<nil> TRC pkg/cpu/writeback.go:39 > No current instruction to process, returning early Stage=WriteBack
<nil> TRC pkg/cpu/memory.go:52 > No current instruction to process, returning early Stage=Memory
<nil> TRC pkg/cpu/execute.go:258 > No current instruction to process, returning early Stage=Execute
<nil> TRC pkg/cpu/decode.go:61 > No current instruction to process, returning early Stage=Decode
<nil> TRC pkg/cpu/fetch.go:51 > Fetch failed: WAIT_NEXT_LEVEL Stage=Fetch
<nil> TRC pkg/cpu/pipeline.go:67 > canFetch: true

<nil> TRC pkg/cpu/fetch.go:78 > No instruction fetched, cannot advance Stage=Fetch
<nil> TRC pkg/cpu/decode.go:162 > previous stage Fetch is stalled Stage=Decode
<nil> TRC pkg/cpu/decode.go:170 > Advancing to next stage with instruction: <nil>
 Stage=Decode
<nil> TRC pkg/cpu/execute.go:292 > Advancing to next stage with instruction: <nil>
 Stage=Execute
<nil> TRC pkg/cpu/memory.go:118 > Advancing to next stage with instruction: <nil>
 Stage=Memory
<nil> TRC pkg/cpu/writeback.go:88 > Got with instruction: <nil>
 Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:39 > No current instruction to process, returning early Stage=WriteBack
<nil> TRC pkg/cpu/memory.go:52 > No current instruction to process, returning early Stage=Memory
<nil> TRC pkg/cpu/execute.go:258 > No current instruction to process, returning early Stage=Execute
<nil> TRC pkg/cpu/decode.go:61 > No current instruction to process, returning early Stage=Decode
<nil> TRC pkg/cpu/fetch.go:51 > Fetch failed: WAIT_NEXT_LEVEL Stage=Fetch
<nil> TRC pkg/cpu/pipeline.go:67 > canFetch: true

<nil> TRC pkg/cpu/fetch.go:78 > No instruction fetched, cannot advance Stage=Fetch
<nil> TRC pkg/cpu/decode.go:162 > previous stage Fetch is stalled Stage=Decode
<nil> TRC pkg/cpu/decode.go:170 > Advancing to next stage with instruction: <nil>
 Stage=Decode
<nil> TRC pkg/cpu/execute.go:292 > Advancing to next stage with instruction: <nil>
 Stage=Execute
<nil> TRC pkg/cpu/memory.go:118 > Advancing to next stage with instruction: <nil>
 Stage=Memory
<nil> TRC pkg/cpu/writeback.go:88 > Got with instruction: <nil>
 Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:39 > No current instruction to process, returning early Stage=WriteBack
<nil> TRC pkg/cpu/memory.go:52 > No current instruction to process, returning early Stage=Memory
<nil> TRC pkg/cpu/execute.go:258 > No current instruction to process, returning early Stage=Execute
<nil> TRC pkg/cpu/decode.go:61 > No current instruction to process, returning early Stage=Decode
<nil> TRC pkg/cpu/fetch.go:51 > Fetch failed: WAIT_NEXT_LEVEL Stage=Fetch
<nil> TRC pkg/cpu/pipeline.go:67 > canFetch: true

<nil> TRC pkg/cpu/fetch.go:78 > No instruction fetched, cannot advance Stage=Fetch
<nil> TRC pkg/cpu/decode.go:162 > previous stage Fetch is stalled Stage=Decode
<nil> TRC pkg/cpu/decode.go:170 > Advancing to next stage with instruction: <nil>
 Stage=Decode
<nil> TRC pkg/cpu/execute.go:292 > Advancing to next stage with instruction: <nil>
 Stage=Execute
<nil> TRC pkg/cpu/memory.go:118 > Advancing to next stage with instruction: <nil>
 Stage=Memory
<nil> TRC pkg/cpu/writeback.go:88 > Got with instruction: <nil>
 Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:39 > No current instruction to process, returning early Stage=WriteBack
<nil> TRC pkg/cpu/memory.go:52 > No current instruction to process, returning early Stage=Memory
<nil> TRC pkg/cpu/execute.go:258 > No current instruction to process, returning early Stage=Execute
<nil> TRC pkg/cpu/decode.go:61 > No current instruction to process, returning early Stage=Decode
<nil> TRC pkg/cpu/fetch.go:56 > Fetched instruction: 0x00041851
 Stage=Fetch
<nil> TRC pkg/cpu/fetch.go:61 > Increasing ProgramCounter to: 1 Stage=Fetch
<nil> TRC pkg/cpu/pipeline.go:67 > canFetch: true

<nil> TRC pkg/cpu/fetch.go:83 > Advancing to next stage with instruction: 0x00041851 Stage=Fetch
<nil> TRC pkg/cpu/decode.go:170 > Advancing to next stage with instruction: <nil>
 Stage=Decode
<nil> TRC pkg/cpu/execute.go:292 > Advancing to next stage with instruction: <nil>
 Stage=Execute
<nil> TRC pkg/cpu/memory.go:118 > Advancing to next stage with instruction: <nil>
 Stage=Memory
<nil> TRC pkg/cpu/writeback.go:88 > Got with instruction: <nil>
 Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:39 > No current instruction to process, returning early Stage=WriteBack
<nil> TRC pkg/cpu/memory.go:52 > No current instruction to process, returning early Stage=Memory
<nil> TRC pkg/cpu/execute.go:258 > No current instruction to process, returning early Stage=Execute
<nil> TRC pkg/cpu/decode.go:69 > Decoded instruction: &{rawInstruction:268369 BaseInstruction:{OpType:0 Rd:5 ALU:12 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:4} Operand:0 Result:0 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:false}
 Stage=Decode
<nil> TRC pkg/cpu/decode.go:155 > Decoded filled instruction: &{rawInstruction:268369 BaseInstruction:{OpType:0 Rd:5 ALU:12 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:4} Operand:4 Result:0 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=Decode
<nil> TRC pkg/cpu/fetch.go:56 > Fetched instruction: 0x00091861
 Stage=Fetch
<nil> TRC pkg/cpu/fetch.go:61 > Increasing ProgramCounter to: 2 Stage=Fetch
<nil> TRC pkg/cpu/pipeline.go:67 > canFetch: true

<nil> TRC pkg/cpu/fetch.go:83 > Advancing to next stage with instruction: 0x00091861 Stage=Fetch
<nil> TRC pkg/cpu/decode.go:170 > Advancing to next stage with instruction: &{rawInstruction:268369 BaseInstruction:{OpType:0 Rd:5 ALU:12 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:4} Operand:4 Result:0 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=Decode
<nil> TRC pkg/cpu/execute.go:292 > Advancing to next stage with instruction: <nil>
 Stage=Execute
<nil> TRC pkg/cpu/memory.go:118 > Advancing to next stage with instruction: <nil>
 Stage=Memory
<nil> TRC pkg/cpu/writeback.go:88 > Got with instruction: <nil>
 Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:39 > No current instruction to process, returning early Stage=WriteBack
<nil> TRC pkg/cpu/memory.go:52 > No current instruction to process, returning early Stage=Memory
<nil> TRC pkg/cpu/execute.go:103 > ALURI operation result: 4 Stage=Execute
<nil> TRC pkg/cpu/decode.go:69 > Decoded instruction: &{rawInstruction:596065 BaseInstruction:{OpType:0 Rd:6 ALU:12 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:9} Operand:0 Result:0 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:false}
 Stage=Decode
<nil> TRC pkg/cpu/decode.go:155 > Decoded filled instruction: &{rawInstruction:596065 BaseInstruction:{OpType:0 Rd:6 ALU:12 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:9} Operand:9 Result:0 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=Decode
<nil> TRC pkg/cpu/fetch.go:56 > Fetched instruction: 0x000a1821
 Stage=Fetch
<nil> TRC pkg/cpu/fetch.go:61 > Increasing ProgramCounter to: 3 Stage=Fetch
<nil> TRC pkg/cpu/pipeline.go:67 > canFetch: true

<nil> TRC pkg/cpu/fetch.go:83 > Advancing to next stage with instruction: 0x000a1821 Stage=Fetch
<nil> TRC pkg/cpu/decode.go:170 > Advancing to next stage with instruction: &{rawInstruction:596065 BaseInstruction:{OpType:0 Rd:6 ALU:12 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:9} Operand:9 Result:0 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=Decode
<nil> TRC pkg/cpu/execute.go:292 > Advancing to next stage with instruction: &{rawInstruction:268369 BaseInstruction:{OpType:0 Rd:5 ALU:12 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:4} Operand:4 Result:4 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=Execute
<nil> TRC pkg/cpu/memory.go:118 > Advancing to next stage with instruction: <nil>
 Stage=Memory
<nil> TRC pkg/cpu/writeback.go:88 > Got with instruction: <nil>
 Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:39 > No current instruction to process, returning early Stage=WriteBack
<nil> TRC pkg/cpu/memory.go:56 > Current instruction is not a load/store type, skipping memory stage execution &{rawInstruction:268369 BaseInstruction:{OpType:0 Rd:5 ALU:12 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:4} Operand:4 Result:4 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=Memory
<nil> TRC pkg/cpu/execute.go:103 > ALURI operation result: 9 Stage=Execute
<nil> TRC pkg/cpu/decode.go:69 > Decoded instruction: &{rawInstruction:661537 BaseInstruction:{OpType:0 Rd:2 ALU:12 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:10} Operand:0 Result:0 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:false}
 Stage=Decode
<nil> TRC pkg/cpu/decode.go:155 > Decoded filled instruction: &{rawInstruction:661537 BaseInstruction:{OpType:0 Rd:2 ALU:12 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:10} Operand:10 Result:0 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=Decode
<nil> TRC pkg/cpu/fetch.go:56 > Fetched instruction: 0x001401e1
 Stage=Fetch
<nil> TRC pkg/cpu/fetch.go:61 > Increasing ProgramCounter to: 4 Stage=Fetch
<nil> TRC pkg/cpu/pipeline.go:67 > canFetch: true

<nil> TRC pkg/cpu/fetch.go:83 > Advancing to next stage with instruction: 0x001401e1 Stage=Fetch
<nil> TRC pkg/cpu/decode.go:170 > Advancing to next stage with instruction: &{rawInstruction:661537 BaseInstruction:{OpType:0 Rd:2 ALU:12 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:10} Operand:10 Result:0 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=Decode
<nil> TRC pkg/cpu/execute.go:292 > Advancing to next stage with instruction: &{rawInstruction:596065 BaseInstruction:{OpType:0 Rd:6 ALU:12 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:9} Operand:9 Result:9 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=Execute
<nil> TRC pkg/cpu/memory.go:118 > Advancing to next stage with instruction: &{rawInstruction:268369 BaseInstruction:{OpType:0 Rd:5 ALU:12 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:4} Operand:4 Result:4 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=Memory
<nil> TRC pkg/cpu/writeback.go:88 > Got with instruction: &{rawInstruction:268369 BaseInstruction:{OpType:0 Rd:5 ALU:12 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:4} Operand:4 Result:4 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:43 > Processing instruction: &{rawInstruction:268369 BaseInstruction:{OpType:0 Rd:5 ALU:12 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:4} Operand:4 Result:4 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:65 > Writing back result: 4 to r5
 Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:67 > Unblocked register r5 for write back
 Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:75 > Written back to rdestaux: 0 0
 Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:79 > Write back completed for instruction: &{rawInstruction:268369 BaseInstruction:{OpType:0 Rd:5 ALU:12 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:4} Operand:4 Result:4 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=WriteBack
<nil> TRC pkg/cpu/memory.go:56 > Current instruction is not a load/store type, skipping memory stage execution &{rawInstruction:596065 BaseInstruction:{OpType:0 Rd:6 ALU:12 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:9} Operand:9 Result:9 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=Memory
<nil> TRC pkg/cpu/execute.go:103 > ALURI operation result: 10 Stage=Execute
<nil> TRC pkg/cpu/decode.go:69 > Decoded instruction: &{rawInstruction:1311201 BaseInstruction:{OpType:0 Rd:30 ALU:0 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:20} Operand:0 Result:0 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:false}
 Stage=Decode
<nil> TRC pkg/cpu/decode.go:155 > Decoded filled instruction: &{rawInstruction:1311201 BaseInstruction:{OpType:0 Rd:30 ALU:0 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:20} Operand:20 Result:0 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=Decode
<nil> TRC pkg/cpu/fetch.go:51 > Fetch failed: WAIT_NEXT_LEVEL Stage=Fetch
<nil> TRC pkg/cpu/pipeline.go:67 > canFetch: true

<nil> TRC pkg/cpu/fetch.go:78 > No instruction fetched, cannot advance Stage=Fetch
<nil> TRC pkg/cpu/decode.go:162 > previous stage Fetch is stalled Stage=Decode
<nil> TRC pkg/cpu/decode.go:170 > Advancing to next stage with instruction: &{rawInstruction:1311201 BaseInstruction:{OpType:0 Rd:30 ALU:0 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:20} Operand:20 Result:0 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=Decode
<nil> TRC pkg/cpu/execute.go:292 > Advancing to next stage with instruction: &{rawInstruction:661537 BaseInstruction:{OpType:0 Rd:2 ALU:12 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:10} Operand:10 Result:10 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=Execute
<nil> TRC pkg/cpu/memory.go:118 > Advancing to next stage with instruction: &{rawInstruction:596065 BaseInstruction:{OpType:0 Rd:6 ALU:12 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:9} Operand:9 Result:9 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=Memory
<nil> TRC pkg/cpu/writeback.go:88 > Got with instruction: &{rawInstruction:596065 BaseInstruction:{OpType:0 Rd:6 ALU:12 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:9} Operand:9 Result:9 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:43 > Processing instruction: &{rawInstruction:596065 BaseInstruction:{OpType:0 Rd:6 ALU:12 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:9} Operand:9 Result:9 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:65 > Writing back result: 9 to r6
 Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:67 > Unblocked register r6 for write back
 Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:75 > Written back to rdestaux: 0 0
 Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:79 > Write back completed for instruction: &{rawInstruction:596065 BaseInstruction:{OpType:0 Rd:6 ALU:12 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:9} Operand:9 Result:9 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=WriteBack
<nil> TRC pkg/cpu/memory.go:56 > Current instruction is not a load/store type, skipping memory stage execution &{rawInstruction:661537 BaseInstruction:{OpType:0 Rd:2 ALU:12 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:10} Operand:10 Result:10 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=Memory
<nil> TRC pkg/cpu/execute.go:103 > ALURI operation result: 20 Stage=Execute
<nil> TRC pkg/cpu/decode.go:61 > No current instruction to process, returning early Stage=Decode
<nil> TRC pkg/cpu/fetch.go:51 > Fetch failed: WAIT_NEXT_LEVEL Stage=Fetch
<nil> TRC pkg/cpu/pipeline.go:67 > canFetch: true

<nil> TRC pkg/cpu/fetch.go:78 > No instruction fetched, cannot advance Stage=Fetch
<nil> TRC pkg/cpu/decode.go:162 > previous stage Fetch is stalled Stage=Decode
<nil> TRC pkg/cpu/decode.go:170 > Advancing to next stage with instruction: <nil>
 Stage=Decode
<nil> TRC pkg/cpu/execute.go:292 > Advancing to next stage with instruction: &{rawInstruction:1311201 BaseInstruction:{OpType:0 Rd:30 ALU:0 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:20} Operand:20 Result:20 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=Execute
<nil> TRC pkg/cpu/memory.go:118 > Advancing to next stage with instruction: &{rawInstruction:661537 BaseInstruction:{OpType:0 Rd:2 ALU:12 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:10} Operand:10 Result:10 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=Memory
<nil> TRC pkg/cpu/writeback.go:88 > Got with instruction: &{rawInstruction:661537 BaseInstruction:{OpType:0 Rd:2 ALU:12 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:10} Operand:10 Result:10 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:43 > Processing instruction: &{rawInstruction:661537 BaseInstruction:{OpType:0 Rd:2 ALU:12 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:10} Operand:10 Result:10 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:65 > Writing back result: 10 to r2
 Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:67 > Unblocked register r2 for write back
 Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:75 > Written back to rdestaux: 0 0
 Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:79 > Write back completed for instruction: &{rawInstruction:661537 BaseInstruction:{OpType:0 Rd:2 ALU:12 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:10} Operand:10 Result:10 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=WriteBack
<nil> TRC pkg/cpu/memory.go:56 > Current instruction is not a load/store type, skipping memory stage execution &{rawInstruction:1311201 BaseInstruction:{OpType:0 Rd:30 ALU:0 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:20} Operand:20 Result:20 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=Memory
<nil> TRC pkg/cpu/execute.go:258 > No current instruction to process, returning early Stage=Execute
<nil> TRC pkg/cpu/decode.go:61 > No current instruction to process, returning early Stage=Decode
<nil> TRC pkg/cpu/fetch.go:51 > Fetch failed: WAIT_NEXT_LEVEL Stage=Fetch
<nil> TRC pkg/cpu/pipeline.go:67 > canFetch: true

<nil> TRC pkg/cpu/fetch.go:78 > No instruction fetched, cannot advance Stage=Fetch
<nil> TRC pkg/cpu/decode.go:162 > previous stage Fetch is stalled Stage=Decode
<nil> TRC pkg/cpu/decode.go:170 > Advancing to next stage with instruction: <nil>
 Stage=Decode
<nil> TRC pkg/cpu/execute.go:292 > Advancing to next stage with instruction: <nil>
 Stage=Execute
<nil> TRC pkg/cpu/memory.go:118 > Advancing to next stage with instruction: &{rawInstruction:1311201 BaseInstruction:{OpType:0 Rd:30 ALU:0 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:20} Operand:20 Result:20 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=Memory
<nil> TRC pkg/cpu/writeback.go:88 > Got with instruction: &{rawInstruction:1311201 BaseInstruction:{OpType:0 Rd:30 ALU:0 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:20} Operand:20 Result:20 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:43 > Processing instruction: &{rawInstruction:1311201 BaseInstruction:{OpType:0 Rd:30 ALU:0 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:20} Operand:20 Result:20 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:65 > Writing back result: 20 to r30
 Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:67 > Unblocked register r30 for write back
 Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:75 > Written back to rdestaux: 0 0
 Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:79 > Write back completed for instruction: &{rawInstruction:1311201 BaseInstruction:{OpType:0 Rd:30 ALU:0 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:20} Operand:20 Result:20 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=WriteBack
<nil> TRC pkg/cpu/memory.go:52 > No current instruction to process, returning early Stage=Memory
<nil> TRC pkg/cpu/execute.go:258 > No current instruction to process, returning early Stage=Execute
<nil> TRC pkg/cpu/decode.go:61 > No current instruction to process, returning early Stage=Decode
<nil> TRC pkg/cpu/fetch.go:56 > Fetched instruction: 0x00020041
 Stage=Fetch
<nil> TRC pkg/cpu/fetch.go:61 > Increasing ProgramCounter to: 5 Stage=Fetch
<nil> TRC pkg/cpu/pipeline.go:67 > canFetch: true

<nil> TRC pkg/cpu/fetch.go:83 > Advancing to next stage with instruction: 0x00020041 Stage=Fetch
<nil> TRC pkg/cpu/decode.go:170 > Advancing to next stage with instruction: <nil>
 Stage=Decode
<nil> TRC pkg/cpu/execute.go:292 > Advancing to next stage with instruction: <nil>
 Stage=Execute
<nil> TRC pkg/cpu/memory.go:118 > Advancing to next stage with instruction: <nil>
 Stage=Memory
<nil> TRC pkg/cpu/writeback.go:88 > Got with instruction: <nil>
 Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:39 > No current instruction to process, returning early Stage=WriteBack
<nil> TRC pkg/cpu/memory.go:52 > No current instruction to process, returning early Stage=Memory
<nil> TRC pkg/cpu/execute.go:258 > No current instruction to process, returning early Stage=Execute
<nil> TRC pkg/cpu/decode.go:69 > Decoded instruction: &{rawInstruction:131137 BaseInstruction:{OpType:0 Rd:4 ALU:0 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:2} Operand:0 Result:0 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:false}
 Stage=Decode
<nil> TRC pkg/cpu/decode.go:155 > Decoded filled instruction: &{rawInstruction:131137 BaseInstruction:{OpType:0 Rd:4 ALU:0 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:2} Operand:2 Result:0 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=Decode
<nil> TRC pkg/cpu/fetch.go:56 > Fetched instruction: 0x00010221
 Stage=Fetch
<nil> TRC pkg/cpu/fetch.go:61 > Increasing ProgramCounter to: 6 Stage=Fetch
<nil> TRC pkg/cpu/pipeline.go:67 > canFetch: true

<nil> TRC pkg/cpu/fetch.go:83 > Advancing to next stage with instruction: 0x00010221 Stage=Fetch
<nil> TRC pkg/cpu/decode.go:170 > Advancing to next stage with instruction: &{rawInstruction:131137 BaseInstruction:{OpType:0 Rd:4 ALU:0 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:2} Operand:2 Result:0 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=Decode
<nil> TRC pkg/cpu/execute.go:292 > Advancing to next stage with instruction: <nil>
 Stage=Execute
<nil> TRC pkg/cpu/memory.go:118 > Advancing to next stage with instruction: <nil>
 Stage=Memory
<nil> TRC pkg/cpu/writeback.go:88 > Got with instruction: <nil>
 Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:39 > No current instruction to process, returning early Stage=WriteBack
<nil> TRC pkg/cpu/memory.go:52 > No current instruction to process, returning early Stage=Memory
<nil> TRC pkg/cpu/execute.go:103 > ALURI operation result: 2 Stage=Execute
<nil> TRC pkg/cpu/decode.go:69 > Decoded instruction: &{rawInstruction:66081 BaseInstruction:{OpType:0 Rd:2 ALU:1 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:1} Operand:0 Result:0 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:false}
 Stage=Decode
<nil> TRC pkg/cpu/decode.go:155 > Decoded filled instruction: &{rawInstruction:66081 BaseInstruction:{OpType:0 Rd:2 ALU:1 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:1} Operand:1 Result:10 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=Decode
<nil> TRC pkg/cpu/fetch.go:56 > Fetched instruction: 0x00001c21
 Stage=Fetch
<nil> TRC pkg/cpu/fetch.go:61 > Increasing ProgramCounter to: 7 Stage=Fetch
<nil> TRC pkg/cpu/pipeline.go:67 > canFetch: true

<nil> TRC pkg/cpu/fetch.go:83 > Advancing to next stage with instruction: 0x00001c21 Stage=Fetch
<nil> TRC pkg/cpu/decode.go:170 > Advancing to next stage with instruction: &{rawInstruction:66081 BaseInstruction:{OpType:0 Rd:2 ALU:1 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:1} Operand:1 Result:10 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=Decode
<nil> TRC pkg/cpu/execute.go:292 > Advancing to next stage with instruction: &{rawInstruction:131137 BaseInstruction:{OpType:0 Rd:4 ALU:0 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:2} Operand:2 Result:2 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=Execute
<nil> TRC pkg/cpu/memory.go:118 > Advancing to next stage with instruction: <nil>
 Stage=Memory
<nil> TRC pkg/cpu/writeback.go:88 > Got with instruction: <nil>
 Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:39 > No current instruction to process, returning early Stage=WriteBack
<nil> TRC pkg/cpu/memory.go:52 > No current instruction to process, returning early Stage=Memory
<nil> TRC pkg/cpu/execute.go:258 > No current instruction to process, returning early Stage=Execute
<nil> TRC pkg/cpu/decode.go:61 > No current instruction to process, returning early Stage=Decode
<nil> TRC pkg/cpu/fetch.go:51 > Fetch failed: WAIT_NEXT_LEVEL Stage=Fetch
<nil> TRC pkg/cpu/pipeline.go:67 > canFetch: true

<nil> TRC pkg/cpu/fetch.go:78 > No instruction fetched, cannot advance Stage=Fetch
<nil> TRC pkg/cpu/decode.go:162 > previous stage Fetch is stalled Stage=Decode
<nil> TRC pkg/cpu/decode.go:170 > Advancing to next stage with instruction: <nil>
 Stage=Decode
<nil> TRC pkg/cpu/execute.go:292 > Advancing to next stage with instruction: <nil>
 Stage=Execute
<nil> TRC pkg/cpu/memory.go:118 > Advancing to next stage with instruction: <nil>
 Stage=Memory
<nil> TRC pkg/cpu/writeback.go:88 > Got with instruction: <nil>
 Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:39 > No current instruction to process, returning early Stage=WriteBack
<nil> TRC pkg/cpu/memory.go:52 > No current instruction to process, returning early Stage=Memory
<nil> TRC pkg/cpu/execute.go:258 > No current instruction to process, returning early Stage=Execute
<nil> TRC pkg/cpu/decode.go:61 > No current instruction to process, returning early Stage=Decode
<nil> TRC pkg/cpu/fetch.go:51 > Fetch failed: WAIT_NEXT_LEVEL Stage=Fetch
<nil> TRC pkg/cpu/pipeline.go:67 > canFetch: true

<nil> TRC pkg/cpu/fetch.go:78 > No instruction fetched, cannot advance Stage=Fetch
<nil> TRC pkg/cpu/decode.go:162 > previous stage Fetch is stalled Stage=Decode
<nil> TRC pkg/cpu/decode.go:170 > Advancing to next stage with instruction: <nil>
 Stage=Decode
<nil> TRC pkg/cpu/execute.go:292 > Advancing to next stage with instruction: <nil>
 Stage=Execute
<nil> TRC pkg/cpu/memory.go:118 > Advancing to next stage with instruction: <nil>
 Stage=Memory
<nil> TRC pkg/cpu/writeback.go:88 > Got with instruction: <nil>
 Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:39 > No current instruction to process, returning early Stage=WriteBack
<nil> TRC pkg/cpu/memory.go:52 > No current instruction to process, returning early Stage=Memory
<nil> TRC pkg/cpu/execute.go:258 > No current instruction to process, returning early Stage=Execute
<nil> TRC pkg/cpu/decode.go:61 > No current instruction to process, returning early Stage=Decode
<nil> TRC pkg/cpu/fetch.go:51 > Fetch failed: WAIT_NEXT_LEVEL Stage=Fetch
<nil> TRC pkg/cpu/pipeline.go:67 > canFetch: true

<nil> TRC pkg/cpu/fetch.go:78 > No instruction fetched, cannot advance Stage=Fetch
<nil> TRC pkg/cpu/decode.go:162 > previous stage Fetch is stalled Stage=Decode
<nil> TRC pkg/cpu/decode.go:170 > Advancing to next stage with instruction: <nil>
 Stage=Decode
<nil> TRC pkg/cpu/execute.go:292 > Advancing to next stage with instruction: <nil>
 Stage=Execute
<nil> TRC pkg/cpu/memory.go:118 > Advancing to next stage with instruction: <nil>
 Stage=Memory
<nil> TRC pkg/cpu/writeback.go:88 > Got with instruction: <nil>
 Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:39 > No current instruction to process, returning early Stage=WriteBack
<nil> TRC pkg/cpu/memory.go:52 > No current instruction to process, returning early Stage=Memory
<nil> TRC pkg/cpu/execute.go:258 > No current instruction to process, returning early Stage=Execute
<nil> TRC pkg/cpu/decode.go:61 > No current instruction to process, returning early Stage=Decode
<nil> TRC pkg/cpu/fetch.go:56 > Fetched instruction: 0x00041851
 Stage=Fetch
<nil> TRC pkg/cpu/fetch.go:61 > Increasing ProgramCounter to: 1 Stage=Fetch
<nil> TRC pkg/cpu/pipeline.go:67 > canFetch: true

<nil> TRC pkg/cpu/fetch.go:83 > Advancing to next stage with instruction: 0x00041851 Stage=Fetch
<nil> TRC pkg/cpu/decode.go:170 > Advancing to next stage with instruction: <nil>
 Stage=Decode
<nil> TRC pkg/cpu/execute.go:292 > Advancing to next stage with instruction: <nil>
 Stage=Execute
<nil> TRC pkg/cpu/memory.go:118 > Advancing to next stage with instruction: <nil>
 Stage=Memory
<nil> TRC pkg/cpu/writeback.go:88 > Got with instruction: <nil>
 Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:39 > No current instruction to process, returning early Stage=WriteBack
<nil> TRC pkg/cpu/memory.go:52 > No current instruction to process, returning early Stage=Memory
<nil> TRC pkg/cpu/execute.go:258 > No current instruction to process, returning early Stage=Execute
<nil> TRC pkg/cpu/decode.go:69 > Decoded instruction: &{rawInstruction:268369 BaseInstruction:{OpType:0 Rd:5 ALU:12 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:4} Operand:0 Result:0 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:false}
 Stage=Decode
<nil> TRC pkg/cpu/decode.go:155 > Decoded filled instruction: &{rawInstruction:268369 BaseInstruction:{OpType:0 Rd:5 ALU:12 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:4} Operand:4 Result:0 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=Decode
<nil> TRC pkg/cpu/fetch.go:56 > Fetched instruction: 0x00091861
 Stage=Fetch
<nil> TRC pkg/cpu/fetch.go:61 > Increasing ProgramCounter to: 2 Stage=Fetch
<nil> TRC pkg/cpu/pipeline.go:67 > canFetch: true

<nil> TRC pkg/cpu/fetch.go:83 > Advancing to next stage with instruction: 0x00091861 Stage=Fetch
<nil> TRC pkg/cpu/decode.go:170 > Advancing to next stage with instruction: &{rawInstruction:268369 BaseInstruction:{OpType:0 Rd:5 ALU:12 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:4} Operand:4 Result:0 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=Decode
<nil> TRC pkg/cpu/execute.go:292 > Advancing to next stage with instruction: <nil>
 Stage=Execute
<nil> TRC pkg/cpu/memory.go:118 > Advancing to next stage with instruction: <nil>
 Stage=Memory
<nil> TRC pkg/cpu/writeback.go:88 > Got with instruction: <nil>
 Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:39 > No current instruction to process, returning early Stage=WriteBack
<nil> TRC pkg/cpu/memory.go:52 > No current instruction to process, returning early Stage=Memory
<nil> TRC pkg/cpu/execute.go:103 > ALURI operation result: 4 Stage=Execute
<nil> TRC pkg/cpu/decode.go:69 > Decoded instruction: &{rawInstruction:596065 BaseInstruction:{OpType:0 Rd:6 ALU:12 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:9} Operand:0 Result:0 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:false}
 Stage=Decode
<nil> TRC pkg/cpu/decode.go:155 > Decoded filled instruction: &{rawInstruction:596065 BaseInstruction:{OpType:0 Rd:6 ALU:12 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:9} Operand:9 Result:0 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=Decode
<nil> TRC pkg/cpu/fetch.go:56 > Fetched instruction: 0x000a1821
 Stage=Fetch
<nil> TRC pkg/cpu/fetch.go:61 > Increasing ProgramCounter to: 3 Stage=Fetch
<nil> TRC pkg/cpu/pipeline.go:67 > canFetch: true

<nil> TRC pkg/cpu/fetch.go:83 > Advancing to next stage with instruction: 0x000a1821 Stage=Fetch
<nil> TRC pkg/cpu/decode.go:170 > Advancing to next stage with instruction: &{rawInstruction:596065 BaseInstruction:{OpType:0 Rd:6 ALU:12 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:9} Operand:9 Result:0 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=Decode
<nil> TRC pkg/cpu/execute.go:292 > Advancing to next stage with instruction: &{rawInstruction:268369 BaseInstruction:{OpType:0 Rd:5 ALU:12 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:4} Operand:4 Result:4 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=Execute
<nil> TRC pkg/cpu/memory.go:118 > Advancing to next stage with instruction: <nil>
 Stage=Memory
<nil> TRC pkg/cpu/writeback.go:88 > Got with instruction: <nil>
 Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:39 > No current instruction to process, returning early Stage=WriteBack
<nil> TRC pkg/cpu/memory.go:56 > Current instruction is not a load/store type, skipping memory stage execution &{rawInstruction:268369 BaseInstruction:{OpType:0 Rd:5 ALU:12 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:4} Operand:4 Result:4 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=Memory
<nil> TRC pkg/cpu/execute.go:103 > ALURI operation result: 9 Stage=Execute
<nil> TRC pkg/cpu/decode.go:69 > Decoded instruction: &{rawInstruction:661537 BaseInstruction:{OpType:0 Rd:2 ALU:12 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:10} Operand:0 Result:0 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:false}
 Stage=Decode
<nil> TRC pkg/cpu/decode.go:155 > Decoded filled instruction: &{rawInstruction:661537 BaseInstruction:{OpType:0 Rd:2 ALU:12 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:10} Operand:10 Result:0 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=Decode
<nil> TRC pkg/cpu/fetch.go:56 > Fetched instruction: 0x001401e1
 Stage=Fetch
<nil> TRC pkg/cpu/fetch.go:61 > Increasing ProgramCounter to: 4 Stage=Fetch
<nil> TRC pkg/cpu/pipeline.go:67 > canFetch: true

<nil> TRC pkg/cpu/fetch.go:83 > Advancing to next stage with instruction: 0x001401e1 Stage=Fetch
<nil> TRC pkg/cpu/decode.go:170 > Advancing to next stage with instruction: &{rawInstruction:661537 BaseInstruction:{OpType:0 Rd:2 ALU:12 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:10} Operand:10 Result:0 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=Decode
<nil> TRC pkg/cpu/execute.go:292 > Advancing to next stage with instruction: &{rawInstruction:596065 BaseInstruction:{OpType:0 Rd:6 ALU:12 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:9} Operand:9 Result:9 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=Execute
<nil> TRC pkg/cpu/memory.go:118 > Advancing to next stage with instruction: &{rawInstruction:268369 BaseInstruction:{OpType:0 Rd:5 ALU:12 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:4} Operand:4 Result:4 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=Memory
<nil> TRC pkg/cpu/writeback.go:88 > Got with instruction: &{rawInstruction:268369 BaseInstruction:{OpType:0 Rd:5 ALU:12 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:4} Operand:4 Result:4 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:43 > Processing instruction: &{rawInstruction:268369 BaseInstruction:{OpType:0 Rd:5 ALU:12 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:4} Operand:4 Result:4 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:65 > Writing back result: 4 to r5
 Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:67 > Unblocked register r5 for write back
 Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:75 > Written back to rdestaux: 0 0
 Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:79 > Write back completed for instruction: &{rawInstruction:268369 BaseInstruction:{OpType:0 Rd:5 ALU:12 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:4} Operand:4 Result:4 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=WriteBack
<nil> TRC pkg/cpu/memory.go:56 > Current instruction is not a load/store type, skipping memory stage execution &{rawInstruction:596065 BaseInstruction:{OpType:0 Rd:6 ALU:12 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:9} Operand:9 Result:9 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=Memory
<nil> TRC pkg/cpu/execute.go:103 > ALURI operation result: 10 Stage=Execute
<nil> TRC pkg/cpu/decode.go:69 > Decoded instruction: &{rawInstruction:1311201 BaseInstruction:{OpType:0 Rd:30 ALU:0 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:20} Operand:0 Result:0 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:false}
 Stage=Decode
<nil> TRC pkg/cpu/decode.go:155 > Decoded filled instruction: &{rawInstruction:1311201 BaseInstruction:{OpType:0 Rd:30 ALU:0 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:20} Operand:20 Result:0 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=Decode
<nil> TRC pkg/cpu/fetch.go:51 > Fetch failed: WAIT_NEXT_LEVEL Stage=Fetch
<nil> TRC pkg/cpu/pipeline.go:67 > canFetch: true

<nil> TRC pkg/cpu/fetch.go:78 > No instruction fetched, cannot advance Stage=Fetch
<nil> TRC pkg/cpu/decode.go:162 > previous stage Fetch is stalled Stage=Decode
<nil> TRC pkg/cpu/decode.go:170 > Advancing to next stage with instruction: &{rawInstruction:1311201 BaseInstruction:{OpType:0 Rd:30 ALU:0 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:20} Operand:20 Result:0 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=Decode
<nil> TRC pkg/cpu/execute.go:292 > Advancing to next stage with instruction: &{rawInstruction:661537 BaseInstruction:{OpType:0 Rd:2 ALU:12 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:10} Operand:10 Result:10 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=Execute
<nil> TRC pkg/cpu/memory.go:118 > Advancing to next stage with instruction: &{rawInstruction:596065 BaseInstruction:{OpType:0 Rd:6 ALU:12 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:9} Operand:9 Result:9 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=Memory
<nil> TRC pkg/cpu/writeback.go:88 > Got with instruction: &{rawInstruction:596065 BaseInstruction:{OpType:0 Rd:6 ALU:12 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:9} Operand:9 Result:9 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:43 > Processing instruction: &{rawInstruction:596065 BaseInstruction:{OpType:0 Rd:6 ALU:12 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:9} Operand:9 Result:9 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:65 > Writing back result: 9 to r6
 Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:67 > Unblocked register r6 for write back
 Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:75 > Written back to rdestaux: 0 0
 Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:79 > Write back completed for instruction: &{rawInstruction:596065 BaseInstruction:{OpType:0 Rd:6 ALU:12 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:9} Operand:9 Result:9 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=WriteBack
<nil> TRC pkg/cpu/memory.go:56 > Current instruction is not a load/store type, skipping memory stage execution &{rawInstruction:661537 BaseInstruction:{OpType:0 Rd:2 ALU:12 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:10} Operand:10 Result:10 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=Memory
<nil> TRC pkg/cpu/execute.go:103 > ALURI operation result: 20 Stage=Execute
<nil> TRC pkg/cpu/decode.go:61 > No current instruction to process, returning early Stage=Decode
<nil> TRC pkg/cpu/fetch.go:51 > Fetch failed: WAIT_NEXT_LEVEL Stage=Fetch
<nil> TRC pkg/cpu/pipeline.go:67 > canFetch: true

<nil> TRC pkg/cpu/fetch.go:78 > No instruction fetched, cannot advance Stage=Fetch
<nil> TRC pkg/cpu/decode.go:162 > previous stage Fetch is stalled Stage=Decode
<nil> TRC pkg/cpu/decode.go:170 > Advancing to next stage with instruction: <nil>
 Stage=Decode
<nil> TRC pkg/cpu/execute.go:292 > Advancing to next stage with instruction: &{rawInstruction:1311201 BaseInstruction:{OpType:0 Rd:30 ALU:0 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:20} Operand:20 Result:20 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=Execute
<nil> TRC pkg/cpu/memory.go:118 > Advancing to next stage with instruction: &{rawInstruction:661537 BaseInstruction:{OpType:0 Rd:2 ALU:12 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:10} Operand:10 Result:10 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=Memory
<nil> TRC pkg/cpu/writeback.go:88 > Got with instruction: &{rawInstruction:661537 BaseInstruction:{OpType:0 Rd:2 ALU:12 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:10} Operand:10 Result:10 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:43 > Processing instruction: &{rawInstruction:661537 BaseInstruction:{OpType:0 Rd:2 ALU:12 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:10} Operand:10 Result:10 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:65 > Writing back result: 10 to r2
 Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:67 > Unblocked register r2 for write back
 Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:75 > Written back to rdestaux: 0 0
 Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:79 > Write back completed for instruction: &{rawInstruction:661537 BaseInstruction:{OpType:0 Rd:2 ALU:12 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:10} Operand:10 Result:10 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=WriteBack
<nil> TRC pkg/cpu/memory.go:56 > Current instruction is not a load/store type, skipping memory stage execution &{rawInstruction:1311201 BaseInstruction:{OpType:0 Rd:30 ALU:0 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:20} Operand:20 Result:20 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=Memory
<nil> TRC pkg/cpu/execute.go:258 > No current instruction to process, returning early Stage=Execute
<nil> TRC pkg/cpu/decode.go:61 > No current instruction to process, returning early Stage=Decode
<nil> TRC pkg/cpu/fetch.go:51 > Fetch failed: WAIT_NEXT_LEVEL Stage=Fetch
<nil> TRC pkg/cpu/pipeline.go:67 > canFetch: true

<nil> TRC pkg/cpu/fetch.go:78 > No instruction fetched, cannot advance Stage=Fetch
<nil> TRC pkg/cpu/decode.go:162 > previous stage Fetch is stalled Stage=Decode
<nil> TRC pkg/cpu/decode.go:170 > Advancing to next stage with instruction: <nil>
 Stage=Decode
<nil> TRC pkg/cpu/execute.go:292 > Advancing to next stage with instruction: <nil>
 Stage=Execute
<nil> TRC pkg/cpu/memory.go:118 > Advancing to next stage with instruction: &{rawInstruction:1311201 BaseInstruction:{OpType:0 Rd:30 ALU:0 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:20} Operand:20 Result:20 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=Memory
<nil> TRC pkg/cpu/writeback.go:88 > Got with instruction: &{rawInstruction:1311201 BaseInstruction:{OpType:0 Rd:30 ALU:0 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:20} Operand:20 Result:20 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:43 > Processing instruction: &{rawInstruction:1311201 BaseInstruction:{OpType:0 Rd:30 ALU:0 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:20} Operand:20 Result:20 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:65 > Writing back result: 20 to r30
 Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:67 > Unblocked register r30 for write back
 Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:75 > Written back to rdestaux: 0 0
 Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:79 > Write back completed for instruction: &{rawInstruction:1311201 BaseInstruction:{OpType:0 Rd:30 ALU:0 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:20} Operand:20 Result:20 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=WriteBack
<nil> TRC pkg/cpu/memory.go:52 > No current instruction to process, returning early Stage=Memory
<nil> TRC pkg/cpu/execute.go:258 > No current instruction to process, returning early Stage=Execute
<nil> TRC pkg/cpu/decode.go:61 > No current instruction to process, returning early Stage=Decode
<nil> TRC pkg/cpu/fetch.go:56 > Fetched instruction: 0x00020041
 Stage=Fetch
<nil> TRC pkg/cpu/fetch.go:61 > Increasing ProgramCounter to: 5 Stage=Fetch
<nil> TRC pkg/cpu/pipeline.go:67 > canFetch: true

<nil> TRC pkg/cpu/fetch.go:83 > Advancing to next stage with instruction: 0x00020041 Stage=Fetch
<nil> TRC pkg/cpu/decode.go:170 > Advancing to next stage with instruction: <nil>
 Stage=Decode
<nil> TRC pkg/cpu/execute.go:292 > Advancing to next stage with instruction: <nil>
 Stage=Execute
<nil> TRC pkg/cpu/memory.go:118 > Advancing to next stage with instruction: <nil>
 Stage=Memory
<nil> TRC pkg/cpu/writeback.go:88 > Got with instruction: <nil>
 Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:39 > No current instruction to process, returning early Stage=WriteBack
<nil> TRC pkg/cpu/memory.go:52 > No current instruction to process, returning early Stage=Memory
<nil> TRC pkg/cpu/execute.go:258 > No current instruction to process, returning early Stage=Execute
<nil> TRC pkg/cpu/decode.go:61 > No current instruction to process, returning early Stage=Decode
<nil> TRC pkg/cpu/fetch.go:51 > Fetch failed: WAIT_NEXT_LEVEL Stage=Fetch
<nil> TRC pkg/cpu/pipeline.go:67 > canFetch: true

<nil> TRC pkg/cpu/fetch.go:78 > No instruction fetched, cannot advance Stage=Fetch
<nil> TRC pkg/cpu/decode.go:162 > previous stage Fetch is stalled Stage=Decode
<nil> TRC pkg/cpu/decode.go:170 > Advancing to next stage with instruction: <nil>
 Stage=Decode
<nil> TRC pkg/cpu/execute.go:292 > Advancing to next stage with instruction: <nil>
 Stage=Execute
<nil> TRC pkg/cpu/memory.go:118 > Advancing to next stage with instruction: <nil>
 Stage=Memory
<nil> TRC pkg/cpu/writeback.go:88 > Got with instruction: <nil>
 Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:39 > No current instruction to process, returning early Stage=WriteBack
<nil> TRC pkg/cpu/memory.go:52 > No current instruction to process, returning early Stage=Memory
<nil> TRC pkg/cpu/execute.go:258 > No current instruction to process, returning early Stage=Execute
<nil> TRC pkg/cpu/decode.go:61 > No current instruction to process, returning early Stage=Decode
<nil> TRC pkg/cpu/fetch.go:51 > Fetch failed: WAIT_NEXT_LEVEL Stage=Fetch
<nil> TRC pkg/cpu/pipeline.go:67 > canFetch: true

<nil> TRC pkg/cpu/fetch.go:78 > No instruction fetched, cannot advance Stage=Fetch
<nil> TRC pkg/cpu/decode.go:162 > previous stage Fetch is stalled Stage=Decode
<nil> TRC pkg/cpu/decode.go:170 > Advancing to next stage with instruction: <nil>
 Stage=Decode
<nil> TRC pkg/cpu/execute.go:292 > Advancing to next stage with instruction: <nil>
 Stage=Execute
<nil> TRC pkg/cpu/memory.go:118 > Advancing to next stage with instruction: <nil>
 Stage=Memory
<nil> TRC pkg/cpu/writeback.go:88 > Got with instruction: <nil>
 Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:39 > No current instruction to process, returning early Stage=WriteBack
<nil> TRC pkg/cpu/memory.go:52 > No current instruction to process, returning early Stage=Memory
<nil> TRC pkg/cpu/execute.go:258 > No current instruction to process, returning early Stage=Execute
<nil> TRC pkg/cpu/decode.go:61 > No current instruction to process, returning early Stage=Decode
<nil> TRC pkg/cpu/fetch.go:51 > Fetch failed: WAIT_NEXT_LEVEL Stage=Fetch
<nil> TRC pkg/cpu/pipeline.go:67 > canFetch: true

<nil> TRC pkg/cpu/fetch.go:78 > No instruction fetched, cannot advance Stage=Fetch
<nil> TRC pkg/cpu/decode.go:162 > previous stage Fetch is stalled Stage=Decode
<nil> TRC pkg/cpu/decode.go:170 > Advancing to next stage with instruction: <nil>
 Stage=Decode
<nil> TRC pkg/cpu/execute.go:292 > Advancing to next stage with instruction: <nil>
 Stage=Execute
<nil> TRC pkg/cpu/memory.go:118 > Advancing to next stage with instruction: <nil>
 Stage=Memory
<nil> TRC pkg/cpu/writeback.go:88 > Got with instruction: <nil>
 Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:39 > No current instruction to process, returning early Stage=WriteBack
<nil> TRC pkg/cpu/memory.go:52 > No current instruction to process, returning early Stage=Memory
<nil> TRC pkg/cpu/execute.go:258 > No current instruction to process, returning early Stage=Execute
<nil> TRC pkg/cpu/decode.go:61 > No current instruction to process, returning early Stage=Decode
<nil> TRC pkg/cpu/fetch.go:56 > Fetched instruction: 0x00041851
 Stage=Fetch
<nil> TRC pkg/cpu/fetch.go:61 > Increasing ProgramCounter to: 1 Stage=Fetch
<nil> TRC pkg/cpu/pipeline.go:67 > canFetch: true

<nil> TRC pkg/cpu/fetch.go:83 > Advancing to next stage with instruction: 0x00041851 Stage=Fetch
<nil> TRC pkg/cpu/decode.go:170 > Advancing to next stage with instruction: <nil>
 Stage=Decode
<nil> TRC pkg/cpu/execute.go:292 > Advancing to next stage with instruction: <nil>
 Stage=Execute
<nil> TRC pkg/cpu/memory.go:118 > Advancing to next stage with instruction: <nil>
 Stage=Memory
<nil> TRC pkg/cpu/writeback.go:88 > Got with instruction: <nil>
 Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:39 > No current instruction to process, returning early Stage=WriteBack
<nil> TRC pkg/cpu/memory.go:52 > No current instruction to process, returning early Stage=Memory
<nil> TRC pkg/cpu/execute.go:258 > No current instruction to process, returning early Stage=Execute
<nil> TRC pkg/cpu/decode.go:69 > Decoded instruction: &{rawInstruction:268369 BaseInstruction:{OpType:0 Rd:5 ALU:12 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:4} Operand:0 Result:0 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:false}
 Stage=Decode
<nil> TRC pkg/cpu/decode.go:155 > Decoded filled instruction: &{rawInstruction:268369 BaseInstruction:{OpType:0 Rd:5 ALU:12 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:4} Operand:4 Result:0 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=Decode
<nil> TRC pkg/cpu/fetch.go:56 > Fetched instruction: 0x00091861
 Stage=Fetch
<nil> TRC pkg/cpu/fetch.go:61 > Increasing ProgramCounter to: 2 Stage=Fetch
<nil> TRC pkg/cpu/pipeline.go:67 > canFetch: true

<nil> TRC pkg/cpu/fetch.go:83 > Advancing to next stage with instruction: 0x00091861 Stage=Fetch
<nil> TRC pkg/cpu/decode.go:170 > Advancing to next stage with instruction: &{rawInstruction:268369 BaseInstruction:{OpType:0 Rd:5 ALU:12 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:4} Operand:4 Result:0 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=Decode
<nil> TRC pkg/cpu/execute.go:292 > Advancing to next stage with instruction: <nil>
 Stage=Execute
<nil> TRC pkg/cpu/memory.go:118 > Advancing to next stage with instruction: <nil>
 Stage=Memory
<nil> TRC pkg/cpu/writeback.go:88 > Got with instruction: <nil>
 Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:39 > No current instruction to process, returning early Stage=WriteBack
<nil> TRC pkg/cpu/memory.go:52 > No current instruction to process, returning early Stage=Memory
<nil> TRC pkg/cpu/execute.go:103 > ALURI operation result: 4 Stage=Execute
<nil> TRC pkg/cpu/decode.go:69 > Decoded instruction: &{rawInstruction:596065 BaseInstruction:{OpType:0 Rd:6 ALU:12 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:9} Operand:0 Result:0 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:false}
 Stage=Decode
<nil> TRC pkg/cpu/decode.go:155 > Decoded filled instruction: &{rawInstruction:596065 BaseInstruction:{OpType:0 Rd:6 ALU:12 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:9} Operand:9 Result:0 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=Decode
<nil> TRC pkg/cpu/fetch.go:56 > Fetched instruction: 0x000a1821
 Stage=Fetch
<nil> TRC pkg/cpu/fetch.go:61 > Increasing ProgramCounter to: 3 Stage=Fetch
<nil> TRC pkg/cpu/pipeline.go:67 > canFetch: true

<nil> TRC pkg/cpu/fetch.go:83 > Advancing to next stage with instruction: 0x000a1821 Stage=Fetch
<nil> TRC pkg/cpu/decode.go:170 > Advancing to next stage with instruction: &{rawInstruction:596065 BaseInstruction:{OpType:0 Rd:6 ALU:12 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:9} Operand:9 Result:0 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=Decode
<nil> TRC pkg/cpu/execute.go:292 > Advancing to next stage with instruction: &{rawInstruction:268369 BaseInstruction:{OpType:0 Rd:5 ALU:12 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:4} Operand:4 Result:4 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=Execute
<nil> TRC pkg/cpu/memory.go:118 > Advancing to next stage with instruction: <nil>
 Stage=Memory
<nil> TRC pkg/cpu/writeback.go:88 > Got with instruction: <nil>
 Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:39 > No current instruction to process, returning early Stage=WriteBack
<nil> TRC pkg/cpu/memory.go:56 > Current instruction is not a load/store type, skipping memory stage execution &{rawInstruction:268369 BaseInstruction:{OpType:0 Rd:5 ALU:12 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:4} Operand:4 Result:4 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=Memory
<nil> TRC pkg/cpu/execute.go:103 > ALURI operation result: 9 Stage=Execute
<nil> TRC pkg/cpu/decode.go:69 > Decoded instruction: &{rawInstruction:661537 BaseInstruction:{OpType:0 Rd:2 ALU:12 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:10} Operand:0 Result:0 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:false}
 Stage=Decode
<nil> TRC pkg/cpu/decode.go:155 > Decoded filled instruction: &{rawInstruction:661537 BaseInstruction:{OpType:0 Rd:2 ALU:12 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:10} Operand:10 Result:0 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=Decode
<nil> TRC pkg/cpu/fetch.go:56 > Fetched instruction: 0x001401e1
 Stage=Fetch
<nil> TRC pkg/cpu/fetch.go:61 > Increasing ProgramCounter to: 4 Stage=Fetch
<nil> TRC pkg/cpu/pipeline.go:67 > canFetch: true

<nil> TRC pkg/cpu/fetch.go:83 > Advancing to next stage with instruction: 0x001401e1 Stage=Fetch
<nil> TRC pkg/cpu/decode.go:170 > Advancing to next stage with instruction: &{rawInstruction:661537 BaseInstruction:{OpType:0 Rd:2 ALU:12 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:10} Operand:10 Result:0 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=Decode
<nil> TRC pkg/cpu/execute.go:292 > Advancing to next stage with instruction: &{rawInstruction:596065 BaseInstruction:{OpType:0 Rd:6 ALU:12 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:9} Operand:9 Result:9 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=Execute
<nil> TRC pkg/cpu/memory.go:118 > Advancing to next stage with instruction: &{rawInstruction:268369 BaseInstruction:{OpType:0 Rd:5 ALU:12 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:4} Operand:4 Result:4 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=Memory
<nil> TRC pkg/cpu/writeback.go:88 > Got with instruction: &{rawInstruction:268369 BaseInstruction:{OpType:0 Rd:5 ALU:12 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:4} Operand:4 Result:4 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:39 > No current instruction to process, returning early Stage=WriteBack
<nil> TRC pkg/cpu/memory.go:52 > No current instruction to process, returning early Stage=Memory
<nil> TRC pkg/cpu/execute.go:258 > No current instruction to process, returning early Stage=Execute
<nil> TRC pkg/cpu/decode.go:61 > No current instruction to process, returning early Stage=Decode
<nil> TRC pkg/cpu/fetch.go:51 > Fetch failed: WAIT_NEXT_LEVEL Stage=Fetch
<nil> TRC pkg/cpu/pipeline.go:67 > canFetch: true

<nil> TRC pkg/cpu/fetch.go:78 > No instruction fetched, cannot advance Stage=Fetch
<nil> TRC pkg/cpu/decode.go:162 > previous stage Fetch is stalled Stage=Decode
<nil> TRC pkg/cpu/decode.go:170 > Advancing to next stage with instruction: <nil>
 Stage=Decode
<nil> TRC pkg/cpu/execute.go:292 > Advancing to next stage with instruction: <nil>
 Stage=Execute
<nil> TRC pkg/cpu/memory.go:118 > Advancing to next stage with instruction: <nil>
 Stage=Memory
<nil> TRC pkg/cpu/writeback.go:88 > Got with instruction: <nil>
 Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:39 > No current instruction to process, returning early Stage=WriteBack
<nil> TRC pkg/cpu/memory.go:52 > No current instruction to process, returning early Stage=Memory
<nil> TRC pkg/cpu/execute.go:258 > No current instruction to process, returning early Stage=Execute
<nil> TRC pkg/cpu/decode.go:61 > No current instruction to process, returning early Stage=Decode
<nil> TRC pkg/cpu/fetch.go:51 > Fetch failed: WAIT_NEXT_LEVEL Stage=Fetch
<nil> TRC pkg/cpu/pipeline.go:67 > canFetch: true

<nil> TRC pkg/cpu/fetch.go:78 > No instruction fetched, cannot advance Stage=Fetch
<nil> TRC pkg/cpu/decode.go:162 > previous stage Fetch is stalled Stage=Decode
<nil> TRC pkg/cpu/decode.go:170 > Advancing to next stage with instruction: <nil>
 Stage=Decode
<nil> TRC pkg/cpu/execute.go:292 > Advancing to next stage with instruction: <nil>
 Stage=Execute
<nil> TRC pkg/cpu/memory.go:118 > Advancing to next stage with instruction: <nil>
 Stage=Memory
<nil> TRC pkg/cpu/writeback.go:88 > Got with instruction: <nil>
 Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:39 > No current instruction to process, returning early Stage=WriteBack
<nil> TRC pkg/cpu/memory.go:52 > No current instruction to process, returning early Stage=Memory
<nil> TRC pkg/cpu/execute.go:258 > No current instruction to process, returning early Stage=Execute
<nil> TRC pkg/cpu/decode.go:61 > No current instruction to process, returning early Stage=Decode
<nil> TRC pkg/cpu/fetch.go:51 > Fetch failed: WAIT_NEXT_LEVEL Stage=Fetch
<nil> TRC pkg/cpu/pipeline.go:67 > canFetch: true

<nil> TRC pkg/cpu/fetch.go:78 > No instruction fetched, cannot advance Stage=Fetch
<nil> TRC pkg/cpu/decode.go:162 > previous stage Fetch is stalled Stage=Decode
<nil> TRC pkg/cpu/decode.go:170 > Advancing to next stage with instruction: <nil>
 Stage=Decode
<nil> TRC pkg/cpu/execute.go:292 > Advancing to next stage with instruction: <nil>
 Stage=Execute
<nil> TRC pkg/cpu/memory.go:118 > Advancing to next stage with instruction: <nil>
 Stage=Memory
<nil> TRC pkg/cpu/writeback.go:88 > Got with instruction: <nil>
 Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:39 > No current instruction to process, returning early Stage=WriteBack
<nil> TRC pkg/cpu/memory.go:52 > No current instruction to process, returning early Stage=Memory
<nil> TRC pkg/cpu/execute.go:258 > No current instruction to process, returning early Stage=Execute
<nil> TRC pkg/cpu/decode.go:61 > No current instruction to process, returning early Stage=Decode
<nil> TRC pkg/cpu/fetch.go:56 > Fetched instruction: 0x00041851
 Stage=Fetch
<nil> TRC pkg/cpu/fetch.go:61 > Increasing ProgramCounter to: 1 Stage=Fetch
<nil> TRC pkg/cpu/pipeline.go:67 > canFetch: true

<nil> TRC pkg/cpu/fetch.go:83 > Advancing to next stage with instruction: 0x00041851 Stage=Fetch
<nil> TRC pkg/cpu/decode.go:170 > Advancing to next stage with instruction: <nil>
 Stage=Decode
<nil> TRC pkg/cpu/execute.go:292 > Advancing to next stage with instruction: <nil>
 Stage=Execute
<nil> TRC pkg/cpu/memory.go:118 > Advancing to next stage with instruction: <nil>
 Stage=Memory
<nil> TRC pkg/cpu/writeback.go:88 > Got with instruction: <nil>
 Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:39 > No current instruction to process, returning early Stage=WriteBack
<nil> TRC pkg/cpu/memory.go:52 > No current instruction to process, returning early Stage=Memory
<nil> TRC pkg/cpu/execute.go:258 > No current instruction to process, returning early Stage=Execute
<nil> TRC pkg/cpu/decode.go:61 > No current instruction to process, returning early Stage=Decode
<nil> TRC pkg/cpu/fetch.go:51 > Fetch failed: WAIT_NEXT_LEVEL Stage=Fetch
<nil> TRC pkg/cpu/pipeline.go:67 > canFetch: true

<nil> TRC pkg/cpu/fetch.go:78 > No instruction fetched, cannot advance Stage=Fetch
<nil> TRC pkg/cpu/decode.go:162 > previous stage Fetch is stalled Stage=Decode
<nil> TRC pkg/cpu/decode.go:170 > Advancing to next stage with instruction: <nil>
 Stage=Decode
<nil> TRC pkg/cpu/execute.go:292 > Advancing to next stage with instruction: <nil>
 Stage=Execute
<nil> TRC pkg/cpu/memory.go:118 > Advancing to next stage with instruction: <nil>
 Stage=Memory
<nil> TRC pkg/cpu/writeback.go:88 > Got with instruction: <nil>
 Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:39 > No current instruction to process, returning early Stage=WriteBack
<nil> TRC pkg/cpu/memory.go:52 > No current instruction to process, returning early Stage=Memory
<nil> TRC pkg/cpu/execute.go:258 > No current instruction to process, returning early Stage=Execute
<nil> TRC pkg/cpu/decode.go:61 > No current instruction to process, returning early Stage=Decode
<nil> TRC pkg/cpu/fetch.go:51 > Fetch failed: WAIT_NEXT_LEVEL Stage=Fetch
<nil> TRC pkg/cpu/pipeline.go:67 > canFetch: true

<nil> TRC pkg/cpu/fetch.go:78 > No instruction fetched, cannot advance Stage=Fetch
<nil> TRC pkg/cpu/decode.go:162 > previous stage Fetch is stalled Stage=Decode
<nil> TRC pkg/cpu/decode.go:170 > Advancing to next stage with instruction: <nil>
 Stage=Decode
<nil> TRC pkg/cpu/execute.go:292 > Advancing to next stage with instruction: <nil>
 Stage=Execute
<nil> TRC pkg/cpu/memory.go:118 > Advancing to next stage with instruction: <nil>
 Stage=Memory
<nil> TRC pkg/cpu/writeback.go:88 > Got with instruction: <nil>
 Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:39 > No current instruction to process, returning early Stage=WriteBack
<nil> TRC pkg/cpu/memory.go:52 > No current instruction to process, returning early Stage=Memory
<nil> TRC pkg/cpu/execute.go:258 > No current instruction to process, returning early Stage=Execute
<nil> TRC pkg/cpu/decode.go:61 > No current instruction to process, returning early Stage=Decode
<nil> TRC pkg/cpu/fetch.go:51 > Fetch failed: WAIT_NEXT_LEVEL Stage=Fetch
<nil> TRC pkg/cpu/pipeline.go:67 > canFetch: true

<nil> TRC pkg/cpu/fetch.go:78 > No instruction fetched, cannot advance Stage=Fetch
<nil> TRC pkg/cpu/decode.go:162 > previous stage Fetch is stalled Stage=Decode
<nil> TRC pkg/cpu/decode.go:170 > Advancing to next stage with instruction: <nil>
 Stage=Decode
<nil> TRC pkg/cpu/execute.go:292 > Advancing to next stage with instruction: <nil>
 Stage=Execute
<nil> TRC pkg/cpu/memory.go:118 > Advancing to next stage with instruction: <nil>
 Stage=Memory
<nil> TRC pkg/cpu/writeback.go:88 > Got with instruction: <nil>
 Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:39 > No current instruction to process, returning early Stage=WriteBack
<nil> TRC pkg/cpu/memory.go:52 > No current instruction to process, returning early Stage=Memory
<nil> TRC pkg/cpu/execute.go:258 > No current instruction to process, returning early Stage=Execute
<nil> TRC pkg/cpu/decode.go:61 > No current instruction to process, returning early Stage=Decode
<nil> TRC pkg/cpu/fetch.go:56 > Fetched instruction: 0x00041851
 Stage=Fetch
<nil> TRC pkg/cpu/fetch.go:61 > Increasing ProgramCounter to: 1 Stage=Fetch
<nil> TRC pkg/cpu/pipeline.go:67 > canFetch: true

<nil> TRC pkg/cpu/fetch.go:83 > Advancing to next stage with instruction: 0x00041851 Stage=Fetch
<nil> TRC pkg/cpu/decode.go:170 > Advancing to next stage with instruction: <nil>
 Stage=Decode
<nil> TRC pkg/cpu/execute.go:292 > Advancing to next stage with instruction: <nil>
 Stage=Execute
<nil> TRC pkg/cpu/memory.go:118 > Advancing to next stage with instruction: <nil>
 Stage=Memory
<nil> TRC pkg/cpu/writeback.go:88 > Got with instruction: <nil>
 Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:39 > No current instruction to process, returning early Stage=WriteBack
<nil> TRC pkg/cpu/memory.go:52 > No current instruction to process, returning early Stage=Memory
<nil> TRC pkg/cpu/execute.go:258 > No current instruction to process, returning early Stage=Execute
<nil> TRC pkg/cpu/decode.go:69 > Decoded instruction: &{rawInstruction:268369 BaseInstruction:{OpType:0 Rd:5 ALU:12 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:4} Operand:0 Result:0 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:false}
 Stage=Decode
<nil> TRC pkg/cpu/decode.go:155 > Decoded filled instruction: &{rawInstruction:268369 BaseInstruction:{OpType:0 Rd:5 ALU:12 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:4} Operand:4 Result:0 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=Decode
<nil> TRC pkg/cpu/fetch.go:56 > Fetched instruction: 0x00091861
 Stage=Fetch
<nil> TRC pkg/cpu/fetch.go:61 > Increasing ProgramCounter to: 2 Stage=Fetch
<nil> TRC pkg/cpu/pipeline.go:67 > canFetch: true

<nil> TRC pkg/cpu/fetch.go:83 > Advancing to next stage with instruction: 0x00091861 Stage=Fetch
<nil> TRC pkg/cpu/decode.go:170 > Advancing to next stage with instruction: &{rawInstruction:268369 BaseInstruction:{OpType:0 Rd:5 ALU:12 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:4} Operand:4 Result:0 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=Decode
<nil> TRC pkg/cpu/execute.go:292 > Advancing to next stage with instruction: <nil>
 Stage=Execute
<nil> TRC pkg/cpu/memory.go:118 > Advancing to next stage with instruction: <nil>
 Stage=Memory
<nil> TRC pkg/cpu/writeback.go:88 > Got with instruction: <nil>
 Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:39 > No current instruction to process, returning early Stage=WriteBack
<nil> TRC pkg/cpu/memory.go:52 > No current instruction to process, returning early Stage=Memory
<nil> TRC pkg/cpu/execute.go:103 > ALURI operation result: 4 Stage=Execute
<nil> TRC pkg/cpu/decode.go:69 > Decoded instruction: &{rawInstruction:596065 BaseInstruction:{OpType:0 Rd:6 ALU:12 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:9} Operand:0 Result:0 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:false}
 Stage=Decode
<nil> TRC pkg/cpu/decode.go:155 > Decoded filled instruction: &{rawInstruction:596065 BaseInstruction:{OpType:0 Rd:6 ALU:12 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:9} Operand:9 Result:0 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=Decode
<nil> TRC pkg/cpu/fetch.go:56 > Fetched instruction: 0x000a1821
 Stage=Fetch
<nil> TRC pkg/cpu/fetch.go:61 > Increasing ProgramCounter to: 3 Stage=Fetch
<nil> TRC pkg/cpu/pipeline.go:67 > canFetch: true

<nil> TRC pkg/cpu/fetch.go:83 > Advancing to next stage with instruction: 0x000a1821 Stage=Fetch
<nil> TRC pkg/cpu/decode.go:170 > Advancing to next stage with instruction: &{rawInstruction:596065 BaseInstruction:{OpType:0 Rd:6 ALU:12 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:9} Operand:9 Result:0 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=Decode
<nil> TRC pkg/cpu/execute.go:292 > Advancing to next stage with instruction: &{rawInstruction:268369 BaseInstruction:{OpType:0 Rd:5 ALU:12 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:4} Operand:4 Result:4 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=Execute
<nil> TRC pkg/cpu/memory.go:118 > Advancing to next stage with instruction: <nil>
 Stage=Memory
<nil> TRC pkg/cpu/writeback.go:88 > Got with instruction: <nil>
 Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:39 > No current instruction to process, returning early Stage=WriteBack
<nil> TRC pkg/cpu/memory.go:56 > Current instruction is not a load/store type, skipping memory stage execution &{rawInstruction:268369 BaseInstruction:{OpType:0 Rd:5 ALU:12 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:4} Operand:4 Result:4 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=Memory
<nil> TRC pkg/cpu/execute.go:103 > ALURI operation result: 9 Stage=Execute
<nil> TRC pkg/cpu/decode.go:69 > Decoded instruction: &{rawInstruction:661537 BaseInstruction:{OpType:0 Rd:2 ALU:12 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:10} Operand:0 Result:0 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:false}
 Stage=Decode
<nil> TRC pkg/cpu/decode.go:155 > Decoded filled instruction: &{rawInstruction:661537 BaseInstruction:{OpType:0 Rd:2 ALU:12 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:10} Operand:10 Result:0 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=Decode
<nil> TRC pkg/cpu/fetch.go:56 > Fetched instruction: 0x001401e1
 Stage=Fetch
<nil> TRC pkg/cpu/fetch.go:61 > Increasing ProgramCounter to: 4 Stage=Fetch
<nil> TRC pkg/cpu/pipeline.go:67 > canFetch: true

<nil> TRC pkg/cpu/fetch.go:83 > Advancing to next stage with instruction: 0x001401e1 Stage=Fetch
<nil> TRC pkg/cpu/decode.go:170 > Advancing to next stage with instruction: &{rawInstruction:661537 BaseInstruction:{OpType:0 Rd:2 ALU:12 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:10} Operand:10 Result:0 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=Decode
<nil> TRC pkg/cpu/execute.go:292 > Advancing to next stage with instruction: &{rawInstruction:596065 BaseInstruction:{OpType:0 Rd:6 ALU:12 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:9} Operand:9 Result:9 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=Execute
<nil> TRC pkg/cpu/memory.go:118 > Advancing to next stage with instruction: &{rawInstruction:268369 BaseInstruction:{OpType:0 Rd:5 ALU:12 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:4} Operand:4 Result:4 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=Memory
<nil> TRC pkg/cpu/writeback.go:88 > Got with instruction: &{rawInstruction:268369 BaseInstruction:{OpType:0 Rd:5 ALU:12 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:4} Operand:4 Result:4 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:43 > Processing instruction: &{rawInstruction:268369 BaseInstruction:{OpType:0 Rd:5 ALU:12 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:4} Operand:4 Result:4 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:65 > Writing back result: 4 to r5
 Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:67 > Unblocked register r5 for write back
 Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:75 > Written back to rdestaux: 0 0
 Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:79 > Write back completed for instruction: &{rawInstruction:268369 BaseInstruction:{OpType:0 Rd:5 ALU:12 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:4} Operand:4 Result:4 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=WriteBack
<nil> TRC pkg/cpu/memory.go:56 > Current instruction is not a load/store type, skipping memory stage execution &{rawInstruction:596065 BaseInstruction:{OpType:0 Rd:6 ALU:12 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:9} Operand:9 Result:9 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=Memory
<nil> TRC pkg/cpu/execute.go:103 > ALURI operation result: 10 Stage=Execute
<nil> TRC pkg/cpu/decode.go:69 > Decoded instruction: &{rawInstruction:1311201 BaseInstruction:{OpType:0 Rd:30 ALU:0 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:20} Operand:0 Result:0 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:false}
 Stage=Decode
<nil> TRC pkg/cpu/decode.go:155 > Decoded filled instruction: &{rawInstruction:1311201 BaseInstruction:{OpType:0 Rd:30 ALU:0 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:20} Operand:20 Result:0 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=Decode
<nil> TRC pkg/cpu/fetch.go:51 > Fetch failed: WAIT_NEXT_LEVEL Stage=Fetch
<nil> TRC pkg/cpu/pipeline.go:67 > canFetch: true

<nil> TRC pkg/cpu/fetch.go:78 > No instruction fetched, cannot advance Stage=Fetch
<nil> TRC pkg/cpu/decode.go:162 > previous stage Fetch is stalled Stage=Decode
<nil> TRC pkg/cpu/decode.go:170 > Advancing to next stage with instruction: &{rawInstruction:1311201 BaseInstruction:{OpType:0 Rd:30 ALU:0 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:20} Operand:20 Result:0 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=Decode
<nil> TRC pkg/cpu/execute.go:292 > Advancing to next stage with instruction: &{rawInstruction:661537 BaseInstruction:{OpType:0 Rd:2 ALU:12 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:10} Operand:10 Result:10 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=Execute
<nil> TRC pkg/cpu/memory.go:118 > Advancing to next stage with instruction: &{rawInstruction:596065 BaseInstruction:{OpType:0 Rd:6 ALU:12 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:9} Operand:9 Result:9 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=Memory
<nil> TRC pkg/cpu/writeback.go:88 > Got with instruction: &{rawInstruction:596065 BaseInstruction:{OpType:0 Rd:6 ALU:12 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:9} Operand:9 Result:9 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:43 > Processing instruction: &{rawInstruction:596065 BaseInstruction:{OpType:0 Rd:6 ALU:12 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:9} Operand:9 Result:9 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:65 > Writing back result: 9 to r6
 Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:67 > Unblocked register r6 for write back
 Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:75 > Written back to rdestaux: 0 0
 Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:79 > Write back completed for instruction: &{rawInstruction:596065 BaseInstruction:{OpType:0 Rd:6 ALU:12 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:9} Operand:9 Result:9 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=WriteBack
<nil> TRC pkg/cpu/memory.go:56 > Current instruction is not a load/store type, skipping memory stage execution &{rawInstruction:661537 BaseInstruction:{OpType:0 Rd:2 ALU:12 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:10} Operand:10 Result:10 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=Memory
<nil> TRC pkg/cpu/execute.go:103 > ALURI operation result: 20 Stage=Execute
<nil> TRC pkg/cpu/decode.go:61 > No current instruction to process, returning early Stage=Decode
<nil> TRC pkg/cpu/fetch.go:51 > Fetch failed: WAIT_NEXT_LEVEL Stage=Fetch
<nil> TRC pkg/cpu/pipeline.go:67 > canFetch: true

<nil> TRC pkg/cpu/fetch.go:78 > No instruction fetched, cannot advance Stage=Fetch
<nil> TRC pkg/cpu/decode.go:162 > previous stage Fetch is stalled Stage=Decode
<nil> TRC pkg/cpu/decode.go:170 > Advancing to next stage with instruction: <nil>
 Stage=Decode
<nil> TRC pkg/cpu/execute.go:292 > Advancing to next stage with instruction: &{rawInstruction:1311201 BaseInstruction:{OpType:0 Rd:30 ALU:0 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:20} Operand:20 Result:20 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=Execute
<nil> TRC pkg/cpu/memory.go:118 > Advancing to next stage with instruction: &{rawInstruction:661537 BaseInstruction:{OpType:0 Rd:2 ALU:12 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:10} Operand:10 Result:10 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=Memory
<nil> TRC pkg/cpu/writeback.go:88 > Got with instruction: &{rawInstruction:661537 BaseInstruction:{OpType:0 Rd:2 ALU:12 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:10} Operand:10 Result:10 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:43 > Processing instruction: &{rawInstruction:661537 BaseInstruction:{OpType:0 Rd:2 ALU:12 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:10} Operand:10 Result:10 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:65 > Writing back result: 10 to r2
 Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:67 > Unblocked register r2 for write back
 Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:75 > Written back to rdestaux: 0 0
 Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:79 > Write back completed for instruction: &{rawInstruction:661537 BaseInstruction:{OpType:0 Rd:2 ALU:12 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:10} Operand:10 Result:10 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=WriteBack
<nil> TRC pkg/cpu/memory.go:56 > Current instruction is not a load/store type, skipping memory stage execution &{rawInstruction:1311201 BaseInstruction:{OpType:0 Rd:30 ALU:0 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:20} Operand:20 Result:20 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=Memory
<nil> TRC pkg/cpu/execute.go:258 > No current instruction to process, returning early Stage=Execute
<nil> TRC pkg/cpu/decode.go:61 > No current instruction to process, returning early Stage=Decode
<nil> TRC pkg/cpu/fetch.go:51 > Fetch failed: WAIT_NEXT_LEVEL Stage=Fetch
<nil> TRC pkg/cpu/pipeline.go:67 > canFetch: true

<nil> TRC pkg/cpu/fetch.go:78 > No instruction fetched, cannot advance Stage=Fetch
<nil> TRC pkg/cpu/decode.go:162 > previous stage Fetch is stalled Stage=Decode
<nil> TRC pkg/cpu/decode.go:170 > Advancing to next stage with instruction: <nil>
 Stage=Decode
<nil> TRC pkg/cpu/execute.go:292 > Advancing to next stage with instruction: <nil>
 Stage=Execute
<nil> TRC pkg/cpu/memory.go:118 > Advancing to next stage with instruction: &{rawInstruction:1311201 BaseInstruction:{OpType:0 Rd:30 ALU:0 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:20} Operand:20 Result:20 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=Memory
<nil> TRC pkg/cpu/writeback.go:88 > Got with instruction: &{rawInstruction:1311201 BaseInstruction:{OpType:0 Rd:30 ALU:0 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:20} Operand:20 Result:20 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:43 > Processing instruction: &{rawInstruction:1311201 BaseInstruction:{OpType:0 Rd:30 ALU:0 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:20} Operand:20 Result:20 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:65 > Writing back result: 20 to r30
 Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:67 > Unblocked register r30 for write back
 Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:75 > Written back to rdestaux: 0 0
 Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:79 > Write back completed for instruction: &{rawInstruction:1311201 BaseInstruction:{OpType:0 Rd:30 ALU:0 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:20} Operand:20 Result:20 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=WriteBack
<nil> TRC pkg/cpu/memory.go:52 > No current instruction to process, returning early Stage=Memory
<nil> TRC pkg/cpu/execute.go:258 > No current instruction to process, returning early Stage=Execute
<nil> TRC pkg/cpu/decode.go:61 > No current instruction to process, returning early Stage=Decode
<nil> TRC pkg/cpu/fetch.go:56 > Fetched instruction: 0x00020041
 Stage=Fetch
<nil> TRC pkg/cpu/fetch.go:61 > Increasing ProgramCounter to: 5 Stage=Fetch
<nil> TRC pkg/cpu/pipeline.go:67 > canFetch: true

<nil> TRC pkg/cpu/fetch.go:83 > Advancing to next stage with instruction: 0x00020041 Stage=Fetch
<nil> TRC pkg/cpu/decode.go:170 > Advancing to next stage with instruction: <nil>
 Stage=Decode
<nil> TRC pkg/cpu/execute.go:292 > Advancing to next stage with instruction: <nil>
 Stage=Execute
<nil> TRC pkg/cpu/memory.go:118 > Advancing to next stage with instruction: <nil>
 Stage=Memory
<nil> TRC pkg/cpu/writeback.go:88 > Got with instruction: <nil>
 Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:39 > No current instruction to process, returning early Stage=WriteBack
<nil> TRC pkg/cpu/memory.go:52 > No current instruction to process, returning early Stage=Memory
<nil> TRC pkg/cpu/execute.go:258 > No current instruction to process, returning early Stage=Execute
<nil> TRC pkg/cpu/decode.go:61 > No current instruction to process, returning early Stage=Decode
<nil> TRC pkg/cpu/fetch.go:51 > Fetch failed: WAIT_NEXT_LEVEL Stage=Fetch
<nil> TRC pkg/cpu/pipeline.go:67 > canFetch: true

<nil> TRC pkg/cpu/fetch.go:78 > No instruction fetched, cannot advance Stage=Fetch
<nil> TRC pkg/cpu/decode.go:162 > previous stage Fetch is stalled Stage=Decode
<nil> TRC pkg/cpu/decode.go:170 > Advancing to next stage with instruction: <nil>
 Stage=Decode
<nil> TRC pkg/cpu/execute.go:292 > Advancing to next stage with instruction: <nil>
 Stage=Execute
<nil> TRC pkg/cpu/memory.go:118 > Advancing to next stage with instruction: <nil>
 Stage=Memory
<nil> TRC pkg/cpu/writeback.go:88 > Got with instruction: <nil>
 Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:39 > No current instruction to process, returning early Stage=WriteBack
<nil> TRC pkg/cpu/memory.go:52 > No current instruction to process, returning early Stage=Memory
<nil> TRC pkg/cpu/execute.go:258 > No current instruction to process, returning early Stage=Execute
<nil> TRC pkg/cpu/decode.go:61 > No current instruction to process, returning early Stage=Decode
<nil> TRC pkg/cpu/fetch.go:51 > Fetch failed: WAIT_NEXT_LEVEL Stage=Fetch
<nil> TRC pkg/cpu/pipeline.go:67 > canFetch: true

<nil> TRC pkg/cpu/fetch.go:78 > No instruction fetched, cannot advance Stage=Fetch
<nil> TRC pkg/cpu/decode.go:162 > previous stage Fetch is stalled Stage=Decode
<nil> TRC pkg/cpu/decode.go:170 > Advancing to next stage with instruction: <nil>
 Stage=Decode
<nil> TRC pkg/cpu/execute.go:292 > Advancing to next stage with instruction: <nil>
 Stage=Execute
<nil> TRC pkg/cpu/memory.go:118 > Advancing to next stage with instruction: <nil>
 Stage=Memory
<nil> TRC pkg/cpu/writeback.go:88 > Got with instruction: <nil>
 Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:39 > No current instruction to process, returning early Stage=WriteBack
<nil> TRC pkg/cpu/memory.go:52 > No current instruction to process, returning early Stage=Memory
<nil> TRC pkg/cpu/execute.go:258 > No current instruction to process, returning early Stage=Execute
<nil> TRC pkg/cpu/decode.go:61 > No current instruction to process, returning early Stage=Decode
<nil> TRC pkg/cpu/fetch.go:51 > Fetch failed: WAIT_NEXT_LEVEL Stage=Fetch
<nil> TRC pkg/cpu/pipeline.go:67 > canFetch: true

<nil> TRC pkg/cpu/fetch.go:78 > No instruction fetched, cannot advance Stage=Fetch
<nil> TRC pkg/cpu/decode.go:162 > previous stage Fetch is stalled Stage=Decode
<nil> TRC pkg/cpu/decode.go:170 > Advancing to next stage with instruction: <nil>
 Stage=Decode
<nil> TRC pkg/cpu/execute.go:292 > Advancing to next stage with instruction: <nil>
 Stage=Execute
<nil> TRC pkg/cpu/memory.go:118 > Advancing to next stage with instruction: <nil>
 Stage=Memory
<nil> TRC pkg/cpu/writeback.go:88 > Got with instruction: <nil>
 Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:39 > No current instruction to process, returning early Stage=WriteBack
<nil> TRC pkg/cpu/memory.go:52 > No current instruction to process, returning early Stage=Memory
<nil> TRC pkg/cpu/execute.go:258 > No current instruction to process, returning early Stage=Execute
<nil> TRC pkg/cpu/decode.go:61 > No current instruction to process, returning early Stage=Decode
<nil> TRC pkg/cpu/fetch.go:56 > Fetched instruction: 0x00041851
 Stage=Fetch
<nil> TRC pkg/cpu/fetch.go:61 > Increasing ProgramCounter to: 1 Stage=Fetch
<nil> TRC pkg/cpu/pipeline.go:67 > canFetch: true

<nil> TRC pkg/cpu/fetch.go:83 > Advancing to next stage with instruction: 0x00041851 Stage=Fetch
<nil> TRC pkg/cpu/decode.go:170 > Advancing to next stage with instruction: <nil>
 Stage=Decode
<nil> TRC pkg/cpu/execute.go:292 > Advancing to next stage with instruction: <nil>
 Stage=Execute
<nil> TRC pkg/cpu/memory.go:118 > Advancing to next stage with instruction: <nil>
 Stage=Memory
<nil> TRC pkg/cpu/writeback.go:88 > Got with instruction: <nil>
 Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:39 > No current instruction to process, returning early Stage=WriteBack
<nil> TRC pkg/cpu/memory.go:52 > No current instruction to process, returning early Stage=Memory
<nil> TRC pkg/cpu/execute.go:258 > No current instruction to process, returning early Stage=Execute
<nil> TRC pkg/cpu/decode.go:69 > Decoded instruction: &{rawInstruction:268369 BaseInstruction:{OpType:0 Rd:5 ALU:12 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:4} Operand:0 Result:0 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:false}
 Stage=Decode
<nil> TRC pkg/cpu/decode.go:155 > Decoded filled instruction: &{rawInstruction:268369 BaseInstruction:{OpType:0 Rd:5 ALU:12 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:4} Operand:4 Result:0 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=Decode
<nil> TRC pkg/cpu/fetch.go:56 > Fetched instruction: 0x00091861
 Stage=Fetch
<nil> TRC pkg/cpu/fetch.go:61 > Increasing ProgramCounter to: 2 Stage=Fetch
<nil> TRC pkg/cpu/pipeline.go:67 > canFetch: true

<nil> TRC pkg/cpu/fetch.go:83 > Advancing to next stage with instruction: 0x00091861 Stage=Fetch
<nil> TRC pkg/cpu/decode.go:170 > Advancing to next stage with instruction: &{rawInstruction:268369 BaseInstruction:{OpType:0 Rd:5 ALU:12 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:4} Operand:4 Result:0 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=Decode
<nil> TRC pkg/cpu/execute.go:292 > Advancing to next stage with instruction: <nil>
 Stage=Execute
<nil> TRC pkg/cpu/memory.go:118 > Advancing to next stage with instruction: <nil>
 Stage=Memory
<nil> TRC pkg/cpu/writeback.go:88 > Got with instruction: <nil>
 Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:39 > No current instruction to process, returning early Stage=WriteBack
<nil> TRC pkg/cpu/memory.go:52 > No current instruction to process, returning early Stage=Memory
<nil> TRC pkg/cpu/execute.go:103 > ALURI operation result: 4 Stage=Execute
<nil> TRC pkg/cpu/decode.go:69 > Decoded instruction: &{rawInstruction:596065 BaseInstruction:{OpType:0 Rd:6 ALU:12 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:9} Operand:0 Result:0 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:false}
 Stage=Decode
<nil> TRC pkg/cpu/decode.go:155 > Decoded filled instruction: &{rawInstruction:596065 BaseInstruction:{OpType:0 Rd:6 ALU:12 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:9} Operand:9 Result:0 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=Decode
<nil> TRC pkg/cpu/fetch.go:56 > Fetched instruction: 0x000a1821
 Stage=Fetch
<nil> TRC pkg/cpu/fetch.go:61 > Increasing ProgramCounter to: 3 Stage=Fetch
<nil> TRC pkg/cpu/pipeline.go:67 > canFetch: true

<nil> TRC pkg/cpu/fetch.go:83 > Advancing to next stage with instruction: 0x000a1821 Stage=Fetch
<nil> TRC pkg/cpu/decode.go:170 > Advancing to next stage with instruction: &{rawInstruction:596065 BaseInstruction:{OpType:0 Rd:6 ALU:12 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:9} Operand:9 Result:0 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=Decode
<nil> TRC pkg/cpu/execute.go:292 > Advancing to next stage with instruction: &{rawInstruction:268369 BaseInstruction:{OpType:0 Rd:5 ALU:12 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:4} Operand:4 Result:4 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=Execute
<nil> TRC pkg/cpu/memory.go:118 > Advancing to next stage with instruction: <nil>
 Stage=Memory
<nil> TRC pkg/cpu/writeback.go:88 > Got with instruction: <nil>
 Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:39 > No current instruction to process, returning early Stage=WriteBack
<nil> TRC pkg/cpu/memory.go:56 > Current instruction is not a load/store type, skipping memory stage execution &{rawInstruction:268369 BaseInstruction:{OpType:0 Rd:5 ALU:12 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:4} Operand:4 Result:4 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=Memory
<nil> TRC pkg/cpu/execute.go:103 > ALURI operation result: 9 Stage=Execute
<nil> TRC pkg/cpu/decode.go:69 > Decoded instruction: &{rawInstruction:661537 BaseInstruction:{OpType:0 Rd:2 ALU:12 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:10} Operand:0 Result:0 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:false}
 Stage=Decode
<nil> TRC pkg/cpu/decode.go:155 > Decoded filled instruction: &{rawInstruction:661537 BaseInstruction:{OpType:0 Rd:2 ALU:12 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:10} Operand:10 Result:0 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=Decode
<nil> TRC pkg/cpu/fetch.go:56 > Fetched instruction: 0x001401e1
 Stage=Fetch
<nil> TRC pkg/cpu/fetch.go:61 > Increasing ProgramCounter to: 4 Stage=Fetch
<nil> TRC pkg/cpu/pipeline.go:67 > canFetch: true

<nil> TRC pkg/cpu/fetch.go:83 > Advancing to next stage with instruction: 0x001401e1 Stage=Fetch
<nil> TRC pkg/cpu/decode.go:170 > Advancing to next stage with instruction: &{rawInstruction:661537 BaseInstruction:{OpType:0 Rd:2 ALU:12 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:10} Operand:10 Result:0 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=Decode
<nil> TRC pkg/cpu/execute.go:292 > Advancing to next stage with instruction: &{rawInstruction:596065 BaseInstruction:{OpType:0 Rd:6 ALU:12 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:9} Operand:9 Result:9 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=Execute
<nil> TRC pkg/cpu/memory.go:118 > Advancing to next stage with instruction: &{rawInstruction:268369 BaseInstruction:{OpType:0 Rd:5 ALU:12 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:4} Operand:4 Result:4 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=Memory
<nil> TRC pkg/cpu/writeback.go:88 > Got with instruction: &{rawInstruction:268369 BaseInstruction:{OpType:0 Rd:5 ALU:12 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:4} Operand:4 Result:4 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:43 > Processing instruction: &{rawInstruction:268369 BaseInstruction:{OpType:0 Rd:5 ALU:12 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:4} Operand:4 Result:4 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:65 > Writing back result: 4 to r5
 Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:67 > Unblocked register r5 for write back
 Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:75 > Written back to rdestaux: 0 0
 Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:79 > Write back completed for instruction: &{rawInstruction:268369 BaseInstruction:{OpType:0 Rd:5 ALU:12 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:4} Operand:4 Result:4 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=WriteBack
<nil> TRC pkg/cpu/memory.go:56 > Current instruction is not a load/store type, skipping memory stage execution &{rawInstruction:596065 BaseInstruction:{OpType:0 Rd:6 ALU:12 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:9} Operand:9 Result:9 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=Memory
<nil> TRC pkg/cpu/execute.go:103 > ALURI operation result: 10 Stage=Execute
<nil> TRC pkg/cpu/decode.go:69 > Decoded instruction: &{rawInstruction:1311201 BaseInstruction:{OpType:0 Rd:30 ALU:0 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:20} Operand:0 Result:0 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:false}
 Stage=Decode
<nil> TRC pkg/cpu/decode.go:155 > Decoded filled instruction: &{rawInstruction:1311201 BaseInstruction:{OpType:0 Rd:30 ALU:0 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:20} Operand:20 Result:0 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=Decode
<nil> TRC pkg/cpu/fetch.go:51 > Fetch failed: WAIT_NEXT_LEVEL Stage=Fetch
<nil> TRC pkg/cpu/pipeline.go:67 > canFetch: true

<nil> TRC pkg/cpu/fetch.go:78 > No instruction fetched, cannot advance Stage=Fetch
<nil> TRC pkg/cpu/decode.go:162 > previous stage Fetch is stalled Stage=Decode
<nil> TRC pkg/cpu/decode.go:170 > Advancing to next stage with instruction: &{rawInstruction:1311201 BaseInstruction:{OpType:0 Rd:30 ALU:0 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:20} Operand:20 Result:0 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=Decode
<nil> TRC pkg/cpu/execute.go:292 > Advancing to next stage with instruction: &{rawInstruction:661537 BaseInstruction:{OpType:0 Rd:2 ALU:12 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:10} Operand:10 Result:10 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=Execute
<nil> TRC pkg/cpu/memory.go:118 > Advancing to next stage with instruction: &{rawInstruction:596065 BaseInstruction:{OpType:0 Rd:6 ALU:12 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:9} Operand:9 Result:9 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=Memory
<nil> TRC pkg/cpu/writeback.go:88 > Got with instruction: &{rawInstruction:596065 BaseInstruction:{OpType:0 Rd:6 ALU:12 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:9} Operand:9 Result:9 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:39 > No current instruction to process, returning early Stage=WriteBack
<nil> TRC pkg/cpu/memory.go:52 > No current instruction to process, returning early Stage=Memory
<nil> TRC pkg/cpu/execute.go:258 > No current instruction to process, returning early Stage=Execute
<nil> TRC pkg/cpu/decode.go:61 > No current instruction to process, returning early Stage=Decode
<nil> TRC pkg/cpu/fetch.go:51 > Fetch failed: WAIT_NEXT_LEVEL Stage=Fetch
<nil> TRC pkg/cpu/pipeline.go:67 > canFetch: true

<nil> TRC pkg/cpu/fetch.go:78 > No instruction fetched, cannot advance Stage=Fetch
<nil> TRC pkg/cpu/decode.go:162 > previous stage Fetch is stalled Stage=Decode
<nil> TRC pkg/cpu/decode.go:170 > Advancing to next stage with instruction: <nil>
 Stage=Decode
<nil> TRC pkg/cpu/execute.go:292 > Advancing to next stage with instruction: <nil>
 Stage=Execute
<nil> TRC pkg/cpu/memory.go:118 > Advancing to next stage with instruction: <nil>
 Stage=Memory
<nil> TRC pkg/cpu/writeback.go:88 > Got with instruction: <nil>
 Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:39 > No current instruction to process, returning early Stage=WriteBack
<nil> TRC pkg/cpu/memory.go:52 > No current instruction to process, returning early Stage=Memory
<nil> TRC pkg/cpu/execute.go:258 > No current instruction to process, returning early Stage=Execute
<nil> TRC pkg/cpu/decode.go:61 > No current instruction to process, returning early Stage=Decode
<nil> TRC pkg/cpu/fetch.go:51 > Fetch failed: WAIT_NEXT_LEVEL Stage=Fetch
<nil> TRC pkg/cpu/pipeline.go:67 > canFetch: true

<nil> TRC pkg/cpu/fetch.go:78 > No instruction fetched, cannot advance Stage=Fetch
<nil> TRC pkg/cpu/decode.go:162 > previous stage Fetch is stalled Stage=Decode
<nil> TRC pkg/cpu/decode.go:170 > Advancing to next stage with instruction: <nil>
 Stage=Decode
<nil> TRC pkg/cpu/execute.go:292 > Advancing to next stage with instruction: <nil>
 Stage=Execute
<nil> TRC pkg/cpu/memory.go:118 > Advancing to next stage with instruction: <nil>
 Stage=Memory
<nil> TRC pkg/cpu/writeback.go:88 > Got with instruction: <nil>
 Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:39 > No current instruction to process, returning early Stage=WriteBack
<nil> TRC pkg/cpu/memory.go:52 > No current instruction to process, returning early Stage=Memory
<nil> TRC pkg/cpu/execute.go:258 > No current instruction to process, returning early Stage=Execute
<nil> TRC pkg/cpu/decode.go:61 > No current instruction to process, returning early Stage=Decode
<nil> TRC pkg/cpu/fetch.go:51 > Fetch failed: WAIT_NEXT_LEVEL Stage=Fetch
<nil> TRC pkg/cpu/pipeline.go:67 > canFetch: true

<nil> TRC pkg/cpu/fetch.go:78 > No instruction fetched, cannot advance Stage=Fetch
<nil> TRC pkg/cpu/decode.go:162 > previous stage Fetch is stalled Stage=Decode
<nil> TRC pkg/cpu/decode.go:170 > Advancing to next stage with instruction: <nil>
 Stage=Decode
<nil> TRC pkg/cpu/execute.go:292 > Advancing to next stage with instruction: <nil>
 Stage=Execute
<nil> TRC pkg/cpu/memory.go:118 > Advancing to next stage with instruction: <nil>
 Stage=Memory
<nil> TRC pkg/cpu/writeback.go:88 > Got with instruction: <nil>
 Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:39 > No current instruction to process, returning early Stage=WriteBack
<nil> TRC pkg/cpu/memory.go:52 > No current instruction to process, returning early Stage=Memory
<nil> TRC pkg/cpu/execute.go:258 > No current instruction to process, returning early Stage=Execute
<nil> TRC pkg/cpu/decode.go:61 > No current instruction to process, returning early Stage=Decode
<nil> TRC pkg/cpu/fetch.go:56 > Fetched instruction: 0x00041851
 Stage=Fetch
<nil> TRC pkg/cpu/fetch.go:61 > Increasing ProgramCounter to: 1 Stage=Fetch
<nil> TRC pkg/cpu/pipeline.go:67 > canFetch: true

<nil> TRC pkg/cpu/fetch.go:83 > Advancing to next stage with instruction: 0x00041851 Stage=Fetch
<nil> TRC pkg/cpu/decode.go:170 > Advancing to next stage with instruction: <nil>
 Stage=Decode
<nil> TRC pkg/cpu/execute.go:292 > Advancing to next stage with instruction: <nil>
 Stage=Execute
<nil> TRC pkg/cpu/memory.go:118 > Advancing to next stage with instruction: <nil>
 Stage=Memory
<nil> TRC pkg/cpu/writeback.go:88 > Got with instruction: <nil>
 Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:39 > No current instruction to process, returning early Stage=WriteBack
<nil> TRC pkg/cpu/memory.go:52 > No current instruction to process, returning early Stage=Memory
<nil> TRC pkg/cpu/execute.go:258 > No current instruction to process, returning early Stage=Execute
<nil> TRC pkg/cpu/decode.go:69 > Decoded instruction: &{rawInstruction:268369 BaseInstruction:{OpType:0 Rd:5 ALU:12 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:4} Operand:0 Result:0 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:false}
 Stage=Decode
<nil> TRC pkg/cpu/decode.go:155 > Decoded filled instruction: &{rawInstruction:268369 BaseInstruction:{OpType:0 Rd:5 ALU:12 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:4} Operand:4 Result:0 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=Decode
<nil> TRC pkg/cpu/fetch.go:56 > Fetched instruction: 0x00091861
 Stage=Fetch
<nil> TRC pkg/cpu/fetch.go:61 > Increasing ProgramCounter to: 2 Stage=Fetch
<nil> TRC pkg/cpu/pipeline.go:67 > canFetch: true

<nil> TRC pkg/cpu/fetch.go:83 > Advancing to next stage with instruction: 0x00091861 Stage=Fetch
<nil> TRC pkg/cpu/decode.go:170 > Advancing to next stage with instruction: &{rawInstruction:268369 BaseInstruction:{OpType:0 Rd:5 ALU:12 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:4} Operand:4 Result:0 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=Decode
<nil> TRC pkg/cpu/execute.go:292 > Advancing to next stage with instruction: <nil>
 Stage=Execute
<nil> TRC pkg/cpu/memory.go:118 > Advancing to next stage with instruction: <nil>
 Stage=Memory
<nil> TRC pkg/cpu/writeback.go:88 > Got with instruction: <nil>
 Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:39 > No current instruction to process, returning early Stage=WriteBack
<nil> TRC pkg/cpu/memory.go:52 > No current instruction to process, returning early Stage=Memory
<nil> TRC pkg/cpu/execute.go:103 > ALURI operation result: 4 Stage=Execute
<nil> TRC pkg/cpu/decode.go:69 > Decoded instruction: &{rawInstruction:596065 BaseInstruction:{OpType:0 Rd:6 ALU:12 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:9} Operand:0 Result:0 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:false}
 Stage=Decode
<nil> TRC pkg/cpu/decode.go:155 > Decoded filled instruction: &{rawInstruction:596065 BaseInstruction:{OpType:0 Rd:6 ALU:12 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:9} Operand:9 Result:0 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=Decode
<nil> TRC pkg/cpu/fetch.go:56 > Fetched instruction: 0x000a1821
 Stage=Fetch
<nil> TRC pkg/cpu/fetch.go:61 > Increasing ProgramCounter to: 3 Stage=Fetch
<nil> TRC pkg/cpu/pipeline.go:67 > canFetch: true

<nil> TRC pkg/cpu/fetch.go:83 > Advancing to next stage with instruction: 0x000a1821 Stage=Fetch
<nil> TRC pkg/cpu/decode.go:170 > Advancing to next stage with instruction: &{rawInstruction:596065 BaseInstruction:{OpType:0 Rd:6 ALU:12 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:9} Operand:9 Result:0 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=Decode
<nil> TRC pkg/cpu/execute.go:292 > Advancing to next stage with instruction: &{rawInstruction:268369 BaseInstruction:{OpType:0 Rd:5 ALU:12 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:4} Operand:4 Result:4 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=Execute
<nil> TRC pkg/cpu/memory.go:118 > Advancing to next stage with instruction: <nil>
 Stage=Memory
<nil> TRC pkg/cpu/writeback.go:88 > Got with instruction: <nil>
 Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:39 > No current instruction to process, returning early Stage=WriteBack
<nil> TRC pkg/cpu/memory.go:56 > Current instruction is not a load/store type, skipping memory stage execution &{rawInstruction:268369 BaseInstruction:{OpType:0 Rd:5 ALU:12 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:4} Operand:4 Result:4 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=Memory
<nil> TRC pkg/cpu/execute.go:103 > ALURI operation result: 9 Stage=Execute
<nil> TRC pkg/cpu/decode.go:69 > Decoded instruction: &{rawInstruction:661537 BaseInstruction:{OpType:0 Rd:2 ALU:12 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:10} Operand:0 Result:0 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:false}
 Stage=Decode
<nil> TRC pkg/cpu/decode.go:155 > Decoded filled instruction: &{rawInstruction:661537 BaseInstruction:{OpType:0 Rd:2 ALU:12 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:10} Operand:10 Result:0 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=Decode
<nil> TRC pkg/cpu/fetch.go:56 > Fetched instruction: 0x001401e1
 Stage=Fetch
<nil> TRC pkg/cpu/fetch.go:61 > Increasing ProgramCounter to: 4 Stage=Fetch
<nil> TRC pkg/cpu/pipeline.go:67 > canFetch: true

<nil> TRC pkg/cpu/fetch.go:83 > Advancing to next stage with instruction: 0x001401e1 Stage=Fetch
<nil> TRC pkg/cpu/decode.go:170 > Advancing to next stage with instruction: &{rawInstruction:661537 BaseInstruction:{OpType:0 Rd:2 ALU:12 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:10} Operand:10 Result:0 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=Decode
<nil> TRC pkg/cpu/execute.go:292 > Advancing to next stage with instruction: &{rawInstruction:596065 BaseInstruction:{OpType:0 Rd:6 ALU:12 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:9} Operand:9 Result:9 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=Execute
<nil> TRC pkg/cpu/memory.go:118 > Advancing to next stage with instruction: &{rawInstruction:268369 BaseInstruction:{OpType:0 Rd:5 ALU:12 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:4} Operand:4 Result:4 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=Memory
<nil> TRC pkg/cpu/writeback.go:88 > Got with instruction: &{rawInstruction:268369 BaseInstruction:{OpType:0 Rd:5 ALU:12 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:4} Operand:4 Result:4 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:43 > Processing instruction: &{rawInstruction:268369 BaseInstruction:{OpType:0 Rd:5 ALU:12 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:4} Operand:4 Result:4 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:65 > Writing back result: 4 to r5
 Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:67 > Unblocked register r5 for write back
 Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:75 > Written back to rdestaux: 0 0
 Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:79 > Write back completed for instruction: &{rawInstruction:268369 BaseInstruction:{OpType:0 Rd:5 ALU:12 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:4} Operand:4 Result:4 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=WriteBack
<nil> TRC pkg/cpu/memory.go:56 > Current instruction is not a load/store type, skipping memory stage execution &{rawInstruction:596065 BaseInstruction:{OpType:0 Rd:6 ALU:12 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:9} Operand:9 Result:9 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=Memory
<nil> TRC pkg/cpu/execute.go:103 > ALURI operation result: 10 Stage=Execute
<nil> TRC pkg/cpu/decode.go:69 > Decoded instruction: &{rawInstruction:1311201 BaseInstruction:{OpType:0 Rd:30 ALU:0 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:20} Operand:0 Result:0 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:false}
 Stage=Decode
<nil> TRC pkg/cpu/decode.go:155 > Decoded filled instruction: &{rawInstruction:1311201 BaseInstruction:{OpType:0 Rd:30 ALU:0 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:20} Operand:20 Result:0 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=Decode
<nil> TRC pkg/cpu/fetch.go:51 > Fetch failed: WAIT_NEXT_LEVEL Stage=Fetch
<nil> TRC pkg/cpu/pipeline.go:67 > canFetch: true

<nil> TRC pkg/cpu/fetch.go:78 > No instruction fetched, cannot advance Stage=Fetch
<nil> TRC pkg/cpu/decode.go:162 > previous stage Fetch is stalled Stage=Decode
<nil> TRC pkg/cpu/decode.go:170 > Advancing to next stage with instruction: &{rawInstruction:1311201 BaseInstruction:{OpType:0 Rd:30 ALU:0 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:20} Operand:20 Result:0 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=Decode
<nil> TRC pkg/cpu/execute.go:292 > Advancing to next stage with instruction: &{rawInstruction:661537 BaseInstruction:{OpType:0 Rd:2 ALU:12 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:10} Operand:10 Result:10 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=Execute
<nil> TRC pkg/cpu/memory.go:118 > Advancing to next stage with instruction: &{rawInstruction:596065 BaseInstruction:{OpType:0 Rd:6 ALU:12 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:9} Operand:9 Result:9 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=Memory
<nil> TRC pkg/cpu/writeback.go:88 > Got with instruction: &{rawInstruction:596065 BaseInstruction:{OpType:0 Rd:6 ALU:12 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:9} Operand:9 Result:9 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:43 > Processing instruction: &{rawInstruction:596065 BaseInstruction:{OpType:0 Rd:6 ALU:12 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:9} Operand:9 Result:9 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:65 > Writing back result: 9 to r6
 Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:67 > Unblocked register r6 for write back
 Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:75 > Written back to rdestaux: 0 0
 Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:79 > Write back completed for instruction: &{rawInstruction:596065 BaseInstruction:{OpType:0 Rd:6 ALU:12 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:9} Operand:9 Result:9 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=WriteBack
<nil> TRC pkg/cpu/memory.go:56 > Current instruction is not a load/store type, skipping memory stage execution &{rawInstruction:661537 BaseInstruction:{OpType:0 Rd:2 ALU:12 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:10} Operand:10 Result:10 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=Memory
<nil> TRC pkg/cpu/execute.go:103 > ALURI operation result: 20 Stage=Execute
<nil> TRC pkg/cpu/decode.go:61 > No current instruction to process, returning early Stage=Decode
<nil> TRC pkg/cpu/fetch.go:51 > Fetch failed: WAIT_NEXT_LEVEL Stage=Fetch
<nil> TRC pkg/cpu/pipeline.go:67 > canFetch: true

<nil> TRC pkg/cpu/fetch.go:78 > No instruction fetched, cannot advance Stage=Fetch
<nil> TRC pkg/cpu/decode.go:162 > previous stage Fetch is stalled Stage=Decode
<nil> TRC pkg/cpu/decode.go:170 > Advancing to next stage with instruction: <nil>
 Stage=Decode
<nil> TRC pkg/cpu/execute.go:292 > Advancing to next stage with instruction: &{rawInstruction:1311201 BaseInstruction:{OpType:0 Rd:30 ALU:0 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:20} Operand:20 Result:20 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=Execute
<nil> TRC pkg/cpu/memory.go:118 > Advancing to next stage with instruction: &{rawInstruction:661537 BaseInstruction:{OpType:0 Rd:2 ALU:12 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:10} Operand:10 Result:10 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=Memory
<nil> TRC pkg/cpu/writeback.go:88 > Got with instruction: &{rawInstruction:661537 BaseInstruction:{OpType:0 Rd:2 ALU:12 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:10} Operand:10 Result:10 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:43 > Processing instruction: &{rawInstruction:661537 BaseInstruction:{OpType:0 Rd:2 ALU:12 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:10} Operand:10 Result:10 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:65 > Writing back result: 10 to r2
 Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:67 > Unblocked register r2 for write back
 Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:75 > Written back to rdestaux: 0 0
 Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:79 > Write back completed for instruction: &{rawInstruction:661537 BaseInstruction:{OpType:0 Rd:2 ALU:12 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:10} Operand:10 Result:10 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=WriteBack
<nil> TRC pkg/cpu/memory.go:56 > Current instruction is not a load/store type, skipping memory stage execution &{rawInstruction:1311201 BaseInstruction:{OpType:0 Rd:30 ALU:0 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:20} Operand:20 Result:20 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=Memory
<nil> TRC pkg/cpu/execute.go:258 > No current instruction to process, returning early Stage=Execute
<nil> TRC pkg/cpu/decode.go:61 > No current instruction to process, returning early Stage=Decode
<nil> TRC pkg/cpu/fetch.go:51 > Fetch failed: WAIT_NEXT_LEVEL Stage=Fetch
<nil> TRC pkg/cpu/pipeline.go:67 > canFetch: true

<nil> TRC pkg/cpu/fetch.go:78 > No instruction fetched, cannot advance Stage=Fetch
<nil> TRC pkg/cpu/decode.go:162 > previous stage Fetch is stalled Stage=Decode
<nil> TRC pkg/cpu/decode.go:170 > Advancing to next stage with instruction: <nil>
 Stage=Decode
<nil> TRC pkg/cpu/execute.go:292 > Advancing to next stage with instruction: <nil>
 Stage=Execute
<nil> TRC pkg/cpu/memory.go:118 > Advancing to next stage with instruction: &{rawInstruction:1311201 BaseInstruction:{OpType:0 Rd:30 ALU:0 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:20} Operand:20 Result:20 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=Memory
<nil> TRC pkg/cpu/writeback.go:88 > Got with instruction: &{rawInstruction:1311201 BaseInstruction:{OpType:0 Rd:30 ALU:0 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:20} Operand:20 Result:20 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:43 > Processing instruction: &{rawInstruction:1311201 BaseInstruction:{OpType:0 Rd:30 ALU:0 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:20} Operand:20 Result:20 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:65 > Writing back result: 20 to r30
 Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:67 > Unblocked register r30 for write back
 Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:75 > Written back to rdestaux: 0 0
 Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:79 > Write back completed for instruction: &{rawInstruction:1311201 BaseInstruction:{OpType:0 Rd:30 ALU:0 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:20} Operand:20 Result:20 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=WriteBack
<nil> TRC pkg/cpu/memory.go:52 > No current instruction to process, returning early Stage=Memory
<nil> TRC pkg/cpu/execute.go:258 > No current instruction to process, returning early Stage=Execute
<nil> TRC pkg/cpu/decode.go:61 > No current instruction to process, returning early Stage=Decode
<nil> TRC pkg/cpu/fetch.go:56 > Fetched instruction: 0x00020041
 Stage=Fetch
<nil> TRC pkg/cpu/fetch.go:61 > Increasing ProgramCounter to: 5 Stage=Fetch
<nil> TRC pkg/cpu/pipeline.go:67 > canFetch: true

<nil> TRC pkg/cpu/fetch.go:83 > Advancing to next stage with instruction: 0x00020041 Stage=Fetch
<nil> TRC pkg/cpu/decode.go:170 > Advancing to next stage with instruction: <nil>
 Stage=Decode
<nil> TRC pkg/cpu/execute.go:292 > Advancing to next stage with instruction: <nil>
 Stage=Execute
<nil> TRC pkg/cpu/memory.go:118 > Advancing to next stage with instruction: <nil>
 Stage=Memory
<nil> TRC pkg/cpu/writeback.go:88 > Got with instruction: <nil>
 Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:39 > No current instruction to process, returning early Stage=WriteBack
<nil> TRC pkg/cpu/memory.go:52 > No current instruction to process, returning early Stage=Memory
<nil> TRC pkg/cpu/execute.go:258 > No current instruction to process, returning early Stage=Execute
<nil> TRC pkg/cpu/decode.go:69 > Decoded instruction: &{rawInstruction:131137 BaseInstruction:{OpType:0 Rd:4 ALU:0 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:2} Operand:0 Result:0 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:false}
 Stage=Decode
<nil> TRC pkg/cpu/decode.go:155 > Decoded filled instruction: &{rawInstruction:131137 BaseInstruction:{OpType:0 Rd:4 ALU:0 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:2} Operand:2 Result:0 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=Decode
<nil> TRC pkg/cpu/fetch.go:56 > Fetched instruction: 0x00010221
 Stage=Fetch
<nil> TRC pkg/cpu/fetch.go:61 > Increasing ProgramCounter to: 6 Stage=Fetch
<nil> TRC pkg/cpu/pipeline.go:67 > canFetch: true

<nil> TRC pkg/cpu/fetch.go:83 > Advancing to next stage with instruction: 0x00010221 Stage=Fetch
<nil> TRC pkg/cpu/decode.go:170 > Advancing to next stage with instruction: &{rawInstruction:131137 BaseInstruction:{OpType:0 Rd:4 ALU:0 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:2} Operand:2 Result:0 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=Decode
<nil> TRC pkg/cpu/execute.go:292 > Advancing to next stage with instruction: <nil>
 Stage=Execute
<nil> TRC pkg/cpu/memory.go:118 > Advancing to next stage with instruction: <nil>
 Stage=Memory
<nil> TRC pkg/cpu/writeback.go:88 > Got with instruction: <nil>
 Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:39 > No current instruction to process, returning early Stage=WriteBack
<nil> TRC pkg/cpu/memory.go:52 > No current instruction to process, returning early Stage=Memory
<nil> TRC pkg/cpu/execute.go:103 > ALURI operation result: 2 Stage=Execute
<nil> TRC pkg/cpu/decode.go:69 > Decoded instruction: &{rawInstruction:66081 BaseInstruction:{OpType:0 Rd:2 ALU:1 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:1} Operand:0 Result:0 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:false}
 Stage=Decode
<nil> TRC pkg/cpu/decode.go:155 > Decoded filled instruction: &{rawInstruction:66081 BaseInstruction:{OpType:0 Rd:2 ALU:1 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:1} Operand:1 Result:10 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=Decode
<nil> TRC pkg/cpu/fetch.go:56 > Fetched instruction: 0x00001c21
 Stage=Fetch
<nil> TRC pkg/cpu/fetch.go:61 > Increasing ProgramCounter to: 7 Stage=Fetch
<nil> TRC pkg/cpu/pipeline.go:67 > canFetch: true

<nil> TRC pkg/cpu/fetch.go:83 > Advancing to next stage with instruction: 0x00001c21 Stage=Fetch
<nil> TRC pkg/cpu/decode.go:170 > Advancing to next stage with instruction: &{rawInstruction:66081 BaseInstruction:{OpType:0 Rd:2 ALU:1 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:1} Operand:1 Result:10 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=Decode
<nil> TRC pkg/cpu/execute.go:292 > Advancing to next stage with instruction: &{rawInstruction:131137 BaseInstruction:{OpType:0 Rd:4 ALU:0 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:2} Operand:2 Result:2 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=Execute
<nil> TRC pkg/cpu/memory.go:118 > Advancing to next stage with instruction: <nil>
 Stage=Memory
<nil> TRC pkg/cpu/writeback.go:88 > Got with instruction: <nil>
 Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:39 > No current instruction to process, returning early Stage=WriteBack
<nil> TRC pkg/cpu/memory.go:56 > Current instruction is not a load/store type, skipping memory stage execution &{rawInstruction:131137 BaseInstruction:{OpType:0 Rd:4 ALU:0 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:2} Operand:2 Result:2 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=Memory
<nil> TRC pkg/cpu/execute.go:103 > ALURI operation result: 9 Stage=Execute
<nil> TRC pkg/cpu/decode.go:69 > Decoded instruction: &{rawInstruction:7201 BaseInstruction:{OpType:0 Rd:2 ALU:14 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:0} Operand:0 Result:0 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:false}
 Stage=Decode
<nil> TRC pkg/cpu/decode.go:75 > Failed to read register r2 -1 Stage=Decode
<nil> TRC pkg/cpu/fetch.go:56 > Fetched instruction: 0x0000026d
 Stage=Fetch
<nil> TRC pkg/cpu/fetch.go:61 > Increasing ProgramCounter to: 8 Stage=Fetch
<nil> TRC pkg/cpu/pipeline.go:67 > canFetch: true

<nil> TRC pkg/cpu/fetch.go:88 > Next stage cannot advance, stalling Stage=Fetch
<nil> TRC pkg/cpu/decode.go:165 > Decode is busy, cannot advance: 1 Stage=Decode
<nil> TRC pkg/cpu/execute.go:284 > previous stage Decode returned stall
 Stage=Execute
<nil> TRC pkg/cpu/execute.go:292 > Advancing to next stage with instruction: &{rawInstruction:66081 BaseInstruction:{OpType:0 Rd:2 ALU:1 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:1} Operand:1 Result:9 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=Execute
<nil> TRC pkg/cpu/memory.go:118 > Advancing to next stage with instruction: &{rawInstruction:131137 BaseInstruction:{OpType:0 Rd:4 ALU:0 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:2} Operand:2 Result:2 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=Memory
<nil> TRC pkg/cpu/writeback.go:88 > Got with instruction: &{rawInstruction:131137 BaseInstruction:{OpType:0 Rd:4 ALU:0 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:2} Operand:2 Result:2 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:43 > Processing instruction: &{rawInstruction:131137 BaseInstruction:{OpType:0 Rd:4 ALU:0 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:2} Operand:2 Result:2 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:65 > Writing back result: 2 to r4
 Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:67 > Unblocked register r4 for write back
 Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:75 > Written back to rdestaux: 0 0
 Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:79 > Write back completed for instruction: &{rawInstruction:131137 BaseInstruction:{OpType:0 Rd:4 ALU:0 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:2} Operand:2 Result:2 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=WriteBack
<nil> TRC pkg/cpu/memory.go:56 > Current instruction is not a load/store type, skipping memory stage execution &{rawInstruction:66081 BaseInstruction:{OpType:0 Rd:2 ALU:1 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:1} Operand:1 Result:9 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=Memory
<nil> TRC pkg/cpu/execute.go:258 > No current instruction to process, returning early Stage=Execute
<nil> TRC pkg/cpu/decode.go:69 > Decoded instruction: &{rawInstruction:7201 BaseInstruction:{OpType:0 Rd:2 ALU:14 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:0} Operand:0 Result:0 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:false}
 Stage=Decode
<nil> TRC pkg/cpu/decode.go:75 > Failed to read register r2 -1 Stage=Decode
<nil> TRC pkg/cpu/fetch.go:44 > Currently have an instruction &{rawInstruction:621 BaseInstruction:{OpType:0 Rd:0 ALU:0 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:0} Operand:0 Result:0 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:false}, skipping fetch Stage=Fetch
<nil> TRC pkg/cpu/pipeline.go:67 > canFetch: true

<nil> TRC pkg/cpu/fetch.go:88 > Next stage cannot advance, stalling Stage=Fetch
<nil> TRC pkg/cpu/decode.go:165 > Decode is busy, cannot advance: 1 Stage=Decode
<nil> TRC pkg/cpu/execute.go:284 > previous stage Decode returned stall
 Stage=Execute
<nil> TRC pkg/cpu/execute.go:292 > Advancing to next stage with instruction: <nil>
 Stage=Execute
<nil> TRC pkg/cpu/memory.go:118 > Advancing to next stage with instruction: &{rawInstruction:66081 BaseInstruction:{OpType:0 Rd:2 ALU:1 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:1} Operand:1 Result:9 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=Memory
<nil> TRC pkg/cpu/writeback.go:88 > Got with instruction: &{rawInstruction:66081 BaseInstruction:{OpType:0 Rd:2 ALU:1 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:1} Operand:1 Result:9 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:43 > Processing instruction: &{rawInstruction:66081 BaseInstruction:{OpType:0 Rd:2 ALU:1 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:1} Operand:1 Result:9 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:65 > Writing back result: 9 to r2
 Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:67 > Unblocked register r2 for write back
 Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:75 > Written back to rdestaux: 0 0
 Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:79 > Write back completed for instruction: &{rawInstruction:66081 BaseInstruction:{OpType:0 Rd:2 ALU:1 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:1} Operand:1 Result:9 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=WriteBack
<nil> TRC pkg/cpu/memory.go:52 > No current instruction to process, returning early Stage=Memory
<nil> TRC pkg/cpu/execute.go:258 > No current instruction to process, returning early Stage=Execute
<nil> TRC pkg/cpu/decode.go:69 > Decoded instruction: &{rawInstruction:7201 BaseInstruction:{OpType:0 Rd:2 ALU:14 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:0} Operand:0 Result:0 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:false}
 Stage=Decode
<nil> TRC pkg/cpu/decode.go:155 > Decoded filled instruction: &{rawInstruction:7201 BaseInstruction:{OpType:0 Rd:2 ALU:14 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:0} Operand:0 Result:9 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=Decode
<nil> TRC pkg/cpu/fetch.go:44 > Currently have an instruction &{rawInstruction:621 BaseInstruction:{OpType:0 Rd:0 ALU:0 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:0} Operand:0 Result:0 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:false}, skipping fetch Stage=Fetch
<nil> TRC pkg/cpu/pipeline.go:67 > canFetch: true

<nil> TRC pkg/cpu/fetch.go:83 > Advancing to next stage with instruction: 0x0000026d Stage=Fetch
<nil> TRC pkg/cpu/decode.go:170 > Advancing to next stage with instruction: &{rawInstruction:7201 BaseInstruction:{OpType:0 Rd:2 ALU:14 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:0} Operand:0 Result:9 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=Decode
<nil> TRC pkg/cpu/execute.go:292 > Advancing to next stage with instruction: <nil>
 Stage=Execute
<nil> TRC pkg/cpu/memory.go:118 > Advancing to next stage with instruction: <nil>
 Stage=Memory
<nil> TRC pkg/cpu/writeback.go:88 > Got with instruction: <nil>
 Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:39 > No current instruction to process, returning early Stage=WriteBack
<nil> TRC pkg/cpu/memory.go:52 > No current instruction to process, returning early Stage=Memory
<nil> TRC pkg/cpu/execute.go:103 > ALURI operation result: 9 Stage=Execute
<nil> TRC pkg/cpu/decode.go:69 > Decoded instruction: &{rawInstruction:621 BaseInstruction:{OpType:3 Rd:0 ALU:0 Rs:0 RMem:6 CtrlFlag:1 CtrlMode:0 MemMode:0 Imm:0} Operand:0 Result:0 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:false}
 Stage=Decode
<nil> TRC pkg/cpu/decode.go:155 > Decoded filled instruction: &{rawInstruction:621 BaseInstruction:{OpType:3 Rd:0 ALU:0 Rs:0 RMem:6 CtrlFlag:1 CtrlMode:0 MemMode:0 Imm:0} Operand:0 Result:0 RDestAux:0 DestMemAddr:9 BranchTaken:false WriteBack:true}
 Stage=Decode
<nil> TRC pkg/cpu/fetch.go:51 > Fetch failed: WAIT_NEXT_LEVEL Stage=Fetch
<nil> TRC pkg/cpu/pipeline.go:67 > canFetch: true

<nil> TRC pkg/cpu/fetch.go:78 > No instruction fetched, cannot advance Stage=Fetch
<nil> TRC pkg/cpu/decode.go:162 > previous stage Fetch is stalled Stage=Decode
<nil> TRC pkg/cpu/decode.go:170 > Advancing to next stage with instruction: &{rawInstruction:621 BaseInstruction:{OpType:3 Rd:0 ALU:0 Rs:0 RMem:6 CtrlFlag:1 CtrlMode:0 MemMode:0 Imm:0} Operand:0 Result:0 RDestAux:0 DestMemAddr:9 BranchTaken:false WriteBack:true}
 Stage=Decode
<nil> TRC pkg/cpu/execute.go:292 > Advancing to next stage with instruction: &{rawInstruction:7201 BaseInstruction:{OpType:0 Rd:2 ALU:14 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:0} Operand:0 Result:9 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:false}
 Stage=Execute
<nil> TRC pkg/cpu/memory.go:118 > Advancing to next stage with instruction: <nil>
 Stage=Memory
<nil> TRC pkg/cpu/writeback.go:88 > Got with instruction: <nil>
 Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:39 > No current instruction to process, returning early Stage=WriteBack
<nil> TRC pkg/cpu/memory.go:56 > Current instruction is not a load/store type, skipping memory stage execution &{rawInstruction:7201 BaseInstruction:{OpType:0 Rd:2 ALU:14 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:0} Operand:0 Result:9 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:false}
 Stage=Memory
<nil> TRC pkg/cpu/execute.go:168 > calculated memory address: 9 Stage=Execute
<nil> TRC pkg/cpu/decode.go:61 > No current instruction to process, returning early Stage=Decode
<nil> TRC pkg/cpu/fetch.go:51 > Fetch failed: WAIT_NEXT_LEVEL Stage=Fetch
<nil> TRC pkg/cpu/pipeline.go:67 > canFetch: true

<nil> TRC pkg/cpu/fetch.go:78 > No instruction fetched, cannot advance Stage=Fetch
<nil> TRC pkg/cpu/decode.go:162 > previous stage Fetch is stalled Stage=Decode
<nil> TRC pkg/cpu/decode.go:170 > Advancing to next stage with instruction: <nil>
 Stage=Decode
<nil> TRC pkg/cpu/execute.go:292 > Advancing to next stage with instruction: &{rawInstruction:621 BaseInstruction:{OpType:3 Rd:0 ALU:0 Rs:0 RMem:6 CtrlFlag:1 CtrlMode:0 MemMode:0 Imm:0} Operand:0 Result:0 RDestAux:0 DestMemAddr:9 BranchTaken:false WriteBack:true}
 Stage=Execute
<nil> TRC pkg/cpu/memory.go:118 > Advancing to next stage with instruction: &{rawInstruction:7201 BaseInstruction:{OpType:0 Rd:2 ALU:14 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:0} Operand:0 Result:9 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:false}
 Stage=Memory
<nil> TRC pkg/cpu/writeback.go:88 > Got with instruction: &{rawInstruction:7201 BaseInstruction:{OpType:0 Rd:2 ALU:14 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:0} Operand:0 Result:9 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:false}
 Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:43 > Processing instruction: &{rawInstruction:7201 BaseInstruction:{OpType:0 Rd:2 ALU:14 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:0} Operand:0 Result:9 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:false}
 Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:77 > No write-back required for this instruction Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:79 > Write back completed for instruction: &{rawInstruction:7201 BaseInstruction:{OpType:0 Rd:2 ALU:14 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:0} Operand:0 Result:9 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:false}
 Stage=WriteBack
<nil> TRC pkg/cpu/memory.go:56 > Current instruction is not a load/store type, skipping memory stage execution &{rawInstruction:621 BaseInstruction:{OpType:3 Rd:0 ALU:0 Rs:0 RMem:6 CtrlFlag:1 CtrlMode:0 MemMode:0 Imm:0} Operand:0 Result:0 RDestAux:0 DestMemAddr:9 BranchTaken:false WriteBack:true}
 Stage=Memory
<nil> TRC pkg/cpu/execute.go:258 > No current instruction to process, returning early Stage=Execute
<nil> TRC pkg/cpu/decode.go:61 > No current instruction to process, returning early Stage=Decode
<nil> TRC pkg/cpu/fetch.go:51 > Fetch failed: WAIT_NEXT_LEVEL Stage=Fetch
<nil> TRC pkg/cpu/pipeline.go:67 > canFetch: true

<nil> TRC pkg/cpu/fetch.go:78 > No instruction fetched, cannot advance Stage=Fetch
<nil> TRC pkg/cpu/decode.go:162 > previous stage Fetch is stalled Stage=Decode
<nil> TRC pkg/cpu/decode.go:170 > Advancing to next stage with instruction: <nil>
 Stage=Decode
<nil> TRC pkg/cpu/execute.go:292 > Advancing to next stage with instruction: <nil>
 Stage=Execute
<nil> TRC pkg/cpu/memory.go:118 > Advancing to next stage with instruction: &{rawInstruction:621 BaseInstruction:{OpType:3 Rd:0 ALU:0 Rs:0 RMem:6 CtrlFlag:1 CtrlMode:0 MemMode:0 Imm:0} Operand:0 Result:0 RDestAux:0 DestMemAddr:9 BranchTaken:false WriteBack:true}
 Stage=Memory
<nil> TRC pkg/cpu/writeback.go:88 > Got with instruction: &{rawInstruction:621 BaseInstruction:{OpType:3 Rd:0 ALU:0 Rs:0 RMem:6 CtrlFlag:1 CtrlMode:0 MemMode:0 Imm:0} Operand:0 Result:0 RDestAux:0 DestMemAddr:9 BranchTaken:false WriteBack:true}
 Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:43 > Processing instruction: &{rawInstruction:621 BaseInstruction:{OpType:3 Rd:0 ALU:0 Rs:0 RMem:6 CtrlFlag:1 CtrlMode:0 MemMode:0 Imm:0} Operand:0 Result:0 RDestAux:0 DestMemAddr:9 BranchTaken:false WriteBack:true}
 Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:50 > Control instruction detected Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:52 > Branch not taken, no write back to Program Counter required Stage=WriteBack
<nil> TRC pkg/cpu/memory.go:52 > No current instruction to process, returning early Stage=Memory
<nil> TRC pkg/cpu/execute.go:258 > No current instruction to process, returning early Stage=Execute
<nil> TRC pkg/cpu/decode.go:61 > No current instruction to process, returning early Stage=Decode
<nil> TRC pkg/cpu/fetch.go:56 > Fetched instruction: 0x0000005d
 Stage=Fetch
<nil> TRC pkg/cpu/fetch.go:61 > Increasing ProgramCounter to: 9 Stage=Fetch
<nil> TRC pkg/cpu/pipeline.go:67 > canFetch: true

<nil> TRC pkg/cpu/fetch.go:83 > Advancing to next stage with instruction: 0x0000005d Stage=Fetch
<nil> TRC pkg/cpu/decode.go:170 > Advancing to next stage with instruction: <nil>
 Stage=Decode
<nil> TRC pkg/cpu/execute.go:292 > Advancing to next stage with instruction: <nil>
 Stage=Execute
<nil> TRC pkg/cpu/memory.go:118 > Advancing to next stage with instruction: <nil>
 Stage=Memory
<nil> TRC pkg/cpu/writeback.go:88 > Got with instruction: <nil>
 Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:39 > No current instruction to process, returning early Stage=WriteBack
<nil> TRC pkg/cpu/memory.go:52 > No current instruction to process, returning early Stage=Memory
<nil> TRC pkg/cpu/execute.go:258 > No current instruction to process, returning early Stage=Execute
<nil> TRC pkg/cpu/decode.go:69 > Decoded instruction: &{rawInstruction:93 BaseInstruction:{OpType:3 Rd:0 ALU:0 Rs:0 RMem:5 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:0} Operand:0 Result:0 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:false}
 Stage=Decode
<nil> TRC pkg/cpu/decode.go:155 > Decoded filled instruction: &{rawInstruction:93 BaseInstruction:{OpType:3 Rd:0 ALU:0 Rs:0 RMem:5 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:0} Operand:0 Result:0 RDestAux:0 DestMemAddr:4 BranchTaken:false WriteBack:true}
 Stage=Decode
<nil> TRC pkg/cpu/fetch.go:56 > Fetched instruction: 0xbeef0a11
 Stage=Fetch
<nil> TRC pkg/cpu/fetch.go:61 > Increasing ProgramCounter to: 10 Stage=Fetch
<nil> TRC pkg/cpu/pipeline.go:67 > canFetch: true

<nil> TRC pkg/cpu/fetch.go:83 > Advancing to next stage with instruction: 0xbeef0a11 Stage=Fetch
<nil> TRC pkg/cpu/decode.go:170 > Advancing to next stage with instruction: &{rawInstruction:93 BaseInstruction:{OpType:3 Rd:0 ALU:0 Rs:0 RMem:5 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:0} Operand:0 Result:0 RDestAux:0 DestMemAddr:4 BranchTaken:false WriteBack:true}
 Stage=Decode
<nil> TRC pkg/cpu/execute.go:292 > Advancing to next stage with instruction: <nil>
 Stage=Execute
<nil> TRC pkg/cpu/memory.go:118 > Advancing to next stage with instruction: <nil>
 Stage=Memory
<nil> TRC pkg/cpu/writeback.go:88 > Got with instruction: <nil>
 Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:39 > No current instruction to process, returning early Stage=WriteBack
<nil> TRC pkg/cpu/memory.go:52 > No current instruction to process, returning early Stage=Memory
<nil> TRC pkg/cpu/execute.go:168 > calculated memory address: 4 Stage=Execute
<nil> TRC pkg/cpu/decode.go:69 > Decoded instruction: &{rawInstruction:3203336721 BaseInstruction:{OpType:0 Rd:1 ALU:5 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:-16657} Operand:0 Result:0 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:false}
 Stage=Decode
<nil> TRC pkg/cpu/decode.go:155 > Decoded filled instruction: &{rawInstruction:3203336721 BaseInstruction:{OpType:0 Rd:1 ALU:5 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:-16657} Operand:4294950639 Result:0 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=Decode
<nil> TRC pkg/cpu/fetch.go:56 > Fetched instruction: 0x00000419
 Stage=Fetch
<nil> TRC pkg/cpu/fetch.go:61 > Increasing ProgramCounter to: 11 Stage=Fetch
<nil> TRC pkg/cpu/pipeline.go:67 > canFetch: true

<nil> TRC pkg/cpu/fetch.go:83 > Advancing to next stage with instruction: 0x00000419 Stage=Fetch
<nil> TRC pkg/cpu/decode.go:170 > Advancing to next stage with instruction: &{rawInstruction:3203336721 BaseInstruction:{OpType:0 Rd:1 ALU:5 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:-16657} Operand:4294950639 Result:0 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=Decode
<nil> TRC pkg/cpu/execute.go:292 > Advancing to next stage with instruction: &{rawInstruction:93 BaseInstruction:{OpType:3 Rd:0 ALU:0 Rs:0 RMem:5 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:0} Operand:0 Result:0 RDestAux:0 DestMemAddr:4 BranchTaken:true WriteBack:true}
 Stage=Execute
<nil> TRC pkg/cpu/memory.go:118 > Advancing to next stage with instruction: <nil>
 Stage=Memory
<nil> TRC pkg/cpu/writeback.go:88 > Got with instruction: <nil>
 Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:39 > No current instruction to process, returning early Stage=WriteBack
<nil> TRC pkg/cpu/memory.go:56 > Current instruction is not a load/store type, skipping memory stage execution &{rawInstruction:93 BaseInstruction:{OpType:3 Rd:0 ALU:0 Rs:0 RMem:5 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:0} Operand:0 Result:0 RDestAux:0 DestMemAddr:4 BranchTaken:true WriteBack:true}
 Stage=Memory
<nil> TRC pkg/cpu/execute.go:103 > ALURI operation result: 4294950639 Stage=Execute
<nil> TRC pkg/cpu/decode.go:69 > Decoded instruction: &{rawInstruction:1049 BaseInstruction:{OpType:2 Rd:1 ALU:0 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:2 Imm:0} Operand:0 Result:0 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:false}
 Stage=Decode
<nil> TRC pkg/cpu/decode.go:155 > Decoded filled instruction: &{rawInstruction:1049 BaseInstruction:{OpType:2 Rd:1 ALU:0 Rs:0 RMem:30 CtrlFlag:0 CtrlMode:0 MemMode:2 Imm:0} Operand:0 Result:0 RDestAux:0 DestMemAddr:20 BranchTaken:false WriteBack:false}
 Stage=Decode
<nil> TRC pkg/cpu/fetch.go:56 > Fetched instruction: 0x00000419
 Stage=Fetch
<nil> TRC pkg/cpu/fetch.go:61 > Increasing ProgramCounter to: 12 Stage=Fetch
<nil> TRC pkg/cpu/pipeline.go:67 > canFetch: true

<nil> TRC pkg/cpu/fetch.go:83 > Advancing to next stage with instruction: 0x00000419 Stage=Fetch
<nil> TRC pkg/cpu/decode.go:170 > Advancing to next stage with instruction: &{rawInstruction:1049 BaseInstruction:{OpType:2 Rd:1 ALU:0 Rs:0 RMem:30 CtrlFlag:0 CtrlMode:0 MemMode:2 Imm:0} Operand:0 Result:0 RDestAux:0 DestMemAddr:20 BranchTaken:false WriteBack:false}
 Stage=Decode
<nil> TRC pkg/cpu/execute.go:292 > Advancing to next stage with instruction: &{rawInstruction:3203336721 BaseInstruction:{OpType:0 Rd:1 ALU:5 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:-16657} Operand:4294950639 Result:4294950639 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=Execute
<nil> TRC pkg/cpu/memory.go:118 > Advancing to next stage with instruction: &{rawInstruction:93 BaseInstruction:{OpType:3 Rd:0 ALU:0 Rs:0 RMem:5 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:0} Operand:0 Result:0 RDestAux:0 DestMemAddr:4 BranchTaken:true WriteBack:true}
 Stage=Memory
<nil> TRC pkg/cpu/writeback.go:88 > Got with instruction: &{rawInstruction:93 BaseInstruction:{OpType:3 Rd:0 ALU:0 Rs:0 RMem:5 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:0} Operand:0 Result:0 RDestAux:0 DestMemAddr:4 BranchTaken:true WriteBack:true}
 Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:43 > Processing instruction: &{rawInstruction:93 BaseInstruction:{OpType:3 Rd:0 ALU:0 Rs:0 RMem:5 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:0} Operand:0 Result:0 RDestAux:0 DestMemAddr:4 BranchTaken:true WriteBack:true}
 Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:50 > Control instruction detected Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:59 > Writing to Program Counter directly from control instruction to 4
 Stage=WriteBack
<nil> TRC pkg/cpu/fetch.go:95 > Squashing instruction: <nil>
 Stage=Fetch
<nil> TRC pkg/cpu/decode.go:182 > Squashing instruction: &{rawInstruction:1049 BaseInstruction:{OpType:0 Rd:0 ALU:0 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:0} Operand:0 Result:0 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:false}
 Stage=Decode
<nil> TRC pkg/cpu/execute.go:304 > Squashing instruction: &{rawInstruction:1049 BaseInstruction:{OpType:2 Rd:1 ALU:0 Rs:0 RMem:30 CtrlFlag:0 CtrlMode:0 MemMode:2 Imm:0} Operand:0 Result:0 RDestAux:0 DestMemAddr:20 BranchTaken:false WriteBack:false}
 Stage=Execute
<nil> TRC pkg/cpu/memory.go:130 > Squashing instruction: &{rawInstruction:3203336721 BaseInstruction:{OpType:0 Rd:1 ALU:5 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:-16657} Operand:4294950639 Result:4294950639 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=Memory
<nil> TRC pkg/cpu/writeback.go:95 > Squashing instruction: &{rawInstruction:93 BaseInstruction:{OpType:3 Rd:0 ALU:0 Rs:0 RMem:5 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:0} Operand:0 Result:0 RDestAux:0 DestMemAddr:4 BranchTaken:true WriteBack:true}
 Stage=WriteBack
<nil> TRC pkg/cpu/memory.go:52 > No current instruction to process, returning early Stage=Memory
<nil> TRC pkg/cpu/execute.go:258 > No current instruction to process, returning early Stage=Execute
<nil> TRC pkg/cpu/decode.go:61 > No current instruction to process, returning early Stage=Decode
<nil> TRC pkg/cpu/fetch.go:56 > Fetched instruction: 0x00020041
 Stage=Fetch
<nil> TRC pkg/cpu/fetch.go:61 > Increasing ProgramCounter to: 5 Stage=Fetch
<nil> TRC pkg/cpu/pipeline.go:67 > canFetch: true

<nil> TRC pkg/cpu/fetch.go:83 > Advancing to next stage with instruction: 0x00020041 Stage=Fetch
<nil> TRC pkg/cpu/decode.go:170 > Advancing to next stage with instruction: <nil>
 Stage=Decode
<nil> TRC pkg/cpu/execute.go:292 > Advancing to next stage with instruction: <nil>
 Stage=Execute
<nil> TRC pkg/cpu/memory.go:118 > Advancing to next stage with instruction: <nil>
 Stage=Memory
<nil> TRC pkg/cpu/writeback.go:88 > Got with instruction: <nil>
 Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:39 > No current instruction to process, returning early Stage=WriteBack
<nil> TRC pkg/cpu/memory.go:52 > No current instruction to process, returning early Stage=Memory
<nil> TRC pkg/cpu/execute.go:258 > No current instruction to process, returning early Stage=Execute
<nil> TRC pkg/cpu/decode.go:69 > Decoded instruction: &{rawInstruction:131137 BaseInstruction:{OpType:0 Rd:4 ALU:0 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:2} Operand:0 Result:0 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:false}
 Stage=Decode
<nil> TRC pkg/cpu/decode.go:155 > Decoded filled instruction: &{rawInstruction:131137 BaseInstruction:{OpType:0 Rd:4 ALU:0 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:2} Operand:2 Result:2 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=Decode
<nil> TRC pkg/cpu/fetch.go:56 > Fetched instruction: 0x00010221
 Stage=Fetch
<nil> TRC pkg/cpu/fetch.go:61 > Increasing ProgramCounter to: 6 Stage=Fetch
<nil> TRC pkg/cpu/pipeline.go:67 > canFetch: true

<nil> TRC pkg/cpu/fetch.go:83 > Advancing to next stage with instruction: 0x00010221 Stage=Fetch
<nil> TRC pkg/cpu/decode.go:170 > Advancing to next stage with instruction: &{rawInstruction:131137 BaseInstruction:{OpType:0 Rd:4 ALU:0 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:2} Operand:2 Result:2 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=Decode
<nil> TRC pkg/cpu/execute.go:292 > Advancing to next stage with instruction: <nil>
 Stage=Execute
<nil> TRC pkg/cpu/memory.go:118 > Advancing to next stage with instruction: <nil>
 Stage=Memory
<nil> TRC pkg/cpu/writeback.go:88 > Got with instruction: <nil>
 Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:39 > No current instruction to process, returning early Stage=WriteBack
<nil> TRC pkg/cpu/memory.go:52 > No current instruction to process, returning early Stage=Memory
<nil> TRC pkg/cpu/execute.go:103 > ALURI operation result: 4 Stage=Execute
<nil> TRC pkg/cpu/decode.go:69 > Decoded instruction: &{rawInstruction:66081 BaseInstruction:{OpType:0 Rd:2 ALU:1 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:1} Operand:0 Result:0 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:false}
 Stage=Decode
<nil> TRC pkg/cpu/decode.go:155 > Decoded filled instruction: &{rawInstruction:66081 BaseInstruction:{OpType:0 Rd:2 ALU:1 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:1} Operand:1 Result:9 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=Decode
<nil> TRC pkg/cpu/fetch.go:56 > Fetched instruction: 0x00001c21
 Stage=Fetch
<nil> TRC pkg/cpu/fetch.go:61 > Increasing ProgramCounter to: 7 Stage=Fetch
<nil> TRC pkg/cpu/pipeline.go:67 > canFetch: true

<nil> TRC pkg/cpu/fetch.go:83 > Advancing to next stage with instruction: 0x00001c21 Stage=Fetch
<nil> TRC pkg/cpu/decode.go:170 > Advancing to next stage with instruction: &{rawInstruction:66081 BaseInstruction:{OpType:0 Rd:2 ALU:1 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:1} Operand:1 Result:9 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=Decode
<nil> TRC pkg/cpu/execute.go:292 > Advancing to next stage with instruction: &{rawInstruction:131137 BaseInstruction:{OpType:0 Rd:4 ALU:0 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:2} Operand:2 Result:4 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=Execute
<nil> TRC pkg/cpu/memory.go:118 > Advancing to next stage with instruction: <nil>
 Stage=Memory
<nil> TRC pkg/cpu/writeback.go:88 > Got with instruction: <nil>
 Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:39 > No current instruction to process, returning early Stage=WriteBack
<nil> TRC pkg/cpu/memory.go:56 > Current instruction is not a load/store type, skipping memory stage execution &{rawInstruction:131137 BaseInstruction:{OpType:0 Rd:4 ALU:0 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:2} Operand:2 Result:4 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=Memory
<nil> TRC pkg/cpu/execute.go:103 > ALURI operation result: 8 Stage=Execute
<nil> TRC pkg/cpu/decode.go:69 > Decoded instruction: &{rawInstruction:7201 BaseInstruction:{OpType:0 Rd:2 ALU:14 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:0} Operand:0 Result:0 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:false}
 Stage=Decode
<nil> TRC pkg/cpu/decode.go:75 > Failed to read register r2 -1 Stage=Decode
<nil> TRC pkg/cpu/fetch.go:56 > Fetched instruction: 0x0000026d
 Stage=Fetch
<nil> TRC pkg/cpu/fetch.go:61 > Increasing ProgramCounter to: 8 Stage=Fetch
<nil> TRC pkg/cpu/pipeline.go:67 > canFetch: true

<nil> TRC pkg/cpu/fetch.go:88 > Next stage cannot advance, stalling Stage=Fetch
<nil> TRC pkg/cpu/decode.go:165 > Decode is busy, cannot advance: 1 Stage=Decode
<nil> TRC pkg/cpu/execute.go:284 > previous stage Decode returned stall
 Stage=Execute
<nil> TRC pkg/cpu/execute.go:292 > Advancing to next stage with instruction: &{rawInstruction:66081 BaseInstruction:{OpType:0 Rd:2 ALU:1 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:1} Operand:1 Result:8 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=Execute
<nil> TRC pkg/cpu/memory.go:118 > Advancing to next stage with instruction: &{rawInstruction:131137 BaseInstruction:{OpType:0 Rd:4 ALU:0 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:2} Operand:2 Result:4 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=Memory
<nil> TRC pkg/cpu/writeback.go:88 > Got with instruction: &{rawInstruction:131137 BaseInstruction:{OpType:0 Rd:4 ALU:0 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:2} Operand:2 Result:4 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:43 > Processing instruction: &{rawInstruction:131137 BaseInstruction:{OpType:0 Rd:4 ALU:0 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:2} Operand:2 Result:4 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:65 > Writing back result: 4 to r4
 Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:67 > Unblocked register r4 for write back
 Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:75 > Written back to rdestaux: 0 0
 Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:79 > Write back completed for instruction: &{rawInstruction:131137 BaseInstruction:{OpType:0 Rd:4 ALU:0 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:2} Operand:2 Result:4 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=WriteBack
<nil> TRC pkg/cpu/memory.go:56 > Current instruction is not a load/store type, skipping memory stage execution &{rawInstruction:66081 BaseInstruction:{OpType:0 Rd:2 ALU:1 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:1} Operand:1 Result:8 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=Memory
<nil> TRC pkg/cpu/execute.go:258 > No current instruction to process, returning early Stage=Execute
<nil> TRC pkg/cpu/decode.go:69 > Decoded instruction: &{rawInstruction:7201 BaseInstruction:{OpType:0 Rd:2 ALU:14 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:0} Operand:0 Result:0 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:false}
 Stage=Decode
<nil> TRC pkg/cpu/decode.go:75 > Failed to read register r2 -1 Stage=Decode
<nil> TRC pkg/cpu/fetch.go:44 > Currently have an instruction &{rawInstruction:621 BaseInstruction:{OpType:0 Rd:0 ALU:0 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:0} Operand:0 Result:0 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:false}, skipping fetch Stage=Fetch
<nil> TRC pkg/cpu/pipeline.go:67 > canFetch: true

<nil> TRC pkg/cpu/fetch.go:88 > Next stage cannot advance, stalling Stage=Fetch
<nil> TRC pkg/cpu/decode.go:165 > Decode is busy, cannot advance: 1 Stage=Decode
<nil> TRC pkg/cpu/execute.go:284 > previous stage Decode returned stall
 Stage=Execute
<nil> TRC pkg/cpu/execute.go:292 > Advancing to next stage with instruction: <nil>
 Stage=Execute
<nil> TRC pkg/cpu/memory.go:118 > Advancing to next stage with instruction: &{rawInstruction:66081 BaseInstruction:{OpType:0 Rd:2 ALU:1 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:1} Operand:1 Result:8 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=Memory
<nil> TRC pkg/cpu/writeback.go:88 > Got with instruction: &{rawInstruction:66081 BaseInstruction:{OpType:0 Rd:2 ALU:1 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:1} Operand:1 Result:8 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:43 > Processing instruction: &{rawInstruction:66081 BaseInstruction:{OpType:0 Rd:2 ALU:1 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:1} Operand:1 Result:8 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:65 > Writing back result: 8 to r2
 Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:67 > Unblocked register r2 for write back
 Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:75 > Written back to rdestaux: 0 0
 Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:79 > Write back completed for instruction: &{rawInstruction:66081 BaseInstruction:{OpType:0 Rd:2 ALU:1 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:1} Operand:1 Result:8 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=WriteBack
<nil> TRC pkg/cpu/memory.go:52 > No current instruction to process, returning early Stage=Memory
<nil> TRC pkg/cpu/execute.go:258 > No current instruction to process, returning early Stage=Execute
<nil> TRC pkg/cpu/decode.go:69 > Decoded instruction: &{rawInstruction:7201 BaseInstruction:{OpType:0 Rd:2 ALU:14 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:0} Operand:0 Result:0 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:false}
 Stage=Decode
<nil> TRC pkg/cpu/decode.go:155 > Decoded filled instruction: &{rawInstruction:7201 BaseInstruction:{OpType:0 Rd:2 ALU:14 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:0} Operand:0 Result:8 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=Decode
<nil> TRC pkg/cpu/fetch.go:44 > Currently have an instruction &{rawInstruction:621 BaseInstruction:{OpType:0 Rd:0 ALU:0 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:0} Operand:0 Result:0 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:false}, skipping fetch Stage=Fetch
<nil> TRC pkg/cpu/pipeline.go:67 > canFetch: true

<nil> TRC pkg/cpu/fetch.go:83 > Advancing to next stage with instruction: 0x0000026d Stage=Fetch
<nil> TRC pkg/cpu/decode.go:170 > Advancing to next stage with instruction: &{rawInstruction:7201 BaseInstruction:{OpType:0 Rd:2 ALU:14 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:0} Operand:0 Result:8 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=Decode
<nil> TRC pkg/cpu/execute.go:292 > Advancing to next stage with instruction: <nil>
 Stage=Execute
<nil> TRC pkg/cpu/memory.go:118 > Advancing to next stage with instruction: <nil>
 Stage=Memory
<nil> TRC pkg/cpu/writeback.go:88 > Got with instruction: <nil>
 Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:39 > No current instruction to process, returning early Stage=WriteBack
<nil> TRC pkg/cpu/memory.go:52 > No current instruction to process, returning early Stage=Memory
<nil> TRC pkg/cpu/execute.go:103 > ALURI operation result: 8 Stage=Execute
<nil> TRC pkg/cpu/decode.go:69 > Decoded instruction: &{rawInstruction:621 BaseInstruction:{OpType:3 Rd:0 ALU:0 Rs:0 RMem:6 CtrlFlag:1 CtrlMode:0 MemMode:0 Imm:0} Operand:0 Result:0 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:false}
 Stage=Decode
<nil> TRC pkg/cpu/decode.go:155 > Decoded filled instruction: &{rawInstruction:621 BaseInstruction:{OpType:3 Rd:0 ALU:0 Rs:0 RMem:6 CtrlFlag:1 CtrlMode:0 MemMode:0 Imm:0} Operand:0 Result:0 RDestAux:0 DestMemAddr:9 BranchTaken:false WriteBack:true}
 Stage=Decode
<nil> TRC pkg/cpu/fetch.go:56 > Fetched instruction: 0x0000005d
 Stage=Fetch
<nil> TRC pkg/cpu/fetch.go:61 > Increasing ProgramCounter to: 9 Stage=Fetch
<nil> TRC pkg/cpu/pipeline.go:67 > canFetch: true

<nil> TRC pkg/cpu/fetch.go:83 > Advancing to next stage with instruction: 0x0000005d Stage=Fetch
<nil> TRC pkg/cpu/decode.go:170 > Advancing to next stage with instruction: &{rawInstruction:621 BaseInstruction:{OpType:3 Rd:0 ALU:0 Rs:0 RMem:6 CtrlFlag:1 CtrlMode:0 MemMode:0 Imm:0} Operand:0 Result:0 RDestAux:0 DestMemAddr:9 BranchTaken:false WriteBack:true}
 Stage=Decode
<nil> TRC pkg/cpu/execute.go:292 > Advancing to next stage with instruction: &{rawInstruction:7201 BaseInstruction:{OpType:0 Rd:2 ALU:14 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:0} Operand:0 Result:8 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:false}
 Stage=Execute
<nil> TRC pkg/cpu/memory.go:118 > Advancing to next stage with instruction: <nil>
 Stage=Memory
<nil> TRC pkg/cpu/writeback.go:88 > Got with instruction: <nil>
 Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:39 > No current instruction to process, returning early Stage=WriteBack
<nil> TRC pkg/cpu/memory.go:56 > Current instruction is not a load/store type, skipping memory stage execution &{rawInstruction:7201 BaseInstruction:{OpType:0 Rd:2 ALU:14 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:0} Operand:0 Result:8 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:false}
 Stage=Memory
<nil> TRC pkg/cpu/execute.go:168 > calculated memory address: 9 Stage=Execute
<nil> TRC pkg/cpu/decode.go:69 > Decoded instruction: &{rawInstruction:93 BaseInstruction:{OpType:3 Rd:0 ALU:0 Rs:0 RMem:5 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:0} Operand:0 Result:0 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:false}
 Stage=Decode
<nil> TRC pkg/cpu/decode.go:155 > Decoded filled instruction: &{rawInstruction:93 BaseInstruction:{OpType:3 Rd:0 ALU:0 Rs:0 RMem:5 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:0} Operand:0 Result:0 RDestAux:0 DestMemAddr:4 BranchTaken:false WriteBack:true}
 Stage=Decode
<nil> TRC pkg/cpu/fetch.go:56 > Fetched instruction: 0xbeef0a11
 Stage=Fetch
<nil> TRC pkg/cpu/fetch.go:61 > Increasing ProgramCounter to: 10 Stage=Fetch
<nil> TRC pkg/cpu/pipeline.go:67 > canFetch: true

<nil> TRC pkg/cpu/fetch.go:83 > Advancing to next stage with instruction: 0xbeef0a11 Stage=Fetch
<nil> TRC pkg/cpu/decode.go:170 > Advancing to next stage with instruction: &{rawInstruction:93 BaseInstruction:{OpType:3 Rd:0 ALU:0 Rs:0 RMem:5 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:0} Operand:0 Result:0 RDestAux:0 DestMemAddr:4 BranchTaken:false WriteBack:true}
 Stage=Decode
<nil> TRC pkg/cpu/execute.go:292 > Advancing to next stage with instruction: &{rawInstruction:621 BaseInstruction:{OpType:3 Rd:0 ALU:0 Rs:0 RMem:6 CtrlFlag:1 CtrlMode:0 MemMode:0 Imm:0} Operand:0 Result:0 RDestAux:0 DestMemAddr:9 BranchTaken:false WriteBack:true}
 Stage=Execute
<nil> TRC pkg/cpu/memory.go:118 > Advancing to next stage with instruction: &{rawInstruction:7201 BaseInstruction:{OpType:0 Rd:2 ALU:14 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:0} Operand:0 Result:8 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:false}
 Stage=Memory
<nil> TRC pkg/cpu/writeback.go:88 > Got with instruction: &{rawInstruction:7201 BaseInstruction:{OpType:0 Rd:2 ALU:14 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:0} Operand:0 Result:8 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:false}
 Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:43 > Processing instruction: &{rawInstruction:7201 BaseInstruction:{OpType:0 Rd:2 ALU:14 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:0} Operand:0 Result:8 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:false}
 Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:77 > No write-back required for this instruction Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:79 > Write back completed for instruction: &{rawInstruction:7201 BaseInstruction:{OpType:0 Rd:2 ALU:14 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:0} Operand:0 Result:8 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:false}
 Stage=WriteBack
<nil> TRC pkg/cpu/memory.go:56 > Current instruction is not a load/store type, skipping memory stage execution &{rawInstruction:621 BaseInstruction:{OpType:3 Rd:0 ALU:0 Rs:0 RMem:6 CtrlFlag:1 CtrlMode:0 MemMode:0 Imm:0} Operand:0 Result:0 RDestAux:0 DestMemAddr:9 BranchTaken:false WriteBack:true}
 Stage=Memory
<nil> TRC pkg/cpu/execute.go:168 > calculated memory address: 4 Stage=Execute
<nil> TRC pkg/cpu/decode.go:69 > Decoded instruction: &{rawInstruction:3203336721 BaseInstruction:{OpType:0 Rd:1 ALU:5 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:-16657} Operand:0 Result:0 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:false}
 Stage=Decode
<nil> TRC pkg/cpu/decode.go:155 > Decoded filled instruction: &{rawInstruction:3203336721 BaseInstruction:{OpType:0 Rd:1 ALU:5 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:-16657} Operand:4294950639 Result:0 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=Decode
<nil> TRC pkg/cpu/fetch.go:56 > Fetched instruction: 0x00000419
 Stage=Fetch
<nil> TRC pkg/cpu/fetch.go:61 > Increasing ProgramCounter to: 11 Stage=Fetch
<nil> TRC pkg/cpu/pipeline.go:67 > canFetch: true

<nil> TRC pkg/cpu/fetch.go:83 > Advancing to next stage with instruction: 0x00000419 Stage=Fetch
<nil> TRC pkg/cpu/decode.go:170 > Advancing to next stage with instruction: &{rawInstruction:3203336721 BaseInstruction:{OpType:0 Rd:1 ALU:5 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:-16657} Operand:4294950639 Result:0 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=Decode
<nil> TRC pkg/cpu/execute.go:292 > Advancing to next stage with instruction: &{rawInstruction:93 BaseInstruction:{OpType:3 Rd:0 ALU:0 Rs:0 RMem:5 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:0} Operand:0 Result:0 RDestAux:0 DestMemAddr:4 BranchTaken:true WriteBack:true}
 Stage=Execute
<nil> TRC pkg/cpu/memory.go:118 > Advancing to next stage with instruction: &{rawInstruction:621 BaseInstruction:{OpType:3 Rd:0 ALU:0 Rs:0 RMem:6 CtrlFlag:1 CtrlMode:0 MemMode:0 Imm:0} Operand:0 Result:0 RDestAux:0 DestMemAddr:9 BranchTaken:false WriteBack:true}
 Stage=Memory
<nil> TRC pkg/cpu/writeback.go:88 > Got with instruction: &{rawInstruction:621 BaseInstruction:{OpType:3 Rd:0 ALU:0 Rs:0 RMem:6 CtrlFlag:1 CtrlMode:0 MemMode:0 Imm:0} Operand:0 Result:0 RDestAux:0 DestMemAddr:9 BranchTaken:false WriteBack:true}
 Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:43 > Processing instruction: &{rawInstruction:621 BaseInstruction:{OpType:3 Rd:0 ALU:0 Rs:0 RMem:6 CtrlFlag:1 CtrlMode:0 MemMode:0 Imm:0} Operand:0 Result:0 RDestAux:0 DestMemAddr:9 BranchTaken:false WriteBack:true}
 Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:50 > Control instruction detected Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:52 > Branch not taken, no write back to Program Counter required Stage=WriteBack
<nil> TRC pkg/cpu/memory.go:56 > Current instruction is not a load/store type, skipping memory stage execution &{rawInstruction:93 BaseInstruction:{OpType:3 Rd:0 ALU:0 Rs:0 RMem:5 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:0} Operand:0 Result:0 RDestAux:0 DestMemAddr:4 BranchTaken:true WriteBack:true}
 Stage=Memory
<nil> TRC pkg/cpu/execute.go:103 > ALURI operation result: 4294950639 Stage=Execute
<nil> TRC pkg/cpu/decode.go:69 > Decoded instruction: &{rawInstruction:1049 BaseInstruction:{OpType:2 Rd:1 ALU:0 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:2 Imm:0} Operand:0 Result:0 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:false}
 Stage=Decode
<nil> TRC pkg/cpu/decode.go:155 > Decoded filled instruction: &{rawInstruction:1049 BaseInstruction:{OpType:2 Rd:1 ALU:0 Rs:0 RMem:30 CtrlFlag:0 CtrlMode:0 MemMode:2 Imm:0} Operand:0 Result:0 RDestAux:0 DestMemAddr:20 BranchTaken:false WriteBack:false}
 Stage=Decode
<nil> TRC pkg/cpu/fetch.go:56 > Fetched instruction: 0x00000419
 Stage=Fetch
<nil> TRC pkg/cpu/fetch.go:61 > Increasing ProgramCounter to: 12 Stage=Fetch
<nil> TRC pkg/cpu/pipeline.go:67 > canFetch: true

<nil> TRC pkg/cpu/fetch.go:83 > Advancing to next stage with instruction: 0x00000419 Stage=Fetch
<nil> TRC pkg/cpu/decode.go:170 > Advancing to next stage with instruction: &{rawInstruction:1049 BaseInstruction:{OpType:2 Rd:1 ALU:0 Rs:0 RMem:30 CtrlFlag:0 CtrlMode:0 MemMode:2 Imm:0} Operand:0 Result:0 RDestAux:0 DestMemAddr:20 BranchTaken:false WriteBack:false}
 Stage=Decode
<nil> TRC pkg/cpu/execute.go:292 > Advancing to next stage with instruction: &{rawInstruction:3203336721 BaseInstruction:{OpType:0 Rd:1 ALU:5 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:-16657} Operand:4294950639 Result:4294950639 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=Execute
<nil> TRC pkg/cpu/memory.go:118 > Advancing to next stage with instruction: &{rawInstruction:93 BaseInstruction:{OpType:3 Rd:0 ALU:0 Rs:0 RMem:5 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:0} Operand:0 Result:0 RDestAux:0 DestMemAddr:4 BranchTaken:true WriteBack:true}
 Stage=Memory
<nil> TRC pkg/cpu/writeback.go:88 > Got with instruction: &{rawInstruction:93 BaseInstruction:{OpType:3 Rd:0 ALU:0 Rs:0 RMem:5 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:0} Operand:0 Result:0 RDestAux:0 DestMemAddr:4 BranchTaken:true WriteBack:true}
 Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:43 > Processing instruction: &{rawInstruction:93 BaseInstruction:{OpType:3 Rd:0 ALU:0 Rs:0 RMem:5 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:0} Operand:0 Result:0 RDestAux:0 DestMemAddr:4 BranchTaken:true WriteBack:true}
 Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:50 > Control instruction detected Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:59 > Writing to Program Counter directly from control instruction to 4
 Stage=WriteBack
<nil> TRC pkg/cpu/fetch.go:95 > Squashing instruction: <nil>
 Stage=Fetch
<nil> TRC pkg/cpu/decode.go:182 > Squashing instruction: &{rawInstruction:1049 BaseInstruction:{OpType:0 Rd:0 ALU:0 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:0} Operand:0 Result:0 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:false}
 Stage=Decode
<nil> TRC pkg/cpu/execute.go:304 > Squashing instruction: &{rawInstruction:1049 BaseInstruction:{OpType:2 Rd:1 ALU:0 Rs:0 RMem:30 CtrlFlag:0 CtrlMode:0 MemMode:2 Imm:0} Operand:0 Result:0 RDestAux:0 DestMemAddr:20 BranchTaken:false WriteBack:false}
 Stage=Execute
<nil> TRC pkg/cpu/memory.go:130 > Squashing instruction: &{rawInstruction:3203336721 BaseInstruction:{OpType:0 Rd:1 ALU:5 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:-16657} Operand:4294950639 Result:4294950639 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=Memory
<nil> TRC pkg/cpu/writeback.go:95 > Squashing instruction: &{rawInstruction:93 BaseInstruction:{OpType:3 Rd:0 ALU:0 Rs:0 RMem:5 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:0} Operand:0 Result:0 RDestAux:0 DestMemAddr:4 BranchTaken:true WriteBack:true}
 Stage=WriteBack
<nil> TRC pkg/cpu/memory.go:52 > No current instruction to process, returning early Stage=Memory
<nil> TRC pkg/cpu/execute.go:258 > No current instruction to process, returning early Stage=Execute
<nil> TRC pkg/cpu/decode.go:61 > No current instruction to process, returning early Stage=Decode
<nil> TRC pkg/cpu/fetch.go:56 > Fetched instruction: 0x00020041
 Stage=Fetch
<nil> TRC pkg/cpu/fetch.go:61 > Increasing ProgramCounter to: 5 Stage=Fetch
<nil> TRC pkg/cpu/pipeline.go:67 > canFetch: true

<nil> TRC pkg/cpu/fetch.go:83 > Advancing to next stage with instruction: 0x00020041 Stage=Fetch
<nil> TRC pkg/cpu/decode.go:170 > Advancing to next stage with instruction: <nil>
 Stage=Decode
<nil> TRC pkg/cpu/execute.go:292 > Advancing to next stage with instruction: <nil>
 Stage=Execute
<nil> TRC pkg/cpu/memory.go:118 > Advancing to next stage with instruction: <nil>
 Stage=Memory
<nil> TRC pkg/cpu/writeback.go:88 > Got with instruction: <nil>
 Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:39 > No current instruction to process, returning early Stage=WriteBack
<nil> TRC pkg/cpu/memory.go:52 > No current instruction to process, returning early Stage=Memory
<nil> TRC pkg/cpu/execute.go:258 > No current instruction to process, returning early Stage=Execute
<nil> TRC pkg/cpu/decode.go:69 > Decoded instruction: &{rawInstruction:131137 BaseInstruction:{OpType:0 Rd:4 ALU:0 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:2} Operand:0 Result:0 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:false}
 Stage=Decode
<nil> TRC pkg/cpu/decode.go:155 > Decoded filled instruction: &{rawInstruction:131137 BaseInstruction:{OpType:0 Rd:4 ALU:0 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:2} Operand:2 Result:4 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=Decode
<nil> TRC pkg/cpu/fetch.go:56 > Fetched instruction: 0x00010221
 Stage=Fetch
<nil> TRC pkg/cpu/fetch.go:61 > Increasing ProgramCounter to: 6 Stage=Fetch
<nil> TRC pkg/cpu/pipeline.go:67 > canFetch: true

<nil> TRC pkg/cpu/fetch.go:83 > Advancing to next stage with instruction: 0x00010221 Stage=Fetch
<nil> TRC pkg/cpu/decode.go:170 > Advancing to next stage with instruction: &{rawInstruction:131137 BaseInstruction:{OpType:0 Rd:4 ALU:0 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:2} Operand:2 Result:4 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=Decode
<nil> TRC pkg/cpu/execute.go:292 > Advancing to next stage with instruction: <nil>
 Stage=Execute
<nil> TRC pkg/cpu/memory.go:118 > Advancing to next stage with instruction: <nil>
 Stage=Memory
<nil> TRC pkg/cpu/writeback.go:88 > Got with instruction: <nil>
 Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:39 > No current instruction to process, returning early Stage=WriteBack
<nil> TRC pkg/cpu/memory.go:52 > No current instruction to process, returning early Stage=Memory
<nil> TRC pkg/cpu/execute.go:103 > ALURI operation result: 6 Stage=Execute
<nil> TRC pkg/cpu/decode.go:69 > Decoded instruction: &{rawInstruction:66081 BaseInstruction:{OpType:0 Rd:2 ALU:1 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:1} Operand:0 Result:0 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:false}
 Stage=Decode
<nil> TRC pkg/cpu/decode.go:155 > Decoded filled instruction: &{rawInstruction:66081 BaseInstruction:{OpType:0 Rd:2 ALU:1 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:1} Operand:1 Result:8 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=Decode
<nil> TRC pkg/cpu/fetch.go:56 > Fetched instruction: 0x00001c21
 Stage=Fetch
<nil> TRC pkg/cpu/fetch.go:61 > Increasing ProgramCounter to: 7 Stage=Fetch
<nil> TRC pkg/cpu/pipeline.go:67 > canFetch: true

<nil> TRC pkg/cpu/fetch.go:83 > Advancing to next stage with instruction: 0x00001c21 Stage=Fetch
<nil> TRC pkg/cpu/decode.go:170 > Advancing to next stage with instruction: &{rawInstruction:66081 BaseInstruction:{OpType:0 Rd:2 ALU:1 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:1} Operand:1 Result:8 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=Decode
<nil> TRC pkg/cpu/execute.go:292 > Advancing to next stage with instruction: &{rawInstruction:131137 BaseInstruction:{OpType:0 Rd:4 ALU:0 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:2} Operand:2 Result:6 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=Execute
<nil> TRC pkg/cpu/memory.go:118 > Advancing to next stage with instruction: <nil>
 Stage=Memory
<nil> TRC pkg/cpu/writeback.go:88 > Got with instruction: <nil>
 Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:39 > No current instruction to process, returning early Stage=WriteBack
<nil> TRC pkg/cpu/memory.go:56 > Current instruction is not a load/store type, skipping memory stage execution &{rawInstruction:131137 BaseInstruction:{OpType:0 Rd:4 ALU:0 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:2} Operand:2 Result:6 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=Memory
<nil> TRC pkg/cpu/execute.go:103 > ALURI operation result: 7 Stage=Execute
<nil> TRC pkg/cpu/decode.go:69 > Decoded instruction: &{rawInstruction:7201 BaseInstruction:{OpType:0 Rd:2 ALU:14 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:0} Operand:0 Result:0 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:false}
 Stage=Decode
<nil> TRC pkg/cpu/decode.go:75 > Failed to read register r2 -1 Stage=Decode
<nil> TRC pkg/cpu/fetch.go:56 > Fetched instruction: 0x0000026d
 Stage=Fetch
<nil> TRC pkg/cpu/fetch.go:61 > Increasing ProgramCounter to: 8 Stage=Fetch
<nil> TRC pkg/cpu/pipeline.go:67 > canFetch: true

<nil> TRC pkg/cpu/fetch.go:88 > Next stage cannot advance, stalling Stage=Fetch
<nil> TRC pkg/cpu/decode.go:165 > Decode is busy, cannot advance: 1 Stage=Decode
<nil> TRC pkg/cpu/execute.go:284 > previous stage Decode returned stall
 Stage=Execute
<nil> TRC pkg/cpu/execute.go:292 > Advancing to next stage with instruction: &{rawInstruction:66081 BaseInstruction:{OpType:0 Rd:2 ALU:1 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:1} Operand:1 Result:7 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=Execute
<nil> TRC pkg/cpu/memory.go:118 > Advancing to next stage with instruction: &{rawInstruction:131137 BaseInstruction:{OpType:0 Rd:4 ALU:0 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:2} Operand:2 Result:6 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=Memory
<nil> TRC pkg/cpu/writeback.go:88 > Got with instruction: &{rawInstruction:131137 BaseInstruction:{OpType:0 Rd:4 ALU:0 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:2} Operand:2 Result:6 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:43 > Processing instruction: &{rawInstruction:131137 BaseInstruction:{OpType:0 Rd:4 ALU:0 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:2} Operand:2 Result:6 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:65 > Writing back result: 6 to r4
 Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:67 > Unblocked register r4 for write back
 Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:75 > Written back to rdestaux: 0 0
 Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:79 > Write back completed for instruction: &{rawInstruction:131137 BaseInstruction:{OpType:0 Rd:4 ALU:0 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:2} Operand:2 Result:6 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=WriteBack
<nil> TRC pkg/cpu/memory.go:56 > Current instruction is not a load/store type, skipping memory stage execution &{rawInstruction:66081 BaseInstruction:{OpType:0 Rd:2 ALU:1 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:1} Operand:1 Result:7 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=Memory
<nil> TRC pkg/cpu/execute.go:258 > No current instruction to process, returning early Stage=Execute
<nil> TRC pkg/cpu/decode.go:69 > Decoded instruction: &{rawInstruction:7201 BaseInstruction:{OpType:0 Rd:2 ALU:14 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:0} Operand:0 Result:0 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:false}
 Stage=Decode
<nil> TRC pkg/cpu/decode.go:75 > Failed to read register r2 -1 Stage=Decode
<nil> TRC pkg/cpu/fetch.go:44 > Currently have an instruction &{rawInstruction:621 BaseInstruction:{OpType:0 Rd:0 ALU:0 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:0} Operand:0 Result:0 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:false}, skipping fetch Stage=Fetch
<nil> TRC pkg/cpu/pipeline.go:67 > canFetch: true

<nil> TRC pkg/cpu/fetch.go:88 > Next stage cannot advance, stalling Stage=Fetch
<nil> TRC pkg/cpu/decode.go:165 > Decode is busy, cannot advance: 1 Stage=Decode
<nil> TRC pkg/cpu/execute.go:284 > previous stage Decode returned stall
 Stage=Execute
<nil> TRC pkg/cpu/execute.go:292 > Advancing to next stage with instruction: <nil>
 Stage=Execute
<nil> TRC pkg/cpu/memory.go:118 > Advancing to next stage with instruction: &{rawInstruction:66081 BaseInstruction:{OpType:0 Rd:2 ALU:1 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:1} Operand:1 Result:7 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=Memory
<nil> TRC pkg/cpu/writeback.go:88 > Got with instruction: &{rawInstruction:66081 BaseInstruction:{OpType:0 Rd:2 ALU:1 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:1} Operand:1 Result:7 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:43 > Processing instruction: &{rawInstruction:66081 BaseInstruction:{OpType:0 Rd:2 ALU:1 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:1} Operand:1 Result:7 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:65 > Writing back result: 7 to r2
 Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:67 > Unblocked register r2 for write back
 Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:75 > Written back to rdestaux: 0 0
 Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:79 > Write back completed for instruction: &{rawInstruction:66081 BaseInstruction:{OpType:0 Rd:2 ALU:1 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:1} Operand:1 Result:7 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=WriteBack
<nil> TRC pkg/cpu/memory.go:52 > No current instruction to process, returning early Stage=Memory
<nil> TRC pkg/cpu/execute.go:258 > No current instruction to process, returning early Stage=Execute
<nil> TRC pkg/cpu/decode.go:69 > Decoded instruction: &{rawInstruction:7201 BaseInstruction:{OpType:0 Rd:2 ALU:14 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:0} Operand:0 Result:0 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:false}
 Stage=Decode
<nil> TRC pkg/cpu/decode.go:155 > Decoded filled instruction: &{rawInstruction:7201 BaseInstruction:{OpType:0 Rd:2 ALU:14 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:0} Operand:0 Result:7 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=Decode
<nil> TRC pkg/cpu/fetch.go:44 > Currently have an instruction &{rawInstruction:621 BaseInstruction:{OpType:0 Rd:0 ALU:0 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:0} Operand:0 Result:0 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:false}, skipping fetch Stage=Fetch
<nil> TRC pkg/cpu/pipeline.go:67 > canFetch: true

<nil> TRC pkg/cpu/fetch.go:83 > Advancing to next stage with instruction: 0x0000026d Stage=Fetch
<nil> TRC pkg/cpu/decode.go:170 > Advancing to next stage with instruction: &{rawInstruction:7201 BaseInstruction:{OpType:0 Rd:2 ALU:14 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:0} Operand:0 Result:7 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=Decode
<nil> TRC pkg/cpu/execute.go:292 > Advancing to next stage with instruction: <nil>
 Stage=Execute
<nil> TRC pkg/cpu/memory.go:118 > Advancing to next stage with instruction: <nil>
 Stage=Memory
<nil> TRC pkg/cpu/writeback.go:88 > Got with instruction: <nil>
 Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:39 > No current instruction to process, returning early Stage=WriteBack
<nil> TRC pkg/cpu/memory.go:52 > No current instruction to process, returning early Stage=Memory
<nil> TRC pkg/cpu/execute.go:103 > ALURI operation result: 7 Stage=Execute
<nil> TRC pkg/cpu/decode.go:69 > Decoded instruction: &{rawInstruction:621 BaseInstruction:{OpType:3 Rd:0 ALU:0 Rs:0 RMem:6 CtrlFlag:1 CtrlMode:0 MemMode:0 Imm:0} Operand:0 Result:0 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:false}
 Stage=Decode
<nil> TRC pkg/cpu/decode.go:155 > Decoded filled instruction: &{rawInstruction:621 BaseInstruction:{OpType:3 Rd:0 ALU:0 Rs:0 RMem:6 CtrlFlag:1 CtrlMode:0 MemMode:0 Imm:0} Operand:0 Result:0 RDestAux:0 DestMemAddr:9 BranchTaken:false WriteBack:true}
 Stage=Decode
<nil> TRC pkg/cpu/fetch.go:56 > Fetched instruction: 0x0000005d
 Stage=Fetch
<nil> TRC pkg/cpu/fetch.go:61 > Increasing ProgramCounter to: 9 Stage=Fetch
<nil> TRC pkg/cpu/pipeline.go:67 > canFetch: true

<nil> TRC pkg/cpu/fetch.go:83 > Advancing to next stage with instruction: 0x0000005d Stage=Fetch
<nil> TRC pkg/cpu/decode.go:170 > Advancing to next stage with instruction: &{rawInstruction:621 BaseInstruction:{OpType:3 Rd:0 ALU:0 Rs:0 RMem:6 CtrlFlag:1 CtrlMode:0 MemMode:0 Imm:0} Operand:0 Result:0 RDestAux:0 DestMemAddr:9 BranchTaken:false WriteBack:true}
 Stage=Decode
<nil> TRC pkg/cpu/execute.go:292 > Advancing to next stage with instruction: &{rawInstruction:7201 BaseInstruction:{OpType:0 Rd:2 ALU:14 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:0} Operand:0 Result:7 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:false}
 Stage=Execute
<nil> TRC pkg/cpu/memory.go:118 > Advancing to next stage with instruction: <nil>
 Stage=Memory
<nil> TRC pkg/cpu/writeback.go:88 > Got with instruction: <nil>
 Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:39 > No current instruction to process, returning early Stage=WriteBack
<nil> TRC pkg/cpu/memory.go:56 > Current instruction is not a load/store type, skipping memory stage execution &{rawInstruction:7201 BaseInstruction:{OpType:0 Rd:2 ALU:14 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:0} Operand:0 Result:7 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:false}
 Stage=Memory
<nil> TRC pkg/cpu/execute.go:168 > calculated memory address: 9 Stage=Execute
<nil> TRC pkg/cpu/decode.go:69 > Decoded instruction: &{rawInstruction:93 BaseInstruction:{OpType:3 Rd:0 ALU:0 Rs:0 RMem:5 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:0} Operand:0 Result:0 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:false}
 Stage=Decode
<nil> TRC pkg/cpu/decode.go:155 > Decoded filled instruction: &{rawInstruction:93 BaseInstruction:{OpType:3 Rd:0 ALU:0 Rs:0 RMem:5 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:0} Operand:0 Result:0 RDestAux:0 DestMemAddr:4 BranchTaken:false WriteBack:true}
 Stage=Decode
<nil> TRC pkg/cpu/fetch.go:56 > Fetched instruction: 0xbeef0a11
 Stage=Fetch
<nil> TRC pkg/cpu/fetch.go:61 > Increasing ProgramCounter to: 10 Stage=Fetch
<nil> TRC pkg/cpu/pipeline.go:67 > canFetch: true

<nil> TRC pkg/cpu/fetch.go:83 > Advancing to next stage with instruction: 0xbeef0a11 Stage=Fetch
<nil> TRC pkg/cpu/decode.go:170 > Advancing to next stage with instruction: &{rawInstruction:93 BaseInstruction:{OpType:3 Rd:0 ALU:0 Rs:0 RMem:5 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:0} Operand:0 Result:0 RDestAux:0 DestMemAddr:4 BranchTaken:false WriteBack:true}
 Stage=Decode
<nil> TRC pkg/cpu/execute.go:292 > Advancing to next stage with instruction: &{rawInstruction:621 BaseInstruction:{OpType:3 Rd:0 ALU:0 Rs:0 RMem:6 CtrlFlag:1 CtrlMode:0 MemMode:0 Imm:0} Operand:0 Result:0 RDestAux:0 DestMemAddr:9 BranchTaken:false WriteBack:true}
 Stage=Execute
<nil> TRC pkg/cpu/memory.go:118 > Advancing to next stage with instruction: &{rawInstruction:7201 BaseInstruction:{OpType:0 Rd:2 ALU:14 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:0} Operand:0 Result:7 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:false}
 Stage=Memory
<nil> TRC pkg/cpu/writeback.go:88 > Got with instruction: &{rawInstruction:7201 BaseInstruction:{OpType:0 Rd:2 ALU:14 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:0} Operand:0 Result:7 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:false}
 Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:43 > Processing instruction: &{rawInstruction:7201 BaseInstruction:{OpType:0 Rd:2 ALU:14 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:0} Operand:0 Result:7 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:false}
 Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:77 > No write-back required for this instruction Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:79 > Write back completed for instruction: &{rawInstruction:7201 BaseInstruction:{OpType:0 Rd:2 ALU:14 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:0} Operand:0 Result:7 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:false}
 Stage=WriteBack
<nil> TRC pkg/cpu/memory.go:56 > Current instruction is not a load/store type, skipping memory stage execution &{rawInstruction:621 BaseInstruction:{OpType:3 Rd:0 ALU:0 Rs:0 RMem:6 CtrlFlag:1 CtrlMode:0 MemMode:0 Imm:0} Operand:0 Result:0 RDestAux:0 DestMemAddr:9 BranchTaken:false WriteBack:true}
 Stage=Memory
<nil> TRC pkg/cpu/execute.go:168 > calculated memory address: 4 Stage=Execute
<nil> TRC pkg/cpu/decode.go:69 > Decoded instruction: &{rawInstruction:3203336721 BaseInstruction:{OpType:0 Rd:1 ALU:5 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:-16657} Operand:0 Result:0 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:false}
 Stage=Decode
<nil> TRC pkg/cpu/decode.go:155 > Decoded filled instruction: &{rawInstruction:3203336721 BaseInstruction:{OpType:0 Rd:1 ALU:5 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:-16657} Operand:4294950639 Result:0 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=Decode
<nil> TRC pkg/cpu/fetch.go:56 > Fetched instruction: 0x00000419
 Stage=Fetch
<nil> TRC pkg/cpu/fetch.go:61 > Increasing ProgramCounter to: 11 Stage=Fetch
<nil> TRC pkg/cpu/pipeline.go:67 > canFetch: true

<nil> TRC pkg/cpu/fetch.go:83 > Advancing to next stage with instruction: 0x00000419 Stage=Fetch
<nil> TRC pkg/cpu/decode.go:170 > Advancing to next stage with instruction: &{rawInstruction:3203336721 BaseInstruction:{OpType:0 Rd:1 ALU:5 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:-16657} Operand:4294950639 Result:0 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=Decode
<nil> TRC pkg/cpu/execute.go:292 > Advancing to next stage with instruction: &{rawInstruction:93 BaseInstruction:{OpType:3 Rd:0 ALU:0 Rs:0 RMem:5 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:0} Operand:0 Result:0 RDestAux:0 DestMemAddr:4 BranchTaken:true WriteBack:true}
 Stage=Execute
<nil> TRC pkg/cpu/memory.go:118 > Advancing to next stage with instruction: &{rawInstruction:621 BaseInstruction:{OpType:3 Rd:0 ALU:0 Rs:0 RMem:6 CtrlFlag:1 CtrlMode:0 MemMode:0 Imm:0} Operand:0 Result:0 RDestAux:0 DestMemAddr:9 BranchTaken:false WriteBack:true}
 Stage=Memory
<nil> TRC pkg/cpu/writeback.go:88 > Got with instruction: &{rawInstruction:621 BaseInstruction:{OpType:3 Rd:0 ALU:0 Rs:0 RMem:6 CtrlFlag:1 CtrlMode:0 MemMode:0 Imm:0} Operand:0 Result:0 RDestAux:0 DestMemAddr:9 BranchTaken:false WriteBack:true}
 Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:43 > Processing instruction: &{rawInstruction:621 BaseInstruction:{OpType:3 Rd:0 ALU:0 Rs:0 RMem:6 CtrlFlag:1 CtrlMode:0 MemMode:0 Imm:0} Operand:0 Result:0 RDestAux:0 DestMemAddr:9 BranchTaken:false WriteBack:true}
 Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:50 > Control instruction detected Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:52 > Branch not taken, no write back to Program Counter required Stage=WriteBack
<nil> TRC pkg/cpu/memory.go:56 > Current instruction is not a load/store type, skipping memory stage execution &{rawInstruction:93 BaseInstruction:{OpType:3 Rd:0 ALU:0 Rs:0 RMem:5 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:0} Operand:0 Result:0 RDestAux:0 DestMemAddr:4 BranchTaken:true WriteBack:true}
 Stage=Memory
<nil> TRC pkg/cpu/execute.go:103 > ALURI operation result: 4294950639 Stage=Execute
<nil> TRC pkg/cpu/decode.go:69 > Decoded instruction: &{rawInstruction:1049 BaseInstruction:{OpType:2 Rd:1 ALU:0 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:2 Imm:0} Operand:0 Result:0 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:false}
 Stage=Decode
<nil> TRC pkg/cpu/decode.go:155 > Decoded filled instruction: &{rawInstruction:1049 BaseInstruction:{OpType:2 Rd:1 ALU:0 Rs:0 RMem:30 CtrlFlag:0 CtrlMode:0 MemMode:2 Imm:0} Operand:0 Result:0 RDestAux:0 DestMemAddr:20 BranchTaken:false WriteBack:false}
 Stage=Decode
<nil> TRC pkg/cpu/fetch.go:56 > Fetched instruction: 0x00000419
 Stage=Fetch
<nil> TRC pkg/cpu/fetch.go:61 > Increasing ProgramCounter to: 12 Stage=Fetch
<nil> TRC pkg/cpu/pipeline.go:67 > canFetch: true

<nil> TRC pkg/cpu/fetch.go:83 > Advancing to next stage with instruction: 0x00000419 Stage=Fetch
<nil> TRC pkg/cpu/decode.go:170 > Advancing to next stage with instruction: &{rawInstruction:1049 BaseInstruction:{OpType:2 Rd:1 ALU:0 Rs:0 RMem:30 CtrlFlag:0 CtrlMode:0 MemMode:2 Imm:0} Operand:0 Result:0 RDestAux:0 DestMemAddr:20 BranchTaken:false WriteBack:false}
 Stage=Decode
<nil> TRC pkg/cpu/execute.go:292 > Advancing to next stage with instruction: &{rawInstruction:3203336721 BaseInstruction:{OpType:0 Rd:1 ALU:5 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:-16657} Operand:4294950639 Result:4294950639 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=Execute
<nil> TRC pkg/cpu/memory.go:118 > Advancing to next stage with instruction: &{rawInstruction:93 BaseInstruction:{OpType:3 Rd:0 ALU:0 Rs:0 RMem:5 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:0} Operand:0 Result:0 RDestAux:0 DestMemAddr:4 BranchTaken:true WriteBack:true}
 Stage=Memory
<nil> TRC pkg/cpu/writeback.go:88 > Got with instruction: &{rawInstruction:93 BaseInstruction:{OpType:3 Rd:0 ALU:0 Rs:0 RMem:5 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:0} Operand:0 Result:0 RDestAux:0 DestMemAddr:4 BranchTaken:true WriteBack:true}
 Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:43 > Processing instruction: &{rawInstruction:93 BaseInstruction:{OpType:3 Rd:0 ALU:0 Rs:0 RMem:5 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:0} Operand:0 Result:0 RDestAux:0 DestMemAddr:4 BranchTaken:true WriteBack:true}
 Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:50 > Control instruction detected Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:59 > Writing to Program Counter directly from control instruction to 4
 Stage=WriteBack
<nil> TRC pkg/cpu/fetch.go:95 > Squashing instruction: <nil>
 Stage=Fetch
<nil> TRC pkg/cpu/decode.go:182 > Squashing instruction: &{rawInstruction:1049 BaseInstruction:{OpType:0 Rd:0 ALU:0 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:0} Operand:0 Result:0 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:false}
 Stage=Decode
<nil> TRC pkg/cpu/execute.go:304 > Squashing instruction: &{rawInstruction:1049 BaseInstruction:{OpType:2 Rd:1 ALU:0 Rs:0 RMem:30 CtrlFlag:0 CtrlMode:0 MemMode:2 Imm:0} Operand:0 Result:0 RDestAux:0 DestMemAddr:20 BranchTaken:false WriteBack:false}
 Stage=Execute
<nil> TRC pkg/cpu/memory.go:130 > Squashing instruction: &{rawInstruction:3203336721 BaseInstruction:{OpType:0 Rd:1 ALU:5 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:-16657} Operand:4294950639 Result:4294950639 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=Memory
<nil> TRC pkg/cpu/writeback.go:95 > Squashing instruction: &{rawInstruction:93 BaseInstruction:{OpType:3 Rd:0 ALU:0 Rs:0 RMem:5 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:0} Operand:0 Result:0 RDestAux:0 DestMemAddr:4 BranchTaken:true WriteBack:true}
 Stage=WriteBack
<nil> TRC pkg/cpu/memory.go:52 > No current instruction to process, returning early Stage=Memory
<nil> TRC pkg/cpu/execute.go:258 > No current instruction to process, returning early Stage=Execute
<nil> TRC pkg/cpu/decode.go:61 > No current instruction to process, returning early Stage=Decode
<nil> TRC pkg/cpu/fetch.go:56 > Fetched instruction: 0x00020041
 Stage=Fetch
<nil> TRC pkg/cpu/fetch.go:61 > Increasing ProgramCounter to: 5 Stage=Fetch
<nil> TRC pkg/cpu/pipeline.go:67 > canFetch: true

<nil> TRC pkg/cpu/fetch.go:83 > Advancing to next stage with instruction: 0x00020041 Stage=Fetch
<nil> TRC pkg/cpu/decode.go:170 > Advancing to next stage with instruction: <nil>
 Stage=Decode
<nil> TRC pkg/cpu/execute.go:292 > Advancing to next stage with instruction: <nil>
 Stage=Execute
<nil> TRC pkg/cpu/memory.go:118 > Advancing to next stage with instruction: <nil>
 Stage=Memory
<nil> TRC pkg/cpu/writeback.go:88 > Got with instruction: <nil>
 Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:39 > No current instruction to process, returning early Stage=WriteBack
<nil> TRC pkg/cpu/memory.go:52 > No current instruction to process, returning early Stage=Memory
<nil> TRC pkg/cpu/execute.go:258 > No current instruction to process, returning early Stage=Execute
<nil> TRC pkg/cpu/decode.go:69 > Decoded instruction: &{rawInstruction:131137 BaseInstruction:{OpType:0 Rd:4 ALU:0 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:2} Operand:0 Result:0 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:false}
 Stage=Decode
<nil> TRC pkg/cpu/decode.go:155 > Decoded filled instruction: &{rawInstruction:131137 BaseInstruction:{OpType:0 Rd:4 ALU:0 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:2} Operand:2 Result:6 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=Decode
<nil> TRC pkg/cpu/fetch.go:56 > Fetched instruction: 0x00010221
 Stage=Fetch
<nil> TRC pkg/cpu/fetch.go:61 > Increasing ProgramCounter to: 6 Stage=Fetch
<nil> TRC pkg/cpu/pipeline.go:67 > canFetch: true

<nil> TRC pkg/cpu/fetch.go:83 > Advancing to next stage with instruction: 0x00010221 Stage=Fetch
<nil> TRC pkg/cpu/decode.go:170 > Advancing to next stage with instruction: &{rawInstruction:131137 BaseInstruction:{OpType:0 Rd:4 ALU:0 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:2} Operand:2 Result:6 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=Decode
<nil> TRC pkg/cpu/execute.go:292 > Advancing to next stage with instruction: <nil>
 Stage=Execute
<nil> TRC pkg/cpu/memory.go:118 > Advancing to next stage with instruction: <nil>
 Stage=Memory
<nil> TRC pkg/cpu/writeback.go:88 > Got with instruction: <nil>
 Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:39 > No current instruction to process, returning early Stage=WriteBack
<nil> TRC pkg/cpu/memory.go:52 > No current instruction to process, returning early Stage=Memory
<nil> TRC pkg/cpu/execute.go:103 > ALURI operation result: 8 Stage=Execute
<nil> TRC pkg/cpu/decode.go:69 > Decoded instruction: &{rawInstruction:66081 BaseInstruction:{OpType:0 Rd:2 ALU:1 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:1} Operand:0 Result:0 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:false}
 Stage=Decode
<nil> TRC pkg/cpu/decode.go:155 > Decoded filled instruction: &{rawInstruction:66081 BaseInstruction:{OpType:0 Rd:2 ALU:1 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:1} Operand:1 Result:7 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=Decode
<nil> TRC pkg/cpu/fetch.go:56 > Fetched instruction: 0x00001c21
 Stage=Fetch
<nil> TRC pkg/cpu/fetch.go:61 > Increasing ProgramCounter to: 7 Stage=Fetch
<nil> TRC pkg/cpu/pipeline.go:67 > canFetch: true

<nil> TRC pkg/cpu/fetch.go:83 > Advancing to next stage with instruction: 0x00001c21 Stage=Fetch
<nil> TRC pkg/cpu/decode.go:170 > Advancing to next stage with instruction: &{rawInstruction:66081 BaseInstruction:{OpType:0 Rd:2 ALU:1 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:1} Operand:1 Result:7 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=Decode
<nil> TRC pkg/cpu/execute.go:292 > Advancing to next stage with instruction: &{rawInstruction:131137 BaseInstruction:{OpType:0 Rd:4 ALU:0 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:2} Operand:2 Result:8 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=Execute
<nil> TRC pkg/cpu/memory.go:118 > Advancing to next stage with instruction: <nil>
 Stage=Memory
<nil> TRC pkg/cpu/writeback.go:88 > Got with instruction: <nil>
 Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:39 > No current instruction to process, returning early Stage=WriteBack
<nil> TRC pkg/cpu/memory.go:56 > Current instruction is not a load/store type, skipping memory stage execution &{rawInstruction:131137 BaseInstruction:{OpType:0 Rd:4 ALU:0 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:2} Operand:2 Result:8 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=Memory
<nil> TRC pkg/cpu/execute.go:103 > ALURI operation result: 6 Stage=Execute
<nil> TRC pkg/cpu/decode.go:69 > Decoded instruction: &{rawInstruction:7201 BaseInstruction:{OpType:0 Rd:2 ALU:14 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:0} Operand:0 Result:0 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:false}
 Stage=Decode
<nil> TRC pkg/cpu/decode.go:75 > Failed to read register r2 -1 Stage=Decode
<nil> TRC pkg/cpu/fetch.go:56 > Fetched instruction: 0x0000026d
 Stage=Fetch
<nil> TRC pkg/cpu/fetch.go:61 > Increasing ProgramCounter to: 8 Stage=Fetch
<nil> TRC pkg/cpu/pipeline.go:67 > canFetch: true

<nil> TRC pkg/cpu/fetch.go:88 > Next stage cannot advance, stalling Stage=Fetch
<nil> TRC pkg/cpu/decode.go:165 > Decode is busy, cannot advance: 1 Stage=Decode
<nil> TRC pkg/cpu/execute.go:284 > previous stage Decode returned stall
 Stage=Execute
<nil> TRC pkg/cpu/execute.go:292 > Advancing to next stage with instruction: &{rawInstruction:66081 BaseInstruction:{OpType:0 Rd:2 ALU:1 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:1} Operand:1 Result:6 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=Execute
<nil> TRC pkg/cpu/memory.go:118 > Advancing to next stage with instruction: &{rawInstruction:131137 BaseInstruction:{OpType:0 Rd:4 ALU:0 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:2} Operand:2 Result:8 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=Memory
<nil> TRC pkg/cpu/writeback.go:88 > Got with instruction: &{rawInstruction:131137 BaseInstruction:{OpType:0 Rd:4 ALU:0 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:2} Operand:2 Result:8 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:43 > Processing instruction: &{rawInstruction:131137 BaseInstruction:{OpType:0 Rd:4 ALU:0 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:2} Operand:2 Result:8 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:65 > Writing back result: 8 to r4
 Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:67 > Unblocked register r4 for write back
 Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:75 > Written back to rdestaux: 0 0
 Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:79 > Write back completed for instruction: &{rawInstruction:131137 BaseInstruction:{OpType:0 Rd:4 ALU:0 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:2} Operand:2 Result:8 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=WriteBack
<nil> TRC pkg/cpu/memory.go:56 > Current instruction is not a load/store type, skipping memory stage execution &{rawInstruction:66081 BaseInstruction:{OpType:0 Rd:2 ALU:1 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:1} Operand:1 Result:6 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=Memory
<nil> TRC pkg/cpu/execute.go:258 > No current instruction to process, returning early Stage=Execute
<nil> TRC pkg/cpu/decode.go:69 > Decoded instruction: &{rawInstruction:7201 BaseInstruction:{OpType:0 Rd:2 ALU:14 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:0} Operand:0 Result:0 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:false}
 Stage=Decode
<nil> TRC pkg/cpu/decode.go:75 > Failed to read register r2 -1 Stage=Decode
<nil> TRC pkg/cpu/fetch.go:44 > Currently have an instruction &{rawInstruction:621 BaseInstruction:{OpType:0 Rd:0 ALU:0 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:0} Operand:0 Result:0 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:false}, skipping fetch Stage=Fetch
<nil> TRC pkg/cpu/pipeline.go:67 > canFetch: true

<nil> TRC pkg/cpu/fetch.go:88 > Next stage cannot advance, stalling Stage=Fetch
<nil> TRC pkg/cpu/decode.go:165 > Decode is busy, cannot advance: 1 Stage=Decode
<nil> TRC pkg/cpu/execute.go:284 > previous stage Decode returned stall
 Stage=Execute
<nil> TRC pkg/cpu/execute.go:292 > Advancing to next stage with instruction: <nil>
 Stage=Execute
<nil> TRC pkg/cpu/memory.go:118 > Advancing to next stage with instruction: &{rawInstruction:66081 BaseInstruction:{OpType:0 Rd:2 ALU:1 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:1} Operand:1 Result:6 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=Memory
<nil> TRC pkg/cpu/writeback.go:88 > Got with instruction: &{rawInstruction:66081 BaseInstruction:{OpType:0 Rd:2 ALU:1 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:1} Operand:1 Result:6 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:43 > Processing instruction: &{rawInstruction:66081 BaseInstruction:{OpType:0 Rd:2 ALU:1 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:1} Operand:1 Result:6 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:65 > Writing back result: 6 to r2
 Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:67 > Unblocked register r2 for write back
 Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:75 > Written back to rdestaux: 0 0
 Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:79 > Write back completed for instruction: &{rawInstruction:66081 BaseInstruction:{OpType:0 Rd:2 ALU:1 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:1} Operand:1 Result:6 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=WriteBack
<nil> TRC pkg/cpu/memory.go:52 > No current instruction to process, returning early Stage=Memory
<nil> TRC pkg/cpu/execute.go:258 > No current instruction to process, returning early Stage=Execute
<nil> TRC pkg/cpu/decode.go:69 > Decoded instruction: &{rawInstruction:7201 BaseInstruction:{OpType:0 Rd:2 ALU:14 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:0} Operand:0 Result:0 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:false}
 Stage=Decode
<nil> TRC pkg/cpu/decode.go:155 > Decoded filled instruction: &{rawInstruction:7201 BaseInstruction:{OpType:0 Rd:2 ALU:14 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:0} Operand:0 Result:6 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=Decode
<nil> TRC pkg/cpu/fetch.go:44 > Currently have an instruction &{rawInstruction:621 BaseInstruction:{OpType:0 Rd:0 ALU:0 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:0} Operand:0 Result:0 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:false}, skipping fetch Stage=Fetch
<nil> TRC pkg/cpu/pipeline.go:67 > canFetch: true

<nil> TRC pkg/cpu/fetch.go:83 > Advancing to next stage with instruction: 0x0000026d Stage=Fetch
<nil> TRC pkg/cpu/decode.go:170 > Advancing to next stage with instruction: &{rawInstruction:7201 BaseInstruction:{OpType:0 Rd:2 ALU:14 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:0} Operand:0 Result:6 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=Decode
<nil> TRC pkg/cpu/execute.go:292 > Advancing to next stage with instruction: <nil>
 Stage=Execute
<nil> TRC pkg/cpu/memory.go:118 > Advancing to next stage with instruction: <nil>
 Stage=Memory
<nil> TRC pkg/cpu/writeback.go:88 > Got with instruction: <nil>
 Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:39 > No current instruction to process, returning early Stage=WriteBack
<nil> TRC pkg/cpu/memory.go:52 > No current instruction to process, returning early Stage=Memory
<nil> TRC pkg/cpu/execute.go:103 > ALURI operation result: 6 Stage=Execute
<nil> TRC pkg/cpu/decode.go:69 > Decoded instruction: &{rawInstruction:621 BaseInstruction:{OpType:3 Rd:0 ALU:0 Rs:0 RMem:6 CtrlFlag:1 CtrlMode:0 MemMode:0 Imm:0} Operand:0 Result:0 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:false}
 Stage=Decode
<nil> TRC pkg/cpu/decode.go:155 > Decoded filled instruction: &{rawInstruction:621 BaseInstruction:{OpType:3 Rd:0 ALU:0 Rs:0 RMem:6 CtrlFlag:1 CtrlMode:0 MemMode:0 Imm:0} Operand:0 Result:0 RDestAux:0 DestMemAddr:9 BranchTaken:false WriteBack:true}
 Stage=Decode
<nil> TRC pkg/cpu/fetch.go:56 > Fetched instruction: 0x0000005d
 Stage=Fetch
<nil> TRC pkg/cpu/fetch.go:61 > Increasing ProgramCounter to: 9 Stage=Fetch
<nil> TRC pkg/cpu/pipeline.go:67 > canFetch: true

<nil> TRC pkg/cpu/fetch.go:83 > Advancing to next stage with instruction: 0x0000005d Stage=Fetch
<nil> TRC pkg/cpu/decode.go:170 > Advancing to next stage with instruction: &{rawInstruction:621 BaseInstruction:{OpType:3 Rd:0 ALU:0 Rs:0 RMem:6 CtrlFlag:1 CtrlMode:0 MemMode:0 Imm:0} Operand:0 Result:0 RDestAux:0 DestMemAddr:9 BranchTaken:false WriteBack:true}
 Stage=Decode
<nil> TRC pkg/cpu/execute.go:292 > Advancing to next stage with instruction: &{rawInstruction:7201 BaseInstruction:{OpType:0 Rd:2 ALU:14 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:0} Operand:0 Result:6 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:false}
 Stage=Execute
<nil> TRC pkg/cpu/memory.go:118 > Advancing to next stage with instruction: <nil>
 Stage=Memory
<nil> TRC pkg/cpu/writeback.go:88 > Got with instruction: <nil>
 Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:39 > No current instruction to process, returning early Stage=WriteBack
<nil> TRC pkg/cpu/memory.go:56 > Current instruction is not a load/store type, skipping memory stage execution &{rawInstruction:7201 BaseInstruction:{OpType:0 Rd:2 ALU:14 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:0} Operand:0 Result:6 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:false}
 Stage=Memory
<nil> TRC pkg/cpu/execute.go:168 > calculated memory address: 9 Stage=Execute
<nil> TRC pkg/cpu/decode.go:69 > Decoded instruction: &{rawInstruction:93 BaseInstruction:{OpType:3 Rd:0 ALU:0 Rs:0 RMem:5 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:0} Operand:0 Result:0 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:false}
 Stage=Decode
<nil> TRC pkg/cpu/decode.go:155 > Decoded filled instruction: &{rawInstruction:93 BaseInstruction:{OpType:3 Rd:0 ALU:0 Rs:0 RMem:5 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:0} Operand:0 Result:0 RDestAux:0 DestMemAddr:4 BranchTaken:false WriteBack:true}
 Stage=Decode
<nil> TRC pkg/cpu/fetch.go:56 > Fetched instruction: 0xbeef0a11
 Stage=Fetch
<nil> TRC pkg/cpu/fetch.go:61 > Increasing ProgramCounter to: 10 Stage=Fetch
<nil> TRC pkg/cpu/pipeline.go:67 > canFetch: true

<nil> TRC pkg/cpu/fetch.go:83 > Advancing to next stage with instruction: 0xbeef0a11 Stage=Fetch
<nil> TRC pkg/cpu/decode.go:170 > Advancing to next stage with instruction: &{rawInstruction:93 BaseInstruction:{OpType:3 Rd:0 ALU:0 Rs:0 RMem:5 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:0} Operand:0 Result:0 RDestAux:0 DestMemAddr:4 BranchTaken:false WriteBack:true}
 Stage=Decode
<nil> TRC pkg/cpu/execute.go:292 > Advancing to next stage with instruction: &{rawInstruction:621 BaseInstruction:{OpType:3 Rd:0 ALU:0 Rs:0 RMem:6 CtrlFlag:1 CtrlMode:0 MemMode:0 Imm:0} Operand:0 Result:0 RDestAux:0 DestMemAddr:9 BranchTaken:false WriteBack:true}
 Stage=Execute
<nil> TRC pkg/cpu/memory.go:118 > Advancing to next stage with instruction: &{rawInstruction:7201 BaseInstruction:{OpType:0 Rd:2 ALU:14 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:0} Operand:0 Result:6 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:false}
 Stage=Memory
<nil> TRC pkg/cpu/writeback.go:88 > Got with instruction: &{rawInstruction:7201 BaseInstruction:{OpType:0 Rd:2 ALU:14 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:0} Operand:0 Result:6 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:false}
 Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:43 > Processing instruction: &{rawInstruction:7201 BaseInstruction:{OpType:0 Rd:2 ALU:14 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:0} Operand:0 Result:6 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:false}
 Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:77 > No write-back required for this instruction Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:79 > Write back completed for instruction: &{rawInstruction:7201 BaseInstruction:{OpType:0 Rd:2 ALU:14 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:0} Operand:0 Result:6 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:false}
 Stage=WriteBack
<nil> TRC pkg/cpu/memory.go:56 > Current instruction is not a load/store type, skipping memory stage execution &{rawInstruction:621 BaseInstruction:{OpType:3 Rd:0 ALU:0 Rs:0 RMem:6 CtrlFlag:1 CtrlMode:0 MemMode:0 Imm:0} Operand:0 Result:0 RDestAux:0 DestMemAddr:9 BranchTaken:false WriteBack:true}
 Stage=Memory
<nil> TRC pkg/cpu/execute.go:168 > calculated memory address: 4 Stage=Execute
<nil> TRC pkg/cpu/decode.go:69 > Decoded instruction: &{rawInstruction:3203336721 BaseInstruction:{OpType:0 Rd:1 ALU:5 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:-16657} Operand:0 Result:0 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:false}
 Stage=Decode
<nil> TRC pkg/cpu/decode.go:155 > Decoded filled instruction: &{rawInstruction:3203336721 BaseInstruction:{OpType:0 Rd:1 ALU:5 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:-16657} Operand:4294950639 Result:0 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=Decode
<nil> TRC pkg/cpu/fetch.go:56 > Fetched instruction: 0x00000419
 Stage=Fetch
<nil> TRC pkg/cpu/fetch.go:61 > Increasing ProgramCounter to: 11 Stage=Fetch
<nil> TRC pkg/cpu/pipeline.go:67 > canFetch: true

<nil> TRC pkg/cpu/fetch.go:83 > Advancing to next stage with instruction: 0x00000419 Stage=Fetch
<nil> TRC pkg/cpu/decode.go:170 > Advancing to next stage with instruction: &{rawInstruction:3203336721 BaseInstruction:{OpType:0 Rd:1 ALU:5 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:-16657} Operand:4294950639 Result:0 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=Decode
<nil> TRC pkg/cpu/execute.go:292 > Advancing to next stage with instruction: &{rawInstruction:93 BaseInstruction:{OpType:3 Rd:0 ALU:0 Rs:0 RMem:5 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:0} Operand:0 Result:0 RDestAux:0 DestMemAddr:4 BranchTaken:true WriteBack:true}
 Stage=Execute
<nil> TRC pkg/cpu/memory.go:118 > Advancing to next stage with instruction: &{rawInstruction:621 BaseInstruction:{OpType:3 Rd:0 ALU:0 Rs:0 RMem:6 CtrlFlag:1 CtrlMode:0 MemMode:0 Imm:0} Operand:0 Result:0 RDestAux:0 DestMemAddr:9 BranchTaken:false WriteBack:true}
 Stage=Memory
<nil> TRC pkg/cpu/writeback.go:88 > Got with instruction: &{rawInstruction:621 BaseInstruction:{OpType:3 Rd:0 ALU:0 Rs:0 RMem:6 CtrlFlag:1 CtrlMode:0 MemMode:0 Imm:0} Operand:0 Result:0 RDestAux:0 DestMemAddr:9 BranchTaken:false WriteBack:true}
 Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:43 > Processing instruction: &{rawInstruction:621 BaseInstruction:{OpType:3 Rd:0 ALU:0 Rs:0 RMem:6 CtrlFlag:1 CtrlMode:0 MemMode:0 Imm:0} Operand:0 Result:0 RDestAux:0 DestMemAddr:9 BranchTaken:false WriteBack:true}
 Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:50 > Control instruction detected Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:52 > Branch not taken, no write back to Program Counter required Stage=WriteBack
<nil> TRC pkg/cpu/memory.go:56 > Current instruction is not a load/store type, skipping memory stage execution &{rawInstruction:93 BaseInstruction:{OpType:3 Rd:0 ALU:0 Rs:0 RMem:5 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:0} Operand:0 Result:0 RDestAux:0 DestMemAddr:4 BranchTaken:true WriteBack:true}
 Stage=Memory
<nil> TRC pkg/cpu/execute.go:103 > ALURI operation result: 4294950639 Stage=Execute
<nil> TRC pkg/cpu/decode.go:69 > Decoded instruction: &{rawInstruction:1049 BaseInstruction:{OpType:2 Rd:1 ALU:0 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:2 Imm:0} Operand:0 Result:0 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:false}
 Stage=Decode
<nil> TRC pkg/cpu/decode.go:155 > Decoded filled instruction: &{rawInstruction:1049 BaseInstruction:{OpType:2 Rd:1 ALU:0 Rs:0 RMem:30 CtrlFlag:0 CtrlMode:0 MemMode:2 Imm:0} Operand:0 Result:0 RDestAux:0 DestMemAddr:20 BranchTaken:false WriteBack:false}
 Stage=Decode
<nil> TRC pkg/cpu/fetch.go:56 > Fetched instruction: 0x00000419
 Stage=Fetch
<nil> TRC pkg/cpu/fetch.go:61 > Increasing ProgramCounter to: 12 Stage=Fetch
<nil> TRC pkg/cpu/pipeline.go:67 > canFetch: true

<nil> TRC pkg/cpu/fetch.go:83 > Advancing to next stage with instruction: 0x00000419 Stage=Fetch
<nil> TRC pkg/cpu/decode.go:170 > Advancing to next stage with instruction: &{rawInstruction:1049 BaseInstruction:{OpType:2 Rd:1 ALU:0 Rs:0 RMem:30 CtrlFlag:0 CtrlMode:0 MemMode:2 Imm:0} Operand:0 Result:0 RDestAux:0 DestMemAddr:20 BranchTaken:false WriteBack:false}
 Stage=Decode
<nil> TRC pkg/cpu/execute.go:292 > Advancing to next stage with instruction: &{rawInstruction:3203336721 BaseInstruction:{OpType:0 Rd:1 ALU:5 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:-16657} Operand:4294950639 Result:4294950639 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=Execute
<nil> TRC pkg/cpu/memory.go:118 > Advancing to next stage with instruction: &{rawInstruction:93 BaseInstruction:{OpType:3 Rd:0 ALU:0 Rs:0 RMem:5 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:0} Operand:0 Result:0 RDestAux:0 DestMemAddr:4 BranchTaken:true WriteBack:true}
 Stage=Memory
<nil> TRC pkg/cpu/writeback.go:88 > Got with instruction: &{rawInstruction:93 BaseInstruction:{OpType:3 Rd:0 ALU:0 Rs:0 RMem:5 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:0} Operand:0 Result:0 RDestAux:0 DestMemAddr:4 BranchTaken:true WriteBack:true}
 Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:43 > Processing instruction: &{rawInstruction:93 BaseInstruction:{OpType:3 Rd:0 ALU:0 Rs:0 RMem:5 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:0} Operand:0 Result:0 RDestAux:0 DestMemAddr:4 BranchTaken:true WriteBack:true}
 Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:50 > Control instruction detected Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:59 > Writing to Program Counter directly from control instruction to 4
 Stage=WriteBack
<nil> TRC pkg/cpu/fetch.go:95 > Squashing instruction: <nil>
 Stage=Fetch
<nil> TRC pkg/cpu/decode.go:182 > Squashing instruction: &{rawInstruction:1049 BaseInstruction:{OpType:0 Rd:0 ALU:0 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:0} Operand:0 Result:0 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:false}
 Stage=Decode
<nil> TRC pkg/cpu/execute.go:304 > Squashing instruction: &{rawInstruction:1049 BaseInstruction:{OpType:2 Rd:1 ALU:0 Rs:0 RMem:30 CtrlFlag:0 CtrlMode:0 MemMode:2 Imm:0} Operand:0 Result:0 RDestAux:0 DestMemAddr:20 BranchTaken:false WriteBack:false}
 Stage=Execute
<nil> TRC pkg/cpu/memory.go:130 > Squashing instruction: &{rawInstruction:3203336721 BaseInstruction:{OpType:0 Rd:1 ALU:5 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:-16657} Operand:4294950639 Result:4294950639 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=Memory
<nil> TRC pkg/cpu/writeback.go:95 > Squashing instruction: &{rawInstruction:93 BaseInstruction:{OpType:3 Rd:0 ALU:0 Rs:0 RMem:5 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:0} Operand:0 Result:0 RDestAux:0 DestMemAddr:4 BranchTaken:true WriteBack:true}
 Stage=WriteBack
<nil> TRC pkg/cpu/memory.go:52 > No current instruction to process, returning early Stage=Memory
<nil> TRC pkg/cpu/execute.go:258 > No current instruction to process, returning early Stage=Execute
<nil> TRC pkg/cpu/decode.go:61 > No current instruction to process, returning early Stage=Decode
<nil> TRC pkg/cpu/fetch.go:56 > Fetched instruction: 0x00020041
 Stage=Fetch
<nil> TRC pkg/cpu/fetch.go:61 > Increasing ProgramCounter to: 5 Stage=Fetch
<nil> TRC pkg/cpu/pipeline.go:67 > canFetch: true

<nil> TRC pkg/cpu/fetch.go:83 > Advancing to next stage with instruction: 0x00020041 Stage=Fetch
<nil> TRC pkg/cpu/decode.go:170 > Advancing to next stage with instruction: <nil>
 Stage=Decode
<nil> TRC pkg/cpu/execute.go:292 > Advancing to next stage with instruction: <nil>
 Stage=Execute
<nil> TRC pkg/cpu/memory.go:118 > Advancing to next stage with instruction: <nil>
 Stage=Memory
<nil> TRC pkg/cpu/writeback.go:88 > Got with instruction: <nil>
 Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:39 > No current instruction to process, returning early Stage=WriteBack
<nil> TRC pkg/cpu/memory.go:52 > No current instruction to process, returning early Stage=Memory
<nil> TRC pkg/cpu/execute.go:258 > No current instruction to process, returning early Stage=Execute
<nil> TRC pkg/cpu/decode.go:69 > Decoded instruction: &{rawInstruction:131137 BaseInstruction:{OpType:0 Rd:4 ALU:0 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:2} Operand:0 Result:0 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:false}
 Stage=Decode
<nil> TRC pkg/cpu/decode.go:155 > Decoded filled instruction: &{rawInstruction:131137 BaseInstruction:{OpType:0 Rd:4 ALU:0 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:2} Operand:2 Result:8 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=Decode
<nil> TRC pkg/cpu/fetch.go:56 > Fetched instruction: 0x00010221
 Stage=Fetch
<nil> TRC pkg/cpu/fetch.go:61 > Increasing ProgramCounter to: 6 Stage=Fetch
<nil> TRC pkg/cpu/pipeline.go:67 > canFetch: true

<nil> TRC pkg/cpu/fetch.go:83 > Advancing to next stage with instruction: 0x00010221 Stage=Fetch
<nil> TRC pkg/cpu/decode.go:170 > Advancing to next stage with instruction: &{rawInstruction:131137 BaseInstruction:{OpType:0 Rd:4 ALU:0 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:2} Operand:2 Result:8 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=Decode
<nil> TRC pkg/cpu/execute.go:292 > Advancing to next stage with instruction: <nil>
 Stage=Execute
<nil> TRC pkg/cpu/memory.go:118 > Advancing to next stage with instruction: <nil>
 Stage=Memory
<nil> TRC pkg/cpu/writeback.go:88 > Got with instruction: <nil>
 Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:39 > No current instruction to process, returning early Stage=WriteBack
<nil> TRC pkg/cpu/memory.go:52 > No current instruction to process, returning early Stage=Memory
<nil> TRC pkg/cpu/execute.go:103 > ALURI operation result: 10 Stage=Execute
<nil> TRC pkg/cpu/decode.go:69 > Decoded instruction: &{rawInstruction:66081 BaseInstruction:{OpType:0 Rd:2 ALU:1 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:1} Operand:0 Result:0 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:false}
 Stage=Decode
<nil> TRC pkg/cpu/decode.go:155 > Decoded filled instruction: &{rawInstruction:66081 BaseInstruction:{OpType:0 Rd:2 ALU:1 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:1} Operand:1 Result:6 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=Decode
<nil> TRC pkg/cpu/fetch.go:56 > Fetched instruction: 0x00001c21
 Stage=Fetch
<nil> TRC pkg/cpu/fetch.go:61 > Increasing ProgramCounter to: 7 Stage=Fetch
<nil> TRC pkg/cpu/pipeline.go:67 > canFetch: true

<nil> TRC pkg/cpu/fetch.go:83 > Advancing to next stage with instruction: 0x00001c21 Stage=Fetch
<nil> TRC pkg/cpu/decode.go:170 > Advancing to next stage with instruction: &{rawInstruction:66081 BaseInstruction:{OpType:0 Rd:2 ALU:1 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:1} Operand:1 Result:6 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=Decode
<nil> TRC pkg/cpu/execute.go:292 > Advancing to next stage with instruction: &{rawInstruction:131137 BaseInstruction:{OpType:0 Rd:4 ALU:0 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:2} Operand:2 Result:10 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=Execute
<nil> TRC pkg/cpu/memory.go:118 > Advancing to next stage with instruction: <nil>
 Stage=Memory
<nil> TRC pkg/cpu/writeback.go:88 > Got with instruction: <nil>
 Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:39 > No current instruction to process, returning early Stage=WriteBack
<nil> TRC pkg/cpu/memory.go:56 > Current instruction is not a load/store type, skipping memory stage execution &{rawInstruction:131137 BaseInstruction:{OpType:0 Rd:4 ALU:0 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:2} Operand:2 Result:10 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=Memory
<nil> TRC pkg/cpu/execute.go:103 > ALURI operation result: 5 Stage=Execute
<nil> TRC pkg/cpu/decode.go:69 > Decoded instruction: &{rawInstruction:7201 BaseInstruction:{OpType:0 Rd:2 ALU:14 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:0} Operand:0 Result:0 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:false}
 Stage=Decode
<nil> TRC pkg/cpu/decode.go:75 > Failed to read register r2 -1 Stage=Decode
<nil> TRC pkg/cpu/fetch.go:56 > Fetched instruction: 0x0000026d
 Stage=Fetch
<nil> TRC pkg/cpu/fetch.go:61 > Increasing ProgramCounter to: 8 Stage=Fetch
<nil> TRC pkg/cpu/pipeline.go:67 > canFetch: true

<nil> TRC pkg/cpu/fetch.go:88 > Next stage cannot advance, stalling Stage=Fetch
<nil> TRC pkg/cpu/decode.go:165 > Decode is busy, cannot advance: 1 Stage=Decode
<nil> TRC pkg/cpu/execute.go:284 > previous stage Decode returned stall
 Stage=Execute
<nil> TRC pkg/cpu/execute.go:292 > Advancing to next stage with instruction: &{rawInstruction:66081 BaseInstruction:{OpType:0 Rd:2 ALU:1 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:1} Operand:1 Result:5 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=Execute
<nil> TRC pkg/cpu/memory.go:118 > Advancing to next stage with instruction: &{rawInstruction:131137 BaseInstruction:{OpType:0 Rd:4 ALU:0 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:2} Operand:2 Result:10 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=Memory
<nil> TRC pkg/cpu/writeback.go:88 > Got with instruction: &{rawInstruction:131137 BaseInstruction:{OpType:0 Rd:4 ALU:0 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:2} Operand:2 Result:10 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:43 > Processing instruction: &{rawInstruction:131137 BaseInstruction:{OpType:0 Rd:4 ALU:0 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:2} Operand:2 Result:10 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:65 > Writing back result: 10 to r4
 Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:67 > Unblocked register r4 for write back
 Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:75 > Written back to rdestaux: 0 0
 Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:79 > Write back completed for instruction: &{rawInstruction:131137 BaseInstruction:{OpType:0 Rd:4 ALU:0 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:2} Operand:2 Result:10 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=WriteBack
<nil> TRC pkg/cpu/memory.go:56 > Current instruction is not a load/store type, skipping memory stage execution &{rawInstruction:66081 BaseInstruction:{OpType:0 Rd:2 ALU:1 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:1} Operand:1 Result:5 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=Memory
<nil> TRC pkg/cpu/execute.go:258 > No current instruction to process, returning early Stage=Execute
<nil> TRC pkg/cpu/decode.go:69 > Decoded instruction: &{rawInstruction:7201 BaseInstruction:{OpType:0 Rd:2 ALU:14 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:0} Operand:0 Result:0 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:false}
 Stage=Decode
<nil> TRC pkg/cpu/decode.go:75 > Failed to read register r2 -1 Stage=Decode
<nil> TRC pkg/cpu/fetch.go:44 > Currently have an instruction &{rawInstruction:621 BaseInstruction:{OpType:0 Rd:0 ALU:0 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:0} Operand:0 Result:0 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:false}, skipping fetch Stage=Fetch
<nil> TRC pkg/cpu/pipeline.go:67 > canFetch: true

<nil> TRC pkg/cpu/fetch.go:88 > Next stage cannot advance, stalling Stage=Fetch
<nil> TRC pkg/cpu/decode.go:165 > Decode is busy, cannot advance: 1 Stage=Decode
<nil> TRC pkg/cpu/execute.go:284 > previous stage Decode returned stall
 Stage=Execute
<nil> TRC pkg/cpu/execute.go:292 > Advancing to next stage with instruction: <nil>
 Stage=Execute
<nil> TRC pkg/cpu/memory.go:118 > Advancing to next stage with instruction: &{rawInstruction:66081 BaseInstruction:{OpType:0 Rd:2 ALU:1 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:1} Operand:1 Result:5 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=Memory
<nil> TRC pkg/cpu/writeback.go:88 > Got with instruction: &{rawInstruction:66081 BaseInstruction:{OpType:0 Rd:2 ALU:1 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:1} Operand:1 Result:5 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:43 > Processing instruction: &{rawInstruction:66081 BaseInstruction:{OpType:0 Rd:2 ALU:1 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:1} Operand:1 Result:5 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:65 > Writing back result: 5 to r2
 Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:67 > Unblocked register r2 for write back
 Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:75 > Written back to rdestaux: 0 0
 Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:79 > Write back completed for instruction: &{rawInstruction:66081 BaseInstruction:{OpType:0 Rd:2 ALU:1 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:1} Operand:1 Result:5 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=WriteBack
<nil> TRC pkg/cpu/memory.go:52 > No current instruction to process, returning early Stage=Memory
<nil> TRC pkg/cpu/execute.go:258 > No current instruction to process, returning early Stage=Execute
<nil> TRC pkg/cpu/decode.go:69 > Decoded instruction: &{rawInstruction:7201 BaseInstruction:{OpType:0 Rd:2 ALU:14 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:0} Operand:0 Result:0 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:false}
 Stage=Decode
<nil> TRC pkg/cpu/decode.go:155 > Decoded filled instruction: &{rawInstruction:7201 BaseInstruction:{OpType:0 Rd:2 ALU:14 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:0} Operand:0 Result:5 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=Decode
<nil> TRC pkg/cpu/fetch.go:44 > Currently have an instruction &{rawInstruction:621 BaseInstruction:{OpType:0 Rd:0 ALU:0 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:0} Operand:0 Result:0 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:false}, skipping fetch Stage=Fetch
<nil> TRC pkg/cpu/pipeline.go:67 > canFetch: true

<nil> TRC pkg/cpu/fetch.go:83 > Advancing to next stage with instruction: 0x0000026d Stage=Fetch
<nil> TRC pkg/cpu/decode.go:170 > Advancing to next stage with instruction: &{rawInstruction:7201 BaseInstruction:{OpType:0 Rd:2 ALU:14 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:0} Operand:0 Result:5 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=Decode
<nil> TRC pkg/cpu/execute.go:292 > Advancing to next stage with instruction: <nil>
 Stage=Execute
<nil> TRC pkg/cpu/memory.go:118 > Advancing to next stage with instruction: <nil>
 Stage=Memory
<nil> TRC pkg/cpu/writeback.go:88 > Got with instruction: <nil>
 Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:39 > No current instruction to process, returning early Stage=WriteBack
<nil> TRC pkg/cpu/memory.go:52 > No current instruction to process, returning early Stage=Memory
<nil> TRC pkg/cpu/execute.go:103 > ALURI operation result: 5 Stage=Execute
<nil> TRC pkg/cpu/decode.go:69 > Decoded instruction: &{rawInstruction:621 BaseInstruction:{OpType:3 Rd:0 ALU:0 Rs:0 RMem:6 CtrlFlag:1 CtrlMode:0 MemMode:0 Imm:0} Operand:0 Result:0 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:false}
 Stage=Decode
<nil> TRC pkg/cpu/decode.go:155 > Decoded filled instruction: &{rawInstruction:621 BaseInstruction:{OpType:3 Rd:0 ALU:0 Rs:0 RMem:6 CtrlFlag:1 CtrlMode:0 MemMode:0 Imm:0} Operand:0 Result:0 RDestAux:0 DestMemAddr:9 BranchTaken:false WriteBack:true}
 Stage=Decode
<nil> TRC pkg/cpu/fetch.go:56 > Fetched instruction: 0x0000005d
 Stage=Fetch
<nil> TRC pkg/cpu/fetch.go:61 > Increasing ProgramCounter to: 9 Stage=Fetch
<nil> TRC pkg/cpu/pipeline.go:67 > canFetch: true

<nil> TRC pkg/cpu/fetch.go:83 > Advancing to next stage with instruction: 0x0000005d Stage=Fetch
<nil> TRC pkg/cpu/decode.go:170 > Advancing to next stage with instruction: &{rawInstruction:621 BaseInstruction:{OpType:3 Rd:0 ALU:0 Rs:0 RMem:6 CtrlFlag:1 CtrlMode:0 MemMode:0 Imm:0} Operand:0 Result:0 RDestAux:0 DestMemAddr:9 BranchTaken:false WriteBack:true}
 Stage=Decode
<nil> TRC pkg/cpu/execute.go:292 > Advancing to next stage with instruction: &{rawInstruction:7201 BaseInstruction:{OpType:0 Rd:2 ALU:14 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:0} Operand:0 Result:5 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:false}
 Stage=Execute
<nil> TRC pkg/cpu/memory.go:118 > Advancing to next stage with instruction: <nil>
 Stage=Memory
<nil> TRC pkg/cpu/writeback.go:88 > Got with instruction: <nil>
 Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:39 > No current instruction to process, returning early Stage=WriteBack
<nil> TRC pkg/cpu/memory.go:56 > Current instruction is not a load/store type, skipping memory stage execution &{rawInstruction:7201 BaseInstruction:{OpType:0 Rd:2 ALU:14 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:0} Operand:0 Result:5 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:false}
 Stage=Memory
<nil> TRC pkg/cpu/execute.go:168 > calculated memory address: 9 Stage=Execute
<nil> TRC pkg/cpu/decode.go:69 > Decoded instruction: &{rawInstruction:93 BaseInstruction:{OpType:3 Rd:0 ALU:0 Rs:0 RMem:5 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:0} Operand:0 Result:0 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:false}
 Stage=Decode
<nil> TRC pkg/cpu/decode.go:155 > Decoded filled instruction: &{rawInstruction:93 BaseInstruction:{OpType:3 Rd:0 ALU:0 Rs:0 RMem:5 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:0} Operand:0 Result:0 RDestAux:0 DestMemAddr:4 BranchTaken:false WriteBack:true}
 Stage=Decode
<nil> TRC pkg/cpu/fetch.go:56 > Fetched instruction: 0xbeef0a11
 Stage=Fetch
<nil> TRC pkg/cpu/fetch.go:61 > Increasing ProgramCounter to: 10 Stage=Fetch
<nil> TRC pkg/cpu/pipeline.go:67 > canFetch: true

<nil> TRC pkg/cpu/fetch.go:83 > Advancing to next stage with instruction: 0xbeef0a11 Stage=Fetch
<nil> TRC pkg/cpu/decode.go:170 > Advancing to next stage with instruction: &{rawInstruction:93 BaseInstruction:{OpType:3 Rd:0 ALU:0 Rs:0 RMem:5 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:0} Operand:0 Result:0 RDestAux:0 DestMemAddr:4 BranchTaken:false WriteBack:true}
 Stage=Decode
<nil> TRC pkg/cpu/execute.go:292 > Advancing to next stage with instruction: &{rawInstruction:621 BaseInstruction:{OpType:3 Rd:0 ALU:0 Rs:0 RMem:6 CtrlFlag:1 CtrlMode:0 MemMode:0 Imm:0} Operand:0 Result:0 RDestAux:0 DestMemAddr:9 BranchTaken:false WriteBack:true}
 Stage=Execute
<nil> TRC pkg/cpu/memory.go:118 > Advancing to next stage with instruction: &{rawInstruction:7201 BaseInstruction:{OpType:0 Rd:2 ALU:14 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:0} Operand:0 Result:5 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:false}
 Stage=Memory
<nil> TRC pkg/cpu/writeback.go:88 > Got with instruction: &{rawInstruction:7201 BaseInstruction:{OpType:0 Rd:2 ALU:14 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:0} Operand:0 Result:5 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:false}
 Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:43 > Processing instruction: &{rawInstruction:7201 BaseInstruction:{OpType:0 Rd:2 ALU:14 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:0} Operand:0 Result:5 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:false}
 Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:77 > No write-back required for this instruction Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:79 > Write back completed for instruction: &{rawInstruction:7201 BaseInstruction:{OpType:0 Rd:2 ALU:14 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:0} Operand:0 Result:5 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:false}
 Stage=WriteBack
<nil> TRC pkg/cpu/memory.go:56 > Current instruction is not a load/store type, skipping memory stage execution &{rawInstruction:621 BaseInstruction:{OpType:3 Rd:0 ALU:0 Rs:0 RMem:6 CtrlFlag:1 CtrlMode:0 MemMode:0 Imm:0} Operand:0 Result:0 RDestAux:0 DestMemAddr:9 BranchTaken:false WriteBack:true}
 Stage=Memory
<nil> TRC pkg/cpu/execute.go:168 > calculated memory address: 4 Stage=Execute
<nil> TRC pkg/cpu/decode.go:69 > Decoded instruction: &{rawInstruction:3203336721 BaseInstruction:{OpType:0 Rd:1 ALU:5 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:-16657} Operand:0 Result:0 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:false}
 Stage=Decode
<nil> TRC pkg/cpu/decode.go:155 > Decoded filled instruction: &{rawInstruction:3203336721 BaseInstruction:{OpType:0 Rd:1 ALU:5 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:-16657} Operand:4294950639 Result:0 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=Decode
<nil> TRC pkg/cpu/fetch.go:56 > Fetched instruction: 0x00000419
 Stage=Fetch
<nil> TRC pkg/cpu/fetch.go:61 > Increasing ProgramCounter to: 11 Stage=Fetch
<nil> TRC pkg/cpu/pipeline.go:67 > canFetch: true

<nil> TRC pkg/cpu/fetch.go:83 > Advancing to next stage with instruction: 0x00000419 Stage=Fetch
<nil> TRC pkg/cpu/decode.go:170 > Advancing to next stage with instruction: &{rawInstruction:3203336721 BaseInstruction:{OpType:0 Rd:1 ALU:5 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:-16657} Operand:4294950639 Result:0 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=Decode
<nil> TRC pkg/cpu/execute.go:292 > Advancing to next stage with instruction: &{rawInstruction:93 BaseInstruction:{OpType:3 Rd:0 ALU:0 Rs:0 RMem:5 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:0} Operand:0 Result:0 RDestAux:0 DestMemAddr:4 BranchTaken:true WriteBack:true}
 Stage=Execute
<nil> TRC pkg/cpu/memory.go:118 > Advancing to next stage with instruction: &{rawInstruction:621 BaseInstruction:{OpType:3 Rd:0 ALU:0 Rs:0 RMem:6 CtrlFlag:1 CtrlMode:0 MemMode:0 Imm:0} Operand:0 Result:0 RDestAux:0 DestMemAddr:9 BranchTaken:false WriteBack:true}
 Stage=Memory
<nil> TRC pkg/cpu/writeback.go:88 > Got with instruction: &{rawInstruction:621 BaseInstruction:{OpType:3 Rd:0 ALU:0 Rs:0 RMem:6 CtrlFlag:1 CtrlMode:0 MemMode:0 Imm:0} Operand:0 Result:0 RDestAux:0 DestMemAddr:9 BranchTaken:false WriteBack:true}
 Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:43 > Processing instruction: &{rawInstruction:621 BaseInstruction:{OpType:3 Rd:0 ALU:0 Rs:0 RMem:6 CtrlFlag:1 CtrlMode:0 MemMode:0 Imm:0} Operand:0 Result:0 RDestAux:0 DestMemAddr:9 BranchTaken:false WriteBack:true}
 Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:50 > Control instruction detected Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:52 > Branch not taken, no write back to Program Counter required Stage=WriteBack
<nil> TRC pkg/cpu/memory.go:56 > Current instruction is not a load/store type, skipping memory stage execution &{rawInstruction:93 BaseInstruction:{OpType:3 Rd:0 ALU:0 Rs:0 RMem:5 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:0} Operand:0 Result:0 RDestAux:0 DestMemAddr:4 BranchTaken:true WriteBack:true}
 Stage=Memory
<nil> TRC pkg/cpu/execute.go:103 > ALURI operation result: 4294950639 Stage=Execute
<nil> TRC pkg/cpu/decode.go:69 > Decoded instruction: &{rawInstruction:1049 BaseInstruction:{OpType:2 Rd:1 ALU:0 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:2 Imm:0} Operand:0 Result:0 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:false}
 Stage=Decode
<nil> TRC pkg/cpu/decode.go:155 > Decoded filled instruction: &{rawInstruction:1049 BaseInstruction:{OpType:2 Rd:1 ALU:0 Rs:0 RMem:30 CtrlFlag:0 CtrlMode:0 MemMode:2 Imm:0} Operand:0 Result:0 RDestAux:0 DestMemAddr:20 BranchTaken:false WriteBack:false}
 Stage=Decode
<nil> TRC pkg/cpu/fetch.go:56 > Fetched instruction: 0x00000419
 Stage=Fetch
<nil> TRC pkg/cpu/fetch.go:61 > Increasing ProgramCounter to: 12 Stage=Fetch
<nil> TRC pkg/cpu/pipeline.go:67 > canFetch: true

<nil> TRC pkg/cpu/fetch.go:83 > Advancing to next stage with instruction: 0x00000419 Stage=Fetch
<nil> TRC pkg/cpu/decode.go:170 > Advancing to next stage with instruction: &{rawInstruction:1049 BaseInstruction:{OpType:2 Rd:1 ALU:0 Rs:0 RMem:30 CtrlFlag:0 CtrlMode:0 MemMode:2 Imm:0} Operand:0 Result:0 RDestAux:0 DestMemAddr:20 BranchTaken:false WriteBack:false}
 Stage=Decode
<nil> TRC pkg/cpu/execute.go:292 > Advancing to next stage with instruction: &{rawInstruction:3203336721 BaseInstruction:{OpType:0 Rd:1 ALU:5 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:-16657} Operand:4294950639 Result:4294950639 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=Execute
<nil> TRC pkg/cpu/memory.go:118 > Advancing to next stage with instruction: &{rawInstruction:93 BaseInstruction:{OpType:3 Rd:0 ALU:0 Rs:0 RMem:5 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:0} Operand:0 Result:0 RDestAux:0 DestMemAddr:4 BranchTaken:true WriteBack:true}
 Stage=Memory
<nil> TRC pkg/cpu/writeback.go:88 > Got with instruction: &{rawInstruction:93 BaseInstruction:{OpType:3 Rd:0 ALU:0 Rs:0 RMem:5 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:0} Operand:0 Result:0 RDestAux:0 DestMemAddr:4 BranchTaken:true WriteBack:true}
 Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:43 > Processing instruction: &{rawInstruction:93 BaseInstruction:{OpType:3 Rd:0 ALU:0 Rs:0 RMem:5 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:0} Operand:0 Result:0 RDestAux:0 DestMemAddr:4 BranchTaken:true WriteBack:true}
 Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:50 > Control instruction detected Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:59 > Writing to Program Counter directly from control instruction to 4
 Stage=WriteBack
<nil> TRC pkg/cpu/fetch.go:95 > Squashing instruction: <nil>
 Stage=Fetch
<nil> TRC pkg/cpu/decode.go:182 > Squashing instruction: &{rawInstruction:1049 BaseInstruction:{OpType:0 Rd:0 ALU:0 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:0} Operand:0 Result:0 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:false}
 Stage=Decode
<nil> TRC pkg/cpu/execute.go:304 > Squashing instruction: &{rawInstruction:1049 BaseInstruction:{OpType:2 Rd:1 ALU:0 Rs:0 RMem:30 CtrlFlag:0 CtrlMode:0 MemMode:2 Imm:0} Operand:0 Result:0 RDestAux:0 DestMemAddr:20 BranchTaken:false WriteBack:false}
 Stage=Execute
<nil> TRC pkg/cpu/memory.go:130 > Squashing instruction: &{rawInstruction:3203336721 BaseInstruction:{OpType:0 Rd:1 ALU:5 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:-16657} Operand:4294950639 Result:4294950639 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=Memory
<nil> TRC pkg/cpu/writeback.go:95 > Squashing instruction: &{rawInstruction:93 BaseInstruction:{OpType:3 Rd:0 ALU:0 Rs:0 RMem:5 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:0} Operand:0 Result:0 RDestAux:0 DestMemAddr:4 BranchTaken:true WriteBack:true}
 Stage=WriteBack
<nil> TRC pkg/cpu/memory.go:52 > No current instruction to process, returning early Stage=Memory
<nil> TRC pkg/cpu/execute.go:258 > No current instruction to process, returning early Stage=Execute
<nil> TRC pkg/cpu/decode.go:61 > No current instruction to process, returning early Stage=Decode
<nil> TRC pkg/cpu/fetch.go:56 > Fetched instruction: 0x00020041
 Stage=Fetch
<nil> TRC pkg/cpu/fetch.go:61 > Increasing ProgramCounter to: 5 Stage=Fetch
<nil> TRC pkg/cpu/pipeline.go:67 > canFetch: true

<nil> TRC pkg/cpu/fetch.go:83 > Advancing to next stage with instruction: 0x00020041 Stage=Fetch
<nil> TRC pkg/cpu/decode.go:170 > Advancing to next stage with instruction: <nil>
 Stage=Decode
<nil> TRC pkg/cpu/execute.go:292 > Advancing to next stage with instruction: <nil>
 Stage=Execute
<nil> TRC pkg/cpu/memory.go:118 > Advancing to next stage with instruction: <nil>
 Stage=Memory
<nil> TRC pkg/cpu/writeback.go:88 > Got with instruction: <nil>
 Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:39 > No current instruction to process, returning early Stage=WriteBack
<nil> TRC pkg/cpu/memory.go:52 > No current instruction to process, returning early Stage=Memory
<nil> TRC pkg/cpu/execute.go:258 > No current instruction to process, returning early Stage=Execute
<nil> TRC pkg/cpu/decode.go:69 > Decoded instruction: &{rawInstruction:131137 BaseInstruction:{OpType:0 Rd:4 ALU:0 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:2} Operand:0 Result:0 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:false}
 Stage=Decode
<nil> TRC pkg/cpu/decode.go:155 > Decoded filled instruction: &{rawInstruction:131137 BaseInstruction:{OpType:0 Rd:4 ALU:0 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:2} Operand:2 Result:10 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=Decode
<nil> TRC pkg/cpu/fetch.go:56 > Fetched instruction: 0x00010221
 Stage=Fetch
<nil> TRC pkg/cpu/fetch.go:61 > Increasing ProgramCounter to: 6 Stage=Fetch
<nil> TRC pkg/cpu/pipeline.go:67 > canFetch: true

<nil> TRC pkg/cpu/fetch.go:83 > Advancing to next stage with instruction: 0x00010221 Stage=Fetch
<nil> TRC pkg/cpu/decode.go:170 > Advancing to next stage with instruction: &{rawInstruction:131137 BaseInstruction:{OpType:0 Rd:4 ALU:0 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:2} Operand:2 Result:10 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=Decode
<nil> TRC pkg/cpu/execute.go:292 > Advancing to next stage with instruction: <nil>
 Stage=Execute
<nil> TRC pkg/cpu/memory.go:118 > Advancing to next stage with instruction: <nil>
 Stage=Memory
<nil> TRC pkg/cpu/writeback.go:88 > Got with instruction: <nil>
 Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:39 > No current instruction to process, returning early Stage=WriteBack
<nil> TRC pkg/cpu/memory.go:52 > No current instruction to process, returning early Stage=Memory
<nil> TRC pkg/cpu/execute.go:103 > ALURI operation result: 12 Stage=Execute
<nil> TRC pkg/cpu/decode.go:69 > Decoded instruction: &{rawInstruction:66081 BaseInstruction:{OpType:0 Rd:2 ALU:1 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:1} Operand:0 Result:0 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:false}
 Stage=Decode
<nil> TRC pkg/cpu/decode.go:155 > Decoded filled instruction: &{rawInstruction:66081 BaseInstruction:{OpType:0 Rd:2 ALU:1 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:1} Operand:1 Result:5 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=Decode
<nil> TRC pkg/cpu/fetch.go:56 > Fetched instruction: 0x00001c21
 Stage=Fetch
<nil> TRC pkg/cpu/fetch.go:61 > Increasing ProgramCounter to: 7 Stage=Fetch
<nil> TRC pkg/cpu/pipeline.go:67 > canFetch: true

<nil> TRC pkg/cpu/fetch.go:83 > Advancing to next stage with instruction: 0x00001c21 Stage=Fetch
<nil> TRC pkg/cpu/decode.go:170 > Advancing to next stage with instruction: &{rawInstruction:66081 BaseInstruction:{OpType:0 Rd:2 ALU:1 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:1} Operand:1 Result:5 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=Decode
<nil> TRC pkg/cpu/execute.go:292 > Advancing to next stage with instruction: &{rawInstruction:131137 BaseInstruction:{OpType:0 Rd:4 ALU:0 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:2} Operand:2 Result:12 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=Execute
<nil> TRC pkg/cpu/memory.go:118 > Advancing to next stage with instruction: <nil>
 Stage=Memory
<nil> TRC pkg/cpu/writeback.go:88 > Got with instruction: <nil>
 Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:39 > No current instruction to process, returning early Stage=WriteBack
<nil> TRC pkg/cpu/memory.go:56 > Current instruction is not a load/store type, skipping memory stage execution &{rawInstruction:131137 BaseInstruction:{OpType:0 Rd:4 ALU:0 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:2} Operand:2 Result:12 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=Memory
<nil> TRC pkg/cpu/execute.go:103 > ALURI operation result: 4 Stage=Execute
<nil> TRC pkg/cpu/decode.go:69 > Decoded instruction: &{rawInstruction:7201 BaseInstruction:{OpType:0 Rd:2 ALU:14 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:0} Operand:0 Result:0 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:false}
 Stage=Decode
<nil> TRC pkg/cpu/decode.go:75 > Failed to read register r2 -1 Stage=Decode
<nil> TRC pkg/cpu/fetch.go:56 > Fetched instruction: 0x0000026d
 Stage=Fetch
<nil> TRC pkg/cpu/fetch.go:61 > Increasing ProgramCounter to: 8 Stage=Fetch
<nil> TRC pkg/cpu/pipeline.go:67 > canFetch: true

<nil> TRC pkg/cpu/fetch.go:88 > Next stage cannot advance, stalling Stage=Fetch
<nil> TRC pkg/cpu/decode.go:165 > Decode is busy, cannot advance: 1 Stage=Decode
<nil> TRC pkg/cpu/execute.go:284 > previous stage Decode returned stall
 Stage=Execute
<nil> TRC pkg/cpu/execute.go:292 > Advancing to next stage with instruction: &{rawInstruction:66081 BaseInstruction:{OpType:0 Rd:2 ALU:1 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:1} Operand:1 Result:4 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=Execute
<nil> TRC pkg/cpu/memory.go:118 > Advancing to next stage with instruction: &{rawInstruction:131137 BaseInstruction:{OpType:0 Rd:4 ALU:0 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:2} Operand:2 Result:12 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=Memory
<nil> TRC pkg/cpu/writeback.go:88 > Got with instruction: &{rawInstruction:131137 BaseInstruction:{OpType:0 Rd:4 ALU:0 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:2} Operand:2 Result:12 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:43 > Processing instruction: &{rawInstruction:131137 BaseInstruction:{OpType:0 Rd:4 ALU:0 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:2} Operand:2 Result:12 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:65 > Writing back result: 12 to r4
 Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:67 > Unblocked register r4 for write back
 Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:75 > Written back to rdestaux: 0 0
 Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:79 > Write back completed for instruction: &{rawInstruction:131137 BaseInstruction:{OpType:0 Rd:4 ALU:0 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:2} Operand:2 Result:12 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=WriteBack
<nil> TRC pkg/cpu/memory.go:56 > Current instruction is not a load/store type, skipping memory stage execution &{rawInstruction:66081 BaseInstruction:{OpType:0 Rd:2 ALU:1 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:1} Operand:1 Result:4 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=Memory
<nil> TRC pkg/cpu/execute.go:258 > No current instruction to process, returning early Stage=Execute
<nil> TRC pkg/cpu/decode.go:69 > Decoded instruction: &{rawInstruction:7201 BaseInstruction:{OpType:0 Rd:2 ALU:14 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:0} Operand:0 Result:0 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:false}
 Stage=Decode
<nil> TRC pkg/cpu/decode.go:75 > Failed to read register r2 -1 Stage=Decode
<nil> TRC pkg/cpu/fetch.go:44 > Currently have an instruction &{rawInstruction:621 BaseInstruction:{OpType:0 Rd:0 ALU:0 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:0} Operand:0 Result:0 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:false}, skipping fetch Stage=Fetch
<nil> TRC pkg/cpu/pipeline.go:67 > canFetch: true

<nil> TRC pkg/cpu/fetch.go:88 > Next stage cannot advance, stalling Stage=Fetch
<nil> TRC pkg/cpu/decode.go:165 > Decode is busy, cannot advance: 1 Stage=Decode
<nil> TRC pkg/cpu/execute.go:284 > previous stage Decode returned stall
 Stage=Execute
<nil> TRC pkg/cpu/execute.go:292 > Advancing to next stage with instruction: <nil>
 Stage=Execute
<nil> TRC pkg/cpu/memory.go:118 > Advancing to next stage with instruction: &{rawInstruction:66081 BaseInstruction:{OpType:0 Rd:2 ALU:1 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:1} Operand:1 Result:4 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=Memory
<nil> TRC pkg/cpu/writeback.go:88 > Got with instruction: &{rawInstruction:66081 BaseInstruction:{OpType:0 Rd:2 ALU:1 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:1} Operand:1 Result:4 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:43 > Processing instruction: &{rawInstruction:66081 BaseInstruction:{OpType:0 Rd:2 ALU:1 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:1} Operand:1 Result:4 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:65 > Writing back result: 4 to r2
 Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:67 > Unblocked register r2 for write back
 Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:75 > Written back to rdestaux: 0 0
 Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:79 > Write back completed for instruction: &{rawInstruction:66081 BaseInstruction:{OpType:0 Rd:2 ALU:1 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:1} Operand:1 Result:4 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=WriteBack
<nil> TRC pkg/cpu/memory.go:52 > No current instruction to process, returning early Stage=Memory
<nil> TRC pkg/cpu/execute.go:258 > No current instruction to process, returning early Stage=Execute
<nil> TRC pkg/cpu/decode.go:69 > Decoded instruction: &{rawInstruction:7201 BaseInstruction:{OpType:0 Rd:2 ALU:14 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:0} Operand:0 Result:0 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:false}
 Stage=Decode
<nil> TRC pkg/cpu/decode.go:155 > Decoded filled instruction: &{rawInstruction:7201 BaseInstruction:{OpType:0 Rd:2 ALU:14 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:0} Operand:0 Result:4 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=Decode
<nil> TRC pkg/cpu/fetch.go:44 > Currently have an instruction &{rawInstruction:621 BaseInstruction:{OpType:0 Rd:0 ALU:0 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:0} Operand:0 Result:0 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:false}, skipping fetch Stage=Fetch
<nil> TRC pkg/cpu/pipeline.go:67 > canFetch: true

<nil> TRC pkg/cpu/fetch.go:83 > Advancing to next stage with instruction: 0x0000026d Stage=Fetch
<nil> TRC pkg/cpu/decode.go:170 > Advancing to next stage with instruction: &{rawInstruction:7201 BaseInstruction:{OpType:0 Rd:2 ALU:14 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:0} Operand:0 Result:4 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=Decode
<nil> TRC pkg/cpu/execute.go:292 > Advancing to next stage with instruction: <nil>
 Stage=Execute
<nil> TRC pkg/cpu/memory.go:118 > Advancing to next stage with instruction: <nil>
 Stage=Memory
<nil> TRC pkg/cpu/writeback.go:88 > Got with instruction: <nil>
 Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:39 > No current instruction to process, returning early Stage=WriteBack
<nil> TRC pkg/cpu/memory.go:52 > No current instruction to process, returning early Stage=Memory
<nil> TRC pkg/cpu/execute.go:103 > ALURI operation result: 4 Stage=Execute
<nil> TRC pkg/cpu/decode.go:69 > Decoded instruction: &{rawInstruction:621 BaseInstruction:{OpType:3 Rd:0 ALU:0 Rs:0 RMem:6 CtrlFlag:1 CtrlMode:0 MemMode:0 Imm:0} Operand:0 Result:0 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:false}
 Stage=Decode
<nil> TRC pkg/cpu/decode.go:155 > Decoded filled instruction: &{rawInstruction:621 BaseInstruction:{OpType:3 Rd:0 ALU:0 Rs:0 RMem:6 CtrlFlag:1 CtrlMode:0 MemMode:0 Imm:0} Operand:0 Result:0 RDestAux:0 DestMemAddr:9 BranchTaken:false WriteBack:true}
 Stage=Decode
<nil> TRC pkg/cpu/fetch.go:56 > Fetched instruction: 0x0000005d
 Stage=Fetch
<nil> TRC pkg/cpu/fetch.go:61 > Increasing ProgramCounter to: 9 Stage=Fetch
<nil> TRC pkg/cpu/pipeline.go:67 > canFetch: true

<nil> TRC pkg/cpu/fetch.go:83 > Advancing to next stage with instruction: 0x0000005d Stage=Fetch
<nil> TRC pkg/cpu/decode.go:170 > Advancing to next stage with instruction: &{rawInstruction:621 BaseInstruction:{OpType:3 Rd:0 ALU:0 Rs:0 RMem:6 CtrlFlag:1 CtrlMode:0 MemMode:0 Imm:0} Operand:0 Result:0 RDestAux:0 DestMemAddr:9 BranchTaken:false WriteBack:true}
 Stage=Decode
<nil> TRC pkg/cpu/execute.go:292 > Advancing to next stage with instruction: &{rawInstruction:7201 BaseInstruction:{OpType:0 Rd:2 ALU:14 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:0} Operand:0 Result:4 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:false}
 Stage=Execute
<nil> TRC pkg/cpu/memory.go:118 > Advancing to next stage with instruction: <nil>
 Stage=Memory
<nil> TRC pkg/cpu/writeback.go:88 > Got with instruction: <nil>
 Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:39 > No current instruction to process, returning early Stage=WriteBack
<nil> TRC pkg/cpu/memory.go:56 > Current instruction is not a load/store type, skipping memory stage execution &{rawInstruction:7201 BaseInstruction:{OpType:0 Rd:2 ALU:14 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:0} Operand:0 Result:4 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:false}
 Stage=Memory
<nil> TRC pkg/cpu/execute.go:168 > calculated memory address: 9 Stage=Execute
<nil> TRC pkg/cpu/decode.go:69 > Decoded instruction: &{rawInstruction:93 BaseInstruction:{OpType:3 Rd:0 ALU:0 Rs:0 RMem:5 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:0} Operand:0 Result:0 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:false}
 Stage=Decode
<nil> TRC pkg/cpu/decode.go:155 > Decoded filled instruction: &{rawInstruction:93 BaseInstruction:{OpType:3 Rd:0 ALU:0 Rs:0 RMem:5 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:0} Operand:0 Result:0 RDestAux:0 DestMemAddr:4 BranchTaken:false WriteBack:true}
 Stage=Decode
<nil> TRC pkg/cpu/fetch.go:56 > Fetched instruction: 0xbeef0a11
 Stage=Fetch
<nil> TRC pkg/cpu/fetch.go:61 > Increasing ProgramCounter to: 10 Stage=Fetch
<nil> TRC pkg/cpu/pipeline.go:67 > canFetch: true

<nil> TRC pkg/cpu/fetch.go:83 > Advancing to next stage with instruction: 0xbeef0a11 Stage=Fetch
<nil> TRC pkg/cpu/decode.go:170 > Advancing to next stage with instruction: &{rawInstruction:93 BaseInstruction:{OpType:3 Rd:0 ALU:0 Rs:0 RMem:5 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:0} Operand:0 Result:0 RDestAux:0 DestMemAddr:4 BranchTaken:false WriteBack:true}
 Stage=Decode
<nil> TRC pkg/cpu/execute.go:292 > Advancing to next stage with instruction: &{rawInstruction:621 BaseInstruction:{OpType:3 Rd:0 ALU:0 Rs:0 RMem:6 CtrlFlag:1 CtrlMode:0 MemMode:0 Imm:0} Operand:0 Result:0 RDestAux:0 DestMemAddr:9 BranchTaken:false WriteBack:true}
 Stage=Execute
<nil> TRC pkg/cpu/memory.go:118 > Advancing to next stage with instruction: &{rawInstruction:7201 BaseInstruction:{OpType:0 Rd:2 ALU:14 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:0} Operand:0 Result:4 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:false}
 Stage=Memory
<nil> TRC pkg/cpu/writeback.go:88 > Got with instruction: &{rawInstruction:7201 BaseInstruction:{OpType:0 Rd:2 ALU:14 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:0} Operand:0 Result:4 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:false}
 Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:43 > Processing instruction: &{rawInstruction:7201 BaseInstruction:{OpType:0 Rd:2 ALU:14 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:0} Operand:0 Result:4 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:false}
 Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:77 > No write-back required for this instruction Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:79 > Write back completed for instruction: &{rawInstruction:7201 BaseInstruction:{OpType:0 Rd:2 ALU:14 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:0} Operand:0 Result:4 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:false}
 Stage=WriteBack
<nil> TRC pkg/cpu/memory.go:56 > Current instruction is not a load/store type, skipping memory stage execution &{rawInstruction:621 BaseInstruction:{OpType:3 Rd:0 ALU:0 Rs:0 RMem:6 CtrlFlag:1 CtrlMode:0 MemMode:0 Imm:0} Operand:0 Result:0 RDestAux:0 DestMemAddr:9 BranchTaken:false WriteBack:true}
 Stage=Memory
<nil> TRC pkg/cpu/execute.go:168 > calculated memory address: 4 Stage=Execute
<nil> TRC pkg/cpu/decode.go:69 > Decoded instruction: &{rawInstruction:3203336721 BaseInstruction:{OpType:0 Rd:1 ALU:5 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:-16657} Operand:0 Result:0 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:false}
 Stage=Decode
<nil> TRC pkg/cpu/decode.go:155 > Decoded filled instruction: &{rawInstruction:3203336721 BaseInstruction:{OpType:0 Rd:1 ALU:5 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:-16657} Operand:4294950639 Result:0 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=Decode
<nil> TRC pkg/cpu/fetch.go:56 > Fetched instruction: 0x00000419
 Stage=Fetch
<nil> TRC pkg/cpu/fetch.go:61 > Increasing ProgramCounter to: 11 Stage=Fetch
<nil> TRC pkg/cpu/pipeline.go:67 > canFetch: true

<nil> TRC pkg/cpu/fetch.go:83 > Advancing to next stage with instruction: 0x00000419 Stage=Fetch
<nil> TRC pkg/cpu/decode.go:170 > Advancing to next stage with instruction: &{rawInstruction:3203336721 BaseInstruction:{OpType:0 Rd:1 ALU:5 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:-16657} Operand:4294950639 Result:0 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=Decode
<nil> TRC pkg/cpu/execute.go:292 > Advancing to next stage with instruction: &{rawInstruction:93 BaseInstruction:{OpType:3 Rd:0 ALU:0 Rs:0 RMem:5 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:0} Operand:0 Result:0 RDestAux:0 DestMemAddr:4 BranchTaken:true WriteBack:true}
 Stage=Execute
<nil> TRC pkg/cpu/memory.go:118 > Advancing to next stage with instruction: &{rawInstruction:621 BaseInstruction:{OpType:3 Rd:0 ALU:0 Rs:0 RMem:6 CtrlFlag:1 CtrlMode:0 MemMode:0 Imm:0} Operand:0 Result:0 RDestAux:0 DestMemAddr:9 BranchTaken:false WriteBack:true}
 Stage=Memory
<nil> TRC pkg/cpu/writeback.go:88 > Got with instruction: &{rawInstruction:621 BaseInstruction:{OpType:3 Rd:0 ALU:0 Rs:0 RMem:6 CtrlFlag:1 CtrlMode:0 MemMode:0 Imm:0} Operand:0 Result:0 RDestAux:0 DestMemAddr:9 BranchTaken:false WriteBack:true}
 Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:43 > Processing instruction: &{rawInstruction:621 BaseInstruction:{OpType:3 Rd:0 ALU:0 Rs:0 RMem:6 CtrlFlag:1 CtrlMode:0 MemMode:0 Imm:0} Operand:0 Result:0 RDestAux:0 DestMemAddr:9 BranchTaken:false WriteBack:true}
 Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:50 > Control instruction detected Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:52 > Branch not taken, no write back to Program Counter required Stage=WriteBack
<nil> TRC pkg/cpu/memory.go:56 > Current instruction is not a load/store type, skipping memory stage execution &{rawInstruction:93 BaseInstruction:{OpType:3 Rd:0 ALU:0 Rs:0 RMem:5 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:0} Operand:0 Result:0 RDestAux:0 DestMemAddr:4 BranchTaken:true WriteBack:true}
 Stage=Memory
<nil> TRC pkg/cpu/execute.go:103 > ALURI operation result: 4294950639 Stage=Execute
<nil> TRC pkg/cpu/decode.go:69 > Decoded instruction: &{rawInstruction:1049 BaseInstruction:{OpType:2 Rd:1 ALU:0 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:2 Imm:0} Operand:0 Result:0 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:false}
 Stage=Decode
<nil> TRC pkg/cpu/decode.go:155 > Decoded filled instruction: &{rawInstruction:1049 BaseInstruction:{OpType:2 Rd:1 ALU:0 Rs:0 RMem:30 CtrlFlag:0 CtrlMode:0 MemMode:2 Imm:0} Operand:0 Result:0 RDestAux:0 DestMemAddr:20 BranchTaken:false WriteBack:false}
 Stage=Decode
<nil> TRC pkg/cpu/fetch.go:56 > Fetched instruction: 0x00000419
 Stage=Fetch
<nil> TRC pkg/cpu/fetch.go:61 > Increasing ProgramCounter to: 12 Stage=Fetch
<nil> TRC pkg/cpu/pipeline.go:67 > canFetch: true

<nil> TRC pkg/cpu/fetch.go:83 > Advancing to next stage with instruction: 0x00000419 Stage=Fetch
<nil> TRC pkg/cpu/decode.go:170 > Advancing to next stage with instruction: &{rawInstruction:1049 BaseInstruction:{OpType:2 Rd:1 ALU:0 Rs:0 RMem:30 CtrlFlag:0 CtrlMode:0 MemMode:2 Imm:0} Operand:0 Result:0 RDestAux:0 DestMemAddr:20 BranchTaken:false WriteBack:false}
 Stage=Decode
<nil> TRC pkg/cpu/execute.go:292 > Advancing to next stage with instruction: &{rawInstruction:3203336721 BaseInstruction:{OpType:0 Rd:1 ALU:5 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:-16657} Operand:4294950639 Result:4294950639 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=Execute
<nil> TRC pkg/cpu/memory.go:118 > Advancing to next stage with instruction: &{rawInstruction:93 BaseInstruction:{OpType:3 Rd:0 ALU:0 Rs:0 RMem:5 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:0} Operand:0 Result:0 RDestAux:0 DestMemAddr:4 BranchTaken:true WriteBack:true}
 Stage=Memory
<nil> TRC pkg/cpu/writeback.go:88 > Got with instruction: &{rawInstruction:93 BaseInstruction:{OpType:3 Rd:0 ALU:0 Rs:0 RMem:5 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:0} Operand:0 Result:0 RDestAux:0 DestMemAddr:4 BranchTaken:true WriteBack:true}
 Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:43 > Processing instruction: &{rawInstruction:93 BaseInstruction:{OpType:3 Rd:0 ALU:0 Rs:0 RMem:5 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:0} Operand:0 Result:0 RDestAux:0 DestMemAddr:4 BranchTaken:true WriteBack:true}
 Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:50 > Control instruction detected Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:59 > Writing to Program Counter directly from control instruction to 4
 Stage=WriteBack
<nil> TRC pkg/cpu/fetch.go:95 > Squashing instruction: <nil>
 Stage=Fetch
<nil> TRC pkg/cpu/decode.go:182 > Squashing instruction: &{rawInstruction:1049 BaseInstruction:{OpType:0 Rd:0 ALU:0 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:0} Operand:0 Result:0 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:false}
 Stage=Decode
<nil> TRC pkg/cpu/execute.go:304 > Squashing instruction: &{rawInstruction:1049 BaseInstruction:{OpType:2 Rd:1 ALU:0 Rs:0 RMem:30 CtrlFlag:0 CtrlMode:0 MemMode:2 Imm:0} Operand:0 Result:0 RDestAux:0 DestMemAddr:20 BranchTaken:false WriteBack:false}
 Stage=Execute
<nil> TRC pkg/cpu/memory.go:130 > Squashing instruction: &{rawInstruction:3203336721 BaseInstruction:{OpType:0 Rd:1 ALU:5 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:-16657} Operand:4294950639 Result:4294950639 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=Memory
<nil> TRC pkg/cpu/writeback.go:95 > Squashing instruction: &{rawInstruction:93 BaseInstruction:{OpType:3 Rd:0 ALU:0 Rs:0 RMem:5 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:0} Operand:0 Result:0 RDestAux:0 DestMemAddr:4 BranchTaken:true WriteBack:true}
 Stage=WriteBack
<nil> TRC pkg/cpu/memory.go:52 > No current instruction to process, returning early Stage=Memory
<nil> TRC pkg/cpu/execute.go:258 > No current instruction to process, returning early Stage=Execute
<nil> TRC pkg/cpu/decode.go:61 > No current instruction to process, returning early Stage=Decode
<nil> TRC pkg/cpu/fetch.go:56 > Fetched instruction: 0x00020041
 Stage=Fetch
<nil> TRC pkg/cpu/fetch.go:61 > Increasing ProgramCounter to: 5 Stage=Fetch
<nil> TRC pkg/cpu/pipeline.go:67 > canFetch: true

<nil> TRC pkg/cpu/fetch.go:83 > Advancing to next stage with instruction: 0x00020041 Stage=Fetch
<nil> TRC pkg/cpu/decode.go:170 > Advancing to next stage with instruction: <nil>
 Stage=Decode
<nil> TRC pkg/cpu/execute.go:292 > Advancing to next stage with instruction: <nil>
 Stage=Execute
<nil> TRC pkg/cpu/memory.go:118 > Advancing to next stage with instruction: <nil>
 Stage=Memory
<nil> TRC pkg/cpu/writeback.go:88 > Got with instruction: <nil>
 Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:39 > No current instruction to process, returning early Stage=WriteBack
<nil> TRC pkg/cpu/memory.go:52 > No current instruction to process, returning early Stage=Memory
<nil> TRC pkg/cpu/execute.go:258 > No current instruction to process, returning early Stage=Execute
<nil> TRC pkg/cpu/decode.go:69 > Decoded instruction: &{rawInstruction:131137 BaseInstruction:{OpType:0 Rd:4 ALU:0 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:2} Operand:0 Result:0 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:false}
 Stage=Decode
<nil> TRC pkg/cpu/decode.go:155 > Decoded filled instruction: &{rawInstruction:131137 BaseInstruction:{OpType:0 Rd:4 ALU:0 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:2} Operand:2 Result:12 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=Decode
<nil> TRC pkg/cpu/fetch.go:56 > Fetched instruction: 0x00010221
 Stage=Fetch
<nil> TRC pkg/cpu/fetch.go:61 > Increasing ProgramCounter to: 6 Stage=Fetch
<nil> TRC pkg/cpu/pipeline.go:67 > canFetch: true

<nil> TRC pkg/cpu/fetch.go:83 > Advancing to next stage with instruction: 0x00010221 Stage=Fetch
<nil> TRC pkg/cpu/decode.go:170 > Advancing to next stage with instruction: &{rawInstruction:131137 BaseInstruction:{OpType:0 Rd:4 ALU:0 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:2} Operand:2 Result:12 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=Decode
<nil> TRC pkg/cpu/execute.go:292 > Advancing to next stage with instruction: <nil>
 Stage=Execute
<nil> TRC pkg/cpu/memory.go:118 > Advancing to next stage with instruction: <nil>
 Stage=Memory
<nil> TRC pkg/cpu/writeback.go:88 > Got with instruction: <nil>
 Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:39 > No current instruction to process, returning early Stage=WriteBack
<nil> TRC pkg/cpu/memory.go:52 > No current instruction to process, returning early Stage=Memory
<nil> TRC pkg/cpu/execute.go:103 > ALURI operation result: 14 Stage=Execute
<nil> TRC pkg/cpu/decode.go:69 > Decoded instruction: &{rawInstruction:66081 BaseInstruction:{OpType:0 Rd:2 ALU:1 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:1} Operand:0 Result:0 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:false}
 Stage=Decode
<nil> TRC pkg/cpu/decode.go:155 > Decoded filled instruction: &{rawInstruction:66081 BaseInstruction:{OpType:0 Rd:2 ALU:1 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:1} Operand:1 Result:4 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=Decode
<nil> TRC pkg/cpu/fetch.go:56 > Fetched instruction: 0x00001c21
 Stage=Fetch
<nil> TRC pkg/cpu/fetch.go:61 > Increasing ProgramCounter to: 7 Stage=Fetch
<nil> TRC pkg/cpu/pipeline.go:67 > canFetch: true

<nil> TRC pkg/cpu/fetch.go:83 > Advancing to next stage with instruction: 0x00001c21 Stage=Fetch
<nil> TRC pkg/cpu/decode.go:170 > Advancing to next stage with instruction: &{rawInstruction:66081 BaseInstruction:{OpType:0 Rd:2 ALU:1 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:1} Operand:1 Result:4 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=Decode
<nil> TRC pkg/cpu/execute.go:292 > Advancing to next stage with instruction: &{rawInstruction:131137 BaseInstruction:{OpType:0 Rd:4 ALU:0 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:2} Operand:2 Result:14 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=Execute
<nil> TRC pkg/cpu/memory.go:118 > Advancing to next stage with instruction: <nil>
 Stage=Memory
<nil> TRC pkg/cpu/writeback.go:88 > Got with instruction: <nil>
 Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:39 > No current instruction to process, returning early Stage=WriteBack
<nil> TRC pkg/cpu/memory.go:56 > Current instruction is not a load/store type, skipping memory stage execution &{rawInstruction:131137 BaseInstruction:{OpType:0 Rd:4 ALU:0 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:2} Operand:2 Result:14 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=Memory
<nil> TRC pkg/cpu/execute.go:103 > ALURI operation result: 3 Stage=Execute
<nil> TRC pkg/cpu/decode.go:69 > Decoded instruction: &{rawInstruction:7201 BaseInstruction:{OpType:0 Rd:2 ALU:14 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:0} Operand:0 Result:0 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:false}
 Stage=Decode
<nil> TRC pkg/cpu/decode.go:75 > Failed to read register r2 -1 Stage=Decode
<nil> TRC pkg/cpu/fetch.go:56 > Fetched instruction: 0x0000026d
 Stage=Fetch
<nil> TRC pkg/cpu/fetch.go:61 > Increasing ProgramCounter to: 8 Stage=Fetch
<nil> TRC pkg/cpu/pipeline.go:67 > canFetch: true

<nil> TRC pkg/cpu/fetch.go:88 > Next stage cannot advance, stalling Stage=Fetch
<nil> TRC pkg/cpu/decode.go:165 > Decode is busy, cannot advance: 1 Stage=Decode
<nil> TRC pkg/cpu/execute.go:284 > previous stage Decode returned stall
 Stage=Execute
<nil> TRC pkg/cpu/execute.go:292 > Advancing to next stage with instruction: &{rawInstruction:66081 BaseInstruction:{OpType:0 Rd:2 ALU:1 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:1} Operand:1 Result:3 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=Execute
<nil> TRC pkg/cpu/memory.go:118 > Advancing to next stage with instruction: &{rawInstruction:131137 BaseInstruction:{OpType:0 Rd:4 ALU:0 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:2} Operand:2 Result:14 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=Memory
<nil> TRC pkg/cpu/writeback.go:88 > Got with instruction: &{rawInstruction:131137 BaseInstruction:{OpType:0 Rd:4 ALU:0 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:2} Operand:2 Result:14 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:43 > Processing instruction: &{rawInstruction:131137 BaseInstruction:{OpType:0 Rd:4 ALU:0 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:2} Operand:2 Result:14 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:65 > Writing back result: 14 to r4
 Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:67 > Unblocked register r4 for write back
 Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:75 > Written back to rdestaux: 0 0
 Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:79 > Write back completed for instruction: &{rawInstruction:131137 BaseInstruction:{OpType:0 Rd:4 ALU:0 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:2} Operand:2 Result:14 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=WriteBack
<nil> TRC pkg/cpu/memory.go:56 > Current instruction is not a load/store type, skipping memory stage execution &{rawInstruction:66081 BaseInstruction:{OpType:0 Rd:2 ALU:1 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:1} Operand:1 Result:3 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=Memory
<nil> TRC pkg/cpu/execute.go:258 > No current instruction to process, returning early Stage=Execute
<nil> TRC pkg/cpu/decode.go:69 > Decoded instruction: &{rawInstruction:7201 BaseInstruction:{OpType:0 Rd:2 ALU:14 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:0} Operand:0 Result:0 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:false}
 Stage=Decode
<nil> TRC pkg/cpu/decode.go:75 > Failed to read register r2 -1 Stage=Decode
<nil> TRC pkg/cpu/fetch.go:44 > Currently have an instruction &{rawInstruction:621 BaseInstruction:{OpType:0 Rd:0 ALU:0 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:0} Operand:0 Result:0 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:false}, skipping fetch Stage=Fetch
<nil> TRC pkg/cpu/pipeline.go:67 > canFetch: true

<nil> TRC pkg/cpu/fetch.go:88 > Next stage cannot advance, stalling Stage=Fetch
<nil> TRC pkg/cpu/decode.go:165 > Decode is busy, cannot advance: 1 Stage=Decode
<nil> TRC pkg/cpu/execute.go:284 > previous stage Decode returned stall
 Stage=Execute
<nil> TRC pkg/cpu/execute.go:292 > Advancing to next stage with instruction: <nil>
 Stage=Execute
<nil> TRC pkg/cpu/memory.go:118 > Advancing to next stage with instruction: &{rawInstruction:66081 BaseInstruction:{OpType:0 Rd:2 ALU:1 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:1} Operand:1 Result:3 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=Memory
<nil> TRC pkg/cpu/writeback.go:88 > Got with instruction: &{rawInstruction:66081 BaseInstruction:{OpType:0 Rd:2 ALU:1 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:1} Operand:1 Result:3 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:43 > Processing instruction: &{rawInstruction:66081 BaseInstruction:{OpType:0 Rd:2 ALU:1 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:1} Operand:1 Result:3 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:65 > Writing back result: 3 to r2
 Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:67 > Unblocked register r2 for write back
 Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:75 > Written back to rdestaux: 0 0
 Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:79 > Write back completed for instruction: &{rawInstruction:66081 BaseInstruction:{OpType:0 Rd:2 ALU:1 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:1} Operand:1 Result:3 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=WriteBack
<nil> TRC pkg/cpu/memory.go:52 > No current instruction to process, returning early Stage=Memory
<nil> TRC pkg/cpu/execute.go:258 > No current instruction to process, returning early Stage=Execute
<nil> TRC pkg/cpu/decode.go:69 > Decoded instruction: &{rawInstruction:7201 BaseInstruction:{OpType:0 Rd:2 ALU:14 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:0} Operand:0 Result:0 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:false}
 Stage=Decode
<nil> TRC pkg/cpu/decode.go:155 > Decoded filled instruction: &{rawInstruction:7201 BaseInstruction:{OpType:0 Rd:2 ALU:14 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:0} Operand:0 Result:3 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=Decode
<nil> TRC pkg/cpu/fetch.go:44 > Currently have an instruction &{rawInstruction:621 BaseInstruction:{OpType:0 Rd:0 ALU:0 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:0} Operand:0 Result:0 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:false}, skipping fetch Stage=Fetch
<nil> TRC pkg/cpu/pipeline.go:67 > canFetch: true

<nil> TRC pkg/cpu/fetch.go:83 > Advancing to next stage with instruction: 0x0000026d Stage=Fetch
<nil> TRC pkg/cpu/decode.go:170 > Advancing to next stage with instruction: &{rawInstruction:7201 BaseInstruction:{OpType:0 Rd:2 ALU:14 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:0} Operand:0 Result:3 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=Decode
<nil> TRC pkg/cpu/execute.go:292 > Advancing to next stage with instruction: <nil>
 Stage=Execute
<nil> TRC pkg/cpu/memory.go:118 > Advancing to next stage with instruction: <nil>
 Stage=Memory
<nil> TRC pkg/cpu/writeback.go:88 > Got with instruction: <nil>
 Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:39 > No current instruction to process, returning early Stage=WriteBack
<nil> TRC pkg/cpu/memory.go:52 > No current instruction to process, returning early Stage=Memory
<nil> TRC pkg/cpu/execute.go:103 > ALURI operation result: 3 Stage=Execute
<nil> TRC pkg/cpu/decode.go:69 > Decoded instruction: &{rawInstruction:621 BaseInstruction:{OpType:3 Rd:0 ALU:0 Rs:0 RMem:6 CtrlFlag:1 CtrlMode:0 MemMode:0 Imm:0} Operand:0 Result:0 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:false}
 Stage=Decode
<nil> TRC pkg/cpu/decode.go:155 > Decoded filled instruction: &{rawInstruction:621 BaseInstruction:{OpType:3 Rd:0 ALU:0 Rs:0 RMem:6 CtrlFlag:1 CtrlMode:0 MemMode:0 Imm:0} Operand:0 Result:0 RDestAux:0 DestMemAddr:9 BranchTaken:false WriteBack:true}
 Stage=Decode
<nil> TRC pkg/cpu/fetch.go:56 > Fetched instruction: 0x0000005d
 Stage=Fetch
<nil> TRC pkg/cpu/fetch.go:61 > Increasing ProgramCounter to: 9 Stage=Fetch
<nil> TRC pkg/cpu/pipeline.go:67 > canFetch: true

<nil> TRC pkg/cpu/fetch.go:83 > Advancing to next stage with instruction: 0x0000005d Stage=Fetch
<nil> TRC pkg/cpu/decode.go:170 > Advancing to next stage with instruction: &{rawInstruction:621 BaseInstruction:{OpType:3 Rd:0 ALU:0 Rs:0 RMem:6 CtrlFlag:1 CtrlMode:0 MemMode:0 Imm:0} Operand:0 Result:0 RDestAux:0 DestMemAddr:9 BranchTaken:false WriteBack:true}
 Stage=Decode
<nil> TRC pkg/cpu/execute.go:292 > Advancing to next stage with instruction: &{rawInstruction:7201 BaseInstruction:{OpType:0 Rd:2 ALU:14 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:0} Operand:0 Result:3 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:false}
 Stage=Execute
<nil> TRC pkg/cpu/memory.go:118 > Advancing to next stage with instruction: <nil>
 Stage=Memory
<nil> TRC pkg/cpu/writeback.go:88 > Got with instruction: <nil>
 Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:39 > No current instruction to process, returning early Stage=WriteBack
<nil> TRC pkg/cpu/memory.go:56 > Current instruction is not a load/store type, skipping memory stage execution &{rawInstruction:7201 BaseInstruction:{OpType:0 Rd:2 ALU:14 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:0} Operand:0 Result:3 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:false}
 Stage=Memory
<nil> TRC pkg/cpu/execute.go:168 > calculated memory address: 9 Stage=Execute
<nil> TRC pkg/cpu/decode.go:69 > Decoded instruction: &{rawInstruction:93 BaseInstruction:{OpType:3 Rd:0 ALU:0 Rs:0 RMem:5 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:0} Operand:0 Result:0 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:false}
 Stage=Decode
<nil> TRC pkg/cpu/decode.go:155 > Decoded filled instruction: &{rawInstruction:93 BaseInstruction:{OpType:3 Rd:0 ALU:0 Rs:0 RMem:5 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:0} Operand:0 Result:0 RDestAux:0 DestMemAddr:4 BranchTaken:false WriteBack:true}
 Stage=Decode
<nil> TRC pkg/cpu/fetch.go:56 > Fetched instruction: 0xbeef0a11
 Stage=Fetch
<nil> TRC pkg/cpu/fetch.go:61 > Increasing ProgramCounter to: 10 Stage=Fetch
<nil> TRC pkg/cpu/pipeline.go:67 > canFetch: true

<nil> TRC pkg/cpu/fetch.go:83 > Advancing to next stage with instruction: 0xbeef0a11 Stage=Fetch
<nil> TRC pkg/cpu/decode.go:170 > Advancing to next stage with instruction: &{rawInstruction:93 BaseInstruction:{OpType:3 Rd:0 ALU:0 Rs:0 RMem:5 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:0} Operand:0 Result:0 RDestAux:0 DestMemAddr:4 BranchTaken:false WriteBack:true}
 Stage=Decode
<nil> TRC pkg/cpu/execute.go:292 > Advancing to next stage with instruction: &{rawInstruction:621 BaseInstruction:{OpType:3 Rd:0 ALU:0 Rs:0 RMem:6 CtrlFlag:1 CtrlMode:0 MemMode:0 Imm:0} Operand:0 Result:0 RDestAux:0 DestMemAddr:9 BranchTaken:false WriteBack:true}
 Stage=Execute
<nil> TRC pkg/cpu/memory.go:118 > Advancing to next stage with instruction: &{rawInstruction:7201 BaseInstruction:{OpType:0 Rd:2 ALU:14 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:0} Operand:0 Result:3 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:false}
 Stage=Memory
<nil> TRC pkg/cpu/writeback.go:88 > Got with instruction: &{rawInstruction:7201 BaseInstruction:{OpType:0 Rd:2 ALU:14 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:0} Operand:0 Result:3 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:false}
 Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:43 > Processing instruction: &{rawInstruction:7201 BaseInstruction:{OpType:0 Rd:2 ALU:14 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:0} Operand:0 Result:3 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:false}
 Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:77 > No write-back required for this instruction Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:79 > Write back completed for instruction: &{rawInstruction:7201 BaseInstruction:{OpType:0 Rd:2 ALU:14 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:0} Operand:0 Result:3 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:false}
 Stage=WriteBack
<nil> TRC pkg/cpu/memory.go:56 > Current instruction is not a load/store type, skipping memory stage execution &{rawInstruction:621 BaseInstruction:{OpType:3 Rd:0 ALU:0 Rs:0 RMem:6 CtrlFlag:1 CtrlMode:0 MemMode:0 Imm:0} Operand:0 Result:0 RDestAux:0 DestMemAddr:9 BranchTaken:false WriteBack:true}
 Stage=Memory
<nil> TRC pkg/cpu/execute.go:168 > calculated memory address: 4 Stage=Execute
<nil> TRC pkg/cpu/decode.go:69 > Decoded instruction: &{rawInstruction:3203336721 BaseInstruction:{OpType:0 Rd:1 ALU:5 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:-16657} Operand:0 Result:0 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:false}
 Stage=Decode
<nil> TRC pkg/cpu/decode.go:155 > Decoded filled instruction: &{rawInstruction:3203336721 BaseInstruction:{OpType:0 Rd:1 ALU:5 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:-16657} Operand:4294950639 Result:0 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=Decode
<nil> TRC pkg/cpu/fetch.go:56 > Fetched instruction: 0x00000419
 Stage=Fetch
<nil> TRC pkg/cpu/fetch.go:61 > Increasing ProgramCounter to: 11 Stage=Fetch
<nil> TRC pkg/cpu/pipeline.go:67 > canFetch: true

<nil> TRC pkg/cpu/fetch.go:83 > Advancing to next stage with instruction: 0x00000419 Stage=Fetch
<nil> TRC pkg/cpu/decode.go:170 > Advancing to next stage with instruction: &{rawInstruction:3203336721 BaseInstruction:{OpType:0 Rd:1 ALU:5 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:-16657} Operand:4294950639 Result:0 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=Decode
<nil> TRC pkg/cpu/execute.go:292 > Advancing to next stage with instruction: &{rawInstruction:93 BaseInstruction:{OpType:3 Rd:0 ALU:0 Rs:0 RMem:5 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:0} Operand:0 Result:0 RDestAux:0 DestMemAddr:4 BranchTaken:true WriteBack:true}
 Stage=Execute
<nil> TRC pkg/cpu/memory.go:118 > Advancing to next stage with instruction: &{rawInstruction:621 BaseInstruction:{OpType:3 Rd:0 ALU:0 Rs:0 RMem:6 CtrlFlag:1 CtrlMode:0 MemMode:0 Imm:0} Operand:0 Result:0 RDestAux:0 DestMemAddr:9 BranchTaken:false WriteBack:true}
 Stage=Memory
<nil> TRC pkg/cpu/writeback.go:88 > Got with instruction: &{rawInstruction:621 BaseInstruction:{OpType:3 Rd:0 ALU:0 Rs:0 RMem:6 CtrlFlag:1 CtrlMode:0 MemMode:0 Imm:0} Operand:0 Result:0 RDestAux:0 DestMemAddr:9 BranchTaken:false WriteBack:true}
 Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:43 > Processing instruction: &{rawInstruction:621 BaseInstruction:{OpType:3 Rd:0 ALU:0 Rs:0 RMem:6 CtrlFlag:1 CtrlMode:0 MemMode:0 Imm:0} Operand:0 Result:0 RDestAux:0 DestMemAddr:9 BranchTaken:false WriteBack:true}
 Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:50 > Control instruction detected Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:52 > Branch not taken, no write back to Program Counter required Stage=WriteBack
<nil> TRC pkg/cpu/memory.go:56 > Current instruction is not a load/store type, skipping memory stage execution &{rawInstruction:93 BaseInstruction:{OpType:3 Rd:0 ALU:0 Rs:0 RMem:5 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:0} Operand:0 Result:0 RDestAux:0 DestMemAddr:4 BranchTaken:true WriteBack:true}
 Stage=Memory
<nil> TRC pkg/cpu/execute.go:103 > ALURI operation result: 4294950639 Stage=Execute
<nil> TRC pkg/cpu/decode.go:69 > Decoded instruction: &{rawInstruction:1049 BaseInstruction:{OpType:2 Rd:1 ALU:0 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:2 Imm:0} Operand:0 Result:0 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:false}
 Stage=Decode
<nil> TRC pkg/cpu/decode.go:155 > Decoded filled instruction: &{rawInstruction:1049 BaseInstruction:{OpType:2 Rd:1 ALU:0 Rs:0 RMem:30 CtrlFlag:0 CtrlMode:0 MemMode:2 Imm:0} Operand:0 Result:0 RDestAux:0 DestMemAddr:20 BranchTaken:false WriteBack:false}
 Stage=Decode
<nil> TRC pkg/cpu/fetch.go:56 > Fetched instruction: 0x00000419
 Stage=Fetch
<nil> TRC pkg/cpu/fetch.go:61 > Increasing ProgramCounter to: 12 Stage=Fetch
<nil> TRC pkg/cpu/pipeline.go:67 > canFetch: true

<nil> TRC pkg/cpu/fetch.go:83 > Advancing to next stage with instruction: 0x00000419 Stage=Fetch
<nil> TRC pkg/cpu/decode.go:170 > Advancing to next stage with instruction: &{rawInstruction:1049 BaseInstruction:{OpType:2 Rd:1 ALU:0 Rs:0 RMem:30 CtrlFlag:0 CtrlMode:0 MemMode:2 Imm:0} Operand:0 Result:0 RDestAux:0 DestMemAddr:20 BranchTaken:false WriteBack:false}
 Stage=Decode
<nil> TRC pkg/cpu/execute.go:292 > Advancing to next stage with instruction: &{rawInstruction:3203336721 BaseInstruction:{OpType:0 Rd:1 ALU:5 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:-16657} Operand:4294950639 Result:4294950639 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=Execute
<nil> TRC pkg/cpu/memory.go:118 > Advancing to next stage with instruction: &{rawInstruction:93 BaseInstruction:{OpType:3 Rd:0 ALU:0 Rs:0 RMem:5 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:0} Operand:0 Result:0 RDestAux:0 DestMemAddr:4 BranchTaken:true WriteBack:true}
 Stage=Memory
<nil> TRC pkg/cpu/writeback.go:88 > Got with instruction: &{rawInstruction:93 BaseInstruction:{OpType:3 Rd:0 ALU:0 Rs:0 RMem:5 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:0} Operand:0 Result:0 RDestAux:0 DestMemAddr:4 BranchTaken:true WriteBack:true}
 Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:43 > Processing instruction: &{rawInstruction:93 BaseInstruction:{OpType:3 Rd:0 ALU:0 Rs:0 RMem:5 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:0} Operand:0 Result:0 RDestAux:0 DestMemAddr:4 BranchTaken:true WriteBack:true}
 Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:50 > Control instruction detected Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:59 > Writing to Program Counter directly from control instruction to 4
 Stage=WriteBack
<nil> TRC pkg/cpu/fetch.go:95 > Squashing instruction: <nil>
 Stage=Fetch
<nil> TRC pkg/cpu/decode.go:182 > Squashing instruction: &{rawInstruction:1049 BaseInstruction:{OpType:0 Rd:0 ALU:0 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:0} Operand:0 Result:0 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:false}
 Stage=Decode
<nil> TRC pkg/cpu/execute.go:304 > Squashing instruction: &{rawInstruction:1049 BaseInstruction:{OpType:2 Rd:1 ALU:0 Rs:0 RMem:30 CtrlFlag:0 CtrlMode:0 MemMode:2 Imm:0} Operand:0 Result:0 RDestAux:0 DestMemAddr:20 BranchTaken:false WriteBack:false}
 Stage=Execute
<nil> TRC pkg/cpu/memory.go:130 > Squashing instruction: &{rawInstruction:3203336721 BaseInstruction:{OpType:0 Rd:1 ALU:5 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:-16657} Operand:4294950639 Result:4294950639 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=Memory
<nil> TRC pkg/cpu/writeback.go:95 > Squashing instruction: &{rawInstruction:93 BaseInstruction:{OpType:3 Rd:0 ALU:0 Rs:0 RMem:5 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:0} Operand:0 Result:0 RDestAux:0 DestMemAddr:4 BranchTaken:true WriteBack:true}
 Stage=WriteBack
<nil> TRC pkg/cpu/memory.go:52 > No current instruction to process, returning early Stage=Memory
<nil> TRC pkg/cpu/execute.go:258 > No current instruction to process, returning early Stage=Execute
<nil> TRC pkg/cpu/decode.go:61 > No current instruction to process, returning early Stage=Decode
<nil> TRC pkg/cpu/fetch.go:56 > Fetched instruction: 0x00020041
 Stage=Fetch
<nil> TRC pkg/cpu/fetch.go:61 > Increasing ProgramCounter to: 5 Stage=Fetch
<nil> TRC pkg/cpu/pipeline.go:67 > canFetch: true

<nil> TRC pkg/cpu/fetch.go:83 > Advancing to next stage with instruction: 0x00020041 Stage=Fetch
<nil> TRC pkg/cpu/decode.go:170 > Advancing to next stage with instruction: <nil>
 Stage=Decode
<nil> TRC pkg/cpu/execute.go:292 > Advancing to next stage with instruction: <nil>
 Stage=Execute
<nil> TRC pkg/cpu/memory.go:118 > Advancing to next stage with instruction: <nil>
 Stage=Memory
<nil> TRC pkg/cpu/writeback.go:88 > Got with instruction: <nil>
 Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:39 > No current instruction to process, returning early Stage=WriteBack
<nil> TRC pkg/cpu/memory.go:52 > No current instruction to process, returning early Stage=Memory
<nil> TRC pkg/cpu/execute.go:258 > No current instruction to process, returning early Stage=Execute
<nil> TRC pkg/cpu/decode.go:69 > Decoded instruction: &{rawInstruction:131137 BaseInstruction:{OpType:0 Rd:4 ALU:0 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:2} Operand:0 Result:0 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:false}
 Stage=Decode
<nil> TRC pkg/cpu/decode.go:155 > Decoded filled instruction: &{rawInstruction:131137 BaseInstruction:{OpType:0 Rd:4 ALU:0 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:2} Operand:2 Result:14 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=Decode
<nil> TRC pkg/cpu/fetch.go:56 > Fetched instruction: 0x00010221
 Stage=Fetch
<nil> TRC pkg/cpu/fetch.go:61 > Increasing ProgramCounter to: 6 Stage=Fetch
<nil> TRC pkg/cpu/pipeline.go:67 > canFetch: true

<nil> TRC pkg/cpu/fetch.go:83 > Advancing to next stage with instruction: 0x00010221 Stage=Fetch
<nil> TRC pkg/cpu/decode.go:170 > Advancing to next stage with instruction: &{rawInstruction:131137 BaseInstruction:{OpType:0 Rd:4 ALU:0 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:2} Operand:2 Result:14 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=Decode
<nil> TRC pkg/cpu/execute.go:292 > Advancing to next stage with instruction: <nil>
 Stage=Execute
<nil> TRC pkg/cpu/memory.go:118 > Advancing to next stage with instruction: <nil>
 Stage=Memory
<nil> TRC pkg/cpu/writeback.go:88 > Got with instruction: <nil>
 Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:39 > No current instruction to process, returning early Stage=WriteBack
<nil> TRC pkg/cpu/memory.go:52 > No current instruction to process, returning early Stage=Memory
<nil> TRC pkg/cpu/execute.go:103 > ALURI operation result: 16 Stage=Execute
<nil> TRC pkg/cpu/decode.go:69 > Decoded instruction: &{rawInstruction:66081 BaseInstruction:{OpType:0 Rd:2 ALU:1 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:1} Operand:0 Result:0 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:false}
 Stage=Decode
<nil> TRC pkg/cpu/decode.go:155 > Decoded filled instruction: &{rawInstruction:66081 BaseInstruction:{OpType:0 Rd:2 ALU:1 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:1} Operand:1 Result:3 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=Decode
<nil> TRC pkg/cpu/fetch.go:56 > Fetched instruction: 0x00001c21
 Stage=Fetch
<nil> TRC pkg/cpu/fetch.go:61 > Increasing ProgramCounter to: 7 Stage=Fetch
<nil> TRC pkg/cpu/pipeline.go:67 > canFetch: true

<nil> TRC pkg/cpu/fetch.go:83 > Advancing to next stage with instruction: 0x00001c21 Stage=Fetch
<nil> TRC pkg/cpu/decode.go:170 > Advancing to next stage with instruction: &{rawInstruction:66081 BaseInstruction:{OpType:0 Rd:2 ALU:1 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:1} Operand:1 Result:3 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=Decode
<nil> TRC pkg/cpu/execute.go:292 > Advancing to next stage with instruction: &{rawInstruction:131137 BaseInstruction:{OpType:0 Rd:4 ALU:0 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:2} Operand:2 Result:16 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=Execute
<nil> TRC pkg/cpu/memory.go:118 > Advancing to next stage with instruction: <nil>
 Stage=Memory
<nil> TRC pkg/cpu/writeback.go:88 > Got with instruction: <nil>
 Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:39 > No current instruction to process, returning early Stage=WriteBack
<nil> TRC pkg/cpu/memory.go:56 > Current instruction is not a load/store type, skipping memory stage execution &{rawInstruction:131137 BaseInstruction:{OpType:0 Rd:4 ALU:0 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:2} Operand:2 Result:16 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=Memory
<nil> TRC pkg/cpu/execute.go:103 > ALURI operation result: 2 Stage=Execute
<nil> TRC pkg/cpu/decode.go:69 > Decoded instruction: &{rawInstruction:7201 BaseInstruction:{OpType:0 Rd:2 ALU:14 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:0} Operand:0 Result:0 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:false}
 Stage=Decode
<nil> TRC pkg/cpu/decode.go:75 > Failed to read register r2 -1 Stage=Decode
<nil> TRC pkg/cpu/fetch.go:56 > Fetched instruction: 0x0000026d
 Stage=Fetch
<nil> TRC pkg/cpu/fetch.go:61 > Increasing ProgramCounter to: 8 Stage=Fetch
<nil> TRC pkg/cpu/pipeline.go:67 > canFetch: true

<nil> TRC pkg/cpu/fetch.go:88 > Next stage cannot advance, stalling Stage=Fetch
<nil> TRC pkg/cpu/decode.go:165 > Decode is busy, cannot advance: 1 Stage=Decode
<nil> TRC pkg/cpu/execute.go:284 > previous stage Decode returned stall
 Stage=Execute
<nil> TRC pkg/cpu/execute.go:292 > Advancing to next stage with instruction: &{rawInstruction:66081 BaseInstruction:{OpType:0 Rd:2 ALU:1 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:1} Operand:1 Result:2 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=Execute
<nil> TRC pkg/cpu/memory.go:118 > Advancing to next stage with instruction: &{rawInstruction:131137 BaseInstruction:{OpType:0 Rd:4 ALU:0 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:2} Operand:2 Result:16 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=Memory
<nil> TRC pkg/cpu/writeback.go:88 > Got with instruction: &{rawInstruction:131137 BaseInstruction:{OpType:0 Rd:4 ALU:0 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:2} Operand:2 Result:16 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:43 > Processing instruction: &{rawInstruction:131137 BaseInstruction:{OpType:0 Rd:4 ALU:0 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:2} Operand:2 Result:16 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:65 > Writing back result: 16 to r4
 Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:67 > Unblocked register r4 for write back
 Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:75 > Written back to rdestaux: 0 0
 Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:79 > Write back completed for instruction: &{rawInstruction:131137 BaseInstruction:{OpType:0 Rd:4 ALU:0 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:2} Operand:2 Result:16 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=WriteBack
<nil> TRC pkg/cpu/memory.go:56 > Current instruction is not a load/store type, skipping memory stage execution &{rawInstruction:66081 BaseInstruction:{OpType:0 Rd:2 ALU:1 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:1} Operand:1 Result:2 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=Memory
<nil> TRC pkg/cpu/execute.go:258 > No current instruction to process, returning early Stage=Execute
<nil> TRC pkg/cpu/decode.go:69 > Decoded instruction: &{rawInstruction:7201 BaseInstruction:{OpType:0 Rd:2 ALU:14 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:0} Operand:0 Result:0 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:false}
 Stage=Decode
<nil> TRC pkg/cpu/decode.go:75 > Failed to read register r2 -1 Stage=Decode
<nil> TRC pkg/cpu/fetch.go:44 > Currently have an instruction &{rawInstruction:621 BaseInstruction:{OpType:0 Rd:0 ALU:0 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:0} Operand:0 Result:0 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:false}, skipping fetch Stage=Fetch
<nil> TRC pkg/cpu/pipeline.go:67 > canFetch: true

<nil> TRC pkg/cpu/fetch.go:88 > Next stage cannot advance, stalling Stage=Fetch
<nil> TRC pkg/cpu/decode.go:165 > Decode is busy, cannot advance: 1 Stage=Decode
<nil> TRC pkg/cpu/execute.go:284 > previous stage Decode returned stall
 Stage=Execute
<nil> TRC pkg/cpu/execute.go:292 > Advancing to next stage with instruction: <nil>
 Stage=Execute
<nil> TRC pkg/cpu/memory.go:118 > Advancing to next stage with instruction: &{rawInstruction:66081 BaseInstruction:{OpType:0 Rd:2 ALU:1 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:1} Operand:1 Result:2 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=Memory
<nil> TRC pkg/cpu/writeback.go:88 > Got with instruction: &{rawInstruction:66081 BaseInstruction:{OpType:0 Rd:2 ALU:1 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:1} Operand:1 Result:2 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:43 > Processing instruction: &{rawInstruction:66081 BaseInstruction:{OpType:0 Rd:2 ALU:1 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:1} Operand:1 Result:2 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:65 > Writing back result: 2 to r2
 Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:67 > Unblocked register r2 for write back
 Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:75 > Written back to rdestaux: 0 0
 Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:79 > Write back completed for instruction: &{rawInstruction:66081 BaseInstruction:{OpType:0 Rd:2 ALU:1 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:1} Operand:1 Result:2 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=WriteBack
<nil> TRC pkg/cpu/memory.go:52 > No current instruction to process, returning early Stage=Memory
<nil> TRC pkg/cpu/execute.go:258 > No current instruction to process, returning early Stage=Execute
<nil> TRC pkg/cpu/decode.go:69 > Decoded instruction: &{rawInstruction:7201 BaseInstruction:{OpType:0 Rd:2 ALU:14 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:0} Operand:0 Result:0 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:false}
 Stage=Decode
<nil> TRC pkg/cpu/decode.go:155 > Decoded filled instruction: &{rawInstruction:7201 BaseInstruction:{OpType:0 Rd:2 ALU:14 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:0} Operand:0 Result:2 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=Decode
<nil> TRC pkg/cpu/fetch.go:44 > Currently have an instruction &{rawInstruction:621 BaseInstruction:{OpType:0 Rd:0 ALU:0 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:0} Operand:0 Result:0 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:false}, skipping fetch Stage=Fetch
<nil> TRC pkg/cpu/pipeline.go:67 > canFetch: true

<nil> TRC pkg/cpu/fetch.go:83 > Advancing to next stage with instruction: 0x0000026d Stage=Fetch
<nil> TRC pkg/cpu/decode.go:170 > Advancing to next stage with instruction: &{rawInstruction:7201 BaseInstruction:{OpType:0 Rd:2 ALU:14 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:0} Operand:0 Result:2 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=Decode
<nil> TRC pkg/cpu/execute.go:292 > Advancing to next stage with instruction: <nil>
 Stage=Execute
<nil> TRC pkg/cpu/memory.go:118 > Advancing to next stage with instruction: <nil>
 Stage=Memory
<nil> TRC pkg/cpu/writeback.go:88 > Got with instruction: <nil>
 Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:39 > No current instruction to process, returning early Stage=WriteBack
<nil> TRC pkg/cpu/memory.go:52 > No current instruction to process, returning early Stage=Memory
<nil> TRC pkg/cpu/execute.go:103 > ALURI operation result: 2 Stage=Execute
<nil> TRC pkg/cpu/decode.go:69 > Decoded instruction: &{rawInstruction:621 BaseInstruction:{OpType:3 Rd:0 ALU:0 Rs:0 RMem:6 CtrlFlag:1 CtrlMode:0 MemMode:0 Imm:0} Operand:0 Result:0 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:false}
 Stage=Decode
<nil> TRC pkg/cpu/decode.go:155 > Decoded filled instruction: &{rawInstruction:621 BaseInstruction:{OpType:3 Rd:0 ALU:0 Rs:0 RMem:6 CtrlFlag:1 CtrlMode:0 MemMode:0 Imm:0} Operand:0 Result:0 RDestAux:0 DestMemAddr:9 BranchTaken:false WriteBack:true}
 Stage=Decode
<nil> TRC pkg/cpu/fetch.go:56 > Fetched instruction: 0x0000005d
 Stage=Fetch
<nil> TRC pkg/cpu/fetch.go:61 > Increasing ProgramCounter to: 9 Stage=Fetch
<nil> TRC pkg/cpu/pipeline.go:67 > canFetch: true

<nil> TRC pkg/cpu/fetch.go:83 > Advancing to next stage with instruction: 0x0000005d Stage=Fetch
<nil> TRC pkg/cpu/decode.go:170 > Advancing to next stage with instruction: &{rawInstruction:621 BaseInstruction:{OpType:3 Rd:0 ALU:0 Rs:0 RMem:6 CtrlFlag:1 CtrlMode:0 MemMode:0 Imm:0} Operand:0 Result:0 RDestAux:0 DestMemAddr:9 BranchTaken:false WriteBack:true}
 Stage=Decode
<nil> TRC pkg/cpu/execute.go:292 > Advancing to next stage with instruction: &{rawInstruction:7201 BaseInstruction:{OpType:0 Rd:2 ALU:14 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:0} Operand:0 Result:2 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:false}
 Stage=Execute
<nil> TRC pkg/cpu/memory.go:118 > Advancing to next stage with instruction: <nil>
 Stage=Memory
<nil> TRC pkg/cpu/writeback.go:88 > Got with instruction: <nil>
 Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:39 > No current instruction to process, returning early Stage=WriteBack
<nil> TRC pkg/cpu/memory.go:56 > Current instruction is not a load/store type, skipping memory stage execution &{rawInstruction:7201 BaseInstruction:{OpType:0 Rd:2 ALU:14 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:0} Operand:0 Result:2 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:false}
 Stage=Memory
<nil> TRC pkg/cpu/execute.go:168 > calculated memory address: 9 Stage=Execute
<nil> TRC pkg/cpu/decode.go:69 > Decoded instruction: &{rawInstruction:93 BaseInstruction:{OpType:3 Rd:0 ALU:0 Rs:0 RMem:5 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:0} Operand:0 Result:0 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:false}
 Stage=Decode
<nil> TRC pkg/cpu/decode.go:155 > Decoded filled instruction: &{rawInstruction:93 BaseInstruction:{OpType:3 Rd:0 ALU:0 Rs:0 RMem:5 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:0} Operand:0 Result:0 RDestAux:0 DestMemAddr:4 BranchTaken:false WriteBack:true}
 Stage=Decode
<nil> TRC pkg/cpu/fetch.go:56 > Fetched instruction: 0xbeef0a11
 Stage=Fetch
<nil> TRC pkg/cpu/fetch.go:61 > Increasing ProgramCounter to: 10 Stage=Fetch
<nil> TRC pkg/cpu/pipeline.go:67 > canFetch: true

<nil> TRC pkg/cpu/fetch.go:83 > Advancing to next stage with instruction: 0xbeef0a11 Stage=Fetch
<nil> TRC pkg/cpu/decode.go:170 > Advancing to next stage with instruction: &{rawInstruction:93 BaseInstruction:{OpType:3 Rd:0 ALU:0 Rs:0 RMem:5 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:0} Operand:0 Result:0 RDestAux:0 DestMemAddr:4 BranchTaken:false WriteBack:true}
 Stage=Decode
<nil> TRC pkg/cpu/execute.go:292 > Advancing to next stage with instruction: &{rawInstruction:621 BaseInstruction:{OpType:3 Rd:0 ALU:0 Rs:0 RMem:6 CtrlFlag:1 CtrlMode:0 MemMode:0 Imm:0} Operand:0 Result:0 RDestAux:0 DestMemAddr:9 BranchTaken:false WriteBack:true}
 Stage=Execute
<nil> TRC pkg/cpu/memory.go:118 > Advancing to next stage with instruction: &{rawInstruction:7201 BaseInstruction:{OpType:0 Rd:2 ALU:14 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:0} Operand:0 Result:2 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:false}
 Stage=Memory
<nil> TRC pkg/cpu/writeback.go:88 > Got with instruction: &{rawInstruction:7201 BaseInstruction:{OpType:0 Rd:2 ALU:14 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:0} Operand:0 Result:2 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:false}
 Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:43 > Processing instruction: &{rawInstruction:7201 BaseInstruction:{OpType:0 Rd:2 ALU:14 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:0} Operand:0 Result:2 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:false}
 Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:77 > No write-back required for this instruction Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:79 > Write back completed for instruction: &{rawInstruction:7201 BaseInstruction:{OpType:0 Rd:2 ALU:14 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:0} Operand:0 Result:2 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:false}
 Stage=WriteBack
<nil> TRC pkg/cpu/memory.go:56 > Current instruction is not a load/store type, skipping memory stage execution &{rawInstruction:621 BaseInstruction:{OpType:3 Rd:0 ALU:0 Rs:0 RMem:6 CtrlFlag:1 CtrlMode:0 MemMode:0 Imm:0} Operand:0 Result:0 RDestAux:0 DestMemAddr:9 BranchTaken:false WriteBack:true}
 Stage=Memory
<nil> TRC pkg/cpu/execute.go:168 > calculated memory address: 4 Stage=Execute
<nil> TRC pkg/cpu/decode.go:69 > Decoded instruction: &{rawInstruction:3203336721 BaseInstruction:{OpType:0 Rd:1 ALU:5 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:-16657} Operand:0 Result:0 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:false}
 Stage=Decode
<nil> TRC pkg/cpu/decode.go:155 > Decoded filled instruction: &{rawInstruction:3203336721 BaseInstruction:{OpType:0 Rd:1 ALU:5 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:-16657} Operand:4294950639 Result:0 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=Decode
<nil> TRC pkg/cpu/fetch.go:56 > Fetched instruction: 0x00000419
 Stage=Fetch
<nil> TRC pkg/cpu/fetch.go:61 > Increasing ProgramCounter to: 11 Stage=Fetch
<nil> TRC pkg/cpu/pipeline.go:67 > canFetch: true

<nil> TRC pkg/cpu/fetch.go:83 > Advancing to next stage with instruction: 0x00000419 Stage=Fetch
<nil> TRC pkg/cpu/decode.go:170 > Advancing to next stage with instruction: &{rawInstruction:3203336721 BaseInstruction:{OpType:0 Rd:1 ALU:5 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:-16657} Operand:4294950639 Result:0 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=Decode
<nil> TRC pkg/cpu/execute.go:292 > Advancing to next stage with instruction: &{rawInstruction:93 BaseInstruction:{OpType:3 Rd:0 ALU:0 Rs:0 RMem:5 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:0} Operand:0 Result:0 RDestAux:0 DestMemAddr:4 BranchTaken:true WriteBack:true}
 Stage=Execute
<nil> TRC pkg/cpu/memory.go:118 > Advancing to next stage with instruction: &{rawInstruction:621 BaseInstruction:{OpType:3 Rd:0 ALU:0 Rs:0 RMem:6 CtrlFlag:1 CtrlMode:0 MemMode:0 Imm:0} Operand:0 Result:0 RDestAux:0 DestMemAddr:9 BranchTaken:false WriteBack:true}
 Stage=Memory
<nil> TRC pkg/cpu/writeback.go:88 > Got with instruction: &{rawInstruction:621 BaseInstruction:{OpType:3 Rd:0 ALU:0 Rs:0 RMem:6 CtrlFlag:1 CtrlMode:0 MemMode:0 Imm:0} Operand:0 Result:0 RDestAux:0 DestMemAddr:9 BranchTaken:false WriteBack:true}
 Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:43 > Processing instruction: &{rawInstruction:621 BaseInstruction:{OpType:3 Rd:0 ALU:0 Rs:0 RMem:6 CtrlFlag:1 CtrlMode:0 MemMode:0 Imm:0} Operand:0 Result:0 RDestAux:0 DestMemAddr:9 BranchTaken:false WriteBack:true}
 Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:50 > Control instruction detected Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:52 > Branch not taken, no write back to Program Counter required Stage=WriteBack
<nil> TRC pkg/cpu/memory.go:56 > Current instruction is not a load/store type, skipping memory stage execution &{rawInstruction:93 BaseInstruction:{OpType:3 Rd:0 ALU:0 Rs:0 RMem:5 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:0} Operand:0 Result:0 RDestAux:0 DestMemAddr:4 BranchTaken:true WriteBack:true}
 Stage=Memory
<nil> TRC pkg/cpu/execute.go:103 > ALURI operation result: 4294950639 Stage=Execute
<nil> TRC pkg/cpu/decode.go:69 > Decoded instruction: &{rawInstruction:1049 BaseInstruction:{OpType:2 Rd:1 ALU:0 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:2 Imm:0} Operand:0 Result:0 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:false}
 Stage=Decode
<nil> TRC pkg/cpu/decode.go:155 > Decoded filled instruction: &{rawInstruction:1049 BaseInstruction:{OpType:2 Rd:1 ALU:0 Rs:0 RMem:30 CtrlFlag:0 CtrlMode:0 MemMode:2 Imm:0} Operand:0 Result:0 RDestAux:0 DestMemAddr:20 BranchTaken:false WriteBack:false}
 Stage=Decode
<nil> TRC pkg/cpu/fetch.go:56 > Fetched instruction: 0x00000419
 Stage=Fetch
<nil> TRC pkg/cpu/fetch.go:61 > Increasing ProgramCounter to: 12 Stage=Fetch
<nil> TRC pkg/cpu/pipeline.go:67 > canFetch: true

<nil> TRC pkg/cpu/fetch.go:83 > Advancing to next stage with instruction: 0x00000419 Stage=Fetch
<nil> TRC pkg/cpu/decode.go:170 > Advancing to next stage with instruction: &{rawInstruction:1049 BaseInstruction:{OpType:2 Rd:1 ALU:0 Rs:0 RMem:30 CtrlFlag:0 CtrlMode:0 MemMode:2 Imm:0} Operand:0 Result:0 RDestAux:0 DestMemAddr:20 BranchTaken:false WriteBack:false}
 Stage=Decode
<nil> TRC pkg/cpu/execute.go:292 > Advancing to next stage with instruction: &{rawInstruction:3203336721 BaseInstruction:{OpType:0 Rd:1 ALU:5 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:-16657} Operand:4294950639 Result:4294950639 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=Execute
<nil> TRC pkg/cpu/memory.go:118 > Advancing to next stage with instruction: &{rawInstruction:93 BaseInstruction:{OpType:3 Rd:0 ALU:0 Rs:0 RMem:5 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:0} Operand:0 Result:0 RDestAux:0 DestMemAddr:4 BranchTaken:true WriteBack:true}
 Stage=Memory
<nil> TRC pkg/cpu/writeback.go:88 > Got with instruction: &{rawInstruction:93 BaseInstruction:{OpType:3 Rd:0 ALU:0 Rs:0 RMem:5 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:0} Operand:0 Result:0 RDestAux:0 DestMemAddr:4 BranchTaken:true WriteBack:true}
 Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:43 > Processing instruction: &{rawInstruction:93 BaseInstruction:{OpType:3 Rd:0 ALU:0 Rs:0 RMem:5 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:0} Operand:0 Result:0 RDestAux:0 DestMemAddr:4 BranchTaken:true WriteBack:true}
 Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:50 > Control instruction detected Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:59 > Writing to Program Counter directly from control instruction to 4
 Stage=WriteBack
<nil> TRC pkg/cpu/fetch.go:95 > Squashing instruction: <nil>
 Stage=Fetch
<nil> TRC pkg/cpu/decode.go:182 > Squashing instruction: &{rawInstruction:1049 BaseInstruction:{OpType:0 Rd:0 ALU:0 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:0} Operand:0 Result:0 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:false}
 Stage=Decode
<nil> TRC pkg/cpu/execute.go:304 > Squashing instruction: &{rawInstruction:1049 BaseInstruction:{OpType:2 Rd:1 ALU:0 Rs:0 RMem:30 CtrlFlag:0 CtrlMode:0 MemMode:2 Imm:0} Operand:0 Result:0 RDestAux:0 DestMemAddr:20 BranchTaken:false WriteBack:false}
 Stage=Execute
<nil> TRC pkg/cpu/memory.go:130 > Squashing instruction: &{rawInstruction:3203336721 BaseInstruction:{OpType:0 Rd:1 ALU:5 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:-16657} Operand:4294950639 Result:4294950639 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=Memory
<nil> TRC pkg/cpu/writeback.go:95 > Squashing instruction: &{rawInstruction:93 BaseInstruction:{OpType:3 Rd:0 ALU:0 Rs:0 RMem:5 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:0} Operand:0 Result:0 RDestAux:0 DestMemAddr:4 BranchTaken:true WriteBack:true}
 Stage=WriteBack
<nil> TRC pkg/cpu/memory.go:52 > No current instruction to process, returning early Stage=Memory
<nil> TRC pkg/cpu/execute.go:258 > No current instruction to process, returning early Stage=Execute
<nil> TRC pkg/cpu/decode.go:61 > No current instruction to process, returning early Stage=Decode
<nil> TRC pkg/cpu/fetch.go:56 > Fetched instruction: 0x00020041
 Stage=Fetch
<nil> TRC pkg/cpu/fetch.go:61 > Increasing ProgramCounter to: 5 Stage=Fetch
<nil> TRC pkg/cpu/pipeline.go:67 > canFetch: true

<nil> TRC pkg/cpu/fetch.go:83 > Advancing to next stage with instruction: 0x00020041 Stage=Fetch
<nil> TRC pkg/cpu/decode.go:170 > Advancing to next stage with instruction: <nil>
 Stage=Decode
<nil> TRC pkg/cpu/execute.go:292 > Advancing to next stage with instruction: <nil>
 Stage=Execute
<nil> TRC pkg/cpu/memory.go:118 > Advancing to next stage with instruction: <nil>
 Stage=Memory
<nil> TRC pkg/cpu/writeback.go:88 > Got with instruction: <nil>
 Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:39 > No current instruction to process, returning early Stage=WriteBack
<nil> TRC pkg/cpu/memory.go:52 > No current instruction to process, returning early Stage=Memory
<nil> TRC pkg/cpu/execute.go:258 > No current instruction to process, returning early Stage=Execute
<nil> TRC pkg/cpu/decode.go:69 > Decoded instruction: &{rawInstruction:131137 BaseInstruction:{OpType:0 Rd:4 ALU:0 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:2} Operand:0 Result:0 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:false}
 Stage=Decode
<nil> TRC pkg/cpu/decode.go:155 > Decoded filled instruction: &{rawInstruction:131137 BaseInstruction:{OpType:0 Rd:4 ALU:0 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:2} Operand:2 Result:16 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=Decode
<nil> TRC pkg/cpu/fetch.go:56 > Fetched instruction: 0x00010221
 Stage=Fetch
<nil> TRC pkg/cpu/fetch.go:61 > Increasing ProgramCounter to: 6 Stage=Fetch
<nil> TRC pkg/cpu/pipeline.go:67 > canFetch: true

<nil> TRC pkg/cpu/fetch.go:83 > Advancing to next stage with instruction: 0x00010221 Stage=Fetch
<nil> TRC pkg/cpu/decode.go:170 > Advancing to next stage with instruction: &{rawInstruction:131137 BaseInstruction:{OpType:0 Rd:4 ALU:0 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:2} Operand:2 Result:16 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=Decode
<nil> TRC pkg/cpu/execute.go:292 > Advancing to next stage with instruction: <nil>
 Stage=Execute
<nil> TRC pkg/cpu/memory.go:118 > Advancing to next stage with instruction: <nil>
 Stage=Memory
<nil> TRC pkg/cpu/writeback.go:88 > Got with instruction: <nil>
 Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:39 > No current instruction to process, returning early Stage=WriteBack
<nil> TRC pkg/cpu/memory.go:52 > No current instruction to process, returning early Stage=Memory
<nil> TRC pkg/cpu/execute.go:103 > ALURI operation result: 18 Stage=Execute
<nil> TRC pkg/cpu/decode.go:69 > Decoded instruction: &{rawInstruction:66081 BaseInstruction:{OpType:0 Rd:2 ALU:1 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:1} Operand:0 Result:0 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:false}
 Stage=Decode
<nil> TRC pkg/cpu/decode.go:155 > Decoded filled instruction: &{rawInstruction:66081 BaseInstruction:{OpType:0 Rd:2 ALU:1 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:1} Operand:1 Result:2 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=Decode
<nil> TRC pkg/cpu/fetch.go:56 > Fetched instruction: 0x00001c21
 Stage=Fetch
<nil> TRC pkg/cpu/fetch.go:61 > Increasing ProgramCounter to: 7 Stage=Fetch
<nil> TRC pkg/cpu/pipeline.go:67 > canFetch: true

<nil> TRC pkg/cpu/fetch.go:83 > Advancing to next stage with instruction: 0x00001c21 Stage=Fetch
<nil> TRC pkg/cpu/decode.go:170 > Advancing to next stage with instruction: &{rawInstruction:66081 BaseInstruction:{OpType:0 Rd:2 ALU:1 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:1} Operand:1 Result:2 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=Decode
<nil> TRC pkg/cpu/execute.go:292 > Advancing to next stage with instruction: &{rawInstruction:131137 BaseInstruction:{OpType:0 Rd:4 ALU:0 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:2} Operand:2 Result:18 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=Execute
<nil> TRC pkg/cpu/memory.go:118 > Advancing to next stage with instruction: <nil>
 Stage=Memory
<nil> TRC pkg/cpu/writeback.go:88 > Got with instruction: <nil>
 Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:39 > No current instruction to process, returning early Stage=WriteBack
<nil> TRC pkg/cpu/memory.go:56 > Current instruction is not a load/store type, skipping memory stage execution &{rawInstruction:131137 BaseInstruction:{OpType:0 Rd:4 ALU:0 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:2} Operand:2 Result:18 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=Memory
<nil> TRC pkg/cpu/execute.go:103 > ALURI operation result: 1 Stage=Execute
<nil> TRC pkg/cpu/decode.go:69 > Decoded instruction: &{rawInstruction:7201 BaseInstruction:{OpType:0 Rd:2 ALU:14 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:0} Operand:0 Result:0 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:false}
 Stage=Decode
<nil> TRC pkg/cpu/decode.go:75 > Failed to read register r2 -1 Stage=Decode
<nil> TRC pkg/cpu/fetch.go:56 > Fetched instruction: 0x0000026d
 Stage=Fetch
<nil> TRC pkg/cpu/fetch.go:61 > Increasing ProgramCounter to: 8 Stage=Fetch
<nil> TRC pkg/cpu/pipeline.go:67 > canFetch: true

<nil> TRC pkg/cpu/fetch.go:88 > Next stage cannot advance, stalling Stage=Fetch
<nil> TRC pkg/cpu/decode.go:165 > Decode is busy, cannot advance: 1 Stage=Decode
<nil> TRC pkg/cpu/execute.go:284 > previous stage Decode returned stall
 Stage=Execute
<nil> TRC pkg/cpu/execute.go:292 > Advancing to next stage with instruction: &{rawInstruction:66081 BaseInstruction:{OpType:0 Rd:2 ALU:1 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:1} Operand:1 Result:1 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=Execute
<nil> TRC pkg/cpu/memory.go:118 > Advancing to next stage with instruction: &{rawInstruction:131137 BaseInstruction:{OpType:0 Rd:4 ALU:0 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:2} Operand:2 Result:18 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=Memory
<nil> TRC pkg/cpu/writeback.go:88 > Got with instruction: &{rawInstruction:131137 BaseInstruction:{OpType:0 Rd:4 ALU:0 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:2} Operand:2 Result:18 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:43 > Processing instruction: &{rawInstruction:131137 BaseInstruction:{OpType:0 Rd:4 ALU:0 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:2} Operand:2 Result:18 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:65 > Writing back result: 18 to r4
 Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:67 > Unblocked register r4 for write back
 Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:75 > Written back to rdestaux: 0 0
 Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:79 > Write back completed for instruction: &{rawInstruction:131137 BaseInstruction:{OpType:0 Rd:4 ALU:0 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:2} Operand:2 Result:18 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=WriteBack
<nil> TRC pkg/cpu/memory.go:56 > Current instruction is not a load/store type, skipping memory stage execution &{rawInstruction:66081 BaseInstruction:{OpType:0 Rd:2 ALU:1 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:1} Operand:1 Result:1 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=Memory
<nil> TRC pkg/cpu/execute.go:258 > No current instruction to process, returning early Stage=Execute
<nil> TRC pkg/cpu/decode.go:69 > Decoded instruction: &{rawInstruction:7201 BaseInstruction:{OpType:0 Rd:2 ALU:14 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:0} Operand:0 Result:0 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:false}
 Stage=Decode
<nil> TRC pkg/cpu/decode.go:75 > Failed to read register r2 -1 Stage=Decode
<nil> TRC pkg/cpu/fetch.go:44 > Currently have an instruction &{rawInstruction:621 BaseInstruction:{OpType:0 Rd:0 ALU:0 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:0} Operand:0 Result:0 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:false}, skipping fetch Stage=Fetch
<nil> TRC pkg/cpu/pipeline.go:67 > canFetch: true

<nil> TRC pkg/cpu/fetch.go:88 > Next stage cannot advance, stalling Stage=Fetch
<nil> TRC pkg/cpu/decode.go:165 > Decode is busy, cannot advance: 1 Stage=Decode
<nil> TRC pkg/cpu/execute.go:284 > previous stage Decode returned stall
 Stage=Execute
<nil> TRC pkg/cpu/execute.go:292 > Advancing to next stage with instruction: <nil>
 Stage=Execute
<nil> TRC pkg/cpu/memory.go:118 > Advancing to next stage with instruction: &{rawInstruction:66081 BaseInstruction:{OpType:0 Rd:2 ALU:1 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:1} Operand:1 Result:1 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=Memory
<nil> TRC pkg/cpu/writeback.go:88 > Got with instruction: &{rawInstruction:66081 BaseInstruction:{OpType:0 Rd:2 ALU:1 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:1} Operand:1 Result:1 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:43 > Processing instruction: &{rawInstruction:66081 BaseInstruction:{OpType:0 Rd:2 ALU:1 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:1} Operand:1 Result:1 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:65 > Writing back result: 1 to r2
 Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:67 > Unblocked register r2 for write back
 Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:75 > Written back to rdestaux: 0 0
 Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:79 > Write back completed for instruction: &{rawInstruction:66081 BaseInstruction:{OpType:0 Rd:2 ALU:1 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:1} Operand:1 Result:1 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=WriteBack
<nil> TRC pkg/cpu/memory.go:52 > No current instruction to process, returning early Stage=Memory
<nil> TRC pkg/cpu/execute.go:258 > No current instruction to process, returning early Stage=Execute
<nil> TRC pkg/cpu/decode.go:69 > Decoded instruction: &{rawInstruction:7201 BaseInstruction:{OpType:0 Rd:2 ALU:14 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:0} Operand:0 Result:0 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:false}
 Stage=Decode
<nil> TRC pkg/cpu/decode.go:155 > Decoded filled instruction: &{rawInstruction:7201 BaseInstruction:{OpType:0 Rd:2 ALU:14 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:0} Operand:0 Result:1 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=Decode
<nil> TRC pkg/cpu/fetch.go:44 > Currently have an instruction &{rawInstruction:621 BaseInstruction:{OpType:0 Rd:0 ALU:0 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:0} Operand:0 Result:0 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:false}, skipping fetch Stage=Fetch
<nil> TRC pkg/cpu/pipeline.go:67 > canFetch: true

<nil> TRC pkg/cpu/fetch.go:83 > Advancing to next stage with instruction: 0x0000026d Stage=Fetch
<nil> TRC pkg/cpu/decode.go:170 > Advancing to next stage with instruction: &{rawInstruction:7201 BaseInstruction:{OpType:0 Rd:2 ALU:14 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:0} Operand:0 Result:1 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=Decode
<nil> TRC pkg/cpu/execute.go:292 > Advancing to next stage with instruction: <nil>
 Stage=Execute
<nil> TRC pkg/cpu/memory.go:118 > Advancing to next stage with instruction: <nil>
 Stage=Memory
<nil> TRC pkg/cpu/writeback.go:88 > Got with instruction: <nil>
 Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:39 > No current instruction to process, returning early Stage=WriteBack
<nil> TRC pkg/cpu/memory.go:52 > No current instruction to process, returning early Stage=Memory
<nil> TRC pkg/cpu/execute.go:103 > ALURI operation result: 1 Stage=Execute
<nil> TRC pkg/cpu/decode.go:69 > Decoded instruction: &{rawInstruction:621 BaseInstruction:{OpType:3 Rd:0 ALU:0 Rs:0 RMem:6 CtrlFlag:1 CtrlMode:0 MemMode:0 Imm:0} Operand:0 Result:0 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:false}
 Stage=Decode
<nil> TRC pkg/cpu/decode.go:155 > Decoded filled instruction: &{rawInstruction:621 BaseInstruction:{OpType:3 Rd:0 ALU:0 Rs:0 RMem:6 CtrlFlag:1 CtrlMode:0 MemMode:0 Imm:0} Operand:0 Result:0 RDestAux:0 DestMemAddr:9 BranchTaken:false WriteBack:true}
 Stage=Decode
<nil> TRC pkg/cpu/fetch.go:56 > Fetched instruction: 0x0000005d
 Stage=Fetch
<nil> TRC pkg/cpu/fetch.go:61 > Increasing ProgramCounter to: 9 Stage=Fetch
<nil> TRC pkg/cpu/pipeline.go:67 > canFetch: true

<nil> TRC pkg/cpu/fetch.go:83 > Advancing to next stage with instruction: 0x0000005d Stage=Fetch
<nil> TRC pkg/cpu/decode.go:170 > Advancing to next stage with instruction: &{rawInstruction:621 BaseInstruction:{OpType:3 Rd:0 ALU:0 Rs:0 RMem:6 CtrlFlag:1 CtrlMode:0 MemMode:0 Imm:0} Operand:0 Result:0 RDestAux:0 DestMemAddr:9 BranchTaken:false WriteBack:true}
 Stage=Decode
<nil> TRC pkg/cpu/execute.go:292 > Advancing to next stage with instruction: &{rawInstruction:7201 BaseInstruction:{OpType:0 Rd:2 ALU:14 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:0} Operand:0 Result:1 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:false}
 Stage=Execute
<nil> TRC pkg/cpu/memory.go:118 > Advancing to next stage with instruction: <nil>
 Stage=Memory
<nil> TRC pkg/cpu/writeback.go:88 > Got with instruction: <nil>
 Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:39 > No current instruction to process, returning early Stage=WriteBack
<nil> TRC pkg/cpu/memory.go:56 > Current instruction is not a load/store type, skipping memory stage execution &{rawInstruction:7201 BaseInstruction:{OpType:0 Rd:2 ALU:14 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:0} Operand:0 Result:1 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:false}
 Stage=Memory
<nil> TRC pkg/cpu/execute.go:168 > calculated memory address: 9 Stage=Execute
<nil> TRC pkg/cpu/decode.go:69 > Decoded instruction: &{rawInstruction:93 BaseInstruction:{OpType:3 Rd:0 ALU:0 Rs:0 RMem:5 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:0} Operand:0 Result:0 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:false}
 Stage=Decode
<nil> TRC pkg/cpu/decode.go:155 > Decoded filled instruction: &{rawInstruction:93 BaseInstruction:{OpType:3 Rd:0 ALU:0 Rs:0 RMem:5 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:0} Operand:0 Result:0 RDestAux:0 DestMemAddr:4 BranchTaken:false WriteBack:true}
 Stage=Decode
<nil> TRC pkg/cpu/fetch.go:56 > Fetched instruction: 0xbeef0a11
 Stage=Fetch
<nil> TRC pkg/cpu/fetch.go:61 > Increasing ProgramCounter to: 10 Stage=Fetch
<nil> TRC pkg/cpu/pipeline.go:67 > canFetch: true

<nil> TRC pkg/cpu/fetch.go:83 > Advancing to next stage with instruction: 0xbeef0a11 Stage=Fetch
<nil> TRC pkg/cpu/decode.go:170 > Advancing to next stage with instruction: &{rawInstruction:93 BaseInstruction:{OpType:3 Rd:0 ALU:0 Rs:0 RMem:5 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:0} Operand:0 Result:0 RDestAux:0 DestMemAddr:4 BranchTaken:false WriteBack:true}
 Stage=Decode
<nil> TRC pkg/cpu/execute.go:292 > Advancing to next stage with instruction: &{rawInstruction:621 BaseInstruction:{OpType:3 Rd:0 ALU:0 Rs:0 RMem:6 CtrlFlag:1 CtrlMode:0 MemMode:0 Imm:0} Operand:0 Result:0 RDestAux:0 DestMemAddr:9 BranchTaken:false WriteBack:true}
 Stage=Execute
<nil> TRC pkg/cpu/memory.go:118 > Advancing to next stage with instruction: &{rawInstruction:7201 BaseInstruction:{OpType:0 Rd:2 ALU:14 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:0} Operand:0 Result:1 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:false}
 Stage=Memory
<nil> TRC pkg/cpu/writeback.go:88 > Got with instruction: &{rawInstruction:7201 BaseInstruction:{OpType:0 Rd:2 ALU:14 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:0} Operand:0 Result:1 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:false}
 Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:43 > Processing instruction: &{rawInstruction:7201 BaseInstruction:{OpType:0 Rd:2 ALU:14 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:0} Operand:0 Result:1 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:false}
 Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:77 > No write-back required for this instruction Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:79 > Write back completed for instruction: &{rawInstruction:7201 BaseInstruction:{OpType:0 Rd:2 ALU:14 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:0} Operand:0 Result:1 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:false}
 Stage=WriteBack
<nil> TRC pkg/cpu/memory.go:56 > Current instruction is not a load/store type, skipping memory stage execution &{rawInstruction:621 BaseInstruction:{OpType:3 Rd:0 ALU:0 Rs:0 RMem:6 CtrlFlag:1 CtrlMode:0 MemMode:0 Imm:0} Operand:0 Result:0 RDestAux:0 DestMemAddr:9 BranchTaken:false WriteBack:true}
 Stage=Memory
<nil> TRC pkg/cpu/execute.go:168 > calculated memory address: 4 Stage=Execute
<nil> TRC pkg/cpu/decode.go:69 > Decoded instruction: &{rawInstruction:3203336721 BaseInstruction:{OpType:0 Rd:1 ALU:5 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:-16657} Operand:0 Result:0 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:false}
 Stage=Decode
<nil> TRC pkg/cpu/decode.go:155 > Decoded filled instruction: &{rawInstruction:3203336721 BaseInstruction:{OpType:0 Rd:1 ALU:5 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:-16657} Operand:4294950639 Result:0 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=Decode
<nil> TRC pkg/cpu/fetch.go:56 > Fetched instruction: 0x00000419
 Stage=Fetch
<nil> TRC pkg/cpu/fetch.go:61 > Increasing ProgramCounter to: 11 Stage=Fetch
<nil> TRC pkg/cpu/pipeline.go:67 > canFetch: true

<nil> TRC pkg/cpu/fetch.go:83 > Advancing to next stage with instruction: 0x00000419 Stage=Fetch
<nil> TRC pkg/cpu/decode.go:170 > Advancing to next stage with instruction: &{rawInstruction:3203336721 BaseInstruction:{OpType:0 Rd:1 ALU:5 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:-16657} Operand:4294950639 Result:0 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=Decode
<nil> TRC pkg/cpu/execute.go:292 > Advancing to next stage with instruction: &{rawInstruction:93 BaseInstruction:{OpType:3 Rd:0 ALU:0 Rs:0 RMem:5 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:0} Operand:0 Result:0 RDestAux:0 DestMemAddr:4 BranchTaken:true WriteBack:true}
 Stage=Execute
<nil> TRC pkg/cpu/memory.go:118 > Advancing to next stage with instruction: &{rawInstruction:621 BaseInstruction:{OpType:3 Rd:0 ALU:0 Rs:0 RMem:6 CtrlFlag:1 CtrlMode:0 MemMode:0 Imm:0} Operand:0 Result:0 RDestAux:0 DestMemAddr:9 BranchTaken:false WriteBack:true}
 Stage=Memory
<nil> TRC pkg/cpu/writeback.go:88 > Got with instruction: &{rawInstruction:621 BaseInstruction:{OpType:3 Rd:0 ALU:0 Rs:0 RMem:6 CtrlFlag:1 CtrlMode:0 MemMode:0 Imm:0} Operand:0 Result:0 RDestAux:0 DestMemAddr:9 BranchTaken:false WriteBack:true}
 Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:43 > Processing instruction: &{rawInstruction:621 BaseInstruction:{OpType:3 Rd:0 ALU:0 Rs:0 RMem:6 CtrlFlag:1 CtrlMode:0 MemMode:0 Imm:0} Operand:0 Result:0 RDestAux:0 DestMemAddr:9 BranchTaken:false WriteBack:true}
 Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:50 > Control instruction detected Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:52 > Branch not taken, no write back to Program Counter required Stage=WriteBack
<nil> TRC pkg/cpu/memory.go:56 > Current instruction is not a load/store type, skipping memory stage execution &{rawInstruction:93 BaseInstruction:{OpType:3 Rd:0 ALU:0 Rs:0 RMem:5 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:0} Operand:0 Result:0 RDestAux:0 DestMemAddr:4 BranchTaken:true WriteBack:true}
 Stage=Memory
<nil> TRC pkg/cpu/execute.go:103 > ALURI operation result: 4294950639 Stage=Execute
<nil> TRC pkg/cpu/decode.go:69 > Decoded instruction: &{rawInstruction:1049 BaseInstruction:{OpType:2 Rd:1 ALU:0 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:2 Imm:0} Operand:0 Result:0 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:false}
 Stage=Decode
<nil> TRC pkg/cpu/decode.go:155 > Decoded filled instruction: &{rawInstruction:1049 BaseInstruction:{OpType:2 Rd:1 ALU:0 Rs:0 RMem:30 CtrlFlag:0 CtrlMode:0 MemMode:2 Imm:0} Operand:0 Result:0 RDestAux:0 DestMemAddr:20 BranchTaken:false WriteBack:false}
 Stage=Decode
<nil> TRC pkg/cpu/fetch.go:56 > Fetched instruction: 0x00000419
 Stage=Fetch
<nil> TRC pkg/cpu/fetch.go:61 > Increasing ProgramCounter to: 12 Stage=Fetch
<nil> TRC pkg/cpu/pipeline.go:67 > canFetch: true

<nil> TRC pkg/cpu/fetch.go:83 > Advancing to next stage with instruction: 0x00000419 Stage=Fetch
<nil> TRC pkg/cpu/decode.go:170 > Advancing to next stage with instruction: &{rawInstruction:1049 BaseInstruction:{OpType:2 Rd:1 ALU:0 Rs:0 RMem:30 CtrlFlag:0 CtrlMode:0 MemMode:2 Imm:0} Operand:0 Result:0 RDestAux:0 DestMemAddr:20 BranchTaken:false WriteBack:false}
 Stage=Decode
<nil> TRC pkg/cpu/execute.go:292 > Advancing to next stage with instruction: &{rawInstruction:3203336721 BaseInstruction:{OpType:0 Rd:1 ALU:5 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:-16657} Operand:4294950639 Result:4294950639 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=Execute
<nil> TRC pkg/cpu/memory.go:118 > Advancing to next stage with instruction: &{rawInstruction:93 BaseInstruction:{OpType:3 Rd:0 ALU:0 Rs:0 RMem:5 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:0} Operand:0 Result:0 RDestAux:0 DestMemAddr:4 BranchTaken:true WriteBack:true}
 Stage=Memory
<nil> TRC pkg/cpu/writeback.go:88 > Got with instruction: &{rawInstruction:93 BaseInstruction:{OpType:3 Rd:0 ALU:0 Rs:0 RMem:5 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:0} Operand:0 Result:0 RDestAux:0 DestMemAddr:4 BranchTaken:true WriteBack:true}
 Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:43 > Processing instruction: &{rawInstruction:93 BaseInstruction:{OpType:3 Rd:0 ALU:0 Rs:0 RMem:5 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:0} Operand:0 Result:0 RDestAux:0 DestMemAddr:4 BranchTaken:true WriteBack:true}
 Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:50 > Control instruction detected Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:59 > Writing to Program Counter directly from control instruction to 4
 Stage=WriteBack
<nil> TRC pkg/cpu/fetch.go:95 > Squashing instruction: <nil>
 Stage=Fetch
<nil> TRC pkg/cpu/decode.go:182 > Squashing instruction: &{rawInstruction:1049 BaseInstruction:{OpType:0 Rd:0 ALU:0 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:0} Operand:0 Result:0 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:false}
 Stage=Decode
<nil> TRC pkg/cpu/execute.go:304 > Squashing instruction: &{rawInstruction:1049 BaseInstruction:{OpType:2 Rd:1 ALU:0 Rs:0 RMem:30 CtrlFlag:0 CtrlMode:0 MemMode:2 Imm:0} Operand:0 Result:0 RDestAux:0 DestMemAddr:20 BranchTaken:false WriteBack:false}
 Stage=Execute
<nil> TRC pkg/cpu/memory.go:130 > Squashing instruction: &{rawInstruction:3203336721 BaseInstruction:{OpType:0 Rd:1 ALU:5 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:-16657} Operand:4294950639 Result:4294950639 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=Memory
<nil> TRC pkg/cpu/writeback.go:95 > Squashing instruction: &{rawInstruction:93 BaseInstruction:{OpType:3 Rd:0 ALU:0 Rs:0 RMem:5 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:0} Operand:0 Result:0 RDestAux:0 DestMemAddr:4 BranchTaken:true WriteBack:true}
 Stage=WriteBack
<nil> TRC pkg/cpu/memory.go:52 > No current instruction to process, returning early Stage=Memory
<nil> TRC pkg/cpu/execute.go:258 > No current instruction to process, returning early Stage=Execute
<nil> TRC pkg/cpu/decode.go:61 > No current instruction to process, returning early Stage=Decode
<nil> TRC pkg/cpu/fetch.go:56 > Fetched instruction: 0x00020041
 Stage=Fetch
<nil> TRC pkg/cpu/fetch.go:61 > Increasing ProgramCounter to: 5 Stage=Fetch
<nil> TRC pkg/cpu/pipeline.go:67 > canFetch: true

<nil> TRC pkg/cpu/fetch.go:83 > Advancing to next stage with instruction: 0x00020041 Stage=Fetch
<nil> TRC pkg/cpu/decode.go:170 > Advancing to next stage with instruction: <nil>
 Stage=Decode
<nil> TRC pkg/cpu/execute.go:292 > Advancing to next stage with instruction: <nil>
 Stage=Execute
<nil> TRC pkg/cpu/memory.go:118 > Advancing to next stage with instruction: <nil>
 Stage=Memory
<nil> TRC pkg/cpu/writeback.go:88 > Got with instruction: <nil>
 Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:39 > No current instruction to process, returning early Stage=WriteBack
<nil> TRC pkg/cpu/memory.go:52 > No current instruction to process, returning early Stage=Memory
<nil> TRC pkg/cpu/execute.go:258 > No current instruction to process, returning early Stage=Execute
<nil> TRC pkg/cpu/decode.go:69 > Decoded instruction: &{rawInstruction:131137 BaseInstruction:{OpType:0 Rd:4 ALU:0 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:2} Operand:0 Result:0 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:false}
 Stage=Decode
<nil> TRC pkg/cpu/decode.go:155 > Decoded filled instruction: &{rawInstruction:131137 BaseInstruction:{OpType:0 Rd:4 ALU:0 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:2} Operand:2 Result:18 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=Decode
<nil> TRC pkg/cpu/fetch.go:56 > Fetched instruction: 0x00010221
 Stage=Fetch
<nil> TRC pkg/cpu/fetch.go:61 > Increasing ProgramCounter to: 6 Stage=Fetch
<nil> TRC pkg/cpu/pipeline.go:67 > canFetch: true

<nil> TRC pkg/cpu/fetch.go:83 > Advancing to next stage with instruction: 0x00010221 Stage=Fetch
<nil> TRC pkg/cpu/decode.go:170 > Advancing to next stage with instruction: &{rawInstruction:131137 BaseInstruction:{OpType:0 Rd:4 ALU:0 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:2} Operand:2 Result:18 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=Decode
<nil> TRC pkg/cpu/execute.go:292 > Advancing to next stage with instruction: <nil>
 Stage=Execute
<nil> TRC pkg/cpu/memory.go:118 > Advancing to next stage with instruction: <nil>
 Stage=Memory
<nil> TRC pkg/cpu/writeback.go:88 > Got with instruction: <nil>
 Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:39 > No current instruction to process, returning early Stage=WriteBack
<nil> TRC pkg/cpu/memory.go:52 > No current instruction to process, returning early Stage=Memory
<nil> TRC pkg/cpu/execute.go:103 > ALURI operation result: 20 Stage=Execute
<nil> TRC pkg/cpu/decode.go:69 > Decoded instruction: &{rawInstruction:66081 BaseInstruction:{OpType:0 Rd:2 ALU:1 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:1} Operand:0 Result:0 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:false}
 Stage=Decode
<nil> TRC pkg/cpu/decode.go:155 > Decoded filled instruction: &{rawInstruction:66081 BaseInstruction:{OpType:0 Rd:2 ALU:1 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:1} Operand:1 Result:1 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=Decode
<nil> TRC pkg/cpu/fetch.go:56 > Fetched instruction: 0x00001c21
 Stage=Fetch
<nil> TRC pkg/cpu/fetch.go:61 > Increasing ProgramCounter to: 7 Stage=Fetch
<nil> TRC pkg/cpu/pipeline.go:67 > canFetch: true

<nil> TRC pkg/cpu/fetch.go:83 > Advancing to next stage with instruction: 0x00001c21 Stage=Fetch
<nil> TRC pkg/cpu/decode.go:170 > Advancing to next stage with instruction: &{rawInstruction:66081 BaseInstruction:{OpType:0 Rd:2 ALU:1 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:1} Operand:1 Result:1 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=Decode
<nil> TRC pkg/cpu/execute.go:292 > Advancing to next stage with instruction: &{rawInstruction:131137 BaseInstruction:{OpType:0 Rd:4 ALU:0 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:2} Operand:2 Result:20 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=Execute
<nil> TRC pkg/cpu/memory.go:118 > Advancing to next stage with instruction: <nil>
 Stage=Memory
<nil> TRC pkg/cpu/writeback.go:88 > Got with instruction: <nil>
 Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:39 > No current instruction to process, returning early Stage=WriteBack
<nil> TRC pkg/cpu/memory.go:56 > Current instruction is not a load/store type, skipping memory stage execution &{rawInstruction:131137 BaseInstruction:{OpType:0 Rd:4 ALU:0 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:2} Operand:2 Result:20 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=Memory
<nil> TRC pkg/cpu/execute.go:103 > ALURI operation result: 0 Stage=Execute
<nil> TRC pkg/cpu/decode.go:69 > Decoded instruction: &{rawInstruction:7201 BaseInstruction:{OpType:0 Rd:2 ALU:14 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:0} Operand:0 Result:0 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:false}
 Stage=Decode
<nil> TRC pkg/cpu/decode.go:75 > Failed to read register r2 -1 Stage=Decode
<nil> TRC pkg/cpu/fetch.go:56 > Fetched instruction: 0x0000026d
 Stage=Fetch
<nil> TRC pkg/cpu/fetch.go:61 > Increasing ProgramCounter to: 8 Stage=Fetch
<nil> TRC pkg/cpu/pipeline.go:67 > canFetch: true

<nil> TRC pkg/cpu/fetch.go:88 > Next stage cannot advance, stalling Stage=Fetch
<nil> TRC pkg/cpu/decode.go:165 > Decode is busy, cannot advance: 1 Stage=Decode
<nil> TRC pkg/cpu/execute.go:284 > previous stage Decode returned stall
 Stage=Execute
<nil> TRC pkg/cpu/execute.go:292 > Advancing to next stage with instruction: &{rawInstruction:66081 BaseInstruction:{OpType:0 Rd:2 ALU:1 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:1} Operand:1 Result:0 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=Execute
<nil> TRC pkg/cpu/memory.go:118 > Advancing to next stage with instruction: &{rawInstruction:131137 BaseInstruction:{OpType:0 Rd:4 ALU:0 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:2} Operand:2 Result:20 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=Memory
<nil> TRC pkg/cpu/writeback.go:88 > Got with instruction: &{rawInstruction:131137 BaseInstruction:{OpType:0 Rd:4 ALU:0 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:2} Operand:2 Result:20 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:43 > Processing instruction: &{rawInstruction:131137 BaseInstruction:{OpType:0 Rd:4 ALU:0 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:2} Operand:2 Result:20 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:65 > Writing back result: 20 to r4
 Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:67 > Unblocked register r4 for write back
 Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:75 > Written back to rdestaux: 0 0
 Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:79 > Write back completed for instruction: &{rawInstruction:131137 BaseInstruction:{OpType:0 Rd:4 ALU:0 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:2} Operand:2 Result:20 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=WriteBack
<nil> TRC pkg/cpu/memory.go:56 > Current instruction is not a load/store type, skipping memory stage execution &{rawInstruction:66081 BaseInstruction:{OpType:0 Rd:2 ALU:1 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:1} Operand:1 Result:0 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=Memory
<nil> TRC pkg/cpu/execute.go:258 > No current instruction to process, returning early Stage=Execute
<nil> TRC pkg/cpu/decode.go:69 > Decoded instruction: &{rawInstruction:7201 BaseInstruction:{OpType:0 Rd:2 ALU:14 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:0} Operand:0 Result:0 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:false}
 Stage=Decode
<nil> TRC pkg/cpu/decode.go:75 > Failed to read register r2 -1 Stage=Decode
<nil> TRC pkg/cpu/fetch.go:44 > Currently have an instruction &{rawInstruction:621 BaseInstruction:{OpType:0 Rd:0 ALU:0 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:0} Operand:0 Result:0 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:false}, skipping fetch Stage=Fetch
<nil> TRC pkg/cpu/pipeline.go:67 > canFetch: true

<nil> TRC pkg/cpu/fetch.go:88 > Next stage cannot advance, stalling Stage=Fetch
<nil> TRC pkg/cpu/decode.go:165 > Decode is busy, cannot advance: 1 Stage=Decode
<nil> TRC pkg/cpu/execute.go:284 > previous stage Decode returned stall
 Stage=Execute
<nil> TRC pkg/cpu/execute.go:292 > Advancing to next stage with instruction: <nil>
 Stage=Execute
<nil> TRC pkg/cpu/memory.go:118 > Advancing to next stage with instruction: &{rawInstruction:66081 BaseInstruction:{OpType:0 Rd:2 ALU:1 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:1} Operand:1 Result:0 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=Memory
<nil> TRC pkg/cpu/writeback.go:88 > Got with instruction: &{rawInstruction:66081 BaseInstruction:{OpType:0 Rd:2 ALU:1 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:1} Operand:1 Result:0 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:43 > Processing instruction: &{rawInstruction:66081 BaseInstruction:{OpType:0 Rd:2 ALU:1 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:1} Operand:1 Result:0 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:65 > Writing back result: 0 to r2
 Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:67 > Unblocked register r2 for write back
 Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:75 > Written back to rdestaux: 0 0
 Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:79 > Write back completed for instruction: &{rawInstruction:66081 BaseInstruction:{OpType:0 Rd:2 ALU:1 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:1} Operand:1 Result:0 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=WriteBack
<nil> TRC pkg/cpu/memory.go:52 > No current instruction to process, returning early Stage=Memory
<nil> TRC pkg/cpu/execute.go:258 > No current instruction to process, returning early Stage=Execute
<nil> TRC pkg/cpu/decode.go:69 > Decoded instruction: &{rawInstruction:7201 BaseInstruction:{OpType:0 Rd:2 ALU:14 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:0} Operand:0 Result:0 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:false}
 Stage=Decode
<nil> TRC pkg/cpu/decode.go:155 > Decoded filled instruction: &{rawInstruction:7201 BaseInstruction:{OpType:0 Rd:2 ALU:14 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:0} Operand:0 Result:0 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=Decode
<nil> TRC pkg/cpu/fetch.go:44 > Currently have an instruction &{rawInstruction:621 BaseInstruction:{OpType:0 Rd:0 ALU:0 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:0} Operand:0 Result:0 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:false}, skipping fetch Stage=Fetch
<nil> TRC pkg/cpu/pipeline.go:67 > canFetch: true

<nil> TRC pkg/cpu/fetch.go:83 > Advancing to next stage with instruction: 0x0000026d Stage=Fetch
<nil> TRC pkg/cpu/decode.go:170 > Advancing to next stage with instruction: &{rawInstruction:7201 BaseInstruction:{OpType:0 Rd:2 ALU:14 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:0} Operand:0 Result:0 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=Decode
<nil> TRC pkg/cpu/execute.go:292 > Advancing to next stage with instruction: <nil>
 Stage=Execute
<nil> TRC pkg/cpu/memory.go:118 > Advancing to next stage with instruction: <nil>
 Stage=Memory
<nil> TRC pkg/cpu/writeback.go:88 > Got with instruction: <nil>
 Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:39 > No current instruction to process, returning early Stage=WriteBack
<nil> TRC pkg/cpu/memory.go:52 > No current instruction to process, returning early Stage=Memory
<nil> TRC pkg/cpu/execute.go:103 > ALURI operation result: 0 Stage=Execute
<nil> TRC pkg/cpu/decode.go:69 > Decoded instruction: &{rawInstruction:621 BaseInstruction:{OpType:3 Rd:0 ALU:0 Rs:0 RMem:6 CtrlFlag:1 CtrlMode:0 MemMode:0 Imm:0} Operand:0 Result:0 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:false}
 Stage=Decode
<nil> TRC pkg/cpu/decode.go:155 > Decoded filled instruction: &{rawInstruction:621 BaseInstruction:{OpType:3 Rd:0 ALU:0 Rs:0 RMem:6 CtrlFlag:1 CtrlMode:0 MemMode:0 Imm:0} Operand:0 Result:0 RDestAux:0 DestMemAddr:9 BranchTaken:false WriteBack:true}
 Stage=Decode
<nil> TRC pkg/cpu/fetch.go:56 > Fetched instruction: 0x0000005d
 Stage=Fetch
<nil> TRC pkg/cpu/fetch.go:61 > Increasing ProgramCounter to: 9 Stage=Fetch
<nil> TRC pkg/cpu/pipeline.go:67 > canFetch: true

<nil> TRC pkg/cpu/fetch.go:83 > Advancing to next stage with instruction: 0x0000005d Stage=Fetch
<nil> TRC pkg/cpu/decode.go:170 > Advancing to next stage with instruction: &{rawInstruction:621 BaseInstruction:{OpType:3 Rd:0 ALU:0 Rs:0 RMem:6 CtrlFlag:1 CtrlMode:0 MemMode:0 Imm:0} Operand:0 Result:0 RDestAux:0 DestMemAddr:9 BranchTaken:false WriteBack:true}
 Stage=Decode
<nil> TRC pkg/cpu/execute.go:292 > Advancing to next stage with instruction: &{rawInstruction:7201 BaseInstruction:{OpType:0 Rd:2 ALU:14 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:0} Operand:0 Result:0 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:false}
 Stage=Execute
<nil> TRC pkg/cpu/memory.go:118 > Advancing to next stage with instruction: <nil>
 Stage=Memory
<nil> TRC pkg/cpu/writeback.go:88 > Got with instruction: <nil>
 Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:39 > No current instruction to process, returning early Stage=WriteBack
<nil> TRC pkg/cpu/memory.go:56 > Current instruction is not a load/store type, skipping memory stage execution &{rawInstruction:7201 BaseInstruction:{OpType:0 Rd:2 ALU:14 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:0} Operand:0 Result:0 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:false}
 Stage=Memory
<nil> TRC pkg/cpu/execute.go:168 > calculated memory address: 9 Stage=Execute
<nil> TRC pkg/cpu/decode.go:69 > Decoded instruction: &{rawInstruction:93 BaseInstruction:{OpType:3 Rd:0 ALU:0 Rs:0 RMem:5 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:0} Operand:0 Result:0 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:false}
 Stage=Decode
<nil> TRC pkg/cpu/decode.go:155 > Decoded filled instruction: &{rawInstruction:93 BaseInstruction:{OpType:3 Rd:0 ALU:0 Rs:0 RMem:5 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:0} Operand:0 Result:0 RDestAux:0 DestMemAddr:4 BranchTaken:false WriteBack:true}
 Stage=Decode
<nil> TRC pkg/cpu/fetch.go:56 > Fetched instruction: 0xbeef0a11
 Stage=Fetch
<nil> TRC pkg/cpu/fetch.go:61 > Increasing ProgramCounter to: 10 Stage=Fetch
<nil> TRC pkg/cpu/pipeline.go:67 > canFetch: true

<nil> TRC pkg/cpu/fetch.go:83 > Advancing to next stage with instruction: 0xbeef0a11 Stage=Fetch
<nil> TRC pkg/cpu/decode.go:170 > Advancing to next stage with instruction: &{rawInstruction:93 BaseInstruction:{OpType:3 Rd:0 ALU:0 Rs:0 RMem:5 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:0} Operand:0 Result:0 RDestAux:0 DestMemAddr:4 BranchTaken:false WriteBack:true}
 Stage=Decode
<nil> TRC pkg/cpu/execute.go:292 > Advancing to next stage with instruction: &{rawInstruction:621 BaseInstruction:{OpType:3 Rd:0 ALU:0 Rs:0 RMem:6 CtrlFlag:1 CtrlMode:0 MemMode:0 Imm:0} Operand:0 Result:0 RDestAux:0 DestMemAddr:9 BranchTaken:true WriteBack:true}
 Stage=Execute
<nil> TRC pkg/cpu/memory.go:118 > Advancing to next stage with instruction: &{rawInstruction:7201 BaseInstruction:{OpType:0 Rd:2 ALU:14 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:0} Operand:0 Result:0 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:false}
 Stage=Memory
<nil> TRC pkg/cpu/writeback.go:88 > Got with instruction: &{rawInstruction:7201 BaseInstruction:{OpType:0 Rd:2 ALU:14 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:0} Operand:0 Result:0 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:false}
 Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:43 > Processing instruction: &{rawInstruction:7201 BaseInstruction:{OpType:0 Rd:2 ALU:14 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:0} Operand:0 Result:0 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:false}
 Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:77 > No write-back required for this instruction Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:79 > Write back completed for instruction: &{rawInstruction:7201 BaseInstruction:{OpType:0 Rd:2 ALU:14 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:0} Operand:0 Result:0 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:false}
 Stage=WriteBack
<nil> TRC pkg/cpu/memory.go:56 > Current instruction is not a load/store type, skipping memory stage execution &{rawInstruction:621 BaseInstruction:{OpType:3 Rd:0 ALU:0 Rs:0 RMem:6 CtrlFlag:1 CtrlMode:0 MemMode:0 Imm:0} Operand:0 Result:0 RDestAux:0 DestMemAddr:9 BranchTaken:true WriteBack:true}
 Stage=Memory
<nil> TRC pkg/cpu/execute.go:168 > calculated memory address: 4 Stage=Execute
<nil> TRC pkg/cpu/decode.go:69 > Decoded instruction: &{rawInstruction:3203336721 BaseInstruction:{OpType:0 Rd:1 ALU:5 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:-16657} Operand:0 Result:0 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:false}
 Stage=Decode
<nil> TRC pkg/cpu/decode.go:155 > Decoded filled instruction: &{rawInstruction:3203336721 BaseInstruction:{OpType:0 Rd:1 ALU:5 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:-16657} Operand:4294950639 Result:0 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=Decode
<nil> TRC pkg/cpu/fetch.go:56 > Fetched instruction: 0x00000419
 Stage=Fetch
<nil> TRC pkg/cpu/fetch.go:61 > Increasing ProgramCounter to: 11 Stage=Fetch
<nil> TRC pkg/cpu/pipeline.go:67 > canFetch: true

<nil> TRC pkg/cpu/fetch.go:83 > Advancing to next stage with instruction: 0x00000419 Stage=Fetch
<nil> TRC pkg/cpu/decode.go:170 > Advancing to next stage with instruction: &{rawInstruction:3203336721 BaseInstruction:{OpType:0 Rd:1 ALU:5 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:-16657} Operand:4294950639 Result:0 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=Decode
<nil> TRC pkg/cpu/execute.go:292 > Advancing to next stage with instruction: &{rawInstruction:93 BaseInstruction:{OpType:3 Rd:0 ALU:0 Rs:0 RMem:5 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:0} Operand:0 Result:0 RDestAux:0 DestMemAddr:4 BranchTaken:false WriteBack:true}
 Stage=Execute
<nil> TRC pkg/cpu/memory.go:118 > Advancing to next stage with instruction: &{rawInstruction:621 BaseInstruction:{OpType:3 Rd:0 ALU:0 Rs:0 RMem:6 CtrlFlag:1 CtrlMode:0 MemMode:0 Imm:0} Operand:0 Result:0 RDestAux:0 DestMemAddr:9 BranchTaken:true WriteBack:true}
 Stage=Memory
<nil> TRC pkg/cpu/writeback.go:88 > Got with instruction: &{rawInstruction:621 BaseInstruction:{OpType:3 Rd:0 ALU:0 Rs:0 RMem:6 CtrlFlag:1 CtrlMode:0 MemMode:0 Imm:0} Operand:0 Result:0 RDestAux:0 DestMemAddr:9 BranchTaken:true WriteBack:true}
 Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:43 > Processing instruction: &{rawInstruction:621 BaseInstruction:{OpType:3 Rd:0 ALU:0 Rs:0 RMem:6 CtrlFlag:1 CtrlMode:0 MemMode:0 Imm:0} Operand:0 Result:0 RDestAux:0 DestMemAddr:9 BranchTaken:true WriteBack:true}
 Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:50 > Control instruction detected Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:59 > Writing to Program Counter directly from control instruction to 9
 Stage=WriteBack
<nil> TRC pkg/cpu/fetch.go:95 > Squashing instruction: <nil>
 Stage=Fetch
<nil> TRC pkg/cpu/decode.go:182 > Squashing instruction: &{rawInstruction:1049 BaseInstruction:{OpType:0 Rd:0 ALU:0 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:0} Operand:0 Result:0 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:false}
 Stage=Decode
<nil> TRC pkg/cpu/execute.go:304 > Squashing instruction: &{rawInstruction:3203336721 BaseInstruction:{OpType:0 Rd:1 ALU:5 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:-16657} Operand:4294950639 Result:0 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=Execute
<nil> TRC pkg/cpu/memory.go:130 > Squashing instruction: &{rawInstruction:93 BaseInstruction:{OpType:3 Rd:0 ALU:0 Rs:0 RMem:5 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:0} Operand:0 Result:0 RDestAux:0 DestMemAddr:4 BranchTaken:false WriteBack:true}
 Stage=Memory
<nil> TRC pkg/cpu/writeback.go:95 > Squashing instruction: &{rawInstruction:621 BaseInstruction:{OpType:3 Rd:0 ALU:0 Rs:0 RMem:6 CtrlFlag:1 CtrlMode:0 MemMode:0 Imm:0} Operand:0 Result:0 RDestAux:0 DestMemAddr:9 BranchTaken:true WriteBack:true}
 Stage=WriteBack
<nil> TRC pkg/cpu/memory.go:52 > No current instruction to process, returning early Stage=Memory
<nil> TRC pkg/cpu/execute.go:258 > No current instruction to process, returning early Stage=Execute
<nil> TRC pkg/cpu/decode.go:61 > No current instruction to process, returning early Stage=Decode
<nil> TRC pkg/cpu/fetch.go:56 > Fetched instruction: 0xbeef0a11
 Stage=Fetch
<nil> TRC pkg/cpu/fetch.go:61 > Increasing ProgramCounter to: 10 Stage=Fetch
<nil> TRC pkg/cpu/pipeline.go:67 > canFetch: true

<nil> TRC pkg/cpu/fetch.go:83 > Advancing to next stage with instruction: 0xbeef0a11 Stage=Fetch
<nil> TRC pkg/cpu/decode.go:170 > Advancing to next stage with instruction: <nil>
 Stage=Decode
<nil> TRC pkg/cpu/execute.go:292 > Advancing to next stage with instruction: <nil>
 Stage=Execute
<nil> TRC pkg/cpu/memory.go:118 > Advancing to next stage with instruction: <nil>
 Stage=Memory
<nil> TRC pkg/cpu/writeback.go:88 > Got with instruction: <nil>
 Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:39 > No current instruction to process, returning early Stage=WriteBack
<nil> TRC pkg/cpu/memory.go:52 > No current instruction to process, returning early Stage=Memory
<nil> TRC pkg/cpu/execute.go:258 > No current instruction to process, returning early Stage=Execute
<nil> TRC pkg/cpu/decode.go:69 > Decoded instruction: &{rawInstruction:3203336721 BaseInstruction:{OpType:0 Rd:1 ALU:5 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:-16657} Operand:0 Result:0 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:false}
 Stage=Decode
<nil> TRC pkg/cpu/decode.go:155 > Decoded filled instruction: &{rawInstruction:3203336721 BaseInstruction:{OpType:0 Rd:1 ALU:5 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:-16657} Operand:4294950639 Result:0 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=Decode
<nil> TRC pkg/cpu/fetch.go:56 > Fetched instruction: 0x00000419
 Stage=Fetch
<nil> TRC pkg/cpu/fetch.go:61 > Increasing ProgramCounter to: 11 Stage=Fetch
<nil> TRC pkg/cpu/pipeline.go:67 > canFetch: true

<nil> TRC pkg/cpu/fetch.go:83 > Advancing to next stage with instruction: 0x00000419 Stage=Fetch
<nil> TRC pkg/cpu/decode.go:170 > Advancing to next stage with instruction: &{rawInstruction:3203336721 BaseInstruction:{OpType:0 Rd:1 ALU:5 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:-16657} Operand:4294950639 Result:0 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=Decode
<nil> TRC pkg/cpu/execute.go:292 > Advancing to next stage with instruction: <nil>
 Stage=Execute
<nil> TRC pkg/cpu/memory.go:118 > Advancing to next stage with instruction: <nil>
 Stage=Memory
<nil> TRC pkg/cpu/writeback.go:88 > Got with instruction: <nil>
 Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:39 > No current instruction to process, returning early Stage=WriteBack
<nil> TRC pkg/cpu/memory.go:52 > No current instruction to process, returning early Stage=Memory
<nil> TRC pkg/cpu/execute.go:103 > ALURI operation result: 4294950639 Stage=Execute
<nil> TRC pkg/cpu/decode.go:69 > Decoded instruction: &{rawInstruction:1049 BaseInstruction:{OpType:2 Rd:1 ALU:0 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:2 Imm:0} Operand:0 Result:0 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:false}
 Stage=Decode
<nil> TRC pkg/cpu/decode.go:155 > Decoded filled instruction: &{rawInstruction:1049 BaseInstruction:{OpType:2 Rd:1 ALU:0 Rs:0 RMem:30 CtrlFlag:0 CtrlMode:0 MemMode:2 Imm:0} Operand:0 Result:0 RDestAux:0 DestMemAddr:20 BranchTaken:false WriteBack:false}
 Stage=Decode
<nil> TRC pkg/cpu/fetch.go:56 > Fetched instruction: 0x00000419
 Stage=Fetch
<nil> TRC pkg/cpu/fetch.go:61 > Increasing ProgramCounter to: 12 Stage=Fetch
<nil> TRC pkg/cpu/pipeline.go:67 > canFetch: true

<nil> TRC pkg/cpu/fetch.go:83 > Advancing to next stage with instruction: 0x00000419 Stage=Fetch
<nil> TRC pkg/cpu/decode.go:170 > Advancing to next stage with instruction: &{rawInstruction:1049 BaseInstruction:{OpType:2 Rd:1 ALU:0 Rs:0 RMem:30 CtrlFlag:0 CtrlMode:0 MemMode:2 Imm:0} Operand:0 Result:0 RDestAux:0 DestMemAddr:20 BranchTaken:false WriteBack:false}
 Stage=Decode
<nil> TRC pkg/cpu/execute.go:292 > Advancing to next stage with instruction: &{rawInstruction:3203336721 BaseInstruction:{OpType:0 Rd:1 ALU:5 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:-16657} Operand:4294950639 Result:4294950639 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=Execute
<nil> TRC pkg/cpu/memory.go:118 > Advancing to next stage with instruction: <nil>
 Stage=Memory
<nil> TRC pkg/cpu/writeback.go:88 > Got with instruction: <nil>
 Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:39 > No current instruction to process, returning early Stage=WriteBack
<nil> TRC pkg/cpu/memory.go:56 > Current instruction is not a load/store type, skipping memory stage execution &{rawInstruction:3203336721 BaseInstruction:{OpType:0 Rd:1 ALU:5 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:-16657} Operand:4294950639 Result:4294950639 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=Memory
<nil> TRC pkg/cpu/execute.go:181 > pop/push Stage=Execute
<nil> TRC pkg/cpu/decode.go:69 > Decoded instruction: &{rawInstruction:1049 BaseInstruction:{OpType:2 Rd:1 ALU:0 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:2 Imm:0} Operand:0 Result:0 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:false}
 Stage=Decode
<nil> TRC pkg/cpu/decode.go:155 > Decoded filled instruction: &{rawInstruction:1049 BaseInstruction:{OpType:2 Rd:1 ALU:0 Rs:0 RMem:30 CtrlFlag:0 CtrlMode:0 MemMode:2 Imm:0} Operand:0 Result:0 RDestAux:0 DestMemAddr:20 BranchTaken:false WriteBack:false}
 Stage=Decode
<nil> TRC pkg/cpu/fetch.go:51 > Fetch failed: WAIT_NEXT_LEVEL Stage=Fetch
<nil> TRC pkg/cpu/pipeline.go:67 > canFetch: true

<nil> TRC pkg/cpu/fetch.go:78 > No instruction fetched, cannot advance Stage=Fetch
<nil> TRC pkg/cpu/decode.go:162 > previous stage Fetch is stalled Stage=Decode
<nil> TRC pkg/cpu/decode.go:170 > Advancing to next stage with instruction: &{rawInstruction:1049 BaseInstruction:{OpType:2 Rd:1 ALU:0 Rs:0 RMem:30 CtrlFlag:0 CtrlMode:0 MemMode:2 Imm:0} Operand:0 Result:0 RDestAux:0 DestMemAddr:20 BranchTaken:false WriteBack:false}
 Stage=Decode
<nil> TRC pkg/cpu/execute.go:292 > Advancing to next stage with instruction: &{rawInstruction:1049 BaseInstruction:{OpType:2 Rd:1 ALU:0 Rs:0 RMem:30 CtrlFlag:0 CtrlMode:0 MemMode:2 Imm:0} Operand:0 Result:0 RDestAux:30 DestMemAddr:20 BranchTaken:false WriteBack:false}
 Stage=Execute
<nil> TRC pkg/cpu/memory.go:118 > Advancing to next stage with instruction: &{rawInstruction:3203336721 BaseInstruction:{OpType:0 Rd:1 ALU:5 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:-16657} Operand:4294950639 Result:4294950639 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=Memory
<nil> TRC pkg/cpu/writeback.go:88 > Got with instruction: &{rawInstruction:3203336721 BaseInstruction:{OpType:0 Rd:1 ALU:5 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:-16657} Operand:4294950639 Result:4294950639 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:43 > Processing instruction: &{rawInstruction:3203336721 BaseInstruction:{OpType:0 Rd:1 ALU:5 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:-16657} Operand:4294950639 Result:4294950639 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:65 > Writing back result: 4294950639 to r1
 Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:67 > Unblocked register r1 for write back
 Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:75 > Written back to rdestaux: 0 0
 Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:79 > Write back completed for instruction: &{rawInstruction:3203336721 BaseInstruction:{OpType:0 Rd:1 ALU:5 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:-16657} Operand:4294950639 Result:4294950639 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=WriteBack
<nil> TRC pkg/cpu/memory.go:59 > [MemoryStage Execute] Processing instruction: &{rawInstruction:1049 BaseInstruction:{OpType:2 Rd:1 ALU:0 Rs:0 RMem:30 CtrlFlag:0 CtrlMode:0 MemMode:2 Imm:0} Operand:0 Result:0 RDestAux:30 DestMemAddr:20 BranchTaken:false WriteBack:false}
 Stage=Memory
<nil> TRC pkg/cpu/memory.go:88 > Failed to store to cache at address 0x14, state: WAIT_NEXT_LEVEL
 Stage=Memory
<nil> TRC pkg/cpu/memory.go:91 > Waiting for cache write at address 0x14
 Stage=Memory
<nil> TRC pkg/cpu/execute.go:181 > pop/push Stage=Execute
<nil> TRC pkg/cpu/decode.go:61 > No current instruction to process, returning early Stage=Decode
<nil> TRC pkg/cpu/fetch.go:51 > Fetch failed: WAIT_NEXT_LEVEL Stage=Fetch
<nil> TRC pkg/cpu/pipeline.go:67 > canFetch: true

<nil> TRC pkg/cpu/fetch.go:78 > No instruction fetched, cannot advance Stage=Fetch
<nil> TRC pkg/cpu/decode.go:162 > previous stage Fetch is stalled Stage=Decode
<nil> TRC pkg/cpu/decode.go:170 > Advancing to next stage with instruction: <nil>
 Stage=Decode
<nil> TRC pkg/cpu/execute.go:297 > Can not advance to Memory, CanAdvance returned false Stage=Execute
<nil> TRC pkg/cpu/memory.go:112 > still waiting for operation, can not advance
 Stage=Memory
<nil> TRC pkg/cpu/writeback.go:85 > previous stage Memory returned is stalled
 Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:39 > No current instruction to process, returning early Stage=WriteBack
<nil> TRC pkg/cpu/memory.go:59 > [MemoryStage Execute] Processing instruction: &{rawInstruction:1049 BaseInstruction:{OpType:2 Rd:1 ALU:0 Rs:0 RMem:30 CtrlFlag:0 CtrlMode:0 MemMode:2 Imm:0} Operand:0 Result:0 RDestAux:30 DestMemAddr:21 BranchTaken:false WriteBack:false}
 Stage=Memory
<nil> TRC pkg/cpu/execute.go:181 > pop/push Stage=Execute
<nil> TRC pkg/cpu/decode.go:61 > No current instruction to process, returning early Stage=Decode
<nil> TRC pkg/cpu/fetch.go:51 > Fetch failed: WAIT_NEXT_LEVEL Stage=Fetch
<nil> TRC pkg/cpu/pipeline.go:67 > canFetch: true

<nil> TRC pkg/cpu/fetch.go:78 > No instruction fetched, cannot advance Stage=Fetch
<nil> TRC pkg/cpu/decode.go:162 > previous stage Fetch is stalled Stage=Decode
<nil> TRC pkg/cpu/decode.go:170 > Advancing to next stage with instruction: <nil>
 Stage=Decode
<nil> TRC pkg/cpu/execute.go:297 > Can not advance to Memory, CanAdvance returned false Stage=Execute
<nil> TRC pkg/cpu/memory.go:112 > still waiting for operation, can not advance
 Stage=Memory
<nil> TRC pkg/cpu/writeback.go:85 > previous stage Memory returned is stalled
 Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:39 > No current instruction to process, returning early Stage=WriteBack
<nil> TRC pkg/cpu/memory.go:59 > [MemoryStage Execute] Processing instruction: &{rawInstruction:1049 BaseInstruction:{OpType:2 Rd:1 ALU:0 Rs:0 RMem:30 CtrlFlag:0 CtrlMode:0 MemMode:2 Imm:0} Operand:0 Result:0 RDestAux:30 DestMemAddr:21 BranchTaken:false WriteBack:false}
 Stage=Memory
<nil> TRC pkg/cpu/memory.go:88 > Failed to store to cache at address 0x15, state: WAIT_NEXT_LEVEL
 Stage=Memory
<nil> TRC pkg/cpu/memory.go:91 > Waiting for cache write at address 0x15
 Stage=Memory
<nil> TRC pkg/cpu/execute.go:181 > pop/push Stage=Execute
<nil> TRC pkg/cpu/decode.go:61 > No current instruction to process, returning early Stage=Decode
<nil> TRC pkg/cpu/fetch.go:51 > Fetch failed: WAIT_NEXT_LEVEL Stage=Fetch
<nil> TRC pkg/cpu/pipeline.go:67 > canFetch: true

<nil> TRC pkg/cpu/fetch.go:78 > No instruction fetched, cannot advance Stage=Fetch
<nil> TRC pkg/cpu/decode.go:162 > previous stage Fetch is stalled Stage=Decode
<nil> TRC pkg/cpu/decode.go:170 > Advancing to next stage with instruction: <nil>
 Stage=Decode
<nil> TRC pkg/cpu/execute.go:297 > Can not advance to Memory, CanAdvance returned false Stage=Execute
<nil> TRC pkg/cpu/memory.go:112 > still waiting for operation, can not advance
 Stage=Memory
<nil> TRC pkg/cpu/writeback.go:85 > previous stage Memory returned is stalled
 Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:39 > No current instruction to process, returning early Stage=WriteBack
<nil> TRC pkg/cpu/memory.go:59 > [MemoryStage Execute] Processing instruction: &{rawInstruction:1049 BaseInstruction:{OpType:2 Rd:1 ALU:0 Rs:0 RMem:30 CtrlFlag:0 CtrlMode:0 MemMode:2 Imm:0} Operand:0 Result:0 RDestAux:30 DestMemAddr:22 BranchTaken:false WriteBack:false}
 Stage=Memory
<nil> TRC pkg/cpu/execute.go:181 > pop/push Stage=Execute
<nil> TRC pkg/cpu/decode.go:61 > No current instruction to process, returning early Stage=Decode
<nil> TRC pkg/cpu/fetch.go:51 > Fetch failed: WAIT_NEXT_LEVEL Stage=Fetch
<nil> TRC pkg/cpu/pipeline.go:67 > canFetch: true

<nil> TRC pkg/cpu/fetch.go:78 > No instruction fetched, cannot advance Stage=Fetch
<nil> TRC pkg/cpu/decode.go:162 > previous stage Fetch is stalled Stage=Decode
<nil> TRC pkg/cpu/decode.go:170 > Advancing to next stage with instruction: <nil>
 Stage=Decode
<nil> TRC pkg/cpu/execute.go:297 > Can not advance to Memory, CanAdvance returned false Stage=Execute
<nil> TRC pkg/cpu/memory.go:112 > still waiting for operation, can not advance
 Stage=Memory
<nil> TRC pkg/cpu/writeback.go:85 > previous stage Memory returned is stalled
 Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:39 > No current instruction to process, returning early Stage=WriteBack
<nil> TRC pkg/cpu/memory.go:59 > [MemoryStage Execute] Processing instruction: &{rawInstruction:1049 BaseInstruction:{OpType:2 Rd:1 ALU:0 Rs:0 RMem:30 CtrlFlag:0 CtrlMode:0 MemMode:2 Imm:0} Operand:0 Result:0 RDestAux:30 DestMemAddr:22 BranchTaken:false WriteBack:false}
 Stage=Memory
<nil> TRC pkg/cpu/memory.go:88 > Failed to store to cache at address 0x16, state: WAIT_NEXT_LEVEL
 Stage=Memory
<nil> TRC pkg/cpu/memory.go:91 > Waiting for cache write at address 0x16
 Stage=Memory
<nil> TRC pkg/cpu/execute.go:181 > pop/push Stage=Execute
<nil> TRC pkg/cpu/decode.go:61 > No current instruction to process, returning early Stage=Decode
<nil> TRC pkg/cpu/fetch.go:51 > Fetch failed: WAIT_NEXT_LEVEL Stage=Fetch
<nil> TRC pkg/cpu/pipeline.go:67 > canFetch: true

<nil> TRC pkg/cpu/fetch.go:78 > No instruction fetched, cannot advance Stage=Fetch
<nil> TRC pkg/cpu/decode.go:162 > previous stage Fetch is stalled Stage=Decode
<nil> TRC pkg/cpu/decode.go:170 > Advancing to next stage with instruction: <nil>
 Stage=Decode
<nil> TRC pkg/cpu/execute.go:297 > Can not advance to Memory, CanAdvance returned false Stage=Execute
<nil> TRC pkg/cpu/memory.go:112 > still waiting for operation, can not advance
 Stage=Memory
<nil> TRC pkg/cpu/writeback.go:85 > previous stage Memory returned is stalled
 Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:39 > No current instruction to process, returning early Stage=WriteBack
<nil> TRC pkg/cpu/memory.go:59 > [MemoryStage Execute] Processing instruction: &{rawInstruction:1049 BaseInstruction:{OpType:2 Rd:1 ALU:0 Rs:0 RMem:30 CtrlFlag:0 CtrlMode:0 MemMode:2 Imm:0} Operand:0 Result:0 RDestAux:30 DestMemAddr:23 BranchTaken:false WriteBack:false}
 Stage=Memory
<nil> TRC pkg/cpu/execute.go:181 > pop/push Stage=Execute
<nil> TRC pkg/cpu/decode.go:61 > No current instruction to process, returning early Stage=Decode
<nil> TRC pkg/cpu/fetch.go:51 > Fetch failed: WAIT_NEXT_LEVEL Stage=Fetch
<nil> TRC pkg/cpu/pipeline.go:67 > canFetch: true

<nil> TRC pkg/cpu/fetch.go:78 > No instruction fetched, cannot advance Stage=Fetch
<nil> TRC pkg/cpu/decode.go:162 > previous stage Fetch is stalled Stage=Decode
<nil> TRC pkg/cpu/decode.go:170 > Advancing to next stage with instruction: <nil>
 Stage=Decode
<nil> TRC pkg/cpu/execute.go:297 > Can not advance to Memory, CanAdvance returned false Stage=Execute
<nil> TRC pkg/cpu/memory.go:112 > still waiting for operation, can not advance
 Stage=Memory
<nil> TRC pkg/cpu/writeback.go:85 > previous stage Memory returned is stalled
 Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:39 > No current instruction to process, returning early Stage=WriteBack
<nil> TRC pkg/cpu/memory.go:59 > [MemoryStage Execute] Processing instruction: &{rawInstruction:1049 BaseInstruction:{OpType:2 Rd:1 ALU:0 Rs:0 RMem:30 CtrlFlag:0 CtrlMode:0 MemMode:2 Imm:0} Operand:0 Result:0 RDestAux:30 DestMemAddr:23 BranchTaken:false WriteBack:false}
 Stage=Memory
<nil> TRC pkg/cpu/memory.go:88 > Failed to store to cache at address 0x17, state: WAIT_NEXT_LEVEL
 Stage=Memory
<nil> TRC pkg/cpu/memory.go:91 > Waiting for cache write at address 0x17
 Stage=Memory
<nil> TRC pkg/cpu/execute.go:181 > pop/push Stage=Execute
<nil> TRC pkg/cpu/decode.go:61 > No current instruction to process, returning early Stage=Decode
<nil> TRC pkg/cpu/fetch.go:51 > Fetch failed: WAIT_NEXT_LEVEL Stage=Fetch
<nil> TRC pkg/cpu/pipeline.go:67 > canFetch: true

<nil> TRC pkg/cpu/fetch.go:78 > No instruction fetched, cannot advance Stage=Fetch
<nil> TRC pkg/cpu/decode.go:162 > previous stage Fetch is stalled Stage=Decode
<nil> TRC pkg/cpu/decode.go:170 > Advancing to next stage with instruction: <nil>
 Stage=Decode
<nil> TRC pkg/cpu/execute.go:297 > Can not advance to Memory, CanAdvance returned false Stage=Execute
<nil> TRC pkg/cpu/memory.go:112 > still waiting for operation, can not advance
 Stage=Memory
<nil> TRC pkg/cpu/writeback.go:85 > previous stage Memory returned is stalled
 Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:39 > No current instruction to process, returning early Stage=WriteBack
<nil> TRC pkg/cpu/memory.go:59 > [MemoryStage Execute] Processing instruction: &{rawInstruction:1049 BaseInstruction:{OpType:2 Rd:1 ALU:0 Rs:0 RMem:30 CtrlFlag:0 CtrlMode:0 MemMode:2 Imm:0} Operand:0 Result:0 RDestAux:30 DestMemAddr:24 BranchTaken:false WriteBack:false}
 Stage=Memory
<nil> TRC pkg/cpu/execute.go:181 > pop/push Stage=Execute
<nil> TRC pkg/cpu/decode.go:61 > No current instruction to process, returning early Stage=Decode
<nil> TRC pkg/cpu/fetch.go:51 > Fetch failed: WAIT_NEXT_LEVEL Stage=Fetch
<nil> TRC pkg/cpu/pipeline.go:67 > canFetch: true

<nil> TRC pkg/cpu/fetch.go:78 > No instruction fetched, cannot advance Stage=Fetch
<nil> TRC pkg/cpu/decode.go:162 > previous stage Fetch is stalled Stage=Decode
<nil> TRC pkg/cpu/decode.go:170 > Advancing to next stage with instruction: <nil>
 Stage=Decode
<nil> TRC pkg/cpu/execute.go:297 > Can not advance to Memory, CanAdvance returned false Stage=Execute
<nil> TRC pkg/cpu/memory.go:112 > still waiting for operation, can not advance
 Stage=Memory
<nil> TRC pkg/cpu/writeback.go:85 > previous stage Memory returned is stalled
 Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:39 > No current instruction to process, returning early Stage=WriteBack
<nil> TRC pkg/cpu/memory.go:59 > [MemoryStage Execute] Processing instruction: &{rawInstruction:1049 BaseInstruction:{OpType:2 Rd:1 ALU:0 Rs:0 RMem:30 CtrlFlag:0 CtrlMode:0 MemMode:2 Imm:0} Operand:0 Result:0 RDestAux:30 DestMemAddr:24 BranchTaken:false WriteBack:false}
 Stage=Memory
<nil> TRC pkg/cpu/memory.go:88 > Failed to store to cache at address 0x18, state: WAIT_NEXT_LEVEL
 Stage=Memory
<nil> TRC pkg/cpu/memory.go:91 > Waiting for cache write at address 0x18
 Stage=Memory
<nil> TRC pkg/cpu/execute.go:181 > pop/push Stage=Execute
<nil> TRC pkg/cpu/decode.go:61 > No current instruction to process, returning early Stage=Decode
<nil> TRC pkg/cpu/fetch.go:51 > Fetch failed: WAIT_NEXT_LEVEL Stage=Fetch
<nil> TRC pkg/cpu/pipeline.go:67 > canFetch: true

<nil> TRC pkg/cpu/fetch.go:78 > No instruction fetched, cannot advance Stage=Fetch
<nil> TRC pkg/cpu/decode.go:162 > previous stage Fetch is stalled Stage=Decode
<nil> TRC pkg/cpu/decode.go:170 > Advancing to next stage with instruction: <nil>
 Stage=Decode
<nil> TRC pkg/cpu/execute.go:297 > Can not advance to Memory, CanAdvance returned false Stage=Execute
<nil> TRC pkg/cpu/memory.go:112 > still waiting for operation, can not advance
 Stage=Memory
<nil> TRC pkg/cpu/writeback.go:85 > previous stage Memory returned is stalled
 Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:39 > No current instruction to process, returning early Stage=WriteBack
<nil> TRC pkg/cpu/memory.go:59 > [MemoryStage Execute] Processing instruction: &{rawInstruction:1049 BaseInstruction:{OpType:2 Rd:1 ALU:0 Rs:0 RMem:30 CtrlFlag:0 CtrlMode:0 MemMode:2 Imm:0} Operand:0 Result:0 RDestAux:30 DestMemAddr:25 BranchTaken:false WriteBack:false}
 Stage=Memory
<nil> TRC pkg/cpu/execute.go:181 > pop/push Stage=Execute
<nil> TRC pkg/cpu/decode.go:61 > No current instruction to process, returning early Stage=Decode
<nil> TRC pkg/cpu/fetch.go:51 > Fetch failed: WAIT_NEXT_LEVEL Stage=Fetch
<nil> TRC pkg/cpu/pipeline.go:67 > canFetch: true

<nil> TRC pkg/cpu/fetch.go:78 > No instruction fetched, cannot advance Stage=Fetch
<nil> TRC pkg/cpu/decode.go:162 > previous stage Fetch is stalled Stage=Decode
<nil> TRC pkg/cpu/decode.go:170 > Advancing to next stage with instruction: <nil>
 Stage=Decode
<nil> TRC pkg/cpu/execute.go:297 > Can not advance to Memory, CanAdvance returned false Stage=Execute
<nil> TRC pkg/cpu/memory.go:112 > still waiting for operation, can not advance
 Stage=Memory
<nil> TRC pkg/cpu/writeback.go:85 > previous stage Memory returned is stalled
 Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:39 > No current instruction to process, returning early Stage=WriteBack
<nil> TRC pkg/cpu/memory.go:59 > [MemoryStage Execute] Processing instruction: &{rawInstruction:1049 BaseInstruction:{OpType:2 Rd:1 ALU:0 Rs:0 RMem:30 CtrlFlag:0 CtrlMode:0 MemMode:2 Imm:0} Operand:0 Result:0 RDestAux:30 DestMemAddr:25 BranchTaken:false WriteBack:false}
 Stage=Memory
<nil> TRC pkg/cpu/memory.go:88 > Failed to store to cache at address 0x19, state: WAIT_NEXT_LEVEL
 Stage=Memory
<nil> TRC pkg/cpu/memory.go:91 > Waiting for cache write at address 0x19
 Stage=Memory
<nil> TRC pkg/cpu/execute.go:181 > pop/push Stage=Execute
<nil> TRC pkg/cpu/decode.go:61 > No current instruction to process, returning early Stage=Decode
<nil> TRC pkg/cpu/fetch.go:51 > Fetch failed: WAIT_NEXT_LEVEL Stage=Fetch
<nil> TRC pkg/cpu/pipeline.go:67 > canFetch: true

<nil> TRC pkg/cpu/fetch.go:78 > No instruction fetched, cannot advance Stage=Fetch
<nil> TRC pkg/cpu/decode.go:162 > previous stage Fetch is stalled Stage=Decode
<nil> TRC pkg/cpu/decode.go:170 > Advancing to next stage with instruction: <nil>
 Stage=Decode
<nil> TRC pkg/cpu/execute.go:297 > Can not advance to Memory, CanAdvance returned false Stage=Execute
<nil> TRC pkg/cpu/memory.go:112 > still waiting for operation, can not advance
 Stage=Memory
<nil> TRC pkg/cpu/writeback.go:85 > previous stage Memory returned is stalled
 Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:39 > No current instruction to process, returning early Stage=WriteBack
<nil> TRC pkg/cpu/memory.go:59 > [MemoryStage Execute] Processing instruction: &{rawInstruction:1049 BaseInstruction:{OpType:2 Rd:1 ALU:0 Rs:0 RMem:30 CtrlFlag:0 CtrlMode:0 MemMode:2 Imm:0} Operand:0 Result:0 RDestAux:30 DestMemAddr:26 BranchTaken:false WriteBack:false}
 Stage=Memory
<nil> TRC pkg/cpu/execute.go:181 > pop/push Stage=Execute
<nil> TRC pkg/cpu/decode.go:61 > No current instruction to process, returning early Stage=Decode
<nil> TRC pkg/cpu/fetch.go:51 > Fetch failed: WAIT_NEXT_LEVEL Stage=Fetch
<nil> TRC pkg/cpu/pipeline.go:67 > canFetch: true

<nil> TRC pkg/cpu/fetch.go:78 > No instruction fetched, cannot advance Stage=Fetch
<nil> TRC pkg/cpu/decode.go:162 > previous stage Fetch is stalled Stage=Decode
<nil> TRC pkg/cpu/decode.go:170 > Advancing to next stage with instruction: <nil>
 Stage=Decode
<nil> TRC pkg/cpu/execute.go:297 > Can not advance to Memory, CanAdvance returned false Stage=Execute
<nil> TRC pkg/cpu/memory.go:112 > still waiting for operation, can not advance
 Stage=Memory
<nil> TRC pkg/cpu/writeback.go:85 > previous stage Memory returned is stalled
 Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:39 > No current instruction to process, returning early Stage=WriteBack
<nil> TRC pkg/cpu/memory.go:59 > [MemoryStage Execute] Processing instruction: &{rawInstruction:1049 BaseInstruction:{OpType:2 Rd:1 ALU:0 Rs:0 RMem:30 CtrlFlag:0 CtrlMode:0 MemMode:2 Imm:0} Operand:0 Result:0 RDestAux:30 DestMemAddr:26 BranchTaken:false WriteBack:false}
 Stage=Memory
<nil> TRC pkg/cpu/memory.go:88 > Failed to store to cache at address 0x1A, state: WAIT_NEXT_LEVEL
 Stage=Memory
<nil> TRC pkg/cpu/memory.go:91 > Waiting for cache write at address 0x1A
 Stage=Memory
<nil> TRC pkg/cpu/execute.go:181 > pop/push Stage=Execute
<nil> TRC pkg/cpu/decode.go:61 > No current instruction to process, returning early Stage=Decode
<nil> TRC pkg/cpu/fetch.go:51 > Fetch failed: WAIT_NEXT_LEVEL Stage=Fetch
<nil> TRC pkg/cpu/pipeline.go:67 > canFetch: true

<nil> TRC pkg/cpu/fetch.go:78 > No instruction fetched, cannot advance Stage=Fetch
<nil> TRC pkg/cpu/decode.go:162 > previous stage Fetch is stalled Stage=Decode
<nil> TRC pkg/cpu/decode.go:170 > Advancing to next stage with instruction: <nil>
 Stage=Decode
<nil> TRC pkg/cpu/execute.go:297 > Can not advance to Memory, CanAdvance returned false Stage=Execute
<nil> TRC pkg/cpu/memory.go:112 > still waiting for operation, can not advance
 Stage=Memory
<nil> TRC pkg/cpu/writeback.go:85 > previous stage Memory returned is stalled
 Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:39 > No current instruction to process, returning early Stage=WriteBack
<nil> TRC pkg/cpu/memory.go:59 > [MemoryStage Execute] Processing instruction: &{rawInstruction:1049 BaseInstruction:{OpType:2 Rd:1 ALU:0 Rs:0 RMem:30 CtrlFlag:0 CtrlMode:0 MemMode:2 Imm:0} Operand:0 Result:0 RDestAux:30 DestMemAddr:27 BranchTaken:false WriteBack:false}
 Stage=Memory
<nil> TRC pkg/cpu/execute.go:181 > pop/push Stage=Execute
<nil> TRC pkg/cpu/decode.go:61 > No current instruction to process, returning early Stage=Decode
<nil> TRC pkg/cpu/fetch.go:51 > Fetch failed: WAIT_NEXT_LEVEL Stage=Fetch
<nil> TRC pkg/cpu/pipeline.go:67 > canFetch: true

<nil> TRC pkg/cpu/fetch.go:78 > No instruction fetched, cannot advance Stage=Fetch
<nil> TRC pkg/cpu/decode.go:162 > previous stage Fetch is stalled Stage=Decode
<nil> TRC pkg/cpu/decode.go:170 > Advancing to next stage with instruction: <nil>
 Stage=Decode
<nil> TRC pkg/cpu/execute.go:297 > Can not advance to Memory, CanAdvance returned false Stage=Execute
<nil> TRC pkg/cpu/memory.go:112 > still waiting for operation, can not advance
 Stage=Memory
<nil> TRC pkg/cpu/writeback.go:85 > previous stage Memory returned is stalled
 Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:39 > No current instruction to process, returning early Stage=WriteBack
<nil> TRC pkg/cpu/memory.go:59 > [MemoryStage Execute] Processing instruction: &{rawInstruction:1049 BaseInstruction:{OpType:2 Rd:1 ALU:0 Rs:0 RMem:30 CtrlFlag:0 CtrlMode:0 MemMode:2 Imm:0} Operand:0 Result:0 RDestAux:30 DestMemAddr:27 BranchTaken:false WriteBack:false}
 Stage=Memory
<nil> TRC pkg/cpu/memory.go:88 > Failed to store to cache at address 0x1B, state: WAIT_NEXT_LEVEL
 Stage=Memory
<nil> TRC pkg/cpu/memory.go:91 > Waiting for cache write at address 0x1B
 Stage=Memory
<nil> TRC pkg/cpu/execute.go:181 > pop/push Stage=Execute
<nil> TRC pkg/cpu/decode.go:61 > No current instruction to process, returning early Stage=Decode
<nil> TRC pkg/cpu/fetch.go:51 > Fetch failed: WAIT_NEXT_LEVEL Stage=Fetch
<nil> TRC pkg/cpu/pipeline.go:67 > canFetch: true

<nil> TRC pkg/cpu/fetch.go:78 > No instruction fetched, cannot advance Stage=Fetch
<nil> TRC pkg/cpu/decode.go:162 > previous stage Fetch is stalled Stage=Decode
<nil> TRC pkg/cpu/decode.go:170 > Advancing to next stage with instruction: <nil>
 Stage=Decode
<nil> TRC pkg/cpu/execute.go:297 > Can not advance to Memory, CanAdvance returned false Stage=Execute
<nil> TRC pkg/cpu/memory.go:112 > still waiting for operation, can not advance
 Stage=Memory
<nil> TRC pkg/cpu/writeback.go:85 > previous stage Memory returned is stalled
 Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:39 > No current instruction to process, returning early Stage=WriteBack
<nil> TRC pkg/cpu/memory.go:59 > [MemoryStage Execute] Processing instruction: &{rawInstruction:1049 BaseInstruction:{OpType:2 Rd:1 ALU:0 Rs:0 RMem:30 CtrlFlag:0 CtrlMode:0 MemMode:2 Imm:0} Operand:0 Result:0 RDestAux:30 DestMemAddr:28 BranchTaken:false WriteBack:false}
 Stage=Memory
<nil> TRC pkg/cpu/execute.go:181 > pop/push Stage=Execute
<nil> TRC pkg/cpu/decode.go:61 > No current instruction to process, returning early Stage=Decode
<nil> TRC pkg/cpu/fetch.go:51 > Fetch failed: WAIT_NEXT_LEVEL Stage=Fetch
<nil> TRC pkg/cpu/pipeline.go:67 > canFetch: true

<nil> TRC pkg/cpu/fetch.go:78 > No instruction fetched, cannot advance Stage=Fetch
<nil> TRC pkg/cpu/decode.go:162 > previous stage Fetch is stalled Stage=Decode
<nil> TRC pkg/cpu/decode.go:170 > Advancing to next stage with instruction: <nil>
 Stage=Decode
<nil> TRC pkg/cpu/execute.go:297 > Can not advance to Memory, CanAdvance returned false Stage=Execute
<nil> TRC pkg/cpu/memory.go:112 > still waiting for operation, can not advance
 Stage=Memory
<nil> TRC pkg/cpu/writeback.go:85 > previous stage Memory returned is stalled
 Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:39 > No current instruction to process, returning early Stage=WriteBack
<nil> TRC pkg/cpu/memory.go:59 > [MemoryStage Execute] Processing instruction: &{rawInstruction:1049 BaseInstruction:{OpType:2 Rd:1 ALU:0 Rs:0 RMem:30 CtrlFlag:0 CtrlMode:0 MemMode:2 Imm:0} Operand:0 Result:0 RDestAux:30 DestMemAddr:28 BranchTaken:false WriteBack:false}
 Stage=Memory
<nil> TRC pkg/cpu/memory.go:88 > Failed to store to cache at address 0x1C, state: WAIT_NEXT_LEVEL
 Stage=Memory
<nil> TRC pkg/cpu/memory.go:91 > Waiting for cache write at address 0x1C
 Stage=Memory
<nil> TRC pkg/cpu/execute.go:181 > pop/push Stage=Execute
<nil> TRC pkg/cpu/decode.go:61 > No current instruction to process, returning early Stage=Decode
<nil> TRC pkg/cpu/fetch.go:51 > Fetch failed: WAIT_NEXT_LEVEL Stage=Fetch
<nil> TRC pkg/cpu/pipeline.go:67 > canFetch: true

<nil> TRC pkg/cpu/fetch.go:78 > No instruction fetched, cannot advance Stage=Fetch
<nil> TRC pkg/cpu/decode.go:162 > previous stage Fetch is stalled Stage=Decode
<nil> TRC pkg/cpu/decode.go:170 > Advancing to next stage with instruction: <nil>
 Stage=Decode
<nil> TRC pkg/cpu/execute.go:297 > Can not advance to Memory, CanAdvance returned false Stage=Execute
<nil> TRC pkg/cpu/memory.go:112 > still waiting for operation, can not advance
 Stage=Memory
<nil> TRC pkg/cpu/writeback.go:85 > previous stage Memory returned is stalled
 Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:39 > No current instruction to process, returning early Stage=WriteBack
<nil> TRC pkg/cpu/memory.go:59 > [MemoryStage Execute] Processing instruction: &{rawInstruction:1049 BaseInstruction:{OpType:2 Rd:1 ALU:0 Rs:0 RMem:30 CtrlFlag:0 CtrlMode:0 MemMode:2 Imm:0} Operand:0 Result:0 RDestAux:30 DestMemAddr:29 BranchTaken:false WriteBack:false}
 Stage=Memory
<nil> TRC pkg/cpu/execute.go:181 > pop/push Stage=Execute
<nil> TRC pkg/cpu/decode.go:61 > No current instruction to process, returning early Stage=Decode
<nil> TRC pkg/cpu/fetch.go:51 > Fetch failed: WAIT_NEXT_LEVEL Stage=Fetch
<nil> TRC pkg/cpu/pipeline.go:67 > canFetch: true

<nil> TRC pkg/cpu/fetch.go:78 > No instruction fetched, cannot advance Stage=Fetch
<nil> TRC pkg/cpu/decode.go:162 > previous stage Fetch is stalled Stage=Decode
<nil> TRC pkg/cpu/decode.go:170 > Advancing to next stage with instruction: <nil>
 Stage=Decode
<nil> TRC pkg/cpu/execute.go:297 > Can not advance to Memory, CanAdvance returned false Stage=Execute
<nil> TRC pkg/cpu/memory.go:112 > still waiting for operation, can not advance
 Stage=Memory
<nil> TRC pkg/cpu/writeback.go:85 > previous stage Memory returned is stalled
 Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:39 > No current instruction to process, returning early Stage=WriteBack
<nil> TRC pkg/cpu/memory.go:59 > [MemoryStage Execute] Processing instruction: &{rawInstruction:1049 BaseInstruction:{OpType:2 Rd:1 ALU:0 Rs:0 RMem:30 CtrlFlag:0 CtrlMode:0 MemMode:2 Imm:0} Operand:0 Result:0 RDestAux:30 DestMemAddr:29 BranchTaken:false WriteBack:false}
 Stage=Memory
<nil> TRC pkg/cpu/memory.go:88 > Failed to store to cache at address 0x1D, state: WAIT_NEXT_LEVEL
 Stage=Memory
<nil> TRC pkg/cpu/memory.go:91 > Waiting for cache write at address 0x1D
 Stage=Memory
<nil> TRC pkg/cpu/execute.go:181 > pop/push Stage=Execute
<nil> TRC pkg/cpu/decode.go:61 > No current instruction to process, returning early Stage=Decode
<nil> TRC pkg/cpu/fetch.go:51 > Fetch failed: WAIT_NEXT_LEVEL Stage=Fetch
<nil> TRC pkg/cpu/pipeline.go:67 > canFetch: true

<nil> TRC pkg/cpu/fetch.go:78 > No instruction fetched, cannot advance Stage=Fetch
<nil> TRC pkg/cpu/decode.go:162 > previous stage Fetch is stalled Stage=Decode
<nil> TRC pkg/cpu/decode.go:170 > Advancing to next stage with instruction: <nil>
 Stage=Decode
<nil> TRC pkg/cpu/execute.go:297 > Can not advance to Memory, CanAdvance returned false Stage=Execute
<nil> TRC pkg/cpu/memory.go:112 > still waiting for operation, can not advance
 Stage=Memory
<nil> TRC pkg/cpu/writeback.go:85 > previous stage Memory returned is stalled
 Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:39 > No current instruction to process, returning early Stage=WriteBack
<nil> TRC pkg/cpu/memory.go:59 > [MemoryStage Execute] Processing instruction: &{rawInstruction:1049 BaseInstruction:{OpType:2 Rd:1 ALU:0 Rs:0 RMem:30 CtrlFlag:0 CtrlMode:0 MemMode:2 Imm:0} Operand:0 Result:0 RDestAux:30 DestMemAddr:30 BranchTaken:false WriteBack:false}
 Stage=Memory
<nil> TRC pkg/cpu/execute.go:181 > pop/push Stage=Execute
<nil> TRC pkg/cpu/decode.go:61 > No current instruction to process, returning early Stage=Decode
<nil> TRC pkg/cpu/fetch.go:51 > Fetch failed: WAIT_NEXT_LEVEL Stage=Fetch
<nil> TRC pkg/cpu/pipeline.go:67 > canFetch: true

<nil> TRC pkg/cpu/fetch.go:78 > No instruction fetched, cannot advance Stage=Fetch
<nil> TRC pkg/cpu/decode.go:162 > previous stage Fetch is stalled Stage=Decode
<nil> TRC pkg/cpu/decode.go:170 > Advancing to next stage with instruction: <nil>
 Stage=Decode
<nil> TRC pkg/cpu/execute.go:297 > Can not advance to Memory, CanAdvance returned false Stage=Execute
<nil> TRC pkg/cpu/memory.go:112 > still waiting for operation, can not advance
 Stage=Memory
<nil> TRC pkg/cpu/writeback.go:85 > previous stage Memory returned is stalled
 Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:39 > No current instruction to process, returning early Stage=WriteBack
<nil> TRC pkg/cpu/memory.go:59 > [MemoryStage Execute] Processing instruction: &{rawInstruction:1049 BaseInstruction:{OpType:2 Rd:1 ALU:0 Rs:0 RMem:30 CtrlFlag:0 CtrlMode:0 MemMode:2 Imm:0} Operand:0 Result:0 RDestAux:30 DestMemAddr:30 BranchTaken:false WriteBack:false}
 Stage=Memory
<nil> TRC pkg/cpu/memory.go:88 > Failed to store to cache at address 0x1E, state: WAIT_NEXT_LEVEL
 Stage=Memory
<nil> TRC pkg/cpu/memory.go:91 > Waiting for cache write at address 0x1E
 Stage=Memory
<nil> TRC pkg/cpu/execute.go:181 > pop/push Stage=Execute
<nil> TRC pkg/cpu/decode.go:61 > No current instruction to process, returning early Stage=Decode
<nil> TRC pkg/cpu/fetch.go:51 > Fetch failed: WAIT_NEXT_LEVEL Stage=Fetch
<nil> TRC pkg/cpu/pipeline.go:67 > canFetch: true

<nil> TRC pkg/cpu/fetch.go:78 > No instruction fetched, cannot advance Stage=Fetch
<nil> TRC pkg/cpu/decode.go:162 > previous stage Fetch is stalled Stage=Decode
<nil> TRC pkg/cpu/decode.go:170 > Advancing to next stage with instruction: <nil>
 Stage=Decode
<nil> TRC pkg/cpu/execute.go:297 > Can not advance to Memory, CanAdvance returned false Stage=Execute
<nil> TRC pkg/cpu/memory.go:112 > still waiting for operation, can not advance
 Stage=Memory
<nil> TRC pkg/cpu/writeback.go:85 > previous stage Memory returned is stalled
 Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:39 > No current instruction to process, returning early Stage=WriteBack
<nil> TRC pkg/cpu/memory.go:59 > [MemoryStage Execute] Processing instruction: &{rawInstruction:1049 BaseInstruction:{OpType:2 Rd:1 ALU:0 Rs:0 RMem:30 CtrlFlag:0 CtrlMode:0 MemMode:2 Imm:0} Operand:0 Result:0 RDestAux:30 DestMemAddr:31 BranchTaken:false WriteBack:false}
 Stage=Memory
<nil> TRC pkg/cpu/execute.go:181 > pop/push Stage=Execute
<nil> TRC pkg/cpu/decode.go:61 > No current instruction to process, returning early Stage=Decode
<nil> TRC pkg/cpu/fetch.go:51 > Fetch failed: WAIT_NEXT_LEVEL Stage=Fetch
<nil> TRC pkg/cpu/pipeline.go:67 > canFetch: true

<nil> TRC pkg/cpu/fetch.go:78 > No instruction fetched, cannot advance Stage=Fetch
<nil> TRC pkg/cpu/decode.go:162 > previous stage Fetch is stalled Stage=Decode
<nil> TRC pkg/cpu/decode.go:170 > Advancing to next stage with instruction: <nil>
 Stage=Decode
<nil> TRC pkg/cpu/execute.go:297 > Can not advance to Memory, CanAdvance returned false Stage=Execute
<nil> TRC pkg/cpu/memory.go:112 > still waiting for operation, can not advance
 Stage=Memory
<nil> TRC pkg/cpu/writeback.go:85 > previous stage Memory returned is stalled
 Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:39 > No current instruction to process, returning early Stage=WriteBack
<nil> TRC pkg/cpu/memory.go:59 > [MemoryStage Execute] Processing instruction: &{rawInstruction:1049 BaseInstruction:{OpType:2 Rd:1 ALU:0 Rs:0 RMem:30 CtrlFlag:0 CtrlMode:0 MemMode:2 Imm:0} Operand:0 Result:0 RDestAux:30 DestMemAddr:31 BranchTaken:false WriteBack:false}
 Stage=Memory
<nil> TRC pkg/cpu/memory.go:88 > Failed to store to cache at address 0x1F, state: WAIT_NEXT_LEVEL
 Stage=Memory
<nil> TRC pkg/cpu/memory.go:91 > Waiting for cache write at address 0x1F
 Stage=Memory
<nil> TRC pkg/cpu/execute.go:181 > pop/push Stage=Execute
<nil> TRC pkg/cpu/decode.go:61 > No current instruction to process, returning early Stage=Decode
<nil> TRC pkg/cpu/fetch.go:51 > Fetch failed: WAIT_NEXT_LEVEL Stage=Fetch
<nil> TRC pkg/cpu/pipeline.go:67 > canFetch: true

<nil> TRC pkg/cpu/fetch.go:78 > No instruction fetched, cannot advance Stage=Fetch
<nil> TRC pkg/cpu/decode.go:162 > previous stage Fetch is stalled Stage=Decode
<nil> TRC pkg/cpu/decode.go:170 > Advancing to next stage with instruction: <nil>
 Stage=Decode
<nil> TRC pkg/cpu/execute.go:297 > Can not advance to Memory, CanAdvance returned false Stage=Execute
<nil> TRC pkg/cpu/memory.go:112 > still waiting for operation, can not advance
 Stage=Memory
<nil> TRC pkg/cpu/writeback.go:85 > previous stage Memory returned is stalled
 Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:39 > No current instruction to process, returning early Stage=WriteBack
<nil> TRC pkg/cpu/memory.go:59 > [MemoryStage Execute] Processing instruction: &{rawInstruction:1049 BaseInstruction:{OpType:2 Rd:1 ALU:0 Rs:0 RMem:30 CtrlFlag:0 CtrlMode:0 MemMode:2 Imm:0} Operand:0 Result:0 RDestAux:30 DestMemAddr:32 BranchTaken:false WriteBack:false}
 Stage=Memory
<nil> TRC pkg/cpu/execute.go:181 > pop/push Stage=Execute
<nil> TRC pkg/cpu/decode.go:61 > No current instruction to process, returning early Stage=Decode
<nil> TRC pkg/cpu/fetch.go:51 > Fetch failed: WAIT_NEXT_LEVEL Stage=Fetch
<nil> TRC pkg/cpu/pipeline.go:67 > canFetch: true

<nil> TRC pkg/cpu/fetch.go:78 > No instruction fetched, cannot advance Stage=Fetch
<nil> TRC pkg/cpu/decode.go:162 > previous stage Fetch is stalled Stage=Decode
<nil> TRC pkg/cpu/decode.go:170 > Advancing to next stage with instruction: <nil>
 Stage=Decode
<nil> TRC pkg/cpu/execute.go:297 > Can not advance to Memory, CanAdvance returned false Stage=Execute
<nil> TRC pkg/cpu/memory.go:112 > still waiting for operation, can not advance
 Stage=Memory
<nil> TRC pkg/cpu/writeback.go:85 > previous stage Memory returned is stalled
 Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:39 > No current instruction to process, returning early Stage=WriteBack
<nil> TRC pkg/cpu/memory.go:59 > [MemoryStage Execute] Processing instruction: &{rawInstruction:1049 BaseInstruction:{OpType:2 Rd:1 ALU:0 Rs:0 RMem:30 CtrlFlag:0 CtrlMode:0 MemMode:2 Imm:0} Operand:0 Result:0 RDestAux:30 DestMemAddr:32 BranchTaken:false WriteBack:false}
 Stage=Memory
<nil> TRC pkg/cpu/memory.go:88 > Failed to store to cache at address 0x20, state: WAIT_NEXT_LEVEL
 Stage=Memory
<nil> TRC pkg/cpu/memory.go:91 > Waiting for cache write at address 0x20
 Stage=Memory
<nil> TRC pkg/cpu/execute.go:181 > pop/push Stage=Execute
<nil> TRC pkg/cpu/decode.go:61 > No current instruction to process, returning early Stage=Decode
<nil> TRC pkg/cpu/fetch.go:51 > Fetch failed: WAIT_NEXT_LEVEL Stage=Fetch
<nil> TRC pkg/cpu/pipeline.go:67 > canFetch: true

<nil> TRC pkg/cpu/fetch.go:78 > No instruction fetched, cannot advance Stage=Fetch
<nil> TRC pkg/cpu/decode.go:162 > previous stage Fetch is stalled Stage=Decode
<nil> TRC pkg/cpu/decode.go:170 > Advancing to next stage with instruction: <nil>
 Stage=Decode
<nil> TRC pkg/cpu/execute.go:297 > Can not advance to Memory, CanAdvance returned false Stage=Execute
<nil> TRC pkg/cpu/memory.go:112 > still waiting for operation, can not advance
 Stage=Memory
<nil> TRC pkg/cpu/writeback.go:85 > previous stage Memory returned is stalled
 Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:39 > No current instruction to process, returning early Stage=WriteBack
<nil> TRC pkg/cpu/memory.go:59 > [MemoryStage Execute] Processing instruction: &{rawInstruction:1049 BaseInstruction:{OpType:2 Rd:1 ALU:0 Rs:0 RMem:30 CtrlFlag:0 CtrlMode:0 MemMode:2 Imm:0} Operand:0 Result:0 RDestAux:30 DestMemAddr:33 BranchTaken:false WriteBack:false}
 Stage=Memory
<nil> TRC pkg/cpu/execute.go:181 > pop/push Stage=Execute
<nil> TRC pkg/cpu/decode.go:61 > No current instruction to process, returning early Stage=Decode
<nil> TRC pkg/cpu/fetch.go:51 > Fetch failed: WAIT_NEXT_LEVEL Stage=Fetch
<nil> TRC pkg/cpu/pipeline.go:67 > canFetch: true

<nil> TRC pkg/cpu/fetch.go:78 > No instruction fetched, cannot advance Stage=Fetch
<nil> TRC pkg/cpu/decode.go:162 > previous stage Fetch is stalled Stage=Decode
<nil> TRC pkg/cpu/decode.go:170 > Advancing to next stage with instruction: <nil>
 Stage=Decode
<nil> TRC pkg/cpu/execute.go:297 > Can not advance to Memory, CanAdvance returned false Stage=Execute
<nil> TRC pkg/cpu/memory.go:112 > still waiting for operation, can not advance
 Stage=Memory
<nil> TRC pkg/cpu/writeback.go:85 > previous stage Memory returned is stalled
 Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:39 > No current instruction to process, returning early Stage=WriteBack
<nil> TRC pkg/cpu/memory.go:59 > [MemoryStage Execute] Processing instruction: &{rawInstruction:1049 BaseInstruction:{OpType:2 Rd:1 ALU:0 Rs:0 RMem:30 CtrlFlag:0 CtrlMode:0 MemMode:2 Imm:0} Operand:0 Result:0 RDestAux:30 DestMemAddr:33 BranchTaken:false WriteBack:false}
 Stage=Memory
<nil> TRC pkg/cpu/memory.go:88 > Failed to store to cache at address 0x21, state: WAIT_NEXT_LEVEL
 Stage=Memory
<nil> TRC pkg/cpu/memory.go:91 > Waiting for cache write at address 0x21
 Stage=Memory
<nil> TRC pkg/cpu/execute.go:181 > pop/push Stage=Execute
<nil> TRC pkg/cpu/decode.go:61 > No current instruction to process, returning early Stage=Decode
<nil> TRC pkg/cpu/fetch.go:51 > Fetch failed: WAIT_NEXT_LEVEL Stage=Fetch
<nil> TRC pkg/cpu/pipeline.go:67 > canFetch: true

<nil> TRC pkg/cpu/fetch.go:78 > No instruction fetched, cannot advance Stage=Fetch
<nil> TRC pkg/cpu/decode.go:162 > previous stage Fetch is stalled Stage=Decode
<nil> TRC pkg/cpu/decode.go:170 > Advancing to next stage with instruction: <nil>
 Stage=Decode
<nil> TRC pkg/cpu/execute.go:297 > Can not advance to Memory, CanAdvance returned false Stage=Execute
<nil> TRC pkg/cpu/memory.go:112 > still waiting for operation, can not advance
 Stage=Memory
<nil> TRC pkg/cpu/writeback.go:85 > previous stage Memory returned is stalled
 Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:39 > No current instruction to process, returning early Stage=WriteBack
<nil> TRC pkg/cpu/memory.go:59 > [MemoryStage Execute] Processing instruction: &{rawInstruction:1049 BaseInstruction:{OpType:2 Rd:1 ALU:0 Rs:0 RMem:30 CtrlFlag:0 CtrlMode:0 MemMode:2 Imm:0} Operand:0 Result:0 RDestAux:30 DestMemAddr:34 BranchTaken:false WriteBack:false}
 Stage=Memory
<nil> TRC pkg/cpu/execute.go:181 > pop/push Stage=Execute
<nil> TRC pkg/cpu/decode.go:61 > No current instruction to process, returning early Stage=Decode
<nil> TRC pkg/cpu/fetch.go:51 > Fetch failed: WAIT_NEXT_LEVEL Stage=Fetch
<nil> TRC pkg/cpu/pipeline.go:67 > canFetch: true

<nil> TRC pkg/cpu/fetch.go:78 > No instruction fetched, cannot advance Stage=Fetch
<nil> TRC pkg/cpu/decode.go:162 > previous stage Fetch is stalled Stage=Decode
<nil> TRC pkg/cpu/decode.go:170 > Advancing to next stage with instruction: <nil>
 Stage=Decode
<nil> TRC pkg/cpu/execute.go:297 > Can not advance to Memory, CanAdvance returned false Stage=Execute
<nil> TRC pkg/cpu/memory.go:112 > still waiting for operation, can not advance
 Stage=Memory
<nil> TRC pkg/cpu/writeback.go:85 > previous stage Memory returned is stalled
 Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:39 > No current instruction to process, returning early Stage=WriteBack
<nil> TRC pkg/cpu/memory.go:52 > No current instruction to process, returning early Stage=Memory
<nil> TRC pkg/cpu/execute.go:258 > No current instruction to process, returning early Stage=Execute
<nil> TRC pkg/cpu/decode.go:61 > No current instruction to process, returning early Stage=Decode
<nil> TRC pkg/cpu/fetch.go:51 > Fetch failed: WAIT_NEXT_LEVEL Stage=Fetch
<nil> TRC pkg/cpu/pipeline.go:67 > canFetch: true

<nil> TRC pkg/cpu/fetch.go:78 > No instruction fetched, cannot advance Stage=Fetch
<nil> TRC pkg/cpu/decode.go:162 > previous stage Fetch is stalled Stage=Decode
<nil> TRC pkg/cpu/decode.go:170 > Advancing to next stage with instruction: <nil>
 Stage=Decode
<nil> TRC pkg/cpu/execute.go:292 > Advancing to next stage with instruction: <nil>
 Stage=Execute
<nil> TRC pkg/cpu/memory.go:118 > Advancing to next stage with instruction: <nil>
 Stage=Memory
<nil> TRC pkg/cpu/writeback.go:88 > Got with instruction: <nil>
 Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:39 > No current instruction to process, returning early Stage=WriteBack
<nil> TRC pkg/cpu/memory.go:52 > No current instruction to process, returning early Stage=Memory
<nil> TRC pkg/cpu/execute.go:258 > No current instruction to process, returning early Stage=Execute
<nil> TRC pkg/cpu/decode.go:61 > No current instruction to process, returning early Stage=Decode
<nil> TRC pkg/cpu/fetch.go:51 > Fetch failed: WAIT_NEXT_LEVEL Stage=Fetch
<nil> TRC pkg/cpu/pipeline.go:67 > canFetch: true

<nil> TRC pkg/cpu/fetch.go:78 > No instruction fetched, cannot advance Stage=Fetch
<nil> TRC pkg/cpu/decode.go:162 > previous stage Fetch is stalled Stage=Decode
<nil> TRC pkg/cpu/decode.go:170 > Advancing to next stage with instruction: <nil>
 Stage=Decode
<nil> TRC pkg/cpu/execute.go:292 > Advancing to next stage with instruction: <nil>
 Stage=Execute
<nil> TRC pkg/cpu/memory.go:118 > Advancing to next stage with instruction: <nil>
 Stage=Memory
<nil> TRC pkg/cpu/writeback.go:88 > Got with instruction: <nil>
 Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:39 > No current instruction to process, returning early Stage=WriteBack
<nil> TRC pkg/cpu/memory.go:52 > No current instruction to process, returning early Stage=Memory
<nil> TRC pkg/cpu/execute.go:258 > No current instruction to process, returning early Stage=Execute
<nil> TRC pkg/cpu/decode.go:61 > No current instruction to process, returning early Stage=Decode
<nil> TRC pkg/cpu/fetch.go:51 > Fetch failed: WAIT_NEXT_LEVEL Stage=Fetch
<nil> TRC pkg/cpu/pipeline.go:67 > canFetch: true

<nil> TRC pkg/cpu/fetch.go:78 > No instruction fetched, cannot advance Stage=Fetch
<nil> TRC pkg/cpu/decode.go:162 > previous stage Fetch is stalled Stage=Decode
<nil> TRC pkg/cpu/decode.go:170 > Advancing to next stage with instruction: <nil>
 Stage=Decode
<nil> TRC pkg/cpu/execute.go:292 > Advancing to next stage with instruction: <nil>
 Stage=Execute
<nil> TRC pkg/cpu/memory.go:118 > Advancing to next stage with instruction: <nil>
 Stage=Memory
<nil> TRC pkg/cpu/writeback.go:88 > Got with instruction: <nil>
 Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:39 > No current instruction to process, returning early Stage=WriteBack
<nil> TRC pkg/cpu/memory.go:52 > No current instruction to process, returning early Stage=Memory
<nil> TRC pkg/cpu/execute.go:258 > No current instruction to process, returning early Stage=Execute
<nil> TRC pkg/cpu/decode.go:61 > No current instruction to process, returning early Stage=Decode
<nil> TRC pkg/cpu/fetch.go:56 > Fetched instruction: 0x00041851
 Stage=Fetch
<nil> TRC pkg/cpu/fetch.go:61 > Increasing ProgramCounter to: 1 Stage=Fetch
<nil> TRC pkg/cpu/pipeline.go:67 > canFetch: true

<nil> TRC pkg/cpu/fetch.go:83 > Advancing to next stage with instruction: 0x00041851 Stage=Fetch
<nil> TRC pkg/cpu/decode.go:170 > Advancing to next stage with instruction: <nil>
 Stage=Decode
<nil> TRC pkg/cpu/execute.go:292 > Advancing to next stage with instruction: <nil>
 Stage=Execute
<nil> TRC pkg/cpu/memory.go:118 > Advancing to next stage with instruction: <nil>
 Stage=Memory
<nil> TRC pkg/cpu/writeback.go:88 > Got with instruction: <nil>
 Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:39 > No current instruction to process, returning early Stage=WriteBack
<nil> TRC pkg/cpu/memory.go:52 > No current instruction to process, returning early Stage=Memory
<nil> TRC pkg/cpu/execute.go:258 > No current instruction to process, returning early Stage=Execute
<nil> TRC pkg/cpu/decode.go:69 > Decoded instruction: &{rawInstruction:268369 BaseInstruction:{OpType:0 Rd:5 ALU:12 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:4} Operand:0 Result:0 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:false}
 Stage=Decode
<nil> TRC pkg/cpu/decode.go:155 > Decoded filled instruction: &{rawInstruction:268369 BaseInstruction:{OpType:0 Rd:5 ALU:12 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:4} Operand:4 Result:0 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=Decode
<nil> TRC pkg/cpu/fetch.go:56 > Fetched instruction: 0x00091861
 Stage=Fetch
<nil> TRC pkg/cpu/fetch.go:61 > Increasing ProgramCounter to: 2 Stage=Fetch
<nil> TRC pkg/cpu/pipeline.go:67 > canFetch: true

<nil> TRC pkg/cpu/fetch.go:83 > Advancing to next stage with instruction: 0x00091861 Stage=Fetch
<nil> TRC pkg/cpu/decode.go:170 > Advancing to next stage with instruction: &{rawInstruction:268369 BaseInstruction:{OpType:0 Rd:5 ALU:12 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:4} Operand:4 Result:0 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=Decode
<nil> TRC pkg/cpu/execute.go:292 > Advancing to next stage with instruction: <nil>
 Stage=Execute
<nil> TRC pkg/cpu/memory.go:118 > Advancing to next stage with instruction: <nil>
 Stage=Memory
<nil> TRC pkg/cpu/writeback.go:88 > Got with instruction: <nil>
 Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:39 > No current instruction to process, returning early Stage=WriteBack
<nil> TRC pkg/cpu/memory.go:52 > No current instruction to process, returning early Stage=Memory
<nil> TRC pkg/cpu/execute.go:103 > ALURI operation result: 4 Stage=Execute
<nil> TRC pkg/cpu/decode.go:69 > Decoded instruction: &{rawInstruction:596065 BaseInstruction:{OpType:0 Rd:6 ALU:12 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:9} Operand:0 Result:0 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:false}
 Stage=Decode
<nil> TRC pkg/cpu/decode.go:155 > Decoded filled instruction: &{rawInstruction:596065 BaseInstruction:{OpType:0 Rd:6 ALU:12 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:9} Operand:9 Result:0 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=Decode
<nil> TRC pkg/cpu/fetch.go:56 > Fetched instruction: 0x000a1821
 Stage=Fetch
<nil> TRC pkg/cpu/fetch.go:61 > Increasing ProgramCounter to: 3 Stage=Fetch
<nil> TRC pkg/cpu/pipeline.go:67 > canFetch: true

<nil> TRC pkg/cpu/fetch.go:83 > Advancing to next stage with instruction: 0x000a1821 Stage=Fetch
<nil> TRC pkg/cpu/decode.go:170 > Advancing to next stage with instruction: &{rawInstruction:596065 BaseInstruction:{OpType:0 Rd:6 ALU:12 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:9} Operand:9 Result:0 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=Decode
<nil> TRC pkg/cpu/execute.go:292 > Advancing to next stage with instruction: &{rawInstruction:268369 BaseInstruction:{OpType:0 Rd:5 ALU:12 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:4} Operand:4 Result:4 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=Execute
<nil> TRC pkg/cpu/memory.go:118 > Advancing to next stage with instruction: <nil>
 Stage=Memory
<nil> TRC pkg/cpu/writeback.go:88 > Got with instruction: <nil>
 Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:39 > No current instruction to process, returning early Stage=WriteBack
<nil> TRC pkg/cpu/memory.go:56 > Current instruction is not a load/store type, skipping memory stage execution &{rawInstruction:268369 BaseInstruction:{OpType:0 Rd:5 ALU:12 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:4} Operand:4 Result:4 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=Memory
<nil> TRC pkg/cpu/execute.go:103 > ALURI operation result: 9 Stage=Execute
<nil> TRC pkg/cpu/decode.go:69 > Decoded instruction: &{rawInstruction:661537 BaseInstruction:{OpType:0 Rd:2 ALU:12 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:10} Operand:0 Result:0 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:false}
 Stage=Decode
<nil> TRC pkg/cpu/decode.go:155 > Decoded filled instruction: &{rawInstruction:661537 BaseInstruction:{OpType:0 Rd:2 ALU:12 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:10} Operand:10 Result:0 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=Decode
<nil> TRC pkg/cpu/fetch.go:56 > Fetched instruction: 0x001401e1
 Stage=Fetch
<nil> TRC pkg/cpu/fetch.go:61 > Increasing ProgramCounter to: 4 Stage=Fetch
<nil> TRC pkg/cpu/pipeline.go:67 > canFetch: true

<nil> TRC pkg/cpu/fetch.go:83 > Advancing to next stage with instruction: 0x001401e1 Stage=Fetch
<nil> TRC pkg/cpu/decode.go:170 > Advancing to next stage with instruction: &{rawInstruction:661537 BaseInstruction:{OpType:0 Rd:2 ALU:12 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:10} Operand:10 Result:0 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=Decode
<nil> TRC pkg/cpu/execute.go:292 > Advancing to next stage with instruction: &{rawInstruction:596065 BaseInstruction:{OpType:0 Rd:6 ALU:12 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:9} Operand:9 Result:9 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=Execute
<nil> TRC pkg/cpu/memory.go:118 > Advancing to next stage with instruction: &{rawInstruction:268369 BaseInstruction:{OpType:0 Rd:5 ALU:12 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:4} Operand:4 Result:4 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=Memory
<nil> TRC pkg/cpu/writeback.go:88 > Got with instruction: &{rawInstruction:268369 BaseInstruction:{OpType:0 Rd:5 ALU:12 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:4} Operand:4 Result:4 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:43 > Processing instruction: &{rawInstruction:268369 BaseInstruction:{OpType:0 Rd:5 ALU:12 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:4} Operand:4 Result:4 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:65 > Writing back result: 4 to r5
 Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:67 > Unblocked register r5 for write back
 Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:75 > Written back to rdestaux: 0 0
 Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:79 > Write back completed for instruction: &{rawInstruction:268369 BaseInstruction:{OpType:0 Rd:5 ALU:12 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:4} Operand:4 Result:4 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=WriteBack
<nil> TRC pkg/cpu/memory.go:56 > Current instruction is not a load/store type, skipping memory stage execution &{rawInstruction:596065 BaseInstruction:{OpType:0 Rd:6 ALU:12 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:9} Operand:9 Result:9 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=Memory
<nil> TRC pkg/cpu/execute.go:103 > ALURI operation result: 10 Stage=Execute
<nil> TRC pkg/cpu/decode.go:69 > Decoded instruction: &{rawInstruction:1311201 BaseInstruction:{OpType:0 Rd:30 ALU:0 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:20} Operand:0 Result:0 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:false}
 Stage=Decode
<nil> TRC pkg/cpu/decode.go:155 > Decoded filled instruction: &{rawInstruction:1311201 BaseInstruction:{OpType:0 Rd:30 ALU:0 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:20} Operand:20 Result:0 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=Decode
<nil> TRC pkg/cpu/fetch.go:51 > Fetch failed: WAIT_NEXT_LEVEL Stage=Fetch
<nil> TRC pkg/cpu/pipeline.go:67 > canFetch: true

<nil> TRC pkg/cpu/fetch.go:78 > No instruction fetched, cannot advance Stage=Fetch
<nil> TRC pkg/cpu/decode.go:162 > previous stage Fetch is stalled Stage=Decode
<nil> TRC pkg/cpu/decode.go:170 > Advancing to next stage with instruction: &{rawInstruction:1311201 BaseInstruction:{OpType:0 Rd:30 ALU:0 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:20} Operand:20 Result:0 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=Decode
<nil> TRC pkg/cpu/execute.go:292 > Advancing to next stage with instruction: &{rawInstruction:661537 BaseInstruction:{OpType:0 Rd:2 ALU:12 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:10} Operand:10 Result:10 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=Execute
<nil> TRC pkg/cpu/memory.go:118 > Advancing to next stage with instruction: &{rawInstruction:596065 BaseInstruction:{OpType:0 Rd:6 ALU:12 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:9} Operand:9 Result:9 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=Memory
<nil> TRC pkg/cpu/writeback.go:88 > Got with instruction: &{rawInstruction:596065 BaseInstruction:{OpType:0 Rd:6 ALU:12 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:9} Operand:9 Result:9 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:43 > Processing instruction: &{rawInstruction:596065 BaseInstruction:{OpType:0 Rd:6 ALU:12 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:9} Operand:9 Result:9 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:65 > Writing back result: 9 to r6
 Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:67 > Unblocked register r6 for write back
 Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:75 > Written back to rdestaux: 0 0
 Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:79 > Write back completed for instruction: &{rawInstruction:596065 BaseInstruction:{OpType:0 Rd:6 ALU:12 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:9} Operand:9 Result:9 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=WriteBack
<nil> TRC pkg/cpu/memory.go:56 > Current instruction is not a load/store type, skipping memory stage execution &{rawInstruction:661537 BaseInstruction:{OpType:0 Rd:2 ALU:12 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:10} Operand:10 Result:10 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=Memory
<nil> TRC pkg/cpu/execute.go:103 > ALURI operation result: 20 Stage=Execute
<nil> TRC pkg/cpu/decode.go:61 > No current instruction to process, returning early Stage=Decode
<nil> TRC pkg/cpu/fetch.go:51 > Fetch failed: WAIT_NEXT_LEVEL Stage=Fetch
<nil> TRC pkg/cpu/pipeline.go:67 > canFetch: true

<nil> TRC pkg/cpu/fetch.go:78 > No instruction fetched, cannot advance Stage=Fetch
<nil> TRC pkg/cpu/decode.go:162 > previous stage Fetch is stalled Stage=Decode
<nil> TRC pkg/cpu/decode.go:170 > Advancing to next stage with instruction: <nil>
 Stage=Decode
<nil> TRC pkg/cpu/execute.go:292 > Advancing to next stage with instruction: &{rawInstruction:1311201 BaseInstruction:{OpType:0 Rd:30 ALU:0 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:20} Operand:20 Result:20 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=Execute
<nil> TRC pkg/cpu/memory.go:118 > Advancing to next stage with instruction: &{rawInstruction:661537 BaseInstruction:{OpType:0 Rd:2 ALU:12 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:10} Operand:10 Result:10 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=Memory
<nil> TRC pkg/cpu/writeback.go:88 > Got with instruction: &{rawInstruction:661537 BaseInstruction:{OpType:0 Rd:2 ALU:12 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:10} Operand:10 Result:10 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:43 > Processing instruction: &{rawInstruction:661537 BaseInstruction:{OpType:0 Rd:2 ALU:12 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:10} Operand:10 Result:10 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:65 > Writing back result: 10 to r2
 Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:67 > Unblocked register r2 for write back
 Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:75 > Written back to rdestaux: 0 0
 Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:79 > Write back completed for instruction: &{rawInstruction:661537 BaseInstruction:{OpType:0 Rd:2 ALU:12 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:10} Operand:10 Result:10 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=WriteBack
<nil> TRC pkg/cpu/memory.go:56 > Current instruction is not a load/store type, skipping memory stage execution &{rawInstruction:1311201 BaseInstruction:{OpType:0 Rd:30 ALU:0 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:20} Operand:20 Result:20 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=Memory
<nil> TRC pkg/cpu/execute.go:258 > No current instruction to process, returning early Stage=Execute
<nil> TRC pkg/cpu/decode.go:61 > No current instruction to process, returning early Stage=Decode
<nil> TRC pkg/cpu/fetch.go:51 > Fetch failed: WAIT_NEXT_LEVEL Stage=Fetch
<nil> TRC pkg/cpu/pipeline.go:67 > canFetch: true

<nil> TRC pkg/cpu/fetch.go:78 > No instruction fetched, cannot advance Stage=Fetch
<nil> TRC pkg/cpu/decode.go:162 > previous stage Fetch is stalled Stage=Decode
<nil> TRC pkg/cpu/decode.go:170 > Advancing to next stage with instruction: <nil>
 Stage=Decode
<nil> TRC pkg/cpu/execute.go:292 > Advancing to next stage with instruction: <nil>
 Stage=Execute
<nil> TRC pkg/cpu/memory.go:118 > Advancing to next stage with instruction: &{rawInstruction:1311201 BaseInstruction:{OpType:0 Rd:30 ALU:0 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:20} Operand:20 Result:20 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=Memory
<nil> TRC pkg/cpu/writeback.go:88 > Got with instruction: &{rawInstruction:1311201 BaseInstruction:{OpType:0 Rd:30 ALU:0 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:20} Operand:20 Result:20 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:43 > Processing instruction: &{rawInstruction:1311201 BaseInstruction:{OpType:0 Rd:30 ALU:0 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:20} Operand:20 Result:20 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:65 > Writing back result: 20 to r30
 Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:67 > Unblocked register r30 for write back
 Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:75 > Written back to rdestaux: 0 0
 Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:79 > Write back completed for instruction: &{rawInstruction:1311201 BaseInstruction:{OpType:0 Rd:30 ALU:0 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:20} Operand:20 Result:20 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=WriteBack
<nil> TRC pkg/cpu/memory.go:52 > No current instruction to process, returning early Stage=Memory
<nil> TRC pkg/cpu/execute.go:258 > No current instruction to process, returning early Stage=Execute
<nil> TRC pkg/cpu/decode.go:61 > No current instruction to process, returning early Stage=Decode
<nil> TRC pkg/cpu/fetch.go:56 > Fetched instruction: 0x00020041
 Stage=Fetch
<nil> TRC pkg/cpu/fetch.go:61 > Increasing ProgramCounter to: 5 Stage=Fetch
<nil> TRC pkg/cpu/pipeline.go:67 > canFetch: true

<nil> TRC pkg/cpu/fetch.go:83 > Advancing to next stage with instruction: 0x00020041 Stage=Fetch
<nil> TRC pkg/cpu/decode.go:170 > Advancing to next stage with instruction: <nil>
 Stage=Decode
<nil> TRC pkg/cpu/execute.go:292 > Advancing to next stage with instruction: <nil>
 Stage=Execute
<nil> TRC pkg/cpu/memory.go:118 > Advancing to next stage with instruction: <nil>
 Stage=Memory
<nil> TRC pkg/cpu/writeback.go:88 > Got with instruction: <nil>
 Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:39 > No current instruction to process, returning early Stage=WriteBack
<nil> TRC pkg/cpu/memory.go:52 > No current instruction to process, returning early Stage=Memory
<nil> TRC pkg/cpu/execute.go:258 > No current instruction to process, returning early Stage=Execute
<nil> TRC pkg/cpu/decode.go:69 > Decoded instruction: &{rawInstruction:131137 BaseInstruction:{OpType:0 Rd:4 ALU:0 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:2} Operand:0 Result:0 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:false}
 Stage=Decode
<nil> TRC pkg/cpu/decode.go:155 > Decoded filled instruction: &{rawInstruction:131137 BaseInstruction:{OpType:0 Rd:4 ALU:0 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:2} Operand:2 Result:0 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=Decode
<nil> TRC pkg/cpu/fetch.go:56 > Fetched instruction: 0x00010221
 Stage=Fetch
<nil> TRC pkg/cpu/fetch.go:61 > Increasing ProgramCounter to: 6 Stage=Fetch
<nil> TRC pkg/cpu/pipeline.go:67 > canFetch: true

<nil> TRC pkg/cpu/fetch.go:83 > Advancing to next stage with instruction: 0x00010221 Stage=Fetch
<nil> TRC pkg/cpu/decode.go:170 > Advancing to next stage with instruction: &{rawInstruction:131137 BaseInstruction:{OpType:0 Rd:4 ALU:0 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:2} Operand:2 Result:0 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=Decode
<nil> TRC pkg/cpu/execute.go:292 > Advancing to next stage with instruction: <nil>
 Stage=Execute
<nil> TRC pkg/cpu/memory.go:118 > Advancing to next stage with instruction: <nil>
 Stage=Memory
<nil> TRC pkg/cpu/writeback.go:88 > Got with instruction: <nil>
 Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:39 > No current instruction to process, returning early Stage=WriteBack
<nil> TRC pkg/cpu/memory.go:52 > No current instruction to process, returning early Stage=Memory
<nil> TRC pkg/cpu/execute.go:103 > ALURI operation result: 2 Stage=Execute
<nil> TRC pkg/cpu/decode.go:69 > Decoded instruction: &{rawInstruction:66081 BaseInstruction:{OpType:0 Rd:2 ALU:1 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:1} Operand:0 Result:0 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:false}
 Stage=Decode
<nil> TRC pkg/cpu/decode.go:155 > Decoded filled instruction: &{rawInstruction:66081 BaseInstruction:{OpType:0 Rd:2 ALU:1 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:1} Operand:1 Result:10 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=Decode
<nil> TRC pkg/cpu/fetch.go:56 > Fetched instruction: 0x00001c21
 Stage=Fetch
<nil> TRC pkg/cpu/fetch.go:61 > Increasing ProgramCounter to: 7 Stage=Fetch
<nil> TRC pkg/cpu/pipeline.go:67 > canFetch: true

<nil> TRC pkg/cpu/fetch.go:83 > Advancing to next stage with instruction: 0x00001c21 Stage=Fetch
<nil> TRC pkg/cpu/decode.go:170 > Advancing to next stage with instruction: &{rawInstruction:66081 BaseInstruction:{OpType:0 Rd:2 ALU:1 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:1} Operand:1 Result:10 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=Decode
<nil> TRC pkg/cpu/execute.go:292 > Advancing to next stage with instruction: &{rawInstruction:131137 BaseInstruction:{OpType:0 Rd:4 ALU:0 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:2} Operand:2 Result:2 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=Execute
<nil> TRC pkg/cpu/memory.go:118 > Advancing to next stage with instruction: <nil>
 Stage=Memory
<nil> TRC pkg/cpu/writeback.go:88 > Got with instruction: <nil>
 Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:39 > No current instruction to process, returning early Stage=WriteBack
<nil> TRC pkg/cpu/memory.go:56 > Current instruction is not a load/store type, skipping memory stage execution &{rawInstruction:131137 BaseInstruction:{OpType:0 Rd:4 ALU:0 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:2} Operand:2 Result:2 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=Memory
<nil> TRC pkg/cpu/execute.go:103 > ALURI operation result: 9 Stage=Execute
<nil> TRC pkg/cpu/decode.go:69 > Decoded instruction: &{rawInstruction:7201 BaseInstruction:{OpType:0 Rd:2 ALU:14 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:0} Operand:0 Result:0 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:false}
 Stage=Decode
<nil> TRC pkg/cpu/decode.go:75 > Failed to read register r2 -1 Stage=Decode
<nil> TRC pkg/cpu/fetch.go:56 > Fetched instruction: 0x0000026d
 Stage=Fetch
<nil> TRC pkg/cpu/fetch.go:61 > Increasing ProgramCounter to: 8 Stage=Fetch
<nil> TRC pkg/cpu/pipeline.go:67 > canFetch: true

<nil> TRC pkg/cpu/fetch.go:88 > Next stage cannot advance, stalling Stage=Fetch
<nil> TRC pkg/cpu/decode.go:165 > Decode is busy, cannot advance: 1 Stage=Decode
<nil> TRC pkg/cpu/execute.go:284 > previous stage Decode returned stall
 Stage=Execute
<nil> TRC pkg/cpu/execute.go:292 > Advancing to next stage with instruction: &{rawInstruction:66081 BaseInstruction:{OpType:0 Rd:2 ALU:1 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:1} Operand:1 Result:9 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=Execute
<nil> TRC pkg/cpu/memory.go:118 > Advancing to next stage with instruction: &{rawInstruction:131137 BaseInstruction:{OpType:0 Rd:4 ALU:0 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:2} Operand:2 Result:2 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=Memory
<nil> TRC pkg/cpu/writeback.go:88 > Got with instruction: &{rawInstruction:131137 BaseInstruction:{OpType:0 Rd:4 ALU:0 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:2} Operand:2 Result:2 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:43 > Processing instruction: &{rawInstruction:131137 BaseInstruction:{OpType:0 Rd:4 ALU:0 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:2} Operand:2 Result:2 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:65 > Writing back result: 2 to r4
 Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:67 > Unblocked register r4 for write back
 Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:75 > Written back to rdestaux: 0 0
 Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:79 > Write back completed for instruction: &{rawInstruction:131137 BaseInstruction:{OpType:0 Rd:4 ALU:0 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:2} Operand:2 Result:2 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=WriteBack
<nil> TRC pkg/cpu/memory.go:56 > Current instruction is not a load/store type, skipping memory stage execution &{rawInstruction:66081 BaseInstruction:{OpType:0 Rd:2 ALU:1 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:1} Operand:1 Result:9 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=Memory
<nil> TRC pkg/cpu/execute.go:258 > No current instruction to process, returning early Stage=Execute
<nil> TRC pkg/cpu/decode.go:69 > Decoded instruction: &{rawInstruction:7201 BaseInstruction:{OpType:0 Rd:2 ALU:14 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:0} Operand:0 Result:0 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:false}
 Stage=Decode
<nil> TRC pkg/cpu/decode.go:75 > Failed to read register r2 -1 Stage=Decode
<nil> TRC pkg/cpu/fetch.go:44 > Currently have an instruction &{rawInstruction:621 BaseInstruction:{OpType:0 Rd:0 ALU:0 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:0} Operand:0 Result:0 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:false}, skipping fetch Stage=Fetch
<nil> TRC pkg/cpu/pipeline.go:67 > canFetch: true

<nil> TRC pkg/cpu/fetch.go:88 > Next stage cannot advance, stalling Stage=Fetch
<nil> TRC pkg/cpu/decode.go:165 > Decode is busy, cannot advance: 1 Stage=Decode
<nil> TRC pkg/cpu/execute.go:284 > previous stage Decode returned stall
 Stage=Execute
<nil> TRC pkg/cpu/execute.go:292 > Advancing to next stage with instruction: <nil>
 Stage=Execute
<nil> TRC pkg/cpu/memory.go:118 > Advancing to next stage with instruction: &{rawInstruction:66081 BaseInstruction:{OpType:0 Rd:2 ALU:1 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:1} Operand:1 Result:9 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=Memory
<nil> TRC pkg/cpu/writeback.go:88 > Got with instruction: &{rawInstruction:66081 BaseInstruction:{OpType:0 Rd:2 ALU:1 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:1} Operand:1 Result:9 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:43 > Processing instruction: &{rawInstruction:66081 BaseInstruction:{OpType:0 Rd:2 ALU:1 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:1} Operand:1 Result:9 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:65 > Writing back result: 9 to r2
 Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:67 > Unblocked register r2 for write back
 Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:75 > Written back to rdestaux: 0 0
 Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:79 > Write back completed for instruction: &{rawInstruction:66081 BaseInstruction:{OpType:0 Rd:2 ALU:1 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:1} Operand:1 Result:9 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=WriteBack
<nil> TRC pkg/cpu/memory.go:52 > No current instruction to process, returning early Stage=Memory
<nil> TRC pkg/cpu/execute.go:258 > No current instruction to process, returning early Stage=Execute
<nil> TRC pkg/cpu/decode.go:69 > Decoded instruction: &{rawInstruction:7201 BaseInstruction:{OpType:0 Rd:2 ALU:14 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:0} Operand:0 Result:0 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:false}
 Stage=Decode
<nil> TRC pkg/cpu/decode.go:155 > Decoded filled instruction: &{rawInstruction:7201 BaseInstruction:{OpType:0 Rd:2 ALU:14 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:0} Operand:0 Result:9 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=Decode
<nil> TRC pkg/cpu/fetch.go:44 > Currently have an instruction &{rawInstruction:621 BaseInstruction:{OpType:0 Rd:0 ALU:0 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:0} Operand:0 Result:0 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:false}, skipping fetch Stage=Fetch
<nil> TRC pkg/cpu/pipeline.go:67 > canFetch: true

<nil> TRC pkg/cpu/fetch.go:83 > Advancing to next stage with instruction: 0x0000026d Stage=Fetch
<nil> TRC pkg/cpu/decode.go:170 > Advancing to next stage with instruction: &{rawInstruction:7201 BaseInstruction:{OpType:0 Rd:2 ALU:14 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:0} Operand:0 Result:9 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=Decode
<nil> TRC pkg/cpu/execute.go:292 > Advancing to next stage with instruction: <nil>
 Stage=Execute
<nil> TRC pkg/cpu/memory.go:118 > Advancing to next stage with instruction: <nil>
 Stage=Memory
<nil> TRC pkg/cpu/writeback.go:88 > Got with instruction: <nil>
 Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:39 > No current instruction to process, returning early Stage=WriteBack
<nil> TRC pkg/cpu/memory.go:52 > No current instruction to process, returning early Stage=Memory
<nil> TRC pkg/cpu/execute.go:103 > ALURI operation result: 9 Stage=Execute
<nil> TRC pkg/cpu/decode.go:69 > Decoded instruction: &{rawInstruction:621 BaseInstruction:{OpType:3 Rd:0 ALU:0 Rs:0 RMem:6 CtrlFlag:1 CtrlMode:0 MemMode:0 Imm:0} Operand:0 Result:0 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:false}
 Stage=Decode
<nil> TRC pkg/cpu/decode.go:155 > Decoded filled instruction: &{rawInstruction:621 BaseInstruction:{OpType:3 Rd:0 ALU:0 Rs:0 RMem:6 CtrlFlag:1 CtrlMode:0 MemMode:0 Imm:0} Operand:0 Result:0 RDestAux:0 DestMemAddr:9 BranchTaken:false WriteBack:true}
 Stage=Decode
<nil> TRC pkg/cpu/fetch.go:51 > Fetch failed: WAIT_NEXT_LEVEL Stage=Fetch
<nil> TRC pkg/cpu/pipeline.go:67 > canFetch: true

<nil> TRC pkg/cpu/fetch.go:78 > No instruction fetched, cannot advance Stage=Fetch
<nil> TRC pkg/cpu/decode.go:162 > previous stage Fetch is stalled Stage=Decode
<nil> TRC pkg/cpu/decode.go:170 > Advancing to next stage with instruction: &{rawInstruction:621 BaseInstruction:{OpType:3 Rd:0 ALU:0 Rs:0 RMem:6 CtrlFlag:1 CtrlMode:0 MemMode:0 Imm:0} Operand:0 Result:0 RDestAux:0 DestMemAddr:9 BranchTaken:false WriteBack:true}
 Stage=Decode
<nil> TRC pkg/cpu/execute.go:292 > Advancing to next stage with instruction: &{rawInstruction:7201 BaseInstruction:{OpType:0 Rd:2 ALU:14 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:0} Operand:0 Result:9 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:false}
 Stage=Execute
<nil> TRC pkg/cpu/memory.go:118 > Advancing to next stage with instruction: <nil>
 Stage=Memory
<nil> TRC pkg/cpu/writeback.go:88 > Got with instruction: <nil>
 Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:39 > No current instruction to process, returning early Stage=WriteBack
<nil> TRC pkg/cpu/memory.go:56 > Current instruction is not a load/store type, skipping memory stage execution &{rawInstruction:7201 BaseInstruction:{OpType:0 Rd:2 ALU:14 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:0} Operand:0 Result:9 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:false}
 Stage=Memory
<nil> TRC pkg/cpu/execute.go:168 > calculated memory address: 9 Stage=Execute
<nil> TRC pkg/cpu/decode.go:61 > No current instruction to process, returning early Stage=Decode
<nil> TRC pkg/cpu/fetch.go:51 > Fetch failed: WAIT_NEXT_LEVEL Stage=Fetch
<nil> TRC pkg/cpu/pipeline.go:67 > canFetch: true

<nil> TRC pkg/cpu/fetch.go:78 > No instruction fetched, cannot advance Stage=Fetch
<nil> TRC pkg/cpu/decode.go:162 > previous stage Fetch is stalled Stage=Decode
<nil> TRC pkg/cpu/decode.go:170 > Advancing to next stage with instruction: <nil>
 Stage=Decode
<nil> TRC pkg/cpu/execute.go:292 > Advancing to next stage with instruction: &{rawInstruction:621 BaseInstruction:{OpType:3 Rd:0 ALU:0 Rs:0 RMem:6 CtrlFlag:1 CtrlMode:0 MemMode:0 Imm:0} Operand:0 Result:0 RDestAux:0 DestMemAddr:9 BranchTaken:false WriteBack:true}
 Stage=Execute
<nil> TRC pkg/cpu/memory.go:118 > Advancing to next stage with instruction: &{rawInstruction:7201 BaseInstruction:{OpType:0 Rd:2 ALU:14 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:0} Operand:0 Result:9 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:false}
 Stage=Memory
<nil> TRC pkg/cpu/writeback.go:88 > Got with instruction: &{rawInstruction:7201 BaseInstruction:{OpType:0 Rd:2 ALU:14 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:0} Operand:0 Result:9 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:false}
 Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:43 > Processing instruction: &{rawInstruction:7201 BaseInstruction:{OpType:0 Rd:2 ALU:14 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:0} Operand:0 Result:9 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:false}
 Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:77 > No write-back required for this instruction Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:79 > Write back completed for instruction: &{rawInstruction:7201 BaseInstruction:{OpType:0 Rd:2 ALU:14 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:0} Operand:0 Result:9 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:false}
 Stage=WriteBack
<nil> TRC pkg/cpu/memory.go:56 > Current instruction is not a load/store type, skipping memory stage execution &{rawInstruction:621 BaseInstruction:{OpType:3 Rd:0 ALU:0 Rs:0 RMem:6 CtrlFlag:1 CtrlMode:0 MemMode:0 Imm:0} Operand:0 Result:0 RDestAux:0 DestMemAddr:9 BranchTaken:false WriteBack:true}
 Stage=Memory
<nil> TRC pkg/cpu/execute.go:258 > No current instruction to process, returning early Stage=Execute
<nil> TRC pkg/cpu/decode.go:61 > No current instruction to process, returning early Stage=Decode
<nil> TRC pkg/cpu/fetch.go:51 > Fetch failed: WAIT_NEXT_LEVEL Stage=Fetch
<nil> TRC pkg/cpu/pipeline.go:67 > canFetch: true

<nil> TRC pkg/cpu/fetch.go:78 > No instruction fetched, cannot advance Stage=Fetch
<nil> TRC pkg/cpu/decode.go:162 > previous stage Fetch is stalled Stage=Decode
<nil> TRC pkg/cpu/decode.go:170 > Advancing to next stage with instruction: <nil>
 Stage=Decode
<nil> TRC pkg/cpu/execute.go:292 > Advancing to next stage with instruction: <nil>
 Stage=Execute
<nil> TRC pkg/cpu/memory.go:118 > Advancing to next stage with instruction: &{rawInstruction:621 BaseInstruction:{OpType:3 Rd:0 ALU:0 Rs:0 RMem:6 CtrlFlag:1 CtrlMode:0 MemMode:0 Imm:0} Operand:0 Result:0 RDestAux:0 DestMemAddr:9 BranchTaken:false WriteBack:true}
 Stage=Memory
<nil> TRC pkg/cpu/writeback.go:88 > Got with instruction: &{rawInstruction:621 BaseInstruction:{OpType:3 Rd:0 ALU:0 Rs:0 RMem:6 CtrlFlag:1 CtrlMode:0 MemMode:0 Imm:0} Operand:0 Result:0 RDestAux:0 DestMemAddr:9 BranchTaken:false WriteBack:true}
 Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:43 > Processing instruction: &{rawInstruction:621 BaseInstruction:{OpType:3 Rd:0 ALU:0 Rs:0 RMem:6 CtrlFlag:1 CtrlMode:0 MemMode:0 Imm:0} Operand:0 Result:0 RDestAux:0 DestMemAddr:9 BranchTaken:false WriteBack:true}
 Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:50 > Control instruction detected Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:52 > Branch not taken, no write back to Program Counter required Stage=WriteBack
<nil> TRC pkg/cpu/memory.go:52 > No current instruction to process, returning early Stage=Memory
<nil> TRC pkg/cpu/execute.go:258 > No current instruction to process, returning early Stage=Execute
<nil> TRC pkg/cpu/decode.go:61 > No current instruction to process, returning early Stage=Decode
<nil> TRC pkg/cpu/fetch.go:56 > Fetched instruction: 0x0000005d
 Stage=Fetch
<nil> TRC pkg/cpu/fetch.go:61 > Increasing ProgramCounter to: 9 Stage=Fetch
<nil> TRC pkg/cpu/pipeline.go:67 > canFetch: true

<nil> TRC pkg/cpu/fetch.go:83 > Advancing to next stage with instruction: 0x0000005d Stage=Fetch
<nil> TRC pkg/cpu/decode.go:170 > Advancing to next stage with instruction: <nil>
 Stage=Decode
<nil> TRC pkg/cpu/execute.go:292 > Advancing to next stage with instruction: <nil>
 Stage=Execute
<nil> TRC pkg/cpu/memory.go:118 > Advancing to next stage with instruction: <nil>
 Stage=Memory
<nil> TRC pkg/cpu/writeback.go:88 > Got with instruction: <nil>
 Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:39 > No current instruction to process, returning early Stage=WriteBack
<nil> TRC pkg/cpu/memory.go:52 > No current instruction to process, returning early Stage=Memory
<nil> TRC pkg/cpu/execute.go:258 > No current instruction to process, returning early Stage=Execute
<nil> TRC pkg/cpu/decode.go:69 > Decoded instruction: &{rawInstruction:93 BaseInstruction:{OpType:3 Rd:0 ALU:0 Rs:0 RMem:5 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:0} Operand:0 Result:0 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:false}
 Stage=Decode
<nil> TRC pkg/cpu/decode.go:155 > Decoded filled instruction: &{rawInstruction:93 BaseInstruction:{OpType:3 Rd:0 ALU:0 Rs:0 RMem:5 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:0} Operand:0 Result:0 RDestAux:0 DestMemAddr:4 BranchTaken:false WriteBack:true}
 Stage=Decode
<nil> TRC pkg/cpu/fetch.go:56 > Fetched instruction: 0xbeef0a11
 Stage=Fetch
<nil> TRC pkg/cpu/fetch.go:61 > Increasing ProgramCounter to: 10 Stage=Fetch
<nil> TRC pkg/cpu/pipeline.go:67 > canFetch: true

<nil> TRC pkg/cpu/fetch.go:83 > Advancing to next stage with instruction: 0xbeef0a11 Stage=Fetch
<nil> TRC pkg/cpu/decode.go:170 > Advancing to next stage with instruction: &{rawInstruction:93 BaseInstruction:{OpType:3 Rd:0 ALU:0 Rs:0 RMem:5 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:0} Operand:0 Result:0 RDestAux:0 DestMemAddr:4 BranchTaken:false WriteBack:true}
 Stage=Decode
<nil> TRC pkg/cpu/execute.go:292 > Advancing to next stage with instruction: <nil>
 Stage=Execute
<nil> TRC pkg/cpu/memory.go:118 > Advancing to next stage with instruction: <nil>
 Stage=Memory
<nil> TRC pkg/cpu/writeback.go:88 > Got with instruction: <nil>
 Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:39 > No current instruction to process, returning early Stage=WriteBack
<nil> TRC pkg/cpu/memory.go:52 > No current instruction to process, returning early Stage=Memory
<nil> TRC pkg/cpu/execute.go:168 > calculated memory address: 4 Stage=Execute
<nil> TRC pkg/cpu/decode.go:69 > Decoded instruction: &{rawInstruction:3203336721 BaseInstruction:{OpType:0 Rd:1 ALU:5 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:-16657} Operand:0 Result:0 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:false}
 Stage=Decode
<nil> TRC pkg/cpu/decode.go:155 > Decoded filled instruction: &{rawInstruction:3203336721 BaseInstruction:{OpType:0 Rd:1 ALU:5 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:-16657} Operand:4294950639 Result:0 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=Decode
<nil> TRC pkg/cpu/fetch.go:56 > Fetched instruction: 0x00000419
 Stage=Fetch
<nil> TRC pkg/cpu/fetch.go:61 > Increasing ProgramCounter to: 11 Stage=Fetch
<nil> TRC pkg/cpu/pipeline.go:67 > canFetch: true

<nil> TRC pkg/cpu/fetch.go:83 > Advancing to next stage with instruction: 0x00000419 Stage=Fetch
<nil> TRC pkg/cpu/decode.go:170 > Advancing to next stage with instruction: &{rawInstruction:3203336721 BaseInstruction:{OpType:0 Rd:1 ALU:5 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:-16657} Operand:4294950639 Result:0 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=Decode
<nil> TRC pkg/cpu/execute.go:292 > Advancing to next stage with instruction: &{rawInstruction:93 BaseInstruction:{OpType:3 Rd:0 ALU:0 Rs:0 RMem:5 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:0} Operand:0 Result:0 RDestAux:0 DestMemAddr:4 BranchTaken:true WriteBack:true}
 Stage=Execute
<nil> TRC pkg/cpu/memory.go:118 > Advancing to next stage with instruction: <nil>
 Stage=Memory
<nil> TRC pkg/cpu/writeback.go:88 > Got with instruction: <nil>
 Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:39 > No current instruction to process, returning early Stage=WriteBack
<nil> TRC pkg/cpu/memory.go:56 > Current instruction is not a load/store type, skipping memory stage execution &{rawInstruction:93 BaseInstruction:{OpType:3 Rd:0 ALU:0 Rs:0 RMem:5 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:0} Operand:0 Result:0 RDestAux:0 DestMemAddr:4 BranchTaken:true WriteBack:true}
 Stage=Memory
<nil> TRC pkg/cpu/execute.go:103 > ALURI operation result: 4294950639 Stage=Execute
<nil> TRC pkg/cpu/decode.go:69 > Decoded instruction: &{rawInstruction:1049 BaseInstruction:{OpType:2 Rd:1 ALU:0 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:2 Imm:0} Operand:0 Result:0 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:false}
 Stage=Decode
<nil> TRC pkg/cpu/decode.go:155 > Decoded filled instruction: &{rawInstruction:1049 BaseInstruction:{OpType:2 Rd:1 ALU:0 Rs:0 RMem:30 CtrlFlag:0 CtrlMode:0 MemMode:2 Imm:0} Operand:0 Result:0 RDestAux:0 DestMemAddr:20 BranchTaken:false WriteBack:false}
 Stage=Decode
<nil> TRC pkg/cpu/fetch.go:56 > Fetched instruction: 0x00000419
 Stage=Fetch
<nil> TRC pkg/cpu/fetch.go:61 > Increasing ProgramCounter to: 12 Stage=Fetch
<nil> TRC pkg/cpu/pipeline.go:67 > canFetch: true

<nil> TRC pkg/cpu/fetch.go:83 > Advancing to next stage with instruction: 0x00000419 Stage=Fetch
<nil> TRC pkg/cpu/decode.go:170 > Advancing to next stage with instruction: &{rawInstruction:1049 BaseInstruction:{OpType:2 Rd:1 ALU:0 Rs:0 RMem:30 CtrlFlag:0 CtrlMode:0 MemMode:2 Imm:0} Operand:0 Result:0 RDestAux:0 DestMemAddr:20 BranchTaken:false WriteBack:false}
 Stage=Decode
<nil> TRC pkg/cpu/execute.go:292 > Advancing to next stage with instruction: &{rawInstruction:3203336721 BaseInstruction:{OpType:0 Rd:1 ALU:5 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:-16657} Operand:4294950639 Result:4294950639 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=Execute
<nil> TRC pkg/cpu/memory.go:118 > Advancing to next stage with instruction: &{rawInstruction:93 BaseInstruction:{OpType:3 Rd:0 ALU:0 Rs:0 RMem:5 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:0} Operand:0 Result:0 RDestAux:0 DestMemAddr:4 BranchTaken:true WriteBack:true}
 Stage=Memory
<nil> TRC pkg/cpu/writeback.go:88 > Got with instruction: &{rawInstruction:93 BaseInstruction:{OpType:3 Rd:0 ALU:0 Rs:0 RMem:5 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:0} Operand:0 Result:0 RDestAux:0 DestMemAddr:4 BranchTaken:true WriteBack:true}
 Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:43 > Processing instruction: &{rawInstruction:93 BaseInstruction:{OpType:3 Rd:0 ALU:0 Rs:0 RMem:5 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:0} Operand:0 Result:0 RDestAux:0 DestMemAddr:4 BranchTaken:true WriteBack:true}
 Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:50 > Control instruction detected Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:59 > Writing to Program Counter directly from control instruction to 4
 Stage=WriteBack
<nil> TRC pkg/cpu/fetch.go:95 > Squashing instruction: <nil>
 Stage=Fetch
<nil> TRC pkg/cpu/decode.go:182 > Squashing instruction: &{rawInstruction:1049 BaseInstruction:{OpType:0 Rd:0 ALU:0 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:0} Operand:0 Result:0 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:false}
 Stage=Decode
<nil> TRC pkg/cpu/execute.go:304 > Squashing instruction: &{rawInstruction:1049 BaseInstruction:{OpType:2 Rd:1 ALU:0 Rs:0 RMem:30 CtrlFlag:0 CtrlMode:0 MemMode:2 Imm:0} Operand:0 Result:0 RDestAux:0 DestMemAddr:20 BranchTaken:false WriteBack:false}
 Stage=Execute
<nil> TRC pkg/cpu/memory.go:130 > Squashing instruction: &{rawInstruction:3203336721 BaseInstruction:{OpType:0 Rd:1 ALU:5 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:-16657} Operand:4294950639 Result:4294950639 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=Memory
<nil> TRC pkg/cpu/writeback.go:95 > Squashing instruction: &{rawInstruction:93 BaseInstruction:{OpType:3 Rd:0 ALU:0 Rs:0 RMem:5 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:0} Operand:0 Result:0 RDestAux:0 DestMemAddr:4 BranchTaken:true WriteBack:true}
 Stage=WriteBack
<nil> TRC pkg/cpu/memory.go:52 > No current instruction to process, returning early Stage=Memory
<nil> TRC pkg/cpu/execute.go:258 > No current instruction to process, returning early Stage=Execute
<nil> TRC pkg/cpu/decode.go:61 > No current instruction to process, returning early Stage=Decode
<nil> TRC pkg/cpu/fetch.go:56 > Fetched instruction: 0x00020041
 Stage=Fetch
<nil> TRC pkg/cpu/fetch.go:61 > Increasing ProgramCounter to: 5 Stage=Fetch
<nil> TRC pkg/cpu/pipeline.go:67 > canFetch: true

<nil> TRC pkg/cpu/fetch.go:83 > Advancing to next stage with instruction: 0x00020041 Stage=Fetch
<nil> TRC pkg/cpu/decode.go:170 > Advancing to next stage with instruction: <nil>
 Stage=Decode
<nil> TRC pkg/cpu/execute.go:292 > Advancing to next stage with instruction: <nil>
 Stage=Execute
<nil> TRC pkg/cpu/memory.go:118 > Advancing to next stage with instruction: <nil>
 Stage=Memory
<nil> TRC pkg/cpu/writeback.go:88 > Got with instruction: <nil>
 Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:39 > No current instruction to process, returning early Stage=WriteBack
<nil> TRC pkg/cpu/memory.go:52 > No current instruction to process, returning early Stage=Memory
<nil> TRC pkg/cpu/execute.go:258 > No current instruction to process, returning early Stage=Execute
<nil> TRC pkg/cpu/decode.go:69 > Decoded instruction: &{rawInstruction:131137 BaseInstruction:{OpType:0 Rd:4 ALU:0 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:2} Operand:0 Result:0 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:false}
 Stage=Decode
<nil> TRC pkg/cpu/decode.go:155 > Decoded filled instruction: &{rawInstruction:131137 BaseInstruction:{OpType:0 Rd:4 ALU:0 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:2} Operand:2 Result:2 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=Decode
<nil> TRC pkg/cpu/fetch.go:56 > Fetched instruction: 0x00010221
 Stage=Fetch
<nil> TRC pkg/cpu/fetch.go:61 > Increasing ProgramCounter to: 6 Stage=Fetch
<nil> TRC pkg/cpu/pipeline.go:67 > canFetch: true

<nil> TRC pkg/cpu/fetch.go:83 > Advancing to next stage with instruction: 0x00010221 Stage=Fetch
<nil> TRC pkg/cpu/decode.go:170 > Advancing to next stage with instruction: &{rawInstruction:131137 BaseInstruction:{OpType:0 Rd:4 ALU:0 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:2} Operand:2 Result:2 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=Decode
<nil> TRC pkg/cpu/execute.go:292 > Advancing to next stage with instruction: <nil>
 Stage=Execute
<nil> TRC pkg/cpu/memory.go:118 > Advancing to next stage with instruction: <nil>
 Stage=Memory
<nil> TRC pkg/cpu/writeback.go:88 > Got with instruction: <nil>
 Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:39 > No current instruction to process, returning early Stage=WriteBack
<nil> TRC pkg/cpu/memory.go:52 > No current instruction to process, returning early Stage=Memory
<nil> TRC pkg/cpu/execute.go:103 > ALURI operation result: 4 Stage=Execute
<nil> TRC pkg/cpu/decode.go:69 > Decoded instruction: &{rawInstruction:66081 BaseInstruction:{OpType:0 Rd:2 ALU:1 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:1} Operand:0 Result:0 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:false}
 Stage=Decode
<nil> TRC pkg/cpu/decode.go:155 > Decoded filled instruction: &{rawInstruction:66081 BaseInstruction:{OpType:0 Rd:2 ALU:1 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:1} Operand:1 Result:9 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=Decode
<nil> TRC pkg/cpu/fetch.go:56 > Fetched instruction: 0x00001c21
 Stage=Fetch
<nil> TRC pkg/cpu/fetch.go:61 > Increasing ProgramCounter to: 7 Stage=Fetch
<nil> TRC pkg/cpu/pipeline.go:67 > canFetch: true

<nil> TRC pkg/cpu/fetch.go:83 > Advancing to next stage with instruction: 0x00001c21 Stage=Fetch
<nil> TRC pkg/cpu/decode.go:170 > Advancing to next stage with instruction: &{rawInstruction:66081 BaseInstruction:{OpType:0 Rd:2 ALU:1 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:1} Operand:1 Result:9 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=Decode
<nil> TRC pkg/cpu/execute.go:292 > Advancing to next stage with instruction: &{rawInstruction:131137 BaseInstruction:{OpType:0 Rd:4 ALU:0 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:2} Operand:2 Result:4 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=Execute
<nil> TRC pkg/cpu/memory.go:118 > Advancing to next stage with instruction: <nil>
 Stage=Memory
<nil> TRC pkg/cpu/writeback.go:88 > Got with instruction: <nil>
 Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:39 > No current instruction to process, returning early Stage=WriteBack
<nil> TRC pkg/cpu/memory.go:56 > Current instruction is not a load/store type, skipping memory stage execution &{rawInstruction:131137 BaseInstruction:{OpType:0 Rd:4 ALU:0 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:2} Operand:2 Result:4 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=Memory
<nil> TRC pkg/cpu/execute.go:103 > ALURI operation result: 8 Stage=Execute
<nil> TRC pkg/cpu/decode.go:69 > Decoded instruction: &{rawInstruction:7201 BaseInstruction:{OpType:0 Rd:2 ALU:14 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:0} Operand:0 Result:0 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:false}
 Stage=Decode
<nil> TRC pkg/cpu/decode.go:75 > Failed to read register r2 -1 Stage=Decode
<nil> TRC pkg/cpu/fetch.go:56 > Fetched instruction: 0x0000026d
 Stage=Fetch
<nil> TRC pkg/cpu/fetch.go:61 > Increasing ProgramCounter to: 8 Stage=Fetch
<nil> TRC pkg/cpu/pipeline.go:67 > canFetch: true

<nil> TRC pkg/cpu/fetch.go:88 > Next stage cannot advance, stalling Stage=Fetch
<nil> TRC pkg/cpu/decode.go:165 > Decode is busy, cannot advance: 1 Stage=Decode
<nil> TRC pkg/cpu/execute.go:284 > previous stage Decode returned stall
 Stage=Execute
<nil> TRC pkg/cpu/execute.go:292 > Advancing to next stage with instruction: &{rawInstruction:66081 BaseInstruction:{OpType:0 Rd:2 ALU:1 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:1} Operand:1 Result:8 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=Execute
<nil> TRC pkg/cpu/memory.go:118 > Advancing to next stage with instruction: &{rawInstruction:131137 BaseInstruction:{OpType:0 Rd:4 ALU:0 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:2} Operand:2 Result:4 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=Memory
<nil> TRC pkg/cpu/writeback.go:88 > Got with instruction: &{rawInstruction:131137 BaseInstruction:{OpType:0 Rd:4 ALU:0 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:2} Operand:2 Result:4 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:43 > Processing instruction: &{rawInstruction:131137 BaseInstruction:{OpType:0 Rd:4 ALU:0 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:2} Operand:2 Result:4 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:65 > Writing back result: 4 to r4
 Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:67 > Unblocked register r4 for write back
 Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:75 > Written back to rdestaux: 0 0
 Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:79 > Write back completed for instruction: &{rawInstruction:131137 BaseInstruction:{OpType:0 Rd:4 ALU:0 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:2} Operand:2 Result:4 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=WriteBack
<nil> TRC pkg/cpu/memory.go:56 > Current instruction is not a load/store type, skipping memory stage execution &{rawInstruction:66081 BaseInstruction:{OpType:0 Rd:2 ALU:1 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:1} Operand:1 Result:8 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=Memory
<nil> TRC pkg/cpu/execute.go:258 > No current instruction to process, returning early Stage=Execute
<nil> TRC pkg/cpu/decode.go:69 > Decoded instruction: &{rawInstruction:7201 BaseInstruction:{OpType:0 Rd:2 ALU:14 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:0} Operand:0 Result:0 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:false}
 Stage=Decode
<nil> TRC pkg/cpu/decode.go:75 > Failed to read register r2 -1 Stage=Decode
<nil> TRC pkg/cpu/fetch.go:44 > Currently have an instruction &{rawInstruction:621 BaseInstruction:{OpType:0 Rd:0 ALU:0 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:0} Operand:0 Result:0 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:false}, skipping fetch Stage=Fetch
<nil> TRC pkg/cpu/pipeline.go:67 > canFetch: true

<nil> TRC pkg/cpu/fetch.go:88 > Next stage cannot advance, stalling Stage=Fetch
<nil> TRC pkg/cpu/decode.go:165 > Decode is busy, cannot advance: 1 Stage=Decode
<nil> TRC pkg/cpu/execute.go:284 > previous stage Decode returned stall
 Stage=Execute
<nil> TRC pkg/cpu/execute.go:292 > Advancing to next stage with instruction: <nil>
 Stage=Execute
<nil> TRC pkg/cpu/memory.go:118 > Advancing to next stage with instruction: &{rawInstruction:66081 BaseInstruction:{OpType:0 Rd:2 ALU:1 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:1} Operand:1 Result:8 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=Memory
<nil> TRC pkg/cpu/writeback.go:88 > Got with instruction: &{rawInstruction:66081 BaseInstruction:{OpType:0 Rd:2 ALU:1 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:1} Operand:1 Result:8 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:43 > Processing instruction: &{rawInstruction:66081 BaseInstruction:{OpType:0 Rd:2 ALU:1 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:1} Operand:1 Result:8 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:65 > Writing back result: 8 to r2
 Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:67 > Unblocked register r2 for write back
 Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:75 > Written back to rdestaux: 0 0
 Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:79 > Write back completed for instruction: &{rawInstruction:66081 BaseInstruction:{OpType:0 Rd:2 ALU:1 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:1} Operand:1 Result:8 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=WriteBack
<nil> TRC pkg/cpu/memory.go:52 > No current instruction to process, returning early Stage=Memory
<nil> TRC pkg/cpu/execute.go:258 > No current instruction to process, returning early Stage=Execute
<nil> TRC pkg/cpu/decode.go:69 > Decoded instruction: &{rawInstruction:7201 BaseInstruction:{OpType:0 Rd:2 ALU:14 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:0} Operand:0 Result:0 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:false}
 Stage=Decode
<nil> TRC pkg/cpu/decode.go:155 > Decoded filled instruction: &{rawInstruction:7201 BaseInstruction:{OpType:0 Rd:2 ALU:14 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:0} Operand:0 Result:8 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=Decode
<nil> TRC pkg/cpu/fetch.go:44 > Currently have an instruction &{rawInstruction:621 BaseInstruction:{OpType:0 Rd:0 ALU:0 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:0} Operand:0 Result:0 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:false}, skipping fetch Stage=Fetch
<nil> TRC pkg/cpu/pipeline.go:67 > canFetch: true

<nil> TRC pkg/cpu/fetch.go:83 > Advancing to next stage with instruction: 0x0000026d Stage=Fetch
<nil> TRC pkg/cpu/decode.go:170 > Advancing to next stage with instruction: &{rawInstruction:7201 BaseInstruction:{OpType:0 Rd:2 ALU:14 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:0} Operand:0 Result:8 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=Decode
<nil> TRC pkg/cpu/execute.go:292 > Advancing to next stage with instruction: <nil>
 Stage=Execute
<nil> TRC pkg/cpu/memory.go:118 > Advancing to next stage with instruction: <nil>
 Stage=Memory
<nil> TRC pkg/cpu/writeback.go:88 > Got with instruction: <nil>
 Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:39 > No current instruction to process, returning early Stage=WriteBack
<nil> TRC pkg/cpu/memory.go:52 > No current instruction to process, returning early Stage=Memory
<nil> TRC pkg/cpu/execute.go:103 > ALURI operation result: 8 Stage=Execute
<nil> TRC pkg/cpu/decode.go:69 > Decoded instruction: &{rawInstruction:621 BaseInstruction:{OpType:3 Rd:0 ALU:0 Rs:0 RMem:6 CtrlFlag:1 CtrlMode:0 MemMode:0 Imm:0} Operand:0 Result:0 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:false}
 Stage=Decode
<nil> TRC pkg/cpu/decode.go:155 > Decoded filled instruction: &{rawInstruction:621 BaseInstruction:{OpType:3 Rd:0 ALU:0 Rs:0 RMem:6 CtrlFlag:1 CtrlMode:0 MemMode:0 Imm:0} Operand:0 Result:0 RDestAux:0 DestMemAddr:9 BranchTaken:false WriteBack:true}
 Stage=Decode
<nil> TRC pkg/cpu/fetch.go:56 > Fetched instruction: 0x0000005d
 Stage=Fetch
<nil> TRC pkg/cpu/fetch.go:61 > Increasing ProgramCounter to: 9 Stage=Fetch
<nil> TRC pkg/cpu/pipeline.go:67 > canFetch: true

<nil> TRC pkg/cpu/fetch.go:83 > Advancing to next stage with instruction: 0x0000005d Stage=Fetch
<nil> TRC pkg/cpu/decode.go:170 > Advancing to next stage with instruction: &{rawInstruction:621 BaseInstruction:{OpType:3 Rd:0 ALU:0 Rs:0 RMem:6 CtrlFlag:1 CtrlMode:0 MemMode:0 Imm:0} Operand:0 Result:0 RDestAux:0 DestMemAddr:9 BranchTaken:false WriteBack:true}
 Stage=Decode
<nil> TRC pkg/cpu/execute.go:292 > Advancing to next stage with instruction: &{rawInstruction:7201 BaseInstruction:{OpType:0 Rd:2 ALU:14 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:0} Operand:0 Result:8 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:false}
 Stage=Execute
<nil> TRC pkg/cpu/memory.go:118 > Advancing to next stage with instruction: <nil>
 Stage=Memory
<nil> TRC pkg/cpu/writeback.go:88 > Got with instruction: <nil>
 Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:39 > No current instruction to process, returning early Stage=WriteBack
<nil> TRC pkg/cpu/memory.go:56 > Current instruction is not a load/store type, skipping memory stage execution &{rawInstruction:7201 BaseInstruction:{OpType:0 Rd:2 ALU:14 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:0} Operand:0 Result:8 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:false}
 Stage=Memory
<nil> TRC pkg/cpu/execute.go:168 > calculated memory address: 9 Stage=Execute
<nil> TRC pkg/cpu/decode.go:69 > Decoded instruction: &{rawInstruction:93 BaseInstruction:{OpType:3 Rd:0 ALU:0 Rs:0 RMem:5 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:0} Operand:0 Result:0 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:false}
 Stage=Decode
<nil> TRC pkg/cpu/decode.go:155 > Decoded filled instruction: &{rawInstruction:93 BaseInstruction:{OpType:3 Rd:0 ALU:0 Rs:0 RMem:5 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:0} Operand:0 Result:0 RDestAux:0 DestMemAddr:4 BranchTaken:false WriteBack:true}
 Stage=Decode
<nil> TRC pkg/cpu/fetch.go:56 > Fetched instruction: 0xbeef0a11
 Stage=Fetch
<nil> TRC pkg/cpu/fetch.go:61 > Increasing ProgramCounter to: 10 Stage=Fetch
<nil> TRC pkg/cpu/pipeline.go:67 > canFetch: true

<nil> TRC pkg/cpu/fetch.go:83 > Advancing to next stage with instruction: 0xbeef0a11 Stage=Fetch
<nil> TRC pkg/cpu/decode.go:170 > Advancing to next stage with instruction: &{rawInstruction:93 BaseInstruction:{OpType:3 Rd:0 ALU:0 Rs:0 RMem:5 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:0} Operand:0 Result:0 RDestAux:0 DestMemAddr:4 BranchTaken:false WriteBack:true}
 Stage=Decode
<nil> TRC pkg/cpu/execute.go:292 > Advancing to next stage with instruction: &{rawInstruction:621 BaseInstruction:{OpType:3 Rd:0 ALU:0 Rs:0 RMem:6 CtrlFlag:1 CtrlMode:0 MemMode:0 Imm:0} Operand:0 Result:0 RDestAux:0 DestMemAddr:9 BranchTaken:false WriteBack:true}
 Stage=Execute
<nil> TRC pkg/cpu/memory.go:118 > Advancing to next stage with instruction: &{rawInstruction:7201 BaseInstruction:{OpType:0 Rd:2 ALU:14 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:0} Operand:0 Result:8 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:false}
 Stage=Memory
<nil> TRC pkg/cpu/writeback.go:88 > Got with instruction: &{rawInstruction:7201 BaseInstruction:{OpType:0 Rd:2 ALU:14 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:0} Operand:0 Result:8 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:false}
 Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:43 > Processing instruction: &{rawInstruction:7201 BaseInstruction:{OpType:0 Rd:2 ALU:14 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:0} Operand:0 Result:8 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:false}
 Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:77 > No write-back required for this instruction Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:79 > Write back completed for instruction: &{rawInstruction:7201 BaseInstruction:{OpType:0 Rd:2 ALU:14 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:0} Operand:0 Result:8 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:false}
 Stage=WriteBack
<nil> TRC pkg/cpu/memory.go:56 > Current instruction is not a load/store type, skipping memory stage execution &{rawInstruction:621 BaseInstruction:{OpType:3 Rd:0 ALU:0 Rs:0 RMem:6 CtrlFlag:1 CtrlMode:0 MemMode:0 Imm:0} Operand:0 Result:0 RDestAux:0 DestMemAddr:9 BranchTaken:false WriteBack:true}
 Stage=Memory
<nil> TRC pkg/cpu/execute.go:168 > calculated memory address: 4 Stage=Execute
<nil> TRC pkg/cpu/decode.go:69 > Decoded instruction: &{rawInstruction:3203336721 BaseInstruction:{OpType:0 Rd:1 ALU:5 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:-16657} Operand:0 Result:0 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:false}
 Stage=Decode
<nil> TRC pkg/cpu/decode.go:155 > Decoded filled instruction: &{rawInstruction:3203336721 BaseInstruction:{OpType:0 Rd:1 ALU:5 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:-16657} Operand:4294950639 Result:0 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=Decode
<nil> TRC pkg/cpu/fetch.go:56 > Fetched instruction: 0x00000419
 Stage=Fetch
<nil> TRC pkg/cpu/fetch.go:61 > Increasing ProgramCounter to: 11 Stage=Fetch
<nil> TRC pkg/cpu/pipeline.go:67 > canFetch: true

<nil> TRC pkg/cpu/fetch.go:83 > Advancing to next stage with instruction: 0x00000419 Stage=Fetch
<nil> TRC pkg/cpu/decode.go:170 > Advancing to next stage with instruction: &{rawInstruction:3203336721 BaseInstruction:{OpType:0 Rd:1 ALU:5 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:-16657} Operand:4294950639 Result:0 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=Decode
<nil> TRC pkg/cpu/execute.go:292 > Advancing to next stage with instruction: &{rawInstruction:93 BaseInstruction:{OpType:3 Rd:0 ALU:0 Rs:0 RMem:5 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:0} Operand:0 Result:0 RDestAux:0 DestMemAddr:4 BranchTaken:true WriteBack:true}
 Stage=Execute
<nil> TRC pkg/cpu/memory.go:118 > Advancing to next stage with instruction: &{rawInstruction:621 BaseInstruction:{OpType:3 Rd:0 ALU:0 Rs:0 RMem:6 CtrlFlag:1 CtrlMode:0 MemMode:0 Imm:0} Operand:0 Result:0 RDestAux:0 DestMemAddr:9 BranchTaken:false WriteBack:true}
 Stage=Memory
<nil> TRC pkg/cpu/writeback.go:88 > Got with instruction: &{rawInstruction:621 BaseInstruction:{OpType:3 Rd:0 ALU:0 Rs:0 RMem:6 CtrlFlag:1 CtrlMode:0 MemMode:0 Imm:0} Operand:0 Result:0 RDestAux:0 DestMemAddr:9 BranchTaken:false WriteBack:true}
 Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:43 > Processing instruction: &{rawInstruction:621 BaseInstruction:{OpType:3 Rd:0 ALU:0 Rs:0 RMem:6 CtrlFlag:1 CtrlMode:0 MemMode:0 Imm:0} Operand:0 Result:0 RDestAux:0 DestMemAddr:9 BranchTaken:false WriteBack:true}
 Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:50 > Control instruction detected Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:52 > Branch not taken, no write back to Program Counter required Stage=WriteBack
<nil> TRC pkg/cpu/memory.go:56 > Current instruction is not a load/store type, skipping memory stage execution &{rawInstruction:93 BaseInstruction:{OpType:3 Rd:0 ALU:0 Rs:0 RMem:5 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:0} Operand:0 Result:0 RDestAux:0 DestMemAddr:4 BranchTaken:true WriteBack:true}
 Stage=Memory
<nil> TRC pkg/cpu/execute.go:103 > ALURI operation result: 4294950639 Stage=Execute
<nil> TRC pkg/cpu/decode.go:69 > Decoded instruction: &{rawInstruction:1049 BaseInstruction:{OpType:2 Rd:1 ALU:0 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:2 Imm:0} Operand:0 Result:0 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:false}
 Stage=Decode
<nil> TRC pkg/cpu/decode.go:155 > Decoded filled instruction: &{rawInstruction:1049 BaseInstruction:{OpType:2 Rd:1 ALU:0 Rs:0 RMem:30 CtrlFlag:0 CtrlMode:0 MemMode:2 Imm:0} Operand:0 Result:0 RDestAux:0 DestMemAddr:20 BranchTaken:false WriteBack:false}
 Stage=Decode
<nil> TRC pkg/cpu/fetch.go:56 > Fetched instruction: 0x00000419
 Stage=Fetch
<nil> TRC pkg/cpu/fetch.go:61 > Increasing ProgramCounter to: 12 Stage=Fetch
<nil> TRC pkg/cpu/pipeline.go:67 > canFetch: true

<nil> TRC pkg/cpu/fetch.go:83 > Advancing to next stage with instruction: 0x00000419 Stage=Fetch
<nil> TRC pkg/cpu/decode.go:170 > Advancing to next stage with instruction: &{rawInstruction:1049 BaseInstruction:{OpType:2 Rd:1 ALU:0 Rs:0 RMem:30 CtrlFlag:0 CtrlMode:0 MemMode:2 Imm:0} Operand:0 Result:0 RDestAux:0 DestMemAddr:20 BranchTaken:false WriteBack:false}
 Stage=Decode
<nil> TRC pkg/cpu/execute.go:292 > Advancing to next stage with instruction: &{rawInstruction:3203336721 BaseInstruction:{OpType:0 Rd:1 ALU:5 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:-16657} Operand:4294950639 Result:4294950639 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=Execute
<nil> TRC pkg/cpu/memory.go:118 > Advancing to next stage with instruction: &{rawInstruction:93 BaseInstruction:{OpType:3 Rd:0 ALU:0 Rs:0 RMem:5 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:0} Operand:0 Result:0 RDestAux:0 DestMemAddr:4 BranchTaken:true WriteBack:true}
 Stage=Memory
<nil> TRC pkg/cpu/writeback.go:88 > Got with instruction: &{rawInstruction:93 BaseInstruction:{OpType:3 Rd:0 ALU:0 Rs:0 RMem:5 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:0} Operand:0 Result:0 RDestAux:0 DestMemAddr:4 BranchTaken:true WriteBack:true}
 Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:43 > Processing instruction: &{rawInstruction:93 BaseInstruction:{OpType:3 Rd:0 ALU:0 Rs:0 RMem:5 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:0} Operand:0 Result:0 RDestAux:0 DestMemAddr:4 BranchTaken:true WriteBack:true}
 Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:50 > Control instruction detected Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:59 > Writing to Program Counter directly from control instruction to 4
 Stage=WriteBack
<nil> TRC pkg/cpu/fetch.go:95 > Squashing instruction: <nil>
 Stage=Fetch
<nil> TRC pkg/cpu/decode.go:182 > Squashing instruction: &{rawInstruction:1049 BaseInstruction:{OpType:0 Rd:0 ALU:0 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:0} Operand:0 Result:0 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:false}
 Stage=Decode
<nil> TRC pkg/cpu/execute.go:304 > Squashing instruction: &{rawInstruction:1049 BaseInstruction:{OpType:2 Rd:1 ALU:0 Rs:0 RMem:30 CtrlFlag:0 CtrlMode:0 MemMode:2 Imm:0} Operand:0 Result:0 RDestAux:0 DestMemAddr:20 BranchTaken:false WriteBack:false}
 Stage=Execute
<nil> TRC pkg/cpu/memory.go:130 > Squashing instruction: &{rawInstruction:3203336721 BaseInstruction:{OpType:0 Rd:1 ALU:5 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:-16657} Operand:4294950639 Result:4294950639 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=Memory
<nil> TRC pkg/cpu/writeback.go:95 > Squashing instruction: &{rawInstruction:93 BaseInstruction:{OpType:3 Rd:0 ALU:0 Rs:0 RMem:5 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:0} Operand:0 Result:0 RDestAux:0 DestMemAddr:4 BranchTaken:true WriteBack:true}
 Stage=WriteBack
<nil> TRC pkg/cpu/memory.go:52 > No current instruction to process, returning early Stage=Memory
<nil> TRC pkg/cpu/execute.go:258 > No current instruction to process, returning early Stage=Execute
<nil> TRC pkg/cpu/decode.go:61 > No current instruction to process, returning early Stage=Decode
<nil> TRC pkg/cpu/fetch.go:56 > Fetched instruction: 0x00020041
 Stage=Fetch
<nil> TRC pkg/cpu/fetch.go:61 > Increasing ProgramCounter to: 5 Stage=Fetch
<nil> TRC pkg/cpu/pipeline.go:67 > canFetch: true

<nil> TRC pkg/cpu/fetch.go:83 > Advancing to next stage with instruction: 0x00020041 Stage=Fetch
<nil> TRC pkg/cpu/decode.go:170 > Advancing to next stage with instruction: <nil>
 Stage=Decode
<nil> TRC pkg/cpu/execute.go:292 > Advancing to next stage with instruction: <nil>
 Stage=Execute
<nil> TRC pkg/cpu/memory.go:118 > Advancing to next stage with instruction: <nil>
 Stage=Memory
<nil> TRC pkg/cpu/writeback.go:88 > Got with instruction: <nil>
 Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:39 > No current instruction to process, returning early Stage=WriteBack
<nil> TRC pkg/cpu/memory.go:52 > No current instruction to process, returning early Stage=Memory
<nil> TRC pkg/cpu/execute.go:258 > No current instruction to process, returning early Stage=Execute
<nil> TRC pkg/cpu/decode.go:69 > Decoded instruction: &{rawInstruction:131137 BaseInstruction:{OpType:0 Rd:4 ALU:0 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:2} Operand:0 Result:0 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:false}
 Stage=Decode
<nil> TRC pkg/cpu/decode.go:155 > Decoded filled instruction: &{rawInstruction:131137 BaseInstruction:{OpType:0 Rd:4 ALU:0 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:2} Operand:2 Result:4 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=Decode
<nil> TRC pkg/cpu/fetch.go:56 > Fetched instruction: 0x00010221
 Stage=Fetch
<nil> TRC pkg/cpu/fetch.go:61 > Increasing ProgramCounter to: 6 Stage=Fetch
<nil> TRC pkg/cpu/pipeline.go:67 > canFetch: true

<nil> TRC pkg/cpu/fetch.go:83 > Advancing to next stage with instruction: 0x00010221 Stage=Fetch
<nil> TRC pkg/cpu/decode.go:170 > Advancing to next stage with instruction: &{rawInstruction:131137 BaseInstruction:{OpType:0 Rd:4 ALU:0 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:2} Operand:2 Result:4 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=Decode
<nil> TRC pkg/cpu/execute.go:292 > Advancing to next stage with instruction: <nil>
 Stage=Execute
<nil> TRC pkg/cpu/memory.go:118 > Advancing to next stage with instruction: <nil>
 Stage=Memory
<nil> TRC pkg/cpu/writeback.go:88 > Got with instruction: <nil>
 Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:39 > No current instruction to process, returning early Stage=WriteBack
<nil> TRC pkg/cpu/memory.go:52 > No current instruction to process, returning early Stage=Memory
<nil> TRC pkg/cpu/execute.go:103 > ALURI operation result: 6 Stage=Execute
<nil> TRC pkg/cpu/decode.go:69 > Decoded instruction: &{rawInstruction:66081 BaseInstruction:{OpType:0 Rd:2 ALU:1 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:1} Operand:0 Result:0 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:false}
 Stage=Decode
<nil> TRC pkg/cpu/decode.go:155 > Decoded filled instruction: &{rawInstruction:66081 BaseInstruction:{OpType:0 Rd:2 ALU:1 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:1} Operand:1 Result:8 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=Decode
<nil> TRC pkg/cpu/fetch.go:56 > Fetched instruction: 0x00001c21
 Stage=Fetch
<nil> TRC pkg/cpu/fetch.go:61 > Increasing ProgramCounter to: 7 Stage=Fetch
<nil> TRC pkg/cpu/pipeline.go:67 > canFetch: true

<nil> TRC pkg/cpu/fetch.go:83 > Advancing to next stage with instruction: 0x00001c21 Stage=Fetch
<nil> TRC pkg/cpu/decode.go:170 > Advancing to next stage with instruction: &{rawInstruction:66081 BaseInstruction:{OpType:0 Rd:2 ALU:1 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:1} Operand:1 Result:8 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=Decode
<nil> TRC pkg/cpu/execute.go:292 > Advancing to next stage with instruction: &{rawInstruction:131137 BaseInstruction:{OpType:0 Rd:4 ALU:0 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:2} Operand:2 Result:6 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=Execute
<nil> TRC pkg/cpu/memory.go:118 > Advancing to next stage with instruction: <nil>
 Stage=Memory
<nil> TRC pkg/cpu/writeback.go:88 > Got with instruction: <nil>
 Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:39 > No current instruction to process, returning early Stage=WriteBack
<nil> TRC pkg/cpu/memory.go:56 > Current instruction is not a load/store type, skipping memory stage execution &{rawInstruction:131137 BaseInstruction:{OpType:0 Rd:4 ALU:0 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:2} Operand:2 Result:6 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=Memory
<nil> TRC pkg/cpu/execute.go:103 > ALURI operation result: 7 Stage=Execute
<nil> TRC pkg/cpu/decode.go:69 > Decoded instruction: &{rawInstruction:7201 BaseInstruction:{OpType:0 Rd:2 ALU:14 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:0} Operand:0 Result:0 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:false}
 Stage=Decode
<nil> TRC pkg/cpu/decode.go:75 > Failed to read register r2 -1 Stage=Decode
<nil> TRC pkg/cpu/fetch.go:56 > Fetched instruction: 0x0000026d
 Stage=Fetch
<nil> TRC pkg/cpu/fetch.go:61 > Increasing ProgramCounter to: 8 Stage=Fetch
<nil> TRC pkg/cpu/pipeline.go:67 > canFetch: true

<nil> TRC pkg/cpu/fetch.go:88 > Next stage cannot advance, stalling Stage=Fetch
<nil> TRC pkg/cpu/decode.go:165 > Decode is busy, cannot advance: 1 Stage=Decode
<nil> TRC pkg/cpu/execute.go:284 > previous stage Decode returned stall
 Stage=Execute
<nil> TRC pkg/cpu/execute.go:292 > Advancing to next stage with instruction: &{rawInstruction:66081 BaseInstruction:{OpType:0 Rd:2 ALU:1 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:1} Operand:1 Result:7 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=Execute
<nil> TRC pkg/cpu/memory.go:118 > Advancing to next stage with instruction: &{rawInstruction:131137 BaseInstruction:{OpType:0 Rd:4 ALU:0 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:2} Operand:2 Result:6 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=Memory
<nil> TRC pkg/cpu/writeback.go:88 > Got with instruction: &{rawInstruction:131137 BaseInstruction:{OpType:0 Rd:4 ALU:0 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:2} Operand:2 Result:6 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:43 > Processing instruction: &{rawInstruction:131137 BaseInstruction:{OpType:0 Rd:4 ALU:0 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:2} Operand:2 Result:6 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:65 > Writing back result: 6 to r4
 Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:67 > Unblocked register r4 for write back
 Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:75 > Written back to rdestaux: 0 0
 Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:79 > Write back completed for instruction: &{rawInstruction:131137 BaseInstruction:{OpType:0 Rd:4 ALU:0 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:2} Operand:2 Result:6 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=WriteBack
<nil> TRC pkg/cpu/memory.go:56 > Current instruction is not a load/store type, skipping memory stage execution &{rawInstruction:66081 BaseInstruction:{OpType:0 Rd:2 ALU:1 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:1} Operand:1 Result:7 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=Memory
<nil> TRC pkg/cpu/execute.go:258 > No current instruction to process, returning early Stage=Execute
<nil> TRC pkg/cpu/decode.go:69 > Decoded instruction: &{rawInstruction:7201 BaseInstruction:{OpType:0 Rd:2 ALU:14 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:0} Operand:0 Result:0 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:false}
 Stage=Decode
<nil> TRC pkg/cpu/decode.go:75 > Failed to read register r2 -1 Stage=Decode
<nil> TRC pkg/cpu/fetch.go:44 > Currently have an instruction &{rawInstruction:621 BaseInstruction:{OpType:0 Rd:0 ALU:0 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:0} Operand:0 Result:0 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:false}, skipping fetch Stage=Fetch
<nil> TRC pkg/cpu/pipeline.go:67 > canFetch: true

<nil> TRC pkg/cpu/fetch.go:88 > Next stage cannot advance, stalling Stage=Fetch
<nil> TRC pkg/cpu/decode.go:165 > Decode is busy, cannot advance: 1 Stage=Decode
<nil> TRC pkg/cpu/execute.go:284 > previous stage Decode returned stall
 Stage=Execute
<nil> TRC pkg/cpu/execute.go:292 > Advancing to next stage with instruction: <nil>
 Stage=Execute
<nil> TRC pkg/cpu/memory.go:118 > Advancing to next stage with instruction: &{rawInstruction:66081 BaseInstruction:{OpType:0 Rd:2 ALU:1 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:1} Operand:1 Result:7 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=Memory
<nil> TRC pkg/cpu/writeback.go:88 > Got with instruction: &{rawInstruction:66081 BaseInstruction:{OpType:0 Rd:2 ALU:1 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:1} Operand:1 Result:7 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:43 > Processing instruction: &{rawInstruction:66081 BaseInstruction:{OpType:0 Rd:2 ALU:1 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:1} Operand:1 Result:7 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:65 > Writing back result: 7 to r2
 Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:67 > Unblocked register r2 for write back
 Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:75 > Written back to rdestaux: 0 0
 Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:79 > Write back completed for instruction: &{rawInstruction:66081 BaseInstruction:{OpType:0 Rd:2 ALU:1 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:1} Operand:1 Result:7 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=WriteBack
<nil> TRC pkg/cpu/memory.go:52 > No current instruction to process, returning early Stage=Memory
<nil> TRC pkg/cpu/execute.go:258 > No current instruction to process, returning early Stage=Execute
<nil> TRC pkg/cpu/decode.go:69 > Decoded instruction: &{rawInstruction:7201 BaseInstruction:{OpType:0 Rd:2 ALU:14 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:0} Operand:0 Result:0 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:false}
 Stage=Decode
<nil> TRC pkg/cpu/decode.go:155 > Decoded filled instruction: &{rawInstruction:7201 BaseInstruction:{OpType:0 Rd:2 ALU:14 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:0} Operand:0 Result:7 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=Decode
<nil> TRC pkg/cpu/fetch.go:44 > Currently have an instruction &{rawInstruction:621 BaseInstruction:{OpType:0 Rd:0 ALU:0 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:0} Operand:0 Result:0 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:false}, skipping fetch Stage=Fetch
<nil> TRC pkg/cpu/pipeline.go:67 > canFetch: true

<nil> TRC pkg/cpu/fetch.go:83 > Advancing to next stage with instruction: 0x0000026d Stage=Fetch
<nil> TRC pkg/cpu/decode.go:170 > Advancing to next stage with instruction: &{rawInstruction:7201 BaseInstruction:{OpType:0 Rd:2 ALU:14 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:0} Operand:0 Result:7 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=Decode
<nil> TRC pkg/cpu/execute.go:292 > Advancing to next stage with instruction: <nil>
 Stage=Execute
<nil> TRC pkg/cpu/memory.go:118 > Advancing to next stage with instruction: <nil>
 Stage=Memory
<nil> TRC pkg/cpu/writeback.go:88 > Got with instruction: <nil>
 Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:39 > No current instruction to process, returning early Stage=WriteBack
<nil> TRC pkg/cpu/memory.go:52 > No current instruction to process, returning early Stage=Memory
<nil> TRC pkg/cpu/execute.go:103 > ALURI operation result: 7 Stage=Execute
<nil> TRC pkg/cpu/decode.go:69 > Decoded instruction: &{rawInstruction:621 BaseInstruction:{OpType:3 Rd:0 ALU:0 Rs:0 RMem:6 CtrlFlag:1 CtrlMode:0 MemMode:0 Imm:0} Operand:0 Result:0 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:false}
 Stage=Decode
<nil> TRC pkg/cpu/decode.go:155 > Decoded filled instruction: &{rawInstruction:621 BaseInstruction:{OpType:3 Rd:0 ALU:0 Rs:0 RMem:6 CtrlFlag:1 CtrlMode:0 MemMode:0 Imm:0} Operand:0 Result:0 RDestAux:0 DestMemAddr:9 BranchTaken:false WriteBack:true}
 Stage=Decode
<nil> TRC pkg/cpu/fetch.go:56 > Fetched instruction: 0x0000005d
 Stage=Fetch
<nil> TRC pkg/cpu/fetch.go:61 > Increasing ProgramCounter to: 9 Stage=Fetch
<nil> TRC pkg/cpu/pipeline.go:67 > canFetch: true

<nil> TRC pkg/cpu/fetch.go:83 > Advancing to next stage with instruction: 0x0000005d Stage=Fetch
<nil> TRC pkg/cpu/decode.go:170 > Advancing to next stage with instruction: &{rawInstruction:621 BaseInstruction:{OpType:3 Rd:0 ALU:0 Rs:0 RMem:6 CtrlFlag:1 CtrlMode:0 MemMode:0 Imm:0} Operand:0 Result:0 RDestAux:0 DestMemAddr:9 BranchTaken:false WriteBack:true}
 Stage=Decode
<nil> TRC pkg/cpu/execute.go:292 > Advancing to next stage with instruction: &{rawInstruction:7201 BaseInstruction:{OpType:0 Rd:2 ALU:14 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:0} Operand:0 Result:7 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:false}
 Stage=Execute
<nil> TRC pkg/cpu/memory.go:118 > Advancing to next stage with instruction: <nil>
 Stage=Memory
<nil> TRC pkg/cpu/writeback.go:88 > Got with instruction: <nil>
 Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:39 > No current instruction to process, returning early Stage=WriteBack
<nil> TRC pkg/cpu/memory.go:56 > Current instruction is not a load/store type, skipping memory stage execution &{rawInstruction:7201 BaseInstruction:{OpType:0 Rd:2 ALU:14 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:0} Operand:0 Result:7 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:false}
 Stage=Memory
<nil> TRC pkg/cpu/execute.go:168 > calculated memory address: 9 Stage=Execute
<nil> TRC pkg/cpu/decode.go:69 > Decoded instruction: &{rawInstruction:93 BaseInstruction:{OpType:3 Rd:0 ALU:0 Rs:0 RMem:5 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:0} Operand:0 Result:0 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:false}
 Stage=Decode
<nil> TRC pkg/cpu/decode.go:155 > Decoded filled instruction: &{rawInstruction:93 BaseInstruction:{OpType:3 Rd:0 ALU:0 Rs:0 RMem:5 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:0} Operand:0 Result:0 RDestAux:0 DestMemAddr:4 BranchTaken:false WriteBack:true}
 Stage=Decode
<nil> TRC pkg/cpu/fetch.go:56 > Fetched instruction: 0xbeef0a11
 Stage=Fetch
<nil> TRC pkg/cpu/fetch.go:61 > Increasing ProgramCounter to: 10 Stage=Fetch
<nil> TRC pkg/cpu/pipeline.go:67 > canFetch: true

<nil> TRC pkg/cpu/fetch.go:83 > Advancing to next stage with instruction: 0xbeef0a11 Stage=Fetch
<nil> TRC pkg/cpu/decode.go:170 > Advancing to next stage with instruction: &{rawInstruction:93 BaseInstruction:{OpType:3 Rd:0 ALU:0 Rs:0 RMem:5 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:0} Operand:0 Result:0 RDestAux:0 DestMemAddr:4 BranchTaken:false WriteBack:true}
 Stage=Decode
<nil> TRC pkg/cpu/execute.go:292 > Advancing to next stage with instruction: &{rawInstruction:621 BaseInstruction:{OpType:3 Rd:0 ALU:0 Rs:0 RMem:6 CtrlFlag:1 CtrlMode:0 MemMode:0 Imm:0} Operand:0 Result:0 RDestAux:0 DestMemAddr:9 BranchTaken:false WriteBack:true}
 Stage=Execute
<nil> TRC pkg/cpu/memory.go:118 > Advancing to next stage with instruction: &{rawInstruction:7201 BaseInstruction:{OpType:0 Rd:2 ALU:14 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:0} Operand:0 Result:7 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:false}
 Stage=Memory
<nil> TRC pkg/cpu/writeback.go:88 > Got with instruction: &{rawInstruction:7201 BaseInstruction:{OpType:0 Rd:2 ALU:14 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:0} Operand:0 Result:7 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:false}
 Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:43 > Processing instruction: &{rawInstruction:7201 BaseInstruction:{OpType:0 Rd:2 ALU:14 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:0} Operand:0 Result:7 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:false}
 Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:77 > No write-back required for this instruction Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:79 > Write back completed for instruction: &{rawInstruction:7201 BaseInstruction:{OpType:0 Rd:2 ALU:14 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:0} Operand:0 Result:7 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:false}
 Stage=WriteBack
<nil> TRC pkg/cpu/memory.go:56 > Current instruction is not a load/store type, skipping memory stage execution &{rawInstruction:621 BaseInstruction:{OpType:3 Rd:0 ALU:0 Rs:0 RMem:6 CtrlFlag:1 CtrlMode:0 MemMode:0 Imm:0} Operand:0 Result:0 RDestAux:0 DestMemAddr:9 BranchTaken:false WriteBack:true}
 Stage=Memory
<nil> TRC pkg/cpu/execute.go:168 > calculated memory address: 4 Stage=Execute
<nil> TRC pkg/cpu/decode.go:69 > Decoded instruction: &{rawInstruction:3203336721 BaseInstruction:{OpType:0 Rd:1 ALU:5 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:-16657} Operand:0 Result:0 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:false}
 Stage=Decode
<nil> TRC pkg/cpu/decode.go:155 > Decoded filled instruction: &{rawInstruction:3203336721 BaseInstruction:{OpType:0 Rd:1 ALU:5 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:-16657} Operand:4294950639 Result:0 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=Decode
<nil> TRC pkg/cpu/fetch.go:56 > Fetched instruction: 0x00000419
 Stage=Fetch
<nil> TRC pkg/cpu/fetch.go:61 > Increasing ProgramCounter to: 11 Stage=Fetch
<nil> TRC pkg/cpu/pipeline.go:67 > canFetch: true

<nil> TRC pkg/cpu/fetch.go:83 > Advancing to next stage with instruction: 0x00000419 Stage=Fetch
<nil> TRC pkg/cpu/decode.go:170 > Advancing to next stage with instruction: &{rawInstruction:3203336721 BaseInstruction:{OpType:0 Rd:1 ALU:5 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:-16657} Operand:4294950639 Result:0 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=Decode
<nil> TRC pkg/cpu/execute.go:292 > Advancing to next stage with instruction: &{rawInstruction:93 BaseInstruction:{OpType:3 Rd:0 ALU:0 Rs:0 RMem:5 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:0} Operand:0 Result:0 RDestAux:0 DestMemAddr:4 BranchTaken:true WriteBack:true}
 Stage=Execute
<nil> TRC pkg/cpu/memory.go:118 > Advancing to next stage with instruction: &{rawInstruction:621 BaseInstruction:{OpType:3 Rd:0 ALU:0 Rs:0 RMem:6 CtrlFlag:1 CtrlMode:0 MemMode:0 Imm:0} Operand:0 Result:0 RDestAux:0 DestMemAddr:9 BranchTaken:false WriteBack:true}
 Stage=Memory
<nil> TRC pkg/cpu/writeback.go:88 > Got with instruction: &{rawInstruction:621 BaseInstruction:{OpType:3 Rd:0 ALU:0 Rs:0 RMem:6 CtrlFlag:1 CtrlMode:0 MemMode:0 Imm:0} Operand:0 Result:0 RDestAux:0 DestMemAddr:9 BranchTaken:false WriteBack:true}
 Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:43 > Processing instruction: &{rawInstruction:621 BaseInstruction:{OpType:3 Rd:0 ALU:0 Rs:0 RMem:6 CtrlFlag:1 CtrlMode:0 MemMode:0 Imm:0} Operand:0 Result:0 RDestAux:0 DestMemAddr:9 BranchTaken:false WriteBack:true}
 Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:50 > Control instruction detected Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:52 > Branch not taken, no write back to Program Counter required Stage=WriteBack
<nil> TRC pkg/cpu/memory.go:56 > Current instruction is not a load/store type, skipping memory stage execution &{rawInstruction:93 BaseInstruction:{OpType:3 Rd:0 ALU:0 Rs:0 RMem:5 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:0} Operand:0 Result:0 RDestAux:0 DestMemAddr:4 BranchTaken:true WriteBack:true}
 Stage=Memory
<nil> TRC pkg/cpu/execute.go:103 > ALURI operation result: 4294950639 Stage=Execute
<nil> TRC pkg/cpu/decode.go:69 > Decoded instruction: &{rawInstruction:1049 BaseInstruction:{OpType:2 Rd:1 ALU:0 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:2 Imm:0} Operand:0 Result:0 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:false}
 Stage=Decode
<nil> TRC pkg/cpu/decode.go:155 > Decoded filled instruction: &{rawInstruction:1049 BaseInstruction:{OpType:2 Rd:1 ALU:0 Rs:0 RMem:30 CtrlFlag:0 CtrlMode:0 MemMode:2 Imm:0} Operand:0 Result:0 RDestAux:0 DestMemAddr:20 BranchTaken:false WriteBack:false}
 Stage=Decode
<nil> TRC pkg/cpu/fetch.go:56 > Fetched instruction: 0x00000419
 Stage=Fetch
<nil> TRC pkg/cpu/fetch.go:61 > Increasing ProgramCounter to: 12 Stage=Fetch
<nil> TRC pkg/cpu/pipeline.go:67 > canFetch: true

<nil> TRC pkg/cpu/fetch.go:83 > Advancing to next stage with instruction: 0x00000419 Stage=Fetch
<nil> TRC pkg/cpu/decode.go:170 > Advancing to next stage with instruction: &{rawInstruction:1049 BaseInstruction:{OpType:2 Rd:1 ALU:0 Rs:0 RMem:30 CtrlFlag:0 CtrlMode:0 MemMode:2 Imm:0} Operand:0 Result:0 RDestAux:0 DestMemAddr:20 BranchTaken:false WriteBack:false}
 Stage=Decode
<nil> TRC pkg/cpu/execute.go:292 > Advancing to next stage with instruction: &{rawInstruction:3203336721 BaseInstruction:{OpType:0 Rd:1 ALU:5 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:-16657} Operand:4294950639 Result:4294950639 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=Execute
<nil> TRC pkg/cpu/memory.go:118 > Advancing to next stage with instruction: &{rawInstruction:93 BaseInstruction:{OpType:3 Rd:0 ALU:0 Rs:0 RMem:5 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:0} Operand:0 Result:0 RDestAux:0 DestMemAddr:4 BranchTaken:true WriteBack:true}
 Stage=Memory
<nil> TRC pkg/cpu/writeback.go:88 > Got with instruction: &{rawInstruction:93 BaseInstruction:{OpType:3 Rd:0 ALU:0 Rs:0 RMem:5 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:0} Operand:0 Result:0 RDestAux:0 DestMemAddr:4 BranchTaken:true WriteBack:true}
 Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:43 > Processing instruction: &{rawInstruction:93 BaseInstruction:{OpType:3 Rd:0 ALU:0 Rs:0 RMem:5 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:0} Operand:0 Result:0 RDestAux:0 DestMemAddr:4 BranchTaken:true WriteBack:true}
 Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:50 > Control instruction detected Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:59 > Writing to Program Counter directly from control instruction to 4
 Stage=WriteBack
<nil> TRC pkg/cpu/fetch.go:95 > Squashing instruction: <nil>
 Stage=Fetch
<nil> TRC pkg/cpu/decode.go:182 > Squashing instruction: &{rawInstruction:1049 BaseInstruction:{OpType:0 Rd:0 ALU:0 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:0} Operand:0 Result:0 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:false}
 Stage=Decode
<nil> TRC pkg/cpu/execute.go:304 > Squashing instruction: &{rawInstruction:1049 BaseInstruction:{OpType:2 Rd:1 ALU:0 Rs:0 RMem:30 CtrlFlag:0 CtrlMode:0 MemMode:2 Imm:0} Operand:0 Result:0 RDestAux:0 DestMemAddr:20 BranchTaken:false WriteBack:false}
 Stage=Execute
<nil> TRC pkg/cpu/memory.go:130 > Squashing instruction: &{rawInstruction:3203336721 BaseInstruction:{OpType:0 Rd:1 ALU:5 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:-16657} Operand:4294950639 Result:4294950639 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=Memory
<nil> TRC pkg/cpu/writeback.go:95 > Squashing instruction: &{rawInstruction:93 BaseInstruction:{OpType:3 Rd:0 ALU:0 Rs:0 RMem:5 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:0} Operand:0 Result:0 RDestAux:0 DestMemAddr:4 BranchTaken:true WriteBack:true}
 Stage=WriteBack
<nil> TRC pkg/cpu/memory.go:52 > No current instruction to process, returning early Stage=Memory
<nil> TRC pkg/cpu/execute.go:258 > No current instruction to process, returning early Stage=Execute
<nil> TRC pkg/cpu/decode.go:61 > No current instruction to process, returning early Stage=Decode
<nil> TRC pkg/cpu/fetch.go:56 > Fetched instruction: 0x00020041
 Stage=Fetch
<nil> TRC pkg/cpu/fetch.go:61 > Increasing ProgramCounter to: 5 Stage=Fetch
<nil> TRC pkg/cpu/pipeline.go:67 > canFetch: true

<nil> TRC pkg/cpu/fetch.go:83 > Advancing to next stage with instruction: 0x00020041 Stage=Fetch
<nil> TRC pkg/cpu/decode.go:170 > Advancing to next stage with instruction: <nil>
 Stage=Decode
<nil> TRC pkg/cpu/execute.go:292 > Advancing to next stage with instruction: <nil>
 Stage=Execute
<nil> TRC pkg/cpu/memory.go:118 > Advancing to next stage with instruction: <nil>
 Stage=Memory
<nil> TRC pkg/cpu/writeback.go:88 > Got with instruction: <nil>
 Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:39 > No current instruction to process, returning early Stage=WriteBack
<nil> TRC pkg/cpu/memory.go:52 > No current instruction to process, returning early Stage=Memory
<nil> TRC pkg/cpu/execute.go:258 > No current instruction to process, returning early Stage=Execute
<nil> TRC pkg/cpu/decode.go:69 > Decoded instruction: &{rawInstruction:131137 BaseInstruction:{OpType:0 Rd:4 ALU:0 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:2} Operand:0 Result:0 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:false}
 Stage=Decode
<nil> TRC pkg/cpu/decode.go:155 > Decoded filled instruction: &{rawInstruction:131137 BaseInstruction:{OpType:0 Rd:4 ALU:0 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:2} Operand:2 Result:6 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=Decode
<nil> TRC pkg/cpu/fetch.go:56 > Fetched instruction: 0x00010221
 Stage=Fetch
<nil> TRC pkg/cpu/fetch.go:61 > Increasing ProgramCounter to: 6 Stage=Fetch
<nil> TRC pkg/cpu/pipeline.go:67 > canFetch: true

<nil> TRC pkg/cpu/fetch.go:83 > Advancing to next stage with instruction: 0x00010221 Stage=Fetch
<nil> TRC pkg/cpu/decode.go:170 > Advancing to next stage with instruction: &{rawInstruction:131137 BaseInstruction:{OpType:0 Rd:4 ALU:0 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:2} Operand:2 Result:6 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=Decode
<nil> TRC pkg/cpu/execute.go:292 > Advancing to next stage with instruction: <nil>
 Stage=Execute
<nil> TRC pkg/cpu/memory.go:118 > Advancing to next stage with instruction: <nil>
 Stage=Memory
<nil> TRC pkg/cpu/writeback.go:88 > Got with instruction: <nil>
 Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:39 > No current instruction to process, returning early Stage=WriteBack
<nil> TRC pkg/cpu/memory.go:52 > No current instruction to process, returning early Stage=Memory
<nil> TRC pkg/cpu/execute.go:103 > ALURI operation result: 8 Stage=Execute
<nil> TRC pkg/cpu/decode.go:69 > Decoded instruction: &{rawInstruction:66081 BaseInstruction:{OpType:0 Rd:2 ALU:1 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:1} Operand:0 Result:0 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:false}
 Stage=Decode
<nil> TRC pkg/cpu/decode.go:155 > Decoded filled instruction: &{rawInstruction:66081 BaseInstruction:{OpType:0 Rd:2 ALU:1 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:1} Operand:1 Result:7 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=Decode
<nil> TRC pkg/cpu/fetch.go:56 > Fetched instruction: 0x00001c21
 Stage=Fetch
<nil> TRC pkg/cpu/fetch.go:61 > Increasing ProgramCounter to: 7 Stage=Fetch
<nil> TRC pkg/cpu/pipeline.go:67 > canFetch: true

<nil> TRC pkg/cpu/fetch.go:83 > Advancing to next stage with instruction: 0x00001c21 Stage=Fetch
<nil> TRC pkg/cpu/decode.go:170 > Advancing to next stage with instruction: &{rawInstruction:66081 BaseInstruction:{OpType:0 Rd:2 ALU:1 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:1} Operand:1 Result:7 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=Decode
<nil> TRC pkg/cpu/execute.go:292 > Advancing to next stage with instruction: &{rawInstruction:131137 BaseInstruction:{OpType:0 Rd:4 ALU:0 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:2} Operand:2 Result:8 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=Execute
<nil> TRC pkg/cpu/memory.go:118 > Advancing to next stage with instruction: <nil>
 Stage=Memory
<nil> TRC pkg/cpu/writeback.go:88 > Got with instruction: <nil>
 Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:39 > No current instruction to process, returning early Stage=WriteBack
<nil> TRC pkg/cpu/memory.go:56 > Current instruction is not a load/store type, skipping memory stage execution &{rawInstruction:131137 BaseInstruction:{OpType:0 Rd:4 ALU:0 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:2} Operand:2 Result:8 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=Memory
<nil> TRC pkg/cpu/execute.go:103 > ALURI operation result: 6 Stage=Execute
<nil> TRC pkg/cpu/decode.go:69 > Decoded instruction: &{rawInstruction:7201 BaseInstruction:{OpType:0 Rd:2 ALU:14 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:0} Operand:0 Result:0 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:false}
 Stage=Decode
<nil> TRC pkg/cpu/decode.go:75 > Failed to read register r2 -1 Stage=Decode
<nil> TRC pkg/cpu/fetch.go:56 > Fetched instruction: 0x0000026d
 Stage=Fetch
<nil> TRC pkg/cpu/fetch.go:61 > Increasing ProgramCounter to: 8 Stage=Fetch
<nil> TRC pkg/cpu/pipeline.go:67 > canFetch: true

<nil> TRC pkg/cpu/fetch.go:88 > Next stage cannot advance, stalling Stage=Fetch
<nil> TRC pkg/cpu/decode.go:165 > Decode is busy, cannot advance: 1 Stage=Decode
<nil> TRC pkg/cpu/execute.go:284 > previous stage Decode returned stall
 Stage=Execute
<nil> TRC pkg/cpu/execute.go:292 > Advancing to next stage with instruction: &{rawInstruction:66081 BaseInstruction:{OpType:0 Rd:2 ALU:1 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:1} Operand:1 Result:6 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=Execute
<nil> TRC pkg/cpu/memory.go:118 > Advancing to next stage with instruction: &{rawInstruction:131137 BaseInstruction:{OpType:0 Rd:4 ALU:0 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:2} Operand:2 Result:8 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=Memory
<nil> TRC pkg/cpu/writeback.go:88 > Got with instruction: &{rawInstruction:131137 BaseInstruction:{OpType:0 Rd:4 ALU:0 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:2} Operand:2 Result:8 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:43 > Processing instruction: &{rawInstruction:131137 BaseInstruction:{OpType:0 Rd:4 ALU:0 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:2} Operand:2 Result:8 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:65 > Writing back result: 8 to r4
 Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:67 > Unblocked register r4 for write back
 Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:75 > Written back to rdestaux: 0 0
 Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:79 > Write back completed for instruction: &{rawInstruction:131137 BaseInstruction:{OpType:0 Rd:4 ALU:0 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:2} Operand:2 Result:8 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=WriteBack
<nil> TRC pkg/cpu/memory.go:56 > Current instruction is not a load/store type, skipping memory stage execution &{rawInstruction:66081 BaseInstruction:{OpType:0 Rd:2 ALU:1 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:1} Operand:1 Result:6 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=Memory
<nil> TRC pkg/cpu/execute.go:258 > No current instruction to process, returning early Stage=Execute
<nil> TRC pkg/cpu/decode.go:69 > Decoded instruction: &{rawInstruction:7201 BaseInstruction:{OpType:0 Rd:2 ALU:14 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:0} Operand:0 Result:0 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:false}
 Stage=Decode
<nil> TRC pkg/cpu/decode.go:75 > Failed to read register r2 -1 Stage=Decode
<nil> TRC pkg/cpu/fetch.go:44 > Currently have an instruction &{rawInstruction:621 BaseInstruction:{OpType:0 Rd:0 ALU:0 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:0} Operand:0 Result:0 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:false}, skipping fetch Stage=Fetch
<nil> TRC pkg/cpu/pipeline.go:67 > canFetch: true

<nil> TRC pkg/cpu/fetch.go:88 > Next stage cannot advance, stalling Stage=Fetch
<nil> TRC pkg/cpu/decode.go:165 > Decode is busy, cannot advance: 1 Stage=Decode
<nil> TRC pkg/cpu/execute.go:284 > previous stage Decode returned stall
 Stage=Execute
<nil> TRC pkg/cpu/execute.go:292 > Advancing to next stage with instruction: <nil>
 Stage=Execute
<nil> TRC pkg/cpu/memory.go:118 > Advancing to next stage with instruction: &{rawInstruction:66081 BaseInstruction:{OpType:0 Rd:2 ALU:1 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:1} Operand:1 Result:6 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=Memory
<nil> TRC pkg/cpu/writeback.go:88 > Got with instruction: &{rawInstruction:66081 BaseInstruction:{OpType:0 Rd:2 ALU:1 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:1} Operand:1 Result:6 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:43 > Processing instruction: &{rawInstruction:66081 BaseInstruction:{OpType:0 Rd:2 ALU:1 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:1} Operand:1 Result:6 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:65 > Writing back result: 6 to r2
 Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:67 > Unblocked register r2 for write back
 Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:75 > Written back to rdestaux: 0 0
 Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:79 > Write back completed for instruction: &{rawInstruction:66081 BaseInstruction:{OpType:0 Rd:2 ALU:1 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:1} Operand:1 Result:6 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=WriteBack
<nil> TRC pkg/cpu/memory.go:52 > No current instruction to process, returning early Stage=Memory
<nil> TRC pkg/cpu/execute.go:258 > No current instruction to process, returning early Stage=Execute
<nil> TRC pkg/cpu/decode.go:69 > Decoded instruction: &{rawInstruction:7201 BaseInstruction:{OpType:0 Rd:2 ALU:14 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:0} Operand:0 Result:0 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:false}
 Stage=Decode
<nil> TRC pkg/cpu/decode.go:155 > Decoded filled instruction: &{rawInstruction:7201 BaseInstruction:{OpType:0 Rd:2 ALU:14 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:0} Operand:0 Result:6 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=Decode
<nil> TRC pkg/cpu/fetch.go:44 > Currently have an instruction &{rawInstruction:621 BaseInstruction:{OpType:0 Rd:0 ALU:0 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:0} Operand:0 Result:0 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:false}, skipping fetch Stage=Fetch
<nil> TRC pkg/cpu/pipeline.go:67 > canFetch: true

<nil> TRC pkg/cpu/fetch.go:83 > Advancing to next stage with instruction: 0x0000026d Stage=Fetch
<nil> TRC pkg/cpu/decode.go:170 > Advancing to next stage with instruction: &{rawInstruction:7201 BaseInstruction:{OpType:0 Rd:2 ALU:14 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:0} Operand:0 Result:6 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=Decode
<nil> TRC pkg/cpu/execute.go:292 > Advancing to next stage with instruction: <nil>
 Stage=Execute
<nil> TRC pkg/cpu/memory.go:118 > Advancing to next stage with instruction: <nil>
 Stage=Memory
<nil> TRC pkg/cpu/writeback.go:88 > Got with instruction: <nil>
 Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:39 > No current instruction to process, returning early Stage=WriteBack
<nil> TRC pkg/cpu/memory.go:52 > No current instruction to process, returning early Stage=Memory
<nil> TRC pkg/cpu/execute.go:103 > ALURI operation result: 6 Stage=Execute
<nil> TRC pkg/cpu/decode.go:69 > Decoded instruction: &{rawInstruction:621 BaseInstruction:{OpType:3 Rd:0 ALU:0 Rs:0 RMem:6 CtrlFlag:1 CtrlMode:0 MemMode:0 Imm:0} Operand:0 Result:0 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:false}
 Stage=Decode
<nil> TRC pkg/cpu/decode.go:155 > Decoded filled instruction: &{rawInstruction:621 BaseInstruction:{OpType:3 Rd:0 ALU:0 Rs:0 RMem:6 CtrlFlag:1 CtrlMode:0 MemMode:0 Imm:0} Operand:0 Result:0 RDestAux:0 DestMemAddr:9 BranchTaken:false WriteBack:true}
 Stage=Decode
<nil> TRC pkg/cpu/fetch.go:56 > Fetched instruction: 0x0000005d
 Stage=Fetch
<nil> TRC pkg/cpu/fetch.go:61 > Increasing ProgramCounter to: 9 Stage=Fetch
<nil> TRC pkg/cpu/pipeline.go:67 > canFetch: true

<nil> TRC pkg/cpu/fetch.go:83 > Advancing to next stage with instruction: 0x0000005d Stage=Fetch
<nil> TRC pkg/cpu/decode.go:170 > Advancing to next stage with instruction: &{rawInstruction:621 BaseInstruction:{OpType:3 Rd:0 ALU:0 Rs:0 RMem:6 CtrlFlag:1 CtrlMode:0 MemMode:0 Imm:0} Operand:0 Result:0 RDestAux:0 DestMemAddr:9 BranchTaken:false WriteBack:true}
 Stage=Decode
<nil> TRC pkg/cpu/execute.go:292 > Advancing to next stage with instruction: &{rawInstruction:7201 BaseInstruction:{OpType:0 Rd:2 ALU:14 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:0} Operand:0 Result:6 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:false}
 Stage=Execute
<nil> TRC pkg/cpu/memory.go:118 > Advancing to next stage with instruction: <nil>
 Stage=Memory
<nil> TRC pkg/cpu/writeback.go:88 > Got with instruction: <nil>
 Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:39 > No current instruction to process, returning early Stage=WriteBack
<nil> TRC pkg/cpu/memory.go:56 > Current instruction is not a load/store type, skipping memory stage execution &{rawInstruction:7201 BaseInstruction:{OpType:0 Rd:2 ALU:14 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:0} Operand:0 Result:6 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:false}
 Stage=Memory
<nil> TRC pkg/cpu/execute.go:168 > calculated memory address: 9 Stage=Execute
<nil> TRC pkg/cpu/decode.go:69 > Decoded instruction: &{rawInstruction:93 BaseInstruction:{OpType:3 Rd:0 ALU:0 Rs:0 RMem:5 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:0} Operand:0 Result:0 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:false}
 Stage=Decode
<nil> TRC pkg/cpu/decode.go:155 > Decoded filled instruction: &{rawInstruction:93 BaseInstruction:{OpType:3 Rd:0 ALU:0 Rs:0 RMem:5 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:0} Operand:0 Result:0 RDestAux:0 DestMemAddr:4 BranchTaken:false WriteBack:true}
 Stage=Decode
<nil> TRC pkg/cpu/fetch.go:56 > Fetched instruction: 0xbeef0a11
 Stage=Fetch
<nil> TRC pkg/cpu/fetch.go:61 > Increasing ProgramCounter to: 10 Stage=Fetch
<nil> TRC pkg/cpu/pipeline.go:67 > canFetch: true

<nil> TRC pkg/cpu/fetch.go:83 > Advancing to next stage with instruction: 0xbeef0a11 Stage=Fetch
<nil> TRC pkg/cpu/decode.go:170 > Advancing to next stage with instruction: &{rawInstruction:93 BaseInstruction:{OpType:3 Rd:0 ALU:0 Rs:0 RMem:5 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:0} Operand:0 Result:0 RDestAux:0 DestMemAddr:4 BranchTaken:false WriteBack:true}
 Stage=Decode
<nil> TRC pkg/cpu/execute.go:292 > Advancing to next stage with instruction: &{rawInstruction:621 BaseInstruction:{OpType:3 Rd:0 ALU:0 Rs:0 RMem:6 CtrlFlag:1 CtrlMode:0 MemMode:0 Imm:0} Operand:0 Result:0 RDestAux:0 DestMemAddr:9 BranchTaken:false WriteBack:true}
 Stage=Execute
<nil> TRC pkg/cpu/memory.go:118 > Advancing to next stage with instruction: &{rawInstruction:7201 BaseInstruction:{OpType:0 Rd:2 ALU:14 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:0} Operand:0 Result:6 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:false}
 Stage=Memory
<nil> TRC pkg/cpu/writeback.go:88 > Got with instruction: &{rawInstruction:7201 BaseInstruction:{OpType:0 Rd:2 ALU:14 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:0} Operand:0 Result:6 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:false}
 Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:43 > Processing instruction: &{rawInstruction:7201 BaseInstruction:{OpType:0 Rd:2 ALU:14 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:0} Operand:0 Result:6 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:false}
 Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:77 > No write-back required for this instruction Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:79 > Write back completed for instruction: &{rawInstruction:7201 BaseInstruction:{OpType:0 Rd:2 ALU:14 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:0} Operand:0 Result:6 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:false}
 Stage=WriteBack
<nil> TRC pkg/cpu/memory.go:56 > Current instruction is not a load/store type, skipping memory stage execution &{rawInstruction:621 BaseInstruction:{OpType:3 Rd:0 ALU:0 Rs:0 RMem:6 CtrlFlag:1 CtrlMode:0 MemMode:0 Imm:0} Operand:0 Result:0 RDestAux:0 DestMemAddr:9 BranchTaken:false WriteBack:true}
 Stage=Memory
<nil> TRC pkg/cpu/execute.go:168 > calculated memory address: 4 Stage=Execute
<nil> TRC pkg/cpu/decode.go:69 > Decoded instruction: &{rawInstruction:3203336721 BaseInstruction:{OpType:0 Rd:1 ALU:5 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:-16657} Operand:0 Result:0 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:false}
 Stage=Decode
<nil> TRC pkg/cpu/decode.go:155 > Decoded filled instruction: &{rawInstruction:3203336721 BaseInstruction:{OpType:0 Rd:1 ALU:5 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:-16657} Operand:4294950639 Result:0 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=Decode
<nil> TRC pkg/cpu/fetch.go:56 > Fetched instruction: 0x00000419
 Stage=Fetch
<nil> TRC pkg/cpu/fetch.go:61 > Increasing ProgramCounter to: 11 Stage=Fetch
<nil> TRC pkg/cpu/pipeline.go:67 > canFetch: true

<nil> TRC pkg/cpu/fetch.go:83 > Advancing to next stage with instruction: 0x00000419 Stage=Fetch
<nil> TRC pkg/cpu/decode.go:170 > Advancing to next stage with instruction: &{rawInstruction:3203336721 BaseInstruction:{OpType:0 Rd:1 ALU:5 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:-16657} Operand:4294950639 Result:0 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=Decode
<nil> TRC pkg/cpu/execute.go:292 > Advancing to next stage with instruction: &{rawInstruction:93 BaseInstruction:{OpType:3 Rd:0 ALU:0 Rs:0 RMem:5 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:0} Operand:0 Result:0 RDestAux:0 DestMemAddr:4 BranchTaken:true WriteBack:true}
 Stage=Execute
<nil> TRC pkg/cpu/memory.go:118 > Advancing to next stage with instruction: &{rawInstruction:621 BaseInstruction:{OpType:3 Rd:0 ALU:0 Rs:0 RMem:6 CtrlFlag:1 CtrlMode:0 MemMode:0 Imm:0} Operand:0 Result:0 RDestAux:0 DestMemAddr:9 BranchTaken:false WriteBack:true}
 Stage=Memory
<nil> TRC pkg/cpu/writeback.go:88 > Got with instruction: &{rawInstruction:621 BaseInstruction:{OpType:3 Rd:0 ALU:0 Rs:0 RMem:6 CtrlFlag:1 CtrlMode:0 MemMode:0 Imm:0} Operand:0 Result:0 RDestAux:0 DestMemAddr:9 BranchTaken:false WriteBack:true}
 Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:43 > Processing instruction: &{rawInstruction:621 BaseInstruction:{OpType:3 Rd:0 ALU:0 Rs:0 RMem:6 CtrlFlag:1 CtrlMode:0 MemMode:0 Imm:0} Operand:0 Result:0 RDestAux:0 DestMemAddr:9 BranchTaken:false WriteBack:true}
 Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:50 > Control instruction detected Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:52 > Branch not taken, no write back to Program Counter required Stage=WriteBack
<nil> TRC pkg/cpu/memory.go:56 > Current instruction is not a load/store type, skipping memory stage execution &{rawInstruction:93 BaseInstruction:{OpType:3 Rd:0 ALU:0 Rs:0 RMem:5 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:0} Operand:0 Result:0 RDestAux:0 DestMemAddr:4 BranchTaken:true WriteBack:true}
 Stage=Memory
<nil> TRC pkg/cpu/execute.go:103 > ALURI operation result: 4294950639 Stage=Execute
<nil> TRC pkg/cpu/decode.go:69 > Decoded instruction: &{rawInstruction:1049 BaseInstruction:{OpType:2 Rd:1 ALU:0 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:2 Imm:0} Operand:0 Result:0 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:false}
 Stage=Decode
<nil> TRC pkg/cpu/decode.go:155 > Decoded filled instruction: &{rawInstruction:1049 BaseInstruction:{OpType:2 Rd:1 ALU:0 Rs:0 RMem:30 CtrlFlag:0 CtrlMode:0 MemMode:2 Imm:0} Operand:0 Result:0 RDestAux:0 DestMemAddr:20 BranchTaken:false WriteBack:false}
 Stage=Decode
<nil> TRC pkg/cpu/fetch.go:56 > Fetched instruction: 0x00000419
 Stage=Fetch
<nil> TRC pkg/cpu/fetch.go:61 > Increasing ProgramCounter to: 12 Stage=Fetch
<nil> TRC pkg/cpu/pipeline.go:67 > canFetch: true

<nil> TRC pkg/cpu/fetch.go:83 > Advancing to next stage with instruction: 0x00000419 Stage=Fetch
<nil> TRC pkg/cpu/decode.go:170 > Advancing to next stage with instruction: &{rawInstruction:1049 BaseInstruction:{OpType:2 Rd:1 ALU:0 Rs:0 RMem:30 CtrlFlag:0 CtrlMode:0 MemMode:2 Imm:0} Operand:0 Result:0 RDestAux:0 DestMemAddr:20 BranchTaken:false WriteBack:false}
 Stage=Decode
<nil> TRC pkg/cpu/execute.go:292 > Advancing to next stage with instruction: &{rawInstruction:3203336721 BaseInstruction:{OpType:0 Rd:1 ALU:5 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:-16657} Operand:4294950639 Result:4294950639 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=Execute
<nil> TRC pkg/cpu/memory.go:118 > Advancing to next stage with instruction: &{rawInstruction:93 BaseInstruction:{OpType:3 Rd:0 ALU:0 Rs:0 RMem:5 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:0} Operand:0 Result:0 RDestAux:0 DestMemAddr:4 BranchTaken:true WriteBack:true}
 Stage=Memory
<nil> TRC pkg/cpu/writeback.go:88 > Got with instruction: &{rawInstruction:93 BaseInstruction:{OpType:3 Rd:0 ALU:0 Rs:0 RMem:5 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:0} Operand:0 Result:0 RDestAux:0 DestMemAddr:4 BranchTaken:true WriteBack:true}
 Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:43 > Processing instruction: &{rawInstruction:93 BaseInstruction:{OpType:3 Rd:0 ALU:0 Rs:0 RMem:5 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:0} Operand:0 Result:0 RDestAux:0 DestMemAddr:4 BranchTaken:true WriteBack:true}
 Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:50 > Control instruction detected Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:59 > Writing to Program Counter directly from control instruction to 4
 Stage=WriteBack
<nil> TRC pkg/cpu/fetch.go:95 > Squashing instruction: <nil>
 Stage=Fetch
<nil> TRC pkg/cpu/decode.go:182 > Squashing instruction: &{rawInstruction:1049 BaseInstruction:{OpType:0 Rd:0 ALU:0 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:0} Operand:0 Result:0 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:false}
 Stage=Decode
<nil> TRC pkg/cpu/execute.go:304 > Squashing instruction: &{rawInstruction:1049 BaseInstruction:{OpType:2 Rd:1 ALU:0 Rs:0 RMem:30 CtrlFlag:0 CtrlMode:0 MemMode:2 Imm:0} Operand:0 Result:0 RDestAux:0 DestMemAddr:20 BranchTaken:false WriteBack:false}
 Stage=Execute
<nil> TRC pkg/cpu/memory.go:130 > Squashing instruction: &{rawInstruction:3203336721 BaseInstruction:{OpType:0 Rd:1 ALU:5 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:-16657} Operand:4294950639 Result:4294950639 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=Memory
<nil> TRC pkg/cpu/writeback.go:95 > Squashing instruction: &{rawInstruction:93 BaseInstruction:{OpType:3 Rd:0 ALU:0 Rs:0 RMem:5 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:0} Operand:0 Result:0 RDestAux:0 DestMemAddr:4 BranchTaken:true WriteBack:true}
 Stage=WriteBack
<nil> TRC pkg/cpu/memory.go:52 > No current instruction to process, returning early Stage=Memory
<nil> TRC pkg/cpu/execute.go:258 > No current instruction to process, returning early Stage=Execute
<nil> TRC pkg/cpu/decode.go:61 > No current instruction to process, returning early Stage=Decode
<nil> TRC pkg/cpu/fetch.go:56 > Fetched instruction: 0x00020041
 Stage=Fetch
<nil> TRC pkg/cpu/fetch.go:61 > Increasing ProgramCounter to: 5 Stage=Fetch
<nil> TRC pkg/cpu/pipeline.go:67 > canFetch: true

<nil> TRC pkg/cpu/fetch.go:83 > Advancing to next stage with instruction: 0x00020041 Stage=Fetch
<nil> TRC pkg/cpu/decode.go:170 > Advancing to next stage with instruction: <nil>
 Stage=Decode
<nil> TRC pkg/cpu/execute.go:292 > Advancing to next stage with instruction: <nil>
 Stage=Execute
<nil> TRC pkg/cpu/memory.go:118 > Advancing to next stage with instruction: <nil>
 Stage=Memory
<nil> TRC pkg/cpu/writeback.go:88 > Got with instruction: <nil>
 Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:39 > No current instruction to process, returning early Stage=WriteBack
<nil> TRC pkg/cpu/memory.go:52 > No current instruction to process, returning early Stage=Memory
<nil> TRC pkg/cpu/execute.go:258 > No current instruction to process, returning early Stage=Execute
<nil> TRC pkg/cpu/decode.go:69 > Decoded instruction: &{rawInstruction:131137 BaseInstruction:{OpType:0 Rd:4 ALU:0 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:2} Operand:0 Result:0 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:false}
 Stage=Decode
<nil> TRC pkg/cpu/decode.go:155 > Decoded filled instruction: &{rawInstruction:131137 BaseInstruction:{OpType:0 Rd:4 ALU:0 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:2} Operand:2 Result:8 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=Decode
<nil> TRC pkg/cpu/fetch.go:56 > Fetched instruction: 0x00010221
 Stage=Fetch
<nil> TRC pkg/cpu/fetch.go:61 > Increasing ProgramCounter to: 6 Stage=Fetch
<nil> TRC pkg/cpu/pipeline.go:67 > canFetch: true

<nil> TRC pkg/cpu/fetch.go:83 > Advancing to next stage with instruction: 0x00010221 Stage=Fetch
<nil> TRC pkg/cpu/decode.go:170 > Advancing to next stage with instruction: &{rawInstruction:131137 BaseInstruction:{OpType:0 Rd:4 ALU:0 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:2} Operand:2 Result:8 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=Decode
<nil> TRC pkg/cpu/execute.go:292 > Advancing to next stage with instruction: <nil>
 Stage=Execute
<nil> TRC pkg/cpu/memory.go:118 > Advancing to next stage with instruction: <nil>
 Stage=Memory
<nil> TRC pkg/cpu/writeback.go:88 > Got with instruction: <nil>
 Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:39 > No current instruction to process, returning early Stage=WriteBack
<nil> TRC pkg/cpu/memory.go:52 > No current instruction to process, returning early Stage=Memory
<nil> TRC pkg/cpu/execute.go:103 > ALURI operation result: 10 Stage=Execute
<nil> TRC pkg/cpu/decode.go:69 > Decoded instruction: &{rawInstruction:66081 BaseInstruction:{OpType:0 Rd:2 ALU:1 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:1} Operand:0 Result:0 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:false}
 Stage=Decode
<nil> TRC pkg/cpu/decode.go:155 > Decoded filled instruction: &{rawInstruction:66081 BaseInstruction:{OpType:0 Rd:2 ALU:1 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:1} Operand:1 Result:6 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=Decode
<nil> TRC pkg/cpu/fetch.go:56 > Fetched instruction: 0x00001c21
 Stage=Fetch
<nil> TRC pkg/cpu/fetch.go:61 > Increasing ProgramCounter to: 7 Stage=Fetch
<nil> TRC pkg/cpu/pipeline.go:67 > canFetch: true

<nil> TRC pkg/cpu/fetch.go:83 > Advancing to next stage with instruction: 0x00001c21 Stage=Fetch
<nil> TRC pkg/cpu/decode.go:170 > Advancing to next stage with instruction: &{rawInstruction:66081 BaseInstruction:{OpType:0 Rd:2 ALU:1 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:1} Operand:1 Result:6 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=Decode
<nil> TRC pkg/cpu/execute.go:292 > Advancing to next stage with instruction: &{rawInstruction:131137 BaseInstruction:{OpType:0 Rd:4 ALU:0 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:2} Operand:2 Result:10 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=Execute
<nil> TRC pkg/cpu/memory.go:118 > Advancing to next stage with instruction: <nil>
 Stage=Memory
<nil> TRC pkg/cpu/writeback.go:88 > Got with instruction: <nil>
 Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:39 > No current instruction to process, returning early Stage=WriteBack
<nil> TRC pkg/cpu/memory.go:56 > Current instruction is not a load/store type, skipping memory stage execution &{rawInstruction:131137 BaseInstruction:{OpType:0 Rd:4 ALU:0 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:2} Operand:2 Result:10 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=Memory
<nil> TRC pkg/cpu/execute.go:103 > ALURI operation result: 5 Stage=Execute
<nil> TRC pkg/cpu/decode.go:69 > Decoded instruction: &{rawInstruction:7201 BaseInstruction:{OpType:0 Rd:2 ALU:14 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:0} Operand:0 Result:0 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:false}
 Stage=Decode
<nil> TRC pkg/cpu/decode.go:75 > Failed to read register r2 -1 Stage=Decode
<nil> TRC pkg/cpu/fetch.go:56 > Fetched instruction: 0x0000026d
 Stage=Fetch
<nil> TRC pkg/cpu/fetch.go:61 > Increasing ProgramCounter to: 8 Stage=Fetch
<nil> TRC pkg/cpu/pipeline.go:67 > canFetch: true

<nil> TRC pkg/cpu/fetch.go:88 > Next stage cannot advance, stalling Stage=Fetch
<nil> TRC pkg/cpu/decode.go:165 > Decode is busy, cannot advance: 1 Stage=Decode
<nil> TRC pkg/cpu/execute.go:284 > previous stage Decode returned stall
 Stage=Execute
<nil> TRC pkg/cpu/execute.go:292 > Advancing to next stage with instruction: &{rawInstruction:66081 BaseInstruction:{OpType:0 Rd:2 ALU:1 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:1} Operand:1 Result:5 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=Execute
<nil> TRC pkg/cpu/memory.go:118 > Advancing to next stage with instruction: &{rawInstruction:131137 BaseInstruction:{OpType:0 Rd:4 ALU:0 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:2} Operand:2 Result:10 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=Memory
<nil> TRC pkg/cpu/writeback.go:88 > Got with instruction: &{rawInstruction:131137 BaseInstruction:{OpType:0 Rd:4 ALU:0 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:2} Operand:2 Result:10 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:43 > Processing instruction: &{rawInstruction:131137 BaseInstruction:{OpType:0 Rd:4 ALU:0 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:2} Operand:2 Result:10 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:65 > Writing back result: 10 to r4
 Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:67 > Unblocked register r4 for write back
 Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:75 > Written back to rdestaux: 0 0
 Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:79 > Write back completed for instruction: &{rawInstruction:131137 BaseInstruction:{OpType:0 Rd:4 ALU:0 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:2} Operand:2 Result:10 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=WriteBack
<nil> TRC pkg/cpu/memory.go:56 > Current instruction is not a load/store type, skipping memory stage execution &{rawInstruction:66081 BaseInstruction:{OpType:0 Rd:2 ALU:1 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:1} Operand:1 Result:5 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=Memory
<nil> TRC pkg/cpu/execute.go:258 > No current instruction to process, returning early Stage=Execute
<nil> TRC pkg/cpu/decode.go:69 > Decoded instruction: &{rawInstruction:7201 BaseInstruction:{OpType:0 Rd:2 ALU:14 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:0} Operand:0 Result:0 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:false}
 Stage=Decode
<nil> TRC pkg/cpu/decode.go:75 > Failed to read register r2 -1 Stage=Decode
<nil> TRC pkg/cpu/fetch.go:44 > Currently have an instruction &{rawInstruction:621 BaseInstruction:{OpType:0 Rd:0 ALU:0 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:0} Operand:0 Result:0 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:false}, skipping fetch Stage=Fetch
<nil> TRC pkg/cpu/pipeline.go:67 > canFetch: true

<nil> TRC pkg/cpu/fetch.go:88 > Next stage cannot advance, stalling Stage=Fetch
<nil> TRC pkg/cpu/decode.go:165 > Decode is busy, cannot advance: 1 Stage=Decode
<nil> TRC pkg/cpu/execute.go:284 > previous stage Decode returned stall
 Stage=Execute
<nil> TRC pkg/cpu/execute.go:292 > Advancing to next stage with instruction: <nil>
 Stage=Execute
<nil> TRC pkg/cpu/memory.go:118 > Advancing to next stage with instruction: &{rawInstruction:66081 BaseInstruction:{OpType:0 Rd:2 ALU:1 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:1} Operand:1 Result:5 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=Memory
<nil> TRC pkg/cpu/writeback.go:88 > Got with instruction: &{rawInstruction:66081 BaseInstruction:{OpType:0 Rd:2 ALU:1 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:1} Operand:1 Result:5 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:43 > Processing instruction: &{rawInstruction:66081 BaseInstruction:{OpType:0 Rd:2 ALU:1 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:1} Operand:1 Result:5 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:65 > Writing back result: 5 to r2
 Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:67 > Unblocked register r2 for write back
 Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:75 > Written back to rdestaux: 0 0
 Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:79 > Write back completed for instruction: &{rawInstruction:66081 BaseInstruction:{OpType:0 Rd:2 ALU:1 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:1} Operand:1 Result:5 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=WriteBack
<nil> TRC pkg/cpu/memory.go:52 > No current instruction to process, returning early Stage=Memory
<nil> TRC pkg/cpu/execute.go:258 > No current instruction to process, returning early Stage=Execute
<nil> TRC pkg/cpu/decode.go:69 > Decoded instruction: &{rawInstruction:7201 BaseInstruction:{OpType:0 Rd:2 ALU:14 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:0} Operand:0 Result:0 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:false}
 Stage=Decode
<nil> TRC pkg/cpu/decode.go:155 > Decoded filled instruction: &{rawInstruction:7201 BaseInstruction:{OpType:0 Rd:2 ALU:14 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:0} Operand:0 Result:5 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=Decode
<nil> TRC pkg/cpu/fetch.go:44 > Currently have an instruction &{rawInstruction:621 BaseInstruction:{OpType:0 Rd:0 ALU:0 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:0} Operand:0 Result:0 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:false}, skipping fetch Stage=Fetch
<nil> TRC pkg/cpu/pipeline.go:67 > canFetch: true

<nil> TRC pkg/cpu/fetch.go:83 > Advancing to next stage with instruction: 0x0000026d Stage=Fetch
<nil> TRC pkg/cpu/decode.go:170 > Advancing to next stage with instruction: &{rawInstruction:7201 BaseInstruction:{OpType:0 Rd:2 ALU:14 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:0} Operand:0 Result:5 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=Decode
<nil> TRC pkg/cpu/execute.go:292 > Advancing to next stage with instruction: <nil>
 Stage=Execute
<nil> TRC pkg/cpu/memory.go:118 > Advancing to next stage with instruction: <nil>
 Stage=Memory
<nil> TRC pkg/cpu/writeback.go:88 > Got with instruction: <nil>
 Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:39 > No current instruction to process, returning early Stage=WriteBack
<nil> TRC pkg/cpu/memory.go:52 > No current instruction to process, returning early Stage=Memory
<nil> TRC pkg/cpu/execute.go:103 > ALURI operation result: 5 Stage=Execute
<nil> TRC pkg/cpu/decode.go:69 > Decoded instruction: &{rawInstruction:621 BaseInstruction:{OpType:3 Rd:0 ALU:0 Rs:0 RMem:6 CtrlFlag:1 CtrlMode:0 MemMode:0 Imm:0} Operand:0 Result:0 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:false}
 Stage=Decode
<nil> TRC pkg/cpu/decode.go:155 > Decoded filled instruction: &{rawInstruction:621 BaseInstruction:{OpType:3 Rd:0 ALU:0 Rs:0 RMem:6 CtrlFlag:1 CtrlMode:0 MemMode:0 Imm:0} Operand:0 Result:0 RDestAux:0 DestMemAddr:9 BranchTaken:false WriteBack:true}
 Stage=Decode
<nil> TRC pkg/cpu/fetch.go:56 > Fetched instruction: 0x0000005d
 Stage=Fetch
<nil> TRC pkg/cpu/fetch.go:61 > Increasing ProgramCounter to: 9 Stage=Fetch
<nil> TRC pkg/cpu/pipeline.go:67 > canFetch: true

<nil> TRC pkg/cpu/fetch.go:83 > Advancing to next stage with instruction: 0x0000005d Stage=Fetch
<nil> TRC pkg/cpu/decode.go:170 > Advancing to next stage with instruction: &{rawInstruction:621 BaseInstruction:{OpType:3 Rd:0 ALU:0 Rs:0 RMem:6 CtrlFlag:1 CtrlMode:0 MemMode:0 Imm:0} Operand:0 Result:0 RDestAux:0 DestMemAddr:9 BranchTaken:false WriteBack:true}
 Stage=Decode
<nil> TRC pkg/cpu/execute.go:292 > Advancing to next stage with instruction: &{rawInstruction:7201 BaseInstruction:{OpType:0 Rd:2 ALU:14 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:0} Operand:0 Result:5 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:false}
 Stage=Execute
<nil> TRC pkg/cpu/memory.go:118 > Advancing to next stage with instruction: <nil>
 Stage=Memory
<nil> TRC pkg/cpu/writeback.go:88 > Got with instruction: <nil>
 Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:39 > No current instruction to process, returning early Stage=WriteBack
<nil> TRC pkg/cpu/memory.go:56 > Current instruction is not a load/store type, skipping memory stage execution &{rawInstruction:7201 BaseInstruction:{OpType:0 Rd:2 ALU:14 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:0} Operand:0 Result:5 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:false}
 Stage=Memory
<nil> TRC pkg/cpu/execute.go:168 > calculated memory address: 9 Stage=Execute
<nil> TRC pkg/cpu/decode.go:69 > Decoded instruction: &{rawInstruction:93 BaseInstruction:{OpType:3 Rd:0 ALU:0 Rs:0 RMem:5 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:0} Operand:0 Result:0 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:false}
 Stage=Decode
<nil> TRC pkg/cpu/decode.go:155 > Decoded filled instruction: &{rawInstruction:93 BaseInstruction:{OpType:3 Rd:0 ALU:0 Rs:0 RMem:5 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:0} Operand:0 Result:0 RDestAux:0 DestMemAddr:4 BranchTaken:false WriteBack:true}
 Stage=Decode
<nil> TRC pkg/cpu/fetch.go:56 > Fetched instruction: 0xbeef0a11
 Stage=Fetch
<nil> TRC pkg/cpu/fetch.go:61 > Increasing ProgramCounter to: 10 Stage=Fetch
<nil> TRC pkg/cpu/pipeline.go:67 > canFetch: true

<nil> TRC pkg/cpu/fetch.go:83 > Advancing to next stage with instruction: 0xbeef0a11 Stage=Fetch
<nil> TRC pkg/cpu/decode.go:170 > Advancing to next stage with instruction: &{rawInstruction:93 BaseInstruction:{OpType:3 Rd:0 ALU:0 Rs:0 RMem:5 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:0} Operand:0 Result:0 RDestAux:0 DestMemAddr:4 BranchTaken:false WriteBack:true}
 Stage=Decode
<nil> TRC pkg/cpu/execute.go:292 > Advancing to next stage with instruction: &{rawInstruction:621 BaseInstruction:{OpType:3 Rd:0 ALU:0 Rs:0 RMem:6 CtrlFlag:1 CtrlMode:0 MemMode:0 Imm:0} Operand:0 Result:0 RDestAux:0 DestMemAddr:9 BranchTaken:false WriteBack:true}
 Stage=Execute
<nil> TRC pkg/cpu/memory.go:118 > Advancing to next stage with instruction: &{rawInstruction:7201 BaseInstruction:{OpType:0 Rd:2 ALU:14 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:0} Operand:0 Result:5 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:false}
 Stage=Memory
<nil> TRC pkg/cpu/writeback.go:88 > Got with instruction: &{rawInstruction:7201 BaseInstruction:{OpType:0 Rd:2 ALU:14 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:0} Operand:0 Result:5 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:false}
 Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:43 > Processing instruction: &{rawInstruction:7201 BaseInstruction:{OpType:0 Rd:2 ALU:14 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:0} Operand:0 Result:5 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:false}
 Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:77 > No write-back required for this instruction Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:79 > Write back completed for instruction: &{rawInstruction:7201 BaseInstruction:{OpType:0 Rd:2 ALU:14 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:0} Operand:0 Result:5 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:false}
 Stage=WriteBack
<nil> TRC pkg/cpu/memory.go:56 > Current instruction is not a load/store type, skipping memory stage execution &{rawInstruction:621 BaseInstruction:{OpType:3 Rd:0 ALU:0 Rs:0 RMem:6 CtrlFlag:1 CtrlMode:0 MemMode:0 Imm:0} Operand:0 Result:0 RDestAux:0 DestMemAddr:9 BranchTaken:false WriteBack:true}
 Stage=Memory
<nil> TRC pkg/cpu/execute.go:168 > calculated memory address: 4 Stage=Execute
<nil> TRC pkg/cpu/decode.go:69 > Decoded instruction: &{rawInstruction:3203336721 BaseInstruction:{OpType:0 Rd:1 ALU:5 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:-16657} Operand:0 Result:0 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:false}
 Stage=Decode
<nil> TRC pkg/cpu/decode.go:155 > Decoded filled instruction: &{rawInstruction:3203336721 BaseInstruction:{OpType:0 Rd:1 ALU:5 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:-16657} Operand:4294950639 Result:0 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=Decode
<nil> TRC pkg/cpu/fetch.go:56 > Fetched instruction: 0x00000419
 Stage=Fetch
<nil> TRC pkg/cpu/fetch.go:61 > Increasing ProgramCounter to: 11 Stage=Fetch
<nil> TRC pkg/cpu/pipeline.go:67 > canFetch: true

<nil> TRC pkg/cpu/fetch.go:83 > Advancing to next stage with instruction: 0x00000419 Stage=Fetch
<nil> TRC pkg/cpu/decode.go:170 > Advancing to next stage with instruction: &{rawInstruction:3203336721 BaseInstruction:{OpType:0 Rd:1 ALU:5 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:-16657} Operand:4294950639 Result:0 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=Decode
<nil> TRC pkg/cpu/execute.go:292 > Advancing to next stage with instruction: &{rawInstruction:93 BaseInstruction:{OpType:3 Rd:0 ALU:0 Rs:0 RMem:5 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:0} Operand:0 Result:0 RDestAux:0 DestMemAddr:4 BranchTaken:true WriteBack:true}
 Stage=Execute
<nil> TRC pkg/cpu/memory.go:118 > Advancing to next stage with instruction: &{rawInstruction:621 BaseInstruction:{OpType:3 Rd:0 ALU:0 Rs:0 RMem:6 CtrlFlag:1 CtrlMode:0 MemMode:0 Imm:0} Operand:0 Result:0 RDestAux:0 DestMemAddr:9 BranchTaken:false WriteBack:true}
 Stage=Memory
<nil> TRC pkg/cpu/writeback.go:88 > Got with instruction: &{rawInstruction:621 BaseInstruction:{OpType:3 Rd:0 ALU:0 Rs:0 RMem:6 CtrlFlag:1 CtrlMode:0 MemMode:0 Imm:0} Operand:0 Result:0 RDestAux:0 DestMemAddr:9 BranchTaken:false WriteBack:true}
 Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:43 > Processing instruction: &{rawInstruction:621 BaseInstruction:{OpType:3 Rd:0 ALU:0 Rs:0 RMem:6 CtrlFlag:1 CtrlMode:0 MemMode:0 Imm:0} Operand:0 Result:0 RDestAux:0 DestMemAddr:9 BranchTaken:false WriteBack:true}
 Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:50 > Control instruction detected Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:52 > Branch not taken, no write back to Program Counter required Stage=WriteBack
<nil> TRC pkg/cpu/memory.go:56 > Current instruction is not a load/store type, skipping memory stage execution &{rawInstruction:93 BaseInstruction:{OpType:3 Rd:0 ALU:0 Rs:0 RMem:5 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:0} Operand:0 Result:0 RDestAux:0 DestMemAddr:4 BranchTaken:true WriteBack:true}
 Stage=Memory
<nil> TRC pkg/cpu/execute.go:103 > ALURI operation result: 4294950639 Stage=Execute
<nil> TRC pkg/cpu/decode.go:69 > Decoded instruction: &{rawInstruction:1049 BaseInstruction:{OpType:2 Rd:1 ALU:0 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:2 Imm:0} Operand:0 Result:0 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:false}
 Stage=Decode
<nil> TRC pkg/cpu/decode.go:155 > Decoded filled instruction: &{rawInstruction:1049 BaseInstruction:{OpType:2 Rd:1 ALU:0 Rs:0 RMem:30 CtrlFlag:0 CtrlMode:0 MemMode:2 Imm:0} Operand:0 Result:0 RDestAux:0 DestMemAddr:20 BranchTaken:false WriteBack:false}
 Stage=Decode
<nil> TRC pkg/cpu/fetch.go:56 > Fetched instruction: 0x00000419
 Stage=Fetch
<nil> TRC pkg/cpu/fetch.go:61 > Increasing ProgramCounter to: 12 Stage=Fetch
<nil> TRC pkg/cpu/pipeline.go:67 > canFetch: true

<nil> TRC pkg/cpu/fetch.go:83 > Advancing to next stage with instruction: 0x00000419 Stage=Fetch
<nil> TRC pkg/cpu/decode.go:170 > Advancing to next stage with instruction: &{rawInstruction:1049 BaseInstruction:{OpType:2 Rd:1 ALU:0 Rs:0 RMem:30 CtrlFlag:0 CtrlMode:0 MemMode:2 Imm:0} Operand:0 Result:0 RDestAux:0 DestMemAddr:20 BranchTaken:false WriteBack:false}
 Stage=Decode
<nil> TRC pkg/cpu/execute.go:292 > Advancing to next stage with instruction: &{rawInstruction:3203336721 BaseInstruction:{OpType:0 Rd:1 ALU:5 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:-16657} Operand:4294950639 Result:4294950639 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=Execute
<nil> TRC pkg/cpu/memory.go:118 > Advancing to next stage with instruction: &{rawInstruction:93 BaseInstruction:{OpType:3 Rd:0 ALU:0 Rs:0 RMem:5 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:0} Operand:0 Result:0 RDestAux:0 DestMemAddr:4 BranchTaken:true WriteBack:true}
 Stage=Memory
<nil> TRC pkg/cpu/writeback.go:88 > Got with instruction: &{rawInstruction:93 BaseInstruction:{OpType:3 Rd:0 ALU:0 Rs:0 RMem:5 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:0} Operand:0 Result:0 RDestAux:0 DestMemAddr:4 BranchTaken:true WriteBack:true}
 Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:43 > Processing instruction: &{rawInstruction:93 BaseInstruction:{OpType:3 Rd:0 ALU:0 Rs:0 RMem:5 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:0} Operand:0 Result:0 RDestAux:0 DestMemAddr:4 BranchTaken:true WriteBack:true}
 Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:50 > Control instruction detected Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:59 > Writing to Program Counter directly from control instruction to 4
 Stage=WriteBack
<nil> TRC pkg/cpu/fetch.go:95 > Squashing instruction: <nil>
 Stage=Fetch
<nil> TRC pkg/cpu/decode.go:182 > Squashing instruction: &{rawInstruction:1049 BaseInstruction:{OpType:0 Rd:0 ALU:0 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:0} Operand:0 Result:0 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:false}
 Stage=Decode
<nil> TRC pkg/cpu/execute.go:304 > Squashing instruction: &{rawInstruction:1049 BaseInstruction:{OpType:2 Rd:1 ALU:0 Rs:0 RMem:30 CtrlFlag:0 CtrlMode:0 MemMode:2 Imm:0} Operand:0 Result:0 RDestAux:0 DestMemAddr:20 BranchTaken:false WriteBack:false}
 Stage=Execute
<nil> TRC pkg/cpu/memory.go:130 > Squashing instruction: &{rawInstruction:3203336721 BaseInstruction:{OpType:0 Rd:1 ALU:5 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:-16657} Operand:4294950639 Result:4294950639 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=Memory
<nil> TRC pkg/cpu/writeback.go:95 > Squashing instruction: &{rawInstruction:93 BaseInstruction:{OpType:3 Rd:0 ALU:0 Rs:0 RMem:5 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:0} Operand:0 Result:0 RDestAux:0 DestMemAddr:4 BranchTaken:true WriteBack:true}
 Stage=WriteBack
<nil> TRC pkg/cpu/memory.go:52 > No current instruction to process, returning early Stage=Memory
<nil> TRC pkg/cpu/execute.go:258 > No current instruction to process, returning early Stage=Execute
<nil> TRC pkg/cpu/decode.go:61 > No current instruction to process, returning early Stage=Decode
<nil> TRC pkg/cpu/fetch.go:56 > Fetched instruction: 0x00020041
 Stage=Fetch
<nil> TRC pkg/cpu/fetch.go:61 > Increasing ProgramCounter to: 5 Stage=Fetch
<nil> TRC pkg/cpu/pipeline.go:67 > canFetch: true

<nil> TRC pkg/cpu/fetch.go:83 > Advancing to next stage with instruction: 0x00020041 Stage=Fetch
<nil> TRC pkg/cpu/decode.go:170 > Advancing to next stage with instruction: <nil>
 Stage=Decode
<nil> TRC pkg/cpu/execute.go:292 > Advancing to next stage with instruction: <nil>
 Stage=Execute
<nil> TRC pkg/cpu/memory.go:118 > Advancing to next stage with instruction: <nil>
 Stage=Memory
<nil> TRC pkg/cpu/writeback.go:88 > Got with instruction: <nil>
 Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:39 > No current instruction to process, returning early Stage=WriteBack
<nil> TRC pkg/cpu/memory.go:52 > No current instruction to process, returning early Stage=Memory
<nil> TRC pkg/cpu/execute.go:258 > No current instruction to process, returning early Stage=Execute
<nil> TRC pkg/cpu/decode.go:69 > Decoded instruction: &{rawInstruction:131137 BaseInstruction:{OpType:0 Rd:4 ALU:0 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:2} Operand:0 Result:0 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:false}
 Stage=Decode
<nil> TRC pkg/cpu/decode.go:155 > Decoded filled instruction: &{rawInstruction:131137 BaseInstruction:{OpType:0 Rd:4 ALU:0 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:2} Operand:2 Result:10 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=Decode
<nil> TRC pkg/cpu/fetch.go:56 > Fetched instruction: 0x00010221
 Stage=Fetch
<nil> TRC pkg/cpu/fetch.go:61 > Increasing ProgramCounter to: 6 Stage=Fetch
<nil> TRC pkg/cpu/pipeline.go:67 > canFetch: true

<nil> TRC pkg/cpu/fetch.go:83 > Advancing to next stage with instruction: 0x00010221 Stage=Fetch
<nil> TRC pkg/cpu/decode.go:170 > Advancing to next stage with instruction: &{rawInstruction:131137 BaseInstruction:{OpType:0 Rd:4 ALU:0 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:2} Operand:2 Result:10 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=Decode
<nil> TRC pkg/cpu/execute.go:292 > Advancing to next stage with instruction: <nil>
 Stage=Execute
<nil> TRC pkg/cpu/memory.go:118 > Advancing to next stage with instruction: <nil>
 Stage=Memory
<nil> TRC pkg/cpu/writeback.go:88 > Got with instruction: <nil>
 Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:39 > No current instruction to process, returning early Stage=WriteBack
<nil> TRC pkg/cpu/memory.go:52 > No current instruction to process, returning early Stage=Memory
<nil> TRC pkg/cpu/execute.go:103 > ALURI operation result: 12 Stage=Execute
<nil> TRC pkg/cpu/decode.go:69 > Decoded instruction: &{rawInstruction:66081 BaseInstruction:{OpType:0 Rd:2 ALU:1 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:1} Operand:0 Result:0 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:false}
 Stage=Decode
<nil> TRC pkg/cpu/decode.go:155 > Decoded filled instruction: &{rawInstruction:66081 BaseInstruction:{OpType:0 Rd:2 ALU:1 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:1} Operand:1 Result:5 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=Decode
<nil> TRC pkg/cpu/fetch.go:56 > Fetched instruction: 0x00001c21
 Stage=Fetch
<nil> TRC pkg/cpu/fetch.go:61 > Increasing ProgramCounter to: 7 Stage=Fetch
<nil> TRC pkg/cpu/pipeline.go:67 > canFetch: true

<nil> TRC pkg/cpu/fetch.go:83 > Advancing to next stage with instruction: 0x00001c21 Stage=Fetch
<nil> TRC pkg/cpu/decode.go:170 > Advancing to next stage with instruction: &{rawInstruction:66081 BaseInstruction:{OpType:0 Rd:2 ALU:1 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:1} Operand:1 Result:5 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=Decode
<nil> TRC pkg/cpu/execute.go:292 > Advancing to next stage with instruction: &{rawInstruction:131137 BaseInstruction:{OpType:0 Rd:4 ALU:0 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:2} Operand:2 Result:12 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=Execute
<nil> TRC pkg/cpu/memory.go:118 > Advancing to next stage with instruction: <nil>
 Stage=Memory
<nil> TRC pkg/cpu/writeback.go:88 > Got with instruction: <nil>
 Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:39 > No current instruction to process, returning early Stage=WriteBack
<nil> TRC pkg/cpu/memory.go:52 > No current instruction to process, returning early Stage=Memory
<nil> TRC pkg/cpu/execute.go:258 > No current instruction to process, returning early Stage=Execute
<nil> TRC pkg/cpu/decode.go:61 > No current instruction to process, returning early Stage=Decode
<nil> TRC pkg/cpu/fetch.go:51 > Fetch failed: WAIT_NEXT_LEVEL Stage=Fetch
<nil> TRC pkg/cpu/pipeline.go:67 > canFetch: true

<nil> TRC pkg/cpu/fetch.go:78 > No instruction fetched, cannot advance Stage=Fetch
<nil> TRC pkg/cpu/decode.go:162 > previous stage Fetch is stalled Stage=Decode
<nil> TRC pkg/cpu/decode.go:170 > Advancing to next stage with instruction: <nil>
 Stage=Decode
<nil> TRC pkg/cpu/execute.go:292 > Advancing to next stage with instruction: <nil>
 Stage=Execute
<nil> TRC pkg/cpu/memory.go:118 > Advancing to next stage with instruction: <nil>
 Stage=Memory
<nil> TRC pkg/cpu/writeback.go:88 > Got with instruction: <nil>
 Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:39 > No current instruction to process, returning early Stage=WriteBack
<nil> TRC pkg/cpu/memory.go:52 > No current instruction to process, returning early Stage=Memory
<nil> TRC pkg/cpu/execute.go:258 > No current instruction to process, returning early Stage=Execute
<nil> TRC pkg/cpu/decode.go:61 > No current instruction to process, returning early Stage=Decode
<nil> TRC pkg/cpu/fetch.go:51 > Fetch failed: WAIT_NEXT_LEVEL Stage=Fetch
<nil> TRC pkg/cpu/pipeline.go:67 > canFetch: true

<nil> TRC pkg/cpu/fetch.go:78 > No instruction fetched, cannot advance Stage=Fetch
<nil> TRC pkg/cpu/decode.go:162 > previous stage Fetch is stalled Stage=Decode
<nil> TRC pkg/cpu/decode.go:170 > Advancing to next stage with instruction: <nil>
 Stage=Decode
<nil> TRC pkg/cpu/execute.go:292 > Advancing to next stage with instruction: <nil>
 Stage=Execute
<nil> TRC pkg/cpu/memory.go:118 > Advancing to next stage with instruction: <nil>
 Stage=Memory
<nil> TRC pkg/cpu/writeback.go:88 > Got with instruction: <nil>
 Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:39 > No current instruction to process, returning early Stage=WriteBack
<nil> TRC pkg/cpu/memory.go:52 > No current instruction to process, returning early Stage=Memory
<nil> TRC pkg/cpu/execute.go:258 > No current instruction to process, returning early Stage=Execute
<nil> TRC pkg/cpu/decode.go:61 > No current instruction to process, returning early Stage=Decode
<nil> TRC pkg/cpu/fetch.go:51 > Fetch failed: WAIT_NEXT_LEVEL Stage=Fetch
<nil> TRC pkg/cpu/pipeline.go:67 > canFetch: true

<nil> TRC pkg/cpu/fetch.go:78 > No instruction fetched, cannot advance Stage=Fetch
<nil> TRC pkg/cpu/decode.go:162 > previous stage Fetch is stalled Stage=Decode
<nil> TRC pkg/cpu/decode.go:170 > Advancing to next stage with instruction: <nil>
 Stage=Decode
<nil> TRC pkg/cpu/execute.go:292 > Advancing to next stage with instruction: <nil>
 Stage=Execute
<nil> TRC pkg/cpu/memory.go:118 > Advancing to next stage with instruction: <nil>
 Stage=Memory
<nil> TRC pkg/cpu/writeback.go:88 > Got with instruction: <nil>
 Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:39 > No current instruction to process, returning early Stage=WriteBack
<nil> TRC pkg/cpu/memory.go:52 > No current instruction to process, returning early Stage=Memory
<nil> TRC pkg/cpu/execute.go:258 > No current instruction to process, returning early Stage=Execute
<nil> TRC pkg/cpu/decode.go:61 > No current instruction to process, returning early Stage=Decode
<nil> TRC pkg/cpu/fetch.go:56 > Fetched instruction: 0x00041851
 Stage=Fetch
<nil> TRC pkg/cpu/fetch.go:61 > Increasing ProgramCounter to: 1 Stage=Fetch
<nil> TRC pkg/cpu/pipeline.go:67 > canFetch: true

<nil> TRC pkg/cpu/fetch.go:83 > Advancing to next stage with instruction: 0x00041851 Stage=Fetch
<nil> TRC pkg/cpu/decode.go:170 > Advancing to next stage with instruction: <nil>
 Stage=Decode
<nil> TRC pkg/cpu/execute.go:292 > Advancing to next stage with instruction: <nil>
 Stage=Execute
<nil> TRC pkg/cpu/memory.go:118 > Advancing to next stage with instruction: <nil>
 Stage=Memory
<nil> TRC pkg/cpu/writeback.go:88 > Got with instruction: <nil>
 Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:39 > No current instruction to process, returning early Stage=WriteBack
<nil> TRC pkg/cpu/memory.go:52 > No current instruction to process, returning early Stage=Memory
<nil> TRC pkg/cpu/execute.go:258 > No current instruction to process, returning early Stage=Execute
<nil> TRC pkg/cpu/decode.go:69 > Decoded instruction: &{rawInstruction:268369 BaseInstruction:{OpType:0 Rd:5 ALU:12 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:4} Operand:0 Result:0 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:false}
 Stage=Decode
<nil> TRC pkg/cpu/decode.go:155 > Decoded filled instruction: &{rawInstruction:268369 BaseInstruction:{OpType:0 Rd:5 ALU:12 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:4} Operand:4 Result:0 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=Decode
<nil> TRC pkg/cpu/fetch.go:56 > Fetched instruction: 0x00091861
 Stage=Fetch
<nil> TRC pkg/cpu/fetch.go:61 > Increasing ProgramCounter to: 2 Stage=Fetch
<nil> TRC pkg/cpu/pipeline.go:67 > canFetch: true

<nil> TRC pkg/cpu/fetch.go:83 > Advancing to next stage with instruction: 0x00091861 Stage=Fetch
<nil> TRC pkg/cpu/decode.go:170 > Advancing to next stage with instruction: &{rawInstruction:268369 BaseInstruction:{OpType:0 Rd:5 ALU:12 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:4} Operand:4 Result:0 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=Decode
<nil> TRC pkg/cpu/execute.go:292 > Advancing to next stage with instruction: <nil>
 Stage=Execute
<nil> TRC pkg/cpu/memory.go:118 > Advancing to next stage with instruction: <nil>
 Stage=Memory
<nil> TRC pkg/cpu/writeback.go:88 > Got with instruction: <nil>
 Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:39 > No current instruction to process, returning early Stage=WriteBack
<nil> TRC pkg/cpu/memory.go:52 > No current instruction to process, returning early Stage=Memory
<nil> TRC pkg/cpu/execute.go:103 > ALURI operation result: 4 Stage=Execute
<nil> TRC pkg/cpu/decode.go:69 > Decoded instruction: &{rawInstruction:596065 BaseInstruction:{OpType:0 Rd:6 ALU:12 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:9} Operand:0 Result:0 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:false}
 Stage=Decode
<nil> TRC pkg/cpu/decode.go:155 > Decoded filled instruction: &{rawInstruction:596065 BaseInstruction:{OpType:0 Rd:6 ALU:12 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:9} Operand:9 Result:0 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=Decode
<nil> TRC pkg/cpu/fetch.go:56 > Fetched instruction: 0x000a1821
 Stage=Fetch
<nil> TRC pkg/cpu/fetch.go:61 > Increasing ProgramCounter to: 3 Stage=Fetch
<nil> TRC pkg/cpu/pipeline.go:67 > canFetch: true

<nil> TRC pkg/cpu/fetch.go:83 > Advancing to next stage with instruction: 0x000a1821 Stage=Fetch
<nil> TRC pkg/cpu/decode.go:170 > Advancing to next stage with instruction: &{rawInstruction:596065 BaseInstruction:{OpType:0 Rd:6 ALU:12 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:9} Operand:9 Result:0 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=Decode
<nil> TRC pkg/cpu/execute.go:292 > Advancing to next stage with instruction: &{rawInstruction:268369 BaseInstruction:{OpType:0 Rd:5 ALU:12 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:4} Operand:4 Result:4 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=Execute
<nil> TRC pkg/cpu/memory.go:118 > Advancing to next stage with instruction: <nil>
 Stage=Memory
<nil> TRC pkg/cpu/writeback.go:88 > Got with instruction: <nil>
 Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:39 > No current instruction to process, returning early Stage=WriteBack
<nil> TRC pkg/cpu/memory.go:56 > Current instruction is not a load/store type, skipping memory stage execution &{rawInstruction:268369 BaseInstruction:{OpType:0 Rd:5 ALU:12 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:4} Operand:4 Result:4 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=Memory
<nil> TRC pkg/cpu/execute.go:103 > ALURI operation result: 9 Stage=Execute
<nil> TRC pkg/cpu/decode.go:69 > Decoded instruction: &{rawInstruction:661537 BaseInstruction:{OpType:0 Rd:2 ALU:12 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:10} Operand:0 Result:0 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:false}
 Stage=Decode
<nil> TRC pkg/cpu/decode.go:155 > Decoded filled instruction: &{rawInstruction:661537 BaseInstruction:{OpType:0 Rd:2 ALU:12 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:10} Operand:10 Result:0 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=Decode
<nil> TRC pkg/cpu/fetch.go:56 > Fetched instruction: 0x001401e1
 Stage=Fetch
<nil> TRC pkg/cpu/fetch.go:61 > Increasing ProgramCounter to: 4 Stage=Fetch
<nil> TRC pkg/cpu/pipeline.go:67 > canFetch: true

<nil> TRC pkg/cpu/fetch.go:83 > Advancing to next stage with instruction: 0x001401e1 Stage=Fetch
<nil> TRC pkg/cpu/decode.go:170 > Advancing to next stage with instruction: &{rawInstruction:661537 BaseInstruction:{OpType:0 Rd:2 ALU:12 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:10} Operand:10 Result:0 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=Decode
<nil> TRC pkg/cpu/execute.go:292 > Advancing to next stage with instruction: &{rawInstruction:596065 BaseInstruction:{OpType:0 Rd:6 ALU:12 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:9} Operand:9 Result:9 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=Execute
<nil> TRC pkg/cpu/memory.go:118 > Advancing to next stage with instruction: &{rawInstruction:268369 BaseInstruction:{OpType:0 Rd:5 ALU:12 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:4} Operand:4 Result:4 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=Memory
<nil> TRC pkg/cpu/writeback.go:88 > Got with instruction: &{rawInstruction:268369 BaseInstruction:{OpType:0 Rd:5 ALU:12 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:4} Operand:4 Result:4 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:43 > Processing instruction: &{rawInstruction:268369 BaseInstruction:{OpType:0 Rd:5 ALU:12 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:4} Operand:4 Result:4 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:65 > Writing back result: 4 to r5
 Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:67 > Unblocked register r5 for write back
 Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:75 > Written back to rdestaux: 0 0
 Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:79 > Write back completed for instruction: &{rawInstruction:268369 BaseInstruction:{OpType:0 Rd:5 ALU:12 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:4} Operand:4 Result:4 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=WriteBack
<nil> TRC pkg/cpu/memory.go:56 > Current instruction is not a load/store type, skipping memory stage execution &{rawInstruction:596065 BaseInstruction:{OpType:0 Rd:6 ALU:12 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:9} Operand:9 Result:9 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=Memory
<nil> TRC pkg/cpu/execute.go:103 > ALURI operation result: 10 Stage=Execute
<nil> TRC pkg/cpu/decode.go:69 > Decoded instruction: &{rawInstruction:1311201 BaseInstruction:{OpType:0 Rd:30 ALU:0 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:20} Operand:0 Result:0 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:false}
 Stage=Decode
<nil> TRC pkg/cpu/decode.go:155 > Decoded filled instruction: &{rawInstruction:1311201 BaseInstruction:{OpType:0 Rd:30 ALU:0 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:20} Operand:20 Result:0 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=Decode
<nil> TRC pkg/cpu/fetch.go:51 > Fetch failed: WAIT_NEXT_LEVEL Stage=Fetch
<nil> TRC pkg/cpu/pipeline.go:67 > canFetch: true

<nil> TRC pkg/cpu/fetch.go:78 > No instruction fetched, cannot advance Stage=Fetch
<nil> TRC pkg/cpu/decode.go:162 > previous stage Fetch is stalled Stage=Decode
<nil> TRC pkg/cpu/decode.go:170 > Advancing to next stage with instruction: &{rawInstruction:1311201 BaseInstruction:{OpType:0 Rd:30 ALU:0 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:20} Operand:20 Result:0 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=Decode
<nil> TRC pkg/cpu/execute.go:292 > Advancing to next stage with instruction: &{rawInstruction:661537 BaseInstruction:{OpType:0 Rd:2 ALU:12 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:10} Operand:10 Result:10 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=Execute
<nil> TRC pkg/cpu/memory.go:118 > Advancing to next stage with instruction: &{rawInstruction:596065 BaseInstruction:{OpType:0 Rd:6 ALU:12 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:9} Operand:9 Result:9 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=Memory
<nil> TRC pkg/cpu/writeback.go:88 > Got with instruction: &{rawInstruction:596065 BaseInstruction:{OpType:0 Rd:6 ALU:12 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:9} Operand:9 Result:9 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:43 > Processing instruction: &{rawInstruction:596065 BaseInstruction:{OpType:0 Rd:6 ALU:12 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:9} Operand:9 Result:9 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:65 > Writing back result: 9 to r6
 Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:67 > Unblocked register r6 for write back
 Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:75 > Written back to rdestaux: 0 0
 Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:79 > Write back completed for instruction: &{rawInstruction:596065 BaseInstruction:{OpType:0 Rd:6 ALU:12 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:9} Operand:9 Result:9 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=WriteBack
<nil> TRC pkg/cpu/memory.go:56 > Current instruction is not a load/store type, skipping memory stage execution &{rawInstruction:661537 BaseInstruction:{OpType:0 Rd:2 ALU:12 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:10} Operand:10 Result:10 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=Memory
<nil> TRC pkg/cpu/execute.go:103 > ALURI operation result: 20 Stage=Execute
<nil> TRC pkg/cpu/decode.go:61 > No current instruction to process, returning early Stage=Decode
<nil> TRC pkg/cpu/fetch.go:51 > Fetch failed: WAIT_NEXT_LEVEL Stage=Fetch
<nil> TRC pkg/cpu/pipeline.go:67 > canFetch: true

<nil> TRC pkg/cpu/fetch.go:78 > No instruction fetched, cannot advance Stage=Fetch
<nil> TRC pkg/cpu/decode.go:162 > previous stage Fetch is stalled Stage=Decode
<nil> TRC pkg/cpu/decode.go:170 > Advancing to next stage with instruction: <nil>
 Stage=Decode
<nil> TRC pkg/cpu/execute.go:292 > Advancing to next stage with instruction: &{rawInstruction:1311201 BaseInstruction:{OpType:0 Rd:30 ALU:0 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:20} Operand:20 Result:20 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=Execute
<nil> TRC pkg/cpu/memory.go:118 > Advancing to next stage with instruction: &{rawInstruction:661537 BaseInstruction:{OpType:0 Rd:2 ALU:12 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:10} Operand:10 Result:10 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=Memory
<nil> TRC pkg/cpu/writeback.go:88 > Got with instruction: &{rawInstruction:661537 BaseInstruction:{OpType:0 Rd:2 ALU:12 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:10} Operand:10 Result:10 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:43 > Processing instruction: &{rawInstruction:661537 BaseInstruction:{OpType:0 Rd:2 ALU:12 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:10} Operand:10 Result:10 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:65 > Writing back result: 10 to r2
 Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:67 > Unblocked register r2 for write back
 Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:75 > Written back to rdestaux: 0 0
 Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:79 > Write back completed for instruction: &{rawInstruction:661537 BaseInstruction:{OpType:0 Rd:2 ALU:12 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:10} Operand:10 Result:10 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=WriteBack
<nil> TRC pkg/cpu/memory.go:56 > Current instruction is not a load/store type, skipping memory stage execution &{rawInstruction:1311201 BaseInstruction:{OpType:0 Rd:30 ALU:0 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:20} Operand:20 Result:20 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=Memory
<nil> TRC pkg/cpu/execute.go:258 > No current instruction to process, returning early Stage=Execute
<nil> TRC pkg/cpu/decode.go:61 > No current instruction to process, returning early Stage=Decode
<nil> TRC pkg/cpu/fetch.go:51 > Fetch failed: WAIT_NEXT_LEVEL Stage=Fetch
<nil> TRC pkg/cpu/pipeline.go:67 > canFetch: true

<nil> TRC pkg/cpu/fetch.go:78 > No instruction fetched, cannot advance Stage=Fetch
<nil> TRC pkg/cpu/decode.go:162 > previous stage Fetch is stalled Stage=Decode
<nil> TRC pkg/cpu/decode.go:170 > Advancing to next stage with instruction: <nil>
 Stage=Decode
<nil> TRC pkg/cpu/execute.go:292 > Advancing to next stage with instruction: <nil>
 Stage=Execute
<nil> TRC pkg/cpu/memory.go:118 > Advancing to next stage with instruction: &{rawInstruction:1311201 BaseInstruction:{OpType:0 Rd:30 ALU:0 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:20} Operand:20 Result:20 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=Memory
<nil> TRC pkg/cpu/writeback.go:88 > Got with instruction: &{rawInstruction:1311201 BaseInstruction:{OpType:0 Rd:30 ALU:0 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:20} Operand:20 Result:20 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:43 > Processing instruction: &{rawInstruction:1311201 BaseInstruction:{OpType:0 Rd:30 ALU:0 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:20} Operand:20 Result:20 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:65 > Writing back result: 20 to r30
 Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:67 > Unblocked register r30 for write back
 Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:75 > Written back to rdestaux: 0 0
 Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:79 > Write back completed for instruction: &{rawInstruction:1311201 BaseInstruction:{OpType:0 Rd:30 ALU:0 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:20} Operand:20 Result:20 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=WriteBack
<nil> TRC pkg/cpu/memory.go:52 > No current instruction to process, returning early Stage=Memory
<nil> TRC pkg/cpu/execute.go:258 > No current instruction to process, returning early Stage=Execute
<nil> TRC pkg/cpu/decode.go:61 > No current instruction to process, returning early Stage=Decode
<nil> TRC pkg/cpu/fetch.go:56 > Fetched instruction: 0x00020041
 Stage=Fetch
<nil> TRC pkg/cpu/fetch.go:61 > Increasing ProgramCounter to: 5 Stage=Fetch
<nil> TRC pkg/cpu/pipeline.go:67 > canFetch: true

<nil> TRC pkg/cpu/fetch.go:83 > Advancing to next stage with instruction: 0x00020041 Stage=Fetch
<nil> TRC pkg/cpu/decode.go:170 > Advancing to next stage with instruction: <nil>
 Stage=Decode
<nil> TRC pkg/cpu/execute.go:292 > Advancing to next stage with instruction: <nil>
 Stage=Execute
<nil> TRC pkg/cpu/memory.go:118 > Advancing to next stage with instruction: <nil>
 Stage=Memory
<nil> TRC pkg/cpu/writeback.go:88 > Got with instruction: <nil>
 Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:39 > No current instruction to process, returning early Stage=WriteBack
<nil> TRC pkg/cpu/memory.go:52 > No current instruction to process, returning early Stage=Memory
<nil> TRC pkg/cpu/execute.go:258 > No current instruction to process, returning early Stage=Execute
<nil> TRC pkg/cpu/decode.go:69 > Decoded instruction: &{rawInstruction:131137 BaseInstruction:{OpType:0 Rd:4 ALU:0 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:2} Operand:0 Result:0 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:false}
 Stage=Decode
<nil> TRC pkg/cpu/decode.go:155 > Decoded filled instruction: &{rawInstruction:131137 BaseInstruction:{OpType:0 Rd:4 ALU:0 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:2} Operand:2 Result:0 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=Decode
<nil> TRC pkg/cpu/fetch.go:56 > Fetched instruction: 0x00010221
 Stage=Fetch
<nil> TRC pkg/cpu/fetch.go:61 > Increasing ProgramCounter to: 6 Stage=Fetch
<nil> TRC pkg/cpu/pipeline.go:67 > canFetch: true

<nil> TRC pkg/cpu/fetch.go:83 > Advancing to next stage with instruction: 0x00010221 Stage=Fetch
<nil> TRC pkg/cpu/decode.go:170 > Advancing to next stage with instruction: &{rawInstruction:131137 BaseInstruction:{OpType:0 Rd:4 ALU:0 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:2} Operand:2 Result:0 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=Decode
<nil> TRC pkg/cpu/execute.go:292 > Advancing to next stage with instruction: <nil>
 Stage=Execute
<nil> TRC pkg/cpu/memory.go:118 > Advancing to next stage with instruction: <nil>
 Stage=Memory
<nil> TRC pkg/cpu/writeback.go:88 > Got with instruction: <nil>
 Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:39 > No current instruction to process, returning early Stage=WriteBack
<nil> TRC pkg/cpu/memory.go:52 > No current instruction to process, returning early Stage=Memory
<nil> TRC pkg/cpu/execute.go:103 > ALURI operation result: 2 Stage=Execute
<nil> TRC pkg/cpu/decode.go:69 > Decoded instruction: &{rawInstruction:66081 BaseInstruction:{OpType:0 Rd:2 ALU:1 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:1} Operand:0 Result:0 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:false}
 Stage=Decode
<nil> TRC pkg/cpu/decode.go:155 > Decoded filled instruction: &{rawInstruction:66081 BaseInstruction:{OpType:0 Rd:2 ALU:1 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:1} Operand:1 Result:10 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=Decode
<nil> TRC pkg/cpu/fetch.go:56 > Fetched instruction: 0x00001c21
 Stage=Fetch
<nil> TRC pkg/cpu/fetch.go:61 > Increasing ProgramCounter to: 7 Stage=Fetch
<nil> TRC pkg/cpu/pipeline.go:67 > canFetch: true

<nil> TRC pkg/cpu/fetch.go:83 > Advancing to next stage with instruction: 0x00001c21 Stage=Fetch
<nil> TRC pkg/cpu/decode.go:170 > Advancing to next stage with instruction: &{rawInstruction:66081 BaseInstruction:{OpType:0 Rd:2 ALU:1 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:1} Operand:1 Result:10 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=Decode
<nil> TRC pkg/cpu/execute.go:292 > Advancing to next stage with instruction: &{rawInstruction:131137 BaseInstruction:{OpType:0 Rd:4 ALU:0 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:2} Operand:2 Result:2 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=Execute
<nil> TRC pkg/cpu/memory.go:118 > Advancing to next stage with instruction: <nil>
 Stage=Memory
<nil> TRC pkg/cpu/writeback.go:88 > Got with instruction: <nil>
 Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:39 > No current instruction to process, returning early Stage=WriteBack
<nil> TRC pkg/cpu/memory.go:56 > Current instruction is not a load/store type, skipping memory stage execution &{rawInstruction:131137 BaseInstruction:{OpType:0 Rd:4 ALU:0 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:2} Operand:2 Result:2 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=Memory
<nil> TRC pkg/cpu/execute.go:103 > ALURI operation result: 9 Stage=Execute
<nil> TRC pkg/cpu/decode.go:69 > Decoded instruction: &{rawInstruction:7201 BaseInstruction:{OpType:0 Rd:2 ALU:14 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:0} Operand:0 Result:0 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:false}
 Stage=Decode
<nil> TRC pkg/cpu/decode.go:75 > Failed to read register r2 -1 Stage=Decode
<nil> TRC pkg/cpu/fetch.go:56 > Fetched instruction: 0x0000026d
 Stage=Fetch
<nil> TRC pkg/cpu/fetch.go:61 > Increasing ProgramCounter to: 8 Stage=Fetch
<nil> TRC pkg/cpu/pipeline.go:67 > canFetch: true

<nil> TRC pkg/cpu/fetch.go:88 > Next stage cannot advance, stalling Stage=Fetch
<nil> TRC pkg/cpu/decode.go:165 > Decode is busy, cannot advance: 1 Stage=Decode
<nil> TRC pkg/cpu/execute.go:284 > previous stage Decode returned stall
 Stage=Execute
<nil> TRC pkg/cpu/execute.go:292 > Advancing to next stage with instruction: &{rawInstruction:66081 BaseInstruction:{OpType:0 Rd:2 ALU:1 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:1} Operand:1 Result:9 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=Execute
<nil> TRC pkg/cpu/memory.go:118 > Advancing to next stage with instruction: &{rawInstruction:131137 BaseInstruction:{OpType:0 Rd:4 ALU:0 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:2} Operand:2 Result:2 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=Memory
<nil> TRC pkg/cpu/writeback.go:88 > Got with instruction: &{rawInstruction:131137 BaseInstruction:{OpType:0 Rd:4 ALU:0 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:2} Operand:2 Result:2 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:43 > Processing instruction: &{rawInstruction:131137 BaseInstruction:{OpType:0 Rd:4 ALU:0 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:2} Operand:2 Result:2 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:65 > Writing back result: 2 to r4
 Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:67 > Unblocked register r4 for write back
 Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:75 > Written back to rdestaux: 0 0
 Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:79 > Write back completed for instruction: &{rawInstruction:131137 BaseInstruction:{OpType:0 Rd:4 ALU:0 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:2} Operand:2 Result:2 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=WriteBack
<nil> TRC pkg/cpu/memory.go:56 > Current instruction is not a load/store type, skipping memory stage execution &{rawInstruction:66081 BaseInstruction:{OpType:0 Rd:2 ALU:1 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:1} Operand:1 Result:9 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=Memory
<nil> TRC pkg/cpu/execute.go:258 > No current instruction to process, returning early Stage=Execute
<nil> TRC pkg/cpu/decode.go:69 > Decoded instruction: &{rawInstruction:7201 BaseInstruction:{OpType:0 Rd:2 ALU:14 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:0} Operand:0 Result:0 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:false}
 Stage=Decode
<nil> TRC pkg/cpu/decode.go:75 > Failed to read register r2 -1 Stage=Decode
<nil> TRC pkg/cpu/fetch.go:44 > Currently have an instruction &{rawInstruction:621 BaseInstruction:{OpType:0 Rd:0 ALU:0 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:0} Operand:0 Result:0 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:false}, skipping fetch Stage=Fetch
<nil> TRC pkg/cpu/pipeline.go:67 > canFetch: true

<nil> TRC pkg/cpu/fetch.go:88 > Next stage cannot advance, stalling Stage=Fetch
<nil> TRC pkg/cpu/decode.go:165 > Decode is busy, cannot advance: 1 Stage=Decode
<nil> TRC pkg/cpu/execute.go:284 > previous stage Decode returned stall
 Stage=Execute
<nil> TRC pkg/cpu/execute.go:292 > Advancing to next stage with instruction: <nil>
 Stage=Execute
<nil> TRC pkg/cpu/memory.go:118 > Advancing to next stage with instruction: &{rawInstruction:66081 BaseInstruction:{OpType:0 Rd:2 ALU:1 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:1} Operand:1 Result:9 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=Memory
<nil> TRC pkg/cpu/writeback.go:88 > Got with instruction: &{rawInstruction:66081 BaseInstruction:{OpType:0 Rd:2 ALU:1 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:1} Operand:1 Result:9 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:43 > Processing instruction: &{rawInstruction:66081 BaseInstruction:{OpType:0 Rd:2 ALU:1 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:1} Operand:1 Result:9 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:65 > Writing back result: 9 to r2
 Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:67 > Unblocked register r2 for write back
 Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:75 > Written back to rdestaux: 0 0
 Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:79 > Write back completed for instruction: &{rawInstruction:66081 BaseInstruction:{OpType:0 Rd:2 ALU:1 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:1} Operand:1 Result:9 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=WriteBack
<nil> TRC pkg/cpu/memory.go:52 > No current instruction to process, returning early Stage=Memory
<nil> TRC pkg/cpu/execute.go:258 > No current instruction to process, returning early Stage=Execute
<nil> TRC pkg/cpu/decode.go:69 > Decoded instruction: &{rawInstruction:7201 BaseInstruction:{OpType:0 Rd:2 ALU:14 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:0} Operand:0 Result:0 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:false}
 Stage=Decode
<nil> TRC pkg/cpu/decode.go:155 > Decoded filled instruction: &{rawInstruction:7201 BaseInstruction:{OpType:0 Rd:2 ALU:14 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:0} Operand:0 Result:9 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=Decode
<nil> TRC pkg/cpu/fetch.go:44 > Currently have an instruction &{rawInstruction:621 BaseInstruction:{OpType:0 Rd:0 ALU:0 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:0} Operand:0 Result:0 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:false}, skipping fetch Stage=Fetch
<nil> TRC pkg/cpu/pipeline.go:67 > canFetch: true

<nil> TRC pkg/cpu/fetch.go:83 > Advancing to next stage with instruction: 0x0000026d Stage=Fetch
<nil> TRC pkg/cpu/decode.go:170 > Advancing to next stage with instruction: &{rawInstruction:7201 BaseInstruction:{OpType:0 Rd:2 ALU:14 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:0} Operand:0 Result:9 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=Decode
<nil> TRC pkg/cpu/execute.go:292 > Advancing to next stage with instruction: <nil>
 Stage=Execute
<nil> TRC pkg/cpu/memory.go:118 > Advancing to next stage with instruction: <nil>
 Stage=Memory
<nil> TRC pkg/cpu/writeback.go:88 > Got with instruction: <nil>
 Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:39 > No current instruction to process, returning early Stage=WriteBack
<nil> TRC pkg/cpu/memory.go:52 > No current instruction to process, returning early Stage=Memory
<nil> TRC pkg/cpu/execute.go:103 > ALURI operation result: 9 Stage=Execute
<nil> TRC pkg/cpu/decode.go:69 > Decoded instruction: &{rawInstruction:621 BaseInstruction:{OpType:3 Rd:0 ALU:0 Rs:0 RMem:6 CtrlFlag:1 CtrlMode:0 MemMode:0 Imm:0} Operand:0 Result:0 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:false}
 Stage=Decode
<nil> TRC pkg/cpu/decode.go:155 > Decoded filled instruction: &{rawInstruction:621 BaseInstruction:{OpType:3 Rd:0 ALU:0 Rs:0 RMem:6 CtrlFlag:1 CtrlMode:0 MemMode:0 Imm:0} Operand:0 Result:0 RDestAux:0 DestMemAddr:9 BranchTaken:false WriteBack:true}
 Stage=Decode
<nil> TRC pkg/cpu/fetch.go:51 > Fetch failed: WAIT_NEXT_LEVEL Stage=Fetch
<nil> TRC pkg/cpu/pipeline.go:67 > canFetch: true

<nil> TRC pkg/cpu/fetch.go:78 > No instruction fetched, cannot advance Stage=Fetch
<nil> TRC pkg/cpu/decode.go:162 > previous stage Fetch is stalled Stage=Decode
<nil> TRC pkg/cpu/decode.go:170 > Advancing to next stage with instruction: &{rawInstruction:621 BaseInstruction:{OpType:3 Rd:0 ALU:0 Rs:0 RMem:6 CtrlFlag:1 CtrlMode:0 MemMode:0 Imm:0} Operand:0 Result:0 RDestAux:0 DestMemAddr:9 BranchTaken:false WriteBack:true}
 Stage=Decode
<nil> TRC pkg/cpu/execute.go:292 > Advancing to next stage with instruction: &{rawInstruction:7201 BaseInstruction:{OpType:0 Rd:2 ALU:14 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:0} Operand:0 Result:9 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:false}
 Stage=Execute
<nil> TRC pkg/cpu/memory.go:118 > Advancing to next stage with instruction: <nil>
 Stage=Memory
<nil> TRC pkg/cpu/writeback.go:88 > Got with instruction: <nil>
 Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:39 > No current instruction to process, returning early Stage=WriteBack
<nil> TRC pkg/cpu/memory.go:56 > Current instruction is not a load/store type, skipping memory stage execution &{rawInstruction:7201 BaseInstruction:{OpType:0 Rd:2 ALU:14 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:0} Operand:0 Result:9 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:false}
 Stage=Memory
<nil> TRC pkg/cpu/execute.go:168 > calculated memory address: 9 Stage=Execute
<nil> TRC pkg/cpu/decode.go:61 > No current instruction to process, returning early Stage=Decode
<nil> TRC pkg/cpu/fetch.go:51 > Fetch failed: WAIT_NEXT_LEVEL Stage=Fetch
<nil> TRC pkg/cpu/pipeline.go:67 > canFetch: true

<nil> TRC pkg/cpu/fetch.go:78 > No instruction fetched, cannot advance Stage=Fetch
<nil> TRC pkg/cpu/decode.go:162 > previous stage Fetch is stalled Stage=Decode
<nil> TRC pkg/cpu/decode.go:170 > Advancing to next stage with instruction: <nil>
 Stage=Decode
<nil> TRC pkg/cpu/execute.go:292 > Advancing to next stage with instruction: &{rawInstruction:621 BaseInstruction:{OpType:3 Rd:0 ALU:0 Rs:0 RMem:6 CtrlFlag:1 CtrlMode:0 MemMode:0 Imm:0} Operand:0 Result:0 RDestAux:0 DestMemAddr:9 BranchTaken:false WriteBack:true}
 Stage=Execute
<nil> TRC pkg/cpu/memory.go:118 > Advancing to next stage with instruction: &{rawInstruction:7201 BaseInstruction:{OpType:0 Rd:2 ALU:14 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:0} Operand:0 Result:9 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:false}
 Stage=Memory
<nil> TRC pkg/cpu/writeback.go:88 > Got with instruction: &{rawInstruction:7201 BaseInstruction:{OpType:0 Rd:2 ALU:14 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:0} Operand:0 Result:9 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:false}
 Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:43 > Processing instruction: &{rawInstruction:7201 BaseInstruction:{OpType:0 Rd:2 ALU:14 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:0} Operand:0 Result:9 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:false}
 Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:77 > No write-back required for this instruction Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:79 > Write back completed for instruction: &{rawInstruction:7201 BaseInstruction:{OpType:0 Rd:2 ALU:14 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:0} Operand:0 Result:9 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:false}
 Stage=WriteBack
<nil> TRC pkg/cpu/memory.go:56 > Current instruction is not a load/store type, skipping memory stage execution &{rawInstruction:621 BaseInstruction:{OpType:3 Rd:0 ALU:0 Rs:0 RMem:6 CtrlFlag:1 CtrlMode:0 MemMode:0 Imm:0} Operand:0 Result:0 RDestAux:0 DestMemAddr:9 BranchTaken:false WriteBack:true}
 Stage=Memory
<nil> TRC pkg/cpu/execute.go:258 > No current instruction to process, returning early Stage=Execute
<nil> TRC pkg/cpu/decode.go:61 > No current instruction to process, returning early Stage=Decode
<nil> TRC pkg/cpu/fetch.go:51 > Fetch failed: WAIT_NEXT_LEVEL Stage=Fetch
<nil> TRC pkg/cpu/pipeline.go:67 > canFetch: true

<nil> TRC pkg/cpu/fetch.go:78 > No instruction fetched, cannot advance Stage=Fetch
<nil> TRC pkg/cpu/decode.go:162 > previous stage Fetch is stalled Stage=Decode
<nil> TRC pkg/cpu/decode.go:170 > Advancing to next stage with instruction: <nil>
 Stage=Decode
<nil> TRC pkg/cpu/execute.go:292 > Advancing to next stage with instruction: <nil>
 Stage=Execute
<nil> TRC pkg/cpu/memory.go:118 > Advancing to next stage with instruction: &{rawInstruction:621 BaseInstruction:{OpType:3 Rd:0 ALU:0 Rs:0 RMem:6 CtrlFlag:1 CtrlMode:0 MemMode:0 Imm:0} Operand:0 Result:0 RDestAux:0 DestMemAddr:9 BranchTaken:false WriteBack:true}
 Stage=Memory
<nil> TRC pkg/cpu/writeback.go:88 > Got with instruction: &{rawInstruction:621 BaseInstruction:{OpType:3 Rd:0 ALU:0 Rs:0 RMem:6 CtrlFlag:1 CtrlMode:0 MemMode:0 Imm:0} Operand:0 Result:0 RDestAux:0 DestMemAddr:9 BranchTaken:false WriteBack:true}
 Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:43 > Processing instruction: &{rawInstruction:621 BaseInstruction:{OpType:3 Rd:0 ALU:0 Rs:0 RMem:6 CtrlFlag:1 CtrlMode:0 MemMode:0 Imm:0} Operand:0 Result:0 RDestAux:0 DestMemAddr:9 BranchTaken:false WriteBack:true}
 Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:50 > Control instruction detected Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:52 > Branch not taken, no write back to Program Counter required Stage=WriteBack
<nil> TRC pkg/cpu/memory.go:52 > No current instruction to process, returning early Stage=Memory
<nil> TRC pkg/cpu/execute.go:258 > No current instruction to process, returning early Stage=Execute
<nil> TRC pkg/cpu/decode.go:61 > No current instruction to process, returning early Stage=Decode
<nil> TRC pkg/cpu/fetch.go:56 > Fetched instruction: 0x0000005d
 Stage=Fetch
<nil> TRC pkg/cpu/fetch.go:61 > Increasing ProgramCounter to: 9 Stage=Fetch
<nil> TRC pkg/cpu/pipeline.go:67 > canFetch: true

<nil> TRC pkg/cpu/fetch.go:83 > Advancing to next stage with instruction: 0x0000005d Stage=Fetch
<nil> TRC pkg/cpu/decode.go:170 > Advancing to next stage with instruction: <nil>
 Stage=Decode
<nil> TRC pkg/cpu/execute.go:292 > Advancing to next stage with instruction: <nil>
 Stage=Execute
<nil> TRC pkg/cpu/memory.go:118 > Advancing to next stage with instruction: <nil>
 Stage=Memory
<nil> TRC pkg/cpu/writeback.go:88 > Got with instruction: <nil>
 Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:39 > No current instruction to process, returning early Stage=WriteBack
<nil> TRC pkg/cpu/memory.go:52 > No current instruction to process, returning early Stage=Memory
<nil> TRC pkg/cpu/execute.go:258 > No current instruction to process, returning early Stage=Execute
<nil> TRC pkg/cpu/decode.go:69 > Decoded instruction: &{rawInstruction:93 BaseInstruction:{OpType:3 Rd:0 ALU:0 Rs:0 RMem:5 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:0} Operand:0 Result:0 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:false}
 Stage=Decode
<nil> TRC pkg/cpu/decode.go:155 > Decoded filled instruction: &{rawInstruction:93 BaseInstruction:{OpType:3 Rd:0 ALU:0 Rs:0 RMem:5 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:0} Operand:0 Result:0 RDestAux:0 DestMemAddr:4 BranchTaken:false WriteBack:true}
 Stage=Decode
<nil> TRC pkg/cpu/fetch.go:56 > Fetched instruction: 0xbeef0a11
 Stage=Fetch
<nil> TRC pkg/cpu/fetch.go:61 > Increasing ProgramCounter to: 10 Stage=Fetch
<nil> TRC pkg/cpu/pipeline.go:67 > canFetch: true

<nil> TRC pkg/cpu/fetch.go:83 > Advancing to next stage with instruction: 0xbeef0a11 Stage=Fetch
<nil> TRC pkg/cpu/decode.go:170 > Advancing to next stage with instruction: &{rawInstruction:93 BaseInstruction:{OpType:3 Rd:0 ALU:0 Rs:0 RMem:5 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:0} Operand:0 Result:0 RDestAux:0 DestMemAddr:4 BranchTaken:false WriteBack:true}
 Stage=Decode
<nil> TRC pkg/cpu/execute.go:292 > Advancing to next stage with instruction: <nil>
 Stage=Execute
<nil> TRC pkg/cpu/memory.go:118 > Advancing to next stage with instruction: <nil>
 Stage=Memory
<nil> TRC pkg/cpu/writeback.go:88 > Got with instruction: <nil>
 Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:39 > No current instruction to process, returning early Stage=WriteBack
<nil> TRC pkg/cpu/memory.go:52 > No current instruction to process, returning early Stage=Memory
<nil> TRC pkg/cpu/execute.go:258 > No current instruction to process, returning early Stage=Execute
<nil> TRC pkg/cpu/decode.go:61 > No current instruction to process, returning early Stage=Decode
<nil> TRC pkg/cpu/fetch.go:51 > Fetch failed: WAIT_NEXT_LEVEL Stage=Fetch
<nil> TRC pkg/cpu/pipeline.go:67 > canFetch: true

<nil> TRC pkg/cpu/fetch.go:78 > No instruction fetched, cannot advance Stage=Fetch
<nil> TRC pkg/cpu/decode.go:162 > previous stage Fetch is stalled Stage=Decode
<nil> TRC pkg/cpu/decode.go:170 > Advancing to next stage with instruction: <nil>
 Stage=Decode
<nil> TRC pkg/cpu/execute.go:292 > Advancing to next stage with instruction: <nil>
 Stage=Execute
<nil> TRC pkg/cpu/memory.go:118 > Advancing to next stage with instruction: <nil>
 Stage=Memory
<nil> TRC pkg/cpu/writeback.go:88 > Got with instruction: <nil>
 Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:39 > No current instruction to process, returning early Stage=WriteBack
<nil> TRC pkg/cpu/memory.go:52 > No current instruction to process, returning early Stage=Memory
<nil> TRC pkg/cpu/execute.go:258 > No current instruction to process, returning early Stage=Execute
<nil> TRC pkg/cpu/decode.go:61 > No current instruction to process, returning early Stage=Decode
<nil> TRC pkg/cpu/fetch.go:51 > Fetch failed: WAIT_NEXT_LEVEL Stage=Fetch
<nil> TRC pkg/cpu/pipeline.go:67 > canFetch: true

<nil> TRC pkg/cpu/fetch.go:78 > No instruction fetched, cannot advance Stage=Fetch
<nil> TRC pkg/cpu/decode.go:162 > previous stage Fetch is stalled Stage=Decode
<nil> TRC pkg/cpu/decode.go:170 > Advancing to next stage with instruction: <nil>
 Stage=Decode
<nil> TRC pkg/cpu/execute.go:292 > Advancing to next stage with instruction: <nil>
 Stage=Execute
<nil> TRC pkg/cpu/memory.go:118 > Advancing to next stage with instruction: <nil>
 Stage=Memory
<nil> TRC pkg/cpu/writeback.go:88 > Got with instruction: <nil>
 Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:39 > No current instruction to process, returning early Stage=WriteBack
<nil> TRC pkg/cpu/memory.go:52 > No current instruction to process, returning early Stage=Memory
<nil> TRC pkg/cpu/execute.go:258 > No current instruction to process, returning early Stage=Execute
<nil> TRC pkg/cpu/decode.go:61 > No current instruction to process, returning early Stage=Decode
<nil> TRC pkg/cpu/fetch.go:51 > Fetch failed: WAIT_NEXT_LEVEL Stage=Fetch
<nil> TRC pkg/cpu/pipeline.go:67 > canFetch: true

<nil> TRC pkg/cpu/fetch.go:78 > No instruction fetched, cannot advance Stage=Fetch
<nil> TRC pkg/cpu/decode.go:162 > previous stage Fetch is stalled Stage=Decode
<nil> TRC pkg/cpu/decode.go:170 > Advancing to next stage with instruction: <nil>
 Stage=Decode
<nil> TRC pkg/cpu/execute.go:292 > Advancing to next stage with instruction: <nil>
 Stage=Execute
<nil> TRC pkg/cpu/memory.go:118 > Advancing to next stage with instruction: <nil>
 Stage=Memory
<nil> TRC pkg/cpu/writeback.go:88 > Got with instruction: <nil>
 Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:39 > No current instruction to process, returning early Stage=WriteBack
<nil> TRC pkg/cpu/memory.go:52 > No current instruction to process, returning early Stage=Memory
<nil> TRC pkg/cpu/execute.go:258 > No current instruction to process, returning early Stage=Execute
<nil> TRC pkg/cpu/decode.go:61 > No current instruction to process, returning early Stage=Decode
<nil> TRC pkg/cpu/fetch.go:56 > Fetched instruction: 0x00041851
 Stage=Fetch
<nil> TRC pkg/cpu/fetch.go:61 > Increasing ProgramCounter to: 1 Stage=Fetch
<nil> TRC pkg/cpu/pipeline.go:67 > canFetch: true

<nil> TRC pkg/cpu/fetch.go:83 > Advancing to next stage with instruction: 0x00041851 Stage=Fetch
<nil> TRC pkg/cpu/decode.go:170 > Advancing to next stage with instruction: <nil>
 Stage=Decode
<nil> TRC pkg/cpu/execute.go:292 > Advancing to next stage with instruction: <nil>
 Stage=Execute
<nil> TRC pkg/cpu/memory.go:118 > Advancing to next stage with instruction: <nil>
 Stage=Memory
<nil> TRC pkg/cpu/writeback.go:88 > Got with instruction: <nil>
 Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:39 > No current instruction to process, returning early Stage=WriteBack
<nil> TRC pkg/cpu/memory.go:52 > No current instruction to process, returning early Stage=Memory
<nil> TRC pkg/cpu/execute.go:258 > No current instruction to process, returning early Stage=Execute
<nil> TRC pkg/cpu/decode.go:69 > Decoded instruction: &{rawInstruction:268369 BaseInstruction:{OpType:0 Rd:5 ALU:12 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:4} Operand:0 Result:0 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:false}
 Stage=Decode
<nil> TRC pkg/cpu/decode.go:155 > Decoded filled instruction: &{rawInstruction:268369 BaseInstruction:{OpType:0 Rd:5 ALU:12 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:4} Operand:4 Result:0 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=Decode
<nil> TRC pkg/cpu/fetch.go:56 > Fetched instruction: 0x00091861
 Stage=Fetch
<nil> TRC pkg/cpu/fetch.go:61 > Increasing ProgramCounter to: 2 Stage=Fetch
<nil> TRC pkg/cpu/pipeline.go:67 > canFetch: true

<nil> TRC pkg/cpu/fetch.go:83 > Advancing to next stage with instruction: 0x00091861 Stage=Fetch
<nil> TRC pkg/cpu/decode.go:170 > Advancing to next stage with instruction: &{rawInstruction:268369 BaseInstruction:{OpType:0 Rd:5 ALU:12 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:4} Operand:4 Result:0 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=Decode
<nil> TRC pkg/cpu/execute.go:292 > Advancing to next stage with instruction: <nil>
 Stage=Execute
<nil> TRC pkg/cpu/memory.go:118 > Advancing to next stage with instruction: <nil>
 Stage=Memory
<nil> TRC pkg/cpu/writeback.go:88 > Got with instruction: <nil>
 Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:39 > No current instruction to process, returning early Stage=WriteBack
<nil> TRC pkg/cpu/memory.go:52 > No current instruction to process, returning early Stage=Memory
<nil> TRC pkg/cpu/execute.go:103 > ALURI operation result: 4 Stage=Execute
<nil> TRC pkg/cpu/decode.go:69 > Decoded instruction: &{rawInstruction:596065 BaseInstruction:{OpType:0 Rd:6 ALU:12 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:9} Operand:0 Result:0 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:false}
 Stage=Decode
<nil> TRC pkg/cpu/decode.go:155 > Decoded filled instruction: &{rawInstruction:596065 BaseInstruction:{OpType:0 Rd:6 ALU:12 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:9} Operand:9 Result:0 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=Decode
<nil> TRC pkg/cpu/fetch.go:56 > Fetched instruction: 0x000a1821
 Stage=Fetch
<nil> TRC pkg/cpu/fetch.go:61 > Increasing ProgramCounter to: 3 Stage=Fetch
<nil> TRC pkg/cpu/pipeline.go:67 > canFetch: true

<nil> TRC pkg/cpu/fetch.go:83 > Advancing to next stage with instruction: 0x000a1821 Stage=Fetch
<nil> TRC pkg/cpu/decode.go:170 > Advancing to next stage with instruction: &{rawInstruction:596065 BaseInstruction:{OpType:0 Rd:6 ALU:12 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:9} Operand:9 Result:0 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=Decode
<nil> TRC pkg/cpu/execute.go:292 > Advancing to next stage with instruction: &{rawInstruction:268369 BaseInstruction:{OpType:0 Rd:5 ALU:12 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:4} Operand:4 Result:4 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=Execute
<nil> TRC pkg/cpu/memory.go:118 > Advancing to next stage with instruction: <nil>
 Stage=Memory
<nil> TRC pkg/cpu/writeback.go:88 > Got with instruction: <nil>
 Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:39 > No current instruction to process, returning early Stage=WriteBack
<nil> TRC pkg/cpu/memory.go:56 > Current instruction is not a load/store type, skipping memory stage execution &{rawInstruction:268369 BaseInstruction:{OpType:0 Rd:5 ALU:12 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:4} Operand:4 Result:4 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=Memory
<nil> TRC pkg/cpu/execute.go:103 > ALURI operation result: 9 Stage=Execute
<nil> TRC pkg/cpu/decode.go:69 > Decoded instruction: &{rawInstruction:661537 BaseInstruction:{OpType:0 Rd:2 ALU:12 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:10} Operand:0 Result:0 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:false}
 Stage=Decode
<nil> TRC pkg/cpu/decode.go:155 > Decoded filled instruction: &{rawInstruction:661537 BaseInstruction:{OpType:0 Rd:2 ALU:12 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:10} Operand:10 Result:0 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=Decode
<nil> TRC pkg/cpu/fetch.go:56 > Fetched instruction: 0x001401e1
 Stage=Fetch
<nil> TRC pkg/cpu/fetch.go:61 > Increasing ProgramCounter to: 4 Stage=Fetch
<nil> TRC pkg/cpu/pipeline.go:67 > canFetch: true

<nil> TRC pkg/cpu/fetch.go:83 > Advancing to next stage with instruction: 0x001401e1 Stage=Fetch
<nil> TRC pkg/cpu/decode.go:170 > Advancing to next stage with instruction: &{rawInstruction:661537 BaseInstruction:{OpType:0 Rd:2 ALU:12 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:10} Operand:10 Result:0 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=Decode
<nil> TRC pkg/cpu/execute.go:292 > Advancing to next stage with instruction: &{rawInstruction:596065 BaseInstruction:{OpType:0 Rd:6 ALU:12 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:9} Operand:9 Result:9 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=Execute
<nil> TRC pkg/cpu/memory.go:118 > Advancing to next stage with instruction: &{rawInstruction:268369 BaseInstruction:{OpType:0 Rd:5 ALU:12 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:4} Operand:4 Result:4 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=Memory
<nil> TRC pkg/cpu/writeback.go:88 > Got with instruction: &{rawInstruction:268369 BaseInstruction:{OpType:0 Rd:5 ALU:12 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:4} Operand:4 Result:4 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:43 > Processing instruction: &{rawInstruction:268369 BaseInstruction:{OpType:0 Rd:5 ALU:12 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:4} Operand:4 Result:4 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:65 > Writing back result: 4 to r5
 Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:67 > Unblocked register r5 for write back
 Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:75 > Written back to rdestaux: 0 0
 Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:79 > Write back completed for instruction: &{rawInstruction:268369 BaseInstruction:{OpType:0 Rd:5 ALU:12 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:4} Operand:4 Result:4 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=WriteBack
<nil> TRC pkg/cpu/memory.go:56 > Current instruction is not a load/store type, skipping memory stage execution &{rawInstruction:596065 BaseInstruction:{OpType:0 Rd:6 ALU:12 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:9} Operand:9 Result:9 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=Memory
<nil> TRC pkg/cpu/execute.go:103 > ALURI operation result: 10 Stage=Execute
<nil> TRC pkg/cpu/decode.go:69 > Decoded instruction: &{rawInstruction:1311201 BaseInstruction:{OpType:0 Rd:30 ALU:0 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:20} Operand:0 Result:0 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:false}
 Stage=Decode
<nil> TRC pkg/cpu/decode.go:155 > Decoded filled instruction: &{rawInstruction:1311201 BaseInstruction:{OpType:0 Rd:30 ALU:0 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:20} Operand:20 Result:0 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=Decode
<nil> TRC pkg/cpu/fetch.go:51 > Fetch failed: WAIT_NEXT_LEVEL Stage=Fetch
<nil> TRC pkg/cpu/pipeline.go:67 > canFetch: true

<nil> TRC pkg/cpu/fetch.go:78 > No instruction fetched, cannot advance Stage=Fetch
<nil> TRC pkg/cpu/decode.go:162 > previous stage Fetch is stalled Stage=Decode
<nil> TRC pkg/cpu/decode.go:170 > Advancing to next stage with instruction: &{rawInstruction:1311201 BaseInstruction:{OpType:0 Rd:30 ALU:0 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:20} Operand:20 Result:0 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=Decode
<nil> TRC pkg/cpu/execute.go:292 > Advancing to next stage with instruction: &{rawInstruction:661537 BaseInstruction:{OpType:0 Rd:2 ALU:12 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:10} Operand:10 Result:10 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=Execute
<nil> TRC pkg/cpu/memory.go:118 > Advancing to next stage with instruction: &{rawInstruction:596065 BaseInstruction:{OpType:0 Rd:6 ALU:12 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:9} Operand:9 Result:9 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=Memory
<nil> TRC pkg/cpu/writeback.go:88 > Got with instruction: &{rawInstruction:596065 BaseInstruction:{OpType:0 Rd:6 ALU:12 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:9} Operand:9 Result:9 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:43 > Processing instruction: &{rawInstruction:596065 BaseInstruction:{OpType:0 Rd:6 ALU:12 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:9} Operand:9 Result:9 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:65 > Writing back result: 9 to r6
 Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:67 > Unblocked register r6 for write back
 Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:75 > Written back to rdestaux: 0 0
 Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:79 > Write back completed for instruction: &{rawInstruction:596065 BaseInstruction:{OpType:0 Rd:6 ALU:12 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:9} Operand:9 Result:9 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=WriteBack
<nil> TRC pkg/cpu/memory.go:56 > Current instruction is not a load/store type, skipping memory stage execution &{rawInstruction:661537 BaseInstruction:{OpType:0 Rd:2 ALU:12 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:10} Operand:10 Result:10 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=Memory
<nil> TRC pkg/cpu/execute.go:103 > ALURI operation result: 20 Stage=Execute
<nil> TRC pkg/cpu/decode.go:61 > No current instruction to process, returning early Stage=Decode
<nil> TRC pkg/cpu/fetch.go:51 > Fetch failed: WAIT_NEXT_LEVEL Stage=Fetch
<nil> TRC pkg/cpu/pipeline.go:67 > canFetch: true

<nil> TRC pkg/cpu/fetch.go:78 > No instruction fetched, cannot advance Stage=Fetch
<nil> TRC pkg/cpu/decode.go:162 > previous stage Fetch is stalled Stage=Decode
<nil> TRC pkg/cpu/decode.go:170 > Advancing to next stage with instruction: <nil>
 Stage=Decode
<nil> TRC pkg/cpu/execute.go:292 > Advancing to next stage with instruction: &{rawInstruction:1311201 BaseInstruction:{OpType:0 Rd:30 ALU:0 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:20} Operand:20 Result:20 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=Execute
<nil> TRC pkg/cpu/memory.go:118 > Advancing to next stage with instruction: &{rawInstruction:661537 BaseInstruction:{OpType:0 Rd:2 ALU:12 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:10} Operand:10 Result:10 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=Memory
<nil> TRC pkg/cpu/writeback.go:88 > Got with instruction: &{rawInstruction:661537 BaseInstruction:{OpType:0 Rd:2 ALU:12 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:10} Operand:10 Result:10 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:43 > Processing instruction: &{rawInstruction:661537 BaseInstruction:{OpType:0 Rd:2 ALU:12 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:10} Operand:10 Result:10 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:65 > Writing back result: 10 to r2
 Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:67 > Unblocked register r2 for write back
 Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:75 > Written back to rdestaux: 0 0
 Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:79 > Write back completed for instruction: &{rawInstruction:661537 BaseInstruction:{OpType:0 Rd:2 ALU:12 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:10} Operand:10 Result:10 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=WriteBack
<nil> TRC pkg/cpu/memory.go:56 > Current instruction is not a load/store type, skipping memory stage execution &{rawInstruction:1311201 BaseInstruction:{OpType:0 Rd:30 ALU:0 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:20} Operand:20 Result:20 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=Memory
<nil> TRC pkg/cpu/execute.go:258 > No current instruction to process, returning early Stage=Execute
<nil> TRC pkg/cpu/decode.go:61 > No current instruction to process, returning early Stage=Decode
<nil> TRC pkg/cpu/fetch.go:51 > Fetch failed: WAIT_NEXT_LEVEL Stage=Fetch
<nil> TRC pkg/cpu/pipeline.go:67 > canFetch: true

<nil> TRC pkg/cpu/fetch.go:78 > No instruction fetched, cannot advance Stage=Fetch
<nil> TRC pkg/cpu/decode.go:162 > previous stage Fetch is stalled Stage=Decode
<nil> TRC pkg/cpu/decode.go:170 > Advancing to next stage with instruction: <nil>
 Stage=Decode
<nil> TRC pkg/cpu/execute.go:292 > Advancing to next stage with instruction: <nil>
 Stage=Execute
<nil> TRC pkg/cpu/memory.go:118 > Advancing to next stage with instruction: &{rawInstruction:1311201 BaseInstruction:{OpType:0 Rd:30 ALU:0 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:20} Operand:20 Result:20 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=Memory
<nil> TRC pkg/cpu/writeback.go:88 > Got with instruction: &{rawInstruction:1311201 BaseInstruction:{OpType:0 Rd:30 ALU:0 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:20} Operand:20 Result:20 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:43 > Processing instruction: &{rawInstruction:1311201 BaseInstruction:{OpType:0 Rd:30 ALU:0 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:20} Operand:20 Result:20 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:65 > Writing back result: 20 to r30
 Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:67 > Unblocked register r30 for write back
 Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:75 > Written back to rdestaux: 0 0
 Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:79 > Write back completed for instruction: &{rawInstruction:1311201 BaseInstruction:{OpType:0 Rd:30 ALU:0 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:20} Operand:20 Result:20 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=WriteBack
<nil> TRC pkg/cpu/memory.go:52 > No current instruction to process, returning early Stage=Memory
<nil> TRC pkg/cpu/execute.go:258 > No current instruction to process, returning early Stage=Execute
<nil> TRC pkg/cpu/decode.go:61 > No current instruction to process, returning early Stage=Decode
<nil> TRC pkg/cpu/fetch.go:56 > Fetched instruction: 0x00020041
 Stage=Fetch
<nil> TRC pkg/cpu/fetch.go:61 > Increasing ProgramCounter to: 5 Stage=Fetch
<nil> TRC pkg/cpu/pipeline.go:67 > canFetch: true

<nil> TRC pkg/cpu/fetch.go:83 > Advancing to next stage with instruction: 0x00020041 Stage=Fetch
<nil> TRC pkg/cpu/decode.go:170 > Advancing to next stage with instruction: <nil>
 Stage=Decode
<nil> TRC pkg/cpu/execute.go:292 > Advancing to next stage with instruction: <nil>
 Stage=Execute
<nil> TRC pkg/cpu/memory.go:118 > Advancing to next stage with instruction: <nil>
 Stage=Memory
<nil> TRC pkg/cpu/writeback.go:88 > Got with instruction: <nil>
 Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:39 > No current instruction to process, returning early Stage=WriteBack
<nil> TRC pkg/cpu/memory.go:52 > No current instruction to process, returning early Stage=Memory
<nil> TRC pkg/cpu/execute.go:258 > No current instruction to process, returning early Stage=Execute
<nil> TRC pkg/cpu/decode.go:69 > Decoded instruction: &{rawInstruction:131137 BaseInstruction:{OpType:0 Rd:4 ALU:0 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:2} Operand:0 Result:0 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:false}
 Stage=Decode
<nil> TRC pkg/cpu/decode.go:155 > Decoded filled instruction: &{rawInstruction:131137 BaseInstruction:{OpType:0 Rd:4 ALU:0 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:2} Operand:2 Result:0 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=Decode
<nil> TRC pkg/cpu/fetch.go:56 > Fetched instruction: 0x00010221
 Stage=Fetch
<nil> TRC pkg/cpu/fetch.go:61 > Increasing ProgramCounter to: 6 Stage=Fetch
<nil> TRC pkg/cpu/pipeline.go:67 > canFetch: true

<nil> TRC pkg/cpu/fetch.go:83 > Advancing to next stage with instruction: 0x00010221 Stage=Fetch
<nil> TRC pkg/cpu/decode.go:170 > Advancing to next stage with instruction: &{rawInstruction:131137 BaseInstruction:{OpType:0 Rd:4 ALU:0 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:2} Operand:2 Result:0 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=Decode
<nil> TRC pkg/cpu/execute.go:292 > Advancing to next stage with instruction: <nil>
 Stage=Execute
<nil> TRC pkg/cpu/memory.go:118 > Advancing to next stage with instruction: <nil>
 Stage=Memory
<nil> TRC pkg/cpu/writeback.go:88 > Got with instruction: <nil>
 Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:39 > No current instruction to process, returning early Stage=WriteBack
<nil> TRC pkg/cpu/memory.go:52 > No current instruction to process, returning early Stage=Memory
<nil> TRC pkg/cpu/execute.go:103 > ALURI operation result: 2 Stage=Execute
<nil> TRC pkg/cpu/decode.go:69 > Decoded instruction: &{rawInstruction:66081 BaseInstruction:{OpType:0 Rd:2 ALU:1 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:1} Operand:0 Result:0 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:false}
 Stage=Decode
<nil> TRC pkg/cpu/decode.go:155 > Decoded filled instruction: &{rawInstruction:66081 BaseInstruction:{OpType:0 Rd:2 ALU:1 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:1} Operand:1 Result:10 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=Decode
<nil> TRC pkg/cpu/fetch.go:56 > Fetched instruction: 0x00001c21
 Stage=Fetch
<nil> TRC pkg/cpu/fetch.go:61 > Increasing ProgramCounter to: 7 Stage=Fetch
<nil> TRC pkg/cpu/pipeline.go:67 > canFetch: true

<nil> TRC pkg/cpu/fetch.go:83 > Advancing to next stage with instruction: 0x00001c21 Stage=Fetch
<nil> TRC pkg/cpu/decode.go:170 > Advancing to next stage with instruction: &{rawInstruction:66081 BaseInstruction:{OpType:0 Rd:2 ALU:1 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:1} Operand:1 Result:10 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=Decode
<nil> TRC pkg/cpu/execute.go:292 > Advancing to next stage with instruction: &{rawInstruction:131137 BaseInstruction:{OpType:0 Rd:4 ALU:0 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:2} Operand:2 Result:2 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=Execute
<nil> TRC pkg/cpu/memory.go:118 > Advancing to next stage with instruction: <nil>
 Stage=Memory
<nil> TRC pkg/cpu/writeback.go:88 > Got with instruction: <nil>
 Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:39 > No current instruction to process, returning early Stage=WriteBack
<nil> TRC pkg/cpu/memory.go:56 > Current instruction is not a load/store type, skipping memory stage execution &{rawInstruction:131137 BaseInstruction:{OpType:0 Rd:4 ALU:0 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:2} Operand:2 Result:2 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=Memory
<nil> TRC pkg/cpu/execute.go:103 > ALURI operation result: 9 Stage=Execute
<nil> TRC pkg/cpu/decode.go:69 > Decoded instruction: &{rawInstruction:7201 BaseInstruction:{OpType:0 Rd:2 ALU:14 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:0} Operand:0 Result:0 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:false}
 Stage=Decode
<nil> TRC pkg/cpu/decode.go:75 > Failed to read register r2 -1 Stage=Decode
<nil> TRC pkg/cpu/fetch.go:56 > Fetched instruction: 0x0000026d
 Stage=Fetch
<nil> TRC pkg/cpu/fetch.go:61 > Increasing ProgramCounter to: 8 Stage=Fetch
<nil> TRC pkg/cpu/pipeline.go:67 > canFetch: true

<nil> TRC pkg/cpu/fetch.go:88 > Next stage cannot advance, stalling Stage=Fetch
<nil> TRC pkg/cpu/decode.go:165 > Decode is busy, cannot advance: 1 Stage=Decode
<nil> TRC pkg/cpu/execute.go:284 > previous stage Decode returned stall
 Stage=Execute
<nil> TRC pkg/cpu/execute.go:292 > Advancing to next stage with instruction: &{rawInstruction:66081 BaseInstruction:{OpType:0 Rd:2 ALU:1 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:1} Operand:1 Result:9 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=Execute
<nil> TRC pkg/cpu/memory.go:118 > Advancing to next stage with instruction: &{rawInstruction:131137 BaseInstruction:{OpType:0 Rd:4 ALU:0 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:2} Operand:2 Result:2 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=Memory
<nil> TRC pkg/cpu/writeback.go:88 > Got with instruction: &{rawInstruction:131137 BaseInstruction:{OpType:0 Rd:4 ALU:0 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:2} Operand:2 Result:2 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:43 > Processing instruction: &{rawInstruction:131137 BaseInstruction:{OpType:0 Rd:4 ALU:0 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:2} Operand:2 Result:2 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:65 > Writing back result: 2 to r4
 Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:67 > Unblocked register r4 for write back
 Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:75 > Written back to rdestaux: 0 0
 Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:79 > Write back completed for instruction: &{rawInstruction:131137 BaseInstruction:{OpType:0 Rd:4 ALU:0 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:2} Operand:2 Result:2 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=WriteBack
<nil> TRC pkg/cpu/memory.go:56 > Current instruction is not a load/store type, skipping memory stage execution &{rawInstruction:66081 BaseInstruction:{OpType:0 Rd:2 ALU:1 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:1} Operand:1 Result:9 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=Memory
<nil> TRC pkg/cpu/execute.go:258 > No current instruction to process, returning early Stage=Execute
<nil> TRC pkg/cpu/decode.go:69 > Decoded instruction: &{rawInstruction:7201 BaseInstruction:{OpType:0 Rd:2 ALU:14 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:0} Operand:0 Result:0 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:false}
 Stage=Decode
<nil> TRC pkg/cpu/decode.go:75 > Failed to read register r2 -1 Stage=Decode
<nil> TRC pkg/cpu/fetch.go:44 > Currently have an instruction &{rawInstruction:621 BaseInstruction:{OpType:0 Rd:0 ALU:0 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:0} Operand:0 Result:0 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:false}, skipping fetch Stage=Fetch
<nil> TRC pkg/cpu/pipeline.go:67 > canFetch: true

<nil> TRC pkg/cpu/fetch.go:88 > Next stage cannot advance, stalling Stage=Fetch
<nil> TRC pkg/cpu/decode.go:165 > Decode is busy, cannot advance: 1 Stage=Decode
<nil> TRC pkg/cpu/execute.go:284 > previous stage Decode returned stall
 Stage=Execute
<nil> TRC pkg/cpu/execute.go:292 > Advancing to next stage with instruction: <nil>
 Stage=Execute
<nil> TRC pkg/cpu/memory.go:118 > Advancing to next stage with instruction: &{rawInstruction:66081 BaseInstruction:{OpType:0 Rd:2 ALU:1 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:1} Operand:1 Result:9 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=Memory
<nil> TRC pkg/cpu/writeback.go:88 > Got with instruction: &{rawInstruction:66081 BaseInstruction:{OpType:0 Rd:2 ALU:1 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:1} Operand:1 Result:9 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:43 > Processing instruction: &{rawInstruction:66081 BaseInstruction:{OpType:0 Rd:2 ALU:1 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:1} Operand:1 Result:9 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:65 > Writing back result: 9 to r2
 Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:67 > Unblocked register r2 for write back
 Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:75 > Written back to rdestaux: 0 0
 Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:79 > Write back completed for instruction: &{rawInstruction:66081 BaseInstruction:{OpType:0 Rd:2 ALU:1 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:1} Operand:1 Result:9 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=WriteBack
<nil> TRC pkg/cpu/memory.go:52 > No current instruction to process, returning early Stage=Memory
<nil> TRC pkg/cpu/execute.go:258 > No current instruction to process, returning early Stage=Execute
<nil> TRC pkg/cpu/decode.go:69 > Decoded instruction: &{rawInstruction:7201 BaseInstruction:{OpType:0 Rd:2 ALU:14 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:0} Operand:0 Result:0 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:false}
 Stage=Decode
<nil> TRC pkg/cpu/decode.go:155 > Decoded filled instruction: &{rawInstruction:7201 BaseInstruction:{OpType:0 Rd:2 ALU:14 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:0} Operand:0 Result:9 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=Decode
<nil> TRC pkg/cpu/fetch.go:44 > Currently have an instruction &{rawInstruction:621 BaseInstruction:{OpType:0 Rd:0 ALU:0 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:0} Operand:0 Result:0 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:false}, skipping fetch Stage=Fetch
<nil> TRC pkg/cpu/pipeline.go:67 > canFetch: true

<nil> TRC pkg/cpu/fetch.go:83 > Advancing to next stage with instruction: 0x0000026d Stage=Fetch
<nil> TRC pkg/cpu/decode.go:170 > Advancing to next stage with instruction: &{rawInstruction:7201 BaseInstruction:{OpType:0 Rd:2 ALU:14 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:0} Operand:0 Result:9 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=Decode
<nil> TRC pkg/cpu/execute.go:292 > Advancing to next stage with instruction: <nil>
 Stage=Execute
<nil> TRC pkg/cpu/memory.go:118 > Advancing to next stage with instruction: <nil>
 Stage=Memory
<nil> TRC pkg/cpu/writeback.go:88 > Got with instruction: <nil>
 Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:39 > No current instruction to process, returning early Stage=WriteBack
<nil> TRC pkg/cpu/memory.go:52 > No current instruction to process, returning early Stage=Memory
<nil> TRC pkg/cpu/execute.go:103 > ALURI operation result: 9 Stage=Execute
<nil> TRC pkg/cpu/decode.go:69 > Decoded instruction: &{rawInstruction:621 BaseInstruction:{OpType:3 Rd:0 ALU:0 Rs:0 RMem:6 CtrlFlag:1 CtrlMode:0 MemMode:0 Imm:0} Operand:0 Result:0 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:false}
 Stage=Decode
<nil> TRC pkg/cpu/decode.go:155 > Decoded filled instruction: &{rawInstruction:621 BaseInstruction:{OpType:3 Rd:0 ALU:0 Rs:0 RMem:6 CtrlFlag:1 CtrlMode:0 MemMode:0 Imm:0} Operand:0 Result:0 RDestAux:0 DestMemAddr:9 BranchTaken:false WriteBack:true}
 Stage=Decode
<nil> TRC pkg/cpu/fetch.go:51 > Fetch failed: WAIT_NEXT_LEVEL Stage=Fetch
<nil> TRC pkg/cpu/pipeline.go:67 > canFetch: true

<nil> TRC pkg/cpu/fetch.go:78 > No instruction fetched, cannot advance Stage=Fetch
<nil> TRC pkg/cpu/decode.go:162 > previous stage Fetch is stalled Stage=Decode
<nil> TRC pkg/cpu/decode.go:170 > Advancing to next stage with instruction: &{rawInstruction:621 BaseInstruction:{OpType:3 Rd:0 ALU:0 Rs:0 RMem:6 CtrlFlag:1 CtrlMode:0 MemMode:0 Imm:0} Operand:0 Result:0 RDestAux:0 DestMemAddr:9 BranchTaken:false WriteBack:true}
 Stage=Decode
<nil> TRC pkg/cpu/execute.go:292 > Advancing to next stage with instruction: &{rawInstruction:7201 BaseInstruction:{OpType:0 Rd:2 ALU:14 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:0} Operand:0 Result:9 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:false}
 Stage=Execute
<nil> TRC pkg/cpu/memory.go:118 > Advancing to next stage with instruction: <nil>
 Stage=Memory
<nil> TRC pkg/cpu/writeback.go:88 > Got with instruction: <nil>
 Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:39 > No current instruction to process, returning early Stage=WriteBack
<nil> TRC pkg/cpu/memory.go:52 > No current instruction to process, returning early Stage=Memory
<nil> TRC pkg/cpu/execute.go:258 > No current instruction to process, returning early Stage=Execute
<nil> TRC pkg/cpu/decode.go:61 > No current instruction to process, returning early Stage=Decode
<nil> TRC pkg/cpu/fetch.go:51 > Fetch failed: WAIT_NEXT_LEVEL Stage=Fetch
<nil> TRC pkg/cpu/pipeline.go:67 > canFetch: true

<nil> TRC pkg/cpu/fetch.go:78 > No instruction fetched, cannot advance Stage=Fetch
<nil> TRC pkg/cpu/decode.go:162 > previous stage Fetch is stalled Stage=Decode
<nil> TRC pkg/cpu/decode.go:170 > Advancing to next stage with instruction: <nil>
 Stage=Decode
<nil> TRC pkg/cpu/execute.go:292 > Advancing to next stage with instruction: <nil>
 Stage=Execute
<nil> TRC pkg/cpu/memory.go:118 > Advancing to next stage with instruction: <nil>
 Stage=Memory
<nil> TRC pkg/cpu/writeback.go:88 > Got with instruction: <nil>
 Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:39 > No current instruction to process, returning early Stage=WriteBack
<nil> TRC pkg/cpu/memory.go:52 > No current instruction to process, returning early Stage=Memory
<nil> TRC pkg/cpu/execute.go:258 > No current instruction to process, returning early Stage=Execute
<nil> TRC pkg/cpu/decode.go:61 > No current instruction to process, returning early Stage=Decode
<nil> TRC pkg/cpu/fetch.go:51 > Fetch failed: WAIT_NEXT_LEVEL Stage=Fetch
<nil> TRC pkg/cpu/pipeline.go:67 > canFetch: true

<nil> TRC pkg/cpu/fetch.go:78 > No instruction fetched, cannot advance Stage=Fetch
<nil> TRC pkg/cpu/decode.go:162 > previous stage Fetch is stalled Stage=Decode
<nil> TRC pkg/cpu/decode.go:170 > Advancing to next stage with instruction: <nil>
 Stage=Decode
<nil> TRC pkg/cpu/execute.go:292 > Advancing to next stage with instruction: <nil>
 Stage=Execute
<nil> TRC pkg/cpu/memory.go:118 > Advancing to next stage with instruction: <nil>
 Stage=Memory
<nil> TRC pkg/cpu/writeback.go:88 > Got with instruction: <nil>
 Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:39 > No current instruction to process, returning early Stage=WriteBack
<nil> TRC pkg/cpu/memory.go:52 > No current instruction to process, returning early Stage=Memory
<nil> TRC pkg/cpu/execute.go:258 > No current instruction to process, returning early Stage=Execute
<nil> TRC pkg/cpu/decode.go:61 > No current instruction to process, returning early Stage=Decode
<nil> TRC pkg/cpu/fetch.go:51 > Fetch failed: WAIT_NEXT_LEVEL Stage=Fetch
<nil> TRC pkg/cpu/pipeline.go:67 > canFetch: true

<nil> TRC pkg/cpu/fetch.go:78 > No instruction fetched, cannot advance Stage=Fetch
<nil> TRC pkg/cpu/decode.go:162 > previous stage Fetch is stalled Stage=Decode
<nil> TRC pkg/cpu/decode.go:170 > Advancing to next stage with instruction: <nil>
 Stage=Decode
<nil> TRC pkg/cpu/execute.go:292 > Advancing to next stage with instruction: <nil>
 Stage=Execute
<nil> TRC pkg/cpu/memory.go:118 > Advancing to next stage with instruction: <nil>
 Stage=Memory
<nil> TRC pkg/cpu/writeback.go:88 > Got with instruction: <nil>
 Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:39 > No current instruction to process, returning early Stage=WriteBack
<nil> TRC pkg/cpu/memory.go:52 > No current instruction to process, returning early Stage=Memory
<nil> TRC pkg/cpu/execute.go:258 > No current instruction to process, returning early Stage=Execute
<nil> TRC pkg/cpu/decode.go:61 > No current instruction to process, returning early Stage=Decode
<nil> TRC pkg/cpu/fetch.go:56 > Fetched instruction: 0x00041851
 Stage=Fetch
<nil> TRC pkg/cpu/fetch.go:61 > Increasing ProgramCounter to: 1 Stage=Fetch
<nil> TRC pkg/cpu/pipeline.go:67 > canFetch: true

<nil> TRC pkg/cpu/fetch.go:83 > Advancing to next stage with instruction: 0x00041851 Stage=Fetch
<nil> TRC pkg/cpu/decode.go:170 > Advancing to next stage with instruction: <nil>
 Stage=Decode
<nil> TRC pkg/cpu/execute.go:292 > Advancing to next stage with instruction: <nil>
 Stage=Execute
<nil> TRC pkg/cpu/memory.go:118 > Advancing to next stage with instruction: <nil>
 Stage=Memory
<nil> TRC pkg/cpu/writeback.go:88 > Got with instruction: <nil>
 Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:39 > No current instruction to process, returning early Stage=WriteBack
<nil> TRC pkg/cpu/memory.go:52 > No current instruction to process, returning early Stage=Memory
<nil> TRC pkg/cpu/execute.go:258 > No current instruction to process, returning early Stage=Execute
<nil> TRC pkg/cpu/decode.go:69 > Decoded instruction: &{rawInstruction:268369 BaseInstruction:{OpType:0 Rd:5 ALU:12 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:4} Operand:0 Result:0 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:false}
 Stage=Decode
<nil> TRC pkg/cpu/decode.go:155 > Decoded filled instruction: &{rawInstruction:268369 BaseInstruction:{OpType:0 Rd:5 ALU:12 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:4} Operand:4 Result:0 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=Decode
<nil> TRC pkg/cpu/fetch.go:56 > Fetched instruction: 0x00091861
 Stage=Fetch
<nil> TRC pkg/cpu/fetch.go:61 > Increasing ProgramCounter to: 2 Stage=Fetch
<nil> TRC pkg/cpu/pipeline.go:67 > canFetch: true

<nil> TRC pkg/cpu/fetch.go:83 > Advancing to next stage with instruction: 0x00091861 Stage=Fetch
<nil> TRC pkg/cpu/decode.go:170 > Advancing to next stage with instruction: &{rawInstruction:268369 BaseInstruction:{OpType:0 Rd:5 ALU:12 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:4} Operand:4 Result:0 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=Decode
<nil> TRC pkg/cpu/execute.go:292 > Advancing to next stage with instruction: <nil>
 Stage=Execute
<nil> TRC pkg/cpu/memory.go:118 > Advancing to next stage with instruction: <nil>
 Stage=Memory
<nil> TRC pkg/cpu/writeback.go:88 > Got with instruction: <nil>
 Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:39 > No current instruction to process, returning early Stage=WriteBack
<nil> TRC pkg/cpu/memory.go:52 > No current instruction to process, returning early Stage=Memory
<nil> TRC pkg/cpu/execute.go:103 > ALURI operation result: 4 Stage=Execute
<nil> TRC pkg/cpu/decode.go:69 > Decoded instruction: &{rawInstruction:596065 BaseInstruction:{OpType:0 Rd:6 ALU:12 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:9} Operand:0 Result:0 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:false}
 Stage=Decode
<nil> TRC pkg/cpu/decode.go:155 > Decoded filled instruction: &{rawInstruction:596065 BaseInstruction:{OpType:0 Rd:6 ALU:12 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:9} Operand:9 Result:0 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=Decode
<nil> TRC pkg/cpu/fetch.go:56 > Fetched instruction: 0x000a1821
 Stage=Fetch
<nil> TRC pkg/cpu/fetch.go:61 > Increasing ProgramCounter to: 3 Stage=Fetch
<nil> TRC pkg/cpu/pipeline.go:67 > canFetch: true

<nil> TRC pkg/cpu/fetch.go:83 > Advancing to next stage with instruction: 0x000a1821 Stage=Fetch
<nil> TRC pkg/cpu/decode.go:170 > Advancing to next stage with instruction: &{rawInstruction:596065 BaseInstruction:{OpType:0 Rd:6 ALU:12 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:9} Operand:9 Result:0 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=Decode
<nil> TRC pkg/cpu/execute.go:292 > Advancing to next stage with instruction: &{rawInstruction:268369 BaseInstruction:{OpType:0 Rd:5 ALU:12 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:4} Operand:4 Result:4 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=Execute
<nil> TRC pkg/cpu/memory.go:118 > Advancing to next stage with instruction: <nil>
 Stage=Memory
<nil> TRC pkg/cpu/writeback.go:88 > Got with instruction: <nil>
 Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:39 > No current instruction to process, returning early Stage=WriteBack
<nil> TRC pkg/cpu/memory.go:56 > Current instruction is not a load/store type, skipping memory stage execution &{rawInstruction:268369 BaseInstruction:{OpType:0 Rd:5 ALU:12 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:4} Operand:4 Result:4 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=Memory
<nil> TRC pkg/cpu/execute.go:103 > ALURI operation result: 9 Stage=Execute
<nil> TRC pkg/cpu/decode.go:69 > Decoded instruction: &{rawInstruction:661537 BaseInstruction:{OpType:0 Rd:2 ALU:12 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:10} Operand:0 Result:0 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:false}
 Stage=Decode
<nil> TRC pkg/cpu/decode.go:155 > Decoded filled instruction: &{rawInstruction:661537 BaseInstruction:{OpType:0 Rd:2 ALU:12 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:10} Operand:10 Result:0 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=Decode
<nil> TRC pkg/cpu/fetch.go:56 > Fetched instruction: 0x001401e1
 Stage=Fetch
<nil> TRC pkg/cpu/fetch.go:61 > Increasing ProgramCounter to: 4 Stage=Fetch
<nil> TRC pkg/cpu/pipeline.go:67 > canFetch: true

<nil> TRC pkg/cpu/fetch.go:83 > Advancing to next stage with instruction: 0x001401e1 Stage=Fetch
<nil> TRC pkg/cpu/decode.go:170 > Advancing to next stage with instruction: &{rawInstruction:661537 BaseInstruction:{OpType:0 Rd:2 ALU:12 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:10} Operand:10 Result:0 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=Decode
<nil> TRC pkg/cpu/execute.go:292 > Advancing to next stage with instruction: &{rawInstruction:596065 BaseInstruction:{OpType:0 Rd:6 ALU:12 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:9} Operand:9 Result:9 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=Execute
<nil> TRC pkg/cpu/memory.go:118 > Advancing to next stage with instruction: &{rawInstruction:268369 BaseInstruction:{OpType:0 Rd:5 ALU:12 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:4} Operand:4 Result:4 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=Memory
<nil> TRC pkg/cpu/writeback.go:88 > Got with instruction: &{rawInstruction:268369 BaseInstruction:{OpType:0 Rd:5 ALU:12 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:4} Operand:4 Result:4 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:43 > Processing instruction: &{rawInstruction:268369 BaseInstruction:{OpType:0 Rd:5 ALU:12 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:4} Operand:4 Result:4 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:65 > Writing back result: 4 to r5
 Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:67 > Unblocked register r5 for write back
 Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:75 > Written back to rdestaux: 0 0
 Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:79 > Write back completed for instruction: &{rawInstruction:268369 BaseInstruction:{OpType:0 Rd:5 ALU:12 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:4} Operand:4 Result:4 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=WriteBack
<nil> TRC pkg/cpu/memory.go:56 > Current instruction is not a load/store type, skipping memory stage execution &{rawInstruction:596065 BaseInstruction:{OpType:0 Rd:6 ALU:12 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:9} Operand:9 Result:9 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=Memory
<nil> TRC pkg/cpu/execute.go:103 > ALURI operation result: 10 Stage=Execute
<nil> TRC pkg/cpu/decode.go:69 > Decoded instruction: &{rawInstruction:1311201 BaseInstruction:{OpType:0 Rd:30 ALU:0 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:20} Operand:0 Result:0 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:false}
 Stage=Decode
<nil> TRC pkg/cpu/decode.go:155 > Decoded filled instruction: &{rawInstruction:1311201 BaseInstruction:{OpType:0 Rd:30 ALU:0 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:20} Operand:20 Result:0 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=Decode
<nil> TRC pkg/cpu/fetch.go:51 > Fetch failed: WAIT_NEXT_LEVEL Stage=Fetch
<nil> TRC pkg/cpu/pipeline.go:67 > canFetch: true

<nil> TRC pkg/cpu/fetch.go:78 > No instruction fetched, cannot advance Stage=Fetch
<nil> TRC pkg/cpu/decode.go:162 > previous stage Fetch is stalled Stage=Decode
<nil> TRC pkg/cpu/decode.go:170 > Advancing to next stage with instruction: &{rawInstruction:1311201 BaseInstruction:{OpType:0 Rd:30 ALU:0 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:20} Operand:20 Result:0 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=Decode
<nil> TRC pkg/cpu/execute.go:292 > Advancing to next stage with instruction: &{rawInstruction:661537 BaseInstruction:{OpType:0 Rd:2 ALU:12 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:10} Operand:10 Result:10 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=Execute
<nil> TRC pkg/cpu/memory.go:118 > Advancing to next stage with instruction: &{rawInstruction:596065 BaseInstruction:{OpType:0 Rd:6 ALU:12 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:9} Operand:9 Result:9 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=Memory
<nil> TRC pkg/cpu/writeback.go:88 > Got with instruction: &{rawInstruction:596065 BaseInstruction:{OpType:0 Rd:6 ALU:12 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:9} Operand:9 Result:9 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:43 > Processing instruction: &{rawInstruction:596065 BaseInstruction:{OpType:0 Rd:6 ALU:12 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:9} Operand:9 Result:9 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:65 > Writing back result: 9 to r6
 Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:67 > Unblocked register r6 for write back
 Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:75 > Written back to rdestaux: 0 0
 Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:79 > Write back completed for instruction: &{rawInstruction:596065 BaseInstruction:{OpType:0 Rd:6 ALU:12 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:9} Operand:9 Result:9 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=WriteBack
<nil> TRC pkg/cpu/memory.go:56 > Current instruction is not a load/store type, skipping memory stage execution &{rawInstruction:661537 BaseInstruction:{OpType:0 Rd:2 ALU:12 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:10} Operand:10 Result:10 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=Memory
<nil> TRC pkg/cpu/execute.go:103 > ALURI operation result: 20 Stage=Execute
<nil> TRC pkg/cpu/decode.go:61 > No current instruction to process, returning early Stage=Decode
<nil> TRC pkg/cpu/fetch.go:51 > Fetch failed: WAIT_NEXT_LEVEL Stage=Fetch
<nil> TRC pkg/cpu/pipeline.go:67 > canFetch: true

<nil> TRC pkg/cpu/fetch.go:78 > No instruction fetched, cannot advance Stage=Fetch
<nil> TRC pkg/cpu/decode.go:162 > previous stage Fetch is stalled Stage=Decode
<nil> TRC pkg/cpu/decode.go:170 > Advancing to next stage with instruction: <nil>
 Stage=Decode
<nil> TRC pkg/cpu/execute.go:292 > Advancing to next stage with instruction: &{rawInstruction:1311201 BaseInstruction:{OpType:0 Rd:30 ALU:0 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:20} Operand:20 Result:20 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=Execute
<nil> TRC pkg/cpu/memory.go:118 > Advancing to next stage with instruction: &{rawInstruction:661537 BaseInstruction:{OpType:0 Rd:2 ALU:12 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:10} Operand:10 Result:10 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=Memory
<nil> TRC pkg/cpu/writeback.go:88 > Got with instruction: &{rawInstruction:661537 BaseInstruction:{OpType:0 Rd:2 ALU:12 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:10} Operand:10 Result:10 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:43 > Processing instruction: &{rawInstruction:661537 BaseInstruction:{OpType:0 Rd:2 ALU:12 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:10} Operand:10 Result:10 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:65 > Writing back result: 10 to r2
 Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:67 > Unblocked register r2 for write back
 Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:75 > Written back to rdestaux: 0 0
 Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:79 > Write back completed for instruction: &{rawInstruction:661537 BaseInstruction:{OpType:0 Rd:2 ALU:12 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:10} Operand:10 Result:10 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=WriteBack
<nil> TRC pkg/cpu/memory.go:56 > Current instruction is not a load/store type, skipping memory stage execution &{rawInstruction:1311201 BaseInstruction:{OpType:0 Rd:30 ALU:0 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:20} Operand:20 Result:20 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=Memory
<nil> TRC pkg/cpu/execute.go:258 > No current instruction to process, returning early Stage=Execute
<nil> TRC pkg/cpu/decode.go:61 > No current instruction to process, returning early Stage=Decode
<nil> TRC pkg/cpu/fetch.go:51 > Fetch failed: WAIT_NEXT_LEVEL Stage=Fetch
<nil> TRC pkg/cpu/pipeline.go:67 > canFetch: true

<nil> TRC pkg/cpu/fetch.go:78 > No instruction fetched, cannot advance Stage=Fetch
<nil> TRC pkg/cpu/decode.go:162 > previous stage Fetch is stalled Stage=Decode
<nil> TRC pkg/cpu/decode.go:170 > Advancing to next stage with instruction: <nil>
 Stage=Decode
<nil> TRC pkg/cpu/execute.go:292 > Advancing to next stage with instruction: <nil>
 Stage=Execute
<nil> TRC pkg/cpu/memory.go:118 > Advancing to next stage with instruction: &{rawInstruction:1311201 BaseInstruction:{OpType:0 Rd:30 ALU:0 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:20} Operand:20 Result:20 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=Memory
<nil> TRC pkg/cpu/writeback.go:88 > Got with instruction: &{rawInstruction:1311201 BaseInstruction:{OpType:0 Rd:30 ALU:0 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:20} Operand:20 Result:20 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:43 > Processing instruction: &{rawInstruction:1311201 BaseInstruction:{OpType:0 Rd:30 ALU:0 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:20} Operand:20 Result:20 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:65 > Writing back result: 20 to r30
 Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:67 > Unblocked register r30 for write back
 Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:75 > Written back to rdestaux: 0 0
 Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:79 > Write back completed for instruction: &{rawInstruction:1311201 BaseInstruction:{OpType:0 Rd:30 ALU:0 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:20} Operand:20 Result:20 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=WriteBack
<nil> TRC pkg/cpu/memory.go:52 > No current instruction to process, returning early Stage=Memory
<nil> TRC pkg/cpu/execute.go:258 > No current instruction to process, returning early Stage=Execute
<nil> TRC pkg/cpu/decode.go:61 > No current instruction to process, returning early Stage=Decode
<nil> TRC pkg/cpu/fetch.go:56 > Fetched instruction: 0x00020041
 Stage=Fetch
<nil> TRC pkg/cpu/fetch.go:61 > Increasing ProgramCounter to: 5 Stage=Fetch
<nil> TRC pkg/cpu/pipeline.go:67 > canFetch: true

<nil> TRC pkg/cpu/fetch.go:83 > Advancing to next stage with instruction: 0x00020041 Stage=Fetch
<nil> TRC pkg/cpu/decode.go:170 > Advancing to next stage with instruction: <nil>
 Stage=Decode
<nil> TRC pkg/cpu/execute.go:292 > Advancing to next stage with instruction: <nil>
 Stage=Execute
<nil> TRC pkg/cpu/memory.go:118 > Advancing to next stage with instruction: <nil>
 Stage=Memory
<nil> TRC pkg/cpu/writeback.go:88 > Got with instruction: <nil>
 Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:39 > No current instruction to process, returning early Stage=WriteBack
<nil> TRC pkg/cpu/memory.go:52 > No current instruction to process, returning early Stage=Memory
<nil> TRC pkg/cpu/execute.go:258 > No current instruction to process, returning early Stage=Execute
<nil> TRC pkg/cpu/decode.go:69 > Decoded instruction: &{rawInstruction:131137 BaseInstruction:{OpType:0 Rd:4 ALU:0 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:2} Operand:0 Result:0 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:false}
 Stage=Decode
<nil> TRC pkg/cpu/decode.go:155 > Decoded filled instruction: &{rawInstruction:131137 BaseInstruction:{OpType:0 Rd:4 ALU:0 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:2} Operand:2 Result:0 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=Decode
<nil> TRC pkg/cpu/fetch.go:56 > Fetched instruction: 0x00010221
 Stage=Fetch
<nil> TRC pkg/cpu/fetch.go:61 > Increasing ProgramCounter to: 6 Stage=Fetch
<nil> TRC pkg/cpu/pipeline.go:67 > canFetch: true

<nil> TRC pkg/cpu/fetch.go:83 > Advancing to next stage with instruction: 0x00010221 Stage=Fetch
<nil> TRC pkg/cpu/decode.go:170 > Advancing to next stage with instruction: &{rawInstruction:131137 BaseInstruction:{OpType:0 Rd:4 ALU:0 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:2} Operand:2 Result:0 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=Decode
<nil> TRC pkg/cpu/execute.go:292 > Advancing to next stage with instruction: <nil>
 Stage=Execute
<nil> TRC pkg/cpu/memory.go:118 > Advancing to next stage with instruction: <nil>
 Stage=Memory
<nil> TRC pkg/cpu/writeback.go:88 > Got with instruction: <nil>
 Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:39 > No current instruction to process, returning early Stage=WriteBack
<nil> TRC pkg/cpu/memory.go:52 > No current instruction to process, returning early Stage=Memory
<nil> TRC pkg/cpu/execute.go:103 > ALURI operation result: 2 Stage=Execute
<nil> TRC pkg/cpu/decode.go:69 > Decoded instruction: &{rawInstruction:66081 BaseInstruction:{OpType:0 Rd:2 ALU:1 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:1} Operand:0 Result:0 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:false}
 Stage=Decode
<nil> TRC pkg/cpu/decode.go:155 > Decoded filled instruction: &{rawInstruction:66081 BaseInstruction:{OpType:0 Rd:2 ALU:1 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:1} Operand:1 Result:10 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=Decode
<nil> TRC pkg/cpu/fetch.go:56 > Fetched instruction: 0x00001c21
 Stage=Fetch
<nil> TRC pkg/cpu/fetch.go:61 > Increasing ProgramCounter to: 7 Stage=Fetch
<nil> TRC pkg/cpu/pipeline.go:67 > canFetch: true

<nil> TRC pkg/cpu/fetch.go:83 > Advancing to next stage with instruction: 0x00001c21 Stage=Fetch
<nil> TRC pkg/cpu/decode.go:170 > Advancing to next stage with instruction: &{rawInstruction:66081 BaseInstruction:{OpType:0 Rd:2 ALU:1 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:1} Operand:1 Result:10 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=Decode
<nil> TRC pkg/cpu/execute.go:292 > Advancing to next stage with instruction: &{rawInstruction:131137 BaseInstruction:{OpType:0 Rd:4 ALU:0 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:2} Operand:2 Result:2 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=Execute
<nil> TRC pkg/cpu/memory.go:118 > Advancing to next stage with instruction: <nil>
 Stage=Memory
<nil> TRC pkg/cpu/writeback.go:88 > Got with instruction: <nil>
 Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:39 > No current instruction to process, returning early Stage=WriteBack
<nil> TRC pkg/cpu/memory.go:56 > Current instruction is not a load/store type, skipping memory stage execution &{rawInstruction:131137 BaseInstruction:{OpType:0 Rd:4 ALU:0 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:2} Operand:2 Result:2 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=Memory
<nil> TRC pkg/cpu/execute.go:103 > ALURI operation result: 9 Stage=Execute
<nil> TRC pkg/cpu/decode.go:69 > Decoded instruction: &{rawInstruction:7201 BaseInstruction:{OpType:0 Rd:2 ALU:14 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:0} Operand:0 Result:0 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:false}
 Stage=Decode
<nil> TRC pkg/cpu/decode.go:75 > Failed to read register r2 -1 Stage=Decode
<nil> TRC pkg/cpu/fetch.go:56 > Fetched instruction: 0x0000026d
 Stage=Fetch
<nil> TRC pkg/cpu/fetch.go:61 > Increasing ProgramCounter to: 8 Stage=Fetch
<nil> TRC pkg/cpu/pipeline.go:67 > canFetch: true

<nil> TRC pkg/cpu/fetch.go:88 > Next stage cannot advance, stalling Stage=Fetch
<nil> TRC pkg/cpu/decode.go:165 > Decode is busy, cannot advance: 1 Stage=Decode
<nil> TRC pkg/cpu/execute.go:284 > previous stage Decode returned stall
 Stage=Execute
<nil> TRC pkg/cpu/execute.go:292 > Advancing to next stage with instruction: &{rawInstruction:66081 BaseInstruction:{OpType:0 Rd:2 ALU:1 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:1} Operand:1 Result:9 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=Execute
<nil> TRC pkg/cpu/memory.go:118 > Advancing to next stage with instruction: &{rawInstruction:131137 BaseInstruction:{OpType:0 Rd:4 ALU:0 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:2} Operand:2 Result:2 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=Memory
<nil> TRC pkg/cpu/writeback.go:88 > Got with instruction: &{rawInstruction:131137 BaseInstruction:{OpType:0 Rd:4 ALU:0 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:2} Operand:2 Result:2 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:43 > Processing instruction: &{rawInstruction:131137 BaseInstruction:{OpType:0 Rd:4 ALU:0 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:2} Operand:2 Result:2 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:65 > Writing back result: 2 to r4
 Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:67 > Unblocked register r4 for write back
 Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:75 > Written back to rdestaux: 0 0
 Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:79 > Write back completed for instruction: &{rawInstruction:131137 BaseInstruction:{OpType:0 Rd:4 ALU:0 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:2} Operand:2 Result:2 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=WriteBack
<nil> TRC pkg/cpu/memory.go:56 > Current instruction is not a load/store type, skipping memory stage execution &{rawInstruction:66081 BaseInstruction:{OpType:0 Rd:2 ALU:1 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:1} Operand:1 Result:9 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=Memory
<nil> TRC pkg/cpu/execute.go:258 > No current instruction to process, returning early Stage=Execute
<nil> TRC pkg/cpu/decode.go:69 > Decoded instruction: &{rawInstruction:7201 BaseInstruction:{OpType:0 Rd:2 ALU:14 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:0} Operand:0 Result:0 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:false}
 Stage=Decode
<nil> TRC pkg/cpu/decode.go:75 > Failed to read register r2 -1 Stage=Decode
<nil> TRC pkg/cpu/fetch.go:44 > Currently have an instruction &{rawInstruction:621 BaseInstruction:{OpType:0 Rd:0 ALU:0 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:0} Operand:0 Result:0 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:false}, skipping fetch Stage=Fetch
<nil> TRC pkg/cpu/pipeline.go:67 > canFetch: true

<nil> TRC pkg/cpu/fetch.go:88 > Next stage cannot advance, stalling Stage=Fetch
<nil> TRC pkg/cpu/decode.go:165 > Decode is busy, cannot advance: 1 Stage=Decode
<nil> TRC pkg/cpu/execute.go:284 > previous stage Decode returned stall
 Stage=Execute
<nil> TRC pkg/cpu/execute.go:292 > Advancing to next stage with instruction: <nil>
 Stage=Execute
<nil> TRC pkg/cpu/memory.go:118 > Advancing to next stage with instruction: &{rawInstruction:66081 BaseInstruction:{OpType:0 Rd:2 ALU:1 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:1} Operand:1 Result:9 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=Memory
<nil> TRC pkg/cpu/writeback.go:88 > Got with instruction: &{rawInstruction:66081 BaseInstruction:{OpType:0 Rd:2 ALU:1 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:1} Operand:1 Result:9 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:43 > Processing instruction: &{rawInstruction:66081 BaseInstruction:{OpType:0 Rd:2 ALU:1 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:1} Operand:1 Result:9 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:65 > Writing back result: 9 to r2
 Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:67 > Unblocked register r2 for write back
 Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:75 > Written back to rdestaux: 0 0
 Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:79 > Write back completed for instruction: &{rawInstruction:66081 BaseInstruction:{OpType:0 Rd:2 ALU:1 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:1} Operand:1 Result:9 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=WriteBack
<nil> TRC pkg/cpu/memory.go:52 > No current instruction to process, returning early Stage=Memory
<nil> TRC pkg/cpu/execute.go:258 > No current instruction to process, returning early Stage=Execute
<nil> TRC pkg/cpu/decode.go:69 > Decoded instruction: &{rawInstruction:7201 BaseInstruction:{OpType:0 Rd:2 ALU:14 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:0} Operand:0 Result:0 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:false}
 Stage=Decode
<nil> TRC pkg/cpu/decode.go:155 > Decoded filled instruction: &{rawInstruction:7201 BaseInstruction:{OpType:0 Rd:2 ALU:14 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:0} Operand:0 Result:9 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=Decode
<nil> TRC pkg/cpu/fetch.go:44 > Currently have an instruction &{rawInstruction:621 BaseInstruction:{OpType:0 Rd:0 ALU:0 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:0} Operand:0 Result:0 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:false}, skipping fetch Stage=Fetch
<nil> TRC pkg/cpu/pipeline.go:67 > canFetch: true

<nil> TRC pkg/cpu/fetch.go:83 > Advancing to next stage with instruction: 0x0000026d Stage=Fetch
<nil> TRC pkg/cpu/decode.go:170 > Advancing to next stage with instruction: &{rawInstruction:7201 BaseInstruction:{OpType:0 Rd:2 ALU:14 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:0} Operand:0 Result:9 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=Decode
<nil> TRC pkg/cpu/execute.go:292 > Advancing to next stage with instruction: <nil>
 Stage=Execute
<nil> TRC pkg/cpu/memory.go:118 > Advancing to next stage with instruction: <nil>
 Stage=Memory
<nil> TRC pkg/cpu/writeback.go:88 > Got with instruction: <nil>
 Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:39 > No current instruction to process, returning early Stage=WriteBack
<nil> TRC pkg/cpu/memory.go:52 > No current instruction to process, returning early Stage=Memory
<nil> TRC pkg/cpu/execute.go:103 > ALURI operation result: 9 Stage=Execute
<nil> TRC pkg/cpu/decode.go:69 > Decoded instruction: &{rawInstruction:621 BaseInstruction:{OpType:3 Rd:0 ALU:0 Rs:0 RMem:6 CtrlFlag:1 CtrlMode:0 MemMode:0 Imm:0} Operand:0 Result:0 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:false}
 Stage=Decode
<nil> TRC pkg/cpu/decode.go:155 > Decoded filled instruction: &{rawInstruction:621 BaseInstruction:{OpType:3 Rd:0 ALU:0 Rs:0 RMem:6 CtrlFlag:1 CtrlMode:0 MemMode:0 Imm:0} Operand:0 Result:0 RDestAux:0 DestMemAddr:9 BranchTaken:false WriteBack:true}
 Stage=Decode
<nil> TRC pkg/cpu/fetch.go:51 > Fetch failed: WAIT_NEXT_LEVEL Stage=Fetch
<nil> TRC pkg/cpu/pipeline.go:67 > canFetch: true

<nil> TRC pkg/cpu/fetch.go:78 > No instruction fetched, cannot advance Stage=Fetch
<nil> TRC pkg/cpu/decode.go:162 > previous stage Fetch is stalled Stage=Decode
<nil> TRC pkg/cpu/decode.go:170 > Advancing to next stage with instruction: &{rawInstruction:621 BaseInstruction:{OpType:3 Rd:0 ALU:0 Rs:0 RMem:6 CtrlFlag:1 CtrlMode:0 MemMode:0 Imm:0} Operand:0 Result:0 RDestAux:0 DestMemAddr:9 BranchTaken:false WriteBack:true}
 Stage=Decode
<nil> TRC pkg/cpu/execute.go:292 > Advancing to next stage with instruction: &{rawInstruction:7201 BaseInstruction:{OpType:0 Rd:2 ALU:14 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:0} Operand:0 Result:9 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:false}
 Stage=Execute
<nil> TRC pkg/cpu/memory.go:118 > Advancing to next stage with instruction: <nil>
 Stage=Memory
<nil> TRC pkg/cpu/writeback.go:88 > Got with instruction: <nil>
 Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:39 > No current instruction to process, returning early Stage=WriteBack
<nil> TRC pkg/cpu/memory.go:56 > Current instruction is not a load/store type, skipping memory stage execution &{rawInstruction:7201 BaseInstruction:{OpType:0 Rd:2 ALU:14 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:0} Operand:0 Result:9 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:false}
 Stage=Memory
<nil> TRC pkg/cpu/execute.go:168 > calculated memory address: 9 Stage=Execute
<nil> TRC pkg/cpu/decode.go:61 > No current instruction to process, returning early Stage=Decode
<nil> TRC pkg/cpu/fetch.go:51 > Fetch failed: WAIT_NEXT_LEVEL Stage=Fetch
<nil> TRC pkg/cpu/pipeline.go:67 > canFetch: true

<nil> TRC pkg/cpu/fetch.go:78 > No instruction fetched, cannot advance Stage=Fetch
<nil> TRC pkg/cpu/decode.go:162 > previous stage Fetch is stalled Stage=Decode
<nil> TRC pkg/cpu/decode.go:170 > Advancing to next stage with instruction: <nil>
 Stage=Decode
<nil> TRC pkg/cpu/execute.go:292 > Advancing to next stage with instruction: &{rawInstruction:621 BaseInstruction:{OpType:3 Rd:0 ALU:0 Rs:0 RMem:6 CtrlFlag:1 CtrlMode:0 MemMode:0 Imm:0} Operand:0 Result:0 RDestAux:0 DestMemAddr:9 BranchTaken:false WriteBack:true}
 Stage=Execute
<nil> TRC pkg/cpu/memory.go:118 > Advancing to next stage with instruction: &{rawInstruction:7201 BaseInstruction:{OpType:0 Rd:2 ALU:14 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:0} Operand:0 Result:9 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:false}
 Stage=Memory
<nil> TRC pkg/cpu/writeback.go:88 > Got with instruction: &{rawInstruction:7201 BaseInstruction:{OpType:0 Rd:2 ALU:14 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:0} Operand:0 Result:9 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:false}
 Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:43 > Processing instruction: &{rawInstruction:7201 BaseInstruction:{OpType:0 Rd:2 ALU:14 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:0} Operand:0 Result:9 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:false}
 Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:77 > No write-back required for this instruction Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:79 > Write back completed for instruction: &{rawInstruction:7201 BaseInstruction:{OpType:0 Rd:2 ALU:14 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:0} Operand:0 Result:9 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:false}
 Stage=WriteBack
<nil> TRC pkg/cpu/memory.go:56 > Current instruction is not a load/store type, skipping memory stage execution &{rawInstruction:621 BaseInstruction:{OpType:3 Rd:0 ALU:0 Rs:0 RMem:6 CtrlFlag:1 CtrlMode:0 MemMode:0 Imm:0} Operand:0 Result:0 RDestAux:0 DestMemAddr:9 BranchTaken:false WriteBack:true}
 Stage=Memory
<nil> TRC pkg/cpu/execute.go:258 > No current instruction to process, returning early Stage=Execute
<nil> TRC pkg/cpu/decode.go:61 > No current instruction to process, returning early Stage=Decode
<nil> TRC pkg/cpu/fetch.go:51 > Fetch failed: WAIT_NEXT_LEVEL Stage=Fetch
<nil> TRC pkg/cpu/pipeline.go:67 > canFetch: true

<nil> TRC pkg/cpu/fetch.go:78 > No instruction fetched, cannot advance Stage=Fetch
<nil> TRC pkg/cpu/decode.go:162 > previous stage Fetch is stalled Stage=Decode
<nil> TRC pkg/cpu/decode.go:170 > Advancing to next stage with instruction: <nil>
 Stage=Decode
<nil> TRC pkg/cpu/execute.go:292 > Advancing to next stage with instruction: <nil>
 Stage=Execute
<nil> TRC pkg/cpu/memory.go:118 > Advancing to next stage with instruction: &{rawInstruction:621 BaseInstruction:{OpType:3 Rd:0 ALU:0 Rs:0 RMem:6 CtrlFlag:1 CtrlMode:0 MemMode:0 Imm:0} Operand:0 Result:0 RDestAux:0 DestMemAddr:9 BranchTaken:false WriteBack:true}
 Stage=Memory
<nil> TRC pkg/cpu/writeback.go:88 > Got with instruction: &{rawInstruction:621 BaseInstruction:{OpType:3 Rd:0 ALU:0 Rs:0 RMem:6 CtrlFlag:1 CtrlMode:0 MemMode:0 Imm:0} Operand:0 Result:0 RDestAux:0 DestMemAddr:9 BranchTaken:false WriteBack:true}
 Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:43 > Processing instruction: &{rawInstruction:621 BaseInstruction:{OpType:3 Rd:0 ALU:0 Rs:0 RMem:6 CtrlFlag:1 CtrlMode:0 MemMode:0 Imm:0} Operand:0 Result:0 RDestAux:0 DestMemAddr:9 BranchTaken:false WriteBack:true}
 Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:50 > Control instruction detected Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:52 > Branch not taken, no write back to Program Counter required Stage=WriteBack
<nil> TRC pkg/cpu/memory.go:52 > No current instruction to process, returning early Stage=Memory
<nil> TRC pkg/cpu/execute.go:258 > No current instruction to process, returning early Stage=Execute
<nil> TRC pkg/cpu/decode.go:61 > No current instruction to process, returning early Stage=Decode
<nil> TRC pkg/cpu/fetch.go:56 > Fetched instruction: 0x0000005d
 Stage=Fetch
<nil> TRC pkg/cpu/fetch.go:61 > Increasing ProgramCounter to: 9 Stage=Fetch
<nil> TRC pkg/cpu/pipeline.go:67 > canFetch: true

<nil> TRC pkg/cpu/fetch.go:83 > Advancing to next stage with instruction: 0x0000005d Stage=Fetch
<nil> TRC pkg/cpu/decode.go:170 > Advancing to next stage with instruction: <nil>
 Stage=Decode
<nil> TRC pkg/cpu/execute.go:292 > Advancing to next stage with instruction: <nil>
 Stage=Execute
<nil> TRC pkg/cpu/memory.go:118 > Advancing to next stage with instruction: <nil>
 Stage=Memory
<nil> TRC pkg/cpu/writeback.go:88 > Got with instruction: <nil>
 Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:39 > No current instruction to process, returning early Stage=WriteBack
<nil> TRC pkg/cpu/memory.go:52 > No current instruction to process, returning early Stage=Memory
<nil> TRC pkg/cpu/execute.go:258 > No current instruction to process, returning early Stage=Execute
<nil> TRC pkg/cpu/decode.go:69 > Decoded instruction: &{rawInstruction:93 BaseInstruction:{OpType:3 Rd:0 ALU:0 Rs:0 RMem:5 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:0} Operand:0 Result:0 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:false}
 Stage=Decode
<nil> TRC pkg/cpu/decode.go:155 > Decoded filled instruction: &{rawInstruction:93 BaseInstruction:{OpType:3 Rd:0 ALU:0 Rs:0 RMem:5 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:0} Operand:0 Result:0 RDestAux:0 DestMemAddr:4 BranchTaken:false WriteBack:true}
 Stage=Decode
<nil> TRC pkg/cpu/fetch.go:56 > Fetched instruction: 0xbeef0a11
 Stage=Fetch
<nil> TRC pkg/cpu/fetch.go:61 > Increasing ProgramCounter to: 10 Stage=Fetch
<nil> TRC pkg/cpu/pipeline.go:67 > canFetch: true

<nil> TRC pkg/cpu/fetch.go:83 > Advancing to next stage with instruction: 0xbeef0a11 Stage=Fetch
<nil> TRC pkg/cpu/decode.go:170 > Advancing to next stage with instruction: &{rawInstruction:93 BaseInstruction:{OpType:3 Rd:0 ALU:0 Rs:0 RMem:5 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:0} Operand:0 Result:0 RDestAux:0 DestMemAddr:4 BranchTaken:false WriteBack:true}
 Stage=Decode
<nil> TRC pkg/cpu/execute.go:292 > Advancing to next stage with instruction: <nil>
 Stage=Execute
<nil> TRC pkg/cpu/memory.go:118 > Advancing to next stage with instruction: <nil>
 Stage=Memory
<nil> TRC pkg/cpu/writeback.go:88 > Got with instruction: <nil>
 Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:39 > No current instruction to process, returning early Stage=WriteBack
<nil> TRC pkg/cpu/memory.go:52 > No current instruction to process, returning early Stage=Memory
<nil> TRC pkg/cpu/execute.go:168 > calculated memory address: 4 Stage=Execute
<nil> TRC pkg/cpu/decode.go:69 > Decoded instruction: &{rawInstruction:3203336721 BaseInstruction:{OpType:0 Rd:1 ALU:5 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:-16657} Operand:0 Result:0 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:false}
 Stage=Decode
<nil> TRC pkg/cpu/decode.go:155 > Decoded filled instruction: &{rawInstruction:3203336721 BaseInstruction:{OpType:0 Rd:1 ALU:5 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:-16657} Operand:4294950639 Result:0 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=Decode
<nil> TRC pkg/cpu/fetch.go:56 > Fetched instruction: 0x00000419
 Stage=Fetch
<nil> TRC pkg/cpu/fetch.go:61 > Increasing ProgramCounter to: 11 Stage=Fetch
<nil> TRC pkg/cpu/pipeline.go:67 > canFetch: true

<nil> TRC pkg/cpu/fetch.go:83 > Advancing to next stage with instruction: 0x00000419 Stage=Fetch
<nil> TRC pkg/cpu/decode.go:170 > Advancing to next stage with instruction: &{rawInstruction:3203336721 BaseInstruction:{OpType:0 Rd:1 ALU:5 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:-16657} Operand:4294950639 Result:0 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=Decode
<nil> TRC pkg/cpu/execute.go:292 > Advancing to next stage with instruction: &{rawInstruction:93 BaseInstruction:{OpType:3 Rd:0 ALU:0 Rs:0 RMem:5 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:0} Operand:0 Result:0 RDestAux:0 DestMemAddr:4 BranchTaken:true WriteBack:true}
 Stage=Execute
<nil> TRC pkg/cpu/memory.go:118 > Advancing to next stage with instruction: <nil>
 Stage=Memory
<nil> TRC pkg/cpu/writeback.go:88 > Got with instruction: <nil>
 Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:39 > No current instruction to process, returning early Stage=WriteBack
<nil> TRC pkg/cpu/memory.go:56 > Current instruction is not a load/store type, skipping memory stage execution &{rawInstruction:93 BaseInstruction:{OpType:3 Rd:0 ALU:0 Rs:0 RMem:5 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:0} Operand:0 Result:0 RDestAux:0 DestMemAddr:4 BranchTaken:true WriteBack:true}
 Stage=Memory
<nil> TRC pkg/cpu/execute.go:103 > ALURI operation result: 4294950639 Stage=Execute
<nil> TRC pkg/cpu/decode.go:69 > Decoded instruction: &{rawInstruction:1049 BaseInstruction:{OpType:2 Rd:1 ALU:0 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:2 Imm:0} Operand:0 Result:0 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:false}
 Stage=Decode
<nil> TRC pkg/cpu/decode.go:155 > Decoded filled instruction: &{rawInstruction:1049 BaseInstruction:{OpType:2 Rd:1 ALU:0 Rs:0 RMem:30 CtrlFlag:0 CtrlMode:0 MemMode:2 Imm:0} Operand:0 Result:0 RDestAux:0 DestMemAddr:20 BranchTaken:false WriteBack:false}
 Stage=Decode
<nil> TRC pkg/cpu/fetch.go:56 > Fetched instruction: 0x00000419
 Stage=Fetch
<nil> TRC pkg/cpu/fetch.go:61 > Increasing ProgramCounter to: 12 Stage=Fetch
<nil> TRC pkg/cpu/pipeline.go:67 > canFetch: true

<nil> TRC pkg/cpu/fetch.go:83 > Advancing to next stage with instruction: 0x00000419 Stage=Fetch
<nil> TRC pkg/cpu/decode.go:170 > Advancing to next stage with instruction: &{rawInstruction:1049 BaseInstruction:{OpType:2 Rd:1 ALU:0 Rs:0 RMem:30 CtrlFlag:0 CtrlMode:0 MemMode:2 Imm:0} Operand:0 Result:0 RDestAux:0 DestMemAddr:20 BranchTaken:false WriteBack:false}
 Stage=Decode
<nil> TRC pkg/cpu/execute.go:292 > Advancing to next stage with instruction: &{rawInstruction:3203336721 BaseInstruction:{OpType:0 Rd:1 ALU:5 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:-16657} Operand:4294950639 Result:4294950639 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=Execute
<nil> TRC pkg/cpu/memory.go:118 > Advancing to next stage with instruction: &{rawInstruction:93 BaseInstruction:{OpType:3 Rd:0 ALU:0 Rs:0 RMem:5 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:0} Operand:0 Result:0 RDestAux:0 DestMemAddr:4 BranchTaken:true WriteBack:true}
 Stage=Memory
<nil> TRC pkg/cpu/writeback.go:88 > Got with instruction: &{rawInstruction:93 BaseInstruction:{OpType:3 Rd:0 ALU:0 Rs:0 RMem:5 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:0} Operand:0 Result:0 RDestAux:0 DestMemAddr:4 BranchTaken:true WriteBack:true}
 Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:43 > Processing instruction: &{rawInstruction:93 BaseInstruction:{OpType:3 Rd:0 ALU:0 Rs:0 RMem:5 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:0} Operand:0 Result:0 RDestAux:0 DestMemAddr:4 BranchTaken:true WriteBack:true}
 Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:50 > Control instruction detected Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:59 > Writing to Program Counter directly from control instruction to 4
 Stage=WriteBack
<nil> TRC pkg/cpu/fetch.go:95 > Squashing instruction: <nil>
 Stage=Fetch
<nil> TRC pkg/cpu/decode.go:182 > Squashing instruction: &{rawInstruction:1049 BaseInstruction:{OpType:0 Rd:0 ALU:0 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:0} Operand:0 Result:0 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:false}
 Stage=Decode
<nil> TRC pkg/cpu/execute.go:304 > Squashing instruction: &{rawInstruction:1049 BaseInstruction:{OpType:2 Rd:1 ALU:0 Rs:0 RMem:30 CtrlFlag:0 CtrlMode:0 MemMode:2 Imm:0} Operand:0 Result:0 RDestAux:0 DestMemAddr:20 BranchTaken:false WriteBack:false}
 Stage=Execute
<nil> TRC pkg/cpu/memory.go:130 > Squashing instruction: &{rawInstruction:3203336721 BaseInstruction:{OpType:0 Rd:1 ALU:5 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:-16657} Operand:4294950639 Result:4294950639 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=Memory
<nil> TRC pkg/cpu/writeback.go:95 > Squashing instruction: &{rawInstruction:93 BaseInstruction:{OpType:3 Rd:0 ALU:0 Rs:0 RMem:5 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:0} Operand:0 Result:0 RDestAux:0 DestMemAddr:4 BranchTaken:true WriteBack:true}
 Stage=WriteBack
<nil> TRC pkg/cpu/memory.go:52 > No current instruction to process, returning early Stage=Memory
<nil> TRC pkg/cpu/execute.go:258 > No current instruction to process, returning early Stage=Execute
<nil> TRC pkg/cpu/decode.go:61 > No current instruction to process, returning early Stage=Decode
<nil> TRC pkg/cpu/fetch.go:56 > Fetched instruction: 0x00020041
 Stage=Fetch
<nil> TRC pkg/cpu/fetch.go:61 > Increasing ProgramCounter to: 5 Stage=Fetch
<nil> TRC pkg/cpu/pipeline.go:67 > canFetch: true

<nil> TRC pkg/cpu/fetch.go:83 > Advancing to next stage with instruction: 0x00020041 Stage=Fetch
<nil> TRC pkg/cpu/decode.go:170 > Advancing to next stage with instruction: <nil>
 Stage=Decode
<nil> TRC pkg/cpu/execute.go:292 > Advancing to next stage with instruction: <nil>
 Stage=Execute
<nil> TRC pkg/cpu/memory.go:118 > Advancing to next stage with instruction: <nil>
 Stage=Memory
<nil> TRC pkg/cpu/writeback.go:88 > Got with instruction: <nil>
 Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:39 > No current instruction to process, returning early Stage=WriteBack
<nil> TRC pkg/cpu/memory.go:52 > No current instruction to process, returning early Stage=Memory
<nil> TRC pkg/cpu/execute.go:258 > No current instruction to process, returning early Stage=Execute
<nil> TRC pkg/cpu/decode.go:69 > Decoded instruction: &{rawInstruction:131137 BaseInstruction:{OpType:0 Rd:4 ALU:0 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:2} Operand:0 Result:0 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:false}
 Stage=Decode
<nil> TRC pkg/cpu/decode.go:155 > Decoded filled instruction: &{rawInstruction:131137 BaseInstruction:{OpType:0 Rd:4 ALU:0 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:2} Operand:2 Result:2 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=Decode
<nil> TRC pkg/cpu/fetch.go:56 > Fetched instruction: 0x00010221
 Stage=Fetch
<nil> TRC pkg/cpu/fetch.go:61 > Increasing ProgramCounter to: 6 Stage=Fetch
<nil> TRC pkg/cpu/pipeline.go:67 > canFetch: true

<nil> TRC pkg/cpu/fetch.go:83 > Advancing to next stage with instruction: 0x00010221 Stage=Fetch
<nil> TRC pkg/cpu/decode.go:170 > Advancing to next stage with instruction: &{rawInstruction:131137 BaseInstruction:{OpType:0 Rd:4 ALU:0 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:2} Operand:2 Result:2 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=Decode
<nil> TRC pkg/cpu/execute.go:292 > Advancing to next stage with instruction: <nil>
 Stage=Execute
<nil> TRC pkg/cpu/memory.go:118 > Advancing to next stage with instruction: <nil>
 Stage=Memory
<nil> TRC pkg/cpu/writeback.go:88 > Got with instruction: <nil>
 Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:39 > No current instruction to process, returning early Stage=WriteBack
<nil> TRC pkg/cpu/memory.go:52 > No current instruction to process, returning early Stage=Memory
<nil> TRC pkg/cpu/execute.go:103 > ALURI operation result: 4 Stage=Execute
<nil> TRC pkg/cpu/decode.go:69 > Decoded instruction: &{rawInstruction:66081 BaseInstruction:{OpType:0 Rd:2 ALU:1 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:1} Operand:0 Result:0 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:false}
 Stage=Decode
<nil> TRC pkg/cpu/decode.go:155 > Decoded filled instruction: &{rawInstruction:66081 BaseInstruction:{OpType:0 Rd:2 ALU:1 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:1} Operand:1 Result:9 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=Decode
<nil> TRC pkg/cpu/fetch.go:56 > Fetched instruction: 0x00001c21
 Stage=Fetch
<nil> TRC pkg/cpu/fetch.go:61 > Increasing ProgramCounter to: 7 Stage=Fetch
<nil> TRC pkg/cpu/pipeline.go:67 > canFetch: true

<nil> TRC pkg/cpu/fetch.go:83 > Advancing to next stage with instruction: 0x00001c21 Stage=Fetch
<nil> TRC pkg/cpu/decode.go:170 > Advancing to next stage with instruction: &{rawInstruction:66081 BaseInstruction:{OpType:0 Rd:2 ALU:1 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:1} Operand:1 Result:9 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=Decode
<nil> TRC pkg/cpu/execute.go:292 > Advancing to next stage with instruction: &{rawInstruction:131137 BaseInstruction:{OpType:0 Rd:4 ALU:0 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:2} Operand:2 Result:4 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=Execute
<nil> TRC pkg/cpu/memory.go:118 > Advancing to next stage with instruction: <nil>
 Stage=Memory
<nil> TRC pkg/cpu/writeback.go:88 > Got with instruction: <nil>
 Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:39 > No current instruction to process, returning early Stage=WriteBack
<nil> TRC pkg/cpu/memory.go:56 > Current instruction is not a load/store type, skipping memory stage execution &{rawInstruction:131137 BaseInstruction:{OpType:0 Rd:4 ALU:0 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:2} Operand:2 Result:4 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=Memory
<nil> TRC pkg/cpu/execute.go:103 > ALURI operation result: 8 Stage=Execute
<nil> TRC pkg/cpu/decode.go:69 > Decoded instruction: &{rawInstruction:7201 BaseInstruction:{OpType:0 Rd:2 ALU:14 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:0} Operand:0 Result:0 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:false}
 Stage=Decode
<nil> TRC pkg/cpu/decode.go:75 > Failed to read register r2 -1 Stage=Decode
<nil> TRC pkg/cpu/fetch.go:56 > Fetched instruction: 0x0000026d
 Stage=Fetch
<nil> TRC pkg/cpu/fetch.go:61 > Increasing ProgramCounter to: 8 Stage=Fetch
<nil> TRC pkg/cpu/pipeline.go:67 > canFetch: true

<nil> TRC pkg/cpu/fetch.go:88 > Next stage cannot advance, stalling Stage=Fetch
<nil> TRC pkg/cpu/decode.go:165 > Decode is busy, cannot advance: 1 Stage=Decode
<nil> TRC pkg/cpu/execute.go:284 > previous stage Decode returned stall
 Stage=Execute
<nil> TRC pkg/cpu/execute.go:292 > Advancing to next stage with instruction: &{rawInstruction:66081 BaseInstruction:{OpType:0 Rd:2 ALU:1 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:1} Operand:1 Result:8 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=Execute
<nil> TRC pkg/cpu/memory.go:118 > Advancing to next stage with instruction: &{rawInstruction:131137 BaseInstruction:{OpType:0 Rd:4 ALU:0 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:2} Operand:2 Result:4 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=Memory
<nil> TRC pkg/cpu/writeback.go:88 > Got with instruction: &{rawInstruction:131137 BaseInstruction:{OpType:0 Rd:4 ALU:0 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:2} Operand:2 Result:4 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:39 > No current instruction to process, returning early Stage=WriteBack
<nil> TRC pkg/cpu/memory.go:52 > No current instruction to process, returning early Stage=Memory
<nil> TRC pkg/cpu/execute.go:258 > No current instruction to process, returning early Stage=Execute
<nil> TRC pkg/cpu/decode.go:61 > No current instruction to process, returning early Stage=Decode
<nil> TRC pkg/cpu/fetch.go:51 > Fetch failed: WAIT_NEXT_LEVEL Stage=Fetch
<nil> TRC pkg/cpu/pipeline.go:67 > canFetch: true

<nil> TRC pkg/cpu/fetch.go:78 > No instruction fetched, cannot advance Stage=Fetch
<nil> TRC pkg/cpu/decode.go:162 > previous stage Fetch is stalled Stage=Decode
<nil> TRC pkg/cpu/decode.go:170 > Advancing to next stage with instruction: <nil>
 Stage=Decode
<nil> TRC pkg/cpu/execute.go:292 > Advancing to next stage with instruction: <nil>
 Stage=Execute
<nil> TRC pkg/cpu/memory.go:118 > Advancing to next stage with instruction: <nil>
 Stage=Memory
<nil> TRC pkg/cpu/writeback.go:88 > Got with instruction: <nil>
 Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:39 > No current instruction to process, returning early Stage=WriteBack
<nil> TRC pkg/cpu/memory.go:52 > No current instruction to process, returning early Stage=Memory
<nil> TRC pkg/cpu/execute.go:258 > No current instruction to process, returning early Stage=Execute
<nil> TRC pkg/cpu/decode.go:61 > No current instruction to process, returning early Stage=Decode
<nil> TRC pkg/cpu/fetch.go:51 > Fetch failed: WAIT_NEXT_LEVEL Stage=Fetch
<nil> TRC pkg/cpu/pipeline.go:67 > canFetch: true

<nil> TRC pkg/cpu/fetch.go:78 > No instruction fetched, cannot advance Stage=Fetch
<nil> TRC pkg/cpu/decode.go:162 > previous stage Fetch is stalled Stage=Decode
<nil> TRC pkg/cpu/decode.go:170 > Advancing to next stage with instruction: <nil>
 Stage=Decode
<nil> TRC pkg/cpu/execute.go:292 > Advancing to next stage with instruction: <nil>
 Stage=Execute
<nil> TRC pkg/cpu/memory.go:118 > Advancing to next stage with instruction: <nil>
 Stage=Memory
<nil> TRC pkg/cpu/writeback.go:88 > Got with instruction: <nil>
 Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:39 > No current instruction to process, returning early Stage=WriteBack
<nil> TRC pkg/cpu/memory.go:52 > No current instruction to process, returning early Stage=Memory
<nil> TRC pkg/cpu/execute.go:258 > No current instruction to process, returning early Stage=Execute
<nil> TRC pkg/cpu/decode.go:61 > No current instruction to process, returning early Stage=Decode
<nil> TRC pkg/cpu/fetch.go:51 > Fetch failed: WAIT_NEXT_LEVEL Stage=Fetch
<nil> TRC pkg/cpu/pipeline.go:67 > canFetch: true

<nil> TRC pkg/cpu/fetch.go:78 > No instruction fetched, cannot advance Stage=Fetch
<nil> TRC pkg/cpu/decode.go:162 > previous stage Fetch is stalled Stage=Decode
<nil> TRC pkg/cpu/decode.go:170 > Advancing to next stage with instruction: <nil>
 Stage=Decode
<nil> TRC pkg/cpu/execute.go:292 > Advancing to next stage with instruction: <nil>
 Stage=Execute
<nil> TRC pkg/cpu/memory.go:118 > Advancing to next stage with instruction: <nil>
 Stage=Memory
<nil> TRC pkg/cpu/writeback.go:88 > Got with instruction: <nil>
 Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:39 > No current instruction to process, returning early Stage=WriteBack
<nil> TRC pkg/cpu/memory.go:52 > No current instruction to process, returning early Stage=Memory
<nil> TRC pkg/cpu/execute.go:258 > No current instruction to process, returning early Stage=Execute
<nil> TRC pkg/cpu/decode.go:61 > No current instruction to process, returning early Stage=Decode
<nil> TRC pkg/cpu/fetch.go:56 > Fetched instruction: 0x00041851
 Stage=Fetch
<nil> TRC pkg/cpu/fetch.go:61 > Increasing ProgramCounter to: 1 Stage=Fetch
<nil> TRC pkg/cpu/pipeline.go:67 > canFetch: true

<nil> TRC pkg/cpu/fetch.go:83 > Advancing to next stage with instruction: 0x00041851 Stage=Fetch
<nil> TRC pkg/cpu/decode.go:170 > Advancing to next stage with instruction: <nil>
 Stage=Decode
<nil> TRC pkg/cpu/execute.go:292 > Advancing to next stage with instruction: <nil>
 Stage=Execute
<nil> TRC pkg/cpu/memory.go:118 > Advancing to next stage with instruction: <nil>
 Stage=Memory
<nil> TRC pkg/cpu/writeback.go:88 > Got with instruction: <nil>
 Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:39 > No current instruction to process, returning early Stage=WriteBack
<nil> TRC pkg/cpu/memory.go:52 > No current instruction to process, returning early Stage=Memory
<nil> TRC pkg/cpu/execute.go:258 > No current instruction to process, returning early Stage=Execute
<nil> TRC pkg/cpu/decode.go:69 > Decoded instruction: &{rawInstruction:268369 BaseInstruction:{OpType:0 Rd:5 ALU:12 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:4} Operand:0 Result:0 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:false}
 Stage=Decode
<nil> TRC pkg/cpu/decode.go:155 > Decoded filled instruction: &{rawInstruction:268369 BaseInstruction:{OpType:0 Rd:5 ALU:12 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:4} Operand:4 Result:0 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=Decode
<nil> TRC pkg/cpu/fetch.go:56 > Fetched instruction: 0x00091861
 Stage=Fetch
<nil> TRC pkg/cpu/fetch.go:61 > Increasing ProgramCounter to: 2 Stage=Fetch
<nil> TRC pkg/cpu/pipeline.go:67 > canFetch: true

<nil> TRC pkg/cpu/fetch.go:83 > Advancing to next stage with instruction: 0x00091861 Stage=Fetch
<nil> TRC pkg/cpu/decode.go:170 > Advancing to next stage with instruction: &{rawInstruction:268369 BaseInstruction:{OpType:0 Rd:5 ALU:12 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:4} Operand:4 Result:0 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=Decode
<nil> TRC pkg/cpu/execute.go:292 > Advancing to next stage with instruction: <nil>
 Stage=Execute
<nil> TRC pkg/cpu/memory.go:118 > Advancing to next stage with instruction: <nil>
 Stage=Memory
<nil> TRC pkg/cpu/writeback.go:88 > Got with instruction: <nil>
 Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:39 > No current instruction to process, returning early Stage=WriteBack
<nil> TRC pkg/cpu/memory.go:52 > No current instruction to process, returning early Stage=Memory
<nil> TRC pkg/cpu/execute.go:103 > ALURI operation result: 4 Stage=Execute
<nil> TRC pkg/cpu/decode.go:69 > Decoded instruction: &{rawInstruction:596065 BaseInstruction:{OpType:0 Rd:6 ALU:12 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:9} Operand:0 Result:0 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:false}
 Stage=Decode
<nil> TRC pkg/cpu/decode.go:155 > Decoded filled instruction: &{rawInstruction:596065 BaseInstruction:{OpType:0 Rd:6 ALU:12 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:9} Operand:9 Result:0 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=Decode
<nil> TRC pkg/cpu/fetch.go:56 > Fetched instruction: 0x000a1821
 Stage=Fetch
<nil> TRC pkg/cpu/fetch.go:61 > Increasing ProgramCounter to: 3 Stage=Fetch
<nil> TRC pkg/cpu/pipeline.go:67 > canFetch: true

<nil> TRC pkg/cpu/fetch.go:83 > Advancing to next stage with instruction: 0x000a1821 Stage=Fetch
<nil> TRC pkg/cpu/decode.go:170 > Advancing to next stage with instruction: &{rawInstruction:596065 BaseInstruction:{OpType:0 Rd:6 ALU:12 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:9} Operand:9 Result:0 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=Decode
<nil> TRC pkg/cpu/execute.go:292 > Advancing to next stage with instruction: &{rawInstruction:268369 BaseInstruction:{OpType:0 Rd:5 ALU:12 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:4} Operand:4 Result:4 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=Execute
<nil> TRC pkg/cpu/memory.go:118 > Advancing to next stage with instruction: <nil>
 Stage=Memory
<nil> TRC pkg/cpu/writeback.go:88 > Got with instruction: <nil>
 Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:39 > No current instruction to process, returning early Stage=WriteBack
<nil> TRC pkg/cpu/memory.go:56 > Current instruction is not a load/store type, skipping memory stage execution &{rawInstruction:268369 BaseInstruction:{OpType:0 Rd:5 ALU:12 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:4} Operand:4 Result:4 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=Memory
<nil> TRC pkg/cpu/execute.go:103 > ALURI operation result: 9 Stage=Execute
<nil> TRC pkg/cpu/decode.go:69 > Decoded instruction: &{rawInstruction:661537 BaseInstruction:{OpType:0 Rd:2 ALU:12 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:10} Operand:0 Result:0 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:false}
 Stage=Decode
<nil> TRC pkg/cpu/decode.go:155 > Decoded filled instruction: &{rawInstruction:661537 BaseInstruction:{OpType:0 Rd:2 ALU:12 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:10} Operand:10 Result:0 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=Decode
<nil> TRC pkg/cpu/fetch.go:56 > Fetched instruction: 0x001401e1
 Stage=Fetch
<nil> TRC pkg/cpu/fetch.go:61 > Increasing ProgramCounter to: 4 Stage=Fetch
<nil> TRC pkg/cpu/pipeline.go:67 > canFetch: true

<nil> TRC pkg/cpu/fetch.go:83 > Advancing to next stage with instruction: 0x001401e1 Stage=Fetch
<nil> TRC pkg/cpu/decode.go:170 > Advancing to next stage with instruction: &{rawInstruction:661537 BaseInstruction:{OpType:0 Rd:2 ALU:12 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:10} Operand:10 Result:0 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=Decode
<nil> TRC pkg/cpu/execute.go:292 > Advancing to next stage with instruction: &{rawInstruction:596065 BaseInstruction:{OpType:0 Rd:6 ALU:12 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:9} Operand:9 Result:9 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=Execute
<nil> TRC pkg/cpu/memory.go:118 > Advancing to next stage with instruction: &{rawInstruction:268369 BaseInstruction:{OpType:0 Rd:5 ALU:12 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:4} Operand:4 Result:4 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=Memory
<nil> TRC pkg/cpu/writeback.go:88 > Got with instruction: &{rawInstruction:268369 BaseInstruction:{OpType:0 Rd:5 ALU:12 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:4} Operand:4 Result:4 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:43 > Processing instruction: &{rawInstruction:268369 BaseInstruction:{OpType:0 Rd:5 ALU:12 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:4} Operand:4 Result:4 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:65 > Writing back result: 4 to r5
 Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:67 > Unblocked register r5 for write back
 Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:75 > Written back to rdestaux: 0 0
 Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:79 > Write back completed for instruction: &{rawInstruction:268369 BaseInstruction:{OpType:0 Rd:5 ALU:12 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:4} Operand:4 Result:4 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=WriteBack
<nil> TRC pkg/cpu/memory.go:56 > Current instruction is not a load/store type, skipping memory stage execution &{rawInstruction:596065 BaseInstruction:{OpType:0 Rd:6 ALU:12 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:9} Operand:9 Result:9 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=Memory
<nil> TRC pkg/cpu/execute.go:103 > ALURI operation result: 10 Stage=Execute
<nil> TRC pkg/cpu/decode.go:69 > Decoded instruction: &{rawInstruction:1311201 BaseInstruction:{OpType:0 Rd:30 ALU:0 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:20} Operand:0 Result:0 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:false}
 Stage=Decode
<nil> TRC pkg/cpu/decode.go:155 > Decoded filled instruction: &{rawInstruction:1311201 BaseInstruction:{OpType:0 Rd:30 ALU:0 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:20} Operand:20 Result:0 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=Decode
<nil> TRC pkg/cpu/fetch.go:51 > Fetch failed: WAIT_NEXT_LEVEL Stage=Fetch
<nil> TRC pkg/cpu/pipeline.go:67 > canFetch: true

<nil> TRC pkg/cpu/fetch.go:78 > No instruction fetched, cannot advance Stage=Fetch
<nil> TRC pkg/cpu/decode.go:162 > previous stage Fetch is stalled Stage=Decode
<nil> TRC pkg/cpu/decode.go:170 > Advancing to next stage with instruction: &{rawInstruction:1311201 BaseInstruction:{OpType:0 Rd:30 ALU:0 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:20} Operand:20 Result:0 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=Decode
<nil> TRC pkg/cpu/execute.go:292 > Advancing to next stage with instruction: &{rawInstruction:661537 BaseInstruction:{OpType:0 Rd:2 ALU:12 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:10} Operand:10 Result:10 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=Execute
<nil> TRC pkg/cpu/memory.go:118 > Advancing to next stage with instruction: &{rawInstruction:596065 BaseInstruction:{OpType:0 Rd:6 ALU:12 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:9} Operand:9 Result:9 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=Memory
<nil> TRC pkg/cpu/writeback.go:88 > Got with instruction: &{rawInstruction:596065 BaseInstruction:{OpType:0 Rd:6 ALU:12 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:9} Operand:9 Result:9 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:43 > Processing instruction: &{rawInstruction:596065 BaseInstruction:{OpType:0 Rd:6 ALU:12 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:9} Operand:9 Result:9 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:65 > Writing back result: 9 to r6
 Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:67 > Unblocked register r6 for write back
 Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:75 > Written back to rdestaux: 0 0
 Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:79 > Write back completed for instruction: &{rawInstruction:596065 BaseInstruction:{OpType:0 Rd:6 ALU:12 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:9} Operand:9 Result:9 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=WriteBack
<nil> TRC pkg/cpu/memory.go:56 > Current instruction is not a load/store type, skipping memory stage execution &{rawInstruction:661537 BaseInstruction:{OpType:0 Rd:2 ALU:12 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:10} Operand:10 Result:10 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=Memory
<nil> TRC pkg/cpu/execute.go:103 > ALURI operation result: 20 Stage=Execute
<nil> TRC pkg/cpu/decode.go:61 > No current instruction to process, returning early Stage=Decode
<nil> TRC pkg/cpu/fetch.go:51 > Fetch failed: WAIT_NEXT_LEVEL Stage=Fetch
<nil> TRC pkg/cpu/pipeline.go:67 > canFetch: true

<nil> TRC pkg/cpu/fetch.go:78 > No instruction fetched, cannot advance Stage=Fetch
<nil> TRC pkg/cpu/decode.go:162 > previous stage Fetch is stalled Stage=Decode
<nil> TRC pkg/cpu/decode.go:170 > Advancing to next stage with instruction: <nil>
 Stage=Decode
<nil> TRC pkg/cpu/execute.go:292 > Advancing to next stage with instruction: &{rawInstruction:1311201 BaseInstruction:{OpType:0 Rd:30 ALU:0 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:20} Operand:20 Result:20 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=Execute
<nil> TRC pkg/cpu/memory.go:118 > Advancing to next stage with instruction: &{rawInstruction:661537 BaseInstruction:{OpType:0 Rd:2 ALU:12 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:10} Operand:10 Result:10 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=Memory
<nil> TRC pkg/cpu/writeback.go:88 > Got with instruction: &{rawInstruction:661537 BaseInstruction:{OpType:0 Rd:2 ALU:12 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:10} Operand:10 Result:10 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:43 > Processing instruction: &{rawInstruction:661537 BaseInstruction:{OpType:0 Rd:2 ALU:12 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:10} Operand:10 Result:10 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:65 > Writing back result: 10 to r2
 Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:67 > Unblocked register r2 for write back
 Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:75 > Written back to rdestaux: 0 0
 Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:79 > Write back completed for instruction: &{rawInstruction:661537 BaseInstruction:{OpType:0 Rd:2 ALU:12 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:10} Operand:10 Result:10 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=WriteBack
<nil> TRC pkg/cpu/memory.go:56 > Current instruction is not a load/store type, skipping memory stage execution &{rawInstruction:1311201 BaseInstruction:{OpType:0 Rd:30 ALU:0 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:20} Operand:20 Result:20 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=Memory
<nil> TRC pkg/cpu/execute.go:258 > No current instruction to process, returning early Stage=Execute
<nil> TRC pkg/cpu/decode.go:61 > No current instruction to process, returning early Stage=Decode
<nil> TRC pkg/cpu/fetch.go:51 > Fetch failed: WAIT_NEXT_LEVEL Stage=Fetch
<nil> TRC pkg/cpu/pipeline.go:67 > canFetch: true

<nil> TRC pkg/cpu/fetch.go:78 > No instruction fetched, cannot advance Stage=Fetch
<nil> TRC pkg/cpu/decode.go:162 > previous stage Fetch is stalled Stage=Decode
<nil> TRC pkg/cpu/decode.go:170 > Advancing to next stage with instruction: <nil>
 Stage=Decode
<nil> TRC pkg/cpu/execute.go:292 > Advancing to next stage with instruction: <nil>
 Stage=Execute
<nil> TRC pkg/cpu/memory.go:118 > Advancing to next stage with instruction: &{rawInstruction:1311201 BaseInstruction:{OpType:0 Rd:30 ALU:0 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:20} Operand:20 Result:20 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=Memory
<nil> TRC pkg/cpu/writeback.go:88 > Got with instruction: &{rawInstruction:1311201 BaseInstruction:{OpType:0 Rd:30 ALU:0 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:20} Operand:20 Result:20 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:43 > Processing instruction: &{rawInstruction:1311201 BaseInstruction:{OpType:0 Rd:30 ALU:0 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:20} Operand:20 Result:20 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:65 > Writing back result: 20 to r30
 Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:67 > Unblocked register r30 for write back
 Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:75 > Written back to rdestaux: 0 0
 Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:79 > Write back completed for instruction: &{rawInstruction:1311201 BaseInstruction:{OpType:0 Rd:30 ALU:0 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:20} Operand:20 Result:20 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=WriteBack
<nil> TRC pkg/cpu/memory.go:52 > No current instruction to process, returning early Stage=Memory
<nil> TRC pkg/cpu/execute.go:258 > No current instruction to process, returning early Stage=Execute
<nil> TRC pkg/cpu/decode.go:61 > No current instruction to process, returning early Stage=Decode
<nil> TRC pkg/cpu/fetch.go:56 > Fetched instruction: 0x00020041
 Stage=Fetch
<nil> TRC pkg/cpu/fetch.go:61 > Increasing ProgramCounter to: 5 Stage=Fetch
<nil> TRC pkg/cpu/pipeline.go:67 > canFetch: true

<nil> TRC pkg/cpu/fetch.go:83 > Advancing to next stage with instruction: 0x00020041 Stage=Fetch
<nil> TRC pkg/cpu/decode.go:170 > Advancing to next stage with instruction: <nil>
 Stage=Decode
<nil> TRC pkg/cpu/execute.go:292 > Advancing to next stage with instruction: <nil>
 Stage=Execute
<nil> TRC pkg/cpu/memory.go:118 > Advancing to next stage with instruction: <nil>
 Stage=Memory
<nil> TRC pkg/cpu/writeback.go:88 > Got with instruction: <nil>
 Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:39 > No current instruction to process, returning early Stage=WriteBack
<nil> TRC pkg/cpu/memory.go:52 > No current instruction to process, returning early Stage=Memory
<nil> TRC pkg/cpu/execute.go:258 > No current instruction to process, returning early Stage=Execute
<nil> TRC pkg/cpu/decode.go:69 > Decoded instruction: &{rawInstruction:131137 BaseInstruction:{OpType:0 Rd:4 ALU:0 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:2} Operand:0 Result:0 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:false}
 Stage=Decode
<nil> TRC pkg/cpu/decode.go:155 > Decoded filled instruction: &{rawInstruction:131137 BaseInstruction:{OpType:0 Rd:4 ALU:0 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:2} Operand:2 Result:0 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=Decode
<nil> TRC pkg/cpu/fetch.go:56 > Fetched instruction: 0x00010221
 Stage=Fetch
<nil> TRC pkg/cpu/fetch.go:61 > Increasing ProgramCounter to: 6 Stage=Fetch
<nil> TRC pkg/cpu/pipeline.go:67 > canFetch: true

<nil> TRC pkg/cpu/fetch.go:83 > Advancing to next stage with instruction: 0x00010221 Stage=Fetch
<nil> TRC pkg/cpu/decode.go:170 > Advancing to next stage with instruction: &{rawInstruction:131137 BaseInstruction:{OpType:0 Rd:4 ALU:0 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:2} Operand:2 Result:0 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=Decode
<nil> TRC pkg/cpu/execute.go:292 > Advancing to next stage with instruction: <nil>
 Stage=Execute
<nil> TRC pkg/cpu/memory.go:118 > Advancing to next stage with instruction: <nil>
 Stage=Memory
<nil> TRC pkg/cpu/writeback.go:88 > Got with instruction: <nil>
 Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:39 > No current instruction to process, returning early Stage=WriteBack
<nil> TRC pkg/cpu/memory.go:52 > No current instruction to process, returning early Stage=Memory
<nil> TRC pkg/cpu/execute.go:103 > ALURI operation result: 2 Stage=Execute
<nil> TRC pkg/cpu/decode.go:69 > Decoded instruction: &{rawInstruction:66081 BaseInstruction:{OpType:0 Rd:2 ALU:1 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:1} Operand:0 Result:0 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:false}
 Stage=Decode
<nil> TRC pkg/cpu/decode.go:155 > Decoded filled instruction: &{rawInstruction:66081 BaseInstruction:{OpType:0 Rd:2 ALU:1 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:1} Operand:1 Result:10 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=Decode
<nil> TRC pkg/cpu/fetch.go:56 > Fetched instruction: 0x00001c21
 Stage=Fetch
<nil> TRC pkg/cpu/fetch.go:61 > Increasing ProgramCounter to: 7 Stage=Fetch
<nil> TRC pkg/cpu/pipeline.go:67 > canFetch: true

<nil> TRC pkg/cpu/fetch.go:83 > Advancing to next stage with instruction: 0x00001c21 Stage=Fetch
<nil> TRC pkg/cpu/decode.go:170 > Advancing to next stage with instruction: &{rawInstruction:66081 BaseInstruction:{OpType:0 Rd:2 ALU:1 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:1} Operand:1 Result:10 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=Decode
<nil> TRC pkg/cpu/execute.go:292 > Advancing to next stage with instruction: &{rawInstruction:131137 BaseInstruction:{OpType:0 Rd:4 ALU:0 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:2} Operand:2 Result:2 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=Execute
<nil> TRC pkg/cpu/memory.go:118 > Advancing to next stage with instruction: <nil>
 Stage=Memory
<nil> TRC pkg/cpu/writeback.go:88 > Got with instruction: <nil>
 Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:39 > No current instruction to process, returning early Stage=WriteBack
<nil> TRC pkg/cpu/memory.go:56 > Current instruction is not a load/store type, skipping memory stage execution &{rawInstruction:131137 BaseInstruction:{OpType:0 Rd:4 ALU:0 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:2} Operand:2 Result:2 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=Memory
<nil> TRC pkg/cpu/execute.go:103 > ALURI operation result: 9 Stage=Execute
<nil> TRC pkg/cpu/decode.go:69 > Decoded instruction: &{rawInstruction:7201 BaseInstruction:{OpType:0 Rd:2 ALU:14 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:0} Operand:0 Result:0 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:false}
 Stage=Decode
<nil> TRC pkg/cpu/decode.go:75 > Failed to read register r2 -1 Stage=Decode
<nil> TRC pkg/cpu/fetch.go:56 > Fetched instruction: 0x0000026d
 Stage=Fetch
<nil> TRC pkg/cpu/fetch.go:61 > Increasing ProgramCounter to: 8 Stage=Fetch
<nil> TRC pkg/cpu/pipeline.go:67 > canFetch: true

<nil> TRC pkg/cpu/fetch.go:88 > Next stage cannot advance, stalling Stage=Fetch
<nil> TRC pkg/cpu/decode.go:165 > Decode is busy, cannot advance: 1 Stage=Decode
<nil> TRC pkg/cpu/execute.go:284 > previous stage Decode returned stall
 Stage=Execute
<nil> TRC pkg/cpu/execute.go:292 > Advancing to next stage with instruction: &{rawInstruction:66081 BaseInstruction:{OpType:0 Rd:2 ALU:1 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:1} Operand:1 Result:9 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=Execute
<nil> TRC pkg/cpu/memory.go:118 > Advancing to next stage with instruction: &{rawInstruction:131137 BaseInstruction:{OpType:0 Rd:4 ALU:0 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:2} Operand:2 Result:2 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=Memory
<nil> TRC pkg/cpu/writeback.go:88 > Got with instruction: &{rawInstruction:131137 BaseInstruction:{OpType:0 Rd:4 ALU:0 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:2} Operand:2 Result:2 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:43 > Processing instruction: &{rawInstruction:131137 BaseInstruction:{OpType:0 Rd:4 ALU:0 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:2} Operand:2 Result:2 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:65 > Writing back result: 2 to r4
 Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:67 > Unblocked register r4 for write back
 Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:75 > Written back to rdestaux: 0 0
 Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:79 > Write back completed for instruction: &{rawInstruction:131137 BaseInstruction:{OpType:0 Rd:4 ALU:0 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:2} Operand:2 Result:2 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=WriteBack
<nil> TRC pkg/cpu/memory.go:56 > Current instruction is not a load/store type, skipping memory stage execution &{rawInstruction:66081 BaseInstruction:{OpType:0 Rd:2 ALU:1 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:1} Operand:1 Result:9 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=Memory
<nil> TRC pkg/cpu/execute.go:258 > No current instruction to process, returning early Stage=Execute
<nil> TRC pkg/cpu/decode.go:69 > Decoded instruction: &{rawInstruction:7201 BaseInstruction:{OpType:0 Rd:2 ALU:14 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:0} Operand:0 Result:0 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:false}
 Stage=Decode
<nil> TRC pkg/cpu/decode.go:75 > Failed to read register r2 -1 Stage=Decode
<nil> TRC pkg/cpu/fetch.go:44 > Currently have an instruction &{rawInstruction:621 BaseInstruction:{OpType:0 Rd:0 ALU:0 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:0} Operand:0 Result:0 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:false}, skipping fetch Stage=Fetch
<nil> TRC pkg/cpu/pipeline.go:67 > canFetch: true

<nil> TRC pkg/cpu/fetch.go:88 > Next stage cannot advance, stalling Stage=Fetch
<nil> TRC pkg/cpu/decode.go:165 > Decode is busy, cannot advance: 1 Stage=Decode
<nil> TRC pkg/cpu/execute.go:284 > previous stage Decode returned stall
 Stage=Execute
<nil> TRC pkg/cpu/execute.go:292 > Advancing to next stage with instruction: <nil>
 Stage=Execute
<nil> TRC pkg/cpu/memory.go:118 > Advancing to next stage with instruction: &{rawInstruction:66081 BaseInstruction:{OpType:0 Rd:2 ALU:1 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:1} Operand:1 Result:9 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=Memory
<nil> TRC pkg/cpu/writeback.go:88 > Got with instruction: &{rawInstruction:66081 BaseInstruction:{OpType:0 Rd:2 ALU:1 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:1} Operand:1 Result:9 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:43 > Processing instruction: &{rawInstruction:66081 BaseInstruction:{OpType:0 Rd:2 ALU:1 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:1} Operand:1 Result:9 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:65 > Writing back result: 9 to r2
 Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:67 > Unblocked register r2 for write back
 Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:75 > Written back to rdestaux: 0 0
 Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:79 > Write back completed for instruction: &{rawInstruction:66081 BaseInstruction:{OpType:0 Rd:2 ALU:1 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:1} Operand:1 Result:9 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=WriteBack
<nil> TRC pkg/cpu/memory.go:52 > No current instruction to process, returning early Stage=Memory
<nil> TRC pkg/cpu/execute.go:258 > No current instruction to process, returning early Stage=Execute
<nil> TRC pkg/cpu/decode.go:69 > Decoded instruction: &{rawInstruction:7201 BaseInstruction:{OpType:0 Rd:2 ALU:14 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:0} Operand:0 Result:0 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:false}
 Stage=Decode
<nil> TRC pkg/cpu/decode.go:155 > Decoded filled instruction: &{rawInstruction:7201 BaseInstruction:{OpType:0 Rd:2 ALU:14 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:0} Operand:0 Result:9 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=Decode
<nil> TRC pkg/cpu/fetch.go:44 > Currently have an instruction &{rawInstruction:621 BaseInstruction:{OpType:0 Rd:0 ALU:0 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:0} Operand:0 Result:0 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:false}, skipping fetch Stage=Fetch
<nil> TRC pkg/cpu/pipeline.go:67 > canFetch: true

<nil> TRC pkg/cpu/fetch.go:83 > Advancing to next stage with instruction: 0x0000026d Stage=Fetch
<nil> TRC pkg/cpu/decode.go:170 > Advancing to next stage with instruction: &{rawInstruction:7201 BaseInstruction:{OpType:0 Rd:2 ALU:14 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:0} Operand:0 Result:9 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=Decode
<nil> TRC pkg/cpu/execute.go:292 > Advancing to next stage with instruction: <nil>
 Stage=Execute
<nil> TRC pkg/cpu/memory.go:118 > Advancing to next stage with instruction: <nil>
 Stage=Memory
<nil> TRC pkg/cpu/writeback.go:88 > Got with instruction: <nil>
 Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:39 > No current instruction to process, returning early Stage=WriteBack
<nil> TRC pkg/cpu/memory.go:52 > No current instruction to process, returning early Stage=Memory
<nil> TRC pkg/cpu/execute.go:103 > ALURI operation result: 9 Stage=Execute
<nil> TRC pkg/cpu/decode.go:69 > Decoded instruction: &{rawInstruction:621 BaseInstruction:{OpType:3 Rd:0 ALU:0 Rs:0 RMem:6 CtrlFlag:1 CtrlMode:0 MemMode:0 Imm:0} Operand:0 Result:0 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:false}
 Stage=Decode
<nil> TRC pkg/cpu/decode.go:155 > Decoded filled instruction: &{rawInstruction:621 BaseInstruction:{OpType:3 Rd:0 ALU:0 Rs:0 RMem:6 CtrlFlag:1 CtrlMode:0 MemMode:0 Imm:0} Operand:0 Result:0 RDestAux:0 DestMemAddr:9 BranchTaken:false WriteBack:true}
 Stage=Decode
<nil> TRC pkg/cpu/fetch.go:51 > Fetch failed: WAIT_NEXT_LEVEL Stage=Fetch
<nil> TRC pkg/cpu/pipeline.go:67 > canFetch: true

<nil> TRC pkg/cpu/fetch.go:78 > No instruction fetched, cannot advance Stage=Fetch
<nil> TRC pkg/cpu/decode.go:162 > previous stage Fetch is stalled Stage=Decode
<nil> TRC pkg/cpu/decode.go:170 > Advancing to next stage with instruction: &{rawInstruction:621 BaseInstruction:{OpType:3 Rd:0 ALU:0 Rs:0 RMem:6 CtrlFlag:1 CtrlMode:0 MemMode:0 Imm:0} Operand:0 Result:0 RDestAux:0 DestMemAddr:9 BranchTaken:false WriteBack:true}
 Stage=Decode
<nil> TRC pkg/cpu/execute.go:292 > Advancing to next stage with instruction: &{rawInstruction:7201 BaseInstruction:{OpType:0 Rd:2 ALU:14 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:0} Operand:0 Result:9 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:false}
 Stage=Execute
<nil> TRC pkg/cpu/memory.go:118 > Advancing to next stage with instruction: <nil>
 Stage=Memory
<nil> TRC pkg/cpu/writeback.go:88 > Got with instruction: <nil>
 Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:39 > No current instruction to process, returning early Stage=WriteBack
<nil> TRC pkg/cpu/memory.go:56 > Current instruction is not a load/store type, skipping memory stage execution &{rawInstruction:7201 BaseInstruction:{OpType:0 Rd:2 ALU:14 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:0} Operand:0 Result:9 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:false}
 Stage=Memory
<nil> TRC pkg/cpu/execute.go:168 > calculated memory address: 9 Stage=Execute
<nil> TRC pkg/cpu/decode.go:61 > No current instruction to process, returning early Stage=Decode
<nil> TRC pkg/cpu/fetch.go:51 > Fetch failed: WAIT_NEXT_LEVEL Stage=Fetch
<nil> TRC pkg/cpu/pipeline.go:67 > canFetch: true

<nil> TRC pkg/cpu/fetch.go:78 > No instruction fetched, cannot advance Stage=Fetch
<nil> TRC pkg/cpu/decode.go:162 > previous stage Fetch is stalled Stage=Decode
<nil> TRC pkg/cpu/decode.go:170 > Advancing to next stage with instruction: <nil>
 Stage=Decode
<nil> TRC pkg/cpu/execute.go:292 > Advancing to next stage with instruction: &{rawInstruction:621 BaseInstruction:{OpType:3 Rd:0 ALU:0 Rs:0 RMem:6 CtrlFlag:1 CtrlMode:0 MemMode:0 Imm:0} Operand:0 Result:0 RDestAux:0 DestMemAddr:9 BranchTaken:false WriteBack:true}
 Stage=Execute
<nil> TRC pkg/cpu/memory.go:118 > Advancing to next stage with instruction: &{rawInstruction:7201 BaseInstruction:{OpType:0 Rd:2 ALU:14 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:0} Operand:0 Result:9 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:false}
 Stage=Memory
<nil> TRC pkg/cpu/writeback.go:88 > Got with instruction: &{rawInstruction:7201 BaseInstruction:{OpType:0 Rd:2 ALU:14 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:0} Operand:0 Result:9 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:false}
 Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:39 > No current instruction to process, returning early Stage=WriteBack
<nil> TRC pkg/cpu/memory.go:52 > No current instruction to process, returning early Stage=Memory
<nil> TRC pkg/cpu/execute.go:258 > No current instruction to process, returning early Stage=Execute
<nil> TRC pkg/cpu/decode.go:61 > No current instruction to process, returning early Stage=Decode
<nil> TRC pkg/cpu/fetch.go:51 > Fetch failed: WAIT_NEXT_LEVEL Stage=Fetch
<nil> TRC pkg/cpu/pipeline.go:67 > canFetch: true

<nil> TRC pkg/cpu/fetch.go:78 > No instruction fetched, cannot advance Stage=Fetch
<nil> TRC pkg/cpu/decode.go:162 > previous stage Fetch is stalled Stage=Decode
<nil> TRC pkg/cpu/decode.go:170 > Advancing to next stage with instruction: <nil>
 Stage=Decode
<nil> TRC pkg/cpu/execute.go:292 > Advancing to next stage with instruction: <nil>
 Stage=Execute
<nil> TRC pkg/cpu/memory.go:118 > Advancing to next stage with instruction: <nil>
 Stage=Memory
<nil> TRC pkg/cpu/writeback.go:88 > Got with instruction: <nil>
 Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:39 > No current instruction to process, returning early Stage=WriteBack
<nil> TRC pkg/cpu/memory.go:52 > No current instruction to process, returning early Stage=Memory
<nil> TRC pkg/cpu/execute.go:258 > No current instruction to process, returning early Stage=Execute
<nil> TRC pkg/cpu/decode.go:61 > No current instruction to process, returning early Stage=Decode
<nil> TRC pkg/cpu/fetch.go:51 > Fetch failed: WAIT_NEXT_LEVEL Stage=Fetch
<nil> TRC pkg/cpu/pipeline.go:67 > canFetch: true

<nil> TRC pkg/cpu/fetch.go:78 > No instruction fetched, cannot advance Stage=Fetch
<nil> TRC pkg/cpu/decode.go:162 > previous stage Fetch is stalled Stage=Decode
<nil> TRC pkg/cpu/decode.go:170 > Advancing to next stage with instruction: <nil>
 Stage=Decode
<nil> TRC pkg/cpu/execute.go:292 > Advancing to next stage with instruction: <nil>
 Stage=Execute
<nil> TRC pkg/cpu/memory.go:118 > Advancing to next stage with instruction: <nil>
 Stage=Memory
<nil> TRC pkg/cpu/writeback.go:88 > Got with instruction: <nil>
 Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:39 > No current instruction to process, returning early Stage=WriteBack
<nil> TRC pkg/cpu/memory.go:52 > No current instruction to process, returning early Stage=Memory
<nil> TRC pkg/cpu/execute.go:258 > No current instruction to process, returning early Stage=Execute
<nil> TRC pkg/cpu/decode.go:61 > No current instruction to process, returning early Stage=Decode
<nil> TRC pkg/cpu/fetch.go:51 > Fetch failed: WAIT_NEXT_LEVEL Stage=Fetch
<nil> TRC pkg/cpu/pipeline.go:67 > canFetch: true

<nil> TRC pkg/cpu/fetch.go:78 > No instruction fetched, cannot advance Stage=Fetch
<nil> TRC pkg/cpu/decode.go:162 > previous stage Fetch is stalled Stage=Decode
<nil> TRC pkg/cpu/decode.go:170 > Advancing to next stage with instruction: <nil>
 Stage=Decode
<nil> TRC pkg/cpu/execute.go:292 > Advancing to next stage with instruction: <nil>
 Stage=Execute
<nil> TRC pkg/cpu/memory.go:118 > Advancing to next stage with instruction: <nil>
 Stage=Memory
<nil> TRC pkg/cpu/writeback.go:88 > Got with instruction: <nil>
 Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:39 > No current instruction to process, returning early Stage=WriteBack
<nil> TRC pkg/cpu/memory.go:52 > No current instruction to process, returning early Stage=Memory
<nil> TRC pkg/cpu/execute.go:258 > No current instruction to process, returning early Stage=Execute
<nil> TRC pkg/cpu/decode.go:61 > No current instruction to process, returning early Stage=Decode
<nil> TRC pkg/cpu/fetch.go:56 > Fetched instruction: 0x00041851
 Stage=Fetch
<nil> TRC pkg/cpu/fetch.go:61 > Increasing ProgramCounter to: 1 Stage=Fetch
<nil> TRC pkg/cpu/pipeline.go:67 > canFetch: true

<nil> TRC pkg/cpu/fetch.go:83 > Advancing to next stage with instruction: 0x00041851 Stage=Fetch
<nil> TRC pkg/cpu/decode.go:170 > Advancing to next stage with instruction: <nil>
 Stage=Decode
<nil> TRC pkg/cpu/execute.go:292 > Advancing to next stage with instruction: <nil>
 Stage=Execute
<nil> TRC pkg/cpu/memory.go:118 > Advancing to next stage with instruction: <nil>
 Stage=Memory
<nil> TRC pkg/cpu/writeback.go:88 > Got with instruction: <nil>
 Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:39 > No current instruction to process, returning early Stage=WriteBack
<nil> TRC pkg/cpu/memory.go:52 > No current instruction to process, returning early Stage=Memory
<nil> TRC pkg/cpu/execute.go:258 > No current instruction to process, returning early Stage=Execute
<nil> TRC pkg/cpu/decode.go:69 > Decoded instruction: &{rawInstruction:268369 BaseInstruction:{OpType:0 Rd:5 ALU:12 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:4} Operand:0 Result:0 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:false}
 Stage=Decode
<nil> TRC pkg/cpu/decode.go:155 > Decoded filled instruction: &{rawInstruction:268369 BaseInstruction:{OpType:0 Rd:5 ALU:12 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:4} Operand:4 Result:0 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=Decode
<nil> TRC pkg/cpu/fetch.go:56 > Fetched instruction: 0x00091861
 Stage=Fetch
<nil> TRC pkg/cpu/fetch.go:61 > Increasing ProgramCounter to: 2 Stage=Fetch
<nil> TRC pkg/cpu/pipeline.go:67 > canFetch: true

<nil> TRC pkg/cpu/fetch.go:83 > Advancing to next stage with instruction: 0x00091861 Stage=Fetch
<nil> TRC pkg/cpu/decode.go:170 > Advancing to next stage with instruction: &{rawInstruction:268369 BaseInstruction:{OpType:0 Rd:5 ALU:12 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:4} Operand:4 Result:0 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=Decode
<nil> TRC pkg/cpu/execute.go:292 > Advancing to next stage with instruction: <nil>
 Stage=Execute
<nil> TRC pkg/cpu/memory.go:118 > Advancing to next stage with instruction: <nil>
 Stage=Memory
<nil> TRC pkg/cpu/writeback.go:88 > Got with instruction: <nil>
 Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:39 > No current instruction to process, returning early Stage=WriteBack
<nil> TRC pkg/cpu/memory.go:52 > No current instruction to process, returning early Stage=Memory
<nil> TRC pkg/cpu/execute.go:103 > ALURI operation result: 4 Stage=Execute
<nil> TRC pkg/cpu/decode.go:69 > Decoded instruction: &{rawInstruction:596065 BaseInstruction:{OpType:0 Rd:6 ALU:12 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:9} Operand:0 Result:0 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:false}
 Stage=Decode
<nil> TRC pkg/cpu/decode.go:155 > Decoded filled instruction: &{rawInstruction:596065 BaseInstruction:{OpType:0 Rd:6 ALU:12 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:9} Operand:9 Result:0 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=Decode
<nil> TRC pkg/cpu/fetch.go:56 > Fetched instruction: 0x000a1821
 Stage=Fetch
<nil> TRC pkg/cpu/fetch.go:61 > Increasing ProgramCounter to: 3 Stage=Fetch
<nil> TRC pkg/cpu/pipeline.go:67 > canFetch: true

<nil> TRC pkg/cpu/fetch.go:83 > Advancing to next stage with instruction: 0x000a1821 Stage=Fetch
<nil> TRC pkg/cpu/decode.go:170 > Advancing to next stage with instruction: &{rawInstruction:596065 BaseInstruction:{OpType:0 Rd:6 ALU:12 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:9} Operand:9 Result:0 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=Decode
<nil> TRC pkg/cpu/execute.go:292 > Advancing to next stage with instruction: &{rawInstruction:268369 BaseInstruction:{OpType:0 Rd:5 ALU:12 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:4} Operand:4 Result:4 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=Execute
<nil> TRC pkg/cpu/memory.go:118 > Advancing to next stage with instruction: <nil>
 Stage=Memory
<nil> TRC pkg/cpu/writeback.go:88 > Got with instruction: <nil>
 Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:39 > No current instruction to process, returning early Stage=WriteBack
<nil> TRC pkg/cpu/memory.go:56 > Current instruction is not a load/store type, skipping memory stage execution &{rawInstruction:268369 BaseInstruction:{OpType:0 Rd:5 ALU:12 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:4} Operand:4 Result:4 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=Memory
<nil> TRC pkg/cpu/execute.go:103 > ALURI operation result: 9 Stage=Execute
<nil> TRC pkg/cpu/decode.go:69 > Decoded instruction: &{rawInstruction:661537 BaseInstruction:{OpType:0 Rd:2 ALU:12 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:10} Operand:0 Result:0 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:false}
 Stage=Decode
<nil> TRC pkg/cpu/decode.go:155 > Decoded filled instruction: &{rawInstruction:661537 BaseInstruction:{OpType:0 Rd:2 ALU:12 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:10} Operand:10 Result:0 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=Decode
<nil> TRC pkg/cpu/fetch.go:56 > Fetched instruction: 0x001401e1
 Stage=Fetch
<nil> TRC pkg/cpu/fetch.go:61 > Increasing ProgramCounter to: 4 Stage=Fetch
<nil> TRC pkg/cpu/pipeline.go:67 > canFetch: true

<nil> TRC pkg/cpu/fetch.go:83 > Advancing to next stage with instruction: 0x001401e1 Stage=Fetch
<nil> TRC pkg/cpu/decode.go:170 > Advancing to next stage with instruction: &{rawInstruction:661537 BaseInstruction:{OpType:0 Rd:2 ALU:12 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:10} Operand:10 Result:0 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=Decode
<nil> TRC pkg/cpu/execute.go:292 > Advancing to next stage with instruction: &{rawInstruction:596065 BaseInstruction:{OpType:0 Rd:6 ALU:12 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:9} Operand:9 Result:9 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=Execute
<nil> TRC pkg/cpu/memory.go:118 > Advancing to next stage with instruction: &{rawInstruction:268369 BaseInstruction:{OpType:0 Rd:5 ALU:12 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:4} Operand:4 Result:4 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=Memory
<nil> TRC pkg/cpu/writeback.go:88 > Got with instruction: &{rawInstruction:268369 BaseInstruction:{OpType:0 Rd:5 ALU:12 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:4} Operand:4 Result:4 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:43 > Processing instruction: &{rawInstruction:268369 BaseInstruction:{OpType:0 Rd:5 ALU:12 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:4} Operand:4 Result:4 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:65 > Writing back result: 4 to r5
 Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:67 > Unblocked register r5 for write back
 Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:75 > Written back to rdestaux: 0 0
 Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:79 > Write back completed for instruction: &{rawInstruction:268369 BaseInstruction:{OpType:0 Rd:5 ALU:12 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:4} Operand:4 Result:4 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=WriteBack
<nil> TRC pkg/cpu/memory.go:56 > Current instruction is not a load/store type, skipping memory stage execution &{rawInstruction:596065 BaseInstruction:{OpType:0 Rd:6 ALU:12 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:9} Operand:9 Result:9 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=Memory
<nil> TRC pkg/cpu/execute.go:103 > ALURI operation result: 10 Stage=Execute
<nil> TRC pkg/cpu/decode.go:69 > Decoded instruction: &{rawInstruction:1311201 BaseInstruction:{OpType:0 Rd:30 ALU:0 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:20} Operand:0 Result:0 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:false}
 Stage=Decode
<nil> TRC pkg/cpu/decode.go:155 > Decoded filled instruction: &{rawInstruction:1311201 BaseInstruction:{OpType:0 Rd:30 ALU:0 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:20} Operand:20 Result:0 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=Decode
<nil> TRC pkg/cpu/fetch.go:51 > Fetch failed: WAIT_NEXT_LEVEL Stage=Fetch
<nil> TRC pkg/cpu/pipeline.go:67 > canFetch: true

<nil> TRC pkg/cpu/fetch.go:78 > No instruction fetched, cannot advance Stage=Fetch
<nil> TRC pkg/cpu/decode.go:162 > previous stage Fetch is stalled Stage=Decode
<nil> TRC pkg/cpu/decode.go:170 > Advancing to next stage with instruction: &{rawInstruction:1311201 BaseInstruction:{OpType:0 Rd:30 ALU:0 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:20} Operand:20 Result:0 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=Decode
<nil> TRC pkg/cpu/execute.go:292 > Advancing to next stage with instruction: &{rawInstruction:661537 BaseInstruction:{OpType:0 Rd:2 ALU:12 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:10} Operand:10 Result:10 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=Execute
<nil> TRC pkg/cpu/memory.go:118 > Advancing to next stage with instruction: &{rawInstruction:596065 BaseInstruction:{OpType:0 Rd:6 ALU:12 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:9} Operand:9 Result:9 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=Memory
<nil> TRC pkg/cpu/writeback.go:88 > Got with instruction: &{rawInstruction:596065 BaseInstruction:{OpType:0 Rd:6 ALU:12 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:9} Operand:9 Result:9 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:43 > Processing instruction: &{rawInstruction:596065 BaseInstruction:{OpType:0 Rd:6 ALU:12 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:9} Operand:9 Result:9 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:65 > Writing back result: 9 to r6
 Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:67 > Unblocked register r6 for write back
 Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:75 > Written back to rdestaux: 0 0
 Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:79 > Write back completed for instruction: &{rawInstruction:596065 BaseInstruction:{OpType:0 Rd:6 ALU:12 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:9} Operand:9 Result:9 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=WriteBack
<nil> TRC pkg/cpu/memory.go:56 > Current instruction is not a load/store type, skipping memory stage execution &{rawInstruction:661537 BaseInstruction:{OpType:0 Rd:2 ALU:12 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:10} Operand:10 Result:10 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=Memory
<nil> TRC pkg/cpu/execute.go:103 > ALURI operation result: 20 Stage=Execute
<nil> TRC pkg/cpu/decode.go:61 > No current instruction to process, returning early Stage=Decode
<nil> TRC pkg/cpu/fetch.go:51 > Fetch failed: WAIT_NEXT_LEVEL Stage=Fetch
<nil> TRC pkg/cpu/pipeline.go:67 > canFetch: true

<nil> TRC pkg/cpu/fetch.go:78 > No instruction fetched, cannot advance Stage=Fetch
<nil> TRC pkg/cpu/decode.go:162 > previous stage Fetch is stalled Stage=Decode
<nil> TRC pkg/cpu/decode.go:170 > Advancing to next stage with instruction: <nil>
 Stage=Decode
<nil> TRC pkg/cpu/execute.go:292 > Advancing to next stage with instruction: &{rawInstruction:1311201 BaseInstruction:{OpType:0 Rd:30 ALU:0 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:20} Operand:20 Result:20 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=Execute
<nil> TRC pkg/cpu/memory.go:118 > Advancing to next stage with instruction: &{rawInstruction:661537 BaseInstruction:{OpType:0 Rd:2 ALU:12 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:10} Operand:10 Result:10 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=Memory
<nil> TRC pkg/cpu/writeback.go:88 > Got with instruction: &{rawInstruction:661537 BaseInstruction:{OpType:0 Rd:2 ALU:12 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:10} Operand:10 Result:10 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:43 > Processing instruction: &{rawInstruction:661537 BaseInstruction:{OpType:0 Rd:2 ALU:12 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:10} Operand:10 Result:10 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:65 > Writing back result: 10 to r2
 Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:67 > Unblocked register r2 for write back
 Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:75 > Written back to rdestaux: 0 0
 Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:79 > Write back completed for instruction: &{rawInstruction:661537 BaseInstruction:{OpType:0 Rd:2 ALU:12 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:10} Operand:10 Result:10 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=WriteBack
<nil> TRC pkg/cpu/memory.go:56 > Current instruction is not a load/store type, skipping memory stage execution &{rawInstruction:1311201 BaseInstruction:{OpType:0 Rd:30 ALU:0 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:20} Operand:20 Result:20 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=Memory
<nil> TRC pkg/cpu/execute.go:258 > No current instruction to process, returning early Stage=Execute
<nil> TRC pkg/cpu/decode.go:61 > No current instruction to process, returning early Stage=Decode
<nil> TRC pkg/cpu/fetch.go:51 > Fetch failed: WAIT_NEXT_LEVEL Stage=Fetch
<nil> TRC pkg/cpu/pipeline.go:67 > canFetch: true

<nil> TRC pkg/cpu/fetch.go:78 > No instruction fetched, cannot advance Stage=Fetch
<nil> TRC pkg/cpu/decode.go:162 > previous stage Fetch is stalled Stage=Decode
<nil> TRC pkg/cpu/decode.go:170 > Advancing to next stage with instruction: <nil>
 Stage=Decode
<nil> TRC pkg/cpu/execute.go:292 > Advancing to next stage with instruction: <nil>
 Stage=Execute
<nil> TRC pkg/cpu/memory.go:118 > Advancing to next stage with instruction: &{rawInstruction:1311201 BaseInstruction:{OpType:0 Rd:30 ALU:0 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:20} Operand:20 Result:20 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=Memory
<nil> TRC pkg/cpu/writeback.go:88 > Got with instruction: &{rawInstruction:1311201 BaseInstruction:{OpType:0 Rd:30 ALU:0 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:20} Operand:20 Result:20 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:39 > No current instruction to process, returning early Stage=WriteBack
<nil> TRC pkg/cpu/memory.go:52 > No current instruction to process, returning early Stage=Memory
<nil> TRC pkg/cpu/execute.go:258 > No current instruction to process, returning early Stage=Execute
<nil> TRC pkg/cpu/decode.go:61 > No current instruction to process, returning early Stage=Decode
<nil> TRC pkg/cpu/fetch.go:51 > Fetch failed: WAIT_NEXT_LEVEL Stage=Fetch
<nil> TRC pkg/cpu/pipeline.go:67 > canFetch: true

<nil> TRC pkg/cpu/fetch.go:78 > No instruction fetched, cannot advance Stage=Fetch
<nil> TRC pkg/cpu/decode.go:162 > previous stage Fetch is stalled Stage=Decode
<nil> TRC pkg/cpu/decode.go:170 > Advancing to next stage with instruction: <nil>
 Stage=Decode
<nil> TRC pkg/cpu/execute.go:292 > Advancing to next stage with instruction: <nil>
 Stage=Execute
<nil> TRC pkg/cpu/memory.go:118 > Advancing to next stage with instruction: <nil>
 Stage=Memory
<nil> TRC pkg/cpu/writeback.go:88 > Got with instruction: <nil>
 Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:39 > No current instruction to process, returning early Stage=WriteBack
<nil> TRC pkg/cpu/memory.go:52 > No current instruction to process, returning early Stage=Memory
<nil> TRC pkg/cpu/execute.go:258 > No current instruction to process, returning early Stage=Execute
<nil> TRC pkg/cpu/decode.go:61 > No current instruction to process, returning early Stage=Decode
<nil> TRC pkg/cpu/fetch.go:51 > Fetch failed: WAIT_NEXT_LEVEL Stage=Fetch
<nil> TRC pkg/cpu/pipeline.go:67 > canFetch: true

<nil> TRC pkg/cpu/fetch.go:78 > No instruction fetched, cannot advance Stage=Fetch
<nil> TRC pkg/cpu/decode.go:162 > previous stage Fetch is stalled Stage=Decode
<nil> TRC pkg/cpu/decode.go:170 > Advancing to next stage with instruction: <nil>
 Stage=Decode
<nil> TRC pkg/cpu/execute.go:292 > Advancing to next stage with instruction: <nil>
 Stage=Execute
<nil> TRC pkg/cpu/memory.go:118 > Advancing to next stage with instruction: <nil>
 Stage=Memory
<nil> TRC pkg/cpu/writeback.go:88 > Got with instruction: <nil>
 Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:39 > No current instruction to process, returning early Stage=WriteBack
<nil> TRC pkg/cpu/memory.go:52 > No current instruction to process, returning early Stage=Memory
<nil> TRC pkg/cpu/execute.go:258 > No current instruction to process, returning early Stage=Execute
<nil> TRC pkg/cpu/decode.go:61 > No current instruction to process, returning early Stage=Decode
<nil> TRC pkg/cpu/fetch.go:51 > Fetch failed: WAIT_NEXT_LEVEL Stage=Fetch
<nil> TRC pkg/cpu/pipeline.go:67 > canFetch: true

<nil> TRC pkg/cpu/fetch.go:78 > No instruction fetched, cannot advance Stage=Fetch
<nil> TRC pkg/cpu/decode.go:162 > previous stage Fetch is stalled Stage=Decode
<nil> TRC pkg/cpu/decode.go:170 > Advancing to next stage with instruction: <nil>
 Stage=Decode
<nil> TRC pkg/cpu/execute.go:292 > Advancing to next stage with instruction: <nil>
 Stage=Execute
<nil> TRC pkg/cpu/memory.go:118 > Advancing to next stage with instruction: <nil>
 Stage=Memory
<nil> TRC pkg/cpu/writeback.go:88 > Got with instruction: <nil>
 Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:39 > No current instruction to process, returning early Stage=WriteBack
<nil> TRC pkg/cpu/memory.go:52 > No current instruction to process, returning early Stage=Memory
<nil> TRC pkg/cpu/execute.go:258 > No current instruction to process, returning early Stage=Execute
<nil> TRC pkg/cpu/decode.go:61 > No current instruction to process, returning early Stage=Decode
<nil> TRC pkg/cpu/fetch.go:56 > Fetched instruction: 0x00041851
 Stage=Fetch
<nil> TRC pkg/cpu/fetch.go:61 > Increasing ProgramCounter to: 1 Stage=Fetch
<nil> TRC pkg/cpu/pipeline.go:67 > canFetch: true

<nil> TRC pkg/cpu/fetch.go:83 > Advancing to next stage with instruction: 0x00041851 Stage=Fetch
<nil> TRC pkg/cpu/decode.go:170 > Advancing to next stage with instruction: <nil>
 Stage=Decode
<nil> TRC pkg/cpu/execute.go:292 > Advancing to next stage with instruction: <nil>
 Stage=Execute
<nil> TRC pkg/cpu/memory.go:118 > Advancing to next stage with instruction: <nil>
 Stage=Memory
<nil> TRC pkg/cpu/writeback.go:88 > Got with instruction: <nil>
 Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:39 > No current instruction to process, returning early Stage=WriteBack
<nil> TRC pkg/cpu/memory.go:52 > No current instruction to process, returning early Stage=Memory
<nil> TRC pkg/cpu/execute.go:258 > No current instruction to process, returning early Stage=Execute
<nil> TRC pkg/cpu/decode.go:69 > Decoded instruction: &{rawInstruction:268369 BaseInstruction:{OpType:0 Rd:5 ALU:12 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:4} Operand:0 Result:0 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:false}
 Stage=Decode
<nil> TRC pkg/cpu/decode.go:155 > Decoded filled instruction: &{rawInstruction:268369 BaseInstruction:{OpType:0 Rd:5 ALU:12 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:4} Operand:4 Result:0 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=Decode
<nil> TRC pkg/cpu/fetch.go:56 > Fetched instruction: 0x00091861
 Stage=Fetch
<nil> TRC pkg/cpu/fetch.go:61 > Increasing ProgramCounter to: 2 Stage=Fetch
<nil> TRC pkg/cpu/pipeline.go:67 > canFetch: true

<nil> TRC pkg/cpu/fetch.go:83 > Advancing to next stage with instruction: 0x00091861 Stage=Fetch
<nil> TRC pkg/cpu/decode.go:170 > Advancing to next stage with instruction: &{rawInstruction:268369 BaseInstruction:{OpType:0 Rd:5 ALU:12 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:4} Operand:4 Result:0 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=Decode
<nil> TRC pkg/cpu/execute.go:292 > Advancing to next stage with instruction: <nil>
 Stage=Execute
<nil> TRC pkg/cpu/memory.go:118 > Advancing to next stage with instruction: <nil>
 Stage=Memory
<nil> TRC pkg/cpu/writeback.go:88 > Got with instruction: <nil>
 Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:39 > No current instruction to process, returning early Stage=WriteBack
<nil> TRC pkg/cpu/memory.go:52 > No current instruction to process, returning early Stage=Memory
<nil> TRC pkg/cpu/execute.go:103 > ALURI operation result: 4 Stage=Execute
<nil> TRC pkg/cpu/decode.go:69 > Decoded instruction: &{rawInstruction:596065 BaseInstruction:{OpType:0 Rd:6 ALU:12 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:9} Operand:0 Result:0 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:false}
 Stage=Decode
<nil> TRC pkg/cpu/decode.go:155 > Decoded filled instruction: &{rawInstruction:596065 BaseInstruction:{OpType:0 Rd:6 ALU:12 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:9} Operand:9 Result:0 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=Decode
<nil> TRC pkg/cpu/fetch.go:56 > Fetched instruction: 0x000a1821
 Stage=Fetch
<nil> TRC pkg/cpu/fetch.go:61 > Increasing ProgramCounter to: 3 Stage=Fetch
<nil> TRC pkg/cpu/pipeline.go:67 > canFetch: true

<nil> TRC pkg/cpu/fetch.go:83 > Advancing to next stage with instruction: 0x000a1821 Stage=Fetch
<nil> TRC pkg/cpu/decode.go:170 > Advancing to next stage with instruction: &{rawInstruction:596065 BaseInstruction:{OpType:0 Rd:6 ALU:12 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:9} Operand:9 Result:0 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=Decode
<nil> TRC pkg/cpu/execute.go:292 > Advancing to next stage with instruction: &{rawInstruction:268369 BaseInstruction:{OpType:0 Rd:5 ALU:12 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:4} Operand:4 Result:4 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=Execute
<nil> TRC pkg/cpu/memory.go:118 > Advancing to next stage with instruction: <nil>
 Stage=Memory
<nil> TRC pkg/cpu/writeback.go:88 > Got with instruction: <nil>
 Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:39 > No current instruction to process, returning early Stage=WriteBack
<nil> TRC pkg/cpu/memory.go:56 > Current instruction is not a load/store type, skipping memory stage execution &{rawInstruction:268369 BaseInstruction:{OpType:0 Rd:5 ALU:12 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:4} Operand:4 Result:4 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=Memory
<nil> TRC pkg/cpu/execute.go:103 > ALURI operation result: 9 Stage=Execute
<nil> TRC pkg/cpu/decode.go:69 > Decoded instruction: &{rawInstruction:661537 BaseInstruction:{OpType:0 Rd:2 ALU:12 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:10} Operand:0 Result:0 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:false}
 Stage=Decode
<nil> TRC pkg/cpu/decode.go:155 > Decoded filled instruction: &{rawInstruction:661537 BaseInstruction:{OpType:0 Rd:2 ALU:12 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:10} Operand:10 Result:0 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=Decode
<nil> TRC pkg/cpu/fetch.go:56 > Fetched instruction: 0x001401e1
 Stage=Fetch
<nil> TRC pkg/cpu/fetch.go:61 > Increasing ProgramCounter to: 4 Stage=Fetch
<nil> TRC pkg/cpu/pipeline.go:67 > canFetch: true

<nil> TRC pkg/cpu/fetch.go:83 > Advancing to next stage with instruction: 0x001401e1 Stage=Fetch
<nil> TRC pkg/cpu/decode.go:170 > Advancing to next stage with instruction: &{rawInstruction:661537 BaseInstruction:{OpType:0 Rd:2 ALU:12 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:10} Operand:10 Result:0 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=Decode
<nil> TRC pkg/cpu/execute.go:292 > Advancing to next stage with instruction: &{rawInstruction:596065 BaseInstruction:{OpType:0 Rd:6 ALU:12 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:9} Operand:9 Result:9 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=Execute
<nil> TRC pkg/cpu/memory.go:118 > Advancing to next stage with instruction: &{rawInstruction:268369 BaseInstruction:{OpType:0 Rd:5 ALU:12 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:4} Operand:4 Result:4 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=Memory
<nil> TRC pkg/cpu/writeback.go:88 > Got with instruction: &{rawInstruction:268369 BaseInstruction:{OpType:0 Rd:5 ALU:12 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:4} Operand:4 Result:4 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:43 > Processing instruction: &{rawInstruction:268369 BaseInstruction:{OpType:0 Rd:5 ALU:12 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:4} Operand:4 Result:4 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:65 > Writing back result: 4 to r5
 Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:67 > Unblocked register r5 for write back
 Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:75 > Written back to rdestaux: 0 0
 Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:79 > Write back completed for instruction: &{rawInstruction:268369 BaseInstruction:{OpType:0 Rd:5 ALU:12 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:4} Operand:4 Result:4 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=WriteBack
<nil> TRC pkg/cpu/memory.go:56 > Current instruction is not a load/store type, skipping memory stage execution &{rawInstruction:596065 BaseInstruction:{OpType:0 Rd:6 ALU:12 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:9} Operand:9 Result:9 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=Memory
<nil> TRC pkg/cpu/execute.go:103 > ALURI operation result: 10 Stage=Execute
<nil> TRC pkg/cpu/decode.go:69 > Decoded instruction: &{rawInstruction:1311201 BaseInstruction:{OpType:0 Rd:30 ALU:0 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:20} Operand:0 Result:0 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:false}
 Stage=Decode
<nil> TRC pkg/cpu/decode.go:155 > Decoded filled instruction: &{rawInstruction:1311201 BaseInstruction:{OpType:0 Rd:30 ALU:0 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:20} Operand:20 Result:0 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=Decode
<nil> TRC pkg/cpu/fetch.go:51 > Fetch failed: WAIT_NEXT_LEVEL Stage=Fetch
<nil> TRC pkg/cpu/pipeline.go:67 > canFetch: true

<nil> TRC pkg/cpu/fetch.go:78 > No instruction fetched, cannot advance Stage=Fetch
<nil> TRC pkg/cpu/decode.go:162 > previous stage Fetch is stalled Stage=Decode
<nil> TRC pkg/cpu/decode.go:170 > Advancing to next stage with instruction: &{rawInstruction:1311201 BaseInstruction:{OpType:0 Rd:30 ALU:0 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:20} Operand:20 Result:0 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=Decode
<nil> TRC pkg/cpu/execute.go:292 > Advancing to next stage with instruction: &{rawInstruction:661537 BaseInstruction:{OpType:0 Rd:2 ALU:12 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:10} Operand:10 Result:10 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=Execute
<nil> TRC pkg/cpu/memory.go:118 > Advancing to next stage with instruction: &{rawInstruction:596065 BaseInstruction:{OpType:0 Rd:6 ALU:12 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:9} Operand:9 Result:9 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=Memory
<nil> TRC pkg/cpu/writeback.go:88 > Got with instruction: &{rawInstruction:596065 BaseInstruction:{OpType:0 Rd:6 ALU:12 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:9} Operand:9 Result:9 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:43 > Processing instruction: &{rawInstruction:596065 BaseInstruction:{OpType:0 Rd:6 ALU:12 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:9} Operand:9 Result:9 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:65 > Writing back result: 9 to r6
 Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:67 > Unblocked register r6 for write back
 Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:75 > Written back to rdestaux: 0 0
 Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:79 > Write back completed for instruction: &{rawInstruction:596065 BaseInstruction:{OpType:0 Rd:6 ALU:12 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:9} Operand:9 Result:9 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=WriteBack
<nil> TRC pkg/cpu/memory.go:56 > Current instruction is not a load/store type, skipping memory stage execution &{rawInstruction:661537 BaseInstruction:{OpType:0 Rd:2 ALU:12 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:10} Operand:10 Result:10 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=Memory
<nil> TRC pkg/cpu/execute.go:103 > ALURI operation result: 20 Stage=Execute
<nil> TRC pkg/cpu/decode.go:61 > No current instruction to process, returning early Stage=Decode
<nil> TRC pkg/cpu/fetch.go:51 > Fetch failed: WAIT_NEXT_LEVEL Stage=Fetch
<nil> TRC pkg/cpu/pipeline.go:67 > canFetch: true

<nil> TRC pkg/cpu/fetch.go:78 > No instruction fetched, cannot advance Stage=Fetch
<nil> TRC pkg/cpu/decode.go:162 > previous stage Fetch is stalled Stage=Decode
<nil> TRC pkg/cpu/decode.go:170 > Advancing to next stage with instruction: <nil>
 Stage=Decode
<nil> TRC pkg/cpu/execute.go:292 > Advancing to next stage with instruction: &{rawInstruction:1311201 BaseInstruction:{OpType:0 Rd:30 ALU:0 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:20} Operand:20 Result:20 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=Execute
<nil> TRC pkg/cpu/memory.go:118 > Advancing to next stage with instruction: &{rawInstruction:661537 BaseInstruction:{OpType:0 Rd:2 ALU:12 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:10} Operand:10 Result:10 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=Memory
<nil> TRC pkg/cpu/writeback.go:88 > Got with instruction: &{rawInstruction:661537 BaseInstruction:{OpType:0 Rd:2 ALU:12 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:10} Operand:10 Result:10 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:43 > Processing instruction: &{rawInstruction:661537 BaseInstruction:{OpType:0 Rd:2 ALU:12 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:10} Operand:10 Result:10 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:65 > Writing back result: 10 to r2
 Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:67 > Unblocked register r2 for write back
 Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:75 > Written back to rdestaux: 0 0
 Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:79 > Write back completed for instruction: &{rawInstruction:661537 BaseInstruction:{OpType:0 Rd:2 ALU:12 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:10} Operand:10 Result:10 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=WriteBack
<nil> TRC pkg/cpu/memory.go:56 > Current instruction is not a load/store type, skipping memory stage execution &{rawInstruction:1311201 BaseInstruction:{OpType:0 Rd:30 ALU:0 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:20} Operand:20 Result:20 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=Memory
<nil> TRC pkg/cpu/execute.go:258 > No current instruction to process, returning early Stage=Execute
<nil> TRC pkg/cpu/decode.go:61 > No current instruction to process, returning early Stage=Decode
<nil> TRC pkg/cpu/fetch.go:51 > Fetch failed: WAIT_NEXT_LEVEL Stage=Fetch
<nil> TRC pkg/cpu/pipeline.go:67 > canFetch: true

<nil> TRC pkg/cpu/fetch.go:78 > No instruction fetched, cannot advance Stage=Fetch
<nil> TRC pkg/cpu/decode.go:162 > previous stage Fetch is stalled Stage=Decode
<nil> TRC pkg/cpu/decode.go:170 > Advancing to next stage with instruction: <nil>
 Stage=Decode
<nil> TRC pkg/cpu/execute.go:292 > Advancing to next stage with instruction: <nil>
 Stage=Execute
<nil> TRC pkg/cpu/memory.go:118 > Advancing to next stage with instruction: &{rawInstruction:1311201 BaseInstruction:{OpType:0 Rd:30 ALU:0 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:20} Operand:20 Result:20 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=Memory
<nil> TRC pkg/cpu/writeback.go:88 > Got with instruction: &{rawInstruction:1311201 BaseInstruction:{OpType:0 Rd:30 ALU:0 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:20} Operand:20 Result:20 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:43 > Processing instruction: &{rawInstruction:1311201 BaseInstruction:{OpType:0 Rd:30 ALU:0 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:20} Operand:20 Result:20 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:65 > Writing back result: 20 to r30
 Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:67 > Unblocked register r30 for write back
 Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:75 > Written back to rdestaux: 0 0
 Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:79 > Write back completed for instruction: &{rawInstruction:1311201 BaseInstruction:{OpType:0 Rd:30 ALU:0 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:20} Operand:20 Result:20 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=WriteBack
<nil> TRC pkg/cpu/memory.go:52 > No current instruction to process, returning early Stage=Memory
<nil> TRC pkg/cpu/execute.go:258 > No current instruction to process, returning early Stage=Execute
<nil> TRC pkg/cpu/decode.go:61 > No current instruction to process, returning early Stage=Decode
<nil> TRC pkg/cpu/fetch.go:56 > Fetched instruction: 0x00020041
 Stage=Fetch
<nil> TRC pkg/cpu/fetch.go:61 > Increasing ProgramCounter to: 5 Stage=Fetch
<nil> TRC pkg/cpu/pipeline.go:67 > canFetch: true

<nil> TRC pkg/cpu/fetch.go:83 > Advancing to next stage with instruction: 0x00020041 Stage=Fetch
<nil> TRC pkg/cpu/decode.go:170 > Advancing to next stage with instruction: <nil>
 Stage=Decode
<nil> TRC pkg/cpu/execute.go:292 > Advancing to next stage with instruction: <nil>
 Stage=Execute
<nil> TRC pkg/cpu/memory.go:118 > Advancing to next stage with instruction: <nil>
 Stage=Memory
<nil> TRC pkg/cpu/writeback.go:88 > Got with instruction: <nil>
 Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:39 > No current instruction to process, returning early Stage=WriteBack
<nil> TRC pkg/cpu/memory.go:52 > No current instruction to process, returning early Stage=Memory
<nil> TRC pkg/cpu/execute.go:258 > No current instruction to process, returning early Stage=Execute
<nil> TRC pkg/cpu/decode.go:61 > No current instruction to process, returning early Stage=Decode
<nil> TRC pkg/cpu/fetch.go:51 > Fetch failed: WAIT_NEXT_LEVEL Stage=Fetch
<nil> TRC pkg/cpu/pipeline.go:67 > canFetch: true

<nil> TRC pkg/cpu/fetch.go:78 > No instruction fetched, cannot advance Stage=Fetch
<nil> TRC pkg/cpu/decode.go:162 > previous stage Fetch is stalled Stage=Decode
<nil> TRC pkg/cpu/decode.go:170 > Advancing to next stage with instruction: <nil>
 Stage=Decode
<nil> TRC pkg/cpu/execute.go:292 > Advancing to next stage with instruction: <nil>
 Stage=Execute
<nil> TRC pkg/cpu/memory.go:118 > Advancing to next stage with instruction: <nil>
 Stage=Memory
<nil> TRC pkg/cpu/writeback.go:88 > Got with instruction: <nil>
 Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:39 > No current instruction to process, returning early Stage=WriteBack
<nil> TRC pkg/cpu/memory.go:52 > No current instruction to process, returning early Stage=Memory
<nil> TRC pkg/cpu/execute.go:258 > No current instruction to process, returning early Stage=Execute
<nil> TRC pkg/cpu/decode.go:61 > No current instruction to process, returning early Stage=Decode
<nil> TRC pkg/cpu/fetch.go:51 > Fetch failed: WAIT_NEXT_LEVEL Stage=Fetch
<nil> TRC pkg/cpu/pipeline.go:67 > canFetch: true

<nil> TRC pkg/cpu/fetch.go:78 > No instruction fetched, cannot advance Stage=Fetch
<nil> TRC pkg/cpu/decode.go:162 > previous stage Fetch is stalled Stage=Decode
<nil> TRC pkg/cpu/decode.go:170 > Advancing to next stage with instruction: <nil>
 Stage=Decode
<nil> TRC pkg/cpu/execute.go:292 > Advancing to next stage with instruction: <nil>
 Stage=Execute
<nil> TRC pkg/cpu/memory.go:118 > Advancing to next stage with instruction: <nil>
 Stage=Memory
<nil> TRC pkg/cpu/writeback.go:88 > Got with instruction: <nil>
 Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:39 > No current instruction to process, returning early Stage=WriteBack
<nil> TRC pkg/cpu/memory.go:52 > No current instruction to process, returning early Stage=Memory
<nil> TRC pkg/cpu/execute.go:258 > No current instruction to process, returning early Stage=Execute
<nil> TRC pkg/cpu/decode.go:61 > No current instruction to process, returning early Stage=Decode
<nil> TRC pkg/cpu/fetch.go:51 > Fetch failed: WAIT_NEXT_LEVEL Stage=Fetch
<nil> TRC pkg/cpu/pipeline.go:67 > canFetch: true

<nil> TRC pkg/cpu/fetch.go:78 > No instruction fetched, cannot advance Stage=Fetch
<nil> TRC pkg/cpu/decode.go:162 > previous stage Fetch is stalled Stage=Decode
<nil> TRC pkg/cpu/decode.go:170 > Advancing to next stage with instruction: <nil>
 Stage=Decode
<nil> TRC pkg/cpu/execute.go:292 > Advancing to next stage with instruction: <nil>
 Stage=Execute
<nil> TRC pkg/cpu/memory.go:118 > Advancing to next stage with instruction: <nil>
 Stage=Memory
<nil> TRC pkg/cpu/writeback.go:88 > Got with instruction: <nil>
 Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:39 > No current instruction to process, returning early Stage=WriteBack
<nil> TRC pkg/cpu/memory.go:52 > No current instruction to process, returning early Stage=Memory
<nil> TRC pkg/cpu/execute.go:258 > No current instruction to process, returning early Stage=Execute
<nil> TRC pkg/cpu/decode.go:61 > No current instruction to process, returning early Stage=Decode
<nil> TRC pkg/cpu/fetch.go:56 > Fetched instruction: 0x00041851
 Stage=Fetch
<nil> TRC pkg/cpu/fetch.go:61 > Increasing ProgramCounter to: 1 Stage=Fetch
<nil> TRC pkg/cpu/pipeline.go:67 > canFetch: true

<nil> TRC pkg/cpu/fetch.go:83 > Advancing to next stage with instruction: 0x00041851 Stage=Fetch
<nil> TRC pkg/cpu/decode.go:170 > Advancing to next stage with instruction: <nil>
 Stage=Decode
<nil> TRC pkg/cpu/execute.go:292 > Advancing to next stage with instruction: <nil>
 Stage=Execute
<nil> TRC pkg/cpu/memory.go:118 > Advancing to next stage with instruction: <nil>
 Stage=Memory
<nil> TRC pkg/cpu/writeback.go:88 > Got with instruction: <nil>
 Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:39 > No current instruction to process, returning early Stage=WriteBack
<nil> TRC pkg/cpu/memory.go:52 > No current instruction to process, returning early Stage=Memory
<nil> TRC pkg/cpu/execute.go:258 > No current instruction to process, returning early Stage=Execute
<nil> TRC pkg/cpu/decode.go:69 > Decoded instruction: &{rawInstruction:268369 BaseInstruction:{OpType:0 Rd:5 ALU:12 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:4} Operand:0 Result:0 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:false}
 Stage=Decode
<nil> TRC pkg/cpu/decode.go:155 > Decoded filled instruction: &{rawInstruction:268369 BaseInstruction:{OpType:0 Rd:5 ALU:12 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:4} Operand:4 Result:0 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=Decode
<nil> TRC pkg/cpu/fetch.go:56 > Fetched instruction: 0x00091861
 Stage=Fetch
<nil> TRC pkg/cpu/fetch.go:61 > Increasing ProgramCounter to: 2 Stage=Fetch
<nil> TRC pkg/cpu/pipeline.go:67 > canFetch: true

<nil> TRC pkg/cpu/fetch.go:83 > Advancing to next stage with instruction: 0x00091861 Stage=Fetch
<nil> TRC pkg/cpu/decode.go:170 > Advancing to next stage with instruction: &{rawInstruction:268369 BaseInstruction:{OpType:0 Rd:5 ALU:12 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:4} Operand:4 Result:0 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=Decode
<nil> TRC pkg/cpu/execute.go:292 > Advancing to next stage with instruction: <nil>
 Stage=Execute
<nil> TRC pkg/cpu/memory.go:118 > Advancing to next stage with instruction: <nil>
 Stage=Memory
<nil> TRC pkg/cpu/writeback.go:88 > Got with instruction: <nil>
 Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:39 > No current instruction to process, returning early Stage=WriteBack
<nil> TRC pkg/cpu/memory.go:52 > No current instruction to process, returning early Stage=Memory
<nil> TRC pkg/cpu/execute.go:103 > ALURI operation result: 4 Stage=Execute
<nil> TRC pkg/cpu/decode.go:69 > Decoded instruction: &{rawInstruction:596065 BaseInstruction:{OpType:0 Rd:6 ALU:12 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:9} Operand:0 Result:0 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:false}
 Stage=Decode
<nil> TRC pkg/cpu/decode.go:155 > Decoded filled instruction: &{rawInstruction:596065 BaseInstruction:{OpType:0 Rd:6 ALU:12 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:9} Operand:9 Result:0 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=Decode
<nil> TRC pkg/cpu/fetch.go:56 > Fetched instruction: 0x000a1821
 Stage=Fetch
<nil> TRC pkg/cpu/fetch.go:61 > Increasing ProgramCounter to: 3 Stage=Fetch
<nil> TRC pkg/cpu/pipeline.go:67 > canFetch: true

<nil> TRC pkg/cpu/fetch.go:83 > Advancing to next stage with instruction: 0x000a1821 Stage=Fetch
<nil> TRC pkg/cpu/decode.go:170 > Advancing to next stage with instruction: &{rawInstruction:596065 BaseInstruction:{OpType:0 Rd:6 ALU:12 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:9} Operand:9 Result:0 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=Decode
<nil> TRC pkg/cpu/execute.go:292 > Advancing to next stage with instruction: &{rawInstruction:268369 BaseInstruction:{OpType:0 Rd:5 ALU:12 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:4} Operand:4 Result:4 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=Execute
<nil> TRC pkg/cpu/memory.go:118 > Advancing to next stage with instruction: <nil>
 Stage=Memory
<nil> TRC pkg/cpu/writeback.go:88 > Got with instruction: <nil>
 Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:39 > No current instruction to process, returning early Stage=WriteBack
<nil> TRC pkg/cpu/memory.go:56 > Current instruction is not a load/store type, skipping memory stage execution &{rawInstruction:268369 BaseInstruction:{OpType:0 Rd:5 ALU:12 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:4} Operand:4 Result:4 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=Memory
<nil> TRC pkg/cpu/execute.go:103 > ALURI operation result: 9 Stage=Execute
<nil> TRC pkg/cpu/decode.go:69 > Decoded instruction: &{rawInstruction:661537 BaseInstruction:{OpType:0 Rd:2 ALU:12 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:10} Operand:0 Result:0 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:false}
 Stage=Decode
<nil> TRC pkg/cpu/decode.go:155 > Decoded filled instruction: &{rawInstruction:661537 BaseInstruction:{OpType:0 Rd:2 ALU:12 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:10} Operand:10 Result:0 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=Decode
<nil> TRC pkg/cpu/fetch.go:56 > Fetched instruction: 0x001401e1
 Stage=Fetch
<nil> TRC pkg/cpu/fetch.go:61 > Increasing ProgramCounter to: 4 Stage=Fetch
<nil> TRC pkg/cpu/pipeline.go:67 > canFetch: true

<nil> TRC pkg/cpu/fetch.go:83 > Advancing to next stage with instruction: 0x001401e1 Stage=Fetch
<nil> TRC pkg/cpu/decode.go:170 > Advancing to next stage with instruction: &{rawInstruction:661537 BaseInstruction:{OpType:0 Rd:2 ALU:12 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:10} Operand:10 Result:0 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=Decode
<nil> TRC pkg/cpu/execute.go:292 > Advancing to next stage with instruction: &{rawInstruction:596065 BaseInstruction:{OpType:0 Rd:6 ALU:12 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:9} Operand:9 Result:9 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=Execute
<nil> TRC pkg/cpu/memory.go:118 > Advancing to next stage with instruction: &{rawInstruction:268369 BaseInstruction:{OpType:0 Rd:5 ALU:12 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:4} Operand:4 Result:4 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=Memory
<nil> TRC pkg/cpu/writeback.go:88 > Got with instruction: &{rawInstruction:268369 BaseInstruction:{OpType:0 Rd:5 ALU:12 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:4} Operand:4 Result:4 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:43 > Processing instruction: &{rawInstruction:268369 BaseInstruction:{OpType:0 Rd:5 ALU:12 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:4} Operand:4 Result:4 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:65 > Writing back result: 4 to r5
 Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:67 > Unblocked register r5 for write back
 Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:75 > Written back to rdestaux: 0 0
 Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:79 > Write back completed for instruction: &{rawInstruction:268369 BaseInstruction:{OpType:0 Rd:5 ALU:12 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:4} Operand:4 Result:4 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=WriteBack
<nil> TRC pkg/cpu/memory.go:56 > Current instruction is not a load/store type, skipping memory stage execution &{rawInstruction:596065 BaseInstruction:{OpType:0 Rd:6 ALU:12 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:9} Operand:9 Result:9 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=Memory
<nil> TRC pkg/cpu/execute.go:103 > ALURI operation result: 10 Stage=Execute
<nil> TRC pkg/cpu/decode.go:69 > Decoded instruction: &{rawInstruction:1311201 BaseInstruction:{OpType:0 Rd:30 ALU:0 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:20} Operand:0 Result:0 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:false}
 Stage=Decode
<nil> TRC pkg/cpu/decode.go:155 > Decoded filled instruction: &{rawInstruction:1311201 BaseInstruction:{OpType:0 Rd:30 ALU:0 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:20} Operand:20 Result:0 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=Decode
<nil> TRC pkg/cpu/fetch.go:51 > Fetch failed: WAIT_NEXT_LEVEL Stage=Fetch
<nil> TRC pkg/cpu/pipeline.go:67 > canFetch: true

<nil> TRC pkg/cpu/fetch.go:78 > No instruction fetched, cannot advance Stage=Fetch
<nil> TRC pkg/cpu/decode.go:162 > previous stage Fetch is stalled Stage=Decode
<nil> TRC pkg/cpu/decode.go:170 > Advancing to next stage with instruction: &{rawInstruction:1311201 BaseInstruction:{OpType:0 Rd:30 ALU:0 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:20} Operand:20 Result:0 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=Decode
<nil> TRC pkg/cpu/execute.go:292 > Advancing to next stage with instruction: &{rawInstruction:661537 BaseInstruction:{OpType:0 Rd:2 ALU:12 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:10} Operand:10 Result:10 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=Execute
<nil> TRC pkg/cpu/memory.go:118 > Advancing to next stage with instruction: &{rawInstruction:596065 BaseInstruction:{OpType:0 Rd:6 ALU:12 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:9} Operand:9 Result:9 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=Memory
<nil> TRC pkg/cpu/writeback.go:88 > Got with instruction: &{rawInstruction:596065 BaseInstruction:{OpType:0 Rd:6 ALU:12 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:9} Operand:9 Result:9 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:39 > No current instruction to process, returning early Stage=WriteBack
<nil> TRC pkg/cpu/memory.go:52 > No current instruction to process, returning early Stage=Memory
<nil> TRC pkg/cpu/execute.go:258 > No current instruction to process, returning early Stage=Execute
<nil> TRC pkg/cpu/decode.go:61 > No current instruction to process, returning early Stage=Decode
<nil> TRC pkg/cpu/fetch.go:51 > Fetch failed: WAIT_NEXT_LEVEL Stage=Fetch
<nil> TRC pkg/cpu/pipeline.go:67 > canFetch: true

<nil> TRC pkg/cpu/fetch.go:78 > No instruction fetched, cannot advance Stage=Fetch
<nil> TRC pkg/cpu/decode.go:162 > previous stage Fetch is stalled Stage=Decode
<nil> TRC pkg/cpu/decode.go:170 > Advancing to next stage with instruction: <nil>
 Stage=Decode
<nil> TRC pkg/cpu/execute.go:292 > Advancing to next stage with instruction: <nil>
 Stage=Execute
<nil> TRC pkg/cpu/memory.go:118 > Advancing to next stage with instruction: <nil>
 Stage=Memory
<nil> TRC pkg/cpu/writeback.go:88 > Got with instruction: <nil>
 Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:39 > No current instruction to process, returning early Stage=WriteBack
<nil> TRC pkg/cpu/memory.go:52 > No current instruction to process, returning early Stage=Memory
<nil> TRC pkg/cpu/execute.go:258 > No current instruction to process, returning early Stage=Execute
<nil> TRC pkg/cpu/decode.go:61 > No current instruction to process, returning early Stage=Decode
<nil> TRC pkg/cpu/fetch.go:51 > Fetch failed: WAIT_NEXT_LEVEL Stage=Fetch
<nil> TRC pkg/cpu/pipeline.go:67 > canFetch: true

<nil> TRC pkg/cpu/fetch.go:78 > No instruction fetched, cannot advance Stage=Fetch
<nil> TRC pkg/cpu/decode.go:162 > previous stage Fetch is stalled Stage=Decode
<nil> TRC pkg/cpu/decode.go:170 > Advancing to next stage with instruction: <nil>
 Stage=Decode
<nil> TRC pkg/cpu/execute.go:292 > Advancing to next stage with instruction: <nil>
 Stage=Execute
<nil> TRC pkg/cpu/memory.go:118 > Advancing to next stage with instruction: <nil>
 Stage=Memory
<nil> TRC pkg/cpu/writeback.go:88 > Got with instruction: <nil>
 Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:39 > No current instruction to process, returning early Stage=WriteBack
<nil> TRC pkg/cpu/memory.go:52 > No current instruction to process, returning early Stage=Memory
<nil> TRC pkg/cpu/execute.go:258 > No current instruction to process, returning early Stage=Execute
<nil> TRC pkg/cpu/decode.go:61 > No current instruction to process, returning early Stage=Decode
<nil> TRC pkg/cpu/fetch.go:51 > Fetch failed: WAIT_NEXT_LEVEL Stage=Fetch
<nil> TRC pkg/cpu/pipeline.go:67 > canFetch: true

<nil> TRC pkg/cpu/fetch.go:78 > No instruction fetched, cannot advance Stage=Fetch
<nil> TRC pkg/cpu/decode.go:162 > previous stage Fetch is stalled Stage=Decode
<nil> TRC pkg/cpu/decode.go:170 > Advancing to next stage with instruction: <nil>
 Stage=Decode
<nil> TRC pkg/cpu/execute.go:292 > Advancing to next stage with instruction: <nil>
 Stage=Execute
<nil> TRC pkg/cpu/memory.go:118 > Advancing to next stage with instruction: <nil>
 Stage=Memory
<nil> TRC pkg/cpu/writeback.go:88 > Got with instruction: <nil>
 Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:39 > No current instruction to process, returning early Stage=WriteBack
<nil> TRC pkg/cpu/memory.go:52 > No current instruction to process, returning early Stage=Memory
<nil> TRC pkg/cpu/execute.go:258 > No current instruction to process, returning early Stage=Execute
<nil> TRC pkg/cpu/decode.go:61 > No current instruction to process, returning early Stage=Decode
<nil> TRC pkg/cpu/fetch.go:56 > Fetched instruction: 0x00041851
 Stage=Fetch
<nil> TRC pkg/cpu/fetch.go:61 > Increasing ProgramCounter to: 1 Stage=Fetch
<nil> TRC pkg/cpu/pipeline.go:67 > canFetch: true

<nil> TRC pkg/cpu/fetch.go:83 > Advancing to next stage with instruction: 0x00041851 Stage=Fetch
<nil> TRC pkg/cpu/decode.go:170 > Advancing to next stage with instruction: <nil>
 Stage=Decode
<nil> TRC pkg/cpu/execute.go:292 > Advancing to next stage with instruction: <nil>
 Stage=Execute
<nil> TRC pkg/cpu/memory.go:118 > Advancing to next stage with instruction: <nil>
 Stage=Memory
<nil> TRC pkg/cpu/writeback.go:88 > Got with instruction: <nil>
 Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:39 > No current instruction to process, returning early Stage=WriteBack
<nil> TRC pkg/cpu/memory.go:52 > No current instruction to process, returning early Stage=Memory
<nil> TRC pkg/cpu/execute.go:258 > No current instruction to process, returning early Stage=Execute
<nil> TRC pkg/cpu/decode.go:69 > Decoded instruction: &{rawInstruction:268369 BaseInstruction:{OpType:0 Rd:5 ALU:12 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:4} Operand:0 Result:0 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:false}
 Stage=Decode
<nil> TRC pkg/cpu/decode.go:155 > Decoded filled instruction: &{rawInstruction:268369 BaseInstruction:{OpType:0 Rd:5 ALU:12 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:4} Operand:4 Result:0 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=Decode
<nil> TRC pkg/cpu/fetch.go:56 > Fetched instruction: 0x00091861
 Stage=Fetch
<nil> TRC pkg/cpu/fetch.go:61 > Increasing ProgramCounter to: 2 Stage=Fetch
<nil> TRC pkg/cpu/pipeline.go:67 > canFetch: true

<nil> TRC pkg/cpu/fetch.go:83 > Advancing to next stage with instruction: 0x00091861 Stage=Fetch
<nil> TRC pkg/cpu/decode.go:170 > Advancing to next stage with instruction: &{rawInstruction:268369 BaseInstruction:{OpType:0 Rd:5 ALU:12 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:4} Operand:4 Result:0 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=Decode
<nil> TRC pkg/cpu/execute.go:292 > Advancing to next stage with instruction: <nil>
 Stage=Execute
<nil> TRC pkg/cpu/memory.go:118 > Advancing to next stage with instruction: <nil>
 Stage=Memory
<nil> TRC pkg/cpu/writeback.go:88 > Got with instruction: <nil>
 Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:39 > No current instruction to process, returning early Stage=WriteBack
<nil> TRC pkg/cpu/memory.go:52 > No current instruction to process, returning early Stage=Memory
<nil> TRC pkg/cpu/execute.go:103 > ALURI operation result: 4 Stage=Execute
<nil> TRC pkg/cpu/decode.go:69 > Decoded instruction: &{rawInstruction:596065 BaseInstruction:{OpType:0 Rd:6 ALU:12 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:9} Operand:0 Result:0 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:false}
 Stage=Decode
<nil> TRC pkg/cpu/decode.go:155 > Decoded filled instruction: &{rawInstruction:596065 BaseInstruction:{OpType:0 Rd:6 ALU:12 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:9} Operand:9 Result:0 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=Decode
<nil> TRC pkg/cpu/fetch.go:56 > Fetched instruction: 0x000a1821
 Stage=Fetch
<nil> TRC pkg/cpu/fetch.go:61 > Increasing ProgramCounter to: 3 Stage=Fetch
<nil> TRC pkg/cpu/pipeline.go:67 > canFetch: true

<nil> TRC pkg/cpu/fetch.go:83 > Advancing to next stage with instruction: 0x000a1821 Stage=Fetch
<nil> TRC pkg/cpu/decode.go:170 > Advancing to next stage with instruction: &{rawInstruction:596065 BaseInstruction:{OpType:0 Rd:6 ALU:12 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:9} Operand:9 Result:0 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=Decode
<nil> TRC pkg/cpu/execute.go:292 > Advancing to next stage with instruction: &{rawInstruction:268369 BaseInstruction:{OpType:0 Rd:5 ALU:12 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:4} Operand:4 Result:4 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=Execute
<nil> TRC pkg/cpu/memory.go:118 > Advancing to next stage with instruction: <nil>
 Stage=Memory
<nil> TRC pkg/cpu/writeback.go:88 > Got with instruction: <nil>
 Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:39 > No current instruction to process, returning early Stage=WriteBack
<nil> TRC pkg/cpu/memory.go:56 > Current instruction is not a load/store type, skipping memory stage execution &{rawInstruction:268369 BaseInstruction:{OpType:0 Rd:5 ALU:12 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:4} Operand:4 Result:4 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=Memory
<nil> TRC pkg/cpu/execute.go:103 > ALURI operation result: 9 Stage=Execute
<nil> TRC pkg/cpu/decode.go:69 > Decoded instruction: &{rawInstruction:661537 BaseInstruction:{OpType:0 Rd:2 ALU:12 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:10} Operand:0 Result:0 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:false}
 Stage=Decode
<nil> TRC pkg/cpu/decode.go:155 > Decoded filled instruction: &{rawInstruction:661537 BaseInstruction:{OpType:0 Rd:2 ALU:12 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:10} Operand:10 Result:0 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=Decode
<nil> TRC pkg/cpu/fetch.go:56 > Fetched instruction: 0x001401e1
 Stage=Fetch
<nil> TRC pkg/cpu/fetch.go:61 > Increasing ProgramCounter to: 4 Stage=Fetch
<nil> TRC pkg/cpu/pipeline.go:67 > canFetch: true

<nil> TRC pkg/cpu/fetch.go:83 > Advancing to next stage with instruction: 0x001401e1 Stage=Fetch
<nil> TRC pkg/cpu/decode.go:170 > Advancing to next stage with instruction: &{rawInstruction:661537 BaseInstruction:{OpType:0 Rd:2 ALU:12 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:10} Operand:10 Result:0 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=Decode
<nil> TRC pkg/cpu/execute.go:292 > Advancing to next stage with instruction: &{rawInstruction:596065 BaseInstruction:{OpType:0 Rd:6 ALU:12 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:9} Operand:9 Result:9 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=Execute
<nil> TRC pkg/cpu/memory.go:118 > Advancing to next stage with instruction: &{rawInstruction:268369 BaseInstruction:{OpType:0 Rd:5 ALU:12 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:4} Operand:4 Result:4 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=Memory
<nil> TRC pkg/cpu/writeback.go:88 > Got with instruction: &{rawInstruction:268369 BaseInstruction:{OpType:0 Rd:5 ALU:12 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:4} Operand:4 Result:4 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:43 > Processing instruction: &{rawInstruction:268369 BaseInstruction:{OpType:0 Rd:5 ALU:12 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:4} Operand:4 Result:4 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:65 > Writing back result: 4 to r5
 Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:67 > Unblocked register r5 for write back
 Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:75 > Written back to rdestaux: 0 0
 Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:79 > Write back completed for instruction: &{rawInstruction:268369 BaseInstruction:{OpType:0 Rd:5 ALU:12 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:4} Operand:4 Result:4 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=WriteBack
<nil> TRC pkg/cpu/memory.go:56 > Current instruction is not a load/store type, skipping memory stage execution &{rawInstruction:596065 BaseInstruction:{OpType:0 Rd:6 ALU:12 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:9} Operand:9 Result:9 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=Memory
<nil> TRC pkg/cpu/execute.go:103 > ALURI operation result: 10 Stage=Execute
<nil> TRC pkg/cpu/decode.go:69 > Decoded instruction: &{rawInstruction:1311201 BaseInstruction:{OpType:0 Rd:30 ALU:0 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:20} Operand:0 Result:0 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:false}
 Stage=Decode
<nil> TRC pkg/cpu/decode.go:155 > Decoded filled instruction: &{rawInstruction:1311201 BaseInstruction:{OpType:0 Rd:30 ALU:0 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:20} Operand:20 Result:0 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=Decode
<nil> TRC pkg/cpu/fetch.go:51 > Fetch failed: WAIT_NEXT_LEVEL Stage=Fetch
<nil> TRC pkg/cpu/pipeline.go:67 > canFetch: true

<nil> TRC pkg/cpu/fetch.go:78 > No instruction fetched, cannot advance Stage=Fetch
<nil> TRC pkg/cpu/decode.go:162 > previous stage Fetch is stalled Stage=Decode
<nil> TRC pkg/cpu/decode.go:170 > Advancing to next stage with instruction: &{rawInstruction:1311201 BaseInstruction:{OpType:0 Rd:30 ALU:0 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:20} Operand:20 Result:0 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=Decode
<nil> TRC pkg/cpu/execute.go:292 > Advancing to next stage with instruction: &{rawInstruction:661537 BaseInstruction:{OpType:0 Rd:2 ALU:12 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:10} Operand:10 Result:10 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=Execute
<nil> TRC pkg/cpu/memory.go:118 > Advancing to next stage with instruction: &{rawInstruction:596065 BaseInstruction:{OpType:0 Rd:6 ALU:12 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:9} Operand:9 Result:9 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=Memory
<nil> TRC pkg/cpu/writeback.go:88 > Got with instruction: &{rawInstruction:596065 BaseInstruction:{OpType:0 Rd:6 ALU:12 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:9} Operand:9 Result:9 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:43 > Processing instruction: &{rawInstruction:596065 BaseInstruction:{OpType:0 Rd:6 ALU:12 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:9} Operand:9 Result:9 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:65 > Writing back result: 9 to r6
 Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:67 > Unblocked register r6 for write back
 Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:75 > Written back to rdestaux: 0 0
 Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:79 > Write back completed for instruction: &{rawInstruction:596065 BaseInstruction:{OpType:0 Rd:6 ALU:12 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:9} Operand:9 Result:9 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=WriteBack
<nil> TRC pkg/cpu/memory.go:56 > Current instruction is not a load/store type, skipping memory stage execution &{rawInstruction:661537 BaseInstruction:{OpType:0 Rd:2 ALU:12 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:10} Operand:10 Result:10 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=Memory
<nil> TRC pkg/cpu/execute.go:103 > ALURI operation result: 20 Stage=Execute
<nil> TRC pkg/cpu/decode.go:61 > No current instruction to process, returning early Stage=Decode
<nil> TRC pkg/cpu/fetch.go:51 > Fetch failed: WAIT_NEXT_LEVEL Stage=Fetch
<nil> TRC pkg/cpu/pipeline.go:67 > canFetch: true

<nil> TRC pkg/cpu/fetch.go:78 > No instruction fetched, cannot advance Stage=Fetch
<nil> TRC pkg/cpu/decode.go:162 > previous stage Fetch is stalled Stage=Decode
<nil> TRC pkg/cpu/decode.go:170 > Advancing to next stage with instruction: <nil>
 Stage=Decode
<nil> TRC pkg/cpu/execute.go:292 > Advancing to next stage with instruction: &{rawInstruction:1311201 BaseInstruction:{OpType:0 Rd:30 ALU:0 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:20} Operand:20 Result:20 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=Execute
<nil> TRC pkg/cpu/memory.go:118 > Advancing to next stage with instruction: &{rawInstruction:661537 BaseInstruction:{OpType:0 Rd:2 ALU:12 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:10} Operand:10 Result:10 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=Memory
<nil> TRC pkg/cpu/writeback.go:88 > Got with instruction: &{rawInstruction:661537 BaseInstruction:{OpType:0 Rd:2 ALU:12 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:10} Operand:10 Result:10 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:43 > Processing instruction: &{rawInstruction:661537 BaseInstruction:{OpType:0 Rd:2 ALU:12 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:10} Operand:10 Result:10 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:65 > Writing back result: 10 to r2
 Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:67 > Unblocked register r2 for write back
 Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:75 > Written back to rdestaux: 0 0
 Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:79 > Write back completed for instruction: &{rawInstruction:661537 BaseInstruction:{OpType:0 Rd:2 ALU:12 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:10} Operand:10 Result:10 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=WriteBack
<nil> TRC pkg/cpu/memory.go:56 > Current instruction is not a load/store type, skipping memory stage execution &{rawInstruction:1311201 BaseInstruction:{OpType:0 Rd:30 ALU:0 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:20} Operand:20 Result:20 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=Memory
<nil> TRC pkg/cpu/execute.go:258 > No current instruction to process, returning early Stage=Execute
<nil> TRC pkg/cpu/decode.go:61 > No current instruction to process, returning early Stage=Decode
<nil> TRC pkg/cpu/fetch.go:51 > Fetch failed: WAIT_NEXT_LEVEL Stage=Fetch
<nil> TRC pkg/cpu/pipeline.go:67 > canFetch: true

<nil> TRC pkg/cpu/fetch.go:78 > No instruction fetched, cannot advance Stage=Fetch
<nil> TRC pkg/cpu/decode.go:162 > previous stage Fetch is stalled Stage=Decode
<nil> TRC pkg/cpu/decode.go:170 > Advancing to next stage with instruction: <nil>
 Stage=Decode
<nil> TRC pkg/cpu/execute.go:292 > Advancing to next stage with instruction: <nil>
 Stage=Execute
<nil> TRC pkg/cpu/memory.go:118 > Advancing to next stage with instruction: &{rawInstruction:1311201 BaseInstruction:{OpType:0 Rd:30 ALU:0 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:20} Operand:20 Result:20 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=Memory
<nil> TRC pkg/cpu/writeback.go:88 > Got with instruction: &{rawInstruction:1311201 BaseInstruction:{OpType:0 Rd:30 ALU:0 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:20} Operand:20 Result:20 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:43 > Processing instruction: &{rawInstruction:1311201 BaseInstruction:{OpType:0 Rd:30 ALU:0 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:20} Operand:20 Result:20 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:65 > Writing back result: 20 to r30
 Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:67 > Unblocked register r30 for write back
 Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:75 > Written back to rdestaux: 0 0
 Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:79 > Write back completed for instruction: &{rawInstruction:1311201 BaseInstruction:{OpType:0 Rd:30 ALU:0 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:20} Operand:20 Result:20 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=WriteBack
<nil> TRC pkg/cpu/memory.go:52 > No current instruction to process, returning early Stage=Memory
<nil> TRC pkg/cpu/execute.go:258 > No current instruction to process, returning early Stage=Execute
<nil> TRC pkg/cpu/decode.go:61 > No current instruction to process, returning early Stage=Decode
<nil> TRC pkg/cpu/fetch.go:56 > Fetched instruction: 0x00020041
 Stage=Fetch
<nil> TRC pkg/cpu/fetch.go:61 > Increasing ProgramCounter to: 5 Stage=Fetch
<nil> TRC pkg/cpu/pipeline.go:67 > canFetch: true

<nil> TRC pkg/cpu/fetch.go:83 > Advancing to next stage with instruction: 0x00020041 Stage=Fetch
<nil> TRC pkg/cpu/decode.go:170 > Advancing to next stage with instruction: <nil>
 Stage=Decode
<nil> TRC pkg/cpu/execute.go:292 > Advancing to next stage with instruction: <nil>
 Stage=Execute
<nil> TRC pkg/cpu/memory.go:118 > Advancing to next stage with instruction: <nil>
 Stage=Memory
<nil> TRC pkg/cpu/writeback.go:88 > Got with instruction: <nil>
 Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:39 > No current instruction to process, returning early Stage=WriteBack
<nil> TRC pkg/cpu/memory.go:52 > No current instruction to process, returning early Stage=Memory
<nil> TRC pkg/cpu/execute.go:258 > No current instruction to process, returning early Stage=Execute
<nil> TRC pkg/cpu/decode.go:69 > Decoded instruction: &{rawInstruction:131137 BaseInstruction:{OpType:0 Rd:4 ALU:0 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:2} Operand:0 Result:0 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:false}
 Stage=Decode
<nil> TRC pkg/cpu/decode.go:155 > Decoded filled instruction: &{rawInstruction:131137 BaseInstruction:{OpType:0 Rd:4 ALU:0 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:2} Operand:2 Result:0 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=Decode
<nil> TRC pkg/cpu/fetch.go:56 > Fetched instruction: 0x00010221
 Stage=Fetch
<nil> TRC pkg/cpu/fetch.go:61 > Increasing ProgramCounter to: 6 Stage=Fetch
<nil> TRC pkg/cpu/pipeline.go:67 > canFetch: true

<nil> TRC pkg/cpu/fetch.go:83 > Advancing to next stage with instruction: 0x00010221 Stage=Fetch
<nil> TRC pkg/cpu/decode.go:170 > Advancing to next stage with instruction: &{rawInstruction:131137 BaseInstruction:{OpType:0 Rd:4 ALU:0 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:2} Operand:2 Result:0 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=Decode
<nil> TRC pkg/cpu/execute.go:292 > Advancing to next stage with instruction: <nil>
 Stage=Execute
<nil> TRC pkg/cpu/memory.go:118 > Advancing to next stage with instruction: <nil>
 Stage=Memory
<nil> TRC pkg/cpu/writeback.go:88 > Got with instruction: <nil>
 Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:39 > No current instruction to process, returning early Stage=WriteBack
<nil> TRC pkg/cpu/memory.go:52 > No current instruction to process, returning early Stage=Memory
<nil> TRC pkg/cpu/execute.go:103 > ALURI operation result: 2 Stage=Execute
<nil> TRC pkg/cpu/decode.go:69 > Decoded instruction: &{rawInstruction:66081 BaseInstruction:{OpType:0 Rd:2 ALU:1 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:1} Operand:0 Result:0 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:false}
 Stage=Decode
<nil> TRC pkg/cpu/decode.go:155 > Decoded filled instruction: &{rawInstruction:66081 BaseInstruction:{OpType:0 Rd:2 ALU:1 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:1} Operand:1 Result:10 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=Decode
<nil> TRC pkg/cpu/fetch.go:56 > Fetched instruction: 0x00001c21
 Stage=Fetch
<nil> TRC pkg/cpu/fetch.go:61 > Increasing ProgramCounter to: 7 Stage=Fetch
<nil> TRC pkg/cpu/pipeline.go:67 > canFetch: true

<nil> TRC pkg/cpu/fetch.go:83 > Advancing to next stage with instruction: 0x00001c21 Stage=Fetch
<nil> TRC pkg/cpu/decode.go:170 > Advancing to next stage with instruction: &{rawInstruction:66081 BaseInstruction:{OpType:0 Rd:2 ALU:1 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:1} Operand:1 Result:10 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=Decode
<nil> TRC pkg/cpu/execute.go:292 > Advancing to next stage with instruction: &{rawInstruction:131137 BaseInstruction:{OpType:0 Rd:4 ALU:0 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:2} Operand:2 Result:2 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=Execute
<nil> TRC pkg/cpu/memory.go:118 > Advancing to next stage with instruction: <nil>
 Stage=Memory
<nil> TRC pkg/cpu/writeback.go:88 > Got with instruction: <nil>
 Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:39 > No current instruction to process, returning early Stage=WriteBack
<nil> TRC pkg/cpu/memory.go:56 > Current instruction is not a load/store type, skipping memory stage execution &{rawInstruction:131137 BaseInstruction:{OpType:0 Rd:4 ALU:0 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:2} Operand:2 Result:2 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=Memory
<nil> TRC pkg/cpu/execute.go:103 > ALURI operation result: 9 Stage=Execute
<nil> TRC pkg/cpu/decode.go:69 > Decoded instruction: &{rawInstruction:7201 BaseInstruction:{OpType:0 Rd:2 ALU:14 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:0} Operand:0 Result:0 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:false}
 Stage=Decode
<nil> TRC pkg/cpu/decode.go:75 > Failed to read register r2 -1 Stage=Decode
<nil> TRC pkg/cpu/fetch.go:56 > Fetched instruction: 0x0000026d
 Stage=Fetch
<nil> TRC pkg/cpu/fetch.go:61 > Increasing ProgramCounter to: 8 Stage=Fetch
<nil> TRC pkg/cpu/pipeline.go:67 > canFetch: true

<nil> TRC pkg/cpu/fetch.go:88 > Next stage cannot advance, stalling Stage=Fetch
<nil> TRC pkg/cpu/decode.go:165 > Decode is busy, cannot advance: 1 Stage=Decode
<nil> TRC pkg/cpu/execute.go:284 > previous stage Decode returned stall
 Stage=Execute
<nil> TRC pkg/cpu/execute.go:292 > Advancing to next stage with instruction: &{rawInstruction:66081 BaseInstruction:{OpType:0 Rd:2 ALU:1 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:1} Operand:1 Result:9 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=Execute
<nil> TRC pkg/cpu/memory.go:118 > Advancing to next stage with instruction: &{rawInstruction:131137 BaseInstruction:{OpType:0 Rd:4 ALU:0 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:2} Operand:2 Result:2 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=Memory
<nil> TRC pkg/cpu/writeback.go:88 > Got with instruction: &{rawInstruction:131137 BaseInstruction:{OpType:0 Rd:4 ALU:0 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:2} Operand:2 Result:2 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:43 > Processing instruction: &{rawInstruction:131137 BaseInstruction:{OpType:0 Rd:4 ALU:0 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:2} Operand:2 Result:2 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:65 > Writing back result: 2 to r4
 Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:67 > Unblocked register r4 for write back
 Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:75 > Written back to rdestaux: 0 0
 Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:79 > Write back completed for instruction: &{rawInstruction:131137 BaseInstruction:{OpType:0 Rd:4 ALU:0 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:2} Operand:2 Result:2 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=WriteBack
<nil> TRC pkg/cpu/memory.go:56 > Current instruction is not a load/store type, skipping memory stage execution &{rawInstruction:66081 BaseInstruction:{OpType:0 Rd:2 ALU:1 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:1} Operand:1 Result:9 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=Memory
<nil> TRC pkg/cpu/execute.go:258 > No current instruction to process, returning early Stage=Execute
<nil> TRC pkg/cpu/decode.go:69 > Decoded instruction: &{rawInstruction:7201 BaseInstruction:{OpType:0 Rd:2 ALU:14 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:0} Operand:0 Result:0 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:false}
 Stage=Decode
<nil> TRC pkg/cpu/decode.go:75 > Failed to read register r2 -1 Stage=Decode
<nil> TRC pkg/cpu/fetch.go:44 > Currently have an instruction &{rawInstruction:621 BaseInstruction:{OpType:0 Rd:0 ALU:0 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:0} Operand:0 Result:0 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:false}, skipping fetch Stage=Fetch
<nil> TRC pkg/cpu/pipeline.go:67 > canFetch: true

<nil> TRC pkg/cpu/fetch.go:88 > Next stage cannot advance, stalling Stage=Fetch
<nil> TRC pkg/cpu/decode.go:165 > Decode is busy, cannot advance: 1 Stage=Decode
<nil> TRC pkg/cpu/execute.go:284 > previous stage Decode returned stall
 Stage=Execute
<nil> TRC pkg/cpu/execute.go:292 > Advancing to next stage with instruction: <nil>
 Stage=Execute
<nil> TRC pkg/cpu/memory.go:118 > Advancing to next stage with instruction: &{rawInstruction:66081 BaseInstruction:{OpType:0 Rd:2 ALU:1 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:1} Operand:1 Result:9 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=Memory
<nil> TRC pkg/cpu/writeback.go:88 > Got with instruction: &{rawInstruction:66081 BaseInstruction:{OpType:0 Rd:2 ALU:1 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:1} Operand:1 Result:9 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:43 > Processing instruction: &{rawInstruction:66081 BaseInstruction:{OpType:0 Rd:2 ALU:1 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:1} Operand:1 Result:9 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:65 > Writing back result: 9 to r2
 Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:67 > Unblocked register r2 for write back
 Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:75 > Written back to rdestaux: 0 0
 Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:79 > Write back completed for instruction: &{rawInstruction:66081 BaseInstruction:{OpType:0 Rd:2 ALU:1 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:1} Operand:1 Result:9 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=WriteBack
<nil> TRC pkg/cpu/memory.go:52 > No current instruction to process, returning early Stage=Memory
<nil> TRC pkg/cpu/execute.go:258 > No current instruction to process, returning early Stage=Execute
<nil> TRC pkg/cpu/decode.go:69 > Decoded instruction: &{rawInstruction:7201 BaseInstruction:{OpType:0 Rd:2 ALU:14 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:0} Operand:0 Result:0 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:false}
 Stage=Decode
<nil> TRC pkg/cpu/decode.go:155 > Decoded filled instruction: &{rawInstruction:7201 BaseInstruction:{OpType:0 Rd:2 ALU:14 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:0} Operand:0 Result:9 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=Decode
<nil> TRC pkg/cpu/fetch.go:44 > Currently have an instruction &{rawInstruction:621 BaseInstruction:{OpType:0 Rd:0 ALU:0 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:0} Operand:0 Result:0 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:false}, skipping fetch Stage=Fetch
<nil> TRC pkg/cpu/pipeline.go:67 > canFetch: true

<nil> TRC pkg/cpu/fetch.go:83 > Advancing to next stage with instruction: 0x0000026d Stage=Fetch
<nil> TRC pkg/cpu/decode.go:170 > Advancing to next stage with instruction: &{rawInstruction:7201 BaseInstruction:{OpType:0 Rd:2 ALU:14 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:0} Operand:0 Result:9 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=Decode
<nil> TRC pkg/cpu/execute.go:292 > Advancing to next stage with instruction: <nil>
 Stage=Execute
<nil> TRC pkg/cpu/memory.go:118 > Advancing to next stage with instruction: <nil>
 Stage=Memory
<nil> TRC pkg/cpu/writeback.go:88 > Got with instruction: <nil>
 Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:39 > No current instruction to process, returning early Stage=WriteBack
<nil> TRC pkg/cpu/memory.go:52 > No current instruction to process, returning early Stage=Memory
<nil> TRC pkg/cpu/execute.go:258 > No current instruction to process, returning early Stage=Execute
<nil> TRC pkg/cpu/decode.go:61 > No current instruction to process, returning early Stage=Decode
<nil> TRC pkg/cpu/fetch.go:51 > Fetch failed: WAIT_NEXT_LEVEL Stage=Fetch
<nil> TRC pkg/cpu/pipeline.go:67 > canFetch: true

<nil> TRC pkg/cpu/fetch.go:78 > No instruction fetched, cannot advance Stage=Fetch
<nil> TRC pkg/cpu/decode.go:162 > previous stage Fetch is stalled Stage=Decode
<nil> TRC pkg/cpu/decode.go:170 > Advancing to next stage with instruction: <nil>
 Stage=Decode
<nil> TRC pkg/cpu/execute.go:292 > Advancing to next stage with instruction: <nil>
 Stage=Execute
<nil> TRC pkg/cpu/memory.go:118 > Advancing to next stage with instruction: <nil>
 Stage=Memory
<nil> TRC pkg/cpu/writeback.go:88 > Got with instruction: <nil>
 Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:39 > No current instruction to process, returning early Stage=WriteBack
<nil> TRC pkg/cpu/memory.go:52 > No current instruction to process, returning early Stage=Memory
<nil> TRC pkg/cpu/execute.go:258 > No current instruction to process, returning early Stage=Execute
<nil> TRC pkg/cpu/decode.go:61 > No current instruction to process, returning early Stage=Decode
<nil> TRC pkg/cpu/fetch.go:51 > Fetch failed: WAIT_NEXT_LEVEL Stage=Fetch
<nil> TRC pkg/cpu/pipeline.go:67 > canFetch: true

<nil> TRC pkg/cpu/fetch.go:78 > No instruction fetched, cannot advance Stage=Fetch
<nil> TRC pkg/cpu/decode.go:162 > previous stage Fetch is stalled Stage=Decode
<nil> TRC pkg/cpu/decode.go:170 > Advancing to next stage with instruction: <nil>
 Stage=Decode
<nil> TRC pkg/cpu/execute.go:292 > Advancing to next stage with instruction: <nil>
 Stage=Execute
<nil> TRC pkg/cpu/memory.go:118 > Advancing to next stage with instruction: <nil>
 Stage=Memory
<nil> TRC pkg/cpu/writeback.go:88 > Got with instruction: <nil>
 Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:39 > No current instruction to process, returning early Stage=WriteBack
<nil> TRC pkg/cpu/memory.go:52 > No current instruction to process, returning early Stage=Memory
<nil> TRC pkg/cpu/execute.go:258 > No current instruction to process, returning early Stage=Execute
<nil> TRC pkg/cpu/decode.go:61 > No current instruction to process, returning early Stage=Decode
<nil> TRC pkg/cpu/fetch.go:51 > Fetch failed: WAIT_NEXT_LEVEL Stage=Fetch
<nil> TRC pkg/cpu/pipeline.go:67 > canFetch: true

<nil> TRC pkg/cpu/fetch.go:78 > No instruction fetched, cannot advance Stage=Fetch
<nil> TRC pkg/cpu/decode.go:162 > previous stage Fetch is stalled Stage=Decode
<nil> TRC pkg/cpu/decode.go:170 > Advancing to next stage with instruction: <nil>
 Stage=Decode
<nil> TRC pkg/cpu/execute.go:292 > Advancing to next stage with instruction: <nil>
 Stage=Execute
<nil> TRC pkg/cpu/memory.go:118 > Advancing to next stage with instruction: <nil>
 Stage=Memory
<nil> TRC pkg/cpu/writeback.go:88 > Got with instruction: <nil>
 Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:39 > No current instruction to process, returning early Stage=WriteBack
<nil> TRC pkg/cpu/memory.go:52 > No current instruction to process, returning early Stage=Memory
<nil> TRC pkg/cpu/execute.go:258 > No current instruction to process, returning early Stage=Execute
<nil> TRC pkg/cpu/decode.go:61 > No current instruction to process, returning early Stage=Decode
<nil> TRC pkg/cpu/fetch.go:56 > Fetched instruction: 0x00041851
 Stage=Fetch
<nil> TRC pkg/cpu/fetch.go:61 > Increasing ProgramCounter to: 1 Stage=Fetch
<nil> TRC pkg/cpu/pipeline.go:67 > canFetch: true

<nil> TRC pkg/cpu/fetch.go:83 > Advancing to next stage with instruction: 0x00041851 Stage=Fetch
<nil> TRC pkg/cpu/decode.go:170 > Advancing to next stage with instruction: <nil>
 Stage=Decode
<nil> TRC pkg/cpu/execute.go:292 > Advancing to next stage with instruction: <nil>
 Stage=Execute
<nil> TRC pkg/cpu/memory.go:118 > Advancing to next stage with instruction: <nil>
 Stage=Memory
<nil> TRC pkg/cpu/writeback.go:88 > Got with instruction: <nil>
 Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:39 > No current instruction to process, returning early Stage=WriteBack
<nil> TRC pkg/cpu/memory.go:52 > No current instruction to process, returning early Stage=Memory
<nil> TRC pkg/cpu/execute.go:258 > No current instruction to process, returning early Stage=Execute
<nil> TRC pkg/cpu/decode.go:69 > Decoded instruction: &{rawInstruction:268369 BaseInstruction:{OpType:0 Rd:5 ALU:12 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:4} Operand:0 Result:0 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:false}
 Stage=Decode
<nil> TRC pkg/cpu/decode.go:155 > Decoded filled instruction: &{rawInstruction:268369 BaseInstruction:{OpType:0 Rd:5 ALU:12 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:4} Operand:4 Result:0 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=Decode
<nil> TRC pkg/cpu/fetch.go:56 > Fetched instruction: 0x00091861
 Stage=Fetch
<nil> TRC pkg/cpu/fetch.go:61 > Increasing ProgramCounter to: 2 Stage=Fetch
<nil> TRC pkg/cpu/pipeline.go:67 > canFetch: true

<nil> TRC pkg/cpu/fetch.go:83 > Advancing to next stage with instruction: 0x00091861 Stage=Fetch
<nil> TRC pkg/cpu/decode.go:170 > Advancing to next stage with instruction: &{rawInstruction:268369 BaseInstruction:{OpType:0 Rd:5 ALU:12 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:4} Operand:4 Result:0 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=Decode
<nil> TRC pkg/cpu/execute.go:292 > Advancing to next stage with instruction: <nil>
 Stage=Execute
<nil> TRC pkg/cpu/memory.go:118 > Advancing to next stage with instruction: <nil>
 Stage=Memory
<nil> TRC pkg/cpu/writeback.go:88 > Got with instruction: <nil>
 Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:39 > No current instruction to process, returning early Stage=WriteBack
<nil> TRC pkg/cpu/memory.go:52 > No current instruction to process, returning early Stage=Memory
<nil> TRC pkg/cpu/execute.go:103 > ALURI operation result: 4 Stage=Execute
<nil> TRC pkg/cpu/decode.go:69 > Decoded instruction: &{rawInstruction:596065 BaseInstruction:{OpType:0 Rd:6 ALU:12 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:9} Operand:0 Result:0 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:false}
 Stage=Decode
<nil> TRC pkg/cpu/decode.go:155 > Decoded filled instruction: &{rawInstruction:596065 BaseInstruction:{OpType:0 Rd:6 ALU:12 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:9} Operand:9 Result:0 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=Decode
<nil> TRC pkg/cpu/fetch.go:56 > Fetched instruction: 0x000a1821
 Stage=Fetch
<nil> TRC pkg/cpu/fetch.go:61 > Increasing ProgramCounter to: 3 Stage=Fetch
<nil> TRC pkg/cpu/pipeline.go:67 > canFetch: true

<nil> TRC pkg/cpu/fetch.go:83 > Advancing to next stage with instruction: 0x000a1821 Stage=Fetch
<nil> TRC pkg/cpu/decode.go:170 > Advancing to next stage with instruction: &{rawInstruction:596065 BaseInstruction:{OpType:0 Rd:6 ALU:12 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:9} Operand:9 Result:0 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=Decode
<nil> TRC pkg/cpu/execute.go:292 > Advancing to next stage with instruction: &{rawInstruction:268369 BaseInstruction:{OpType:0 Rd:5 ALU:12 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:4} Operand:4 Result:4 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=Execute
<nil> TRC pkg/cpu/memory.go:118 > Advancing to next stage with instruction: <nil>
 Stage=Memory
<nil> TRC pkg/cpu/writeback.go:88 > Got with instruction: <nil>
 Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:39 > No current instruction to process, returning early Stage=WriteBack
<nil> TRC pkg/cpu/memory.go:52 > No current instruction to process, returning early Stage=Memory
<nil> TRC pkg/cpu/execute.go:258 > No current instruction to process, returning early Stage=Execute
<nil> TRC pkg/cpu/decode.go:61 > No current instruction to process, returning early Stage=Decode
<nil> TRC pkg/cpu/fetch.go:51 > Fetch failed: WAIT_NEXT_LEVEL Stage=Fetch
<nil> TRC pkg/cpu/pipeline.go:67 > canFetch: true

<nil> TRC pkg/cpu/fetch.go:78 > No instruction fetched, cannot advance Stage=Fetch
<nil> TRC pkg/cpu/decode.go:162 > previous stage Fetch is stalled Stage=Decode
<nil> TRC pkg/cpu/decode.go:170 > Advancing to next stage with instruction: <nil>
 Stage=Decode
<nil> TRC pkg/cpu/execute.go:292 > Advancing to next stage with instruction: <nil>
 Stage=Execute
<nil> TRC pkg/cpu/memory.go:118 > Advancing to next stage with instruction: <nil>
 Stage=Memory
<nil> TRC pkg/cpu/writeback.go:88 > Got with instruction: <nil>
 Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:39 > No current instruction to process, returning early Stage=WriteBack
<nil> TRC pkg/cpu/memory.go:52 > No current instruction to process, returning early Stage=Memory
<nil> TRC pkg/cpu/execute.go:258 > No current instruction to process, returning early Stage=Execute
<nil> TRC pkg/cpu/decode.go:61 > No current instruction to process, returning early Stage=Decode
<nil> TRC pkg/cpu/fetch.go:51 > Fetch failed: WAIT_NEXT_LEVEL Stage=Fetch
<nil> TRC pkg/cpu/pipeline.go:67 > canFetch: true

<nil> TRC pkg/cpu/fetch.go:78 > No instruction fetched, cannot advance Stage=Fetch
<nil> TRC pkg/cpu/decode.go:162 > previous stage Fetch is stalled Stage=Decode
<nil> TRC pkg/cpu/decode.go:170 > Advancing to next stage with instruction: <nil>
 Stage=Decode
<nil> TRC pkg/cpu/execute.go:292 > Advancing to next stage with instruction: <nil>
 Stage=Execute
<nil> TRC pkg/cpu/memory.go:118 > Advancing to next stage with instruction: <nil>
 Stage=Memory
<nil> TRC pkg/cpu/writeback.go:88 > Got with instruction: <nil>
 Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:39 > No current instruction to process, returning early Stage=WriteBack
<nil> TRC pkg/cpu/memory.go:52 > No current instruction to process, returning early Stage=Memory
<nil> TRC pkg/cpu/execute.go:258 > No current instruction to process, returning early Stage=Execute
<nil> TRC pkg/cpu/decode.go:61 > No current instruction to process, returning early Stage=Decode
<nil> TRC pkg/cpu/fetch.go:51 > Fetch failed: WAIT_NEXT_LEVEL Stage=Fetch
<nil> TRC pkg/cpu/pipeline.go:67 > canFetch: true

<nil> TRC pkg/cpu/fetch.go:78 > No instruction fetched, cannot advance Stage=Fetch
<nil> TRC pkg/cpu/decode.go:162 > previous stage Fetch is stalled Stage=Decode
<nil> TRC pkg/cpu/decode.go:170 > Advancing to next stage with instruction: <nil>
 Stage=Decode
<nil> TRC pkg/cpu/execute.go:292 > Advancing to next stage with instruction: <nil>
 Stage=Execute
<nil> TRC pkg/cpu/memory.go:118 > Advancing to next stage with instruction: <nil>
 Stage=Memory
<nil> TRC pkg/cpu/writeback.go:88 > Got with instruction: <nil>
 Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:39 > No current instruction to process, returning early Stage=WriteBack
<nil> TRC pkg/cpu/memory.go:52 > No current instruction to process, returning early Stage=Memory
<nil> TRC pkg/cpu/execute.go:258 > No current instruction to process, returning early Stage=Execute
<nil> TRC pkg/cpu/decode.go:61 > No current instruction to process, returning early Stage=Decode
<nil> TRC pkg/cpu/fetch.go:56 > Fetched instruction: 0x00041851
 Stage=Fetch
<nil> TRC pkg/cpu/fetch.go:61 > Increasing ProgramCounter to: 1 Stage=Fetch
<nil> TRC pkg/cpu/pipeline.go:67 > canFetch: true

<nil> TRC pkg/cpu/fetch.go:83 > Advancing to next stage with instruction: 0x00041851 Stage=Fetch
<nil> TRC pkg/cpu/decode.go:170 > Advancing to next stage with instruction: <nil>
 Stage=Decode
<nil> TRC pkg/cpu/execute.go:292 > Advancing to next stage with instruction: <nil>
 Stage=Execute
<nil> TRC pkg/cpu/memory.go:118 > Advancing to next stage with instruction: <nil>
 Stage=Memory
<nil> TRC pkg/cpu/writeback.go:88 > Got with instruction: <nil>
 Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:39 > No current instruction to process, returning early Stage=WriteBack
<nil> TRC pkg/cpu/memory.go:52 > No current instruction to process, returning early Stage=Memory
<nil> TRC pkg/cpu/execute.go:258 > No current instruction to process, returning early Stage=Execute
<nil> TRC pkg/cpu/decode.go:69 > Decoded instruction: &{rawInstruction:268369 BaseInstruction:{OpType:0 Rd:5 ALU:12 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:4} Operand:0 Result:0 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:false}
 Stage=Decode
<nil> TRC pkg/cpu/decode.go:155 > Decoded filled instruction: &{rawInstruction:268369 BaseInstruction:{OpType:0 Rd:5 ALU:12 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:4} Operand:4 Result:0 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=Decode
<nil> TRC pkg/cpu/fetch.go:56 > Fetched instruction: 0x00091861
 Stage=Fetch
<nil> TRC pkg/cpu/fetch.go:61 > Increasing ProgramCounter to: 2 Stage=Fetch
<nil> TRC pkg/cpu/pipeline.go:67 > canFetch: true

<nil> TRC pkg/cpu/fetch.go:83 > Advancing to next stage with instruction: 0x00091861 Stage=Fetch
<nil> TRC pkg/cpu/decode.go:170 > Advancing to next stage with instruction: &{rawInstruction:268369 BaseInstruction:{OpType:0 Rd:5 ALU:12 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:4} Operand:4 Result:0 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=Decode
<nil> TRC pkg/cpu/execute.go:292 > Advancing to next stage with instruction: <nil>
 Stage=Execute
<nil> TRC pkg/cpu/memory.go:118 > Advancing to next stage with instruction: <nil>
 Stage=Memory
<nil> TRC pkg/cpu/writeback.go:88 > Got with instruction: <nil>
 Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:39 > No current instruction to process, returning early Stage=WriteBack
<nil> TRC pkg/cpu/memory.go:52 > No current instruction to process, returning early Stage=Memory
<nil> TRC pkg/cpu/execute.go:103 > ALURI operation result: 4 Stage=Execute
<nil> TRC pkg/cpu/decode.go:69 > Decoded instruction: &{rawInstruction:596065 BaseInstruction:{OpType:0 Rd:6 ALU:12 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:9} Operand:0 Result:0 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:false}
 Stage=Decode
<nil> TRC pkg/cpu/decode.go:155 > Decoded filled instruction: &{rawInstruction:596065 BaseInstruction:{OpType:0 Rd:6 ALU:12 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:9} Operand:9 Result:0 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=Decode
<nil> TRC pkg/cpu/fetch.go:56 > Fetched instruction: 0x000a1821
 Stage=Fetch
<nil> TRC pkg/cpu/fetch.go:61 > Increasing ProgramCounter to: 3 Stage=Fetch
<nil> TRC pkg/cpu/pipeline.go:67 > canFetch: true

<nil> TRC pkg/cpu/fetch.go:83 > Advancing to next stage with instruction: 0x000a1821 Stage=Fetch
<nil> TRC pkg/cpu/decode.go:170 > Advancing to next stage with instruction: &{rawInstruction:596065 BaseInstruction:{OpType:0 Rd:6 ALU:12 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:9} Operand:9 Result:0 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=Decode
<nil> TRC pkg/cpu/execute.go:292 > Advancing to next stage with instruction: &{rawInstruction:268369 BaseInstruction:{OpType:0 Rd:5 ALU:12 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:4} Operand:4 Result:4 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=Execute
<nil> TRC pkg/cpu/memory.go:118 > Advancing to next stage with instruction: <nil>
 Stage=Memory
<nil> TRC pkg/cpu/writeback.go:88 > Got with instruction: <nil>
 Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:39 > No current instruction to process, returning early Stage=WriteBack
<nil> TRC pkg/cpu/memory.go:56 > Current instruction is not a load/store type, skipping memory stage execution &{rawInstruction:268369 BaseInstruction:{OpType:0 Rd:5 ALU:12 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:4} Operand:4 Result:4 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=Memory
<nil> TRC pkg/cpu/execute.go:103 > ALURI operation result: 9 Stage=Execute
<nil> TRC pkg/cpu/decode.go:69 > Decoded instruction: &{rawInstruction:661537 BaseInstruction:{OpType:0 Rd:2 ALU:12 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:10} Operand:0 Result:0 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:false}
 Stage=Decode
<nil> TRC pkg/cpu/decode.go:155 > Decoded filled instruction: &{rawInstruction:661537 BaseInstruction:{OpType:0 Rd:2 ALU:12 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:10} Operand:10 Result:0 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=Decode
<nil> TRC pkg/cpu/fetch.go:56 > Fetched instruction: 0x001401e1
 Stage=Fetch
<nil> TRC pkg/cpu/fetch.go:61 > Increasing ProgramCounter to: 4 Stage=Fetch
<nil> TRC pkg/cpu/pipeline.go:67 > canFetch: true

<nil> TRC pkg/cpu/fetch.go:83 > Advancing to next stage with instruction: 0x001401e1 Stage=Fetch
<nil> TRC pkg/cpu/decode.go:170 > Advancing to next stage with instruction: &{rawInstruction:661537 BaseInstruction:{OpType:0 Rd:2 ALU:12 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:10} Operand:10 Result:0 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=Decode
<nil> TRC pkg/cpu/execute.go:292 > Advancing to next stage with instruction: &{rawInstruction:596065 BaseInstruction:{OpType:0 Rd:6 ALU:12 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:9} Operand:9 Result:9 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=Execute
<nil> TRC pkg/cpu/memory.go:118 > Advancing to next stage with instruction: &{rawInstruction:268369 BaseInstruction:{OpType:0 Rd:5 ALU:12 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:4} Operand:4 Result:4 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=Memory
<nil> TRC pkg/cpu/writeback.go:88 > Got with instruction: &{rawInstruction:268369 BaseInstruction:{OpType:0 Rd:5 ALU:12 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:4} Operand:4 Result:4 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:43 > Processing instruction: &{rawInstruction:268369 BaseInstruction:{OpType:0 Rd:5 ALU:12 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:4} Operand:4 Result:4 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:65 > Writing back result: 4 to r5
 Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:67 > Unblocked register r5 for write back
 Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:75 > Written back to rdestaux: 0 0
 Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:79 > Write back completed for instruction: &{rawInstruction:268369 BaseInstruction:{OpType:0 Rd:5 ALU:12 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:4} Operand:4 Result:4 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=WriteBack
<nil> TRC pkg/cpu/memory.go:56 > Current instruction is not a load/store type, skipping memory stage execution &{rawInstruction:596065 BaseInstruction:{OpType:0 Rd:6 ALU:12 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:9} Operand:9 Result:9 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=Memory
<nil> TRC pkg/cpu/execute.go:103 > ALURI operation result: 10 Stage=Execute
<nil> TRC pkg/cpu/decode.go:69 > Decoded instruction: &{rawInstruction:1311201 BaseInstruction:{OpType:0 Rd:30 ALU:0 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:20} Operand:0 Result:0 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:false}
 Stage=Decode
<nil> TRC pkg/cpu/decode.go:155 > Decoded filled instruction: &{rawInstruction:1311201 BaseInstruction:{OpType:0 Rd:30 ALU:0 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:20} Operand:20 Result:0 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=Decode
<nil> TRC pkg/cpu/fetch.go:51 > Fetch failed: WAIT_NEXT_LEVEL Stage=Fetch
<nil> TRC pkg/cpu/pipeline.go:67 > canFetch: true

<nil> TRC pkg/cpu/fetch.go:78 > No instruction fetched, cannot advance Stage=Fetch
<nil> TRC pkg/cpu/decode.go:162 > previous stage Fetch is stalled Stage=Decode
<nil> TRC pkg/cpu/decode.go:170 > Advancing to next stage with instruction: &{rawInstruction:1311201 BaseInstruction:{OpType:0 Rd:30 ALU:0 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:20} Operand:20 Result:0 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=Decode
<nil> TRC pkg/cpu/execute.go:292 > Advancing to next stage with instruction: &{rawInstruction:661537 BaseInstruction:{OpType:0 Rd:2 ALU:12 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:10} Operand:10 Result:10 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=Execute
<nil> TRC pkg/cpu/memory.go:118 > Advancing to next stage with instruction: &{rawInstruction:596065 BaseInstruction:{OpType:0 Rd:6 ALU:12 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:9} Operand:9 Result:9 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=Memory
<nil> TRC pkg/cpu/writeback.go:88 > Got with instruction: &{rawInstruction:596065 BaseInstruction:{OpType:0 Rd:6 ALU:12 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:9} Operand:9 Result:9 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:43 > Processing instruction: &{rawInstruction:596065 BaseInstruction:{OpType:0 Rd:6 ALU:12 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:9} Operand:9 Result:9 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:65 > Writing back result: 9 to r6
 Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:67 > Unblocked register r6 for write back
 Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:75 > Written back to rdestaux: 0 0
 Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:79 > Write back completed for instruction: &{rawInstruction:596065 BaseInstruction:{OpType:0 Rd:6 ALU:12 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:9} Operand:9 Result:9 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=WriteBack
<nil> TRC pkg/cpu/memory.go:56 > Current instruction is not a load/store type, skipping memory stage execution &{rawInstruction:661537 BaseInstruction:{OpType:0 Rd:2 ALU:12 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:10} Operand:10 Result:10 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=Memory
<nil> TRC pkg/cpu/execute.go:103 > ALURI operation result: 20 Stage=Execute
<nil> TRC pkg/cpu/decode.go:61 > No current instruction to process, returning early Stage=Decode
<nil> TRC pkg/cpu/fetch.go:51 > Fetch failed: WAIT_NEXT_LEVEL Stage=Fetch
<nil> TRC pkg/cpu/pipeline.go:67 > canFetch: true

<nil> TRC pkg/cpu/fetch.go:78 > No instruction fetched, cannot advance Stage=Fetch
<nil> TRC pkg/cpu/decode.go:162 > previous stage Fetch is stalled Stage=Decode
<nil> TRC pkg/cpu/decode.go:170 > Advancing to next stage with instruction: <nil>
 Stage=Decode
<nil> TRC pkg/cpu/execute.go:292 > Advancing to next stage with instruction: &{rawInstruction:1311201 BaseInstruction:{OpType:0 Rd:30 ALU:0 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:20} Operand:20 Result:20 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=Execute
<nil> TRC pkg/cpu/memory.go:118 > Advancing to next stage with instruction: &{rawInstruction:661537 BaseInstruction:{OpType:0 Rd:2 ALU:12 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:10} Operand:10 Result:10 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=Memory
<nil> TRC pkg/cpu/writeback.go:88 > Got with instruction: &{rawInstruction:661537 BaseInstruction:{OpType:0 Rd:2 ALU:12 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:10} Operand:10 Result:10 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:43 > Processing instruction: &{rawInstruction:661537 BaseInstruction:{OpType:0 Rd:2 ALU:12 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:10} Operand:10 Result:10 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:65 > Writing back result: 10 to r2
 Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:67 > Unblocked register r2 for write back
 Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:75 > Written back to rdestaux: 0 0
 Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:79 > Write back completed for instruction: &{rawInstruction:661537 BaseInstruction:{OpType:0 Rd:2 ALU:12 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:10} Operand:10 Result:10 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=WriteBack
<nil> TRC pkg/cpu/memory.go:56 > Current instruction is not a load/store type, skipping memory stage execution &{rawInstruction:1311201 BaseInstruction:{OpType:0 Rd:30 ALU:0 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:20} Operand:20 Result:20 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=Memory
<nil> TRC pkg/cpu/execute.go:258 > No current instruction to process, returning early Stage=Execute
<nil> TRC pkg/cpu/decode.go:61 > No current instruction to process, returning early Stage=Decode
<nil> TRC pkg/cpu/fetch.go:51 > Fetch failed: WAIT_NEXT_LEVEL Stage=Fetch
<nil> TRC pkg/cpu/pipeline.go:67 > canFetch: true

<nil> TRC pkg/cpu/fetch.go:78 > No instruction fetched, cannot advance Stage=Fetch
<nil> TRC pkg/cpu/decode.go:162 > previous stage Fetch is stalled Stage=Decode
<nil> TRC pkg/cpu/decode.go:170 > Advancing to next stage with instruction: <nil>
 Stage=Decode
<nil> TRC pkg/cpu/execute.go:292 > Advancing to next stage with instruction: <nil>
 Stage=Execute
<nil> TRC pkg/cpu/memory.go:118 > Advancing to next stage with instruction: &{rawInstruction:1311201 BaseInstruction:{OpType:0 Rd:30 ALU:0 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:20} Operand:20 Result:20 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=Memory
<nil> TRC pkg/cpu/writeback.go:88 > Got with instruction: &{rawInstruction:1311201 BaseInstruction:{OpType:0 Rd:30 ALU:0 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:20} Operand:20 Result:20 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:43 > Processing instruction: &{rawInstruction:1311201 BaseInstruction:{OpType:0 Rd:30 ALU:0 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:20} Operand:20 Result:20 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:65 > Writing back result: 20 to r30
 Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:67 > Unblocked register r30 for write back
 Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:75 > Written back to rdestaux: 0 0
 Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:79 > Write back completed for instruction: &{rawInstruction:1311201 BaseInstruction:{OpType:0 Rd:30 ALU:0 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:20} Operand:20 Result:20 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=WriteBack
<nil> TRC pkg/cpu/memory.go:52 > No current instruction to process, returning early Stage=Memory
<nil> TRC pkg/cpu/execute.go:258 > No current instruction to process, returning early Stage=Execute
<nil> TRC pkg/cpu/decode.go:61 > No current instruction to process, returning early Stage=Decode
<nil> TRC pkg/cpu/fetch.go:56 > Fetched instruction: 0x00020041
 Stage=Fetch
<nil> TRC pkg/cpu/fetch.go:61 > Increasing ProgramCounter to: 5 Stage=Fetch
<nil> TRC pkg/cpu/pipeline.go:67 > canFetch: true

<nil> TRC pkg/cpu/fetch.go:83 > Advancing to next stage with instruction: 0x00020041 Stage=Fetch
<nil> TRC pkg/cpu/decode.go:170 > Advancing to next stage with instruction: <nil>
 Stage=Decode
<nil> TRC pkg/cpu/execute.go:292 > Advancing to next stage with instruction: <nil>
 Stage=Execute
<nil> TRC pkg/cpu/memory.go:118 > Advancing to next stage with instruction: <nil>
 Stage=Memory
<nil> TRC pkg/cpu/writeback.go:88 > Got with instruction: <nil>
 Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:39 > No current instruction to process, returning early Stage=WriteBack
<nil> TRC pkg/cpu/memory.go:52 > No current instruction to process, returning early Stage=Memory
<nil> TRC pkg/cpu/execute.go:258 > No current instruction to process, returning early Stage=Execute
<nil> TRC pkg/cpu/decode.go:69 > Decoded instruction: &{rawInstruction:131137 BaseInstruction:{OpType:0 Rd:4 ALU:0 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:2} Operand:0 Result:0 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:false}
 Stage=Decode
<nil> TRC pkg/cpu/decode.go:155 > Decoded filled instruction: &{rawInstruction:131137 BaseInstruction:{OpType:0 Rd:4 ALU:0 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:2} Operand:2 Result:0 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=Decode
<nil> TRC pkg/cpu/fetch.go:56 > Fetched instruction: 0x00010221
 Stage=Fetch
<nil> TRC pkg/cpu/fetch.go:61 > Increasing ProgramCounter to: 6 Stage=Fetch
<nil> TRC pkg/cpu/pipeline.go:67 > canFetch: true

<nil> TRC pkg/cpu/fetch.go:83 > Advancing to next stage with instruction: 0x00010221 Stage=Fetch
<nil> TRC pkg/cpu/decode.go:170 > Advancing to next stage with instruction: &{rawInstruction:131137 BaseInstruction:{OpType:0 Rd:4 ALU:0 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:2} Operand:2 Result:0 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=Decode
<nil> TRC pkg/cpu/execute.go:292 > Advancing to next stage with instruction: <nil>
 Stage=Execute
<nil> TRC pkg/cpu/memory.go:118 > Advancing to next stage with instruction: <nil>
 Stage=Memory
<nil> TRC pkg/cpu/writeback.go:88 > Got with instruction: <nil>
 Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:39 > No current instruction to process, returning early Stage=WriteBack
<nil> TRC pkg/cpu/memory.go:52 > No current instruction to process, returning early Stage=Memory
<nil> TRC pkg/cpu/execute.go:103 > ALURI operation result: 2 Stage=Execute
<nil> TRC pkg/cpu/decode.go:69 > Decoded instruction: &{rawInstruction:66081 BaseInstruction:{OpType:0 Rd:2 ALU:1 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:1} Operand:0 Result:0 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:false}
 Stage=Decode
<nil> TRC pkg/cpu/decode.go:155 > Decoded filled instruction: &{rawInstruction:66081 BaseInstruction:{OpType:0 Rd:2 ALU:1 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:1} Operand:1 Result:10 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=Decode
<nil> TRC pkg/cpu/fetch.go:56 > Fetched instruction: 0x00001c21
 Stage=Fetch
<nil> TRC pkg/cpu/fetch.go:61 > Increasing ProgramCounter to: 7 Stage=Fetch
<nil> TRC pkg/cpu/pipeline.go:67 > canFetch: true

<nil> TRC pkg/cpu/fetch.go:83 > Advancing to next stage with instruction: 0x00001c21 Stage=Fetch
<nil> TRC pkg/cpu/decode.go:170 > Advancing to next stage with instruction: &{rawInstruction:66081 BaseInstruction:{OpType:0 Rd:2 ALU:1 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:1} Operand:1 Result:10 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=Decode
<nil> TRC pkg/cpu/execute.go:292 > Advancing to next stage with instruction: &{rawInstruction:131137 BaseInstruction:{OpType:0 Rd:4 ALU:0 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:2} Operand:2 Result:2 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=Execute
<nil> TRC pkg/cpu/memory.go:118 > Advancing to next stage with instruction: <nil>
 Stage=Memory
<nil> TRC pkg/cpu/writeback.go:88 > Got with instruction: <nil>
 Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:39 > No current instruction to process, returning early Stage=WriteBack
<nil> TRC pkg/cpu/memory.go:56 > Current instruction is not a load/store type, skipping memory stage execution &{rawInstruction:131137 BaseInstruction:{OpType:0 Rd:4 ALU:0 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:2} Operand:2 Result:2 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=Memory
<nil> TRC pkg/cpu/execute.go:103 > ALURI operation result: 9 Stage=Execute
<nil> TRC pkg/cpu/decode.go:69 > Decoded instruction: &{rawInstruction:7201 BaseInstruction:{OpType:0 Rd:2 ALU:14 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:0} Operand:0 Result:0 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:false}
 Stage=Decode
<nil> TRC pkg/cpu/decode.go:75 > Failed to read register r2 -1 Stage=Decode
<nil> TRC pkg/cpu/fetch.go:56 > Fetched instruction: 0x0000026d
 Stage=Fetch
<nil> TRC pkg/cpu/fetch.go:61 > Increasing ProgramCounter to: 8 Stage=Fetch
<nil> TRC pkg/cpu/pipeline.go:67 > canFetch: true

<nil> TRC pkg/cpu/fetch.go:88 > Next stage cannot advance, stalling Stage=Fetch
<nil> TRC pkg/cpu/decode.go:165 > Decode is busy, cannot advance: 1 Stage=Decode
<nil> TRC pkg/cpu/execute.go:284 > previous stage Decode returned stall
 Stage=Execute
<nil> TRC pkg/cpu/execute.go:292 > Advancing to next stage with instruction: &{rawInstruction:66081 BaseInstruction:{OpType:0 Rd:2 ALU:1 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:1} Operand:1 Result:9 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=Execute
<nil> TRC pkg/cpu/memory.go:118 > Advancing to next stage with instruction: &{rawInstruction:131137 BaseInstruction:{OpType:0 Rd:4 ALU:0 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:2} Operand:2 Result:2 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=Memory
<nil> TRC pkg/cpu/writeback.go:88 > Got with instruction: &{rawInstruction:131137 BaseInstruction:{OpType:0 Rd:4 ALU:0 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:2} Operand:2 Result:2 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:43 > Processing instruction: &{rawInstruction:131137 BaseInstruction:{OpType:0 Rd:4 ALU:0 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:2} Operand:2 Result:2 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:65 > Writing back result: 2 to r4
 Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:67 > Unblocked register r4 for write back
 Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:75 > Written back to rdestaux: 0 0
 Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:79 > Write back completed for instruction: &{rawInstruction:131137 BaseInstruction:{OpType:0 Rd:4 ALU:0 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:2} Operand:2 Result:2 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=WriteBack
<nil> TRC pkg/cpu/memory.go:56 > Current instruction is not a load/store type, skipping memory stage execution &{rawInstruction:66081 BaseInstruction:{OpType:0 Rd:2 ALU:1 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:1} Operand:1 Result:9 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=Memory
<nil> TRC pkg/cpu/execute.go:258 > No current instruction to process, returning early Stage=Execute
<nil> TRC pkg/cpu/decode.go:69 > Decoded instruction: &{rawInstruction:7201 BaseInstruction:{OpType:0 Rd:2 ALU:14 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:0} Operand:0 Result:0 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:false}
 Stage=Decode
<nil> TRC pkg/cpu/decode.go:75 > Failed to read register r2 -1 Stage=Decode
<nil> TRC pkg/cpu/fetch.go:44 > Currently have an instruction &{rawInstruction:621 BaseInstruction:{OpType:0 Rd:0 ALU:0 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:0} Operand:0 Result:0 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:false}, skipping fetch Stage=Fetch
<nil> TRC pkg/cpu/pipeline.go:67 > canFetch: true

<nil> TRC pkg/cpu/fetch.go:88 > Next stage cannot advance, stalling Stage=Fetch
<nil> TRC pkg/cpu/decode.go:165 > Decode is busy, cannot advance: 1 Stage=Decode
<nil> TRC pkg/cpu/execute.go:284 > previous stage Decode returned stall
 Stage=Execute
<nil> TRC pkg/cpu/execute.go:292 > Advancing to next stage with instruction: <nil>
 Stage=Execute
<nil> TRC pkg/cpu/memory.go:118 > Advancing to next stage with instruction: &{rawInstruction:66081 BaseInstruction:{OpType:0 Rd:2 ALU:1 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:1} Operand:1 Result:9 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=Memory
<nil> TRC pkg/cpu/writeback.go:88 > Got with instruction: &{rawInstruction:66081 BaseInstruction:{OpType:0 Rd:2 ALU:1 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:1} Operand:1 Result:9 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:43 > Processing instruction: &{rawInstruction:66081 BaseInstruction:{OpType:0 Rd:2 ALU:1 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:1} Operand:1 Result:9 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:65 > Writing back result: 9 to r2
 Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:67 > Unblocked register r2 for write back
 Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:75 > Written back to rdestaux: 0 0
 Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:79 > Write back completed for instruction: &{rawInstruction:66081 BaseInstruction:{OpType:0 Rd:2 ALU:1 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:1} Operand:1 Result:9 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=WriteBack
<nil> TRC pkg/cpu/memory.go:52 > No current instruction to process, returning early Stage=Memory
<nil> TRC pkg/cpu/execute.go:258 > No current instruction to process, returning early Stage=Execute
<nil> TRC pkg/cpu/decode.go:69 > Decoded instruction: &{rawInstruction:7201 BaseInstruction:{OpType:0 Rd:2 ALU:14 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:0} Operand:0 Result:0 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:false}
 Stage=Decode
<nil> TRC pkg/cpu/decode.go:155 > Decoded filled instruction: &{rawInstruction:7201 BaseInstruction:{OpType:0 Rd:2 ALU:14 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:0} Operand:0 Result:9 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=Decode
<nil> TRC pkg/cpu/fetch.go:44 > Currently have an instruction &{rawInstruction:621 BaseInstruction:{OpType:0 Rd:0 ALU:0 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:0} Operand:0 Result:0 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:false}, skipping fetch Stage=Fetch
<nil> TRC pkg/cpu/pipeline.go:67 > canFetch: true

<nil> TRC pkg/cpu/fetch.go:83 > Advancing to next stage with instruction: 0x0000026d Stage=Fetch
<nil> TRC pkg/cpu/decode.go:170 > Advancing to next stage with instruction: &{rawInstruction:7201 BaseInstruction:{OpType:0 Rd:2 ALU:14 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:0} Operand:0 Result:9 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=Decode
<nil> TRC pkg/cpu/execute.go:292 > Advancing to next stage with instruction: <nil>
 Stage=Execute
<nil> TRC pkg/cpu/memory.go:118 > Advancing to next stage with instruction: <nil>
 Stage=Memory
<nil> TRC pkg/cpu/writeback.go:88 > Got with instruction: <nil>
 Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:39 > No current instruction to process, returning early Stage=WriteBack
<nil> TRC pkg/cpu/memory.go:52 > No current instruction to process, returning early Stage=Memory
<nil> TRC pkg/cpu/execute.go:103 > ALURI operation result: 9 Stage=Execute
<nil> TRC pkg/cpu/decode.go:69 > Decoded instruction: &{rawInstruction:621 BaseInstruction:{OpType:3 Rd:0 ALU:0 Rs:0 RMem:6 CtrlFlag:1 CtrlMode:0 MemMode:0 Imm:0} Operand:0 Result:0 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:false}
 Stage=Decode
<nil> TRC pkg/cpu/decode.go:155 > Decoded filled instruction: &{rawInstruction:621 BaseInstruction:{OpType:3 Rd:0 ALU:0 Rs:0 RMem:6 CtrlFlag:1 CtrlMode:0 MemMode:0 Imm:0} Operand:0 Result:0 RDestAux:0 DestMemAddr:9 BranchTaken:false WriteBack:true}
 Stage=Decode
<nil> TRC pkg/cpu/fetch.go:51 > Fetch failed: WAIT_NEXT_LEVEL Stage=Fetch
<nil> TRC pkg/cpu/pipeline.go:67 > canFetch: true

<nil> TRC pkg/cpu/fetch.go:78 > No instruction fetched, cannot advance Stage=Fetch
<nil> TRC pkg/cpu/decode.go:162 > previous stage Fetch is stalled Stage=Decode
<nil> TRC pkg/cpu/decode.go:170 > Advancing to next stage with instruction: &{rawInstruction:621 BaseInstruction:{OpType:3 Rd:0 ALU:0 Rs:0 RMem:6 CtrlFlag:1 CtrlMode:0 MemMode:0 Imm:0} Operand:0 Result:0 RDestAux:0 DestMemAddr:9 BranchTaken:false WriteBack:true}
 Stage=Decode
<nil> TRC pkg/cpu/execute.go:292 > Advancing to next stage with instruction: &{rawInstruction:7201 BaseInstruction:{OpType:0 Rd:2 ALU:14 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:0} Operand:0 Result:9 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:false}
 Stage=Execute
<nil> TRC pkg/cpu/memory.go:118 > Advancing to next stage with instruction: <nil>
 Stage=Memory
<nil> TRC pkg/cpu/writeback.go:88 > Got with instruction: <nil>
 Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:39 > No current instruction to process, returning early Stage=WriteBack
<nil> TRC pkg/cpu/memory.go:56 > Current instruction is not a load/store type, skipping memory stage execution &{rawInstruction:7201 BaseInstruction:{OpType:0 Rd:2 ALU:14 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:0} Operand:0 Result:9 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:false}
 Stage=Memory
<nil> TRC pkg/cpu/execute.go:168 > calculated memory address: 9 Stage=Execute
<nil> TRC pkg/cpu/decode.go:61 > No current instruction to process, returning early Stage=Decode
<nil> TRC pkg/cpu/fetch.go:51 > Fetch failed: WAIT_NEXT_LEVEL Stage=Fetch
<nil> TRC pkg/cpu/pipeline.go:67 > canFetch: true

<nil> TRC pkg/cpu/fetch.go:78 > No instruction fetched, cannot advance Stage=Fetch
<nil> TRC pkg/cpu/decode.go:162 > previous stage Fetch is stalled Stage=Decode
<nil> TRC pkg/cpu/decode.go:170 > Advancing to next stage with instruction: <nil>
 Stage=Decode
<nil> TRC pkg/cpu/execute.go:292 > Advancing to next stage with instruction: &{rawInstruction:621 BaseInstruction:{OpType:3 Rd:0 ALU:0 Rs:0 RMem:6 CtrlFlag:1 CtrlMode:0 MemMode:0 Imm:0} Operand:0 Result:0 RDestAux:0 DestMemAddr:9 BranchTaken:false WriteBack:true}
 Stage=Execute
<nil> TRC pkg/cpu/memory.go:118 > Advancing to next stage with instruction: &{rawInstruction:7201 BaseInstruction:{OpType:0 Rd:2 ALU:14 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:0} Operand:0 Result:9 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:false}
 Stage=Memory
<nil> TRC pkg/cpu/writeback.go:88 > Got with instruction: &{rawInstruction:7201 BaseInstruction:{OpType:0 Rd:2 ALU:14 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:0} Operand:0 Result:9 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:false}
 Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:43 > Processing instruction: &{rawInstruction:7201 BaseInstruction:{OpType:0 Rd:2 ALU:14 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:0} Operand:0 Result:9 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:false}
 Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:77 > No write-back required for this instruction Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:79 > Write back completed for instruction: &{rawInstruction:7201 BaseInstruction:{OpType:0 Rd:2 ALU:14 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:0} Operand:0 Result:9 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:false}
 Stage=WriteBack
<nil> TRC pkg/cpu/memory.go:56 > Current instruction is not a load/store type, skipping memory stage execution &{rawInstruction:621 BaseInstruction:{OpType:3 Rd:0 ALU:0 Rs:0 RMem:6 CtrlFlag:1 CtrlMode:0 MemMode:0 Imm:0} Operand:0 Result:0 RDestAux:0 DestMemAddr:9 BranchTaken:false WriteBack:true}
 Stage=Memory
<nil> TRC pkg/cpu/execute.go:258 > No current instruction to process, returning early Stage=Execute
<nil> TRC pkg/cpu/decode.go:61 > No current instruction to process, returning early Stage=Decode
<nil> TRC pkg/cpu/fetch.go:51 > Fetch failed: WAIT_NEXT_LEVEL Stage=Fetch
<nil> TRC pkg/cpu/pipeline.go:67 > canFetch: true

<nil> TRC pkg/cpu/fetch.go:78 > No instruction fetched, cannot advance Stage=Fetch
<nil> TRC pkg/cpu/decode.go:162 > previous stage Fetch is stalled Stage=Decode
<nil> TRC pkg/cpu/decode.go:170 > Advancing to next stage with instruction: <nil>
 Stage=Decode
<nil> TRC pkg/cpu/execute.go:292 > Advancing to next stage with instruction: <nil>
 Stage=Execute
<nil> TRC pkg/cpu/memory.go:118 > Advancing to next stage with instruction: &{rawInstruction:621 BaseInstruction:{OpType:3 Rd:0 ALU:0 Rs:0 RMem:6 CtrlFlag:1 CtrlMode:0 MemMode:0 Imm:0} Operand:0 Result:0 RDestAux:0 DestMemAddr:9 BranchTaken:false WriteBack:true}
 Stage=Memory
<nil> TRC pkg/cpu/writeback.go:88 > Got with instruction: &{rawInstruction:621 BaseInstruction:{OpType:3 Rd:0 ALU:0 Rs:0 RMem:6 CtrlFlag:1 CtrlMode:0 MemMode:0 Imm:0} Operand:0 Result:0 RDestAux:0 DestMemAddr:9 BranchTaken:false WriteBack:true}
 Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:43 > Processing instruction: &{rawInstruction:621 BaseInstruction:{OpType:3 Rd:0 ALU:0 Rs:0 RMem:6 CtrlFlag:1 CtrlMode:0 MemMode:0 Imm:0} Operand:0 Result:0 RDestAux:0 DestMemAddr:9 BranchTaken:false WriteBack:true}
 Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:50 > Control instruction detected Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:52 > Branch not taken, no write back to Program Counter required Stage=WriteBack
<nil> TRC pkg/cpu/memory.go:52 > No current instruction to process, returning early Stage=Memory
<nil> TRC pkg/cpu/execute.go:258 > No current instruction to process, returning early Stage=Execute
<nil> TRC pkg/cpu/decode.go:61 > No current instruction to process, returning early Stage=Decode
<nil> TRC pkg/cpu/fetch.go:56 > Fetched instruction: 0x0000005d
 Stage=Fetch
<nil> TRC pkg/cpu/fetch.go:61 > Increasing ProgramCounter to: 9 Stage=Fetch
<nil> TRC pkg/cpu/pipeline.go:67 > canFetch: true

<nil> TRC pkg/cpu/fetch.go:83 > Advancing to next stage with instruction: 0x0000005d Stage=Fetch
<nil> TRC pkg/cpu/decode.go:170 > Advancing to next stage with instruction: <nil>
 Stage=Decode
<nil> TRC pkg/cpu/execute.go:292 > Advancing to next stage with instruction: <nil>
 Stage=Execute
<nil> TRC pkg/cpu/memory.go:118 > Advancing to next stage with instruction: <nil>
 Stage=Memory
<nil> TRC pkg/cpu/writeback.go:88 > Got with instruction: <nil>
 Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:39 > No current instruction to process, returning early Stage=WriteBack
<nil> TRC pkg/cpu/memory.go:52 > No current instruction to process, returning early Stage=Memory
<nil> TRC pkg/cpu/execute.go:258 > No current instruction to process, returning early Stage=Execute
<nil> TRC pkg/cpu/decode.go:69 > Decoded instruction: &{rawInstruction:93 BaseInstruction:{OpType:3 Rd:0 ALU:0 Rs:0 RMem:5 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:0} Operand:0 Result:0 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:false}
 Stage=Decode
<nil> TRC pkg/cpu/decode.go:155 > Decoded filled instruction: &{rawInstruction:93 BaseInstruction:{OpType:3 Rd:0 ALU:0 Rs:0 RMem:5 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:0} Operand:0 Result:0 RDestAux:0 DestMemAddr:4 BranchTaken:false WriteBack:true}
 Stage=Decode
<nil> TRC pkg/cpu/fetch.go:56 > Fetched instruction: 0xbeef0a11
 Stage=Fetch
<nil> TRC pkg/cpu/fetch.go:61 > Increasing ProgramCounter to: 10 Stage=Fetch
<nil> TRC pkg/cpu/pipeline.go:67 > canFetch: true

<nil> TRC pkg/cpu/fetch.go:83 > Advancing to next stage with instruction: 0xbeef0a11 Stage=Fetch
<nil> TRC pkg/cpu/decode.go:170 > Advancing to next stage with instruction: &{rawInstruction:93 BaseInstruction:{OpType:3 Rd:0 ALU:0 Rs:0 RMem:5 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:0} Operand:0 Result:0 RDestAux:0 DestMemAddr:4 BranchTaken:false WriteBack:true}
 Stage=Decode
<nil> TRC pkg/cpu/execute.go:292 > Advancing to next stage with instruction: <nil>
 Stage=Execute
<nil> TRC pkg/cpu/memory.go:118 > Advancing to next stage with instruction: <nil>
 Stage=Memory
<nil> TRC pkg/cpu/writeback.go:88 > Got with instruction: <nil>
 Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:39 > No current instruction to process, returning early Stage=WriteBack
<nil> TRC pkg/cpu/memory.go:52 > No current instruction to process, returning early Stage=Memory
<nil> TRC pkg/cpu/execute.go:168 > calculated memory address: 4 Stage=Execute
<nil> TRC pkg/cpu/decode.go:69 > Decoded instruction: &{rawInstruction:3203336721 BaseInstruction:{OpType:0 Rd:1 ALU:5 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:-16657} Operand:0 Result:0 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:false}
 Stage=Decode
<nil> TRC pkg/cpu/decode.go:155 > Decoded filled instruction: &{rawInstruction:3203336721 BaseInstruction:{OpType:0 Rd:1 ALU:5 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:-16657} Operand:4294950639 Result:0 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=Decode
<nil> TRC pkg/cpu/fetch.go:56 > Fetched instruction: 0x00000419
 Stage=Fetch
<nil> TRC pkg/cpu/fetch.go:61 > Increasing ProgramCounter to: 11 Stage=Fetch
<nil> TRC pkg/cpu/pipeline.go:67 > canFetch: true

<nil> TRC pkg/cpu/fetch.go:83 > Advancing to next stage with instruction: 0x00000419 Stage=Fetch
<nil> TRC pkg/cpu/decode.go:170 > Advancing to next stage with instruction: &{rawInstruction:3203336721 BaseInstruction:{OpType:0 Rd:1 ALU:5 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:-16657} Operand:4294950639 Result:0 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=Decode
<nil> TRC pkg/cpu/execute.go:292 > Advancing to next stage with instruction: &{rawInstruction:93 BaseInstruction:{OpType:3 Rd:0 ALU:0 Rs:0 RMem:5 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:0} Operand:0 Result:0 RDestAux:0 DestMemAddr:4 BranchTaken:true WriteBack:true}
 Stage=Execute
<nil> TRC pkg/cpu/memory.go:118 > Advancing to next stage with instruction: <nil>
 Stage=Memory
<nil> TRC pkg/cpu/writeback.go:88 > Got with instruction: <nil>
 Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:39 > No current instruction to process, returning early Stage=WriteBack
<nil> TRC pkg/cpu/memory.go:56 > Current instruction is not a load/store type, skipping memory stage execution &{rawInstruction:93 BaseInstruction:{OpType:3 Rd:0 ALU:0 Rs:0 RMem:5 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:0} Operand:0 Result:0 RDestAux:0 DestMemAddr:4 BranchTaken:true WriteBack:true}
 Stage=Memory
<nil> TRC pkg/cpu/execute.go:103 > ALURI operation result: 4294950639 Stage=Execute
<nil> TRC pkg/cpu/decode.go:69 > Decoded instruction: &{rawInstruction:1049 BaseInstruction:{OpType:2 Rd:1 ALU:0 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:2 Imm:0} Operand:0 Result:0 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:false}
 Stage=Decode
<nil> TRC pkg/cpu/decode.go:155 > Decoded filled instruction: &{rawInstruction:1049 BaseInstruction:{OpType:2 Rd:1 ALU:0 Rs:0 RMem:30 CtrlFlag:0 CtrlMode:0 MemMode:2 Imm:0} Operand:0 Result:0 RDestAux:0 DestMemAddr:20 BranchTaken:false WriteBack:false}
 Stage=Decode
<nil> TRC pkg/cpu/fetch.go:56 > Fetched instruction: 0x00000419
 Stage=Fetch
<nil> TRC pkg/cpu/fetch.go:61 > Increasing ProgramCounter to: 12 Stage=Fetch
<nil> TRC pkg/cpu/pipeline.go:67 > canFetch: true

<nil> TRC pkg/cpu/fetch.go:83 > Advancing to next stage with instruction: 0x00000419 Stage=Fetch
<nil> TRC pkg/cpu/decode.go:170 > Advancing to next stage with instruction: &{rawInstruction:1049 BaseInstruction:{OpType:2 Rd:1 ALU:0 Rs:0 RMem:30 CtrlFlag:0 CtrlMode:0 MemMode:2 Imm:0} Operand:0 Result:0 RDestAux:0 DestMemAddr:20 BranchTaken:false WriteBack:false}
 Stage=Decode
<nil> TRC pkg/cpu/execute.go:292 > Advancing to next stage with instruction: &{rawInstruction:3203336721 BaseInstruction:{OpType:0 Rd:1 ALU:5 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:-16657} Operand:4294950639 Result:4294950639 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=Execute
<nil> TRC pkg/cpu/memory.go:118 > Advancing to next stage with instruction: &{rawInstruction:93 BaseInstruction:{OpType:3 Rd:0 ALU:0 Rs:0 RMem:5 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:0} Operand:0 Result:0 RDestAux:0 DestMemAddr:4 BranchTaken:true WriteBack:true}
 Stage=Memory
<nil> TRC pkg/cpu/writeback.go:88 > Got with instruction: &{rawInstruction:93 BaseInstruction:{OpType:3 Rd:0 ALU:0 Rs:0 RMem:5 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:0} Operand:0 Result:0 RDestAux:0 DestMemAddr:4 BranchTaken:true WriteBack:true}
 Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:43 > Processing instruction: &{rawInstruction:93 BaseInstruction:{OpType:3 Rd:0 ALU:0 Rs:0 RMem:5 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:0} Operand:0 Result:0 RDestAux:0 DestMemAddr:4 BranchTaken:true WriteBack:true}
 Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:50 > Control instruction detected Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:59 > Writing to Program Counter directly from control instruction to 4
 Stage=WriteBack
<nil> TRC pkg/cpu/fetch.go:95 > Squashing instruction: <nil>
 Stage=Fetch
<nil> TRC pkg/cpu/decode.go:182 > Squashing instruction: &{rawInstruction:1049 BaseInstruction:{OpType:0 Rd:0 ALU:0 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:0} Operand:0 Result:0 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:false}
 Stage=Decode
<nil> TRC pkg/cpu/execute.go:304 > Squashing instruction: &{rawInstruction:1049 BaseInstruction:{OpType:2 Rd:1 ALU:0 Rs:0 RMem:30 CtrlFlag:0 CtrlMode:0 MemMode:2 Imm:0} Operand:0 Result:0 RDestAux:0 DestMemAddr:20 BranchTaken:false WriteBack:false}
 Stage=Execute
<nil> TRC pkg/cpu/memory.go:130 > Squashing instruction: &{rawInstruction:3203336721 BaseInstruction:{OpType:0 Rd:1 ALU:5 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:-16657} Operand:4294950639 Result:4294950639 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=Memory
<nil> TRC pkg/cpu/writeback.go:95 > Squashing instruction: &{rawInstruction:93 BaseInstruction:{OpType:3 Rd:0 ALU:0 Rs:0 RMem:5 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:0} Operand:0 Result:0 RDestAux:0 DestMemAddr:4 BranchTaken:true WriteBack:true}
 Stage=WriteBack
<nil> TRC pkg/cpu/memory.go:52 > No current instruction to process, returning early Stage=Memory
<nil> TRC pkg/cpu/execute.go:258 > No current instruction to process, returning early Stage=Execute
<nil> TRC pkg/cpu/decode.go:61 > No current instruction to process, returning early Stage=Decode
<nil> TRC pkg/cpu/fetch.go:56 > Fetched instruction: 0x00020041
 Stage=Fetch
<nil> TRC pkg/cpu/fetch.go:61 > Increasing ProgramCounter to: 5 Stage=Fetch
<nil> TRC pkg/cpu/pipeline.go:67 > canFetch: true

<nil> TRC pkg/cpu/fetch.go:83 > Advancing to next stage with instruction: 0x00020041 Stage=Fetch
<nil> TRC pkg/cpu/decode.go:170 > Advancing to next stage with instruction: <nil>
 Stage=Decode
<nil> TRC pkg/cpu/execute.go:292 > Advancing to next stage with instruction: <nil>
 Stage=Execute
<nil> TRC pkg/cpu/memory.go:118 > Advancing to next stage with instruction: <nil>
 Stage=Memory
<nil> TRC pkg/cpu/writeback.go:88 > Got with instruction: <nil>
 Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:39 > No current instruction to process, returning early Stage=WriteBack
<nil> TRC pkg/cpu/memory.go:52 > No current instruction to process, returning early Stage=Memory
<nil> TRC pkg/cpu/execute.go:258 > No current instruction to process, returning early Stage=Execute
<nil> TRC pkg/cpu/decode.go:69 > Decoded instruction: &{rawInstruction:131137 BaseInstruction:{OpType:0 Rd:4 ALU:0 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:2} Operand:0 Result:0 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:false}
 Stage=Decode
<nil> TRC pkg/cpu/decode.go:155 > Decoded filled instruction: &{rawInstruction:131137 BaseInstruction:{OpType:0 Rd:4 ALU:0 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:2} Operand:2 Result:2 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=Decode
<nil> TRC pkg/cpu/fetch.go:56 > Fetched instruction: 0x00010221
 Stage=Fetch
<nil> TRC pkg/cpu/fetch.go:61 > Increasing ProgramCounter to: 6 Stage=Fetch
<nil> TRC pkg/cpu/pipeline.go:67 > canFetch: true

<nil> TRC pkg/cpu/fetch.go:83 > Advancing to next stage with instruction: 0x00010221 Stage=Fetch
<nil> TRC pkg/cpu/decode.go:170 > Advancing to next stage with instruction: &{rawInstruction:131137 BaseInstruction:{OpType:0 Rd:4 ALU:0 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:2} Operand:2 Result:2 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=Decode
<nil> TRC pkg/cpu/execute.go:292 > Advancing to next stage with instruction: <nil>
 Stage=Execute
<nil> TRC pkg/cpu/memory.go:118 > Advancing to next stage with instruction: <nil>
 Stage=Memory
<nil> TRC pkg/cpu/writeback.go:88 > Got with instruction: <nil>
 Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:39 > No current instruction to process, returning early Stage=WriteBack
<nil> TRC pkg/cpu/memory.go:52 > No current instruction to process, returning early Stage=Memory
<nil> TRC pkg/cpu/execute.go:103 > ALURI operation result: 4 Stage=Execute
<nil> TRC pkg/cpu/decode.go:69 > Decoded instruction: &{rawInstruction:66081 BaseInstruction:{OpType:0 Rd:2 ALU:1 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:1} Operand:0 Result:0 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:false}
 Stage=Decode
<nil> TRC pkg/cpu/decode.go:155 > Decoded filled instruction: &{rawInstruction:66081 BaseInstruction:{OpType:0 Rd:2 ALU:1 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:1} Operand:1 Result:9 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=Decode
<nil> TRC pkg/cpu/fetch.go:56 > Fetched instruction: 0x00001c21
 Stage=Fetch
<nil> TRC pkg/cpu/fetch.go:61 > Increasing ProgramCounter to: 7 Stage=Fetch
<nil> TRC pkg/cpu/pipeline.go:67 > canFetch: true

<nil> TRC pkg/cpu/fetch.go:83 > Advancing to next stage with instruction: 0x00001c21 Stage=Fetch
<nil> TRC pkg/cpu/decode.go:170 > Advancing to next stage with instruction: &{rawInstruction:66081 BaseInstruction:{OpType:0 Rd:2 ALU:1 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:1} Operand:1 Result:9 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=Decode
<nil> TRC pkg/cpu/execute.go:292 > Advancing to next stage with instruction: &{rawInstruction:131137 BaseInstruction:{OpType:0 Rd:4 ALU:0 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:2} Operand:2 Result:4 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=Execute
<nil> TRC pkg/cpu/memory.go:118 > Advancing to next stage with instruction: <nil>
 Stage=Memory
<nil> TRC pkg/cpu/writeback.go:88 > Got with instruction: <nil>
 Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:39 > No current instruction to process, returning early Stage=WriteBack
<nil> TRC pkg/cpu/memory.go:56 > Current instruction is not a load/store type, skipping memory stage execution &{rawInstruction:131137 BaseInstruction:{OpType:0 Rd:4 ALU:0 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:2} Operand:2 Result:4 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=Memory
<nil> TRC pkg/cpu/execute.go:103 > ALURI operation result: 8 Stage=Execute
<nil> TRC pkg/cpu/decode.go:69 > Decoded instruction: &{rawInstruction:7201 BaseInstruction:{OpType:0 Rd:2 ALU:14 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:0} Operand:0 Result:0 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:false}
 Stage=Decode
<nil> TRC pkg/cpu/decode.go:75 > Failed to read register r2 -1 Stage=Decode
<nil> TRC pkg/cpu/fetch.go:56 > Fetched instruction: 0x0000026d
 Stage=Fetch
<nil> TRC pkg/cpu/fetch.go:61 > Increasing ProgramCounter to: 8 Stage=Fetch
<nil> TRC pkg/cpu/pipeline.go:67 > canFetch: true

<nil> TRC pkg/cpu/fetch.go:88 > Next stage cannot advance, stalling Stage=Fetch
<nil> TRC pkg/cpu/decode.go:165 > Decode is busy, cannot advance: 1 Stage=Decode
<nil> TRC pkg/cpu/execute.go:284 > previous stage Decode returned stall
 Stage=Execute
<nil> TRC pkg/cpu/execute.go:292 > Advancing to next stage with instruction: &{rawInstruction:66081 BaseInstruction:{OpType:0 Rd:2 ALU:1 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:1} Operand:1 Result:8 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=Execute
<nil> TRC pkg/cpu/memory.go:118 > Advancing to next stage with instruction: &{rawInstruction:131137 BaseInstruction:{OpType:0 Rd:4 ALU:0 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:2} Operand:2 Result:4 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=Memory
<nil> TRC pkg/cpu/writeback.go:88 > Got with instruction: &{rawInstruction:131137 BaseInstruction:{OpType:0 Rd:4 ALU:0 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:2} Operand:2 Result:4 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:43 > Processing instruction: &{rawInstruction:131137 BaseInstruction:{OpType:0 Rd:4 ALU:0 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:2} Operand:2 Result:4 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:65 > Writing back result: 4 to r4
 Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:67 > Unblocked register r4 for write back
 Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:75 > Written back to rdestaux: 0 0
 Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:79 > Write back completed for instruction: &{rawInstruction:131137 BaseInstruction:{OpType:0 Rd:4 ALU:0 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:2} Operand:2 Result:4 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=WriteBack
<nil> TRC pkg/cpu/memory.go:56 > Current instruction is not a load/store type, skipping memory stage execution &{rawInstruction:66081 BaseInstruction:{OpType:0 Rd:2 ALU:1 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:1} Operand:1 Result:8 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=Memory
<nil> TRC pkg/cpu/execute.go:258 > No current instruction to process, returning early Stage=Execute
<nil> TRC pkg/cpu/decode.go:69 > Decoded instruction: &{rawInstruction:7201 BaseInstruction:{OpType:0 Rd:2 ALU:14 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:0} Operand:0 Result:0 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:false}
 Stage=Decode
<nil> TRC pkg/cpu/decode.go:75 > Failed to read register r2 -1 Stage=Decode
<nil> TRC pkg/cpu/fetch.go:44 > Currently have an instruction &{rawInstruction:621 BaseInstruction:{OpType:0 Rd:0 ALU:0 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:0} Operand:0 Result:0 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:false}, skipping fetch Stage=Fetch
<nil> TRC pkg/cpu/pipeline.go:67 > canFetch: true

<nil> TRC pkg/cpu/fetch.go:88 > Next stage cannot advance, stalling Stage=Fetch
<nil> TRC pkg/cpu/decode.go:165 > Decode is busy, cannot advance: 1 Stage=Decode
<nil> TRC pkg/cpu/execute.go:284 > previous stage Decode returned stall
 Stage=Execute
<nil> TRC pkg/cpu/execute.go:292 > Advancing to next stage with instruction: <nil>
 Stage=Execute
<nil> TRC pkg/cpu/memory.go:118 > Advancing to next stage with instruction: &{rawInstruction:66081 BaseInstruction:{OpType:0 Rd:2 ALU:1 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:1} Operand:1 Result:8 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=Memory
<nil> TRC pkg/cpu/writeback.go:88 > Got with instruction: &{rawInstruction:66081 BaseInstruction:{OpType:0 Rd:2 ALU:1 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:1} Operand:1 Result:8 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:43 > Processing instruction: &{rawInstruction:66081 BaseInstruction:{OpType:0 Rd:2 ALU:1 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:1} Operand:1 Result:8 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:65 > Writing back result: 8 to r2
 Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:67 > Unblocked register r2 for write back
 Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:75 > Written back to rdestaux: 0 0
 Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:79 > Write back completed for instruction: &{rawInstruction:66081 BaseInstruction:{OpType:0 Rd:2 ALU:1 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:1} Operand:1 Result:8 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=WriteBack
<nil> TRC pkg/cpu/memory.go:52 > No current instruction to process, returning early Stage=Memory
<nil> TRC pkg/cpu/execute.go:258 > No current instruction to process, returning early Stage=Execute
<nil> TRC pkg/cpu/decode.go:69 > Decoded instruction: &{rawInstruction:7201 BaseInstruction:{OpType:0 Rd:2 ALU:14 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:0} Operand:0 Result:0 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:false}
 Stage=Decode
<nil> TRC pkg/cpu/decode.go:155 > Decoded filled instruction: &{rawInstruction:7201 BaseInstruction:{OpType:0 Rd:2 ALU:14 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:0} Operand:0 Result:8 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=Decode
<nil> TRC pkg/cpu/fetch.go:44 > Currently have an instruction &{rawInstruction:621 BaseInstruction:{OpType:0 Rd:0 ALU:0 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:0} Operand:0 Result:0 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:false}, skipping fetch Stage=Fetch
<nil> TRC pkg/cpu/pipeline.go:67 > canFetch: true

<nil> TRC pkg/cpu/fetch.go:83 > Advancing to next stage with instruction: 0x0000026d Stage=Fetch
<nil> TRC pkg/cpu/decode.go:170 > Advancing to next stage with instruction: &{rawInstruction:7201 BaseInstruction:{OpType:0 Rd:2 ALU:14 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:0} Operand:0 Result:8 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=Decode
<nil> TRC pkg/cpu/execute.go:292 > Advancing to next stage with instruction: <nil>
 Stage=Execute
<nil> TRC pkg/cpu/memory.go:118 > Advancing to next stage with instruction: <nil>
 Stage=Memory
<nil> TRC pkg/cpu/writeback.go:88 > Got with instruction: <nil>
 Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:39 > No current instruction to process, returning early Stage=WriteBack
<nil> TRC pkg/cpu/memory.go:52 > No current instruction to process, returning early Stage=Memory
<nil> TRC pkg/cpu/execute.go:103 > ALURI operation result: 8 Stage=Execute
<nil> TRC pkg/cpu/decode.go:69 > Decoded instruction: &{rawInstruction:621 BaseInstruction:{OpType:3 Rd:0 ALU:0 Rs:0 RMem:6 CtrlFlag:1 CtrlMode:0 MemMode:0 Imm:0} Operand:0 Result:0 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:false}
 Stage=Decode
<nil> TRC pkg/cpu/decode.go:155 > Decoded filled instruction: &{rawInstruction:621 BaseInstruction:{OpType:3 Rd:0 ALU:0 Rs:0 RMem:6 CtrlFlag:1 CtrlMode:0 MemMode:0 Imm:0} Operand:0 Result:0 RDestAux:0 DestMemAddr:9 BranchTaken:false WriteBack:true}
 Stage=Decode
<nil> TRC pkg/cpu/fetch.go:56 > Fetched instruction: 0x0000005d
 Stage=Fetch
<nil> TRC pkg/cpu/fetch.go:61 > Increasing ProgramCounter to: 9 Stage=Fetch
<nil> TRC pkg/cpu/pipeline.go:67 > canFetch: true

<nil> TRC pkg/cpu/fetch.go:83 > Advancing to next stage with instruction: 0x0000005d Stage=Fetch
<nil> TRC pkg/cpu/decode.go:170 > Advancing to next stage with instruction: &{rawInstruction:621 BaseInstruction:{OpType:3 Rd:0 ALU:0 Rs:0 RMem:6 CtrlFlag:1 CtrlMode:0 MemMode:0 Imm:0} Operand:0 Result:0 RDestAux:0 DestMemAddr:9 BranchTaken:false WriteBack:true}
 Stage=Decode
<nil> TRC pkg/cpu/execute.go:292 > Advancing to next stage with instruction: &{rawInstruction:7201 BaseInstruction:{OpType:0 Rd:2 ALU:14 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:0} Operand:0 Result:8 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:false}
 Stage=Execute
<nil> TRC pkg/cpu/memory.go:118 > Advancing to next stage with instruction: <nil>
 Stage=Memory
<nil> TRC pkg/cpu/writeback.go:88 > Got with instruction: <nil>
 Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:39 > No current instruction to process, returning early Stage=WriteBack
<nil> TRC pkg/cpu/memory.go:56 > Current instruction is not a load/store type, skipping memory stage execution &{rawInstruction:7201 BaseInstruction:{OpType:0 Rd:2 ALU:14 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:0} Operand:0 Result:8 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:false}
 Stage=Memory
<nil> TRC pkg/cpu/execute.go:168 > calculated memory address: 9 Stage=Execute
<nil> TRC pkg/cpu/decode.go:69 > Decoded instruction: &{rawInstruction:93 BaseInstruction:{OpType:3 Rd:0 ALU:0 Rs:0 RMem:5 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:0} Operand:0 Result:0 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:false}
 Stage=Decode
<nil> TRC pkg/cpu/decode.go:155 > Decoded filled instruction: &{rawInstruction:93 BaseInstruction:{OpType:3 Rd:0 ALU:0 Rs:0 RMem:5 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:0} Operand:0 Result:0 RDestAux:0 DestMemAddr:4 BranchTaken:false WriteBack:true}
 Stage=Decode
<nil> TRC pkg/cpu/fetch.go:56 > Fetched instruction: 0xbeef0a11
 Stage=Fetch
<nil> TRC pkg/cpu/fetch.go:61 > Increasing ProgramCounter to: 10 Stage=Fetch
<nil> TRC pkg/cpu/pipeline.go:67 > canFetch: true

<nil> TRC pkg/cpu/fetch.go:83 > Advancing to next stage with instruction: 0xbeef0a11 Stage=Fetch
<nil> TRC pkg/cpu/decode.go:170 > Advancing to next stage with instruction: &{rawInstruction:93 BaseInstruction:{OpType:3 Rd:0 ALU:0 Rs:0 RMem:5 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:0} Operand:0 Result:0 RDestAux:0 DestMemAddr:4 BranchTaken:false WriteBack:true}
 Stage=Decode
<nil> TRC pkg/cpu/execute.go:292 > Advancing to next stage with instruction: &{rawInstruction:621 BaseInstruction:{OpType:3 Rd:0 ALU:0 Rs:0 RMem:6 CtrlFlag:1 CtrlMode:0 MemMode:0 Imm:0} Operand:0 Result:0 RDestAux:0 DestMemAddr:9 BranchTaken:false WriteBack:true}
 Stage=Execute
<nil> TRC pkg/cpu/memory.go:118 > Advancing to next stage with instruction: &{rawInstruction:7201 BaseInstruction:{OpType:0 Rd:2 ALU:14 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:0} Operand:0 Result:8 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:false}
 Stage=Memory
<nil> TRC pkg/cpu/writeback.go:88 > Got with instruction: &{rawInstruction:7201 BaseInstruction:{OpType:0 Rd:2 ALU:14 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:0} Operand:0 Result:8 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:false}
 Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:43 > Processing instruction: &{rawInstruction:7201 BaseInstruction:{OpType:0 Rd:2 ALU:14 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:0} Operand:0 Result:8 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:false}
 Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:77 > No write-back required for this instruction Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:79 > Write back completed for instruction: &{rawInstruction:7201 BaseInstruction:{OpType:0 Rd:2 ALU:14 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:0} Operand:0 Result:8 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:false}
 Stage=WriteBack
<nil> TRC pkg/cpu/memory.go:56 > Current instruction is not a load/store type, skipping memory stage execution &{rawInstruction:621 BaseInstruction:{OpType:3 Rd:0 ALU:0 Rs:0 RMem:6 CtrlFlag:1 CtrlMode:0 MemMode:0 Imm:0} Operand:0 Result:0 RDestAux:0 DestMemAddr:9 BranchTaken:false WriteBack:true}
 Stage=Memory
<nil> TRC pkg/cpu/execute.go:168 > calculated memory address: 4 Stage=Execute
<nil> TRC pkg/cpu/decode.go:69 > Decoded instruction: &{rawInstruction:3203336721 BaseInstruction:{OpType:0 Rd:1 ALU:5 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:-16657} Operand:0 Result:0 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:false}
 Stage=Decode
<nil> TRC pkg/cpu/decode.go:155 > Decoded filled instruction: &{rawInstruction:3203336721 BaseInstruction:{OpType:0 Rd:1 ALU:5 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:-16657} Operand:4294950639 Result:0 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=Decode
<nil> TRC pkg/cpu/fetch.go:56 > Fetched instruction: 0x00000419
 Stage=Fetch
<nil> TRC pkg/cpu/fetch.go:61 > Increasing ProgramCounter to: 11 Stage=Fetch
<nil> TRC pkg/cpu/pipeline.go:67 > canFetch: true

<nil> TRC pkg/cpu/fetch.go:83 > Advancing to next stage with instruction: 0x00000419 Stage=Fetch
<nil> TRC pkg/cpu/decode.go:170 > Advancing to next stage with instruction: &{rawInstruction:3203336721 BaseInstruction:{OpType:0 Rd:1 ALU:5 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:-16657} Operand:4294950639 Result:0 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=Decode
<nil> TRC pkg/cpu/execute.go:292 > Advancing to next stage with instruction: &{rawInstruction:93 BaseInstruction:{OpType:3 Rd:0 ALU:0 Rs:0 RMem:5 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:0} Operand:0 Result:0 RDestAux:0 DestMemAddr:4 BranchTaken:true WriteBack:true}
 Stage=Execute
<nil> TRC pkg/cpu/memory.go:118 > Advancing to next stage with instruction: &{rawInstruction:621 BaseInstruction:{OpType:3 Rd:0 ALU:0 Rs:0 RMem:6 CtrlFlag:1 CtrlMode:0 MemMode:0 Imm:0} Operand:0 Result:0 RDestAux:0 DestMemAddr:9 BranchTaken:false WriteBack:true}
 Stage=Memory
<nil> TRC pkg/cpu/writeback.go:88 > Got with instruction: &{rawInstruction:621 BaseInstruction:{OpType:3 Rd:0 ALU:0 Rs:0 RMem:6 CtrlFlag:1 CtrlMode:0 MemMode:0 Imm:0} Operand:0 Result:0 RDestAux:0 DestMemAddr:9 BranchTaken:false WriteBack:true}
 Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:43 > Processing instruction: &{rawInstruction:621 BaseInstruction:{OpType:3 Rd:0 ALU:0 Rs:0 RMem:6 CtrlFlag:1 CtrlMode:0 MemMode:0 Imm:0} Operand:0 Result:0 RDestAux:0 DestMemAddr:9 BranchTaken:false WriteBack:true}
 Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:50 > Control instruction detected Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:52 > Branch not taken, no write back to Program Counter required Stage=WriteBack
<nil> TRC pkg/cpu/memory.go:56 > Current instruction is not a load/store type, skipping memory stage execution &{rawInstruction:93 BaseInstruction:{OpType:3 Rd:0 ALU:0 Rs:0 RMem:5 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:0} Operand:0 Result:0 RDestAux:0 DestMemAddr:4 BranchTaken:true WriteBack:true}
 Stage=Memory
<nil> TRC pkg/cpu/execute.go:103 > ALURI operation result: 4294950639 Stage=Execute
<nil> TRC pkg/cpu/decode.go:69 > Decoded instruction: &{rawInstruction:1049 BaseInstruction:{OpType:2 Rd:1 ALU:0 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:2 Imm:0} Operand:0 Result:0 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:false}
 Stage=Decode
<nil> TRC pkg/cpu/decode.go:155 > Decoded filled instruction: &{rawInstruction:1049 BaseInstruction:{OpType:2 Rd:1 ALU:0 Rs:0 RMem:30 CtrlFlag:0 CtrlMode:0 MemMode:2 Imm:0} Operand:0 Result:0 RDestAux:0 DestMemAddr:20 BranchTaken:false WriteBack:false}
 Stage=Decode
<nil> TRC pkg/cpu/fetch.go:56 > Fetched instruction: 0x00000419
 Stage=Fetch
<nil> TRC pkg/cpu/fetch.go:61 > Increasing ProgramCounter to: 12 Stage=Fetch
<nil> TRC pkg/cpu/pipeline.go:67 > canFetch: true

<nil> TRC pkg/cpu/fetch.go:83 > Advancing to next stage with instruction: 0x00000419 Stage=Fetch
<nil> TRC pkg/cpu/decode.go:170 > Advancing to next stage with instruction: &{rawInstruction:1049 BaseInstruction:{OpType:2 Rd:1 ALU:0 Rs:0 RMem:30 CtrlFlag:0 CtrlMode:0 MemMode:2 Imm:0} Operand:0 Result:0 RDestAux:0 DestMemAddr:20 BranchTaken:false WriteBack:false}
 Stage=Decode
<nil> TRC pkg/cpu/execute.go:292 > Advancing to next stage with instruction: &{rawInstruction:3203336721 BaseInstruction:{OpType:0 Rd:1 ALU:5 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:-16657} Operand:4294950639 Result:4294950639 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=Execute
<nil> TRC pkg/cpu/memory.go:118 > Advancing to next stage with instruction: &{rawInstruction:93 BaseInstruction:{OpType:3 Rd:0 ALU:0 Rs:0 RMem:5 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:0} Operand:0 Result:0 RDestAux:0 DestMemAddr:4 BranchTaken:true WriteBack:true}
 Stage=Memory
<nil> TRC pkg/cpu/writeback.go:88 > Got with instruction: &{rawInstruction:93 BaseInstruction:{OpType:3 Rd:0 ALU:0 Rs:0 RMem:5 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:0} Operand:0 Result:0 RDestAux:0 DestMemAddr:4 BranchTaken:true WriteBack:true}
 Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:43 > Processing instruction: &{rawInstruction:93 BaseInstruction:{OpType:3 Rd:0 ALU:0 Rs:0 RMem:5 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:0} Operand:0 Result:0 RDestAux:0 DestMemAddr:4 BranchTaken:true WriteBack:true}
 Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:50 > Control instruction detected Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:59 > Writing to Program Counter directly from control instruction to 4
 Stage=WriteBack
<nil> TRC pkg/cpu/fetch.go:95 > Squashing instruction: <nil>
 Stage=Fetch
<nil> TRC pkg/cpu/decode.go:182 > Squashing instruction: &{rawInstruction:1049 BaseInstruction:{OpType:0 Rd:0 ALU:0 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:0} Operand:0 Result:0 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:false}
 Stage=Decode
<nil> TRC pkg/cpu/execute.go:304 > Squashing instruction: &{rawInstruction:1049 BaseInstruction:{OpType:2 Rd:1 ALU:0 Rs:0 RMem:30 CtrlFlag:0 CtrlMode:0 MemMode:2 Imm:0} Operand:0 Result:0 RDestAux:0 DestMemAddr:20 BranchTaken:false WriteBack:false}
 Stage=Execute
<nil> TRC pkg/cpu/memory.go:130 > Squashing instruction: &{rawInstruction:3203336721 BaseInstruction:{OpType:0 Rd:1 ALU:5 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:-16657} Operand:4294950639 Result:4294950639 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=Memory
<nil> TRC pkg/cpu/writeback.go:95 > Squashing instruction: &{rawInstruction:93 BaseInstruction:{OpType:3 Rd:0 ALU:0 Rs:0 RMem:5 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:0} Operand:0 Result:0 RDestAux:0 DestMemAddr:4 BranchTaken:true WriteBack:true}
 Stage=WriteBack
<nil> TRC pkg/cpu/memory.go:52 > No current instruction to process, returning early Stage=Memory
<nil> TRC pkg/cpu/execute.go:258 > No current instruction to process, returning early Stage=Execute
<nil> TRC pkg/cpu/decode.go:61 > No current instruction to process, returning early Stage=Decode
<nil> TRC pkg/cpu/fetch.go:56 > Fetched instruction: 0x00020041
 Stage=Fetch
<nil> TRC pkg/cpu/fetch.go:61 > Increasing ProgramCounter to: 5 Stage=Fetch
<nil> TRC pkg/cpu/pipeline.go:67 > canFetch: true

<nil> TRC pkg/cpu/fetch.go:83 > Advancing to next stage with instruction: 0x00020041 Stage=Fetch
<nil> TRC pkg/cpu/decode.go:170 > Advancing to next stage with instruction: <nil>
 Stage=Decode
<nil> TRC pkg/cpu/execute.go:292 > Advancing to next stage with instruction: <nil>
 Stage=Execute
<nil> TRC pkg/cpu/memory.go:118 > Advancing to next stage with instruction: <nil>
 Stage=Memory
<nil> TRC pkg/cpu/writeback.go:88 > Got with instruction: <nil>
 Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:39 > No current instruction to process, returning early Stage=WriteBack
<nil> TRC pkg/cpu/memory.go:52 > No current instruction to process, returning early Stage=Memory
<nil> TRC pkg/cpu/execute.go:258 > No current instruction to process, returning early Stage=Execute
<nil> TRC pkg/cpu/decode.go:69 > Decoded instruction: &{rawInstruction:131137 BaseInstruction:{OpType:0 Rd:4 ALU:0 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:2} Operand:0 Result:0 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:false}
 Stage=Decode
<nil> TRC pkg/cpu/decode.go:155 > Decoded filled instruction: &{rawInstruction:131137 BaseInstruction:{OpType:0 Rd:4 ALU:0 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:2} Operand:2 Result:4 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=Decode
<nil> TRC pkg/cpu/fetch.go:56 > Fetched instruction: 0x00010221
 Stage=Fetch
<nil> TRC pkg/cpu/fetch.go:61 > Increasing ProgramCounter to: 6 Stage=Fetch
<nil> TRC pkg/cpu/pipeline.go:67 > canFetch: true

<nil> TRC pkg/cpu/fetch.go:83 > Advancing to next stage with instruction: 0x00010221 Stage=Fetch
<nil> TRC pkg/cpu/decode.go:170 > Advancing to next stage with instruction: &{rawInstruction:131137 BaseInstruction:{OpType:0 Rd:4 ALU:0 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:2} Operand:2 Result:4 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=Decode
<nil> TRC pkg/cpu/execute.go:292 > Advancing to next stage with instruction: <nil>
 Stage=Execute
<nil> TRC pkg/cpu/memory.go:118 > Advancing to next stage with instruction: <nil>
 Stage=Memory
<nil> TRC pkg/cpu/writeback.go:88 > Got with instruction: <nil>
 Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:39 > No current instruction to process, returning early Stage=WriteBack
<nil> TRC pkg/cpu/memory.go:52 > No current instruction to process, returning early Stage=Memory
<nil> TRC pkg/cpu/execute.go:103 > ALURI operation result: 6 Stage=Execute
<nil> TRC pkg/cpu/decode.go:69 > Decoded instruction: &{rawInstruction:66081 BaseInstruction:{OpType:0 Rd:2 ALU:1 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:1} Operand:0 Result:0 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:false}
 Stage=Decode
<nil> TRC pkg/cpu/decode.go:155 > Decoded filled instruction: &{rawInstruction:66081 BaseInstruction:{OpType:0 Rd:2 ALU:1 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:1} Operand:1 Result:8 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=Decode
<nil> TRC pkg/cpu/fetch.go:56 > Fetched instruction: 0x00001c21
 Stage=Fetch
<nil> TRC pkg/cpu/fetch.go:61 > Increasing ProgramCounter to: 7 Stage=Fetch
<nil> TRC pkg/cpu/pipeline.go:67 > canFetch: true

<nil> TRC pkg/cpu/fetch.go:83 > Advancing to next stage with instruction: 0x00001c21 Stage=Fetch
<nil> TRC pkg/cpu/decode.go:170 > Advancing to next stage with instruction: &{rawInstruction:66081 BaseInstruction:{OpType:0 Rd:2 ALU:1 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:1} Operand:1 Result:8 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=Decode
<nil> TRC pkg/cpu/execute.go:292 > Advancing to next stage with instruction: &{rawInstruction:131137 BaseInstruction:{OpType:0 Rd:4 ALU:0 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:2} Operand:2 Result:6 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=Execute
<nil> TRC pkg/cpu/memory.go:118 > Advancing to next stage with instruction: <nil>
 Stage=Memory
<nil> TRC pkg/cpu/writeback.go:88 > Got with instruction: <nil>
 Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:39 > No current instruction to process, returning early Stage=WriteBack
<nil> TRC pkg/cpu/memory.go:56 > Current instruction is not a load/store type, skipping memory stage execution &{rawInstruction:131137 BaseInstruction:{OpType:0 Rd:4 ALU:0 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:2} Operand:2 Result:6 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=Memory
<nil> TRC pkg/cpu/execute.go:103 > ALURI operation result: 7 Stage=Execute
<nil> TRC pkg/cpu/decode.go:69 > Decoded instruction: &{rawInstruction:7201 BaseInstruction:{OpType:0 Rd:2 ALU:14 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:0} Operand:0 Result:0 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:false}
 Stage=Decode
<nil> TRC pkg/cpu/decode.go:75 > Failed to read register r2 -1 Stage=Decode
<nil> TRC pkg/cpu/fetch.go:56 > Fetched instruction: 0x0000026d
 Stage=Fetch
<nil> TRC pkg/cpu/fetch.go:61 > Increasing ProgramCounter to: 8 Stage=Fetch
<nil> TRC pkg/cpu/pipeline.go:67 > canFetch: true

<nil> TRC pkg/cpu/fetch.go:88 > Next stage cannot advance, stalling Stage=Fetch
<nil> TRC pkg/cpu/decode.go:165 > Decode is busy, cannot advance: 1 Stage=Decode
<nil> TRC pkg/cpu/execute.go:284 > previous stage Decode returned stall
 Stage=Execute
<nil> TRC pkg/cpu/execute.go:292 > Advancing to next stage with instruction: &{rawInstruction:66081 BaseInstruction:{OpType:0 Rd:2 ALU:1 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:1} Operand:1 Result:7 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=Execute
<nil> TRC pkg/cpu/memory.go:118 > Advancing to next stage with instruction: &{rawInstruction:131137 BaseInstruction:{OpType:0 Rd:4 ALU:0 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:2} Operand:2 Result:6 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=Memory
<nil> TRC pkg/cpu/writeback.go:88 > Got with instruction: &{rawInstruction:131137 BaseInstruction:{OpType:0 Rd:4 ALU:0 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:2} Operand:2 Result:6 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:43 > Processing instruction: &{rawInstruction:131137 BaseInstruction:{OpType:0 Rd:4 ALU:0 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:2} Operand:2 Result:6 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:65 > Writing back result: 6 to r4
 Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:67 > Unblocked register r4 for write back
 Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:75 > Written back to rdestaux: 0 0
 Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:79 > Write back completed for instruction: &{rawInstruction:131137 BaseInstruction:{OpType:0 Rd:4 ALU:0 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:2} Operand:2 Result:6 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=WriteBack
<nil> TRC pkg/cpu/memory.go:56 > Current instruction is not a load/store type, skipping memory stage execution &{rawInstruction:66081 BaseInstruction:{OpType:0 Rd:2 ALU:1 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:1} Operand:1 Result:7 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=Memory
<nil> TRC pkg/cpu/execute.go:258 > No current instruction to process, returning early Stage=Execute
<nil> TRC pkg/cpu/decode.go:69 > Decoded instruction: &{rawInstruction:7201 BaseInstruction:{OpType:0 Rd:2 ALU:14 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:0} Operand:0 Result:0 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:false}
 Stage=Decode
<nil> TRC pkg/cpu/decode.go:75 > Failed to read register r2 -1 Stage=Decode
<nil> TRC pkg/cpu/fetch.go:44 > Currently have an instruction &{rawInstruction:621 BaseInstruction:{OpType:0 Rd:0 ALU:0 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:0} Operand:0 Result:0 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:false}, skipping fetch Stage=Fetch
<nil> TRC pkg/cpu/pipeline.go:67 > canFetch: true

<nil> TRC pkg/cpu/fetch.go:88 > Next stage cannot advance, stalling Stage=Fetch
<nil> TRC pkg/cpu/decode.go:165 > Decode is busy, cannot advance: 1 Stage=Decode
<nil> TRC pkg/cpu/execute.go:284 > previous stage Decode returned stall
 Stage=Execute
<nil> TRC pkg/cpu/execute.go:292 > Advancing to next stage with instruction: <nil>
 Stage=Execute
<nil> TRC pkg/cpu/memory.go:118 > Advancing to next stage with instruction: &{rawInstruction:66081 BaseInstruction:{OpType:0 Rd:2 ALU:1 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:1} Operand:1 Result:7 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=Memory
<nil> TRC pkg/cpu/writeback.go:88 > Got with instruction: &{rawInstruction:66081 BaseInstruction:{OpType:0 Rd:2 ALU:1 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:1} Operand:1 Result:7 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:43 > Processing instruction: &{rawInstruction:66081 BaseInstruction:{OpType:0 Rd:2 ALU:1 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:1} Operand:1 Result:7 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:65 > Writing back result: 7 to r2
 Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:67 > Unblocked register r2 for write back
 Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:75 > Written back to rdestaux: 0 0
 Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:79 > Write back completed for instruction: &{rawInstruction:66081 BaseInstruction:{OpType:0 Rd:2 ALU:1 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:1} Operand:1 Result:7 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=WriteBack
<nil> TRC pkg/cpu/memory.go:52 > No current instruction to process, returning early Stage=Memory
<nil> TRC pkg/cpu/execute.go:258 > No current instruction to process, returning early Stage=Execute
<nil> TRC pkg/cpu/decode.go:69 > Decoded instruction: &{rawInstruction:7201 BaseInstruction:{OpType:0 Rd:2 ALU:14 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:0} Operand:0 Result:0 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:false}
 Stage=Decode
<nil> TRC pkg/cpu/decode.go:155 > Decoded filled instruction: &{rawInstruction:7201 BaseInstruction:{OpType:0 Rd:2 ALU:14 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:0} Operand:0 Result:7 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=Decode
<nil> TRC pkg/cpu/fetch.go:44 > Currently have an instruction &{rawInstruction:621 BaseInstruction:{OpType:0 Rd:0 ALU:0 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:0} Operand:0 Result:0 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:false}, skipping fetch Stage=Fetch
<nil> TRC pkg/cpu/pipeline.go:67 > canFetch: true

<nil> TRC pkg/cpu/fetch.go:83 > Advancing to next stage with instruction: 0x0000026d Stage=Fetch
<nil> TRC pkg/cpu/decode.go:170 > Advancing to next stage with instruction: &{rawInstruction:7201 BaseInstruction:{OpType:0 Rd:2 ALU:14 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:0} Operand:0 Result:7 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=Decode
<nil> TRC pkg/cpu/execute.go:292 > Advancing to next stage with instruction: <nil>
 Stage=Execute
<nil> TRC pkg/cpu/memory.go:118 > Advancing to next stage with instruction: <nil>
 Stage=Memory
<nil> TRC pkg/cpu/writeback.go:88 > Got with instruction: <nil>
 Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:39 > No current instruction to process, returning early Stage=WriteBack
<nil> TRC pkg/cpu/memory.go:52 > No current instruction to process, returning early Stage=Memory
<nil> TRC pkg/cpu/execute.go:103 > ALURI operation result: 7 Stage=Execute
<nil> TRC pkg/cpu/decode.go:69 > Decoded instruction: &{rawInstruction:621 BaseInstruction:{OpType:3 Rd:0 ALU:0 Rs:0 RMem:6 CtrlFlag:1 CtrlMode:0 MemMode:0 Imm:0} Operand:0 Result:0 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:false}
 Stage=Decode
<nil> TRC pkg/cpu/decode.go:155 > Decoded filled instruction: &{rawInstruction:621 BaseInstruction:{OpType:3 Rd:0 ALU:0 Rs:0 RMem:6 CtrlFlag:1 CtrlMode:0 MemMode:0 Imm:0} Operand:0 Result:0 RDestAux:0 DestMemAddr:9 BranchTaken:false WriteBack:true}
 Stage=Decode
<nil> TRC pkg/cpu/fetch.go:56 > Fetched instruction: 0x0000005d
 Stage=Fetch
<nil> TRC pkg/cpu/fetch.go:61 > Increasing ProgramCounter to: 9 Stage=Fetch
<nil> TRC pkg/cpu/pipeline.go:67 > canFetch: true

<nil> TRC pkg/cpu/fetch.go:83 > Advancing to next stage with instruction: 0x0000005d Stage=Fetch
<nil> TRC pkg/cpu/decode.go:170 > Advancing to next stage with instruction: &{rawInstruction:621 BaseInstruction:{OpType:3 Rd:0 ALU:0 Rs:0 RMem:6 CtrlFlag:1 CtrlMode:0 MemMode:0 Imm:0} Operand:0 Result:0 RDestAux:0 DestMemAddr:9 BranchTaken:false WriteBack:true}
 Stage=Decode
<nil> TRC pkg/cpu/execute.go:292 > Advancing to next stage with instruction: &{rawInstruction:7201 BaseInstruction:{OpType:0 Rd:2 ALU:14 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:0} Operand:0 Result:7 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:false}
 Stage=Execute
<nil> TRC pkg/cpu/memory.go:118 > Advancing to next stage with instruction: <nil>
 Stage=Memory
<nil> TRC pkg/cpu/writeback.go:88 > Got with instruction: <nil>
 Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:39 > No current instruction to process, returning early Stage=WriteBack
<nil> TRC pkg/cpu/memory.go:56 > Current instruction is not a load/store type, skipping memory stage execution &{rawInstruction:7201 BaseInstruction:{OpType:0 Rd:2 ALU:14 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:0} Operand:0 Result:7 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:false}
 Stage=Memory
<nil> TRC pkg/cpu/execute.go:168 > calculated memory address: 9 Stage=Execute
<nil> TRC pkg/cpu/decode.go:69 > Decoded instruction: &{rawInstruction:93 BaseInstruction:{OpType:3 Rd:0 ALU:0 Rs:0 RMem:5 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:0} Operand:0 Result:0 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:false}
 Stage=Decode
<nil> TRC pkg/cpu/decode.go:155 > Decoded filled instruction: &{rawInstruction:93 BaseInstruction:{OpType:3 Rd:0 ALU:0 Rs:0 RMem:5 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:0} Operand:0 Result:0 RDestAux:0 DestMemAddr:4 BranchTaken:false WriteBack:true}
 Stage=Decode
<nil> TRC pkg/cpu/fetch.go:56 > Fetched instruction: 0xbeef0a11
 Stage=Fetch
<nil> TRC pkg/cpu/fetch.go:61 > Increasing ProgramCounter to: 10 Stage=Fetch
<nil> TRC pkg/cpu/pipeline.go:67 > canFetch: true

<nil> TRC pkg/cpu/fetch.go:83 > Advancing to next stage with instruction: 0xbeef0a11 Stage=Fetch
<nil> TRC pkg/cpu/decode.go:170 > Advancing to next stage with instruction: &{rawInstruction:93 BaseInstruction:{OpType:3 Rd:0 ALU:0 Rs:0 RMem:5 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:0} Operand:0 Result:0 RDestAux:0 DestMemAddr:4 BranchTaken:false WriteBack:true}
 Stage=Decode
<nil> TRC pkg/cpu/execute.go:292 > Advancing to next stage with instruction: &{rawInstruction:621 BaseInstruction:{OpType:3 Rd:0 ALU:0 Rs:0 RMem:6 CtrlFlag:1 CtrlMode:0 MemMode:0 Imm:0} Operand:0 Result:0 RDestAux:0 DestMemAddr:9 BranchTaken:false WriteBack:true}
 Stage=Execute
<nil> TRC pkg/cpu/memory.go:118 > Advancing to next stage with instruction: &{rawInstruction:7201 BaseInstruction:{OpType:0 Rd:2 ALU:14 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:0} Operand:0 Result:7 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:false}
 Stage=Memory
<nil> TRC pkg/cpu/writeback.go:88 > Got with instruction: &{rawInstruction:7201 BaseInstruction:{OpType:0 Rd:2 ALU:14 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:0} Operand:0 Result:7 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:false}
 Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:39 > No current instruction to process, returning early Stage=WriteBack
<nil> TRC pkg/cpu/memory.go:52 > No current instruction to process, returning early Stage=Memory
<nil> TRC pkg/cpu/execute.go:258 > No current instruction to process, returning early Stage=Execute
<nil> TRC pkg/cpu/decode.go:61 > No current instruction to process, returning early Stage=Decode
<nil> TRC pkg/cpu/fetch.go:51 > Fetch failed: WAIT_NEXT_LEVEL Stage=Fetch
<nil> TRC pkg/cpu/pipeline.go:67 > canFetch: true

<nil> TRC pkg/cpu/fetch.go:78 > No instruction fetched, cannot advance Stage=Fetch
<nil> TRC pkg/cpu/decode.go:162 > previous stage Fetch is stalled Stage=Decode
<nil> TRC pkg/cpu/decode.go:170 > Advancing to next stage with instruction: <nil>
 Stage=Decode
<nil> TRC pkg/cpu/execute.go:292 > Advancing to next stage with instruction: <nil>
 Stage=Execute
<nil> TRC pkg/cpu/memory.go:118 > Advancing to next stage with instruction: <nil>
 Stage=Memory
<nil> TRC pkg/cpu/writeback.go:88 > Got with instruction: <nil>
 Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:39 > No current instruction to process, returning early Stage=WriteBack
<nil> TRC pkg/cpu/memory.go:52 > No current instruction to process, returning early Stage=Memory
<nil> TRC pkg/cpu/execute.go:258 > No current instruction to process, returning early Stage=Execute
<nil> TRC pkg/cpu/decode.go:61 > No current instruction to process, returning early Stage=Decode
<nil> TRC pkg/cpu/fetch.go:51 > Fetch failed: WAIT_NEXT_LEVEL Stage=Fetch
<nil> TRC pkg/cpu/pipeline.go:67 > canFetch: true

<nil> TRC pkg/cpu/fetch.go:78 > No instruction fetched, cannot advance Stage=Fetch
<nil> TRC pkg/cpu/decode.go:162 > previous stage Fetch is stalled Stage=Decode
<nil> TRC pkg/cpu/decode.go:170 > Advancing to next stage with instruction: <nil>
 Stage=Decode
<nil> TRC pkg/cpu/execute.go:292 > Advancing to next stage with instruction: <nil>
 Stage=Execute
<nil> TRC pkg/cpu/memory.go:118 > Advancing to next stage with instruction: <nil>
 Stage=Memory
<nil> TRC pkg/cpu/writeback.go:88 > Got with instruction: <nil>
 Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:39 > No current instruction to process, returning early Stage=WriteBack
<nil> TRC pkg/cpu/memory.go:52 > No current instruction to process, returning early Stage=Memory
<nil> TRC pkg/cpu/execute.go:258 > No current instruction to process, returning early Stage=Execute
<nil> TRC pkg/cpu/decode.go:61 > No current instruction to process, returning early Stage=Decode
<nil> TRC pkg/cpu/fetch.go:51 > Fetch failed: WAIT_NEXT_LEVEL Stage=Fetch
<nil> TRC pkg/cpu/pipeline.go:67 > canFetch: true

<nil> TRC pkg/cpu/fetch.go:78 > No instruction fetched, cannot advance Stage=Fetch
<nil> TRC pkg/cpu/decode.go:162 > previous stage Fetch is stalled Stage=Decode
<nil> TRC pkg/cpu/decode.go:170 > Advancing to next stage with instruction: <nil>
 Stage=Decode
<nil> TRC pkg/cpu/execute.go:292 > Advancing to next stage with instruction: <nil>
 Stage=Execute
<nil> TRC pkg/cpu/memory.go:118 > Advancing to next stage with instruction: <nil>
 Stage=Memory
<nil> TRC pkg/cpu/writeback.go:88 > Got with instruction: <nil>
 Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:39 > No current instruction to process, returning early Stage=WriteBack
<nil> TRC pkg/cpu/memory.go:52 > No current instruction to process, returning early Stage=Memory
<nil> TRC pkg/cpu/execute.go:258 > No current instruction to process, returning early Stage=Execute
<nil> TRC pkg/cpu/decode.go:61 > No current instruction to process, returning early Stage=Decode
<nil> TRC pkg/cpu/fetch.go:56 > Fetched instruction: 0x00041851
 Stage=Fetch
<nil> TRC pkg/cpu/fetch.go:61 > Increasing ProgramCounter to: 1 Stage=Fetch
<nil> TRC pkg/cpu/pipeline.go:67 > canFetch: true

<nil> TRC pkg/cpu/fetch.go:83 > Advancing to next stage with instruction: 0x00041851 Stage=Fetch
<nil> TRC pkg/cpu/decode.go:170 > Advancing to next stage with instruction: <nil>
 Stage=Decode
<nil> TRC pkg/cpu/execute.go:292 > Advancing to next stage with instruction: <nil>
 Stage=Execute
<nil> TRC pkg/cpu/memory.go:118 > Advancing to next stage with instruction: <nil>
 Stage=Memory
<nil> TRC pkg/cpu/writeback.go:88 > Got with instruction: <nil>
 Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:39 > No current instruction to process, returning early Stage=WriteBack
<nil> TRC pkg/cpu/memory.go:52 > No current instruction to process, returning early Stage=Memory
<nil> TRC pkg/cpu/execute.go:258 > No current instruction to process, returning early Stage=Execute
<nil> TRC pkg/cpu/decode.go:69 > Decoded instruction: &{rawInstruction:268369 BaseInstruction:{OpType:0 Rd:5 ALU:12 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:4} Operand:0 Result:0 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:false}
 Stage=Decode
<nil> TRC pkg/cpu/decode.go:155 > Decoded filled instruction: &{rawInstruction:268369 BaseInstruction:{OpType:0 Rd:5 ALU:12 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:4} Operand:4 Result:0 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=Decode
<nil> TRC pkg/cpu/fetch.go:56 > Fetched instruction: 0x00091861
 Stage=Fetch
<nil> TRC pkg/cpu/fetch.go:61 > Increasing ProgramCounter to: 2 Stage=Fetch
<nil> TRC pkg/cpu/pipeline.go:67 > canFetch: true

<nil> TRC pkg/cpu/fetch.go:83 > Advancing to next stage with instruction: 0x00091861 Stage=Fetch
<nil> TRC pkg/cpu/decode.go:170 > Advancing to next stage with instruction: &{rawInstruction:268369 BaseInstruction:{OpType:0 Rd:5 ALU:12 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:4} Operand:4 Result:0 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=Decode
<nil> TRC pkg/cpu/execute.go:292 > Advancing to next stage with instruction: <nil>
 Stage=Execute
<nil> TRC pkg/cpu/memory.go:118 > Advancing to next stage with instruction: <nil>
 Stage=Memory
<nil> TRC pkg/cpu/writeback.go:88 > Got with instruction: <nil>
 Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:39 > No current instruction to process, returning early Stage=WriteBack
<nil> TRC pkg/cpu/memory.go:52 > No current instruction to process, returning early Stage=Memory
<nil> TRC pkg/cpu/execute.go:103 > ALURI operation result: 4 Stage=Execute
<nil> TRC pkg/cpu/decode.go:69 > Decoded instruction: &{rawInstruction:596065 BaseInstruction:{OpType:0 Rd:6 ALU:12 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:9} Operand:0 Result:0 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:false}
 Stage=Decode
<nil> TRC pkg/cpu/decode.go:155 > Decoded filled instruction: &{rawInstruction:596065 BaseInstruction:{OpType:0 Rd:6 ALU:12 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:9} Operand:9 Result:0 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=Decode
<nil> TRC pkg/cpu/fetch.go:56 > Fetched instruction: 0x000a1821
 Stage=Fetch
<nil> TRC pkg/cpu/fetch.go:61 > Increasing ProgramCounter to: 3 Stage=Fetch
<nil> TRC pkg/cpu/pipeline.go:67 > canFetch: true

<nil> TRC pkg/cpu/fetch.go:83 > Advancing to next stage with instruction: 0x000a1821 Stage=Fetch
<nil> TRC pkg/cpu/decode.go:170 > Advancing to next stage with instruction: &{rawInstruction:596065 BaseInstruction:{OpType:0 Rd:6 ALU:12 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:9} Operand:9 Result:0 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=Decode
<nil> TRC pkg/cpu/execute.go:292 > Advancing to next stage with instruction: &{rawInstruction:268369 BaseInstruction:{OpType:0 Rd:5 ALU:12 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:4} Operand:4 Result:4 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=Execute
<nil> TRC pkg/cpu/memory.go:118 > Advancing to next stage with instruction: <nil>
 Stage=Memory
<nil> TRC pkg/cpu/writeback.go:88 > Got with instruction: <nil>
 Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:39 > No current instruction to process, returning early Stage=WriteBack
<nil> TRC pkg/cpu/memory.go:56 > Current instruction is not a load/store type, skipping memory stage execution &{rawInstruction:268369 BaseInstruction:{OpType:0 Rd:5 ALU:12 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:4} Operand:4 Result:4 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=Memory
<nil> TRC pkg/cpu/execute.go:103 > ALURI operation result: 9 Stage=Execute
<nil> TRC pkg/cpu/decode.go:69 > Decoded instruction: &{rawInstruction:661537 BaseInstruction:{OpType:0 Rd:2 ALU:12 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:10} Operand:0 Result:0 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:false}
 Stage=Decode
<nil> TRC pkg/cpu/decode.go:155 > Decoded filled instruction: &{rawInstruction:661537 BaseInstruction:{OpType:0 Rd:2 ALU:12 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:10} Operand:10 Result:0 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=Decode
<nil> TRC pkg/cpu/fetch.go:56 > Fetched instruction: 0x001401e1
 Stage=Fetch
<nil> TRC pkg/cpu/fetch.go:61 > Increasing ProgramCounter to: 4 Stage=Fetch
<nil> TRC pkg/cpu/pipeline.go:67 > canFetch: true

<nil> TRC pkg/cpu/fetch.go:83 > Advancing to next stage with instruction: 0x001401e1 Stage=Fetch
<nil> TRC pkg/cpu/decode.go:170 > Advancing to next stage with instruction: &{rawInstruction:661537 BaseInstruction:{OpType:0 Rd:2 ALU:12 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:10} Operand:10 Result:0 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=Decode
<nil> TRC pkg/cpu/execute.go:292 > Advancing to next stage with instruction: &{rawInstruction:596065 BaseInstruction:{OpType:0 Rd:6 ALU:12 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:9} Operand:9 Result:9 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=Execute
<nil> TRC pkg/cpu/memory.go:118 > Advancing to next stage with instruction: &{rawInstruction:268369 BaseInstruction:{OpType:0 Rd:5 ALU:12 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:4} Operand:4 Result:4 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=Memory
<nil> TRC pkg/cpu/writeback.go:88 > Got with instruction: &{rawInstruction:268369 BaseInstruction:{OpType:0 Rd:5 ALU:12 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:4} Operand:4 Result:4 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:43 > Processing instruction: &{rawInstruction:268369 BaseInstruction:{OpType:0 Rd:5 ALU:12 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:4} Operand:4 Result:4 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:65 > Writing back result: 4 to r5
 Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:67 > Unblocked register r5 for write back
 Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:75 > Written back to rdestaux: 0 0
 Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:79 > Write back completed for instruction: &{rawInstruction:268369 BaseInstruction:{OpType:0 Rd:5 ALU:12 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:4} Operand:4 Result:4 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=WriteBack
<nil> TRC pkg/cpu/memory.go:56 > Current instruction is not a load/store type, skipping memory stage execution &{rawInstruction:596065 BaseInstruction:{OpType:0 Rd:6 ALU:12 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:9} Operand:9 Result:9 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=Memory
<nil> TRC pkg/cpu/execute.go:103 > ALURI operation result: 10 Stage=Execute
<nil> TRC pkg/cpu/decode.go:69 > Decoded instruction: &{rawInstruction:1311201 BaseInstruction:{OpType:0 Rd:30 ALU:0 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:20} Operand:0 Result:0 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:false}
 Stage=Decode
<nil> TRC pkg/cpu/decode.go:155 > Decoded filled instruction: &{rawInstruction:1311201 BaseInstruction:{OpType:0 Rd:30 ALU:0 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:20} Operand:20 Result:0 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=Decode
<nil> TRC pkg/cpu/fetch.go:51 > Fetch failed: WAIT_NEXT_LEVEL Stage=Fetch
<nil> TRC pkg/cpu/pipeline.go:67 > canFetch: true

<nil> TRC pkg/cpu/fetch.go:78 > No instruction fetched, cannot advance Stage=Fetch
<nil> TRC pkg/cpu/decode.go:162 > previous stage Fetch is stalled Stage=Decode
<nil> TRC pkg/cpu/decode.go:170 > Advancing to next stage with instruction: &{rawInstruction:1311201 BaseInstruction:{OpType:0 Rd:30 ALU:0 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:20} Operand:20 Result:0 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=Decode
<nil> TRC pkg/cpu/execute.go:292 > Advancing to next stage with instruction: &{rawInstruction:661537 BaseInstruction:{OpType:0 Rd:2 ALU:12 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:10} Operand:10 Result:10 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=Execute
<nil> TRC pkg/cpu/memory.go:118 > Advancing to next stage with instruction: &{rawInstruction:596065 BaseInstruction:{OpType:0 Rd:6 ALU:12 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:9} Operand:9 Result:9 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=Memory
<nil> TRC pkg/cpu/writeback.go:88 > Got with instruction: &{rawInstruction:596065 BaseInstruction:{OpType:0 Rd:6 ALU:12 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:9} Operand:9 Result:9 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:43 > Processing instruction: &{rawInstruction:596065 BaseInstruction:{OpType:0 Rd:6 ALU:12 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:9} Operand:9 Result:9 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:65 > Writing back result: 9 to r6
 Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:67 > Unblocked register r6 for write back
 Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:75 > Written back to rdestaux: 0 0
 Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:79 > Write back completed for instruction: &{rawInstruction:596065 BaseInstruction:{OpType:0 Rd:6 ALU:12 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:9} Operand:9 Result:9 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=WriteBack
<nil> TRC pkg/cpu/memory.go:56 > Current instruction is not a load/store type, skipping memory stage execution &{rawInstruction:661537 BaseInstruction:{OpType:0 Rd:2 ALU:12 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:10} Operand:10 Result:10 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=Memory
<nil> TRC pkg/cpu/execute.go:103 > ALURI operation result: 20 Stage=Execute
<nil> TRC pkg/cpu/decode.go:61 > No current instruction to process, returning early Stage=Decode
<nil> TRC pkg/cpu/fetch.go:51 > Fetch failed: WAIT_NEXT_LEVEL Stage=Fetch
<nil> TRC pkg/cpu/pipeline.go:67 > canFetch: true

<nil> TRC pkg/cpu/fetch.go:78 > No instruction fetched, cannot advance Stage=Fetch
<nil> TRC pkg/cpu/decode.go:162 > previous stage Fetch is stalled Stage=Decode
<nil> TRC pkg/cpu/decode.go:170 > Advancing to next stage with instruction: <nil>
 Stage=Decode
<nil> TRC pkg/cpu/execute.go:292 > Advancing to next stage with instruction: &{rawInstruction:1311201 BaseInstruction:{OpType:0 Rd:30 ALU:0 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:20} Operand:20 Result:20 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=Execute
<nil> TRC pkg/cpu/memory.go:118 > Advancing to next stage with instruction: &{rawInstruction:661537 BaseInstruction:{OpType:0 Rd:2 ALU:12 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:10} Operand:10 Result:10 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=Memory
<nil> TRC pkg/cpu/writeback.go:88 > Got with instruction: &{rawInstruction:661537 BaseInstruction:{OpType:0 Rd:2 ALU:12 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:10} Operand:10 Result:10 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:43 > Processing instruction: &{rawInstruction:661537 BaseInstruction:{OpType:0 Rd:2 ALU:12 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:10} Operand:10 Result:10 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:65 > Writing back result: 10 to r2
 Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:67 > Unblocked register r2 for write back
 Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:75 > Written back to rdestaux: 0 0
 Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:79 > Write back completed for instruction: &{rawInstruction:661537 BaseInstruction:{OpType:0 Rd:2 ALU:12 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:10} Operand:10 Result:10 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=WriteBack
<nil> TRC pkg/cpu/memory.go:56 > Current instruction is not a load/store type, skipping memory stage execution &{rawInstruction:1311201 BaseInstruction:{OpType:0 Rd:30 ALU:0 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:20} Operand:20 Result:20 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=Memory
<nil> TRC pkg/cpu/execute.go:258 > No current instruction to process, returning early Stage=Execute
<nil> TRC pkg/cpu/decode.go:61 > No current instruction to process, returning early Stage=Decode
<nil> TRC pkg/cpu/fetch.go:51 > Fetch failed: WAIT_NEXT_LEVEL Stage=Fetch
<nil> TRC pkg/cpu/pipeline.go:67 > canFetch: true

<nil> TRC pkg/cpu/fetch.go:78 > No instruction fetched, cannot advance Stage=Fetch
<nil> TRC pkg/cpu/decode.go:162 > previous stage Fetch is stalled Stage=Decode
<nil> TRC pkg/cpu/decode.go:170 > Advancing to next stage with instruction: <nil>
 Stage=Decode
<nil> TRC pkg/cpu/execute.go:292 > Advancing to next stage with instruction: <nil>
 Stage=Execute
<nil> TRC pkg/cpu/memory.go:118 > Advancing to next stage with instruction: &{rawInstruction:1311201 BaseInstruction:{OpType:0 Rd:30 ALU:0 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:20} Operand:20 Result:20 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=Memory
<nil> TRC pkg/cpu/writeback.go:88 > Got with instruction: &{rawInstruction:1311201 BaseInstruction:{OpType:0 Rd:30 ALU:0 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:20} Operand:20 Result:20 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:43 > Processing instruction: &{rawInstruction:1311201 BaseInstruction:{OpType:0 Rd:30 ALU:0 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:20} Operand:20 Result:20 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:65 > Writing back result: 20 to r30
 Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:67 > Unblocked register r30 for write back
 Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:75 > Written back to rdestaux: 0 0
 Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:79 > Write back completed for instruction: &{rawInstruction:1311201 BaseInstruction:{OpType:0 Rd:30 ALU:0 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:20} Operand:20 Result:20 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=WriteBack
<nil> TRC pkg/cpu/memory.go:52 > No current instruction to process, returning early Stage=Memory
<nil> TRC pkg/cpu/execute.go:258 > No current instruction to process, returning early Stage=Execute
<nil> TRC pkg/cpu/decode.go:61 > No current instruction to process, returning early Stage=Decode
<nil> TRC pkg/cpu/fetch.go:56 > Fetched instruction: 0x00020041
 Stage=Fetch
<nil> TRC pkg/cpu/fetch.go:61 > Increasing ProgramCounter to: 5 Stage=Fetch
<nil> TRC pkg/cpu/pipeline.go:67 > canFetch: true

<nil> TRC pkg/cpu/fetch.go:83 > Advancing to next stage with instruction: 0x00020041 Stage=Fetch
<nil> TRC pkg/cpu/decode.go:170 > Advancing to next stage with instruction: <nil>
 Stage=Decode
<nil> TRC pkg/cpu/execute.go:292 > Advancing to next stage with instruction: <nil>
 Stage=Execute
<nil> TRC pkg/cpu/memory.go:118 > Advancing to next stage with instruction: <nil>
 Stage=Memory
<nil> TRC pkg/cpu/writeback.go:88 > Got with instruction: <nil>
 Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:39 > No current instruction to process, returning early Stage=WriteBack
<nil> TRC pkg/cpu/memory.go:52 > No current instruction to process, returning early Stage=Memory
<nil> TRC pkg/cpu/execute.go:258 > No current instruction to process, returning early Stage=Execute
<nil> TRC pkg/cpu/decode.go:69 > Decoded instruction: &{rawInstruction:131137 BaseInstruction:{OpType:0 Rd:4 ALU:0 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:2} Operand:0 Result:0 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:false}
 Stage=Decode
<nil> TRC pkg/cpu/decode.go:155 > Decoded filled instruction: &{rawInstruction:131137 BaseInstruction:{OpType:0 Rd:4 ALU:0 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:2} Operand:2 Result:0 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=Decode
<nil> TRC pkg/cpu/fetch.go:56 > Fetched instruction: 0x00010221
 Stage=Fetch
<nil> TRC pkg/cpu/fetch.go:61 > Increasing ProgramCounter to: 6 Stage=Fetch
<nil> TRC pkg/cpu/pipeline.go:67 > canFetch: true

<nil> TRC pkg/cpu/fetch.go:83 > Advancing to next stage with instruction: 0x00010221 Stage=Fetch
<nil> TRC pkg/cpu/decode.go:170 > Advancing to next stage with instruction: &{rawInstruction:131137 BaseInstruction:{OpType:0 Rd:4 ALU:0 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:2} Operand:2 Result:0 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=Decode
<nil> TRC pkg/cpu/execute.go:292 > Advancing to next stage with instruction: <nil>
 Stage=Execute
<nil> TRC pkg/cpu/memory.go:118 > Advancing to next stage with instruction: <nil>
 Stage=Memory
<nil> TRC pkg/cpu/writeback.go:88 > Got with instruction: <nil>
 Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:39 > No current instruction to process, returning early Stage=WriteBack
<nil> TRC pkg/cpu/memory.go:52 > No current instruction to process, returning early Stage=Memory
<nil> TRC pkg/cpu/execute.go:103 > ALURI operation result: 2 Stage=Execute
<nil> TRC pkg/cpu/decode.go:69 > Decoded instruction: &{rawInstruction:66081 BaseInstruction:{OpType:0 Rd:2 ALU:1 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:1} Operand:0 Result:0 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:false}
 Stage=Decode
<nil> TRC pkg/cpu/decode.go:155 > Decoded filled instruction: &{rawInstruction:66081 BaseInstruction:{OpType:0 Rd:2 ALU:1 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:1} Operand:1 Result:10 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=Decode
<nil> TRC pkg/cpu/fetch.go:56 > Fetched instruction: 0x00001c21
 Stage=Fetch
<nil> TRC pkg/cpu/fetch.go:61 > Increasing ProgramCounter to: 7 Stage=Fetch
<nil> TRC pkg/cpu/pipeline.go:67 > canFetch: true

<nil> TRC pkg/cpu/fetch.go:83 > Advancing to next stage with instruction: 0x00001c21 Stage=Fetch
<nil> TRC pkg/cpu/decode.go:170 > Advancing to next stage with instruction: &{rawInstruction:66081 BaseInstruction:{OpType:0 Rd:2 ALU:1 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:1} Operand:1 Result:10 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=Decode
<nil> TRC pkg/cpu/execute.go:292 > Advancing to next stage with instruction: &{rawInstruction:131137 BaseInstruction:{OpType:0 Rd:4 ALU:0 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:2} Operand:2 Result:2 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=Execute
<nil> TRC pkg/cpu/memory.go:118 > Advancing to next stage with instruction: <nil>
 Stage=Memory
<nil> TRC pkg/cpu/writeback.go:88 > Got with instruction: <nil>
 Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:39 > No current instruction to process, returning early Stage=WriteBack
<nil> TRC pkg/cpu/memory.go:56 > Current instruction is not a load/store type, skipping memory stage execution &{rawInstruction:131137 BaseInstruction:{OpType:0 Rd:4 ALU:0 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:2} Operand:2 Result:2 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=Memory
<nil> TRC pkg/cpu/execute.go:103 > ALURI operation result: 9 Stage=Execute
<nil> TRC pkg/cpu/decode.go:69 > Decoded instruction: &{rawInstruction:7201 BaseInstruction:{OpType:0 Rd:2 ALU:14 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:0} Operand:0 Result:0 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:false}
 Stage=Decode
<nil> TRC pkg/cpu/decode.go:75 > Failed to read register r2 -1 Stage=Decode
<nil> TRC pkg/cpu/fetch.go:56 > Fetched instruction: 0x0000026d
 Stage=Fetch
<nil> TRC pkg/cpu/fetch.go:61 > Increasing ProgramCounter to: 8 Stage=Fetch
<nil> TRC pkg/cpu/pipeline.go:67 > canFetch: true

<nil> TRC pkg/cpu/fetch.go:88 > Next stage cannot advance, stalling Stage=Fetch
<nil> TRC pkg/cpu/decode.go:165 > Decode is busy, cannot advance: 1 Stage=Decode
<nil> TRC pkg/cpu/execute.go:284 > previous stage Decode returned stall
 Stage=Execute
<nil> TRC pkg/cpu/execute.go:292 > Advancing to next stage with instruction: &{rawInstruction:66081 BaseInstruction:{OpType:0 Rd:2 ALU:1 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:1} Operand:1 Result:9 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=Execute
<nil> TRC pkg/cpu/memory.go:118 > Advancing to next stage with instruction: &{rawInstruction:131137 BaseInstruction:{OpType:0 Rd:4 ALU:0 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:2} Operand:2 Result:2 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=Memory
<nil> TRC pkg/cpu/writeback.go:88 > Got with instruction: &{rawInstruction:131137 BaseInstruction:{OpType:0 Rd:4 ALU:0 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:2} Operand:2 Result:2 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:43 > Processing instruction: &{rawInstruction:131137 BaseInstruction:{OpType:0 Rd:4 ALU:0 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:2} Operand:2 Result:2 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:65 > Writing back result: 2 to r4
 Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:67 > Unblocked register r4 for write back
 Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:75 > Written back to rdestaux: 0 0
 Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:79 > Write back completed for instruction: &{rawInstruction:131137 BaseInstruction:{OpType:0 Rd:4 ALU:0 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:2} Operand:2 Result:2 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=WriteBack
<nil> TRC pkg/cpu/memory.go:56 > Current instruction is not a load/store type, skipping memory stage execution &{rawInstruction:66081 BaseInstruction:{OpType:0 Rd:2 ALU:1 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:1} Operand:1 Result:9 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=Memory
<nil> TRC pkg/cpu/execute.go:258 > No current instruction to process, returning early Stage=Execute
<nil> TRC pkg/cpu/decode.go:69 > Decoded instruction: &{rawInstruction:7201 BaseInstruction:{OpType:0 Rd:2 ALU:14 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:0} Operand:0 Result:0 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:false}
 Stage=Decode
<nil> TRC pkg/cpu/decode.go:75 > Failed to read register r2 -1 Stage=Decode
<nil> TRC pkg/cpu/fetch.go:44 > Currently have an instruction &{rawInstruction:621 BaseInstruction:{OpType:0 Rd:0 ALU:0 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:0} Operand:0 Result:0 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:false}, skipping fetch Stage=Fetch
<nil> TRC pkg/cpu/pipeline.go:67 > canFetch: true

<nil> TRC pkg/cpu/fetch.go:88 > Next stage cannot advance, stalling Stage=Fetch
<nil> TRC pkg/cpu/decode.go:165 > Decode is busy, cannot advance: 1 Stage=Decode
<nil> TRC pkg/cpu/execute.go:284 > previous stage Decode returned stall
 Stage=Execute
<nil> TRC pkg/cpu/execute.go:292 > Advancing to next stage with instruction: <nil>
 Stage=Execute
<nil> TRC pkg/cpu/memory.go:118 > Advancing to next stage with instruction: &{rawInstruction:66081 BaseInstruction:{OpType:0 Rd:2 ALU:1 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:1} Operand:1 Result:9 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=Memory
<nil> TRC pkg/cpu/writeback.go:88 > Got with instruction: &{rawInstruction:66081 BaseInstruction:{OpType:0 Rd:2 ALU:1 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:1} Operand:1 Result:9 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:43 > Processing instruction: &{rawInstruction:66081 BaseInstruction:{OpType:0 Rd:2 ALU:1 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:1} Operand:1 Result:9 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:65 > Writing back result: 9 to r2
 Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:67 > Unblocked register r2 for write back
 Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:75 > Written back to rdestaux: 0 0
 Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:79 > Write back completed for instruction: &{rawInstruction:66081 BaseInstruction:{OpType:0 Rd:2 ALU:1 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:1} Operand:1 Result:9 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=WriteBack
<nil> TRC pkg/cpu/memory.go:52 > No current instruction to process, returning early Stage=Memory
<nil> TRC pkg/cpu/execute.go:258 > No current instruction to process, returning early Stage=Execute
<nil> TRC pkg/cpu/decode.go:69 > Decoded instruction: &{rawInstruction:7201 BaseInstruction:{OpType:0 Rd:2 ALU:14 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:0} Operand:0 Result:0 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:false}
 Stage=Decode
<nil> TRC pkg/cpu/decode.go:155 > Decoded filled instruction: &{rawInstruction:7201 BaseInstruction:{OpType:0 Rd:2 ALU:14 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:0} Operand:0 Result:9 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=Decode
<nil> TRC pkg/cpu/fetch.go:44 > Currently have an instruction &{rawInstruction:621 BaseInstruction:{OpType:0 Rd:0 ALU:0 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:0} Operand:0 Result:0 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:false}, skipping fetch Stage=Fetch
<nil> TRC pkg/cpu/pipeline.go:67 > canFetch: true

<nil> TRC pkg/cpu/fetch.go:83 > Advancing to next stage with instruction: 0x0000026d Stage=Fetch
<nil> TRC pkg/cpu/decode.go:170 > Advancing to next stage with instruction: &{rawInstruction:7201 BaseInstruction:{OpType:0 Rd:2 ALU:14 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:0} Operand:0 Result:9 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=Decode
<nil> TRC pkg/cpu/execute.go:292 > Advancing to next stage with instruction: <nil>
 Stage=Execute
<nil> TRC pkg/cpu/memory.go:118 > Advancing to next stage with instruction: <nil>
 Stage=Memory
<nil> TRC pkg/cpu/writeback.go:88 > Got with instruction: <nil>
 Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:39 > No current instruction to process, returning early Stage=WriteBack
<nil> TRC pkg/cpu/memory.go:52 > No current instruction to process, returning early Stage=Memory
<nil> TRC pkg/cpu/execute.go:103 > ALURI operation result: 9 Stage=Execute
<nil> TRC pkg/cpu/decode.go:69 > Decoded instruction: &{rawInstruction:621 BaseInstruction:{OpType:3 Rd:0 ALU:0 Rs:0 RMem:6 CtrlFlag:1 CtrlMode:0 MemMode:0 Imm:0} Operand:0 Result:0 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:false}
 Stage=Decode
<nil> TRC pkg/cpu/decode.go:155 > Decoded filled instruction: &{rawInstruction:621 BaseInstruction:{OpType:3 Rd:0 ALU:0 Rs:0 RMem:6 CtrlFlag:1 CtrlMode:0 MemMode:0 Imm:0} Operand:0 Result:0 RDestAux:0 DestMemAddr:9 BranchTaken:false WriteBack:true}
 Stage=Decode
<nil> TRC pkg/cpu/fetch.go:51 > Fetch failed: WAIT_NEXT_LEVEL Stage=Fetch
<nil> TRC pkg/cpu/pipeline.go:67 > canFetch: true

<nil> TRC pkg/cpu/fetch.go:78 > No instruction fetched, cannot advance Stage=Fetch
<nil> TRC pkg/cpu/decode.go:162 > previous stage Fetch is stalled Stage=Decode
<nil> TRC pkg/cpu/decode.go:170 > Advancing to next stage with instruction: &{rawInstruction:621 BaseInstruction:{OpType:3 Rd:0 ALU:0 Rs:0 RMem:6 CtrlFlag:1 CtrlMode:0 MemMode:0 Imm:0} Operand:0 Result:0 RDestAux:0 DestMemAddr:9 BranchTaken:false WriteBack:true}
 Stage=Decode
<nil> TRC pkg/cpu/execute.go:292 > Advancing to next stage with instruction: &{rawInstruction:7201 BaseInstruction:{OpType:0 Rd:2 ALU:14 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:0} Operand:0 Result:9 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:false}
 Stage=Execute
<nil> TRC pkg/cpu/memory.go:118 > Advancing to next stage with instruction: <nil>
 Stage=Memory
<nil> TRC pkg/cpu/writeback.go:88 > Got with instruction: <nil>
 Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:39 > No current instruction to process, returning early Stage=WriteBack
<nil> TRC pkg/cpu/memory.go:56 > Current instruction is not a load/store type, skipping memory stage execution &{rawInstruction:7201 BaseInstruction:{OpType:0 Rd:2 ALU:14 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:0} Operand:0 Result:9 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:false}
 Stage=Memory
<nil> TRC pkg/cpu/execute.go:168 > calculated memory address: 9 Stage=Execute
<nil> TRC pkg/cpu/decode.go:61 > No current instruction to process, returning early Stage=Decode
<nil> TRC pkg/cpu/fetch.go:51 > Fetch failed: WAIT_NEXT_LEVEL Stage=Fetch
<nil> TRC pkg/cpu/pipeline.go:67 > canFetch: true

<nil> TRC pkg/cpu/fetch.go:78 > No instruction fetched, cannot advance Stage=Fetch
<nil> TRC pkg/cpu/decode.go:162 > previous stage Fetch is stalled Stage=Decode
<nil> TRC pkg/cpu/decode.go:170 > Advancing to next stage with instruction: <nil>
 Stage=Decode
<nil> TRC pkg/cpu/execute.go:292 > Advancing to next stage with instruction: &{rawInstruction:621 BaseInstruction:{OpType:3 Rd:0 ALU:0 Rs:0 RMem:6 CtrlFlag:1 CtrlMode:0 MemMode:0 Imm:0} Operand:0 Result:0 RDestAux:0 DestMemAddr:9 BranchTaken:false WriteBack:true}
 Stage=Execute
<nil> TRC pkg/cpu/memory.go:118 > Advancing to next stage with instruction: &{rawInstruction:7201 BaseInstruction:{OpType:0 Rd:2 ALU:14 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:0} Operand:0 Result:9 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:false}
 Stage=Memory
<nil> TRC pkg/cpu/writeback.go:88 > Got with instruction: &{rawInstruction:7201 BaseInstruction:{OpType:0 Rd:2 ALU:14 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:0} Operand:0 Result:9 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:false}
 Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:43 > Processing instruction: &{rawInstruction:7201 BaseInstruction:{OpType:0 Rd:2 ALU:14 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:0} Operand:0 Result:9 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:false}
 Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:77 > No write-back required for this instruction Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:79 > Write back completed for instruction: &{rawInstruction:7201 BaseInstruction:{OpType:0 Rd:2 ALU:14 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:0} Operand:0 Result:9 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:false}
 Stage=WriteBack
<nil> TRC pkg/cpu/memory.go:56 > Current instruction is not a load/store type, skipping memory stage execution &{rawInstruction:621 BaseInstruction:{OpType:3 Rd:0 ALU:0 Rs:0 RMem:6 CtrlFlag:1 CtrlMode:0 MemMode:0 Imm:0} Operand:0 Result:0 RDestAux:0 DestMemAddr:9 BranchTaken:false WriteBack:true}
 Stage=Memory
<nil> TRC pkg/cpu/execute.go:258 > No current instruction to process, returning early Stage=Execute
<nil> TRC pkg/cpu/decode.go:61 > No current instruction to process, returning early Stage=Decode
<nil> TRC pkg/cpu/fetch.go:51 > Fetch failed: WAIT_NEXT_LEVEL Stage=Fetch
<nil> TRC pkg/cpu/pipeline.go:67 > canFetch: true

<nil> TRC pkg/cpu/fetch.go:78 > No instruction fetched, cannot advance Stage=Fetch
<nil> TRC pkg/cpu/decode.go:162 > previous stage Fetch is stalled Stage=Decode
<nil> TRC pkg/cpu/decode.go:170 > Advancing to next stage with instruction: <nil>
 Stage=Decode
<nil> TRC pkg/cpu/execute.go:292 > Advancing to next stage with instruction: <nil>
 Stage=Execute
<nil> TRC pkg/cpu/memory.go:118 > Advancing to next stage with instruction: &{rawInstruction:621 BaseInstruction:{OpType:3 Rd:0 ALU:0 Rs:0 RMem:6 CtrlFlag:1 CtrlMode:0 MemMode:0 Imm:0} Operand:0 Result:0 RDestAux:0 DestMemAddr:9 BranchTaken:false WriteBack:true}
 Stage=Memory
<nil> TRC pkg/cpu/writeback.go:88 > Got with instruction: &{rawInstruction:621 BaseInstruction:{OpType:3 Rd:0 ALU:0 Rs:0 RMem:6 CtrlFlag:1 CtrlMode:0 MemMode:0 Imm:0} Operand:0 Result:0 RDestAux:0 DestMemAddr:9 BranchTaken:false WriteBack:true}
 Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:43 > Processing instruction: &{rawInstruction:621 BaseInstruction:{OpType:3 Rd:0 ALU:0 Rs:0 RMem:6 CtrlFlag:1 CtrlMode:0 MemMode:0 Imm:0} Operand:0 Result:0 RDestAux:0 DestMemAddr:9 BranchTaken:false WriteBack:true}
 Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:50 > Control instruction detected Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:52 > Branch not taken, no write back to Program Counter required Stage=WriteBack
<nil> TRC pkg/cpu/memory.go:52 > No current instruction to process, returning early Stage=Memory
<nil> TRC pkg/cpu/execute.go:258 > No current instruction to process, returning early Stage=Execute
<nil> TRC pkg/cpu/decode.go:61 > No current instruction to process, returning early Stage=Decode
<nil> TRC pkg/cpu/fetch.go:56 > Fetched instruction: 0x0000005d
 Stage=Fetch
<nil> TRC pkg/cpu/fetch.go:61 > Increasing ProgramCounter to: 9 Stage=Fetch
<nil> TRC pkg/cpu/pipeline.go:67 > canFetch: true

<nil> TRC pkg/cpu/fetch.go:83 > Advancing to next stage with instruction: 0x0000005d Stage=Fetch
<nil> TRC pkg/cpu/decode.go:170 > Advancing to next stage with instruction: <nil>
 Stage=Decode
<nil> TRC pkg/cpu/execute.go:292 > Advancing to next stage with instruction: <nil>
 Stage=Execute
<nil> TRC pkg/cpu/memory.go:118 > Advancing to next stage with instruction: <nil>
 Stage=Memory
<nil> TRC pkg/cpu/writeback.go:88 > Got with instruction: <nil>
 Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:39 > No current instruction to process, returning early Stage=WriteBack
<nil> TRC pkg/cpu/memory.go:52 > No current instruction to process, returning early Stage=Memory
<nil> TRC pkg/cpu/execute.go:258 > No current instruction to process, returning early Stage=Execute
<nil> TRC pkg/cpu/decode.go:69 > Decoded instruction: &{rawInstruction:93 BaseInstruction:{OpType:3 Rd:0 ALU:0 Rs:0 RMem:5 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:0} Operand:0 Result:0 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:false}
 Stage=Decode
<nil> TRC pkg/cpu/decode.go:155 > Decoded filled instruction: &{rawInstruction:93 BaseInstruction:{OpType:3 Rd:0 ALU:0 Rs:0 RMem:5 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:0} Operand:0 Result:0 RDestAux:0 DestMemAddr:4 BranchTaken:false WriteBack:true}
 Stage=Decode
<nil> TRC pkg/cpu/fetch.go:56 > Fetched instruction: 0xbeef0a11
 Stage=Fetch
<nil> TRC pkg/cpu/fetch.go:61 > Increasing ProgramCounter to: 10 Stage=Fetch
<nil> TRC pkg/cpu/pipeline.go:67 > canFetch: true

<nil> TRC pkg/cpu/fetch.go:83 > Advancing to next stage with instruction: 0xbeef0a11 Stage=Fetch
<nil> TRC pkg/cpu/decode.go:170 > Advancing to next stage with instruction: &{rawInstruction:93 BaseInstruction:{OpType:3 Rd:0 ALU:0 Rs:0 RMem:5 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:0} Operand:0 Result:0 RDestAux:0 DestMemAddr:4 BranchTaken:false WriteBack:true}
 Stage=Decode
<nil> TRC pkg/cpu/execute.go:292 > Advancing to next stage with instruction: <nil>
 Stage=Execute
<nil> TRC pkg/cpu/memory.go:118 > Advancing to next stage with instruction: <nil>
 Stage=Memory
<nil> TRC pkg/cpu/writeback.go:88 > Got with instruction: <nil>
 Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:39 > No current instruction to process, returning early Stage=WriteBack
<nil> TRC pkg/cpu/memory.go:52 > No current instruction to process, returning early Stage=Memory
<nil> TRC pkg/cpu/execute.go:168 > calculated memory address: 4 Stage=Execute
<nil> TRC pkg/cpu/decode.go:69 > Decoded instruction: &{rawInstruction:3203336721 BaseInstruction:{OpType:0 Rd:1 ALU:5 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:-16657} Operand:0 Result:0 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:false}
 Stage=Decode
<nil> TRC pkg/cpu/decode.go:155 > Decoded filled instruction: &{rawInstruction:3203336721 BaseInstruction:{OpType:0 Rd:1 ALU:5 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:-16657} Operand:4294950639 Result:0 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=Decode
<nil> TRC pkg/cpu/fetch.go:56 > Fetched instruction: 0x00000419
 Stage=Fetch
<nil> TRC pkg/cpu/fetch.go:61 > Increasing ProgramCounter to: 11 Stage=Fetch
<nil> TRC pkg/cpu/pipeline.go:67 > canFetch: true

<nil> TRC pkg/cpu/fetch.go:83 > Advancing to next stage with instruction: 0x00000419 Stage=Fetch
<nil> TRC pkg/cpu/decode.go:170 > Advancing to next stage with instruction: &{rawInstruction:3203336721 BaseInstruction:{OpType:0 Rd:1 ALU:5 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:-16657} Operand:4294950639 Result:0 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=Decode
<nil> TRC pkg/cpu/execute.go:292 > Advancing to next stage with instruction: &{rawInstruction:93 BaseInstruction:{OpType:3 Rd:0 ALU:0 Rs:0 RMem:5 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:0} Operand:0 Result:0 RDestAux:0 DestMemAddr:4 BranchTaken:true WriteBack:true}
 Stage=Execute
<nil> TRC pkg/cpu/memory.go:118 > Advancing to next stage with instruction: <nil>
 Stage=Memory
<nil> TRC pkg/cpu/writeback.go:88 > Got with instruction: <nil>
 Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:39 > No current instruction to process, returning early Stage=WriteBack
<nil> TRC pkg/cpu/memory.go:56 > Current instruction is not a load/store type, skipping memory stage execution &{rawInstruction:93 BaseInstruction:{OpType:3 Rd:0 ALU:0 Rs:0 RMem:5 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:0} Operand:0 Result:0 RDestAux:0 DestMemAddr:4 BranchTaken:true WriteBack:true}
 Stage=Memory
<nil> TRC pkg/cpu/execute.go:103 > ALURI operation result: 4294950639 Stage=Execute
<nil> TRC pkg/cpu/decode.go:69 > Decoded instruction: &{rawInstruction:1049 BaseInstruction:{OpType:2 Rd:1 ALU:0 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:2 Imm:0} Operand:0 Result:0 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:false}
 Stage=Decode
<nil> TRC pkg/cpu/decode.go:155 > Decoded filled instruction: &{rawInstruction:1049 BaseInstruction:{OpType:2 Rd:1 ALU:0 Rs:0 RMem:30 CtrlFlag:0 CtrlMode:0 MemMode:2 Imm:0} Operand:0 Result:0 RDestAux:0 DestMemAddr:20 BranchTaken:false WriteBack:false}
 Stage=Decode
<nil> TRC pkg/cpu/fetch.go:56 > Fetched instruction: 0x00000419
 Stage=Fetch
<nil> TRC pkg/cpu/fetch.go:61 > Increasing ProgramCounter to: 12 Stage=Fetch
<nil> TRC pkg/cpu/pipeline.go:67 > canFetch: true

<nil> TRC pkg/cpu/fetch.go:83 > Advancing to next stage with instruction: 0x00000419 Stage=Fetch
<nil> TRC pkg/cpu/decode.go:170 > Advancing to next stage with instruction: &{rawInstruction:1049 BaseInstruction:{OpType:2 Rd:1 ALU:0 Rs:0 RMem:30 CtrlFlag:0 CtrlMode:0 MemMode:2 Imm:0} Operand:0 Result:0 RDestAux:0 DestMemAddr:20 BranchTaken:false WriteBack:false}
 Stage=Decode
<nil> TRC pkg/cpu/execute.go:292 > Advancing to next stage with instruction: &{rawInstruction:3203336721 BaseInstruction:{OpType:0 Rd:1 ALU:5 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:-16657} Operand:4294950639 Result:4294950639 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=Execute
<nil> TRC pkg/cpu/memory.go:118 > Advancing to next stage with instruction: &{rawInstruction:93 BaseInstruction:{OpType:3 Rd:0 ALU:0 Rs:0 RMem:5 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:0} Operand:0 Result:0 RDestAux:0 DestMemAddr:4 BranchTaken:true WriteBack:true}
 Stage=Memory
<nil> TRC pkg/cpu/writeback.go:88 > Got with instruction: &{rawInstruction:93 BaseInstruction:{OpType:3 Rd:0 ALU:0 Rs:0 RMem:5 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:0} Operand:0 Result:0 RDestAux:0 DestMemAddr:4 BranchTaken:true WriteBack:true}
 Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:43 > Processing instruction: &{rawInstruction:93 BaseInstruction:{OpType:3 Rd:0 ALU:0 Rs:0 RMem:5 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:0} Operand:0 Result:0 RDestAux:0 DestMemAddr:4 BranchTaken:true WriteBack:true}
 Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:50 > Control instruction detected Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:59 > Writing to Program Counter directly from control instruction to 4
 Stage=WriteBack
<nil> TRC pkg/cpu/fetch.go:95 > Squashing instruction: <nil>
 Stage=Fetch
<nil> TRC pkg/cpu/decode.go:182 > Squashing instruction: &{rawInstruction:1049 BaseInstruction:{OpType:0 Rd:0 ALU:0 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:0} Operand:0 Result:0 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:false}
 Stage=Decode
<nil> TRC pkg/cpu/execute.go:304 > Squashing instruction: &{rawInstruction:1049 BaseInstruction:{OpType:2 Rd:1 ALU:0 Rs:0 RMem:30 CtrlFlag:0 CtrlMode:0 MemMode:2 Imm:0} Operand:0 Result:0 RDestAux:0 DestMemAddr:20 BranchTaken:false WriteBack:false}
 Stage=Execute
<nil> TRC pkg/cpu/memory.go:130 > Squashing instruction: &{rawInstruction:3203336721 BaseInstruction:{OpType:0 Rd:1 ALU:5 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:-16657} Operand:4294950639 Result:4294950639 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=Memory
<nil> TRC pkg/cpu/writeback.go:95 > Squashing instruction: &{rawInstruction:93 BaseInstruction:{OpType:3 Rd:0 ALU:0 Rs:0 RMem:5 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:0} Operand:0 Result:0 RDestAux:0 DestMemAddr:4 BranchTaken:true WriteBack:true}
 Stage=WriteBack
<nil> TRC pkg/cpu/memory.go:52 > No current instruction to process, returning early Stage=Memory
<nil> TRC pkg/cpu/execute.go:258 > No current instruction to process, returning early Stage=Execute
<nil> TRC pkg/cpu/decode.go:61 > No current instruction to process, returning early Stage=Decode
<nil> TRC pkg/cpu/fetch.go:56 > Fetched instruction: 0x00020041
 Stage=Fetch
<nil> TRC pkg/cpu/fetch.go:61 > Increasing ProgramCounter to: 5 Stage=Fetch
<nil> TRC pkg/cpu/pipeline.go:67 > canFetch: true

<nil> TRC pkg/cpu/fetch.go:83 > Advancing to next stage with instruction: 0x00020041 Stage=Fetch
<nil> TRC pkg/cpu/decode.go:170 > Advancing to next stage with instruction: <nil>
 Stage=Decode
<nil> TRC pkg/cpu/execute.go:292 > Advancing to next stage with instruction: <nil>
 Stage=Execute
<nil> TRC pkg/cpu/memory.go:118 > Advancing to next stage with instruction: <nil>
 Stage=Memory
<nil> TRC pkg/cpu/writeback.go:88 > Got with instruction: <nil>
 Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:39 > No current instruction to process, returning early Stage=WriteBack
<nil> TRC pkg/cpu/memory.go:52 > No current instruction to process, returning early Stage=Memory
<nil> TRC pkg/cpu/execute.go:258 > No current instruction to process, returning early Stage=Execute
<nil> TRC pkg/cpu/decode.go:69 > Decoded instruction: &{rawInstruction:131137 BaseInstruction:{OpType:0 Rd:4 ALU:0 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:2} Operand:0 Result:0 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:false}
 Stage=Decode
<nil> TRC pkg/cpu/decode.go:155 > Decoded filled instruction: &{rawInstruction:131137 BaseInstruction:{OpType:0 Rd:4 ALU:0 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:2} Operand:2 Result:2 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=Decode
<nil> TRC pkg/cpu/fetch.go:56 > Fetched instruction: 0x00010221
 Stage=Fetch
<nil> TRC pkg/cpu/fetch.go:61 > Increasing ProgramCounter to: 6 Stage=Fetch
<nil> TRC pkg/cpu/pipeline.go:67 > canFetch: true

<nil> TRC pkg/cpu/fetch.go:83 > Advancing to next stage with instruction: 0x00010221 Stage=Fetch
<nil> TRC pkg/cpu/decode.go:170 > Advancing to next stage with instruction: &{rawInstruction:131137 BaseInstruction:{OpType:0 Rd:4 ALU:0 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:2} Operand:2 Result:2 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=Decode
<nil> TRC pkg/cpu/execute.go:292 > Advancing to next stage with instruction: <nil>
 Stage=Execute
<nil> TRC pkg/cpu/memory.go:118 > Advancing to next stage with instruction: <nil>
 Stage=Memory
<nil> TRC pkg/cpu/writeback.go:88 > Got with instruction: <nil>
 Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:39 > No current instruction to process, returning early Stage=WriteBack
<nil> TRC pkg/cpu/memory.go:52 > No current instruction to process, returning early Stage=Memory
<nil> TRC pkg/cpu/execute.go:103 > ALURI operation result: 4 Stage=Execute
<nil> TRC pkg/cpu/decode.go:69 > Decoded instruction: &{rawInstruction:66081 BaseInstruction:{OpType:0 Rd:2 ALU:1 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:1} Operand:0 Result:0 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:false}
 Stage=Decode
<nil> TRC pkg/cpu/decode.go:155 > Decoded filled instruction: &{rawInstruction:66081 BaseInstruction:{OpType:0 Rd:2 ALU:1 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:1} Operand:1 Result:9 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=Decode
<nil> TRC pkg/cpu/fetch.go:56 > Fetched instruction: 0x00001c21
 Stage=Fetch
<nil> TRC pkg/cpu/fetch.go:61 > Increasing ProgramCounter to: 7 Stage=Fetch
<nil> TRC pkg/cpu/pipeline.go:67 > canFetch: true

<nil> TRC pkg/cpu/fetch.go:83 > Advancing to next stage with instruction: 0x00001c21 Stage=Fetch
<nil> TRC pkg/cpu/decode.go:170 > Advancing to next stage with instruction: &{rawInstruction:66081 BaseInstruction:{OpType:0 Rd:2 ALU:1 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:1} Operand:1 Result:9 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=Decode
<nil> TRC pkg/cpu/execute.go:292 > Advancing to next stage with instruction: &{rawInstruction:131137 BaseInstruction:{OpType:0 Rd:4 ALU:0 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:2} Operand:2 Result:4 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=Execute
<nil> TRC pkg/cpu/memory.go:118 > Advancing to next stage with instruction: <nil>
 Stage=Memory
<nil> TRC pkg/cpu/writeback.go:88 > Got with instruction: <nil>
 Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:39 > No current instruction to process, returning early Stage=WriteBack
<nil> TRC pkg/cpu/memory.go:56 > Current instruction is not a load/store type, skipping memory stage execution &{rawInstruction:131137 BaseInstruction:{OpType:0 Rd:4 ALU:0 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:2} Operand:2 Result:4 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=Memory
<nil> TRC pkg/cpu/execute.go:103 > ALURI operation result: 8 Stage=Execute
<nil> TRC pkg/cpu/decode.go:69 > Decoded instruction: &{rawInstruction:7201 BaseInstruction:{OpType:0 Rd:2 ALU:14 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:0} Operand:0 Result:0 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:false}
 Stage=Decode
<nil> TRC pkg/cpu/decode.go:75 > Failed to read register r2 -1 Stage=Decode
<nil> TRC pkg/cpu/fetch.go:56 > Fetched instruction: 0x0000026d
 Stage=Fetch
<nil> TRC pkg/cpu/fetch.go:61 > Increasing ProgramCounter to: 8 Stage=Fetch
<nil> TRC pkg/cpu/pipeline.go:67 > canFetch: true

<nil> TRC pkg/cpu/fetch.go:88 > Next stage cannot advance, stalling Stage=Fetch
<nil> TRC pkg/cpu/decode.go:165 > Decode is busy, cannot advance: 1 Stage=Decode
<nil> TRC pkg/cpu/execute.go:284 > previous stage Decode returned stall
 Stage=Execute
<nil> TRC pkg/cpu/execute.go:292 > Advancing to next stage with instruction: &{rawInstruction:66081 BaseInstruction:{OpType:0 Rd:2 ALU:1 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:1} Operand:1 Result:8 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=Execute
<nil> TRC pkg/cpu/memory.go:118 > Advancing to next stage with instruction: &{rawInstruction:131137 BaseInstruction:{OpType:0 Rd:4 ALU:0 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:2} Operand:2 Result:4 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=Memory
<nil> TRC pkg/cpu/writeback.go:88 > Got with instruction: &{rawInstruction:131137 BaseInstruction:{OpType:0 Rd:4 ALU:0 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:2} Operand:2 Result:4 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:43 > Processing instruction: &{rawInstruction:131137 BaseInstruction:{OpType:0 Rd:4 ALU:0 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:2} Operand:2 Result:4 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:65 > Writing back result: 4 to r4
 Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:67 > Unblocked register r4 for write back
 Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:75 > Written back to rdestaux: 0 0
 Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:79 > Write back completed for instruction: &{rawInstruction:131137 BaseInstruction:{OpType:0 Rd:4 ALU:0 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:2} Operand:2 Result:4 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=WriteBack
<nil> TRC pkg/cpu/memory.go:56 > Current instruction is not a load/store type, skipping memory stage execution &{rawInstruction:66081 BaseInstruction:{OpType:0 Rd:2 ALU:1 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:1} Operand:1 Result:8 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=Memory
<nil> TRC pkg/cpu/execute.go:258 > No current instruction to process, returning early Stage=Execute
<nil> TRC pkg/cpu/decode.go:69 > Decoded instruction: &{rawInstruction:7201 BaseInstruction:{OpType:0 Rd:2 ALU:14 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:0} Operand:0 Result:0 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:false}
 Stage=Decode
<nil> TRC pkg/cpu/decode.go:75 > Failed to read register r2 -1 Stage=Decode
<nil> TRC pkg/cpu/fetch.go:44 > Currently have an instruction &{rawInstruction:621 BaseInstruction:{OpType:0 Rd:0 ALU:0 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:0} Operand:0 Result:0 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:false}, skipping fetch Stage=Fetch
<nil> TRC pkg/cpu/pipeline.go:67 > canFetch: true

<nil> TRC pkg/cpu/fetch.go:88 > Next stage cannot advance, stalling Stage=Fetch
<nil> TRC pkg/cpu/decode.go:165 > Decode is busy, cannot advance: 1 Stage=Decode
<nil> TRC pkg/cpu/execute.go:284 > previous stage Decode returned stall
 Stage=Execute
<nil> TRC pkg/cpu/execute.go:292 > Advancing to next stage with instruction: <nil>
 Stage=Execute
<nil> TRC pkg/cpu/memory.go:118 > Advancing to next stage with instruction: &{rawInstruction:66081 BaseInstruction:{OpType:0 Rd:2 ALU:1 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:1} Operand:1 Result:8 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=Memory
<nil> TRC pkg/cpu/writeback.go:88 > Got with instruction: &{rawInstruction:66081 BaseInstruction:{OpType:0 Rd:2 ALU:1 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:1} Operand:1 Result:8 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:43 > Processing instruction: &{rawInstruction:66081 BaseInstruction:{OpType:0 Rd:2 ALU:1 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:1} Operand:1 Result:8 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:65 > Writing back result: 8 to r2
 Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:67 > Unblocked register r2 for write back
 Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:75 > Written back to rdestaux: 0 0
 Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:79 > Write back completed for instruction: &{rawInstruction:66081 BaseInstruction:{OpType:0 Rd:2 ALU:1 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:1} Operand:1 Result:8 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=WriteBack
<nil> TRC pkg/cpu/memory.go:52 > No current instruction to process, returning early Stage=Memory
<nil> TRC pkg/cpu/execute.go:258 > No current instruction to process, returning early Stage=Execute
<nil> TRC pkg/cpu/decode.go:69 > Decoded instruction: &{rawInstruction:7201 BaseInstruction:{OpType:0 Rd:2 ALU:14 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:0} Operand:0 Result:0 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:false}
 Stage=Decode
<nil> TRC pkg/cpu/decode.go:155 > Decoded filled instruction: &{rawInstruction:7201 BaseInstruction:{OpType:0 Rd:2 ALU:14 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:0} Operand:0 Result:8 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=Decode
<nil> TRC pkg/cpu/fetch.go:44 > Currently have an instruction &{rawInstruction:621 BaseInstruction:{OpType:0 Rd:0 ALU:0 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:0} Operand:0 Result:0 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:false}, skipping fetch Stage=Fetch
<nil> TRC pkg/cpu/pipeline.go:67 > canFetch: true

<nil> TRC pkg/cpu/fetch.go:83 > Advancing to next stage with instruction: 0x0000026d Stage=Fetch
<nil> TRC pkg/cpu/decode.go:170 > Advancing to next stage with instruction: &{rawInstruction:7201 BaseInstruction:{OpType:0 Rd:2 ALU:14 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:0} Operand:0 Result:8 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=Decode
<nil> TRC pkg/cpu/execute.go:292 > Advancing to next stage with instruction: <nil>
 Stage=Execute
<nil> TRC pkg/cpu/memory.go:118 > Advancing to next stage with instruction: <nil>
 Stage=Memory
<nil> TRC pkg/cpu/writeback.go:88 > Got with instruction: <nil>
 Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:39 > No current instruction to process, returning early Stage=WriteBack
<nil> TRC pkg/cpu/memory.go:52 > No current instruction to process, returning early Stage=Memory
<nil> TRC pkg/cpu/execute.go:103 > ALURI operation result: 8 Stage=Execute
<nil> TRC pkg/cpu/decode.go:69 > Decoded instruction: &{rawInstruction:621 BaseInstruction:{OpType:3 Rd:0 ALU:0 Rs:0 RMem:6 CtrlFlag:1 CtrlMode:0 MemMode:0 Imm:0} Operand:0 Result:0 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:false}
 Stage=Decode
<nil> TRC pkg/cpu/decode.go:155 > Decoded filled instruction: &{rawInstruction:621 BaseInstruction:{OpType:3 Rd:0 ALU:0 Rs:0 RMem:6 CtrlFlag:1 CtrlMode:0 MemMode:0 Imm:0} Operand:0 Result:0 RDestAux:0 DestMemAddr:9 BranchTaken:false WriteBack:true}
 Stage=Decode
<nil> TRC pkg/cpu/fetch.go:56 > Fetched instruction: 0x0000005d
 Stage=Fetch
<nil> TRC pkg/cpu/fetch.go:61 > Increasing ProgramCounter to: 9 Stage=Fetch
<nil> TRC pkg/cpu/pipeline.go:67 > canFetch: true

<nil> TRC pkg/cpu/fetch.go:83 > Advancing to next stage with instruction: 0x0000005d Stage=Fetch
<nil> TRC pkg/cpu/decode.go:170 > Advancing to next stage with instruction: &{rawInstruction:621 BaseInstruction:{OpType:3 Rd:0 ALU:0 Rs:0 RMem:6 CtrlFlag:1 CtrlMode:0 MemMode:0 Imm:0} Operand:0 Result:0 RDestAux:0 DestMemAddr:9 BranchTaken:false WriteBack:true}
 Stage=Decode
<nil> TRC pkg/cpu/execute.go:292 > Advancing to next stage with instruction: &{rawInstruction:7201 BaseInstruction:{OpType:0 Rd:2 ALU:14 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:0} Operand:0 Result:8 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:false}
 Stage=Execute
<nil> TRC pkg/cpu/memory.go:118 > Advancing to next stage with instruction: <nil>
 Stage=Memory
<nil> TRC pkg/cpu/writeback.go:88 > Got with instruction: <nil>
 Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:39 > No current instruction to process, returning early Stage=WriteBack
<nil> TRC pkg/cpu/memory.go:56 > Current instruction is not a load/store type, skipping memory stage execution &{rawInstruction:7201 BaseInstruction:{OpType:0 Rd:2 ALU:14 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:0} Operand:0 Result:8 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:false}
 Stage=Memory
<nil> TRC pkg/cpu/execute.go:168 > calculated memory address: 9 Stage=Execute
<nil> TRC pkg/cpu/decode.go:69 > Decoded instruction: &{rawInstruction:93 BaseInstruction:{OpType:3 Rd:0 ALU:0 Rs:0 RMem:5 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:0} Operand:0 Result:0 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:false}
 Stage=Decode
<nil> TRC pkg/cpu/decode.go:155 > Decoded filled instruction: &{rawInstruction:93 BaseInstruction:{OpType:3 Rd:0 ALU:0 Rs:0 RMem:5 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:0} Operand:0 Result:0 RDestAux:0 DestMemAddr:4 BranchTaken:false WriteBack:true}
 Stage=Decode
<nil> TRC pkg/cpu/fetch.go:56 > Fetched instruction: 0xbeef0a11
 Stage=Fetch
<nil> TRC pkg/cpu/fetch.go:61 > Increasing ProgramCounter to: 10 Stage=Fetch
<nil> TRC pkg/cpu/pipeline.go:67 > canFetch: true

<nil> TRC pkg/cpu/fetch.go:83 > Advancing to next stage with instruction: 0xbeef0a11 Stage=Fetch
<nil> TRC pkg/cpu/decode.go:170 > Advancing to next stage with instruction: &{rawInstruction:93 BaseInstruction:{OpType:3 Rd:0 ALU:0 Rs:0 RMem:5 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:0} Operand:0 Result:0 RDestAux:0 DestMemAddr:4 BranchTaken:false WriteBack:true}
 Stage=Decode
<nil> TRC pkg/cpu/execute.go:292 > Advancing to next stage with instruction: &{rawInstruction:621 BaseInstruction:{OpType:3 Rd:0 ALU:0 Rs:0 RMem:6 CtrlFlag:1 CtrlMode:0 MemMode:0 Imm:0} Operand:0 Result:0 RDestAux:0 DestMemAddr:9 BranchTaken:false WriteBack:true}
 Stage=Execute
<nil> TRC pkg/cpu/memory.go:118 > Advancing to next stage with instruction: &{rawInstruction:7201 BaseInstruction:{OpType:0 Rd:2 ALU:14 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:0} Operand:0 Result:8 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:false}
 Stage=Memory
<nil> TRC pkg/cpu/writeback.go:88 > Got with instruction: &{rawInstruction:7201 BaseInstruction:{OpType:0 Rd:2 ALU:14 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:0} Operand:0 Result:8 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:false}
 Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:43 > Processing instruction: &{rawInstruction:7201 BaseInstruction:{OpType:0 Rd:2 ALU:14 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:0} Operand:0 Result:8 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:false}
 Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:77 > No write-back required for this instruction Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:79 > Write back completed for instruction: &{rawInstruction:7201 BaseInstruction:{OpType:0 Rd:2 ALU:14 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:0} Operand:0 Result:8 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:false}
 Stage=WriteBack
<nil> TRC pkg/cpu/memory.go:56 > Current instruction is not a load/store type, skipping memory stage execution &{rawInstruction:621 BaseInstruction:{OpType:3 Rd:0 ALU:0 Rs:0 RMem:6 CtrlFlag:1 CtrlMode:0 MemMode:0 Imm:0} Operand:0 Result:0 RDestAux:0 DestMemAddr:9 BranchTaken:false WriteBack:true}
 Stage=Memory
<nil> TRC pkg/cpu/execute.go:168 > calculated memory address: 4 Stage=Execute
<nil> TRC pkg/cpu/decode.go:69 > Decoded instruction: &{rawInstruction:3203336721 BaseInstruction:{OpType:0 Rd:1 ALU:5 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:-16657} Operand:0 Result:0 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:false}
 Stage=Decode
<nil> TRC pkg/cpu/decode.go:155 > Decoded filled instruction: &{rawInstruction:3203336721 BaseInstruction:{OpType:0 Rd:1 ALU:5 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:-16657} Operand:4294950639 Result:0 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=Decode
<nil> TRC pkg/cpu/fetch.go:56 > Fetched instruction: 0x00000419
 Stage=Fetch
<nil> TRC pkg/cpu/fetch.go:61 > Increasing ProgramCounter to: 11 Stage=Fetch
<nil> TRC pkg/cpu/pipeline.go:67 > canFetch: true

<nil> TRC pkg/cpu/fetch.go:83 > Advancing to next stage with instruction: 0x00000419 Stage=Fetch
<nil> TRC pkg/cpu/decode.go:170 > Advancing to next stage with instruction: &{rawInstruction:3203336721 BaseInstruction:{OpType:0 Rd:1 ALU:5 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:-16657} Operand:4294950639 Result:0 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=Decode
<nil> TRC pkg/cpu/execute.go:292 > Advancing to next stage with instruction: &{rawInstruction:93 BaseInstruction:{OpType:3 Rd:0 ALU:0 Rs:0 RMem:5 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:0} Operand:0 Result:0 RDestAux:0 DestMemAddr:4 BranchTaken:true WriteBack:true}
 Stage=Execute
<nil> TRC pkg/cpu/memory.go:118 > Advancing to next stage with instruction: &{rawInstruction:621 BaseInstruction:{OpType:3 Rd:0 ALU:0 Rs:0 RMem:6 CtrlFlag:1 CtrlMode:0 MemMode:0 Imm:0} Operand:0 Result:0 RDestAux:0 DestMemAddr:9 BranchTaken:false WriteBack:true}
 Stage=Memory
<nil> TRC pkg/cpu/writeback.go:88 > Got with instruction: &{rawInstruction:621 BaseInstruction:{OpType:3 Rd:0 ALU:0 Rs:0 RMem:6 CtrlFlag:1 CtrlMode:0 MemMode:0 Imm:0} Operand:0 Result:0 RDestAux:0 DestMemAddr:9 BranchTaken:false WriteBack:true}
 Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:43 > Processing instruction: &{rawInstruction:621 BaseInstruction:{OpType:3 Rd:0 ALU:0 Rs:0 RMem:6 CtrlFlag:1 CtrlMode:0 MemMode:0 Imm:0} Operand:0 Result:0 RDestAux:0 DestMemAddr:9 BranchTaken:false WriteBack:true}
 Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:50 > Control instruction detected Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:52 > Branch not taken, no write back to Program Counter required Stage=WriteBack
<nil> TRC pkg/cpu/memory.go:56 > Current instruction is not a load/store type, skipping memory stage execution &{rawInstruction:93 BaseInstruction:{OpType:3 Rd:0 ALU:0 Rs:0 RMem:5 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:0} Operand:0 Result:0 RDestAux:0 DestMemAddr:4 BranchTaken:true WriteBack:true}
 Stage=Memory
<nil> TRC pkg/cpu/execute.go:103 > ALURI operation result: 4294950639 Stage=Execute
<nil> TRC pkg/cpu/decode.go:69 > Decoded instruction: &{rawInstruction:1049 BaseInstruction:{OpType:2 Rd:1 ALU:0 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:2 Imm:0} Operand:0 Result:0 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:false}
 Stage=Decode
<nil> TRC pkg/cpu/decode.go:155 > Decoded filled instruction: &{rawInstruction:1049 BaseInstruction:{OpType:2 Rd:1 ALU:0 Rs:0 RMem:30 CtrlFlag:0 CtrlMode:0 MemMode:2 Imm:0} Operand:0 Result:0 RDestAux:0 DestMemAddr:20 BranchTaken:false WriteBack:false}
 Stage=Decode
<nil> TRC pkg/cpu/fetch.go:56 > Fetched instruction: 0x00000419
 Stage=Fetch
<nil> TRC pkg/cpu/fetch.go:61 > Increasing ProgramCounter to: 12 Stage=Fetch
<nil> TRC pkg/cpu/pipeline.go:67 > canFetch: true

<nil> TRC pkg/cpu/fetch.go:83 > Advancing to next stage with instruction: 0x00000419 Stage=Fetch
<nil> TRC pkg/cpu/decode.go:170 > Advancing to next stage with instruction: &{rawInstruction:1049 BaseInstruction:{OpType:2 Rd:1 ALU:0 Rs:0 RMem:30 CtrlFlag:0 CtrlMode:0 MemMode:2 Imm:0} Operand:0 Result:0 RDestAux:0 DestMemAddr:20 BranchTaken:false WriteBack:false}
 Stage=Decode
<nil> TRC pkg/cpu/execute.go:292 > Advancing to next stage with instruction: &{rawInstruction:3203336721 BaseInstruction:{OpType:0 Rd:1 ALU:5 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:-16657} Operand:4294950639 Result:4294950639 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=Execute
<nil> TRC pkg/cpu/memory.go:118 > Advancing to next stage with instruction: &{rawInstruction:93 BaseInstruction:{OpType:3 Rd:0 ALU:0 Rs:0 RMem:5 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:0} Operand:0 Result:0 RDestAux:0 DestMemAddr:4 BranchTaken:true WriteBack:true}
 Stage=Memory
<nil> TRC pkg/cpu/writeback.go:88 > Got with instruction: &{rawInstruction:93 BaseInstruction:{OpType:3 Rd:0 ALU:0 Rs:0 RMem:5 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:0} Operand:0 Result:0 RDestAux:0 DestMemAddr:4 BranchTaken:true WriteBack:true}
 Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:43 > Processing instruction: &{rawInstruction:93 BaseInstruction:{OpType:3 Rd:0 ALU:0 Rs:0 RMem:5 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:0} Operand:0 Result:0 RDestAux:0 DestMemAddr:4 BranchTaken:true WriteBack:true}
 Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:50 > Control instruction detected Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:59 > Writing to Program Counter directly from control instruction to 4
 Stage=WriteBack
<nil> TRC pkg/cpu/fetch.go:95 > Squashing instruction: <nil>
 Stage=Fetch
<nil> TRC pkg/cpu/decode.go:182 > Squashing instruction: &{rawInstruction:1049 BaseInstruction:{OpType:0 Rd:0 ALU:0 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:0} Operand:0 Result:0 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:false}
 Stage=Decode
<nil> TRC pkg/cpu/execute.go:304 > Squashing instruction: &{rawInstruction:1049 BaseInstruction:{OpType:2 Rd:1 ALU:0 Rs:0 RMem:30 CtrlFlag:0 CtrlMode:0 MemMode:2 Imm:0} Operand:0 Result:0 RDestAux:0 DestMemAddr:20 BranchTaken:false WriteBack:false}
 Stage=Execute
<nil> TRC pkg/cpu/memory.go:130 > Squashing instruction: &{rawInstruction:3203336721 BaseInstruction:{OpType:0 Rd:1 ALU:5 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:-16657} Operand:4294950639 Result:4294950639 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=Memory
<nil> TRC pkg/cpu/writeback.go:95 > Squashing instruction: &{rawInstruction:93 BaseInstruction:{OpType:3 Rd:0 ALU:0 Rs:0 RMem:5 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:0} Operand:0 Result:0 RDestAux:0 DestMemAddr:4 BranchTaken:true WriteBack:true}
 Stage=WriteBack
<nil> TRC pkg/cpu/memory.go:52 > No current instruction to process, returning early Stage=Memory
<nil> TRC pkg/cpu/execute.go:258 > No current instruction to process, returning early Stage=Execute
<nil> TRC pkg/cpu/decode.go:61 > No current instruction to process, returning early Stage=Decode
<nil> TRC pkg/cpu/fetch.go:56 > Fetched instruction: 0x00020041
 Stage=Fetch
<nil> TRC pkg/cpu/fetch.go:61 > Increasing ProgramCounter to: 5 Stage=Fetch
<nil> TRC pkg/cpu/pipeline.go:67 > canFetch: true

<nil> TRC pkg/cpu/fetch.go:83 > Advancing to next stage with instruction: 0x00020041 Stage=Fetch
<nil> TRC pkg/cpu/decode.go:170 > Advancing to next stage with instruction: <nil>
 Stage=Decode
<nil> TRC pkg/cpu/execute.go:292 > Advancing to next stage with instruction: <nil>
 Stage=Execute
<nil> TRC pkg/cpu/memory.go:118 > Advancing to next stage with instruction: <nil>
 Stage=Memory
<nil> TRC pkg/cpu/writeback.go:88 > Got with instruction: <nil>
 Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:39 > No current instruction to process, returning early Stage=WriteBack
<nil> TRC pkg/cpu/memory.go:52 > No current instruction to process, returning early Stage=Memory
<nil> TRC pkg/cpu/execute.go:258 > No current instruction to process, returning early Stage=Execute
<nil> TRC pkg/cpu/decode.go:69 > Decoded instruction: &{rawInstruction:131137 BaseInstruction:{OpType:0 Rd:4 ALU:0 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:2} Operand:0 Result:0 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:false}
 Stage=Decode
<nil> TRC pkg/cpu/decode.go:155 > Decoded filled instruction: &{rawInstruction:131137 BaseInstruction:{OpType:0 Rd:4 ALU:0 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:2} Operand:2 Result:4 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=Decode
<nil> TRC pkg/cpu/fetch.go:56 > Fetched instruction: 0x00010221
 Stage=Fetch
<nil> TRC pkg/cpu/fetch.go:61 > Increasing ProgramCounter to: 6 Stage=Fetch
<nil> TRC pkg/cpu/pipeline.go:67 > canFetch: true

<nil> TRC pkg/cpu/fetch.go:83 > Advancing to next stage with instruction: 0x00010221 Stage=Fetch
<nil> TRC pkg/cpu/decode.go:170 > Advancing to next stage with instruction: &{rawInstruction:131137 BaseInstruction:{OpType:0 Rd:4 ALU:0 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:2} Operand:2 Result:4 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=Decode
<nil> TRC pkg/cpu/execute.go:292 > Advancing to next stage with instruction: <nil>
 Stage=Execute
<nil> TRC pkg/cpu/memory.go:118 > Advancing to next stage with instruction: <nil>
 Stage=Memory
<nil> TRC pkg/cpu/writeback.go:88 > Got with instruction: <nil>
 Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:39 > No current instruction to process, returning early Stage=WriteBack
<nil> TRC pkg/cpu/memory.go:52 > No current instruction to process, returning early Stage=Memory
<nil> TRC pkg/cpu/execute.go:103 > ALURI operation result: 6 Stage=Execute
<nil> TRC pkg/cpu/decode.go:69 > Decoded instruction: &{rawInstruction:66081 BaseInstruction:{OpType:0 Rd:2 ALU:1 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:1} Operand:0 Result:0 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:false}
 Stage=Decode
<nil> TRC pkg/cpu/decode.go:155 > Decoded filled instruction: &{rawInstruction:66081 BaseInstruction:{OpType:0 Rd:2 ALU:1 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:1} Operand:1 Result:8 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=Decode
<nil> TRC pkg/cpu/fetch.go:56 > Fetched instruction: 0x00001c21
 Stage=Fetch
<nil> TRC pkg/cpu/fetch.go:61 > Increasing ProgramCounter to: 7 Stage=Fetch
<nil> TRC pkg/cpu/pipeline.go:67 > canFetch: true

<nil> TRC pkg/cpu/fetch.go:83 > Advancing to next stage with instruction: 0x00001c21 Stage=Fetch
<nil> TRC pkg/cpu/decode.go:170 > Advancing to next stage with instruction: &{rawInstruction:66081 BaseInstruction:{OpType:0 Rd:2 ALU:1 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:1} Operand:1 Result:8 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=Decode
<nil> TRC pkg/cpu/execute.go:292 > Advancing to next stage with instruction: &{rawInstruction:131137 BaseInstruction:{OpType:0 Rd:4 ALU:0 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:2} Operand:2 Result:6 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=Execute
<nil> TRC pkg/cpu/memory.go:118 > Advancing to next stage with instruction: <nil>
 Stage=Memory
<nil> TRC pkg/cpu/writeback.go:88 > Got with instruction: <nil>
 Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:39 > No current instruction to process, returning early Stage=WriteBack
<nil> TRC pkg/cpu/memory.go:56 > Current instruction is not a load/store type, skipping memory stage execution &{rawInstruction:131137 BaseInstruction:{OpType:0 Rd:4 ALU:0 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:2} Operand:2 Result:6 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=Memory
<nil> TRC pkg/cpu/execute.go:103 > ALURI operation result: 7 Stage=Execute
<nil> TRC pkg/cpu/decode.go:69 > Decoded instruction: &{rawInstruction:7201 BaseInstruction:{OpType:0 Rd:2 ALU:14 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:0} Operand:0 Result:0 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:false}
 Stage=Decode
<nil> TRC pkg/cpu/decode.go:75 > Failed to read register r2 -1 Stage=Decode
<nil> TRC pkg/cpu/fetch.go:56 > Fetched instruction: 0x0000026d
 Stage=Fetch
<nil> TRC pkg/cpu/fetch.go:61 > Increasing ProgramCounter to: 8 Stage=Fetch
<nil> TRC pkg/cpu/pipeline.go:67 > canFetch: true

<nil> TRC pkg/cpu/fetch.go:88 > Next stage cannot advance, stalling Stage=Fetch
<nil> TRC pkg/cpu/decode.go:165 > Decode is busy, cannot advance: 1 Stage=Decode
<nil> TRC pkg/cpu/execute.go:284 > previous stage Decode returned stall
 Stage=Execute
<nil> TRC pkg/cpu/execute.go:292 > Advancing to next stage with instruction: &{rawInstruction:66081 BaseInstruction:{OpType:0 Rd:2 ALU:1 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:1} Operand:1 Result:7 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=Execute
<nil> TRC pkg/cpu/memory.go:118 > Advancing to next stage with instruction: &{rawInstruction:131137 BaseInstruction:{OpType:0 Rd:4 ALU:0 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:2} Operand:2 Result:6 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=Memory
<nil> TRC pkg/cpu/writeback.go:88 > Got with instruction: &{rawInstruction:131137 BaseInstruction:{OpType:0 Rd:4 ALU:0 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:2} Operand:2 Result:6 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:43 > Processing instruction: &{rawInstruction:131137 BaseInstruction:{OpType:0 Rd:4 ALU:0 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:2} Operand:2 Result:6 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:65 > Writing back result: 6 to r4
 Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:67 > Unblocked register r4 for write back
 Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:75 > Written back to rdestaux: 0 0
 Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:79 > Write back completed for instruction: &{rawInstruction:131137 BaseInstruction:{OpType:0 Rd:4 ALU:0 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:2} Operand:2 Result:6 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=WriteBack
<nil> TRC pkg/cpu/memory.go:56 > Current instruction is not a load/store type, skipping memory stage execution &{rawInstruction:66081 BaseInstruction:{OpType:0 Rd:2 ALU:1 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:1} Operand:1 Result:7 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=Memory
<nil> TRC pkg/cpu/execute.go:258 > No current instruction to process, returning early Stage=Execute
<nil> TRC pkg/cpu/decode.go:69 > Decoded instruction: &{rawInstruction:7201 BaseInstruction:{OpType:0 Rd:2 ALU:14 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:0} Operand:0 Result:0 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:false}
 Stage=Decode
<nil> TRC pkg/cpu/decode.go:75 > Failed to read register r2 -1 Stage=Decode
<nil> TRC pkg/cpu/fetch.go:44 > Currently have an instruction &{rawInstruction:621 BaseInstruction:{OpType:0 Rd:0 ALU:0 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:0} Operand:0 Result:0 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:false}, skipping fetch Stage=Fetch
<nil> TRC pkg/cpu/pipeline.go:67 > canFetch: true

<nil> TRC pkg/cpu/fetch.go:88 > Next stage cannot advance, stalling Stage=Fetch
<nil> TRC pkg/cpu/decode.go:165 > Decode is busy, cannot advance: 1 Stage=Decode
<nil> TRC pkg/cpu/execute.go:284 > previous stage Decode returned stall
 Stage=Execute
<nil> TRC pkg/cpu/execute.go:292 > Advancing to next stage with instruction: <nil>
 Stage=Execute
<nil> TRC pkg/cpu/memory.go:118 > Advancing to next stage with instruction: &{rawInstruction:66081 BaseInstruction:{OpType:0 Rd:2 ALU:1 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:1} Operand:1 Result:7 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=Memory
<nil> TRC pkg/cpu/writeback.go:88 > Got with instruction: &{rawInstruction:66081 BaseInstruction:{OpType:0 Rd:2 ALU:1 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:1} Operand:1 Result:7 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:43 > Processing instruction: &{rawInstruction:66081 BaseInstruction:{OpType:0 Rd:2 ALU:1 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:1} Operand:1 Result:7 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:65 > Writing back result: 7 to r2
 Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:67 > Unblocked register r2 for write back
 Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:75 > Written back to rdestaux: 0 0
 Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:79 > Write back completed for instruction: &{rawInstruction:66081 BaseInstruction:{OpType:0 Rd:2 ALU:1 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:1} Operand:1 Result:7 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=WriteBack
<nil> TRC pkg/cpu/memory.go:52 > No current instruction to process, returning early Stage=Memory
<nil> TRC pkg/cpu/execute.go:258 > No current instruction to process, returning early Stage=Execute
<nil> TRC pkg/cpu/decode.go:69 > Decoded instruction: &{rawInstruction:7201 BaseInstruction:{OpType:0 Rd:2 ALU:14 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:0} Operand:0 Result:0 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:false}
 Stage=Decode
<nil> TRC pkg/cpu/decode.go:155 > Decoded filled instruction: &{rawInstruction:7201 BaseInstruction:{OpType:0 Rd:2 ALU:14 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:0} Operand:0 Result:7 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=Decode
<nil> TRC pkg/cpu/fetch.go:44 > Currently have an instruction &{rawInstruction:621 BaseInstruction:{OpType:0 Rd:0 ALU:0 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:0} Operand:0 Result:0 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:false}, skipping fetch Stage=Fetch
<nil> TRC pkg/cpu/pipeline.go:67 > canFetch: true

<nil> TRC pkg/cpu/fetch.go:83 > Advancing to next stage with instruction: 0x0000026d Stage=Fetch
<nil> TRC pkg/cpu/decode.go:170 > Advancing to next stage with instruction: &{rawInstruction:7201 BaseInstruction:{OpType:0 Rd:2 ALU:14 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:0} Operand:0 Result:7 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=Decode
<nil> TRC pkg/cpu/execute.go:292 > Advancing to next stage with instruction: <nil>
 Stage=Execute
<nil> TRC pkg/cpu/memory.go:118 > Advancing to next stage with instruction: <nil>
 Stage=Memory
<nil> TRC pkg/cpu/writeback.go:88 > Got with instruction: <nil>
 Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:39 > No current instruction to process, returning early Stage=WriteBack
<nil> TRC pkg/cpu/memory.go:52 > No current instruction to process, returning early Stage=Memory
<nil> TRC pkg/cpu/execute.go:103 > ALURI operation result: 7 Stage=Execute
<nil> TRC pkg/cpu/decode.go:69 > Decoded instruction: &{rawInstruction:621 BaseInstruction:{OpType:3 Rd:0 ALU:0 Rs:0 RMem:6 CtrlFlag:1 CtrlMode:0 MemMode:0 Imm:0} Operand:0 Result:0 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:false}
 Stage=Decode
<nil> TRC pkg/cpu/decode.go:155 > Decoded filled instruction: &{rawInstruction:621 BaseInstruction:{OpType:3 Rd:0 ALU:0 Rs:0 RMem:6 CtrlFlag:1 CtrlMode:0 MemMode:0 Imm:0} Operand:0 Result:0 RDestAux:0 DestMemAddr:9 BranchTaken:false WriteBack:true}
 Stage=Decode
<nil> TRC pkg/cpu/fetch.go:56 > Fetched instruction: 0x0000005d
 Stage=Fetch
<nil> TRC pkg/cpu/fetch.go:61 > Increasing ProgramCounter to: 9 Stage=Fetch
<nil> TRC pkg/cpu/pipeline.go:67 > canFetch: true

<nil> TRC pkg/cpu/fetch.go:83 > Advancing to next stage with instruction: 0x0000005d Stage=Fetch
<nil> TRC pkg/cpu/decode.go:170 > Advancing to next stage with instruction: &{rawInstruction:621 BaseInstruction:{OpType:3 Rd:0 ALU:0 Rs:0 RMem:6 CtrlFlag:1 CtrlMode:0 MemMode:0 Imm:0} Operand:0 Result:0 RDestAux:0 DestMemAddr:9 BranchTaken:false WriteBack:true}
 Stage=Decode
<nil> TRC pkg/cpu/execute.go:292 > Advancing to next stage with instruction: &{rawInstruction:7201 BaseInstruction:{OpType:0 Rd:2 ALU:14 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:0} Operand:0 Result:7 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:false}
 Stage=Execute
<nil> TRC pkg/cpu/memory.go:118 > Advancing to next stage with instruction: <nil>
 Stage=Memory
<nil> TRC pkg/cpu/writeback.go:88 > Got with instruction: <nil>
 Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:39 > No current instruction to process, returning early Stage=WriteBack
<nil> TRC pkg/cpu/memory.go:56 > Current instruction is not a load/store type, skipping memory stage execution &{rawInstruction:7201 BaseInstruction:{OpType:0 Rd:2 ALU:14 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:0} Operand:0 Result:7 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:false}
 Stage=Memory
<nil> TRC pkg/cpu/execute.go:168 > calculated memory address: 9 Stage=Execute
<nil> TRC pkg/cpu/decode.go:69 > Decoded instruction: &{rawInstruction:93 BaseInstruction:{OpType:3 Rd:0 ALU:0 Rs:0 RMem:5 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:0} Operand:0 Result:0 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:false}
 Stage=Decode
<nil> TRC pkg/cpu/decode.go:155 > Decoded filled instruction: &{rawInstruction:93 BaseInstruction:{OpType:3 Rd:0 ALU:0 Rs:0 RMem:5 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:0} Operand:0 Result:0 RDestAux:0 DestMemAddr:4 BranchTaken:false WriteBack:true}
 Stage=Decode
<nil> TRC pkg/cpu/fetch.go:56 > Fetched instruction: 0xbeef0a11
 Stage=Fetch
<nil> TRC pkg/cpu/fetch.go:61 > Increasing ProgramCounter to: 10 Stage=Fetch
<nil> TRC pkg/cpu/pipeline.go:67 > canFetch: true

<nil> TRC pkg/cpu/fetch.go:83 > Advancing to next stage with instruction: 0xbeef0a11 Stage=Fetch
<nil> TRC pkg/cpu/decode.go:170 > Advancing to next stage with instruction: &{rawInstruction:93 BaseInstruction:{OpType:3 Rd:0 ALU:0 Rs:0 RMem:5 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:0} Operand:0 Result:0 RDestAux:0 DestMemAddr:4 BranchTaken:false WriteBack:true}
 Stage=Decode
<nil> TRC pkg/cpu/execute.go:292 > Advancing to next stage with instruction: &{rawInstruction:621 BaseInstruction:{OpType:3 Rd:0 ALU:0 Rs:0 RMem:6 CtrlFlag:1 CtrlMode:0 MemMode:0 Imm:0} Operand:0 Result:0 RDestAux:0 DestMemAddr:9 BranchTaken:false WriteBack:true}
 Stage=Execute
<nil> TRC pkg/cpu/memory.go:118 > Advancing to next stage with instruction: &{rawInstruction:7201 BaseInstruction:{OpType:0 Rd:2 ALU:14 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:0} Operand:0 Result:7 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:false}
 Stage=Memory
<nil> TRC pkg/cpu/writeback.go:88 > Got with instruction: &{rawInstruction:7201 BaseInstruction:{OpType:0 Rd:2 ALU:14 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:0} Operand:0 Result:7 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:false}
 Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:43 > Processing instruction: &{rawInstruction:7201 BaseInstruction:{OpType:0 Rd:2 ALU:14 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:0} Operand:0 Result:7 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:false}
 Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:77 > No write-back required for this instruction Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:79 > Write back completed for instruction: &{rawInstruction:7201 BaseInstruction:{OpType:0 Rd:2 ALU:14 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:0} Operand:0 Result:7 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:false}
 Stage=WriteBack
<nil> TRC pkg/cpu/memory.go:56 > Current instruction is not a load/store type, skipping memory stage execution &{rawInstruction:621 BaseInstruction:{OpType:3 Rd:0 ALU:0 Rs:0 RMem:6 CtrlFlag:1 CtrlMode:0 MemMode:0 Imm:0} Operand:0 Result:0 RDestAux:0 DestMemAddr:9 BranchTaken:false WriteBack:true}
 Stage=Memory
<nil> TRC pkg/cpu/execute.go:168 > calculated memory address: 4 Stage=Execute
<nil> TRC pkg/cpu/decode.go:69 > Decoded instruction: &{rawInstruction:3203336721 BaseInstruction:{OpType:0 Rd:1 ALU:5 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:-16657} Operand:0 Result:0 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:false}
 Stage=Decode
<nil> TRC pkg/cpu/decode.go:155 > Decoded filled instruction: &{rawInstruction:3203336721 BaseInstruction:{OpType:0 Rd:1 ALU:5 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:-16657} Operand:4294950639 Result:0 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=Decode
<nil> TRC pkg/cpu/fetch.go:56 > Fetched instruction: 0x00000419
 Stage=Fetch
<nil> TRC pkg/cpu/fetch.go:61 > Increasing ProgramCounter to: 11 Stage=Fetch
<nil> TRC pkg/cpu/pipeline.go:67 > canFetch: true

<nil> TRC pkg/cpu/fetch.go:83 > Advancing to next stage with instruction: 0x00000419 Stage=Fetch
<nil> TRC pkg/cpu/decode.go:170 > Advancing to next stage with instruction: &{rawInstruction:3203336721 BaseInstruction:{OpType:0 Rd:1 ALU:5 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:-16657} Operand:4294950639 Result:0 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=Decode
<nil> TRC pkg/cpu/execute.go:292 > Advancing to next stage with instruction: &{rawInstruction:93 BaseInstruction:{OpType:3 Rd:0 ALU:0 Rs:0 RMem:5 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:0} Operand:0 Result:0 RDestAux:0 DestMemAddr:4 BranchTaken:true WriteBack:true}
 Stage=Execute
<nil> TRC pkg/cpu/memory.go:118 > Advancing to next stage with instruction: &{rawInstruction:621 BaseInstruction:{OpType:3 Rd:0 ALU:0 Rs:0 RMem:6 CtrlFlag:1 CtrlMode:0 MemMode:0 Imm:0} Operand:0 Result:0 RDestAux:0 DestMemAddr:9 BranchTaken:false WriteBack:true}
 Stage=Memory
<nil> TRC pkg/cpu/writeback.go:88 > Got with instruction: &{rawInstruction:621 BaseInstruction:{OpType:3 Rd:0 ALU:0 Rs:0 RMem:6 CtrlFlag:1 CtrlMode:0 MemMode:0 Imm:0} Operand:0 Result:0 RDestAux:0 DestMemAddr:9 BranchTaken:false WriteBack:true}
 Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:43 > Processing instruction: &{rawInstruction:621 BaseInstruction:{OpType:3 Rd:0 ALU:0 Rs:0 RMem:6 CtrlFlag:1 CtrlMode:0 MemMode:0 Imm:0} Operand:0 Result:0 RDestAux:0 DestMemAddr:9 BranchTaken:false WriteBack:true}
 Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:50 > Control instruction detected Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:52 > Branch not taken, no write back to Program Counter required Stage=WriteBack
<nil> TRC pkg/cpu/memory.go:56 > Current instruction is not a load/store type, skipping memory stage execution &{rawInstruction:93 BaseInstruction:{OpType:3 Rd:0 ALU:0 Rs:0 RMem:5 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:0} Operand:0 Result:0 RDestAux:0 DestMemAddr:4 BranchTaken:true WriteBack:true}
 Stage=Memory
<nil> TRC pkg/cpu/execute.go:103 > ALURI operation result: 4294950639 Stage=Execute
<nil> TRC pkg/cpu/decode.go:69 > Decoded instruction: &{rawInstruction:1049 BaseInstruction:{OpType:2 Rd:1 ALU:0 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:2 Imm:0} Operand:0 Result:0 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:false}
 Stage=Decode
<nil> TRC pkg/cpu/decode.go:155 > Decoded filled instruction: &{rawInstruction:1049 BaseInstruction:{OpType:2 Rd:1 ALU:0 Rs:0 RMem:30 CtrlFlag:0 CtrlMode:0 MemMode:2 Imm:0} Operand:0 Result:0 RDestAux:0 DestMemAddr:20 BranchTaken:false WriteBack:false}
 Stage=Decode
<nil> TRC pkg/cpu/fetch.go:56 > Fetched instruction: 0x00000419
 Stage=Fetch
<nil> TRC pkg/cpu/fetch.go:61 > Increasing ProgramCounter to: 12 Stage=Fetch
<nil> TRC pkg/cpu/pipeline.go:67 > canFetch: true

<nil> TRC pkg/cpu/fetch.go:83 > Advancing to next stage with instruction: 0x00000419 Stage=Fetch
<nil> TRC pkg/cpu/decode.go:170 > Advancing to next stage with instruction: &{rawInstruction:1049 BaseInstruction:{OpType:2 Rd:1 ALU:0 Rs:0 RMem:30 CtrlFlag:0 CtrlMode:0 MemMode:2 Imm:0} Operand:0 Result:0 RDestAux:0 DestMemAddr:20 BranchTaken:false WriteBack:false}
 Stage=Decode
<nil> TRC pkg/cpu/execute.go:292 > Advancing to next stage with instruction: &{rawInstruction:3203336721 BaseInstruction:{OpType:0 Rd:1 ALU:5 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:-16657} Operand:4294950639 Result:4294950639 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=Execute
<nil> TRC pkg/cpu/memory.go:118 > Advancing to next stage with instruction: &{rawInstruction:93 BaseInstruction:{OpType:3 Rd:0 ALU:0 Rs:0 RMem:5 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:0} Operand:0 Result:0 RDestAux:0 DestMemAddr:4 BranchTaken:true WriteBack:true}
 Stage=Memory
<nil> TRC pkg/cpu/writeback.go:88 > Got with instruction: &{rawInstruction:93 BaseInstruction:{OpType:3 Rd:0 ALU:0 Rs:0 RMem:5 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:0} Operand:0 Result:0 RDestAux:0 DestMemAddr:4 BranchTaken:true WriteBack:true}
 Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:43 > Processing instruction: &{rawInstruction:93 BaseInstruction:{OpType:3 Rd:0 ALU:0 Rs:0 RMem:5 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:0} Operand:0 Result:0 RDestAux:0 DestMemAddr:4 BranchTaken:true WriteBack:true}
 Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:50 > Control instruction detected Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:59 > Writing to Program Counter directly from control instruction to 4
 Stage=WriteBack
<nil> TRC pkg/cpu/fetch.go:95 > Squashing instruction: <nil>
 Stage=Fetch
<nil> TRC pkg/cpu/decode.go:182 > Squashing instruction: &{rawInstruction:1049 BaseInstruction:{OpType:0 Rd:0 ALU:0 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:0} Operand:0 Result:0 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:false}
 Stage=Decode
<nil> TRC pkg/cpu/execute.go:304 > Squashing instruction: &{rawInstruction:1049 BaseInstruction:{OpType:2 Rd:1 ALU:0 Rs:0 RMem:30 CtrlFlag:0 CtrlMode:0 MemMode:2 Imm:0} Operand:0 Result:0 RDestAux:0 DestMemAddr:20 BranchTaken:false WriteBack:false}
 Stage=Execute
<nil> TRC pkg/cpu/memory.go:130 > Squashing instruction: &{rawInstruction:3203336721 BaseInstruction:{OpType:0 Rd:1 ALU:5 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:-16657} Operand:4294950639 Result:4294950639 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=Memory
<nil> TRC pkg/cpu/writeback.go:95 > Squashing instruction: &{rawInstruction:93 BaseInstruction:{OpType:3 Rd:0 ALU:0 Rs:0 RMem:5 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:0} Operand:0 Result:0 RDestAux:0 DestMemAddr:4 BranchTaken:true WriteBack:true}
 Stage=WriteBack
<nil> TRC pkg/cpu/memory.go:52 > No current instruction to process, returning early Stage=Memory
<nil> TRC pkg/cpu/execute.go:258 > No current instruction to process, returning early Stage=Execute
<nil> TRC pkg/cpu/decode.go:61 > No current instruction to process, returning early Stage=Decode
<nil> TRC pkg/cpu/fetch.go:56 > Fetched instruction: 0x00020041
 Stage=Fetch
<nil> TRC pkg/cpu/fetch.go:61 > Increasing ProgramCounter to: 5 Stage=Fetch
<nil> TRC pkg/cpu/pipeline.go:67 > canFetch: true

<nil> TRC pkg/cpu/fetch.go:83 > Advancing to next stage with instruction: 0x00020041 Stage=Fetch
<nil> TRC pkg/cpu/decode.go:170 > Advancing to next stage with instruction: <nil>
 Stage=Decode
<nil> TRC pkg/cpu/execute.go:292 > Advancing to next stage with instruction: <nil>
 Stage=Execute
<nil> TRC pkg/cpu/memory.go:118 > Advancing to next stage with instruction: <nil>
 Stage=Memory
<nil> TRC pkg/cpu/writeback.go:88 > Got with instruction: <nil>
 Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:39 > No current instruction to process, returning early Stage=WriteBack
<nil> TRC pkg/cpu/memory.go:52 > No current instruction to process, returning early Stage=Memory
<nil> TRC pkg/cpu/execute.go:258 > No current instruction to process, returning early Stage=Execute
<nil> TRC pkg/cpu/decode.go:69 > Decoded instruction: &{rawInstruction:131137 BaseInstruction:{OpType:0 Rd:4 ALU:0 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:2} Operand:0 Result:0 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:false}
 Stage=Decode
<nil> TRC pkg/cpu/decode.go:155 > Decoded filled instruction: &{rawInstruction:131137 BaseInstruction:{OpType:0 Rd:4 ALU:0 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:2} Operand:2 Result:6 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=Decode
<nil> TRC pkg/cpu/fetch.go:56 > Fetched instruction: 0x00010221
 Stage=Fetch
<nil> TRC pkg/cpu/fetch.go:61 > Increasing ProgramCounter to: 6 Stage=Fetch
<nil> TRC pkg/cpu/pipeline.go:67 > canFetch: true

<nil> TRC pkg/cpu/fetch.go:83 > Advancing to next stage with instruction: 0x00010221 Stage=Fetch
<nil> TRC pkg/cpu/decode.go:170 > Advancing to next stage with instruction: &{rawInstruction:131137 BaseInstruction:{OpType:0 Rd:4 ALU:0 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:2} Operand:2 Result:6 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=Decode
<nil> TRC pkg/cpu/execute.go:292 > Advancing to next stage with instruction: <nil>
 Stage=Execute
<nil> TRC pkg/cpu/memory.go:118 > Advancing to next stage with instruction: <nil>
 Stage=Memory
<nil> TRC pkg/cpu/writeback.go:88 > Got with instruction: <nil>
 Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:39 > No current instruction to process, returning early Stage=WriteBack
<nil> TRC pkg/cpu/memory.go:52 > No current instruction to process, returning early Stage=Memory
<nil> TRC pkg/cpu/execute.go:103 > ALURI operation result: 8 Stage=Execute
<nil> TRC pkg/cpu/decode.go:69 > Decoded instruction: &{rawInstruction:66081 BaseInstruction:{OpType:0 Rd:2 ALU:1 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:1} Operand:0 Result:0 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:false}
 Stage=Decode
<nil> TRC pkg/cpu/decode.go:155 > Decoded filled instruction: &{rawInstruction:66081 BaseInstruction:{OpType:0 Rd:2 ALU:1 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:1} Operand:1 Result:7 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=Decode
<nil> TRC pkg/cpu/fetch.go:56 > Fetched instruction: 0x00001c21
 Stage=Fetch
<nil> TRC pkg/cpu/fetch.go:61 > Increasing ProgramCounter to: 7 Stage=Fetch
<nil> TRC pkg/cpu/pipeline.go:67 > canFetch: true

<nil> TRC pkg/cpu/fetch.go:83 > Advancing to next stage with instruction: 0x00001c21 Stage=Fetch
<nil> TRC pkg/cpu/decode.go:170 > Advancing to next stage with instruction: &{rawInstruction:66081 BaseInstruction:{OpType:0 Rd:2 ALU:1 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:1} Operand:1 Result:7 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=Decode
<nil> TRC pkg/cpu/execute.go:292 > Advancing to next stage with instruction: &{rawInstruction:131137 BaseInstruction:{OpType:0 Rd:4 ALU:0 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:2} Operand:2 Result:8 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=Execute
<nil> TRC pkg/cpu/memory.go:118 > Advancing to next stage with instruction: <nil>
 Stage=Memory
<nil> TRC pkg/cpu/writeback.go:88 > Got with instruction: <nil>
 Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:39 > No current instruction to process, returning early Stage=WriteBack
<nil> TRC pkg/cpu/memory.go:56 > Current instruction is not a load/store type, skipping memory stage execution &{rawInstruction:131137 BaseInstruction:{OpType:0 Rd:4 ALU:0 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:2} Operand:2 Result:8 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=Memory
<nil> TRC pkg/cpu/execute.go:103 > ALURI operation result: 6 Stage=Execute
<nil> TRC pkg/cpu/decode.go:69 > Decoded instruction: &{rawInstruction:7201 BaseInstruction:{OpType:0 Rd:2 ALU:14 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:0} Operand:0 Result:0 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:false}
 Stage=Decode
<nil> TRC pkg/cpu/decode.go:75 > Failed to read register r2 -1 Stage=Decode
<nil> TRC pkg/cpu/fetch.go:56 > Fetched instruction: 0x0000026d
 Stage=Fetch
<nil> TRC pkg/cpu/fetch.go:61 > Increasing ProgramCounter to: 8 Stage=Fetch
<nil> TRC pkg/cpu/pipeline.go:67 > canFetch: true

<nil> TRC pkg/cpu/fetch.go:88 > Next stage cannot advance, stalling Stage=Fetch
<nil> TRC pkg/cpu/decode.go:165 > Decode is busy, cannot advance: 1 Stage=Decode
<nil> TRC pkg/cpu/execute.go:284 > previous stage Decode returned stall
 Stage=Execute
<nil> TRC pkg/cpu/execute.go:292 > Advancing to next stage with instruction: &{rawInstruction:66081 BaseInstruction:{OpType:0 Rd:2 ALU:1 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:1} Operand:1 Result:6 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=Execute
<nil> TRC pkg/cpu/memory.go:118 > Advancing to next stage with instruction: &{rawInstruction:131137 BaseInstruction:{OpType:0 Rd:4 ALU:0 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:2} Operand:2 Result:8 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=Memory
<nil> TRC pkg/cpu/writeback.go:88 > Got with instruction: &{rawInstruction:131137 BaseInstruction:{OpType:0 Rd:4 ALU:0 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:2} Operand:2 Result:8 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:43 > Processing instruction: &{rawInstruction:131137 BaseInstruction:{OpType:0 Rd:4 ALU:0 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:2} Operand:2 Result:8 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:65 > Writing back result: 8 to r4
 Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:67 > Unblocked register r4 for write back
 Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:75 > Written back to rdestaux: 0 0
 Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:79 > Write back completed for instruction: &{rawInstruction:131137 BaseInstruction:{OpType:0 Rd:4 ALU:0 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:2} Operand:2 Result:8 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=WriteBack
<nil> TRC pkg/cpu/memory.go:56 > Current instruction is not a load/store type, skipping memory stage execution &{rawInstruction:66081 BaseInstruction:{OpType:0 Rd:2 ALU:1 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:1} Operand:1 Result:6 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=Memory
<nil> TRC pkg/cpu/execute.go:258 > No current instruction to process, returning early Stage=Execute
<nil> TRC pkg/cpu/decode.go:69 > Decoded instruction: &{rawInstruction:7201 BaseInstruction:{OpType:0 Rd:2 ALU:14 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:0} Operand:0 Result:0 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:false}
 Stage=Decode
<nil> TRC pkg/cpu/decode.go:75 > Failed to read register r2 -1 Stage=Decode
<nil> TRC pkg/cpu/fetch.go:44 > Currently have an instruction &{rawInstruction:621 BaseInstruction:{OpType:0 Rd:0 ALU:0 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:0} Operand:0 Result:0 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:false}, skipping fetch Stage=Fetch
<nil> TRC pkg/cpu/pipeline.go:67 > canFetch: true

<nil> TRC pkg/cpu/fetch.go:88 > Next stage cannot advance, stalling Stage=Fetch
<nil> TRC pkg/cpu/decode.go:165 > Decode is busy, cannot advance: 1 Stage=Decode
<nil> TRC pkg/cpu/execute.go:284 > previous stage Decode returned stall
 Stage=Execute
<nil> TRC pkg/cpu/execute.go:292 > Advancing to next stage with instruction: <nil>
 Stage=Execute
<nil> TRC pkg/cpu/memory.go:118 > Advancing to next stage with instruction: &{rawInstruction:66081 BaseInstruction:{OpType:0 Rd:2 ALU:1 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:1} Operand:1 Result:6 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=Memory
<nil> TRC pkg/cpu/writeback.go:88 > Got with instruction: &{rawInstruction:66081 BaseInstruction:{OpType:0 Rd:2 ALU:1 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:1} Operand:1 Result:6 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:43 > Processing instruction: &{rawInstruction:66081 BaseInstruction:{OpType:0 Rd:2 ALU:1 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:1} Operand:1 Result:6 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:65 > Writing back result: 6 to r2
 Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:67 > Unblocked register r2 for write back
 Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:75 > Written back to rdestaux: 0 0
 Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:79 > Write back completed for instruction: &{rawInstruction:66081 BaseInstruction:{OpType:0 Rd:2 ALU:1 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:1} Operand:1 Result:6 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=WriteBack
<nil> TRC pkg/cpu/memory.go:52 > No current instruction to process, returning early Stage=Memory
<nil> TRC pkg/cpu/execute.go:258 > No current instruction to process, returning early Stage=Execute
<nil> TRC pkg/cpu/decode.go:69 > Decoded instruction: &{rawInstruction:7201 BaseInstruction:{OpType:0 Rd:2 ALU:14 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:0} Operand:0 Result:0 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:false}
 Stage=Decode
<nil> TRC pkg/cpu/decode.go:155 > Decoded filled instruction: &{rawInstruction:7201 BaseInstruction:{OpType:0 Rd:2 ALU:14 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:0} Operand:0 Result:6 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=Decode
<nil> TRC pkg/cpu/fetch.go:44 > Currently have an instruction &{rawInstruction:621 BaseInstruction:{OpType:0 Rd:0 ALU:0 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:0} Operand:0 Result:0 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:false}, skipping fetch Stage=Fetch
<nil> TRC pkg/cpu/pipeline.go:67 > canFetch: true

<nil> TRC pkg/cpu/fetch.go:83 > Advancing to next stage with instruction: 0x0000026d Stage=Fetch
<nil> TRC pkg/cpu/decode.go:170 > Advancing to next stage with instruction: &{rawInstruction:7201 BaseInstruction:{OpType:0 Rd:2 ALU:14 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:0} Operand:0 Result:6 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=Decode
<nil> TRC pkg/cpu/execute.go:292 > Advancing to next stage with instruction: <nil>
 Stage=Execute
<nil> TRC pkg/cpu/memory.go:118 > Advancing to next stage with instruction: <nil>
 Stage=Memory
<nil> TRC pkg/cpu/writeback.go:88 > Got with instruction: <nil>
 Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:39 > No current instruction to process, returning early Stage=WriteBack
<nil> TRC pkg/cpu/memory.go:52 > No current instruction to process, returning early Stage=Memory
<nil> TRC pkg/cpu/execute.go:103 > ALURI operation result: 6 Stage=Execute
<nil> TRC pkg/cpu/decode.go:69 > Decoded instruction: &{rawInstruction:621 BaseInstruction:{OpType:3 Rd:0 ALU:0 Rs:0 RMem:6 CtrlFlag:1 CtrlMode:0 MemMode:0 Imm:0} Operand:0 Result:0 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:false}
 Stage=Decode
<nil> TRC pkg/cpu/decode.go:155 > Decoded filled instruction: &{rawInstruction:621 BaseInstruction:{OpType:3 Rd:0 ALU:0 Rs:0 RMem:6 CtrlFlag:1 CtrlMode:0 MemMode:0 Imm:0} Operand:0 Result:0 RDestAux:0 DestMemAddr:9 BranchTaken:false WriteBack:true}
 Stage=Decode
<nil> TRC pkg/cpu/fetch.go:56 > Fetched instruction: 0x0000005d
 Stage=Fetch
<nil> TRC pkg/cpu/fetch.go:61 > Increasing ProgramCounter to: 9 Stage=Fetch
<nil> TRC pkg/cpu/pipeline.go:67 > canFetch: true

<nil> TRC pkg/cpu/fetch.go:83 > Advancing to next stage with instruction: 0x0000005d Stage=Fetch
<nil> TRC pkg/cpu/decode.go:170 > Advancing to next stage with instruction: &{rawInstruction:621 BaseInstruction:{OpType:3 Rd:0 ALU:0 Rs:0 RMem:6 CtrlFlag:1 CtrlMode:0 MemMode:0 Imm:0} Operand:0 Result:0 RDestAux:0 DestMemAddr:9 BranchTaken:false WriteBack:true}
 Stage=Decode
<nil> TRC pkg/cpu/execute.go:292 > Advancing to next stage with instruction: &{rawInstruction:7201 BaseInstruction:{OpType:0 Rd:2 ALU:14 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:0} Operand:0 Result:6 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:false}
 Stage=Execute
<nil> TRC pkg/cpu/memory.go:118 > Advancing to next stage with instruction: <nil>
 Stage=Memory
<nil> TRC pkg/cpu/writeback.go:88 > Got with instruction: <nil>
 Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:39 > No current instruction to process, returning early Stage=WriteBack
<nil> TRC pkg/cpu/memory.go:56 > Current instruction is not a load/store type, skipping memory stage execution &{rawInstruction:7201 BaseInstruction:{OpType:0 Rd:2 ALU:14 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:0} Operand:0 Result:6 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:false}
 Stage=Memory
<nil> TRC pkg/cpu/execute.go:168 > calculated memory address: 9 Stage=Execute
<nil> TRC pkg/cpu/decode.go:69 > Decoded instruction: &{rawInstruction:93 BaseInstruction:{OpType:3 Rd:0 ALU:0 Rs:0 RMem:5 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:0} Operand:0 Result:0 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:false}
 Stage=Decode
<nil> TRC pkg/cpu/decode.go:155 > Decoded filled instruction: &{rawInstruction:93 BaseInstruction:{OpType:3 Rd:0 ALU:0 Rs:0 RMem:5 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:0} Operand:0 Result:0 RDestAux:0 DestMemAddr:4 BranchTaken:false WriteBack:true}
 Stage=Decode
<nil> TRC pkg/cpu/fetch.go:56 > Fetched instruction: 0xbeef0a11
 Stage=Fetch
<nil> TRC pkg/cpu/fetch.go:61 > Increasing ProgramCounter to: 10 Stage=Fetch
<nil> TRC pkg/cpu/pipeline.go:67 > canFetch: true

<nil> TRC pkg/cpu/fetch.go:83 > Advancing to next stage with instruction: 0xbeef0a11 Stage=Fetch
<nil> TRC pkg/cpu/decode.go:170 > Advancing to next stage with instruction: &{rawInstruction:93 BaseInstruction:{OpType:3 Rd:0 ALU:0 Rs:0 RMem:5 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:0} Operand:0 Result:0 RDestAux:0 DestMemAddr:4 BranchTaken:false WriteBack:true}
 Stage=Decode
<nil> TRC pkg/cpu/execute.go:292 > Advancing to next stage with instruction: &{rawInstruction:621 BaseInstruction:{OpType:3 Rd:0 ALU:0 Rs:0 RMem:6 CtrlFlag:1 CtrlMode:0 MemMode:0 Imm:0} Operand:0 Result:0 RDestAux:0 DestMemAddr:9 BranchTaken:false WriteBack:true}
 Stage=Execute
<nil> TRC pkg/cpu/memory.go:118 > Advancing to next stage with instruction: &{rawInstruction:7201 BaseInstruction:{OpType:0 Rd:2 ALU:14 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:0} Operand:0 Result:6 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:false}
 Stage=Memory
<nil> TRC pkg/cpu/writeback.go:88 > Got with instruction: &{rawInstruction:7201 BaseInstruction:{OpType:0 Rd:2 ALU:14 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:0} Operand:0 Result:6 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:false}
 Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:43 > Processing instruction: &{rawInstruction:7201 BaseInstruction:{OpType:0 Rd:2 ALU:14 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:0} Operand:0 Result:6 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:false}
 Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:77 > No write-back required for this instruction Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:79 > Write back completed for instruction: &{rawInstruction:7201 BaseInstruction:{OpType:0 Rd:2 ALU:14 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:0} Operand:0 Result:6 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:false}
 Stage=WriteBack
<nil> TRC pkg/cpu/memory.go:56 > Current instruction is not a load/store type, skipping memory stage execution &{rawInstruction:621 BaseInstruction:{OpType:3 Rd:0 ALU:0 Rs:0 RMem:6 CtrlFlag:1 CtrlMode:0 MemMode:0 Imm:0} Operand:0 Result:0 RDestAux:0 DestMemAddr:9 BranchTaken:false WriteBack:true}
 Stage=Memory
<nil> TRC pkg/cpu/execute.go:168 > calculated memory address: 4 Stage=Execute
<nil> TRC pkg/cpu/decode.go:69 > Decoded instruction: &{rawInstruction:3203336721 BaseInstruction:{OpType:0 Rd:1 ALU:5 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:-16657} Operand:0 Result:0 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:false}
 Stage=Decode
<nil> TRC pkg/cpu/decode.go:155 > Decoded filled instruction: &{rawInstruction:3203336721 BaseInstruction:{OpType:0 Rd:1 ALU:5 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:-16657} Operand:4294950639 Result:0 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=Decode
<nil> TRC pkg/cpu/fetch.go:56 > Fetched instruction: 0x00000419
 Stage=Fetch
<nil> TRC pkg/cpu/fetch.go:61 > Increasing ProgramCounter to: 11 Stage=Fetch
<nil> TRC pkg/cpu/pipeline.go:67 > canFetch: true

<nil> TRC pkg/cpu/fetch.go:83 > Advancing to next stage with instruction: 0x00000419 Stage=Fetch
<nil> TRC pkg/cpu/decode.go:170 > Advancing to next stage with instruction: &{rawInstruction:3203336721 BaseInstruction:{OpType:0 Rd:1 ALU:5 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:-16657} Operand:4294950639 Result:0 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=Decode
<nil> TRC pkg/cpu/execute.go:292 > Advancing to next stage with instruction: &{rawInstruction:93 BaseInstruction:{OpType:3 Rd:0 ALU:0 Rs:0 RMem:5 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:0} Operand:0 Result:0 RDestAux:0 DestMemAddr:4 BranchTaken:true WriteBack:true}
 Stage=Execute
<nil> TRC pkg/cpu/memory.go:118 > Advancing to next stage with instruction: &{rawInstruction:621 BaseInstruction:{OpType:3 Rd:0 ALU:0 Rs:0 RMem:6 CtrlFlag:1 CtrlMode:0 MemMode:0 Imm:0} Operand:0 Result:0 RDestAux:0 DestMemAddr:9 BranchTaken:false WriteBack:true}
 Stage=Memory
<nil> TRC pkg/cpu/writeback.go:88 > Got with instruction: &{rawInstruction:621 BaseInstruction:{OpType:3 Rd:0 ALU:0 Rs:0 RMem:6 CtrlFlag:1 CtrlMode:0 MemMode:0 Imm:0} Operand:0 Result:0 RDestAux:0 DestMemAddr:9 BranchTaken:false WriteBack:true}
 Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:43 > Processing instruction: &{rawInstruction:621 BaseInstruction:{OpType:3 Rd:0 ALU:0 Rs:0 RMem:6 CtrlFlag:1 CtrlMode:0 MemMode:0 Imm:0} Operand:0 Result:0 RDestAux:0 DestMemAddr:9 BranchTaken:false WriteBack:true}
 Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:50 > Control instruction detected Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:52 > Branch not taken, no write back to Program Counter required Stage=WriteBack
<nil> TRC pkg/cpu/memory.go:56 > Current instruction is not a load/store type, skipping memory stage execution &{rawInstruction:93 BaseInstruction:{OpType:3 Rd:0 ALU:0 Rs:0 RMem:5 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:0} Operand:0 Result:0 RDestAux:0 DestMemAddr:4 BranchTaken:true WriteBack:true}
 Stage=Memory
<nil> TRC pkg/cpu/execute.go:103 > ALURI operation result: 4294950639 Stage=Execute
<nil> TRC pkg/cpu/decode.go:69 > Decoded instruction: &{rawInstruction:1049 BaseInstruction:{OpType:2 Rd:1 ALU:0 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:2 Imm:0} Operand:0 Result:0 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:false}
 Stage=Decode
<nil> TRC pkg/cpu/decode.go:155 > Decoded filled instruction: &{rawInstruction:1049 BaseInstruction:{OpType:2 Rd:1 ALU:0 Rs:0 RMem:30 CtrlFlag:0 CtrlMode:0 MemMode:2 Imm:0} Operand:0 Result:0 RDestAux:0 DestMemAddr:20 BranchTaken:false WriteBack:false}
 Stage=Decode
<nil> TRC pkg/cpu/fetch.go:56 > Fetched instruction: 0x00000419
 Stage=Fetch
<nil> TRC pkg/cpu/fetch.go:61 > Increasing ProgramCounter to: 12 Stage=Fetch
<nil> TRC pkg/cpu/pipeline.go:67 > canFetch: true

<nil> TRC pkg/cpu/fetch.go:83 > Advancing to next stage with instruction: 0x00000419 Stage=Fetch
<nil> TRC pkg/cpu/decode.go:170 > Advancing to next stage with instruction: &{rawInstruction:1049 BaseInstruction:{OpType:2 Rd:1 ALU:0 Rs:0 RMem:30 CtrlFlag:0 CtrlMode:0 MemMode:2 Imm:0} Operand:0 Result:0 RDestAux:0 DestMemAddr:20 BranchTaken:false WriteBack:false}
 Stage=Decode
<nil> TRC pkg/cpu/execute.go:292 > Advancing to next stage with instruction: &{rawInstruction:3203336721 BaseInstruction:{OpType:0 Rd:1 ALU:5 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:-16657} Operand:4294950639 Result:4294950639 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=Execute
<nil> TRC pkg/cpu/memory.go:118 > Advancing to next stage with instruction: &{rawInstruction:93 BaseInstruction:{OpType:3 Rd:0 ALU:0 Rs:0 RMem:5 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:0} Operand:0 Result:0 RDestAux:0 DestMemAddr:4 BranchTaken:true WriteBack:true}
 Stage=Memory
<nil> TRC pkg/cpu/writeback.go:88 > Got with instruction: &{rawInstruction:93 BaseInstruction:{OpType:3 Rd:0 ALU:0 Rs:0 RMem:5 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:0} Operand:0 Result:0 RDestAux:0 DestMemAddr:4 BranchTaken:true WriteBack:true}
 Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:43 > Processing instruction: &{rawInstruction:93 BaseInstruction:{OpType:3 Rd:0 ALU:0 Rs:0 RMem:5 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:0} Operand:0 Result:0 RDestAux:0 DestMemAddr:4 BranchTaken:true WriteBack:true}
 Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:50 > Control instruction detected Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:59 > Writing to Program Counter directly from control instruction to 4
 Stage=WriteBack
<nil> TRC pkg/cpu/fetch.go:95 > Squashing instruction: <nil>
 Stage=Fetch
<nil> TRC pkg/cpu/decode.go:182 > Squashing instruction: &{rawInstruction:1049 BaseInstruction:{OpType:0 Rd:0 ALU:0 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:0} Operand:0 Result:0 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:false}
 Stage=Decode
<nil> TRC pkg/cpu/execute.go:304 > Squashing instruction: &{rawInstruction:1049 BaseInstruction:{OpType:2 Rd:1 ALU:0 Rs:0 RMem:30 CtrlFlag:0 CtrlMode:0 MemMode:2 Imm:0} Operand:0 Result:0 RDestAux:0 DestMemAddr:20 BranchTaken:false WriteBack:false}
 Stage=Execute
<nil> TRC pkg/cpu/memory.go:130 > Squashing instruction: &{rawInstruction:3203336721 BaseInstruction:{OpType:0 Rd:1 ALU:5 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:-16657} Operand:4294950639 Result:4294950639 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=Memory
<nil> TRC pkg/cpu/writeback.go:95 > Squashing instruction: &{rawInstruction:93 BaseInstruction:{OpType:3 Rd:0 ALU:0 Rs:0 RMem:5 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:0} Operand:0 Result:0 RDestAux:0 DestMemAddr:4 BranchTaken:true WriteBack:true}
 Stage=WriteBack
<nil> TRC pkg/cpu/memory.go:52 > No current instruction to process, returning early Stage=Memory
<nil> TRC pkg/cpu/execute.go:258 > No current instruction to process, returning early Stage=Execute
<nil> TRC pkg/cpu/decode.go:61 > No current instruction to process, returning early Stage=Decode
<nil> TRC pkg/cpu/fetch.go:56 > Fetched instruction: 0x00020041
 Stage=Fetch
<nil> TRC pkg/cpu/fetch.go:61 > Increasing ProgramCounter to: 5 Stage=Fetch
<nil> TRC pkg/cpu/pipeline.go:67 > canFetch: true

<nil> TRC pkg/cpu/fetch.go:83 > Advancing to next stage with instruction: 0x00020041 Stage=Fetch
<nil> TRC pkg/cpu/decode.go:170 > Advancing to next stage with instruction: <nil>
 Stage=Decode
<nil> TRC pkg/cpu/execute.go:292 > Advancing to next stage with instruction: <nil>
 Stage=Execute
<nil> TRC pkg/cpu/memory.go:118 > Advancing to next stage with instruction: <nil>
 Stage=Memory
<nil> TRC pkg/cpu/writeback.go:88 > Got with instruction: <nil>
 Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:39 > No current instruction to process, returning early Stage=WriteBack
<nil> TRC pkg/cpu/memory.go:52 > No current instruction to process, returning early Stage=Memory
<nil> TRC pkg/cpu/execute.go:258 > No current instruction to process, returning early Stage=Execute
<nil> TRC pkg/cpu/decode.go:69 > Decoded instruction: &{rawInstruction:131137 BaseInstruction:{OpType:0 Rd:4 ALU:0 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:2} Operand:0 Result:0 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:false}
 Stage=Decode
<nil> TRC pkg/cpu/decode.go:155 > Decoded filled instruction: &{rawInstruction:131137 BaseInstruction:{OpType:0 Rd:4 ALU:0 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:2} Operand:2 Result:8 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=Decode
<nil> TRC pkg/cpu/fetch.go:56 > Fetched instruction: 0x00010221
 Stage=Fetch
<nil> TRC pkg/cpu/fetch.go:61 > Increasing ProgramCounter to: 6 Stage=Fetch
<nil> TRC pkg/cpu/pipeline.go:67 > canFetch: true

<nil> TRC pkg/cpu/fetch.go:83 > Advancing to next stage with instruction: 0x00010221 Stage=Fetch
<nil> TRC pkg/cpu/decode.go:170 > Advancing to next stage with instruction: &{rawInstruction:131137 BaseInstruction:{OpType:0 Rd:4 ALU:0 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:2} Operand:2 Result:8 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=Decode
<nil> TRC pkg/cpu/execute.go:292 > Advancing to next stage with instruction: <nil>
 Stage=Execute
<nil> TRC pkg/cpu/memory.go:118 > Advancing to next stage with instruction: <nil>
 Stage=Memory
<nil> TRC pkg/cpu/writeback.go:88 > Got with instruction: <nil>
 Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:39 > No current instruction to process, returning early Stage=WriteBack
<nil> TRC pkg/cpu/memory.go:52 > No current instruction to process, returning early Stage=Memory
<nil> TRC pkg/cpu/execute.go:103 > ALURI operation result: 10 Stage=Execute
<nil> TRC pkg/cpu/decode.go:69 > Decoded instruction: &{rawInstruction:66081 BaseInstruction:{OpType:0 Rd:2 ALU:1 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:1} Operand:0 Result:0 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:false}
 Stage=Decode
<nil> TRC pkg/cpu/decode.go:155 > Decoded filled instruction: &{rawInstruction:66081 BaseInstruction:{OpType:0 Rd:2 ALU:1 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:1} Operand:1 Result:6 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=Decode
<nil> TRC pkg/cpu/fetch.go:56 > Fetched instruction: 0x00001c21
 Stage=Fetch
<nil> TRC pkg/cpu/fetch.go:61 > Increasing ProgramCounter to: 7 Stage=Fetch
<nil> TRC pkg/cpu/pipeline.go:67 > canFetch: true

<nil> TRC pkg/cpu/fetch.go:83 > Advancing to next stage with instruction: 0x00001c21 Stage=Fetch
<nil> TRC pkg/cpu/decode.go:170 > Advancing to next stage with instruction: &{rawInstruction:66081 BaseInstruction:{OpType:0 Rd:2 ALU:1 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:1} Operand:1 Result:6 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=Decode
<nil> TRC pkg/cpu/execute.go:292 > Advancing to next stage with instruction: &{rawInstruction:131137 BaseInstruction:{OpType:0 Rd:4 ALU:0 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:2} Operand:2 Result:10 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=Execute
<nil> TRC pkg/cpu/memory.go:118 > Advancing to next stage with instruction: <nil>
 Stage=Memory
<nil> TRC pkg/cpu/writeback.go:88 > Got with instruction: <nil>
 Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:39 > No current instruction to process, returning early Stage=WriteBack
<nil> TRC pkg/cpu/memory.go:56 > Current instruction is not a load/store type, skipping memory stage execution &{rawInstruction:131137 BaseInstruction:{OpType:0 Rd:4 ALU:0 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:2} Operand:2 Result:10 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=Memory
<nil> TRC pkg/cpu/execute.go:103 > ALURI operation result: 5 Stage=Execute
<nil> TRC pkg/cpu/decode.go:69 > Decoded instruction: &{rawInstruction:7201 BaseInstruction:{OpType:0 Rd:2 ALU:14 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:0} Operand:0 Result:0 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:false}
 Stage=Decode
<nil> TRC pkg/cpu/decode.go:75 > Failed to read register r2 -1 Stage=Decode
<nil> TRC pkg/cpu/fetch.go:56 > Fetched instruction: 0x0000026d
 Stage=Fetch
<nil> TRC pkg/cpu/fetch.go:61 > Increasing ProgramCounter to: 8 Stage=Fetch
<nil> TRC pkg/cpu/pipeline.go:67 > canFetch: true

<nil> TRC pkg/cpu/fetch.go:88 > Next stage cannot advance, stalling Stage=Fetch
<nil> TRC pkg/cpu/decode.go:165 > Decode is busy, cannot advance: 1 Stage=Decode
<nil> TRC pkg/cpu/execute.go:284 > previous stage Decode returned stall
 Stage=Execute
<nil> TRC pkg/cpu/execute.go:292 > Advancing to next stage with instruction: &{rawInstruction:66081 BaseInstruction:{OpType:0 Rd:2 ALU:1 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:1} Operand:1 Result:5 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=Execute
<nil> TRC pkg/cpu/memory.go:118 > Advancing to next stage with instruction: &{rawInstruction:131137 BaseInstruction:{OpType:0 Rd:4 ALU:0 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:2} Operand:2 Result:10 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=Memory
<nil> TRC pkg/cpu/writeback.go:88 > Got with instruction: &{rawInstruction:131137 BaseInstruction:{OpType:0 Rd:4 ALU:0 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:2} Operand:2 Result:10 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:43 > Processing instruction: &{rawInstruction:131137 BaseInstruction:{OpType:0 Rd:4 ALU:0 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:2} Operand:2 Result:10 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:65 > Writing back result: 10 to r4
 Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:67 > Unblocked register r4 for write back
 Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:75 > Written back to rdestaux: 0 0
 Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:79 > Write back completed for instruction: &{rawInstruction:131137 BaseInstruction:{OpType:0 Rd:4 ALU:0 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:2} Operand:2 Result:10 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=WriteBack
<nil> TRC pkg/cpu/memory.go:56 > Current instruction is not a load/store type, skipping memory stage execution &{rawInstruction:66081 BaseInstruction:{OpType:0 Rd:2 ALU:1 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:1} Operand:1 Result:5 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=Memory
<nil> TRC pkg/cpu/execute.go:258 > No current instruction to process, returning early Stage=Execute
<nil> TRC pkg/cpu/decode.go:69 > Decoded instruction: &{rawInstruction:7201 BaseInstruction:{OpType:0 Rd:2 ALU:14 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:0} Operand:0 Result:0 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:false}
 Stage=Decode
<nil> TRC pkg/cpu/decode.go:75 > Failed to read register r2 -1 Stage=Decode
<nil> TRC pkg/cpu/fetch.go:44 > Currently have an instruction &{rawInstruction:621 BaseInstruction:{OpType:0 Rd:0 ALU:0 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:0} Operand:0 Result:0 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:false}, skipping fetch Stage=Fetch
<nil> TRC pkg/cpu/pipeline.go:67 > canFetch: true

<nil> TRC pkg/cpu/fetch.go:88 > Next stage cannot advance, stalling Stage=Fetch
<nil> TRC pkg/cpu/decode.go:165 > Decode is busy, cannot advance: 1 Stage=Decode
<nil> TRC pkg/cpu/execute.go:284 > previous stage Decode returned stall
 Stage=Execute
<nil> TRC pkg/cpu/execute.go:292 > Advancing to next stage with instruction: <nil>
 Stage=Execute
<nil> TRC pkg/cpu/memory.go:118 > Advancing to next stage with instruction: &{rawInstruction:66081 BaseInstruction:{OpType:0 Rd:2 ALU:1 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:1} Operand:1 Result:5 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=Memory
<nil> TRC pkg/cpu/writeback.go:88 > Got with instruction: &{rawInstruction:66081 BaseInstruction:{OpType:0 Rd:2 ALU:1 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:1} Operand:1 Result:5 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:43 > Processing instruction: &{rawInstruction:66081 BaseInstruction:{OpType:0 Rd:2 ALU:1 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:1} Operand:1 Result:5 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:65 > Writing back result: 5 to r2
 Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:67 > Unblocked register r2 for write back
 Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:75 > Written back to rdestaux: 0 0
 Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:79 > Write back completed for instruction: &{rawInstruction:66081 BaseInstruction:{OpType:0 Rd:2 ALU:1 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:1} Operand:1 Result:5 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=WriteBack
<nil> TRC pkg/cpu/memory.go:52 > No current instruction to process, returning early Stage=Memory
<nil> TRC pkg/cpu/execute.go:258 > No current instruction to process, returning early Stage=Execute
<nil> TRC pkg/cpu/decode.go:69 > Decoded instruction: &{rawInstruction:7201 BaseInstruction:{OpType:0 Rd:2 ALU:14 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:0} Operand:0 Result:0 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:false}
 Stage=Decode
<nil> TRC pkg/cpu/decode.go:155 > Decoded filled instruction: &{rawInstruction:7201 BaseInstruction:{OpType:0 Rd:2 ALU:14 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:0} Operand:0 Result:5 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=Decode
<nil> TRC pkg/cpu/fetch.go:44 > Currently have an instruction &{rawInstruction:621 BaseInstruction:{OpType:0 Rd:0 ALU:0 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:0} Operand:0 Result:0 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:false}, skipping fetch Stage=Fetch
<nil> TRC pkg/cpu/pipeline.go:67 > canFetch: true

<nil> TRC pkg/cpu/fetch.go:83 > Advancing to next stage with instruction: 0x0000026d Stage=Fetch
<nil> TRC pkg/cpu/decode.go:170 > Advancing to next stage with instruction: &{rawInstruction:7201 BaseInstruction:{OpType:0 Rd:2 ALU:14 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:0} Operand:0 Result:5 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=Decode
<nil> TRC pkg/cpu/execute.go:292 > Advancing to next stage with instruction: <nil>
 Stage=Execute
<nil> TRC pkg/cpu/memory.go:118 > Advancing to next stage with instruction: <nil>
 Stage=Memory
<nil> TRC pkg/cpu/writeback.go:88 > Got with instruction: <nil>
 Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:39 > No current instruction to process, returning early Stage=WriteBack
<nil> TRC pkg/cpu/memory.go:52 > No current instruction to process, returning early Stage=Memory
<nil> TRC pkg/cpu/execute.go:258 > No current instruction to process, returning early Stage=Execute
<nil> TRC pkg/cpu/decode.go:61 > No current instruction to process, returning early Stage=Decode
<nil> TRC pkg/cpu/fetch.go:51 > Fetch failed: WAIT_NEXT_LEVEL Stage=Fetch
<nil> TRC pkg/cpu/pipeline.go:67 > canFetch: true

<nil> TRC pkg/cpu/fetch.go:78 > No instruction fetched, cannot advance Stage=Fetch
<nil> TRC pkg/cpu/decode.go:162 > previous stage Fetch is stalled Stage=Decode
<nil> TRC pkg/cpu/decode.go:170 > Advancing to next stage with instruction: <nil>
 Stage=Decode
<nil> TRC pkg/cpu/execute.go:292 > Advancing to next stage with instruction: <nil>
 Stage=Execute
<nil> TRC pkg/cpu/memory.go:118 > Advancing to next stage with instruction: <nil>
 Stage=Memory
<nil> TRC pkg/cpu/writeback.go:88 > Got with instruction: <nil>
 Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:39 > No current instruction to process, returning early Stage=WriteBack
<nil> TRC pkg/cpu/memory.go:52 > No current instruction to process, returning early Stage=Memory
<nil> TRC pkg/cpu/execute.go:258 > No current instruction to process, returning early Stage=Execute
<nil> TRC pkg/cpu/decode.go:61 > No current instruction to process, returning early Stage=Decode
<nil> TRC pkg/cpu/fetch.go:51 > Fetch failed: WAIT_NEXT_LEVEL Stage=Fetch
<nil> TRC pkg/cpu/pipeline.go:67 > canFetch: true

<nil> TRC pkg/cpu/fetch.go:78 > No instruction fetched, cannot advance Stage=Fetch
<nil> TRC pkg/cpu/decode.go:162 > previous stage Fetch is stalled Stage=Decode
<nil> TRC pkg/cpu/decode.go:170 > Advancing to next stage with instruction: <nil>
 Stage=Decode
<nil> TRC pkg/cpu/execute.go:292 > Advancing to next stage with instruction: <nil>
 Stage=Execute
<nil> TRC pkg/cpu/memory.go:118 > Advancing to next stage with instruction: <nil>
 Stage=Memory
<nil> TRC pkg/cpu/writeback.go:88 > Got with instruction: <nil>
 Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:39 > No current instruction to process, returning early Stage=WriteBack
<nil> TRC pkg/cpu/memory.go:52 > No current instruction to process, returning early Stage=Memory
<nil> TRC pkg/cpu/execute.go:258 > No current instruction to process, returning early Stage=Execute
<nil> TRC pkg/cpu/decode.go:61 > No current instruction to process, returning early Stage=Decode
<nil> TRC pkg/cpu/fetch.go:51 > Fetch failed: WAIT_NEXT_LEVEL Stage=Fetch
<nil> TRC pkg/cpu/pipeline.go:67 > canFetch: true

<nil> TRC pkg/cpu/fetch.go:78 > No instruction fetched, cannot advance Stage=Fetch
<nil> TRC pkg/cpu/decode.go:162 > previous stage Fetch is stalled Stage=Decode
<nil> TRC pkg/cpu/decode.go:170 > Advancing to next stage with instruction: <nil>
 Stage=Decode
<nil> TRC pkg/cpu/execute.go:292 > Advancing to next stage with instruction: <nil>
 Stage=Execute
<nil> TRC pkg/cpu/memory.go:118 > Advancing to next stage with instruction: <nil>
 Stage=Memory
<nil> TRC pkg/cpu/writeback.go:88 > Got with instruction: <nil>
 Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:39 > No current instruction to process, returning early Stage=WriteBack
<nil> TRC pkg/cpu/memory.go:52 > No current instruction to process, returning early Stage=Memory
<nil> TRC pkg/cpu/execute.go:258 > No current instruction to process, returning early Stage=Execute
<nil> TRC pkg/cpu/decode.go:61 > No current instruction to process, returning early Stage=Decode
<nil> TRC pkg/cpu/fetch.go:56 > Fetched instruction: 0x00041851
 Stage=Fetch
<nil> TRC pkg/cpu/fetch.go:61 > Increasing ProgramCounter to: 1 Stage=Fetch
<nil> TRC pkg/cpu/pipeline.go:67 > canFetch: true

<nil> TRC pkg/cpu/fetch.go:83 > Advancing to next stage with instruction: 0x00041851 Stage=Fetch
<nil> TRC pkg/cpu/decode.go:170 > Advancing to next stage with instruction: <nil>
 Stage=Decode
<nil> TRC pkg/cpu/execute.go:292 > Advancing to next stage with instruction: <nil>
 Stage=Execute
<nil> TRC pkg/cpu/memory.go:118 > Advancing to next stage with instruction: <nil>
 Stage=Memory
<nil> TRC pkg/cpu/writeback.go:88 > Got with instruction: <nil>
 Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:39 > No current instruction to process, returning early Stage=WriteBack
<nil> TRC pkg/cpu/memory.go:52 > No current instruction to process, returning early Stage=Memory
<nil> TRC pkg/cpu/execute.go:258 > No current instruction to process, returning early Stage=Execute
<nil> TRC pkg/cpu/decode.go:69 > Decoded instruction: &{rawInstruction:268369 BaseInstruction:{OpType:0 Rd:5 ALU:12 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:4} Operand:0 Result:0 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:false}
 Stage=Decode
<nil> TRC pkg/cpu/decode.go:155 > Decoded filled instruction: &{rawInstruction:268369 BaseInstruction:{OpType:0 Rd:5 ALU:12 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:4} Operand:4 Result:0 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=Decode
<nil> TRC pkg/cpu/fetch.go:56 > Fetched instruction: 0x00091861
 Stage=Fetch
<nil> TRC pkg/cpu/fetch.go:61 > Increasing ProgramCounter to: 2 Stage=Fetch
<nil> TRC pkg/cpu/pipeline.go:67 > canFetch: true

<nil> TRC pkg/cpu/fetch.go:83 > Advancing to next stage with instruction: 0x00091861 Stage=Fetch
<nil> TRC pkg/cpu/decode.go:170 > Advancing to next stage with instruction: &{rawInstruction:268369 BaseInstruction:{OpType:0 Rd:5 ALU:12 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:4} Operand:4 Result:0 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=Decode
<nil> TRC pkg/cpu/execute.go:292 > Advancing to next stage with instruction: <nil>
 Stage=Execute
<nil> TRC pkg/cpu/memory.go:118 > Advancing to next stage with instruction: <nil>
 Stage=Memory
<nil> TRC pkg/cpu/writeback.go:88 > Got with instruction: <nil>
 Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:39 > No current instruction to process, returning early Stage=WriteBack
<nil> TRC pkg/cpu/memory.go:52 > No current instruction to process, returning early Stage=Memory
<nil> TRC pkg/cpu/execute.go:103 > ALURI operation result: 4 Stage=Execute
<nil> TRC pkg/cpu/decode.go:69 > Decoded instruction: &{rawInstruction:596065 BaseInstruction:{OpType:0 Rd:6 ALU:12 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:9} Operand:0 Result:0 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:false}
 Stage=Decode
<nil> TRC pkg/cpu/decode.go:155 > Decoded filled instruction: &{rawInstruction:596065 BaseInstruction:{OpType:0 Rd:6 ALU:12 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:9} Operand:9 Result:0 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=Decode
<nil> TRC pkg/cpu/fetch.go:56 > Fetched instruction: 0x000a1821
 Stage=Fetch
<nil> TRC pkg/cpu/fetch.go:61 > Increasing ProgramCounter to: 3 Stage=Fetch
<nil> TRC pkg/cpu/pipeline.go:67 > canFetch: true

<nil> TRC pkg/cpu/fetch.go:83 > Advancing to next stage with instruction: 0x000a1821 Stage=Fetch
<nil> TRC pkg/cpu/decode.go:170 > Advancing to next stage with instruction: &{rawInstruction:596065 BaseInstruction:{OpType:0 Rd:6 ALU:12 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:9} Operand:9 Result:0 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=Decode
<nil> TRC pkg/cpu/execute.go:292 > Advancing to next stage with instruction: &{rawInstruction:268369 BaseInstruction:{OpType:0 Rd:5 ALU:12 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:4} Operand:4 Result:4 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=Execute
<nil> TRC pkg/cpu/memory.go:118 > Advancing to next stage with instruction: <nil>
 Stage=Memory
<nil> TRC pkg/cpu/writeback.go:88 > Got with instruction: <nil>
 Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:39 > No current instruction to process, returning early Stage=WriteBack
<nil> TRC pkg/cpu/memory.go:56 > Current instruction is not a load/store type, skipping memory stage execution &{rawInstruction:268369 BaseInstruction:{OpType:0 Rd:5 ALU:12 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:4} Operand:4 Result:4 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=Memory
<nil> TRC pkg/cpu/execute.go:103 > ALURI operation result: 9 Stage=Execute
<nil> TRC pkg/cpu/decode.go:69 > Decoded instruction: &{rawInstruction:661537 BaseInstruction:{OpType:0 Rd:2 ALU:12 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:10} Operand:0 Result:0 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:false}
 Stage=Decode
<nil> TRC pkg/cpu/decode.go:155 > Decoded filled instruction: &{rawInstruction:661537 BaseInstruction:{OpType:0 Rd:2 ALU:12 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:10} Operand:10 Result:0 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=Decode
<nil> TRC pkg/cpu/fetch.go:56 > Fetched instruction: 0x001401e1
 Stage=Fetch
<nil> TRC pkg/cpu/fetch.go:61 > Increasing ProgramCounter to: 4 Stage=Fetch
<nil> TRC pkg/cpu/pipeline.go:67 > canFetch: true

<nil> TRC pkg/cpu/fetch.go:83 > Advancing to next stage with instruction: 0x001401e1 Stage=Fetch
<nil> TRC pkg/cpu/decode.go:170 > Advancing to next stage with instruction: &{rawInstruction:661537 BaseInstruction:{OpType:0 Rd:2 ALU:12 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:10} Operand:10 Result:0 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=Decode
<nil> TRC pkg/cpu/execute.go:292 > Advancing to next stage with instruction: &{rawInstruction:596065 BaseInstruction:{OpType:0 Rd:6 ALU:12 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:9} Operand:9 Result:9 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=Execute
<nil> TRC pkg/cpu/memory.go:118 > Advancing to next stage with instruction: &{rawInstruction:268369 BaseInstruction:{OpType:0 Rd:5 ALU:12 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:4} Operand:4 Result:4 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=Memory
<nil> TRC pkg/cpu/writeback.go:88 > Got with instruction: &{rawInstruction:268369 BaseInstruction:{OpType:0 Rd:5 ALU:12 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:4} Operand:4 Result:4 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:43 > Processing instruction: &{rawInstruction:268369 BaseInstruction:{OpType:0 Rd:5 ALU:12 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:4} Operand:4 Result:4 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:65 > Writing back result: 4 to r5
 Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:67 > Unblocked register r5 for write back
 Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:75 > Written back to rdestaux: 0 0
 Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:79 > Write back completed for instruction: &{rawInstruction:268369 BaseInstruction:{OpType:0 Rd:5 ALU:12 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:4} Operand:4 Result:4 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=WriteBack
<nil> TRC pkg/cpu/memory.go:56 > Current instruction is not a load/store type, skipping memory stage execution &{rawInstruction:596065 BaseInstruction:{OpType:0 Rd:6 ALU:12 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:9} Operand:9 Result:9 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=Memory
<nil> TRC pkg/cpu/execute.go:103 > ALURI operation result: 10 Stage=Execute
<nil> TRC pkg/cpu/decode.go:69 > Decoded instruction: &{rawInstruction:1311201 BaseInstruction:{OpType:0 Rd:30 ALU:0 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:20} Operand:0 Result:0 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:false}
 Stage=Decode
<nil> TRC pkg/cpu/decode.go:155 > Decoded filled instruction: &{rawInstruction:1311201 BaseInstruction:{OpType:0 Rd:30 ALU:0 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:20} Operand:20 Result:0 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=Decode
<nil> TRC pkg/cpu/fetch.go:51 > Fetch failed: WAIT_NEXT_LEVEL Stage=Fetch
<nil> TRC pkg/cpu/pipeline.go:67 > canFetch: true

<nil> TRC pkg/cpu/fetch.go:78 > No instruction fetched, cannot advance Stage=Fetch
<nil> TRC pkg/cpu/decode.go:162 > previous stage Fetch is stalled Stage=Decode
<nil> TRC pkg/cpu/decode.go:170 > Advancing to next stage with instruction: &{rawInstruction:1311201 BaseInstruction:{OpType:0 Rd:30 ALU:0 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:20} Operand:20 Result:0 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=Decode
<nil> TRC pkg/cpu/execute.go:292 > Advancing to next stage with instruction: &{rawInstruction:661537 BaseInstruction:{OpType:0 Rd:2 ALU:12 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:10} Operand:10 Result:10 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=Execute
<nil> TRC pkg/cpu/memory.go:118 > Advancing to next stage with instruction: &{rawInstruction:596065 BaseInstruction:{OpType:0 Rd:6 ALU:12 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:9} Operand:9 Result:9 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=Memory
<nil> TRC pkg/cpu/writeback.go:88 > Got with instruction: &{rawInstruction:596065 BaseInstruction:{OpType:0 Rd:6 ALU:12 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:9} Operand:9 Result:9 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:43 > Processing instruction: &{rawInstruction:596065 BaseInstruction:{OpType:0 Rd:6 ALU:12 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:9} Operand:9 Result:9 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:65 > Writing back result: 9 to r6
 Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:67 > Unblocked register r6 for write back
 Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:75 > Written back to rdestaux: 0 0
 Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:79 > Write back completed for instruction: &{rawInstruction:596065 BaseInstruction:{OpType:0 Rd:6 ALU:12 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:9} Operand:9 Result:9 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=WriteBack
<nil> TRC pkg/cpu/memory.go:56 > Current instruction is not a load/store type, skipping memory stage execution &{rawInstruction:661537 BaseInstruction:{OpType:0 Rd:2 ALU:12 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:10} Operand:10 Result:10 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=Memory
<nil> TRC pkg/cpu/execute.go:103 > ALURI operation result: 20 Stage=Execute
<nil> TRC pkg/cpu/decode.go:61 > No current instruction to process, returning early Stage=Decode
<nil> TRC pkg/cpu/fetch.go:51 > Fetch failed: WAIT_NEXT_LEVEL Stage=Fetch
<nil> TRC pkg/cpu/pipeline.go:67 > canFetch: true

<nil> TRC pkg/cpu/fetch.go:78 > No instruction fetched, cannot advance Stage=Fetch
<nil> TRC pkg/cpu/decode.go:162 > previous stage Fetch is stalled Stage=Decode
<nil> TRC pkg/cpu/decode.go:170 > Advancing to next stage with instruction: <nil>
 Stage=Decode
<nil> TRC pkg/cpu/execute.go:292 > Advancing to next stage with instruction: &{rawInstruction:1311201 BaseInstruction:{OpType:0 Rd:30 ALU:0 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:20} Operand:20 Result:20 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=Execute
<nil> TRC pkg/cpu/memory.go:118 > Advancing to next stage with instruction: &{rawInstruction:661537 BaseInstruction:{OpType:0 Rd:2 ALU:12 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:10} Operand:10 Result:10 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=Memory
<nil> TRC pkg/cpu/writeback.go:88 > Got with instruction: &{rawInstruction:661537 BaseInstruction:{OpType:0 Rd:2 ALU:12 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:10} Operand:10 Result:10 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:43 > Processing instruction: &{rawInstruction:661537 BaseInstruction:{OpType:0 Rd:2 ALU:12 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:10} Operand:10 Result:10 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:65 > Writing back result: 10 to r2
 Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:67 > Unblocked register r2 for write back
 Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:75 > Written back to rdestaux: 0 0
 Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:79 > Write back completed for instruction: &{rawInstruction:661537 BaseInstruction:{OpType:0 Rd:2 ALU:12 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:10} Operand:10 Result:10 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=WriteBack
<nil> TRC pkg/cpu/memory.go:56 > Current instruction is not a load/store type, skipping memory stage execution &{rawInstruction:1311201 BaseInstruction:{OpType:0 Rd:30 ALU:0 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:20} Operand:20 Result:20 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=Memory
<nil> TRC pkg/cpu/execute.go:258 > No current instruction to process, returning early Stage=Execute
<nil> TRC pkg/cpu/decode.go:61 > No current instruction to process, returning early Stage=Decode
<nil> TRC pkg/cpu/fetch.go:51 > Fetch failed: WAIT_NEXT_LEVEL Stage=Fetch
<nil> TRC pkg/cpu/pipeline.go:67 > canFetch: true

<nil> TRC pkg/cpu/fetch.go:78 > No instruction fetched, cannot advance Stage=Fetch
<nil> TRC pkg/cpu/decode.go:162 > previous stage Fetch is stalled Stage=Decode
<nil> TRC pkg/cpu/decode.go:170 > Advancing to next stage with instruction: <nil>
 Stage=Decode
<nil> TRC pkg/cpu/execute.go:292 > Advancing to next stage with instruction: <nil>
 Stage=Execute
<nil> TRC pkg/cpu/memory.go:118 > Advancing to next stage with instruction: &{rawInstruction:1311201 BaseInstruction:{OpType:0 Rd:30 ALU:0 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:20} Operand:20 Result:20 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=Memory
<nil> TRC pkg/cpu/writeback.go:88 > Got with instruction: &{rawInstruction:1311201 BaseInstruction:{OpType:0 Rd:30 ALU:0 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:20} Operand:20 Result:20 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:43 > Processing instruction: &{rawInstruction:1311201 BaseInstruction:{OpType:0 Rd:30 ALU:0 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:20} Operand:20 Result:20 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:65 > Writing back result: 20 to r30
 Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:67 > Unblocked register r30 for write back
 Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:75 > Written back to rdestaux: 0 0
 Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:79 > Write back completed for instruction: &{rawInstruction:1311201 BaseInstruction:{OpType:0 Rd:30 ALU:0 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:20} Operand:20 Result:20 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=WriteBack
<nil> TRC pkg/cpu/memory.go:52 > No current instruction to process, returning early Stage=Memory
<nil> TRC pkg/cpu/execute.go:258 > No current instruction to process, returning early Stage=Execute
<nil> TRC pkg/cpu/decode.go:61 > No current instruction to process, returning early Stage=Decode
<nil> TRC pkg/cpu/fetch.go:56 > Fetched instruction: 0x00020041
 Stage=Fetch
<nil> TRC pkg/cpu/fetch.go:61 > Increasing ProgramCounter to: 5 Stage=Fetch
<nil> TRC pkg/cpu/pipeline.go:67 > canFetch: true

<nil> TRC pkg/cpu/fetch.go:83 > Advancing to next stage with instruction: 0x00020041 Stage=Fetch
<nil> TRC pkg/cpu/decode.go:170 > Advancing to next stage with instruction: <nil>
 Stage=Decode
<nil> TRC pkg/cpu/execute.go:292 > Advancing to next stage with instruction: <nil>
 Stage=Execute
<nil> TRC pkg/cpu/memory.go:118 > Advancing to next stage with instruction: <nil>
 Stage=Memory
<nil> TRC pkg/cpu/writeback.go:88 > Got with instruction: <nil>
 Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:39 > No current instruction to process, returning early Stage=WriteBack
<nil> TRC pkg/cpu/memory.go:52 > No current instruction to process, returning early Stage=Memory
<nil> TRC pkg/cpu/execute.go:258 > No current instruction to process, returning early Stage=Execute
<nil> TRC pkg/cpu/decode.go:69 > Decoded instruction: &{rawInstruction:131137 BaseInstruction:{OpType:0 Rd:4 ALU:0 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:2} Operand:0 Result:0 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:false}
 Stage=Decode
<nil> TRC pkg/cpu/decode.go:155 > Decoded filled instruction: &{rawInstruction:131137 BaseInstruction:{OpType:0 Rd:4 ALU:0 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:2} Operand:2 Result:0 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=Decode
<nil> TRC pkg/cpu/fetch.go:56 > Fetched instruction: 0x00010221
 Stage=Fetch
<nil> TRC pkg/cpu/fetch.go:61 > Increasing ProgramCounter to: 6 Stage=Fetch
<nil> TRC pkg/cpu/pipeline.go:67 > canFetch: true

<nil> TRC pkg/cpu/fetch.go:83 > Advancing to next stage with instruction: 0x00010221 Stage=Fetch
<nil> TRC pkg/cpu/decode.go:170 > Advancing to next stage with instruction: &{rawInstruction:131137 BaseInstruction:{OpType:0 Rd:4 ALU:0 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:2} Operand:2 Result:0 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=Decode
<nil> TRC pkg/cpu/execute.go:292 > Advancing to next stage with instruction: <nil>
 Stage=Execute
<nil> TRC pkg/cpu/memory.go:118 > Advancing to next stage with instruction: <nil>
 Stage=Memory
<nil> TRC pkg/cpu/writeback.go:88 > Got with instruction: <nil>
 Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:39 > No current instruction to process, returning early Stage=WriteBack
<nil> TRC pkg/cpu/memory.go:52 > No current instruction to process, returning early Stage=Memory
<nil> TRC pkg/cpu/execute.go:103 > ALURI operation result: 2 Stage=Execute
<nil> TRC pkg/cpu/decode.go:69 > Decoded instruction: &{rawInstruction:66081 BaseInstruction:{OpType:0 Rd:2 ALU:1 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:1} Operand:0 Result:0 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:false}
 Stage=Decode
<nil> TRC pkg/cpu/decode.go:155 > Decoded filled instruction: &{rawInstruction:66081 BaseInstruction:{OpType:0 Rd:2 ALU:1 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:1} Operand:1 Result:10 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=Decode
<nil> TRC pkg/cpu/fetch.go:56 > Fetched instruction: 0x00001c21
 Stage=Fetch
<nil> TRC pkg/cpu/fetch.go:61 > Increasing ProgramCounter to: 7 Stage=Fetch
<nil> TRC pkg/cpu/pipeline.go:67 > canFetch: true

<nil> TRC pkg/cpu/fetch.go:83 > Advancing to next stage with instruction: 0x00001c21 Stage=Fetch
<nil> TRC pkg/cpu/decode.go:170 > Advancing to next stage with instruction: &{rawInstruction:66081 BaseInstruction:{OpType:0 Rd:2 ALU:1 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:1} Operand:1 Result:10 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=Decode
<nil> TRC pkg/cpu/execute.go:292 > Advancing to next stage with instruction: &{rawInstruction:131137 BaseInstruction:{OpType:0 Rd:4 ALU:0 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:2} Operand:2 Result:2 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=Execute
<nil> TRC pkg/cpu/memory.go:118 > Advancing to next stage with instruction: <nil>
 Stage=Memory
<nil> TRC pkg/cpu/writeback.go:88 > Got with instruction: <nil>
 Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:39 > No current instruction to process, returning early Stage=WriteBack
<nil> TRC pkg/cpu/memory.go:56 > Current instruction is not a load/store type, skipping memory stage execution &{rawInstruction:131137 BaseInstruction:{OpType:0 Rd:4 ALU:0 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:2} Operand:2 Result:2 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=Memory
<nil> TRC pkg/cpu/execute.go:103 > ALURI operation result: 9 Stage=Execute
<nil> TRC pkg/cpu/decode.go:69 > Decoded instruction: &{rawInstruction:7201 BaseInstruction:{OpType:0 Rd:2 ALU:14 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:0} Operand:0 Result:0 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:false}
 Stage=Decode
<nil> TRC pkg/cpu/decode.go:75 > Failed to read register r2 -1 Stage=Decode
<nil> TRC pkg/cpu/fetch.go:56 > Fetched instruction: 0x0000026d
 Stage=Fetch
<nil> TRC pkg/cpu/fetch.go:61 > Increasing ProgramCounter to: 8 Stage=Fetch
<nil> TRC pkg/cpu/pipeline.go:67 > canFetch: true

<nil> TRC pkg/cpu/fetch.go:88 > Next stage cannot advance, stalling Stage=Fetch
<nil> TRC pkg/cpu/decode.go:165 > Decode is busy, cannot advance: 1 Stage=Decode
<nil> TRC pkg/cpu/execute.go:284 > previous stage Decode returned stall
 Stage=Execute
<nil> TRC pkg/cpu/execute.go:292 > Advancing to next stage with instruction: &{rawInstruction:66081 BaseInstruction:{OpType:0 Rd:2 ALU:1 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:1} Operand:1 Result:9 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=Execute
<nil> TRC pkg/cpu/memory.go:118 > Advancing to next stage with instruction: &{rawInstruction:131137 BaseInstruction:{OpType:0 Rd:4 ALU:0 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:2} Operand:2 Result:2 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=Memory
<nil> TRC pkg/cpu/writeback.go:88 > Got with instruction: &{rawInstruction:131137 BaseInstruction:{OpType:0 Rd:4 ALU:0 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:2} Operand:2 Result:2 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:43 > Processing instruction: &{rawInstruction:131137 BaseInstruction:{OpType:0 Rd:4 ALU:0 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:2} Operand:2 Result:2 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:65 > Writing back result: 2 to r4
 Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:67 > Unblocked register r4 for write back
 Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:75 > Written back to rdestaux: 0 0
 Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:79 > Write back completed for instruction: &{rawInstruction:131137 BaseInstruction:{OpType:0 Rd:4 ALU:0 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:2} Operand:2 Result:2 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=WriteBack
<nil> TRC pkg/cpu/memory.go:56 > Current instruction is not a load/store type, skipping memory stage execution &{rawInstruction:66081 BaseInstruction:{OpType:0 Rd:2 ALU:1 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:1} Operand:1 Result:9 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=Memory
<nil> TRC pkg/cpu/execute.go:258 > No current instruction to process, returning early Stage=Execute
<nil> TRC pkg/cpu/decode.go:69 > Decoded instruction: &{rawInstruction:7201 BaseInstruction:{OpType:0 Rd:2 ALU:14 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:0} Operand:0 Result:0 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:false}
 Stage=Decode
<nil> TRC pkg/cpu/decode.go:75 > Failed to read register r2 -1 Stage=Decode
<nil> TRC pkg/cpu/fetch.go:44 > Currently have an instruction &{rawInstruction:621 BaseInstruction:{OpType:0 Rd:0 ALU:0 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:0} Operand:0 Result:0 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:false}, skipping fetch Stage=Fetch
<nil> TRC pkg/cpu/pipeline.go:67 > canFetch: true

<nil> TRC pkg/cpu/fetch.go:88 > Next stage cannot advance, stalling Stage=Fetch
<nil> TRC pkg/cpu/decode.go:165 > Decode is busy, cannot advance: 1 Stage=Decode
<nil> TRC pkg/cpu/execute.go:284 > previous stage Decode returned stall
 Stage=Execute
<nil> TRC pkg/cpu/execute.go:292 > Advancing to next stage with instruction: <nil>
 Stage=Execute
<nil> TRC pkg/cpu/memory.go:118 > Advancing to next stage with instruction: &{rawInstruction:66081 BaseInstruction:{OpType:0 Rd:2 ALU:1 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:1} Operand:1 Result:9 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=Memory
<nil> TRC pkg/cpu/writeback.go:88 > Got with instruction: &{rawInstruction:66081 BaseInstruction:{OpType:0 Rd:2 ALU:1 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:1} Operand:1 Result:9 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:43 > Processing instruction: &{rawInstruction:66081 BaseInstruction:{OpType:0 Rd:2 ALU:1 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:1} Operand:1 Result:9 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:65 > Writing back result: 9 to r2
 Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:67 > Unblocked register r2 for write back
 Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:75 > Written back to rdestaux: 0 0
 Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:79 > Write back completed for instruction: &{rawInstruction:66081 BaseInstruction:{OpType:0 Rd:2 ALU:1 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:1} Operand:1 Result:9 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=WriteBack
<nil> TRC pkg/cpu/memory.go:52 > No current instruction to process, returning early Stage=Memory
<nil> TRC pkg/cpu/execute.go:258 > No current instruction to process, returning early Stage=Execute
<nil> TRC pkg/cpu/decode.go:69 > Decoded instruction: &{rawInstruction:7201 BaseInstruction:{OpType:0 Rd:2 ALU:14 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:0} Operand:0 Result:0 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:false}
 Stage=Decode
<nil> TRC pkg/cpu/decode.go:155 > Decoded filled instruction: &{rawInstruction:7201 BaseInstruction:{OpType:0 Rd:2 ALU:14 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:0} Operand:0 Result:9 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=Decode
<nil> TRC pkg/cpu/fetch.go:44 > Currently have an instruction &{rawInstruction:621 BaseInstruction:{OpType:0 Rd:0 ALU:0 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:0} Operand:0 Result:0 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:false}, skipping fetch Stage=Fetch
<nil> TRC pkg/cpu/pipeline.go:67 > canFetch: true

<nil> TRC pkg/cpu/fetch.go:83 > Advancing to next stage with instruction: 0x0000026d Stage=Fetch
<nil> TRC pkg/cpu/decode.go:170 > Advancing to next stage with instruction: &{rawInstruction:7201 BaseInstruction:{OpType:0 Rd:2 ALU:14 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:0} Operand:0 Result:9 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=Decode
<nil> TRC pkg/cpu/execute.go:292 > Advancing to next stage with instruction: <nil>
 Stage=Execute
<nil> TRC pkg/cpu/memory.go:118 > Advancing to next stage with instruction: <nil>
 Stage=Memory
<nil> TRC pkg/cpu/writeback.go:88 > Got with instruction: <nil>
 Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:39 > No current instruction to process, returning early Stage=WriteBack
<nil> TRC pkg/cpu/memory.go:52 > No current instruction to process, returning early Stage=Memory
<nil> TRC pkg/cpu/execute.go:103 > ALURI operation result: 9 Stage=Execute
<nil> TRC pkg/cpu/decode.go:69 > Decoded instruction: &{rawInstruction:621 BaseInstruction:{OpType:3 Rd:0 ALU:0 Rs:0 RMem:6 CtrlFlag:1 CtrlMode:0 MemMode:0 Imm:0} Operand:0 Result:0 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:false}
 Stage=Decode
<nil> TRC pkg/cpu/decode.go:155 > Decoded filled instruction: &{rawInstruction:621 BaseInstruction:{OpType:3 Rd:0 ALU:0 Rs:0 RMem:6 CtrlFlag:1 CtrlMode:0 MemMode:0 Imm:0} Operand:0 Result:0 RDestAux:0 DestMemAddr:9 BranchTaken:false WriteBack:true}
 Stage=Decode
<nil> TRC pkg/cpu/fetch.go:51 > Fetch failed: WAIT_NEXT_LEVEL Stage=Fetch
<nil> TRC pkg/cpu/pipeline.go:67 > canFetch: true

<nil> TRC pkg/cpu/fetch.go:78 > No instruction fetched, cannot advance Stage=Fetch
<nil> TRC pkg/cpu/decode.go:162 > previous stage Fetch is stalled Stage=Decode
<nil> TRC pkg/cpu/decode.go:170 > Advancing to next stage with instruction: &{rawInstruction:621 BaseInstruction:{OpType:3 Rd:0 ALU:0 Rs:0 RMem:6 CtrlFlag:1 CtrlMode:0 MemMode:0 Imm:0} Operand:0 Result:0 RDestAux:0 DestMemAddr:9 BranchTaken:false WriteBack:true}
 Stage=Decode
<nil> TRC pkg/cpu/execute.go:292 > Advancing to next stage with instruction: &{rawInstruction:7201 BaseInstruction:{OpType:0 Rd:2 ALU:14 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:0} Operand:0 Result:9 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:false}
 Stage=Execute
<nil> TRC pkg/cpu/memory.go:118 > Advancing to next stage with instruction: <nil>
 Stage=Memory
<nil> TRC pkg/cpu/writeback.go:88 > Got with instruction: <nil>
 Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:39 > No current instruction to process, returning early Stage=WriteBack
<nil> TRC pkg/cpu/memory.go:56 > Current instruction is not a load/store type, skipping memory stage execution &{rawInstruction:7201 BaseInstruction:{OpType:0 Rd:2 ALU:14 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:0} Operand:0 Result:9 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:false}
 Stage=Memory
<nil> TRC pkg/cpu/execute.go:168 > calculated memory address: 9 Stage=Execute
<nil> TRC pkg/cpu/decode.go:61 > No current instruction to process, returning early Stage=Decode
<nil> TRC pkg/cpu/fetch.go:51 > Fetch failed: WAIT_NEXT_LEVEL Stage=Fetch
<nil> TRC pkg/cpu/pipeline.go:67 > canFetch: true

<nil> TRC pkg/cpu/fetch.go:78 > No instruction fetched, cannot advance Stage=Fetch
<nil> TRC pkg/cpu/decode.go:162 > previous stage Fetch is stalled Stage=Decode
<nil> TRC pkg/cpu/decode.go:170 > Advancing to next stage with instruction: <nil>
 Stage=Decode
<nil> TRC pkg/cpu/execute.go:292 > Advancing to next stage with instruction: &{rawInstruction:621 BaseInstruction:{OpType:3 Rd:0 ALU:0 Rs:0 RMem:6 CtrlFlag:1 CtrlMode:0 MemMode:0 Imm:0} Operand:0 Result:0 RDestAux:0 DestMemAddr:9 BranchTaken:false WriteBack:true}
 Stage=Execute
<nil> TRC pkg/cpu/memory.go:118 > Advancing to next stage with instruction: &{rawInstruction:7201 BaseInstruction:{OpType:0 Rd:2 ALU:14 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:0} Operand:0 Result:9 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:false}
 Stage=Memory
<nil> TRC pkg/cpu/writeback.go:88 > Got with instruction: &{rawInstruction:7201 BaseInstruction:{OpType:0 Rd:2 ALU:14 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:0} Operand:0 Result:9 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:false}
 Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:43 > Processing instruction: &{rawInstruction:7201 BaseInstruction:{OpType:0 Rd:2 ALU:14 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:0} Operand:0 Result:9 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:false}
 Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:77 > No write-back required for this instruction Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:79 > Write back completed for instruction: &{rawInstruction:7201 BaseInstruction:{OpType:0 Rd:2 ALU:14 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:0} Operand:0 Result:9 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:false}
 Stage=WriteBack
<nil> TRC pkg/cpu/memory.go:56 > Current instruction is not a load/store type, skipping memory stage execution &{rawInstruction:621 BaseInstruction:{OpType:3 Rd:0 ALU:0 Rs:0 RMem:6 CtrlFlag:1 CtrlMode:0 MemMode:0 Imm:0} Operand:0 Result:0 RDestAux:0 DestMemAddr:9 BranchTaken:false WriteBack:true}
 Stage=Memory
<nil> TRC pkg/cpu/execute.go:258 > No current instruction to process, returning early Stage=Execute
<nil> TRC pkg/cpu/decode.go:61 > No current instruction to process, returning early Stage=Decode
<nil> TRC pkg/cpu/fetch.go:51 > Fetch failed: WAIT_NEXT_LEVEL Stage=Fetch
<nil> TRC pkg/cpu/pipeline.go:67 > canFetch: true

<nil> TRC pkg/cpu/fetch.go:78 > No instruction fetched, cannot advance Stage=Fetch
<nil> TRC pkg/cpu/decode.go:162 > previous stage Fetch is stalled Stage=Decode
<nil> TRC pkg/cpu/decode.go:170 > Advancing to next stage with instruction: <nil>
 Stage=Decode
<nil> TRC pkg/cpu/execute.go:292 > Advancing to next stage with instruction: <nil>
 Stage=Execute
<nil> TRC pkg/cpu/memory.go:118 > Advancing to next stage with instruction: &{rawInstruction:621 BaseInstruction:{OpType:3 Rd:0 ALU:0 Rs:0 RMem:6 CtrlFlag:1 CtrlMode:0 MemMode:0 Imm:0} Operand:0 Result:0 RDestAux:0 DestMemAddr:9 BranchTaken:false WriteBack:true}
 Stage=Memory
<nil> TRC pkg/cpu/writeback.go:88 > Got with instruction: &{rawInstruction:621 BaseInstruction:{OpType:3 Rd:0 ALU:0 Rs:0 RMem:6 CtrlFlag:1 CtrlMode:0 MemMode:0 Imm:0} Operand:0 Result:0 RDestAux:0 DestMemAddr:9 BranchTaken:false WriteBack:true}
 Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:43 > Processing instruction: &{rawInstruction:621 BaseInstruction:{OpType:3 Rd:0 ALU:0 Rs:0 RMem:6 CtrlFlag:1 CtrlMode:0 MemMode:0 Imm:0} Operand:0 Result:0 RDestAux:0 DestMemAddr:9 BranchTaken:false WriteBack:true}
 Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:50 > Control instruction detected Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:52 > Branch not taken, no write back to Program Counter required Stage=WriteBack
<nil> TRC pkg/cpu/memory.go:52 > No current instruction to process, returning early Stage=Memory
<nil> TRC pkg/cpu/execute.go:258 > No current instruction to process, returning early Stage=Execute
<nil> TRC pkg/cpu/decode.go:61 > No current instruction to process, returning early Stage=Decode
<nil> TRC pkg/cpu/fetch.go:56 > Fetched instruction: 0x0000005d
 Stage=Fetch
<nil> TRC pkg/cpu/fetch.go:61 > Increasing ProgramCounter to: 9 Stage=Fetch
<nil> TRC pkg/cpu/pipeline.go:67 > canFetch: true

<nil> TRC pkg/cpu/fetch.go:83 > Advancing to next stage with instruction: 0x0000005d Stage=Fetch
<nil> TRC pkg/cpu/decode.go:170 > Advancing to next stage with instruction: <nil>
 Stage=Decode
<nil> TRC pkg/cpu/execute.go:292 > Advancing to next stage with instruction: <nil>
 Stage=Execute
<nil> TRC pkg/cpu/memory.go:118 > Advancing to next stage with instruction: <nil>
 Stage=Memory
<nil> TRC pkg/cpu/writeback.go:88 > Got with instruction: <nil>
 Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:39 > No current instruction to process, returning early Stage=WriteBack
<nil> TRC pkg/cpu/memory.go:52 > No current instruction to process, returning early Stage=Memory
<nil> TRC pkg/cpu/execute.go:258 > No current instruction to process, returning early Stage=Execute
<nil> TRC pkg/cpu/decode.go:69 > Decoded instruction: &{rawInstruction:93 BaseInstruction:{OpType:3 Rd:0 ALU:0 Rs:0 RMem:5 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:0} Operand:0 Result:0 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:false}
 Stage=Decode
<nil> TRC pkg/cpu/decode.go:155 > Decoded filled instruction: &{rawInstruction:93 BaseInstruction:{OpType:3 Rd:0 ALU:0 Rs:0 RMem:5 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:0} Operand:0 Result:0 RDestAux:0 DestMemAddr:4 BranchTaken:false WriteBack:true}
 Stage=Decode
<nil> TRC pkg/cpu/fetch.go:56 > Fetched instruction: 0xbeef0a11
 Stage=Fetch
<nil> TRC pkg/cpu/fetch.go:61 > Increasing ProgramCounter to: 10 Stage=Fetch
<nil> TRC pkg/cpu/pipeline.go:67 > canFetch: true

<nil> TRC pkg/cpu/fetch.go:83 > Advancing to next stage with instruction: 0xbeef0a11 Stage=Fetch
<nil> TRC pkg/cpu/decode.go:170 > Advancing to next stage with instruction: &{rawInstruction:93 BaseInstruction:{OpType:3 Rd:0 ALU:0 Rs:0 RMem:5 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:0} Operand:0 Result:0 RDestAux:0 DestMemAddr:4 BranchTaken:false WriteBack:true}
 Stage=Decode
<nil> TRC pkg/cpu/execute.go:292 > Advancing to next stage with instruction: <nil>
 Stage=Execute
<nil> TRC pkg/cpu/memory.go:118 > Advancing to next stage with instruction: <nil>
 Stage=Memory
<nil> TRC pkg/cpu/writeback.go:88 > Got with instruction: <nil>
 Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:39 > No current instruction to process, returning early Stage=WriteBack
<nil> TRC pkg/cpu/memory.go:52 > No current instruction to process, returning early Stage=Memory
<nil> TRC pkg/cpu/execute.go:168 > calculated memory address: 4 Stage=Execute
<nil> TRC pkg/cpu/decode.go:69 > Decoded instruction: &{rawInstruction:3203336721 BaseInstruction:{OpType:0 Rd:1 ALU:5 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:-16657} Operand:0 Result:0 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:false}
 Stage=Decode
<nil> TRC pkg/cpu/decode.go:155 > Decoded filled instruction: &{rawInstruction:3203336721 BaseInstruction:{OpType:0 Rd:1 ALU:5 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:-16657} Operand:4294950639 Result:0 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=Decode
<nil> TRC pkg/cpu/fetch.go:56 > Fetched instruction: 0x00000419
 Stage=Fetch
<nil> TRC pkg/cpu/fetch.go:61 > Increasing ProgramCounter to: 11 Stage=Fetch
<nil> TRC pkg/cpu/pipeline.go:67 > canFetch: true

<nil> TRC pkg/cpu/fetch.go:83 > Advancing to next stage with instruction: 0x00000419 Stage=Fetch
<nil> TRC pkg/cpu/decode.go:170 > Advancing to next stage with instruction: &{rawInstruction:3203336721 BaseInstruction:{OpType:0 Rd:1 ALU:5 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:-16657} Operand:4294950639 Result:0 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=Decode
<nil> TRC pkg/cpu/execute.go:292 > Advancing to next stage with instruction: &{rawInstruction:93 BaseInstruction:{OpType:3 Rd:0 ALU:0 Rs:0 RMem:5 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:0} Operand:0 Result:0 RDestAux:0 DestMemAddr:4 BranchTaken:true WriteBack:true}
 Stage=Execute
<nil> TRC pkg/cpu/memory.go:118 > Advancing to next stage with instruction: <nil>
 Stage=Memory
<nil> TRC pkg/cpu/writeback.go:88 > Got with instruction: <nil>
 Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:39 > No current instruction to process, returning early Stage=WriteBack
<nil> TRC pkg/cpu/memory.go:56 > Current instruction is not a load/store type, skipping memory stage execution &{rawInstruction:93 BaseInstruction:{OpType:3 Rd:0 ALU:0 Rs:0 RMem:5 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:0} Operand:0 Result:0 RDestAux:0 DestMemAddr:4 BranchTaken:true WriteBack:true}
 Stage=Memory
<nil> TRC pkg/cpu/execute.go:103 > ALURI operation result: 4294950639 Stage=Execute
<nil> TRC pkg/cpu/decode.go:69 > Decoded instruction: &{rawInstruction:1049 BaseInstruction:{OpType:2 Rd:1 ALU:0 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:2 Imm:0} Operand:0 Result:0 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:false}
 Stage=Decode
<nil> TRC pkg/cpu/decode.go:155 > Decoded filled instruction: &{rawInstruction:1049 BaseInstruction:{OpType:2 Rd:1 ALU:0 Rs:0 RMem:30 CtrlFlag:0 CtrlMode:0 MemMode:2 Imm:0} Operand:0 Result:0 RDestAux:0 DestMemAddr:20 BranchTaken:false WriteBack:false}
 Stage=Decode
<nil> TRC pkg/cpu/fetch.go:56 > Fetched instruction: 0x00000419
 Stage=Fetch
<nil> TRC pkg/cpu/fetch.go:61 > Increasing ProgramCounter to: 12 Stage=Fetch
<nil> TRC pkg/cpu/pipeline.go:67 > canFetch: true

<nil> TRC pkg/cpu/fetch.go:83 > Advancing to next stage with instruction: 0x00000419 Stage=Fetch
<nil> TRC pkg/cpu/decode.go:170 > Advancing to next stage with instruction: &{rawInstruction:1049 BaseInstruction:{OpType:2 Rd:1 ALU:0 Rs:0 RMem:30 CtrlFlag:0 CtrlMode:0 MemMode:2 Imm:0} Operand:0 Result:0 RDestAux:0 DestMemAddr:20 BranchTaken:false WriteBack:false}
 Stage=Decode
<nil> TRC pkg/cpu/execute.go:292 > Advancing to next stage with instruction: &{rawInstruction:3203336721 BaseInstruction:{OpType:0 Rd:1 ALU:5 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:-16657} Operand:4294950639 Result:4294950639 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=Execute
<nil> TRC pkg/cpu/memory.go:118 > Advancing to next stage with instruction: &{rawInstruction:93 BaseInstruction:{OpType:3 Rd:0 ALU:0 Rs:0 RMem:5 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:0} Operand:0 Result:0 RDestAux:0 DestMemAddr:4 BranchTaken:true WriteBack:true}
 Stage=Memory
<nil> TRC pkg/cpu/writeback.go:88 > Got with instruction: &{rawInstruction:93 BaseInstruction:{OpType:3 Rd:0 ALU:0 Rs:0 RMem:5 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:0} Operand:0 Result:0 RDestAux:0 DestMemAddr:4 BranchTaken:true WriteBack:true}
 Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:43 > Processing instruction: &{rawInstruction:93 BaseInstruction:{OpType:3 Rd:0 ALU:0 Rs:0 RMem:5 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:0} Operand:0 Result:0 RDestAux:0 DestMemAddr:4 BranchTaken:true WriteBack:true}
 Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:50 > Control instruction detected Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:59 > Writing to Program Counter directly from control instruction to 4
 Stage=WriteBack
<nil> TRC pkg/cpu/fetch.go:95 > Squashing instruction: <nil>
 Stage=Fetch
<nil> TRC pkg/cpu/decode.go:182 > Squashing instruction: &{rawInstruction:1049 BaseInstruction:{OpType:0 Rd:0 ALU:0 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:0} Operand:0 Result:0 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:false}
 Stage=Decode
<nil> TRC pkg/cpu/execute.go:304 > Squashing instruction: &{rawInstruction:1049 BaseInstruction:{OpType:2 Rd:1 ALU:0 Rs:0 RMem:30 CtrlFlag:0 CtrlMode:0 MemMode:2 Imm:0} Operand:0 Result:0 RDestAux:0 DestMemAddr:20 BranchTaken:false WriteBack:false}
 Stage=Execute
<nil> TRC pkg/cpu/memory.go:130 > Squashing instruction: &{rawInstruction:3203336721 BaseInstruction:{OpType:0 Rd:1 ALU:5 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:-16657} Operand:4294950639 Result:4294950639 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=Memory
<nil> TRC pkg/cpu/writeback.go:95 > Squashing instruction: &{rawInstruction:93 BaseInstruction:{OpType:3 Rd:0 ALU:0 Rs:0 RMem:5 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:0} Operand:0 Result:0 RDestAux:0 DestMemAddr:4 BranchTaken:true WriteBack:true}
 Stage=WriteBack
<nil> TRC pkg/cpu/memory.go:52 > No current instruction to process, returning early Stage=Memory
<nil> TRC pkg/cpu/execute.go:258 > No current instruction to process, returning early Stage=Execute
<nil> TRC pkg/cpu/decode.go:61 > No current instruction to process, returning early Stage=Decode
<nil> TRC pkg/cpu/fetch.go:56 > Fetched instruction: 0x00020041
 Stage=Fetch
<nil> TRC pkg/cpu/fetch.go:61 > Increasing ProgramCounter to: 5 Stage=Fetch
<nil> TRC pkg/cpu/pipeline.go:67 > canFetch: true

<nil> TRC pkg/cpu/fetch.go:83 > Advancing to next stage with instruction: 0x00020041 Stage=Fetch
<nil> TRC pkg/cpu/decode.go:170 > Advancing to next stage with instruction: <nil>
 Stage=Decode
<nil> TRC pkg/cpu/execute.go:292 > Advancing to next stage with instruction: <nil>
 Stage=Execute
<nil> TRC pkg/cpu/memory.go:118 > Advancing to next stage with instruction: <nil>
 Stage=Memory
<nil> TRC pkg/cpu/writeback.go:88 > Got with instruction: <nil>
 Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:39 > No current instruction to process, returning early Stage=WriteBack
<nil> TRC pkg/cpu/memory.go:52 > No current instruction to process, returning early Stage=Memory
<nil> TRC pkg/cpu/execute.go:258 > No current instruction to process, returning early Stage=Execute
<nil> TRC pkg/cpu/decode.go:61 > No current instruction to process, returning early Stage=Decode
<nil> TRC pkg/cpu/fetch.go:51 > Fetch failed: WAIT_NEXT_LEVEL Stage=Fetch
<nil> TRC pkg/cpu/pipeline.go:67 > canFetch: true

<nil> TRC pkg/cpu/fetch.go:78 > No instruction fetched, cannot advance Stage=Fetch
<nil> TRC pkg/cpu/decode.go:162 > previous stage Fetch is stalled Stage=Decode
<nil> TRC pkg/cpu/decode.go:170 > Advancing to next stage with instruction: <nil>
 Stage=Decode
<nil> TRC pkg/cpu/execute.go:292 > Advancing to next stage with instruction: <nil>
 Stage=Execute
<nil> TRC pkg/cpu/memory.go:118 > Advancing to next stage with instruction: <nil>
 Stage=Memory
<nil> TRC pkg/cpu/writeback.go:88 > Got with instruction: <nil>
 Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:39 > No current instruction to process, returning early Stage=WriteBack
<nil> TRC pkg/cpu/memory.go:52 > No current instruction to process, returning early Stage=Memory
<nil> TRC pkg/cpu/execute.go:258 > No current instruction to process, returning early Stage=Execute
<nil> TRC pkg/cpu/decode.go:61 > No current instruction to process, returning early Stage=Decode
<nil> TRC pkg/cpu/fetch.go:51 > Fetch failed: WAIT_NEXT_LEVEL Stage=Fetch
<nil> TRC pkg/cpu/pipeline.go:67 > canFetch: true

<nil> TRC pkg/cpu/fetch.go:78 > No instruction fetched, cannot advance Stage=Fetch
<nil> TRC pkg/cpu/decode.go:162 > previous stage Fetch is stalled Stage=Decode
<nil> TRC pkg/cpu/decode.go:170 > Advancing to next stage with instruction: <nil>
 Stage=Decode
<nil> TRC pkg/cpu/execute.go:292 > Advancing to next stage with instruction: <nil>
 Stage=Execute
<nil> TRC pkg/cpu/memory.go:118 > Advancing to next stage with instruction: <nil>
 Stage=Memory
<nil> TRC pkg/cpu/writeback.go:88 > Got with instruction: <nil>
 Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:39 > No current instruction to process, returning early Stage=WriteBack
<nil> TRC pkg/cpu/memory.go:52 > No current instruction to process, returning early Stage=Memory
<nil> TRC pkg/cpu/execute.go:258 > No current instruction to process, returning early Stage=Execute
<nil> TRC pkg/cpu/decode.go:61 > No current instruction to process, returning early Stage=Decode
<nil> TRC pkg/cpu/fetch.go:51 > Fetch failed: WAIT_NEXT_LEVEL Stage=Fetch
<nil> TRC pkg/cpu/pipeline.go:67 > canFetch: true

<nil> TRC pkg/cpu/fetch.go:78 > No instruction fetched, cannot advance Stage=Fetch
<nil> TRC pkg/cpu/decode.go:162 > previous stage Fetch is stalled Stage=Decode
<nil> TRC pkg/cpu/decode.go:170 > Advancing to next stage with instruction: <nil>
 Stage=Decode
<nil> TRC pkg/cpu/execute.go:292 > Advancing to next stage with instruction: <nil>
 Stage=Execute
<nil> TRC pkg/cpu/memory.go:118 > Advancing to next stage with instruction: <nil>
 Stage=Memory
<nil> TRC pkg/cpu/writeback.go:88 > Got with instruction: <nil>
 Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:39 > No current instruction to process, returning early Stage=WriteBack
<nil> TRC pkg/cpu/memory.go:52 > No current instruction to process, returning early Stage=Memory
<nil> TRC pkg/cpu/execute.go:258 > No current instruction to process, returning early Stage=Execute
<nil> TRC pkg/cpu/decode.go:61 > No current instruction to process, returning early Stage=Decode
<nil> TRC pkg/cpu/fetch.go:51 > Fetch failed: WAIT_NEXT_LEVEL Stage=Fetch
<nil> TRC pkg/cpu/pipeline.go:67 > canFetch: true

<nil> TRC pkg/cpu/fetch.go:78 > No instruction fetched, cannot advance Stage=Fetch
<nil> TRC pkg/cpu/decode.go:162 > previous stage Fetch is stalled Stage=Decode
<nil> TRC pkg/cpu/decode.go:170 > Advancing to next stage with instruction: <nil>
 Stage=Decode
<nil> TRC pkg/cpu/execute.go:292 > Advancing to next stage with instruction: <nil>
 Stage=Execute
<nil> TRC pkg/cpu/memory.go:118 > Advancing to next stage with instruction: <nil>
 Stage=Memory
<nil> TRC pkg/cpu/writeback.go:88 > Got with instruction: <nil>
 Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:39 > No current instruction to process, returning early Stage=WriteBack
<nil> TRC pkg/cpu/memory.go:52 > No current instruction to process, returning early Stage=Memory
<nil> TRC pkg/cpu/execute.go:258 > No current instruction to process, returning early Stage=Execute
<nil> TRC pkg/cpu/decode.go:61 > No current instruction to process, returning early Stage=Decode
<nil> TRC pkg/cpu/fetch.go:51 > Fetch failed: WAIT_NEXT_LEVEL Stage=Fetch
<nil> TRC pkg/cpu/pipeline.go:67 > canFetch: true

<nil> TRC pkg/cpu/fetch.go:78 > No instruction fetched, cannot advance Stage=Fetch
<nil> TRC pkg/cpu/decode.go:162 > previous stage Fetch is stalled Stage=Decode
<nil> TRC pkg/cpu/decode.go:170 > Advancing to next stage with instruction: <nil>
 Stage=Decode
<nil> TRC pkg/cpu/execute.go:292 > Advancing to next stage with instruction: <nil>
 Stage=Execute
<nil> TRC pkg/cpu/memory.go:118 > Advancing to next stage with instruction: <nil>
 Stage=Memory
<nil> TRC pkg/cpu/writeback.go:88 > Got with instruction: <nil>
 Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:39 > No current instruction to process, returning early Stage=WriteBack
<nil> TRC pkg/cpu/memory.go:52 > No current instruction to process, returning early Stage=Memory
<nil> TRC pkg/cpu/execute.go:258 > No current instruction to process, returning early Stage=Execute
<nil> TRC pkg/cpu/decode.go:61 > No current instruction to process, returning early Stage=Decode
<nil> TRC pkg/cpu/fetch.go:56 > Fetched instruction: 0x00041851
 Stage=Fetch
<nil> TRC pkg/cpu/fetch.go:61 > Increasing ProgramCounter to: 1 Stage=Fetch
<nil> TRC pkg/cpu/pipeline.go:67 > canFetch: true

<nil> TRC pkg/cpu/fetch.go:83 > Advancing to next stage with instruction: 0x00041851 Stage=Fetch
<nil> TRC pkg/cpu/decode.go:170 > Advancing to next stage with instruction: <nil>
 Stage=Decode
<nil> TRC pkg/cpu/execute.go:292 > Advancing to next stage with instruction: <nil>
 Stage=Execute
<nil> TRC pkg/cpu/memory.go:118 > Advancing to next stage with instruction: <nil>
 Stage=Memory
<nil> TRC pkg/cpu/writeback.go:88 > Got with instruction: <nil>
 Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:39 > No current instruction to process, returning early Stage=WriteBack
<nil> TRC pkg/cpu/memory.go:52 > No current instruction to process, returning early Stage=Memory
<nil> TRC pkg/cpu/execute.go:258 > No current instruction to process, returning early Stage=Execute
<nil> TRC pkg/cpu/decode.go:69 > Decoded instruction: &{rawInstruction:268369 BaseInstruction:{OpType:0 Rd:5 ALU:12 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:4} Operand:0 Result:0 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:false}
 Stage=Decode
<nil> TRC pkg/cpu/decode.go:155 > Decoded filled instruction: &{rawInstruction:268369 BaseInstruction:{OpType:0 Rd:5 ALU:12 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:4} Operand:4 Result:0 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=Decode
<nil> TRC pkg/cpu/fetch.go:56 > Fetched instruction: 0x00091861
 Stage=Fetch
<nil> TRC pkg/cpu/fetch.go:61 > Increasing ProgramCounter to: 2 Stage=Fetch
<nil> TRC pkg/cpu/pipeline.go:67 > canFetch: true

<nil> TRC pkg/cpu/fetch.go:83 > Advancing to next stage with instruction: 0x00091861 Stage=Fetch
<nil> TRC pkg/cpu/decode.go:170 > Advancing to next stage with instruction: &{rawInstruction:268369 BaseInstruction:{OpType:0 Rd:5 ALU:12 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:4} Operand:4 Result:0 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=Decode
<nil> TRC pkg/cpu/execute.go:292 > Advancing to next stage with instruction: <nil>
 Stage=Execute
<nil> TRC pkg/cpu/memory.go:118 > Advancing to next stage with instruction: <nil>
 Stage=Memory
<nil> TRC pkg/cpu/writeback.go:88 > Got with instruction: <nil>
 Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:39 > No current instruction to process, returning early Stage=WriteBack
<nil> TRC pkg/cpu/memory.go:52 > No current instruction to process, returning early Stage=Memory
<nil> TRC pkg/cpu/execute.go:103 > ALURI operation result: 4 Stage=Execute
<nil> TRC pkg/cpu/decode.go:69 > Decoded instruction: &{rawInstruction:596065 BaseInstruction:{OpType:0 Rd:6 ALU:12 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:9} Operand:0 Result:0 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:false}
 Stage=Decode
<nil> TRC pkg/cpu/decode.go:155 > Decoded filled instruction: &{rawInstruction:596065 BaseInstruction:{OpType:0 Rd:6 ALU:12 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:9} Operand:9 Result:0 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=Decode
<nil> TRC pkg/cpu/fetch.go:56 > Fetched instruction: 0x000a1821
 Stage=Fetch
<nil> TRC pkg/cpu/fetch.go:61 > Increasing ProgramCounter to: 3 Stage=Fetch
<nil> TRC pkg/cpu/pipeline.go:67 > canFetch: true

<nil> TRC pkg/cpu/fetch.go:83 > Advancing to next stage with instruction: 0x000a1821 Stage=Fetch
<nil> TRC pkg/cpu/decode.go:170 > Advancing to next stage with instruction: &{rawInstruction:596065 BaseInstruction:{OpType:0 Rd:6 ALU:12 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:9} Operand:9 Result:0 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=Decode
<nil> TRC pkg/cpu/execute.go:292 > Advancing to next stage with instruction: &{rawInstruction:268369 BaseInstruction:{OpType:0 Rd:5 ALU:12 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:4} Operand:4 Result:4 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=Execute
<nil> TRC pkg/cpu/memory.go:118 > Advancing to next stage with instruction: <nil>
 Stage=Memory
<nil> TRC pkg/cpu/writeback.go:88 > Got with instruction: <nil>
 Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:39 > No current instruction to process, returning early Stage=WriteBack
<nil> TRC pkg/cpu/memory.go:56 > Current instruction is not a load/store type, skipping memory stage execution &{rawInstruction:268369 BaseInstruction:{OpType:0 Rd:5 ALU:12 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:4} Operand:4 Result:4 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=Memory
<nil> TRC pkg/cpu/execute.go:103 > ALURI operation result: 9 Stage=Execute
<nil> TRC pkg/cpu/decode.go:69 > Decoded instruction: &{rawInstruction:661537 BaseInstruction:{OpType:0 Rd:2 ALU:12 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:10} Operand:0 Result:0 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:false}
 Stage=Decode
<nil> TRC pkg/cpu/decode.go:155 > Decoded filled instruction: &{rawInstruction:661537 BaseInstruction:{OpType:0 Rd:2 ALU:12 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:10} Operand:10 Result:0 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=Decode
<nil> TRC pkg/cpu/fetch.go:56 > Fetched instruction: 0x001401e1
 Stage=Fetch
<nil> TRC pkg/cpu/fetch.go:61 > Increasing ProgramCounter to: 4 Stage=Fetch
<nil> TRC pkg/cpu/pipeline.go:67 > canFetch: true

<nil> TRC pkg/cpu/fetch.go:83 > Advancing to next stage with instruction: 0x001401e1 Stage=Fetch
<nil> TRC pkg/cpu/decode.go:170 > Advancing to next stage with instruction: &{rawInstruction:661537 BaseInstruction:{OpType:0 Rd:2 ALU:12 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:10} Operand:10 Result:0 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=Decode
<nil> TRC pkg/cpu/execute.go:292 > Advancing to next stage with instruction: &{rawInstruction:596065 BaseInstruction:{OpType:0 Rd:6 ALU:12 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:9} Operand:9 Result:9 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=Execute
<nil> TRC pkg/cpu/memory.go:118 > Advancing to next stage with instruction: &{rawInstruction:268369 BaseInstruction:{OpType:0 Rd:5 ALU:12 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:4} Operand:4 Result:4 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=Memory
<nil> TRC pkg/cpu/writeback.go:88 > Got with instruction: &{rawInstruction:268369 BaseInstruction:{OpType:0 Rd:5 ALU:12 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:4} Operand:4 Result:4 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:43 > Processing instruction: &{rawInstruction:268369 BaseInstruction:{OpType:0 Rd:5 ALU:12 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:4} Operand:4 Result:4 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:65 > Writing back result: 4 to r5
 Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:67 > Unblocked register r5 for write back
 Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:75 > Written back to rdestaux: 0 0
 Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:79 > Write back completed for instruction: &{rawInstruction:268369 BaseInstruction:{OpType:0 Rd:5 ALU:12 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:4} Operand:4 Result:4 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=WriteBack
<nil> TRC pkg/cpu/memory.go:56 > Current instruction is not a load/store type, skipping memory stage execution &{rawInstruction:596065 BaseInstruction:{OpType:0 Rd:6 ALU:12 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:9} Operand:9 Result:9 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=Memory
<nil> TRC pkg/cpu/execute.go:103 > ALURI operation result: 10 Stage=Execute
<nil> TRC pkg/cpu/decode.go:69 > Decoded instruction: &{rawInstruction:1311201 BaseInstruction:{OpType:0 Rd:30 ALU:0 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:20} Operand:0 Result:0 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:false}
 Stage=Decode
<nil> TRC pkg/cpu/decode.go:155 > Decoded filled instruction: &{rawInstruction:1311201 BaseInstruction:{OpType:0 Rd:30 ALU:0 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:20} Operand:20 Result:0 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=Decode
<nil> TRC pkg/cpu/fetch.go:51 > Fetch failed: WAIT_NEXT_LEVEL Stage=Fetch
<nil> TRC pkg/cpu/pipeline.go:67 > canFetch: true

<nil> TRC pkg/cpu/fetch.go:78 > No instruction fetched, cannot advance Stage=Fetch
<nil> TRC pkg/cpu/decode.go:162 > previous stage Fetch is stalled Stage=Decode
<nil> TRC pkg/cpu/decode.go:170 > Advancing to next stage with instruction: &{rawInstruction:1311201 BaseInstruction:{OpType:0 Rd:30 ALU:0 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:20} Operand:20 Result:0 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=Decode
<nil> TRC pkg/cpu/execute.go:292 > Advancing to next stage with instruction: &{rawInstruction:661537 BaseInstruction:{OpType:0 Rd:2 ALU:12 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:10} Operand:10 Result:10 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=Execute
<nil> TRC pkg/cpu/memory.go:118 > Advancing to next stage with instruction: &{rawInstruction:596065 BaseInstruction:{OpType:0 Rd:6 ALU:12 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:9} Operand:9 Result:9 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=Memory
<nil> TRC pkg/cpu/writeback.go:88 > Got with instruction: &{rawInstruction:596065 BaseInstruction:{OpType:0 Rd:6 ALU:12 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:9} Operand:9 Result:9 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:43 > Processing instruction: &{rawInstruction:596065 BaseInstruction:{OpType:0 Rd:6 ALU:12 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:9} Operand:9 Result:9 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:65 > Writing back result: 9 to r6
 Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:67 > Unblocked register r6 for write back
 Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:75 > Written back to rdestaux: 0 0
 Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:79 > Write back completed for instruction: &{rawInstruction:596065 BaseInstruction:{OpType:0 Rd:6 ALU:12 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:9} Operand:9 Result:9 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=WriteBack
<nil> TRC pkg/cpu/memory.go:56 > Current instruction is not a load/store type, skipping memory stage execution &{rawInstruction:661537 BaseInstruction:{OpType:0 Rd:2 ALU:12 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:10} Operand:10 Result:10 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=Memory
<nil> TRC pkg/cpu/execute.go:103 > ALURI operation result: 20 Stage=Execute
<nil> TRC pkg/cpu/decode.go:61 > No current instruction to process, returning early Stage=Decode
<nil> TRC pkg/cpu/fetch.go:51 > Fetch failed: WAIT_NEXT_LEVEL Stage=Fetch
<nil> TRC pkg/cpu/pipeline.go:67 > canFetch: true

<nil> TRC pkg/cpu/fetch.go:78 > No instruction fetched, cannot advance Stage=Fetch
<nil> TRC pkg/cpu/decode.go:162 > previous stage Fetch is stalled Stage=Decode
<nil> TRC pkg/cpu/decode.go:170 > Advancing to next stage with instruction: <nil>
 Stage=Decode
<nil> TRC pkg/cpu/execute.go:292 > Advancing to next stage with instruction: &{rawInstruction:1311201 BaseInstruction:{OpType:0 Rd:30 ALU:0 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:20} Operand:20 Result:20 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=Execute
<nil> TRC pkg/cpu/memory.go:118 > Advancing to next stage with instruction: &{rawInstruction:661537 BaseInstruction:{OpType:0 Rd:2 ALU:12 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:10} Operand:10 Result:10 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=Memory
<nil> TRC pkg/cpu/writeback.go:88 > Got with instruction: &{rawInstruction:661537 BaseInstruction:{OpType:0 Rd:2 ALU:12 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:10} Operand:10 Result:10 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:43 > Processing instruction: &{rawInstruction:661537 BaseInstruction:{OpType:0 Rd:2 ALU:12 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:10} Operand:10 Result:10 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:65 > Writing back result: 10 to r2
 Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:67 > Unblocked register r2 for write back
 Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:75 > Written back to rdestaux: 0 0
 Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:79 > Write back completed for instruction: &{rawInstruction:661537 BaseInstruction:{OpType:0 Rd:2 ALU:12 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:10} Operand:10 Result:10 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=WriteBack
<nil> TRC pkg/cpu/memory.go:56 > Current instruction is not a load/store type, skipping memory stage execution &{rawInstruction:1311201 BaseInstruction:{OpType:0 Rd:30 ALU:0 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:20} Operand:20 Result:20 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=Memory
<nil> TRC pkg/cpu/execute.go:258 > No current instruction to process, returning early Stage=Execute
<nil> TRC pkg/cpu/decode.go:61 > No current instruction to process, returning early Stage=Decode
<nil> TRC pkg/cpu/fetch.go:51 > Fetch failed: WAIT_NEXT_LEVEL Stage=Fetch
<nil> TRC pkg/cpu/pipeline.go:67 > canFetch: true

<nil> TRC pkg/cpu/fetch.go:78 > No instruction fetched, cannot advance Stage=Fetch
<nil> TRC pkg/cpu/decode.go:162 > previous stage Fetch is stalled Stage=Decode
<nil> TRC pkg/cpu/decode.go:170 > Advancing to next stage with instruction: <nil>
 Stage=Decode
<nil> TRC pkg/cpu/execute.go:292 > Advancing to next stage with instruction: <nil>
 Stage=Execute
<nil> TRC pkg/cpu/memory.go:118 > Advancing to next stage with instruction: &{rawInstruction:1311201 BaseInstruction:{OpType:0 Rd:30 ALU:0 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:20} Operand:20 Result:20 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=Memory
<nil> TRC pkg/cpu/writeback.go:88 > Got with instruction: &{rawInstruction:1311201 BaseInstruction:{OpType:0 Rd:30 ALU:0 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:20} Operand:20 Result:20 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:43 > Processing instruction: &{rawInstruction:1311201 BaseInstruction:{OpType:0 Rd:30 ALU:0 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:20} Operand:20 Result:20 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:65 > Writing back result: 20 to r30
 Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:67 > Unblocked register r30 for write back
 Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:75 > Written back to rdestaux: 0 0
 Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:79 > Write back completed for instruction: &{rawInstruction:1311201 BaseInstruction:{OpType:0 Rd:30 ALU:0 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:20} Operand:20 Result:20 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=WriteBack
<nil> TRC pkg/cpu/memory.go:52 > No current instruction to process, returning early Stage=Memory
<nil> TRC pkg/cpu/execute.go:258 > No current instruction to process, returning early Stage=Execute
<nil> TRC pkg/cpu/decode.go:61 > No current instruction to process, returning early Stage=Decode
<nil> TRC pkg/cpu/fetch.go:56 > Fetched instruction: 0x00020041
 Stage=Fetch
<nil> TRC pkg/cpu/fetch.go:61 > Increasing ProgramCounter to: 5 Stage=Fetch
<nil> TRC pkg/cpu/pipeline.go:67 > canFetch: true

<nil> TRC pkg/cpu/fetch.go:83 > Advancing to next stage with instruction: 0x00020041 Stage=Fetch
<nil> TRC pkg/cpu/decode.go:170 > Advancing to next stage with instruction: <nil>
 Stage=Decode
<nil> TRC pkg/cpu/execute.go:292 > Advancing to next stage with instruction: <nil>
 Stage=Execute
<nil> TRC pkg/cpu/memory.go:118 > Advancing to next stage with instruction: <nil>
 Stage=Memory
<nil> TRC pkg/cpu/writeback.go:88 > Got with instruction: <nil>
 Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:39 > No current instruction to process, returning early Stage=WriteBack
<nil> TRC pkg/cpu/memory.go:52 > No current instruction to process, returning early Stage=Memory
<nil> TRC pkg/cpu/execute.go:258 > No current instruction to process, returning early Stage=Execute
<nil> TRC pkg/cpu/decode.go:69 > Decoded instruction: &{rawInstruction:131137 BaseInstruction:{OpType:0 Rd:4 ALU:0 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:2} Operand:0 Result:0 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:false}
 Stage=Decode
<nil> TRC pkg/cpu/decode.go:155 > Decoded filled instruction: &{rawInstruction:131137 BaseInstruction:{OpType:0 Rd:4 ALU:0 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:2} Operand:2 Result:0 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=Decode
<nil> TRC pkg/cpu/fetch.go:56 > Fetched instruction: 0x00010221
 Stage=Fetch
<nil> TRC pkg/cpu/fetch.go:61 > Increasing ProgramCounter to: 6 Stage=Fetch
<nil> TRC pkg/cpu/pipeline.go:67 > canFetch: true

<nil> TRC pkg/cpu/fetch.go:83 > Advancing to next stage with instruction: 0x00010221 Stage=Fetch
<nil> TRC pkg/cpu/decode.go:170 > Advancing to next stage with instruction: &{rawInstruction:131137 BaseInstruction:{OpType:0 Rd:4 ALU:0 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:2} Operand:2 Result:0 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=Decode
<nil> TRC pkg/cpu/execute.go:292 > Advancing to next stage with instruction: <nil>
 Stage=Execute
<nil> TRC pkg/cpu/memory.go:118 > Advancing to next stage with instruction: <nil>
 Stage=Memory
<nil> TRC pkg/cpu/writeback.go:88 > Got with instruction: <nil>
 Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:39 > No current instruction to process, returning early Stage=WriteBack
<nil> TRC pkg/cpu/memory.go:52 > No current instruction to process, returning early Stage=Memory
<nil> TRC pkg/cpu/execute.go:103 > ALURI operation result: 2 Stage=Execute
<nil> TRC pkg/cpu/decode.go:69 > Decoded instruction: &{rawInstruction:66081 BaseInstruction:{OpType:0 Rd:2 ALU:1 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:1} Operand:0 Result:0 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:false}
 Stage=Decode
<nil> TRC pkg/cpu/decode.go:155 > Decoded filled instruction: &{rawInstruction:66081 BaseInstruction:{OpType:0 Rd:2 ALU:1 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:1} Operand:1 Result:10 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=Decode
<nil> TRC pkg/cpu/fetch.go:56 > Fetched instruction: 0x00001c21
 Stage=Fetch
<nil> TRC pkg/cpu/fetch.go:61 > Increasing ProgramCounter to: 7 Stage=Fetch
<nil> TRC pkg/cpu/pipeline.go:67 > canFetch: true

<nil> TRC pkg/cpu/fetch.go:83 > Advancing to next stage with instruction: 0x00001c21 Stage=Fetch
<nil> TRC pkg/cpu/decode.go:170 > Advancing to next stage with instruction: &{rawInstruction:66081 BaseInstruction:{OpType:0 Rd:2 ALU:1 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:1} Operand:1 Result:10 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=Decode
<nil> TRC pkg/cpu/execute.go:292 > Advancing to next stage with instruction: &{rawInstruction:131137 BaseInstruction:{OpType:0 Rd:4 ALU:0 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:2} Operand:2 Result:2 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=Execute
<nil> TRC pkg/cpu/memory.go:118 > Advancing to next stage with instruction: <nil>
 Stage=Memory
<nil> TRC pkg/cpu/writeback.go:88 > Got with instruction: <nil>
 Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:39 > No current instruction to process, returning early Stage=WriteBack
<nil> TRC pkg/cpu/memory.go:56 > Current instruction is not a load/store type, skipping memory stage execution &{rawInstruction:131137 BaseInstruction:{OpType:0 Rd:4 ALU:0 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:2} Operand:2 Result:2 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=Memory
<nil> TRC pkg/cpu/execute.go:103 > ALURI operation result: 9 Stage=Execute
<nil> TRC pkg/cpu/decode.go:69 > Decoded instruction: &{rawInstruction:7201 BaseInstruction:{OpType:0 Rd:2 ALU:14 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:0} Operand:0 Result:0 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:false}
 Stage=Decode
<nil> TRC pkg/cpu/decode.go:75 > Failed to read register r2 -1 Stage=Decode
<nil> TRC pkg/cpu/fetch.go:56 > Fetched instruction: 0x0000026d
 Stage=Fetch
<nil> TRC pkg/cpu/fetch.go:61 > Increasing ProgramCounter to: 8 Stage=Fetch
<nil> TRC pkg/cpu/pipeline.go:67 > canFetch: true

<nil> TRC pkg/cpu/fetch.go:88 > Next stage cannot advance, stalling Stage=Fetch
<nil> TRC pkg/cpu/decode.go:165 > Decode is busy, cannot advance: 1 Stage=Decode
<nil> TRC pkg/cpu/execute.go:284 > previous stage Decode returned stall
 Stage=Execute
<nil> TRC pkg/cpu/execute.go:292 > Advancing to next stage with instruction: &{rawInstruction:66081 BaseInstruction:{OpType:0 Rd:2 ALU:1 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:1} Operand:1 Result:9 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=Execute
<nil> TRC pkg/cpu/memory.go:118 > Advancing to next stage with instruction: &{rawInstruction:131137 BaseInstruction:{OpType:0 Rd:4 ALU:0 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:2} Operand:2 Result:2 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=Memory
<nil> TRC pkg/cpu/writeback.go:88 > Got with instruction: &{rawInstruction:131137 BaseInstruction:{OpType:0 Rd:4 ALU:0 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:2} Operand:2 Result:2 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:43 > Processing instruction: &{rawInstruction:131137 BaseInstruction:{OpType:0 Rd:4 ALU:0 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:2} Operand:2 Result:2 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:65 > Writing back result: 2 to r4
 Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:67 > Unblocked register r4 for write back
 Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:75 > Written back to rdestaux: 0 0
 Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:79 > Write back completed for instruction: &{rawInstruction:131137 BaseInstruction:{OpType:0 Rd:4 ALU:0 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:2} Operand:2 Result:2 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=WriteBack
<nil> TRC pkg/cpu/memory.go:56 > Current instruction is not a load/store type, skipping memory stage execution &{rawInstruction:66081 BaseInstruction:{OpType:0 Rd:2 ALU:1 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:1} Operand:1 Result:9 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=Memory
<nil> TRC pkg/cpu/execute.go:258 > No current instruction to process, returning early Stage=Execute
<nil> TRC pkg/cpu/decode.go:69 > Decoded instruction: &{rawInstruction:7201 BaseInstruction:{OpType:0 Rd:2 ALU:14 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:0} Operand:0 Result:0 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:false}
 Stage=Decode
<nil> TRC pkg/cpu/decode.go:75 > Failed to read register r2 -1 Stage=Decode
<nil> TRC pkg/cpu/fetch.go:44 > Currently have an instruction &{rawInstruction:621 BaseInstruction:{OpType:0 Rd:0 ALU:0 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:0} Operand:0 Result:0 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:false}, skipping fetch Stage=Fetch
<nil> TRC pkg/cpu/pipeline.go:67 > canFetch: true

<nil> TRC pkg/cpu/fetch.go:88 > Next stage cannot advance, stalling Stage=Fetch
<nil> TRC pkg/cpu/decode.go:165 > Decode is busy, cannot advance: 1 Stage=Decode
<nil> TRC pkg/cpu/execute.go:284 > previous stage Decode returned stall
 Stage=Execute
<nil> TRC pkg/cpu/execute.go:292 > Advancing to next stage with instruction: <nil>
 Stage=Execute
<nil> TRC pkg/cpu/memory.go:118 > Advancing to next stage with instruction: &{rawInstruction:66081 BaseInstruction:{OpType:0 Rd:2 ALU:1 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:1} Operand:1 Result:9 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=Memory
<nil> TRC pkg/cpu/writeback.go:88 > Got with instruction: &{rawInstruction:66081 BaseInstruction:{OpType:0 Rd:2 ALU:1 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:1} Operand:1 Result:9 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:43 > Processing instruction: &{rawInstruction:66081 BaseInstruction:{OpType:0 Rd:2 ALU:1 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:1} Operand:1 Result:9 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:65 > Writing back result: 9 to r2
 Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:67 > Unblocked register r2 for write back
 Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:75 > Written back to rdestaux: 0 0
 Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:79 > Write back completed for instruction: &{rawInstruction:66081 BaseInstruction:{OpType:0 Rd:2 ALU:1 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:1} Operand:1 Result:9 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=WriteBack
<nil> TRC pkg/cpu/memory.go:52 > No current instruction to process, returning early Stage=Memory
<nil> TRC pkg/cpu/execute.go:258 > No current instruction to process, returning early Stage=Execute
<nil> TRC pkg/cpu/decode.go:69 > Decoded instruction: &{rawInstruction:7201 BaseInstruction:{OpType:0 Rd:2 ALU:14 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:0} Operand:0 Result:0 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:false}
 Stage=Decode
<nil> TRC pkg/cpu/decode.go:155 > Decoded filled instruction: &{rawInstruction:7201 BaseInstruction:{OpType:0 Rd:2 ALU:14 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:0} Operand:0 Result:9 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=Decode
<nil> TRC pkg/cpu/fetch.go:44 > Currently have an instruction &{rawInstruction:621 BaseInstruction:{OpType:0 Rd:0 ALU:0 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:0} Operand:0 Result:0 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:false}, skipping fetch Stage=Fetch
<nil> TRC pkg/cpu/pipeline.go:67 > canFetch: true

<nil> TRC pkg/cpu/fetch.go:83 > Advancing to next stage with instruction: 0x0000026d Stage=Fetch
<nil> TRC pkg/cpu/decode.go:170 > Advancing to next stage with instruction: &{rawInstruction:7201 BaseInstruction:{OpType:0 Rd:2 ALU:14 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:0} Operand:0 Result:9 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=Decode
<nil> TRC pkg/cpu/execute.go:292 > Advancing to next stage with instruction: <nil>
 Stage=Execute
<nil> TRC pkg/cpu/memory.go:118 > Advancing to next stage with instruction: <nil>
 Stage=Memory
<nil> TRC pkg/cpu/writeback.go:88 > Got with instruction: <nil>
 Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:39 > No current instruction to process, returning early Stage=WriteBack
<nil> TRC pkg/cpu/memory.go:52 > No current instruction to process, returning early Stage=Memory
<nil> TRC pkg/cpu/execute.go:103 > ALURI operation result: 9 Stage=Execute
<nil> TRC pkg/cpu/decode.go:69 > Decoded instruction: &{rawInstruction:621 BaseInstruction:{OpType:3 Rd:0 ALU:0 Rs:0 RMem:6 CtrlFlag:1 CtrlMode:0 MemMode:0 Imm:0} Operand:0 Result:0 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:false}
 Stage=Decode
<nil> TRC pkg/cpu/decode.go:155 > Decoded filled instruction: &{rawInstruction:621 BaseInstruction:{OpType:3 Rd:0 ALU:0 Rs:0 RMem:6 CtrlFlag:1 CtrlMode:0 MemMode:0 Imm:0} Operand:0 Result:0 RDestAux:0 DestMemAddr:9 BranchTaken:false WriteBack:true}
 Stage=Decode
<nil> TRC pkg/cpu/fetch.go:51 > Fetch failed: WAIT_NEXT_LEVEL Stage=Fetch
<nil> TRC pkg/cpu/pipeline.go:67 > canFetch: true

<nil> TRC pkg/cpu/fetch.go:78 > No instruction fetched, cannot advance Stage=Fetch
<nil> TRC pkg/cpu/decode.go:162 > previous stage Fetch is stalled Stage=Decode
<nil> TRC pkg/cpu/decode.go:170 > Advancing to next stage with instruction: &{rawInstruction:621 BaseInstruction:{OpType:3 Rd:0 ALU:0 Rs:0 RMem:6 CtrlFlag:1 CtrlMode:0 MemMode:0 Imm:0} Operand:0 Result:0 RDestAux:0 DestMemAddr:9 BranchTaken:false WriteBack:true}
 Stage=Decode
<nil> TRC pkg/cpu/execute.go:292 > Advancing to next stage with instruction: &{rawInstruction:7201 BaseInstruction:{OpType:0 Rd:2 ALU:14 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:0} Operand:0 Result:9 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:false}
 Stage=Execute
<nil> TRC pkg/cpu/memory.go:118 > Advancing to next stage with instruction: <nil>
 Stage=Memory
<nil> TRC pkg/cpu/writeback.go:88 > Got with instruction: <nil>
 Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:39 > No current instruction to process, returning early Stage=WriteBack
<nil> TRC pkg/cpu/memory.go:56 > Current instruction is not a load/store type, skipping memory stage execution &{rawInstruction:7201 BaseInstruction:{OpType:0 Rd:2 ALU:14 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:0} Operand:0 Result:9 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:false}
 Stage=Memory
<nil> TRC pkg/cpu/execute.go:168 > calculated memory address: 9 Stage=Execute
<nil> TRC pkg/cpu/decode.go:61 > No current instruction to process, returning early Stage=Decode
<nil> TRC pkg/cpu/fetch.go:51 > Fetch failed: WAIT_NEXT_LEVEL Stage=Fetch
<nil> TRC pkg/cpu/pipeline.go:67 > canFetch: true

<nil> TRC pkg/cpu/fetch.go:78 > No instruction fetched, cannot advance Stage=Fetch
<nil> TRC pkg/cpu/decode.go:162 > previous stage Fetch is stalled Stage=Decode
<nil> TRC pkg/cpu/decode.go:170 > Advancing to next stage with instruction: <nil>
 Stage=Decode
<nil> TRC pkg/cpu/execute.go:292 > Advancing to next stage with instruction: &{rawInstruction:621 BaseInstruction:{OpType:3 Rd:0 ALU:0 Rs:0 RMem:6 CtrlFlag:1 CtrlMode:0 MemMode:0 Imm:0} Operand:0 Result:0 RDestAux:0 DestMemAddr:9 BranchTaken:false WriteBack:true}
 Stage=Execute
<nil> TRC pkg/cpu/memory.go:118 > Advancing to next stage with instruction: &{rawInstruction:7201 BaseInstruction:{OpType:0 Rd:2 ALU:14 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:0} Operand:0 Result:9 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:false}
 Stage=Memory
<nil> TRC pkg/cpu/writeback.go:88 > Got with instruction: &{rawInstruction:7201 BaseInstruction:{OpType:0 Rd:2 ALU:14 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:0} Operand:0 Result:9 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:false}
 Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:43 > Processing instruction: &{rawInstruction:7201 BaseInstruction:{OpType:0 Rd:2 ALU:14 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:0} Operand:0 Result:9 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:false}
 Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:77 > No write-back required for this instruction Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:79 > Write back completed for instruction: &{rawInstruction:7201 BaseInstruction:{OpType:0 Rd:2 ALU:14 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:0} Operand:0 Result:9 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:false}
 Stage=WriteBack
<nil> TRC pkg/cpu/memory.go:56 > Current instruction is not a load/store type, skipping memory stage execution &{rawInstruction:621 BaseInstruction:{OpType:3 Rd:0 ALU:0 Rs:0 RMem:6 CtrlFlag:1 CtrlMode:0 MemMode:0 Imm:0} Operand:0 Result:0 RDestAux:0 DestMemAddr:9 BranchTaken:false WriteBack:true}
 Stage=Memory
<nil> TRC pkg/cpu/execute.go:258 > No current instruction to process, returning early Stage=Execute
<nil> TRC pkg/cpu/decode.go:61 > No current instruction to process, returning early Stage=Decode
<nil> TRC pkg/cpu/fetch.go:51 > Fetch failed: WAIT_NEXT_LEVEL Stage=Fetch
<nil> TRC pkg/cpu/pipeline.go:67 > canFetch: true

<nil> TRC pkg/cpu/fetch.go:78 > No instruction fetched, cannot advance Stage=Fetch
<nil> TRC pkg/cpu/decode.go:162 > previous stage Fetch is stalled Stage=Decode
<nil> TRC pkg/cpu/decode.go:170 > Advancing to next stage with instruction: <nil>
 Stage=Decode
<nil> TRC pkg/cpu/execute.go:292 > Advancing to next stage with instruction: <nil>
 Stage=Execute
<nil> TRC pkg/cpu/memory.go:118 > Advancing to next stage with instruction: &{rawInstruction:621 BaseInstruction:{OpType:3 Rd:0 ALU:0 Rs:0 RMem:6 CtrlFlag:1 CtrlMode:0 MemMode:0 Imm:0} Operand:0 Result:0 RDestAux:0 DestMemAddr:9 BranchTaken:false WriteBack:true}
 Stage=Memory
<nil> TRC pkg/cpu/writeback.go:88 > Got with instruction: &{rawInstruction:621 BaseInstruction:{OpType:3 Rd:0 ALU:0 Rs:0 RMem:6 CtrlFlag:1 CtrlMode:0 MemMode:0 Imm:0} Operand:0 Result:0 RDestAux:0 DestMemAddr:9 BranchTaken:false WriteBack:true}
 Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:43 > Processing instruction: &{rawInstruction:621 BaseInstruction:{OpType:3 Rd:0 ALU:0 Rs:0 RMem:6 CtrlFlag:1 CtrlMode:0 MemMode:0 Imm:0} Operand:0 Result:0 RDestAux:0 DestMemAddr:9 BranchTaken:false WriteBack:true}
 Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:50 > Control instruction detected Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:52 > Branch not taken, no write back to Program Counter required Stage=WriteBack
<nil> TRC pkg/cpu/memory.go:52 > No current instruction to process, returning early Stage=Memory
<nil> TRC pkg/cpu/execute.go:258 > No current instruction to process, returning early Stage=Execute
<nil> TRC pkg/cpu/decode.go:61 > No current instruction to process, returning early Stage=Decode
<nil> TRC pkg/cpu/fetch.go:56 > Fetched instruction: 0x0000005d
 Stage=Fetch
<nil> TRC pkg/cpu/fetch.go:61 > Increasing ProgramCounter to: 9 Stage=Fetch
<nil> TRC pkg/cpu/pipeline.go:67 > canFetch: true

<nil> TRC pkg/cpu/fetch.go:83 > Advancing to next stage with instruction: 0x0000005d Stage=Fetch
<nil> TRC pkg/cpu/decode.go:170 > Advancing to next stage with instruction: <nil>
 Stage=Decode
<nil> TRC pkg/cpu/execute.go:292 > Advancing to next stage with instruction: <nil>
 Stage=Execute
<nil> TRC pkg/cpu/memory.go:118 > Advancing to next stage with instruction: <nil>
 Stage=Memory
<nil> TRC pkg/cpu/writeback.go:88 > Got with instruction: <nil>
 Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:39 > No current instruction to process, returning early Stage=WriteBack
<nil> TRC pkg/cpu/memory.go:52 > No current instruction to process, returning early Stage=Memory
<nil> TRC pkg/cpu/execute.go:258 > No current instruction to process, returning early Stage=Execute
<nil> TRC pkg/cpu/decode.go:69 > Decoded instruction: &{rawInstruction:93 BaseInstruction:{OpType:3 Rd:0 ALU:0 Rs:0 RMem:5 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:0} Operand:0 Result:0 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:false}
 Stage=Decode
<nil> TRC pkg/cpu/decode.go:155 > Decoded filled instruction: &{rawInstruction:93 BaseInstruction:{OpType:3 Rd:0 ALU:0 Rs:0 RMem:5 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:0} Operand:0 Result:0 RDestAux:0 DestMemAddr:4 BranchTaken:false WriteBack:true}
 Stage=Decode
<nil> TRC pkg/cpu/fetch.go:56 > Fetched instruction: 0xbeef0a11
 Stage=Fetch
<nil> TRC pkg/cpu/fetch.go:61 > Increasing ProgramCounter to: 10 Stage=Fetch
<nil> TRC pkg/cpu/pipeline.go:67 > canFetch: true

<nil> TRC pkg/cpu/fetch.go:83 > Advancing to next stage with instruction: 0xbeef0a11 Stage=Fetch
<nil> TRC pkg/cpu/decode.go:170 > Advancing to next stage with instruction: &{rawInstruction:93 BaseInstruction:{OpType:3 Rd:0 ALU:0 Rs:0 RMem:5 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:0} Operand:0 Result:0 RDestAux:0 DestMemAddr:4 BranchTaken:false WriteBack:true}
 Stage=Decode
<nil> TRC pkg/cpu/execute.go:292 > Advancing to next stage with instruction: <nil>
 Stage=Execute
<nil> TRC pkg/cpu/memory.go:118 > Advancing to next stage with instruction: <nil>
 Stage=Memory
<nil> TRC pkg/cpu/writeback.go:88 > Got with instruction: <nil>
 Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:39 > No current instruction to process, returning early Stage=WriteBack
<nil> TRC pkg/cpu/memory.go:52 > No current instruction to process, returning early Stage=Memory
<nil> TRC pkg/cpu/execute.go:168 > calculated memory address: 4 Stage=Execute
<nil> TRC pkg/cpu/decode.go:69 > Decoded instruction: &{rawInstruction:3203336721 BaseInstruction:{OpType:0 Rd:1 ALU:5 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:-16657} Operand:0 Result:0 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:false}
 Stage=Decode
<nil> TRC pkg/cpu/decode.go:155 > Decoded filled instruction: &{rawInstruction:3203336721 BaseInstruction:{OpType:0 Rd:1 ALU:5 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:-16657} Operand:4294950639 Result:0 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=Decode
<nil> TRC pkg/cpu/fetch.go:56 > Fetched instruction: 0x00000419
 Stage=Fetch
<nil> TRC pkg/cpu/fetch.go:61 > Increasing ProgramCounter to: 11 Stage=Fetch
<nil> TRC pkg/cpu/pipeline.go:67 > canFetch: true

<nil> TRC pkg/cpu/fetch.go:83 > Advancing to next stage with instruction: 0x00000419 Stage=Fetch
<nil> TRC pkg/cpu/decode.go:170 > Advancing to next stage with instruction: &{rawInstruction:3203336721 BaseInstruction:{OpType:0 Rd:1 ALU:5 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:-16657} Operand:4294950639 Result:0 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=Decode
<nil> TRC pkg/cpu/execute.go:292 > Advancing to next stage with instruction: &{rawInstruction:93 BaseInstruction:{OpType:3 Rd:0 ALU:0 Rs:0 RMem:5 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:0} Operand:0 Result:0 RDestAux:0 DestMemAddr:4 BranchTaken:true WriteBack:true}
 Stage=Execute
<nil> TRC pkg/cpu/memory.go:118 > Advancing to next stage with instruction: <nil>
 Stage=Memory
<nil> TRC pkg/cpu/writeback.go:88 > Got with instruction: <nil>
 Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:39 > No current instruction to process, returning early Stage=WriteBack
<nil> TRC pkg/cpu/memory.go:56 > Current instruction is not a load/store type, skipping memory stage execution &{rawInstruction:93 BaseInstruction:{OpType:3 Rd:0 ALU:0 Rs:0 RMem:5 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:0} Operand:0 Result:0 RDestAux:0 DestMemAddr:4 BranchTaken:true WriteBack:true}
 Stage=Memory
<nil> TRC pkg/cpu/execute.go:103 > ALURI operation result: 4294950639 Stage=Execute
<nil> TRC pkg/cpu/decode.go:69 > Decoded instruction: &{rawInstruction:1049 BaseInstruction:{OpType:2 Rd:1 ALU:0 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:2 Imm:0} Operand:0 Result:0 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:false}
 Stage=Decode
<nil> TRC pkg/cpu/decode.go:155 > Decoded filled instruction: &{rawInstruction:1049 BaseInstruction:{OpType:2 Rd:1 ALU:0 Rs:0 RMem:30 CtrlFlag:0 CtrlMode:0 MemMode:2 Imm:0} Operand:0 Result:0 RDestAux:0 DestMemAddr:20 BranchTaken:false WriteBack:false}
 Stage=Decode
<nil> TRC pkg/cpu/fetch.go:56 > Fetched instruction: 0x00000419
 Stage=Fetch
<nil> TRC pkg/cpu/fetch.go:61 > Increasing ProgramCounter to: 12 Stage=Fetch
<nil> TRC pkg/cpu/pipeline.go:67 > canFetch: true

<nil> TRC pkg/cpu/fetch.go:83 > Advancing to next stage with instruction: 0x00000419 Stage=Fetch
<nil> TRC pkg/cpu/decode.go:170 > Advancing to next stage with instruction: &{rawInstruction:1049 BaseInstruction:{OpType:2 Rd:1 ALU:0 Rs:0 RMem:30 CtrlFlag:0 CtrlMode:0 MemMode:2 Imm:0} Operand:0 Result:0 RDestAux:0 DestMemAddr:20 BranchTaken:false WriteBack:false}
 Stage=Decode
<nil> TRC pkg/cpu/execute.go:292 > Advancing to next stage with instruction: &{rawInstruction:3203336721 BaseInstruction:{OpType:0 Rd:1 ALU:5 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:-16657} Operand:4294950639 Result:4294950639 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=Execute
<nil> TRC pkg/cpu/memory.go:118 > Advancing to next stage with instruction: &{rawInstruction:93 BaseInstruction:{OpType:3 Rd:0 ALU:0 Rs:0 RMem:5 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:0} Operand:0 Result:0 RDestAux:0 DestMemAddr:4 BranchTaken:true WriteBack:true}
 Stage=Memory
<nil> TRC pkg/cpu/writeback.go:88 > Got with instruction: &{rawInstruction:93 BaseInstruction:{OpType:3 Rd:0 ALU:0 Rs:0 RMem:5 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:0} Operand:0 Result:0 RDestAux:0 DestMemAddr:4 BranchTaken:true WriteBack:true}
 Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:43 > Processing instruction: &{rawInstruction:93 BaseInstruction:{OpType:3 Rd:0 ALU:0 Rs:0 RMem:5 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:0} Operand:0 Result:0 RDestAux:0 DestMemAddr:4 BranchTaken:true WriteBack:true}
 Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:50 > Control instruction detected Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:59 > Writing to Program Counter directly from control instruction to 4
 Stage=WriteBack
<nil> TRC pkg/cpu/fetch.go:95 > Squashing instruction: <nil>
 Stage=Fetch
<nil> TRC pkg/cpu/decode.go:182 > Squashing instruction: &{rawInstruction:1049 BaseInstruction:{OpType:0 Rd:0 ALU:0 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:0} Operand:0 Result:0 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:false}
 Stage=Decode
<nil> TRC pkg/cpu/execute.go:304 > Squashing instruction: &{rawInstruction:1049 BaseInstruction:{OpType:2 Rd:1 ALU:0 Rs:0 RMem:30 CtrlFlag:0 CtrlMode:0 MemMode:2 Imm:0} Operand:0 Result:0 RDestAux:0 DestMemAddr:20 BranchTaken:false WriteBack:false}
 Stage=Execute
<nil> TRC pkg/cpu/memory.go:130 > Squashing instruction: &{rawInstruction:3203336721 BaseInstruction:{OpType:0 Rd:1 ALU:5 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:-16657} Operand:4294950639 Result:4294950639 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=Memory
<nil> TRC pkg/cpu/writeback.go:95 > Squashing instruction: &{rawInstruction:93 BaseInstruction:{OpType:3 Rd:0 ALU:0 Rs:0 RMem:5 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:0} Operand:0 Result:0 RDestAux:0 DestMemAddr:4 BranchTaken:true WriteBack:true}
 Stage=WriteBack
<nil> TRC pkg/cpu/memory.go:52 > No current instruction to process, returning early Stage=Memory
<nil> TRC pkg/cpu/execute.go:258 > No current instruction to process, returning early Stage=Execute
<nil> TRC pkg/cpu/decode.go:61 > No current instruction to process, returning early Stage=Decode
<nil> TRC pkg/cpu/fetch.go:56 > Fetched instruction: 0x00020041
 Stage=Fetch
<nil> TRC pkg/cpu/fetch.go:61 > Increasing ProgramCounter to: 5 Stage=Fetch
<nil> TRC pkg/cpu/pipeline.go:67 > canFetch: true

<nil> TRC pkg/cpu/fetch.go:83 > Advancing to next stage with instruction: 0x00020041 Stage=Fetch
<nil> TRC pkg/cpu/decode.go:170 > Advancing to next stage with instruction: <nil>
 Stage=Decode
<nil> TRC pkg/cpu/execute.go:292 > Advancing to next stage with instruction: <nil>
 Stage=Execute
<nil> TRC pkg/cpu/memory.go:118 > Advancing to next stage with instruction: <nil>
 Stage=Memory
<nil> TRC pkg/cpu/writeback.go:88 > Got with instruction: <nil>
 Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:39 > No current instruction to process, returning early Stage=WriteBack
<nil> TRC pkg/cpu/memory.go:52 > No current instruction to process, returning early Stage=Memory
<nil> TRC pkg/cpu/execute.go:258 > No current instruction to process, returning early Stage=Execute
<nil> TRC pkg/cpu/decode.go:69 > Decoded instruction: &{rawInstruction:131137 BaseInstruction:{OpType:0 Rd:4 ALU:0 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:2} Operand:0 Result:0 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:false}
 Stage=Decode
<nil> TRC pkg/cpu/decode.go:155 > Decoded filled instruction: &{rawInstruction:131137 BaseInstruction:{OpType:0 Rd:4 ALU:0 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:2} Operand:2 Result:2 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=Decode
<nil> TRC pkg/cpu/fetch.go:56 > Fetched instruction: 0x00010221
 Stage=Fetch
<nil> TRC pkg/cpu/fetch.go:61 > Increasing ProgramCounter to: 6 Stage=Fetch
<nil> TRC pkg/cpu/pipeline.go:67 > canFetch: true

<nil> TRC pkg/cpu/fetch.go:83 > Advancing to next stage with instruction: 0x00010221 Stage=Fetch
<nil> TRC pkg/cpu/decode.go:170 > Advancing to next stage with instruction: &{rawInstruction:131137 BaseInstruction:{OpType:0 Rd:4 ALU:0 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:2} Operand:2 Result:2 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=Decode
<nil> TRC pkg/cpu/execute.go:292 > Advancing to next stage with instruction: <nil>
 Stage=Execute
<nil> TRC pkg/cpu/memory.go:118 > Advancing to next stage with instruction: <nil>
 Stage=Memory
<nil> TRC pkg/cpu/writeback.go:88 > Got with instruction: <nil>
 Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:39 > No current instruction to process, returning early Stage=WriteBack
<nil> TRC pkg/cpu/memory.go:52 > No current instruction to process, returning early Stage=Memory
<nil> TRC pkg/cpu/execute.go:103 > ALURI operation result: 4 Stage=Execute
<nil> TRC pkg/cpu/decode.go:69 > Decoded instruction: &{rawInstruction:66081 BaseInstruction:{OpType:0 Rd:2 ALU:1 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:1} Operand:0 Result:0 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:false}
 Stage=Decode
<nil> TRC pkg/cpu/decode.go:155 > Decoded filled instruction: &{rawInstruction:66081 BaseInstruction:{OpType:0 Rd:2 ALU:1 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:1} Operand:1 Result:9 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=Decode
<nil> TRC pkg/cpu/fetch.go:56 > Fetched instruction: 0x00001c21
 Stage=Fetch
<nil> TRC pkg/cpu/fetch.go:61 > Increasing ProgramCounter to: 7 Stage=Fetch
<nil> TRC pkg/cpu/pipeline.go:67 > canFetch: true

<nil> TRC pkg/cpu/fetch.go:83 > Advancing to next stage with instruction: 0x00001c21 Stage=Fetch
<nil> TRC pkg/cpu/decode.go:170 > Advancing to next stage with instruction: &{rawInstruction:66081 BaseInstruction:{OpType:0 Rd:2 ALU:1 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:1} Operand:1 Result:9 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=Decode
<nil> TRC pkg/cpu/execute.go:292 > Advancing to next stage with instruction: &{rawInstruction:131137 BaseInstruction:{OpType:0 Rd:4 ALU:0 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:2} Operand:2 Result:4 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=Execute
<nil> TRC pkg/cpu/memory.go:118 > Advancing to next stage with instruction: <nil>
 Stage=Memory
<nil> TRC pkg/cpu/writeback.go:88 > Got with instruction: <nil>
 Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:39 > No current instruction to process, returning early Stage=WriteBack
<nil> TRC pkg/cpu/memory.go:56 > Current instruction is not a load/store type, skipping memory stage execution &{rawInstruction:131137 BaseInstruction:{OpType:0 Rd:4 ALU:0 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:2} Operand:2 Result:4 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=Memory
<nil> TRC pkg/cpu/execute.go:103 > ALURI operation result: 8 Stage=Execute
<nil> TRC pkg/cpu/decode.go:69 > Decoded instruction: &{rawInstruction:7201 BaseInstruction:{OpType:0 Rd:2 ALU:14 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:0} Operand:0 Result:0 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:false}
 Stage=Decode
<nil> TRC pkg/cpu/decode.go:75 > Failed to read register r2 -1 Stage=Decode
<nil> TRC pkg/cpu/fetch.go:56 > Fetched instruction: 0x0000026d
 Stage=Fetch
<nil> TRC pkg/cpu/fetch.go:61 > Increasing ProgramCounter to: 8 Stage=Fetch
<nil> TRC pkg/cpu/pipeline.go:67 > canFetch: true

<nil> TRC pkg/cpu/fetch.go:88 > Next stage cannot advance, stalling Stage=Fetch
<nil> TRC pkg/cpu/decode.go:165 > Decode is busy, cannot advance: 1 Stage=Decode
<nil> TRC pkg/cpu/execute.go:284 > previous stage Decode returned stall
 Stage=Execute
<nil> TRC pkg/cpu/execute.go:292 > Advancing to next stage with instruction: &{rawInstruction:66081 BaseInstruction:{OpType:0 Rd:2 ALU:1 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:1} Operand:1 Result:8 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=Execute
<nil> TRC pkg/cpu/memory.go:118 > Advancing to next stage with instruction: &{rawInstruction:131137 BaseInstruction:{OpType:0 Rd:4 ALU:0 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:2} Operand:2 Result:4 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=Memory
<nil> TRC pkg/cpu/writeback.go:88 > Got with instruction: &{rawInstruction:131137 BaseInstruction:{OpType:0 Rd:4 ALU:0 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:2} Operand:2 Result:4 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:43 > Processing instruction: &{rawInstruction:131137 BaseInstruction:{OpType:0 Rd:4 ALU:0 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:2} Operand:2 Result:4 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:65 > Writing back result: 4 to r4
 Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:67 > Unblocked register r4 for write back
 Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:75 > Written back to rdestaux: 0 0
 Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:79 > Write back completed for instruction: &{rawInstruction:131137 BaseInstruction:{OpType:0 Rd:4 ALU:0 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:2} Operand:2 Result:4 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=WriteBack
<nil> TRC pkg/cpu/memory.go:56 > Current instruction is not a load/store type, skipping memory stage execution &{rawInstruction:66081 BaseInstruction:{OpType:0 Rd:2 ALU:1 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:1} Operand:1 Result:8 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=Memory
<nil> TRC pkg/cpu/execute.go:258 > No current instruction to process, returning early Stage=Execute
<nil> TRC pkg/cpu/decode.go:69 > Decoded instruction: &{rawInstruction:7201 BaseInstruction:{OpType:0 Rd:2 ALU:14 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:0} Operand:0 Result:0 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:false}
 Stage=Decode
<nil> TRC pkg/cpu/decode.go:75 > Failed to read register r2 -1 Stage=Decode
<nil> TRC pkg/cpu/fetch.go:44 > Currently have an instruction &{rawInstruction:621 BaseInstruction:{OpType:0 Rd:0 ALU:0 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:0} Operand:0 Result:0 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:false}, skipping fetch Stage=Fetch
<nil> TRC pkg/cpu/pipeline.go:67 > canFetch: true

<nil> TRC pkg/cpu/fetch.go:88 > Next stage cannot advance, stalling Stage=Fetch
<nil> TRC pkg/cpu/decode.go:165 > Decode is busy, cannot advance: 1 Stage=Decode
<nil> TRC pkg/cpu/execute.go:284 > previous stage Decode returned stall
 Stage=Execute
<nil> TRC pkg/cpu/execute.go:292 > Advancing to next stage with instruction: <nil>
 Stage=Execute
<nil> TRC pkg/cpu/memory.go:118 > Advancing to next stage with instruction: &{rawInstruction:66081 BaseInstruction:{OpType:0 Rd:2 ALU:1 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:1} Operand:1 Result:8 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=Memory
<nil> TRC pkg/cpu/writeback.go:88 > Got with instruction: &{rawInstruction:66081 BaseInstruction:{OpType:0 Rd:2 ALU:1 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:1} Operand:1 Result:8 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:43 > Processing instruction: &{rawInstruction:66081 BaseInstruction:{OpType:0 Rd:2 ALU:1 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:1} Operand:1 Result:8 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:65 > Writing back result: 8 to r2
 Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:67 > Unblocked register r2 for write back
 Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:75 > Written back to rdestaux: 0 0
 Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:79 > Write back completed for instruction: &{rawInstruction:66081 BaseInstruction:{OpType:0 Rd:2 ALU:1 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:1} Operand:1 Result:8 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=WriteBack
<nil> TRC pkg/cpu/memory.go:52 > No current instruction to process, returning early Stage=Memory
<nil> TRC pkg/cpu/execute.go:258 > No current instruction to process, returning early Stage=Execute
<nil> TRC pkg/cpu/decode.go:69 > Decoded instruction: &{rawInstruction:7201 BaseInstruction:{OpType:0 Rd:2 ALU:14 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:0} Operand:0 Result:0 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:false}
 Stage=Decode
<nil> TRC pkg/cpu/decode.go:155 > Decoded filled instruction: &{rawInstruction:7201 BaseInstruction:{OpType:0 Rd:2 ALU:14 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:0} Operand:0 Result:8 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=Decode
<nil> TRC pkg/cpu/fetch.go:44 > Currently have an instruction &{rawInstruction:621 BaseInstruction:{OpType:0 Rd:0 ALU:0 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:0} Operand:0 Result:0 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:false}, skipping fetch Stage=Fetch
<nil> TRC pkg/cpu/pipeline.go:67 > canFetch: true

<nil> TRC pkg/cpu/fetch.go:83 > Advancing to next stage with instruction: 0x0000026d Stage=Fetch
<nil> TRC pkg/cpu/decode.go:170 > Advancing to next stage with instruction: &{rawInstruction:7201 BaseInstruction:{OpType:0 Rd:2 ALU:14 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:0} Operand:0 Result:8 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=Decode
<nil> TRC pkg/cpu/execute.go:292 > Advancing to next stage with instruction: <nil>
 Stage=Execute
<nil> TRC pkg/cpu/memory.go:118 > Advancing to next stage with instruction: <nil>
 Stage=Memory
<nil> TRC pkg/cpu/writeback.go:88 > Got with instruction: <nil>
 Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:39 > No current instruction to process, returning early Stage=WriteBack
<nil> TRC pkg/cpu/memory.go:52 > No current instruction to process, returning early Stage=Memory
<nil> TRC pkg/cpu/execute.go:103 > ALURI operation result: 8 Stage=Execute
<nil> TRC pkg/cpu/decode.go:69 > Decoded instruction: &{rawInstruction:621 BaseInstruction:{OpType:3 Rd:0 ALU:0 Rs:0 RMem:6 CtrlFlag:1 CtrlMode:0 MemMode:0 Imm:0} Operand:0 Result:0 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:false}
 Stage=Decode
<nil> TRC pkg/cpu/decode.go:155 > Decoded filled instruction: &{rawInstruction:621 BaseInstruction:{OpType:3 Rd:0 ALU:0 Rs:0 RMem:6 CtrlFlag:1 CtrlMode:0 MemMode:0 Imm:0} Operand:0 Result:0 RDestAux:0 DestMemAddr:9 BranchTaken:false WriteBack:true}
 Stage=Decode
<nil> TRC pkg/cpu/fetch.go:56 > Fetched instruction: 0x0000005d
 Stage=Fetch
<nil> TRC pkg/cpu/fetch.go:61 > Increasing ProgramCounter to: 9 Stage=Fetch
<nil> TRC pkg/cpu/pipeline.go:67 > canFetch: true

<nil> TRC pkg/cpu/fetch.go:83 > Advancing to next stage with instruction: 0x0000005d Stage=Fetch
<nil> TRC pkg/cpu/decode.go:170 > Advancing to next stage with instruction: &{rawInstruction:621 BaseInstruction:{OpType:3 Rd:0 ALU:0 Rs:0 RMem:6 CtrlFlag:1 CtrlMode:0 MemMode:0 Imm:0} Operand:0 Result:0 RDestAux:0 DestMemAddr:9 BranchTaken:false WriteBack:true}
 Stage=Decode
<nil> TRC pkg/cpu/execute.go:292 > Advancing to next stage with instruction: &{rawInstruction:7201 BaseInstruction:{OpType:0 Rd:2 ALU:14 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:0} Operand:0 Result:8 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:false}
 Stage=Execute
<nil> TRC pkg/cpu/memory.go:118 > Advancing to next stage with instruction: <nil>
 Stage=Memory
<nil> TRC pkg/cpu/writeback.go:88 > Got with instruction: <nil>
 Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:39 > No current instruction to process, returning early Stage=WriteBack
<nil> TRC pkg/cpu/memory.go:56 > Current instruction is not a load/store type, skipping memory stage execution &{rawInstruction:7201 BaseInstruction:{OpType:0 Rd:2 ALU:14 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:0} Operand:0 Result:8 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:false}
 Stage=Memory
<nil> TRC pkg/cpu/execute.go:168 > calculated memory address: 9 Stage=Execute
<nil> TRC pkg/cpu/decode.go:69 > Decoded instruction: &{rawInstruction:93 BaseInstruction:{OpType:3 Rd:0 ALU:0 Rs:0 RMem:5 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:0} Operand:0 Result:0 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:false}
 Stage=Decode
<nil> TRC pkg/cpu/decode.go:155 > Decoded filled instruction: &{rawInstruction:93 BaseInstruction:{OpType:3 Rd:0 ALU:0 Rs:0 RMem:5 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:0} Operand:0 Result:0 RDestAux:0 DestMemAddr:4 BranchTaken:false WriteBack:true}
 Stage=Decode
<nil> TRC pkg/cpu/fetch.go:56 > Fetched instruction: 0xbeef0a11
 Stage=Fetch
<nil> TRC pkg/cpu/fetch.go:61 > Increasing ProgramCounter to: 10 Stage=Fetch
<nil> TRC pkg/cpu/pipeline.go:67 > canFetch: true

<nil> TRC pkg/cpu/fetch.go:83 > Advancing to next stage with instruction: 0xbeef0a11 Stage=Fetch
<nil> TRC pkg/cpu/decode.go:170 > Advancing to next stage with instruction: &{rawInstruction:93 BaseInstruction:{OpType:3 Rd:0 ALU:0 Rs:0 RMem:5 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:0} Operand:0 Result:0 RDestAux:0 DestMemAddr:4 BranchTaken:false WriteBack:true}
 Stage=Decode
<nil> TRC pkg/cpu/execute.go:292 > Advancing to next stage with instruction: &{rawInstruction:621 BaseInstruction:{OpType:3 Rd:0 ALU:0 Rs:0 RMem:6 CtrlFlag:1 CtrlMode:0 MemMode:0 Imm:0} Operand:0 Result:0 RDestAux:0 DestMemAddr:9 BranchTaken:false WriteBack:true}
 Stage=Execute
<nil> TRC pkg/cpu/memory.go:118 > Advancing to next stage with instruction: &{rawInstruction:7201 BaseInstruction:{OpType:0 Rd:2 ALU:14 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:0} Operand:0 Result:8 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:false}
 Stage=Memory
<nil> TRC pkg/cpu/writeback.go:88 > Got with instruction: &{rawInstruction:7201 BaseInstruction:{OpType:0 Rd:2 ALU:14 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:0} Operand:0 Result:8 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:false}
 Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:43 > Processing instruction: &{rawInstruction:7201 BaseInstruction:{OpType:0 Rd:2 ALU:14 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:0} Operand:0 Result:8 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:false}
 Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:77 > No write-back required for this instruction Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:79 > Write back completed for instruction: &{rawInstruction:7201 BaseInstruction:{OpType:0 Rd:2 ALU:14 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:0} Operand:0 Result:8 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:false}
 Stage=WriteBack
<nil> TRC pkg/cpu/memory.go:56 > Current instruction is not a load/store type, skipping memory stage execution &{rawInstruction:621 BaseInstruction:{OpType:3 Rd:0 ALU:0 Rs:0 RMem:6 CtrlFlag:1 CtrlMode:0 MemMode:0 Imm:0} Operand:0 Result:0 RDestAux:0 DestMemAddr:9 BranchTaken:false WriteBack:true}
 Stage=Memory
<nil> TRC pkg/cpu/execute.go:168 > calculated memory address: 4 Stage=Execute
<nil> TRC pkg/cpu/decode.go:69 > Decoded instruction: &{rawInstruction:3203336721 BaseInstruction:{OpType:0 Rd:1 ALU:5 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:-16657} Operand:0 Result:0 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:false}
 Stage=Decode
<nil> TRC pkg/cpu/decode.go:155 > Decoded filled instruction: &{rawInstruction:3203336721 BaseInstruction:{OpType:0 Rd:1 ALU:5 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:-16657} Operand:4294950639 Result:0 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=Decode
<nil> TRC pkg/cpu/fetch.go:56 > Fetched instruction: 0x00000419
 Stage=Fetch
<nil> TRC pkg/cpu/fetch.go:61 > Increasing ProgramCounter to: 11 Stage=Fetch
<nil> TRC pkg/cpu/pipeline.go:67 > canFetch: true

<nil> TRC pkg/cpu/fetch.go:83 > Advancing to next stage with instruction: 0x00000419 Stage=Fetch
<nil> TRC pkg/cpu/decode.go:170 > Advancing to next stage with instruction: &{rawInstruction:3203336721 BaseInstruction:{OpType:0 Rd:1 ALU:5 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:-16657} Operand:4294950639 Result:0 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=Decode
<nil> TRC pkg/cpu/execute.go:292 > Advancing to next stage with instruction: &{rawInstruction:93 BaseInstruction:{OpType:3 Rd:0 ALU:0 Rs:0 RMem:5 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:0} Operand:0 Result:0 RDestAux:0 DestMemAddr:4 BranchTaken:true WriteBack:true}
 Stage=Execute
<nil> TRC pkg/cpu/memory.go:118 > Advancing to next stage with instruction: &{rawInstruction:621 BaseInstruction:{OpType:3 Rd:0 ALU:0 Rs:0 RMem:6 CtrlFlag:1 CtrlMode:0 MemMode:0 Imm:0} Operand:0 Result:0 RDestAux:0 DestMemAddr:9 BranchTaken:false WriteBack:true}
 Stage=Memory
<nil> TRC pkg/cpu/writeback.go:88 > Got with instruction: &{rawInstruction:621 BaseInstruction:{OpType:3 Rd:0 ALU:0 Rs:0 RMem:6 CtrlFlag:1 CtrlMode:0 MemMode:0 Imm:0} Operand:0 Result:0 RDestAux:0 DestMemAddr:9 BranchTaken:false WriteBack:true}
 Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:43 > Processing instruction: &{rawInstruction:621 BaseInstruction:{OpType:3 Rd:0 ALU:0 Rs:0 RMem:6 CtrlFlag:1 CtrlMode:0 MemMode:0 Imm:0} Operand:0 Result:0 RDestAux:0 DestMemAddr:9 BranchTaken:false WriteBack:true}
 Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:50 > Control instruction detected Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:52 > Branch not taken, no write back to Program Counter required Stage=WriteBack
<nil> TRC pkg/cpu/memory.go:56 > Current instruction is not a load/store type, skipping memory stage execution &{rawInstruction:93 BaseInstruction:{OpType:3 Rd:0 ALU:0 Rs:0 RMem:5 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:0} Operand:0 Result:0 RDestAux:0 DestMemAddr:4 BranchTaken:true WriteBack:true}
 Stage=Memory
<nil> TRC pkg/cpu/execute.go:103 > ALURI operation result: 4294950639 Stage=Execute
<nil> TRC pkg/cpu/decode.go:69 > Decoded instruction: &{rawInstruction:1049 BaseInstruction:{OpType:2 Rd:1 ALU:0 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:2 Imm:0} Operand:0 Result:0 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:false}
 Stage=Decode
<nil> TRC pkg/cpu/decode.go:155 > Decoded filled instruction: &{rawInstruction:1049 BaseInstruction:{OpType:2 Rd:1 ALU:0 Rs:0 RMem:30 CtrlFlag:0 CtrlMode:0 MemMode:2 Imm:0} Operand:0 Result:0 RDestAux:0 DestMemAddr:20 BranchTaken:false WriteBack:false}
 Stage=Decode
<nil> TRC pkg/cpu/fetch.go:56 > Fetched instruction: 0x00000419
 Stage=Fetch
<nil> TRC pkg/cpu/fetch.go:61 > Increasing ProgramCounter to: 12 Stage=Fetch
<nil> TRC pkg/cpu/pipeline.go:67 > canFetch: true

<nil> TRC pkg/cpu/fetch.go:83 > Advancing to next stage with instruction: 0x00000419 Stage=Fetch
<nil> TRC pkg/cpu/decode.go:170 > Advancing to next stage with instruction: &{rawInstruction:1049 BaseInstruction:{OpType:2 Rd:1 ALU:0 Rs:0 RMem:30 CtrlFlag:0 CtrlMode:0 MemMode:2 Imm:0} Operand:0 Result:0 RDestAux:0 DestMemAddr:20 BranchTaken:false WriteBack:false}
 Stage=Decode
<nil> TRC pkg/cpu/execute.go:292 > Advancing to next stage with instruction: &{rawInstruction:3203336721 BaseInstruction:{OpType:0 Rd:1 ALU:5 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:-16657} Operand:4294950639 Result:4294950639 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=Execute
<nil> TRC pkg/cpu/memory.go:118 > Advancing to next stage with instruction: &{rawInstruction:93 BaseInstruction:{OpType:3 Rd:0 ALU:0 Rs:0 RMem:5 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:0} Operand:0 Result:0 RDestAux:0 DestMemAddr:4 BranchTaken:true WriteBack:true}
 Stage=Memory
<nil> TRC pkg/cpu/writeback.go:88 > Got with instruction: &{rawInstruction:93 BaseInstruction:{OpType:3 Rd:0 ALU:0 Rs:0 RMem:5 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:0} Operand:0 Result:0 RDestAux:0 DestMemAddr:4 BranchTaken:true WriteBack:true}
 Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:43 > Processing instruction: &{rawInstruction:93 BaseInstruction:{OpType:3 Rd:0 ALU:0 Rs:0 RMem:5 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:0} Operand:0 Result:0 RDestAux:0 DestMemAddr:4 BranchTaken:true WriteBack:true}
 Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:50 > Control instruction detected Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:59 > Writing to Program Counter directly from control instruction to 4
 Stage=WriteBack
<nil> TRC pkg/cpu/fetch.go:95 > Squashing instruction: <nil>
 Stage=Fetch
<nil> TRC pkg/cpu/decode.go:182 > Squashing instruction: &{rawInstruction:1049 BaseInstruction:{OpType:0 Rd:0 ALU:0 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:0} Operand:0 Result:0 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:false}
 Stage=Decode
<nil> TRC pkg/cpu/execute.go:304 > Squashing instruction: &{rawInstruction:1049 BaseInstruction:{OpType:2 Rd:1 ALU:0 Rs:0 RMem:30 CtrlFlag:0 CtrlMode:0 MemMode:2 Imm:0} Operand:0 Result:0 RDestAux:0 DestMemAddr:20 BranchTaken:false WriteBack:false}
 Stage=Execute
<nil> TRC pkg/cpu/memory.go:130 > Squashing instruction: &{rawInstruction:3203336721 BaseInstruction:{OpType:0 Rd:1 ALU:5 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:-16657} Operand:4294950639 Result:4294950639 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=Memory
<nil> TRC pkg/cpu/writeback.go:95 > Squashing instruction: &{rawInstruction:93 BaseInstruction:{OpType:3 Rd:0 ALU:0 Rs:0 RMem:5 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:0} Operand:0 Result:0 RDestAux:0 DestMemAddr:4 BranchTaken:true WriteBack:true}
 Stage=WriteBack
<nil> TRC pkg/cpu/memory.go:52 > No current instruction to process, returning early Stage=Memory
<nil> TRC pkg/cpu/execute.go:258 > No current instruction to process, returning early Stage=Execute
<nil> TRC pkg/cpu/decode.go:61 > No current instruction to process, returning early Stage=Decode
<nil> TRC pkg/cpu/fetch.go:56 > Fetched instruction: 0x00020041
 Stage=Fetch
<nil> TRC pkg/cpu/fetch.go:61 > Increasing ProgramCounter to: 5 Stage=Fetch
<nil> TRC pkg/cpu/pipeline.go:67 > canFetch: true

<nil> TRC pkg/cpu/fetch.go:83 > Advancing to next stage with instruction: 0x00020041 Stage=Fetch
<nil> TRC pkg/cpu/decode.go:170 > Advancing to next stage with instruction: <nil>
 Stage=Decode
<nil> TRC pkg/cpu/execute.go:292 > Advancing to next stage with instruction: <nil>
 Stage=Execute
<nil> TRC pkg/cpu/memory.go:118 > Advancing to next stage with instruction: <nil>
 Stage=Memory
<nil> TRC pkg/cpu/writeback.go:88 > Got with instruction: <nil>
 Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:39 > No current instruction to process, returning early Stage=WriteBack
<nil> TRC pkg/cpu/memory.go:52 > No current instruction to process, returning early Stage=Memory
<nil> TRC pkg/cpu/execute.go:258 > No current instruction to process, returning early Stage=Execute
<nil> TRC pkg/cpu/decode.go:61 > No current instruction to process, returning early Stage=Decode
<nil> TRC pkg/cpu/fetch.go:51 > Fetch failed: WAIT_NEXT_LEVEL Stage=Fetch
<nil> TRC pkg/cpu/pipeline.go:67 > canFetch: true

<nil> TRC pkg/cpu/fetch.go:78 > No instruction fetched, cannot advance Stage=Fetch
<nil> TRC pkg/cpu/decode.go:162 > previous stage Fetch is stalled Stage=Decode
<nil> TRC pkg/cpu/decode.go:170 > Advancing to next stage with instruction: <nil>
 Stage=Decode
<nil> TRC pkg/cpu/execute.go:292 > Advancing to next stage with instruction: <nil>
 Stage=Execute
<nil> TRC pkg/cpu/memory.go:118 > Advancing to next stage with instruction: <nil>
 Stage=Memory
<nil> TRC pkg/cpu/writeback.go:88 > Got with instruction: <nil>
 Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:39 > No current instruction to process, returning early Stage=WriteBack
<nil> TRC pkg/cpu/memory.go:52 > No current instruction to process, returning early Stage=Memory
<nil> TRC pkg/cpu/execute.go:258 > No current instruction to process, returning early Stage=Execute
<nil> TRC pkg/cpu/decode.go:61 > No current instruction to process, returning early Stage=Decode
<nil> TRC pkg/cpu/fetch.go:51 > Fetch failed: WAIT_NEXT_LEVEL Stage=Fetch
<nil> TRC pkg/cpu/pipeline.go:67 > canFetch: true

<nil> TRC pkg/cpu/fetch.go:78 > No instruction fetched, cannot advance Stage=Fetch
<nil> TRC pkg/cpu/decode.go:162 > previous stage Fetch is stalled Stage=Decode
<nil> TRC pkg/cpu/decode.go:170 > Advancing to next stage with instruction: <nil>
 Stage=Decode
<nil> TRC pkg/cpu/execute.go:292 > Advancing to next stage with instruction: <nil>
 Stage=Execute
<nil> TRC pkg/cpu/memory.go:118 > Advancing to next stage with instruction: <nil>
 Stage=Memory
<nil> TRC pkg/cpu/writeback.go:88 > Got with instruction: <nil>
 Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:39 > No current instruction to process, returning early Stage=WriteBack
<nil> TRC pkg/cpu/memory.go:52 > No current instruction to process, returning early Stage=Memory
<nil> TRC pkg/cpu/execute.go:258 > No current instruction to process, returning early Stage=Execute
<nil> TRC pkg/cpu/decode.go:61 > No current instruction to process, returning early Stage=Decode
<nil> TRC pkg/cpu/fetch.go:51 > Fetch failed: WAIT_NEXT_LEVEL Stage=Fetch
<nil> TRC pkg/cpu/pipeline.go:67 > canFetch: true

<nil> TRC pkg/cpu/fetch.go:78 > No instruction fetched, cannot advance Stage=Fetch
<nil> TRC pkg/cpu/decode.go:162 > previous stage Fetch is stalled Stage=Decode
<nil> TRC pkg/cpu/decode.go:170 > Advancing to next stage with instruction: <nil>
 Stage=Decode
<nil> TRC pkg/cpu/execute.go:292 > Advancing to next stage with instruction: <nil>
 Stage=Execute
<nil> TRC pkg/cpu/memory.go:118 > Advancing to next stage with instruction: <nil>
 Stage=Memory
<nil> TRC pkg/cpu/writeback.go:88 > Got with instruction: <nil>
 Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:39 > No current instruction to process, returning early Stage=WriteBack
<nil> TRC pkg/cpu/memory.go:52 > No current instruction to process, returning early Stage=Memory
<nil> TRC pkg/cpu/execute.go:258 > No current instruction to process, returning early Stage=Execute
<nil> TRC pkg/cpu/decode.go:61 > No current instruction to process, returning early Stage=Decode
<nil> TRC pkg/cpu/fetch.go:56 > Fetched instruction: 0x00041851
 Stage=Fetch
<nil> TRC pkg/cpu/fetch.go:61 > Increasing ProgramCounter to: 1 Stage=Fetch
<nil> TRC pkg/cpu/pipeline.go:67 > canFetch: true

<nil> TRC pkg/cpu/fetch.go:83 > Advancing to next stage with instruction: 0x00041851 Stage=Fetch
<nil> TRC pkg/cpu/decode.go:170 > Advancing to next stage with instruction: <nil>
 Stage=Decode
<nil> TRC pkg/cpu/execute.go:292 > Advancing to next stage with instruction: <nil>
 Stage=Execute
<nil> TRC pkg/cpu/memory.go:118 > Advancing to next stage with instruction: <nil>
 Stage=Memory
<nil> TRC pkg/cpu/writeback.go:88 > Got with instruction: <nil>
 Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:39 > No current instruction to process, returning early Stage=WriteBack
<nil> TRC pkg/cpu/memory.go:52 > No current instruction to process, returning early Stage=Memory
<nil> TRC pkg/cpu/execute.go:258 > No current instruction to process, returning early Stage=Execute
<nil> TRC pkg/cpu/decode.go:69 > Decoded instruction: &{rawInstruction:268369 BaseInstruction:{OpType:0 Rd:5 ALU:12 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:4} Operand:0 Result:0 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:false}
 Stage=Decode
<nil> TRC pkg/cpu/decode.go:155 > Decoded filled instruction: &{rawInstruction:268369 BaseInstruction:{OpType:0 Rd:5 ALU:12 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:4} Operand:4 Result:0 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=Decode
<nil> TRC pkg/cpu/fetch.go:56 > Fetched instruction: 0x00091861
 Stage=Fetch
<nil> TRC pkg/cpu/fetch.go:61 > Increasing ProgramCounter to: 2 Stage=Fetch
<nil> TRC pkg/cpu/pipeline.go:67 > canFetch: true

<nil> TRC pkg/cpu/fetch.go:83 > Advancing to next stage with instruction: 0x00091861 Stage=Fetch
<nil> TRC pkg/cpu/decode.go:170 > Advancing to next stage with instruction: &{rawInstruction:268369 BaseInstruction:{OpType:0 Rd:5 ALU:12 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:4} Operand:4 Result:0 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=Decode
<nil> TRC pkg/cpu/execute.go:292 > Advancing to next stage with instruction: <nil>
 Stage=Execute
<nil> TRC pkg/cpu/memory.go:118 > Advancing to next stage with instruction: <nil>
 Stage=Memory
<nil> TRC pkg/cpu/writeback.go:88 > Got with instruction: <nil>
 Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:39 > No current instruction to process, returning early Stage=WriteBack
<nil> TRC pkg/cpu/memory.go:52 > No current instruction to process, returning early Stage=Memory
<nil> TRC pkg/cpu/execute.go:103 > ALURI operation result: 4 Stage=Execute
<nil> TRC pkg/cpu/decode.go:69 > Decoded instruction: &{rawInstruction:596065 BaseInstruction:{OpType:0 Rd:6 ALU:12 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:9} Operand:0 Result:0 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:false}
 Stage=Decode
<nil> TRC pkg/cpu/decode.go:155 > Decoded filled instruction: &{rawInstruction:596065 BaseInstruction:{OpType:0 Rd:6 ALU:12 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:9} Operand:9 Result:0 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=Decode
<nil> TRC pkg/cpu/fetch.go:56 > Fetched instruction: 0x000a1821
 Stage=Fetch
<nil> TRC pkg/cpu/fetch.go:61 > Increasing ProgramCounter to: 3 Stage=Fetch
<nil> TRC pkg/cpu/pipeline.go:67 > canFetch: true

<nil> TRC pkg/cpu/fetch.go:83 > Advancing to next stage with instruction: 0x000a1821 Stage=Fetch
<nil> TRC pkg/cpu/decode.go:170 > Advancing to next stage with instruction: &{rawInstruction:596065 BaseInstruction:{OpType:0 Rd:6 ALU:12 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:9} Operand:9 Result:0 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=Decode
<nil> TRC pkg/cpu/execute.go:292 > Advancing to next stage with instruction: &{rawInstruction:268369 BaseInstruction:{OpType:0 Rd:5 ALU:12 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:4} Operand:4 Result:4 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=Execute
<nil> TRC pkg/cpu/memory.go:118 > Advancing to next stage with instruction: <nil>
 Stage=Memory
<nil> TRC pkg/cpu/writeback.go:88 > Got with instruction: <nil>
 Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:39 > No current instruction to process, returning early Stage=WriteBack
<nil> TRC pkg/cpu/memory.go:56 > Current instruction is not a load/store type, skipping memory stage execution &{rawInstruction:268369 BaseInstruction:{OpType:0 Rd:5 ALU:12 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:4} Operand:4 Result:4 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=Memory
<nil> TRC pkg/cpu/execute.go:103 > ALURI operation result: 9 Stage=Execute
<nil> TRC pkg/cpu/decode.go:69 > Decoded instruction: &{rawInstruction:661537 BaseInstruction:{OpType:0 Rd:2 ALU:12 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:10} Operand:0 Result:0 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:false}
 Stage=Decode
<nil> TRC pkg/cpu/decode.go:155 > Decoded filled instruction: &{rawInstruction:661537 BaseInstruction:{OpType:0 Rd:2 ALU:12 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:10} Operand:10 Result:0 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=Decode
<nil> TRC pkg/cpu/fetch.go:56 > Fetched instruction: 0x001401e1
 Stage=Fetch
<nil> TRC pkg/cpu/fetch.go:61 > Increasing ProgramCounter to: 4 Stage=Fetch
<nil> TRC pkg/cpu/pipeline.go:67 > canFetch: true

<nil> TRC pkg/cpu/fetch.go:83 > Advancing to next stage with instruction: 0x001401e1 Stage=Fetch
<nil> TRC pkg/cpu/decode.go:170 > Advancing to next stage with instruction: &{rawInstruction:661537 BaseInstruction:{OpType:0 Rd:2 ALU:12 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:10} Operand:10 Result:0 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=Decode
<nil> TRC pkg/cpu/execute.go:292 > Advancing to next stage with instruction: &{rawInstruction:596065 BaseInstruction:{OpType:0 Rd:6 ALU:12 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:9} Operand:9 Result:9 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=Execute
<nil> TRC pkg/cpu/memory.go:118 > Advancing to next stage with instruction: &{rawInstruction:268369 BaseInstruction:{OpType:0 Rd:5 ALU:12 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:4} Operand:4 Result:4 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=Memory
<nil> TRC pkg/cpu/writeback.go:88 > Got with instruction: &{rawInstruction:268369 BaseInstruction:{OpType:0 Rd:5 ALU:12 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:4} Operand:4 Result:4 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:43 > Processing instruction: &{rawInstruction:268369 BaseInstruction:{OpType:0 Rd:5 ALU:12 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:4} Operand:4 Result:4 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:65 > Writing back result: 4 to r5
 Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:67 > Unblocked register r5 for write back
 Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:75 > Written back to rdestaux: 0 0
 Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:79 > Write back completed for instruction: &{rawInstruction:268369 BaseInstruction:{OpType:0 Rd:5 ALU:12 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:4} Operand:4 Result:4 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=WriteBack
<nil> TRC pkg/cpu/memory.go:56 > Current instruction is not a load/store type, skipping memory stage execution &{rawInstruction:596065 BaseInstruction:{OpType:0 Rd:6 ALU:12 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:9} Operand:9 Result:9 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=Memory
<nil> TRC pkg/cpu/execute.go:103 > ALURI operation result: 10 Stage=Execute
<nil> TRC pkg/cpu/decode.go:69 > Decoded instruction: &{rawInstruction:1311201 BaseInstruction:{OpType:0 Rd:30 ALU:0 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:20} Operand:0 Result:0 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:false}
 Stage=Decode
<nil> TRC pkg/cpu/decode.go:155 > Decoded filled instruction: &{rawInstruction:1311201 BaseInstruction:{OpType:0 Rd:30 ALU:0 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:20} Operand:20 Result:0 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=Decode
<nil> TRC pkg/cpu/fetch.go:51 > Fetch failed: WAIT_NEXT_LEVEL Stage=Fetch
<nil> TRC pkg/cpu/pipeline.go:67 > canFetch: true

<nil> TRC pkg/cpu/fetch.go:78 > No instruction fetched, cannot advance Stage=Fetch
<nil> TRC pkg/cpu/decode.go:162 > previous stage Fetch is stalled Stage=Decode
<nil> TRC pkg/cpu/decode.go:170 > Advancing to next stage with instruction: &{rawInstruction:1311201 BaseInstruction:{OpType:0 Rd:30 ALU:0 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:20} Operand:20 Result:0 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=Decode
<nil> TRC pkg/cpu/execute.go:292 > Advancing to next stage with instruction: &{rawInstruction:661537 BaseInstruction:{OpType:0 Rd:2 ALU:12 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:10} Operand:10 Result:10 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=Execute
<nil> TRC pkg/cpu/memory.go:118 > Advancing to next stage with instruction: &{rawInstruction:596065 BaseInstruction:{OpType:0 Rd:6 ALU:12 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:9} Operand:9 Result:9 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=Memory
<nil> TRC pkg/cpu/writeback.go:88 > Got with instruction: &{rawInstruction:596065 BaseInstruction:{OpType:0 Rd:6 ALU:12 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:9} Operand:9 Result:9 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:43 > Processing instruction: &{rawInstruction:596065 BaseInstruction:{OpType:0 Rd:6 ALU:12 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:9} Operand:9 Result:9 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:65 > Writing back result: 9 to r6
 Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:67 > Unblocked register r6 for write back
 Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:75 > Written back to rdestaux: 0 0
 Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:79 > Write back completed for instruction: &{rawInstruction:596065 BaseInstruction:{OpType:0 Rd:6 ALU:12 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:9} Operand:9 Result:9 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=WriteBack
<nil> TRC pkg/cpu/memory.go:56 > Current instruction is not a load/store type, skipping memory stage execution &{rawInstruction:661537 BaseInstruction:{OpType:0 Rd:2 ALU:12 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:10} Operand:10 Result:10 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=Memory
<nil> TRC pkg/cpu/execute.go:103 > ALURI operation result: 20 Stage=Execute
<nil> TRC pkg/cpu/decode.go:61 > No current instruction to process, returning early Stage=Decode
<nil> TRC pkg/cpu/fetch.go:51 > Fetch failed: WAIT_NEXT_LEVEL Stage=Fetch
<nil> TRC pkg/cpu/pipeline.go:67 > canFetch: true

<nil> TRC pkg/cpu/fetch.go:78 > No instruction fetched, cannot advance Stage=Fetch
<nil> TRC pkg/cpu/decode.go:162 > previous stage Fetch is stalled Stage=Decode
<nil> TRC pkg/cpu/decode.go:170 > Advancing to next stage with instruction: <nil>
 Stage=Decode
<nil> TRC pkg/cpu/execute.go:292 > Advancing to next stage with instruction: &{rawInstruction:1311201 BaseInstruction:{OpType:0 Rd:30 ALU:0 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:20} Operand:20 Result:20 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=Execute
<nil> TRC pkg/cpu/memory.go:118 > Advancing to next stage with instruction: &{rawInstruction:661537 BaseInstruction:{OpType:0 Rd:2 ALU:12 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:10} Operand:10 Result:10 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=Memory
<nil> TRC pkg/cpu/writeback.go:88 > Got with instruction: &{rawInstruction:661537 BaseInstruction:{OpType:0 Rd:2 ALU:12 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:10} Operand:10 Result:10 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:43 > Processing instruction: &{rawInstruction:661537 BaseInstruction:{OpType:0 Rd:2 ALU:12 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:10} Operand:10 Result:10 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:65 > Writing back result: 10 to r2
 Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:67 > Unblocked register r2 for write back
 Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:75 > Written back to rdestaux: 0 0
 Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:79 > Write back completed for instruction: &{rawInstruction:661537 BaseInstruction:{OpType:0 Rd:2 ALU:12 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:10} Operand:10 Result:10 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=WriteBack
<nil> TRC pkg/cpu/memory.go:56 > Current instruction is not a load/store type, skipping memory stage execution &{rawInstruction:1311201 BaseInstruction:{OpType:0 Rd:30 ALU:0 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:20} Operand:20 Result:20 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=Memory
<nil> TRC pkg/cpu/execute.go:258 > No current instruction to process, returning early Stage=Execute
<nil> TRC pkg/cpu/decode.go:61 > No current instruction to process, returning early Stage=Decode
<nil> TRC pkg/cpu/fetch.go:51 > Fetch failed: WAIT_NEXT_LEVEL Stage=Fetch
<nil> TRC pkg/cpu/pipeline.go:67 > canFetch: true

<nil> TRC pkg/cpu/fetch.go:78 > No instruction fetched, cannot advance Stage=Fetch
<nil> TRC pkg/cpu/decode.go:162 > previous stage Fetch is stalled Stage=Decode
<nil> TRC pkg/cpu/decode.go:170 > Advancing to next stage with instruction: <nil>
 Stage=Decode
<nil> TRC pkg/cpu/execute.go:292 > Advancing to next stage with instruction: <nil>
 Stage=Execute
<nil> TRC pkg/cpu/memory.go:118 > Advancing to next stage with instruction: &{rawInstruction:1311201 BaseInstruction:{OpType:0 Rd:30 ALU:0 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:20} Operand:20 Result:20 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=Memory
<nil> TRC pkg/cpu/writeback.go:88 > Got with instruction: &{rawInstruction:1311201 BaseInstruction:{OpType:0 Rd:30 ALU:0 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:20} Operand:20 Result:20 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:43 > Processing instruction: &{rawInstruction:1311201 BaseInstruction:{OpType:0 Rd:30 ALU:0 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:20} Operand:20 Result:20 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:65 > Writing back result: 20 to r30
 Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:67 > Unblocked register r30 for write back
 Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:75 > Written back to rdestaux: 0 0
 Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:79 > Write back completed for instruction: &{rawInstruction:1311201 BaseInstruction:{OpType:0 Rd:30 ALU:0 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:20} Operand:20 Result:20 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=WriteBack
<nil> TRC pkg/cpu/memory.go:52 > No current instruction to process, returning early Stage=Memory
<nil> TRC pkg/cpu/execute.go:258 > No current instruction to process, returning early Stage=Execute
<nil> TRC pkg/cpu/decode.go:61 > No current instruction to process, returning early Stage=Decode
<nil> TRC pkg/cpu/fetch.go:56 > Fetched instruction: 0x00020041
 Stage=Fetch
<nil> TRC pkg/cpu/fetch.go:61 > Increasing ProgramCounter to: 5 Stage=Fetch
<nil> TRC pkg/cpu/pipeline.go:67 > canFetch: true

<nil> TRC pkg/cpu/fetch.go:83 > Advancing to next stage with instruction: 0x00020041 Stage=Fetch
<nil> TRC pkg/cpu/decode.go:170 > Advancing to next stage with instruction: <nil>
 Stage=Decode
<nil> TRC pkg/cpu/execute.go:292 > Advancing to next stage with instruction: <nil>
 Stage=Execute
<nil> TRC pkg/cpu/memory.go:118 > Advancing to next stage with instruction: <nil>
 Stage=Memory
<nil> TRC pkg/cpu/writeback.go:88 > Got with instruction: <nil>
 Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:39 > No current instruction to process, returning early Stage=WriteBack
<nil> TRC pkg/cpu/memory.go:52 > No current instruction to process, returning early Stage=Memory
<nil> TRC pkg/cpu/execute.go:258 > No current instruction to process, returning early Stage=Execute
<nil> TRC pkg/cpu/decode.go:69 > Decoded instruction: &{rawInstruction:131137 BaseInstruction:{OpType:0 Rd:4 ALU:0 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:2} Operand:0 Result:0 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:false}
 Stage=Decode
<nil> TRC pkg/cpu/decode.go:155 > Decoded filled instruction: &{rawInstruction:131137 BaseInstruction:{OpType:0 Rd:4 ALU:0 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:2} Operand:2 Result:0 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=Decode
<nil> TRC pkg/cpu/fetch.go:56 > Fetched instruction: 0x00010221
 Stage=Fetch
<nil> TRC pkg/cpu/fetch.go:61 > Increasing ProgramCounter to: 6 Stage=Fetch
<nil> TRC pkg/cpu/pipeline.go:67 > canFetch: true

<nil> TRC pkg/cpu/fetch.go:83 > Advancing to next stage with instruction: 0x00010221 Stage=Fetch
<nil> TRC pkg/cpu/decode.go:170 > Advancing to next stage with instruction: &{rawInstruction:131137 BaseInstruction:{OpType:0 Rd:4 ALU:0 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:2} Operand:2 Result:0 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=Decode
<nil> TRC pkg/cpu/execute.go:292 > Advancing to next stage with instruction: <nil>
 Stage=Execute
<nil> TRC pkg/cpu/memory.go:118 > Advancing to next stage with instruction: <nil>
 Stage=Memory
<nil> TRC pkg/cpu/writeback.go:88 > Got with instruction: <nil>
 Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:39 > No current instruction to process, returning early Stage=WriteBack
<nil> TRC pkg/cpu/memory.go:52 > No current instruction to process, returning early Stage=Memory
<nil> TRC pkg/cpu/execute.go:103 > ALURI operation result: 2 Stage=Execute
<nil> TRC pkg/cpu/decode.go:69 > Decoded instruction: &{rawInstruction:66081 BaseInstruction:{OpType:0 Rd:2 ALU:1 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:1} Operand:0 Result:0 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:false}
 Stage=Decode
<nil> TRC pkg/cpu/decode.go:155 > Decoded filled instruction: &{rawInstruction:66081 BaseInstruction:{OpType:0 Rd:2 ALU:1 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:1} Operand:1 Result:10 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=Decode
<nil> TRC pkg/cpu/fetch.go:56 > Fetched instruction: 0x00001c21
 Stage=Fetch
<nil> TRC pkg/cpu/fetch.go:61 > Increasing ProgramCounter to: 7 Stage=Fetch
<nil> TRC pkg/cpu/pipeline.go:67 > canFetch: true

<nil> TRC pkg/cpu/fetch.go:83 > Advancing to next stage with instruction: 0x00001c21 Stage=Fetch
<nil> TRC pkg/cpu/decode.go:170 > Advancing to next stage with instruction: &{rawInstruction:66081 BaseInstruction:{OpType:0 Rd:2 ALU:1 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:1} Operand:1 Result:10 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=Decode
<nil> TRC pkg/cpu/execute.go:292 > Advancing to next stage with instruction: &{rawInstruction:131137 BaseInstruction:{OpType:0 Rd:4 ALU:0 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:2} Operand:2 Result:2 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=Execute
<nil> TRC pkg/cpu/memory.go:118 > Advancing to next stage with instruction: <nil>
 Stage=Memory
<nil> TRC pkg/cpu/writeback.go:88 > Got with instruction: <nil>
 Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:39 > No current instruction to process, returning early Stage=WriteBack
<nil> TRC pkg/cpu/memory.go:56 > Current instruction is not a load/store type, skipping memory stage execution &{rawInstruction:131137 BaseInstruction:{OpType:0 Rd:4 ALU:0 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:2} Operand:2 Result:2 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=Memory
<nil> TRC pkg/cpu/execute.go:103 > ALURI operation result: 9 Stage=Execute
<nil> TRC pkg/cpu/decode.go:69 > Decoded instruction: &{rawInstruction:7201 BaseInstruction:{OpType:0 Rd:2 ALU:14 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:0} Operand:0 Result:0 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:false}
 Stage=Decode
<nil> TRC pkg/cpu/decode.go:75 > Failed to read register r2 -1 Stage=Decode
<nil> TRC pkg/cpu/fetch.go:56 > Fetched instruction: 0x0000026d
 Stage=Fetch
<nil> TRC pkg/cpu/fetch.go:61 > Increasing ProgramCounter to: 8 Stage=Fetch
<nil> TRC pkg/cpu/pipeline.go:67 > canFetch: true

<nil> TRC pkg/cpu/fetch.go:88 > Next stage cannot advance, stalling Stage=Fetch
<nil> TRC pkg/cpu/decode.go:165 > Decode is busy, cannot advance: 1 Stage=Decode
<nil> TRC pkg/cpu/execute.go:284 > previous stage Decode returned stall
 Stage=Execute
<nil> TRC pkg/cpu/execute.go:292 > Advancing to next stage with instruction: &{rawInstruction:66081 BaseInstruction:{OpType:0 Rd:2 ALU:1 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:1} Operand:1 Result:9 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=Execute
<nil> TRC pkg/cpu/memory.go:118 > Advancing to next stage with instruction: &{rawInstruction:131137 BaseInstruction:{OpType:0 Rd:4 ALU:0 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:2} Operand:2 Result:2 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=Memory
<nil> TRC pkg/cpu/writeback.go:88 > Got with instruction: &{rawInstruction:131137 BaseInstruction:{OpType:0 Rd:4 ALU:0 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:2} Operand:2 Result:2 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:43 > Processing instruction: &{rawInstruction:131137 BaseInstruction:{OpType:0 Rd:4 ALU:0 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:2} Operand:2 Result:2 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:65 > Writing back result: 2 to r4
 Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:67 > Unblocked register r4 for write back
 Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:75 > Written back to rdestaux: 0 0
 Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:79 > Write back completed for instruction: &{rawInstruction:131137 BaseInstruction:{OpType:0 Rd:4 ALU:0 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:2} Operand:2 Result:2 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=WriteBack
<nil> TRC pkg/cpu/memory.go:56 > Current instruction is not a load/store type, skipping memory stage execution &{rawInstruction:66081 BaseInstruction:{OpType:0 Rd:2 ALU:1 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:1} Operand:1 Result:9 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=Memory
<nil> TRC pkg/cpu/execute.go:258 > No current instruction to process, returning early Stage=Execute
<nil> TRC pkg/cpu/decode.go:69 > Decoded instruction: &{rawInstruction:7201 BaseInstruction:{OpType:0 Rd:2 ALU:14 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:0} Operand:0 Result:0 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:false}
 Stage=Decode
<nil> TRC pkg/cpu/decode.go:75 > Failed to read register r2 -1 Stage=Decode
<nil> TRC pkg/cpu/fetch.go:44 > Currently have an instruction &{rawInstruction:621 BaseInstruction:{OpType:0 Rd:0 ALU:0 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:0} Operand:0 Result:0 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:false}, skipping fetch Stage=Fetch
<nil> TRC pkg/cpu/pipeline.go:67 > canFetch: true

<nil> TRC pkg/cpu/fetch.go:88 > Next stage cannot advance, stalling Stage=Fetch
<nil> TRC pkg/cpu/decode.go:165 > Decode is busy, cannot advance: 1 Stage=Decode
<nil> TRC pkg/cpu/execute.go:284 > previous stage Decode returned stall
 Stage=Execute
<nil> TRC pkg/cpu/execute.go:292 > Advancing to next stage with instruction: <nil>
 Stage=Execute
<nil> TRC pkg/cpu/memory.go:118 > Advancing to next stage with instruction: &{rawInstruction:66081 BaseInstruction:{OpType:0 Rd:2 ALU:1 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:1} Operand:1 Result:9 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=Memory
<nil> TRC pkg/cpu/writeback.go:88 > Got with instruction: &{rawInstruction:66081 BaseInstruction:{OpType:0 Rd:2 ALU:1 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:1} Operand:1 Result:9 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:43 > Processing instruction: &{rawInstruction:66081 BaseInstruction:{OpType:0 Rd:2 ALU:1 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:1} Operand:1 Result:9 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:65 > Writing back result: 9 to r2
 Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:67 > Unblocked register r2 for write back
 Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:75 > Written back to rdestaux: 0 0
 Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:79 > Write back completed for instruction: &{rawInstruction:66081 BaseInstruction:{OpType:0 Rd:2 ALU:1 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:1} Operand:1 Result:9 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=WriteBack
<nil> TRC pkg/cpu/memory.go:52 > No current instruction to process, returning early Stage=Memory
<nil> TRC pkg/cpu/execute.go:258 > No current instruction to process, returning early Stage=Execute
<nil> TRC pkg/cpu/decode.go:69 > Decoded instruction: &{rawInstruction:7201 BaseInstruction:{OpType:0 Rd:2 ALU:14 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:0} Operand:0 Result:0 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:false}
 Stage=Decode
<nil> TRC pkg/cpu/decode.go:155 > Decoded filled instruction: &{rawInstruction:7201 BaseInstruction:{OpType:0 Rd:2 ALU:14 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:0} Operand:0 Result:9 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=Decode
<nil> TRC pkg/cpu/fetch.go:44 > Currently have an instruction &{rawInstruction:621 BaseInstruction:{OpType:0 Rd:0 ALU:0 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:0} Operand:0 Result:0 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:false}, skipping fetch Stage=Fetch
<nil> TRC pkg/cpu/pipeline.go:67 > canFetch: true

<nil> TRC pkg/cpu/fetch.go:83 > Advancing to next stage with instruction: 0x0000026d Stage=Fetch
<nil> TRC pkg/cpu/decode.go:170 > Advancing to next stage with instruction: &{rawInstruction:7201 BaseInstruction:{OpType:0 Rd:2 ALU:14 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:0} Operand:0 Result:9 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=Decode
<nil> TRC pkg/cpu/execute.go:292 > Advancing to next stage with instruction: <nil>
 Stage=Execute
<nil> TRC pkg/cpu/memory.go:118 > Advancing to next stage with instruction: <nil>
 Stage=Memory
<nil> TRC pkg/cpu/writeback.go:88 > Got with instruction: <nil>
 Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:39 > No current instruction to process, returning early Stage=WriteBack
<nil> TRC pkg/cpu/memory.go:52 > No current instruction to process, returning early Stage=Memory
<nil> TRC pkg/cpu/execute.go:103 > ALURI operation result: 9 Stage=Execute
<nil> TRC pkg/cpu/decode.go:69 > Decoded instruction: &{rawInstruction:621 BaseInstruction:{OpType:3 Rd:0 ALU:0 Rs:0 RMem:6 CtrlFlag:1 CtrlMode:0 MemMode:0 Imm:0} Operand:0 Result:0 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:false}
 Stage=Decode
<nil> TRC pkg/cpu/decode.go:155 > Decoded filled instruction: &{rawInstruction:621 BaseInstruction:{OpType:3 Rd:0 ALU:0 Rs:0 RMem:6 CtrlFlag:1 CtrlMode:0 MemMode:0 Imm:0} Operand:0 Result:0 RDestAux:0 DestMemAddr:9 BranchTaken:false WriteBack:true}
 Stage=Decode
<nil> TRC pkg/cpu/fetch.go:51 > Fetch failed: WAIT_NEXT_LEVEL Stage=Fetch
<nil> TRC pkg/cpu/pipeline.go:67 > canFetch: true

<nil> TRC pkg/cpu/fetch.go:78 > No instruction fetched, cannot advance Stage=Fetch
<nil> TRC pkg/cpu/decode.go:162 > previous stage Fetch is stalled Stage=Decode
<nil> TRC pkg/cpu/decode.go:170 > Advancing to next stage with instruction: &{rawInstruction:621 BaseInstruction:{OpType:3 Rd:0 ALU:0 Rs:0 RMem:6 CtrlFlag:1 CtrlMode:0 MemMode:0 Imm:0} Operand:0 Result:0 RDestAux:0 DestMemAddr:9 BranchTaken:false WriteBack:true}
 Stage=Decode
<nil> TRC pkg/cpu/execute.go:292 > Advancing to next stage with instruction: &{rawInstruction:7201 BaseInstruction:{OpType:0 Rd:2 ALU:14 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:0} Operand:0 Result:9 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:false}
 Stage=Execute
<nil> TRC pkg/cpu/memory.go:118 > Advancing to next stage with instruction: <nil>
 Stage=Memory
<nil> TRC pkg/cpu/writeback.go:88 > Got with instruction: <nil>
 Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:39 > No current instruction to process, returning early Stage=WriteBack
<nil> TRC pkg/cpu/memory.go:56 > Current instruction is not a load/store type, skipping memory stage execution &{rawInstruction:7201 BaseInstruction:{OpType:0 Rd:2 ALU:14 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:0} Operand:0 Result:9 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:false}
 Stage=Memory
<nil> TRC pkg/cpu/execute.go:168 > calculated memory address: 9 Stage=Execute
<nil> TRC pkg/cpu/decode.go:61 > No current instruction to process, returning early Stage=Decode
<nil> TRC pkg/cpu/fetch.go:51 > Fetch failed: WAIT_NEXT_LEVEL Stage=Fetch
<nil> TRC pkg/cpu/pipeline.go:67 > canFetch: true

<nil> TRC pkg/cpu/fetch.go:78 > No instruction fetched, cannot advance Stage=Fetch
<nil> TRC pkg/cpu/decode.go:162 > previous stage Fetch is stalled Stage=Decode
<nil> TRC pkg/cpu/decode.go:170 > Advancing to next stage with instruction: <nil>
 Stage=Decode
<nil> TRC pkg/cpu/execute.go:292 > Advancing to next stage with instruction: &{rawInstruction:621 BaseInstruction:{OpType:3 Rd:0 ALU:0 Rs:0 RMem:6 CtrlFlag:1 CtrlMode:0 MemMode:0 Imm:0} Operand:0 Result:0 RDestAux:0 DestMemAddr:9 BranchTaken:false WriteBack:true}
 Stage=Execute
<nil> TRC pkg/cpu/memory.go:118 > Advancing to next stage with instruction: &{rawInstruction:7201 BaseInstruction:{OpType:0 Rd:2 ALU:14 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:0} Operand:0 Result:9 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:false}
 Stage=Memory
<nil> TRC pkg/cpu/writeback.go:88 > Got with instruction: &{rawInstruction:7201 BaseInstruction:{OpType:0 Rd:2 ALU:14 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:0} Operand:0 Result:9 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:false}
 Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:43 > Processing instruction: &{rawInstruction:7201 BaseInstruction:{OpType:0 Rd:2 ALU:14 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:0} Operand:0 Result:9 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:false}
 Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:77 > No write-back required for this instruction Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:79 > Write back completed for instruction: &{rawInstruction:7201 BaseInstruction:{OpType:0 Rd:2 ALU:14 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:0} Operand:0 Result:9 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:false}
 Stage=WriteBack
<nil> TRC pkg/cpu/memory.go:56 > Current instruction is not a load/store type, skipping memory stage execution &{rawInstruction:621 BaseInstruction:{OpType:3 Rd:0 ALU:0 Rs:0 RMem:6 CtrlFlag:1 CtrlMode:0 MemMode:0 Imm:0} Operand:0 Result:0 RDestAux:0 DestMemAddr:9 BranchTaken:false WriteBack:true}
 Stage=Memory
<nil> TRC pkg/cpu/execute.go:258 > No current instruction to process, returning early Stage=Execute
<nil> TRC pkg/cpu/decode.go:61 > No current instruction to process, returning early Stage=Decode
<nil> TRC pkg/cpu/fetch.go:51 > Fetch failed: WAIT_NEXT_LEVEL Stage=Fetch
<nil> TRC pkg/cpu/pipeline.go:67 > canFetch: true

<nil> TRC pkg/cpu/fetch.go:78 > No instruction fetched, cannot advance Stage=Fetch
<nil> TRC pkg/cpu/decode.go:162 > previous stage Fetch is stalled Stage=Decode
<nil> TRC pkg/cpu/decode.go:170 > Advancing to next stage with instruction: <nil>
 Stage=Decode
<nil> TRC pkg/cpu/execute.go:292 > Advancing to next stage with instruction: <nil>
 Stage=Execute
<nil> TRC pkg/cpu/memory.go:118 > Advancing to next stage with instruction: &{rawInstruction:621 BaseInstruction:{OpType:3 Rd:0 ALU:0 Rs:0 RMem:6 CtrlFlag:1 CtrlMode:0 MemMode:0 Imm:0} Operand:0 Result:0 RDestAux:0 DestMemAddr:9 BranchTaken:false WriteBack:true}
 Stage=Memory
<nil> TRC pkg/cpu/writeback.go:88 > Got with instruction: &{rawInstruction:621 BaseInstruction:{OpType:3 Rd:0 ALU:0 Rs:0 RMem:6 CtrlFlag:1 CtrlMode:0 MemMode:0 Imm:0} Operand:0 Result:0 RDestAux:0 DestMemAddr:9 BranchTaken:false WriteBack:true}
 Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:43 > Processing instruction: &{rawInstruction:621 BaseInstruction:{OpType:3 Rd:0 ALU:0 Rs:0 RMem:6 CtrlFlag:1 CtrlMode:0 MemMode:0 Imm:0} Operand:0 Result:0 RDestAux:0 DestMemAddr:9 BranchTaken:false WriteBack:true}
 Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:50 > Control instruction detected Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:52 > Branch not taken, no write back to Program Counter required Stage=WriteBack
<nil> TRC pkg/cpu/memory.go:52 > No current instruction to process, returning early Stage=Memory
<nil> TRC pkg/cpu/execute.go:258 > No current instruction to process, returning early Stage=Execute
<nil> TRC pkg/cpu/decode.go:61 > No current instruction to process, returning early Stage=Decode
<nil> TRC pkg/cpu/fetch.go:56 > Fetched instruction: 0x0000005d
 Stage=Fetch
<nil> TRC pkg/cpu/fetch.go:61 > Increasing ProgramCounter to: 9 Stage=Fetch
<nil> TRC pkg/cpu/pipeline.go:67 > canFetch: true

<nil> TRC pkg/cpu/fetch.go:83 > Advancing to next stage with instruction: 0x0000005d Stage=Fetch
<nil> TRC pkg/cpu/decode.go:170 > Advancing to next stage with instruction: <nil>
 Stage=Decode
<nil> TRC pkg/cpu/execute.go:292 > Advancing to next stage with instruction: <nil>
 Stage=Execute
<nil> TRC pkg/cpu/memory.go:118 > Advancing to next stage with instruction: <nil>
 Stage=Memory
<nil> TRC pkg/cpu/writeback.go:88 > Got with instruction: <nil>
 Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:39 > No current instruction to process, returning early Stage=WriteBack
<nil> TRC pkg/cpu/memory.go:52 > No current instruction to process, returning early Stage=Memory
<nil> TRC pkg/cpu/execute.go:258 > No current instruction to process, returning early Stage=Execute
<nil> TRC pkg/cpu/decode.go:69 > Decoded instruction: &{rawInstruction:93 BaseInstruction:{OpType:3 Rd:0 ALU:0 Rs:0 RMem:5 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:0} Operand:0 Result:0 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:false}
 Stage=Decode
<nil> TRC pkg/cpu/decode.go:155 > Decoded filled instruction: &{rawInstruction:93 BaseInstruction:{OpType:3 Rd:0 ALU:0 Rs:0 RMem:5 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:0} Operand:0 Result:0 RDestAux:0 DestMemAddr:4 BranchTaken:false WriteBack:true}
 Stage=Decode
<nil> TRC pkg/cpu/fetch.go:56 > Fetched instruction: 0xbeef0a11
 Stage=Fetch
<nil> TRC pkg/cpu/fetch.go:61 > Increasing ProgramCounter to: 10 Stage=Fetch
<nil> TRC pkg/cpu/pipeline.go:67 > canFetch: true

<nil> TRC pkg/cpu/fetch.go:83 > Advancing to next stage with instruction: 0xbeef0a11 Stage=Fetch
<nil> TRC pkg/cpu/decode.go:170 > Advancing to next stage with instruction: &{rawInstruction:93 BaseInstruction:{OpType:3 Rd:0 ALU:0 Rs:0 RMem:5 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:0} Operand:0 Result:0 RDestAux:0 DestMemAddr:4 BranchTaken:false WriteBack:true}
 Stage=Decode
<nil> TRC pkg/cpu/execute.go:292 > Advancing to next stage with instruction: <nil>
 Stage=Execute
<nil> TRC pkg/cpu/memory.go:118 > Advancing to next stage with instruction: <nil>
 Stage=Memory
<nil> TRC pkg/cpu/writeback.go:88 > Got with instruction: <nil>
 Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:39 > No current instruction to process, returning early Stage=WriteBack
<nil> TRC pkg/cpu/memory.go:52 > No current instruction to process, returning early Stage=Memory
<nil> TRC pkg/cpu/execute.go:168 > calculated memory address: 4 Stage=Execute
<nil> TRC pkg/cpu/decode.go:69 > Decoded instruction: &{rawInstruction:3203336721 BaseInstruction:{OpType:0 Rd:1 ALU:5 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:-16657} Operand:0 Result:0 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:false}
 Stage=Decode
<nil> TRC pkg/cpu/decode.go:155 > Decoded filled instruction: &{rawInstruction:3203336721 BaseInstruction:{OpType:0 Rd:1 ALU:5 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:-16657} Operand:4294950639 Result:0 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=Decode
<nil> TRC pkg/cpu/fetch.go:56 > Fetched instruction: 0x00000419
 Stage=Fetch
<nil> TRC pkg/cpu/fetch.go:61 > Increasing ProgramCounter to: 11 Stage=Fetch
<nil> TRC pkg/cpu/pipeline.go:67 > canFetch: true

<nil> TRC pkg/cpu/fetch.go:83 > Advancing to next stage with instruction: 0x00000419 Stage=Fetch
<nil> TRC pkg/cpu/decode.go:170 > Advancing to next stage with instruction: &{rawInstruction:3203336721 BaseInstruction:{OpType:0 Rd:1 ALU:5 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:-16657} Operand:4294950639 Result:0 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=Decode
<nil> TRC pkg/cpu/execute.go:292 > Advancing to next stage with instruction: &{rawInstruction:93 BaseInstruction:{OpType:3 Rd:0 ALU:0 Rs:0 RMem:5 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:0} Operand:0 Result:0 RDestAux:0 DestMemAddr:4 BranchTaken:true WriteBack:true}
 Stage=Execute
<nil> TRC pkg/cpu/memory.go:118 > Advancing to next stage with instruction: <nil>
 Stage=Memory
<nil> TRC pkg/cpu/writeback.go:88 > Got with instruction: <nil>
 Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:39 > No current instruction to process, returning early Stage=WriteBack
<nil> TRC pkg/cpu/memory.go:56 > Current instruction is not a load/store type, skipping memory stage execution &{rawInstruction:93 BaseInstruction:{OpType:3 Rd:0 ALU:0 Rs:0 RMem:5 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:0} Operand:0 Result:0 RDestAux:0 DestMemAddr:4 BranchTaken:true WriteBack:true}
 Stage=Memory
<nil> TRC pkg/cpu/execute.go:103 > ALURI operation result: 4294950639 Stage=Execute
<nil> TRC pkg/cpu/decode.go:69 > Decoded instruction: &{rawInstruction:1049 BaseInstruction:{OpType:2 Rd:1 ALU:0 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:2 Imm:0} Operand:0 Result:0 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:false}
 Stage=Decode
<nil> TRC pkg/cpu/decode.go:155 > Decoded filled instruction: &{rawInstruction:1049 BaseInstruction:{OpType:2 Rd:1 ALU:0 Rs:0 RMem:30 CtrlFlag:0 CtrlMode:0 MemMode:2 Imm:0} Operand:0 Result:0 RDestAux:0 DestMemAddr:20 BranchTaken:false WriteBack:false}
 Stage=Decode
<nil> TRC pkg/cpu/fetch.go:56 > Fetched instruction: 0x00000419
 Stage=Fetch
<nil> TRC pkg/cpu/fetch.go:61 > Increasing ProgramCounter to: 12 Stage=Fetch
<nil> TRC pkg/cpu/pipeline.go:67 > canFetch: true

<nil> TRC pkg/cpu/fetch.go:83 > Advancing to next stage with instruction: 0x00000419 Stage=Fetch
<nil> TRC pkg/cpu/decode.go:170 > Advancing to next stage with instruction: &{rawInstruction:1049 BaseInstruction:{OpType:2 Rd:1 ALU:0 Rs:0 RMem:30 CtrlFlag:0 CtrlMode:0 MemMode:2 Imm:0} Operand:0 Result:0 RDestAux:0 DestMemAddr:20 BranchTaken:false WriteBack:false}
 Stage=Decode
<nil> TRC pkg/cpu/execute.go:292 > Advancing to next stage with instruction: &{rawInstruction:3203336721 BaseInstruction:{OpType:0 Rd:1 ALU:5 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:-16657} Operand:4294950639 Result:4294950639 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=Execute
<nil> TRC pkg/cpu/memory.go:118 > Advancing to next stage with instruction: &{rawInstruction:93 BaseInstruction:{OpType:3 Rd:0 ALU:0 Rs:0 RMem:5 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:0} Operand:0 Result:0 RDestAux:0 DestMemAddr:4 BranchTaken:true WriteBack:true}
 Stage=Memory
<nil> TRC pkg/cpu/writeback.go:88 > Got with instruction: &{rawInstruction:93 BaseInstruction:{OpType:3 Rd:0 ALU:0 Rs:0 RMem:5 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:0} Operand:0 Result:0 RDestAux:0 DestMemAddr:4 BranchTaken:true WriteBack:true}
 Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:43 > Processing instruction: &{rawInstruction:93 BaseInstruction:{OpType:3 Rd:0 ALU:0 Rs:0 RMem:5 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:0} Operand:0 Result:0 RDestAux:0 DestMemAddr:4 BranchTaken:true WriteBack:true}
 Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:50 > Control instruction detected Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:59 > Writing to Program Counter directly from control instruction to 4
 Stage=WriteBack
<nil> TRC pkg/cpu/fetch.go:95 > Squashing instruction: <nil>
 Stage=Fetch
<nil> TRC pkg/cpu/decode.go:182 > Squashing instruction: &{rawInstruction:1049 BaseInstruction:{OpType:0 Rd:0 ALU:0 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:0} Operand:0 Result:0 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:false}
 Stage=Decode
<nil> TRC pkg/cpu/execute.go:304 > Squashing instruction: &{rawInstruction:1049 BaseInstruction:{OpType:2 Rd:1 ALU:0 Rs:0 RMem:30 CtrlFlag:0 CtrlMode:0 MemMode:2 Imm:0} Operand:0 Result:0 RDestAux:0 DestMemAddr:20 BranchTaken:false WriteBack:false}
 Stage=Execute
<nil> TRC pkg/cpu/memory.go:130 > Squashing instruction: &{rawInstruction:3203336721 BaseInstruction:{OpType:0 Rd:1 ALU:5 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:-16657} Operand:4294950639 Result:4294950639 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=Memory
<nil> TRC pkg/cpu/writeback.go:95 > Squashing instruction: &{rawInstruction:93 BaseInstruction:{OpType:3 Rd:0 ALU:0 Rs:0 RMem:5 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:0} Operand:0 Result:0 RDestAux:0 DestMemAddr:4 BranchTaken:true WriteBack:true}
 Stage=WriteBack
<nil> TRC pkg/cpu/memory.go:52 > No current instruction to process, returning early Stage=Memory
<nil> TRC pkg/cpu/execute.go:258 > No current instruction to process, returning early Stage=Execute
<nil> TRC pkg/cpu/decode.go:61 > No current instruction to process, returning early Stage=Decode
<nil> TRC pkg/cpu/fetch.go:56 > Fetched instruction: 0x00020041
 Stage=Fetch
<nil> TRC pkg/cpu/fetch.go:61 > Increasing ProgramCounter to: 5 Stage=Fetch
<nil> TRC pkg/cpu/pipeline.go:67 > canFetch: true

<nil> TRC pkg/cpu/fetch.go:83 > Advancing to next stage with instruction: 0x00020041 Stage=Fetch
<nil> TRC pkg/cpu/decode.go:170 > Advancing to next stage with instruction: <nil>
 Stage=Decode
<nil> TRC pkg/cpu/execute.go:292 > Advancing to next stage with instruction: <nil>
 Stage=Execute
<nil> TRC pkg/cpu/memory.go:118 > Advancing to next stage with instruction: <nil>
 Stage=Memory
<nil> TRC pkg/cpu/writeback.go:88 > Got with instruction: <nil>
 Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:39 > No current instruction to process, returning early Stage=WriteBack
<nil> TRC pkg/cpu/memory.go:52 > No current instruction to process, returning early Stage=Memory
<nil> TRC pkg/cpu/execute.go:258 > No current instruction to process, returning early Stage=Execute
<nil> TRC pkg/cpu/decode.go:69 > Decoded instruction: &{rawInstruction:131137 BaseInstruction:{OpType:0 Rd:4 ALU:0 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:2} Operand:0 Result:0 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:false}
 Stage=Decode
<nil> TRC pkg/cpu/decode.go:155 > Decoded filled instruction: &{rawInstruction:131137 BaseInstruction:{OpType:0 Rd:4 ALU:0 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:2} Operand:2 Result:2 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=Decode
<nil> TRC pkg/cpu/fetch.go:56 > Fetched instruction: 0x00010221
 Stage=Fetch
<nil> TRC pkg/cpu/fetch.go:61 > Increasing ProgramCounter to: 6 Stage=Fetch
<nil> TRC pkg/cpu/pipeline.go:67 > canFetch: true

<nil> TRC pkg/cpu/fetch.go:83 > Advancing to next stage with instruction: 0x00010221 Stage=Fetch
<nil> TRC pkg/cpu/decode.go:170 > Advancing to next stage with instruction: &{rawInstruction:131137 BaseInstruction:{OpType:0 Rd:4 ALU:0 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:2} Operand:2 Result:2 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=Decode
<nil> TRC pkg/cpu/execute.go:292 > Advancing to next stage with instruction: <nil>
 Stage=Execute
<nil> TRC pkg/cpu/memory.go:118 > Advancing to next stage with instruction: <nil>
 Stage=Memory
<nil> TRC pkg/cpu/writeback.go:88 > Got with instruction: <nil>
 Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:39 > No current instruction to process, returning early Stage=WriteBack
<nil> TRC pkg/cpu/memory.go:52 > No current instruction to process, returning early Stage=Memory
<nil> TRC pkg/cpu/execute.go:103 > ALURI operation result: 4 Stage=Execute
<nil> TRC pkg/cpu/decode.go:69 > Decoded instruction: &{rawInstruction:66081 BaseInstruction:{OpType:0 Rd:2 ALU:1 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:1} Operand:0 Result:0 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:false}
 Stage=Decode
<nil> TRC pkg/cpu/decode.go:155 > Decoded filled instruction: &{rawInstruction:66081 BaseInstruction:{OpType:0 Rd:2 ALU:1 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:1} Operand:1 Result:9 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=Decode
<nil> TRC pkg/cpu/fetch.go:56 > Fetched instruction: 0x00001c21
 Stage=Fetch
<nil> TRC pkg/cpu/fetch.go:61 > Increasing ProgramCounter to: 7 Stage=Fetch
<nil> TRC pkg/cpu/pipeline.go:67 > canFetch: true

<nil> TRC pkg/cpu/fetch.go:83 > Advancing to next stage with instruction: 0x00001c21 Stage=Fetch
<nil> TRC pkg/cpu/decode.go:170 > Advancing to next stage with instruction: &{rawInstruction:66081 BaseInstruction:{OpType:0 Rd:2 ALU:1 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:1} Operand:1 Result:9 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=Decode
<nil> TRC pkg/cpu/execute.go:292 > Advancing to next stage with instruction: &{rawInstruction:131137 BaseInstruction:{OpType:0 Rd:4 ALU:0 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:2} Operand:2 Result:4 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=Execute
<nil> TRC pkg/cpu/memory.go:118 > Advancing to next stage with instruction: <nil>
 Stage=Memory
<nil> TRC pkg/cpu/writeback.go:88 > Got with instruction: <nil>
 Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:39 > No current instruction to process, returning early Stage=WriteBack
<nil> TRC pkg/cpu/memory.go:56 > Current instruction is not a load/store type, skipping memory stage execution &{rawInstruction:131137 BaseInstruction:{OpType:0 Rd:4 ALU:0 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:2} Operand:2 Result:4 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=Memory
<nil> TRC pkg/cpu/execute.go:103 > ALURI operation result: 8 Stage=Execute
<nil> TRC pkg/cpu/decode.go:69 > Decoded instruction: &{rawInstruction:7201 BaseInstruction:{OpType:0 Rd:2 ALU:14 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:0} Operand:0 Result:0 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:false}
 Stage=Decode
<nil> TRC pkg/cpu/decode.go:75 > Failed to read register r2 -1 Stage=Decode
<nil> TRC pkg/cpu/fetch.go:56 > Fetched instruction: 0x0000026d
 Stage=Fetch
<nil> TRC pkg/cpu/fetch.go:61 > Increasing ProgramCounter to: 8 Stage=Fetch
<nil> TRC pkg/cpu/pipeline.go:67 > canFetch: true

<nil> TRC pkg/cpu/fetch.go:88 > Next stage cannot advance, stalling Stage=Fetch
<nil> TRC pkg/cpu/decode.go:165 > Decode is busy, cannot advance: 1 Stage=Decode
<nil> TRC pkg/cpu/execute.go:284 > previous stage Decode returned stall
 Stage=Execute
<nil> TRC pkg/cpu/execute.go:292 > Advancing to next stage with instruction: &{rawInstruction:66081 BaseInstruction:{OpType:0 Rd:2 ALU:1 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:1} Operand:1 Result:8 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=Execute
<nil> TRC pkg/cpu/memory.go:118 > Advancing to next stage with instruction: &{rawInstruction:131137 BaseInstruction:{OpType:0 Rd:4 ALU:0 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:2} Operand:2 Result:4 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=Memory
<nil> TRC pkg/cpu/writeback.go:88 > Got with instruction: &{rawInstruction:131137 BaseInstruction:{OpType:0 Rd:4 ALU:0 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:2} Operand:2 Result:4 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:43 > Processing instruction: &{rawInstruction:131137 BaseInstruction:{OpType:0 Rd:4 ALU:0 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:2} Operand:2 Result:4 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:65 > Writing back result: 4 to r4
 Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:67 > Unblocked register r4 for write back
 Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:75 > Written back to rdestaux: 0 0
 Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:79 > Write back completed for instruction: &{rawInstruction:131137 BaseInstruction:{OpType:0 Rd:4 ALU:0 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:2} Operand:2 Result:4 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=WriteBack
<nil> TRC pkg/cpu/memory.go:56 > Current instruction is not a load/store type, skipping memory stage execution &{rawInstruction:66081 BaseInstruction:{OpType:0 Rd:2 ALU:1 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:1} Operand:1 Result:8 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=Memory
<nil> TRC pkg/cpu/execute.go:258 > No current instruction to process, returning early Stage=Execute
<nil> TRC pkg/cpu/decode.go:69 > Decoded instruction: &{rawInstruction:7201 BaseInstruction:{OpType:0 Rd:2 ALU:14 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:0} Operand:0 Result:0 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:false}
 Stage=Decode
<nil> TRC pkg/cpu/decode.go:75 > Failed to read register r2 -1 Stage=Decode
<nil> TRC pkg/cpu/fetch.go:44 > Currently have an instruction &{rawInstruction:621 BaseInstruction:{OpType:0 Rd:0 ALU:0 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:0} Operand:0 Result:0 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:false}, skipping fetch Stage=Fetch
<nil> TRC pkg/cpu/pipeline.go:67 > canFetch: true

<nil> TRC pkg/cpu/fetch.go:88 > Next stage cannot advance, stalling Stage=Fetch
<nil> TRC pkg/cpu/decode.go:165 > Decode is busy, cannot advance: 1 Stage=Decode
<nil> TRC pkg/cpu/execute.go:284 > previous stage Decode returned stall
 Stage=Execute
<nil> TRC pkg/cpu/execute.go:292 > Advancing to next stage with instruction: <nil>
 Stage=Execute
<nil> TRC pkg/cpu/memory.go:118 > Advancing to next stage with instruction: &{rawInstruction:66081 BaseInstruction:{OpType:0 Rd:2 ALU:1 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:1} Operand:1 Result:8 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=Memory
<nil> TRC pkg/cpu/writeback.go:88 > Got with instruction: &{rawInstruction:66081 BaseInstruction:{OpType:0 Rd:2 ALU:1 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:1} Operand:1 Result:8 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:43 > Processing instruction: &{rawInstruction:66081 BaseInstruction:{OpType:0 Rd:2 ALU:1 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:1} Operand:1 Result:8 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:65 > Writing back result: 8 to r2
 Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:67 > Unblocked register r2 for write back
 Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:75 > Written back to rdestaux: 0 0
 Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:79 > Write back completed for instruction: &{rawInstruction:66081 BaseInstruction:{OpType:0 Rd:2 ALU:1 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:1} Operand:1 Result:8 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=WriteBack
<nil> TRC pkg/cpu/memory.go:52 > No current instruction to process, returning early Stage=Memory
<nil> TRC pkg/cpu/execute.go:258 > No current instruction to process, returning early Stage=Execute
<nil> TRC pkg/cpu/decode.go:69 > Decoded instruction: &{rawInstruction:7201 BaseInstruction:{OpType:0 Rd:2 ALU:14 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:0} Operand:0 Result:0 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:false}
 Stage=Decode
<nil> TRC pkg/cpu/decode.go:155 > Decoded filled instruction: &{rawInstruction:7201 BaseInstruction:{OpType:0 Rd:2 ALU:14 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:0} Operand:0 Result:8 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=Decode
<nil> TRC pkg/cpu/fetch.go:44 > Currently have an instruction &{rawInstruction:621 BaseInstruction:{OpType:0 Rd:0 ALU:0 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:0} Operand:0 Result:0 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:false}, skipping fetch Stage=Fetch
<nil> TRC pkg/cpu/pipeline.go:67 > canFetch: true

<nil> TRC pkg/cpu/fetch.go:83 > Advancing to next stage with instruction: 0x0000026d Stage=Fetch
<nil> TRC pkg/cpu/decode.go:170 > Advancing to next stage with instruction: &{rawInstruction:7201 BaseInstruction:{OpType:0 Rd:2 ALU:14 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:0} Operand:0 Result:8 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=Decode
<nil> TRC pkg/cpu/execute.go:292 > Advancing to next stage with instruction: <nil>
 Stage=Execute
<nil> TRC pkg/cpu/memory.go:118 > Advancing to next stage with instruction: <nil>
 Stage=Memory
<nil> TRC pkg/cpu/writeback.go:88 > Got with instruction: <nil>
 Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:39 > No current instruction to process, returning early Stage=WriteBack
<nil> TRC pkg/cpu/memory.go:52 > No current instruction to process, returning early Stage=Memory
<nil> TRC pkg/cpu/execute.go:103 > ALURI operation result: 8 Stage=Execute
<nil> TRC pkg/cpu/decode.go:69 > Decoded instruction: &{rawInstruction:621 BaseInstruction:{OpType:3 Rd:0 ALU:0 Rs:0 RMem:6 CtrlFlag:1 CtrlMode:0 MemMode:0 Imm:0} Operand:0 Result:0 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:false}
 Stage=Decode
<nil> TRC pkg/cpu/decode.go:155 > Decoded filled instruction: &{rawInstruction:621 BaseInstruction:{OpType:3 Rd:0 ALU:0 Rs:0 RMem:6 CtrlFlag:1 CtrlMode:0 MemMode:0 Imm:0} Operand:0 Result:0 RDestAux:0 DestMemAddr:9 BranchTaken:false WriteBack:true}
 Stage=Decode
<nil> TRC pkg/cpu/fetch.go:56 > Fetched instruction: 0x0000005d
 Stage=Fetch
<nil> TRC pkg/cpu/fetch.go:61 > Increasing ProgramCounter to: 9 Stage=Fetch
<nil> TRC pkg/cpu/pipeline.go:67 > canFetch: true

<nil> TRC pkg/cpu/fetch.go:83 > Advancing to next stage with instruction: 0x0000005d Stage=Fetch
<nil> TRC pkg/cpu/decode.go:170 > Advancing to next stage with instruction: &{rawInstruction:621 BaseInstruction:{OpType:3 Rd:0 ALU:0 Rs:0 RMem:6 CtrlFlag:1 CtrlMode:0 MemMode:0 Imm:0} Operand:0 Result:0 RDestAux:0 DestMemAddr:9 BranchTaken:false WriteBack:true}
 Stage=Decode
<nil> TRC pkg/cpu/execute.go:292 > Advancing to next stage with instruction: &{rawInstruction:7201 BaseInstruction:{OpType:0 Rd:2 ALU:14 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:0} Operand:0 Result:8 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:false}
 Stage=Execute
<nil> TRC pkg/cpu/memory.go:118 > Advancing to next stage with instruction: <nil>
 Stage=Memory
<nil> TRC pkg/cpu/writeback.go:88 > Got with instruction: <nil>
 Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:39 > No current instruction to process, returning early Stage=WriteBack
<nil> TRC pkg/cpu/memory.go:56 > Current instruction is not a load/store type, skipping memory stage execution &{rawInstruction:7201 BaseInstruction:{OpType:0 Rd:2 ALU:14 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:0} Operand:0 Result:8 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:false}
 Stage=Memory
<nil> TRC pkg/cpu/execute.go:168 > calculated memory address: 9 Stage=Execute
<nil> TRC pkg/cpu/decode.go:69 > Decoded instruction: &{rawInstruction:93 BaseInstruction:{OpType:3 Rd:0 ALU:0 Rs:0 RMem:5 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:0} Operand:0 Result:0 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:false}
 Stage=Decode
<nil> TRC pkg/cpu/decode.go:155 > Decoded filled instruction: &{rawInstruction:93 BaseInstruction:{OpType:3 Rd:0 ALU:0 Rs:0 RMem:5 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:0} Operand:0 Result:0 RDestAux:0 DestMemAddr:4 BranchTaken:false WriteBack:true}
 Stage=Decode
<nil> TRC pkg/cpu/fetch.go:56 > Fetched instruction: 0xbeef0a11
 Stage=Fetch
<nil> TRC pkg/cpu/fetch.go:61 > Increasing ProgramCounter to: 10 Stage=Fetch
<nil> TRC pkg/cpu/pipeline.go:67 > canFetch: true

<nil> TRC pkg/cpu/fetch.go:83 > Advancing to next stage with instruction: 0xbeef0a11 Stage=Fetch
<nil> TRC pkg/cpu/decode.go:170 > Advancing to next stage with instruction: &{rawInstruction:93 BaseInstruction:{OpType:3 Rd:0 ALU:0 Rs:0 RMem:5 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:0} Operand:0 Result:0 RDestAux:0 DestMemAddr:4 BranchTaken:false WriteBack:true}
 Stage=Decode
<nil> TRC pkg/cpu/execute.go:292 > Advancing to next stage with instruction: &{rawInstruction:621 BaseInstruction:{OpType:3 Rd:0 ALU:0 Rs:0 RMem:6 CtrlFlag:1 CtrlMode:0 MemMode:0 Imm:0} Operand:0 Result:0 RDestAux:0 DestMemAddr:9 BranchTaken:false WriteBack:true}
 Stage=Execute
<nil> TRC pkg/cpu/memory.go:118 > Advancing to next stage with instruction: &{rawInstruction:7201 BaseInstruction:{OpType:0 Rd:2 ALU:14 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:0} Operand:0 Result:8 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:false}
 Stage=Memory
<nil> TRC pkg/cpu/writeback.go:88 > Got with instruction: &{rawInstruction:7201 BaseInstruction:{OpType:0 Rd:2 ALU:14 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:0} Operand:0 Result:8 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:false}
 Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:43 > Processing instruction: &{rawInstruction:7201 BaseInstruction:{OpType:0 Rd:2 ALU:14 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:0} Operand:0 Result:8 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:false}
 Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:77 > No write-back required for this instruction Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:79 > Write back completed for instruction: &{rawInstruction:7201 BaseInstruction:{OpType:0 Rd:2 ALU:14 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:0} Operand:0 Result:8 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:false}
 Stage=WriteBack
<nil> TRC pkg/cpu/memory.go:56 > Current instruction is not a load/store type, skipping memory stage execution &{rawInstruction:621 BaseInstruction:{OpType:3 Rd:0 ALU:0 Rs:0 RMem:6 CtrlFlag:1 CtrlMode:0 MemMode:0 Imm:0} Operand:0 Result:0 RDestAux:0 DestMemAddr:9 BranchTaken:false WriteBack:true}
 Stage=Memory
<nil> TRC pkg/cpu/execute.go:168 > calculated memory address: 4 Stage=Execute
<nil> TRC pkg/cpu/decode.go:69 > Decoded instruction: &{rawInstruction:3203336721 BaseInstruction:{OpType:0 Rd:1 ALU:5 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:-16657} Operand:0 Result:0 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:false}
 Stage=Decode
<nil> TRC pkg/cpu/decode.go:155 > Decoded filled instruction: &{rawInstruction:3203336721 BaseInstruction:{OpType:0 Rd:1 ALU:5 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:-16657} Operand:4294950639 Result:0 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=Decode
<nil> TRC pkg/cpu/fetch.go:56 > Fetched instruction: 0x00000419
 Stage=Fetch
<nil> TRC pkg/cpu/fetch.go:61 > Increasing ProgramCounter to: 11 Stage=Fetch
<nil> TRC pkg/cpu/pipeline.go:67 > canFetch: true

<nil> TRC pkg/cpu/fetch.go:83 > Advancing to next stage with instruction: 0x00000419 Stage=Fetch
<nil> TRC pkg/cpu/decode.go:170 > Advancing to next stage with instruction: &{rawInstruction:3203336721 BaseInstruction:{OpType:0 Rd:1 ALU:5 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:-16657} Operand:4294950639 Result:0 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=Decode
<nil> TRC pkg/cpu/execute.go:292 > Advancing to next stage with instruction: &{rawInstruction:93 BaseInstruction:{OpType:3 Rd:0 ALU:0 Rs:0 RMem:5 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:0} Operand:0 Result:0 RDestAux:0 DestMemAddr:4 BranchTaken:true WriteBack:true}
 Stage=Execute
<nil> TRC pkg/cpu/memory.go:118 > Advancing to next stage with instruction: &{rawInstruction:621 BaseInstruction:{OpType:3 Rd:0 ALU:0 Rs:0 RMem:6 CtrlFlag:1 CtrlMode:0 MemMode:0 Imm:0} Operand:0 Result:0 RDestAux:0 DestMemAddr:9 BranchTaken:false WriteBack:true}
 Stage=Memory
<nil> TRC pkg/cpu/writeback.go:88 > Got with instruction: &{rawInstruction:621 BaseInstruction:{OpType:3 Rd:0 ALU:0 Rs:0 RMem:6 CtrlFlag:1 CtrlMode:0 MemMode:0 Imm:0} Operand:0 Result:0 RDestAux:0 DestMemAddr:9 BranchTaken:false WriteBack:true}
 Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:43 > Processing instruction: &{rawInstruction:621 BaseInstruction:{OpType:3 Rd:0 ALU:0 Rs:0 RMem:6 CtrlFlag:1 CtrlMode:0 MemMode:0 Imm:0} Operand:0 Result:0 RDestAux:0 DestMemAddr:9 BranchTaken:false WriteBack:true}
 Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:50 > Control instruction detected Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:52 > Branch not taken, no write back to Program Counter required Stage=WriteBack
<nil> TRC pkg/cpu/memory.go:56 > Current instruction is not a load/store type, skipping memory stage execution &{rawInstruction:93 BaseInstruction:{OpType:3 Rd:0 ALU:0 Rs:0 RMem:5 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:0} Operand:0 Result:0 RDestAux:0 DestMemAddr:4 BranchTaken:true WriteBack:true}
 Stage=Memory
<nil> TRC pkg/cpu/execute.go:103 > ALURI operation result: 4294950639 Stage=Execute
<nil> TRC pkg/cpu/decode.go:69 > Decoded instruction: &{rawInstruction:1049 BaseInstruction:{OpType:2 Rd:1 ALU:0 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:2 Imm:0} Operand:0 Result:0 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:false}
 Stage=Decode
<nil> TRC pkg/cpu/decode.go:155 > Decoded filled instruction: &{rawInstruction:1049 BaseInstruction:{OpType:2 Rd:1 ALU:0 Rs:0 RMem:30 CtrlFlag:0 CtrlMode:0 MemMode:2 Imm:0} Operand:0 Result:0 RDestAux:0 DestMemAddr:20 BranchTaken:false WriteBack:false}
 Stage=Decode
<nil> TRC pkg/cpu/fetch.go:56 > Fetched instruction: 0x00000419
 Stage=Fetch
<nil> TRC pkg/cpu/fetch.go:61 > Increasing ProgramCounter to: 12 Stage=Fetch
<nil> TRC pkg/cpu/pipeline.go:67 > canFetch: true

<nil> TRC pkg/cpu/fetch.go:83 > Advancing to next stage with instruction: 0x00000419 Stage=Fetch
<nil> TRC pkg/cpu/decode.go:170 > Advancing to next stage with instruction: &{rawInstruction:1049 BaseInstruction:{OpType:2 Rd:1 ALU:0 Rs:0 RMem:30 CtrlFlag:0 CtrlMode:0 MemMode:2 Imm:0} Operand:0 Result:0 RDestAux:0 DestMemAddr:20 BranchTaken:false WriteBack:false}
 Stage=Decode
<nil> TRC pkg/cpu/execute.go:292 > Advancing to next stage with instruction: &{rawInstruction:3203336721 BaseInstruction:{OpType:0 Rd:1 ALU:5 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:-16657} Operand:4294950639 Result:4294950639 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=Execute
<nil> TRC pkg/cpu/memory.go:118 > Advancing to next stage with instruction: &{rawInstruction:93 BaseInstruction:{OpType:3 Rd:0 ALU:0 Rs:0 RMem:5 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:0} Operand:0 Result:0 RDestAux:0 DestMemAddr:4 BranchTaken:true WriteBack:true}
 Stage=Memory
<nil> TRC pkg/cpu/writeback.go:88 > Got with instruction: &{rawInstruction:93 BaseInstruction:{OpType:3 Rd:0 ALU:0 Rs:0 RMem:5 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:0} Operand:0 Result:0 RDestAux:0 DestMemAddr:4 BranchTaken:true WriteBack:true}
 Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:43 > Processing instruction: &{rawInstruction:93 BaseInstruction:{OpType:3 Rd:0 ALU:0 Rs:0 RMem:5 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:0} Operand:0 Result:0 RDestAux:0 DestMemAddr:4 BranchTaken:true WriteBack:true}
 Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:50 > Control instruction detected Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:59 > Writing to Program Counter directly from control instruction to 4
 Stage=WriteBack
<nil> TRC pkg/cpu/fetch.go:95 > Squashing instruction: <nil>
 Stage=Fetch
<nil> TRC pkg/cpu/decode.go:182 > Squashing instruction: &{rawInstruction:1049 BaseInstruction:{OpType:0 Rd:0 ALU:0 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:0} Operand:0 Result:0 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:false}
 Stage=Decode
<nil> TRC pkg/cpu/execute.go:304 > Squashing instruction: &{rawInstruction:1049 BaseInstruction:{OpType:2 Rd:1 ALU:0 Rs:0 RMem:30 CtrlFlag:0 CtrlMode:0 MemMode:2 Imm:0} Operand:0 Result:0 RDestAux:0 DestMemAddr:20 BranchTaken:false WriteBack:false}
 Stage=Execute
<nil> TRC pkg/cpu/memory.go:130 > Squashing instruction: &{rawInstruction:3203336721 BaseInstruction:{OpType:0 Rd:1 ALU:5 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:-16657} Operand:4294950639 Result:4294950639 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=Memory
<nil> TRC pkg/cpu/writeback.go:95 > Squashing instruction: &{rawInstruction:93 BaseInstruction:{OpType:3 Rd:0 ALU:0 Rs:0 RMem:5 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:0} Operand:0 Result:0 RDestAux:0 DestMemAddr:4 BranchTaken:true WriteBack:true}
 Stage=WriteBack
<nil> TRC pkg/cpu/memory.go:52 > No current instruction to process, returning early Stage=Memory
<nil> TRC pkg/cpu/execute.go:258 > No current instruction to process, returning early Stage=Execute
<nil> TRC pkg/cpu/decode.go:61 > No current instruction to process, returning early Stage=Decode
<nil> TRC pkg/cpu/fetch.go:56 > Fetched instruction: 0x00020041
 Stage=Fetch
<nil> TRC pkg/cpu/fetch.go:61 > Increasing ProgramCounter to: 5 Stage=Fetch
<nil> TRC pkg/cpu/pipeline.go:67 > canFetch: true

<nil> TRC pkg/cpu/fetch.go:83 > Advancing to next stage with instruction: 0x00020041 Stage=Fetch
<nil> TRC pkg/cpu/decode.go:170 > Advancing to next stage with instruction: <nil>
 Stage=Decode
<nil> TRC pkg/cpu/execute.go:292 > Advancing to next stage with instruction: <nil>
 Stage=Execute
<nil> TRC pkg/cpu/memory.go:118 > Advancing to next stage with instruction: <nil>
 Stage=Memory
<nil> TRC pkg/cpu/writeback.go:88 > Got with instruction: <nil>
 Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:39 > No current instruction to process, returning early Stage=WriteBack
<nil> TRC pkg/cpu/memory.go:52 > No current instruction to process, returning early Stage=Memory
<nil> TRC pkg/cpu/execute.go:258 > No current instruction to process, returning early Stage=Execute
<nil> TRC pkg/cpu/decode.go:69 > Decoded instruction: &{rawInstruction:131137 BaseInstruction:{OpType:0 Rd:4 ALU:0 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:2} Operand:0 Result:0 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:false}
 Stage=Decode
<nil> TRC pkg/cpu/decode.go:155 > Decoded filled instruction: &{rawInstruction:131137 BaseInstruction:{OpType:0 Rd:4 ALU:0 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:2} Operand:2 Result:4 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=Decode
<nil> TRC pkg/cpu/fetch.go:56 > Fetched instruction: 0x00010221
 Stage=Fetch
<nil> TRC pkg/cpu/fetch.go:61 > Increasing ProgramCounter to: 6 Stage=Fetch
<nil> TRC pkg/cpu/pipeline.go:67 > canFetch: true

<nil> TRC pkg/cpu/fetch.go:83 > Advancing to next stage with instruction: 0x00010221 Stage=Fetch
<nil> TRC pkg/cpu/decode.go:170 > Advancing to next stage with instruction: &{rawInstruction:131137 BaseInstruction:{OpType:0 Rd:4 ALU:0 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:2} Operand:2 Result:4 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=Decode
<nil> TRC pkg/cpu/execute.go:292 > Advancing to next stage with instruction: <nil>
 Stage=Execute
<nil> TRC pkg/cpu/memory.go:118 > Advancing to next stage with instruction: <nil>
 Stage=Memory
<nil> TRC pkg/cpu/writeback.go:88 > Got with instruction: <nil>
 Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:39 > No current instruction to process, returning early Stage=WriteBack
<nil> TRC pkg/cpu/memory.go:52 > No current instruction to process, returning early Stage=Memory
<nil> TRC pkg/cpu/execute.go:103 > ALURI operation result: 6 Stage=Execute
<nil> TRC pkg/cpu/decode.go:69 > Decoded instruction: &{rawInstruction:66081 BaseInstruction:{OpType:0 Rd:2 ALU:1 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:1} Operand:0 Result:0 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:false}
 Stage=Decode
<nil> TRC pkg/cpu/decode.go:155 > Decoded filled instruction: &{rawInstruction:66081 BaseInstruction:{OpType:0 Rd:2 ALU:1 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:1} Operand:1 Result:8 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=Decode
<nil> TRC pkg/cpu/fetch.go:56 > Fetched instruction: 0x00001c21
 Stage=Fetch
<nil> TRC pkg/cpu/fetch.go:61 > Increasing ProgramCounter to: 7 Stage=Fetch
<nil> TRC pkg/cpu/pipeline.go:67 > canFetch: true

<nil> TRC pkg/cpu/fetch.go:83 > Advancing to next stage with instruction: 0x00001c21 Stage=Fetch
<nil> TRC pkg/cpu/decode.go:170 > Advancing to next stage with instruction: &{rawInstruction:66081 BaseInstruction:{OpType:0 Rd:2 ALU:1 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:1} Operand:1 Result:8 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=Decode
<nil> TRC pkg/cpu/execute.go:292 > Advancing to next stage with instruction: &{rawInstruction:131137 BaseInstruction:{OpType:0 Rd:4 ALU:0 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:2} Operand:2 Result:6 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=Execute
<nil> TRC pkg/cpu/memory.go:118 > Advancing to next stage with instruction: <nil>
 Stage=Memory
<nil> TRC pkg/cpu/writeback.go:88 > Got with instruction: <nil>
 Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:39 > No current instruction to process, returning early Stage=WriteBack
<nil> TRC pkg/cpu/memory.go:56 > Current instruction is not a load/store type, skipping memory stage execution &{rawInstruction:131137 BaseInstruction:{OpType:0 Rd:4 ALU:0 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:2} Operand:2 Result:6 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=Memory
<nil> TRC pkg/cpu/execute.go:103 > ALURI operation result: 7 Stage=Execute
<nil> TRC pkg/cpu/decode.go:69 > Decoded instruction: &{rawInstruction:7201 BaseInstruction:{OpType:0 Rd:2 ALU:14 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:0} Operand:0 Result:0 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:false}
 Stage=Decode
<nil> TRC pkg/cpu/decode.go:75 > Failed to read register r2 -1 Stage=Decode
<nil> TRC pkg/cpu/fetch.go:56 > Fetched instruction: 0x0000026d
 Stage=Fetch
<nil> TRC pkg/cpu/fetch.go:61 > Increasing ProgramCounter to: 8 Stage=Fetch
<nil> TRC pkg/cpu/pipeline.go:67 > canFetch: true

<nil> TRC pkg/cpu/fetch.go:88 > Next stage cannot advance, stalling Stage=Fetch
<nil> TRC pkg/cpu/decode.go:165 > Decode is busy, cannot advance: 1 Stage=Decode
<nil> TRC pkg/cpu/execute.go:284 > previous stage Decode returned stall
 Stage=Execute
<nil> TRC pkg/cpu/execute.go:292 > Advancing to next stage with instruction: &{rawInstruction:66081 BaseInstruction:{OpType:0 Rd:2 ALU:1 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:1} Operand:1 Result:7 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=Execute
<nil> TRC pkg/cpu/memory.go:118 > Advancing to next stage with instruction: &{rawInstruction:131137 BaseInstruction:{OpType:0 Rd:4 ALU:0 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:2} Operand:2 Result:6 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=Memory
<nil> TRC pkg/cpu/writeback.go:88 > Got with instruction: &{rawInstruction:131137 BaseInstruction:{OpType:0 Rd:4 ALU:0 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:2} Operand:2 Result:6 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:43 > Processing instruction: &{rawInstruction:131137 BaseInstruction:{OpType:0 Rd:4 ALU:0 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:2} Operand:2 Result:6 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:65 > Writing back result: 6 to r4
 Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:67 > Unblocked register r4 for write back
 Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:75 > Written back to rdestaux: 0 0
 Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:79 > Write back completed for instruction: &{rawInstruction:131137 BaseInstruction:{OpType:0 Rd:4 ALU:0 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:2} Operand:2 Result:6 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=WriteBack
<nil> TRC pkg/cpu/memory.go:56 > Current instruction is not a load/store type, skipping memory stage execution &{rawInstruction:66081 BaseInstruction:{OpType:0 Rd:2 ALU:1 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:1} Operand:1 Result:7 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=Memory
<nil> TRC pkg/cpu/execute.go:258 > No current instruction to process, returning early Stage=Execute
<nil> TRC pkg/cpu/decode.go:69 > Decoded instruction: &{rawInstruction:7201 BaseInstruction:{OpType:0 Rd:2 ALU:14 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:0} Operand:0 Result:0 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:false}
 Stage=Decode
<nil> TRC pkg/cpu/decode.go:75 > Failed to read register r2 -1 Stage=Decode
<nil> TRC pkg/cpu/fetch.go:44 > Currently have an instruction &{rawInstruction:621 BaseInstruction:{OpType:0 Rd:0 ALU:0 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:0} Operand:0 Result:0 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:false}, skipping fetch Stage=Fetch
<nil> TRC pkg/cpu/pipeline.go:67 > canFetch: true

<nil> TRC pkg/cpu/fetch.go:88 > Next stage cannot advance, stalling Stage=Fetch
<nil> TRC pkg/cpu/decode.go:165 > Decode is busy, cannot advance: 1 Stage=Decode
<nil> TRC pkg/cpu/execute.go:284 > previous stage Decode returned stall
 Stage=Execute
<nil> TRC pkg/cpu/execute.go:292 > Advancing to next stage with instruction: <nil>
 Stage=Execute
<nil> TRC pkg/cpu/memory.go:118 > Advancing to next stage with instruction: &{rawInstruction:66081 BaseInstruction:{OpType:0 Rd:2 ALU:1 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:1} Operand:1 Result:7 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=Memory
<nil> TRC pkg/cpu/writeback.go:88 > Got with instruction: &{rawInstruction:66081 BaseInstruction:{OpType:0 Rd:2 ALU:1 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:1} Operand:1 Result:7 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:43 > Processing instruction: &{rawInstruction:66081 BaseInstruction:{OpType:0 Rd:2 ALU:1 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:1} Operand:1 Result:7 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:65 > Writing back result: 7 to r2
 Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:67 > Unblocked register r2 for write back
 Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:75 > Written back to rdestaux: 0 0
 Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:79 > Write back completed for instruction: &{rawInstruction:66081 BaseInstruction:{OpType:0 Rd:2 ALU:1 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:1} Operand:1 Result:7 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=WriteBack
<nil> TRC pkg/cpu/memory.go:52 > No current instruction to process, returning early Stage=Memory
<nil> TRC pkg/cpu/execute.go:258 > No current instruction to process, returning early Stage=Execute
<nil> TRC pkg/cpu/decode.go:69 > Decoded instruction: &{rawInstruction:7201 BaseInstruction:{OpType:0 Rd:2 ALU:14 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:0} Operand:0 Result:0 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:false}
 Stage=Decode
<nil> TRC pkg/cpu/decode.go:155 > Decoded filled instruction: &{rawInstruction:7201 BaseInstruction:{OpType:0 Rd:2 ALU:14 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:0} Operand:0 Result:7 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=Decode
<nil> TRC pkg/cpu/fetch.go:44 > Currently have an instruction &{rawInstruction:621 BaseInstruction:{OpType:0 Rd:0 ALU:0 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:0} Operand:0 Result:0 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:false}, skipping fetch Stage=Fetch
<nil> TRC pkg/cpu/pipeline.go:67 > canFetch: true

<nil> TRC pkg/cpu/fetch.go:83 > Advancing to next stage with instruction: 0x0000026d Stage=Fetch
<nil> TRC pkg/cpu/decode.go:170 > Advancing to next stage with instruction: &{rawInstruction:7201 BaseInstruction:{OpType:0 Rd:2 ALU:14 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:0} Operand:0 Result:7 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=Decode
<nil> TRC pkg/cpu/execute.go:292 > Advancing to next stage with instruction: <nil>
 Stage=Execute
<nil> TRC pkg/cpu/memory.go:118 > Advancing to next stage with instruction: <nil>
 Stage=Memory
<nil> TRC pkg/cpu/writeback.go:88 > Got with instruction: <nil>
 Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:39 > No current instruction to process, returning early Stage=WriteBack
<nil> TRC pkg/cpu/memory.go:52 > No current instruction to process, returning early Stage=Memory
<nil> TRC pkg/cpu/execute.go:103 > ALURI operation result: 7 Stage=Execute
<nil> TRC pkg/cpu/decode.go:69 > Decoded instruction: &{rawInstruction:621 BaseInstruction:{OpType:3 Rd:0 ALU:0 Rs:0 RMem:6 CtrlFlag:1 CtrlMode:0 MemMode:0 Imm:0} Operand:0 Result:0 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:false}
 Stage=Decode
<nil> TRC pkg/cpu/decode.go:155 > Decoded filled instruction: &{rawInstruction:621 BaseInstruction:{OpType:3 Rd:0 ALU:0 Rs:0 RMem:6 CtrlFlag:1 CtrlMode:0 MemMode:0 Imm:0} Operand:0 Result:0 RDestAux:0 DestMemAddr:9 BranchTaken:false WriteBack:true}
 Stage=Decode
<nil> TRC pkg/cpu/fetch.go:56 > Fetched instruction: 0x0000005d
 Stage=Fetch
<nil> TRC pkg/cpu/fetch.go:61 > Increasing ProgramCounter to: 9 Stage=Fetch
<nil> TRC pkg/cpu/pipeline.go:67 > canFetch: true

<nil> TRC pkg/cpu/fetch.go:83 > Advancing to next stage with instruction: 0x0000005d Stage=Fetch
<nil> TRC pkg/cpu/decode.go:170 > Advancing to next stage with instruction: &{rawInstruction:621 BaseInstruction:{OpType:3 Rd:0 ALU:0 Rs:0 RMem:6 CtrlFlag:1 CtrlMode:0 MemMode:0 Imm:0} Operand:0 Result:0 RDestAux:0 DestMemAddr:9 BranchTaken:false WriteBack:true}
 Stage=Decode
<nil> TRC pkg/cpu/execute.go:292 > Advancing to next stage with instruction: &{rawInstruction:7201 BaseInstruction:{OpType:0 Rd:2 ALU:14 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:0} Operand:0 Result:7 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:false}
 Stage=Execute
<nil> TRC pkg/cpu/memory.go:118 > Advancing to next stage with instruction: <nil>
 Stage=Memory
<nil> TRC pkg/cpu/writeback.go:88 > Got with instruction: <nil>
 Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:39 > No current instruction to process, returning early Stage=WriteBack
<nil> TRC pkg/cpu/memory.go:56 > Current instruction is not a load/store type, skipping memory stage execution &{rawInstruction:7201 BaseInstruction:{OpType:0 Rd:2 ALU:14 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:0} Operand:0 Result:7 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:false}
 Stage=Memory
<nil> TRC pkg/cpu/execute.go:168 > calculated memory address: 9 Stage=Execute
<nil> TRC pkg/cpu/decode.go:69 > Decoded instruction: &{rawInstruction:93 BaseInstruction:{OpType:3 Rd:0 ALU:0 Rs:0 RMem:5 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:0} Operand:0 Result:0 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:false}
 Stage=Decode
<nil> TRC pkg/cpu/decode.go:155 > Decoded filled instruction: &{rawInstruction:93 BaseInstruction:{OpType:3 Rd:0 ALU:0 Rs:0 RMem:5 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:0} Operand:0 Result:0 RDestAux:0 DestMemAddr:4 BranchTaken:false WriteBack:true}
 Stage=Decode
<nil> TRC pkg/cpu/fetch.go:56 > Fetched instruction: 0xbeef0a11
 Stage=Fetch
<nil> TRC pkg/cpu/fetch.go:61 > Increasing ProgramCounter to: 10 Stage=Fetch
<nil> TRC pkg/cpu/pipeline.go:67 > canFetch: true

<nil> TRC pkg/cpu/fetch.go:83 > Advancing to next stage with instruction: 0xbeef0a11 Stage=Fetch
<nil> TRC pkg/cpu/decode.go:170 > Advancing to next stage with instruction: &{rawInstruction:93 BaseInstruction:{OpType:3 Rd:0 ALU:0 Rs:0 RMem:5 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:0} Operand:0 Result:0 RDestAux:0 DestMemAddr:4 BranchTaken:false WriteBack:true}
 Stage=Decode
<nil> TRC pkg/cpu/execute.go:292 > Advancing to next stage with instruction: &{rawInstruction:621 BaseInstruction:{OpType:3 Rd:0 ALU:0 Rs:0 RMem:6 CtrlFlag:1 CtrlMode:0 MemMode:0 Imm:0} Operand:0 Result:0 RDestAux:0 DestMemAddr:9 BranchTaken:false WriteBack:true}
 Stage=Execute
<nil> TRC pkg/cpu/memory.go:118 > Advancing to next stage with instruction: &{rawInstruction:7201 BaseInstruction:{OpType:0 Rd:2 ALU:14 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:0} Operand:0 Result:7 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:false}
 Stage=Memory
<nil> TRC pkg/cpu/writeback.go:88 > Got with instruction: &{rawInstruction:7201 BaseInstruction:{OpType:0 Rd:2 ALU:14 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:0} Operand:0 Result:7 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:false}
 Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:43 > Processing instruction: &{rawInstruction:7201 BaseInstruction:{OpType:0 Rd:2 ALU:14 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:0} Operand:0 Result:7 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:false}
 Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:77 > No write-back required for this instruction Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:79 > Write back completed for instruction: &{rawInstruction:7201 BaseInstruction:{OpType:0 Rd:2 ALU:14 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:0} Operand:0 Result:7 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:false}
 Stage=WriteBack
<nil> TRC pkg/cpu/memory.go:56 > Current instruction is not a load/store type, skipping memory stage execution &{rawInstruction:621 BaseInstruction:{OpType:3 Rd:0 ALU:0 Rs:0 RMem:6 CtrlFlag:1 CtrlMode:0 MemMode:0 Imm:0} Operand:0 Result:0 RDestAux:0 DestMemAddr:9 BranchTaken:false WriteBack:true}
 Stage=Memory
<nil> TRC pkg/cpu/execute.go:168 > calculated memory address: 4 Stage=Execute
<nil> TRC pkg/cpu/decode.go:69 > Decoded instruction: &{rawInstruction:3203336721 BaseInstruction:{OpType:0 Rd:1 ALU:5 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:-16657} Operand:0 Result:0 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:false}
 Stage=Decode
<nil> TRC pkg/cpu/decode.go:155 > Decoded filled instruction: &{rawInstruction:3203336721 BaseInstruction:{OpType:0 Rd:1 ALU:5 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:-16657} Operand:4294950639 Result:0 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=Decode
<nil> TRC pkg/cpu/fetch.go:56 > Fetched instruction: 0x00000419
 Stage=Fetch
<nil> TRC pkg/cpu/fetch.go:61 > Increasing ProgramCounter to: 11 Stage=Fetch
<nil> TRC pkg/cpu/pipeline.go:67 > canFetch: true

<nil> TRC pkg/cpu/fetch.go:83 > Advancing to next stage with instruction: 0x00000419 Stage=Fetch
<nil> TRC pkg/cpu/decode.go:170 > Advancing to next stage with instruction: &{rawInstruction:3203336721 BaseInstruction:{OpType:0 Rd:1 ALU:5 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:-16657} Operand:4294950639 Result:0 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=Decode
<nil> TRC pkg/cpu/execute.go:292 > Advancing to next stage with instruction: &{rawInstruction:93 BaseInstruction:{OpType:3 Rd:0 ALU:0 Rs:0 RMem:5 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:0} Operand:0 Result:0 RDestAux:0 DestMemAddr:4 BranchTaken:true WriteBack:true}
 Stage=Execute
<nil> TRC pkg/cpu/memory.go:118 > Advancing to next stage with instruction: &{rawInstruction:621 BaseInstruction:{OpType:3 Rd:0 ALU:0 Rs:0 RMem:6 CtrlFlag:1 CtrlMode:0 MemMode:0 Imm:0} Operand:0 Result:0 RDestAux:0 DestMemAddr:9 BranchTaken:false WriteBack:true}
 Stage=Memory
<nil> TRC pkg/cpu/writeback.go:88 > Got with instruction: &{rawInstruction:621 BaseInstruction:{OpType:3 Rd:0 ALU:0 Rs:0 RMem:6 CtrlFlag:1 CtrlMode:0 MemMode:0 Imm:0} Operand:0 Result:0 RDestAux:0 DestMemAddr:9 BranchTaken:false WriteBack:true}
 Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:43 > Processing instruction: &{rawInstruction:621 BaseInstruction:{OpType:3 Rd:0 ALU:0 Rs:0 RMem:6 CtrlFlag:1 CtrlMode:0 MemMode:0 Imm:0} Operand:0 Result:0 RDestAux:0 DestMemAddr:9 BranchTaken:false WriteBack:true}
 Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:50 > Control instruction detected Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:52 > Branch not taken, no write back to Program Counter required Stage=WriteBack
<nil> TRC pkg/cpu/memory.go:56 > Current instruction is not a load/store type, skipping memory stage execution &{rawInstruction:93 BaseInstruction:{OpType:3 Rd:0 ALU:0 Rs:0 RMem:5 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:0} Operand:0 Result:0 RDestAux:0 DestMemAddr:4 BranchTaken:true WriteBack:true}
 Stage=Memory
<nil> TRC pkg/cpu/execute.go:103 > ALURI operation result: 4294950639 Stage=Execute
<nil> TRC pkg/cpu/decode.go:69 > Decoded instruction: &{rawInstruction:1049 BaseInstruction:{OpType:2 Rd:1 ALU:0 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:2 Imm:0} Operand:0 Result:0 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:false}
 Stage=Decode
<nil> TRC pkg/cpu/decode.go:155 > Decoded filled instruction: &{rawInstruction:1049 BaseInstruction:{OpType:2 Rd:1 ALU:0 Rs:0 RMem:30 CtrlFlag:0 CtrlMode:0 MemMode:2 Imm:0} Operand:0 Result:0 RDestAux:0 DestMemAddr:20 BranchTaken:false WriteBack:false}
 Stage=Decode
<nil> TRC pkg/cpu/fetch.go:56 > Fetched instruction: 0x00000419
 Stage=Fetch
<nil> TRC pkg/cpu/fetch.go:61 > Increasing ProgramCounter to: 12 Stage=Fetch
<nil> TRC pkg/cpu/pipeline.go:67 > canFetch: true

<nil> TRC pkg/cpu/fetch.go:83 > Advancing to next stage with instruction: 0x00000419 Stage=Fetch
<nil> TRC pkg/cpu/decode.go:170 > Advancing to next stage with instruction: &{rawInstruction:1049 BaseInstruction:{OpType:2 Rd:1 ALU:0 Rs:0 RMem:30 CtrlFlag:0 CtrlMode:0 MemMode:2 Imm:0} Operand:0 Result:0 RDestAux:0 DestMemAddr:20 BranchTaken:false WriteBack:false}
 Stage=Decode
<nil> TRC pkg/cpu/execute.go:292 > Advancing to next stage with instruction: &{rawInstruction:3203336721 BaseInstruction:{OpType:0 Rd:1 ALU:5 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:-16657} Operand:4294950639 Result:4294950639 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=Execute
<nil> TRC pkg/cpu/memory.go:118 > Advancing to next stage with instruction: &{rawInstruction:93 BaseInstruction:{OpType:3 Rd:0 ALU:0 Rs:0 RMem:5 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:0} Operand:0 Result:0 RDestAux:0 DestMemAddr:4 BranchTaken:true WriteBack:true}
 Stage=Memory
<nil> TRC pkg/cpu/writeback.go:88 > Got with instruction: &{rawInstruction:93 BaseInstruction:{OpType:3 Rd:0 ALU:0 Rs:0 RMem:5 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:0} Operand:0 Result:0 RDestAux:0 DestMemAddr:4 BranchTaken:true WriteBack:true}
 Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:43 > Processing instruction: &{rawInstruction:93 BaseInstruction:{OpType:3 Rd:0 ALU:0 Rs:0 RMem:5 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:0} Operand:0 Result:0 RDestAux:0 DestMemAddr:4 BranchTaken:true WriteBack:true}
 Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:50 > Control instruction detected Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:59 > Writing to Program Counter directly from control instruction to 4
 Stage=WriteBack
<nil> TRC pkg/cpu/fetch.go:95 > Squashing instruction: <nil>
 Stage=Fetch
<nil> TRC pkg/cpu/decode.go:182 > Squashing instruction: &{rawInstruction:1049 BaseInstruction:{OpType:0 Rd:0 ALU:0 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:0} Operand:0 Result:0 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:false}
 Stage=Decode
<nil> TRC pkg/cpu/execute.go:304 > Squashing instruction: &{rawInstruction:1049 BaseInstruction:{OpType:2 Rd:1 ALU:0 Rs:0 RMem:30 CtrlFlag:0 CtrlMode:0 MemMode:2 Imm:0} Operand:0 Result:0 RDestAux:0 DestMemAddr:20 BranchTaken:false WriteBack:false}
 Stage=Execute
<nil> TRC pkg/cpu/memory.go:130 > Squashing instruction: &{rawInstruction:3203336721 BaseInstruction:{OpType:0 Rd:1 ALU:5 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:-16657} Operand:4294950639 Result:4294950639 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=Memory
<nil> TRC pkg/cpu/writeback.go:95 > Squashing instruction: &{rawInstruction:93 BaseInstruction:{OpType:3 Rd:0 ALU:0 Rs:0 RMem:5 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:0} Operand:0 Result:0 RDestAux:0 DestMemAddr:4 BranchTaken:true WriteBack:true}
 Stage=WriteBack
<nil> TRC pkg/cpu/memory.go:52 > No current instruction to process, returning early Stage=Memory
<nil> TRC pkg/cpu/execute.go:258 > No current instruction to process, returning early Stage=Execute
<nil> TRC pkg/cpu/decode.go:61 > No current instruction to process, returning early Stage=Decode
<nil> TRC pkg/cpu/fetch.go:56 > Fetched instruction: 0x00020041
 Stage=Fetch
<nil> TRC pkg/cpu/fetch.go:61 > Increasing ProgramCounter to: 5 Stage=Fetch
<nil> TRC pkg/cpu/pipeline.go:67 > canFetch: true

<nil> TRC pkg/cpu/fetch.go:83 > Advancing to next stage with instruction: 0x00020041 Stage=Fetch
<nil> TRC pkg/cpu/decode.go:170 > Advancing to next stage with instruction: <nil>
 Stage=Decode
<nil> TRC pkg/cpu/execute.go:292 > Advancing to next stage with instruction: <nil>
 Stage=Execute
<nil> TRC pkg/cpu/memory.go:118 > Advancing to next stage with instruction: <nil>
 Stage=Memory
<nil> TRC pkg/cpu/writeback.go:88 > Got with instruction: <nil>
 Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:39 > No current instruction to process, returning early Stage=WriteBack
<nil> TRC pkg/cpu/memory.go:52 > No current instruction to process, returning early Stage=Memory
<nil> TRC pkg/cpu/execute.go:258 > No current instruction to process, returning early Stage=Execute
<nil> TRC pkg/cpu/decode.go:69 > Decoded instruction: &{rawInstruction:131137 BaseInstruction:{OpType:0 Rd:4 ALU:0 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:2} Operand:0 Result:0 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:false}
 Stage=Decode
<nil> TRC pkg/cpu/decode.go:155 > Decoded filled instruction: &{rawInstruction:131137 BaseInstruction:{OpType:0 Rd:4 ALU:0 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:2} Operand:2 Result:6 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=Decode
<nil> TRC pkg/cpu/fetch.go:56 > Fetched instruction: 0x00010221
 Stage=Fetch
<nil> TRC pkg/cpu/fetch.go:61 > Increasing ProgramCounter to: 6 Stage=Fetch
<nil> TRC pkg/cpu/pipeline.go:67 > canFetch: true

<nil> TRC pkg/cpu/fetch.go:83 > Advancing to next stage with instruction: 0x00010221 Stage=Fetch
<nil> TRC pkg/cpu/decode.go:170 > Advancing to next stage with instruction: &{rawInstruction:131137 BaseInstruction:{OpType:0 Rd:4 ALU:0 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:2} Operand:2 Result:6 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=Decode
<nil> TRC pkg/cpu/execute.go:292 > Advancing to next stage with instruction: <nil>
 Stage=Execute
<nil> TRC pkg/cpu/memory.go:118 > Advancing to next stage with instruction: <nil>
 Stage=Memory
<nil> TRC pkg/cpu/writeback.go:88 > Got with instruction: <nil>
 Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:39 > No current instruction to process, returning early Stage=WriteBack
<nil> TRC pkg/cpu/memory.go:52 > No current instruction to process, returning early Stage=Memory
<nil> TRC pkg/cpu/execute.go:103 > ALURI operation result: 8 Stage=Execute
<nil> TRC pkg/cpu/decode.go:69 > Decoded instruction: &{rawInstruction:66081 BaseInstruction:{OpType:0 Rd:2 ALU:1 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:1} Operand:0 Result:0 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:false}
 Stage=Decode
<nil> TRC pkg/cpu/decode.go:155 > Decoded filled instruction: &{rawInstruction:66081 BaseInstruction:{OpType:0 Rd:2 ALU:1 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:1} Operand:1 Result:7 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=Decode
<nil> TRC pkg/cpu/fetch.go:56 > Fetched instruction: 0x00001c21
 Stage=Fetch
<nil> TRC pkg/cpu/fetch.go:61 > Increasing ProgramCounter to: 7 Stage=Fetch
<nil> TRC pkg/cpu/pipeline.go:67 > canFetch: true

<nil> TRC pkg/cpu/fetch.go:83 > Advancing to next stage with instruction: 0x00001c21 Stage=Fetch
<nil> TRC pkg/cpu/decode.go:170 > Advancing to next stage with instruction: &{rawInstruction:66081 BaseInstruction:{OpType:0 Rd:2 ALU:1 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:1} Operand:1 Result:7 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=Decode
<nil> TRC pkg/cpu/execute.go:292 > Advancing to next stage with instruction: &{rawInstruction:131137 BaseInstruction:{OpType:0 Rd:4 ALU:0 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:2} Operand:2 Result:8 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=Execute
<nil> TRC pkg/cpu/memory.go:118 > Advancing to next stage with instruction: <nil>
 Stage=Memory
<nil> TRC pkg/cpu/writeback.go:88 > Got with instruction: <nil>
 Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:39 > No current instruction to process, returning early Stage=WriteBack
<nil> TRC pkg/cpu/memory.go:56 > Current instruction is not a load/store type, skipping memory stage execution &{rawInstruction:131137 BaseInstruction:{OpType:0 Rd:4 ALU:0 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:2} Operand:2 Result:8 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=Memory
<nil> TRC pkg/cpu/execute.go:103 > ALURI operation result: 6 Stage=Execute
<nil> TRC pkg/cpu/decode.go:69 > Decoded instruction: &{rawInstruction:7201 BaseInstruction:{OpType:0 Rd:2 ALU:14 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:0} Operand:0 Result:0 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:false}
 Stage=Decode
<nil> TRC pkg/cpu/decode.go:75 > Failed to read register r2 -1 Stage=Decode
<nil> TRC pkg/cpu/fetch.go:56 > Fetched instruction: 0x0000026d
 Stage=Fetch
<nil> TRC pkg/cpu/fetch.go:61 > Increasing ProgramCounter to: 8 Stage=Fetch
<nil> TRC pkg/cpu/pipeline.go:67 > canFetch: true

<nil> TRC pkg/cpu/fetch.go:88 > Next stage cannot advance, stalling Stage=Fetch
<nil> TRC pkg/cpu/decode.go:165 > Decode is busy, cannot advance: 1 Stage=Decode
<nil> TRC pkg/cpu/execute.go:284 > previous stage Decode returned stall
 Stage=Execute
<nil> TRC pkg/cpu/execute.go:292 > Advancing to next stage with instruction: &{rawInstruction:66081 BaseInstruction:{OpType:0 Rd:2 ALU:1 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:1} Operand:1 Result:6 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=Execute
<nil> TRC pkg/cpu/memory.go:118 > Advancing to next stage with instruction: &{rawInstruction:131137 BaseInstruction:{OpType:0 Rd:4 ALU:0 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:2} Operand:2 Result:8 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=Memory
<nil> TRC pkg/cpu/writeback.go:88 > Got with instruction: &{rawInstruction:131137 BaseInstruction:{OpType:0 Rd:4 ALU:0 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:2} Operand:2 Result:8 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:43 > Processing instruction: &{rawInstruction:131137 BaseInstruction:{OpType:0 Rd:4 ALU:0 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:2} Operand:2 Result:8 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:65 > Writing back result: 8 to r4
 Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:67 > Unblocked register r4 for write back
 Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:75 > Written back to rdestaux: 0 0
 Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:79 > Write back completed for instruction: &{rawInstruction:131137 BaseInstruction:{OpType:0 Rd:4 ALU:0 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:2} Operand:2 Result:8 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=WriteBack
<nil> TRC pkg/cpu/memory.go:56 > Current instruction is not a load/store type, skipping memory stage execution &{rawInstruction:66081 BaseInstruction:{OpType:0 Rd:2 ALU:1 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:1} Operand:1 Result:6 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=Memory
<nil> TRC pkg/cpu/execute.go:258 > No current instruction to process, returning early Stage=Execute
<nil> TRC pkg/cpu/decode.go:69 > Decoded instruction: &{rawInstruction:7201 BaseInstruction:{OpType:0 Rd:2 ALU:14 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:0} Operand:0 Result:0 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:false}
 Stage=Decode
<nil> TRC pkg/cpu/decode.go:75 > Failed to read register r2 -1 Stage=Decode
<nil> TRC pkg/cpu/fetch.go:44 > Currently have an instruction &{rawInstruction:621 BaseInstruction:{OpType:0 Rd:0 ALU:0 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:0} Operand:0 Result:0 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:false}, skipping fetch Stage=Fetch
<nil> TRC pkg/cpu/pipeline.go:67 > canFetch: true

<nil> TRC pkg/cpu/fetch.go:88 > Next stage cannot advance, stalling Stage=Fetch
<nil> TRC pkg/cpu/decode.go:165 > Decode is busy, cannot advance: 1 Stage=Decode
<nil> TRC pkg/cpu/execute.go:284 > previous stage Decode returned stall
 Stage=Execute
<nil> TRC pkg/cpu/execute.go:292 > Advancing to next stage with instruction: <nil>
 Stage=Execute
<nil> TRC pkg/cpu/memory.go:118 > Advancing to next stage with instruction: &{rawInstruction:66081 BaseInstruction:{OpType:0 Rd:2 ALU:1 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:1} Operand:1 Result:6 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=Memory
<nil> TRC pkg/cpu/writeback.go:88 > Got with instruction: &{rawInstruction:66081 BaseInstruction:{OpType:0 Rd:2 ALU:1 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:1} Operand:1 Result:6 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:43 > Processing instruction: &{rawInstruction:66081 BaseInstruction:{OpType:0 Rd:2 ALU:1 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:1} Operand:1 Result:6 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:65 > Writing back result: 6 to r2
 Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:67 > Unblocked register r2 for write back
 Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:75 > Written back to rdestaux: 0 0
 Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:79 > Write back completed for instruction: &{rawInstruction:66081 BaseInstruction:{OpType:0 Rd:2 ALU:1 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:1} Operand:1 Result:6 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=WriteBack
<nil> TRC pkg/cpu/memory.go:52 > No current instruction to process, returning early Stage=Memory
<nil> TRC pkg/cpu/execute.go:258 > No current instruction to process, returning early Stage=Execute
<nil> TRC pkg/cpu/decode.go:69 > Decoded instruction: &{rawInstruction:7201 BaseInstruction:{OpType:0 Rd:2 ALU:14 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:0} Operand:0 Result:0 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:false}
 Stage=Decode
<nil> TRC pkg/cpu/decode.go:155 > Decoded filled instruction: &{rawInstruction:7201 BaseInstruction:{OpType:0 Rd:2 ALU:14 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:0} Operand:0 Result:6 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=Decode
<nil> TRC pkg/cpu/fetch.go:44 > Currently have an instruction &{rawInstruction:621 BaseInstruction:{OpType:0 Rd:0 ALU:0 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:0} Operand:0 Result:0 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:false}, skipping fetch Stage=Fetch
<nil> TRC pkg/cpu/pipeline.go:67 > canFetch: true

<nil> TRC pkg/cpu/fetch.go:83 > Advancing to next stage with instruction: 0x0000026d Stage=Fetch
<nil> TRC pkg/cpu/decode.go:170 > Advancing to next stage with instruction: &{rawInstruction:7201 BaseInstruction:{OpType:0 Rd:2 ALU:14 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:0} Operand:0 Result:6 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=Decode
<nil> TRC pkg/cpu/execute.go:292 > Advancing to next stage with instruction: <nil>
 Stage=Execute
<nil> TRC pkg/cpu/memory.go:118 > Advancing to next stage with instruction: <nil>
 Stage=Memory
<nil> TRC pkg/cpu/writeback.go:88 > Got with instruction: <nil>
 Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:39 > No current instruction to process, returning early Stage=WriteBack
<nil> TRC pkg/cpu/memory.go:52 > No current instruction to process, returning early Stage=Memory
<nil> TRC pkg/cpu/execute.go:103 > ALURI operation result: 6 Stage=Execute
<nil> TRC pkg/cpu/decode.go:69 > Decoded instruction: &{rawInstruction:621 BaseInstruction:{OpType:3 Rd:0 ALU:0 Rs:0 RMem:6 CtrlFlag:1 CtrlMode:0 MemMode:0 Imm:0} Operand:0 Result:0 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:false}
 Stage=Decode
<nil> TRC pkg/cpu/decode.go:155 > Decoded filled instruction: &{rawInstruction:621 BaseInstruction:{OpType:3 Rd:0 ALU:0 Rs:0 RMem:6 CtrlFlag:1 CtrlMode:0 MemMode:0 Imm:0} Operand:0 Result:0 RDestAux:0 DestMemAddr:9 BranchTaken:false WriteBack:true}
 Stage=Decode
<nil> TRC pkg/cpu/fetch.go:56 > Fetched instruction: 0x0000005d
 Stage=Fetch
<nil> TRC pkg/cpu/fetch.go:61 > Increasing ProgramCounter to: 9 Stage=Fetch
<nil> TRC pkg/cpu/pipeline.go:67 > canFetch: true

<nil> TRC pkg/cpu/fetch.go:83 > Advancing to next stage with instruction: 0x0000005d Stage=Fetch
<nil> TRC pkg/cpu/decode.go:170 > Advancing to next stage with instruction: &{rawInstruction:621 BaseInstruction:{OpType:3 Rd:0 ALU:0 Rs:0 RMem:6 CtrlFlag:1 CtrlMode:0 MemMode:0 Imm:0} Operand:0 Result:0 RDestAux:0 DestMemAddr:9 BranchTaken:false WriteBack:true}
 Stage=Decode
<nil> TRC pkg/cpu/execute.go:292 > Advancing to next stage with instruction: &{rawInstruction:7201 BaseInstruction:{OpType:0 Rd:2 ALU:14 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:0} Operand:0 Result:6 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:false}
 Stage=Execute
<nil> TRC pkg/cpu/memory.go:118 > Advancing to next stage with instruction: <nil>
 Stage=Memory
<nil> TRC pkg/cpu/writeback.go:88 > Got with instruction: <nil>
 Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:39 > No current instruction to process, returning early Stage=WriteBack
<nil> TRC pkg/cpu/memory.go:56 > Current instruction is not a load/store type, skipping memory stage execution &{rawInstruction:7201 BaseInstruction:{OpType:0 Rd:2 ALU:14 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:0} Operand:0 Result:6 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:false}
 Stage=Memory
<nil> TRC pkg/cpu/execute.go:168 > calculated memory address: 9 Stage=Execute
<nil> TRC pkg/cpu/decode.go:69 > Decoded instruction: &{rawInstruction:93 BaseInstruction:{OpType:3 Rd:0 ALU:0 Rs:0 RMem:5 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:0} Operand:0 Result:0 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:false}
 Stage=Decode
<nil> TRC pkg/cpu/decode.go:155 > Decoded filled instruction: &{rawInstruction:93 BaseInstruction:{OpType:3 Rd:0 ALU:0 Rs:0 RMem:5 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:0} Operand:0 Result:0 RDestAux:0 DestMemAddr:4 BranchTaken:false WriteBack:true}
 Stage=Decode
<nil> TRC pkg/cpu/fetch.go:56 > Fetched instruction: 0xbeef0a11
 Stage=Fetch
<nil> TRC pkg/cpu/fetch.go:61 > Increasing ProgramCounter to: 10 Stage=Fetch
<nil> TRC pkg/cpu/pipeline.go:67 > canFetch: true

<nil> TRC pkg/cpu/fetch.go:83 > Advancing to next stage with instruction: 0xbeef0a11 Stage=Fetch
<nil> TRC pkg/cpu/decode.go:170 > Advancing to next stage with instruction: &{rawInstruction:93 BaseInstruction:{OpType:3 Rd:0 ALU:0 Rs:0 RMem:5 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:0} Operand:0 Result:0 RDestAux:0 DestMemAddr:4 BranchTaken:false WriteBack:true}
 Stage=Decode
<nil> TRC pkg/cpu/execute.go:292 > Advancing to next stage with instruction: &{rawInstruction:621 BaseInstruction:{OpType:3 Rd:0 ALU:0 Rs:0 RMem:6 CtrlFlag:1 CtrlMode:0 MemMode:0 Imm:0} Operand:0 Result:0 RDestAux:0 DestMemAddr:9 BranchTaken:false WriteBack:true}
 Stage=Execute
<nil> TRC pkg/cpu/memory.go:118 > Advancing to next stage with instruction: &{rawInstruction:7201 BaseInstruction:{OpType:0 Rd:2 ALU:14 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:0} Operand:0 Result:6 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:false}
 Stage=Memory
<nil> TRC pkg/cpu/writeback.go:88 > Got with instruction: &{rawInstruction:7201 BaseInstruction:{OpType:0 Rd:2 ALU:14 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:0} Operand:0 Result:6 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:false}
 Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:43 > Processing instruction: &{rawInstruction:7201 BaseInstruction:{OpType:0 Rd:2 ALU:14 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:0} Operand:0 Result:6 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:false}
 Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:77 > No write-back required for this instruction Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:79 > Write back completed for instruction: &{rawInstruction:7201 BaseInstruction:{OpType:0 Rd:2 ALU:14 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:0} Operand:0 Result:6 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:false}
 Stage=WriteBack
<nil> TRC pkg/cpu/memory.go:56 > Current instruction is not a load/store type, skipping memory stage execution &{rawInstruction:621 BaseInstruction:{OpType:3 Rd:0 ALU:0 Rs:0 RMem:6 CtrlFlag:1 CtrlMode:0 MemMode:0 Imm:0} Operand:0 Result:0 RDestAux:0 DestMemAddr:9 BranchTaken:false WriteBack:true}
 Stage=Memory
<nil> TRC pkg/cpu/execute.go:168 > calculated memory address: 4 Stage=Execute
<nil> TRC pkg/cpu/decode.go:69 > Decoded instruction: &{rawInstruction:3203336721 BaseInstruction:{OpType:0 Rd:1 ALU:5 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:-16657} Operand:0 Result:0 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:false}
 Stage=Decode
<nil> TRC pkg/cpu/decode.go:155 > Decoded filled instruction: &{rawInstruction:3203336721 BaseInstruction:{OpType:0 Rd:1 ALU:5 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:-16657} Operand:4294950639 Result:0 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=Decode
<nil> TRC pkg/cpu/fetch.go:56 > Fetched instruction: 0x00000419
 Stage=Fetch
<nil> TRC pkg/cpu/fetch.go:61 > Increasing ProgramCounter to: 11 Stage=Fetch
<nil> TRC pkg/cpu/pipeline.go:67 > canFetch: true

<nil> TRC pkg/cpu/fetch.go:83 > Advancing to next stage with instruction: 0x00000419 Stage=Fetch
<nil> TRC pkg/cpu/decode.go:170 > Advancing to next stage with instruction: &{rawInstruction:3203336721 BaseInstruction:{OpType:0 Rd:1 ALU:5 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:-16657} Operand:4294950639 Result:0 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=Decode
<nil> TRC pkg/cpu/execute.go:292 > Advancing to next stage with instruction: &{rawInstruction:93 BaseInstruction:{OpType:3 Rd:0 ALU:0 Rs:0 RMem:5 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:0} Operand:0 Result:0 RDestAux:0 DestMemAddr:4 BranchTaken:true WriteBack:true}
 Stage=Execute
<nil> TRC pkg/cpu/memory.go:118 > Advancing to next stage with instruction: &{rawInstruction:621 BaseInstruction:{OpType:3 Rd:0 ALU:0 Rs:0 RMem:6 CtrlFlag:1 CtrlMode:0 MemMode:0 Imm:0} Operand:0 Result:0 RDestAux:0 DestMemAddr:9 BranchTaken:false WriteBack:true}
 Stage=Memory
<nil> TRC pkg/cpu/writeback.go:88 > Got with instruction: &{rawInstruction:621 BaseInstruction:{OpType:3 Rd:0 ALU:0 Rs:0 RMem:6 CtrlFlag:1 CtrlMode:0 MemMode:0 Imm:0} Operand:0 Result:0 RDestAux:0 DestMemAddr:9 BranchTaken:false WriteBack:true}
 Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:43 > Processing instruction: &{rawInstruction:621 BaseInstruction:{OpType:3 Rd:0 ALU:0 Rs:0 RMem:6 CtrlFlag:1 CtrlMode:0 MemMode:0 Imm:0} Operand:0 Result:0 RDestAux:0 DestMemAddr:9 BranchTaken:false WriteBack:true}
 Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:50 > Control instruction detected Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:52 > Branch not taken, no write back to Program Counter required Stage=WriteBack
<nil> TRC pkg/cpu/memory.go:56 > Current instruction is not a load/store type, skipping memory stage execution &{rawInstruction:93 BaseInstruction:{OpType:3 Rd:0 ALU:0 Rs:0 RMem:5 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:0} Operand:0 Result:0 RDestAux:0 DestMemAddr:4 BranchTaken:true WriteBack:true}
 Stage=Memory
<nil> TRC pkg/cpu/execute.go:103 > ALURI operation result: 4294950639 Stage=Execute
<nil> TRC pkg/cpu/decode.go:69 > Decoded instruction: &{rawInstruction:1049 BaseInstruction:{OpType:2 Rd:1 ALU:0 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:2 Imm:0} Operand:0 Result:0 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:false}
 Stage=Decode
<nil> TRC pkg/cpu/decode.go:155 > Decoded filled instruction: &{rawInstruction:1049 BaseInstruction:{OpType:2 Rd:1 ALU:0 Rs:0 RMem:30 CtrlFlag:0 CtrlMode:0 MemMode:2 Imm:0} Operand:0 Result:0 RDestAux:0 DestMemAddr:20 BranchTaken:false WriteBack:false}
 Stage=Decode
<nil> TRC pkg/cpu/fetch.go:56 > Fetched instruction: 0x00000419
 Stage=Fetch
<nil> TRC pkg/cpu/fetch.go:61 > Increasing ProgramCounter to: 12 Stage=Fetch
<nil> TRC pkg/cpu/pipeline.go:67 > canFetch: true

<nil> TRC pkg/cpu/fetch.go:83 > Advancing to next stage with instruction: 0x00000419 Stage=Fetch
<nil> TRC pkg/cpu/decode.go:170 > Advancing to next stage with instruction: &{rawInstruction:1049 BaseInstruction:{OpType:2 Rd:1 ALU:0 Rs:0 RMem:30 CtrlFlag:0 CtrlMode:0 MemMode:2 Imm:0} Operand:0 Result:0 RDestAux:0 DestMemAddr:20 BranchTaken:false WriteBack:false}
 Stage=Decode
<nil> TRC pkg/cpu/execute.go:292 > Advancing to next stage with instruction: &{rawInstruction:3203336721 BaseInstruction:{OpType:0 Rd:1 ALU:5 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:-16657} Operand:4294950639 Result:4294950639 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=Execute
<nil> TRC pkg/cpu/memory.go:118 > Advancing to next stage with instruction: &{rawInstruction:93 BaseInstruction:{OpType:3 Rd:0 ALU:0 Rs:0 RMem:5 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:0} Operand:0 Result:0 RDestAux:0 DestMemAddr:4 BranchTaken:true WriteBack:true}
 Stage=Memory
<nil> TRC pkg/cpu/writeback.go:88 > Got with instruction: &{rawInstruction:93 BaseInstruction:{OpType:3 Rd:0 ALU:0 Rs:0 RMem:5 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:0} Operand:0 Result:0 RDestAux:0 DestMemAddr:4 BranchTaken:true WriteBack:true}
 Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:43 > Processing instruction: &{rawInstruction:93 BaseInstruction:{OpType:3 Rd:0 ALU:0 Rs:0 RMem:5 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:0} Operand:0 Result:0 RDestAux:0 DestMemAddr:4 BranchTaken:true WriteBack:true}
 Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:50 > Control instruction detected Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:59 > Writing to Program Counter directly from control instruction to 4
 Stage=WriteBack
<nil> TRC pkg/cpu/fetch.go:95 > Squashing instruction: <nil>
 Stage=Fetch
<nil> TRC pkg/cpu/decode.go:182 > Squashing instruction: &{rawInstruction:1049 BaseInstruction:{OpType:0 Rd:0 ALU:0 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:0} Operand:0 Result:0 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:false}
 Stage=Decode
<nil> TRC pkg/cpu/execute.go:304 > Squashing instruction: &{rawInstruction:1049 BaseInstruction:{OpType:2 Rd:1 ALU:0 Rs:0 RMem:30 CtrlFlag:0 CtrlMode:0 MemMode:2 Imm:0} Operand:0 Result:0 RDestAux:0 DestMemAddr:20 BranchTaken:false WriteBack:false}
 Stage=Execute
<nil> TRC pkg/cpu/memory.go:130 > Squashing instruction: &{rawInstruction:3203336721 BaseInstruction:{OpType:0 Rd:1 ALU:5 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:-16657} Operand:4294950639 Result:4294950639 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=Memory
<nil> TRC pkg/cpu/writeback.go:95 > Squashing instruction: &{rawInstruction:93 BaseInstruction:{OpType:3 Rd:0 ALU:0 Rs:0 RMem:5 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:0} Operand:0 Result:0 RDestAux:0 DestMemAddr:4 BranchTaken:true WriteBack:true}
 Stage=WriteBack
<nil> TRC pkg/cpu/memory.go:52 > No current instruction to process, returning early Stage=Memory
<nil> TRC pkg/cpu/execute.go:258 > No current instruction to process, returning early Stage=Execute
<nil> TRC pkg/cpu/decode.go:61 > No current instruction to process, returning early Stage=Decode
<nil> TRC pkg/cpu/fetch.go:56 > Fetched instruction: 0x00020041
 Stage=Fetch
<nil> TRC pkg/cpu/fetch.go:61 > Increasing ProgramCounter to: 5 Stage=Fetch
<nil> TRC pkg/cpu/pipeline.go:67 > canFetch: true

<nil> TRC pkg/cpu/fetch.go:83 > Advancing to next stage with instruction: 0x00020041 Stage=Fetch
<nil> TRC pkg/cpu/decode.go:170 > Advancing to next stage with instruction: <nil>
 Stage=Decode
<nil> TRC pkg/cpu/execute.go:292 > Advancing to next stage with instruction: <nil>
 Stage=Execute
<nil> TRC pkg/cpu/memory.go:118 > Advancing to next stage with instruction: <nil>
 Stage=Memory
<nil> TRC pkg/cpu/writeback.go:88 > Got with instruction: <nil>
 Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:39 > No current instruction to process, returning early Stage=WriteBack
<nil> TRC pkg/cpu/memory.go:52 > No current instruction to process, returning early Stage=Memory
<nil> TRC pkg/cpu/execute.go:258 > No current instruction to process, returning early Stage=Execute
<nil> TRC pkg/cpu/decode.go:61 > No current instruction to process, returning early Stage=Decode
<nil> TRC pkg/cpu/fetch.go:51 > Fetch failed: WAIT_NEXT_LEVEL Stage=Fetch
<nil> TRC pkg/cpu/pipeline.go:67 > canFetch: true

<nil> TRC pkg/cpu/fetch.go:78 > No instruction fetched, cannot advance Stage=Fetch
<nil> TRC pkg/cpu/decode.go:162 > previous stage Fetch is stalled Stage=Decode
<nil> TRC pkg/cpu/decode.go:170 > Advancing to next stage with instruction: <nil>
 Stage=Decode
<nil> TRC pkg/cpu/execute.go:292 > Advancing to next stage with instruction: <nil>
 Stage=Execute
<nil> TRC pkg/cpu/memory.go:118 > Advancing to next stage with instruction: <nil>
 Stage=Memory
<nil> TRC pkg/cpu/writeback.go:88 > Got with instruction: <nil>
 Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:39 > No current instruction to process, returning early Stage=WriteBack
<nil> TRC pkg/cpu/memory.go:52 > No current instruction to process, returning early Stage=Memory
<nil> TRC pkg/cpu/execute.go:258 > No current instruction to process, returning early Stage=Execute
<nil> TRC pkg/cpu/decode.go:61 > No current instruction to process, returning early Stage=Decode
<nil> TRC pkg/cpu/fetch.go:51 > Fetch failed: WAIT_NEXT_LEVEL Stage=Fetch
<nil> TRC pkg/cpu/pipeline.go:67 > canFetch: true

<nil> TRC pkg/cpu/fetch.go:78 > No instruction fetched, cannot advance Stage=Fetch
<nil> TRC pkg/cpu/decode.go:162 > previous stage Fetch is stalled Stage=Decode
<nil> TRC pkg/cpu/decode.go:170 > Advancing to next stage with instruction: <nil>
 Stage=Decode
<nil> TRC pkg/cpu/execute.go:292 > Advancing to next stage with instruction: <nil>
 Stage=Execute
<nil> TRC pkg/cpu/memory.go:118 > Advancing to next stage with instruction: <nil>
 Stage=Memory
<nil> TRC pkg/cpu/writeback.go:88 > Got with instruction: <nil>
 Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:39 > No current instruction to process, returning early Stage=WriteBack
<nil> TRC pkg/cpu/memory.go:52 > No current instruction to process, returning early Stage=Memory
<nil> TRC pkg/cpu/execute.go:258 > No current instruction to process, returning early Stage=Execute
<nil> TRC pkg/cpu/decode.go:61 > No current instruction to process, returning early Stage=Decode
<nil> TRC pkg/cpu/fetch.go:51 > Fetch failed: WAIT_NEXT_LEVEL Stage=Fetch
<nil> TRC pkg/cpu/pipeline.go:67 > canFetch: true

<nil> TRC pkg/cpu/fetch.go:78 > No instruction fetched, cannot advance Stage=Fetch
<nil> TRC pkg/cpu/decode.go:162 > previous stage Fetch is stalled Stage=Decode
<nil> TRC pkg/cpu/decode.go:170 > Advancing to next stage with instruction: <nil>
 Stage=Decode
<nil> TRC pkg/cpu/execute.go:292 > Advancing to next stage with instruction: <nil>
 Stage=Execute
<nil> TRC pkg/cpu/memory.go:118 > Advancing to next stage with instruction: <nil>
 Stage=Memory
<nil> TRC pkg/cpu/writeback.go:88 > Got with instruction: <nil>
 Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:39 > No current instruction to process, returning early Stage=WriteBack
<nil> TRC pkg/cpu/memory.go:52 > No current instruction to process, returning early Stage=Memory
<nil> TRC pkg/cpu/execute.go:258 > No current instruction to process, returning early Stage=Execute
<nil> TRC pkg/cpu/decode.go:61 > No current instruction to process, returning early Stage=Decode
<nil> TRC pkg/cpu/fetch.go:56 > Fetched instruction: 0x00041851
 Stage=Fetch
<nil> TRC pkg/cpu/fetch.go:61 > Increasing ProgramCounter to: 1 Stage=Fetch
<nil> TRC pkg/cpu/pipeline.go:67 > canFetch: true

<nil> TRC pkg/cpu/fetch.go:83 > Advancing to next stage with instruction: 0x00041851 Stage=Fetch
<nil> TRC pkg/cpu/decode.go:170 > Advancing to next stage with instruction: <nil>
 Stage=Decode
<nil> TRC pkg/cpu/execute.go:292 > Advancing to next stage with instruction: <nil>
 Stage=Execute
<nil> TRC pkg/cpu/memory.go:118 > Advancing to next stage with instruction: <nil>
 Stage=Memory
<nil> TRC pkg/cpu/writeback.go:88 > Got with instruction: <nil>
 Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:39 > No current instruction to process, returning early Stage=WriteBack
<nil> TRC pkg/cpu/memory.go:52 > No current instruction to process, returning early Stage=Memory
<nil> TRC pkg/cpu/execute.go:258 > No current instruction to process, returning early Stage=Execute
<nil> TRC pkg/cpu/decode.go:69 > Decoded instruction: &{rawInstruction:268369 BaseInstruction:{OpType:0 Rd:5 ALU:12 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:4} Operand:0 Result:0 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:false}
 Stage=Decode
<nil> TRC pkg/cpu/decode.go:155 > Decoded filled instruction: &{rawInstruction:268369 BaseInstruction:{OpType:0 Rd:5 ALU:12 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:4} Operand:4 Result:0 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=Decode
<nil> TRC pkg/cpu/fetch.go:56 > Fetched instruction: 0x00091861
 Stage=Fetch
<nil> TRC pkg/cpu/fetch.go:61 > Increasing ProgramCounter to: 2 Stage=Fetch
<nil> TRC pkg/cpu/pipeline.go:67 > canFetch: true

<nil> TRC pkg/cpu/fetch.go:83 > Advancing to next stage with instruction: 0x00091861 Stage=Fetch
<nil> TRC pkg/cpu/decode.go:170 > Advancing to next stage with instruction: &{rawInstruction:268369 BaseInstruction:{OpType:0 Rd:5 ALU:12 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:4} Operand:4 Result:0 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=Decode
<nil> TRC pkg/cpu/execute.go:292 > Advancing to next stage with instruction: <nil>
 Stage=Execute
<nil> TRC pkg/cpu/memory.go:118 > Advancing to next stage with instruction: <nil>
 Stage=Memory
<nil> TRC pkg/cpu/writeback.go:88 > Got with instruction: <nil>
 Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:39 > No current instruction to process, returning early Stage=WriteBack
<nil> TRC pkg/cpu/memory.go:52 > No current instruction to process, returning early Stage=Memory
<nil> TRC pkg/cpu/execute.go:103 > ALURI operation result: 4 Stage=Execute
<nil> TRC pkg/cpu/decode.go:69 > Decoded instruction: &{rawInstruction:596065 BaseInstruction:{OpType:0 Rd:6 ALU:12 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:9} Operand:0 Result:0 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:false}
 Stage=Decode
<nil> TRC pkg/cpu/decode.go:155 > Decoded filled instruction: &{rawInstruction:596065 BaseInstruction:{OpType:0 Rd:6 ALU:12 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:9} Operand:9 Result:0 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=Decode
<nil> TRC pkg/cpu/fetch.go:56 > Fetched instruction: 0x000a1821
 Stage=Fetch
<nil> TRC pkg/cpu/fetch.go:61 > Increasing ProgramCounter to: 3 Stage=Fetch
<nil> TRC pkg/cpu/pipeline.go:67 > canFetch: true

<nil> TRC pkg/cpu/fetch.go:83 > Advancing to next stage with instruction: 0x000a1821 Stage=Fetch
<nil> TRC pkg/cpu/decode.go:170 > Advancing to next stage with instruction: &{rawInstruction:596065 BaseInstruction:{OpType:0 Rd:6 ALU:12 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:9} Operand:9 Result:0 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=Decode
<nil> TRC pkg/cpu/execute.go:292 > Advancing to next stage with instruction: &{rawInstruction:268369 BaseInstruction:{OpType:0 Rd:5 ALU:12 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:4} Operand:4 Result:4 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=Execute
<nil> TRC pkg/cpu/memory.go:118 > Advancing to next stage with instruction: <nil>
 Stage=Memory
<nil> TRC pkg/cpu/writeback.go:88 > Got with instruction: <nil>
 Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:39 > No current instruction to process, returning early Stage=WriteBack
<nil> TRC pkg/cpu/memory.go:56 > Current instruction is not a load/store type, skipping memory stage execution &{rawInstruction:268369 BaseInstruction:{OpType:0 Rd:5 ALU:12 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:4} Operand:4 Result:4 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=Memory
<nil> TRC pkg/cpu/execute.go:103 > ALURI operation result: 9 Stage=Execute
<nil> TRC pkg/cpu/decode.go:69 > Decoded instruction: &{rawInstruction:661537 BaseInstruction:{OpType:0 Rd:2 ALU:12 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:10} Operand:0 Result:0 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:false}
 Stage=Decode
<nil> TRC pkg/cpu/decode.go:155 > Decoded filled instruction: &{rawInstruction:661537 BaseInstruction:{OpType:0 Rd:2 ALU:12 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:10} Operand:10 Result:0 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=Decode
<nil> TRC pkg/cpu/fetch.go:56 > Fetched instruction: 0x001401e1
 Stage=Fetch
<nil> TRC pkg/cpu/fetch.go:61 > Increasing ProgramCounter to: 4 Stage=Fetch
<nil> TRC pkg/cpu/pipeline.go:67 > canFetch: true

<nil> TRC pkg/cpu/fetch.go:83 > Advancing to next stage with instruction: 0x001401e1 Stage=Fetch
<nil> TRC pkg/cpu/decode.go:170 > Advancing to next stage with instruction: &{rawInstruction:661537 BaseInstruction:{OpType:0 Rd:2 ALU:12 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:10} Operand:10 Result:0 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=Decode
<nil> TRC pkg/cpu/execute.go:292 > Advancing to next stage with instruction: &{rawInstruction:596065 BaseInstruction:{OpType:0 Rd:6 ALU:12 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:9} Operand:9 Result:9 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=Execute
<nil> TRC pkg/cpu/memory.go:118 > Advancing to next stage with instruction: &{rawInstruction:268369 BaseInstruction:{OpType:0 Rd:5 ALU:12 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:4} Operand:4 Result:4 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=Memory
<nil> TRC pkg/cpu/writeback.go:88 > Got with instruction: &{rawInstruction:268369 BaseInstruction:{OpType:0 Rd:5 ALU:12 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:4} Operand:4 Result:4 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:43 > Processing instruction: &{rawInstruction:268369 BaseInstruction:{OpType:0 Rd:5 ALU:12 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:4} Operand:4 Result:4 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:65 > Writing back result: 4 to r5
 Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:67 > Unblocked register r5 for write back
 Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:75 > Written back to rdestaux: 0 0
 Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:79 > Write back completed for instruction: &{rawInstruction:268369 BaseInstruction:{OpType:0 Rd:5 ALU:12 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:4} Operand:4 Result:4 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=WriteBack
<nil> TRC pkg/cpu/memory.go:56 > Current instruction is not a load/store type, skipping memory stage execution &{rawInstruction:596065 BaseInstruction:{OpType:0 Rd:6 ALU:12 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:9} Operand:9 Result:9 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=Memory
<nil> TRC pkg/cpu/execute.go:103 > ALURI operation result: 10 Stage=Execute
<nil> TRC pkg/cpu/decode.go:69 > Decoded instruction: &{rawInstruction:1311201 BaseInstruction:{OpType:0 Rd:30 ALU:0 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:20} Operand:0 Result:0 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:false}
 Stage=Decode
<nil> TRC pkg/cpu/decode.go:155 > Decoded filled instruction: &{rawInstruction:1311201 BaseInstruction:{OpType:0 Rd:30 ALU:0 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:20} Operand:20 Result:0 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=Decode
<nil> TRC pkg/cpu/fetch.go:51 > Fetch failed: WAIT_NEXT_LEVEL Stage=Fetch
<nil> TRC pkg/cpu/pipeline.go:67 > canFetch: true

<nil> TRC pkg/cpu/fetch.go:78 > No instruction fetched, cannot advance Stage=Fetch
<nil> TRC pkg/cpu/decode.go:162 > previous stage Fetch is stalled Stage=Decode
<nil> TRC pkg/cpu/decode.go:170 > Advancing to next stage with instruction: &{rawInstruction:1311201 BaseInstruction:{OpType:0 Rd:30 ALU:0 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:20} Operand:20 Result:0 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=Decode
<nil> TRC pkg/cpu/execute.go:292 > Advancing to next stage with instruction: &{rawInstruction:661537 BaseInstruction:{OpType:0 Rd:2 ALU:12 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:10} Operand:10 Result:10 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=Execute
<nil> TRC pkg/cpu/memory.go:118 > Advancing to next stage with instruction: &{rawInstruction:596065 BaseInstruction:{OpType:0 Rd:6 ALU:12 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:9} Operand:9 Result:9 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=Memory
<nil> TRC pkg/cpu/writeback.go:88 > Got with instruction: &{rawInstruction:596065 BaseInstruction:{OpType:0 Rd:6 ALU:12 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:9} Operand:9 Result:9 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:43 > Processing instruction: &{rawInstruction:596065 BaseInstruction:{OpType:0 Rd:6 ALU:12 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:9} Operand:9 Result:9 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:65 > Writing back result: 9 to r6
 Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:67 > Unblocked register r6 for write back
 Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:75 > Written back to rdestaux: 0 0
 Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:79 > Write back completed for instruction: &{rawInstruction:596065 BaseInstruction:{OpType:0 Rd:6 ALU:12 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:9} Operand:9 Result:9 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=WriteBack
<nil> TRC pkg/cpu/memory.go:56 > Current instruction is not a load/store type, skipping memory stage execution &{rawInstruction:661537 BaseInstruction:{OpType:0 Rd:2 ALU:12 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:10} Operand:10 Result:10 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=Memory
<nil> TRC pkg/cpu/execute.go:103 > ALURI operation result: 20 Stage=Execute
<nil> TRC pkg/cpu/decode.go:61 > No current instruction to process, returning early Stage=Decode
<nil> TRC pkg/cpu/fetch.go:51 > Fetch failed: WAIT_NEXT_LEVEL Stage=Fetch
<nil> TRC pkg/cpu/pipeline.go:67 > canFetch: true

<nil> TRC pkg/cpu/fetch.go:78 > No instruction fetched, cannot advance Stage=Fetch
<nil> TRC pkg/cpu/decode.go:162 > previous stage Fetch is stalled Stage=Decode
<nil> TRC pkg/cpu/decode.go:170 > Advancing to next stage with instruction: <nil>
 Stage=Decode
<nil> TRC pkg/cpu/execute.go:292 > Advancing to next stage with instruction: &{rawInstruction:1311201 BaseInstruction:{OpType:0 Rd:30 ALU:0 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:20} Operand:20 Result:20 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=Execute
<nil> TRC pkg/cpu/memory.go:118 > Advancing to next stage with instruction: &{rawInstruction:661537 BaseInstruction:{OpType:0 Rd:2 ALU:12 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:10} Operand:10 Result:10 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=Memory
<nil> TRC pkg/cpu/writeback.go:88 > Got with instruction: &{rawInstruction:661537 BaseInstruction:{OpType:0 Rd:2 ALU:12 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:10} Operand:10 Result:10 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:43 > Processing instruction: &{rawInstruction:661537 BaseInstruction:{OpType:0 Rd:2 ALU:12 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:10} Operand:10 Result:10 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:65 > Writing back result: 10 to r2
 Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:67 > Unblocked register r2 for write back
 Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:75 > Written back to rdestaux: 0 0
 Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:79 > Write back completed for instruction: &{rawInstruction:661537 BaseInstruction:{OpType:0 Rd:2 ALU:12 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:10} Operand:10 Result:10 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=WriteBack
<nil> TRC pkg/cpu/memory.go:56 > Current instruction is not a load/store type, skipping memory stage execution &{rawInstruction:1311201 BaseInstruction:{OpType:0 Rd:30 ALU:0 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:20} Operand:20 Result:20 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=Memory
<nil> TRC pkg/cpu/execute.go:258 > No current instruction to process, returning early Stage=Execute
<nil> TRC pkg/cpu/decode.go:61 > No current instruction to process, returning early Stage=Decode
<nil> TRC pkg/cpu/fetch.go:51 > Fetch failed: WAIT_NEXT_LEVEL Stage=Fetch
<nil> TRC pkg/cpu/pipeline.go:67 > canFetch: true

<nil> TRC pkg/cpu/fetch.go:78 > No instruction fetched, cannot advance Stage=Fetch
<nil> TRC pkg/cpu/decode.go:162 > previous stage Fetch is stalled Stage=Decode
<nil> TRC pkg/cpu/decode.go:170 > Advancing to next stage with instruction: <nil>
 Stage=Decode
<nil> TRC pkg/cpu/execute.go:292 > Advancing to next stage with instruction: <nil>
 Stage=Execute
<nil> TRC pkg/cpu/memory.go:118 > Advancing to next stage with instruction: &{rawInstruction:1311201 BaseInstruction:{OpType:0 Rd:30 ALU:0 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:20} Operand:20 Result:20 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=Memory
<nil> TRC pkg/cpu/writeback.go:88 > Got with instruction: &{rawInstruction:1311201 BaseInstruction:{OpType:0 Rd:30 ALU:0 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:20} Operand:20 Result:20 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:43 > Processing instruction: &{rawInstruction:1311201 BaseInstruction:{OpType:0 Rd:30 ALU:0 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:20} Operand:20 Result:20 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:65 > Writing back result: 20 to r30
 Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:67 > Unblocked register r30 for write back
 Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:75 > Written back to rdestaux: 0 0
 Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:79 > Write back completed for instruction: &{rawInstruction:1311201 BaseInstruction:{OpType:0 Rd:30 ALU:0 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:20} Operand:20 Result:20 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=WriteBack
<nil> TRC pkg/cpu/memory.go:52 > No current instruction to process, returning early Stage=Memory
<nil> TRC pkg/cpu/execute.go:258 > No current instruction to process, returning early Stage=Execute
<nil> TRC pkg/cpu/decode.go:61 > No current instruction to process, returning early Stage=Decode
<nil> TRC pkg/cpu/fetch.go:56 > Fetched instruction: 0x00020041
 Stage=Fetch
<nil> TRC pkg/cpu/fetch.go:61 > Increasing ProgramCounter to: 5 Stage=Fetch
<nil> TRC pkg/cpu/pipeline.go:67 > canFetch: true

<nil> TRC pkg/cpu/fetch.go:83 > Advancing to next stage with instruction: 0x00020041 Stage=Fetch
<nil> TRC pkg/cpu/decode.go:170 > Advancing to next stage with instruction: <nil>
 Stage=Decode
<nil> TRC pkg/cpu/execute.go:292 > Advancing to next stage with instruction: <nil>
 Stage=Execute
<nil> TRC pkg/cpu/memory.go:118 > Advancing to next stage with instruction: <nil>
 Stage=Memory
<nil> TRC pkg/cpu/writeback.go:88 > Got with instruction: <nil>
 Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:39 > No current instruction to process, returning early Stage=WriteBack
<nil> TRC pkg/cpu/memory.go:52 > No current instruction to process, returning early Stage=Memory
<nil> TRC pkg/cpu/execute.go:258 > No current instruction to process, returning early Stage=Execute
<nil> TRC pkg/cpu/decode.go:69 > Decoded instruction: &{rawInstruction:131137 BaseInstruction:{OpType:0 Rd:4 ALU:0 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:2} Operand:0 Result:0 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:false}
 Stage=Decode
<nil> TRC pkg/cpu/decode.go:155 > Decoded filled instruction: &{rawInstruction:131137 BaseInstruction:{OpType:0 Rd:4 ALU:0 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:2} Operand:2 Result:0 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=Decode
<nil> TRC pkg/cpu/fetch.go:56 > Fetched instruction: 0x00010221
 Stage=Fetch
<nil> TRC pkg/cpu/fetch.go:61 > Increasing ProgramCounter to: 6 Stage=Fetch
<nil> TRC pkg/cpu/pipeline.go:67 > canFetch: true

<nil> TRC pkg/cpu/fetch.go:83 > Advancing to next stage with instruction: 0x00010221 Stage=Fetch
<nil> TRC pkg/cpu/decode.go:170 > Advancing to next stage with instruction: &{rawInstruction:131137 BaseInstruction:{OpType:0 Rd:4 ALU:0 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:2} Operand:2 Result:0 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=Decode
<nil> TRC pkg/cpu/execute.go:292 > Advancing to next stage with instruction: <nil>
 Stage=Execute
<nil> TRC pkg/cpu/memory.go:118 > Advancing to next stage with instruction: <nil>
 Stage=Memory
<nil> TRC pkg/cpu/writeback.go:88 > Got with instruction: <nil>
 Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:39 > No current instruction to process, returning early Stage=WriteBack
<nil> TRC pkg/cpu/memory.go:52 > No current instruction to process, returning early Stage=Memory
<nil> TRC pkg/cpu/execute.go:103 > ALURI operation result: 2 Stage=Execute
<nil> TRC pkg/cpu/decode.go:69 > Decoded instruction: &{rawInstruction:66081 BaseInstruction:{OpType:0 Rd:2 ALU:1 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:1} Operand:0 Result:0 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:false}
 Stage=Decode
<nil> TRC pkg/cpu/decode.go:155 > Decoded filled instruction: &{rawInstruction:66081 BaseInstruction:{OpType:0 Rd:2 ALU:1 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:1} Operand:1 Result:10 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=Decode
<nil> TRC pkg/cpu/fetch.go:56 > Fetched instruction: 0x00001c21
 Stage=Fetch
<nil> TRC pkg/cpu/fetch.go:61 > Increasing ProgramCounter to: 7 Stage=Fetch
<nil> TRC pkg/cpu/pipeline.go:67 > canFetch: true

<nil> TRC pkg/cpu/fetch.go:83 > Advancing to next stage with instruction: 0x00001c21 Stage=Fetch
<nil> TRC pkg/cpu/decode.go:170 > Advancing to next stage with instruction: &{rawInstruction:66081 BaseInstruction:{OpType:0 Rd:2 ALU:1 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:1} Operand:1 Result:10 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=Decode
<nil> TRC pkg/cpu/execute.go:292 > Advancing to next stage with instruction: &{rawInstruction:131137 BaseInstruction:{OpType:0 Rd:4 ALU:0 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:2} Operand:2 Result:2 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=Execute
<nil> TRC pkg/cpu/memory.go:118 > Advancing to next stage with instruction: <nil>
 Stage=Memory
<nil> TRC pkg/cpu/writeback.go:88 > Got with instruction: <nil>
 Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:39 > No current instruction to process, returning early Stage=WriteBack
<nil> TRC pkg/cpu/memory.go:56 > Current instruction is not a load/store type, skipping memory stage execution &{rawInstruction:131137 BaseInstruction:{OpType:0 Rd:4 ALU:0 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:2} Operand:2 Result:2 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=Memory
<nil> TRC pkg/cpu/execute.go:103 > ALURI operation result: 9 Stage=Execute
<nil> TRC pkg/cpu/decode.go:69 > Decoded instruction: &{rawInstruction:7201 BaseInstruction:{OpType:0 Rd:2 ALU:14 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:0} Operand:0 Result:0 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:false}
 Stage=Decode
<nil> TRC pkg/cpu/decode.go:75 > Failed to read register r2 -1 Stage=Decode
<nil> TRC pkg/cpu/fetch.go:56 > Fetched instruction: 0x0000026d
 Stage=Fetch
<nil> TRC pkg/cpu/fetch.go:61 > Increasing ProgramCounter to: 8 Stage=Fetch
<nil> TRC pkg/cpu/pipeline.go:67 > canFetch: true

<nil> TRC pkg/cpu/fetch.go:88 > Next stage cannot advance, stalling Stage=Fetch
<nil> TRC pkg/cpu/decode.go:165 > Decode is busy, cannot advance: 1 Stage=Decode
<nil> TRC pkg/cpu/execute.go:284 > previous stage Decode returned stall
 Stage=Execute
<nil> TRC pkg/cpu/execute.go:292 > Advancing to next stage with instruction: &{rawInstruction:66081 BaseInstruction:{OpType:0 Rd:2 ALU:1 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:1} Operand:1 Result:9 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=Execute
<nil> TRC pkg/cpu/memory.go:118 > Advancing to next stage with instruction: &{rawInstruction:131137 BaseInstruction:{OpType:0 Rd:4 ALU:0 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:2} Operand:2 Result:2 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=Memory
<nil> TRC pkg/cpu/writeback.go:88 > Got with instruction: &{rawInstruction:131137 BaseInstruction:{OpType:0 Rd:4 ALU:0 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:2} Operand:2 Result:2 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:43 > Processing instruction: &{rawInstruction:131137 BaseInstruction:{OpType:0 Rd:4 ALU:0 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:2} Operand:2 Result:2 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:65 > Writing back result: 2 to r4
 Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:67 > Unblocked register r4 for write back
 Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:75 > Written back to rdestaux: 0 0
 Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:79 > Write back completed for instruction: &{rawInstruction:131137 BaseInstruction:{OpType:0 Rd:4 ALU:0 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:2} Operand:2 Result:2 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=WriteBack
<nil> TRC pkg/cpu/memory.go:56 > Current instruction is not a load/store type, skipping memory stage execution &{rawInstruction:66081 BaseInstruction:{OpType:0 Rd:2 ALU:1 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:1} Operand:1 Result:9 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=Memory
<nil> TRC pkg/cpu/execute.go:258 > No current instruction to process, returning early Stage=Execute
<nil> TRC pkg/cpu/decode.go:69 > Decoded instruction: &{rawInstruction:7201 BaseInstruction:{OpType:0 Rd:2 ALU:14 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:0} Operand:0 Result:0 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:false}
 Stage=Decode
<nil> TRC pkg/cpu/decode.go:75 > Failed to read register r2 -1 Stage=Decode
<nil> TRC pkg/cpu/fetch.go:44 > Currently have an instruction &{rawInstruction:621 BaseInstruction:{OpType:0 Rd:0 ALU:0 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:0} Operand:0 Result:0 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:false}, skipping fetch Stage=Fetch
<nil> TRC pkg/cpu/pipeline.go:67 > canFetch: true

<nil> TRC pkg/cpu/fetch.go:88 > Next stage cannot advance, stalling Stage=Fetch
<nil> TRC pkg/cpu/decode.go:165 > Decode is busy, cannot advance: 1 Stage=Decode
<nil> TRC pkg/cpu/execute.go:284 > previous stage Decode returned stall
 Stage=Execute
<nil> TRC pkg/cpu/execute.go:292 > Advancing to next stage with instruction: <nil>
 Stage=Execute
<nil> TRC pkg/cpu/memory.go:118 > Advancing to next stage with instruction: &{rawInstruction:66081 BaseInstruction:{OpType:0 Rd:2 ALU:1 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:1} Operand:1 Result:9 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=Memory
<nil> TRC pkg/cpu/writeback.go:88 > Got with instruction: &{rawInstruction:66081 BaseInstruction:{OpType:0 Rd:2 ALU:1 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:1} Operand:1 Result:9 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:43 > Processing instruction: &{rawInstruction:66081 BaseInstruction:{OpType:0 Rd:2 ALU:1 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:1} Operand:1 Result:9 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:65 > Writing back result: 9 to r2
 Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:67 > Unblocked register r2 for write back
 Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:75 > Written back to rdestaux: 0 0
 Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:79 > Write back completed for instruction: &{rawInstruction:66081 BaseInstruction:{OpType:0 Rd:2 ALU:1 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:1} Operand:1 Result:9 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=WriteBack
<nil> TRC pkg/cpu/memory.go:52 > No current instruction to process, returning early Stage=Memory
<nil> TRC pkg/cpu/execute.go:258 > No current instruction to process, returning early Stage=Execute
<nil> TRC pkg/cpu/decode.go:69 > Decoded instruction: &{rawInstruction:7201 BaseInstruction:{OpType:0 Rd:2 ALU:14 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:0} Operand:0 Result:0 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:false}
 Stage=Decode
<nil> TRC pkg/cpu/decode.go:155 > Decoded filled instruction: &{rawInstruction:7201 BaseInstruction:{OpType:0 Rd:2 ALU:14 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:0} Operand:0 Result:9 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=Decode
<nil> TRC pkg/cpu/fetch.go:44 > Currently have an instruction &{rawInstruction:621 BaseInstruction:{OpType:0 Rd:0 ALU:0 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:0} Operand:0 Result:0 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:false}, skipping fetch Stage=Fetch
<nil> TRC pkg/cpu/pipeline.go:67 > canFetch: true

<nil> TRC pkg/cpu/fetch.go:83 > Advancing to next stage with instruction: 0x0000026d Stage=Fetch
<nil> TRC pkg/cpu/decode.go:170 > Advancing to next stage with instruction: &{rawInstruction:7201 BaseInstruction:{OpType:0 Rd:2 ALU:14 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:0} Operand:0 Result:9 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=Decode
<nil> TRC pkg/cpu/execute.go:292 > Advancing to next stage with instruction: <nil>
 Stage=Execute
<nil> TRC pkg/cpu/memory.go:118 > Advancing to next stage with instruction: <nil>
 Stage=Memory
<nil> TRC pkg/cpu/writeback.go:88 > Got with instruction: <nil>
 Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:39 > No current instruction to process, returning early Stage=WriteBack
<nil> TRC pkg/cpu/memory.go:52 > No current instruction to process, returning early Stage=Memory
<nil> TRC pkg/cpu/execute.go:103 > ALURI operation result: 9 Stage=Execute
<nil> TRC pkg/cpu/decode.go:69 > Decoded instruction: &{rawInstruction:621 BaseInstruction:{OpType:3 Rd:0 ALU:0 Rs:0 RMem:6 CtrlFlag:1 CtrlMode:0 MemMode:0 Imm:0} Operand:0 Result:0 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:false}
 Stage=Decode
<nil> TRC pkg/cpu/decode.go:155 > Decoded filled instruction: &{rawInstruction:621 BaseInstruction:{OpType:3 Rd:0 ALU:0 Rs:0 RMem:6 CtrlFlag:1 CtrlMode:0 MemMode:0 Imm:0} Operand:0 Result:0 RDestAux:0 DestMemAddr:9 BranchTaken:false WriteBack:true}
 Stage=Decode
<nil> TRC pkg/cpu/fetch.go:51 > Fetch failed: WAIT_NEXT_LEVEL Stage=Fetch
<nil> TRC pkg/cpu/pipeline.go:67 > canFetch: true

<nil> TRC pkg/cpu/fetch.go:78 > No instruction fetched, cannot advance Stage=Fetch
<nil> TRC pkg/cpu/decode.go:162 > previous stage Fetch is stalled Stage=Decode
<nil> TRC pkg/cpu/decode.go:170 > Advancing to next stage with instruction: &{rawInstruction:621 BaseInstruction:{OpType:3 Rd:0 ALU:0 Rs:0 RMem:6 CtrlFlag:1 CtrlMode:0 MemMode:0 Imm:0} Operand:0 Result:0 RDestAux:0 DestMemAddr:9 BranchTaken:false WriteBack:true}
 Stage=Decode
<nil> TRC pkg/cpu/execute.go:292 > Advancing to next stage with instruction: &{rawInstruction:7201 BaseInstruction:{OpType:0 Rd:2 ALU:14 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:0} Operand:0 Result:9 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:false}
 Stage=Execute
<nil> TRC pkg/cpu/memory.go:118 > Advancing to next stage with instruction: <nil>
 Stage=Memory
<nil> TRC pkg/cpu/writeback.go:88 > Got with instruction: <nil>
 Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:39 > No current instruction to process, returning early Stage=WriteBack
<nil> TRC pkg/cpu/memory.go:56 > Current instruction is not a load/store type, skipping memory stage execution &{rawInstruction:7201 BaseInstruction:{OpType:0 Rd:2 ALU:14 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:0} Operand:0 Result:9 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:false}
 Stage=Memory
<nil> TRC pkg/cpu/execute.go:168 > calculated memory address: 9 Stage=Execute
<nil> TRC pkg/cpu/decode.go:61 > No current instruction to process, returning early Stage=Decode
<nil> TRC pkg/cpu/fetch.go:51 > Fetch failed: WAIT_NEXT_LEVEL Stage=Fetch
<nil> TRC pkg/cpu/pipeline.go:67 > canFetch: true

<nil> TRC pkg/cpu/fetch.go:78 > No instruction fetched, cannot advance Stage=Fetch
<nil> TRC pkg/cpu/decode.go:162 > previous stage Fetch is stalled Stage=Decode
<nil> TRC pkg/cpu/decode.go:170 > Advancing to next stage with instruction: <nil>
 Stage=Decode
<nil> TRC pkg/cpu/execute.go:292 > Advancing to next stage with instruction: &{rawInstruction:621 BaseInstruction:{OpType:3 Rd:0 ALU:0 Rs:0 RMem:6 CtrlFlag:1 CtrlMode:0 MemMode:0 Imm:0} Operand:0 Result:0 RDestAux:0 DestMemAddr:9 BranchTaken:false WriteBack:true}
 Stage=Execute
<nil> TRC pkg/cpu/memory.go:118 > Advancing to next stage with instruction: &{rawInstruction:7201 BaseInstruction:{OpType:0 Rd:2 ALU:14 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:0} Operand:0 Result:9 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:false}
 Stage=Memory
<nil> TRC pkg/cpu/writeback.go:88 > Got with instruction: &{rawInstruction:7201 BaseInstruction:{OpType:0 Rd:2 ALU:14 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:0} Operand:0 Result:9 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:false}
 Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:43 > Processing instruction: &{rawInstruction:7201 BaseInstruction:{OpType:0 Rd:2 ALU:14 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:0} Operand:0 Result:9 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:false}
 Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:77 > No write-back required for this instruction Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:79 > Write back completed for instruction: &{rawInstruction:7201 BaseInstruction:{OpType:0 Rd:2 ALU:14 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:0} Operand:0 Result:9 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:false}
 Stage=WriteBack
<nil> TRC pkg/cpu/memory.go:56 > Current instruction is not a load/store type, skipping memory stage execution &{rawInstruction:621 BaseInstruction:{OpType:3 Rd:0 ALU:0 Rs:0 RMem:6 CtrlFlag:1 CtrlMode:0 MemMode:0 Imm:0} Operand:0 Result:0 RDestAux:0 DestMemAddr:9 BranchTaken:false WriteBack:true}
 Stage=Memory
<nil> TRC pkg/cpu/execute.go:258 > No current instruction to process, returning early Stage=Execute
<nil> TRC pkg/cpu/decode.go:61 > No current instruction to process, returning early Stage=Decode
<nil> TRC pkg/cpu/fetch.go:51 > Fetch failed: WAIT_NEXT_LEVEL Stage=Fetch
<nil> TRC pkg/cpu/pipeline.go:67 > canFetch: true

<nil> TRC pkg/cpu/fetch.go:78 > No instruction fetched, cannot advance Stage=Fetch
<nil> TRC pkg/cpu/decode.go:162 > previous stage Fetch is stalled Stage=Decode
<nil> TRC pkg/cpu/decode.go:170 > Advancing to next stage with instruction: <nil>
 Stage=Decode
<nil> TRC pkg/cpu/execute.go:292 > Advancing to next stage with instruction: <nil>
 Stage=Execute
<nil> TRC pkg/cpu/memory.go:118 > Advancing to next stage with instruction: &{rawInstruction:621 BaseInstruction:{OpType:3 Rd:0 ALU:0 Rs:0 RMem:6 CtrlFlag:1 CtrlMode:0 MemMode:0 Imm:0} Operand:0 Result:0 RDestAux:0 DestMemAddr:9 BranchTaken:false WriteBack:true}
 Stage=Memory
<nil> TRC pkg/cpu/writeback.go:88 > Got with instruction: &{rawInstruction:621 BaseInstruction:{OpType:3 Rd:0 ALU:0 Rs:0 RMem:6 CtrlFlag:1 CtrlMode:0 MemMode:0 Imm:0} Operand:0 Result:0 RDestAux:0 DestMemAddr:9 BranchTaken:false WriteBack:true}
 Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:43 > Processing instruction: &{rawInstruction:621 BaseInstruction:{OpType:3 Rd:0 ALU:0 Rs:0 RMem:6 CtrlFlag:1 CtrlMode:0 MemMode:0 Imm:0} Operand:0 Result:0 RDestAux:0 DestMemAddr:9 BranchTaken:false WriteBack:true}
 Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:50 > Control instruction detected Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:52 > Branch not taken, no write back to Program Counter required Stage=WriteBack
<nil> TRC pkg/cpu/memory.go:52 > No current instruction to process, returning early Stage=Memory
<nil> TRC pkg/cpu/execute.go:258 > No current instruction to process, returning early Stage=Execute
<nil> TRC pkg/cpu/decode.go:61 > No current instruction to process, returning early Stage=Decode
<nil> TRC pkg/cpu/fetch.go:56 > Fetched instruction: 0x0000005d
 Stage=Fetch
<nil> TRC pkg/cpu/fetch.go:61 > Increasing ProgramCounter to: 9 Stage=Fetch
<nil> TRC pkg/cpu/pipeline.go:67 > canFetch: true

<nil> TRC pkg/cpu/fetch.go:83 > Advancing to next stage with instruction: 0x0000005d Stage=Fetch
<nil> TRC pkg/cpu/decode.go:170 > Advancing to next stage with instruction: <nil>
 Stage=Decode
<nil> TRC pkg/cpu/execute.go:292 > Advancing to next stage with instruction: <nil>
 Stage=Execute
<nil> TRC pkg/cpu/memory.go:118 > Advancing to next stage with instruction: <nil>
 Stage=Memory
<nil> TRC pkg/cpu/writeback.go:88 > Got with instruction: <nil>
 Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:39 > No current instruction to process, returning early Stage=WriteBack
<nil> TRC pkg/cpu/memory.go:52 > No current instruction to process, returning early Stage=Memory
<nil> TRC pkg/cpu/execute.go:258 > No current instruction to process, returning early Stage=Execute
<nil> TRC pkg/cpu/decode.go:69 > Decoded instruction: &{rawInstruction:93 BaseInstruction:{OpType:3 Rd:0 ALU:0 Rs:0 RMem:5 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:0} Operand:0 Result:0 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:false}
 Stage=Decode
<nil> TRC pkg/cpu/decode.go:155 > Decoded filled instruction: &{rawInstruction:93 BaseInstruction:{OpType:3 Rd:0 ALU:0 Rs:0 RMem:5 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:0} Operand:0 Result:0 RDestAux:0 DestMemAddr:4 BranchTaken:false WriteBack:true}
 Stage=Decode
<nil> TRC pkg/cpu/fetch.go:56 > Fetched instruction: 0xbeef0a11
 Stage=Fetch
<nil> TRC pkg/cpu/fetch.go:61 > Increasing ProgramCounter to: 10 Stage=Fetch
<nil> TRC pkg/cpu/pipeline.go:67 > canFetch: true

<nil> TRC pkg/cpu/fetch.go:83 > Advancing to next stage with instruction: 0xbeef0a11 Stage=Fetch
<nil> TRC pkg/cpu/decode.go:170 > Advancing to next stage with instruction: &{rawInstruction:93 BaseInstruction:{OpType:3 Rd:0 ALU:0 Rs:0 RMem:5 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:0} Operand:0 Result:0 RDestAux:0 DestMemAddr:4 BranchTaken:false WriteBack:true}
 Stage=Decode
<nil> TRC pkg/cpu/execute.go:292 > Advancing to next stage with instruction: <nil>
 Stage=Execute
<nil> TRC pkg/cpu/memory.go:118 > Advancing to next stage with instruction: <nil>
 Stage=Memory
<nil> TRC pkg/cpu/writeback.go:88 > Got with instruction: <nil>
 Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:39 > No current instruction to process, returning early Stage=WriteBack
<nil> TRC pkg/cpu/memory.go:52 > No current instruction to process, returning early Stage=Memory
<nil> TRC pkg/cpu/execute.go:168 > calculated memory address: 4 Stage=Execute
<nil> TRC pkg/cpu/decode.go:69 > Decoded instruction: &{rawInstruction:3203336721 BaseInstruction:{OpType:0 Rd:1 ALU:5 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:-16657} Operand:0 Result:0 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:false}
 Stage=Decode
<nil> TRC pkg/cpu/decode.go:155 > Decoded filled instruction: &{rawInstruction:3203336721 BaseInstruction:{OpType:0 Rd:1 ALU:5 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:-16657} Operand:4294950639 Result:0 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=Decode
<nil> TRC pkg/cpu/fetch.go:56 > Fetched instruction: 0x00000419
 Stage=Fetch
<nil> TRC pkg/cpu/fetch.go:61 > Increasing ProgramCounter to: 11 Stage=Fetch
<nil> TRC pkg/cpu/pipeline.go:67 > canFetch: true

<nil> TRC pkg/cpu/fetch.go:83 > Advancing to next stage with instruction: 0x00000419 Stage=Fetch
<nil> TRC pkg/cpu/decode.go:170 > Advancing to next stage with instruction: &{rawInstruction:3203336721 BaseInstruction:{OpType:0 Rd:1 ALU:5 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:-16657} Operand:4294950639 Result:0 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=Decode
<nil> TRC pkg/cpu/execute.go:292 > Advancing to next stage with instruction: &{rawInstruction:93 BaseInstruction:{OpType:3 Rd:0 ALU:0 Rs:0 RMem:5 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:0} Operand:0 Result:0 RDestAux:0 DestMemAddr:4 BranchTaken:true WriteBack:true}
 Stage=Execute
<nil> TRC pkg/cpu/memory.go:118 > Advancing to next stage with instruction: <nil>
 Stage=Memory
<nil> TRC pkg/cpu/writeback.go:88 > Got with instruction: <nil>
 Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:39 > No current instruction to process, returning early Stage=WriteBack
<nil> TRC pkg/cpu/memory.go:56 > Current instruction is not a load/store type, skipping memory stage execution &{rawInstruction:93 BaseInstruction:{OpType:3 Rd:0 ALU:0 Rs:0 RMem:5 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:0} Operand:0 Result:0 RDestAux:0 DestMemAddr:4 BranchTaken:true WriteBack:true}
 Stage=Memory
<nil> TRC pkg/cpu/execute.go:103 > ALURI operation result: 4294950639 Stage=Execute
<nil> TRC pkg/cpu/decode.go:69 > Decoded instruction: &{rawInstruction:1049 BaseInstruction:{OpType:2 Rd:1 ALU:0 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:2 Imm:0} Operand:0 Result:0 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:false}
 Stage=Decode
<nil> TRC pkg/cpu/decode.go:155 > Decoded filled instruction: &{rawInstruction:1049 BaseInstruction:{OpType:2 Rd:1 ALU:0 Rs:0 RMem:30 CtrlFlag:0 CtrlMode:0 MemMode:2 Imm:0} Operand:0 Result:0 RDestAux:0 DestMemAddr:20 BranchTaken:false WriteBack:false}
 Stage=Decode
<nil> TRC pkg/cpu/fetch.go:56 > Fetched instruction: 0x00000419
 Stage=Fetch
<nil> TRC pkg/cpu/fetch.go:61 > Increasing ProgramCounter to: 12 Stage=Fetch
<nil> TRC pkg/cpu/pipeline.go:67 > canFetch: true

<nil> TRC pkg/cpu/fetch.go:83 > Advancing to next stage with instruction: 0x00000419 Stage=Fetch
<nil> TRC pkg/cpu/decode.go:170 > Advancing to next stage with instruction: &{rawInstruction:1049 BaseInstruction:{OpType:2 Rd:1 ALU:0 Rs:0 RMem:30 CtrlFlag:0 CtrlMode:0 MemMode:2 Imm:0} Operand:0 Result:0 RDestAux:0 DestMemAddr:20 BranchTaken:false WriteBack:false}
 Stage=Decode
<nil> TRC pkg/cpu/execute.go:292 > Advancing to next stage with instruction: &{rawInstruction:3203336721 BaseInstruction:{OpType:0 Rd:1 ALU:5 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:-16657} Operand:4294950639 Result:4294950639 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=Execute
<nil> TRC pkg/cpu/memory.go:118 > Advancing to next stage with instruction: &{rawInstruction:93 BaseInstruction:{OpType:3 Rd:0 ALU:0 Rs:0 RMem:5 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:0} Operand:0 Result:0 RDestAux:0 DestMemAddr:4 BranchTaken:true WriteBack:true}
 Stage=Memory
<nil> TRC pkg/cpu/writeback.go:88 > Got with instruction: &{rawInstruction:93 BaseInstruction:{OpType:3 Rd:0 ALU:0 Rs:0 RMem:5 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:0} Operand:0 Result:0 RDestAux:0 DestMemAddr:4 BranchTaken:true WriteBack:true}
 Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:39 > No current instruction to process, returning early Stage=WriteBack
<nil> TRC pkg/cpu/memory.go:52 > No current instruction to process, returning early Stage=Memory
<nil> TRC pkg/cpu/execute.go:258 > No current instruction to process, returning early Stage=Execute
<nil> TRC pkg/cpu/decode.go:61 > No current instruction to process, returning early Stage=Decode
<nil> TRC pkg/cpu/fetch.go:51 > Fetch failed: WAIT_NEXT_LEVEL Stage=Fetch
<nil> TRC pkg/cpu/pipeline.go:67 > canFetch: true

<nil> TRC pkg/cpu/fetch.go:78 > No instruction fetched, cannot advance Stage=Fetch
<nil> TRC pkg/cpu/decode.go:162 > previous stage Fetch is stalled Stage=Decode
<nil> TRC pkg/cpu/decode.go:170 > Advancing to next stage with instruction: <nil>
 Stage=Decode
<nil> TRC pkg/cpu/execute.go:292 > Advancing to next stage with instruction: <nil>
 Stage=Execute
<nil> TRC pkg/cpu/memory.go:118 > Advancing to next stage with instruction: <nil>
 Stage=Memory
<nil> TRC pkg/cpu/writeback.go:88 > Got with instruction: <nil>
 Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:39 > No current instruction to process, returning early Stage=WriteBack
<nil> TRC pkg/cpu/memory.go:52 > No current instruction to process, returning early Stage=Memory
<nil> TRC pkg/cpu/execute.go:258 > No current instruction to process, returning early Stage=Execute
<nil> TRC pkg/cpu/decode.go:61 > No current instruction to process, returning early Stage=Decode
<nil> TRC pkg/cpu/fetch.go:51 > Fetch failed: WAIT_NEXT_LEVEL Stage=Fetch
<nil> TRC pkg/cpu/pipeline.go:67 > canFetch: true

<nil> TRC pkg/cpu/fetch.go:78 > No instruction fetched, cannot advance Stage=Fetch
<nil> TRC pkg/cpu/decode.go:162 > previous stage Fetch is stalled Stage=Decode
<nil> TRC pkg/cpu/decode.go:170 > Advancing to next stage with instruction: <nil>
 Stage=Decode
<nil> TRC pkg/cpu/execute.go:292 > Advancing to next stage with instruction: <nil>
 Stage=Execute
<nil> TRC pkg/cpu/memory.go:118 > Advancing to next stage with instruction: <nil>
 Stage=Memory
<nil> TRC pkg/cpu/writeback.go:88 > Got with instruction: <nil>
 Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:39 > No current instruction to process, returning early Stage=WriteBack
<nil> TRC pkg/cpu/memory.go:52 > No current instruction to process, returning early Stage=Memory
<nil> TRC pkg/cpu/execute.go:258 > No current instruction to process, returning early Stage=Execute
<nil> TRC pkg/cpu/decode.go:61 > No current instruction to process, returning early Stage=Decode
<nil> TRC pkg/cpu/fetch.go:51 > Fetch failed: WAIT_NEXT_LEVEL Stage=Fetch
<nil> TRC pkg/cpu/pipeline.go:67 > canFetch: true

<nil> TRC pkg/cpu/fetch.go:78 > No instruction fetched, cannot advance Stage=Fetch
<nil> TRC pkg/cpu/decode.go:162 > previous stage Fetch is stalled Stage=Decode
<nil> TRC pkg/cpu/decode.go:170 > Advancing to next stage with instruction: <nil>
 Stage=Decode
<nil> TRC pkg/cpu/execute.go:292 > Advancing to next stage with instruction: <nil>
 Stage=Execute
<nil> TRC pkg/cpu/memory.go:118 > Advancing to next stage with instruction: <nil>
 Stage=Memory
<nil> TRC pkg/cpu/writeback.go:88 > Got with instruction: <nil>
 Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:39 > No current instruction to process, returning early Stage=WriteBack
<nil> TRC pkg/cpu/memory.go:52 > No current instruction to process, returning early Stage=Memory
<nil> TRC pkg/cpu/execute.go:258 > No current instruction to process, returning early Stage=Execute
<nil> TRC pkg/cpu/decode.go:61 > No current instruction to process, returning early Stage=Decode
<nil> TRC pkg/cpu/fetch.go:56 > Fetched instruction: 0x00041851
 Stage=Fetch
<nil> TRC pkg/cpu/fetch.go:61 > Increasing ProgramCounter to: 1 Stage=Fetch
<nil> TRC pkg/cpu/pipeline.go:67 > canFetch: true

<nil> TRC pkg/cpu/fetch.go:83 > Advancing to next stage with instruction: 0x00041851 Stage=Fetch
<nil> TRC pkg/cpu/decode.go:170 > Advancing to next stage with instruction: <nil>
 Stage=Decode
<nil> TRC pkg/cpu/execute.go:292 > Advancing to next stage with instruction: <nil>
 Stage=Execute
<nil> TRC pkg/cpu/memory.go:118 > Advancing to next stage with instruction: <nil>
 Stage=Memory
<nil> TRC pkg/cpu/writeback.go:88 > Got with instruction: <nil>
 Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:39 > No current instruction to process, returning early Stage=WriteBack
<nil> TRC pkg/cpu/memory.go:52 > No current instruction to process, returning early Stage=Memory
<nil> TRC pkg/cpu/execute.go:258 > No current instruction to process, returning early Stage=Execute
<nil> TRC pkg/cpu/decode.go:69 > Decoded instruction: &{rawInstruction:268369 BaseInstruction:{OpType:0 Rd:5 ALU:12 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:4} Operand:0 Result:0 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:false}
 Stage=Decode
<nil> TRC pkg/cpu/decode.go:155 > Decoded filled instruction: &{rawInstruction:268369 BaseInstruction:{OpType:0 Rd:5 ALU:12 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:4} Operand:4 Result:0 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=Decode
<nil> TRC pkg/cpu/fetch.go:56 > Fetched instruction: 0x00091861
 Stage=Fetch
<nil> TRC pkg/cpu/fetch.go:61 > Increasing ProgramCounter to: 2 Stage=Fetch
<nil> TRC pkg/cpu/pipeline.go:67 > canFetch: true

<nil> TRC pkg/cpu/fetch.go:83 > Advancing to next stage with instruction: 0x00091861 Stage=Fetch
<nil> TRC pkg/cpu/decode.go:170 > Advancing to next stage with instruction: &{rawInstruction:268369 BaseInstruction:{OpType:0 Rd:5 ALU:12 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:4} Operand:4 Result:0 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=Decode
<nil> TRC pkg/cpu/execute.go:292 > Advancing to next stage with instruction: <nil>
 Stage=Execute
<nil> TRC pkg/cpu/memory.go:118 > Advancing to next stage with instruction: <nil>
 Stage=Memory
<nil> TRC pkg/cpu/writeback.go:88 > Got with instruction: <nil>
 Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:39 > No current instruction to process, returning early Stage=WriteBack
<nil> TRC pkg/cpu/memory.go:52 > No current instruction to process, returning early Stage=Memory
<nil> TRC pkg/cpu/execute.go:103 > ALURI operation result: 4 Stage=Execute
<nil> TRC pkg/cpu/decode.go:69 > Decoded instruction: &{rawInstruction:596065 BaseInstruction:{OpType:0 Rd:6 ALU:12 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:9} Operand:0 Result:0 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:false}
 Stage=Decode
<nil> TRC pkg/cpu/decode.go:155 > Decoded filled instruction: &{rawInstruction:596065 BaseInstruction:{OpType:0 Rd:6 ALU:12 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:9} Operand:9 Result:0 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=Decode
<nil> TRC pkg/cpu/fetch.go:56 > Fetched instruction: 0x000a1821
 Stage=Fetch
<nil> TRC pkg/cpu/fetch.go:61 > Increasing ProgramCounter to: 3 Stage=Fetch
<nil> TRC pkg/cpu/pipeline.go:67 > canFetch: true

<nil> TRC pkg/cpu/fetch.go:83 > Advancing to next stage with instruction: 0x000a1821 Stage=Fetch
<nil> TRC pkg/cpu/decode.go:170 > Advancing to next stage with instruction: &{rawInstruction:596065 BaseInstruction:{OpType:0 Rd:6 ALU:12 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:9} Operand:9 Result:0 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=Decode
<nil> TRC pkg/cpu/execute.go:292 > Advancing to next stage with instruction: &{rawInstruction:268369 BaseInstruction:{OpType:0 Rd:5 ALU:12 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:4} Operand:4 Result:4 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=Execute
<nil> TRC pkg/cpu/memory.go:118 > Advancing to next stage with instruction: <nil>
 Stage=Memory
<nil> TRC pkg/cpu/writeback.go:88 > Got with instruction: <nil>
 Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:39 > No current instruction to process, returning early Stage=WriteBack
<nil> TRC pkg/cpu/memory.go:56 > Current instruction is not a load/store type, skipping memory stage execution &{rawInstruction:268369 BaseInstruction:{OpType:0 Rd:5 ALU:12 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:4} Operand:4 Result:4 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=Memory
<nil> TRC pkg/cpu/execute.go:103 > ALURI operation result: 9 Stage=Execute
<nil> TRC pkg/cpu/decode.go:69 > Decoded instruction: &{rawInstruction:661537 BaseInstruction:{OpType:0 Rd:2 ALU:12 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:10} Operand:0 Result:0 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:false}
 Stage=Decode
<nil> TRC pkg/cpu/decode.go:155 > Decoded filled instruction: &{rawInstruction:661537 BaseInstruction:{OpType:0 Rd:2 ALU:12 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:10} Operand:10 Result:0 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=Decode
<nil> TRC pkg/cpu/fetch.go:56 > Fetched instruction: 0x001401e1
 Stage=Fetch
<nil> TRC pkg/cpu/fetch.go:61 > Increasing ProgramCounter to: 4 Stage=Fetch
<nil> TRC pkg/cpu/pipeline.go:67 > canFetch: true

<nil> TRC pkg/cpu/fetch.go:83 > Advancing to next stage with instruction: 0x001401e1 Stage=Fetch
<nil> TRC pkg/cpu/decode.go:170 > Advancing to next stage with instruction: &{rawInstruction:661537 BaseInstruction:{OpType:0 Rd:2 ALU:12 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:10} Operand:10 Result:0 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=Decode
<nil> TRC pkg/cpu/execute.go:292 > Advancing to next stage with instruction: &{rawInstruction:596065 BaseInstruction:{OpType:0 Rd:6 ALU:12 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:9} Operand:9 Result:9 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=Execute
<nil> TRC pkg/cpu/memory.go:118 > Advancing to next stage with instruction: &{rawInstruction:268369 BaseInstruction:{OpType:0 Rd:5 ALU:12 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:4} Operand:4 Result:4 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=Memory
<nil> TRC pkg/cpu/writeback.go:88 > Got with instruction: &{rawInstruction:268369 BaseInstruction:{OpType:0 Rd:5 ALU:12 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:4} Operand:4 Result:4 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:43 > Processing instruction: &{rawInstruction:268369 BaseInstruction:{OpType:0 Rd:5 ALU:12 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:4} Operand:4 Result:4 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:65 > Writing back result: 4 to r5
 Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:67 > Unblocked register r5 for write back
 Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:75 > Written back to rdestaux: 0 0
 Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:79 > Write back completed for instruction: &{rawInstruction:268369 BaseInstruction:{OpType:0 Rd:5 ALU:12 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:4} Operand:4 Result:4 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=WriteBack
<nil> TRC pkg/cpu/memory.go:56 > Current instruction is not a load/store type, skipping memory stage execution &{rawInstruction:596065 BaseInstruction:{OpType:0 Rd:6 ALU:12 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:9} Operand:9 Result:9 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=Memory
<nil> TRC pkg/cpu/execute.go:103 > ALURI operation result: 10 Stage=Execute
<nil> TRC pkg/cpu/decode.go:69 > Decoded instruction: &{rawInstruction:1311201 BaseInstruction:{OpType:0 Rd:30 ALU:0 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:20} Operand:0 Result:0 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:false}
 Stage=Decode
<nil> TRC pkg/cpu/decode.go:155 > Decoded filled instruction: &{rawInstruction:1311201 BaseInstruction:{OpType:0 Rd:30 ALU:0 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:20} Operand:20 Result:0 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=Decode
<nil> TRC pkg/cpu/fetch.go:51 > Fetch failed: WAIT_NEXT_LEVEL Stage=Fetch
<nil> TRC pkg/cpu/pipeline.go:67 > canFetch: true

<nil> TRC pkg/cpu/fetch.go:78 > No instruction fetched, cannot advance Stage=Fetch
<nil> TRC pkg/cpu/decode.go:162 > previous stage Fetch is stalled Stage=Decode
<nil> TRC pkg/cpu/decode.go:170 > Advancing to next stage with instruction: &{rawInstruction:1311201 BaseInstruction:{OpType:0 Rd:30 ALU:0 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:20} Operand:20 Result:0 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=Decode
<nil> TRC pkg/cpu/execute.go:292 > Advancing to next stage with instruction: &{rawInstruction:661537 BaseInstruction:{OpType:0 Rd:2 ALU:12 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:10} Operand:10 Result:10 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=Execute
<nil> TRC pkg/cpu/memory.go:118 > Advancing to next stage with instruction: &{rawInstruction:596065 BaseInstruction:{OpType:0 Rd:6 ALU:12 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:9} Operand:9 Result:9 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=Memory
<nil> TRC pkg/cpu/writeback.go:88 > Got with instruction: &{rawInstruction:596065 BaseInstruction:{OpType:0 Rd:6 ALU:12 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:9} Operand:9 Result:9 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:43 > Processing instruction: &{rawInstruction:596065 BaseInstruction:{OpType:0 Rd:6 ALU:12 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:9} Operand:9 Result:9 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:65 > Writing back result: 9 to r6
 Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:67 > Unblocked register r6 for write back
 Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:75 > Written back to rdestaux: 0 0
 Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:79 > Write back completed for instruction: &{rawInstruction:596065 BaseInstruction:{OpType:0 Rd:6 ALU:12 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:9} Operand:9 Result:9 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=WriteBack
<nil> TRC pkg/cpu/memory.go:56 > Current instruction is not a load/store type, skipping memory stage execution &{rawInstruction:661537 BaseInstruction:{OpType:0 Rd:2 ALU:12 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:10} Operand:10 Result:10 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=Memory
<nil> TRC pkg/cpu/execute.go:103 > ALURI operation result: 20 Stage=Execute
<nil> TRC pkg/cpu/decode.go:61 > No current instruction to process, returning early Stage=Decode
<nil> TRC pkg/cpu/fetch.go:51 > Fetch failed: WAIT_NEXT_LEVEL Stage=Fetch
<nil> TRC pkg/cpu/pipeline.go:67 > canFetch: true

<nil> TRC pkg/cpu/fetch.go:78 > No instruction fetched, cannot advance Stage=Fetch
<nil> TRC pkg/cpu/decode.go:162 > previous stage Fetch is stalled Stage=Decode
<nil> TRC pkg/cpu/decode.go:170 > Advancing to next stage with instruction: <nil>
 Stage=Decode
<nil> TRC pkg/cpu/execute.go:292 > Advancing to next stage with instruction: &{rawInstruction:1311201 BaseInstruction:{OpType:0 Rd:30 ALU:0 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:20} Operand:20 Result:20 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=Execute
<nil> TRC pkg/cpu/memory.go:118 > Advancing to next stage with instruction: &{rawInstruction:661537 BaseInstruction:{OpType:0 Rd:2 ALU:12 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:10} Operand:10 Result:10 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=Memory
<nil> TRC pkg/cpu/writeback.go:88 > Got with instruction: &{rawInstruction:661537 BaseInstruction:{OpType:0 Rd:2 ALU:12 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:10} Operand:10 Result:10 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:43 > Processing instruction: &{rawInstruction:661537 BaseInstruction:{OpType:0 Rd:2 ALU:12 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:10} Operand:10 Result:10 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:65 > Writing back result: 10 to r2
 Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:67 > Unblocked register r2 for write back
 Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:75 > Written back to rdestaux: 0 0
 Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:79 > Write back completed for instruction: &{rawInstruction:661537 BaseInstruction:{OpType:0 Rd:2 ALU:12 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:10} Operand:10 Result:10 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=WriteBack
<nil> TRC pkg/cpu/memory.go:56 > Current instruction is not a load/store type, skipping memory stage execution &{rawInstruction:1311201 BaseInstruction:{OpType:0 Rd:30 ALU:0 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:20} Operand:20 Result:20 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=Memory
<nil> TRC pkg/cpu/execute.go:258 > No current instruction to process, returning early Stage=Execute
<nil> TRC pkg/cpu/decode.go:61 > No current instruction to process, returning early Stage=Decode
<nil> TRC pkg/cpu/fetch.go:51 > Fetch failed: WAIT_NEXT_LEVEL Stage=Fetch
<nil> TRC pkg/cpu/pipeline.go:67 > canFetch: true

<nil> TRC pkg/cpu/fetch.go:78 > No instruction fetched, cannot advance Stage=Fetch
<nil> TRC pkg/cpu/decode.go:162 > previous stage Fetch is stalled Stage=Decode
<nil> TRC pkg/cpu/decode.go:170 > Advancing to next stage with instruction: <nil>
 Stage=Decode
<nil> TRC pkg/cpu/execute.go:292 > Advancing to next stage with instruction: <nil>
 Stage=Execute
<nil> TRC pkg/cpu/memory.go:118 > Advancing to next stage with instruction: &{rawInstruction:1311201 BaseInstruction:{OpType:0 Rd:30 ALU:0 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:20} Operand:20 Result:20 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=Memory
<nil> TRC pkg/cpu/writeback.go:88 > Got with instruction: &{rawInstruction:1311201 BaseInstruction:{OpType:0 Rd:30 ALU:0 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:20} Operand:20 Result:20 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:43 > Processing instruction: &{rawInstruction:1311201 BaseInstruction:{OpType:0 Rd:30 ALU:0 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:20} Operand:20 Result:20 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:65 > Writing back result: 20 to r30
 Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:67 > Unblocked register r30 for write back
 Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:75 > Written back to rdestaux: 0 0
 Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:79 > Write back completed for instruction: &{rawInstruction:1311201 BaseInstruction:{OpType:0 Rd:30 ALU:0 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:20} Operand:20 Result:20 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=WriteBack
<nil> TRC pkg/cpu/memory.go:52 > No current instruction to process, returning early Stage=Memory
<nil> TRC pkg/cpu/execute.go:258 > No current instruction to process, returning early Stage=Execute
<nil> TRC pkg/cpu/decode.go:61 > No current instruction to process, returning early Stage=Decode
<nil> TRC pkg/cpu/fetch.go:56 > Fetched instruction: 0x00020041
 Stage=Fetch
<nil> TRC pkg/cpu/fetch.go:61 > Increasing ProgramCounter to: 5 Stage=Fetch
<nil> TRC pkg/cpu/pipeline.go:67 > canFetch: true

<nil> TRC pkg/cpu/fetch.go:83 > Advancing to next stage with instruction: 0x00020041 Stage=Fetch
<nil> TRC pkg/cpu/decode.go:170 > Advancing to next stage with instruction: <nil>
 Stage=Decode
<nil> TRC pkg/cpu/execute.go:292 > Advancing to next stage with instruction: <nil>
 Stage=Execute
<nil> TRC pkg/cpu/memory.go:118 > Advancing to next stage with instruction: <nil>
 Stage=Memory
<nil> TRC pkg/cpu/writeback.go:88 > Got with instruction: <nil>
 Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:39 > No current instruction to process, returning early Stage=WriteBack
<nil> TRC pkg/cpu/memory.go:52 > No current instruction to process, returning early Stage=Memory
<nil> TRC pkg/cpu/execute.go:258 > No current instruction to process, returning early Stage=Execute
<nil> TRC pkg/cpu/decode.go:69 > Decoded instruction: &{rawInstruction:131137 BaseInstruction:{OpType:0 Rd:4 ALU:0 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:2} Operand:0 Result:0 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:false}
 Stage=Decode
<nil> TRC pkg/cpu/decode.go:155 > Decoded filled instruction: &{rawInstruction:131137 BaseInstruction:{OpType:0 Rd:4 ALU:0 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:2} Operand:2 Result:0 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=Decode
<nil> TRC pkg/cpu/fetch.go:56 > Fetched instruction: 0x00010221
 Stage=Fetch
<nil> TRC pkg/cpu/fetch.go:61 > Increasing ProgramCounter to: 6 Stage=Fetch
<nil> TRC pkg/cpu/pipeline.go:67 > canFetch: true

<nil> TRC pkg/cpu/fetch.go:83 > Advancing to next stage with instruction: 0x00010221 Stage=Fetch
<nil> TRC pkg/cpu/decode.go:170 > Advancing to next stage with instruction: &{rawInstruction:131137 BaseInstruction:{OpType:0 Rd:4 ALU:0 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:2} Operand:2 Result:0 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=Decode
<nil> TRC pkg/cpu/execute.go:292 > Advancing to next stage with instruction: <nil>
 Stage=Execute
<nil> TRC pkg/cpu/memory.go:118 > Advancing to next stage with instruction: <nil>
 Stage=Memory
<nil> TRC pkg/cpu/writeback.go:88 > Got with instruction: <nil>
 Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:39 > No current instruction to process, returning early Stage=WriteBack
<nil> TRC pkg/cpu/memory.go:52 > No current instruction to process, returning early Stage=Memory
<nil> TRC pkg/cpu/execute.go:103 > ALURI operation result: 2 Stage=Execute
<nil> TRC pkg/cpu/decode.go:69 > Decoded instruction: &{rawInstruction:66081 BaseInstruction:{OpType:0 Rd:2 ALU:1 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:1} Operand:0 Result:0 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:false}
 Stage=Decode
<nil> TRC pkg/cpu/decode.go:155 > Decoded filled instruction: &{rawInstruction:66081 BaseInstruction:{OpType:0 Rd:2 ALU:1 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:1} Operand:1 Result:10 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=Decode
<nil> TRC pkg/cpu/fetch.go:56 > Fetched instruction: 0x00001c21
 Stage=Fetch
<nil> TRC pkg/cpu/fetch.go:61 > Increasing ProgramCounter to: 7 Stage=Fetch
<nil> TRC pkg/cpu/pipeline.go:67 > canFetch: true

<nil> TRC pkg/cpu/fetch.go:83 > Advancing to next stage with instruction: 0x00001c21 Stage=Fetch
<nil> TRC pkg/cpu/decode.go:170 > Advancing to next stage with instruction: &{rawInstruction:66081 BaseInstruction:{OpType:0 Rd:2 ALU:1 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:1} Operand:1 Result:10 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=Decode
<nil> TRC pkg/cpu/execute.go:292 > Advancing to next stage with instruction: &{rawInstruction:131137 BaseInstruction:{OpType:0 Rd:4 ALU:0 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:2} Operand:2 Result:2 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=Execute
<nil> TRC pkg/cpu/memory.go:118 > Advancing to next stage with instruction: <nil>
 Stage=Memory
<nil> TRC pkg/cpu/writeback.go:88 > Got with instruction: <nil>
 Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:39 > No current instruction to process, returning early Stage=WriteBack
<nil> TRC pkg/cpu/memory.go:56 > Current instruction is not a load/store type, skipping memory stage execution &{rawInstruction:131137 BaseInstruction:{OpType:0 Rd:4 ALU:0 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:2} Operand:2 Result:2 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=Memory
<nil> TRC pkg/cpu/execute.go:103 > ALURI operation result: 9 Stage=Execute
<nil> TRC pkg/cpu/decode.go:69 > Decoded instruction: &{rawInstruction:7201 BaseInstruction:{OpType:0 Rd:2 ALU:14 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:0} Operand:0 Result:0 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:false}
 Stage=Decode
<nil> TRC pkg/cpu/decode.go:75 > Failed to read register r2 -1 Stage=Decode
<nil> TRC pkg/cpu/fetch.go:56 > Fetched instruction: 0x0000026d
 Stage=Fetch
<nil> TRC pkg/cpu/fetch.go:61 > Increasing ProgramCounter to: 8 Stage=Fetch
<nil> TRC pkg/cpu/pipeline.go:67 > canFetch: true

<nil> TRC pkg/cpu/fetch.go:88 > Next stage cannot advance, stalling Stage=Fetch
<nil> TRC pkg/cpu/decode.go:165 > Decode is busy, cannot advance: 1 Stage=Decode
<nil> TRC pkg/cpu/execute.go:284 > previous stage Decode returned stall
 Stage=Execute
<nil> TRC pkg/cpu/execute.go:292 > Advancing to next stage with instruction: &{rawInstruction:66081 BaseInstruction:{OpType:0 Rd:2 ALU:1 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:1} Operand:1 Result:9 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=Execute
<nil> TRC pkg/cpu/memory.go:118 > Advancing to next stage with instruction: &{rawInstruction:131137 BaseInstruction:{OpType:0 Rd:4 ALU:0 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:2} Operand:2 Result:2 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=Memory
<nil> TRC pkg/cpu/writeback.go:88 > Got with instruction: &{rawInstruction:131137 BaseInstruction:{OpType:0 Rd:4 ALU:0 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:2} Operand:2 Result:2 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:43 > Processing instruction: &{rawInstruction:131137 BaseInstruction:{OpType:0 Rd:4 ALU:0 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:2} Operand:2 Result:2 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:65 > Writing back result: 2 to r4
 Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:67 > Unblocked register r4 for write back
 Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:75 > Written back to rdestaux: 0 0
 Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:79 > Write back completed for instruction: &{rawInstruction:131137 BaseInstruction:{OpType:0 Rd:4 ALU:0 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:2} Operand:2 Result:2 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=WriteBack
<nil> TRC pkg/cpu/memory.go:56 > Current instruction is not a load/store type, skipping memory stage execution &{rawInstruction:66081 BaseInstruction:{OpType:0 Rd:2 ALU:1 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:1} Operand:1 Result:9 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=Memory
<nil> TRC pkg/cpu/execute.go:258 > No current instruction to process, returning early Stage=Execute
<nil> TRC pkg/cpu/decode.go:69 > Decoded instruction: &{rawInstruction:7201 BaseInstruction:{OpType:0 Rd:2 ALU:14 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:0} Operand:0 Result:0 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:false}
 Stage=Decode
<nil> TRC pkg/cpu/decode.go:75 > Failed to read register r2 -1 Stage=Decode
<nil> TRC pkg/cpu/fetch.go:44 > Currently have an instruction &{rawInstruction:621 BaseInstruction:{OpType:0 Rd:0 ALU:0 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:0} Operand:0 Result:0 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:false}, skipping fetch Stage=Fetch
<nil> TRC pkg/cpu/pipeline.go:67 > canFetch: true

<nil> TRC pkg/cpu/fetch.go:88 > Next stage cannot advance, stalling Stage=Fetch
<nil> TRC pkg/cpu/decode.go:165 > Decode is busy, cannot advance: 1 Stage=Decode
<nil> TRC pkg/cpu/execute.go:284 > previous stage Decode returned stall
 Stage=Execute
<nil> TRC pkg/cpu/execute.go:292 > Advancing to next stage with instruction: <nil>
 Stage=Execute
<nil> TRC pkg/cpu/memory.go:118 > Advancing to next stage with instruction: &{rawInstruction:66081 BaseInstruction:{OpType:0 Rd:2 ALU:1 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:1} Operand:1 Result:9 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=Memory
<nil> TRC pkg/cpu/writeback.go:88 > Got with instruction: &{rawInstruction:66081 BaseInstruction:{OpType:0 Rd:2 ALU:1 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:1} Operand:1 Result:9 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:43 > Processing instruction: &{rawInstruction:66081 BaseInstruction:{OpType:0 Rd:2 ALU:1 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:1} Operand:1 Result:9 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:65 > Writing back result: 9 to r2
 Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:67 > Unblocked register r2 for write back
 Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:75 > Written back to rdestaux: 0 0
 Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:79 > Write back completed for instruction: &{rawInstruction:66081 BaseInstruction:{OpType:0 Rd:2 ALU:1 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:1} Operand:1 Result:9 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=WriteBack
<nil> TRC pkg/cpu/memory.go:52 > No current instruction to process, returning early Stage=Memory
<nil> TRC pkg/cpu/execute.go:258 > No current instruction to process, returning early Stage=Execute
<nil> TRC pkg/cpu/decode.go:69 > Decoded instruction: &{rawInstruction:7201 BaseInstruction:{OpType:0 Rd:2 ALU:14 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:0} Operand:0 Result:0 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:false}
 Stage=Decode
<nil> TRC pkg/cpu/decode.go:155 > Decoded filled instruction: &{rawInstruction:7201 BaseInstruction:{OpType:0 Rd:2 ALU:14 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:0} Operand:0 Result:9 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=Decode
<nil> TRC pkg/cpu/fetch.go:44 > Currently have an instruction &{rawInstruction:621 BaseInstruction:{OpType:0 Rd:0 ALU:0 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:0} Operand:0 Result:0 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:false}, skipping fetch Stage=Fetch
<nil> TRC pkg/cpu/pipeline.go:67 > canFetch: true

<nil> TRC pkg/cpu/fetch.go:83 > Advancing to next stage with instruction: 0x0000026d Stage=Fetch
<nil> TRC pkg/cpu/decode.go:170 > Advancing to next stage with instruction: &{rawInstruction:7201 BaseInstruction:{OpType:0 Rd:2 ALU:14 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:0} Operand:0 Result:9 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=Decode
<nil> TRC pkg/cpu/execute.go:292 > Advancing to next stage with instruction: <nil>
 Stage=Execute
<nil> TRC pkg/cpu/memory.go:118 > Advancing to next stage with instruction: <nil>
 Stage=Memory
<nil> TRC pkg/cpu/writeback.go:88 > Got with instruction: <nil>
 Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:39 > No current instruction to process, returning early Stage=WriteBack
<nil> TRC pkg/cpu/memory.go:52 > No current instruction to process, returning early Stage=Memory
<nil> TRC pkg/cpu/execute.go:103 > ALURI operation result: 9 Stage=Execute
<nil> TRC pkg/cpu/decode.go:69 > Decoded instruction: &{rawInstruction:621 BaseInstruction:{OpType:3 Rd:0 ALU:0 Rs:0 RMem:6 CtrlFlag:1 CtrlMode:0 MemMode:0 Imm:0} Operand:0 Result:0 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:false}
 Stage=Decode
<nil> TRC pkg/cpu/decode.go:155 > Decoded filled instruction: &{rawInstruction:621 BaseInstruction:{OpType:3 Rd:0 ALU:0 Rs:0 RMem:6 CtrlFlag:1 CtrlMode:0 MemMode:0 Imm:0} Operand:0 Result:0 RDestAux:0 DestMemAddr:9 BranchTaken:false WriteBack:true}
 Stage=Decode
<nil> TRC pkg/cpu/fetch.go:51 > Fetch failed: WAIT_NEXT_LEVEL Stage=Fetch
<nil> TRC pkg/cpu/pipeline.go:67 > canFetch: true

<nil> TRC pkg/cpu/fetch.go:78 > No instruction fetched, cannot advance Stage=Fetch
<nil> TRC pkg/cpu/decode.go:162 > previous stage Fetch is stalled Stage=Decode
<nil> TRC pkg/cpu/decode.go:170 > Advancing to next stage with instruction: &{rawInstruction:621 BaseInstruction:{OpType:3 Rd:0 ALU:0 Rs:0 RMem:6 CtrlFlag:1 CtrlMode:0 MemMode:0 Imm:0} Operand:0 Result:0 RDestAux:0 DestMemAddr:9 BranchTaken:false WriteBack:true}
 Stage=Decode
<nil> TRC pkg/cpu/execute.go:292 > Advancing to next stage with instruction: &{rawInstruction:7201 BaseInstruction:{OpType:0 Rd:2 ALU:14 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:0} Operand:0 Result:9 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:false}
 Stage=Execute
<nil> TRC pkg/cpu/memory.go:118 > Advancing to next stage with instruction: <nil>
 Stage=Memory
<nil> TRC pkg/cpu/writeback.go:88 > Got with instruction: <nil>
 Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:39 > No current instruction to process, returning early Stage=WriteBack
<nil> TRC pkg/cpu/memory.go:56 > Current instruction is not a load/store type, skipping memory stage execution &{rawInstruction:7201 BaseInstruction:{OpType:0 Rd:2 ALU:14 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:0} Operand:0 Result:9 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:false}
 Stage=Memory
<nil> TRC pkg/cpu/execute.go:168 > calculated memory address: 9 Stage=Execute
<nil> TRC pkg/cpu/decode.go:61 > No current instruction to process, returning early Stage=Decode
<nil> TRC pkg/cpu/fetch.go:51 > Fetch failed: WAIT_NEXT_LEVEL Stage=Fetch
<nil> TRC pkg/cpu/pipeline.go:67 > canFetch: true

<nil> TRC pkg/cpu/fetch.go:78 > No instruction fetched, cannot advance Stage=Fetch
<nil> TRC pkg/cpu/decode.go:162 > previous stage Fetch is stalled Stage=Decode
<nil> TRC pkg/cpu/decode.go:170 > Advancing to next stage with instruction: <nil>
 Stage=Decode
<nil> TRC pkg/cpu/execute.go:292 > Advancing to next stage with instruction: &{rawInstruction:621 BaseInstruction:{OpType:3 Rd:0 ALU:0 Rs:0 RMem:6 CtrlFlag:1 CtrlMode:0 MemMode:0 Imm:0} Operand:0 Result:0 RDestAux:0 DestMemAddr:9 BranchTaken:false WriteBack:true}
 Stage=Execute
<nil> TRC pkg/cpu/memory.go:118 > Advancing to next stage with instruction: &{rawInstruction:7201 BaseInstruction:{OpType:0 Rd:2 ALU:14 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:0} Operand:0 Result:9 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:false}
 Stage=Memory
<nil> TRC pkg/cpu/writeback.go:88 > Got with instruction: &{rawInstruction:7201 BaseInstruction:{OpType:0 Rd:2 ALU:14 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:0} Operand:0 Result:9 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:false}
 Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:43 > Processing instruction: &{rawInstruction:7201 BaseInstruction:{OpType:0 Rd:2 ALU:14 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:0} Operand:0 Result:9 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:false}
 Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:77 > No write-back required for this instruction Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:79 > Write back completed for instruction: &{rawInstruction:7201 BaseInstruction:{OpType:0 Rd:2 ALU:14 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:0} Operand:0 Result:9 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:false}
 Stage=WriteBack
<nil> TRC pkg/cpu/memory.go:56 > Current instruction is not a load/store type, skipping memory stage execution &{rawInstruction:621 BaseInstruction:{OpType:3 Rd:0 ALU:0 Rs:0 RMem:6 CtrlFlag:1 CtrlMode:0 MemMode:0 Imm:0} Operand:0 Result:0 RDestAux:0 DestMemAddr:9 BranchTaken:false WriteBack:true}
 Stage=Memory
<nil> TRC pkg/cpu/execute.go:258 > No current instruction to process, returning early Stage=Execute
<nil> TRC pkg/cpu/decode.go:61 > No current instruction to process, returning early Stage=Decode
<nil> TRC pkg/cpu/fetch.go:51 > Fetch failed: WAIT_NEXT_LEVEL Stage=Fetch
<nil> TRC pkg/cpu/pipeline.go:67 > canFetch: true

<nil> TRC pkg/cpu/fetch.go:78 > No instruction fetched, cannot advance Stage=Fetch
<nil> TRC pkg/cpu/decode.go:162 > previous stage Fetch is stalled Stage=Decode
<nil> TRC pkg/cpu/decode.go:170 > Advancing to next stage with instruction: <nil>
 Stage=Decode
<nil> TRC pkg/cpu/execute.go:292 > Advancing to next stage with instruction: <nil>
 Stage=Execute
<nil> TRC pkg/cpu/memory.go:118 > Advancing to next stage with instruction: &{rawInstruction:621 BaseInstruction:{OpType:3 Rd:0 ALU:0 Rs:0 RMem:6 CtrlFlag:1 CtrlMode:0 MemMode:0 Imm:0} Operand:0 Result:0 RDestAux:0 DestMemAddr:9 BranchTaken:false WriteBack:true}
 Stage=Memory
<nil> TRC pkg/cpu/writeback.go:88 > Got with instruction: &{rawInstruction:621 BaseInstruction:{OpType:3 Rd:0 ALU:0 Rs:0 RMem:6 CtrlFlag:1 CtrlMode:0 MemMode:0 Imm:0} Operand:0 Result:0 RDestAux:0 DestMemAddr:9 BranchTaken:false WriteBack:true}
 Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:43 > Processing instruction: &{rawInstruction:621 BaseInstruction:{OpType:3 Rd:0 ALU:0 Rs:0 RMem:6 CtrlFlag:1 CtrlMode:0 MemMode:0 Imm:0} Operand:0 Result:0 RDestAux:0 DestMemAddr:9 BranchTaken:false WriteBack:true}
 Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:50 > Control instruction detected Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:52 > Branch not taken, no write back to Program Counter required Stage=WriteBack
<nil> TRC pkg/cpu/memory.go:52 > No current instruction to process, returning early Stage=Memory
<nil> TRC pkg/cpu/execute.go:258 > No current instruction to process, returning early Stage=Execute
<nil> TRC pkg/cpu/decode.go:61 > No current instruction to process, returning early Stage=Decode
<nil> TRC pkg/cpu/fetch.go:56 > Fetched instruction: 0x0000005d
 Stage=Fetch
<nil> TRC pkg/cpu/fetch.go:61 > Increasing ProgramCounter to: 9 Stage=Fetch
<nil> TRC pkg/cpu/pipeline.go:67 > canFetch: true

<nil> TRC pkg/cpu/fetch.go:83 > Advancing to next stage with instruction: 0x0000005d Stage=Fetch
<nil> TRC pkg/cpu/decode.go:170 > Advancing to next stage with instruction: <nil>
 Stage=Decode
<nil> TRC pkg/cpu/execute.go:292 > Advancing to next stage with instruction: <nil>
 Stage=Execute
<nil> TRC pkg/cpu/memory.go:118 > Advancing to next stage with instruction: <nil>
 Stage=Memory
<nil> TRC pkg/cpu/writeback.go:88 > Got with instruction: <nil>
 Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:39 > No current instruction to process, returning early Stage=WriteBack
<nil> TRC pkg/cpu/memory.go:52 > No current instruction to process, returning early Stage=Memory
<nil> TRC pkg/cpu/execute.go:258 > No current instruction to process, returning early Stage=Execute
<nil> TRC pkg/cpu/decode.go:69 > Decoded instruction: &{rawInstruction:93 BaseInstruction:{OpType:3 Rd:0 ALU:0 Rs:0 RMem:5 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:0} Operand:0 Result:0 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:false}
 Stage=Decode
<nil> TRC pkg/cpu/decode.go:155 > Decoded filled instruction: &{rawInstruction:93 BaseInstruction:{OpType:3 Rd:0 ALU:0 Rs:0 RMem:5 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:0} Operand:0 Result:0 RDestAux:0 DestMemAddr:4 BranchTaken:false WriteBack:true}
 Stage=Decode
<nil> TRC pkg/cpu/fetch.go:56 > Fetched instruction: 0xbeef0a11
 Stage=Fetch
<nil> TRC pkg/cpu/fetch.go:61 > Increasing ProgramCounter to: 10 Stage=Fetch
<nil> TRC pkg/cpu/pipeline.go:67 > canFetch: true

<nil> TRC pkg/cpu/fetch.go:83 > Advancing to next stage with instruction: 0xbeef0a11 Stage=Fetch
<nil> TRC pkg/cpu/decode.go:170 > Advancing to next stage with instruction: &{rawInstruction:93 BaseInstruction:{OpType:3 Rd:0 ALU:0 Rs:0 RMem:5 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:0} Operand:0 Result:0 RDestAux:0 DestMemAddr:4 BranchTaken:false WriteBack:true}
 Stage=Decode
<nil> TRC pkg/cpu/execute.go:292 > Advancing to next stage with instruction: <nil>
 Stage=Execute
<nil> TRC pkg/cpu/memory.go:118 > Advancing to next stage with instruction: <nil>
 Stage=Memory
<nil> TRC pkg/cpu/writeback.go:88 > Got with instruction: <nil>
 Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:39 > No current instruction to process, returning early Stage=WriteBack
<nil> TRC pkg/cpu/memory.go:52 > No current instruction to process, returning early Stage=Memory
<nil> TRC pkg/cpu/execute.go:168 > calculated memory address: 4 Stage=Execute
<nil> TRC pkg/cpu/decode.go:69 > Decoded instruction: &{rawInstruction:3203336721 BaseInstruction:{OpType:0 Rd:1 ALU:5 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:-16657} Operand:0 Result:0 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:false}
 Stage=Decode
<nil> TRC pkg/cpu/decode.go:155 > Decoded filled instruction: &{rawInstruction:3203336721 BaseInstruction:{OpType:0 Rd:1 ALU:5 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:-16657} Operand:4294950639 Result:0 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=Decode
<nil> TRC pkg/cpu/fetch.go:56 > Fetched instruction: 0x00000419
 Stage=Fetch
<nil> TRC pkg/cpu/fetch.go:61 > Increasing ProgramCounter to: 11 Stage=Fetch
<nil> TRC pkg/cpu/pipeline.go:67 > canFetch: true

<nil> TRC pkg/cpu/fetch.go:83 > Advancing to next stage with instruction: 0x00000419 Stage=Fetch
<nil> TRC pkg/cpu/decode.go:170 > Advancing to next stage with instruction: &{rawInstruction:3203336721 BaseInstruction:{OpType:0 Rd:1 ALU:5 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:-16657} Operand:4294950639 Result:0 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=Decode
<nil> TRC pkg/cpu/execute.go:292 > Advancing to next stage with instruction: &{rawInstruction:93 BaseInstruction:{OpType:3 Rd:0 ALU:0 Rs:0 RMem:5 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:0} Operand:0 Result:0 RDestAux:0 DestMemAddr:4 BranchTaken:true WriteBack:true}
 Stage=Execute
<nil> TRC pkg/cpu/memory.go:118 > Advancing to next stage with instruction: <nil>
 Stage=Memory
<nil> TRC pkg/cpu/writeback.go:88 > Got with instruction: <nil>
 Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:39 > No current instruction to process, returning early Stage=WriteBack
<nil> TRC pkg/cpu/memory.go:56 > Current instruction is not a load/store type, skipping memory stage execution &{rawInstruction:93 BaseInstruction:{OpType:3 Rd:0 ALU:0 Rs:0 RMem:5 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:0} Operand:0 Result:0 RDestAux:0 DestMemAddr:4 BranchTaken:true WriteBack:true}
 Stage=Memory
<nil> TRC pkg/cpu/execute.go:103 > ALURI operation result: 4294950639 Stage=Execute
<nil> TRC pkg/cpu/decode.go:69 > Decoded instruction: &{rawInstruction:1049 BaseInstruction:{OpType:2 Rd:1 ALU:0 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:2 Imm:0} Operand:0 Result:0 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:false}
 Stage=Decode
<nil> TRC pkg/cpu/decode.go:155 > Decoded filled instruction: &{rawInstruction:1049 BaseInstruction:{OpType:2 Rd:1 ALU:0 Rs:0 RMem:30 CtrlFlag:0 CtrlMode:0 MemMode:2 Imm:0} Operand:0 Result:0 RDestAux:0 DestMemAddr:20 BranchTaken:false WriteBack:false}
 Stage=Decode
<nil> TRC pkg/cpu/fetch.go:56 > Fetched instruction: 0x00000419
 Stage=Fetch
<nil> TRC pkg/cpu/fetch.go:61 > Increasing ProgramCounter to: 12 Stage=Fetch
<nil> TRC pkg/cpu/pipeline.go:67 > canFetch: true

<nil> TRC pkg/cpu/fetch.go:83 > Advancing to next stage with instruction: 0x00000419 Stage=Fetch
<nil> TRC pkg/cpu/decode.go:170 > Advancing to next stage with instruction: &{rawInstruction:1049 BaseInstruction:{OpType:2 Rd:1 ALU:0 Rs:0 RMem:30 CtrlFlag:0 CtrlMode:0 MemMode:2 Imm:0} Operand:0 Result:0 RDestAux:0 DestMemAddr:20 BranchTaken:false WriteBack:false}
 Stage=Decode
<nil> TRC pkg/cpu/execute.go:292 > Advancing to next stage with instruction: &{rawInstruction:3203336721 BaseInstruction:{OpType:0 Rd:1 ALU:5 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:-16657} Operand:4294950639 Result:4294950639 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=Execute
<nil> TRC pkg/cpu/memory.go:118 > Advancing to next stage with instruction: &{rawInstruction:93 BaseInstruction:{OpType:3 Rd:0 ALU:0 Rs:0 RMem:5 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:0} Operand:0 Result:0 RDestAux:0 DestMemAddr:4 BranchTaken:true WriteBack:true}
 Stage=Memory
<nil> TRC pkg/cpu/writeback.go:88 > Got with instruction: &{rawInstruction:93 BaseInstruction:{OpType:3 Rd:0 ALU:0 Rs:0 RMem:5 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:0} Operand:0 Result:0 RDestAux:0 DestMemAddr:4 BranchTaken:true WriteBack:true}
 Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:43 > Processing instruction: &{rawInstruction:93 BaseInstruction:{OpType:3 Rd:0 ALU:0 Rs:0 RMem:5 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:0} Operand:0 Result:0 RDestAux:0 DestMemAddr:4 BranchTaken:true WriteBack:true}
 Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:50 > Control instruction detected Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:59 > Writing to Program Counter directly from control instruction to 4
 Stage=WriteBack
<nil> TRC pkg/cpu/fetch.go:95 > Squashing instruction: <nil>
 Stage=Fetch
<nil> TRC pkg/cpu/decode.go:182 > Squashing instruction: &{rawInstruction:1049 BaseInstruction:{OpType:0 Rd:0 ALU:0 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:0} Operand:0 Result:0 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:false}
 Stage=Decode
<nil> TRC pkg/cpu/execute.go:304 > Squashing instruction: &{rawInstruction:1049 BaseInstruction:{OpType:2 Rd:1 ALU:0 Rs:0 RMem:30 CtrlFlag:0 CtrlMode:0 MemMode:2 Imm:0} Operand:0 Result:0 RDestAux:0 DestMemAddr:20 BranchTaken:false WriteBack:false}
 Stage=Execute
<nil> TRC pkg/cpu/memory.go:130 > Squashing instruction: &{rawInstruction:3203336721 BaseInstruction:{OpType:0 Rd:1 ALU:5 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:-16657} Operand:4294950639 Result:4294950639 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=Memory
<nil> TRC pkg/cpu/writeback.go:95 > Squashing instruction: &{rawInstruction:93 BaseInstruction:{OpType:3 Rd:0 ALU:0 Rs:0 RMem:5 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:0} Operand:0 Result:0 RDestAux:0 DestMemAddr:4 BranchTaken:true WriteBack:true}
 Stage=WriteBack
<nil> TRC pkg/cpu/memory.go:52 > No current instruction to process, returning early Stage=Memory
<nil> TRC pkg/cpu/execute.go:258 > No current instruction to process, returning early Stage=Execute
<nil> TRC pkg/cpu/decode.go:61 > No current instruction to process, returning early Stage=Decode
<nil> TRC pkg/cpu/fetch.go:56 > Fetched instruction: 0x00020041
 Stage=Fetch
<nil> TRC pkg/cpu/fetch.go:61 > Increasing ProgramCounter to: 5 Stage=Fetch
<nil> TRC pkg/cpu/pipeline.go:67 > canFetch: true

<nil> TRC pkg/cpu/fetch.go:83 > Advancing to next stage with instruction: 0x00020041 Stage=Fetch
<nil> TRC pkg/cpu/decode.go:170 > Advancing to next stage with instruction: <nil>
 Stage=Decode
<nil> TRC pkg/cpu/execute.go:292 > Advancing to next stage with instruction: <nil>
 Stage=Execute
<nil> TRC pkg/cpu/memory.go:118 > Advancing to next stage with instruction: <nil>
 Stage=Memory
<nil> TRC pkg/cpu/writeback.go:88 > Got with instruction: <nil>
 Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:39 > No current instruction to process, returning early Stage=WriteBack
<nil> TRC pkg/cpu/memory.go:52 > No current instruction to process, returning early Stage=Memory
<nil> TRC pkg/cpu/execute.go:258 > No current instruction to process, returning early Stage=Execute
<nil> TRC pkg/cpu/decode.go:69 > Decoded instruction: &{rawInstruction:131137 BaseInstruction:{OpType:0 Rd:4 ALU:0 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:2} Operand:0 Result:0 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:false}
 Stage=Decode
<nil> TRC pkg/cpu/decode.go:155 > Decoded filled instruction: &{rawInstruction:131137 BaseInstruction:{OpType:0 Rd:4 ALU:0 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:2} Operand:2 Result:2 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=Decode
<nil> TRC pkg/cpu/fetch.go:56 > Fetched instruction: 0x00010221
 Stage=Fetch
<nil> TRC pkg/cpu/fetch.go:61 > Increasing ProgramCounter to: 6 Stage=Fetch
<nil> TRC pkg/cpu/pipeline.go:67 > canFetch: true

<nil> TRC pkg/cpu/fetch.go:83 > Advancing to next stage with instruction: 0x00010221 Stage=Fetch
<nil> TRC pkg/cpu/decode.go:170 > Advancing to next stage with instruction: &{rawInstruction:131137 BaseInstruction:{OpType:0 Rd:4 ALU:0 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:2} Operand:2 Result:2 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=Decode
<nil> TRC pkg/cpu/execute.go:292 > Advancing to next stage with instruction: <nil>
 Stage=Execute
<nil> TRC pkg/cpu/memory.go:118 > Advancing to next stage with instruction: <nil>
 Stage=Memory
<nil> TRC pkg/cpu/writeback.go:88 > Got with instruction: <nil>
 Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:39 > No current instruction to process, returning early Stage=WriteBack
<nil> TRC pkg/cpu/memory.go:52 > No current instruction to process, returning early Stage=Memory
<nil> TRC pkg/cpu/execute.go:103 > ALURI operation result: 4 Stage=Execute
<nil> TRC pkg/cpu/decode.go:69 > Decoded instruction: &{rawInstruction:66081 BaseInstruction:{OpType:0 Rd:2 ALU:1 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:1} Operand:0 Result:0 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:false}
 Stage=Decode
<nil> TRC pkg/cpu/decode.go:155 > Decoded filled instruction: &{rawInstruction:66081 BaseInstruction:{OpType:0 Rd:2 ALU:1 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:1} Operand:1 Result:9 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=Decode
<nil> TRC pkg/cpu/fetch.go:56 > Fetched instruction: 0x00001c21
 Stage=Fetch
<nil> TRC pkg/cpu/fetch.go:61 > Increasing ProgramCounter to: 7 Stage=Fetch
<nil> TRC pkg/cpu/pipeline.go:67 > canFetch: true

<nil> TRC pkg/cpu/fetch.go:83 > Advancing to next stage with instruction: 0x00001c21 Stage=Fetch
<nil> TRC pkg/cpu/decode.go:170 > Advancing to next stage with instruction: &{rawInstruction:66081 BaseInstruction:{OpType:0 Rd:2 ALU:1 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:1} Operand:1 Result:9 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=Decode
<nil> TRC pkg/cpu/execute.go:292 > Advancing to next stage with instruction: &{rawInstruction:131137 BaseInstruction:{OpType:0 Rd:4 ALU:0 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:2} Operand:2 Result:4 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=Execute
<nil> TRC pkg/cpu/memory.go:118 > Advancing to next stage with instruction: <nil>
 Stage=Memory
<nil> TRC pkg/cpu/writeback.go:88 > Got with instruction: <nil>
 Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:39 > No current instruction to process, returning early Stage=WriteBack
<nil> TRC pkg/cpu/memory.go:56 > Current instruction is not a load/store type, skipping memory stage execution &{rawInstruction:131137 BaseInstruction:{OpType:0 Rd:4 ALU:0 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:2} Operand:2 Result:4 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=Memory
<nil> TRC pkg/cpu/execute.go:103 > ALURI operation result: 8 Stage=Execute
<nil> TRC pkg/cpu/decode.go:69 > Decoded instruction: &{rawInstruction:7201 BaseInstruction:{OpType:0 Rd:2 ALU:14 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:0} Operand:0 Result:0 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:false}
 Stage=Decode
<nil> TRC pkg/cpu/decode.go:75 > Failed to read register r2 -1 Stage=Decode
<nil> TRC pkg/cpu/fetch.go:56 > Fetched instruction: 0x0000026d
 Stage=Fetch
<nil> TRC pkg/cpu/fetch.go:61 > Increasing ProgramCounter to: 8 Stage=Fetch
<nil> TRC pkg/cpu/pipeline.go:67 > canFetch: true

<nil> TRC pkg/cpu/fetch.go:88 > Next stage cannot advance, stalling Stage=Fetch
<nil> TRC pkg/cpu/decode.go:165 > Decode is busy, cannot advance: 1 Stage=Decode
<nil> TRC pkg/cpu/execute.go:284 > previous stage Decode returned stall
 Stage=Execute
<nil> TRC pkg/cpu/execute.go:292 > Advancing to next stage with instruction: &{rawInstruction:66081 BaseInstruction:{OpType:0 Rd:2 ALU:1 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:1} Operand:1 Result:8 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=Execute
<nil> TRC pkg/cpu/memory.go:118 > Advancing to next stage with instruction: &{rawInstruction:131137 BaseInstruction:{OpType:0 Rd:4 ALU:0 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:2} Operand:2 Result:4 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=Memory
<nil> TRC pkg/cpu/writeback.go:88 > Got with instruction: &{rawInstruction:131137 BaseInstruction:{OpType:0 Rd:4 ALU:0 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:2} Operand:2 Result:4 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:43 > Processing instruction: &{rawInstruction:131137 BaseInstruction:{OpType:0 Rd:4 ALU:0 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:2} Operand:2 Result:4 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:65 > Writing back result: 4 to r4
 Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:67 > Unblocked register r4 for write back
 Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:75 > Written back to rdestaux: 0 0
 Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:79 > Write back completed for instruction: &{rawInstruction:131137 BaseInstruction:{OpType:0 Rd:4 ALU:0 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:2} Operand:2 Result:4 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=WriteBack
<nil> TRC pkg/cpu/memory.go:56 > Current instruction is not a load/store type, skipping memory stage execution &{rawInstruction:66081 BaseInstruction:{OpType:0 Rd:2 ALU:1 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:1} Operand:1 Result:8 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=Memory
<nil> TRC pkg/cpu/execute.go:258 > No current instruction to process, returning early Stage=Execute
<nil> TRC pkg/cpu/decode.go:69 > Decoded instruction: &{rawInstruction:7201 BaseInstruction:{OpType:0 Rd:2 ALU:14 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:0} Operand:0 Result:0 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:false}
 Stage=Decode
<nil> TRC pkg/cpu/decode.go:75 > Failed to read register r2 -1 Stage=Decode
<nil> TRC pkg/cpu/fetch.go:44 > Currently have an instruction &{rawInstruction:621 BaseInstruction:{OpType:0 Rd:0 ALU:0 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:0} Operand:0 Result:0 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:false}, skipping fetch Stage=Fetch
<nil> TRC pkg/cpu/pipeline.go:67 > canFetch: true

<nil> TRC pkg/cpu/fetch.go:88 > Next stage cannot advance, stalling Stage=Fetch
<nil> TRC pkg/cpu/decode.go:165 > Decode is busy, cannot advance: 1 Stage=Decode
<nil> TRC pkg/cpu/execute.go:284 > previous stage Decode returned stall
 Stage=Execute
<nil> TRC pkg/cpu/execute.go:292 > Advancing to next stage with instruction: <nil>
 Stage=Execute
<nil> TRC pkg/cpu/memory.go:118 > Advancing to next stage with instruction: &{rawInstruction:66081 BaseInstruction:{OpType:0 Rd:2 ALU:1 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:1} Operand:1 Result:8 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=Memory
<nil> TRC pkg/cpu/writeback.go:88 > Got with instruction: &{rawInstruction:66081 BaseInstruction:{OpType:0 Rd:2 ALU:1 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:1} Operand:1 Result:8 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:43 > Processing instruction: &{rawInstruction:66081 BaseInstruction:{OpType:0 Rd:2 ALU:1 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:1} Operand:1 Result:8 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:65 > Writing back result: 8 to r2
 Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:67 > Unblocked register r2 for write back
 Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:75 > Written back to rdestaux: 0 0
 Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:79 > Write back completed for instruction: &{rawInstruction:66081 BaseInstruction:{OpType:0 Rd:2 ALU:1 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:1} Operand:1 Result:8 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=WriteBack
<nil> TRC pkg/cpu/memory.go:52 > No current instruction to process, returning early Stage=Memory
<nil> TRC pkg/cpu/execute.go:258 > No current instruction to process, returning early Stage=Execute
<nil> TRC pkg/cpu/decode.go:69 > Decoded instruction: &{rawInstruction:7201 BaseInstruction:{OpType:0 Rd:2 ALU:14 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:0} Operand:0 Result:0 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:false}
 Stage=Decode
<nil> TRC pkg/cpu/decode.go:155 > Decoded filled instruction: &{rawInstruction:7201 BaseInstruction:{OpType:0 Rd:2 ALU:14 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:0} Operand:0 Result:8 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=Decode
<nil> TRC pkg/cpu/fetch.go:44 > Currently have an instruction &{rawInstruction:621 BaseInstruction:{OpType:0 Rd:0 ALU:0 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:0} Operand:0 Result:0 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:false}, skipping fetch Stage=Fetch
<nil> TRC pkg/cpu/pipeline.go:67 > canFetch: true

<nil> TRC pkg/cpu/fetch.go:83 > Advancing to next stage with instruction: 0x0000026d Stage=Fetch
<nil> TRC pkg/cpu/decode.go:170 > Advancing to next stage with instruction: &{rawInstruction:7201 BaseInstruction:{OpType:0 Rd:2 ALU:14 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:0} Operand:0 Result:8 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=Decode
<nil> TRC pkg/cpu/execute.go:292 > Advancing to next stage with instruction: <nil>
 Stage=Execute
<nil> TRC pkg/cpu/memory.go:118 > Advancing to next stage with instruction: <nil>
 Stage=Memory
<nil> TRC pkg/cpu/writeback.go:88 > Got with instruction: <nil>
 Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:39 > No current instruction to process, returning early Stage=WriteBack
<nil> TRC pkg/cpu/memory.go:52 > No current instruction to process, returning early Stage=Memory
<nil> TRC pkg/cpu/execute.go:103 > ALURI operation result: 8 Stage=Execute
<nil> TRC pkg/cpu/decode.go:69 > Decoded instruction: &{rawInstruction:621 BaseInstruction:{OpType:3 Rd:0 ALU:0 Rs:0 RMem:6 CtrlFlag:1 CtrlMode:0 MemMode:0 Imm:0} Operand:0 Result:0 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:false}
 Stage=Decode
<nil> TRC pkg/cpu/decode.go:155 > Decoded filled instruction: &{rawInstruction:621 BaseInstruction:{OpType:3 Rd:0 ALU:0 Rs:0 RMem:6 CtrlFlag:1 CtrlMode:0 MemMode:0 Imm:0} Operand:0 Result:0 RDestAux:0 DestMemAddr:9 BranchTaken:false WriteBack:true}
 Stage=Decode
<nil> TRC pkg/cpu/fetch.go:56 > Fetched instruction: 0x0000005d
 Stage=Fetch
<nil> TRC pkg/cpu/fetch.go:61 > Increasing ProgramCounter to: 9 Stage=Fetch
<nil> TRC pkg/cpu/pipeline.go:67 > canFetch: true

<nil> TRC pkg/cpu/fetch.go:83 > Advancing to next stage with instruction: 0x0000005d Stage=Fetch
<nil> TRC pkg/cpu/decode.go:170 > Advancing to next stage with instruction: &{rawInstruction:621 BaseInstruction:{OpType:3 Rd:0 ALU:0 Rs:0 RMem:6 CtrlFlag:1 CtrlMode:0 MemMode:0 Imm:0} Operand:0 Result:0 RDestAux:0 DestMemAddr:9 BranchTaken:false WriteBack:true}
 Stage=Decode
<nil> TRC pkg/cpu/execute.go:292 > Advancing to next stage with instruction: &{rawInstruction:7201 BaseInstruction:{OpType:0 Rd:2 ALU:14 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:0} Operand:0 Result:8 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:false}
 Stage=Execute
<nil> TRC pkg/cpu/memory.go:118 > Advancing to next stage with instruction: <nil>
 Stage=Memory
<nil> TRC pkg/cpu/writeback.go:88 > Got with instruction: <nil>
 Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:39 > No current instruction to process, returning early Stage=WriteBack
<nil> TRC pkg/cpu/memory.go:52 > No current instruction to process, returning early Stage=Memory
<nil> TRC pkg/cpu/execute.go:258 > No current instruction to process, returning early Stage=Execute
<nil> TRC pkg/cpu/decode.go:61 > No current instruction to process, returning early Stage=Decode
<nil> TRC pkg/cpu/fetch.go:51 > Fetch failed: WAIT_NEXT_LEVEL Stage=Fetch
<nil> TRC pkg/cpu/pipeline.go:67 > canFetch: true

<nil> TRC pkg/cpu/fetch.go:78 > No instruction fetched, cannot advance Stage=Fetch
<nil> TRC pkg/cpu/decode.go:162 > previous stage Fetch is stalled Stage=Decode
<nil> TRC pkg/cpu/decode.go:170 > Advancing to next stage with instruction: <nil>
 Stage=Decode
<nil> TRC pkg/cpu/execute.go:292 > Advancing to next stage with instruction: <nil>
 Stage=Execute
<nil> TRC pkg/cpu/memory.go:118 > Advancing to next stage with instruction: <nil>
 Stage=Memory
<nil> TRC pkg/cpu/writeback.go:88 > Got with instruction: <nil>
 Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:39 > No current instruction to process, returning early Stage=WriteBack
<nil> TRC pkg/cpu/memory.go:52 > No current instruction to process, returning early Stage=Memory
<nil> TRC pkg/cpu/execute.go:258 > No current instruction to process, returning early Stage=Execute
<nil> TRC pkg/cpu/decode.go:61 > No current instruction to process, returning early Stage=Decode
<nil> TRC pkg/cpu/fetch.go:51 > Fetch failed: WAIT_NEXT_LEVEL Stage=Fetch
<nil> TRC pkg/cpu/pipeline.go:67 > canFetch: true

<nil> TRC pkg/cpu/fetch.go:78 > No instruction fetched, cannot advance Stage=Fetch
<nil> TRC pkg/cpu/decode.go:162 > previous stage Fetch is stalled Stage=Decode
<nil> TRC pkg/cpu/decode.go:170 > Advancing to next stage with instruction: <nil>
 Stage=Decode
<nil> TRC pkg/cpu/execute.go:292 > Advancing to next stage with instruction: <nil>
 Stage=Execute
<nil> TRC pkg/cpu/memory.go:118 > Advancing to next stage with instruction: <nil>
 Stage=Memory
<nil> TRC pkg/cpu/writeback.go:88 > Got with instruction: <nil>
 Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:39 > No current instruction to process, returning early Stage=WriteBack
<nil> TRC pkg/cpu/memory.go:52 > No current instruction to process, returning early Stage=Memory
<nil> TRC pkg/cpu/execute.go:258 > No current instruction to process, returning early Stage=Execute
<nil> TRC pkg/cpu/decode.go:61 > No current instruction to process, returning early Stage=Decode
<nil> TRC pkg/cpu/fetch.go:51 > Fetch failed: WAIT_NEXT_LEVEL Stage=Fetch
<nil> TRC pkg/cpu/pipeline.go:67 > canFetch: true

<nil> TRC pkg/cpu/fetch.go:78 > No instruction fetched, cannot advance Stage=Fetch
<nil> TRC pkg/cpu/decode.go:162 > previous stage Fetch is stalled Stage=Decode
<nil> TRC pkg/cpu/decode.go:170 > Advancing to next stage with instruction: <nil>
 Stage=Decode
<nil> TRC pkg/cpu/execute.go:292 > Advancing to next stage with instruction: <nil>
 Stage=Execute
<nil> TRC pkg/cpu/memory.go:118 > Advancing to next stage with instruction: <nil>
 Stage=Memory
<nil> TRC pkg/cpu/writeback.go:88 > Got with instruction: <nil>
 Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:39 > No current instruction to process, returning early Stage=WriteBack
<nil> TRC pkg/cpu/memory.go:52 > No current instruction to process, returning early Stage=Memory
<nil> TRC pkg/cpu/execute.go:258 > No current instruction to process, returning early Stage=Execute
<nil> TRC pkg/cpu/decode.go:61 > No current instruction to process, returning early Stage=Decode
<nil> TRC pkg/cpu/fetch.go:56 > Fetched instruction: 0x00041851
 Stage=Fetch
<nil> TRC pkg/cpu/fetch.go:61 > Increasing ProgramCounter to: 1 Stage=Fetch
<nil> TRC pkg/cpu/pipeline.go:67 > canFetch: true

<nil> TRC pkg/cpu/fetch.go:83 > Advancing to next stage with instruction: 0x00041851 Stage=Fetch
<nil> TRC pkg/cpu/decode.go:170 > Advancing to next stage with instruction: <nil>
 Stage=Decode
<nil> TRC pkg/cpu/execute.go:292 > Advancing to next stage with instruction: <nil>
 Stage=Execute
<nil> TRC pkg/cpu/memory.go:118 > Advancing to next stage with instruction: <nil>
 Stage=Memory
<nil> TRC pkg/cpu/writeback.go:88 > Got with instruction: <nil>
 Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:39 > No current instruction to process, returning early Stage=WriteBack
<nil> TRC pkg/cpu/memory.go:52 > No current instruction to process, returning early Stage=Memory
<nil> TRC pkg/cpu/execute.go:258 > No current instruction to process, returning early Stage=Execute
<nil> TRC pkg/cpu/decode.go:69 > Decoded instruction: &{rawInstruction:268369 BaseInstruction:{OpType:0 Rd:5 ALU:12 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:4} Operand:0 Result:0 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:false}
 Stage=Decode
<nil> TRC pkg/cpu/decode.go:155 > Decoded filled instruction: &{rawInstruction:268369 BaseInstruction:{OpType:0 Rd:5 ALU:12 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:4} Operand:4 Result:0 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=Decode
<nil> TRC pkg/cpu/fetch.go:56 > Fetched instruction: 0x00091861
 Stage=Fetch
<nil> TRC pkg/cpu/fetch.go:61 > Increasing ProgramCounter to: 2 Stage=Fetch
<nil> TRC pkg/cpu/pipeline.go:67 > canFetch: true

<nil> TRC pkg/cpu/fetch.go:83 > Advancing to next stage with instruction: 0x00091861 Stage=Fetch
<nil> TRC pkg/cpu/decode.go:170 > Advancing to next stage with instruction: &{rawInstruction:268369 BaseInstruction:{OpType:0 Rd:5 ALU:12 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:4} Operand:4 Result:0 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=Decode
<nil> TRC pkg/cpu/execute.go:292 > Advancing to next stage with instruction: <nil>
 Stage=Execute
<nil> TRC pkg/cpu/memory.go:118 > Advancing to next stage with instruction: <nil>
 Stage=Memory
<nil> TRC pkg/cpu/writeback.go:88 > Got with instruction: <nil>
 Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:39 > No current instruction to process, returning early Stage=WriteBack
<nil> TRC pkg/cpu/memory.go:52 > No current instruction to process, returning early Stage=Memory
<nil> TRC pkg/cpu/execute.go:103 > ALURI operation result: 4 Stage=Execute
<nil> TRC pkg/cpu/decode.go:69 > Decoded instruction: &{rawInstruction:596065 BaseInstruction:{OpType:0 Rd:6 ALU:12 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:9} Operand:0 Result:0 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:false}
 Stage=Decode
<nil> TRC pkg/cpu/decode.go:155 > Decoded filled instruction: &{rawInstruction:596065 BaseInstruction:{OpType:0 Rd:6 ALU:12 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:9} Operand:9 Result:0 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=Decode
<nil> TRC pkg/cpu/fetch.go:56 > Fetched instruction: 0x000a1821
 Stage=Fetch
<nil> TRC pkg/cpu/fetch.go:61 > Increasing ProgramCounter to: 3 Stage=Fetch
<nil> TRC pkg/cpu/pipeline.go:67 > canFetch: true

<nil> TRC pkg/cpu/fetch.go:83 > Advancing to next stage with instruction: 0x000a1821 Stage=Fetch
<nil> TRC pkg/cpu/decode.go:170 > Advancing to next stage with instruction: &{rawInstruction:596065 BaseInstruction:{OpType:0 Rd:6 ALU:12 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:9} Operand:9 Result:0 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=Decode
<nil> TRC pkg/cpu/execute.go:292 > Advancing to next stage with instruction: &{rawInstruction:268369 BaseInstruction:{OpType:0 Rd:5 ALU:12 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:4} Operand:4 Result:4 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=Execute
<nil> TRC pkg/cpu/memory.go:118 > Advancing to next stage with instruction: <nil>
 Stage=Memory
<nil> TRC pkg/cpu/writeback.go:88 > Got with instruction: <nil>
 Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:39 > No current instruction to process, returning early Stage=WriteBack
<nil> TRC pkg/cpu/memory.go:56 > Current instruction is not a load/store type, skipping memory stage execution &{rawInstruction:268369 BaseInstruction:{OpType:0 Rd:5 ALU:12 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:4} Operand:4 Result:4 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=Memory
<nil> TRC pkg/cpu/execute.go:103 > ALURI operation result: 9 Stage=Execute
<nil> TRC pkg/cpu/decode.go:69 > Decoded instruction: &{rawInstruction:661537 BaseInstruction:{OpType:0 Rd:2 ALU:12 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:10} Operand:0 Result:0 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:false}
 Stage=Decode
<nil> TRC pkg/cpu/decode.go:155 > Decoded filled instruction: &{rawInstruction:661537 BaseInstruction:{OpType:0 Rd:2 ALU:12 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:10} Operand:10 Result:0 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=Decode
<nil> TRC pkg/cpu/fetch.go:56 > Fetched instruction: 0x001401e1
 Stage=Fetch
<nil> TRC pkg/cpu/fetch.go:61 > Increasing ProgramCounter to: 4 Stage=Fetch
<nil> TRC pkg/cpu/pipeline.go:67 > canFetch: true

<nil> TRC pkg/cpu/fetch.go:83 > Advancing to next stage with instruction: 0x001401e1 Stage=Fetch
<nil> TRC pkg/cpu/decode.go:170 > Advancing to next stage with instruction: &{rawInstruction:661537 BaseInstruction:{OpType:0 Rd:2 ALU:12 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:10} Operand:10 Result:0 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=Decode
<nil> TRC pkg/cpu/execute.go:292 > Advancing to next stage with instruction: &{rawInstruction:596065 BaseInstruction:{OpType:0 Rd:6 ALU:12 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:9} Operand:9 Result:9 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=Execute
<nil> TRC pkg/cpu/memory.go:118 > Advancing to next stage with instruction: &{rawInstruction:268369 BaseInstruction:{OpType:0 Rd:5 ALU:12 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:4} Operand:4 Result:4 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=Memory
<nil> TRC pkg/cpu/writeback.go:88 > Got with instruction: &{rawInstruction:268369 BaseInstruction:{OpType:0 Rd:5 ALU:12 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:4} Operand:4 Result:4 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:43 > Processing instruction: &{rawInstruction:268369 BaseInstruction:{OpType:0 Rd:5 ALU:12 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:4} Operand:4 Result:4 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:65 > Writing back result: 4 to r5
 Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:67 > Unblocked register r5 for write back
 Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:75 > Written back to rdestaux: 0 0
 Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:79 > Write back completed for instruction: &{rawInstruction:268369 BaseInstruction:{OpType:0 Rd:5 ALU:12 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:4} Operand:4 Result:4 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=WriteBack
<nil> TRC pkg/cpu/memory.go:56 > Current instruction is not a load/store type, skipping memory stage execution &{rawInstruction:596065 BaseInstruction:{OpType:0 Rd:6 ALU:12 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:9} Operand:9 Result:9 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=Memory
<nil> TRC pkg/cpu/execute.go:103 > ALURI operation result: 10 Stage=Execute
<nil> TRC pkg/cpu/decode.go:69 > Decoded instruction: &{rawInstruction:1311201 BaseInstruction:{OpType:0 Rd:30 ALU:0 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:20} Operand:0 Result:0 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:false}
 Stage=Decode
<nil> TRC pkg/cpu/decode.go:155 > Decoded filled instruction: &{rawInstruction:1311201 BaseInstruction:{OpType:0 Rd:30 ALU:0 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:20} Operand:20 Result:0 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=Decode
<nil> TRC pkg/cpu/fetch.go:51 > Fetch failed: WAIT_NEXT_LEVEL Stage=Fetch
<nil> TRC pkg/cpu/pipeline.go:67 > canFetch: true

<nil> TRC pkg/cpu/fetch.go:78 > No instruction fetched, cannot advance Stage=Fetch
<nil> TRC pkg/cpu/decode.go:162 > previous stage Fetch is stalled Stage=Decode
<nil> TRC pkg/cpu/decode.go:170 > Advancing to next stage with instruction: &{rawInstruction:1311201 BaseInstruction:{OpType:0 Rd:30 ALU:0 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:20} Operand:20 Result:0 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=Decode
<nil> TRC pkg/cpu/execute.go:292 > Advancing to next stage with instruction: &{rawInstruction:661537 BaseInstruction:{OpType:0 Rd:2 ALU:12 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:10} Operand:10 Result:10 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=Execute
<nil> TRC pkg/cpu/memory.go:118 > Advancing to next stage with instruction: &{rawInstruction:596065 BaseInstruction:{OpType:0 Rd:6 ALU:12 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:9} Operand:9 Result:9 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=Memory
<nil> TRC pkg/cpu/writeback.go:88 > Got with instruction: &{rawInstruction:596065 BaseInstruction:{OpType:0 Rd:6 ALU:12 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:9} Operand:9 Result:9 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:39 > No current instruction to process, returning early Stage=WriteBack
<nil> TRC pkg/cpu/memory.go:52 > No current instruction to process, returning early Stage=Memory
<nil> TRC pkg/cpu/execute.go:258 > No current instruction to process, returning early Stage=Execute
<nil> TRC pkg/cpu/decode.go:61 > No current instruction to process, returning early Stage=Decode
<nil> TRC pkg/cpu/fetch.go:51 > Fetch failed: WAIT_NEXT_LEVEL Stage=Fetch
<nil> TRC pkg/cpu/pipeline.go:67 > canFetch: true

<nil> TRC pkg/cpu/fetch.go:78 > No instruction fetched, cannot advance Stage=Fetch
<nil> TRC pkg/cpu/decode.go:162 > previous stage Fetch is stalled Stage=Decode
<nil> TRC pkg/cpu/decode.go:170 > Advancing to next stage with instruction: <nil>
 Stage=Decode
<nil> TRC pkg/cpu/execute.go:292 > Advancing to next stage with instruction: <nil>
 Stage=Execute
<nil> TRC pkg/cpu/memory.go:118 > Advancing to next stage with instruction: <nil>
 Stage=Memory
<nil> TRC pkg/cpu/writeback.go:88 > Got with instruction: <nil>
 Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:39 > No current instruction to process, returning early Stage=WriteBack
<nil> TRC pkg/cpu/memory.go:52 > No current instruction to process, returning early Stage=Memory
<nil> TRC pkg/cpu/execute.go:258 > No current instruction to process, returning early Stage=Execute
<nil> TRC pkg/cpu/decode.go:61 > No current instruction to process, returning early Stage=Decode
<nil> TRC pkg/cpu/fetch.go:51 > Fetch failed: WAIT_NEXT_LEVEL Stage=Fetch
<nil> TRC pkg/cpu/pipeline.go:67 > canFetch: true

<nil> TRC pkg/cpu/fetch.go:78 > No instruction fetched, cannot advance Stage=Fetch
<nil> TRC pkg/cpu/decode.go:162 > previous stage Fetch is stalled Stage=Decode
<nil> TRC pkg/cpu/decode.go:170 > Advancing to next stage with instruction: <nil>
 Stage=Decode
<nil> TRC pkg/cpu/execute.go:292 > Advancing to next stage with instruction: <nil>
 Stage=Execute
<nil> TRC pkg/cpu/memory.go:118 > Advancing to next stage with instruction: <nil>
 Stage=Memory
<nil> TRC pkg/cpu/writeback.go:88 > Got with instruction: <nil>
 Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:39 > No current instruction to process, returning early Stage=WriteBack
<nil> TRC pkg/cpu/memory.go:52 > No current instruction to process, returning early Stage=Memory
<nil> TRC pkg/cpu/execute.go:258 > No current instruction to process, returning early Stage=Execute
<nil> TRC pkg/cpu/decode.go:61 > No current instruction to process, returning early Stage=Decode
<nil> TRC pkg/cpu/fetch.go:51 > Fetch failed: WAIT_NEXT_LEVEL Stage=Fetch
<nil> TRC pkg/cpu/pipeline.go:67 > canFetch: true

<nil> TRC pkg/cpu/fetch.go:78 > No instruction fetched, cannot advance Stage=Fetch
<nil> TRC pkg/cpu/decode.go:162 > previous stage Fetch is stalled Stage=Decode
<nil> TRC pkg/cpu/decode.go:170 > Advancing to next stage with instruction: <nil>
 Stage=Decode
<nil> TRC pkg/cpu/execute.go:292 > Advancing to next stage with instruction: <nil>
 Stage=Execute
<nil> TRC pkg/cpu/memory.go:118 > Advancing to next stage with instruction: <nil>
 Stage=Memory
<nil> TRC pkg/cpu/writeback.go:88 > Got with instruction: <nil>
 Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:39 > No current instruction to process, returning early Stage=WriteBack
<nil> TRC pkg/cpu/memory.go:52 > No current instruction to process, returning early Stage=Memory
<nil> TRC pkg/cpu/execute.go:258 > No current instruction to process, returning early Stage=Execute
<nil> TRC pkg/cpu/decode.go:61 > No current instruction to process, returning early Stage=Decode
<nil> TRC pkg/cpu/fetch.go:56 > Fetched instruction: 0x00041851
 Stage=Fetch
<nil> TRC pkg/cpu/fetch.go:61 > Increasing ProgramCounter to: 1 Stage=Fetch
<nil> TRC pkg/cpu/pipeline.go:67 > canFetch: true

<nil> TRC pkg/cpu/fetch.go:83 > Advancing to next stage with instruction: 0x00041851 Stage=Fetch
<nil> TRC pkg/cpu/decode.go:170 > Advancing to next stage with instruction: <nil>
 Stage=Decode
<nil> TRC pkg/cpu/execute.go:292 > Advancing to next stage with instruction: <nil>
 Stage=Execute
<nil> TRC pkg/cpu/memory.go:118 > Advancing to next stage with instruction: <nil>
 Stage=Memory
<nil> TRC pkg/cpu/writeback.go:88 > Got with instruction: <nil>
 Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:39 > No current instruction to process, returning early Stage=WriteBack
<nil> TRC pkg/cpu/memory.go:52 > No current instruction to process, returning early Stage=Memory
<nil> TRC pkg/cpu/execute.go:258 > No current instruction to process, returning early Stage=Execute
<nil> TRC pkg/cpu/decode.go:69 > Decoded instruction: &{rawInstruction:268369 BaseInstruction:{OpType:0 Rd:5 ALU:12 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:4} Operand:0 Result:0 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:false}
 Stage=Decode
<nil> TRC pkg/cpu/decode.go:155 > Decoded filled instruction: &{rawInstruction:268369 BaseInstruction:{OpType:0 Rd:5 ALU:12 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:4} Operand:4 Result:0 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=Decode
<nil> TRC pkg/cpu/fetch.go:56 > Fetched instruction: 0x00091861
 Stage=Fetch
<nil> TRC pkg/cpu/fetch.go:61 > Increasing ProgramCounter to: 2 Stage=Fetch
<nil> TRC pkg/cpu/pipeline.go:67 > canFetch: true

<nil> TRC pkg/cpu/fetch.go:83 > Advancing to next stage with instruction: 0x00091861 Stage=Fetch
<nil> TRC pkg/cpu/decode.go:170 > Advancing to next stage with instruction: &{rawInstruction:268369 BaseInstruction:{OpType:0 Rd:5 ALU:12 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:4} Operand:4 Result:0 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=Decode
<nil> TRC pkg/cpu/execute.go:292 > Advancing to next stage with instruction: <nil>
 Stage=Execute
<nil> TRC pkg/cpu/memory.go:118 > Advancing to next stage with instruction: <nil>
 Stage=Memory
<nil> TRC pkg/cpu/writeback.go:88 > Got with instruction: <nil>
 Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:39 > No current instruction to process, returning early Stage=WriteBack
<nil> TRC pkg/cpu/memory.go:52 > No current instruction to process, returning early Stage=Memory
<nil> TRC pkg/cpu/execute.go:103 > ALURI operation result: 4 Stage=Execute
<nil> TRC pkg/cpu/decode.go:69 > Decoded instruction: &{rawInstruction:596065 BaseInstruction:{OpType:0 Rd:6 ALU:12 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:9} Operand:0 Result:0 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:false}
 Stage=Decode
<nil> TRC pkg/cpu/decode.go:155 > Decoded filled instruction: &{rawInstruction:596065 BaseInstruction:{OpType:0 Rd:6 ALU:12 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:9} Operand:9 Result:0 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=Decode
<nil> TRC pkg/cpu/fetch.go:56 > Fetched instruction: 0x000a1821
 Stage=Fetch
<nil> TRC pkg/cpu/fetch.go:61 > Increasing ProgramCounter to: 3 Stage=Fetch
<nil> TRC pkg/cpu/pipeline.go:67 > canFetch: true

<nil> TRC pkg/cpu/fetch.go:83 > Advancing to next stage with instruction: 0x000a1821 Stage=Fetch
<nil> TRC pkg/cpu/decode.go:170 > Advancing to next stage with instruction: &{rawInstruction:596065 BaseInstruction:{OpType:0 Rd:6 ALU:12 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:9} Operand:9 Result:0 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=Decode
<nil> TRC pkg/cpu/execute.go:292 > Advancing to next stage with instruction: &{rawInstruction:268369 BaseInstruction:{OpType:0 Rd:5 ALU:12 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:4} Operand:4 Result:4 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=Execute
<nil> TRC pkg/cpu/memory.go:118 > Advancing to next stage with instruction: <nil>
 Stage=Memory
<nil> TRC pkg/cpu/writeback.go:88 > Got with instruction: <nil>
 Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:39 > No current instruction to process, returning early Stage=WriteBack
<nil> TRC pkg/cpu/memory.go:56 > Current instruction is not a load/store type, skipping memory stage execution &{rawInstruction:268369 BaseInstruction:{OpType:0 Rd:5 ALU:12 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:4} Operand:4 Result:4 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=Memory
<nil> TRC pkg/cpu/execute.go:103 > ALURI operation result: 9 Stage=Execute
<nil> TRC pkg/cpu/decode.go:69 > Decoded instruction: &{rawInstruction:661537 BaseInstruction:{OpType:0 Rd:2 ALU:12 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:10} Operand:0 Result:0 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:false}
 Stage=Decode
<nil> TRC pkg/cpu/decode.go:155 > Decoded filled instruction: &{rawInstruction:661537 BaseInstruction:{OpType:0 Rd:2 ALU:12 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:10} Operand:10 Result:0 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=Decode
<nil> TRC pkg/cpu/fetch.go:56 > Fetched instruction: 0x001401e1
 Stage=Fetch
<nil> TRC pkg/cpu/fetch.go:61 > Increasing ProgramCounter to: 4 Stage=Fetch
<nil> TRC pkg/cpu/pipeline.go:67 > canFetch: true

<nil> TRC pkg/cpu/fetch.go:83 > Advancing to next stage with instruction: 0x001401e1 Stage=Fetch
<nil> TRC pkg/cpu/decode.go:170 > Advancing to next stage with instruction: &{rawInstruction:661537 BaseInstruction:{OpType:0 Rd:2 ALU:12 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:10} Operand:10 Result:0 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=Decode
<nil> TRC pkg/cpu/execute.go:292 > Advancing to next stage with instruction: &{rawInstruction:596065 BaseInstruction:{OpType:0 Rd:6 ALU:12 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:9} Operand:9 Result:9 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=Execute
<nil> TRC pkg/cpu/memory.go:118 > Advancing to next stage with instruction: &{rawInstruction:268369 BaseInstruction:{OpType:0 Rd:5 ALU:12 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:4} Operand:4 Result:4 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=Memory
<nil> TRC pkg/cpu/writeback.go:88 > Got with instruction: &{rawInstruction:268369 BaseInstruction:{OpType:0 Rd:5 ALU:12 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:4} Operand:4 Result:4 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:43 > Processing instruction: &{rawInstruction:268369 BaseInstruction:{OpType:0 Rd:5 ALU:12 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:4} Operand:4 Result:4 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:65 > Writing back result: 4 to r5
 Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:67 > Unblocked register r5 for write back
 Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:75 > Written back to rdestaux: 0 0
 Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:79 > Write back completed for instruction: &{rawInstruction:268369 BaseInstruction:{OpType:0 Rd:5 ALU:12 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:4} Operand:4 Result:4 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=WriteBack
<nil> TRC pkg/cpu/memory.go:56 > Current instruction is not a load/store type, skipping memory stage execution &{rawInstruction:596065 BaseInstruction:{OpType:0 Rd:6 ALU:12 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:9} Operand:9 Result:9 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=Memory
<nil> TRC pkg/cpu/execute.go:103 > ALURI operation result: 10 Stage=Execute
<nil> TRC pkg/cpu/decode.go:69 > Decoded instruction: &{rawInstruction:1311201 BaseInstruction:{OpType:0 Rd:30 ALU:0 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:20} Operand:0 Result:0 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:false}
 Stage=Decode
<nil> TRC pkg/cpu/decode.go:155 > Decoded filled instruction: &{rawInstruction:1311201 BaseInstruction:{OpType:0 Rd:30 ALU:0 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:20} Operand:20 Result:0 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=Decode
<nil> TRC pkg/cpu/fetch.go:51 > Fetch failed: WAIT_NEXT_LEVEL Stage=Fetch
<nil> TRC pkg/cpu/pipeline.go:67 > canFetch: true

<nil> TRC pkg/cpu/fetch.go:78 > No instruction fetched, cannot advance Stage=Fetch
<nil> TRC pkg/cpu/decode.go:162 > previous stage Fetch is stalled Stage=Decode
<nil> TRC pkg/cpu/decode.go:170 > Advancing to next stage with instruction: &{rawInstruction:1311201 BaseInstruction:{OpType:0 Rd:30 ALU:0 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:20} Operand:20 Result:0 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=Decode
<nil> TRC pkg/cpu/execute.go:292 > Advancing to next stage with instruction: &{rawInstruction:661537 BaseInstruction:{OpType:0 Rd:2 ALU:12 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:10} Operand:10 Result:10 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=Execute
<nil> TRC pkg/cpu/memory.go:118 > Advancing to next stage with instruction: &{rawInstruction:596065 BaseInstruction:{OpType:0 Rd:6 ALU:12 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:9} Operand:9 Result:9 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=Memory
<nil> TRC pkg/cpu/writeback.go:88 > Got with instruction: &{rawInstruction:596065 BaseInstruction:{OpType:0 Rd:6 ALU:12 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:9} Operand:9 Result:9 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:43 > Processing instruction: &{rawInstruction:596065 BaseInstruction:{OpType:0 Rd:6 ALU:12 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:9} Operand:9 Result:9 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:65 > Writing back result: 9 to r6
 Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:67 > Unblocked register r6 for write back
 Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:75 > Written back to rdestaux: 0 0
 Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:79 > Write back completed for instruction: &{rawInstruction:596065 BaseInstruction:{OpType:0 Rd:6 ALU:12 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:9} Operand:9 Result:9 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=WriteBack
<nil> TRC pkg/cpu/memory.go:56 > Current instruction is not a load/store type, skipping memory stage execution &{rawInstruction:661537 BaseInstruction:{OpType:0 Rd:2 ALU:12 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:10} Operand:10 Result:10 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=Memory
<nil> TRC pkg/cpu/execute.go:103 > ALURI operation result: 20 Stage=Execute
<nil> TRC pkg/cpu/decode.go:61 > No current instruction to process, returning early Stage=Decode
<nil> TRC pkg/cpu/fetch.go:51 > Fetch failed: WAIT_NEXT_LEVEL Stage=Fetch
<nil> TRC pkg/cpu/pipeline.go:67 > canFetch: true

<nil> TRC pkg/cpu/fetch.go:78 > No instruction fetched, cannot advance Stage=Fetch
<nil> TRC pkg/cpu/decode.go:162 > previous stage Fetch is stalled Stage=Decode
<nil> TRC pkg/cpu/decode.go:170 > Advancing to next stage with instruction: <nil>
 Stage=Decode
<nil> TRC pkg/cpu/execute.go:292 > Advancing to next stage with instruction: &{rawInstruction:1311201 BaseInstruction:{OpType:0 Rd:30 ALU:0 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:20} Operand:20 Result:20 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=Execute
<nil> TRC pkg/cpu/memory.go:118 > Advancing to next stage with instruction: &{rawInstruction:661537 BaseInstruction:{OpType:0 Rd:2 ALU:12 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:10} Operand:10 Result:10 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=Memory
<nil> TRC pkg/cpu/writeback.go:88 > Got with instruction: &{rawInstruction:661537 BaseInstruction:{OpType:0 Rd:2 ALU:12 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:10} Operand:10 Result:10 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:43 > Processing instruction: &{rawInstruction:661537 BaseInstruction:{OpType:0 Rd:2 ALU:12 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:10} Operand:10 Result:10 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:65 > Writing back result: 10 to r2
 Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:67 > Unblocked register r2 for write back
 Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:75 > Written back to rdestaux: 0 0
 Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:79 > Write back completed for instruction: &{rawInstruction:661537 BaseInstruction:{OpType:0 Rd:2 ALU:12 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:10} Operand:10 Result:10 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=WriteBack
<nil> TRC pkg/cpu/memory.go:56 > Current instruction is not a load/store type, skipping memory stage execution &{rawInstruction:1311201 BaseInstruction:{OpType:0 Rd:30 ALU:0 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:20} Operand:20 Result:20 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=Memory
<nil> TRC pkg/cpu/execute.go:258 > No current instruction to process, returning early Stage=Execute
<nil> TRC pkg/cpu/decode.go:61 > No current instruction to process, returning early Stage=Decode
<nil> TRC pkg/cpu/fetch.go:51 > Fetch failed: WAIT_NEXT_LEVEL Stage=Fetch
<nil> TRC pkg/cpu/pipeline.go:67 > canFetch: true

<nil> TRC pkg/cpu/fetch.go:78 > No instruction fetched, cannot advance Stage=Fetch
<nil> TRC pkg/cpu/decode.go:162 > previous stage Fetch is stalled Stage=Decode
<nil> TRC pkg/cpu/decode.go:170 > Advancing to next stage with instruction: <nil>
 Stage=Decode
<nil> TRC pkg/cpu/execute.go:292 > Advancing to next stage with instruction: <nil>
 Stage=Execute
<nil> TRC pkg/cpu/memory.go:118 > Advancing to next stage with instruction: &{rawInstruction:1311201 BaseInstruction:{OpType:0 Rd:30 ALU:0 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:20} Operand:20 Result:20 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=Memory
<nil> TRC pkg/cpu/writeback.go:88 > Got with instruction: &{rawInstruction:1311201 BaseInstruction:{OpType:0 Rd:30 ALU:0 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:20} Operand:20 Result:20 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:43 > Processing instruction: &{rawInstruction:1311201 BaseInstruction:{OpType:0 Rd:30 ALU:0 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:20} Operand:20 Result:20 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:65 > Writing back result: 20 to r30
 Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:67 > Unblocked register r30 for write back
 Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:75 > Written back to rdestaux: 0 0
 Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:79 > Write back completed for instruction: &{rawInstruction:1311201 BaseInstruction:{OpType:0 Rd:30 ALU:0 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:20} Operand:20 Result:20 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=WriteBack
<nil> TRC pkg/cpu/memory.go:52 > No current instruction to process, returning early Stage=Memory
<nil> TRC pkg/cpu/execute.go:258 > No current instruction to process, returning early Stage=Execute
<nil> TRC pkg/cpu/decode.go:61 > No current instruction to process, returning early Stage=Decode
<nil> TRC pkg/cpu/fetch.go:56 > Fetched instruction: 0x00020041
 Stage=Fetch
<nil> TRC pkg/cpu/fetch.go:61 > Increasing ProgramCounter to: 5 Stage=Fetch
<nil> TRC pkg/cpu/pipeline.go:67 > canFetch: true

<nil> TRC pkg/cpu/fetch.go:83 > Advancing to next stage with instruction: 0x00020041 Stage=Fetch
<nil> TRC pkg/cpu/decode.go:170 > Advancing to next stage with instruction: <nil>
 Stage=Decode
<nil> TRC pkg/cpu/execute.go:292 > Advancing to next stage with instruction: <nil>
 Stage=Execute
<nil> TRC pkg/cpu/memory.go:118 > Advancing to next stage with instruction: <nil>
 Stage=Memory
<nil> TRC pkg/cpu/writeback.go:88 > Got with instruction: <nil>
 Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:39 > No current instruction to process, returning early Stage=WriteBack
<nil> TRC pkg/cpu/memory.go:52 > No current instruction to process, returning early Stage=Memory
<nil> TRC pkg/cpu/execute.go:258 > No current instruction to process, returning early Stage=Execute
<nil> TRC pkg/cpu/decode.go:69 > Decoded instruction: &{rawInstruction:131137 BaseInstruction:{OpType:0 Rd:4 ALU:0 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:2} Operand:0 Result:0 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:false}
 Stage=Decode
<nil> TRC pkg/cpu/decode.go:155 > Decoded filled instruction: &{rawInstruction:131137 BaseInstruction:{OpType:0 Rd:4 ALU:0 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:2} Operand:2 Result:0 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=Decode
<nil> TRC pkg/cpu/fetch.go:56 > Fetched instruction: 0x00010221
 Stage=Fetch
<nil> TRC pkg/cpu/fetch.go:61 > Increasing ProgramCounter to: 6 Stage=Fetch
<nil> TRC pkg/cpu/pipeline.go:67 > canFetch: true

<nil> TRC pkg/cpu/fetch.go:83 > Advancing to next stage with instruction: 0x00010221 Stage=Fetch
<nil> TRC pkg/cpu/decode.go:170 > Advancing to next stage with instruction: &{rawInstruction:131137 BaseInstruction:{OpType:0 Rd:4 ALU:0 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:2} Operand:2 Result:0 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=Decode
<nil> TRC pkg/cpu/execute.go:292 > Advancing to next stage with instruction: <nil>
 Stage=Execute
<nil> TRC pkg/cpu/memory.go:118 > Advancing to next stage with instruction: <nil>
 Stage=Memory
<nil> TRC pkg/cpu/writeback.go:88 > Got with instruction: <nil>
 Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:39 > No current instruction to process, returning early Stage=WriteBack
<nil> TRC pkg/cpu/memory.go:52 > No current instruction to process, returning early Stage=Memory
<nil> TRC pkg/cpu/execute.go:103 > ALURI operation result: 2 Stage=Execute
<nil> TRC pkg/cpu/decode.go:69 > Decoded instruction: &{rawInstruction:66081 BaseInstruction:{OpType:0 Rd:2 ALU:1 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:1} Operand:0 Result:0 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:false}
 Stage=Decode
<nil> TRC pkg/cpu/decode.go:155 > Decoded filled instruction: &{rawInstruction:66081 BaseInstruction:{OpType:0 Rd:2 ALU:1 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:1} Operand:1 Result:10 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=Decode
<nil> TRC pkg/cpu/fetch.go:56 > Fetched instruction: 0x00001c21
 Stage=Fetch
<nil> TRC pkg/cpu/fetch.go:61 > Increasing ProgramCounter to: 7 Stage=Fetch
<nil> TRC pkg/cpu/pipeline.go:67 > canFetch: true

<nil> TRC pkg/cpu/fetch.go:83 > Advancing to next stage with instruction: 0x00001c21 Stage=Fetch
<nil> TRC pkg/cpu/decode.go:170 > Advancing to next stage with instruction: &{rawInstruction:66081 BaseInstruction:{OpType:0 Rd:2 ALU:1 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:1} Operand:1 Result:10 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=Decode
<nil> TRC pkg/cpu/execute.go:292 > Advancing to next stage with instruction: &{rawInstruction:131137 BaseInstruction:{OpType:0 Rd:4 ALU:0 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:2} Operand:2 Result:2 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=Execute
<nil> TRC pkg/cpu/memory.go:118 > Advancing to next stage with instruction: <nil>
 Stage=Memory
<nil> TRC pkg/cpu/writeback.go:88 > Got with instruction: <nil>
 Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:39 > No current instruction to process, returning early Stage=WriteBack
<nil> TRC pkg/cpu/memory.go:56 > Current instruction is not a load/store type, skipping memory stage execution &{rawInstruction:131137 BaseInstruction:{OpType:0 Rd:4 ALU:0 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:2} Operand:2 Result:2 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=Memory
<nil> TRC pkg/cpu/execute.go:103 > ALURI operation result: 9 Stage=Execute
<nil> TRC pkg/cpu/decode.go:69 > Decoded instruction: &{rawInstruction:7201 BaseInstruction:{OpType:0 Rd:2 ALU:14 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:0} Operand:0 Result:0 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:false}
 Stage=Decode
<nil> TRC pkg/cpu/decode.go:75 > Failed to read register r2 -1 Stage=Decode
<nil> TRC pkg/cpu/fetch.go:56 > Fetched instruction: 0x0000026d
 Stage=Fetch
<nil> TRC pkg/cpu/fetch.go:61 > Increasing ProgramCounter to: 8 Stage=Fetch
<nil> TRC pkg/cpu/pipeline.go:67 > canFetch: true

<nil> TRC pkg/cpu/fetch.go:88 > Next stage cannot advance, stalling Stage=Fetch
<nil> TRC pkg/cpu/decode.go:165 > Decode is busy, cannot advance: 1 Stage=Decode
<nil> TRC pkg/cpu/execute.go:284 > previous stage Decode returned stall
 Stage=Execute
<nil> TRC pkg/cpu/execute.go:292 > Advancing to next stage with instruction: &{rawInstruction:66081 BaseInstruction:{OpType:0 Rd:2 ALU:1 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:1} Operand:1 Result:9 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=Execute
<nil> TRC pkg/cpu/memory.go:118 > Advancing to next stage with instruction: &{rawInstruction:131137 BaseInstruction:{OpType:0 Rd:4 ALU:0 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:2} Operand:2 Result:2 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=Memory
<nil> TRC pkg/cpu/writeback.go:88 > Got with instruction: &{rawInstruction:131137 BaseInstruction:{OpType:0 Rd:4 ALU:0 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:2} Operand:2 Result:2 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:43 > Processing instruction: &{rawInstruction:131137 BaseInstruction:{OpType:0 Rd:4 ALU:0 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:2} Operand:2 Result:2 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:65 > Writing back result: 2 to r4
 Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:67 > Unblocked register r4 for write back
 Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:75 > Written back to rdestaux: 0 0
 Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:79 > Write back completed for instruction: &{rawInstruction:131137 BaseInstruction:{OpType:0 Rd:4 ALU:0 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:2} Operand:2 Result:2 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=WriteBack
<nil> TRC pkg/cpu/memory.go:56 > Current instruction is not a load/store type, skipping memory stage execution &{rawInstruction:66081 BaseInstruction:{OpType:0 Rd:2 ALU:1 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:1} Operand:1 Result:9 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=Memory
<nil> TRC pkg/cpu/execute.go:258 > No current instruction to process, returning early Stage=Execute
<nil> TRC pkg/cpu/decode.go:69 > Decoded instruction: &{rawInstruction:7201 BaseInstruction:{OpType:0 Rd:2 ALU:14 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:0} Operand:0 Result:0 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:false}
 Stage=Decode
<nil> TRC pkg/cpu/decode.go:75 > Failed to read register r2 -1 Stage=Decode
<nil> TRC pkg/cpu/fetch.go:44 > Currently have an instruction &{rawInstruction:621 BaseInstruction:{OpType:0 Rd:0 ALU:0 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:0} Operand:0 Result:0 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:false}, skipping fetch Stage=Fetch
<nil> TRC pkg/cpu/pipeline.go:67 > canFetch: true

<nil> TRC pkg/cpu/fetch.go:88 > Next stage cannot advance, stalling Stage=Fetch
<nil> TRC pkg/cpu/decode.go:165 > Decode is busy, cannot advance: 1 Stage=Decode
<nil> TRC pkg/cpu/execute.go:284 > previous stage Decode returned stall
 Stage=Execute
<nil> TRC pkg/cpu/execute.go:292 > Advancing to next stage with instruction: <nil>
 Stage=Execute
<nil> TRC pkg/cpu/memory.go:118 > Advancing to next stage with instruction: &{rawInstruction:66081 BaseInstruction:{OpType:0 Rd:2 ALU:1 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:1} Operand:1 Result:9 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=Memory
<nil> TRC pkg/cpu/writeback.go:88 > Got with instruction: &{rawInstruction:66081 BaseInstruction:{OpType:0 Rd:2 ALU:1 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:1} Operand:1 Result:9 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:43 > Processing instruction: &{rawInstruction:66081 BaseInstruction:{OpType:0 Rd:2 ALU:1 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:1} Operand:1 Result:9 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:65 > Writing back result: 9 to r2
 Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:67 > Unblocked register r2 for write back
 Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:75 > Written back to rdestaux: 0 0
 Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:79 > Write back completed for instruction: &{rawInstruction:66081 BaseInstruction:{OpType:0 Rd:2 ALU:1 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:1} Operand:1 Result:9 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=WriteBack
<nil> TRC pkg/cpu/memory.go:52 > No current instruction to process, returning early Stage=Memory
<nil> TRC pkg/cpu/execute.go:258 > No current instruction to process, returning early Stage=Execute
<nil> TRC pkg/cpu/decode.go:69 > Decoded instruction: &{rawInstruction:7201 BaseInstruction:{OpType:0 Rd:2 ALU:14 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:0} Operand:0 Result:0 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:false}
 Stage=Decode
<nil> TRC pkg/cpu/decode.go:155 > Decoded filled instruction: &{rawInstruction:7201 BaseInstruction:{OpType:0 Rd:2 ALU:14 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:0} Operand:0 Result:9 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=Decode
<nil> TRC pkg/cpu/fetch.go:44 > Currently have an instruction &{rawInstruction:621 BaseInstruction:{OpType:0 Rd:0 ALU:0 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:0} Operand:0 Result:0 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:false}, skipping fetch Stage=Fetch
<nil> TRC pkg/cpu/pipeline.go:67 > canFetch: true

<nil> TRC pkg/cpu/fetch.go:83 > Advancing to next stage with instruction: 0x0000026d Stage=Fetch
<nil> TRC pkg/cpu/decode.go:170 > Advancing to next stage with instruction: &{rawInstruction:7201 BaseInstruction:{OpType:0 Rd:2 ALU:14 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:0} Operand:0 Result:9 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=Decode
<nil> TRC pkg/cpu/execute.go:292 > Advancing to next stage with instruction: <nil>
 Stage=Execute
<nil> TRC pkg/cpu/memory.go:118 > Advancing to next stage with instruction: <nil>
 Stage=Memory
<nil> TRC pkg/cpu/writeback.go:88 > Got with instruction: <nil>
 Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:39 > No current instruction to process, returning early Stage=WriteBack
<nil> TRC pkg/cpu/memory.go:52 > No current instruction to process, returning early Stage=Memory
<nil> TRC pkg/cpu/execute.go:103 > ALURI operation result: 9 Stage=Execute
<nil> TRC pkg/cpu/decode.go:69 > Decoded instruction: &{rawInstruction:621 BaseInstruction:{OpType:3 Rd:0 ALU:0 Rs:0 RMem:6 CtrlFlag:1 CtrlMode:0 MemMode:0 Imm:0} Operand:0 Result:0 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:false}
 Stage=Decode
<nil> TRC pkg/cpu/decode.go:155 > Decoded filled instruction: &{rawInstruction:621 BaseInstruction:{OpType:3 Rd:0 ALU:0 Rs:0 RMem:6 CtrlFlag:1 CtrlMode:0 MemMode:0 Imm:0} Operand:0 Result:0 RDestAux:0 DestMemAddr:9 BranchTaken:false WriteBack:true}
 Stage=Decode
<nil> TRC pkg/cpu/fetch.go:51 > Fetch failed: WAIT_NEXT_LEVEL Stage=Fetch
<nil> TRC pkg/cpu/pipeline.go:67 > canFetch: true

<nil> TRC pkg/cpu/fetch.go:78 > No instruction fetched, cannot advance Stage=Fetch
<nil> TRC pkg/cpu/decode.go:162 > previous stage Fetch is stalled Stage=Decode
<nil> TRC pkg/cpu/decode.go:170 > Advancing to next stage with instruction: &{rawInstruction:621 BaseInstruction:{OpType:3 Rd:0 ALU:0 Rs:0 RMem:6 CtrlFlag:1 CtrlMode:0 MemMode:0 Imm:0} Operand:0 Result:0 RDestAux:0 DestMemAddr:9 BranchTaken:false WriteBack:true}
 Stage=Decode
<nil> TRC pkg/cpu/execute.go:292 > Advancing to next stage with instruction: &{rawInstruction:7201 BaseInstruction:{OpType:0 Rd:2 ALU:14 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:0} Operand:0 Result:9 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:false}
 Stage=Execute
<nil> TRC pkg/cpu/memory.go:118 > Advancing to next stage with instruction: <nil>
 Stage=Memory
<nil> TRC pkg/cpu/writeback.go:88 > Got with instruction: <nil>
 Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:39 > No current instruction to process, returning early Stage=WriteBack
<nil> TRC pkg/cpu/memory.go:56 > Current instruction is not a load/store type, skipping memory stage execution &{rawInstruction:7201 BaseInstruction:{OpType:0 Rd:2 ALU:14 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:0} Operand:0 Result:9 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:false}
 Stage=Memory
<nil> TRC pkg/cpu/execute.go:168 > calculated memory address: 9 Stage=Execute
<nil> TRC pkg/cpu/decode.go:61 > No current instruction to process, returning early Stage=Decode
<nil> TRC pkg/cpu/fetch.go:51 > Fetch failed: WAIT_NEXT_LEVEL Stage=Fetch
<nil> TRC pkg/cpu/pipeline.go:67 > canFetch: true

<nil> TRC pkg/cpu/fetch.go:78 > No instruction fetched, cannot advance Stage=Fetch
<nil> TRC pkg/cpu/decode.go:162 > previous stage Fetch is stalled Stage=Decode
<nil> TRC pkg/cpu/decode.go:170 > Advancing to next stage with instruction: <nil>
 Stage=Decode
<nil> TRC pkg/cpu/execute.go:292 > Advancing to next stage with instruction: &{rawInstruction:621 BaseInstruction:{OpType:3 Rd:0 ALU:0 Rs:0 RMem:6 CtrlFlag:1 CtrlMode:0 MemMode:0 Imm:0} Operand:0 Result:0 RDestAux:0 DestMemAddr:9 BranchTaken:false WriteBack:true}
 Stage=Execute
<nil> TRC pkg/cpu/memory.go:118 > Advancing to next stage with instruction: &{rawInstruction:7201 BaseInstruction:{OpType:0 Rd:2 ALU:14 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:0} Operand:0 Result:9 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:false}
 Stage=Memory
<nil> TRC pkg/cpu/writeback.go:88 > Got with instruction: &{rawInstruction:7201 BaseInstruction:{OpType:0 Rd:2 ALU:14 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:0} Operand:0 Result:9 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:false}
 Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:43 > Processing instruction: &{rawInstruction:7201 BaseInstruction:{OpType:0 Rd:2 ALU:14 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:0} Operand:0 Result:9 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:false}
 Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:77 > No write-back required for this instruction Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:79 > Write back completed for instruction: &{rawInstruction:7201 BaseInstruction:{OpType:0 Rd:2 ALU:14 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:0} Operand:0 Result:9 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:false}
 Stage=WriteBack
<nil> TRC pkg/cpu/memory.go:56 > Current instruction is not a load/store type, skipping memory stage execution &{rawInstruction:621 BaseInstruction:{OpType:3 Rd:0 ALU:0 Rs:0 RMem:6 CtrlFlag:1 CtrlMode:0 MemMode:0 Imm:0} Operand:0 Result:0 RDestAux:0 DestMemAddr:9 BranchTaken:false WriteBack:true}
 Stage=Memory
<nil> TRC pkg/cpu/execute.go:258 > No current instruction to process, returning early Stage=Execute
<nil> TRC pkg/cpu/decode.go:61 > No current instruction to process, returning early Stage=Decode
<nil> TRC pkg/cpu/fetch.go:51 > Fetch failed: WAIT_NEXT_LEVEL Stage=Fetch
<nil> TRC pkg/cpu/pipeline.go:67 > canFetch: true

<nil> TRC pkg/cpu/fetch.go:78 > No instruction fetched, cannot advance Stage=Fetch
<nil> TRC pkg/cpu/decode.go:162 > previous stage Fetch is stalled Stage=Decode
<nil> TRC pkg/cpu/decode.go:170 > Advancing to next stage with instruction: <nil>
 Stage=Decode
<nil> TRC pkg/cpu/execute.go:292 > Advancing to next stage with instruction: <nil>
 Stage=Execute
<nil> TRC pkg/cpu/memory.go:118 > Advancing to next stage with instruction: &{rawInstruction:621 BaseInstruction:{OpType:3 Rd:0 ALU:0 Rs:0 RMem:6 CtrlFlag:1 CtrlMode:0 MemMode:0 Imm:0} Operand:0 Result:0 RDestAux:0 DestMemAddr:9 BranchTaken:false WriteBack:true}
 Stage=Memory
<nil> TRC pkg/cpu/writeback.go:88 > Got with instruction: &{rawInstruction:621 BaseInstruction:{OpType:3 Rd:0 ALU:0 Rs:0 RMem:6 CtrlFlag:1 CtrlMode:0 MemMode:0 Imm:0} Operand:0 Result:0 RDestAux:0 DestMemAddr:9 BranchTaken:false WriteBack:true}
 Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:39 > No current instruction to process, returning early Stage=WriteBack
<nil> TRC pkg/cpu/memory.go:52 > No current instruction to process, returning early Stage=Memory
<nil> TRC pkg/cpu/execute.go:258 > No current instruction to process, returning early Stage=Execute
<nil> TRC pkg/cpu/decode.go:61 > No current instruction to process, returning early Stage=Decode
<nil> TRC pkg/cpu/fetch.go:51 > Fetch failed: WAIT_NEXT_LEVEL Stage=Fetch
<nil> TRC pkg/cpu/pipeline.go:67 > canFetch: true

<nil> TRC pkg/cpu/fetch.go:78 > No instruction fetched, cannot advance Stage=Fetch
<nil> TRC pkg/cpu/decode.go:162 > previous stage Fetch is stalled Stage=Decode
<nil> TRC pkg/cpu/decode.go:170 > Advancing to next stage with instruction: <nil>
 Stage=Decode
<nil> TRC pkg/cpu/execute.go:292 > Advancing to next stage with instruction: <nil>
 Stage=Execute
<nil> TRC pkg/cpu/memory.go:118 > Advancing to next stage with instruction: <nil>
 Stage=Memory
<nil> TRC pkg/cpu/writeback.go:88 > Got with instruction: <nil>
 Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:39 > No current instruction to process, returning early Stage=WriteBack
<nil> TRC pkg/cpu/memory.go:52 > No current instruction to process, returning early Stage=Memory
<nil> TRC pkg/cpu/execute.go:258 > No current instruction to process, returning early Stage=Execute
<nil> TRC pkg/cpu/decode.go:61 > No current instruction to process, returning early Stage=Decode
<nil> TRC pkg/cpu/fetch.go:51 > Fetch failed: WAIT_NEXT_LEVEL Stage=Fetch
<nil> TRC pkg/cpu/pipeline.go:67 > canFetch: true

<nil> TRC pkg/cpu/fetch.go:78 > No instruction fetched, cannot advance Stage=Fetch
<nil> TRC pkg/cpu/decode.go:162 > previous stage Fetch is stalled Stage=Decode
<nil> TRC pkg/cpu/decode.go:170 > Advancing to next stage with instruction: <nil>
 Stage=Decode
<nil> TRC pkg/cpu/execute.go:292 > Advancing to next stage with instruction: <nil>
 Stage=Execute
<nil> TRC pkg/cpu/memory.go:118 > Advancing to next stage with instruction: <nil>
 Stage=Memory
<nil> TRC pkg/cpu/writeback.go:88 > Got with instruction: <nil>
 Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:39 > No current instruction to process, returning early Stage=WriteBack
<nil> TRC pkg/cpu/memory.go:52 > No current instruction to process, returning early Stage=Memory
<nil> TRC pkg/cpu/execute.go:258 > No current instruction to process, returning early Stage=Execute
<nil> TRC pkg/cpu/decode.go:61 > No current instruction to process, returning early Stage=Decode
<nil> TRC pkg/cpu/fetch.go:51 > Fetch failed: WAIT_NEXT_LEVEL Stage=Fetch
<nil> TRC pkg/cpu/pipeline.go:67 > canFetch: true

<nil> TRC pkg/cpu/fetch.go:78 > No instruction fetched, cannot advance Stage=Fetch
<nil> TRC pkg/cpu/decode.go:162 > previous stage Fetch is stalled Stage=Decode
<nil> TRC pkg/cpu/decode.go:170 > Advancing to next stage with instruction: <nil>
 Stage=Decode
<nil> TRC pkg/cpu/execute.go:292 > Advancing to next stage with instruction: <nil>
 Stage=Execute
<nil> TRC pkg/cpu/memory.go:118 > Advancing to next stage with instruction: <nil>
 Stage=Memory
<nil> TRC pkg/cpu/writeback.go:88 > Got with instruction: <nil>
 Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:39 > No current instruction to process, returning early Stage=WriteBack
<nil> TRC pkg/cpu/memory.go:52 > No current instruction to process, returning early Stage=Memory
<nil> TRC pkg/cpu/execute.go:258 > No current instruction to process, returning early Stage=Execute
<nil> TRC pkg/cpu/decode.go:61 > No current instruction to process, returning early Stage=Decode
<nil> TRC pkg/cpu/fetch.go:56 > Fetched instruction: 0x00041851
 Stage=Fetch
<nil> TRC pkg/cpu/fetch.go:61 > Increasing ProgramCounter to: 1 Stage=Fetch
<nil> TRC pkg/cpu/pipeline.go:67 > canFetch: true

<nil> TRC pkg/cpu/fetch.go:83 > Advancing to next stage with instruction: 0x00041851 Stage=Fetch
<nil> TRC pkg/cpu/decode.go:170 > Advancing to next stage with instruction: <nil>
 Stage=Decode
<nil> TRC pkg/cpu/execute.go:292 > Advancing to next stage with instruction: <nil>
 Stage=Execute
<nil> TRC pkg/cpu/memory.go:118 > Advancing to next stage with instruction: <nil>
 Stage=Memory
<nil> TRC pkg/cpu/writeback.go:88 > Got with instruction: <nil>
 Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:39 > No current instruction to process, returning early Stage=WriteBack
<nil> TRC pkg/cpu/memory.go:52 > No current instruction to process, returning early Stage=Memory
<nil> TRC pkg/cpu/execute.go:258 > No current instruction to process, returning early Stage=Execute
<nil> TRC pkg/cpu/decode.go:69 > Decoded instruction: &{rawInstruction:268369 BaseInstruction:{OpType:0 Rd:5 ALU:12 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:4} Operand:0 Result:0 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:false}
 Stage=Decode
<nil> TRC pkg/cpu/decode.go:155 > Decoded filled instruction: &{rawInstruction:268369 BaseInstruction:{OpType:0 Rd:5 ALU:12 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:4} Operand:4 Result:0 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=Decode
<nil> TRC pkg/cpu/fetch.go:56 > Fetched instruction: 0x00091861
 Stage=Fetch
<nil> TRC pkg/cpu/fetch.go:61 > Increasing ProgramCounter to: 2 Stage=Fetch
<nil> TRC pkg/cpu/pipeline.go:67 > canFetch: true

<nil> TRC pkg/cpu/fetch.go:83 > Advancing to next stage with instruction: 0x00091861 Stage=Fetch
<nil> TRC pkg/cpu/decode.go:170 > Advancing to next stage with instruction: &{rawInstruction:268369 BaseInstruction:{OpType:0 Rd:5 ALU:12 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:4} Operand:4 Result:0 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=Decode
<nil> TRC pkg/cpu/execute.go:292 > Advancing to next stage with instruction: <nil>
 Stage=Execute
<nil> TRC pkg/cpu/memory.go:118 > Advancing to next stage with instruction: <nil>
 Stage=Memory
<nil> TRC pkg/cpu/writeback.go:88 > Got with instruction: <nil>
 Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:39 > No current instruction to process, returning early Stage=WriteBack
<nil> TRC pkg/cpu/memory.go:52 > No current instruction to process, returning early Stage=Memory
<nil> TRC pkg/cpu/execute.go:103 > ALURI operation result: 4 Stage=Execute
<nil> TRC pkg/cpu/decode.go:69 > Decoded instruction: &{rawInstruction:596065 BaseInstruction:{OpType:0 Rd:6 ALU:12 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:9} Operand:0 Result:0 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:false}
 Stage=Decode
<nil> TRC pkg/cpu/decode.go:155 > Decoded filled instruction: &{rawInstruction:596065 BaseInstruction:{OpType:0 Rd:6 ALU:12 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:9} Operand:9 Result:0 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=Decode
<nil> TRC pkg/cpu/fetch.go:56 > Fetched instruction: 0x000a1821
 Stage=Fetch
<nil> TRC pkg/cpu/fetch.go:61 > Increasing ProgramCounter to: 3 Stage=Fetch
<nil> TRC pkg/cpu/pipeline.go:67 > canFetch: true

<nil> TRC pkg/cpu/fetch.go:83 > Advancing to next stage with instruction: 0x000a1821 Stage=Fetch
<nil> TRC pkg/cpu/decode.go:170 > Advancing to next stage with instruction: &{rawInstruction:596065 BaseInstruction:{OpType:0 Rd:6 ALU:12 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:9} Operand:9 Result:0 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=Decode
<nil> TRC pkg/cpu/execute.go:292 > Advancing to next stage with instruction: &{rawInstruction:268369 BaseInstruction:{OpType:0 Rd:5 ALU:12 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:4} Operand:4 Result:4 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=Execute
<nil> TRC pkg/cpu/memory.go:118 > Advancing to next stage with instruction: <nil>
 Stage=Memory
<nil> TRC pkg/cpu/writeback.go:88 > Got with instruction: <nil>
 Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:39 > No current instruction to process, returning early Stage=WriteBack
<nil> TRC pkg/cpu/memory.go:56 > Current instruction is not a load/store type, skipping memory stage execution &{rawInstruction:268369 BaseInstruction:{OpType:0 Rd:5 ALU:12 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:4} Operand:4 Result:4 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=Memory
<nil> TRC pkg/cpu/execute.go:103 > ALURI operation result: 9 Stage=Execute
<nil> TRC pkg/cpu/decode.go:69 > Decoded instruction: &{rawInstruction:661537 BaseInstruction:{OpType:0 Rd:2 ALU:12 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:10} Operand:0 Result:0 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:false}
 Stage=Decode
<nil> TRC pkg/cpu/decode.go:155 > Decoded filled instruction: &{rawInstruction:661537 BaseInstruction:{OpType:0 Rd:2 ALU:12 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:10} Operand:10 Result:0 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=Decode
<nil> TRC pkg/cpu/fetch.go:56 > Fetched instruction: 0x001401e1
 Stage=Fetch
<nil> TRC pkg/cpu/fetch.go:61 > Increasing ProgramCounter to: 4 Stage=Fetch
<nil> TRC pkg/cpu/pipeline.go:67 > canFetch: true

<nil> TRC pkg/cpu/fetch.go:83 > Advancing to next stage with instruction: 0x001401e1 Stage=Fetch
<nil> TRC pkg/cpu/decode.go:170 > Advancing to next stage with instruction: &{rawInstruction:661537 BaseInstruction:{OpType:0 Rd:2 ALU:12 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:10} Operand:10 Result:0 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=Decode
<nil> TRC pkg/cpu/execute.go:292 > Advancing to next stage with instruction: &{rawInstruction:596065 BaseInstruction:{OpType:0 Rd:6 ALU:12 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:9} Operand:9 Result:9 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=Execute
<nil> TRC pkg/cpu/memory.go:118 > Advancing to next stage with instruction: &{rawInstruction:268369 BaseInstruction:{OpType:0 Rd:5 ALU:12 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:4} Operand:4 Result:4 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=Memory
<nil> TRC pkg/cpu/writeback.go:88 > Got with instruction: &{rawInstruction:268369 BaseInstruction:{OpType:0 Rd:5 ALU:12 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:4} Operand:4 Result:4 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:43 > Processing instruction: &{rawInstruction:268369 BaseInstruction:{OpType:0 Rd:5 ALU:12 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:4} Operand:4 Result:4 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:65 > Writing back result: 4 to r5
 Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:67 > Unblocked register r5 for write back
 Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:75 > Written back to rdestaux: 0 0
 Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:79 > Write back completed for instruction: &{rawInstruction:268369 BaseInstruction:{OpType:0 Rd:5 ALU:12 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:4} Operand:4 Result:4 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=WriteBack
<nil> TRC pkg/cpu/memory.go:56 > Current instruction is not a load/store type, skipping memory stage execution &{rawInstruction:596065 BaseInstruction:{OpType:0 Rd:6 ALU:12 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:9} Operand:9 Result:9 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=Memory
<nil> TRC pkg/cpu/execute.go:103 > ALURI operation result: 10 Stage=Execute
<nil> TRC pkg/cpu/decode.go:69 > Decoded instruction: &{rawInstruction:1311201 BaseInstruction:{OpType:0 Rd:30 ALU:0 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:20} Operand:0 Result:0 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:false}
 Stage=Decode
<nil> TRC pkg/cpu/decode.go:155 > Decoded filled instruction: &{rawInstruction:1311201 BaseInstruction:{OpType:0 Rd:30 ALU:0 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:20} Operand:20 Result:0 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=Decode
<nil> TRC pkg/cpu/fetch.go:51 > Fetch failed: WAIT_NEXT_LEVEL Stage=Fetch
<nil> TRC pkg/cpu/pipeline.go:67 > canFetch: true

<nil> TRC pkg/cpu/fetch.go:78 > No instruction fetched, cannot advance Stage=Fetch
<nil> TRC pkg/cpu/decode.go:162 > previous stage Fetch is stalled Stage=Decode
<nil> TRC pkg/cpu/decode.go:170 > Advancing to next stage with instruction: &{rawInstruction:1311201 BaseInstruction:{OpType:0 Rd:30 ALU:0 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:20} Operand:20 Result:0 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=Decode
<nil> TRC pkg/cpu/execute.go:292 > Advancing to next stage with instruction: &{rawInstruction:661537 BaseInstruction:{OpType:0 Rd:2 ALU:12 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:10} Operand:10 Result:10 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=Execute
<nil> TRC pkg/cpu/memory.go:118 > Advancing to next stage with instruction: &{rawInstruction:596065 BaseInstruction:{OpType:0 Rd:6 ALU:12 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:9} Operand:9 Result:9 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=Memory
<nil> TRC pkg/cpu/writeback.go:88 > Got with instruction: &{rawInstruction:596065 BaseInstruction:{OpType:0 Rd:6 ALU:12 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:9} Operand:9 Result:9 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:43 > Processing instruction: &{rawInstruction:596065 BaseInstruction:{OpType:0 Rd:6 ALU:12 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:9} Operand:9 Result:9 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:65 > Writing back result: 9 to r6
 Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:67 > Unblocked register r6 for write back
 Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:75 > Written back to rdestaux: 0 0
 Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:79 > Write back completed for instruction: &{rawInstruction:596065 BaseInstruction:{OpType:0 Rd:6 ALU:12 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:9} Operand:9 Result:9 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=WriteBack
<nil> TRC pkg/cpu/memory.go:56 > Current instruction is not a load/store type, skipping memory stage execution &{rawInstruction:661537 BaseInstruction:{OpType:0 Rd:2 ALU:12 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:10} Operand:10 Result:10 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=Memory
<nil> TRC pkg/cpu/execute.go:103 > ALURI operation result: 20 Stage=Execute
<nil> TRC pkg/cpu/decode.go:61 > No current instruction to process, returning early Stage=Decode
<nil> TRC pkg/cpu/fetch.go:51 > Fetch failed: WAIT_NEXT_LEVEL Stage=Fetch
<nil> TRC pkg/cpu/pipeline.go:67 > canFetch: true

<nil> TRC pkg/cpu/fetch.go:78 > No instruction fetched, cannot advance Stage=Fetch
<nil> TRC pkg/cpu/decode.go:162 > previous stage Fetch is stalled Stage=Decode
<nil> TRC pkg/cpu/decode.go:170 > Advancing to next stage with instruction: <nil>
 Stage=Decode
<nil> TRC pkg/cpu/execute.go:292 > Advancing to next stage with instruction: &{rawInstruction:1311201 BaseInstruction:{OpType:0 Rd:30 ALU:0 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:20} Operand:20 Result:20 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=Execute
<nil> TRC pkg/cpu/memory.go:118 > Advancing to next stage with instruction: &{rawInstruction:661537 BaseInstruction:{OpType:0 Rd:2 ALU:12 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:10} Operand:10 Result:10 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=Memory
<nil> TRC pkg/cpu/writeback.go:88 > Got with instruction: &{rawInstruction:661537 BaseInstruction:{OpType:0 Rd:2 ALU:12 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:10} Operand:10 Result:10 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:43 > Processing instruction: &{rawInstruction:661537 BaseInstruction:{OpType:0 Rd:2 ALU:12 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:10} Operand:10 Result:10 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:65 > Writing back result: 10 to r2
 Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:67 > Unblocked register r2 for write back
 Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:75 > Written back to rdestaux: 0 0
 Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:79 > Write back completed for instruction: &{rawInstruction:661537 BaseInstruction:{OpType:0 Rd:2 ALU:12 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:10} Operand:10 Result:10 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=WriteBack
<nil> TRC pkg/cpu/memory.go:56 > Current instruction is not a load/store type, skipping memory stage execution &{rawInstruction:1311201 BaseInstruction:{OpType:0 Rd:30 ALU:0 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:20} Operand:20 Result:20 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=Memory
<nil> TRC pkg/cpu/execute.go:258 > No current instruction to process, returning early Stage=Execute
<nil> TRC pkg/cpu/decode.go:61 > No current instruction to process, returning early Stage=Decode
<nil> TRC pkg/cpu/fetch.go:51 > Fetch failed: WAIT_NEXT_LEVEL Stage=Fetch
<nil> TRC pkg/cpu/pipeline.go:67 > canFetch: true

<nil> TRC pkg/cpu/fetch.go:78 > No instruction fetched, cannot advance Stage=Fetch
<nil> TRC pkg/cpu/decode.go:162 > previous stage Fetch is stalled Stage=Decode
<nil> TRC pkg/cpu/decode.go:170 > Advancing to next stage with instruction: <nil>
 Stage=Decode
<nil> TRC pkg/cpu/execute.go:292 > Advancing to next stage with instruction: <nil>
 Stage=Execute
<nil> TRC pkg/cpu/memory.go:118 > Advancing to next stage with instruction: &{rawInstruction:1311201 BaseInstruction:{OpType:0 Rd:30 ALU:0 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:20} Operand:20 Result:20 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=Memory
<nil> TRC pkg/cpu/writeback.go:88 > Got with instruction: &{rawInstruction:1311201 BaseInstruction:{OpType:0 Rd:30 ALU:0 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:20} Operand:20 Result:20 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:43 > Processing instruction: &{rawInstruction:1311201 BaseInstruction:{OpType:0 Rd:30 ALU:0 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:20} Operand:20 Result:20 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:65 > Writing back result: 20 to r30
 Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:67 > Unblocked register r30 for write back
 Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:75 > Written back to rdestaux: 0 0
 Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:79 > Write back completed for instruction: &{rawInstruction:1311201 BaseInstruction:{OpType:0 Rd:30 ALU:0 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:20} Operand:20 Result:20 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=WriteBack
<nil> TRC pkg/cpu/memory.go:52 > No current instruction to process, returning early Stage=Memory
<nil> TRC pkg/cpu/execute.go:258 > No current instruction to process, returning early Stage=Execute
<nil> TRC pkg/cpu/decode.go:61 > No current instruction to process, returning early Stage=Decode
<nil> TRC pkg/cpu/fetch.go:56 > Fetched instruction: 0x00020041
 Stage=Fetch
<nil> TRC pkg/cpu/fetch.go:61 > Increasing ProgramCounter to: 5 Stage=Fetch
<nil> TRC pkg/cpu/pipeline.go:67 > canFetch: true

<nil> TRC pkg/cpu/fetch.go:83 > Advancing to next stage with instruction: 0x00020041 Stage=Fetch
<nil> TRC pkg/cpu/decode.go:170 > Advancing to next stage with instruction: <nil>
 Stage=Decode
<nil> TRC pkg/cpu/execute.go:292 > Advancing to next stage with instruction: <nil>
 Stage=Execute
<nil> TRC pkg/cpu/memory.go:118 > Advancing to next stage with instruction: <nil>
 Stage=Memory
<nil> TRC pkg/cpu/writeback.go:88 > Got with instruction: <nil>
 Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:39 > No current instruction to process, returning early Stage=WriteBack
<nil> TRC pkg/cpu/memory.go:52 > No current instruction to process, returning early Stage=Memory
<nil> TRC pkg/cpu/execute.go:258 > No current instruction to process, returning early Stage=Execute
<nil> TRC pkg/cpu/decode.go:69 > Decoded instruction: &{rawInstruction:131137 BaseInstruction:{OpType:0 Rd:4 ALU:0 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:2} Operand:0 Result:0 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:false}
 Stage=Decode
<nil> TRC pkg/cpu/decode.go:155 > Decoded filled instruction: &{rawInstruction:131137 BaseInstruction:{OpType:0 Rd:4 ALU:0 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:2} Operand:2 Result:0 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=Decode
<nil> TRC pkg/cpu/fetch.go:56 > Fetched instruction: 0x00010221
 Stage=Fetch
<nil> TRC pkg/cpu/fetch.go:61 > Increasing ProgramCounter to: 6 Stage=Fetch
<nil> TRC pkg/cpu/pipeline.go:67 > canFetch: true

<nil> TRC pkg/cpu/fetch.go:83 > Advancing to next stage with instruction: 0x00010221 Stage=Fetch
<nil> TRC pkg/cpu/decode.go:170 > Advancing to next stage with instruction: &{rawInstruction:131137 BaseInstruction:{OpType:0 Rd:4 ALU:0 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:2} Operand:2 Result:0 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=Decode
<nil> TRC pkg/cpu/execute.go:292 > Advancing to next stage with instruction: <nil>
 Stage=Execute
<nil> TRC pkg/cpu/memory.go:118 > Advancing to next stage with instruction: <nil>
 Stage=Memory
<nil> TRC pkg/cpu/writeback.go:88 > Got with instruction: <nil>
 Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:39 > No current instruction to process, returning early Stage=WriteBack
<nil> TRC pkg/cpu/memory.go:52 > No current instruction to process, returning early Stage=Memory
<nil> TRC pkg/cpu/execute.go:103 > ALURI operation result: 2 Stage=Execute
<nil> TRC pkg/cpu/decode.go:69 > Decoded instruction: &{rawInstruction:66081 BaseInstruction:{OpType:0 Rd:2 ALU:1 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:1} Operand:0 Result:0 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:false}
 Stage=Decode
<nil> TRC pkg/cpu/decode.go:155 > Decoded filled instruction: &{rawInstruction:66081 BaseInstruction:{OpType:0 Rd:2 ALU:1 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:1} Operand:1 Result:10 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=Decode
<nil> TRC pkg/cpu/fetch.go:56 > Fetched instruction: 0x00001c21
 Stage=Fetch
<nil> TRC pkg/cpu/fetch.go:61 > Increasing ProgramCounter to: 7 Stage=Fetch
<nil> TRC pkg/cpu/pipeline.go:67 > canFetch: true

<nil> TRC pkg/cpu/fetch.go:83 > Advancing to next stage with instruction: 0x00001c21 Stage=Fetch
<nil> TRC pkg/cpu/decode.go:170 > Advancing to next stage with instruction: &{rawInstruction:66081 BaseInstruction:{OpType:0 Rd:2 ALU:1 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:1} Operand:1 Result:10 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=Decode
<nil> TRC pkg/cpu/execute.go:292 > Advancing to next stage with instruction: &{rawInstruction:131137 BaseInstruction:{OpType:0 Rd:4 ALU:0 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:2} Operand:2 Result:2 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=Execute
<nil> TRC pkg/cpu/memory.go:118 > Advancing to next stage with instruction: <nil>
 Stage=Memory
<nil> TRC pkg/cpu/writeback.go:88 > Got with instruction: <nil>
 Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:39 > No current instruction to process, returning early Stage=WriteBack
<nil> TRC pkg/cpu/memory.go:56 > Current instruction is not a load/store type, skipping memory stage execution &{rawInstruction:131137 BaseInstruction:{OpType:0 Rd:4 ALU:0 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:2} Operand:2 Result:2 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=Memory
<nil> TRC pkg/cpu/execute.go:103 > ALURI operation result: 9 Stage=Execute
<nil> TRC pkg/cpu/decode.go:69 > Decoded instruction: &{rawInstruction:7201 BaseInstruction:{OpType:0 Rd:2 ALU:14 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:0} Operand:0 Result:0 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:false}
 Stage=Decode
<nil> TRC pkg/cpu/decode.go:75 > Failed to read register r2 -1 Stage=Decode
<nil> TRC pkg/cpu/fetch.go:56 > Fetched instruction: 0x0000026d
 Stage=Fetch
<nil> TRC pkg/cpu/fetch.go:61 > Increasing ProgramCounter to: 8 Stage=Fetch
<nil> TRC pkg/cpu/pipeline.go:67 > canFetch: true

<nil> TRC pkg/cpu/fetch.go:88 > Next stage cannot advance, stalling Stage=Fetch
<nil> TRC pkg/cpu/decode.go:165 > Decode is busy, cannot advance: 1 Stage=Decode
<nil> TRC pkg/cpu/execute.go:284 > previous stage Decode returned stall
 Stage=Execute
<nil> TRC pkg/cpu/execute.go:292 > Advancing to next stage with instruction: &{rawInstruction:66081 BaseInstruction:{OpType:0 Rd:2 ALU:1 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:1} Operand:1 Result:9 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=Execute
<nil> TRC pkg/cpu/memory.go:118 > Advancing to next stage with instruction: &{rawInstruction:131137 BaseInstruction:{OpType:0 Rd:4 ALU:0 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:2} Operand:2 Result:2 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=Memory
<nil> TRC pkg/cpu/writeback.go:88 > Got with instruction: &{rawInstruction:131137 BaseInstruction:{OpType:0 Rd:4 ALU:0 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:2} Operand:2 Result:2 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:43 > Processing instruction: &{rawInstruction:131137 BaseInstruction:{OpType:0 Rd:4 ALU:0 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:2} Operand:2 Result:2 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:65 > Writing back result: 2 to r4
 Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:67 > Unblocked register r4 for write back
 Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:75 > Written back to rdestaux: 0 0
 Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:79 > Write back completed for instruction: &{rawInstruction:131137 BaseInstruction:{OpType:0 Rd:4 ALU:0 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:2} Operand:2 Result:2 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=WriteBack
<nil> TRC pkg/cpu/memory.go:56 > Current instruction is not a load/store type, skipping memory stage execution &{rawInstruction:66081 BaseInstruction:{OpType:0 Rd:2 ALU:1 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:1} Operand:1 Result:9 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=Memory
<nil> TRC pkg/cpu/execute.go:258 > No current instruction to process, returning early Stage=Execute
<nil> TRC pkg/cpu/decode.go:69 > Decoded instruction: &{rawInstruction:7201 BaseInstruction:{OpType:0 Rd:2 ALU:14 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:0} Operand:0 Result:0 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:false}
 Stage=Decode
<nil> TRC pkg/cpu/decode.go:75 > Failed to read register r2 -1 Stage=Decode
<nil> TRC pkg/cpu/fetch.go:44 > Currently have an instruction &{rawInstruction:621 BaseInstruction:{OpType:0 Rd:0 ALU:0 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:0} Operand:0 Result:0 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:false}, skipping fetch Stage=Fetch
<nil> TRC pkg/cpu/pipeline.go:67 > canFetch: true

<nil> TRC pkg/cpu/fetch.go:88 > Next stage cannot advance, stalling Stage=Fetch
<nil> TRC pkg/cpu/decode.go:165 > Decode is busy, cannot advance: 1 Stage=Decode
<nil> TRC pkg/cpu/execute.go:284 > previous stage Decode returned stall
 Stage=Execute
<nil> TRC pkg/cpu/execute.go:292 > Advancing to next stage with instruction: <nil>
 Stage=Execute
<nil> TRC pkg/cpu/memory.go:118 > Advancing to next stage with instruction: &{rawInstruction:66081 BaseInstruction:{OpType:0 Rd:2 ALU:1 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:1} Operand:1 Result:9 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=Memory
<nil> TRC pkg/cpu/writeback.go:88 > Got with instruction: &{rawInstruction:66081 BaseInstruction:{OpType:0 Rd:2 ALU:1 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:1} Operand:1 Result:9 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:43 > Processing instruction: &{rawInstruction:66081 BaseInstruction:{OpType:0 Rd:2 ALU:1 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:1} Operand:1 Result:9 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:65 > Writing back result: 9 to r2
 Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:67 > Unblocked register r2 for write back
 Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:75 > Written back to rdestaux: 0 0
 Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:79 > Write back completed for instruction: &{rawInstruction:66081 BaseInstruction:{OpType:0 Rd:2 ALU:1 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:1} Operand:1 Result:9 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=WriteBack
<nil> TRC pkg/cpu/memory.go:52 > No current instruction to process, returning early Stage=Memory
<nil> TRC pkg/cpu/execute.go:258 > No current instruction to process, returning early Stage=Execute
<nil> TRC pkg/cpu/decode.go:69 > Decoded instruction: &{rawInstruction:7201 BaseInstruction:{OpType:0 Rd:2 ALU:14 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:0} Operand:0 Result:0 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:false}
 Stage=Decode
<nil> TRC pkg/cpu/decode.go:155 > Decoded filled instruction: &{rawInstruction:7201 BaseInstruction:{OpType:0 Rd:2 ALU:14 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:0} Operand:0 Result:9 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=Decode
<nil> TRC pkg/cpu/fetch.go:44 > Currently have an instruction &{rawInstruction:621 BaseInstruction:{OpType:0 Rd:0 ALU:0 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:0} Operand:0 Result:0 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:false}, skipping fetch Stage=Fetch
<nil> TRC pkg/cpu/pipeline.go:67 > canFetch: true

<nil> TRC pkg/cpu/fetch.go:83 > Advancing to next stage with instruction: 0x0000026d Stage=Fetch
<nil> TRC pkg/cpu/decode.go:170 > Advancing to next stage with instruction: &{rawInstruction:7201 BaseInstruction:{OpType:0 Rd:2 ALU:14 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:0} Operand:0 Result:9 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=Decode
<nil> TRC pkg/cpu/execute.go:292 > Advancing to next stage with instruction: <nil>
 Stage=Execute
<nil> TRC pkg/cpu/memory.go:118 > Advancing to next stage with instruction: <nil>
 Stage=Memory
<nil> TRC pkg/cpu/writeback.go:88 > Got with instruction: <nil>
 Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:39 > No current instruction to process, returning early Stage=WriteBack
<nil> TRC pkg/cpu/memory.go:52 > No current instruction to process, returning early Stage=Memory
<nil> TRC pkg/cpu/execute.go:103 > ALURI operation result: 9 Stage=Execute
<nil> TRC pkg/cpu/decode.go:69 > Decoded instruction: &{rawInstruction:621 BaseInstruction:{OpType:3 Rd:0 ALU:0 Rs:0 RMem:6 CtrlFlag:1 CtrlMode:0 MemMode:0 Imm:0} Operand:0 Result:0 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:false}
 Stage=Decode
<nil> TRC pkg/cpu/decode.go:155 > Decoded filled instruction: &{rawInstruction:621 BaseInstruction:{OpType:3 Rd:0 ALU:0 Rs:0 RMem:6 CtrlFlag:1 CtrlMode:0 MemMode:0 Imm:0} Operand:0 Result:0 RDestAux:0 DestMemAddr:9 BranchTaken:false WriteBack:true}
 Stage=Decode
<nil> TRC pkg/cpu/fetch.go:51 > Fetch failed: WAIT_NEXT_LEVEL Stage=Fetch
<nil> TRC pkg/cpu/pipeline.go:67 > canFetch: true

<nil> TRC pkg/cpu/fetch.go:78 > No instruction fetched, cannot advance Stage=Fetch
<nil> TRC pkg/cpu/decode.go:162 > previous stage Fetch is stalled Stage=Decode
<nil> TRC pkg/cpu/decode.go:170 > Advancing to next stage with instruction: &{rawInstruction:621 BaseInstruction:{OpType:3 Rd:0 ALU:0 Rs:0 RMem:6 CtrlFlag:1 CtrlMode:0 MemMode:0 Imm:0} Operand:0 Result:0 RDestAux:0 DestMemAddr:9 BranchTaken:false WriteBack:true}
 Stage=Decode
<nil> TRC pkg/cpu/execute.go:292 > Advancing to next stage with instruction: &{rawInstruction:7201 BaseInstruction:{OpType:0 Rd:2 ALU:14 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:0} Operand:0 Result:9 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:false}
 Stage=Execute
<nil> TRC pkg/cpu/memory.go:118 > Advancing to next stage with instruction: <nil>
 Stage=Memory
<nil> TRC pkg/cpu/writeback.go:88 > Got with instruction: <nil>
 Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:39 > No current instruction to process, returning early Stage=WriteBack
<nil> TRC pkg/cpu/memory.go:56 > Current instruction is not a load/store type, skipping memory stage execution &{rawInstruction:7201 BaseInstruction:{OpType:0 Rd:2 ALU:14 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:0} Operand:0 Result:9 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:false}
 Stage=Memory
<nil> TRC pkg/cpu/execute.go:168 > calculated memory address: 9 Stage=Execute
<nil> TRC pkg/cpu/decode.go:61 > No current instruction to process, returning early Stage=Decode
<nil> TRC pkg/cpu/fetch.go:51 > Fetch failed: WAIT_NEXT_LEVEL Stage=Fetch
<nil> TRC pkg/cpu/pipeline.go:67 > canFetch: true

<nil> TRC pkg/cpu/fetch.go:78 > No instruction fetched, cannot advance Stage=Fetch
<nil> TRC pkg/cpu/decode.go:162 > previous stage Fetch is stalled Stage=Decode
<nil> TRC pkg/cpu/decode.go:170 > Advancing to next stage with instruction: <nil>
 Stage=Decode
<nil> TRC pkg/cpu/execute.go:292 > Advancing to next stage with instruction: &{rawInstruction:621 BaseInstruction:{OpType:3 Rd:0 ALU:0 Rs:0 RMem:6 CtrlFlag:1 CtrlMode:0 MemMode:0 Imm:0} Operand:0 Result:0 RDestAux:0 DestMemAddr:9 BranchTaken:false WriteBack:true}
 Stage=Execute
<nil> TRC pkg/cpu/memory.go:118 > Advancing to next stage with instruction: &{rawInstruction:7201 BaseInstruction:{OpType:0 Rd:2 ALU:14 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:0} Operand:0 Result:9 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:false}
 Stage=Memory
<nil> TRC pkg/cpu/writeback.go:88 > Got with instruction: &{rawInstruction:7201 BaseInstruction:{OpType:0 Rd:2 ALU:14 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:0} Operand:0 Result:9 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:false}
 Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:43 > Processing instruction: &{rawInstruction:7201 BaseInstruction:{OpType:0 Rd:2 ALU:14 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:0} Operand:0 Result:9 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:false}
 Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:77 > No write-back required for this instruction Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:79 > Write back completed for instruction: &{rawInstruction:7201 BaseInstruction:{OpType:0 Rd:2 ALU:14 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:0} Operand:0 Result:9 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:false}
 Stage=WriteBack
<nil> TRC pkg/cpu/memory.go:56 > Current instruction is not a load/store type, skipping memory stage execution &{rawInstruction:621 BaseInstruction:{OpType:3 Rd:0 ALU:0 Rs:0 RMem:6 CtrlFlag:1 CtrlMode:0 MemMode:0 Imm:0} Operand:0 Result:0 RDestAux:0 DestMemAddr:9 BranchTaken:false WriteBack:true}
 Stage=Memory
<nil> TRC pkg/cpu/execute.go:258 > No current instruction to process, returning early Stage=Execute
<nil> TRC pkg/cpu/decode.go:61 > No current instruction to process, returning early Stage=Decode
<nil> TRC pkg/cpu/fetch.go:51 > Fetch failed: WAIT_NEXT_LEVEL Stage=Fetch
<nil> TRC pkg/cpu/pipeline.go:67 > canFetch: true

<nil> TRC pkg/cpu/fetch.go:78 > No instruction fetched, cannot advance Stage=Fetch
<nil> TRC pkg/cpu/decode.go:162 > previous stage Fetch is stalled Stage=Decode
<nil> TRC pkg/cpu/decode.go:170 > Advancing to next stage with instruction: <nil>
 Stage=Decode
<nil> TRC pkg/cpu/execute.go:292 > Advancing to next stage with instruction: <nil>
 Stage=Execute
<nil> TRC pkg/cpu/memory.go:118 > Advancing to next stage with instruction: &{rawInstruction:621 BaseInstruction:{OpType:3 Rd:0 ALU:0 Rs:0 RMem:6 CtrlFlag:1 CtrlMode:0 MemMode:0 Imm:0} Operand:0 Result:0 RDestAux:0 DestMemAddr:9 BranchTaken:false WriteBack:true}
 Stage=Memory
<nil> TRC pkg/cpu/writeback.go:88 > Got with instruction: &{rawInstruction:621 BaseInstruction:{OpType:3 Rd:0 ALU:0 Rs:0 RMem:6 CtrlFlag:1 CtrlMode:0 MemMode:0 Imm:0} Operand:0 Result:0 RDestAux:0 DestMemAddr:9 BranchTaken:false WriteBack:true}
 Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:39 > No current instruction to process, returning early Stage=WriteBack
<nil> TRC pkg/cpu/memory.go:52 > No current instruction to process, returning early Stage=Memory
<nil> TRC pkg/cpu/execute.go:258 > No current instruction to process, returning early Stage=Execute
<nil> TRC pkg/cpu/decode.go:61 > No current instruction to process, returning early Stage=Decode
<nil> TRC pkg/cpu/fetch.go:51 > Fetch failed: WAIT_NEXT_LEVEL Stage=Fetch
<nil> TRC pkg/cpu/pipeline.go:67 > canFetch: true

<nil> TRC pkg/cpu/fetch.go:78 > No instruction fetched, cannot advance Stage=Fetch
<nil> TRC pkg/cpu/decode.go:162 > previous stage Fetch is stalled Stage=Decode
<nil> TRC pkg/cpu/decode.go:170 > Advancing to next stage with instruction: <nil>
 Stage=Decode
<nil> TRC pkg/cpu/execute.go:292 > Advancing to next stage with instruction: <nil>
 Stage=Execute
<nil> TRC pkg/cpu/memory.go:118 > Advancing to next stage with instruction: <nil>
 Stage=Memory
<nil> TRC pkg/cpu/writeback.go:88 > Got with instruction: <nil>
 Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:39 > No current instruction to process, returning early Stage=WriteBack
<nil> TRC pkg/cpu/memory.go:52 > No current instruction to process, returning early Stage=Memory
<nil> TRC pkg/cpu/execute.go:258 > No current instruction to process, returning early Stage=Execute
<nil> TRC pkg/cpu/decode.go:61 > No current instruction to process, returning early Stage=Decode
<nil> TRC pkg/cpu/fetch.go:51 > Fetch failed: WAIT_NEXT_LEVEL Stage=Fetch
<nil> TRC pkg/cpu/pipeline.go:67 > canFetch: true

<nil> TRC pkg/cpu/fetch.go:78 > No instruction fetched, cannot advance Stage=Fetch
<nil> TRC pkg/cpu/decode.go:162 > previous stage Fetch is stalled Stage=Decode
<nil> TRC pkg/cpu/decode.go:170 > Advancing to next stage with instruction: <nil>
 Stage=Decode
<nil> TRC pkg/cpu/execute.go:292 > Advancing to next stage with instruction: <nil>
 Stage=Execute
<nil> TRC pkg/cpu/memory.go:118 > Advancing to next stage with instruction: <nil>
 Stage=Memory
<nil> TRC pkg/cpu/writeback.go:88 > Got with instruction: <nil>
 Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:39 > No current instruction to process, returning early Stage=WriteBack
<nil> TRC pkg/cpu/memory.go:52 > No current instruction to process, returning early Stage=Memory
<nil> TRC pkg/cpu/execute.go:258 > No current instruction to process, returning early Stage=Execute
<nil> TRC pkg/cpu/decode.go:61 > No current instruction to process, returning early Stage=Decode
<nil> TRC pkg/cpu/fetch.go:51 > Fetch failed: WAIT_NEXT_LEVEL Stage=Fetch
<nil> TRC pkg/cpu/pipeline.go:67 > canFetch: true

<nil> TRC pkg/cpu/fetch.go:78 > No instruction fetched, cannot advance Stage=Fetch
<nil> TRC pkg/cpu/decode.go:162 > previous stage Fetch is stalled Stage=Decode
<nil> TRC pkg/cpu/decode.go:170 > Advancing to next stage with instruction: <nil>
 Stage=Decode
<nil> TRC pkg/cpu/execute.go:292 > Advancing to next stage with instruction: <nil>
 Stage=Execute
<nil> TRC pkg/cpu/memory.go:118 > Advancing to next stage with instruction: <nil>
 Stage=Memory
<nil> TRC pkg/cpu/writeback.go:88 > Got with instruction: <nil>
 Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:39 > No current instruction to process, returning early Stage=WriteBack
<nil> TRC pkg/cpu/memory.go:52 > No current instruction to process, returning early Stage=Memory
<nil> TRC pkg/cpu/execute.go:258 > No current instruction to process, returning early Stage=Execute
<nil> TRC pkg/cpu/decode.go:61 > No current instruction to process, returning early Stage=Decode
<nil> TRC pkg/cpu/fetch.go:56 > Fetched instruction: 0x00041851
 Stage=Fetch
<nil> TRC pkg/cpu/fetch.go:61 > Increasing ProgramCounter to: 1 Stage=Fetch
<nil> TRC pkg/cpu/pipeline.go:67 > canFetch: true

<nil> TRC pkg/cpu/fetch.go:83 > Advancing to next stage with instruction: 0x00041851 Stage=Fetch
<nil> TRC pkg/cpu/decode.go:170 > Advancing to next stage with instruction: <nil>
 Stage=Decode
<nil> TRC pkg/cpu/execute.go:292 > Advancing to next stage with instruction: <nil>
 Stage=Execute
<nil> TRC pkg/cpu/memory.go:118 > Advancing to next stage with instruction: <nil>
 Stage=Memory
<nil> TRC pkg/cpu/writeback.go:88 > Got with instruction: <nil>
 Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:39 > No current instruction to process, returning early Stage=WriteBack
<nil> TRC pkg/cpu/memory.go:52 > No current instruction to process, returning early Stage=Memory
<nil> TRC pkg/cpu/execute.go:258 > No current instruction to process, returning early Stage=Execute
<nil> TRC pkg/cpu/decode.go:69 > Decoded instruction: &{rawInstruction:268369 BaseInstruction:{OpType:0 Rd:5 ALU:12 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:4} Operand:0 Result:0 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:false}
 Stage=Decode
<nil> TRC pkg/cpu/decode.go:155 > Decoded filled instruction: &{rawInstruction:268369 BaseInstruction:{OpType:0 Rd:5 ALU:12 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:4} Operand:4 Result:0 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=Decode
<nil> TRC pkg/cpu/fetch.go:56 > Fetched instruction: 0x00091861
 Stage=Fetch
<nil> TRC pkg/cpu/fetch.go:61 > Increasing ProgramCounter to: 2 Stage=Fetch
<nil> TRC pkg/cpu/pipeline.go:67 > canFetch: true

<nil> TRC pkg/cpu/fetch.go:83 > Advancing to next stage with instruction: 0x00091861 Stage=Fetch
<nil> TRC pkg/cpu/decode.go:170 > Advancing to next stage with instruction: &{rawInstruction:268369 BaseInstruction:{OpType:0 Rd:5 ALU:12 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:4} Operand:4 Result:0 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=Decode
<nil> TRC pkg/cpu/execute.go:292 > Advancing to next stage with instruction: <nil>
 Stage=Execute
<nil> TRC pkg/cpu/memory.go:118 > Advancing to next stage with instruction: <nil>
 Stage=Memory
<nil> TRC pkg/cpu/writeback.go:88 > Got with instruction: <nil>
 Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:39 > No current instruction to process, returning early Stage=WriteBack
<nil> TRC pkg/cpu/memory.go:52 > No current instruction to process, returning early Stage=Memory
<nil> TRC pkg/cpu/execute.go:103 > ALURI operation result: 4 Stage=Execute
<nil> TRC pkg/cpu/decode.go:69 > Decoded instruction: &{rawInstruction:596065 BaseInstruction:{OpType:0 Rd:6 ALU:12 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:9} Operand:0 Result:0 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:false}
 Stage=Decode
<nil> TRC pkg/cpu/decode.go:155 > Decoded filled instruction: &{rawInstruction:596065 BaseInstruction:{OpType:0 Rd:6 ALU:12 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:9} Operand:9 Result:0 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=Decode
<nil> TRC pkg/cpu/fetch.go:56 > Fetched instruction: 0x000a1821
 Stage=Fetch
<nil> TRC pkg/cpu/fetch.go:61 > Increasing ProgramCounter to: 3 Stage=Fetch
<nil> TRC pkg/cpu/pipeline.go:67 > canFetch: true

<nil> TRC pkg/cpu/fetch.go:83 > Advancing to next stage with instruction: 0x000a1821 Stage=Fetch
<nil> TRC pkg/cpu/decode.go:170 > Advancing to next stage with instruction: &{rawInstruction:596065 BaseInstruction:{OpType:0 Rd:6 ALU:12 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:9} Operand:9 Result:0 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=Decode
<nil> TRC pkg/cpu/execute.go:292 > Advancing to next stage with instruction: &{rawInstruction:268369 BaseInstruction:{OpType:0 Rd:5 ALU:12 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:4} Operand:4 Result:4 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=Execute
<nil> TRC pkg/cpu/memory.go:118 > Advancing to next stage with instruction: <nil>
 Stage=Memory
<nil> TRC pkg/cpu/writeback.go:88 > Got with instruction: <nil>
 Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:39 > No current instruction to process, returning early Stage=WriteBack
<nil> TRC pkg/cpu/memory.go:56 > Current instruction is not a load/store type, skipping memory stage execution &{rawInstruction:268369 BaseInstruction:{OpType:0 Rd:5 ALU:12 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:4} Operand:4 Result:4 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=Memory
<nil> TRC pkg/cpu/execute.go:103 > ALURI operation result: 9 Stage=Execute
<nil> TRC pkg/cpu/decode.go:69 > Decoded instruction: &{rawInstruction:661537 BaseInstruction:{OpType:0 Rd:2 ALU:12 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:10} Operand:0 Result:0 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:false}
 Stage=Decode
<nil> TRC pkg/cpu/decode.go:155 > Decoded filled instruction: &{rawInstruction:661537 BaseInstruction:{OpType:0 Rd:2 ALU:12 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:10} Operand:10 Result:0 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=Decode
<nil> TRC pkg/cpu/fetch.go:56 > Fetched instruction: 0x001401e1
 Stage=Fetch
<nil> TRC pkg/cpu/fetch.go:61 > Increasing ProgramCounter to: 4 Stage=Fetch
<nil> TRC pkg/cpu/pipeline.go:67 > canFetch: true

<nil> TRC pkg/cpu/fetch.go:83 > Advancing to next stage with instruction: 0x001401e1 Stage=Fetch
<nil> TRC pkg/cpu/decode.go:170 > Advancing to next stage with instruction: &{rawInstruction:661537 BaseInstruction:{OpType:0 Rd:2 ALU:12 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:10} Operand:10 Result:0 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=Decode
<nil> TRC pkg/cpu/execute.go:292 > Advancing to next stage with instruction: &{rawInstruction:596065 BaseInstruction:{OpType:0 Rd:6 ALU:12 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:9} Operand:9 Result:9 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=Execute
<nil> TRC pkg/cpu/memory.go:118 > Advancing to next stage with instruction: &{rawInstruction:268369 BaseInstruction:{OpType:0 Rd:5 ALU:12 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:4} Operand:4 Result:4 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=Memory
<nil> TRC pkg/cpu/writeback.go:88 > Got with instruction: &{rawInstruction:268369 BaseInstruction:{OpType:0 Rd:5 ALU:12 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:4} Operand:4 Result:4 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:43 > Processing instruction: &{rawInstruction:268369 BaseInstruction:{OpType:0 Rd:5 ALU:12 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:4} Operand:4 Result:4 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:65 > Writing back result: 4 to r5
 Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:67 > Unblocked register r5 for write back
 Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:75 > Written back to rdestaux: 0 0
 Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:79 > Write back completed for instruction: &{rawInstruction:268369 BaseInstruction:{OpType:0 Rd:5 ALU:12 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:4} Operand:4 Result:4 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=WriteBack
<nil> TRC pkg/cpu/memory.go:56 > Current instruction is not a load/store type, skipping memory stage execution &{rawInstruction:596065 BaseInstruction:{OpType:0 Rd:6 ALU:12 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:9} Operand:9 Result:9 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=Memory
<nil> TRC pkg/cpu/execute.go:103 > ALURI operation result: 10 Stage=Execute
<nil> TRC pkg/cpu/decode.go:69 > Decoded instruction: &{rawInstruction:1311201 BaseInstruction:{OpType:0 Rd:30 ALU:0 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:20} Operand:0 Result:0 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:false}
 Stage=Decode
<nil> TRC pkg/cpu/decode.go:155 > Decoded filled instruction: &{rawInstruction:1311201 BaseInstruction:{OpType:0 Rd:30 ALU:0 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:20} Operand:20 Result:0 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=Decode
<nil> TRC pkg/cpu/fetch.go:51 > Fetch failed: WAIT_NEXT_LEVEL Stage=Fetch
<nil> TRC pkg/cpu/pipeline.go:67 > canFetch: true

<nil> TRC pkg/cpu/fetch.go:78 > No instruction fetched, cannot advance Stage=Fetch
<nil> TRC pkg/cpu/decode.go:162 > previous stage Fetch is stalled Stage=Decode
<nil> TRC pkg/cpu/decode.go:170 > Advancing to next stage with instruction: &{rawInstruction:1311201 BaseInstruction:{OpType:0 Rd:30 ALU:0 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:20} Operand:20 Result:0 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=Decode
<nil> TRC pkg/cpu/execute.go:292 > Advancing to next stage with instruction: &{rawInstruction:661537 BaseInstruction:{OpType:0 Rd:2 ALU:12 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:10} Operand:10 Result:10 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=Execute
<nil> TRC pkg/cpu/memory.go:118 > Advancing to next stage with instruction: &{rawInstruction:596065 BaseInstruction:{OpType:0 Rd:6 ALU:12 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:9} Operand:9 Result:9 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=Memory
<nil> TRC pkg/cpu/writeback.go:88 > Got with instruction: &{rawInstruction:596065 BaseInstruction:{OpType:0 Rd:6 ALU:12 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:9} Operand:9 Result:9 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:43 > Processing instruction: &{rawInstruction:596065 BaseInstruction:{OpType:0 Rd:6 ALU:12 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:9} Operand:9 Result:9 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:65 > Writing back result: 9 to r6
 Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:67 > Unblocked register r6 for write back
 Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:75 > Written back to rdestaux: 0 0
 Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:79 > Write back completed for instruction: &{rawInstruction:596065 BaseInstruction:{OpType:0 Rd:6 ALU:12 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:9} Operand:9 Result:9 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=WriteBack
<nil> TRC pkg/cpu/memory.go:56 > Current instruction is not a load/store type, skipping memory stage execution &{rawInstruction:661537 BaseInstruction:{OpType:0 Rd:2 ALU:12 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:10} Operand:10 Result:10 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=Memory
<nil> TRC pkg/cpu/execute.go:103 > ALURI operation result: 20 Stage=Execute
<nil> TRC pkg/cpu/decode.go:61 > No current instruction to process, returning early Stage=Decode
<nil> TRC pkg/cpu/fetch.go:51 > Fetch failed: WAIT_NEXT_LEVEL Stage=Fetch
<nil> TRC pkg/cpu/pipeline.go:67 > canFetch: true

<nil> TRC pkg/cpu/fetch.go:78 > No instruction fetched, cannot advance Stage=Fetch
<nil> TRC pkg/cpu/decode.go:162 > previous stage Fetch is stalled Stage=Decode
<nil> TRC pkg/cpu/decode.go:170 > Advancing to next stage with instruction: <nil>
 Stage=Decode
<nil> TRC pkg/cpu/execute.go:292 > Advancing to next stage with instruction: &{rawInstruction:1311201 BaseInstruction:{OpType:0 Rd:30 ALU:0 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:20} Operand:20 Result:20 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=Execute
<nil> TRC pkg/cpu/memory.go:118 > Advancing to next stage with instruction: &{rawInstruction:661537 BaseInstruction:{OpType:0 Rd:2 ALU:12 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:10} Operand:10 Result:10 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=Memory
<nil> TRC pkg/cpu/writeback.go:88 > Got with instruction: &{rawInstruction:661537 BaseInstruction:{OpType:0 Rd:2 ALU:12 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:10} Operand:10 Result:10 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:43 > Processing instruction: &{rawInstruction:661537 BaseInstruction:{OpType:0 Rd:2 ALU:12 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:10} Operand:10 Result:10 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:65 > Writing back result: 10 to r2
 Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:67 > Unblocked register r2 for write back
 Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:75 > Written back to rdestaux: 0 0
 Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:79 > Write back completed for instruction: &{rawInstruction:661537 BaseInstruction:{OpType:0 Rd:2 ALU:12 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:10} Operand:10 Result:10 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=WriteBack
<nil> TRC pkg/cpu/memory.go:56 > Current instruction is not a load/store type, skipping memory stage execution &{rawInstruction:1311201 BaseInstruction:{OpType:0 Rd:30 ALU:0 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:20} Operand:20 Result:20 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=Memory
<nil> TRC pkg/cpu/execute.go:258 > No current instruction to process, returning early Stage=Execute
<nil> TRC pkg/cpu/decode.go:61 > No current instruction to process, returning early Stage=Decode
<nil> TRC pkg/cpu/fetch.go:51 > Fetch failed: WAIT_NEXT_LEVEL Stage=Fetch
<nil> TRC pkg/cpu/pipeline.go:67 > canFetch: true

<nil> TRC pkg/cpu/fetch.go:78 > No instruction fetched, cannot advance Stage=Fetch
<nil> TRC pkg/cpu/decode.go:162 > previous stage Fetch is stalled Stage=Decode
<nil> TRC pkg/cpu/decode.go:170 > Advancing to next stage with instruction: <nil>
 Stage=Decode
<nil> TRC pkg/cpu/execute.go:292 > Advancing to next stage with instruction: <nil>
 Stage=Execute
<nil> TRC pkg/cpu/memory.go:118 > Advancing to next stage with instruction: &{rawInstruction:1311201 BaseInstruction:{OpType:0 Rd:30 ALU:0 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:20} Operand:20 Result:20 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=Memory
<nil> TRC pkg/cpu/writeback.go:88 > Got with instruction: &{rawInstruction:1311201 BaseInstruction:{OpType:0 Rd:30 ALU:0 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:20} Operand:20 Result:20 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:43 > Processing instruction: &{rawInstruction:1311201 BaseInstruction:{OpType:0 Rd:30 ALU:0 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:20} Operand:20 Result:20 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:65 > Writing back result: 20 to r30
 Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:67 > Unblocked register r30 for write back
 Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:75 > Written back to rdestaux: 0 0
 Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:79 > Write back completed for instruction: &{rawInstruction:1311201 BaseInstruction:{OpType:0 Rd:30 ALU:0 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:20} Operand:20 Result:20 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=WriteBack
<nil> TRC pkg/cpu/memory.go:52 > No current instruction to process, returning early Stage=Memory
<nil> TRC pkg/cpu/execute.go:258 > No current instruction to process, returning early Stage=Execute
<nil> TRC pkg/cpu/decode.go:61 > No current instruction to process, returning early Stage=Decode
<nil> TRC pkg/cpu/fetch.go:56 > Fetched instruction: 0x00020041
 Stage=Fetch
<nil> TRC pkg/cpu/fetch.go:61 > Increasing ProgramCounter to: 5 Stage=Fetch
<nil> TRC pkg/cpu/pipeline.go:67 > canFetch: true

<nil> TRC pkg/cpu/fetch.go:83 > Advancing to next stage with instruction: 0x00020041 Stage=Fetch
<nil> TRC pkg/cpu/decode.go:170 > Advancing to next stage with instruction: <nil>
 Stage=Decode
<nil> TRC pkg/cpu/execute.go:292 > Advancing to next stage with instruction: <nil>
 Stage=Execute
<nil> TRC pkg/cpu/memory.go:118 > Advancing to next stage with instruction: <nil>
 Stage=Memory
<nil> TRC pkg/cpu/writeback.go:88 > Got with instruction: <nil>
 Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:39 > No current instruction to process, returning early Stage=WriteBack
<nil> TRC pkg/cpu/memory.go:52 > No current instruction to process, returning early Stage=Memory
<nil> TRC pkg/cpu/execute.go:258 > No current instruction to process, returning early Stage=Execute
<nil> TRC pkg/cpu/decode.go:69 > Decoded instruction: &{rawInstruction:131137 BaseInstruction:{OpType:0 Rd:4 ALU:0 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:2} Operand:0 Result:0 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:false}
 Stage=Decode
<nil> TRC pkg/cpu/decode.go:155 > Decoded filled instruction: &{rawInstruction:131137 BaseInstruction:{OpType:0 Rd:4 ALU:0 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:2} Operand:2 Result:0 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=Decode
<nil> TRC pkg/cpu/fetch.go:56 > Fetched instruction: 0x00010221
 Stage=Fetch
<nil> TRC pkg/cpu/fetch.go:61 > Increasing ProgramCounter to: 6 Stage=Fetch
<nil> TRC pkg/cpu/pipeline.go:67 > canFetch: true

<nil> TRC pkg/cpu/fetch.go:83 > Advancing to next stage with instruction: 0x00010221 Stage=Fetch
<nil> TRC pkg/cpu/decode.go:170 > Advancing to next stage with instruction: &{rawInstruction:131137 BaseInstruction:{OpType:0 Rd:4 ALU:0 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:2} Operand:2 Result:0 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=Decode
<nil> TRC pkg/cpu/execute.go:292 > Advancing to next stage with instruction: <nil>
 Stage=Execute
<nil> TRC pkg/cpu/memory.go:118 > Advancing to next stage with instruction: <nil>
 Stage=Memory
<nil> TRC pkg/cpu/writeback.go:88 > Got with instruction: <nil>
 Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:39 > No current instruction to process, returning early Stage=WriteBack
<nil> TRC pkg/cpu/memory.go:52 > No current instruction to process, returning early Stage=Memory
<nil> TRC pkg/cpu/execute.go:103 > ALURI operation result: 2 Stage=Execute
<nil> TRC pkg/cpu/decode.go:69 > Decoded instruction: &{rawInstruction:66081 BaseInstruction:{OpType:0 Rd:2 ALU:1 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:1} Operand:0 Result:0 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:false}
 Stage=Decode
<nil> TRC pkg/cpu/decode.go:155 > Decoded filled instruction: &{rawInstruction:66081 BaseInstruction:{OpType:0 Rd:2 ALU:1 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:1} Operand:1 Result:10 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=Decode
<nil> TRC pkg/cpu/fetch.go:56 > Fetched instruction: 0x00001c21
 Stage=Fetch
<nil> TRC pkg/cpu/fetch.go:61 > Increasing ProgramCounter to: 7 Stage=Fetch
<nil> TRC pkg/cpu/pipeline.go:67 > canFetch: true

<nil> TRC pkg/cpu/fetch.go:83 > Advancing to next stage with instruction: 0x00001c21 Stage=Fetch
<nil> TRC pkg/cpu/decode.go:170 > Advancing to next stage with instruction: &{rawInstruction:66081 BaseInstruction:{OpType:0 Rd:2 ALU:1 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:1} Operand:1 Result:10 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=Decode
<nil> TRC pkg/cpu/execute.go:292 > Advancing to next stage with instruction: &{rawInstruction:131137 BaseInstruction:{OpType:0 Rd:4 ALU:0 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:2} Operand:2 Result:2 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=Execute
<nil> TRC pkg/cpu/memory.go:118 > Advancing to next stage with instruction: <nil>
 Stage=Memory
<nil> TRC pkg/cpu/writeback.go:88 > Got with instruction: <nil>
 Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:39 > No current instruction to process, returning early Stage=WriteBack
<nil> TRC pkg/cpu/memory.go:56 > Current instruction is not a load/store type, skipping memory stage execution &{rawInstruction:131137 BaseInstruction:{OpType:0 Rd:4 ALU:0 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:2} Operand:2 Result:2 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=Memory
<nil> TRC pkg/cpu/execute.go:103 > ALURI operation result: 9 Stage=Execute
<nil> TRC pkg/cpu/decode.go:69 > Decoded instruction: &{rawInstruction:7201 BaseInstruction:{OpType:0 Rd:2 ALU:14 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:0} Operand:0 Result:0 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:false}
 Stage=Decode
<nil> TRC pkg/cpu/decode.go:75 > Failed to read register r2 -1 Stage=Decode
<nil> TRC pkg/cpu/fetch.go:56 > Fetched instruction: 0x0000026d
 Stage=Fetch
<nil> TRC pkg/cpu/fetch.go:61 > Increasing ProgramCounter to: 8 Stage=Fetch
<nil> TRC pkg/cpu/pipeline.go:67 > canFetch: true

<nil> TRC pkg/cpu/fetch.go:88 > Next stage cannot advance, stalling Stage=Fetch
<nil> TRC pkg/cpu/decode.go:165 > Decode is busy, cannot advance: 1 Stage=Decode
<nil> TRC pkg/cpu/execute.go:284 > previous stage Decode returned stall
 Stage=Execute
<nil> TRC pkg/cpu/execute.go:292 > Advancing to next stage with instruction: &{rawInstruction:66081 BaseInstruction:{OpType:0 Rd:2 ALU:1 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:1} Operand:1 Result:9 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=Execute
<nil> TRC pkg/cpu/memory.go:118 > Advancing to next stage with instruction: &{rawInstruction:131137 BaseInstruction:{OpType:0 Rd:4 ALU:0 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:2} Operand:2 Result:2 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=Memory
<nil> TRC pkg/cpu/writeback.go:88 > Got with instruction: &{rawInstruction:131137 BaseInstruction:{OpType:0 Rd:4 ALU:0 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:2} Operand:2 Result:2 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:43 > Processing instruction: &{rawInstruction:131137 BaseInstruction:{OpType:0 Rd:4 ALU:0 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:2} Operand:2 Result:2 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:65 > Writing back result: 2 to r4
 Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:67 > Unblocked register r4 for write back
 Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:75 > Written back to rdestaux: 0 0
 Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:79 > Write back completed for instruction: &{rawInstruction:131137 BaseInstruction:{OpType:0 Rd:4 ALU:0 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:2} Operand:2 Result:2 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=WriteBack
<nil> TRC pkg/cpu/memory.go:56 > Current instruction is not a load/store type, skipping memory stage execution &{rawInstruction:66081 BaseInstruction:{OpType:0 Rd:2 ALU:1 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:1} Operand:1 Result:9 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=Memory
<nil> TRC pkg/cpu/execute.go:258 > No current instruction to process, returning early Stage=Execute
<nil> TRC pkg/cpu/decode.go:69 > Decoded instruction: &{rawInstruction:7201 BaseInstruction:{OpType:0 Rd:2 ALU:14 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:0} Operand:0 Result:0 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:false}
 Stage=Decode
<nil> TRC pkg/cpu/decode.go:75 > Failed to read register r2 -1 Stage=Decode
<nil> TRC pkg/cpu/fetch.go:44 > Currently have an instruction &{rawInstruction:621 BaseInstruction:{OpType:0 Rd:0 ALU:0 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:0} Operand:0 Result:0 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:false}, skipping fetch Stage=Fetch
<nil> TRC pkg/cpu/pipeline.go:67 > canFetch: true

<nil> TRC pkg/cpu/fetch.go:88 > Next stage cannot advance, stalling Stage=Fetch
<nil> TRC pkg/cpu/decode.go:165 > Decode is busy, cannot advance: 1 Stage=Decode
<nil> TRC pkg/cpu/execute.go:284 > previous stage Decode returned stall
 Stage=Execute
<nil> TRC pkg/cpu/execute.go:292 > Advancing to next stage with instruction: <nil>
 Stage=Execute
<nil> TRC pkg/cpu/memory.go:118 > Advancing to next stage with instruction: &{rawInstruction:66081 BaseInstruction:{OpType:0 Rd:2 ALU:1 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:1} Operand:1 Result:9 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=Memory
<nil> TRC pkg/cpu/writeback.go:88 > Got with instruction: &{rawInstruction:66081 BaseInstruction:{OpType:0 Rd:2 ALU:1 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:1} Operand:1 Result:9 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:43 > Processing instruction: &{rawInstruction:66081 BaseInstruction:{OpType:0 Rd:2 ALU:1 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:1} Operand:1 Result:9 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:65 > Writing back result: 9 to r2
 Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:67 > Unblocked register r2 for write back
 Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:75 > Written back to rdestaux: 0 0
 Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:79 > Write back completed for instruction: &{rawInstruction:66081 BaseInstruction:{OpType:0 Rd:2 ALU:1 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:1} Operand:1 Result:9 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=WriteBack
<nil> TRC pkg/cpu/memory.go:52 > No current instruction to process, returning early Stage=Memory
<nil> TRC pkg/cpu/execute.go:258 > No current instruction to process, returning early Stage=Execute
<nil> TRC pkg/cpu/decode.go:69 > Decoded instruction: &{rawInstruction:7201 BaseInstruction:{OpType:0 Rd:2 ALU:14 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:0} Operand:0 Result:0 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:false}
 Stage=Decode
<nil> TRC pkg/cpu/decode.go:155 > Decoded filled instruction: &{rawInstruction:7201 BaseInstruction:{OpType:0 Rd:2 ALU:14 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:0} Operand:0 Result:9 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=Decode
<nil> TRC pkg/cpu/fetch.go:44 > Currently have an instruction &{rawInstruction:621 BaseInstruction:{OpType:0 Rd:0 ALU:0 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:0} Operand:0 Result:0 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:false}, skipping fetch Stage=Fetch
<nil> TRC pkg/cpu/pipeline.go:67 > canFetch: true

<nil> TRC pkg/cpu/fetch.go:83 > Advancing to next stage with instruction: 0x0000026d Stage=Fetch
<nil> TRC pkg/cpu/decode.go:170 > Advancing to next stage with instruction: &{rawInstruction:7201 BaseInstruction:{OpType:0 Rd:2 ALU:14 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:0} Operand:0 Result:9 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=Decode
<nil> TRC pkg/cpu/execute.go:292 > Advancing to next stage with instruction: <nil>
 Stage=Execute
<nil> TRC pkg/cpu/memory.go:118 > Advancing to next stage with instruction: <nil>
 Stage=Memory
<nil> TRC pkg/cpu/writeback.go:88 > Got with instruction: <nil>
 Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:39 > No current instruction to process, returning early Stage=WriteBack
<nil> TRC pkg/cpu/memory.go:52 > No current instruction to process, returning early Stage=Memory
<nil> TRC pkg/cpu/execute.go:103 > ALURI operation result: 9 Stage=Execute
<nil> TRC pkg/cpu/decode.go:69 > Decoded instruction: &{rawInstruction:621 BaseInstruction:{OpType:3 Rd:0 ALU:0 Rs:0 RMem:6 CtrlFlag:1 CtrlMode:0 MemMode:0 Imm:0} Operand:0 Result:0 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:false}
 Stage=Decode
<nil> TRC pkg/cpu/decode.go:155 > Decoded filled instruction: &{rawInstruction:621 BaseInstruction:{OpType:3 Rd:0 ALU:0 Rs:0 RMem:6 CtrlFlag:1 CtrlMode:0 MemMode:0 Imm:0} Operand:0 Result:0 RDestAux:0 DestMemAddr:9 BranchTaken:false WriteBack:true}
 Stage=Decode
<nil> TRC pkg/cpu/fetch.go:51 > Fetch failed: WAIT_NEXT_LEVEL Stage=Fetch
<nil> TRC pkg/cpu/pipeline.go:67 > canFetch: true

<nil> TRC pkg/cpu/fetch.go:78 > No instruction fetched, cannot advance Stage=Fetch
<nil> TRC pkg/cpu/decode.go:162 > previous stage Fetch is stalled Stage=Decode
<nil> TRC pkg/cpu/decode.go:170 > Advancing to next stage with instruction: &{rawInstruction:621 BaseInstruction:{OpType:3 Rd:0 ALU:0 Rs:0 RMem:6 CtrlFlag:1 CtrlMode:0 MemMode:0 Imm:0} Operand:0 Result:0 RDestAux:0 DestMemAddr:9 BranchTaken:false WriteBack:true}
 Stage=Decode
<nil> TRC pkg/cpu/execute.go:292 > Advancing to next stage with instruction: &{rawInstruction:7201 BaseInstruction:{OpType:0 Rd:2 ALU:14 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:0} Operand:0 Result:9 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:false}
 Stage=Execute
<nil> TRC pkg/cpu/memory.go:118 > Advancing to next stage with instruction: <nil>
 Stage=Memory
<nil> TRC pkg/cpu/writeback.go:88 > Got with instruction: <nil>
 Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:39 > No current instruction to process, returning early Stage=WriteBack
<nil> TRC pkg/cpu/memory.go:56 > Current instruction is not a load/store type, skipping memory stage execution &{rawInstruction:7201 BaseInstruction:{OpType:0 Rd:2 ALU:14 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:0} Operand:0 Result:9 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:false}
 Stage=Memory
<nil> TRC pkg/cpu/execute.go:168 > calculated memory address: 9 Stage=Execute
<nil> TRC pkg/cpu/decode.go:61 > No current instruction to process, returning early Stage=Decode
<nil> TRC pkg/cpu/fetch.go:51 > Fetch failed: WAIT_NEXT_LEVEL Stage=Fetch
<nil> TRC pkg/cpu/pipeline.go:67 > canFetch: true

<nil> TRC pkg/cpu/fetch.go:78 > No instruction fetched, cannot advance Stage=Fetch
<nil> TRC pkg/cpu/decode.go:162 > previous stage Fetch is stalled Stage=Decode
<nil> TRC pkg/cpu/decode.go:170 > Advancing to next stage with instruction: <nil>
 Stage=Decode
<nil> TRC pkg/cpu/execute.go:292 > Advancing to next stage with instruction: &{rawInstruction:621 BaseInstruction:{OpType:3 Rd:0 ALU:0 Rs:0 RMem:6 CtrlFlag:1 CtrlMode:0 MemMode:0 Imm:0} Operand:0 Result:0 RDestAux:0 DestMemAddr:9 BranchTaken:false WriteBack:true}
 Stage=Execute
<nil> TRC pkg/cpu/memory.go:118 > Advancing to next stage with instruction: &{rawInstruction:7201 BaseInstruction:{OpType:0 Rd:2 ALU:14 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:0} Operand:0 Result:9 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:false}
 Stage=Memory
<nil> TRC pkg/cpu/writeback.go:88 > Got with instruction: &{rawInstruction:7201 BaseInstruction:{OpType:0 Rd:2 ALU:14 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:0} Operand:0 Result:9 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:false}
 Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:43 > Processing instruction: &{rawInstruction:7201 BaseInstruction:{OpType:0 Rd:2 ALU:14 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:0} Operand:0 Result:9 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:false}
 Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:77 > No write-back required for this instruction Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:79 > Write back completed for instruction: &{rawInstruction:7201 BaseInstruction:{OpType:0 Rd:2 ALU:14 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:0} Operand:0 Result:9 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:false}
 Stage=WriteBack
<nil> TRC pkg/cpu/memory.go:56 > Current instruction is not a load/store type, skipping memory stage execution &{rawInstruction:621 BaseInstruction:{OpType:3 Rd:0 ALU:0 Rs:0 RMem:6 CtrlFlag:1 CtrlMode:0 MemMode:0 Imm:0} Operand:0 Result:0 RDestAux:0 DestMemAddr:9 BranchTaken:false WriteBack:true}
 Stage=Memory
<nil> TRC pkg/cpu/execute.go:258 > No current instruction to process, returning early Stage=Execute
<nil> TRC pkg/cpu/decode.go:61 > No current instruction to process, returning early Stage=Decode
<nil> TRC pkg/cpu/fetch.go:51 > Fetch failed: WAIT_NEXT_LEVEL Stage=Fetch
<nil> TRC pkg/cpu/pipeline.go:67 > canFetch: true

<nil> TRC pkg/cpu/fetch.go:78 > No instruction fetched, cannot advance Stage=Fetch
<nil> TRC pkg/cpu/decode.go:162 > previous stage Fetch is stalled Stage=Decode
<nil> TRC pkg/cpu/decode.go:170 > Advancing to next stage with instruction: <nil>
 Stage=Decode
<nil> TRC pkg/cpu/execute.go:292 > Advancing to next stage with instruction: <nil>
 Stage=Execute
<nil> TRC pkg/cpu/memory.go:118 > Advancing to next stage with instruction: &{rawInstruction:621 BaseInstruction:{OpType:3 Rd:0 ALU:0 Rs:0 RMem:6 CtrlFlag:1 CtrlMode:0 MemMode:0 Imm:0} Operand:0 Result:0 RDestAux:0 DestMemAddr:9 BranchTaken:false WriteBack:true}
 Stage=Memory
<nil> TRC pkg/cpu/writeback.go:88 > Got with instruction: &{rawInstruction:621 BaseInstruction:{OpType:3 Rd:0 ALU:0 Rs:0 RMem:6 CtrlFlag:1 CtrlMode:0 MemMode:0 Imm:0} Operand:0 Result:0 RDestAux:0 DestMemAddr:9 BranchTaken:false WriteBack:true}
 Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:43 > Processing instruction: &{rawInstruction:621 BaseInstruction:{OpType:3 Rd:0 ALU:0 Rs:0 RMem:6 CtrlFlag:1 CtrlMode:0 MemMode:0 Imm:0} Operand:0 Result:0 RDestAux:0 DestMemAddr:9 BranchTaken:false WriteBack:true}
 Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:50 > Control instruction detected Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:52 > Branch not taken, no write back to Program Counter required Stage=WriteBack
<nil> TRC pkg/cpu/memory.go:52 > No current instruction to process, returning early Stage=Memory
<nil> TRC pkg/cpu/execute.go:258 > No current instruction to process, returning early Stage=Execute
<nil> TRC pkg/cpu/decode.go:61 > No current instruction to process, returning early Stage=Decode
<nil> TRC pkg/cpu/fetch.go:56 > Fetched instruction: 0x0000005d
 Stage=Fetch
<nil> TRC pkg/cpu/fetch.go:61 > Increasing ProgramCounter to: 9 Stage=Fetch
<nil> TRC pkg/cpu/pipeline.go:67 > canFetch: true

<nil> TRC pkg/cpu/fetch.go:83 > Advancing to next stage with instruction: 0x0000005d Stage=Fetch
<nil> TRC pkg/cpu/decode.go:170 > Advancing to next stage with instruction: <nil>
 Stage=Decode
<nil> TRC pkg/cpu/execute.go:292 > Advancing to next stage with instruction: <nil>
 Stage=Execute
<nil> TRC pkg/cpu/memory.go:118 > Advancing to next stage with instruction: <nil>
 Stage=Memory
<nil> TRC pkg/cpu/writeback.go:88 > Got with instruction: <nil>
 Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:39 > No current instruction to process, returning early Stage=WriteBack
<nil> TRC pkg/cpu/memory.go:52 > No current instruction to process, returning early Stage=Memory
<nil> TRC pkg/cpu/execute.go:258 > No current instruction to process, returning early Stage=Execute
<nil> TRC pkg/cpu/decode.go:69 > Decoded instruction: &{rawInstruction:93 BaseInstruction:{OpType:3 Rd:0 ALU:0 Rs:0 RMem:5 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:0} Operand:0 Result:0 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:false}
 Stage=Decode
<nil> TRC pkg/cpu/decode.go:155 > Decoded filled instruction: &{rawInstruction:93 BaseInstruction:{OpType:3 Rd:0 ALU:0 Rs:0 RMem:5 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:0} Operand:0 Result:0 RDestAux:0 DestMemAddr:4 BranchTaken:false WriteBack:true}
 Stage=Decode
<nil> TRC pkg/cpu/fetch.go:56 > Fetched instruction: 0xbeef0a11
 Stage=Fetch
<nil> TRC pkg/cpu/fetch.go:61 > Increasing ProgramCounter to: 10 Stage=Fetch
<nil> TRC pkg/cpu/pipeline.go:67 > canFetch: true

<nil> TRC pkg/cpu/fetch.go:83 > Advancing to next stage with instruction: 0xbeef0a11 Stage=Fetch
<nil> TRC pkg/cpu/decode.go:170 > Advancing to next stage with instruction: &{rawInstruction:93 BaseInstruction:{OpType:3 Rd:0 ALU:0 Rs:0 RMem:5 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:0} Operand:0 Result:0 RDestAux:0 DestMemAddr:4 BranchTaken:false WriteBack:true}
 Stage=Decode
<nil> TRC pkg/cpu/execute.go:292 > Advancing to next stage with instruction: <nil>
 Stage=Execute
<nil> TRC pkg/cpu/memory.go:118 > Advancing to next stage with instruction: <nil>
 Stage=Memory
<nil> TRC pkg/cpu/writeback.go:88 > Got with instruction: <nil>
 Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:39 > No current instruction to process, returning early Stage=WriteBack
<nil> TRC pkg/cpu/memory.go:52 > No current instruction to process, returning early Stage=Memory
<nil> TRC pkg/cpu/execute.go:168 > calculated memory address: 4 Stage=Execute
<nil> TRC pkg/cpu/decode.go:69 > Decoded instruction: &{rawInstruction:3203336721 BaseInstruction:{OpType:0 Rd:1 ALU:5 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:-16657} Operand:0 Result:0 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:false}
 Stage=Decode
<nil> TRC pkg/cpu/decode.go:155 > Decoded filled instruction: &{rawInstruction:3203336721 BaseInstruction:{OpType:0 Rd:1 ALU:5 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:-16657} Operand:4294950639 Result:0 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=Decode
<nil> TRC pkg/cpu/fetch.go:56 > Fetched instruction: 0x00000419
 Stage=Fetch
<nil> TRC pkg/cpu/fetch.go:61 > Increasing ProgramCounter to: 11 Stage=Fetch
<nil> TRC pkg/cpu/pipeline.go:67 > canFetch: true

<nil> TRC pkg/cpu/fetch.go:83 > Advancing to next stage with instruction: 0x00000419 Stage=Fetch
<nil> TRC pkg/cpu/decode.go:170 > Advancing to next stage with instruction: &{rawInstruction:3203336721 BaseInstruction:{OpType:0 Rd:1 ALU:5 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:-16657} Operand:4294950639 Result:0 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=Decode
<nil> TRC pkg/cpu/execute.go:292 > Advancing to next stage with instruction: &{rawInstruction:93 BaseInstruction:{OpType:3 Rd:0 ALU:0 Rs:0 RMem:5 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:0} Operand:0 Result:0 RDestAux:0 DestMemAddr:4 BranchTaken:true WriteBack:true}
 Stage=Execute
<nil> TRC pkg/cpu/memory.go:118 > Advancing to next stage with instruction: <nil>
 Stage=Memory
<nil> TRC pkg/cpu/writeback.go:88 > Got with instruction: <nil>
 Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:39 > No current instruction to process, returning early Stage=WriteBack
<nil> TRC pkg/cpu/memory.go:56 > Current instruction is not a load/store type, skipping memory stage execution &{rawInstruction:93 BaseInstruction:{OpType:3 Rd:0 ALU:0 Rs:0 RMem:5 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:0} Operand:0 Result:0 RDestAux:0 DestMemAddr:4 BranchTaken:true WriteBack:true}
 Stage=Memory
<nil> TRC pkg/cpu/execute.go:103 > ALURI operation result: 4294950639 Stage=Execute
<nil> TRC pkg/cpu/decode.go:69 > Decoded instruction: &{rawInstruction:1049 BaseInstruction:{OpType:2 Rd:1 ALU:0 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:2 Imm:0} Operand:0 Result:0 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:false}
 Stage=Decode
<nil> TRC pkg/cpu/decode.go:155 > Decoded filled instruction: &{rawInstruction:1049 BaseInstruction:{OpType:2 Rd:1 ALU:0 Rs:0 RMem:30 CtrlFlag:0 CtrlMode:0 MemMode:2 Imm:0} Operand:0 Result:0 RDestAux:0 DestMemAddr:20 BranchTaken:false WriteBack:false}
 Stage=Decode
<nil> TRC pkg/cpu/fetch.go:56 > Fetched instruction: 0x00000419
 Stage=Fetch
<nil> TRC pkg/cpu/fetch.go:61 > Increasing ProgramCounter to: 12 Stage=Fetch
<nil> TRC pkg/cpu/pipeline.go:67 > canFetch: true

<nil> TRC pkg/cpu/fetch.go:83 > Advancing to next stage with instruction: 0x00000419 Stage=Fetch
<nil> TRC pkg/cpu/decode.go:170 > Advancing to next stage with instruction: &{rawInstruction:1049 BaseInstruction:{OpType:2 Rd:1 ALU:0 Rs:0 RMem:30 CtrlFlag:0 CtrlMode:0 MemMode:2 Imm:0} Operand:0 Result:0 RDestAux:0 DestMemAddr:20 BranchTaken:false WriteBack:false}
 Stage=Decode
<nil> TRC pkg/cpu/execute.go:292 > Advancing to next stage with instruction: &{rawInstruction:3203336721 BaseInstruction:{OpType:0 Rd:1 ALU:5 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:-16657} Operand:4294950639 Result:4294950639 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=Execute
<nil> TRC pkg/cpu/memory.go:118 > Advancing to next stage with instruction: &{rawInstruction:93 BaseInstruction:{OpType:3 Rd:0 ALU:0 Rs:0 RMem:5 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:0} Operand:0 Result:0 RDestAux:0 DestMemAddr:4 BranchTaken:true WriteBack:true}
 Stage=Memory
<nil> TRC pkg/cpu/writeback.go:88 > Got with instruction: &{rawInstruction:93 BaseInstruction:{OpType:3 Rd:0 ALU:0 Rs:0 RMem:5 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:0} Operand:0 Result:0 RDestAux:0 DestMemAddr:4 BranchTaken:true WriteBack:true}
 Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:43 > Processing instruction: &{rawInstruction:93 BaseInstruction:{OpType:3 Rd:0 ALU:0 Rs:0 RMem:5 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:0} Operand:0 Result:0 RDestAux:0 DestMemAddr:4 BranchTaken:true WriteBack:true}
 Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:50 > Control instruction detected Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:59 > Writing to Program Counter directly from control instruction to 4
 Stage=WriteBack
<nil> TRC pkg/cpu/fetch.go:95 > Squashing instruction: <nil>
 Stage=Fetch
<nil> TRC pkg/cpu/decode.go:182 > Squashing instruction: &{rawInstruction:1049 BaseInstruction:{OpType:0 Rd:0 ALU:0 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:0} Operand:0 Result:0 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:false}
 Stage=Decode
<nil> TRC pkg/cpu/execute.go:304 > Squashing instruction: &{rawInstruction:1049 BaseInstruction:{OpType:2 Rd:1 ALU:0 Rs:0 RMem:30 CtrlFlag:0 CtrlMode:0 MemMode:2 Imm:0} Operand:0 Result:0 RDestAux:0 DestMemAddr:20 BranchTaken:false WriteBack:false}
 Stage=Execute
<nil> TRC pkg/cpu/memory.go:130 > Squashing instruction: &{rawInstruction:3203336721 BaseInstruction:{OpType:0 Rd:1 ALU:5 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:-16657} Operand:4294950639 Result:4294950639 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=Memory
<nil> TRC pkg/cpu/writeback.go:95 > Squashing instruction: &{rawInstruction:93 BaseInstruction:{OpType:3 Rd:0 ALU:0 Rs:0 RMem:5 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:0} Operand:0 Result:0 RDestAux:0 DestMemAddr:4 BranchTaken:true WriteBack:true}
 Stage=WriteBack
<nil> TRC pkg/cpu/memory.go:52 > No current instruction to process, returning early Stage=Memory
<nil> TRC pkg/cpu/execute.go:258 > No current instruction to process, returning early Stage=Execute
<nil> TRC pkg/cpu/decode.go:61 > No current instruction to process, returning early Stage=Decode
<nil> TRC pkg/cpu/fetch.go:56 > Fetched instruction: 0x00020041
 Stage=Fetch
<nil> TRC pkg/cpu/fetch.go:61 > Increasing ProgramCounter to: 5 Stage=Fetch
<nil> TRC pkg/cpu/pipeline.go:67 > canFetch: true

<nil> TRC pkg/cpu/fetch.go:83 > Advancing to next stage with instruction: 0x00020041 Stage=Fetch
<nil> TRC pkg/cpu/decode.go:170 > Advancing to next stage with instruction: <nil>
 Stage=Decode
<nil> TRC pkg/cpu/execute.go:292 > Advancing to next stage with instruction: <nil>
 Stage=Execute
<nil> TRC pkg/cpu/memory.go:118 > Advancing to next stage with instruction: <nil>
 Stage=Memory
<nil> TRC pkg/cpu/writeback.go:88 > Got with instruction: <nil>
 Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:39 > No current instruction to process, returning early Stage=WriteBack
<nil> TRC pkg/cpu/memory.go:52 > No current instruction to process, returning early Stage=Memory
<nil> TRC pkg/cpu/execute.go:258 > No current instruction to process, returning early Stage=Execute
<nil> TRC pkg/cpu/decode.go:69 > Decoded instruction: &{rawInstruction:131137 BaseInstruction:{OpType:0 Rd:4 ALU:0 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:2} Operand:0 Result:0 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:false}
 Stage=Decode
<nil> TRC pkg/cpu/decode.go:155 > Decoded filled instruction: &{rawInstruction:131137 BaseInstruction:{OpType:0 Rd:4 ALU:0 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:2} Operand:2 Result:2 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=Decode
<nil> TRC pkg/cpu/fetch.go:56 > Fetched instruction: 0x00010221
 Stage=Fetch
<nil> TRC pkg/cpu/fetch.go:61 > Increasing ProgramCounter to: 6 Stage=Fetch
<nil> TRC pkg/cpu/pipeline.go:67 > canFetch: true

<nil> TRC pkg/cpu/fetch.go:83 > Advancing to next stage with instruction: 0x00010221 Stage=Fetch
<nil> TRC pkg/cpu/decode.go:170 > Advancing to next stage with instruction: &{rawInstruction:131137 BaseInstruction:{OpType:0 Rd:4 ALU:0 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:2} Operand:2 Result:2 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=Decode
<nil> TRC pkg/cpu/execute.go:292 > Advancing to next stage with instruction: <nil>
 Stage=Execute
<nil> TRC pkg/cpu/memory.go:118 > Advancing to next stage with instruction: <nil>
 Stage=Memory
<nil> TRC pkg/cpu/writeback.go:88 > Got with instruction: <nil>
 Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:39 > No current instruction to process, returning early Stage=WriteBack
<nil> TRC pkg/cpu/memory.go:52 > No current instruction to process, returning early Stage=Memory
<nil> TRC pkg/cpu/execute.go:103 > ALURI operation result: 4 Stage=Execute
<nil> TRC pkg/cpu/decode.go:69 > Decoded instruction: &{rawInstruction:66081 BaseInstruction:{OpType:0 Rd:2 ALU:1 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:1} Operand:0 Result:0 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:false}
 Stage=Decode
<nil> TRC pkg/cpu/decode.go:155 > Decoded filled instruction: &{rawInstruction:66081 BaseInstruction:{OpType:0 Rd:2 ALU:1 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:1} Operand:1 Result:9 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=Decode
<nil> TRC pkg/cpu/fetch.go:56 > Fetched instruction: 0x00001c21
 Stage=Fetch
<nil> TRC pkg/cpu/fetch.go:61 > Increasing ProgramCounter to: 7 Stage=Fetch
<nil> TRC pkg/cpu/pipeline.go:67 > canFetch: true

<nil> TRC pkg/cpu/fetch.go:83 > Advancing to next stage with instruction: 0x00001c21 Stage=Fetch
<nil> TRC pkg/cpu/decode.go:170 > Advancing to next stage with instruction: &{rawInstruction:66081 BaseInstruction:{OpType:0 Rd:2 ALU:1 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:1} Operand:1 Result:9 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=Decode
<nil> TRC pkg/cpu/execute.go:292 > Advancing to next stage with instruction: &{rawInstruction:131137 BaseInstruction:{OpType:0 Rd:4 ALU:0 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:2} Operand:2 Result:4 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=Execute
<nil> TRC pkg/cpu/memory.go:118 > Advancing to next stage with instruction: <nil>
 Stage=Memory
<nil> TRC pkg/cpu/writeback.go:88 > Got with instruction: <nil>
 Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:39 > No current instruction to process, returning early Stage=WriteBack
<nil> TRC pkg/cpu/memory.go:56 > Current instruction is not a load/store type, skipping memory stage execution &{rawInstruction:131137 BaseInstruction:{OpType:0 Rd:4 ALU:0 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:2} Operand:2 Result:4 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=Memory
<nil> TRC pkg/cpu/execute.go:103 > ALURI operation result: 8 Stage=Execute
<nil> TRC pkg/cpu/decode.go:69 > Decoded instruction: &{rawInstruction:7201 BaseInstruction:{OpType:0 Rd:2 ALU:14 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:0} Operand:0 Result:0 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:false}
 Stage=Decode
<nil> TRC pkg/cpu/decode.go:75 > Failed to read register r2 -1 Stage=Decode
<nil> TRC pkg/cpu/fetch.go:56 > Fetched instruction: 0x0000026d
 Stage=Fetch
<nil> TRC pkg/cpu/fetch.go:61 > Increasing ProgramCounter to: 8 Stage=Fetch
<nil> TRC pkg/cpu/pipeline.go:67 > canFetch: true

<nil> TRC pkg/cpu/fetch.go:88 > Next stage cannot advance, stalling Stage=Fetch
<nil> TRC pkg/cpu/decode.go:165 > Decode is busy, cannot advance: 1 Stage=Decode
<nil> TRC pkg/cpu/execute.go:284 > previous stage Decode returned stall
 Stage=Execute
<nil> TRC pkg/cpu/execute.go:292 > Advancing to next stage with instruction: &{rawInstruction:66081 BaseInstruction:{OpType:0 Rd:2 ALU:1 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:1} Operand:1 Result:8 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=Execute
<nil> TRC pkg/cpu/memory.go:118 > Advancing to next stage with instruction: &{rawInstruction:131137 BaseInstruction:{OpType:0 Rd:4 ALU:0 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:2} Operand:2 Result:4 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=Memory
<nil> TRC pkg/cpu/writeback.go:88 > Got with instruction: &{rawInstruction:131137 BaseInstruction:{OpType:0 Rd:4 ALU:0 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:2} Operand:2 Result:4 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:43 > Processing instruction: &{rawInstruction:131137 BaseInstruction:{OpType:0 Rd:4 ALU:0 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:2} Operand:2 Result:4 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:65 > Writing back result: 4 to r4
 Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:67 > Unblocked register r4 for write back
 Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:75 > Written back to rdestaux: 0 0
 Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:79 > Write back completed for instruction: &{rawInstruction:131137 BaseInstruction:{OpType:0 Rd:4 ALU:0 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:2} Operand:2 Result:4 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=WriteBack
<nil> TRC pkg/cpu/memory.go:56 > Current instruction is not a load/store type, skipping memory stage execution &{rawInstruction:66081 BaseInstruction:{OpType:0 Rd:2 ALU:1 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:1} Operand:1 Result:8 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=Memory
<nil> TRC pkg/cpu/execute.go:258 > No current instruction to process, returning early Stage=Execute
<nil> TRC pkg/cpu/decode.go:69 > Decoded instruction: &{rawInstruction:7201 BaseInstruction:{OpType:0 Rd:2 ALU:14 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:0} Operand:0 Result:0 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:false}
 Stage=Decode
<nil> TRC pkg/cpu/decode.go:75 > Failed to read register r2 -1 Stage=Decode
<nil> TRC pkg/cpu/fetch.go:44 > Currently have an instruction &{rawInstruction:621 BaseInstruction:{OpType:0 Rd:0 ALU:0 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:0} Operand:0 Result:0 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:false}, skipping fetch Stage=Fetch
<nil> TRC pkg/cpu/pipeline.go:67 > canFetch: true

<nil> TRC pkg/cpu/fetch.go:88 > Next stage cannot advance, stalling Stage=Fetch
<nil> TRC pkg/cpu/decode.go:165 > Decode is busy, cannot advance: 1 Stage=Decode
<nil> TRC pkg/cpu/execute.go:284 > previous stage Decode returned stall
 Stage=Execute
<nil> TRC pkg/cpu/execute.go:292 > Advancing to next stage with instruction: <nil>
 Stage=Execute
<nil> TRC pkg/cpu/memory.go:118 > Advancing to next stage with instruction: &{rawInstruction:66081 BaseInstruction:{OpType:0 Rd:2 ALU:1 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:1} Operand:1 Result:8 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=Memory
<nil> TRC pkg/cpu/writeback.go:88 > Got with instruction: &{rawInstruction:66081 BaseInstruction:{OpType:0 Rd:2 ALU:1 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:1} Operand:1 Result:8 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:43 > Processing instruction: &{rawInstruction:66081 BaseInstruction:{OpType:0 Rd:2 ALU:1 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:1} Operand:1 Result:8 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:65 > Writing back result: 8 to r2
 Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:67 > Unblocked register r2 for write back
 Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:75 > Written back to rdestaux: 0 0
 Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:79 > Write back completed for instruction: &{rawInstruction:66081 BaseInstruction:{OpType:0 Rd:2 ALU:1 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:1} Operand:1 Result:8 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=WriteBack
<nil> TRC pkg/cpu/memory.go:52 > No current instruction to process, returning early Stage=Memory
<nil> TRC pkg/cpu/execute.go:258 > No current instruction to process, returning early Stage=Execute
<nil> TRC pkg/cpu/decode.go:69 > Decoded instruction: &{rawInstruction:7201 BaseInstruction:{OpType:0 Rd:2 ALU:14 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:0} Operand:0 Result:0 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:false}
 Stage=Decode
<nil> TRC pkg/cpu/decode.go:155 > Decoded filled instruction: &{rawInstruction:7201 BaseInstruction:{OpType:0 Rd:2 ALU:14 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:0} Operand:0 Result:8 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=Decode
<nil> TRC pkg/cpu/fetch.go:44 > Currently have an instruction &{rawInstruction:621 BaseInstruction:{OpType:0 Rd:0 ALU:0 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:0} Operand:0 Result:0 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:false}, skipping fetch Stage=Fetch
<nil> TRC pkg/cpu/pipeline.go:67 > canFetch: true

<nil> TRC pkg/cpu/fetch.go:83 > Advancing to next stage with instruction: 0x0000026d Stage=Fetch
<nil> TRC pkg/cpu/decode.go:170 > Advancing to next stage with instruction: &{rawInstruction:7201 BaseInstruction:{OpType:0 Rd:2 ALU:14 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:0} Operand:0 Result:8 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=Decode
<nil> TRC pkg/cpu/execute.go:292 > Advancing to next stage with instruction: <nil>
 Stage=Execute
<nil> TRC pkg/cpu/memory.go:118 > Advancing to next stage with instruction: <nil>
 Stage=Memory
<nil> TRC pkg/cpu/writeback.go:88 > Got with instruction: <nil>
 Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:39 > No current instruction to process, returning early Stage=WriteBack
<nil> TRC pkg/cpu/memory.go:52 > No current instruction to process, returning early Stage=Memory
<nil> TRC pkg/cpu/execute.go:103 > ALURI operation result: 8 Stage=Execute
<nil> TRC pkg/cpu/decode.go:69 > Decoded instruction: &{rawInstruction:621 BaseInstruction:{OpType:3 Rd:0 ALU:0 Rs:0 RMem:6 CtrlFlag:1 CtrlMode:0 MemMode:0 Imm:0} Operand:0 Result:0 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:false}
 Stage=Decode
<nil> TRC pkg/cpu/decode.go:155 > Decoded filled instruction: &{rawInstruction:621 BaseInstruction:{OpType:3 Rd:0 ALU:0 Rs:0 RMem:6 CtrlFlag:1 CtrlMode:0 MemMode:0 Imm:0} Operand:0 Result:0 RDestAux:0 DestMemAddr:9 BranchTaken:false WriteBack:true}
 Stage=Decode
<nil> TRC pkg/cpu/fetch.go:56 > Fetched instruction: 0x0000005d
 Stage=Fetch
<nil> TRC pkg/cpu/fetch.go:61 > Increasing ProgramCounter to: 9 Stage=Fetch
<nil> TRC pkg/cpu/pipeline.go:67 > canFetch: true

<nil> TRC pkg/cpu/fetch.go:83 > Advancing to next stage with instruction: 0x0000005d Stage=Fetch
<nil> TRC pkg/cpu/decode.go:170 > Advancing to next stage with instruction: &{rawInstruction:621 BaseInstruction:{OpType:3 Rd:0 ALU:0 Rs:0 RMem:6 CtrlFlag:1 CtrlMode:0 MemMode:0 Imm:0} Operand:0 Result:0 RDestAux:0 DestMemAddr:9 BranchTaken:false WriteBack:true}
 Stage=Decode
<nil> TRC pkg/cpu/execute.go:292 > Advancing to next stage with instruction: &{rawInstruction:7201 BaseInstruction:{OpType:0 Rd:2 ALU:14 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:0} Operand:0 Result:8 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:false}
 Stage=Execute
<nil> TRC pkg/cpu/memory.go:118 > Advancing to next stage with instruction: <nil>
 Stage=Memory
<nil> TRC pkg/cpu/writeback.go:88 > Got with instruction: <nil>
 Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:39 > No current instruction to process, returning early Stage=WriteBack
<nil> TRC pkg/cpu/memory.go:56 > Current instruction is not a load/store type, skipping memory stage execution &{rawInstruction:7201 BaseInstruction:{OpType:0 Rd:2 ALU:14 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:0} Operand:0 Result:8 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:false}
 Stage=Memory
<nil> TRC pkg/cpu/execute.go:168 > calculated memory address: 9 Stage=Execute
<nil> TRC pkg/cpu/decode.go:69 > Decoded instruction: &{rawInstruction:93 BaseInstruction:{OpType:3 Rd:0 ALU:0 Rs:0 RMem:5 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:0} Operand:0 Result:0 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:false}
 Stage=Decode
<nil> TRC pkg/cpu/decode.go:155 > Decoded filled instruction: &{rawInstruction:93 BaseInstruction:{OpType:3 Rd:0 ALU:0 Rs:0 RMem:5 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:0} Operand:0 Result:0 RDestAux:0 DestMemAddr:4 BranchTaken:false WriteBack:true}
 Stage=Decode
<nil> TRC pkg/cpu/fetch.go:56 > Fetched instruction: 0xbeef0a11
 Stage=Fetch
<nil> TRC pkg/cpu/fetch.go:61 > Increasing ProgramCounter to: 10 Stage=Fetch
<nil> TRC pkg/cpu/pipeline.go:67 > canFetch: true

<nil> TRC pkg/cpu/fetch.go:83 > Advancing to next stage with instruction: 0xbeef0a11 Stage=Fetch
<nil> TRC pkg/cpu/decode.go:170 > Advancing to next stage with instruction: &{rawInstruction:93 BaseInstruction:{OpType:3 Rd:0 ALU:0 Rs:0 RMem:5 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:0} Operand:0 Result:0 RDestAux:0 DestMemAddr:4 BranchTaken:false WriteBack:true}
 Stage=Decode
<nil> TRC pkg/cpu/execute.go:292 > Advancing to next stage with instruction: &{rawInstruction:621 BaseInstruction:{OpType:3 Rd:0 ALU:0 Rs:0 RMem:6 CtrlFlag:1 CtrlMode:0 MemMode:0 Imm:0} Operand:0 Result:0 RDestAux:0 DestMemAddr:9 BranchTaken:false WriteBack:true}
 Stage=Execute
<nil> TRC pkg/cpu/memory.go:118 > Advancing to next stage with instruction: &{rawInstruction:7201 BaseInstruction:{OpType:0 Rd:2 ALU:14 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:0} Operand:0 Result:8 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:false}
 Stage=Memory
<nil> TRC pkg/cpu/writeback.go:88 > Got with instruction: &{rawInstruction:7201 BaseInstruction:{OpType:0 Rd:2 ALU:14 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:0} Operand:0 Result:8 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:false}
 Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:43 > Processing instruction: &{rawInstruction:7201 BaseInstruction:{OpType:0 Rd:2 ALU:14 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:0} Operand:0 Result:8 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:false}
 Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:77 > No write-back required for this instruction Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:79 > Write back completed for instruction: &{rawInstruction:7201 BaseInstruction:{OpType:0 Rd:2 ALU:14 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:0} Operand:0 Result:8 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:false}
 Stage=WriteBack
<nil> TRC pkg/cpu/memory.go:56 > Current instruction is not a load/store type, skipping memory stage execution &{rawInstruction:621 BaseInstruction:{OpType:3 Rd:0 ALU:0 Rs:0 RMem:6 CtrlFlag:1 CtrlMode:0 MemMode:0 Imm:0} Operand:0 Result:0 RDestAux:0 DestMemAddr:9 BranchTaken:false WriteBack:true}
 Stage=Memory
<nil> TRC pkg/cpu/execute.go:168 > calculated memory address: 4 Stage=Execute
<nil> TRC pkg/cpu/decode.go:69 > Decoded instruction: &{rawInstruction:3203336721 BaseInstruction:{OpType:0 Rd:1 ALU:5 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:-16657} Operand:0 Result:0 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:false}
 Stage=Decode
<nil> TRC pkg/cpu/decode.go:155 > Decoded filled instruction: &{rawInstruction:3203336721 BaseInstruction:{OpType:0 Rd:1 ALU:5 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:-16657} Operand:4294950639 Result:0 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=Decode
<nil> TRC pkg/cpu/fetch.go:56 > Fetched instruction: 0x00000419
 Stage=Fetch
<nil> TRC pkg/cpu/fetch.go:61 > Increasing ProgramCounter to: 11 Stage=Fetch
<nil> TRC pkg/cpu/pipeline.go:67 > canFetch: true

<nil> TRC pkg/cpu/fetch.go:83 > Advancing to next stage with instruction: 0x00000419 Stage=Fetch
<nil> TRC pkg/cpu/decode.go:170 > Advancing to next stage with instruction: &{rawInstruction:3203336721 BaseInstruction:{OpType:0 Rd:1 ALU:5 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:-16657} Operand:4294950639 Result:0 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=Decode
<nil> TRC pkg/cpu/execute.go:292 > Advancing to next stage with instruction: &{rawInstruction:93 BaseInstruction:{OpType:3 Rd:0 ALU:0 Rs:0 RMem:5 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:0} Operand:0 Result:0 RDestAux:0 DestMemAddr:4 BranchTaken:true WriteBack:true}
 Stage=Execute
<nil> TRC pkg/cpu/memory.go:118 > Advancing to next stage with instruction: &{rawInstruction:621 BaseInstruction:{OpType:3 Rd:0 ALU:0 Rs:0 RMem:6 CtrlFlag:1 CtrlMode:0 MemMode:0 Imm:0} Operand:0 Result:0 RDestAux:0 DestMemAddr:9 BranchTaken:false WriteBack:true}
 Stage=Memory
<nil> TRC pkg/cpu/writeback.go:88 > Got with instruction: &{rawInstruction:621 BaseInstruction:{OpType:3 Rd:0 ALU:0 Rs:0 RMem:6 CtrlFlag:1 CtrlMode:0 MemMode:0 Imm:0} Operand:0 Result:0 RDestAux:0 DestMemAddr:9 BranchTaken:false WriteBack:true}
 Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:43 > Processing instruction: &{rawInstruction:621 BaseInstruction:{OpType:3 Rd:0 ALU:0 Rs:0 RMem:6 CtrlFlag:1 CtrlMode:0 MemMode:0 Imm:0} Operand:0 Result:0 RDestAux:0 DestMemAddr:9 BranchTaken:false WriteBack:true}
 Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:50 > Control instruction detected Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:52 > Branch not taken, no write back to Program Counter required Stage=WriteBack
<nil> TRC pkg/cpu/memory.go:56 > Current instruction is not a load/store type, skipping memory stage execution &{rawInstruction:93 BaseInstruction:{OpType:3 Rd:0 ALU:0 Rs:0 RMem:5 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:0} Operand:0 Result:0 RDestAux:0 DestMemAddr:4 BranchTaken:true WriteBack:true}
 Stage=Memory
<nil> TRC pkg/cpu/execute.go:103 > ALURI operation result: 4294950639 Stage=Execute
<nil> TRC pkg/cpu/decode.go:69 > Decoded instruction: &{rawInstruction:1049 BaseInstruction:{OpType:2 Rd:1 ALU:0 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:2 Imm:0} Operand:0 Result:0 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:false}
 Stage=Decode
<nil> TRC pkg/cpu/decode.go:155 > Decoded filled instruction: &{rawInstruction:1049 BaseInstruction:{OpType:2 Rd:1 ALU:0 Rs:0 RMem:30 CtrlFlag:0 CtrlMode:0 MemMode:2 Imm:0} Operand:0 Result:0 RDestAux:0 DestMemAddr:20 BranchTaken:false WriteBack:false}
 Stage=Decode
<nil> TRC pkg/cpu/fetch.go:56 > Fetched instruction: 0x00000419
 Stage=Fetch
<nil> TRC pkg/cpu/fetch.go:61 > Increasing ProgramCounter to: 12 Stage=Fetch
<nil> TRC pkg/cpu/pipeline.go:67 > canFetch: true

<nil> TRC pkg/cpu/fetch.go:83 > Advancing to next stage with instruction: 0x00000419 Stage=Fetch
<nil> TRC pkg/cpu/decode.go:170 > Advancing to next stage with instruction: &{rawInstruction:1049 BaseInstruction:{OpType:2 Rd:1 ALU:0 Rs:0 RMem:30 CtrlFlag:0 CtrlMode:0 MemMode:2 Imm:0} Operand:0 Result:0 RDestAux:0 DestMemAddr:20 BranchTaken:false WriteBack:false}
 Stage=Decode
<nil> TRC pkg/cpu/execute.go:292 > Advancing to next stage with instruction: &{rawInstruction:3203336721 BaseInstruction:{OpType:0 Rd:1 ALU:5 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:-16657} Operand:4294950639 Result:4294950639 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=Execute
<nil> TRC pkg/cpu/memory.go:118 > Advancing to next stage with instruction: &{rawInstruction:93 BaseInstruction:{OpType:3 Rd:0 ALU:0 Rs:0 RMem:5 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:0} Operand:0 Result:0 RDestAux:0 DestMemAddr:4 BranchTaken:true WriteBack:true}
 Stage=Memory
<nil> TRC pkg/cpu/writeback.go:88 > Got with instruction: &{rawInstruction:93 BaseInstruction:{OpType:3 Rd:0 ALU:0 Rs:0 RMem:5 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:0} Operand:0 Result:0 RDestAux:0 DestMemAddr:4 BranchTaken:true WriteBack:true}
 Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:43 > Processing instruction: &{rawInstruction:93 BaseInstruction:{OpType:3 Rd:0 ALU:0 Rs:0 RMem:5 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:0} Operand:0 Result:0 RDestAux:0 DestMemAddr:4 BranchTaken:true WriteBack:true}
 Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:50 > Control instruction detected Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:59 > Writing to Program Counter directly from control instruction to 4
 Stage=WriteBack
<nil> TRC pkg/cpu/fetch.go:95 > Squashing instruction: <nil>
 Stage=Fetch
<nil> TRC pkg/cpu/decode.go:182 > Squashing instruction: &{rawInstruction:1049 BaseInstruction:{OpType:0 Rd:0 ALU:0 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:0} Operand:0 Result:0 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:false}
 Stage=Decode
<nil> TRC pkg/cpu/execute.go:304 > Squashing instruction: &{rawInstruction:1049 BaseInstruction:{OpType:2 Rd:1 ALU:0 Rs:0 RMem:30 CtrlFlag:0 CtrlMode:0 MemMode:2 Imm:0} Operand:0 Result:0 RDestAux:0 DestMemAddr:20 BranchTaken:false WriteBack:false}
 Stage=Execute
<nil> TRC pkg/cpu/memory.go:130 > Squashing instruction: &{rawInstruction:3203336721 BaseInstruction:{OpType:0 Rd:1 ALU:5 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:-16657} Operand:4294950639 Result:4294950639 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=Memory
<nil> TRC pkg/cpu/writeback.go:95 > Squashing instruction: &{rawInstruction:93 BaseInstruction:{OpType:3 Rd:0 ALU:0 Rs:0 RMem:5 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:0} Operand:0 Result:0 RDestAux:0 DestMemAddr:4 BranchTaken:true WriteBack:true}
 Stage=WriteBack
<nil> TRC pkg/cpu/memory.go:52 > No current instruction to process, returning early Stage=Memory
<nil> TRC pkg/cpu/execute.go:258 > No current instruction to process, returning early Stage=Execute
<nil> TRC pkg/cpu/decode.go:61 > No current instruction to process, returning early Stage=Decode
<nil> TRC pkg/cpu/fetch.go:56 > Fetched instruction: 0x00020041
 Stage=Fetch
<nil> TRC pkg/cpu/fetch.go:61 > Increasing ProgramCounter to: 5 Stage=Fetch
<nil> TRC pkg/cpu/pipeline.go:67 > canFetch: true

<nil> TRC pkg/cpu/fetch.go:83 > Advancing to next stage with instruction: 0x00020041 Stage=Fetch
<nil> TRC pkg/cpu/decode.go:170 > Advancing to next stage with instruction: <nil>
 Stage=Decode
<nil> TRC pkg/cpu/execute.go:292 > Advancing to next stage with instruction: <nil>
 Stage=Execute
<nil> TRC pkg/cpu/memory.go:118 > Advancing to next stage with instruction: <nil>
 Stage=Memory
<nil> TRC pkg/cpu/writeback.go:88 > Got with instruction: <nil>
 Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:39 > No current instruction to process, returning early Stage=WriteBack
<nil> TRC pkg/cpu/memory.go:52 > No current instruction to process, returning early Stage=Memory
<nil> TRC pkg/cpu/execute.go:258 > No current instruction to process, returning early Stage=Execute
<nil> TRC pkg/cpu/decode.go:69 > Decoded instruction: &{rawInstruction:131137 BaseInstruction:{OpType:0 Rd:4 ALU:0 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:2} Operand:0 Result:0 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:false}
 Stage=Decode
<nil> TRC pkg/cpu/decode.go:155 > Decoded filled instruction: &{rawInstruction:131137 BaseInstruction:{OpType:0 Rd:4 ALU:0 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:2} Operand:2 Result:4 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=Decode
<nil> TRC pkg/cpu/fetch.go:56 > Fetched instruction: 0x00010221
 Stage=Fetch
<nil> TRC pkg/cpu/fetch.go:61 > Increasing ProgramCounter to: 6 Stage=Fetch
<nil> TRC pkg/cpu/pipeline.go:67 > canFetch: true

<nil> TRC pkg/cpu/fetch.go:83 > Advancing to next stage with instruction: 0x00010221 Stage=Fetch
<nil> TRC pkg/cpu/decode.go:170 > Advancing to next stage with instruction: &{rawInstruction:131137 BaseInstruction:{OpType:0 Rd:4 ALU:0 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:2} Operand:2 Result:4 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=Decode
<nil> TRC pkg/cpu/execute.go:292 > Advancing to next stage with instruction: <nil>
 Stage=Execute
<nil> TRC pkg/cpu/memory.go:118 > Advancing to next stage with instruction: <nil>
 Stage=Memory
<nil> TRC pkg/cpu/writeback.go:88 > Got with instruction: <nil>
 Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:39 > No current instruction to process, returning early Stage=WriteBack
<nil> TRC pkg/cpu/memory.go:52 > No current instruction to process, returning early Stage=Memory
<nil> TRC pkg/cpu/execute.go:103 > ALURI operation result: 6 Stage=Execute
<nil> TRC pkg/cpu/decode.go:69 > Decoded instruction: &{rawInstruction:66081 BaseInstruction:{OpType:0 Rd:2 ALU:1 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:1} Operand:0 Result:0 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:false}
 Stage=Decode
<nil> TRC pkg/cpu/decode.go:155 > Decoded filled instruction: &{rawInstruction:66081 BaseInstruction:{OpType:0 Rd:2 ALU:1 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:1} Operand:1 Result:8 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=Decode
<nil> TRC pkg/cpu/fetch.go:56 > Fetched instruction: 0x00001c21
 Stage=Fetch
<nil> TRC pkg/cpu/fetch.go:61 > Increasing ProgramCounter to: 7 Stage=Fetch
<nil> TRC pkg/cpu/pipeline.go:67 > canFetch: true

<nil> TRC pkg/cpu/fetch.go:83 > Advancing to next stage with instruction: 0x00001c21 Stage=Fetch
<nil> TRC pkg/cpu/decode.go:170 > Advancing to next stage with instruction: &{rawInstruction:66081 BaseInstruction:{OpType:0 Rd:2 ALU:1 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:1} Operand:1 Result:8 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=Decode
<nil> TRC pkg/cpu/execute.go:292 > Advancing to next stage with instruction: &{rawInstruction:131137 BaseInstruction:{OpType:0 Rd:4 ALU:0 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:2} Operand:2 Result:6 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=Execute
<nil> TRC pkg/cpu/memory.go:118 > Advancing to next stage with instruction: <nil>
 Stage=Memory
<nil> TRC pkg/cpu/writeback.go:88 > Got with instruction: <nil>
 Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:39 > No current instruction to process, returning early Stage=WriteBack
<nil> TRC pkg/cpu/memory.go:56 > Current instruction is not a load/store type, skipping memory stage execution &{rawInstruction:131137 BaseInstruction:{OpType:0 Rd:4 ALU:0 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:2} Operand:2 Result:6 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=Memory
<nil> TRC pkg/cpu/execute.go:103 > ALURI operation result: 7 Stage=Execute
<nil> TRC pkg/cpu/decode.go:69 > Decoded instruction: &{rawInstruction:7201 BaseInstruction:{OpType:0 Rd:2 ALU:14 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:0} Operand:0 Result:0 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:false}
 Stage=Decode
<nil> TRC pkg/cpu/decode.go:75 > Failed to read register r2 -1 Stage=Decode
<nil> TRC pkg/cpu/fetch.go:56 > Fetched instruction: 0x0000026d
 Stage=Fetch
<nil> TRC pkg/cpu/fetch.go:61 > Increasing ProgramCounter to: 8 Stage=Fetch
<nil> TRC pkg/cpu/pipeline.go:67 > canFetch: true

<nil> TRC pkg/cpu/fetch.go:88 > Next stage cannot advance, stalling Stage=Fetch
<nil> TRC pkg/cpu/decode.go:165 > Decode is busy, cannot advance: 1 Stage=Decode
<nil> TRC pkg/cpu/execute.go:284 > previous stage Decode returned stall
 Stage=Execute
<nil> TRC pkg/cpu/execute.go:292 > Advancing to next stage with instruction: &{rawInstruction:66081 BaseInstruction:{OpType:0 Rd:2 ALU:1 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:1} Operand:1 Result:7 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=Execute
<nil> TRC pkg/cpu/memory.go:118 > Advancing to next stage with instruction: &{rawInstruction:131137 BaseInstruction:{OpType:0 Rd:4 ALU:0 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:2} Operand:2 Result:6 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=Memory
<nil> TRC pkg/cpu/writeback.go:88 > Got with instruction: &{rawInstruction:131137 BaseInstruction:{OpType:0 Rd:4 ALU:0 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:2} Operand:2 Result:6 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:43 > Processing instruction: &{rawInstruction:131137 BaseInstruction:{OpType:0 Rd:4 ALU:0 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:2} Operand:2 Result:6 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:65 > Writing back result: 6 to r4
 Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:67 > Unblocked register r4 for write back
 Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:75 > Written back to rdestaux: 0 0
 Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:79 > Write back completed for instruction: &{rawInstruction:131137 BaseInstruction:{OpType:0 Rd:4 ALU:0 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:2} Operand:2 Result:6 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=WriteBack
<nil> TRC pkg/cpu/memory.go:56 > Current instruction is not a load/store type, skipping memory stage execution &{rawInstruction:66081 BaseInstruction:{OpType:0 Rd:2 ALU:1 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:1} Operand:1 Result:7 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=Memory
<nil> TRC pkg/cpu/execute.go:258 > No current instruction to process, returning early Stage=Execute
<nil> TRC pkg/cpu/decode.go:69 > Decoded instruction: &{rawInstruction:7201 BaseInstruction:{OpType:0 Rd:2 ALU:14 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:0} Operand:0 Result:0 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:false}
 Stage=Decode
<nil> TRC pkg/cpu/decode.go:75 > Failed to read register r2 -1 Stage=Decode
<nil> TRC pkg/cpu/fetch.go:44 > Currently have an instruction &{rawInstruction:621 BaseInstruction:{OpType:0 Rd:0 ALU:0 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:0} Operand:0 Result:0 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:false}, skipping fetch Stage=Fetch
<nil> TRC pkg/cpu/pipeline.go:67 > canFetch: true

<nil> TRC pkg/cpu/fetch.go:88 > Next stage cannot advance, stalling Stage=Fetch
<nil> TRC pkg/cpu/decode.go:165 > Decode is busy, cannot advance: 1 Stage=Decode
<nil> TRC pkg/cpu/execute.go:284 > previous stage Decode returned stall
 Stage=Execute
<nil> TRC pkg/cpu/execute.go:292 > Advancing to next stage with instruction: <nil>
 Stage=Execute
<nil> TRC pkg/cpu/memory.go:118 > Advancing to next stage with instruction: &{rawInstruction:66081 BaseInstruction:{OpType:0 Rd:2 ALU:1 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:1} Operand:1 Result:7 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=Memory
<nil> TRC pkg/cpu/writeback.go:88 > Got with instruction: &{rawInstruction:66081 BaseInstruction:{OpType:0 Rd:2 ALU:1 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:1} Operand:1 Result:7 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:43 > Processing instruction: &{rawInstruction:66081 BaseInstruction:{OpType:0 Rd:2 ALU:1 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:1} Operand:1 Result:7 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:65 > Writing back result: 7 to r2
 Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:67 > Unblocked register r2 for write back
 Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:75 > Written back to rdestaux: 0 0
 Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:79 > Write back completed for instruction: &{rawInstruction:66081 BaseInstruction:{OpType:0 Rd:2 ALU:1 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:1} Operand:1 Result:7 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=WriteBack
<nil> TRC pkg/cpu/memory.go:52 > No current instruction to process, returning early Stage=Memory
<nil> TRC pkg/cpu/execute.go:258 > No current instruction to process, returning early Stage=Execute
<nil> TRC pkg/cpu/decode.go:69 > Decoded instruction: &{rawInstruction:7201 BaseInstruction:{OpType:0 Rd:2 ALU:14 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:0} Operand:0 Result:0 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:false}
 Stage=Decode
<nil> TRC pkg/cpu/decode.go:155 > Decoded filled instruction: &{rawInstruction:7201 BaseInstruction:{OpType:0 Rd:2 ALU:14 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:0} Operand:0 Result:7 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=Decode
<nil> TRC pkg/cpu/fetch.go:44 > Currently have an instruction &{rawInstruction:621 BaseInstruction:{OpType:0 Rd:0 ALU:0 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:0} Operand:0 Result:0 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:false}, skipping fetch Stage=Fetch
<nil> TRC pkg/cpu/pipeline.go:67 > canFetch: true

<nil> TRC pkg/cpu/fetch.go:83 > Advancing to next stage with instruction: 0x0000026d Stage=Fetch
<nil> TRC pkg/cpu/decode.go:170 > Advancing to next stage with instruction: &{rawInstruction:7201 BaseInstruction:{OpType:0 Rd:2 ALU:14 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:0} Operand:0 Result:7 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=Decode
<nil> TRC pkg/cpu/execute.go:292 > Advancing to next stage with instruction: <nil>
 Stage=Execute
<nil> TRC pkg/cpu/memory.go:118 > Advancing to next stage with instruction: <nil>
 Stage=Memory
<nil> TRC pkg/cpu/writeback.go:88 > Got with instruction: <nil>
 Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:39 > No current instruction to process, returning early Stage=WriteBack
<nil> TRC pkg/cpu/memory.go:52 > No current instruction to process, returning early Stage=Memory
<nil> TRC pkg/cpu/execute.go:103 > ALURI operation result: 7 Stage=Execute
<nil> TRC pkg/cpu/decode.go:69 > Decoded instruction: &{rawInstruction:621 BaseInstruction:{OpType:3 Rd:0 ALU:0 Rs:0 RMem:6 CtrlFlag:1 CtrlMode:0 MemMode:0 Imm:0} Operand:0 Result:0 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:false}
 Stage=Decode
<nil> TRC pkg/cpu/decode.go:155 > Decoded filled instruction: &{rawInstruction:621 BaseInstruction:{OpType:3 Rd:0 ALU:0 Rs:0 RMem:6 CtrlFlag:1 CtrlMode:0 MemMode:0 Imm:0} Operand:0 Result:0 RDestAux:0 DestMemAddr:9 BranchTaken:false WriteBack:true}
 Stage=Decode
<nil> TRC pkg/cpu/fetch.go:56 > Fetched instruction: 0x0000005d
 Stage=Fetch
<nil> TRC pkg/cpu/fetch.go:61 > Increasing ProgramCounter to: 9 Stage=Fetch
<nil> TRC pkg/cpu/pipeline.go:67 > canFetch: true

<nil> TRC pkg/cpu/fetch.go:83 > Advancing to next stage with instruction: 0x0000005d Stage=Fetch
<nil> TRC pkg/cpu/decode.go:170 > Advancing to next stage with instruction: &{rawInstruction:621 BaseInstruction:{OpType:3 Rd:0 ALU:0 Rs:0 RMem:6 CtrlFlag:1 CtrlMode:0 MemMode:0 Imm:0} Operand:0 Result:0 RDestAux:0 DestMemAddr:9 BranchTaken:false WriteBack:true}
 Stage=Decode
<nil> TRC pkg/cpu/execute.go:292 > Advancing to next stage with instruction: &{rawInstruction:7201 BaseInstruction:{OpType:0 Rd:2 ALU:14 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:0} Operand:0 Result:7 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:false}
 Stage=Execute
<nil> TRC pkg/cpu/memory.go:118 > Advancing to next stage with instruction: <nil>
 Stage=Memory
<nil> TRC pkg/cpu/writeback.go:88 > Got with instruction: <nil>
 Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:39 > No current instruction to process, returning early Stage=WriteBack
<nil> TRC pkg/cpu/memory.go:56 > Current instruction is not a load/store type, skipping memory stage execution &{rawInstruction:7201 BaseInstruction:{OpType:0 Rd:2 ALU:14 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:0} Operand:0 Result:7 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:false}
 Stage=Memory
<nil> TRC pkg/cpu/execute.go:168 > calculated memory address: 9 Stage=Execute
<nil> TRC pkg/cpu/decode.go:69 > Decoded instruction: &{rawInstruction:93 BaseInstruction:{OpType:3 Rd:0 ALU:0 Rs:0 RMem:5 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:0} Operand:0 Result:0 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:false}
 Stage=Decode
<nil> TRC pkg/cpu/decode.go:155 > Decoded filled instruction: &{rawInstruction:93 BaseInstruction:{OpType:3 Rd:0 ALU:0 Rs:0 RMem:5 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:0} Operand:0 Result:0 RDestAux:0 DestMemAddr:4 BranchTaken:false WriteBack:true}
 Stage=Decode
<nil> TRC pkg/cpu/fetch.go:56 > Fetched instruction: 0xbeef0a11
 Stage=Fetch
<nil> TRC pkg/cpu/fetch.go:61 > Increasing ProgramCounter to: 10 Stage=Fetch
<nil> TRC pkg/cpu/pipeline.go:67 > canFetch: true

<nil> TRC pkg/cpu/fetch.go:83 > Advancing to next stage with instruction: 0xbeef0a11 Stage=Fetch
<nil> TRC pkg/cpu/decode.go:170 > Advancing to next stage with instruction: &{rawInstruction:93 BaseInstruction:{OpType:3 Rd:0 ALU:0 Rs:0 RMem:5 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:0} Operand:0 Result:0 RDestAux:0 DestMemAddr:4 BranchTaken:false WriteBack:true}
 Stage=Decode
<nil> TRC pkg/cpu/execute.go:292 > Advancing to next stage with instruction: &{rawInstruction:621 BaseInstruction:{OpType:3 Rd:0 ALU:0 Rs:0 RMem:6 CtrlFlag:1 CtrlMode:0 MemMode:0 Imm:0} Operand:0 Result:0 RDestAux:0 DestMemAddr:9 BranchTaken:false WriteBack:true}
 Stage=Execute
<nil> TRC pkg/cpu/memory.go:118 > Advancing to next stage with instruction: &{rawInstruction:7201 BaseInstruction:{OpType:0 Rd:2 ALU:14 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:0} Operand:0 Result:7 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:false}
 Stage=Memory
<nil> TRC pkg/cpu/writeback.go:88 > Got with instruction: &{rawInstruction:7201 BaseInstruction:{OpType:0 Rd:2 ALU:14 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:0} Operand:0 Result:7 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:false}
 Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:43 > Processing instruction: &{rawInstruction:7201 BaseInstruction:{OpType:0 Rd:2 ALU:14 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:0} Operand:0 Result:7 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:false}
 Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:77 > No write-back required for this instruction Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:79 > Write back completed for instruction: &{rawInstruction:7201 BaseInstruction:{OpType:0 Rd:2 ALU:14 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:0} Operand:0 Result:7 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:false}
 Stage=WriteBack
<nil> TRC pkg/cpu/memory.go:56 > Current instruction is not a load/store type, skipping memory stage execution &{rawInstruction:621 BaseInstruction:{OpType:3 Rd:0 ALU:0 Rs:0 RMem:6 CtrlFlag:1 CtrlMode:0 MemMode:0 Imm:0} Operand:0 Result:0 RDestAux:0 DestMemAddr:9 BranchTaken:false WriteBack:true}
 Stage=Memory
<nil> TRC pkg/cpu/execute.go:168 > calculated memory address: 4 Stage=Execute
<nil> TRC pkg/cpu/decode.go:69 > Decoded instruction: &{rawInstruction:3203336721 BaseInstruction:{OpType:0 Rd:1 ALU:5 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:-16657} Operand:0 Result:0 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:false}
 Stage=Decode
<nil> TRC pkg/cpu/decode.go:155 > Decoded filled instruction: &{rawInstruction:3203336721 BaseInstruction:{OpType:0 Rd:1 ALU:5 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:-16657} Operand:4294950639 Result:0 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=Decode
<nil> TRC pkg/cpu/fetch.go:56 > Fetched instruction: 0x00000419
 Stage=Fetch
<nil> TRC pkg/cpu/fetch.go:61 > Increasing ProgramCounter to: 11 Stage=Fetch
<nil> TRC pkg/cpu/pipeline.go:67 > canFetch: true

<nil> TRC pkg/cpu/fetch.go:83 > Advancing to next stage with instruction: 0x00000419 Stage=Fetch
<nil> TRC pkg/cpu/decode.go:170 > Advancing to next stage with instruction: &{rawInstruction:3203336721 BaseInstruction:{OpType:0 Rd:1 ALU:5 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:-16657} Operand:4294950639 Result:0 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=Decode
<nil> TRC pkg/cpu/execute.go:292 > Advancing to next stage with instruction: &{rawInstruction:93 BaseInstruction:{OpType:3 Rd:0 ALU:0 Rs:0 RMem:5 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:0} Operand:0 Result:0 RDestAux:0 DestMemAddr:4 BranchTaken:true WriteBack:true}
 Stage=Execute
<nil> TRC pkg/cpu/memory.go:118 > Advancing to next stage with instruction: &{rawInstruction:621 BaseInstruction:{OpType:3 Rd:0 ALU:0 Rs:0 RMem:6 CtrlFlag:1 CtrlMode:0 MemMode:0 Imm:0} Operand:0 Result:0 RDestAux:0 DestMemAddr:9 BranchTaken:false WriteBack:true}
 Stage=Memory
<nil> TRC pkg/cpu/writeback.go:88 > Got with instruction: &{rawInstruction:621 BaseInstruction:{OpType:3 Rd:0 ALU:0 Rs:0 RMem:6 CtrlFlag:1 CtrlMode:0 MemMode:0 Imm:0} Operand:0 Result:0 RDestAux:0 DestMemAddr:9 BranchTaken:false WriteBack:true}
 Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:43 > Processing instruction: &{rawInstruction:621 BaseInstruction:{OpType:3 Rd:0 ALU:0 Rs:0 RMem:6 CtrlFlag:1 CtrlMode:0 MemMode:0 Imm:0} Operand:0 Result:0 RDestAux:0 DestMemAddr:9 BranchTaken:false WriteBack:true}
 Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:50 > Control instruction detected Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:52 > Branch not taken, no write back to Program Counter required Stage=WriteBack
<nil> TRC pkg/cpu/memory.go:56 > Current instruction is not a load/store type, skipping memory stage execution &{rawInstruction:93 BaseInstruction:{OpType:3 Rd:0 ALU:0 Rs:0 RMem:5 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:0} Operand:0 Result:0 RDestAux:0 DestMemAddr:4 BranchTaken:true WriteBack:true}
 Stage=Memory
<nil> TRC pkg/cpu/execute.go:103 > ALURI operation result: 4294950639 Stage=Execute
<nil> TRC pkg/cpu/decode.go:69 > Decoded instruction: &{rawInstruction:1049 BaseInstruction:{OpType:2 Rd:1 ALU:0 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:2 Imm:0} Operand:0 Result:0 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:false}
 Stage=Decode
<nil> TRC pkg/cpu/decode.go:155 > Decoded filled instruction: &{rawInstruction:1049 BaseInstruction:{OpType:2 Rd:1 ALU:0 Rs:0 RMem:30 CtrlFlag:0 CtrlMode:0 MemMode:2 Imm:0} Operand:0 Result:0 RDestAux:0 DestMemAddr:20 BranchTaken:false WriteBack:false}
 Stage=Decode
<nil> TRC pkg/cpu/fetch.go:56 > Fetched instruction: 0x00000419
 Stage=Fetch
<nil> TRC pkg/cpu/fetch.go:61 > Increasing ProgramCounter to: 12 Stage=Fetch
<nil> TRC pkg/cpu/pipeline.go:67 > canFetch: true

<nil> TRC pkg/cpu/fetch.go:83 > Advancing to next stage with instruction: 0x00000419 Stage=Fetch
<nil> TRC pkg/cpu/decode.go:170 > Advancing to next stage with instruction: &{rawInstruction:1049 BaseInstruction:{OpType:2 Rd:1 ALU:0 Rs:0 RMem:30 CtrlFlag:0 CtrlMode:0 MemMode:2 Imm:0} Operand:0 Result:0 RDestAux:0 DestMemAddr:20 BranchTaken:false WriteBack:false}
 Stage=Decode
<nil> TRC pkg/cpu/execute.go:292 > Advancing to next stage with instruction: &{rawInstruction:3203336721 BaseInstruction:{OpType:0 Rd:1 ALU:5 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:-16657} Operand:4294950639 Result:4294950639 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=Execute
<nil> TRC pkg/cpu/memory.go:118 > Advancing to next stage with instruction: &{rawInstruction:93 BaseInstruction:{OpType:3 Rd:0 ALU:0 Rs:0 RMem:5 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:0} Operand:0 Result:0 RDestAux:0 DestMemAddr:4 BranchTaken:true WriteBack:true}
 Stage=Memory
<nil> TRC pkg/cpu/writeback.go:88 > Got with instruction: &{rawInstruction:93 BaseInstruction:{OpType:3 Rd:0 ALU:0 Rs:0 RMem:5 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:0} Operand:0 Result:0 RDestAux:0 DestMemAddr:4 BranchTaken:true WriteBack:true}
 Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:43 > Processing instruction: &{rawInstruction:93 BaseInstruction:{OpType:3 Rd:0 ALU:0 Rs:0 RMem:5 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:0} Operand:0 Result:0 RDestAux:0 DestMemAddr:4 BranchTaken:true WriteBack:true}
 Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:50 > Control instruction detected Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:59 > Writing to Program Counter directly from control instruction to 4
 Stage=WriteBack
<nil> TRC pkg/cpu/fetch.go:95 > Squashing instruction: <nil>
 Stage=Fetch
<nil> TRC pkg/cpu/decode.go:182 > Squashing instruction: &{rawInstruction:1049 BaseInstruction:{OpType:0 Rd:0 ALU:0 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:0} Operand:0 Result:0 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:false}
 Stage=Decode
<nil> TRC pkg/cpu/execute.go:304 > Squashing instruction: &{rawInstruction:1049 BaseInstruction:{OpType:2 Rd:1 ALU:0 Rs:0 RMem:30 CtrlFlag:0 CtrlMode:0 MemMode:2 Imm:0} Operand:0 Result:0 RDestAux:0 DestMemAddr:20 BranchTaken:false WriteBack:false}
 Stage=Execute
<nil> TRC pkg/cpu/memory.go:130 > Squashing instruction: &{rawInstruction:3203336721 BaseInstruction:{OpType:0 Rd:1 ALU:5 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:-16657} Operand:4294950639 Result:4294950639 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=Memory
<nil> TRC pkg/cpu/writeback.go:95 > Squashing instruction: &{rawInstruction:93 BaseInstruction:{OpType:3 Rd:0 ALU:0 Rs:0 RMem:5 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:0} Operand:0 Result:0 RDestAux:0 DestMemAddr:4 BranchTaken:true WriteBack:true}
 Stage=WriteBack
<nil> TRC pkg/cpu/memory.go:52 > No current instruction to process, returning early Stage=Memory
<nil> TRC pkg/cpu/execute.go:258 > No current instruction to process, returning early Stage=Execute
<nil> TRC pkg/cpu/decode.go:61 > No current instruction to process, returning early Stage=Decode
<nil> TRC pkg/cpu/fetch.go:56 > Fetched instruction: 0x00020041
 Stage=Fetch
<nil> TRC pkg/cpu/fetch.go:61 > Increasing ProgramCounter to: 5 Stage=Fetch
<nil> TRC pkg/cpu/pipeline.go:67 > canFetch: true

<nil> TRC pkg/cpu/fetch.go:83 > Advancing to next stage with instruction: 0x00020041 Stage=Fetch
<nil> TRC pkg/cpu/decode.go:170 > Advancing to next stage with instruction: <nil>
 Stage=Decode
<nil> TRC pkg/cpu/execute.go:292 > Advancing to next stage with instruction: <nil>
 Stage=Execute
<nil> TRC pkg/cpu/memory.go:118 > Advancing to next stage with instruction: <nil>
 Stage=Memory
<nil> TRC pkg/cpu/writeback.go:88 > Got with instruction: <nil>
 Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:39 > No current instruction to process, returning early Stage=WriteBack
<nil> TRC pkg/cpu/memory.go:52 > No current instruction to process, returning early Stage=Memory
<nil> TRC pkg/cpu/execute.go:258 > No current instruction to process, returning early Stage=Execute
<nil> TRC pkg/cpu/decode.go:69 > Decoded instruction: &{rawInstruction:131137 BaseInstruction:{OpType:0 Rd:4 ALU:0 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:2} Operand:0 Result:0 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:false}
 Stage=Decode
<nil> TRC pkg/cpu/decode.go:155 > Decoded filled instruction: &{rawInstruction:131137 BaseInstruction:{OpType:0 Rd:4 ALU:0 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:2} Operand:2 Result:6 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=Decode
<nil> TRC pkg/cpu/fetch.go:56 > Fetched instruction: 0x00010221
 Stage=Fetch
<nil> TRC pkg/cpu/fetch.go:61 > Increasing ProgramCounter to: 6 Stage=Fetch
<nil> TRC pkg/cpu/pipeline.go:67 > canFetch: true

<nil> TRC pkg/cpu/fetch.go:83 > Advancing to next stage with instruction: 0x00010221 Stage=Fetch
<nil> TRC pkg/cpu/decode.go:170 > Advancing to next stage with instruction: &{rawInstruction:131137 BaseInstruction:{OpType:0 Rd:4 ALU:0 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:2} Operand:2 Result:6 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=Decode
<nil> TRC pkg/cpu/execute.go:292 > Advancing to next stage with instruction: <nil>
 Stage=Execute
<nil> TRC pkg/cpu/memory.go:118 > Advancing to next stage with instruction: <nil>
 Stage=Memory
<nil> TRC pkg/cpu/writeback.go:88 > Got with instruction: <nil>
 Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:39 > No current instruction to process, returning early Stage=WriteBack
<nil> TRC pkg/cpu/memory.go:52 > No current instruction to process, returning early Stage=Memory
<nil> TRC pkg/cpu/execute.go:103 > ALURI operation result: 8 Stage=Execute
<nil> TRC pkg/cpu/decode.go:69 > Decoded instruction: &{rawInstruction:66081 BaseInstruction:{OpType:0 Rd:2 ALU:1 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:1} Operand:0 Result:0 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:false}
 Stage=Decode
<nil> TRC pkg/cpu/decode.go:155 > Decoded filled instruction: &{rawInstruction:66081 BaseInstruction:{OpType:0 Rd:2 ALU:1 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:1} Operand:1 Result:7 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=Decode
<nil> TRC pkg/cpu/fetch.go:56 > Fetched instruction: 0x00001c21
 Stage=Fetch
<nil> TRC pkg/cpu/fetch.go:61 > Increasing ProgramCounter to: 7 Stage=Fetch
<nil> TRC pkg/cpu/pipeline.go:67 > canFetch: true

<nil> TRC pkg/cpu/fetch.go:83 > Advancing to next stage with instruction: 0x00001c21 Stage=Fetch
<nil> TRC pkg/cpu/decode.go:170 > Advancing to next stage with instruction: &{rawInstruction:66081 BaseInstruction:{OpType:0 Rd:2 ALU:1 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:1} Operand:1 Result:7 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=Decode
<nil> TRC pkg/cpu/execute.go:292 > Advancing to next stage with instruction: &{rawInstruction:131137 BaseInstruction:{OpType:0 Rd:4 ALU:0 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:2} Operand:2 Result:8 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=Execute
<nil> TRC pkg/cpu/memory.go:118 > Advancing to next stage with instruction: <nil>
 Stage=Memory
<nil> TRC pkg/cpu/writeback.go:88 > Got with instruction: <nil>
 Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:39 > No current instruction to process, returning early Stage=WriteBack
<nil> TRC pkg/cpu/memory.go:56 > Current instruction is not a load/store type, skipping memory stage execution &{rawInstruction:131137 BaseInstruction:{OpType:0 Rd:4 ALU:0 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:2} Operand:2 Result:8 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=Memory
<nil> TRC pkg/cpu/execute.go:103 > ALURI operation result: 6 Stage=Execute
<nil> TRC pkg/cpu/decode.go:69 > Decoded instruction: &{rawInstruction:7201 BaseInstruction:{OpType:0 Rd:2 ALU:14 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:0} Operand:0 Result:0 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:false}
 Stage=Decode
<nil> TRC pkg/cpu/decode.go:75 > Failed to read register r2 -1 Stage=Decode
<nil> TRC pkg/cpu/fetch.go:56 > Fetched instruction: 0x0000026d
 Stage=Fetch
<nil> TRC pkg/cpu/fetch.go:61 > Increasing ProgramCounter to: 8 Stage=Fetch
<nil> TRC pkg/cpu/pipeline.go:67 > canFetch: true

<nil> TRC pkg/cpu/fetch.go:88 > Next stage cannot advance, stalling Stage=Fetch
<nil> TRC pkg/cpu/decode.go:165 > Decode is busy, cannot advance: 1 Stage=Decode
<nil> TRC pkg/cpu/execute.go:284 > previous stage Decode returned stall
 Stage=Execute
<nil> TRC pkg/cpu/execute.go:292 > Advancing to next stage with instruction: &{rawInstruction:66081 BaseInstruction:{OpType:0 Rd:2 ALU:1 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:1} Operand:1 Result:6 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=Execute
<nil> TRC pkg/cpu/memory.go:118 > Advancing to next stage with instruction: &{rawInstruction:131137 BaseInstruction:{OpType:0 Rd:4 ALU:0 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:2} Operand:2 Result:8 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=Memory
<nil> TRC pkg/cpu/writeback.go:88 > Got with instruction: &{rawInstruction:131137 BaseInstruction:{OpType:0 Rd:4 ALU:0 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:2} Operand:2 Result:8 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:43 > Processing instruction: &{rawInstruction:131137 BaseInstruction:{OpType:0 Rd:4 ALU:0 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:2} Operand:2 Result:8 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:65 > Writing back result: 8 to r4
 Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:67 > Unblocked register r4 for write back
 Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:75 > Written back to rdestaux: 0 0
 Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:79 > Write back completed for instruction: &{rawInstruction:131137 BaseInstruction:{OpType:0 Rd:4 ALU:0 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:2} Operand:2 Result:8 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=WriteBack
<nil> TRC pkg/cpu/memory.go:56 > Current instruction is not a load/store type, skipping memory stage execution &{rawInstruction:66081 BaseInstruction:{OpType:0 Rd:2 ALU:1 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:1} Operand:1 Result:6 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=Memory
<nil> TRC pkg/cpu/execute.go:258 > No current instruction to process, returning early Stage=Execute
<nil> TRC pkg/cpu/decode.go:69 > Decoded instruction: &{rawInstruction:7201 BaseInstruction:{OpType:0 Rd:2 ALU:14 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:0} Operand:0 Result:0 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:false}
 Stage=Decode
<nil> TRC pkg/cpu/decode.go:75 > Failed to read register r2 -1 Stage=Decode
<nil> TRC pkg/cpu/fetch.go:44 > Currently have an instruction &{rawInstruction:621 BaseInstruction:{OpType:0 Rd:0 ALU:0 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:0} Operand:0 Result:0 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:false}, skipping fetch Stage=Fetch
<nil> TRC pkg/cpu/pipeline.go:67 > canFetch: true

<nil> TRC pkg/cpu/fetch.go:88 > Next stage cannot advance, stalling Stage=Fetch
<nil> TRC pkg/cpu/decode.go:165 > Decode is busy, cannot advance: 1 Stage=Decode
<nil> TRC pkg/cpu/execute.go:284 > previous stage Decode returned stall
 Stage=Execute
<nil> TRC pkg/cpu/execute.go:292 > Advancing to next stage with instruction: <nil>
 Stage=Execute
<nil> TRC pkg/cpu/memory.go:118 > Advancing to next stage with instruction: &{rawInstruction:66081 BaseInstruction:{OpType:0 Rd:2 ALU:1 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:1} Operand:1 Result:6 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=Memory
<nil> TRC pkg/cpu/writeback.go:88 > Got with instruction: &{rawInstruction:66081 BaseInstruction:{OpType:0 Rd:2 ALU:1 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:1} Operand:1 Result:6 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:43 > Processing instruction: &{rawInstruction:66081 BaseInstruction:{OpType:0 Rd:2 ALU:1 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:1} Operand:1 Result:6 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:65 > Writing back result: 6 to r2
 Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:67 > Unblocked register r2 for write back
 Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:75 > Written back to rdestaux: 0 0
 Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:79 > Write back completed for instruction: &{rawInstruction:66081 BaseInstruction:{OpType:0 Rd:2 ALU:1 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:1} Operand:1 Result:6 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=WriteBack
<nil> TRC pkg/cpu/memory.go:52 > No current instruction to process, returning early Stage=Memory
<nil> TRC pkg/cpu/execute.go:258 > No current instruction to process, returning early Stage=Execute
<nil> TRC pkg/cpu/decode.go:69 > Decoded instruction: &{rawInstruction:7201 BaseInstruction:{OpType:0 Rd:2 ALU:14 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:0} Operand:0 Result:0 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:false}
 Stage=Decode
<nil> TRC pkg/cpu/decode.go:155 > Decoded filled instruction: &{rawInstruction:7201 BaseInstruction:{OpType:0 Rd:2 ALU:14 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:0} Operand:0 Result:6 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=Decode
<nil> TRC pkg/cpu/fetch.go:44 > Currently have an instruction &{rawInstruction:621 BaseInstruction:{OpType:0 Rd:0 ALU:0 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:0} Operand:0 Result:0 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:false}, skipping fetch Stage=Fetch
<nil> TRC pkg/cpu/pipeline.go:67 > canFetch: true

<nil> TRC pkg/cpu/fetch.go:83 > Advancing to next stage with instruction: 0x0000026d Stage=Fetch
<nil> TRC pkg/cpu/decode.go:170 > Advancing to next stage with instruction: &{rawInstruction:7201 BaseInstruction:{OpType:0 Rd:2 ALU:14 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:0} Operand:0 Result:6 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=Decode
<nil> TRC pkg/cpu/execute.go:292 > Advancing to next stage with instruction: <nil>
 Stage=Execute
<nil> TRC pkg/cpu/memory.go:118 > Advancing to next stage with instruction: <nil>
 Stage=Memory
<nil> TRC pkg/cpu/writeback.go:88 > Got with instruction: <nil>
 Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:39 > No current instruction to process, returning early Stage=WriteBack
<nil> TRC pkg/cpu/memory.go:52 > No current instruction to process, returning early Stage=Memory
<nil> TRC pkg/cpu/execute.go:103 > ALURI operation result: 6 Stage=Execute
<nil> TRC pkg/cpu/decode.go:69 > Decoded instruction: &{rawInstruction:621 BaseInstruction:{OpType:3 Rd:0 ALU:0 Rs:0 RMem:6 CtrlFlag:1 CtrlMode:0 MemMode:0 Imm:0} Operand:0 Result:0 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:false}
 Stage=Decode
<nil> TRC pkg/cpu/decode.go:155 > Decoded filled instruction: &{rawInstruction:621 BaseInstruction:{OpType:3 Rd:0 ALU:0 Rs:0 RMem:6 CtrlFlag:1 CtrlMode:0 MemMode:0 Imm:0} Operand:0 Result:0 RDestAux:0 DestMemAddr:9 BranchTaken:false WriteBack:true}
 Stage=Decode
<nil> TRC pkg/cpu/fetch.go:56 > Fetched instruction: 0x0000005d
 Stage=Fetch
<nil> TRC pkg/cpu/fetch.go:61 > Increasing ProgramCounter to: 9 Stage=Fetch
<nil> TRC pkg/cpu/pipeline.go:67 > canFetch: true

<nil> TRC pkg/cpu/fetch.go:83 > Advancing to next stage with instruction: 0x0000005d Stage=Fetch
<nil> TRC pkg/cpu/decode.go:170 > Advancing to next stage with instruction: &{rawInstruction:621 BaseInstruction:{OpType:3 Rd:0 ALU:0 Rs:0 RMem:6 CtrlFlag:1 CtrlMode:0 MemMode:0 Imm:0} Operand:0 Result:0 RDestAux:0 DestMemAddr:9 BranchTaken:false WriteBack:true}
 Stage=Decode
<nil> TRC pkg/cpu/execute.go:292 > Advancing to next stage with instruction: &{rawInstruction:7201 BaseInstruction:{OpType:0 Rd:2 ALU:14 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:0} Operand:0 Result:6 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:false}
 Stage=Execute
<nil> TRC pkg/cpu/memory.go:118 > Advancing to next stage with instruction: <nil>
 Stage=Memory
<nil> TRC pkg/cpu/writeback.go:88 > Got with instruction: <nil>
 Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:39 > No current instruction to process, returning early Stage=WriteBack
<nil> TRC pkg/cpu/memory.go:56 > Current instruction is not a load/store type, skipping memory stage execution &{rawInstruction:7201 BaseInstruction:{OpType:0 Rd:2 ALU:14 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:0} Operand:0 Result:6 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:false}
 Stage=Memory
<nil> TRC pkg/cpu/execute.go:168 > calculated memory address: 9 Stage=Execute
<nil> TRC pkg/cpu/decode.go:69 > Decoded instruction: &{rawInstruction:93 BaseInstruction:{OpType:3 Rd:0 ALU:0 Rs:0 RMem:5 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:0} Operand:0 Result:0 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:false}
 Stage=Decode
<nil> TRC pkg/cpu/decode.go:155 > Decoded filled instruction: &{rawInstruction:93 BaseInstruction:{OpType:3 Rd:0 ALU:0 Rs:0 RMem:5 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:0} Operand:0 Result:0 RDestAux:0 DestMemAddr:4 BranchTaken:false WriteBack:true}
 Stage=Decode
<nil> TRC pkg/cpu/fetch.go:56 > Fetched instruction: 0xbeef0a11
 Stage=Fetch
<nil> TRC pkg/cpu/fetch.go:61 > Increasing ProgramCounter to: 10 Stage=Fetch
<nil> TRC pkg/cpu/pipeline.go:67 > canFetch: true

<nil> TRC pkg/cpu/fetch.go:83 > Advancing to next stage with instruction: 0xbeef0a11 Stage=Fetch
<nil> TRC pkg/cpu/decode.go:170 > Advancing to next stage with instruction: &{rawInstruction:93 BaseInstruction:{OpType:3 Rd:0 ALU:0 Rs:0 RMem:5 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:0} Operand:0 Result:0 RDestAux:0 DestMemAddr:4 BranchTaken:false WriteBack:true}
 Stage=Decode
<nil> TRC pkg/cpu/execute.go:292 > Advancing to next stage with instruction: &{rawInstruction:621 BaseInstruction:{OpType:3 Rd:0 ALU:0 Rs:0 RMem:6 CtrlFlag:1 CtrlMode:0 MemMode:0 Imm:0} Operand:0 Result:0 RDestAux:0 DestMemAddr:9 BranchTaken:false WriteBack:true}
 Stage=Execute
<nil> TRC pkg/cpu/memory.go:118 > Advancing to next stage with instruction: &{rawInstruction:7201 BaseInstruction:{OpType:0 Rd:2 ALU:14 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:0} Operand:0 Result:6 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:false}
 Stage=Memory
<nil> TRC pkg/cpu/writeback.go:88 > Got with instruction: &{rawInstruction:7201 BaseInstruction:{OpType:0 Rd:2 ALU:14 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:0} Operand:0 Result:6 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:false}
 Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:43 > Processing instruction: &{rawInstruction:7201 BaseInstruction:{OpType:0 Rd:2 ALU:14 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:0} Operand:0 Result:6 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:false}
 Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:77 > No write-back required for this instruction Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:79 > Write back completed for instruction: &{rawInstruction:7201 BaseInstruction:{OpType:0 Rd:2 ALU:14 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:0} Operand:0 Result:6 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:false}
 Stage=WriteBack
<nil> TRC pkg/cpu/memory.go:56 > Current instruction is not a load/store type, skipping memory stage execution &{rawInstruction:621 BaseInstruction:{OpType:3 Rd:0 ALU:0 Rs:0 RMem:6 CtrlFlag:1 CtrlMode:0 MemMode:0 Imm:0} Operand:0 Result:0 RDestAux:0 DestMemAddr:9 BranchTaken:false WriteBack:true}
 Stage=Memory
<nil> TRC pkg/cpu/execute.go:168 > calculated memory address: 4 Stage=Execute
<nil> TRC pkg/cpu/decode.go:69 > Decoded instruction: &{rawInstruction:3203336721 BaseInstruction:{OpType:0 Rd:1 ALU:5 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:-16657} Operand:0 Result:0 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:false}
 Stage=Decode
<nil> TRC pkg/cpu/decode.go:155 > Decoded filled instruction: &{rawInstruction:3203336721 BaseInstruction:{OpType:0 Rd:1 ALU:5 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:-16657} Operand:4294950639 Result:0 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=Decode
<nil> TRC pkg/cpu/fetch.go:56 > Fetched instruction: 0x00000419
 Stage=Fetch
<nil> TRC pkg/cpu/fetch.go:61 > Increasing ProgramCounter to: 11 Stage=Fetch
<nil> TRC pkg/cpu/pipeline.go:67 > canFetch: true

<nil> TRC pkg/cpu/fetch.go:83 > Advancing to next stage with instruction: 0x00000419 Stage=Fetch
<nil> TRC pkg/cpu/decode.go:170 > Advancing to next stage with instruction: &{rawInstruction:3203336721 BaseInstruction:{OpType:0 Rd:1 ALU:5 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:-16657} Operand:4294950639 Result:0 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=Decode
<nil> TRC pkg/cpu/execute.go:292 > Advancing to next stage with instruction: &{rawInstruction:93 BaseInstruction:{OpType:3 Rd:0 ALU:0 Rs:0 RMem:5 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:0} Operand:0 Result:0 RDestAux:0 DestMemAddr:4 BranchTaken:true WriteBack:true}
 Stage=Execute
<nil> TRC pkg/cpu/memory.go:118 > Advancing to next stage with instruction: &{rawInstruction:621 BaseInstruction:{OpType:3 Rd:0 ALU:0 Rs:0 RMem:6 CtrlFlag:1 CtrlMode:0 MemMode:0 Imm:0} Operand:0 Result:0 RDestAux:0 DestMemAddr:9 BranchTaken:false WriteBack:true}
 Stage=Memory
<nil> TRC pkg/cpu/writeback.go:88 > Got with instruction: &{rawInstruction:621 BaseInstruction:{OpType:3 Rd:0 ALU:0 Rs:0 RMem:6 CtrlFlag:1 CtrlMode:0 MemMode:0 Imm:0} Operand:0 Result:0 RDestAux:0 DestMemAddr:9 BranchTaken:false WriteBack:true}
 Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:43 > Processing instruction: &{rawInstruction:621 BaseInstruction:{OpType:3 Rd:0 ALU:0 Rs:0 RMem:6 CtrlFlag:1 CtrlMode:0 MemMode:0 Imm:0} Operand:0 Result:0 RDestAux:0 DestMemAddr:9 BranchTaken:false WriteBack:true}
 Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:50 > Control instruction detected Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:52 > Branch not taken, no write back to Program Counter required Stage=WriteBack
<nil> TRC pkg/cpu/memory.go:56 > Current instruction is not a load/store type, skipping memory stage execution &{rawInstruction:93 BaseInstruction:{OpType:3 Rd:0 ALU:0 Rs:0 RMem:5 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:0} Operand:0 Result:0 RDestAux:0 DestMemAddr:4 BranchTaken:true WriteBack:true}
 Stage=Memory
<nil> TRC pkg/cpu/execute.go:103 > ALURI operation result: 4294950639 Stage=Execute
<nil> TRC pkg/cpu/decode.go:69 > Decoded instruction: &{rawInstruction:1049 BaseInstruction:{OpType:2 Rd:1 ALU:0 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:2 Imm:0} Operand:0 Result:0 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:false}
 Stage=Decode
<nil> TRC pkg/cpu/decode.go:155 > Decoded filled instruction: &{rawInstruction:1049 BaseInstruction:{OpType:2 Rd:1 ALU:0 Rs:0 RMem:30 CtrlFlag:0 CtrlMode:0 MemMode:2 Imm:0} Operand:0 Result:0 RDestAux:0 DestMemAddr:20 BranchTaken:false WriteBack:false}
 Stage=Decode
<nil> TRC pkg/cpu/fetch.go:56 > Fetched instruction: 0x00000419
 Stage=Fetch
<nil> TRC pkg/cpu/fetch.go:61 > Increasing ProgramCounter to: 12 Stage=Fetch
<nil> TRC pkg/cpu/pipeline.go:67 > canFetch: true

<nil> TRC pkg/cpu/fetch.go:83 > Advancing to next stage with instruction: 0x00000419 Stage=Fetch
<nil> TRC pkg/cpu/decode.go:170 > Advancing to next stage with instruction: &{rawInstruction:1049 BaseInstruction:{OpType:2 Rd:1 ALU:0 Rs:0 RMem:30 CtrlFlag:0 CtrlMode:0 MemMode:2 Imm:0} Operand:0 Result:0 RDestAux:0 DestMemAddr:20 BranchTaken:false WriteBack:false}
 Stage=Decode
<nil> TRC pkg/cpu/execute.go:292 > Advancing to next stage with instruction: &{rawInstruction:3203336721 BaseInstruction:{OpType:0 Rd:1 ALU:5 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:-16657} Operand:4294950639 Result:4294950639 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=Execute
<nil> TRC pkg/cpu/memory.go:118 > Advancing to next stage with instruction: &{rawInstruction:93 BaseInstruction:{OpType:3 Rd:0 ALU:0 Rs:0 RMem:5 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:0} Operand:0 Result:0 RDestAux:0 DestMemAddr:4 BranchTaken:true WriteBack:true}
 Stage=Memory
<nil> TRC pkg/cpu/writeback.go:88 > Got with instruction: &{rawInstruction:93 BaseInstruction:{OpType:3 Rd:0 ALU:0 Rs:0 RMem:5 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:0} Operand:0 Result:0 RDestAux:0 DestMemAddr:4 BranchTaken:true WriteBack:true}
 Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:43 > Processing instruction: &{rawInstruction:93 BaseInstruction:{OpType:3 Rd:0 ALU:0 Rs:0 RMem:5 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:0} Operand:0 Result:0 RDestAux:0 DestMemAddr:4 BranchTaken:true WriteBack:true}
 Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:50 > Control instruction detected Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:59 > Writing to Program Counter directly from control instruction to 4
 Stage=WriteBack
<nil> TRC pkg/cpu/fetch.go:95 > Squashing instruction: <nil>
 Stage=Fetch
<nil> TRC pkg/cpu/decode.go:182 > Squashing instruction: &{rawInstruction:1049 BaseInstruction:{OpType:0 Rd:0 ALU:0 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:0} Operand:0 Result:0 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:false}
 Stage=Decode
<nil> TRC pkg/cpu/execute.go:304 > Squashing instruction: &{rawInstruction:1049 BaseInstruction:{OpType:2 Rd:1 ALU:0 Rs:0 RMem:30 CtrlFlag:0 CtrlMode:0 MemMode:2 Imm:0} Operand:0 Result:0 RDestAux:0 DestMemAddr:20 BranchTaken:false WriteBack:false}
 Stage=Execute
<nil> TRC pkg/cpu/memory.go:130 > Squashing instruction: &{rawInstruction:3203336721 BaseInstruction:{OpType:0 Rd:1 ALU:5 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:-16657} Operand:4294950639 Result:4294950639 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=Memory
<nil> TRC pkg/cpu/writeback.go:95 > Squashing instruction: &{rawInstruction:93 BaseInstruction:{OpType:3 Rd:0 ALU:0 Rs:0 RMem:5 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:0} Operand:0 Result:0 RDestAux:0 DestMemAddr:4 BranchTaken:true WriteBack:true}
 Stage=WriteBack
<nil> TRC pkg/cpu/memory.go:52 > No current instruction to process, returning early Stage=Memory
<nil> TRC pkg/cpu/execute.go:258 > No current instruction to process, returning early Stage=Execute
<nil> TRC pkg/cpu/decode.go:61 > No current instruction to process, returning early Stage=Decode
<nil> TRC pkg/cpu/fetch.go:56 > Fetched instruction: 0x00020041
 Stage=Fetch
<nil> TRC pkg/cpu/fetch.go:61 > Increasing ProgramCounter to: 5 Stage=Fetch
<nil> TRC pkg/cpu/pipeline.go:67 > canFetch: true

<nil> TRC pkg/cpu/fetch.go:83 > Advancing to next stage with instruction: 0x00020041 Stage=Fetch
<nil> TRC pkg/cpu/decode.go:170 > Advancing to next stage with instruction: <nil>
 Stage=Decode
<nil> TRC pkg/cpu/execute.go:292 > Advancing to next stage with instruction: <nil>
 Stage=Execute
<nil> TRC pkg/cpu/memory.go:118 > Advancing to next stage with instruction: <nil>
 Stage=Memory
<nil> TRC pkg/cpu/writeback.go:88 > Got with instruction: <nil>
 Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:39 > No current instruction to process, returning early Stage=WriteBack
<nil> TRC pkg/cpu/memory.go:52 > No current instruction to process, returning early Stage=Memory
<nil> TRC pkg/cpu/execute.go:258 > No current instruction to process, returning early Stage=Execute
<nil> TRC pkg/cpu/decode.go:69 > Decoded instruction: &{rawInstruction:131137 BaseInstruction:{OpType:0 Rd:4 ALU:0 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:2} Operand:0 Result:0 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:false}
 Stage=Decode
<nil> TRC pkg/cpu/decode.go:155 > Decoded filled instruction: &{rawInstruction:131137 BaseInstruction:{OpType:0 Rd:4 ALU:0 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:2} Operand:2 Result:8 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=Decode
<nil> TRC pkg/cpu/fetch.go:56 > Fetched instruction: 0x00010221
 Stage=Fetch
<nil> TRC pkg/cpu/fetch.go:61 > Increasing ProgramCounter to: 6 Stage=Fetch
<nil> TRC pkg/cpu/pipeline.go:67 > canFetch: true

<nil> TRC pkg/cpu/fetch.go:83 > Advancing to next stage with instruction: 0x00010221 Stage=Fetch
<nil> TRC pkg/cpu/decode.go:170 > Advancing to next stage with instruction: &{rawInstruction:131137 BaseInstruction:{OpType:0 Rd:4 ALU:0 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:2} Operand:2 Result:8 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=Decode
<nil> TRC pkg/cpu/execute.go:292 > Advancing to next stage with instruction: <nil>
 Stage=Execute
<nil> TRC pkg/cpu/memory.go:118 > Advancing to next stage with instruction: <nil>
 Stage=Memory
<nil> TRC pkg/cpu/writeback.go:88 > Got with instruction: <nil>
 Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:39 > No current instruction to process, returning early Stage=WriteBack
<nil> TRC pkg/cpu/memory.go:52 > No current instruction to process, returning early Stage=Memory
<nil> TRC pkg/cpu/execute.go:103 > ALURI operation result: 10 Stage=Execute
<nil> TRC pkg/cpu/decode.go:69 > Decoded instruction: &{rawInstruction:66081 BaseInstruction:{OpType:0 Rd:2 ALU:1 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:1} Operand:0 Result:0 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:false}
 Stage=Decode
<nil> TRC pkg/cpu/decode.go:155 > Decoded filled instruction: &{rawInstruction:66081 BaseInstruction:{OpType:0 Rd:2 ALU:1 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:1} Operand:1 Result:6 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=Decode
<nil> TRC pkg/cpu/fetch.go:56 > Fetched instruction: 0x00001c21
 Stage=Fetch
<nil> TRC pkg/cpu/fetch.go:61 > Increasing ProgramCounter to: 7 Stage=Fetch
<nil> TRC pkg/cpu/pipeline.go:67 > canFetch: true

<nil> TRC pkg/cpu/fetch.go:83 > Advancing to next stage with instruction: 0x00001c21 Stage=Fetch
<nil> TRC pkg/cpu/decode.go:170 > Advancing to next stage with instruction: &{rawInstruction:66081 BaseInstruction:{OpType:0 Rd:2 ALU:1 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:1} Operand:1 Result:6 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=Decode
<nil> TRC pkg/cpu/execute.go:292 > Advancing to next stage with instruction: &{rawInstruction:131137 BaseInstruction:{OpType:0 Rd:4 ALU:0 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:2} Operand:2 Result:10 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=Execute
<nil> TRC pkg/cpu/memory.go:118 > Advancing to next stage with instruction: <nil>
 Stage=Memory
<nil> TRC pkg/cpu/writeback.go:88 > Got with instruction: <nil>
 Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:39 > No current instruction to process, returning early Stage=WriteBack
<nil> TRC pkg/cpu/memory.go:56 > Current instruction is not a load/store type, skipping memory stage execution &{rawInstruction:131137 BaseInstruction:{OpType:0 Rd:4 ALU:0 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:2} Operand:2 Result:10 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=Memory
<nil> TRC pkg/cpu/execute.go:103 > ALURI operation result: 5 Stage=Execute
<nil> TRC pkg/cpu/decode.go:69 > Decoded instruction: &{rawInstruction:7201 BaseInstruction:{OpType:0 Rd:2 ALU:14 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:0} Operand:0 Result:0 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:false}
 Stage=Decode
<nil> TRC pkg/cpu/decode.go:75 > Failed to read register r2 -1 Stage=Decode
<nil> TRC pkg/cpu/fetch.go:56 > Fetched instruction: 0x0000026d
 Stage=Fetch
<nil> TRC pkg/cpu/fetch.go:61 > Increasing ProgramCounter to: 8 Stage=Fetch
<nil> TRC pkg/cpu/pipeline.go:67 > canFetch: true

<nil> TRC pkg/cpu/fetch.go:88 > Next stage cannot advance, stalling Stage=Fetch
<nil> TRC pkg/cpu/decode.go:165 > Decode is busy, cannot advance: 1 Stage=Decode
<nil> TRC pkg/cpu/execute.go:284 > previous stage Decode returned stall
 Stage=Execute
<nil> TRC pkg/cpu/execute.go:292 > Advancing to next stage with instruction: &{rawInstruction:66081 BaseInstruction:{OpType:0 Rd:2 ALU:1 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:1} Operand:1 Result:5 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=Execute
<nil> TRC pkg/cpu/memory.go:118 > Advancing to next stage with instruction: &{rawInstruction:131137 BaseInstruction:{OpType:0 Rd:4 ALU:0 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:2} Operand:2 Result:10 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=Memory
<nil> TRC pkg/cpu/writeback.go:88 > Got with instruction: &{rawInstruction:131137 BaseInstruction:{OpType:0 Rd:4 ALU:0 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:2} Operand:2 Result:10 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:43 > Processing instruction: &{rawInstruction:131137 BaseInstruction:{OpType:0 Rd:4 ALU:0 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:2} Operand:2 Result:10 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:65 > Writing back result: 10 to r4
 Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:67 > Unblocked register r4 for write back
 Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:75 > Written back to rdestaux: 0 0
 Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:79 > Write back completed for instruction: &{rawInstruction:131137 BaseInstruction:{OpType:0 Rd:4 ALU:0 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:2} Operand:2 Result:10 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=WriteBack
<nil> TRC pkg/cpu/memory.go:56 > Current instruction is not a load/store type, skipping memory stage execution &{rawInstruction:66081 BaseInstruction:{OpType:0 Rd:2 ALU:1 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:1} Operand:1 Result:5 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=Memory
<nil> TRC pkg/cpu/execute.go:258 > No current instruction to process, returning early Stage=Execute
<nil> TRC pkg/cpu/decode.go:69 > Decoded instruction: &{rawInstruction:7201 BaseInstruction:{OpType:0 Rd:2 ALU:14 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:0} Operand:0 Result:0 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:false}
 Stage=Decode
<nil> TRC pkg/cpu/decode.go:75 > Failed to read register r2 -1 Stage=Decode
<nil> TRC pkg/cpu/fetch.go:44 > Currently have an instruction &{rawInstruction:621 BaseInstruction:{OpType:0 Rd:0 ALU:0 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:0} Operand:0 Result:0 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:false}, skipping fetch Stage=Fetch
<nil> TRC pkg/cpu/pipeline.go:67 > canFetch: true

<nil> TRC pkg/cpu/fetch.go:88 > Next stage cannot advance, stalling Stage=Fetch
<nil> TRC pkg/cpu/decode.go:165 > Decode is busy, cannot advance: 1 Stage=Decode
<nil> TRC pkg/cpu/execute.go:284 > previous stage Decode returned stall
 Stage=Execute
<nil> TRC pkg/cpu/execute.go:292 > Advancing to next stage with instruction: <nil>
 Stage=Execute
<nil> TRC pkg/cpu/memory.go:118 > Advancing to next stage with instruction: &{rawInstruction:66081 BaseInstruction:{OpType:0 Rd:2 ALU:1 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:1} Operand:1 Result:5 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=Memory
<nil> TRC pkg/cpu/writeback.go:88 > Got with instruction: &{rawInstruction:66081 BaseInstruction:{OpType:0 Rd:2 ALU:1 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:1} Operand:1 Result:5 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:43 > Processing instruction: &{rawInstruction:66081 BaseInstruction:{OpType:0 Rd:2 ALU:1 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:1} Operand:1 Result:5 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:65 > Writing back result: 5 to r2
 Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:67 > Unblocked register r2 for write back
 Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:75 > Written back to rdestaux: 0 0
 Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:79 > Write back completed for instruction: &{rawInstruction:66081 BaseInstruction:{OpType:0 Rd:2 ALU:1 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:1} Operand:1 Result:5 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=WriteBack
<nil> TRC pkg/cpu/memory.go:52 > No current instruction to process, returning early Stage=Memory
<nil> TRC pkg/cpu/execute.go:258 > No current instruction to process, returning early Stage=Execute
<nil> TRC pkg/cpu/decode.go:69 > Decoded instruction: &{rawInstruction:7201 BaseInstruction:{OpType:0 Rd:2 ALU:14 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:0} Operand:0 Result:0 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:false}
 Stage=Decode
<nil> TRC pkg/cpu/decode.go:155 > Decoded filled instruction: &{rawInstruction:7201 BaseInstruction:{OpType:0 Rd:2 ALU:14 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:0} Operand:0 Result:5 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=Decode
<nil> TRC pkg/cpu/fetch.go:44 > Currently have an instruction &{rawInstruction:621 BaseInstruction:{OpType:0 Rd:0 ALU:0 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:0} Operand:0 Result:0 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:false}, skipping fetch Stage=Fetch
<nil> TRC pkg/cpu/pipeline.go:67 > canFetch: true

<nil> TRC pkg/cpu/fetch.go:83 > Advancing to next stage with instruction: 0x0000026d Stage=Fetch
<nil> TRC pkg/cpu/decode.go:170 > Advancing to next stage with instruction: &{rawInstruction:7201 BaseInstruction:{OpType:0 Rd:2 ALU:14 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:0} Operand:0 Result:5 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=Decode
<nil> TRC pkg/cpu/execute.go:292 > Advancing to next stage with instruction: <nil>
 Stage=Execute
<nil> TRC pkg/cpu/memory.go:118 > Advancing to next stage with instruction: <nil>
 Stage=Memory
<nil> TRC pkg/cpu/writeback.go:88 > Got with instruction: <nil>
 Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:39 > No current instruction to process, returning early Stage=WriteBack
<nil> TRC pkg/cpu/memory.go:52 > No current instruction to process, returning early Stage=Memory
<nil> TRC pkg/cpu/execute.go:103 > ALURI operation result: 5 Stage=Execute
<nil> TRC pkg/cpu/decode.go:69 > Decoded instruction: &{rawInstruction:621 BaseInstruction:{OpType:3 Rd:0 ALU:0 Rs:0 RMem:6 CtrlFlag:1 CtrlMode:0 MemMode:0 Imm:0} Operand:0 Result:0 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:false}
 Stage=Decode
<nil> TRC pkg/cpu/decode.go:155 > Decoded filled instruction: &{rawInstruction:621 BaseInstruction:{OpType:3 Rd:0 ALU:0 Rs:0 RMem:6 CtrlFlag:1 CtrlMode:0 MemMode:0 Imm:0} Operand:0 Result:0 RDestAux:0 DestMemAddr:9 BranchTaken:false WriteBack:true}
 Stage=Decode
<nil> TRC pkg/cpu/fetch.go:56 > Fetched instruction: 0x0000005d
 Stage=Fetch
<nil> TRC pkg/cpu/fetch.go:61 > Increasing ProgramCounter to: 9 Stage=Fetch
<nil> TRC pkg/cpu/pipeline.go:67 > canFetch: true

<nil> TRC pkg/cpu/fetch.go:83 > Advancing to next stage with instruction: 0x0000005d Stage=Fetch
<nil> TRC pkg/cpu/decode.go:170 > Advancing to next stage with instruction: &{rawInstruction:621 BaseInstruction:{OpType:3 Rd:0 ALU:0 Rs:0 RMem:6 CtrlFlag:1 CtrlMode:0 MemMode:0 Imm:0} Operand:0 Result:0 RDestAux:0 DestMemAddr:9 BranchTaken:false WriteBack:true}
 Stage=Decode
<nil> TRC pkg/cpu/execute.go:292 > Advancing to next stage with instruction: &{rawInstruction:7201 BaseInstruction:{OpType:0 Rd:2 ALU:14 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:0} Operand:0 Result:5 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:false}
 Stage=Execute
<nil> TRC pkg/cpu/memory.go:118 > Advancing to next stage with instruction: <nil>
 Stage=Memory
<nil> TRC pkg/cpu/writeback.go:88 > Got with instruction: <nil>
 Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:39 > No current instruction to process, returning early Stage=WriteBack
<nil> TRC pkg/cpu/memory.go:56 > Current instruction is not a load/store type, skipping memory stage execution &{rawInstruction:7201 BaseInstruction:{OpType:0 Rd:2 ALU:14 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:0} Operand:0 Result:5 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:false}
 Stage=Memory
<nil> TRC pkg/cpu/execute.go:168 > calculated memory address: 9 Stage=Execute
<nil> TRC pkg/cpu/decode.go:69 > Decoded instruction: &{rawInstruction:93 BaseInstruction:{OpType:3 Rd:0 ALU:0 Rs:0 RMem:5 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:0} Operand:0 Result:0 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:false}
 Stage=Decode
<nil> TRC pkg/cpu/decode.go:155 > Decoded filled instruction: &{rawInstruction:93 BaseInstruction:{OpType:3 Rd:0 ALU:0 Rs:0 RMem:5 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:0} Operand:0 Result:0 RDestAux:0 DestMemAddr:4 BranchTaken:false WriteBack:true}
 Stage=Decode
<nil> TRC pkg/cpu/fetch.go:56 > Fetched instruction: 0xbeef0a11
 Stage=Fetch
<nil> TRC pkg/cpu/fetch.go:61 > Increasing ProgramCounter to: 10 Stage=Fetch
<nil> TRC pkg/cpu/pipeline.go:67 > canFetch: true

<nil> TRC pkg/cpu/fetch.go:83 > Advancing to next stage with instruction: 0xbeef0a11 Stage=Fetch
<nil> TRC pkg/cpu/decode.go:170 > Advancing to next stage with instruction: &{rawInstruction:93 BaseInstruction:{OpType:3 Rd:0 ALU:0 Rs:0 RMem:5 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:0} Operand:0 Result:0 RDestAux:0 DestMemAddr:4 BranchTaken:false WriteBack:true}
 Stage=Decode
<nil> TRC pkg/cpu/execute.go:292 > Advancing to next stage with instruction: &{rawInstruction:621 BaseInstruction:{OpType:3 Rd:0 ALU:0 Rs:0 RMem:6 CtrlFlag:1 CtrlMode:0 MemMode:0 Imm:0} Operand:0 Result:0 RDestAux:0 DestMemAddr:9 BranchTaken:false WriteBack:true}
 Stage=Execute
<nil> TRC pkg/cpu/memory.go:118 > Advancing to next stage with instruction: &{rawInstruction:7201 BaseInstruction:{OpType:0 Rd:2 ALU:14 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:0} Operand:0 Result:5 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:false}
 Stage=Memory
<nil> TRC pkg/cpu/writeback.go:88 > Got with instruction: &{rawInstruction:7201 BaseInstruction:{OpType:0 Rd:2 ALU:14 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:0} Operand:0 Result:5 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:false}
 Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:43 > Processing instruction: &{rawInstruction:7201 BaseInstruction:{OpType:0 Rd:2 ALU:14 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:0} Operand:0 Result:5 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:false}
 Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:77 > No write-back required for this instruction Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:79 > Write back completed for instruction: &{rawInstruction:7201 BaseInstruction:{OpType:0 Rd:2 ALU:14 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:0} Operand:0 Result:5 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:false}
 Stage=WriteBack
<nil> TRC pkg/cpu/memory.go:56 > Current instruction is not a load/store type, skipping memory stage execution &{rawInstruction:621 BaseInstruction:{OpType:3 Rd:0 ALU:0 Rs:0 RMem:6 CtrlFlag:1 CtrlMode:0 MemMode:0 Imm:0} Operand:0 Result:0 RDestAux:0 DestMemAddr:9 BranchTaken:false WriteBack:true}
 Stage=Memory
<nil> TRC pkg/cpu/execute.go:168 > calculated memory address: 4 Stage=Execute
<nil> TRC pkg/cpu/decode.go:69 > Decoded instruction: &{rawInstruction:3203336721 BaseInstruction:{OpType:0 Rd:1 ALU:5 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:-16657} Operand:0 Result:0 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:false}
 Stage=Decode
<nil> TRC pkg/cpu/decode.go:155 > Decoded filled instruction: &{rawInstruction:3203336721 BaseInstruction:{OpType:0 Rd:1 ALU:5 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:-16657} Operand:4294950639 Result:0 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=Decode
<nil> TRC pkg/cpu/fetch.go:56 > Fetched instruction: 0x00000419
 Stage=Fetch
<nil> TRC pkg/cpu/fetch.go:61 > Increasing ProgramCounter to: 11 Stage=Fetch
<nil> TRC pkg/cpu/pipeline.go:67 > canFetch: true

<nil> TRC pkg/cpu/fetch.go:83 > Advancing to next stage with instruction: 0x00000419 Stage=Fetch
<nil> TRC pkg/cpu/decode.go:170 > Advancing to next stage with instruction: &{rawInstruction:3203336721 BaseInstruction:{OpType:0 Rd:1 ALU:5 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:-16657} Operand:4294950639 Result:0 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=Decode
<nil> TRC pkg/cpu/execute.go:292 > Advancing to next stage with instruction: &{rawInstruction:93 BaseInstruction:{OpType:3 Rd:0 ALU:0 Rs:0 RMem:5 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:0} Operand:0 Result:0 RDestAux:0 DestMemAddr:4 BranchTaken:true WriteBack:true}
 Stage=Execute
<nil> TRC pkg/cpu/memory.go:118 > Advancing to next stage with instruction: &{rawInstruction:621 BaseInstruction:{OpType:3 Rd:0 ALU:0 Rs:0 RMem:6 CtrlFlag:1 CtrlMode:0 MemMode:0 Imm:0} Operand:0 Result:0 RDestAux:0 DestMemAddr:9 BranchTaken:false WriteBack:true}
 Stage=Memory
<nil> TRC pkg/cpu/writeback.go:88 > Got with instruction: &{rawInstruction:621 BaseInstruction:{OpType:3 Rd:0 ALU:0 Rs:0 RMem:6 CtrlFlag:1 CtrlMode:0 MemMode:0 Imm:0} Operand:0 Result:0 RDestAux:0 DestMemAddr:9 BranchTaken:false WriteBack:true}
 Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:43 > Processing instruction: &{rawInstruction:621 BaseInstruction:{OpType:3 Rd:0 ALU:0 Rs:0 RMem:6 CtrlFlag:1 CtrlMode:0 MemMode:0 Imm:0} Operand:0 Result:0 RDestAux:0 DestMemAddr:9 BranchTaken:false WriteBack:true}
 Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:50 > Control instruction detected Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:52 > Branch not taken, no write back to Program Counter required Stage=WriteBack
<nil> TRC pkg/cpu/memory.go:56 > Current instruction is not a load/store type, skipping memory stage execution &{rawInstruction:93 BaseInstruction:{OpType:3 Rd:0 ALU:0 Rs:0 RMem:5 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:0} Operand:0 Result:0 RDestAux:0 DestMemAddr:4 BranchTaken:true WriteBack:true}
 Stage=Memory
<nil> TRC pkg/cpu/execute.go:103 > ALURI operation result: 4294950639 Stage=Execute
<nil> TRC pkg/cpu/decode.go:69 > Decoded instruction: &{rawInstruction:1049 BaseInstruction:{OpType:2 Rd:1 ALU:0 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:2 Imm:0} Operand:0 Result:0 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:false}
 Stage=Decode
<nil> TRC pkg/cpu/decode.go:155 > Decoded filled instruction: &{rawInstruction:1049 BaseInstruction:{OpType:2 Rd:1 ALU:0 Rs:0 RMem:30 CtrlFlag:0 CtrlMode:0 MemMode:2 Imm:0} Operand:0 Result:0 RDestAux:0 DestMemAddr:20 BranchTaken:false WriteBack:false}
 Stage=Decode
<nil> TRC pkg/cpu/fetch.go:56 > Fetched instruction: 0x00000419
 Stage=Fetch
<nil> TRC pkg/cpu/fetch.go:61 > Increasing ProgramCounter to: 12 Stage=Fetch
<nil> TRC pkg/cpu/pipeline.go:67 > canFetch: true

<nil> TRC pkg/cpu/fetch.go:83 > Advancing to next stage with instruction: 0x00000419 Stage=Fetch
<nil> TRC pkg/cpu/decode.go:170 > Advancing to next stage with instruction: &{rawInstruction:1049 BaseInstruction:{OpType:2 Rd:1 ALU:0 Rs:0 RMem:30 CtrlFlag:0 CtrlMode:0 MemMode:2 Imm:0} Operand:0 Result:0 RDestAux:0 DestMemAddr:20 BranchTaken:false WriteBack:false}
 Stage=Decode
<nil> TRC pkg/cpu/execute.go:292 > Advancing to next stage with instruction: &{rawInstruction:3203336721 BaseInstruction:{OpType:0 Rd:1 ALU:5 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:-16657} Operand:4294950639 Result:4294950639 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=Execute
<nil> TRC pkg/cpu/memory.go:118 > Advancing to next stage with instruction: &{rawInstruction:93 BaseInstruction:{OpType:3 Rd:0 ALU:0 Rs:0 RMem:5 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:0} Operand:0 Result:0 RDestAux:0 DestMemAddr:4 BranchTaken:true WriteBack:true}
 Stage=Memory
<nil> TRC pkg/cpu/writeback.go:88 > Got with instruction: &{rawInstruction:93 BaseInstruction:{OpType:3 Rd:0 ALU:0 Rs:0 RMem:5 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:0} Operand:0 Result:0 RDestAux:0 DestMemAddr:4 BranchTaken:true WriteBack:true}
 Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:39 > No current instruction to process, returning early Stage=WriteBack
<nil> TRC pkg/cpu/memory.go:52 > No current instruction to process, returning early Stage=Memory
<nil> TRC pkg/cpu/execute.go:258 > No current instruction to process, returning early Stage=Execute
<nil> TRC pkg/cpu/decode.go:61 > No current instruction to process, returning early Stage=Decode
<nil> TRC pkg/cpu/fetch.go:51 > Fetch failed: WAIT_NEXT_LEVEL Stage=Fetch
<nil> TRC pkg/cpu/pipeline.go:67 > canFetch: true

<nil> TRC pkg/cpu/fetch.go:78 > No instruction fetched, cannot advance Stage=Fetch
<nil> TRC pkg/cpu/decode.go:162 > previous stage Fetch is stalled Stage=Decode
<nil> TRC pkg/cpu/decode.go:170 > Advancing to next stage with instruction: <nil>
 Stage=Decode
<nil> TRC pkg/cpu/execute.go:292 > Advancing to next stage with instruction: <nil>
 Stage=Execute
<nil> TRC pkg/cpu/memory.go:118 > Advancing to next stage with instruction: <nil>
 Stage=Memory
<nil> TRC pkg/cpu/writeback.go:88 > Got with instruction: <nil>
 Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:39 > No current instruction to process, returning early Stage=WriteBack
<nil> TRC pkg/cpu/memory.go:52 > No current instruction to process, returning early Stage=Memory
<nil> TRC pkg/cpu/execute.go:258 > No current instruction to process, returning early Stage=Execute
<nil> TRC pkg/cpu/decode.go:61 > No current instruction to process, returning early Stage=Decode
<nil> TRC pkg/cpu/fetch.go:51 > Fetch failed: WAIT_NEXT_LEVEL Stage=Fetch
<nil> TRC pkg/cpu/pipeline.go:67 > canFetch: true

<nil> TRC pkg/cpu/fetch.go:78 > No instruction fetched, cannot advance Stage=Fetch
<nil> TRC pkg/cpu/decode.go:162 > previous stage Fetch is stalled Stage=Decode
<nil> TRC pkg/cpu/decode.go:170 > Advancing to next stage with instruction: <nil>
 Stage=Decode
<nil> TRC pkg/cpu/execute.go:292 > Advancing to next stage with instruction: <nil>
 Stage=Execute
<nil> TRC pkg/cpu/memory.go:118 > Advancing to next stage with instruction: <nil>
 Stage=Memory
<nil> TRC pkg/cpu/writeback.go:88 > Got with instruction: <nil>
 Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:39 > No current instruction to process, returning early Stage=WriteBack
<nil> TRC pkg/cpu/memory.go:52 > No current instruction to process, returning early Stage=Memory
<nil> TRC pkg/cpu/execute.go:258 > No current instruction to process, returning early Stage=Execute
<nil> TRC pkg/cpu/decode.go:61 > No current instruction to process, returning early Stage=Decode
<nil> TRC pkg/cpu/fetch.go:51 > Fetch failed: WAIT_NEXT_LEVEL Stage=Fetch
<nil> TRC pkg/cpu/pipeline.go:67 > canFetch: true

<nil> TRC pkg/cpu/fetch.go:78 > No instruction fetched, cannot advance Stage=Fetch
<nil> TRC pkg/cpu/decode.go:162 > previous stage Fetch is stalled Stage=Decode
<nil> TRC pkg/cpu/decode.go:170 > Advancing to next stage with instruction: <nil>
 Stage=Decode
<nil> TRC pkg/cpu/execute.go:292 > Advancing to next stage with instruction: <nil>
 Stage=Execute
<nil> TRC pkg/cpu/memory.go:118 > Advancing to next stage with instruction: <nil>
 Stage=Memory
<nil> TRC pkg/cpu/writeback.go:88 > Got with instruction: <nil>
 Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:39 > No current instruction to process, returning early Stage=WriteBack
<nil> TRC pkg/cpu/memory.go:52 > No current instruction to process, returning early Stage=Memory
<nil> TRC pkg/cpu/execute.go:258 > No current instruction to process, returning early Stage=Execute
<nil> TRC pkg/cpu/decode.go:61 > No current instruction to process, returning early Stage=Decode
<nil> TRC pkg/cpu/fetch.go:56 > Fetched instruction: 0x00041851
 Stage=Fetch
<nil> TRC pkg/cpu/fetch.go:61 > Increasing ProgramCounter to: 1 Stage=Fetch
<nil> TRC pkg/cpu/pipeline.go:67 > canFetch: true

<nil> TRC pkg/cpu/fetch.go:83 > Advancing to next stage with instruction: 0x00041851 Stage=Fetch
<nil> TRC pkg/cpu/decode.go:170 > Advancing to next stage with instruction: <nil>
 Stage=Decode
<nil> TRC pkg/cpu/execute.go:292 > Advancing to next stage with instruction: <nil>
 Stage=Execute
<nil> TRC pkg/cpu/memory.go:118 > Advancing to next stage with instruction: <nil>
 Stage=Memory
<nil> TRC pkg/cpu/writeback.go:88 > Got with instruction: <nil>
 Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:39 > No current instruction to process, returning early Stage=WriteBack
<nil> TRC pkg/cpu/memory.go:52 > No current instruction to process, returning early Stage=Memory
<nil> TRC pkg/cpu/execute.go:258 > No current instruction to process, returning early Stage=Execute
<nil> TRC pkg/cpu/decode.go:69 > Decoded instruction: &{rawInstruction:268369 BaseInstruction:{OpType:0 Rd:5 ALU:12 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:4} Operand:0 Result:0 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:false}
 Stage=Decode
<nil> TRC pkg/cpu/decode.go:155 > Decoded filled instruction: &{rawInstruction:268369 BaseInstruction:{OpType:0 Rd:5 ALU:12 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:4} Operand:4 Result:0 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=Decode
<nil> TRC pkg/cpu/fetch.go:56 > Fetched instruction: 0x00091861
 Stage=Fetch
<nil> TRC pkg/cpu/fetch.go:61 > Increasing ProgramCounter to: 2 Stage=Fetch
<nil> TRC pkg/cpu/pipeline.go:67 > canFetch: true

<nil> TRC pkg/cpu/fetch.go:83 > Advancing to next stage with instruction: 0x00091861 Stage=Fetch
<nil> TRC pkg/cpu/decode.go:170 > Advancing to next stage with instruction: &{rawInstruction:268369 BaseInstruction:{OpType:0 Rd:5 ALU:12 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:4} Operand:4 Result:0 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=Decode
<nil> TRC pkg/cpu/execute.go:292 > Advancing to next stage with instruction: <nil>
 Stage=Execute
<nil> TRC pkg/cpu/memory.go:118 > Advancing to next stage with instruction: <nil>
 Stage=Memory
<nil> TRC pkg/cpu/writeback.go:88 > Got with instruction: <nil>
 Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:39 > No current instruction to process, returning early Stage=WriteBack
<nil> TRC pkg/cpu/memory.go:52 > No current instruction to process, returning early Stage=Memory
<nil> TRC pkg/cpu/execute.go:103 > ALURI operation result: 4 Stage=Execute
<nil> TRC pkg/cpu/decode.go:69 > Decoded instruction: &{rawInstruction:596065 BaseInstruction:{OpType:0 Rd:6 ALU:12 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:9} Operand:0 Result:0 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:false}
 Stage=Decode
<nil> TRC pkg/cpu/decode.go:155 > Decoded filled instruction: &{rawInstruction:596065 BaseInstruction:{OpType:0 Rd:6 ALU:12 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:9} Operand:9 Result:0 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=Decode
<nil> TRC pkg/cpu/fetch.go:56 > Fetched instruction: 0x000a1821
 Stage=Fetch
<nil> TRC pkg/cpu/fetch.go:61 > Increasing ProgramCounter to: 3 Stage=Fetch
<nil> TRC pkg/cpu/pipeline.go:67 > canFetch: true

<nil> TRC pkg/cpu/fetch.go:83 > Advancing to next stage with instruction: 0x000a1821 Stage=Fetch
<nil> TRC pkg/cpu/decode.go:170 > Advancing to next stage with instruction: &{rawInstruction:596065 BaseInstruction:{OpType:0 Rd:6 ALU:12 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:9} Operand:9 Result:0 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=Decode
<nil> TRC pkg/cpu/execute.go:292 > Advancing to next stage with instruction: &{rawInstruction:268369 BaseInstruction:{OpType:0 Rd:5 ALU:12 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:4} Operand:4 Result:4 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=Execute
<nil> TRC pkg/cpu/memory.go:118 > Advancing to next stage with instruction: <nil>
 Stage=Memory
<nil> TRC pkg/cpu/writeback.go:88 > Got with instruction: <nil>
 Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:39 > No current instruction to process, returning early Stage=WriteBack
<nil> TRC pkg/cpu/memory.go:56 > Current instruction is not a load/store type, skipping memory stage execution &{rawInstruction:268369 BaseInstruction:{OpType:0 Rd:5 ALU:12 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:4} Operand:4 Result:4 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=Memory
<nil> TRC pkg/cpu/execute.go:103 > ALURI operation result: 9 Stage=Execute
<nil> TRC pkg/cpu/decode.go:69 > Decoded instruction: &{rawInstruction:661537 BaseInstruction:{OpType:0 Rd:2 ALU:12 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:10} Operand:0 Result:0 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:false}
 Stage=Decode
<nil> TRC pkg/cpu/decode.go:155 > Decoded filled instruction: &{rawInstruction:661537 BaseInstruction:{OpType:0 Rd:2 ALU:12 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:10} Operand:10 Result:0 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=Decode
<nil> TRC pkg/cpu/fetch.go:56 > Fetched instruction: 0x001401e1
 Stage=Fetch
<nil> TRC pkg/cpu/fetch.go:61 > Increasing ProgramCounter to: 4 Stage=Fetch
<nil> TRC pkg/cpu/pipeline.go:67 > canFetch: true

<nil> TRC pkg/cpu/fetch.go:83 > Advancing to next stage with instruction: 0x001401e1 Stage=Fetch
<nil> TRC pkg/cpu/decode.go:170 > Advancing to next stage with instruction: &{rawInstruction:661537 BaseInstruction:{OpType:0 Rd:2 ALU:12 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:10} Operand:10 Result:0 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=Decode
<nil> TRC pkg/cpu/execute.go:292 > Advancing to next stage with instruction: &{rawInstruction:596065 BaseInstruction:{OpType:0 Rd:6 ALU:12 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:9} Operand:9 Result:9 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=Execute
<nil> TRC pkg/cpu/memory.go:118 > Advancing to next stage with instruction: &{rawInstruction:268369 BaseInstruction:{OpType:0 Rd:5 ALU:12 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:4} Operand:4 Result:4 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=Memory
<nil> TRC pkg/cpu/writeback.go:88 > Got with instruction: &{rawInstruction:268369 BaseInstruction:{OpType:0 Rd:5 ALU:12 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:4} Operand:4 Result:4 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:43 > Processing instruction: &{rawInstruction:268369 BaseInstruction:{OpType:0 Rd:5 ALU:12 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:4} Operand:4 Result:4 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:65 > Writing back result: 4 to r5
 Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:67 > Unblocked register r5 for write back
 Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:75 > Written back to rdestaux: 0 0
 Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:79 > Write back completed for instruction: &{rawInstruction:268369 BaseInstruction:{OpType:0 Rd:5 ALU:12 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:4} Operand:4 Result:4 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=WriteBack
<nil> TRC pkg/cpu/memory.go:56 > Current instruction is not a load/store type, skipping memory stage execution &{rawInstruction:596065 BaseInstruction:{OpType:0 Rd:6 ALU:12 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:9} Operand:9 Result:9 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=Memory
<nil> TRC pkg/cpu/execute.go:103 > ALURI operation result: 10 Stage=Execute
<nil> TRC pkg/cpu/decode.go:69 > Decoded instruction: &{rawInstruction:1311201 BaseInstruction:{OpType:0 Rd:30 ALU:0 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:20} Operand:0 Result:0 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:false}
 Stage=Decode
<nil> TRC pkg/cpu/decode.go:155 > Decoded filled instruction: &{rawInstruction:1311201 BaseInstruction:{OpType:0 Rd:30 ALU:0 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:20} Operand:20 Result:0 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=Decode
<nil> TRC pkg/cpu/fetch.go:51 > Fetch failed: WAIT_NEXT_LEVEL Stage=Fetch
<nil> TRC pkg/cpu/pipeline.go:67 > canFetch: true

<nil> TRC pkg/cpu/fetch.go:78 > No instruction fetched, cannot advance Stage=Fetch
<nil> TRC pkg/cpu/decode.go:162 > previous stage Fetch is stalled Stage=Decode
<nil> TRC pkg/cpu/decode.go:170 > Advancing to next stage with instruction: &{rawInstruction:1311201 BaseInstruction:{OpType:0 Rd:30 ALU:0 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:20} Operand:20 Result:0 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=Decode
<nil> TRC pkg/cpu/execute.go:292 > Advancing to next stage with instruction: &{rawInstruction:661537 BaseInstruction:{OpType:0 Rd:2 ALU:12 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:10} Operand:10 Result:10 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=Execute
<nil> TRC pkg/cpu/memory.go:118 > Advancing to next stage with instruction: &{rawInstruction:596065 BaseInstruction:{OpType:0 Rd:6 ALU:12 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:9} Operand:9 Result:9 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=Memory
<nil> TRC pkg/cpu/writeback.go:88 > Got with instruction: &{rawInstruction:596065 BaseInstruction:{OpType:0 Rd:6 ALU:12 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:9} Operand:9 Result:9 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:43 > Processing instruction: &{rawInstruction:596065 BaseInstruction:{OpType:0 Rd:6 ALU:12 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:9} Operand:9 Result:9 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:65 > Writing back result: 9 to r6
 Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:67 > Unblocked register r6 for write back
 Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:75 > Written back to rdestaux: 0 0
 Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:79 > Write back completed for instruction: &{rawInstruction:596065 BaseInstruction:{OpType:0 Rd:6 ALU:12 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:9} Operand:9 Result:9 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=WriteBack
<nil> TRC pkg/cpu/memory.go:56 > Current instruction is not a load/store type, skipping memory stage execution &{rawInstruction:661537 BaseInstruction:{OpType:0 Rd:2 ALU:12 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:10} Operand:10 Result:10 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=Memory
<nil> TRC pkg/cpu/execute.go:103 > ALURI operation result: 20 Stage=Execute
<nil> TRC pkg/cpu/decode.go:61 > No current instruction to process, returning early Stage=Decode
<nil> TRC pkg/cpu/fetch.go:51 > Fetch failed: WAIT_NEXT_LEVEL Stage=Fetch
<nil> TRC pkg/cpu/pipeline.go:67 > canFetch: true

<nil> TRC pkg/cpu/fetch.go:78 > No instruction fetched, cannot advance Stage=Fetch
<nil> TRC pkg/cpu/decode.go:162 > previous stage Fetch is stalled Stage=Decode
<nil> TRC pkg/cpu/decode.go:170 > Advancing to next stage with instruction: <nil>
 Stage=Decode
<nil> TRC pkg/cpu/execute.go:292 > Advancing to next stage with instruction: &{rawInstruction:1311201 BaseInstruction:{OpType:0 Rd:30 ALU:0 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:20} Operand:20 Result:20 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=Execute
<nil> TRC pkg/cpu/memory.go:118 > Advancing to next stage with instruction: &{rawInstruction:661537 BaseInstruction:{OpType:0 Rd:2 ALU:12 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:10} Operand:10 Result:10 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=Memory
<nil> TRC pkg/cpu/writeback.go:88 > Got with instruction: &{rawInstruction:661537 BaseInstruction:{OpType:0 Rd:2 ALU:12 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:10} Operand:10 Result:10 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:43 > Processing instruction: &{rawInstruction:661537 BaseInstruction:{OpType:0 Rd:2 ALU:12 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:10} Operand:10 Result:10 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:65 > Writing back result: 10 to r2
 Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:67 > Unblocked register r2 for write back
 Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:75 > Written back to rdestaux: 0 0
 Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:79 > Write back completed for instruction: &{rawInstruction:661537 BaseInstruction:{OpType:0 Rd:2 ALU:12 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:10} Operand:10 Result:10 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=WriteBack
<nil> TRC pkg/cpu/memory.go:56 > Current instruction is not a load/store type, skipping memory stage execution &{rawInstruction:1311201 BaseInstruction:{OpType:0 Rd:30 ALU:0 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:20} Operand:20 Result:20 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=Memory
<nil> TRC pkg/cpu/execute.go:258 > No current instruction to process, returning early Stage=Execute
<nil> TRC pkg/cpu/decode.go:61 > No current instruction to process, returning early Stage=Decode
<nil> TRC pkg/cpu/fetch.go:51 > Fetch failed: WAIT_NEXT_LEVEL Stage=Fetch
<nil> TRC pkg/cpu/pipeline.go:67 > canFetch: true

<nil> TRC pkg/cpu/fetch.go:78 > No instruction fetched, cannot advance Stage=Fetch
<nil> TRC pkg/cpu/decode.go:162 > previous stage Fetch is stalled Stage=Decode
<nil> TRC pkg/cpu/decode.go:170 > Advancing to next stage with instruction: <nil>
 Stage=Decode
<nil> TRC pkg/cpu/execute.go:292 > Advancing to next stage with instruction: <nil>
 Stage=Execute
<nil> TRC pkg/cpu/memory.go:118 > Advancing to next stage with instruction: &{rawInstruction:1311201 BaseInstruction:{OpType:0 Rd:30 ALU:0 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:20} Operand:20 Result:20 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=Memory
<nil> TRC pkg/cpu/writeback.go:88 > Got with instruction: &{rawInstruction:1311201 BaseInstruction:{OpType:0 Rd:30 ALU:0 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:20} Operand:20 Result:20 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:43 > Processing instruction: &{rawInstruction:1311201 BaseInstruction:{OpType:0 Rd:30 ALU:0 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:20} Operand:20 Result:20 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:65 > Writing back result: 20 to r30
 Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:67 > Unblocked register r30 for write back
 Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:75 > Written back to rdestaux: 0 0
 Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:79 > Write back completed for instruction: &{rawInstruction:1311201 BaseInstruction:{OpType:0 Rd:30 ALU:0 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:20} Operand:20 Result:20 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=WriteBack
<nil> TRC pkg/cpu/memory.go:52 > No current instruction to process, returning early Stage=Memory
<nil> TRC pkg/cpu/execute.go:258 > No current instruction to process, returning early Stage=Execute
<nil> TRC pkg/cpu/decode.go:61 > No current instruction to process, returning early Stage=Decode
<nil> TRC pkg/cpu/fetch.go:56 > Fetched instruction: 0x00020041
 Stage=Fetch
<nil> TRC pkg/cpu/fetch.go:61 > Increasing ProgramCounter to: 5 Stage=Fetch
<nil> TRC pkg/cpu/pipeline.go:67 > canFetch: true

<nil> TRC pkg/cpu/fetch.go:83 > Advancing to next stage with instruction: 0x00020041 Stage=Fetch
<nil> TRC pkg/cpu/decode.go:170 > Advancing to next stage with instruction: <nil>
 Stage=Decode
<nil> TRC pkg/cpu/execute.go:292 > Advancing to next stage with instruction: <nil>
 Stage=Execute
<nil> TRC pkg/cpu/memory.go:118 > Advancing to next stage with instruction: <nil>
 Stage=Memory
<nil> TRC pkg/cpu/writeback.go:88 > Got with instruction: <nil>
 Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:39 > No current instruction to process, returning early Stage=WriteBack
<nil> TRC pkg/cpu/memory.go:52 > No current instruction to process, returning early Stage=Memory
<nil> TRC pkg/cpu/execute.go:258 > No current instruction to process, returning early Stage=Execute
<nil> TRC pkg/cpu/decode.go:69 > Decoded instruction: &{rawInstruction:131137 BaseInstruction:{OpType:0 Rd:4 ALU:0 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:2} Operand:0 Result:0 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:false}
 Stage=Decode
<nil> TRC pkg/cpu/decode.go:155 > Decoded filled instruction: &{rawInstruction:131137 BaseInstruction:{OpType:0 Rd:4 ALU:0 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:2} Operand:2 Result:0 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=Decode
<nil> TRC pkg/cpu/fetch.go:56 > Fetched instruction: 0x00010221
 Stage=Fetch
<nil> TRC pkg/cpu/fetch.go:61 > Increasing ProgramCounter to: 6 Stage=Fetch
<nil> TRC pkg/cpu/pipeline.go:67 > canFetch: true

<nil> TRC pkg/cpu/fetch.go:83 > Advancing to next stage with instruction: 0x00010221 Stage=Fetch
<nil> TRC pkg/cpu/decode.go:170 > Advancing to next stage with instruction: &{rawInstruction:131137 BaseInstruction:{OpType:0 Rd:4 ALU:0 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:2} Operand:2 Result:0 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=Decode
<nil> TRC pkg/cpu/execute.go:292 > Advancing to next stage with instruction: <nil>
 Stage=Execute
<nil> TRC pkg/cpu/memory.go:118 > Advancing to next stage with instruction: <nil>
 Stage=Memory
<nil> TRC pkg/cpu/writeback.go:88 > Got with instruction: <nil>
 Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:39 > No current instruction to process, returning early Stage=WriteBack
<nil> TRC pkg/cpu/memory.go:52 > No current instruction to process, returning early Stage=Memory
<nil> TRC pkg/cpu/execute.go:103 > ALURI operation result: 2 Stage=Execute
<nil> TRC pkg/cpu/decode.go:69 > Decoded instruction: &{rawInstruction:66081 BaseInstruction:{OpType:0 Rd:2 ALU:1 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:1} Operand:0 Result:0 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:false}
 Stage=Decode
<nil> TRC pkg/cpu/decode.go:155 > Decoded filled instruction: &{rawInstruction:66081 BaseInstruction:{OpType:0 Rd:2 ALU:1 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:1} Operand:1 Result:10 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=Decode
<nil> TRC pkg/cpu/fetch.go:56 > Fetched instruction: 0x00001c21
 Stage=Fetch
<nil> TRC pkg/cpu/fetch.go:61 > Increasing ProgramCounter to: 7 Stage=Fetch
<nil> TRC pkg/cpu/pipeline.go:67 > canFetch: true

<nil> TRC pkg/cpu/fetch.go:83 > Advancing to next stage with instruction: 0x00001c21 Stage=Fetch
<nil> TRC pkg/cpu/decode.go:170 > Advancing to next stage with instruction: &{rawInstruction:66081 BaseInstruction:{OpType:0 Rd:2 ALU:1 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:1} Operand:1 Result:10 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=Decode
<nil> TRC pkg/cpu/execute.go:292 > Advancing to next stage with instruction: &{rawInstruction:131137 BaseInstruction:{OpType:0 Rd:4 ALU:0 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:2} Operand:2 Result:2 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=Execute
<nil> TRC pkg/cpu/memory.go:118 > Advancing to next stage with instruction: <nil>
 Stage=Memory
<nil> TRC pkg/cpu/writeback.go:88 > Got with instruction: <nil>
 Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:39 > No current instruction to process, returning early Stage=WriteBack
<nil> TRC pkg/cpu/memory.go:56 > Current instruction is not a load/store type, skipping memory stage execution &{rawInstruction:131137 BaseInstruction:{OpType:0 Rd:4 ALU:0 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:2} Operand:2 Result:2 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=Memory
<nil> TRC pkg/cpu/execute.go:103 > ALURI operation result: 9 Stage=Execute
<nil> TRC pkg/cpu/decode.go:69 > Decoded instruction: &{rawInstruction:7201 BaseInstruction:{OpType:0 Rd:2 ALU:14 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:0} Operand:0 Result:0 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:false}
 Stage=Decode
<nil> TRC pkg/cpu/decode.go:75 > Failed to read register r2 -1 Stage=Decode
<nil> TRC pkg/cpu/fetch.go:56 > Fetched instruction: 0x0000026d
 Stage=Fetch
<nil> TRC pkg/cpu/fetch.go:61 > Increasing ProgramCounter to: 8 Stage=Fetch
<nil> TRC pkg/cpu/pipeline.go:67 > canFetch: true

<nil> TRC pkg/cpu/fetch.go:88 > Next stage cannot advance, stalling Stage=Fetch
<nil> TRC pkg/cpu/decode.go:165 > Decode is busy, cannot advance: 1 Stage=Decode
<nil> TRC pkg/cpu/execute.go:284 > previous stage Decode returned stall
 Stage=Execute
<nil> TRC pkg/cpu/execute.go:292 > Advancing to next stage with instruction: &{rawInstruction:66081 BaseInstruction:{OpType:0 Rd:2 ALU:1 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:1} Operand:1 Result:9 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=Execute
<nil> TRC pkg/cpu/memory.go:118 > Advancing to next stage with instruction: &{rawInstruction:131137 BaseInstruction:{OpType:0 Rd:4 ALU:0 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:2} Operand:2 Result:2 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=Memory
<nil> TRC pkg/cpu/writeback.go:88 > Got with instruction: &{rawInstruction:131137 BaseInstruction:{OpType:0 Rd:4 ALU:0 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:2} Operand:2 Result:2 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:43 > Processing instruction: &{rawInstruction:131137 BaseInstruction:{OpType:0 Rd:4 ALU:0 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:2} Operand:2 Result:2 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:65 > Writing back result: 2 to r4
 Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:67 > Unblocked register r4 for write back
 Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:75 > Written back to rdestaux: 0 0
 Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:79 > Write back completed for instruction: &{rawInstruction:131137 BaseInstruction:{OpType:0 Rd:4 ALU:0 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:2} Operand:2 Result:2 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=WriteBack
<nil> TRC pkg/cpu/memory.go:56 > Current instruction is not a load/store type, skipping memory stage execution &{rawInstruction:66081 BaseInstruction:{OpType:0 Rd:2 ALU:1 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:1} Operand:1 Result:9 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=Memory
<nil> TRC pkg/cpu/execute.go:258 > No current instruction to process, returning early Stage=Execute
<nil> TRC pkg/cpu/decode.go:69 > Decoded instruction: &{rawInstruction:7201 BaseInstruction:{OpType:0 Rd:2 ALU:14 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:0} Operand:0 Result:0 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:false}
 Stage=Decode
<nil> TRC pkg/cpu/decode.go:75 > Failed to read register r2 -1 Stage=Decode
<nil> TRC pkg/cpu/fetch.go:44 > Currently have an instruction &{rawInstruction:621 BaseInstruction:{OpType:0 Rd:0 ALU:0 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:0} Operand:0 Result:0 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:false}, skipping fetch Stage=Fetch
<nil> TRC pkg/cpu/pipeline.go:67 > canFetch: true

<nil> TRC pkg/cpu/fetch.go:88 > Next stage cannot advance, stalling Stage=Fetch
<nil> TRC pkg/cpu/decode.go:165 > Decode is busy, cannot advance: 1 Stage=Decode
<nil> TRC pkg/cpu/execute.go:284 > previous stage Decode returned stall
 Stage=Execute
<nil> TRC pkg/cpu/execute.go:292 > Advancing to next stage with instruction: <nil>
 Stage=Execute
<nil> TRC pkg/cpu/memory.go:118 > Advancing to next stage with instruction: &{rawInstruction:66081 BaseInstruction:{OpType:0 Rd:2 ALU:1 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:1} Operand:1 Result:9 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=Memory
<nil> TRC pkg/cpu/writeback.go:88 > Got with instruction: &{rawInstruction:66081 BaseInstruction:{OpType:0 Rd:2 ALU:1 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:1} Operand:1 Result:9 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:43 > Processing instruction: &{rawInstruction:66081 BaseInstruction:{OpType:0 Rd:2 ALU:1 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:1} Operand:1 Result:9 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:65 > Writing back result: 9 to r2
 Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:67 > Unblocked register r2 for write back
 Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:75 > Written back to rdestaux: 0 0
 Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:79 > Write back completed for instruction: &{rawInstruction:66081 BaseInstruction:{OpType:0 Rd:2 ALU:1 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:1} Operand:1 Result:9 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=WriteBack
<nil> TRC pkg/cpu/memory.go:52 > No current instruction to process, returning early Stage=Memory
<nil> TRC pkg/cpu/execute.go:258 > No current instruction to process, returning early Stage=Execute
<nil> TRC pkg/cpu/decode.go:69 > Decoded instruction: &{rawInstruction:7201 BaseInstruction:{OpType:0 Rd:2 ALU:14 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:0} Operand:0 Result:0 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:false}
 Stage=Decode
<nil> TRC pkg/cpu/decode.go:155 > Decoded filled instruction: &{rawInstruction:7201 BaseInstruction:{OpType:0 Rd:2 ALU:14 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:0} Operand:0 Result:9 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=Decode
<nil> TRC pkg/cpu/fetch.go:44 > Currently have an instruction &{rawInstruction:621 BaseInstruction:{OpType:0 Rd:0 ALU:0 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:0} Operand:0 Result:0 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:false}, skipping fetch Stage=Fetch
<nil> TRC pkg/cpu/pipeline.go:67 > canFetch: true

<nil> TRC pkg/cpu/fetch.go:83 > Advancing to next stage with instruction: 0x0000026d Stage=Fetch
<nil> TRC pkg/cpu/decode.go:170 > Advancing to next stage with instruction: &{rawInstruction:7201 BaseInstruction:{OpType:0 Rd:2 ALU:14 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:0} Operand:0 Result:9 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=Decode
<nil> TRC pkg/cpu/execute.go:292 > Advancing to next stage with instruction: <nil>
 Stage=Execute
<nil> TRC pkg/cpu/memory.go:118 > Advancing to next stage with instruction: <nil>
 Stage=Memory
<nil> TRC pkg/cpu/writeback.go:88 > Got with instruction: <nil>
 Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:39 > No current instruction to process, returning early Stage=WriteBack
<nil> TRC pkg/cpu/memory.go:52 > No current instruction to process, returning early Stage=Memory
<nil> TRC pkg/cpu/execute.go:103 > ALURI operation result: 9 Stage=Execute
<nil> TRC pkg/cpu/decode.go:69 > Decoded instruction: &{rawInstruction:621 BaseInstruction:{OpType:3 Rd:0 ALU:0 Rs:0 RMem:6 CtrlFlag:1 CtrlMode:0 MemMode:0 Imm:0} Operand:0 Result:0 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:false}
 Stage=Decode
<nil> TRC pkg/cpu/decode.go:155 > Decoded filled instruction: &{rawInstruction:621 BaseInstruction:{OpType:3 Rd:0 ALU:0 Rs:0 RMem:6 CtrlFlag:1 CtrlMode:0 MemMode:0 Imm:0} Operand:0 Result:0 RDestAux:0 DestMemAddr:9 BranchTaken:false WriteBack:true}
 Stage=Decode
<nil> TRC pkg/cpu/fetch.go:51 > Fetch failed: WAIT_NEXT_LEVEL Stage=Fetch
<nil> TRC pkg/cpu/pipeline.go:67 > canFetch: true

<nil> TRC pkg/cpu/fetch.go:78 > No instruction fetched, cannot advance Stage=Fetch
<nil> TRC pkg/cpu/decode.go:162 > previous stage Fetch is stalled Stage=Decode
<nil> TRC pkg/cpu/decode.go:170 > Advancing to next stage with instruction: &{rawInstruction:621 BaseInstruction:{OpType:3 Rd:0 ALU:0 Rs:0 RMem:6 CtrlFlag:1 CtrlMode:0 MemMode:0 Imm:0} Operand:0 Result:0 RDestAux:0 DestMemAddr:9 BranchTaken:false WriteBack:true}
 Stage=Decode
<nil> TRC pkg/cpu/execute.go:292 > Advancing to next stage with instruction: &{rawInstruction:7201 BaseInstruction:{OpType:0 Rd:2 ALU:14 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:0} Operand:0 Result:9 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:false}
 Stage=Execute
<nil> TRC pkg/cpu/memory.go:118 > Advancing to next stage with instruction: <nil>
 Stage=Memory
<nil> TRC pkg/cpu/writeback.go:88 > Got with instruction: <nil>
 Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:39 > No current instruction to process, returning early Stage=WriteBack
<nil> TRC pkg/cpu/memory.go:56 > Current instruction is not a load/store type, skipping memory stage execution &{rawInstruction:7201 BaseInstruction:{OpType:0 Rd:2 ALU:14 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:0} Operand:0 Result:9 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:false}
 Stage=Memory
<nil> TRC pkg/cpu/execute.go:168 > calculated memory address: 9 Stage=Execute
<nil> TRC pkg/cpu/decode.go:61 > No current instruction to process, returning early Stage=Decode
<nil> TRC pkg/cpu/fetch.go:51 > Fetch failed: WAIT_NEXT_LEVEL Stage=Fetch
<nil> TRC pkg/cpu/pipeline.go:67 > canFetch: true

<nil> TRC pkg/cpu/fetch.go:78 > No instruction fetched, cannot advance Stage=Fetch
<nil> TRC pkg/cpu/decode.go:162 > previous stage Fetch is stalled Stage=Decode
<nil> TRC pkg/cpu/decode.go:170 > Advancing to next stage with instruction: <nil>
 Stage=Decode
<nil> TRC pkg/cpu/execute.go:292 > Advancing to next stage with instruction: &{rawInstruction:621 BaseInstruction:{OpType:3 Rd:0 ALU:0 Rs:0 RMem:6 CtrlFlag:1 CtrlMode:0 MemMode:0 Imm:0} Operand:0 Result:0 RDestAux:0 DestMemAddr:9 BranchTaken:false WriteBack:true}
 Stage=Execute
<nil> TRC pkg/cpu/memory.go:118 > Advancing to next stage with instruction: &{rawInstruction:7201 BaseInstruction:{OpType:0 Rd:2 ALU:14 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:0} Operand:0 Result:9 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:false}
 Stage=Memory
<nil> TRC pkg/cpu/writeback.go:88 > Got with instruction: &{rawInstruction:7201 BaseInstruction:{OpType:0 Rd:2 ALU:14 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:0} Operand:0 Result:9 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:false}
 Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:43 > Processing instruction: &{rawInstruction:7201 BaseInstruction:{OpType:0 Rd:2 ALU:14 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:0} Operand:0 Result:9 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:false}
 Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:77 > No write-back required for this instruction Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:79 > Write back completed for instruction: &{rawInstruction:7201 BaseInstruction:{OpType:0 Rd:2 ALU:14 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:0} Operand:0 Result:9 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:false}
 Stage=WriteBack
<nil> TRC pkg/cpu/memory.go:56 > Current instruction is not a load/store type, skipping memory stage execution &{rawInstruction:621 BaseInstruction:{OpType:3 Rd:0 ALU:0 Rs:0 RMem:6 CtrlFlag:1 CtrlMode:0 MemMode:0 Imm:0} Operand:0 Result:0 RDestAux:0 DestMemAddr:9 BranchTaken:false WriteBack:true}
 Stage=Memory
<nil> TRC pkg/cpu/execute.go:258 > No current instruction to process, returning early Stage=Execute
<nil> TRC pkg/cpu/decode.go:61 > No current instruction to process, returning early Stage=Decode
<nil> TRC pkg/cpu/fetch.go:51 > Fetch failed: WAIT_NEXT_LEVEL Stage=Fetch
<nil> TRC pkg/cpu/pipeline.go:67 > canFetch: true

<nil> TRC pkg/cpu/fetch.go:78 > No instruction fetched, cannot advance Stage=Fetch
<nil> TRC pkg/cpu/decode.go:162 > previous stage Fetch is stalled Stage=Decode
<nil> TRC pkg/cpu/decode.go:170 > Advancing to next stage with instruction: <nil>
 Stage=Decode
<nil> TRC pkg/cpu/execute.go:292 > Advancing to next stage with instruction: <nil>
 Stage=Execute
<nil> TRC pkg/cpu/memory.go:118 > Advancing to next stage with instruction: &{rawInstruction:621 BaseInstruction:{OpType:3 Rd:0 ALU:0 Rs:0 RMem:6 CtrlFlag:1 CtrlMode:0 MemMode:0 Imm:0} Operand:0 Result:0 RDestAux:0 DestMemAddr:9 BranchTaken:false WriteBack:true}
 Stage=Memory
<nil> TRC pkg/cpu/writeback.go:88 > Got with instruction: &{rawInstruction:621 BaseInstruction:{OpType:3 Rd:0 ALU:0 Rs:0 RMem:6 CtrlFlag:1 CtrlMode:0 MemMode:0 Imm:0} Operand:0 Result:0 RDestAux:0 DestMemAddr:9 BranchTaken:false WriteBack:true}
 Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:43 > Processing instruction: &{rawInstruction:621 BaseInstruction:{OpType:3 Rd:0 ALU:0 Rs:0 RMem:6 CtrlFlag:1 CtrlMode:0 MemMode:0 Imm:0} Operand:0 Result:0 RDestAux:0 DestMemAddr:9 BranchTaken:false WriteBack:true}
 Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:50 > Control instruction detected Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:52 > Branch not taken, no write back to Program Counter required Stage=WriteBack
<nil> TRC pkg/cpu/memory.go:52 > No current instruction to process, returning early Stage=Memory
<nil> TRC pkg/cpu/execute.go:258 > No current instruction to process, returning early Stage=Execute
<nil> TRC pkg/cpu/decode.go:61 > No current instruction to process, returning early Stage=Decode
<nil> TRC pkg/cpu/fetch.go:56 > Fetched instruction: 0x0000005d
 Stage=Fetch
<nil> TRC pkg/cpu/fetch.go:61 > Increasing ProgramCounter to: 9 Stage=Fetch
<nil> TRC pkg/cpu/pipeline.go:67 > canFetch: true

<nil> TRC pkg/cpu/fetch.go:83 > Advancing to next stage with instruction: 0x0000005d Stage=Fetch
<nil> TRC pkg/cpu/decode.go:170 > Advancing to next stage with instruction: <nil>
 Stage=Decode
<nil> TRC pkg/cpu/execute.go:292 > Advancing to next stage with instruction: <nil>
 Stage=Execute
<nil> TRC pkg/cpu/memory.go:118 > Advancing to next stage with instruction: <nil>
 Stage=Memory
<nil> TRC pkg/cpu/writeback.go:88 > Got with instruction: <nil>
 Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:39 > No current instruction to process, returning early Stage=WriteBack
<nil> TRC pkg/cpu/memory.go:52 > No current instruction to process, returning early Stage=Memory
<nil> TRC pkg/cpu/execute.go:258 > No current instruction to process, returning early Stage=Execute
<nil> TRC pkg/cpu/decode.go:69 > Decoded instruction: &{rawInstruction:93 BaseInstruction:{OpType:3 Rd:0 ALU:0 Rs:0 RMem:5 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:0} Operand:0 Result:0 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:false}
 Stage=Decode
<nil> TRC pkg/cpu/decode.go:155 > Decoded filled instruction: &{rawInstruction:93 BaseInstruction:{OpType:3 Rd:0 ALU:0 Rs:0 RMem:5 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:0} Operand:0 Result:0 RDestAux:0 DestMemAddr:4 BranchTaken:false WriteBack:true}
 Stage=Decode
<nil> TRC pkg/cpu/fetch.go:56 > Fetched instruction: 0xbeef0a11
 Stage=Fetch
<nil> TRC pkg/cpu/fetch.go:61 > Increasing ProgramCounter to: 10 Stage=Fetch
<nil> TRC pkg/cpu/pipeline.go:67 > canFetch: true

<nil> TRC pkg/cpu/fetch.go:83 > Advancing to next stage with instruction: 0xbeef0a11 Stage=Fetch
<nil> TRC pkg/cpu/decode.go:170 > Advancing to next stage with instruction: &{rawInstruction:93 BaseInstruction:{OpType:3 Rd:0 ALU:0 Rs:0 RMem:5 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:0} Operand:0 Result:0 RDestAux:0 DestMemAddr:4 BranchTaken:false WriteBack:true}
 Stage=Decode
<nil> TRC pkg/cpu/execute.go:292 > Advancing to next stage with instruction: <nil>
 Stage=Execute
<nil> TRC pkg/cpu/memory.go:118 > Advancing to next stage with instruction: <nil>
 Stage=Memory
<nil> TRC pkg/cpu/writeback.go:88 > Got with instruction: <nil>
 Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:39 > No current instruction to process, returning early Stage=WriteBack
<nil> TRC pkg/cpu/memory.go:52 > No current instruction to process, returning early Stage=Memory
<nil> TRC pkg/cpu/execute.go:168 > calculated memory address: 4 Stage=Execute
<nil> TRC pkg/cpu/decode.go:69 > Decoded instruction: &{rawInstruction:3203336721 BaseInstruction:{OpType:0 Rd:1 ALU:5 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:-16657} Operand:0 Result:0 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:false}
 Stage=Decode
<nil> TRC pkg/cpu/decode.go:155 > Decoded filled instruction: &{rawInstruction:3203336721 BaseInstruction:{OpType:0 Rd:1 ALU:5 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:-16657} Operand:4294950639 Result:0 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=Decode
<nil> TRC pkg/cpu/fetch.go:56 > Fetched instruction: 0x00000419
 Stage=Fetch
<nil> TRC pkg/cpu/fetch.go:61 > Increasing ProgramCounter to: 11 Stage=Fetch
<nil> TRC pkg/cpu/pipeline.go:67 > canFetch: true

<nil> TRC pkg/cpu/fetch.go:83 > Advancing to next stage with instruction: 0x00000419 Stage=Fetch
<nil> TRC pkg/cpu/decode.go:170 > Advancing to next stage with instruction: &{rawInstruction:3203336721 BaseInstruction:{OpType:0 Rd:1 ALU:5 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:-16657} Operand:4294950639 Result:0 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=Decode
<nil> TRC pkg/cpu/execute.go:292 > Advancing to next stage with instruction: &{rawInstruction:93 BaseInstruction:{OpType:3 Rd:0 ALU:0 Rs:0 RMem:5 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:0} Operand:0 Result:0 RDestAux:0 DestMemAddr:4 BranchTaken:true WriteBack:true}
 Stage=Execute
<nil> TRC pkg/cpu/memory.go:118 > Advancing to next stage with instruction: <nil>
 Stage=Memory
<nil> TRC pkg/cpu/writeback.go:88 > Got with instruction: <nil>
 Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:39 > No current instruction to process, returning early Stage=WriteBack
<nil> TRC pkg/cpu/memory.go:56 > Current instruction is not a load/store type, skipping memory stage execution &{rawInstruction:93 BaseInstruction:{OpType:3 Rd:0 ALU:0 Rs:0 RMem:5 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:0} Operand:0 Result:0 RDestAux:0 DestMemAddr:4 BranchTaken:true WriteBack:true}
 Stage=Memory
<nil> TRC pkg/cpu/execute.go:103 > ALURI operation result: 4294950639 Stage=Execute
<nil> TRC pkg/cpu/decode.go:69 > Decoded instruction: &{rawInstruction:1049 BaseInstruction:{OpType:2 Rd:1 ALU:0 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:2 Imm:0} Operand:0 Result:0 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:false}
 Stage=Decode
<nil> TRC pkg/cpu/decode.go:155 > Decoded filled instruction: &{rawInstruction:1049 BaseInstruction:{OpType:2 Rd:1 ALU:0 Rs:0 RMem:30 CtrlFlag:0 CtrlMode:0 MemMode:2 Imm:0} Operand:0 Result:0 RDestAux:0 DestMemAddr:20 BranchTaken:false WriteBack:false}
 Stage=Decode
<nil> TRC pkg/cpu/fetch.go:56 > Fetched instruction: 0x00000419
 Stage=Fetch
<nil> TRC pkg/cpu/fetch.go:61 > Increasing ProgramCounter to: 12 Stage=Fetch
<nil> TRC pkg/cpu/pipeline.go:67 > canFetch: true

<nil> TRC pkg/cpu/fetch.go:83 > Advancing to next stage with instruction: 0x00000419 Stage=Fetch
<nil> TRC pkg/cpu/decode.go:170 > Advancing to next stage with instruction: &{rawInstruction:1049 BaseInstruction:{OpType:2 Rd:1 ALU:0 Rs:0 RMem:30 CtrlFlag:0 CtrlMode:0 MemMode:2 Imm:0} Operand:0 Result:0 RDestAux:0 DestMemAddr:20 BranchTaken:false WriteBack:false}
 Stage=Decode
<nil> TRC pkg/cpu/execute.go:292 > Advancing to next stage with instruction: &{rawInstruction:3203336721 BaseInstruction:{OpType:0 Rd:1 ALU:5 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:-16657} Operand:4294950639 Result:4294950639 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=Execute
<nil> TRC pkg/cpu/memory.go:118 > Advancing to next stage with instruction: &{rawInstruction:93 BaseInstruction:{OpType:3 Rd:0 ALU:0 Rs:0 RMem:5 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:0} Operand:0 Result:0 RDestAux:0 DestMemAddr:4 BranchTaken:true WriteBack:true}
 Stage=Memory
<nil> TRC pkg/cpu/writeback.go:88 > Got with instruction: &{rawInstruction:93 BaseInstruction:{OpType:3 Rd:0 ALU:0 Rs:0 RMem:5 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:0} Operand:0 Result:0 RDestAux:0 DestMemAddr:4 BranchTaken:true WriteBack:true}
 Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:43 > Processing instruction: &{rawInstruction:93 BaseInstruction:{OpType:3 Rd:0 ALU:0 Rs:0 RMem:5 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:0} Operand:0 Result:0 RDestAux:0 DestMemAddr:4 BranchTaken:true WriteBack:true}
 Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:50 > Control instruction detected Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:59 > Writing to Program Counter directly from control instruction to 4
 Stage=WriteBack
<nil> TRC pkg/cpu/fetch.go:95 > Squashing instruction: <nil>
 Stage=Fetch
<nil> TRC pkg/cpu/decode.go:182 > Squashing instruction: &{rawInstruction:1049 BaseInstruction:{OpType:0 Rd:0 ALU:0 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:0} Operand:0 Result:0 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:false}
 Stage=Decode
<nil> TRC pkg/cpu/execute.go:304 > Squashing instruction: &{rawInstruction:1049 BaseInstruction:{OpType:2 Rd:1 ALU:0 Rs:0 RMem:30 CtrlFlag:0 CtrlMode:0 MemMode:2 Imm:0} Operand:0 Result:0 RDestAux:0 DestMemAddr:20 BranchTaken:false WriteBack:false}
 Stage=Execute
<nil> TRC pkg/cpu/memory.go:130 > Squashing instruction: &{rawInstruction:3203336721 BaseInstruction:{OpType:0 Rd:1 ALU:5 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:-16657} Operand:4294950639 Result:4294950639 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=Memory
<nil> TRC pkg/cpu/writeback.go:95 > Squashing instruction: &{rawInstruction:93 BaseInstruction:{OpType:3 Rd:0 ALU:0 Rs:0 RMem:5 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:0} Operand:0 Result:0 RDestAux:0 DestMemAddr:4 BranchTaken:true WriteBack:true}
 Stage=WriteBack
<nil> TRC pkg/cpu/memory.go:52 > No current instruction to process, returning early Stage=Memory
<nil> TRC pkg/cpu/execute.go:258 > No current instruction to process, returning early Stage=Execute
<nil> TRC pkg/cpu/decode.go:61 > No current instruction to process, returning early Stage=Decode
<nil> TRC pkg/cpu/fetch.go:56 > Fetched instruction: 0x00020041
 Stage=Fetch
<nil> TRC pkg/cpu/fetch.go:61 > Increasing ProgramCounter to: 5 Stage=Fetch
<nil> TRC pkg/cpu/pipeline.go:67 > canFetch: true

<nil> TRC pkg/cpu/fetch.go:83 > Advancing to next stage with instruction: 0x00020041 Stage=Fetch
<nil> TRC pkg/cpu/decode.go:170 > Advancing to next stage with instruction: <nil>
 Stage=Decode
<nil> TRC pkg/cpu/execute.go:292 > Advancing to next stage with instruction: <nil>
 Stage=Execute
<nil> TRC pkg/cpu/memory.go:118 > Advancing to next stage with instruction: <nil>
 Stage=Memory
<nil> TRC pkg/cpu/writeback.go:88 > Got with instruction: <nil>
 Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:39 > No current instruction to process, returning early Stage=WriteBack
<nil> TRC pkg/cpu/memory.go:52 > No current instruction to process, returning early Stage=Memory
<nil> TRC pkg/cpu/execute.go:258 > No current instruction to process, returning early Stage=Execute
<nil> TRC pkg/cpu/decode.go:69 > Decoded instruction: &{rawInstruction:131137 BaseInstruction:{OpType:0 Rd:4 ALU:0 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:2} Operand:0 Result:0 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:false}
 Stage=Decode
<nil> TRC pkg/cpu/decode.go:155 > Decoded filled instruction: &{rawInstruction:131137 BaseInstruction:{OpType:0 Rd:4 ALU:0 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:2} Operand:2 Result:2 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=Decode
<nil> TRC pkg/cpu/fetch.go:56 > Fetched instruction: 0x00010221
 Stage=Fetch
<nil> TRC pkg/cpu/fetch.go:61 > Increasing ProgramCounter to: 6 Stage=Fetch
<nil> TRC pkg/cpu/pipeline.go:67 > canFetch: true

<nil> TRC pkg/cpu/fetch.go:83 > Advancing to next stage with instruction: 0x00010221 Stage=Fetch
<nil> TRC pkg/cpu/decode.go:170 > Advancing to next stage with instruction: &{rawInstruction:131137 BaseInstruction:{OpType:0 Rd:4 ALU:0 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:2} Operand:2 Result:2 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=Decode
<nil> TRC pkg/cpu/execute.go:292 > Advancing to next stage with instruction: <nil>
 Stage=Execute
<nil> TRC pkg/cpu/memory.go:118 > Advancing to next stage with instruction: <nil>
 Stage=Memory
<nil> TRC pkg/cpu/writeback.go:88 > Got with instruction: <nil>
 Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:39 > No current instruction to process, returning early Stage=WriteBack
<nil> TRC pkg/cpu/memory.go:52 > No current instruction to process, returning early Stage=Memory
<nil> TRC pkg/cpu/execute.go:103 > ALURI operation result: 4 Stage=Execute
<nil> TRC pkg/cpu/decode.go:69 > Decoded instruction: &{rawInstruction:66081 BaseInstruction:{OpType:0 Rd:2 ALU:1 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:1} Operand:0 Result:0 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:false}
 Stage=Decode
<nil> TRC pkg/cpu/decode.go:155 > Decoded filled instruction: &{rawInstruction:66081 BaseInstruction:{OpType:0 Rd:2 ALU:1 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:1} Operand:1 Result:9 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=Decode
<nil> TRC pkg/cpu/fetch.go:56 > Fetched instruction: 0x00001c21
 Stage=Fetch
<nil> TRC pkg/cpu/fetch.go:61 > Increasing ProgramCounter to: 7 Stage=Fetch
<nil> TRC pkg/cpu/pipeline.go:67 > canFetch: true

<nil> TRC pkg/cpu/fetch.go:83 > Advancing to next stage with instruction: 0x00001c21 Stage=Fetch
<nil> TRC pkg/cpu/decode.go:170 > Advancing to next stage with instruction: &{rawInstruction:66081 BaseInstruction:{OpType:0 Rd:2 ALU:1 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:1} Operand:1 Result:9 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=Decode
<nil> TRC pkg/cpu/execute.go:292 > Advancing to next stage with instruction: &{rawInstruction:131137 BaseInstruction:{OpType:0 Rd:4 ALU:0 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:2} Operand:2 Result:4 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=Execute
<nil> TRC pkg/cpu/memory.go:118 > Advancing to next stage with instruction: <nil>
 Stage=Memory
<nil> TRC pkg/cpu/writeback.go:88 > Got with instruction: <nil>
 Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:39 > No current instruction to process, returning early Stage=WriteBack
<nil> TRC pkg/cpu/memory.go:56 > Current instruction is not a load/store type, skipping memory stage execution &{rawInstruction:131137 BaseInstruction:{OpType:0 Rd:4 ALU:0 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:2} Operand:2 Result:4 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=Memory
<nil> TRC pkg/cpu/execute.go:103 > ALURI operation result: 8 Stage=Execute
<nil> TRC pkg/cpu/decode.go:69 > Decoded instruction: &{rawInstruction:7201 BaseInstruction:{OpType:0 Rd:2 ALU:14 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:0} Operand:0 Result:0 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:false}
 Stage=Decode
<nil> TRC pkg/cpu/decode.go:75 > Failed to read register r2 -1 Stage=Decode
<nil> TRC pkg/cpu/fetch.go:56 > Fetched instruction: 0x0000026d
 Stage=Fetch
<nil> TRC pkg/cpu/fetch.go:61 > Increasing ProgramCounter to: 8 Stage=Fetch
<nil> TRC pkg/cpu/pipeline.go:67 > canFetch: true

<nil> TRC pkg/cpu/fetch.go:88 > Next stage cannot advance, stalling Stage=Fetch
<nil> TRC pkg/cpu/decode.go:165 > Decode is busy, cannot advance: 1 Stage=Decode
<nil> TRC pkg/cpu/execute.go:284 > previous stage Decode returned stall
 Stage=Execute
<nil> TRC pkg/cpu/execute.go:292 > Advancing to next stage with instruction: &{rawInstruction:66081 BaseInstruction:{OpType:0 Rd:2 ALU:1 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:1} Operand:1 Result:8 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=Execute
<nil> TRC pkg/cpu/memory.go:118 > Advancing to next stage with instruction: &{rawInstruction:131137 BaseInstruction:{OpType:0 Rd:4 ALU:0 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:2} Operand:2 Result:4 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=Memory
<nil> TRC pkg/cpu/writeback.go:88 > Got with instruction: &{rawInstruction:131137 BaseInstruction:{OpType:0 Rd:4 ALU:0 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:2} Operand:2 Result:4 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:43 > Processing instruction: &{rawInstruction:131137 BaseInstruction:{OpType:0 Rd:4 ALU:0 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:2} Operand:2 Result:4 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:65 > Writing back result: 4 to r4
 Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:67 > Unblocked register r4 for write back
 Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:75 > Written back to rdestaux: 0 0
 Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:79 > Write back completed for instruction: &{rawInstruction:131137 BaseInstruction:{OpType:0 Rd:4 ALU:0 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:2} Operand:2 Result:4 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=WriteBack
<nil> TRC pkg/cpu/memory.go:56 > Current instruction is not a load/store type, skipping memory stage execution &{rawInstruction:66081 BaseInstruction:{OpType:0 Rd:2 ALU:1 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:1} Operand:1 Result:8 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=Memory
<nil> TRC pkg/cpu/execute.go:258 > No current instruction to process, returning early Stage=Execute
<nil> TRC pkg/cpu/decode.go:69 > Decoded instruction: &{rawInstruction:7201 BaseInstruction:{OpType:0 Rd:2 ALU:14 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:0} Operand:0 Result:0 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:false}
 Stage=Decode
<nil> TRC pkg/cpu/decode.go:75 > Failed to read register r2 -1 Stage=Decode
<nil> TRC pkg/cpu/fetch.go:44 > Currently have an instruction &{rawInstruction:621 BaseInstruction:{OpType:0 Rd:0 ALU:0 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:0} Operand:0 Result:0 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:false}, skipping fetch Stage=Fetch
<nil> TRC pkg/cpu/pipeline.go:67 > canFetch: true

<nil> TRC pkg/cpu/fetch.go:88 > Next stage cannot advance, stalling Stage=Fetch
<nil> TRC pkg/cpu/decode.go:165 > Decode is busy, cannot advance: 1 Stage=Decode
<nil> TRC pkg/cpu/execute.go:284 > previous stage Decode returned stall
 Stage=Execute
<nil> TRC pkg/cpu/execute.go:292 > Advancing to next stage with instruction: <nil>
 Stage=Execute
<nil> TRC pkg/cpu/memory.go:118 > Advancing to next stage with instruction: &{rawInstruction:66081 BaseInstruction:{OpType:0 Rd:2 ALU:1 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:1} Operand:1 Result:8 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=Memory
<nil> TRC pkg/cpu/writeback.go:88 > Got with instruction: &{rawInstruction:66081 BaseInstruction:{OpType:0 Rd:2 ALU:1 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:1} Operand:1 Result:8 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:43 > Processing instruction: &{rawInstruction:66081 BaseInstruction:{OpType:0 Rd:2 ALU:1 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:1} Operand:1 Result:8 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:65 > Writing back result: 8 to r2
 Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:67 > Unblocked register r2 for write back
 Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:75 > Written back to rdestaux: 0 0
 Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:79 > Write back completed for instruction: &{rawInstruction:66081 BaseInstruction:{OpType:0 Rd:2 ALU:1 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:1} Operand:1 Result:8 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=WriteBack
<nil> TRC pkg/cpu/memory.go:52 > No current instruction to process, returning early Stage=Memory
<nil> TRC pkg/cpu/execute.go:258 > No current instruction to process, returning early Stage=Execute
<nil> TRC pkg/cpu/decode.go:69 > Decoded instruction: &{rawInstruction:7201 BaseInstruction:{OpType:0 Rd:2 ALU:14 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:0} Operand:0 Result:0 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:false}
 Stage=Decode
<nil> TRC pkg/cpu/decode.go:155 > Decoded filled instruction: &{rawInstruction:7201 BaseInstruction:{OpType:0 Rd:2 ALU:14 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:0} Operand:0 Result:8 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=Decode
<nil> TRC pkg/cpu/fetch.go:44 > Currently have an instruction &{rawInstruction:621 BaseInstruction:{OpType:0 Rd:0 ALU:0 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:0} Operand:0 Result:0 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:false}, skipping fetch Stage=Fetch
<nil> TRC pkg/cpu/pipeline.go:67 > canFetch: true

<nil> TRC pkg/cpu/fetch.go:83 > Advancing to next stage with instruction: 0x0000026d Stage=Fetch
<nil> TRC pkg/cpu/decode.go:170 > Advancing to next stage with instruction: &{rawInstruction:7201 BaseInstruction:{OpType:0 Rd:2 ALU:14 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:0} Operand:0 Result:8 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=Decode
<nil> TRC pkg/cpu/execute.go:292 > Advancing to next stage with instruction: <nil>
 Stage=Execute
<nil> TRC pkg/cpu/memory.go:118 > Advancing to next stage with instruction: <nil>
 Stage=Memory
<nil> TRC pkg/cpu/writeback.go:88 > Got with instruction: <nil>
 Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:39 > No current instruction to process, returning early Stage=WriteBack
<nil> TRC pkg/cpu/memory.go:52 > No current instruction to process, returning early Stage=Memory
<nil> TRC pkg/cpu/execute.go:103 > ALURI operation result: 8 Stage=Execute
<nil> TRC pkg/cpu/decode.go:69 > Decoded instruction: &{rawInstruction:621 BaseInstruction:{OpType:3 Rd:0 ALU:0 Rs:0 RMem:6 CtrlFlag:1 CtrlMode:0 MemMode:0 Imm:0} Operand:0 Result:0 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:false}
 Stage=Decode
<nil> TRC pkg/cpu/decode.go:155 > Decoded filled instruction: &{rawInstruction:621 BaseInstruction:{OpType:3 Rd:0 ALU:0 Rs:0 RMem:6 CtrlFlag:1 CtrlMode:0 MemMode:0 Imm:0} Operand:0 Result:0 RDestAux:0 DestMemAddr:9 BranchTaken:false WriteBack:true}
 Stage=Decode
<nil> TRC pkg/cpu/fetch.go:56 > Fetched instruction: 0x0000005d
 Stage=Fetch
<nil> TRC pkg/cpu/fetch.go:61 > Increasing ProgramCounter to: 9 Stage=Fetch
<nil> TRC pkg/cpu/pipeline.go:67 > canFetch: true

<nil> TRC pkg/cpu/fetch.go:83 > Advancing to next stage with instruction: 0x0000005d Stage=Fetch
<nil> TRC pkg/cpu/decode.go:170 > Advancing to next stage with instruction: &{rawInstruction:621 BaseInstruction:{OpType:3 Rd:0 ALU:0 Rs:0 RMem:6 CtrlFlag:1 CtrlMode:0 MemMode:0 Imm:0} Operand:0 Result:0 RDestAux:0 DestMemAddr:9 BranchTaken:false WriteBack:true}
 Stage=Decode
<nil> TRC pkg/cpu/execute.go:292 > Advancing to next stage with instruction: &{rawInstruction:7201 BaseInstruction:{OpType:0 Rd:2 ALU:14 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:0} Operand:0 Result:8 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:false}
 Stage=Execute
<nil> TRC pkg/cpu/memory.go:118 > Advancing to next stage with instruction: <nil>
 Stage=Memory
<nil> TRC pkg/cpu/writeback.go:88 > Got with instruction: <nil>
 Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:39 > No current instruction to process, returning early Stage=WriteBack
<nil> TRC pkg/cpu/memory.go:56 > Current instruction is not a load/store type, skipping memory stage execution &{rawInstruction:7201 BaseInstruction:{OpType:0 Rd:2 ALU:14 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:0} Operand:0 Result:8 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:false}
 Stage=Memory
<nil> TRC pkg/cpu/execute.go:168 > calculated memory address: 9 Stage=Execute
<nil> TRC pkg/cpu/decode.go:69 > Decoded instruction: &{rawInstruction:93 BaseInstruction:{OpType:3 Rd:0 ALU:0 Rs:0 RMem:5 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:0} Operand:0 Result:0 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:false}
 Stage=Decode
<nil> TRC pkg/cpu/decode.go:155 > Decoded filled instruction: &{rawInstruction:93 BaseInstruction:{OpType:3 Rd:0 ALU:0 Rs:0 RMem:5 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:0} Operand:0 Result:0 RDestAux:0 DestMemAddr:4 BranchTaken:false WriteBack:true}
 Stage=Decode
<nil> TRC pkg/cpu/fetch.go:56 > Fetched instruction: 0xbeef0a11
 Stage=Fetch
<nil> TRC pkg/cpu/fetch.go:61 > Increasing ProgramCounter to: 10 Stage=Fetch
<nil> TRC pkg/cpu/pipeline.go:67 > canFetch: true

<nil> TRC pkg/cpu/fetch.go:83 > Advancing to next stage with instruction: 0xbeef0a11 Stage=Fetch
<nil> TRC pkg/cpu/decode.go:170 > Advancing to next stage with instruction: &{rawInstruction:93 BaseInstruction:{OpType:3 Rd:0 ALU:0 Rs:0 RMem:5 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:0} Operand:0 Result:0 RDestAux:0 DestMemAddr:4 BranchTaken:false WriteBack:true}
 Stage=Decode
<nil> TRC pkg/cpu/execute.go:292 > Advancing to next stage with instruction: &{rawInstruction:621 BaseInstruction:{OpType:3 Rd:0 ALU:0 Rs:0 RMem:6 CtrlFlag:1 CtrlMode:0 MemMode:0 Imm:0} Operand:0 Result:0 RDestAux:0 DestMemAddr:9 BranchTaken:false WriteBack:true}
 Stage=Execute
<nil> TRC pkg/cpu/memory.go:118 > Advancing to next stage with instruction: &{rawInstruction:7201 BaseInstruction:{OpType:0 Rd:2 ALU:14 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:0} Operand:0 Result:8 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:false}
 Stage=Memory
<nil> TRC pkg/cpu/writeback.go:88 > Got with instruction: &{rawInstruction:7201 BaseInstruction:{OpType:0 Rd:2 ALU:14 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:0} Operand:0 Result:8 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:false}
 Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:43 > Processing instruction: &{rawInstruction:7201 BaseInstruction:{OpType:0 Rd:2 ALU:14 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:0} Operand:0 Result:8 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:false}
 Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:77 > No write-back required for this instruction Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:79 > Write back completed for instruction: &{rawInstruction:7201 BaseInstruction:{OpType:0 Rd:2 ALU:14 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:0} Operand:0 Result:8 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:false}
 Stage=WriteBack
<nil> TRC pkg/cpu/memory.go:56 > Current instruction is not a load/store type, skipping memory stage execution &{rawInstruction:621 BaseInstruction:{OpType:3 Rd:0 ALU:0 Rs:0 RMem:6 CtrlFlag:1 CtrlMode:0 MemMode:0 Imm:0} Operand:0 Result:0 RDestAux:0 DestMemAddr:9 BranchTaken:false WriteBack:true}
 Stage=Memory
<nil> TRC pkg/cpu/execute.go:168 > calculated memory address: 4 Stage=Execute
<nil> TRC pkg/cpu/decode.go:69 > Decoded instruction: &{rawInstruction:3203336721 BaseInstruction:{OpType:0 Rd:1 ALU:5 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:-16657} Operand:0 Result:0 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:false}
 Stage=Decode
<nil> TRC pkg/cpu/decode.go:155 > Decoded filled instruction: &{rawInstruction:3203336721 BaseInstruction:{OpType:0 Rd:1 ALU:5 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:-16657} Operand:4294950639 Result:0 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=Decode
<nil> TRC pkg/cpu/fetch.go:56 > Fetched instruction: 0x00000419
 Stage=Fetch
<nil> TRC pkg/cpu/fetch.go:61 > Increasing ProgramCounter to: 11 Stage=Fetch
<nil> TRC pkg/cpu/pipeline.go:67 > canFetch: true

<nil> TRC pkg/cpu/fetch.go:83 > Advancing to next stage with instruction: 0x00000419 Stage=Fetch
<nil> TRC pkg/cpu/decode.go:170 > Advancing to next stage with instruction: &{rawInstruction:3203336721 BaseInstruction:{OpType:0 Rd:1 ALU:5 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:-16657} Operand:4294950639 Result:0 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=Decode
<nil> TRC pkg/cpu/execute.go:292 > Advancing to next stage with instruction: &{rawInstruction:93 BaseInstruction:{OpType:3 Rd:0 ALU:0 Rs:0 RMem:5 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:0} Operand:0 Result:0 RDestAux:0 DestMemAddr:4 BranchTaken:true WriteBack:true}
 Stage=Execute
<nil> TRC pkg/cpu/memory.go:118 > Advancing to next stage with instruction: &{rawInstruction:621 BaseInstruction:{OpType:3 Rd:0 ALU:0 Rs:0 RMem:6 CtrlFlag:1 CtrlMode:0 MemMode:0 Imm:0} Operand:0 Result:0 RDestAux:0 DestMemAddr:9 BranchTaken:false WriteBack:true}
 Stage=Memory
<nil> TRC pkg/cpu/writeback.go:88 > Got with instruction: &{rawInstruction:621 BaseInstruction:{OpType:3 Rd:0 ALU:0 Rs:0 RMem:6 CtrlFlag:1 CtrlMode:0 MemMode:0 Imm:0} Operand:0 Result:0 RDestAux:0 DestMemAddr:9 BranchTaken:false WriteBack:true}
 Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:43 > Processing instruction: &{rawInstruction:621 BaseInstruction:{OpType:3 Rd:0 ALU:0 Rs:0 RMem:6 CtrlFlag:1 CtrlMode:0 MemMode:0 Imm:0} Operand:0 Result:0 RDestAux:0 DestMemAddr:9 BranchTaken:false WriteBack:true}
 Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:50 > Control instruction detected Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:52 > Branch not taken, no write back to Program Counter required Stage=WriteBack
<nil> TRC pkg/cpu/memory.go:56 > Current instruction is not a load/store type, skipping memory stage execution &{rawInstruction:93 BaseInstruction:{OpType:3 Rd:0 ALU:0 Rs:0 RMem:5 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:0} Operand:0 Result:0 RDestAux:0 DestMemAddr:4 BranchTaken:true WriteBack:true}
 Stage=Memory
<nil> TRC pkg/cpu/execute.go:103 > ALURI operation result: 4294950639 Stage=Execute
<nil> TRC pkg/cpu/decode.go:69 > Decoded instruction: &{rawInstruction:1049 BaseInstruction:{OpType:2 Rd:1 ALU:0 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:2 Imm:0} Operand:0 Result:0 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:false}
 Stage=Decode
<nil> TRC pkg/cpu/decode.go:155 > Decoded filled instruction: &{rawInstruction:1049 BaseInstruction:{OpType:2 Rd:1 ALU:0 Rs:0 RMem:30 CtrlFlag:0 CtrlMode:0 MemMode:2 Imm:0} Operand:0 Result:0 RDestAux:0 DestMemAddr:20 BranchTaken:false WriteBack:false}
 Stage=Decode
<nil> TRC pkg/cpu/fetch.go:56 > Fetched instruction: 0x00000419
 Stage=Fetch
<nil> TRC pkg/cpu/fetch.go:61 > Increasing ProgramCounter to: 12 Stage=Fetch
<nil> TRC pkg/cpu/pipeline.go:67 > canFetch: true

<nil> TRC pkg/cpu/fetch.go:83 > Advancing to next stage with instruction: 0x00000419 Stage=Fetch
<nil> TRC pkg/cpu/decode.go:170 > Advancing to next stage with instruction: &{rawInstruction:1049 BaseInstruction:{OpType:2 Rd:1 ALU:0 Rs:0 RMem:30 CtrlFlag:0 CtrlMode:0 MemMode:2 Imm:0} Operand:0 Result:0 RDestAux:0 DestMemAddr:20 BranchTaken:false WriteBack:false}
 Stage=Decode
<nil> TRC pkg/cpu/execute.go:292 > Advancing to next stage with instruction: &{rawInstruction:3203336721 BaseInstruction:{OpType:0 Rd:1 ALU:5 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:-16657} Operand:4294950639 Result:4294950639 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=Execute
<nil> TRC pkg/cpu/memory.go:118 > Advancing to next stage with instruction: &{rawInstruction:93 BaseInstruction:{OpType:3 Rd:0 ALU:0 Rs:0 RMem:5 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:0} Operand:0 Result:0 RDestAux:0 DestMemAddr:4 BranchTaken:true WriteBack:true}
 Stage=Memory
<nil> TRC pkg/cpu/writeback.go:88 > Got with instruction: &{rawInstruction:93 BaseInstruction:{OpType:3 Rd:0 ALU:0 Rs:0 RMem:5 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:0} Operand:0 Result:0 RDestAux:0 DestMemAddr:4 BranchTaken:true WriteBack:true}
 Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:43 > Processing instruction: &{rawInstruction:93 BaseInstruction:{OpType:3 Rd:0 ALU:0 Rs:0 RMem:5 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:0} Operand:0 Result:0 RDestAux:0 DestMemAddr:4 BranchTaken:true WriteBack:true}
 Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:50 > Control instruction detected Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:59 > Writing to Program Counter directly from control instruction to 4
 Stage=WriteBack
<nil> TRC pkg/cpu/fetch.go:95 > Squashing instruction: <nil>
 Stage=Fetch
<nil> TRC pkg/cpu/decode.go:182 > Squashing instruction: &{rawInstruction:1049 BaseInstruction:{OpType:0 Rd:0 ALU:0 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:0} Operand:0 Result:0 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:false}
 Stage=Decode
<nil> TRC pkg/cpu/execute.go:304 > Squashing instruction: &{rawInstruction:1049 BaseInstruction:{OpType:2 Rd:1 ALU:0 Rs:0 RMem:30 CtrlFlag:0 CtrlMode:0 MemMode:2 Imm:0} Operand:0 Result:0 RDestAux:0 DestMemAddr:20 BranchTaken:false WriteBack:false}
 Stage=Execute
<nil> TRC pkg/cpu/memory.go:130 > Squashing instruction: &{rawInstruction:3203336721 BaseInstruction:{OpType:0 Rd:1 ALU:5 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:-16657} Operand:4294950639 Result:4294950639 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=Memory
<nil> TRC pkg/cpu/writeback.go:95 > Squashing instruction: &{rawInstruction:93 BaseInstruction:{OpType:3 Rd:0 ALU:0 Rs:0 RMem:5 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:0} Operand:0 Result:0 RDestAux:0 DestMemAddr:4 BranchTaken:true WriteBack:true}
 Stage=WriteBack
<nil> TRC pkg/cpu/memory.go:52 > No current instruction to process, returning early Stage=Memory
<nil> TRC pkg/cpu/execute.go:258 > No current instruction to process, returning early Stage=Execute
<nil> TRC pkg/cpu/decode.go:61 > No current instruction to process, returning early Stage=Decode
<nil> TRC pkg/cpu/fetch.go:56 > Fetched instruction: 0x00020041
 Stage=Fetch
<nil> TRC pkg/cpu/fetch.go:61 > Increasing ProgramCounter to: 5 Stage=Fetch
<nil> TRC pkg/cpu/pipeline.go:67 > canFetch: true

<nil> TRC pkg/cpu/fetch.go:83 > Advancing to next stage with instruction: 0x00020041 Stage=Fetch
<nil> TRC pkg/cpu/decode.go:170 > Advancing to next stage with instruction: <nil>
 Stage=Decode
<nil> TRC pkg/cpu/execute.go:292 > Advancing to next stage with instruction: <nil>
 Stage=Execute
<nil> TRC pkg/cpu/memory.go:118 > Advancing to next stage with instruction: <nil>
 Stage=Memory
<nil> TRC pkg/cpu/writeback.go:88 > Got with instruction: <nil>
 Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:39 > No current instruction to process, returning early Stage=WriteBack
<nil> TRC pkg/cpu/memory.go:52 > No current instruction to process, returning early Stage=Memory
<nil> TRC pkg/cpu/execute.go:258 > No current instruction to process, returning early Stage=Execute
<nil> TRC pkg/cpu/decode.go:69 > Decoded instruction: &{rawInstruction:131137 BaseInstruction:{OpType:0 Rd:4 ALU:0 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:2} Operand:0 Result:0 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:false}
 Stage=Decode
<nil> TRC pkg/cpu/decode.go:155 > Decoded filled instruction: &{rawInstruction:131137 BaseInstruction:{OpType:0 Rd:4 ALU:0 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:2} Operand:2 Result:4 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=Decode
<nil> TRC pkg/cpu/fetch.go:56 > Fetched instruction: 0x00010221
 Stage=Fetch
<nil> TRC pkg/cpu/fetch.go:61 > Increasing ProgramCounter to: 6 Stage=Fetch
<nil> TRC pkg/cpu/pipeline.go:67 > canFetch: true

<nil> TRC pkg/cpu/fetch.go:83 > Advancing to next stage with instruction: 0x00010221 Stage=Fetch
<nil> TRC pkg/cpu/decode.go:170 > Advancing to next stage with instruction: &{rawInstruction:131137 BaseInstruction:{OpType:0 Rd:4 ALU:0 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:2} Operand:2 Result:4 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=Decode
<nil> TRC pkg/cpu/execute.go:292 > Advancing to next stage with instruction: <nil>
 Stage=Execute
<nil> TRC pkg/cpu/memory.go:118 > Advancing to next stage with instruction: <nil>
 Stage=Memory
<nil> TRC pkg/cpu/writeback.go:88 > Got with instruction: <nil>
 Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:39 > No current instruction to process, returning early Stage=WriteBack
<nil> TRC pkg/cpu/memory.go:52 > No current instruction to process, returning early Stage=Memory
<nil> TRC pkg/cpu/execute.go:103 > ALURI operation result: 6 Stage=Execute
<nil> TRC pkg/cpu/decode.go:69 > Decoded instruction: &{rawInstruction:66081 BaseInstruction:{OpType:0 Rd:2 ALU:1 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:1} Operand:0 Result:0 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:false}
 Stage=Decode
<nil> TRC pkg/cpu/decode.go:155 > Decoded filled instruction: &{rawInstruction:66081 BaseInstruction:{OpType:0 Rd:2 ALU:1 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:1} Operand:1 Result:8 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=Decode
<nil> TRC pkg/cpu/fetch.go:56 > Fetched instruction: 0x00001c21
 Stage=Fetch
<nil> TRC pkg/cpu/fetch.go:61 > Increasing ProgramCounter to: 7 Stage=Fetch
<nil> TRC pkg/cpu/pipeline.go:67 > canFetch: true

<nil> TRC pkg/cpu/fetch.go:83 > Advancing to next stage with instruction: 0x00001c21 Stage=Fetch
<nil> TRC pkg/cpu/decode.go:170 > Advancing to next stage with instruction: &{rawInstruction:66081 BaseInstruction:{OpType:0 Rd:2 ALU:1 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:1} Operand:1 Result:8 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=Decode
<nil> TRC pkg/cpu/execute.go:292 > Advancing to next stage with instruction: &{rawInstruction:131137 BaseInstruction:{OpType:0 Rd:4 ALU:0 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:2} Operand:2 Result:6 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=Execute
<nil> TRC pkg/cpu/memory.go:118 > Advancing to next stage with instruction: <nil>
 Stage=Memory
<nil> TRC pkg/cpu/writeback.go:88 > Got with instruction: <nil>
 Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:39 > No current instruction to process, returning early Stage=WriteBack
<nil> TRC pkg/cpu/memory.go:56 > Current instruction is not a load/store type, skipping memory stage execution &{rawInstruction:131137 BaseInstruction:{OpType:0 Rd:4 ALU:0 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:2} Operand:2 Result:6 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=Memory
<nil> TRC pkg/cpu/execute.go:103 > ALURI operation result: 7 Stage=Execute
<nil> TRC pkg/cpu/decode.go:69 > Decoded instruction: &{rawInstruction:7201 BaseInstruction:{OpType:0 Rd:2 ALU:14 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:0} Operand:0 Result:0 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:false}
 Stage=Decode
<nil> TRC pkg/cpu/decode.go:75 > Failed to read register r2 -1 Stage=Decode
<nil> TRC pkg/cpu/fetch.go:56 > Fetched instruction: 0x0000026d
 Stage=Fetch
<nil> TRC pkg/cpu/fetch.go:61 > Increasing ProgramCounter to: 8 Stage=Fetch
<nil> TRC pkg/cpu/pipeline.go:67 > canFetch: true

<nil> TRC pkg/cpu/fetch.go:88 > Next stage cannot advance, stalling Stage=Fetch
<nil> TRC pkg/cpu/decode.go:165 > Decode is busy, cannot advance: 1 Stage=Decode
<nil> TRC pkg/cpu/execute.go:284 > previous stage Decode returned stall
 Stage=Execute
<nil> TRC pkg/cpu/execute.go:292 > Advancing to next stage with instruction: &{rawInstruction:66081 BaseInstruction:{OpType:0 Rd:2 ALU:1 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:1} Operand:1 Result:7 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=Execute
<nil> TRC pkg/cpu/memory.go:118 > Advancing to next stage with instruction: &{rawInstruction:131137 BaseInstruction:{OpType:0 Rd:4 ALU:0 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:2} Operand:2 Result:6 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=Memory
<nil> TRC pkg/cpu/writeback.go:88 > Got with instruction: &{rawInstruction:131137 BaseInstruction:{OpType:0 Rd:4 ALU:0 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:2} Operand:2 Result:6 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:43 > Processing instruction: &{rawInstruction:131137 BaseInstruction:{OpType:0 Rd:4 ALU:0 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:2} Operand:2 Result:6 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:65 > Writing back result: 6 to r4
 Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:67 > Unblocked register r4 for write back
 Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:75 > Written back to rdestaux: 0 0
 Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:79 > Write back completed for instruction: &{rawInstruction:131137 BaseInstruction:{OpType:0 Rd:4 ALU:0 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:2} Operand:2 Result:6 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=WriteBack
<nil> TRC pkg/cpu/memory.go:56 > Current instruction is not a load/store type, skipping memory stage execution &{rawInstruction:66081 BaseInstruction:{OpType:0 Rd:2 ALU:1 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:1} Operand:1 Result:7 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=Memory
<nil> TRC pkg/cpu/execute.go:258 > No current instruction to process, returning early Stage=Execute
<nil> TRC pkg/cpu/decode.go:69 > Decoded instruction: &{rawInstruction:7201 BaseInstruction:{OpType:0 Rd:2 ALU:14 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:0} Operand:0 Result:0 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:false}
 Stage=Decode
<nil> TRC pkg/cpu/decode.go:75 > Failed to read register r2 -1 Stage=Decode
<nil> TRC pkg/cpu/fetch.go:44 > Currently have an instruction &{rawInstruction:621 BaseInstruction:{OpType:0 Rd:0 ALU:0 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:0} Operand:0 Result:0 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:false}, skipping fetch Stage=Fetch
<nil> TRC pkg/cpu/pipeline.go:67 > canFetch: true

<nil> TRC pkg/cpu/fetch.go:88 > Next stage cannot advance, stalling Stage=Fetch
<nil> TRC pkg/cpu/decode.go:165 > Decode is busy, cannot advance: 1 Stage=Decode
<nil> TRC pkg/cpu/execute.go:284 > previous stage Decode returned stall
 Stage=Execute
<nil> TRC pkg/cpu/execute.go:292 > Advancing to next stage with instruction: <nil>
 Stage=Execute
<nil> TRC pkg/cpu/memory.go:118 > Advancing to next stage with instruction: &{rawInstruction:66081 BaseInstruction:{OpType:0 Rd:2 ALU:1 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:1} Operand:1 Result:7 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=Memory
<nil> TRC pkg/cpu/writeback.go:88 > Got with instruction: &{rawInstruction:66081 BaseInstruction:{OpType:0 Rd:2 ALU:1 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:1} Operand:1 Result:7 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:43 > Processing instruction: &{rawInstruction:66081 BaseInstruction:{OpType:0 Rd:2 ALU:1 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:1} Operand:1 Result:7 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:65 > Writing back result: 7 to r2
 Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:67 > Unblocked register r2 for write back
 Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:75 > Written back to rdestaux: 0 0
 Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:79 > Write back completed for instruction: &{rawInstruction:66081 BaseInstruction:{OpType:0 Rd:2 ALU:1 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:1} Operand:1 Result:7 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=WriteBack
<nil> TRC pkg/cpu/memory.go:52 > No current instruction to process, returning early Stage=Memory
<nil> TRC pkg/cpu/execute.go:258 > No current instruction to process, returning early Stage=Execute
<nil> TRC pkg/cpu/decode.go:69 > Decoded instruction: &{rawInstruction:7201 BaseInstruction:{OpType:0 Rd:2 ALU:14 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:0} Operand:0 Result:0 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:false}
 Stage=Decode
<nil> TRC pkg/cpu/decode.go:155 > Decoded filled instruction: &{rawInstruction:7201 BaseInstruction:{OpType:0 Rd:2 ALU:14 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:0} Operand:0 Result:7 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=Decode
<nil> TRC pkg/cpu/fetch.go:44 > Currently have an instruction &{rawInstruction:621 BaseInstruction:{OpType:0 Rd:0 ALU:0 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:0} Operand:0 Result:0 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:false}, skipping fetch Stage=Fetch
<nil> TRC pkg/cpu/pipeline.go:67 > canFetch: true

<nil> TRC pkg/cpu/fetch.go:83 > Advancing to next stage with instruction: 0x0000026d Stage=Fetch
<nil> TRC pkg/cpu/decode.go:170 > Advancing to next stage with instruction: &{rawInstruction:7201 BaseInstruction:{OpType:0 Rd:2 ALU:14 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:0} Operand:0 Result:7 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=Decode
<nil> TRC pkg/cpu/execute.go:292 > Advancing to next stage with instruction: <nil>
 Stage=Execute
<nil> TRC pkg/cpu/memory.go:118 > Advancing to next stage with instruction: <nil>
 Stage=Memory
<nil> TRC pkg/cpu/writeback.go:88 > Got with instruction: <nil>
 Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:39 > No current instruction to process, returning early Stage=WriteBack
<nil> TRC pkg/cpu/memory.go:52 > No current instruction to process, returning early Stage=Memory
<nil> TRC pkg/cpu/execute.go:103 > ALURI operation result: 7 Stage=Execute
<nil> TRC pkg/cpu/decode.go:69 > Decoded instruction: &{rawInstruction:621 BaseInstruction:{OpType:3 Rd:0 ALU:0 Rs:0 RMem:6 CtrlFlag:1 CtrlMode:0 MemMode:0 Imm:0} Operand:0 Result:0 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:false}
 Stage=Decode
<nil> TRC pkg/cpu/decode.go:155 > Decoded filled instruction: &{rawInstruction:621 BaseInstruction:{OpType:3 Rd:0 ALU:0 Rs:0 RMem:6 CtrlFlag:1 CtrlMode:0 MemMode:0 Imm:0} Operand:0 Result:0 RDestAux:0 DestMemAddr:9 BranchTaken:false WriteBack:true}
 Stage=Decode
<nil> TRC pkg/cpu/fetch.go:56 > Fetched instruction: 0x0000005d
 Stage=Fetch
<nil> TRC pkg/cpu/fetch.go:61 > Increasing ProgramCounter to: 9 Stage=Fetch
<nil> TRC pkg/cpu/pipeline.go:67 > canFetch: true

<nil> TRC pkg/cpu/fetch.go:83 > Advancing to next stage with instruction: 0x0000005d Stage=Fetch
<nil> TRC pkg/cpu/decode.go:170 > Advancing to next stage with instruction: &{rawInstruction:621 BaseInstruction:{OpType:3 Rd:0 ALU:0 Rs:0 RMem:6 CtrlFlag:1 CtrlMode:0 MemMode:0 Imm:0} Operand:0 Result:0 RDestAux:0 DestMemAddr:9 BranchTaken:false WriteBack:true}
 Stage=Decode
<nil> TRC pkg/cpu/execute.go:292 > Advancing to next stage with instruction: &{rawInstruction:7201 BaseInstruction:{OpType:0 Rd:2 ALU:14 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:0} Operand:0 Result:7 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:false}
 Stage=Execute
<nil> TRC pkg/cpu/memory.go:118 > Advancing to next stage with instruction: <nil>
 Stage=Memory
<nil> TRC pkg/cpu/writeback.go:88 > Got with instruction: <nil>
 Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:39 > No current instruction to process, returning early Stage=WriteBack
<nil> TRC pkg/cpu/memory.go:56 > Current instruction is not a load/store type, skipping memory stage execution &{rawInstruction:7201 BaseInstruction:{OpType:0 Rd:2 ALU:14 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:0} Operand:0 Result:7 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:false}
 Stage=Memory
<nil> TRC pkg/cpu/execute.go:168 > calculated memory address: 9 Stage=Execute
<nil> TRC pkg/cpu/decode.go:69 > Decoded instruction: &{rawInstruction:93 BaseInstruction:{OpType:3 Rd:0 ALU:0 Rs:0 RMem:5 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:0} Operand:0 Result:0 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:false}
 Stage=Decode
<nil> TRC pkg/cpu/decode.go:155 > Decoded filled instruction: &{rawInstruction:93 BaseInstruction:{OpType:3 Rd:0 ALU:0 Rs:0 RMem:5 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:0} Operand:0 Result:0 RDestAux:0 DestMemAddr:4 BranchTaken:false WriteBack:true}
 Stage=Decode
<nil> TRC pkg/cpu/fetch.go:56 > Fetched instruction: 0xbeef0a11
 Stage=Fetch
<nil> TRC pkg/cpu/fetch.go:61 > Increasing ProgramCounter to: 10 Stage=Fetch
<nil> TRC pkg/cpu/pipeline.go:67 > canFetch: true

<nil> TRC pkg/cpu/fetch.go:83 > Advancing to next stage with instruction: 0xbeef0a11 Stage=Fetch
<nil> TRC pkg/cpu/decode.go:170 > Advancing to next stage with instruction: &{rawInstruction:93 BaseInstruction:{OpType:3 Rd:0 ALU:0 Rs:0 RMem:5 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:0} Operand:0 Result:0 RDestAux:0 DestMemAddr:4 BranchTaken:false WriteBack:true}
 Stage=Decode
<nil> TRC pkg/cpu/execute.go:292 > Advancing to next stage with instruction: &{rawInstruction:621 BaseInstruction:{OpType:3 Rd:0 ALU:0 Rs:0 RMem:6 CtrlFlag:1 CtrlMode:0 MemMode:0 Imm:0} Operand:0 Result:0 RDestAux:0 DestMemAddr:9 BranchTaken:false WriteBack:true}
 Stage=Execute
<nil> TRC pkg/cpu/memory.go:118 > Advancing to next stage with instruction: &{rawInstruction:7201 BaseInstruction:{OpType:0 Rd:2 ALU:14 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:0} Operand:0 Result:7 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:false}
 Stage=Memory
<nil> TRC pkg/cpu/writeback.go:88 > Got with instruction: &{rawInstruction:7201 BaseInstruction:{OpType:0 Rd:2 ALU:14 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:0} Operand:0 Result:7 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:false}
 Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:43 > Processing instruction: &{rawInstruction:7201 BaseInstruction:{OpType:0 Rd:2 ALU:14 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:0} Operand:0 Result:7 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:false}
 Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:77 > No write-back required for this instruction Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:79 > Write back completed for instruction: &{rawInstruction:7201 BaseInstruction:{OpType:0 Rd:2 ALU:14 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:0} Operand:0 Result:7 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:false}
 Stage=WriteBack
<nil> TRC pkg/cpu/memory.go:56 > Current instruction is not a load/store type, skipping memory stage execution &{rawInstruction:621 BaseInstruction:{OpType:3 Rd:0 ALU:0 Rs:0 RMem:6 CtrlFlag:1 CtrlMode:0 MemMode:0 Imm:0} Operand:0 Result:0 RDestAux:0 DestMemAddr:9 BranchTaken:false WriteBack:true}
 Stage=Memory
<nil> TRC pkg/cpu/execute.go:168 > calculated memory address: 4 Stage=Execute
<nil> TRC pkg/cpu/decode.go:69 > Decoded instruction: &{rawInstruction:3203336721 BaseInstruction:{OpType:0 Rd:1 ALU:5 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:-16657} Operand:0 Result:0 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:false}
 Stage=Decode
<nil> TRC pkg/cpu/decode.go:155 > Decoded filled instruction: &{rawInstruction:3203336721 BaseInstruction:{OpType:0 Rd:1 ALU:5 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:-16657} Operand:4294950639 Result:0 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=Decode
<nil> TRC pkg/cpu/fetch.go:56 > Fetched instruction: 0x00000419
 Stage=Fetch
<nil> TRC pkg/cpu/fetch.go:61 > Increasing ProgramCounter to: 11 Stage=Fetch
<nil> TRC pkg/cpu/pipeline.go:67 > canFetch: true

<nil> TRC pkg/cpu/fetch.go:83 > Advancing to next stage with instruction: 0x00000419 Stage=Fetch
<nil> TRC pkg/cpu/decode.go:170 > Advancing to next stage with instruction: &{rawInstruction:3203336721 BaseInstruction:{OpType:0 Rd:1 ALU:5 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:-16657} Operand:4294950639 Result:0 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=Decode
<nil> TRC pkg/cpu/execute.go:292 > Advancing to next stage with instruction: &{rawInstruction:93 BaseInstruction:{OpType:3 Rd:0 ALU:0 Rs:0 RMem:5 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:0} Operand:0 Result:0 RDestAux:0 DestMemAddr:4 BranchTaken:true WriteBack:true}
 Stage=Execute
<nil> TRC pkg/cpu/memory.go:118 > Advancing to next stage with instruction: &{rawInstruction:621 BaseInstruction:{OpType:3 Rd:0 ALU:0 Rs:0 RMem:6 CtrlFlag:1 CtrlMode:0 MemMode:0 Imm:0} Operand:0 Result:0 RDestAux:0 DestMemAddr:9 BranchTaken:false WriteBack:true}
 Stage=Memory
<nil> TRC pkg/cpu/writeback.go:88 > Got with instruction: &{rawInstruction:621 BaseInstruction:{OpType:3 Rd:0 ALU:0 Rs:0 RMem:6 CtrlFlag:1 CtrlMode:0 MemMode:0 Imm:0} Operand:0 Result:0 RDestAux:0 DestMemAddr:9 BranchTaken:false WriteBack:true}
 Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:43 > Processing instruction: &{rawInstruction:621 BaseInstruction:{OpType:3 Rd:0 ALU:0 Rs:0 RMem:6 CtrlFlag:1 CtrlMode:0 MemMode:0 Imm:0} Operand:0 Result:0 RDestAux:0 DestMemAddr:9 BranchTaken:false WriteBack:true}
 Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:50 > Control instruction detected Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:52 > Branch not taken, no write back to Program Counter required Stage=WriteBack
<nil> TRC pkg/cpu/memory.go:56 > Current instruction is not a load/store type, skipping memory stage execution &{rawInstruction:93 BaseInstruction:{OpType:3 Rd:0 ALU:0 Rs:0 RMem:5 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:0} Operand:0 Result:0 RDestAux:0 DestMemAddr:4 BranchTaken:true WriteBack:true}
 Stage=Memory
<nil> TRC pkg/cpu/execute.go:103 > ALURI operation result: 4294950639 Stage=Execute
<nil> TRC pkg/cpu/decode.go:69 > Decoded instruction: &{rawInstruction:1049 BaseInstruction:{OpType:2 Rd:1 ALU:0 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:2 Imm:0} Operand:0 Result:0 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:false}
 Stage=Decode
<nil> TRC pkg/cpu/decode.go:155 > Decoded filled instruction: &{rawInstruction:1049 BaseInstruction:{OpType:2 Rd:1 ALU:0 Rs:0 RMem:30 CtrlFlag:0 CtrlMode:0 MemMode:2 Imm:0} Operand:0 Result:0 RDestAux:0 DestMemAddr:20 BranchTaken:false WriteBack:false}
 Stage=Decode
<nil> TRC pkg/cpu/fetch.go:56 > Fetched instruction: 0x00000419
 Stage=Fetch
<nil> TRC pkg/cpu/fetch.go:61 > Increasing ProgramCounter to: 12 Stage=Fetch
<nil> TRC pkg/cpu/pipeline.go:67 > canFetch: true

<nil> TRC pkg/cpu/fetch.go:83 > Advancing to next stage with instruction: 0x00000419 Stage=Fetch
<nil> TRC pkg/cpu/decode.go:170 > Advancing to next stage with instruction: &{rawInstruction:1049 BaseInstruction:{OpType:2 Rd:1 ALU:0 Rs:0 RMem:30 CtrlFlag:0 CtrlMode:0 MemMode:2 Imm:0} Operand:0 Result:0 RDestAux:0 DestMemAddr:20 BranchTaken:false WriteBack:false}
 Stage=Decode
<nil> TRC pkg/cpu/execute.go:292 > Advancing to next stage with instruction: &{rawInstruction:3203336721 BaseInstruction:{OpType:0 Rd:1 ALU:5 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:-16657} Operand:4294950639 Result:4294950639 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=Execute
<nil> TRC pkg/cpu/memory.go:118 > Advancing to next stage with instruction: &{rawInstruction:93 BaseInstruction:{OpType:3 Rd:0 ALU:0 Rs:0 RMem:5 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:0} Operand:0 Result:0 RDestAux:0 DestMemAddr:4 BranchTaken:true WriteBack:true}
 Stage=Memory
<nil> TRC pkg/cpu/writeback.go:88 > Got with instruction: &{rawInstruction:93 BaseInstruction:{OpType:3 Rd:0 ALU:0 Rs:0 RMem:5 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:0} Operand:0 Result:0 RDestAux:0 DestMemAddr:4 BranchTaken:true WriteBack:true}
 Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:43 > Processing instruction: &{rawInstruction:93 BaseInstruction:{OpType:3 Rd:0 ALU:0 Rs:0 RMem:5 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:0} Operand:0 Result:0 RDestAux:0 DestMemAddr:4 BranchTaken:true WriteBack:true}
 Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:50 > Control instruction detected Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:59 > Writing to Program Counter directly from control instruction to 4
 Stage=WriteBack
<nil> TRC pkg/cpu/fetch.go:95 > Squashing instruction: <nil>
 Stage=Fetch
<nil> TRC pkg/cpu/decode.go:182 > Squashing instruction: &{rawInstruction:1049 BaseInstruction:{OpType:0 Rd:0 ALU:0 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:0} Operand:0 Result:0 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:false}
 Stage=Decode
<nil> TRC pkg/cpu/execute.go:304 > Squashing instruction: &{rawInstruction:1049 BaseInstruction:{OpType:2 Rd:1 ALU:0 Rs:0 RMem:30 CtrlFlag:0 CtrlMode:0 MemMode:2 Imm:0} Operand:0 Result:0 RDestAux:0 DestMemAddr:20 BranchTaken:false WriteBack:false}
 Stage=Execute
<nil> TRC pkg/cpu/memory.go:130 > Squashing instruction: &{rawInstruction:3203336721 BaseInstruction:{OpType:0 Rd:1 ALU:5 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:-16657} Operand:4294950639 Result:4294950639 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=Memory
<nil> TRC pkg/cpu/writeback.go:95 > Squashing instruction: &{rawInstruction:93 BaseInstruction:{OpType:3 Rd:0 ALU:0 Rs:0 RMem:5 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:0} Operand:0 Result:0 RDestAux:0 DestMemAddr:4 BranchTaken:true WriteBack:true}
 Stage=WriteBack
<nil> TRC pkg/cpu/memory.go:52 > No current instruction to process, returning early Stage=Memory
<nil> TRC pkg/cpu/execute.go:258 > No current instruction to process, returning early Stage=Execute
<nil> TRC pkg/cpu/decode.go:61 > No current instruction to process, returning early Stage=Decode
<nil> TRC pkg/cpu/fetch.go:56 > Fetched instruction: 0x00020041
 Stage=Fetch
<nil> TRC pkg/cpu/fetch.go:61 > Increasing ProgramCounter to: 5 Stage=Fetch
<nil> TRC pkg/cpu/pipeline.go:67 > canFetch: true

<nil> TRC pkg/cpu/fetch.go:83 > Advancing to next stage with instruction: 0x00020041 Stage=Fetch
<nil> TRC pkg/cpu/decode.go:170 > Advancing to next stage with instruction: <nil>
 Stage=Decode
<nil> TRC pkg/cpu/execute.go:292 > Advancing to next stage with instruction: <nil>
 Stage=Execute
<nil> TRC pkg/cpu/memory.go:118 > Advancing to next stage with instruction: <nil>
 Stage=Memory
<nil> TRC pkg/cpu/writeback.go:88 > Got with instruction: <nil>
 Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:39 > No current instruction to process, returning early Stage=WriteBack
<nil> TRC pkg/cpu/memory.go:52 > No current instruction to process, returning early Stage=Memory
<nil> TRC pkg/cpu/execute.go:258 > No current instruction to process, returning early Stage=Execute
<nil> TRC pkg/cpu/decode.go:69 > Decoded instruction: &{rawInstruction:131137 BaseInstruction:{OpType:0 Rd:4 ALU:0 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:2} Operand:0 Result:0 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:false}
 Stage=Decode
<nil> TRC pkg/cpu/decode.go:155 > Decoded filled instruction: &{rawInstruction:131137 BaseInstruction:{OpType:0 Rd:4 ALU:0 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:2} Operand:2 Result:6 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=Decode
<nil> TRC pkg/cpu/fetch.go:56 > Fetched instruction: 0x00010221
 Stage=Fetch
<nil> TRC pkg/cpu/fetch.go:61 > Increasing ProgramCounter to: 6 Stage=Fetch
<nil> TRC pkg/cpu/pipeline.go:67 > canFetch: true

<nil> TRC pkg/cpu/fetch.go:83 > Advancing to next stage with instruction: 0x00010221 Stage=Fetch
<nil> TRC pkg/cpu/decode.go:170 > Advancing to next stage with instruction: &{rawInstruction:131137 BaseInstruction:{OpType:0 Rd:4 ALU:0 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:2} Operand:2 Result:6 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=Decode
<nil> TRC pkg/cpu/execute.go:292 > Advancing to next stage with instruction: <nil>
 Stage=Execute
<nil> TRC pkg/cpu/memory.go:118 > Advancing to next stage with instruction: <nil>
 Stage=Memory
<nil> TRC pkg/cpu/writeback.go:88 > Got with instruction: <nil>
 Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:39 > No current instruction to process, returning early Stage=WriteBack
<nil> TRC pkg/cpu/memory.go:52 > No current instruction to process, returning early Stage=Memory
<nil> TRC pkg/cpu/execute.go:103 > ALURI operation result: 8 Stage=Execute
<nil> TRC pkg/cpu/decode.go:69 > Decoded instruction: &{rawInstruction:66081 BaseInstruction:{OpType:0 Rd:2 ALU:1 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:1} Operand:0 Result:0 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:false}
 Stage=Decode
<nil> TRC pkg/cpu/decode.go:155 > Decoded filled instruction: &{rawInstruction:66081 BaseInstruction:{OpType:0 Rd:2 ALU:1 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:1} Operand:1 Result:7 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=Decode
<nil> TRC pkg/cpu/fetch.go:56 > Fetched instruction: 0x00001c21
 Stage=Fetch
<nil> TRC pkg/cpu/fetch.go:61 > Increasing ProgramCounter to: 7 Stage=Fetch
<nil> TRC pkg/cpu/pipeline.go:67 > canFetch: true

<nil> TRC pkg/cpu/fetch.go:83 > Advancing to next stage with instruction: 0x00001c21 Stage=Fetch
<nil> TRC pkg/cpu/decode.go:170 > Advancing to next stage with instruction: &{rawInstruction:66081 BaseInstruction:{OpType:0 Rd:2 ALU:1 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:1} Operand:1 Result:7 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=Decode
<nil> TRC pkg/cpu/execute.go:292 > Advancing to next stage with instruction: &{rawInstruction:131137 BaseInstruction:{OpType:0 Rd:4 ALU:0 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:2} Operand:2 Result:8 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=Execute
<nil> TRC pkg/cpu/memory.go:118 > Advancing to next stage with instruction: <nil>
 Stage=Memory
<nil> TRC pkg/cpu/writeback.go:88 > Got with instruction: <nil>
 Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:39 > No current instruction to process, returning early Stage=WriteBack
<nil> TRC pkg/cpu/memory.go:56 > Current instruction is not a load/store type, skipping memory stage execution &{rawInstruction:131137 BaseInstruction:{OpType:0 Rd:4 ALU:0 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:2} Operand:2 Result:8 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=Memory
<nil> TRC pkg/cpu/execute.go:103 > ALURI operation result: 6 Stage=Execute
<nil> TRC pkg/cpu/decode.go:69 > Decoded instruction: &{rawInstruction:7201 BaseInstruction:{OpType:0 Rd:2 ALU:14 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:0} Operand:0 Result:0 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:false}
 Stage=Decode
<nil> TRC pkg/cpu/decode.go:75 > Failed to read register r2 -1 Stage=Decode
<nil> TRC pkg/cpu/fetch.go:56 > Fetched instruction: 0x0000026d
 Stage=Fetch
<nil> TRC pkg/cpu/fetch.go:61 > Increasing ProgramCounter to: 8 Stage=Fetch
<nil> TRC pkg/cpu/pipeline.go:67 > canFetch: true

<nil> TRC pkg/cpu/fetch.go:88 > Next stage cannot advance, stalling Stage=Fetch
<nil> TRC pkg/cpu/decode.go:165 > Decode is busy, cannot advance: 1 Stage=Decode
<nil> TRC pkg/cpu/execute.go:284 > previous stage Decode returned stall
 Stage=Execute
<nil> TRC pkg/cpu/execute.go:292 > Advancing to next stage with instruction: &{rawInstruction:66081 BaseInstruction:{OpType:0 Rd:2 ALU:1 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:1} Operand:1 Result:6 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=Execute
<nil> TRC pkg/cpu/memory.go:118 > Advancing to next stage with instruction: &{rawInstruction:131137 BaseInstruction:{OpType:0 Rd:4 ALU:0 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:2} Operand:2 Result:8 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=Memory
<nil> TRC pkg/cpu/writeback.go:88 > Got with instruction: &{rawInstruction:131137 BaseInstruction:{OpType:0 Rd:4 ALU:0 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:2} Operand:2 Result:8 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:43 > Processing instruction: &{rawInstruction:131137 BaseInstruction:{OpType:0 Rd:4 ALU:0 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:2} Operand:2 Result:8 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:65 > Writing back result: 8 to r4
 Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:67 > Unblocked register r4 for write back
 Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:75 > Written back to rdestaux: 0 0
 Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:79 > Write back completed for instruction: &{rawInstruction:131137 BaseInstruction:{OpType:0 Rd:4 ALU:0 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:2} Operand:2 Result:8 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=WriteBack
<nil> TRC pkg/cpu/memory.go:56 > Current instruction is not a load/store type, skipping memory stage execution &{rawInstruction:66081 BaseInstruction:{OpType:0 Rd:2 ALU:1 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:1} Operand:1 Result:6 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=Memory
<nil> TRC pkg/cpu/execute.go:258 > No current instruction to process, returning early Stage=Execute
<nil> TRC pkg/cpu/decode.go:69 > Decoded instruction: &{rawInstruction:7201 BaseInstruction:{OpType:0 Rd:2 ALU:14 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:0} Operand:0 Result:0 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:false}
 Stage=Decode
<nil> TRC pkg/cpu/decode.go:75 > Failed to read register r2 -1 Stage=Decode
<nil> TRC pkg/cpu/fetch.go:44 > Currently have an instruction &{rawInstruction:621 BaseInstruction:{OpType:0 Rd:0 ALU:0 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:0} Operand:0 Result:0 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:false}, skipping fetch Stage=Fetch
<nil> TRC pkg/cpu/pipeline.go:67 > canFetch: true

<nil> TRC pkg/cpu/fetch.go:88 > Next stage cannot advance, stalling Stage=Fetch
<nil> TRC pkg/cpu/decode.go:165 > Decode is busy, cannot advance: 1 Stage=Decode
<nil> TRC pkg/cpu/execute.go:284 > previous stage Decode returned stall
 Stage=Execute
<nil> TRC pkg/cpu/execute.go:292 > Advancing to next stage with instruction: <nil>
 Stage=Execute
<nil> TRC pkg/cpu/memory.go:118 > Advancing to next stage with instruction: &{rawInstruction:66081 BaseInstruction:{OpType:0 Rd:2 ALU:1 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:1} Operand:1 Result:6 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=Memory
<nil> TRC pkg/cpu/writeback.go:88 > Got with instruction: &{rawInstruction:66081 BaseInstruction:{OpType:0 Rd:2 ALU:1 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:1} Operand:1 Result:6 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:43 > Processing instruction: &{rawInstruction:66081 BaseInstruction:{OpType:0 Rd:2 ALU:1 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:1} Operand:1 Result:6 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:65 > Writing back result: 6 to r2
 Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:67 > Unblocked register r2 for write back
 Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:75 > Written back to rdestaux: 0 0
 Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:79 > Write back completed for instruction: &{rawInstruction:66081 BaseInstruction:{OpType:0 Rd:2 ALU:1 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:1} Operand:1 Result:6 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=WriteBack
<nil> TRC pkg/cpu/memory.go:52 > No current instruction to process, returning early Stage=Memory
<nil> TRC pkg/cpu/execute.go:258 > No current instruction to process, returning early Stage=Execute
<nil> TRC pkg/cpu/decode.go:69 > Decoded instruction: &{rawInstruction:7201 BaseInstruction:{OpType:0 Rd:2 ALU:14 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:0} Operand:0 Result:0 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:false}
 Stage=Decode
<nil> TRC pkg/cpu/decode.go:155 > Decoded filled instruction: &{rawInstruction:7201 BaseInstruction:{OpType:0 Rd:2 ALU:14 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:0} Operand:0 Result:6 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=Decode
<nil> TRC pkg/cpu/fetch.go:44 > Currently have an instruction &{rawInstruction:621 BaseInstruction:{OpType:0 Rd:0 ALU:0 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:0} Operand:0 Result:0 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:false}, skipping fetch Stage=Fetch
<nil> TRC pkg/cpu/pipeline.go:67 > canFetch: true

<nil> TRC pkg/cpu/fetch.go:83 > Advancing to next stage with instruction: 0x0000026d Stage=Fetch
<nil> TRC pkg/cpu/decode.go:170 > Advancing to next stage with instruction: &{rawInstruction:7201 BaseInstruction:{OpType:0 Rd:2 ALU:14 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:0} Operand:0 Result:6 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=Decode
<nil> TRC pkg/cpu/execute.go:292 > Advancing to next stage with instruction: <nil>
 Stage=Execute
<nil> TRC pkg/cpu/memory.go:118 > Advancing to next stage with instruction: <nil>
 Stage=Memory
<nil> TRC pkg/cpu/writeback.go:88 > Got with instruction: <nil>
 Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:39 > No current instruction to process, returning early Stage=WriteBack
<nil> TRC pkg/cpu/memory.go:52 > No current instruction to process, returning early Stage=Memory
<nil> TRC pkg/cpu/execute.go:103 > ALURI operation result: 6 Stage=Execute
<nil> TRC pkg/cpu/decode.go:69 > Decoded instruction: &{rawInstruction:621 BaseInstruction:{OpType:3 Rd:0 ALU:0 Rs:0 RMem:6 CtrlFlag:1 CtrlMode:0 MemMode:0 Imm:0} Operand:0 Result:0 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:false}
 Stage=Decode
<nil> TRC pkg/cpu/decode.go:155 > Decoded filled instruction: &{rawInstruction:621 BaseInstruction:{OpType:3 Rd:0 ALU:0 Rs:0 RMem:6 CtrlFlag:1 CtrlMode:0 MemMode:0 Imm:0} Operand:0 Result:0 RDestAux:0 DestMemAddr:9 BranchTaken:false WriteBack:true}
 Stage=Decode
<nil> TRC pkg/cpu/fetch.go:56 > Fetched instruction: 0x0000005d
 Stage=Fetch
<nil> TRC pkg/cpu/fetch.go:61 > Increasing ProgramCounter to: 9 Stage=Fetch
<nil> TRC pkg/cpu/pipeline.go:67 > canFetch: true

<nil> TRC pkg/cpu/fetch.go:83 > Advancing to next stage with instruction: 0x0000005d Stage=Fetch
<nil> TRC pkg/cpu/decode.go:170 > Advancing to next stage with instruction: &{rawInstruction:621 BaseInstruction:{OpType:3 Rd:0 ALU:0 Rs:0 RMem:6 CtrlFlag:1 CtrlMode:0 MemMode:0 Imm:0} Operand:0 Result:0 RDestAux:0 DestMemAddr:9 BranchTaken:false WriteBack:true}
 Stage=Decode
<nil> TRC pkg/cpu/execute.go:292 > Advancing to next stage with instruction: &{rawInstruction:7201 BaseInstruction:{OpType:0 Rd:2 ALU:14 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:0} Operand:0 Result:6 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:false}
 Stage=Execute
<nil> TRC pkg/cpu/memory.go:118 > Advancing to next stage with instruction: <nil>
 Stage=Memory
<nil> TRC pkg/cpu/writeback.go:88 > Got with instruction: <nil>
 Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:39 > No current instruction to process, returning early Stage=WriteBack
<nil> TRC pkg/cpu/memory.go:56 > Current instruction is not a load/store type, skipping memory stage execution &{rawInstruction:7201 BaseInstruction:{OpType:0 Rd:2 ALU:14 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:0} Operand:0 Result:6 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:false}
 Stage=Memory
<nil> TRC pkg/cpu/execute.go:168 > calculated memory address: 9 Stage=Execute
<nil> TRC pkg/cpu/decode.go:69 > Decoded instruction: &{rawInstruction:93 BaseInstruction:{OpType:3 Rd:0 ALU:0 Rs:0 RMem:5 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:0} Operand:0 Result:0 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:false}
 Stage=Decode
<nil> TRC pkg/cpu/decode.go:155 > Decoded filled instruction: &{rawInstruction:93 BaseInstruction:{OpType:3 Rd:0 ALU:0 Rs:0 RMem:5 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:0} Operand:0 Result:0 RDestAux:0 DestMemAddr:4 BranchTaken:false WriteBack:true}
 Stage=Decode
<nil> TRC pkg/cpu/fetch.go:56 > Fetched instruction: 0xbeef0a11
 Stage=Fetch
<nil> TRC pkg/cpu/fetch.go:61 > Increasing ProgramCounter to: 10 Stage=Fetch
<nil> TRC pkg/cpu/pipeline.go:67 > canFetch: true

<nil> TRC pkg/cpu/fetch.go:83 > Advancing to next stage with instruction: 0xbeef0a11 Stage=Fetch
<nil> TRC pkg/cpu/decode.go:170 > Advancing to next stage with instruction: &{rawInstruction:93 BaseInstruction:{OpType:3 Rd:0 ALU:0 Rs:0 RMem:5 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:0} Operand:0 Result:0 RDestAux:0 DestMemAddr:4 BranchTaken:false WriteBack:true}
 Stage=Decode
<nil> TRC pkg/cpu/execute.go:292 > Advancing to next stage with instruction: &{rawInstruction:621 BaseInstruction:{OpType:3 Rd:0 ALU:0 Rs:0 RMem:6 CtrlFlag:1 CtrlMode:0 MemMode:0 Imm:0} Operand:0 Result:0 RDestAux:0 DestMemAddr:9 BranchTaken:false WriteBack:true}
 Stage=Execute
<nil> TRC pkg/cpu/memory.go:118 > Advancing to next stage with instruction: &{rawInstruction:7201 BaseInstruction:{OpType:0 Rd:2 ALU:14 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:0} Operand:0 Result:6 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:false}
 Stage=Memory
<nil> TRC pkg/cpu/writeback.go:88 > Got with instruction: &{rawInstruction:7201 BaseInstruction:{OpType:0 Rd:2 ALU:14 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:0} Operand:0 Result:6 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:false}
 Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:43 > Processing instruction: &{rawInstruction:7201 BaseInstruction:{OpType:0 Rd:2 ALU:14 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:0} Operand:0 Result:6 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:false}
 Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:77 > No write-back required for this instruction Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:79 > Write back completed for instruction: &{rawInstruction:7201 BaseInstruction:{OpType:0 Rd:2 ALU:14 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:0} Operand:0 Result:6 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:false}
 Stage=WriteBack
<nil> TRC pkg/cpu/memory.go:56 > Current instruction is not a load/store type, skipping memory stage execution &{rawInstruction:621 BaseInstruction:{OpType:3 Rd:0 ALU:0 Rs:0 RMem:6 CtrlFlag:1 CtrlMode:0 MemMode:0 Imm:0} Operand:0 Result:0 RDestAux:0 DestMemAddr:9 BranchTaken:false WriteBack:true}
 Stage=Memory
<nil> TRC pkg/cpu/execute.go:168 > calculated memory address: 4 Stage=Execute
<nil> TRC pkg/cpu/decode.go:69 > Decoded instruction: &{rawInstruction:3203336721 BaseInstruction:{OpType:0 Rd:1 ALU:5 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:-16657} Operand:0 Result:0 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:false}
 Stage=Decode
<nil> TRC pkg/cpu/decode.go:155 > Decoded filled instruction: &{rawInstruction:3203336721 BaseInstruction:{OpType:0 Rd:1 ALU:5 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:-16657} Operand:4294950639 Result:0 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=Decode
<nil> TRC pkg/cpu/fetch.go:56 > Fetched instruction: 0x00000419
 Stage=Fetch
<nil> TRC pkg/cpu/fetch.go:61 > Increasing ProgramCounter to: 11 Stage=Fetch
<nil> TRC pkg/cpu/pipeline.go:67 > canFetch: true

<nil> TRC pkg/cpu/fetch.go:83 > Advancing to next stage with instruction: 0x00000419 Stage=Fetch
<nil> TRC pkg/cpu/decode.go:170 > Advancing to next stage with instruction: &{rawInstruction:3203336721 BaseInstruction:{OpType:0 Rd:1 ALU:5 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:-16657} Operand:4294950639 Result:0 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=Decode
<nil> TRC pkg/cpu/execute.go:292 > Advancing to next stage with instruction: &{rawInstruction:93 BaseInstruction:{OpType:3 Rd:0 ALU:0 Rs:0 RMem:5 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:0} Operand:0 Result:0 RDestAux:0 DestMemAddr:4 BranchTaken:true WriteBack:true}
 Stage=Execute
<nil> TRC pkg/cpu/memory.go:118 > Advancing to next stage with instruction: &{rawInstruction:621 BaseInstruction:{OpType:3 Rd:0 ALU:0 Rs:0 RMem:6 CtrlFlag:1 CtrlMode:0 MemMode:0 Imm:0} Operand:0 Result:0 RDestAux:0 DestMemAddr:9 BranchTaken:false WriteBack:true}
 Stage=Memory
<nil> TRC pkg/cpu/writeback.go:88 > Got with instruction: &{rawInstruction:621 BaseInstruction:{OpType:3 Rd:0 ALU:0 Rs:0 RMem:6 CtrlFlag:1 CtrlMode:0 MemMode:0 Imm:0} Operand:0 Result:0 RDestAux:0 DestMemAddr:9 BranchTaken:false WriteBack:true}
 Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:43 > Processing instruction: &{rawInstruction:621 BaseInstruction:{OpType:3 Rd:0 ALU:0 Rs:0 RMem:6 CtrlFlag:1 CtrlMode:0 MemMode:0 Imm:0} Operand:0 Result:0 RDestAux:0 DestMemAddr:9 BranchTaken:false WriteBack:true}
 Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:50 > Control instruction detected Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:52 > Branch not taken, no write back to Program Counter required Stage=WriteBack
<nil> TRC pkg/cpu/memory.go:56 > Current instruction is not a load/store type, skipping memory stage execution &{rawInstruction:93 BaseInstruction:{OpType:3 Rd:0 ALU:0 Rs:0 RMem:5 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:0} Operand:0 Result:0 RDestAux:0 DestMemAddr:4 BranchTaken:true WriteBack:true}
 Stage=Memory
<nil> TRC pkg/cpu/execute.go:103 > ALURI operation result: 4294950639 Stage=Execute
<nil> TRC pkg/cpu/decode.go:69 > Decoded instruction: &{rawInstruction:1049 BaseInstruction:{OpType:2 Rd:1 ALU:0 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:2 Imm:0} Operand:0 Result:0 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:false}
 Stage=Decode
<nil> TRC pkg/cpu/decode.go:155 > Decoded filled instruction: &{rawInstruction:1049 BaseInstruction:{OpType:2 Rd:1 ALU:0 Rs:0 RMem:30 CtrlFlag:0 CtrlMode:0 MemMode:2 Imm:0} Operand:0 Result:0 RDestAux:0 DestMemAddr:20 BranchTaken:false WriteBack:false}
 Stage=Decode
<nil> TRC pkg/cpu/fetch.go:56 > Fetched instruction: 0x00000419
 Stage=Fetch
<nil> TRC pkg/cpu/fetch.go:61 > Increasing ProgramCounter to: 12 Stage=Fetch
<nil> TRC pkg/cpu/pipeline.go:67 > canFetch: true

<nil> TRC pkg/cpu/fetch.go:83 > Advancing to next stage with instruction: 0x00000419 Stage=Fetch
<nil> TRC pkg/cpu/decode.go:170 > Advancing to next stage with instruction: &{rawInstruction:1049 BaseInstruction:{OpType:2 Rd:1 ALU:0 Rs:0 RMem:30 CtrlFlag:0 CtrlMode:0 MemMode:2 Imm:0} Operand:0 Result:0 RDestAux:0 DestMemAddr:20 BranchTaken:false WriteBack:false}
 Stage=Decode
<nil> TRC pkg/cpu/execute.go:292 > Advancing to next stage with instruction: &{rawInstruction:3203336721 BaseInstruction:{OpType:0 Rd:1 ALU:5 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:-16657} Operand:4294950639 Result:4294950639 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=Execute
<nil> TRC pkg/cpu/memory.go:118 > Advancing to next stage with instruction: &{rawInstruction:93 BaseInstruction:{OpType:3 Rd:0 ALU:0 Rs:0 RMem:5 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:0} Operand:0 Result:0 RDestAux:0 DestMemAddr:4 BranchTaken:true WriteBack:true}
 Stage=Memory
<nil> TRC pkg/cpu/writeback.go:88 > Got with instruction: &{rawInstruction:93 BaseInstruction:{OpType:3 Rd:0 ALU:0 Rs:0 RMem:5 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:0} Operand:0 Result:0 RDestAux:0 DestMemAddr:4 BranchTaken:true WriteBack:true}
 Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:43 > Processing instruction: &{rawInstruction:93 BaseInstruction:{OpType:3 Rd:0 ALU:0 Rs:0 RMem:5 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:0} Operand:0 Result:0 RDestAux:0 DestMemAddr:4 BranchTaken:true WriteBack:true}
 Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:50 > Control instruction detected Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:59 > Writing to Program Counter directly from control instruction to 4
 Stage=WriteBack
<nil> TRC pkg/cpu/fetch.go:95 > Squashing instruction: <nil>
 Stage=Fetch
<nil> TRC pkg/cpu/decode.go:182 > Squashing instruction: &{rawInstruction:1049 BaseInstruction:{OpType:0 Rd:0 ALU:0 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:0} Operand:0 Result:0 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:false}
 Stage=Decode
<nil> TRC pkg/cpu/execute.go:304 > Squashing instruction: &{rawInstruction:1049 BaseInstruction:{OpType:2 Rd:1 ALU:0 Rs:0 RMem:30 CtrlFlag:0 CtrlMode:0 MemMode:2 Imm:0} Operand:0 Result:0 RDestAux:0 DestMemAddr:20 BranchTaken:false WriteBack:false}
 Stage=Execute
<nil> TRC pkg/cpu/memory.go:130 > Squashing instruction: &{rawInstruction:3203336721 BaseInstruction:{OpType:0 Rd:1 ALU:5 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:-16657} Operand:4294950639 Result:4294950639 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=Memory
<nil> TRC pkg/cpu/writeback.go:95 > Squashing instruction: &{rawInstruction:93 BaseInstruction:{OpType:3 Rd:0 ALU:0 Rs:0 RMem:5 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:0} Operand:0 Result:0 RDestAux:0 DestMemAddr:4 BranchTaken:true WriteBack:true}
 Stage=WriteBack
<nil> TRC pkg/cpu/memory.go:52 > No current instruction to process, returning early Stage=Memory
<nil> TRC pkg/cpu/execute.go:258 > No current instruction to process, returning early Stage=Execute
<nil> TRC pkg/cpu/decode.go:61 > No current instruction to process, returning early Stage=Decode
<nil> TRC pkg/cpu/fetch.go:56 > Fetched instruction: 0x00020041
 Stage=Fetch
<nil> TRC pkg/cpu/fetch.go:61 > Increasing ProgramCounter to: 5 Stage=Fetch
<nil> TRC pkg/cpu/pipeline.go:67 > canFetch: true

<nil> TRC pkg/cpu/fetch.go:83 > Advancing to next stage with instruction: 0x00020041 Stage=Fetch
<nil> TRC pkg/cpu/decode.go:170 > Advancing to next stage with instruction: <nil>
 Stage=Decode
<nil> TRC pkg/cpu/execute.go:292 > Advancing to next stage with instruction: <nil>
 Stage=Execute
<nil> TRC pkg/cpu/memory.go:118 > Advancing to next stage with instruction: <nil>
 Stage=Memory
<nil> TRC pkg/cpu/writeback.go:88 > Got with instruction: <nil>
 Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:39 > No current instruction to process, returning early Stage=WriteBack
<nil> TRC pkg/cpu/memory.go:52 > No current instruction to process, returning early Stage=Memory
<nil> TRC pkg/cpu/execute.go:258 > No current instruction to process, returning early Stage=Execute
<nil> TRC pkg/cpu/decode.go:69 > Decoded instruction: &{rawInstruction:131137 BaseInstruction:{OpType:0 Rd:4 ALU:0 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:2} Operand:0 Result:0 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:false}
 Stage=Decode
<nil> TRC pkg/cpu/decode.go:155 > Decoded filled instruction: &{rawInstruction:131137 BaseInstruction:{OpType:0 Rd:4 ALU:0 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:2} Operand:2 Result:8 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=Decode
<nil> TRC pkg/cpu/fetch.go:56 > Fetched instruction: 0x00010221
 Stage=Fetch
<nil> TRC pkg/cpu/fetch.go:61 > Increasing ProgramCounter to: 6 Stage=Fetch
<nil> TRC pkg/cpu/pipeline.go:67 > canFetch: true

<nil> TRC pkg/cpu/fetch.go:83 > Advancing to next stage with instruction: 0x00010221 Stage=Fetch
<nil> TRC pkg/cpu/decode.go:170 > Advancing to next stage with instruction: &{rawInstruction:131137 BaseInstruction:{OpType:0 Rd:4 ALU:0 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:2} Operand:2 Result:8 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=Decode
<nil> TRC pkg/cpu/execute.go:292 > Advancing to next stage with instruction: <nil>
 Stage=Execute
<nil> TRC pkg/cpu/memory.go:118 > Advancing to next stage with instruction: <nil>
 Stage=Memory
<nil> TRC pkg/cpu/writeback.go:88 > Got with instruction: <nil>
 Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:39 > No current instruction to process, returning early Stage=WriteBack
<nil> TRC pkg/cpu/memory.go:52 > No current instruction to process, returning early Stage=Memory
<nil> TRC pkg/cpu/execute.go:103 > ALURI operation result: 10 Stage=Execute
<nil> TRC pkg/cpu/decode.go:69 > Decoded instruction: &{rawInstruction:66081 BaseInstruction:{OpType:0 Rd:2 ALU:1 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:1} Operand:0 Result:0 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:false}
 Stage=Decode
<nil> TRC pkg/cpu/decode.go:155 > Decoded filled instruction: &{rawInstruction:66081 BaseInstruction:{OpType:0 Rd:2 ALU:1 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:1} Operand:1 Result:6 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=Decode
<nil> TRC pkg/cpu/fetch.go:56 > Fetched instruction: 0x00001c21
 Stage=Fetch
<nil> TRC pkg/cpu/fetch.go:61 > Increasing ProgramCounter to: 7 Stage=Fetch
<nil> TRC pkg/cpu/pipeline.go:67 > canFetch: true

<nil> TRC pkg/cpu/fetch.go:83 > Advancing to next stage with instruction: 0x00001c21 Stage=Fetch
<nil> TRC pkg/cpu/decode.go:170 > Advancing to next stage with instruction: &{rawInstruction:66081 BaseInstruction:{OpType:0 Rd:2 ALU:1 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:1} Operand:1 Result:6 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=Decode
<nil> TRC pkg/cpu/execute.go:292 > Advancing to next stage with instruction: &{rawInstruction:131137 BaseInstruction:{OpType:0 Rd:4 ALU:0 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:2} Operand:2 Result:10 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=Execute
<nil> TRC pkg/cpu/memory.go:118 > Advancing to next stage with instruction: <nil>
 Stage=Memory
<nil> TRC pkg/cpu/writeback.go:88 > Got with instruction: <nil>
 Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:39 > No current instruction to process, returning early Stage=WriteBack
<nil> TRC pkg/cpu/memory.go:56 > Current instruction is not a load/store type, skipping memory stage execution &{rawInstruction:131137 BaseInstruction:{OpType:0 Rd:4 ALU:0 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:2} Operand:2 Result:10 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=Memory
<nil> TRC pkg/cpu/execute.go:103 > ALURI operation result: 5 Stage=Execute
<nil> TRC pkg/cpu/decode.go:69 > Decoded instruction: &{rawInstruction:7201 BaseInstruction:{OpType:0 Rd:2 ALU:14 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:0} Operand:0 Result:0 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:false}
 Stage=Decode
<nil> TRC pkg/cpu/decode.go:75 > Failed to read register r2 -1 Stage=Decode
<nil> TRC pkg/cpu/fetch.go:56 > Fetched instruction: 0x0000026d
 Stage=Fetch
<nil> TRC pkg/cpu/fetch.go:61 > Increasing ProgramCounter to: 8 Stage=Fetch
<nil> TRC pkg/cpu/pipeline.go:67 > canFetch: true

<nil> TRC pkg/cpu/fetch.go:88 > Next stage cannot advance, stalling Stage=Fetch
<nil> TRC pkg/cpu/decode.go:165 > Decode is busy, cannot advance: 1 Stage=Decode
<nil> TRC pkg/cpu/execute.go:284 > previous stage Decode returned stall
 Stage=Execute
<nil> TRC pkg/cpu/execute.go:292 > Advancing to next stage with instruction: &{rawInstruction:66081 BaseInstruction:{OpType:0 Rd:2 ALU:1 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:1} Operand:1 Result:5 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=Execute
<nil> TRC pkg/cpu/memory.go:118 > Advancing to next stage with instruction: &{rawInstruction:131137 BaseInstruction:{OpType:0 Rd:4 ALU:0 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:2} Operand:2 Result:10 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=Memory
<nil> TRC pkg/cpu/writeback.go:88 > Got with instruction: &{rawInstruction:131137 BaseInstruction:{OpType:0 Rd:4 ALU:0 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:2} Operand:2 Result:10 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:43 > Processing instruction: &{rawInstruction:131137 BaseInstruction:{OpType:0 Rd:4 ALU:0 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:2} Operand:2 Result:10 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:65 > Writing back result: 10 to r4
 Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:67 > Unblocked register r4 for write back
 Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:75 > Written back to rdestaux: 0 0
 Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:79 > Write back completed for instruction: &{rawInstruction:131137 BaseInstruction:{OpType:0 Rd:4 ALU:0 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:2} Operand:2 Result:10 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=WriteBack
<nil> TRC pkg/cpu/memory.go:56 > Current instruction is not a load/store type, skipping memory stage execution &{rawInstruction:66081 BaseInstruction:{OpType:0 Rd:2 ALU:1 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:1} Operand:1 Result:5 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=Memory
<nil> TRC pkg/cpu/execute.go:258 > No current instruction to process, returning early Stage=Execute
<nil> TRC pkg/cpu/decode.go:69 > Decoded instruction: &{rawInstruction:7201 BaseInstruction:{OpType:0 Rd:2 ALU:14 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:0} Operand:0 Result:0 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:false}
 Stage=Decode
<nil> TRC pkg/cpu/decode.go:75 > Failed to read register r2 -1 Stage=Decode
<nil> TRC pkg/cpu/fetch.go:44 > Currently have an instruction &{rawInstruction:621 BaseInstruction:{OpType:0 Rd:0 ALU:0 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:0} Operand:0 Result:0 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:false}, skipping fetch Stage=Fetch
<nil> TRC pkg/cpu/pipeline.go:67 > canFetch: true

<nil> TRC pkg/cpu/fetch.go:88 > Next stage cannot advance, stalling Stage=Fetch
<nil> TRC pkg/cpu/decode.go:165 > Decode is busy, cannot advance: 1 Stage=Decode
<nil> TRC pkg/cpu/execute.go:284 > previous stage Decode returned stall
 Stage=Execute
<nil> TRC pkg/cpu/execute.go:292 > Advancing to next stage with instruction: <nil>
 Stage=Execute
<nil> TRC pkg/cpu/memory.go:118 > Advancing to next stage with instruction: &{rawInstruction:66081 BaseInstruction:{OpType:0 Rd:2 ALU:1 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:1} Operand:1 Result:5 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=Memory
<nil> TRC pkg/cpu/writeback.go:88 > Got with instruction: &{rawInstruction:66081 BaseInstruction:{OpType:0 Rd:2 ALU:1 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:1} Operand:1 Result:5 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:43 > Processing instruction: &{rawInstruction:66081 BaseInstruction:{OpType:0 Rd:2 ALU:1 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:1} Operand:1 Result:5 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:65 > Writing back result: 5 to r2
 Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:67 > Unblocked register r2 for write back
 Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:75 > Written back to rdestaux: 0 0
 Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:79 > Write back completed for instruction: &{rawInstruction:66081 BaseInstruction:{OpType:0 Rd:2 ALU:1 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:1} Operand:1 Result:5 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=WriteBack
<nil> TRC pkg/cpu/memory.go:52 > No current instruction to process, returning early Stage=Memory
<nil> TRC pkg/cpu/execute.go:258 > No current instruction to process, returning early Stage=Execute
<nil> TRC pkg/cpu/decode.go:69 > Decoded instruction: &{rawInstruction:7201 BaseInstruction:{OpType:0 Rd:2 ALU:14 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:0} Operand:0 Result:0 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:false}
 Stage=Decode
<nil> TRC pkg/cpu/decode.go:155 > Decoded filled instruction: &{rawInstruction:7201 BaseInstruction:{OpType:0 Rd:2 ALU:14 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:0} Operand:0 Result:5 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=Decode
<nil> TRC pkg/cpu/fetch.go:44 > Currently have an instruction &{rawInstruction:621 BaseInstruction:{OpType:0 Rd:0 ALU:0 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:0} Operand:0 Result:0 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:false}, skipping fetch Stage=Fetch
<nil> TRC pkg/cpu/pipeline.go:67 > canFetch: true

<nil> TRC pkg/cpu/fetch.go:83 > Advancing to next stage with instruction: 0x0000026d Stage=Fetch
<nil> TRC pkg/cpu/decode.go:170 > Advancing to next stage with instruction: &{rawInstruction:7201 BaseInstruction:{OpType:0 Rd:2 ALU:14 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:0} Operand:0 Result:5 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=Decode
<nil> TRC pkg/cpu/execute.go:292 > Advancing to next stage with instruction: <nil>
 Stage=Execute
<nil> TRC pkg/cpu/memory.go:118 > Advancing to next stage with instruction: <nil>
 Stage=Memory
<nil> TRC pkg/cpu/writeback.go:88 > Got with instruction: <nil>
 Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:39 > No current instruction to process, returning early Stage=WriteBack
<nil> TRC pkg/cpu/memory.go:52 > No current instruction to process, returning early Stage=Memory
<nil> TRC pkg/cpu/execute.go:103 > ALURI operation result: 5 Stage=Execute
<nil> TRC pkg/cpu/decode.go:69 > Decoded instruction: &{rawInstruction:621 BaseInstruction:{OpType:3 Rd:0 ALU:0 Rs:0 RMem:6 CtrlFlag:1 CtrlMode:0 MemMode:0 Imm:0} Operand:0 Result:0 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:false}
 Stage=Decode
<nil> TRC pkg/cpu/decode.go:155 > Decoded filled instruction: &{rawInstruction:621 BaseInstruction:{OpType:3 Rd:0 ALU:0 Rs:0 RMem:6 CtrlFlag:1 CtrlMode:0 MemMode:0 Imm:0} Operand:0 Result:0 RDestAux:0 DestMemAddr:9 BranchTaken:false WriteBack:true}
 Stage=Decode
<nil> TRC pkg/cpu/fetch.go:56 > Fetched instruction: 0x0000005d
 Stage=Fetch
<nil> TRC pkg/cpu/fetch.go:61 > Increasing ProgramCounter to: 9 Stage=Fetch
<nil> TRC pkg/cpu/pipeline.go:67 > canFetch: true

<nil> TRC pkg/cpu/fetch.go:83 > Advancing to next stage with instruction: 0x0000005d Stage=Fetch
<nil> TRC pkg/cpu/decode.go:170 > Advancing to next stage with instruction: &{rawInstruction:621 BaseInstruction:{OpType:3 Rd:0 ALU:0 Rs:0 RMem:6 CtrlFlag:1 CtrlMode:0 MemMode:0 Imm:0} Operand:0 Result:0 RDestAux:0 DestMemAddr:9 BranchTaken:false WriteBack:true}
 Stage=Decode
<nil> TRC pkg/cpu/execute.go:292 > Advancing to next stage with instruction: &{rawInstruction:7201 BaseInstruction:{OpType:0 Rd:2 ALU:14 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:0} Operand:0 Result:5 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:false}
 Stage=Execute
<nil> TRC pkg/cpu/memory.go:118 > Advancing to next stage with instruction: <nil>
 Stage=Memory
<nil> TRC pkg/cpu/writeback.go:88 > Got with instruction: <nil>
 Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:39 > No current instruction to process, returning early Stage=WriteBack
<nil> TRC pkg/cpu/memory.go:56 > Current instruction is not a load/store type, skipping memory stage execution &{rawInstruction:7201 BaseInstruction:{OpType:0 Rd:2 ALU:14 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:0} Operand:0 Result:5 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:false}
 Stage=Memory
<nil> TRC pkg/cpu/execute.go:168 > calculated memory address: 9 Stage=Execute
<nil> TRC pkg/cpu/decode.go:69 > Decoded instruction: &{rawInstruction:93 BaseInstruction:{OpType:3 Rd:0 ALU:0 Rs:0 RMem:5 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:0} Operand:0 Result:0 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:false}
 Stage=Decode
<nil> TRC pkg/cpu/decode.go:155 > Decoded filled instruction: &{rawInstruction:93 BaseInstruction:{OpType:3 Rd:0 ALU:0 Rs:0 RMem:5 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:0} Operand:0 Result:0 RDestAux:0 DestMemAddr:4 BranchTaken:false WriteBack:true}
 Stage=Decode
<nil> TRC pkg/cpu/fetch.go:56 > Fetched instruction: 0xbeef0a11
 Stage=Fetch
<nil> TRC pkg/cpu/fetch.go:61 > Increasing ProgramCounter to: 10 Stage=Fetch
<nil> TRC pkg/cpu/pipeline.go:67 > canFetch: true

<nil> TRC pkg/cpu/fetch.go:83 > Advancing to next stage with instruction: 0xbeef0a11 Stage=Fetch
<nil> TRC pkg/cpu/decode.go:170 > Advancing to next stage with instruction: &{rawInstruction:93 BaseInstruction:{OpType:3 Rd:0 ALU:0 Rs:0 RMem:5 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:0} Operand:0 Result:0 RDestAux:0 DestMemAddr:4 BranchTaken:false WriteBack:true}
 Stage=Decode
<nil> TRC pkg/cpu/execute.go:292 > Advancing to next stage with instruction: &{rawInstruction:621 BaseInstruction:{OpType:3 Rd:0 ALU:0 Rs:0 RMem:6 CtrlFlag:1 CtrlMode:0 MemMode:0 Imm:0} Operand:0 Result:0 RDestAux:0 DestMemAddr:9 BranchTaken:false WriteBack:true}
 Stage=Execute
<nil> TRC pkg/cpu/memory.go:118 > Advancing to next stage with instruction: &{rawInstruction:7201 BaseInstruction:{OpType:0 Rd:2 ALU:14 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:0} Operand:0 Result:5 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:false}
 Stage=Memory
<nil> TRC pkg/cpu/writeback.go:88 > Got with instruction: &{rawInstruction:7201 BaseInstruction:{OpType:0 Rd:2 ALU:14 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:0} Operand:0 Result:5 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:false}
 Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:43 > Processing instruction: &{rawInstruction:7201 BaseInstruction:{OpType:0 Rd:2 ALU:14 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:0} Operand:0 Result:5 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:false}
 Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:77 > No write-back required for this instruction Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:79 > Write back completed for instruction: &{rawInstruction:7201 BaseInstruction:{OpType:0 Rd:2 ALU:14 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:0} Operand:0 Result:5 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:false}
 Stage=WriteBack
<nil> TRC pkg/cpu/memory.go:56 > Current instruction is not a load/store type, skipping memory stage execution &{rawInstruction:621 BaseInstruction:{OpType:3 Rd:0 ALU:0 Rs:0 RMem:6 CtrlFlag:1 CtrlMode:0 MemMode:0 Imm:0} Operand:0 Result:0 RDestAux:0 DestMemAddr:9 BranchTaken:false WriteBack:true}
 Stage=Memory
<nil> TRC pkg/cpu/execute.go:168 > calculated memory address: 4 Stage=Execute
<nil> TRC pkg/cpu/decode.go:69 > Decoded instruction: &{rawInstruction:3203336721 BaseInstruction:{OpType:0 Rd:1 ALU:5 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:-16657} Operand:0 Result:0 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:false}
 Stage=Decode
<nil> TRC pkg/cpu/decode.go:155 > Decoded filled instruction: &{rawInstruction:3203336721 BaseInstruction:{OpType:0 Rd:1 ALU:5 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:-16657} Operand:4294950639 Result:0 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=Decode
<nil> TRC pkg/cpu/fetch.go:56 > Fetched instruction: 0x00000419
 Stage=Fetch
<nil> TRC pkg/cpu/fetch.go:61 > Increasing ProgramCounter to: 11 Stage=Fetch
<nil> TRC pkg/cpu/pipeline.go:67 > canFetch: true

<nil> TRC pkg/cpu/fetch.go:83 > Advancing to next stage with instruction: 0x00000419 Stage=Fetch
<nil> TRC pkg/cpu/decode.go:170 > Advancing to next stage with instruction: &{rawInstruction:3203336721 BaseInstruction:{OpType:0 Rd:1 ALU:5 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:-16657} Operand:4294950639 Result:0 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=Decode
<nil> TRC pkg/cpu/execute.go:292 > Advancing to next stage with instruction: &{rawInstruction:93 BaseInstruction:{OpType:3 Rd:0 ALU:0 Rs:0 RMem:5 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:0} Operand:0 Result:0 RDestAux:0 DestMemAddr:4 BranchTaken:true WriteBack:true}
 Stage=Execute
<nil> TRC pkg/cpu/memory.go:118 > Advancing to next stage with instruction: &{rawInstruction:621 BaseInstruction:{OpType:3 Rd:0 ALU:0 Rs:0 RMem:6 CtrlFlag:1 CtrlMode:0 MemMode:0 Imm:0} Operand:0 Result:0 RDestAux:0 DestMemAddr:9 BranchTaken:false WriteBack:true}
 Stage=Memory
<nil> TRC pkg/cpu/writeback.go:88 > Got with instruction: &{rawInstruction:621 BaseInstruction:{OpType:3 Rd:0 ALU:0 Rs:0 RMem:6 CtrlFlag:1 CtrlMode:0 MemMode:0 Imm:0} Operand:0 Result:0 RDestAux:0 DestMemAddr:9 BranchTaken:false WriteBack:true}
 Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:43 > Processing instruction: &{rawInstruction:621 BaseInstruction:{OpType:3 Rd:0 ALU:0 Rs:0 RMem:6 CtrlFlag:1 CtrlMode:0 MemMode:0 Imm:0} Operand:0 Result:0 RDestAux:0 DestMemAddr:9 BranchTaken:false WriteBack:true}
 Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:50 > Control instruction detected Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:52 > Branch not taken, no write back to Program Counter required Stage=WriteBack
<nil> TRC pkg/cpu/memory.go:56 > Current instruction is not a load/store type, skipping memory stage execution &{rawInstruction:93 BaseInstruction:{OpType:3 Rd:0 ALU:0 Rs:0 RMem:5 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:0} Operand:0 Result:0 RDestAux:0 DestMemAddr:4 BranchTaken:true WriteBack:true}
 Stage=Memory
<nil> TRC pkg/cpu/execute.go:103 > ALURI operation result: 4294950639 Stage=Execute
<nil> TRC pkg/cpu/decode.go:69 > Decoded instruction: &{rawInstruction:1049 BaseInstruction:{OpType:2 Rd:1 ALU:0 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:2 Imm:0} Operand:0 Result:0 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:false}
 Stage=Decode
<nil> TRC pkg/cpu/decode.go:155 > Decoded filled instruction: &{rawInstruction:1049 BaseInstruction:{OpType:2 Rd:1 ALU:0 Rs:0 RMem:30 CtrlFlag:0 CtrlMode:0 MemMode:2 Imm:0} Operand:0 Result:0 RDestAux:0 DestMemAddr:20 BranchTaken:false WriteBack:false}
 Stage=Decode
<nil> TRC pkg/cpu/fetch.go:56 > Fetched instruction: 0x00000419
 Stage=Fetch
<nil> TRC pkg/cpu/fetch.go:61 > Increasing ProgramCounter to: 12 Stage=Fetch
<nil> TRC pkg/cpu/pipeline.go:67 > canFetch: true

<nil> TRC pkg/cpu/fetch.go:83 > Advancing to next stage with instruction: 0x00000419 Stage=Fetch
<nil> TRC pkg/cpu/decode.go:170 > Advancing to next stage with instruction: &{rawInstruction:1049 BaseInstruction:{OpType:2 Rd:1 ALU:0 Rs:0 RMem:30 CtrlFlag:0 CtrlMode:0 MemMode:2 Imm:0} Operand:0 Result:0 RDestAux:0 DestMemAddr:20 BranchTaken:false WriteBack:false}
 Stage=Decode
<nil> TRC pkg/cpu/execute.go:292 > Advancing to next stage with instruction: &{rawInstruction:3203336721 BaseInstruction:{OpType:0 Rd:1 ALU:5 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:-16657} Operand:4294950639 Result:4294950639 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=Execute
<nil> TRC pkg/cpu/memory.go:118 > Advancing to next stage with instruction: &{rawInstruction:93 BaseInstruction:{OpType:3 Rd:0 ALU:0 Rs:0 RMem:5 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:0} Operand:0 Result:0 RDestAux:0 DestMemAddr:4 BranchTaken:true WriteBack:true}
 Stage=Memory
<nil> TRC pkg/cpu/writeback.go:88 > Got with instruction: &{rawInstruction:93 BaseInstruction:{OpType:3 Rd:0 ALU:0 Rs:0 RMem:5 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:0} Operand:0 Result:0 RDestAux:0 DestMemAddr:4 BranchTaken:true WriteBack:true}
 Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:43 > Processing instruction: &{rawInstruction:93 BaseInstruction:{OpType:3 Rd:0 ALU:0 Rs:0 RMem:5 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:0} Operand:0 Result:0 RDestAux:0 DestMemAddr:4 BranchTaken:true WriteBack:true}
 Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:50 > Control instruction detected Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:59 > Writing to Program Counter directly from control instruction to 4
 Stage=WriteBack
<nil> TRC pkg/cpu/fetch.go:95 > Squashing instruction: <nil>
 Stage=Fetch
<nil> TRC pkg/cpu/decode.go:182 > Squashing instruction: &{rawInstruction:1049 BaseInstruction:{OpType:0 Rd:0 ALU:0 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:0} Operand:0 Result:0 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:false}
 Stage=Decode
<nil> TRC pkg/cpu/execute.go:304 > Squashing instruction: &{rawInstruction:1049 BaseInstruction:{OpType:2 Rd:1 ALU:0 Rs:0 RMem:30 CtrlFlag:0 CtrlMode:0 MemMode:2 Imm:0} Operand:0 Result:0 RDestAux:0 DestMemAddr:20 BranchTaken:false WriteBack:false}
 Stage=Execute
<nil> TRC pkg/cpu/memory.go:130 > Squashing instruction: &{rawInstruction:3203336721 BaseInstruction:{OpType:0 Rd:1 ALU:5 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:-16657} Operand:4294950639 Result:4294950639 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=Memory
<nil> TRC pkg/cpu/writeback.go:95 > Squashing instruction: &{rawInstruction:93 BaseInstruction:{OpType:3 Rd:0 ALU:0 Rs:0 RMem:5 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:0} Operand:0 Result:0 RDestAux:0 DestMemAddr:4 BranchTaken:true WriteBack:true}
 Stage=WriteBack
<nil> TRC pkg/cpu/memory.go:52 > No current instruction to process, returning early Stage=Memory
<nil> TRC pkg/cpu/execute.go:258 > No current instruction to process, returning early Stage=Execute
<nil> TRC pkg/cpu/decode.go:61 > No current instruction to process, returning early Stage=Decode
<nil> TRC pkg/cpu/fetch.go:56 > Fetched instruction: 0x00020041
 Stage=Fetch
<nil> TRC pkg/cpu/fetch.go:61 > Increasing ProgramCounter to: 5 Stage=Fetch
<nil> TRC pkg/cpu/pipeline.go:67 > canFetch: true

<nil> TRC pkg/cpu/fetch.go:83 > Advancing to next stage with instruction: 0x00020041 Stage=Fetch
<nil> TRC pkg/cpu/decode.go:170 > Advancing to next stage with instruction: <nil>
 Stage=Decode
<nil> TRC pkg/cpu/execute.go:292 > Advancing to next stage with instruction: <nil>
 Stage=Execute
<nil> TRC pkg/cpu/memory.go:118 > Advancing to next stage with instruction: <nil>
 Stage=Memory
<nil> TRC pkg/cpu/writeback.go:88 > Got with instruction: <nil>
 Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:39 > No current instruction to process, returning early Stage=WriteBack
<nil> TRC pkg/cpu/memory.go:52 > No current instruction to process, returning early Stage=Memory
<nil> TRC pkg/cpu/execute.go:258 > No current instruction to process, returning early Stage=Execute
<nil> TRC pkg/cpu/decode.go:69 > Decoded instruction: &{rawInstruction:131137 BaseInstruction:{OpType:0 Rd:4 ALU:0 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:2} Operand:0 Result:0 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:false}
 Stage=Decode
<nil> TRC pkg/cpu/decode.go:155 > Decoded filled instruction: &{rawInstruction:131137 BaseInstruction:{OpType:0 Rd:4 ALU:0 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:2} Operand:2 Result:10 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=Decode
<nil> TRC pkg/cpu/fetch.go:56 > Fetched instruction: 0x00010221
 Stage=Fetch
<nil> TRC pkg/cpu/fetch.go:61 > Increasing ProgramCounter to: 6 Stage=Fetch
<nil> TRC pkg/cpu/pipeline.go:67 > canFetch: true

<nil> TRC pkg/cpu/fetch.go:83 > Advancing to next stage with instruction: 0x00010221 Stage=Fetch
<nil> TRC pkg/cpu/decode.go:170 > Advancing to next stage with instruction: &{rawInstruction:131137 BaseInstruction:{OpType:0 Rd:4 ALU:0 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:2} Operand:2 Result:10 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=Decode
<nil> TRC pkg/cpu/execute.go:292 > Advancing to next stage with instruction: <nil>
 Stage=Execute
<nil> TRC pkg/cpu/memory.go:118 > Advancing to next stage with instruction: <nil>
 Stage=Memory
<nil> TRC pkg/cpu/writeback.go:88 > Got with instruction: <nil>
 Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:39 > No current instruction to process, returning early Stage=WriteBack
<nil> TRC pkg/cpu/memory.go:52 > No current instruction to process, returning early Stage=Memory
<nil> TRC pkg/cpu/execute.go:103 > ALURI operation result: 12 Stage=Execute
<nil> TRC pkg/cpu/decode.go:69 > Decoded instruction: &{rawInstruction:66081 BaseInstruction:{OpType:0 Rd:2 ALU:1 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:1} Operand:0 Result:0 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:false}
 Stage=Decode
<nil> TRC pkg/cpu/decode.go:155 > Decoded filled instruction: &{rawInstruction:66081 BaseInstruction:{OpType:0 Rd:2 ALU:1 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:1} Operand:1 Result:5 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=Decode
<nil> TRC pkg/cpu/fetch.go:56 > Fetched instruction: 0x00001c21
 Stage=Fetch
<nil> TRC pkg/cpu/fetch.go:61 > Increasing ProgramCounter to: 7 Stage=Fetch
<nil> TRC pkg/cpu/pipeline.go:67 > canFetch: true

<nil> TRC pkg/cpu/fetch.go:83 > Advancing to next stage with instruction: 0x00001c21 Stage=Fetch
<nil> TRC pkg/cpu/decode.go:170 > Advancing to next stage with instruction: &{rawInstruction:66081 BaseInstruction:{OpType:0 Rd:2 ALU:1 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:1} Operand:1 Result:5 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=Decode
<nil> TRC pkg/cpu/execute.go:292 > Advancing to next stage with instruction: &{rawInstruction:131137 BaseInstruction:{OpType:0 Rd:4 ALU:0 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:2} Operand:2 Result:12 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=Execute
<nil> TRC pkg/cpu/memory.go:118 > Advancing to next stage with instruction: <nil>
 Stage=Memory
<nil> TRC pkg/cpu/writeback.go:88 > Got with instruction: <nil>
 Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:39 > No current instruction to process, returning early Stage=WriteBack
<nil> TRC pkg/cpu/memory.go:56 > Current instruction is not a load/store type, skipping memory stage execution &{rawInstruction:131137 BaseInstruction:{OpType:0 Rd:4 ALU:0 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:2} Operand:2 Result:12 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=Memory
<nil> TRC pkg/cpu/execute.go:103 > ALURI operation result: 4 Stage=Execute
<nil> TRC pkg/cpu/decode.go:69 > Decoded instruction: &{rawInstruction:7201 BaseInstruction:{OpType:0 Rd:2 ALU:14 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:0} Operand:0 Result:0 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:false}
 Stage=Decode
<nil> TRC pkg/cpu/decode.go:75 > Failed to read register r2 -1 Stage=Decode
<nil> TRC pkg/cpu/fetch.go:56 > Fetched instruction: 0x0000026d
 Stage=Fetch
<nil> TRC pkg/cpu/fetch.go:61 > Increasing ProgramCounter to: 8 Stage=Fetch
<nil> TRC pkg/cpu/pipeline.go:67 > canFetch: true

<nil> TRC pkg/cpu/fetch.go:88 > Next stage cannot advance, stalling Stage=Fetch
<nil> TRC pkg/cpu/decode.go:165 > Decode is busy, cannot advance: 1 Stage=Decode
<nil> TRC pkg/cpu/execute.go:284 > previous stage Decode returned stall
 Stage=Execute
<nil> TRC pkg/cpu/execute.go:292 > Advancing to next stage with instruction: &{rawInstruction:66081 BaseInstruction:{OpType:0 Rd:2 ALU:1 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:1} Operand:1 Result:4 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=Execute
<nil> TRC pkg/cpu/memory.go:118 > Advancing to next stage with instruction: &{rawInstruction:131137 BaseInstruction:{OpType:0 Rd:4 ALU:0 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:2} Operand:2 Result:12 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=Memory
<nil> TRC pkg/cpu/writeback.go:88 > Got with instruction: &{rawInstruction:131137 BaseInstruction:{OpType:0 Rd:4 ALU:0 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:2} Operand:2 Result:12 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:43 > Processing instruction: &{rawInstruction:131137 BaseInstruction:{OpType:0 Rd:4 ALU:0 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:2} Operand:2 Result:12 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:65 > Writing back result: 12 to r4
 Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:67 > Unblocked register r4 for write back
 Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:75 > Written back to rdestaux: 0 0
 Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:79 > Write back completed for instruction: &{rawInstruction:131137 BaseInstruction:{OpType:0 Rd:4 ALU:0 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:2} Operand:2 Result:12 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=WriteBack
<nil> TRC pkg/cpu/memory.go:56 > Current instruction is not a load/store type, skipping memory stage execution &{rawInstruction:66081 BaseInstruction:{OpType:0 Rd:2 ALU:1 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:1} Operand:1 Result:4 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=Memory
<nil> TRC pkg/cpu/execute.go:258 > No current instruction to process, returning early Stage=Execute
<nil> TRC pkg/cpu/decode.go:69 > Decoded instruction: &{rawInstruction:7201 BaseInstruction:{OpType:0 Rd:2 ALU:14 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:0} Operand:0 Result:0 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:false}
 Stage=Decode
<nil> TRC pkg/cpu/decode.go:75 > Failed to read register r2 -1 Stage=Decode
<nil> TRC pkg/cpu/fetch.go:44 > Currently have an instruction &{rawInstruction:621 BaseInstruction:{OpType:0 Rd:0 ALU:0 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:0} Operand:0 Result:0 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:false}, skipping fetch Stage=Fetch
<nil> TRC pkg/cpu/pipeline.go:67 > canFetch: true

<nil> TRC pkg/cpu/fetch.go:88 > Next stage cannot advance, stalling Stage=Fetch
<nil> TRC pkg/cpu/decode.go:165 > Decode is busy, cannot advance: 1 Stage=Decode
<nil> TRC pkg/cpu/execute.go:284 > previous stage Decode returned stall
 Stage=Execute
<nil> TRC pkg/cpu/execute.go:292 > Advancing to next stage with instruction: <nil>
 Stage=Execute
<nil> TRC pkg/cpu/memory.go:118 > Advancing to next stage with instruction: &{rawInstruction:66081 BaseInstruction:{OpType:0 Rd:2 ALU:1 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:1} Operand:1 Result:4 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=Memory
<nil> TRC pkg/cpu/writeback.go:88 > Got with instruction: &{rawInstruction:66081 BaseInstruction:{OpType:0 Rd:2 ALU:1 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:1} Operand:1 Result:4 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:43 > Processing instruction: &{rawInstruction:66081 BaseInstruction:{OpType:0 Rd:2 ALU:1 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:1} Operand:1 Result:4 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:65 > Writing back result: 4 to r2
 Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:67 > Unblocked register r2 for write back
 Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:75 > Written back to rdestaux: 0 0
 Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:79 > Write back completed for instruction: &{rawInstruction:66081 BaseInstruction:{OpType:0 Rd:2 ALU:1 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:1} Operand:1 Result:4 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=WriteBack
<nil> TRC pkg/cpu/memory.go:52 > No current instruction to process, returning early Stage=Memory
<nil> TRC pkg/cpu/execute.go:258 > No current instruction to process, returning early Stage=Execute
<nil> TRC pkg/cpu/decode.go:69 > Decoded instruction: &{rawInstruction:7201 BaseInstruction:{OpType:0 Rd:2 ALU:14 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:0} Operand:0 Result:0 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:false}
 Stage=Decode
<nil> TRC pkg/cpu/decode.go:155 > Decoded filled instruction: &{rawInstruction:7201 BaseInstruction:{OpType:0 Rd:2 ALU:14 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:0} Operand:0 Result:4 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=Decode
<nil> TRC pkg/cpu/fetch.go:44 > Currently have an instruction &{rawInstruction:621 BaseInstruction:{OpType:0 Rd:0 ALU:0 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:0} Operand:0 Result:0 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:false}, skipping fetch Stage=Fetch
<nil> TRC pkg/cpu/pipeline.go:67 > canFetch: true

<nil> TRC pkg/cpu/fetch.go:83 > Advancing to next stage with instruction: 0x0000026d Stage=Fetch
<nil> TRC pkg/cpu/decode.go:170 > Advancing to next stage with instruction: &{rawInstruction:7201 BaseInstruction:{OpType:0 Rd:2 ALU:14 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:0} Operand:0 Result:4 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=Decode
<nil> TRC pkg/cpu/execute.go:292 > Advancing to next stage with instruction: <nil>
 Stage=Execute
<nil> TRC pkg/cpu/memory.go:118 > Advancing to next stage with instruction: <nil>
 Stage=Memory
<nil> TRC pkg/cpu/writeback.go:88 > Got with instruction: <nil>
 Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:39 > No current instruction to process, returning early Stage=WriteBack
<nil> TRC pkg/cpu/memory.go:52 > No current instruction to process, returning early Stage=Memory
<nil> TRC pkg/cpu/execute.go:103 > ALURI operation result: 4 Stage=Execute
<nil> TRC pkg/cpu/decode.go:69 > Decoded instruction: &{rawInstruction:621 BaseInstruction:{OpType:3 Rd:0 ALU:0 Rs:0 RMem:6 CtrlFlag:1 CtrlMode:0 MemMode:0 Imm:0} Operand:0 Result:0 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:false}
 Stage=Decode
<nil> TRC pkg/cpu/decode.go:155 > Decoded filled instruction: &{rawInstruction:621 BaseInstruction:{OpType:3 Rd:0 ALU:0 Rs:0 RMem:6 CtrlFlag:1 CtrlMode:0 MemMode:0 Imm:0} Operand:0 Result:0 RDestAux:0 DestMemAddr:9 BranchTaken:false WriteBack:true}
 Stage=Decode
<nil> TRC pkg/cpu/fetch.go:56 > Fetched instruction: 0x0000005d
 Stage=Fetch
<nil> TRC pkg/cpu/fetch.go:61 > Increasing ProgramCounter to: 9 Stage=Fetch
<nil> TRC pkg/cpu/pipeline.go:67 > canFetch: true

<nil> TRC pkg/cpu/fetch.go:83 > Advancing to next stage with instruction: 0x0000005d Stage=Fetch
<nil> TRC pkg/cpu/decode.go:170 > Advancing to next stage with instruction: &{rawInstruction:621 BaseInstruction:{OpType:3 Rd:0 ALU:0 Rs:0 RMem:6 CtrlFlag:1 CtrlMode:0 MemMode:0 Imm:0} Operand:0 Result:0 RDestAux:0 DestMemAddr:9 BranchTaken:false WriteBack:true}
 Stage=Decode
<nil> TRC pkg/cpu/execute.go:292 > Advancing to next stage with instruction: &{rawInstruction:7201 BaseInstruction:{OpType:0 Rd:2 ALU:14 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:0} Operand:0 Result:4 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:false}
 Stage=Execute
<nil> TRC pkg/cpu/memory.go:118 > Advancing to next stage with instruction: <nil>
 Stage=Memory
<nil> TRC pkg/cpu/writeback.go:88 > Got with instruction: <nil>
 Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:39 > No current instruction to process, returning early Stage=WriteBack
<nil> TRC pkg/cpu/memory.go:56 > Current instruction is not a load/store type, skipping memory stage execution &{rawInstruction:7201 BaseInstruction:{OpType:0 Rd:2 ALU:14 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:0} Operand:0 Result:4 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:false}
 Stage=Memory
<nil> TRC pkg/cpu/execute.go:168 > calculated memory address: 9 Stage=Execute
<nil> TRC pkg/cpu/decode.go:69 > Decoded instruction: &{rawInstruction:93 BaseInstruction:{OpType:3 Rd:0 ALU:0 Rs:0 RMem:5 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:0} Operand:0 Result:0 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:false}
 Stage=Decode
<nil> TRC pkg/cpu/decode.go:155 > Decoded filled instruction: &{rawInstruction:93 BaseInstruction:{OpType:3 Rd:0 ALU:0 Rs:0 RMem:5 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:0} Operand:0 Result:0 RDestAux:0 DestMemAddr:4 BranchTaken:false WriteBack:true}
 Stage=Decode
<nil> TRC pkg/cpu/fetch.go:56 > Fetched instruction: 0xbeef0a11
 Stage=Fetch
<nil> TRC pkg/cpu/fetch.go:61 > Increasing ProgramCounter to: 10 Stage=Fetch
<nil> TRC pkg/cpu/pipeline.go:67 > canFetch: true

<nil> TRC pkg/cpu/fetch.go:83 > Advancing to next stage with instruction: 0xbeef0a11 Stage=Fetch
<nil> TRC pkg/cpu/decode.go:170 > Advancing to next stage with instruction: &{rawInstruction:93 BaseInstruction:{OpType:3 Rd:0 ALU:0 Rs:0 RMem:5 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:0} Operand:0 Result:0 RDestAux:0 DestMemAddr:4 BranchTaken:false WriteBack:true}
 Stage=Decode
<nil> TRC pkg/cpu/execute.go:292 > Advancing to next stage with instruction: &{rawInstruction:621 BaseInstruction:{OpType:3 Rd:0 ALU:0 Rs:0 RMem:6 CtrlFlag:1 CtrlMode:0 MemMode:0 Imm:0} Operand:0 Result:0 RDestAux:0 DestMemAddr:9 BranchTaken:false WriteBack:true}
 Stage=Execute
<nil> TRC pkg/cpu/memory.go:118 > Advancing to next stage with instruction: &{rawInstruction:7201 BaseInstruction:{OpType:0 Rd:2 ALU:14 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:0} Operand:0 Result:4 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:false}
 Stage=Memory
<nil> TRC pkg/cpu/writeback.go:88 > Got with instruction: &{rawInstruction:7201 BaseInstruction:{OpType:0 Rd:2 ALU:14 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:0} Operand:0 Result:4 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:false}
 Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:43 > Processing instruction: &{rawInstruction:7201 BaseInstruction:{OpType:0 Rd:2 ALU:14 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:0} Operand:0 Result:4 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:false}
 Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:77 > No write-back required for this instruction Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:79 > Write back completed for instruction: &{rawInstruction:7201 BaseInstruction:{OpType:0 Rd:2 ALU:14 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:0} Operand:0 Result:4 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:false}
 Stage=WriteBack
<nil> TRC pkg/cpu/memory.go:56 > Current instruction is not a load/store type, skipping memory stage execution &{rawInstruction:621 BaseInstruction:{OpType:3 Rd:0 ALU:0 Rs:0 RMem:6 CtrlFlag:1 CtrlMode:0 MemMode:0 Imm:0} Operand:0 Result:0 RDestAux:0 DestMemAddr:9 BranchTaken:false WriteBack:true}
 Stage=Memory
<nil> TRC pkg/cpu/execute.go:168 > calculated memory address: 4 Stage=Execute
<nil> TRC pkg/cpu/decode.go:69 > Decoded instruction: &{rawInstruction:3203336721 BaseInstruction:{OpType:0 Rd:1 ALU:5 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:-16657} Operand:0 Result:0 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:false}
 Stage=Decode
<nil> TRC pkg/cpu/decode.go:155 > Decoded filled instruction: &{rawInstruction:3203336721 BaseInstruction:{OpType:0 Rd:1 ALU:5 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:-16657} Operand:4294950639 Result:0 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=Decode
<nil> TRC pkg/cpu/fetch.go:56 > Fetched instruction: 0x00000419
 Stage=Fetch
<nil> TRC pkg/cpu/fetch.go:61 > Increasing ProgramCounter to: 11 Stage=Fetch
<nil> TRC pkg/cpu/pipeline.go:67 > canFetch: true

<nil> TRC pkg/cpu/fetch.go:83 > Advancing to next stage with instruction: 0x00000419 Stage=Fetch
<nil> TRC pkg/cpu/decode.go:170 > Advancing to next stage with instruction: &{rawInstruction:3203336721 BaseInstruction:{OpType:0 Rd:1 ALU:5 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:-16657} Operand:4294950639 Result:0 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=Decode
<nil> TRC pkg/cpu/execute.go:292 > Advancing to next stage with instruction: &{rawInstruction:93 BaseInstruction:{OpType:3 Rd:0 ALU:0 Rs:0 RMem:5 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:0} Operand:0 Result:0 RDestAux:0 DestMemAddr:4 BranchTaken:true WriteBack:true}
 Stage=Execute
<nil> TRC pkg/cpu/memory.go:118 > Advancing to next stage with instruction: &{rawInstruction:621 BaseInstruction:{OpType:3 Rd:0 ALU:0 Rs:0 RMem:6 CtrlFlag:1 CtrlMode:0 MemMode:0 Imm:0} Operand:0 Result:0 RDestAux:0 DestMemAddr:9 BranchTaken:false WriteBack:true}
 Stage=Memory
<nil> TRC pkg/cpu/writeback.go:88 > Got with instruction: &{rawInstruction:621 BaseInstruction:{OpType:3 Rd:0 ALU:0 Rs:0 RMem:6 CtrlFlag:1 CtrlMode:0 MemMode:0 Imm:0} Operand:0 Result:0 RDestAux:0 DestMemAddr:9 BranchTaken:false WriteBack:true}
 Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:39 > No current instruction to process, returning early Stage=WriteBack
<nil> TRC pkg/cpu/memory.go:52 > No current instruction to process, returning early Stage=Memory
<nil> TRC pkg/cpu/execute.go:258 > No current instruction to process, returning early Stage=Execute
<nil> TRC pkg/cpu/decode.go:61 > No current instruction to process, returning early Stage=Decode
<nil> TRC pkg/cpu/fetch.go:51 > Fetch failed: WAIT_NEXT_LEVEL Stage=Fetch
<nil> TRC pkg/cpu/pipeline.go:67 > canFetch: true

<nil> TRC pkg/cpu/fetch.go:78 > No instruction fetched, cannot advance Stage=Fetch
<nil> TRC pkg/cpu/decode.go:162 > previous stage Fetch is stalled Stage=Decode
<nil> TRC pkg/cpu/decode.go:170 > Advancing to next stage with instruction: <nil>
 Stage=Decode
<nil> TRC pkg/cpu/execute.go:292 > Advancing to next stage with instruction: <nil>
 Stage=Execute
<nil> TRC pkg/cpu/memory.go:118 > Advancing to next stage with instruction: <nil>
 Stage=Memory
<nil> TRC pkg/cpu/writeback.go:88 > Got with instruction: <nil>
 Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:39 > No current instruction to process, returning early Stage=WriteBack
<nil> TRC pkg/cpu/memory.go:52 > No current instruction to process, returning early Stage=Memory
<nil> TRC pkg/cpu/execute.go:258 > No current instruction to process, returning early Stage=Execute
<nil> TRC pkg/cpu/decode.go:61 > No current instruction to process, returning early Stage=Decode
<nil> TRC pkg/cpu/fetch.go:51 > Fetch failed: WAIT_NEXT_LEVEL Stage=Fetch
<nil> TRC pkg/cpu/pipeline.go:67 > canFetch: true

<nil> TRC pkg/cpu/fetch.go:78 > No instruction fetched, cannot advance Stage=Fetch
<nil> TRC pkg/cpu/decode.go:162 > previous stage Fetch is stalled Stage=Decode
<nil> TRC pkg/cpu/decode.go:170 > Advancing to next stage with instruction: <nil>
 Stage=Decode
<nil> TRC pkg/cpu/execute.go:292 > Advancing to next stage with instruction: <nil>
 Stage=Execute
<nil> TRC pkg/cpu/memory.go:118 > Advancing to next stage with instruction: <nil>
 Stage=Memory
<nil> TRC pkg/cpu/writeback.go:88 > Got with instruction: <nil>
 Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:39 > No current instruction to process, returning early Stage=WriteBack
<nil> TRC pkg/cpu/memory.go:52 > No current instruction to process, returning early Stage=Memory
<nil> TRC pkg/cpu/execute.go:258 > No current instruction to process, returning early Stage=Execute
<nil> TRC pkg/cpu/decode.go:61 > No current instruction to process, returning early Stage=Decode
<nil> TRC pkg/cpu/fetch.go:51 > Fetch failed: WAIT_NEXT_LEVEL Stage=Fetch
<nil> TRC pkg/cpu/pipeline.go:67 > canFetch: true

<nil> TRC pkg/cpu/fetch.go:78 > No instruction fetched, cannot advance Stage=Fetch
<nil> TRC pkg/cpu/decode.go:162 > previous stage Fetch is stalled Stage=Decode
<nil> TRC pkg/cpu/decode.go:170 > Advancing to next stage with instruction: <nil>
 Stage=Decode
<nil> TRC pkg/cpu/execute.go:292 > Advancing to next stage with instruction: <nil>
 Stage=Execute
<nil> TRC pkg/cpu/memory.go:118 > Advancing to next stage with instruction: <nil>
 Stage=Memory
<nil> TRC pkg/cpu/writeback.go:88 > Got with instruction: <nil>
 Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:39 > No current instruction to process, returning early Stage=WriteBack
<nil> TRC pkg/cpu/memory.go:52 > No current instruction to process, returning early Stage=Memory
<nil> TRC pkg/cpu/execute.go:258 > No current instruction to process, returning early Stage=Execute
<nil> TRC pkg/cpu/decode.go:61 > No current instruction to process, returning early Stage=Decode
<nil> TRC pkg/cpu/fetch.go:56 > Fetched instruction: 0x00041851
 Stage=Fetch
<nil> TRC pkg/cpu/fetch.go:61 > Increasing ProgramCounter to: 1 Stage=Fetch
<nil> TRC pkg/cpu/pipeline.go:67 > canFetch: true

<nil> TRC pkg/cpu/fetch.go:83 > Advancing to next stage with instruction: 0x00041851 Stage=Fetch
<nil> TRC pkg/cpu/decode.go:170 > Advancing to next stage with instruction: <nil>
 Stage=Decode
<nil> TRC pkg/cpu/execute.go:292 > Advancing to next stage with instruction: <nil>
 Stage=Execute
<nil> TRC pkg/cpu/memory.go:118 > Advancing to next stage with instruction: <nil>
 Stage=Memory
<nil> TRC pkg/cpu/writeback.go:88 > Got with instruction: <nil>
 Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:39 > No current instruction to process, returning early Stage=WriteBack
<nil> TRC pkg/cpu/memory.go:52 > No current instruction to process, returning early Stage=Memory
<nil> TRC pkg/cpu/execute.go:258 > No current instruction to process, returning early Stage=Execute
<nil> TRC pkg/cpu/decode.go:69 > Decoded instruction: &{rawInstruction:268369 BaseInstruction:{OpType:0 Rd:5 ALU:12 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:4} Operand:0 Result:0 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:false}
 Stage=Decode
<nil> TRC pkg/cpu/decode.go:155 > Decoded filled instruction: &{rawInstruction:268369 BaseInstruction:{OpType:0 Rd:5 ALU:12 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:4} Operand:4 Result:0 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=Decode
<nil> TRC pkg/cpu/fetch.go:56 > Fetched instruction: 0x00091861
 Stage=Fetch
<nil> TRC pkg/cpu/fetch.go:61 > Increasing ProgramCounter to: 2 Stage=Fetch
<nil> TRC pkg/cpu/pipeline.go:67 > canFetch: true

<nil> TRC pkg/cpu/fetch.go:83 > Advancing to next stage with instruction: 0x00091861 Stage=Fetch
<nil> TRC pkg/cpu/decode.go:170 > Advancing to next stage with instruction: &{rawInstruction:268369 BaseInstruction:{OpType:0 Rd:5 ALU:12 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:4} Operand:4 Result:0 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=Decode
<nil> TRC pkg/cpu/execute.go:292 > Advancing to next stage with instruction: <nil>
 Stage=Execute
<nil> TRC pkg/cpu/memory.go:118 > Advancing to next stage with instruction: <nil>
 Stage=Memory
<nil> TRC pkg/cpu/writeback.go:88 > Got with instruction: <nil>
 Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:39 > No current instruction to process, returning early Stage=WriteBack
<nil> TRC pkg/cpu/memory.go:52 > No current instruction to process, returning early Stage=Memory
<nil> TRC pkg/cpu/execute.go:103 > ALURI operation result: 4 Stage=Execute
<nil> TRC pkg/cpu/decode.go:69 > Decoded instruction: &{rawInstruction:596065 BaseInstruction:{OpType:0 Rd:6 ALU:12 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:9} Operand:0 Result:0 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:false}
 Stage=Decode
<nil> TRC pkg/cpu/decode.go:155 > Decoded filled instruction: &{rawInstruction:596065 BaseInstruction:{OpType:0 Rd:6 ALU:12 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:9} Operand:9 Result:0 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=Decode
<nil> TRC pkg/cpu/fetch.go:56 > Fetched instruction: 0x000a1821
 Stage=Fetch
<nil> TRC pkg/cpu/fetch.go:61 > Increasing ProgramCounter to: 3 Stage=Fetch
<nil> TRC pkg/cpu/pipeline.go:67 > canFetch: true

<nil> TRC pkg/cpu/fetch.go:83 > Advancing to next stage with instruction: 0x000a1821 Stage=Fetch
<nil> TRC pkg/cpu/decode.go:170 > Advancing to next stage with instruction: &{rawInstruction:596065 BaseInstruction:{OpType:0 Rd:6 ALU:12 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:9} Operand:9 Result:0 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=Decode
<nil> TRC pkg/cpu/execute.go:292 > Advancing to next stage with instruction: &{rawInstruction:268369 BaseInstruction:{OpType:0 Rd:5 ALU:12 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:4} Operand:4 Result:4 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=Execute
<nil> TRC pkg/cpu/memory.go:118 > Advancing to next stage with instruction: <nil>
 Stage=Memory
<nil> TRC pkg/cpu/writeback.go:88 > Got with instruction: <nil>
 Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:39 > No current instruction to process, returning early Stage=WriteBack
<nil> TRC pkg/cpu/memory.go:56 > Current instruction is not a load/store type, skipping memory stage execution &{rawInstruction:268369 BaseInstruction:{OpType:0 Rd:5 ALU:12 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:4} Operand:4 Result:4 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=Memory
<nil> TRC pkg/cpu/execute.go:103 > ALURI operation result: 9 Stage=Execute
<nil> TRC pkg/cpu/decode.go:69 > Decoded instruction: &{rawInstruction:661537 BaseInstruction:{OpType:0 Rd:2 ALU:12 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:10} Operand:0 Result:0 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:false}
 Stage=Decode
<nil> TRC pkg/cpu/decode.go:155 > Decoded filled instruction: &{rawInstruction:661537 BaseInstruction:{OpType:0 Rd:2 ALU:12 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:10} Operand:10 Result:0 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=Decode
<nil> TRC pkg/cpu/fetch.go:56 > Fetched instruction: 0x001401e1
 Stage=Fetch
<nil> TRC pkg/cpu/fetch.go:61 > Increasing ProgramCounter to: 4 Stage=Fetch
<nil> TRC pkg/cpu/pipeline.go:67 > canFetch: true

<nil> TRC pkg/cpu/fetch.go:83 > Advancing to next stage with instruction: 0x001401e1 Stage=Fetch
<nil> TRC pkg/cpu/decode.go:170 > Advancing to next stage with instruction: &{rawInstruction:661537 BaseInstruction:{OpType:0 Rd:2 ALU:12 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:10} Operand:10 Result:0 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=Decode
<nil> TRC pkg/cpu/execute.go:292 > Advancing to next stage with instruction: &{rawInstruction:596065 BaseInstruction:{OpType:0 Rd:6 ALU:12 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:9} Operand:9 Result:9 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=Execute
<nil> TRC pkg/cpu/memory.go:118 > Advancing to next stage with instruction: &{rawInstruction:268369 BaseInstruction:{OpType:0 Rd:5 ALU:12 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:4} Operand:4 Result:4 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=Memory
<nil> TRC pkg/cpu/writeback.go:88 > Got with instruction: &{rawInstruction:268369 BaseInstruction:{OpType:0 Rd:5 ALU:12 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:4} Operand:4 Result:4 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:43 > Processing instruction: &{rawInstruction:268369 BaseInstruction:{OpType:0 Rd:5 ALU:12 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:4} Operand:4 Result:4 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:65 > Writing back result: 4 to r5
 Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:67 > Unblocked register r5 for write back
 Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:75 > Written back to rdestaux: 0 0
 Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:79 > Write back completed for instruction: &{rawInstruction:268369 BaseInstruction:{OpType:0 Rd:5 ALU:12 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:4} Operand:4 Result:4 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=WriteBack
<nil> TRC pkg/cpu/memory.go:56 > Current instruction is not a load/store type, skipping memory stage execution &{rawInstruction:596065 BaseInstruction:{OpType:0 Rd:6 ALU:12 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:9} Operand:9 Result:9 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=Memory
<nil> TRC pkg/cpu/execute.go:103 > ALURI operation result: 10 Stage=Execute
<nil> TRC pkg/cpu/decode.go:69 > Decoded instruction: &{rawInstruction:1311201 BaseInstruction:{OpType:0 Rd:30 ALU:0 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:20} Operand:0 Result:0 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:false}
 Stage=Decode
<nil> TRC pkg/cpu/decode.go:155 > Decoded filled instruction: &{rawInstruction:1311201 BaseInstruction:{OpType:0 Rd:30 ALU:0 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:20} Operand:20 Result:0 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=Decode
<nil> TRC pkg/cpu/fetch.go:51 > Fetch failed: WAIT_NEXT_LEVEL Stage=Fetch
<nil> TRC pkg/cpu/pipeline.go:67 > canFetch: true

<nil> TRC pkg/cpu/fetch.go:78 > No instruction fetched, cannot advance Stage=Fetch
<nil> TRC pkg/cpu/decode.go:162 > previous stage Fetch is stalled Stage=Decode
<nil> TRC pkg/cpu/decode.go:170 > Advancing to next stage with instruction: &{rawInstruction:1311201 BaseInstruction:{OpType:0 Rd:30 ALU:0 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:20} Operand:20 Result:0 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=Decode
<nil> TRC pkg/cpu/execute.go:292 > Advancing to next stage with instruction: &{rawInstruction:661537 BaseInstruction:{OpType:0 Rd:2 ALU:12 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:10} Operand:10 Result:10 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=Execute
<nil> TRC pkg/cpu/memory.go:118 > Advancing to next stage with instruction: &{rawInstruction:596065 BaseInstruction:{OpType:0 Rd:6 ALU:12 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:9} Operand:9 Result:9 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=Memory
<nil> TRC pkg/cpu/writeback.go:88 > Got with instruction: &{rawInstruction:596065 BaseInstruction:{OpType:0 Rd:6 ALU:12 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:9} Operand:9 Result:9 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:43 > Processing instruction: &{rawInstruction:596065 BaseInstruction:{OpType:0 Rd:6 ALU:12 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:9} Operand:9 Result:9 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:65 > Writing back result: 9 to r6
 Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:67 > Unblocked register r6 for write back
 Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:75 > Written back to rdestaux: 0 0
 Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:79 > Write back completed for instruction: &{rawInstruction:596065 BaseInstruction:{OpType:0 Rd:6 ALU:12 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:9} Operand:9 Result:9 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=WriteBack
<nil> TRC pkg/cpu/memory.go:56 > Current instruction is not a load/store type, skipping memory stage execution &{rawInstruction:661537 BaseInstruction:{OpType:0 Rd:2 ALU:12 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:10} Operand:10 Result:10 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=Memory
<nil> TRC pkg/cpu/execute.go:103 > ALURI operation result: 20 Stage=Execute
<nil> TRC pkg/cpu/decode.go:61 > No current instruction to process, returning early Stage=Decode
<nil> TRC pkg/cpu/fetch.go:51 > Fetch failed: WAIT_NEXT_LEVEL Stage=Fetch
<nil> TRC pkg/cpu/pipeline.go:67 > canFetch: true

<nil> TRC pkg/cpu/fetch.go:78 > No instruction fetched, cannot advance Stage=Fetch
<nil> TRC pkg/cpu/decode.go:162 > previous stage Fetch is stalled Stage=Decode
<nil> TRC pkg/cpu/decode.go:170 > Advancing to next stage with instruction: <nil>
 Stage=Decode
<nil> TRC pkg/cpu/execute.go:292 > Advancing to next stage with instruction: &{rawInstruction:1311201 BaseInstruction:{OpType:0 Rd:30 ALU:0 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:20} Operand:20 Result:20 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=Execute
<nil> TRC pkg/cpu/memory.go:118 > Advancing to next stage with instruction: &{rawInstruction:661537 BaseInstruction:{OpType:0 Rd:2 ALU:12 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:10} Operand:10 Result:10 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=Memory
<nil> TRC pkg/cpu/writeback.go:88 > Got with instruction: &{rawInstruction:661537 BaseInstruction:{OpType:0 Rd:2 ALU:12 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:10} Operand:10 Result:10 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:43 > Processing instruction: &{rawInstruction:661537 BaseInstruction:{OpType:0 Rd:2 ALU:12 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:10} Operand:10 Result:10 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:65 > Writing back result: 10 to r2
 Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:67 > Unblocked register r2 for write back
 Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:75 > Written back to rdestaux: 0 0
 Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:79 > Write back completed for instruction: &{rawInstruction:661537 BaseInstruction:{OpType:0 Rd:2 ALU:12 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:10} Operand:10 Result:10 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=WriteBack
<nil> TRC pkg/cpu/memory.go:56 > Current instruction is not a load/store type, skipping memory stage execution &{rawInstruction:1311201 BaseInstruction:{OpType:0 Rd:30 ALU:0 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:20} Operand:20 Result:20 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=Memory
<nil> TRC pkg/cpu/execute.go:258 > No current instruction to process, returning early Stage=Execute
<nil> TRC pkg/cpu/decode.go:61 > No current instruction to process, returning early Stage=Decode
<nil> TRC pkg/cpu/fetch.go:51 > Fetch failed: WAIT_NEXT_LEVEL Stage=Fetch
<nil> TRC pkg/cpu/pipeline.go:67 > canFetch: true

<nil> TRC pkg/cpu/fetch.go:78 > No instruction fetched, cannot advance Stage=Fetch
<nil> TRC pkg/cpu/decode.go:162 > previous stage Fetch is stalled Stage=Decode
<nil> TRC pkg/cpu/decode.go:170 > Advancing to next stage with instruction: <nil>
 Stage=Decode
<nil> TRC pkg/cpu/execute.go:292 > Advancing to next stage with instruction: <nil>
 Stage=Execute
<nil> TRC pkg/cpu/memory.go:118 > Advancing to next stage with instruction: &{rawInstruction:1311201 BaseInstruction:{OpType:0 Rd:30 ALU:0 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:20} Operand:20 Result:20 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=Memory
<nil> TRC pkg/cpu/writeback.go:88 > Got with instruction: &{rawInstruction:1311201 BaseInstruction:{OpType:0 Rd:30 ALU:0 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:20} Operand:20 Result:20 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:43 > Processing instruction: &{rawInstruction:1311201 BaseInstruction:{OpType:0 Rd:30 ALU:0 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:20} Operand:20 Result:20 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:65 > Writing back result: 20 to r30
 Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:67 > Unblocked register r30 for write back
 Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:75 > Written back to rdestaux: 0 0
 Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:79 > Write back completed for instruction: &{rawInstruction:1311201 BaseInstruction:{OpType:0 Rd:30 ALU:0 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:20} Operand:20 Result:20 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=WriteBack
<nil> TRC pkg/cpu/memory.go:52 > No current instruction to process, returning early Stage=Memory
<nil> TRC pkg/cpu/execute.go:258 > No current instruction to process, returning early Stage=Execute
<nil> TRC pkg/cpu/decode.go:61 > No current instruction to process, returning early Stage=Decode
<nil> TRC pkg/cpu/fetch.go:56 > Fetched instruction: 0x00020041
 Stage=Fetch
<nil> TRC pkg/cpu/fetch.go:61 > Increasing ProgramCounter to: 5 Stage=Fetch
<nil> TRC pkg/cpu/pipeline.go:67 > canFetch: true

<nil> TRC pkg/cpu/fetch.go:83 > Advancing to next stage with instruction: 0x00020041 Stage=Fetch
<nil> TRC pkg/cpu/decode.go:170 > Advancing to next stage with instruction: <nil>
 Stage=Decode
<nil> TRC pkg/cpu/execute.go:292 > Advancing to next stage with instruction: <nil>
 Stage=Execute
<nil> TRC pkg/cpu/memory.go:118 > Advancing to next stage with instruction: <nil>
 Stage=Memory
<nil> TRC pkg/cpu/writeback.go:88 > Got with instruction: <nil>
 Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:39 > No current instruction to process, returning early Stage=WriteBack
<nil> TRC pkg/cpu/memory.go:52 > No current instruction to process, returning early Stage=Memory
<nil> TRC pkg/cpu/execute.go:258 > No current instruction to process, returning early Stage=Execute
<nil> TRC pkg/cpu/decode.go:69 > Decoded instruction: &{rawInstruction:131137 BaseInstruction:{OpType:0 Rd:4 ALU:0 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:2} Operand:0 Result:0 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:false}
 Stage=Decode
<nil> TRC pkg/cpu/decode.go:155 > Decoded filled instruction: &{rawInstruction:131137 BaseInstruction:{OpType:0 Rd:4 ALU:0 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:2} Operand:2 Result:0 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=Decode
<nil> TRC pkg/cpu/fetch.go:56 > Fetched instruction: 0x00010221
 Stage=Fetch
<nil> TRC pkg/cpu/fetch.go:61 > Increasing ProgramCounter to: 6 Stage=Fetch
<nil> TRC pkg/cpu/pipeline.go:67 > canFetch: true

<nil> TRC pkg/cpu/fetch.go:83 > Advancing to next stage with instruction: 0x00010221 Stage=Fetch
<nil> TRC pkg/cpu/decode.go:170 > Advancing to next stage with instruction: &{rawInstruction:131137 BaseInstruction:{OpType:0 Rd:4 ALU:0 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:2} Operand:2 Result:0 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=Decode
<nil> TRC pkg/cpu/execute.go:292 > Advancing to next stage with instruction: <nil>
 Stage=Execute
<nil> TRC pkg/cpu/memory.go:118 > Advancing to next stage with instruction: <nil>
 Stage=Memory
<nil> TRC pkg/cpu/writeback.go:88 > Got with instruction: <nil>
 Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:39 > No current instruction to process, returning early Stage=WriteBack
<nil> TRC pkg/cpu/memory.go:52 > No current instruction to process, returning early Stage=Memory
<nil> TRC pkg/cpu/execute.go:103 > ALURI operation result: 2 Stage=Execute
<nil> TRC pkg/cpu/decode.go:69 > Decoded instruction: &{rawInstruction:66081 BaseInstruction:{OpType:0 Rd:2 ALU:1 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:1} Operand:0 Result:0 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:false}
 Stage=Decode
<nil> TRC pkg/cpu/decode.go:155 > Decoded filled instruction: &{rawInstruction:66081 BaseInstruction:{OpType:0 Rd:2 ALU:1 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:1} Operand:1 Result:10 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=Decode
<nil> TRC pkg/cpu/fetch.go:56 > Fetched instruction: 0x00001c21
 Stage=Fetch
<nil> TRC pkg/cpu/fetch.go:61 > Increasing ProgramCounter to: 7 Stage=Fetch
<nil> TRC pkg/cpu/pipeline.go:67 > canFetch: true

<nil> TRC pkg/cpu/fetch.go:83 > Advancing to next stage with instruction: 0x00001c21 Stage=Fetch
<nil> TRC pkg/cpu/decode.go:170 > Advancing to next stage with instruction: &{rawInstruction:66081 BaseInstruction:{OpType:0 Rd:2 ALU:1 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:1} Operand:1 Result:10 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=Decode
<nil> TRC pkg/cpu/execute.go:292 > Advancing to next stage with instruction: &{rawInstruction:131137 BaseInstruction:{OpType:0 Rd:4 ALU:0 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:2} Operand:2 Result:2 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=Execute
<nil> TRC pkg/cpu/memory.go:118 > Advancing to next stage with instruction: <nil>
 Stage=Memory
<nil> TRC pkg/cpu/writeback.go:88 > Got with instruction: <nil>
 Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:39 > No current instruction to process, returning early Stage=WriteBack
<nil> TRC pkg/cpu/memory.go:56 > Current instruction is not a load/store type, skipping memory stage execution &{rawInstruction:131137 BaseInstruction:{OpType:0 Rd:4 ALU:0 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:2} Operand:2 Result:2 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=Memory
<nil> TRC pkg/cpu/execute.go:103 > ALURI operation result: 9 Stage=Execute
<nil> TRC pkg/cpu/decode.go:69 > Decoded instruction: &{rawInstruction:7201 BaseInstruction:{OpType:0 Rd:2 ALU:14 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:0} Operand:0 Result:0 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:false}
 Stage=Decode
<nil> TRC pkg/cpu/decode.go:75 > Failed to read register r2 -1 Stage=Decode
<nil> TRC pkg/cpu/fetch.go:56 > Fetched instruction: 0x0000026d
 Stage=Fetch
<nil> TRC pkg/cpu/fetch.go:61 > Increasing ProgramCounter to: 8 Stage=Fetch
<nil> TRC pkg/cpu/pipeline.go:67 > canFetch: true

<nil> TRC pkg/cpu/fetch.go:88 > Next stage cannot advance, stalling Stage=Fetch
<nil> TRC pkg/cpu/decode.go:165 > Decode is busy, cannot advance: 1 Stage=Decode
<nil> TRC pkg/cpu/execute.go:284 > previous stage Decode returned stall
 Stage=Execute
<nil> TRC pkg/cpu/execute.go:292 > Advancing to next stage with instruction: &{rawInstruction:66081 BaseInstruction:{OpType:0 Rd:2 ALU:1 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:1} Operand:1 Result:9 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=Execute
<nil> TRC pkg/cpu/memory.go:118 > Advancing to next stage with instruction: &{rawInstruction:131137 BaseInstruction:{OpType:0 Rd:4 ALU:0 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:2} Operand:2 Result:2 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=Memory
<nil> TRC pkg/cpu/writeback.go:88 > Got with instruction: &{rawInstruction:131137 BaseInstruction:{OpType:0 Rd:4 ALU:0 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:2} Operand:2 Result:2 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:43 > Processing instruction: &{rawInstruction:131137 BaseInstruction:{OpType:0 Rd:4 ALU:0 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:2} Operand:2 Result:2 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:65 > Writing back result: 2 to r4
 Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:67 > Unblocked register r4 for write back
 Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:75 > Written back to rdestaux: 0 0
 Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:79 > Write back completed for instruction: &{rawInstruction:131137 BaseInstruction:{OpType:0 Rd:4 ALU:0 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:2} Operand:2 Result:2 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=WriteBack
<nil> TRC pkg/cpu/memory.go:56 > Current instruction is not a load/store type, skipping memory stage execution &{rawInstruction:66081 BaseInstruction:{OpType:0 Rd:2 ALU:1 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:1} Operand:1 Result:9 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=Memory
<nil> TRC pkg/cpu/execute.go:258 > No current instruction to process, returning early Stage=Execute
<nil> TRC pkg/cpu/decode.go:69 > Decoded instruction: &{rawInstruction:7201 BaseInstruction:{OpType:0 Rd:2 ALU:14 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:0} Operand:0 Result:0 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:false}
 Stage=Decode
<nil> TRC pkg/cpu/decode.go:75 > Failed to read register r2 -1 Stage=Decode
<nil> TRC pkg/cpu/fetch.go:44 > Currently have an instruction &{rawInstruction:621 BaseInstruction:{OpType:0 Rd:0 ALU:0 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:0} Operand:0 Result:0 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:false}, skipping fetch Stage=Fetch
<nil> TRC pkg/cpu/pipeline.go:67 > canFetch: true

<nil> TRC pkg/cpu/fetch.go:88 > Next stage cannot advance, stalling Stage=Fetch
<nil> TRC pkg/cpu/decode.go:165 > Decode is busy, cannot advance: 1 Stage=Decode
<nil> TRC pkg/cpu/execute.go:284 > previous stage Decode returned stall
 Stage=Execute
<nil> TRC pkg/cpu/execute.go:292 > Advancing to next stage with instruction: <nil>
 Stage=Execute
<nil> TRC pkg/cpu/memory.go:118 > Advancing to next stage with instruction: &{rawInstruction:66081 BaseInstruction:{OpType:0 Rd:2 ALU:1 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:1} Operand:1 Result:9 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=Memory
<nil> TRC pkg/cpu/writeback.go:88 > Got with instruction: &{rawInstruction:66081 BaseInstruction:{OpType:0 Rd:2 ALU:1 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:1} Operand:1 Result:9 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:43 > Processing instruction: &{rawInstruction:66081 BaseInstruction:{OpType:0 Rd:2 ALU:1 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:1} Operand:1 Result:9 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:65 > Writing back result: 9 to r2
 Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:67 > Unblocked register r2 for write back
 Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:75 > Written back to rdestaux: 0 0
 Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:79 > Write back completed for instruction: &{rawInstruction:66081 BaseInstruction:{OpType:0 Rd:2 ALU:1 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:1} Operand:1 Result:9 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=WriteBack
<nil> TRC pkg/cpu/memory.go:52 > No current instruction to process, returning early Stage=Memory
<nil> TRC pkg/cpu/execute.go:258 > No current instruction to process, returning early Stage=Execute
<nil> TRC pkg/cpu/decode.go:69 > Decoded instruction: &{rawInstruction:7201 BaseInstruction:{OpType:0 Rd:2 ALU:14 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:0} Operand:0 Result:0 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:false}
 Stage=Decode
<nil> TRC pkg/cpu/decode.go:155 > Decoded filled instruction: &{rawInstruction:7201 BaseInstruction:{OpType:0 Rd:2 ALU:14 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:0} Operand:0 Result:9 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=Decode
<nil> TRC pkg/cpu/fetch.go:44 > Currently have an instruction &{rawInstruction:621 BaseInstruction:{OpType:0 Rd:0 ALU:0 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:0} Operand:0 Result:0 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:false}, skipping fetch Stage=Fetch
<nil> TRC pkg/cpu/pipeline.go:67 > canFetch: true

<nil> TRC pkg/cpu/fetch.go:83 > Advancing to next stage with instruction: 0x0000026d Stage=Fetch
<nil> TRC pkg/cpu/decode.go:170 > Advancing to next stage with instruction: &{rawInstruction:7201 BaseInstruction:{OpType:0 Rd:2 ALU:14 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:0} Operand:0 Result:9 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=Decode
<nil> TRC pkg/cpu/execute.go:292 > Advancing to next stage with instruction: <nil>
 Stage=Execute
<nil> TRC pkg/cpu/memory.go:118 > Advancing to next stage with instruction: <nil>
 Stage=Memory
<nil> TRC pkg/cpu/writeback.go:88 > Got with instruction: <nil>
 Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:39 > No current instruction to process, returning early Stage=WriteBack
<nil> TRC pkg/cpu/memory.go:52 > No current instruction to process, returning early Stage=Memory
<nil> TRC pkg/cpu/execute.go:103 > ALURI operation result: 9 Stage=Execute
<nil> TRC pkg/cpu/decode.go:69 > Decoded instruction: &{rawInstruction:621 BaseInstruction:{OpType:3 Rd:0 ALU:0 Rs:0 RMem:6 CtrlFlag:1 CtrlMode:0 MemMode:0 Imm:0} Operand:0 Result:0 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:false}
 Stage=Decode
<nil> TRC pkg/cpu/decode.go:155 > Decoded filled instruction: &{rawInstruction:621 BaseInstruction:{OpType:3 Rd:0 ALU:0 Rs:0 RMem:6 CtrlFlag:1 CtrlMode:0 MemMode:0 Imm:0} Operand:0 Result:0 RDestAux:0 DestMemAddr:9 BranchTaken:false WriteBack:true}
 Stage=Decode
<nil> TRC pkg/cpu/fetch.go:51 > Fetch failed: WAIT_NEXT_LEVEL Stage=Fetch
<nil> TRC pkg/cpu/pipeline.go:67 > canFetch: true

<nil> TRC pkg/cpu/fetch.go:78 > No instruction fetched, cannot advance Stage=Fetch
<nil> TRC pkg/cpu/decode.go:162 > previous stage Fetch is stalled Stage=Decode
<nil> TRC pkg/cpu/decode.go:170 > Advancing to next stage with instruction: &{rawInstruction:621 BaseInstruction:{OpType:3 Rd:0 ALU:0 Rs:0 RMem:6 CtrlFlag:1 CtrlMode:0 MemMode:0 Imm:0} Operand:0 Result:0 RDestAux:0 DestMemAddr:9 BranchTaken:false WriteBack:true}
 Stage=Decode
<nil> TRC pkg/cpu/execute.go:292 > Advancing to next stage with instruction: &{rawInstruction:7201 BaseInstruction:{OpType:0 Rd:2 ALU:14 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:0} Operand:0 Result:9 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:false}
 Stage=Execute
<nil> TRC pkg/cpu/memory.go:118 > Advancing to next stage with instruction: <nil>
 Stage=Memory
<nil> TRC pkg/cpu/writeback.go:88 > Got with instruction: <nil>
 Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:39 > No current instruction to process, returning early Stage=WriteBack
<nil> TRC pkg/cpu/memory.go:56 > Current instruction is not a load/store type, skipping memory stage execution &{rawInstruction:7201 BaseInstruction:{OpType:0 Rd:2 ALU:14 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:0} Operand:0 Result:9 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:false}
 Stage=Memory
<nil> TRC pkg/cpu/execute.go:168 > calculated memory address: 9 Stage=Execute
<nil> TRC pkg/cpu/decode.go:61 > No current instruction to process, returning early Stage=Decode
<nil> TRC pkg/cpu/fetch.go:51 > Fetch failed: WAIT_NEXT_LEVEL Stage=Fetch
<nil> TRC pkg/cpu/pipeline.go:67 > canFetch: true

<nil> TRC pkg/cpu/fetch.go:78 > No instruction fetched, cannot advance Stage=Fetch
<nil> TRC pkg/cpu/decode.go:162 > previous stage Fetch is stalled Stage=Decode
<nil> TRC pkg/cpu/decode.go:170 > Advancing to next stage with instruction: <nil>
 Stage=Decode
<nil> TRC pkg/cpu/execute.go:292 > Advancing to next stage with instruction: &{rawInstruction:621 BaseInstruction:{OpType:3 Rd:0 ALU:0 Rs:0 RMem:6 CtrlFlag:1 CtrlMode:0 MemMode:0 Imm:0} Operand:0 Result:0 RDestAux:0 DestMemAddr:9 BranchTaken:false WriteBack:true}
 Stage=Execute
<nil> TRC pkg/cpu/memory.go:118 > Advancing to next stage with instruction: &{rawInstruction:7201 BaseInstruction:{OpType:0 Rd:2 ALU:14 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:0} Operand:0 Result:9 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:false}
 Stage=Memory
<nil> TRC pkg/cpu/writeback.go:88 > Got with instruction: &{rawInstruction:7201 BaseInstruction:{OpType:0 Rd:2 ALU:14 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:0} Operand:0 Result:9 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:false}
 Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:43 > Processing instruction: &{rawInstruction:7201 BaseInstruction:{OpType:0 Rd:2 ALU:14 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:0} Operand:0 Result:9 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:false}
 Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:77 > No write-back required for this instruction Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:79 > Write back completed for instruction: &{rawInstruction:7201 BaseInstruction:{OpType:0 Rd:2 ALU:14 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:0} Operand:0 Result:9 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:false}
 Stage=WriteBack
<nil> TRC pkg/cpu/memory.go:56 > Current instruction is not a load/store type, skipping memory stage execution &{rawInstruction:621 BaseInstruction:{OpType:3 Rd:0 ALU:0 Rs:0 RMem:6 CtrlFlag:1 CtrlMode:0 MemMode:0 Imm:0} Operand:0 Result:0 RDestAux:0 DestMemAddr:9 BranchTaken:false WriteBack:true}
 Stage=Memory
<nil> TRC pkg/cpu/execute.go:258 > No current instruction to process, returning early Stage=Execute
<nil> TRC pkg/cpu/decode.go:61 > No current instruction to process, returning early Stage=Decode
<nil> TRC pkg/cpu/fetch.go:51 > Fetch failed: WAIT_NEXT_LEVEL Stage=Fetch
<nil> TRC pkg/cpu/pipeline.go:67 > canFetch: true

<nil> TRC pkg/cpu/fetch.go:78 > No instruction fetched, cannot advance Stage=Fetch
<nil> TRC pkg/cpu/decode.go:162 > previous stage Fetch is stalled Stage=Decode
<nil> TRC pkg/cpu/decode.go:170 > Advancing to next stage with instruction: <nil>
 Stage=Decode
<nil> TRC pkg/cpu/execute.go:292 > Advancing to next stage with instruction: <nil>
 Stage=Execute
<nil> TRC pkg/cpu/memory.go:118 > Advancing to next stage with instruction: &{rawInstruction:621 BaseInstruction:{OpType:3 Rd:0 ALU:0 Rs:0 RMem:6 CtrlFlag:1 CtrlMode:0 MemMode:0 Imm:0} Operand:0 Result:0 RDestAux:0 DestMemAddr:9 BranchTaken:false WriteBack:true}
 Stage=Memory
<nil> TRC pkg/cpu/writeback.go:88 > Got with instruction: &{rawInstruction:621 BaseInstruction:{OpType:3 Rd:0 ALU:0 Rs:0 RMem:6 CtrlFlag:1 CtrlMode:0 MemMode:0 Imm:0} Operand:0 Result:0 RDestAux:0 DestMemAddr:9 BranchTaken:false WriteBack:true}
 Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:43 > Processing instruction: &{rawInstruction:621 BaseInstruction:{OpType:3 Rd:0 ALU:0 Rs:0 RMem:6 CtrlFlag:1 CtrlMode:0 MemMode:0 Imm:0} Operand:0 Result:0 RDestAux:0 DestMemAddr:9 BranchTaken:false WriteBack:true}
 Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:50 > Control instruction detected Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:52 > Branch not taken, no write back to Program Counter required Stage=WriteBack
<nil> TRC pkg/cpu/memory.go:52 > No current instruction to process, returning early Stage=Memory
<nil> TRC pkg/cpu/execute.go:258 > No current instruction to process, returning early Stage=Execute
<nil> TRC pkg/cpu/decode.go:61 > No current instruction to process, returning early Stage=Decode
<nil> TRC pkg/cpu/fetch.go:56 > Fetched instruction: 0x0000005d
 Stage=Fetch
<nil> TRC pkg/cpu/fetch.go:61 > Increasing ProgramCounter to: 9 Stage=Fetch
<nil> TRC pkg/cpu/pipeline.go:67 > canFetch: true

<nil> TRC pkg/cpu/fetch.go:83 > Advancing to next stage with instruction: 0x0000005d Stage=Fetch
<nil> TRC pkg/cpu/decode.go:170 > Advancing to next stage with instruction: <nil>
 Stage=Decode
<nil> TRC pkg/cpu/execute.go:292 > Advancing to next stage with instruction: <nil>
 Stage=Execute
<nil> TRC pkg/cpu/memory.go:118 > Advancing to next stage with instruction: <nil>
 Stage=Memory
<nil> TRC pkg/cpu/writeback.go:88 > Got with instruction: <nil>
 Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:39 > No current instruction to process, returning early Stage=WriteBack
<nil> TRC pkg/cpu/memory.go:52 > No current instruction to process, returning early Stage=Memory
<nil> TRC pkg/cpu/execute.go:258 > No current instruction to process, returning early Stage=Execute
<nil> TRC pkg/cpu/decode.go:69 > Decoded instruction: &{rawInstruction:93 BaseInstruction:{OpType:3 Rd:0 ALU:0 Rs:0 RMem:5 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:0} Operand:0 Result:0 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:false}
 Stage=Decode
<nil> TRC pkg/cpu/decode.go:155 > Decoded filled instruction: &{rawInstruction:93 BaseInstruction:{OpType:3 Rd:0 ALU:0 Rs:0 RMem:5 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:0} Operand:0 Result:0 RDestAux:0 DestMemAddr:4 BranchTaken:false WriteBack:true}
 Stage=Decode
<nil> TRC pkg/cpu/fetch.go:56 > Fetched instruction: 0xbeef0a11
 Stage=Fetch
<nil> TRC pkg/cpu/fetch.go:61 > Increasing ProgramCounter to: 10 Stage=Fetch
<nil> TRC pkg/cpu/pipeline.go:67 > canFetch: true

<nil> TRC pkg/cpu/fetch.go:83 > Advancing to next stage with instruction: 0xbeef0a11 Stage=Fetch
<nil> TRC pkg/cpu/decode.go:170 > Advancing to next stage with instruction: &{rawInstruction:93 BaseInstruction:{OpType:3 Rd:0 ALU:0 Rs:0 RMem:5 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:0} Operand:0 Result:0 RDestAux:0 DestMemAddr:4 BranchTaken:false WriteBack:true}
 Stage=Decode
<nil> TRC pkg/cpu/execute.go:292 > Advancing to next stage with instruction: <nil>
 Stage=Execute
<nil> TRC pkg/cpu/memory.go:118 > Advancing to next stage with instruction: <nil>
 Stage=Memory
<nil> TRC pkg/cpu/writeback.go:88 > Got with instruction: <nil>
 Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:39 > No current instruction to process, returning early Stage=WriteBack
<nil> TRC pkg/cpu/memory.go:52 > No current instruction to process, returning early Stage=Memory
<nil> TRC pkg/cpu/execute.go:168 > calculated memory address: 4 Stage=Execute
<nil> TRC pkg/cpu/decode.go:69 > Decoded instruction: &{rawInstruction:3203336721 BaseInstruction:{OpType:0 Rd:1 ALU:5 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:-16657} Operand:0 Result:0 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:false}
 Stage=Decode
<nil> TRC pkg/cpu/decode.go:155 > Decoded filled instruction: &{rawInstruction:3203336721 BaseInstruction:{OpType:0 Rd:1 ALU:5 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:-16657} Operand:4294950639 Result:0 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=Decode
<nil> TRC pkg/cpu/fetch.go:56 > Fetched instruction: 0x00000419
 Stage=Fetch
<nil> TRC pkg/cpu/fetch.go:61 > Increasing ProgramCounter to: 11 Stage=Fetch
<nil> TRC pkg/cpu/pipeline.go:67 > canFetch: true

<nil> TRC pkg/cpu/fetch.go:83 > Advancing to next stage with instruction: 0x00000419 Stage=Fetch
<nil> TRC pkg/cpu/decode.go:170 > Advancing to next stage with instruction: &{rawInstruction:3203336721 BaseInstruction:{OpType:0 Rd:1 ALU:5 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:-16657} Operand:4294950639 Result:0 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=Decode
<nil> TRC pkg/cpu/execute.go:292 > Advancing to next stage with instruction: &{rawInstruction:93 BaseInstruction:{OpType:3 Rd:0 ALU:0 Rs:0 RMem:5 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:0} Operand:0 Result:0 RDestAux:0 DestMemAddr:4 BranchTaken:true WriteBack:true}
 Stage=Execute
<nil> TRC pkg/cpu/memory.go:118 > Advancing to next stage with instruction: <nil>
 Stage=Memory
<nil> TRC pkg/cpu/writeback.go:88 > Got with instruction: <nil>
 Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:39 > No current instruction to process, returning early Stage=WriteBack
<nil> TRC pkg/cpu/memory.go:56 > Current instruction is not a load/store type, skipping memory stage execution &{rawInstruction:93 BaseInstruction:{OpType:3 Rd:0 ALU:0 Rs:0 RMem:5 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:0} Operand:0 Result:0 RDestAux:0 DestMemAddr:4 BranchTaken:true WriteBack:true}
 Stage=Memory
<nil> TRC pkg/cpu/execute.go:103 > ALURI operation result: 4294950639 Stage=Execute
<nil> TRC pkg/cpu/decode.go:69 > Decoded instruction: &{rawInstruction:1049 BaseInstruction:{OpType:2 Rd:1 ALU:0 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:2 Imm:0} Operand:0 Result:0 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:false}
 Stage=Decode
<nil> TRC pkg/cpu/decode.go:155 > Decoded filled instruction: &{rawInstruction:1049 BaseInstruction:{OpType:2 Rd:1 ALU:0 Rs:0 RMem:30 CtrlFlag:0 CtrlMode:0 MemMode:2 Imm:0} Operand:0 Result:0 RDestAux:0 DestMemAddr:20 BranchTaken:false WriteBack:false}
 Stage=Decode
<nil> TRC pkg/cpu/fetch.go:56 > Fetched instruction: 0x00000419
 Stage=Fetch
<nil> TRC pkg/cpu/fetch.go:61 > Increasing ProgramCounter to: 12 Stage=Fetch
<nil> TRC pkg/cpu/pipeline.go:67 > canFetch: true

<nil> TRC pkg/cpu/fetch.go:83 > Advancing to next stage with instruction: 0x00000419 Stage=Fetch
<nil> TRC pkg/cpu/decode.go:170 > Advancing to next stage with instruction: &{rawInstruction:1049 BaseInstruction:{OpType:2 Rd:1 ALU:0 Rs:0 RMem:30 CtrlFlag:0 CtrlMode:0 MemMode:2 Imm:0} Operand:0 Result:0 RDestAux:0 DestMemAddr:20 BranchTaken:false WriteBack:false}
 Stage=Decode
<nil> TRC pkg/cpu/execute.go:292 > Advancing to next stage with instruction: &{rawInstruction:3203336721 BaseInstruction:{OpType:0 Rd:1 ALU:5 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:-16657} Operand:4294950639 Result:4294950639 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=Execute
<nil> TRC pkg/cpu/memory.go:118 > Advancing to next stage with instruction: &{rawInstruction:93 BaseInstruction:{OpType:3 Rd:0 ALU:0 Rs:0 RMem:5 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:0} Operand:0 Result:0 RDestAux:0 DestMemAddr:4 BranchTaken:true WriteBack:true}
 Stage=Memory
<nil> TRC pkg/cpu/writeback.go:88 > Got with instruction: &{rawInstruction:93 BaseInstruction:{OpType:3 Rd:0 ALU:0 Rs:0 RMem:5 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:0} Operand:0 Result:0 RDestAux:0 DestMemAddr:4 BranchTaken:true WriteBack:true}
 Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:43 > Processing instruction: &{rawInstruction:93 BaseInstruction:{OpType:3 Rd:0 ALU:0 Rs:0 RMem:5 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:0} Operand:0 Result:0 RDestAux:0 DestMemAddr:4 BranchTaken:true WriteBack:true}
 Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:50 > Control instruction detected Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:59 > Writing to Program Counter directly from control instruction to 4
 Stage=WriteBack
<nil> TRC pkg/cpu/fetch.go:95 > Squashing instruction: <nil>
 Stage=Fetch
<nil> TRC pkg/cpu/decode.go:182 > Squashing instruction: &{rawInstruction:1049 BaseInstruction:{OpType:0 Rd:0 ALU:0 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:0} Operand:0 Result:0 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:false}
 Stage=Decode
<nil> TRC pkg/cpu/execute.go:304 > Squashing instruction: &{rawInstruction:1049 BaseInstruction:{OpType:2 Rd:1 ALU:0 Rs:0 RMem:30 CtrlFlag:0 CtrlMode:0 MemMode:2 Imm:0} Operand:0 Result:0 RDestAux:0 DestMemAddr:20 BranchTaken:false WriteBack:false}
 Stage=Execute
<nil> TRC pkg/cpu/memory.go:130 > Squashing instruction: &{rawInstruction:3203336721 BaseInstruction:{OpType:0 Rd:1 ALU:5 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:-16657} Operand:4294950639 Result:4294950639 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=Memory
<nil> TRC pkg/cpu/writeback.go:95 > Squashing instruction: &{rawInstruction:93 BaseInstruction:{OpType:3 Rd:0 ALU:0 Rs:0 RMem:5 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:0} Operand:0 Result:0 RDestAux:0 DestMemAddr:4 BranchTaken:true WriteBack:true}
 Stage=WriteBack
<nil> TRC pkg/cpu/memory.go:52 > No current instruction to process, returning early Stage=Memory
<nil> TRC pkg/cpu/execute.go:258 > No current instruction to process, returning early Stage=Execute
<nil> TRC pkg/cpu/decode.go:61 > No current instruction to process, returning early Stage=Decode
<nil> TRC pkg/cpu/fetch.go:56 > Fetched instruction: 0x00020041
 Stage=Fetch
<nil> TRC pkg/cpu/fetch.go:61 > Increasing ProgramCounter to: 5 Stage=Fetch
<nil> TRC pkg/cpu/pipeline.go:67 > canFetch: true

<nil> TRC pkg/cpu/fetch.go:83 > Advancing to next stage with instruction: 0x00020041 Stage=Fetch
<nil> TRC pkg/cpu/decode.go:170 > Advancing to next stage with instruction: <nil>
 Stage=Decode
<nil> TRC pkg/cpu/execute.go:292 > Advancing to next stage with instruction: <nil>
 Stage=Execute
<nil> TRC pkg/cpu/memory.go:118 > Advancing to next stage with instruction: <nil>
 Stage=Memory
<nil> TRC pkg/cpu/writeback.go:88 > Got with instruction: <nil>
 Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:39 > No current instruction to process, returning early Stage=WriteBack
<nil> TRC pkg/cpu/memory.go:52 > No current instruction to process, returning early Stage=Memory
<nil> TRC pkg/cpu/execute.go:258 > No current instruction to process, returning early Stage=Execute
<nil> TRC pkg/cpu/decode.go:69 > Decoded instruction: &{rawInstruction:131137 BaseInstruction:{OpType:0 Rd:4 ALU:0 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:2} Operand:0 Result:0 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:false}
 Stage=Decode
<nil> TRC pkg/cpu/decode.go:155 > Decoded filled instruction: &{rawInstruction:131137 BaseInstruction:{OpType:0 Rd:4 ALU:0 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:2} Operand:2 Result:2 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=Decode
<nil> TRC pkg/cpu/fetch.go:56 > Fetched instruction: 0x00010221
 Stage=Fetch
<nil> TRC pkg/cpu/fetch.go:61 > Increasing ProgramCounter to: 6 Stage=Fetch
<nil> TRC pkg/cpu/pipeline.go:67 > canFetch: true

<nil> TRC pkg/cpu/fetch.go:83 > Advancing to next stage with instruction: 0x00010221 Stage=Fetch
<nil> TRC pkg/cpu/decode.go:170 > Advancing to next stage with instruction: &{rawInstruction:131137 BaseInstruction:{OpType:0 Rd:4 ALU:0 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:2} Operand:2 Result:2 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=Decode
<nil> TRC pkg/cpu/execute.go:292 > Advancing to next stage with instruction: <nil>
 Stage=Execute
<nil> TRC pkg/cpu/memory.go:118 > Advancing to next stage with instruction: <nil>
 Stage=Memory
<nil> TRC pkg/cpu/writeback.go:88 > Got with instruction: <nil>
 Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:39 > No current instruction to process, returning early Stage=WriteBack
<nil> TRC pkg/cpu/memory.go:52 > No current instruction to process, returning early Stage=Memory
<nil> TRC pkg/cpu/execute.go:103 > ALURI operation result: 4 Stage=Execute
<nil> TRC pkg/cpu/decode.go:69 > Decoded instruction: &{rawInstruction:66081 BaseInstruction:{OpType:0 Rd:2 ALU:1 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:1} Operand:0 Result:0 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:false}
 Stage=Decode
<nil> TRC pkg/cpu/decode.go:155 > Decoded filled instruction: &{rawInstruction:66081 BaseInstruction:{OpType:0 Rd:2 ALU:1 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:1} Operand:1 Result:9 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=Decode
<nil> TRC pkg/cpu/fetch.go:56 > Fetched instruction: 0x00001c21
 Stage=Fetch
<nil> TRC pkg/cpu/fetch.go:61 > Increasing ProgramCounter to: 7 Stage=Fetch
<nil> TRC pkg/cpu/pipeline.go:67 > canFetch: true

<nil> TRC pkg/cpu/fetch.go:83 > Advancing to next stage with instruction: 0x00001c21 Stage=Fetch
<nil> TRC pkg/cpu/decode.go:170 > Advancing to next stage with instruction: &{rawInstruction:66081 BaseInstruction:{OpType:0 Rd:2 ALU:1 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:1} Operand:1 Result:9 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=Decode
<nil> TRC pkg/cpu/execute.go:292 > Advancing to next stage with instruction: &{rawInstruction:131137 BaseInstruction:{OpType:0 Rd:4 ALU:0 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:2} Operand:2 Result:4 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=Execute
<nil> TRC pkg/cpu/memory.go:118 > Advancing to next stage with instruction: <nil>
 Stage=Memory
<nil> TRC pkg/cpu/writeback.go:88 > Got with instruction: <nil>
 Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:39 > No current instruction to process, returning early Stage=WriteBack
<nil> TRC pkg/cpu/memory.go:56 > Current instruction is not a load/store type, skipping memory stage execution &{rawInstruction:131137 BaseInstruction:{OpType:0 Rd:4 ALU:0 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:2} Operand:2 Result:4 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=Memory
<nil> TRC pkg/cpu/execute.go:103 > ALURI operation result: 8 Stage=Execute
<nil> TRC pkg/cpu/decode.go:69 > Decoded instruction: &{rawInstruction:7201 BaseInstruction:{OpType:0 Rd:2 ALU:14 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:0} Operand:0 Result:0 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:false}
 Stage=Decode
<nil> TRC pkg/cpu/decode.go:75 > Failed to read register r2 -1 Stage=Decode
<nil> TRC pkg/cpu/fetch.go:56 > Fetched instruction: 0x0000026d
 Stage=Fetch
<nil> TRC pkg/cpu/fetch.go:61 > Increasing ProgramCounter to: 8 Stage=Fetch
<nil> TRC pkg/cpu/pipeline.go:67 > canFetch: true

<nil> TRC pkg/cpu/fetch.go:88 > Next stage cannot advance, stalling Stage=Fetch
<nil> TRC pkg/cpu/decode.go:165 > Decode is busy, cannot advance: 1 Stage=Decode
<nil> TRC pkg/cpu/execute.go:284 > previous stage Decode returned stall
 Stage=Execute
<nil> TRC pkg/cpu/execute.go:292 > Advancing to next stage with instruction: &{rawInstruction:66081 BaseInstruction:{OpType:0 Rd:2 ALU:1 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:1} Operand:1 Result:8 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=Execute
<nil> TRC pkg/cpu/memory.go:118 > Advancing to next stage with instruction: &{rawInstruction:131137 BaseInstruction:{OpType:0 Rd:4 ALU:0 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:2} Operand:2 Result:4 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=Memory
<nil> TRC pkg/cpu/writeback.go:88 > Got with instruction: &{rawInstruction:131137 BaseInstruction:{OpType:0 Rd:4 ALU:0 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:2} Operand:2 Result:4 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:43 > Processing instruction: &{rawInstruction:131137 BaseInstruction:{OpType:0 Rd:4 ALU:0 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:2} Operand:2 Result:4 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:65 > Writing back result: 4 to r4
 Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:67 > Unblocked register r4 for write back
 Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:75 > Written back to rdestaux: 0 0
 Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:79 > Write back completed for instruction: &{rawInstruction:131137 BaseInstruction:{OpType:0 Rd:4 ALU:0 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:2} Operand:2 Result:4 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=WriteBack
<nil> TRC pkg/cpu/memory.go:56 > Current instruction is not a load/store type, skipping memory stage execution &{rawInstruction:66081 BaseInstruction:{OpType:0 Rd:2 ALU:1 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:1} Operand:1 Result:8 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=Memory
<nil> TRC pkg/cpu/execute.go:258 > No current instruction to process, returning early Stage=Execute
<nil> TRC pkg/cpu/decode.go:69 > Decoded instruction: &{rawInstruction:7201 BaseInstruction:{OpType:0 Rd:2 ALU:14 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:0} Operand:0 Result:0 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:false}
 Stage=Decode
<nil> TRC pkg/cpu/decode.go:75 > Failed to read register r2 -1 Stage=Decode
<nil> TRC pkg/cpu/fetch.go:44 > Currently have an instruction &{rawInstruction:621 BaseInstruction:{OpType:0 Rd:0 ALU:0 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:0} Operand:0 Result:0 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:false}, skipping fetch Stage=Fetch
<nil> TRC pkg/cpu/pipeline.go:67 > canFetch: true

<nil> TRC pkg/cpu/fetch.go:88 > Next stage cannot advance, stalling Stage=Fetch
<nil> TRC pkg/cpu/decode.go:165 > Decode is busy, cannot advance: 1 Stage=Decode
<nil> TRC pkg/cpu/execute.go:284 > previous stage Decode returned stall
 Stage=Execute
<nil> TRC pkg/cpu/execute.go:292 > Advancing to next stage with instruction: <nil>
 Stage=Execute
<nil> TRC pkg/cpu/memory.go:118 > Advancing to next stage with instruction: &{rawInstruction:66081 BaseInstruction:{OpType:0 Rd:2 ALU:1 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:1} Operand:1 Result:8 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=Memory
<nil> TRC pkg/cpu/writeback.go:88 > Got with instruction: &{rawInstruction:66081 BaseInstruction:{OpType:0 Rd:2 ALU:1 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:1} Operand:1 Result:8 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:43 > Processing instruction: &{rawInstruction:66081 BaseInstruction:{OpType:0 Rd:2 ALU:1 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:1} Operand:1 Result:8 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:65 > Writing back result: 8 to r2
 Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:67 > Unblocked register r2 for write back
 Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:75 > Written back to rdestaux: 0 0
 Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:79 > Write back completed for instruction: &{rawInstruction:66081 BaseInstruction:{OpType:0 Rd:2 ALU:1 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:1} Operand:1 Result:8 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=WriteBack
<nil> TRC pkg/cpu/memory.go:52 > No current instruction to process, returning early Stage=Memory
<nil> TRC pkg/cpu/execute.go:258 > No current instruction to process, returning early Stage=Execute
<nil> TRC pkg/cpu/decode.go:69 > Decoded instruction: &{rawInstruction:7201 BaseInstruction:{OpType:0 Rd:2 ALU:14 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:0} Operand:0 Result:0 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:false}
 Stage=Decode
<nil> TRC pkg/cpu/decode.go:155 > Decoded filled instruction: &{rawInstruction:7201 BaseInstruction:{OpType:0 Rd:2 ALU:14 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:0} Operand:0 Result:8 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=Decode
<nil> TRC pkg/cpu/fetch.go:44 > Currently have an instruction &{rawInstruction:621 BaseInstruction:{OpType:0 Rd:0 ALU:0 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:0} Operand:0 Result:0 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:false}, skipping fetch Stage=Fetch
<nil> TRC pkg/cpu/pipeline.go:67 > canFetch: true

<nil> TRC pkg/cpu/fetch.go:83 > Advancing to next stage with instruction: 0x0000026d Stage=Fetch
<nil> TRC pkg/cpu/decode.go:170 > Advancing to next stage with instruction: &{rawInstruction:7201 BaseInstruction:{OpType:0 Rd:2 ALU:14 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:0} Operand:0 Result:8 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=Decode
<nil> TRC pkg/cpu/execute.go:292 > Advancing to next stage with instruction: <nil>
 Stage=Execute
<nil> TRC pkg/cpu/memory.go:118 > Advancing to next stage with instruction: <nil>
 Stage=Memory
<nil> TRC pkg/cpu/writeback.go:88 > Got with instruction: <nil>
 Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:39 > No current instruction to process, returning early Stage=WriteBack
<nil> TRC pkg/cpu/memory.go:52 > No current instruction to process, returning early Stage=Memory
<nil> TRC pkg/cpu/execute.go:103 > ALURI operation result: 8 Stage=Execute
<nil> TRC pkg/cpu/decode.go:69 > Decoded instruction: &{rawInstruction:621 BaseInstruction:{OpType:3 Rd:0 ALU:0 Rs:0 RMem:6 CtrlFlag:1 CtrlMode:0 MemMode:0 Imm:0} Operand:0 Result:0 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:false}
 Stage=Decode
<nil> TRC pkg/cpu/decode.go:155 > Decoded filled instruction: &{rawInstruction:621 BaseInstruction:{OpType:3 Rd:0 ALU:0 Rs:0 RMem:6 CtrlFlag:1 CtrlMode:0 MemMode:0 Imm:0} Operand:0 Result:0 RDestAux:0 DestMemAddr:9 BranchTaken:false WriteBack:true}
 Stage=Decode
<nil> TRC pkg/cpu/fetch.go:56 > Fetched instruction: 0x0000005d
 Stage=Fetch
<nil> TRC pkg/cpu/fetch.go:61 > Increasing ProgramCounter to: 9 Stage=Fetch
<nil> TRC pkg/cpu/pipeline.go:67 > canFetch: true

<nil> TRC pkg/cpu/fetch.go:83 > Advancing to next stage with instruction: 0x0000005d Stage=Fetch
<nil> TRC pkg/cpu/decode.go:170 > Advancing to next stage with instruction: &{rawInstruction:621 BaseInstruction:{OpType:3 Rd:0 ALU:0 Rs:0 RMem:6 CtrlFlag:1 CtrlMode:0 MemMode:0 Imm:0} Operand:0 Result:0 RDestAux:0 DestMemAddr:9 BranchTaken:false WriteBack:true}
 Stage=Decode
<nil> TRC pkg/cpu/execute.go:292 > Advancing to next stage with instruction: &{rawInstruction:7201 BaseInstruction:{OpType:0 Rd:2 ALU:14 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:0} Operand:0 Result:8 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:false}
 Stage=Execute
<nil> TRC pkg/cpu/memory.go:118 > Advancing to next stage with instruction: <nil>
 Stage=Memory
<nil> TRC pkg/cpu/writeback.go:88 > Got with instruction: <nil>
 Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:39 > No current instruction to process, returning early Stage=WriteBack
<nil> TRC pkg/cpu/memory.go:56 > Current instruction is not a load/store type, skipping memory stage execution &{rawInstruction:7201 BaseInstruction:{OpType:0 Rd:2 ALU:14 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:0} Operand:0 Result:8 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:false}
 Stage=Memory
<nil> TRC pkg/cpu/execute.go:168 > calculated memory address: 9 Stage=Execute
<nil> TRC pkg/cpu/decode.go:69 > Decoded instruction: &{rawInstruction:93 BaseInstruction:{OpType:3 Rd:0 ALU:0 Rs:0 RMem:5 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:0} Operand:0 Result:0 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:false}
 Stage=Decode
<nil> TRC pkg/cpu/decode.go:155 > Decoded filled instruction: &{rawInstruction:93 BaseInstruction:{OpType:3 Rd:0 ALU:0 Rs:0 RMem:5 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:0} Operand:0 Result:0 RDestAux:0 DestMemAddr:4 BranchTaken:false WriteBack:true}
 Stage=Decode
<nil> TRC pkg/cpu/fetch.go:56 > Fetched instruction: 0xbeef0a11
 Stage=Fetch
<nil> TRC pkg/cpu/fetch.go:61 > Increasing ProgramCounter to: 10 Stage=Fetch
<nil> TRC pkg/cpu/pipeline.go:67 > canFetch: true

<nil> TRC pkg/cpu/fetch.go:83 > Advancing to next stage with instruction: 0xbeef0a11 Stage=Fetch
<nil> TRC pkg/cpu/decode.go:170 > Advancing to next stage with instruction: &{rawInstruction:93 BaseInstruction:{OpType:3 Rd:0 ALU:0 Rs:0 RMem:5 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:0} Operand:0 Result:0 RDestAux:0 DestMemAddr:4 BranchTaken:false WriteBack:true}
 Stage=Decode
<nil> TRC pkg/cpu/execute.go:292 > Advancing to next stage with instruction: &{rawInstruction:621 BaseInstruction:{OpType:3 Rd:0 ALU:0 Rs:0 RMem:6 CtrlFlag:1 CtrlMode:0 MemMode:0 Imm:0} Operand:0 Result:0 RDestAux:0 DestMemAddr:9 BranchTaken:false WriteBack:true}
 Stage=Execute
<nil> TRC pkg/cpu/memory.go:118 > Advancing to next stage with instruction: &{rawInstruction:7201 BaseInstruction:{OpType:0 Rd:2 ALU:14 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:0} Operand:0 Result:8 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:false}
 Stage=Memory
<nil> TRC pkg/cpu/writeback.go:88 > Got with instruction: &{rawInstruction:7201 BaseInstruction:{OpType:0 Rd:2 ALU:14 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:0} Operand:0 Result:8 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:false}
 Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:43 > Processing instruction: &{rawInstruction:7201 BaseInstruction:{OpType:0 Rd:2 ALU:14 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:0} Operand:0 Result:8 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:false}
 Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:77 > No write-back required for this instruction Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:79 > Write back completed for instruction: &{rawInstruction:7201 BaseInstruction:{OpType:0 Rd:2 ALU:14 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:0} Operand:0 Result:8 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:false}
 Stage=WriteBack
<nil> TRC pkg/cpu/memory.go:56 > Current instruction is not a load/store type, skipping memory stage execution &{rawInstruction:621 BaseInstruction:{OpType:3 Rd:0 ALU:0 Rs:0 RMem:6 CtrlFlag:1 CtrlMode:0 MemMode:0 Imm:0} Operand:0 Result:0 RDestAux:0 DestMemAddr:9 BranchTaken:false WriteBack:true}
 Stage=Memory
<nil> TRC pkg/cpu/execute.go:168 > calculated memory address: 4 Stage=Execute
<nil> TRC pkg/cpu/decode.go:69 > Decoded instruction: &{rawInstruction:3203336721 BaseInstruction:{OpType:0 Rd:1 ALU:5 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:-16657} Operand:0 Result:0 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:false}
 Stage=Decode
<nil> TRC pkg/cpu/decode.go:155 > Decoded filled instruction: &{rawInstruction:3203336721 BaseInstruction:{OpType:0 Rd:1 ALU:5 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:-16657} Operand:4294950639 Result:0 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=Decode
<nil> TRC pkg/cpu/fetch.go:56 > Fetched instruction: 0x00000419
 Stage=Fetch
<nil> TRC pkg/cpu/fetch.go:61 > Increasing ProgramCounter to: 11 Stage=Fetch
<nil> TRC pkg/cpu/pipeline.go:67 > canFetch: true

<nil> TRC pkg/cpu/fetch.go:83 > Advancing to next stage with instruction: 0x00000419 Stage=Fetch
<nil> TRC pkg/cpu/decode.go:170 > Advancing to next stage with instruction: &{rawInstruction:3203336721 BaseInstruction:{OpType:0 Rd:1 ALU:5 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:-16657} Operand:4294950639 Result:0 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=Decode
<nil> TRC pkg/cpu/execute.go:292 > Advancing to next stage with instruction: &{rawInstruction:93 BaseInstruction:{OpType:3 Rd:0 ALU:0 Rs:0 RMem:5 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:0} Operand:0 Result:0 RDestAux:0 DestMemAddr:4 BranchTaken:true WriteBack:true}
 Stage=Execute
<nil> TRC pkg/cpu/memory.go:118 > Advancing to next stage with instruction: &{rawInstruction:621 BaseInstruction:{OpType:3 Rd:0 ALU:0 Rs:0 RMem:6 CtrlFlag:1 CtrlMode:0 MemMode:0 Imm:0} Operand:0 Result:0 RDestAux:0 DestMemAddr:9 BranchTaken:false WriteBack:true}
 Stage=Memory
<nil> TRC pkg/cpu/writeback.go:88 > Got with instruction: &{rawInstruction:621 BaseInstruction:{OpType:3 Rd:0 ALU:0 Rs:0 RMem:6 CtrlFlag:1 CtrlMode:0 MemMode:0 Imm:0} Operand:0 Result:0 RDestAux:0 DestMemAddr:9 BranchTaken:false WriteBack:true}
 Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:43 > Processing instruction: &{rawInstruction:621 BaseInstruction:{OpType:3 Rd:0 ALU:0 Rs:0 RMem:6 CtrlFlag:1 CtrlMode:0 MemMode:0 Imm:0} Operand:0 Result:0 RDestAux:0 DestMemAddr:9 BranchTaken:false WriteBack:true}
 Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:50 > Control instruction detected Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:52 > Branch not taken, no write back to Program Counter required Stage=WriteBack
<nil> TRC pkg/cpu/memory.go:56 > Current instruction is not a load/store type, skipping memory stage execution &{rawInstruction:93 BaseInstruction:{OpType:3 Rd:0 ALU:0 Rs:0 RMem:5 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:0} Operand:0 Result:0 RDestAux:0 DestMemAddr:4 BranchTaken:true WriteBack:true}
 Stage=Memory
<nil> TRC pkg/cpu/execute.go:103 > ALURI operation result: 4294950639 Stage=Execute
<nil> TRC pkg/cpu/decode.go:69 > Decoded instruction: &{rawInstruction:1049 BaseInstruction:{OpType:2 Rd:1 ALU:0 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:2 Imm:0} Operand:0 Result:0 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:false}
 Stage=Decode
<nil> TRC pkg/cpu/decode.go:155 > Decoded filled instruction: &{rawInstruction:1049 BaseInstruction:{OpType:2 Rd:1 ALU:0 Rs:0 RMem:30 CtrlFlag:0 CtrlMode:0 MemMode:2 Imm:0} Operand:0 Result:0 RDestAux:0 DestMemAddr:20 BranchTaken:false WriteBack:false}
 Stage=Decode
<nil> TRC pkg/cpu/fetch.go:56 > Fetched instruction: 0x00000419
 Stage=Fetch
<nil> TRC pkg/cpu/fetch.go:61 > Increasing ProgramCounter to: 12 Stage=Fetch
<nil> TRC pkg/cpu/pipeline.go:67 > canFetch: true

<nil> TRC pkg/cpu/fetch.go:83 > Advancing to next stage with instruction: 0x00000419 Stage=Fetch
<nil> TRC pkg/cpu/decode.go:170 > Advancing to next stage with instruction: &{rawInstruction:1049 BaseInstruction:{OpType:2 Rd:1 ALU:0 Rs:0 RMem:30 CtrlFlag:0 CtrlMode:0 MemMode:2 Imm:0} Operand:0 Result:0 RDestAux:0 DestMemAddr:20 BranchTaken:false WriteBack:false}
 Stage=Decode
<nil> TRC pkg/cpu/execute.go:292 > Advancing to next stage with instruction: &{rawInstruction:3203336721 BaseInstruction:{OpType:0 Rd:1 ALU:5 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:-16657} Operand:4294950639 Result:4294950639 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=Execute
<nil> TRC pkg/cpu/memory.go:118 > Advancing to next stage with instruction: &{rawInstruction:93 BaseInstruction:{OpType:3 Rd:0 ALU:0 Rs:0 RMem:5 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:0} Operand:0 Result:0 RDestAux:0 DestMemAddr:4 BranchTaken:true WriteBack:true}
 Stage=Memory
<nil> TRC pkg/cpu/writeback.go:88 > Got with instruction: &{rawInstruction:93 BaseInstruction:{OpType:3 Rd:0 ALU:0 Rs:0 RMem:5 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:0} Operand:0 Result:0 RDestAux:0 DestMemAddr:4 BranchTaken:true WriteBack:true}
 Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:43 > Processing instruction: &{rawInstruction:93 BaseInstruction:{OpType:3 Rd:0 ALU:0 Rs:0 RMem:5 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:0} Operand:0 Result:0 RDestAux:0 DestMemAddr:4 BranchTaken:true WriteBack:true}
 Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:50 > Control instruction detected Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:59 > Writing to Program Counter directly from control instruction to 4
 Stage=WriteBack
<nil> TRC pkg/cpu/fetch.go:95 > Squashing instruction: <nil>
 Stage=Fetch
<nil> TRC pkg/cpu/decode.go:182 > Squashing instruction: &{rawInstruction:1049 BaseInstruction:{OpType:0 Rd:0 ALU:0 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:0} Operand:0 Result:0 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:false}
 Stage=Decode
<nil> TRC pkg/cpu/execute.go:304 > Squashing instruction: &{rawInstruction:1049 BaseInstruction:{OpType:2 Rd:1 ALU:0 Rs:0 RMem:30 CtrlFlag:0 CtrlMode:0 MemMode:2 Imm:0} Operand:0 Result:0 RDestAux:0 DestMemAddr:20 BranchTaken:false WriteBack:false}
 Stage=Execute
<nil> TRC pkg/cpu/memory.go:130 > Squashing instruction: &{rawInstruction:3203336721 BaseInstruction:{OpType:0 Rd:1 ALU:5 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:-16657} Operand:4294950639 Result:4294950639 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=Memory
<nil> TRC pkg/cpu/writeback.go:95 > Squashing instruction: &{rawInstruction:93 BaseInstruction:{OpType:3 Rd:0 ALU:0 Rs:0 RMem:5 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:0} Operand:0 Result:0 RDestAux:0 DestMemAddr:4 BranchTaken:true WriteBack:true}
 Stage=WriteBack
<nil> TRC pkg/cpu/memory.go:52 > No current instruction to process, returning early Stage=Memory
<nil> TRC pkg/cpu/execute.go:258 > No current instruction to process, returning early Stage=Execute
<nil> TRC pkg/cpu/decode.go:61 > No current instruction to process, returning early Stage=Decode
<nil> TRC pkg/cpu/fetch.go:56 > Fetched instruction: 0x00020041
 Stage=Fetch
<nil> TRC pkg/cpu/fetch.go:61 > Increasing ProgramCounter to: 5 Stage=Fetch
<nil> TRC pkg/cpu/pipeline.go:67 > canFetch: true

<nil> TRC pkg/cpu/fetch.go:83 > Advancing to next stage with instruction: 0x00020041 Stage=Fetch
<nil> TRC pkg/cpu/decode.go:170 > Advancing to next stage with instruction: <nil>
 Stage=Decode
<nil> TRC pkg/cpu/execute.go:292 > Advancing to next stage with instruction: <nil>
 Stage=Execute
<nil> TRC pkg/cpu/memory.go:118 > Advancing to next stage with instruction: <nil>
 Stage=Memory
<nil> TRC pkg/cpu/writeback.go:88 > Got with instruction: <nil>
 Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:39 > No current instruction to process, returning early Stage=WriteBack
<nil> TRC pkg/cpu/memory.go:52 > No current instruction to process, returning early Stage=Memory
<nil> TRC pkg/cpu/execute.go:258 > No current instruction to process, returning early Stage=Execute
<nil> TRC pkg/cpu/decode.go:69 > Decoded instruction: &{rawInstruction:131137 BaseInstruction:{OpType:0 Rd:4 ALU:0 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:2} Operand:0 Result:0 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:false}
 Stage=Decode
<nil> TRC pkg/cpu/decode.go:155 > Decoded filled instruction: &{rawInstruction:131137 BaseInstruction:{OpType:0 Rd:4 ALU:0 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:2} Operand:2 Result:4 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=Decode
<nil> TRC pkg/cpu/fetch.go:56 > Fetched instruction: 0x00010221
 Stage=Fetch
<nil> TRC pkg/cpu/fetch.go:61 > Increasing ProgramCounter to: 6 Stage=Fetch
<nil> TRC pkg/cpu/pipeline.go:67 > canFetch: true

<nil> TRC pkg/cpu/fetch.go:83 > Advancing to next stage with instruction: 0x00010221 Stage=Fetch
<nil> TRC pkg/cpu/decode.go:170 > Advancing to next stage with instruction: &{rawInstruction:131137 BaseInstruction:{OpType:0 Rd:4 ALU:0 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:2} Operand:2 Result:4 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=Decode
<nil> TRC pkg/cpu/execute.go:292 > Advancing to next stage with instruction: <nil>
 Stage=Execute
<nil> TRC pkg/cpu/memory.go:118 > Advancing to next stage with instruction: <nil>
 Stage=Memory
<nil> TRC pkg/cpu/writeback.go:88 > Got with instruction: <nil>
 Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:39 > No current instruction to process, returning early Stage=WriteBack
<nil> TRC pkg/cpu/memory.go:52 > No current instruction to process, returning early Stage=Memory
<nil> TRC pkg/cpu/execute.go:103 > ALURI operation result: 6 Stage=Execute
<nil> TRC pkg/cpu/decode.go:69 > Decoded instruction: &{rawInstruction:66081 BaseInstruction:{OpType:0 Rd:2 ALU:1 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:1} Operand:0 Result:0 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:false}
 Stage=Decode
<nil> TRC pkg/cpu/decode.go:155 > Decoded filled instruction: &{rawInstruction:66081 BaseInstruction:{OpType:0 Rd:2 ALU:1 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:1} Operand:1 Result:8 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=Decode
<nil> TRC pkg/cpu/fetch.go:56 > Fetched instruction: 0x00001c21
 Stage=Fetch
<nil> TRC pkg/cpu/fetch.go:61 > Increasing ProgramCounter to: 7 Stage=Fetch
<nil> TRC pkg/cpu/pipeline.go:67 > canFetch: true

<nil> TRC pkg/cpu/fetch.go:83 > Advancing to next stage with instruction: 0x00001c21 Stage=Fetch
<nil> TRC pkg/cpu/decode.go:170 > Advancing to next stage with instruction: &{rawInstruction:66081 BaseInstruction:{OpType:0 Rd:2 ALU:1 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:1} Operand:1 Result:8 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=Decode
<nil> TRC pkg/cpu/execute.go:292 > Advancing to next stage with instruction: &{rawInstruction:131137 BaseInstruction:{OpType:0 Rd:4 ALU:0 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:2} Operand:2 Result:6 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=Execute
<nil> TRC pkg/cpu/memory.go:118 > Advancing to next stage with instruction: <nil>
 Stage=Memory
<nil> TRC pkg/cpu/writeback.go:88 > Got with instruction: <nil>
 Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:39 > No current instruction to process, returning early Stage=WriteBack
<nil> TRC pkg/cpu/memory.go:56 > Current instruction is not a load/store type, skipping memory stage execution &{rawInstruction:131137 BaseInstruction:{OpType:0 Rd:4 ALU:0 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:2} Operand:2 Result:6 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=Memory
<nil> TRC pkg/cpu/execute.go:103 > ALURI operation result: 7 Stage=Execute
<nil> TRC pkg/cpu/decode.go:69 > Decoded instruction: &{rawInstruction:7201 BaseInstruction:{OpType:0 Rd:2 ALU:14 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:0} Operand:0 Result:0 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:false}
 Stage=Decode
<nil> TRC pkg/cpu/decode.go:75 > Failed to read register r2 -1 Stage=Decode
<nil> TRC pkg/cpu/fetch.go:56 > Fetched instruction: 0x0000026d
 Stage=Fetch
<nil> TRC pkg/cpu/fetch.go:61 > Increasing ProgramCounter to: 8 Stage=Fetch
<nil> TRC pkg/cpu/pipeline.go:67 > canFetch: true

<nil> TRC pkg/cpu/fetch.go:88 > Next stage cannot advance, stalling Stage=Fetch
<nil> TRC pkg/cpu/decode.go:165 > Decode is busy, cannot advance: 1 Stage=Decode
<nil> TRC pkg/cpu/execute.go:284 > previous stage Decode returned stall
 Stage=Execute
<nil> TRC pkg/cpu/execute.go:292 > Advancing to next stage with instruction: &{rawInstruction:66081 BaseInstruction:{OpType:0 Rd:2 ALU:1 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:1} Operand:1 Result:7 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=Execute
<nil> TRC pkg/cpu/memory.go:118 > Advancing to next stage with instruction: &{rawInstruction:131137 BaseInstruction:{OpType:0 Rd:4 ALU:0 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:2} Operand:2 Result:6 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=Memory
<nil> TRC pkg/cpu/writeback.go:88 > Got with instruction: &{rawInstruction:131137 BaseInstruction:{OpType:0 Rd:4 ALU:0 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:2} Operand:2 Result:6 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:43 > Processing instruction: &{rawInstruction:131137 BaseInstruction:{OpType:0 Rd:4 ALU:0 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:2} Operand:2 Result:6 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:65 > Writing back result: 6 to r4
 Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:67 > Unblocked register r4 for write back
 Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:75 > Written back to rdestaux: 0 0
 Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:79 > Write back completed for instruction: &{rawInstruction:131137 BaseInstruction:{OpType:0 Rd:4 ALU:0 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:2} Operand:2 Result:6 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=WriteBack
<nil> TRC pkg/cpu/memory.go:56 > Current instruction is not a load/store type, skipping memory stage execution &{rawInstruction:66081 BaseInstruction:{OpType:0 Rd:2 ALU:1 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:1} Operand:1 Result:7 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=Memory
<nil> TRC pkg/cpu/execute.go:258 > No current instruction to process, returning early Stage=Execute
<nil> TRC pkg/cpu/decode.go:69 > Decoded instruction: &{rawInstruction:7201 BaseInstruction:{OpType:0 Rd:2 ALU:14 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:0} Operand:0 Result:0 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:false}
 Stage=Decode
<nil> TRC pkg/cpu/decode.go:75 > Failed to read register r2 -1 Stage=Decode
<nil> TRC pkg/cpu/fetch.go:44 > Currently have an instruction &{rawInstruction:621 BaseInstruction:{OpType:0 Rd:0 ALU:0 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:0} Operand:0 Result:0 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:false}, skipping fetch Stage=Fetch
<nil> TRC pkg/cpu/pipeline.go:67 > canFetch: true

<nil> TRC pkg/cpu/fetch.go:88 > Next stage cannot advance, stalling Stage=Fetch
<nil> TRC pkg/cpu/decode.go:165 > Decode is busy, cannot advance: 1 Stage=Decode
<nil> TRC pkg/cpu/execute.go:284 > previous stage Decode returned stall
 Stage=Execute
<nil> TRC pkg/cpu/execute.go:292 > Advancing to next stage with instruction: <nil>
 Stage=Execute
<nil> TRC pkg/cpu/memory.go:118 > Advancing to next stage with instruction: &{rawInstruction:66081 BaseInstruction:{OpType:0 Rd:2 ALU:1 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:1} Operand:1 Result:7 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=Memory
<nil> TRC pkg/cpu/writeback.go:88 > Got with instruction: &{rawInstruction:66081 BaseInstruction:{OpType:0 Rd:2 ALU:1 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:1} Operand:1 Result:7 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:43 > Processing instruction: &{rawInstruction:66081 BaseInstruction:{OpType:0 Rd:2 ALU:1 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:1} Operand:1 Result:7 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:65 > Writing back result: 7 to r2
 Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:67 > Unblocked register r2 for write back
 Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:75 > Written back to rdestaux: 0 0
 Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:79 > Write back completed for instruction: &{rawInstruction:66081 BaseInstruction:{OpType:0 Rd:2 ALU:1 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:1} Operand:1 Result:7 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=WriteBack
<nil> TRC pkg/cpu/memory.go:52 > No current instruction to process, returning early Stage=Memory
<nil> TRC pkg/cpu/execute.go:258 > No current instruction to process, returning early Stage=Execute
<nil> TRC pkg/cpu/decode.go:69 > Decoded instruction: &{rawInstruction:7201 BaseInstruction:{OpType:0 Rd:2 ALU:14 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:0} Operand:0 Result:0 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:false}
 Stage=Decode
<nil> TRC pkg/cpu/decode.go:155 > Decoded filled instruction: &{rawInstruction:7201 BaseInstruction:{OpType:0 Rd:2 ALU:14 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:0} Operand:0 Result:7 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=Decode
<nil> TRC pkg/cpu/fetch.go:44 > Currently have an instruction &{rawInstruction:621 BaseInstruction:{OpType:0 Rd:0 ALU:0 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:0} Operand:0 Result:0 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:false}, skipping fetch Stage=Fetch
<nil> TRC pkg/cpu/pipeline.go:67 > canFetch: true

<nil> TRC pkg/cpu/fetch.go:83 > Advancing to next stage with instruction: 0x0000026d Stage=Fetch
<nil> TRC pkg/cpu/decode.go:170 > Advancing to next stage with instruction: &{rawInstruction:7201 BaseInstruction:{OpType:0 Rd:2 ALU:14 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:0} Operand:0 Result:7 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=Decode
<nil> TRC pkg/cpu/execute.go:292 > Advancing to next stage with instruction: <nil>
 Stage=Execute
<nil> TRC pkg/cpu/memory.go:118 > Advancing to next stage with instruction: <nil>
 Stage=Memory
<nil> TRC pkg/cpu/writeback.go:88 > Got with instruction: <nil>
 Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:39 > No current instruction to process, returning early Stage=WriteBack
<nil> TRC pkg/cpu/memory.go:52 > No current instruction to process, returning early Stage=Memory
<nil> TRC pkg/cpu/execute.go:103 > ALURI operation result: 7 Stage=Execute
<nil> TRC pkg/cpu/decode.go:69 > Decoded instruction: &{rawInstruction:621 BaseInstruction:{OpType:3 Rd:0 ALU:0 Rs:0 RMem:6 CtrlFlag:1 CtrlMode:0 MemMode:0 Imm:0} Operand:0 Result:0 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:false}
 Stage=Decode
<nil> TRC pkg/cpu/decode.go:155 > Decoded filled instruction: &{rawInstruction:621 BaseInstruction:{OpType:3 Rd:0 ALU:0 Rs:0 RMem:6 CtrlFlag:1 CtrlMode:0 MemMode:0 Imm:0} Operand:0 Result:0 RDestAux:0 DestMemAddr:9 BranchTaken:false WriteBack:true}
 Stage=Decode
<nil> TRC pkg/cpu/fetch.go:56 > Fetched instruction: 0x0000005d
 Stage=Fetch
<nil> TRC pkg/cpu/fetch.go:61 > Increasing ProgramCounter to: 9 Stage=Fetch
<nil> TRC pkg/cpu/pipeline.go:67 > canFetch: true

<nil> TRC pkg/cpu/fetch.go:83 > Advancing to next stage with instruction: 0x0000005d Stage=Fetch
<nil> TRC pkg/cpu/decode.go:170 > Advancing to next stage with instruction: &{rawInstruction:621 BaseInstruction:{OpType:3 Rd:0 ALU:0 Rs:0 RMem:6 CtrlFlag:1 CtrlMode:0 MemMode:0 Imm:0} Operand:0 Result:0 RDestAux:0 DestMemAddr:9 BranchTaken:false WriteBack:true}
 Stage=Decode
<nil> TRC pkg/cpu/execute.go:292 > Advancing to next stage with instruction: &{rawInstruction:7201 BaseInstruction:{OpType:0 Rd:2 ALU:14 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:0} Operand:0 Result:7 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:false}
 Stage=Execute
<nil> TRC pkg/cpu/memory.go:118 > Advancing to next stage with instruction: <nil>
 Stage=Memory
<nil> TRC pkg/cpu/writeback.go:88 > Got with instruction: <nil>
 Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:39 > No current instruction to process, returning early Stage=WriteBack
<nil> TRC pkg/cpu/memory.go:56 > Current instruction is not a load/store type, skipping memory stage execution &{rawInstruction:7201 BaseInstruction:{OpType:0 Rd:2 ALU:14 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:0} Operand:0 Result:7 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:false}
 Stage=Memory
<nil> TRC pkg/cpu/execute.go:168 > calculated memory address: 9 Stage=Execute
<nil> TRC pkg/cpu/decode.go:69 > Decoded instruction: &{rawInstruction:93 BaseInstruction:{OpType:3 Rd:0 ALU:0 Rs:0 RMem:5 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:0} Operand:0 Result:0 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:false}
 Stage=Decode
<nil> TRC pkg/cpu/decode.go:155 > Decoded filled instruction: &{rawInstruction:93 BaseInstruction:{OpType:3 Rd:0 ALU:0 Rs:0 RMem:5 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:0} Operand:0 Result:0 RDestAux:0 DestMemAddr:4 BranchTaken:false WriteBack:true}
 Stage=Decode
<nil> TRC pkg/cpu/fetch.go:56 > Fetched instruction: 0xbeef0a11
 Stage=Fetch
<nil> TRC pkg/cpu/fetch.go:61 > Increasing ProgramCounter to: 10 Stage=Fetch
<nil> TRC pkg/cpu/pipeline.go:67 > canFetch: true

<nil> TRC pkg/cpu/fetch.go:83 > Advancing to next stage with instruction: 0xbeef0a11 Stage=Fetch
<nil> TRC pkg/cpu/decode.go:170 > Advancing to next stage with instruction: &{rawInstruction:93 BaseInstruction:{OpType:3 Rd:0 ALU:0 Rs:0 RMem:5 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:0} Operand:0 Result:0 RDestAux:0 DestMemAddr:4 BranchTaken:false WriteBack:true}
 Stage=Decode
<nil> TRC pkg/cpu/execute.go:292 > Advancing to next stage with instruction: &{rawInstruction:621 BaseInstruction:{OpType:3 Rd:0 ALU:0 Rs:0 RMem:6 CtrlFlag:1 CtrlMode:0 MemMode:0 Imm:0} Operand:0 Result:0 RDestAux:0 DestMemAddr:9 BranchTaken:false WriteBack:true}
 Stage=Execute
<nil> TRC pkg/cpu/memory.go:118 > Advancing to next stage with instruction: &{rawInstruction:7201 BaseInstruction:{OpType:0 Rd:2 ALU:14 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:0} Operand:0 Result:7 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:false}
 Stage=Memory
<nil> TRC pkg/cpu/writeback.go:88 > Got with instruction: &{rawInstruction:7201 BaseInstruction:{OpType:0 Rd:2 ALU:14 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:0} Operand:0 Result:7 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:false}
 Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:43 > Processing instruction: &{rawInstruction:7201 BaseInstruction:{OpType:0 Rd:2 ALU:14 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:0} Operand:0 Result:7 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:false}
 Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:77 > No write-back required for this instruction Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:79 > Write back completed for instruction: &{rawInstruction:7201 BaseInstruction:{OpType:0 Rd:2 ALU:14 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:0} Operand:0 Result:7 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:false}
 Stage=WriteBack
<nil> TRC pkg/cpu/memory.go:56 > Current instruction is not a load/store type, skipping memory stage execution &{rawInstruction:621 BaseInstruction:{OpType:3 Rd:0 ALU:0 Rs:0 RMem:6 CtrlFlag:1 CtrlMode:0 MemMode:0 Imm:0} Operand:0 Result:0 RDestAux:0 DestMemAddr:9 BranchTaken:false WriteBack:true}
 Stage=Memory
<nil> TRC pkg/cpu/execute.go:168 > calculated memory address: 4 Stage=Execute
<nil> TRC pkg/cpu/decode.go:69 > Decoded instruction: &{rawInstruction:3203336721 BaseInstruction:{OpType:0 Rd:1 ALU:5 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:-16657} Operand:0 Result:0 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:false}
 Stage=Decode
<nil> TRC pkg/cpu/decode.go:155 > Decoded filled instruction: &{rawInstruction:3203336721 BaseInstruction:{OpType:0 Rd:1 ALU:5 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:-16657} Operand:4294950639 Result:0 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=Decode
<nil> TRC pkg/cpu/fetch.go:56 > Fetched instruction: 0x00000419
 Stage=Fetch
<nil> TRC pkg/cpu/fetch.go:61 > Increasing ProgramCounter to: 11 Stage=Fetch
<nil> TRC pkg/cpu/pipeline.go:67 > canFetch: true

<nil> TRC pkg/cpu/fetch.go:83 > Advancing to next stage with instruction: 0x00000419 Stage=Fetch
<nil> TRC pkg/cpu/decode.go:170 > Advancing to next stage with instruction: &{rawInstruction:3203336721 BaseInstruction:{OpType:0 Rd:1 ALU:5 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:-16657} Operand:4294950639 Result:0 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=Decode
<nil> TRC pkg/cpu/execute.go:292 > Advancing to next stage with instruction: &{rawInstruction:93 BaseInstruction:{OpType:3 Rd:0 ALU:0 Rs:0 RMem:5 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:0} Operand:0 Result:0 RDestAux:0 DestMemAddr:4 BranchTaken:true WriteBack:true}
 Stage=Execute
<nil> TRC pkg/cpu/memory.go:118 > Advancing to next stage with instruction: &{rawInstruction:621 BaseInstruction:{OpType:3 Rd:0 ALU:0 Rs:0 RMem:6 CtrlFlag:1 CtrlMode:0 MemMode:0 Imm:0} Operand:0 Result:0 RDestAux:0 DestMemAddr:9 BranchTaken:false WriteBack:true}
 Stage=Memory
<nil> TRC pkg/cpu/writeback.go:88 > Got with instruction: &{rawInstruction:621 BaseInstruction:{OpType:3 Rd:0 ALU:0 Rs:0 RMem:6 CtrlFlag:1 CtrlMode:0 MemMode:0 Imm:0} Operand:0 Result:0 RDestAux:0 DestMemAddr:9 BranchTaken:false WriteBack:true}
 Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:43 > Processing instruction: &{rawInstruction:621 BaseInstruction:{OpType:3 Rd:0 ALU:0 Rs:0 RMem:6 CtrlFlag:1 CtrlMode:0 MemMode:0 Imm:0} Operand:0 Result:0 RDestAux:0 DestMemAddr:9 BranchTaken:false WriteBack:true}
 Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:50 > Control instruction detected Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:52 > Branch not taken, no write back to Program Counter required Stage=WriteBack
<nil> TRC pkg/cpu/memory.go:56 > Current instruction is not a load/store type, skipping memory stage execution &{rawInstruction:93 BaseInstruction:{OpType:3 Rd:0 ALU:0 Rs:0 RMem:5 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:0} Operand:0 Result:0 RDestAux:0 DestMemAddr:4 BranchTaken:true WriteBack:true}
 Stage=Memory
<nil> TRC pkg/cpu/execute.go:103 > ALURI operation result: 4294950639 Stage=Execute
<nil> TRC pkg/cpu/decode.go:69 > Decoded instruction: &{rawInstruction:1049 BaseInstruction:{OpType:2 Rd:1 ALU:0 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:2 Imm:0} Operand:0 Result:0 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:false}
 Stage=Decode
<nil> TRC pkg/cpu/decode.go:155 > Decoded filled instruction: &{rawInstruction:1049 BaseInstruction:{OpType:2 Rd:1 ALU:0 Rs:0 RMem:30 CtrlFlag:0 CtrlMode:0 MemMode:2 Imm:0} Operand:0 Result:0 RDestAux:0 DestMemAddr:20 BranchTaken:false WriteBack:false}
 Stage=Decode
<nil> TRC pkg/cpu/fetch.go:56 > Fetched instruction: 0x00000419
 Stage=Fetch
<nil> TRC pkg/cpu/fetch.go:61 > Increasing ProgramCounter to: 12 Stage=Fetch
<nil> TRC pkg/cpu/pipeline.go:67 > canFetch: true

<nil> TRC pkg/cpu/fetch.go:83 > Advancing to next stage with instruction: 0x00000419 Stage=Fetch
<nil> TRC pkg/cpu/decode.go:170 > Advancing to next stage with instruction: &{rawInstruction:1049 BaseInstruction:{OpType:2 Rd:1 ALU:0 Rs:0 RMem:30 CtrlFlag:0 CtrlMode:0 MemMode:2 Imm:0} Operand:0 Result:0 RDestAux:0 DestMemAddr:20 BranchTaken:false WriteBack:false}
 Stage=Decode
<nil> TRC pkg/cpu/execute.go:292 > Advancing to next stage with instruction: &{rawInstruction:3203336721 BaseInstruction:{OpType:0 Rd:1 ALU:5 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:-16657} Operand:4294950639 Result:4294950639 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=Execute
<nil> TRC pkg/cpu/memory.go:118 > Advancing to next stage with instruction: &{rawInstruction:93 BaseInstruction:{OpType:3 Rd:0 ALU:0 Rs:0 RMem:5 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:0} Operand:0 Result:0 RDestAux:0 DestMemAddr:4 BranchTaken:true WriteBack:true}
 Stage=Memory
<nil> TRC pkg/cpu/writeback.go:88 > Got with instruction: &{rawInstruction:93 BaseInstruction:{OpType:3 Rd:0 ALU:0 Rs:0 RMem:5 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:0} Operand:0 Result:0 RDestAux:0 DestMemAddr:4 BranchTaken:true WriteBack:true}
 Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:43 > Processing instruction: &{rawInstruction:93 BaseInstruction:{OpType:3 Rd:0 ALU:0 Rs:0 RMem:5 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:0} Operand:0 Result:0 RDestAux:0 DestMemAddr:4 BranchTaken:true WriteBack:true}
 Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:50 > Control instruction detected Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:59 > Writing to Program Counter directly from control instruction to 4
 Stage=WriteBack
<nil> TRC pkg/cpu/fetch.go:95 > Squashing instruction: <nil>
 Stage=Fetch
<nil> TRC pkg/cpu/decode.go:182 > Squashing instruction: &{rawInstruction:1049 BaseInstruction:{OpType:0 Rd:0 ALU:0 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:0} Operand:0 Result:0 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:false}
 Stage=Decode
<nil> TRC pkg/cpu/execute.go:304 > Squashing instruction: &{rawInstruction:1049 BaseInstruction:{OpType:2 Rd:1 ALU:0 Rs:0 RMem:30 CtrlFlag:0 CtrlMode:0 MemMode:2 Imm:0} Operand:0 Result:0 RDestAux:0 DestMemAddr:20 BranchTaken:false WriteBack:false}
 Stage=Execute
<nil> TRC pkg/cpu/memory.go:130 > Squashing instruction: &{rawInstruction:3203336721 BaseInstruction:{OpType:0 Rd:1 ALU:5 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:-16657} Operand:4294950639 Result:4294950639 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=Memory
<nil> TRC pkg/cpu/writeback.go:95 > Squashing instruction: &{rawInstruction:93 BaseInstruction:{OpType:3 Rd:0 ALU:0 Rs:0 RMem:5 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:0} Operand:0 Result:0 RDestAux:0 DestMemAddr:4 BranchTaken:true WriteBack:true}
 Stage=WriteBack
<nil> TRC pkg/cpu/memory.go:52 > No current instruction to process, returning early Stage=Memory
<nil> TRC pkg/cpu/execute.go:258 > No current instruction to process, returning early Stage=Execute
<nil> TRC pkg/cpu/decode.go:61 > No current instruction to process, returning early Stage=Decode
<nil> TRC pkg/cpu/fetch.go:56 > Fetched instruction: 0x00020041
 Stage=Fetch
<nil> TRC pkg/cpu/fetch.go:61 > Increasing ProgramCounter to: 5 Stage=Fetch
<nil> TRC pkg/cpu/pipeline.go:67 > canFetch: true

<nil> TRC pkg/cpu/fetch.go:83 > Advancing to next stage with instruction: 0x00020041 Stage=Fetch
<nil> TRC pkg/cpu/decode.go:170 > Advancing to next stage with instruction: <nil>
 Stage=Decode
<nil> TRC pkg/cpu/execute.go:292 > Advancing to next stage with instruction: <nil>
 Stage=Execute
<nil> TRC pkg/cpu/memory.go:118 > Advancing to next stage with instruction: <nil>
 Stage=Memory
<nil> TRC pkg/cpu/writeback.go:88 > Got with instruction: <nil>
 Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:39 > No current instruction to process, returning early Stage=WriteBack
<nil> TRC pkg/cpu/memory.go:52 > No current instruction to process, returning early Stage=Memory
<nil> TRC pkg/cpu/execute.go:258 > No current instruction to process, returning early Stage=Execute
<nil> TRC pkg/cpu/decode.go:69 > Decoded instruction: &{rawInstruction:131137 BaseInstruction:{OpType:0 Rd:4 ALU:0 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:2} Operand:0 Result:0 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:false}
 Stage=Decode
<nil> TRC pkg/cpu/decode.go:155 > Decoded filled instruction: &{rawInstruction:131137 BaseInstruction:{OpType:0 Rd:4 ALU:0 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:2} Operand:2 Result:6 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=Decode
<nil> TRC pkg/cpu/fetch.go:56 > Fetched instruction: 0x00010221
 Stage=Fetch
<nil> TRC pkg/cpu/fetch.go:61 > Increasing ProgramCounter to: 6 Stage=Fetch
<nil> TRC pkg/cpu/pipeline.go:67 > canFetch: true

<nil> TRC pkg/cpu/fetch.go:83 > Advancing to next stage with instruction: 0x00010221 Stage=Fetch
<nil> TRC pkg/cpu/decode.go:170 > Advancing to next stage with instruction: &{rawInstruction:131137 BaseInstruction:{OpType:0 Rd:4 ALU:0 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:2} Operand:2 Result:6 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=Decode
<nil> TRC pkg/cpu/execute.go:292 > Advancing to next stage with instruction: <nil>
 Stage=Execute
<nil> TRC pkg/cpu/memory.go:118 > Advancing to next stage with instruction: <nil>
 Stage=Memory
<nil> TRC pkg/cpu/writeback.go:88 > Got with instruction: <nil>
 Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:39 > No current instruction to process, returning early Stage=WriteBack
<nil> TRC pkg/cpu/memory.go:52 > No current instruction to process, returning early Stage=Memory
<nil> TRC pkg/cpu/execute.go:103 > ALURI operation result: 8 Stage=Execute
<nil> TRC pkg/cpu/decode.go:69 > Decoded instruction: &{rawInstruction:66081 BaseInstruction:{OpType:0 Rd:2 ALU:1 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:1} Operand:0 Result:0 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:false}
 Stage=Decode
<nil> TRC pkg/cpu/decode.go:155 > Decoded filled instruction: &{rawInstruction:66081 BaseInstruction:{OpType:0 Rd:2 ALU:1 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:1} Operand:1 Result:7 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=Decode
<nil> TRC pkg/cpu/fetch.go:56 > Fetched instruction: 0x00001c21
 Stage=Fetch
<nil> TRC pkg/cpu/fetch.go:61 > Increasing ProgramCounter to: 7 Stage=Fetch
<nil> TRC pkg/cpu/pipeline.go:67 > canFetch: true

<nil> TRC pkg/cpu/fetch.go:83 > Advancing to next stage with instruction: 0x00001c21 Stage=Fetch
<nil> TRC pkg/cpu/decode.go:170 > Advancing to next stage with instruction: &{rawInstruction:66081 BaseInstruction:{OpType:0 Rd:2 ALU:1 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:1} Operand:1 Result:7 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=Decode
<nil> TRC pkg/cpu/execute.go:292 > Advancing to next stage with instruction: &{rawInstruction:131137 BaseInstruction:{OpType:0 Rd:4 ALU:0 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:2} Operand:2 Result:8 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=Execute
<nil> TRC pkg/cpu/memory.go:118 > Advancing to next stage with instruction: <nil>
 Stage=Memory
<nil> TRC pkg/cpu/writeback.go:88 > Got with instruction: <nil>
 Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:39 > No current instruction to process, returning early Stage=WriteBack
<nil> TRC pkg/cpu/memory.go:56 > Current instruction is not a load/store type, skipping memory stage execution &{rawInstruction:131137 BaseInstruction:{OpType:0 Rd:4 ALU:0 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:2} Operand:2 Result:8 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=Memory
<nil> TRC pkg/cpu/execute.go:103 > ALURI operation result: 6 Stage=Execute
<nil> TRC pkg/cpu/decode.go:69 > Decoded instruction: &{rawInstruction:7201 BaseInstruction:{OpType:0 Rd:2 ALU:14 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:0} Operand:0 Result:0 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:false}
 Stage=Decode
<nil> TRC pkg/cpu/decode.go:75 > Failed to read register r2 -1 Stage=Decode
<nil> TRC pkg/cpu/fetch.go:56 > Fetched instruction: 0x0000026d
 Stage=Fetch
<nil> TRC pkg/cpu/fetch.go:61 > Increasing ProgramCounter to: 8 Stage=Fetch
<nil> TRC pkg/cpu/pipeline.go:67 > canFetch: true

<nil> TRC pkg/cpu/fetch.go:88 > Next stage cannot advance, stalling Stage=Fetch
<nil> TRC pkg/cpu/decode.go:165 > Decode is busy, cannot advance: 1 Stage=Decode
<nil> TRC pkg/cpu/execute.go:284 > previous stage Decode returned stall
 Stage=Execute
<nil> TRC pkg/cpu/execute.go:292 > Advancing to next stage with instruction: &{rawInstruction:66081 BaseInstruction:{OpType:0 Rd:2 ALU:1 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:1} Operand:1 Result:6 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=Execute
<nil> TRC pkg/cpu/memory.go:118 > Advancing to next stage with instruction: &{rawInstruction:131137 BaseInstruction:{OpType:0 Rd:4 ALU:0 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:2} Operand:2 Result:8 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=Memory
<nil> TRC pkg/cpu/writeback.go:88 > Got with instruction: &{rawInstruction:131137 BaseInstruction:{OpType:0 Rd:4 ALU:0 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:2} Operand:2 Result:8 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:43 > Processing instruction: &{rawInstruction:131137 BaseInstruction:{OpType:0 Rd:4 ALU:0 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:2} Operand:2 Result:8 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:65 > Writing back result: 8 to r4
 Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:67 > Unblocked register r4 for write back
 Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:75 > Written back to rdestaux: 0 0
 Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:79 > Write back completed for instruction: &{rawInstruction:131137 BaseInstruction:{OpType:0 Rd:4 ALU:0 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:2} Operand:2 Result:8 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=WriteBack
<nil> TRC pkg/cpu/memory.go:56 > Current instruction is not a load/store type, skipping memory stage execution &{rawInstruction:66081 BaseInstruction:{OpType:0 Rd:2 ALU:1 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:1} Operand:1 Result:6 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=Memory
<nil> TRC pkg/cpu/execute.go:258 > No current instruction to process, returning early Stage=Execute
<nil> TRC pkg/cpu/decode.go:69 > Decoded instruction: &{rawInstruction:7201 BaseInstruction:{OpType:0 Rd:2 ALU:14 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:0} Operand:0 Result:0 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:false}
 Stage=Decode
<nil> TRC pkg/cpu/decode.go:75 > Failed to read register r2 -1 Stage=Decode
<nil> TRC pkg/cpu/fetch.go:44 > Currently have an instruction &{rawInstruction:621 BaseInstruction:{OpType:0 Rd:0 ALU:0 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:0} Operand:0 Result:0 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:false}, skipping fetch Stage=Fetch
<nil> TRC pkg/cpu/pipeline.go:67 > canFetch: true

<nil> TRC pkg/cpu/fetch.go:88 > Next stage cannot advance, stalling Stage=Fetch
<nil> TRC pkg/cpu/decode.go:165 > Decode is busy, cannot advance: 1 Stage=Decode
<nil> TRC pkg/cpu/execute.go:284 > previous stage Decode returned stall
 Stage=Execute
<nil> TRC pkg/cpu/execute.go:292 > Advancing to next stage with instruction: <nil>
 Stage=Execute
<nil> TRC pkg/cpu/memory.go:118 > Advancing to next stage with instruction: &{rawInstruction:66081 BaseInstruction:{OpType:0 Rd:2 ALU:1 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:1} Operand:1 Result:6 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=Memory
<nil> TRC pkg/cpu/writeback.go:88 > Got with instruction: &{rawInstruction:66081 BaseInstruction:{OpType:0 Rd:2 ALU:1 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:1} Operand:1 Result:6 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:43 > Processing instruction: &{rawInstruction:66081 BaseInstruction:{OpType:0 Rd:2 ALU:1 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:1} Operand:1 Result:6 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:65 > Writing back result: 6 to r2
 Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:67 > Unblocked register r2 for write back
 Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:75 > Written back to rdestaux: 0 0
 Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:79 > Write back completed for instruction: &{rawInstruction:66081 BaseInstruction:{OpType:0 Rd:2 ALU:1 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:1} Operand:1 Result:6 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=WriteBack
<nil> TRC pkg/cpu/memory.go:52 > No current instruction to process, returning early Stage=Memory
<nil> TRC pkg/cpu/execute.go:258 > No current instruction to process, returning early Stage=Execute
<nil> TRC pkg/cpu/decode.go:69 > Decoded instruction: &{rawInstruction:7201 BaseInstruction:{OpType:0 Rd:2 ALU:14 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:0} Operand:0 Result:0 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:false}
 Stage=Decode
<nil> TRC pkg/cpu/decode.go:155 > Decoded filled instruction: &{rawInstruction:7201 BaseInstruction:{OpType:0 Rd:2 ALU:14 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:0} Operand:0 Result:6 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=Decode
<nil> TRC pkg/cpu/fetch.go:44 > Currently have an instruction &{rawInstruction:621 BaseInstruction:{OpType:0 Rd:0 ALU:0 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:0} Operand:0 Result:0 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:false}, skipping fetch Stage=Fetch
<nil> TRC pkg/cpu/pipeline.go:67 > canFetch: true

<nil> TRC pkg/cpu/fetch.go:83 > Advancing to next stage with instruction: 0x0000026d Stage=Fetch
<nil> TRC pkg/cpu/decode.go:170 > Advancing to next stage with instruction: &{rawInstruction:7201 BaseInstruction:{OpType:0 Rd:2 ALU:14 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:0} Operand:0 Result:6 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=Decode
<nil> TRC pkg/cpu/execute.go:292 > Advancing to next stage with instruction: <nil>
 Stage=Execute
<nil> TRC pkg/cpu/memory.go:118 > Advancing to next stage with instruction: <nil>
 Stage=Memory
<nil> TRC pkg/cpu/writeback.go:88 > Got with instruction: <nil>
 Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:39 > No current instruction to process, returning early Stage=WriteBack
<nil> TRC pkg/cpu/memory.go:52 > No current instruction to process, returning early Stage=Memory
<nil> TRC pkg/cpu/execute.go:103 > ALURI operation result: 6 Stage=Execute
<nil> TRC pkg/cpu/decode.go:69 > Decoded instruction: &{rawInstruction:621 BaseInstruction:{OpType:3 Rd:0 ALU:0 Rs:0 RMem:6 CtrlFlag:1 CtrlMode:0 MemMode:0 Imm:0} Operand:0 Result:0 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:false}
 Stage=Decode
<nil> TRC pkg/cpu/decode.go:155 > Decoded filled instruction: &{rawInstruction:621 BaseInstruction:{OpType:3 Rd:0 ALU:0 Rs:0 RMem:6 CtrlFlag:1 CtrlMode:0 MemMode:0 Imm:0} Operand:0 Result:0 RDestAux:0 DestMemAddr:9 BranchTaken:false WriteBack:true}
 Stage=Decode
<nil> TRC pkg/cpu/fetch.go:56 > Fetched instruction: 0x0000005d
 Stage=Fetch
<nil> TRC pkg/cpu/fetch.go:61 > Increasing ProgramCounter to: 9 Stage=Fetch
<nil> TRC pkg/cpu/pipeline.go:67 > canFetch: true

<nil> TRC pkg/cpu/fetch.go:83 > Advancing to next stage with instruction: 0x0000005d Stage=Fetch
<nil> TRC pkg/cpu/decode.go:170 > Advancing to next stage with instruction: &{rawInstruction:621 BaseInstruction:{OpType:3 Rd:0 ALU:0 Rs:0 RMem:6 CtrlFlag:1 CtrlMode:0 MemMode:0 Imm:0} Operand:0 Result:0 RDestAux:0 DestMemAddr:9 BranchTaken:false WriteBack:true}
 Stage=Decode
<nil> TRC pkg/cpu/execute.go:292 > Advancing to next stage with instruction: &{rawInstruction:7201 BaseInstruction:{OpType:0 Rd:2 ALU:14 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:0} Operand:0 Result:6 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:false}
 Stage=Execute
<nil> TRC pkg/cpu/memory.go:118 > Advancing to next stage with instruction: <nil>
 Stage=Memory
<nil> TRC pkg/cpu/writeback.go:88 > Got with instruction: <nil>
 Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:39 > No current instruction to process, returning early Stage=WriteBack
<nil> TRC pkg/cpu/memory.go:56 > Current instruction is not a load/store type, skipping memory stage execution &{rawInstruction:7201 BaseInstruction:{OpType:0 Rd:2 ALU:14 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:0} Operand:0 Result:6 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:false}
 Stage=Memory
<nil> TRC pkg/cpu/execute.go:168 > calculated memory address: 9 Stage=Execute
<nil> TRC pkg/cpu/decode.go:69 > Decoded instruction: &{rawInstruction:93 BaseInstruction:{OpType:3 Rd:0 ALU:0 Rs:0 RMem:5 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:0} Operand:0 Result:0 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:false}
 Stage=Decode
<nil> TRC pkg/cpu/decode.go:155 > Decoded filled instruction: &{rawInstruction:93 BaseInstruction:{OpType:3 Rd:0 ALU:0 Rs:0 RMem:5 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:0} Operand:0 Result:0 RDestAux:0 DestMemAddr:4 BranchTaken:false WriteBack:true}
 Stage=Decode
<nil> TRC pkg/cpu/fetch.go:56 > Fetched instruction: 0xbeef0a11
 Stage=Fetch
<nil> TRC pkg/cpu/fetch.go:61 > Increasing ProgramCounter to: 10 Stage=Fetch
<nil> TRC pkg/cpu/pipeline.go:67 > canFetch: true

<nil> TRC pkg/cpu/fetch.go:83 > Advancing to next stage with instruction: 0xbeef0a11 Stage=Fetch
<nil> TRC pkg/cpu/decode.go:170 > Advancing to next stage with instruction: &{rawInstruction:93 BaseInstruction:{OpType:3 Rd:0 ALU:0 Rs:0 RMem:5 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:0} Operand:0 Result:0 RDestAux:0 DestMemAddr:4 BranchTaken:false WriteBack:true}
 Stage=Decode
<nil> TRC pkg/cpu/execute.go:292 > Advancing to next stage with instruction: &{rawInstruction:621 BaseInstruction:{OpType:3 Rd:0 ALU:0 Rs:0 RMem:6 CtrlFlag:1 CtrlMode:0 MemMode:0 Imm:0} Operand:0 Result:0 RDestAux:0 DestMemAddr:9 BranchTaken:false WriteBack:true}
 Stage=Execute
<nil> TRC pkg/cpu/memory.go:118 > Advancing to next stage with instruction: &{rawInstruction:7201 BaseInstruction:{OpType:0 Rd:2 ALU:14 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:0} Operand:0 Result:6 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:false}
 Stage=Memory
<nil> TRC pkg/cpu/writeback.go:88 > Got with instruction: &{rawInstruction:7201 BaseInstruction:{OpType:0 Rd:2 ALU:14 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:0} Operand:0 Result:6 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:false}
 Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:43 > Processing instruction: &{rawInstruction:7201 BaseInstruction:{OpType:0 Rd:2 ALU:14 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:0} Operand:0 Result:6 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:false}
 Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:77 > No write-back required for this instruction Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:79 > Write back completed for instruction: &{rawInstruction:7201 BaseInstruction:{OpType:0 Rd:2 ALU:14 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:0} Operand:0 Result:6 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:false}
 Stage=WriteBack
<nil> TRC pkg/cpu/memory.go:56 > Current instruction is not a load/store type, skipping memory stage execution &{rawInstruction:621 BaseInstruction:{OpType:3 Rd:0 ALU:0 Rs:0 RMem:6 CtrlFlag:1 CtrlMode:0 MemMode:0 Imm:0} Operand:0 Result:0 RDestAux:0 DestMemAddr:9 BranchTaken:false WriteBack:true}
 Stage=Memory
<nil> TRC pkg/cpu/execute.go:168 > calculated memory address: 4 Stage=Execute
<nil> TRC pkg/cpu/decode.go:69 > Decoded instruction: &{rawInstruction:3203336721 BaseInstruction:{OpType:0 Rd:1 ALU:5 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:-16657} Operand:0 Result:0 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:false}
 Stage=Decode
<nil> TRC pkg/cpu/decode.go:155 > Decoded filled instruction: &{rawInstruction:3203336721 BaseInstruction:{OpType:0 Rd:1 ALU:5 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:-16657} Operand:4294950639 Result:0 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=Decode
<nil> TRC pkg/cpu/fetch.go:56 > Fetched instruction: 0x00000419
 Stage=Fetch
<nil> TRC pkg/cpu/fetch.go:61 > Increasing ProgramCounter to: 11 Stage=Fetch
<nil> TRC pkg/cpu/pipeline.go:67 > canFetch: true

<nil> TRC pkg/cpu/fetch.go:83 > Advancing to next stage with instruction: 0x00000419 Stage=Fetch
<nil> TRC pkg/cpu/decode.go:170 > Advancing to next stage with instruction: &{rawInstruction:3203336721 BaseInstruction:{OpType:0 Rd:1 ALU:5 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:-16657} Operand:4294950639 Result:0 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=Decode
<nil> TRC pkg/cpu/execute.go:292 > Advancing to next stage with instruction: &{rawInstruction:93 BaseInstruction:{OpType:3 Rd:0 ALU:0 Rs:0 RMem:5 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:0} Operand:0 Result:0 RDestAux:0 DestMemAddr:4 BranchTaken:true WriteBack:true}
 Stage=Execute
<nil> TRC pkg/cpu/memory.go:118 > Advancing to next stage with instruction: &{rawInstruction:621 BaseInstruction:{OpType:3 Rd:0 ALU:0 Rs:0 RMem:6 CtrlFlag:1 CtrlMode:0 MemMode:0 Imm:0} Operand:0 Result:0 RDestAux:0 DestMemAddr:9 BranchTaken:false WriteBack:true}
 Stage=Memory
<nil> TRC pkg/cpu/writeback.go:88 > Got with instruction: &{rawInstruction:621 BaseInstruction:{OpType:3 Rd:0 ALU:0 Rs:0 RMem:6 CtrlFlag:1 CtrlMode:0 MemMode:0 Imm:0} Operand:0 Result:0 RDestAux:0 DestMemAddr:9 BranchTaken:false WriteBack:true}
 Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:43 > Processing instruction: &{rawInstruction:621 BaseInstruction:{OpType:3 Rd:0 ALU:0 Rs:0 RMem:6 CtrlFlag:1 CtrlMode:0 MemMode:0 Imm:0} Operand:0 Result:0 RDestAux:0 DestMemAddr:9 BranchTaken:false WriteBack:true}
 Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:50 > Control instruction detected Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:52 > Branch not taken, no write back to Program Counter required Stage=WriteBack
<nil> TRC pkg/cpu/memory.go:56 > Current instruction is not a load/store type, skipping memory stage execution &{rawInstruction:93 BaseInstruction:{OpType:3 Rd:0 ALU:0 Rs:0 RMem:5 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:0} Operand:0 Result:0 RDestAux:0 DestMemAddr:4 BranchTaken:true WriteBack:true}
 Stage=Memory
<nil> TRC pkg/cpu/execute.go:103 > ALURI operation result: 4294950639 Stage=Execute
<nil> TRC pkg/cpu/decode.go:69 > Decoded instruction: &{rawInstruction:1049 BaseInstruction:{OpType:2 Rd:1 ALU:0 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:2 Imm:0} Operand:0 Result:0 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:false}
 Stage=Decode
<nil> TRC pkg/cpu/decode.go:155 > Decoded filled instruction: &{rawInstruction:1049 BaseInstruction:{OpType:2 Rd:1 ALU:0 Rs:0 RMem:30 CtrlFlag:0 CtrlMode:0 MemMode:2 Imm:0} Operand:0 Result:0 RDestAux:0 DestMemAddr:20 BranchTaken:false WriteBack:false}
 Stage=Decode
<nil> TRC pkg/cpu/fetch.go:56 > Fetched instruction: 0x00000419
 Stage=Fetch
<nil> TRC pkg/cpu/fetch.go:61 > Increasing ProgramCounter to: 12 Stage=Fetch
<nil> TRC pkg/cpu/pipeline.go:67 > canFetch: true

<nil> TRC pkg/cpu/fetch.go:83 > Advancing to next stage with instruction: 0x00000419 Stage=Fetch
<nil> TRC pkg/cpu/decode.go:170 > Advancing to next stage with instruction: &{rawInstruction:1049 BaseInstruction:{OpType:2 Rd:1 ALU:0 Rs:0 RMem:30 CtrlFlag:0 CtrlMode:0 MemMode:2 Imm:0} Operand:0 Result:0 RDestAux:0 DestMemAddr:20 BranchTaken:false WriteBack:false}
 Stage=Decode
<nil> TRC pkg/cpu/execute.go:292 > Advancing to next stage with instruction: &{rawInstruction:3203336721 BaseInstruction:{OpType:0 Rd:1 ALU:5 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:-16657} Operand:4294950639 Result:4294950639 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=Execute
<nil> TRC pkg/cpu/memory.go:118 > Advancing to next stage with instruction: &{rawInstruction:93 BaseInstruction:{OpType:3 Rd:0 ALU:0 Rs:0 RMem:5 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:0} Operand:0 Result:0 RDestAux:0 DestMemAddr:4 BranchTaken:true WriteBack:true}
 Stage=Memory
<nil> TRC pkg/cpu/writeback.go:88 > Got with instruction: &{rawInstruction:93 BaseInstruction:{OpType:3 Rd:0 ALU:0 Rs:0 RMem:5 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:0} Operand:0 Result:0 RDestAux:0 DestMemAddr:4 BranchTaken:true WriteBack:true}
 Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:43 > Processing instruction: &{rawInstruction:93 BaseInstruction:{OpType:3 Rd:0 ALU:0 Rs:0 RMem:5 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:0} Operand:0 Result:0 RDestAux:0 DestMemAddr:4 BranchTaken:true WriteBack:true}
 Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:50 > Control instruction detected Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:59 > Writing to Program Counter directly from control instruction to 4
 Stage=WriteBack
<nil> TRC pkg/cpu/fetch.go:95 > Squashing instruction: <nil>
 Stage=Fetch
<nil> TRC pkg/cpu/decode.go:182 > Squashing instruction: &{rawInstruction:1049 BaseInstruction:{OpType:0 Rd:0 ALU:0 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:0} Operand:0 Result:0 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:false}
 Stage=Decode
<nil> TRC pkg/cpu/execute.go:304 > Squashing instruction: &{rawInstruction:1049 BaseInstruction:{OpType:2 Rd:1 ALU:0 Rs:0 RMem:30 CtrlFlag:0 CtrlMode:0 MemMode:2 Imm:0} Operand:0 Result:0 RDestAux:0 DestMemAddr:20 BranchTaken:false WriteBack:false}
 Stage=Execute
<nil> TRC pkg/cpu/memory.go:130 > Squashing instruction: &{rawInstruction:3203336721 BaseInstruction:{OpType:0 Rd:1 ALU:5 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:-16657} Operand:4294950639 Result:4294950639 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=Memory
<nil> TRC pkg/cpu/writeback.go:95 > Squashing instruction: &{rawInstruction:93 BaseInstruction:{OpType:3 Rd:0 ALU:0 Rs:0 RMem:5 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:0} Operand:0 Result:0 RDestAux:0 DestMemAddr:4 BranchTaken:true WriteBack:true}
 Stage=WriteBack
<nil> TRC pkg/cpu/memory.go:52 > No current instruction to process, returning early Stage=Memory
<nil> TRC pkg/cpu/execute.go:258 > No current instruction to process, returning early Stage=Execute
<nil> TRC pkg/cpu/decode.go:61 > No current instruction to process, returning early Stage=Decode
<nil> TRC pkg/cpu/fetch.go:56 > Fetched instruction: 0x00020041
 Stage=Fetch
<nil> TRC pkg/cpu/fetch.go:61 > Increasing ProgramCounter to: 5 Stage=Fetch
<nil> TRC pkg/cpu/pipeline.go:67 > canFetch: true

<nil> TRC pkg/cpu/fetch.go:83 > Advancing to next stage with instruction: 0x00020041 Stage=Fetch
<nil> TRC pkg/cpu/decode.go:170 > Advancing to next stage with instruction: <nil>
 Stage=Decode
<nil> TRC pkg/cpu/execute.go:292 > Advancing to next stage with instruction: <nil>
 Stage=Execute
<nil> TRC pkg/cpu/memory.go:118 > Advancing to next stage with instruction: <nil>
 Stage=Memory
<nil> TRC pkg/cpu/writeback.go:88 > Got with instruction: <nil>
 Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:39 > No current instruction to process, returning early Stage=WriteBack
<nil> TRC pkg/cpu/memory.go:52 > No current instruction to process, returning early Stage=Memory
<nil> TRC pkg/cpu/execute.go:258 > No current instruction to process, returning early Stage=Execute
<nil> TRC pkg/cpu/decode.go:69 > Decoded instruction: &{rawInstruction:131137 BaseInstruction:{OpType:0 Rd:4 ALU:0 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:2} Operand:0 Result:0 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:false}
 Stage=Decode
<nil> TRC pkg/cpu/decode.go:155 > Decoded filled instruction: &{rawInstruction:131137 BaseInstruction:{OpType:0 Rd:4 ALU:0 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:2} Operand:2 Result:8 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=Decode
<nil> TRC pkg/cpu/fetch.go:56 > Fetched instruction: 0x00010221
 Stage=Fetch
<nil> TRC pkg/cpu/fetch.go:61 > Increasing ProgramCounter to: 6 Stage=Fetch
<nil> TRC pkg/cpu/pipeline.go:67 > canFetch: true

<nil> TRC pkg/cpu/fetch.go:83 > Advancing to next stage with instruction: 0x00010221 Stage=Fetch
<nil> TRC pkg/cpu/decode.go:170 > Advancing to next stage with instruction: &{rawInstruction:131137 BaseInstruction:{OpType:0 Rd:4 ALU:0 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:2} Operand:2 Result:8 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=Decode
<nil> TRC pkg/cpu/execute.go:292 > Advancing to next stage with instruction: <nil>
 Stage=Execute
<nil> TRC pkg/cpu/memory.go:118 > Advancing to next stage with instruction: <nil>
 Stage=Memory
<nil> TRC pkg/cpu/writeback.go:88 > Got with instruction: <nil>
 Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:39 > No current instruction to process, returning early Stage=WriteBack
<nil> TRC pkg/cpu/memory.go:52 > No current instruction to process, returning early Stage=Memory
<nil> TRC pkg/cpu/execute.go:103 > ALURI operation result: 10 Stage=Execute
<nil> TRC pkg/cpu/decode.go:69 > Decoded instruction: &{rawInstruction:66081 BaseInstruction:{OpType:0 Rd:2 ALU:1 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:1} Operand:0 Result:0 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:false}
 Stage=Decode
<nil> TRC pkg/cpu/decode.go:155 > Decoded filled instruction: &{rawInstruction:66081 BaseInstruction:{OpType:0 Rd:2 ALU:1 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:1} Operand:1 Result:6 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=Decode
<nil> TRC pkg/cpu/fetch.go:56 > Fetched instruction: 0x00001c21
 Stage=Fetch
<nil> TRC pkg/cpu/fetch.go:61 > Increasing ProgramCounter to: 7 Stage=Fetch
<nil> TRC pkg/cpu/pipeline.go:67 > canFetch: true

<nil> TRC pkg/cpu/fetch.go:83 > Advancing to next stage with instruction: 0x00001c21 Stage=Fetch
<nil> TRC pkg/cpu/decode.go:170 > Advancing to next stage with instruction: &{rawInstruction:66081 BaseInstruction:{OpType:0 Rd:2 ALU:1 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:1} Operand:1 Result:6 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=Decode
<nil> TRC pkg/cpu/execute.go:292 > Advancing to next stage with instruction: &{rawInstruction:131137 BaseInstruction:{OpType:0 Rd:4 ALU:0 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:2} Operand:2 Result:10 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=Execute
<nil> TRC pkg/cpu/memory.go:118 > Advancing to next stage with instruction: <nil>
 Stage=Memory
<nil> TRC pkg/cpu/writeback.go:88 > Got with instruction: <nil>
 Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:39 > No current instruction to process, returning early Stage=WriteBack
<nil> TRC pkg/cpu/memory.go:56 > Current instruction is not a load/store type, skipping memory stage execution &{rawInstruction:131137 BaseInstruction:{OpType:0 Rd:4 ALU:0 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:2} Operand:2 Result:10 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=Memory
<nil> TRC pkg/cpu/execute.go:103 > ALURI operation result: 5 Stage=Execute
<nil> TRC pkg/cpu/decode.go:69 > Decoded instruction: &{rawInstruction:7201 BaseInstruction:{OpType:0 Rd:2 ALU:14 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:0} Operand:0 Result:0 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:false}
 Stage=Decode
<nil> TRC pkg/cpu/decode.go:75 > Failed to read register r2 -1 Stage=Decode
<nil> TRC pkg/cpu/fetch.go:56 > Fetched instruction: 0x0000026d
 Stage=Fetch
<nil> TRC pkg/cpu/fetch.go:61 > Increasing ProgramCounter to: 8 Stage=Fetch
<nil> TRC pkg/cpu/pipeline.go:67 > canFetch: true

<nil> TRC pkg/cpu/fetch.go:88 > Next stage cannot advance, stalling Stage=Fetch
<nil> TRC pkg/cpu/decode.go:165 > Decode is busy, cannot advance: 1 Stage=Decode
<nil> TRC pkg/cpu/execute.go:284 > previous stage Decode returned stall
 Stage=Execute
<nil> TRC pkg/cpu/execute.go:292 > Advancing to next stage with instruction: &{rawInstruction:66081 BaseInstruction:{OpType:0 Rd:2 ALU:1 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:1} Operand:1 Result:5 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=Execute
<nil> TRC pkg/cpu/memory.go:118 > Advancing to next stage with instruction: &{rawInstruction:131137 BaseInstruction:{OpType:0 Rd:4 ALU:0 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:2} Operand:2 Result:10 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=Memory
<nil> TRC pkg/cpu/writeback.go:88 > Got with instruction: &{rawInstruction:131137 BaseInstruction:{OpType:0 Rd:4 ALU:0 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:2} Operand:2 Result:10 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:43 > Processing instruction: &{rawInstruction:131137 BaseInstruction:{OpType:0 Rd:4 ALU:0 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:2} Operand:2 Result:10 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:65 > Writing back result: 10 to r4
 Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:67 > Unblocked register r4 for write back
 Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:75 > Written back to rdestaux: 0 0
 Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:79 > Write back completed for instruction: &{rawInstruction:131137 BaseInstruction:{OpType:0 Rd:4 ALU:0 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:2} Operand:2 Result:10 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=WriteBack
<nil> TRC pkg/cpu/memory.go:56 > Current instruction is not a load/store type, skipping memory stage execution &{rawInstruction:66081 BaseInstruction:{OpType:0 Rd:2 ALU:1 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:1} Operand:1 Result:5 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=Memory
<nil> TRC pkg/cpu/execute.go:258 > No current instruction to process, returning early Stage=Execute
<nil> TRC pkg/cpu/decode.go:69 > Decoded instruction: &{rawInstruction:7201 BaseInstruction:{OpType:0 Rd:2 ALU:14 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:0} Operand:0 Result:0 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:false}
 Stage=Decode
<nil> TRC pkg/cpu/decode.go:75 > Failed to read register r2 -1 Stage=Decode
<nil> TRC pkg/cpu/fetch.go:44 > Currently have an instruction &{rawInstruction:621 BaseInstruction:{OpType:0 Rd:0 ALU:0 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:0} Operand:0 Result:0 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:false}, skipping fetch Stage=Fetch
<nil> TRC pkg/cpu/pipeline.go:67 > canFetch: true

<nil> TRC pkg/cpu/fetch.go:88 > Next stage cannot advance, stalling Stage=Fetch
<nil> TRC pkg/cpu/decode.go:165 > Decode is busy, cannot advance: 1 Stage=Decode
<nil> TRC pkg/cpu/execute.go:284 > previous stage Decode returned stall
 Stage=Execute
<nil> TRC pkg/cpu/execute.go:292 > Advancing to next stage with instruction: <nil>
 Stage=Execute
<nil> TRC pkg/cpu/memory.go:118 > Advancing to next stage with instruction: &{rawInstruction:66081 BaseInstruction:{OpType:0 Rd:2 ALU:1 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:1} Operand:1 Result:5 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=Memory
<nil> TRC pkg/cpu/writeback.go:88 > Got with instruction: &{rawInstruction:66081 BaseInstruction:{OpType:0 Rd:2 ALU:1 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:1} Operand:1 Result:5 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:43 > Processing instruction: &{rawInstruction:66081 BaseInstruction:{OpType:0 Rd:2 ALU:1 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:1} Operand:1 Result:5 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:65 > Writing back result: 5 to r2
 Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:67 > Unblocked register r2 for write back
 Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:75 > Written back to rdestaux: 0 0
 Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:79 > Write back completed for instruction: &{rawInstruction:66081 BaseInstruction:{OpType:0 Rd:2 ALU:1 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:1} Operand:1 Result:5 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=WriteBack
<nil> TRC pkg/cpu/memory.go:52 > No current instruction to process, returning early Stage=Memory
<nil> TRC pkg/cpu/execute.go:258 > No current instruction to process, returning early Stage=Execute
<nil> TRC pkg/cpu/decode.go:69 > Decoded instruction: &{rawInstruction:7201 BaseInstruction:{OpType:0 Rd:2 ALU:14 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:0} Operand:0 Result:0 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:false}
 Stage=Decode
<nil> TRC pkg/cpu/decode.go:155 > Decoded filled instruction: &{rawInstruction:7201 BaseInstruction:{OpType:0 Rd:2 ALU:14 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:0} Operand:0 Result:5 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=Decode
<nil> TRC pkg/cpu/fetch.go:44 > Currently have an instruction &{rawInstruction:621 BaseInstruction:{OpType:0 Rd:0 ALU:0 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:0} Operand:0 Result:0 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:false}, skipping fetch Stage=Fetch
<nil> TRC pkg/cpu/pipeline.go:67 > canFetch: true

<nil> TRC pkg/cpu/fetch.go:83 > Advancing to next stage with instruction: 0x0000026d Stage=Fetch
<nil> TRC pkg/cpu/decode.go:170 > Advancing to next stage with instruction: &{rawInstruction:7201 BaseInstruction:{OpType:0 Rd:2 ALU:14 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:0} Operand:0 Result:5 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=Decode
<nil> TRC pkg/cpu/execute.go:292 > Advancing to next stage with instruction: <nil>
 Stage=Execute
<nil> TRC pkg/cpu/memory.go:118 > Advancing to next stage with instruction: <nil>
 Stage=Memory
<nil> TRC pkg/cpu/writeback.go:88 > Got with instruction: <nil>
 Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:39 > No current instruction to process, returning early Stage=WriteBack
<nil> TRC pkg/cpu/memory.go:52 > No current instruction to process, returning early Stage=Memory
<nil> TRC pkg/cpu/execute.go:103 > ALURI operation result: 5 Stage=Execute
<nil> TRC pkg/cpu/decode.go:69 > Decoded instruction: &{rawInstruction:621 BaseInstruction:{OpType:3 Rd:0 ALU:0 Rs:0 RMem:6 CtrlFlag:1 CtrlMode:0 MemMode:0 Imm:0} Operand:0 Result:0 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:false}
 Stage=Decode
<nil> TRC pkg/cpu/decode.go:155 > Decoded filled instruction: &{rawInstruction:621 BaseInstruction:{OpType:3 Rd:0 ALU:0 Rs:0 RMem:6 CtrlFlag:1 CtrlMode:0 MemMode:0 Imm:0} Operand:0 Result:0 RDestAux:0 DestMemAddr:9 BranchTaken:false WriteBack:true}
 Stage=Decode
<nil> TRC pkg/cpu/fetch.go:56 > Fetched instruction: 0x0000005d
 Stage=Fetch
<nil> TRC pkg/cpu/fetch.go:61 > Increasing ProgramCounter to: 9 Stage=Fetch
<nil> TRC pkg/cpu/pipeline.go:67 > canFetch: true

<nil> TRC pkg/cpu/fetch.go:83 > Advancing to next stage with instruction: 0x0000005d Stage=Fetch
<nil> TRC pkg/cpu/decode.go:170 > Advancing to next stage with instruction: &{rawInstruction:621 BaseInstruction:{OpType:3 Rd:0 ALU:0 Rs:0 RMem:6 CtrlFlag:1 CtrlMode:0 MemMode:0 Imm:0} Operand:0 Result:0 RDestAux:0 DestMemAddr:9 BranchTaken:false WriteBack:true}
 Stage=Decode
<nil> TRC pkg/cpu/execute.go:292 > Advancing to next stage with instruction: &{rawInstruction:7201 BaseInstruction:{OpType:0 Rd:2 ALU:14 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:0} Operand:0 Result:5 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:false}
 Stage=Execute
<nil> TRC pkg/cpu/memory.go:118 > Advancing to next stage with instruction: <nil>
 Stage=Memory
<nil> TRC pkg/cpu/writeback.go:88 > Got with instruction: <nil>
 Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:39 > No current instruction to process, returning early Stage=WriteBack
<nil> TRC pkg/cpu/memory.go:56 > Current instruction is not a load/store type, skipping memory stage execution &{rawInstruction:7201 BaseInstruction:{OpType:0 Rd:2 ALU:14 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:0} Operand:0 Result:5 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:false}
 Stage=Memory
<nil> TRC pkg/cpu/execute.go:168 > calculated memory address: 9 Stage=Execute
<nil> TRC pkg/cpu/decode.go:69 > Decoded instruction: &{rawInstruction:93 BaseInstruction:{OpType:3 Rd:0 ALU:0 Rs:0 RMem:5 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:0} Operand:0 Result:0 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:false}
 Stage=Decode
<nil> TRC pkg/cpu/decode.go:155 > Decoded filled instruction: &{rawInstruction:93 BaseInstruction:{OpType:3 Rd:0 ALU:0 Rs:0 RMem:5 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:0} Operand:0 Result:0 RDestAux:0 DestMemAddr:4 BranchTaken:false WriteBack:true}
 Stage=Decode
<nil> TRC pkg/cpu/fetch.go:56 > Fetched instruction: 0xbeef0a11
 Stage=Fetch
<nil> TRC pkg/cpu/fetch.go:61 > Increasing ProgramCounter to: 10 Stage=Fetch
<nil> TRC pkg/cpu/pipeline.go:67 > canFetch: true

<nil> TRC pkg/cpu/fetch.go:83 > Advancing to next stage with instruction: 0xbeef0a11 Stage=Fetch
<nil> TRC pkg/cpu/decode.go:170 > Advancing to next stage with instruction: &{rawInstruction:93 BaseInstruction:{OpType:3 Rd:0 ALU:0 Rs:0 RMem:5 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:0} Operand:0 Result:0 RDestAux:0 DestMemAddr:4 BranchTaken:false WriteBack:true}
 Stage=Decode
<nil> TRC pkg/cpu/execute.go:292 > Advancing to next stage with instruction: &{rawInstruction:621 BaseInstruction:{OpType:3 Rd:0 ALU:0 Rs:0 RMem:6 CtrlFlag:1 CtrlMode:0 MemMode:0 Imm:0} Operand:0 Result:0 RDestAux:0 DestMemAddr:9 BranchTaken:false WriteBack:true}
 Stage=Execute
<nil> TRC pkg/cpu/memory.go:118 > Advancing to next stage with instruction: &{rawInstruction:7201 BaseInstruction:{OpType:0 Rd:2 ALU:14 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:0} Operand:0 Result:5 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:false}
 Stage=Memory
<nil> TRC pkg/cpu/writeback.go:88 > Got with instruction: &{rawInstruction:7201 BaseInstruction:{OpType:0 Rd:2 ALU:14 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:0} Operand:0 Result:5 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:false}
 Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:43 > Processing instruction: &{rawInstruction:7201 BaseInstruction:{OpType:0 Rd:2 ALU:14 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:0} Operand:0 Result:5 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:false}
 Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:77 > No write-back required for this instruction Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:79 > Write back completed for instruction: &{rawInstruction:7201 BaseInstruction:{OpType:0 Rd:2 ALU:14 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:0} Operand:0 Result:5 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:false}
 Stage=WriteBack
<nil> TRC pkg/cpu/memory.go:56 > Current instruction is not a load/store type, skipping memory stage execution &{rawInstruction:621 BaseInstruction:{OpType:3 Rd:0 ALU:0 Rs:0 RMem:6 CtrlFlag:1 CtrlMode:0 MemMode:0 Imm:0} Operand:0 Result:0 RDestAux:0 DestMemAddr:9 BranchTaken:false WriteBack:true}
 Stage=Memory
<nil> TRC pkg/cpu/execute.go:168 > calculated memory address: 4 Stage=Execute
<nil> TRC pkg/cpu/decode.go:69 > Decoded instruction: &{rawInstruction:3203336721 BaseInstruction:{OpType:0 Rd:1 ALU:5 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:-16657} Operand:0 Result:0 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:false}
 Stage=Decode
<nil> TRC pkg/cpu/decode.go:155 > Decoded filled instruction: &{rawInstruction:3203336721 BaseInstruction:{OpType:0 Rd:1 ALU:5 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:-16657} Operand:4294950639 Result:0 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=Decode
<nil> TRC pkg/cpu/fetch.go:56 > Fetched instruction: 0x00000419
 Stage=Fetch
<nil> TRC pkg/cpu/fetch.go:61 > Increasing ProgramCounter to: 11 Stage=Fetch
<nil> TRC pkg/cpu/pipeline.go:67 > canFetch: true

<nil> TRC pkg/cpu/fetch.go:83 > Advancing to next stage with instruction: 0x00000419 Stage=Fetch
<nil> TRC pkg/cpu/decode.go:170 > Advancing to next stage with instruction: &{rawInstruction:3203336721 BaseInstruction:{OpType:0 Rd:1 ALU:5 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:-16657} Operand:4294950639 Result:0 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=Decode
<nil> TRC pkg/cpu/execute.go:292 > Advancing to next stage with instruction: &{rawInstruction:93 BaseInstruction:{OpType:3 Rd:0 ALU:0 Rs:0 RMem:5 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:0} Operand:0 Result:0 RDestAux:0 DestMemAddr:4 BranchTaken:true WriteBack:true}
 Stage=Execute
<nil> TRC pkg/cpu/memory.go:118 > Advancing to next stage with instruction: &{rawInstruction:621 BaseInstruction:{OpType:3 Rd:0 ALU:0 Rs:0 RMem:6 CtrlFlag:1 CtrlMode:0 MemMode:0 Imm:0} Operand:0 Result:0 RDestAux:0 DestMemAddr:9 BranchTaken:false WriteBack:true}
 Stage=Memory
<nil> TRC pkg/cpu/writeback.go:88 > Got with instruction: &{rawInstruction:621 BaseInstruction:{OpType:3 Rd:0 ALU:0 Rs:0 RMem:6 CtrlFlag:1 CtrlMode:0 MemMode:0 Imm:0} Operand:0 Result:0 RDestAux:0 DestMemAddr:9 BranchTaken:false WriteBack:true}
 Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:43 > Processing instruction: &{rawInstruction:621 BaseInstruction:{OpType:3 Rd:0 ALU:0 Rs:0 RMem:6 CtrlFlag:1 CtrlMode:0 MemMode:0 Imm:0} Operand:0 Result:0 RDestAux:0 DestMemAddr:9 BranchTaken:false WriteBack:true}
 Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:50 > Control instruction detected Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:52 > Branch not taken, no write back to Program Counter required Stage=WriteBack
<nil> TRC pkg/cpu/memory.go:56 > Current instruction is not a load/store type, skipping memory stage execution &{rawInstruction:93 BaseInstruction:{OpType:3 Rd:0 ALU:0 Rs:0 RMem:5 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:0} Operand:0 Result:0 RDestAux:0 DestMemAddr:4 BranchTaken:true WriteBack:true}
 Stage=Memory
<nil> TRC pkg/cpu/execute.go:103 > ALURI operation result: 4294950639 Stage=Execute
<nil> TRC pkg/cpu/decode.go:69 > Decoded instruction: &{rawInstruction:1049 BaseInstruction:{OpType:2 Rd:1 ALU:0 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:2 Imm:0} Operand:0 Result:0 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:false}
 Stage=Decode
<nil> TRC pkg/cpu/decode.go:155 > Decoded filled instruction: &{rawInstruction:1049 BaseInstruction:{OpType:2 Rd:1 ALU:0 Rs:0 RMem:30 CtrlFlag:0 CtrlMode:0 MemMode:2 Imm:0} Operand:0 Result:0 RDestAux:0 DestMemAddr:20 BranchTaken:false WriteBack:false}
 Stage=Decode
<nil> TRC pkg/cpu/fetch.go:56 > Fetched instruction: 0x00000419
 Stage=Fetch
<nil> TRC pkg/cpu/fetch.go:61 > Increasing ProgramCounter to: 12 Stage=Fetch
<nil> TRC pkg/cpu/pipeline.go:67 > canFetch: true

<nil> TRC pkg/cpu/fetch.go:83 > Advancing to next stage with instruction: 0x00000419 Stage=Fetch
<nil> TRC pkg/cpu/decode.go:170 > Advancing to next stage with instruction: &{rawInstruction:1049 BaseInstruction:{OpType:2 Rd:1 ALU:0 Rs:0 RMem:30 CtrlFlag:0 CtrlMode:0 MemMode:2 Imm:0} Operand:0 Result:0 RDestAux:0 DestMemAddr:20 BranchTaken:false WriteBack:false}
 Stage=Decode
<nil> TRC pkg/cpu/execute.go:292 > Advancing to next stage with instruction: &{rawInstruction:3203336721 BaseInstruction:{OpType:0 Rd:1 ALU:5 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:-16657} Operand:4294950639 Result:4294950639 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=Execute
<nil> TRC pkg/cpu/memory.go:118 > Advancing to next stage with instruction: &{rawInstruction:93 BaseInstruction:{OpType:3 Rd:0 ALU:0 Rs:0 RMem:5 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:0} Operand:0 Result:0 RDestAux:0 DestMemAddr:4 BranchTaken:true WriteBack:true}
 Stage=Memory
<nil> TRC pkg/cpu/writeback.go:88 > Got with instruction: &{rawInstruction:93 BaseInstruction:{OpType:3 Rd:0 ALU:0 Rs:0 RMem:5 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:0} Operand:0 Result:0 RDestAux:0 DestMemAddr:4 BranchTaken:true WriteBack:true}
 Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:43 > Processing instruction: &{rawInstruction:93 BaseInstruction:{OpType:3 Rd:0 ALU:0 Rs:0 RMem:5 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:0} Operand:0 Result:0 RDestAux:0 DestMemAddr:4 BranchTaken:true WriteBack:true}
 Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:50 > Control instruction detected Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:59 > Writing to Program Counter directly from control instruction to 4
 Stage=WriteBack
<nil> TRC pkg/cpu/fetch.go:95 > Squashing instruction: <nil>
 Stage=Fetch
<nil> TRC pkg/cpu/decode.go:182 > Squashing instruction: &{rawInstruction:1049 BaseInstruction:{OpType:0 Rd:0 ALU:0 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:0} Operand:0 Result:0 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:false}
 Stage=Decode
<nil> TRC pkg/cpu/execute.go:304 > Squashing instruction: &{rawInstruction:1049 BaseInstruction:{OpType:2 Rd:1 ALU:0 Rs:0 RMem:30 CtrlFlag:0 CtrlMode:0 MemMode:2 Imm:0} Operand:0 Result:0 RDestAux:0 DestMemAddr:20 BranchTaken:false WriteBack:false}
 Stage=Execute
<nil> TRC pkg/cpu/memory.go:130 > Squashing instruction: &{rawInstruction:3203336721 BaseInstruction:{OpType:0 Rd:1 ALU:5 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:-16657} Operand:4294950639 Result:4294950639 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=Memory
<nil> TRC pkg/cpu/writeback.go:95 > Squashing instruction: &{rawInstruction:93 BaseInstruction:{OpType:3 Rd:0 ALU:0 Rs:0 RMem:5 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:0} Operand:0 Result:0 RDestAux:0 DestMemAddr:4 BranchTaken:true WriteBack:true}
 Stage=WriteBack
<nil> TRC pkg/cpu/memory.go:52 > No current instruction to process, returning early Stage=Memory
<nil> TRC pkg/cpu/execute.go:258 > No current instruction to process, returning early Stage=Execute
<nil> TRC pkg/cpu/decode.go:61 > No current instruction to process, returning early Stage=Decode
<nil> TRC pkg/cpu/fetch.go:56 > Fetched instruction: 0x00020041
 Stage=Fetch
<nil> TRC pkg/cpu/fetch.go:61 > Increasing ProgramCounter to: 5 Stage=Fetch
<nil> TRC pkg/cpu/pipeline.go:67 > canFetch: true

<nil> TRC pkg/cpu/fetch.go:83 > Advancing to next stage with instruction: 0x00020041 Stage=Fetch
<nil> TRC pkg/cpu/decode.go:170 > Advancing to next stage with instruction: <nil>
 Stage=Decode
<nil> TRC pkg/cpu/execute.go:292 > Advancing to next stage with instruction: <nil>
 Stage=Execute
<nil> TRC pkg/cpu/memory.go:118 > Advancing to next stage with instruction: <nil>
 Stage=Memory
<nil> TRC pkg/cpu/writeback.go:88 > Got with instruction: <nil>
 Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:39 > No current instruction to process, returning early Stage=WriteBack
<nil> TRC pkg/cpu/memory.go:52 > No current instruction to process, returning early Stage=Memory
<nil> TRC pkg/cpu/execute.go:258 > No current instruction to process, returning early Stage=Execute
<nil> TRC pkg/cpu/decode.go:61 > No current instruction to process, returning early Stage=Decode
<nil> TRC pkg/cpu/fetch.go:51 > Fetch failed: WAIT_NEXT_LEVEL Stage=Fetch
<nil> TRC pkg/cpu/pipeline.go:67 > canFetch: true

<nil> TRC pkg/cpu/fetch.go:78 > No instruction fetched, cannot advance Stage=Fetch
<nil> TRC pkg/cpu/decode.go:162 > previous stage Fetch is stalled Stage=Decode
<nil> TRC pkg/cpu/decode.go:170 > Advancing to next stage with instruction: <nil>
 Stage=Decode
<nil> TRC pkg/cpu/execute.go:292 > Advancing to next stage with instruction: <nil>
 Stage=Execute
<nil> TRC pkg/cpu/memory.go:118 > Advancing to next stage with instruction: <nil>
 Stage=Memory
<nil> TRC pkg/cpu/writeback.go:88 > Got with instruction: <nil>
 Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:39 > No current instruction to process, returning early Stage=WriteBack
<nil> TRC pkg/cpu/memory.go:52 > No current instruction to process, returning early Stage=Memory
<nil> TRC pkg/cpu/execute.go:258 > No current instruction to process, returning early Stage=Execute
<nil> TRC pkg/cpu/decode.go:61 > No current instruction to process, returning early Stage=Decode
<nil> TRC pkg/cpu/fetch.go:51 > Fetch failed: WAIT_NEXT_LEVEL Stage=Fetch
<nil> TRC pkg/cpu/pipeline.go:67 > canFetch: true

<nil> TRC pkg/cpu/fetch.go:78 > No instruction fetched, cannot advance Stage=Fetch
<nil> TRC pkg/cpu/decode.go:162 > previous stage Fetch is stalled Stage=Decode
<nil> TRC pkg/cpu/decode.go:170 > Advancing to next stage with instruction: <nil>
 Stage=Decode
<nil> TRC pkg/cpu/execute.go:292 > Advancing to next stage with instruction: <nil>
 Stage=Execute
<nil> TRC pkg/cpu/memory.go:118 > Advancing to next stage with instruction: <nil>
 Stage=Memory
<nil> TRC pkg/cpu/writeback.go:88 > Got with instruction: <nil>
 Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:39 > No current instruction to process, returning early Stage=WriteBack
<nil> TRC pkg/cpu/memory.go:52 > No current instruction to process, returning early Stage=Memory
<nil> TRC pkg/cpu/execute.go:258 > No current instruction to process, returning early Stage=Execute
<nil> TRC pkg/cpu/decode.go:61 > No current instruction to process, returning early Stage=Decode
<nil> TRC pkg/cpu/fetch.go:51 > Fetch failed: WAIT_NEXT_LEVEL Stage=Fetch
<nil> TRC pkg/cpu/pipeline.go:67 > canFetch: true

<nil> TRC pkg/cpu/fetch.go:78 > No instruction fetched, cannot advance Stage=Fetch
<nil> TRC pkg/cpu/decode.go:162 > previous stage Fetch is stalled Stage=Decode
<nil> TRC pkg/cpu/decode.go:170 > Advancing to next stage with instruction: <nil>
 Stage=Decode
<nil> TRC pkg/cpu/execute.go:292 > Advancing to next stage with instruction: <nil>
 Stage=Execute
<nil> TRC pkg/cpu/memory.go:118 > Advancing to next stage with instruction: <nil>
 Stage=Memory
<nil> TRC pkg/cpu/writeback.go:88 > Got with instruction: <nil>
 Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:39 > No current instruction to process, returning early Stage=WriteBack
<nil> TRC pkg/cpu/memory.go:52 > No current instruction to process, returning early Stage=Memory
<nil> TRC pkg/cpu/execute.go:258 > No current instruction to process, returning early Stage=Execute
<nil> TRC pkg/cpu/decode.go:61 > No current instruction to process, returning early Stage=Decode
<nil> TRC pkg/cpu/fetch.go:56 > Fetched instruction: 0x00041851
 Stage=Fetch
<nil> TRC pkg/cpu/fetch.go:61 > Increasing ProgramCounter to: 1 Stage=Fetch
<nil> TRC pkg/cpu/pipeline.go:67 > canFetch: true

<nil> TRC pkg/cpu/fetch.go:83 > Advancing to next stage with instruction: 0x00041851 Stage=Fetch
<nil> TRC pkg/cpu/decode.go:170 > Advancing to next stage with instruction: <nil>
 Stage=Decode
<nil> TRC pkg/cpu/execute.go:292 > Advancing to next stage with instruction: <nil>
 Stage=Execute
<nil> TRC pkg/cpu/memory.go:118 > Advancing to next stage with instruction: <nil>
 Stage=Memory
<nil> TRC pkg/cpu/writeback.go:88 > Got with instruction: <nil>
 Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:39 > No current instruction to process, returning early Stage=WriteBack
<nil> TRC pkg/cpu/memory.go:52 > No current instruction to process, returning early Stage=Memory
<nil> TRC pkg/cpu/execute.go:258 > No current instruction to process, returning early Stage=Execute
<nil> TRC pkg/cpu/decode.go:69 > Decoded instruction: &{rawInstruction:268369 BaseInstruction:{OpType:0 Rd:5 ALU:12 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:4} Operand:0 Result:0 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:false}
 Stage=Decode
<nil> TRC pkg/cpu/decode.go:155 > Decoded filled instruction: &{rawInstruction:268369 BaseInstruction:{OpType:0 Rd:5 ALU:12 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:4} Operand:4 Result:0 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=Decode
<nil> TRC pkg/cpu/fetch.go:56 > Fetched instruction: 0x00091861
 Stage=Fetch
<nil> TRC pkg/cpu/fetch.go:61 > Increasing ProgramCounter to: 2 Stage=Fetch
<nil> TRC pkg/cpu/pipeline.go:67 > canFetch: true

<nil> TRC pkg/cpu/fetch.go:83 > Advancing to next stage with instruction: 0x00091861 Stage=Fetch
<nil> TRC pkg/cpu/decode.go:170 > Advancing to next stage with instruction: &{rawInstruction:268369 BaseInstruction:{OpType:0 Rd:5 ALU:12 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:4} Operand:4 Result:0 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=Decode
<nil> TRC pkg/cpu/execute.go:292 > Advancing to next stage with instruction: <nil>
 Stage=Execute
<nil> TRC pkg/cpu/memory.go:118 > Advancing to next stage with instruction: <nil>
 Stage=Memory
<nil> TRC pkg/cpu/writeback.go:88 > Got with instruction: <nil>
 Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:39 > No current instruction to process, returning early Stage=WriteBack
<nil> TRC pkg/cpu/memory.go:52 > No current instruction to process, returning early Stage=Memory
<nil> TRC pkg/cpu/execute.go:103 > ALURI operation result: 4 Stage=Execute
<nil> TRC pkg/cpu/decode.go:69 > Decoded instruction: &{rawInstruction:596065 BaseInstruction:{OpType:0 Rd:6 ALU:12 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:9} Operand:0 Result:0 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:false}
 Stage=Decode
<nil> TRC pkg/cpu/decode.go:155 > Decoded filled instruction: &{rawInstruction:596065 BaseInstruction:{OpType:0 Rd:6 ALU:12 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:9} Operand:9 Result:0 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=Decode
<nil> TRC pkg/cpu/fetch.go:56 > Fetched instruction: 0x000a1821
 Stage=Fetch
<nil> TRC pkg/cpu/fetch.go:61 > Increasing ProgramCounter to: 3 Stage=Fetch
<nil> TRC pkg/cpu/pipeline.go:67 > canFetch: true

<nil> TRC pkg/cpu/fetch.go:83 > Advancing to next stage with instruction: 0x000a1821 Stage=Fetch
<nil> TRC pkg/cpu/decode.go:170 > Advancing to next stage with instruction: &{rawInstruction:596065 BaseInstruction:{OpType:0 Rd:6 ALU:12 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:9} Operand:9 Result:0 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=Decode
<nil> TRC pkg/cpu/execute.go:292 > Advancing to next stage with instruction: &{rawInstruction:268369 BaseInstruction:{OpType:0 Rd:5 ALU:12 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:4} Operand:4 Result:4 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=Execute
<nil> TRC pkg/cpu/memory.go:118 > Advancing to next stage with instruction: <nil>
 Stage=Memory
<nil> TRC pkg/cpu/writeback.go:88 > Got with instruction: <nil>
 Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:39 > No current instruction to process, returning early Stage=WriteBack
<nil> TRC pkg/cpu/memory.go:56 > Current instruction is not a load/store type, skipping memory stage execution &{rawInstruction:268369 BaseInstruction:{OpType:0 Rd:5 ALU:12 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:4} Operand:4 Result:4 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=Memory
<nil> TRC pkg/cpu/execute.go:103 > ALURI operation result: 9 Stage=Execute
<nil> TRC pkg/cpu/decode.go:69 > Decoded instruction: &{rawInstruction:661537 BaseInstruction:{OpType:0 Rd:2 ALU:12 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:10} Operand:0 Result:0 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:false}
 Stage=Decode
<nil> TRC pkg/cpu/decode.go:155 > Decoded filled instruction: &{rawInstruction:661537 BaseInstruction:{OpType:0 Rd:2 ALU:12 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:10} Operand:10 Result:0 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=Decode
<nil> TRC pkg/cpu/fetch.go:56 > Fetched instruction: 0x001401e1
 Stage=Fetch
<nil> TRC pkg/cpu/fetch.go:61 > Increasing ProgramCounter to: 4 Stage=Fetch
<nil> TRC pkg/cpu/pipeline.go:67 > canFetch: true

<nil> TRC pkg/cpu/fetch.go:83 > Advancing to next stage with instruction: 0x001401e1 Stage=Fetch
<nil> TRC pkg/cpu/decode.go:170 > Advancing to next stage with instruction: &{rawInstruction:661537 BaseInstruction:{OpType:0 Rd:2 ALU:12 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:10} Operand:10 Result:0 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=Decode
<nil> TRC pkg/cpu/execute.go:292 > Advancing to next stage with instruction: &{rawInstruction:596065 BaseInstruction:{OpType:0 Rd:6 ALU:12 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:9} Operand:9 Result:9 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=Execute
<nil> TRC pkg/cpu/memory.go:118 > Advancing to next stage with instruction: &{rawInstruction:268369 BaseInstruction:{OpType:0 Rd:5 ALU:12 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:4} Operand:4 Result:4 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=Memory
<nil> TRC pkg/cpu/writeback.go:88 > Got with instruction: &{rawInstruction:268369 BaseInstruction:{OpType:0 Rd:5 ALU:12 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:4} Operand:4 Result:4 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:43 > Processing instruction: &{rawInstruction:268369 BaseInstruction:{OpType:0 Rd:5 ALU:12 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:4} Operand:4 Result:4 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:65 > Writing back result: 4 to r5
 Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:67 > Unblocked register r5 for write back
 Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:75 > Written back to rdestaux: 0 0
 Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:79 > Write back completed for instruction: &{rawInstruction:268369 BaseInstruction:{OpType:0 Rd:5 ALU:12 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:4} Operand:4 Result:4 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=WriteBack
<nil> TRC pkg/cpu/memory.go:56 > Current instruction is not a load/store type, skipping memory stage execution &{rawInstruction:596065 BaseInstruction:{OpType:0 Rd:6 ALU:12 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:9} Operand:9 Result:9 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=Memory
<nil> TRC pkg/cpu/execute.go:103 > ALURI operation result: 10 Stage=Execute
<nil> TRC pkg/cpu/decode.go:69 > Decoded instruction: &{rawInstruction:1311201 BaseInstruction:{OpType:0 Rd:30 ALU:0 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:20} Operand:0 Result:0 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:false}
 Stage=Decode
<nil> TRC pkg/cpu/decode.go:155 > Decoded filled instruction: &{rawInstruction:1311201 BaseInstruction:{OpType:0 Rd:30 ALU:0 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:20} Operand:20 Result:0 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=Decode
<nil> TRC pkg/cpu/fetch.go:51 > Fetch failed: WAIT_NEXT_LEVEL Stage=Fetch
<nil> TRC pkg/cpu/pipeline.go:67 > canFetch: true

<nil> TRC pkg/cpu/fetch.go:78 > No instruction fetched, cannot advance Stage=Fetch
<nil> TRC pkg/cpu/decode.go:162 > previous stage Fetch is stalled Stage=Decode
<nil> TRC pkg/cpu/decode.go:170 > Advancing to next stage with instruction: &{rawInstruction:1311201 BaseInstruction:{OpType:0 Rd:30 ALU:0 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:20} Operand:20 Result:0 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=Decode
<nil> TRC pkg/cpu/execute.go:292 > Advancing to next stage with instruction: &{rawInstruction:661537 BaseInstruction:{OpType:0 Rd:2 ALU:12 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:10} Operand:10 Result:10 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=Execute
<nil> TRC pkg/cpu/memory.go:118 > Advancing to next stage with instruction: &{rawInstruction:596065 BaseInstruction:{OpType:0 Rd:6 ALU:12 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:9} Operand:9 Result:9 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=Memory
<nil> TRC pkg/cpu/writeback.go:88 > Got with instruction: &{rawInstruction:596065 BaseInstruction:{OpType:0 Rd:6 ALU:12 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:9} Operand:9 Result:9 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:43 > Processing instruction: &{rawInstruction:596065 BaseInstruction:{OpType:0 Rd:6 ALU:12 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:9} Operand:9 Result:9 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:65 > Writing back result: 9 to r6
 Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:67 > Unblocked register r6 for write back
 Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:75 > Written back to rdestaux: 0 0
 Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:79 > Write back completed for instruction: &{rawInstruction:596065 BaseInstruction:{OpType:0 Rd:6 ALU:12 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:9} Operand:9 Result:9 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=WriteBack
<nil> TRC pkg/cpu/memory.go:56 > Current instruction is not a load/store type, skipping memory stage execution &{rawInstruction:661537 BaseInstruction:{OpType:0 Rd:2 ALU:12 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:10} Operand:10 Result:10 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=Memory
<nil> TRC pkg/cpu/execute.go:103 > ALURI operation result: 20 Stage=Execute
<nil> TRC pkg/cpu/decode.go:61 > No current instruction to process, returning early Stage=Decode
<nil> TRC pkg/cpu/fetch.go:51 > Fetch failed: WAIT_NEXT_LEVEL Stage=Fetch
<nil> TRC pkg/cpu/pipeline.go:67 > canFetch: true

<nil> TRC pkg/cpu/fetch.go:78 > No instruction fetched, cannot advance Stage=Fetch
<nil> TRC pkg/cpu/decode.go:162 > previous stage Fetch is stalled Stage=Decode
<nil> TRC pkg/cpu/decode.go:170 > Advancing to next stage with instruction: <nil>
 Stage=Decode
<nil> TRC pkg/cpu/execute.go:292 > Advancing to next stage with instruction: &{rawInstruction:1311201 BaseInstruction:{OpType:0 Rd:30 ALU:0 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:20} Operand:20 Result:20 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=Execute
<nil> TRC pkg/cpu/memory.go:118 > Advancing to next stage with instruction: &{rawInstruction:661537 BaseInstruction:{OpType:0 Rd:2 ALU:12 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:10} Operand:10 Result:10 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=Memory
<nil> TRC pkg/cpu/writeback.go:88 > Got with instruction: &{rawInstruction:661537 BaseInstruction:{OpType:0 Rd:2 ALU:12 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:10} Operand:10 Result:10 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:43 > Processing instruction: &{rawInstruction:661537 BaseInstruction:{OpType:0 Rd:2 ALU:12 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:10} Operand:10 Result:10 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:65 > Writing back result: 10 to r2
 Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:67 > Unblocked register r2 for write back
 Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:75 > Written back to rdestaux: 0 0
 Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:79 > Write back completed for instruction: &{rawInstruction:661537 BaseInstruction:{OpType:0 Rd:2 ALU:12 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:10} Operand:10 Result:10 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=WriteBack
<nil> TRC pkg/cpu/memory.go:56 > Current instruction is not a load/store type, skipping memory stage execution &{rawInstruction:1311201 BaseInstruction:{OpType:0 Rd:30 ALU:0 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:20} Operand:20 Result:20 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=Memory
<nil> TRC pkg/cpu/execute.go:258 > No current instruction to process, returning early Stage=Execute
<nil> TRC pkg/cpu/decode.go:61 > No current instruction to process, returning early Stage=Decode
<nil> TRC pkg/cpu/fetch.go:51 > Fetch failed: WAIT_NEXT_LEVEL Stage=Fetch
<nil> TRC pkg/cpu/pipeline.go:67 > canFetch: true

<nil> TRC pkg/cpu/fetch.go:78 > No instruction fetched, cannot advance Stage=Fetch
<nil> TRC pkg/cpu/decode.go:162 > previous stage Fetch is stalled Stage=Decode
<nil> TRC pkg/cpu/decode.go:170 > Advancing to next stage with instruction: <nil>
 Stage=Decode
<nil> TRC pkg/cpu/execute.go:292 > Advancing to next stage with instruction: <nil>
 Stage=Execute
<nil> TRC pkg/cpu/memory.go:118 > Advancing to next stage with instruction: &{rawInstruction:1311201 BaseInstruction:{OpType:0 Rd:30 ALU:0 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:20} Operand:20 Result:20 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=Memory
<nil> TRC pkg/cpu/writeback.go:88 > Got with instruction: &{rawInstruction:1311201 BaseInstruction:{OpType:0 Rd:30 ALU:0 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:20} Operand:20 Result:20 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:43 > Processing instruction: &{rawInstruction:1311201 BaseInstruction:{OpType:0 Rd:30 ALU:0 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:20} Operand:20 Result:20 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:65 > Writing back result: 20 to r30
 Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:67 > Unblocked register r30 for write back
 Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:75 > Written back to rdestaux: 0 0
 Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:79 > Write back completed for instruction: &{rawInstruction:1311201 BaseInstruction:{OpType:0 Rd:30 ALU:0 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:20} Operand:20 Result:20 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=WriteBack
<nil> TRC pkg/cpu/memory.go:52 > No current instruction to process, returning early Stage=Memory
<nil> TRC pkg/cpu/execute.go:258 > No current instruction to process, returning early Stage=Execute
<nil> TRC pkg/cpu/decode.go:61 > No current instruction to process, returning early Stage=Decode
<nil> TRC pkg/cpu/fetch.go:56 > Fetched instruction: 0x00020041
 Stage=Fetch
<nil> TRC pkg/cpu/fetch.go:61 > Increasing ProgramCounter to: 5 Stage=Fetch
<nil> TRC pkg/cpu/pipeline.go:67 > canFetch: true

<nil> TRC pkg/cpu/fetch.go:83 > Advancing to next stage with instruction: 0x00020041 Stage=Fetch
<nil> TRC pkg/cpu/decode.go:170 > Advancing to next stage with instruction: <nil>
 Stage=Decode
<nil> TRC pkg/cpu/execute.go:292 > Advancing to next stage with instruction: <nil>
 Stage=Execute
<nil> TRC pkg/cpu/memory.go:118 > Advancing to next stage with instruction: <nil>
 Stage=Memory
<nil> TRC pkg/cpu/writeback.go:88 > Got with instruction: <nil>
 Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:39 > No current instruction to process, returning early Stage=WriteBack
<nil> TRC pkg/cpu/memory.go:52 > No current instruction to process, returning early Stage=Memory
<nil> TRC pkg/cpu/execute.go:258 > No current instruction to process, returning early Stage=Execute
<nil> TRC pkg/cpu/decode.go:69 > Decoded instruction: &{rawInstruction:131137 BaseInstruction:{OpType:0 Rd:4 ALU:0 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:2} Operand:0 Result:0 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:false}
 Stage=Decode
<nil> TRC pkg/cpu/decode.go:155 > Decoded filled instruction: &{rawInstruction:131137 BaseInstruction:{OpType:0 Rd:4 ALU:0 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:2} Operand:2 Result:0 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=Decode
<nil> TRC pkg/cpu/fetch.go:56 > Fetched instruction: 0x00010221
 Stage=Fetch
<nil> TRC pkg/cpu/fetch.go:61 > Increasing ProgramCounter to: 6 Stage=Fetch
<nil> TRC pkg/cpu/pipeline.go:67 > canFetch: true

<nil> TRC pkg/cpu/fetch.go:83 > Advancing to next stage with instruction: 0x00010221 Stage=Fetch
<nil> TRC pkg/cpu/decode.go:170 > Advancing to next stage with instruction: &{rawInstruction:131137 BaseInstruction:{OpType:0 Rd:4 ALU:0 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:2} Operand:2 Result:0 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=Decode
<nil> TRC pkg/cpu/execute.go:292 > Advancing to next stage with instruction: <nil>
 Stage=Execute
<nil> TRC pkg/cpu/memory.go:118 > Advancing to next stage with instruction: <nil>
 Stage=Memory
<nil> TRC pkg/cpu/writeback.go:88 > Got with instruction: <nil>
 Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:39 > No current instruction to process, returning early Stage=WriteBack
<nil> TRC pkg/cpu/memory.go:52 > No current instruction to process, returning early Stage=Memory
<nil> TRC pkg/cpu/execute.go:103 > ALURI operation result: 2 Stage=Execute
<nil> TRC pkg/cpu/decode.go:69 > Decoded instruction: &{rawInstruction:66081 BaseInstruction:{OpType:0 Rd:2 ALU:1 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:1} Operand:0 Result:0 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:false}
 Stage=Decode
<nil> TRC pkg/cpu/decode.go:155 > Decoded filled instruction: &{rawInstruction:66081 BaseInstruction:{OpType:0 Rd:2 ALU:1 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:1} Operand:1 Result:10 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=Decode
<nil> TRC pkg/cpu/fetch.go:56 > Fetched instruction: 0x00001c21
 Stage=Fetch
<nil> TRC pkg/cpu/fetch.go:61 > Increasing ProgramCounter to: 7 Stage=Fetch
<nil> TRC pkg/cpu/pipeline.go:67 > canFetch: true

<nil> TRC pkg/cpu/fetch.go:83 > Advancing to next stage with instruction: 0x00001c21 Stage=Fetch
<nil> TRC pkg/cpu/decode.go:170 > Advancing to next stage with instruction: &{rawInstruction:66081 BaseInstruction:{OpType:0 Rd:2 ALU:1 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:1} Operand:1 Result:10 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=Decode
<nil> TRC pkg/cpu/execute.go:292 > Advancing to next stage with instruction: &{rawInstruction:131137 BaseInstruction:{OpType:0 Rd:4 ALU:0 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:2} Operand:2 Result:2 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=Execute
<nil> TRC pkg/cpu/memory.go:118 > Advancing to next stage with instruction: <nil>
 Stage=Memory
<nil> TRC pkg/cpu/writeback.go:88 > Got with instruction: <nil>
 Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:39 > No current instruction to process, returning early Stage=WriteBack
<nil> TRC pkg/cpu/memory.go:56 > Current instruction is not a load/store type, skipping memory stage execution &{rawInstruction:131137 BaseInstruction:{OpType:0 Rd:4 ALU:0 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:2} Operand:2 Result:2 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=Memory
<nil> TRC pkg/cpu/execute.go:103 > ALURI operation result: 9 Stage=Execute
<nil> TRC pkg/cpu/decode.go:69 > Decoded instruction: &{rawInstruction:7201 BaseInstruction:{OpType:0 Rd:2 ALU:14 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:0} Operand:0 Result:0 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:false}
 Stage=Decode
<nil> TRC pkg/cpu/decode.go:75 > Failed to read register r2 -1 Stage=Decode
<nil> TRC pkg/cpu/fetch.go:56 > Fetched instruction: 0x0000026d
 Stage=Fetch
<nil> TRC pkg/cpu/fetch.go:61 > Increasing ProgramCounter to: 8 Stage=Fetch
<nil> TRC pkg/cpu/pipeline.go:67 > canFetch: true

<nil> TRC pkg/cpu/fetch.go:88 > Next stage cannot advance, stalling Stage=Fetch
<nil> TRC pkg/cpu/decode.go:165 > Decode is busy, cannot advance: 1 Stage=Decode
<nil> TRC pkg/cpu/execute.go:284 > previous stage Decode returned stall
 Stage=Execute
<nil> TRC pkg/cpu/execute.go:292 > Advancing to next stage with instruction: &{rawInstruction:66081 BaseInstruction:{OpType:0 Rd:2 ALU:1 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:1} Operand:1 Result:9 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=Execute
<nil> TRC pkg/cpu/memory.go:118 > Advancing to next stage with instruction: &{rawInstruction:131137 BaseInstruction:{OpType:0 Rd:4 ALU:0 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:2} Operand:2 Result:2 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=Memory
<nil> TRC pkg/cpu/writeback.go:88 > Got with instruction: &{rawInstruction:131137 BaseInstruction:{OpType:0 Rd:4 ALU:0 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:2} Operand:2 Result:2 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:43 > Processing instruction: &{rawInstruction:131137 BaseInstruction:{OpType:0 Rd:4 ALU:0 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:2} Operand:2 Result:2 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:65 > Writing back result: 2 to r4
 Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:67 > Unblocked register r4 for write back
 Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:75 > Written back to rdestaux: 0 0
 Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:79 > Write back completed for instruction: &{rawInstruction:131137 BaseInstruction:{OpType:0 Rd:4 ALU:0 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:2} Operand:2 Result:2 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=WriteBack
<nil> TRC pkg/cpu/memory.go:56 > Current instruction is not a load/store type, skipping memory stage execution &{rawInstruction:66081 BaseInstruction:{OpType:0 Rd:2 ALU:1 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:1} Operand:1 Result:9 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=Memory
<nil> TRC pkg/cpu/execute.go:258 > No current instruction to process, returning early Stage=Execute
<nil> TRC pkg/cpu/decode.go:69 > Decoded instruction: &{rawInstruction:7201 BaseInstruction:{OpType:0 Rd:2 ALU:14 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:0} Operand:0 Result:0 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:false}
 Stage=Decode
<nil> TRC pkg/cpu/decode.go:75 > Failed to read register r2 -1 Stage=Decode
<nil> TRC pkg/cpu/fetch.go:44 > Currently have an instruction &{rawInstruction:621 BaseInstruction:{OpType:0 Rd:0 ALU:0 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:0} Operand:0 Result:0 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:false}, skipping fetch Stage=Fetch
<nil> TRC pkg/cpu/pipeline.go:67 > canFetch: true

<nil> TRC pkg/cpu/fetch.go:88 > Next stage cannot advance, stalling Stage=Fetch
<nil> TRC pkg/cpu/decode.go:165 > Decode is busy, cannot advance: 1 Stage=Decode
<nil> TRC pkg/cpu/execute.go:284 > previous stage Decode returned stall
 Stage=Execute
<nil> TRC pkg/cpu/execute.go:292 > Advancing to next stage with instruction: <nil>
 Stage=Execute
<nil> TRC pkg/cpu/memory.go:118 > Advancing to next stage with instruction: &{rawInstruction:66081 BaseInstruction:{OpType:0 Rd:2 ALU:1 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:1} Operand:1 Result:9 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=Memory
<nil> TRC pkg/cpu/writeback.go:88 > Got with instruction: &{rawInstruction:66081 BaseInstruction:{OpType:0 Rd:2 ALU:1 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:1} Operand:1 Result:9 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:43 > Processing instruction: &{rawInstruction:66081 BaseInstruction:{OpType:0 Rd:2 ALU:1 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:1} Operand:1 Result:9 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:65 > Writing back result: 9 to r2
 Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:67 > Unblocked register r2 for write back
 Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:75 > Written back to rdestaux: 0 0
 Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:79 > Write back completed for instruction: &{rawInstruction:66081 BaseInstruction:{OpType:0 Rd:2 ALU:1 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:1} Operand:1 Result:9 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=WriteBack
<nil> TRC pkg/cpu/memory.go:52 > No current instruction to process, returning early Stage=Memory
<nil> TRC pkg/cpu/execute.go:258 > No current instruction to process, returning early Stage=Execute
<nil> TRC pkg/cpu/decode.go:69 > Decoded instruction: &{rawInstruction:7201 BaseInstruction:{OpType:0 Rd:2 ALU:14 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:0} Operand:0 Result:0 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:false}
 Stage=Decode
<nil> TRC pkg/cpu/decode.go:155 > Decoded filled instruction: &{rawInstruction:7201 BaseInstruction:{OpType:0 Rd:2 ALU:14 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:0} Operand:0 Result:9 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=Decode
<nil> TRC pkg/cpu/fetch.go:44 > Currently have an instruction &{rawInstruction:621 BaseInstruction:{OpType:0 Rd:0 ALU:0 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:0} Operand:0 Result:0 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:false}, skipping fetch Stage=Fetch
<nil> TRC pkg/cpu/pipeline.go:67 > canFetch: true

<nil> TRC pkg/cpu/fetch.go:83 > Advancing to next stage with instruction: 0x0000026d Stage=Fetch
<nil> TRC pkg/cpu/decode.go:170 > Advancing to next stage with instruction: &{rawInstruction:7201 BaseInstruction:{OpType:0 Rd:2 ALU:14 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:0} Operand:0 Result:9 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=Decode
<nil> TRC pkg/cpu/execute.go:292 > Advancing to next stage with instruction: <nil>
 Stage=Execute
<nil> TRC pkg/cpu/memory.go:118 > Advancing to next stage with instruction: <nil>
 Stage=Memory
<nil> TRC pkg/cpu/writeback.go:88 > Got with instruction: <nil>
 Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:39 > No current instruction to process, returning early Stage=WriteBack
<nil> TRC pkg/cpu/memory.go:52 > No current instruction to process, returning early Stage=Memory
<nil> TRC pkg/cpu/execute.go:103 > ALURI operation result: 9 Stage=Execute
<nil> TRC pkg/cpu/decode.go:69 > Decoded instruction: &{rawInstruction:621 BaseInstruction:{OpType:3 Rd:0 ALU:0 Rs:0 RMem:6 CtrlFlag:1 CtrlMode:0 MemMode:0 Imm:0} Operand:0 Result:0 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:false}
 Stage=Decode
<nil> TRC pkg/cpu/decode.go:155 > Decoded filled instruction: &{rawInstruction:621 BaseInstruction:{OpType:3 Rd:0 ALU:0 Rs:0 RMem:6 CtrlFlag:1 CtrlMode:0 MemMode:0 Imm:0} Operand:0 Result:0 RDestAux:0 DestMemAddr:9 BranchTaken:false WriteBack:true}
 Stage=Decode
<nil> TRC pkg/cpu/fetch.go:51 > Fetch failed: WAIT_NEXT_LEVEL Stage=Fetch
<nil> TRC pkg/cpu/pipeline.go:67 > canFetch: true

<nil> TRC pkg/cpu/fetch.go:78 > No instruction fetched, cannot advance Stage=Fetch
<nil> TRC pkg/cpu/decode.go:162 > previous stage Fetch is stalled Stage=Decode
<nil> TRC pkg/cpu/decode.go:170 > Advancing to next stage with instruction: &{rawInstruction:621 BaseInstruction:{OpType:3 Rd:0 ALU:0 Rs:0 RMem:6 CtrlFlag:1 CtrlMode:0 MemMode:0 Imm:0} Operand:0 Result:0 RDestAux:0 DestMemAddr:9 BranchTaken:false WriteBack:true}
 Stage=Decode
<nil> TRC pkg/cpu/execute.go:292 > Advancing to next stage with instruction: &{rawInstruction:7201 BaseInstruction:{OpType:0 Rd:2 ALU:14 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:0} Operand:0 Result:9 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:false}
 Stage=Execute
<nil> TRC pkg/cpu/memory.go:118 > Advancing to next stage with instruction: <nil>
 Stage=Memory
<nil> TRC pkg/cpu/writeback.go:88 > Got with instruction: <nil>
 Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:39 > No current instruction to process, returning early Stage=WriteBack
<nil> TRC pkg/cpu/memory.go:56 > Current instruction is not a load/store type, skipping memory stage execution &{rawInstruction:7201 BaseInstruction:{OpType:0 Rd:2 ALU:14 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:0} Operand:0 Result:9 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:false}
 Stage=Memory
<nil> TRC pkg/cpu/execute.go:168 > calculated memory address: 9 Stage=Execute
<nil> TRC pkg/cpu/decode.go:61 > No current instruction to process, returning early Stage=Decode
<nil> TRC pkg/cpu/fetch.go:51 > Fetch failed: WAIT_NEXT_LEVEL Stage=Fetch
<nil> TRC pkg/cpu/pipeline.go:67 > canFetch: true

<nil> TRC pkg/cpu/fetch.go:78 > No instruction fetched, cannot advance Stage=Fetch
<nil> TRC pkg/cpu/decode.go:162 > previous stage Fetch is stalled Stage=Decode
<nil> TRC pkg/cpu/decode.go:170 > Advancing to next stage with instruction: <nil>
 Stage=Decode
<nil> TRC pkg/cpu/execute.go:292 > Advancing to next stage with instruction: &{rawInstruction:621 BaseInstruction:{OpType:3 Rd:0 ALU:0 Rs:0 RMem:6 CtrlFlag:1 CtrlMode:0 MemMode:0 Imm:0} Operand:0 Result:0 RDestAux:0 DestMemAddr:9 BranchTaken:false WriteBack:true}
 Stage=Execute
<nil> TRC pkg/cpu/memory.go:118 > Advancing to next stage with instruction: &{rawInstruction:7201 BaseInstruction:{OpType:0 Rd:2 ALU:14 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:0} Operand:0 Result:9 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:false}
 Stage=Memory
<nil> TRC pkg/cpu/writeback.go:88 > Got with instruction: &{rawInstruction:7201 BaseInstruction:{OpType:0 Rd:2 ALU:14 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:0} Operand:0 Result:9 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:false}
 Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:43 > Processing instruction: &{rawInstruction:7201 BaseInstruction:{OpType:0 Rd:2 ALU:14 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:0} Operand:0 Result:9 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:false}
 Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:77 > No write-back required for this instruction Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:79 > Write back completed for instruction: &{rawInstruction:7201 BaseInstruction:{OpType:0 Rd:2 ALU:14 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:0} Operand:0 Result:9 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:false}
 Stage=WriteBack
<nil> TRC pkg/cpu/memory.go:56 > Current instruction is not a load/store type, skipping memory stage execution &{rawInstruction:621 BaseInstruction:{OpType:3 Rd:0 ALU:0 Rs:0 RMem:6 CtrlFlag:1 CtrlMode:0 MemMode:0 Imm:0} Operand:0 Result:0 RDestAux:0 DestMemAddr:9 BranchTaken:false WriteBack:true}
 Stage=Memory
<nil> TRC pkg/cpu/execute.go:258 > No current instruction to process, returning early Stage=Execute
<nil> TRC pkg/cpu/decode.go:61 > No current instruction to process, returning early Stage=Decode
<nil> TRC pkg/cpu/fetch.go:51 > Fetch failed: WAIT_NEXT_LEVEL Stage=Fetch
<nil> TRC pkg/cpu/pipeline.go:67 > canFetch: true

<nil> TRC pkg/cpu/fetch.go:78 > No instruction fetched, cannot advance Stage=Fetch
<nil> TRC pkg/cpu/decode.go:162 > previous stage Fetch is stalled Stage=Decode
<nil> TRC pkg/cpu/decode.go:170 > Advancing to next stage with instruction: <nil>
 Stage=Decode
<nil> TRC pkg/cpu/execute.go:292 > Advancing to next stage with instruction: <nil>
 Stage=Execute
<nil> TRC pkg/cpu/memory.go:118 > Advancing to next stage with instruction: &{rawInstruction:621 BaseInstruction:{OpType:3 Rd:0 ALU:0 Rs:0 RMem:6 CtrlFlag:1 CtrlMode:0 MemMode:0 Imm:0} Operand:0 Result:0 RDestAux:0 DestMemAddr:9 BranchTaken:false WriteBack:true}
 Stage=Memory
<nil> TRC pkg/cpu/writeback.go:88 > Got with instruction: &{rawInstruction:621 BaseInstruction:{OpType:3 Rd:0 ALU:0 Rs:0 RMem:6 CtrlFlag:1 CtrlMode:0 MemMode:0 Imm:0} Operand:0 Result:0 RDestAux:0 DestMemAddr:9 BranchTaken:false WriteBack:true}
 Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:43 > Processing instruction: &{rawInstruction:621 BaseInstruction:{OpType:3 Rd:0 ALU:0 Rs:0 RMem:6 CtrlFlag:1 CtrlMode:0 MemMode:0 Imm:0} Operand:0 Result:0 RDestAux:0 DestMemAddr:9 BranchTaken:false WriteBack:true}
 Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:50 > Control instruction detected Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:52 > Branch not taken, no write back to Program Counter required Stage=WriteBack
<nil> TRC pkg/cpu/memory.go:52 > No current instruction to process, returning early Stage=Memory
<nil> TRC pkg/cpu/execute.go:258 > No current instruction to process, returning early Stage=Execute
<nil> TRC pkg/cpu/decode.go:61 > No current instruction to process, returning early Stage=Decode
<nil> TRC pkg/cpu/fetch.go:56 > Fetched instruction: 0x0000005d
 Stage=Fetch
<nil> TRC pkg/cpu/fetch.go:61 > Increasing ProgramCounter to: 9 Stage=Fetch
<nil> TRC pkg/cpu/pipeline.go:67 > canFetch: true

<nil> TRC pkg/cpu/fetch.go:83 > Advancing to next stage with instruction: 0x0000005d Stage=Fetch
<nil> TRC pkg/cpu/decode.go:170 > Advancing to next stage with instruction: <nil>
 Stage=Decode
<nil> TRC pkg/cpu/execute.go:292 > Advancing to next stage with instruction: <nil>
 Stage=Execute
<nil> TRC pkg/cpu/memory.go:118 > Advancing to next stage with instruction: <nil>
 Stage=Memory
<nil> TRC pkg/cpu/writeback.go:88 > Got with instruction: <nil>
 Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:39 > No current instruction to process, returning early Stage=WriteBack
<nil> TRC pkg/cpu/memory.go:52 > No current instruction to process, returning early Stage=Memory
<nil> TRC pkg/cpu/execute.go:258 > No current instruction to process, returning early Stage=Execute
<nil> TRC pkg/cpu/decode.go:69 > Decoded instruction: &{rawInstruction:93 BaseInstruction:{OpType:3 Rd:0 ALU:0 Rs:0 RMem:5 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:0} Operand:0 Result:0 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:false}
 Stage=Decode
<nil> TRC pkg/cpu/decode.go:155 > Decoded filled instruction: &{rawInstruction:93 BaseInstruction:{OpType:3 Rd:0 ALU:0 Rs:0 RMem:5 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:0} Operand:0 Result:0 RDestAux:0 DestMemAddr:4 BranchTaken:false WriteBack:true}
 Stage=Decode
<nil> TRC pkg/cpu/fetch.go:56 > Fetched instruction: 0xbeef0a11
 Stage=Fetch
<nil> TRC pkg/cpu/fetch.go:61 > Increasing ProgramCounter to: 10 Stage=Fetch
<nil> TRC pkg/cpu/pipeline.go:67 > canFetch: true

<nil> TRC pkg/cpu/fetch.go:83 > Advancing to next stage with instruction: 0xbeef0a11 Stage=Fetch
<nil> TRC pkg/cpu/decode.go:170 > Advancing to next stage with instruction: &{rawInstruction:93 BaseInstruction:{OpType:3 Rd:0 ALU:0 Rs:0 RMem:5 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:0} Operand:0 Result:0 RDestAux:0 DestMemAddr:4 BranchTaken:false WriteBack:true}
 Stage=Decode
<nil> TRC pkg/cpu/execute.go:292 > Advancing to next stage with instruction: <nil>
 Stage=Execute
<nil> TRC pkg/cpu/memory.go:118 > Advancing to next stage with instruction: <nil>
 Stage=Memory
<nil> TRC pkg/cpu/writeback.go:88 > Got with instruction: <nil>
 Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:39 > No current instruction to process, returning early Stage=WriteBack
<nil> TRC pkg/cpu/memory.go:52 > No current instruction to process, returning early Stage=Memory
<nil> TRC pkg/cpu/execute.go:258 > No current instruction to process, returning early Stage=Execute
<nil> TRC pkg/cpu/decode.go:61 > No current instruction to process, returning early Stage=Decode
<nil> TRC pkg/cpu/fetch.go:51 > Fetch failed: WAIT_NEXT_LEVEL Stage=Fetch
<nil> TRC pkg/cpu/pipeline.go:67 > canFetch: true

<nil> TRC pkg/cpu/fetch.go:78 > No instruction fetched, cannot advance Stage=Fetch
<nil> TRC pkg/cpu/decode.go:162 > previous stage Fetch is stalled Stage=Decode
<nil> TRC pkg/cpu/decode.go:170 > Advancing to next stage with instruction: <nil>
 Stage=Decode
<nil> TRC pkg/cpu/execute.go:292 > Advancing to next stage with instruction: <nil>
 Stage=Execute
<nil> TRC pkg/cpu/memory.go:118 > Advancing to next stage with instruction: <nil>
 Stage=Memory
<nil> TRC pkg/cpu/writeback.go:88 > Got with instruction: <nil>
 Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:39 > No current instruction to process, returning early Stage=WriteBack
<nil> TRC pkg/cpu/memory.go:52 > No current instruction to process, returning early Stage=Memory
<nil> TRC pkg/cpu/execute.go:258 > No current instruction to process, returning early Stage=Execute
<nil> TRC pkg/cpu/decode.go:61 > No current instruction to process, returning early Stage=Decode
<nil> TRC pkg/cpu/fetch.go:51 > Fetch failed: WAIT_NEXT_LEVEL Stage=Fetch
<nil> TRC pkg/cpu/pipeline.go:67 > canFetch: true

<nil> TRC pkg/cpu/fetch.go:78 > No instruction fetched, cannot advance Stage=Fetch
<nil> TRC pkg/cpu/decode.go:162 > previous stage Fetch is stalled Stage=Decode
<nil> TRC pkg/cpu/decode.go:170 > Advancing to next stage with instruction: <nil>
 Stage=Decode
<nil> TRC pkg/cpu/execute.go:292 > Advancing to next stage with instruction: <nil>
 Stage=Execute
<nil> TRC pkg/cpu/memory.go:118 > Advancing to next stage with instruction: <nil>
 Stage=Memory
<nil> TRC pkg/cpu/writeback.go:88 > Got with instruction: <nil>
 Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:39 > No current instruction to process, returning early Stage=WriteBack
<nil> TRC pkg/cpu/memory.go:52 > No current instruction to process, returning early Stage=Memory
<nil> TRC pkg/cpu/execute.go:258 > No current instruction to process, returning early Stage=Execute
<nil> TRC pkg/cpu/decode.go:61 > No current instruction to process, returning early Stage=Decode
<nil> TRC pkg/cpu/fetch.go:51 > Fetch failed: WAIT_NEXT_LEVEL Stage=Fetch
<nil> TRC pkg/cpu/pipeline.go:67 > canFetch: true

<nil> TRC pkg/cpu/fetch.go:78 > No instruction fetched, cannot advance Stage=Fetch
<nil> TRC pkg/cpu/decode.go:162 > previous stage Fetch is stalled Stage=Decode
<nil> TRC pkg/cpu/decode.go:170 > Advancing to next stage with instruction: <nil>
 Stage=Decode
<nil> TRC pkg/cpu/execute.go:292 > Advancing to next stage with instruction: <nil>
 Stage=Execute
<nil> TRC pkg/cpu/memory.go:118 > Advancing to next stage with instruction: <nil>
 Stage=Memory
<nil> TRC pkg/cpu/writeback.go:88 > Got with instruction: <nil>
 Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:39 > No current instruction to process, returning early Stage=WriteBack
<nil> TRC pkg/cpu/memory.go:52 > No current instruction to process, returning early Stage=Memory
<nil> TRC pkg/cpu/execute.go:258 > No current instruction to process, returning early Stage=Execute
<nil> TRC pkg/cpu/decode.go:61 > No current instruction to process, returning early Stage=Decode
<nil> TRC pkg/cpu/fetch.go:56 > Fetched instruction: 0x00041851
 Stage=Fetch
<nil> TRC pkg/cpu/fetch.go:61 > Increasing ProgramCounter to: 1 Stage=Fetch
<nil> TRC pkg/cpu/pipeline.go:67 > canFetch: true

<nil> TRC pkg/cpu/fetch.go:83 > Advancing to next stage with instruction: 0x00041851 Stage=Fetch
<nil> TRC pkg/cpu/decode.go:170 > Advancing to next stage with instruction: <nil>
 Stage=Decode
<nil> TRC pkg/cpu/execute.go:292 > Advancing to next stage with instruction: <nil>
 Stage=Execute
<nil> TRC pkg/cpu/memory.go:118 > Advancing to next stage with instruction: <nil>
 Stage=Memory
<nil> TRC pkg/cpu/writeback.go:88 > Got with instruction: <nil>
 Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:39 > No current instruction to process, returning early Stage=WriteBack
<nil> TRC pkg/cpu/memory.go:52 > No current instruction to process, returning early Stage=Memory
<nil> TRC pkg/cpu/execute.go:258 > No current instruction to process, returning early Stage=Execute
<nil> TRC pkg/cpu/decode.go:69 > Decoded instruction: &{rawInstruction:268369 BaseInstruction:{OpType:0 Rd:5 ALU:12 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:4} Operand:0 Result:0 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:false}
 Stage=Decode
<nil> TRC pkg/cpu/decode.go:155 > Decoded filled instruction: &{rawInstruction:268369 BaseInstruction:{OpType:0 Rd:5 ALU:12 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:4} Operand:4 Result:0 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=Decode
<nil> TRC pkg/cpu/fetch.go:56 > Fetched instruction: 0x00091861
 Stage=Fetch
<nil> TRC pkg/cpu/fetch.go:61 > Increasing ProgramCounter to: 2 Stage=Fetch
<nil> TRC pkg/cpu/pipeline.go:67 > canFetch: true

<nil> TRC pkg/cpu/fetch.go:83 > Advancing to next stage with instruction: 0x00091861 Stage=Fetch
<nil> TRC pkg/cpu/decode.go:170 > Advancing to next stage with instruction: &{rawInstruction:268369 BaseInstruction:{OpType:0 Rd:5 ALU:12 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:4} Operand:4 Result:0 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=Decode
<nil> TRC pkg/cpu/execute.go:292 > Advancing to next stage with instruction: <nil>
 Stage=Execute
<nil> TRC pkg/cpu/memory.go:118 > Advancing to next stage with instruction: <nil>
 Stage=Memory
<nil> TRC pkg/cpu/writeback.go:88 > Got with instruction: <nil>
 Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:39 > No current instruction to process, returning early Stage=WriteBack
<nil> TRC pkg/cpu/memory.go:52 > No current instruction to process, returning early Stage=Memory
<nil> TRC pkg/cpu/execute.go:103 > ALURI operation result: 4 Stage=Execute
<nil> TRC pkg/cpu/decode.go:69 > Decoded instruction: &{rawInstruction:596065 BaseInstruction:{OpType:0 Rd:6 ALU:12 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:9} Operand:0 Result:0 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:false}
 Stage=Decode
<nil> TRC pkg/cpu/decode.go:155 > Decoded filled instruction: &{rawInstruction:596065 BaseInstruction:{OpType:0 Rd:6 ALU:12 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:9} Operand:9 Result:0 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=Decode
<nil> TRC pkg/cpu/fetch.go:56 > Fetched instruction: 0x000a1821
 Stage=Fetch
<nil> TRC pkg/cpu/fetch.go:61 > Increasing ProgramCounter to: 3 Stage=Fetch
<nil> TRC pkg/cpu/pipeline.go:67 > canFetch: true

<nil> TRC pkg/cpu/fetch.go:83 > Advancing to next stage with instruction: 0x000a1821 Stage=Fetch
<nil> TRC pkg/cpu/decode.go:170 > Advancing to next stage with instruction: &{rawInstruction:596065 BaseInstruction:{OpType:0 Rd:6 ALU:12 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:9} Operand:9 Result:0 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=Decode
<nil> TRC pkg/cpu/execute.go:292 > Advancing to next stage with instruction: &{rawInstruction:268369 BaseInstruction:{OpType:0 Rd:5 ALU:12 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:4} Operand:4 Result:4 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=Execute
<nil> TRC pkg/cpu/memory.go:118 > Advancing to next stage with instruction: <nil>
 Stage=Memory
<nil> TRC pkg/cpu/writeback.go:88 > Got with instruction: <nil>
 Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:39 > No current instruction to process, returning early Stage=WriteBack
<nil> TRC pkg/cpu/memory.go:56 > Current instruction is not a load/store type, skipping memory stage execution &{rawInstruction:268369 BaseInstruction:{OpType:0 Rd:5 ALU:12 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:4} Operand:4 Result:4 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=Memory
<nil> TRC pkg/cpu/execute.go:103 > ALURI operation result: 9 Stage=Execute
<nil> TRC pkg/cpu/decode.go:69 > Decoded instruction: &{rawInstruction:661537 BaseInstruction:{OpType:0 Rd:2 ALU:12 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:10} Operand:0 Result:0 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:false}
 Stage=Decode
<nil> TRC pkg/cpu/decode.go:155 > Decoded filled instruction: &{rawInstruction:661537 BaseInstruction:{OpType:0 Rd:2 ALU:12 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:10} Operand:10 Result:0 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=Decode
<nil> TRC pkg/cpu/fetch.go:56 > Fetched instruction: 0x001401e1
 Stage=Fetch
<nil> TRC pkg/cpu/fetch.go:61 > Increasing ProgramCounter to: 4 Stage=Fetch
<nil> TRC pkg/cpu/pipeline.go:67 > canFetch: true

<nil> TRC pkg/cpu/fetch.go:83 > Advancing to next stage with instruction: 0x001401e1 Stage=Fetch
<nil> TRC pkg/cpu/decode.go:170 > Advancing to next stage with instruction: &{rawInstruction:661537 BaseInstruction:{OpType:0 Rd:2 ALU:12 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:10} Operand:10 Result:0 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=Decode
<nil> TRC pkg/cpu/execute.go:292 > Advancing to next stage with instruction: &{rawInstruction:596065 BaseInstruction:{OpType:0 Rd:6 ALU:12 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:9} Operand:9 Result:9 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=Execute
<nil> TRC pkg/cpu/memory.go:118 > Advancing to next stage with instruction: &{rawInstruction:268369 BaseInstruction:{OpType:0 Rd:5 ALU:12 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:4} Operand:4 Result:4 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=Memory
<nil> TRC pkg/cpu/writeback.go:88 > Got with instruction: &{rawInstruction:268369 BaseInstruction:{OpType:0 Rd:5 ALU:12 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:4} Operand:4 Result:4 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:43 > Processing instruction: &{rawInstruction:268369 BaseInstruction:{OpType:0 Rd:5 ALU:12 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:4} Operand:4 Result:4 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:65 > Writing back result: 4 to r5
 Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:67 > Unblocked register r5 for write back
 Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:75 > Written back to rdestaux: 0 0
 Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:79 > Write back completed for instruction: &{rawInstruction:268369 BaseInstruction:{OpType:0 Rd:5 ALU:12 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:4} Operand:4 Result:4 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=WriteBack
<nil> TRC pkg/cpu/memory.go:56 > Current instruction is not a load/store type, skipping memory stage execution &{rawInstruction:596065 BaseInstruction:{OpType:0 Rd:6 ALU:12 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:9} Operand:9 Result:9 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=Memory
<nil> TRC pkg/cpu/execute.go:103 > ALURI operation result: 10 Stage=Execute
<nil> TRC pkg/cpu/decode.go:69 > Decoded instruction: &{rawInstruction:1311201 BaseInstruction:{OpType:0 Rd:30 ALU:0 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:20} Operand:0 Result:0 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:false}
 Stage=Decode
<nil> TRC pkg/cpu/decode.go:155 > Decoded filled instruction: &{rawInstruction:1311201 BaseInstruction:{OpType:0 Rd:30 ALU:0 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:20} Operand:20 Result:0 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=Decode
<nil> TRC pkg/cpu/fetch.go:51 > Fetch failed: WAIT_NEXT_LEVEL Stage=Fetch
<nil> TRC pkg/cpu/pipeline.go:67 > canFetch: true

<nil> TRC pkg/cpu/fetch.go:78 > No instruction fetched, cannot advance Stage=Fetch
<nil> TRC pkg/cpu/decode.go:162 > previous stage Fetch is stalled Stage=Decode
<nil> TRC pkg/cpu/decode.go:170 > Advancing to next stage with instruction: &{rawInstruction:1311201 BaseInstruction:{OpType:0 Rd:30 ALU:0 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:20} Operand:20 Result:0 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=Decode
<nil> TRC pkg/cpu/execute.go:292 > Advancing to next stage with instruction: &{rawInstruction:661537 BaseInstruction:{OpType:0 Rd:2 ALU:12 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:10} Operand:10 Result:10 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=Execute
<nil> TRC pkg/cpu/memory.go:118 > Advancing to next stage with instruction: &{rawInstruction:596065 BaseInstruction:{OpType:0 Rd:6 ALU:12 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:9} Operand:9 Result:9 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=Memory
<nil> TRC pkg/cpu/writeback.go:88 > Got with instruction: &{rawInstruction:596065 BaseInstruction:{OpType:0 Rd:6 ALU:12 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:9} Operand:9 Result:9 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:43 > Processing instruction: &{rawInstruction:596065 BaseInstruction:{OpType:0 Rd:6 ALU:12 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:9} Operand:9 Result:9 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:65 > Writing back result: 9 to r6
 Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:67 > Unblocked register r6 for write back
 Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:75 > Written back to rdestaux: 0 0
 Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:79 > Write back completed for instruction: &{rawInstruction:596065 BaseInstruction:{OpType:0 Rd:6 ALU:12 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:9} Operand:9 Result:9 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=WriteBack
<nil> TRC pkg/cpu/memory.go:56 > Current instruction is not a load/store type, skipping memory stage execution &{rawInstruction:661537 BaseInstruction:{OpType:0 Rd:2 ALU:12 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:10} Operand:10 Result:10 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=Memory
<nil> TRC pkg/cpu/execute.go:103 > ALURI operation result: 20 Stage=Execute
<nil> TRC pkg/cpu/decode.go:61 > No current instruction to process, returning early Stage=Decode
<nil> TRC pkg/cpu/fetch.go:51 > Fetch failed: WAIT_NEXT_LEVEL Stage=Fetch
<nil> TRC pkg/cpu/pipeline.go:67 > canFetch: true

<nil> TRC pkg/cpu/fetch.go:78 > No instruction fetched, cannot advance Stage=Fetch
<nil> TRC pkg/cpu/decode.go:162 > previous stage Fetch is stalled Stage=Decode
<nil> TRC pkg/cpu/decode.go:170 > Advancing to next stage with instruction: <nil>
 Stage=Decode
<nil> TRC pkg/cpu/execute.go:292 > Advancing to next stage with instruction: &{rawInstruction:1311201 BaseInstruction:{OpType:0 Rd:30 ALU:0 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:20} Operand:20 Result:20 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=Execute
<nil> TRC pkg/cpu/memory.go:118 > Advancing to next stage with instruction: &{rawInstruction:661537 BaseInstruction:{OpType:0 Rd:2 ALU:12 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:10} Operand:10 Result:10 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=Memory
<nil> TRC pkg/cpu/writeback.go:88 > Got with instruction: &{rawInstruction:661537 BaseInstruction:{OpType:0 Rd:2 ALU:12 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:10} Operand:10 Result:10 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:43 > Processing instruction: &{rawInstruction:661537 BaseInstruction:{OpType:0 Rd:2 ALU:12 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:10} Operand:10 Result:10 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:65 > Writing back result: 10 to r2
 Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:67 > Unblocked register r2 for write back
 Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:75 > Written back to rdestaux: 0 0
 Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:79 > Write back completed for instruction: &{rawInstruction:661537 BaseInstruction:{OpType:0 Rd:2 ALU:12 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:10} Operand:10 Result:10 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=WriteBack
<nil> TRC pkg/cpu/memory.go:56 > Current instruction is not a load/store type, skipping memory stage execution &{rawInstruction:1311201 BaseInstruction:{OpType:0 Rd:30 ALU:0 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:20} Operand:20 Result:20 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=Memory
<nil> TRC pkg/cpu/execute.go:258 > No current instruction to process, returning early Stage=Execute
<nil> TRC pkg/cpu/decode.go:61 > No current instruction to process, returning early Stage=Decode
<nil> TRC pkg/cpu/fetch.go:51 > Fetch failed: WAIT_NEXT_LEVEL Stage=Fetch
<nil> TRC pkg/cpu/pipeline.go:67 > canFetch: true

<nil> TRC pkg/cpu/fetch.go:78 > No instruction fetched, cannot advance Stage=Fetch
<nil> TRC pkg/cpu/decode.go:162 > previous stage Fetch is stalled Stage=Decode
<nil> TRC pkg/cpu/decode.go:170 > Advancing to next stage with instruction: <nil>
 Stage=Decode
<nil> TRC pkg/cpu/execute.go:292 > Advancing to next stage with instruction: <nil>
 Stage=Execute
<nil> TRC pkg/cpu/memory.go:118 > Advancing to next stage with instruction: &{rawInstruction:1311201 BaseInstruction:{OpType:0 Rd:30 ALU:0 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:20} Operand:20 Result:20 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=Memory
<nil> TRC pkg/cpu/writeback.go:88 > Got with instruction: &{rawInstruction:1311201 BaseInstruction:{OpType:0 Rd:30 ALU:0 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:20} Operand:20 Result:20 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:43 > Processing instruction: &{rawInstruction:1311201 BaseInstruction:{OpType:0 Rd:30 ALU:0 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:20} Operand:20 Result:20 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:65 > Writing back result: 20 to r30
 Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:67 > Unblocked register r30 for write back
 Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:75 > Written back to rdestaux: 0 0
 Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:79 > Write back completed for instruction: &{rawInstruction:1311201 BaseInstruction:{OpType:0 Rd:30 ALU:0 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:20} Operand:20 Result:20 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=WriteBack
<nil> TRC pkg/cpu/memory.go:52 > No current instruction to process, returning early Stage=Memory
<nil> TRC pkg/cpu/execute.go:258 > No current instruction to process, returning early Stage=Execute
<nil> TRC pkg/cpu/decode.go:61 > No current instruction to process, returning early Stage=Decode
<nil> TRC pkg/cpu/fetch.go:56 > Fetched instruction: 0x00020041
 Stage=Fetch
<nil> TRC pkg/cpu/fetch.go:61 > Increasing ProgramCounter to: 5 Stage=Fetch
<nil> TRC pkg/cpu/pipeline.go:67 > canFetch: true

<nil> TRC pkg/cpu/fetch.go:83 > Advancing to next stage with instruction: 0x00020041 Stage=Fetch
<nil> TRC pkg/cpu/decode.go:170 > Advancing to next stage with instruction: <nil>
 Stage=Decode
<nil> TRC pkg/cpu/execute.go:292 > Advancing to next stage with instruction: <nil>
 Stage=Execute
<nil> TRC pkg/cpu/memory.go:118 > Advancing to next stage with instruction: <nil>
 Stage=Memory
<nil> TRC pkg/cpu/writeback.go:88 > Got with instruction: <nil>
 Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:39 > No current instruction to process, returning early Stage=WriteBack
<nil> TRC pkg/cpu/memory.go:52 > No current instruction to process, returning early Stage=Memory
<nil> TRC pkg/cpu/execute.go:258 > No current instruction to process, returning early Stage=Execute
<nil> TRC pkg/cpu/decode.go:69 > Decoded instruction: &{rawInstruction:131137 BaseInstruction:{OpType:0 Rd:4 ALU:0 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:2} Operand:0 Result:0 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:false}
 Stage=Decode
<nil> TRC pkg/cpu/decode.go:155 > Decoded filled instruction: &{rawInstruction:131137 BaseInstruction:{OpType:0 Rd:4 ALU:0 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:2} Operand:2 Result:0 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=Decode
<nil> TRC pkg/cpu/fetch.go:56 > Fetched instruction: 0x00010221
 Stage=Fetch
<nil> TRC pkg/cpu/fetch.go:61 > Increasing ProgramCounter to: 6 Stage=Fetch
<nil> TRC pkg/cpu/pipeline.go:67 > canFetch: true

<nil> TRC pkg/cpu/fetch.go:83 > Advancing to next stage with instruction: 0x00010221 Stage=Fetch
<nil> TRC pkg/cpu/decode.go:170 > Advancing to next stage with instruction: &{rawInstruction:131137 BaseInstruction:{OpType:0 Rd:4 ALU:0 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:2} Operand:2 Result:0 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=Decode
<nil> TRC pkg/cpu/execute.go:292 > Advancing to next stage with instruction: <nil>
 Stage=Execute
<nil> TRC pkg/cpu/memory.go:118 > Advancing to next stage with instruction: <nil>
 Stage=Memory
<nil> TRC pkg/cpu/writeback.go:88 > Got with instruction: <nil>
 Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:39 > No current instruction to process, returning early Stage=WriteBack
<nil> TRC pkg/cpu/memory.go:52 > No current instruction to process, returning early Stage=Memory
<nil> TRC pkg/cpu/execute.go:103 > ALURI operation result: 2 Stage=Execute
<nil> TRC pkg/cpu/decode.go:69 > Decoded instruction: &{rawInstruction:66081 BaseInstruction:{OpType:0 Rd:2 ALU:1 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:1} Operand:0 Result:0 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:false}
 Stage=Decode
<nil> TRC pkg/cpu/decode.go:155 > Decoded filled instruction: &{rawInstruction:66081 BaseInstruction:{OpType:0 Rd:2 ALU:1 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:1} Operand:1 Result:10 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=Decode
<nil> TRC pkg/cpu/fetch.go:56 > Fetched instruction: 0x00001c21
 Stage=Fetch
<nil> TRC pkg/cpu/fetch.go:61 > Increasing ProgramCounter to: 7 Stage=Fetch
<nil> TRC pkg/cpu/pipeline.go:67 > canFetch: true

<nil> TRC pkg/cpu/fetch.go:83 > Advancing to next stage with instruction: 0x00001c21 Stage=Fetch
<nil> TRC pkg/cpu/decode.go:170 > Advancing to next stage with instruction: &{rawInstruction:66081 BaseInstruction:{OpType:0 Rd:2 ALU:1 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:1} Operand:1 Result:10 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=Decode
<nil> TRC pkg/cpu/execute.go:292 > Advancing to next stage with instruction: &{rawInstruction:131137 BaseInstruction:{OpType:0 Rd:4 ALU:0 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:2} Operand:2 Result:2 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=Execute
<nil> TRC pkg/cpu/memory.go:118 > Advancing to next stage with instruction: <nil>
 Stage=Memory
<nil> TRC pkg/cpu/writeback.go:88 > Got with instruction: <nil>
 Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:39 > No current instruction to process, returning early Stage=WriteBack
<nil> TRC pkg/cpu/memory.go:56 > Current instruction is not a load/store type, skipping memory stage execution &{rawInstruction:131137 BaseInstruction:{OpType:0 Rd:4 ALU:0 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:2} Operand:2 Result:2 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=Memory
<nil> TRC pkg/cpu/execute.go:103 > ALURI operation result: 9 Stage=Execute
<nil> TRC pkg/cpu/decode.go:69 > Decoded instruction: &{rawInstruction:7201 BaseInstruction:{OpType:0 Rd:2 ALU:14 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:0} Operand:0 Result:0 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:false}
 Stage=Decode
<nil> TRC pkg/cpu/decode.go:75 > Failed to read register r2 -1 Stage=Decode
<nil> TRC pkg/cpu/fetch.go:56 > Fetched instruction: 0x0000026d
 Stage=Fetch
<nil> TRC pkg/cpu/fetch.go:61 > Increasing ProgramCounter to: 8 Stage=Fetch
<nil> TRC pkg/cpu/pipeline.go:67 > canFetch: true

<nil> TRC pkg/cpu/fetch.go:88 > Next stage cannot advance, stalling Stage=Fetch
<nil> TRC pkg/cpu/decode.go:165 > Decode is busy, cannot advance: 1 Stage=Decode
<nil> TRC pkg/cpu/execute.go:284 > previous stage Decode returned stall
 Stage=Execute
<nil> TRC pkg/cpu/execute.go:292 > Advancing to next stage with instruction: &{rawInstruction:66081 BaseInstruction:{OpType:0 Rd:2 ALU:1 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:1} Operand:1 Result:9 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=Execute
<nil> TRC pkg/cpu/memory.go:118 > Advancing to next stage with instruction: &{rawInstruction:131137 BaseInstruction:{OpType:0 Rd:4 ALU:0 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:2} Operand:2 Result:2 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=Memory
<nil> TRC pkg/cpu/writeback.go:88 > Got with instruction: &{rawInstruction:131137 BaseInstruction:{OpType:0 Rd:4 ALU:0 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:2} Operand:2 Result:2 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:43 > Processing instruction: &{rawInstruction:131137 BaseInstruction:{OpType:0 Rd:4 ALU:0 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:2} Operand:2 Result:2 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:65 > Writing back result: 2 to r4
 Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:67 > Unblocked register r4 for write back
 Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:75 > Written back to rdestaux: 0 0
 Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:79 > Write back completed for instruction: &{rawInstruction:131137 BaseInstruction:{OpType:0 Rd:4 ALU:0 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:2} Operand:2 Result:2 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=WriteBack
<nil> TRC pkg/cpu/memory.go:56 > Current instruction is not a load/store type, skipping memory stage execution &{rawInstruction:66081 BaseInstruction:{OpType:0 Rd:2 ALU:1 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:1} Operand:1 Result:9 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=Memory
<nil> TRC pkg/cpu/execute.go:258 > No current instruction to process, returning early Stage=Execute
<nil> TRC pkg/cpu/decode.go:69 > Decoded instruction: &{rawInstruction:7201 BaseInstruction:{OpType:0 Rd:2 ALU:14 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:0} Operand:0 Result:0 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:false}
 Stage=Decode
<nil> TRC pkg/cpu/decode.go:75 > Failed to read register r2 -1 Stage=Decode
<nil> TRC pkg/cpu/fetch.go:44 > Currently have an instruction &{rawInstruction:621 BaseInstruction:{OpType:0 Rd:0 ALU:0 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:0} Operand:0 Result:0 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:false}, skipping fetch Stage=Fetch
<nil> TRC pkg/cpu/pipeline.go:67 > canFetch: true

<nil> TRC pkg/cpu/fetch.go:88 > Next stage cannot advance, stalling Stage=Fetch
<nil> TRC pkg/cpu/decode.go:165 > Decode is busy, cannot advance: 1 Stage=Decode
<nil> TRC pkg/cpu/execute.go:284 > previous stage Decode returned stall
 Stage=Execute
<nil> TRC pkg/cpu/execute.go:292 > Advancing to next stage with instruction: <nil>
 Stage=Execute
<nil> TRC pkg/cpu/memory.go:118 > Advancing to next stage with instruction: &{rawInstruction:66081 BaseInstruction:{OpType:0 Rd:2 ALU:1 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:1} Operand:1 Result:9 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=Memory
<nil> TRC pkg/cpu/writeback.go:88 > Got with instruction: &{rawInstruction:66081 BaseInstruction:{OpType:0 Rd:2 ALU:1 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:1} Operand:1 Result:9 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:43 > Processing instruction: &{rawInstruction:66081 BaseInstruction:{OpType:0 Rd:2 ALU:1 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:1} Operand:1 Result:9 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:65 > Writing back result: 9 to r2
 Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:67 > Unblocked register r2 for write back
 Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:75 > Written back to rdestaux: 0 0
 Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:79 > Write back completed for instruction: &{rawInstruction:66081 BaseInstruction:{OpType:0 Rd:2 ALU:1 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:1} Operand:1 Result:9 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=WriteBack
<nil> TRC pkg/cpu/memory.go:52 > No current instruction to process, returning early Stage=Memory
<nil> TRC pkg/cpu/execute.go:258 > No current instruction to process, returning early Stage=Execute
<nil> TRC pkg/cpu/decode.go:69 > Decoded instruction: &{rawInstruction:7201 BaseInstruction:{OpType:0 Rd:2 ALU:14 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:0} Operand:0 Result:0 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:false}
 Stage=Decode
<nil> TRC pkg/cpu/decode.go:155 > Decoded filled instruction: &{rawInstruction:7201 BaseInstruction:{OpType:0 Rd:2 ALU:14 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:0} Operand:0 Result:9 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=Decode
<nil> TRC pkg/cpu/fetch.go:44 > Currently have an instruction &{rawInstruction:621 BaseInstruction:{OpType:0 Rd:0 ALU:0 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:0} Operand:0 Result:0 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:false}, skipping fetch Stage=Fetch
<nil> TRC pkg/cpu/pipeline.go:67 > canFetch: true

<nil> TRC pkg/cpu/fetch.go:83 > Advancing to next stage with instruction: 0x0000026d Stage=Fetch
<nil> TRC pkg/cpu/decode.go:170 > Advancing to next stage with instruction: &{rawInstruction:7201 BaseInstruction:{OpType:0 Rd:2 ALU:14 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:0} Operand:0 Result:9 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=Decode
<nil> TRC pkg/cpu/execute.go:292 > Advancing to next stage with instruction: <nil>
 Stage=Execute
<nil> TRC pkg/cpu/memory.go:118 > Advancing to next stage with instruction: <nil>
 Stage=Memory
<nil> TRC pkg/cpu/writeback.go:88 > Got with instruction: <nil>
 Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:39 > No current instruction to process, returning early Stage=WriteBack
<nil> TRC pkg/cpu/memory.go:52 > No current instruction to process, returning early Stage=Memory
<nil> TRC pkg/cpu/execute.go:103 > ALURI operation result: 9 Stage=Execute
<nil> TRC pkg/cpu/decode.go:69 > Decoded instruction: &{rawInstruction:621 BaseInstruction:{OpType:3 Rd:0 ALU:0 Rs:0 RMem:6 CtrlFlag:1 CtrlMode:0 MemMode:0 Imm:0} Operand:0 Result:0 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:false}
 Stage=Decode
<nil> TRC pkg/cpu/decode.go:155 > Decoded filled instruction: &{rawInstruction:621 BaseInstruction:{OpType:3 Rd:0 ALU:0 Rs:0 RMem:6 CtrlFlag:1 CtrlMode:0 MemMode:0 Imm:0} Operand:0 Result:0 RDestAux:0 DestMemAddr:9 BranchTaken:false WriteBack:true}
 Stage=Decode
<nil> TRC pkg/cpu/fetch.go:51 > Fetch failed: WAIT_NEXT_LEVEL Stage=Fetch
<nil> TRC pkg/cpu/pipeline.go:67 > canFetch: true

<nil> TRC pkg/cpu/fetch.go:78 > No instruction fetched, cannot advance Stage=Fetch
<nil> TRC pkg/cpu/decode.go:162 > previous stage Fetch is stalled Stage=Decode
<nil> TRC pkg/cpu/decode.go:170 > Advancing to next stage with instruction: &{rawInstruction:621 BaseInstruction:{OpType:3 Rd:0 ALU:0 Rs:0 RMem:6 CtrlFlag:1 CtrlMode:0 MemMode:0 Imm:0} Operand:0 Result:0 RDestAux:0 DestMemAddr:9 BranchTaken:false WriteBack:true}
 Stage=Decode
<nil> TRC pkg/cpu/execute.go:292 > Advancing to next stage with instruction: &{rawInstruction:7201 BaseInstruction:{OpType:0 Rd:2 ALU:14 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:0} Operand:0 Result:9 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:false}
 Stage=Execute
<nil> TRC pkg/cpu/memory.go:118 > Advancing to next stage with instruction: <nil>
 Stage=Memory
<nil> TRC pkg/cpu/writeback.go:88 > Got with instruction: <nil>
 Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:39 > No current instruction to process, returning early Stage=WriteBack
<nil> TRC pkg/cpu/memory.go:56 > Current instruction is not a load/store type, skipping memory stage execution &{rawInstruction:7201 BaseInstruction:{OpType:0 Rd:2 ALU:14 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:0} Operand:0 Result:9 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:false}
 Stage=Memory
<nil> TRC pkg/cpu/execute.go:168 > calculated memory address: 9 Stage=Execute
<nil> TRC pkg/cpu/decode.go:61 > No current instruction to process, returning early Stage=Decode
<nil> TRC pkg/cpu/fetch.go:51 > Fetch failed: WAIT_NEXT_LEVEL Stage=Fetch
<nil> TRC pkg/cpu/pipeline.go:67 > canFetch: true

<nil> TRC pkg/cpu/fetch.go:78 > No instruction fetched, cannot advance Stage=Fetch
<nil> TRC pkg/cpu/decode.go:162 > previous stage Fetch is stalled Stage=Decode
<nil> TRC pkg/cpu/decode.go:170 > Advancing to next stage with instruction: <nil>
 Stage=Decode
<nil> TRC pkg/cpu/execute.go:292 > Advancing to next stage with instruction: &{rawInstruction:621 BaseInstruction:{OpType:3 Rd:0 ALU:0 Rs:0 RMem:6 CtrlFlag:1 CtrlMode:0 MemMode:0 Imm:0} Operand:0 Result:0 RDestAux:0 DestMemAddr:9 BranchTaken:false WriteBack:true}
 Stage=Execute
<nil> TRC pkg/cpu/memory.go:118 > Advancing to next stage with instruction: &{rawInstruction:7201 BaseInstruction:{OpType:0 Rd:2 ALU:14 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:0} Operand:0 Result:9 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:false}
 Stage=Memory
<nil> TRC pkg/cpu/writeback.go:88 > Got with instruction: &{rawInstruction:7201 BaseInstruction:{OpType:0 Rd:2 ALU:14 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:0} Operand:0 Result:9 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:false}
 Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:43 > Processing instruction: &{rawInstruction:7201 BaseInstruction:{OpType:0 Rd:2 ALU:14 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:0} Operand:0 Result:9 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:false}
 Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:77 > No write-back required for this instruction Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:79 > Write back completed for instruction: &{rawInstruction:7201 BaseInstruction:{OpType:0 Rd:2 ALU:14 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:0} Operand:0 Result:9 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:false}
 Stage=WriteBack
<nil> TRC pkg/cpu/memory.go:56 > Current instruction is not a load/store type, skipping memory stage execution &{rawInstruction:621 BaseInstruction:{OpType:3 Rd:0 ALU:0 Rs:0 RMem:6 CtrlFlag:1 CtrlMode:0 MemMode:0 Imm:0} Operand:0 Result:0 RDestAux:0 DestMemAddr:9 BranchTaken:false WriteBack:true}
 Stage=Memory
<nil> TRC pkg/cpu/execute.go:258 > No current instruction to process, returning early Stage=Execute
<nil> TRC pkg/cpu/decode.go:61 > No current instruction to process, returning early Stage=Decode
<nil> TRC pkg/cpu/fetch.go:51 > Fetch failed: WAIT_NEXT_LEVEL Stage=Fetch
<nil> TRC pkg/cpu/pipeline.go:67 > canFetch: true

<nil> TRC pkg/cpu/fetch.go:78 > No instruction fetched, cannot advance Stage=Fetch
<nil> TRC pkg/cpu/decode.go:162 > previous stage Fetch is stalled Stage=Decode
<nil> TRC pkg/cpu/decode.go:170 > Advancing to next stage with instruction: <nil>
 Stage=Decode
<nil> TRC pkg/cpu/execute.go:292 > Advancing to next stage with instruction: <nil>
 Stage=Execute
<nil> TRC pkg/cpu/memory.go:118 > Advancing to next stage with instruction: &{rawInstruction:621 BaseInstruction:{OpType:3 Rd:0 ALU:0 Rs:0 RMem:6 CtrlFlag:1 CtrlMode:0 MemMode:0 Imm:0} Operand:0 Result:0 RDestAux:0 DestMemAddr:9 BranchTaken:false WriteBack:true}
 Stage=Memory
<nil> TRC pkg/cpu/writeback.go:88 > Got with instruction: &{rawInstruction:621 BaseInstruction:{OpType:3 Rd:0 ALU:0 Rs:0 RMem:6 CtrlFlag:1 CtrlMode:0 MemMode:0 Imm:0} Operand:0 Result:0 RDestAux:0 DestMemAddr:9 BranchTaken:false WriteBack:true}
 Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:39 > No current instruction to process, returning early Stage=WriteBack
<nil> TRC pkg/cpu/memory.go:52 > No current instruction to process, returning early Stage=Memory
<nil> TRC pkg/cpu/execute.go:258 > No current instruction to process, returning early Stage=Execute
<nil> TRC pkg/cpu/decode.go:61 > No current instruction to process, returning early Stage=Decode
<nil> TRC pkg/cpu/fetch.go:51 > Fetch failed: WAIT_NEXT_LEVEL Stage=Fetch
<nil> TRC pkg/cpu/pipeline.go:67 > canFetch: true

<nil> TRC pkg/cpu/fetch.go:78 > No instruction fetched, cannot advance Stage=Fetch
<nil> TRC pkg/cpu/decode.go:162 > previous stage Fetch is stalled Stage=Decode
<nil> TRC pkg/cpu/decode.go:170 > Advancing to next stage with instruction: <nil>
 Stage=Decode
<nil> TRC pkg/cpu/execute.go:292 > Advancing to next stage with instruction: <nil>
 Stage=Execute
<nil> TRC pkg/cpu/memory.go:118 > Advancing to next stage with instruction: <nil>
 Stage=Memory
<nil> TRC pkg/cpu/writeback.go:88 > Got with instruction: <nil>
 Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:39 > No current instruction to process, returning early Stage=WriteBack
<nil> TRC pkg/cpu/memory.go:52 > No current instruction to process, returning early Stage=Memory
<nil> TRC pkg/cpu/execute.go:258 > No current instruction to process, returning early Stage=Execute
<nil> TRC pkg/cpu/decode.go:61 > No current instruction to process, returning early Stage=Decode
<nil> TRC pkg/cpu/fetch.go:51 > Fetch failed: WAIT_NEXT_LEVEL Stage=Fetch
<nil> TRC pkg/cpu/pipeline.go:67 > canFetch: true

<nil> TRC pkg/cpu/fetch.go:78 > No instruction fetched, cannot advance Stage=Fetch
<nil> TRC pkg/cpu/decode.go:162 > previous stage Fetch is stalled Stage=Decode
<nil> TRC pkg/cpu/decode.go:170 > Advancing to next stage with instruction: <nil>
 Stage=Decode
<nil> TRC pkg/cpu/execute.go:292 > Advancing to next stage with instruction: <nil>
 Stage=Execute
<nil> TRC pkg/cpu/memory.go:118 > Advancing to next stage with instruction: <nil>
 Stage=Memory
<nil> TRC pkg/cpu/writeback.go:88 > Got with instruction: <nil>
 Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:39 > No current instruction to process, returning early Stage=WriteBack
<nil> TRC pkg/cpu/memory.go:52 > No current instruction to process, returning early Stage=Memory
<nil> TRC pkg/cpu/execute.go:258 > No current instruction to process, returning early Stage=Execute
<nil> TRC pkg/cpu/decode.go:61 > No current instruction to process, returning early Stage=Decode
<nil> TRC pkg/cpu/fetch.go:51 > Fetch failed: WAIT_NEXT_LEVEL Stage=Fetch
<nil> TRC pkg/cpu/pipeline.go:67 > canFetch: true

<nil> TRC pkg/cpu/fetch.go:78 > No instruction fetched, cannot advance Stage=Fetch
<nil> TRC pkg/cpu/decode.go:162 > previous stage Fetch is stalled Stage=Decode
<nil> TRC pkg/cpu/decode.go:170 > Advancing to next stage with instruction: <nil>
 Stage=Decode
<nil> TRC pkg/cpu/execute.go:292 > Advancing to next stage with instruction: <nil>
 Stage=Execute
<nil> TRC pkg/cpu/memory.go:118 > Advancing to next stage with instruction: <nil>
 Stage=Memory
<nil> TRC pkg/cpu/writeback.go:88 > Got with instruction: <nil>
 Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:39 > No current instruction to process, returning early Stage=WriteBack
<nil> TRC pkg/cpu/memory.go:52 > No current instruction to process, returning early Stage=Memory
<nil> TRC pkg/cpu/execute.go:258 > No current instruction to process, returning early Stage=Execute
<nil> TRC pkg/cpu/decode.go:61 > No current instruction to process, returning early Stage=Decode
<nil> TRC pkg/cpu/fetch.go:56 > Fetched instruction: 0x00041851
 Stage=Fetch
<nil> TRC pkg/cpu/fetch.go:61 > Increasing ProgramCounter to: 1 Stage=Fetch
<nil> TRC pkg/cpu/pipeline.go:67 > canFetch: true

<nil> TRC pkg/cpu/fetch.go:83 > Advancing to next stage with instruction: 0x00041851 Stage=Fetch
<nil> TRC pkg/cpu/decode.go:170 > Advancing to next stage with instruction: <nil>
 Stage=Decode
<nil> TRC pkg/cpu/execute.go:292 > Advancing to next stage with instruction: <nil>
 Stage=Execute
<nil> TRC pkg/cpu/memory.go:118 > Advancing to next stage with instruction: <nil>
 Stage=Memory
<nil> TRC pkg/cpu/writeback.go:88 > Got with instruction: <nil>
 Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:39 > No current instruction to process, returning early Stage=WriteBack
<nil> TRC pkg/cpu/memory.go:52 > No current instruction to process, returning early Stage=Memory
<nil> TRC pkg/cpu/execute.go:258 > No current instruction to process, returning early Stage=Execute
<nil> TRC pkg/cpu/decode.go:69 > Decoded instruction: &{rawInstruction:268369 BaseInstruction:{OpType:0 Rd:5 ALU:12 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:4} Operand:0 Result:0 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:false}
 Stage=Decode
<nil> TRC pkg/cpu/decode.go:155 > Decoded filled instruction: &{rawInstruction:268369 BaseInstruction:{OpType:0 Rd:5 ALU:12 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:4} Operand:4 Result:0 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=Decode
<nil> TRC pkg/cpu/fetch.go:56 > Fetched instruction: 0x00091861
 Stage=Fetch
<nil> TRC pkg/cpu/fetch.go:61 > Increasing ProgramCounter to: 2 Stage=Fetch
<nil> TRC pkg/cpu/pipeline.go:67 > canFetch: true

<nil> TRC pkg/cpu/fetch.go:83 > Advancing to next stage with instruction: 0x00091861 Stage=Fetch
<nil> TRC pkg/cpu/decode.go:170 > Advancing to next stage with instruction: &{rawInstruction:268369 BaseInstruction:{OpType:0 Rd:5 ALU:12 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:4} Operand:4 Result:0 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=Decode
<nil> TRC pkg/cpu/execute.go:292 > Advancing to next stage with instruction: <nil>
 Stage=Execute
<nil> TRC pkg/cpu/memory.go:118 > Advancing to next stage with instruction: <nil>
 Stage=Memory
<nil> TRC pkg/cpu/writeback.go:88 > Got with instruction: <nil>
 Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:39 > No current instruction to process, returning early Stage=WriteBack
<nil> TRC pkg/cpu/memory.go:52 > No current instruction to process, returning early Stage=Memory
<nil> TRC pkg/cpu/execute.go:103 > ALURI operation result: 4 Stage=Execute
<nil> TRC pkg/cpu/decode.go:69 > Decoded instruction: &{rawInstruction:596065 BaseInstruction:{OpType:0 Rd:6 ALU:12 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:9} Operand:0 Result:0 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:false}
 Stage=Decode
<nil> TRC pkg/cpu/decode.go:155 > Decoded filled instruction: &{rawInstruction:596065 BaseInstruction:{OpType:0 Rd:6 ALU:12 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:9} Operand:9 Result:0 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=Decode
<nil> TRC pkg/cpu/fetch.go:56 > Fetched instruction: 0x000a1821
 Stage=Fetch
<nil> TRC pkg/cpu/fetch.go:61 > Increasing ProgramCounter to: 3 Stage=Fetch
<nil> TRC pkg/cpu/pipeline.go:67 > canFetch: true

<nil> TRC pkg/cpu/fetch.go:83 > Advancing to next stage with instruction: 0x000a1821 Stage=Fetch
<nil> TRC pkg/cpu/decode.go:170 > Advancing to next stage with instruction: &{rawInstruction:596065 BaseInstruction:{OpType:0 Rd:6 ALU:12 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:9} Operand:9 Result:0 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=Decode
<nil> TRC pkg/cpu/execute.go:292 > Advancing to next stage with instruction: &{rawInstruction:268369 BaseInstruction:{OpType:0 Rd:5 ALU:12 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:4} Operand:4 Result:4 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=Execute
<nil> TRC pkg/cpu/memory.go:118 > Advancing to next stage with instruction: <nil>
 Stage=Memory
<nil> TRC pkg/cpu/writeback.go:88 > Got with instruction: <nil>
 Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:39 > No current instruction to process, returning early Stage=WriteBack
<nil> TRC pkg/cpu/memory.go:56 > Current instruction is not a load/store type, skipping memory stage execution &{rawInstruction:268369 BaseInstruction:{OpType:0 Rd:5 ALU:12 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:4} Operand:4 Result:4 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=Memory
<nil> TRC pkg/cpu/execute.go:103 > ALURI operation result: 9 Stage=Execute
<nil> TRC pkg/cpu/decode.go:69 > Decoded instruction: &{rawInstruction:661537 BaseInstruction:{OpType:0 Rd:2 ALU:12 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:10} Operand:0 Result:0 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:false}
 Stage=Decode
<nil> TRC pkg/cpu/decode.go:155 > Decoded filled instruction: &{rawInstruction:661537 BaseInstruction:{OpType:0 Rd:2 ALU:12 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:10} Operand:10 Result:0 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=Decode
<nil> TRC pkg/cpu/fetch.go:56 > Fetched instruction: 0x001401e1
 Stage=Fetch
<nil> TRC pkg/cpu/fetch.go:61 > Increasing ProgramCounter to: 4 Stage=Fetch
<nil> TRC pkg/cpu/pipeline.go:67 > canFetch: true

<nil> TRC pkg/cpu/fetch.go:83 > Advancing to next stage with instruction: 0x001401e1 Stage=Fetch
<nil> TRC pkg/cpu/decode.go:170 > Advancing to next stage with instruction: &{rawInstruction:661537 BaseInstruction:{OpType:0 Rd:2 ALU:12 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:10} Operand:10 Result:0 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=Decode
<nil> TRC pkg/cpu/execute.go:292 > Advancing to next stage with instruction: &{rawInstruction:596065 BaseInstruction:{OpType:0 Rd:6 ALU:12 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:9} Operand:9 Result:9 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=Execute
<nil> TRC pkg/cpu/memory.go:118 > Advancing to next stage with instruction: &{rawInstruction:268369 BaseInstruction:{OpType:0 Rd:5 ALU:12 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:4} Operand:4 Result:4 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=Memory
<nil> TRC pkg/cpu/writeback.go:88 > Got with instruction: &{rawInstruction:268369 BaseInstruction:{OpType:0 Rd:5 ALU:12 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:4} Operand:4 Result:4 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:43 > Processing instruction: &{rawInstruction:268369 BaseInstruction:{OpType:0 Rd:5 ALU:12 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:4} Operand:4 Result:4 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:65 > Writing back result: 4 to r5
 Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:67 > Unblocked register r5 for write back
 Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:75 > Written back to rdestaux: 0 0
 Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:79 > Write back completed for instruction: &{rawInstruction:268369 BaseInstruction:{OpType:0 Rd:5 ALU:12 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:4} Operand:4 Result:4 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=WriteBack
<nil> TRC pkg/cpu/memory.go:56 > Current instruction is not a load/store type, skipping memory stage execution &{rawInstruction:596065 BaseInstruction:{OpType:0 Rd:6 ALU:12 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:9} Operand:9 Result:9 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=Memory
<nil> TRC pkg/cpu/execute.go:103 > ALURI operation result: 10 Stage=Execute
<nil> TRC pkg/cpu/decode.go:69 > Decoded instruction: &{rawInstruction:1311201 BaseInstruction:{OpType:0 Rd:30 ALU:0 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:20} Operand:0 Result:0 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:false}
 Stage=Decode
<nil> TRC pkg/cpu/decode.go:155 > Decoded filled instruction: &{rawInstruction:1311201 BaseInstruction:{OpType:0 Rd:30 ALU:0 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:20} Operand:20 Result:0 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=Decode
<nil> TRC pkg/cpu/fetch.go:51 > Fetch failed: WAIT_NEXT_LEVEL Stage=Fetch
<nil> TRC pkg/cpu/pipeline.go:67 > canFetch: true

<nil> TRC pkg/cpu/fetch.go:78 > No instruction fetched, cannot advance Stage=Fetch
<nil> TRC pkg/cpu/decode.go:162 > previous stage Fetch is stalled Stage=Decode
<nil> TRC pkg/cpu/decode.go:170 > Advancing to next stage with instruction: &{rawInstruction:1311201 BaseInstruction:{OpType:0 Rd:30 ALU:0 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:20} Operand:20 Result:0 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=Decode
<nil> TRC pkg/cpu/execute.go:292 > Advancing to next stage with instruction: &{rawInstruction:661537 BaseInstruction:{OpType:0 Rd:2 ALU:12 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:10} Operand:10 Result:10 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=Execute
<nil> TRC pkg/cpu/memory.go:118 > Advancing to next stage with instruction: &{rawInstruction:596065 BaseInstruction:{OpType:0 Rd:6 ALU:12 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:9} Operand:9 Result:9 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=Memory
<nil> TRC pkg/cpu/writeback.go:88 > Got with instruction: &{rawInstruction:596065 BaseInstruction:{OpType:0 Rd:6 ALU:12 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:9} Operand:9 Result:9 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:43 > Processing instruction: &{rawInstruction:596065 BaseInstruction:{OpType:0 Rd:6 ALU:12 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:9} Operand:9 Result:9 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:65 > Writing back result: 9 to r6
 Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:67 > Unblocked register r6 for write back
 Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:75 > Written back to rdestaux: 0 0
 Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:79 > Write back completed for instruction: &{rawInstruction:596065 BaseInstruction:{OpType:0 Rd:6 ALU:12 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:9} Operand:9 Result:9 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=WriteBack
<nil> TRC pkg/cpu/memory.go:56 > Current instruction is not a load/store type, skipping memory stage execution &{rawInstruction:661537 BaseInstruction:{OpType:0 Rd:2 ALU:12 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:10} Operand:10 Result:10 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=Memory
<nil> TRC pkg/cpu/execute.go:103 > ALURI operation result: 20 Stage=Execute
<nil> TRC pkg/cpu/decode.go:61 > No current instruction to process, returning early Stage=Decode
<nil> TRC pkg/cpu/fetch.go:51 > Fetch failed: WAIT_NEXT_LEVEL Stage=Fetch
<nil> TRC pkg/cpu/pipeline.go:67 > canFetch: true

<nil> TRC pkg/cpu/fetch.go:78 > No instruction fetched, cannot advance Stage=Fetch
<nil> TRC pkg/cpu/decode.go:162 > previous stage Fetch is stalled Stage=Decode
<nil> TRC pkg/cpu/decode.go:170 > Advancing to next stage with instruction: <nil>
 Stage=Decode
<nil> TRC pkg/cpu/execute.go:292 > Advancing to next stage with instruction: &{rawInstruction:1311201 BaseInstruction:{OpType:0 Rd:30 ALU:0 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:20} Operand:20 Result:20 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=Execute
<nil> TRC pkg/cpu/memory.go:118 > Advancing to next stage with instruction: &{rawInstruction:661537 BaseInstruction:{OpType:0 Rd:2 ALU:12 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:10} Operand:10 Result:10 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=Memory
<nil> TRC pkg/cpu/writeback.go:88 > Got with instruction: &{rawInstruction:661537 BaseInstruction:{OpType:0 Rd:2 ALU:12 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:10} Operand:10 Result:10 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:43 > Processing instruction: &{rawInstruction:661537 BaseInstruction:{OpType:0 Rd:2 ALU:12 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:10} Operand:10 Result:10 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:65 > Writing back result: 10 to r2
 Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:67 > Unblocked register r2 for write back
 Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:75 > Written back to rdestaux: 0 0
 Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:79 > Write back completed for instruction: &{rawInstruction:661537 BaseInstruction:{OpType:0 Rd:2 ALU:12 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:10} Operand:10 Result:10 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=WriteBack
<nil> TRC pkg/cpu/memory.go:56 > Current instruction is not a load/store type, skipping memory stage execution &{rawInstruction:1311201 BaseInstruction:{OpType:0 Rd:30 ALU:0 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:20} Operand:20 Result:20 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=Memory
<nil> TRC pkg/cpu/execute.go:258 > No current instruction to process, returning early Stage=Execute
<nil> TRC pkg/cpu/decode.go:61 > No current instruction to process, returning early Stage=Decode
<nil> TRC pkg/cpu/fetch.go:51 > Fetch failed: WAIT_NEXT_LEVEL Stage=Fetch
<nil> TRC pkg/cpu/pipeline.go:67 > canFetch: true

<nil> TRC pkg/cpu/fetch.go:78 > No instruction fetched, cannot advance Stage=Fetch
<nil> TRC pkg/cpu/decode.go:162 > previous stage Fetch is stalled Stage=Decode
<nil> TRC pkg/cpu/decode.go:170 > Advancing to next stage with instruction: <nil>
 Stage=Decode
<nil> TRC pkg/cpu/execute.go:292 > Advancing to next stage with instruction: <nil>
 Stage=Execute
<nil> TRC pkg/cpu/memory.go:118 > Advancing to next stage with instruction: &{rawInstruction:1311201 BaseInstruction:{OpType:0 Rd:30 ALU:0 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:20} Operand:20 Result:20 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=Memory
<nil> TRC pkg/cpu/writeback.go:88 > Got with instruction: &{rawInstruction:1311201 BaseInstruction:{OpType:0 Rd:30 ALU:0 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:20} Operand:20 Result:20 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:43 > Processing instruction: &{rawInstruction:1311201 BaseInstruction:{OpType:0 Rd:30 ALU:0 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:20} Operand:20 Result:20 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:65 > Writing back result: 20 to r30
 Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:67 > Unblocked register r30 for write back
 Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:75 > Written back to rdestaux: 0 0
 Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:79 > Write back completed for instruction: &{rawInstruction:1311201 BaseInstruction:{OpType:0 Rd:30 ALU:0 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:20} Operand:20 Result:20 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=WriteBack
<nil> TRC pkg/cpu/memory.go:52 > No current instruction to process, returning early Stage=Memory
<nil> TRC pkg/cpu/execute.go:258 > No current instruction to process, returning early Stage=Execute
<nil> TRC pkg/cpu/decode.go:61 > No current instruction to process, returning early Stage=Decode
<nil> TRC pkg/cpu/fetch.go:56 > Fetched instruction: 0x00020041
 Stage=Fetch
<nil> TRC pkg/cpu/fetch.go:61 > Increasing ProgramCounter to: 5 Stage=Fetch
<nil> TRC pkg/cpu/pipeline.go:67 > canFetch: true

<nil> TRC pkg/cpu/fetch.go:83 > Advancing to next stage with instruction: 0x00020041 Stage=Fetch
<nil> TRC pkg/cpu/decode.go:170 > Advancing to next stage with instruction: <nil>
 Stage=Decode
<nil> TRC pkg/cpu/execute.go:292 > Advancing to next stage with instruction: <nil>
 Stage=Execute
<nil> TRC pkg/cpu/memory.go:118 > Advancing to next stage with instruction: <nil>
 Stage=Memory
<nil> TRC pkg/cpu/writeback.go:88 > Got with instruction: <nil>
 Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:39 > No current instruction to process, returning early Stage=WriteBack
<nil> TRC pkg/cpu/memory.go:52 > No current instruction to process, returning early Stage=Memory
<nil> TRC pkg/cpu/execute.go:258 > No current instruction to process, returning early Stage=Execute
<nil> TRC pkg/cpu/decode.go:69 > Decoded instruction: &{rawInstruction:131137 BaseInstruction:{OpType:0 Rd:4 ALU:0 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:2} Operand:0 Result:0 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:false}
 Stage=Decode
<nil> TRC pkg/cpu/decode.go:155 > Decoded filled instruction: &{rawInstruction:131137 BaseInstruction:{OpType:0 Rd:4 ALU:0 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:2} Operand:2 Result:0 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=Decode
<nil> TRC pkg/cpu/fetch.go:56 > Fetched instruction: 0x00010221
 Stage=Fetch
<nil> TRC pkg/cpu/fetch.go:61 > Increasing ProgramCounter to: 6 Stage=Fetch
<nil> TRC pkg/cpu/pipeline.go:67 > canFetch: true

<nil> TRC pkg/cpu/fetch.go:83 > Advancing to next stage with instruction: 0x00010221 Stage=Fetch
<nil> TRC pkg/cpu/decode.go:170 > Advancing to next stage with instruction: &{rawInstruction:131137 BaseInstruction:{OpType:0 Rd:4 ALU:0 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:2} Operand:2 Result:0 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=Decode
<nil> TRC pkg/cpu/execute.go:292 > Advancing to next stage with instruction: <nil>
 Stage=Execute
<nil> TRC pkg/cpu/memory.go:118 > Advancing to next stage with instruction: <nil>
 Stage=Memory
<nil> TRC pkg/cpu/writeback.go:88 > Got with instruction: <nil>
 Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:39 > No current instruction to process, returning early Stage=WriteBack
<nil> TRC pkg/cpu/memory.go:52 > No current instruction to process, returning early Stage=Memory
<nil> TRC pkg/cpu/execute.go:103 > ALURI operation result: 2 Stage=Execute
<nil> TRC pkg/cpu/decode.go:69 > Decoded instruction: &{rawInstruction:66081 BaseInstruction:{OpType:0 Rd:2 ALU:1 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:1} Operand:0 Result:0 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:false}
 Stage=Decode
<nil> TRC pkg/cpu/decode.go:155 > Decoded filled instruction: &{rawInstruction:66081 BaseInstruction:{OpType:0 Rd:2 ALU:1 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:1} Operand:1 Result:10 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=Decode
<nil> TRC pkg/cpu/fetch.go:56 > Fetched instruction: 0x00001c21
 Stage=Fetch
<nil> TRC pkg/cpu/fetch.go:61 > Increasing ProgramCounter to: 7 Stage=Fetch
<nil> TRC pkg/cpu/pipeline.go:67 > canFetch: true

<nil> TRC pkg/cpu/fetch.go:83 > Advancing to next stage with instruction: 0x00001c21 Stage=Fetch
<nil> TRC pkg/cpu/decode.go:170 > Advancing to next stage with instruction: &{rawInstruction:66081 BaseInstruction:{OpType:0 Rd:2 ALU:1 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:1} Operand:1 Result:10 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=Decode
<nil> TRC pkg/cpu/execute.go:292 > Advancing to next stage with instruction: &{rawInstruction:131137 BaseInstruction:{OpType:0 Rd:4 ALU:0 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:2} Operand:2 Result:2 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=Execute
<nil> TRC pkg/cpu/memory.go:118 > Advancing to next stage with instruction: <nil>
 Stage=Memory
<nil> TRC pkg/cpu/writeback.go:88 > Got with instruction: <nil>
 Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:39 > No current instruction to process, returning early Stage=WriteBack
<nil> TRC pkg/cpu/memory.go:56 > Current instruction is not a load/store type, skipping memory stage execution &{rawInstruction:131137 BaseInstruction:{OpType:0 Rd:4 ALU:0 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:2} Operand:2 Result:2 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=Memory
<nil> TRC pkg/cpu/execute.go:103 > ALURI operation result: 9 Stage=Execute
<nil> TRC pkg/cpu/decode.go:69 > Decoded instruction: &{rawInstruction:7201 BaseInstruction:{OpType:0 Rd:2 ALU:14 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:0} Operand:0 Result:0 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:false}
 Stage=Decode
<nil> TRC pkg/cpu/decode.go:75 > Failed to read register r2 -1 Stage=Decode
<nil> TRC pkg/cpu/fetch.go:56 > Fetched instruction: 0x0000026d
 Stage=Fetch
<nil> TRC pkg/cpu/fetch.go:61 > Increasing ProgramCounter to: 8 Stage=Fetch
<nil> TRC pkg/cpu/pipeline.go:67 > canFetch: true

<nil> TRC pkg/cpu/fetch.go:88 > Next stage cannot advance, stalling Stage=Fetch
<nil> TRC pkg/cpu/decode.go:165 > Decode is busy, cannot advance: 1 Stage=Decode
<nil> TRC pkg/cpu/execute.go:284 > previous stage Decode returned stall
 Stage=Execute
<nil> TRC pkg/cpu/execute.go:292 > Advancing to next stage with instruction: &{rawInstruction:66081 BaseInstruction:{OpType:0 Rd:2 ALU:1 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:1} Operand:1 Result:9 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=Execute
<nil> TRC pkg/cpu/memory.go:118 > Advancing to next stage with instruction: &{rawInstruction:131137 BaseInstruction:{OpType:0 Rd:4 ALU:0 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:2} Operand:2 Result:2 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=Memory
<nil> TRC pkg/cpu/writeback.go:88 > Got with instruction: &{rawInstruction:131137 BaseInstruction:{OpType:0 Rd:4 ALU:0 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:2} Operand:2 Result:2 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:43 > Processing instruction: &{rawInstruction:131137 BaseInstruction:{OpType:0 Rd:4 ALU:0 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:2} Operand:2 Result:2 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:65 > Writing back result: 2 to r4
 Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:67 > Unblocked register r4 for write back
 Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:75 > Written back to rdestaux: 0 0
 Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:79 > Write back completed for instruction: &{rawInstruction:131137 BaseInstruction:{OpType:0 Rd:4 ALU:0 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:2} Operand:2 Result:2 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=WriteBack
<nil> TRC pkg/cpu/memory.go:56 > Current instruction is not a load/store type, skipping memory stage execution &{rawInstruction:66081 BaseInstruction:{OpType:0 Rd:2 ALU:1 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:1} Operand:1 Result:9 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=Memory
<nil> TRC pkg/cpu/execute.go:258 > No current instruction to process, returning early Stage=Execute
<nil> TRC pkg/cpu/decode.go:69 > Decoded instruction: &{rawInstruction:7201 BaseInstruction:{OpType:0 Rd:2 ALU:14 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:0} Operand:0 Result:0 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:false}
 Stage=Decode
<nil> TRC pkg/cpu/decode.go:75 > Failed to read register r2 -1 Stage=Decode
<nil> TRC pkg/cpu/fetch.go:44 > Currently have an instruction &{rawInstruction:621 BaseInstruction:{OpType:0 Rd:0 ALU:0 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:0} Operand:0 Result:0 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:false}, skipping fetch Stage=Fetch
<nil> TRC pkg/cpu/pipeline.go:67 > canFetch: true

<nil> TRC pkg/cpu/fetch.go:88 > Next stage cannot advance, stalling Stage=Fetch
<nil> TRC pkg/cpu/decode.go:165 > Decode is busy, cannot advance: 1 Stage=Decode
<nil> TRC pkg/cpu/execute.go:284 > previous stage Decode returned stall
 Stage=Execute
<nil> TRC pkg/cpu/execute.go:292 > Advancing to next stage with instruction: <nil>
 Stage=Execute
<nil> TRC pkg/cpu/memory.go:118 > Advancing to next stage with instruction: &{rawInstruction:66081 BaseInstruction:{OpType:0 Rd:2 ALU:1 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:1} Operand:1 Result:9 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=Memory
<nil> TRC pkg/cpu/writeback.go:88 > Got with instruction: &{rawInstruction:66081 BaseInstruction:{OpType:0 Rd:2 ALU:1 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:1} Operand:1 Result:9 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:43 > Processing instruction: &{rawInstruction:66081 BaseInstruction:{OpType:0 Rd:2 ALU:1 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:1} Operand:1 Result:9 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:65 > Writing back result: 9 to r2
 Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:67 > Unblocked register r2 for write back
 Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:75 > Written back to rdestaux: 0 0
 Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:79 > Write back completed for instruction: &{rawInstruction:66081 BaseInstruction:{OpType:0 Rd:2 ALU:1 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:1} Operand:1 Result:9 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=WriteBack
<nil> TRC pkg/cpu/memory.go:52 > No current instruction to process, returning early Stage=Memory
<nil> TRC pkg/cpu/execute.go:258 > No current instruction to process, returning early Stage=Execute
<nil> TRC pkg/cpu/decode.go:69 > Decoded instruction: &{rawInstruction:7201 BaseInstruction:{OpType:0 Rd:2 ALU:14 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:0} Operand:0 Result:0 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:false}
 Stage=Decode
<nil> TRC pkg/cpu/decode.go:155 > Decoded filled instruction: &{rawInstruction:7201 BaseInstruction:{OpType:0 Rd:2 ALU:14 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:0} Operand:0 Result:9 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=Decode
<nil> TRC pkg/cpu/fetch.go:44 > Currently have an instruction &{rawInstruction:621 BaseInstruction:{OpType:0 Rd:0 ALU:0 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:0} Operand:0 Result:0 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:false}, skipping fetch Stage=Fetch
<nil> TRC pkg/cpu/pipeline.go:67 > canFetch: true

<nil> TRC pkg/cpu/fetch.go:83 > Advancing to next stage with instruction: 0x0000026d Stage=Fetch
<nil> TRC pkg/cpu/decode.go:170 > Advancing to next stage with instruction: &{rawInstruction:7201 BaseInstruction:{OpType:0 Rd:2 ALU:14 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:0} Operand:0 Result:9 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=Decode
<nil> TRC pkg/cpu/execute.go:292 > Advancing to next stage with instruction: <nil>
 Stage=Execute
<nil> TRC pkg/cpu/memory.go:118 > Advancing to next stage with instruction: <nil>
 Stage=Memory
<nil> TRC pkg/cpu/writeback.go:88 > Got with instruction: <nil>
 Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:39 > No current instruction to process, returning early Stage=WriteBack
<nil> TRC pkg/cpu/memory.go:52 > No current instruction to process, returning early Stage=Memory
<nil> TRC pkg/cpu/execute.go:103 > ALURI operation result: 9 Stage=Execute
<nil> TRC pkg/cpu/decode.go:69 > Decoded instruction: &{rawInstruction:621 BaseInstruction:{OpType:3 Rd:0 ALU:0 Rs:0 RMem:6 CtrlFlag:1 CtrlMode:0 MemMode:0 Imm:0} Operand:0 Result:0 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:false}
 Stage=Decode
<nil> TRC pkg/cpu/decode.go:155 > Decoded filled instruction: &{rawInstruction:621 BaseInstruction:{OpType:3 Rd:0 ALU:0 Rs:0 RMem:6 CtrlFlag:1 CtrlMode:0 MemMode:0 Imm:0} Operand:0 Result:0 RDestAux:0 DestMemAddr:9 BranchTaken:false WriteBack:true}
 Stage=Decode
<nil> TRC pkg/cpu/fetch.go:51 > Fetch failed: WAIT_NEXT_LEVEL Stage=Fetch
<nil> TRC pkg/cpu/pipeline.go:67 > canFetch: true

<nil> TRC pkg/cpu/fetch.go:78 > No instruction fetched, cannot advance Stage=Fetch
<nil> TRC pkg/cpu/decode.go:162 > previous stage Fetch is stalled Stage=Decode
<nil> TRC pkg/cpu/decode.go:170 > Advancing to next stage with instruction: &{rawInstruction:621 BaseInstruction:{OpType:3 Rd:0 ALU:0 Rs:0 RMem:6 CtrlFlag:1 CtrlMode:0 MemMode:0 Imm:0} Operand:0 Result:0 RDestAux:0 DestMemAddr:9 BranchTaken:false WriteBack:true}
 Stage=Decode
<nil> TRC pkg/cpu/execute.go:292 > Advancing to next stage with instruction: &{rawInstruction:7201 BaseInstruction:{OpType:0 Rd:2 ALU:14 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:0} Operand:0 Result:9 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:false}
 Stage=Execute
<nil> TRC pkg/cpu/memory.go:118 > Advancing to next stage with instruction: <nil>
 Stage=Memory
<nil> TRC pkg/cpu/writeback.go:88 > Got with instruction: <nil>
 Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:39 > No current instruction to process, returning early Stage=WriteBack
<nil> TRC pkg/cpu/memory.go:56 > Current instruction is not a load/store type, skipping memory stage execution &{rawInstruction:7201 BaseInstruction:{OpType:0 Rd:2 ALU:14 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:0} Operand:0 Result:9 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:false}
 Stage=Memory
<nil> TRC pkg/cpu/execute.go:168 > calculated memory address: 9 Stage=Execute
<nil> TRC pkg/cpu/decode.go:61 > No current instruction to process, returning early Stage=Decode
<nil> TRC pkg/cpu/fetch.go:51 > Fetch failed: WAIT_NEXT_LEVEL Stage=Fetch
<nil> TRC pkg/cpu/pipeline.go:67 > canFetch: true

<nil> TRC pkg/cpu/fetch.go:78 > No instruction fetched, cannot advance Stage=Fetch
<nil> TRC pkg/cpu/decode.go:162 > previous stage Fetch is stalled Stage=Decode
<nil> TRC pkg/cpu/decode.go:170 > Advancing to next stage with instruction: <nil>
 Stage=Decode
<nil> TRC pkg/cpu/execute.go:292 > Advancing to next stage with instruction: &{rawInstruction:621 BaseInstruction:{OpType:3 Rd:0 ALU:0 Rs:0 RMem:6 CtrlFlag:1 CtrlMode:0 MemMode:0 Imm:0} Operand:0 Result:0 RDestAux:0 DestMemAddr:9 BranchTaken:false WriteBack:true}
 Stage=Execute
<nil> TRC pkg/cpu/memory.go:118 > Advancing to next stage with instruction: &{rawInstruction:7201 BaseInstruction:{OpType:0 Rd:2 ALU:14 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:0} Operand:0 Result:9 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:false}
 Stage=Memory
<nil> TRC pkg/cpu/writeback.go:88 > Got with instruction: &{rawInstruction:7201 BaseInstruction:{OpType:0 Rd:2 ALU:14 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:0} Operand:0 Result:9 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:false}
 Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:43 > Processing instruction: &{rawInstruction:7201 BaseInstruction:{OpType:0 Rd:2 ALU:14 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:0} Operand:0 Result:9 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:false}
 Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:77 > No write-back required for this instruction Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:79 > Write back completed for instruction: &{rawInstruction:7201 BaseInstruction:{OpType:0 Rd:2 ALU:14 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:0} Operand:0 Result:9 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:false}
 Stage=WriteBack
<nil> TRC pkg/cpu/memory.go:56 > Current instruction is not a load/store type, skipping memory stage execution &{rawInstruction:621 BaseInstruction:{OpType:3 Rd:0 ALU:0 Rs:0 RMem:6 CtrlFlag:1 CtrlMode:0 MemMode:0 Imm:0} Operand:0 Result:0 RDestAux:0 DestMemAddr:9 BranchTaken:false WriteBack:true}
 Stage=Memory
<nil> TRC pkg/cpu/execute.go:258 > No current instruction to process, returning early Stage=Execute
<nil> TRC pkg/cpu/decode.go:61 > No current instruction to process, returning early Stage=Decode
<nil> TRC pkg/cpu/fetch.go:51 > Fetch failed: WAIT_NEXT_LEVEL Stage=Fetch
<nil> TRC pkg/cpu/pipeline.go:67 > canFetch: true

<nil> TRC pkg/cpu/fetch.go:78 > No instruction fetched, cannot advance Stage=Fetch
<nil> TRC pkg/cpu/decode.go:162 > previous stage Fetch is stalled Stage=Decode
<nil> TRC pkg/cpu/decode.go:170 > Advancing to next stage with instruction: <nil>
 Stage=Decode
<nil> TRC pkg/cpu/execute.go:292 > Advancing to next stage with instruction: <nil>
 Stage=Execute
<nil> TRC pkg/cpu/memory.go:118 > Advancing to next stage with instruction: &{rawInstruction:621 BaseInstruction:{OpType:3 Rd:0 ALU:0 Rs:0 RMem:6 CtrlFlag:1 CtrlMode:0 MemMode:0 Imm:0} Operand:0 Result:0 RDestAux:0 DestMemAddr:9 BranchTaken:false WriteBack:true}
 Stage=Memory
<nil> TRC pkg/cpu/writeback.go:88 > Got with instruction: &{rawInstruction:621 BaseInstruction:{OpType:3 Rd:0 ALU:0 Rs:0 RMem:6 CtrlFlag:1 CtrlMode:0 MemMode:0 Imm:0} Operand:0 Result:0 RDestAux:0 DestMemAddr:9 BranchTaken:false WriteBack:true}
 Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:39 > No current instruction to process, returning early Stage=WriteBack
<nil> TRC pkg/cpu/memory.go:52 > No current instruction to process, returning early Stage=Memory
<nil> TRC pkg/cpu/execute.go:258 > No current instruction to process, returning early Stage=Execute
<nil> TRC pkg/cpu/decode.go:61 > No current instruction to process, returning early Stage=Decode
<nil> TRC pkg/cpu/fetch.go:51 > Fetch failed: WAIT_NEXT_LEVEL Stage=Fetch
<nil> TRC pkg/cpu/pipeline.go:67 > canFetch: true

<nil> TRC pkg/cpu/fetch.go:78 > No instruction fetched, cannot advance Stage=Fetch
<nil> TRC pkg/cpu/decode.go:162 > previous stage Fetch is stalled Stage=Decode
<nil> TRC pkg/cpu/decode.go:170 > Advancing to next stage with instruction: <nil>
 Stage=Decode
<nil> TRC pkg/cpu/execute.go:292 > Advancing to next stage with instruction: <nil>
 Stage=Execute
<nil> TRC pkg/cpu/memory.go:118 > Advancing to next stage with instruction: <nil>
 Stage=Memory
<nil> TRC pkg/cpu/writeback.go:88 > Got with instruction: <nil>
 Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:39 > No current instruction to process, returning early Stage=WriteBack
<nil> TRC pkg/cpu/memory.go:52 > No current instruction to process, returning early Stage=Memory
<nil> TRC pkg/cpu/execute.go:258 > No current instruction to process, returning early Stage=Execute
<nil> TRC pkg/cpu/decode.go:61 > No current instruction to process, returning early Stage=Decode
<nil> TRC pkg/cpu/fetch.go:51 > Fetch failed: WAIT_NEXT_LEVEL Stage=Fetch
<nil> TRC pkg/cpu/pipeline.go:67 > canFetch: true

<nil> TRC pkg/cpu/fetch.go:78 > No instruction fetched, cannot advance Stage=Fetch
<nil> TRC pkg/cpu/decode.go:162 > previous stage Fetch is stalled Stage=Decode
<nil> TRC pkg/cpu/decode.go:170 > Advancing to next stage with instruction: <nil>
 Stage=Decode
<nil> TRC pkg/cpu/execute.go:292 > Advancing to next stage with instruction: <nil>
 Stage=Execute
<nil> TRC pkg/cpu/memory.go:118 > Advancing to next stage with instruction: <nil>
 Stage=Memory
<nil> TRC pkg/cpu/writeback.go:88 > Got with instruction: <nil>
 Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:39 > No current instruction to process, returning early Stage=WriteBack
<nil> TRC pkg/cpu/memory.go:52 > No current instruction to process, returning early Stage=Memory
<nil> TRC pkg/cpu/execute.go:258 > No current instruction to process, returning early Stage=Execute
<nil> TRC pkg/cpu/decode.go:61 > No current instruction to process, returning early Stage=Decode
<nil> TRC pkg/cpu/fetch.go:51 > Fetch failed: WAIT_NEXT_LEVEL Stage=Fetch
<nil> TRC pkg/cpu/pipeline.go:67 > canFetch: true

<nil> TRC pkg/cpu/fetch.go:78 > No instruction fetched, cannot advance Stage=Fetch
<nil> TRC pkg/cpu/decode.go:162 > previous stage Fetch is stalled Stage=Decode
<nil> TRC pkg/cpu/decode.go:170 > Advancing to next stage with instruction: <nil>
 Stage=Decode
<nil> TRC pkg/cpu/execute.go:292 > Advancing to next stage with instruction: <nil>
 Stage=Execute
<nil> TRC pkg/cpu/memory.go:118 > Advancing to next stage with instruction: <nil>
 Stage=Memory
<nil> TRC pkg/cpu/writeback.go:88 > Got with instruction: <nil>
 Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:39 > No current instruction to process, returning early Stage=WriteBack
<nil> TRC pkg/cpu/memory.go:52 > No current instruction to process, returning early Stage=Memory
<nil> TRC pkg/cpu/execute.go:258 > No current instruction to process, returning early Stage=Execute
<nil> TRC pkg/cpu/decode.go:61 > No current instruction to process, returning early Stage=Decode
<nil> TRC pkg/cpu/fetch.go:56 > Fetched instruction: 0x00041851
 Stage=Fetch
<nil> TRC pkg/cpu/fetch.go:61 > Increasing ProgramCounter to: 1 Stage=Fetch
<nil> TRC pkg/cpu/pipeline.go:67 > canFetch: true

<nil> TRC pkg/cpu/fetch.go:83 > Advancing to next stage with instruction: 0x00041851 Stage=Fetch
<nil> TRC pkg/cpu/decode.go:170 > Advancing to next stage with instruction: <nil>
 Stage=Decode
<nil> TRC pkg/cpu/execute.go:292 > Advancing to next stage with instruction: <nil>
 Stage=Execute
<nil> TRC pkg/cpu/memory.go:118 > Advancing to next stage with instruction: <nil>
 Stage=Memory
<nil> TRC pkg/cpu/writeback.go:88 > Got with instruction: <nil>
 Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:39 > No current instruction to process, returning early Stage=WriteBack
<nil> TRC pkg/cpu/memory.go:52 > No current instruction to process, returning early Stage=Memory
<nil> TRC pkg/cpu/execute.go:258 > No current instruction to process, returning early Stage=Execute
<nil> TRC pkg/cpu/decode.go:69 > Decoded instruction: &{rawInstruction:268369 BaseInstruction:{OpType:0 Rd:5 ALU:12 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:4} Operand:0 Result:0 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:false}
 Stage=Decode
<nil> TRC pkg/cpu/decode.go:155 > Decoded filled instruction: &{rawInstruction:268369 BaseInstruction:{OpType:0 Rd:5 ALU:12 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:4} Operand:4 Result:0 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=Decode
<nil> TRC pkg/cpu/fetch.go:56 > Fetched instruction: 0x00091861
 Stage=Fetch
<nil> TRC pkg/cpu/fetch.go:61 > Increasing ProgramCounter to: 2 Stage=Fetch
<nil> TRC pkg/cpu/pipeline.go:67 > canFetch: true

<nil> TRC pkg/cpu/fetch.go:83 > Advancing to next stage with instruction: 0x00091861 Stage=Fetch
<nil> TRC pkg/cpu/decode.go:170 > Advancing to next stage with instruction: &{rawInstruction:268369 BaseInstruction:{OpType:0 Rd:5 ALU:12 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:4} Operand:4 Result:0 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=Decode
<nil> TRC pkg/cpu/execute.go:292 > Advancing to next stage with instruction: <nil>
 Stage=Execute
<nil> TRC pkg/cpu/memory.go:118 > Advancing to next stage with instruction: <nil>
 Stage=Memory
<nil> TRC pkg/cpu/writeback.go:88 > Got with instruction: <nil>
 Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:39 > No current instruction to process, returning early Stage=WriteBack
<nil> TRC pkg/cpu/memory.go:52 > No current instruction to process, returning early Stage=Memory
<nil> TRC pkg/cpu/execute.go:103 > ALURI operation result: 4 Stage=Execute
<nil> TRC pkg/cpu/decode.go:69 > Decoded instruction: &{rawInstruction:596065 BaseInstruction:{OpType:0 Rd:6 ALU:12 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:9} Operand:0 Result:0 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:false}
 Stage=Decode
<nil> TRC pkg/cpu/decode.go:155 > Decoded filled instruction: &{rawInstruction:596065 BaseInstruction:{OpType:0 Rd:6 ALU:12 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:9} Operand:9 Result:0 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=Decode
<nil> TRC pkg/cpu/fetch.go:56 > Fetched instruction: 0x000a1821
 Stage=Fetch
<nil> TRC pkg/cpu/fetch.go:61 > Increasing ProgramCounter to: 3 Stage=Fetch
<nil> TRC pkg/cpu/pipeline.go:67 > canFetch: true

<nil> TRC pkg/cpu/fetch.go:83 > Advancing to next stage with instruction: 0x000a1821 Stage=Fetch
<nil> TRC pkg/cpu/decode.go:170 > Advancing to next stage with instruction: &{rawInstruction:596065 BaseInstruction:{OpType:0 Rd:6 ALU:12 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:9} Operand:9 Result:0 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=Decode
<nil> TRC pkg/cpu/execute.go:292 > Advancing to next stage with instruction: &{rawInstruction:268369 BaseInstruction:{OpType:0 Rd:5 ALU:12 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:4} Operand:4 Result:4 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=Execute
<nil> TRC pkg/cpu/memory.go:118 > Advancing to next stage with instruction: <nil>
 Stage=Memory
<nil> TRC pkg/cpu/writeback.go:88 > Got with instruction: <nil>
 Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:39 > No current instruction to process, returning early Stage=WriteBack
<nil> TRC pkg/cpu/memory.go:56 > Current instruction is not a load/store type, skipping memory stage execution &{rawInstruction:268369 BaseInstruction:{OpType:0 Rd:5 ALU:12 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:4} Operand:4 Result:4 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=Memory
<nil> TRC pkg/cpu/execute.go:103 > ALURI operation result: 9 Stage=Execute
<nil> TRC pkg/cpu/decode.go:69 > Decoded instruction: &{rawInstruction:661537 BaseInstruction:{OpType:0 Rd:2 ALU:12 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:10} Operand:0 Result:0 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:false}
 Stage=Decode
<nil> TRC pkg/cpu/decode.go:155 > Decoded filled instruction: &{rawInstruction:661537 BaseInstruction:{OpType:0 Rd:2 ALU:12 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:10} Operand:10 Result:0 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=Decode
<nil> TRC pkg/cpu/fetch.go:56 > Fetched instruction: 0x001401e1
 Stage=Fetch
<nil> TRC pkg/cpu/fetch.go:61 > Increasing ProgramCounter to: 4 Stage=Fetch
<nil> TRC pkg/cpu/pipeline.go:67 > canFetch: true

<nil> TRC pkg/cpu/fetch.go:83 > Advancing to next stage with instruction: 0x001401e1 Stage=Fetch
<nil> TRC pkg/cpu/decode.go:170 > Advancing to next stage with instruction: &{rawInstruction:661537 BaseInstruction:{OpType:0 Rd:2 ALU:12 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:10} Operand:10 Result:0 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=Decode
<nil> TRC pkg/cpu/execute.go:292 > Advancing to next stage with instruction: &{rawInstruction:596065 BaseInstruction:{OpType:0 Rd:6 ALU:12 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:9} Operand:9 Result:9 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=Execute
<nil> TRC pkg/cpu/memory.go:118 > Advancing to next stage with instruction: &{rawInstruction:268369 BaseInstruction:{OpType:0 Rd:5 ALU:12 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:4} Operand:4 Result:4 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=Memory
<nil> TRC pkg/cpu/writeback.go:88 > Got with instruction: &{rawInstruction:268369 BaseInstruction:{OpType:0 Rd:5 ALU:12 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:4} Operand:4 Result:4 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:43 > Processing instruction: &{rawInstruction:268369 BaseInstruction:{OpType:0 Rd:5 ALU:12 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:4} Operand:4 Result:4 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:65 > Writing back result: 4 to r5
 Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:67 > Unblocked register r5 for write back
 Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:75 > Written back to rdestaux: 0 0
 Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:79 > Write back completed for instruction: &{rawInstruction:268369 BaseInstruction:{OpType:0 Rd:5 ALU:12 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:4} Operand:4 Result:4 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=WriteBack
<nil> TRC pkg/cpu/memory.go:56 > Current instruction is not a load/store type, skipping memory stage execution &{rawInstruction:596065 BaseInstruction:{OpType:0 Rd:6 ALU:12 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:9} Operand:9 Result:9 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=Memory
<nil> TRC pkg/cpu/execute.go:103 > ALURI operation result: 10 Stage=Execute
<nil> TRC pkg/cpu/decode.go:69 > Decoded instruction: &{rawInstruction:1311201 BaseInstruction:{OpType:0 Rd:30 ALU:0 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:20} Operand:0 Result:0 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:false}
 Stage=Decode
<nil> TRC pkg/cpu/decode.go:155 > Decoded filled instruction: &{rawInstruction:1311201 BaseInstruction:{OpType:0 Rd:30 ALU:0 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:20} Operand:20 Result:0 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=Decode
<nil> TRC pkg/cpu/fetch.go:51 > Fetch failed: WAIT_NEXT_LEVEL Stage=Fetch
<nil> TRC pkg/cpu/pipeline.go:67 > canFetch: true

<nil> TRC pkg/cpu/fetch.go:78 > No instruction fetched, cannot advance Stage=Fetch
<nil> TRC pkg/cpu/decode.go:162 > previous stage Fetch is stalled Stage=Decode
<nil> TRC pkg/cpu/decode.go:170 > Advancing to next stage with instruction: &{rawInstruction:1311201 BaseInstruction:{OpType:0 Rd:30 ALU:0 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:20} Operand:20 Result:0 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=Decode
<nil> TRC pkg/cpu/execute.go:292 > Advancing to next stage with instruction: &{rawInstruction:661537 BaseInstruction:{OpType:0 Rd:2 ALU:12 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:10} Operand:10 Result:10 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=Execute
<nil> TRC pkg/cpu/memory.go:118 > Advancing to next stage with instruction: &{rawInstruction:596065 BaseInstruction:{OpType:0 Rd:6 ALU:12 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:9} Operand:9 Result:9 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=Memory
<nil> TRC pkg/cpu/writeback.go:88 > Got with instruction: &{rawInstruction:596065 BaseInstruction:{OpType:0 Rd:6 ALU:12 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:9} Operand:9 Result:9 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:43 > Processing instruction: &{rawInstruction:596065 BaseInstruction:{OpType:0 Rd:6 ALU:12 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:9} Operand:9 Result:9 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:65 > Writing back result: 9 to r6
 Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:67 > Unblocked register r6 for write back
 Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:75 > Written back to rdestaux: 0 0
 Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:79 > Write back completed for instruction: &{rawInstruction:596065 BaseInstruction:{OpType:0 Rd:6 ALU:12 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:9} Operand:9 Result:9 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=WriteBack
<nil> TRC pkg/cpu/memory.go:56 > Current instruction is not a load/store type, skipping memory stage execution &{rawInstruction:661537 BaseInstruction:{OpType:0 Rd:2 ALU:12 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:10} Operand:10 Result:10 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=Memory
<nil> TRC pkg/cpu/execute.go:103 > ALURI operation result: 20 Stage=Execute
<nil> TRC pkg/cpu/decode.go:61 > No current instruction to process, returning early Stage=Decode
<nil> TRC pkg/cpu/fetch.go:51 > Fetch failed: WAIT_NEXT_LEVEL Stage=Fetch
<nil> TRC pkg/cpu/pipeline.go:67 > canFetch: true

<nil> TRC pkg/cpu/fetch.go:78 > No instruction fetched, cannot advance Stage=Fetch
<nil> TRC pkg/cpu/decode.go:162 > previous stage Fetch is stalled Stage=Decode
<nil> TRC pkg/cpu/decode.go:170 > Advancing to next stage with instruction: <nil>
 Stage=Decode
<nil> TRC pkg/cpu/execute.go:292 > Advancing to next stage with instruction: &{rawInstruction:1311201 BaseInstruction:{OpType:0 Rd:30 ALU:0 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:20} Operand:20 Result:20 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=Execute
<nil> TRC pkg/cpu/memory.go:118 > Advancing to next stage with instruction: &{rawInstruction:661537 BaseInstruction:{OpType:0 Rd:2 ALU:12 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:10} Operand:10 Result:10 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=Memory
<nil> TRC pkg/cpu/writeback.go:88 > Got with instruction: &{rawInstruction:661537 BaseInstruction:{OpType:0 Rd:2 ALU:12 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:10} Operand:10 Result:10 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:43 > Processing instruction: &{rawInstruction:661537 BaseInstruction:{OpType:0 Rd:2 ALU:12 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:10} Operand:10 Result:10 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:65 > Writing back result: 10 to r2
 Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:67 > Unblocked register r2 for write back
 Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:75 > Written back to rdestaux: 0 0
 Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:79 > Write back completed for instruction: &{rawInstruction:661537 BaseInstruction:{OpType:0 Rd:2 ALU:12 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:10} Operand:10 Result:10 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=WriteBack
<nil> TRC pkg/cpu/memory.go:56 > Current instruction is not a load/store type, skipping memory stage execution &{rawInstruction:1311201 BaseInstruction:{OpType:0 Rd:30 ALU:0 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:20} Operand:20 Result:20 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=Memory
<nil> TRC pkg/cpu/execute.go:258 > No current instruction to process, returning early Stage=Execute
<nil> TRC pkg/cpu/decode.go:61 > No current instruction to process, returning early Stage=Decode
<nil> TRC pkg/cpu/fetch.go:51 > Fetch failed: WAIT_NEXT_LEVEL Stage=Fetch
<nil> TRC pkg/cpu/pipeline.go:67 > canFetch: true

<nil> TRC pkg/cpu/fetch.go:78 > No instruction fetched, cannot advance Stage=Fetch
<nil> TRC pkg/cpu/decode.go:162 > previous stage Fetch is stalled Stage=Decode
<nil> TRC pkg/cpu/decode.go:170 > Advancing to next stage with instruction: <nil>
 Stage=Decode
<nil> TRC pkg/cpu/execute.go:292 > Advancing to next stage with instruction: <nil>
 Stage=Execute
<nil> TRC pkg/cpu/memory.go:118 > Advancing to next stage with instruction: &{rawInstruction:1311201 BaseInstruction:{OpType:0 Rd:30 ALU:0 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:20} Operand:20 Result:20 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=Memory
<nil> TRC pkg/cpu/writeback.go:88 > Got with instruction: &{rawInstruction:1311201 BaseInstruction:{OpType:0 Rd:30 ALU:0 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:20} Operand:20 Result:20 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:43 > Processing instruction: &{rawInstruction:1311201 BaseInstruction:{OpType:0 Rd:30 ALU:0 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:20} Operand:20 Result:20 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:65 > Writing back result: 20 to r30
 Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:67 > Unblocked register r30 for write back
 Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:75 > Written back to rdestaux: 0 0
 Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:79 > Write back completed for instruction: &{rawInstruction:1311201 BaseInstruction:{OpType:0 Rd:30 ALU:0 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:20} Operand:20 Result:20 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=WriteBack
<nil> TRC pkg/cpu/memory.go:52 > No current instruction to process, returning early Stage=Memory
<nil> TRC pkg/cpu/execute.go:258 > No current instruction to process, returning early Stage=Execute
<nil> TRC pkg/cpu/decode.go:61 > No current instruction to process, returning early Stage=Decode
<nil> TRC pkg/cpu/fetch.go:56 > Fetched instruction: 0x00020041
 Stage=Fetch
<nil> TRC pkg/cpu/fetch.go:61 > Increasing ProgramCounter to: 5 Stage=Fetch
<nil> TRC pkg/cpu/pipeline.go:67 > canFetch: true

<nil> TRC pkg/cpu/fetch.go:83 > Advancing to next stage with instruction: 0x00020041 Stage=Fetch
<nil> TRC pkg/cpu/decode.go:170 > Advancing to next stage with instruction: <nil>
 Stage=Decode
<nil> TRC pkg/cpu/execute.go:292 > Advancing to next stage with instruction: <nil>
 Stage=Execute
<nil> TRC pkg/cpu/memory.go:118 > Advancing to next stage with instruction: <nil>
 Stage=Memory
<nil> TRC pkg/cpu/writeback.go:88 > Got with instruction: <nil>
 Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:39 > No current instruction to process, returning early Stage=WriteBack
<nil> TRC pkg/cpu/memory.go:52 > No current instruction to process, returning early Stage=Memory
<nil> TRC pkg/cpu/execute.go:258 > No current instruction to process, returning early Stage=Execute
<nil> TRC pkg/cpu/decode.go:69 > Decoded instruction: &{rawInstruction:131137 BaseInstruction:{OpType:0 Rd:4 ALU:0 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:2} Operand:0 Result:0 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:false}
 Stage=Decode
<nil> TRC pkg/cpu/decode.go:155 > Decoded filled instruction: &{rawInstruction:131137 BaseInstruction:{OpType:0 Rd:4 ALU:0 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:2} Operand:2 Result:0 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=Decode
<nil> TRC pkg/cpu/fetch.go:56 > Fetched instruction: 0x00010221
 Stage=Fetch
<nil> TRC pkg/cpu/fetch.go:61 > Increasing ProgramCounter to: 6 Stage=Fetch
<nil> TRC pkg/cpu/pipeline.go:67 > canFetch: true

<nil> TRC pkg/cpu/fetch.go:83 > Advancing to next stage with instruction: 0x00010221 Stage=Fetch
<nil> TRC pkg/cpu/decode.go:170 > Advancing to next stage with instruction: &{rawInstruction:131137 BaseInstruction:{OpType:0 Rd:4 ALU:0 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:2} Operand:2 Result:0 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=Decode
<nil> TRC pkg/cpu/execute.go:292 > Advancing to next stage with instruction: <nil>
 Stage=Execute
<nil> TRC pkg/cpu/memory.go:118 > Advancing to next stage with instruction: <nil>
 Stage=Memory
<nil> TRC pkg/cpu/writeback.go:88 > Got with instruction: <nil>
 Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:39 > No current instruction to process, returning early Stage=WriteBack
<nil> TRC pkg/cpu/memory.go:52 > No current instruction to process, returning early Stage=Memory
<nil> TRC pkg/cpu/execute.go:103 > ALURI operation result: 2 Stage=Execute
<nil> TRC pkg/cpu/decode.go:69 > Decoded instruction: &{rawInstruction:66081 BaseInstruction:{OpType:0 Rd:2 ALU:1 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:1} Operand:0 Result:0 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:false}
 Stage=Decode
<nil> TRC pkg/cpu/decode.go:155 > Decoded filled instruction: &{rawInstruction:66081 BaseInstruction:{OpType:0 Rd:2 ALU:1 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:1} Operand:1 Result:10 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=Decode
<nil> TRC pkg/cpu/fetch.go:56 > Fetched instruction: 0x00001c21
 Stage=Fetch
<nil> TRC pkg/cpu/fetch.go:61 > Increasing ProgramCounter to: 7 Stage=Fetch
<nil> TRC pkg/cpu/pipeline.go:67 > canFetch: true

<nil> TRC pkg/cpu/fetch.go:83 > Advancing to next stage with instruction: 0x00001c21 Stage=Fetch
<nil> TRC pkg/cpu/decode.go:170 > Advancing to next stage with instruction: &{rawInstruction:66081 BaseInstruction:{OpType:0 Rd:2 ALU:1 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:1} Operand:1 Result:10 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=Decode
<nil> TRC pkg/cpu/execute.go:292 > Advancing to next stage with instruction: &{rawInstruction:131137 BaseInstruction:{OpType:0 Rd:4 ALU:0 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:2} Operand:2 Result:2 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=Execute
<nil> TRC pkg/cpu/memory.go:118 > Advancing to next stage with instruction: <nil>
 Stage=Memory
<nil> TRC pkg/cpu/writeback.go:88 > Got with instruction: <nil>
 Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:39 > No current instruction to process, returning early Stage=WriteBack
<nil> TRC pkg/cpu/memory.go:56 > Current instruction is not a load/store type, skipping memory stage execution &{rawInstruction:131137 BaseInstruction:{OpType:0 Rd:4 ALU:0 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:2} Operand:2 Result:2 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=Memory
<nil> TRC pkg/cpu/execute.go:103 > ALURI operation result: 9 Stage=Execute
<nil> TRC pkg/cpu/decode.go:69 > Decoded instruction: &{rawInstruction:7201 BaseInstruction:{OpType:0 Rd:2 ALU:14 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:0} Operand:0 Result:0 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:false}
 Stage=Decode
<nil> TRC pkg/cpu/decode.go:75 > Failed to read register r2 -1 Stage=Decode
<nil> TRC pkg/cpu/fetch.go:56 > Fetched instruction: 0x0000026d
 Stage=Fetch
<nil> TRC pkg/cpu/fetch.go:61 > Increasing ProgramCounter to: 8 Stage=Fetch
<nil> TRC pkg/cpu/pipeline.go:67 > canFetch: true

<nil> TRC pkg/cpu/fetch.go:88 > Next stage cannot advance, stalling Stage=Fetch
<nil> TRC pkg/cpu/decode.go:165 > Decode is busy, cannot advance: 1 Stage=Decode
<nil> TRC pkg/cpu/execute.go:284 > previous stage Decode returned stall
 Stage=Execute
<nil> TRC pkg/cpu/execute.go:292 > Advancing to next stage with instruction: &{rawInstruction:66081 BaseInstruction:{OpType:0 Rd:2 ALU:1 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:1} Operand:1 Result:9 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=Execute
<nil> TRC pkg/cpu/memory.go:118 > Advancing to next stage with instruction: &{rawInstruction:131137 BaseInstruction:{OpType:0 Rd:4 ALU:0 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:2} Operand:2 Result:2 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=Memory
<nil> TRC pkg/cpu/writeback.go:88 > Got with instruction: &{rawInstruction:131137 BaseInstruction:{OpType:0 Rd:4 ALU:0 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:2} Operand:2 Result:2 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:43 > Processing instruction: &{rawInstruction:131137 BaseInstruction:{OpType:0 Rd:4 ALU:0 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:2} Operand:2 Result:2 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:65 > Writing back result: 2 to r4
 Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:67 > Unblocked register r4 for write back
 Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:75 > Written back to rdestaux: 0 0
 Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:79 > Write back completed for instruction: &{rawInstruction:131137 BaseInstruction:{OpType:0 Rd:4 ALU:0 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:2} Operand:2 Result:2 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=WriteBack
<nil> TRC pkg/cpu/memory.go:56 > Current instruction is not a load/store type, skipping memory stage execution &{rawInstruction:66081 BaseInstruction:{OpType:0 Rd:2 ALU:1 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:1} Operand:1 Result:9 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=Memory
<nil> TRC pkg/cpu/execute.go:258 > No current instruction to process, returning early Stage=Execute
<nil> TRC pkg/cpu/decode.go:69 > Decoded instruction: &{rawInstruction:7201 BaseInstruction:{OpType:0 Rd:2 ALU:14 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:0} Operand:0 Result:0 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:false}
 Stage=Decode
<nil> TRC pkg/cpu/decode.go:75 > Failed to read register r2 -1 Stage=Decode
<nil> TRC pkg/cpu/fetch.go:44 > Currently have an instruction &{rawInstruction:621 BaseInstruction:{OpType:0 Rd:0 ALU:0 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:0} Operand:0 Result:0 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:false}, skipping fetch Stage=Fetch
<nil> TRC pkg/cpu/pipeline.go:67 > canFetch: true

<nil> TRC pkg/cpu/fetch.go:88 > Next stage cannot advance, stalling Stage=Fetch
<nil> TRC pkg/cpu/decode.go:165 > Decode is busy, cannot advance: 1 Stage=Decode
<nil> TRC pkg/cpu/execute.go:284 > previous stage Decode returned stall
 Stage=Execute
<nil> TRC pkg/cpu/execute.go:292 > Advancing to next stage with instruction: <nil>
 Stage=Execute
<nil> TRC pkg/cpu/memory.go:118 > Advancing to next stage with instruction: &{rawInstruction:66081 BaseInstruction:{OpType:0 Rd:2 ALU:1 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:1} Operand:1 Result:9 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=Memory
<nil> TRC pkg/cpu/writeback.go:88 > Got with instruction: &{rawInstruction:66081 BaseInstruction:{OpType:0 Rd:2 ALU:1 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:1} Operand:1 Result:9 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:43 > Processing instruction: &{rawInstruction:66081 BaseInstruction:{OpType:0 Rd:2 ALU:1 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:1} Operand:1 Result:9 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:65 > Writing back result: 9 to r2
 Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:67 > Unblocked register r2 for write back
 Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:75 > Written back to rdestaux: 0 0
 Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:79 > Write back completed for instruction: &{rawInstruction:66081 BaseInstruction:{OpType:0 Rd:2 ALU:1 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:1} Operand:1 Result:9 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=WriteBack
<nil> TRC pkg/cpu/memory.go:52 > No current instruction to process, returning early Stage=Memory
<nil> TRC pkg/cpu/execute.go:258 > No current instruction to process, returning early Stage=Execute
<nil> TRC pkg/cpu/decode.go:69 > Decoded instruction: &{rawInstruction:7201 BaseInstruction:{OpType:0 Rd:2 ALU:14 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:0} Operand:0 Result:0 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:false}
 Stage=Decode
<nil> TRC pkg/cpu/decode.go:155 > Decoded filled instruction: &{rawInstruction:7201 BaseInstruction:{OpType:0 Rd:2 ALU:14 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:0} Operand:0 Result:9 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=Decode
<nil> TRC pkg/cpu/fetch.go:44 > Currently have an instruction &{rawInstruction:621 BaseInstruction:{OpType:0 Rd:0 ALU:0 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:0} Operand:0 Result:0 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:false}, skipping fetch Stage=Fetch
<nil> TRC pkg/cpu/pipeline.go:67 > canFetch: true

<nil> TRC pkg/cpu/fetch.go:83 > Advancing to next stage with instruction: 0x0000026d Stage=Fetch
<nil> TRC pkg/cpu/decode.go:170 > Advancing to next stage with instruction: &{rawInstruction:7201 BaseInstruction:{OpType:0 Rd:2 ALU:14 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:0} Operand:0 Result:9 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=Decode
<nil> TRC pkg/cpu/execute.go:292 > Advancing to next stage with instruction: <nil>
 Stage=Execute
<nil> TRC pkg/cpu/memory.go:118 > Advancing to next stage with instruction: <nil>
 Stage=Memory
<nil> TRC pkg/cpu/writeback.go:88 > Got with instruction: <nil>
 Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:39 > No current instruction to process, returning early Stage=WriteBack
<nil> TRC pkg/cpu/memory.go:52 > No current instruction to process, returning early Stage=Memory
<nil> TRC pkg/cpu/execute.go:103 > ALURI operation result: 9 Stage=Execute
<nil> TRC pkg/cpu/decode.go:69 > Decoded instruction: &{rawInstruction:621 BaseInstruction:{OpType:3 Rd:0 ALU:0 Rs:0 RMem:6 CtrlFlag:1 CtrlMode:0 MemMode:0 Imm:0} Operand:0 Result:0 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:false}
 Stage=Decode
<nil> TRC pkg/cpu/decode.go:155 > Decoded filled instruction: &{rawInstruction:621 BaseInstruction:{OpType:3 Rd:0 ALU:0 Rs:0 RMem:6 CtrlFlag:1 CtrlMode:0 MemMode:0 Imm:0} Operand:0 Result:0 RDestAux:0 DestMemAddr:9 BranchTaken:false WriteBack:true}
 Stage=Decode
<nil> TRC pkg/cpu/fetch.go:51 > Fetch failed: WAIT_NEXT_LEVEL Stage=Fetch
<nil> TRC pkg/cpu/pipeline.go:67 > canFetch: true

<nil> TRC pkg/cpu/fetch.go:78 > No instruction fetched, cannot advance Stage=Fetch
<nil> TRC pkg/cpu/decode.go:162 > previous stage Fetch is stalled Stage=Decode
<nil> TRC pkg/cpu/decode.go:170 > Advancing to next stage with instruction: &{rawInstruction:621 BaseInstruction:{OpType:3 Rd:0 ALU:0 Rs:0 RMem:6 CtrlFlag:1 CtrlMode:0 MemMode:0 Imm:0} Operand:0 Result:0 RDestAux:0 DestMemAddr:9 BranchTaken:false WriteBack:true}
 Stage=Decode
<nil> TRC pkg/cpu/execute.go:292 > Advancing to next stage with instruction: &{rawInstruction:7201 BaseInstruction:{OpType:0 Rd:2 ALU:14 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:0} Operand:0 Result:9 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:false}
 Stage=Execute
<nil> TRC pkg/cpu/memory.go:118 > Advancing to next stage with instruction: <nil>
 Stage=Memory
<nil> TRC pkg/cpu/writeback.go:88 > Got with instruction: <nil>
 Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:39 > No current instruction to process, returning early Stage=WriteBack
<nil> TRC pkg/cpu/memory.go:56 > Current instruction is not a load/store type, skipping memory stage execution &{rawInstruction:7201 BaseInstruction:{OpType:0 Rd:2 ALU:14 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:0} Operand:0 Result:9 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:false}
 Stage=Memory
<nil> TRC pkg/cpu/execute.go:168 > calculated memory address: 9 Stage=Execute
<nil> TRC pkg/cpu/decode.go:61 > No current instruction to process, returning early Stage=Decode
<nil> TRC pkg/cpu/fetch.go:51 > Fetch failed: WAIT_NEXT_LEVEL Stage=Fetch
<nil> TRC pkg/cpu/pipeline.go:67 > canFetch: true

<nil> TRC pkg/cpu/fetch.go:78 > No instruction fetched, cannot advance Stage=Fetch
<nil> TRC pkg/cpu/decode.go:162 > previous stage Fetch is stalled Stage=Decode
<nil> TRC pkg/cpu/decode.go:170 > Advancing to next stage with instruction: <nil>
 Stage=Decode
<nil> TRC pkg/cpu/execute.go:292 > Advancing to next stage with instruction: &{rawInstruction:621 BaseInstruction:{OpType:3 Rd:0 ALU:0 Rs:0 RMem:6 CtrlFlag:1 CtrlMode:0 MemMode:0 Imm:0} Operand:0 Result:0 RDestAux:0 DestMemAddr:9 BranchTaken:false WriteBack:true}
 Stage=Execute
<nil> TRC pkg/cpu/memory.go:118 > Advancing to next stage with instruction: &{rawInstruction:7201 BaseInstruction:{OpType:0 Rd:2 ALU:14 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:0} Operand:0 Result:9 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:false}
 Stage=Memory
<nil> TRC pkg/cpu/writeback.go:88 > Got with instruction: &{rawInstruction:7201 BaseInstruction:{OpType:0 Rd:2 ALU:14 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:0} Operand:0 Result:9 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:false}
 Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:43 > Processing instruction: &{rawInstruction:7201 BaseInstruction:{OpType:0 Rd:2 ALU:14 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:0} Operand:0 Result:9 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:false}
 Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:77 > No write-back required for this instruction Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:79 > Write back completed for instruction: &{rawInstruction:7201 BaseInstruction:{OpType:0 Rd:2 ALU:14 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:0} Operand:0 Result:9 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:false}
 Stage=WriteBack
<nil> TRC pkg/cpu/memory.go:56 > Current instruction is not a load/store type, skipping memory stage execution &{rawInstruction:621 BaseInstruction:{OpType:3 Rd:0 ALU:0 Rs:0 RMem:6 CtrlFlag:1 CtrlMode:0 MemMode:0 Imm:0} Operand:0 Result:0 RDestAux:0 DestMemAddr:9 BranchTaken:false WriteBack:true}
 Stage=Memory
<nil> TRC pkg/cpu/execute.go:258 > No current instruction to process, returning early Stage=Execute
<nil> TRC pkg/cpu/decode.go:61 > No current instruction to process, returning early Stage=Decode
<nil> TRC pkg/cpu/fetch.go:51 > Fetch failed: WAIT_NEXT_LEVEL Stage=Fetch
<nil> TRC pkg/cpu/pipeline.go:67 > canFetch: true

<nil> TRC pkg/cpu/fetch.go:78 > No instruction fetched, cannot advance Stage=Fetch
<nil> TRC pkg/cpu/decode.go:162 > previous stage Fetch is stalled Stage=Decode
<nil> TRC pkg/cpu/decode.go:170 > Advancing to next stage with instruction: <nil>
 Stage=Decode
<nil> TRC pkg/cpu/execute.go:292 > Advancing to next stage with instruction: <nil>
 Stage=Execute
<nil> TRC pkg/cpu/memory.go:118 > Advancing to next stage with instruction: &{rawInstruction:621 BaseInstruction:{OpType:3 Rd:0 ALU:0 Rs:0 RMem:6 CtrlFlag:1 CtrlMode:0 MemMode:0 Imm:0} Operand:0 Result:0 RDestAux:0 DestMemAddr:9 BranchTaken:false WriteBack:true}
 Stage=Memory
<nil> TRC pkg/cpu/writeback.go:88 > Got with instruction: &{rawInstruction:621 BaseInstruction:{OpType:3 Rd:0 ALU:0 Rs:0 RMem:6 CtrlFlag:1 CtrlMode:0 MemMode:0 Imm:0} Operand:0 Result:0 RDestAux:0 DestMemAddr:9 BranchTaken:false WriteBack:true}
 Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:43 > Processing instruction: &{rawInstruction:621 BaseInstruction:{OpType:3 Rd:0 ALU:0 Rs:0 RMem:6 CtrlFlag:1 CtrlMode:0 MemMode:0 Imm:0} Operand:0 Result:0 RDestAux:0 DestMemAddr:9 BranchTaken:false WriteBack:true}
 Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:50 > Control instruction detected Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:52 > Branch not taken, no write back to Program Counter required Stage=WriteBack
<nil> TRC pkg/cpu/memory.go:52 > No current instruction to process, returning early Stage=Memory
<nil> TRC pkg/cpu/execute.go:258 > No current instruction to process, returning early Stage=Execute
<nil> TRC pkg/cpu/decode.go:61 > No current instruction to process, returning early Stage=Decode
<nil> TRC pkg/cpu/fetch.go:56 > Fetched instruction: 0x0000005d
 Stage=Fetch
<nil> TRC pkg/cpu/fetch.go:61 > Increasing ProgramCounter to: 9 Stage=Fetch
<nil> TRC pkg/cpu/pipeline.go:67 > canFetch: true

<nil> TRC pkg/cpu/fetch.go:83 > Advancing to next stage with instruction: 0x0000005d Stage=Fetch
<nil> TRC pkg/cpu/decode.go:170 > Advancing to next stage with instruction: <nil>
 Stage=Decode
<nil> TRC pkg/cpu/execute.go:292 > Advancing to next stage with instruction: <nil>
 Stage=Execute
<nil> TRC pkg/cpu/memory.go:118 > Advancing to next stage with instruction: <nil>
 Stage=Memory
<nil> TRC pkg/cpu/writeback.go:88 > Got with instruction: <nil>
 Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:39 > No current instruction to process, returning early Stage=WriteBack
<nil> TRC pkg/cpu/memory.go:52 > No current instruction to process, returning early Stage=Memory
<nil> TRC pkg/cpu/execute.go:258 > No current instruction to process, returning early Stage=Execute
<nil> TRC pkg/cpu/decode.go:69 > Decoded instruction: &{rawInstruction:93 BaseInstruction:{OpType:3 Rd:0 ALU:0 Rs:0 RMem:5 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:0} Operand:0 Result:0 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:false}
 Stage=Decode
<nil> TRC pkg/cpu/decode.go:155 > Decoded filled instruction: &{rawInstruction:93 BaseInstruction:{OpType:3 Rd:0 ALU:0 Rs:0 RMem:5 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:0} Operand:0 Result:0 RDestAux:0 DestMemAddr:4 BranchTaken:false WriteBack:true}
 Stage=Decode
<nil> TRC pkg/cpu/fetch.go:56 > Fetched instruction: 0xbeef0a11
 Stage=Fetch
<nil> TRC pkg/cpu/fetch.go:61 > Increasing ProgramCounter to: 10 Stage=Fetch
<nil> TRC pkg/cpu/pipeline.go:67 > canFetch: true

<nil> TRC pkg/cpu/fetch.go:83 > Advancing to next stage with instruction: 0xbeef0a11 Stage=Fetch
<nil> TRC pkg/cpu/decode.go:170 > Advancing to next stage with instruction: &{rawInstruction:93 BaseInstruction:{OpType:3 Rd:0 ALU:0 Rs:0 RMem:5 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:0} Operand:0 Result:0 RDestAux:0 DestMemAddr:4 BranchTaken:false WriteBack:true}
 Stage=Decode
<nil> TRC pkg/cpu/execute.go:292 > Advancing to next stage with instruction: <nil>
 Stage=Execute
<nil> TRC pkg/cpu/memory.go:118 > Advancing to next stage with instruction: <nil>
 Stage=Memory
<nil> TRC pkg/cpu/writeback.go:88 > Got with instruction: <nil>
 Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:39 > No current instruction to process, returning early Stage=WriteBack
<nil> TRC pkg/cpu/memory.go:52 > No current instruction to process, returning early Stage=Memory
<nil> TRC pkg/cpu/execute.go:168 > calculated memory address: 4 Stage=Execute
<nil> TRC pkg/cpu/decode.go:69 > Decoded instruction: &{rawInstruction:3203336721 BaseInstruction:{OpType:0 Rd:1 ALU:5 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:-16657} Operand:0 Result:0 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:false}
 Stage=Decode
<nil> TRC pkg/cpu/decode.go:155 > Decoded filled instruction: &{rawInstruction:3203336721 BaseInstruction:{OpType:0 Rd:1 ALU:5 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:-16657} Operand:4294950639 Result:0 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=Decode
<nil> TRC pkg/cpu/fetch.go:56 > Fetched instruction: 0x00000419
 Stage=Fetch
<nil> TRC pkg/cpu/fetch.go:61 > Increasing ProgramCounter to: 11 Stage=Fetch
<nil> TRC pkg/cpu/pipeline.go:67 > canFetch: true

<nil> TRC pkg/cpu/fetch.go:83 > Advancing to next stage with instruction: 0x00000419 Stage=Fetch
<nil> TRC pkg/cpu/decode.go:170 > Advancing to next stage with instruction: &{rawInstruction:3203336721 BaseInstruction:{OpType:0 Rd:1 ALU:5 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:-16657} Operand:4294950639 Result:0 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=Decode
<nil> TRC pkg/cpu/execute.go:292 > Advancing to next stage with instruction: &{rawInstruction:93 BaseInstruction:{OpType:3 Rd:0 ALU:0 Rs:0 RMem:5 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:0} Operand:0 Result:0 RDestAux:0 DestMemAddr:4 BranchTaken:true WriteBack:true}
 Stage=Execute
<nil> TRC pkg/cpu/memory.go:118 > Advancing to next stage with instruction: <nil>
 Stage=Memory
<nil> TRC pkg/cpu/writeback.go:88 > Got with instruction: <nil>
 Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:39 > No current instruction to process, returning early Stage=WriteBack
<nil> TRC pkg/cpu/memory.go:56 > Current instruction is not a load/store type, skipping memory stage execution &{rawInstruction:93 BaseInstruction:{OpType:3 Rd:0 ALU:0 Rs:0 RMem:5 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:0} Operand:0 Result:0 RDestAux:0 DestMemAddr:4 BranchTaken:true WriteBack:true}
 Stage=Memory
<nil> TRC pkg/cpu/execute.go:103 > ALURI operation result: 4294950639 Stage=Execute
<nil> TRC pkg/cpu/decode.go:69 > Decoded instruction: &{rawInstruction:1049 BaseInstruction:{OpType:2 Rd:1 ALU:0 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:2 Imm:0} Operand:0 Result:0 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:false}
 Stage=Decode
<nil> TRC pkg/cpu/decode.go:155 > Decoded filled instruction: &{rawInstruction:1049 BaseInstruction:{OpType:2 Rd:1 ALU:0 Rs:0 RMem:30 CtrlFlag:0 CtrlMode:0 MemMode:2 Imm:0} Operand:0 Result:0 RDestAux:0 DestMemAddr:20 BranchTaken:false WriteBack:false}
 Stage=Decode
<nil> TRC pkg/cpu/fetch.go:56 > Fetched instruction: 0x00000419
 Stage=Fetch
<nil> TRC pkg/cpu/fetch.go:61 > Increasing ProgramCounter to: 12 Stage=Fetch
<nil> TRC pkg/cpu/pipeline.go:67 > canFetch: true

<nil> TRC pkg/cpu/fetch.go:83 > Advancing to next stage with instruction: 0x00000419 Stage=Fetch
<nil> TRC pkg/cpu/decode.go:170 > Advancing to next stage with instruction: &{rawInstruction:1049 BaseInstruction:{OpType:2 Rd:1 ALU:0 Rs:0 RMem:30 CtrlFlag:0 CtrlMode:0 MemMode:2 Imm:0} Operand:0 Result:0 RDestAux:0 DestMemAddr:20 BranchTaken:false WriteBack:false}
 Stage=Decode
<nil> TRC pkg/cpu/execute.go:292 > Advancing to next stage with instruction: &{rawInstruction:3203336721 BaseInstruction:{OpType:0 Rd:1 ALU:5 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:-16657} Operand:4294950639 Result:4294950639 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=Execute
<nil> TRC pkg/cpu/memory.go:118 > Advancing to next stage with instruction: &{rawInstruction:93 BaseInstruction:{OpType:3 Rd:0 ALU:0 Rs:0 RMem:5 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:0} Operand:0 Result:0 RDestAux:0 DestMemAddr:4 BranchTaken:true WriteBack:true}
 Stage=Memory
<nil> TRC pkg/cpu/writeback.go:88 > Got with instruction: &{rawInstruction:93 BaseInstruction:{OpType:3 Rd:0 ALU:0 Rs:0 RMem:5 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:0} Operand:0 Result:0 RDestAux:0 DestMemAddr:4 BranchTaken:true WriteBack:true}
 Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:43 > Processing instruction: &{rawInstruction:93 BaseInstruction:{OpType:3 Rd:0 ALU:0 Rs:0 RMem:5 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:0} Operand:0 Result:0 RDestAux:0 DestMemAddr:4 BranchTaken:true WriteBack:true}
 Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:50 > Control instruction detected Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:59 > Writing to Program Counter directly from control instruction to 4
 Stage=WriteBack
<nil> TRC pkg/cpu/fetch.go:95 > Squashing instruction: <nil>
 Stage=Fetch
<nil> TRC pkg/cpu/decode.go:182 > Squashing instruction: &{rawInstruction:1049 BaseInstruction:{OpType:0 Rd:0 ALU:0 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:0} Operand:0 Result:0 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:false}
 Stage=Decode
<nil> TRC pkg/cpu/execute.go:304 > Squashing instruction: &{rawInstruction:1049 BaseInstruction:{OpType:2 Rd:1 ALU:0 Rs:0 RMem:30 CtrlFlag:0 CtrlMode:0 MemMode:2 Imm:0} Operand:0 Result:0 RDestAux:0 DestMemAddr:20 BranchTaken:false WriteBack:false}
 Stage=Execute
<nil> TRC pkg/cpu/memory.go:130 > Squashing instruction: &{rawInstruction:3203336721 BaseInstruction:{OpType:0 Rd:1 ALU:5 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:-16657} Operand:4294950639 Result:4294950639 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=Memory
<nil> TRC pkg/cpu/writeback.go:95 > Squashing instruction: &{rawInstruction:93 BaseInstruction:{OpType:3 Rd:0 ALU:0 Rs:0 RMem:5 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:0} Operand:0 Result:0 RDestAux:0 DestMemAddr:4 BranchTaken:true WriteBack:true}
 Stage=WriteBack
<nil> TRC pkg/cpu/memory.go:52 > No current instruction to process, returning early Stage=Memory
<nil> TRC pkg/cpu/execute.go:258 > No current instruction to process, returning early Stage=Execute
<nil> TRC pkg/cpu/decode.go:61 > No current instruction to process, returning early Stage=Decode
<nil> TRC pkg/cpu/fetch.go:56 > Fetched instruction: 0x00020041
 Stage=Fetch
<nil> TRC pkg/cpu/fetch.go:61 > Increasing ProgramCounter to: 5 Stage=Fetch
<nil> TRC pkg/cpu/pipeline.go:67 > canFetch: true

<nil> TRC pkg/cpu/fetch.go:83 > Advancing to next stage with instruction: 0x00020041 Stage=Fetch
<nil> TRC pkg/cpu/decode.go:170 > Advancing to next stage with instruction: <nil>
 Stage=Decode
<nil> TRC pkg/cpu/execute.go:292 > Advancing to next stage with instruction: <nil>
 Stage=Execute
<nil> TRC pkg/cpu/memory.go:118 > Advancing to next stage with instruction: <nil>
 Stage=Memory
<nil> TRC pkg/cpu/writeback.go:88 > Got with instruction: <nil>
 Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:39 > No current instruction to process, returning early Stage=WriteBack
<nil> TRC pkg/cpu/memory.go:52 > No current instruction to process, returning early Stage=Memory
<nil> TRC pkg/cpu/execute.go:258 > No current instruction to process, returning early Stage=Execute
<nil> TRC pkg/cpu/decode.go:69 > Decoded instruction: &{rawInstruction:131137 BaseInstruction:{OpType:0 Rd:4 ALU:0 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:2} Operand:0 Result:0 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:false}
 Stage=Decode
<nil> TRC pkg/cpu/decode.go:155 > Decoded filled instruction: &{rawInstruction:131137 BaseInstruction:{OpType:0 Rd:4 ALU:0 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:2} Operand:2 Result:2 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=Decode
<nil> TRC pkg/cpu/fetch.go:56 > Fetched instruction: 0x00010221
 Stage=Fetch
<nil> TRC pkg/cpu/fetch.go:61 > Increasing ProgramCounter to: 6 Stage=Fetch
<nil> TRC pkg/cpu/pipeline.go:67 > canFetch: true

<nil> TRC pkg/cpu/fetch.go:83 > Advancing to next stage with instruction: 0x00010221 Stage=Fetch
<nil> TRC pkg/cpu/decode.go:170 > Advancing to next stage with instruction: &{rawInstruction:131137 BaseInstruction:{OpType:0 Rd:4 ALU:0 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:2} Operand:2 Result:2 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=Decode
<nil> TRC pkg/cpu/execute.go:292 > Advancing to next stage with instruction: <nil>
 Stage=Execute
<nil> TRC pkg/cpu/memory.go:118 > Advancing to next stage with instruction: <nil>
 Stage=Memory
<nil> TRC pkg/cpu/writeback.go:88 > Got with instruction: <nil>
 Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:39 > No current instruction to process, returning early Stage=WriteBack
<nil> TRC pkg/cpu/memory.go:52 > No current instruction to process, returning early Stage=Memory
<nil> TRC pkg/cpu/execute.go:103 > ALURI operation result: 4 Stage=Execute
<nil> TRC pkg/cpu/decode.go:69 > Decoded instruction: &{rawInstruction:66081 BaseInstruction:{OpType:0 Rd:2 ALU:1 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:1} Operand:0 Result:0 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:false}
 Stage=Decode
<nil> TRC pkg/cpu/decode.go:155 > Decoded filled instruction: &{rawInstruction:66081 BaseInstruction:{OpType:0 Rd:2 ALU:1 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:1} Operand:1 Result:9 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=Decode
<nil> TRC pkg/cpu/fetch.go:56 > Fetched instruction: 0x00001c21
 Stage=Fetch
<nil> TRC pkg/cpu/fetch.go:61 > Increasing ProgramCounter to: 7 Stage=Fetch
<nil> TRC pkg/cpu/pipeline.go:67 > canFetch: true

<nil> TRC pkg/cpu/fetch.go:83 > Advancing to next stage with instruction: 0x00001c21 Stage=Fetch
<nil> TRC pkg/cpu/decode.go:170 > Advancing to next stage with instruction: &{rawInstruction:66081 BaseInstruction:{OpType:0 Rd:2 ALU:1 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:1} Operand:1 Result:9 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=Decode
<nil> TRC pkg/cpu/execute.go:292 > Advancing to next stage with instruction: &{rawInstruction:131137 BaseInstruction:{OpType:0 Rd:4 ALU:0 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:2} Operand:2 Result:4 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=Execute
<nil> TRC pkg/cpu/memory.go:118 > Advancing to next stage with instruction: <nil>
 Stage=Memory
<nil> TRC pkg/cpu/writeback.go:88 > Got with instruction: <nil>
 Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:39 > No current instruction to process, returning early Stage=WriteBack
<nil> TRC pkg/cpu/memory.go:56 > Current instruction is not a load/store type, skipping memory stage execution &{rawInstruction:131137 BaseInstruction:{OpType:0 Rd:4 ALU:0 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:2} Operand:2 Result:4 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=Memory
<nil> TRC pkg/cpu/execute.go:103 > ALURI operation result: 8 Stage=Execute
<nil> TRC pkg/cpu/decode.go:69 > Decoded instruction: &{rawInstruction:7201 BaseInstruction:{OpType:0 Rd:2 ALU:14 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:0} Operand:0 Result:0 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:false}
 Stage=Decode
<nil> TRC pkg/cpu/decode.go:75 > Failed to read register r2 -1 Stage=Decode
<nil> TRC pkg/cpu/fetch.go:56 > Fetched instruction: 0x0000026d
 Stage=Fetch
<nil> TRC pkg/cpu/fetch.go:61 > Increasing ProgramCounter to: 8 Stage=Fetch
<nil> TRC pkg/cpu/pipeline.go:67 > canFetch: true

<nil> TRC pkg/cpu/fetch.go:88 > Next stage cannot advance, stalling Stage=Fetch
<nil> TRC pkg/cpu/decode.go:165 > Decode is busy, cannot advance: 1 Stage=Decode
<nil> TRC pkg/cpu/execute.go:284 > previous stage Decode returned stall
 Stage=Execute
<nil> TRC pkg/cpu/execute.go:292 > Advancing to next stage with instruction: &{rawInstruction:66081 BaseInstruction:{OpType:0 Rd:2 ALU:1 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:1} Operand:1 Result:8 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=Execute
<nil> TRC pkg/cpu/memory.go:118 > Advancing to next stage with instruction: &{rawInstruction:131137 BaseInstruction:{OpType:0 Rd:4 ALU:0 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:2} Operand:2 Result:4 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=Memory
<nil> TRC pkg/cpu/writeback.go:88 > Got with instruction: &{rawInstruction:131137 BaseInstruction:{OpType:0 Rd:4 ALU:0 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:2} Operand:2 Result:4 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:43 > Processing instruction: &{rawInstruction:131137 BaseInstruction:{OpType:0 Rd:4 ALU:0 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:2} Operand:2 Result:4 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:65 > Writing back result: 4 to r4
 Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:67 > Unblocked register r4 for write back
 Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:75 > Written back to rdestaux: 0 0
 Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:79 > Write back completed for instruction: &{rawInstruction:131137 BaseInstruction:{OpType:0 Rd:4 ALU:0 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:2} Operand:2 Result:4 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=WriteBack
<nil> TRC pkg/cpu/memory.go:56 > Current instruction is not a load/store type, skipping memory stage execution &{rawInstruction:66081 BaseInstruction:{OpType:0 Rd:2 ALU:1 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:1} Operand:1 Result:8 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=Memory
<nil> TRC pkg/cpu/execute.go:258 > No current instruction to process, returning early Stage=Execute
<nil> TRC pkg/cpu/decode.go:69 > Decoded instruction: &{rawInstruction:7201 BaseInstruction:{OpType:0 Rd:2 ALU:14 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:0} Operand:0 Result:0 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:false}
 Stage=Decode
<nil> TRC pkg/cpu/decode.go:75 > Failed to read register r2 -1 Stage=Decode
<nil> TRC pkg/cpu/fetch.go:44 > Currently have an instruction &{rawInstruction:621 BaseInstruction:{OpType:0 Rd:0 ALU:0 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:0} Operand:0 Result:0 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:false}, skipping fetch Stage=Fetch
<nil> TRC pkg/cpu/pipeline.go:67 > canFetch: true

<nil> TRC pkg/cpu/fetch.go:88 > Next stage cannot advance, stalling Stage=Fetch
<nil> TRC pkg/cpu/decode.go:165 > Decode is busy, cannot advance: 1 Stage=Decode
<nil> TRC pkg/cpu/execute.go:284 > previous stage Decode returned stall
 Stage=Execute
<nil> TRC pkg/cpu/execute.go:292 > Advancing to next stage with instruction: <nil>
 Stage=Execute
<nil> TRC pkg/cpu/memory.go:118 > Advancing to next stage with instruction: &{rawInstruction:66081 BaseInstruction:{OpType:0 Rd:2 ALU:1 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:1} Operand:1 Result:8 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=Memory
<nil> TRC pkg/cpu/writeback.go:88 > Got with instruction: &{rawInstruction:66081 BaseInstruction:{OpType:0 Rd:2 ALU:1 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:1} Operand:1 Result:8 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:43 > Processing instruction: &{rawInstruction:66081 BaseInstruction:{OpType:0 Rd:2 ALU:1 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:1} Operand:1 Result:8 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:65 > Writing back result: 8 to r2
 Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:67 > Unblocked register r2 for write back
 Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:75 > Written back to rdestaux: 0 0
 Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:79 > Write back completed for instruction: &{rawInstruction:66081 BaseInstruction:{OpType:0 Rd:2 ALU:1 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:1} Operand:1 Result:8 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=WriteBack
<nil> TRC pkg/cpu/memory.go:52 > No current instruction to process, returning early Stage=Memory
<nil> TRC pkg/cpu/execute.go:258 > No current instruction to process, returning early Stage=Execute
<nil> TRC pkg/cpu/decode.go:69 > Decoded instruction: &{rawInstruction:7201 BaseInstruction:{OpType:0 Rd:2 ALU:14 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:0} Operand:0 Result:0 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:false}
 Stage=Decode
<nil> TRC pkg/cpu/decode.go:155 > Decoded filled instruction: &{rawInstruction:7201 BaseInstruction:{OpType:0 Rd:2 ALU:14 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:0} Operand:0 Result:8 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=Decode
<nil> TRC pkg/cpu/fetch.go:44 > Currently have an instruction &{rawInstruction:621 BaseInstruction:{OpType:0 Rd:0 ALU:0 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:0} Operand:0 Result:0 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:false}, skipping fetch Stage=Fetch
<nil> TRC pkg/cpu/pipeline.go:67 > canFetch: true

<nil> TRC pkg/cpu/fetch.go:83 > Advancing to next stage with instruction: 0x0000026d Stage=Fetch
<nil> TRC pkg/cpu/decode.go:170 > Advancing to next stage with instruction: &{rawInstruction:7201 BaseInstruction:{OpType:0 Rd:2 ALU:14 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:0} Operand:0 Result:8 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=Decode
<nil> TRC pkg/cpu/execute.go:292 > Advancing to next stage with instruction: <nil>
 Stage=Execute
<nil> TRC pkg/cpu/memory.go:118 > Advancing to next stage with instruction: <nil>
 Stage=Memory
<nil> TRC pkg/cpu/writeback.go:88 > Got with instruction: <nil>
 Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:39 > No current instruction to process, returning early Stage=WriteBack
<nil> TRC pkg/cpu/memory.go:52 > No current instruction to process, returning early Stage=Memory
<nil> TRC pkg/cpu/execute.go:103 > ALURI operation result: 8 Stage=Execute
<nil> TRC pkg/cpu/decode.go:69 > Decoded instruction: &{rawInstruction:621 BaseInstruction:{OpType:3 Rd:0 ALU:0 Rs:0 RMem:6 CtrlFlag:1 CtrlMode:0 MemMode:0 Imm:0} Operand:0 Result:0 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:false}
 Stage=Decode
<nil> TRC pkg/cpu/decode.go:155 > Decoded filled instruction: &{rawInstruction:621 BaseInstruction:{OpType:3 Rd:0 ALU:0 Rs:0 RMem:6 CtrlFlag:1 CtrlMode:0 MemMode:0 Imm:0} Operand:0 Result:0 RDestAux:0 DestMemAddr:9 BranchTaken:false WriteBack:true}
 Stage=Decode
<nil> TRC pkg/cpu/fetch.go:56 > Fetched instruction: 0x0000005d
 Stage=Fetch
<nil> TRC pkg/cpu/fetch.go:61 > Increasing ProgramCounter to: 9 Stage=Fetch
<nil> TRC pkg/cpu/pipeline.go:67 > canFetch: true

<nil> TRC pkg/cpu/fetch.go:83 > Advancing to next stage with instruction: 0x0000005d Stage=Fetch
<nil> TRC pkg/cpu/decode.go:170 > Advancing to next stage with instruction: &{rawInstruction:621 BaseInstruction:{OpType:3 Rd:0 ALU:0 Rs:0 RMem:6 CtrlFlag:1 CtrlMode:0 MemMode:0 Imm:0} Operand:0 Result:0 RDestAux:0 DestMemAddr:9 BranchTaken:false WriteBack:true}
 Stage=Decode
<nil> TRC pkg/cpu/execute.go:292 > Advancing to next stage with instruction: &{rawInstruction:7201 BaseInstruction:{OpType:0 Rd:2 ALU:14 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:0} Operand:0 Result:8 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:false}
 Stage=Execute
<nil> TRC pkg/cpu/memory.go:118 > Advancing to next stage with instruction: <nil>
 Stage=Memory
<nil> TRC pkg/cpu/writeback.go:88 > Got with instruction: <nil>
 Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:39 > No current instruction to process, returning early Stage=WriteBack
<nil> TRC pkg/cpu/memory.go:56 > Current instruction is not a load/store type, skipping memory stage execution &{rawInstruction:7201 BaseInstruction:{OpType:0 Rd:2 ALU:14 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:0} Operand:0 Result:8 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:false}
 Stage=Memory
<nil> TRC pkg/cpu/execute.go:168 > calculated memory address: 9 Stage=Execute
<nil> TRC pkg/cpu/decode.go:69 > Decoded instruction: &{rawInstruction:93 BaseInstruction:{OpType:3 Rd:0 ALU:0 Rs:0 RMem:5 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:0} Operand:0 Result:0 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:false}
 Stage=Decode
<nil> TRC pkg/cpu/decode.go:155 > Decoded filled instruction: &{rawInstruction:93 BaseInstruction:{OpType:3 Rd:0 ALU:0 Rs:0 RMem:5 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:0} Operand:0 Result:0 RDestAux:0 DestMemAddr:4 BranchTaken:false WriteBack:true}
 Stage=Decode
<nil> TRC pkg/cpu/fetch.go:56 > Fetched instruction: 0xbeef0a11
 Stage=Fetch
<nil> TRC pkg/cpu/fetch.go:61 > Increasing ProgramCounter to: 10 Stage=Fetch
<nil> TRC pkg/cpu/pipeline.go:67 > canFetch: true

<nil> TRC pkg/cpu/fetch.go:83 > Advancing to next stage with instruction: 0xbeef0a11 Stage=Fetch
<nil> TRC pkg/cpu/decode.go:170 > Advancing to next stage with instruction: &{rawInstruction:93 BaseInstruction:{OpType:3 Rd:0 ALU:0 Rs:0 RMem:5 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:0} Operand:0 Result:0 RDestAux:0 DestMemAddr:4 BranchTaken:false WriteBack:true}
 Stage=Decode
<nil> TRC pkg/cpu/execute.go:292 > Advancing to next stage with instruction: &{rawInstruction:621 BaseInstruction:{OpType:3 Rd:0 ALU:0 Rs:0 RMem:6 CtrlFlag:1 CtrlMode:0 MemMode:0 Imm:0} Operand:0 Result:0 RDestAux:0 DestMemAddr:9 BranchTaken:false WriteBack:true}
 Stage=Execute
<nil> TRC pkg/cpu/memory.go:118 > Advancing to next stage with instruction: &{rawInstruction:7201 BaseInstruction:{OpType:0 Rd:2 ALU:14 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:0} Operand:0 Result:8 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:false}
 Stage=Memory
<nil> TRC pkg/cpu/writeback.go:88 > Got with instruction: &{rawInstruction:7201 BaseInstruction:{OpType:0 Rd:2 ALU:14 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:0} Operand:0 Result:8 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:false}
 Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:43 > Processing instruction: &{rawInstruction:7201 BaseInstruction:{OpType:0 Rd:2 ALU:14 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:0} Operand:0 Result:8 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:false}
 Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:77 > No write-back required for this instruction Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:79 > Write back completed for instruction: &{rawInstruction:7201 BaseInstruction:{OpType:0 Rd:2 ALU:14 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:0} Operand:0 Result:8 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:false}
 Stage=WriteBack
<nil> TRC pkg/cpu/memory.go:56 > Current instruction is not a load/store type, skipping memory stage execution &{rawInstruction:621 BaseInstruction:{OpType:3 Rd:0 ALU:0 Rs:0 RMem:6 CtrlFlag:1 CtrlMode:0 MemMode:0 Imm:0} Operand:0 Result:0 RDestAux:0 DestMemAddr:9 BranchTaken:false WriteBack:true}
 Stage=Memory
<nil> TRC pkg/cpu/execute.go:168 > calculated memory address: 4 Stage=Execute
<nil> TRC pkg/cpu/decode.go:69 > Decoded instruction: &{rawInstruction:3203336721 BaseInstruction:{OpType:0 Rd:1 ALU:5 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:-16657} Operand:0 Result:0 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:false}
 Stage=Decode
<nil> TRC pkg/cpu/decode.go:155 > Decoded filled instruction: &{rawInstruction:3203336721 BaseInstruction:{OpType:0 Rd:1 ALU:5 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:-16657} Operand:4294950639 Result:0 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=Decode
<nil> TRC pkg/cpu/fetch.go:56 > Fetched instruction: 0x00000419
 Stage=Fetch
<nil> TRC pkg/cpu/fetch.go:61 > Increasing ProgramCounter to: 11 Stage=Fetch
<nil> TRC pkg/cpu/pipeline.go:67 > canFetch: true

<nil> TRC pkg/cpu/fetch.go:83 > Advancing to next stage with instruction: 0x00000419 Stage=Fetch
<nil> TRC pkg/cpu/decode.go:170 > Advancing to next stage with instruction: &{rawInstruction:3203336721 BaseInstruction:{OpType:0 Rd:1 ALU:5 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:-16657} Operand:4294950639 Result:0 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=Decode
<nil> TRC pkg/cpu/execute.go:292 > Advancing to next stage with instruction: &{rawInstruction:93 BaseInstruction:{OpType:3 Rd:0 ALU:0 Rs:0 RMem:5 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:0} Operand:0 Result:0 RDestAux:0 DestMemAddr:4 BranchTaken:true WriteBack:true}
 Stage=Execute
<nil> TRC pkg/cpu/memory.go:118 > Advancing to next stage with instruction: &{rawInstruction:621 BaseInstruction:{OpType:3 Rd:0 ALU:0 Rs:0 RMem:6 CtrlFlag:1 CtrlMode:0 MemMode:0 Imm:0} Operand:0 Result:0 RDestAux:0 DestMemAddr:9 BranchTaken:false WriteBack:true}
 Stage=Memory
<nil> TRC pkg/cpu/writeback.go:88 > Got with instruction: &{rawInstruction:621 BaseInstruction:{OpType:3 Rd:0 ALU:0 Rs:0 RMem:6 CtrlFlag:1 CtrlMode:0 MemMode:0 Imm:0} Operand:0 Result:0 RDestAux:0 DestMemAddr:9 BranchTaken:false WriteBack:true}
 Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:43 > Processing instruction: &{rawInstruction:621 BaseInstruction:{OpType:3 Rd:0 ALU:0 Rs:0 RMem:6 CtrlFlag:1 CtrlMode:0 MemMode:0 Imm:0} Operand:0 Result:0 RDestAux:0 DestMemAddr:9 BranchTaken:false WriteBack:true}
 Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:50 > Control instruction detected Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:52 > Branch not taken, no write back to Program Counter required Stage=WriteBack
<nil> TRC pkg/cpu/memory.go:56 > Current instruction is not a load/store type, skipping memory stage execution &{rawInstruction:93 BaseInstruction:{OpType:3 Rd:0 ALU:0 Rs:0 RMem:5 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:0} Operand:0 Result:0 RDestAux:0 DestMemAddr:4 BranchTaken:true WriteBack:true}
 Stage=Memory
<nil> TRC pkg/cpu/execute.go:103 > ALURI operation result: 4294950639 Stage=Execute
<nil> TRC pkg/cpu/decode.go:69 > Decoded instruction: &{rawInstruction:1049 BaseInstruction:{OpType:2 Rd:1 ALU:0 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:2 Imm:0} Operand:0 Result:0 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:false}
 Stage=Decode
<nil> TRC pkg/cpu/decode.go:155 > Decoded filled instruction: &{rawInstruction:1049 BaseInstruction:{OpType:2 Rd:1 ALU:0 Rs:0 RMem:30 CtrlFlag:0 CtrlMode:0 MemMode:2 Imm:0} Operand:0 Result:0 RDestAux:0 DestMemAddr:20 BranchTaken:false WriteBack:false}
 Stage=Decode
<nil> TRC pkg/cpu/fetch.go:56 > Fetched instruction: 0x00000419
 Stage=Fetch
<nil> TRC pkg/cpu/fetch.go:61 > Increasing ProgramCounter to: 12 Stage=Fetch
<nil> TRC pkg/cpu/pipeline.go:67 > canFetch: true

<nil> TRC pkg/cpu/fetch.go:83 > Advancing to next stage with instruction: 0x00000419 Stage=Fetch
<nil> TRC pkg/cpu/decode.go:170 > Advancing to next stage with instruction: &{rawInstruction:1049 BaseInstruction:{OpType:2 Rd:1 ALU:0 Rs:0 RMem:30 CtrlFlag:0 CtrlMode:0 MemMode:2 Imm:0} Operand:0 Result:0 RDestAux:0 DestMemAddr:20 BranchTaken:false WriteBack:false}
 Stage=Decode
<nil> TRC pkg/cpu/execute.go:292 > Advancing to next stage with instruction: &{rawInstruction:3203336721 BaseInstruction:{OpType:0 Rd:1 ALU:5 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:-16657} Operand:4294950639 Result:4294950639 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=Execute
<nil> TRC pkg/cpu/memory.go:118 > Advancing to next stage with instruction: &{rawInstruction:93 BaseInstruction:{OpType:3 Rd:0 ALU:0 Rs:0 RMem:5 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:0} Operand:0 Result:0 RDestAux:0 DestMemAddr:4 BranchTaken:true WriteBack:true}
 Stage=Memory
<nil> TRC pkg/cpu/writeback.go:88 > Got with instruction: &{rawInstruction:93 BaseInstruction:{OpType:3 Rd:0 ALU:0 Rs:0 RMem:5 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:0} Operand:0 Result:0 RDestAux:0 DestMemAddr:4 BranchTaken:true WriteBack:true}
 Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:43 > Processing instruction: &{rawInstruction:93 BaseInstruction:{OpType:3 Rd:0 ALU:0 Rs:0 RMem:5 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:0} Operand:0 Result:0 RDestAux:0 DestMemAddr:4 BranchTaken:true WriteBack:true}
 Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:50 > Control instruction detected Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:59 > Writing to Program Counter directly from control instruction to 4
 Stage=WriteBack
<nil> TRC pkg/cpu/fetch.go:95 > Squashing instruction: <nil>
 Stage=Fetch
<nil> TRC pkg/cpu/decode.go:182 > Squashing instruction: &{rawInstruction:1049 BaseInstruction:{OpType:0 Rd:0 ALU:0 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:0} Operand:0 Result:0 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:false}
 Stage=Decode
<nil> TRC pkg/cpu/execute.go:304 > Squashing instruction: &{rawInstruction:1049 BaseInstruction:{OpType:2 Rd:1 ALU:0 Rs:0 RMem:30 CtrlFlag:0 CtrlMode:0 MemMode:2 Imm:0} Operand:0 Result:0 RDestAux:0 DestMemAddr:20 BranchTaken:false WriteBack:false}
 Stage=Execute
<nil> TRC pkg/cpu/memory.go:130 > Squashing instruction: &{rawInstruction:3203336721 BaseInstruction:{OpType:0 Rd:1 ALU:5 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:-16657} Operand:4294950639 Result:4294950639 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=Memory
<nil> TRC pkg/cpu/writeback.go:95 > Squashing instruction: &{rawInstruction:93 BaseInstruction:{OpType:3 Rd:0 ALU:0 Rs:0 RMem:5 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:0} Operand:0 Result:0 RDestAux:0 DestMemAddr:4 BranchTaken:true WriteBack:true}
 Stage=WriteBack
<nil> TRC pkg/cpu/memory.go:52 > No current instruction to process, returning early Stage=Memory
<nil> TRC pkg/cpu/execute.go:258 > No current instruction to process, returning early Stage=Execute
<nil> TRC pkg/cpu/decode.go:61 > No current instruction to process, returning early Stage=Decode
<nil> TRC pkg/cpu/fetch.go:56 > Fetched instruction: 0x00020041
 Stage=Fetch
<nil> TRC pkg/cpu/fetch.go:61 > Increasing ProgramCounter to: 5 Stage=Fetch
<nil> TRC pkg/cpu/pipeline.go:67 > canFetch: true

<nil> TRC pkg/cpu/fetch.go:83 > Advancing to next stage with instruction: 0x00020041 Stage=Fetch
<nil> TRC pkg/cpu/decode.go:170 > Advancing to next stage with instruction: <nil>
 Stage=Decode
<nil> TRC pkg/cpu/execute.go:292 > Advancing to next stage with instruction: <nil>
 Stage=Execute
<nil> TRC pkg/cpu/memory.go:118 > Advancing to next stage with instruction: <nil>
 Stage=Memory
<nil> TRC pkg/cpu/writeback.go:88 > Got with instruction: <nil>
 Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:39 > No current instruction to process, returning early Stage=WriteBack
<nil> TRC pkg/cpu/memory.go:52 > No current instruction to process, returning early Stage=Memory
<nil> TRC pkg/cpu/execute.go:258 > No current instruction to process, returning early Stage=Execute
<nil> TRC pkg/cpu/decode.go:69 > Decoded instruction: &{rawInstruction:131137 BaseInstruction:{OpType:0 Rd:4 ALU:0 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:2} Operand:0 Result:0 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:false}
 Stage=Decode
<nil> TRC pkg/cpu/decode.go:155 > Decoded filled instruction: &{rawInstruction:131137 BaseInstruction:{OpType:0 Rd:4 ALU:0 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:2} Operand:2 Result:4 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=Decode
<nil> TRC pkg/cpu/fetch.go:56 > Fetched instruction: 0x00010221
 Stage=Fetch
<nil> TRC pkg/cpu/fetch.go:61 > Increasing ProgramCounter to: 6 Stage=Fetch
<nil> TRC pkg/cpu/pipeline.go:67 > canFetch: true

<nil> TRC pkg/cpu/fetch.go:83 > Advancing to next stage with instruction: 0x00010221 Stage=Fetch
<nil> TRC pkg/cpu/decode.go:170 > Advancing to next stage with instruction: &{rawInstruction:131137 BaseInstruction:{OpType:0 Rd:4 ALU:0 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:2} Operand:2 Result:4 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=Decode
<nil> TRC pkg/cpu/execute.go:292 > Advancing to next stage with instruction: <nil>
 Stage=Execute
<nil> TRC pkg/cpu/memory.go:118 > Advancing to next stage with instruction: <nil>
 Stage=Memory
<nil> TRC pkg/cpu/writeback.go:88 > Got with instruction: <nil>
 Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:39 > No current instruction to process, returning early Stage=WriteBack
<nil> TRC pkg/cpu/memory.go:52 > No current instruction to process, returning early Stage=Memory
<nil> TRC pkg/cpu/execute.go:103 > ALURI operation result: 6 Stage=Execute
<nil> TRC pkg/cpu/decode.go:69 > Decoded instruction: &{rawInstruction:66081 BaseInstruction:{OpType:0 Rd:2 ALU:1 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:1} Operand:0 Result:0 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:false}
 Stage=Decode
<nil> TRC pkg/cpu/decode.go:155 > Decoded filled instruction: &{rawInstruction:66081 BaseInstruction:{OpType:0 Rd:2 ALU:1 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:1} Operand:1 Result:8 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=Decode
<nil> TRC pkg/cpu/fetch.go:56 > Fetched instruction: 0x00001c21
 Stage=Fetch
<nil> TRC pkg/cpu/fetch.go:61 > Increasing ProgramCounter to: 7 Stage=Fetch
<nil> TRC pkg/cpu/pipeline.go:67 > canFetch: true

<nil> TRC pkg/cpu/fetch.go:83 > Advancing to next stage with instruction: 0x00001c21 Stage=Fetch
<nil> TRC pkg/cpu/decode.go:170 > Advancing to next stage with instruction: &{rawInstruction:66081 BaseInstruction:{OpType:0 Rd:2 ALU:1 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:1} Operand:1 Result:8 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=Decode
<nil> TRC pkg/cpu/execute.go:292 > Advancing to next stage with instruction: &{rawInstruction:131137 BaseInstruction:{OpType:0 Rd:4 ALU:0 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:2} Operand:2 Result:6 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=Execute
<nil> TRC pkg/cpu/memory.go:118 > Advancing to next stage with instruction: <nil>
 Stage=Memory
<nil> TRC pkg/cpu/writeback.go:88 > Got with instruction: <nil>
 Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:39 > No current instruction to process, returning early Stage=WriteBack
<nil> TRC pkg/cpu/memory.go:56 > Current instruction is not a load/store type, skipping memory stage execution &{rawInstruction:131137 BaseInstruction:{OpType:0 Rd:4 ALU:0 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:2} Operand:2 Result:6 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=Memory
<nil> TRC pkg/cpu/execute.go:103 > ALURI operation result: 7 Stage=Execute
<nil> TRC pkg/cpu/decode.go:69 > Decoded instruction: &{rawInstruction:7201 BaseInstruction:{OpType:0 Rd:2 ALU:14 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:0} Operand:0 Result:0 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:false}
 Stage=Decode
<nil> TRC pkg/cpu/decode.go:75 > Failed to read register r2 -1 Stage=Decode
<nil> TRC pkg/cpu/fetch.go:56 > Fetched instruction: 0x0000026d
 Stage=Fetch
<nil> TRC pkg/cpu/fetch.go:61 > Increasing ProgramCounter to: 8 Stage=Fetch
<nil> TRC pkg/cpu/pipeline.go:67 > canFetch: true

<nil> TRC pkg/cpu/fetch.go:88 > Next stage cannot advance, stalling Stage=Fetch
<nil> TRC pkg/cpu/decode.go:165 > Decode is busy, cannot advance: 1 Stage=Decode
<nil> TRC pkg/cpu/execute.go:284 > previous stage Decode returned stall
 Stage=Execute
<nil> TRC pkg/cpu/execute.go:292 > Advancing to next stage with instruction: &{rawInstruction:66081 BaseInstruction:{OpType:0 Rd:2 ALU:1 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:1} Operand:1 Result:7 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=Execute
<nil> TRC pkg/cpu/memory.go:118 > Advancing to next stage with instruction: &{rawInstruction:131137 BaseInstruction:{OpType:0 Rd:4 ALU:0 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:2} Operand:2 Result:6 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=Memory
<nil> TRC pkg/cpu/writeback.go:88 > Got with instruction: &{rawInstruction:131137 BaseInstruction:{OpType:0 Rd:4 ALU:0 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:2} Operand:2 Result:6 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:43 > Processing instruction: &{rawInstruction:131137 BaseInstruction:{OpType:0 Rd:4 ALU:0 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:2} Operand:2 Result:6 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:65 > Writing back result: 6 to r4
 Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:67 > Unblocked register r4 for write back
 Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:75 > Written back to rdestaux: 0 0
 Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:79 > Write back completed for instruction: &{rawInstruction:131137 BaseInstruction:{OpType:0 Rd:4 ALU:0 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:2} Operand:2 Result:6 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=WriteBack
<nil> TRC pkg/cpu/memory.go:56 > Current instruction is not a load/store type, skipping memory stage execution &{rawInstruction:66081 BaseInstruction:{OpType:0 Rd:2 ALU:1 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:1} Operand:1 Result:7 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=Memory
<nil> TRC pkg/cpu/execute.go:258 > No current instruction to process, returning early Stage=Execute
<nil> TRC pkg/cpu/decode.go:69 > Decoded instruction: &{rawInstruction:7201 BaseInstruction:{OpType:0 Rd:2 ALU:14 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:0} Operand:0 Result:0 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:false}
 Stage=Decode
<nil> TRC pkg/cpu/decode.go:75 > Failed to read register r2 -1 Stage=Decode
<nil> TRC pkg/cpu/fetch.go:44 > Currently have an instruction &{rawInstruction:621 BaseInstruction:{OpType:0 Rd:0 ALU:0 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:0} Operand:0 Result:0 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:false}, skipping fetch Stage=Fetch
<nil> TRC pkg/cpu/pipeline.go:67 > canFetch: true

<nil> TRC pkg/cpu/fetch.go:88 > Next stage cannot advance, stalling Stage=Fetch
<nil> TRC pkg/cpu/decode.go:165 > Decode is busy, cannot advance: 1 Stage=Decode
<nil> TRC pkg/cpu/execute.go:284 > previous stage Decode returned stall
 Stage=Execute
<nil> TRC pkg/cpu/execute.go:292 > Advancing to next stage with instruction: <nil>
 Stage=Execute
<nil> TRC pkg/cpu/memory.go:118 > Advancing to next stage with instruction: &{rawInstruction:66081 BaseInstruction:{OpType:0 Rd:2 ALU:1 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:1} Operand:1 Result:7 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=Memory
<nil> TRC pkg/cpu/writeback.go:88 > Got with instruction: &{rawInstruction:66081 BaseInstruction:{OpType:0 Rd:2 ALU:1 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:1} Operand:1 Result:7 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:43 > Processing instruction: &{rawInstruction:66081 BaseInstruction:{OpType:0 Rd:2 ALU:1 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:1} Operand:1 Result:7 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:65 > Writing back result: 7 to r2
 Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:67 > Unblocked register r2 for write back
 Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:75 > Written back to rdestaux: 0 0
 Stage=WriteBack
<nil> TRC pkg/cpu/writeback.go:79 > Write back completed for instruction: &{rawInstruction:66081 BaseInstruction:{OpType:0 Rd:2 ALU:1 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:1} Operand:1 Result:7 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=WriteBack
<nil> TRC pkg/cpu/memory.go:52 > No current instruction to process, returning early Stage=Memory
<nil> TRC pkg/cpu/execute.go:258 > No current instruction to process, returning early Stage=Execute
<nil> TRC pkg/cpu/decode.go:69 > Decoded instruction: &{rawInstruction:7201 BaseInstruction:{OpType:0 Rd:2 ALU:14 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:0} Operand:0 Result:0 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:false}
 Stage=Decode
<nil> TRC pkg/cpu/decode.go:155 > Decoded filled instruction: &{rawInstruction:7201 BaseInstruction:{OpType:0 Rd:2 ALU:14 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:0} Operand:0 Result:7 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=Decode
<nil> TRC pkg/cpu/fetch.go:44 > Currently have an instruction &{rawInstruction:621 BaseInstruction:{OpType:0 Rd:0 ALU:0 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:0} Operand:0 Result:0 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:false}, skipping fetch Stage=Fetch
<nil> TRC pkg/cpu/pipeline.go:67 > canFetch: true

<nil> TRC pkg/cpu/fetch.go:83 > Advancing to next stage with instruction: 0x0000026d Stage=Fetch
<nil> TRC pkg/cpu/decode.go:170 > Advancing to next stage with instruction: &{rawInstruction:7201 BaseInstruction:{OpType:0 Rd:2 ALU:14 Rs:0 RMem:0 CtrlFlag:0 CtrlMode:0 MemMode:0 Imm:0} Operand:0 Result:7 RDestAux:0 DestMemAddr:0 BranchTaken:false WriteBack:true}
 Stage=Decode
<nil> TRC pkg/cpu/execute.go:292 > Advancing to next stage with instruction: <nil>
 Stage=Execute
<nil> TRC pkg/cpu/memory.go:118 > Advancing to next stage with instruction: <nil>
 Stage=Memory
<nil> TRC pkg/cpu/writeback.go:88 > Got with instruction: <nil>
 Stage=WriteBack
