#-----------------------------------------------------------
# Vivado v2017.2 (64-bit)
# SW Build 1909853 on Thu Jun 15 18:39:09 MDT 2017
# IP Build 1909766 on Thu Jun 15 19:58:00 MDT 2017
# Start of session at: Wed Nov 29 14:20:58 2017
# Process ID: 15104
# Current directory: D:/CPE233_Fall_2017
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent14956 D:\CPE233_Fall_2017\CPE233_Fall_2017.xpr
# Log file: D:/CPE233_Fall_2017/vivado.log
# Journal file: D:/CPE233_Fall_2017\vivado.jou
#-----------------------------------------------------------
start_gui
open_project D:/CPE233_Fall_2017/CPE233_Fall_2017.xpr
CRITICAL WARNING: [Project 1-19] Could not find the file 'D:/Downloads/RatSim v0.61/RatSimulator/prog_rom.vhd'.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2017.2/data/ip'.
open_project: Time (s): cpu = 00:00:12 ; elapsed = 00:00:07 . Memory (MB): peak = 789.762 ; gain = 100.176
update_compile_order -fileset sources_1
reset_run impl_1 -prev_step 
launch_runs impl_1 -to_step write_bitstream -jobs 2
[Wed Nov 29 14:28:11 2017] Launched impl_1...
Run output will be captured here: D:/CPE233_Fall_2017/CPE233_Fall_2017.runs/impl_1/runme.log
open_run impl_1
INFO: [Netlist 29-17] Analyzing 52 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2017.2
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [D:/CPE233_Fall_2017/.Xil/Vivado-15104-RM100B1/dcp1/RAT_wrapper.xdc]
Finished Parsing XDC File [D:/CPE233_Fall_2017/.Xil/Vivado-15104-RM100B1/dcp1/RAT_wrapper.xdc]
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.084 . Memory (MB): peak = 988.656 ; gain = 0.000
Restored from archive | CPU: 0.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.084 . Memory (MB): peak = 988.656 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 18 instances were transformed.
  RAM256X1S => RAM256X1S (RAMS64E, RAMS64E, RAMS64E, RAMS64E, MUXF7, MUXF7, MUXF8): 10 instances
  RAM32X1D => RAM32X1D (RAMD32, RAMD32): 8 instances

open_run: Time (s): cpu = 00:00:14 ; elapsed = 00:00:18 . Memory (MB): peak = 1090.348 ; gain = 281.094
open_hw
connect_hw_server
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2017.2
  **** Build date : Jun 15 2017-18:53:26
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.


open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210183741497A
set_property PROGRAM.FILE {D:/CPE233_Fall_2017/CPE233_Fall_2017.runs/impl_1/RAT_wrapper.bit} [get_hw_devices xc7a35t_0]
current_hw_device [get_hw_devices xc7a35t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3361] The debug hub core was not detected.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active.
2. Make sure the BSCAN_SWITCH_USER_MASK device property in Vivado Hardware Manager reflects the user scan chain setting in the design and refresh the device.  To determine the user scan chain setting in the design, open the implemented design and use 'get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub]'.
For more details on setting the scan chain property, consult the Vivado Debug and Programming User Guide (UG908).
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {D:/CPE233_Fall_2017/CPE233_Fall_2017.runs/impl_1/RAT_wrapper.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3361] The debug hub core was not detected.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active.
2. Make sure the BSCAN_SWITCH_USER_MASK device property in Vivado Hardware Manager reflects the user scan chain setting in the design and refresh the device.  To determine the user scan chain setting in the design, open the implemented design and use 'get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub]'.
For more details on setting the scan chain property, consult the Vivado Debug and Programming User Guide (UG908).
ERROR: [Labtoolstcl 44-513] HW Target shutdown. Closing target: localhost:3121/xilinx_tcf/Digilent/210183741497A
remove_files  D:/prog_rom.vhd
add_files -norecurse D:/prog_rom.vhd
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
launch_simulation
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'RAT_wrapper' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/CPE233_Fall_2017/CPE233_Fall_2017.sim/sim_1/behav'
"xvhdl -m64 --relax -prj RAT_wrapper_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "D:/CPE233_Fall_2017/CPE233_Fall_2017.srcs/sources_1/new/ALU.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity ALU
INFO: [VRFC 10-163] Analyzing VHDL file "D:/CPE233_Fall_2017/CPE233_Fall_2017.srcs/sources_1/new/Control_Unit.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity CONTROL_UNIT
INFO: [VRFC 10-163] Analyzing VHDL file "D:/CPE233_Fall_2017/CPE233_Fall_2017.srcs/sources_1/new/FlagReg.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity FlagReg
INFO: [VRFC 10-163] Analyzing VHDL file "D:/CPE233_Fall_2017/CPE233_Fall_2017.srcs/sources_1/new/MUX_2x1.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity MUX_2x1
INFO: [VRFC 10-163] Analyzing VHDL file "D:/CPE233_Fall_2017/CPE233_Fall_2017.srcs/sources_1/new/MUX_4x1_10B.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity MUX_4x1_10B
INFO: [VRFC 10-163] Analyzing VHDL file "D:/CPE233_Fall_2017/CPE233_Fall_2017.srcs/sources_1/new/Mux_2x1_10B.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity MUX_2x1_10B
INFO: [VRFC 10-163] Analyzing VHDL file "D:/CPE233_Fall_2017/CPE233_Fall_2017.srcs/sources_1/new/Mux_4x1.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity MUX_4x1
INFO: [VRFC 10-163] Analyzing VHDL file "D:/CPE233_Fall_2017/CPE233_Fall_2017.srcs/sources_1/new/PC.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity PC
INFO: [VRFC 10-163] Analyzing VHDL file "D:/CPE233_Fall_2017/CPE233_Fall_2017.srcs/sources_1/new/RAT_MCU.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity RAT_MCU
INFO: [VRFC 10-163] Analyzing VHDL file "D:/CPE233_Fall_2017/CPE233_Fall_2017.srcs/sources_1/new/RegisterFile.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity RegisterFile
INFO: [VRFC 10-163] Analyzing VHDL file "D:/CPE233_Fall_2017/CPE233_Fall_2017.srcs/sources_1/new/Scratch_Ram.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Scratch_Ram
INFO: [VRFC 10-163] Analyzing VHDL file "D:/CPE233_Fall_2017/CPE233_Fall_2017.srcs/sources_1/new/Stack_Pointer.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Stack_Pointer
INFO: [VRFC 10-163] Analyzing VHDL file "D:/CPE233_Fall_2017/CPE233_Fall_2017.srcs/sources_1/new/and2.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity and2
INFO: [VRFC 10-163] Analyzing VHDL file "D:/CPE233_Fall_2017/CPE233_Fall_2017.srcs/sources_1/new/cdiv2.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity clk_div2_buf
INFO: [VRFC 10-163] Analyzing VHDL file "D:/prog_rom.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity my_prog_rom
INFO: [VRFC 10-163] Analyzing VHDL file "D:/CPE233_Fall_2017/CPE233_Fall_2017.srcs/sources_1/new/RAT_wrapper.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity RAT_wrapper
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/CPE233_Fall_2017/CPE233_Fall_2017.sim/sim_1/behav'
Vivado Simulator 2017.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2017.2/bin/unwrapped/win64.o/xelab.exe -wto 8b3c45041bba49dc9a7b38ce29145ce6 --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot RAT_wrapper_behav xil_defaultlib.RAT_wrapper -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package unisim.vcomponents
Compiling package ieee.std_logic_signed
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling package ieee.std_logic_textio
Compiling package ieee.numeric_std
Compiling package ieee.numeric_bit
Compiling architecture behavioral of entity xil_defaultlib.clk_div2_buf [clk_div2_buf_default]
Compiling architecture rb18_internal_vhdl_v of entity unisim.RB18_INTERNAL_VHDL [\RB18_INTERNAL_VHDL(bram_size=18...]
Compiling architecture ramb18e1_v of entity unisim.RAMB18E1 [\RAMB18E1(initp_00="101100111000...]
Compiling architecture ramb16_s18_v of entity unisim.RAMB16_S18 [\RAMB16_S18(initp_00="1011001110...]
Compiling architecture low_level_definition of entity xil_defaultlib.my_prog_rom [my_prog_rom_default]
Compiling architecture alu_arch of entity xil_defaultlib.ALU [alu_default]
Compiling architecture behavioral of entity xil_defaultlib.CONTROL_UNIT [control_unit_default]
Compiling architecture behavioral of entity xil_defaultlib.RegisterFile [registerfile_default]
Compiling architecture behavioral of entity xil_defaultlib.PC [pc_default]
Compiling architecture behavioral of entity xil_defaultlib.MUX_4x1_10B [mux_4x1_10b_default]
Compiling architecture behavioral of entity xil_defaultlib.FlagReg [flagreg_default]
Compiling architecture behavioral of entity xil_defaultlib.and2 [and2_default]
Compiling architecture behavioral of entity xil_defaultlib.MUX_4x1 [mux_4x1_default]
Compiling architecture behavioral of entity xil_defaultlib.MUX_2x1 [mux_2x1_default]
Compiling architecture behavioral of entity xil_defaultlib.MUX_2x1_10B [mux_2x1_10b_default]
Compiling architecture scratch of entity xil_defaultlib.Scratch_Ram [scratch_ram_default]
Compiling architecture my_pointer of entity xil_defaultlib.Stack_Pointer [stack_pointer_default]
Compiling architecture behavioral of entity xil_defaultlib.RAT_MCU [rat_mcu_default]
Compiling architecture behavioral of entity xil_defaultlib.rat_wrapper
Built simulation snapshot RAT_wrapper_behav

****** Webtalk v2017.2 (64-bit)
  **** SW Build 1909853 on Thu Jun 15 18:39:09 MDT 2017
  **** IP Build 1909766 on Thu Jun 15 19:58:00 MDT 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source D:/CPE233_Fall_2017/CPE233_Fall_2017.sim/sim_1/behav/xsim.dir/RAT_wrapper_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-186] 'D:/CPE233_Fall_2017/CPE233_Fall_2017.sim/sim_1/behav/xsim.dir/RAT_wrapper_behav/webtalk/usage_statistics_ext_xsim.xml' has been successfully sent to Xilinx on Wed Nov 29 14:52:18 2017. For additional details about this file, please refer to the WebTalk help file at C:/Xilinx/Vivado/2017.2/doc/webtalk_introduction.html.
INFO: [Common 17-206] Exiting Webtalk at Wed Nov 29 14:52:18 2017...
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 1725.422 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '7' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/CPE233_Fall_2017/CPE233_Fall_2017.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "RAT_wrapper_behav -key {Behavioral:sim_1:Functional:RAT_wrapper} -tclbatch {RAT_wrapper.tcl} -view {D:/CPE233_Fall_2017/RAT_wrapper_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2017.2
Time resolution is 1 ps
open_wave_config D:/CPE233_Fall_2017/RAT_wrapper_behav.wcfg
source RAT_wrapper.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'RAT_wrapper_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:16 . Memory (MB): peak = 1732.090 ; gain = 6.668
add_force {/RAT_wrapper/RESET} -radix hex {1 0ns}
add_force {/RAT_wrapper/CLK} -radix hex {1 0ns} {0 50000ps} -repeat_every 100000ps
run 10 us
add_force {/RAT_wrapper/BUTTONS} -radix hex {0 0ns}
add_force {/RAT_wrapper/SWITCHES} -radix hex {0 0ns}
add_force {/RAT_wrapper/RESET} -radix hex {0 0ns}
run 10 ms
run: Time (s): cpu = 00:00:01 ; elapsed = 00:00:22 . Memory (MB): peak = 1735.852 ; gain = 0.000
add_force {/RAT_wrapper/BUTTONS} -radix hex {1111 0ns}
ERROR: [Simtcl 6-179] Couldn't add force for the following reason: Illegal value '1111': Object size 4 does not match size of given value 1111.
add_force {/RAT_wrapper/BUTTONS} -radix hex {15 0ns}
ERROR: [Simtcl 6-179] Couldn't add force for the following reason: Illegal value '15': Object size 4 does not match size of given value 15.
add_force {/RAT_wrapper/BUTTONS} -radix hex {16 0ns}
ERROR: [Simtcl 6-179] Couldn't add force for the following reason: Illegal value '16': Object size 4 does not match size of given value 16.
add_force {/RAT_wrapper/BUTTONS} -radix hex {F 0ns}
run 10 ms
run: Time (s): cpu = 00:00:00 ; elapsed = 00:00:20 . Memory (MB): peak = 1735.852 ; gain = 0.000
add_force {/RAT_wrapper/BUTTONS} -radix hex {0 0ns}
run 10 ms
run: Time (s): cpu = 00:00:02 ; elapsed = 00:00:20 . Memory (MB): peak = 1735.852 ; gain = 0.000
remove_files  D:/prog_rom.vhd
add_files -norecurse D:/prog_rom.vhd
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 1745.859 ; gain = 0.000
launch_simulation
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'RAT_wrapper' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/CPE233_Fall_2017/CPE233_Fall_2017.sim/sim_1/behav'
"xvhdl -m64 --relax -prj RAT_wrapper_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "D:/CPE233_Fall_2017/CPE233_Fall_2017.srcs/sources_1/new/ALU.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity ALU
INFO: [VRFC 10-163] Analyzing VHDL file "D:/CPE233_Fall_2017/CPE233_Fall_2017.srcs/sources_1/new/Control_Unit.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity CONTROL_UNIT
INFO: [VRFC 10-163] Analyzing VHDL file "D:/CPE233_Fall_2017/CPE233_Fall_2017.srcs/sources_1/new/FlagReg.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity FlagReg
INFO: [VRFC 10-163] Analyzing VHDL file "D:/CPE233_Fall_2017/CPE233_Fall_2017.srcs/sources_1/new/MUX_2x1.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity MUX_2x1
INFO: [VRFC 10-163] Analyzing VHDL file "D:/CPE233_Fall_2017/CPE233_Fall_2017.srcs/sources_1/new/MUX_4x1_10B.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity MUX_4x1_10B
INFO: [VRFC 10-163] Analyzing VHDL file "D:/CPE233_Fall_2017/CPE233_Fall_2017.srcs/sources_1/new/Mux_2x1_10B.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity MUX_2x1_10B
INFO: [VRFC 10-163] Analyzing VHDL file "D:/CPE233_Fall_2017/CPE233_Fall_2017.srcs/sources_1/new/Mux_4x1.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity MUX_4x1
INFO: [VRFC 10-163] Analyzing VHDL file "D:/CPE233_Fall_2017/CPE233_Fall_2017.srcs/sources_1/new/PC.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity PC
INFO: [VRFC 10-163] Analyzing VHDL file "D:/CPE233_Fall_2017/CPE233_Fall_2017.srcs/sources_1/new/RAT_MCU.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity RAT_MCU
INFO: [VRFC 10-163] Analyzing VHDL file "D:/CPE233_Fall_2017/CPE233_Fall_2017.srcs/sources_1/new/RegisterFile.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity RegisterFile
INFO: [VRFC 10-163] Analyzing VHDL file "D:/CPE233_Fall_2017/CPE233_Fall_2017.srcs/sources_1/new/Scratch_Ram.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Scratch_Ram
INFO: [VRFC 10-163] Analyzing VHDL file "D:/CPE233_Fall_2017/CPE233_Fall_2017.srcs/sources_1/new/Stack_Pointer.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Stack_Pointer
INFO: [VRFC 10-163] Analyzing VHDL file "D:/CPE233_Fall_2017/CPE233_Fall_2017.srcs/sources_1/new/and2.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity and2
INFO: [VRFC 10-163] Analyzing VHDL file "D:/CPE233_Fall_2017/CPE233_Fall_2017.srcs/sources_1/new/cdiv2.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity clk_div2_buf
INFO: [VRFC 10-163] Analyzing VHDL file "D:/prog_rom.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity my_prog_rom
INFO: [VRFC 10-163] Analyzing VHDL file "D:/CPE233_Fall_2017/CPE233_Fall_2017.srcs/sources_1/new/RAT_wrapper.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity RAT_wrapper
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/CPE233_Fall_2017/CPE233_Fall_2017.sim/sim_1/behav'
Vivado Simulator 2017.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2017.2/bin/unwrapped/win64.o/xelab.exe -wto 8b3c45041bba49dc9a7b38ce29145ce6 --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot RAT_wrapper_behav xil_defaultlib.RAT_wrapper -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package unisim.vcomponents
Compiling package ieee.std_logic_signed
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling package ieee.std_logic_textio
Compiling package ieee.numeric_std
Compiling package ieee.numeric_bit
Compiling architecture behavioral of entity xil_defaultlib.clk_div2_buf [clk_div2_buf_default]
Compiling architecture rb18_internal_vhdl_v of entity unisim.RB18_INTERNAL_VHDL [\RB18_INTERNAL_VHDL(bram_size=18...]
Compiling architecture ramb18e1_v of entity unisim.RAMB18E1 [\RAMB18E1(initp_00="101100111000...]
Compiling architecture ramb16_s18_v of entity unisim.RAMB16_S18 [\RAMB16_S18(initp_00="1011001110...]
Compiling architecture low_level_definition of entity xil_defaultlib.my_prog_rom [my_prog_rom_default]
Compiling architecture alu_arch of entity xil_defaultlib.ALU [alu_default]
Compiling architecture behavioral of entity xil_defaultlib.CONTROL_UNIT [control_unit_default]
Compiling architecture behavioral of entity xil_defaultlib.RegisterFile [registerfile_default]
Compiling architecture behavioral of entity xil_defaultlib.PC [pc_default]
Compiling architecture behavioral of entity xil_defaultlib.MUX_4x1_10B [mux_4x1_10b_default]
Compiling architecture behavioral of entity xil_defaultlib.FlagReg [flagreg_default]
Compiling architecture behavioral of entity xil_defaultlib.and2 [and2_default]
Compiling architecture behavioral of entity xil_defaultlib.MUX_4x1 [mux_4x1_default]
Compiling architecture behavioral of entity xil_defaultlib.MUX_2x1 [mux_2x1_default]
Compiling architecture behavioral of entity xil_defaultlib.MUX_2x1_10B [mux_2x1_10b_default]
Compiling architecture scratch of entity xil_defaultlib.Scratch_Ram [scratch_ram_default]
Compiling architecture my_pointer of entity xil_defaultlib.Stack_Pointer [stack_pointer_default]
Compiling architecture behavioral of entity xil_defaultlib.RAT_MCU [rat_mcu_default]
Compiling architecture behavioral of entity xil_defaultlib.rat_wrapper
Built simulation snapshot RAT_wrapper_behav

****** Webtalk v2017.2 (64-bit)
  **** SW Build 1909853 on Thu Jun 15 18:39:09 MDT 2017
  **** IP Build 1909766 on Thu Jun 15 19:58:00 MDT 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source D:/CPE233_Fall_2017/CPE233_Fall_2017.sim/sim_1/behav/xsim.dir/RAT_wrapper_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-186] 'D:/CPE233_Fall_2017/CPE233_Fall_2017.sim/sim_1/behav/xsim.dir/RAT_wrapper_behav/webtalk/usage_statistics_ext_xsim.xml' has been successfully sent to Xilinx on Wed Nov 29 15:00:57 2017. For additional details about this file, please refer to the WebTalk help file at C:/Xilinx/Vivado/2017.2/doc/webtalk_introduction.html.
INFO: [Common 17-206] Exiting Webtalk at Wed Nov 29 15:00:57 2017...
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 1745.859 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '7' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/CPE233_Fall_2017/CPE233_Fall_2017.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "RAT_wrapper_behav -key {Behavioral:sim_1:Functional:RAT_wrapper} -tclbatch {RAT_wrapper.tcl} -view {D:/CPE233_Fall_2017/RAT_wrapper_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2017.2
Time resolution is 1 ps
open_wave_config D:/CPE233_Fall_2017/RAT_wrapper_behav.wcfg
source RAT_wrapper.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'RAT_wrapper_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:13 . Memory (MB): peak = 1745.859 ; gain = 0.000
add_force {/RAT_wrapper/RESET} -radix hex {1 0ns}
add_force {/RAT_wrapper/CLK} -radix hex {1 0ns} {0 50000ps} -repeat_every 100000ps
run 10 ms
add_force {/RAT_wrapper/RESET} -radix hex {0 0ns}
add_force {/RAT_wrapper/BUTTONS} -radix hex {0 0ns}
add_force {/RAT_wrapper/SWITCHES} -radix hex {0 0ns}
run 10 ms
run: Time (s): cpu = 00:00:04 ; elapsed = 00:00:27 . Memory (MB): peak = 1746.426 ; gain = 0.000
restart
INFO: [Simtcl 6-17] Simulation restarted
run 10 ms
run: Time (s): cpu = 00:00:04 ; elapsed = 00:00:30 . Memory (MB): peak = 1776.262 ; gain = 0.000
restart
INFO: [Simtcl 6-17] Simulation restarted
set_property SOURCE_SET sources_1 [get_filesets sim_1]
close [ open D:/CPE233_Fall_2017/CPE233_Fall_2017.srcs/sim_1/new/RAT_MCU_TESTBENCH_1.vhd w ]
add_files -fileset sim_1 D:/CPE233_Fall_2017/CPE233_Fall_2017.srcs/sim_1/new/RAT_MCU_TESTBENCH_1.vhd
update_compile_order -fileset sim_1
set_property top RAT_MCU_TESTBENCH_1 [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
update_compile_order -fileset sim_1
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory D:/CPE233_Fall_2017/CPE233_Fall_2017.runs/synth_1

launch_runs impl_1 -jobs 2
[Wed Nov 29 15:41:43 2017] Launched synth_1...
Run output will be captured here: D:/CPE233_Fall_2017/CPE233_Fall_2017.runs/synth_1/runme.log
[Wed Nov 29 15:41:43 2017] Launched impl_1...
Run output will be captured here: D:/CPE233_Fall_2017/CPE233_Fall_2017.runs/impl_1/runme.log
update_compile_order -fileset sim_1
update_compile_order -fileset sim_1
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory D:/CPE233_Fall_2017/CPE233_Fall_2017.runs/synth_1

launch_simulation
WARNING: [Vivado 12-3661] Failed to remove file:D:/CPE233_Fall_2017/CPE233_Fall_2017.sim/sim_1/behav/simulate.log
WARNING: [Vivado 12-3661] Failed to remove file:D:/CPE233_Fall_2017/CPE233_Fall_2017.sim/sim_1/behav/RAT_wrapper_behav.wdb
WARNING: [Vivado 12-3661] Failed to remove file:D:/CPE233_Fall_2017/CPE233_Fall_2017.sim/sim_1/behav/xelab.pb
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_RAT_wrapper' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/CPE233_Fall_2017/CPE233_Fall_2017.sim/sim_1/behav'
"xvhdl -m64 --relax -prj tb_RAT_wrapper_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "D:/CPE233_Fall_2017/CPE233_Fall_2017.srcs/sources_1/new/ALU.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity ALU
INFO: [VRFC 10-163] Analyzing VHDL file "D:/CPE233_Fall_2017/CPE233_Fall_2017.srcs/sources_1/new/Control_Unit.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity CONTROL_UNIT
INFO: [VRFC 10-163] Analyzing VHDL file "D:/CPE233_Fall_2017/CPE233_Fall_2017.srcs/sources_1/new/FlagReg.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity FlagReg
INFO: [VRFC 10-163] Analyzing VHDL file "D:/CPE233_Fall_2017/CPE233_Fall_2017.srcs/sources_1/new/MUX_2x1.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity MUX_2x1
INFO: [VRFC 10-163] Analyzing VHDL file "D:/CPE233_Fall_2017/CPE233_Fall_2017.srcs/sources_1/new/MUX_4x1_10B.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity MUX_4x1_10B
INFO: [VRFC 10-163] Analyzing VHDL file "D:/CPE233_Fall_2017/CPE233_Fall_2017.srcs/sources_1/new/Mux_2x1_10B.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity MUX_2x1_10B
INFO: [VRFC 10-163] Analyzing VHDL file "D:/CPE233_Fall_2017/CPE233_Fall_2017.srcs/sources_1/new/Mux_4x1.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity MUX_4x1
INFO: [VRFC 10-163] Analyzing VHDL file "D:/CPE233_Fall_2017/CPE233_Fall_2017.srcs/sources_1/new/PC.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity PC
INFO: [VRFC 10-163] Analyzing VHDL file "D:/CPE233_Fall_2017/CPE233_Fall_2017.srcs/sources_1/new/RAT_MCU.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity RAT_MCU
INFO: [VRFC 10-163] Analyzing VHDL file "D:/CPE233_Fall_2017/CPE233_Fall_2017.srcs/sources_1/new/RAT_wrapper.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity RAT_wrapper
INFO: [VRFC 10-163] Analyzing VHDL file "D:/CPE233_Fall_2017/CPE233_Fall_2017.srcs/sources_1/new/RegisterFile.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity RegisterFile
INFO: [VRFC 10-163] Analyzing VHDL file "D:/CPE233_Fall_2017/CPE233_Fall_2017.srcs/sources_1/new/Scratch_Ram.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Scratch_Ram
INFO: [VRFC 10-163] Analyzing VHDL file "D:/CPE233_Fall_2017/CPE233_Fall_2017.srcs/sources_1/new/Stack_Pointer.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Stack_Pointer
INFO: [VRFC 10-163] Analyzing VHDL file "D:/CPE233_Fall_2017/CPE233_Fall_2017.srcs/sources_1/new/and2.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity and2
INFO: [VRFC 10-163] Analyzing VHDL file "D:/CPE233_Fall_2017/CPE233_Fall_2017.srcs/sources_1/new/cdiv2.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity clk_div2_buf
INFO: [VRFC 10-163] Analyzing VHDL file "D:/prog_rom.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity my_prog_rom
INFO: [VRFC 10-163] Analyzing VHDL file "D:/CPE233_Fall_2017/CPE233_Fall_2017.srcs/sim_1/new/RAT_MCU_TESTBENCH_1.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity tb_RAT_wrapper
ERROR: [VRFC 10-1412] syntax error near if [D:/CPE233_Fall_2017/CPE233_Fall_2017.srcs/sim_1/new/RAT_MCU_TESTBENCH_1.vhd:105]
INFO: [VRFC 10-240] VHDL file D:/CPE233_Fall_2017/CPE233_Fall_2017.srcs/sim_1/new/RAT_MCU_TESTBENCH_1.vhd ignored due to errors
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'D:/CPE233_Fall_2017/CPE233_Fall_2017.sim/sim_1/behav/xvhdl.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'D:/CPE233_Fall_2017/CPE233_Fall_2017.sim/sim_1/behav/xvhdl.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
WARNING: [Vivado 12-3661] Failed to remove file:D:/CPE233_Fall_2017/CPE233_Fall_2017.sim/sim_1/behav/simulate.log
WARNING: [Vivado 12-3661] Failed to remove file:D:/CPE233_Fall_2017/CPE233_Fall_2017.sim/sim_1/behav/RAT_wrapper_behav.wdb
WARNING: [Vivado 12-3661] Failed to remove file:D:/CPE233_Fall_2017/CPE233_Fall_2017.sim/sim_1/behav/xelab.pb
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_RAT_wrapper' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/CPE233_Fall_2017/CPE233_Fall_2017.sim/sim_1/behav'
"xvhdl -m64 --relax -prj tb_RAT_wrapper_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "D:/CPE233_Fall_2017/CPE233_Fall_2017.srcs/sources_1/new/ALU.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity ALU
INFO: [VRFC 10-163] Analyzing VHDL file "D:/CPE233_Fall_2017/CPE233_Fall_2017.srcs/sources_1/new/Control_Unit.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity CONTROL_UNIT
INFO: [VRFC 10-163] Analyzing VHDL file "D:/CPE233_Fall_2017/CPE233_Fall_2017.srcs/sources_1/new/FlagReg.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity FlagReg
INFO: [VRFC 10-163] Analyzing VHDL file "D:/CPE233_Fall_2017/CPE233_Fall_2017.srcs/sources_1/new/MUX_2x1.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity MUX_2x1
INFO: [VRFC 10-163] Analyzing VHDL file "D:/CPE233_Fall_2017/CPE233_Fall_2017.srcs/sources_1/new/MUX_4x1_10B.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity MUX_4x1_10B
INFO: [VRFC 10-163] Analyzing VHDL file "D:/CPE233_Fall_2017/CPE233_Fall_2017.srcs/sources_1/new/Mux_2x1_10B.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity MUX_2x1_10B
INFO: [VRFC 10-163] Analyzing VHDL file "D:/CPE233_Fall_2017/CPE233_Fall_2017.srcs/sources_1/new/Mux_4x1.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity MUX_4x1
INFO: [VRFC 10-163] Analyzing VHDL file "D:/CPE233_Fall_2017/CPE233_Fall_2017.srcs/sources_1/new/PC.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity PC
INFO: [VRFC 10-163] Analyzing VHDL file "D:/CPE233_Fall_2017/CPE233_Fall_2017.srcs/sources_1/new/RAT_MCU.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity RAT_MCU
INFO: [VRFC 10-163] Analyzing VHDL file "D:/CPE233_Fall_2017/CPE233_Fall_2017.srcs/sources_1/new/RAT_wrapper.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity RAT_wrapper
INFO: [VRFC 10-163] Analyzing VHDL file "D:/CPE233_Fall_2017/CPE233_Fall_2017.srcs/sources_1/new/RegisterFile.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity RegisterFile
INFO: [VRFC 10-163] Analyzing VHDL file "D:/CPE233_Fall_2017/CPE233_Fall_2017.srcs/sources_1/new/Scratch_Ram.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Scratch_Ram
INFO: [VRFC 10-163] Analyzing VHDL file "D:/CPE233_Fall_2017/CPE233_Fall_2017.srcs/sources_1/new/Stack_Pointer.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Stack_Pointer
INFO: [VRFC 10-163] Analyzing VHDL file "D:/CPE233_Fall_2017/CPE233_Fall_2017.srcs/sources_1/new/and2.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity and2
INFO: [VRFC 10-163] Analyzing VHDL file "D:/CPE233_Fall_2017/CPE233_Fall_2017.srcs/sources_1/new/cdiv2.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity clk_div2_buf
INFO: [VRFC 10-163] Analyzing VHDL file "D:/prog_rom.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity my_prog_rom
INFO: [VRFC 10-163] Analyzing VHDL file "D:/CPE233_Fall_2017/CPE233_Fall_2017.srcs/sim_1/new/RAT_MCU_TESTBENCH_1.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity tb_RAT_wrapper
ERROR: [VRFC 10-1412] syntax error near ation [D:/CPE233_Fall_2017/CPE233_Fall_2017.srcs/sim_1/new/RAT_MCU_TESTBENCH_1.vhd:105]
INFO: [VRFC 10-307] analyzing entity RAT_MCU_TESTBENCH_1
ERROR: [VRFC 10-1504] unit rat_mcu_testbench_1 ignored due to previous errors [D:/CPE233_Fall_2017/CPE233_Fall_2017.srcs/sim_1/new/RAT_MCU_TESTBENCH_1.vhd:114]
INFO: [VRFC 10-240] VHDL file D:/CPE233_Fall_2017/CPE233_Fall_2017.srcs/sim_1/new/RAT_MCU_TESTBENCH_1.vhd ignored due to errors
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-99] Step results log file:'D:/CPE233_Fall_2017/CPE233_Fall_2017.sim/sim_1/behav/xvhdl.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'D:/CPE233_Fall_2017/CPE233_Fall_2017.sim/sim_1/behav/xvhdl.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
WARNING: [Vivado 12-3661] Failed to remove file:D:/CPE233_Fall_2017/CPE233_Fall_2017.sim/sim_1/behav/simulate.log
WARNING: [Vivado 12-3661] Failed to remove file:D:/CPE233_Fall_2017/CPE233_Fall_2017.sim/sim_1/behav/RAT_wrapper_behav.wdb
WARNING: [Vivado 12-3661] Failed to remove file:D:/CPE233_Fall_2017/CPE233_Fall_2017.sim/sim_1/behav/xelab.pb
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_RAT_wrapper' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/CPE233_Fall_2017/CPE233_Fall_2017.sim/sim_1/behav'
"xvhdl -m64 --relax -prj tb_RAT_wrapper_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "D:/CPE233_Fall_2017/CPE233_Fall_2017.srcs/sources_1/new/ALU.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity ALU
INFO: [VRFC 10-163] Analyzing VHDL file "D:/CPE233_Fall_2017/CPE233_Fall_2017.srcs/sources_1/new/Control_Unit.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity CONTROL_UNIT
INFO: [VRFC 10-163] Analyzing VHDL file "D:/CPE233_Fall_2017/CPE233_Fall_2017.srcs/sources_1/new/FlagReg.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity FlagReg
INFO: [VRFC 10-163] Analyzing VHDL file "D:/CPE233_Fall_2017/CPE233_Fall_2017.srcs/sources_1/new/MUX_2x1.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity MUX_2x1
INFO: [VRFC 10-163] Analyzing VHDL file "D:/CPE233_Fall_2017/CPE233_Fall_2017.srcs/sources_1/new/MUX_4x1_10B.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity MUX_4x1_10B
INFO: [VRFC 10-163] Analyzing VHDL file "D:/CPE233_Fall_2017/CPE233_Fall_2017.srcs/sources_1/new/Mux_2x1_10B.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity MUX_2x1_10B
INFO: [VRFC 10-163] Analyzing VHDL file "D:/CPE233_Fall_2017/CPE233_Fall_2017.srcs/sources_1/new/Mux_4x1.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity MUX_4x1
INFO: [VRFC 10-163] Analyzing VHDL file "D:/CPE233_Fall_2017/CPE233_Fall_2017.srcs/sources_1/new/PC.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity PC
INFO: [VRFC 10-163] Analyzing VHDL file "D:/CPE233_Fall_2017/CPE233_Fall_2017.srcs/sources_1/new/RAT_MCU.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity RAT_MCU
INFO: [VRFC 10-163] Analyzing VHDL file "D:/CPE233_Fall_2017/CPE233_Fall_2017.srcs/sources_1/new/RAT_wrapper.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity RAT_wrapper
INFO: [VRFC 10-163] Analyzing VHDL file "D:/CPE233_Fall_2017/CPE233_Fall_2017.srcs/sources_1/new/RegisterFile.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity RegisterFile
INFO: [VRFC 10-163] Analyzing VHDL file "D:/CPE233_Fall_2017/CPE233_Fall_2017.srcs/sources_1/new/Scratch_Ram.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Scratch_Ram
INFO: [VRFC 10-163] Analyzing VHDL file "D:/CPE233_Fall_2017/CPE233_Fall_2017.srcs/sources_1/new/Stack_Pointer.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Stack_Pointer
INFO: [VRFC 10-163] Analyzing VHDL file "D:/CPE233_Fall_2017/CPE233_Fall_2017.srcs/sources_1/new/and2.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity and2
INFO: [VRFC 10-163] Analyzing VHDL file "D:/CPE233_Fall_2017/CPE233_Fall_2017.srcs/sources_1/new/cdiv2.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity clk_div2_buf
INFO: [VRFC 10-163] Analyzing VHDL file "D:/prog_rom.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity my_prog_rom
INFO: [VRFC 10-163] Analyzing VHDL file "D:/CPE233_Fall_2017/CPE233_Fall_2017.srcs/sim_1/new/RAT_MCU_TESTBENCH_1.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity tb_RAT_wrapper
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/CPE233_Fall_2017/CPE233_Fall_2017.sim/sim_1/behav'
Vivado Simulator 2017.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2017.2/bin/unwrapped/win64.o/xelab.exe -wto 8b3c45041bba49dc9a7b38ce29145ce6 --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_RAT_wrapper_behav xil_defaultlib.tb_RAT_wrapper -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package unisim.vcomponents
Compiling package ieee.std_logic_signed
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling package ieee.std_logic_textio
Compiling package ieee.numeric_std
Compiling package ieee.numeric_bit
Compiling architecture behavioral of entity xil_defaultlib.clk_div2_buf [clk_div2_buf_default]
Compiling architecture rb18_internal_vhdl_v of entity unisim.RB18_INTERNAL_VHDL [\RB18_INTERNAL_VHDL(bram_size=18...]
Compiling architecture ramb18e1_v of entity unisim.RAMB18E1 [\RAMB18E1(initp_00="101100111000...]
Compiling architecture ramb16_s18_v of entity unisim.RAMB16_S18 [\RAMB16_S18(initp_00="1011001110...]
Compiling architecture low_level_definition of entity xil_defaultlib.my_prog_rom [my_prog_rom_default]
Compiling architecture alu_arch of entity xil_defaultlib.ALU [alu_default]
Compiling architecture behavioral of entity xil_defaultlib.CONTROL_UNIT [control_unit_default]
Compiling architecture behavioral of entity xil_defaultlib.RegisterFile [registerfile_default]
Compiling architecture behavioral of entity xil_defaultlib.PC [pc_default]
Compiling architecture behavioral of entity xil_defaultlib.MUX_4x1_10B [mux_4x1_10b_default]
Compiling architecture behavioral of entity xil_defaultlib.FlagReg [flagreg_default]
Compiling architecture behavioral of entity xil_defaultlib.and2 [and2_default]
Compiling architecture behavioral of entity xil_defaultlib.MUX_4x1 [mux_4x1_default]
Compiling architecture behavioral of entity xil_defaultlib.MUX_2x1 [mux_2x1_default]
Compiling architecture behavioral of entity xil_defaultlib.MUX_2x1_10B [mux_2x1_10b_default]
Compiling architecture scratch of entity xil_defaultlib.Scratch_Ram [scratch_ram_default]
Compiling architecture my_pointer of entity xil_defaultlib.Stack_Pointer [stack_pointer_default]
Compiling architecture behavioral of entity xil_defaultlib.RAT_MCU [rat_mcu_default]
Compiling architecture behavioral of entity xil_defaultlib.RAT_wrapper [rat_wrapper_default]
Compiling architecture tb of entity xil_defaultlib.tb_rat_wrapper
Built simulation snapshot tb_RAT_wrapper_behav

****** Webtalk v2017.2 (64-bit)
  **** SW Build 1909853 on Thu Jun 15 18:39:09 MDT 2017
  **** IP Build 1909766 on Thu Jun 15 19:58:00 MDT 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source D:/CPE233_Fall_2017/CPE233_Fall_2017.sim/sim_1/behav/xsim.dir/tb_RAT_wrapper_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-186] 'D:/CPE233_Fall_2017/CPE233_Fall_2017.sim/sim_1/behav/xsim.dir/tb_RAT_wrapper_behav/webtalk/usage_statistics_ext_xsim.xml' has been successfully sent to Xilinx on Wed Nov 29 15:44:53 2017. For additional details about this file, please refer to the WebTalk help file at C:/Xilinx/Vivado/2017.2/doc/webtalk_introduction.html.
INFO: [Common 17-206] Exiting Webtalk at Wed Nov 29 15:44:53 2017...
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:08 . Memory (MB): peak = 1901.074 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '8' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/CPE233_Fall_2017/CPE233_Fall_2017.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_RAT_wrapper_behav -key {Behavioral:sim_1:Functional:tb_RAT_wrapper} -tclbatch {tb_RAT_wrapper.tcl} -view {D:/CPE233_Fall_2017/RAT_wrapper_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2017.2
Time resolution is 1 ps
open_wave_config D:/CPE233_Fall_2017/RAT_wrapper_behav.wcfg
WARNING: Simulation object /RAT_wrapper/LEDS was not found in the design.
WARNING: Simulation object /RAT_wrapper/SEGMENTS was not found in the design.
WARNING: Simulation object /RAT_wrapper/DISP_EN was not found in the design.
WARNING: Simulation object /RAT_wrapper/SWITCHES was not found in the design.
WARNING: Simulation object /RAT_wrapper/BUTTONS was not found in the design.
WARNING: Simulation object /RAT_wrapper/RESET was not found in the design.
WARNING: Simulation object /RAT_wrapper/CLK was not found in the design.
WARNING: Simulation object /RAT_wrapper/s_clk was not found in the design.
WARNING: Simulation object /RAT_wrapper/s_input_port was not found in the design.
WARNING: Simulation object /RAT_wrapper/s_output_port was not found in the design.
WARNING: Simulation object /RAT_wrapper/s_port_id was not found in the design.
WARNING: Simulation object /RAT_wrapper/s_load was not found in the design.
WARNING: Simulation object /RAT_wrapper/r_LEDS_LO was not found in the design.
WARNING: Simulation object /RAT_wrapper/r_LEDS_HI was not found in the design.
WARNING: Simulation object /RAT_wrapper/r_SEGMENTS was not found in the design.
WARNING: Simulation object /RAT_wrapper/r_DISP_EN was not found in the design.
WARNING: Simulation object /RAT_wrapper/SWITCHES_LO_ID was not found in the design.
WARNING: Simulation object /RAT_wrapper/SWITCHES_HI_ID was not found in the design.
WARNING: Simulation object /RAT_wrapper/BUTTONS_ID was not found in the design.
WARNING: Simulation object /RAT_wrapper/LEDS_LO_ID was not found in the design.
WARNING: Simulation object /RAT_wrapper/LEDS_HI_ID was not found in the design.
WARNING: Simulation object /RAT_wrapper/SEGMENTS_ID was not found in the design.
WARNING: Simulation object /RAT_wrapper/DISP_EN_ID was not found in the design.
WARNING: Simulation object /RAT_wrapper/MCU/my_SP/RST was not found in the design.
WARNING: Simulation object /RAT_wrapper/MCU/my_SP/CLK was not found in the design.
WARNING: Simulation object /RAT_wrapper/MCU/my_SP/LD was not found in the design.
WARNING: Simulation object /RAT_wrapper/MCU/my_SP/INCR was not found in the design.
WARNING: Simulation object /RAT_wrapper/MCU/my_SP/DECR was not found in the design.
WARNING: Simulation object /RAT_wrapper/MCU/my_SP/DATA was not found in the design.
WARNING: Simulation object /RAT_wrapper/MCU/my_SP/POINT_OUT was not found in the design.
WARNING: Simulation object /RAT_wrapper/MCU/my_SP/t_cnt was not found in the design.
WARNING: Simulation object /RAT_wrapper/MCU/my_PC/CLK was not found in the design.
WARNING: Simulation object /RAT_wrapper/MCU/my_PC/RST was not found in the design.
WARNING: Simulation object /RAT_wrapper/MCU/my_PC/PC_INC was not found in the design.
WARNING: Simulation object /RAT_wrapper/MCU/my_PC/PC_LD was not found in the design.
WARNING: Simulation object /RAT_wrapper/MCU/my_PC/D_IN was not found in the design.
WARNING: Simulation object /RAT_wrapper/MCU/my_PC/PC_COUNT was not found in the design.
WARNING: Simulation object /RAT_wrapper/MCU/my_PC/s_cnt was not found in the design.
WARNING: Simulation object /RAT_wrapper/MCU/my_SCR/DATA_IN was not found in the design.
WARNING: Simulation object /RAT_wrapper/MCU/my_SCR/ADDR was not found in the design.
WARNING: Simulation object /RAT_wrapper/MCU/my_SCR/WE was not found in the design.
WARNING: Simulation object /RAT_wrapper/MCU/my_SCR/CLK was not found in the design.
WARNING: Simulation object /RAT_wrapper/MCU/my_SCR/DATA_OUT was not found in the design.
WARNING: Simulation object /RAT_wrapper/MCU/my_SCR/MY_RAM was not found in the design.
source tb_RAT_wrapper.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_RAT_wrapper_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:13 . Memory (MB): peak = 1901.074 ; gain = 0.000
run all
add_wave {{/tb_RAT_wrapper/LEDS}} 
add_wave {{/tb_RAT_wrapper/SEGMENTS}} 
relaunch_sim
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_RAT_wrapper' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/CPE233_Fall_2017/CPE233_Fall_2017.sim/sim_1/behav'
"xvhdl -m64 --relax -prj tb_RAT_wrapper_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "D:/CPE233_Fall_2017/CPE233_Fall_2017.srcs/sources_1/new/ALU.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity ALU
INFO: [VRFC 10-163] Analyzing VHDL file "D:/CPE233_Fall_2017/CPE233_Fall_2017.srcs/sources_1/new/Control_Unit.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity CONTROL_UNIT
INFO: [VRFC 10-163] Analyzing VHDL file "D:/CPE233_Fall_2017/CPE233_Fall_2017.srcs/sources_1/new/FlagReg.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity FlagReg
INFO: [VRFC 10-163] Analyzing VHDL file "D:/CPE233_Fall_2017/CPE233_Fall_2017.srcs/sources_1/new/MUX_2x1.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity MUX_2x1
INFO: [VRFC 10-163] Analyzing VHDL file "D:/CPE233_Fall_2017/CPE233_Fall_2017.srcs/sources_1/new/MUX_4x1_10B.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity MUX_4x1_10B
INFO: [VRFC 10-163] Analyzing VHDL file "D:/CPE233_Fall_2017/CPE233_Fall_2017.srcs/sources_1/new/Mux_2x1_10B.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity MUX_2x1_10B
INFO: [VRFC 10-163] Analyzing VHDL file "D:/CPE233_Fall_2017/CPE233_Fall_2017.srcs/sources_1/new/Mux_4x1.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity MUX_4x1
INFO: [VRFC 10-163] Analyzing VHDL file "D:/CPE233_Fall_2017/CPE233_Fall_2017.srcs/sources_1/new/PC.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity PC
INFO: [VRFC 10-163] Analyzing VHDL file "D:/CPE233_Fall_2017/CPE233_Fall_2017.srcs/sources_1/new/RAT_MCU.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity RAT_MCU
INFO: [VRFC 10-163] Analyzing VHDL file "D:/CPE233_Fall_2017/CPE233_Fall_2017.srcs/sources_1/new/RAT_wrapper.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity RAT_wrapper
INFO: [VRFC 10-163] Analyzing VHDL file "D:/CPE233_Fall_2017/CPE233_Fall_2017.srcs/sources_1/new/RegisterFile.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity RegisterFile
INFO: [VRFC 10-163] Analyzing VHDL file "D:/CPE233_Fall_2017/CPE233_Fall_2017.srcs/sources_1/new/Scratch_Ram.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Scratch_Ram
INFO: [VRFC 10-163] Analyzing VHDL file "D:/CPE233_Fall_2017/CPE233_Fall_2017.srcs/sources_1/new/Stack_Pointer.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Stack_Pointer
INFO: [VRFC 10-163] Analyzing VHDL file "D:/CPE233_Fall_2017/CPE233_Fall_2017.srcs/sources_1/new/and2.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity and2
INFO: [VRFC 10-163] Analyzing VHDL file "D:/CPE233_Fall_2017/CPE233_Fall_2017.srcs/sources_1/new/cdiv2.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity clk_div2_buf
INFO: [VRFC 10-163] Analyzing VHDL file "D:/prog_rom.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity my_prog_rom
INFO: [VRFC 10-163] Analyzing VHDL file "D:/CPE233_Fall_2017/CPE233_Fall_2017.srcs/sim_1/new/RAT_MCU_TESTBENCH_1.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity tb_RAT_wrapper
INFO: [USF-XSim-69] 'compile' step finished in '4' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/CPE233_Fall_2017/CPE233_Fall_2017.sim/sim_1/behav'
Vivado Simulator 2017.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2017.2/bin/unwrapped/win64.o/xelab.exe -wto 8b3c45041bba49dc9a7b38ce29145ce6 --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_RAT_wrapper_behav xil_defaultlib.tb_RAT_wrapper -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package unisim.vcomponents
Compiling package ieee.std_logic_signed
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling package ieee.std_logic_textio
Compiling package ieee.numeric_std
Compiling package ieee.numeric_bit
Compiling architecture behavioral of entity xil_defaultlib.clk_div2_buf [clk_div2_buf_default]
Compiling architecture rb18_internal_vhdl_v of entity unisim.RB18_INTERNAL_VHDL [\RB18_INTERNAL_VHDL(bram_size=18...]
Compiling architecture ramb18e1_v of entity unisim.RAMB18E1 [\RAMB18E1(initp_00="101100111000...]
Compiling architecture ramb16_s18_v of entity unisim.RAMB16_S18 [\RAMB16_S18(initp_00="1011001110...]
Compiling architecture low_level_definition of entity xil_defaultlib.my_prog_rom [my_prog_rom_default]
Compiling architecture alu_arch of entity xil_defaultlib.ALU [alu_default]
Compiling architecture behavioral of entity xil_defaultlib.CONTROL_UNIT [control_unit_default]
Compiling architecture behavioral of entity xil_defaultlib.RegisterFile [registerfile_default]
Compiling architecture behavioral of entity xil_defaultlib.PC [pc_default]
Compiling architecture behavioral of entity xil_defaultlib.MUX_4x1_10B [mux_4x1_10b_default]
Compiling architecture behavioral of entity xil_defaultlib.FlagReg [flagreg_default]
Compiling architecture behavioral of entity xil_defaultlib.and2 [and2_default]
Compiling architecture behavioral of entity xil_defaultlib.MUX_4x1 [mux_4x1_default]
Compiling architecture behavioral of entity xil_defaultlib.MUX_2x1 [mux_2x1_default]
Compiling architecture behavioral of entity xil_defaultlib.MUX_2x1_10B [mux_2x1_10b_default]
Compiling architecture scratch of entity xil_defaultlib.Scratch_Ram [scratch_ram_default]
Compiling architecture my_pointer of entity xil_defaultlib.Stack_Pointer [stack_pointer_default]
Compiling architecture behavioral of entity xil_defaultlib.RAT_MCU [rat_mcu_default]
Compiling architecture behavioral of entity xil_defaultlib.RAT_wrapper [rat_wrapper_default]
Compiling architecture tb of entity xil_defaultlib.tb_rat_wrapper
Built simulation snapshot tb_RAT_wrapper_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 1901.074 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '6' seconds
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:07 . Memory (MB): peak = 1901.074 ; gain = 0.000
Vivado Simulator 2017.2
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:18 . Memory (MB): peak = 1901.074 ; gain = 0.000
run all
run all
run all
run all
run all
run all
run 100 ms
restart
INFO: [Simtcl 6-17] Simulation restarted
run 100 ns
run 100 ns
run 100 ns
run 100 ns
relaunch_sim
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_RAT_wrapper' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/CPE233_Fall_2017/CPE233_Fall_2017.sim/sim_1/behav'
"xvhdl -m64 --relax -prj tb_RAT_wrapper_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "D:/CPE233_Fall_2017/CPE233_Fall_2017.srcs/sources_1/new/ALU.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity ALU
INFO: [VRFC 10-163] Analyzing VHDL file "D:/CPE233_Fall_2017/CPE233_Fall_2017.srcs/sources_1/new/Control_Unit.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity CONTROL_UNIT
INFO: [VRFC 10-163] Analyzing VHDL file "D:/CPE233_Fall_2017/CPE233_Fall_2017.srcs/sources_1/new/FlagReg.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity FlagReg
INFO: [VRFC 10-163] Analyzing VHDL file "D:/CPE233_Fall_2017/CPE233_Fall_2017.srcs/sources_1/new/MUX_2x1.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity MUX_2x1
INFO: [VRFC 10-163] Analyzing VHDL file "D:/CPE233_Fall_2017/CPE233_Fall_2017.srcs/sources_1/new/MUX_4x1_10B.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity MUX_4x1_10B
INFO: [VRFC 10-163] Analyzing VHDL file "D:/CPE233_Fall_2017/CPE233_Fall_2017.srcs/sources_1/new/Mux_2x1_10B.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity MUX_2x1_10B
INFO: [VRFC 10-163] Analyzing VHDL file "D:/CPE233_Fall_2017/CPE233_Fall_2017.srcs/sources_1/new/Mux_4x1.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity MUX_4x1
INFO: [VRFC 10-163] Analyzing VHDL file "D:/CPE233_Fall_2017/CPE233_Fall_2017.srcs/sources_1/new/PC.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity PC
INFO: [VRFC 10-163] Analyzing VHDL file "D:/CPE233_Fall_2017/CPE233_Fall_2017.srcs/sources_1/new/RAT_MCU.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity RAT_MCU
INFO: [VRFC 10-163] Analyzing VHDL file "D:/CPE233_Fall_2017/CPE233_Fall_2017.srcs/sources_1/new/RAT_wrapper.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity RAT_wrapper
INFO: [VRFC 10-163] Analyzing VHDL file "D:/CPE233_Fall_2017/CPE233_Fall_2017.srcs/sources_1/new/RegisterFile.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity RegisterFile
INFO: [VRFC 10-163] Analyzing VHDL file "D:/CPE233_Fall_2017/CPE233_Fall_2017.srcs/sources_1/new/Scratch_Ram.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Scratch_Ram
INFO: [VRFC 10-163] Analyzing VHDL file "D:/CPE233_Fall_2017/CPE233_Fall_2017.srcs/sources_1/new/Stack_Pointer.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Stack_Pointer
INFO: [VRFC 10-163] Analyzing VHDL file "D:/CPE233_Fall_2017/CPE233_Fall_2017.srcs/sources_1/new/and2.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity and2
INFO: [VRFC 10-163] Analyzing VHDL file "D:/CPE233_Fall_2017/CPE233_Fall_2017.srcs/sources_1/new/cdiv2.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity clk_div2_buf
INFO: [VRFC 10-163] Analyzing VHDL file "D:/prog_rom.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity my_prog_rom
INFO: [VRFC 10-163] Analyzing VHDL file "D:/CPE233_Fall_2017/CPE233_Fall_2017.srcs/sim_1/new/RAT_MCU_TESTBENCH_1.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity tb_RAT_wrapper
INFO: [USF-XSim-69] 'compile' step finished in '4' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/CPE233_Fall_2017/CPE233_Fall_2017.sim/sim_1/behav'
Vivado Simulator 2017.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2017.2/bin/unwrapped/win64.o/xelab.exe -wto 8b3c45041bba49dc9a7b38ce29145ce6 --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_RAT_wrapper_behav xil_defaultlib.tb_RAT_wrapper -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package unisim.vcomponents
Compiling package ieee.std_logic_signed
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling package ieee.std_logic_textio
Compiling package ieee.numeric_std
Compiling package ieee.numeric_bit
Compiling architecture behavioral of entity xil_defaultlib.clk_div2_buf [clk_div2_buf_default]
Compiling architecture rb18_internal_vhdl_v of entity unisim.RB18_INTERNAL_VHDL [\RB18_INTERNAL_VHDL(bram_size=18...]
Compiling architecture ramb18e1_v of entity unisim.RAMB18E1 [\RAMB18E1(initp_00="101100111000...]
Compiling architecture ramb16_s18_v of entity unisim.RAMB16_S18 [\RAMB16_S18(initp_00="1011001110...]
Compiling architecture low_level_definition of entity xil_defaultlib.my_prog_rom [my_prog_rom_default]
Compiling architecture alu_arch of entity xil_defaultlib.ALU [alu_default]
Compiling architecture behavioral of entity xil_defaultlib.CONTROL_UNIT [control_unit_default]
Compiling architecture behavioral of entity xil_defaultlib.RegisterFile [registerfile_default]
Compiling architecture behavioral of entity xil_defaultlib.PC [pc_default]
Compiling architecture behavioral of entity xil_defaultlib.MUX_4x1_10B [mux_4x1_10b_default]
Compiling architecture behavioral of entity xil_defaultlib.FlagReg [flagreg_default]
Compiling architecture behavioral of entity xil_defaultlib.and2 [and2_default]
Compiling architecture behavioral of entity xil_defaultlib.MUX_4x1 [mux_4x1_default]
Compiling architecture behavioral of entity xil_defaultlib.MUX_2x1 [mux_2x1_default]
Compiling architecture behavioral of entity xil_defaultlib.MUX_2x1_10B [mux_2x1_10b_default]
Compiling architecture scratch of entity xil_defaultlib.Scratch_Ram [scratch_ram_default]
Compiling architecture my_pointer of entity xil_defaultlib.Stack_Pointer [stack_pointer_default]
Compiling architecture behavioral of entity xil_defaultlib.RAT_MCU [rat_mcu_default]
Compiling architecture behavioral of entity xil_defaultlib.RAT_wrapper [rat_wrapper_default]
Compiling architecture tb of entity xil_defaultlib.tb_rat_wrapper
Built simulation snapshot tb_RAT_wrapper_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:07 . Memory (MB): peak = 1917.027 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '7' seconds
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:08 . Memory (MB): peak = 1917.027 ; gain = 0.000
Vivado Simulator 2017.2
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:16 . Memory (MB): peak = 1917.027 ; gain = 0.000
run 100 ns
run 100 ns
run 100 ns
run 100 ns
run 100 ns
relaunch_sim
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_RAT_wrapper' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/CPE233_Fall_2017/CPE233_Fall_2017.sim/sim_1/behav'
"xvhdl -m64 --relax -prj tb_RAT_wrapper_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "D:/CPE233_Fall_2017/CPE233_Fall_2017.srcs/sources_1/new/ALU.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity ALU
INFO: [VRFC 10-163] Analyzing VHDL file "D:/CPE233_Fall_2017/CPE233_Fall_2017.srcs/sources_1/new/Control_Unit.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity CONTROL_UNIT
INFO: [VRFC 10-163] Analyzing VHDL file "D:/CPE233_Fall_2017/CPE233_Fall_2017.srcs/sources_1/new/FlagReg.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity FlagReg
INFO: [VRFC 10-163] Analyzing VHDL file "D:/CPE233_Fall_2017/CPE233_Fall_2017.srcs/sources_1/new/MUX_2x1.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity MUX_2x1
INFO: [VRFC 10-163] Analyzing VHDL file "D:/CPE233_Fall_2017/CPE233_Fall_2017.srcs/sources_1/new/MUX_4x1_10B.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity MUX_4x1_10B
INFO: [VRFC 10-163] Analyzing VHDL file "D:/CPE233_Fall_2017/CPE233_Fall_2017.srcs/sources_1/new/Mux_2x1_10B.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity MUX_2x1_10B
INFO: [VRFC 10-163] Analyzing VHDL file "D:/CPE233_Fall_2017/CPE233_Fall_2017.srcs/sources_1/new/Mux_4x1.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity MUX_4x1
INFO: [VRFC 10-163] Analyzing VHDL file "D:/CPE233_Fall_2017/CPE233_Fall_2017.srcs/sources_1/new/PC.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity PC
INFO: [VRFC 10-163] Analyzing VHDL file "D:/CPE233_Fall_2017/CPE233_Fall_2017.srcs/sources_1/new/RAT_MCU.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity RAT_MCU
INFO: [VRFC 10-163] Analyzing VHDL file "D:/CPE233_Fall_2017/CPE233_Fall_2017.srcs/sources_1/new/RAT_wrapper.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity RAT_wrapper
INFO: [VRFC 10-163] Analyzing VHDL file "D:/CPE233_Fall_2017/CPE233_Fall_2017.srcs/sources_1/new/RegisterFile.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity RegisterFile
INFO: [VRFC 10-163] Analyzing VHDL file "D:/CPE233_Fall_2017/CPE233_Fall_2017.srcs/sources_1/new/Scratch_Ram.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Scratch_Ram
INFO: [VRFC 10-163] Analyzing VHDL file "D:/CPE233_Fall_2017/CPE233_Fall_2017.srcs/sources_1/new/Stack_Pointer.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Stack_Pointer
INFO: [VRFC 10-163] Analyzing VHDL file "D:/CPE233_Fall_2017/CPE233_Fall_2017.srcs/sources_1/new/and2.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity and2
INFO: [VRFC 10-163] Analyzing VHDL file "D:/CPE233_Fall_2017/CPE233_Fall_2017.srcs/sources_1/new/cdiv2.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity clk_div2_buf
INFO: [VRFC 10-163] Analyzing VHDL file "D:/prog_rom.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity my_prog_rom
INFO: [VRFC 10-163] Analyzing VHDL file "D:/CPE233_Fall_2017/CPE233_Fall_2017.srcs/sim_1/new/RAT_MCU_TESTBENCH_1.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity tb_RAT_wrapper
INFO: [USF-XSim-69] 'compile' step finished in '4' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/CPE233_Fall_2017/CPE233_Fall_2017.sim/sim_1/behav'
Vivado Simulator 2017.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2017.2/bin/unwrapped/win64.o/xelab.exe -wto 8b3c45041bba49dc9a7b38ce29145ce6 --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_RAT_wrapper_behav xil_defaultlib.tb_RAT_wrapper -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package unisim.vcomponents
Compiling package ieee.std_logic_signed
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling package ieee.std_logic_textio
Compiling package ieee.numeric_std
Compiling package ieee.numeric_bit
Compiling architecture behavioral of entity xil_defaultlib.clk_div2_buf [clk_div2_buf_default]
Compiling architecture rb18_internal_vhdl_v of entity unisim.RB18_INTERNAL_VHDL [\RB18_INTERNAL_VHDL(bram_size=18...]
Compiling architecture ramb18e1_v of entity unisim.RAMB18E1 [\RAMB18E1(initp_00="101100111000...]
Compiling architecture ramb16_s18_v of entity unisim.RAMB16_S18 [\RAMB16_S18(initp_00="1011001110...]
Compiling architecture low_level_definition of entity xil_defaultlib.my_prog_rom [my_prog_rom_default]
Compiling architecture alu_arch of entity xil_defaultlib.ALU [alu_default]
Compiling architecture behavioral of entity xil_defaultlib.CONTROL_UNIT [control_unit_default]
Compiling architecture behavioral of entity xil_defaultlib.RegisterFile [registerfile_default]
Compiling architecture behavioral of entity xil_defaultlib.PC [pc_default]
Compiling architecture behavioral of entity xil_defaultlib.MUX_4x1_10B [mux_4x1_10b_default]
Compiling architecture behavioral of entity xil_defaultlib.FlagReg [flagreg_default]
Compiling architecture behavioral of entity xil_defaultlib.and2 [and2_default]
Compiling architecture behavioral of entity xil_defaultlib.MUX_4x1 [mux_4x1_default]
Compiling architecture behavioral of entity xil_defaultlib.MUX_2x1 [mux_2x1_default]
Compiling architecture behavioral of entity xil_defaultlib.MUX_2x1_10B [mux_2x1_10b_default]
Compiling architecture scratch of entity xil_defaultlib.Scratch_Ram [scratch_ram_default]
Compiling architecture my_pointer of entity xil_defaultlib.Stack_Pointer [stack_pointer_default]
Compiling architecture behavioral of entity xil_defaultlib.RAT_MCU [rat_mcu_default]
Compiling architecture behavioral of entity xil_defaultlib.RAT_wrapper [rat_wrapper_default]
Compiling architecture tb of entity xil_defaultlib.tb_rat_wrapper
Built simulation snapshot tb_RAT_wrapper_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:07 . Memory (MB): peak = 1917.027 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '7' seconds
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:07 . Memory (MB): peak = 1917.027 ; gain = 0.000
Vivado Simulator 2017.2
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:15 . Memory (MB): peak = 1917.027 ; gain = 0.000
run 100 ns
run 100 ns
run 100 ns
run 100 ns
run 100 ns
run 100 ms
INFO: [Common 17-41] Interrupt caught. Command should exit soon.
run: Time (s): cpu = 00:00:15 ; elapsed = 00:01:03 . Memory (MB): peak = 1917.027 ; gain = 0.000
INFO: [Common 17-344] 'run' was cancelled
add_wave {{/tb_RAT_wrapper/dut/MCU/my_cu/PS}} 
restart
INFO: [Simtcl 6-17] Simulation restarted
run 100 us
restart
INFO: [Simtcl 6-17] Simulation restarted
run 40 us
restart
INFO: [Simtcl 6-17] Simulation restarted
run 30 us
restart
INFO: [Simtcl 6-17] Simulation restarted
run 40 us
restart
INFO: [Simtcl 6-17] Simulation restarted
run 40 us
restart
INFO: [Simtcl 6-17] Simulation restarted
run 40 us
restart
INFO: [Simtcl 6-17] Simulation restarted
run 17 us
restart
INFO: [Simtcl 6-17] Simulation restarted
run 17 us
relaunch_sim
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_RAT_wrapper' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/CPE233_Fall_2017/CPE233_Fall_2017.sim/sim_1/behav'
"xvhdl -m64 --relax -prj tb_RAT_wrapper_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "D:/CPE233_Fall_2017/CPE233_Fall_2017.srcs/sources_1/new/ALU.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity ALU
INFO: [VRFC 10-163] Analyzing VHDL file "D:/CPE233_Fall_2017/CPE233_Fall_2017.srcs/sources_1/new/Control_Unit.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity CONTROL_UNIT
INFO: [VRFC 10-163] Analyzing VHDL file "D:/CPE233_Fall_2017/CPE233_Fall_2017.srcs/sources_1/new/FlagReg.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity FlagReg
INFO: [VRFC 10-163] Analyzing VHDL file "D:/CPE233_Fall_2017/CPE233_Fall_2017.srcs/sources_1/new/MUX_2x1.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity MUX_2x1
INFO: [VRFC 10-163] Analyzing VHDL file "D:/CPE233_Fall_2017/CPE233_Fall_2017.srcs/sources_1/new/MUX_4x1_10B.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity MUX_4x1_10B
INFO: [VRFC 10-163] Analyzing VHDL file "D:/CPE233_Fall_2017/CPE233_Fall_2017.srcs/sources_1/new/Mux_2x1_10B.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity MUX_2x1_10B
INFO: [VRFC 10-163] Analyzing VHDL file "D:/CPE233_Fall_2017/CPE233_Fall_2017.srcs/sources_1/new/Mux_4x1.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity MUX_4x1
INFO: [VRFC 10-163] Analyzing VHDL file "D:/CPE233_Fall_2017/CPE233_Fall_2017.srcs/sources_1/new/PC.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity PC
INFO: [VRFC 10-163] Analyzing VHDL file "D:/CPE233_Fall_2017/CPE233_Fall_2017.srcs/sources_1/new/RAT_MCU.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity RAT_MCU
INFO: [VRFC 10-163] Analyzing VHDL file "D:/CPE233_Fall_2017/CPE233_Fall_2017.srcs/sources_1/new/RAT_wrapper.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity RAT_wrapper
INFO: [VRFC 10-163] Analyzing VHDL file "D:/CPE233_Fall_2017/CPE233_Fall_2017.srcs/sources_1/new/RegisterFile.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity RegisterFile
INFO: [VRFC 10-163] Analyzing VHDL file "D:/CPE233_Fall_2017/CPE233_Fall_2017.srcs/sources_1/new/Scratch_Ram.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Scratch_Ram
INFO: [VRFC 10-163] Analyzing VHDL file "D:/CPE233_Fall_2017/CPE233_Fall_2017.srcs/sources_1/new/Stack_Pointer.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Stack_Pointer
INFO: [VRFC 10-163] Analyzing VHDL file "D:/CPE233_Fall_2017/CPE233_Fall_2017.srcs/sources_1/new/and2.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity and2
INFO: [VRFC 10-163] Analyzing VHDL file "D:/CPE233_Fall_2017/CPE233_Fall_2017.srcs/sources_1/new/cdiv2.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity clk_div2_buf
INFO: [VRFC 10-163] Analyzing VHDL file "D:/prog_rom.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity my_prog_rom
INFO: [VRFC 10-163] Analyzing VHDL file "D:/CPE233_Fall_2017/CPE233_Fall_2017.srcs/sim_1/new/RAT_MCU_TESTBENCH_1.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity tb_RAT_wrapper
INFO: [USF-XSim-69] 'compile' step finished in '4' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/CPE233_Fall_2017/CPE233_Fall_2017.sim/sim_1/behav'
Vivado Simulator 2017.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2017.2/bin/unwrapped/win64.o/xelab.exe -wto 8b3c45041bba49dc9a7b38ce29145ce6 --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_RAT_wrapper_behav xil_defaultlib.tb_RAT_wrapper -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
ERROR: [VRFC 10-665] expression has 10 elements ; formal b expects 8 [D:/CPE233_Fall_2017/CPE233_Fall_2017.srcs/sources_1/new/RAT_MCU.vhd:365]
ERROR: [XSIM 43-3321] Static elaboration of top level VHDL design unit tb_rat_wrapper in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-99] Step results log file:'D:/CPE233_Fall_2017/CPE233_Fall_2017.sim/sim_1/behav/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'D:/CPE233_Fall_2017/CPE233_Fall_2017.sim/sim_1/behav/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
ERROR: [Common 17-69] Command failed: ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.

relaunch_sim
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_RAT_wrapper' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/CPE233_Fall_2017/CPE233_Fall_2017.sim/sim_1/behav'
"xvhdl -m64 --relax -prj tb_RAT_wrapper_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "D:/CPE233_Fall_2017/CPE233_Fall_2017.srcs/sources_1/new/ALU.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity ALU
INFO: [VRFC 10-163] Analyzing VHDL file "D:/CPE233_Fall_2017/CPE233_Fall_2017.srcs/sources_1/new/Control_Unit.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity CONTROL_UNIT
INFO: [VRFC 10-163] Analyzing VHDL file "D:/CPE233_Fall_2017/CPE233_Fall_2017.srcs/sources_1/new/FlagReg.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity FlagReg
INFO: [VRFC 10-163] Analyzing VHDL file "D:/CPE233_Fall_2017/CPE233_Fall_2017.srcs/sources_1/new/MUX_2x1.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity MUX_2x1
INFO: [VRFC 10-163] Analyzing VHDL file "D:/CPE233_Fall_2017/CPE233_Fall_2017.srcs/sources_1/new/MUX_4x1_10B.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity MUX_4x1_10B
INFO: [VRFC 10-163] Analyzing VHDL file "D:/CPE233_Fall_2017/CPE233_Fall_2017.srcs/sources_1/new/Mux_2x1_10B.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity MUX_2x1_10B
INFO: [VRFC 10-163] Analyzing VHDL file "D:/CPE233_Fall_2017/CPE233_Fall_2017.srcs/sources_1/new/Mux_4x1.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity MUX_4x1
INFO: [VRFC 10-163] Analyzing VHDL file "D:/CPE233_Fall_2017/CPE233_Fall_2017.srcs/sources_1/new/PC.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity PC
INFO: [VRFC 10-163] Analyzing VHDL file "D:/CPE233_Fall_2017/CPE233_Fall_2017.srcs/sources_1/new/RAT_MCU.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity RAT_MCU
INFO: [VRFC 10-163] Analyzing VHDL file "D:/CPE233_Fall_2017/CPE233_Fall_2017.srcs/sources_1/new/RAT_wrapper.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity RAT_wrapper
INFO: [VRFC 10-163] Analyzing VHDL file "D:/CPE233_Fall_2017/CPE233_Fall_2017.srcs/sources_1/new/RegisterFile.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity RegisterFile
INFO: [VRFC 10-163] Analyzing VHDL file "D:/CPE233_Fall_2017/CPE233_Fall_2017.srcs/sources_1/new/Scratch_Ram.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Scratch_Ram
INFO: [VRFC 10-163] Analyzing VHDL file "D:/CPE233_Fall_2017/CPE233_Fall_2017.srcs/sources_1/new/Stack_Pointer.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Stack_Pointer
INFO: [VRFC 10-163] Analyzing VHDL file "D:/CPE233_Fall_2017/CPE233_Fall_2017.srcs/sources_1/new/and2.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity and2
INFO: [VRFC 10-163] Analyzing VHDL file "D:/CPE233_Fall_2017/CPE233_Fall_2017.srcs/sources_1/new/cdiv2.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity clk_div2_buf
INFO: [VRFC 10-163] Analyzing VHDL file "D:/prog_rom.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity my_prog_rom
INFO: [VRFC 10-163] Analyzing VHDL file "D:/CPE233_Fall_2017/CPE233_Fall_2017.srcs/sim_1/new/RAT_MCU_TESTBENCH_1.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity tb_RAT_wrapper
INFO: [USF-XSim-69] 'compile' step finished in '4' seconds
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 1917.027 ; gain = 0.000
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/CPE233_Fall_2017/CPE233_Fall_2017.sim/sim_1/behav'
Vivado Simulator 2017.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2017.2/bin/unwrapped/win64.o/xelab.exe -wto 8b3c45041bba49dc9a7b38ce29145ce6 --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_RAT_wrapper_behav xil_defaultlib.tb_RAT_wrapper -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package unisim.vcomponents
Compiling package ieee.std_logic_signed
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling package ieee.std_logic_textio
Compiling package ieee.numeric_std
Compiling package ieee.numeric_bit
Compiling architecture behavioral of entity xil_defaultlib.clk_div2_buf [clk_div2_buf_default]
Compiling architecture rb18_internal_vhdl_v of entity unisim.RB18_INTERNAL_VHDL [\RB18_INTERNAL_VHDL(bram_size=18...]
Compiling architecture ramb18e1_v of entity unisim.RAMB18E1 [\RAMB18E1(initp_00="101100111000...]
Compiling architecture ramb16_s18_v of entity unisim.RAMB16_S18 [\RAMB16_S18(initp_00="1011001110...]
Compiling architecture low_level_definition of entity xil_defaultlib.my_prog_rom [my_prog_rom_default]
Compiling architecture alu_arch of entity xil_defaultlib.ALU [alu_default]
Compiling architecture behavioral of entity xil_defaultlib.CONTROL_UNIT [control_unit_default]
Compiling architecture behavioral of entity xil_defaultlib.RegisterFile [registerfile_default]
Compiling architecture behavioral of entity xil_defaultlib.PC [pc_default]
Compiling architecture behavioral of entity xil_defaultlib.MUX_4x1_10B [mux_4x1_10b_default]
Compiling architecture behavioral of entity xil_defaultlib.FlagReg [flagreg_default]
Compiling architecture behavioral of entity xil_defaultlib.and2 [and2_default]
Compiling architecture behavioral of entity xil_defaultlib.MUX_4x1 [mux_4x1_default]
Compiling architecture behavioral of entity xil_defaultlib.MUX_2x1 [mux_2x1_default]
Compiling architecture behavioral of entity xil_defaultlib.MUX_2x1_10B [mux_2x1_10b_default]
Compiling architecture scratch of entity xil_defaultlib.Scratch_Ram [scratch_ram_default]
Compiling architecture my_pointer of entity xil_defaultlib.Stack_Pointer [stack_pointer_default]
Compiling architecture behavioral of entity xil_defaultlib.RAT_MCU [rat_mcu_default]
Compiling architecture behavioral of entity xil_defaultlib.RAT_wrapper [rat_wrapper_default]
Compiling architecture tb of entity xil_defaultlib.tb_rat_wrapper
Built simulation snapshot tb_RAT_wrapper_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:08 . Memory (MB): peak = 1917.027 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '9' seconds
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:08 . Memory (MB): peak = 1917.027 ; gain = 0.000
Vivado Simulator 2017.2
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:00 ; elapsed = 00:00:15 . Memory (MB): peak = 1917.027 ; gain = 0.000
restart
INFO: [Simtcl 6-17] Simulation restarted
run 40 us
launch_runs impl_1 -jobs 2
[Wed Nov 29 16:03:49 2017] Launched synth_1...
Run output will be captured here: D:/CPE233_Fall_2017/CPE233_Fall_2017.runs/synth_1/runme.log
[Wed Nov 29 16:03:49 2017] Launched impl_1...
Run output will be captured here: D:/CPE233_Fall_2017/CPE233_Fall_2017.runs/impl_1/runme.log
launch_runs impl_1 -to_step write_bitstream -jobs 2
[Wed Nov 29 16:07:02 2017] Launched impl_1...
Run output will be captured here: D:/CPE233_Fall_2017/CPE233_Fall_2017.runs/impl_1/runme.log
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210183741497A
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3361] The debug hub core was not detected.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active.
2. Make sure the BSCAN_SWITCH_USER_MASK device property in Vivado Hardware Manager reflects the user scan chain setting in the design and refresh the device.  To determine the user scan chain setting in the design, open the implemented design and use 'get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub]'.
For more details on setting the scan chain property, consult the Vivado Debug and Programming User Guide (UG908).
WARNING: [Labtoolstcl 44-129] No matching hw_ila_data was found.
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {D:/CPE233_Fall_2017/CPE233_Fall_2017.runs/impl_1/RAT_wrapper.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3361] The debug hub core was not detected.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active.
2. Make sure the BSCAN_SWITCH_USER_MASK device property in Vivado Hardware Manager reflects the user scan chain setting in the design and refresh the device.  To determine the user scan chain setting in the design, open the implemented design and use 'get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub]'.
For more details on setting the scan chain property, consult the Vivado Debug and Programming User Guide (UG908).
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {D:/CPE233_Fall_2017/CPE233_Fall_2017.runs/impl_1/RAT_wrapper.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3361] The debug hub core was not detected.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active.
2. Make sure the BSCAN_SWITCH_USER_MASK device property in Vivado Hardware Manager reflects the user scan chain setting in the design and refresh the device.  To determine the user scan chain setting in the design, open the implemented design and use 'get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub]'.
For more details on setting the scan chain property, consult the Vivado Debug and Programming User Guide (UG908).
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {D:/CPE233_Fall_2017/CPE233_Fall_2017.runs/impl_1/RAT_wrapper.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3361] The debug hub core was not detected.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active.
2. Make sure the BSCAN_SWITCH_USER_MASK device property in Vivado Hardware Manager reflects the user scan chain setting in the design and refresh the device.  To determine the user scan chain setting in the design, open the implemented design and use 'get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub]'.
For more details on setting the scan chain property, consult the Vivado Debug and Programming User Guide (UG908).
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory D:/CPE233_Fall_2017/CPE233_Fall_2017.runs/synth_1

launch_runs synth_1 -jobs 2
[Wed Nov 29 16:09:17 2017] Launched synth_1...
Run output will be captured here: D:/CPE233_Fall_2017/CPE233_Fall_2017.runs/synth_1/runme.log
remove_files  D:/prog_rom.vhd
add_files -norecurse D:/prog_rom.vhd
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory D:/CPE233_Fall_2017/CPE233_Fall_2017.runs/synth_1

launch_runs impl_1 -to_step write_bitstream -jobs 2
[Wed Nov 29 16:12:51 2017] Launched synth_1...
Run output will be captured here: D:/CPE233_Fall_2017/CPE233_Fall_2017.runs/synth_1/runme.log
[Wed Nov 29 16:12:51 2017] Launched impl_1...
Run output will be captured here: D:/CPE233_Fall_2017/CPE233_Fall_2017.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {D:/CPE233_Fall_2017/CPE233_Fall_2017.runs/impl_1/RAT_wrapper.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3361] The debug hub core was not detected.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active.
2. Make sure the BSCAN_SWITCH_USER_MASK device property in Vivado Hardware Manager reflects the user scan chain setting in the design and refresh the device.  To determine the user scan chain setting in the design, open the implemented design and use 'get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub]'.
For more details on setting the scan chain property, consult the Vivado Debug and Programming User Guide (UG908).
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {D:/CPE233_Fall_2017/CPE233_Fall_2017.runs/impl_1/RAT_wrapper.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3361] The debug hub core was not detected.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active.
2. Make sure the BSCAN_SWITCH_USER_MASK device property in Vivado Hardware Manager reflects the user scan chain setting in the design and refresh the device.  To determine the user scan chain setting in the design, open the implemented design and use 'get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub]'.
For more details on setting the scan chain property, consult the Vivado Debug and Programming User Guide (UG908).
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
WARNING: [Vivado 12-3661] Failed to remove file:D:/CPE233_Fall_2017/CPE233_Fall_2017.sim/sim_1/behav/simulate.log
WARNING: [Vivado 12-3661] Failed to remove file:D:/CPE233_Fall_2017/CPE233_Fall_2017.sim/sim_1/behav/RAT_wrapper_behav.wdb
WARNING: [Vivado 12-3661] Failed to remove file:D:/CPE233_Fall_2017/CPE233_Fall_2017.sim/sim_1/behav/xelab.pb
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_RAT_wrapper' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/CPE233_Fall_2017/CPE233_Fall_2017.sim/sim_1/behav'
"xvhdl -m64 --relax -prj tb_RAT_wrapper_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "D:/CPE233_Fall_2017/CPE233_Fall_2017.srcs/sources_1/new/ALU.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity ALU
INFO: [VRFC 10-163] Analyzing VHDL file "D:/CPE233_Fall_2017/CPE233_Fall_2017.srcs/sources_1/new/Control_Unit.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity CONTROL_UNIT
INFO: [VRFC 10-163] Analyzing VHDL file "D:/CPE233_Fall_2017/CPE233_Fall_2017.srcs/sources_1/new/FlagReg.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity FlagReg
INFO: [VRFC 10-163] Analyzing VHDL file "D:/CPE233_Fall_2017/CPE233_Fall_2017.srcs/sources_1/new/MUX_2x1.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity MUX_2x1
INFO: [VRFC 10-163] Analyzing VHDL file "D:/CPE233_Fall_2017/CPE233_Fall_2017.srcs/sources_1/new/MUX_4x1_10B.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity MUX_4x1_10B
INFO: [VRFC 10-163] Analyzing VHDL file "D:/CPE233_Fall_2017/CPE233_Fall_2017.srcs/sources_1/new/Mux_2x1_10B.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity MUX_2x1_10B
INFO: [VRFC 10-163] Analyzing VHDL file "D:/CPE233_Fall_2017/CPE233_Fall_2017.srcs/sources_1/new/Mux_4x1.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity MUX_4x1
INFO: [VRFC 10-163] Analyzing VHDL file "D:/CPE233_Fall_2017/CPE233_Fall_2017.srcs/sources_1/new/PC.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity PC
INFO: [VRFC 10-163] Analyzing VHDL file "D:/CPE233_Fall_2017/CPE233_Fall_2017.srcs/sources_1/new/RAT_MCU.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity RAT_MCU
INFO: [VRFC 10-163] Analyzing VHDL file "D:/CPE233_Fall_2017/CPE233_Fall_2017.srcs/sources_1/new/RAT_wrapper.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity RAT_wrapper
INFO: [VRFC 10-163] Analyzing VHDL file "D:/CPE233_Fall_2017/CPE233_Fall_2017.srcs/sources_1/new/RegisterFile.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity RegisterFile
INFO: [VRFC 10-163] Analyzing VHDL file "D:/CPE233_Fall_2017/CPE233_Fall_2017.srcs/sources_1/new/Scratch_Ram.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Scratch_Ram
INFO: [VRFC 10-163] Analyzing VHDL file "D:/CPE233_Fall_2017/CPE233_Fall_2017.srcs/sources_1/new/Stack_Pointer.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Stack_Pointer
INFO: [VRFC 10-163] Analyzing VHDL file "D:/CPE233_Fall_2017/CPE233_Fall_2017.srcs/sources_1/new/and2.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity and2
INFO: [VRFC 10-163] Analyzing VHDL file "D:/CPE233_Fall_2017/CPE233_Fall_2017.srcs/sources_1/new/cdiv2.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity clk_div2_buf
INFO: [VRFC 10-163] Analyzing VHDL file "D:/prog_rom.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity my_prog_rom
INFO: [VRFC 10-163] Analyzing VHDL file "D:/CPE233_Fall_2017/CPE233_Fall_2017.srcs/sim_1/new/RAT_MCU_TESTBENCH_1.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity tb_RAT_wrapper
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/CPE233_Fall_2017/CPE233_Fall_2017.sim/sim_1/behav'
Vivado Simulator 2017.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2017.2/bin/unwrapped/win64.o/xelab.exe -wto 8b3c45041bba49dc9a7b38ce29145ce6 --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_RAT_wrapper_behav xil_defaultlib.tb_RAT_wrapper -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package unisim.vcomponents
Compiling package ieee.std_logic_signed
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling package ieee.std_logic_textio
Compiling package ieee.numeric_std
Compiling package ieee.numeric_bit
Compiling architecture behavioral of entity xil_defaultlib.clk_div2_buf [clk_div2_buf_default]
Compiling architecture rb18_internal_vhdl_v of entity unisim.RB18_INTERNAL_VHDL [\RB18_INTERNAL_VHDL(bram_size=18...]
Compiling architecture ramb18e1_v of entity unisim.RAMB18E1 [\RAMB18E1(initp_00="101100111000...]
Compiling architecture ramb16_s18_v of entity unisim.RAMB16_S18 [\RAMB16_S18(initp_00="1011001110...]
Compiling architecture low_level_definition of entity xil_defaultlib.my_prog_rom [my_prog_rom_default]
Compiling architecture alu_arch of entity xil_defaultlib.ALU [alu_default]
Compiling architecture behavioral of entity xil_defaultlib.CONTROL_UNIT [control_unit_default]
Compiling architecture behavioral of entity xil_defaultlib.RegisterFile [registerfile_default]
Compiling architecture behavioral of entity xil_defaultlib.PC [pc_default]
Compiling architecture behavioral of entity xil_defaultlib.MUX_4x1_10B [mux_4x1_10b_default]
Compiling architecture behavioral of entity xil_defaultlib.FlagReg [flagreg_default]
Compiling architecture behavioral of entity xil_defaultlib.and2 [and2_default]
Compiling architecture behavioral of entity xil_defaultlib.MUX_4x1 [mux_4x1_default]
Compiling architecture behavioral of entity xil_defaultlib.MUX_2x1 [mux_2x1_default]
Compiling architecture behavioral of entity xil_defaultlib.MUX_2x1_10B [mux_2x1_10b_default]
Compiling architecture scratch of entity xil_defaultlib.Scratch_Ram [scratch_ram_default]
Compiling architecture my_pointer of entity xil_defaultlib.Stack_Pointer [stack_pointer_default]
Compiling architecture behavioral of entity xil_defaultlib.RAT_MCU [rat_mcu_default]
Compiling architecture behavioral of entity xil_defaultlib.RAT_wrapper [rat_wrapper_default]
Compiling architecture tb of entity xil_defaultlib.tb_rat_wrapper
Built simulation snapshot tb_RAT_wrapper_behav

****** Webtalk v2017.2 (64-bit)
  **** SW Build 1909853 on Thu Jun 15 18:39:09 MDT 2017
  **** IP Build 1909766 on Thu Jun 15 19:58:00 MDT 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source D:/CPE233_Fall_2017/CPE233_Fall_2017.sim/sim_1/behav/xsim.dir/tb_RAT_wrapper_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-186] 'D:/CPE233_Fall_2017/CPE233_Fall_2017.sim/sim_1/behav/xsim.dir/tb_RAT_wrapper_behav/webtalk/usage_statistics_ext_xsim.xml' has been successfully sent to Xilinx on Wed Nov 29 16:17:38 2017. For additional details about this file, please refer to the WebTalk help file at C:/Xilinx/Vivado/2017.2/doc/webtalk_introduction.html.
INFO: [Common 17-206] Exiting Webtalk at Wed Nov 29 16:17:38 2017...
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:09 . Memory (MB): peak = 1970.027 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '9' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/CPE233_Fall_2017/CPE233_Fall_2017.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_RAT_wrapper_behav -key {Behavioral:sim_1:Functional:tb_RAT_wrapper} -tclbatch {tb_RAT_wrapper.tcl} -view {D:/CPE233_Fall_2017/RAT_wrapper_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2017.2
Time resolution is 1 ps
open_wave_config D:/CPE233_Fall_2017/RAT_wrapper_behav.wcfg
WARNING: Simulation object /RAT_wrapper/LEDS was not found in the design.
WARNING: Simulation object /RAT_wrapper/SEGMENTS was not found in the design.
WARNING: Simulation object /RAT_wrapper/DISP_EN was not found in the design.
WARNING: Simulation object /RAT_wrapper/SWITCHES was not found in the design.
WARNING: Simulation object /RAT_wrapper/BUTTONS was not found in the design.
WARNING: Simulation object /RAT_wrapper/RESET was not found in the design.
WARNING: Simulation object /RAT_wrapper/CLK was not found in the design.
WARNING: Simulation object /RAT_wrapper/s_clk was not found in the design.
WARNING: Simulation object /RAT_wrapper/s_input_port was not found in the design.
WARNING: Simulation object /RAT_wrapper/s_output_port was not found in the design.
WARNING: Simulation object /RAT_wrapper/s_port_id was not found in the design.
WARNING: Simulation object /RAT_wrapper/s_load was not found in the design.
WARNING: Simulation object /RAT_wrapper/r_LEDS_LO was not found in the design.
WARNING: Simulation object /RAT_wrapper/r_LEDS_HI was not found in the design.
WARNING: Simulation object /RAT_wrapper/r_SEGMENTS was not found in the design.
WARNING: Simulation object /RAT_wrapper/r_DISP_EN was not found in the design.
WARNING: Simulation object /RAT_wrapper/SWITCHES_LO_ID was not found in the design.
WARNING: Simulation object /RAT_wrapper/SWITCHES_HI_ID was not found in the design.
WARNING: Simulation object /RAT_wrapper/BUTTONS_ID was not found in the design.
WARNING: Simulation object /RAT_wrapper/LEDS_LO_ID was not found in the design.
WARNING: Simulation object /RAT_wrapper/LEDS_HI_ID was not found in the design.
WARNING: Simulation object /RAT_wrapper/SEGMENTS_ID was not found in the design.
WARNING: Simulation object /RAT_wrapper/DISP_EN_ID was not found in the design.
WARNING: Simulation object /RAT_wrapper/MCU/my_SP/RST was not found in the design.
WARNING: Simulation object /RAT_wrapper/MCU/my_SP/CLK was not found in the design.
WARNING: Simulation object /RAT_wrapper/MCU/my_SP/LD was not found in the design.
WARNING: Simulation object /RAT_wrapper/MCU/my_SP/INCR was not found in the design.
WARNING: Simulation object /RAT_wrapper/MCU/my_SP/DECR was not found in the design.
WARNING: Simulation object /RAT_wrapper/MCU/my_SP/DATA was not found in the design.
WARNING: Simulation object /RAT_wrapper/MCU/my_SP/POINT_OUT was not found in the design.
WARNING: Simulation object /RAT_wrapper/MCU/my_SP/t_cnt was not found in the design.
WARNING: Simulation object /RAT_wrapper/MCU/my_PC/CLK was not found in the design.
WARNING: Simulation object /RAT_wrapper/MCU/my_PC/RST was not found in the design.
WARNING: Simulation object /RAT_wrapper/MCU/my_PC/PC_INC was not found in the design.
WARNING: Simulation object /RAT_wrapper/MCU/my_PC/PC_LD was not found in the design.
WARNING: Simulation object /RAT_wrapper/MCU/my_PC/D_IN was not found in the design.
WARNING: Simulation object /RAT_wrapper/MCU/my_PC/PC_COUNT was not found in the design.
WARNING: Simulation object /RAT_wrapper/MCU/my_PC/s_cnt was not found in the design.
WARNING: Simulation object /RAT_wrapper/MCU/my_SCR/DATA_IN was not found in the design.
WARNING: Simulation object /RAT_wrapper/MCU/my_SCR/ADDR was not found in the design.
WARNING: Simulation object /RAT_wrapper/MCU/my_SCR/WE was not found in the design.
WARNING: Simulation object /RAT_wrapper/MCU/my_SCR/CLK was not found in the design.
WARNING: Simulation object /RAT_wrapper/MCU/my_SCR/DATA_OUT was not found in the design.
WARNING: Simulation object /RAT_wrapper/MCU/my_SCR/MY_RAM was not found in the design.
source tb_RAT_wrapper.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_RAT_wrapper_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:18 . Memory (MB): peak = 1974.973 ; gain = 4.945
run 40 us
restart
INFO: [Simtcl 6-17] Simulation restarted
run 40 us
run 40 ms
run: Time (s): cpu = 00:00:04 ; elapsed = 00:00:33 . Memory (MB): peak = 1978.387 ; gain = 0.000
remove_files  D:/prog_rom.vhd
add_files -norecurse D:/prog_rom.vhd
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
WARNING: [Vivado 12-3661] Failed to remove file:D:/CPE233_Fall_2017/CPE233_Fall_2017.sim/sim_1/behav/simulate.log
WARNING: [Vivado 12-3661] Failed to remove file:D:/CPE233_Fall_2017/CPE233_Fall_2017.sim/sim_1/behav/RAT_wrapper_behav.wdb
WARNING: [Vivado 12-3661] Failed to remove file:D:/CPE233_Fall_2017/CPE233_Fall_2017.sim/sim_1/behav/xelab.pb
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_RAT_wrapper' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/CPE233_Fall_2017/CPE233_Fall_2017.sim/sim_1/behav'
"xvhdl -m64 --relax -prj tb_RAT_wrapper_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "D:/CPE233_Fall_2017/CPE233_Fall_2017.srcs/sources_1/new/ALU.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity ALU
INFO: [VRFC 10-163] Analyzing VHDL file "D:/CPE233_Fall_2017/CPE233_Fall_2017.srcs/sources_1/new/Control_Unit.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity CONTROL_UNIT
INFO: [VRFC 10-163] Analyzing VHDL file "D:/CPE233_Fall_2017/CPE233_Fall_2017.srcs/sources_1/new/FlagReg.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity FlagReg
INFO: [VRFC 10-163] Analyzing VHDL file "D:/CPE233_Fall_2017/CPE233_Fall_2017.srcs/sources_1/new/MUX_2x1.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity MUX_2x1
INFO: [VRFC 10-163] Analyzing VHDL file "D:/CPE233_Fall_2017/CPE233_Fall_2017.srcs/sources_1/new/MUX_4x1_10B.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity MUX_4x1_10B
INFO: [VRFC 10-163] Analyzing VHDL file "D:/CPE233_Fall_2017/CPE233_Fall_2017.srcs/sources_1/new/Mux_2x1_10B.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity MUX_2x1_10B
INFO: [VRFC 10-163] Analyzing VHDL file "D:/CPE233_Fall_2017/CPE233_Fall_2017.srcs/sources_1/new/Mux_4x1.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity MUX_4x1
INFO: [VRFC 10-163] Analyzing VHDL file "D:/CPE233_Fall_2017/CPE233_Fall_2017.srcs/sources_1/new/PC.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity PC
INFO: [VRFC 10-163] Analyzing VHDL file "D:/CPE233_Fall_2017/CPE233_Fall_2017.srcs/sources_1/new/RAT_MCU.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity RAT_MCU
INFO: [VRFC 10-163] Analyzing VHDL file "D:/CPE233_Fall_2017/CPE233_Fall_2017.srcs/sources_1/new/RAT_wrapper.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity RAT_wrapper
INFO: [VRFC 10-163] Analyzing VHDL file "D:/CPE233_Fall_2017/CPE233_Fall_2017.srcs/sources_1/new/RegisterFile.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity RegisterFile
INFO: [VRFC 10-163] Analyzing VHDL file "D:/CPE233_Fall_2017/CPE233_Fall_2017.srcs/sources_1/new/Scratch_Ram.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Scratch_Ram
INFO: [VRFC 10-163] Analyzing VHDL file "D:/CPE233_Fall_2017/CPE233_Fall_2017.srcs/sources_1/new/Stack_Pointer.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Stack_Pointer
INFO: [VRFC 10-163] Analyzing VHDL file "D:/CPE233_Fall_2017/CPE233_Fall_2017.srcs/sources_1/new/and2.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity and2
INFO: [VRFC 10-163] Analyzing VHDL file "D:/CPE233_Fall_2017/CPE233_Fall_2017.srcs/sources_1/new/cdiv2.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity clk_div2_buf
INFO: [VRFC 10-163] Analyzing VHDL file "D:/prog_rom.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity my_prog_rom
INFO: [VRFC 10-163] Analyzing VHDL file "D:/CPE233_Fall_2017/CPE233_Fall_2017.srcs/sim_1/new/RAT_MCU_TESTBENCH_1.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity tb_RAT_wrapper
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/CPE233_Fall_2017/CPE233_Fall_2017.sim/sim_1/behav'
Vivado Simulator 2017.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2017.2/bin/unwrapped/win64.o/xelab.exe -wto 8b3c45041bba49dc9a7b38ce29145ce6 --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_RAT_wrapper_behav xil_defaultlib.tb_RAT_wrapper -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package unisim.vcomponents
Compiling package ieee.std_logic_signed
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling package ieee.std_logic_textio
Compiling package ieee.numeric_std
Compiling package ieee.numeric_bit
Compiling architecture behavioral of entity xil_defaultlib.clk_div2_buf [clk_div2_buf_default]
Compiling architecture rb18_internal_vhdl_v of entity unisim.RB18_INTERNAL_VHDL [\RB18_INTERNAL_VHDL(bram_size=18...]
Compiling architecture ramb18e1_v of entity unisim.RAMB18E1 [\RAMB18E1(initp_00="101100111000...]
Compiling architecture ramb16_s18_v of entity unisim.RAMB16_S18 [\RAMB16_S18(initp_00="1011001110...]
Compiling architecture low_level_definition of entity xil_defaultlib.my_prog_rom [my_prog_rom_default]
Compiling architecture alu_arch of entity xil_defaultlib.ALU [alu_default]
Compiling architecture behavioral of entity xil_defaultlib.CONTROL_UNIT [control_unit_default]
Compiling architecture behavioral of entity xil_defaultlib.RegisterFile [registerfile_default]
Compiling architecture behavioral of entity xil_defaultlib.PC [pc_default]
Compiling architecture behavioral of entity xil_defaultlib.MUX_4x1_10B [mux_4x1_10b_default]
Compiling architecture behavioral of entity xil_defaultlib.FlagReg [flagreg_default]
Compiling architecture behavioral of entity xil_defaultlib.and2 [and2_default]
Compiling architecture behavioral of entity xil_defaultlib.MUX_4x1 [mux_4x1_default]
Compiling architecture behavioral of entity xil_defaultlib.MUX_2x1 [mux_2x1_default]
Compiling architecture behavioral of entity xil_defaultlib.MUX_2x1_10B [mux_2x1_10b_default]
Compiling architecture scratch of entity xil_defaultlib.Scratch_Ram [scratch_ram_default]
Compiling architecture my_pointer of entity xil_defaultlib.Stack_Pointer [stack_pointer_default]
Compiling architecture behavioral of entity xil_defaultlib.RAT_MCU [rat_mcu_default]
Compiling architecture behavioral of entity xil_defaultlib.RAT_wrapper [rat_wrapper_default]
Compiling architecture tb of entity xil_defaultlib.tb_rat_wrapper
Built simulation snapshot tb_RAT_wrapper_behav

****** Webtalk v2017.2 (64-bit)
  **** SW Build 1909853 on Thu Jun 15 18:39:09 MDT 2017
  **** IP Build 1909766 on Thu Jun 15 19:58:00 MDT 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source D:/CPE233_Fall_2017/CPE233_Fall_2017.sim/sim_1/behav/xsim.dir/tb_RAT_wrapper_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-186] 'D:/CPE233_Fall_2017/CPE233_Fall_2017.sim/sim_1/behav/xsim.dir/tb_RAT_wrapper_behav/webtalk/usage_statistics_ext_xsim.xml' has been successfully sent to Xilinx on Wed Nov 29 16:21:30 2017. For additional details about this file, please refer to the WebTalk help file at C:/Xilinx/Vivado/2017.2/doc/webtalk_introduction.html.
INFO: [Common 17-206] Exiting Webtalk at Wed Nov 29 16:21:30 2017...
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:08 . Memory (MB): peak = 1982.148 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '9' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/CPE233_Fall_2017/CPE233_Fall_2017.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_RAT_wrapper_behav -key {Behavioral:sim_1:Functional:tb_RAT_wrapper} -tclbatch {tb_RAT_wrapper.tcl} -view {D:/CPE233_Fall_2017/RAT_wrapper_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2017.2
Time resolution is 1 ps
open_wave_config D:/CPE233_Fall_2017/RAT_wrapper_behav.wcfg
WARNING: Simulation object /RAT_wrapper/LEDS was not found in the design.
WARNING: Simulation object /RAT_wrapper/SEGMENTS was not found in the design.
WARNING: Simulation object /RAT_wrapper/DISP_EN was not found in the design.
WARNING: Simulation object /RAT_wrapper/SWITCHES was not found in the design.
WARNING: Simulation object /RAT_wrapper/BUTTONS was not found in the design.
WARNING: Simulation object /RAT_wrapper/RESET was not found in the design.
WARNING: Simulation object /RAT_wrapper/CLK was not found in the design.
WARNING: Simulation object /RAT_wrapper/s_clk was not found in the design.
WARNING: Simulation object /RAT_wrapper/s_input_port was not found in the design.
WARNING: Simulation object /RAT_wrapper/s_output_port was not found in the design.
WARNING: Simulation object /RAT_wrapper/s_port_id was not found in the design.
WARNING: Simulation object /RAT_wrapper/s_load was not found in the design.
WARNING: Simulation object /RAT_wrapper/r_LEDS_LO was not found in the design.
WARNING: Simulation object /RAT_wrapper/r_LEDS_HI was not found in the design.
WARNING: Simulation object /RAT_wrapper/r_SEGMENTS was not found in the design.
WARNING: Simulation object /RAT_wrapper/r_DISP_EN was not found in the design.
WARNING: Simulation object /RAT_wrapper/SWITCHES_LO_ID was not found in the design.
WARNING: Simulation object /RAT_wrapper/SWITCHES_HI_ID was not found in the design.
WARNING: Simulation object /RAT_wrapper/BUTTONS_ID was not found in the design.
WARNING: Simulation object /RAT_wrapper/LEDS_LO_ID was not found in the design.
WARNING: Simulation object /RAT_wrapper/LEDS_HI_ID was not found in the design.
WARNING: Simulation object /RAT_wrapper/SEGMENTS_ID was not found in the design.
WARNING: Simulation object /RAT_wrapper/DISP_EN_ID was not found in the design.
WARNING: Simulation object /RAT_wrapper/MCU/my_SP/RST was not found in the design.
WARNING: Simulation object /RAT_wrapper/MCU/my_SP/CLK was not found in the design.
WARNING: Simulation object /RAT_wrapper/MCU/my_SP/LD was not found in the design.
WARNING: Simulation object /RAT_wrapper/MCU/my_SP/INCR was not found in the design.
WARNING: Simulation object /RAT_wrapper/MCU/my_SP/DECR was not found in the design.
WARNING: Simulation object /RAT_wrapper/MCU/my_SP/DATA was not found in the design.
WARNING: Simulation object /RAT_wrapper/MCU/my_SP/POINT_OUT was not found in the design.
WARNING: Simulation object /RAT_wrapper/MCU/my_SP/t_cnt was not found in the design.
WARNING: Simulation object /RAT_wrapper/MCU/my_PC/CLK was not found in the design.
WARNING: Simulation object /RAT_wrapper/MCU/my_PC/RST was not found in the design.
WARNING: Simulation object /RAT_wrapper/MCU/my_PC/PC_INC was not found in the design.
WARNING: Simulation object /RAT_wrapper/MCU/my_PC/PC_LD was not found in the design.
WARNING: Simulation object /RAT_wrapper/MCU/my_PC/D_IN was not found in the design.
WARNING: Simulation object /RAT_wrapper/MCU/my_PC/PC_COUNT was not found in the design.
WARNING: Simulation object /RAT_wrapper/MCU/my_PC/s_cnt was not found in the design.
WARNING: Simulation object /RAT_wrapper/MCU/my_SCR/DATA_IN was not found in the design.
WARNING: Simulation object /RAT_wrapper/MCU/my_SCR/ADDR was not found in the design.
WARNING: Simulation object /RAT_wrapper/MCU/my_SCR/WE was not found in the design.
WARNING: Simulation object /RAT_wrapper/MCU/my_SCR/CLK was not found in the design.
WARNING: Simulation object /RAT_wrapper/MCU/my_SCR/DATA_OUT was not found in the design.
WARNING: Simulation object /RAT_wrapper/MCU/my_SCR/MY_RAM was not found in the design.
source tb_RAT_wrapper.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_RAT_wrapper_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:17 . Memory (MB): peak = 1982.148 ; gain = 0.000
run 40 us
restart
INFO: [Simtcl 6-17] Simulation restarted
run 40 us
remove_files  D:/prog_rom.vhd
add_files -norecurse D:/prog_rom.vhd
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory D:/CPE233_Fall_2017/CPE233_Fall_2017.runs/synth_1

launch_runs impl_1 -jobs 2
[Wed Nov 29 16:33:58 2017] Launched synth_1...
Run output will be captured here: D:/CPE233_Fall_2017/CPE233_Fall_2017.runs/synth_1/runme.log
[Wed Nov 29 16:33:58 2017] Launched impl_1...
Run output will be captured here: D:/CPE233_Fall_2017/CPE233_Fall_2017.runs/impl_1/runme.log
launch_runs impl_1 -to_step write_bitstream -jobs 2
[Wed Nov 29 16:36:28 2017] Launched impl_1...
Run output will be captured here: D:/CPE233_Fall_2017/CPE233_Fall_2017.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {D:/CPE233_Fall_2017/CPE233_Fall_2017.runs/impl_1/RAT_wrapper.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3361] The debug hub core was not detected.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active.
2. Make sure the BSCAN_SWITCH_USER_MASK device property in Vivado Hardware Manager reflects the user scan chain setting in the design and refresh the device.  To determine the user scan chain setting in the design, open the implemented design and use 'get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub]'.
For more details on setting the scan chain property, consult the Vivado Debug and Programming User Guide (UG908).
save_wave_config {D:/CPE233_Fall_2017/RAT_wrapper_behav.wcfg}
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
WARNING: [Vivado 12-3661] Failed to remove file:D:/CPE233_Fall_2017/CPE233_Fall_2017.sim/sim_1/behav/simulate.log
WARNING: [Vivado 12-3661] Failed to remove file:D:/CPE233_Fall_2017/CPE233_Fall_2017.sim/sim_1/behav/RAT_wrapper_behav.wdb
WARNING: [Vivado 12-3661] Failed to remove file:D:/CPE233_Fall_2017/CPE233_Fall_2017.sim/sim_1/behav/xelab.pb
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_RAT_wrapper' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/CPE233_Fall_2017/CPE233_Fall_2017.sim/sim_1/behav'
"xvhdl -m64 --relax -prj tb_RAT_wrapper_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "D:/CPE233_Fall_2017/CPE233_Fall_2017.srcs/sources_1/new/ALU.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity ALU
INFO: [VRFC 10-163] Analyzing VHDL file "D:/CPE233_Fall_2017/CPE233_Fall_2017.srcs/sources_1/new/Control_Unit.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity CONTROL_UNIT
INFO: [VRFC 10-163] Analyzing VHDL file "D:/CPE233_Fall_2017/CPE233_Fall_2017.srcs/sources_1/new/FlagReg.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity FlagReg
INFO: [VRFC 10-163] Analyzing VHDL file "D:/CPE233_Fall_2017/CPE233_Fall_2017.srcs/sources_1/new/MUX_2x1.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity MUX_2x1
INFO: [VRFC 10-163] Analyzing VHDL file "D:/CPE233_Fall_2017/CPE233_Fall_2017.srcs/sources_1/new/MUX_4x1_10B.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity MUX_4x1_10B
INFO: [VRFC 10-163] Analyzing VHDL file "D:/CPE233_Fall_2017/CPE233_Fall_2017.srcs/sources_1/new/Mux_2x1_10B.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity MUX_2x1_10B
INFO: [VRFC 10-163] Analyzing VHDL file "D:/CPE233_Fall_2017/CPE233_Fall_2017.srcs/sources_1/new/Mux_4x1.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity MUX_4x1
INFO: [VRFC 10-163] Analyzing VHDL file "D:/CPE233_Fall_2017/CPE233_Fall_2017.srcs/sources_1/new/PC.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity PC
INFO: [VRFC 10-163] Analyzing VHDL file "D:/CPE233_Fall_2017/CPE233_Fall_2017.srcs/sources_1/new/RAT_MCU.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity RAT_MCU
INFO: [VRFC 10-163] Analyzing VHDL file "D:/CPE233_Fall_2017/CPE233_Fall_2017.srcs/sources_1/new/RAT_wrapper.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity RAT_wrapper
INFO: [VRFC 10-163] Analyzing VHDL file "D:/CPE233_Fall_2017/CPE233_Fall_2017.srcs/sources_1/new/RegisterFile.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity RegisterFile
INFO: [VRFC 10-163] Analyzing VHDL file "D:/CPE233_Fall_2017/CPE233_Fall_2017.srcs/sources_1/new/Scratch_Ram.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Scratch_Ram
INFO: [VRFC 10-163] Analyzing VHDL file "D:/CPE233_Fall_2017/CPE233_Fall_2017.srcs/sources_1/new/Stack_Pointer.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Stack_Pointer
INFO: [VRFC 10-163] Analyzing VHDL file "D:/CPE233_Fall_2017/CPE233_Fall_2017.srcs/sources_1/new/and2.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity and2
INFO: [VRFC 10-163] Analyzing VHDL file "D:/CPE233_Fall_2017/CPE233_Fall_2017.srcs/sources_1/new/cdiv2.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity clk_div2_buf
INFO: [VRFC 10-163] Analyzing VHDL file "D:/prog_rom.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity my_prog_rom
INFO: [VRFC 10-163] Analyzing VHDL file "D:/CPE233_Fall_2017/CPE233_Fall_2017.srcs/sim_1/new/RAT_MCU_TESTBENCH_1.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity tb_RAT_wrapper
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/CPE233_Fall_2017/CPE233_Fall_2017.sim/sim_1/behav'
Vivado Simulator 2017.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2017.2/bin/unwrapped/win64.o/xelab.exe -wto 8b3c45041bba49dc9a7b38ce29145ce6 --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_RAT_wrapper_behav xil_defaultlib.tb_RAT_wrapper -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package unisim.vcomponents
Compiling package ieee.std_logic_signed
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling package ieee.std_logic_textio
Compiling package ieee.numeric_std
Compiling package ieee.numeric_bit
Compiling architecture behavioral of entity xil_defaultlib.clk_div2_buf [clk_div2_buf_default]
Compiling architecture rb18_internal_vhdl_v of entity unisim.RB18_INTERNAL_VHDL [\RB18_INTERNAL_VHDL(bram_size=18...]
Compiling architecture ramb18e1_v of entity unisim.RAMB18E1 [\RAMB18E1(initp_00="101100111000...]
Compiling architecture ramb16_s18_v of entity unisim.RAMB16_S18 [\RAMB16_S18(initp_00="1011001110...]
Compiling architecture low_level_definition of entity xil_defaultlib.my_prog_rom [my_prog_rom_default]
Compiling architecture alu_arch of entity xil_defaultlib.ALU [alu_default]
Compiling architecture behavioral of entity xil_defaultlib.CONTROL_UNIT [control_unit_default]
Compiling architecture behavioral of entity xil_defaultlib.RegisterFile [registerfile_default]
Compiling architecture behavioral of entity xil_defaultlib.PC [pc_default]
Compiling architecture behavioral of entity xil_defaultlib.MUX_4x1_10B [mux_4x1_10b_default]
Compiling architecture behavioral of entity xil_defaultlib.FlagReg [flagreg_default]
Compiling architecture behavioral of entity xil_defaultlib.and2 [and2_default]
Compiling architecture behavioral of entity xil_defaultlib.MUX_4x1 [mux_4x1_default]
Compiling architecture behavioral of entity xil_defaultlib.MUX_2x1 [mux_2x1_default]
Compiling architecture behavioral of entity xil_defaultlib.MUX_2x1_10B [mux_2x1_10b_default]
Compiling architecture scratch of entity xil_defaultlib.Scratch_Ram [scratch_ram_default]
Compiling architecture my_pointer of entity xil_defaultlib.Stack_Pointer [stack_pointer_default]
Compiling architecture behavioral of entity xil_defaultlib.RAT_MCU [rat_mcu_default]
Compiling architecture behavioral of entity xil_defaultlib.RAT_wrapper [rat_wrapper_default]
Compiling architecture tb of entity xil_defaultlib.tb_rat_wrapper
Built simulation snapshot tb_RAT_wrapper_behav

****** Webtalk v2017.2 (64-bit)
  **** SW Build 1909853 on Thu Jun 15 18:39:09 MDT 2017
  **** IP Build 1909766 on Thu Jun 15 19:58:00 MDT 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source D:/CPE233_Fall_2017/CPE233_Fall_2017.sim/sim_1/behav/xsim.dir/tb_RAT_wrapper_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-186] 'D:/CPE233_Fall_2017/CPE233_Fall_2017.sim/sim_1/behav/xsim.dir/tb_RAT_wrapper_behav/webtalk/usage_statistics_ext_xsim.xml' has been successfully sent to Xilinx on Wed Nov 29 16:42:43 2017. For additional details about this file, please refer to the WebTalk help file at C:/Xilinx/Vivado/2017.2/doc/webtalk_introduction.html.
INFO: [Common 17-206] Exiting Webtalk at Wed Nov 29 16:42:43 2017...
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 2012.383 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '8' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/CPE233_Fall_2017/CPE233_Fall_2017.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_RAT_wrapper_behav -key {Behavioral:sim_1:Functional:tb_RAT_wrapper} -tclbatch {tb_RAT_wrapper.tcl} -view {D:/CPE233_Fall_2017/RAT_wrapper_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2017.2
Time resolution is 1 ps
open_wave_config D:/CPE233_Fall_2017/RAT_wrapper_behav.wcfg
source tb_RAT_wrapper.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_RAT_wrapper_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:19 . Memory (MB): peak = 2012.383 ; gain = 0.000
current_sim simulation_2
run 1 s
INFO: [Common 17-41] Interrupt caught. Command should exit soon.
run: Time (s): cpu = 00:00:04 ; elapsed = 00:01:49 . Memory (MB): peak = 2012.383 ; gain = 0.000
INFO: [Common 17-344] 'run' was cancelled
add_bp {D:/CPE233_Fall_2017/CPE233_Fall_2017.srcs/sources_1/new/Scratch_Ram.vhd} 40
remove_bps -file {D:/CPE233_Fall_2017/CPE233_Fall_2017.srcs/sources_1/new/Scratch_Ram.vhd} -line 40
remove_files  D:/prog_rom.vhd
add_files -norecurse D:/prog_rom.vhd
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory D:/CPE233_Fall_2017/CPE233_Fall_2017.runs/synth_1

launch_runs impl_1 -to_step write_bitstream -jobs 2
[Wed Nov 29 16:48:40 2017] Launched synth_1...
Run output will be captured here: D:/CPE233_Fall_2017/CPE233_Fall_2017.runs/synth_1/runme.log
[Wed Nov 29 16:48:40 2017] Launched impl_1...
Run output will be captured here: D:/CPE233_Fall_2017/CPE233_Fall_2017.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {D:/CPE233_Fall_2017/CPE233_Fall_2017.runs/impl_1/RAT_wrapper.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3361] The debug hub core was not detected.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active.
2. Make sure the BSCAN_SWITCH_USER_MASK device property in Vivado Hardware Manager reflects the user scan chain setting in the design and refresh the device.  To determine the user scan chain setting in the design, open the implemented design and use 'get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub]'.
For more details on setting the scan chain property, consult the Vivado Debug and Programming User Guide (UG908).
ERROR: [Labtoolstcl 44-513] HW Target shutdown. Closing target: localhost:3121/xilinx_tcf/Digilent/210183741497A
remove_files  D:/prog_rom.vhd
add_files -norecurse D:/prog_rom.vhd
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory D:/CPE233_Fall_2017/CPE233_Fall_2017.runs/synth_1

current_sim simulation_6
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
WARNING: [Vivado 12-3661] Failed to remove file:D:/CPE233_Fall_2017/CPE233_Fall_2017.sim/sim_1/behav/simulate.log
WARNING: [Vivado 12-3661] Failed to remove file:D:/CPE233_Fall_2017/CPE233_Fall_2017.sim/sim_1/behav/RAT_wrapper_behav.wdb
WARNING: [Vivado 12-3661] Failed to remove file:D:/CPE233_Fall_2017/CPE233_Fall_2017.sim/sim_1/behav/xelab.pb
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_RAT_wrapper' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/CPE233_Fall_2017/CPE233_Fall_2017.sim/sim_1/behav'
"xvhdl -m64 --relax -prj tb_RAT_wrapper_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "D:/CPE233_Fall_2017/CPE233_Fall_2017.srcs/sources_1/new/ALU.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity ALU
INFO: [VRFC 10-163] Analyzing VHDL file "D:/CPE233_Fall_2017/CPE233_Fall_2017.srcs/sources_1/new/Control_Unit.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity CONTROL_UNIT
INFO: [VRFC 10-163] Analyzing VHDL file "D:/CPE233_Fall_2017/CPE233_Fall_2017.srcs/sources_1/new/FlagReg.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity FlagReg
INFO: [VRFC 10-163] Analyzing VHDL file "D:/CPE233_Fall_2017/CPE233_Fall_2017.srcs/sources_1/new/MUX_2x1.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity MUX_2x1
INFO: [VRFC 10-163] Analyzing VHDL file "D:/CPE233_Fall_2017/CPE233_Fall_2017.srcs/sources_1/new/MUX_4x1_10B.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity MUX_4x1_10B
INFO: [VRFC 10-163] Analyzing VHDL file "D:/CPE233_Fall_2017/CPE233_Fall_2017.srcs/sources_1/new/Mux_2x1_10B.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity MUX_2x1_10B
INFO: [VRFC 10-163] Analyzing VHDL file "D:/CPE233_Fall_2017/CPE233_Fall_2017.srcs/sources_1/new/Mux_4x1.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity MUX_4x1
INFO: [VRFC 10-163] Analyzing VHDL file "D:/CPE233_Fall_2017/CPE233_Fall_2017.srcs/sources_1/new/PC.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity PC
INFO: [VRFC 10-163] Analyzing VHDL file "D:/CPE233_Fall_2017/CPE233_Fall_2017.srcs/sources_1/new/RAT_MCU.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity RAT_MCU
INFO: [VRFC 10-163] Analyzing VHDL file "D:/CPE233_Fall_2017/CPE233_Fall_2017.srcs/sources_1/new/RAT_wrapper.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity RAT_wrapper
INFO: [VRFC 10-163] Analyzing VHDL file "D:/CPE233_Fall_2017/CPE233_Fall_2017.srcs/sources_1/new/RegisterFile.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity RegisterFile
INFO: [VRFC 10-163] Analyzing VHDL file "D:/CPE233_Fall_2017/CPE233_Fall_2017.srcs/sources_1/new/Scratch_Ram.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Scratch_Ram
INFO: [VRFC 10-163] Analyzing VHDL file "D:/CPE233_Fall_2017/CPE233_Fall_2017.srcs/sources_1/new/Stack_Pointer.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Stack_Pointer
INFO: [VRFC 10-163] Analyzing VHDL file "D:/CPE233_Fall_2017/CPE233_Fall_2017.srcs/sources_1/new/and2.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity and2
INFO: [VRFC 10-163] Analyzing VHDL file "D:/CPE233_Fall_2017/CPE233_Fall_2017.srcs/sources_1/new/cdiv2.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity clk_div2_buf
INFO: [VRFC 10-163] Analyzing VHDL file "D:/prog_rom.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity my_prog_rom
INFO: [VRFC 10-163] Analyzing VHDL file "D:/CPE233_Fall_2017/CPE233_Fall_2017.srcs/sim_1/new/RAT_MCU_TESTBENCH_1.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity tb_RAT_wrapper
INFO: [USF-XSim-69] 'compile' step finished in '5' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/CPE233_Fall_2017/CPE233_Fall_2017.sim/sim_1/behav'
Vivado Simulator 2017.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2017.2/bin/unwrapped/win64.o/xelab.exe -wto 8b3c45041bba49dc9a7b38ce29145ce6 --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_RAT_wrapper_behav xil_defaultlib.tb_RAT_wrapper -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package unisim.vcomponents
Compiling package ieee.std_logic_signed
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling package ieee.std_logic_textio
Compiling package ieee.numeric_std
Compiling package ieee.numeric_bit
Compiling architecture behavioral of entity xil_defaultlib.clk_div2_buf [clk_div2_buf_default]
Compiling architecture rb18_internal_vhdl_v of entity unisim.RB18_INTERNAL_VHDL [\RB18_INTERNAL_VHDL(bram_size=18...]
Compiling architecture ramb18e1_v of entity unisim.RAMB18E1 [\RAMB18E1(initp_00="000000000000...]
Compiling architecture ramb16_s18_v of entity unisim.RAMB16_S18 [\RAMB16_S18(initp_00="0000000000...]
Compiling architecture low_level_definition of entity xil_defaultlib.my_prog_rom [my_prog_rom_default]
Compiling architecture alu_arch of entity xil_defaultlib.ALU [alu_default]
Compiling architecture behavioral of entity xil_defaultlib.CONTROL_UNIT [control_unit_default]
Compiling architecture behavioral of entity xil_defaultlib.RegisterFile [registerfile_default]
Compiling architecture behavioral of entity xil_defaultlib.PC [pc_default]
Compiling architecture behavioral of entity xil_defaultlib.MUX_4x1_10B [mux_4x1_10b_default]
Compiling architecture behavioral of entity xil_defaultlib.FlagReg [flagreg_default]
Compiling architecture behavioral of entity xil_defaultlib.and2 [and2_default]
Compiling architecture behavioral of entity xil_defaultlib.MUX_4x1 [mux_4x1_default]
Compiling architecture behavioral of entity xil_defaultlib.MUX_2x1 [mux_2x1_default]
Compiling architecture behavioral of entity xil_defaultlib.MUX_2x1_10B [mux_2x1_10b_default]
Compiling architecture scratch of entity xil_defaultlib.Scratch_Ram [scratch_ram_default]
Compiling architecture my_pointer of entity xil_defaultlib.Stack_Pointer [stack_pointer_default]
Compiling architecture behavioral of entity xil_defaultlib.RAT_MCU [rat_mcu_default]
Compiling architecture behavioral of entity xil_defaultlib.RAT_wrapper [rat_wrapper_default]
Compiling architecture tb of entity xil_defaultlib.tb_rat_wrapper
Built simulation snapshot tb_RAT_wrapper_behav

****** Webtalk v2017.2 (64-bit)
  **** SW Build 1909853 on Thu Jun 15 18:39:09 MDT 2017
  **** IP Build 1909766 on Thu Jun 15 19:58:00 MDT 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source D:/CPE233_Fall_2017/CPE233_Fall_2017.sim/sim_1/behav/xsim.dir/tb_RAT_wrapper_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-186] 'D:/CPE233_Fall_2017/CPE233_Fall_2017.sim/sim_1/behav/xsim.dir/tb_RAT_wrapper_behav/webtalk/usage_statistics_ext_xsim.xml' has been successfully sent to Xilinx on Wed Nov 29 17:33:59 2017. For additional details about this file, please refer to the WebTalk help file at C:/Xilinx/Vivado/2017.2/doc/webtalk_introduction.html.
INFO: [Common 17-206] Exiting Webtalk at Wed Nov 29 17:33:59 2017...
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:09 . Memory (MB): peak = 2046.551 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '9' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/CPE233_Fall_2017/CPE233_Fall_2017.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_RAT_wrapper_behav -key {Behavioral:sim_1:Functional:tb_RAT_wrapper} -tclbatch {tb_RAT_wrapper.tcl} -view {D:/CPE233_Fall_2017/RAT_wrapper_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2017.2
Time resolution is 1 ps
open_wave_config D:/CPE233_Fall_2017/RAT_wrapper_behav.wcfg
source tb_RAT_wrapper.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_RAT_wrapper_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:19 . Memory (MB): peak = 2046.551 ; gain = 0.000
run 1 s
INFO: [Common 17-41] Interrupt caught. Command should exit soon.
run: Time (s): cpu = 00:00:02 ; elapsed = 00:00:07 . Memory (MB): peak = 2046.551 ; gain = 0.000
INFO: [Common 17-344] 'run' was cancelled
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
WARNING: [Vivado 12-3661] Failed to remove file:D:/CPE233_Fall_2017/CPE233_Fall_2017.sim/sim_1/behav/simulate.log
WARNING: [Vivado 12-3661] Failed to remove file:D:/CPE233_Fall_2017/CPE233_Fall_2017.sim/sim_1/behav/RAT_wrapper_behav.wdb
WARNING: [Vivado 12-3661] Failed to remove file:D:/CPE233_Fall_2017/CPE233_Fall_2017.sim/sim_1/behav/xelab.pb
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_RAT_wrapper' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/CPE233_Fall_2017/CPE233_Fall_2017.sim/sim_1/behav'
"xvhdl -m64 --relax -prj tb_RAT_wrapper_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "D:/CPE233_Fall_2017/CPE233_Fall_2017.srcs/sources_1/new/ALU.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity ALU
INFO: [VRFC 10-163] Analyzing VHDL file "D:/CPE233_Fall_2017/CPE233_Fall_2017.srcs/sources_1/new/Control_Unit.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity CONTROL_UNIT
INFO: [VRFC 10-163] Analyzing VHDL file "D:/CPE233_Fall_2017/CPE233_Fall_2017.srcs/sources_1/new/FlagReg.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity FlagReg
INFO: [VRFC 10-163] Analyzing VHDL file "D:/CPE233_Fall_2017/CPE233_Fall_2017.srcs/sources_1/new/MUX_2x1.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity MUX_2x1
INFO: [VRFC 10-163] Analyzing VHDL file "D:/CPE233_Fall_2017/CPE233_Fall_2017.srcs/sources_1/new/MUX_4x1_10B.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity MUX_4x1_10B
INFO: [VRFC 10-163] Analyzing VHDL file "D:/CPE233_Fall_2017/CPE233_Fall_2017.srcs/sources_1/new/Mux_2x1_10B.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity MUX_2x1_10B
INFO: [VRFC 10-163] Analyzing VHDL file "D:/CPE233_Fall_2017/CPE233_Fall_2017.srcs/sources_1/new/Mux_4x1.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity MUX_4x1
INFO: [VRFC 10-163] Analyzing VHDL file "D:/CPE233_Fall_2017/CPE233_Fall_2017.srcs/sources_1/new/PC.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity PC
INFO: [VRFC 10-163] Analyzing VHDL file "D:/CPE233_Fall_2017/CPE233_Fall_2017.srcs/sources_1/new/RAT_MCU.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity RAT_MCU
INFO: [VRFC 10-163] Analyzing VHDL file "D:/CPE233_Fall_2017/CPE233_Fall_2017.srcs/sources_1/new/RAT_wrapper.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity RAT_wrapper
INFO: [VRFC 10-163] Analyzing VHDL file "D:/CPE233_Fall_2017/CPE233_Fall_2017.srcs/sources_1/new/RegisterFile.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity RegisterFile
INFO: [VRFC 10-163] Analyzing VHDL file "D:/CPE233_Fall_2017/CPE233_Fall_2017.srcs/sources_1/new/Scratch_Ram.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Scratch_Ram
INFO: [VRFC 10-163] Analyzing VHDL file "D:/CPE233_Fall_2017/CPE233_Fall_2017.srcs/sources_1/new/Stack_Pointer.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Stack_Pointer
INFO: [VRFC 10-163] Analyzing VHDL file "D:/CPE233_Fall_2017/CPE233_Fall_2017.srcs/sources_1/new/and2.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity and2
INFO: [VRFC 10-163] Analyzing VHDL file "D:/CPE233_Fall_2017/CPE233_Fall_2017.srcs/sources_1/new/cdiv2.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity clk_div2_buf
INFO: [VRFC 10-163] Analyzing VHDL file "D:/prog_rom.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity my_prog_rom
INFO: [VRFC 10-163] Analyzing VHDL file "D:/CPE233_Fall_2017/CPE233_Fall_2017.srcs/sim_1/new/RAT_MCU_TESTBENCH_1.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity tb_RAT_wrapper
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/CPE233_Fall_2017/CPE233_Fall_2017.sim/sim_1/behav'
Vivado Simulator 2017.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2017.2/bin/unwrapped/win64.o/xelab.exe -wto 8b3c45041bba49dc9a7b38ce29145ce6 --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_RAT_wrapper_behav xil_defaultlib.tb_RAT_wrapper -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package unisim.vcomponents
Compiling package ieee.std_logic_signed
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling package ieee.std_logic_textio
Compiling package ieee.numeric_std
Compiling package ieee.numeric_bit
Compiling architecture behavioral of entity xil_defaultlib.clk_div2_buf [clk_div2_buf_default]
Compiling architecture rb18_internal_vhdl_v of entity unisim.RB18_INTERNAL_VHDL [\RB18_INTERNAL_VHDL(bram_size=18...]
Compiling architecture ramb18e1_v of entity unisim.RAMB18E1 [\RAMB18E1(initp_00="000000000000...]
Compiling architecture ramb16_s18_v of entity unisim.RAMB16_S18 [\RAMB16_S18(initp_00="0000000000...]
Compiling architecture low_level_definition of entity xil_defaultlib.my_prog_rom [my_prog_rom_default]
Compiling architecture alu_arch of entity xil_defaultlib.ALU [alu_default]
Compiling architecture behavioral of entity xil_defaultlib.CONTROL_UNIT [control_unit_default]
Compiling architecture behavioral of entity xil_defaultlib.RegisterFile [registerfile_default]
Compiling architecture behavioral of entity xil_defaultlib.PC [pc_default]
Compiling architecture behavioral of entity xil_defaultlib.MUX_4x1_10B [mux_4x1_10b_default]
Compiling architecture behavioral of entity xil_defaultlib.FlagReg [flagreg_default]
Compiling architecture behavioral of entity xil_defaultlib.and2 [and2_default]
Compiling architecture behavioral of entity xil_defaultlib.MUX_4x1 [mux_4x1_default]
Compiling architecture behavioral of entity xil_defaultlib.MUX_2x1 [mux_2x1_default]
Compiling architecture behavioral of entity xil_defaultlib.MUX_2x1_10B [mux_2x1_10b_default]
Compiling architecture scratch of entity xil_defaultlib.Scratch_Ram [scratch_ram_default]
Compiling architecture my_pointer of entity xil_defaultlib.Stack_Pointer [stack_pointer_default]
Compiling architecture behavioral of entity xil_defaultlib.RAT_MCU [rat_mcu_default]
Compiling architecture behavioral of entity xil_defaultlib.RAT_wrapper [rat_wrapper_default]
Compiling architecture tb of entity xil_defaultlib.tb_rat_wrapper
Built simulation snapshot tb_RAT_wrapper_behav

****** Webtalk v2017.2 (64-bit)
  **** SW Build 1909853 on Thu Jun 15 18:39:09 MDT 2017
  **** IP Build 1909766 on Thu Jun 15 19:58:00 MDT 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source D:/CPE233_Fall_2017/CPE233_Fall_2017.sim/sim_1/behav/xsim.dir/tb_RAT_wrapper_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-186] 'D:/CPE233_Fall_2017/CPE233_Fall_2017.sim/sim_1/behav/xsim.dir/tb_RAT_wrapper_behav/webtalk/usage_statistics_ext_xsim.xml' has been successfully sent to Xilinx on Wed Nov 29 17:34:48 2017. For additional details about this file, please refer to the WebTalk help file at C:/Xilinx/Vivado/2017.2/doc/webtalk_introduction.html.
INFO: [Common 17-206] Exiting Webtalk at Wed Nov 29 17:34:48 2017...
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:09 . Memory (MB): peak = 2046.551 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '9' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/CPE233_Fall_2017/CPE233_Fall_2017.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_RAT_wrapper_behav -key {Behavioral:sim_1:Functional:tb_RAT_wrapper} -tclbatch {tb_RAT_wrapper.tcl} -view {D:/CPE233_Fall_2017/RAT_wrapper_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2017.2
Time resolution is 1 ps
open_wave_config D:/CPE233_Fall_2017/RAT_wrapper_behav.wcfg
source tb_RAT_wrapper.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_RAT_wrapper_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:17 . Memory (MB): peak = 2046.551 ; gain = 0.000
add_wave {{/tb_RAT_wrapper/dut/MCU/my_PC}} 
add_wave {{/tb_RAT_wrapper/dut/MCU/my_SCR}} 
run 100 us
add_wave {{/tb_RAT_wrapper/dut/MCU/my_SP}} 
restart
INFO: [Simtcl 6-17] Simulation restarted
run 100 us
add_wave {{/tb_RAT_wrapper/dut/MCU/my_Interupt_FLAG}} 
add_wave {{/tb_RAT_wrapper/dut/MCU/my_and}} 
restart
INFO: [Simtcl 6-17] Simulation restarted
run 100 us
restart
INFO: [Simtcl 6-17] Simulation restarted
run 100 us
add_wave {{/tb_RAT_wrapper}} 
restart
INFO: [Simtcl 6-17] Simulation restarted
run 100 us
relaunch_sim
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_RAT_wrapper' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/CPE233_Fall_2017/CPE233_Fall_2017.sim/sim_1/behav'
"xvhdl -m64 --relax -prj tb_RAT_wrapper_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "D:/CPE233_Fall_2017/CPE233_Fall_2017.srcs/sources_1/new/ALU.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity ALU
INFO: [VRFC 10-163] Analyzing VHDL file "D:/CPE233_Fall_2017/CPE233_Fall_2017.srcs/sources_1/new/Control_Unit.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity CONTROL_UNIT
INFO: [VRFC 10-163] Analyzing VHDL file "D:/CPE233_Fall_2017/CPE233_Fall_2017.srcs/sources_1/new/FlagReg.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity FlagReg
INFO: [VRFC 10-163] Analyzing VHDL file "D:/CPE233_Fall_2017/CPE233_Fall_2017.srcs/sources_1/new/MUX_2x1.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity MUX_2x1
INFO: [VRFC 10-163] Analyzing VHDL file "D:/CPE233_Fall_2017/CPE233_Fall_2017.srcs/sources_1/new/MUX_4x1_10B.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity MUX_4x1_10B
INFO: [VRFC 10-163] Analyzing VHDL file "D:/CPE233_Fall_2017/CPE233_Fall_2017.srcs/sources_1/new/Mux_2x1_10B.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity MUX_2x1_10B
INFO: [VRFC 10-163] Analyzing VHDL file "D:/CPE233_Fall_2017/CPE233_Fall_2017.srcs/sources_1/new/Mux_4x1.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity MUX_4x1
INFO: [VRFC 10-163] Analyzing VHDL file "D:/CPE233_Fall_2017/CPE233_Fall_2017.srcs/sources_1/new/PC.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity PC
INFO: [VRFC 10-163] Analyzing VHDL file "D:/CPE233_Fall_2017/CPE233_Fall_2017.srcs/sources_1/new/RAT_MCU.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity RAT_MCU
INFO: [VRFC 10-163] Analyzing VHDL file "D:/CPE233_Fall_2017/CPE233_Fall_2017.srcs/sources_1/new/RAT_wrapper.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity RAT_wrapper
INFO: [VRFC 10-163] Analyzing VHDL file "D:/CPE233_Fall_2017/CPE233_Fall_2017.srcs/sources_1/new/RegisterFile.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity RegisterFile
INFO: [VRFC 10-163] Analyzing VHDL file "D:/CPE233_Fall_2017/CPE233_Fall_2017.srcs/sources_1/new/Scratch_Ram.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Scratch_Ram
INFO: [VRFC 10-163] Analyzing VHDL file "D:/CPE233_Fall_2017/CPE233_Fall_2017.srcs/sources_1/new/Stack_Pointer.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Stack_Pointer
INFO: [VRFC 10-163] Analyzing VHDL file "D:/CPE233_Fall_2017/CPE233_Fall_2017.srcs/sources_1/new/and2.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity and2
INFO: [VRFC 10-163] Analyzing VHDL file "D:/CPE233_Fall_2017/CPE233_Fall_2017.srcs/sources_1/new/cdiv2.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity clk_div2_buf
INFO: [VRFC 10-163] Analyzing VHDL file "D:/prog_rom.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity my_prog_rom
INFO: [VRFC 10-163] Analyzing VHDL file "D:/CPE233_Fall_2017/CPE233_Fall_2017.srcs/sim_1/new/RAT_MCU_TESTBENCH_1.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity tb_RAT_wrapper
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 2046.551 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '6' seconds
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 2046.551 ; gain = 0.000
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/CPE233_Fall_2017/CPE233_Fall_2017.sim/sim_1/behav'
Vivado Simulator 2017.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2017.2/bin/unwrapped/win64.o/xelab.exe -wto 8b3c45041bba49dc9a7b38ce29145ce6 --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_RAT_wrapper_behav xil_defaultlib.tb_RAT_wrapper -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package unisim.vcomponents
Compiling package ieee.std_logic_signed
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling package ieee.std_logic_textio
Compiling package ieee.numeric_std
Compiling package ieee.numeric_bit
Compiling architecture behavioral of entity xil_defaultlib.clk_div2_buf [clk_div2_buf_default]
Compiling architecture rb18_internal_vhdl_v of entity unisim.RB18_INTERNAL_VHDL [\RB18_INTERNAL_VHDL(bram_size=18...]
Compiling architecture ramb18e1_v of entity unisim.RAMB18E1 [\RAMB18E1(initp_00="000000000000...]
Compiling architecture ramb16_s18_v of entity unisim.RAMB16_S18 [\RAMB16_S18(initp_00="0000000000...]
Compiling architecture low_level_definition of entity xil_defaultlib.my_prog_rom [my_prog_rom_default]
Compiling architecture alu_arch of entity xil_defaultlib.ALU [alu_default]
Compiling architecture behavioral of entity xil_defaultlib.CONTROL_UNIT [control_unit_default]
Compiling architecture behavioral of entity xil_defaultlib.RegisterFile [registerfile_default]
Compiling architecture behavioral of entity xil_defaultlib.PC [pc_default]
Compiling architecture behavioral of entity xil_defaultlib.MUX_4x1_10B [mux_4x1_10b_default]
Compiling architecture behavioral of entity xil_defaultlib.FlagReg [flagreg_default]
Compiling architecture behavioral of entity xil_defaultlib.and2 [and2_default]
Compiling architecture behavioral of entity xil_defaultlib.MUX_4x1 [mux_4x1_default]
Compiling architecture behavioral of entity xil_defaultlib.MUX_2x1 [mux_2x1_default]
Compiling architecture behavioral of entity xil_defaultlib.MUX_2x1_10B [mux_2x1_10b_default]
Compiling architecture scratch of entity xil_defaultlib.Scratch_Ram [scratch_ram_default]
Compiling architecture my_pointer of entity xil_defaultlib.Stack_Pointer [stack_pointer_default]
Compiling architecture behavioral of entity xil_defaultlib.RAT_MCU [rat_mcu_default]
Compiling architecture behavioral of entity xil_defaultlib.RAT_wrapper [rat_wrapper_default]
Compiling architecture tb of entity xil_defaultlib.tb_rat_wrapper
Built simulation snapshot tb_RAT_wrapper_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:09 . Memory (MB): peak = 2046.551 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '9' seconds
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:09 . Memory (MB): peak = 2046.551 ; gain = 0.000
Vivado Simulator 2017.2
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:23 . Memory (MB): peak = 2046.551 ; gain = 0.000
run 100 us
restart
INFO: [Simtcl 6-17] Simulation restarted
run 1200 ns
add_wave {{/tb_RAT_wrapper/dut/MCU/my_cu}} 
relaunch_sim
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_RAT_wrapper' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/CPE233_Fall_2017/CPE233_Fall_2017.sim/sim_1/behav'
"xvhdl -m64 --relax -prj tb_RAT_wrapper_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "D:/CPE233_Fall_2017/CPE233_Fall_2017.srcs/sources_1/new/ALU.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity ALU
INFO: [VRFC 10-163] Analyzing VHDL file "D:/CPE233_Fall_2017/CPE233_Fall_2017.srcs/sources_1/new/Control_Unit.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity CONTROL_UNIT
INFO: [VRFC 10-163] Analyzing VHDL file "D:/CPE233_Fall_2017/CPE233_Fall_2017.srcs/sources_1/new/FlagReg.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity FlagReg
INFO: [VRFC 10-163] Analyzing VHDL file "D:/CPE233_Fall_2017/CPE233_Fall_2017.srcs/sources_1/new/MUX_2x1.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity MUX_2x1
INFO: [VRFC 10-163] Analyzing VHDL file "D:/CPE233_Fall_2017/CPE233_Fall_2017.srcs/sources_1/new/MUX_4x1_10B.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity MUX_4x1_10B
INFO: [VRFC 10-163] Analyzing VHDL file "D:/CPE233_Fall_2017/CPE233_Fall_2017.srcs/sources_1/new/Mux_2x1_10B.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity MUX_2x1_10B
INFO: [VRFC 10-163] Analyzing VHDL file "D:/CPE233_Fall_2017/CPE233_Fall_2017.srcs/sources_1/new/Mux_4x1.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity MUX_4x1
INFO: [VRFC 10-163] Analyzing VHDL file "D:/CPE233_Fall_2017/CPE233_Fall_2017.srcs/sources_1/new/PC.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity PC
INFO: [VRFC 10-163] Analyzing VHDL file "D:/CPE233_Fall_2017/CPE233_Fall_2017.srcs/sources_1/new/RAT_MCU.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity RAT_MCU
INFO: [VRFC 10-163] Analyzing VHDL file "D:/CPE233_Fall_2017/CPE233_Fall_2017.srcs/sources_1/new/RAT_wrapper.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity RAT_wrapper
INFO: [VRFC 10-163] Analyzing VHDL file "D:/CPE233_Fall_2017/CPE233_Fall_2017.srcs/sources_1/new/RegisterFile.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity RegisterFile
INFO: [VRFC 10-163] Analyzing VHDL file "D:/CPE233_Fall_2017/CPE233_Fall_2017.srcs/sources_1/new/Scratch_Ram.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Scratch_Ram
INFO: [VRFC 10-163] Analyzing VHDL file "D:/CPE233_Fall_2017/CPE233_Fall_2017.srcs/sources_1/new/Stack_Pointer.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Stack_Pointer
INFO: [VRFC 10-163] Analyzing VHDL file "D:/CPE233_Fall_2017/CPE233_Fall_2017.srcs/sources_1/new/and2.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity and2
INFO: [VRFC 10-163] Analyzing VHDL file "D:/CPE233_Fall_2017/CPE233_Fall_2017.srcs/sources_1/new/cdiv2.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity clk_div2_buf
INFO: [VRFC 10-163] Analyzing VHDL file "D:/prog_rom.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity my_prog_rom
INFO: [VRFC 10-163] Analyzing VHDL file "D:/CPE233_Fall_2017/CPE233_Fall_2017.srcs/sim_1/new/RAT_MCU_TESTBENCH_1.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity tb_RAT_wrapper
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 2046.551 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '5' seconds
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 2046.551 ; gain = 0.000
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/CPE233_Fall_2017/CPE233_Fall_2017.sim/sim_1/behav'
Vivado Simulator 2017.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2017.2/bin/unwrapped/win64.o/xelab.exe -wto 8b3c45041bba49dc9a7b38ce29145ce6 --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_RAT_wrapper_behav xil_defaultlib.tb_RAT_wrapper -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package unisim.vcomponents
Compiling package ieee.std_logic_signed
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling package ieee.std_logic_textio
Compiling package ieee.numeric_std
Compiling package ieee.numeric_bit
Compiling architecture behavioral of entity xil_defaultlib.clk_div2_buf [clk_div2_buf_default]
Compiling architecture rb18_internal_vhdl_v of entity unisim.RB18_INTERNAL_VHDL [\RB18_INTERNAL_VHDL(bram_size=18...]
Compiling architecture ramb18e1_v of entity unisim.RAMB18E1 [\RAMB18E1(initp_00="000000000000...]
Compiling architecture ramb16_s18_v of entity unisim.RAMB16_S18 [\RAMB16_S18(initp_00="0000000000...]
Compiling architecture low_level_definition of entity xil_defaultlib.my_prog_rom [my_prog_rom_default]
Compiling architecture alu_arch of entity xil_defaultlib.ALU [alu_default]
Compiling architecture behavioral of entity xil_defaultlib.CONTROL_UNIT [control_unit_default]
Compiling architecture behavioral of entity xil_defaultlib.RegisterFile [registerfile_default]
Compiling architecture behavioral of entity xil_defaultlib.PC [pc_default]
Compiling architecture behavioral of entity xil_defaultlib.MUX_4x1_10B [mux_4x1_10b_default]
Compiling architecture behavioral of entity xil_defaultlib.FlagReg [flagreg_default]
Compiling architecture behavioral of entity xil_defaultlib.and2 [and2_default]
Compiling architecture behavioral of entity xil_defaultlib.MUX_4x1 [mux_4x1_default]
Compiling architecture behavioral of entity xil_defaultlib.MUX_2x1 [mux_2x1_default]
Compiling architecture behavioral of entity xil_defaultlib.MUX_2x1_10B [mux_2x1_10b_default]
Compiling architecture scratch of entity xil_defaultlib.Scratch_Ram [scratch_ram_default]
Compiling architecture my_pointer of entity xil_defaultlib.Stack_Pointer [stack_pointer_default]
Compiling architecture behavioral of entity xil_defaultlib.RAT_MCU [rat_mcu_default]
Compiling architecture behavioral of entity xil_defaultlib.RAT_wrapper [rat_wrapper_default]
Compiling architecture tb of entity xil_defaultlib.tb_rat_wrapper
Built simulation snapshot tb_RAT_wrapper_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:07 . Memory (MB): peak = 2046.551 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '6' seconds
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:07 . Memory (MB): peak = 2046.551 ; gain = 0.000
Vivado Simulator 2017.2
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:17 . Memory (MB): peak = 2046.551 ; gain = 0.000
restart
INFO: [Simtcl 6-17] Simulation restarted
run 1200 ns
relaunch_sim
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_RAT_wrapper' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/CPE233_Fall_2017/CPE233_Fall_2017.sim/sim_1/behav'
"xvhdl -m64 --relax -prj tb_RAT_wrapper_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "D:/CPE233_Fall_2017/CPE233_Fall_2017.srcs/sources_1/new/ALU.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity ALU
INFO: [VRFC 10-163] Analyzing VHDL file "D:/CPE233_Fall_2017/CPE233_Fall_2017.srcs/sources_1/new/Control_Unit.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity CONTROL_UNIT
INFO: [VRFC 10-163] Analyzing VHDL file "D:/CPE233_Fall_2017/CPE233_Fall_2017.srcs/sources_1/new/FlagReg.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity FlagReg
INFO: [VRFC 10-163] Analyzing VHDL file "D:/CPE233_Fall_2017/CPE233_Fall_2017.srcs/sources_1/new/MUX_2x1.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity MUX_2x1
INFO: [VRFC 10-163] Analyzing VHDL file "D:/CPE233_Fall_2017/CPE233_Fall_2017.srcs/sources_1/new/MUX_4x1_10B.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity MUX_4x1_10B
INFO: [VRFC 10-163] Analyzing VHDL file "D:/CPE233_Fall_2017/CPE233_Fall_2017.srcs/sources_1/new/Mux_2x1_10B.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity MUX_2x1_10B
INFO: [VRFC 10-163] Analyzing VHDL file "D:/CPE233_Fall_2017/CPE233_Fall_2017.srcs/sources_1/new/Mux_4x1.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity MUX_4x1
INFO: [VRFC 10-163] Analyzing VHDL file "D:/CPE233_Fall_2017/CPE233_Fall_2017.srcs/sources_1/new/PC.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity PC
INFO: [VRFC 10-163] Analyzing VHDL file "D:/CPE233_Fall_2017/CPE233_Fall_2017.srcs/sources_1/new/RAT_MCU.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity RAT_MCU
INFO: [VRFC 10-163] Analyzing VHDL file "D:/CPE233_Fall_2017/CPE233_Fall_2017.srcs/sources_1/new/RAT_wrapper.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity RAT_wrapper
INFO: [VRFC 10-163] Analyzing VHDL file "D:/CPE233_Fall_2017/CPE233_Fall_2017.srcs/sources_1/new/RegisterFile.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity RegisterFile
INFO: [VRFC 10-163] Analyzing VHDL file "D:/CPE233_Fall_2017/CPE233_Fall_2017.srcs/sources_1/new/Scratch_Ram.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Scratch_Ram
INFO: [VRFC 10-163] Analyzing VHDL file "D:/CPE233_Fall_2017/CPE233_Fall_2017.srcs/sources_1/new/Stack_Pointer.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Stack_Pointer
INFO: [VRFC 10-163] Analyzing VHDL file "D:/CPE233_Fall_2017/CPE233_Fall_2017.srcs/sources_1/new/and2.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity and2
INFO: [VRFC 10-163] Analyzing VHDL file "D:/CPE233_Fall_2017/CPE233_Fall_2017.srcs/sources_1/new/cdiv2.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity clk_div2_buf
INFO: [VRFC 10-163] Analyzing VHDL file "D:/prog_rom.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity my_prog_rom
INFO: [VRFC 10-163] Analyzing VHDL file "D:/CPE233_Fall_2017/CPE233_Fall_2017.srcs/sim_1/new/RAT_MCU_TESTBENCH_1.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity tb_RAT_wrapper
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 2046.551 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '5' seconds
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 2046.551 ; gain = 0.000
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/CPE233_Fall_2017/CPE233_Fall_2017.sim/sim_1/behav'
Vivado Simulator 2017.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2017.2/bin/unwrapped/win64.o/xelab.exe -wto 8b3c45041bba49dc9a7b38ce29145ce6 --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_RAT_wrapper_behav xil_defaultlib.tb_RAT_wrapper -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package unisim.vcomponents
Compiling package ieee.std_logic_signed
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling package ieee.std_logic_textio
Compiling package ieee.numeric_std
Compiling package ieee.numeric_bit
Compiling architecture behavioral of entity xil_defaultlib.clk_div2_buf [clk_div2_buf_default]
Compiling architecture rb18_internal_vhdl_v of entity unisim.RB18_INTERNAL_VHDL [\RB18_INTERNAL_VHDL(bram_size=18...]
Compiling architecture ramb18e1_v of entity unisim.RAMB18E1 [\RAMB18E1(initp_00="000000000000...]
Compiling architecture ramb16_s18_v of entity unisim.RAMB16_S18 [\RAMB16_S18(initp_00="0000000000...]
Compiling architecture low_level_definition of entity xil_defaultlib.my_prog_rom [my_prog_rom_default]
Compiling architecture alu_arch of entity xil_defaultlib.ALU [alu_default]
Compiling architecture behavioral of entity xil_defaultlib.CONTROL_UNIT [control_unit_default]
Compiling architecture behavioral of entity xil_defaultlib.RegisterFile [registerfile_default]
Compiling architecture behavioral of entity xil_defaultlib.PC [pc_default]
Compiling architecture behavioral of entity xil_defaultlib.MUX_4x1_10B [mux_4x1_10b_default]
Compiling architecture behavioral of entity xil_defaultlib.FlagReg [flagreg_default]
Compiling architecture behavioral of entity xil_defaultlib.and2 [and2_default]
Compiling architecture behavioral of entity xil_defaultlib.MUX_4x1 [mux_4x1_default]
Compiling architecture behavioral of entity xil_defaultlib.MUX_2x1 [mux_2x1_default]
Compiling architecture behavioral of entity xil_defaultlib.MUX_2x1_10B [mux_2x1_10b_default]
Compiling architecture scratch of entity xil_defaultlib.Scratch_Ram [scratch_ram_default]
Compiling architecture my_pointer of entity xil_defaultlib.Stack_Pointer [stack_pointer_default]
Compiling architecture behavioral of entity xil_defaultlib.RAT_MCU [rat_mcu_default]
Compiling architecture behavioral of entity xil_defaultlib.RAT_wrapper [rat_wrapper_default]
Compiling architecture tb of entity xil_defaultlib.tb_rat_wrapper
Built simulation snapshot tb_RAT_wrapper_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 2046.551 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '7' seconds
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:07 . Memory (MB): peak = 2046.551 ; gain = 0.000
Vivado Simulator 2017.2
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:17 . Memory (MB): peak = 2046.551 ; gain = 0.000
relaunch_sim
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_RAT_wrapper' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/CPE233_Fall_2017/CPE233_Fall_2017.sim/sim_1/behav'
"xvhdl -m64 --relax -prj tb_RAT_wrapper_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "D:/CPE233_Fall_2017/CPE233_Fall_2017.srcs/sources_1/new/ALU.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity ALU
INFO: [VRFC 10-163] Analyzing VHDL file "D:/CPE233_Fall_2017/CPE233_Fall_2017.srcs/sources_1/new/Control_Unit.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity CONTROL_UNIT
INFO: [VRFC 10-163] Analyzing VHDL file "D:/CPE233_Fall_2017/CPE233_Fall_2017.srcs/sources_1/new/FlagReg.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity FlagReg
INFO: [VRFC 10-163] Analyzing VHDL file "D:/CPE233_Fall_2017/CPE233_Fall_2017.srcs/sources_1/new/MUX_2x1.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity MUX_2x1
INFO: [VRFC 10-163] Analyzing VHDL file "D:/CPE233_Fall_2017/CPE233_Fall_2017.srcs/sources_1/new/MUX_4x1_10B.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity MUX_4x1_10B
INFO: [VRFC 10-163] Analyzing VHDL file "D:/CPE233_Fall_2017/CPE233_Fall_2017.srcs/sources_1/new/Mux_2x1_10B.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity MUX_2x1_10B
INFO: [VRFC 10-163] Analyzing VHDL file "D:/CPE233_Fall_2017/CPE233_Fall_2017.srcs/sources_1/new/Mux_4x1.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity MUX_4x1
INFO: [VRFC 10-163] Analyzing VHDL file "D:/CPE233_Fall_2017/CPE233_Fall_2017.srcs/sources_1/new/PC.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity PC
INFO: [VRFC 10-163] Analyzing VHDL file "D:/CPE233_Fall_2017/CPE233_Fall_2017.srcs/sources_1/new/RAT_MCU.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity RAT_MCU
INFO: [VRFC 10-163] Analyzing VHDL file "D:/CPE233_Fall_2017/CPE233_Fall_2017.srcs/sources_1/new/RAT_wrapper.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity RAT_wrapper
INFO: [VRFC 10-163] Analyzing VHDL file "D:/CPE233_Fall_2017/CPE233_Fall_2017.srcs/sources_1/new/RegisterFile.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity RegisterFile
INFO: [VRFC 10-163] Analyzing VHDL file "D:/CPE233_Fall_2017/CPE233_Fall_2017.srcs/sources_1/new/Scratch_Ram.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Scratch_Ram
INFO: [VRFC 10-163] Analyzing VHDL file "D:/CPE233_Fall_2017/CPE233_Fall_2017.srcs/sources_1/new/Stack_Pointer.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Stack_Pointer
INFO: [VRFC 10-163] Analyzing VHDL file "D:/CPE233_Fall_2017/CPE233_Fall_2017.srcs/sources_1/new/and2.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity and2
INFO: [VRFC 10-163] Analyzing VHDL file "D:/CPE233_Fall_2017/CPE233_Fall_2017.srcs/sources_1/new/cdiv2.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity clk_div2_buf
INFO: [VRFC 10-163] Analyzing VHDL file "D:/prog_rom.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity my_prog_rom
INFO: [VRFC 10-163] Analyzing VHDL file "D:/CPE233_Fall_2017/CPE233_Fall_2017.srcs/sim_1/new/RAT_MCU_TESTBENCH_1.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity tb_RAT_wrapper
INFO: [USF-XSim-69] 'compile' step finished in '4' seconds
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 2046.551 ; gain = 0.000
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/CPE233_Fall_2017/CPE233_Fall_2017.sim/sim_1/behav'
Vivado Simulator 2017.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2017.2/bin/unwrapped/win64.o/xelab.exe -wto 8b3c45041bba49dc9a7b38ce29145ce6 --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_RAT_wrapper_behav xil_defaultlib.tb_RAT_wrapper -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package unisim.vcomponents
Compiling package ieee.std_logic_signed
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling package ieee.std_logic_textio
Compiling package ieee.numeric_std
Compiling package ieee.numeric_bit
Compiling architecture behavioral of entity xil_defaultlib.clk_div2_buf [clk_div2_buf_default]
Compiling architecture rb18_internal_vhdl_v of entity unisim.RB18_INTERNAL_VHDL [\RB18_INTERNAL_VHDL(bram_size=18...]
Compiling architecture ramb18e1_v of entity unisim.RAMB18E1 [\RAMB18E1(initp_00="000000000000...]
Compiling architecture ramb16_s18_v of entity unisim.RAMB16_S18 [\RAMB16_S18(initp_00="0000000000...]
Compiling architecture low_level_definition of entity xil_defaultlib.my_prog_rom [my_prog_rom_default]
Compiling architecture alu_arch of entity xil_defaultlib.ALU [alu_default]
Compiling architecture behavioral of entity xil_defaultlib.CONTROL_UNIT [control_unit_default]
Compiling architecture behavioral of entity xil_defaultlib.RegisterFile [registerfile_default]
Compiling architecture behavioral of entity xil_defaultlib.PC [pc_default]
Compiling architecture behavioral of entity xil_defaultlib.MUX_4x1_10B [mux_4x1_10b_default]
Compiling architecture behavioral of entity xil_defaultlib.FlagReg [flagreg_default]
Compiling architecture behavioral of entity xil_defaultlib.and2 [and2_default]
Compiling architecture behavioral of entity xil_defaultlib.MUX_4x1 [mux_4x1_default]
Compiling architecture behavioral of entity xil_defaultlib.MUX_2x1 [mux_2x1_default]
Compiling architecture behavioral of entity xil_defaultlib.MUX_2x1_10B [mux_2x1_10b_default]
Compiling architecture scratch of entity xil_defaultlib.Scratch_Ram [scratch_ram_default]
Compiling architecture my_pointer of entity xil_defaultlib.Stack_Pointer [stack_pointer_default]
Compiling architecture behavioral of entity xil_defaultlib.RAT_MCU [rat_mcu_default]
Compiling architecture behavioral of entity xil_defaultlib.RAT_wrapper [rat_wrapper_default]
Compiling architecture tb of entity xil_defaultlib.tb_rat_wrapper
Built simulation snapshot tb_RAT_wrapper_behav
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 2046.551 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '7' seconds
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 2046.551 ; gain = 0.000
Vivado Simulator 2017.2
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:16 . Memory (MB): peak = 2046.551 ; gain = 0.000
restart
INFO: [Simtcl 6-17] Simulation restarted
relaunch_sim
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_RAT_wrapper' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/CPE233_Fall_2017/CPE233_Fall_2017.sim/sim_1/behav'
"xvhdl -m64 --relax -prj tb_RAT_wrapper_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "D:/CPE233_Fall_2017/CPE233_Fall_2017.srcs/sources_1/new/ALU.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity ALU
INFO: [VRFC 10-163] Analyzing VHDL file "D:/CPE233_Fall_2017/CPE233_Fall_2017.srcs/sources_1/new/Control_Unit.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity CONTROL_UNIT
INFO: [VRFC 10-163] Analyzing VHDL file "D:/CPE233_Fall_2017/CPE233_Fall_2017.srcs/sources_1/new/FlagReg.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity FlagReg
INFO: [VRFC 10-163] Analyzing VHDL file "D:/CPE233_Fall_2017/CPE233_Fall_2017.srcs/sources_1/new/MUX_2x1.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity MUX_2x1
INFO: [VRFC 10-163] Analyzing VHDL file "D:/CPE233_Fall_2017/CPE233_Fall_2017.srcs/sources_1/new/MUX_4x1_10B.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity MUX_4x1_10B
INFO: [VRFC 10-163] Analyzing VHDL file "D:/CPE233_Fall_2017/CPE233_Fall_2017.srcs/sources_1/new/Mux_2x1_10B.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity MUX_2x1_10B
INFO: [VRFC 10-163] Analyzing VHDL file "D:/CPE233_Fall_2017/CPE233_Fall_2017.srcs/sources_1/new/Mux_4x1.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity MUX_4x1
INFO: [VRFC 10-163] Analyzing VHDL file "D:/CPE233_Fall_2017/CPE233_Fall_2017.srcs/sources_1/new/PC.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity PC
INFO: [VRFC 10-163] Analyzing VHDL file "D:/CPE233_Fall_2017/CPE233_Fall_2017.srcs/sources_1/new/RAT_MCU.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity RAT_MCU
INFO: [VRFC 10-163] Analyzing VHDL file "D:/CPE233_Fall_2017/CPE233_Fall_2017.srcs/sources_1/new/RAT_wrapper.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity RAT_wrapper
INFO: [VRFC 10-163] Analyzing VHDL file "D:/CPE233_Fall_2017/CPE233_Fall_2017.srcs/sources_1/new/RegisterFile.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity RegisterFile
INFO: [VRFC 10-163] Analyzing VHDL file "D:/CPE233_Fall_2017/CPE233_Fall_2017.srcs/sources_1/new/Scratch_Ram.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Scratch_Ram
INFO: [VRFC 10-163] Analyzing VHDL file "D:/CPE233_Fall_2017/CPE233_Fall_2017.srcs/sources_1/new/Stack_Pointer.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Stack_Pointer
INFO: [VRFC 10-163] Analyzing VHDL file "D:/CPE233_Fall_2017/CPE233_Fall_2017.srcs/sources_1/new/and2.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity and2
INFO: [VRFC 10-163] Analyzing VHDL file "D:/CPE233_Fall_2017/CPE233_Fall_2017.srcs/sources_1/new/cdiv2.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity clk_div2_buf
INFO: [VRFC 10-163] Analyzing VHDL file "D:/prog_rom.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity my_prog_rom
INFO: [VRFC 10-163] Analyzing VHDL file "D:/CPE233_Fall_2017/CPE233_Fall_2017.srcs/sim_1/new/RAT_MCU_TESTBENCH_1.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity tb_RAT_wrapper
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 2046.551 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '5' seconds
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 2046.551 ; gain = 0.000
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/CPE233_Fall_2017/CPE233_Fall_2017.sim/sim_1/behav'
Vivado Simulator 2017.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2017.2/bin/unwrapped/win64.o/xelab.exe -wto 8b3c45041bba49dc9a7b38ce29145ce6 --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_RAT_wrapper_behav xil_defaultlib.tb_RAT_wrapper -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package unisim.vcomponents
Compiling package ieee.std_logic_signed
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling package ieee.std_logic_textio
Compiling package ieee.numeric_std
Compiling package ieee.numeric_bit
Compiling architecture behavioral of entity xil_defaultlib.clk_div2_buf [clk_div2_buf_default]
Compiling architecture rb18_internal_vhdl_v of entity unisim.RB18_INTERNAL_VHDL [\RB18_INTERNAL_VHDL(bram_size=18...]
Compiling architecture ramb18e1_v of entity unisim.RAMB18E1 [\RAMB18E1(initp_00="000000000000...]
Compiling architecture ramb16_s18_v of entity unisim.RAMB16_S18 [\RAMB16_S18(initp_00="0000000000...]
Compiling architecture low_level_definition of entity xil_defaultlib.my_prog_rom [my_prog_rom_default]
Compiling architecture alu_arch of entity xil_defaultlib.ALU [alu_default]
Compiling architecture behavioral of entity xil_defaultlib.CONTROL_UNIT [control_unit_default]
Compiling architecture behavioral of entity xil_defaultlib.RegisterFile [registerfile_default]
Compiling architecture behavioral of entity xil_defaultlib.PC [pc_default]
Compiling architecture behavioral of entity xil_defaultlib.MUX_4x1_10B [mux_4x1_10b_default]
Compiling architecture behavioral of entity xil_defaultlib.FlagReg [flagreg_default]
Compiling architecture behavioral of entity xil_defaultlib.and2 [and2_default]
Compiling architecture behavioral of entity xil_defaultlib.MUX_4x1 [mux_4x1_default]
Compiling architecture behavioral of entity xil_defaultlib.MUX_2x1 [mux_2x1_default]
Compiling architecture behavioral of entity xil_defaultlib.MUX_2x1_10B [mux_2x1_10b_default]
Compiling architecture scratch of entity xil_defaultlib.Scratch_Ram [scratch_ram_default]
Compiling architecture my_pointer of entity xil_defaultlib.Stack_Pointer [stack_pointer_default]
Compiling architecture behavioral of entity xil_defaultlib.RAT_MCU [rat_mcu_default]
Compiling architecture behavioral of entity xil_defaultlib.RAT_wrapper [rat_wrapper_default]
Compiling architecture tb of entity xil_defaultlib.tb_rat_wrapper
Built simulation snapshot tb_RAT_wrapper_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 2046.551 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '6' seconds
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:07 . Memory (MB): peak = 2046.551 ; gain = 0.000
Vivado Simulator 2017.2
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:16 . Memory (MB): peak = 2046.551 ; gain = 0.000
run 1200 ns
restart
INFO: [Simtcl 6-17] Simulation restarted
run 1200 ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
WARNING: [Vivado 12-3661] Failed to remove file:D:/CPE233_Fall_2017/CPE233_Fall_2017.sim/sim_1/behav/simulate.log
WARNING: [Vivado 12-3661] Failed to remove file:D:/CPE233_Fall_2017/CPE233_Fall_2017.sim/sim_1/behav/RAT_wrapper_behav.wdb
WARNING: [Vivado 12-3661] Failed to remove file:D:/CPE233_Fall_2017/CPE233_Fall_2017.sim/sim_1/behav/xelab.pb
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_RAT_wrapper' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/CPE233_Fall_2017/CPE233_Fall_2017.sim/sim_1/behav'
"xvhdl -m64 --relax -prj tb_RAT_wrapper_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "D:/CPE233_Fall_2017/CPE233_Fall_2017.srcs/sources_1/new/ALU.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity ALU
INFO: [VRFC 10-163] Analyzing VHDL file "D:/CPE233_Fall_2017/CPE233_Fall_2017.srcs/sources_1/new/Control_Unit.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity CONTROL_UNIT
INFO: [VRFC 10-163] Analyzing VHDL file "D:/CPE233_Fall_2017/CPE233_Fall_2017.srcs/sources_1/new/FlagReg.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity FlagReg
INFO: [VRFC 10-163] Analyzing VHDL file "D:/CPE233_Fall_2017/CPE233_Fall_2017.srcs/sources_1/new/MUX_2x1.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity MUX_2x1
INFO: [VRFC 10-163] Analyzing VHDL file "D:/CPE233_Fall_2017/CPE233_Fall_2017.srcs/sources_1/new/MUX_4x1_10B.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity MUX_4x1_10B
INFO: [VRFC 10-163] Analyzing VHDL file "D:/CPE233_Fall_2017/CPE233_Fall_2017.srcs/sources_1/new/Mux_2x1_10B.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity MUX_2x1_10B
INFO: [VRFC 10-163] Analyzing VHDL file "D:/CPE233_Fall_2017/CPE233_Fall_2017.srcs/sources_1/new/Mux_4x1.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity MUX_4x1
INFO: [VRFC 10-163] Analyzing VHDL file "D:/CPE233_Fall_2017/CPE233_Fall_2017.srcs/sources_1/new/PC.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity PC
INFO: [VRFC 10-163] Analyzing VHDL file "D:/CPE233_Fall_2017/CPE233_Fall_2017.srcs/sources_1/new/RAT_MCU.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity RAT_MCU
INFO: [VRFC 10-163] Analyzing VHDL file "D:/CPE233_Fall_2017/CPE233_Fall_2017.srcs/sources_1/new/RAT_wrapper.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity RAT_wrapper
INFO: [VRFC 10-163] Analyzing VHDL file "D:/CPE233_Fall_2017/CPE233_Fall_2017.srcs/sources_1/new/RegisterFile.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity RegisterFile
INFO: [VRFC 10-163] Analyzing VHDL file "D:/CPE233_Fall_2017/CPE233_Fall_2017.srcs/sources_1/new/Scratch_Ram.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Scratch_Ram
INFO: [VRFC 10-163] Analyzing VHDL file "D:/CPE233_Fall_2017/CPE233_Fall_2017.srcs/sources_1/new/Stack_Pointer.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Stack_Pointer
INFO: [VRFC 10-163] Analyzing VHDL file "D:/CPE233_Fall_2017/CPE233_Fall_2017.srcs/sources_1/new/and2.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity and2
INFO: [VRFC 10-163] Analyzing VHDL file "D:/CPE233_Fall_2017/CPE233_Fall_2017.srcs/sources_1/new/cdiv2.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity clk_div2_buf
INFO: [VRFC 10-163] Analyzing VHDL file "D:/prog_rom.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity my_prog_rom
INFO: [VRFC 10-163] Analyzing VHDL file "D:/CPE233_Fall_2017/CPE233_Fall_2017.srcs/sim_1/new/RAT_MCU_TESTBENCH_1.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity tb_RAT_wrapper
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/CPE233_Fall_2017/CPE233_Fall_2017.sim/sim_1/behav'
Vivado Simulator 2017.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2017.2/bin/unwrapped/win64.o/xelab.exe -wto 8b3c45041bba49dc9a7b38ce29145ce6 --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_RAT_wrapper_behav xil_defaultlib.tb_RAT_wrapper -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package unisim.vcomponents
Compiling package ieee.std_logic_signed
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling package ieee.std_logic_textio
Compiling package ieee.numeric_std
Compiling package ieee.numeric_bit
Compiling architecture behavioral of entity xil_defaultlib.clk_div2_buf [clk_div2_buf_default]
Compiling architecture rb18_internal_vhdl_v of entity unisim.RB18_INTERNAL_VHDL [\RB18_INTERNAL_VHDL(bram_size=18...]
Compiling architecture ramb18e1_v of entity unisim.RAMB18E1 [\RAMB18E1(initp_00="000000000000...]
Compiling architecture ramb16_s18_v of entity unisim.RAMB16_S18 [\RAMB16_S18(initp_00="0000000000...]
Compiling architecture low_level_definition of entity xil_defaultlib.my_prog_rom [my_prog_rom_default]
Compiling architecture alu_arch of entity xil_defaultlib.ALU [alu_default]
Compiling architecture behavioral of entity xil_defaultlib.CONTROL_UNIT [control_unit_default]
Compiling architecture behavioral of entity xil_defaultlib.RegisterFile [registerfile_default]
Compiling architecture behavioral of entity xil_defaultlib.PC [pc_default]
Compiling architecture behavioral of entity xil_defaultlib.MUX_4x1_10B [mux_4x1_10b_default]
Compiling architecture behavioral of entity xil_defaultlib.FlagReg [flagreg_default]
Compiling architecture behavioral of entity xil_defaultlib.and2 [and2_default]
Compiling architecture behavioral of entity xil_defaultlib.MUX_4x1 [mux_4x1_default]
Compiling architecture behavioral of entity xil_defaultlib.MUX_2x1 [mux_2x1_default]
Compiling architecture behavioral of entity xil_defaultlib.MUX_2x1_10B [mux_2x1_10b_default]
Compiling architecture scratch of entity xil_defaultlib.Scratch_Ram [scratch_ram_default]
Compiling architecture my_pointer of entity xil_defaultlib.Stack_Pointer [stack_pointer_default]
Compiling architecture behavioral of entity xil_defaultlib.RAT_MCU [rat_mcu_default]
Compiling architecture behavioral of entity xil_defaultlib.RAT_wrapper [rat_wrapper_default]
Compiling architecture tb of entity xil_defaultlib.tb_rat_wrapper
Built simulation snapshot tb_RAT_wrapper_behav

****** Webtalk v2017.2 (64-bit)
  **** SW Build 1909853 on Thu Jun 15 18:39:09 MDT 2017
  **** IP Build 1909766 on Thu Jun 15 19:58:00 MDT 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source D:/CPE233_Fall_2017/CPE233_Fall_2017.sim/sim_1/behav/xsim.dir/tb_RAT_wrapper_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-186] 'D:/CPE233_Fall_2017/CPE233_Fall_2017.sim/sim_1/behav/xsim.dir/tb_RAT_wrapper_behav/webtalk/usage_statistics_ext_xsim.xml' has been successfully sent to Xilinx on Wed Nov 29 18:14:20 2017. For additional details about this file, please refer to the WebTalk help file at C:/Xilinx/Vivado/2017.2/doc/webtalk_introduction.html.
INFO: [Common 17-206] Exiting Webtalk at Wed Nov 29 18:14:20 2017...
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:08 . Memory (MB): peak = 2050.102 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '8' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/CPE233_Fall_2017/CPE233_Fall_2017.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_RAT_wrapper_behav -key {Behavioral:sim_1:Functional:tb_RAT_wrapper} -tclbatch {tb_RAT_wrapper.tcl} -view {D:/CPE233_Fall_2017/RAT_wrapper_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2017.2
Time resolution is 1 ps
open_wave_config D:/CPE233_Fall_2017/RAT_wrapper_behav.wcfg
source tb_RAT_wrapper.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_RAT_wrapper_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:17 . Memory (MB): peak = 2050.102 ; gain = 0.000
add_wave {{/tb_RAT_wrapper/dut/MCU/my_C_FLAG/Q}} 
add_wave {{/tb_RAT_wrapper/dut/MCU/my_Z_FLAG/Q}} 
add_wave {{/tb_RAT_wrapper/dut/MCU/my_Shad_C_FLAG}} 
add_wave {{/tb_RAT_wrapper/dut/MCU/my_Shad_C_FLAG/Q}} 
add_wave {{/tb_RAT_wrapper/dut/MCU/my_Shad_Z_FLAG/Q}} 
add_wave {{/tb_RAT_wrapper/dut/MCU/my_PC/PC_COUNT}} 
add_wave {{/tb_RAT_wrapper/dut/MCU/my_cu/INT}} 
add_wave {{/tb_RAT_wrapper/dut/MCU/my_cu/PS}} 
add_wave {{/tb_RAT_wrapper/dut/MCU/my_cu/NS}} 
run 1200 ns
restart
INFO: [Simtcl 6-17] Simulation restarted
run 1200 ns
add_wave {{/tb_RAT_wrapper/dut/MCU/my_Z_FLAG}} 
restart
INFO: [Simtcl 6-17] Simulation restarted
run 1200 ns
add_wave {{/tb_RAT_wrapper/dut/MCU/my_C_FLAG}} 
restart
INFO: [Simtcl 6-17] Simulation restarted
run 1200 ns
add_wave {{/tb_RAT_wrapper/dut/MCU/my_Shad_C_FLAG}} 
add_wave {{/tb_RAT_wrapper/dut/MCU/my_Shad_Z_FLAG}} 
close [ open D:/CPE233_Fall_2017/CPE233_Fall_2017.srcs/sources_1/new/Mux_2x1_1Bit.vhd w ]
add_files D:/CPE233_Fall_2017/CPE233_Fall_2017.srcs/sources_1/new/Mux_2x1_1Bit.vhd
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
WARNING: [Vivado 12-3661] Failed to remove file:D:/CPE233_Fall_2017/CPE233_Fall_2017.sim/sim_1/behav/simulate.log
WARNING: [Vivado 12-3661] Failed to remove file:D:/CPE233_Fall_2017/CPE233_Fall_2017.sim/sim_1/behav/RAT_wrapper_behav.wdb
WARNING: [Vivado 12-3661] Failed to remove file:D:/CPE233_Fall_2017/CPE233_Fall_2017.sim/sim_1/behav/xelab.pb
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_RAT_wrapper' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/CPE233_Fall_2017/CPE233_Fall_2017.sim/sim_1/behav'
"xvhdl -m64 --relax -prj tb_RAT_wrapper_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "D:/CPE233_Fall_2017/CPE233_Fall_2017.srcs/sources_1/new/ALU.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity ALU
INFO: [VRFC 10-163] Analyzing VHDL file "D:/CPE233_Fall_2017/CPE233_Fall_2017.srcs/sources_1/new/Control_Unit.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity CONTROL_UNIT
INFO: [VRFC 10-163] Analyzing VHDL file "D:/CPE233_Fall_2017/CPE233_Fall_2017.srcs/sources_1/new/FlagReg.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity FlagReg
INFO: [VRFC 10-163] Analyzing VHDL file "D:/CPE233_Fall_2017/CPE233_Fall_2017.srcs/sources_1/new/MUX_2x1.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity MUX_2x1
INFO: [VRFC 10-163] Analyzing VHDL file "D:/CPE233_Fall_2017/CPE233_Fall_2017.srcs/sources_1/new/MUX_4x1_10B.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity MUX_4x1_10B
INFO: [VRFC 10-163] Analyzing VHDL file "D:/CPE233_Fall_2017/CPE233_Fall_2017.srcs/sources_1/new/Mux_2x1_10B.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity MUX_2x1_10B
INFO: [VRFC 10-163] Analyzing VHDL file "D:/CPE233_Fall_2017/CPE233_Fall_2017.srcs/sources_1/new/Mux_2x1_1Bit.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity MUX_2x1_1Bit
INFO: [VRFC 10-163] Analyzing VHDL file "D:/CPE233_Fall_2017/CPE233_Fall_2017.srcs/sources_1/new/Mux_4x1.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity MUX_4x1
INFO: [VRFC 10-163] Analyzing VHDL file "D:/CPE233_Fall_2017/CPE233_Fall_2017.srcs/sources_1/new/PC.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity PC
INFO: [VRFC 10-163] Analyzing VHDL file "D:/CPE233_Fall_2017/CPE233_Fall_2017.srcs/sources_1/new/RAT_MCU.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity RAT_MCU
INFO: [VRFC 10-163] Analyzing VHDL file "D:/CPE233_Fall_2017/CPE233_Fall_2017.srcs/sources_1/new/RAT_wrapper.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity RAT_wrapper
INFO: [VRFC 10-163] Analyzing VHDL file "D:/CPE233_Fall_2017/CPE233_Fall_2017.srcs/sources_1/new/RegisterFile.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity RegisterFile
INFO: [VRFC 10-163] Analyzing VHDL file "D:/CPE233_Fall_2017/CPE233_Fall_2017.srcs/sources_1/new/Scratch_Ram.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Scratch_Ram
INFO: [VRFC 10-163] Analyzing VHDL file "D:/CPE233_Fall_2017/CPE233_Fall_2017.srcs/sources_1/new/Stack_Pointer.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Stack_Pointer
INFO: [VRFC 10-163] Analyzing VHDL file "D:/CPE233_Fall_2017/CPE233_Fall_2017.srcs/sources_1/new/and2.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity and2
INFO: [VRFC 10-163] Analyzing VHDL file "D:/CPE233_Fall_2017/CPE233_Fall_2017.srcs/sources_1/new/cdiv2.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity clk_div2_buf
INFO: [VRFC 10-163] Analyzing VHDL file "D:/prog_rom.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity my_prog_rom
INFO: [VRFC 10-163] Analyzing VHDL file "D:/CPE233_Fall_2017/CPE233_Fall_2017.srcs/sim_1/new/RAT_MCU_TESTBENCH_1.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity tb_RAT_wrapper
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/CPE233_Fall_2017/CPE233_Fall_2017.sim/sim_1/behav'
Vivado Simulator 2017.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2017.2/bin/unwrapped/win64.o/xelab.exe -wto 8b3c45041bba49dc9a7b38ce29145ce6 --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_RAT_wrapper_behav xil_defaultlib.tb_RAT_wrapper -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package unisim.vcomponents
Compiling package ieee.std_logic_signed
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling package ieee.std_logic_textio
Compiling package ieee.numeric_std
Compiling package ieee.numeric_bit
Compiling architecture behavioral of entity xil_defaultlib.clk_div2_buf [clk_div2_buf_default]
Compiling architecture rb18_internal_vhdl_v of entity unisim.RB18_INTERNAL_VHDL [\RB18_INTERNAL_VHDL(bram_size=18...]
Compiling architecture ramb18e1_v of entity unisim.RAMB18E1 [\RAMB18E1(initp_00="000000000000...]
Compiling architecture ramb16_s18_v of entity unisim.RAMB16_S18 [\RAMB16_S18(initp_00="0000000000...]
Compiling architecture low_level_definition of entity xil_defaultlib.my_prog_rom [my_prog_rom_default]
Compiling architecture alu_arch of entity xil_defaultlib.ALU [alu_default]
Compiling architecture behavioral of entity xil_defaultlib.CONTROL_UNIT [control_unit_default]
Compiling architecture behavioral of entity xil_defaultlib.RegisterFile [registerfile_default]
Compiling architecture behavioral of entity xil_defaultlib.PC [pc_default]
Compiling architecture behavioral of entity xil_defaultlib.MUX_4x1_10B [mux_4x1_10b_default]
Compiling architecture behavioral of entity xil_defaultlib.FlagReg [flagreg_default]
Compiling architecture behavioral of entity xil_defaultlib.MUX_2x1_1Bit [mux_2x1_1bit_default]
Compiling architecture behavioral of entity xil_defaultlib.and2 [and2_default]
Compiling architecture behavioral of entity xil_defaultlib.MUX_4x1 [mux_4x1_default]
Compiling architecture behavioral of entity xil_defaultlib.MUX_2x1 [mux_2x1_default]
Compiling architecture behavioral of entity xil_defaultlib.MUX_2x1_10B [mux_2x1_10b_default]
Compiling architecture scratch of entity xil_defaultlib.Scratch_Ram [scratch_ram_default]
Compiling architecture my_pointer of entity xil_defaultlib.Stack_Pointer [stack_pointer_default]
Compiling architecture behavioral of entity xil_defaultlib.RAT_MCU [rat_mcu_default]
Compiling architecture behavioral of entity xil_defaultlib.RAT_wrapper [rat_wrapper_default]
Compiling architecture tb of entity xil_defaultlib.tb_rat_wrapper
Built simulation snapshot tb_RAT_wrapper_behav

****** Webtalk v2017.2 (64-bit)
  **** SW Build 1909853 on Thu Jun 15 18:39:09 MDT 2017
  **** IP Build 1909766 on Thu Jun 15 19:58:00 MDT 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source D:/CPE233_Fall_2017/CPE233_Fall_2017.sim/sim_1/behav/xsim.dir/tb_RAT_wrapper_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-186] 'D:/CPE233_Fall_2017/CPE233_Fall_2017.sim/sim_1/behav/xsim.dir/tb_RAT_wrapper_behav/webtalk/usage_statistics_ext_xsim.xml' has been successfully sent to Xilinx on Wed Nov 29 18:50:30 2017. For additional details about this file, please refer to the WebTalk help file at C:/Xilinx/Vivado/2017.2/doc/webtalk_introduction.html.
INFO: [Common 17-206] Exiting Webtalk at Wed Nov 29 18:50:30 2017...
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:08 . Memory (MB): peak = 2050.102 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '9' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/CPE233_Fall_2017/CPE233_Fall_2017.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_RAT_wrapper_behav -key {Behavioral:sim_1:Functional:tb_RAT_wrapper} -tclbatch {tb_RAT_wrapper.tcl} -view {D:/CPE233_Fall_2017/RAT_wrapper_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2017.2
Time resolution is 1 ps
open_wave_config D:/CPE233_Fall_2017/RAT_wrapper_behav.wcfg
source tb_RAT_wrapper.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_RAT_wrapper_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:17 . Memory (MB): peak = 2050.102 ; gain = 0.000
add_wave {{/tb_RAT_wrapper/dut/MCU/my_C_FLAG/Q}} 
add_wave {{/tb_RAT_wrapper/dut/MCU/my_Z_FLAG/Q}} 
add_wave {{/tb_RAT_wrapper/dut/MCU/my_Shad_C_FLAG/Q}} 
add_wave {{/tb_RAT_wrapper/dut/MCU/my_Shad_Z_FLAG/Q}} 
add_wave {{/tb_RAT_wrapper/dut/MCU/my_PC/PC_COUNT}} 
add_wave {{/tb_RAT_wrapper/dut/MCU/my_cu/INT}} 
add_wave {{/tb_RAT_wrapper/dut/MCU/my_cu/PS}} 
add_wave {{/tb_RAT_wrapper/dut/MCU/my_cu/NS}} 
restart
INFO: [Simtcl 6-17] Simulation restarted
run 1200 ns
add_wave {{/tb_RAT_wrapper/dut/MCU/my_C_FLAG}} 
add_wave {{/tb_RAT_wrapper/dut/MCU/my_Z_FLAG}} 
restart
INFO: [Simtcl 6-17] Simulation restarted
run 1200 ns
relaunch_sim
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_RAT_wrapper' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/CPE233_Fall_2017/CPE233_Fall_2017.sim/sim_1/behav'
"xvhdl -m64 --relax -prj tb_RAT_wrapper_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "D:/CPE233_Fall_2017/CPE233_Fall_2017.srcs/sources_1/new/ALU.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity ALU
INFO: [VRFC 10-163] Analyzing VHDL file "D:/CPE233_Fall_2017/CPE233_Fall_2017.srcs/sources_1/new/Control_Unit.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity CONTROL_UNIT
INFO: [VRFC 10-163] Analyzing VHDL file "D:/CPE233_Fall_2017/CPE233_Fall_2017.srcs/sources_1/new/FlagReg.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity FlagReg
INFO: [VRFC 10-163] Analyzing VHDL file "D:/CPE233_Fall_2017/CPE233_Fall_2017.srcs/sources_1/new/MUX_2x1.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity MUX_2x1
INFO: [VRFC 10-163] Analyzing VHDL file "D:/CPE233_Fall_2017/CPE233_Fall_2017.srcs/sources_1/new/MUX_4x1_10B.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity MUX_4x1_10B
INFO: [VRFC 10-163] Analyzing VHDL file "D:/CPE233_Fall_2017/CPE233_Fall_2017.srcs/sources_1/new/Mux_2x1_10B.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity MUX_2x1_10B
INFO: [VRFC 10-163] Analyzing VHDL file "D:/CPE233_Fall_2017/CPE233_Fall_2017.srcs/sources_1/new/Mux_2x1_1Bit.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity MUX_2x1_1Bit
INFO: [VRFC 10-163] Analyzing VHDL file "D:/CPE233_Fall_2017/CPE233_Fall_2017.srcs/sources_1/new/Mux_4x1.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity MUX_4x1
INFO: [VRFC 10-163] Analyzing VHDL file "D:/CPE233_Fall_2017/CPE233_Fall_2017.srcs/sources_1/new/PC.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity PC
INFO: [VRFC 10-163] Analyzing VHDL file "D:/CPE233_Fall_2017/CPE233_Fall_2017.srcs/sources_1/new/RAT_MCU.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity RAT_MCU
INFO: [VRFC 10-163] Analyzing VHDL file "D:/CPE233_Fall_2017/CPE233_Fall_2017.srcs/sources_1/new/RAT_wrapper.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity RAT_wrapper
INFO: [VRFC 10-163] Analyzing VHDL file "D:/CPE233_Fall_2017/CPE233_Fall_2017.srcs/sources_1/new/RegisterFile.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity RegisterFile
INFO: [VRFC 10-163] Analyzing VHDL file "D:/CPE233_Fall_2017/CPE233_Fall_2017.srcs/sources_1/new/Scratch_Ram.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Scratch_Ram
INFO: [VRFC 10-163] Analyzing VHDL file "D:/CPE233_Fall_2017/CPE233_Fall_2017.srcs/sources_1/new/Stack_Pointer.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Stack_Pointer
INFO: [VRFC 10-163] Analyzing VHDL file "D:/CPE233_Fall_2017/CPE233_Fall_2017.srcs/sources_1/new/and2.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity and2
INFO: [VRFC 10-163] Analyzing VHDL file "D:/CPE233_Fall_2017/CPE233_Fall_2017.srcs/sources_1/new/cdiv2.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity clk_div2_buf
INFO: [VRFC 10-163] Analyzing VHDL file "D:/prog_rom.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity my_prog_rom
INFO: [VRFC 10-163] Analyzing VHDL file "D:/CPE233_Fall_2017/CPE233_Fall_2017.srcs/sim_1/new/RAT_MCU_TESTBENCH_1.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity tb_RAT_wrapper
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 2050.102 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '6' seconds
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:07 . Memory (MB): peak = 2050.102 ; gain = 0.000
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/CPE233_Fall_2017/CPE233_Fall_2017.sim/sim_1/behav'
Vivado Simulator 2017.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2017.2/bin/unwrapped/win64.o/xelab.exe -wto 8b3c45041bba49dc9a7b38ce29145ce6 --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_RAT_wrapper_behav xil_defaultlib.tb_RAT_wrapper -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package unisim.vcomponents
Compiling package ieee.std_logic_signed
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling package ieee.std_logic_textio
Compiling package ieee.numeric_std
Compiling package ieee.numeric_bit
Compiling architecture behavioral of entity xil_defaultlib.clk_div2_buf [clk_div2_buf_default]
Compiling architecture rb18_internal_vhdl_v of entity unisim.RB18_INTERNAL_VHDL [\RB18_INTERNAL_VHDL(bram_size=18...]
Compiling architecture ramb18e1_v of entity unisim.RAMB18E1 [\RAMB18E1(initp_00="000000000000...]
Compiling architecture ramb16_s18_v of entity unisim.RAMB16_S18 [\RAMB16_S18(initp_00="0000000000...]
Compiling architecture low_level_definition of entity xil_defaultlib.my_prog_rom [my_prog_rom_default]
Compiling architecture alu_arch of entity xil_defaultlib.ALU [alu_default]
Compiling architecture behavioral of entity xil_defaultlib.CONTROL_UNIT [control_unit_default]
Compiling architecture behavioral of entity xil_defaultlib.RegisterFile [registerfile_default]
Compiling architecture behavioral of entity xil_defaultlib.PC [pc_default]
Compiling architecture behavioral of entity xil_defaultlib.MUX_4x1_10B [mux_4x1_10b_default]
Compiling architecture behavioral of entity xil_defaultlib.FlagReg [flagreg_default]
Compiling architecture behavioral of entity xil_defaultlib.MUX_2x1_1Bit [mux_2x1_1bit_default]
Compiling architecture behavioral of entity xil_defaultlib.and2 [and2_default]
Compiling architecture behavioral of entity xil_defaultlib.MUX_4x1 [mux_4x1_default]
Compiling architecture behavioral of entity xil_defaultlib.MUX_2x1 [mux_2x1_default]
Compiling architecture behavioral of entity xil_defaultlib.MUX_2x1_10B [mux_2x1_10b_default]
Compiling architecture scratch of entity xil_defaultlib.Scratch_Ram [scratch_ram_default]
Compiling architecture my_pointer of entity xil_defaultlib.Stack_Pointer [stack_pointer_default]
Compiling architecture behavioral of entity xil_defaultlib.RAT_MCU [rat_mcu_default]
Compiling architecture behavioral of entity xil_defaultlib.RAT_wrapper [rat_wrapper_default]
Compiling architecture tb of entity xil_defaultlib.tb_rat_wrapper
Built simulation snapshot tb_RAT_wrapper_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:08 . Memory (MB): peak = 2050.102 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '8' seconds
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:09 . Memory (MB): peak = 2050.102 ; gain = 0.000
Vivado Simulator 2017.2
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:21 . Memory (MB): peak = 2050.102 ; gain = 0.000
restart
INFO: [Simtcl 6-17] Simulation restarted
run 1200 ns
save_wave_config {D:/CPE233_Fall_2017/RAT_wrapper_behav.wcfg}
close_sim
INFO: [Simtcl 6-16] Simulation closed
save_wave_config {D:/CPE233_Fall_2017/RAT_wrapper_behav.wcfg}
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 2057.699 ; gain = 0.000
exit
INFO: [Common 17-206] Exiting Vivado at Wed Nov 29 19:02:51 2017...
