# Digital Logic Design using Verilog

This repository contains fundamental digital logic circuits implemented using Verilog HDL as part of my learning journey in Digital Electronics and hardware design.

---

## Topics Covered

* Logic Gates
* Multiplexers and Demultiplexers
* Encoders and Decoders
* Comparators
* Adders and Subtractors

---

## Skills Demonstrated

* Boolean algebra implementation
* Combinational circuit design
* Verilog HDL coding
* Modular hardware design

---

## Objective

To build strong fundamentals in digital logic design and develop practical understanding of hardware implementation using Verilog.

---

## Implemented Combinational Circuits

### Arithmetic Circuits

* Half Adder
* Full Adder
* Half Subtractor
* Full Subtractor
* 4-bit Ripple Carry Adder (RCA4)
* 16-bit Ripple Carry Adder (RCA16)
* 16-bit Carry Select Adder (CSA)
* 8-bit Adder using Operators

### Encoders

* 4:2 Encoder
* 8:3 Encoder

### Decoders

* 2:4 Decoder
* 3:8 Decoder

### Multiplexers (MUX)

* 2:1 Multiplexer
* 4:1 Multiplexer
* 8:1 Multiplexer
* 16:1 Multiplexer

### Demultiplexers (DEMUX)

* 1:2 Demultiplexer
* 1:4 Demultiplexer
* 1:8 Demultiplexer
* 1:16 Demultiplexer

---

## Design Methodologies Used

The circuits are implemented using multiple Verilog modeling styles:

* Gate-Level Modeling
* Dataflow Modeling
* Structural Modeling

These implementations help demonstrate different abstraction levels in digital hardware design.

---

## Tools Used

* Xilinx Vivado

---

## Author

Shruti 
