library ieee; -- importing ieee library
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;


entity ir_memory is
    port(
        -- PC input
        pc_input: in std_logic_vector(15 downto 0);

        -- IR output
        ir      : out std_logic_vector(15 downto 0) 
    );
end entity ir_memory;

architecture working of ir_memory is
    
    type ir_array is array (0 to 31 ) of std_logic_vector (15 downto 0);
    signal ir_mem : ir_array:=(
    b"0011000001000000",x"FFFF", x"FFFF", x"FFFF",
	x"FFFF",x"FFFF", x"FFFF", x"FFFF",
	x"FFFF",x"FFFF", x"FFFF", x"FFFF",
	x"FFFF",x"FFFF", x"FFFF", x"FFFF",
	x"FFFF",x"FFFF", x"FFFF", x"FFFF",
    x"FFFF",x"FFFF", x"FFFF", x"FFFF",
	x"FFFF",x"FFFF", x"FFFF", x"FFFF",
	x"FFFF",x"FFFF", x"FFFF", x"FFFF"
    );

begin

    ir_update_process:process(pc_input)
    begin
        ir <= ir_mem(to_integer(unsigned(pc_input)));
    end process ir_update_process;

end architecture working;