cell 1 CLKBUF1:CLKBUF1_insert50
left -360 right 360 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -240 -500
   equiv name twfeed1 layer 1 -240 500
pin name twfeed2 signal TW_PASS_THRU layer 1 -160 -500
   equiv name twfeed2 layer 1 -160 500
pin name twfeed3 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed3 layer 1 -80 500
pin name twfeed4 signal TW_PASS_THRU layer 1 0 -500
   equiv name twfeed4 layer 1 0 500
pin name twfeed5 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed5 layer 1 80 500
pin name twfeed6 signal TW_PASS_THRU layer 1 160 -500
   equiv name twfeed6 layer 1 160 500
pin name twfeed7 signal TW_PASS_THRU layer 1 240 -500
   equiv name twfeed7 layer 1 240 500
pin name twfeed8 signal TW_PASS_THRU layer 1 320 -500
   equiv name twfeed8 layer 1 320 500
pin name A signal CLK layer 1 -295 -120
pin name Y signal CLK_bF$buf0 layer 1 240 205
cell 2 CLKBUF1:CLKBUF1_insert49
left -360 right 360 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -240 -500
   equiv name twfeed1 layer 1 -240 500
pin name twfeed2 signal TW_PASS_THRU layer 1 -160 -500
   equiv name twfeed2 layer 1 -160 500
pin name twfeed3 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed3 layer 1 -80 500
pin name twfeed4 signal TW_PASS_THRU layer 1 0 -500
   equiv name twfeed4 layer 1 0 500
pin name twfeed5 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed5 layer 1 80 500
pin name twfeed6 signal TW_PASS_THRU layer 1 160 -500
   equiv name twfeed6 layer 1 160 500
pin name twfeed7 signal TW_PASS_THRU layer 1 240 -500
   equiv name twfeed7 layer 1 240 500
pin name twfeed8 signal TW_PASS_THRU layer 1 320 -500
   equiv name twfeed8 layer 1 320 500
pin name A signal CLK layer 1 -295 -120
pin name Y signal CLK_bF$buf1 layer 1 240 205
cell 3 CLKBUF1:CLKBUF1_insert48
left -360 right 360 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -240 -500
   equiv name twfeed1 layer 1 -240 500
pin name twfeed2 signal TW_PASS_THRU layer 1 -160 -500
   equiv name twfeed2 layer 1 -160 500
pin name twfeed3 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed3 layer 1 -80 500
pin name twfeed4 signal TW_PASS_THRU layer 1 0 -500
   equiv name twfeed4 layer 1 0 500
pin name twfeed5 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed5 layer 1 80 500
pin name twfeed6 signal TW_PASS_THRU layer 1 160 -500
   equiv name twfeed6 layer 1 160 500
pin name twfeed7 signal TW_PASS_THRU layer 1 240 -500
   equiv name twfeed7 layer 1 240 500
pin name twfeed8 signal TW_PASS_THRU layer 1 320 -500
   equiv name twfeed8 layer 1 320 500
pin name A signal CLK layer 1 -295 -120
pin name Y signal CLK_bF$buf2 layer 1 240 205
cell 4 CLKBUF1:CLKBUF1_insert47
left -360 right 360 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -240 -500
   equiv name twfeed1 layer 1 -240 500
pin name twfeed2 signal TW_PASS_THRU layer 1 -160 -500
   equiv name twfeed2 layer 1 -160 500
pin name twfeed3 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed3 layer 1 -80 500
pin name twfeed4 signal TW_PASS_THRU layer 1 0 -500
   equiv name twfeed4 layer 1 0 500
pin name twfeed5 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed5 layer 1 80 500
pin name twfeed6 signal TW_PASS_THRU layer 1 160 -500
   equiv name twfeed6 layer 1 160 500
pin name twfeed7 signal TW_PASS_THRU layer 1 240 -500
   equiv name twfeed7 layer 1 240 500
pin name twfeed8 signal TW_PASS_THRU layer 1 320 -500
   equiv name twfeed8 layer 1 320 500
pin name A signal CLK layer 1 -295 -120
pin name Y signal CLK_bF$buf3 layer 1 240 205
cell 5 CLKBUF1:CLKBUF1_insert46
left -360 right 360 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -240 -500
   equiv name twfeed1 layer 1 -240 500
pin name twfeed2 signal TW_PASS_THRU layer 1 -160 -500
   equiv name twfeed2 layer 1 -160 500
pin name twfeed3 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed3 layer 1 -80 500
pin name twfeed4 signal TW_PASS_THRU layer 1 0 -500
   equiv name twfeed4 layer 1 0 500
pin name twfeed5 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed5 layer 1 80 500
pin name twfeed6 signal TW_PASS_THRU layer 1 160 -500
   equiv name twfeed6 layer 1 160 500
pin name twfeed7 signal TW_PASS_THRU layer 1 240 -500
   equiv name twfeed7 layer 1 240 500
pin name twfeed8 signal TW_PASS_THRU layer 1 320 -500
   equiv name twfeed8 layer 1 320 500
pin name A signal CLK layer 1 -295 -120
pin name Y signal CLK_bF$buf4 layer 1 240 205
cell 6 CLKBUF1:CLKBUF1_insert45
left -360 right 360 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -240 -500
   equiv name twfeed1 layer 1 -240 500
pin name twfeed2 signal TW_PASS_THRU layer 1 -160 -500
   equiv name twfeed2 layer 1 -160 500
pin name twfeed3 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed3 layer 1 -80 500
pin name twfeed4 signal TW_PASS_THRU layer 1 0 -500
   equiv name twfeed4 layer 1 0 500
pin name twfeed5 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed5 layer 1 80 500
pin name twfeed6 signal TW_PASS_THRU layer 1 160 -500
   equiv name twfeed6 layer 1 160 500
pin name twfeed7 signal TW_PASS_THRU layer 1 240 -500
   equiv name twfeed7 layer 1 240 500
pin name twfeed8 signal TW_PASS_THRU layer 1 320 -500
   equiv name twfeed8 layer 1 320 500
pin name A signal CLK layer 1 -295 -120
pin name Y signal CLK_bF$buf5 layer 1 240 205
cell 7 BUFX2:BUFX2_insert44
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -500
   equiv name twfeed1 layer 1 0 500
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed2 layer 1 80 500
pin name A signal RESET_L layer 1 -80 -70
pin name Y signal RESET_L_bF$buf0 layer 1 85 0
cell 8 BUFX2:BUFX2_insert43
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -500
   equiv name twfeed1 layer 1 0 500
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed2 layer 1 80 500
pin name A signal RESET_L layer 1 -80 -70
pin name Y signal RESET_L_bF$buf1 layer 1 85 0
cell 9 BUFX2:BUFX2_insert42
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -500
   equiv name twfeed1 layer 1 0 500
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed2 layer 1 80 500
pin name A signal RESET_L layer 1 -80 -70
pin name Y signal RESET_L_bF$buf2 layer 1 85 0
cell 10 BUFX2:BUFX2_insert41
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -500
   equiv name twfeed1 layer 1 0 500
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed2 layer 1 80 500
pin name A signal RESET_L layer 1 -80 -70
pin name Y signal RESET_L_bF$buf3 layer 1 85 0
cell 11 BUFX2:BUFX2_insert40
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -500
   equiv name twfeed1 layer 1 0 500
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed2 layer 1 80 500
pin name A signal RESET_L layer 1 -80 -70
pin name Y signal RESET_L_bF$buf4 layer 1 85 0
cell 12 BUFX2:BUFX2_insert39
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -500
   equiv name twfeed1 layer 1 0 500
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed2 layer 1 80 500
pin name A signal SEL_A[11] layer 1 -80 -70
pin name Y signal SEL_A_11_bF$buf0 layer 1 85 0
cell 13 BUFX2:BUFX2_insert38
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -500
   equiv name twfeed1 layer 1 0 500
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed2 layer 1 80 500
pin name A signal SEL_A[11] layer 1 -80 -70
pin name Y signal SEL_A_11_bF$buf1 layer 1 85 0
cell 14 BUFX2:BUFX2_insert37
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -500
   equiv name twfeed1 layer 1 0 500
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed2 layer 1 80 500
pin name A signal SEL_A[11] layer 1 -80 -70
pin name Y signal SEL_A_11_bF$buf2 layer 1 85 0
cell 15 BUFX2:BUFX2_insert36
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -500
   equiv name twfeed1 layer 1 0 500
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed2 layer 1 80 500
pin name A signal SEL_A[11] layer 1 -80 -70
pin name Y signal SEL_A_11_bF$buf3 layer 1 85 0
cell 16 BUFX2:BUFX2_insert35
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -500
   equiv name twfeed1 layer 1 0 500
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed2 layer 1 80 500
pin name A signal SEL_A[11] layer 1 -80 -70
pin name Y signal SEL_A_11_bF$buf4 layer 1 85 0
cell 17 BUFX2:BUFX2_insert34
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -500
   equiv name twfeed1 layer 1 0 500
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed2 layer 1 80 500
pin name A signal SEL_A[2] layer 1 -80 -70
pin name Y signal SEL_A_2_bF$buf0 layer 1 85 0
cell 18 BUFX2:BUFX2_insert33
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -500
   equiv name twfeed1 layer 1 0 500
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed2 layer 1 80 500
pin name A signal SEL_A[2] layer 1 -80 -70
pin name Y signal SEL_A_2_bF$buf1 layer 1 85 0
cell 19 BUFX2:BUFX2_insert32
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -500
   equiv name twfeed1 layer 1 0 500
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed2 layer 1 80 500
pin name A signal SEL_A[2] layer 1 -80 -70
pin name Y signal SEL_A_2_bF$buf2 layer 1 85 0
cell 20 BUFX2:BUFX2_insert31
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -500
   equiv name twfeed1 layer 1 0 500
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed2 layer 1 80 500
pin name A signal SEL_A[2] layer 1 -80 -70
pin name Y signal SEL_A_2_bF$buf3 layer 1 85 0
cell 21 BUFX2:BUFX2_insert30
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -500
   equiv name twfeed1 layer 1 0 500
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed2 layer 1 80 500
pin name A signal SEL_A[2] layer 1 -80 -70
pin name Y signal SEL_A_2_bF$buf4 layer 1 85 0
cell 22 BUFX2:BUFX2_insert29
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -500
   equiv name twfeed1 layer 1 0 500
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed2 layer 1 80 500
pin name A signal SEL_A[5] layer 1 -80 -70
pin name Y signal SEL_A_5_bF$buf0 layer 1 85 0
cell 23 BUFX2:BUFX2_insert28
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -500
   equiv name twfeed1 layer 1 0 500
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed2 layer 1 80 500
pin name A signal SEL_A[5] layer 1 -80 -70
pin name Y signal SEL_A_5_bF$buf1 layer 1 85 0
cell 24 BUFX2:BUFX2_insert27
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -500
   equiv name twfeed1 layer 1 0 500
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed2 layer 1 80 500
pin name A signal SEL_A[5] layer 1 -80 -70
pin name Y signal SEL_A_5_bF$buf2 layer 1 85 0
cell 25 BUFX2:BUFX2_insert26
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -500
   equiv name twfeed1 layer 1 0 500
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed2 layer 1 80 500
pin name A signal SEL_A[5] layer 1 -80 -70
pin name Y signal SEL_A_5_bF$buf3 layer 1 85 0
cell 26 BUFX2:BUFX2_insert25
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -500
   equiv name twfeed1 layer 1 0 500
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed2 layer 1 80 500
pin name A signal SEL_A[5] layer 1 -80 -70
pin name Y signal SEL_A_5_bF$buf4 layer 1 85 0
cell 27 BUFX2:BUFX2_insert24
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -500
   equiv name twfeed1 layer 1 0 500
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed2 layer 1 80 500
pin name A signal SEL_B[2] layer 1 -80 -70
pin name Y signal SEL_B_2_bF$buf0 layer 1 85 0
cell 28 BUFX2:BUFX2_insert23
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -500
   equiv name twfeed1 layer 1 0 500
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed2 layer 1 80 500
pin name A signal SEL_B[2] layer 1 -80 -70
pin name Y signal SEL_B_2_bF$buf1 layer 1 85 0
cell 29 BUFX2:BUFX2_insert22
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -500
   equiv name twfeed1 layer 1 0 500
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed2 layer 1 80 500
pin name A signal SEL_B[2] layer 1 -80 -70
pin name Y signal SEL_B_2_bF$buf2 layer 1 85 0
cell 30 BUFX2:BUFX2_insert21
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -500
   equiv name twfeed1 layer 1 0 500
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed2 layer 1 80 500
pin name A signal SEL_B[2] layer 1 -80 -70
pin name Y signal SEL_B_2_bF$buf3 layer 1 85 0
cell 31 BUFX2:BUFX2_insert20
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -500
   equiv name twfeed1 layer 1 0 500
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed2 layer 1 80 500
pin name A signal SEL_B[2] layer 1 -80 -70
pin name Y signal SEL_B_2_bF$buf4 layer 1 85 0
cell 32 BUFX2:BUFX2_insert19
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -500
   equiv name twfeed1 layer 1 0 500
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed2 layer 1 80 500
pin name A signal SEL_A[8] layer 1 -80 -70
pin name Y signal SEL_A_8_bF$buf0 layer 1 85 0
cell 33 BUFX2:BUFX2_insert18
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -500
   equiv name twfeed1 layer 1 0 500
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed2 layer 1 80 500
pin name A signal SEL_A[8] layer 1 -80 -70
pin name Y signal SEL_A_8_bF$buf1 layer 1 85 0
cell 34 BUFX2:BUFX2_insert17
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -500
   equiv name twfeed1 layer 1 0 500
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed2 layer 1 80 500
pin name A signal SEL_A[8] layer 1 -80 -70
pin name Y signal SEL_A_8_bF$buf2 layer 1 85 0
cell 35 BUFX2:BUFX2_insert16
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -500
   equiv name twfeed1 layer 1 0 500
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed2 layer 1 80 500
pin name A signal SEL_A[8] layer 1 -80 -70
pin name Y signal SEL_A_8_bF$buf3 layer 1 85 0
cell 36 BUFX2:BUFX2_insert15
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -500
   equiv name twfeed1 layer 1 0 500
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed2 layer 1 80 500
pin name A signal SEL_A[8] layer 1 -80 -70
pin name Y signal SEL_A_8_bF$buf4 layer 1 85 0
cell 37 BUFX2:BUFX2_insert14
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -500
   equiv name twfeed1 layer 1 0 500
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed2 layer 1 80 500
pin name A signal SEL_B[5] layer 1 -80 -70
pin name Y signal SEL_B_5_bF$buf0 layer 1 85 0
cell 38 BUFX2:BUFX2_insert13
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -500
   equiv name twfeed1 layer 1 0 500
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed2 layer 1 80 500
pin name A signal SEL_B[5] layer 1 -80 -70
pin name Y signal SEL_B_5_bF$buf1 layer 1 85 0
cell 39 BUFX2:BUFX2_insert12
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -500
   equiv name twfeed1 layer 1 0 500
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed2 layer 1 80 500
pin name A signal SEL_B[5] layer 1 -80 -70
pin name Y signal SEL_B_5_bF$buf2 layer 1 85 0
cell 40 BUFX2:BUFX2_insert11
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -500
   equiv name twfeed1 layer 1 0 500
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed2 layer 1 80 500
pin name A signal SEL_B[5] layer 1 -80 -70
pin name Y signal SEL_B_5_bF$buf3 layer 1 85 0
cell 41 BUFX2:BUFX2_insert10
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -500
   equiv name twfeed1 layer 1 0 500
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed2 layer 1 80 500
pin name A signal SEL_B[5] layer 1 -80 -70
pin name Y signal SEL_B_5_bF$buf4 layer 1 85 0
cell 42 BUFX2:BUFX2_insert9
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -500
   equiv name twfeed1 layer 1 0 500
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed2 layer 1 80 500
pin name A signal SEL_B[8] layer 1 -80 -70
pin name Y signal SEL_B_8_bF$buf0 layer 1 85 0
cell 43 BUFX2:BUFX2_insert8
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -500
   equiv name twfeed1 layer 1 0 500
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed2 layer 1 80 500
pin name A signal SEL_B[8] layer 1 -80 -70
pin name Y signal SEL_B_8_bF$buf1 layer 1 85 0
cell 44 BUFX2:BUFX2_insert7
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -500
   equiv name twfeed1 layer 1 0 500
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed2 layer 1 80 500
pin name A signal SEL_B[8] layer 1 -80 -70
pin name Y signal SEL_B_8_bF$buf2 layer 1 85 0
cell 45 BUFX2:BUFX2_insert6
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -500
   equiv name twfeed1 layer 1 0 500
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed2 layer 1 80 500
pin name A signal SEL_B[8] layer 1 -80 -70
pin name Y signal SEL_B_8_bF$buf3 layer 1 85 0
cell 46 BUFX2:BUFX2_insert5
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -500
   equiv name twfeed1 layer 1 0 500
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed2 layer 1 80 500
pin name A signal SEL_B[8] layer 1 -80 -70
pin name Y signal SEL_B_8_bF$buf4 layer 1 85 0
cell 47 BUFX2:BUFX2_insert4
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -500
   equiv name twfeed1 layer 1 0 500
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed2 layer 1 80 500
pin name A signal SEL_B[11] layer 1 -80 -70
pin name Y signal SEL_B_11_bF$buf0 layer 1 85 0
cell 48 BUFX2:BUFX2_insert3
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -500
   equiv name twfeed1 layer 1 0 500
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed2 layer 1 80 500
pin name A signal SEL_B[11] layer 1 -80 -70
pin name Y signal SEL_B_11_bF$buf1 layer 1 85 0
cell 49 BUFX2:BUFX2_insert2
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -500
   equiv name twfeed1 layer 1 0 500
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed2 layer 1 80 500
pin name A signal SEL_B[11] layer 1 -80 -70
pin name Y signal SEL_B_11_bF$buf2 layer 1 85 0
cell 50 BUFX2:BUFX2_insert1
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -500
   equiv name twfeed1 layer 1 0 500
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed2 layer 1 80 500
pin name A signal SEL_B[11] layer 1 -80 -70
pin name Y signal SEL_B_11_bF$buf3 layer 1 85 0
cell 51 BUFX2:BUFX2_insert0
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -500
   equiv name twfeed1 layer 1 0 500
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed2 layer 1 80 500
pin name A signal SEL_B[11] layer 1 -80 -70
pin name Y signal SEL_B_11_bF$buf4 layer 1 85 0
cell 52 NAND3X1:_1000_
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name twfeed3 signal TW_PASS_THRU layer 1 120 -500
   equiv name twfeed3 layer 1 120 500
pin name A signal _300_ layer 1 -120 30
pin name B signal _183_ layer 1 -20 -50
pin name C signal _185_ layer 1 40 130
pin name Y signal _186_ layer 1 -40 340
cell 53 INVX1:_1001_
left -80 right 80 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed1 layer 1 40 500
pin name A signal DATA_A[27] layer 1 -40 -270
pin name Y signal _187_ layer 1 40 0
cell 54 NAND2X1:_1002_
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -500
   equiv name twfeed1 layer 1 0 500
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed2 layer 1 80 500
pin_group
pin name SEL_A_5_bF$pin/A signal SEL_A_5_bF$buf4 layer 1 -80 -170
end_pin_group
pin name B signal _187_ layer 1 80 70
pin name Y signal _188_ layer 1 50 -340
cell 55 OR2X2:_1003_
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name twfeed3 signal TW_PASS_THRU layer 1 120 -500
   equiv name twfeed3 layer 1 120 500
pin_group
pin name SEL_A_5_bF$pin/A signal SEL_A_5_bF$buf3 layer 1 -120 -270
end_pin_group
pin name B signal DATA_A[11] layer 1 -20 -110
pin name Y signal _189_ layer 1 120 -50
cell 56 NAND3X1:_1004_
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name twfeed3 signal TW_PASS_THRU layer 1 120 -500
   equiv name twfeed3 layer 1 120 500
pin name A signal SEL_A[4] layer 1 -120 30
pin name B signal _189_ layer 1 -20 -50
pin name C signal _188_ layer 1 40 130
pin name Y signal _190_ layer 1 -40 340
cell 57 NAND3X1:_1005_
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name twfeed3 signal TW_PASS_THRU layer 1 120 -500
   equiv name twfeed3 layer 1 120 500
pin name A signal _299_ layer 1 -120 30
pin name B signal _186_ layer 1 -20 -50
pin name C signal _190_ layer 1 40 130
pin name Y signal _191_ layer 1 -40 340
cell 58 OR2X2:_1006_
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name twfeed3 signal TW_PASS_THRU layer 1 120 -500
   equiv name twfeed3 layer 1 120 500
pin_group
pin name SEL_A_5_bF$pin/A signal SEL_A_5_bF$buf2 layer 1 -120 -270
end_pin_group
pin name B signal DATA_A[7] layer 1 -20 -110
pin name Y signal _192_ layer 1 120 -50
cell 59 INVX1:_1007_
left -80 right 80 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed1 layer 1 40 500
pin name A signal DATA_A[23] layer 1 -40 -270
pin name Y signal _193_ layer 1 40 0
cell 60 NAND2X1:_1008_
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -500
   equiv name twfeed1 layer 1 0 500
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed2 layer 1 80 500
pin_group
pin name SEL_A_5_bF$pin/A signal SEL_A_5_bF$buf1 layer 1 -80 -170
end_pin_group
pin name B signal _193_ layer 1 80 70
pin name Y signal _194_ layer 1 50 -340
cell 61 NAND3X1:_1009_
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name twfeed3 signal TW_PASS_THRU layer 1 120 -500
   equiv name twfeed3 layer 1 120 500
pin name A signal _300_ layer 1 -120 30
pin name B signal _192_ layer 1 -20 -50
pin name C signal _194_ layer 1 40 130
pin name Y signal _195_ layer 1 -40 340
cell 62 INVX1:_1010_
left -80 right 80 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed1 layer 1 40 500
pin name A signal DATA_A[15] layer 1 -40 -270
pin name Y signal _196_ layer 1 40 0
cell 63 NAND2X1:_1011_
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -500
   equiv name twfeed1 layer 1 0 500
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed2 layer 1 80 500
pin_group
pin name SEL_A_5_bF$pin/A signal SEL_A_5_bF$buf0 layer 1 -80 -170
end_pin_group
pin name B signal DATA_A[31] layer 1 80 70
pin name Y signal _197_ layer 1 50 -340
cell 64 OAI21X1:_1012_
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name twfeed3 signal TW_PASS_THRU layer 1 120 -500
   equiv name twfeed3 layer 1 120 500
pin name A signal _196_ layer 1 -80 -165
pin_group
pin name SEL_A_5_bF$pin/B signal SEL_A_5_bF$buf4 layer 1 -40 -70
end_pin_group
pin name C signal _197_ layer 1 80 150
pin name Y signal _198_ layer 1 25 -50
cell 65 NAND2X1:_1013_
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -500
   equiv name twfeed1 layer 1 0 500
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed2 layer 1 80 500
pin name A signal SEL_A[4] layer 1 -80 -170
pin name B signal _198_ layer 1 80 70
pin name Y signal _199_ layer 1 50 -340
cell 66 NAND3X1:_1014_
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name twfeed3 signal TW_PASS_THRU layer 1 120 -500
   equiv name twfeed3 layer 1 120 500
pin name A signal SEL_A[3] layer 1 -120 30
pin name B signal _195_ layer 1 -20 -50
pin name C signal _199_ layer 1 40 130
pin name Y signal _200_ layer 1 -40 340
cell 67 NAND3X1:_1015_
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name twfeed3 signal TW_PASS_THRU layer 1 120 -500
   equiv name twfeed3 layer 1 120 500
pin name A signal _298_ layer 1 -120 30
pin name B signal _191_ layer 1 -20 -50
pin name C signal _200_ layer 1 40 130
pin name Y signal _201_ layer 1 -40 340
cell 68 OR2X2:_1016_
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name twfeed3 signal TW_PASS_THRU layer 1 120 -500
   equiv name twfeed3 layer 1 120 500
pin_group
pin name SEL_B_5_bF$pin/A signal SEL_B_5_bF$buf4 layer 1 -120 -270
end_pin_group
pin name B signal DATA_B[7] layer 1 -20 -110
pin name Y signal _202_ layer 1 120 -50
cell 69 INVX1:_1017_
left -80 right 80 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed1 layer 1 40 500
pin name A signal DATA_B[23] layer 1 -40 -270
pin name Y signal _203_ layer 1 40 0
cell 70 NAND2X1:_1018_
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -500
   equiv name twfeed1 layer 1 0 500
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed2 layer 1 80 500
pin_group
pin name SEL_B_5_bF$pin/A signal SEL_B_5_bF$buf3 layer 1 -80 -170
end_pin_group
pin name B signal _203_ layer 1 80 70
pin name Y signal _204_ layer 1 50 -340
cell 71 NAND3X1:_1019_
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name twfeed3 signal TW_PASS_THRU layer 1 120 -500
   equiv name twfeed3 layer 1 120 500
pin name A signal _163_ layer 1 -120 30
pin name B signal _202_ layer 1 -20 -50
pin name C signal _204_ layer 1 40 130
pin name Y signal _205_ layer 1 -40 340
cell 72 INVX1:_1020_
left -80 right 80 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed1 layer 1 40 500
pin name A signal DATA_B[31] layer 1 -40 -270
pin name Y signal _206_ layer 1 40 0
cell 73 NAND2X1:_1021_
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -500
   equiv name twfeed1 layer 1 0 500
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed2 layer 1 80 500
pin_group
pin name SEL_B_5_bF$pin/A signal SEL_B_5_bF$buf2 layer 1 -80 -170
end_pin_group
pin name B signal _206_ layer 1 80 70
pin name Y signal _207_ layer 1 50 -340
cell 74 OR2X2:_1022_
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name twfeed3 signal TW_PASS_THRU layer 1 120 -500
   equiv name twfeed3 layer 1 120 500
pin_group
pin name SEL_B_5_bF$pin/A signal SEL_B_5_bF$buf1 layer 1 -120 -270
end_pin_group
pin name B signal DATA_B[15] layer 1 -20 -110
pin name Y signal _208_ layer 1 120 -50
cell 75 NAND3X1:_1023_
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name twfeed3 signal TW_PASS_THRU layer 1 120 -500
   equiv name twfeed3 layer 1 120 500
pin name A signal SEL_B[4] layer 1 -120 30
pin name B signal _208_ layer 1 -20 -50
pin name C signal _207_ layer 1 40 130
pin name Y signal _209_ layer 1 -40 340
cell 76 NAND3X1:_1024_
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name twfeed3 signal TW_PASS_THRU layer 1 120 -500
   equiv name twfeed3 layer 1 120 500
pin name A signal SEL_B[3] layer 1 -120 30
pin name B signal _205_ layer 1 -20 -50
pin name C signal _209_ layer 1 40 130
pin name Y signal _210_ layer 1 -40 340
cell 77 OR2X2:_1025_
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name twfeed3 signal TW_PASS_THRU layer 1 120 -500
   equiv name twfeed3 layer 1 120 500
pin_group
pin name SEL_B_5_bF$pin/A signal SEL_B_5_bF$buf0 layer 1 -120 -270
end_pin_group
pin name B signal DATA_B[3] layer 1 -20 -110
pin name Y signal _211_ layer 1 120 -50
cell 78 INVX1:_1026_
left -80 right 80 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed1 layer 1 40 500
pin name A signal DATA_B[19] layer 1 -40 -270
pin name Y signal _212_ layer 1 40 0
cell 79 NAND2X1:_1027_
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -500
   equiv name twfeed1 layer 1 0 500
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed2 layer 1 80 500
pin_group
pin name SEL_B_5_bF$pin/A signal SEL_B_5_bF$buf4 layer 1 -80 -170
end_pin_group
pin name B signal _212_ layer 1 80 70
pin name Y signal _213_ layer 1 50 -340
cell 80 NAND3X1:_1028_
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name twfeed3 signal TW_PASS_THRU layer 1 120 -500
   equiv name twfeed3 layer 1 120 500
pin name A signal _163_ layer 1 -120 30
pin name B signal _211_ layer 1 -20 -50
pin name C signal _213_ layer 1 40 130
pin name Y signal _214_ layer 1 -40 340
cell 81 INVX1:_1029_
left -80 right 80 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed1 layer 1 40 500
pin name A signal DATA_B[11] layer 1 -40 -270
pin name Y signal _215_ layer 1 40 0
cell 82 NAND2X1:_1030_
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -500
   equiv name twfeed1 layer 1 0 500
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed2 layer 1 80 500
pin_group
pin name SEL_B_5_bF$pin/A signal SEL_B_5_bF$buf3 layer 1 -80 -170
end_pin_group
pin name B signal DATA_B[27] layer 1 80 70
pin name Y signal _216_ layer 1 50 -340
cell 83 OAI21X1:_1031_
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name twfeed3 signal TW_PASS_THRU layer 1 120 -500
   equiv name twfeed3 layer 1 120 500
pin name A signal _215_ layer 1 -80 -165
pin_group
pin name SEL_B_5_bF$pin/B signal SEL_B_5_bF$buf2 layer 1 -40 -70
end_pin_group
pin name C signal _216_ layer 1 80 150
pin name Y signal _217_ layer 1 25 -50
cell 84 NAND2X1:_1032_
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -500
   equiv name twfeed1 layer 1 0 500
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed2 layer 1 80 500
pin name A signal SEL_B[4] layer 1 -80 -170
pin name B signal _217_ layer 1 80 70
pin name Y signal _218_ layer 1 50 -340
cell 85 NAND3X1:_1033_
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name twfeed3 signal TW_PASS_THRU layer 1 120 -500
   equiv name twfeed3 layer 1 120 500
pin name A signal _162_ layer 1 -120 30
pin name B signal _214_ layer 1 -20 -50
pin name C signal _218_ layer 1 40 130
pin name Y signal _219_ layer 1 -40 340
cell 86 NAND3X1:_1034_
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name twfeed3 signal TW_PASS_THRU layer 1 120 -500
   equiv name twfeed3 layer 1 120 500
pin name A signal SEL_AB[1] layer 1 -120 30
pin name B signal _210_ layer 1 -20 -50
pin name C signal _219_ layer 1 40 130
pin name Y signal _220_ layer 1 -40 340
cell 87 AOI21X1:_1035_
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name twfeed3 signal TW_PASS_THRU layer 1 120 -500
   equiv name twfeed3 layer 1 120 500
pin name A signal _201_ layer 1 -80 -35
pin name B signal _220_ layer 1 -40 -130
pin name C signal _297_ layer 1 120 -250
pin name Y signal _161_[3] layer 1 40 -340
cell 88 OR2X2:_1036_
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name twfeed3 signal TW_PASS_THRU layer 1 120 -500
   equiv name twfeed3 layer 1 120 500
pin_group
pin name SEL_A_5_bF$pin/A signal SEL_A_5_bF$buf3 layer 1 -120 -270
end_pin_group
pin name B signal DATA_A[0] layer 1 -20 -110
pin name Y signal _221_ layer 1 120 -50
cell 89 INVX1:_1037_
left -80 right 80 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed1 layer 1 40 500
pin name A signal DATA_A[16] layer 1 -40 -270
pin name Y signal _222_ layer 1 40 0
cell 90 NAND2X1:_1038_
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -500
   equiv name twfeed1 layer 1 0 500
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed2 layer 1 80 500
pin_group
pin name SEL_A_5_bF$pin/A signal SEL_A_5_bF$buf2 layer 1 -80 -170
end_pin_group
pin name B signal _222_ layer 1 80 70
pin name Y signal _223_ layer 1 50 -340
cell 91 NAND3X1:_1039_
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name twfeed3 signal TW_PASS_THRU layer 1 120 -500
   equiv name twfeed3 layer 1 120 500
pin name A signal _300_ layer 1 -120 30
pin name B signal _221_ layer 1 -20 -50
pin name C signal _223_ layer 1 40 130
pin name Y signal _224_ layer 1 -40 340
cell 92 INVX1:_1040_
left -80 right 80 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed1 layer 1 40 500
pin name A signal DATA_A[24] layer 1 -40 -270
pin name Y signal _225_ layer 1 40 0
cell 93 NAND2X1:_1041_
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -500
   equiv name twfeed1 layer 1 0 500
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed2 layer 1 80 500
pin_group
pin name SEL_A_5_bF$pin/A signal SEL_A_5_bF$buf1 layer 1 -80 -170
end_pin_group
pin name B signal _225_ layer 1 80 70
pin name Y signal _226_ layer 1 50 -340
cell 94 OR2X2:_1042_
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name twfeed3 signal TW_PASS_THRU layer 1 120 -500
   equiv name twfeed3 layer 1 120 500
pin_group
pin name SEL_A_5_bF$pin/A signal SEL_A_5_bF$buf0 layer 1 -120 -270
end_pin_group
pin name B signal DATA_A[8] layer 1 -20 -110
pin name Y signal _227_ layer 1 120 -50
cell 95 NAND3X1:_1043_
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name twfeed3 signal TW_PASS_THRU layer 1 120 -500
   equiv name twfeed3 layer 1 120 500
pin name A signal SEL_A[4] layer 1 -120 30
pin name B signal _227_ layer 1 -20 -50
pin name C signal _226_ layer 1 40 130
pin name Y signal _228_ layer 1 -40 340
cell 96 NAND3X1:_1044_
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name twfeed3 signal TW_PASS_THRU layer 1 120 -500
   equiv name twfeed3 layer 1 120 500
pin name A signal _299_ layer 1 -120 30
pin name B signal _224_ layer 1 -20 -50
pin name C signal _228_ layer 1 40 130
pin name Y signal _229_ layer 1 -40 340
cell 97 OR2X2:_1045_
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name twfeed3 signal TW_PASS_THRU layer 1 120 -500
   equiv name twfeed3 layer 1 120 500
pin_group
pin name SEL_A_5_bF$pin/A signal SEL_A_5_bF$buf4 layer 1 -120 -270
end_pin_group
pin name B signal DATA_A[4] layer 1 -20 -110
pin name Y signal _230_ layer 1 120 -50
cell 98 INVX1:_1046_
left -80 right 80 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed1 layer 1 40 500
pin name A signal DATA_A[20] layer 1 -40 -270
pin name Y signal _231_ layer 1 40 0
cell 99 NAND2X1:_1047_
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -500
   equiv name twfeed1 layer 1 0 500
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed2 layer 1 80 500
pin_group
pin name SEL_A_5_bF$pin/A signal SEL_A_5_bF$buf3 layer 1 -80 -170
end_pin_group
pin name B signal _231_ layer 1 80 70
pin name Y signal _232_ layer 1 50 -340
cell 100 NAND3X1:_1048_
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name twfeed3 signal TW_PASS_THRU layer 1 120 -500
   equiv name twfeed3 layer 1 120 500
pin name A signal _300_ layer 1 -120 30
pin name B signal _230_ layer 1 -20 -50
pin name C signal _232_ layer 1 40 130
pin name Y signal _233_ layer 1 -40 340
cell 101 INVX1:_1049_
left -80 right 80 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed1 layer 1 40 500
pin name A signal DATA_A[12] layer 1 -40 -270
pin name Y signal _234_ layer 1 40 0
cell 102 NAND2X1:_1050_
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -500
   equiv name twfeed1 layer 1 0 500
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed2 layer 1 80 500
pin_group
pin name SEL_A_5_bF$pin/A signal SEL_A_5_bF$buf2 layer 1 -80 -170
end_pin_group
pin name B signal DATA_A[28] layer 1 80 70
pin name Y signal _235_ layer 1 50 -340
cell 103 OAI21X1:_1051_
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name twfeed3 signal TW_PASS_THRU layer 1 120 -500
   equiv name twfeed3 layer 1 120 500
pin name A signal _234_ layer 1 -80 -165
pin_group
pin name SEL_A_5_bF$pin/B signal SEL_A_5_bF$buf1 layer 1 -40 -70
end_pin_group
pin name C signal _235_ layer 1 80 150
pin name Y signal _236_ layer 1 25 -50
cell 104 NAND2X1:_1052_
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -500
   equiv name twfeed1 layer 1 0 500
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed2 layer 1 80 500
pin name A signal SEL_A[4] layer 1 -80 -170
pin name B signal _236_ layer 1 80 70
pin name Y signal _237_ layer 1 50 -340
cell 105 NAND3X1:_1053_
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name twfeed3 signal TW_PASS_THRU layer 1 120 -500
   equiv name twfeed3 layer 1 120 500
pin name A signal SEL_A[3] layer 1 -120 30
pin name B signal _233_ layer 1 -20 -50
pin name C signal _237_ layer 1 40 130
pin name Y signal _238_ layer 1 -40 340
cell 106 NAND3X1:_1054_
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name twfeed3 signal TW_PASS_THRU layer 1 120 -500
   equiv name twfeed3 layer 1 120 500
pin name A signal _298_ layer 1 -120 30
pin name B signal _229_ layer 1 -20 -50
pin name C signal _238_ layer 1 40 130
pin name Y signal _239_ layer 1 -40 340
cell 107 OR2X2:_1055_
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name twfeed3 signal TW_PASS_THRU layer 1 120 -500
   equiv name twfeed3 layer 1 120 500
pin_group
pin name SEL_B_5_bF$pin/A signal SEL_B_5_bF$buf1 layer 1 -120 -270
end_pin_group
pin name B signal DATA_B[4] layer 1 -20 -110
pin name Y signal _240_ layer 1 120 -50
cell 108 INVX1:_1056_
left -80 right 80 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed1 layer 1 40 500
pin name A signal DATA_B[20] layer 1 -40 -270
pin name Y signal _241_ layer 1 40 0
cell 109 NAND2X1:_1057_
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -500
   equiv name twfeed1 layer 1 0 500
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed2 layer 1 80 500
pin_group
pin name SEL_B_5_bF$pin/A signal SEL_B_5_bF$buf0 layer 1 -80 -170
end_pin_group
pin name B signal _241_ layer 1 80 70
pin name Y signal _242_ layer 1 50 -340
cell 110 NAND3X1:_1058_
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name twfeed3 signal TW_PASS_THRU layer 1 120 -500
   equiv name twfeed3 layer 1 120 500
pin name A signal _163_ layer 1 -120 30
pin name B signal _240_ layer 1 -20 -50
pin name C signal _242_ layer 1 40 130
pin name Y signal _243_ layer 1 -40 340
cell 111 INVX1:_1059_
left -80 right 80 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed1 layer 1 40 500
pin name A signal DATA_B[28] layer 1 -40 -270
pin name Y signal _244_ layer 1 40 0
cell 112 NAND2X1:_1060_
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -500
   equiv name twfeed1 layer 1 0 500
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed2 layer 1 80 500
pin_group
pin name SEL_B_5_bF$pin/A signal SEL_B_5_bF$buf4 layer 1 -80 -170
end_pin_group
pin name B signal _244_ layer 1 80 70
pin name Y signal _245_ layer 1 50 -340
cell 113 OR2X2:_1061_
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name twfeed3 signal TW_PASS_THRU layer 1 120 -500
   equiv name twfeed3 layer 1 120 500
pin_group
pin name SEL_B_5_bF$pin/A signal SEL_B_5_bF$buf3 layer 1 -120 -270
end_pin_group
pin name B signal DATA_B[12] layer 1 -20 -110
pin name Y signal _246_ layer 1 120 -50
cell 114 NAND3X1:_1062_
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name twfeed3 signal TW_PASS_THRU layer 1 120 -500
   equiv name twfeed3 layer 1 120 500
pin name A signal SEL_B[4] layer 1 -120 30
pin name B signal _246_ layer 1 -20 -50
pin name C signal _245_ layer 1 40 130
pin name Y signal _247_ layer 1 -40 340
cell 115 NAND3X1:_1063_
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name twfeed3 signal TW_PASS_THRU layer 1 120 -500
   equiv name twfeed3 layer 1 120 500
pin name A signal SEL_B[3] layer 1 -120 30
pin name B signal _243_ layer 1 -20 -50
pin name C signal _247_ layer 1 40 130
pin name Y signal _248_ layer 1 -40 340
cell 116 OR2X2:_1064_
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name twfeed3 signal TW_PASS_THRU layer 1 120 -500
   equiv name twfeed3 layer 1 120 500
pin_group
pin name SEL_B_5_bF$pin/A signal SEL_B_5_bF$buf2 layer 1 -120 -270
end_pin_group
pin name B signal DATA_B[0] layer 1 -20 -110
pin name Y signal _249_ layer 1 120 -50
cell 117 INVX1:_1065_
left -80 right 80 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed1 layer 1 40 500
pin name A signal DATA_B[16] layer 1 -40 -270
pin name Y signal _250_ layer 1 40 0
cell 118 NAND2X1:_1066_
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -500
   equiv name twfeed1 layer 1 0 500
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed2 layer 1 80 500
pin_group
pin name SEL_B_5_bF$pin/A signal SEL_B_5_bF$buf1 layer 1 -80 -170
end_pin_group
pin name B signal _250_ layer 1 80 70
pin name Y signal _251_ layer 1 50 -340
cell 119 NAND3X1:_1067_
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name twfeed3 signal TW_PASS_THRU layer 1 120 -500
   equiv name twfeed3 layer 1 120 500
pin name A signal _163_ layer 1 -120 30
pin name B signal _249_ layer 1 -20 -50
pin name C signal _251_ layer 1 40 130
pin name Y signal _252_ layer 1 -40 340
cell 120 INVX1:_1068_
left -80 right 80 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed1 layer 1 40 500
pin name A signal DATA_B[8] layer 1 -40 -270
pin name Y signal _253_ layer 1 40 0
cell 121 NAND2X1:_1069_
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -500
   equiv name twfeed1 layer 1 0 500
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed2 layer 1 80 500
pin_group
pin name SEL_B_5_bF$pin/A signal SEL_B_5_bF$buf0 layer 1 -80 -170
end_pin_group
pin name B signal DATA_B[24] layer 1 80 70
pin name Y signal _254_ layer 1 50 -340
cell 122 OAI21X1:_1070_
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name twfeed3 signal TW_PASS_THRU layer 1 120 -500
   equiv name twfeed3 layer 1 120 500
pin name A signal _253_ layer 1 -80 -165
pin_group
pin name SEL_B_5_bF$pin/B signal SEL_B_5_bF$buf4 layer 1 -40 -70
end_pin_group
pin name C signal _254_ layer 1 80 150
pin name Y signal _255_ layer 1 25 -50
cell 123 NAND2X1:_1071_
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -500
   equiv name twfeed1 layer 1 0 500
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed2 layer 1 80 500
pin name A signal SEL_B[4] layer 1 -80 -170
pin name B signal _255_ layer 1 80 70
pin name Y signal _256_ layer 1 50 -340
cell 124 NAND3X1:_1072_
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name twfeed3 signal TW_PASS_THRU layer 1 120 -500
   equiv name twfeed3 layer 1 120 500
pin name A signal _162_ layer 1 -120 30
pin name B signal _252_ layer 1 -20 -50
pin name C signal _256_ layer 1 40 130
pin name Y signal _257_ layer 1 -40 340
cell 125 NAND3X1:_1073_
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name twfeed3 signal TW_PASS_THRU layer 1 120 -500
   equiv name twfeed3 layer 1 120 500
pin name A signal SEL_AB[1] layer 1 -120 30
pin name B signal _248_ layer 1 -20 -50
pin name C signal _257_ layer 1 40 130
pin name Y signal _258_ layer 1 -40 340
cell 126 AOI21X1:_1074_
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name twfeed3 signal TW_PASS_THRU layer 1 120 -500
   equiv name twfeed3 layer 1 120 500
pin name A signal _239_ layer 1 -80 -35
pin name B signal _258_ layer 1 -40 -130
pin name C signal _297_ layer 1 120 -250
pin name Y signal _161_[0] layer 1 40 -340
cell 127 OR2X2:_1075_
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name twfeed3 signal TW_PASS_THRU layer 1 120 -500
   equiv name twfeed3 layer 1 120 500
pin_group
pin name SEL_A_5_bF$pin/A signal SEL_A_5_bF$buf0 layer 1 -120 -270
end_pin_group
pin name B signal DATA_A[1] layer 1 -20 -110
pin name Y signal _259_ layer 1 120 -50
cell 128 INVX1:_1076_
left -80 right 80 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed1 layer 1 40 500
pin name A signal DATA_A[17] layer 1 -40 -270
pin name Y signal _260_ layer 1 40 0
cell 129 NAND2X1:_1077_
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -500
   equiv name twfeed1 layer 1 0 500
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed2 layer 1 80 500
pin_group
pin name SEL_A_5_bF$pin/A signal SEL_A_5_bF$buf4 layer 1 -80 -170
end_pin_group
pin name B signal _260_ layer 1 80 70
pin name Y signal _261_ layer 1 50 -340
cell 130 NAND3X1:_1078_
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name twfeed3 signal TW_PASS_THRU layer 1 120 -500
   equiv name twfeed3 layer 1 120 500
pin name A signal _300_ layer 1 -120 30
pin name B signal _259_ layer 1 -20 -50
pin name C signal _261_ layer 1 40 130
pin name Y signal _262_ layer 1 -40 340
cell 131 INVX1:_1079_
left -80 right 80 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed1 layer 1 40 500
pin name A signal DATA_A[25] layer 1 -40 -270
pin name Y signal _263_ layer 1 40 0
cell 132 NAND2X1:_1080_
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -500
   equiv name twfeed1 layer 1 0 500
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed2 layer 1 80 500
pin_group
pin name SEL_A_5_bF$pin/A signal SEL_A_5_bF$buf3 layer 1 -80 -170
end_pin_group
pin name B signal _263_ layer 1 80 70
pin name Y signal _264_ layer 1 50 -340
cell 133 OR2X2:_1081_
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name twfeed3 signal TW_PASS_THRU layer 1 120 -500
   equiv name twfeed3 layer 1 120 500
pin_group
pin name SEL_A_5_bF$pin/A signal SEL_A_5_bF$buf2 layer 1 -120 -270
end_pin_group
pin name B signal DATA_A[9] layer 1 -20 -110
pin name Y signal _265_ layer 1 120 -50
cell 134 NAND3X1:_1082_
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name twfeed3 signal TW_PASS_THRU layer 1 120 -500
   equiv name twfeed3 layer 1 120 500
pin name A signal SEL_A[4] layer 1 -120 30
pin name B signal _265_ layer 1 -20 -50
pin name C signal _264_ layer 1 40 130
pin name Y signal _266_ layer 1 -40 340
cell 135 NAND3X1:_1083_
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name twfeed3 signal TW_PASS_THRU layer 1 120 -500
   equiv name twfeed3 layer 1 120 500
pin name A signal _299_ layer 1 -120 30
pin name B signal _262_ layer 1 -20 -50
pin name C signal _266_ layer 1 40 130
pin name Y signal _267_ layer 1 -40 340
cell 136 OR2X2:_1084_
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name twfeed3 signal TW_PASS_THRU layer 1 120 -500
   equiv name twfeed3 layer 1 120 500
pin_group
pin name SEL_A_5_bF$pin/A signal SEL_A_5_bF$buf1 layer 1 -120 -270
end_pin_group
pin name B signal DATA_A[5] layer 1 -20 -110
pin name Y signal _268_ layer 1 120 -50
cell 137 INVX1:_1085_
left -80 right 80 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed1 layer 1 40 500
pin name A signal DATA_A[21] layer 1 -40 -270
pin name Y signal _269_ layer 1 40 0
cell 138 NAND2X1:_1086_
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -500
   equiv name twfeed1 layer 1 0 500
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed2 layer 1 80 500
pin_group
pin name SEL_A_5_bF$pin/A signal SEL_A_5_bF$buf0 layer 1 -80 -170
end_pin_group
pin name B signal _269_ layer 1 80 70
pin name Y signal _270_ layer 1 50 -340
cell 139 NAND3X1:_1087_
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name twfeed3 signal TW_PASS_THRU layer 1 120 -500
   equiv name twfeed3 layer 1 120 500
pin name A signal _300_ layer 1 -120 30
pin name B signal _268_ layer 1 -20 -50
pin name C signal _270_ layer 1 40 130
pin name Y signal _271_ layer 1 -40 340
cell 140 INVX1:_1088_
left -80 right 80 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed1 layer 1 40 500
pin name A signal DATA_A[13] layer 1 -40 -270
pin name Y signal _272_ layer 1 40 0
cell 141 NAND2X1:_1089_
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -500
   equiv name twfeed1 layer 1 0 500
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed2 layer 1 80 500
pin_group
pin name SEL_A_5_bF$pin/A signal SEL_A_5_bF$buf4 layer 1 -80 -170
end_pin_group
pin name B signal DATA_A[29] layer 1 80 70
pin name Y signal _273_ layer 1 50 -340
cell 142 OAI21X1:_1090_
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name twfeed3 signal TW_PASS_THRU layer 1 120 -500
   equiv name twfeed3 layer 1 120 500
pin name A signal _272_ layer 1 -80 -165
pin_group
pin name SEL_A_5_bF$pin/B signal SEL_A_5_bF$buf3 layer 1 -40 -70
end_pin_group
pin name C signal _273_ layer 1 80 150
pin name Y signal _274_ layer 1 25 -50
cell 143 NAND2X1:_1091_
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -500
   equiv name twfeed1 layer 1 0 500
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed2 layer 1 80 500
pin name A signal SEL_A[4] layer 1 -80 -170
pin name B signal _274_ layer 1 80 70
pin name Y signal _275_ layer 1 50 -340
cell 144 NAND3X1:_1092_
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name twfeed3 signal TW_PASS_THRU layer 1 120 -500
   equiv name twfeed3 layer 1 120 500
pin name A signal SEL_A[3] layer 1 -120 30
pin name B signal _271_ layer 1 -20 -50
pin name C signal _275_ layer 1 40 130
pin name Y signal _276_ layer 1 -40 340
cell 145 NAND3X1:_1093_
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name twfeed3 signal TW_PASS_THRU layer 1 120 -500
   equiv name twfeed3 layer 1 120 500
pin name A signal _298_ layer 1 -120 30
pin name B signal _267_ layer 1 -20 -50
pin name C signal _276_ layer 1 40 130
pin name Y signal _277_ layer 1 -40 340
cell 146 OR2X2:_1094_
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name twfeed3 signal TW_PASS_THRU layer 1 120 -500
   equiv name twfeed3 layer 1 120 500
pin_group
pin name SEL_B_5_bF$pin/A signal SEL_B_5_bF$buf3 layer 1 -120 -270
end_pin_group
pin name B signal DATA_B[5] layer 1 -20 -110
pin name Y signal _278_ layer 1 120 -50
cell 147 INVX1:_1095_
left -80 right 80 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed1 layer 1 40 500
pin name A signal DATA_B[21] layer 1 -40 -270
pin name Y signal _279_ layer 1 40 0
cell 148 NAND2X1:_1096_
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -500
   equiv name twfeed1 layer 1 0 500
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed2 layer 1 80 500
pin_group
pin name SEL_B_5_bF$pin/A signal SEL_B_5_bF$buf2 layer 1 -80 -170
end_pin_group
pin name B signal _279_ layer 1 80 70
pin name Y signal _280_ layer 1 50 -340
cell 149 NAND3X1:_1097_
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name twfeed3 signal TW_PASS_THRU layer 1 120 -500
   equiv name twfeed3 layer 1 120 500
pin name A signal _163_ layer 1 -120 30
pin name B signal _278_ layer 1 -20 -50
pin name C signal _280_ layer 1 40 130
pin name Y signal _281_ layer 1 -40 340
cell 150 INVX1:_1098_
left -80 right 80 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed1 layer 1 40 500
pin name A signal DATA_B[29] layer 1 -40 -270
pin name Y signal _282_ layer 1 40 0
cell 151 NAND2X1:_1099_
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -500
   equiv name twfeed1 layer 1 0 500
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed2 layer 1 80 500
pin_group
pin name SEL_B_5_bF$pin/A signal SEL_B_5_bF$buf1 layer 1 -80 -170
end_pin_group
pin name B signal _282_ layer 1 80 70
pin name Y signal _283_ layer 1 50 -340
cell 152 OR2X2:_1100_
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name twfeed3 signal TW_PASS_THRU layer 1 120 -500
   equiv name twfeed3 layer 1 120 500
pin_group
pin name SEL_B_5_bF$pin/A signal SEL_B_5_bF$buf0 layer 1 -120 -270
end_pin_group
pin name B signal DATA_B[13] layer 1 -20 -110
pin name Y signal _284_ layer 1 120 -50
cell 153 NAND3X1:_1101_
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name twfeed3 signal TW_PASS_THRU layer 1 120 -500
   equiv name twfeed3 layer 1 120 500
pin name A signal SEL_B[4] layer 1 -120 30
pin name B signal _284_ layer 1 -20 -50
pin name C signal _283_ layer 1 40 130
pin name Y signal _285_ layer 1 -40 340
cell 154 NAND3X1:_1102_
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name twfeed3 signal TW_PASS_THRU layer 1 120 -500
   equiv name twfeed3 layer 1 120 500
pin name A signal SEL_B[3] layer 1 -120 30
pin name B signal _281_ layer 1 -20 -50
pin name C signal _285_ layer 1 40 130
pin name Y signal _286_ layer 1 -40 340
cell 155 OR2X2:_1103_
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name twfeed3 signal TW_PASS_THRU layer 1 120 -500
   equiv name twfeed3 layer 1 120 500
pin_group
pin name SEL_B_5_bF$pin/A signal SEL_B_5_bF$buf4 layer 1 -120 -270
end_pin_group
pin name B signal DATA_B[1] layer 1 -20 -110
pin name Y signal _287_ layer 1 120 -50
cell 156 INVX1:_1104_
left -80 right 80 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed1 layer 1 40 500
pin name A signal DATA_B[17] layer 1 -40 -270
pin name Y signal _288_ layer 1 40 0
cell 157 NAND2X1:_1105_
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -500
   equiv name twfeed1 layer 1 0 500
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed2 layer 1 80 500
pin_group
pin name SEL_B_5_bF$pin/A signal SEL_B_5_bF$buf3 layer 1 -80 -170
end_pin_group
pin name B signal _288_ layer 1 80 70
pin name Y signal _289_ layer 1 50 -340
cell 158 NAND3X1:_1106_
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name twfeed3 signal TW_PASS_THRU layer 1 120 -500
   equiv name twfeed3 layer 1 120 500
pin name A signal _163_ layer 1 -120 30
pin name B signal _287_ layer 1 -20 -50
pin name C signal _289_ layer 1 40 130
pin name Y signal _290_ layer 1 -40 340
cell 159 INVX1:_1107_
left -80 right 80 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed1 layer 1 40 500
pin name A signal DATA_B[9] layer 1 -40 -270
pin name Y signal _291_ layer 1 40 0
cell 160 NAND2X1:_1108_
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -500
   equiv name twfeed1 layer 1 0 500
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed2 layer 1 80 500
pin_group
pin name SEL_B_5_bF$pin/A signal SEL_B_5_bF$buf2 layer 1 -80 -170
end_pin_group
pin name B signal DATA_B[25] layer 1 80 70
pin name Y signal _292_ layer 1 50 -340
cell 161 OAI21X1:_1109_
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name twfeed3 signal TW_PASS_THRU layer 1 120 -500
   equiv name twfeed3 layer 1 120 500
pin name A signal _291_ layer 1 -80 -165
pin_group
pin name SEL_B_5_bF$pin/B signal SEL_B_5_bF$buf1 layer 1 -40 -70
end_pin_group
pin name C signal _292_ layer 1 80 150
pin name Y signal _293_ layer 1 25 -50
cell 162 NAND2X1:_1110_
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -500
   equiv name twfeed1 layer 1 0 500
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed2 layer 1 80 500
pin name A signal SEL_B[4] layer 1 -80 -170
pin name B signal _293_ layer 1 80 70
pin name Y signal _294_ layer 1 50 -340
cell 163 NAND3X1:_1111_
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name twfeed3 signal TW_PASS_THRU layer 1 120 -500
   equiv name twfeed3 layer 1 120 500
pin name A signal _162_ layer 1 -120 30
pin name B signal _290_ layer 1 -20 -50
pin name C signal _294_ layer 1 40 130
pin name Y signal _295_ layer 1 -40 340
cell 164 NAND3X1:_1112_
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name twfeed3 signal TW_PASS_THRU layer 1 120 -500
   equiv name twfeed3 layer 1 120 500
pin name A signal SEL_AB[1] layer 1 -120 30
pin name B signal _286_ layer 1 -20 -50
pin name C signal _295_ layer 1 40 130
pin name Y signal _296_ layer 1 -40 340
cell 165 AOI21X1:_1113_
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name twfeed3 signal TW_PASS_THRU layer 1 120 -500
   equiv name twfeed3 layer 1 120 500
pin name A signal _277_ layer 1 -80 -35
pin name B signal _296_ layer 1 -40 -130
pin name C signal _297_ layer 1 120 -250
pin name Y signal _161_[1] layer 1 40 -340
cell 166 DFFPOSX1:_1114_
left -480 right 480 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -360 -500
   equiv name twfeed1 layer 1 -360 500
pin name twfeed2 signal TW_PASS_THRU layer 1 -280 -500
   equiv name twfeed2 layer 1 -280 500
pin name twfeed3 signal TW_PASS_THRU layer 1 -200 -500
   equiv name twfeed3 layer 1 -200 500
pin name twfeed4 signal TW_PASS_THRU layer 1 -120 -500
   equiv name twfeed4 layer 1 -120 500
pin name twfeed5 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed5 layer 1 -40 500
pin name twfeed6 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed6 layer 1 40 500
pin name twfeed7 signal TW_PASS_THRU layer 1 120 -500
   equiv name twfeed7 layer 1 120 500
pin name twfeed8 signal TW_PASS_THRU layer 1 200 -500
   equiv name twfeed8 layer 1 200 500
pin name twfeed9 signal TW_PASS_THRU layer 1 280 -500
   equiv name twfeed9 layer 1 280 500
pin name twfeed10 signal TW_PASS_THRU layer 1 360 -500
   equiv name twfeed10 layer 1 360 500
pin name twfeed11 signal TW_PASS_THRU layer 1 440 -500
   equiv name twfeed11 layer 1 440 500
pin_group
pin name CLK_bF$pin/CLK signal CLK_bF$buf5 layer 1 -250 -140
end_pin_group
pin name D signal _161_[0] layer 1 -225 -55
pin name Q signal NIBBLES[4] layer 1 290 -210
cell 167 DFFPOSX1:_1115_
left -480 right 480 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -360 -500
   equiv name twfeed1 layer 1 -360 500
pin name twfeed2 signal TW_PASS_THRU layer 1 -280 -500
   equiv name twfeed2 layer 1 -280 500
pin name twfeed3 signal TW_PASS_THRU layer 1 -200 -500
   equiv name twfeed3 layer 1 -200 500
pin name twfeed4 signal TW_PASS_THRU layer 1 -120 -500
   equiv name twfeed4 layer 1 -120 500
pin name twfeed5 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed5 layer 1 -40 500
pin name twfeed6 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed6 layer 1 40 500
pin name twfeed7 signal TW_PASS_THRU layer 1 120 -500
   equiv name twfeed7 layer 1 120 500
pin name twfeed8 signal TW_PASS_THRU layer 1 200 -500
   equiv name twfeed8 layer 1 200 500
pin name twfeed9 signal TW_PASS_THRU layer 1 280 -500
   equiv name twfeed9 layer 1 280 500
pin name twfeed10 signal TW_PASS_THRU layer 1 360 -500
   equiv name twfeed10 layer 1 360 500
pin name twfeed11 signal TW_PASS_THRU layer 1 440 -500
   equiv name twfeed11 layer 1 440 500
pin_group
pin name CLK_bF$pin/CLK signal CLK_bF$buf4 layer 1 -250 -140
end_pin_group
pin name D signal _161_[1] layer 1 -225 -55
pin name Q signal NIBBLES[5] layer 1 290 -210
cell 168 DFFPOSX1:_1116_
left -480 right 480 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -360 -500
   equiv name twfeed1 layer 1 -360 500
pin name twfeed2 signal TW_PASS_THRU layer 1 -280 -500
   equiv name twfeed2 layer 1 -280 500
pin name twfeed3 signal TW_PASS_THRU layer 1 -200 -500
   equiv name twfeed3 layer 1 -200 500
pin name twfeed4 signal TW_PASS_THRU layer 1 -120 -500
   equiv name twfeed4 layer 1 -120 500
pin name twfeed5 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed5 layer 1 -40 500
pin name twfeed6 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed6 layer 1 40 500
pin name twfeed7 signal TW_PASS_THRU layer 1 120 -500
   equiv name twfeed7 layer 1 120 500
pin name twfeed8 signal TW_PASS_THRU layer 1 200 -500
   equiv name twfeed8 layer 1 200 500
pin name twfeed9 signal TW_PASS_THRU layer 1 280 -500
   equiv name twfeed9 layer 1 280 500
pin name twfeed10 signal TW_PASS_THRU layer 1 360 -500
   equiv name twfeed10 layer 1 360 500
pin name twfeed11 signal TW_PASS_THRU layer 1 440 -500
   equiv name twfeed11 layer 1 440 500
pin_group
pin name CLK_bF$pin/CLK signal CLK_bF$buf3 layer 1 -250 -140
end_pin_group
pin name D signal _161_[2] layer 1 -225 -55
pin name Q signal NIBBLES[6] layer 1 290 -210
cell 169 DFFPOSX1:_1117_
left -480 right 480 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -360 -500
   equiv name twfeed1 layer 1 -360 500
pin name twfeed2 signal TW_PASS_THRU layer 1 -280 -500
   equiv name twfeed2 layer 1 -280 500
pin name twfeed3 signal TW_PASS_THRU layer 1 -200 -500
   equiv name twfeed3 layer 1 -200 500
pin name twfeed4 signal TW_PASS_THRU layer 1 -120 -500
   equiv name twfeed4 layer 1 -120 500
pin name twfeed5 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed5 layer 1 -40 500
pin name twfeed6 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed6 layer 1 40 500
pin name twfeed7 signal TW_PASS_THRU layer 1 120 -500
   equiv name twfeed7 layer 1 120 500
pin name twfeed8 signal TW_PASS_THRU layer 1 200 -500
   equiv name twfeed8 layer 1 200 500
pin name twfeed9 signal TW_PASS_THRU layer 1 280 -500
   equiv name twfeed9 layer 1 280 500
pin name twfeed10 signal TW_PASS_THRU layer 1 360 -500
   equiv name twfeed10 layer 1 360 500
pin name twfeed11 signal TW_PASS_THRU layer 1 440 -500
   equiv name twfeed11 layer 1 440 500
pin_group
pin name CLK_bF$pin/CLK signal CLK_bF$buf2 layer 1 -250 -140
end_pin_group
pin name D signal _161_[3] layer 1 -225 -55
pin name Q signal NIBBLES[7] layer 1 290 -210
cell 170 INVX2:_1118_
left -80 right 80 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed1 layer 1 40 500
pin_group
pin name RESET_L_bF$pin/A signal RESET_L_bF$buf4 layer 1 -40 -170
end_pin_group
pin name Y signal _456_ layer 1 40 0
cell 171 INVX2:_1119_
left -80 right 80 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed1 layer 1 40 500
pin name A signal SEL_AB[2] layer 1 -40 -170
pin name Y signal _457_ layer 1 40 0
cell 172 INVX2:_1120_
left -80 right 80 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed1 layer 1 40 500
pin name A signal SEL_A[6] layer 1 -40 -170
pin name Y signal _458_ layer 1 40 0
cell 173 INVX4:_1121_
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -500
   equiv name twfeed1 layer 1 0 500
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed2 layer 1 80 500
pin name A signal SEL_A[7] layer 1 -80 -170
pin name Y signal _459_ layer 1 0 0
cell 174 OR2X2:_1122_
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name twfeed3 signal TW_PASS_THRU layer 1 120 -500
   equiv name twfeed3 layer 1 120 500
pin_group
pin name SEL_A_8_bF$pin/A signal SEL_A_8_bF$buf4 layer 1 -120 -270
end_pin_group
pin name B signal DATA_A[2] layer 1 -20 -110
pin name Y signal _460_ layer 1 120 -50
cell 175 INVX1:_1123_
left -80 right 80 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed1 layer 1 40 500
pin name A signal DATA_A[18] layer 1 -40 -270
pin name Y signal _461_ layer 1 40 0
cell 176 NAND2X1:_1124_
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -500
   equiv name twfeed1 layer 1 0 500
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed2 layer 1 80 500
pin_group
pin name SEL_A_8_bF$pin/A signal SEL_A_8_bF$buf3 layer 1 -80 -170
end_pin_group
pin name B signal _461_ layer 1 80 70
pin name Y signal _462_ layer 1 50 -340
cell 177 NAND3X1:_1125_
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name twfeed3 signal TW_PASS_THRU layer 1 120 -500
   equiv name twfeed3 layer 1 120 500
pin name A signal _459_ layer 1 -120 30
pin name B signal _460_ layer 1 -20 -50
pin name C signal _462_ layer 1 40 130
pin name Y signal _463_ layer 1 -40 340
cell 178 INVX1:_1126_
left -80 right 80 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed1 layer 1 40 500
pin name A signal DATA_A[26] layer 1 -40 -270
pin name Y signal _464_ layer 1 40 0
cell 179 NAND2X1:_1127_
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -500
   equiv name twfeed1 layer 1 0 500
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed2 layer 1 80 500
pin_group
pin name SEL_A_8_bF$pin/A signal SEL_A_8_bF$buf2 layer 1 -80 -170
end_pin_group
pin name B signal _464_ layer 1 80 70
pin name Y signal _465_ layer 1 50 -340
cell 180 OR2X2:_1128_
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name twfeed3 signal TW_PASS_THRU layer 1 120 -500
   equiv name twfeed3 layer 1 120 500
pin_group
pin name SEL_A_8_bF$pin/A signal SEL_A_8_bF$buf1 layer 1 -120 -270
end_pin_group
pin name B signal DATA_A[10] layer 1 -20 -110
pin name Y signal _466_ layer 1 120 -50
cell 181 NAND3X1:_1129_
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name twfeed3 signal TW_PASS_THRU layer 1 120 -500
   equiv name twfeed3 layer 1 120 500
pin name A signal SEL_A[7] layer 1 -120 30
pin name B signal _466_ layer 1 -20 -50
pin name C signal _465_ layer 1 40 130
pin name Y signal _467_ layer 1 -40 340
cell 182 NAND3X1:_1130_
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name twfeed3 signal TW_PASS_THRU layer 1 120 -500
   equiv name twfeed3 layer 1 120 500
pin name A signal _458_ layer 1 -120 30
pin name B signal _463_ layer 1 -20 -50
pin name C signal _467_ layer 1 40 130
pin name Y signal _468_ layer 1 -40 340
cell 183 OR2X2:_1131_
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name twfeed3 signal TW_PASS_THRU layer 1 120 -500
   equiv name twfeed3 layer 1 120 500
pin_group
pin name SEL_A_8_bF$pin/A signal SEL_A_8_bF$buf0 layer 1 -120 -270
end_pin_group
pin name B signal DATA_A[6] layer 1 -20 -110
pin name Y signal _469_ layer 1 120 -50
cell 184 INVX1:_1132_
left -80 right 80 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed1 layer 1 40 500
pin name A signal DATA_A[22] layer 1 -40 -270
pin name Y signal _470_ layer 1 40 0
cell 185 NAND2X1:_1133_
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -500
   equiv name twfeed1 layer 1 0 500
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed2 layer 1 80 500
pin_group
pin name SEL_A_8_bF$pin/A signal SEL_A_8_bF$buf4 layer 1 -80 -170
end_pin_group
pin name B signal _470_ layer 1 80 70
pin name Y signal _471_ layer 1 50 -340
cell 186 NAND3X1:_1134_
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name twfeed3 signal TW_PASS_THRU layer 1 120 -500
   equiv name twfeed3 layer 1 120 500
pin name A signal _459_ layer 1 -120 30
pin name B signal _469_ layer 1 -20 -50
pin name C signal _471_ layer 1 40 130
pin name Y signal _472_ layer 1 -40 340
cell 187 INVX1:_1135_
left -80 right 80 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed1 layer 1 40 500
pin name A signal DATA_A[14] layer 1 -40 -270
pin name Y signal _473_ layer 1 40 0
cell 188 NAND2X1:_1136_
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -500
   equiv name twfeed1 layer 1 0 500
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed2 layer 1 80 500
pin_group
pin name SEL_A_8_bF$pin/A signal SEL_A_8_bF$buf3 layer 1 -80 -170
end_pin_group
pin name B signal DATA_A[30] layer 1 80 70
pin name Y signal _474_ layer 1 50 -340
cell 189 OAI21X1:_1137_
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name twfeed3 signal TW_PASS_THRU layer 1 120 -500
   equiv name twfeed3 layer 1 120 500
pin name A signal _473_ layer 1 -80 -165
pin_group
pin name SEL_A_8_bF$pin/B signal SEL_A_8_bF$buf2 layer 1 -40 -70
end_pin_group
pin name C signal _474_ layer 1 80 150
pin name Y signal _475_ layer 1 25 -50
cell 190 NAND2X1:_1138_
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -500
   equiv name twfeed1 layer 1 0 500
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed2 layer 1 80 500
pin name A signal SEL_A[7] layer 1 -80 -170
pin name B signal _475_ layer 1 80 70
pin name Y signal _476_ layer 1 50 -340
cell 191 NAND3X1:_1139_
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name twfeed3 signal TW_PASS_THRU layer 1 120 -500
   equiv name twfeed3 layer 1 120 500
pin name A signal SEL_A[6] layer 1 -120 30
pin name B signal _472_ layer 1 -20 -50
pin name C signal _476_ layer 1 40 130
pin name Y signal _477_ layer 1 -40 340
cell 192 NAND3X1:_1140_
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name twfeed3 signal TW_PASS_THRU layer 1 120 -500
   equiv name twfeed3 layer 1 120 500
pin name A signal _457_ layer 1 -120 30
pin name B signal _468_ layer 1 -20 -50
pin name C signal _477_ layer 1 40 130
pin name Y signal _478_ layer 1 -40 340
cell 193 INVX2:_1141_
left -80 right 80 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed1 layer 1 40 500
pin name A signal SEL_B[6] layer 1 -40 -170
pin name Y signal _321_ layer 1 40 0
cell 194 INVX4:_1142_
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -500
   equiv name twfeed1 layer 1 0 500
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed2 layer 1 80 500
pin name A signal SEL_B[7] layer 1 -80 -170
pin name Y signal _322_ layer 1 0 0
cell 195 OR2X2:_1143_
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name twfeed3 signal TW_PASS_THRU layer 1 120 -500
   equiv name twfeed3 layer 1 120 500
pin name A signal DATA_B[2] layer 1 -120 -270
pin_group
pin name SEL_B_8_bF$pin/B signal SEL_B_8_bF$buf4 layer 1 -20 -110
end_pin_group
pin name Y signal _323_ layer 1 120 -50
cell 196 INVX1:_1144_
left -80 right 80 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed1 layer 1 40 500
pin name A signal DATA_B[18] layer 1 -40 -270
pin name Y signal _324_ layer 1 40 0
cell 197 NAND2X1:_1145_
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -500
   equiv name twfeed1 layer 1 0 500
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed2 layer 1 80 500
pin_group
pin name SEL_B_8_bF$pin/A signal SEL_B_8_bF$buf3 layer 1 -80 -170
end_pin_group
pin name B signal _324_ layer 1 80 70
pin name Y signal _325_ layer 1 50 -340
cell 198 NAND3X1:_1146_
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name twfeed3 signal TW_PASS_THRU layer 1 120 -500
   equiv name twfeed3 layer 1 120 500
pin name A signal _322_ layer 1 -120 30
pin name B signal _323_ layer 1 -20 -50
pin name C signal _325_ layer 1 40 130
pin name Y signal _326_ layer 1 -40 340
cell 199 INVX1:_1147_
left -80 right 80 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed1 layer 1 40 500
pin name A signal DATA_B[26] layer 1 -40 -270
pin name Y signal _327_ layer 1 40 0
cell 200 NAND2X1:_1148_
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -500
   equiv name twfeed1 layer 1 0 500
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed2 layer 1 80 500
pin_group
pin name SEL_B_8_bF$pin/A signal SEL_B_8_bF$buf2 layer 1 -80 -170
end_pin_group
pin name B signal _327_ layer 1 80 70
pin name Y signal _328_ layer 1 50 -340
cell 201 OR2X2:_1149_
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name twfeed3 signal TW_PASS_THRU layer 1 120 -500
   equiv name twfeed3 layer 1 120 500
pin_group
pin name SEL_B_8_bF$pin/A signal SEL_B_8_bF$buf1 layer 1 -120 -270
end_pin_group
pin name B signal DATA_B[10] layer 1 -20 -110
pin name Y signal _329_ layer 1 120 -50
cell 202 NAND3X1:_1150_
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name twfeed3 signal TW_PASS_THRU layer 1 120 -500
   equiv name twfeed3 layer 1 120 500
pin name A signal SEL_B[7] layer 1 -120 30
pin name B signal _329_ layer 1 -20 -50
pin name C signal _328_ layer 1 40 130
pin name Y signal _330_ layer 1 -40 340
cell 203 NAND3X1:_1151_
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name twfeed3 signal TW_PASS_THRU layer 1 120 -500
   equiv name twfeed3 layer 1 120 500
pin name A signal _321_ layer 1 -120 30
pin name B signal _326_ layer 1 -20 -50
pin name C signal _330_ layer 1 40 130
pin name Y signal _331_ layer 1 -40 340
cell 204 OR2X2:_1152_
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name twfeed3 signal TW_PASS_THRU layer 1 120 -500
   equiv name twfeed3 layer 1 120 500
pin_group
pin name SEL_B_8_bF$pin/A signal SEL_B_8_bF$buf0 layer 1 -120 -270
end_pin_group
pin name B signal DATA_B[6] layer 1 -20 -110
pin name Y signal _332_ layer 1 120 -50
cell 205 INVX1:_1153_
left -80 right 80 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed1 layer 1 40 500
pin name A signal DATA_B[22] layer 1 -40 -270
pin name Y signal _333_ layer 1 40 0
cell 206 NAND2X1:_1154_
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -500
   equiv name twfeed1 layer 1 0 500
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed2 layer 1 80 500
pin_group
pin name SEL_B_8_bF$pin/A signal SEL_B_8_bF$buf4 layer 1 -80 -170
end_pin_group
pin name B signal _333_ layer 1 80 70
pin name Y signal _334_ layer 1 50 -340
cell 207 NAND3X1:_1155_
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name twfeed3 signal TW_PASS_THRU layer 1 120 -500
   equiv name twfeed3 layer 1 120 500
pin name A signal _322_ layer 1 -120 30
pin name B signal _332_ layer 1 -20 -50
pin name C signal _334_ layer 1 40 130
pin name Y signal _335_ layer 1 -40 340
cell 208 INVX1:_1156_
left -80 right 80 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed1 layer 1 40 500
pin name A signal DATA_B[14] layer 1 -40 -270
pin name Y signal _336_ layer 1 40 0
cell 209 NAND2X1:_1157_
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -500
   equiv name twfeed1 layer 1 0 500
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed2 layer 1 80 500
pin_group
pin name SEL_B_8_bF$pin/A signal SEL_B_8_bF$buf3 layer 1 -80 -170
end_pin_group
pin name B signal DATA_B[30] layer 1 80 70
pin name Y signal _337_ layer 1 50 -340
cell 210 OAI21X1:_1158_
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name twfeed3 signal TW_PASS_THRU layer 1 120 -500
   equiv name twfeed3 layer 1 120 500
pin name A signal _336_ layer 1 -80 -165
pin_group
pin name SEL_B_8_bF$pin/B signal SEL_B_8_bF$buf2 layer 1 -40 -70
end_pin_group
pin name C signal _337_ layer 1 80 150
pin name Y signal _338_ layer 1 25 -50
cell 211 NAND2X1:_1159_
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -500
   equiv name twfeed1 layer 1 0 500
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed2 layer 1 80 500
pin name A signal SEL_B[7] layer 1 -80 -170
pin name B signal _338_ layer 1 80 70
pin name Y signal _339_ layer 1 50 -340
cell 212 NAND3X1:_1160_
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name twfeed3 signal TW_PASS_THRU layer 1 120 -500
   equiv name twfeed3 layer 1 120 500
pin name A signal SEL_B[6] layer 1 -120 30
pin name B signal _335_ layer 1 -20 -50
pin name C signal _339_ layer 1 40 130
pin name Y signal _340_ layer 1 -40 340
cell 213 NAND3X1:_1161_
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name twfeed3 signal TW_PASS_THRU layer 1 120 -500
   equiv name twfeed3 layer 1 120 500
pin name A signal SEL_AB[2] layer 1 -120 30
pin name B signal _331_ layer 1 -20 -50
pin name C signal _340_ layer 1 40 130
pin name Y signal _341_ layer 1 -40 340
cell 214 AOI21X1:_1162_
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name twfeed3 signal TW_PASS_THRU layer 1 120 -500
   equiv name twfeed3 layer 1 120 500
pin name A signal _478_ layer 1 -80 -35
pin name B signal _341_ layer 1 -40 -130
pin name C signal _456_ layer 1 120 -250
pin name Y signal _320_[2] layer 1 40 -340
cell 215 OR2X2:_1163_
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name twfeed3 signal TW_PASS_THRU layer 1 120 -500
   equiv name twfeed3 layer 1 120 500
pin name A signal DATA_A[3] layer 1 -120 -270
pin_group
pin name SEL_A_8_bF$pin/B signal SEL_A_8_bF$buf1 layer 1 -20 -110
end_pin_group
pin name Y signal _342_ layer 1 120 -50
cell 216 INVX1:_1164_
left -80 right 80 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed1 layer 1 40 500
pin name A signal DATA_A[19] layer 1 -40 -270
pin name Y signal _343_ layer 1 40 0
cell 217 NAND2X1:_1165_
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -500
   equiv name twfeed1 layer 1 0 500
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed2 layer 1 80 500
pin_group
pin name SEL_A_8_bF$pin/A signal SEL_A_8_bF$buf0 layer 1 -80 -170
end_pin_group
pin name B signal _343_ layer 1 80 70
pin name Y signal _344_ layer 1 50 -340
cell 218 NAND3X1:_1166_
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name twfeed3 signal TW_PASS_THRU layer 1 120 -500
   equiv name twfeed3 layer 1 120 500
pin name A signal _459_ layer 1 -120 30
pin name B signal _342_ layer 1 -20 -50
pin name C signal _344_ layer 1 40 130
pin name Y signal _345_ layer 1 -40 340
cell 219 INVX1:_1167_
left -80 right 80 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed1 layer 1 40 500
pin name A signal DATA_A[27] layer 1 -40 -270
pin name Y signal _346_ layer 1 40 0
cell 220 NAND2X1:_1168_
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -500
   equiv name twfeed1 layer 1 0 500
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed2 layer 1 80 500
pin_group
pin name SEL_A_8_bF$pin/A signal SEL_A_8_bF$buf4 layer 1 -80 -170
end_pin_group
pin name B signal _346_ layer 1 80 70
pin name Y signal _347_ layer 1 50 -340
cell 221 OR2X2:_1169_
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name twfeed3 signal TW_PASS_THRU layer 1 120 -500
   equiv name twfeed3 layer 1 120 500
pin_group
pin name SEL_A_8_bF$pin/A signal SEL_A_8_bF$buf3 layer 1 -120 -270
end_pin_group
pin name B signal DATA_A[11] layer 1 -20 -110
pin name Y signal _348_ layer 1 120 -50
cell 222 NAND3X1:_1170_
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name twfeed3 signal TW_PASS_THRU layer 1 120 -500
   equiv name twfeed3 layer 1 120 500
pin name A signal SEL_A[7] layer 1 -120 30
pin name B signal _348_ layer 1 -20 -50
pin name C signal _347_ layer 1 40 130
pin name Y signal _349_ layer 1 -40 340
cell 223 NAND3X1:_1171_
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name twfeed3 signal TW_PASS_THRU layer 1 120 -500
   equiv name twfeed3 layer 1 120 500
pin name A signal _458_ layer 1 -120 30
pin name B signal _345_ layer 1 -20 -50
pin name C signal _349_ layer 1 40 130
pin name Y signal _350_ layer 1 -40 340
cell 224 OR2X2:_1172_
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name twfeed3 signal TW_PASS_THRU layer 1 120 -500
   equiv name twfeed3 layer 1 120 500
pin_group
pin name SEL_A_8_bF$pin/A signal SEL_A_8_bF$buf2 layer 1 -120 -270
end_pin_group
pin name B signal DATA_A[7] layer 1 -20 -110
pin name Y signal _351_ layer 1 120 -50
cell 225 INVX1:_1173_
left -80 right 80 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed1 layer 1 40 500
pin name A signal DATA_A[23] layer 1 -40 -270
pin name Y signal _352_ layer 1 40 0
cell 226 NAND2X1:_1174_
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -500
   equiv name twfeed1 layer 1 0 500
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed2 layer 1 80 500
pin_group
pin name SEL_A_8_bF$pin/A signal SEL_A_8_bF$buf1 layer 1 -80 -170
end_pin_group
pin name B signal _352_ layer 1 80 70
pin name Y signal _353_ layer 1 50 -340
cell 227 NAND3X1:_1175_
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name twfeed3 signal TW_PASS_THRU layer 1 120 -500
   equiv name twfeed3 layer 1 120 500
pin name A signal _459_ layer 1 -120 30
pin name B signal _351_ layer 1 -20 -50
pin name C signal _353_ layer 1 40 130
pin name Y signal _354_ layer 1 -40 340
cell 228 INVX1:_1176_
left -80 right 80 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed1 layer 1 40 500
pin name A signal DATA_A[15] layer 1 -40 -270
pin name Y signal _355_ layer 1 40 0
cell 229 NAND2X1:_1177_
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -500
   equiv name twfeed1 layer 1 0 500
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed2 layer 1 80 500
pin_group
pin name SEL_A_8_bF$pin/A signal SEL_A_8_bF$buf0 layer 1 -80 -170
end_pin_group
pin name B signal DATA_A[31] layer 1 80 70
pin name Y signal _356_ layer 1 50 -340
cell 230 OAI21X1:_1178_
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name twfeed3 signal TW_PASS_THRU layer 1 120 -500
   equiv name twfeed3 layer 1 120 500
pin name A signal _355_ layer 1 -80 -165
pin_group
pin name SEL_A_8_bF$pin/B signal SEL_A_8_bF$buf4 layer 1 -40 -70
end_pin_group
pin name C signal _356_ layer 1 80 150
pin name Y signal _357_ layer 1 25 -50
cell 231 NAND2X1:_1179_
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -500
   equiv name twfeed1 layer 1 0 500
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed2 layer 1 80 500
pin name A signal SEL_A[7] layer 1 -80 -170
pin name B signal _357_ layer 1 80 70
pin name Y signal _358_ layer 1 50 -340
cell 232 NAND3X1:_1180_
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name twfeed3 signal TW_PASS_THRU layer 1 120 -500
   equiv name twfeed3 layer 1 120 500
pin name A signal SEL_A[6] layer 1 -120 30
pin name B signal _354_ layer 1 -20 -50
pin name C signal _358_ layer 1 40 130
pin name Y signal _359_ layer 1 -40 340
cell 233 NAND3X1:_1181_
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name twfeed3 signal TW_PASS_THRU layer 1 120 -500
   equiv name twfeed3 layer 1 120 500
pin name A signal _457_ layer 1 -120 30
pin name B signal _350_ layer 1 -20 -50
pin name C signal _359_ layer 1 40 130
pin name Y signal _360_ layer 1 -40 340
cell 234 OR2X2:_1182_
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name twfeed3 signal TW_PASS_THRU layer 1 120 -500
   equiv name twfeed3 layer 1 120 500
pin_group
pin name SEL_B_8_bF$pin/A signal SEL_B_8_bF$buf1 layer 1 -120 -270
end_pin_group
pin name B signal DATA_B[7] layer 1 -20 -110
pin name Y signal _361_ layer 1 120 -50
cell 235 INVX1:_1183_
left -80 right 80 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed1 layer 1 40 500
pin name A signal DATA_B[23] layer 1 -40 -270
pin name Y signal _362_ layer 1 40 0
cell 236 NAND2X1:_1184_
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -500
   equiv name twfeed1 layer 1 0 500
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed2 layer 1 80 500
pin_group
pin name SEL_B_8_bF$pin/A signal SEL_B_8_bF$buf0 layer 1 -80 -170
end_pin_group
pin name B signal _362_ layer 1 80 70
pin name Y signal _363_ layer 1 50 -340
cell 237 NAND3X1:_1185_
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name twfeed3 signal TW_PASS_THRU layer 1 120 -500
   equiv name twfeed3 layer 1 120 500
pin name A signal _322_ layer 1 -120 30
pin name B signal _361_ layer 1 -20 -50
pin name C signal _363_ layer 1 40 130
pin name Y signal _364_ layer 1 -40 340
cell 238 INVX1:_1186_
left -80 right 80 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed1 layer 1 40 500
pin name A signal DATA_B[31] layer 1 -40 -270
pin name Y signal _365_ layer 1 40 0
cell 239 NAND2X1:_1187_
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -500
   equiv name twfeed1 layer 1 0 500
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed2 layer 1 80 500
pin_group
pin name SEL_B_8_bF$pin/A signal SEL_B_8_bF$buf4 layer 1 -80 -170
end_pin_group
pin name B signal _365_ layer 1 80 70
pin name Y signal _366_ layer 1 50 -340
cell 240 OR2X2:_1188_
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name twfeed3 signal TW_PASS_THRU layer 1 120 -500
   equiv name twfeed3 layer 1 120 500
pin_group
pin name SEL_B_8_bF$pin/A signal SEL_B_8_bF$buf3 layer 1 -120 -270
end_pin_group
pin name B signal DATA_B[15] layer 1 -20 -110
pin name Y signal _367_ layer 1 120 -50
cell 241 NAND3X1:_1189_
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name twfeed3 signal TW_PASS_THRU layer 1 120 -500
   equiv name twfeed3 layer 1 120 500
pin name A signal SEL_B[7] layer 1 -120 30
pin name B signal _367_ layer 1 -20 -50
pin name C signal _366_ layer 1 40 130
pin name Y signal _368_ layer 1 -40 340
cell 242 NAND3X1:_1190_
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name twfeed3 signal TW_PASS_THRU layer 1 120 -500
   equiv name twfeed3 layer 1 120 500
pin name A signal SEL_B[6] layer 1 -120 30
pin name B signal _364_ layer 1 -20 -50
pin name C signal _368_ layer 1 40 130
pin name Y signal _369_ layer 1 -40 340
cell 243 OR2X2:_1191_
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name twfeed3 signal TW_PASS_THRU layer 1 120 -500
   equiv name twfeed3 layer 1 120 500
pin_group
pin name SEL_B_8_bF$pin/A signal SEL_B_8_bF$buf2 layer 1 -120 -270
end_pin_group
pin name B signal DATA_B[3] layer 1 -20 -110
pin name Y signal _370_ layer 1 120 -50
cell 244 INVX1:_1192_
left -80 right 80 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed1 layer 1 40 500
pin name A signal DATA_B[19] layer 1 -40 -270
pin name Y signal _371_ layer 1 40 0
cell 245 NAND2X1:_1193_
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -500
   equiv name twfeed1 layer 1 0 500
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed2 layer 1 80 500
pin_group
pin name SEL_B_8_bF$pin/A signal SEL_B_8_bF$buf1 layer 1 -80 -170
end_pin_group
pin name B signal _371_ layer 1 80 70
pin name Y signal _372_ layer 1 50 -340
cell 246 NAND3X1:_1194_
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name twfeed3 signal TW_PASS_THRU layer 1 120 -500
   equiv name twfeed3 layer 1 120 500
pin name A signal _322_ layer 1 -120 30
pin name B signal _370_ layer 1 -20 -50
pin name C signal _372_ layer 1 40 130
pin name Y signal _373_ layer 1 -40 340
cell 247 INVX1:_1195_
left -80 right 80 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed1 layer 1 40 500
pin name A signal DATA_B[11] layer 1 -40 -270
pin name Y signal _374_ layer 1 40 0
cell 248 NAND2X1:_1196_
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -500
   equiv name twfeed1 layer 1 0 500
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed2 layer 1 80 500
pin_group
pin name SEL_B_8_bF$pin/A signal SEL_B_8_bF$buf0 layer 1 -80 -170
end_pin_group
pin name B signal DATA_B[27] layer 1 80 70
pin name Y signal _375_ layer 1 50 -340
cell 249 OAI21X1:_1197_
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name twfeed3 signal TW_PASS_THRU layer 1 120 -500
   equiv name twfeed3 layer 1 120 500
pin name A signal _374_ layer 1 -80 -165
pin_group
pin name SEL_B_8_bF$pin/B signal SEL_B_8_bF$buf4 layer 1 -40 -70
end_pin_group
pin name C signal _375_ layer 1 80 150
pin name Y signal _376_ layer 1 25 -50
cell 250 NAND2X1:_1198_
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -500
   equiv name twfeed1 layer 1 0 500
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed2 layer 1 80 500
pin name A signal SEL_B[7] layer 1 -80 -170
pin name B signal _376_ layer 1 80 70
pin name Y signal _377_ layer 1 50 -340
cell 251 NAND3X1:_1199_
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name twfeed3 signal TW_PASS_THRU layer 1 120 -500
   equiv name twfeed3 layer 1 120 500
pin name A signal _321_ layer 1 -120 30
pin name B signal _373_ layer 1 -20 -50
pin name C signal _377_ layer 1 40 130
pin name Y signal _378_ layer 1 -40 340
cell 252 NAND3X1:_1200_
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name twfeed3 signal TW_PASS_THRU layer 1 120 -500
   equiv name twfeed3 layer 1 120 500
pin name A signal SEL_AB[2] layer 1 -120 30
pin name B signal _369_ layer 1 -20 -50
pin name C signal _378_ layer 1 40 130
pin name Y signal _379_ layer 1 -40 340
cell 253 AOI21X1:_1201_
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name twfeed3 signal TW_PASS_THRU layer 1 120 -500
   equiv name twfeed3 layer 1 120 500
pin name A signal _360_ layer 1 -80 -35
pin name B signal _379_ layer 1 -40 -130
pin name C signal _456_ layer 1 120 -250
pin name Y signal _320_[3] layer 1 40 -340
cell 254 OR2X2:_1202_
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name twfeed3 signal TW_PASS_THRU layer 1 120 -500
   equiv name twfeed3 layer 1 120 500
pin_group
pin name SEL_A_8_bF$pin/A signal SEL_A_8_bF$buf3 layer 1 -120 -270
end_pin_group
pin name B signal DATA_A[0] layer 1 -20 -110
pin name Y signal _380_ layer 1 120 -50
cell 255 INVX1:_1203_
left -80 right 80 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed1 layer 1 40 500
pin name A signal DATA_A[16] layer 1 -40 -270
pin name Y signal _381_ layer 1 40 0
cell 256 NAND2X1:_1204_
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -500
   equiv name twfeed1 layer 1 0 500
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed2 layer 1 80 500
pin_group
pin name SEL_A_8_bF$pin/A signal SEL_A_8_bF$buf2 layer 1 -80 -170
end_pin_group
pin name B signal _381_ layer 1 80 70
pin name Y signal _382_ layer 1 50 -340
cell 257 NAND3X1:_1205_
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name twfeed3 signal TW_PASS_THRU layer 1 120 -500
   equiv name twfeed3 layer 1 120 500
pin name A signal _459_ layer 1 -120 30
pin name B signal _380_ layer 1 -20 -50
pin name C signal _382_ layer 1 40 130
pin name Y signal _383_ layer 1 -40 340
cell 258 INVX1:_1206_
left -80 right 80 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed1 layer 1 40 500
pin name A signal DATA_A[24] layer 1 -40 -270
pin name Y signal _384_ layer 1 40 0
cell 259 NAND2X1:_1207_
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -500
   equiv name twfeed1 layer 1 0 500
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed2 layer 1 80 500
pin_group
pin name SEL_A_8_bF$pin/A signal SEL_A_8_bF$buf1 layer 1 -80 -170
end_pin_group
pin name B signal _384_ layer 1 80 70
pin name Y signal _385_ layer 1 50 -340
cell 260 OR2X2:_1208_
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name twfeed3 signal TW_PASS_THRU layer 1 120 -500
   equiv name twfeed3 layer 1 120 500
pin_group
pin name SEL_A_8_bF$pin/A signal SEL_A_8_bF$buf0 layer 1 -120 -270
end_pin_group
pin name B signal DATA_A[8] layer 1 -20 -110
pin name Y signal _386_ layer 1 120 -50
cell 261 NAND3X1:_1209_
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name twfeed3 signal TW_PASS_THRU layer 1 120 -500
   equiv name twfeed3 layer 1 120 500
pin name A signal SEL_A[7] layer 1 -120 30
pin name B signal _386_ layer 1 -20 -50
pin name C signal _385_ layer 1 40 130
pin name Y signal _387_ layer 1 -40 340
cell 262 NAND3X1:_1210_
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name twfeed3 signal TW_PASS_THRU layer 1 120 -500
   equiv name twfeed3 layer 1 120 500
pin name A signal _458_ layer 1 -120 30
pin name B signal _383_ layer 1 -20 -50
pin name C signal _387_ layer 1 40 130
pin name Y signal _388_ layer 1 -40 340
cell 263 OR2X2:_1211_
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name twfeed3 signal TW_PASS_THRU layer 1 120 -500
   equiv name twfeed3 layer 1 120 500
pin_group
pin name SEL_A_8_bF$pin/A signal SEL_A_8_bF$buf4 layer 1 -120 -270
end_pin_group
pin name B signal DATA_A[4] layer 1 -20 -110
pin name Y signal _389_ layer 1 120 -50
cell 264 INVX1:_1212_
left -80 right 80 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed1 layer 1 40 500
pin name A signal DATA_A[20] layer 1 -40 -270
pin name Y signal _390_ layer 1 40 0
cell 265 NAND2X1:_1213_
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -500
   equiv name twfeed1 layer 1 0 500
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed2 layer 1 80 500
pin_group
pin name SEL_A_8_bF$pin/A signal SEL_A_8_bF$buf3 layer 1 -80 -170
end_pin_group
pin name B signal _390_ layer 1 80 70
pin name Y signal _391_ layer 1 50 -340
cell 266 NAND3X1:_1214_
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name twfeed3 signal TW_PASS_THRU layer 1 120 -500
   equiv name twfeed3 layer 1 120 500
pin name A signal _459_ layer 1 -120 30
pin name B signal _389_ layer 1 -20 -50
pin name C signal _391_ layer 1 40 130
pin name Y signal _392_ layer 1 -40 340
cell 267 INVX1:_1215_
left -80 right 80 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed1 layer 1 40 500
pin name A signal DATA_A[12] layer 1 -40 -270
pin name Y signal _393_ layer 1 40 0
cell 268 NAND2X1:_1216_
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -500
   equiv name twfeed1 layer 1 0 500
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed2 layer 1 80 500
pin_group
pin name SEL_A_8_bF$pin/A signal SEL_A_8_bF$buf2 layer 1 -80 -170
end_pin_group
pin name B signal DATA_A[28] layer 1 80 70
pin name Y signal _394_ layer 1 50 -340
cell 269 OAI21X1:_1217_
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name twfeed3 signal TW_PASS_THRU layer 1 120 -500
   equiv name twfeed3 layer 1 120 500
pin name A signal _393_ layer 1 -80 -165
pin_group
pin name SEL_A_8_bF$pin/B signal SEL_A_8_bF$buf1 layer 1 -40 -70
end_pin_group
pin name C signal _394_ layer 1 80 150
pin name Y signal _395_ layer 1 25 -50
cell 270 NAND2X1:_1218_
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -500
   equiv name twfeed1 layer 1 0 500
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed2 layer 1 80 500
pin name A signal SEL_A[7] layer 1 -80 -170
pin name B signal _395_ layer 1 80 70
pin name Y signal _396_ layer 1 50 -340
cell 271 NAND3X1:_1219_
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name twfeed3 signal TW_PASS_THRU layer 1 120 -500
   equiv name twfeed3 layer 1 120 500
pin name A signal SEL_A[6] layer 1 -120 30
pin name B signal _392_ layer 1 -20 -50
pin name C signal _396_ layer 1 40 130
pin name Y signal _397_ layer 1 -40 340
cell 272 NAND3X1:_1220_
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name twfeed3 signal TW_PASS_THRU layer 1 120 -500
   equiv name twfeed3 layer 1 120 500
pin name A signal _457_ layer 1 -120 30
pin name B signal _388_ layer 1 -20 -50
pin name C signal _397_ layer 1 40 130
pin name Y signal _398_ layer 1 -40 340
cell 273 OR2X2:_1221_
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name twfeed3 signal TW_PASS_THRU layer 1 120 -500
   equiv name twfeed3 layer 1 120 500
pin_group
pin name SEL_B_8_bF$pin/A signal SEL_B_8_bF$buf3 layer 1 -120 -270
end_pin_group
pin name B signal DATA_B[4] layer 1 -20 -110
pin name Y signal _399_ layer 1 120 -50
cell 274 INVX1:_1222_
left -80 right 80 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed1 layer 1 40 500
pin name A signal DATA_B[20] layer 1 -40 -270
pin name Y signal _400_ layer 1 40 0
cell 275 NAND2X1:_1223_
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -500
   equiv name twfeed1 layer 1 0 500
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed2 layer 1 80 500
pin_group
pin name SEL_B_8_bF$pin/A signal SEL_B_8_bF$buf2 layer 1 -80 -170
end_pin_group
pin name B signal _400_ layer 1 80 70
pin name Y signal _401_ layer 1 50 -340
cell 276 NAND3X1:_1224_
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name twfeed3 signal TW_PASS_THRU layer 1 120 -500
   equiv name twfeed3 layer 1 120 500
pin name A signal _322_ layer 1 -120 30
pin name B signal _399_ layer 1 -20 -50
pin name C signal _401_ layer 1 40 130
pin name Y signal _402_ layer 1 -40 340
cell 277 INVX1:_1225_
left -80 right 80 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed1 layer 1 40 500
pin name A signal DATA_B[28] layer 1 -40 -270
pin name Y signal _403_ layer 1 40 0
cell 278 NAND2X1:_1226_
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -500
   equiv name twfeed1 layer 1 0 500
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed2 layer 1 80 500
pin_group
pin name SEL_B_8_bF$pin/A signal SEL_B_8_bF$buf1 layer 1 -80 -170
end_pin_group
pin name B signal _403_ layer 1 80 70
pin name Y signal _404_ layer 1 50 -340
cell 279 OR2X2:_1227_
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name twfeed3 signal TW_PASS_THRU layer 1 120 -500
   equiv name twfeed3 layer 1 120 500
pin_group
pin name SEL_B_8_bF$pin/A signal SEL_B_8_bF$buf0 layer 1 -120 -270
end_pin_group
pin name B signal DATA_B[12] layer 1 -20 -110
pin name Y signal _405_ layer 1 120 -50
cell 280 NAND3X1:_1228_
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name twfeed3 signal TW_PASS_THRU layer 1 120 -500
   equiv name twfeed3 layer 1 120 500
pin name A signal SEL_B[7] layer 1 -120 30
pin name B signal _405_ layer 1 -20 -50
pin name C signal _404_ layer 1 40 130
pin name Y signal _406_ layer 1 -40 340
cell 281 NAND3X1:_1229_
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name twfeed3 signal TW_PASS_THRU layer 1 120 -500
   equiv name twfeed3 layer 1 120 500
pin name A signal SEL_B[6] layer 1 -120 30
pin name B signal _402_ layer 1 -20 -50
pin name C signal _406_ layer 1 40 130
pin name Y signal _407_ layer 1 -40 340
cell 282 OR2X2:_1230_
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name twfeed3 signal TW_PASS_THRU layer 1 120 -500
   equiv name twfeed3 layer 1 120 500
pin_group
pin name SEL_B_8_bF$pin/A signal SEL_B_8_bF$buf4 layer 1 -120 -270
end_pin_group
pin name B signal DATA_B[0] layer 1 -20 -110
pin name Y signal _408_ layer 1 120 -50
cell 283 INVX1:_1231_
left -80 right 80 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed1 layer 1 40 500
pin name A signal DATA_B[16] layer 1 -40 -270
pin name Y signal _409_ layer 1 40 0
cell 284 NAND2X1:_1232_
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -500
   equiv name twfeed1 layer 1 0 500
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed2 layer 1 80 500
pin_group
pin name SEL_B_8_bF$pin/A signal SEL_B_8_bF$buf3 layer 1 -80 -170
end_pin_group
pin name B signal _409_ layer 1 80 70
pin name Y signal _410_ layer 1 50 -340
cell 285 NAND3X1:_1233_
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name twfeed3 signal TW_PASS_THRU layer 1 120 -500
   equiv name twfeed3 layer 1 120 500
pin name A signal _322_ layer 1 -120 30
pin name B signal _408_ layer 1 -20 -50
pin name C signal _410_ layer 1 40 130
pin name Y signal _411_ layer 1 -40 340
cell 286 INVX1:_1234_
left -80 right 80 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed1 layer 1 40 500
pin name A signal DATA_B[8] layer 1 -40 -270
pin name Y signal _412_ layer 1 40 0
cell 287 NAND2X1:_1235_
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -500
   equiv name twfeed1 layer 1 0 500
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed2 layer 1 80 500
pin_group
pin name SEL_B_8_bF$pin/A signal SEL_B_8_bF$buf2 layer 1 -80 -170
end_pin_group
pin name B signal DATA_B[24] layer 1 80 70
pin name Y signal _413_ layer 1 50 -340
cell 288 OAI21X1:_1236_
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name twfeed3 signal TW_PASS_THRU layer 1 120 -500
   equiv name twfeed3 layer 1 120 500
pin name A signal _412_ layer 1 -80 -165
pin_group
pin name SEL_B_8_bF$pin/B signal SEL_B_8_bF$buf1 layer 1 -40 -70
end_pin_group
pin name C signal _413_ layer 1 80 150
pin name Y signal _414_ layer 1 25 -50
cell 289 NAND2X1:_1237_
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -500
   equiv name twfeed1 layer 1 0 500
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed2 layer 1 80 500
pin name A signal SEL_B[7] layer 1 -80 -170
pin name B signal _414_ layer 1 80 70
pin name Y signal _415_ layer 1 50 -340
cell 290 NAND3X1:_1238_
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name twfeed3 signal TW_PASS_THRU layer 1 120 -500
   equiv name twfeed3 layer 1 120 500
pin name A signal _321_ layer 1 -120 30
pin name B signal _411_ layer 1 -20 -50
pin name C signal _415_ layer 1 40 130
pin name Y signal _416_ layer 1 -40 340
cell 291 NAND3X1:_1239_
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name twfeed3 signal TW_PASS_THRU layer 1 120 -500
   equiv name twfeed3 layer 1 120 500
pin name A signal SEL_AB[2] layer 1 -120 30
pin name B signal _407_ layer 1 -20 -50
pin name C signal _416_ layer 1 40 130
pin name Y signal _417_ layer 1 -40 340
cell 292 AOI21X1:_1240_
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name twfeed3 signal TW_PASS_THRU layer 1 120 -500
   equiv name twfeed3 layer 1 120 500
pin name A signal _398_ layer 1 -80 -35
pin name B signal _417_ layer 1 -40 -130
pin name C signal _456_ layer 1 120 -250
pin name Y signal _320_[0] layer 1 40 -340
cell 293 OR2X2:_1241_
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name twfeed3 signal TW_PASS_THRU layer 1 120 -500
   equiv name twfeed3 layer 1 120 500
pin_group
pin name SEL_A_8_bF$pin/A signal SEL_A_8_bF$buf0 layer 1 -120 -270
end_pin_group
pin name B signal DATA_A[1] layer 1 -20 -110
pin name Y signal _418_ layer 1 120 -50
cell 294 INVX1:_1242_
left -80 right 80 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed1 layer 1 40 500
pin name A signal DATA_A[17] layer 1 -40 -270
pin name Y signal _419_ layer 1 40 0
cell 295 NAND2X1:_1243_
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -500
   equiv name twfeed1 layer 1 0 500
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed2 layer 1 80 500
pin_group
pin name SEL_A_8_bF$pin/A signal SEL_A_8_bF$buf4 layer 1 -80 -170
end_pin_group
pin name B signal _419_ layer 1 80 70
pin name Y signal _420_ layer 1 50 -340
cell 296 NAND3X1:_1244_
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name twfeed3 signal TW_PASS_THRU layer 1 120 -500
   equiv name twfeed3 layer 1 120 500
pin name A signal _459_ layer 1 -120 30
pin name B signal _418_ layer 1 -20 -50
pin name C signal _420_ layer 1 40 130
pin name Y signal _421_ layer 1 -40 340
cell 297 INVX1:_1245_
left -80 right 80 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed1 layer 1 40 500
pin name A signal DATA_A[25] layer 1 -40 -270
pin name Y signal _422_ layer 1 40 0
cell 298 NAND2X1:_1246_
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -500
   equiv name twfeed1 layer 1 0 500
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed2 layer 1 80 500
pin_group
pin name SEL_A_8_bF$pin/A signal SEL_A_8_bF$buf3 layer 1 -80 -170
end_pin_group
pin name B signal _422_ layer 1 80 70
pin name Y signal _423_ layer 1 50 -340
cell 299 OR2X2:_1247_
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name twfeed3 signal TW_PASS_THRU layer 1 120 -500
   equiv name twfeed3 layer 1 120 500
pin_group
pin name SEL_A_8_bF$pin/A signal SEL_A_8_bF$buf2 layer 1 -120 -270
end_pin_group
pin name B signal DATA_A[9] layer 1 -20 -110
pin name Y signal _424_ layer 1 120 -50
cell 300 NAND3X1:_1248_
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name twfeed3 signal TW_PASS_THRU layer 1 120 -500
   equiv name twfeed3 layer 1 120 500
pin name A signal SEL_A[7] layer 1 -120 30
pin name B signal _424_ layer 1 -20 -50
pin name C signal _423_ layer 1 40 130
pin name Y signal _425_ layer 1 -40 340
cell 301 NAND3X1:_1249_
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name twfeed3 signal TW_PASS_THRU layer 1 120 -500
   equiv name twfeed3 layer 1 120 500
pin name A signal _458_ layer 1 -120 30
pin name B signal _421_ layer 1 -20 -50
pin name C signal _425_ layer 1 40 130
pin name Y signal _426_ layer 1 -40 340
cell 302 OR2X2:_1250_
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name twfeed3 signal TW_PASS_THRU layer 1 120 -500
   equiv name twfeed3 layer 1 120 500
pin_group
pin name SEL_A_8_bF$pin/A signal SEL_A_8_bF$buf1 layer 1 -120 -270
end_pin_group
pin name B signal DATA_A[5] layer 1 -20 -110
pin name Y signal _427_ layer 1 120 -50
cell 303 INVX1:_1251_
left -80 right 80 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed1 layer 1 40 500
pin name A signal DATA_A[21] layer 1 -40 -270
pin name Y signal _428_ layer 1 40 0
cell 304 NAND2X1:_1252_
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -500
   equiv name twfeed1 layer 1 0 500
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed2 layer 1 80 500
pin_group
pin name SEL_A_8_bF$pin/A signal SEL_A_8_bF$buf0 layer 1 -80 -170
end_pin_group
pin name B signal _428_ layer 1 80 70
pin name Y signal _429_ layer 1 50 -340
cell 305 NAND3X1:_1253_
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name twfeed3 signal TW_PASS_THRU layer 1 120 -500
   equiv name twfeed3 layer 1 120 500
pin name A signal _459_ layer 1 -120 30
pin name B signal _427_ layer 1 -20 -50
pin name C signal _429_ layer 1 40 130
pin name Y signal _430_ layer 1 -40 340
cell 306 INVX1:_1254_
left -80 right 80 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed1 layer 1 40 500
pin name A signal DATA_A[13] layer 1 -40 -270
pin name Y signal _431_ layer 1 40 0
cell 307 NAND2X1:_1255_
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -500
   equiv name twfeed1 layer 1 0 500
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed2 layer 1 80 500
pin_group
pin name SEL_A_8_bF$pin/A signal SEL_A_8_bF$buf4 layer 1 -80 -170
end_pin_group
pin name B signal DATA_A[29] layer 1 80 70
pin name Y signal _432_ layer 1 50 -340
cell 308 OAI21X1:_1256_
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name twfeed3 signal TW_PASS_THRU layer 1 120 -500
   equiv name twfeed3 layer 1 120 500
pin name A signal _431_ layer 1 -80 -165
pin_group
pin name SEL_A_8_bF$pin/B signal SEL_A_8_bF$buf3 layer 1 -40 -70
end_pin_group
pin name C signal _432_ layer 1 80 150
pin name Y signal _433_ layer 1 25 -50
cell 309 NAND2X1:_1257_
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -500
   equiv name twfeed1 layer 1 0 500
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed2 layer 1 80 500
pin name A signal SEL_A[7] layer 1 -80 -170
pin name B signal _433_ layer 1 80 70
pin name Y signal _434_ layer 1 50 -340
cell 310 NAND3X1:_1258_
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name twfeed3 signal TW_PASS_THRU layer 1 120 -500
   equiv name twfeed3 layer 1 120 500
pin name A signal SEL_A[6] layer 1 -120 30
pin name B signal _430_ layer 1 -20 -50
pin name C signal _434_ layer 1 40 130
pin name Y signal _435_ layer 1 -40 340
cell 311 NAND3X1:_1259_
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name twfeed3 signal TW_PASS_THRU layer 1 120 -500
   equiv name twfeed3 layer 1 120 500
pin name A signal _457_ layer 1 -120 30
pin name B signal _426_ layer 1 -20 -50
pin name C signal _435_ layer 1 40 130
pin name Y signal _436_ layer 1 -40 340
cell 312 OR2X2:_1260_
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name twfeed3 signal TW_PASS_THRU layer 1 120 -500
   equiv name twfeed3 layer 1 120 500
pin_group
pin name SEL_B_8_bF$pin/A signal SEL_B_8_bF$buf0 layer 1 -120 -270
end_pin_group
pin name B signal DATA_B[5] layer 1 -20 -110
pin name Y signal _437_ layer 1 120 -50
cell 313 INVX1:_1261_
left -80 right 80 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed1 layer 1 40 500
pin name A signal DATA_B[21] layer 1 -40 -270
pin name Y signal _438_ layer 1 40 0
cell 314 NAND2X1:_1262_
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -500
   equiv name twfeed1 layer 1 0 500
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed2 layer 1 80 500
pin_group
pin name SEL_B_8_bF$pin/A signal SEL_B_8_bF$buf4 layer 1 -80 -170
end_pin_group
pin name B signal _438_ layer 1 80 70
pin name Y signal _439_ layer 1 50 -340
cell 315 NAND3X1:_1263_
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name twfeed3 signal TW_PASS_THRU layer 1 120 -500
   equiv name twfeed3 layer 1 120 500
pin name A signal _322_ layer 1 -120 30
pin name B signal _437_ layer 1 -20 -50
pin name C signal _439_ layer 1 40 130
pin name Y signal _440_ layer 1 -40 340
cell 316 INVX1:_1264_
left -80 right 80 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed1 layer 1 40 500
pin name A signal DATA_B[29] layer 1 -40 -270
pin name Y signal _441_ layer 1 40 0
cell 317 NAND2X1:_1265_
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -500
   equiv name twfeed1 layer 1 0 500
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed2 layer 1 80 500
pin_group
pin name SEL_B_8_bF$pin/A signal SEL_B_8_bF$buf3 layer 1 -80 -170
end_pin_group
pin name B signal _441_ layer 1 80 70
pin name Y signal _442_ layer 1 50 -340
cell 318 OR2X2:_1266_
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name twfeed3 signal TW_PASS_THRU layer 1 120 -500
   equiv name twfeed3 layer 1 120 500
pin_group
pin name SEL_B_8_bF$pin/A signal SEL_B_8_bF$buf2 layer 1 -120 -270
end_pin_group
pin name B signal DATA_B[13] layer 1 -20 -110
pin name Y signal _443_ layer 1 120 -50
cell 319 NAND3X1:_1267_
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name twfeed3 signal TW_PASS_THRU layer 1 120 -500
   equiv name twfeed3 layer 1 120 500
pin name A signal SEL_B[7] layer 1 -120 30
pin name B signal _443_ layer 1 -20 -50
pin name C signal _442_ layer 1 40 130
pin name Y signal _444_ layer 1 -40 340
cell 320 NAND3X1:_1268_
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name twfeed3 signal TW_PASS_THRU layer 1 120 -500
   equiv name twfeed3 layer 1 120 500
pin name A signal SEL_B[6] layer 1 -120 30
pin name B signal _440_ layer 1 -20 -50
pin name C signal _444_ layer 1 40 130
pin name Y signal _445_ layer 1 -40 340
cell 321 OR2X2:_1269_
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name twfeed3 signal TW_PASS_THRU layer 1 120 -500
   equiv name twfeed3 layer 1 120 500
pin_group
pin name SEL_B_8_bF$pin/A signal SEL_B_8_bF$buf1 layer 1 -120 -270
end_pin_group
pin name B signal DATA_B[1] layer 1 -20 -110
pin name Y signal _446_ layer 1 120 -50
cell 322 INVX1:_1270_
left -80 right 80 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed1 layer 1 40 500
pin name A signal DATA_B[17] layer 1 -40 -270
pin name Y signal _447_ layer 1 40 0
cell 323 NAND2X1:_1271_
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -500
   equiv name twfeed1 layer 1 0 500
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed2 layer 1 80 500
pin_group
pin name SEL_B_8_bF$pin/A signal SEL_B_8_bF$buf0 layer 1 -80 -170
end_pin_group
pin name B signal _447_ layer 1 80 70
pin name Y signal _448_ layer 1 50 -340
cell 324 NAND3X1:_1272_
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name twfeed3 signal TW_PASS_THRU layer 1 120 -500
   equiv name twfeed3 layer 1 120 500
pin name A signal _322_ layer 1 -120 30
pin name B signal _446_ layer 1 -20 -50
pin name C signal _448_ layer 1 40 130
pin name Y signal _449_ layer 1 -40 340
cell 325 INVX1:_1273_
left -80 right 80 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed1 layer 1 40 500
pin name A signal DATA_B[9] layer 1 -40 -270
pin name Y signal _450_ layer 1 40 0
cell 326 NAND2X1:_1274_
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -500
   equiv name twfeed1 layer 1 0 500
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed2 layer 1 80 500
pin_group
pin name SEL_B_8_bF$pin/A signal SEL_B_8_bF$buf4 layer 1 -80 -170
end_pin_group
pin name B signal DATA_B[25] layer 1 80 70
pin name Y signal _451_ layer 1 50 -340
cell 327 OAI21X1:_1275_
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name twfeed3 signal TW_PASS_THRU layer 1 120 -500
   equiv name twfeed3 layer 1 120 500
pin name A signal _450_ layer 1 -80 -165
pin_group
pin name SEL_B_8_bF$pin/B signal SEL_B_8_bF$buf3 layer 1 -40 -70
end_pin_group
pin name C signal _451_ layer 1 80 150
pin name Y signal _452_ layer 1 25 -50
cell 328 NAND2X1:_1276_
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -500
   equiv name twfeed1 layer 1 0 500
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed2 layer 1 80 500
pin name A signal SEL_B[7] layer 1 -80 -170
pin name B signal _452_ layer 1 80 70
pin name Y signal _453_ layer 1 50 -340
cell 329 NAND3X1:_1277_
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name twfeed3 signal TW_PASS_THRU layer 1 120 -500
   equiv name twfeed3 layer 1 120 500
pin name A signal _321_ layer 1 -120 30
pin name B signal _449_ layer 1 -20 -50
pin name C signal _453_ layer 1 40 130
pin name Y signal _454_ layer 1 -40 340
cell 330 NAND3X1:_1278_
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name twfeed3 signal TW_PASS_THRU layer 1 120 -500
   equiv name twfeed3 layer 1 120 500
pin name A signal SEL_AB[2] layer 1 -120 30
pin name B signal _445_ layer 1 -20 -50
pin name C signal _454_ layer 1 40 130
pin name Y signal _455_ layer 1 -40 340
cell 331 AOI21X1:_1279_
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name twfeed3 signal TW_PASS_THRU layer 1 120 -500
   equiv name twfeed3 layer 1 120 500
pin name A signal _436_ layer 1 -80 -35
pin name B signal _455_ layer 1 -40 -130
pin name C signal _456_ layer 1 120 -250
pin name Y signal _320_[1] layer 1 40 -340
cell 332 DFFPOSX1:_1280_
left -480 right 480 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -360 -500
   equiv name twfeed1 layer 1 -360 500
pin name twfeed2 signal TW_PASS_THRU layer 1 -280 -500
   equiv name twfeed2 layer 1 -280 500
pin name twfeed3 signal TW_PASS_THRU layer 1 -200 -500
   equiv name twfeed3 layer 1 -200 500
pin name twfeed4 signal TW_PASS_THRU layer 1 -120 -500
   equiv name twfeed4 layer 1 -120 500
pin name twfeed5 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed5 layer 1 -40 500
pin name twfeed6 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed6 layer 1 40 500
pin name twfeed7 signal TW_PASS_THRU layer 1 120 -500
   equiv name twfeed7 layer 1 120 500
pin name twfeed8 signal TW_PASS_THRU layer 1 200 -500
   equiv name twfeed8 layer 1 200 500
pin name twfeed9 signal TW_PASS_THRU layer 1 280 -500
   equiv name twfeed9 layer 1 280 500
pin name twfeed10 signal TW_PASS_THRU layer 1 360 -500
   equiv name twfeed10 layer 1 360 500
pin name twfeed11 signal TW_PASS_THRU layer 1 440 -500
   equiv name twfeed11 layer 1 440 500
pin_group
pin name CLK_bF$pin/CLK signal CLK_bF$buf1 layer 1 -250 -140
end_pin_group
pin name D signal _320_[0] layer 1 -225 -55
pin name Q signal NIBBLES[8] layer 1 290 -210
cell 333 DFFPOSX1:_1281_
left -480 right 480 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -360 -500
   equiv name twfeed1 layer 1 -360 500
pin name twfeed2 signal TW_PASS_THRU layer 1 -280 -500
   equiv name twfeed2 layer 1 -280 500
pin name twfeed3 signal TW_PASS_THRU layer 1 -200 -500
   equiv name twfeed3 layer 1 -200 500
pin name twfeed4 signal TW_PASS_THRU layer 1 -120 -500
   equiv name twfeed4 layer 1 -120 500
pin name twfeed5 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed5 layer 1 -40 500
pin name twfeed6 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed6 layer 1 40 500
pin name twfeed7 signal TW_PASS_THRU layer 1 120 -500
   equiv name twfeed7 layer 1 120 500
pin name twfeed8 signal TW_PASS_THRU layer 1 200 -500
   equiv name twfeed8 layer 1 200 500
pin name twfeed9 signal TW_PASS_THRU layer 1 280 -500
   equiv name twfeed9 layer 1 280 500
pin name twfeed10 signal TW_PASS_THRU layer 1 360 -500
   equiv name twfeed10 layer 1 360 500
pin name twfeed11 signal TW_PASS_THRU layer 1 440 -500
   equiv name twfeed11 layer 1 440 500
pin_group
pin name CLK_bF$pin/CLK signal CLK_bF$buf0 layer 1 -250 -140
end_pin_group
pin name D signal _320_[1] layer 1 -225 -55
pin name Q signal NIBBLES[9] layer 1 290 -210
cell 334 DFFPOSX1:_1282_
left -480 right 480 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -360 -500
   equiv name twfeed1 layer 1 -360 500
pin name twfeed2 signal TW_PASS_THRU layer 1 -280 -500
   equiv name twfeed2 layer 1 -280 500
pin name twfeed3 signal TW_PASS_THRU layer 1 -200 -500
   equiv name twfeed3 layer 1 -200 500
pin name twfeed4 signal TW_PASS_THRU layer 1 -120 -500
   equiv name twfeed4 layer 1 -120 500
pin name twfeed5 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed5 layer 1 -40 500
pin name twfeed6 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed6 layer 1 40 500
pin name twfeed7 signal TW_PASS_THRU layer 1 120 -500
   equiv name twfeed7 layer 1 120 500
pin name twfeed8 signal TW_PASS_THRU layer 1 200 -500
   equiv name twfeed8 layer 1 200 500
pin name twfeed9 signal TW_PASS_THRU layer 1 280 -500
   equiv name twfeed9 layer 1 280 500
pin name twfeed10 signal TW_PASS_THRU layer 1 360 -500
   equiv name twfeed10 layer 1 360 500
pin name twfeed11 signal TW_PASS_THRU layer 1 440 -500
   equiv name twfeed11 layer 1 440 500
pin_group
pin name CLK_bF$pin/CLK signal CLK_bF$buf5 layer 1 -250 -140
end_pin_group
pin name D signal _320_[2] layer 1 -225 -55
pin name Q signal NIBBLES[10] layer 1 290 -210
cell 335 DFFPOSX1:_1283_
left -480 right 480 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -360 -500
   equiv name twfeed1 layer 1 -360 500
pin name twfeed2 signal TW_PASS_THRU layer 1 -280 -500
   equiv name twfeed2 layer 1 -280 500
pin name twfeed3 signal TW_PASS_THRU layer 1 -200 -500
   equiv name twfeed3 layer 1 -200 500
pin name twfeed4 signal TW_PASS_THRU layer 1 -120 -500
   equiv name twfeed4 layer 1 -120 500
pin name twfeed5 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed5 layer 1 -40 500
pin name twfeed6 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed6 layer 1 40 500
pin name twfeed7 signal TW_PASS_THRU layer 1 120 -500
   equiv name twfeed7 layer 1 120 500
pin name twfeed8 signal TW_PASS_THRU layer 1 200 -500
   equiv name twfeed8 layer 1 200 500
pin name twfeed9 signal TW_PASS_THRU layer 1 280 -500
   equiv name twfeed9 layer 1 280 500
pin name twfeed10 signal TW_PASS_THRU layer 1 360 -500
   equiv name twfeed10 layer 1 360 500
pin name twfeed11 signal TW_PASS_THRU layer 1 440 -500
   equiv name twfeed11 layer 1 440 500
pin_group
pin name CLK_bF$pin/CLK signal CLK_bF$buf4 layer 1 -250 -140
end_pin_group
pin name D signal _320_[3] layer 1 -225 -55
pin name Q signal NIBBLES[11] layer 1 290 -210
cell 336 INVX2:_1284_
left -80 right 80 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed1 layer 1 40 500
pin_group
pin name RESET_L_bF$pin/A signal RESET_L_bF$buf3 layer 1 -40 -170
end_pin_group
pin name Y signal _615_ layer 1 40 0
cell 337 INVX2:_1285_
left -80 right 80 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed1 layer 1 40 500
pin name A signal SEL_AB[3] layer 1 -40 -170
pin name Y signal _616_ layer 1 40 0
cell 338 INVX2:_1286_
left -80 right 80 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed1 layer 1 40 500
pin name A signal SEL_A[9] layer 1 -40 -170
pin name Y signal _617_ layer 1 40 0
cell 339 INVX4:_1287_
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -500
   equiv name twfeed1 layer 1 0 500
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed2 layer 1 80 500
pin name A signal SEL_A[10] layer 1 -80 -170
pin name Y signal _618_ layer 1 0 0
cell 340 OR2X2:_1288_
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name twfeed3 signal TW_PASS_THRU layer 1 120 -500
   equiv name twfeed3 layer 1 120 500
pin_group
pin name SEL_A_11_bF$pin/A signal SEL_A_11_bF$buf4 layer 1 -120 -270
end_pin_group
pin name B signal DATA_A[2] layer 1 -20 -110
pin name Y signal _619_ layer 1 120 -50
cell 341 INVX1:_1289_
left -80 right 80 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed1 layer 1 40 500
pin name A signal DATA_A[18] layer 1 -40 -270
pin name Y signal _620_ layer 1 40 0
cell 342 NAND2X1:_1290_
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -500
   equiv name twfeed1 layer 1 0 500
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed2 layer 1 80 500
pin_group
pin name SEL_A_11_bF$pin/A signal SEL_A_11_bF$buf3 layer 1 -80 -170
end_pin_group
pin name B signal _620_ layer 1 80 70
pin name Y signal _621_ layer 1 50 -340
cell 343 NAND3X1:_1291_
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name twfeed3 signal TW_PASS_THRU layer 1 120 -500
   equiv name twfeed3 layer 1 120 500
pin name A signal _618_ layer 1 -120 30
pin name B signal _619_ layer 1 -20 -50
pin name C signal _621_ layer 1 40 130
pin name Y signal _622_ layer 1 -40 340
cell 344 INVX1:_1292_
left -80 right 80 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed1 layer 1 40 500
pin name A signal DATA_A[26] layer 1 -40 -270
pin name Y signal _623_ layer 1 40 0
cell 345 NAND2X1:_1293_
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -500
   equiv name twfeed1 layer 1 0 500
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed2 layer 1 80 500
pin_group
pin name SEL_A_11_bF$pin/A signal SEL_A_11_bF$buf2 layer 1 -80 -170
end_pin_group
pin name B signal _623_ layer 1 80 70
pin name Y signal _624_ layer 1 50 -340
cell 346 OR2X2:_1294_
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name twfeed3 signal TW_PASS_THRU layer 1 120 -500
   equiv name twfeed3 layer 1 120 500
pin_group
pin name SEL_A_11_bF$pin/A signal SEL_A_11_bF$buf1 layer 1 -120 -270
end_pin_group
pin name B signal DATA_A[10] layer 1 -20 -110
pin name Y signal _625_ layer 1 120 -50
cell 347 NAND3X1:_1295_
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name twfeed3 signal TW_PASS_THRU layer 1 120 -500
   equiv name twfeed3 layer 1 120 500
pin name A signal SEL_A[10] layer 1 -120 30
pin name B signal _625_ layer 1 -20 -50
pin name C signal _624_ layer 1 40 130
pin name Y signal _626_ layer 1 -40 340
cell 348 NAND3X1:_1296_
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name twfeed3 signal TW_PASS_THRU layer 1 120 -500
   equiv name twfeed3 layer 1 120 500
pin name A signal _617_ layer 1 -120 30
pin name B signal _622_ layer 1 -20 -50
pin name C signal _626_ layer 1 40 130
pin name Y signal _627_ layer 1 -40 340
cell 349 OR2X2:_1297_
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name twfeed3 signal TW_PASS_THRU layer 1 120 -500
   equiv name twfeed3 layer 1 120 500
pin_group
pin name SEL_A_11_bF$pin/A signal SEL_A_11_bF$buf0 layer 1 -120 -270
end_pin_group
pin name B signal DATA_A[6] layer 1 -20 -110
pin name Y signal _628_ layer 1 120 -50
cell 350 INVX1:_1298_
left -80 right 80 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed1 layer 1 40 500
pin name A signal DATA_A[22] layer 1 -40 -270
pin name Y signal _629_ layer 1 40 0
cell 351 NAND2X1:_1299_
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -500
   equiv name twfeed1 layer 1 0 500
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed2 layer 1 80 500
pin_group
pin name SEL_A_11_bF$pin/A signal SEL_A_11_bF$buf4 layer 1 -80 -170
end_pin_group
pin name B signal _629_ layer 1 80 70
pin name Y signal _630_ layer 1 50 -340
cell 352 NAND3X1:_1300_
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name twfeed3 signal TW_PASS_THRU layer 1 120 -500
   equiv name twfeed3 layer 1 120 500
pin name A signal _618_ layer 1 -120 30
pin name B signal _628_ layer 1 -20 -50
pin name C signal _630_ layer 1 40 130
pin name Y signal _631_ layer 1 -40 340
cell 353 INVX1:_1301_
left -80 right 80 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed1 layer 1 40 500
pin name A signal DATA_A[14] layer 1 -40 -270
pin name Y signal _632_ layer 1 40 0
cell 354 NAND2X1:_1302_
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -500
   equiv name twfeed1 layer 1 0 500
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed2 layer 1 80 500
pin_group
pin name SEL_A_11_bF$pin/A signal SEL_A_11_bF$buf3 layer 1 -80 -170
end_pin_group
pin name B signal DATA_A[30] layer 1 80 70
pin name Y signal _633_ layer 1 50 -340
cell 355 OAI21X1:_1303_
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name twfeed3 signal TW_PASS_THRU layer 1 120 -500
   equiv name twfeed3 layer 1 120 500
pin name A signal _632_ layer 1 -80 -165
pin_group
pin name SEL_A_11_bF$pin/B signal SEL_A_11_bF$buf2 layer 1 -40 -70
end_pin_group
pin name C signal _633_ layer 1 80 150
pin name Y signal _634_ layer 1 25 -50
cell 356 NAND2X1:_1304_
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -500
   equiv name twfeed1 layer 1 0 500
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed2 layer 1 80 500
pin name A signal SEL_A[10] layer 1 -80 -170
pin name B signal _634_ layer 1 80 70
pin name Y signal _635_ layer 1 50 -340
cell 357 NAND3X1:_1305_
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name twfeed3 signal TW_PASS_THRU layer 1 120 -500
   equiv name twfeed3 layer 1 120 500
pin name A signal SEL_A[9] layer 1 -120 30
pin name B signal _631_ layer 1 -20 -50
pin name C signal _635_ layer 1 40 130
pin name Y signal _636_ layer 1 -40 340
cell 358 NAND3X1:_1306_
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name twfeed3 signal TW_PASS_THRU layer 1 120 -500
   equiv name twfeed3 layer 1 120 500
pin name A signal _616_ layer 1 -120 30
pin name B signal _627_ layer 1 -20 -50
pin name C signal _636_ layer 1 40 130
pin name Y signal _637_ layer 1 -40 340
cell 359 INVX2:_1307_
left -80 right 80 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed1 layer 1 40 500
pin name A signal SEL_B[9] layer 1 -40 -170
pin name Y signal _480_ layer 1 40 0
cell 360 INVX4:_1308_
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -500
   equiv name twfeed1 layer 1 0 500
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed2 layer 1 80 500
pin name A signal SEL_B[10] layer 1 -80 -170
pin name Y signal _481_ layer 1 0 0
cell 361 OR2X2:_1309_
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name twfeed3 signal TW_PASS_THRU layer 1 120 -500
   equiv name twfeed3 layer 1 120 500
pin name A signal DATA_B[2] layer 1 -120 -270
pin_group
pin name SEL_B_11_bF$pin/B signal SEL_B_11_bF$buf4 layer 1 -20 -110
end_pin_group
pin name Y signal _482_ layer 1 120 -50
cell 362 INVX1:_1310_
left -80 right 80 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed1 layer 1 40 500
pin name A signal DATA_B[18] layer 1 -40 -270
pin name Y signal _483_ layer 1 40 0
cell 363 NAND2X1:_1311_
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -500
   equiv name twfeed1 layer 1 0 500
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed2 layer 1 80 500
pin_group
pin name SEL_B_11_bF$pin/A signal SEL_B_11_bF$buf3 layer 1 -80 -170
end_pin_group
pin name B signal _483_ layer 1 80 70
pin name Y signal _484_ layer 1 50 -340
cell 364 NAND3X1:_1312_
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name twfeed3 signal TW_PASS_THRU layer 1 120 -500
   equiv name twfeed3 layer 1 120 500
pin name A signal _481_ layer 1 -120 30
pin name B signal _482_ layer 1 -20 -50
pin name C signal _484_ layer 1 40 130
pin name Y signal _485_ layer 1 -40 340
cell 365 INVX1:_1313_
left -80 right 80 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed1 layer 1 40 500
pin name A signal DATA_B[26] layer 1 -40 -270
pin name Y signal _486_ layer 1 40 0
cell 366 NAND2X1:_1314_
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -500
   equiv name twfeed1 layer 1 0 500
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed2 layer 1 80 500
pin_group
pin name SEL_B_11_bF$pin/A signal SEL_B_11_bF$buf2 layer 1 -80 -170
end_pin_group
pin name B signal _486_ layer 1 80 70
pin name Y signal _487_ layer 1 50 -340
cell 367 OR2X2:_1315_
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name twfeed3 signal TW_PASS_THRU layer 1 120 -500
   equiv name twfeed3 layer 1 120 500
pin_group
pin name SEL_B_11_bF$pin/A signal SEL_B_11_bF$buf1 layer 1 -120 -270
end_pin_group
pin name B signal DATA_B[10] layer 1 -20 -110
pin name Y signal _488_ layer 1 120 -50
cell 368 NAND3X1:_1316_
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name twfeed3 signal TW_PASS_THRU layer 1 120 -500
   equiv name twfeed3 layer 1 120 500
pin name A signal SEL_B[10] layer 1 -120 30
pin name B signal _488_ layer 1 -20 -50
pin name C signal _487_ layer 1 40 130
pin name Y signal _489_ layer 1 -40 340
cell 369 NAND3X1:_1317_
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name twfeed3 signal TW_PASS_THRU layer 1 120 -500
   equiv name twfeed3 layer 1 120 500
pin name A signal _480_ layer 1 -120 30
pin name B signal _485_ layer 1 -20 -50
pin name C signal _489_ layer 1 40 130
pin name Y signal _490_ layer 1 -40 340
cell 370 OR2X2:_1318_
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name twfeed3 signal TW_PASS_THRU layer 1 120 -500
   equiv name twfeed3 layer 1 120 500
pin_group
pin name SEL_B_11_bF$pin/A signal SEL_B_11_bF$buf0 layer 1 -120 -270
end_pin_group
pin name B signal DATA_B[6] layer 1 -20 -110
pin name Y signal _491_ layer 1 120 -50
cell 371 INVX1:_1319_
left -80 right 80 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed1 layer 1 40 500
pin name A signal DATA_B[22] layer 1 -40 -270
pin name Y signal _492_ layer 1 40 0
cell 372 NAND2X1:_1320_
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -500
   equiv name twfeed1 layer 1 0 500
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed2 layer 1 80 500
pin_group
pin name SEL_B_11_bF$pin/A signal SEL_B_11_bF$buf4 layer 1 -80 -170
end_pin_group
pin name B signal _492_ layer 1 80 70
pin name Y signal _493_ layer 1 50 -340
cell 373 NAND3X1:_1321_
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name twfeed3 signal TW_PASS_THRU layer 1 120 -500
   equiv name twfeed3 layer 1 120 500
pin name A signal _481_ layer 1 -120 30
pin name B signal _491_ layer 1 -20 -50
pin name C signal _493_ layer 1 40 130
pin name Y signal _494_ layer 1 -40 340
cell 374 INVX1:_1322_
left -80 right 80 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed1 layer 1 40 500
pin name A signal DATA_B[14] layer 1 -40 -270
pin name Y signal _495_ layer 1 40 0
cell 375 NAND2X1:_1323_
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -500
   equiv name twfeed1 layer 1 0 500
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed2 layer 1 80 500
pin_group
pin name SEL_B_11_bF$pin/A signal SEL_B_11_bF$buf3 layer 1 -80 -170
end_pin_group
pin name B signal DATA_B[30] layer 1 80 70
pin name Y signal _496_ layer 1 50 -340
cell 376 OAI21X1:_1324_
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name twfeed3 signal TW_PASS_THRU layer 1 120 -500
   equiv name twfeed3 layer 1 120 500
pin name A signal _495_ layer 1 -80 -165
pin_group
pin name SEL_B_11_bF$pin/B signal SEL_B_11_bF$buf2 layer 1 -40 -70
end_pin_group
pin name C signal _496_ layer 1 80 150
pin name Y signal _497_ layer 1 25 -50
cell 377 NAND2X1:_1325_
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -500
   equiv name twfeed1 layer 1 0 500
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed2 layer 1 80 500
pin name A signal SEL_B[10] layer 1 -80 -170
pin name B signal _497_ layer 1 80 70
pin name Y signal _498_ layer 1 50 -340
cell 378 NAND3X1:_1326_
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name twfeed3 signal TW_PASS_THRU layer 1 120 -500
   equiv name twfeed3 layer 1 120 500
pin name A signal SEL_B[9] layer 1 -120 30
pin name B signal _494_ layer 1 -20 -50
pin name C signal _498_ layer 1 40 130
pin name Y signal _499_ layer 1 -40 340
cell 379 NAND3X1:_1327_
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name twfeed3 signal TW_PASS_THRU layer 1 120 -500
   equiv name twfeed3 layer 1 120 500
pin name A signal SEL_AB[3] layer 1 -120 30
pin name B signal _490_ layer 1 -20 -50
pin name C signal _499_ layer 1 40 130
pin name Y signal _500_ layer 1 -40 340
cell 380 AOI21X1:_1328_
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name twfeed3 signal TW_PASS_THRU layer 1 120 -500
   equiv name twfeed3 layer 1 120 500
pin name A signal _637_ layer 1 -80 -35
pin name B signal _500_ layer 1 -40 -130
pin name C signal _615_ layer 1 120 -250
pin name Y signal _479_[2] layer 1 40 -340
cell 381 OR2X2:_1329_
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name twfeed3 signal TW_PASS_THRU layer 1 120 -500
   equiv name twfeed3 layer 1 120 500
pin name A signal DATA_A[3] layer 1 -120 -270
pin_group
pin name SEL_A_11_bF$pin/B signal SEL_A_11_bF$buf1 layer 1 -20 -110
end_pin_group
pin name Y signal _501_ layer 1 120 -50
cell 382 INVX1:_1330_
left -80 right 80 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed1 layer 1 40 500
pin name A signal DATA_A[19] layer 1 -40 -270
pin name Y signal _502_ layer 1 40 0
cell 383 NAND2X1:_1331_
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -500
   equiv name twfeed1 layer 1 0 500
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed2 layer 1 80 500
pin_group
pin name SEL_A_11_bF$pin/A signal SEL_A_11_bF$buf0 layer 1 -80 -170
end_pin_group
pin name B signal _502_ layer 1 80 70
pin name Y signal _503_ layer 1 50 -340
cell 384 NAND3X1:_1332_
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name twfeed3 signal TW_PASS_THRU layer 1 120 -500
   equiv name twfeed3 layer 1 120 500
pin name A signal _618_ layer 1 -120 30
pin name B signal _501_ layer 1 -20 -50
pin name C signal _503_ layer 1 40 130
pin name Y signal _504_ layer 1 -40 340
cell 385 INVX1:_1333_
left -80 right 80 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed1 layer 1 40 500
pin name A signal DATA_A[27] layer 1 -40 -270
pin name Y signal _505_ layer 1 40 0
cell 386 NAND2X1:_1334_
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -500
   equiv name twfeed1 layer 1 0 500
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed2 layer 1 80 500
pin_group
pin name SEL_A_11_bF$pin/A signal SEL_A_11_bF$buf4 layer 1 -80 -170
end_pin_group
pin name B signal _505_ layer 1 80 70
pin name Y signal _506_ layer 1 50 -340
cell 387 OR2X2:_1335_
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name twfeed3 signal TW_PASS_THRU layer 1 120 -500
   equiv name twfeed3 layer 1 120 500
pin_group
pin name SEL_A_11_bF$pin/A signal SEL_A_11_bF$buf3 layer 1 -120 -270
end_pin_group
pin name B signal DATA_A[11] layer 1 -20 -110
pin name Y signal _507_ layer 1 120 -50
cell 388 NAND3X1:_1336_
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name twfeed3 signal TW_PASS_THRU layer 1 120 -500
   equiv name twfeed3 layer 1 120 500
pin name A signal SEL_A[10] layer 1 -120 30
pin name B signal _507_ layer 1 -20 -50
pin name C signal _506_ layer 1 40 130
pin name Y signal _508_ layer 1 -40 340
cell 389 NAND3X1:_1337_
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name twfeed3 signal TW_PASS_THRU layer 1 120 -500
   equiv name twfeed3 layer 1 120 500
pin name A signal _617_ layer 1 -120 30
pin name B signal _504_ layer 1 -20 -50
pin name C signal _508_ layer 1 40 130
pin name Y signal _509_ layer 1 -40 340
cell 390 OR2X2:_1338_
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name twfeed3 signal TW_PASS_THRU layer 1 120 -500
   equiv name twfeed3 layer 1 120 500
pin_group
pin name SEL_A_11_bF$pin/A signal SEL_A_11_bF$buf2 layer 1 -120 -270
end_pin_group
pin name B signal DATA_A[7] layer 1 -20 -110
pin name Y signal _510_ layer 1 120 -50
cell 391 INVX1:_1339_
left -80 right 80 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed1 layer 1 40 500
pin name A signal DATA_A[23] layer 1 -40 -270
pin name Y signal _511_ layer 1 40 0
cell 392 NAND2X1:_1340_
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -500
   equiv name twfeed1 layer 1 0 500
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed2 layer 1 80 500
pin_group
pin name SEL_A_11_bF$pin/A signal SEL_A_11_bF$buf1 layer 1 -80 -170
end_pin_group
pin name B signal _511_ layer 1 80 70
pin name Y signal _512_ layer 1 50 -340
cell 393 NAND3X1:_1341_
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name twfeed3 signal TW_PASS_THRU layer 1 120 -500
   equiv name twfeed3 layer 1 120 500
pin name A signal _618_ layer 1 -120 30
pin name B signal _510_ layer 1 -20 -50
pin name C signal _512_ layer 1 40 130
pin name Y signal _513_ layer 1 -40 340
cell 394 INVX1:_1342_
left -80 right 80 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed1 layer 1 40 500
pin name A signal DATA_A[15] layer 1 -40 -270
pin name Y signal _514_ layer 1 40 0
cell 395 NAND2X1:_1343_
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -500
   equiv name twfeed1 layer 1 0 500
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed2 layer 1 80 500
pin_group
pin name SEL_A_11_bF$pin/A signal SEL_A_11_bF$buf0 layer 1 -80 -170
end_pin_group
pin name B signal DATA_A[31] layer 1 80 70
pin name Y signal _515_ layer 1 50 -340
cell 396 OAI21X1:_1344_
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name twfeed3 signal TW_PASS_THRU layer 1 120 -500
   equiv name twfeed3 layer 1 120 500
pin name A signal _514_ layer 1 -80 -165
pin_group
pin name SEL_A_11_bF$pin/B signal SEL_A_11_bF$buf4 layer 1 -40 -70
end_pin_group
pin name C signal _515_ layer 1 80 150
pin name Y signal _516_ layer 1 25 -50
cell 397 NAND2X1:_1345_
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -500
   equiv name twfeed1 layer 1 0 500
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed2 layer 1 80 500
pin name A signal SEL_A[10] layer 1 -80 -170
pin name B signal _516_ layer 1 80 70
pin name Y signal _517_ layer 1 50 -340
cell 398 NAND3X1:_1346_
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name twfeed3 signal TW_PASS_THRU layer 1 120 -500
   equiv name twfeed3 layer 1 120 500
pin name A signal SEL_A[9] layer 1 -120 30
pin name B signal _513_ layer 1 -20 -50
pin name C signal _517_ layer 1 40 130
pin name Y signal _518_ layer 1 -40 340
cell 399 NAND3X1:_1347_
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name twfeed3 signal TW_PASS_THRU layer 1 120 -500
   equiv name twfeed3 layer 1 120 500
pin name A signal _616_ layer 1 -120 30
pin name B signal _509_ layer 1 -20 -50
pin name C signal _518_ layer 1 40 130
pin name Y signal _519_ layer 1 -40 340
cell 400 OR2X2:_1348_
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name twfeed3 signal TW_PASS_THRU layer 1 120 -500
   equiv name twfeed3 layer 1 120 500
pin_group
pin name SEL_B_11_bF$pin/A signal SEL_B_11_bF$buf1 layer 1 -120 -270
end_pin_group
pin name B signal DATA_B[7] layer 1 -20 -110
pin name Y signal _520_ layer 1 120 -50
cell 401 INVX1:_1349_
left -80 right 80 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed1 layer 1 40 500
pin name A signal DATA_B[23] layer 1 -40 -270
pin name Y signal _521_ layer 1 40 0
cell 402 NAND2X1:_1350_
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -500
   equiv name twfeed1 layer 1 0 500
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed2 layer 1 80 500
pin_group
pin name SEL_B_11_bF$pin/A signal SEL_B_11_bF$buf0 layer 1 -80 -170
end_pin_group
pin name B signal _521_ layer 1 80 70
pin name Y signal _522_ layer 1 50 -340
cell 403 NAND3X1:_1351_
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name twfeed3 signal TW_PASS_THRU layer 1 120 -500
   equiv name twfeed3 layer 1 120 500
pin name A signal _481_ layer 1 -120 30
pin name B signal _520_ layer 1 -20 -50
pin name C signal _522_ layer 1 40 130
pin name Y signal _523_ layer 1 -40 340
cell 404 INVX1:_1352_
left -80 right 80 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed1 layer 1 40 500
pin name A signal DATA_B[31] layer 1 -40 -270
pin name Y signal _524_ layer 1 40 0
cell 405 NAND2X1:_1353_
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -500
   equiv name twfeed1 layer 1 0 500
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed2 layer 1 80 500
pin_group
pin name SEL_B_11_bF$pin/A signal SEL_B_11_bF$buf4 layer 1 -80 -170
end_pin_group
pin name B signal _524_ layer 1 80 70
pin name Y signal _525_ layer 1 50 -340
cell 406 OR2X2:_1354_
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name twfeed3 signal TW_PASS_THRU layer 1 120 -500
   equiv name twfeed3 layer 1 120 500
pin_group
pin name SEL_B_11_bF$pin/A signal SEL_B_11_bF$buf3 layer 1 -120 -270
end_pin_group
pin name B signal DATA_B[15] layer 1 -20 -110
pin name Y signal _526_ layer 1 120 -50
cell 407 NAND3X1:_1355_
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name twfeed3 signal TW_PASS_THRU layer 1 120 -500
   equiv name twfeed3 layer 1 120 500
pin name A signal SEL_B[10] layer 1 -120 30
pin name B signal _526_ layer 1 -20 -50
pin name C signal _525_ layer 1 40 130
pin name Y signal _527_ layer 1 -40 340
cell 408 NAND3X1:_1356_
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name twfeed3 signal TW_PASS_THRU layer 1 120 -500
   equiv name twfeed3 layer 1 120 500
pin name A signal SEL_B[9] layer 1 -120 30
pin name B signal _523_ layer 1 -20 -50
pin name C signal _527_ layer 1 40 130
pin name Y signal _528_ layer 1 -40 340
cell 409 OR2X2:_1357_
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name twfeed3 signal TW_PASS_THRU layer 1 120 -500
   equiv name twfeed3 layer 1 120 500
pin_group
pin name SEL_B_11_bF$pin/A signal SEL_B_11_bF$buf2 layer 1 -120 -270
end_pin_group
pin name B signal DATA_B[3] layer 1 -20 -110
pin name Y signal _529_ layer 1 120 -50
cell 410 INVX1:_1358_
left -80 right 80 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed1 layer 1 40 500
pin name A signal DATA_B[19] layer 1 -40 -270
pin name Y signal _530_ layer 1 40 0
cell 411 NAND2X1:_1359_
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -500
   equiv name twfeed1 layer 1 0 500
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed2 layer 1 80 500
pin_group
pin name SEL_B_11_bF$pin/A signal SEL_B_11_bF$buf1 layer 1 -80 -170
end_pin_group
pin name B signal _530_ layer 1 80 70
pin name Y signal _531_ layer 1 50 -340
cell 412 NAND3X1:_1360_
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name twfeed3 signal TW_PASS_THRU layer 1 120 -500
   equiv name twfeed3 layer 1 120 500
pin name A signal _481_ layer 1 -120 30
pin name B signal _529_ layer 1 -20 -50
pin name C signal _531_ layer 1 40 130
pin name Y signal _532_ layer 1 -40 340
cell 413 INVX1:_1361_
left -80 right 80 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed1 layer 1 40 500
pin name A signal DATA_B[11] layer 1 -40 -270
pin name Y signal _533_ layer 1 40 0
cell 414 NAND2X1:_1362_
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -500
   equiv name twfeed1 layer 1 0 500
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed2 layer 1 80 500
pin_group
pin name SEL_B_11_bF$pin/A signal SEL_B_11_bF$buf0 layer 1 -80 -170
end_pin_group
pin name B signal DATA_B[27] layer 1 80 70
pin name Y signal _534_ layer 1 50 -340
cell 415 OAI21X1:_1363_
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name twfeed3 signal TW_PASS_THRU layer 1 120 -500
   equiv name twfeed3 layer 1 120 500
pin name A signal _533_ layer 1 -80 -165
pin_group
pin name SEL_B_11_bF$pin/B signal SEL_B_11_bF$buf4 layer 1 -40 -70
end_pin_group
pin name C signal _534_ layer 1 80 150
pin name Y signal _535_ layer 1 25 -50
cell 416 NAND2X1:_1364_
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -500
   equiv name twfeed1 layer 1 0 500
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed2 layer 1 80 500
pin name A signal SEL_B[10] layer 1 -80 -170
pin name B signal _535_ layer 1 80 70
pin name Y signal _536_ layer 1 50 -340
cell 417 NAND3X1:_1365_
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name twfeed3 signal TW_PASS_THRU layer 1 120 -500
   equiv name twfeed3 layer 1 120 500
pin name A signal _480_ layer 1 -120 30
pin name B signal _532_ layer 1 -20 -50
pin name C signal _536_ layer 1 40 130
pin name Y signal _537_ layer 1 -40 340
cell 418 NAND3X1:_1366_
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name twfeed3 signal TW_PASS_THRU layer 1 120 -500
   equiv name twfeed3 layer 1 120 500
pin name A signal SEL_AB[3] layer 1 -120 30
pin name B signal _528_ layer 1 -20 -50
pin name C signal _537_ layer 1 40 130
pin name Y signal _538_ layer 1 -40 340
cell 419 AOI21X1:_1367_
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name twfeed3 signal TW_PASS_THRU layer 1 120 -500
   equiv name twfeed3 layer 1 120 500
pin name A signal _519_ layer 1 -80 -35
pin name B signal _538_ layer 1 -40 -130
pin name C signal _615_ layer 1 120 -250
pin name Y signal _479_[3] layer 1 40 -340
cell 420 OR2X2:_1368_
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name twfeed3 signal TW_PASS_THRU layer 1 120 -500
   equiv name twfeed3 layer 1 120 500
pin_group
pin name SEL_A_11_bF$pin/A signal SEL_A_11_bF$buf3 layer 1 -120 -270
end_pin_group
pin name B signal DATA_A[0] layer 1 -20 -110
pin name Y signal _539_ layer 1 120 -50
cell 421 INVX1:_1369_
left -80 right 80 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed1 layer 1 40 500
pin name A signal DATA_A[16] layer 1 -40 -270
pin name Y signal _540_ layer 1 40 0
cell 422 NAND2X1:_1370_
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -500
   equiv name twfeed1 layer 1 0 500
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed2 layer 1 80 500
pin_group
pin name SEL_A_11_bF$pin/A signal SEL_A_11_bF$buf2 layer 1 -80 -170
end_pin_group
pin name B signal _540_ layer 1 80 70
pin name Y signal _541_ layer 1 50 -340
cell 423 NAND3X1:_1371_
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name twfeed3 signal TW_PASS_THRU layer 1 120 -500
   equiv name twfeed3 layer 1 120 500
pin name A signal _618_ layer 1 -120 30
pin name B signal _539_ layer 1 -20 -50
pin name C signal _541_ layer 1 40 130
pin name Y signal _542_ layer 1 -40 340
cell 424 INVX1:_1372_
left -80 right 80 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed1 layer 1 40 500
pin name A signal DATA_A[24] layer 1 -40 -270
pin name Y signal _543_ layer 1 40 0
cell 425 NAND2X1:_1373_
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -500
   equiv name twfeed1 layer 1 0 500
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed2 layer 1 80 500
pin_group
pin name SEL_A_11_bF$pin/A signal SEL_A_11_bF$buf1 layer 1 -80 -170
end_pin_group
pin name B signal _543_ layer 1 80 70
pin name Y signal _544_ layer 1 50 -340
cell 426 OR2X2:_1374_
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name twfeed3 signal TW_PASS_THRU layer 1 120 -500
   equiv name twfeed3 layer 1 120 500
pin_group
pin name SEL_A_11_bF$pin/A signal SEL_A_11_bF$buf0 layer 1 -120 -270
end_pin_group
pin name B signal DATA_A[8] layer 1 -20 -110
pin name Y signal _545_ layer 1 120 -50
cell 427 NAND3X1:_1375_
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name twfeed3 signal TW_PASS_THRU layer 1 120 -500
   equiv name twfeed3 layer 1 120 500
pin name A signal SEL_A[10] layer 1 -120 30
pin name B signal _545_ layer 1 -20 -50
pin name C signal _544_ layer 1 40 130
pin name Y signal _546_ layer 1 -40 340
cell 428 NAND3X1:_1376_
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name twfeed3 signal TW_PASS_THRU layer 1 120 -500
   equiv name twfeed3 layer 1 120 500
pin name A signal _617_ layer 1 -120 30
pin name B signal _542_ layer 1 -20 -50
pin name C signal _546_ layer 1 40 130
pin name Y signal _547_ layer 1 -40 340
cell 429 OR2X2:_1377_
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name twfeed3 signal TW_PASS_THRU layer 1 120 -500
   equiv name twfeed3 layer 1 120 500
pin_group
pin name SEL_A_11_bF$pin/A signal SEL_A_11_bF$buf4 layer 1 -120 -270
end_pin_group
pin name B signal DATA_A[4] layer 1 -20 -110
pin name Y signal _548_ layer 1 120 -50
cell 430 INVX1:_1378_
left -80 right 80 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed1 layer 1 40 500
pin name A signal DATA_A[20] layer 1 -40 -270
pin name Y signal _549_ layer 1 40 0
cell 431 NAND2X1:_1379_
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -500
   equiv name twfeed1 layer 1 0 500
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed2 layer 1 80 500
pin_group
pin name SEL_A_11_bF$pin/A signal SEL_A_11_bF$buf3 layer 1 -80 -170
end_pin_group
pin name B signal _549_ layer 1 80 70
pin name Y signal _550_ layer 1 50 -340
cell 432 NAND3X1:_1380_
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name twfeed3 signal TW_PASS_THRU layer 1 120 -500
   equiv name twfeed3 layer 1 120 500
pin name A signal _618_ layer 1 -120 30
pin name B signal _548_ layer 1 -20 -50
pin name C signal _550_ layer 1 40 130
pin name Y signal _551_ layer 1 -40 340
cell 433 INVX1:_1381_
left -80 right 80 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed1 layer 1 40 500
pin name A signal DATA_A[12] layer 1 -40 -270
pin name Y signal _552_ layer 1 40 0
cell 434 NAND2X1:_1382_
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -500
   equiv name twfeed1 layer 1 0 500
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed2 layer 1 80 500
pin_group
pin name SEL_A_11_bF$pin/A signal SEL_A_11_bF$buf2 layer 1 -80 -170
end_pin_group
pin name B signal DATA_A[28] layer 1 80 70
pin name Y signal _553_ layer 1 50 -340
cell 435 OAI21X1:_1383_
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name twfeed3 signal TW_PASS_THRU layer 1 120 -500
   equiv name twfeed3 layer 1 120 500
pin name A signal _552_ layer 1 -80 -165
pin_group
pin name SEL_A_11_bF$pin/B signal SEL_A_11_bF$buf1 layer 1 -40 -70
end_pin_group
pin name C signal _553_ layer 1 80 150
pin name Y signal _554_ layer 1 25 -50
cell 436 NAND2X1:_1384_
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -500
   equiv name twfeed1 layer 1 0 500
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed2 layer 1 80 500
pin name A signal SEL_A[10] layer 1 -80 -170
pin name B signal _554_ layer 1 80 70
pin name Y signal _555_ layer 1 50 -340
cell 437 NAND3X1:_1385_
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name twfeed3 signal TW_PASS_THRU layer 1 120 -500
   equiv name twfeed3 layer 1 120 500
pin name A signal SEL_A[9] layer 1 -120 30
pin name B signal _551_ layer 1 -20 -50
pin name C signal _555_ layer 1 40 130
pin name Y signal _556_ layer 1 -40 340
cell 438 NAND3X1:_1386_
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name twfeed3 signal TW_PASS_THRU layer 1 120 -500
   equiv name twfeed3 layer 1 120 500
pin name A signal _616_ layer 1 -120 30
pin name B signal _547_ layer 1 -20 -50
pin name C signal _556_ layer 1 40 130
pin name Y signal _557_ layer 1 -40 340
cell 439 OR2X2:_1387_
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name twfeed3 signal TW_PASS_THRU layer 1 120 -500
   equiv name twfeed3 layer 1 120 500
pin_group
pin name SEL_B_11_bF$pin/A signal SEL_B_11_bF$buf3 layer 1 -120 -270
end_pin_group
pin name B signal DATA_B[4] layer 1 -20 -110
pin name Y signal _558_ layer 1 120 -50
cell 440 INVX1:_1388_
left -80 right 80 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed1 layer 1 40 500
pin name A signal DATA_B[20] layer 1 -40 -270
pin name Y signal _559_ layer 1 40 0
cell 441 NAND2X1:_1389_
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -500
   equiv name twfeed1 layer 1 0 500
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed2 layer 1 80 500
pin_group
pin name SEL_B_11_bF$pin/A signal SEL_B_11_bF$buf2 layer 1 -80 -170
end_pin_group
pin name B signal _559_ layer 1 80 70
pin name Y signal _560_ layer 1 50 -340
cell 442 NAND3X1:_1390_
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name twfeed3 signal TW_PASS_THRU layer 1 120 -500
   equiv name twfeed3 layer 1 120 500
pin name A signal _481_ layer 1 -120 30
pin name B signal _558_ layer 1 -20 -50
pin name C signal _560_ layer 1 40 130
pin name Y signal _561_ layer 1 -40 340
cell 443 INVX1:_1391_
left -80 right 80 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed1 layer 1 40 500
pin name A signal DATA_B[28] layer 1 -40 -270
pin name Y signal _562_ layer 1 40 0
cell 444 NAND2X1:_1392_
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -500
   equiv name twfeed1 layer 1 0 500
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed2 layer 1 80 500
pin_group
pin name SEL_B_11_bF$pin/A signal SEL_B_11_bF$buf1 layer 1 -80 -170
end_pin_group
pin name B signal _562_ layer 1 80 70
pin name Y signal _563_ layer 1 50 -340
cell 445 OR2X2:_1393_
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name twfeed3 signal TW_PASS_THRU layer 1 120 -500
   equiv name twfeed3 layer 1 120 500
pin_group
pin name SEL_B_11_bF$pin/A signal SEL_B_11_bF$buf0 layer 1 -120 -270
end_pin_group
pin name B signal DATA_B[12] layer 1 -20 -110
pin name Y signal _564_ layer 1 120 -50
cell 446 NAND3X1:_1394_
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name twfeed3 signal TW_PASS_THRU layer 1 120 -500
   equiv name twfeed3 layer 1 120 500
pin name A signal SEL_B[10] layer 1 -120 30
pin name B signal _564_ layer 1 -20 -50
pin name C signal _563_ layer 1 40 130
pin name Y signal _565_ layer 1 -40 340
cell 447 NAND3X1:_1395_
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name twfeed3 signal TW_PASS_THRU layer 1 120 -500
   equiv name twfeed3 layer 1 120 500
pin name A signal SEL_B[9] layer 1 -120 30
pin name B signal _561_ layer 1 -20 -50
pin name C signal _565_ layer 1 40 130
pin name Y signal _566_ layer 1 -40 340
cell 448 OR2X2:_1396_
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name twfeed3 signal TW_PASS_THRU layer 1 120 -500
   equiv name twfeed3 layer 1 120 500
pin_group
pin name SEL_B_11_bF$pin/A signal SEL_B_11_bF$buf4 layer 1 -120 -270
end_pin_group
pin name B signal DATA_B[0] layer 1 -20 -110
pin name Y signal _567_ layer 1 120 -50
cell 449 INVX1:_1397_
left -80 right 80 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed1 layer 1 40 500
pin name A signal DATA_B[16] layer 1 -40 -270
pin name Y signal _568_ layer 1 40 0
cell 450 NAND2X1:_1398_
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -500
   equiv name twfeed1 layer 1 0 500
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed2 layer 1 80 500
pin_group
pin name SEL_B_11_bF$pin/A signal SEL_B_11_bF$buf3 layer 1 -80 -170
end_pin_group
pin name B signal _568_ layer 1 80 70
pin name Y signal _569_ layer 1 50 -340
cell 451 NAND3X1:_1399_
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name twfeed3 signal TW_PASS_THRU layer 1 120 -500
   equiv name twfeed3 layer 1 120 500
pin name A signal _481_ layer 1 -120 30
pin name B signal _567_ layer 1 -20 -50
pin name C signal _569_ layer 1 40 130
pin name Y signal _570_ layer 1 -40 340
cell 452 INVX1:_1400_
left -80 right 80 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed1 layer 1 40 500
pin name A signal DATA_B[8] layer 1 -40 -270
pin name Y signal _571_ layer 1 40 0
cell 453 NAND2X1:_1401_
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -500
   equiv name twfeed1 layer 1 0 500
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed2 layer 1 80 500
pin_group
pin name SEL_B_11_bF$pin/A signal SEL_B_11_bF$buf2 layer 1 -80 -170
end_pin_group
pin name B signal DATA_B[24] layer 1 80 70
pin name Y signal _572_ layer 1 50 -340
cell 454 OAI21X1:_1402_
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name twfeed3 signal TW_PASS_THRU layer 1 120 -500
   equiv name twfeed3 layer 1 120 500
pin name A signal _571_ layer 1 -80 -165
pin_group
pin name SEL_B_11_bF$pin/B signal SEL_B_11_bF$buf1 layer 1 -40 -70
end_pin_group
pin name C signal _572_ layer 1 80 150
pin name Y signal _573_ layer 1 25 -50
cell 455 NAND2X1:_1403_
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -500
   equiv name twfeed1 layer 1 0 500
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed2 layer 1 80 500
pin name A signal SEL_B[10] layer 1 -80 -170
pin name B signal _573_ layer 1 80 70
pin name Y signal _574_ layer 1 50 -340
cell 456 NAND3X1:_1404_
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name twfeed3 signal TW_PASS_THRU layer 1 120 -500
   equiv name twfeed3 layer 1 120 500
pin name A signal _480_ layer 1 -120 30
pin name B signal _570_ layer 1 -20 -50
pin name C signal _574_ layer 1 40 130
pin name Y signal _575_ layer 1 -40 340
cell 457 NAND3X1:_1405_
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name twfeed3 signal TW_PASS_THRU layer 1 120 -500
   equiv name twfeed3 layer 1 120 500
pin name A signal SEL_AB[3] layer 1 -120 30
pin name B signal _566_ layer 1 -20 -50
pin name C signal _575_ layer 1 40 130
pin name Y signal _576_ layer 1 -40 340
cell 458 AOI21X1:_1406_
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name twfeed3 signal TW_PASS_THRU layer 1 120 -500
   equiv name twfeed3 layer 1 120 500
pin name A signal _557_ layer 1 -80 -35
pin name B signal _576_ layer 1 -40 -130
pin name C signal _615_ layer 1 120 -250
pin name Y signal _479_[0] layer 1 40 -340
cell 459 OR2X2:_1407_
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name twfeed3 signal TW_PASS_THRU layer 1 120 -500
   equiv name twfeed3 layer 1 120 500
pin_group
pin name SEL_A_11_bF$pin/A signal SEL_A_11_bF$buf0 layer 1 -120 -270
end_pin_group
pin name B signal DATA_A[1] layer 1 -20 -110
pin name Y signal _577_ layer 1 120 -50
cell 460 INVX1:_1408_
left -80 right 80 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed1 layer 1 40 500
pin name A signal DATA_A[17] layer 1 -40 -270
pin name Y signal _578_ layer 1 40 0
cell 461 NAND2X1:_1409_
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -500
   equiv name twfeed1 layer 1 0 500
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed2 layer 1 80 500
pin_group
pin name SEL_A_11_bF$pin/A signal SEL_A_11_bF$buf4 layer 1 -80 -170
end_pin_group
pin name B signal _578_ layer 1 80 70
pin name Y signal _579_ layer 1 50 -340
cell 462 NAND3X1:_1410_
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name twfeed3 signal TW_PASS_THRU layer 1 120 -500
   equiv name twfeed3 layer 1 120 500
pin name A signal _618_ layer 1 -120 30
pin name B signal _577_ layer 1 -20 -50
pin name C signal _579_ layer 1 40 130
pin name Y signal _580_ layer 1 -40 340
cell 463 INVX1:_1411_
left -80 right 80 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed1 layer 1 40 500
pin name A signal DATA_A[25] layer 1 -40 -270
pin name Y signal _581_ layer 1 40 0
cell 464 NAND2X1:_1412_
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -500
   equiv name twfeed1 layer 1 0 500
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed2 layer 1 80 500
pin_group
pin name SEL_A_11_bF$pin/A signal SEL_A_11_bF$buf3 layer 1 -80 -170
end_pin_group
pin name B signal _581_ layer 1 80 70
pin name Y signal _582_ layer 1 50 -340
cell 465 OR2X2:_1413_
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name twfeed3 signal TW_PASS_THRU layer 1 120 -500
   equiv name twfeed3 layer 1 120 500
pin_group
pin name SEL_A_11_bF$pin/A signal SEL_A_11_bF$buf2 layer 1 -120 -270
end_pin_group
pin name B signal DATA_A[9] layer 1 -20 -110
pin name Y signal _583_ layer 1 120 -50
cell 466 NAND3X1:_1414_
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name twfeed3 signal TW_PASS_THRU layer 1 120 -500
   equiv name twfeed3 layer 1 120 500
pin name A signal SEL_A[10] layer 1 -120 30
pin name B signal _583_ layer 1 -20 -50
pin name C signal _582_ layer 1 40 130
pin name Y signal _584_ layer 1 -40 340
cell 467 NAND3X1:_1415_
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name twfeed3 signal TW_PASS_THRU layer 1 120 -500
   equiv name twfeed3 layer 1 120 500
pin name A signal _617_ layer 1 -120 30
pin name B signal _580_ layer 1 -20 -50
pin name C signal _584_ layer 1 40 130
pin name Y signal _585_ layer 1 -40 340
cell 468 OR2X2:_1416_
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name twfeed3 signal TW_PASS_THRU layer 1 120 -500
   equiv name twfeed3 layer 1 120 500
pin_group
pin name SEL_A_11_bF$pin/A signal SEL_A_11_bF$buf1 layer 1 -120 -270
end_pin_group
pin name B signal DATA_A[5] layer 1 -20 -110
pin name Y signal _586_ layer 1 120 -50
cell 469 INVX1:_1417_
left -80 right 80 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed1 layer 1 40 500
pin name A signal DATA_A[21] layer 1 -40 -270
pin name Y signal _587_ layer 1 40 0
cell 470 NAND2X1:_1418_
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -500
   equiv name twfeed1 layer 1 0 500
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed2 layer 1 80 500
pin_group
pin name SEL_A_11_bF$pin/A signal SEL_A_11_bF$buf0 layer 1 -80 -170
end_pin_group
pin name B signal _587_ layer 1 80 70
pin name Y signal _588_ layer 1 50 -340
cell 471 NAND3X1:_1419_
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name twfeed3 signal TW_PASS_THRU layer 1 120 -500
   equiv name twfeed3 layer 1 120 500
pin name A signal _618_ layer 1 -120 30
pin name B signal _586_ layer 1 -20 -50
pin name C signal _588_ layer 1 40 130
pin name Y signal _589_ layer 1 -40 340
cell 472 INVX1:_1420_
left -80 right 80 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed1 layer 1 40 500
pin name A signal DATA_A[13] layer 1 -40 -270
pin name Y signal _590_ layer 1 40 0
cell 473 NAND2X1:_1421_
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -500
   equiv name twfeed1 layer 1 0 500
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed2 layer 1 80 500
pin_group
pin name SEL_A_11_bF$pin/A signal SEL_A_11_bF$buf4 layer 1 -80 -170
end_pin_group
pin name B signal DATA_A[29] layer 1 80 70
pin name Y signal _591_ layer 1 50 -340
cell 474 OAI21X1:_1422_
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name twfeed3 signal TW_PASS_THRU layer 1 120 -500
   equiv name twfeed3 layer 1 120 500
pin name A signal _590_ layer 1 -80 -165
pin_group
pin name SEL_A_11_bF$pin/B signal SEL_A_11_bF$buf3 layer 1 -40 -70
end_pin_group
pin name C signal _591_ layer 1 80 150
pin name Y signal _592_ layer 1 25 -50
cell 475 NAND2X1:_1423_
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -500
   equiv name twfeed1 layer 1 0 500
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed2 layer 1 80 500
pin name A signal SEL_A[10] layer 1 -80 -170
pin name B signal _592_ layer 1 80 70
pin name Y signal _593_ layer 1 50 -340
cell 476 NAND3X1:_1424_
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name twfeed3 signal TW_PASS_THRU layer 1 120 -500
   equiv name twfeed3 layer 1 120 500
pin name A signal SEL_A[9] layer 1 -120 30
pin name B signal _589_ layer 1 -20 -50
pin name C signal _593_ layer 1 40 130
pin name Y signal _594_ layer 1 -40 340
cell 477 NAND3X1:_1425_
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name twfeed3 signal TW_PASS_THRU layer 1 120 -500
   equiv name twfeed3 layer 1 120 500
pin name A signal _616_ layer 1 -120 30
pin name B signal _585_ layer 1 -20 -50
pin name C signal _594_ layer 1 40 130
pin name Y signal _595_ layer 1 -40 340
cell 478 OR2X2:_1426_
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name twfeed3 signal TW_PASS_THRU layer 1 120 -500
   equiv name twfeed3 layer 1 120 500
pin_group
pin name SEL_B_11_bF$pin/A signal SEL_B_11_bF$buf0 layer 1 -120 -270
end_pin_group
pin name B signal DATA_B[5] layer 1 -20 -110
pin name Y signal _596_ layer 1 120 -50
cell 479 INVX1:_1427_
left -80 right 80 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed1 layer 1 40 500
pin name A signal DATA_B[21] layer 1 -40 -270
pin name Y signal _597_ layer 1 40 0
cell 480 NAND2X1:_1428_
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -500
   equiv name twfeed1 layer 1 0 500
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed2 layer 1 80 500
pin_group
pin name SEL_B_11_bF$pin/A signal SEL_B_11_bF$buf4 layer 1 -80 -170
end_pin_group
pin name B signal _597_ layer 1 80 70
pin name Y signal _598_ layer 1 50 -340
cell 481 NAND3X1:_1429_
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name twfeed3 signal TW_PASS_THRU layer 1 120 -500
   equiv name twfeed3 layer 1 120 500
pin name A signal _481_ layer 1 -120 30
pin name B signal _596_ layer 1 -20 -50
pin name C signal _598_ layer 1 40 130
pin name Y signal _599_ layer 1 -40 340
cell 482 INVX1:_1430_
left -80 right 80 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed1 layer 1 40 500
pin name A signal DATA_B[29] layer 1 -40 -270
pin name Y signal _600_ layer 1 40 0
cell 483 NAND2X1:_1431_
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -500
   equiv name twfeed1 layer 1 0 500
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed2 layer 1 80 500
pin_group
pin name SEL_B_11_bF$pin/A signal SEL_B_11_bF$buf3 layer 1 -80 -170
end_pin_group
pin name B signal _600_ layer 1 80 70
pin name Y signal _601_ layer 1 50 -340
cell 484 OR2X2:_1432_
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name twfeed3 signal TW_PASS_THRU layer 1 120 -500
   equiv name twfeed3 layer 1 120 500
pin_group
pin name SEL_B_11_bF$pin/A signal SEL_B_11_bF$buf2 layer 1 -120 -270
end_pin_group
pin name B signal DATA_B[13] layer 1 -20 -110
pin name Y signal _602_ layer 1 120 -50
cell 485 NAND3X1:_1433_
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name twfeed3 signal TW_PASS_THRU layer 1 120 -500
   equiv name twfeed3 layer 1 120 500
pin name A signal SEL_B[10] layer 1 -120 30
pin name B signal _602_ layer 1 -20 -50
pin name C signal _601_ layer 1 40 130
pin name Y signal _603_ layer 1 -40 340
cell 486 NAND3X1:_1434_
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name twfeed3 signal TW_PASS_THRU layer 1 120 -500
   equiv name twfeed3 layer 1 120 500
pin name A signal SEL_B[9] layer 1 -120 30
pin name B signal _599_ layer 1 -20 -50
pin name C signal _603_ layer 1 40 130
pin name Y signal _604_ layer 1 -40 340
cell 487 OR2X2:_1435_
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name twfeed3 signal TW_PASS_THRU layer 1 120 -500
   equiv name twfeed3 layer 1 120 500
pin_group
pin name SEL_B_11_bF$pin/A signal SEL_B_11_bF$buf1 layer 1 -120 -270
end_pin_group
pin name B signal DATA_B[1] layer 1 -20 -110
pin name Y signal _605_ layer 1 120 -50
cell 488 INVX1:_1436_
left -80 right 80 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed1 layer 1 40 500
pin name A signal DATA_B[17] layer 1 -40 -270
pin name Y signal _606_ layer 1 40 0
cell 489 NAND2X1:_1437_
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -500
   equiv name twfeed1 layer 1 0 500
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed2 layer 1 80 500
pin_group
pin name SEL_B_11_bF$pin/A signal SEL_B_11_bF$buf0 layer 1 -80 -170
end_pin_group
pin name B signal _606_ layer 1 80 70
pin name Y signal _607_ layer 1 50 -340
cell 490 NAND3X1:_1438_
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name twfeed3 signal TW_PASS_THRU layer 1 120 -500
   equiv name twfeed3 layer 1 120 500
pin name A signal _481_ layer 1 -120 30
pin name B signal _605_ layer 1 -20 -50
pin name C signal _607_ layer 1 40 130
pin name Y signal _608_ layer 1 -40 340
cell 491 INVX1:_1439_
left -80 right 80 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed1 layer 1 40 500
pin name A signal DATA_B[9] layer 1 -40 -270
pin name Y signal _609_ layer 1 40 0
cell 492 NAND2X1:_1440_
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -500
   equiv name twfeed1 layer 1 0 500
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed2 layer 1 80 500
pin_group
pin name SEL_B_11_bF$pin/A signal SEL_B_11_bF$buf4 layer 1 -80 -170
end_pin_group
pin name B signal DATA_B[25] layer 1 80 70
pin name Y signal _610_ layer 1 50 -340
cell 493 OAI21X1:_1441_
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name twfeed3 signal TW_PASS_THRU layer 1 120 -500
   equiv name twfeed3 layer 1 120 500
pin name A signal _609_ layer 1 -80 -165
pin_group
pin name SEL_B_11_bF$pin/B signal SEL_B_11_bF$buf3 layer 1 -40 -70
end_pin_group
pin name C signal _610_ layer 1 80 150
pin name Y signal _611_ layer 1 25 -50
cell 494 NAND2X1:_1442_
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -500
   equiv name twfeed1 layer 1 0 500
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed2 layer 1 80 500
pin name A signal SEL_B[10] layer 1 -80 -170
pin name B signal _611_ layer 1 80 70
pin name Y signal _612_ layer 1 50 -340
cell 495 NAND3X1:_1443_
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name twfeed3 signal TW_PASS_THRU layer 1 120 -500
   equiv name twfeed3 layer 1 120 500
pin name A signal _480_ layer 1 -120 30
pin name B signal _608_ layer 1 -20 -50
pin name C signal _612_ layer 1 40 130
pin name Y signal _613_ layer 1 -40 340
cell 496 NAND3X1:_1444_
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name twfeed3 signal TW_PASS_THRU layer 1 120 -500
   equiv name twfeed3 layer 1 120 500
pin name A signal SEL_AB[3] layer 1 -120 30
pin name B signal _604_ layer 1 -20 -50
pin name C signal _613_ layer 1 40 130
pin name Y signal _614_ layer 1 -40 340
cell 497 AOI21X1:_1445_
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name twfeed3 signal TW_PASS_THRU layer 1 120 -500
   equiv name twfeed3 layer 1 120 500
pin name A signal _595_ layer 1 -80 -35
pin name B signal _614_ layer 1 -40 -130
pin name C signal _615_ layer 1 120 -250
pin name Y signal _479_[1] layer 1 40 -340
cell 498 DFFPOSX1:_1446_
left -480 right 480 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -360 -500
   equiv name twfeed1 layer 1 -360 500
pin name twfeed2 signal TW_PASS_THRU layer 1 -280 -500
   equiv name twfeed2 layer 1 -280 500
pin name twfeed3 signal TW_PASS_THRU layer 1 -200 -500
   equiv name twfeed3 layer 1 -200 500
pin name twfeed4 signal TW_PASS_THRU layer 1 -120 -500
   equiv name twfeed4 layer 1 -120 500
pin name twfeed5 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed5 layer 1 -40 500
pin name twfeed6 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed6 layer 1 40 500
pin name twfeed7 signal TW_PASS_THRU layer 1 120 -500
   equiv name twfeed7 layer 1 120 500
pin name twfeed8 signal TW_PASS_THRU layer 1 200 -500
   equiv name twfeed8 layer 1 200 500
pin name twfeed9 signal TW_PASS_THRU layer 1 280 -500
   equiv name twfeed9 layer 1 280 500
pin name twfeed10 signal TW_PASS_THRU layer 1 360 -500
   equiv name twfeed10 layer 1 360 500
pin name twfeed11 signal TW_PASS_THRU layer 1 440 -500
   equiv name twfeed11 layer 1 440 500
pin_group
pin name CLK_bF$pin/CLK signal CLK_bF$buf3 layer 1 -250 -140
end_pin_group
pin name D signal _479_[0] layer 1 -225 -55
pin name Q signal NIBBLES[12] layer 1 290 -210
cell 499 DFFPOSX1:_1447_
left -480 right 480 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -360 -500
   equiv name twfeed1 layer 1 -360 500
pin name twfeed2 signal TW_PASS_THRU layer 1 -280 -500
   equiv name twfeed2 layer 1 -280 500
pin name twfeed3 signal TW_PASS_THRU layer 1 -200 -500
   equiv name twfeed3 layer 1 -200 500
pin name twfeed4 signal TW_PASS_THRU layer 1 -120 -500
   equiv name twfeed4 layer 1 -120 500
pin name twfeed5 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed5 layer 1 -40 500
pin name twfeed6 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed6 layer 1 40 500
pin name twfeed7 signal TW_PASS_THRU layer 1 120 -500
   equiv name twfeed7 layer 1 120 500
pin name twfeed8 signal TW_PASS_THRU layer 1 200 -500
   equiv name twfeed8 layer 1 200 500
pin name twfeed9 signal TW_PASS_THRU layer 1 280 -500
   equiv name twfeed9 layer 1 280 500
pin name twfeed10 signal TW_PASS_THRU layer 1 360 -500
   equiv name twfeed10 layer 1 360 500
pin name twfeed11 signal TW_PASS_THRU layer 1 440 -500
   equiv name twfeed11 layer 1 440 500
pin_group
pin name CLK_bF$pin/CLK signal CLK_bF$buf2 layer 1 -250 -140
end_pin_group
pin name D signal _479_[1] layer 1 -225 -55
pin name Q signal NIBBLES[13] layer 1 290 -210
cell 500 DFFPOSX1:_1448_
left -480 right 480 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -360 -500
   equiv name twfeed1 layer 1 -360 500
pin name twfeed2 signal TW_PASS_THRU layer 1 -280 -500
   equiv name twfeed2 layer 1 -280 500
pin name twfeed3 signal TW_PASS_THRU layer 1 -200 -500
   equiv name twfeed3 layer 1 -200 500
pin name twfeed4 signal TW_PASS_THRU layer 1 -120 -500
   equiv name twfeed4 layer 1 -120 500
pin name twfeed5 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed5 layer 1 -40 500
pin name twfeed6 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed6 layer 1 40 500
pin name twfeed7 signal TW_PASS_THRU layer 1 120 -500
   equiv name twfeed7 layer 1 120 500
pin name twfeed8 signal TW_PASS_THRU layer 1 200 -500
   equiv name twfeed8 layer 1 200 500
pin name twfeed9 signal TW_PASS_THRU layer 1 280 -500
   equiv name twfeed9 layer 1 280 500
pin name twfeed10 signal TW_PASS_THRU layer 1 360 -500
   equiv name twfeed10 layer 1 360 500
pin name twfeed11 signal TW_PASS_THRU layer 1 440 -500
   equiv name twfeed11 layer 1 440 500
pin_group
pin name CLK_bF$pin/CLK signal CLK_bF$buf1 layer 1 -250 -140
end_pin_group
pin name D signal _479_[2] layer 1 -225 -55
pin name Q signal NIBBLES[14] layer 1 290 -210
cell 501 DFFPOSX1:_1449_
left -480 right 480 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -360 -500
   equiv name twfeed1 layer 1 -360 500
pin name twfeed2 signal TW_PASS_THRU layer 1 -280 -500
   equiv name twfeed2 layer 1 -280 500
pin name twfeed3 signal TW_PASS_THRU layer 1 -200 -500
   equiv name twfeed3 layer 1 -200 500
pin name twfeed4 signal TW_PASS_THRU layer 1 -120 -500
   equiv name twfeed4 layer 1 -120 500
pin name twfeed5 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed5 layer 1 -40 500
pin name twfeed6 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed6 layer 1 40 500
pin name twfeed7 signal TW_PASS_THRU layer 1 120 -500
   equiv name twfeed7 layer 1 120 500
pin name twfeed8 signal TW_PASS_THRU layer 1 200 -500
   equiv name twfeed8 layer 1 200 500
pin name twfeed9 signal TW_PASS_THRU layer 1 280 -500
   equiv name twfeed9 layer 1 280 500
pin name twfeed10 signal TW_PASS_THRU layer 1 360 -500
   equiv name twfeed10 layer 1 360 500
pin name twfeed11 signal TW_PASS_THRU layer 1 440 -500
   equiv name twfeed11 layer 1 440 500
pin_group
pin name CLK_bF$pin/CLK signal CLK_bF$buf0 layer 1 -250 -140
end_pin_group
pin name D signal _479_[3] layer 1 -225 -55
pin name Q signal NIBBLES[15] layer 1 290 -210
cell 502 AND2X2:_1450_
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name twfeed3 signal TW_PASS_THRU layer 1 120 -500
   equiv name twfeed3 layer 1 120 500
pin_group
pin name RESET_L_bF$pin/A signal RESET_L_bF$buf2 layer 1 -120 -130
end_pin_group
pin name B signal NIBBLES[12] layer 1 -40 -50
pin name Y signal _643_[0] layer 1 90 -340
cell 503 AND2X2:_1451_
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name twfeed3 signal TW_PASS_THRU layer 1 120 -500
   equiv name twfeed3 layer 1 120 500
pin_group
pin name RESET_L_bF$pin/A signal RESET_L_bF$buf1 layer 1 -120 -130
end_pin_group
pin name B signal NIBBLES[13] layer 1 -40 -50
pin name Y signal _643_[1] layer 1 90 -340
cell 504 AND2X2:_1452_
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name twfeed3 signal TW_PASS_THRU layer 1 120 -500
   equiv name twfeed3 layer 1 120 500
pin_group
pin name RESET_L_bF$pin/A signal RESET_L_bF$buf0 layer 1 -120 -130
end_pin_group
pin name B signal NIBBLES[14] layer 1 -40 -50
pin name Y signal _643_[2] layer 1 90 -340
cell 505 AND2X2:_1453_
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name twfeed3 signal TW_PASS_THRU layer 1 120 -500
   equiv name twfeed3 layer 1 120 500
pin_group
pin name RESET_L_bF$pin/A signal RESET_L_bF$buf4 layer 1 -120 -130
end_pin_group
pin name B signal NIBBLES[15] layer 1 -40 -50
pin name Y signal _643_[3] layer 1 90 -340
cell 506 AND2X2:_1454_
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name twfeed3 signal TW_PASS_THRU layer 1 120 -500
   equiv name twfeed3 layer 1 120 500
pin_group
pin name RESET_L_bF$pin/A signal RESET_L_bF$buf3 layer 1 -120 -130
end_pin_group
pin name B signal NIBBLES[8] layer 1 -40 -50
pin name Y signal _642_[0] layer 1 90 -340
cell 507 AND2X2:_1455_
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name twfeed3 signal TW_PASS_THRU layer 1 120 -500
   equiv name twfeed3 layer 1 120 500
pin_group
pin name RESET_L_bF$pin/A signal RESET_L_bF$buf2 layer 1 -120 -130
end_pin_group
pin name B signal NIBBLES[9] layer 1 -40 -50
pin name Y signal _642_[1] layer 1 90 -340
cell 508 AND2X2:_1456_
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name twfeed3 signal TW_PASS_THRU layer 1 120 -500
   equiv name twfeed3 layer 1 120 500
pin_group
pin name RESET_L_bF$pin/A signal RESET_L_bF$buf1 layer 1 -120 -130
end_pin_group
pin name B signal NIBBLES[10] layer 1 -40 -50
pin name Y signal _642_[2] layer 1 90 -340
cell 509 AND2X2:_1457_
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name twfeed3 signal TW_PASS_THRU layer 1 120 -500
   equiv name twfeed3 layer 1 120 500
pin_group
pin name RESET_L_bF$pin/A signal RESET_L_bF$buf0 layer 1 -120 -130
end_pin_group
pin name B signal NIBBLES[11] layer 1 -40 -50
pin name Y signal _642_[3] layer 1 90 -340
cell 510 AND2X2:_1458_
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name twfeed3 signal TW_PASS_THRU layer 1 120 -500
   equiv name twfeed3 layer 1 120 500
pin_group
pin name RESET_L_bF$pin/A signal RESET_L_bF$buf4 layer 1 -120 -130
end_pin_group
pin name B signal NIBBLES[4] layer 1 -40 -50
pin name Y signal _641_[0] layer 1 90 -340
cell 511 AND2X2:_1459_
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name twfeed3 signal TW_PASS_THRU layer 1 120 -500
   equiv name twfeed3 layer 1 120 500
pin_group
pin name RESET_L_bF$pin/A signal RESET_L_bF$buf3 layer 1 -120 -130
end_pin_group
pin name B signal NIBBLES[5] layer 1 -40 -50
pin name Y signal _641_[1] layer 1 90 -340
cell 512 AND2X2:_1460_
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name twfeed3 signal TW_PASS_THRU layer 1 120 -500
   equiv name twfeed3 layer 1 120 500
pin_group
pin name RESET_L_bF$pin/A signal RESET_L_bF$buf2 layer 1 -120 -130
end_pin_group
pin name B signal NIBBLES[6] layer 1 -40 -50
pin name Y signal _641_[2] layer 1 90 -340
cell 513 AND2X2:_1461_
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name twfeed3 signal TW_PASS_THRU layer 1 120 -500
   equiv name twfeed3 layer 1 120 500
pin_group
pin name RESET_L_bF$pin/A signal RESET_L_bF$buf1 layer 1 -120 -130
end_pin_group
pin name B signal NIBBLES[7] layer 1 -40 -50
pin name Y signal _641_[3] layer 1 90 -340
cell 514 AND2X2:_1462_
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name twfeed3 signal TW_PASS_THRU layer 1 120 -500
   equiv name twfeed3 layer 1 120 500
pin_group
pin name RESET_L_bF$pin/A signal RESET_L_bF$buf0 layer 1 -120 -130
end_pin_group
pin name B signal NIBBLES[0] layer 1 -40 -50
pin name Y signal _640_[0] layer 1 90 -340
cell 515 AND2X2:_1463_
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name twfeed3 signal TW_PASS_THRU layer 1 120 -500
   equiv name twfeed3 layer 1 120 500
pin_group
pin name RESET_L_bF$pin/A signal RESET_L_bF$buf4 layer 1 -120 -130
end_pin_group
pin name B signal NIBBLES[1] layer 1 -40 -50
pin name Y signal _640_[1] layer 1 90 -340
cell 516 AND2X2:_1464_
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name twfeed3 signal TW_PASS_THRU layer 1 120 -500
   equiv name twfeed3 layer 1 120 500
pin_group
pin name RESET_L_bF$pin/A signal RESET_L_bF$buf3 layer 1 -120 -130
end_pin_group
pin name B signal NIBBLES[2] layer 1 -40 -50
pin name Y signal _640_[2] layer 1 90 -340
cell 517 AND2X2:_1465_
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name twfeed3 signal TW_PASS_THRU layer 1 120 -500
   equiv name twfeed3 layer 1 120 500
pin_group
pin name RESET_L_bF$pin/A signal RESET_L_bF$buf2 layer 1 -120 -130
end_pin_group
pin name B signal NIBBLES[3] layer 1 -40 -50
pin name Y signal _640_[3] layer 1 90 -340
cell 518 INVX4:_1466_
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -500
   equiv name twfeed1 layer 1 0 500
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed2 layer 1 80 500
pin_group
pin name RESET_L_bF$pin/A signal RESET_L_bF$buf1 layer 1 -80 -170
end_pin_group
pin name Y signal _746_ layer 1 0 0
cell 519 INVX1:_1467_
left -80 right 80 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed1 layer 1 40 500
pin name A signal \nibble_mayor.nibble_C\[3] layer 1 -40 -270
pin name Y signal _747_ layer 1 40 0
cell 520 INVX1:_1468_
left -80 right 80 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed1 layer 1 40 500
pin name A signal \nibble_mayor.nibble_D\[3] layer 1 -40 -270
pin name Y signal _748_ layer 1 40 0
cell 521 NAND2X1:_1469_
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -500
   equiv name twfeed1 layer 1 0 500
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed2 layer 1 80 500
pin name A signal _747_ layer 1 -80 -170
pin name B signal _748_ layer 1 80 70
pin name Y signal _749_ layer 1 50 -340
cell 522 NAND2X1:_1470_
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -500
   equiv name twfeed1 layer 1 0 500
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed2 layer 1 80 500
pin name A signal \nibble_mayor.nibble_C\[3] layer 1 -80 -170
pin name B signal \nibble_mayor.nibble_D\[3] layer 1 80 70
pin name Y signal _750_ layer 1 50 -340
cell 523 NAND2X1:_1471_
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -500
   equiv name twfeed1 layer 1 0 500
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed2 layer 1 80 500
pin name A signal \nibble_mayor.nibble_C\[2] layer 1 -80 -170
pin name B signal \nibble_mayor.nibble_D\[2] layer 1 80 70
pin name Y signal _751_ layer 1 50 -340
cell 524 NOR2X1:_1472_
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -500
   equiv name twfeed1 layer 1 0 500
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed2 layer 1 80 500
pin name A signal \nibble_mayor.nibble_C\[2] layer 1 -80 -270
pin name B signal \nibble_mayor.nibble_D\[2] layer 1 80 -30
pin name Y signal _752_ layer 1 0 -150
cell 525 INVX1:_1473_
left -80 right 80 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed1 layer 1 40 500
pin name A signal _752_ layer 1 -40 -270
pin name Y signal _753_ layer 1 40 0
cell 526 AOI22X1:_1474_
left -200 right 200 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed1 layer 1 -80 500
pin name twfeed2 signal TW_PASS_THRU layer 1 0 -500
   equiv name twfeed2 layer 1 0 500
pin name twfeed3 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed3 layer 1 80 500
pin name twfeed4 signal TW_PASS_THRU layer 1 160 -500
   equiv name twfeed4 layer 1 160 500
pin name A signal _749_ layer 1 -120 -35
pin name B signal _750_ layer 1 -80 -130
pin name C signal _753_ layer 1 160 -30
pin name D signal _751_ layer 1 70 -90
pin name Y signal _754_ layer 1 5 -215
cell 527 INVX2:_1475_
left -80 right 80 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed1 layer 1 40 500
pin name A signal \nibble_mayor.nibble_D\[1] layer 1 -40 -170
pin name Y signal _755_ layer 1 40 0
cell 528 INVX2:_1476_
left -80 right 80 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed1 layer 1 40 500
pin name A signal \nibble_mayor.nibble_C\[1] layer 1 -40 -170
pin name Y signal _756_ layer 1 40 0
cell 529 INVX2:_1477_
left -80 right 80 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed1 layer 1 40 500
pin name A signal \nibble_mayor.nibble_C\[0] layer 1 -40 -170
pin name Y signal _757_ layer 1 40 0
cell 530 OAI22X1:_1478_
left -200 right 200 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed1 layer 1 -80 500
pin name twfeed2 signal TW_PASS_THRU layer 1 0 -500
   equiv name twfeed2 layer 1 0 500
pin name twfeed3 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed3 layer 1 80 500
pin name twfeed4 signal TW_PASS_THRU layer 1 160 -500
   equiv name twfeed4 layer 1 160 500
pin name A signal _756_ layer 1 -120 -165
pin name B signal \nibble_mayor.nibble_D\[1] layer 1 -80 -70
pin name C signal _757_ layer 1 160 -130
pin name D signal \nibble_mayor.nibble_D\[0] layer 1 80 -70
pin name Y signal _758_ layer 1 0 -150
cell 531 OAI21X1:_1479_
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name twfeed3 signal TW_PASS_THRU layer 1 120 -500
   equiv name twfeed3 layer 1 120 500
pin name A signal \nibble_mayor.nibble_C\[1] layer 1 -80 -165
pin name B signal _755_ layer 1 -40 -70
pin name C signal _758_ layer 1 80 150
pin name Y signal _759_ layer 1 25 -50
cell 532 NAND2X1:_1480_
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -500
   equiv name twfeed1 layer 1 0 500
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed2 layer 1 80 500
pin name A signal _759_ layer 1 -80 -170
pin name B signal _754_ layer 1 80 70
pin name Y signal _760_ layer 1 50 -340
cell 533 NAND2X1:_1481_
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -500
   equiv name twfeed1 layer 1 0 500
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed2 layer 1 80 500
pin name A signal \nibble_mayor.nibble_D\[3] layer 1 -80 -170
pin name B signal _747_ layer 1 80 70
pin name Y signal _761_ layer 1 50 -340
cell 534 NOR2X1:_1482_
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -500
   equiv name twfeed1 layer 1 0 500
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed2 layer 1 80 500
pin name A signal \nibble_mayor.nibble_C\[3] layer 1 -80 -270
pin name B signal \nibble_mayor.nibble_D\[3] layer 1 80 -30
pin name Y signal _762_ layer 1 0 -150
cell 535 AND2X2:_1483_
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name twfeed3 signal TW_PASS_THRU layer 1 120 -500
   equiv name twfeed3 layer 1 120 500
pin name A signal \nibble_mayor.nibble_C\[3] layer 1 -120 -130
pin name B signal \nibble_mayor.nibble_D\[3] layer 1 -40 -50
pin name Y signal _763_ layer 1 90 -340
cell 536 INVX1:_1484_
left -80 right 80 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed1 layer 1 40 500
pin name A signal \nibble_mayor.nibble_D\[2] layer 1 -40 -270
pin name Y signal _764_ layer 1 40 0
cell 537 NOR2X1:_1485_
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -500
   equiv name twfeed1 layer 1 0 500
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed2 layer 1 80 500
pin name A signal \nibble_mayor.nibble_C\[2] layer 1 -80 -270
pin name B signal _764_ layer 1 80 -30
pin name Y signal _765_ layer 1 0 -150
cell 538 OAI21X1:_1486_
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name twfeed3 signal TW_PASS_THRU layer 1 120 -500
   equiv name twfeed3 layer 1 120 500
pin name A signal _762_ layer 1 -80 -165
pin name B signal _763_ layer 1 -40 -70
pin name C signal _765_ layer 1 80 150
pin name Y signal _766_ layer 1 25 -50
cell 539 AND2X2:_1487_
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name twfeed3 signal TW_PASS_THRU layer 1 120 -500
   equiv name twfeed3 layer 1 120 500
pin name A signal _766_ layer 1 -120 -130
pin name B signal _761_ layer 1 -40 -50
pin name Y signal _767_ layer 1 90 -340
cell 540 NAND2X1:_1488_
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -500
   equiv name twfeed1 layer 1 0 500
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed2 layer 1 80 500
pin name A signal \nibble_mayor.nibble_C\[1] layer 1 -80 -170
pin name B signal \nibble_mayor.nibble_D\[1] layer 1 80 70
pin name Y signal _768_ layer 1 50 -340
cell 541 NAND2X1:_1489_
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -500
   equiv name twfeed1 layer 1 0 500
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed2 layer 1 80 500
pin name A signal _756_ layer 1 -80 -170
pin name B signal _755_ layer 1 80 70
pin name Y signal _769_ layer 1 50 -340
cell 542 NAND2X1:_1490_
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -500
   equiv name twfeed1 layer 1 0 500
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed2 layer 1 80 500
pin name A signal \nibble_mayor.nibble_C\[0] layer 1 -80 -170
pin name B signal \nibble_mayor.nibble_D\[0] layer 1 80 70
pin name Y signal _770_ layer 1 50 -340
cell 543 INVX1:_1491_
left -80 right 80 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed1 layer 1 40 500
pin name A signal \nibble_mayor.nibble_D\[0] layer 1 -40 -270
pin name Y signal _771_ layer 1 40 0
cell 544 NAND2X1:_1492_
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -500
   equiv name twfeed1 layer 1 0 500
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed2 layer 1 80 500
pin name A signal _757_ layer 1 -80 -170
pin name B signal _771_ layer 1 80 70
pin name Y signal _772_ layer 1 50 -340
cell 545 AOI22X1:_1493_
left -200 right 200 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed1 layer 1 -80 500
pin name twfeed2 signal TW_PASS_THRU layer 1 0 -500
   equiv name twfeed2 layer 1 0 500
pin name twfeed3 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed3 layer 1 80 500
pin name twfeed4 signal TW_PASS_THRU layer 1 160 -500
   equiv name twfeed4 layer 1 160 500
pin name A signal _769_ layer 1 -120 -35
pin name B signal _768_ layer 1 -80 -130
pin name C signal _770_ layer 1 160 -30
pin name D signal _772_ layer 1 70 -90
pin name Y signal _773_ layer 1 5 -215
cell 546 AOI22X1:_1494_
left -200 right 200 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed1 layer 1 -80 500
pin name twfeed2 signal TW_PASS_THRU layer 1 0 -500
   equiv name twfeed2 layer 1 0 500
pin name twfeed3 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed3 layer 1 80 500
pin name twfeed4 signal TW_PASS_THRU layer 1 160 -500
   equiv name twfeed4 layer 1 160 500
pin name A signal _754_ layer 1 -120 -35
pin name B signal _773_ layer 1 -80 -130
pin name C signal _760_ layer 1 160 -30
pin name D signal _767_ layer 1 70 -90
pin name Y signal _644_ layer 1 5 -215
cell 547 NOR2X1:_1495_
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -500
   equiv name twfeed1 layer 1 0 500
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed2 layer 1 80 500
pin name A signal \nibble_mayor.nibble_A\[3] layer 1 -80 -270
pin name B signal \nibble_mayor.nibble_B\[3] layer 1 80 -30
pin name Y signal _645_ layer 1 0 -150
cell 548 OAI21X1:_1496_
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name twfeed3 signal TW_PASS_THRU layer 1 120 -500
   equiv name twfeed3 layer 1 120 500
pin name A signal \nibble_mayor.nibble_C\[3] layer 1 -80 -165
pin name B signal \nibble_mayor.nibble_D\[3] layer 1 -40 -70
pin_group
pin name RESET_L_bF$pin/C signal RESET_L_bF$buf0 layer 1 80 150
end_pin_group
pin name Y signal _646_ layer 1 25 -50
cell 549 OAI21X1:_1497_
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name twfeed3 signal TW_PASS_THRU layer 1 120 -500
   equiv name twfeed3 layer 1 120 500
pin name A signal _645_ layer 1 -80 -165
pin name B signal _746_ layer 1 -40 -70
pin name C signal _646_ layer 1 80 150
pin name Y signal _639_[3] layer 1 25 -50
cell 550 OAI21X1:_1498_
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name twfeed3 signal TW_PASS_THRU layer 1 120 -500
   equiv name twfeed3 layer 1 120 500
pin name A signal _645_ layer 1 -80 -165
pin name B signal _646_ layer 1 -40 -70
pin name C signal _639_[3] layer 1 80 150
pin name Y signal _647_ layer 1 25 -50
cell 551 INVX1:_1499_
left -80 right 80 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed1 layer 1 40 500
pin name A signal _647_ layer 1 -40 -270
pin name Y signal _648_ layer 1 40 0
cell 552 INVX2:_1500_
left -80 right 80 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed1 layer 1 40 500
pin name A signal \nibble_mayor.nibble_B\[2] layer 1 -40 -170
pin name Y signal _649_ layer 1 40 0
cell 553 NOR2X1:_1501_
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -500
   equiv name twfeed1 layer 1 0 500
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed2 layer 1 80 500
pin name A signal \nibble_mayor.nibble_A\[2] layer 1 -80 -270
pin name B signal _649_ layer 1 80 -30
pin name Y signal _650_ layer 1 0 -150
cell 554 INVX1:_1502_
left -80 right 80 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed1 layer 1 40 500
pin name A signal \nibble_mayor.nibble_B\[3] layer 1 -40 -270
pin name Y signal _651_ layer 1 40 0
cell 555 INVX2:_1503_
left -80 right 80 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed1 layer 1 40 500
pin name A signal \nibble_mayor.nibble_B\[1] layer 1 -40 -170
pin name Y signal _652_ layer 1 40 0
cell 556 OAI22X1:_1504_
left -200 right 200 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed1 layer 1 -80 500
pin name twfeed2 signal TW_PASS_THRU layer 1 0 -500
   equiv name twfeed2 layer 1 0 500
pin name twfeed3 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed3 layer 1 80 500
pin name twfeed4 signal TW_PASS_THRU layer 1 160 -500
   equiv name twfeed4 layer 1 160 500
pin name A signal _651_ layer 1 -120 -165
pin name B signal \nibble_mayor.nibble_A\[3] layer 1 -80 -70
pin name C signal \nibble_mayor.nibble_A\[1] layer 1 160 -130
pin name D signal _652_ layer 1 80 -70
pin name Y signal _653_ layer 1 0 -150
cell 557 NOR2X1:_1505_
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -500
   equiv name twfeed1 layer 1 0 500
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed2 layer 1 80 500
pin name A signal _650_ layer 1 -80 -270
pin name B signal _653_ layer 1 80 -30
pin name Y signal _654_ layer 1 0 -150
cell 558 NAND2X1:_1506_
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -500
   equiv name twfeed1 layer 1 0 500
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed2 layer 1 80 500
pin name A signal \nibble_mayor.nibble_A\[1] layer 1 -80 -170
pin name B signal _652_ layer 1 80 70
pin name Y signal _655_ layer 1 50 -340
cell 559 INVX1:_1507_
left -80 right 80 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed1 layer 1 40 500
pin name A signal \nibble_mayor.nibble_B\[0] layer 1 -40 -270
pin name Y signal _656_ layer 1 40 0
cell 560 NOR2X1:_1508_
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -500
   equiv name twfeed1 layer 1 0 500
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed2 layer 1 80 500
pin name A signal \nibble_mayor.nibble_A\[0] layer 1 -80 -270
pin name B signal _656_ layer 1 80 -30
pin name Y signal _657_ layer 1 0 -150
cell 561 INVX2:_1509_
left -80 right 80 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed1 layer 1 40 500
pin name A signal \nibble_mayor.nibble_A\[3] layer 1 -40 -170
pin name Y signal _658_ layer 1 40 0
cell 562 INVX2:_1510_
left -80 right 80 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed1 layer 1 40 500
pin name A signal \nibble_mayor.nibble_A\[2] layer 1 -40 -170
pin name Y signal _659_ layer 1 40 0
cell 563 OAI22X1:_1511_
left -200 right 200 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed1 layer 1 -80 500
pin name twfeed2 signal TW_PASS_THRU layer 1 0 -500
   equiv name twfeed2 layer 1 0 500
pin name twfeed3 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed3 layer 1 80 500
pin name twfeed4 signal TW_PASS_THRU layer 1 160 -500
   equiv name twfeed4 layer 1 160 500
pin name A signal _658_ layer 1 -120 -165
pin name B signal \nibble_mayor.nibble_B\[3] layer 1 -80 -70
pin name C signal _659_ layer 1 160 -130
pin name D signal \nibble_mayor.nibble_B\[2] layer 1 80 -70
pin name Y signal _660_ layer 1 0 -150
cell 564 AOI21X1:_1512_
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name twfeed3 signal TW_PASS_THRU layer 1 120 -500
   equiv name twfeed3 layer 1 120 500
pin name A signal _655_ layer 1 -80 -35
pin name B signal _657_ layer 1 -40 -130
pin name C signal _660_ layer 1 120 -250
pin name Y signal _661_ layer 1 40 -340
cell 565 NAND2X1:_1513_
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -500
   equiv name twfeed1 layer 1 0 500
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed2 layer 1 80 500
pin name A signal _654_ layer 1 -80 -170
pin name B signal _661_ layer 1 80 70
pin name Y signal _662_ layer 1 50 -340
cell 566 NAND2X1:_1514_
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -500
   equiv name twfeed1 layer 1 0 500
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed2 layer 1 80 500
pin name A signal \nibble_mayor.nibble_B\[3] layer 1 -80 -170
pin name B signal _658_ layer 1 80 70
pin name Y signal _663_ layer 1 50 -340
cell 567 NOR2X1:_1515_
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -500
   equiv name twfeed1 layer 1 0 500
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed2 layer 1 80 500
pin name A signal \nibble_mayor.nibble_B\[3] layer 1 -80 -270
pin name B signal _658_ layer 1 80 -30
pin name Y signal _664_ layer 1 0 -150
cell 568 NOR2X1:_1516_
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -500
   equiv name twfeed1 layer 1 0 500
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed2 layer 1 80 500
pin name A signal \nibble_mayor.nibble_B\[2] layer 1 -80 -270
pin name B signal _659_ layer 1 80 -30
pin name Y signal _665_ layer 1 0 -150
cell 569 AOI21X1:_1517_
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name twfeed3 signal TW_PASS_THRU layer 1 120 -500
   equiv name twfeed3 layer 1 120 500
pin name A signal _663_ layer 1 -80 -35
pin name B signal _665_ layer 1 -40 -130
pin name C signal _664_ layer 1 120 -250
pin name Y signal _666_ layer 1 40 -340
cell 570 NAND3X1:_1518_
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name twfeed3 signal TW_PASS_THRU layer 1 120 -500
   equiv name twfeed3 layer 1 120 500
pin name A signal \nibble_mayor.nibble_B\[2] layer 1 -120 30
pin name B signal _666_ layer 1 -20 -50
pin name C signal _662_ layer 1 40 130
pin name Y signal _667_ layer 1 -40 340
cell 571 NAND2X1:_1519_
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -500
   equiv name twfeed1 layer 1 0 500
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed2 layer 1 80 500
pin name A signal \nibble_mayor.nibble_B\[2] layer 1 -80 -170
pin name B signal _659_ layer 1 80 70
pin name Y signal _668_ layer 1 50 -340
cell 572 INVX1:_1520_
left -80 right 80 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed1 layer 1 40 500
pin name A signal \nibble_mayor.nibble_A\[1] layer 1 -40 -270
pin name Y signal _669_ layer 1 40 0
cell 573 NAND2X1:_1521_
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -500
   equiv name twfeed1 layer 1 0 500
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed2 layer 1 80 500
pin name A signal \nibble_mayor.nibble_B\[1] layer 1 -80 -170
pin name B signal _669_ layer 1 80 70
pin name Y signal _670_ layer 1 50 -340
cell 574 NAND3X1:_1522_
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name twfeed3 signal TW_PASS_THRU layer 1 120 -500
   equiv name twfeed3 layer 1 120 500
pin name A signal _668_ layer 1 -120 30
pin name B signal _670_ layer 1 -20 -50
pin name C signal _663_ layer 1 40 130
pin name Y signal _671_ layer 1 -40 340
cell 575 NOR2X1:_1523_
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -500
   equiv name twfeed1 layer 1 0 500
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed2 layer 1 80 500
pin name A signal \nibble_mayor.nibble_B\[1] layer 1 -80 -270
pin name B signal _669_ layer 1 80 -30
pin name Y signal _672_ layer 1 0 -150
cell 576 INVX1:_1524_
left -80 right 80 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed1 layer 1 40 500
pin name A signal \nibble_mayor.nibble_A\[0] layer 1 -40 -270
pin name Y signal _673_ layer 1 40 0
cell 577 NAND2X1:_1525_
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -500
   equiv name twfeed1 layer 1 0 500
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed2 layer 1 80 500
pin name A signal \nibble_mayor.nibble_B\[0] layer 1 -80 -170
pin name B signal _673_ layer 1 80 70
pin name Y signal _674_ layer 1 50 -340
cell 578 AOI22X1:_1526_
left -200 right 200 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed1 layer 1 -80 500
pin name twfeed2 signal TW_PASS_THRU layer 1 0 -500
   equiv name twfeed2 layer 1 0 500
pin name twfeed3 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed3 layer 1 80 500
pin name twfeed4 signal TW_PASS_THRU layer 1 160 -500
   equiv name twfeed4 layer 1 160 500
pin name A signal _651_ layer 1 -120 -35
pin name B signal \nibble_mayor.nibble_A\[3] layer 1 -80 -130
pin name C signal \nibble_mayor.nibble_A\[2] layer 1 160 -30
pin name D signal _649_ layer 1 70 -90
pin name Y signal _675_ layer 1 5 -215
cell 579 OAI21X1:_1527_
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name twfeed3 signal TW_PASS_THRU layer 1 120 -500
   equiv name twfeed3 layer 1 120 500
pin name A signal _672_ layer 1 -80 -165
pin name B signal _674_ layer 1 -40 -70
pin name C signal _675_ layer 1 80 150
pin name Y signal _676_ layer 1 25 -50
cell 580 OAI21X1:_1528_
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name twfeed3 signal TW_PASS_THRU layer 1 120 -500
   equiv name twfeed3 layer 1 120 500
pin name A signal _676_ layer 1 -80 -165
pin name B signal _671_ layer 1 -40 -70
pin name C signal _666_ layer 1 80 150
pin name Y signal _677_ layer 1 25 -50
cell 581 NAND2X1:_1529_
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -500
   equiv name twfeed1 layer 1 0 500
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed2 layer 1 80 500
pin name A signal \nibble_mayor.nibble_A\[2] layer 1 -80 -170
pin name B signal _677_ layer 1 80 70
pin name Y signal _678_ layer 1 50 -340
cell 582 AOI21X1:_1530_
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name twfeed3 signal TW_PASS_THRU layer 1 120 -500
   equiv name twfeed3 layer 1 120 500
pin name A signal _678_ layer 1 -80 -35
pin name B signal _667_ layer 1 -40 -130
pin name C signal _746_ layer 1 120 -250
pin name Y signal _679_ layer 1 40 -340
cell 583 INVX1:_1531_
left -80 right 80 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed1 layer 1 40 500
pin name A signal \nibble_mayor.nibble_C\[2] layer 1 -40 -270
pin name Y signal _680_ layer 1 40 0
cell 584 AND2X2:_1532_
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name twfeed3 signal TW_PASS_THRU layer 1 120 -500
   equiv name twfeed3 layer 1 120 500
pin name A signal \nibble_mayor.nibble_C\[2] layer 1 -120 -130
pin name B signal \nibble_mayor.nibble_D\[2] layer 1 -40 -50
pin name Y signal _681_ layer 1 90 -340
cell 585 OAI22X1:_1533_
left -200 right 200 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed1 layer 1 -80 500
pin name twfeed2 signal TW_PASS_THRU layer 1 0 -500
   equiv name twfeed2 layer 1 0 500
pin name twfeed3 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed3 layer 1 80 500
pin name twfeed4 signal TW_PASS_THRU layer 1 160 -500
   equiv name twfeed4 layer 1 160 500
pin name A signal _763_ layer 1 -120 -165
pin name B signal _762_ layer 1 -80 -70
pin name C signal _681_ layer 1 160 -130
pin name D signal _752_ layer 1 80 -70
pin name Y signal _682_ layer 1 0 -150
cell 586 NAND2X1:_1534_
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -500
   equiv name twfeed1 layer 1 0 500
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed2 layer 1 80 500
pin name A signal \nibble_mayor.nibble_D\[1] layer 1 -80 -170
pin name B signal _756_ layer 1 80 70
pin name Y signal _683_ layer 1 50 -340
cell 587 AOI21X1:_1535_
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name twfeed3 signal TW_PASS_THRU layer 1 120 -500
   equiv name twfeed3 layer 1 120 500
pin name A signal _683_ layer 1 -80 -35
pin name B signal _758_ layer 1 -40 -130
pin name C signal _682_ layer 1 120 -250
pin name Y signal _684_ layer 1 40 -340
cell 588 OAI21X1:_1536_
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name twfeed3 signal TW_PASS_THRU layer 1 120 -500
   equiv name twfeed3 layer 1 120 500
pin name A signal \nibble_mayor.nibble_C\[3] layer 1 -80 -165
pin name B signal _748_ layer 1 -40 -70
pin name C signal _766_ layer 1 80 150
pin name Y signal _685_ layer 1 25 -50
cell 589 NAND2X1:_1537_
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -500
   equiv name twfeed1 layer 1 0 500
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed2 layer 1 80 500
pin name A signal _773_ layer 1 -80 -170
pin name B signal _754_ layer 1 80 70
pin name Y signal _686_ layer 1 50 -340
cell 590 OAI21X1:_1538_
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name twfeed3 signal TW_PASS_THRU layer 1 120 -500
   equiv name twfeed3 layer 1 120 500
pin name A signal _685_ layer 1 -80 -165
pin name B signal _684_ layer 1 -40 -70
pin name C signal _686_ layer 1 80 150
pin name Y signal _687_ layer 1 25 -50
cell 591 NAND2X1:_1539_
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -500
   equiv name twfeed1 layer 1 0 500
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed2 layer 1 80 500
pin name A signal _680_ layer 1 -80 -170
pin name B signal _687_ layer 1 80 70
pin name Y signal _688_ layer 1 50 -340
cell 592 AOI21X1:_1540_
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name twfeed3 signal TW_PASS_THRU layer 1 120 -500
   equiv name twfeed3 layer 1 120 500
pin name A signal _764_ layer 1 -80 -35
pin name B signal _644_ layer 1 -40 -130
pin name C signal _746_ layer 1 120 -250
pin name Y signal _689_ layer 1 40 -340
cell 593 NAND3X1:_1541_
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name twfeed3 signal TW_PASS_THRU layer 1 120 -500
   equiv name twfeed3 layer 1 120 500
pin name A signal _688_ layer 1 -120 30
pin name B signal _679_ layer 1 -20 -50
pin name C signal _689_ layer 1 40 130
pin name Y signal _690_ layer 1 -40 340
cell 594 NAND2X1:_1542_
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -500
   equiv name twfeed1 layer 1 0 500
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed2 layer 1 80 500
pin name A signal _659_ layer 1 -80 -170
pin name B signal _677_ layer 1 80 70
pin name Y signal _691_ layer 1 50 -340
cell 595 NAND3X1:_1543_
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name twfeed3 signal TW_PASS_THRU layer 1 120 -500
   equiv name twfeed3 layer 1 120 500
pin name A signal _649_ layer 1 -120 30
pin name B signal _666_ layer 1 -20 -50
pin name C signal _662_ layer 1 40 130
pin name Y signal _692_ layer 1 -40 340
cell 596 NAND3X1:_1544_
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name twfeed3 signal TW_PASS_THRU layer 1 120 -500
   equiv name twfeed3 layer 1 120 500
pin_group
pin name RESET_L_bF$pin/A signal RESET_L_bF$buf4 layer 1 -120 30
end_pin_group
pin name B signal _691_ layer 1 -20 -50
pin name C signal _692_ layer 1 40 130
pin name Y signal _693_ layer 1 -40 340
cell 597 NOR2X1:_1545_
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -500
   equiv name twfeed1 layer 1 0 500
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed2 layer 1 80 500
pin name A signal \nibble_mayor.nibble_C\[2] layer 1 -80 -270
pin name B signal _644_ layer 1 80 -30
pin name Y signal _694_ layer 1 0 -150
cell 598 OAI21X1:_1546_
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name twfeed3 signal TW_PASS_THRU layer 1 120 -500
   equiv name twfeed3 layer 1 120 500
pin name A signal _687_ layer 1 -80 -165
pin name B signal \nibble_mayor.nibble_D\[2] layer 1 -40 -70
pin_group
pin name RESET_L_bF$pin/C signal RESET_L_bF$buf3 layer 1 80 150
end_pin_group
pin name Y signal _695_ layer 1 25 -50
cell 599 OAI21X1:_1547_
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name twfeed3 signal TW_PASS_THRU layer 1 120 -500
   equiv name twfeed3 layer 1 120 500
pin name A signal _694_ layer 1 -80 -165
pin name B signal _695_ layer 1 -40 -70
pin name C signal _693_ layer 1 80 150
pin name Y signal _696_ layer 1 25 -50
cell 600 AOI21X1:_1548_
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name twfeed3 signal TW_PASS_THRU layer 1 120 -500
   equiv name twfeed3 layer 1 120 500
pin name A signal _696_ layer 1 -80 -35
pin name B signal _690_ layer 1 -40 -130
pin name C signal _648_ layer 1 120 -250
pin name Y signal _697_ layer 1 40 -340
cell 601 NAND2X1:_1549_
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -500
   equiv name twfeed1 layer 1 0 500
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed2 layer 1 80 500
pin name A signal _669_ layer 1 -80 -170
pin name B signal _677_ layer 1 80 70
pin name Y signal _698_ layer 1 50 -340
cell 602 NAND3X1:_1550_
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name twfeed3 signal TW_PASS_THRU layer 1 120 -500
   equiv name twfeed3 layer 1 120 500
pin name A signal _652_ layer 1 -120 30
pin name B signal _666_ layer 1 -20 -50
pin name C signal _662_ layer 1 40 130
pin name Y signal _699_ layer 1 -40 340
cell 603 NAND3X1:_1551_
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name twfeed3 signal TW_PASS_THRU layer 1 120 -500
   equiv name twfeed3 layer 1 120 500
pin_group
pin name RESET_L_bF$pin/A signal RESET_L_bF$buf2 layer 1 -120 30
end_pin_group
pin name B signal _698_ layer 1 -20 -50
pin name C signal _699_ layer 1 40 130
pin name Y signal _700_ layer 1 -40 340
cell 604 AND2X2:_1552_
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name twfeed3 signal TW_PASS_THRU layer 1 120 -500
   equiv name twfeed3 layer 1 120 500
pin name A signal _687_ layer 1 -120 -130
pin name B signal _756_ layer 1 -40 -50
pin name Y signal _701_ layer 1 90 -340
cell 605 OAI21X1:_1553_
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name twfeed3 signal TW_PASS_THRU layer 1 120 -500
   equiv name twfeed3 layer 1 120 500
pin name A signal _687_ layer 1 -80 -165
pin name B signal \nibble_mayor.nibble_D\[1] layer 1 -40 -70
pin_group
pin name RESET_L_bF$pin/C signal RESET_L_bF$buf1 layer 1 80 150
end_pin_group
pin name Y signal _702_ layer 1 25 -50
cell 606 OAI21X1:_1554_
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name twfeed3 signal TW_PASS_THRU layer 1 120 -500
   equiv name twfeed3 layer 1 120 500
pin name A signal _701_ layer 1 -80 -165
pin name B signal _702_ layer 1 -40 -70
pin name C signal _700_ layer 1 80 150
pin name Y signal _703_ layer 1 25 -50
cell 607 NAND3X1:_1555_
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name twfeed3 signal TW_PASS_THRU layer 1 120 -500
   equiv name twfeed3 layer 1 120 500
pin name A signal \nibble_mayor.nibble_B\[1] layer 1 -120 30
pin name B signal _666_ layer 1 -20 -50
pin name C signal _662_ layer 1 40 130
pin name Y signal _704_ layer 1 -40 340
cell 608 NAND2X1:_1556_
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -500
   equiv name twfeed1 layer 1 0 500
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed2 layer 1 80 500
pin name A signal \nibble_mayor.nibble_A\[1] layer 1 -80 -170
pin name B signal _677_ layer 1 80 70
pin name Y signal _705_ layer 1 50 -340
cell 609 AOI21X1:_1557_
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name twfeed3 signal TW_PASS_THRU layer 1 120 -500
   equiv name twfeed3 layer 1 120 500
pin name A signal _705_ layer 1 -80 -35
pin name B signal _704_ layer 1 -40 -130
pin name C signal _746_ layer 1 120 -250
pin name Y signal _706_ layer 1 40 -340
cell 610 NAND2X1:_1558_
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -500
   equiv name twfeed1 layer 1 0 500
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed2 layer 1 80 500
pin name A signal _756_ layer 1 -80 -170
pin name B signal _687_ layer 1 80 70
pin name Y signal _707_ layer 1 50 -340
cell 611 AOI21X1:_1559_
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name twfeed3 signal TW_PASS_THRU layer 1 120 -500
   equiv name twfeed3 layer 1 120 500
pin name A signal _755_ layer 1 -80 -35
pin name B signal _644_ layer 1 -40 -130
pin name C signal _746_ layer 1 120 -250
pin name Y signal _708_ layer 1 40 -340
cell 612 NAND3X1:_1560_
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name twfeed3 signal TW_PASS_THRU layer 1 120 -500
   equiv name twfeed3 layer 1 120 500
pin name A signal _707_ layer 1 -120 30
pin name B signal _706_ layer 1 -20 -50
pin name C signal _708_ layer 1 40 130
pin name Y signal _709_ layer 1 -40 340
cell 613 INVX1:_1561_
left -80 right 80 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed1 layer 1 40 500
pin name A signal _677_ layer 1 -40 -270
pin name Y signal _710_ layer 1 40 0
cell 614 NOR2X1:_1562_
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -500
   equiv name twfeed1 layer 1 0 500
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed2 layer 1 80 500
pin name A signal \nibble_mayor.nibble_A\[0] layer 1 -80 -270
pin name B signal _710_ layer 1 80 -30
pin name Y signal _711_ layer 1 0 -150
cell 615 OAI21X1:_1563_
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name twfeed3 signal TW_PASS_THRU layer 1 120 -500
   equiv name twfeed3 layer 1 120 500
pin name A signal _677_ layer 1 -80 -165
pin name B signal \nibble_mayor.nibble_B\[0] layer 1 -40 -70
pin_group
pin name RESET_L_bF$pin/C signal RESET_L_bF$buf0 layer 1 80 150
end_pin_group
pin name Y signal _712_ layer 1 25 -50
cell 616 NOR2X1:_1564_
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -500
   equiv name twfeed1 layer 1 0 500
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed2 layer 1 80 500
pin name A signal \nibble_mayor.nibble_C\[0] layer 1 -80 -270
pin name B signal _644_ layer 1 80 -30
pin name Y signal _713_ layer 1 0 -150
cell 617 OAI21X1:_1565_
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name twfeed3 signal TW_PASS_THRU layer 1 120 -500
   equiv name twfeed3 layer 1 120 500
pin name A signal _687_ layer 1 -80 -165
pin name B signal \nibble_mayor.nibble_D\[0] layer 1 -40 -70
pin_group
pin name RESET_L_bF$pin/C signal RESET_L_bF$buf4 layer 1 80 150
end_pin_group
pin name Y signal _714_ layer 1 25 -50
cell 618 OAI22X1:_1566_
left -200 right 200 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed1 layer 1 -80 500
pin name twfeed2 signal TW_PASS_THRU layer 1 0 -500
   equiv name twfeed2 layer 1 0 500
pin name twfeed3 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed3 layer 1 80 500
pin name twfeed4 signal TW_PASS_THRU layer 1 160 -500
   equiv name twfeed4 layer 1 160 500
pin name A signal _711_ layer 1 -120 -165
pin name B signal _712_ layer 1 -80 -70
pin name C signal _713_ layer 1 160 -130
pin name D signal _714_ layer 1 80 -70
pin name Y signal _715_ layer 1 0 -150
cell 619 AOI21X1:_1567_
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name twfeed3 signal TW_PASS_THRU layer 1 120 -500
   equiv name twfeed3 layer 1 120 500
pin name A signal _673_ layer 1 -80 -35
pin name B signal _677_ layer 1 -40 -130
pin name C signal _712_ layer 1 120 -250
pin name Y signal _716_ layer 1 40 -340
cell 620 NAND2X1:_1568_
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -500
   equiv name twfeed1 layer 1 0 500
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed2 layer 1 80 500
pin name A signal _757_ layer 1 -80 -170
pin name B signal _687_ layer 1 80 70
pin name Y signal _717_ layer 1 50 -340
cell 621 AOI21X1:_1569_
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name twfeed3 signal TW_PASS_THRU layer 1 120 -500
   equiv name twfeed3 layer 1 120 500
pin name A signal _771_ layer 1 -80 -35
pin name B signal _644_ layer 1 -40 -130
pin name C signal _746_ layer 1 120 -250
pin name Y signal _718_ layer 1 40 -340
cell 622 NAND3X1:_1570_
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name twfeed3 signal TW_PASS_THRU layer 1 120 -500
   equiv name twfeed3 layer 1 120 500
pin name A signal _717_ layer 1 -120 30
pin name B signal _718_ layer 1 -20 -50
pin name C signal _716_ layer 1 40 130
pin name Y signal _719_ layer 1 -40 340
cell 623 AOI22X1:_1571_
left -200 right 200 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed1 layer 1 -80 500
pin name twfeed2 signal TW_PASS_THRU layer 1 0 -500
   equiv name twfeed2 layer 1 0 500
pin name twfeed3 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed3 layer 1 80 500
pin name twfeed4 signal TW_PASS_THRU layer 1 160 -500
   equiv name twfeed4 layer 1 160 500
pin name A signal _709_ layer 1 -120 -35
pin name B signal _703_ layer 1 -80 -130
pin name C signal _715_ layer 1 160 -30
pin name D signal _719_ layer 1 70 -90
pin name Y signal _720_ layer 1 5 -215
cell 624 NAND2X1:_1572_
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -500
   equiv name twfeed1 layer 1 0 500
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed2 layer 1 80 500
pin name A signal _697_ layer 1 -80 -170
pin name B signal _720_ layer 1 80 70
pin name Y signal _721_ layer 1 50 -340
cell 625 NAND3X1:_1573_
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name twfeed3 signal TW_PASS_THRU layer 1 120 -500
   equiv name twfeed3 layer 1 120 500
pin name A signal _693_ layer 1 -120 30
pin name B signal _688_ layer 1 -20 -50
pin name C signal _689_ layer 1 40 130
pin name Y signal _722_ layer 1 -40 340
cell 626 OAI21X1:_1574_
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name twfeed3 signal TW_PASS_THRU layer 1 120 -500
   equiv name twfeed3 layer 1 120 500
pin name A signal _694_ layer 1 -80 -165
pin name B signal _695_ layer 1 -40 -70
pin name C signal _679_ layer 1 80 150
pin name Y signal _723_ layer 1 25 -50
cell 627 NAND3X1:_1575_
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name twfeed3 signal TW_PASS_THRU layer 1 120 -500
   equiv name twfeed3 layer 1 120 500
pin name A signal _647_ layer 1 -120 30
pin name B signal _723_ layer 1 -20 -50
pin name C signal _722_ layer 1 40 130
pin name Y signal _724_ layer 1 -40 340
cell 628 NOR3X1:_1576_
left -320 right 320 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -200 -500
   equiv name twfeed1 layer 1 -200 500
pin name twfeed2 signal TW_PASS_THRU layer 1 -120 -500
   equiv name twfeed2 layer 1 -120 500
pin name twfeed3 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed3 layer 1 -40 500
pin name twfeed4 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed4 layer 1 40 500
pin name twfeed5 signal TW_PASS_THRU layer 1 120 -500
   equiv name twfeed5 layer 1 120 500
pin name twfeed6 signal TW_PASS_THRU layer 1 200 -500
   equiv name twfeed6 layer 1 200 500
pin name twfeed7 signal TW_PASS_THRU layer 1 280 -500
   equiv name twfeed7 layer 1 280 500
pin name A signal _694_ layer 1 -175 -250
pin name B signal _695_ layer 1 -100 -150
pin name C signal _679_ layer 1 -20 -50
pin name Y signal _725_ layer 1 -105 -335
cell 629 INVX1:_1577_
left -80 right 80 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed1 layer 1 40 500
pin name A signal _646_ layer 1 -40 -270
pin name Y signal _726_ layer 1 40 0
cell 630 AOI22X1:_1578_
left -200 right 200 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed1 layer 1 -80 500
pin name twfeed2 signal TW_PASS_THRU layer 1 0 -500
   equiv name twfeed2 layer 1 0 500
pin name twfeed3 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed3 layer 1 80 500
pin name twfeed4 signal TW_PASS_THRU layer 1 160 -500
   equiv name twfeed4 layer 1 160 500
pin name A signal _645_ layer 1 -120 -35
pin name B signal _726_ layer 1 -80 -130
pin name C signal _725_ layer 1 160 -30
pin name D signal _647_ layer 1 70 -90
pin name Y signal _727_ layer 1 5 -215
cell 631 NOR3X1:_1579_
left -320 right 320 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -200 -500
   equiv name twfeed1 layer 1 -200 500
pin name twfeed2 signal TW_PASS_THRU layer 1 -120 -500
   equiv name twfeed2 layer 1 -120 500
pin name twfeed3 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed3 layer 1 -40 500
pin name twfeed4 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed4 layer 1 40 500
pin name twfeed5 signal TW_PASS_THRU layer 1 120 -500
   equiv name twfeed5 layer 1 120 500
pin name twfeed6 signal TW_PASS_THRU layer 1 200 -500
   equiv name twfeed6 layer 1 200 500
pin name twfeed7 signal TW_PASS_THRU layer 1 280 -500
   equiv name twfeed7 layer 1 280 500
pin name A signal _701_ layer 1 -175 -250
pin name B signal _702_ layer 1 -100 -150
pin name C signal _706_ layer 1 -20 -50
pin name Y signal _728_ layer 1 -105 -335
cell 632 OAI21X1:_1580_
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name twfeed3 signal TW_PASS_THRU layer 1 120 -500
   equiv name twfeed3 layer 1 120 500
pin name A signal _701_ layer 1 -80 -165
pin name B signal _702_ layer 1 -40 -70
pin name C signal _706_ layer 1 80 150
pin name Y signal _729_ layer 1 25 -50
cell 633 OAI21X1:_1581_
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name twfeed3 signal TW_PASS_THRU layer 1 120 -500
   equiv name twfeed3 layer 1 120 500
pin name A signal _713_ layer 1 -80 -165
pin name B signal _714_ layer 1 -40 -70
pin name C signal _716_ layer 1 80 150
pin name Y signal _730_ layer 1 25 -50
cell 634 AOI21X1:_1582_
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name twfeed3 signal TW_PASS_THRU layer 1 120 -500
   equiv name twfeed3 layer 1 120 500
pin name A signal _729_ layer 1 -80 -35
pin name B signal _730_ layer 1 -40 -130
pin name C signal _728_ layer 1 120 -250
pin name Y signal _731_ layer 1 40 -340
cell 635 OAI21X1:_1583_
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name twfeed3 signal TW_PASS_THRU layer 1 120 -500
   equiv name twfeed3 layer 1 120 500
pin name A signal _731_ layer 1 -80 -165
pin name B signal _724_ layer 1 -40 -70
pin name C signal _727_ layer 1 80 150
pin name Y signal _732_ layer 1 25 -50
cell 636 OAI21X1:_1584_
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name twfeed3 signal TW_PASS_THRU layer 1 120 -500
   equiv name twfeed3 layer 1 120 500
pin name A signal \nibble_mayor.nibble_C\[0] layer 1 -80 -165
pin name B signal _644_ layer 1 -40 -70
pin name C signal _718_ layer 1 80 150
pin name Y signal _733_ layer 1 25 -50
cell 637 AOI22X1:_1585_
left -200 right 200 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -80 -500
   equiv name twfeed1 layer 1 -80 500
pin name twfeed2 signal TW_PASS_THRU layer 1 0 -500
   equiv name twfeed2 layer 1 0 500
pin name twfeed3 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed3 layer 1 80 500
pin name twfeed4 signal TW_PASS_THRU layer 1 160 -500
   equiv name twfeed4 layer 1 160 500
pin name A signal _716_ layer 1 -120 -35
pin name B signal _733_ layer 1 -80 -130
pin name C signal _709_ layer 1 160 -30
pin name D signal _703_ layer 1 70 -90
pin name Y signal _734_ layer 1 5 -215
cell 638 NOR2X1:_1586_
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -500
   equiv name twfeed1 layer 1 0 500
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed2 layer 1 80 500
pin name A signal _716_ layer 1 -80 -270
pin name B signal _733_ layer 1 80 -30
pin name Y signal _735_ layer 1 0 -150
cell 639 NAND3X1:_1587_
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name twfeed3 signal TW_PASS_THRU layer 1 120 -500
   equiv name twfeed3 layer 1 120 500
pin name A signal _735_ layer 1 -120 30
pin name B signal _697_ layer 1 -20 -50
pin name C signal _734_ layer 1 40 130
pin name Y signal _736_ layer 1 -40 340
cell 640 NAND2X1:_1588_
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -500
   equiv name twfeed1 layer 1 0 500
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed2 layer 1 80 500
pin name A signal _645_ layer 1 -80 -170
pin name B signal _726_ layer 1 80 70
pin name Y signal _737_ layer 1 50 -340
cell 641 OAI21X1:_1589_
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name twfeed3 signal TW_PASS_THRU layer 1 120 -500
   equiv name twfeed3 layer 1 120 500
pin name A signal _722_ layer 1 -80 -165
pin name B signal _648_ layer 1 -40 -70
pin name C signal _737_ layer 1 80 150
pin name Y signal _738_ layer 1 25 -50
cell 642 AOI21X1:_1590_
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name twfeed3 signal TW_PASS_THRU layer 1 120 -500
   equiv name twfeed3 layer 1 120 500
pin name A signal _728_ layer 1 -80 -35
pin name B signal _697_ layer 1 -40 -130
pin name C signal _738_ layer 1 120 -250
pin name Y signal _739_ layer 1 40 -340
cell 643 NAND2X1:_1591_
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -500
   equiv name twfeed1 layer 1 0 500
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed2 layer 1 80 500
pin name A signal _736_ layer 1 -80 -170
pin name B signal _739_ layer 1 80 70
pin name Y signal _638_[1] layer 1 50 -340
cell 644 NAND2X1:_1592_
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -500
   equiv name twfeed1 layer 1 0 500
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed2 layer 1 80 500
pin name A signal _721_ layer 1 -80 -170
pin name B signal _732_ layer 1 80 70
pin name Y signal _740_ layer 1 50 -340
cell 645 NAND2X1:_1593_
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -500
   equiv name twfeed1 layer 1 0 500
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed2 layer 1 80 500
pin name A signal _716_ layer 1 -80 -170
pin name B signal _739_ layer 1 80 70
pin name Y signal _741_ layer 1 50 -340
cell 646 OAI21X1:_1594_
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name twfeed3 signal TW_PASS_THRU layer 1 120 -500
   equiv name twfeed3 layer 1 120 500
pin name A signal _740_ layer 1 -80 -165
pin name B signal _733_ layer 1 -40 -70
pin name C signal _741_ layer 1 80 150
pin name Y signal _639_[0] layer 1 25 -50
cell 647 NOR2X1:_1595_
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -500
   equiv name twfeed1 layer 1 0 500
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed2 layer 1 80 500
pin name A signal _702_ layer 1 -80 -270
pin name B signal _701_ layer 1 80 -30
pin name Y signal _742_ layer 1 0 -150
cell 648 NAND3X1:_1596_
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name twfeed3 signal TW_PASS_THRU layer 1 120 -500
   equiv name twfeed3 layer 1 120 500
pin name A signal _742_ layer 1 -120 30
pin name B signal _721_ layer 1 -20 -50
pin name C signal _732_ layer 1 40 130
pin name Y signal _743_ layer 1 -40 340
cell 649 OAI21X1:_1597_
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name twfeed3 signal TW_PASS_THRU layer 1 120 -500
   equiv name twfeed3 layer 1 120 500
pin name A signal _638_[1] layer 1 -80 -165
pin name B signal _700_ layer 1 -40 -70
pin name C signal _743_ layer 1 80 150
pin name Y signal _639_[1] layer 1 25 -50
cell 650 NOR2X1:_1598_
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -500
   equiv name twfeed1 layer 1 0 500
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed2 layer 1 80 500
pin name A signal _695_ layer 1 -80 -270
pin name B signal _694_ layer 1 80 -30
pin name Y signal _744_ layer 1 0 -150
cell 651 NAND3X1:_1599_
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name twfeed3 signal TW_PASS_THRU layer 1 120 -500
   equiv name twfeed3 layer 1 120 500
pin name A signal _744_ layer 1 -120 30
pin name B signal _721_ layer 1 -20 -50
pin name C signal _732_ layer 1 40 130
pin name Y signal _745_ layer 1 -40 340
cell 652 OAI21X1:_1600_
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name twfeed3 signal TW_PASS_THRU layer 1 120 -500
   equiv name twfeed3 layer 1 120 500
pin name A signal _638_[1] layer 1 -80 -165
pin name B signal _693_ layer 1 -40 -70
pin name C signal _745_ layer 1 80 150
pin name Y signal _639_[2] layer 1 25 -50
cell 653 DFFPOSX1:_1601_
left -480 right 480 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -360 -500
   equiv name twfeed1 layer 1 -360 500
pin name twfeed2 signal TW_PASS_THRU layer 1 -280 -500
   equiv name twfeed2 layer 1 -280 500
pin name twfeed3 signal TW_PASS_THRU layer 1 -200 -500
   equiv name twfeed3 layer 1 -200 500
pin name twfeed4 signal TW_PASS_THRU layer 1 -120 -500
   equiv name twfeed4 layer 1 -120 500
pin name twfeed5 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed5 layer 1 -40 500
pin name twfeed6 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed6 layer 1 40 500
pin name twfeed7 signal TW_PASS_THRU layer 1 120 -500
   equiv name twfeed7 layer 1 120 500
pin name twfeed8 signal TW_PASS_THRU layer 1 200 -500
   equiv name twfeed8 layer 1 200 500
pin name twfeed9 signal TW_PASS_THRU layer 1 280 -500
   equiv name twfeed9 layer 1 280 500
pin name twfeed10 signal TW_PASS_THRU layer 1 360 -500
   equiv name twfeed10 layer 1 360 500
pin name twfeed11 signal TW_PASS_THRU layer 1 440 -500
   equiv name twfeed11 layer 1 440 500
pin_group
pin name CLK_bF$pin/CLK signal CLK_bF$buf5 layer 1 -250 -140
end_pin_group
pin name D signal _639_[0] layer 1 -225 -55
pin name Q signal NIBBLE_MAYOR[0] layer 1 290 -210
cell 654 DFFPOSX1:_1602_
left -480 right 480 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -360 -500
   equiv name twfeed1 layer 1 -360 500
pin name twfeed2 signal TW_PASS_THRU layer 1 -280 -500
   equiv name twfeed2 layer 1 -280 500
pin name twfeed3 signal TW_PASS_THRU layer 1 -200 -500
   equiv name twfeed3 layer 1 -200 500
pin name twfeed4 signal TW_PASS_THRU layer 1 -120 -500
   equiv name twfeed4 layer 1 -120 500
pin name twfeed5 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed5 layer 1 -40 500
pin name twfeed6 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed6 layer 1 40 500
pin name twfeed7 signal TW_PASS_THRU layer 1 120 -500
   equiv name twfeed7 layer 1 120 500
pin name twfeed8 signal TW_PASS_THRU layer 1 200 -500
   equiv name twfeed8 layer 1 200 500
pin name twfeed9 signal TW_PASS_THRU layer 1 280 -500
   equiv name twfeed9 layer 1 280 500
pin name twfeed10 signal TW_PASS_THRU layer 1 360 -500
   equiv name twfeed10 layer 1 360 500
pin name twfeed11 signal TW_PASS_THRU layer 1 440 -500
   equiv name twfeed11 layer 1 440 500
pin_group
pin name CLK_bF$pin/CLK signal CLK_bF$buf4 layer 1 -250 -140
end_pin_group
pin name D signal _639_[1] layer 1 -225 -55
pin name Q signal NIBBLE_MAYOR[1] layer 1 290 -210
cell 655 DFFPOSX1:_1603_
left -480 right 480 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -360 -500
   equiv name twfeed1 layer 1 -360 500
pin name twfeed2 signal TW_PASS_THRU layer 1 -280 -500
   equiv name twfeed2 layer 1 -280 500
pin name twfeed3 signal TW_PASS_THRU layer 1 -200 -500
   equiv name twfeed3 layer 1 -200 500
pin name twfeed4 signal TW_PASS_THRU layer 1 -120 -500
   equiv name twfeed4 layer 1 -120 500
pin name twfeed5 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed5 layer 1 -40 500
pin name twfeed6 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed6 layer 1 40 500
pin name twfeed7 signal TW_PASS_THRU layer 1 120 -500
   equiv name twfeed7 layer 1 120 500
pin name twfeed8 signal TW_PASS_THRU layer 1 200 -500
   equiv name twfeed8 layer 1 200 500
pin name twfeed9 signal TW_PASS_THRU layer 1 280 -500
   equiv name twfeed9 layer 1 280 500
pin name twfeed10 signal TW_PASS_THRU layer 1 360 -500
   equiv name twfeed10 layer 1 360 500
pin name twfeed11 signal TW_PASS_THRU layer 1 440 -500
   equiv name twfeed11 layer 1 440 500
pin_group
pin name CLK_bF$pin/CLK signal CLK_bF$buf3 layer 1 -250 -140
end_pin_group
pin name D signal _639_[2] layer 1 -225 -55
pin name Q signal NIBBLE_MAYOR[2] layer 1 290 -210
cell 656 DFFPOSX1:_1604_
left -480 right 480 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -360 -500
   equiv name twfeed1 layer 1 -360 500
pin name twfeed2 signal TW_PASS_THRU layer 1 -280 -500
   equiv name twfeed2 layer 1 -280 500
pin name twfeed3 signal TW_PASS_THRU layer 1 -200 -500
   equiv name twfeed3 layer 1 -200 500
pin name twfeed4 signal TW_PASS_THRU layer 1 -120 -500
   equiv name twfeed4 layer 1 -120 500
pin name twfeed5 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed5 layer 1 -40 500
pin name twfeed6 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed6 layer 1 40 500
pin name twfeed7 signal TW_PASS_THRU layer 1 120 -500
   equiv name twfeed7 layer 1 120 500
pin name twfeed8 signal TW_PASS_THRU layer 1 200 -500
   equiv name twfeed8 layer 1 200 500
pin name twfeed9 signal TW_PASS_THRU layer 1 280 -500
   equiv name twfeed9 layer 1 280 500
pin name twfeed10 signal TW_PASS_THRU layer 1 360 -500
   equiv name twfeed10 layer 1 360 500
pin name twfeed11 signal TW_PASS_THRU layer 1 440 -500
   equiv name twfeed11 layer 1 440 500
pin_group
pin name CLK_bF$pin/CLK signal CLK_bF$buf2 layer 1 -250 -140
end_pin_group
pin name D signal _639_[3] layer 1 -225 -55
pin name Q signal NIBBLE_MAYOR[3] layer 1 290 -210
cell 657 DFFPOSX1:_1605_
left -480 right 480 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -360 -500
   equiv name twfeed1 layer 1 -360 500
pin name twfeed2 signal TW_PASS_THRU layer 1 -280 -500
   equiv name twfeed2 layer 1 -280 500
pin name twfeed3 signal TW_PASS_THRU layer 1 -200 -500
   equiv name twfeed3 layer 1 -200 500
pin name twfeed4 signal TW_PASS_THRU layer 1 -120 -500
   equiv name twfeed4 layer 1 -120 500
pin name twfeed5 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed5 layer 1 -40 500
pin name twfeed6 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed6 layer 1 40 500
pin name twfeed7 signal TW_PASS_THRU layer 1 120 -500
   equiv name twfeed7 layer 1 120 500
pin name twfeed8 signal TW_PASS_THRU layer 1 200 -500
   equiv name twfeed8 layer 1 200 500
pin name twfeed9 signal TW_PASS_THRU layer 1 280 -500
   equiv name twfeed9 layer 1 280 500
pin name twfeed10 signal TW_PASS_THRU layer 1 360 -500
   equiv name twfeed10 layer 1 360 500
pin name twfeed11 signal TW_PASS_THRU layer 1 440 -500
   equiv name twfeed11 layer 1 440 500
pin_group
pin name CLK_bF$pin/CLK signal CLK_bF$buf1 layer 1 -250 -140
end_pin_group
pin name D signal _640_[0] layer 1 -225 -55
pin name Q signal \nibble_mayor.nibble_A\[0] layer 1 290 -210
cell 658 DFFPOSX1:_1606_
left -480 right 480 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -360 -500
   equiv name twfeed1 layer 1 -360 500
pin name twfeed2 signal TW_PASS_THRU layer 1 -280 -500
   equiv name twfeed2 layer 1 -280 500
pin name twfeed3 signal TW_PASS_THRU layer 1 -200 -500
   equiv name twfeed3 layer 1 -200 500
pin name twfeed4 signal TW_PASS_THRU layer 1 -120 -500
   equiv name twfeed4 layer 1 -120 500
pin name twfeed5 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed5 layer 1 -40 500
pin name twfeed6 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed6 layer 1 40 500
pin name twfeed7 signal TW_PASS_THRU layer 1 120 -500
   equiv name twfeed7 layer 1 120 500
pin name twfeed8 signal TW_PASS_THRU layer 1 200 -500
   equiv name twfeed8 layer 1 200 500
pin name twfeed9 signal TW_PASS_THRU layer 1 280 -500
   equiv name twfeed9 layer 1 280 500
pin name twfeed10 signal TW_PASS_THRU layer 1 360 -500
   equiv name twfeed10 layer 1 360 500
pin name twfeed11 signal TW_PASS_THRU layer 1 440 -500
   equiv name twfeed11 layer 1 440 500
pin_group
pin name CLK_bF$pin/CLK signal CLK_bF$buf0 layer 1 -250 -140
end_pin_group
pin name D signal _640_[1] layer 1 -225 -55
pin name Q signal \nibble_mayor.nibble_A\[1] layer 1 290 -210
cell 659 DFFPOSX1:_1607_
left -480 right 480 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -360 -500
   equiv name twfeed1 layer 1 -360 500
pin name twfeed2 signal TW_PASS_THRU layer 1 -280 -500
   equiv name twfeed2 layer 1 -280 500
pin name twfeed3 signal TW_PASS_THRU layer 1 -200 -500
   equiv name twfeed3 layer 1 -200 500
pin name twfeed4 signal TW_PASS_THRU layer 1 -120 -500
   equiv name twfeed4 layer 1 -120 500
pin name twfeed5 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed5 layer 1 -40 500
pin name twfeed6 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed6 layer 1 40 500
pin name twfeed7 signal TW_PASS_THRU layer 1 120 -500
   equiv name twfeed7 layer 1 120 500
pin name twfeed8 signal TW_PASS_THRU layer 1 200 -500
   equiv name twfeed8 layer 1 200 500
pin name twfeed9 signal TW_PASS_THRU layer 1 280 -500
   equiv name twfeed9 layer 1 280 500
pin name twfeed10 signal TW_PASS_THRU layer 1 360 -500
   equiv name twfeed10 layer 1 360 500
pin name twfeed11 signal TW_PASS_THRU layer 1 440 -500
   equiv name twfeed11 layer 1 440 500
pin_group
pin name CLK_bF$pin/CLK signal CLK_bF$buf5 layer 1 -250 -140
end_pin_group
pin name D signal _640_[2] layer 1 -225 -55
pin name Q signal \nibble_mayor.nibble_A\[2] layer 1 290 -210
cell 660 DFFPOSX1:_1608_
left -480 right 480 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -360 -500
   equiv name twfeed1 layer 1 -360 500
pin name twfeed2 signal TW_PASS_THRU layer 1 -280 -500
   equiv name twfeed2 layer 1 -280 500
pin name twfeed3 signal TW_PASS_THRU layer 1 -200 -500
   equiv name twfeed3 layer 1 -200 500
pin name twfeed4 signal TW_PASS_THRU layer 1 -120 -500
   equiv name twfeed4 layer 1 -120 500
pin name twfeed5 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed5 layer 1 -40 500
pin name twfeed6 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed6 layer 1 40 500
pin name twfeed7 signal TW_PASS_THRU layer 1 120 -500
   equiv name twfeed7 layer 1 120 500
pin name twfeed8 signal TW_PASS_THRU layer 1 200 -500
   equiv name twfeed8 layer 1 200 500
pin name twfeed9 signal TW_PASS_THRU layer 1 280 -500
   equiv name twfeed9 layer 1 280 500
pin name twfeed10 signal TW_PASS_THRU layer 1 360 -500
   equiv name twfeed10 layer 1 360 500
pin name twfeed11 signal TW_PASS_THRU layer 1 440 -500
   equiv name twfeed11 layer 1 440 500
pin_group
pin name CLK_bF$pin/CLK signal CLK_bF$buf4 layer 1 -250 -140
end_pin_group
pin name D signal _640_[3] layer 1 -225 -55
pin name Q signal \nibble_mayor.nibble_A\[3] layer 1 290 -210
cell 661 DFFPOSX1:_1609_
left -480 right 480 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -360 -500
   equiv name twfeed1 layer 1 -360 500
pin name twfeed2 signal TW_PASS_THRU layer 1 -280 -500
   equiv name twfeed2 layer 1 -280 500
pin name twfeed3 signal TW_PASS_THRU layer 1 -200 -500
   equiv name twfeed3 layer 1 -200 500
pin name twfeed4 signal TW_PASS_THRU layer 1 -120 -500
   equiv name twfeed4 layer 1 -120 500
pin name twfeed5 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed5 layer 1 -40 500
pin name twfeed6 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed6 layer 1 40 500
pin name twfeed7 signal TW_PASS_THRU layer 1 120 -500
   equiv name twfeed7 layer 1 120 500
pin name twfeed8 signal TW_PASS_THRU layer 1 200 -500
   equiv name twfeed8 layer 1 200 500
pin name twfeed9 signal TW_PASS_THRU layer 1 280 -500
   equiv name twfeed9 layer 1 280 500
pin name twfeed10 signal TW_PASS_THRU layer 1 360 -500
   equiv name twfeed10 layer 1 360 500
pin name twfeed11 signal TW_PASS_THRU layer 1 440 -500
   equiv name twfeed11 layer 1 440 500
pin_group
pin name CLK_bF$pin/CLK signal CLK_bF$buf3 layer 1 -250 -140
end_pin_group
pin name D signal _641_[0] layer 1 -225 -55
pin name Q signal \nibble_mayor.nibble_B\[0] layer 1 290 -210
cell 662 DFFPOSX1:_1610_
left -480 right 480 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -360 -500
   equiv name twfeed1 layer 1 -360 500
pin name twfeed2 signal TW_PASS_THRU layer 1 -280 -500
   equiv name twfeed2 layer 1 -280 500
pin name twfeed3 signal TW_PASS_THRU layer 1 -200 -500
   equiv name twfeed3 layer 1 -200 500
pin name twfeed4 signal TW_PASS_THRU layer 1 -120 -500
   equiv name twfeed4 layer 1 -120 500
pin name twfeed5 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed5 layer 1 -40 500
pin name twfeed6 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed6 layer 1 40 500
pin name twfeed7 signal TW_PASS_THRU layer 1 120 -500
   equiv name twfeed7 layer 1 120 500
pin name twfeed8 signal TW_PASS_THRU layer 1 200 -500
   equiv name twfeed8 layer 1 200 500
pin name twfeed9 signal TW_PASS_THRU layer 1 280 -500
   equiv name twfeed9 layer 1 280 500
pin name twfeed10 signal TW_PASS_THRU layer 1 360 -500
   equiv name twfeed10 layer 1 360 500
pin name twfeed11 signal TW_PASS_THRU layer 1 440 -500
   equiv name twfeed11 layer 1 440 500
pin_group
pin name CLK_bF$pin/CLK signal CLK_bF$buf2 layer 1 -250 -140
end_pin_group
pin name D signal _641_[1] layer 1 -225 -55
pin name Q signal \nibble_mayor.nibble_B\[1] layer 1 290 -210
cell 663 DFFPOSX1:_1611_
left -480 right 480 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -360 -500
   equiv name twfeed1 layer 1 -360 500
pin name twfeed2 signal TW_PASS_THRU layer 1 -280 -500
   equiv name twfeed2 layer 1 -280 500
pin name twfeed3 signal TW_PASS_THRU layer 1 -200 -500
   equiv name twfeed3 layer 1 -200 500
pin name twfeed4 signal TW_PASS_THRU layer 1 -120 -500
   equiv name twfeed4 layer 1 -120 500
pin name twfeed5 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed5 layer 1 -40 500
pin name twfeed6 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed6 layer 1 40 500
pin name twfeed7 signal TW_PASS_THRU layer 1 120 -500
   equiv name twfeed7 layer 1 120 500
pin name twfeed8 signal TW_PASS_THRU layer 1 200 -500
   equiv name twfeed8 layer 1 200 500
pin name twfeed9 signal TW_PASS_THRU layer 1 280 -500
   equiv name twfeed9 layer 1 280 500
pin name twfeed10 signal TW_PASS_THRU layer 1 360 -500
   equiv name twfeed10 layer 1 360 500
pin name twfeed11 signal TW_PASS_THRU layer 1 440 -500
   equiv name twfeed11 layer 1 440 500
pin_group
pin name CLK_bF$pin/CLK signal CLK_bF$buf1 layer 1 -250 -140
end_pin_group
pin name D signal _641_[2] layer 1 -225 -55
pin name Q signal \nibble_mayor.nibble_B\[2] layer 1 290 -210
cell 664 DFFPOSX1:_1612_
left -480 right 480 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -360 -500
   equiv name twfeed1 layer 1 -360 500
pin name twfeed2 signal TW_PASS_THRU layer 1 -280 -500
   equiv name twfeed2 layer 1 -280 500
pin name twfeed3 signal TW_PASS_THRU layer 1 -200 -500
   equiv name twfeed3 layer 1 -200 500
pin name twfeed4 signal TW_PASS_THRU layer 1 -120 -500
   equiv name twfeed4 layer 1 -120 500
pin name twfeed5 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed5 layer 1 -40 500
pin name twfeed6 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed6 layer 1 40 500
pin name twfeed7 signal TW_PASS_THRU layer 1 120 -500
   equiv name twfeed7 layer 1 120 500
pin name twfeed8 signal TW_PASS_THRU layer 1 200 -500
   equiv name twfeed8 layer 1 200 500
pin name twfeed9 signal TW_PASS_THRU layer 1 280 -500
   equiv name twfeed9 layer 1 280 500
pin name twfeed10 signal TW_PASS_THRU layer 1 360 -500
   equiv name twfeed10 layer 1 360 500
pin name twfeed11 signal TW_PASS_THRU layer 1 440 -500
   equiv name twfeed11 layer 1 440 500
pin_group
pin name CLK_bF$pin/CLK signal CLK_bF$buf0 layer 1 -250 -140
end_pin_group
pin name D signal _641_[3] layer 1 -225 -55
pin name Q signal \nibble_mayor.nibble_B\[3] layer 1 290 -210
cell 665 DFFPOSX1:_1613_
left -480 right 480 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -360 -500
   equiv name twfeed1 layer 1 -360 500
pin name twfeed2 signal TW_PASS_THRU layer 1 -280 -500
   equiv name twfeed2 layer 1 -280 500
pin name twfeed3 signal TW_PASS_THRU layer 1 -200 -500
   equiv name twfeed3 layer 1 -200 500
pin name twfeed4 signal TW_PASS_THRU layer 1 -120 -500
   equiv name twfeed4 layer 1 -120 500
pin name twfeed5 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed5 layer 1 -40 500
pin name twfeed6 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed6 layer 1 40 500
pin name twfeed7 signal TW_PASS_THRU layer 1 120 -500
   equiv name twfeed7 layer 1 120 500
pin name twfeed8 signal TW_PASS_THRU layer 1 200 -500
   equiv name twfeed8 layer 1 200 500
pin name twfeed9 signal TW_PASS_THRU layer 1 280 -500
   equiv name twfeed9 layer 1 280 500
pin name twfeed10 signal TW_PASS_THRU layer 1 360 -500
   equiv name twfeed10 layer 1 360 500
pin name twfeed11 signal TW_PASS_THRU layer 1 440 -500
   equiv name twfeed11 layer 1 440 500
pin_group
pin name CLK_bF$pin/CLK signal CLK_bF$buf5 layer 1 -250 -140
end_pin_group
pin name D signal _642_[0] layer 1 -225 -55
pin name Q signal \nibble_mayor.nibble_C\[0] layer 1 290 -210
cell 666 DFFPOSX1:_1614_
left -480 right 480 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -360 -500
   equiv name twfeed1 layer 1 -360 500
pin name twfeed2 signal TW_PASS_THRU layer 1 -280 -500
   equiv name twfeed2 layer 1 -280 500
pin name twfeed3 signal TW_PASS_THRU layer 1 -200 -500
   equiv name twfeed3 layer 1 -200 500
pin name twfeed4 signal TW_PASS_THRU layer 1 -120 -500
   equiv name twfeed4 layer 1 -120 500
pin name twfeed5 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed5 layer 1 -40 500
pin name twfeed6 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed6 layer 1 40 500
pin name twfeed7 signal TW_PASS_THRU layer 1 120 -500
   equiv name twfeed7 layer 1 120 500
pin name twfeed8 signal TW_PASS_THRU layer 1 200 -500
   equiv name twfeed8 layer 1 200 500
pin name twfeed9 signal TW_PASS_THRU layer 1 280 -500
   equiv name twfeed9 layer 1 280 500
pin name twfeed10 signal TW_PASS_THRU layer 1 360 -500
   equiv name twfeed10 layer 1 360 500
pin name twfeed11 signal TW_PASS_THRU layer 1 440 -500
   equiv name twfeed11 layer 1 440 500
pin_group
pin name CLK_bF$pin/CLK signal CLK_bF$buf4 layer 1 -250 -140
end_pin_group
pin name D signal _642_[1] layer 1 -225 -55
pin name Q signal \nibble_mayor.nibble_C\[1] layer 1 290 -210
cell 667 DFFPOSX1:_1615_
left -480 right 480 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -360 -500
   equiv name twfeed1 layer 1 -360 500
pin name twfeed2 signal TW_PASS_THRU layer 1 -280 -500
   equiv name twfeed2 layer 1 -280 500
pin name twfeed3 signal TW_PASS_THRU layer 1 -200 -500
   equiv name twfeed3 layer 1 -200 500
pin name twfeed4 signal TW_PASS_THRU layer 1 -120 -500
   equiv name twfeed4 layer 1 -120 500
pin name twfeed5 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed5 layer 1 -40 500
pin name twfeed6 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed6 layer 1 40 500
pin name twfeed7 signal TW_PASS_THRU layer 1 120 -500
   equiv name twfeed7 layer 1 120 500
pin name twfeed8 signal TW_PASS_THRU layer 1 200 -500
   equiv name twfeed8 layer 1 200 500
pin name twfeed9 signal TW_PASS_THRU layer 1 280 -500
   equiv name twfeed9 layer 1 280 500
pin name twfeed10 signal TW_PASS_THRU layer 1 360 -500
   equiv name twfeed10 layer 1 360 500
pin name twfeed11 signal TW_PASS_THRU layer 1 440 -500
   equiv name twfeed11 layer 1 440 500
pin_group
pin name CLK_bF$pin/CLK signal CLK_bF$buf3 layer 1 -250 -140
end_pin_group
pin name D signal _642_[2] layer 1 -225 -55
pin name Q signal \nibble_mayor.nibble_C\[2] layer 1 290 -210
cell 668 DFFPOSX1:_1616_
left -480 right 480 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -360 -500
   equiv name twfeed1 layer 1 -360 500
pin name twfeed2 signal TW_PASS_THRU layer 1 -280 -500
   equiv name twfeed2 layer 1 -280 500
pin name twfeed3 signal TW_PASS_THRU layer 1 -200 -500
   equiv name twfeed3 layer 1 -200 500
pin name twfeed4 signal TW_PASS_THRU layer 1 -120 -500
   equiv name twfeed4 layer 1 -120 500
pin name twfeed5 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed5 layer 1 -40 500
pin name twfeed6 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed6 layer 1 40 500
pin name twfeed7 signal TW_PASS_THRU layer 1 120 -500
   equiv name twfeed7 layer 1 120 500
pin name twfeed8 signal TW_PASS_THRU layer 1 200 -500
   equiv name twfeed8 layer 1 200 500
pin name twfeed9 signal TW_PASS_THRU layer 1 280 -500
   equiv name twfeed9 layer 1 280 500
pin name twfeed10 signal TW_PASS_THRU layer 1 360 -500
   equiv name twfeed10 layer 1 360 500
pin name twfeed11 signal TW_PASS_THRU layer 1 440 -500
   equiv name twfeed11 layer 1 440 500
pin_group
pin name CLK_bF$pin/CLK signal CLK_bF$buf2 layer 1 -250 -140
end_pin_group
pin name D signal _642_[3] layer 1 -225 -55
pin name Q signal \nibble_mayor.nibble_C\[3] layer 1 290 -210
cell 669 DFFPOSX1:_1617_
left -480 right 480 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -360 -500
   equiv name twfeed1 layer 1 -360 500
pin name twfeed2 signal TW_PASS_THRU layer 1 -280 -500
   equiv name twfeed2 layer 1 -280 500
pin name twfeed3 signal TW_PASS_THRU layer 1 -200 -500
   equiv name twfeed3 layer 1 -200 500
pin name twfeed4 signal TW_PASS_THRU layer 1 -120 -500
   equiv name twfeed4 layer 1 -120 500
pin name twfeed5 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed5 layer 1 -40 500
pin name twfeed6 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed6 layer 1 40 500
pin name twfeed7 signal TW_PASS_THRU layer 1 120 -500
   equiv name twfeed7 layer 1 120 500
pin name twfeed8 signal TW_PASS_THRU layer 1 200 -500
   equiv name twfeed8 layer 1 200 500
pin name twfeed9 signal TW_PASS_THRU layer 1 280 -500
   equiv name twfeed9 layer 1 280 500
pin name twfeed10 signal TW_PASS_THRU layer 1 360 -500
   equiv name twfeed10 layer 1 360 500
pin name twfeed11 signal TW_PASS_THRU layer 1 440 -500
   equiv name twfeed11 layer 1 440 500
pin_group
pin name CLK_bF$pin/CLK signal CLK_bF$buf1 layer 1 -250 -140
end_pin_group
pin name D signal _643_[0] layer 1 -225 -55
pin name Q signal \nibble_mayor.nibble_D\[0] layer 1 290 -210
cell 670 DFFPOSX1:_1618_
left -480 right 480 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -360 -500
   equiv name twfeed1 layer 1 -360 500
pin name twfeed2 signal TW_PASS_THRU layer 1 -280 -500
   equiv name twfeed2 layer 1 -280 500
pin name twfeed3 signal TW_PASS_THRU layer 1 -200 -500
   equiv name twfeed3 layer 1 -200 500
pin name twfeed4 signal TW_PASS_THRU layer 1 -120 -500
   equiv name twfeed4 layer 1 -120 500
pin name twfeed5 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed5 layer 1 -40 500
pin name twfeed6 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed6 layer 1 40 500
pin name twfeed7 signal TW_PASS_THRU layer 1 120 -500
   equiv name twfeed7 layer 1 120 500
pin name twfeed8 signal TW_PASS_THRU layer 1 200 -500
   equiv name twfeed8 layer 1 200 500
pin name twfeed9 signal TW_PASS_THRU layer 1 280 -500
   equiv name twfeed9 layer 1 280 500
pin name twfeed10 signal TW_PASS_THRU layer 1 360 -500
   equiv name twfeed10 layer 1 360 500
pin name twfeed11 signal TW_PASS_THRU layer 1 440 -500
   equiv name twfeed11 layer 1 440 500
pin_group
pin name CLK_bF$pin/CLK signal CLK_bF$buf0 layer 1 -250 -140
end_pin_group
pin name D signal _643_[1] layer 1 -225 -55
pin name Q signal \nibble_mayor.nibble_D\[1] layer 1 290 -210
cell 671 DFFPOSX1:_1619_
left -480 right 480 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -360 -500
   equiv name twfeed1 layer 1 -360 500
pin name twfeed2 signal TW_PASS_THRU layer 1 -280 -500
   equiv name twfeed2 layer 1 -280 500
pin name twfeed3 signal TW_PASS_THRU layer 1 -200 -500
   equiv name twfeed3 layer 1 -200 500
pin name twfeed4 signal TW_PASS_THRU layer 1 -120 -500
   equiv name twfeed4 layer 1 -120 500
pin name twfeed5 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed5 layer 1 -40 500
pin name twfeed6 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed6 layer 1 40 500
pin name twfeed7 signal TW_PASS_THRU layer 1 120 -500
   equiv name twfeed7 layer 1 120 500
pin name twfeed8 signal TW_PASS_THRU layer 1 200 -500
   equiv name twfeed8 layer 1 200 500
pin name twfeed9 signal TW_PASS_THRU layer 1 280 -500
   equiv name twfeed9 layer 1 280 500
pin name twfeed10 signal TW_PASS_THRU layer 1 360 -500
   equiv name twfeed10 layer 1 360 500
pin name twfeed11 signal TW_PASS_THRU layer 1 440 -500
   equiv name twfeed11 layer 1 440 500
pin_group
pin name CLK_bF$pin/CLK signal CLK_bF$buf5 layer 1 -250 -140
end_pin_group
pin name D signal _643_[2] layer 1 -225 -55
pin name Q signal \nibble_mayor.nibble_D\[2] layer 1 290 -210
cell 672 DFFPOSX1:_1620_
left -480 right 480 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -360 -500
   equiv name twfeed1 layer 1 -360 500
pin name twfeed2 signal TW_PASS_THRU layer 1 -280 -500
   equiv name twfeed2 layer 1 -280 500
pin name twfeed3 signal TW_PASS_THRU layer 1 -200 -500
   equiv name twfeed3 layer 1 -200 500
pin name twfeed4 signal TW_PASS_THRU layer 1 -120 -500
   equiv name twfeed4 layer 1 -120 500
pin name twfeed5 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed5 layer 1 -40 500
pin name twfeed6 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed6 layer 1 40 500
pin name twfeed7 signal TW_PASS_THRU layer 1 120 -500
   equiv name twfeed7 layer 1 120 500
pin name twfeed8 signal TW_PASS_THRU layer 1 200 -500
   equiv name twfeed8 layer 1 200 500
pin name twfeed9 signal TW_PASS_THRU layer 1 280 -500
   equiv name twfeed9 layer 1 280 500
pin name twfeed10 signal TW_PASS_THRU layer 1 360 -500
   equiv name twfeed10 layer 1 360 500
pin name twfeed11 signal TW_PASS_THRU layer 1 440 -500
   equiv name twfeed11 layer 1 440 500
pin_group
pin name CLK_bF$pin/CLK signal CLK_bF$buf4 layer 1 -250 -140
end_pin_group
pin name D signal _643_[3] layer 1 -225 -55
pin name Q signal \nibble_mayor.nibble_D\[3] layer 1 290 -210
cell 673 AND2X2:_774_
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name twfeed3 signal TW_PASS_THRU layer 1 120 -500
   equiv name twfeed3 layer 1 120 500
pin_group
pin name RESET_L_bF$pin/A signal RESET_L_bF$buf3 layer 1 -120 -130
end_pin_group
pin name B signal NIBBLE_MAYOR[0] layer 1 -40 -50
pin name Y signal _0_[0] layer 1 90 -340
cell 674 AND2X2:_775_
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name twfeed3 signal TW_PASS_THRU layer 1 120 -500
   equiv name twfeed3 layer 1 120 500
pin_group
pin name RESET_L_bF$pin/A signal RESET_L_bF$buf2 layer 1 -120 -130
end_pin_group
pin name B signal NIBBLE_MAYOR[1] layer 1 -40 -50
pin name Y signal _0_[1] layer 1 90 -340
cell 675 AND2X2:_776_
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name twfeed3 signal TW_PASS_THRU layer 1 120 -500
   equiv name twfeed3 layer 1 120 500
pin_group
pin name RESET_L_bF$pin/A signal RESET_L_bF$buf1 layer 1 -120 -130
end_pin_group
pin name B signal NIBBLE_MAYOR[2] layer 1 -40 -50
pin name Y signal _0_[2] layer 1 90 -340
cell 676 AND2X2:_777_
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name twfeed3 signal TW_PASS_THRU layer 1 120 -500
   equiv name twfeed3 layer 1 120 500
pin_group
pin name RESET_L_bF$pin/A signal RESET_L_bF$buf0 layer 1 -120 -130
end_pin_group
pin name B signal NIBBLE_MAYOR[3] layer 1 -40 -50
pin name Y signal _0_[3] layer 1 90 -340
cell 677 BUFX2:_778_
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -500
   equiv name twfeed1 layer 1 0 500
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed2 layer 1 80 500
pin name A signal _1_[0] layer 1 -80 -70
pin name Y signal DATA_OUT[0] layer 1 85 0
cell 678 BUFX2:_779_
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -500
   equiv name twfeed1 layer 1 0 500
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed2 layer 1 80 500
pin name A signal _1_[1] layer 1 -80 -70
pin name Y signal DATA_OUT[1] layer 1 85 0
cell 679 BUFX2:_780_
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -500
   equiv name twfeed1 layer 1 0 500
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed2 layer 1 80 500
pin name A signal _1_[2] layer 1 -80 -70
pin name Y signal DATA_OUT[2] layer 1 85 0
cell 680 BUFX2:_781_
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -500
   equiv name twfeed1 layer 1 0 500
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed2 layer 1 80 500
pin name A signal _1_[3] layer 1 -80 -70
pin name Y signal DATA_OUT[3] layer 1 85 0
cell 681 DFFPOSX1:_782_
left -480 right 480 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -360 -500
   equiv name twfeed1 layer 1 -360 500
pin name twfeed2 signal TW_PASS_THRU layer 1 -280 -500
   equiv name twfeed2 layer 1 -280 500
pin name twfeed3 signal TW_PASS_THRU layer 1 -200 -500
   equiv name twfeed3 layer 1 -200 500
pin name twfeed4 signal TW_PASS_THRU layer 1 -120 -500
   equiv name twfeed4 layer 1 -120 500
pin name twfeed5 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed5 layer 1 -40 500
pin name twfeed6 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed6 layer 1 40 500
pin name twfeed7 signal TW_PASS_THRU layer 1 120 -500
   equiv name twfeed7 layer 1 120 500
pin name twfeed8 signal TW_PASS_THRU layer 1 200 -500
   equiv name twfeed8 layer 1 200 500
pin name twfeed9 signal TW_PASS_THRU layer 1 280 -500
   equiv name twfeed9 layer 1 280 500
pin name twfeed10 signal TW_PASS_THRU layer 1 360 -500
   equiv name twfeed10 layer 1 360 500
pin name twfeed11 signal TW_PASS_THRU layer 1 440 -500
   equiv name twfeed11 layer 1 440 500
pin_group
pin name CLK_bF$pin/CLK signal CLK_bF$buf3 layer 1 -250 -140
end_pin_group
pin name D signal _0_[0] layer 1 -225 -55
pin name Q signal _1_[0] layer 1 290 -210
cell 682 DFFPOSX1:_783_
left -480 right 480 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -360 -500
   equiv name twfeed1 layer 1 -360 500
pin name twfeed2 signal TW_PASS_THRU layer 1 -280 -500
   equiv name twfeed2 layer 1 -280 500
pin name twfeed3 signal TW_PASS_THRU layer 1 -200 -500
   equiv name twfeed3 layer 1 -200 500
pin name twfeed4 signal TW_PASS_THRU layer 1 -120 -500
   equiv name twfeed4 layer 1 -120 500
pin name twfeed5 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed5 layer 1 -40 500
pin name twfeed6 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed6 layer 1 40 500
pin name twfeed7 signal TW_PASS_THRU layer 1 120 -500
   equiv name twfeed7 layer 1 120 500
pin name twfeed8 signal TW_PASS_THRU layer 1 200 -500
   equiv name twfeed8 layer 1 200 500
pin name twfeed9 signal TW_PASS_THRU layer 1 280 -500
   equiv name twfeed9 layer 1 280 500
pin name twfeed10 signal TW_PASS_THRU layer 1 360 -500
   equiv name twfeed10 layer 1 360 500
pin name twfeed11 signal TW_PASS_THRU layer 1 440 -500
   equiv name twfeed11 layer 1 440 500
pin_group
pin name CLK_bF$pin/CLK signal CLK_bF$buf2 layer 1 -250 -140
end_pin_group
pin name D signal _0_[1] layer 1 -225 -55
pin name Q signal _1_[1] layer 1 290 -210
cell 683 DFFPOSX1:_784_
left -480 right 480 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -360 -500
   equiv name twfeed1 layer 1 -360 500
pin name twfeed2 signal TW_PASS_THRU layer 1 -280 -500
   equiv name twfeed2 layer 1 -280 500
pin name twfeed3 signal TW_PASS_THRU layer 1 -200 -500
   equiv name twfeed3 layer 1 -200 500
pin name twfeed4 signal TW_PASS_THRU layer 1 -120 -500
   equiv name twfeed4 layer 1 -120 500
pin name twfeed5 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed5 layer 1 -40 500
pin name twfeed6 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed6 layer 1 40 500
pin name twfeed7 signal TW_PASS_THRU layer 1 120 -500
   equiv name twfeed7 layer 1 120 500
pin name twfeed8 signal TW_PASS_THRU layer 1 200 -500
   equiv name twfeed8 layer 1 200 500
pin name twfeed9 signal TW_PASS_THRU layer 1 280 -500
   equiv name twfeed9 layer 1 280 500
pin name twfeed10 signal TW_PASS_THRU layer 1 360 -500
   equiv name twfeed10 layer 1 360 500
pin name twfeed11 signal TW_PASS_THRU layer 1 440 -500
   equiv name twfeed11 layer 1 440 500
pin_group
pin name CLK_bF$pin/CLK signal CLK_bF$buf1 layer 1 -250 -140
end_pin_group
pin name D signal _0_[2] layer 1 -225 -55
pin name Q signal _1_[2] layer 1 290 -210
cell 684 DFFPOSX1:_785_
left -480 right 480 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -360 -500
   equiv name twfeed1 layer 1 -360 500
pin name twfeed2 signal TW_PASS_THRU layer 1 -280 -500
   equiv name twfeed2 layer 1 -280 500
pin name twfeed3 signal TW_PASS_THRU layer 1 -200 -500
   equiv name twfeed3 layer 1 -200 500
pin name twfeed4 signal TW_PASS_THRU layer 1 -120 -500
   equiv name twfeed4 layer 1 -120 500
pin name twfeed5 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed5 layer 1 -40 500
pin name twfeed6 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed6 layer 1 40 500
pin name twfeed7 signal TW_PASS_THRU layer 1 120 -500
   equiv name twfeed7 layer 1 120 500
pin name twfeed8 signal TW_PASS_THRU layer 1 200 -500
   equiv name twfeed8 layer 1 200 500
pin name twfeed9 signal TW_PASS_THRU layer 1 280 -500
   equiv name twfeed9 layer 1 280 500
pin name twfeed10 signal TW_PASS_THRU layer 1 360 -500
   equiv name twfeed10 layer 1 360 500
pin name twfeed11 signal TW_PASS_THRU layer 1 440 -500
   equiv name twfeed11 layer 1 440 500
pin_group
pin name CLK_bF$pin/CLK signal CLK_bF$buf0 layer 1 -250 -140
end_pin_group
pin name D signal _0_[3] layer 1 -225 -55
pin name Q signal _1_[3] layer 1 290 -210
cell 685 INVX2:_786_
left -80 right 80 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed1 layer 1 40 500
pin_group
pin name RESET_L_bF$pin/A signal RESET_L_bF$buf4 layer 1 -40 -170
end_pin_group
pin name Y signal _138_ layer 1 40 0
cell 686 INVX2:_787_
left -80 right 80 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed1 layer 1 40 500
pin name A signal SEL_AB[0] layer 1 -40 -170
pin name Y signal _139_ layer 1 40 0
cell 687 INVX2:_788_
left -80 right 80 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed1 layer 1 40 500
pin name A signal SEL_A[0] layer 1 -40 -170
pin name Y signal _140_ layer 1 40 0
cell 688 INVX4:_789_
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -500
   equiv name twfeed1 layer 1 0 500
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed2 layer 1 80 500
pin name A signal SEL_A[1] layer 1 -80 -170
pin name Y signal _141_ layer 1 0 0
cell 689 OR2X2:_790_
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name twfeed3 signal TW_PASS_THRU layer 1 120 -500
   equiv name twfeed3 layer 1 120 500
pin_group
pin name SEL_A_2_bF$pin/A signal SEL_A_2_bF$buf4 layer 1 -120 -270
end_pin_group
pin name B signal DATA_A[2] layer 1 -20 -110
pin name Y signal _142_ layer 1 120 -50
cell 690 INVX1:_791_
left -80 right 80 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed1 layer 1 40 500
pin name A signal DATA_A[18] layer 1 -40 -270
pin name Y signal _143_ layer 1 40 0
cell 691 NAND2X1:_792_
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -500
   equiv name twfeed1 layer 1 0 500
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed2 layer 1 80 500
pin_group
pin name SEL_A_2_bF$pin/A signal SEL_A_2_bF$buf3 layer 1 -80 -170
end_pin_group
pin name B signal _143_ layer 1 80 70
pin name Y signal _144_ layer 1 50 -340
cell 692 NAND3X1:_793_
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name twfeed3 signal TW_PASS_THRU layer 1 120 -500
   equiv name twfeed3 layer 1 120 500
pin name A signal _141_ layer 1 -120 30
pin name B signal _142_ layer 1 -20 -50
pin name C signal _144_ layer 1 40 130
pin name Y signal _145_ layer 1 -40 340
cell 693 INVX1:_794_
left -80 right 80 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed1 layer 1 40 500
pin name A signal DATA_A[26] layer 1 -40 -270
pin name Y signal _146_ layer 1 40 0
cell 694 NAND2X1:_795_
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -500
   equiv name twfeed1 layer 1 0 500
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed2 layer 1 80 500
pin_group
pin name SEL_A_2_bF$pin/A signal SEL_A_2_bF$buf2 layer 1 -80 -170
end_pin_group
pin name B signal _146_ layer 1 80 70
pin name Y signal _147_ layer 1 50 -340
cell 695 OR2X2:_796_
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name twfeed3 signal TW_PASS_THRU layer 1 120 -500
   equiv name twfeed3 layer 1 120 500
pin_group
pin name SEL_A_2_bF$pin/A signal SEL_A_2_bF$buf1 layer 1 -120 -270
end_pin_group
pin name B signal DATA_A[10] layer 1 -20 -110
pin name Y signal _148_ layer 1 120 -50
cell 696 NAND3X1:_797_
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name twfeed3 signal TW_PASS_THRU layer 1 120 -500
   equiv name twfeed3 layer 1 120 500
pin name A signal SEL_A[1] layer 1 -120 30
pin name B signal _148_ layer 1 -20 -50
pin name C signal _147_ layer 1 40 130
pin name Y signal _149_ layer 1 -40 340
cell 697 NAND3X1:_798_
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name twfeed3 signal TW_PASS_THRU layer 1 120 -500
   equiv name twfeed3 layer 1 120 500
pin name A signal _140_ layer 1 -120 30
pin name B signal _145_ layer 1 -20 -50
pin name C signal _149_ layer 1 40 130
pin name Y signal _150_ layer 1 -40 340
cell 698 OR2X2:_799_
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name twfeed3 signal TW_PASS_THRU layer 1 120 -500
   equiv name twfeed3 layer 1 120 500
pin_group
pin name SEL_A_2_bF$pin/A signal SEL_A_2_bF$buf0 layer 1 -120 -270
end_pin_group
pin name B signal DATA_A[6] layer 1 -20 -110
pin name Y signal _151_ layer 1 120 -50
cell 699 INVX1:_800_
left -80 right 80 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed1 layer 1 40 500
pin name A signal DATA_A[22] layer 1 -40 -270
pin name Y signal _152_ layer 1 40 0
cell 700 NAND2X1:_801_
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -500
   equiv name twfeed1 layer 1 0 500
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed2 layer 1 80 500
pin_group
pin name SEL_A_2_bF$pin/A signal SEL_A_2_bF$buf4 layer 1 -80 -170
end_pin_group
pin name B signal _152_ layer 1 80 70
pin name Y signal _153_ layer 1 50 -340
cell 701 NAND3X1:_802_
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name twfeed3 signal TW_PASS_THRU layer 1 120 -500
   equiv name twfeed3 layer 1 120 500
pin name A signal _141_ layer 1 -120 30
pin name B signal _151_ layer 1 -20 -50
pin name C signal _153_ layer 1 40 130
pin name Y signal _154_ layer 1 -40 340
cell 702 INVX1:_803_
left -80 right 80 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed1 layer 1 40 500
pin name A signal DATA_A[14] layer 1 -40 -270
pin name Y signal _155_ layer 1 40 0
cell 703 NAND2X1:_804_
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -500
   equiv name twfeed1 layer 1 0 500
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed2 layer 1 80 500
pin_group
pin name SEL_A_2_bF$pin/A signal SEL_A_2_bF$buf3 layer 1 -80 -170
end_pin_group
pin name B signal DATA_A[30] layer 1 80 70
pin name Y signal _156_ layer 1 50 -340
cell 704 OAI21X1:_805_
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name twfeed3 signal TW_PASS_THRU layer 1 120 -500
   equiv name twfeed3 layer 1 120 500
pin name A signal _155_ layer 1 -80 -165
pin_group
pin name SEL_A_2_bF$pin/B signal SEL_A_2_bF$buf2 layer 1 -40 -70
end_pin_group
pin name C signal _156_ layer 1 80 150
pin name Y signal _157_ layer 1 25 -50
cell 705 NAND2X1:_806_
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -500
   equiv name twfeed1 layer 1 0 500
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed2 layer 1 80 500
pin name A signal SEL_A[1] layer 1 -80 -170
pin name B signal _157_ layer 1 80 70
pin name Y signal _158_ layer 1 50 -340
cell 706 NAND3X1:_807_
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name twfeed3 signal TW_PASS_THRU layer 1 120 -500
   equiv name twfeed3 layer 1 120 500
pin name A signal SEL_A[0] layer 1 -120 30
pin name B signal _154_ layer 1 -20 -50
pin name C signal _158_ layer 1 40 130
pin name Y signal _159_ layer 1 -40 340
cell 707 NAND3X1:_808_
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name twfeed3 signal TW_PASS_THRU layer 1 120 -500
   equiv name twfeed3 layer 1 120 500
pin name A signal _139_ layer 1 -120 30
pin name B signal _150_ layer 1 -20 -50
pin name C signal _159_ layer 1 40 130
pin name Y signal _160_ layer 1 -40 340
cell 708 INVX2:_809_
left -80 right 80 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed1 layer 1 40 500
pin name A signal SEL_B[0] layer 1 -40 -170
pin name Y signal _3_ layer 1 40 0
cell 709 INVX4:_810_
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -500
   equiv name twfeed1 layer 1 0 500
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed2 layer 1 80 500
pin name A signal SEL_B[1] layer 1 -80 -170
pin name Y signal _4_ layer 1 0 0
cell 710 OR2X2:_811_
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name twfeed3 signal TW_PASS_THRU layer 1 120 -500
   equiv name twfeed3 layer 1 120 500
pin name A signal DATA_B[2] layer 1 -120 -270
pin_group
pin name SEL_B_2_bF$pin/B signal SEL_B_2_bF$buf4 layer 1 -20 -110
end_pin_group
pin name Y signal _5_ layer 1 120 -50
cell 711 INVX1:_812_
left -80 right 80 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed1 layer 1 40 500
pin name A signal DATA_B[18] layer 1 -40 -270
pin name Y signal _6_ layer 1 40 0
cell 712 NAND2X1:_813_
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -500
   equiv name twfeed1 layer 1 0 500
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed2 layer 1 80 500
pin_group
pin name SEL_B_2_bF$pin/A signal SEL_B_2_bF$buf3 layer 1 -80 -170
end_pin_group
pin name B signal _6_ layer 1 80 70
pin name Y signal _7_ layer 1 50 -340
cell 713 NAND3X1:_814_
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name twfeed3 signal TW_PASS_THRU layer 1 120 -500
   equiv name twfeed3 layer 1 120 500
pin name A signal _4_ layer 1 -120 30
pin name B signal _5_ layer 1 -20 -50
pin name C signal _7_ layer 1 40 130
pin name Y signal _8_ layer 1 -40 340
cell 714 INVX1:_815_
left -80 right 80 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed1 layer 1 40 500
pin name A signal DATA_B[26] layer 1 -40 -270
pin name Y signal _9_ layer 1 40 0
cell 715 NAND2X1:_816_
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -500
   equiv name twfeed1 layer 1 0 500
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed2 layer 1 80 500
pin_group
pin name SEL_B_2_bF$pin/A signal SEL_B_2_bF$buf2 layer 1 -80 -170
end_pin_group
pin name B signal _9_ layer 1 80 70
pin name Y signal _10_ layer 1 50 -340
cell 716 OR2X2:_817_
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name twfeed3 signal TW_PASS_THRU layer 1 120 -500
   equiv name twfeed3 layer 1 120 500
pin_group
pin name SEL_B_2_bF$pin/A signal SEL_B_2_bF$buf1 layer 1 -120 -270
end_pin_group
pin name B signal DATA_B[10] layer 1 -20 -110
pin name Y signal _11_ layer 1 120 -50
cell 717 NAND3X1:_818_
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name twfeed3 signal TW_PASS_THRU layer 1 120 -500
   equiv name twfeed3 layer 1 120 500
pin name A signal SEL_B[1] layer 1 -120 30
pin name B signal _11_ layer 1 -20 -50
pin name C signal _10_ layer 1 40 130
pin name Y signal _12_ layer 1 -40 340
cell 718 NAND3X1:_819_
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name twfeed3 signal TW_PASS_THRU layer 1 120 -500
   equiv name twfeed3 layer 1 120 500
pin name A signal _3_ layer 1 -120 30
pin name B signal _8_ layer 1 -20 -50
pin name C signal _12_ layer 1 40 130
pin name Y signal _13_ layer 1 -40 340
cell 719 OR2X2:_820_
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name twfeed3 signal TW_PASS_THRU layer 1 120 -500
   equiv name twfeed3 layer 1 120 500
pin_group
pin name SEL_B_2_bF$pin/A signal SEL_B_2_bF$buf0 layer 1 -120 -270
end_pin_group
pin name B signal DATA_B[6] layer 1 -20 -110
pin name Y signal _14_ layer 1 120 -50
cell 720 INVX1:_821_
left -80 right 80 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed1 layer 1 40 500
pin name A signal DATA_B[22] layer 1 -40 -270
pin name Y signal _15_ layer 1 40 0
cell 721 NAND2X1:_822_
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -500
   equiv name twfeed1 layer 1 0 500
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed2 layer 1 80 500
pin_group
pin name SEL_B_2_bF$pin/A signal SEL_B_2_bF$buf4 layer 1 -80 -170
end_pin_group
pin name B signal _15_ layer 1 80 70
pin name Y signal _16_ layer 1 50 -340
cell 722 NAND3X1:_823_
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name twfeed3 signal TW_PASS_THRU layer 1 120 -500
   equiv name twfeed3 layer 1 120 500
pin name A signal _4_ layer 1 -120 30
pin name B signal _14_ layer 1 -20 -50
pin name C signal _16_ layer 1 40 130
pin name Y signal _17_ layer 1 -40 340
cell 723 INVX1:_824_
left -80 right 80 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed1 layer 1 40 500
pin name A signal DATA_B[14] layer 1 -40 -270
pin name Y signal _18_ layer 1 40 0
cell 724 NAND2X1:_825_
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -500
   equiv name twfeed1 layer 1 0 500
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed2 layer 1 80 500
pin_group
pin name SEL_B_2_bF$pin/A signal SEL_B_2_bF$buf3 layer 1 -80 -170
end_pin_group
pin name B signal DATA_B[30] layer 1 80 70
pin name Y signal _19_ layer 1 50 -340
cell 725 OAI21X1:_826_
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name twfeed3 signal TW_PASS_THRU layer 1 120 -500
   equiv name twfeed3 layer 1 120 500
pin name A signal _18_ layer 1 -80 -165
pin_group
pin name SEL_B_2_bF$pin/B signal SEL_B_2_bF$buf2 layer 1 -40 -70
end_pin_group
pin name C signal _19_ layer 1 80 150
pin name Y signal _20_ layer 1 25 -50
cell 726 NAND2X1:_827_
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -500
   equiv name twfeed1 layer 1 0 500
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed2 layer 1 80 500
pin name A signal SEL_B[1] layer 1 -80 -170
pin name B signal _20_ layer 1 80 70
pin name Y signal _21_ layer 1 50 -340
cell 727 NAND3X1:_828_
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name twfeed3 signal TW_PASS_THRU layer 1 120 -500
   equiv name twfeed3 layer 1 120 500
pin name A signal SEL_B[0] layer 1 -120 30
pin name B signal _17_ layer 1 -20 -50
pin name C signal _21_ layer 1 40 130
pin name Y signal _22_ layer 1 -40 340
cell 728 NAND3X1:_829_
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name twfeed3 signal TW_PASS_THRU layer 1 120 -500
   equiv name twfeed3 layer 1 120 500
pin name A signal SEL_AB[0] layer 1 -120 30
pin name B signal _13_ layer 1 -20 -50
pin name C signal _22_ layer 1 40 130
pin name Y signal _23_ layer 1 -40 340
cell 729 AOI21X1:_830_
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name twfeed3 signal TW_PASS_THRU layer 1 120 -500
   equiv name twfeed3 layer 1 120 500
pin name A signal _160_ layer 1 -80 -35
pin name B signal _23_ layer 1 -40 -130
pin name C signal _138_ layer 1 120 -250
pin name Y signal _2_[2] layer 1 40 -340
cell 730 OR2X2:_831_
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name twfeed3 signal TW_PASS_THRU layer 1 120 -500
   equiv name twfeed3 layer 1 120 500
pin name A signal DATA_A[3] layer 1 -120 -270
pin_group
pin name SEL_A_2_bF$pin/B signal SEL_A_2_bF$buf1 layer 1 -20 -110
end_pin_group
pin name Y signal _24_ layer 1 120 -50
cell 731 INVX1:_832_
left -80 right 80 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed1 layer 1 40 500
pin name A signal DATA_A[19] layer 1 -40 -270
pin name Y signal _25_ layer 1 40 0
cell 732 NAND2X1:_833_
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -500
   equiv name twfeed1 layer 1 0 500
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed2 layer 1 80 500
pin_group
pin name SEL_A_2_bF$pin/A signal SEL_A_2_bF$buf0 layer 1 -80 -170
end_pin_group
pin name B signal _25_ layer 1 80 70
pin name Y signal _26_ layer 1 50 -340
cell 733 NAND3X1:_834_
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name twfeed3 signal TW_PASS_THRU layer 1 120 -500
   equiv name twfeed3 layer 1 120 500
pin name A signal _141_ layer 1 -120 30
pin name B signal _24_ layer 1 -20 -50
pin name C signal _26_ layer 1 40 130
pin name Y signal _27_ layer 1 -40 340
cell 734 INVX1:_835_
left -80 right 80 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed1 layer 1 40 500
pin name A signal DATA_A[27] layer 1 -40 -270
pin name Y signal _28_ layer 1 40 0
cell 735 NAND2X1:_836_
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -500
   equiv name twfeed1 layer 1 0 500
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed2 layer 1 80 500
pin_group
pin name SEL_A_2_bF$pin/A signal SEL_A_2_bF$buf4 layer 1 -80 -170
end_pin_group
pin name B signal _28_ layer 1 80 70
pin name Y signal _29_ layer 1 50 -340
cell 736 OR2X2:_837_
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name twfeed3 signal TW_PASS_THRU layer 1 120 -500
   equiv name twfeed3 layer 1 120 500
pin_group
pin name SEL_A_2_bF$pin/A signal SEL_A_2_bF$buf3 layer 1 -120 -270
end_pin_group
pin name B signal DATA_A[11] layer 1 -20 -110
pin name Y signal _30_ layer 1 120 -50
cell 737 NAND3X1:_838_
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name twfeed3 signal TW_PASS_THRU layer 1 120 -500
   equiv name twfeed3 layer 1 120 500
pin name A signal SEL_A[1] layer 1 -120 30
pin name B signal _30_ layer 1 -20 -50
pin name C signal _29_ layer 1 40 130
pin name Y signal _31_ layer 1 -40 340
cell 738 NAND3X1:_839_
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name twfeed3 signal TW_PASS_THRU layer 1 120 -500
   equiv name twfeed3 layer 1 120 500
pin name A signal _140_ layer 1 -120 30
pin name B signal _27_ layer 1 -20 -50
pin name C signal _31_ layer 1 40 130
pin name Y signal _32_ layer 1 -40 340
cell 739 OR2X2:_840_
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name twfeed3 signal TW_PASS_THRU layer 1 120 -500
   equiv name twfeed3 layer 1 120 500
pin_group
pin name SEL_A_2_bF$pin/A signal SEL_A_2_bF$buf2 layer 1 -120 -270
end_pin_group
pin name B signal DATA_A[7] layer 1 -20 -110
pin name Y signal _33_ layer 1 120 -50
cell 740 INVX1:_841_
left -80 right 80 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed1 layer 1 40 500
pin name A signal DATA_A[23] layer 1 -40 -270
pin name Y signal _34_ layer 1 40 0
cell 741 NAND2X1:_842_
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -500
   equiv name twfeed1 layer 1 0 500
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed2 layer 1 80 500
pin_group
pin name SEL_A_2_bF$pin/A signal SEL_A_2_bF$buf1 layer 1 -80 -170
end_pin_group
pin name B signal _34_ layer 1 80 70
pin name Y signal _35_ layer 1 50 -340
cell 742 NAND3X1:_843_
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name twfeed3 signal TW_PASS_THRU layer 1 120 -500
   equiv name twfeed3 layer 1 120 500
pin name A signal _141_ layer 1 -120 30
pin name B signal _33_ layer 1 -20 -50
pin name C signal _35_ layer 1 40 130
pin name Y signal _36_ layer 1 -40 340
cell 743 INVX1:_844_
left -80 right 80 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed1 layer 1 40 500
pin name A signal DATA_A[15] layer 1 -40 -270
pin name Y signal _37_ layer 1 40 0
cell 744 NAND2X1:_845_
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -500
   equiv name twfeed1 layer 1 0 500
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed2 layer 1 80 500
pin_group
pin name SEL_A_2_bF$pin/A signal SEL_A_2_bF$buf0 layer 1 -80 -170
end_pin_group
pin name B signal DATA_A[31] layer 1 80 70
pin name Y signal _38_ layer 1 50 -340
cell 745 OAI21X1:_846_
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name twfeed3 signal TW_PASS_THRU layer 1 120 -500
   equiv name twfeed3 layer 1 120 500
pin name A signal _37_ layer 1 -80 -165
pin_group
pin name SEL_A_2_bF$pin/B signal SEL_A_2_bF$buf4 layer 1 -40 -70
end_pin_group
pin name C signal _38_ layer 1 80 150
pin name Y signal _39_ layer 1 25 -50
cell 746 NAND2X1:_847_
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -500
   equiv name twfeed1 layer 1 0 500
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed2 layer 1 80 500
pin name A signal SEL_A[1] layer 1 -80 -170
pin name B signal _39_ layer 1 80 70
pin name Y signal _40_ layer 1 50 -340
cell 747 NAND3X1:_848_
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name twfeed3 signal TW_PASS_THRU layer 1 120 -500
   equiv name twfeed3 layer 1 120 500
pin name A signal SEL_A[0] layer 1 -120 30
pin name B signal _36_ layer 1 -20 -50
pin name C signal _40_ layer 1 40 130
pin name Y signal _41_ layer 1 -40 340
cell 748 NAND3X1:_849_
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name twfeed3 signal TW_PASS_THRU layer 1 120 -500
   equiv name twfeed3 layer 1 120 500
pin name A signal _139_ layer 1 -120 30
pin name B signal _32_ layer 1 -20 -50
pin name C signal _41_ layer 1 40 130
pin name Y signal _42_ layer 1 -40 340
cell 749 OR2X2:_850_
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name twfeed3 signal TW_PASS_THRU layer 1 120 -500
   equiv name twfeed3 layer 1 120 500
pin_group
pin name SEL_B_2_bF$pin/A signal SEL_B_2_bF$buf1 layer 1 -120 -270
end_pin_group
pin name B signal DATA_B[7] layer 1 -20 -110
pin name Y signal _43_ layer 1 120 -50
cell 750 INVX1:_851_
left -80 right 80 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed1 layer 1 40 500
pin name A signal DATA_B[23] layer 1 -40 -270
pin name Y signal _44_ layer 1 40 0
cell 751 NAND2X1:_852_
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -500
   equiv name twfeed1 layer 1 0 500
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed2 layer 1 80 500
pin_group
pin name SEL_B_2_bF$pin/A signal SEL_B_2_bF$buf0 layer 1 -80 -170
end_pin_group
pin name B signal _44_ layer 1 80 70
pin name Y signal _45_ layer 1 50 -340
cell 752 NAND3X1:_853_
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name twfeed3 signal TW_PASS_THRU layer 1 120 -500
   equiv name twfeed3 layer 1 120 500
pin name A signal _4_ layer 1 -120 30
pin name B signal _43_ layer 1 -20 -50
pin name C signal _45_ layer 1 40 130
pin name Y signal _46_ layer 1 -40 340
cell 753 INVX1:_854_
left -80 right 80 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed1 layer 1 40 500
pin name A signal DATA_B[31] layer 1 -40 -270
pin name Y signal _47_ layer 1 40 0
cell 754 NAND2X1:_855_
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -500
   equiv name twfeed1 layer 1 0 500
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed2 layer 1 80 500
pin_group
pin name SEL_B_2_bF$pin/A signal SEL_B_2_bF$buf4 layer 1 -80 -170
end_pin_group
pin name B signal _47_ layer 1 80 70
pin name Y signal _48_ layer 1 50 -340
cell 755 OR2X2:_856_
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name twfeed3 signal TW_PASS_THRU layer 1 120 -500
   equiv name twfeed3 layer 1 120 500
pin_group
pin name SEL_B_2_bF$pin/A signal SEL_B_2_bF$buf3 layer 1 -120 -270
end_pin_group
pin name B signal DATA_B[15] layer 1 -20 -110
pin name Y signal _49_ layer 1 120 -50
cell 756 NAND3X1:_857_
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name twfeed3 signal TW_PASS_THRU layer 1 120 -500
   equiv name twfeed3 layer 1 120 500
pin name A signal SEL_B[1] layer 1 -120 30
pin name B signal _49_ layer 1 -20 -50
pin name C signal _48_ layer 1 40 130
pin name Y signal _50_ layer 1 -40 340
cell 757 NAND3X1:_858_
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name twfeed3 signal TW_PASS_THRU layer 1 120 -500
   equiv name twfeed3 layer 1 120 500
pin name A signal SEL_B[0] layer 1 -120 30
pin name B signal _46_ layer 1 -20 -50
pin name C signal _50_ layer 1 40 130
pin name Y signal _51_ layer 1 -40 340
cell 758 OR2X2:_859_
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name twfeed3 signal TW_PASS_THRU layer 1 120 -500
   equiv name twfeed3 layer 1 120 500
pin_group
pin name SEL_B_2_bF$pin/A signal SEL_B_2_bF$buf2 layer 1 -120 -270
end_pin_group
pin name B signal DATA_B[3] layer 1 -20 -110
pin name Y signal _52_ layer 1 120 -50
cell 759 INVX1:_860_
left -80 right 80 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed1 layer 1 40 500
pin name A signal DATA_B[19] layer 1 -40 -270
pin name Y signal _53_ layer 1 40 0
cell 760 NAND2X1:_861_
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -500
   equiv name twfeed1 layer 1 0 500
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed2 layer 1 80 500
pin_group
pin name SEL_B_2_bF$pin/A signal SEL_B_2_bF$buf1 layer 1 -80 -170
end_pin_group
pin name B signal _53_ layer 1 80 70
pin name Y signal _54_ layer 1 50 -340
cell 761 NAND3X1:_862_
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name twfeed3 signal TW_PASS_THRU layer 1 120 -500
   equiv name twfeed3 layer 1 120 500
pin name A signal _4_ layer 1 -120 30
pin name B signal _52_ layer 1 -20 -50
pin name C signal _54_ layer 1 40 130
pin name Y signal _55_ layer 1 -40 340
cell 762 INVX1:_863_
left -80 right 80 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed1 layer 1 40 500
pin name A signal DATA_B[11] layer 1 -40 -270
pin name Y signal _56_ layer 1 40 0
cell 763 NAND2X1:_864_
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -500
   equiv name twfeed1 layer 1 0 500
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed2 layer 1 80 500
pin_group
pin name SEL_B_2_bF$pin/A signal SEL_B_2_bF$buf0 layer 1 -80 -170
end_pin_group
pin name B signal DATA_B[27] layer 1 80 70
pin name Y signal _57_ layer 1 50 -340
cell 764 OAI21X1:_865_
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name twfeed3 signal TW_PASS_THRU layer 1 120 -500
   equiv name twfeed3 layer 1 120 500
pin name A signal _56_ layer 1 -80 -165
pin_group
pin name SEL_B_2_bF$pin/B signal SEL_B_2_bF$buf4 layer 1 -40 -70
end_pin_group
pin name C signal _57_ layer 1 80 150
pin name Y signal _58_ layer 1 25 -50
cell 765 NAND2X1:_866_
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -500
   equiv name twfeed1 layer 1 0 500
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed2 layer 1 80 500
pin name A signal SEL_B[1] layer 1 -80 -170
pin name B signal _58_ layer 1 80 70
pin name Y signal _59_ layer 1 50 -340
cell 766 NAND3X1:_867_
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name twfeed3 signal TW_PASS_THRU layer 1 120 -500
   equiv name twfeed3 layer 1 120 500
pin name A signal _3_ layer 1 -120 30
pin name B signal _55_ layer 1 -20 -50
pin name C signal _59_ layer 1 40 130
pin name Y signal _60_ layer 1 -40 340
cell 767 NAND3X1:_868_
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name twfeed3 signal TW_PASS_THRU layer 1 120 -500
   equiv name twfeed3 layer 1 120 500
pin name A signal SEL_AB[0] layer 1 -120 30
pin name B signal _51_ layer 1 -20 -50
pin name C signal _60_ layer 1 40 130
pin name Y signal _61_ layer 1 -40 340
cell 768 AOI21X1:_869_
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name twfeed3 signal TW_PASS_THRU layer 1 120 -500
   equiv name twfeed3 layer 1 120 500
pin name A signal _42_ layer 1 -80 -35
pin name B signal _61_ layer 1 -40 -130
pin name C signal _138_ layer 1 120 -250
pin name Y signal _2_[3] layer 1 40 -340
cell 769 OR2X2:_870_
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name twfeed3 signal TW_PASS_THRU layer 1 120 -500
   equiv name twfeed3 layer 1 120 500
pin_group
pin name SEL_A_2_bF$pin/A signal SEL_A_2_bF$buf3 layer 1 -120 -270
end_pin_group
pin name B signal DATA_A[0] layer 1 -20 -110
pin name Y signal _62_ layer 1 120 -50
cell 770 INVX1:_871_
left -80 right 80 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed1 layer 1 40 500
pin name A signal DATA_A[16] layer 1 -40 -270
pin name Y signal _63_ layer 1 40 0
cell 771 NAND2X1:_872_
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -500
   equiv name twfeed1 layer 1 0 500
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed2 layer 1 80 500
pin_group
pin name SEL_A_2_bF$pin/A signal SEL_A_2_bF$buf2 layer 1 -80 -170
end_pin_group
pin name B signal _63_ layer 1 80 70
pin name Y signal _64_ layer 1 50 -340
cell 772 NAND3X1:_873_
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name twfeed3 signal TW_PASS_THRU layer 1 120 -500
   equiv name twfeed3 layer 1 120 500
pin name A signal _141_ layer 1 -120 30
pin name B signal _62_ layer 1 -20 -50
pin name C signal _64_ layer 1 40 130
pin name Y signal _65_ layer 1 -40 340
cell 773 INVX1:_874_
left -80 right 80 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed1 layer 1 40 500
pin name A signal DATA_A[24] layer 1 -40 -270
pin name Y signal _66_ layer 1 40 0
cell 774 NAND2X1:_875_
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -500
   equiv name twfeed1 layer 1 0 500
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed2 layer 1 80 500
pin_group
pin name SEL_A_2_bF$pin/A signal SEL_A_2_bF$buf1 layer 1 -80 -170
end_pin_group
pin name B signal _66_ layer 1 80 70
pin name Y signal _67_ layer 1 50 -340
cell 775 OR2X2:_876_
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name twfeed3 signal TW_PASS_THRU layer 1 120 -500
   equiv name twfeed3 layer 1 120 500
pin_group
pin name SEL_A_2_bF$pin/A signal SEL_A_2_bF$buf0 layer 1 -120 -270
end_pin_group
pin name B signal DATA_A[8] layer 1 -20 -110
pin name Y signal _68_ layer 1 120 -50
cell 776 NAND3X1:_877_
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name twfeed3 signal TW_PASS_THRU layer 1 120 -500
   equiv name twfeed3 layer 1 120 500
pin name A signal SEL_A[1] layer 1 -120 30
pin name B signal _68_ layer 1 -20 -50
pin name C signal _67_ layer 1 40 130
pin name Y signal _69_ layer 1 -40 340
cell 777 NAND3X1:_878_
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name twfeed3 signal TW_PASS_THRU layer 1 120 -500
   equiv name twfeed3 layer 1 120 500
pin name A signal _140_ layer 1 -120 30
pin name B signal _65_ layer 1 -20 -50
pin name C signal _69_ layer 1 40 130
pin name Y signal _70_ layer 1 -40 340
cell 778 OR2X2:_879_
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name twfeed3 signal TW_PASS_THRU layer 1 120 -500
   equiv name twfeed3 layer 1 120 500
pin_group
pin name SEL_A_2_bF$pin/A signal SEL_A_2_bF$buf4 layer 1 -120 -270
end_pin_group
pin name B signal DATA_A[4] layer 1 -20 -110
pin name Y signal _71_ layer 1 120 -50
cell 779 INVX1:_880_
left -80 right 80 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed1 layer 1 40 500
pin name A signal DATA_A[20] layer 1 -40 -270
pin name Y signal _72_ layer 1 40 0
cell 780 NAND2X1:_881_
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -500
   equiv name twfeed1 layer 1 0 500
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed2 layer 1 80 500
pin_group
pin name SEL_A_2_bF$pin/A signal SEL_A_2_bF$buf3 layer 1 -80 -170
end_pin_group
pin name B signal _72_ layer 1 80 70
pin name Y signal _73_ layer 1 50 -340
cell 781 NAND3X1:_882_
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name twfeed3 signal TW_PASS_THRU layer 1 120 -500
   equiv name twfeed3 layer 1 120 500
pin name A signal _141_ layer 1 -120 30
pin name B signal _71_ layer 1 -20 -50
pin name C signal _73_ layer 1 40 130
pin name Y signal _74_ layer 1 -40 340
cell 782 INVX1:_883_
left -80 right 80 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed1 layer 1 40 500
pin name A signal DATA_A[12] layer 1 -40 -270
pin name Y signal _75_ layer 1 40 0
cell 783 NAND2X1:_884_
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -500
   equiv name twfeed1 layer 1 0 500
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed2 layer 1 80 500
pin_group
pin name SEL_A_2_bF$pin/A signal SEL_A_2_bF$buf2 layer 1 -80 -170
end_pin_group
pin name B signal DATA_A[28] layer 1 80 70
pin name Y signal _76_ layer 1 50 -340
cell 784 OAI21X1:_885_
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name twfeed3 signal TW_PASS_THRU layer 1 120 -500
   equiv name twfeed3 layer 1 120 500
pin name A signal _75_ layer 1 -80 -165
pin_group
pin name SEL_A_2_bF$pin/B signal SEL_A_2_bF$buf1 layer 1 -40 -70
end_pin_group
pin name C signal _76_ layer 1 80 150
pin name Y signal _77_ layer 1 25 -50
cell 785 NAND2X1:_886_
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -500
   equiv name twfeed1 layer 1 0 500
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed2 layer 1 80 500
pin name A signal SEL_A[1] layer 1 -80 -170
pin name B signal _77_ layer 1 80 70
pin name Y signal _78_ layer 1 50 -340
cell 786 NAND3X1:_887_
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name twfeed3 signal TW_PASS_THRU layer 1 120 -500
   equiv name twfeed3 layer 1 120 500
pin name A signal SEL_A[0] layer 1 -120 30
pin name B signal _74_ layer 1 -20 -50
pin name C signal _78_ layer 1 40 130
pin name Y signal _79_ layer 1 -40 340
cell 787 NAND3X1:_888_
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name twfeed3 signal TW_PASS_THRU layer 1 120 -500
   equiv name twfeed3 layer 1 120 500
pin name A signal _139_ layer 1 -120 30
pin name B signal _70_ layer 1 -20 -50
pin name C signal _79_ layer 1 40 130
pin name Y signal _80_ layer 1 -40 340
cell 788 OR2X2:_889_
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name twfeed3 signal TW_PASS_THRU layer 1 120 -500
   equiv name twfeed3 layer 1 120 500
pin_group
pin name SEL_B_2_bF$pin/A signal SEL_B_2_bF$buf3 layer 1 -120 -270
end_pin_group
pin name B signal DATA_B[4] layer 1 -20 -110
pin name Y signal _81_ layer 1 120 -50
cell 789 INVX1:_890_
left -80 right 80 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed1 layer 1 40 500
pin name A signal DATA_B[20] layer 1 -40 -270
pin name Y signal _82_ layer 1 40 0
cell 790 NAND2X1:_891_
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -500
   equiv name twfeed1 layer 1 0 500
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed2 layer 1 80 500
pin_group
pin name SEL_B_2_bF$pin/A signal SEL_B_2_bF$buf2 layer 1 -80 -170
end_pin_group
pin name B signal _82_ layer 1 80 70
pin name Y signal _83_ layer 1 50 -340
cell 791 NAND3X1:_892_
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name twfeed3 signal TW_PASS_THRU layer 1 120 -500
   equiv name twfeed3 layer 1 120 500
pin name A signal _4_ layer 1 -120 30
pin name B signal _81_ layer 1 -20 -50
pin name C signal _83_ layer 1 40 130
pin name Y signal _84_ layer 1 -40 340
cell 792 INVX1:_893_
left -80 right 80 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed1 layer 1 40 500
pin name A signal DATA_B[28] layer 1 -40 -270
pin name Y signal _85_ layer 1 40 0
cell 793 NAND2X1:_894_
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -500
   equiv name twfeed1 layer 1 0 500
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed2 layer 1 80 500
pin_group
pin name SEL_B_2_bF$pin/A signal SEL_B_2_bF$buf1 layer 1 -80 -170
end_pin_group
pin name B signal _85_ layer 1 80 70
pin name Y signal _86_ layer 1 50 -340
cell 794 OR2X2:_895_
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name twfeed3 signal TW_PASS_THRU layer 1 120 -500
   equiv name twfeed3 layer 1 120 500
pin_group
pin name SEL_B_2_bF$pin/A signal SEL_B_2_bF$buf0 layer 1 -120 -270
end_pin_group
pin name B signal DATA_B[12] layer 1 -20 -110
pin name Y signal _87_ layer 1 120 -50
cell 795 NAND3X1:_896_
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name twfeed3 signal TW_PASS_THRU layer 1 120 -500
   equiv name twfeed3 layer 1 120 500
pin name A signal SEL_B[1] layer 1 -120 30
pin name B signal _87_ layer 1 -20 -50
pin name C signal _86_ layer 1 40 130
pin name Y signal _88_ layer 1 -40 340
cell 796 NAND3X1:_897_
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name twfeed3 signal TW_PASS_THRU layer 1 120 -500
   equiv name twfeed3 layer 1 120 500
pin name A signal SEL_B[0] layer 1 -120 30
pin name B signal _84_ layer 1 -20 -50
pin name C signal _88_ layer 1 40 130
pin name Y signal _89_ layer 1 -40 340
cell 797 OR2X2:_898_
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name twfeed3 signal TW_PASS_THRU layer 1 120 -500
   equiv name twfeed3 layer 1 120 500
pin_group
pin name SEL_B_2_bF$pin/A signal SEL_B_2_bF$buf4 layer 1 -120 -270
end_pin_group
pin name B signal DATA_B[0] layer 1 -20 -110
pin name Y signal _90_ layer 1 120 -50
cell 798 INVX1:_899_
left -80 right 80 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed1 layer 1 40 500
pin name A signal DATA_B[16] layer 1 -40 -270
pin name Y signal _91_ layer 1 40 0
cell 799 NAND2X1:_900_
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -500
   equiv name twfeed1 layer 1 0 500
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed2 layer 1 80 500
pin_group
pin name SEL_B_2_bF$pin/A signal SEL_B_2_bF$buf3 layer 1 -80 -170
end_pin_group
pin name B signal _91_ layer 1 80 70
pin name Y signal _92_ layer 1 50 -340
cell 800 NAND3X1:_901_
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name twfeed3 signal TW_PASS_THRU layer 1 120 -500
   equiv name twfeed3 layer 1 120 500
pin name A signal _4_ layer 1 -120 30
pin name B signal _90_ layer 1 -20 -50
pin name C signal _92_ layer 1 40 130
pin name Y signal _93_ layer 1 -40 340
cell 801 INVX1:_902_
left -80 right 80 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed1 layer 1 40 500
pin name A signal DATA_B[8] layer 1 -40 -270
pin name Y signal _94_ layer 1 40 0
cell 802 NAND2X1:_903_
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -500
   equiv name twfeed1 layer 1 0 500
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed2 layer 1 80 500
pin_group
pin name SEL_B_2_bF$pin/A signal SEL_B_2_bF$buf2 layer 1 -80 -170
end_pin_group
pin name B signal DATA_B[24] layer 1 80 70
pin name Y signal _95_ layer 1 50 -340
cell 803 OAI21X1:_904_
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name twfeed3 signal TW_PASS_THRU layer 1 120 -500
   equiv name twfeed3 layer 1 120 500
pin name A signal _94_ layer 1 -80 -165
pin_group
pin name SEL_B_2_bF$pin/B signal SEL_B_2_bF$buf1 layer 1 -40 -70
end_pin_group
pin name C signal _95_ layer 1 80 150
pin name Y signal _96_ layer 1 25 -50
cell 804 NAND2X1:_905_
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -500
   equiv name twfeed1 layer 1 0 500
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed2 layer 1 80 500
pin name A signal SEL_B[1] layer 1 -80 -170
pin name B signal _96_ layer 1 80 70
pin name Y signal _97_ layer 1 50 -340
cell 805 NAND3X1:_906_
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name twfeed3 signal TW_PASS_THRU layer 1 120 -500
   equiv name twfeed3 layer 1 120 500
pin name A signal _3_ layer 1 -120 30
pin name B signal _93_ layer 1 -20 -50
pin name C signal _97_ layer 1 40 130
pin name Y signal _98_ layer 1 -40 340
cell 806 NAND3X1:_907_
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name twfeed3 signal TW_PASS_THRU layer 1 120 -500
   equiv name twfeed3 layer 1 120 500
pin name A signal SEL_AB[0] layer 1 -120 30
pin name B signal _89_ layer 1 -20 -50
pin name C signal _98_ layer 1 40 130
pin name Y signal _99_ layer 1 -40 340
cell 807 AOI21X1:_908_
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name twfeed3 signal TW_PASS_THRU layer 1 120 -500
   equiv name twfeed3 layer 1 120 500
pin name A signal _80_ layer 1 -80 -35
pin name B signal _99_ layer 1 -40 -130
pin name C signal _138_ layer 1 120 -250
pin name Y signal _2_[0] layer 1 40 -340
cell 808 OR2X2:_909_
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name twfeed3 signal TW_PASS_THRU layer 1 120 -500
   equiv name twfeed3 layer 1 120 500
pin_group
pin name SEL_A_2_bF$pin/A signal SEL_A_2_bF$buf0 layer 1 -120 -270
end_pin_group
pin name B signal DATA_A[1] layer 1 -20 -110
pin name Y signal _100_ layer 1 120 -50
cell 809 INVX1:_910_
left -80 right 80 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed1 layer 1 40 500
pin name A signal DATA_A[17] layer 1 -40 -270
pin name Y signal _101_ layer 1 40 0
cell 810 NAND2X1:_911_
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -500
   equiv name twfeed1 layer 1 0 500
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed2 layer 1 80 500
pin_group
pin name SEL_A_2_bF$pin/A signal SEL_A_2_bF$buf4 layer 1 -80 -170
end_pin_group
pin name B signal _101_ layer 1 80 70
pin name Y signal _102_ layer 1 50 -340
cell 811 NAND3X1:_912_
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name twfeed3 signal TW_PASS_THRU layer 1 120 -500
   equiv name twfeed3 layer 1 120 500
pin name A signal _141_ layer 1 -120 30
pin name B signal _100_ layer 1 -20 -50
pin name C signal _102_ layer 1 40 130
pin name Y signal _103_ layer 1 -40 340
cell 812 INVX1:_913_
left -80 right 80 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed1 layer 1 40 500
pin name A signal DATA_A[25] layer 1 -40 -270
pin name Y signal _104_ layer 1 40 0
cell 813 NAND2X1:_914_
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -500
   equiv name twfeed1 layer 1 0 500
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed2 layer 1 80 500
pin_group
pin name SEL_A_2_bF$pin/A signal SEL_A_2_bF$buf3 layer 1 -80 -170
end_pin_group
pin name B signal _104_ layer 1 80 70
pin name Y signal _105_ layer 1 50 -340
cell 814 OR2X2:_915_
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name twfeed3 signal TW_PASS_THRU layer 1 120 -500
   equiv name twfeed3 layer 1 120 500
pin_group
pin name SEL_A_2_bF$pin/A signal SEL_A_2_bF$buf2 layer 1 -120 -270
end_pin_group
pin name B signal DATA_A[9] layer 1 -20 -110
pin name Y signal _106_ layer 1 120 -50
cell 815 NAND3X1:_916_
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name twfeed3 signal TW_PASS_THRU layer 1 120 -500
   equiv name twfeed3 layer 1 120 500
pin name A signal SEL_A[1] layer 1 -120 30
pin name B signal _106_ layer 1 -20 -50
pin name C signal _105_ layer 1 40 130
pin name Y signal _107_ layer 1 -40 340
cell 816 NAND3X1:_917_
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name twfeed3 signal TW_PASS_THRU layer 1 120 -500
   equiv name twfeed3 layer 1 120 500
pin name A signal _140_ layer 1 -120 30
pin name B signal _103_ layer 1 -20 -50
pin name C signal _107_ layer 1 40 130
pin name Y signal _108_ layer 1 -40 340
cell 817 OR2X2:_918_
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name twfeed3 signal TW_PASS_THRU layer 1 120 -500
   equiv name twfeed3 layer 1 120 500
pin_group
pin name SEL_A_2_bF$pin/A signal SEL_A_2_bF$buf1 layer 1 -120 -270
end_pin_group
pin name B signal DATA_A[5] layer 1 -20 -110
pin name Y signal _109_ layer 1 120 -50
cell 818 INVX1:_919_
left -80 right 80 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed1 layer 1 40 500
pin name A signal DATA_A[21] layer 1 -40 -270
pin name Y signal _110_ layer 1 40 0
cell 819 NAND2X1:_920_
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -500
   equiv name twfeed1 layer 1 0 500
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed2 layer 1 80 500
pin_group
pin name SEL_A_2_bF$pin/A signal SEL_A_2_bF$buf0 layer 1 -80 -170
end_pin_group
pin name B signal _110_ layer 1 80 70
pin name Y signal _111_ layer 1 50 -340
cell 820 NAND3X1:_921_
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name twfeed3 signal TW_PASS_THRU layer 1 120 -500
   equiv name twfeed3 layer 1 120 500
pin name A signal _141_ layer 1 -120 30
pin name B signal _109_ layer 1 -20 -50
pin name C signal _111_ layer 1 40 130
pin name Y signal _112_ layer 1 -40 340
cell 821 INVX1:_922_
left -80 right 80 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed1 layer 1 40 500
pin name A signal DATA_A[13] layer 1 -40 -270
pin name Y signal _113_ layer 1 40 0
cell 822 NAND2X1:_923_
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -500
   equiv name twfeed1 layer 1 0 500
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed2 layer 1 80 500
pin_group
pin name SEL_A_2_bF$pin/A signal SEL_A_2_bF$buf4 layer 1 -80 -170
end_pin_group
pin name B signal DATA_A[29] layer 1 80 70
pin name Y signal _114_ layer 1 50 -340
cell 823 OAI21X1:_924_
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name twfeed3 signal TW_PASS_THRU layer 1 120 -500
   equiv name twfeed3 layer 1 120 500
pin name A signal _113_ layer 1 -80 -165
pin_group
pin name SEL_A_2_bF$pin/B signal SEL_A_2_bF$buf3 layer 1 -40 -70
end_pin_group
pin name C signal _114_ layer 1 80 150
pin name Y signal _115_ layer 1 25 -50
cell 824 NAND2X1:_925_
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -500
   equiv name twfeed1 layer 1 0 500
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed2 layer 1 80 500
pin name A signal SEL_A[1] layer 1 -80 -170
pin name B signal _115_ layer 1 80 70
pin name Y signal _116_ layer 1 50 -340
cell 825 NAND3X1:_926_
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name twfeed3 signal TW_PASS_THRU layer 1 120 -500
   equiv name twfeed3 layer 1 120 500
pin name A signal SEL_A[0] layer 1 -120 30
pin name B signal _112_ layer 1 -20 -50
pin name C signal _116_ layer 1 40 130
pin name Y signal _117_ layer 1 -40 340
cell 826 NAND3X1:_927_
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name twfeed3 signal TW_PASS_THRU layer 1 120 -500
   equiv name twfeed3 layer 1 120 500
pin name A signal _139_ layer 1 -120 30
pin name B signal _108_ layer 1 -20 -50
pin name C signal _117_ layer 1 40 130
pin name Y signal _118_ layer 1 -40 340
cell 827 OR2X2:_928_
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name twfeed3 signal TW_PASS_THRU layer 1 120 -500
   equiv name twfeed3 layer 1 120 500
pin_group
pin name SEL_B_2_bF$pin/A signal SEL_B_2_bF$buf0 layer 1 -120 -270
end_pin_group
pin name B signal DATA_B[5] layer 1 -20 -110
pin name Y signal _119_ layer 1 120 -50
cell 828 INVX1:_929_
left -80 right 80 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed1 layer 1 40 500
pin name A signal DATA_B[21] layer 1 -40 -270
pin name Y signal _120_ layer 1 40 0
cell 829 NAND2X1:_930_
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -500
   equiv name twfeed1 layer 1 0 500
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed2 layer 1 80 500
pin_group
pin name SEL_B_2_bF$pin/A signal SEL_B_2_bF$buf4 layer 1 -80 -170
end_pin_group
pin name B signal _120_ layer 1 80 70
pin name Y signal _121_ layer 1 50 -340
cell 830 NAND3X1:_931_
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name twfeed3 signal TW_PASS_THRU layer 1 120 -500
   equiv name twfeed3 layer 1 120 500
pin name A signal _4_ layer 1 -120 30
pin name B signal _119_ layer 1 -20 -50
pin name C signal _121_ layer 1 40 130
pin name Y signal _122_ layer 1 -40 340
cell 831 INVX1:_932_
left -80 right 80 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed1 layer 1 40 500
pin name A signal DATA_B[29] layer 1 -40 -270
pin name Y signal _123_ layer 1 40 0
cell 832 NAND2X1:_933_
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -500
   equiv name twfeed1 layer 1 0 500
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed2 layer 1 80 500
pin_group
pin name SEL_B_2_bF$pin/A signal SEL_B_2_bF$buf3 layer 1 -80 -170
end_pin_group
pin name B signal _123_ layer 1 80 70
pin name Y signal _124_ layer 1 50 -340
cell 833 OR2X2:_934_
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name twfeed3 signal TW_PASS_THRU layer 1 120 -500
   equiv name twfeed3 layer 1 120 500
pin_group
pin name SEL_B_2_bF$pin/A signal SEL_B_2_bF$buf2 layer 1 -120 -270
end_pin_group
pin name B signal DATA_B[13] layer 1 -20 -110
pin name Y signal _125_ layer 1 120 -50
cell 834 NAND3X1:_935_
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name twfeed3 signal TW_PASS_THRU layer 1 120 -500
   equiv name twfeed3 layer 1 120 500
pin name A signal SEL_B[1] layer 1 -120 30
pin name B signal _125_ layer 1 -20 -50
pin name C signal _124_ layer 1 40 130
pin name Y signal _126_ layer 1 -40 340
cell 835 NAND3X1:_936_
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name twfeed3 signal TW_PASS_THRU layer 1 120 -500
   equiv name twfeed3 layer 1 120 500
pin name A signal SEL_B[0] layer 1 -120 30
pin name B signal _122_ layer 1 -20 -50
pin name C signal _126_ layer 1 40 130
pin name Y signal _127_ layer 1 -40 340
cell 836 OR2X2:_937_
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name twfeed3 signal TW_PASS_THRU layer 1 120 -500
   equiv name twfeed3 layer 1 120 500
pin_group
pin name SEL_B_2_bF$pin/A signal SEL_B_2_bF$buf1 layer 1 -120 -270
end_pin_group
pin name B signal DATA_B[1] layer 1 -20 -110
pin name Y signal _128_ layer 1 120 -50
cell 837 INVX1:_938_
left -80 right 80 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed1 layer 1 40 500
pin name A signal DATA_B[17] layer 1 -40 -270
pin name Y signal _129_ layer 1 40 0
cell 838 NAND2X1:_939_
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -500
   equiv name twfeed1 layer 1 0 500
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed2 layer 1 80 500
pin_group
pin name SEL_B_2_bF$pin/A signal SEL_B_2_bF$buf0 layer 1 -80 -170
end_pin_group
pin name B signal _129_ layer 1 80 70
pin name Y signal _130_ layer 1 50 -340
cell 839 NAND3X1:_940_
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name twfeed3 signal TW_PASS_THRU layer 1 120 -500
   equiv name twfeed3 layer 1 120 500
pin name A signal _4_ layer 1 -120 30
pin name B signal _128_ layer 1 -20 -50
pin name C signal _130_ layer 1 40 130
pin name Y signal _131_ layer 1 -40 340
cell 840 INVX1:_941_
left -80 right 80 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed1 layer 1 40 500
pin name A signal DATA_B[9] layer 1 -40 -270
pin name Y signal _132_ layer 1 40 0
cell 841 NAND2X1:_942_
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -500
   equiv name twfeed1 layer 1 0 500
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed2 layer 1 80 500
pin_group
pin name SEL_B_2_bF$pin/A signal SEL_B_2_bF$buf4 layer 1 -80 -170
end_pin_group
pin name B signal DATA_B[25] layer 1 80 70
pin name Y signal _133_ layer 1 50 -340
cell 842 OAI21X1:_943_
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name twfeed3 signal TW_PASS_THRU layer 1 120 -500
   equiv name twfeed3 layer 1 120 500
pin name A signal _132_ layer 1 -80 -165
pin_group
pin name SEL_B_2_bF$pin/B signal SEL_B_2_bF$buf3 layer 1 -40 -70
end_pin_group
pin name C signal _133_ layer 1 80 150
pin name Y signal _134_ layer 1 25 -50
cell 843 NAND2X1:_944_
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -500
   equiv name twfeed1 layer 1 0 500
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed2 layer 1 80 500
pin name A signal SEL_B[1] layer 1 -80 -170
pin name B signal _134_ layer 1 80 70
pin name Y signal _135_ layer 1 50 -340
cell 844 NAND3X1:_945_
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name twfeed3 signal TW_PASS_THRU layer 1 120 -500
   equiv name twfeed3 layer 1 120 500
pin name A signal _3_ layer 1 -120 30
pin name B signal _131_ layer 1 -20 -50
pin name C signal _135_ layer 1 40 130
pin name Y signal _136_ layer 1 -40 340
cell 845 NAND3X1:_946_
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name twfeed3 signal TW_PASS_THRU layer 1 120 -500
   equiv name twfeed3 layer 1 120 500
pin name A signal SEL_AB[0] layer 1 -120 30
pin name B signal _127_ layer 1 -20 -50
pin name C signal _136_ layer 1 40 130
pin name Y signal _137_ layer 1 -40 340
cell 846 AOI21X1:_947_
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name twfeed3 signal TW_PASS_THRU layer 1 120 -500
   equiv name twfeed3 layer 1 120 500
pin name A signal _118_ layer 1 -80 -35
pin name B signal _137_ layer 1 -40 -130
pin name C signal _138_ layer 1 120 -250
pin name Y signal _2_[1] layer 1 40 -340
cell 847 DFFPOSX1:_948_
left -480 right 480 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -360 -500
   equiv name twfeed1 layer 1 -360 500
pin name twfeed2 signal TW_PASS_THRU layer 1 -280 -500
   equiv name twfeed2 layer 1 -280 500
pin name twfeed3 signal TW_PASS_THRU layer 1 -200 -500
   equiv name twfeed3 layer 1 -200 500
pin name twfeed4 signal TW_PASS_THRU layer 1 -120 -500
   equiv name twfeed4 layer 1 -120 500
pin name twfeed5 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed5 layer 1 -40 500
pin name twfeed6 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed6 layer 1 40 500
pin name twfeed7 signal TW_PASS_THRU layer 1 120 -500
   equiv name twfeed7 layer 1 120 500
pin name twfeed8 signal TW_PASS_THRU layer 1 200 -500
   equiv name twfeed8 layer 1 200 500
pin name twfeed9 signal TW_PASS_THRU layer 1 280 -500
   equiv name twfeed9 layer 1 280 500
pin name twfeed10 signal TW_PASS_THRU layer 1 360 -500
   equiv name twfeed10 layer 1 360 500
pin name twfeed11 signal TW_PASS_THRU layer 1 440 -500
   equiv name twfeed11 layer 1 440 500
pin_group
pin name CLK_bF$pin/CLK signal CLK_bF$buf5 layer 1 -250 -140
end_pin_group
pin name D signal _2_[0] layer 1 -225 -55
pin name Q signal NIBBLES[0] layer 1 290 -210
cell 848 DFFPOSX1:_949_
left -480 right 480 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -360 -500
   equiv name twfeed1 layer 1 -360 500
pin name twfeed2 signal TW_PASS_THRU layer 1 -280 -500
   equiv name twfeed2 layer 1 -280 500
pin name twfeed3 signal TW_PASS_THRU layer 1 -200 -500
   equiv name twfeed3 layer 1 -200 500
pin name twfeed4 signal TW_PASS_THRU layer 1 -120 -500
   equiv name twfeed4 layer 1 -120 500
pin name twfeed5 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed5 layer 1 -40 500
pin name twfeed6 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed6 layer 1 40 500
pin name twfeed7 signal TW_PASS_THRU layer 1 120 -500
   equiv name twfeed7 layer 1 120 500
pin name twfeed8 signal TW_PASS_THRU layer 1 200 -500
   equiv name twfeed8 layer 1 200 500
pin name twfeed9 signal TW_PASS_THRU layer 1 280 -500
   equiv name twfeed9 layer 1 280 500
pin name twfeed10 signal TW_PASS_THRU layer 1 360 -500
   equiv name twfeed10 layer 1 360 500
pin name twfeed11 signal TW_PASS_THRU layer 1 440 -500
   equiv name twfeed11 layer 1 440 500
pin_group
pin name CLK_bF$pin/CLK signal CLK_bF$buf4 layer 1 -250 -140
end_pin_group
pin name D signal _2_[1] layer 1 -225 -55
pin name Q signal NIBBLES[1] layer 1 290 -210
cell 849 DFFPOSX1:_950_
left -480 right 480 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -360 -500
   equiv name twfeed1 layer 1 -360 500
pin name twfeed2 signal TW_PASS_THRU layer 1 -280 -500
   equiv name twfeed2 layer 1 -280 500
pin name twfeed3 signal TW_PASS_THRU layer 1 -200 -500
   equiv name twfeed3 layer 1 -200 500
pin name twfeed4 signal TW_PASS_THRU layer 1 -120 -500
   equiv name twfeed4 layer 1 -120 500
pin name twfeed5 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed5 layer 1 -40 500
pin name twfeed6 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed6 layer 1 40 500
pin name twfeed7 signal TW_PASS_THRU layer 1 120 -500
   equiv name twfeed7 layer 1 120 500
pin name twfeed8 signal TW_PASS_THRU layer 1 200 -500
   equiv name twfeed8 layer 1 200 500
pin name twfeed9 signal TW_PASS_THRU layer 1 280 -500
   equiv name twfeed9 layer 1 280 500
pin name twfeed10 signal TW_PASS_THRU layer 1 360 -500
   equiv name twfeed10 layer 1 360 500
pin name twfeed11 signal TW_PASS_THRU layer 1 440 -500
   equiv name twfeed11 layer 1 440 500
pin_group
pin name CLK_bF$pin/CLK signal CLK_bF$buf3 layer 1 -250 -140
end_pin_group
pin name D signal _2_[2] layer 1 -225 -55
pin name Q signal NIBBLES[2] layer 1 290 -210
cell 850 DFFPOSX1:_951_
left -480 right 480 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -360 -500
   equiv name twfeed1 layer 1 -360 500
pin name twfeed2 signal TW_PASS_THRU layer 1 -280 -500
   equiv name twfeed2 layer 1 -280 500
pin name twfeed3 signal TW_PASS_THRU layer 1 -200 -500
   equiv name twfeed3 layer 1 -200 500
pin name twfeed4 signal TW_PASS_THRU layer 1 -120 -500
   equiv name twfeed4 layer 1 -120 500
pin name twfeed5 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed5 layer 1 -40 500
pin name twfeed6 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed6 layer 1 40 500
pin name twfeed7 signal TW_PASS_THRU layer 1 120 -500
   equiv name twfeed7 layer 1 120 500
pin name twfeed8 signal TW_PASS_THRU layer 1 200 -500
   equiv name twfeed8 layer 1 200 500
pin name twfeed9 signal TW_PASS_THRU layer 1 280 -500
   equiv name twfeed9 layer 1 280 500
pin name twfeed10 signal TW_PASS_THRU layer 1 360 -500
   equiv name twfeed10 layer 1 360 500
pin name twfeed11 signal TW_PASS_THRU layer 1 440 -500
   equiv name twfeed11 layer 1 440 500
pin_group
pin name CLK_bF$pin/CLK signal CLK_bF$buf2 layer 1 -250 -140
end_pin_group
pin name D signal _2_[3] layer 1 -225 -55
pin name Q signal NIBBLES[3] layer 1 290 -210
cell 851 INVX2:_952_
left -80 right 80 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed1 layer 1 40 500
pin_group
pin name RESET_L_bF$pin/A signal RESET_L_bF$buf3 layer 1 -40 -170
end_pin_group
pin name Y signal _297_ layer 1 40 0
cell 852 INVX2:_953_
left -80 right 80 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed1 layer 1 40 500
pin name A signal SEL_AB[1] layer 1 -40 -170
pin name Y signal _298_ layer 1 40 0
cell 853 INVX2:_954_
left -80 right 80 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed1 layer 1 40 500
pin name A signal SEL_A[3] layer 1 -40 -170
pin name Y signal _299_ layer 1 40 0
cell 854 INVX4:_955_
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -500
   equiv name twfeed1 layer 1 0 500
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed2 layer 1 80 500
pin name A signal SEL_A[4] layer 1 -80 -170
pin name Y signal _300_ layer 1 0 0
cell 855 OR2X2:_956_
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name twfeed3 signal TW_PASS_THRU layer 1 120 -500
   equiv name twfeed3 layer 1 120 500
pin_group
pin name SEL_A_5_bF$pin/A signal SEL_A_5_bF$buf2 layer 1 -120 -270
end_pin_group
pin name B signal DATA_A[2] layer 1 -20 -110
pin name Y signal _301_ layer 1 120 -50
cell 856 INVX1:_957_
left -80 right 80 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed1 layer 1 40 500
pin name A signal DATA_A[18] layer 1 -40 -270
pin name Y signal _302_ layer 1 40 0
cell 857 NAND2X1:_958_
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -500
   equiv name twfeed1 layer 1 0 500
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed2 layer 1 80 500
pin_group
pin name SEL_A_5_bF$pin/A signal SEL_A_5_bF$buf1 layer 1 -80 -170
end_pin_group
pin name B signal _302_ layer 1 80 70
pin name Y signal _303_ layer 1 50 -340
cell 858 NAND3X1:_959_
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name twfeed3 signal TW_PASS_THRU layer 1 120 -500
   equiv name twfeed3 layer 1 120 500
pin name A signal _300_ layer 1 -120 30
pin name B signal _301_ layer 1 -20 -50
pin name C signal _303_ layer 1 40 130
pin name Y signal _304_ layer 1 -40 340
cell 859 INVX1:_960_
left -80 right 80 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed1 layer 1 40 500
pin name A signal DATA_A[26] layer 1 -40 -270
pin name Y signal _305_ layer 1 40 0
cell 860 NAND2X1:_961_
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -500
   equiv name twfeed1 layer 1 0 500
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed2 layer 1 80 500
pin_group
pin name SEL_A_5_bF$pin/A signal SEL_A_5_bF$buf0 layer 1 -80 -170
end_pin_group
pin name B signal _305_ layer 1 80 70
pin name Y signal _306_ layer 1 50 -340
cell 861 OR2X2:_962_
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name twfeed3 signal TW_PASS_THRU layer 1 120 -500
   equiv name twfeed3 layer 1 120 500
pin_group
pin name SEL_A_5_bF$pin/A signal SEL_A_5_bF$buf4 layer 1 -120 -270
end_pin_group
pin name B signal DATA_A[10] layer 1 -20 -110
pin name Y signal _307_ layer 1 120 -50
cell 862 NAND3X1:_963_
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name twfeed3 signal TW_PASS_THRU layer 1 120 -500
   equiv name twfeed3 layer 1 120 500
pin name A signal SEL_A[4] layer 1 -120 30
pin name B signal _307_ layer 1 -20 -50
pin name C signal _306_ layer 1 40 130
pin name Y signal _308_ layer 1 -40 340
cell 863 NAND3X1:_964_
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name twfeed3 signal TW_PASS_THRU layer 1 120 -500
   equiv name twfeed3 layer 1 120 500
pin name A signal _299_ layer 1 -120 30
pin name B signal _304_ layer 1 -20 -50
pin name C signal _308_ layer 1 40 130
pin name Y signal _309_ layer 1 -40 340
cell 864 OR2X2:_965_
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name twfeed3 signal TW_PASS_THRU layer 1 120 -500
   equiv name twfeed3 layer 1 120 500
pin_group
pin name SEL_A_5_bF$pin/A signal SEL_A_5_bF$buf3 layer 1 -120 -270
end_pin_group
pin name B signal DATA_A[6] layer 1 -20 -110
pin name Y signal _310_ layer 1 120 -50
cell 865 INVX1:_966_
left -80 right 80 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed1 layer 1 40 500
pin name A signal DATA_A[22] layer 1 -40 -270
pin name Y signal _311_ layer 1 40 0
cell 866 NAND2X1:_967_
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -500
   equiv name twfeed1 layer 1 0 500
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed2 layer 1 80 500
pin_group
pin name SEL_A_5_bF$pin/A signal SEL_A_5_bF$buf2 layer 1 -80 -170
end_pin_group
pin name B signal _311_ layer 1 80 70
pin name Y signal _312_ layer 1 50 -340
cell 867 NAND3X1:_968_
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name twfeed3 signal TW_PASS_THRU layer 1 120 -500
   equiv name twfeed3 layer 1 120 500
pin name A signal _300_ layer 1 -120 30
pin name B signal _310_ layer 1 -20 -50
pin name C signal _312_ layer 1 40 130
pin name Y signal _313_ layer 1 -40 340
cell 868 INVX1:_969_
left -80 right 80 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed1 layer 1 40 500
pin name A signal DATA_A[14] layer 1 -40 -270
pin name Y signal _314_ layer 1 40 0
cell 869 NAND2X1:_970_
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -500
   equiv name twfeed1 layer 1 0 500
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed2 layer 1 80 500
pin_group
pin name SEL_A_5_bF$pin/A signal SEL_A_5_bF$buf1 layer 1 -80 -170
end_pin_group
pin name B signal DATA_A[30] layer 1 80 70
pin name Y signal _315_ layer 1 50 -340
cell 870 OAI21X1:_971_
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name twfeed3 signal TW_PASS_THRU layer 1 120 -500
   equiv name twfeed3 layer 1 120 500
pin name A signal _314_ layer 1 -80 -165
pin_group
pin name SEL_A_5_bF$pin/B signal SEL_A_5_bF$buf0 layer 1 -40 -70
end_pin_group
pin name C signal _315_ layer 1 80 150
pin name Y signal _316_ layer 1 25 -50
cell 871 NAND2X1:_972_
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -500
   equiv name twfeed1 layer 1 0 500
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed2 layer 1 80 500
pin name A signal SEL_A[4] layer 1 -80 -170
pin name B signal _316_ layer 1 80 70
pin name Y signal _317_ layer 1 50 -340
cell 872 NAND3X1:_973_
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name twfeed3 signal TW_PASS_THRU layer 1 120 -500
   equiv name twfeed3 layer 1 120 500
pin name A signal SEL_A[3] layer 1 -120 30
pin name B signal _313_ layer 1 -20 -50
pin name C signal _317_ layer 1 40 130
pin name Y signal _318_ layer 1 -40 340
cell 873 NAND3X1:_974_
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name twfeed3 signal TW_PASS_THRU layer 1 120 -500
   equiv name twfeed3 layer 1 120 500
pin name A signal _298_ layer 1 -120 30
pin name B signal _309_ layer 1 -20 -50
pin name C signal _318_ layer 1 40 130
pin name Y signal _319_ layer 1 -40 340
cell 874 INVX2:_975_
left -80 right 80 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed1 layer 1 40 500
pin name A signal SEL_B[3] layer 1 -40 -170
pin name Y signal _162_ layer 1 40 0
cell 875 INVX4:_976_
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -500
   equiv name twfeed1 layer 1 0 500
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed2 layer 1 80 500
pin name A signal SEL_B[4] layer 1 -80 -170
pin name Y signal _163_ layer 1 0 0
cell 876 OR2X2:_977_
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name twfeed3 signal TW_PASS_THRU layer 1 120 -500
   equiv name twfeed3 layer 1 120 500
pin name A signal DATA_B[2] layer 1 -120 -270
pin_group
pin name SEL_B_5_bF$pin/B signal SEL_B_5_bF$buf0 layer 1 -20 -110
end_pin_group
pin name Y signal _164_ layer 1 120 -50
cell 877 INVX1:_978_
left -80 right 80 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed1 layer 1 40 500
pin name A signal DATA_B[18] layer 1 -40 -270
pin name Y signal _165_ layer 1 40 0
cell 878 NAND2X1:_979_
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -500
   equiv name twfeed1 layer 1 0 500
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed2 layer 1 80 500
pin_group
pin name SEL_B_5_bF$pin/A signal SEL_B_5_bF$buf4 layer 1 -80 -170
end_pin_group
pin name B signal _165_ layer 1 80 70
pin name Y signal _166_ layer 1 50 -340
cell 879 NAND3X1:_980_
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name twfeed3 signal TW_PASS_THRU layer 1 120 -500
   equiv name twfeed3 layer 1 120 500
pin name A signal _163_ layer 1 -120 30
pin name B signal _164_ layer 1 -20 -50
pin name C signal _166_ layer 1 40 130
pin name Y signal _167_ layer 1 -40 340
cell 880 INVX1:_981_
left -80 right 80 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed1 layer 1 40 500
pin name A signal DATA_B[26] layer 1 -40 -270
pin name Y signal _168_ layer 1 40 0
cell 881 NAND2X1:_982_
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -500
   equiv name twfeed1 layer 1 0 500
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed2 layer 1 80 500
pin_group
pin name SEL_B_5_bF$pin/A signal SEL_B_5_bF$buf3 layer 1 -80 -170
end_pin_group
pin name B signal _168_ layer 1 80 70
pin name Y signal _169_ layer 1 50 -340
cell 882 OR2X2:_983_
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name twfeed3 signal TW_PASS_THRU layer 1 120 -500
   equiv name twfeed3 layer 1 120 500
pin_group
pin name SEL_B_5_bF$pin/A signal SEL_B_5_bF$buf2 layer 1 -120 -270
end_pin_group
pin name B signal DATA_B[10] layer 1 -20 -110
pin name Y signal _170_ layer 1 120 -50
cell 883 NAND3X1:_984_
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name twfeed3 signal TW_PASS_THRU layer 1 120 -500
   equiv name twfeed3 layer 1 120 500
pin name A signal SEL_B[4] layer 1 -120 30
pin name B signal _170_ layer 1 -20 -50
pin name C signal _169_ layer 1 40 130
pin name Y signal _171_ layer 1 -40 340
cell 884 NAND3X1:_985_
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name twfeed3 signal TW_PASS_THRU layer 1 120 -500
   equiv name twfeed3 layer 1 120 500
pin name A signal _162_ layer 1 -120 30
pin name B signal _167_ layer 1 -20 -50
pin name C signal _171_ layer 1 40 130
pin name Y signal _172_ layer 1 -40 340
cell 885 OR2X2:_986_
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name twfeed3 signal TW_PASS_THRU layer 1 120 -500
   equiv name twfeed3 layer 1 120 500
pin_group
pin name SEL_B_5_bF$pin/A signal SEL_B_5_bF$buf1 layer 1 -120 -270
end_pin_group
pin name B signal DATA_B[6] layer 1 -20 -110
pin name Y signal _173_ layer 1 120 -50
cell 886 INVX1:_987_
left -80 right 80 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed1 layer 1 40 500
pin name A signal DATA_B[22] layer 1 -40 -270
pin name Y signal _174_ layer 1 40 0
cell 887 NAND2X1:_988_
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -500
   equiv name twfeed1 layer 1 0 500
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed2 layer 1 80 500
pin_group
pin name SEL_B_5_bF$pin/A signal SEL_B_5_bF$buf0 layer 1 -80 -170
end_pin_group
pin name B signal _174_ layer 1 80 70
pin name Y signal _175_ layer 1 50 -340
cell 888 NAND3X1:_989_
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name twfeed3 signal TW_PASS_THRU layer 1 120 -500
   equiv name twfeed3 layer 1 120 500
pin name A signal _163_ layer 1 -120 30
pin name B signal _173_ layer 1 -20 -50
pin name C signal _175_ layer 1 40 130
pin name Y signal _176_ layer 1 -40 340
cell 889 INVX1:_990_
left -80 right 80 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed1 layer 1 40 500
pin name A signal DATA_B[14] layer 1 -40 -270
pin name Y signal _177_ layer 1 40 0
cell 890 NAND2X1:_991_
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -500
   equiv name twfeed1 layer 1 0 500
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed2 layer 1 80 500
pin_group
pin name SEL_B_5_bF$pin/A signal SEL_B_5_bF$buf4 layer 1 -80 -170
end_pin_group
pin name B signal DATA_B[30] layer 1 80 70
pin name Y signal _178_ layer 1 50 -340
cell 891 OAI21X1:_992_
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name twfeed3 signal TW_PASS_THRU layer 1 120 -500
   equiv name twfeed3 layer 1 120 500
pin name A signal _177_ layer 1 -80 -165
pin_group
pin name SEL_B_5_bF$pin/B signal SEL_B_5_bF$buf3 layer 1 -40 -70
end_pin_group
pin name C signal _178_ layer 1 80 150
pin name Y signal _179_ layer 1 25 -50
cell 892 NAND2X1:_993_
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -500
   equiv name twfeed1 layer 1 0 500
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed2 layer 1 80 500
pin name A signal SEL_B[4] layer 1 -80 -170
pin name B signal _179_ layer 1 80 70
pin name Y signal _180_ layer 1 50 -340
cell 893 NAND3X1:_994_
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name twfeed3 signal TW_PASS_THRU layer 1 120 -500
   equiv name twfeed3 layer 1 120 500
pin name A signal SEL_B[3] layer 1 -120 30
pin name B signal _176_ layer 1 -20 -50
pin name C signal _180_ layer 1 40 130
pin name Y signal _181_ layer 1 -40 340
cell 894 NAND3X1:_995_
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name twfeed3 signal TW_PASS_THRU layer 1 120 -500
   equiv name twfeed3 layer 1 120 500
pin name A signal SEL_AB[1] layer 1 -120 30
pin name B signal _172_ layer 1 -20 -50
pin name C signal _181_ layer 1 40 130
pin name Y signal _182_ layer 1 -40 340
cell 895 AOI21X1:_996_
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name twfeed3 signal TW_PASS_THRU layer 1 120 -500
   equiv name twfeed3 layer 1 120 500
pin name A signal _319_ layer 1 -80 -35
pin name B signal _182_ layer 1 -40 -130
pin name C signal _297_ layer 1 120 -250
pin name Y signal _161_[2] layer 1 40 -340
cell 896 OR2X2:_997_
left -160 right 160 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 -40 -500
   equiv name twfeed1 layer 1 -40 500
pin name twfeed2 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed2 layer 1 40 500
pin name twfeed3 signal TW_PASS_THRU layer 1 120 -500
   equiv name twfeed3 layer 1 120 500
pin name A signal DATA_A[3] layer 1 -120 -270
pin_group
pin name SEL_A_5_bF$pin/B signal SEL_A_5_bF$buf4 layer 1 -20 -110
end_pin_group
pin name Y signal _183_ layer 1 120 -50
cell 897 INVX1:_998_
left -80 right 80 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 40 -500
   equiv name twfeed1 layer 1 40 500
pin name A signal DATA_A[19] layer 1 -40 -270
pin name Y signal _184_ layer 1 40 0
cell 898 NAND2X1:_999_
left -120 right 120 bottom -500 top 500
pin name twfeed1 signal TW_PASS_THRU layer 1 0 -500
   equiv name twfeed1 layer 1 0 500
pin name twfeed2 signal TW_PASS_THRU layer 1 80 -500
   equiv name twfeed2 layer 1 80 500
pin_group
pin name SEL_A_5_bF$pin/A signal SEL_A_5_bF$buf3 layer 1 -80 -170
end_pin_group
pin name B signal _184_ layer 1 80 70
pin name Y signal _185_ layer 1 50 -340
pad 1 name twpin_CLK
corners 4 -40 -100 -40 100 40 100 40 -100
pin name CLK signal CLK layer 1 0 0

pad 2 name twpin_DATA_A[31]
corners 4 -40 -100 -40 100 40 100 40 -100
pin name DATA_A[31] signal DATA_A[31] layer 1 0 0
pad 3 name twpin_DATA_A[30]
corners 4 -40 -100 -40 100 40 100 40 -100
pin name DATA_A[30] signal DATA_A[30] layer 1 0 0
pad 4 name twpin_DATA_A[29]
corners 4 -40 -100 -40 100 40 100 40 -100
pin name DATA_A[29] signal DATA_A[29] layer 1 0 0
pad 5 name twpin_DATA_A[28]
corners 4 -40 -100 -40 100 40 100 40 -100
pin name DATA_A[28] signal DATA_A[28] layer 1 0 0
pad 6 name twpin_DATA_A[27]
corners 4 -40 -100 -40 100 40 100 40 -100
pin name DATA_A[27] signal DATA_A[27] layer 1 0 0
pad 7 name twpin_DATA_A[26]
corners 4 -40 -100 -40 100 40 100 40 -100
pin name DATA_A[26] signal DATA_A[26] layer 1 0 0
pad 8 name twpin_DATA_A[25]
corners 4 -40 -100 -40 100 40 100 40 -100
pin name DATA_A[25] signal DATA_A[25] layer 1 0 0
pad 9 name twpin_DATA_A[24]
corners 4 -40 -100 -40 100 40 100 40 -100
pin name DATA_A[24] signal DATA_A[24] layer 1 0 0
pad 10 name twpin_DATA_A[23]
corners 4 -40 -100 -40 100 40 100 40 -100
pin name DATA_A[23] signal DATA_A[23] layer 1 0 0
pad 11 name twpin_DATA_A[22]
corners 4 -40 -100 -40 100 40 100 40 -100
pin name DATA_A[22] signal DATA_A[22] layer 1 0 0
pad 12 name twpin_DATA_A[21]
corners 4 -40 -100 -40 100 40 100 40 -100
pin name DATA_A[21] signal DATA_A[21] layer 1 0 0
pad 13 name twpin_DATA_A[20]
corners 4 -40 -100 -40 100 40 100 40 -100
pin name DATA_A[20] signal DATA_A[20] layer 1 0 0
pad 14 name twpin_DATA_A[19]
corners 4 -40 -100 -40 100 40 100 40 -100
pin name DATA_A[19] signal DATA_A[19] layer 1 0 0
pad 15 name twpin_DATA_A[18]
corners 4 -40 -100 -40 100 40 100 40 -100
pin name DATA_A[18] signal DATA_A[18] layer 1 0 0
pad 16 name twpin_DATA_A[17]
corners 4 -40 -100 -40 100 40 100 40 -100
pin name DATA_A[17] signal DATA_A[17] layer 1 0 0
pad 17 name twpin_DATA_A[16]
corners 4 -40 -100 -40 100 40 100 40 -100
pin name DATA_A[16] signal DATA_A[16] layer 1 0 0
pad 18 name twpin_DATA_A[15]
corners 4 -40 -100 -40 100 40 100 40 -100
pin name DATA_A[15] signal DATA_A[15] layer 1 0 0
pad 19 name twpin_DATA_A[14]
corners 4 -40 -100 -40 100 40 100 40 -100
pin name DATA_A[14] signal DATA_A[14] layer 1 0 0
pad 20 name twpin_DATA_A[13]
corners 4 -40 -100 -40 100 40 100 40 -100
pin name DATA_A[13] signal DATA_A[13] layer 1 0 0
pad 21 name twpin_DATA_A[12]
corners 4 -40 -100 -40 100 40 100 40 -100
pin name DATA_A[12] signal DATA_A[12] layer 1 0 0
pad 22 name twpin_DATA_A[11]
corners 4 -40 -100 -40 100 40 100 40 -100
pin name DATA_A[11] signal DATA_A[11] layer 1 0 0
pad 23 name twpin_DATA_A[10]
corners 4 -40 -100 -40 100 40 100 40 -100
pin name DATA_A[10] signal DATA_A[10] layer 1 0 0
pad 24 name twpin_DATA_A[9]
corners 4 -40 -100 -40 100 40 100 40 -100
pin name DATA_A[9] signal DATA_A[9] layer 1 0 0
pad 25 name twpin_DATA_A[8]
corners 4 -40 -100 -40 100 40 100 40 -100
pin name DATA_A[8] signal DATA_A[8] layer 1 0 0
pad 26 name twpin_DATA_A[7]
corners 4 -40 -100 -40 100 40 100 40 -100
pin name DATA_A[7] signal DATA_A[7] layer 1 0 0
pad 27 name twpin_DATA_A[6]
corners 4 -40 -100 -40 100 40 100 40 -100
pin name DATA_A[6] signal DATA_A[6] layer 1 0 0
pad 28 name twpin_DATA_A[5]
corners 4 -40 -100 -40 100 40 100 40 -100
pin name DATA_A[5] signal DATA_A[5] layer 1 0 0
pad 29 name twpin_DATA_A[4]
corners 4 -40 -100 -40 100 40 100 40 -100
pin name DATA_A[4] signal DATA_A[4] layer 1 0 0
pad 30 name twpin_DATA_A[3]
corners 4 -40 -100 -40 100 40 100 40 -100
pin name DATA_A[3] signal DATA_A[3] layer 1 0 0
pad 31 name twpin_DATA_A[2]
corners 4 -40 -100 -40 100 40 100 40 -100
pin name DATA_A[2] signal DATA_A[2] layer 1 0 0
pad 32 name twpin_DATA_A[1]
corners 4 -40 -100 -40 100 40 100 40 -100
pin name DATA_A[1] signal DATA_A[1] layer 1 0 0
pad 33 name twpin_DATA_A[0]
corners 4 -40 -100 -40 100 40 100 40 -100
pin name DATA_A[0] signal DATA_A[0] layer 1 0 0

pad 34 name twpin_DATA_B[31]
corners 4 -40 -100 -40 100 40 100 40 -100
pin name DATA_B[31] signal DATA_B[31] layer 1 0 0
pad 35 name twpin_DATA_B[30]
corners 4 -40 -100 -40 100 40 100 40 -100
pin name DATA_B[30] signal DATA_B[30] layer 1 0 0
pad 36 name twpin_DATA_B[29]
corners 4 -40 -100 -40 100 40 100 40 -100
pin name DATA_B[29] signal DATA_B[29] layer 1 0 0
pad 37 name twpin_DATA_B[28]
corners 4 -40 -100 -40 100 40 100 40 -100
pin name DATA_B[28] signal DATA_B[28] layer 1 0 0
pad 38 name twpin_DATA_B[27]
corners 4 -40 -100 -40 100 40 100 40 -100
pin name DATA_B[27] signal DATA_B[27] layer 1 0 0
pad 39 name twpin_DATA_B[26]
corners 4 -40 -100 -40 100 40 100 40 -100
pin name DATA_B[26] signal DATA_B[26] layer 1 0 0
pad 40 name twpin_DATA_B[25]
corners 4 -40 -100 -40 100 40 100 40 -100
pin name DATA_B[25] signal DATA_B[25] layer 1 0 0
pad 41 name twpin_DATA_B[24]
corners 4 -40 -100 -40 100 40 100 40 -100
pin name DATA_B[24] signal DATA_B[24] layer 1 0 0
pad 42 name twpin_DATA_B[23]
corners 4 -40 -100 -40 100 40 100 40 -100
pin name DATA_B[23] signal DATA_B[23] layer 1 0 0
pad 43 name twpin_DATA_B[22]
corners 4 -40 -100 -40 100 40 100 40 -100
pin name DATA_B[22] signal DATA_B[22] layer 1 0 0
pad 44 name twpin_DATA_B[21]
corners 4 -40 -100 -40 100 40 100 40 -100
pin name DATA_B[21] signal DATA_B[21] layer 1 0 0
pad 45 name twpin_DATA_B[20]
corners 4 -40 -100 -40 100 40 100 40 -100
pin name DATA_B[20] signal DATA_B[20] layer 1 0 0
pad 46 name twpin_DATA_B[19]
corners 4 -40 -100 -40 100 40 100 40 -100
pin name DATA_B[19] signal DATA_B[19] layer 1 0 0
pad 47 name twpin_DATA_B[18]
corners 4 -40 -100 -40 100 40 100 40 -100
pin name DATA_B[18] signal DATA_B[18] layer 1 0 0
pad 48 name twpin_DATA_B[17]
corners 4 -40 -100 -40 100 40 100 40 -100
pin name DATA_B[17] signal DATA_B[17] layer 1 0 0
pad 49 name twpin_DATA_B[16]
corners 4 -40 -100 -40 100 40 100 40 -100
pin name DATA_B[16] signal DATA_B[16] layer 1 0 0
pad 50 name twpin_DATA_B[15]
corners 4 -40 -100 -40 100 40 100 40 -100
pin name DATA_B[15] signal DATA_B[15] layer 1 0 0
pad 51 name twpin_DATA_B[14]
corners 4 -40 -100 -40 100 40 100 40 -100
pin name DATA_B[14] signal DATA_B[14] layer 1 0 0
pad 52 name twpin_DATA_B[13]
corners 4 -40 -100 -40 100 40 100 40 -100
pin name DATA_B[13] signal DATA_B[13] layer 1 0 0
pad 53 name twpin_DATA_B[12]
corners 4 -40 -100 -40 100 40 100 40 -100
pin name DATA_B[12] signal DATA_B[12] layer 1 0 0
pad 54 name twpin_DATA_B[11]
corners 4 -40 -100 -40 100 40 100 40 -100
pin name DATA_B[11] signal DATA_B[11] layer 1 0 0
pad 55 name twpin_DATA_B[10]
corners 4 -40 -100 -40 100 40 100 40 -100
pin name DATA_B[10] signal DATA_B[10] layer 1 0 0
pad 56 name twpin_DATA_B[9]
corners 4 -40 -100 -40 100 40 100 40 -100
pin name DATA_B[9] signal DATA_B[9] layer 1 0 0
pad 57 name twpin_DATA_B[8]
corners 4 -40 -100 -40 100 40 100 40 -100
pin name DATA_B[8] signal DATA_B[8] layer 1 0 0
pad 58 name twpin_DATA_B[7]
corners 4 -40 -100 -40 100 40 100 40 -100
pin name DATA_B[7] signal DATA_B[7] layer 1 0 0
pad 59 name twpin_DATA_B[6]
corners 4 -40 -100 -40 100 40 100 40 -100
pin name DATA_B[6] signal DATA_B[6] layer 1 0 0
pad 60 name twpin_DATA_B[5]
corners 4 -40 -100 -40 100 40 100 40 -100
pin name DATA_B[5] signal DATA_B[5] layer 1 0 0
pad 61 name twpin_DATA_B[4]
corners 4 -40 -100 -40 100 40 100 40 -100
pin name DATA_B[4] signal DATA_B[4] layer 1 0 0
pad 62 name twpin_DATA_B[3]
corners 4 -40 -100 -40 100 40 100 40 -100
pin name DATA_B[3] signal DATA_B[3] layer 1 0 0
pad 63 name twpin_DATA_B[2]
corners 4 -40 -100 -40 100 40 100 40 -100
pin name DATA_B[2] signal DATA_B[2] layer 1 0 0
pad 64 name twpin_DATA_B[1]
corners 4 -40 -100 -40 100 40 100 40 -100
pin name DATA_B[1] signal DATA_B[1] layer 1 0 0
pad 65 name twpin_DATA_B[0]
corners 4 -40 -100 -40 100 40 100 40 -100
pin name DATA_B[0] signal DATA_B[0] layer 1 0 0

pad 66 name twpin_DATA_OUT[3]
corners 4 -40 -100 -40 100 40 100 40 -100
pin name DATA_OUT[3] signal DATA_OUT[3] layer 1 0 0
pad 67 name twpin_DATA_OUT[2]
corners 4 -40 -100 -40 100 40 100 40 -100
pin name DATA_OUT[2] signal DATA_OUT[2] layer 1 0 0
pad 68 name twpin_DATA_OUT[1]
corners 4 -40 -100 -40 100 40 100 40 -100
pin name DATA_OUT[1] signal DATA_OUT[1] layer 1 0 0
pad 69 name twpin_DATA_OUT[0]
corners 4 -40 -100 -40 100 40 100 40 -100
pin name DATA_OUT[0] signal DATA_OUT[0] layer 1 0 0

pad 70 name twpin_RESET_L
corners 4 -40 -100 -40 100 40 100 40 -100
pin name RESET_L signal RESET_L layer 1 0 0

pad 71 name twpin_SEL_A[11]
corners 4 -40 -100 -40 100 40 100 40 -100
pin name SEL_A[11] signal SEL_A[11] layer 1 0 0
pad 72 name twpin_SEL_A[10]
corners 4 -40 -100 -40 100 40 100 40 -100
pin name SEL_A[10] signal SEL_A[10] layer 1 0 0
pad 73 name twpin_SEL_A[9]
corners 4 -40 -100 -40 100 40 100 40 -100
pin name SEL_A[9] signal SEL_A[9] layer 1 0 0
pad 74 name twpin_SEL_A[8]
corners 4 -40 -100 -40 100 40 100 40 -100
pin name SEL_A[8] signal SEL_A[8] layer 1 0 0
pad 75 name twpin_SEL_A[7]
corners 4 -40 -100 -40 100 40 100 40 -100
pin name SEL_A[7] signal SEL_A[7] layer 1 0 0
pad 76 name twpin_SEL_A[6]
corners 4 -40 -100 -40 100 40 100 40 -100
pin name SEL_A[6] signal SEL_A[6] layer 1 0 0
pad 77 name twpin_SEL_A[5]
corners 4 -40 -100 -40 100 40 100 40 -100
pin name SEL_A[5] signal SEL_A[5] layer 1 0 0
pad 78 name twpin_SEL_A[4]
corners 4 -40 -100 -40 100 40 100 40 -100
pin name SEL_A[4] signal SEL_A[4] layer 1 0 0
pad 79 name twpin_SEL_A[3]
corners 4 -40 -100 -40 100 40 100 40 -100
pin name SEL_A[3] signal SEL_A[3] layer 1 0 0
pad 80 name twpin_SEL_A[2]
corners 4 -40 -100 -40 100 40 100 40 -100
pin name SEL_A[2] signal SEL_A[2] layer 1 0 0
pad 81 name twpin_SEL_A[1]
corners 4 -40 -100 -40 100 40 100 40 -100
pin name SEL_A[1] signal SEL_A[1] layer 1 0 0
pad 82 name twpin_SEL_A[0]
corners 4 -40 -100 -40 100 40 100 40 -100
pin name SEL_A[0] signal SEL_A[0] layer 1 0 0

pad 83 name twpin_SEL_AB[3]
corners 4 -40 -100 -40 100 40 100 40 -100
pin name SEL_AB[3] signal SEL_AB[3] layer 1 0 0
pad 84 name twpin_SEL_AB[2]
corners 4 -40 -100 -40 100 40 100 40 -100
pin name SEL_AB[2] signal SEL_AB[2] layer 1 0 0
pad 85 name twpin_SEL_AB[1]
corners 4 -40 -100 -40 100 40 100 40 -100
pin name SEL_AB[1] signal SEL_AB[1] layer 1 0 0
pad 86 name twpin_SEL_AB[0]
corners 4 -40 -100 -40 100 40 100 40 -100
pin name SEL_AB[0] signal SEL_AB[0] layer 1 0 0

pad 87 name twpin_SEL_B[11]
corners 4 -40 -100 -40 100 40 100 40 -100
pin name SEL_B[11] signal SEL_B[11] layer 1 0 0
pad 88 name twpin_SEL_B[10]
corners 4 -40 -100 -40 100 40 100 40 -100
pin name SEL_B[10] signal SEL_B[10] layer 1 0 0
pad 89 name twpin_SEL_B[9]
corners 4 -40 -100 -40 100 40 100 40 -100
pin name SEL_B[9] signal SEL_B[9] layer 1 0 0
pad 90 name twpin_SEL_B[8]
corners 4 -40 -100 -40 100 40 100 40 -100
pin name SEL_B[8] signal SEL_B[8] layer 1 0 0
pad 91 name twpin_SEL_B[7]
corners 4 -40 -100 -40 100 40 100 40 -100
pin name SEL_B[7] signal SEL_B[7] layer 1 0 0
pad 92 name twpin_SEL_B[6]
corners 4 -40 -100 -40 100 40 100 40 -100
pin name SEL_B[6] signal SEL_B[6] layer 1 0 0
pad 93 name twpin_SEL_B[5]
corners 4 -40 -100 -40 100 40 100 40 -100
pin name SEL_B[5] signal SEL_B[5] layer 1 0 0
pad 94 name twpin_SEL_B[4]
corners 4 -40 -100 -40 100 40 100 40 -100
pin name SEL_B[4] signal SEL_B[4] layer 1 0 0
pad 95 name twpin_SEL_B[3]
corners 4 -40 -100 -40 100 40 100 40 -100
pin name SEL_B[3] signal SEL_B[3] layer 1 0 0
pad 96 name twpin_SEL_B[2]
corners 4 -40 -100 -40 100 40 100 40 -100
pin name SEL_B[2] signal SEL_B[2] layer 1 0 0
pad 97 name twpin_SEL_B[1]
corners 4 -40 -100 -40 100 40 100 40 -100
pin name SEL_B[1] signal SEL_B[1] layer 1 0 0
pad 98 name twpin_SEL_B[0]
corners 4 -40 -100 -40 100 40 100 40 -100
pin name SEL_B[0] signal SEL_B[0] layer 1 0 0

