{
   "ActiveEmotionalView":"Color Coded",
   "Color Coded_ExpandedHierarchyInLayout":"",
   "Color Coded_Layout":"# # String gsaved with Nlview 7.0r4  2019-12-20 bk=1.5203 VDI=41 GEI=36 GUI=JA:10.0 TLS
#  -string -flagsOSRD
preplace port usb_uart -pg 1 -lvl 7 -x 1930 -y 290 -defaultsOSRD
preplace port led_16bits -pg 1 -lvl 7 -x 1930 -y 440 -defaultsOSRD
preplace port dip_switches_16bits -pg 1 -lvl 7 -x 1930 -y 460 -defaultsOSRD
preplace port rgb_led -pg 1 -lvl 7 -x 1930 -y 890 -defaultsOSRD
preplace port push_buttons_5bits -pg 1 -lvl 7 -x 1930 -y 910 -defaultsOSRD
preplace port acl_spi -pg 1 -lvl 7 -x 1930 -y 110 -defaultsOSRD
preplace port temp_sensor -pg 1 -lvl 7 -x 1930 -y 580 -defaultsOSRD
preplace port reset -pg 1 -lvl 0 -x 0 -y 50 -defaultsOSRD
preplace port sys_clock -pg 1 -lvl 0 -x 0 -y 130 -defaultsOSRD
preplace inst CORTEXM1_AXI_0 -pg 1 -lvl 3 -x 830 -y 350 -defaultsOSRD
preplace inst axi_uartlite_0 -pg 1 -lvl 5 -x 1530 -y 300 -defaultsOSRD
preplace inst CORTEXM1_AXI_0_axi_periph -pg 1 -lvl 4 -x 1190 -y 450 -defaultsOSRD
preplace inst rst_clk_wiz_100M -pg 1 -lvl 2 -x 440 -y 110 -defaultsOSRD
preplace inst clk_wiz_0 -pg 1 -lvl 1 -x 120 -y 130 -defaultsOSRD
preplace inst axi_gpio_0 -pg 1 -lvl 5 -x 1530 -y 460 -defaultsOSRD
preplace inst axi_gpio_1 -pg 1 -lvl 5 -x 1530 -y 910 -defaultsOSRD
preplace inst axi_bram_ctrl_0 -pg 1 -lvl 5 -x 1530 -y 770 -defaultsOSRD
preplace inst axi_bram_ctrl_0_bram -pg 1 -lvl 6 -x 1800 -y 770 -defaultsOSRD
preplace inst axi_quad_spi_0 -pg 1 -lvl 5 -x 1530 -y 120 -defaultsOSRD
preplace inst axi_iic_0 -pg 1 -lvl 5 -x 1530 -y 600 -defaultsOSRD
preplace inst xlconstant_nmi -pg 1 -lvl 2 -x 440 -y 290 -defaultsOSRD
preplace inst xlconstant_cfgitcmen -pg 1 -lvl 2 -x 440 -y 390 -defaultsOSRD
preplace inst xlconcat_irq -pg 1 -lvl 2 -x 440 -y 580 -defaultsOSRD
preplace inst xlconstant_pad -pg 1 -lvl 1 -x 120 -y 630 -defaultsOSRD
preplace netloc clk_wiz_clk_out1 1 1 4 240 230 640 230 1020 230 1380
preplace netloc rst_clk_wiz_100M_peripheral_aresetn 1 2 3 630 200 1040 200 1390
preplace netloc reset_1 1 0 2 NJ 50 230J
preplace netloc sys_clock_1 1 0 1 NJ 130
preplace netloc clk_wiz_0_locked 1 1 1 N 150
preplace netloc xlconstant_nmi_dout 1 2 1 620J 290n
preplace netloc xlconstant_cfgitcmen_dout 1 2 1 NJ 390
preplace netloc xlconcat_irq_dout 1 2 1 640 350n
preplace netloc axi_uartlite_0_interrupt 1 1 5 250 210 NJ 210 NJ 210 NJ 210 1680
preplace netloc axi_gpio_0_ip2intc_irpt 1 1 5 260 220 NJ 220 NJ 220 NJ 220 1670
preplace netloc axi_gpio_1_ip2intc_irpt 1 1 5 230 990 NJ 990 NJ 990 NJ 990 1670
preplace netloc axi_quad_spi_0_ip2intc_irpt 1 1 5 250 700 630J 680 NJ 680 NJ 680 1690
preplace netloc axi_iic_0_iic2intc_irpt 1 1 5 260 690 NJ 690 NJ 690 NJ 690 1670
preplace netloc xlconstant_pad_dout 1 1 1 N 630
preplace netloc clk_wiz_0_qspi_clk 1 1 4 220J 10 NJ 10 NJ 10 1390
preplace netloc axi_quad_spi_0_SPI_0 1 5 2 NJ 110 NJ
preplace netloc CORTEXM1_AXI_0_axi_periph_M04_AXI 1 4 1 1350 90n
preplace netloc CORTEXM1_AXI_0_CM1_AXI3 1 3 1 1030 290n
preplace netloc axi_uartlite_0_UART 1 5 2 NJ 290 NJ
preplace netloc axi_bram_ctrl_0_BRAM_PORTA 1 5 1 NJ 770
preplace netloc CORTEXM1_AXI_0_axi_periph_M00_AXI 1 4 1 1360 400n
preplace netloc axi_gpio_0_GPIO2 1 5 2 NJ 460 NJ
preplace netloc axi_gpio_0_GPIO 1 5 2 NJ 440 NJ
preplace netloc CORTEXM1_AXI_0_axi_periph_M01_AXI 1 4 1 1370 280n
preplace netloc CORTEXM1_AXI_0_axi_periph_M02_AXI 1 4 1 N 440
preplace netloc CORTEXM1_AXI_0_axi_periph_M03_AXI 1 4 1 1340 460n
preplace netloc axi_iic_0_IIC 1 5 2 NJ 580 NJ
preplace netloc axi_gpio_1_GPIO 1 5 2 NJ 890 NJ
preplace netloc axi_gpio_1_GPIO2 1 5 2 NJ 910 NJ
preplace netloc CORTEXM1_AXI_0_axi_periph_M05_AXI 1 4 1 1350 500n
levelinfo -pg 1 0 120 440 830 1190 1530 1800 1930
pagesize -pg 1 -db -bbox -sgen -120 0 2130 1000
",
   "Color Coded_ScaleFactor":"0.623",
   "Color Coded_TopLeft":"-127,3",
   "Default View_ScaleFactor":"0.536",
   "Default View_TopLeft":"-119,0",
   "ExpandedHierarchyInLayout":"",
   "guistr":"# # String gsaved with Nlview 7.0r4  2019-12-20 bk=1.5203 VDI=41 GEI=36 GUI=JA:10.0 TLS
#  -string -flagsOSRD
preplace port usb_uart -pg 1 -lvl 7 -x 1910 -y 290 -defaultsOSRD
preplace port led_16bits -pg 1 -lvl 7 -x 1910 -y 440 -defaultsOSRD
preplace port dip_switches_16bits -pg 1 -lvl 7 -x 1910 -y 460 -defaultsOSRD
preplace port rgb_led -pg 1 -lvl 7 -x 1910 -y 890 -defaultsOSRD
preplace port push_buttons_5bits -pg 1 -lvl 7 -x 1910 -y 910 -defaultsOSRD
preplace port acl_spi -pg 1 -lvl 7 -x 1910 -y 110 -defaultsOSRD
preplace port temp_sensor -pg 1 -lvl 7 -x 1910 -y 580 -defaultsOSRD
preplace port reset -pg 1 -lvl 0 -x 0 -y 90 -defaultsOSRD
preplace port sys_clock -pg 1 -lvl 0 -x 0 -y 170 -defaultsOSRD
preplace inst CORTEXM1_AXI_0 -pg 1 -lvl 3 -x 810 -y 350 -defaultsOSRD
preplace inst axi_uartlite_0 -pg 1 -lvl 5 -x 1520 -y 300 -defaultsOSRD
preplace inst CORTEXM1_AXI_0_axi_periph -pg 1 -lvl 4 -x 1170 -y 450 -defaultsOSRD
preplace inst rst_clk_wiz_100M -pg 1 -lvl 2 -x 420 -y 110 -defaultsOSRD
preplace inst clk_wiz_0 -pg 1 -lvl 1 -x 110 -y 170 -defaultsOSRD
preplace inst axi_gpio_0 -pg 1 -lvl 5 -x 1520 -y 460 -defaultsOSRD
preplace inst axi_gpio_1 -pg 1 -lvl 5 -x 1520 -y 910 -defaultsOSRD
preplace inst axi_bram_ctrl_0 -pg 1 -lvl 5 -x 1520 -y 770 -defaultsOSRD
preplace inst axi_bram_ctrl_0_bram -pg 1 -lvl 6 -x 1780 -y 770 -defaultsOSRD
preplace inst axi_quad_spi_0 -pg 1 -lvl 5 -x 1520 -y 120 -defaultsOSRD
preplace inst axi_iic_0 -pg 1 -lvl 5 -x 1520 -y 600 -defaultsOSRD
preplace inst xlconstant_nmi -pg 1 -lvl 2 -x 420 -y 290 -defaultsOSRD
preplace inst xlconstant_cfgitcmen -pg 1 -lvl 2 -x 420 -y 390 -defaultsOSRD
preplace inst xlconcat_irq -pg 1 -lvl 2 -x 420 -y 580 -defaultsOSRD
preplace inst xlconstant_pad -pg 1 -lvl 1 -x 110 -y 630 -defaultsOSRD
preplace netloc clk_wiz_clk_out1 1 1 4 210 230 620 230 1020 230 1360
preplace netloc rst_clk_wiz_100M_peripheral_aresetn 1 2 3 610 250 1010 670 1370
preplace netloc reset_1 1 0 2 NJ 90 NJ
preplace netloc sys_clock_1 1 0 1 NJ 170
preplace netloc clk_wiz_0_locked 1 1 1 N 150
preplace netloc clk_wiz_0_clk_spi 1 1 4 200J 10 NJ 10 NJ 10 1380
preplace netloc xlconstant_nmi_dout 1 2 1 600J 290n
preplace netloc xlconstant_cfgitcmen_dout 1 2 1 NJ 390
preplace netloc xlconcat_irq_dout 1 2 1 620 350n
preplace netloc axi_uartlite_0_interrupt 1 1 5 230 220 NJ 220 NJ 220 1380J 380 1670
preplace netloc axi_gpio_0_ip2intc_irpt 1 1 5 240 470 NJ 470 1000J 680 NJ 680 1670
preplace netloc axi_gpio_1_ip2intc_irpt 1 1 5 230 990 NJ 990 NJ 990 NJ 990 1660
preplace netloc axi_quad_spi_0_ip2intc_irpt 1 1 5 220 210 NJ 210 NJ 210 NJ 210 1670
preplace netloc axi_iic_0_iic2intc_irpt 1 1 5 240 690 NJ 690 NJ 690 NJ 690 1660
preplace netloc xlconstant_pad_dout 1 1 1 N 630
preplace netloc axi_uartlite_0_UART 1 5 2 NJ 290 NJ
preplace netloc CORTEXM1_AXI_0_CM1_AXI3 1 3 1 1000 290n
preplace netloc axi_gpio_0_GPIO 1 5 2 NJ 440 NJ
preplace netloc axi_gpio_0_GPIO2 1 5 2 NJ 460 NJ
preplace netloc axi_gpio_1_GPIO 1 5 2 NJ 890 NJ
preplace netloc axi_gpio_1_GPIO2 1 5 2 NJ 910 NJ
preplace netloc axi_bram_ctrl_0_BRAM_PORTA 1 5 1 NJ 770
preplace netloc CORTEXM1_AXI_0_axi_periph_M00_AXI 1 4 1 1340 400n
preplace netloc CORTEXM1_AXI_0_axi_periph_M01_AXI 1 4 1 1350 280n
preplace netloc CORTEXM1_AXI_0_axi_periph_M02_AXI 1 4 1 N 440
preplace netloc CORTEXM1_AXI_0_axi_periph_M03_AXI 1 4 1 1320 460n
preplace netloc axi_quad_spi_0_SPI_0 1 5 2 NJ 110 NJ
preplace netloc CORTEXM1_AXI_0_axi_periph_M04_AXI 1 4 1 1330 90n
preplace netloc axi_iic_0_IIC 1 5 2 NJ 580 NJ
preplace netloc CORTEXM1_AXI_0_axi_periph_M05_AXI 1 4 1 1330 500n
levelinfo -pg 1 0 110 420 810 1170 1520 1780 1910
pagesize -pg 1 -db -bbox -sgen -120 0 2110 1000
"
}
{
   "da_axi4_cnt":"7",
   "da_bram_cntlr_cnt":"1",
   "da_clkrst_cnt":"6"
}
