INFO: [HLS 200-10] Running 'C:/Xilinx/Vitis_HLS/2022.1/bin/unwrapped/win64.o/vitis_hls.exe'
INFO: [HLS 200-10] For user 'sl186' on host 'ryn-b10-pc-14' (Windows NT_amd64 version 6.2) on Fri Dec 02 09:54:36 -0600 2022
INFO: [HLS 200-10] In directory 'C:/ELEC522/sl186/Assignment6/A6HLS'
Sourcing Tcl script 'C:/ELEC522/sl186/Assignment6/A6HLS/A6HLS/solution1/csim.tcl'
INFO: [HLS 200-1510] Running: source C:/ELEC522/sl186/Assignment6/A6HLS/A6HLS/solution1/csim.tcl
INFO: [HLS 200-1510] Running: open_project A6HLS 
INFO: [HLS 200-10] Opening project 'C:/ELEC522/sl186/Assignment6/A6HLS/A6HLS'.
INFO: [HLS 200-1510] Running: set_top LinearSolver 
INFO: [HLS 200-1510] Running: add_files src_fromA5V3/qr.cpp 
INFO: [HLS 200-10] Adding design file 'src_fromA5V3/qr.cpp' to the project
INFO: [HLS 200-1510] Running: add_files src_fromA5V3/linearsolver.cpp 
INFO: [HLS 200-10] Adding design file 'src_fromA5V3/linearsolver.cpp' to the project
INFO: [HLS 200-1510] Running: add_files src_fromA5V3/cordic.h 
INFO: [HLS 200-10] Adding design file 'src_fromA5V3/cordic.h' to the project
INFO: [HLS 200-1510] Running: add_files src_fromA5V3/cordic.cpp 
INFO: [HLS 200-10] Adding design file 'src_fromA5V3/cordic.cpp' to the project
INFO: [HLS 200-1510] Running: add_files -tb src_fromA5V3/tb_qr.cpp -cflags -Wno-unknown-pragmas -csimflags -Wno-unknown-pragmas 
INFO: [HLS 200-10] Adding test bench file 'src_fromA5V3/tb_qr.cpp' to the project
INFO: [HLS 200-1510] Running: open_solution solution1 -flow_target vivado 
INFO: [HLS 200-10] Opening solution 'C:/ELEC522/sl186/Assignment6/A6HLS/A6HLS/solution1'.
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg484-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
Resolution: For help on HLS 200-1505 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-1505.html
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xc7z020-clg484-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -rtl verilog 
INFO: [HLS 200-1510] Running: source ./A6HLS/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name LinearSolver LinearSolver 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
   Compiling ../../../../src_fromA5V3/tb_qr.cpp in debug mode
   Compiling ../../../../src_fromA5V3/cordic.cpp in debug mode
   Compiling ../../../../src_fromA5V3/linearsolver.cpp in debug mode
   Compiling ../../../../src_fromA5V3/qr.cpp in debug mode
   Generating csim.exe
In file included from C:/Xilinx/Vitis_HLS/2022.1/include/floating_point_v7_0_bitacc_cmodel.h:144:0,
                 from C:/Xilinx/Vitis_HLS/2022.1/include/hls_fpo.h:189,
                 from C:/Xilinx/Vitis_HLS/2022.1/include/hls_half_fpo.h:64,
                 from C:/Xilinx/Vitis_HLS/2022.1/include/hls_half.h:71,
                 from C:/Xilinx/Vitis_HLS/2022.1/include/etc/ap_private.h:98,
                 from C:/Xilinx/Vitis_HLS/2022.1/include/ap_common.h:710,
                 from C:/Xilinx/Vitis_HLS/2022.1/include/ap_fixed.h:55,
                 from ../../../../src_fromA5V3/cordic.h:4,
                 from ../../../../src_fromA5V3/tb_qr.cpp:1:
C:/Xilinx/Vitis_HLS/2022.1/include/gmp.h:63:0: warning: "__GMP_LIBGMP_DLL" redefined
 #define __GMP_LIBGMP_DLL  0
 
In file included from C:/Xilinx/Vitis_HLS/2022.1/include/hls_fpo.h:189:0,
                 from C:/Xilinx/Vitis_HLS/2022.1/include/hls_half_fpo.h:64,
                 from C:/Xilinx/Vitis_HLS/2022.1/include/hls_half.h:71,
                 from C:/Xilinx/Vitis_HLS/2022.1/include/etc/ap_private.h:98,
                 from C:/Xilinx/Vitis_HLS/2022.1/include/ap_common.h:710,
                 from C:/Xilinx/Vitis_HLS/2022.1/include/ap_fixed.h:55,
                 from ../../../../src_fromA5V3/cordic.h:4,
                 from ../../../../src_fromA5V3/tb_qr.cpp:1:
C:/Xilinx/Vitis_HLS/2022.1/include/floating_point_v7_0_bitacc_cmodel.h:136:0: note: this is the location of the previous definition
 #define __GMP_LIBGMP_DLL 1
 
In file included from C:/Xilinx/Vitis_HLS/2022.1/include/floating_point_v7_0_bitacc_cmodel.h:144:0,
                 from C:/Xilinx/Vitis_HLS/2022.1/include/hls_fpo.h:189,
                 from C:/Xilinx/Vitis_HLS/2022.1/include/hls_half_fpo.h:64,
                 from C:/Xilinx/Vitis_HLS/2022.1/include/hls_half.h:71,
                 from C:/Xilinx/Vitis_HLS/2022.1/include/etc/ap_private.h:98,
                 from C:/Xilinx/Vitis_HLS/2022.1/include/ap_common.h:710,
                 from C:/Xilinx/Vitis_HLS/2022.1/include/ap_fixed.h:55,
                 from ../../../../src_fromA5V3/cordic.h:4,
                 from ../../../../src_fromA5V3/cordic.cpp:1:
C:/Xilinx/Vitis_HLS/2022.1/include/gmp.h:63:0: warning: "__GMP_LIBGMP_DLL" redefined
 #define __GMP_LIBGMP_DLL  0
 
In file included from C:/Xilinx/Vitis_HLS/2022.1/include/hls_fpo.h:189:0,
                 from C:/Xilinx/Vitis_HLS/2022.1/include/hls_half_fpo.h:64,
                 from C:/Xilinx/Vitis_HLS/2022.1/include/hls_half.h:71,
                 from C:/Xilinx/Vitis_HLS/2022.1/include/etc/ap_private.h:98,
                 from C:/Xilinx/Vitis_HLS/2022.1/include/ap_common.h:710,
                 from C:/Xilinx/Vitis_HLS/2022.1/include/ap_fixed.h:55,
                 from ../../../../src_fromA5V3/cordic.h:4,
                 from ../../../../src_fromA5V3/cordic.cpp:1:
C:/Xilinx/Vitis_HLS/2022.1/include/floating_point_v7_0_bitacc_cmodel.h:136:0: note: this is the location of the previous definition
 #define __GMP_LIBGMP_DLL 1
 
In file included from C:/Xilinx/Vitis_HLS/2022.1/include/floating_point_v7_0_bitacc_cmodel.h:144:0,
                 from C:/Xilinx/Vitis_HLS/2022.1/include/hls_fpo.h:189,
                 from C:/Xilinx/Vitis_HLS/2022.1/include/hls_half_fpo.h:64,
                 from C:/Xilinx/Vitis_HLS/2022.1/include/hls_half.h:71,
                 from C:/Xilinx/Vitis_HLS/2022.1/include/etc/ap_private.h:98,
                 from C:/Xilinx/Vitis_HLS/2022.1/include/ap_common.h:710,
                 from C:/Xilinx/Vitis_HLS/2022.1/include/ap_fixed.h:55,
                 from ../../../../src_fromA5V3/cordic.h:4,
                 from ../../../../src_fromA5V3/linearsolver.cpp:1:
C:/Xilinx/Vitis_HLS/2022.1/include/gmp.h:63:0: warning: "__GMP_LIBGMP_DLL" redefined
 #define __GMP_LIBGMP_DLL  0
 
In file included from C:/Xilinx/Vitis_HLS/2022.1/include/hls_fpo.h:189:0,
                 from C:/Xilinx/Vitis_HLS/2022.1/include/hls_half_fpo.h:64,
                 from C:/Xilinx/Vitis_HLS/2022.1/include/hls_half.h:71,
                 from C:/Xilinx/Vitis_HLS/2022.1/include/etc/ap_private.h:98,
                 from C:/Xilinx/Vitis_HLS/2022.1/include/ap_common.h:710,
                 from C:/Xilinx/Vitis_HLS/2022.1/include/ap_fixed.h:55,
                 from ../../../../src_fromA5V3/cordic.h:4,
                 from ../../../../src_fromA5V3/linearsolver.cpp:1:
C:/Xilinx/Vitis_HLS/2022.1/include/floating_point_v7_0_bitacc_cmodel.h:136:0: note: this is the location of the previous definition
 #define __GMP_LIBGMP_DLL 1
 
In file included from C:/Xilinx/Vitis_HLS/2022.1/include/floating_point_v7_0_bitacc_cmodel.h:144:0,
                 from C:/Xilinx/Vitis_HLS/2022.1/include/hls_fpo.h:189,
                 from C:/Xilinx/Vitis_HLS/2022.1/include/hls_half_fpo.h:64,
                 from C:/Xilinx/Vitis_HLS/2022.1/include/hls_half.h:71,
                 from C:/Xilinx/Vitis_HLS/2022.1/include/etc/ap_private.h:98,
                 from C:/Xilinx/Vitis_HLS/2022.1/include/ap_common.h:710,
                 from C:/Xilinx/Vitis_HLS/2022.1/include/ap_fixed.h:55,
                 from ../../../../src_fromA5V3/cordic.h:4,
                 from ../../../../src_fromA5V3/qr.cpp:1:
C:/Xilinx/Vitis_HLS/2022.1/include/gmp.h:63:0: warning: "__GMP_LIBGMP_DLL" redefined
 #define __GMP_LIBGMP_DLL  0
 
In file included from C:/Xilinx/Vitis_HLS/2022.1/include/hls_fpo.h:189:0,
                 from C:/Xilinx/Vitis_HLS/2022.1/include/hls_half_fpo.h:64,
                 from C:/Xilinx/Vitis_HLS/2022.1/include/hls_half.h:71,
                 from C:/Xilinx/Vitis_HLS/2022.1/include/etc/ap_private.h:98,
                 from C:/Xilinx/Vitis_HLS/2022.1/include/ap_common.h:710,
                 from C:/Xilinx/Vitis_HLS/2022.1/include/ap_fixed.h:55,
                 from ../../../../src_fromA5V3/cordic.h:4,
                 from ../../../../src_fromA5V3/qr.cpp:1:
C:/Xilinx/Vitis_HLS/2022.1/include/floating_point_v7_0_bitacc_cmodel.h:136:0: note: this is the location of the previous definition
 #define __GMP_LIBGMP_DLL 1
 
------------- QR Test -------------
Matrix R: 
1.2285, 0.8260, 1.1166, 0.6788
1.22853, 0.825974, 1.11664, 0.678848, 
0.0000, 0.6731, -0.2964, 0.3761
0.0000, 0.0000, 0.1530, -0.5087
0.0000, 0.0000, 0.0000, 0.1158
Matrix Q: 
0.7159, 0.2778, 0.3084, 0.5608
-0.4046, 0.9121, 0.0033, 0.0622
0.3971, 0.1868, -0.8916, -0.1094
-0.4069, -0.2351, -0.3307, 0.8175
---------------
1.5000, 2.5000


------------- Solver Test -------------
-7.4194, 2.8816, 6.4312, 1.3844
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 11.259 seconds; current allocated memory: 110.750 MB.
INFO: [HLS 200-112] Total CPU user time: 2 seconds. Total CPU system time: 1 seconds. Total elapsed time: 12.397 seconds; peak allocated memory: 1.108 GB.
