#-----------------------------------------------------------
# Vivado v2018.2 (64-bit)
# SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
# IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
# Start of session at: Sat Dec  1 08:28:53 2018
# Process ID: 6160
# Current directory: D:/D_Strabi/D Dokumentumai/BME/MikrorendszerekTevezese/HF/K-gy-j-t-k/ddr3_dma
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent14740 D:\D_Strabi\D Dokumentumai\BME\MikrorendszerekTevezese\HF\K-gy-j-t-k\ddr3_dma\ddr3_dma.xpr
# Log file: D:/D_Strabi/D Dokumentumai/BME/MikrorendszerekTevezese/HF/K-gy-j-t-k/ddr3_dma/vivado.log
# Journal file: D:/D_Strabi/D Dokumentumai/BME/MikrorendszerekTevezese/HF/K-gy-j-t-k/ddr3_dma\vivado.jou
#-----------------------------------------------------------
start_gui
open_project {D:/D_Strabi/D Dokumentumai/BME/MikrorendszerekTevezese/HF/K-gy-j-t-k/ddr3_dma/ddr3_dma.xpr}
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'G:/Programok/Vivado2018.2/Vivado/2018.2/data/ip'.
open_project: Time (s): cpu = 00:01:48 ; elapsed = 00:01:22 . Memory (MB): peak = 1018.426 ; gain = 264.750
update_compile_order -fileset sources_1
open_bd_design {D:/D_Strabi/D Dokumentumai/BME/MikrorendszerekTevezese/HF/K-gy-j-t-k/ddr3_dma/ddr3_dma.srcs/sources_1/bd/cpu_system/cpu_system.bd}
Adding cell -- xilinx.com:ip:microblaze:10.0 - microblaze_0
Adding cell -- xilinx.com:ip:mig_7series:4.1 - mig_7series_0
Adding cell -- xilinx.com:ip:axi_uartlite:2.0 - axi_uartlite_0
Adding cell -- xilinx.com:ip:mdm:3.2 - mdm_1
Adding cell -- xilinx.com:ip:proc_sys_reset:5.0 - rst_mig_7series_0_100M
Adding cell -- xilinx.com:ip:smartconnect:1.0 - axi_smc
Adding cell -- xilinx.com:ip:axi_dma:7.1 - axi_dma_0
Adding cell -- xilinx.com:ip:system_ila:1.1 - system_ila_0
Adding cell -- xilinx.com:ip:fifo_generator:13.2 - fifo_generator_0
INFO: [xilinx.com:ip:fifo_generator:13.2-5968] /fifo_generator_0Executing the post_config_ip from bd
Adding cell -- xilinx.com:module_ref:vgaSync:1.0 - vgaSync_0
Adding cell -- xilinx.com:ip:axi_crossbar:2.1 - xbar
Adding cell -- xilinx.com:ip:lmb_v10:3.0 - dlmb_v10
Adding cell -- xilinx.com:ip:lmb_v10:3.0 - ilmb_v10
Adding cell -- xilinx.com:ip:lmb_bram_if_cntlr:4.0 - dlmb_bram_if_cntlr
Adding cell -- xilinx.com:ip:lmb_bram_if_cntlr:4.0 - ilmb_bram_if_cntlr
Adding cell -- xilinx.com:ip:blk_mem_gen:8.4 - lmb_bram
Successfully read diagram <cpu_system> from BD file <D:/D_Strabi/D Dokumentumai/BME/MikrorendszerekTevezese/HF/K-gy-j-t-k/ddr3_dma/ddr3_dma.srcs/sources_1/bd/cpu_system/cpu_system.bd>
open_bd_design: Time (s): cpu = 00:00:35 ; elapsed = 00:00:29 . Memory (MB): peak = 1134.520 ; gain = 71.223
create_bd_cell -type module -reference vgaSync vgaSync_1
WARNING: [IP_Flow 19-3571] IP 'cpu_system_vgaSync_1_0' is restricted:
* Detected changes to module reference file(s).
Please select 'Report IP Status' from the 'Tools/Report' menu or run Tcl command 'report_ip_status' for more information.
save_bd_design
Wrote  : <D:/D_Strabi/D Dokumentumai/BME/MikrorendszerekTevezese/HF/K-gy-j-t-k/ddr3_dma/ddr3_dma.srcs/sources_1/bd/cpu_system/cpu_system.bd> 
Wrote  : <D:/D_Strabi/D Dokumentumai/BME/MikrorendszerekTevezese/HF/K-gy-j-t-k/ddr3_dma/ddr3_dma.srcs/sources_1/bd/cpu_system/ui/bd_210c4206.ui> 
delete_bd_objs [get_bd_cells vgaSync_0]
delete_bd_objs [get_bd_cells vgaSync_1]
save_bd_design
Wrote  : <D:/D_Strabi/D Dokumentumai/BME/MikrorendszerekTevezese/HF/K-gy-j-t-k/ddr3_dma/ddr3_dma.srcs/sources_1/bd/cpu_system/cpu_system.bd> 
Wrote  : <D:/D_Strabi/D Dokumentumai/BME/MikrorendszerekTevezese/HF/K-gy-j-t-k/ddr3_dma/ddr3_dma.srcs/sources_1/bd/cpu_system/ui/bd_210c4206.ui> 
create_bd_cell -type module -reference vgaSync vgaSync_0
update_compile_order -fileset sources_1
delete_bd_objs [get_bd_cells vgaSync_0]
save_bd_design
Wrote  : <D:/D_Strabi/D Dokumentumai/BME/MikrorendszerekTevezese/HF/K-gy-j-t-k/ddr3_dma/ddr3_dma.srcs/sources_1/bd/cpu_system/cpu_system.bd> 
create_bd_cell -type module -reference vgaSync vgaSync_0
delete_bd_objs [get_bd_cells vgaSync_0]
save_bd_design
Wrote  : <D:/D_Strabi/D Dokumentumai/BME/MikrorendszerekTevezese/HF/K-gy-j-t-k/ddr3_dma/ddr3_dma.srcs/sources_1/bd/cpu_system/cpu_system.bd> 
create_bd_cell -type module -reference vgaSync vgaSync_0
save_bd_design
Wrote  : <D:/D_Strabi/D Dokumentumai/BME/MikrorendszerekTevezese/HF/K-gy-j-t-k/ddr3_dma/ddr3_dma.srcs/sources_1/bd/cpu_system/cpu_system.bd> 
Wrote  : <D:/D_Strabi/D Dokumentumai/BME/MikrorendszerekTevezese/HF/K-gy-j-t-k/ddr3_dma/ddr3_dma.srcs/sources_1/bd/cpu_system/ui/bd_210c4206.ui> 
update_compile_order -fileset sources_1
delete_bd_objs [get_bd_cells vgaSync_0]
update_compile_order -fileset sources_1
save_bd_design
Wrote  : <D:/D_Strabi/D Dokumentumai/BME/MikrorendszerekTevezese/HF/K-gy-j-t-k/ddr3_dma/ddr3_dma.srcs/sources_1/bd/cpu_system/cpu_system.bd> 
Wrote  : <D:/D_Strabi/D Dokumentumai/BME/MikrorendszerekTevezese/HF/K-gy-j-t-k/ddr3_dma/ddr3_dma.srcs/sources_1/bd/cpu_system/ui/bd_210c4206.ui> 
import_files -norecurse {{D:/D_Strabi/D Dokumentumai/BME/MikrorendszerekTevezese/HF/K-gy-j-t-k/VGA_Control.v}}
update_compile_order -fileset sources_1
create_bd_cell -type module -reference vgaSync vgaSync_0
WARNING: [IP_Flow 19-3571] IP 'cpu_system_vgaSync_0_4' is restricted:
* Detected changes to module reference file(s).
Please select 'Report IP Status' from the 'Tools/Report' menu or run Tcl command 'report_ip_status' for more information.
update_module_reference cpu_system_vgaSync_0_4
INFO: [IP_Flow 19-5107] Inferred bus interface 'rst' of definition 'xilinx.com:signal:reset:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'clk' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-4728] Bus Interface 'clk': Added interface parameter 'ASSOCIATED_RESET' with value 'rst'.
WARNING: [IP_Flow 19-3153] Bus Interface 'clk': ASSOCIATED_BUSIF bus parameter is missing.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
Upgrading 'D:/D_Strabi/D Dokumentumai/BME/MikrorendszerekTevezese/HF/K-gy-j-t-k/ddr3_dma/ddr3_dma.srcs/sources_1/bd/cpu_system/cpu_system.bd'
INFO: [IP_Flow 19-1972] Upgraded cpu_system_vgaSync_0_4 from vgaSync_v1_0 1.0 to vgaSync_v1_0 1.0
WARNING: [IP_Flow 19-4697] Upgrade has added interface 'rst' (xilinx.com:signal:reset:1.0)
WARNING: [IP_Flow 19-3670] Detected external interface differences while upgrading 'cpu_system_vgaSync_0_4'.
WARNING: [IP_Flow 19-4706] Upgraded port 'gout' width 2 differs from original width 3
WARNING: [IP_Flow 19-4706] Upgraded port 'rout' width 2 differs from original width 3
WARNING: [IP_Flow 19-4700] Upgrade has removed port 'bin'
WARNING: [IP_Flow 19-4700] Upgrade has removed port 'gin'
WARNING: [IP_Flow 19-4700] Upgrade has removed port 'hc'
WARNING: [IP_Flow 19-4700] Upgrade has removed port 'rin'
WARNING: [IP_Flow 19-4700] Upgrade has removed port 'vc'
WARNING: [IP_Flow 19-4698] Upgrade has added port 'rst'
WARNING: [IP_Flow 19-4698] Upgrade has added port 'wdata'
WARNING: [IP_Flow 19-4698] Upgrade has added port 'wlast'
WARNING: [IP_Flow 19-4698] Upgrade has added port 'wready'
WARNING: [IP_Flow 19-4698] Upgrade has added port 'wvalid'
WARNING: [IP_Flow 19-3298] Detected external port differences while upgrading 'cpu_system_vgaSync_0_4'. These changes may impact your design.
CRITICAL WARNING: [Coretcl 2-1280] The upgrade of 'cpu_system_vgaSync_0_4' has identified issues that may require user intervention. Please verify that the instance is correctly configured, and review any upgrade messages.
Wrote  : <D:/D_Strabi/D Dokumentumai/BME/MikrorendszerekTevezese/HF/K-gy-j-t-k/ddr3_dma/ddr3_dma.srcs/sources_1/bd/cpu_system/cpu_system.bd> 
Wrote  : <D:/D_Strabi/D Dokumentumai/BME/MikrorendszerekTevezese/HF/K-gy-j-t-k/ddr3_dma/ddr3_dma.srcs/sources_1/bd/cpu_system/ui/bd_210c4206.ui> 
update_compile_order -fileset sources_1
set_property location {6 2139 206} [get_bd_cells vgaSync_0]
set_property location {4 1460 -37} [get_bd_cells vgaSync_0]
set_property location {4 1510 75} [get_bd_cells vgaSync_0]
set_property location {4 1558 33} [get_bd_cells vgaSync_0]
save_bd_design
Wrote  : <D:/D_Strabi/D Dokumentumai/BME/MikrorendszerekTevezese/HF/K-gy-j-t-k/ddr3_dma/ddr3_dma.srcs/sources_1/bd/cpu_system/ui/bd_210c4206.ui> 
connect_bd_net [get_bd_pins vgaSync_0/rst] [get_bd_pins rst_mig_7series_0_100M/peripheral_aresetn]
connect_bd_net [get_bd_pins vgaSync_0/clk] [get_bd_pins mig_7series_0/ui_clk]
connect_bd_net [get_bd_pins fifo_generator_0/m_axis_tdata] [get_bd_pins vgaSync_0/wdata]
WARNING: [BD 41-1306] The connection to interface pin /fifo_generator_0/m_axis_tdata is being overridden by the user. This pin will not be connected as a part of interface connection M_AXIS
connect_bd_net [get_bd_pins fifo_generator_0/m_axis_tvalid] [get_bd_pins vgaSync_0/wvalid]
WARNING: [BD 41-1306] The connection to interface pin /fifo_generator_0/m_axis_tvalid is being overridden by the user. This pin will not be connected as a part of interface connection M_AXIS
connect_bd_net [get_bd_pins fifo_generator_0/m_axis_tlast] [get_bd_pins vgaSync_0/wlast]
WARNING: [BD 41-1306] The connection to interface pin /fifo_generator_0/m_axis_tlast is being overridden by the user. This pin will not be connected as a part of interface connection M_AXIS
connect_bd_net [get_bd_pins fifo_generator_0/m_axis_tready] [get_bd_pins vgaSync_0/wready]
WARNING: [BD 41-1306] The connection to interface pin /fifo_generator_0/m_axis_tready is being overridden by the user. This pin will not be connected as a part of interface connection M_AXIS
startgroup
make_bd_pins_external  [get_bd_pins vgaSync_0/rout]
endgroup
startgroup
make_bd_pins_external  [get_bd_pins vgaSync_0/gout]
endgroup
startgroup
make_bd_pins_external  [get_bd_pins vgaSync_0/bout]
endgroup
startgroup
make_bd_pins_external  [get_bd_pins vgaSync_0/hs]
endgroup
startgroup
make_bd_pins_external  [get_bd_pins vgaSync_0/vs]
endgroup
save_bd_design
Wrote  : <D:/D_Strabi/D Dokumentumai/BME/MikrorendszerekTevezese/HF/K-gy-j-t-k/ddr3_dma/ddr3_dma.srcs/sources_1/bd/cpu_system/cpu_system.bd> 
Wrote  : <D:/D_Strabi/D Dokumentumai/BME/MikrorendszerekTevezese/HF/K-gy-j-t-k/ddr3_dma/ddr3_dma.srcs/sources_1/bd/cpu_system/ui/bd_210c4206.ui> 
delete_bd_objs [get_bd_intf_nets axis_data_fifo_0_M_AXIS]
startgroup
set_property -dict [list CONFIG.TDATA_NUM_BYTES {1} CONFIG.TSTRB_WIDTH {1} CONFIG.TKEEP_WIDTH {1}] [get_bd_cells fifo_generator_0]
INFO: [xilinx.com:ip:fifo_generator:13.2-5968] /fifo_generator_0Executing the post_config_ip from bd
endgroup
startgroup
set_property -dict [list CONFIG.c_m_axis_mm2s_tdata_width {8}] [get_bd_cells axi_dma_0]
endgroup
save_bd_design
Wrote  : <D:/D_Strabi/D Dokumentumai/BME/MikrorendszerekTevezese/HF/K-gy-j-t-k/ddr3_dma/ddr3_dma.srcs/sources_1/bd/cpu_system/cpu_system.bd> 
Wrote  : <D:/D_Strabi/D Dokumentumai/BME/MikrorendszerekTevezese/HF/K-gy-j-t-k/ddr3_dma/ddr3_dma.srcs/sources_1/bd/cpu_system/ui/bd_210c4206.ui> 
