INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Andres/Desktop/Computer Design/Labs/DigitalComputerDesignTermProject/DigitalComputerDesignTermProject.srcs/sources_1/new/ALU.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Andres/Desktop/Computer Design/Labs/DigitalComputerDesignTermProject/DigitalComputerDesignTermProject.srcs/sources_1/new/Adder.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Adder
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Andres/Desktop/Computer Design/Labs/DigitalComputerDesignTermProject/DigitalComputerDesignTermProject.srcs/sources_1/new/ControlUnit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ControlUnit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Andres/Desktop/Computer Design/Labs/DigitalComputerDesignTermProject/DigitalComputerDesignTermProject.srcs/sources_1/new/DataMemory.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DataMemory
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Andres/Desktop/Computer Design/Labs/DigitalComputerDesignTermProject/DigitalComputerDesignTermProject.srcs/sources_1/new/Extend.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Extend
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Andres/Desktop/Computer Design/Labs/DigitalComputerDesignTermProject/DigitalComputerDesignTermProject.srcs/sources_1/new/InstructionMemory.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module InstructionMemory
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Andres/Desktop/Computer Design/Labs/DigitalComputerDesignTermProject/DigitalComputerDesignTermProject.srcs/sources_1/new/Microprocessor.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Microprocessor
WARNING: [VRFC 10-3248] data object 'MemWrite' is already declared [C:/Users/Andres/Desktop/Computer Design/Labs/DigitalComputerDesignTermProject/DigitalComputerDesignTermProject.srcs/sources_1/new/Microprocessor.sv:22]
WARNING: [VRFC 10-3703] second declaration of 'MemWrite' ignored [C:/Users/Andres/Desktop/Computer Design/Labs/DigitalComputerDesignTermProject/DigitalComputerDesignTermProject.srcs/sources_1/new/Microprocessor.sv:22]
WARNING: [VRFC 10-3248] data object 'ALUControl' is already declared [C:/Users/Andres/Desktop/Computer Design/Labs/DigitalComputerDesignTermProject/DigitalComputerDesignTermProject.srcs/sources_1/new/Microprocessor.sv:23]
WARNING: [VRFC 10-3703] second declaration of 'ALUControl' ignored [C:/Users/Andres/Desktop/Computer Design/Labs/DigitalComputerDesignTermProject/DigitalComputerDesignTermProject.srcs/sources_1/new/Microprocessor.sv:23]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Andres/Desktop/Computer Design/Labs/DigitalComputerDesignTermProject/DigitalComputerDesignTermProject.srcs/sources_1/new/Mux2x1.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Mux2x1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Andres/Desktop/Computer Design/Labs/DigitalComputerDesignTermProject/DigitalComputerDesignTermProject.srcs/sources_1/new/Mux4x1.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Mux4x1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Andres/Desktop/Computer Design/Labs/DigitalComputerDesignTermProject/DigitalComputerDesignTermProject.srcs/sources_1/new/RegisterFile.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegisterFile
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Andres/Desktop/Computer Design/Labs/DigitalComputerDesignTermProject/DigitalComputerDesignTermProject.srcs/sim_1/new/testbench_microprocessor.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench_microprocessor
