[INF:CM0023] Creating log file ${SURELOG_DIR}/build/regression/IndexAssign/slpp_unit/surelog.log.

[INF:CM0020] Separate compilation-unit mode is on.

[WRN:PA0205] ${SURELOG_DIR}/tests/IndexAssign/dut.sv:1:1: No timescale set for "t".

[INF:CP0300] Compilation...

[INF:CP0303] ${SURELOG_DIR}/tests/IndexAssign/dut.sv:1:1: Compile module "work@t".

[INF:EL0526] Design Elaboration...

[NTE:EL0503] ${SURELOG_DIR}/tests/IndexAssign/dut.sv:1:1: Top level module "work@t".

[NTE:EL0508] Nb Top level modules: 1.

[NTE:EL0509] Max instance depth: 1.

[NTE:EL0510] Nb instances: 1.

[NTE:EL0511] Nb leaf instances: 1.

[INF:UH0706] Creating UHDM Model...

=== UHDM Object Stats Begin (Non-Elaborated Model) ===
bit_select                                             2
constant                                              17
cont_assign                                            2
design                                                 1
int_typespec                                           2
logic_net                                              1
logic_typespec                                         2
logic_var                                              1
module_inst                                            5
operation                                              5
param_assign                                           2
parameter                                              2
range                                                  3
ref_obj                                                3
=== UHDM Object Stats End ===
[INF:UH0707] Elaborating UHDM...

=== UHDM Object Stats Begin (Elaborated Model) ===
bit_select                                             3
constant                                              18
cont_assign                                            3
design                                                 1
int_typespec                                           2
logic_net                                              1
logic_typespec                                         2
logic_var                                              1
module_inst                                            5
operation                                              6
param_assign                                           2
parameter                                              2
range                                                  3
ref_obj                                                4
=== UHDM Object Stats End ===
[INF:UH0708] Writing UHDM DB: ${SURELOG_DIR}/build/regression/IndexAssign/slpp_unit/surelog.uhdm ...

[INF:UH0709] Writing UHDM Html Coverage: ${SURELOG_DIR}/build/regression/IndexAssign/slpp_unit/checker/surelog.chk.html ...

[INF:UH0710] Loading UHDM DB: ${SURELOG_DIR}/build/regression/IndexAssign/slpp_unit/surelog.uhdm ...

[INF:UH0711] Decompiling UHDM...

====== UHDM =======
design: (work@t)
|vpiElaborated:1
|vpiName:work@t
|uhdmallModules:
\_module_inst: work@t (work@t), file:${SURELOG_DIR}/tests/IndexAssign/dut.sv, line:1:1, endln:5:10
  |vpiParent:
  \_design: (work@t)
  |vpiFullName:work@t
  |vpiParameter:
  \_parameter: (work@t.I), line:2:27, endln:2:28
    |vpiParent:
    \_module_inst: work@t (work@t), file:${SURELOG_DIR}/tests/IndexAssign/dut.sv, line:1:1, endln:5:10
    |UINT:9
    |vpiTypespec:
    \_int_typespec: , line:2:14, endln:2:26
      |vpiParent:
      \_parameter: (work@t.I), line:2:27, endln:2:28
    |vpiLocalParam:1
    |vpiName:I
    |vpiFullName:work@t.I
  |vpiParamAssign:
  \_param_assign: , line:2:27, endln:2:32
    |vpiParent:
    \_module_inst: work@t (work@t), file:${SURELOG_DIR}/tests/IndexAssign/dut.sv, line:1:1, endln:5:10
    |vpiRhs:
    \_constant: , line:2:31, endln:2:32
      |vpiParent:
      \_param_assign: , line:2:27, endln:2:32
      |vpiDecompile:9
      |vpiSize:64
      |UINT:9
      |vpiTypespec:
      \_int_typespec: , line:2:14, endln:2:26
      |vpiConstType:9
    |vpiLhs:
    \_parameter: (work@t.I), line:2:27, endln:2:28
  |vpiDefName:work@t
  |vpiNet:
  \_logic_net: (work@t.sig), line:3:17, endln:3:20
    |vpiParent:
    \_module_inst: work@t (work@t), file:${SURELOG_DIR}/tests/IndexAssign/dut.sv, line:1:1, endln:5:10
    |vpiTypespec:
    \_logic_typespec: , line:3:3, endln:3:16
      |vpiRange:
      \_range: , line:3:9, endln:3:16
        |vpiParent:
        \_logic_typespec: , line:3:3, endln:3:16
        |vpiLeftRange:
        \_operation: , line:3:10, endln:3:13
          |vpiParent:
          \_range: , line:3:9, endln:3:16
          |vpiOpType:11
          |vpiOperand:
          \_ref_obj: (I), line:3:10, endln:3:11
            |vpiParent:
            \_operation: , line:3:10, endln:3:13
            |vpiName:I
          |vpiOperand:
          \_constant: , line:3:12, endln:3:13
            |vpiParent:
            \_operation: , line:3:10, endln:3:13
            |vpiDecompile:4
            |vpiSize:64
            |UINT:4
            |vpiConstType:9
        |vpiRightRange:
        \_constant: , line:3:14, endln:3:15
          |vpiParent:
          \_range: , line:3:9, endln:3:16
          |vpiDecompile:0
          |vpiSize:64
          |UINT:0
          |vpiConstType:9
    |vpiName:sig
    |vpiFullName:work@t.sig
    |vpiNetType:36
  |vpiContAssign:
  \_cont_assign: , line:4:10, endln:4:22
    |vpiParent:
    \_module_inst: work@t (work@t), file:${SURELOG_DIR}/tests/IndexAssign/dut.sv, line:1:1, endln:5:10
    |vpiRhs:
    \_constant: , line:4:21, endln:4:22
      |vpiParent:
      \_cont_assign: , line:4:10, endln:4:22
      |vpiDecompile:3
      |vpiSize:64
      |UINT:3
      |vpiConstType:9
    |vpiLhs:
    \_bit_select: (work@t.sig), line:4:10, endln:4:18
      |vpiParent:
      \_cont_assign: , line:4:10, endln:4:22
      |vpiName:sig
      |vpiFullName:work@t.sig
      |vpiIndex:
      \_operation: , line:4:14, endln:4:17
        |vpiParent:
        \_bit_select: (work@t.sig), line:4:10, endln:4:18
        |vpiOpType:11
        |vpiOperand:
        \_ref_obj: (work@t.sig.I), line:4:14, endln:4:15
          |vpiParent:
          \_operation: , line:4:14, endln:4:17
          |vpiName:I
          |vpiFullName:work@t.sig.I
        |vpiOperand:
        \_constant: , line:4:16, endln:4:17
          |vpiParent:
          \_operation: , line:4:14, endln:4:17
          |vpiDecompile:7
          |vpiSize:64
          |UINT:7
          |vpiConstType:9
|uhdmtopModules:
\_module_inst: work@t (work@t), file:${SURELOG_DIR}/tests/IndexAssign/dut.sv, line:1:1, endln:5:10
  |vpiName:work@t
  |vpiVariables:
  \_logic_var: (work@t.sig), line:3:17, endln:3:20
    |vpiParent:
    \_module_inst: work@t (work@t), file:${SURELOG_DIR}/tests/IndexAssign/dut.sv, line:1:1, endln:5:10
    |vpiTypespec:
    \_logic_typespec: , line:3:3, endln:3:16
      |vpiParent:
      \_logic_var: (work@t.sig), line:3:17, endln:3:20
      |vpiRange:
      \_range: , line:3:9, endln:3:16
        |vpiParent:
        \_logic_typespec: , line:3:3, endln:3:16
        |vpiLeftRange:
        \_constant: , line:3:10, endln:3:11
          |vpiParent:
          \_range: , line:3:9, endln:3:16
          |vpiDecompile:5
          |vpiSize:64
          |INT:5
          |vpiConstType:7
        |vpiRightRange:
        \_constant: , line:3:14, endln:3:15
          |vpiParent:
          \_range: , line:3:9, endln:3:16
          |vpiDecompile:0
          |vpiSize:64
          |UINT:0
          |vpiConstType:9
    |vpiName:sig
    |vpiFullName:work@t.sig
    |vpiVisibility:1
  |vpiParameter:
  \_parameter: (work@t.I), line:2:27, endln:2:28
    |vpiParent:
    \_module_inst: work@t (work@t), file:${SURELOG_DIR}/tests/IndexAssign/dut.sv, line:1:1, endln:5:10
    |UINT:9
    |vpiTypespec:
    \_int_typespec: , line:2:14, endln:2:26
      |vpiParent:
      \_parameter: (work@t.I), line:2:27, endln:2:28
    |vpiLocalParam:1
    |vpiName:I
    |vpiFullName:work@t.I
  |vpiParamAssign:
  \_param_assign: , line:2:27, endln:2:32
    |vpiParent:
    \_module_inst: work@t (work@t), file:${SURELOG_DIR}/tests/IndexAssign/dut.sv, line:1:1, endln:5:10
    |vpiRhs:
    \_constant: , line:2:31, endln:2:32
      |vpiParent:
      \_param_assign: , line:2:27, endln:2:32
      |vpiDecompile:9
      |vpiSize:32
      |UINT:9
      |vpiTypespec:
      \_int_typespec: , line:2:14, endln:2:26
      |vpiConstType:9
    |vpiLhs:
    \_parameter: (work@t.I), line:2:27, endln:2:28
  |vpiDefName:work@t
  |vpiTop:1
  |vpiTopModule:1
  |vpiContAssign:
  \_cont_assign: , line:4:10, endln:4:22
    |vpiParent:
    \_module_inst: work@t (work@t), file:${SURELOG_DIR}/tests/IndexAssign/dut.sv, line:1:1, endln:5:10
    |vpiRhs:
    \_constant: , line:4:21, endln:4:22
    |vpiLhs:
    \_bit_select: (work@t.sig), line:4:10, endln:4:18
      |vpiParent:
      \_cont_assign: , line:4:10, endln:4:22
      |vpiName:sig
      |vpiFullName:work@t.sig
      |vpiActual:
      \_logic_var: (work@t.sig), line:3:17, endln:3:20
      |vpiIndex:
      \_operation: , line:4:14, endln:4:17
        |vpiParent:
        \_bit_select: (work@t.sig), line:4:10, endln:4:18
        |vpiOpType:11
        |vpiOperand:
        \_ref_obj: (work@t.sig.I), line:4:14, endln:4:15
          |vpiParent:
          \_operation: , line:4:14, endln:4:17
          |vpiName:I
          |vpiFullName:work@t.sig.I
          |vpiActual:
          \_parameter: (work@t.I), line:2:27, endln:2:28
        |vpiOperand:
        \_constant: , line:4:16, endln:4:17
          |vpiParent:
          \_operation: , line:4:14, endln:4:17
          |vpiDecompile:7
          |vpiSize:64
          |UINT:7
          |vpiConstType:9
===================
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 1
[   NOTE] : 5


[roundtrip]: ${SURELOG_DIR}/tests/IndexAssign/dut.sv | ${SURELOG_DIR}/build/regression/IndexAssign/roundtrip/dut_000.sv | 0 | 5 |