<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<title>Freescale&#39;s Kinetis KLx3 Peripheral Drivers: DMA Channel Input Sources</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<script type="text/x-mathjax-config">
  MathJax.Hub.Config({
    extensions: ["tex2jax.js"],
    jax: ["input/TeX","output/HTML-CSS"],
});
</script><script src="http://www.mathjax.org/mathjax/MathJax.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td style="padding-left: 0.5em;">
   <div id="projectname">Freescale&#39;s Kinetis KLx3 Peripheral Drivers
   &#160;<span id="projectnumber">EAR1.0</span>
   </div>
   <div id="projectbrief">Reference Manual</div>
  </td>
 </tr>
 </tbody>
</table>
</div>	
<!-- end header part -->
<!-- Generated by Doxygen 1.8.3 -->
  <div id="navrow1" class="tabs">
    <ul class="tablist">
      <li><a href="index.html"><span>Main&#160;Page</span></a></li>
      <li><a href="pages.html"><span>Related&#160;Pages</span></a></li>
      <li><a href="modules.html"><span>Modules</span></a></li>
      <li><a href="annotated.html"><span>Data&#160;Structures</span></a></li>
      <li><a href="examples.html"><span>Examples</span></a></li>
    </ul>
  </div>
</div><!-- top -->
<div class="header">
  <div class="summary">
<a href="#define-members">Macros</a>  </div>
  <div class="headertitle">
<div class="title">DMA Channel Input Sources<div class="ingroups"><a class="el" href="group__dma__drv.html">DMA Driver</a></div></div>  </div>
</div><!--header-->
<div class="contents">
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="define-members"></a>
Macros</h2></td></tr>
<tr class="memitem:ga7bb415aa9e44a98d94589d366b196025"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga7bb415aa9e44a98d94589d366b196025"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__dma__channelsrc.html#ga7bb415aa9e44a98d94589d366b196025">DMA_SRC_DISABLE</a></td></tr>
<tr class="memdesc:ga7bb415aa9e44a98d94589d366b196025"><td class="mdescLeft">&#160;</td><td class="mdescRight">DMA channel disable. <br/></td></tr>
<tr class="separator:ga7bb415aa9e44a98d94589d366b196025"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9528c55e3f16cdb6ad9140a835956539"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga9528c55e3f16cdb6ad9140a835956539"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__dma__channelsrc.html#ga9528c55e3f16cdb6ad9140a835956539">DMA_SRC_UART0_RX</a></td></tr>
<tr class="memdesc:ga9528c55e3f16cdb6ad9140a835956539"><td class="mdescLeft">&#160;</td><td class="mdescRight">UART0 receive (async DMA capable) <br/></td></tr>
<tr class="separator:ga9528c55e3f16cdb6ad9140a835956539"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga851eff2a4798b57f8f3167e2fc6969cf"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga851eff2a4798b57f8f3167e2fc6969cf"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__dma__channelsrc.html#ga851eff2a4798b57f8f3167e2fc6969cf">DMA_SRC_UART0_TX</a></td></tr>
<tr class="memdesc:ga851eff2a4798b57f8f3167e2fc6969cf"><td class="mdescLeft">&#160;</td><td class="mdescRight">UART0 transmit (async DMA capable) <br/></td></tr>
<tr class="separator:ga851eff2a4798b57f8f3167e2fc6969cf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7857f81660cc4db22fa7df0823e6a9b5"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga7857f81660cc4db22fa7df0823e6a9b5"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__dma__channelsrc.html#ga7857f81660cc4db22fa7df0823e6a9b5">DMA_SRC_UART1_RX</a></td></tr>
<tr class="memdesc:ga7857f81660cc4db22fa7df0823e6a9b5"><td class="mdescLeft">&#160;</td><td class="mdescRight">UART1 receive. <br/></td></tr>
<tr class="separator:ga7857f81660cc4db22fa7df0823e6a9b5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8bebc7f42da16ded810038cf03010b69"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga8bebc7f42da16ded810038cf03010b69"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__dma__channelsrc.html#ga8bebc7f42da16ded810038cf03010b69">DMA_SRC_UART1_TX</a></td></tr>
<tr class="memdesc:ga8bebc7f42da16ded810038cf03010b69"><td class="mdescLeft">&#160;</td><td class="mdescRight">UART1 transmit. <br/></td></tr>
<tr class="separator:ga8bebc7f42da16ded810038cf03010b69"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9d164c2f5dc44b3e047acdd693ee0bc1"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga9d164c2f5dc44b3e047acdd693ee0bc1"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__dma__channelsrc.html#ga9d164c2f5dc44b3e047acdd693ee0bc1">DMA_SRC_UART2_RX</a></td></tr>
<tr class="memdesc:ga9d164c2f5dc44b3e047acdd693ee0bc1"><td class="mdescLeft">&#160;</td><td class="mdescRight">UART2 receive. <br/></td></tr>
<tr class="separator:ga9d164c2f5dc44b3e047acdd693ee0bc1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga302e90a205029e058b5d20934e5667a8"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga302e90a205029e058b5d20934e5667a8"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__dma__channelsrc.html#ga302e90a205029e058b5d20934e5667a8">DMA_SRC_UART2_TX</a></td></tr>
<tr class="memdesc:ga302e90a205029e058b5d20934e5667a8"><td class="mdescLeft">&#160;</td><td class="mdescRight">UART2 transmit. <br/></td></tr>
<tr class="separator:ga302e90a205029e058b5d20934e5667a8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0b9ed076009369d02f77a66981087dbf"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga0b9ed076009369d02f77a66981087dbf"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__dma__channelsrc.html#ga0b9ed076009369d02f77a66981087dbf">DMA_SRC_SPI0_RX</a></td></tr>
<tr class="memdesc:ga0b9ed076009369d02f77a66981087dbf"><td class="mdescLeft">&#160;</td><td class="mdescRight">SPI0 receive. <br/></td></tr>
<tr class="separator:ga0b9ed076009369d02f77a66981087dbf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0ccfc17e335fe38917c618367823deb8"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga0ccfc17e335fe38917c618367823deb8"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__dma__channelsrc.html#ga0ccfc17e335fe38917c618367823deb8">DMA_SRC_SPI0_TX</a></td></tr>
<tr class="memdesc:ga0ccfc17e335fe38917c618367823deb8"><td class="mdescLeft">&#160;</td><td class="mdescRight">SPI0 transmit. <br/></td></tr>
<tr class="separator:ga0ccfc17e335fe38917c618367823deb8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2f42887f3617a53e05a6739b90f7fec2"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga2f42887f3617a53e05a6739b90f7fec2"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__dma__channelsrc.html#ga2f42887f3617a53e05a6739b90f7fec2">DMA_SRC_SPI1_RX</a></td></tr>
<tr class="memdesc:ga2f42887f3617a53e05a6739b90f7fec2"><td class="mdescLeft">&#160;</td><td class="mdescRight">SPI1 receive. <br/></td></tr>
<tr class="separator:ga2f42887f3617a53e05a6739b90f7fec2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga15e979832a61e59d18a039a989a35ce1"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga15e979832a61e59d18a039a989a35ce1"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__dma__channelsrc.html#ga15e979832a61e59d18a039a989a35ce1">DMA_SRC_SPI1_TX</a></td></tr>
<tr class="memdesc:ga15e979832a61e59d18a039a989a35ce1"><td class="mdescLeft">&#160;</td><td class="mdescRight">SPI1 transmit. <br/></td></tr>
<tr class="separator:ga15e979832a61e59d18a039a989a35ce1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac482c017ecad13810725136add885385"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gac482c017ecad13810725136add885385"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__dma__channelsrc.html#gac482c017ecad13810725136add885385">DMA_SRC_I2C0</a></td></tr>
<tr class="memdesc:gac482c017ecad13810725136add885385"><td class="mdescLeft">&#160;</td><td class="mdescRight">I2C0. <br/></td></tr>
<tr class="separator:gac482c017ecad13810725136add885385"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga87ce1a5ab73e9f023f6d8fb1d5b2111b"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga87ce1a5ab73e9f023f6d8fb1d5b2111b"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__dma__channelsrc.html#ga87ce1a5ab73e9f023f6d8fb1d5b2111b">DMA_SRC_I2C1</a></td></tr>
<tr class="memdesc:ga87ce1a5ab73e9f023f6d8fb1d5b2111b"><td class="mdescLeft">&#160;</td><td class="mdescRight">I2C1. <br/></td></tr>
<tr class="separator:ga87ce1a5ab73e9f023f6d8fb1d5b2111b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9cbc64b8601275e4d17619c23a6056f1"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga9cbc64b8601275e4d17619c23a6056f1"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__dma__channelsrc.html#ga9cbc64b8601275e4d17619c23a6056f1">DMA_SRC_TPM0_CH0</a></td></tr>
<tr class="memdesc:ga9cbc64b8601275e4d17619c23a6056f1"><td class="mdescLeft">&#160;</td><td class="mdescRight">TPM0 channel 0 (async DMA capable) <br/></td></tr>
<tr class="separator:ga9cbc64b8601275e4d17619c23a6056f1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0e4b05636a1a025d781bee61064918df"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga0e4b05636a1a025d781bee61064918df"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__dma__channelsrc.html#ga0e4b05636a1a025d781bee61064918df">DMA_SRC_TPM0_CH1</a></td></tr>
<tr class="memdesc:ga0e4b05636a1a025d781bee61064918df"><td class="mdescLeft">&#160;</td><td class="mdescRight">TPM0 channel 1 (async DMA capable) <br/></td></tr>
<tr class="separator:ga0e4b05636a1a025d781bee61064918df"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga879453463f2f9b89c31f0e4879c0b2ba"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga879453463f2f9b89c31f0e4879c0b2ba"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__dma__channelsrc.html#ga879453463f2f9b89c31f0e4879c0b2ba">DMA_SRC_TPM0_CH2</a></td></tr>
<tr class="memdesc:ga879453463f2f9b89c31f0e4879c0b2ba"><td class="mdescLeft">&#160;</td><td class="mdescRight">TPM0 channel 2 (async DMA capable) <br/></td></tr>
<tr class="separator:ga879453463f2f9b89c31f0e4879c0b2ba"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga837682ef3a39e11ccbae9faa3e51710e"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga837682ef3a39e11ccbae9faa3e51710e"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__dma__channelsrc.html#ga837682ef3a39e11ccbae9faa3e51710e">DMA_SRC_TPM0_CH3</a></td></tr>
<tr class="memdesc:ga837682ef3a39e11ccbae9faa3e51710e"><td class="mdescLeft">&#160;</td><td class="mdescRight">TPM0 channel 3 (async DMA capable) <br/></td></tr>
<tr class="separator:ga837682ef3a39e11ccbae9faa3e51710e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaba0ddc6aba6c3683fa86f4bc6021ec0e"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gaba0ddc6aba6c3683fa86f4bc6021ec0e"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__dma__channelsrc.html#gaba0ddc6aba6c3683fa86f4bc6021ec0e">DMA_SRC_TPM0_CH4</a></td></tr>
<tr class="memdesc:gaba0ddc6aba6c3683fa86f4bc6021ec0e"><td class="mdescLeft">&#160;</td><td class="mdescRight">TPM0 channel 4 (async DMA capable) <br/></td></tr>
<tr class="separator:gaba0ddc6aba6c3683fa86f4bc6021ec0e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga39c4d0ff5068ead6c58dda13004e4486"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga39c4d0ff5068ead6c58dda13004e4486"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__dma__channelsrc.html#ga39c4d0ff5068ead6c58dda13004e4486">DMA_SRC_TPM0_CH5</a></td></tr>
<tr class="memdesc:ga39c4d0ff5068ead6c58dda13004e4486"><td class="mdescLeft">&#160;</td><td class="mdescRight">TPM0 channel 5 (async DMA capable) <br/></td></tr>
<tr class="separator:ga39c4d0ff5068ead6c58dda13004e4486"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4f39917ed049b6954bfd25caf69859b6"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga4f39917ed049b6954bfd25caf69859b6"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__dma__channelsrc.html#ga4f39917ed049b6954bfd25caf69859b6">DMA_SRC_TPM1_CH0</a></td></tr>
<tr class="memdesc:ga4f39917ed049b6954bfd25caf69859b6"><td class="mdescLeft">&#160;</td><td class="mdescRight">TPM1 channel 0 (async DMA capable) <br/></td></tr>
<tr class="separator:ga4f39917ed049b6954bfd25caf69859b6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaeee6722726490a2903e698ee268ce634"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gaeee6722726490a2903e698ee268ce634"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__dma__channelsrc.html#gaeee6722726490a2903e698ee268ce634">DMA_SRC_TPM1_CH1</a></td></tr>
<tr class="memdesc:gaeee6722726490a2903e698ee268ce634"><td class="mdescLeft">&#160;</td><td class="mdescRight">TPM1 channel 1 (async DMA capable) <br/></td></tr>
<tr class="separator:gaeee6722726490a2903e698ee268ce634"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacbfc2fe0e22210e86cdf763055c83747"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gacbfc2fe0e22210e86cdf763055c83747"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__dma__channelsrc.html#gacbfc2fe0e22210e86cdf763055c83747">DMA_SRC_TPM2_CH0</a></td></tr>
<tr class="memdesc:gacbfc2fe0e22210e86cdf763055c83747"><td class="mdescLeft">&#160;</td><td class="mdescRight">TPM2 channel 0 (async DMA capable) <br/></td></tr>
<tr class="separator:gacbfc2fe0e22210e86cdf763055c83747"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4156ed92cd3b6af34e1cc415db8a9e03"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga4156ed92cd3b6af34e1cc415db8a9e03"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__dma__channelsrc.html#ga4156ed92cd3b6af34e1cc415db8a9e03">DMA_SRC_TPM2_CH1</a></td></tr>
<tr class="memdesc:ga4156ed92cd3b6af34e1cc415db8a9e03"><td class="mdescLeft">&#160;</td><td class="mdescRight">TPM2 channel 1 (async DMA capable) <br/></td></tr>
<tr class="separator:ga4156ed92cd3b6af34e1cc415db8a9e03"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga913d6da7395987c32f5b93b7e8a38bd6"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga913d6da7395987c32f5b93b7e8a38bd6"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__dma__channelsrc.html#ga913d6da7395987c32f5b93b7e8a38bd6">DMA_SRC_ADC0</a></td></tr>
<tr class="memdesc:ga913d6da7395987c32f5b93b7e8a38bd6"><td class="mdescLeft">&#160;</td><td class="mdescRight">ADC0 (async DMA capable) <br/></td></tr>
<tr class="separator:ga913d6da7395987c32f5b93b7e8a38bd6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2aee39f3eae42d70aa56511ea555be49"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga2aee39f3eae42d70aa56511ea555be49"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__dma__channelsrc.html#ga2aee39f3eae42d70aa56511ea555be49">DMA_SRC_CPM</a></td></tr>
<tr class="memdesc:ga2aee39f3eae42d70aa56511ea555be49"><td class="mdescLeft">&#160;</td><td class="mdescRight">CMP0 (async DMA capable) <br/></td></tr>
<tr class="separator:ga2aee39f3eae42d70aa56511ea555be49"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad7ee908df0cc2377fa3ef52dd7b25a43"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gad7ee908df0cc2377fa3ef52dd7b25a43"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__dma__channelsrc.html#gad7ee908df0cc2377fa3ef52dd7b25a43">DMA_SRC_DAC0</a></td></tr>
<tr class="memdesc:gad7ee908df0cc2377fa3ef52dd7b25a43"><td class="mdescLeft">&#160;</td><td class="mdescRight">DAC0. <br/></td></tr>
<tr class="separator:gad7ee908df0cc2377fa3ef52dd7b25a43"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0b30dc9f8d9d27753309244b3cc4a8a1"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga0b30dc9f8d9d27753309244b3cc4a8a1"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__dma__channelsrc.html#ga0b30dc9f8d9d27753309244b3cc4a8a1">DMA_SRC_PORTA</a></td></tr>
<tr class="memdesc:ga0b30dc9f8d9d27753309244b3cc4a8a1"><td class="mdescLeft">&#160;</td><td class="mdescRight">PORTA control module (async DMA capable) <br/></td></tr>
<tr class="separator:ga0b30dc9f8d9d27753309244b3cc4a8a1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9d854c00123f80b42672f841cade563c"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga9d854c00123f80b42672f841cade563c"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__dma__channelsrc.html#ga9d854c00123f80b42672f841cade563c">DMA_SRC_PORTD</a></td></tr>
<tr class="memdesc:ga9d854c00123f80b42672f841cade563c"><td class="mdescLeft">&#160;</td><td class="mdescRight">PORTD control module (async DMA capable) <br/></td></tr>
<tr class="separator:ga9d854c00123f80b42672f841cade563c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8a0866a37a3b99b00449a44dd5049616"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga8a0866a37a3b99b00449a44dd5049616"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__dma__channelsrc.html#ga8a0866a37a3b99b00449a44dd5049616">DMA_SRC_TPM0_OVF</a></td></tr>
<tr class="memdesc:ga8a0866a37a3b99b00449a44dd5049616"><td class="mdescLeft">&#160;</td><td class="mdescRight">TPM0 overflow (async DMA capable) <br/></td></tr>
<tr class="separator:ga8a0866a37a3b99b00449a44dd5049616"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga006148c2a48a043ea7fdb8fdb7639772"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga006148c2a48a043ea7fdb8fdb7639772"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__dma__channelsrc.html#ga006148c2a48a043ea7fdb8fdb7639772">DMA_SRC_TPM1_OVF</a></td></tr>
<tr class="memdesc:ga006148c2a48a043ea7fdb8fdb7639772"><td class="mdescLeft">&#160;</td><td class="mdescRight">TPM0 overflow (async DMA capable) <br/></td></tr>
<tr class="separator:ga006148c2a48a043ea7fdb8fdb7639772"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gada3a1369fe77f9c037657dfb1138d344"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gada3a1369fe77f9c037657dfb1138d344"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__dma__channelsrc.html#gada3a1369fe77f9c037657dfb1138d344">DMA_SRC_TPM2_OVF</a></td></tr>
<tr class="memdesc:gada3a1369fe77f9c037657dfb1138d344"><td class="mdescLeft">&#160;</td><td class="mdescRight">TPM0 overflow (async DMA capable) <br/></td></tr>
<tr class="separator:gada3a1369fe77f9c037657dfb1138d344"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3b1ec6f9c28239b9fae30d1837698dca"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga3b1ec6f9c28239b9fae30d1837698dca"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__dma__channelsrc.html#ga3b1ec6f9c28239b9fae30d1837698dca">DMA_SRC_TSI</a></td></tr>
<tr class="memdesc:ga3b1ec6f9c28239b9fae30d1837698dca"><td class="mdescLeft">&#160;</td><td class="mdescRight">TSI (async DMA capable) <br/></td></tr>
<tr class="separator:ga3b1ec6f9c28239b9fae30d1837698dca"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3e75d94bb8e7b8decdcf89ba5de5b70a"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga3e75d94bb8e7b8decdcf89ba5de5b70a"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__dma__channelsrc.html#ga3e75d94bb8e7b8decdcf89ba5de5b70a">DMA_SRC_DMA_MUX_AE0</a></td></tr>
<tr class="memdesc:ga3e75d94bb8e7b8decdcf89ba5de5b70a"><td class="mdescLeft">&#160;</td><td class="mdescRight">DMA MUX always enabled. <br/></td></tr>
<tr class="separator:ga3e75d94bb8e7b8decdcf89ba5de5b70a"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<a name="details" id="details"></a><h2 class="groupheader">Detailed Description</h2>
<p>This section specifies DMA request sources. </p>
</div><!-- contents -->
<!-- start footer part -->
<hr class="footer"/><address class="footer"><small>
Generated on Thu May 15 2014 11:23:43 for Freescale's Kinetis KLx3 Peripheral Drivers by &#160;<a href="http://www.doxygen.org/index.html">
<img class="footer" src="doxygen.png" alt="doxygen"/>
</a> 1.8.3
</small></address>
</body>
</html>
