// Seed: 3617707808
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15
);
  inout wire id_15;
  inout wire id_14;
  output wire id_13;
  input wire id_12;
  output wire id_11;
  inout wire id_10;
  inout wire id_9;
  output wire id_8;
  output wire id_7;
  output wire id_6;
  output wire id_5;
  output wire id_4;
  inout wire id_3;
  input wire id_2;
  inout wire id_1;
  wire id_16;
  assign id_9 = 1'd0;
  assign id_4 = 1;
endmodule
module module_1 (
    input supply1 id_0,
    input uwire id_1,
    input wor id_2
    , id_11,
    input tri1 id_3,
    input tri1 id_4,
    input uwire id_5,
    output tri0 id_6,
    output tri id_7,
    input tri1 id_8
    , id_12,
    output tri id_9
);
  wor id_13 = id_0;
  xor (id_6, id_0, id_11, id_13, id_1, id_3, id_12);
  module_0(
      id_12,
      id_12,
      id_12,
      id_12,
      id_12,
      id_12,
      id_11,
      id_11,
      id_11,
      id_12,
      id_12,
      id_11,
      id_12,
      id_11,
      id_11
  );
  wire id_14;
  wire id_15;
endmodule
