
prj1.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000010c  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000ab90  08000110  08000110  00001110  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00002254  0800aca0  0800aca0  0000bca0  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800cef4  0800cef4  0000e2d0  2**0
                  CONTENTS
  4 .ARM          00000008  0800cef4  0800cef4  0000def4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800cefc  0800cefc  0000e2d0  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800cefc  0800cefc  0000defc  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  0800cf00  0800cf00  0000df00  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         000002d0  20000000  0800cf04  0000e000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000938  200002d0  0800d1d4  0000e2d0  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20000c08  0800d1d4  0000ec08  2**0
                  ALLOC
 11 .ARM.attributes 00000029  00000000  00000000  0000e2d0  2**0
                  CONTENTS, READONLY
 12 .debug_info   0001cb7d  00000000  00000000  0000e2f9  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00003964  00000000  00000000  0002ae76  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_loclists 0000cdbb  00000000  00000000  0002e7da  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 000011e8  00000000  00000000  0003b598  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_rnglists 00000f92  00000000  00000000  0003c780  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  0001a35e  00000000  00000000  0003d712  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   0001f5dd  00000000  00000000  00057a70  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    00096e46  00000000  00000000  0007704d  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .comment      00000043  00000000  00000000  0010de93  2**0
                  CONTENTS, READONLY
 21 .debug_frame  00004a0c  00000000  00000000  0010ded8  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 22 .debug_line_str 0000005a  00000000  00000000  001128e4  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000110 <__do_global_dtors_aux>:
 8000110:	b510      	push	{r4, lr}
 8000112:	4c05      	ldr	r4, [pc, #20]	@ (8000128 <__do_global_dtors_aux+0x18>)
 8000114:	7823      	ldrb	r3, [r4, #0]
 8000116:	b933      	cbnz	r3, 8000126 <__do_global_dtors_aux+0x16>
 8000118:	4b04      	ldr	r3, [pc, #16]	@ (800012c <__do_global_dtors_aux+0x1c>)
 800011a:	b113      	cbz	r3, 8000122 <__do_global_dtors_aux+0x12>
 800011c:	4804      	ldr	r0, [pc, #16]	@ (8000130 <__do_global_dtors_aux+0x20>)
 800011e:	f3af 8000 	nop.w
 8000122:	2301      	movs	r3, #1
 8000124:	7023      	strb	r3, [r4, #0]
 8000126:	bd10      	pop	{r4, pc}
 8000128:	200002d0 	.word	0x200002d0
 800012c:	00000000 	.word	0x00000000
 8000130:	0800ac88 	.word	0x0800ac88

08000134 <frame_dummy>:
 8000134:	b508      	push	{r3, lr}
 8000136:	4b03      	ldr	r3, [pc, #12]	@ (8000144 <frame_dummy+0x10>)
 8000138:	b11b      	cbz	r3, 8000142 <frame_dummy+0xe>
 800013a:	4903      	ldr	r1, [pc, #12]	@ (8000148 <frame_dummy+0x14>)
 800013c:	4803      	ldr	r0, [pc, #12]	@ (800014c <frame_dummy+0x18>)
 800013e:	f3af 8000 	nop.w
 8000142:	bd08      	pop	{r3, pc}
 8000144:	00000000 	.word	0x00000000
 8000148:	200002d4 	.word	0x200002d4
 800014c:	0800ac88 	.word	0x0800ac88

08000150 <strlen>:
 8000150:	4603      	mov	r3, r0
 8000152:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000156:	2a00      	cmp	r2, #0
 8000158:	d1fb      	bne.n	8000152 <strlen+0x2>
 800015a:	1a18      	subs	r0, r3, r0
 800015c:	3801      	subs	r0, #1
 800015e:	4770      	bx	lr

08000160 <__aeabi_fmul>:
 8000160:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 8000164:	ea1c 52d0 	ands.w	r2, ip, r0, lsr #23
 8000168:	bf1e      	ittt	ne
 800016a:	ea1c 53d1 	andsne.w	r3, ip, r1, lsr #23
 800016e:	ea92 0f0c 	teqne	r2, ip
 8000172:	ea93 0f0c 	teqne	r3, ip
 8000176:	d06f      	beq.n	8000258 <__aeabi_fmul+0xf8>
 8000178:	441a      	add	r2, r3
 800017a:	ea80 0c01 	eor.w	ip, r0, r1
 800017e:	0240      	lsls	r0, r0, #9
 8000180:	bf18      	it	ne
 8000182:	ea5f 2141 	movsne.w	r1, r1, lsl #9
 8000186:	d01e      	beq.n	80001c6 <__aeabi_fmul+0x66>
 8000188:	f04f 6300 	mov.w	r3, #134217728	@ 0x8000000
 800018c:	ea43 1050 	orr.w	r0, r3, r0, lsr #5
 8000190:	ea43 1151 	orr.w	r1, r3, r1, lsr #5
 8000194:	fba0 3101 	umull	r3, r1, r0, r1
 8000198:	f00c 4000 	and.w	r0, ip, #2147483648	@ 0x80000000
 800019c:	f5b1 0f00 	cmp.w	r1, #8388608	@ 0x800000
 80001a0:	bf3e      	ittt	cc
 80001a2:	0049      	lslcc	r1, r1, #1
 80001a4:	ea41 71d3 	orrcc.w	r1, r1, r3, lsr #31
 80001a8:	005b      	lslcc	r3, r3, #1
 80001aa:	ea40 0001 	orr.w	r0, r0, r1
 80001ae:	f162 027f 	sbc.w	r2, r2, #127	@ 0x7f
 80001b2:	2afd      	cmp	r2, #253	@ 0xfd
 80001b4:	d81d      	bhi.n	80001f2 <__aeabi_fmul+0x92>
 80001b6:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 80001ba:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 80001be:	bf08      	it	eq
 80001c0:	f020 0001 	biceq.w	r0, r0, #1
 80001c4:	4770      	bx	lr
 80001c6:	f090 0f00 	teq	r0, #0
 80001ca:	f00c 4c00 	and.w	ip, ip, #2147483648	@ 0x80000000
 80001ce:	bf08      	it	eq
 80001d0:	0249      	lsleq	r1, r1, #9
 80001d2:	ea4c 2050 	orr.w	r0, ip, r0, lsr #9
 80001d6:	ea40 2051 	orr.w	r0, r0, r1, lsr #9
 80001da:	3a7f      	subs	r2, #127	@ 0x7f
 80001dc:	bfc2      	ittt	gt
 80001de:	f1d2 03ff 	rsbsgt	r3, r2, #255	@ 0xff
 80001e2:	ea40 50c2 	orrgt.w	r0, r0, r2, lsl #23
 80001e6:	4770      	bxgt	lr
 80001e8:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 80001ec:	f04f 0300 	mov.w	r3, #0
 80001f0:	3a01      	subs	r2, #1
 80001f2:	dc5d      	bgt.n	80002b0 <__aeabi_fmul+0x150>
 80001f4:	f112 0f19 	cmn.w	r2, #25
 80001f8:	bfdc      	itt	le
 80001fa:	f000 4000 	andle.w	r0, r0, #2147483648	@ 0x80000000
 80001fe:	4770      	bxle	lr
 8000200:	f1c2 0200 	rsb	r2, r2, #0
 8000204:	0041      	lsls	r1, r0, #1
 8000206:	fa21 f102 	lsr.w	r1, r1, r2
 800020a:	f1c2 0220 	rsb	r2, r2, #32
 800020e:	fa00 fc02 	lsl.w	ip, r0, r2
 8000212:	ea5f 0031 	movs.w	r0, r1, rrx
 8000216:	f140 0000 	adc.w	r0, r0, #0
 800021a:	ea53 034c 	orrs.w	r3, r3, ip, lsl #1
 800021e:	bf08      	it	eq
 8000220:	ea20 70dc 	biceq.w	r0, r0, ip, lsr #31
 8000224:	4770      	bx	lr
 8000226:	f092 0f00 	teq	r2, #0
 800022a:	f000 4c00 	and.w	ip, r0, #2147483648	@ 0x80000000
 800022e:	bf02      	ittt	eq
 8000230:	0040      	lsleq	r0, r0, #1
 8000232:	f410 0f00 	tsteq.w	r0, #8388608	@ 0x800000
 8000236:	3a01      	subeq	r2, #1
 8000238:	d0f9      	beq.n	800022e <__aeabi_fmul+0xce>
 800023a:	ea40 000c 	orr.w	r0, r0, ip
 800023e:	f093 0f00 	teq	r3, #0
 8000242:	f001 4c00 	and.w	ip, r1, #2147483648	@ 0x80000000
 8000246:	bf02      	ittt	eq
 8000248:	0049      	lsleq	r1, r1, #1
 800024a:	f411 0f00 	tsteq.w	r1, #8388608	@ 0x800000
 800024e:	3b01      	subeq	r3, #1
 8000250:	d0f9      	beq.n	8000246 <__aeabi_fmul+0xe6>
 8000252:	ea41 010c 	orr.w	r1, r1, ip
 8000256:	e78f      	b.n	8000178 <__aeabi_fmul+0x18>
 8000258:	ea0c 53d1 	and.w	r3, ip, r1, lsr #23
 800025c:	ea92 0f0c 	teq	r2, ip
 8000260:	bf18      	it	ne
 8000262:	ea93 0f0c 	teqne	r3, ip
 8000266:	d00a      	beq.n	800027e <__aeabi_fmul+0x11e>
 8000268:	f030 4c00 	bics.w	ip, r0, #2147483648	@ 0x80000000
 800026c:	bf18      	it	ne
 800026e:	f031 4c00 	bicsne.w	ip, r1, #2147483648	@ 0x80000000
 8000272:	d1d8      	bne.n	8000226 <__aeabi_fmul+0xc6>
 8000274:	ea80 0001 	eor.w	r0, r0, r1
 8000278:	f000 4000 	and.w	r0, r0, #2147483648	@ 0x80000000
 800027c:	4770      	bx	lr
 800027e:	f090 0f00 	teq	r0, #0
 8000282:	bf17      	itett	ne
 8000284:	f090 4f00 	teqne	r0, #2147483648	@ 0x80000000
 8000288:	4608      	moveq	r0, r1
 800028a:	f091 0f00 	teqne	r1, #0
 800028e:	f091 4f00 	teqne	r1, #2147483648	@ 0x80000000
 8000292:	d014      	beq.n	80002be <__aeabi_fmul+0x15e>
 8000294:	ea92 0f0c 	teq	r2, ip
 8000298:	d101      	bne.n	800029e <__aeabi_fmul+0x13e>
 800029a:	0242      	lsls	r2, r0, #9
 800029c:	d10f      	bne.n	80002be <__aeabi_fmul+0x15e>
 800029e:	ea93 0f0c 	teq	r3, ip
 80002a2:	d103      	bne.n	80002ac <__aeabi_fmul+0x14c>
 80002a4:	024b      	lsls	r3, r1, #9
 80002a6:	bf18      	it	ne
 80002a8:	4608      	movne	r0, r1
 80002aa:	d108      	bne.n	80002be <__aeabi_fmul+0x15e>
 80002ac:	ea80 0001 	eor.w	r0, r0, r1
 80002b0:	f000 4000 	and.w	r0, r0, #2147483648	@ 0x80000000
 80002b4:	f040 40fe 	orr.w	r0, r0, #2130706432	@ 0x7f000000
 80002b8:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 80002bc:	4770      	bx	lr
 80002be:	f040 40fe 	orr.w	r0, r0, #2130706432	@ 0x7f000000
 80002c2:	f440 0040 	orr.w	r0, r0, #12582912	@ 0xc00000
 80002c6:	4770      	bx	lr

080002c8 <__aeabi_drsub>:
 80002c8:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000
 80002cc:	e002      	b.n	80002d4 <__adddf3>
 80002ce:	bf00      	nop

080002d0 <__aeabi_dsub>:
 80002d0:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000

080002d4 <__adddf3>:
 80002d4:	b530      	push	{r4, r5, lr}
 80002d6:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80002da:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80002de:	ea94 0f05 	teq	r4, r5
 80002e2:	bf08      	it	eq
 80002e4:	ea90 0f02 	teqeq	r0, r2
 80002e8:	bf1f      	itttt	ne
 80002ea:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002ee:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002f2:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002f6:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002fa:	f000 80e2 	beq.w	80004c2 <__adddf3+0x1ee>
 80002fe:	ea4f 5454 	mov.w	r4, r4, lsr #21
 8000302:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 8000306:	bfb8      	it	lt
 8000308:	426d      	neglt	r5, r5
 800030a:	dd0c      	ble.n	8000326 <__adddf3+0x52>
 800030c:	442c      	add	r4, r5
 800030e:	ea80 0202 	eor.w	r2, r0, r2
 8000312:	ea81 0303 	eor.w	r3, r1, r3
 8000316:	ea82 0000 	eor.w	r0, r2, r0
 800031a:	ea83 0101 	eor.w	r1, r3, r1
 800031e:	ea80 0202 	eor.w	r2, r0, r2
 8000322:	ea81 0303 	eor.w	r3, r1, r3
 8000326:	2d36      	cmp	r5, #54	@ 0x36
 8000328:	bf88      	it	hi
 800032a:	bd30      	pophi	{r4, r5, pc}
 800032c:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000330:	ea4f 3101 	mov.w	r1, r1, lsl #12
 8000334:	f44f 1c80 	mov.w	ip, #1048576	@ 0x100000
 8000338:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 800033c:	d002      	beq.n	8000344 <__adddf3+0x70>
 800033e:	4240      	negs	r0, r0
 8000340:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000344:	f013 4f00 	tst.w	r3, #2147483648	@ 0x80000000
 8000348:	ea4f 3303 	mov.w	r3, r3, lsl #12
 800034c:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000350:	d002      	beq.n	8000358 <__adddf3+0x84>
 8000352:	4252      	negs	r2, r2
 8000354:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000358:	ea94 0f05 	teq	r4, r5
 800035c:	f000 80a7 	beq.w	80004ae <__adddf3+0x1da>
 8000360:	f1a4 0401 	sub.w	r4, r4, #1
 8000364:	f1d5 0e20 	rsbs	lr, r5, #32
 8000368:	db0d      	blt.n	8000386 <__adddf3+0xb2>
 800036a:	fa02 fc0e 	lsl.w	ip, r2, lr
 800036e:	fa22 f205 	lsr.w	r2, r2, r5
 8000372:	1880      	adds	r0, r0, r2
 8000374:	f141 0100 	adc.w	r1, r1, #0
 8000378:	fa03 f20e 	lsl.w	r2, r3, lr
 800037c:	1880      	adds	r0, r0, r2
 800037e:	fa43 f305 	asr.w	r3, r3, r5
 8000382:	4159      	adcs	r1, r3
 8000384:	e00e      	b.n	80003a4 <__adddf3+0xd0>
 8000386:	f1a5 0520 	sub.w	r5, r5, #32
 800038a:	f10e 0e20 	add.w	lr, lr, #32
 800038e:	2a01      	cmp	r2, #1
 8000390:	fa03 fc0e 	lsl.w	ip, r3, lr
 8000394:	bf28      	it	cs
 8000396:	f04c 0c02 	orrcs.w	ip, ip, #2
 800039a:	fa43 f305 	asr.w	r3, r3, r5
 800039e:	18c0      	adds	r0, r0, r3
 80003a0:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 80003a4:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80003a8:	d507      	bpl.n	80003ba <__adddf3+0xe6>
 80003aa:	f04f 0e00 	mov.w	lr, #0
 80003ae:	f1dc 0c00 	rsbs	ip, ip, #0
 80003b2:	eb7e 0000 	sbcs.w	r0, lr, r0
 80003b6:	eb6e 0101 	sbc.w	r1, lr, r1
 80003ba:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 80003be:	d31b      	bcc.n	80003f8 <__adddf3+0x124>
 80003c0:	f5b1 1f00 	cmp.w	r1, #2097152	@ 0x200000
 80003c4:	d30c      	bcc.n	80003e0 <__adddf3+0x10c>
 80003c6:	0849      	lsrs	r1, r1, #1
 80003c8:	ea5f 0030 	movs.w	r0, r0, rrx
 80003cc:	ea4f 0c3c 	mov.w	ip, ip, rrx
 80003d0:	f104 0401 	add.w	r4, r4, #1
 80003d4:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80003d8:	f512 0f80 	cmn.w	r2, #4194304	@ 0x400000
 80003dc:	f080 809a 	bcs.w	8000514 <__adddf3+0x240>
 80003e0:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 80003e4:	bf08      	it	eq
 80003e6:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003ea:	f150 0000 	adcs.w	r0, r0, #0
 80003ee:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003f2:	ea41 0105 	orr.w	r1, r1, r5
 80003f6:	bd30      	pop	{r4, r5, pc}
 80003f8:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003fc:	4140      	adcs	r0, r0
 80003fe:	eb41 0101 	adc.w	r1, r1, r1
 8000402:	3c01      	subs	r4, #1
 8000404:	bf28      	it	cs
 8000406:	f5b1 1f80 	cmpcs.w	r1, #1048576	@ 0x100000
 800040a:	d2e9      	bcs.n	80003e0 <__adddf3+0x10c>
 800040c:	f091 0f00 	teq	r1, #0
 8000410:	bf04      	itt	eq
 8000412:	4601      	moveq	r1, r0
 8000414:	2000      	moveq	r0, #0
 8000416:	fab1 f381 	clz	r3, r1
 800041a:	bf08      	it	eq
 800041c:	3320      	addeq	r3, #32
 800041e:	f1a3 030b 	sub.w	r3, r3, #11
 8000422:	f1b3 0220 	subs.w	r2, r3, #32
 8000426:	da0c      	bge.n	8000442 <__adddf3+0x16e>
 8000428:	320c      	adds	r2, #12
 800042a:	dd08      	ble.n	800043e <__adddf3+0x16a>
 800042c:	f102 0c14 	add.w	ip, r2, #20
 8000430:	f1c2 020c 	rsb	r2, r2, #12
 8000434:	fa01 f00c 	lsl.w	r0, r1, ip
 8000438:	fa21 f102 	lsr.w	r1, r1, r2
 800043c:	e00c      	b.n	8000458 <__adddf3+0x184>
 800043e:	f102 0214 	add.w	r2, r2, #20
 8000442:	bfd8      	it	le
 8000444:	f1c2 0c20 	rsble	ip, r2, #32
 8000448:	fa01 f102 	lsl.w	r1, r1, r2
 800044c:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000450:	bfdc      	itt	le
 8000452:	ea41 010c 	orrle.w	r1, r1, ip
 8000456:	4090      	lslle	r0, r2
 8000458:	1ae4      	subs	r4, r4, r3
 800045a:	bfa2      	ittt	ge
 800045c:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000460:	4329      	orrge	r1, r5
 8000462:	bd30      	popge	{r4, r5, pc}
 8000464:	ea6f 0404 	mvn.w	r4, r4
 8000468:	3c1f      	subs	r4, #31
 800046a:	da1c      	bge.n	80004a6 <__adddf3+0x1d2>
 800046c:	340c      	adds	r4, #12
 800046e:	dc0e      	bgt.n	800048e <__adddf3+0x1ba>
 8000470:	f104 0414 	add.w	r4, r4, #20
 8000474:	f1c4 0220 	rsb	r2, r4, #32
 8000478:	fa20 f004 	lsr.w	r0, r0, r4
 800047c:	fa01 f302 	lsl.w	r3, r1, r2
 8000480:	ea40 0003 	orr.w	r0, r0, r3
 8000484:	fa21 f304 	lsr.w	r3, r1, r4
 8000488:	ea45 0103 	orr.w	r1, r5, r3
 800048c:	bd30      	pop	{r4, r5, pc}
 800048e:	f1c4 040c 	rsb	r4, r4, #12
 8000492:	f1c4 0220 	rsb	r2, r4, #32
 8000496:	fa20 f002 	lsr.w	r0, r0, r2
 800049a:	fa01 f304 	lsl.w	r3, r1, r4
 800049e:	ea40 0003 	orr.w	r0, r0, r3
 80004a2:	4629      	mov	r1, r5
 80004a4:	bd30      	pop	{r4, r5, pc}
 80004a6:	fa21 f004 	lsr.w	r0, r1, r4
 80004aa:	4629      	mov	r1, r5
 80004ac:	bd30      	pop	{r4, r5, pc}
 80004ae:	f094 0f00 	teq	r4, #0
 80004b2:	f483 1380 	eor.w	r3, r3, #1048576	@ 0x100000
 80004b6:	bf06      	itte	eq
 80004b8:	f481 1180 	eoreq.w	r1, r1, #1048576	@ 0x100000
 80004bc:	3401      	addeq	r4, #1
 80004be:	3d01      	subne	r5, #1
 80004c0:	e74e      	b.n	8000360 <__adddf3+0x8c>
 80004c2:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004c6:	bf18      	it	ne
 80004c8:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80004cc:	d029      	beq.n	8000522 <__adddf3+0x24e>
 80004ce:	ea94 0f05 	teq	r4, r5
 80004d2:	bf08      	it	eq
 80004d4:	ea90 0f02 	teqeq	r0, r2
 80004d8:	d005      	beq.n	80004e6 <__adddf3+0x212>
 80004da:	ea54 0c00 	orrs.w	ip, r4, r0
 80004de:	bf04      	itt	eq
 80004e0:	4619      	moveq	r1, r3
 80004e2:	4610      	moveq	r0, r2
 80004e4:	bd30      	pop	{r4, r5, pc}
 80004e6:	ea91 0f03 	teq	r1, r3
 80004ea:	bf1e      	ittt	ne
 80004ec:	2100      	movne	r1, #0
 80004ee:	2000      	movne	r0, #0
 80004f0:	bd30      	popne	{r4, r5, pc}
 80004f2:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004f6:	d105      	bne.n	8000504 <__adddf3+0x230>
 80004f8:	0040      	lsls	r0, r0, #1
 80004fa:	4149      	adcs	r1, r1
 80004fc:	bf28      	it	cs
 80004fe:	f041 4100 	orrcs.w	r1, r1, #2147483648	@ 0x80000000
 8000502:	bd30      	pop	{r4, r5, pc}
 8000504:	f514 0480 	adds.w	r4, r4, #4194304	@ 0x400000
 8000508:	bf3c      	itt	cc
 800050a:	f501 1180 	addcc.w	r1, r1, #1048576	@ 0x100000
 800050e:	bd30      	popcc	{r4, r5, pc}
 8000510:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000514:	f045 41fe 	orr.w	r1, r5, #2130706432	@ 0x7f000000
 8000518:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 800051c:	f04f 0000 	mov.w	r0, #0
 8000520:	bd30      	pop	{r4, r5, pc}
 8000522:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 8000526:	bf1a      	itte	ne
 8000528:	4619      	movne	r1, r3
 800052a:	4610      	movne	r0, r2
 800052c:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000530:	bf1c      	itt	ne
 8000532:	460b      	movne	r3, r1
 8000534:	4602      	movne	r2, r0
 8000536:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 800053a:	bf06      	itte	eq
 800053c:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000540:	ea91 0f03 	teqeq	r1, r3
 8000544:	f441 2100 	orrne.w	r1, r1, #524288	@ 0x80000
 8000548:	bd30      	pop	{r4, r5, pc}
 800054a:	bf00      	nop

0800054c <__aeabi_ui2d>:
 800054c:	f090 0f00 	teq	r0, #0
 8000550:	bf04      	itt	eq
 8000552:	2100      	moveq	r1, #0
 8000554:	4770      	bxeq	lr
 8000556:	b530      	push	{r4, r5, lr}
 8000558:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 800055c:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000560:	f04f 0500 	mov.w	r5, #0
 8000564:	f04f 0100 	mov.w	r1, #0
 8000568:	e750      	b.n	800040c <__adddf3+0x138>
 800056a:	bf00      	nop

0800056c <__aeabi_i2d>:
 800056c:	f090 0f00 	teq	r0, #0
 8000570:	bf04      	itt	eq
 8000572:	2100      	moveq	r1, #0
 8000574:	4770      	bxeq	lr
 8000576:	b530      	push	{r4, r5, lr}
 8000578:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 800057c:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000580:	f010 4500 	ands.w	r5, r0, #2147483648	@ 0x80000000
 8000584:	bf48      	it	mi
 8000586:	4240      	negmi	r0, r0
 8000588:	f04f 0100 	mov.w	r1, #0
 800058c:	e73e      	b.n	800040c <__adddf3+0x138>
 800058e:	bf00      	nop

08000590 <__aeabi_f2d>:
 8000590:	0042      	lsls	r2, r0, #1
 8000592:	ea4f 01e2 	mov.w	r1, r2, asr #3
 8000596:	ea4f 0131 	mov.w	r1, r1, rrx
 800059a:	ea4f 7002 	mov.w	r0, r2, lsl #28
 800059e:	bf1f      	itttt	ne
 80005a0:	f012 437f 	andsne.w	r3, r2, #4278190080	@ 0xff000000
 80005a4:	f093 4f7f 	teqne	r3, #4278190080	@ 0xff000000
 80005a8:	f081 5160 	eorne.w	r1, r1, #939524096	@ 0x38000000
 80005ac:	4770      	bxne	lr
 80005ae:	f032 427f 	bics.w	r2, r2, #4278190080	@ 0xff000000
 80005b2:	bf08      	it	eq
 80005b4:	4770      	bxeq	lr
 80005b6:	f093 4f7f 	teq	r3, #4278190080	@ 0xff000000
 80005ba:	bf04      	itt	eq
 80005bc:	f441 2100 	orreq.w	r1, r1, #524288	@ 0x80000
 80005c0:	4770      	bxeq	lr
 80005c2:	b530      	push	{r4, r5, lr}
 80005c4:	f44f 7460 	mov.w	r4, #896	@ 0x380
 80005c8:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80005cc:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 80005d0:	e71c      	b.n	800040c <__adddf3+0x138>
 80005d2:	bf00      	nop

080005d4 <__aeabi_ul2d>:
 80005d4:	ea50 0201 	orrs.w	r2, r0, r1
 80005d8:	bf08      	it	eq
 80005da:	4770      	bxeq	lr
 80005dc:	b530      	push	{r4, r5, lr}
 80005de:	f04f 0500 	mov.w	r5, #0
 80005e2:	e00a      	b.n	80005fa <__aeabi_l2d+0x16>

080005e4 <__aeabi_l2d>:
 80005e4:	ea50 0201 	orrs.w	r2, r0, r1
 80005e8:	bf08      	it	eq
 80005ea:	4770      	bxeq	lr
 80005ec:	b530      	push	{r4, r5, lr}
 80005ee:	f011 4500 	ands.w	r5, r1, #2147483648	@ 0x80000000
 80005f2:	d502      	bpl.n	80005fa <__aeabi_l2d+0x16>
 80005f4:	4240      	negs	r0, r0
 80005f6:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005fa:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 80005fe:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000602:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 8000606:	f43f aed8 	beq.w	80003ba <__adddf3+0xe6>
 800060a:	f04f 0203 	mov.w	r2, #3
 800060e:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000612:	bf18      	it	ne
 8000614:	3203      	addne	r2, #3
 8000616:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800061a:	bf18      	it	ne
 800061c:	3203      	addne	r2, #3
 800061e:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 8000622:	f1c2 0320 	rsb	r3, r2, #32
 8000626:	fa00 fc03 	lsl.w	ip, r0, r3
 800062a:	fa20 f002 	lsr.w	r0, r0, r2
 800062e:	fa01 fe03 	lsl.w	lr, r1, r3
 8000632:	ea40 000e 	orr.w	r0, r0, lr
 8000636:	fa21 f102 	lsr.w	r1, r1, r2
 800063a:	4414      	add	r4, r2
 800063c:	e6bd      	b.n	80003ba <__adddf3+0xe6>
 800063e:	bf00      	nop

08000640 <__aeabi_dmul>:
 8000640:	b570      	push	{r4, r5, r6, lr}
 8000642:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 8000646:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 800064a:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800064e:	bf1d      	ittte	ne
 8000650:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000654:	ea94 0f0c 	teqne	r4, ip
 8000658:	ea95 0f0c 	teqne	r5, ip
 800065c:	f000 f8de 	bleq	800081c <__aeabi_dmul+0x1dc>
 8000660:	442c      	add	r4, r5
 8000662:	ea81 0603 	eor.w	r6, r1, r3
 8000666:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 800066a:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 800066e:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 8000672:	bf18      	it	ne
 8000674:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000678:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 800067c:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8000680:	d038      	beq.n	80006f4 <__aeabi_dmul+0xb4>
 8000682:	fba0 ce02 	umull	ip, lr, r0, r2
 8000686:	f04f 0500 	mov.w	r5, #0
 800068a:	fbe1 e502 	umlal	lr, r5, r1, r2
 800068e:	f006 4200 	and.w	r2, r6, #2147483648	@ 0x80000000
 8000692:	fbe0 e503 	umlal	lr, r5, r0, r3
 8000696:	f04f 0600 	mov.w	r6, #0
 800069a:	fbe1 5603 	umlal	r5, r6, r1, r3
 800069e:	f09c 0f00 	teq	ip, #0
 80006a2:	bf18      	it	ne
 80006a4:	f04e 0e01 	orrne.w	lr, lr, #1
 80006a8:	f1a4 04ff 	sub.w	r4, r4, #255	@ 0xff
 80006ac:	f5b6 7f00 	cmp.w	r6, #512	@ 0x200
 80006b0:	f564 7440 	sbc.w	r4, r4, #768	@ 0x300
 80006b4:	d204      	bcs.n	80006c0 <__aeabi_dmul+0x80>
 80006b6:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 80006ba:	416d      	adcs	r5, r5
 80006bc:	eb46 0606 	adc.w	r6, r6, r6
 80006c0:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 80006c4:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 80006c8:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 80006cc:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 80006d0:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 80006d4:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 80006d8:	bf88      	it	hi
 80006da:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 80006de:	d81e      	bhi.n	800071e <__aeabi_dmul+0xde>
 80006e0:	f1be 4f00 	cmp.w	lr, #2147483648	@ 0x80000000
 80006e4:	bf08      	it	eq
 80006e6:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006ea:	f150 0000 	adcs.w	r0, r0, #0
 80006ee:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006f2:	bd70      	pop	{r4, r5, r6, pc}
 80006f4:	f006 4600 	and.w	r6, r6, #2147483648	@ 0x80000000
 80006f8:	ea46 0101 	orr.w	r1, r6, r1
 80006fc:	ea40 0002 	orr.w	r0, r0, r2
 8000700:	ea81 0103 	eor.w	r1, r1, r3
 8000704:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 8000708:	bfc2      	ittt	gt
 800070a:	ebd4 050c 	rsbsgt	r5, r4, ip
 800070e:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 8000712:	bd70      	popgt	{r4, r5, r6, pc}
 8000714:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000718:	f04f 0e00 	mov.w	lr, #0
 800071c:	3c01      	subs	r4, #1
 800071e:	f300 80ab 	bgt.w	8000878 <__aeabi_dmul+0x238>
 8000722:	f114 0f36 	cmn.w	r4, #54	@ 0x36
 8000726:	bfde      	ittt	le
 8000728:	2000      	movle	r0, #0
 800072a:	f001 4100 	andle.w	r1, r1, #2147483648	@ 0x80000000
 800072e:	bd70      	pople	{r4, r5, r6, pc}
 8000730:	f1c4 0400 	rsb	r4, r4, #0
 8000734:	3c20      	subs	r4, #32
 8000736:	da35      	bge.n	80007a4 <__aeabi_dmul+0x164>
 8000738:	340c      	adds	r4, #12
 800073a:	dc1b      	bgt.n	8000774 <__aeabi_dmul+0x134>
 800073c:	f104 0414 	add.w	r4, r4, #20
 8000740:	f1c4 0520 	rsb	r5, r4, #32
 8000744:	fa00 f305 	lsl.w	r3, r0, r5
 8000748:	fa20 f004 	lsr.w	r0, r0, r4
 800074c:	fa01 f205 	lsl.w	r2, r1, r5
 8000750:	ea40 0002 	orr.w	r0, r0, r2
 8000754:	f001 4200 	and.w	r2, r1, #2147483648	@ 0x80000000
 8000758:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 800075c:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000760:	fa21 f604 	lsr.w	r6, r1, r4
 8000764:	eb42 0106 	adc.w	r1, r2, r6
 8000768:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800076c:	bf08      	it	eq
 800076e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000772:	bd70      	pop	{r4, r5, r6, pc}
 8000774:	f1c4 040c 	rsb	r4, r4, #12
 8000778:	f1c4 0520 	rsb	r5, r4, #32
 800077c:	fa00 f304 	lsl.w	r3, r0, r4
 8000780:	fa20 f005 	lsr.w	r0, r0, r5
 8000784:	fa01 f204 	lsl.w	r2, r1, r4
 8000788:	ea40 0002 	orr.w	r0, r0, r2
 800078c:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000790:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000794:	f141 0100 	adc.w	r1, r1, #0
 8000798:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800079c:	bf08      	it	eq
 800079e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007a2:	bd70      	pop	{r4, r5, r6, pc}
 80007a4:	f1c4 0520 	rsb	r5, r4, #32
 80007a8:	fa00 f205 	lsl.w	r2, r0, r5
 80007ac:	ea4e 0e02 	orr.w	lr, lr, r2
 80007b0:	fa20 f304 	lsr.w	r3, r0, r4
 80007b4:	fa01 f205 	lsl.w	r2, r1, r5
 80007b8:	ea43 0302 	orr.w	r3, r3, r2
 80007bc:	fa21 f004 	lsr.w	r0, r1, r4
 80007c0:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 80007c4:	fa21 f204 	lsr.w	r2, r1, r4
 80007c8:	ea20 0002 	bic.w	r0, r0, r2
 80007cc:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 80007d0:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80007d4:	bf08      	it	eq
 80007d6:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007da:	bd70      	pop	{r4, r5, r6, pc}
 80007dc:	f094 0f00 	teq	r4, #0
 80007e0:	d10f      	bne.n	8000802 <__aeabi_dmul+0x1c2>
 80007e2:	f001 4600 	and.w	r6, r1, #2147483648	@ 0x80000000
 80007e6:	0040      	lsls	r0, r0, #1
 80007e8:	eb41 0101 	adc.w	r1, r1, r1
 80007ec:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80007f0:	bf08      	it	eq
 80007f2:	3c01      	subeq	r4, #1
 80007f4:	d0f7      	beq.n	80007e6 <__aeabi_dmul+0x1a6>
 80007f6:	ea41 0106 	orr.w	r1, r1, r6
 80007fa:	f095 0f00 	teq	r5, #0
 80007fe:	bf18      	it	ne
 8000800:	4770      	bxne	lr
 8000802:	f003 4600 	and.w	r6, r3, #2147483648	@ 0x80000000
 8000806:	0052      	lsls	r2, r2, #1
 8000808:	eb43 0303 	adc.w	r3, r3, r3
 800080c:	f413 1f80 	tst.w	r3, #1048576	@ 0x100000
 8000810:	bf08      	it	eq
 8000812:	3d01      	subeq	r5, #1
 8000814:	d0f7      	beq.n	8000806 <__aeabi_dmul+0x1c6>
 8000816:	ea43 0306 	orr.w	r3, r3, r6
 800081a:	4770      	bx	lr
 800081c:	ea94 0f0c 	teq	r4, ip
 8000820:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 8000824:	bf18      	it	ne
 8000826:	ea95 0f0c 	teqne	r5, ip
 800082a:	d00c      	beq.n	8000846 <__aeabi_dmul+0x206>
 800082c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000830:	bf18      	it	ne
 8000832:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000836:	d1d1      	bne.n	80007dc <__aeabi_dmul+0x19c>
 8000838:	ea81 0103 	eor.w	r1, r1, r3
 800083c:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000840:	f04f 0000 	mov.w	r0, #0
 8000844:	bd70      	pop	{r4, r5, r6, pc}
 8000846:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 800084a:	bf06      	itte	eq
 800084c:	4610      	moveq	r0, r2
 800084e:	4619      	moveq	r1, r3
 8000850:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000854:	d019      	beq.n	800088a <__aeabi_dmul+0x24a>
 8000856:	ea94 0f0c 	teq	r4, ip
 800085a:	d102      	bne.n	8000862 <__aeabi_dmul+0x222>
 800085c:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000860:	d113      	bne.n	800088a <__aeabi_dmul+0x24a>
 8000862:	ea95 0f0c 	teq	r5, ip
 8000866:	d105      	bne.n	8000874 <__aeabi_dmul+0x234>
 8000868:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 800086c:	bf1c      	itt	ne
 800086e:	4610      	movne	r0, r2
 8000870:	4619      	movne	r1, r3
 8000872:	d10a      	bne.n	800088a <__aeabi_dmul+0x24a>
 8000874:	ea81 0103 	eor.w	r1, r1, r3
 8000878:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 800087c:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000880:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 8000884:	f04f 0000 	mov.w	r0, #0
 8000888:	bd70      	pop	{r4, r5, r6, pc}
 800088a:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 800088e:	f441 0178 	orr.w	r1, r1, #16252928	@ 0xf80000
 8000892:	bd70      	pop	{r4, r5, r6, pc}

08000894 <__aeabi_ddiv>:
 8000894:	b570      	push	{r4, r5, r6, lr}
 8000896:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 800089a:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 800089e:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80008a2:	bf1d      	ittte	ne
 80008a4:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80008a8:	ea94 0f0c 	teqne	r4, ip
 80008ac:	ea95 0f0c 	teqne	r5, ip
 80008b0:	f000 f8a7 	bleq	8000a02 <__aeabi_ddiv+0x16e>
 80008b4:	eba4 0405 	sub.w	r4, r4, r5
 80008b8:	ea81 0e03 	eor.w	lr, r1, r3
 80008bc:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80008c0:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80008c4:	f000 8088 	beq.w	80009d8 <__aeabi_ddiv+0x144>
 80008c8:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80008cc:	f04f 5580 	mov.w	r5, #268435456	@ 0x10000000
 80008d0:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 80008d4:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80008d8:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80008dc:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80008e0:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80008e4:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008e8:	f00e 4100 	and.w	r1, lr, #2147483648	@ 0x80000000
 80008ec:	429d      	cmp	r5, r3
 80008ee:	bf08      	it	eq
 80008f0:	4296      	cmpeq	r6, r2
 80008f2:	f144 04fd 	adc.w	r4, r4, #253	@ 0xfd
 80008f6:	f504 7440 	add.w	r4, r4, #768	@ 0x300
 80008fa:	d202      	bcs.n	8000902 <__aeabi_ddiv+0x6e>
 80008fc:	085b      	lsrs	r3, r3, #1
 80008fe:	ea4f 0232 	mov.w	r2, r2, rrx
 8000902:	1ab6      	subs	r6, r6, r2
 8000904:	eb65 0503 	sbc.w	r5, r5, r3
 8000908:	085b      	lsrs	r3, r3, #1
 800090a:	ea4f 0232 	mov.w	r2, r2, rrx
 800090e:	f44f 1080 	mov.w	r0, #1048576	@ 0x100000
 8000912:	f44f 2c00 	mov.w	ip, #524288	@ 0x80000
 8000916:	ebb6 0e02 	subs.w	lr, r6, r2
 800091a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800091e:	bf22      	ittt	cs
 8000920:	1ab6      	subcs	r6, r6, r2
 8000922:	4675      	movcs	r5, lr
 8000924:	ea40 000c 	orrcs.w	r0, r0, ip
 8000928:	085b      	lsrs	r3, r3, #1
 800092a:	ea4f 0232 	mov.w	r2, r2, rrx
 800092e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000932:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000936:	bf22      	ittt	cs
 8000938:	1ab6      	subcs	r6, r6, r2
 800093a:	4675      	movcs	r5, lr
 800093c:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000940:	085b      	lsrs	r3, r3, #1
 8000942:	ea4f 0232 	mov.w	r2, r2, rrx
 8000946:	ebb6 0e02 	subs.w	lr, r6, r2
 800094a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800094e:	bf22      	ittt	cs
 8000950:	1ab6      	subcs	r6, r6, r2
 8000952:	4675      	movcs	r5, lr
 8000954:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000958:	085b      	lsrs	r3, r3, #1
 800095a:	ea4f 0232 	mov.w	r2, r2, rrx
 800095e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000962:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000966:	bf22      	ittt	cs
 8000968:	1ab6      	subcs	r6, r6, r2
 800096a:	4675      	movcs	r5, lr
 800096c:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000970:	ea55 0e06 	orrs.w	lr, r5, r6
 8000974:	d018      	beq.n	80009a8 <__aeabi_ddiv+0x114>
 8000976:	ea4f 1505 	mov.w	r5, r5, lsl #4
 800097a:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 800097e:	ea4f 1606 	mov.w	r6, r6, lsl #4
 8000982:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 8000986:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 800098a:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 800098e:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 8000992:	d1c0      	bne.n	8000916 <__aeabi_ddiv+0x82>
 8000994:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000998:	d10b      	bne.n	80009b2 <__aeabi_ddiv+0x11e>
 800099a:	ea41 0100 	orr.w	r1, r1, r0
 800099e:	f04f 0000 	mov.w	r0, #0
 80009a2:	f04f 4c00 	mov.w	ip, #2147483648	@ 0x80000000
 80009a6:	e7b6      	b.n	8000916 <__aeabi_ddiv+0x82>
 80009a8:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80009ac:	bf04      	itt	eq
 80009ae:	4301      	orreq	r1, r0
 80009b0:	2000      	moveq	r0, #0
 80009b2:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 80009b6:	bf88      	it	hi
 80009b8:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 80009bc:	f63f aeaf 	bhi.w	800071e <__aeabi_dmul+0xde>
 80009c0:	ebb5 0c03 	subs.w	ip, r5, r3
 80009c4:	bf04      	itt	eq
 80009c6:	ebb6 0c02 	subseq.w	ip, r6, r2
 80009ca:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80009ce:	f150 0000 	adcs.w	r0, r0, #0
 80009d2:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80009d6:	bd70      	pop	{r4, r5, r6, pc}
 80009d8:	f00e 4e00 	and.w	lr, lr, #2147483648	@ 0x80000000
 80009dc:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80009e0:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80009e4:	bfc2      	ittt	gt
 80009e6:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009ea:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009ee:	bd70      	popgt	{r4, r5, r6, pc}
 80009f0:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80009f4:	f04f 0e00 	mov.w	lr, #0
 80009f8:	3c01      	subs	r4, #1
 80009fa:	e690      	b.n	800071e <__aeabi_dmul+0xde>
 80009fc:	ea45 0e06 	orr.w	lr, r5, r6
 8000a00:	e68d      	b.n	800071e <__aeabi_dmul+0xde>
 8000a02:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 8000a06:	ea94 0f0c 	teq	r4, ip
 8000a0a:	bf08      	it	eq
 8000a0c:	ea95 0f0c 	teqeq	r5, ip
 8000a10:	f43f af3b 	beq.w	800088a <__aeabi_dmul+0x24a>
 8000a14:	ea94 0f0c 	teq	r4, ip
 8000a18:	d10a      	bne.n	8000a30 <__aeabi_ddiv+0x19c>
 8000a1a:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000a1e:	f47f af34 	bne.w	800088a <__aeabi_dmul+0x24a>
 8000a22:	ea95 0f0c 	teq	r5, ip
 8000a26:	f47f af25 	bne.w	8000874 <__aeabi_dmul+0x234>
 8000a2a:	4610      	mov	r0, r2
 8000a2c:	4619      	mov	r1, r3
 8000a2e:	e72c      	b.n	800088a <__aeabi_dmul+0x24a>
 8000a30:	ea95 0f0c 	teq	r5, ip
 8000a34:	d106      	bne.n	8000a44 <__aeabi_ddiv+0x1b0>
 8000a36:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000a3a:	f43f aefd 	beq.w	8000838 <__aeabi_dmul+0x1f8>
 8000a3e:	4610      	mov	r0, r2
 8000a40:	4619      	mov	r1, r3
 8000a42:	e722      	b.n	800088a <__aeabi_dmul+0x24a>
 8000a44:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a48:	bf18      	it	ne
 8000a4a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a4e:	f47f aec5 	bne.w	80007dc <__aeabi_dmul+0x19c>
 8000a52:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a56:	f47f af0d 	bne.w	8000874 <__aeabi_dmul+0x234>
 8000a5a:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a5e:	f47f aeeb 	bne.w	8000838 <__aeabi_dmul+0x1f8>
 8000a62:	e712      	b.n	800088a <__aeabi_dmul+0x24a>

08000a64 <__gedf2>:
 8000a64:	f04f 3cff 	mov.w	ip, #4294967295
 8000a68:	e006      	b.n	8000a78 <__cmpdf2+0x4>
 8000a6a:	bf00      	nop

08000a6c <__ledf2>:
 8000a6c:	f04f 0c01 	mov.w	ip, #1
 8000a70:	e002      	b.n	8000a78 <__cmpdf2+0x4>
 8000a72:	bf00      	nop

08000a74 <__cmpdf2>:
 8000a74:	f04f 0c01 	mov.w	ip, #1
 8000a78:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a7c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a80:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a84:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a88:	bf18      	it	ne
 8000a8a:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a8e:	d01b      	beq.n	8000ac8 <__cmpdf2+0x54>
 8000a90:	b001      	add	sp, #4
 8000a92:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a96:	bf0c      	ite	eq
 8000a98:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a9c:	ea91 0f03 	teqne	r1, r3
 8000aa0:	bf02      	ittt	eq
 8000aa2:	ea90 0f02 	teqeq	r0, r2
 8000aa6:	2000      	moveq	r0, #0
 8000aa8:	4770      	bxeq	lr
 8000aaa:	f110 0f00 	cmn.w	r0, #0
 8000aae:	ea91 0f03 	teq	r1, r3
 8000ab2:	bf58      	it	pl
 8000ab4:	4299      	cmppl	r1, r3
 8000ab6:	bf08      	it	eq
 8000ab8:	4290      	cmpeq	r0, r2
 8000aba:	bf2c      	ite	cs
 8000abc:	17d8      	asrcs	r0, r3, #31
 8000abe:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000ac2:	f040 0001 	orr.w	r0, r0, #1
 8000ac6:	4770      	bx	lr
 8000ac8:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000acc:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ad0:	d102      	bne.n	8000ad8 <__cmpdf2+0x64>
 8000ad2:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000ad6:	d107      	bne.n	8000ae8 <__cmpdf2+0x74>
 8000ad8:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000adc:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ae0:	d1d6      	bne.n	8000a90 <__cmpdf2+0x1c>
 8000ae2:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000ae6:	d0d3      	beq.n	8000a90 <__cmpdf2+0x1c>
 8000ae8:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000aec:	4770      	bx	lr
 8000aee:	bf00      	nop

08000af0 <__aeabi_cdrcmple>:
 8000af0:	4684      	mov	ip, r0
 8000af2:	4610      	mov	r0, r2
 8000af4:	4662      	mov	r2, ip
 8000af6:	468c      	mov	ip, r1
 8000af8:	4619      	mov	r1, r3
 8000afa:	4663      	mov	r3, ip
 8000afc:	e000      	b.n	8000b00 <__aeabi_cdcmpeq>
 8000afe:	bf00      	nop

08000b00 <__aeabi_cdcmpeq>:
 8000b00:	b501      	push	{r0, lr}
 8000b02:	f7ff ffb7 	bl	8000a74 <__cmpdf2>
 8000b06:	2800      	cmp	r0, #0
 8000b08:	bf48      	it	mi
 8000b0a:	f110 0f00 	cmnmi.w	r0, #0
 8000b0e:	bd01      	pop	{r0, pc}

08000b10 <__aeabi_dcmpeq>:
 8000b10:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b14:	f7ff fff4 	bl	8000b00 <__aeabi_cdcmpeq>
 8000b18:	bf0c      	ite	eq
 8000b1a:	2001      	moveq	r0, #1
 8000b1c:	2000      	movne	r0, #0
 8000b1e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b22:	bf00      	nop

08000b24 <__aeabi_dcmplt>:
 8000b24:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b28:	f7ff ffea 	bl	8000b00 <__aeabi_cdcmpeq>
 8000b2c:	bf34      	ite	cc
 8000b2e:	2001      	movcc	r0, #1
 8000b30:	2000      	movcs	r0, #0
 8000b32:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b36:	bf00      	nop

08000b38 <__aeabi_dcmple>:
 8000b38:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b3c:	f7ff ffe0 	bl	8000b00 <__aeabi_cdcmpeq>
 8000b40:	bf94      	ite	ls
 8000b42:	2001      	movls	r0, #1
 8000b44:	2000      	movhi	r0, #0
 8000b46:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b4a:	bf00      	nop

08000b4c <__aeabi_dcmpge>:
 8000b4c:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b50:	f7ff ffce 	bl	8000af0 <__aeabi_cdrcmple>
 8000b54:	bf94      	ite	ls
 8000b56:	2001      	movls	r0, #1
 8000b58:	2000      	movhi	r0, #0
 8000b5a:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b5e:	bf00      	nop

08000b60 <__aeabi_dcmpgt>:
 8000b60:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b64:	f7ff ffc4 	bl	8000af0 <__aeabi_cdrcmple>
 8000b68:	bf34      	ite	cc
 8000b6a:	2001      	movcc	r0, #1
 8000b6c:	2000      	movcs	r0, #0
 8000b6e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b72:	bf00      	nop

08000b74 <__aeabi_dcmpun>:
 8000b74:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b78:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b7c:	d102      	bne.n	8000b84 <__aeabi_dcmpun+0x10>
 8000b7e:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b82:	d10a      	bne.n	8000b9a <__aeabi_dcmpun+0x26>
 8000b84:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b88:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b8c:	d102      	bne.n	8000b94 <__aeabi_dcmpun+0x20>
 8000b8e:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b92:	d102      	bne.n	8000b9a <__aeabi_dcmpun+0x26>
 8000b94:	f04f 0000 	mov.w	r0, #0
 8000b98:	4770      	bx	lr
 8000b9a:	f04f 0001 	mov.w	r0, #1
 8000b9e:	4770      	bx	lr

08000ba0 <__aeabi_d2iz>:
 8000ba0:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000ba4:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000ba8:	d215      	bcs.n	8000bd6 <__aeabi_d2iz+0x36>
 8000baa:	d511      	bpl.n	8000bd0 <__aeabi_d2iz+0x30>
 8000bac:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000bb0:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000bb4:	d912      	bls.n	8000bdc <__aeabi_d2iz+0x3c>
 8000bb6:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000bba:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000bbe:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000bc2:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000bc6:	fa23 f002 	lsr.w	r0, r3, r2
 8000bca:	bf18      	it	ne
 8000bcc:	4240      	negne	r0, r0
 8000bce:	4770      	bx	lr
 8000bd0:	f04f 0000 	mov.w	r0, #0
 8000bd4:	4770      	bx	lr
 8000bd6:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000bda:	d105      	bne.n	8000be8 <__aeabi_d2iz+0x48>
 8000bdc:	f011 4000 	ands.w	r0, r1, #2147483648	@ 0x80000000
 8000be0:	bf08      	it	eq
 8000be2:	f06f 4000 	mvneq.w	r0, #2147483648	@ 0x80000000
 8000be6:	4770      	bx	lr
 8000be8:	f04f 0000 	mov.w	r0, #0
 8000bec:	4770      	bx	lr
 8000bee:	bf00      	nop

08000bf0 <__aeabi_d2uiz>:
 8000bf0:	004a      	lsls	r2, r1, #1
 8000bf2:	d211      	bcs.n	8000c18 <__aeabi_d2uiz+0x28>
 8000bf4:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000bf8:	d211      	bcs.n	8000c1e <__aeabi_d2uiz+0x2e>
 8000bfa:	d50d      	bpl.n	8000c18 <__aeabi_d2uiz+0x28>
 8000bfc:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000c00:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000c04:	d40e      	bmi.n	8000c24 <__aeabi_d2uiz+0x34>
 8000c06:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000c0a:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000c0e:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000c12:	fa23 f002 	lsr.w	r0, r3, r2
 8000c16:	4770      	bx	lr
 8000c18:	f04f 0000 	mov.w	r0, #0
 8000c1c:	4770      	bx	lr
 8000c1e:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000c22:	d102      	bne.n	8000c2a <__aeabi_d2uiz+0x3a>
 8000c24:	f04f 30ff 	mov.w	r0, #4294967295
 8000c28:	4770      	bx	lr
 8000c2a:	f04f 0000 	mov.w	r0, #0
 8000c2e:	4770      	bx	lr

08000c30 <__aeabi_d2f>:
 8000c30:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000c34:	f1b2 43e0 	subs.w	r3, r2, #1879048192	@ 0x70000000
 8000c38:	bf24      	itt	cs
 8000c3a:	f5b3 1c00 	subscs.w	ip, r3, #2097152	@ 0x200000
 8000c3e:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	@ 0x1fc00000
 8000c42:	d90d      	bls.n	8000c60 <__aeabi_d2f+0x30>
 8000c44:	f001 4c00 	and.w	ip, r1, #2147483648	@ 0x80000000
 8000c48:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000c4c:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000c50:	f1b2 4f00 	cmp.w	r2, #2147483648	@ 0x80000000
 8000c54:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000c58:	bf08      	it	eq
 8000c5a:	f020 0001 	biceq.w	r0, r0, #1
 8000c5e:	4770      	bx	lr
 8000c60:	f011 4f80 	tst.w	r1, #1073741824	@ 0x40000000
 8000c64:	d121      	bne.n	8000caa <__aeabi_d2f+0x7a>
 8000c66:	f113 7238 	adds.w	r2, r3, #48234496	@ 0x2e00000
 8000c6a:	bfbc      	itt	lt
 8000c6c:	f001 4000 	andlt.w	r0, r1, #2147483648	@ 0x80000000
 8000c70:	4770      	bxlt	lr
 8000c72:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000c76:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000c7a:	f1c2 0218 	rsb	r2, r2, #24
 8000c7e:	f1c2 0c20 	rsb	ip, r2, #32
 8000c82:	fa10 f30c 	lsls.w	r3, r0, ip
 8000c86:	fa20 f002 	lsr.w	r0, r0, r2
 8000c8a:	bf18      	it	ne
 8000c8c:	f040 0001 	orrne.w	r0, r0, #1
 8000c90:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000c94:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000c98:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000c9c:	ea40 000c 	orr.w	r0, r0, ip
 8000ca0:	fa23 f302 	lsr.w	r3, r3, r2
 8000ca4:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000ca8:	e7cc      	b.n	8000c44 <__aeabi_d2f+0x14>
 8000caa:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000cae:	d107      	bne.n	8000cc0 <__aeabi_d2f+0x90>
 8000cb0:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000cb4:	bf1e      	ittt	ne
 8000cb6:	f04f 40fe 	movne.w	r0, #2130706432	@ 0x7f000000
 8000cba:	f440 0040 	orrne.w	r0, r0, #12582912	@ 0xc00000
 8000cbe:	4770      	bxne	lr
 8000cc0:	f001 4000 	and.w	r0, r1, #2147483648	@ 0x80000000
 8000cc4:	f040 40fe 	orr.w	r0, r0, #2130706432	@ 0x7f000000
 8000cc8:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000ccc:	4770      	bx	lr
 8000cce:	bf00      	nop

08000cd0 <__aeabi_frsub>:
 8000cd0:	f080 4000 	eor.w	r0, r0, #2147483648	@ 0x80000000
 8000cd4:	e002      	b.n	8000cdc <__addsf3>
 8000cd6:	bf00      	nop

08000cd8 <__aeabi_fsub>:
 8000cd8:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000

08000cdc <__addsf3>:
 8000cdc:	0042      	lsls	r2, r0, #1
 8000cde:	bf1f      	itttt	ne
 8000ce0:	ea5f 0341 	movsne.w	r3, r1, lsl #1
 8000ce4:	ea92 0f03 	teqne	r2, r3
 8000ce8:	ea7f 6c22 	mvnsne.w	ip, r2, asr #24
 8000cec:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 8000cf0:	d06a      	beq.n	8000dc8 <__addsf3+0xec>
 8000cf2:	ea4f 6212 	mov.w	r2, r2, lsr #24
 8000cf6:	ebd2 6313 	rsbs	r3, r2, r3, lsr #24
 8000cfa:	bfc1      	itttt	gt
 8000cfc:	18d2      	addgt	r2, r2, r3
 8000cfe:	4041      	eorgt	r1, r0
 8000d00:	4048      	eorgt	r0, r1
 8000d02:	4041      	eorgt	r1, r0
 8000d04:	bfb8      	it	lt
 8000d06:	425b      	neglt	r3, r3
 8000d08:	2b19      	cmp	r3, #25
 8000d0a:	bf88      	it	hi
 8000d0c:	4770      	bxhi	lr
 8000d0e:	f010 4f00 	tst.w	r0, #2147483648	@ 0x80000000
 8000d12:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000d16:	f020 407f 	bic.w	r0, r0, #4278190080	@ 0xff000000
 8000d1a:	bf18      	it	ne
 8000d1c:	4240      	negne	r0, r0
 8000d1e:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000d22:	f441 0100 	orr.w	r1, r1, #8388608	@ 0x800000
 8000d26:	f021 417f 	bic.w	r1, r1, #4278190080	@ 0xff000000
 8000d2a:	bf18      	it	ne
 8000d2c:	4249      	negne	r1, r1
 8000d2e:	ea92 0f03 	teq	r2, r3
 8000d32:	d03f      	beq.n	8000db4 <__addsf3+0xd8>
 8000d34:	f1a2 0201 	sub.w	r2, r2, #1
 8000d38:	fa41 fc03 	asr.w	ip, r1, r3
 8000d3c:	eb10 000c 	adds.w	r0, r0, ip
 8000d40:	f1c3 0320 	rsb	r3, r3, #32
 8000d44:	fa01 f103 	lsl.w	r1, r1, r3
 8000d48:	f000 4300 	and.w	r3, r0, #2147483648	@ 0x80000000
 8000d4c:	d502      	bpl.n	8000d54 <__addsf3+0x78>
 8000d4e:	4249      	negs	r1, r1
 8000d50:	eb60 0040 	sbc.w	r0, r0, r0, lsl #1
 8000d54:	f5b0 0f00 	cmp.w	r0, #8388608	@ 0x800000
 8000d58:	d313      	bcc.n	8000d82 <__addsf3+0xa6>
 8000d5a:	f1b0 7f80 	cmp.w	r0, #16777216	@ 0x1000000
 8000d5e:	d306      	bcc.n	8000d6e <__addsf3+0x92>
 8000d60:	0840      	lsrs	r0, r0, #1
 8000d62:	ea4f 0131 	mov.w	r1, r1, rrx
 8000d66:	f102 0201 	add.w	r2, r2, #1
 8000d6a:	2afe      	cmp	r2, #254	@ 0xfe
 8000d6c:	d251      	bcs.n	8000e12 <__addsf3+0x136>
 8000d6e:	f1b1 4f00 	cmp.w	r1, #2147483648	@ 0x80000000
 8000d72:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 8000d76:	bf08      	it	eq
 8000d78:	f020 0001 	biceq.w	r0, r0, #1
 8000d7c:	ea40 0003 	orr.w	r0, r0, r3
 8000d80:	4770      	bx	lr
 8000d82:	0049      	lsls	r1, r1, #1
 8000d84:	eb40 0000 	adc.w	r0, r0, r0
 8000d88:	3a01      	subs	r2, #1
 8000d8a:	bf28      	it	cs
 8000d8c:	f5b0 0f00 	cmpcs.w	r0, #8388608	@ 0x800000
 8000d90:	d2ed      	bcs.n	8000d6e <__addsf3+0x92>
 8000d92:	fab0 fc80 	clz	ip, r0
 8000d96:	f1ac 0c08 	sub.w	ip, ip, #8
 8000d9a:	ebb2 020c 	subs.w	r2, r2, ip
 8000d9e:	fa00 f00c 	lsl.w	r0, r0, ip
 8000da2:	bfaa      	itet	ge
 8000da4:	eb00 50c2 	addge.w	r0, r0, r2, lsl #23
 8000da8:	4252      	neglt	r2, r2
 8000daa:	4318      	orrge	r0, r3
 8000dac:	bfbc      	itt	lt
 8000dae:	40d0      	lsrlt	r0, r2
 8000db0:	4318      	orrlt	r0, r3
 8000db2:	4770      	bx	lr
 8000db4:	f092 0f00 	teq	r2, #0
 8000db8:	f481 0100 	eor.w	r1, r1, #8388608	@ 0x800000
 8000dbc:	bf06      	itte	eq
 8000dbe:	f480 0000 	eoreq.w	r0, r0, #8388608	@ 0x800000
 8000dc2:	3201      	addeq	r2, #1
 8000dc4:	3b01      	subne	r3, #1
 8000dc6:	e7b5      	b.n	8000d34 <__addsf3+0x58>
 8000dc8:	ea4f 0341 	mov.w	r3, r1, lsl #1
 8000dcc:	ea7f 6c22 	mvns.w	ip, r2, asr #24
 8000dd0:	bf18      	it	ne
 8000dd2:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 8000dd6:	d021      	beq.n	8000e1c <__addsf3+0x140>
 8000dd8:	ea92 0f03 	teq	r2, r3
 8000ddc:	d004      	beq.n	8000de8 <__addsf3+0x10c>
 8000dde:	f092 0f00 	teq	r2, #0
 8000de2:	bf08      	it	eq
 8000de4:	4608      	moveq	r0, r1
 8000de6:	4770      	bx	lr
 8000de8:	ea90 0f01 	teq	r0, r1
 8000dec:	bf1c      	itt	ne
 8000dee:	2000      	movne	r0, #0
 8000df0:	4770      	bxne	lr
 8000df2:	f012 4f7f 	tst.w	r2, #4278190080	@ 0xff000000
 8000df6:	d104      	bne.n	8000e02 <__addsf3+0x126>
 8000df8:	0040      	lsls	r0, r0, #1
 8000dfa:	bf28      	it	cs
 8000dfc:	f040 4000 	orrcs.w	r0, r0, #2147483648	@ 0x80000000
 8000e00:	4770      	bx	lr
 8000e02:	f112 7200 	adds.w	r2, r2, #33554432	@ 0x2000000
 8000e06:	bf3c      	itt	cc
 8000e08:	f500 0000 	addcc.w	r0, r0, #8388608	@ 0x800000
 8000e0c:	4770      	bxcc	lr
 8000e0e:	f000 4300 	and.w	r3, r0, #2147483648	@ 0x80000000
 8000e12:	f043 40fe 	orr.w	r0, r3, #2130706432	@ 0x7f000000
 8000e16:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000e1a:	4770      	bx	lr
 8000e1c:	ea7f 6222 	mvns.w	r2, r2, asr #24
 8000e20:	bf16      	itet	ne
 8000e22:	4608      	movne	r0, r1
 8000e24:	ea7f 6323 	mvnseq.w	r3, r3, asr #24
 8000e28:	4601      	movne	r1, r0
 8000e2a:	0242      	lsls	r2, r0, #9
 8000e2c:	bf06      	itte	eq
 8000e2e:	ea5f 2341 	movseq.w	r3, r1, lsl #9
 8000e32:	ea90 0f01 	teqeq	r0, r1
 8000e36:	f440 0080 	orrne.w	r0, r0, #4194304	@ 0x400000
 8000e3a:	4770      	bx	lr

08000e3c <__aeabi_ui2f>:
 8000e3c:	f04f 0300 	mov.w	r3, #0
 8000e40:	e004      	b.n	8000e4c <__aeabi_i2f+0x8>
 8000e42:	bf00      	nop

08000e44 <__aeabi_i2f>:
 8000e44:	f010 4300 	ands.w	r3, r0, #2147483648	@ 0x80000000
 8000e48:	bf48      	it	mi
 8000e4a:	4240      	negmi	r0, r0
 8000e4c:	ea5f 0c00 	movs.w	ip, r0
 8000e50:	bf08      	it	eq
 8000e52:	4770      	bxeq	lr
 8000e54:	f043 4396 	orr.w	r3, r3, #1258291200	@ 0x4b000000
 8000e58:	4601      	mov	r1, r0
 8000e5a:	f04f 0000 	mov.w	r0, #0
 8000e5e:	e01c      	b.n	8000e9a <__aeabi_l2f+0x2a>

08000e60 <__aeabi_ul2f>:
 8000e60:	ea50 0201 	orrs.w	r2, r0, r1
 8000e64:	bf08      	it	eq
 8000e66:	4770      	bxeq	lr
 8000e68:	f04f 0300 	mov.w	r3, #0
 8000e6c:	e00a      	b.n	8000e84 <__aeabi_l2f+0x14>
 8000e6e:	bf00      	nop

08000e70 <__aeabi_l2f>:
 8000e70:	ea50 0201 	orrs.w	r2, r0, r1
 8000e74:	bf08      	it	eq
 8000e76:	4770      	bxeq	lr
 8000e78:	f011 4300 	ands.w	r3, r1, #2147483648	@ 0x80000000
 8000e7c:	d502      	bpl.n	8000e84 <__aeabi_l2f+0x14>
 8000e7e:	4240      	negs	r0, r0
 8000e80:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000e84:	ea5f 0c01 	movs.w	ip, r1
 8000e88:	bf02      	ittt	eq
 8000e8a:	4684      	moveq	ip, r0
 8000e8c:	4601      	moveq	r1, r0
 8000e8e:	2000      	moveq	r0, #0
 8000e90:	f043 43b6 	orr.w	r3, r3, #1526726656	@ 0x5b000000
 8000e94:	bf08      	it	eq
 8000e96:	f1a3 5380 	subeq.w	r3, r3, #268435456	@ 0x10000000
 8000e9a:	f5a3 0300 	sub.w	r3, r3, #8388608	@ 0x800000
 8000e9e:	fabc f28c 	clz	r2, ip
 8000ea2:	3a08      	subs	r2, #8
 8000ea4:	eba3 53c2 	sub.w	r3, r3, r2, lsl #23
 8000ea8:	db10      	blt.n	8000ecc <__aeabi_l2f+0x5c>
 8000eaa:	fa01 fc02 	lsl.w	ip, r1, r2
 8000eae:	4463      	add	r3, ip
 8000eb0:	fa00 fc02 	lsl.w	ip, r0, r2
 8000eb4:	f1c2 0220 	rsb	r2, r2, #32
 8000eb8:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 8000ebc:	fa20 f202 	lsr.w	r2, r0, r2
 8000ec0:	eb43 0002 	adc.w	r0, r3, r2
 8000ec4:	bf08      	it	eq
 8000ec6:	f020 0001 	biceq.w	r0, r0, #1
 8000eca:	4770      	bx	lr
 8000ecc:	f102 0220 	add.w	r2, r2, #32
 8000ed0:	fa01 fc02 	lsl.w	ip, r1, r2
 8000ed4:	f1c2 0220 	rsb	r2, r2, #32
 8000ed8:	ea50 004c 	orrs.w	r0, r0, ip, lsl #1
 8000edc:	fa21 f202 	lsr.w	r2, r1, r2
 8000ee0:	eb43 0002 	adc.w	r0, r3, r2
 8000ee4:	bf08      	it	eq
 8000ee6:	ea20 70dc 	biceq.w	r0, r0, ip, lsr #31
 8000eea:	4770      	bx	lr

08000eec <__gesf2>:
 8000eec:	f04f 3cff 	mov.w	ip, #4294967295
 8000ef0:	e006      	b.n	8000f00 <__cmpsf2+0x4>
 8000ef2:	bf00      	nop

08000ef4 <__lesf2>:
 8000ef4:	f04f 0c01 	mov.w	ip, #1
 8000ef8:	e002      	b.n	8000f00 <__cmpsf2+0x4>
 8000efa:	bf00      	nop

08000efc <__cmpsf2>:
 8000efc:	f04f 0c01 	mov.w	ip, #1
 8000f00:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000f04:	ea4f 0240 	mov.w	r2, r0, lsl #1
 8000f08:	ea4f 0341 	mov.w	r3, r1, lsl #1
 8000f0c:	ea7f 6c22 	mvns.w	ip, r2, asr #24
 8000f10:	bf18      	it	ne
 8000f12:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 8000f16:	d011      	beq.n	8000f3c <__cmpsf2+0x40>
 8000f18:	b001      	add	sp, #4
 8000f1a:	ea52 0c53 	orrs.w	ip, r2, r3, lsr #1
 8000f1e:	bf18      	it	ne
 8000f20:	ea90 0f01 	teqne	r0, r1
 8000f24:	bf58      	it	pl
 8000f26:	ebb2 0003 	subspl.w	r0, r2, r3
 8000f2a:	bf88      	it	hi
 8000f2c:	17c8      	asrhi	r0, r1, #31
 8000f2e:	bf38      	it	cc
 8000f30:	ea6f 70e1 	mvncc.w	r0, r1, asr #31
 8000f34:	bf18      	it	ne
 8000f36:	f040 0001 	orrne.w	r0, r0, #1
 8000f3a:	4770      	bx	lr
 8000f3c:	ea7f 6c22 	mvns.w	ip, r2, asr #24
 8000f40:	d102      	bne.n	8000f48 <__cmpsf2+0x4c>
 8000f42:	ea5f 2c40 	movs.w	ip, r0, lsl #9
 8000f46:	d105      	bne.n	8000f54 <__cmpsf2+0x58>
 8000f48:	ea7f 6c23 	mvns.w	ip, r3, asr #24
 8000f4c:	d1e4      	bne.n	8000f18 <__cmpsf2+0x1c>
 8000f4e:	ea5f 2c41 	movs.w	ip, r1, lsl #9
 8000f52:	d0e1      	beq.n	8000f18 <__cmpsf2+0x1c>
 8000f54:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000f58:	4770      	bx	lr
 8000f5a:	bf00      	nop

08000f5c <__aeabi_cfrcmple>:
 8000f5c:	4684      	mov	ip, r0
 8000f5e:	4608      	mov	r0, r1
 8000f60:	4661      	mov	r1, ip
 8000f62:	e7ff      	b.n	8000f64 <__aeabi_cfcmpeq>

08000f64 <__aeabi_cfcmpeq>:
 8000f64:	b50f      	push	{r0, r1, r2, r3, lr}
 8000f66:	f7ff ffc9 	bl	8000efc <__cmpsf2>
 8000f6a:	2800      	cmp	r0, #0
 8000f6c:	bf48      	it	mi
 8000f6e:	f110 0f00 	cmnmi.w	r0, #0
 8000f72:	bd0f      	pop	{r0, r1, r2, r3, pc}

08000f74 <__aeabi_fcmpeq>:
 8000f74:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000f78:	f7ff fff4 	bl	8000f64 <__aeabi_cfcmpeq>
 8000f7c:	bf0c      	ite	eq
 8000f7e:	2001      	moveq	r0, #1
 8000f80:	2000      	movne	r0, #0
 8000f82:	f85d fb08 	ldr.w	pc, [sp], #8
 8000f86:	bf00      	nop

08000f88 <__aeabi_fcmplt>:
 8000f88:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000f8c:	f7ff ffea 	bl	8000f64 <__aeabi_cfcmpeq>
 8000f90:	bf34      	ite	cc
 8000f92:	2001      	movcc	r0, #1
 8000f94:	2000      	movcs	r0, #0
 8000f96:	f85d fb08 	ldr.w	pc, [sp], #8
 8000f9a:	bf00      	nop

08000f9c <__aeabi_fcmple>:
 8000f9c:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000fa0:	f7ff ffe0 	bl	8000f64 <__aeabi_cfcmpeq>
 8000fa4:	bf94      	ite	ls
 8000fa6:	2001      	movls	r0, #1
 8000fa8:	2000      	movhi	r0, #0
 8000faa:	f85d fb08 	ldr.w	pc, [sp], #8
 8000fae:	bf00      	nop

08000fb0 <__aeabi_fcmpge>:
 8000fb0:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000fb4:	f7ff ffd2 	bl	8000f5c <__aeabi_cfrcmple>
 8000fb8:	bf94      	ite	ls
 8000fba:	2001      	movls	r0, #1
 8000fbc:	2000      	movhi	r0, #0
 8000fbe:	f85d fb08 	ldr.w	pc, [sp], #8
 8000fc2:	bf00      	nop

08000fc4 <__aeabi_fcmpgt>:
 8000fc4:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000fc8:	f7ff ffc8 	bl	8000f5c <__aeabi_cfrcmple>
 8000fcc:	bf34      	ite	cc
 8000fce:	2001      	movcc	r0, #1
 8000fd0:	2000      	movcs	r0, #0
 8000fd2:	f85d fb08 	ldr.w	pc, [sp], #8
 8000fd6:	bf00      	nop

08000fd8 <__aeabi_f2uiz>:
 8000fd8:	0042      	lsls	r2, r0, #1
 8000fda:	d20e      	bcs.n	8000ffa <__aeabi_f2uiz+0x22>
 8000fdc:	f1b2 4ffe 	cmp.w	r2, #2130706432	@ 0x7f000000
 8000fe0:	d30b      	bcc.n	8000ffa <__aeabi_f2uiz+0x22>
 8000fe2:	f04f 039e 	mov.w	r3, #158	@ 0x9e
 8000fe6:	ebb3 6212 	subs.w	r2, r3, r2, lsr #24
 8000fea:	d409      	bmi.n	8001000 <__aeabi_f2uiz+0x28>
 8000fec:	ea4f 2300 	mov.w	r3, r0, lsl #8
 8000ff0:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000ff4:	fa23 f002 	lsr.w	r0, r3, r2
 8000ff8:	4770      	bx	lr
 8000ffa:	f04f 0000 	mov.w	r0, #0
 8000ffe:	4770      	bx	lr
 8001000:	f112 0f61 	cmn.w	r2, #97	@ 0x61
 8001004:	d101      	bne.n	800100a <__aeabi_f2uiz+0x32>
 8001006:	0242      	lsls	r2, r0, #9
 8001008:	d102      	bne.n	8001010 <__aeabi_f2uiz+0x38>
 800100a:	f04f 30ff 	mov.w	r0, #4294967295
 800100e:	4770      	bx	lr
 8001010:	f04f 0000 	mov.w	r0, #0
 8001014:	4770      	bx	lr
 8001016:	bf00      	nop

08001018 <__aeabi_d2lz>:
 8001018:	b538      	push	{r3, r4, r5, lr}
 800101a:	2200      	movs	r2, #0
 800101c:	2300      	movs	r3, #0
 800101e:	4604      	mov	r4, r0
 8001020:	460d      	mov	r5, r1
 8001022:	f7ff fd7f 	bl	8000b24 <__aeabi_dcmplt>
 8001026:	b928      	cbnz	r0, 8001034 <__aeabi_d2lz+0x1c>
 8001028:	4620      	mov	r0, r4
 800102a:	4629      	mov	r1, r5
 800102c:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8001030:	f000 b80a 	b.w	8001048 <__aeabi_d2ulz>
 8001034:	4620      	mov	r0, r4
 8001036:	f105 4100 	add.w	r1, r5, #2147483648	@ 0x80000000
 800103a:	f000 f805 	bl	8001048 <__aeabi_d2ulz>
 800103e:	4240      	negs	r0, r0
 8001040:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8001044:	bd38      	pop	{r3, r4, r5, pc}
 8001046:	bf00      	nop

08001048 <__aeabi_d2ulz>:
 8001048:	b5d0      	push	{r4, r6, r7, lr}
 800104a:	2200      	movs	r2, #0
 800104c:	4b0b      	ldr	r3, [pc, #44]	@ (800107c <__aeabi_d2ulz+0x34>)
 800104e:	4606      	mov	r6, r0
 8001050:	460f      	mov	r7, r1
 8001052:	f7ff faf5 	bl	8000640 <__aeabi_dmul>
 8001056:	f7ff fdcb 	bl	8000bf0 <__aeabi_d2uiz>
 800105a:	4604      	mov	r4, r0
 800105c:	f7ff fa76 	bl	800054c <__aeabi_ui2d>
 8001060:	2200      	movs	r2, #0
 8001062:	4b07      	ldr	r3, [pc, #28]	@ (8001080 <__aeabi_d2ulz+0x38>)
 8001064:	f7ff faec 	bl	8000640 <__aeabi_dmul>
 8001068:	4602      	mov	r2, r0
 800106a:	460b      	mov	r3, r1
 800106c:	4630      	mov	r0, r6
 800106e:	4639      	mov	r1, r7
 8001070:	f7ff f92e 	bl	80002d0 <__aeabi_dsub>
 8001074:	f7ff fdbc 	bl	8000bf0 <__aeabi_d2uiz>
 8001078:	4621      	mov	r1, r4
 800107a:	bdd0      	pop	{r4, r6, r7, pc}
 800107c:	3df00000 	.word	0x3df00000
 8001080:	41f00000 	.word	0x41f00000

08001084 <ESP_SendCommand>:
    strncpy(esp_config.ap_ssid, ap_ssid, sizeof(esp_config.ap_ssid));
    strncpy(esp_config.ap_pswd, ap_pswd, sizeof(esp_config.ap_pswd));
    strncpy(esp_config.ap_ip, ap_ip, sizeof(esp_config.ap_ip));
}

void ESP_SendCommand(const char *command) {
 8001084:	b510      	push	{r4, lr}
 8001086:	4604      	mov	r4, r0
    // Transmit the command using the default UART
    HAL_UART_Transmit(AT_huart, (uint8_t*)command, strlen(command), 1000);
 8001088:	f7ff f862 	bl	8000150 <strlen>
 800108c:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8001090:	b282      	uxth	r2, r0
 8001092:	4621      	mov	r1, r4
 8001094:	4802      	ldr	r0, [pc, #8]	@ (80010a0 <ESP_SendCommand+0x1c>)
 8001096:	6800      	ldr	r0, [r0, #0]
 8001098:	f004 ff28 	bl	8005eec <HAL_UART_Transmit>
}
 800109c:	bd10      	pop	{r4, pc}
 800109e:	bf00      	nop
 80010a0:	200002ec 	.word	0x200002ec

080010a4 <ESP_SendTCP>:

void ESP_SendTCP(uint8_t con_num, char *data) {
 80010a4:	b530      	push	{r4, r5, lr}
 80010a6:	b08f      	sub	sp, #60	@ 0x3c
 80010a8:	4605      	mov	r5, r0
 80010aa:	460c      	mov	r4, r1
    // Calculate the total length
    uint8_t cmd[50];
    sprintf((char*)cmd, "AT+CIPSEND=%d,%d\r\n", con_num, strlen(data));
 80010ac:	4608      	mov	r0, r1
 80010ae:	f7ff f84f 	bl	8000150 <strlen>
 80010b2:	4603      	mov	r3, r0
 80010b4:	462a      	mov	r2, r5
 80010b6:	490e      	ldr	r1, [pc, #56]	@ (80010f0 <ESP_SendTCP+0x4c>)
 80010b8:	a801      	add	r0, sp, #4
 80010ba:	f006 f995 	bl	80073e8 <siprintf>
    HAL_UART_Transmit(AT_huart, cmd, strlen((char*)cmd), 100);
 80010be:	a801      	add	r0, sp, #4
 80010c0:	f7ff f846 	bl	8000150 <strlen>
 80010c4:	4d0b      	ldr	r5, [pc, #44]	@ (80010f4 <ESP_SendTCP+0x50>)
 80010c6:	2364      	movs	r3, #100	@ 0x64
 80010c8:	b282      	uxth	r2, r0
 80010ca:	a901      	add	r1, sp, #4
 80010cc:	6828      	ldr	r0, [r5, #0]
 80010ce:	f004 ff0d 	bl	8005eec <HAL_UART_Transmit>
    HAL_Delay(1); // Adjust this delay as needed
 80010d2:	2001      	movs	r0, #1
 80010d4:	f002 fbd2 	bl	800387c <HAL_Delay>
    HAL_UART_Transmit(AT_huart, (uint8_t *)data, strlen(data), 1000);
 80010d8:	4620      	mov	r0, r4
 80010da:	f7ff f839 	bl	8000150 <strlen>
 80010de:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 80010e2:	b282      	uxth	r2, r0
 80010e4:	4621      	mov	r1, r4
 80010e6:	6828      	ldr	r0, [r5, #0]
 80010e8:	f004 ff00 	bl	8005eec <HAL_UART_Transmit>
}
 80010ec:	b00f      	add	sp, #60	@ 0x3c
 80010ee:	bd30      	pop	{r4, r5, pc}
 80010f0:	0800aca8 	.word	0x0800aca8
 80010f4:	200002ec 	.word	0x200002ec

080010f8 <ESP_UART_Init>:

void ESP_UART_Init(UART_HandleTypeDef *huart){
    AT_huart = huart;
 80010f8:	4b01      	ldr	r3, [pc, #4]	@ (8001100 <ESP_UART_Init+0x8>)
 80010fa:	6018      	str	r0, [r3, #0]
}
 80010fc:	4770      	bx	lr
 80010fe:	bf00      	nop
 8001100:	200002ec 	.word	0x200002ec

08001104 <ESP_SetMode_AP>:
#else
    ESP_SendCommand("AT+RST\r\n");
#endif
}

void ESP_SetMode_AP() {
 8001104:	b508      	push	{r3, lr}
    ESP_SendCommand("AT+CWMODE=2\r\n");
 8001106:	4802      	ldr	r0, [pc, #8]	@ (8001110 <ESP_SetMode_AP+0xc>)
 8001108:	f7ff ffbc 	bl	8001084 <ESP_SendCommand>
}
 800110c:	bd08      	pop	{r3, pc}
 800110e:	bf00      	nop
 8001110:	0800acbc 	.word	0x0800acbc

08001114 <ESP_SetIP>:

void ESP_SetIP(const char *ip) {
 8001114:	b500      	push	{lr}
 8001116:	b08f      	sub	sp, #60	@ 0x3c
 8001118:	4602      	mov	r2, r0
    char cmd[50];
    sprintf(cmd, "AT+CIPAP=\"%s\"\r\n", ip);
 800111a:	4905      	ldr	r1, [pc, #20]	@ (8001130 <ESP_SetIP+0x1c>)
 800111c:	a801      	add	r0, sp, #4
 800111e:	f006 f963 	bl	80073e8 <siprintf>
    ESP_SendCommand(cmd);
 8001122:	a801      	add	r0, sp, #4
 8001124:	f7ff ffae 	bl	8001084 <ESP_SendCommand>
}
 8001128:	b00f      	add	sp, #60	@ 0x3c
 800112a:	f85d fb04 	ldr.w	pc, [sp], #4
 800112e:	bf00      	nop
 8001130:	0800accc 	.word	0x0800accc

08001134 <ESP_SetMode_AP_STD>:

void ESP_SetMode_AP_STD() {
 8001134:	b508      	push	{r3, lr}
    ESP_SendCommand("AT+CWMODE=3\r\n");
 8001136:	4802      	ldr	r0, [pc, #8]	@ (8001140 <ESP_SetMode_AP_STD+0xc>)
 8001138:	f7ff ffa4 	bl	8001084 <ESP_SendCommand>
}
 800113c:	bd08      	pop	{r3, pc}
 800113e:	bf00      	nop
 8001140:	0800acdc 	.word	0x0800acdc

08001144 <ESP_SetSoftAP>:

void ESP_SetSoftAP(const char *ssid, const char *password) {
 8001144:	b500      	push	{lr}
 8001146:	b09b      	sub	sp, #108	@ 0x6c
 8001148:	4602      	mov	r2, r0
    #ifdef USE_PASSWORD
        // Use password if USE_PASSWORD is defined
        sprintf(cmd, "AT+CWSAP=\"%s\",\"%s\",1,3\r\n", ssid, password);
    #else
        // No password if USE_PASSWORD is not defined
        sprintf(cmd, "AT+CWSAP=\"%s\",\"\",1,0\r\n", ssid);
 800114a:	4905      	ldr	r1, [pc, #20]	@ (8001160 <ESP_SetSoftAP+0x1c>)
 800114c:	a801      	add	r0, sp, #4
 800114e:	f006 f94b 	bl	80073e8 <siprintf>
    #endif

    ESP_SendCommand(cmd);
 8001152:	a801      	add	r0, sp, #4
 8001154:	f7ff ff96 	bl	8001084 <ESP_SendCommand>
}
 8001158:	b01b      	add	sp, #108	@ 0x6c
 800115a:	f85d fb04 	ldr.w	pc, [sp], #4
 800115e:	bf00      	nop
 8001160:	0800acec 	.word	0x0800acec

08001164 <ESP_ConnectWiFi>:

void ESP_ConnectWiFi(const char *ssid, const char *password) {
 8001164:	b500      	push	{lr}
 8001166:	b09b      	sub	sp, #108	@ 0x6c
 8001168:	4602      	mov	r2, r0
 800116a:	460b      	mov	r3, r1
    char cmd[100];
    sprintf(cmd, "AT+CWJAP=\"%s\",\"%s\"\r\n", ssid, password);
 800116c:	4904      	ldr	r1, [pc, #16]	@ (8001180 <ESP_ConnectWiFi+0x1c>)
 800116e:	a801      	add	r0, sp, #4
 8001170:	f006 f93a 	bl	80073e8 <siprintf>
    ESP_SendCommand(cmd);
 8001174:	a801      	add	r0, sp, #4
 8001176:	f7ff ff85 	bl	8001084 <ESP_SendCommand>
}
 800117a:	b01b      	add	sp, #108	@ 0x6c
 800117c:	f85d fb04 	ldr.w	pc, [sp], #4
 8001180:	0800ad04 	.word	0x0800ad04

08001184 <ESP_CheckWiFi>:

WiFiInfoTypeDef ESP_CheckWiFi(void) {
 8001184:	b570      	push	{r4, r5, r6, lr}
 8001186:	b0a8      	sub	sp, #160	@ 0xa0
 8001188:	4605      	mov	r5, r0
    WiFiInfoTypeDef info = {0};
 800118a:	2232      	movs	r2, #50	@ 0x32
 800118c:	2100      	movs	r1, #0
 800118e:	a81a      	add	r0, sp, #104	@ 0x68
 8001190:	f006 f98d 	bl	80074ae <memset>
    char response[100] = {0};
 8001194:	2400      	movs	r4, #0
 8001196:	9401      	str	r4, [sp, #4]
 8001198:	2260      	movs	r2, #96	@ 0x60
 800119a:	4621      	mov	r1, r4
 800119c:	a802      	add	r0, sp, #8
 800119e:	f006 f986 	bl	80074ae <memset>
    char *token;
    huart3.RxXferCount = 0;
 80011a2:	4b2b      	ldr	r3, [pc, #172]	@ (8001250 <ESP_CheckWiFi+0xcc>)
 80011a4:	85dc      	strh	r4, [r3, #46]	@ 0x2e
    ESP_SendCommand("AT+CWJAP?\r\n");
 80011a6:	482b      	ldr	r0, [pc, #172]	@ (8001254 <ESP_CheckWiFi+0xd0>)
 80011a8:	f7ff ff6c 	bl	8001084 <ESP_SendCommand>
    HAL_UART_Receive(AT_huart, (uint8_t *)response, sizeof(response), 1000);
 80011ac:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 80011b0:	2264      	movs	r2, #100	@ 0x64
 80011b2:	a901      	add	r1, sp, #4
 80011b4:	4828      	ldr	r0, [pc, #160]	@ (8001258 <ESP_CheckWiFi+0xd4>)
 80011b6:	6800      	ldr	r0, [r0, #0]
 80011b8:	f004 fefd 	bl	8005fb6 <HAL_UART_Receive>
    // Parse the response and populate the WiFiInfo struct

    // I don know why it can't be     token = strtok(response, "+CWJAP:,\"");
    // sscanf scanf ALSO can't used  so strange

    token = strtok(response, ":,\"");
 80011bc:	4927      	ldr	r1, [pc, #156]	@ (800125c <ESP_CheckWiFi+0xd8>)
 80011be:	a801      	add	r0, sp, #4
 80011c0:	f006 f9a2 	bl	8007508 <strtok>

    token = strtok(NULL, "\",\""); // Get SSID
 80011c4:	4926      	ldr	r1, [pc, #152]	@ (8001260 <ESP_CheckWiFi+0xdc>)
 80011c6:	4620      	mov	r0, r4
 80011c8:	f006 f99e 	bl	8007508 <strtok>
 80011cc:	4601      	mov	r1, r0
    strcpy(info.ssid, token);
 80011ce:	a81a      	add	r0, sp, #104	@ 0x68
 80011d0:	f006 fa83 	bl	80076da <strcpy>

    token = strtok(NULL, "\","); // Get MAC address
 80011d4:	4923      	ldr	r1, [pc, #140]	@ (8001264 <ESP_CheckWiFi+0xe0>)
 80011d6:	4620      	mov	r0, r4
 80011d8:	f006 f996 	bl	8007508 <strtok>
 80011dc:	4601      	mov	r1, r0
    strcpy(info.bssid, token);
 80011de:	a822      	add	r0, sp, #136	@ 0x88
 80011e0:	f006 fa7b 	bl	80076da <strcpy>

    token = strtok(NULL, ","); // Get security mode
 80011e4:	4e20      	ldr	r6, [pc, #128]	@ (8001268 <ESP_CheckWiFi+0xe4>)
 80011e6:	4631      	mov	r1, r6
 80011e8:	4620      	mov	r0, r4
 80011ea:	f006 f98d 	bl	8007508 <strtok>
    info.channel = atoi(token);
 80011ee:	f005 f943 	bl	8006478 <atoi>
 80011f2:	f88d 009a 	strb.w	r0, [sp, #154]	@ 0x9a

    token = strtok(NULL, ","); // Get RSSI
 80011f6:	4631      	mov	r1, r6
 80011f8:	4620      	mov	r0, r4
 80011fa:	f006 f985 	bl	8007508 <strtok>
    info.rssi = atoi(token);
 80011fe:	f005 f93b 	bl	8006478 <atoi>
 8001202:	f88d 009b 	strb.w	r0, [sp, #155]	@ 0x9b

    token = strtok(NULL, "\r\n"); // Get connected status
 8001206:	4919      	ldr	r1, [pc, #100]	@ (800126c <ESP_CheckWiFi+0xe8>)
 8001208:	4620      	mov	r0, r4
 800120a:	f006 f97d 	bl	8007508 <strtok>
    info.encryption = atoi(token);
 800120e:	f005 f933 	bl	8006478 <atoi>
 8001212:	f88d 009c 	strb.w	r0, [sp, #156]	@ 0x9c

    return info;
 8001216:	f10d 0c68 	add.w	ip, sp, #104	@ 0x68
 800121a:	46ae      	mov	lr, r5
 800121c:	ae26      	add	r6, sp, #152	@ 0x98
 800121e:	4664      	mov	r4, ip
 8001220:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8001222:	f8ce 0000 	str.w	r0, [lr]
 8001226:	f8ce 1004 	str.w	r1, [lr, #4]
 800122a:	f8ce 2008 	str.w	r2, [lr, #8]
 800122e:	f8ce 300c 	str.w	r3, [lr, #12]
 8001232:	46a4      	mov	ip, r4
 8001234:	f10e 0e10 	add.w	lr, lr, #16
 8001238:	42b4      	cmp	r4, r6
 800123a:	d1f0      	bne.n	800121e <ESP_CheckWiFi+0x9a>
 800123c:	6820      	ldr	r0, [r4, #0]
 800123e:	f8ce 0000 	str.w	r0, [lr]
 8001242:	7923      	ldrb	r3, [r4, #4]
 8001244:	f88e 3004 	strb.w	r3, [lr, #4]
}
 8001248:	4628      	mov	r0, r5
 800124a:	b028      	add	sp, #160	@ 0xa0
 800124c:	bd70      	pop	{r4, r5, r6, pc}
 800124e:	bf00      	nop
 8001250:	20000434 	.word	0x20000434
 8001254:	0800ad1c 	.word	0x0800ad1c
 8001258:	200002ec 	.word	0x200002ec
 800125c:	0800ad28 	.word	0x0800ad28
 8001260:	0800ad2c 	.word	0x0800ad2c
 8001264:	0800ad30 	.word	0x0800ad30
 8001268:	0800ad34 	.word	0x0800ad34
 800126c:	0800ad00 	.word	0x0800ad00

08001270 <ESP_GetIPInfo>:

IPInfoTypeDef ESP_GetIPInfo(void) {
 8001270:	b530      	push	{r4, r5, lr}
 8001272:	b0c5      	sub	sp, #276	@ 0x114
 8001274:	4604      	mov	r4, r0
    IPInfoTypeDef ipInfo = {0};
 8001276:	2244      	movs	r2, #68	@ 0x44
 8001278:	2100      	movs	r1, #0
 800127a:	a833      	add	r0, sp, #204	@ 0xcc
 800127c:	f006 f917 	bl	80074ae <memset>
    char response[200] = {0};
 8001280:	2100      	movs	r1, #0
 8001282:	9101      	str	r1, [sp, #4]
 8001284:	22c4      	movs	r2, #196	@ 0xc4
 8001286:	a802      	add	r0, sp, #8
 8001288:	f006 f911 	bl	80074ae <memset>
    char *token;

    ESP_SendCommand("AT+CIFSR\r\n");
 800128c:	482a      	ldr	r0, [pc, #168]	@ (8001338 <ESP_GetIPInfo+0xc8>)
 800128e:	f7ff fef9 	bl	8001084 <ESP_SendCommand>
    HAL_UART_Receive(AT_huart, (uint8_t *)response, sizeof(response), 1000);
 8001292:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8001296:	22c8      	movs	r2, #200	@ 0xc8
 8001298:	a901      	add	r1, sp, #4
 800129a:	4828      	ldr	r0, [pc, #160]	@ (800133c <ESP_GetIPInfo+0xcc>)
 800129c:	6800      	ldr	r0, [r0, #0]
 800129e:	f004 fe8a 	bl	8005fb6 <HAL_UART_Receive>

    // Parse AP IP
    token = strstr(response, "+CIFSR:APIP,\"");
 80012a2:	4927      	ldr	r1, [pc, #156]	@ (8001340 <ESP_GetIPInfo+0xd0>)
 80012a4:	a801      	add	r0, sp, #4
 80012a6:	f006 f98b 	bl	80075c0 <strstr>
    if (token) {
 80012aa:	b150      	cbz	r0, 80012c2 <ESP_GetIPInfo+0x52>
 80012ac:	4605      	mov	r5, r0
        token += strlen("+CIFSR:APIP,\"");
 80012ae:	350d      	adds	r5, #13
        strncpy(ipInfo.AP_IP, token, strcspn(token, "\""));
 80012b0:	4924      	ldr	r1, [pc, #144]	@ (8001344 <ESP_GetIPInfo+0xd4>)
 80012b2:	4628      	mov	r0, r5
 80012b4:	f006 f903 	bl	80074be <strcspn>
 80012b8:	4602      	mov	r2, r0
 80012ba:	4629      	mov	r1, r5
 80012bc:	a833      	add	r0, sp, #204	@ 0xcc
 80012be:	f006 f90f 	bl	80074e0 <strncpy>
    }

    // Parse AP MAC
    token = strstr(response, "+CIFSR:APMAC,\"");
 80012c2:	4921      	ldr	r1, [pc, #132]	@ (8001348 <ESP_GetIPInfo+0xd8>)
 80012c4:	a801      	add	r0, sp, #4
 80012c6:	f006 f97b 	bl	80075c0 <strstr>
    if (token) {
 80012ca:	4605      	mov	r5, r0
 80012cc:	b148      	cbz	r0, 80012e2 <ESP_GetIPInfo+0x72>
        token += strlen("+CIFSR:APMAC,\"");
 80012ce:	350e      	adds	r5, #14
        strncpy(ipInfo.AP_MAC, token, strcspn(token, "\""));
 80012d0:	491c      	ldr	r1, [pc, #112]	@ (8001344 <ESP_GetIPInfo+0xd4>)
 80012d2:	4628      	mov	r0, r5
 80012d4:	f006 f8f3 	bl	80074be <strcspn>
 80012d8:	4602      	mov	r2, r0
 80012da:	4629      	mov	r1, r5
 80012dc:	a837      	add	r0, sp, #220	@ 0xdc
 80012de:	f006 f8ff 	bl	80074e0 <strncpy>
    }

    // Parse STA IP
    token = strstr(response, "+CIFSR:STAIP,\"");
 80012e2:	491a      	ldr	r1, [pc, #104]	@ (800134c <ESP_GetIPInfo+0xdc>)
 80012e4:	a801      	add	r0, sp, #4
 80012e6:	f006 f96b 	bl	80075c0 <strstr>
    if (token) {
 80012ea:	4605      	mov	r5, r0
 80012ec:	b150      	cbz	r0, 8001304 <ESP_GetIPInfo+0x94>
        token += strlen("+CIFSR:STAIP,\"");
 80012ee:	350e      	adds	r5, #14
        strncpy(ipInfo.STA_IP, token, strcspn(token, "\""));
 80012f0:	4914      	ldr	r1, [pc, #80]	@ (8001344 <ESP_GetIPInfo+0xd4>)
 80012f2:	4628      	mov	r0, r5
 80012f4:	f006 f8e3 	bl	80074be <strcspn>
 80012f8:	4602      	mov	r2, r0
 80012fa:	4629      	mov	r1, r5
 80012fc:	f10d 00ee 	add.w	r0, sp, #238	@ 0xee
 8001300:	f006 f8ee 	bl	80074e0 <strncpy>
    }

    // Parse STA MAC
    token = strstr(response, "+CIFSR:STAMAC,\"");
 8001304:	4912      	ldr	r1, [pc, #72]	@ (8001350 <ESP_GetIPInfo+0xe0>)
 8001306:	a801      	add	r0, sp, #4
 8001308:	f006 f95a 	bl	80075c0 <strstr>
    if (token) {
 800130c:	4605      	mov	r5, r0
 800130e:	b150      	cbz	r0, 8001326 <ESP_GetIPInfo+0xb6>
        token += strlen("+CIFSR:STAMAC,\"");
 8001310:	350f      	adds	r5, #15
        strncpy(ipInfo.STA_MAC, token, strcspn(token, "\""));
 8001312:	490c      	ldr	r1, [pc, #48]	@ (8001344 <ESP_GetIPInfo+0xd4>)
 8001314:	4628      	mov	r0, r5
 8001316:	f006 f8d2 	bl	80074be <strcspn>
 800131a:	4602      	mov	r2, r0
 800131c:	4629      	mov	r1, r5
 800131e:	f10d 00fe 	add.w	r0, sp, #254	@ 0xfe
 8001322:	f006 f8dd 	bl	80074e0 <strncpy>
    }
    return ipInfo;
 8001326:	2244      	movs	r2, #68	@ 0x44
 8001328:	a933      	add	r1, sp, #204	@ 0xcc
 800132a:	4620      	mov	r0, r4
 800132c:	f006 f9eb 	bl	8007706 <memcpy>
}
 8001330:	4620      	mov	r0, r4
 8001332:	b045      	add	sp, #276	@ 0x114
 8001334:	bd30      	pop	{r4, r5, pc}
 8001336:	bf00      	nop
 8001338:	0800ad38 	.word	0x0800ad38
 800133c:	200002ec 	.word	0x200002ec
 8001340:	0800ad44 	.word	0x0800ad44
 8001344:	0800ad50 	.word	0x0800ad50
 8001348:	0800ad54 	.word	0x0800ad54
 800134c:	0800ad64 	.word	0x0800ad64
 8001350:	0800ad74 	.word	0x0800ad74

08001354 <ESP_EnableMUX>:

void ESP_EnableMUX() {
 8001354:	b508      	push	{r3, lr}
    ESP_SendCommand("AT+CIPMUX=1\r\n");
 8001356:	4802      	ldr	r0, [pc, #8]	@ (8001360 <ESP_EnableMUX+0xc>)
 8001358:	f7ff fe94 	bl	8001084 <ESP_SendCommand>
}
 800135c:	bd08      	pop	{r3, pc}
 800135e:	bf00      	nop
 8001360:	0800ad84 	.word	0x0800ad84

08001364 <ESP_StartServer>:

void ESP_StartServer(uint16_t port) {
 8001364:	b500      	push	{lr}
 8001366:	b08f      	sub	sp, #60	@ 0x3c
 8001368:	4602      	mov	r2, r0
    char cmd[50];
    sprintf(cmd, "AT+CIPSERVER=1,%d\r\n", port);
 800136a:	4905      	ldr	r1, [pc, #20]	@ (8001380 <ESP_StartServer+0x1c>)
 800136c:	a801      	add	r0, sp, #4
 800136e:	f006 f83b 	bl	80073e8 <siprintf>
    ESP_SendCommand(cmd);
 8001372:	a801      	add	r0, sp, #4
 8001374:	f7ff fe86 	bl	8001084 <ESP_SendCommand>
}
 8001378:	b00f      	add	sp, #60	@ 0x3c
 800137a:	f85d fb04 	ldr.w	pc, [sp], #4
 800137e:	bf00      	nop
 8001380:	0800ad94 	.word	0x0800ad94

08001384 <ESP_StopServer>:

void ESP_StopServer() {
 8001384:	b508      	push	{r3, lr}
    ESP_SendCommand("AT+CIPSERVER=0\r\n");
 8001386:	4802      	ldr	r0, [pc, #8]	@ (8001390 <ESP_StopServer+0xc>)
 8001388:	f7ff fe7c 	bl	8001084 <ESP_SendCommand>
}
 800138c:	bd08      	pop	{r3, pc}
 800138e:	bf00      	nop
 8001390:	0800ada8 	.word	0x0800ada8

08001394 <ESP_RestoreDefaults>:

void ESP_ListAPs() {
    ESP_SendCommand("AT+CWLAP\r\n");
}

void ESP_RestoreDefaults() {
 8001394:	b508      	push	{r3, lr}
    ESP_SendCommand("AT+RESTORE\r\n");
 8001396:	4802      	ldr	r0, [pc, #8]	@ (80013a0 <ESP_RestoreDefaults+0xc>)
 8001398:	f7ff fe74 	bl	8001084 <ESP_SendCommand>
}
 800139c:	bd08      	pop	{r3, pc}
 800139e:	bf00      	nop
 80013a0:	0800adbc 	.word	0x0800adbc

080013a4 <ESP_RESET_SERVER>:


void ESP_RESET_SERVER() {
 80013a4:	b508      	push	{r3, lr}
	ESP_StopServer();
 80013a6:	f7ff ffed 	bl	8001384 <ESP_StopServer>
    HAL_Delay(1000);
 80013aa:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 80013ae:	f002 fa65 	bl	800387c <HAL_Delay>
    ESP_StartServer(9999);
 80013b2:	f242 700f 	movw	r0, #9999	@ 0x270f
 80013b6:	f7ff ffd5 	bl	8001364 <ESP_StartServer>
    HAL_Delay(1000);
 80013ba:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 80013be:	f002 fa5d 	bl	800387c <HAL_Delay>
}
 80013c2:	bd08      	pop	{r3, pc}

080013c4 <ESP_Reset_GPIO>:

#ifdef ENABLE_GPIO_RESET_CONTROL
static GPIO_TypeDef *ESP_Reset_GPIO_Port = ESP_RESET_GPIO_Port;
static uint16_t ESP_Reset_Pin = ESP_RESET_Pin;

void ESP_Reset_GPIO() {
 80013c4:	b510      	push	{r4, lr}
    // Set the reset pin low to reset the ESP module
    HAL_GPIO_WritePin(ESP_Reset_GPIO_Port, ESP_Reset_Pin, GPIO_PIN_RESET);
 80013c6:	4c09      	ldr	r4, [pc, #36]	@ (80013ec <ESP_Reset_GPIO+0x28>)
 80013c8:	2200      	movs	r2, #0
 80013ca:	2102      	movs	r1, #2
 80013cc:	4620      	mov	r0, r4
 80013ce:	f003 f919 	bl	8004604 <HAL_GPIO_WritePin>
    HAL_Delay(100); // Hold low for 1000 ms
 80013d2:	2064      	movs	r0, #100	@ 0x64
 80013d4:	f002 fa52 	bl	800387c <HAL_Delay>
    // Set the reset pin high to bring the ESP module out of reset
    HAL_GPIO_WritePin(ESP_Reset_GPIO_Port, ESP_Reset_Pin, GPIO_PIN_SET);
 80013d8:	2201      	movs	r2, #1
 80013da:	2102      	movs	r1, #2
 80013dc:	4620      	mov	r0, r4
 80013de:	f003 f911 	bl	8004604 <HAL_GPIO_WritePin>
    HAL_Delay(1000); // Wait for the ESP module to initialize
 80013e2:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 80013e6:	f002 fa49 	bl	800387c <HAL_Delay>
}
 80013ea:	bd10      	pop	{r4, pc}
 80013ec:	40010c00 	.word	0x40010c00

080013f0 <ESP_INIT_FULL>:
void ESP_INIT_FULL() {
 80013f0:	b510      	push	{r4, lr}
    ESP_RestoreDefaults();
 80013f2:	f7ff ffcf 	bl	8001394 <ESP_RestoreDefaults>
    HAL_Delay(2000);
 80013f6:	f44f 60fa 	mov.w	r0, #2000	@ 0x7d0
 80013fa:	f002 fa3f 	bl	800387c <HAL_Delay>
	ESP_Reset_GPIO();
 80013fe:	f7ff ffe1 	bl	80013c4 <ESP_Reset_GPIO>
    HAL_Delay(2000);
 8001402:	f44f 60fa 	mov.w	r0, #2000	@ 0x7d0
 8001406:	f002 fa39 	bl	800387c <HAL_Delay>
    ESP_SetMode_AP();
 800140a:	f7ff fe7b 	bl	8001104 <ESP_SetMode_AP>
    HAL_Delay(1000);
 800140e:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 8001412:	f002 fa33 	bl	800387c <HAL_Delay>
    ESP_SetIP(esp_config.ap_ip);
 8001416:	4c18      	ldr	r4, [pc, #96]	@ (8001478 <ESP_INIT_FULL+0x88>)
 8001418:	4620      	mov	r0, r4
 800141a:	f7ff fe7b 	bl	8001114 <ESP_SetIP>
    HAL_Delay(1000);
 800141e:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 8001422:	f002 fa2b 	bl	800387c <HAL_Delay>
    ESP_SetMode_AP_STD();
 8001426:	f7ff fe85 	bl	8001134 <ESP_SetMode_AP_STD>
    HAL_Delay(1000);
 800142a:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 800142e:	f002 fa25 	bl	800387c <HAL_Delay>
    ESP_SetSoftAP(esp_config.ap_ssid, esp_config.ap_pswd);
 8001432:	f1a4 0120 	sub.w	r1, r4, #32
 8001436:	f1a4 0040 	sub.w	r0, r4, #64	@ 0x40
 800143a:	f7ff fe83 	bl	8001144 <ESP_SetSoftAP>
    HAL_Delay(2000);
 800143e:	f44f 60fa 	mov.w	r0, #2000	@ 0x7d0
 8001442:	f002 fa1b 	bl	800387c <HAL_Delay>
    HAL_Delay(2000);
 8001446:	f44f 60fa 	mov.w	r0, #2000	@ 0x7d0
 800144a:	f002 fa17 	bl	800387c <HAL_Delay>
    ESP_ConnectWiFi(esp_config.wifi_ssid, esp_config.wifi_pswd);
 800144e:	f1a4 0160 	sub.w	r1, r4, #96	@ 0x60
 8001452:	f1a4 0080 	sub.w	r0, r4, #128	@ 0x80
 8001456:	f7ff fe85 	bl	8001164 <ESP_ConnectWiFi>
    HAL_Delay(20000);
 800145a:	f644 6020 	movw	r0, #20000	@ 0x4e20
 800145e:	f002 fa0d 	bl	800387c <HAL_Delay>
    ESP_EnableMUX();
 8001462:	f7ff ff77 	bl	8001354 <ESP_EnableMUX>
    HAL_Delay(1000);
 8001466:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 800146a:	f002 fa07 	bl	800387c <HAL_Delay>
    ESP_StartServer(esp_config.server_port);
 800146e:	f834 0c82 	ldrh.w	r0, [r4, #-130]
 8001472:	f7ff ff77 	bl	8001364 <ESP_StartServer>
}
 8001476:	bd10      	pop	{r4, pc}
 8001478:	20000082 	.word	0x20000082

0800147c <ESP_INIT_BASE>:
void ESP_INIT_BASE() {
 800147c:	b508      	push	{r3, lr}
	ESP_Reset_GPIO();
 800147e:	f7ff ffa1 	bl	80013c4 <ESP_Reset_GPIO>
    HAL_Delay(1000);
 8001482:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 8001486:	f002 f9f9 	bl	800387c <HAL_Delay>
    ESP_EnableMUX();
 800148a:	f7ff ff63 	bl	8001354 <ESP_EnableMUX>
    HAL_Delay(1000);
 800148e:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 8001492:	f002 f9f3 	bl	800387c <HAL_Delay>
    ESP_StartServer(9999);
 8001496:	f242 700f 	movw	r0, #9999	@ 0x270f
 800149a:	f7ff ff63 	bl	8001364 <ESP_StartServer>
    HAL_Delay(1000);
 800149e:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 80014a2:	f002 f9eb 	bl	800387c <HAL_Delay>
}
 80014a6:	bd08      	pop	{r3, pc}

080014a8 <DHT_getData>:
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
  GPIO_InitStruct.Pull = sensor->pullUp;		//  
  HAL_GPIO_Init(sensor->DHT_Port, &GPIO_InitStruct);
}

DHT_data DHT_getData(DHT_sensor *sensor) {
 80014a8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80014ac:	b089      	sub	sp, #36	@ 0x24
 80014ae:	9001      	str	r0, [sp, #4]
 80014b0:	460c      	mov	r4, r1
	
	#if DHT_POLLING_CONTROL == 1
	/*      */
	//      
	uint16_t pollingInterval;
	if (sensor->type == DHT11) {
 80014b2:	798b      	ldrb	r3, [r1, #6]
		pollingInterval = DHT_POLLING_INTERVAL_DHT11;
 80014b4:	2b00      	cmp	r3, #0
 80014b6:	bf14      	ite	ne
 80014b8:	f44f 757a 	movne.w	r5, #1000	@ 0x3e8
 80014bc:	f44f 65fa 	moveq.w	r5, #2000	@ 0x7d0
	} else {
		pollingInterval = DHT_POLLING_INTERVAL_DHT22;
	}

	//  ,     
	if ((HAL_GetTick() - sensor->lastPollingTime < pollingInterval) && sensor->lastPollingTime != 0) {
 80014c0:	f002 f9d6 	bl	8003870 <HAL_GetTick>
 80014c4:	68a2      	ldr	r2, [r4, #8]
 80014c6:	1a83      	subs	r3, r0, r2
 80014c8:	42ab      	cmp	r3, r5
 80014ca:	d201      	bcs.n	80014d0 <DHT_getData+0x28>
 80014cc:	2a00      	cmp	r2, #0
 80014ce:	d144      	bne.n	800155a <DHT_getData+0xb2>
		data.hum = sensor->lastHum;
		data.temp = sensor->lastTemp;
		return data;
	}
	sensor->lastPollingTime = HAL_GetTick()+1;
 80014d0:	f002 f9ce 	bl	8003870 <HAL_GetTick>
 80014d4:	3001      	adds	r0, #1
 80014d6:	60a0      	str	r0, [r4, #8]
	GPIO_InitTypeDef GPIO_InitStruct = {0};
 80014d8:	2500      	movs	r5, #0
 80014da:	9502      	str	r5, [sp, #8]
 80014dc:	9503      	str	r5, [sp, #12]
 80014de:	9504      	str	r5, [sp, #16]
 80014e0:	9505      	str	r5, [sp, #20]
  lineUp();
 80014e2:	2201      	movs	r2, #1
 80014e4:	88a1      	ldrh	r1, [r4, #4]
 80014e6:	6820      	ldr	r0, [r4, #0]
 80014e8:	f003 f88c 	bl	8004604 <HAL_GPIO_WritePin>
  GPIO_InitStruct.Pin = sensor->DHT_Pin;
 80014ec:	88a3      	ldrh	r3, [r4, #4]
 80014ee:	9302      	str	r3, [sp, #8]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_OD; 	// 
 80014f0:	2311      	movs	r3, #17
 80014f2:	9303      	str	r3, [sp, #12]
  GPIO_InitStruct.Pull = sensor->pullUp;		//  
 80014f4:	79e3      	ldrb	r3, [r4, #7]
 80014f6:	9304      	str	r3, [sp, #16]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH; //   
 80014f8:	2303      	movs	r3, #3
 80014fa:	9305      	str	r3, [sp, #20]
  HAL_GPIO_Init(sensor->DHT_Port, &GPIO_InitStruct);
 80014fc:	a902      	add	r1, sp, #8
 80014fe:	6820      	ldr	r0, [r4, #0]
 8001500:	f002 ff3a 	bl	8004378 <HAL_GPIO_Init>

	/*     */
	//  " "
	goToOutput(sensor);
	//    18 
	lineDown();
 8001504:	462a      	mov	r2, r5
 8001506:	88a1      	ldrh	r1, [r4, #4]
 8001508:	6820      	ldr	r0, [r4, #0]
 800150a:	f003 f87b 	bl	8004604 <HAL_GPIO_WritePin>
	Delay(18);
 800150e:	2012      	movs	r0, #18
 8001510:	f002 f9b4 	bl	800387c <HAL_Delay>
	// ,   " "
	lineUp();
 8001514:	2201      	movs	r2, #1
 8001516:	88a1      	ldrh	r1, [r4, #4]
 8001518:	6820      	ldr	r0, [r4, #0]
 800151a:	f003 f873 	bl	8004604 <HAL_GPIO_WritePin>
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800151e:	9503      	str	r5, [sp, #12]
 8001520:	9505      	str	r5, [sp, #20]
  GPIO_InitStruct.Pin = sensor->DHT_Pin;
 8001522:	88a3      	ldrh	r3, [r4, #4]
 8001524:	9302      	str	r3, [sp, #8]
  GPIO_InitStruct.Pull = sensor->pullUp;		//  
 8001526:	79e3      	ldrb	r3, [r4, #7]
 8001528:	9304      	str	r3, [sp, #16]
  HAL_GPIO_Init(sensor->DHT_Port, &GPIO_InitStruct);
 800152a:	a902      	add	r1, sp, #8
 800152c:	6820      	ldr	r0, [r4, #0]
 800152e:	f002 ff23 	bl	8004378 <HAL_GPIO_Init>
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8001532:	b672      	cpsid	i
	__disable_irq();
	#endif
	/*     */
	uint16_t timeout = 0;
	// 
	while(getLine()) {
 8001534:	f242 7511 	movw	r5, #10001	@ 0x2711
 8001538:	88a1      	ldrh	r1, [r4, #4]
 800153a:	6820      	ldr	r0, [r4, #0]
 800153c:	f003 f85c 	bl	80045f8 <HAL_GPIO_ReadPin>
 8001540:	2801      	cmp	r0, #1
 8001542:	d10d      	bne.n	8001560 <DHT_getData+0xb8>
		timeout++;
		if (timeout > DHT_TIMEOUT) {
 8001544:	3d01      	subs	r5, #1
 8001546:	b2ad      	uxth	r5, r5
 8001548:	2d00      	cmp	r5, #0
 800154a:	d1f5      	bne.n	8001538 <DHT_getData+0x90>
  __ASM volatile ("cpsie i" : : : "memory");
 800154c:	b662      	cpsie	i
			__enable_irq();
			#endif
			//   ,    
			//   , 
			//   
			sensor->lastHum = -128.0f;
 800154e:	f04f 4343 	mov.w	r3, #3271557120	@ 0xc3000000
 8001552:	6123      	str	r3, [r4, #16]
			sensor->lastTemp = -128.0f;
 8001554:	60e3      	str	r3, [r4, #12]

			return data;
 8001556:	461d      	mov	r5, r3
 8001558:	e07c      	b.n	8001654 <DHT_getData+0x1ac>
		data.hum = sensor->lastHum;
 800155a:	6925      	ldr	r5, [r4, #16]
		data.temp = sensor->lastTemp;
 800155c:	68e3      	ldr	r3, [r4, #12]
		return data;
 800155e:	e079      	b.n	8001654 <DHT_getData+0x1ac>
 8001560:	f242 7511 	movw	r5, #10001	@ 0x2711
		}
	}
	timeout = 0;
	// 
	while(!getLine()) {
 8001564:	88a1      	ldrh	r1, [r4, #4]
 8001566:	6820      	ldr	r0, [r4, #0]
 8001568:	f003 f846 	bl	80045f8 <HAL_GPIO_ReadPin>
 800156c:	2801      	cmp	r0, #1
 800156e:	d00a      	beq.n	8001586 <DHT_getData+0xde>
		timeout++;
		if (timeout > DHT_TIMEOUT) {
 8001570:	3d01      	subs	r5, #1
 8001572:	b2ad      	uxth	r5, r5
 8001574:	2d00      	cmp	r5, #0
 8001576:	d1f5      	bne.n	8001564 <DHT_getData+0xbc>
 8001578:	b662      	cpsie	i
			__enable_irq();
			#endif
			//   ,    
			//   , 
			//   
			sensor->lastHum = -128.0f;
 800157a:	f04f 4343 	mov.w	r3, #3271557120	@ 0xc3000000
 800157e:	6123      	str	r3, [r4, #16]
			sensor->lastTemp = -128.0f;
 8001580:	60e3      	str	r3, [r4, #12]

			return data;
 8001582:	461d      	mov	r5, r3
 8001584:	e066      	b.n	8001654 <DHT_getData+0x1ac>
 8001586:	f242 7511 	movw	r5, #10001	@ 0x2711
		}
	}
	timeout = 0;
	// 
	while(getLine()) {
 800158a:	88a1      	ldrh	r1, [r4, #4]
 800158c:	6820      	ldr	r0, [r4, #0]
 800158e:	f003 f833 	bl	80045f8 <HAL_GPIO_ReadPin>
 8001592:	2801      	cmp	r0, #1
 8001594:	d108      	bne.n	80015a8 <DHT_getData+0x100>
		timeout++;
		if (timeout > DHT_TIMEOUT) {
 8001596:	3d01      	subs	r5, #1
 8001598:	b2ad      	uxth	r5, r5
 800159a:	2d00      	cmp	r5, #0
 800159c:	d1f5      	bne.n	800158a <DHT_getData+0xe2>
 800159e:	b662      	cpsie	i
			#ifdef DHT_IRQ_CONTROL
			__enable_irq();
			#endif
			return data;
 80015a0:	f04f 4543 	mov.w	r5, #3271557120	@ 0xc3000000
 80015a4:	462b      	mov	r3, r5
 80015a6:	e055      	b.n	8001654 <DHT_getData+0x1ac>
		}
	}
	
	/*     */
	uint8_t rawData[5] = {0,0,0,0,0};
 80015a8:	4b45      	ldr	r3, [pc, #276]	@ (80016c0 <DHT_getData+0x218>)
 80015aa:	e893 0003 	ldmia.w	r3, {r0, r1}
 80015ae:	9006      	str	r0, [sp, #24]
 80015b0:	f88d 101c 	strb.w	r1, [sp, #28]
 80015b4:	f04f 0900 	mov.w	r9, #0
 80015b8:	46c8      	mov	r8, r9
			while(!getLine() && lT != 65535) lT++;
			//    ,   hT
			timeout = 0;
			while(getLine()&& hT != 65535) hT++;
			// hT  lT,   
			if(hT > lT) rawData[a] |= (1<<b);
 80015ba:	f10d 0a18 	add.w	sl, sp, #24
 80015be:	e02f      	b.n	8001620 <DHT_getData+0x178>
 80015c0:	461d      	mov	r5, r3
			while(!getLine() && lT != 65535) lT++;
 80015c2:	88a1      	ldrh	r1, [r4, #4]
 80015c4:	6820      	ldr	r0, [r4, #0]
 80015c6:	f003 f817 	bl	80045f8 <HAL_GPIO_ReadPin>
 80015ca:	2801      	cmp	r0, #1
 80015cc:	d005      	beq.n	80015da <DHT_getData+0x132>
 80015ce:	1c6b      	adds	r3, r5, #1
 80015d0:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80015d4:	d1f4      	bne.n	80015c0 <DHT_getData+0x118>
 80015d6:	4646      	mov	r6, r8
 80015d8:	e002      	b.n	80015e0 <DHT_getData+0x138>
 80015da:	4646      	mov	r6, r8
 80015dc:	e000      	b.n	80015e0 <DHT_getData+0x138>
 80015de:	461e      	mov	r6, r3
			while(getLine()&& hT != 65535) hT++;
 80015e0:	88a1      	ldrh	r1, [r4, #4]
 80015e2:	6820      	ldr	r0, [r4, #0]
 80015e4:	f003 f808 	bl	80045f8 <HAL_GPIO_ReadPin>
 80015e8:	2801      	cmp	r0, #1
 80015ea:	d103      	bne.n	80015f4 <DHT_getData+0x14c>
 80015ec:	1c73      	adds	r3, r6, #1
 80015ee:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80015f2:	d1f4      	bne.n	80015de <DHT_getData+0x136>
			if(hT > lT) rawData[a] |= (1<<b);
 80015f4:	b2b6      	uxth	r6, r6
 80015f6:	b2ad      	uxth	r5, r5
 80015f8:	42ae      	cmp	r6, r5
 80015fa:	d906      	bls.n	800160a <DHT_getData+0x162>
 80015fc:	fa0b f207 	lsl.w	r2, fp, r7
 8001600:	f819 300a 	ldrb.w	r3, [r9, sl]
 8001604:	4313      	orrs	r3, r2
 8001606:	f809 300a 	strb.w	r3, [r9, sl]
		for(uint8_t b = 7; b != 255; b--) {
 800160a:	3f01      	subs	r7, #1
 800160c:	f1b7 3fff 	cmp.w	r7, #4294967295
 8001610:	d001      	beq.n	8001616 <DHT_getData+0x16e>
 8001612:	4645      	mov	r5, r8
 8001614:	e7d5      	b.n	80015c2 <DHT_getData+0x11a>
	for(uint8_t a = 0; a < 5; a++) {
 8001616:	f109 0901 	add.w	r9, r9, #1
 800161a:	f1b9 0f05 	cmp.w	r9, #5
 800161e:	d003      	beq.n	8001628 <DHT_getData+0x180>
		for(uint8_t b = 7; b != 255; b--) {
 8001620:	2707      	movs	r7, #7
			if(hT > lT) rawData[a] |= (1<<b);
 8001622:	f04f 0b01 	mov.w	fp, #1
 8001626:	e7f4      	b.n	8001612 <DHT_getData+0x16a>
 8001628:	b662      	cpsie	i
	//    
	__enable_irq();
    #endif

	/*    */
	if((uint8_t)(rawData[0] + rawData[1] + rawData[2] + rawData[3]) == rawData[4]) {
 800162a:	f89d 0018 	ldrb.w	r0, [sp, #24]
 800162e:	f89d 2019 	ldrb.w	r2, [sp, #25]
 8001632:	f89d 601a 	ldrb.w	r6, [sp, #26]
 8001636:	f89d 701b 	ldrb.w	r7, [sp, #27]
 800163a:	1883      	adds	r3, r0, r2
 800163c:	4433      	add	r3, r6
 800163e:	443b      	add	r3, r7
 8001640:	f89d 101c 	ldrb.w	r1, [sp, #28]
 8001644:	b2db      	uxtb	r3, r3
 8001646:	4299      	cmp	r1, r3
 8001648:	d00b      	beq.n	8001662 <DHT_getData+0x1ba>
	DHT_data data = {-128.0f, -128.0f};
 800164a:	f04f 4343 	mov.w	r3, #3271557120	@ 0xc3000000
 800164e:	461d      	mov	r5, r3
			data.temp = (float)rawData[2];
		}
	}
	
	#if DHT_POLLING_CONTROL == 1
	sensor->lastHum = data.hum;
 8001650:	6125      	str	r5, [r4, #16]
	sensor->lastTemp = data.temp;
 8001652:	60e3      	str	r3, [r4, #12]
		return data;
 8001654:	9a01      	ldr	r2, [sp, #4]
 8001656:	6015      	str	r5, [r2, #0]
 8001658:	6053      	str	r3, [r2, #4]
	#endif

	return data;	
}
 800165a:	4610      	mov	r0, r2
 800165c:	b009      	add	sp, #36	@ 0x24
 800165e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
		if (sensor->type == DHT22) {
 8001662:	79a3      	ldrb	r3, [r4, #6]
 8001664:	2b01      	cmp	r3, #1
 8001666:	d008      	beq.n	800167a <DHT_getData+0x1d2>
		if (sensor->type == DHT11) {
 8001668:	bb33      	cbnz	r3, 80016b8 <DHT_getData+0x210>
			data.hum = (float)rawData[0];
 800166a:	f7ff fbe7 	bl	8000e3c <__aeabi_ui2f>
 800166e:	4605      	mov	r5, r0
			data.temp = (float)rawData[2];
 8001670:	4630      	mov	r0, r6
 8001672:	f7ff fbe3 	bl	8000e3c <__aeabi_ui2f>
 8001676:	4603      	mov	r3, r0
 8001678:	e7ea      	b.n	8001650 <DHT_getData+0x1a8>
			data.hum = (float)(((uint16_t)rawData[0]<<8) | rawData[1])*0.1f;
 800167a:	ea42 2000 	orr.w	r0, r2, r0, lsl #8
 800167e:	f7ff fbe1 	bl	8000e44 <__aeabi_i2f>
 8001682:	4910      	ldr	r1, [pc, #64]	@ (80016c4 <DHT_getData+0x21c>)
 8001684:	f7fe fd6c 	bl	8000160 <__aeabi_fmul>
 8001688:	4605      	mov	r5, r0
			if(!(rawData[2] & (1<<7))) {
 800168a:	f016 0f80 	tst.w	r6, #128	@ 0x80
 800168e:	d108      	bne.n	80016a2 <DHT_getData+0x1fa>
				data.temp = (float)(((uint16_t)rawData[2]<<8) | rawData[3])*0.1f;
 8001690:	ea47 2006 	orr.w	r0, r7, r6, lsl #8
 8001694:	f7ff fbd6 	bl	8000e44 <__aeabi_i2f>
 8001698:	490a      	ldr	r1, [pc, #40]	@ (80016c4 <DHT_getData+0x21c>)
 800169a:	f7fe fd61 	bl	8000160 <__aeabi_fmul>
 800169e:	4603      	mov	r3, r0
 80016a0:	e7d6      	b.n	8001650 <DHT_getData+0x1a8>
				data.temp = (float)(((uint16_t)rawData[2]<<8) | rawData[3])*-0.1f;
 80016a2:	f006 007f 	and.w	r0, r6, #127	@ 0x7f
 80016a6:	ea47 2000 	orr.w	r0, r7, r0, lsl #8
 80016aa:	f7ff fbcb 	bl	8000e44 <__aeabi_i2f>
 80016ae:	4906      	ldr	r1, [pc, #24]	@ (80016c8 <DHT_getData+0x220>)
 80016b0:	f7fe fd56 	bl	8000160 <__aeabi_fmul>
 80016b4:	4603      	mov	r3, r0
 80016b6:	e7cb      	b.n	8001650 <DHT_getData+0x1a8>
	DHT_data data = {-128.0f, -128.0f};
 80016b8:	f04f 4343 	mov.w	r3, #3271557120	@ 0xc3000000
 80016bc:	461d      	mov	r5, r3
 80016be:	e7c7      	b.n	8001650 <DHT_getData+0x1a8>
 80016c0:	0800aca0 	.word	0x0800aca0
 80016c4:	3dcccccd 	.word	0x3dcccccd
 80016c8:	bdcccccd 	.word	0xbdcccccd

080016cc <Buzzer_SetFrequency>:
}



void Buzzer_SetFrequency(BuzzerTypeDef *buzzer, uint32_t frequency) {
    buzzer->frequency = frequency;
 80016cc:	6081      	str	r1, [r0, #8]

    uint32_t prescaler = 1000000/frequency  - 1;
 80016ce:	4b04      	ldr	r3, [pc, #16]	@ (80016e0 <Buzzer_SetFrequency+0x14>)
 80016d0:	fbb3 f1f1 	udiv	r1, r3, r1
 80016d4:	3901      	subs	r1, #1
    __HAL_TIM_SET_PRESCALER(buzzer->htim, prescaler);
 80016d6:	6803      	ldr	r3, [r0, #0]
 80016d8:	681b      	ldr	r3, [r3, #0]
 80016da:	6299      	str	r1, [r3, #40]	@ 0x28
}
 80016dc:	4770      	bx	lr
 80016de:	bf00      	nop
 80016e0:	000f4240 	.word	0x000f4240

080016e4 <Buzzer_SetVolume>:

void Buzzer_SetVolume(BuzzerTypeDef *buzzer, uint8_t volume) {
    buzzer->volume = volume;
 80016e4:	7301      	strb	r1, [r0, #12]
    uint32_t compare_value = volume;

    __HAL_TIM_SET_COMPARE(buzzer->htim, buzzer->channel, compare_value);
 80016e6:	6843      	ldr	r3, [r0, #4]
 80016e8:	b91b      	cbnz	r3, 80016f2 <Buzzer_SetVolume+0xe>
 80016ea:	6803      	ldr	r3, [r0, #0]
 80016ec:	681b      	ldr	r3, [r3, #0]
 80016ee:	6359      	str	r1, [r3, #52]	@ 0x34
 80016f0:	4770      	bx	lr
 80016f2:	2b04      	cmp	r3, #4
 80016f4:	d006      	beq.n	8001704 <Buzzer_SetVolume+0x20>
 80016f6:	2b08      	cmp	r3, #8
 80016f8:	6803      	ldr	r3, [r0, #0]
 80016fa:	681b      	ldr	r3, [r3, #0]
 80016fc:	bf0c      	ite	eq
 80016fe:	63d9      	streq	r1, [r3, #60]	@ 0x3c
 8001700:	6419      	strne	r1, [r3, #64]	@ 0x40
}
 8001702:	4770      	bx	lr
    __HAL_TIM_SET_COMPARE(buzzer->htim, buzzer->channel, compare_value);
 8001704:	6803      	ldr	r3, [r0, #0]
 8001706:	681b      	ldr	r3, [r3, #0]
 8001708:	6399      	str	r1, [r3, #56]	@ 0x38
 800170a:	4770      	bx	lr

0800170c <Buzzer_Init>:
void Buzzer_Init(BuzzerTypeDef *buzzer) {
 800170c:	b510      	push	{r4, lr}
 800170e:	4604      	mov	r4, r0
    Buzzer_SetFrequency(buzzer, buzzer->frequency);
 8001710:	6881      	ldr	r1, [r0, #8]
 8001712:	f7ff ffdb 	bl	80016cc <Buzzer_SetFrequency>
    Buzzer_SetVolume(buzzer, buzzer->volume);
 8001716:	7b21      	ldrb	r1, [r4, #12]
 8001718:	4620      	mov	r0, r4
 800171a:	f7ff ffe3 	bl	80016e4 <Buzzer_SetVolume>
		if (buzzer->htim->Instance == TIM1){
 800171e:	6823      	ldr	r3, [r4, #0]
 8001720:	681a      	ldr	r2, [r3, #0]
 8001722:	4b0e      	ldr	r3, [pc, #56]	@ (800175c <Buzzer_Init+0x50>)
 8001724:	429a      	cmp	r2, r3
 8001726:	d010      	beq.n	800174a <Buzzer_Init+0x3e>
    	 period = HAL_RCC_GetPCLK1Freq()/1000000-1;
 8001728:	f003 fd7a 	bl	8005220 <HAL_RCC_GetPCLK1Freq>
 800172c:	4b0c      	ldr	r3, [pc, #48]	@ (8001760 <Buzzer_Init+0x54>)
 800172e:	fba3 2300 	umull	r2, r3, r3, r0
 8001732:	0c9b      	lsrs	r3, r3, #18
 8001734:	3b01      	subs	r3, #1
    __HAL_TIM_SET_AUTORELOAD(buzzer->htim, period);
 8001736:	6822      	ldr	r2, [r4, #0]
 8001738:	6812      	ldr	r2, [r2, #0]
 800173a:	62d3      	str	r3, [r2, #44]	@ 0x2c
 800173c:	6822      	ldr	r2, [r4, #0]
 800173e:	60d3      	str	r3, [r2, #12]
    HAL_TIM_PWM_Start(buzzer->htim, buzzer->channel);
 8001740:	6861      	ldr	r1, [r4, #4]
 8001742:	6820      	ldr	r0, [r4, #0]
 8001744:	f004 fa28 	bl	8005b98 <HAL_TIM_PWM_Start>
}
 8001748:	bd10      	pop	{r4, pc}
    	 period = HAL_RCC_GetPCLK2Freq()/1000000-1;
 800174a:	f003 fd79 	bl	8005240 <HAL_RCC_GetPCLK2Freq>
 800174e:	4b04      	ldr	r3, [pc, #16]	@ (8001760 <Buzzer_Init+0x54>)
 8001750:	fba3 2300 	umull	r2, r3, r3, r0
 8001754:	0c9b      	lsrs	r3, r3, #18
 8001756:	3b01      	subs	r3, #1
 8001758:	e7ed      	b.n	8001736 <Buzzer_Init+0x2a>
 800175a:	bf00      	nop
 800175c:	40012c00 	.word	0x40012c00
 8001760:	431bde83 	.word	0x431bde83

08001764 <convertSecondsToTime>:

/* Private user code ---------------------------------------------------------*/
/* USER CODE BEGIN 0 */
void convertSecondsToTime(uint32_t total_seconds, TimeTypedef* time)
{
    time->hours = total_seconds / 3600;
 8001764:	4b0b      	ldr	r3, [pc, #44]	@ (8001794 <convertSecondsToTime+0x30>)
 8001766:	fba3 2300 	umull	r2, r3, r3, r0
 800176a:	0adb      	lsrs	r3, r3, #11
 800176c:	600b      	str	r3, [r1, #0]
    time->minutes = (total_seconds%3600) / 600;
 800176e:	f44f 6261 	mov.w	r2, #3600	@ 0xe10
 8001772:	fb02 0313 	mls	r3, r2, r3, r0
 8001776:	4a08      	ldr	r2, [pc, #32]	@ (8001798 <convertSecondsToTime+0x34>)
 8001778:	fba2 2303 	umull	r2, r3, r2, r3
 800177c:	099b      	lsrs	r3, r3, #6
 800177e:	604b      	str	r3, [r1, #4]
    time->seconds = total_seconds % 60;
 8001780:	4b06      	ldr	r3, [pc, #24]	@ (800179c <convertSecondsToTime+0x38>)
 8001782:	fba3 2300 	umull	r2, r3, r3, r0
 8001786:	095b      	lsrs	r3, r3, #5
 8001788:	ebc3 1303 	rsb	r3, r3, r3, lsl #4
 800178c:	eba0 0083 	sub.w	r0, r0, r3, lsl #2
 8001790:	6088      	str	r0, [r1, #8]
}
 8001792:	4770      	bx	lr
 8001794:	91a2b3c5 	.word	0x91a2b3c5
 8001798:	1b4e81b5 	.word	0x1b4e81b5
 800179c:	88888889 	.word	0x88888889

080017a0 <convertTimeToSeconds>:

uint32_t convertTimeToSeconds(TimeTypedef* time) {
    return (time->hours * 3600) + (time->minutes * 60) + time->seconds;
 80017a0:	6802      	ldr	r2, [r0, #0]
 80017a2:	6843      	ldr	r3, [r0, #4]
 80017a4:	ebc3 1303 	rsb	r3, r3, r3, lsl #4
 80017a8:	009b      	lsls	r3, r3, #2
 80017aa:	f44f 6161 	mov.w	r1, #3600	@ 0xe10
 80017ae:	fb01 3302 	mla	r3, r1, r2, r3
 80017b2:	6880      	ldr	r0, [r0, #8]
}
 80017b4:	4418      	add	r0, r3
 80017b6:	4770      	bx	lr

080017b8 <ssd1306_NoticeView>:

void ssd1306_NoticeView(const char* notice)
{
 80017b8:	b530      	push	{r4, r5, lr}
 80017ba:	b09b      	sub	sp, #108	@ 0x6c
 80017bc:	4605      	mov	r5, r0
    uint8_t msg[100];
    ssd1306_Fill(Black);
 80017be:	2000      	movs	r0, #0
 80017c0:	f001 fba4 	bl	8002f0c <ssd1306_Fill>
    ssd1306_SetCursor(0, 0);
 80017c4:	2100      	movs	r1, #0
 80017c6:	4608      	mov	r0, r1
 80017c8:	f001 fcd8 	bl	800317c <ssd1306_SetCursor>
    sprintf((char*)msg, "NOTICE");
 80017cc:	4b10      	ldr	r3, [pc, #64]	@ (8001810 <ssd1306_NoticeView+0x58>)
 80017ce:	e893 0003 	ldmia.w	r3, {r0, r1}
 80017d2:	9001      	str	r0, [sp, #4]
 80017d4:	f8ad 1008 	strh.w	r1, [sp, #8]
 80017d8:	0c09      	lsrs	r1, r1, #16
 80017da:	f88d 100a 	strb.w	r1, [sp, #10]
    ssd1306_WriteString((char*)msg, Font_11x18, White);
 80017de:	4c0d      	ldr	r4, [pc, #52]	@ (8001814 <ssd1306_NoticeView+0x5c>)
 80017e0:	2301      	movs	r3, #1
 80017e2:	e894 0006 	ldmia.w	r4, {r1, r2}
 80017e6:	a801      	add	r0, sp, #4
 80017e8:	f001 fcae 	bl	8003148 <ssd1306_WriteString>
    ssd1306_SetCursor(0, 30);
 80017ec:	211e      	movs	r1, #30
 80017ee:	2000      	movs	r0, #0
 80017f0:	f001 fcc4 	bl	800317c <ssd1306_SetCursor>
    sprintf((char*)msg, "%s", notice);
 80017f4:	4629      	mov	r1, r5
 80017f6:	a801      	add	r0, sp, #4
 80017f8:	f005 ff6f 	bl	80076da <strcpy>
    ssd1306_WriteString((char*)msg, Font_11x18, White);
 80017fc:	2301      	movs	r3, #1
 80017fe:	e894 0006 	ldmia.w	r4, {r1, r2}
 8001802:	a801      	add	r0, sp, #4
 8001804:	f001 fca0 	bl	8003148 <ssd1306_WriteString>
    ssd1306_UpdateScreen();
 8001808:	f001 fb8e 	bl	8002f28 <ssd1306_UpdateScreen>
}
 800180c:	b01b      	add	sp, #108	@ 0x6c
 800180e:	bd30      	pop	{r4, r5, pc}
 8001810:	0800adcc 	.word	0x0800adcc
 8001814:	200000e4 	.word	0x200000e4

08001818 <ssd1306_WelcomeView>:


void ssd1306_WelcomeView(){
 8001818:	b530      	push	{r4, r5, lr}
 800181a:	b09b      	sub	sp, #108	@ 0x6c
	uint8_t msg[100];
	ssd1306_Fill(Black);
 800181c:	2000      	movs	r0, #0
 800181e:	f001 fb75 	bl	8002f0c <ssd1306_Fill>
	ssd1306_SetCursor(0, 0);
 8001822:	2100      	movs	r1, #0
 8001824:	4608      	mov	r0, r1
 8001826:	f001 fca9 	bl	800317c <ssd1306_SetCursor>
	sprintf(msg, "BOOTING");
 800182a:	ac01      	add	r4, sp, #4
 800182c:	4b17      	ldr	r3, [pc, #92]	@ (800188c <ssd1306_WelcomeView+0x74>)
 800182e:	e893 0003 	ldmia.w	r3, {r0, r1}
 8001832:	e884 0003 	stmia.w	r4, {r0, r1}
	ssd1306_WriteString(msg, Font_11x18, White);
 8001836:	4d16      	ldr	r5, [pc, #88]	@ (8001890 <ssd1306_WelcomeView+0x78>)
 8001838:	2301      	movs	r3, #1
 800183a:	e895 0006 	ldmia.w	r5, {r1, r2}
 800183e:	4620      	mov	r0, r4
 8001840:	f001 fc82 	bl	8003148 <ssd1306_WriteString>
	ssd1306_SetCursor(0, 25);
 8001844:	2119      	movs	r1, #25
 8001846:	2000      	movs	r0, #0
 8001848:	f001 fc98 	bl	800317c <ssd1306_SetCursor>
	sprintf(msg, "Course PrjC");
 800184c:	4b11      	ldr	r3, [pc, #68]	@ (8001894 <ssd1306_WelcomeView+0x7c>)
 800184e:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
 8001852:	e884 0007 	stmia.w	r4, {r0, r1, r2}
	ssd1306_WriteString(msg, Font_11x18, White);
 8001856:	2301      	movs	r3, #1
 8001858:	e895 0006 	ldmia.w	r5, {r1, r2}
 800185c:	4620      	mov	r0, r4
 800185e:	f001 fc73 	bl	8003148 <ssd1306_WriteString>
	ssd1306_SetCursor(0, 50);
 8001862:	2132      	movs	r1, #50	@ 0x32
 8001864:	2000      	movs	r0, #0
 8001866:	f001 fc89 	bl	800317c <ssd1306_SetCursor>
	sprintf(msg, "Initialing...");
 800186a:	4b0b      	ldr	r3, [pc, #44]	@ (8001898 <ssd1306_WelcomeView+0x80>)
 800186c:	46a4      	mov	ip, r4
 800186e:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8001870:	e8ac 0007 	stmia.w	ip!, {r0, r1, r2}
 8001874:	f8ac 3000 	strh.w	r3, [ip]
	ssd1306_WriteString(msg, Font_7x10, White);
 8001878:	4a08      	ldr	r2, [pc, #32]	@ (800189c <ssd1306_WelcomeView+0x84>)
 800187a:	2301      	movs	r3, #1
 800187c:	ca06      	ldmia	r2, {r1, r2}
 800187e:	4620      	mov	r0, r4
 8001880:	f001 fc62 	bl	8003148 <ssd1306_WriteString>
	ssd1306_UpdateScreen();
 8001884:	f001 fb50 	bl	8002f28 <ssd1306_UpdateScreen>
}
 8001888:	b01b      	add	sp, #108	@ 0x6c
 800188a:	bd30      	pop	{r4, r5, pc}
 800188c:	0800add4 	.word	0x0800add4
 8001890:	200000e4 	.word	0x200000e4
 8001894:	0800addc 	.word	0x0800addc
 8001898:	0800ade8 	.word	0x0800ade8
 800189c:	200000ec 	.word	0x200000ec

080018a0 <ssd1306_IndexView>:

void ssd1306_IndexView(){
 80018a0:	b510      	push	{r4, lr}
 80018a2:	b09c      	sub	sp, #112	@ 0x70
	uint8_t msg[100];
	ssd1306_Fill(Black);
 80018a4:	2000      	movs	r0, #0
 80018a6:	f001 fb31 	bl	8002f0c <ssd1306_Fill>
	ssd1306_SetCursor(0, 0);
 80018aa:	2100      	movs	r1, #0
 80018ac:	4608      	mov	r0, r1
 80018ae:	f001 fc65 	bl	800317c <ssd1306_SetCursor>
	sprintf(msg, "Index");
 80018b2:	4b40      	ldr	r3, [pc, #256]	@ (80019b4 <ssd1306_IndexView+0x114>)
 80018b4:	e893 0003 	ldmia.w	r3, {r0, r1}
 80018b8:	9003      	str	r0, [sp, #12]
 80018ba:	f8ad 1010 	strh.w	r1, [sp, #16]
	ssd1306_WriteString(msg, Font_11x18, White);
 80018be:	4a3e      	ldr	r2, [pc, #248]	@ (80019b8 <ssd1306_IndexView+0x118>)
 80018c0:	2301      	movs	r3, #1
 80018c2:	ca06      	ldmia	r2, {r1, r2}
 80018c4:	a803      	add	r0, sp, #12
 80018c6:	f001 fc3f 	bl	8003148 <ssd1306_WriteString>

	ssd1306_SetCursor(0, 18);
 80018ca:	2112      	movs	r1, #18
 80018cc:	2000      	movs	r0, #0
 80018ce:	f001 fc55 	bl	800317c <ssd1306_SetCursor>
	sprintf(msg, "RUN TIME");
 80018d2:	4a3a      	ldr	r2, [pc, #232]	@ (80019bc <ssd1306_IndexView+0x11c>)
 80018d4:	ab03      	add	r3, sp, #12
 80018d6:	ca07      	ldmia	r2, {r0, r1, r2}
 80018d8:	c303      	stmia	r3!, {r0, r1}
 80018da:	701a      	strb	r2, [r3, #0]
	ssd1306_WriteString(msg, Font_6x8, White);
 80018dc:	4a38      	ldr	r2, [pc, #224]	@ (80019c0 <ssd1306_IndexView+0x120>)
 80018de:	2301      	movs	r3, #1
 80018e0:	ca06      	ldmia	r2, {r1, r2}
 80018e2:	a803      	add	r0, sp, #12
 80018e4:	f001 fc30 	bl	8003148 <ssd1306_WriteString>
	ssd1306_SetCursor(0, 26);
 80018e8:	211a      	movs	r1, #26
 80018ea:	2000      	movs	r0, #0
 80018ec:	f001 fc46 	bl	800317c <ssd1306_SetCursor>
	sprintf(msg, "%02u:%02u:%02u", Time.hours, Time.minutes, Time.seconds);
 80018f0:	4a34      	ldr	r2, [pc, #208]	@ (80019c4 <ssd1306_IndexView+0x124>)
 80018f2:	6893      	ldr	r3, [r2, #8]
 80018f4:	9300      	str	r3, [sp, #0]
 80018f6:	6853      	ldr	r3, [r2, #4]
 80018f8:	6812      	ldr	r2, [r2, #0]
 80018fa:	4933      	ldr	r1, [pc, #204]	@ (80019c8 <ssd1306_IndexView+0x128>)
 80018fc:	a803      	add	r0, sp, #12
 80018fe:	f005 fd73 	bl	80073e8 <siprintf>
	ssd1306_WriteString(msg, Font_7x10, White);
 8001902:	4a32      	ldr	r2, [pc, #200]	@ (80019cc <ssd1306_IndexView+0x12c>)
 8001904:	2301      	movs	r3, #1
 8001906:	ca06      	ldmia	r2, {r1, r2}
 8001908:	a803      	add	r0, sp, #12
 800190a:	f001 fc1d 	bl	8003148 <ssd1306_WriteString>

	ssd1306_SetCursor(0, 40);
 800190e:	2128      	movs	r1, #40	@ 0x28
 8001910:	2000      	movs	r0, #0
 8001912:	f001 fc33 	bl	800317c <ssd1306_SetCursor>
	sprintf(msg, "DHT:%s\n", FLAG_DHT_ALARM ? "ALARM" : "NORMAL");
 8001916:	4b2e      	ldr	r3, [pc, #184]	@ (80019d0 <ssd1306_IndexView+0x130>)
 8001918:	7819      	ldrb	r1, [r3, #0]
 800191a:	4a2e      	ldr	r2, [pc, #184]	@ (80019d4 <ssd1306_IndexView+0x134>)
 800191c:	4b2e      	ldr	r3, [pc, #184]	@ (80019d8 <ssd1306_IndexView+0x138>)
 800191e:	2900      	cmp	r1, #0
 8001920:	bf18      	it	ne
 8001922:	461a      	movne	r2, r3
 8001924:	492d      	ldr	r1, [pc, #180]	@ (80019dc <ssd1306_IndexView+0x13c>)
 8001926:	a803      	add	r0, sp, #12
 8001928:	f005 fd5e 	bl	80073e8 <siprintf>
	ssd1306_WriteString(msg, Font_7x10, White);
 800192c:	4a27      	ldr	r2, [pc, #156]	@ (80019cc <ssd1306_IndexView+0x12c>)
 800192e:	2301      	movs	r3, #1
 8001930:	ca06      	ldmia	r2, {r1, r2}
 8001932:	a803      	add	r0, sp, #12
 8001934:	f001 fc08 	bl	8003148 <ssd1306_WriteString>

	ssd1306_SetCursor(0 , 56);
 8001938:	2138      	movs	r1, #56	@ 0x38
 800193a:	2000      	movs	r0, #0
 800193c:	f001 fc1e 	bl	800317c <ssd1306_SetCursor>
	sprintf(msg, "DHT");
 8001940:	4b27      	ldr	r3, [pc, #156]	@ (80019e0 <ssd1306_IndexView+0x140>)
 8001942:	9303      	str	r3, [sp, #12]
	ssd1306_WriteString(msg, Font_6x8, White);
 8001944:	4c1e      	ldr	r4, [pc, #120]	@ (80019c0 <ssd1306_IndexView+0x120>)
 8001946:	2301      	movs	r3, #1
 8001948:	e894 0006 	ldmia.w	r4, {r1, r2}
 800194c:	a803      	add	r0, sp, #12
 800194e:	f001 fbfb 	bl	8003148 <ssd1306_WriteString>
	ssd1306_SetCursor(32, 56);
 8001952:	2138      	movs	r1, #56	@ 0x38
 8001954:	2020      	movs	r0, #32
 8001956:	f001 fc11 	bl	800317c <ssd1306_SetCursor>
	sprintf(msg, "PUMP");
 800195a:	4b22      	ldr	r3, [pc, #136]	@ (80019e4 <ssd1306_IndexView+0x144>)
 800195c:	e893 0003 	ldmia.w	r3, {r0, r1}
 8001960:	9003      	str	r0, [sp, #12]
 8001962:	f88d 1010 	strb.w	r1, [sp, #16]
	ssd1306_WriteString(msg, Font_6x8, White);
 8001966:	2301      	movs	r3, #1
 8001968:	e894 0006 	ldmia.w	r4, {r1, r2}
 800196c:	a803      	add	r0, sp, #12
 800196e:	f001 fbeb 	bl	8003148 <ssd1306_WriteString>
	ssd1306_SetCursor(64, 56);
 8001972:	2138      	movs	r1, #56	@ 0x38
 8001974:	2040      	movs	r0, #64	@ 0x40
 8001976:	f001 fc01 	bl	800317c <ssd1306_SetCursor>
	sprintf(msg, "BEEP");
 800197a:	4b1b      	ldr	r3, [pc, #108]	@ (80019e8 <ssd1306_IndexView+0x148>)
 800197c:	e893 0003 	ldmia.w	r3, {r0, r1}
 8001980:	9003      	str	r0, [sp, #12]
 8001982:	f88d 1010 	strb.w	r1, [sp, #16]
	ssd1306_WriteString(msg, Font_6x8, White);
 8001986:	2301      	movs	r3, #1
 8001988:	e894 0006 	ldmia.w	r4, {r1, r2}
 800198c:	a803      	add	r0, sp, #12
 800198e:	f001 fbdb 	bl	8003148 <ssd1306_WriteString>
	ssd1306_SetCursor(96, 56);
 8001992:	2138      	movs	r1, #56	@ 0x38
 8001994:	2060      	movs	r0, #96	@ 0x60
 8001996:	f001 fbf1 	bl	800317c <ssd1306_SetCursor>
	sprintf(msg, "NET");
 800199a:	4b14      	ldr	r3, [pc, #80]	@ (80019ec <ssd1306_IndexView+0x14c>)
 800199c:	9303      	str	r3, [sp, #12]
	ssd1306_WriteString(msg, Font_6x8, White);
 800199e:	2301      	movs	r3, #1
 80019a0:	e894 0006 	ldmia.w	r4, {r1, r2}
 80019a4:	a803      	add	r0, sp, #12
 80019a6:	f001 fbcf 	bl	8003148 <ssd1306_WriteString>
	ssd1306_UpdateScreen();
 80019aa:	f001 fabd 	bl	8002f28 <ssd1306_UpdateScreen>
}
 80019ae:	b01c      	add	sp, #112	@ 0x70
 80019b0:	bd10      	pop	{r4, pc}
 80019b2:	bf00      	nop
 80019b4:	0800ae08 	.word	0x0800ae08
 80019b8:	200000e4 	.word	0x200000e4
 80019bc:	0800ae10 	.word	0x0800ae10
 80019c0:	200000f4 	.word	0x200000f4
 80019c4:	20000308 	.word	0x20000308
 80019c8:	0800ae1c 	.word	0x0800ae1c
 80019cc:	200000ec 	.word	0x200000ec
 80019d0:	20000318 	.word	0x20000318
 80019d4:	0800ae00 	.word	0x0800ae00
 80019d8:	0800adf8 	.word	0x0800adf8
 80019dc:	0800ae2c 	.word	0x0800ae2c
 80019e0:	00544844 	.word	0x00544844
 80019e4:	0800ae34 	.word	0x0800ae34
 80019e8:	0800ae3c 	.word	0x0800ae3c
 80019ec:	0054454e 	.word	0x0054454e

080019f0 <ssd1306_NetWorkView>:

void ssd1306_NetWorkView(){
 80019f0:	b570      	push	{r4, r5, r6, lr}
 80019f2:	b09a      	sub	sp, #104	@ 0x68
	uint8_t msg[100];
	ssd1306_Fill(Black);
 80019f4:	2000      	movs	r0, #0
 80019f6:	f001 fa89 	bl	8002f0c <ssd1306_Fill>
	ssd1306_SetCursor(0, 0);
 80019fa:	2100      	movs	r1, #0
 80019fc:	4608      	mov	r0, r1
 80019fe:	f001 fbbd 	bl	800317c <ssd1306_SetCursor>
	sprintf(msg, "NETWORK %d",WiFiInfo.rssi);
 8001a02:	4e27      	ldr	r6, [pc, #156]	@ (8001aa0 <ssd1306_NetWorkView+0xb0>)
 8001a04:	f996 2033 	ldrsb.w	r2, [r6, #51]	@ 0x33
 8001a08:	4926      	ldr	r1, [pc, #152]	@ (8001aa4 <ssd1306_NetWorkView+0xb4>)
 8001a0a:	a801      	add	r0, sp, #4
 8001a0c:	f005 fcec 	bl	80073e8 <siprintf>
	ssd1306_WriteString(msg, Font_11x18, White);
 8001a10:	4a25      	ldr	r2, [pc, #148]	@ (8001aa8 <ssd1306_NetWorkView+0xb8>)
 8001a12:	2301      	movs	r3, #1
 8001a14:	ca06      	ldmia	r2, {r1, r2}
 8001a16:	a801      	add	r0, sp, #4
 8001a18:	f001 fb96 	bl	8003148 <ssd1306_WriteString>
	ssd1306_SetCursor(0, 18);
 8001a1c:	2112      	movs	r1, #18
 8001a1e:	2000      	movs	r0, #0
 8001a20:	f001 fbac 	bl	800317c <ssd1306_SetCursor>
	sprintf(msg, "%s",esp_config.ap_ssid);
 8001a24:	4921      	ldr	r1, [pc, #132]	@ (8001aac <ssd1306_NetWorkView+0xbc>)
 8001a26:	a801      	add	r0, sp, #4
 8001a28:	f005 fe57 	bl	80076da <strcpy>
	ssd1306_WriteString(msg, Font_7x10, White);
 8001a2c:	4c20      	ldr	r4, [pc, #128]	@ (8001ab0 <ssd1306_NetWorkView+0xc0>)
 8001a2e:	2301      	movs	r3, #1
 8001a30:	e894 0006 	ldmia.w	r4, {r1, r2}
 8001a34:	a801      	add	r0, sp, #4
 8001a36:	f001 fb87 	bl	8003148 <ssd1306_WriteString>
	ssd1306_SetCursor(0, 31);
 8001a3a:	211f      	movs	r1, #31
 8001a3c:	2000      	movs	r0, #0
 8001a3e:	f001 fb9d 	bl	800317c <ssd1306_SetCursor>
	sprintf(msg, "AP :%s",IPInfo.AP_IP);
 8001a42:	4d1c      	ldr	r5, [pc, #112]	@ (8001ab4 <ssd1306_NetWorkView+0xc4>)
 8001a44:	462a      	mov	r2, r5
 8001a46:	491c      	ldr	r1, [pc, #112]	@ (8001ab8 <ssd1306_NetWorkView+0xc8>)
 8001a48:	a801      	add	r0, sp, #4
 8001a4a:	f005 fccd 	bl	80073e8 <siprintf>
	ssd1306_WriteString(msg, Font_7x10, White);
 8001a4e:	2301      	movs	r3, #1
 8001a50:	e894 0006 	ldmia.w	r4, {r1, r2}
 8001a54:	a801      	add	r0, sp, #4
 8001a56:	f001 fb77 	bl	8003148 <ssd1306_WriteString>
	ssd1306_SetCursor(0, 43);
 8001a5a:	212b      	movs	r1, #43	@ 0x2b
 8001a5c:	2000      	movs	r0, #0
 8001a5e:	f001 fb8d 	bl	800317c <ssd1306_SetCursor>
	sprintf(msg, "%s",WiFiInfo.ssid);
 8001a62:	4631      	mov	r1, r6
 8001a64:	a801      	add	r0, sp, #4
 8001a66:	f005 fe38 	bl	80076da <strcpy>
	ssd1306_WriteString(msg, Font_7x10, White);
 8001a6a:	2301      	movs	r3, #1
 8001a6c:	e894 0006 	ldmia.w	r4, {r1, r2}
 8001a70:	a801      	add	r0, sp, #4
 8001a72:	f001 fb69 	bl	8003148 <ssd1306_WriteString>
	ssd1306_SetCursor(0, 54);
 8001a76:	2136      	movs	r1, #54	@ 0x36
 8001a78:	2000      	movs	r0, #0
 8001a7a:	f001 fb7f 	bl	800317c <ssd1306_SetCursor>
	sprintf(msg, "STA:%s",IPInfo.STA_IP);
 8001a7e:	f105 0222 	add.w	r2, r5, #34	@ 0x22
 8001a82:	490e      	ldr	r1, [pc, #56]	@ (8001abc <ssd1306_NetWorkView+0xcc>)
 8001a84:	a801      	add	r0, sp, #4
 8001a86:	f005 fcaf 	bl	80073e8 <siprintf>
	ssd1306_WriteString(msg, Font_7x10, White);
 8001a8a:	2301      	movs	r3, #1
 8001a8c:	e894 0006 	ldmia.w	r4, {r1, r2}
 8001a90:	a801      	add	r0, sp, #4
 8001a92:	f001 fb59 	bl	8003148 <ssd1306_WriteString>
	ssd1306_UpdateScreen();
 8001a96:	f001 fa47 	bl	8002f28 <ssd1306_UpdateScreen>
}
 8001a9a:	b01a      	add	sp, #104	@ 0x68
 8001a9c:	bd70      	pop	{r4, r5, r6, pc}
 8001a9e:	bf00      	nop
 8001aa0:	20000368 	.word	0x20000368
 8001aa4:	0800ae44 	.word	0x0800ae44
 8001aa8:	200000e4 	.word	0x200000e4
 8001aac:	20000042 	.word	0x20000042
 8001ab0:	200000ec 	.word	0x200000ec
 8001ab4:	20000324 	.word	0x20000324
 8001ab8:	0800ae50 	.word	0x0800ae50
 8001abc:	0800ae58 	.word	0x0800ae58

08001ac0 <ssd1306_SensorView>:

void ssd1306_SensorView(){
 8001ac0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8001ac4:	b09a      	sub	sp, #104	@ 0x68
	uint8_t msg[100];
	ssd1306_Fill(Black);
 8001ac6:	2000      	movs	r0, #0
 8001ac8:	f001 fa20 	bl	8002f0c <ssd1306_Fill>
	ssd1306_SetCursor(0, 0);
 8001acc:	2100      	movs	r1, #0
 8001ace:	4608      	mov	r0, r1
 8001ad0:	f001 fb54 	bl	800317c <ssd1306_SetCursor>
	sprintf(msg, "SENSOR");
 8001ad4:	4b80      	ldr	r3, [pc, #512]	@ (8001cd8 <ssd1306_SensorView+0x218>)
 8001ad6:	e893 0003 	ldmia.w	r3, {r0, r1}
 8001ada:	9001      	str	r0, [sp, #4]
 8001adc:	f8ad 1008 	strh.w	r1, [sp, #8]
 8001ae0:	0c09      	lsrs	r1, r1, #16
 8001ae2:	f88d 100a 	strb.w	r1, [sp, #10]
	ssd1306_WriteString(msg, Font_11x18, White);
 8001ae6:	4c7d      	ldr	r4, [pc, #500]	@ (8001cdc <ssd1306_SensorView+0x21c>)
 8001ae8:	2301      	movs	r3, #1
 8001aea:	e894 0006 	ldmia.w	r4, {r1, r2}
 8001aee:	a801      	add	r0, sp, #4
 8001af0:	f001 fb2a 	bl	8003148 <ssd1306_WriteString>
	ssd1306_SetCursor(0, 18);
 8001af4:	2112      	movs	r1, #18
 8001af6:	2000      	movs	r0, #0
 8001af8:	f001 fb40 	bl	800317c <ssd1306_SetCursor>
	sprintf(msg, "T:%dC",(uint8_t)DHT11_Info.temp);
 8001afc:	4d78      	ldr	r5, [pc, #480]	@ (8001ce0 <ssd1306_SensorView+0x220>)
 8001afe:	6868      	ldr	r0, [r5, #4]
 8001b00:	f7ff fa6a 	bl	8000fd8 <__aeabi_f2uiz>
 8001b04:	b2c2      	uxtb	r2, r0
 8001b06:	4977      	ldr	r1, [pc, #476]	@ (8001ce4 <ssd1306_SensorView+0x224>)
 8001b08:	a801      	add	r0, sp, #4
 8001b0a:	f005 fc6d 	bl	80073e8 <siprintf>
	ssd1306_WriteString(msg, Font_11x18, White);
 8001b0e:	2301      	movs	r3, #1
 8001b10:	e894 0006 	ldmia.w	r4, {r1, r2}
 8001b14:	a801      	add	r0, sp, #4
 8001b16:	f001 fb17 	bl	8003148 <ssd1306_WriteString>
	ssd1306_SetCursor(64, 18);
 8001b1a:	2112      	movs	r1, #18
 8001b1c:	2040      	movs	r0, #64	@ 0x40
 8001b1e:	f001 fb2d 	bl	800317c <ssd1306_SetCursor>
	sprintf(msg, "H:%d%%",(uint8_t)DHT11_Info.hum);
 8001b22:	6828      	ldr	r0, [r5, #0]
 8001b24:	f7ff fa58 	bl	8000fd8 <__aeabi_f2uiz>
 8001b28:	b2c2      	uxtb	r2, r0
 8001b2a:	496f      	ldr	r1, [pc, #444]	@ (8001ce8 <ssd1306_SensorView+0x228>)
 8001b2c:	a801      	add	r0, sp, #4
 8001b2e:	f005 fc5b 	bl	80073e8 <siprintf>
	ssd1306_WriteString(msg, Font_11x18, White);
 8001b32:	2301      	movs	r3, #1
 8001b34:	e894 0006 	ldmia.w	r4, {r1, r2}
 8001b38:	a801      	add	r0, sp, #4
 8001b3a:	f001 fb05 	bl	8003148 <ssd1306_WriteString>
	ssd1306_SetCursor(0, 36);
 8001b3e:	2124      	movs	r1, #36	@ 0x24
 8001b40:	2000      	movs	r0, #0
 8001b42:	f001 fb1b 	bl	800317c <ssd1306_SetCursor>
	sprintf(msg, "L:%d",(uint8_t)DHT11_Alarm_L.temp);
 8001b46:	f8df 81a4 	ldr.w	r8, [pc, #420]	@ 8001cec <ssd1306_SensorView+0x22c>
 8001b4a:	f8d8 0004 	ldr.w	r0, [r8, #4]
 8001b4e:	f7ff fa43 	bl	8000fd8 <__aeabi_f2uiz>
 8001b52:	4f67      	ldr	r7, [pc, #412]	@ (8001cf0 <ssd1306_SensorView+0x230>)
 8001b54:	b2c2      	uxtb	r2, r0
 8001b56:	4639      	mov	r1, r7
 8001b58:	a801      	add	r0, sp, #4
 8001b5a:	f005 fc45 	bl	80073e8 <siprintf>
	ssd1306_WriteString(msg, Font_7x10, White);
 8001b5e:	4c65      	ldr	r4, [pc, #404]	@ (8001cf4 <ssd1306_SensorView+0x234>)
 8001b60:	2301      	movs	r3, #1
 8001b62:	e894 0006 	ldmia.w	r4, {r1, r2}
 8001b66:	a801      	add	r0, sp, #4
 8001b68:	f001 faee 	bl	8003148 <ssd1306_WriteString>
	ssd1306_SetCursor(32, 36);
 8001b6c:	2124      	movs	r1, #36	@ 0x24
 8001b6e:	2020      	movs	r0, #32
 8001b70:	f001 fb04 	bl	800317c <ssd1306_SetCursor>
	sprintf(msg, "H:%d",(uint8_t)DHT11_Alarm_H.temp);
 8001b74:	4e60      	ldr	r6, [pc, #384]	@ (8001cf8 <ssd1306_SensorView+0x238>)
 8001b76:	6870      	ldr	r0, [r6, #4]
 8001b78:	f7ff fa2e 	bl	8000fd8 <__aeabi_f2uiz>
 8001b7c:	4d5f      	ldr	r5, [pc, #380]	@ (8001cfc <ssd1306_SensorView+0x23c>)
 8001b7e:	b2c2      	uxtb	r2, r0
 8001b80:	4629      	mov	r1, r5
 8001b82:	a801      	add	r0, sp, #4
 8001b84:	f005 fc30 	bl	80073e8 <siprintf>
	ssd1306_WriteString(msg, Font_7x10, White);
 8001b88:	2301      	movs	r3, #1
 8001b8a:	e894 0006 	ldmia.w	r4, {r1, r2}
 8001b8e:	a801      	add	r0, sp, #4
 8001b90:	f001 fada 	bl	8003148 <ssd1306_WriteString>
	ssd1306_SetCursor(64, 36);
 8001b94:	2124      	movs	r1, #36	@ 0x24
 8001b96:	2040      	movs	r0, #64	@ 0x40
 8001b98:	f001 faf0 	bl	800317c <ssd1306_SetCursor>
	sprintf(msg, "L:%d",(uint8_t)DHT11_Alarm_L.hum);
 8001b9c:	f8d8 0000 	ldr.w	r0, [r8]
 8001ba0:	f7ff fa1a 	bl	8000fd8 <__aeabi_f2uiz>
 8001ba4:	b2c2      	uxtb	r2, r0
 8001ba6:	4639      	mov	r1, r7
 8001ba8:	a801      	add	r0, sp, #4
 8001baa:	f005 fc1d 	bl	80073e8 <siprintf>
	ssd1306_WriteString(msg, Font_7x10, White);
 8001bae:	2301      	movs	r3, #1
 8001bb0:	e894 0006 	ldmia.w	r4, {r1, r2}
 8001bb4:	a801      	add	r0, sp, #4
 8001bb6:	f001 fac7 	bl	8003148 <ssd1306_WriteString>
	ssd1306_SetCursor(96, 36);
 8001bba:	2124      	movs	r1, #36	@ 0x24
 8001bbc:	2060      	movs	r0, #96	@ 0x60
 8001bbe:	f001 fadd 	bl	800317c <ssd1306_SetCursor>
	sprintf(msg, "H:%d",(uint8_t)DHT11_Alarm_H.hum);
 8001bc2:	6830      	ldr	r0, [r6, #0]
 8001bc4:	f7ff fa08 	bl	8000fd8 <__aeabi_f2uiz>
 8001bc8:	b2c2      	uxtb	r2, r0
 8001bca:	4629      	mov	r1, r5
 8001bcc:	a801      	add	r0, sp, #4
 8001bce:	f005 fc0b 	bl	80073e8 <siprintf>
	ssd1306_WriteString(msg, Font_7x10, White);
 8001bd2:	2301      	movs	r3, #1
 8001bd4:	e894 0006 	ldmia.w	r4, {r1, r2}
 8001bd8:	a801      	add	r0, sp, #4
 8001bda:	f001 fab5 	bl	8003148 <ssd1306_WriteString>
	ssd1306_SetCursor(0, 46);
 8001bde:	212e      	movs	r1, #46	@ 0x2e
 8001be0:	2000      	movs	r0, #0
 8001be2:	f001 facb 	bl	800317c <ssd1306_SetCursor>
	sprintf(msg, "SOIL");
 8001be6:	4b46      	ldr	r3, [pc, #280]	@ (8001d00 <ssd1306_SensorView+0x240>)
 8001be8:	e893 0003 	ldmia.w	r3, {r0, r1}
 8001bec:	9001      	str	r0, [sp, #4]
 8001bee:	f88d 1008 	strb.w	r1, [sp, #8]
	ssd1306_WriteString(msg, Font_7x10, White);
 8001bf2:	2301      	movs	r3, #1
 8001bf4:	e894 0006 	ldmia.w	r4, {r1, r2}
 8001bf8:	a801      	add	r0, sp, #4
 8001bfa:	f001 faa5 	bl	8003148 <ssd1306_WriteString>
	ssd1306_SetCursor(32, 46);
 8001bfe:	212e      	movs	r1, #46	@ 0x2e
 8001c00:	2020      	movs	r0, #32
 8001c02:	f001 fabb 	bl	800317c <ssd1306_SetCursor>
	sprintf(msg, "%d",PUMP[2]);
 8001c06:	4e3f      	ldr	r6, [pc, #252]	@ (8001d04 <ssd1306_SensorView+0x244>)
 8001c08:	4d3f      	ldr	r5, [pc, #252]	@ (8001d08 <ssd1306_SensorView+0x248>)
 8001c0a:	88b2      	ldrh	r2, [r6, #4]
 8001c0c:	4629      	mov	r1, r5
 8001c0e:	a801      	add	r0, sp, #4
 8001c10:	f005 fbea 	bl	80073e8 <siprintf>
	ssd1306_WriteString(msg, Font_7x10, White);
 8001c14:	2301      	movs	r3, #1
 8001c16:	e894 0006 	ldmia.w	r4, {r1, r2}
 8001c1a:	a801      	add	r0, sp, #4
 8001c1c:	f001 fa94 	bl	8003148 <ssd1306_WriteString>
	ssd1306_SetCursor(64, 46);
 8001c20:	212e      	movs	r1, #46	@ 0x2e
 8001c22:	2040      	movs	r0, #64	@ 0x40
 8001c24:	f001 faaa 	bl	800317c <ssd1306_SetCursor>
	sprintf(msg, "%d",PUMP[3]);
 8001c28:	88f2      	ldrh	r2, [r6, #6]
 8001c2a:	4629      	mov	r1, r5
 8001c2c:	a801      	add	r0, sp, #4
 8001c2e:	f005 fbdb 	bl	80073e8 <siprintf>
	ssd1306_WriteString(msg, Font_7x10, White);
 8001c32:	2301      	movs	r3, #1
 8001c34:	e894 0006 	ldmia.w	r4, {r1, r2}
 8001c38:	a801      	add	r0, sp, #4
 8001c3a:	f001 fa85 	bl	8003148 <ssd1306_WriteString>
	ssd1306_SetCursor(96, 46);
 8001c3e:	212e      	movs	r1, #46	@ 0x2e
 8001c40:	2060      	movs	r0, #96	@ 0x60
 8001c42:	f001 fa9b 	bl	800317c <ssd1306_SetCursor>
	sprintf(msg, "%d",PUMP[4]);
 8001c46:	8932      	ldrh	r2, [r6, #8]
 8001c48:	4629      	mov	r1, r5
 8001c4a:	a801      	add	r0, sp, #4
 8001c4c:	f005 fbcc 	bl	80073e8 <siprintf>
	ssd1306_WriteString(msg, Font_7x10, White);
 8001c50:	2301      	movs	r3, #1
 8001c52:	e894 0006 	ldmia.w	r4, {r1, r2}
 8001c56:	a801      	add	r0, sp, #4
 8001c58:	f001 fa76 	bl	8003148 <ssd1306_WriteString>
	ssd1306_SetCursor(0 , 56);
 8001c5c:	2138      	movs	r1, #56	@ 0x38
 8001c5e:	2000      	movs	r0, #0
 8001c60:	f001 fa8c 	bl	800317c <ssd1306_SetCursor>
	sprintf(msg, "<");
 8001c64:	233c      	movs	r3, #60	@ 0x3c
 8001c66:	f8ad 3004 	strh.w	r3, [sp, #4]
	ssd1306_WriteString(msg, Font_6x8, White);
 8001c6a:	4c28      	ldr	r4, [pc, #160]	@ (8001d0c <ssd1306_SensorView+0x24c>)
 8001c6c:	2301      	movs	r3, #1
 8001c6e:	e894 0006 	ldmia.w	r4, {r1, r2}
 8001c72:	a801      	add	r0, sp, #4
 8001c74:	f001 fa68 	bl	8003148 <ssd1306_WriteString>
	ssd1306_SetCursor(16, 56);
 8001c78:	2138      	movs	r1, #56	@ 0x38
 8001c7a:	2010      	movs	r0, #16
 8001c7c:	f001 fa7e 	bl	800317c <ssd1306_SetCursor>
	sprintf(msg, "%s", settings[FLAG_NowSettingVal]);
 8001c80:	4b23      	ldr	r3, [pc, #140]	@ (8001d10 <ssd1306_SensorView+0x250>)
 8001c82:	781a      	ldrb	r2, [r3, #0]
 8001c84:	4b23      	ldr	r3, [pc, #140]	@ (8001d14 <ssd1306_SensorView+0x254>)
 8001c86:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8001c8a:	a801      	add	r0, sp, #4
 8001c8c:	f005 fd25 	bl	80076da <strcpy>
	ssd1306_WriteString(msg, Font_6x8, White);
 8001c90:	2301      	movs	r3, #1
 8001c92:	e894 0006 	ldmia.w	r4, {r1, r2}
 8001c96:	a801      	add	r0, sp, #4
 8001c98:	f001 fa56 	bl	8003148 <ssd1306_WriteString>
	ssd1306_SetCursor(64, 56);
 8001c9c:	2138      	movs	r1, #56	@ 0x38
 8001c9e:	2040      	movs	r0, #64	@ 0x40
 8001ca0:	f001 fa6c 	bl	800317c <ssd1306_SetCursor>
	sprintf(msg, " \\/");
 8001ca4:	4b1c      	ldr	r3, [pc, #112]	@ (8001d18 <ssd1306_SensorView+0x258>)
 8001ca6:	9301      	str	r3, [sp, #4]
	ssd1306_WriteString(msg, Font_6x8, White);
 8001ca8:	2301      	movs	r3, #1
 8001caa:	e894 0006 	ldmia.w	r4, {r1, r2}
 8001cae:	a801      	add	r0, sp, #4
 8001cb0:	f001 fa4a 	bl	8003148 <ssd1306_WriteString>
	ssd1306_SetCursor(96, 56);
 8001cb4:	2138      	movs	r1, #56	@ 0x38
 8001cb6:	2060      	movs	r0, #96	@ 0x60
 8001cb8:	f001 fa60 	bl	800317c <ssd1306_SetCursor>
	sprintf(msg, " /\\");
 8001cbc:	4b17      	ldr	r3, [pc, #92]	@ (8001d1c <ssd1306_SensorView+0x25c>)
 8001cbe:	9301      	str	r3, [sp, #4]
	ssd1306_WriteString(msg, Font_6x8, White);
 8001cc0:	2301      	movs	r3, #1
 8001cc2:	e894 0006 	ldmia.w	r4, {r1, r2}
 8001cc6:	a801      	add	r0, sp, #4
 8001cc8:	f001 fa3e 	bl	8003148 <ssd1306_WriteString>
	ssd1306_UpdateScreen();
 8001ccc:	f001 f92c 	bl	8002f28 <ssd1306_UpdateScreen>
}
 8001cd0:	b01a      	add	sp, #104	@ 0x68
 8001cd2:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8001cd6:	bf00      	nop
 8001cd8:	0800ae60 	.word	0x0800ae60
 8001cdc:	200000e4 	.word	0x200000e4
 8001ce0:	2000031c 	.word	0x2000031c
 8001ce4:	0800ae68 	.word	0x0800ae68
 8001ce8:	0800ae70 	.word	0x0800ae70
 8001cec:	200000d0 	.word	0x200000d0
 8001cf0:	0800ae78 	.word	0x0800ae78
 8001cf4:	200000ec 	.word	0x200000ec
 8001cf8:	200000d8 	.word	0x200000d8
 8001cfc:	0800ae80 	.word	0x0800ae80
 8001d00:	0800ae88 	.word	0x0800ae88
 8001d04:	200003a0 	.word	0x200003a0
 8001d08:	0800ae4c 	.word	0x0800ae4c
 8001d0c:	200000f4 	.word	0x200000f4
 8001d10:	20000096 	.word	0x20000096
 8001d14:	20000098 	.word	0x20000098
 8001d18:	002f5c20 	.word	0x002f5c20
 8001d1c:	005c2f20 	.word	0x005c2f20

08001d20 <ssd1306_PumpView>:

void ssd1306_PumpView(){
 8001d20:	b570      	push	{r4, r5, r6, lr}
 8001d22:	b09a      	sub	sp, #104	@ 0x68
	uint8_t msg[100];
	ssd1306_Fill(Black);
 8001d24:	2000      	movs	r0, #0
 8001d26:	f001 f8f1 	bl	8002f0c <ssd1306_Fill>
	ssd1306_SetCursor(0, 0);
 8001d2a:	2100      	movs	r1, #0
 8001d2c:	4608      	mov	r0, r1
 8001d2e:	f001 fa25 	bl	800317c <ssd1306_SetCursor>
	sprintf(msg, "PUMP");
 8001d32:	ac01      	add	r4, sp, #4
 8001d34:	4e4d      	ldr	r6, [pc, #308]	@ (8001e6c <ssd1306_PumpView+0x14c>)
 8001d36:	e896 0003 	ldmia.w	r6, {r0, r1}
 8001d3a:	9001      	str	r0, [sp, #4]
 8001d3c:	f88d 1008 	strb.w	r1, [sp, #8]
	ssd1306_WriteString(msg, Font_11x18, White);
 8001d40:	4d4b      	ldr	r5, [pc, #300]	@ (8001e70 <ssd1306_PumpView+0x150>)
 8001d42:	2301      	movs	r3, #1
 8001d44:	e895 0006 	ldmia.w	r5, {r1, r2}
 8001d48:	4620      	mov	r0, r4
 8001d4a:	f001 f9fd 	bl	8003148 <ssd1306_WriteString>
	ssd1306_SetCursor(0, 18);
 8001d4e:	2112      	movs	r1, #18
 8001d50:	2000      	movs	r0, #0
 8001d52:	f001 fa13 	bl	800317c <ssd1306_SetCursor>

	sprintf(msg, "PUMP");
 8001d56:	e896 0003 	ldmia.w	r6, {r0, r1}
 8001d5a:	9001      	str	r0, [sp, #4]
 8001d5c:	f88d 1008 	strb.w	r1, [sp, #8]
	ssd1306_WriteString(msg, Font_11x18, White);
 8001d60:	2301      	movs	r3, #1
 8001d62:	e895 0006 	ldmia.w	r5, {r1, r2}
 8001d66:	4620      	mov	r0, r4
 8001d68:	f001 f9ee 	bl	8003148 <ssd1306_WriteString>
	ssd1306_SetCursor(0, 18);
 8001d6c:	2112      	movs	r1, #18
 8001d6e:	2000      	movs	r0, #0
 8001d70:	f001 fa04 	bl	800317c <ssd1306_SetCursor>


	sprintf(msg, "U:%d\r\n", PUMP[0]);
 8001d74:	4e3f      	ldr	r6, [pc, #252]	@ (8001e74 <ssd1306_PumpView+0x154>)
 8001d76:	8832      	ldrh	r2, [r6, #0]
 8001d78:	493f      	ldr	r1, [pc, #252]	@ (8001e78 <ssd1306_PumpView+0x158>)
 8001d7a:	4620      	mov	r0, r4
 8001d7c:	f005 fb34 	bl	80073e8 <siprintf>
	ssd1306_WriteString(msg, Font_11x18, White);
 8001d80:	2301      	movs	r3, #1
 8001d82:	e895 0006 	ldmia.w	r5, {r1, r2}
 8001d86:	4620      	mov	r0, r4
 8001d88:	f001 f9de 	bl	8003148 <ssd1306_WriteString>
	ssd1306_SetCursor(64, 18);
 8001d8c:	2112      	movs	r1, #18
 8001d8e:	2040      	movs	r0, #64	@ 0x40
 8001d90:	f001 f9f4 	bl	800317c <ssd1306_SetCursor>
	sprintf(msg, "I:%d\r\n", PUMP[1]);
 8001d94:	8872      	ldrh	r2, [r6, #2]
 8001d96:	4939      	ldr	r1, [pc, #228]	@ (8001e7c <ssd1306_PumpView+0x15c>)
 8001d98:	4620      	mov	r0, r4
 8001d9a:	f005 fb25 	bl	80073e8 <siprintf>
	ssd1306_WriteString(msg, Font_11x18, White);
 8001d9e:	2301      	movs	r3, #1
 8001da0:	e895 0006 	ldmia.w	r5, {r1, r2}
 8001da4:	4620      	mov	r0, r4
 8001da6:	f001 f9cf 	bl	8003148 <ssd1306_WriteString>
	ssd1306_SetCursor(0, 36);
 8001daa:	2124      	movs	r1, #36	@ 0x24
 8001dac:	2000      	movs	r0, #0
 8001dae:	f001 f9e5 	bl	800317c <ssd1306_SetCursor>
	sprintf(msg, "Duty:%d", PUMP_PWM);
 8001db2:	4b33      	ldr	r3, [pc, #204]	@ (8001e80 <ssd1306_PumpView+0x160>)
 8001db4:	881a      	ldrh	r2, [r3, #0]
 8001db6:	4933      	ldr	r1, [pc, #204]	@ (8001e84 <ssd1306_PumpView+0x164>)
 8001db8:	4620      	mov	r0, r4
 8001dba:	f005 fb15 	bl	80073e8 <siprintf>
	ssd1306_WriteString(msg, Font_11x18, White);
 8001dbe:	2301      	movs	r3, #1
 8001dc0:	e895 0006 	ldmia.w	r5, {r1, r2}
 8001dc4:	4620      	mov	r0, r4
 8001dc6:	f001 f9bf 	bl	8003148 <ssd1306_WriteString>
	ssd1306_SetCursor(110, 36);
 8001dca:	2124      	movs	r1, #36	@ 0x24
 8001dcc:	206e      	movs	r0, #110	@ 0x6e
 8001dce:	f001 f9d5 	bl	800317c <ssd1306_SetCursor>
	sprintf(msg, "MAX");
 8001dd2:	4b2d      	ldr	r3, [pc, #180]	@ (8001e88 <ssd1306_PumpView+0x168>)
 8001dd4:	9301      	str	r3, [sp, #4]
	ssd1306_WriteString(msg, Font_6x8, White);
 8001dd6:	4d2d      	ldr	r5, [pc, #180]	@ (8001e8c <ssd1306_PumpView+0x16c>)
 8001dd8:	2301      	movs	r3, #1
 8001dda:	e895 0006 	ldmia.w	r5, {r1, r2}
 8001dde:	4620      	mov	r0, r4
 8001de0:	f001 f9b2 	bl	8003148 <ssd1306_WriteString>
	ssd1306_SetCursor(110, 45);
 8001de4:	212d      	movs	r1, #45	@ 0x2d
 8001de6:	206e      	movs	r0, #110	@ 0x6e
 8001de8:	f001 f9c8 	bl	800317c <ssd1306_SetCursor>
	sprintf(msg, "720");
 8001dec:	4b28      	ldr	r3, [pc, #160]	@ (8001e90 <ssd1306_PumpView+0x170>)
 8001dee:	9301      	str	r3, [sp, #4]
	ssd1306_WriteString(msg, Font_6x8, White);
 8001df0:	2301      	movs	r3, #1
 8001df2:	e895 0006 	ldmia.w	r5, {r1, r2}
 8001df6:	4620      	mov	r0, r4
 8001df8:	f001 f9a6 	bl	8003148 <ssd1306_WriteString>
	ssd1306_SetCursor(0 , 56);
 8001dfc:	2138      	movs	r1, #56	@ 0x38
 8001dfe:	2000      	movs	r0, #0
 8001e00:	f001 f9bc 	bl	800317c <ssd1306_SetCursor>
	sprintf(msg, "<");
 8001e04:	233c      	movs	r3, #60	@ 0x3c
 8001e06:	f8ad 3004 	strh.w	r3, [sp, #4]
	ssd1306_WriteString(msg, Font_6x8, White);
 8001e0a:	2301      	movs	r3, #1
 8001e0c:	e895 0006 	ldmia.w	r5, {r1, r2}
 8001e10:	4620      	mov	r0, r4
 8001e12:	f001 f999 	bl	8003148 <ssd1306_WriteString>
	ssd1306_SetCursor(16, 56);
 8001e16:	2138      	movs	r1, #56	@ 0x38
 8001e18:	2010      	movs	r0, #16
 8001e1a:	f001 f9af 	bl	800317c <ssd1306_SetCursor>
	sprintf(msg, "TimeSet");
 8001e1e:	4b1d      	ldr	r3, [pc, #116]	@ (8001e94 <ssd1306_PumpView+0x174>)
 8001e20:	e893 0003 	ldmia.w	r3, {r0, r1}
 8001e24:	e884 0003 	stmia.w	r4, {r0, r1}
	ssd1306_WriteString(msg, Font_6x8, White);
 8001e28:	2301      	movs	r3, #1
 8001e2a:	e895 0006 	ldmia.w	r5, {r1, r2}
 8001e2e:	4620      	mov	r0, r4
 8001e30:	f001 f98a 	bl	8003148 <ssd1306_WriteString>
	ssd1306_SetCursor(64, 56);
 8001e34:	2138      	movs	r1, #56	@ 0x38
 8001e36:	2040      	movs	r0, #64	@ 0x40
 8001e38:	f001 f9a0 	bl	800317c <ssd1306_SetCursor>
	sprintf(msg, " \\/");
 8001e3c:	4b16      	ldr	r3, [pc, #88]	@ (8001e98 <ssd1306_PumpView+0x178>)
 8001e3e:	9301      	str	r3, [sp, #4]
	ssd1306_WriteString(msg, Font_6x8, White);
 8001e40:	2301      	movs	r3, #1
 8001e42:	e895 0006 	ldmia.w	r5, {r1, r2}
 8001e46:	4620      	mov	r0, r4
 8001e48:	f001 f97e 	bl	8003148 <ssd1306_WriteString>
	ssd1306_SetCursor(96, 56);
 8001e4c:	2138      	movs	r1, #56	@ 0x38
 8001e4e:	2060      	movs	r0, #96	@ 0x60
 8001e50:	f001 f994 	bl	800317c <ssd1306_SetCursor>
	sprintf(msg, " /\\");
 8001e54:	4b11      	ldr	r3, [pc, #68]	@ (8001e9c <ssd1306_PumpView+0x17c>)
 8001e56:	9301      	str	r3, [sp, #4]
	ssd1306_WriteString(msg, Font_6x8, White);
 8001e58:	2301      	movs	r3, #1
 8001e5a:	e895 0006 	ldmia.w	r5, {r1, r2}
 8001e5e:	4620      	mov	r0, r4
 8001e60:	f001 f972 	bl	8003148 <ssd1306_WriteString>
	ssd1306_UpdateScreen();
 8001e64:	f001 f860 	bl	8002f28 <ssd1306_UpdateScreen>
}
 8001e68:	b01a      	add	sp, #104	@ 0x68
 8001e6a:	bd70      	pop	{r4, r5, r6, pc}
 8001e6c:	0800ae34 	.word	0x0800ae34
 8001e70:	200000e4 	.word	0x200000e4
 8001e74:	200003a0 	.word	0x200003a0
 8001e78:	0800ae90 	.word	0x0800ae90
 8001e7c:	0800ae98 	.word	0x0800ae98
 8001e80:	200000e2 	.word	0x200000e2
 8001e84:	0800aea0 	.word	0x0800aea0
 8001e88:	0058414d 	.word	0x0058414d
 8001e8c:	200000f4 	.word	0x200000f4
 8001e90:	00303237 	.word	0x00303237
 8001e94:	0800aea8 	.word	0x0800aea8
 8001e98:	002f5c20 	.word	0x002f5c20
 8001e9c:	005c2f20 	.word	0x005c2f20

08001ea0 <ssd1306_BuzzerView>:

void ssd1306_BuzzerView(){
 8001ea0:	b510      	push	{r4, lr}
 8001ea2:	b09a      	sub	sp, #104	@ 0x68
	uint8_t msg[100];
	ssd1306_Fill(Black);
 8001ea4:	2000      	movs	r0, #0
 8001ea6:	f001 f831 	bl	8002f0c <ssd1306_Fill>
	ssd1306_SetCursor(0, 0);
 8001eaa:	2100      	movs	r1, #0
 8001eac:	4608      	mov	r0, r1
 8001eae:	f001 f965 	bl	800317c <ssd1306_SetCursor>
	sprintf(msg, "BUZZER");
 8001eb2:	4b37      	ldr	r3, [pc, #220]	@ (8001f90 <ssd1306_BuzzerView+0xf0>)
 8001eb4:	e893 0003 	ldmia.w	r3, {r0, r1}
 8001eb8:	9001      	str	r0, [sp, #4]
 8001eba:	f8ad 1008 	strh.w	r1, [sp, #8]
 8001ebe:	0c09      	lsrs	r1, r1, #16
 8001ec0:	f88d 100a 	strb.w	r1, [sp, #10]
	ssd1306_WriteString(msg, Font_11x18, White);
 8001ec4:	4c33      	ldr	r4, [pc, #204]	@ (8001f94 <ssd1306_BuzzerView+0xf4>)
 8001ec6:	2301      	movs	r3, #1
 8001ec8:	e894 0006 	ldmia.w	r4, {r1, r2}
 8001ecc:	a801      	add	r0, sp, #4
 8001ece:	f001 f93b 	bl	8003148 <ssd1306_WriteString>
	ssd1306_SetCursor(0, 18);
 8001ed2:	2112      	movs	r1, #18
 8001ed4:	2000      	movs	r0, #0
 8001ed6:	f001 f951 	bl	800317c <ssd1306_SetCursor>
	sprintf(msg, "FREQ:%d\r\n",buzzer.frequency );
 8001eda:	4b2f      	ldr	r3, [pc, #188]	@ (8001f98 <ssd1306_BuzzerView+0xf8>)
 8001edc:	689a      	ldr	r2, [r3, #8]
 8001ede:	492f      	ldr	r1, [pc, #188]	@ (8001f9c <ssd1306_BuzzerView+0xfc>)
 8001ee0:	a801      	add	r0, sp, #4
 8001ee2:	f005 fa81 	bl	80073e8 <siprintf>
	ssd1306_WriteString(msg, Font_11x18, White);
 8001ee6:	2301      	movs	r3, #1
 8001ee8:	e894 0006 	ldmia.w	r4, {r1, r2}
 8001eec:	a801      	add	r0, sp, #4
 8001eee:	f001 f92b 	bl	8003148 <ssd1306_WriteString>
	ssd1306_SetCursor(0, 36);
 8001ef2:	2124      	movs	r1, #36	@ 0x24
 8001ef4:	2000      	movs	r0, #0
 8001ef6:	f001 f941 	bl	800317c <ssd1306_SetCursor>
    sprintf(msg, "MUTE: %s\r\n", FLAG_MUTE ? "ON" : "OFF");
 8001efa:	4b29      	ldr	r3, [pc, #164]	@ (8001fa0 <ssd1306_BuzzerView+0x100>)
 8001efc:	7819      	ldrb	r1, [r3, #0]
 8001efe:	4a29      	ldr	r2, [pc, #164]	@ (8001fa4 <ssd1306_BuzzerView+0x104>)
 8001f00:	4b29      	ldr	r3, [pc, #164]	@ (8001fa8 <ssd1306_BuzzerView+0x108>)
 8001f02:	2900      	cmp	r1, #0
 8001f04:	bf18      	it	ne
 8001f06:	461a      	movne	r2, r3
 8001f08:	4928      	ldr	r1, [pc, #160]	@ (8001fac <ssd1306_BuzzerView+0x10c>)
 8001f0a:	a801      	add	r0, sp, #4
 8001f0c:	f005 fa6c 	bl	80073e8 <siprintf>
    ssd1306_WriteString(msg, Font_11x18, White);
 8001f10:	2301      	movs	r3, #1
 8001f12:	e9d4 1200 	ldrd	r1, r2, [r4]
 8001f16:	a801      	add	r0, sp, #4
 8001f18:	f001 f916 	bl	8003148 <ssd1306_WriteString>
	ssd1306_SetCursor(0 , 56);
 8001f1c:	2138      	movs	r1, #56	@ 0x38
 8001f1e:	2000      	movs	r0, #0
 8001f20:	f001 f92c 	bl	800317c <ssd1306_SetCursor>
	sprintf(msg, "<");
 8001f24:	233c      	movs	r3, #60	@ 0x3c
 8001f26:	f8ad 3004 	strh.w	r3, [sp, #4]
	ssd1306_WriteString(msg, Font_6x8, White);
 8001f2a:	4c21      	ldr	r4, [pc, #132]	@ (8001fb0 <ssd1306_BuzzerView+0x110>)
 8001f2c:	2301      	movs	r3, #1
 8001f2e:	e894 0006 	ldmia.w	r4, {r1, r2}
 8001f32:	a801      	add	r0, sp, #4
 8001f34:	f001 f908 	bl	8003148 <ssd1306_WriteString>
	ssd1306_SetCursor(24, 56);
 8001f38:	2138      	movs	r1, #56	@ 0x38
 8001f3a:	2018      	movs	r0, #24
 8001f3c:	f001 f91e 	bl	800317c <ssd1306_SetCursor>
	sprintf(msg, "MUTE");
 8001f40:	4b1c      	ldr	r3, [pc, #112]	@ (8001fb4 <ssd1306_BuzzerView+0x114>)
 8001f42:	e893 0003 	ldmia.w	r3, {r0, r1}
 8001f46:	9001      	str	r0, [sp, #4]
 8001f48:	f88d 1008 	strb.w	r1, [sp, #8]
	ssd1306_WriteString(msg, Font_6x8, White);
 8001f4c:	2301      	movs	r3, #1
 8001f4e:	e894 0006 	ldmia.w	r4, {r1, r2}
 8001f52:	a801      	add	r0, sp, #4
 8001f54:	f001 f8f8 	bl	8003148 <ssd1306_WriteString>
	ssd1306_SetCursor(64, 56);
 8001f58:	2138      	movs	r1, #56	@ 0x38
 8001f5a:	2040      	movs	r0, #64	@ 0x40
 8001f5c:	f001 f90e 	bl	800317c <ssd1306_SetCursor>
	sprintf(msg, " \\/");
 8001f60:	4b15      	ldr	r3, [pc, #84]	@ (8001fb8 <ssd1306_BuzzerView+0x118>)
 8001f62:	9301      	str	r3, [sp, #4]
	ssd1306_WriteString(msg, Font_6x8, White);
 8001f64:	2301      	movs	r3, #1
 8001f66:	e894 0006 	ldmia.w	r4, {r1, r2}
 8001f6a:	a801      	add	r0, sp, #4
 8001f6c:	f001 f8ec 	bl	8003148 <ssd1306_WriteString>
	ssd1306_SetCursor(96, 56);
 8001f70:	2138      	movs	r1, #56	@ 0x38
 8001f72:	2060      	movs	r0, #96	@ 0x60
 8001f74:	f001 f902 	bl	800317c <ssd1306_SetCursor>
	sprintf(msg, " /\\");
 8001f78:	4b10      	ldr	r3, [pc, #64]	@ (8001fbc <ssd1306_BuzzerView+0x11c>)
 8001f7a:	9301      	str	r3, [sp, #4]
	ssd1306_WriteString(msg, Font_6x8, White);
 8001f7c:	2301      	movs	r3, #1
 8001f7e:	e894 0006 	ldmia.w	r4, {r1, r2}
 8001f82:	a801      	add	r0, sp, #4
 8001f84:	f001 f8e0 	bl	8003148 <ssd1306_WriteString>
	ssd1306_UpdateScreen();
 8001f88:	f000 ffce 	bl	8002f28 <ssd1306_UpdateScreen>
}
 8001f8c:	b01a      	add	sp, #104	@ 0x68
 8001f8e:	bd10      	pop	{r4, pc}
 8001f90:	0800aeb8 	.word	0x0800aeb8
 8001f94:	200000e4 	.word	0x200000e4
 8001f98:	200000ac 	.word	0x200000ac
 8001f9c:	0800aec0 	.word	0x0800aec0
 8001fa0:	200000e0 	.word	0x200000e0
 8001fa4:	0800aeb4 	.word	0x0800aeb4
 8001fa8:	0800aeb0 	.word	0x0800aeb0
 8001fac:	0800aecc 	.word	0x0800aecc
 8001fb0:	200000f4 	.word	0x200000f4
 8001fb4:	0800aed8 	.word	0x0800aed8
 8001fb8:	002f5c20 	.word	0x002f5c20
 8001fbc:	005c2f20 	.word	0x005c2f20

08001fc0 <ssd1306_ConfigView>:

ssd1306_ConfigView(){
 8001fc0:	b570      	push	{r4, r5, r6, lr}
 8001fc2:	b09c      	sub	sp, #112	@ 0x70
	uint8_t msg[100];
	ssd1306_Fill(Black);
 8001fc4:	2000      	movs	r0, #0
 8001fc6:	f000 ffa1 	bl	8002f0c <ssd1306_Fill>
	ssd1306_SetCursor(0, 0);
 8001fca:	2100      	movs	r1, #0
 8001fcc:	4608      	mov	r0, r1
 8001fce:	f001 f8d5 	bl	800317c <ssd1306_SetCursor>
	sprintf(msg, "CONFIG");
 8001fd2:	4b4d      	ldr	r3, [pc, #308]	@ (8002108 <ssd1306_ConfigView+0x148>)
 8001fd4:	e893 0003 	ldmia.w	r3, {r0, r1}
 8001fd8:	9003      	str	r0, [sp, #12]
 8001fda:	f8ad 1010 	strh.w	r1, [sp, #16]
 8001fde:	0c09      	lsrs	r1, r1, #16
 8001fe0:	f88d 1012 	strb.w	r1, [sp, #18]
	ssd1306_WriteString(msg, Font_11x18, White);
 8001fe4:	4a49      	ldr	r2, [pc, #292]	@ (800210c <ssd1306_ConfigView+0x14c>)
 8001fe6:	2301      	movs	r3, #1
 8001fe8:	ca06      	ldmia	r2, {r1, r2}
 8001fea:	a803      	add	r0, sp, #12
 8001fec:	f001 f8ac 	bl	8003148 <ssd1306_WriteString>
	ssd1306_SetCursor(0, 18);
 8001ff0:	2112      	movs	r1, #18
 8001ff2:	2000      	movs	r0, #0
 8001ff4:	f001 f8c2 	bl	800317c <ssd1306_SetCursor>
	sprintf(msg, "RUN TIME");
 8001ff8:	4a45      	ldr	r2, [pc, #276]	@ (8002110 <ssd1306_ConfigView+0x150>)
 8001ffa:	ab03      	add	r3, sp, #12
 8001ffc:	ca07      	ldmia	r2, {r0, r1, r2}
 8001ffe:	c303      	stmia	r3!, {r0, r1}
 8002000:	701a      	strb	r2, [r3, #0]
	ssd1306_WriteString(msg, Font_6x8, White);
 8002002:	4c44      	ldr	r4, [pc, #272]	@ (8002114 <ssd1306_ConfigView+0x154>)
 8002004:	2301      	movs	r3, #1
 8002006:	e894 0006 	ldmia.w	r4, {r1, r2}
 800200a:	a803      	add	r0, sp, #12
 800200c:	f001 f89c 	bl	8003148 <ssd1306_WriteString>
	ssd1306_SetCursor(0, 26);
 8002010:	211a      	movs	r1, #26
 8002012:	2000      	movs	r0, #0
 8002014:	f001 f8b2 	bl	800317c <ssd1306_SetCursor>
	sprintf(msg, "%02u:%02u:%02u", Time.hours, Time.minutes, Time.seconds);
 8002018:	4a3f      	ldr	r2, [pc, #252]	@ (8002118 <ssd1306_ConfigView+0x158>)
 800201a:	4e40      	ldr	r6, [pc, #256]	@ (800211c <ssd1306_ConfigView+0x15c>)
 800201c:	6893      	ldr	r3, [r2, #8]
 800201e:	9300      	str	r3, [sp, #0]
 8002020:	6853      	ldr	r3, [r2, #4]
 8002022:	6812      	ldr	r2, [r2, #0]
 8002024:	4631      	mov	r1, r6
 8002026:	a803      	add	r0, sp, #12
 8002028:	f005 f9de 	bl	80073e8 <siprintf>
	ssd1306_WriteString(msg, Font_7x10, White);
 800202c:	4d3c      	ldr	r5, [pc, #240]	@ (8002120 <ssd1306_ConfigView+0x160>)
 800202e:	2301      	movs	r3, #1
 8002030:	e895 0006 	ldmia.w	r5, {r1, r2}
 8002034:	a803      	add	r0, sp, #12
 8002036:	f001 f887 	bl	8003148 <ssd1306_WriteString>
	ssd1306_SetCursor(0, 36);
 800203a:	2124      	movs	r1, #36	@ 0x24
 800203c:	2000      	movs	r0, #0
 800203e:	f001 f89d 	bl	800317c <ssd1306_SetCursor>
	sprintf(msg, "SET TIME");
 8002042:	4a38      	ldr	r2, [pc, #224]	@ (8002124 <ssd1306_ConfigView+0x164>)
 8002044:	ab03      	add	r3, sp, #12
 8002046:	ca07      	ldmia	r2, {r0, r1, r2}
 8002048:	c303      	stmia	r3!, {r0, r1}
 800204a:	701a      	strb	r2, [r3, #0]
	ssd1306_WriteString(msg, Font_6x8, White);
 800204c:	2301      	movs	r3, #1
 800204e:	e894 0006 	ldmia.w	r4, {r1, r2}
 8002052:	a803      	add	r0, sp, #12
 8002054:	f001 f878 	bl	8003148 <ssd1306_WriteString>
	ssd1306_SetCursor(0, 44);
 8002058:	212c      	movs	r1, #44	@ 0x2c
 800205a:	2000      	movs	r0, #0
 800205c:	f001 f88e 	bl	800317c <ssd1306_SetCursor>
	sprintf(msg, "%02u:%02u:%02u", ALARM_Time.hours, ALARM_Time.minutes, ALARM_Time.seconds);
 8002060:	4a31      	ldr	r2, [pc, #196]	@ (8002128 <ssd1306_ConfigView+0x168>)
 8002062:	6893      	ldr	r3, [r2, #8]
 8002064:	9300      	str	r3, [sp, #0]
 8002066:	6853      	ldr	r3, [r2, #4]
 8002068:	6812      	ldr	r2, [r2, #0]
 800206a:	4631      	mov	r1, r6
 800206c:	a803      	add	r0, sp, #12
 800206e:	f005 f9bb 	bl	80073e8 <siprintf>
	ssd1306_WriteString(msg, Font_7x10, White);
 8002072:	2301      	movs	r3, #1
 8002074:	e895 0006 	ldmia.w	r5, {r1, r2}
 8002078:	a803      	add	r0, sp, #12
 800207a:	f001 f865 	bl	8003148 <ssd1306_WriteString>

	ssd1306_SetCursor(0, 56);
 800207e:	2138      	movs	r1, #56	@ 0x38
 8002080:	2000      	movs	r0, #0
 8002082:	f001 f87b 	bl	800317c <ssd1306_SetCursor>
	sprintf(msg, "<");
 8002086:	233c      	movs	r3, #60	@ 0x3c
 8002088:	f8ad 300c 	strh.w	r3, [sp, #12]
	ssd1306_WriteString(msg, Font_6x8, White);
 800208c:	2301      	movs	r3, #1
 800208e:	e894 0006 	ldmia.w	r4, {r1, r2}
 8002092:	a803      	add	r0, sp, #12
 8002094:	f001 f858 	bl	8003148 <ssd1306_WriteString>
	ssd1306_SetCursor(32, 56);
 8002098:	2138      	movs	r1, #56	@ 0x38
 800209a:	2020      	movs	r0, #32
 800209c:	f001 f86e 	bl	800317c <ssd1306_SetCursor>
	sprintf(msg, "+h");
 80020a0:	4b22      	ldr	r3, [pc, #136]	@ (800212c <ssd1306_ConfigView+0x16c>)
 80020a2:	681b      	ldr	r3, [r3, #0]
 80020a4:	f8ad 300c 	strh.w	r3, [sp, #12]
 80020a8:	0c1b      	lsrs	r3, r3, #16
 80020aa:	f88d 300e 	strb.w	r3, [sp, #14]
	ssd1306_WriteString(msg, Font_6x8, White);
 80020ae:	2301      	movs	r3, #1
 80020b0:	e894 0006 	ldmia.w	r4, {r1, r2}
 80020b4:	a803      	add	r0, sp, #12
 80020b6:	f001 f847 	bl	8003148 <ssd1306_WriteString>
	ssd1306_SetCursor(64, 56);
 80020ba:	2138      	movs	r1, #56	@ 0x38
 80020bc:	2040      	movs	r0, #64	@ 0x40
 80020be:	f001 f85d 	bl	800317c <ssd1306_SetCursor>
	sprintf(msg, "+m");
 80020c2:	4b1b      	ldr	r3, [pc, #108]	@ (8002130 <ssd1306_ConfigView+0x170>)
 80020c4:	681b      	ldr	r3, [r3, #0]
 80020c6:	f8ad 300c 	strh.w	r3, [sp, #12]
 80020ca:	0c1b      	lsrs	r3, r3, #16
 80020cc:	f88d 300e 	strb.w	r3, [sp, #14]
	ssd1306_WriteString(msg, Font_6x8, White);
 80020d0:	2301      	movs	r3, #1
 80020d2:	e894 0006 	ldmia.w	r4, {r1, r2}
 80020d6:	a803      	add	r0, sp, #12
 80020d8:	f001 f836 	bl	8003148 <ssd1306_WriteString>
	ssd1306_SetCursor(96, 56);
 80020dc:	2138      	movs	r1, #56	@ 0x38
 80020de:	2060      	movs	r0, #96	@ 0x60
 80020e0:	f001 f84c 	bl	800317c <ssd1306_SetCursor>
	sprintf(msg, "+s");
 80020e4:	4b13      	ldr	r3, [pc, #76]	@ (8002134 <ssd1306_ConfigView+0x174>)
 80020e6:	681b      	ldr	r3, [r3, #0]
 80020e8:	f8ad 300c 	strh.w	r3, [sp, #12]
 80020ec:	0c1b      	lsrs	r3, r3, #16
 80020ee:	f88d 300e 	strb.w	r3, [sp, #14]
	ssd1306_WriteString(msg, Font_6x8, White);
 80020f2:	2301      	movs	r3, #1
 80020f4:	e894 0006 	ldmia.w	r4, {r1, r2}
 80020f8:	a803      	add	r0, sp, #12
 80020fa:	f001 f825 	bl	8003148 <ssd1306_WriteString>
	ssd1306_UpdateScreen();
 80020fe:	f000 ff13 	bl	8002f28 <ssd1306_UpdateScreen>
}
 8002102:	b01c      	add	sp, #112	@ 0x70
 8002104:	bd70      	pop	{r4, r5, r6, pc}
 8002106:	bf00      	nop
 8002108:	0800aee0 	.word	0x0800aee0
 800210c:	200000e4 	.word	0x200000e4
 8002110:	0800ae10 	.word	0x0800ae10
 8002114:	200000f4 	.word	0x200000f4
 8002118:	20000308 	.word	0x20000308
 800211c:	0800ae1c 	.word	0x0800ae1c
 8002120:	200000ec 	.word	0x200000ec
 8002124:	0800aee8 	.word	0x0800aee8
 8002128:	200002fc 	.word	0x200002fc
 800212c:	0800aef4 	.word	0x0800aef4
 8002130:	0800aef8 	.word	0x0800aef8
 8002134:	0800aefc 	.word	0x0800aefc

08002138 <KeyHandeler_IndexView>:


void KeyHandeler_WelcomeView(){

}
void KeyHandeler_IndexView(){
 8002138:	b508      	push	{r3, lr}
	if (FLAG_SentKEY0) {
 800213a:	4b1a      	ldr	r3, [pc, #104]	@ (80021a4 <KeyHandeler_IndexView+0x6c>)
 800213c:	781b      	ldrb	r3, [r3, #0]
 800213e:	b993      	cbnz	r3, 8002166 <KeyHandeler_IndexView+0x2e>
		CurrentView=V_NETWORK;
		HAL_Delay(200);
		FLAG_SentKEY0=0;
	}else
	if (FLAG_SentKEY1) {
 8002140:	4b19      	ldr	r3, [pc, #100]	@ (80021a8 <KeyHandeler_IndexView+0x70>)
 8002142:	781b      	ldrb	r3, [r3, #0]
 8002144:	b9cb      	cbnz	r3, 800217a <KeyHandeler_IndexView+0x42>
		CurrentView=V_BUZZER;
		HAL_Delay(200);
		FLAG_SentKEY1=0;
	}else
	if (FLAG_SentKEY2) {
 8002146:	4b19      	ldr	r3, [pc, #100]	@ (80021ac <KeyHandeler_IndexView+0x74>)
 8002148:	781b      	ldrb	r3, [r3, #0]
 800214a:	bb03      	cbnz	r3, 800218e <KeyHandeler_IndexView+0x56>
		CurrentView=V_PUMP;
		HAL_Delay(200);
		FLAG_SentKEY2=0;
	}else
	if (FLAG_SentKEY3) {
 800214c:	4b18      	ldr	r3, [pc, #96]	@ (80021b0 <KeyHandeler_IndexView+0x78>)
 800214e:	781b      	ldrb	r3, [r3, #0]
 8002150:	b193      	cbz	r3, 8002178 <KeyHandeler_IndexView+0x40>
		CurrentView=V_SENSOR;
 8002152:	4b18      	ldr	r3, [pc, #96]	@ (80021b4 <KeyHandeler_IndexView+0x7c>)
 8002154:	2203      	movs	r2, #3
 8002156:	701a      	strb	r2, [r3, #0]
		HAL_Delay(200);
 8002158:	20c8      	movs	r0, #200	@ 0xc8
 800215a:	f001 fb8f 	bl	800387c <HAL_Delay>
		FLAG_SentKEY3=0;
 800215e:	4b14      	ldr	r3, [pc, #80]	@ (80021b0 <KeyHandeler_IndexView+0x78>)
 8002160:	2200      	movs	r2, #0
 8002162:	701a      	strb	r2, [r3, #0]
	}
}
 8002164:	e008      	b.n	8002178 <KeyHandeler_IndexView+0x40>
		CurrentView=V_NETWORK;
 8002166:	4b13      	ldr	r3, [pc, #76]	@ (80021b4 <KeyHandeler_IndexView+0x7c>)
 8002168:	2202      	movs	r2, #2
 800216a:	701a      	strb	r2, [r3, #0]
		HAL_Delay(200);
 800216c:	20c8      	movs	r0, #200	@ 0xc8
 800216e:	f001 fb85 	bl	800387c <HAL_Delay>
		FLAG_SentKEY0=0;
 8002172:	4b0c      	ldr	r3, [pc, #48]	@ (80021a4 <KeyHandeler_IndexView+0x6c>)
 8002174:	2200      	movs	r2, #0
 8002176:	701a      	strb	r2, [r3, #0]
}
 8002178:	bd08      	pop	{r3, pc}
		CurrentView=V_BUZZER;
 800217a:	4b0e      	ldr	r3, [pc, #56]	@ (80021b4 <KeyHandeler_IndexView+0x7c>)
 800217c:	2205      	movs	r2, #5
 800217e:	701a      	strb	r2, [r3, #0]
		HAL_Delay(200);
 8002180:	20c8      	movs	r0, #200	@ 0xc8
 8002182:	f001 fb7b 	bl	800387c <HAL_Delay>
		FLAG_SentKEY1=0;
 8002186:	4b08      	ldr	r3, [pc, #32]	@ (80021a8 <KeyHandeler_IndexView+0x70>)
 8002188:	2200      	movs	r2, #0
 800218a:	701a      	strb	r2, [r3, #0]
 800218c:	e7f4      	b.n	8002178 <KeyHandeler_IndexView+0x40>
		CurrentView=V_PUMP;
 800218e:	4b09      	ldr	r3, [pc, #36]	@ (80021b4 <KeyHandeler_IndexView+0x7c>)
 8002190:	2204      	movs	r2, #4
 8002192:	701a      	strb	r2, [r3, #0]
		HAL_Delay(200);
 8002194:	20c8      	movs	r0, #200	@ 0xc8
 8002196:	f001 fb71 	bl	800387c <HAL_Delay>
		FLAG_SentKEY2=0;
 800219a:	4b04      	ldr	r3, [pc, #16]	@ (80021ac <KeyHandeler_IndexView+0x74>)
 800219c:	2200      	movs	r2, #0
 800219e:	701a      	strb	r2, [r3, #0]
 80021a0:	e7ea      	b.n	8002178 <KeyHandeler_IndexView+0x40>
 80021a2:	bf00      	nop
 80021a4:	200002f5 	.word	0x200002f5
 80021a8:	200002f4 	.word	0x200002f4
 80021ac:	200002f3 	.word	0x200002f3
 80021b0:	200002f2 	.word	0x200002f2
 80021b4:	200000a8 	.word	0x200000a8

080021b8 <KeyHandeler_NetWorkView>:

void KeyHandeler_NetWorkView(){
 80021b8:	b508      	push	{r3, lr}
	if (FLAG_SentKEY0) {
 80021ba:	4b1d      	ldr	r3, [pc, #116]	@ (8002230 <KeyHandeler_NetWorkView+0x78>)
 80021bc:	781b      	ldrb	r3, [r3, #0]
 80021be:	b993      	cbnz	r3, 80021e6 <KeyHandeler_NetWorkView+0x2e>
		ssd1306_NoticeView("RESET_SERVER");
		ESP_RESET_SERVER();
		HAL_Delay(200);
		FLAG_SentKEY0=0;
	}else
	if (FLAG_SentKEY1) {
 80021c0:	4b1c      	ldr	r3, [pc, #112]	@ (8002234 <KeyHandeler_NetWorkView+0x7c>)
 80021c2:	781b      	ldrb	r3, [r3, #0]
 80021c4:	b9db      	cbnz	r3, 80021fe <KeyHandeler_NetWorkView+0x46>
		ssd1306_NoticeView("INIT_BASE");
		ESP_INIT_BASE();
		HAL_Delay(200);
		FLAG_SentKEY1=0;
	}else
	if (FLAG_SentKEY2) {
 80021c6:	4b1c      	ldr	r3, [pc, #112]	@ (8002238 <KeyHandeler_NetWorkView+0x80>)
 80021c8:	781b      	ldrb	r3, [r3, #0]
 80021ca:	bb23      	cbnz	r3, 8002216 <KeyHandeler_NetWorkView+0x5e>
		ssd1306_NoticeView("INIT_FULL");
		ESP_INIT_FULL();
		HAL_Delay(200);
		FLAG_SentKEY2=0;
	}else
	if (FLAG_SentKEY3) {
 80021cc:	4b1b      	ldr	r3, [pc, #108]	@ (800223c <KeyHandeler_NetWorkView+0x84>)
 80021ce:	781b      	ldrb	r3, [r3, #0]
 80021d0:	b1a3      	cbz	r3, 80021fc <KeyHandeler_NetWorkView+0x44>
		CurrentView=V_INDEX;
 80021d2:	4b1b      	ldr	r3, [pc, #108]	@ (8002240 <KeyHandeler_NetWorkView+0x88>)
 80021d4:	2201      	movs	r2, #1
 80021d6:	701a      	strb	r2, [r3, #0]
		HAL_Delay(200);
 80021d8:	20c8      	movs	r0, #200	@ 0xc8
 80021da:	f001 fb4f 	bl	800387c <HAL_Delay>
		FLAG_SentKEY3=0;
 80021de:	4b17      	ldr	r3, [pc, #92]	@ (800223c <KeyHandeler_NetWorkView+0x84>)
 80021e0:	2200      	movs	r2, #0
 80021e2:	701a      	strb	r2, [r3, #0]
	}
}
 80021e4:	e00a      	b.n	80021fc <KeyHandeler_NetWorkView+0x44>
		ssd1306_NoticeView("RESET_SERVER");
 80021e6:	4817      	ldr	r0, [pc, #92]	@ (8002244 <KeyHandeler_NetWorkView+0x8c>)
 80021e8:	f7ff fae6 	bl	80017b8 <ssd1306_NoticeView>
		ESP_RESET_SERVER();
 80021ec:	f7ff f8da 	bl	80013a4 <ESP_RESET_SERVER>
		HAL_Delay(200);
 80021f0:	20c8      	movs	r0, #200	@ 0xc8
 80021f2:	f001 fb43 	bl	800387c <HAL_Delay>
		FLAG_SentKEY0=0;
 80021f6:	4b0e      	ldr	r3, [pc, #56]	@ (8002230 <KeyHandeler_NetWorkView+0x78>)
 80021f8:	2200      	movs	r2, #0
 80021fa:	701a      	strb	r2, [r3, #0]
}
 80021fc:	bd08      	pop	{r3, pc}
		ssd1306_NoticeView("INIT_BASE");
 80021fe:	4812      	ldr	r0, [pc, #72]	@ (8002248 <KeyHandeler_NetWorkView+0x90>)
 8002200:	f7ff fada 	bl	80017b8 <ssd1306_NoticeView>
		ESP_INIT_BASE();
 8002204:	f7ff f93a 	bl	800147c <ESP_INIT_BASE>
		HAL_Delay(200);
 8002208:	20c8      	movs	r0, #200	@ 0xc8
 800220a:	f001 fb37 	bl	800387c <HAL_Delay>
		FLAG_SentKEY1=0;
 800220e:	4b09      	ldr	r3, [pc, #36]	@ (8002234 <KeyHandeler_NetWorkView+0x7c>)
 8002210:	2200      	movs	r2, #0
 8002212:	701a      	strb	r2, [r3, #0]
 8002214:	e7f2      	b.n	80021fc <KeyHandeler_NetWorkView+0x44>
		ssd1306_NoticeView("INIT_FULL");
 8002216:	480d      	ldr	r0, [pc, #52]	@ (800224c <KeyHandeler_NetWorkView+0x94>)
 8002218:	f7ff face 	bl	80017b8 <ssd1306_NoticeView>
		ESP_INIT_FULL();
 800221c:	f7ff f8e8 	bl	80013f0 <ESP_INIT_FULL>
		HAL_Delay(200);
 8002220:	20c8      	movs	r0, #200	@ 0xc8
 8002222:	f001 fb2b 	bl	800387c <HAL_Delay>
		FLAG_SentKEY2=0;
 8002226:	4b04      	ldr	r3, [pc, #16]	@ (8002238 <KeyHandeler_NetWorkView+0x80>)
 8002228:	2200      	movs	r2, #0
 800222a:	701a      	strb	r2, [r3, #0]
 800222c:	e7e6      	b.n	80021fc <KeyHandeler_NetWorkView+0x44>
 800222e:	bf00      	nop
 8002230:	200002f5 	.word	0x200002f5
 8002234:	200002f4 	.word	0x200002f4
 8002238:	200002f3 	.word	0x200002f3
 800223c:	200002f2 	.word	0x200002f2
 8002240:	200000a8 	.word	0x200000a8
 8002244:	0800af00 	.word	0x0800af00
 8002248:	0800af10 	.word	0x0800af10
 800224c:	0800af1c 	.word	0x0800af1c

08002250 <KeyHandeler_SensorView>:
void KeyHandeler_SensorView(){
 8002250:	b510      	push	{r4, lr}
	if (FLAG_SentKEY0) {
 8002252:	4b43      	ldr	r3, [pc, #268]	@ (8002360 <KeyHandeler_SensorView+0x110>)
 8002254:	781b      	ldrb	r3, [r3, #0]
 8002256:	2b00      	cmp	r3, #0
 8002258:	d02d      	beq.n	80022b6 <KeyHandeler_SensorView+0x66>
		switch (FLAG_NowSettingVal) {
 800225a:	4b42      	ldr	r3, [pc, #264]	@ (8002364 <KeyHandeler_SensorView+0x114>)
 800225c:	781b      	ldrb	r3, [r3, #0]
 800225e:	2b03      	cmp	r3, #3
 8002260:	d80a      	bhi.n	8002278 <KeyHandeler_SensorView+0x28>
 8002262:	e8df f003 	tbb	[pc, r3]
 8002266:	1002      	.short	0x1002
 8002268:	2018      	.short	0x2018
			case 0:
				DHT11_Alarm_H.temp++;
 800226a:	4c3f      	ldr	r4, [pc, #252]	@ (8002368 <KeyHandeler_SensorView+0x118>)
 800226c:	f04f 517e 	mov.w	r1, #1065353216	@ 0x3f800000
 8002270:	6860      	ldr	r0, [r4, #4]
 8002272:	f7fe fd33 	bl	8000cdc <__addsf3>
 8002276:	6060      	str	r0, [r4, #4]
				DHT11_Alarm_L.hum++;
				break;
			default:
				break;
		}
		HAL_Delay(200);
 8002278:	20c8      	movs	r0, #200	@ 0xc8
 800227a:	f001 faff 	bl	800387c <HAL_Delay>
		FLAG_SentKEY0=0;
 800227e:	4b38      	ldr	r3, [pc, #224]	@ (8002360 <KeyHandeler_SensorView+0x110>)
 8002280:	2200      	movs	r2, #0
 8002282:	701a      	strb	r2, [r3, #0]
	if (FLAG_SentKEY3) {
		CurrentView=V_INDEX;
		HAL_Delay(200);
		FLAG_SentKEY3=0;
	}
}
 8002284:	bd10      	pop	{r4, pc}
				DHT11_Alarm_L.temp++;
 8002286:	4c39      	ldr	r4, [pc, #228]	@ (800236c <KeyHandeler_SensorView+0x11c>)
 8002288:	f04f 517e 	mov.w	r1, #1065353216	@ 0x3f800000
 800228c:	6860      	ldr	r0, [r4, #4]
 800228e:	f7fe fd25 	bl	8000cdc <__addsf3>
 8002292:	6060      	str	r0, [r4, #4]
				break;
 8002294:	e7f0      	b.n	8002278 <KeyHandeler_SensorView+0x28>
				DHT11_Alarm_H.hum++;
 8002296:	4c34      	ldr	r4, [pc, #208]	@ (8002368 <KeyHandeler_SensorView+0x118>)
 8002298:	f04f 517e 	mov.w	r1, #1065353216	@ 0x3f800000
 800229c:	6820      	ldr	r0, [r4, #0]
 800229e:	f7fe fd1d 	bl	8000cdc <__addsf3>
 80022a2:	6020      	str	r0, [r4, #0]
				break;
 80022a4:	e7e8      	b.n	8002278 <KeyHandeler_SensorView+0x28>
				DHT11_Alarm_L.hum++;
 80022a6:	4c31      	ldr	r4, [pc, #196]	@ (800236c <KeyHandeler_SensorView+0x11c>)
 80022a8:	f04f 517e 	mov.w	r1, #1065353216	@ 0x3f800000
 80022ac:	6820      	ldr	r0, [r4, #0]
 80022ae:	f7fe fd15 	bl	8000cdc <__addsf3>
 80022b2:	6020      	str	r0, [r4, #0]
				break;
 80022b4:	e7e0      	b.n	8002278 <KeyHandeler_SensorView+0x28>
	if (FLAG_SentKEY1) {
 80022b6:	4b2e      	ldr	r3, [pc, #184]	@ (8002370 <KeyHandeler_SensorView+0x120>)
 80022b8:	781b      	ldrb	r3, [r3, #0]
 80022ba:	f003 02ff 	and.w	r2, r3, #255	@ 0xff
 80022be:	2b00      	cmp	r3, #0
 80022c0:	d02d      	beq.n	800231e <KeyHandeler_SensorView+0xce>
		switch (FLAG_NowSettingVal) {
 80022c2:	4b28      	ldr	r3, [pc, #160]	@ (8002364 <KeyHandeler_SensorView+0x114>)
 80022c4:	781b      	ldrb	r3, [r3, #0]
 80022c6:	2b03      	cmp	r3, #3
 80022c8:	d80a      	bhi.n	80022e0 <KeyHandeler_SensorView+0x90>
 80022ca:	e8df f003 	tbb	[pc, r3]
 80022ce:	1002      	.short	0x1002
 80022d0:	2018      	.short	0x2018
				DHT11_Alarm_H.temp--;
 80022d2:	4c25      	ldr	r4, [pc, #148]	@ (8002368 <KeyHandeler_SensorView+0x118>)
 80022d4:	f04f 517e 	mov.w	r1, #1065353216	@ 0x3f800000
 80022d8:	6860      	ldr	r0, [r4, #4]
 80022da:	f7fe fcfd 	bl	8000cd8 <__aeabi_fsub>
 80022de:	6060      	str	r0, [r4, #4]
		HAL_Delay(200);
 80022e0:	20c8      	movs	r0, #200	@ 0xc8
 80022e2:	f001 facb 	bl	800387c <HAL_Delay>
		FLAG_SentKEY1=0;
 80022e6:	4b22      	ldr	r3, [pc, #136]	@ (8002370 <KeyHandeler_SensorView+0x120>)
 80022e8:	2200      	movs	r2, #0
 80022ea:	701a      	strb	r2, [r3, #0]
 80022ec:	e7ca      	b.n	8002284 <KeyHandeler_SensorView+0x34>
				DHT11_Alarm_L.temp--;
 80022ee:	4c1f      	ldr	r4, [pc, #124]	@ (800236c <KeyHandeler_SensorView+0x11c>)
 80022f0:	f04f 517e 	mov.w	r1, #1065353216	@ 0x3f800000
 80022f4:	6860      	ldr	r0, [r4, #4]
 80022f6:	f7fe fcef 	bl	8000cd8 <__aeabi_fsub>
 80022fa:	6060      	str	r0, [r4, #4]
				break;
 80022fc:	e7f0      	b.n	80022e0 <KeyHandeler_SensorView+0x90>
				DHT11_Alarm_H.hum--;
 80022fe:	4c1a      	ldr	r4, [pc, #104]	@ (8002368 <KeyHandeler_SensorView+0x118>)
 8002300:	f04f 517e 	mov.w	r1, #1065353216	@ 0x3f800000
 8002304:	6820      	ldr	r0, [r4, #0]
 8002306:	f7fe fce7 	bl	8000cd8 <__aeabi_fsub>
 800230a:	6020      	str	r0, [r4, #0]
				break;
 800230c:	e7e8      	b.n	80022e0 <KeyHandeler_SensorView+0x90>
				DHT11_Alarm_L.hum--;
 800230e:	4c17      	ldr	r4, [pc, #92]	@ (800236c <KeyHandeler_SensorView+0x11c>)
 8002310:	f04f 517e 	mov.w	r1, #1065353216	@ 0x3f800000
 8002314:	6820      	ldr	r0, [r4, #0]
 8002316:	f7fe fcdf 	bl	8000cd8 <__aeabi_fsub>
 800231a:	6020      	str	r0, [r4, #0]
				break;
 800231c:	e7e0      	b.n	80022e0 <KeyHandeler_SensorView+0x90>
	if (FLAG_SentKEY2) {
 800231e:	4b15      	ldr	r3, [pc, #84]	@ (8002374 <KeyHandeler_SensorView+0x124>)
 8002320:	781b      	ldrb	r3, [r3, #0]
 8002322:	b173      	cbz	r3, 8002342 <KeyHandeler_SensorView+0xf2>
		if (FLAG_NowSettingVal++>2) {
 8002324:	4b0f      	ldr	r3, [pc, #60]	@ (8002364 <KeyHandeler_SensorView+0x114>)
 8002326:	781b      	ldrb	r3, [r3, #0]
 8002328:	2b02      	cmp	r3, #2
 800232a:	bf9c      	itt	ls
 800232c:	3301      	addls	r3, #1
 800232e:	b2da      	uxtbls	r2, r3
 8002330:	4b0c      	ldr	r3, [pc, #48]	@ (8002364 <KeyHandeler_SensorView+0x114>)
 8002332:	701a      	strb	r2, [r3, #0]
		HAL_Delay(200);
 8002334:	20c8      	movs	r0, #200	@ 0xc8
 8002336:	f001 faa1 	bl	800387c <HAL_Delay>
		FLAG_SentKEY2=0;
 800233a:	4b0e      	ldr	r3, [pc, #56]	@ (8002374 <KeyHandeler_SensorView+0x124>)
 800233c:	2200      	movs	r2, #0
 800233e:	701a      	strb	r2, [r3, #0]
 8002340:	e7a0      	b.n	8002284 <KeyHandeler_SensorView+0x34>
	if (FLAG_SentKEY3) {
 8002342:	4b0d      	ldr	r3, [pc, #52]	@ (8002378 <KeyHandeler_SensorView+0x128>)
 8002344:	781b      	ldrb	r3, [r3, #0]
 8002346:	2b00      	cmp	r3, #0
 8002348:	d09c      	beq.n	8002284 <KeyHandeler_SensorView+0x34>
		CurrentView=V_INDEX;
 800234a:	4b0c      	ldr	r3, [pc, #48]	@ (800237c <KeyHandeler_SensorView+0x12c>)
 800234c:	2201      	movs	r2, #1
 800234e:	701a      	strb	r2, [r3, #0]
		HAL_Delay(200);
 8002350:	20c8      	movs	r0, #200	@ 0xc8
 8002352:	f001 fa93 	bl	800387c <HAL_Delay>
		FLAG_SentKEY3=0;
 8002356:	4b08      	ldr	r3, [pc, #32]	@ (8002378 <KeyHandeler_SensorView+0x128>)
 8002358:	2200      	movs	r2, #0
 800235a:	701a      	strb	r2, [r3, #0]
}
 800235c:	e792      	b.n	8002284 <KeyHandeler_SensorView+0x34>
 800235e:	bf00      	nop
 8002360:	200002f5 	.word	0x200002f5
 8002364:	20000096 	.word	0x20000096
 8002368:	200000d8 	.word	0x200000d8
 800236c:	200000d0 	.word	0x200000d0
 8002370:	200002f4 	.word	0x200002f4
 8002374:	200002f3 	.word	0x200002f3
 8002378:	200002f2 	.word	0x200002f2
 800237c:	200000a8 	.word	0x200000a8

08002380 <KeyHandeler_PumpView>:
void KeyHandeler_PumpView(){
 8002380:	b508      	push	{r3, lr}
	if (FLAG_SentKEY0) {
 8002382:	4b1f      	ldr	r3, [pc, #124]	@ (8002400 <KeyHandeler_PumpView+0x80>)
 8002384:	781b      	ldrb	r3, [r3, #0]
 8002386:	b993      	cbnz	r3, 80023ae <KeyHandeler_PumpView+0x2e>
		PUMP_PWM=PUMP_PWM+10;
	    __HAL_TIM_SET_COMPARE(&htim3, TIM_CHANNEL_1, PUMP_PWM);
		HAL_Delay(200);
		FLAG_SentKEY0=0;
	}else
	if (FLAG_SentKEY1) {
 8002388:	4b1e      	ldr	r3, [pc, #120]	@ (8002404 <KeyHandeler_PumpView+0x84>)
 800238a:	781b      	ldrb	r3, [r3, #0]
 800238c:	b9f3      	cbnz	r3, 80023cc <KeyHandeler_PumpView+0x4c>
		PUMP_PWM=PUMP_PWM-10;
	    __HAL_TIM_SET_COMPARE(&htim3, TIM_CHANNEL_1, PUMP_PWM);
		HAL_Delay(200);
		FLAG_SentKEY1=0;
	}else
	if (FLAG_SentKEY2) {
 800238e:	4b1e      	ldr	r3, [pc, #120]	@ (8002408 <KeyHandeler_PumpView+0x88>)
 8002390:	781b      	ldrb	r3, [r3, #0]
 8002392:	bb53      	cbnz	r3, 80023ea <KeyHandeler_PumpView+0x6a>
		CurrentView=V_CONFIG;
		HAL_Delay(200);
		FLAG_SentKEY2=0;
	}else
	if (FLAG_SentKEY3) {
 8002394:	4b1d      	ldr	r3, [pc, #116]	@ (800240c <KeyHandeler_PumpView+0x8c>)
 8002396:	781b      	ldrb	r3, [r3, #0]
 8002398:	b1bb      	cbz	r3, 80023ca <KeyHandeler_PumpView+0x4a>
		CurrentView=V_INDEX;
 800239a:	4b1d      	ldr	r3, [pc, #116]	@ (8002410 <KeyHandeler_PumpView+0x90>)
 800239c:	2201      	movs	r2, #1
 800239e:	701a      	strb	r2, [r3, #0]
		HAL_Delay(200);
 80023a0:	20c8      	movs	r0, #200	@ 0xc8
 80023a2:	f001 fa6b 	bl	800387c <HAL_Delay>
		FLAG_SentKEY3=0;
 80023a6:	4b19      	ldr	r3, [pc, #100]	@ (800240c <KeyHandeler_PumpView+0x8c>)
 80023a8:	2200      	movs	r2, #0
 80023aa:	701a      	strb	r2, [r3, #0]
	}
}
 80023ac:	e00d      	b.n	80023ca <KeyHandeler_PumpView+0x4a>
		PUMP_PWM=PUMP_PWM+10;
 80023ae:	4a19      	ldr	r2, [pc, #100]	@ (8002414 <KeyHandeler_PumpView+0x94>)
 80023b0:	8813      	ldrh	r3, [r2, #0]
 80023b2:	330a      	adds	r3, #10
 80023b4:	b29b      	uxth	r3, r3
 80023b6:	8013      	strh	r3, [r2, #0]
	    __HAL_TIM_SET_COMPARE(&htim3, TIM_CHANNEL_1, PUMP_PWM);
 80023b8:	4a17      	ldr	r2, [pc, #92]	@ (8002418 <KeyHandeler_PumpView+0x98>)
 80023ba:	6812      	ldr	r2, [r2, #0]
 80023bc:	6353      	str	r3, [r2, #52]	@ 0x34
		HAL_Delay(200);
 80023be:	20c8      	movs	r0, #200	@ 0xc8
 80023c0:	f001 fa5c 	bl	800387c <HAL_Delay>
		FLAG_SentKEY0=0;
 80023c4:	4b0e      	ldr	r3, [pc, #56]	@ (8002400 <KeyHandeler_PumpView+0x80>)
 80023c6:	2200      	movs	r2, #0
 80023c8:	701a      	strb	r2, [r3, #0]
}
 80023ca:	bd08      	pop	{r3, pc}
		PUMP_PWM=PUMP_PWM-10;
 80023cc:	4a11      	ldr	r2, [pc, #68]	@ (8002414 <KeyHandeler_PumpView+0x94>)
 80023ce:	8813      	ldrh	r3, [r2, #0]
 80023d0:	3b0a      	subs	r3, #10
 80023d2:	b29b      	uxth	r3, r3
 80023d4:	8013      	strh	r3, [r2, #0]
	    __HAL_TIM_SET_COMPARE(&htim3, TIM_CHANNEL_1, PUMP_PWM);
 80023d6:	4a10      	ldr	r2, [pc, #64]	@ (8002418 <KeyHandeler_PumpView+0x98>)
 80023d8:	6812      	ldr	r2, [r2, #0]
 80023da:	6353      	str	r3, [r2, #52]	@ 0x34
		HAL_Delay(200);
 80023dc:	20c8      	movs	r0, #200	@ 0xc8
 80023de:	f001 fa4d 	bl	800387c <HAL_Delay>
		FLAG_SentKEY1=0;
 80023e2:	4b08      	ldr	r3, [pc, #32]	@ (8002404 <KeyHandeler_PumpView+0x84>)
 80023e4:	2200      	movs	r2, #0
 80023e6:	701a      	strb	r2, [r3, #0]
 80023e8:	e7ef      	b.n	80023ca <KeyHandeler_PumpView+0x4a>
		CurrentView=V_CONFIG;
 80023ea:	4b09      	ldr	r3, [pc, #36]	@ (8002410 <KeyHandeler_PumpView+0x90>)
 80023ec:	2206      	movs	r2, #6
 80023ee:	701a      	strb	r2, [r3, #0]
		HAL_Delay(200);
 80023f0:	20c8      	movs	r0, #200	@ 0xc8
 80023f2:	f001 fa43 	bl	800387c <HAL_Delay>
		FLAG_SentKEY2=0;
 80023f6:	4b04      	ldr	r3, [pc, #16]	@ (8002408 <KeyHandeler_PumpView+0x88>)
 80023f8:	2200      	movs	r2, #0
 80023fa:	701a      	strb	r2, [r3, #0]
 80023fc:	e7e5      	b.n	80023ca <KeyHandeler_PumpView+0x4a>
 80023fe:	bf00      	nop
 8002400:	200002f5 	.word	0x200002f5
 8002404:	200002f4 	.word	0x200002f4
 8002408:	200002f3 	.word	0x200002f3
 800240c:	200002f2 	.word	0x200002f2
 8002410:	200000a8 	.word	0x200000a8
 8002414:	200000e2 	.word	0x200000e2
 8002418:	2000050c 	.word	0x2000050c

0800241c <KeyHandeler_BuzzerView>:
void KeyHandeler_BuzzerView(){
 800241c:	b510      	push	{r4, lr}
	if (FLAG_SentKEY0) {
 800241e:	4b24      	ldr	r3, [pc, #144]	@ (80024b0 <KeyHandeler_BuzzerView+0x94>)
 8002420:	781b      	ldrb	r3, [r3, #0]
 8002422:	b9bb      	cbnz	r3, 8002454 <KeyHandeler_BuzzerView+0x38>
		buzzer.frequency=buzzer.frequency+10;
		Buzzer_SetFrequency(&buzzer, buzzer.frequency);
		HAL_Delay(200);
		FLAG_SentKEY0=0;
	}else
	if (FLAG_SentKEY1) {
 8002424:	4b23      	ldr	r3, [pc, #140]	@ (80024b4 <KeyHandeler_BuzzerView+0x98>)
 8002426:	781b      	ldrb	r3, [r3, #0]
 8002428:	f003 04ff 	and.w	r4, r3, #255	@ 0xff
 800242c:	b9fb      	cbnz	r3, 800246e <KeyHandeler_BuzzerView+0x52>
		buzzer.frequency=buzzer.frequency-10;
		Buzzer_SetFrequency(&buzzer, buzzer.frequency);
		HAL_Delay(200);
		FLAG_SentKEY1=0;
	}else
	if (FLAG_SentKEY2) {
 800242e:	4b22      	ldr	r3, [pc, #136]	@ (80024b8 <KeyHandeler_BuzzerView+0x9c>)
 8002430:	781b      	ldrb	r3, [r3, #0]
 8002432:	b37b      	cbz	r3, 8002494 <KeyHandeler_BuzzerView+0x78>
		if (FLAG_MUTE) {
 8002434:	4b21      	ldr	r3, [pc, #132]	@ (80024bc <KeyHandeler_BuzzerView+0xa0>)
 8002436:	781b      	ldrb	r3, [r3, #0]
 8002438:	b333      	cbz	r3, 8002488 <KeyHandeler_BuzzerView+0x6c>
			Buzzer_SetVolume(&buzzer, 36);
 800243a:	2124      	movs	r1, #36	@ 0x24
 800243c:	4820      	ldr	r0, [pc, #128]	@ (80024c0 <KeyHandeler_BuzzerView+0xa4>)
 800243e:	f7ff f951 	bl	80016e4 <Buzzer_SetVolume>
			FLAG_MUTE=0;
 8002442:	4b1e      	ldr	r3, [pc, #120]	@ (80024bc <KeyHandeler_BuzzerView+0xa0>)
 8002444:	701c      	strb	r4, [r3, #0]
		}else {
			Buzzer_SetVolume(&buzzer, 0);
			FLAG_MUTE=1;
		}
		HAL_Delay(200);
 8002446:	20c8      	movs	r0, #200	@ 0xc8
 8002448:	f001 fa18 	bl	800387c <HAL_Delay>
		FLAG_SentKEY2=0;
 800244c:	4b1a      	ldr	r3, [pc, #104]	@ (80024b8 <KeyHandeler_BuzzerView+0x9c>)
 800244e:	2200      	movs	r2, #0
 8002450:	701a      	strb	r2, [r3, #0]
 8002452:	e00b      	b.n	800246c <KeyHandeler_BuzzerView+0x50>
		buzzer.frequency=buzzer.frequency+10;
 8002454:	481a      	ldr	r0, [pc, #104]	@ (80024c0 <KeyHandeler_BuzzerView+0xa4>)
 8002456:	6881      	ldr	r1, [r0, #8]
 8002458:	310a      	adds	r1, #10
 800245a:	6081      	str	r1, [r0, #8]
		Buzzer_SetFrequency(&buzzer, buzzer.frequency);
 800245c:	f7ff f936 	bl	80016cc <Buzzer_SetFrequency>
		HAL_Delay(200);
 8002460:	20c8      	movs	r0, #200	@ 0xc8
 8002462:	f001 fa0b 	bl	800387c <HAL_Delay>
		FLAG_SentKEY0=0;
 8002466:	4b12      	ldr	r3, [pc, #72]	@ (80024b0 <KeyHandeler_BuzzerView+0x94>)
 8002468:	2200      	movs	r2, #0
 800246a:	701a      	strb	r2, [r3, #0]
	if (FLAG_SentKEY3) {
		CurrentView=V_INDEX;
		HAL_Delay(200);
		FLAG_SentKEY3=0;
	}
}
 800246c:	bd10      	pop	{r4, pc}
		buzzer.frequency=buzzer.frequency-10;
 800246e:	4814      	ldr	r0, [pc, #80]	@ (80024c0 <KeyHandeler_BuzzerView+0xa4>)
 8002470:	6881      	ldr	r1, [r0, #8]
 8002472:	390a      	subs	r1, #10
 8002474:	6081      	str	r1, [r0, #8]
		Buzzer_SetFrequency(&buzzer, buzzer.frequency);
 8002476:	f7ff f929 	bl	80016cc <Buzzer_SetFrequency>
		HAL_Delay(200);
 800247a:	20c8      	movs	r0, #200	@ 0xc8
 800247c:	f001 f9fe 	bl	800387c <HAL_Delay>
		FLAG_SentKEY1=0;
 8002480:	4b0c      	ldr	r3, [pc, #48]	@ (80024b4 <KeyHandeler_BuzzerView+0x98>)
 8002482:	2200      	movs	r2, #0
 8002484:	701a      	strb	r2, [r3, #0]
 8002486:	e7f1      	b.n	800246c <KeyHandeler_BuzzerView+0x50>
			Buzzer_SetVolume(&buzzer, 0);
 8002488:	2100      	movs	r1, #0
 800248a:	480d      	ldr	r0, [pc, #52]	@ (80024c0 <KeyHandeler_BuzzerView+0xa4>)
 800248c:	f7ff f92a 	bl	80016e4 <Buzzer_SetVolume>
 8002490:	2401      	movs	r4, #1
 8002492:	e7d6      	b.n	8002442 <KeyHandeler_BuzzerView+0x26>
	if (FLAG_SentKEY3) {
 8002494:	4b0b      	ldr	r3, [pc, #44]	@ (80024c4 <KeyHandeler_BuzzerView+0xa8>)
 8002496:	781b      	ldrb	r3, [r3, #0]
 8002498:	2b00      	cmp	r3, #0
 800249a:	d0e7      	beq.n	800246c <KeyHandeler_BuzzerView+0x50>
		CurrentView=V_INDEX;
 800249c:	4b0a      	ldr	r3, [pc, #40]	@ (80024c8 <KeyHandeler_BuzzerView+0xac>)
 800249e:	2201      	movs	r2, #1
 80024a0:	701a      	strb	r2, [r3, #0]
		HAL_Delay(200);
 80024a2:	20c8      	movs	r0, #200	@ 0xc8
 80024a4:	f001 f9ea 	bl	800387c <HAL_Delay>
		FLAG_SentKEY3=0;
 80024a8:	4b06      	ldr	r3, [pc, #24]	@ (80024c4 <KeyHandeler_BuzzerView+0xa8>)
 80024aa:	2200      	movs	r2, #0
 80024ac:	701a      	strb	r2, [r3, #0]
}
 80024ae:	e7dd      	b.n	800246c <KeyHandeler_BuzzerView+0x50>
 80024b0:	200002f5 	.word	0x200002f5
 80024b4:	200002f4 	.word	0x200002f4
 80024b8:	200002f3 	.word	0x200002f3
 80024bc:	200000e0 	.word	0x200000e0
 80024c0:	200000ac 	.word	0x200000ac
 80024c4:	200002f2 	.word	0x200002f2
 80024c8:	200000a8 	.word	0x200000a8

080024cc <KeyHandeler_ConfigView>:
void KeyHandeler_ConfigView(){
 80024cc:	b508      	push	{r3, lr}
	if (FLAG_SentKEY0) {
 80024ce:	4b28      	ldr	r3, [pc, #160]	@ (8002570 <KeyHandeler_ConfigView+0xa4>)
 80024d0:	781b      	ldrb	r3, [r3, #0]
 80024d2:	b193      	cbz	r3, 80024fa <KeyHandeler_ConfigView+0x2e>
		if (++ALARM_Time.seconds>60) {
 80024d4:	4b27      	ldr	r3, [pc, #156]	@ (8002574 <KeyHandeler_ConfigView+0xa8>)
 80024d6:	689b      	ldr	r3, [r3, #8]
 80024d8:	3301      	adds	r3, #1
			ALARM_Time.seconds=0;
 80024da:	2b3d      	cmp	r3, #61	@ 0x3d
 80024dc:	bf28      	it	cs
 80024de:	2300      	movcs	r3, #0
 80024e0:	4824      	ldr	r0, [pc, #144]	@ (8002574 <KeyHandeler_ConfigView+0xa8>)
 80024e2:	6083      	str	r3, [r0, #8]
		}
		ALARM_Time_Second=convertTimeToSeconds(&ALARM_Time);
 80024e4:	f7ff f95c 	bl	80017a0 <convertTimeToSeconds>
 80024e8:	4b23      	ldr	r3, [pc, #140]	@ (8002578 <KeyHandeler_ConfigView+0xac>)
 80024ea:	6018      	str	r0, [r3, #0]
		HAL_Delay(200);
 80024ec:	20c8      	movs	r0, #200	@ 0xc8
 80024ee:	f001 f9c5 	bl	800387c <HAL_Delay>
		FLAG_SentKEY0=0;
 80024f2:	4b1f      	ldr	r3, [pc, #124]	@ (8002570 <KeyHandeler_ConfigView+0xa4>)
 80024f4:	2200      	movs	r2, #0
 80024f6:	701a      	strb	r2, [r3, #0]
		CurrentView=V_PUMP;
		HAL_Delay(200);
		FLAG_SentKEY3=0;
	}

}
 80024f8:	bd08      	pop	{r3, pc}
	if (FLAG_SentKEY1) {
 80024fa:	4b20      	ldr	r3, [pc, #128]	@ (800257c <KeyHandeler_ConfigView+0xb0>)
 80024fc:	781b      	ldrb	r3, [r3, #0]
 80024fe:	b193      	cbz	r3, 8002526 <KeyHandeler_ConfigView+0x5a>
		if (++ALARM_Time.minutes>60) {
 8002500:	4b1c      	ldr	r3, [pc, #112]	@ (8002574 <KeyHandeler_ConfigView+0xa8>)
 8002502:	685b      	ldr	r3, [r3, #4]
 8002504:	3301      	adds	r3, #1
			ALARM_Time.minutes=0;
 8002506:	2b3d      	cmp	r3, #61	@ 0x3d
 8002508:	bf28      	it	cs
 800250a:	2300      	movcs	r3, #0
 800250c:	4819      	ldr	r0, [pc, #100]	@ (8002574 <KeyHandeler_ConfigView+0xa8>)
 800250e:	6043      	str	r3, [r0, #4]
		ALARM_Time_Second=convertTimeToSeconds(&ALARM_Time);
 8002510:	f7ff f946 	bl	80017a0 <convertTimeToSeconds>
 8002514:	4b18      	ldr	r3, [pc, #96]	@ (8002578 <KeyHandeler_ConfigView+0xac>)
 8002516:	6018      	str	r0, [r3, #0]
		HAL_Delay(200);
 8002518:	20c8      	movs	r0, #200	@ 0xc8
 800251a:	f001 f9af 	bl	800387c <HAL_Delay>
		FLAG_SentKEY1=0;
 800251e:	4b17      	ldr	r3, [pc, #92]	@ (800257c <KeyHandeler_ConfigView+0xb0>)
 8002520:	2200      	movs	r2, #0
 8002522:	701a      	strb	r2, [r3, #0]
 8002524:	e7e8      	b.n	80024f8 <KeyHandeler_ConfigView+0x2c>
	if (FLAG_SentKEY2) {
 8002526:	4b16      	ldr	r3, [pc, #88]	@ (8002580 <KeyHandeler_ConfigView+0xb4>)
 8002528:	781b      	ldrb	r3, [r3, #0]
 800252a:	b193      	cbz	r3, 8002552 <KeyHandeler_ConfigView+0x86>
		if (++ALARM_Time.hours>24) {
 800252c:	4b11      	ldr	r3, [pc, #68]	@ (8002574 <KeyHandeler_ConfigView+0xa8>)
 800252e:	681b      	ldr	r3, [r3, #0]
 8002530:	3301      	adds	r3, #1
			ALARM_Time.hours=0;
 8002532:	2b19      	cmp	r3, #25
 8002534:	bf28      	it	cs
 8002536:	2300      	movcs	r3, #0
 8002538:	480e      	ldr	r0, [pc, #56]	@ (8002574 <KeyHandeler_ConfigView+0xa8>)
 800253a:	6003      	str	r3, [r0, #0]
		ALARM_Time_Second=convertTimeToSeconds(&ALARM_Time);
 800253c:	f7ff f930 	bl	80017a0 <convertTimeToSeconds>
 8002540:	4b0d      	ldr	r3, [pc, #52]	@ (8002578 <KeyHandeler_ConfigView+0xac>)
 8002542:	6018      	str	r0, [r3, #0]
		HAL_Delay(200);
 8002544:	20c8      	movs	r0, #200	@ 0xc8
 8002546:	f001 f999 	bl	800387c <HAL_Delay>
		FLAG_SentKEY2=0;
 800254a:	4b0d      	ldr	r3, [pc, #52]	@ (8002580 <KeyHandeler_ConfigView+0xb4>)
 800254c:	2200      	movs	r2, #0
 800254e:	701a      	strb	r2, [r3, #0]
 8002550:	e7d2      	b.n	80024f8 <KeyHandeler_ConfigView+0x2c>
	if (FLAG_SentKEY3) {
 8002552:	4b0c      	ldr	r3, [pc, #48]	@ (8002584 <KeyHandeler_ConfigView+0xb8>)
 8002554:	781b      	ldrb	r3, [r3, #0]
 8002556:	2b00      	cmp	r3, #0
 8002558:	d0ce      	beq.n	80024f8 <KeyHandeler_ConfigView+0x2c>
		CurrentView=V_PUMP;
 800255a:	4b0b      	ldr	r3, [pc, #44]	@ (8002588 <KeyHandeler_ConfigView+0xbc>)
 800255c:	2204      	movs	r2, #4
 800255e:	701a      	strb	r2, [r3, #0]
		HAL_Delay(200);
 8002560:	20c8      	movs	r0, #200	@ 0xc8
 8002562:	f001 f98b 	bl	800387c <HAL_Delay>
		FLAG_SentKEY3=0;
 8002566:	4b07      	ldr	r3, [pc, #28]	@ (8002584 <KeyHandeler_ConfigView+0xb8>)
 8002568:	2200      	movs	r2, #0
 800256a:	701a      	strb	r2, [r3, #0]
}
 800256c:	e7c4      	b.n	80024f8 <KeyHandeler_ConfigView+0x2c>
 800256e:	bf00      	nop
 8002570:	200002f5 	.word	0x200002f5
 8002574:	200002fc 	.word	0x200002fc
 8002578:	200002f8 	.word	0x200002f8
 800257c:	200002f4 	.word	0x200002f4
 8002580:	200002f3 	.word	0x200002f3
 8002584:	200002f2 	.word	0x200002f2
 8002588:	200000a8 	.word	0x200000a8

0800258c <KeyHandeler>:





void KeyHandeler(uint8_t SWView) {
 800258c:	b508      	push	{r3, lr}
	if (SWView == V_WELCOME) {
 800258e:	3801      	subs	r0, #1
 8002590:	2805      	cmp	r0, #5
 8002592:	d806      	bhi.n	80025a2 <KeyHandeler+0x16>
 8002594:	e8df f000 	tbb	[pc, r0]
 8002598:	0c090603 	.word	0x0c090603
 800259c:	120f      	.short	0x120f
	    KeyHandeler_WelcomeView();
	} else if (SWView == V_INDEX) {
	    KeyHandeler_IndexView();
 800259e:	f7ff fdcb 	bl	8002138 <KeyHandeler_IndexView>
	} else if (SWView == V_BUZZER) {
	    KeyHandeler_BuzzerView();
	} else if (SWView == V_CONFIG) {
	    KeyHandeler_ConfigView();
	}
}
 80025a2:	bd08      	pop	{r3, pc}
	    KeyHandeler_NetWorkView();
 80025a4:	f7ff fe08 	bl	80021b8 <KeyHandeler_NetWorkView>
 80025a8:	e7fb      	b.n	80025a2 <KeyHandeler+0x16>
	    KeyHandeler_SensorView();
 80025aa:	f7ff fe51 	bl	8002250 <KeyHandeler_SensorView>
 80025ae:	e7f8      	b.n	80025a2 <KeyHandeler+0x16>
	    KeyHandeler_PumpView();
 80025b0:	f7ff fee6 	bl	8002380 <KeyHandeler_PumpView>
 80025b4:	e7f5      	b.n	80025a2 <KeyHandeler+0x16>
	    KeyHandeler_BuzzerView();
 80025b6:	f7ff ff31 	bl	800241c <KeyHandeler_BuzzerView>
 80025ba:	e7f2      	b.n	80025a2 <KeyHandeler+0x16>
	    KeyHandeler_ConfigView();
 80025bc:	f7ff ff86 	bl	80024cc <KeyHandeler_ConfigView>
}
 80025c0:	e7ef      	b.n	80025a2 <KeyHandeler+0x16>

080025c2 <ShowView>:

void ShowView(uint8_t SWView) {
 80025c2:	b508      	push	{r3, lr}
    switch (SWView) {
 80025c4:	2806      	cmp	r0, #6
 80025c6:	d807      	bhi.n	80025d8 <ShowView+0x16>
 80025c8:	e8df f000 	tbb	[pc, r0]
 80025cc:	0d0a0704 	.word	0x0d0a0704
 80025d0:	1310      	.short	0x1310
 80025d2:	16          	.byte	0x16
 80025d3:	00          	.byte	0x00
        case V_WELCOME:
            ssd1306_WelcomeView();
 80025d4:	f7ff f920 	bl	8001818 <ssd1306_WelcomeView>

        default:
            // Handle invalid view case
            break;
    }
}
 80025d8:	bd08      	pop	{r3, pc}
            ssd1306_IndexView();
 80025da:	f7ff f961 	bl	80018a0 <ssd1306_IndexView>
            break;
 80025de:	e7fb      	b.n	80025d8 <ShowView+0x16>
            ssd1306_NetWorkView();
 80025e0:	f7ff fa06 	bl	80019f0 <ssd1306_NetWorkView>
            break;
 80025e4:	e7f8      	b.n	80025d8 <ShowView+0x16>
            ssd1306_SensorView();
 80025e6:	f7ff fa6b 	bl	8001ac0 <ssd1306_SensorView>
            break;
 80025ea:	e7f5      	b.n	80025d8 <ShowView+0x16>
            ssd1306_PumpView();
 80025ec:	f7ff fb98 	bl	8001d20 <ssd1306_PumpView>
            break;
 80025f0:	e7f2      	b.n	80025d8 <ShowView+0x16>
            ssd1306_BuzzerView();
 80025f2:	f7ff fc55 	bl	8001ea0 <ssd1306_BuzzerView>
            break;
 80025f6:	e7ef      	b.n	80025d8 <ShowView+0x16>
		   ssd1306_ConfigView();
 80025f8:	f7ff fce2 	bl	8001fc0 <ssd1306_ConfigView>
}
 80025fc:	e7ec      	b.n	80025d8 <ShowView+0x16>

080025fe <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80025fe:	b500      	push	{lr}
 8002600:	b095      	sub	sp, #84	@ 0x54
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8002602:	2300      	movs	r3, #0
 8002604:	930c      	str	r3, [sp, #48]	@ 0x30
 8002606:	930d      	str	r3, [sp, #52]	@ 0x34
 8002608:	930f      	str	r3, [sp, #60]	@ 0x3c
 800260a:	9310      	str	r3, [sp, #64]	@ 0x40
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 800260c:	9305      	str	r3, [sp, #20]
 800260e:	9306      	str	r3, [sp, #24]
 8002610:	9307      	str	r3, [sp, #28]
 8002612:	9308      	str	r3, [sp, #32]
 8002614:	9309      	str	r3, [sp, #36]	@ 0x24
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8002616:	9301      	str	r3, [sp, #4]
 8002618:	9302      	str	r3, [sp, #8]
 800261a:	9303      	str	r3, [sp, #12]
 800261c:	9304      	str	r3, [sp, #16]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 800261e:	2201      	movs	r2, #1
 8002620:	920a      	str	r2, [sp, #40]	@ 0x28
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8002622:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 8002626:	930b      	str	r3, [sp, #44]	@ 0x2c
  RCC_OscInitStruct.HSEPredivValue = RCC_HSE_PREDIV_DIV1;
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8002628:	920e      	str	r2, [sp, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 800262a:	2202      	movs	r2, #2
 800262c:	9211      	str	r2, [sp, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 800262e:	9312      	str	r3, [sp, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL9;
 8002630:	f44f 13e0 	mov.w	r3, #1835008	@ 0x1c0000
 8002634:	9313      	str	r3, [sp, #76]	@ 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8002636:	a80a      	add	r0, sp, #40	@ 0x28
 8002638:	f002 fafa 	bl	8004c30 <HAL_RCC_OscConfig>
 800263c:	b9c8      	cbnz	r0, 8002672 <SystemClock_Config+0x74>
    Error_Handler();
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 800263e:	230f      	movs	r3, #15
 8002640:	9305      	str	r3, [sp, #20]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8002642:	2102      	movs	r1, #2
 8002644:	9106      	str	r1, [sp, #24]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8002646:	2300      	movs	r3, #0
 8002648:	9307      	str	r3, [sp, #28]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 800264a:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 800264e:	9208      	str	r2, [sp, #32]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8002650:	9309      	str	r3, [sp, #36]	@ 0x24

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 8002652:	a805      	add	r0, sp, #20
 8002654:	f002 fd2c 	bl	80050b0 <HAL_RCC_ClockConfig>
 8002658:	b968      	cbnz	r0, 8002676 <SystemClock_Config+0x78>
  {
    Error_Handler();
  }
  PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_ADC;
 800265a:	2302      	movs	r3, #2
 800265c:	9301      	str	r3, [sp, #4]
  PeriphClkInit.AdcClockSelection = RCC_ADCPCLK2_DIV6;
 800265e:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8002662:	9303      	str	r3, [sp, #12]
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8002664:	a801      	add	r0, sp, #4
 8002666:	f002 fdfb 	bl	8005260 <HAL_RCCEx_PeriphCLKConfig>
 800266a:	b930      	cbnz	r0, 800267a <SystemClock_Config+0x7c>
  {
    Error_Handler();
  }
}
 800266c:	b015      	add	sp, #84	@ 0x54
 800266e:	f85d fb04 	ldr.w	pc, [sp], #4
  __ASM volatile ("cpsid i" : : : "memory");
 8002672:	b672      	cpsid	i
void Error_Handler(void)
{
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8002674:	e7fe      	b.n	8002674 <SystemClock_Config+0x76>
 8002676:	b672      	cpsid	i
 8002678:	e7fe      	b.n	8002678 <SystemClock_Config+0x7a>
 800267a:	b672      	cpsid	i
 800267c:	e7fe      	b.n	800267c <SystemClock_Config+0x7e>
	...

08002680 <main>:
{
 8002680:	e92d 4880 	stmdb	sp!, {r7, fp, lr}
 8002684:	f2ad 4dcc 	subw	sp, sp, #1228	@ 0x4cc
  HAL_Init();
 8002688:	f001 f8d4 	bl	8003834 <HAL_Init>
  SystemClock_Config();
 800268c:	f7ff ffb7 	bl	80025fe <SystemClock_Config>
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002690:	2400      	movs	r4, #0
 8002692:	9438      	str	r4, [sp, #224]	@ 0xe0
 8002694:	9439      	str	r4, [sp, #228]	@ 0xe4
 8002696:	943a      	str	r4, [sp, #232]	@ 0xe8
 8002698:	943b      	str	r4, [sp, #236]	@ 0xec
  __HAL_RCC_GPIOC_CLK_ENABLE();
 800269a:	4dab      	ldr	r5, [pc, #684]	@ (8002948 <main+0x2c8>)
 800269c:	69ab      	ldr	r3, [r5, #24]
 800269e:	f043 0310 	orr.w	r3, r3, #16
 80026a2:	61ab      	str	r3, [r5, #24]
 80026a4:	69ab      	ldr	r3, [r5, #24]
 80026a6:	f003 0310 	and.w	r3, r3, #16
 80026aa:	9327      	str	r3, [sp, #156]	@ 0x9c
 80026ac:	9b27      	ldr	r3, [sp, #156]	@ 0x9c
  __HAL_RCC_GPIOD_CLK_ENABLE();
 80026ae:	69ab      	ldr	r3, [r5, #24]
 80026b0:	f043 0320 	orr.w	r3, r3, #32
 80026b4:	61ab      	str	r3, [r5, #24]
 80026b6:	69ab      	ldr	r3, [r5, #24]
 80026b8:	f003 0320 	and.w	r3, r3, #32
 80026bc:	9328      	str	r3, [sp, #160]	@ 0xa0
 80026be:	9b28      	ldr	r3, [sp, #160]	@ 0xa0
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80026c0:	69ab      	ldr	r3, [r5, #24]
 80026c2:	f043 0304 	orr.w	r3, r3, #4
 80026c6:	61ab      	str	r3, [r5, #24]
 80026c8:	69ab      	ldr	r3, [r5, #24]
 80026ca:	f003 0304 	and.w	r3, r3, #4
 80026ce:	9329      	str	r3, [sp, #164]	@ 0xa4
 80026d0:	9b29      	ldr	r3, [sp, #164]	@ 0xa4
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80026d2:	69ab      	ldr	r3, [r5, #24]
 80026d4:	f043 0308 	orr.w	r3, r3, #8
 80026d8:	61ab      	str	r3, [r5, #24]
 80026da:	69ab      	ldr	r3, [r5, #24]
 80026dc:	f003 0308 	and.w	r3, r3, #8
 80026e0:	932a      	str	r3, [sp, #168]	@ 0xa8
 80026e2:	9b2a      	ldr	r3, [sp, #168]	@ 0xa8
  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_1, GPIO_PIN_RESET);
 80026e4:	4f99      	ldr	r7, [pc, #612]	@ (800294c <main+0x2cc>)
 80026e6:	4622      	mov	r2, r4
 80026e8:	2102      	movs	r1, #2
 80026ea:	4638      	mov	r0, r7
 80026ec:	f001 ff8a 	bl	8004604 <HAL_GPIO_WritePin>
  GPIO_InitStruct.Pin = DHT11_Pin;
 80026f0:	2601      	movs	r6, #1
 80026f2:	9638      	str	r6, [sp, #224]	@ 0xe0
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80026f4:	9439      	str	r4, [sp, #228]	@ 0xe4
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 80026f6:	963a      	str	r6, [sp, #232]	@ 0xe8
  HAL_GPIO_Init(DHT11_GPIO_Port, &GPIO_InitStruct);
 80026f8:	a938      	add	r1, sp, #224	@ 0xe0
 80026fa:	4638      	mov	r0, r7
 80026fc:	f001 fe3c 	bl	8004378 <HAL_GPIO_Init>
  GPIO_InitStruct.Pin = GPIO_PIN_1;
 8002700:	f04f 0802 	mov.w	r8, #2
 8002704:	f8cd 80e0 	str.w	r8, [sp, #224]	@ 0xe0
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8002708:	9639      	str	r6, [sp, #228]	@ 0xe4
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800270a:	943a      	str	r4, [sp, #232]	@ 0xe8
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800270c:	f8cd 80ec 	str.w	r8, [sp, #236]	@ 0xec
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002710:	a938      	add	r1, sp, #224	@ 0xe0
 8002712:	4638      	mov	r0, r7
 8002714:	f001 fe30 	bl	8004378 <HAL_GPIO_Init>
  GPIO_InitStruct.Pin = GPIO_PIN_12|GPIO_PIN_13|GPIO_PIN_14|GPIO_PIN_15;
 8002718:	f44f 4370 	mov.w	r3, #61440	@ 0xf000
 800271c:	9338      	str	r3, [sp, #224]	@ 0xe0
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 800271e:	4b8c      	ldr	r3, [pc, #560]	@ (8002950 <main+0x2d0>)
 8002720:	9339      	str	r3, [sp, #228]	@ 0xe4
  GPIO_InitStruct.Pull = GPIO_PULLDOWN;
 8002722:	f8cd 80e8 	str.w	r8, [sp, #232]	@ 0xe8
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002726:	a938      	add	r1, sp, #224	@ 0xe0
 8002728:	4638      	mov	r0, r7
 800272a:	f001 fe25 	bl	8004378 <HAL_GPIO_Init>
  HAL_NVIC_SetPriority(EXTI15_10_IRQn, 1, 0);
 800272e:	4622      	mov	r2, r4
 8002730:	4631      	mov	r1, r6
 8002732:	2028      	movs	r0, #40	@ 0x28
 8002734:	f001 fc36 	bl	8003fa4 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI15_10_IRQn);
 8002738:	2028      	movs	r0, #40	@ 0x28
 800273a:	f001 fc69 	bl	8004010 <HAL_NVIC_EnableIRQ>
  __HAL_RCC_DMA1_CLK_ENABLE();
 800273e:	696b      	ldr	r3, [r5, #20]
 8002740:	4333      	orrs	r3, r6
 8002742:	616b      	str	r3, [r5, #20]
 8002744:	696b      	ldr	r3, [r5, #20]
 8002746:	4033      	ands	r3, r6
 8002748:	9326      	str	r3, [sp, #152]	@ 0x98
 800274a:	9b26      	ldr	r3, [sp, #152]	@ 0x98
  HAL_NVIC_SetPriority(DMA1_Channel1_IRQn, 0, 0);
 800274c:	4622      	mov	r2, r4
 800274e:	4621      	mov	r1, r4
 8002750:	200b      	movs	r0, #11
 8002752:	f001 fc27 	bl	8003fa4 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel1_IRQn);
 8002756:	200b      	movs	r0, #11
 8002758:	f001 fc5a 	bl	8004010 <HAL_NVIC_EnableIRQ>
  HAL_NVIC_SetPriority(DMA1_Channel2_IRQn, 0, 0);
 800275c:	4622      	mov	r2, r4
 800275e:	4621      	mov	r1, r4
 8002760:	200c      	movs	r0, #12
 8002762:	f001 fc1f 	bl	8003fa4 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel2_IRQn);
 8002766:	200c      	movs	r0, #12
 8002768:	f001 fc52 	bl	8004010 <HAL_NVIC_EnableIRQ>
  HAL_NVIC_SetPriority(DMA1_Channel3_IRQn, 0, 0);
 800276c:	4622      	mov	r2, r4
 800276e:	4621      	mov	r1, r4
 8002770:	200d      	movs	r0, #13
 8002772:	f001 fc17 	bl	8003fa4 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel3_IRQn);
 8002776:	200d      	movs	r0, #13
 8002778:	f001 fc4a 	bl	8004010 <HAL_NVIC_EnableIRQ>
  ADC_ChannelConfTypeDef sConfig = {0};
 800277c:	9438      	str	r4, [sp, #224]	@ 0xe0
 800277e:	9439      	str	r4, [sp, #228]	@ 0xe4
 8002780:	943a      	str	r4, [sp, #232]	@ 0xe8
  hadc1.Instance = ADC1;
 8002782:	4874      	ldr	r0, [pc, #464]	@ (8002954 <main+0x2d4>)
 8002784:	4b74      	ldr	r3, [pc, #464]	@ (8002958 <main+0x2d8>)
 8002786:	6003      	str	r3, [r0, #0]
  hadc1.Init.ScanConvMode = ADC_SCAN_ENABLE;
 8002788:	f44f 7380 	mov.w	r3, #256	@ 0x100
 800278c:	6083      	str	r3, [r0, #8]
  hadc1.Init.ContinuousConvMode = ENABLE;
 800278e:	7306      	strb	r6, [r0, #12]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 8002790:	7504      	strb	r4, [r0, #20]
  hadc1.Init.ExternalTrigConv = ADC_EXTERNALTRIGCONV_T4_CC4;
 8002792:	f44f 2320 	mov.w	r3, #655360	@ 0xa0000
 8002796:	61c3      	str	r3, [r0, #28]
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8002798:	6044      	str	r4, [r0, #4]
  hadc1.Init.NbrOfConversion = 5;
 800279a:	2305      	movs	r3, #5
 800279c:	6103      	str	r3, [r0, #16]
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 800279e:	f001 fb69 	bl	8003e74 <HAL_ADC_Init>
 80027a2:	2800      	cmp	r0, #0
 80027a4:	f040 824a 	bne.w	8002c3c <main+0x5bc>
  sConfig.Channel = ADC_CHANNEL_4;
 80027a8:	2304      	movs	r3, #4
 80027aa:	9338      	str	r3, [sp, #224]	@ 0xe0
  sConfig.Rank = ADC_REGULAR_RANK_1;
 80027ac:	2301      	movs	r3, #1
 80027ae:	9339      	str	r3, [sp, #228]	@ 0xe4
  sConfig.SamplingTime = ADC_SAMPLETIME_239CYCLES_5;
 80027b0:	2307      	movs	r3, #7
 80027b2:	933a      	str	r3, [sp, #232]	@ 0xe8
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 80027b4:	a938      	add	r1, sp, #224	@ 0xe0
 80027b6:	4867      	ldr	r0, [pc, #412]	@ (8002954 <main+0x2d4>)
 80027b8:	f001 f934 	bl	8003a24 <HAL_ADC_ConfigChannel>
 80027bc:	2800      	cmp	r0, #0
 80027be:	f040 823f 	bne.w	8002c40 <main+0x5c0>
  sConfig.Channel = ADC_CHANNEL_5;
 80027c2:	2305      	movs	r3, #5
 80027c4:	9338      	str	r3, [sp, #224]	@ 0xe0
  sConfig.Rank = ADC_REGULAR_RANK_2;
 80027c6:	2302      	movs	r3, #2
 80027c8:	9339      	str	r3, [sp, #228]	@ 0xe4
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 80027ca:	a938      	add	r1, sp, #224	@ 0xe0
 80027cc:	4861      	ldr	r0, [pc, #388]	@ (8002954 <main+0x2d4>)
 80027ce:	f001 f929 	bl	8003a24 <HAL_ADC_ConfigChannel>
 80027d2:	2800      	cmp	r0, #0
 80027d4:	f040 8236 	bne.w	8002c44 <main+0x5c4>
  sConfig.Channel = ADC_CHANNEL_1;
 80027d8:	2301      	movs	r3, #1
 80027da:	9338      	str	r3, [sp, #224]	@ 0xe0
  sConfig.Rank = ADC_REGULAR_RANK_3;
 80027dc:	2303      	movs	r3, #3
 80027de:	9339      	str	r3, [sp, #228]	@ 0xe4
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 80027e0:	a938      	add	r1, sp, #224	@ 0xe0
 80027e2:	485c      	ldr	r0, [pc, #368]	@ (8002954 <main+0x2d4>)
 80027e4:	f001 f91e 	bl	8003a24 <HAL_ADC_ConfigChannel>
 80027e8:	2800      	cmp	r0, #0
 80027ea:	f040 822d 	bne.w	8002c48 <main+0x5c8>
  sConfig.Channel = ADC_CHANNEL_2;
 80027ee:	2302      	movs	r3, #2
 80027f0:	9338      	str	r3, [sp, #224]	@ 0xe0
  sConfig.Rank = ADC_REGULAR_RANK_4;
 80027f2:	2304      	movs	r3, #4
 80027f4:	9339      	str	r3, [sp, #228]	@ 0xe4
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 80027f6:	a938      	add	r1, sp, #224	@ 0xe0
 80027f8:	4856      	ldr	r0, [pc, #344]	@ (8002954 <main+0x2d4>)
 80027fa:	f001 f913 	bl	8003a24 <HAL_ADC_ConfigChannel>
 80027fe:	2800      	cmp	r0, #0
 8002800:	f040 8224 	bne.w	8002c4c <main+0x5cc>
  sConfig.Channel = ADC_CHANNEL_3;
 8002804:	2303      	movs	r3, #3
 8002806:	9338      	str	r3, [sp, #224]	@ 0xe0
  sConfig.Rank = ADC_REGULAR_RANK_5;
 8002808:	2305      	movs	r3, #5
 800280a:	9339      	str	r3, [sp, #228]	@ 0xe4
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 800280c:	a938      	add	r1, sp, #224	@ 0xe0
 800280e:	4851      	ldr	r0, [pc, #324]	@ (8002954 <main+0x2d4>)
 8002810:	f001 f908 	bl	8003a24 <HAL_ADC_ConfigChannel>
 8002814:	2800      	cmp	r0, #0
 8002816:	f040 8239 	bne.w	8002c8c <main+0x60c>
  hi2c1.Instance = I2C1;
 800281a:	4850      	ldr	r0, [pc, #320]	@ (800295c <main+0x2dc>)
 800281c:	4b50      	ldr	r3, [pc, #320]	@ (8002960 <main+0x2e0>)
 800281e:	6003      	str	r3, [r0, #0]
  hi2c1.Init.ClockSpeed = 400000;
 8002820:	4b50      	ldr	r3, [pc, #320]	@ (8002964 <main+0x2e4>)
 8002822:	6043      	str	r3, [r0, #4]
  hi2c1.Init.DutyCycle = I2C_DUTYCYCLE_2;
 8002824:	2300      	movs	r3, #0
 8002826:	6083      	str	r3, [r0, #8]
  hi2c1.Init.OwnAddress1 = 0;
 8002828:	60c3      	str	r3, [r0, #12]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 800282a:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 800282e:	6102      	str	r2, [r0, #16]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8002830:	6143      	str	r3, [r0, #20]
  hi2c1.Init.OwnAddress2 = 0;
 8002832:	6183      	str	r3, [r0, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8002834:	61c3      	str	r3, [r0, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8002836:	6203      	str	r3, [r0, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 8002838:	f002 f882 	bl	8004940 <HAL_I2C_Init>
 800283c:	2800      	cmp	r0, #0
 800283e:	f040 8227 	bne.w	8002c90 <main+0x610>
  huart1.Instance = USART1;
 8002842:	4849      	ldr	r0, [pc, #292]	@ (8002968 <main+0x2e8>)
 8002844:	4b49      	ldr	r3, [pc, #292]	@ (800296c <main+0x2ec>)
 8002846:	6003      	str	r3, [r0, #0]
  huart1.Init.BaudRate = 115200;
 8002848:	f44f 33e1 	mov.w	r3, #115200	@ 0x1c200
 800284c:	6043      	str	r3, [r0, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 800284e:	2300      	movs	r3, #0
 8002850:	6083      	str	r3, [r0, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 8002852:	60c3      	str	r3, [r0, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 8002854:	6103      	str	r3, [r0, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 8002856:	220c      	movs	r2, #12
 8002858:	6142      	str	r2, [r0, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800285a:	6183      	str	r3, [r0, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 800285c:	61c3      	str	r3, [r0, #28]
  if (HAL_UART_Init(&huart1) != HAL_OK)
 800285e:	f003 fb15 	bl	8005e8c <HAL_UART_Init>
 8002862:	2800      	cmp	r0, #0
 8002864:	f040 8216 	bne.w	8002c94 <main+0x614>
  huart3.Instance = USART3;
 8002868:	4841      	ldr	r0, [pc, #260]	@ (8002970 <main+0x2f0>)
 800286a:	4b42      	ldr	r3, [pc, #264]	@ (8002974 <main+0x2f4>)
 800286c:	6003      	str	r3, [r0, #0]
  huart3.Init.BaudRate = 115200;
 800286e:	f44f 33e1 	mov.w	r3, #115200	@ 0x1c200
 8002872:	6043      	str	r3, [r0, #4]
  huart3.Init.WordLength = UART_WORDLENGTH_8B;
 8002874:	2300      	movs	r3, #0
 8002876:	6083      	str	r3, [r0, #8]
  huart3.Init.StopBits = UART_STOPBITS_1;
 8002878:	60c3      	str	r3, [r0, #12]
  huart3.Init.Parity = UART_PARITY_NONE;
 800287a:	6103      	str	r3, [r0, #16]
  huart3.Init.Mode = UART_MODE_TX_RX;
 800287c:	220c      	movs	r2, #12
 800287e:	6142      	str	r2, [r0, #20]
  huart3.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8002880:	6183      	str	r3, [r0, #24]
  huart3.Init.OverSampling = UART_OVERSAMPLING_16;
 8002882:	61c3      	str	r3, [r0, #28]
  if (HAL_UART_Init(&huart3) != HAL_OK)
 8002884:	f003 fb02 	bl	8005e8c <HAL_UART_Init>
 8002888:	2800      	cmp	r0, #0
 800288a:	f040 8205 	bne.w	8002c98 <main+0x618>
  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 800288e:	2400      	movs	r4, #0
 8002890:	942d      	str	r4, [sp, #180]	@ 0xb4
 8002892:	942e      	str	r4, [sp, #184]	@ 0xb8
 8002894:	942f      	str	r4, [sp, #188]	@ 0xbc
 8002896:	9430      	str	r4, [sp, #192]	@ 0xc0
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8002898:	942b      	str	r4, [sp, #172]	@ 0xac
 800289a:	942c      	str	r4, [sp, #176]	@ 0xb0
  TIM_OC_InitTypeDef sConfigOC = {0};
 800289c:	9431      	str	r4, [sp, #196]	@ 0xc4
 800289e:	9432      	str	r4, [sp, #200]	@ 0xc8
 80028a0:	9433      	str	r4, [sp, #204]	@ 0xcc
 80028a2:	9434      	str	r4, [sp, #208]	@ 0xd0
 80028a4:	9435      	str	r4, [sp, #212]	@ 0xd4
 80028a6:	9436      	str	r4, [sp, #216]	@ 0xd8
 80028a8:	9437      	str	r4, [sp, #220]	@ 0xdc
  TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 80028aa:	2220      	movs	r2, #32
 80028ac:	4621      	mov	r1, r4
 80028ae:	a838      	add	r0, sp, #224	@ 0xe0
 80028b0:	f004 fdfd 	bl	80074ae <memset>
  htim1.Instance = TIM1;
 80028b4:	4830      	ldr	r0, [pc, #192]	@ (8002978 <main+0x2f8>)
 80028b6:	4b31      	ldr	r3, [pc, #196]	@ (800297c <main+0x2fc>)
 80028b8:	6003      	str	r3, [r0, #0]
  htim1.Init.Prescaler = 0;
 80028ba:	6044      	str	r4, [r0, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 80028bc:	6084      	str	r4, [r0, #8]
  htim1.Init.Period = 0;
 80028be:	60c4      	str	r4, [r0, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80028c0:	6104      	str	r4, [r0, #16]
  htim1.Init.RepetitionCounter = 0;
 80028c2:	6144      	str	r4, [r0, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80028c4:	6184      	str	r4, [r0, #24]
  if (HAL_TIM_Base_Init(&htim1) != HAL_OK)
 80028c6:	f002 ff47 	bl	8005758 <HAL_TIM_Base_Init>
 80028ca:	2800      	cmp	r0, #0
 80028cc:	f040 81e6 	bne.w	8002c9c <main+0x61c>
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 80028d0:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 80028d4:	932d      	str	r3, [sp, #180]	@ 0xb4
  if (HAL_TIM_ConfigClockSource(&htim1, &sClockSourceConfig) != HAL_OK)
 80028d6:	a92d      	add	r1, sp, #180	@ 0xb4
 80028d8:	4827      	ldr	r0, [pc, #156]	@ (8002978 <main+0x2f8>)
 80028da:	f003 f898 	bl	8005a0e <HAL_TIM_ConfigClockSource>
 80028de:	2800      	cmp	r0, #0
 80028e0:	f040 81de 	bne.w	8002ca0 <main+0x620>
  if (HAL_TIM_PWM_Init(&htim1) != HAL_OK)
 80028e4:	4824      	ldr	r0, [pc, #144]	@ (8002978 <main+0x2f8>)
 80028e6:	f002 ff8f 	bl	8005808 <HAL_TIM_PWM_Init>
 80028ea:	2800      	cmp	r0, #0
 80028ec:	f040 81da 	bne.w	8002ca4 <main+0x624>
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80028f0:	2300      	movs	r3, #0
 80028f2:	932b      	str	r3, [sp, #172]	@ 0xac
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80028f4:	932c      	str	r3, [sp, #176]	@ 0xb0
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 80028f6:	a92b      	add	r1, sp, #172	@ 0xac
 80028f8:	481f      	ldr	r0, [pc, #124]	@ (8002978 <main+0x2f8>)
 80028fa:	f003 f9b1 	bl	8005c60 <HAL_TIMEx_MasterConfigSynchronization>
 80028fe:	2800      	cmp	r0, #0
 8002900:	f040 81d2 	bne.w	8002ca8 <main+0x628>
  sConfigOC.OCMode = TIM_OCMODE_PWM2;
 8002904:	2370      	movs	r3, #112	@ 0x70
 8002906:	9331      	str	r3, [sp, #196]	@ 0xc4
  sConfigOC.Pulse = 1;
 8002908:	2301      	movs	r3, #1
 800290a:	9332      	str	r3, [sp, #200]	@ 0xc8
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 800290c:	2200      	movs	r2, #0
 800290e:	9233      	str	r2, [sp, #204]	@ 0xcc
  sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 8002910:	9234      	str	r2, [sp, #208]	@ 0xd0
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8002912:	9235      	str	r2, [sp, #212]	@ 0xd4
  sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 8002914:	9236      	str	r2, [sp, #216]	@ 0xd8
  sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 8002916:	9237      	str	r2, [sp, #220]	@ 0xdc
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8002918:	a931      	add	r1, sp, #196	@ 0xc4
 800291a:	4817      	ldr	r0, [pc, #92]	@ (8002978 <main+0x2f8>)
 800291c:	f002 fffd 	bl	800591a <HAL_TIM_PWM_ConfigChannel>
 8002920:	2800      	cmp	r0, #0
 8002922:	f040 81c3 	bne.w	8002cac <main+0x62c>
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8002926:	2360      	movs	r3, #96	@ 0x60
 8002928:	9331      	str	r3, [sp, #196]	@ 0xc4
  sConfigOC.Pulse = 70;
 800292a:	2346      	movs	r3, #70	@ 0x46
 800292c:	9332      	str	r3, [sp, #200]	@ 0xc8
  sConfigOC.OCIdleState = TIM_OCIDLESTATE_SET;
 800292e:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8002932:	9336      	str	r3, [sp, #216]	@ 0xd8
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 8002934:	2204      	movs	r2, #4
 8002936:	a931      	add	r1, sp, #196	@ 0xc4
 8002938:	480f      	ldr	r0, [pc, #60]	@ (8002978 <main+0x2f8>)
 800293a:	f002 ffee 	bl	800591a <HAL_TIM_PWM_ConfigChannel>
 800293e:	2800      	cmp	r0, #0
 8002940:	f040 81b6 	bne.w	8002cb0 <main+0x630>
 8002944:	e01c      	b.n	8002980 <main+0x300>
 8002946:	bf00      	nop
 8002948:	40021000 	.word	0x40021000
 800294c:	40010c00 	.word	0x40010c00
 8002950:	10110000 	.word	0x10110000
 8002954:	2000067c 	.word	0x2000067c
 8002958:	40012400 	.word	0x40012400
 800295c:	200005e4 	.word	0x200005e4
 8002960:	40005400 	.word	0x40005400
 8002964:	00061a80 	.word	0x00061a80
 8002968:	2000047c 	.word	0x2000047c
 800296c:	40013800 	.word	0x40013800
 8002970:	20000434 	.word	0x20000434
 8002974:	40004800 	.word	0x40004800
 8002978:	2000059c 	.word	0x2000059c
 800297c:	40012c00 	.word	0x40012c00
  sConfigOC.Pulse = 1;
 8002980:	2301      	movs	r3, #1
 8002982:	9332      	str	r3, [sp, #200]	@ 0xc8
  sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 8002984:	2300      	movs	r3, #0
 8002986:	9336      	str	r3, [sp, #216]	@ 0xd8
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
 8002988:	2208      	movs	r2, #8
 800298a:	a931      	add	r1, sp, #196	@ 0xc4
 800298c:	48b0      	ldr	r0, [pc, #704]	@ (8002c50 <main+0x5d0>)
 800298e:	f002 ffc4 	bl	800591a <HAL_TIM_PWM_ConfigChannel>
 8002992:	2800      	cmp	r0, #0
 8002994:	f040 818e 	bne.w	8002cb4 <main+0x634>
  sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_DISABLE;
 8002998:	2300      	movs	r3, #0
 800299a:	9338      	str	r3, [sp, #224]	@ 0xe0
  sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 800299c:	9339      	str	r3, [sp, #228]	@ 0xe4
  sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 800299e:	933a      	str	r3, [sp, #232]	@ 0xe8
  sBreakDeadTimeConfig.DeadTime = 0;
 80029a0:	933b      	str	r3, [sp, #236]	@ 0xec
  sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 80029a2:	933c      	str	r3, [sp, #240]	@ 0xf0
  sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 80029a4:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 80029a8:	923d      	str	r2, [sp, #244]	@ 0xf4
  sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 80029aa:	933f      	str	r3, [sp, #252]	@ 0xfc
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim1, &sBreakDeadTimeConfig) != HAL_OK)
 80029ac:	a938      	add	r1, sp, #224	@ 0xe0
 80029ae:	48a8      	ldr	r0, [pc, #672]	@ (8002c50 <main+0x5d0>)
 80029b0:	f003 f98a 	bl	8005cc8 <HAL_TIMEx_ConfigBreakDeadTime>
 80029b4:	2800      	cmp	r0, #0
 80029b6:	f040 817f 	bne.w	8002cb8 <main+0x638>
  HAL_TIM_MspPostInit(&htim1);
 80029ba:	48a5      	ldr	r0, [pc, #660]	@ (8002c50 <main+0x5d0>)
 80029bc:	f000 fce6 	bl	800338c <HAL_TIM_MspPostInit>
  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 80029c0:	2300      	movs	r3, #0
 80029c2:	9331      	str	r3, [sp, #196]	@ 0xc4
 80029c4:	9332      	str	r3, [sp, #200]	@ 0xc8
 80029c6:	9333      	str	r3, [sp, #204]	@ 0xcc
 80029c8:	9334      	str	r3, [sp, #208]	@ 0xd0
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80029ca:	932d      	str	r3, [sp, #180]	@ 0xb4
 80029cc:	932e      	str	r3, [sp, #184]	@ 0xb8
  TIM_OC_InitTypeDef sConfigOC = {0};
 80029ce:	9338      	str	r3, [sp, #224]	@ 0xe0
 80029d0:	9339      	str	r3, [sp, #228]	@ 0xe4
 80029d2:	933a      	str	r3, [sp, #232]	@ 0xe8
 80029d4:	933b      	str	r3, [sp, #236]	@ 0xec
 80029d6:	933c      	str	r3, [sp, #240]	@ 0xf0
 80029d8:	933d      	str	r3, [sp, #244]	@ 0xf4
 80029da:	933e      	str	r3, [sp, #248]	@ 0xf8
  htim3.Instance = TIM3;
 80029dc:	489d      	ldr	r0, [pc, #628]	@ (8002c54 <main+0x5d4>)
 80029de:	4a9e      	ldr	r2, [pc, #632]	@ (8002c58 <main+0x5d8>)
 80029e0:	6002      	str	r2, [r0, #0]
  htim3.Init.Prescaler = 0;
 80029e2:	6043      	str	r3, [r0, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 80029e4:	6083      	str	r3, [r0, #8]
  htim3.Init.Period = 720;
 80029e6:	f44f 7234 	mov.w	r2, #720	@ 0x2d0
 80029ea:	60c2      	str	r2, [r0, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80029ec:	6103      	str	r3, [r0, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80029ee:	6183      	str	r3, [r0, #24]
  if (HAL_TIM_Base_Init(&htim3) != HAL_OK)
 80029f0:	f002 feb2 	bl	8005758 <HAL_TIM_Base_Init>
 80029f4:	2800      	cmp	r0, #0
 80029f6:	f040 8161 	bne.w	8002cbc <main+0x63c>
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 80029fa:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 80029fe:	9331      	str	r3, [sp, #196]	@ 0xc4
  if (HAL_TIM_ConfigClockSource(&htim3, &sClockSourceConfig) != HAL_OK)
 8002a00:	a931      	add	r1, sp, #196	@ 0xc4
 8002a02:	4894      	ldr	r0, [pc, #592]	@ (8002c54 <main+0x5d4>)
 8002a04:	f003 f803 	bl	8005a0e <HAL_TIM_ConfigClockSource>
 8002a08:	2800      	cmp	r0, #0
 8002a0a:	f040 8159 	bne.w	8002cc0 <main+0x640>
  if (HAL_TIM_PWM_Init(&htim3) != HAL_OK)
 8002a0e:	4891      	ldr	r0, [pc, #580]	@ (8002c54 <main+0x5d4>)
 8002a10:	f002 fefa 	bl	8005808 <HAL_TIM_PWM_Init>
 8002a14:	2800      	cmp	r0, #0
 8002a16:	f040 8155 	bne.w	8002cc4 <main+0x644>
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8002a1a:	2300      	movs	r3, #0
 8002a1c:	932d      	str	r3, [sp, #180]	@ 0xb4
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8002a1e:	932e      	str	r3, [sp, #184]	@ 0xb8
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 8002a20:	a92d      	add	r1, sp, #180	@ 0xb4
 8002a22:	488c      	ldr	r0, [pc, #560]	@ (8002c54 <main+0x5d4>)
 8002a24:	f003 f91c 	bl	8005c60 <HAL_TIMEx_MasterConfigSynchronization>
 8002a28:	2800      	cmp	r0, #0
 8002a2a:	f040 814d 	bne.w	8002cc8 <main+0x648>
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8002a2e:	2360      	movs	r3, #96	@ 0x60
 8002a30:	9338      	str	r3, [sp, #224]	@ 0xe0
  sConfigOC.Pulse = 0;
 8002a32:	2200      	movs	r2, #0
 8002a34:	9239      	str	r2, [sp, #228]	@ 0xe4
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8002a36:	923a      	str	r2, [sp, #232]	@ 0xe8
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8002a38:	923c      	str	r2, [sp, #240]	@ 0xf0
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8002a3a:	a938      	add	r1, sp, #224	@ 0xe0
 8002a3c:	4885      	ldr	r0, [pc, #532]	@ (8002c54 <main+0x5d4>)
 8002a3e:	f002 ff6c 	bl	800591a <HAL_TIM_PWM_ConfigChannel>
 8002a42:	2800      	cmp	r0, #0
 8002a44:	f040 8142 	bne.w	8002ccc <main+0x64c>
  HAL_TIM_MspPostInit(&htim3);
 8002a48:	4882      	ldr	r0, [pc, #520]	@ (8002c54 <main+0x5d4>)
 8002a4a:	f000 fc9f 	bl	800338c <HAL_TIM_MspPostInit>
  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8002a4e:	2300      	movs	r3, #0
 8002a50:	9331      	str	r3, [sp, #196]	@ 0xc4
 8002a52:	9332      	str	r3, [sp, #200]	@ 0xc8
 8002a54:	9333      	str	r3, [sp, #204]	@ 0xcc
 8002a56:	9334      	str	r3, [sp, #208]	@ 0xd0
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8002a58:	932d      	str	r3, [sp, #180]	@ 0xb4
 8002a5a:	932e      	str	r3, [sp, #184]	@ 0xb8
  TIM_OC_InitTypeDef sConfigOC = {0};
 8002a5c:	9338      	str	r3, [sp, #224]	@ 0xe0
 8002a5e:	9339      	str	r3, [sp, #228]	@ 0xe4
 8002a60:	933a      	str	r3, [sp, #232]	@ 0xe8
 8002a62:	933b      	str	r3, [sp, #236]	@ 0xec
 8002a64:	933c      	str	r3, [sp, #240]	@ 0xf0
 8002a66:	933d      	str	r3, [sp, #244]	@ 0xf4
 8002a68:	933e      	str	r3, [sp, #248]	@ 0xf8
  htim4.Instance = TIM4;
 8002a6a:	487c      	ldr	r0, [pc, #496]	@ (8002c5c <main+0x5dc>)
 8002a6c:	4a7c      	ldr	r2, [pc, #496]	@ (8002c60 <main+0x5e0>)
 8002a6e:	6002      	str	r2, [r0, #0]
  htim4.Init.Prescaler = 0;
 8002a70:	6043      	str	r3, [r0, #4]
  htim4.Init.CounterMode = TIM_COUNTERMODE_UP;
 8002a72:	6083      	str	r3, [r0, #8]
  htim4.Init.Period = 72-1;
 8002a74:	2247      	movs	r2, #71	@ 0x47
 8002a76:	60c2      	str	r2, [r0, #12]
  htim4.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8002a78:	6103      	str	r3, [r0, #16]
  htim4.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8002a7a:	6183      	str	r3, [r0, #24]
  if (HAL_TIM_Base_Init(&htim4) != HAL_OK)
 8002a7c:	f002 fe6c 	bl	8005758 <HAL_TIM_Base_Init>
 8002a80:	2800      	cmp	r0, #0
 8002a82:	f040 8125 	bne.w	8002cd0 <main+0x650>
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8002a86:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8002a8a:	9331      	str	r3, [sp, #196]	@ 0xc4
  if (HAL_TIM_ConfigClockSource(&htim4, &sClockSourceConfig) != HAL_OK)
 8002a8c:	a931      	add	r1, sp, #196	@ 0xc4
 8002a8e:	4873      	ldr	r0, [pc, #460]	@ (8002c5c <main+0x5dc>)
 8002a90:	f002 ffbd 	bl	8005a0e <HAL_TIM_ConfigClockSource>
 8002a94:	2800      	cmp	r0, #0
 8002a96:	f040 811d 	bne.w	8002cd4 <main+0x654>
  if (HAL_TIM_OC_Init(&htim4) != HAL_OK)
 8002a9a:	4870      	ldr	r0, [pc, #448]	@ (8002c5c <main+0x5dc>)
 8002a9c:	f002 fe88 	bl	80057b0 <HAL_TIM_OC_Init>
 8002aa0:	2800      	cmp	r0, #0
 8002aa2:	f040 8119 	bne.w	8002cd8 <main+0x658>
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8002aa6:	2300      	movs	r3, #0
 8002aa8:	932d      	str	r3, [sp, #180]	@ 0xb4
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8002aaa:	932e      	str	r3, [sp, #184]	@ 0xb8
  if (HAL_TIMEx_MasterConfigSynchronization(&htim4, &sMasterConfig) != HAL_OK)
 8002aac:	a92d      	add	r1, sp, #180	@ 0xb4
 8002aae:	486b      	ldr	r0, [pc, #428]	@ (8002c5c <main+0x5dc>)
 8002ab0:	f003 f8d6 	bl	8005c60 <HAL_TIMEx_MasterConfigSynchronization>
 8002ab4:	2800      	cmp	r0, #0
 8002ab6:	f040 8111 	bne.w	8002cdc <main+0x65c>
  sConfigOC.OCMode = TIM_OCMODE_TOGGLE;
 8002aba:	2330      	movs	r3, #48	@ 0x30
 8002abc:	9338      	str	r3, [sp, #224]	@ 0xe0
  sConfigOC.Pulse = 36;
 8002abe:	2324      	movs	r3, #36	@ 0x24
 8002ac0:	9339      	str	r3, [sp, #228]	@ 0xe4
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8002ac2:	2300      	movs	r3, #0
 8002ac4:	933a      	str	r3, [sp, #232]	@ 0xe8
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8002ac6:	933c      	str	r3, [sp, #240]	@ 0xf0
  if (HAL_TIM_OC_ConfigChannel(&htim4, &sConfigOC, TIM_CHANNEL_4) != HAL_OK)
 8002ac8:	220c      	movs	r2, #12
 8002aca:	a938      	add	r1, sp, #224	@ 0xe0
 8002acc:	4863      	ldr	r0, [pc, #396]	@ (8002c5c <main+0x5dc>)
 8002ace:	f002 fef5 	bl	80058bc <HAL_TIM_OC_ConfigChannel>
 8002ad2:	2800      	cmp	r0, #0
 8002ad4:	f040 8104 	bne.w	8002ce0 <main+0x660>
  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8002ad8:	2300      	movs	r3, #0
 8002ada:	9338      	str	r3, [sp, #224]	@ 0xe0
 8002adc:	9339      	str	r3, [sp, #228]	@ 0xe4
 8002ade:	933a      	str	r3, [sp, #232]	@ 0xe8
 8002ae0:	933b      	str	r3, [sp, #236]	@ 0xec
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8002ae2:	9331      	str	r3, [sp, #196]	@ 0xc4
 8002ae4:	9332      	str	r3, [sp, #200]	@ 0xc8
  htim2.Instance = TIM2;
 8002ae6:	485f      	ldr	r0, [pc, #380]	@ (8002c64 <main+0x5e4>)
 8002ae8:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 8002aec:	6002      	str	r2, [r0, #0]
  htim2.Init.Prescaler = 7200-1;
 8002aee:	f641 421f 	movw	r2, #7199	@ 0x1c1f
 8002af2:	6042      	str	r2, [r0, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8002af4:	6083      	str	r3, [r0, #8]
  htim2.Init.Period = 10000-1;
 8002af6:	f242 720f 	movw	r2, #9999	@ 0x270f
 8002afa:	60c2      	str	r2, [r0, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8002afc:	6103      	str	r3, [r0, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8002afe:	6183      	str	r3, [r0, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 8002b00:	f002 fe2a 	bl	8005758 <HAL_TIM_Base_Init>
 8002b04:	2800      	cmp	r0, #0
 8002b06:	f040 80ed 	bne.w	8002ce4 <main+0x664>
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8002b0a:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8002b0e:	9338      	str	r3, [sp, #224]	@ 0xe0
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 8002b10:	a938      	add	r1, sp, #224	@ 0xe0
 8002b12:	4854      	ldr	r0, [pc, #336]	@ (8002c64 <main+0x5e4>)
 8002b14:	f002 ff7b 	bl	8005a0e <HAL_TIM_ConfigClockSource>
 8002b18:	2800      	cmp	r0, #0
 8002b1a:	f040 80e5 	bne.w	8002ce8 <main+0x668>
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8002b1e:	2300      	movs	r3, #0
 8002b20:	9331      	str	r3, [sp, #196]	@ 0xc4
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8002b22:	9332      	str	r3, [sp, #200]	@ 0xc8
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 8002b24:	a931      	add	r1, sp, #196	@ 0xc4
 8002b26:	484f      	ldr	r0, [pc, #316]	@ (8002c64 <main+0x5e4>)
 8002b28:	f003 f89a 	bl	8005c60 <HAL_TIMEx_MasterConfigSynchronization>
 8002b2c:	2800      	cmp	r0, #0
 8002b2e:	f040 80dd 	bne.w	8002cec <main+0x66c>
  HAL_ADC_Start(&hadc1);
 8002b32:	4d4d      	ldr	r5, [pc, #308]	@ (8002c68 <main+0x5e8>)
 8002b34:	4628      	mov	r0, r5
 8002b36:	f001 f865 	bl	8003c04 <HAL_ADC_Start>
  ssd1306_Init();
 8002b3a:	f000 fa13 	bl	8002f64 <ssd1306_Init>
  ssd1306_WelcomeView();
 8002b3e:	f7fe fe6b 	bl	8001818 <ssd1306_WelcomeView>
  HAL_TIM_Base_Start_IT(&htim2);
 8002b42:	4848      	ldr	r0, [pc, #288]	@ (8002c64 <main+0x5e4>)
 8002b44:	f002 fcc2 	bl	80054cc <HAL_TIM_Base_Start_IT>
  HAL_TIM_Base_Start(&htim1);
 8002b48:	4c41      	ldr	r4, [pc, #260]	@ (8002c50 <main+0x5d0>)
 8002b4a:	4620      	mov	r0, r4
 8002b4c:	f002 fc90 	bl	8005470 <HAL_TIM_Base_Start>
  HAL_TIM_PWM_Start(&htim1, TIM_CHANNEL_1);
 8002b50:	2100      	movs	r1, #0
 8002b52:	4620      	mov	r0, r4
 8002b54:	f003 f820 	bl	8005b98 <HAL_TIM_PWM_Start>
  HAL_TIM_PWM_Start(&htim1, TIM_CHANNEL_2);
 8002b58:	2104      	movs	r1, #4
 8002b5a:	4620      	mov	r0, r4
 8002b5c:	f003 f81c 	bl	8005b98 <HAL_TIM_PWM_Start>
  HAL_TIM_Base_Start(&htim3);
 8002b60:	4c3c      	ldr	r4, [pc, #240]	@ (8002c54 <main+0x5d4>)
 8002b62:	4620      	mov	r0, r4
 8002b64:	f002 fc84 	bl	8005470 <HAL_TIM_Base_Start>
  HAL_TIM_PWM_Start(&htim3, TIM_CHANNEL_1);
 8002b68:	2100      	movs	r1, #0
 8002b6a:	4620      	mov	r0, r4
 8002b6c:	f003 f814 	bl	8005b98 <HAL_TIM_PWM_Start>
  HAL_TIM_Base_Start(&htim4);
 8002b70:	483a      	ldr	r0, [pc, #232]	@ (8002c5c <main+0x5dc>)
 8002b72:	f002 fc7d 	bl	8005470 <HAL_TIM_Base_Start>
  HAL_ADC_Start_DMA(&hadc1, (uint32_t*)PUMP, 5);
 8002b76:	2205      	movs	r2, #5
 8002b78:	493c      	ldr	r1, [pc, #240]	@ (8002c6c <main+0x5ec>)
 8002b7a:	4628      	mov	r0, r5
 8002b7c:	f001 f8b4 	bl	8003ce8 <HAL_ADC_Start_DMA>
  ESP_UART_Init(&huart3);
 8002b80:	483b      	ldr	r0, [pc, #236]	@ (8002c70 <main+0x5f0>)
 8002b82:	f7fe fab9 	bl	80010f8 <ESP_UART_Init>
  ESP_INIT_BASE();
 8002b86:	f7fe fc79 	bl	800147c <ESP_INIT_BASE>
  HAL_Delay(100);
 8002b8a:	2064      	movs	r0, #100	@ 0x64
 8002b8c:	f000 fe76 	bl	800387c <HAL_Delay>
	WiFiInfo=ESP_CheckWiFi();
 8002b90:	a818      	add	r0, sp, #96	@ 0x60
 8002b92:	f7fe faf7 	bl	8001184 <ESP_CheckWiFi>
 8002b96:	ac18      	add	r4, sp, #96	@ 0x60
 8002b98:	4e36      	ldr	r6, [pc, #216]	@ (8002c74 <main+0x5f4>)
 8002b9a:	af24      	add	r7, sp, #144	@ 0x90
 8002b9c:	4635      	mov	r5, r6
 8002b9e:	6820      	ldr	r0, [r4, #0]
 8002ba0:	6861      	ldr	r1, [r4, #4]
 8002ba2:	68a2      	ldr	r2, [r4, #8]
 8002ba4:	68e3      	ldr	r3, [r4, #12]
 8002ba6:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8002ba8:	3410      	adds	r4, #16
 8002baa:	462e      	mov	r6, r5
 8002bac:	42bc      	cmp	r4, r7
 8002bae:	d1f5      	bne.n	8002b9c <main+0x51c>
 8002bb0:	6820      	ldr	r0, [r4, #0]
 8002bb2:	6028      	str	r0, [r5, #0]
 8002bb4:	7923      	ldrb	r3, [r4, #4]
 8002bb6:	712b      	strb	r3, [r5, #4]
	  HAL_Delay(100);
 8002bb8:	2064      	movs	r0, #100	@ 0x64
 8002bba:	f000 fe5f 	bl	800387c <HAL_Delay>
	IPInfo=ESP_GetIPInfo();
 8002bbe:	a806      	add	r0, sp, #24
 8002bc0:	f7fe fb56 	bl	8001270 <ESP_GetIPInfo>
 8002bc4:	2244      	movs	r2, #68	@ 0x44
 8002bc6:	a906      	add	r1, sp, #24
 8002bc8:	482b      	ldr	r0, [pc, #172]	@ (8002c78 <main+0x5f8>)
 8002bca:	f004 fd9c 	bl	8007706 <memcpy>
  ssd1306_NetWorkView();
 8002bce:	f7fe ff0f 	bl	80019f0 <ssd1306_NetWorkView>
  Buzzer_Init(&buzzer);
 8002bd2:	4c2a      	ldr	r4, [pc, #168]	@ (8002c7c <main+0x5fc>)
 8002bd4:	4620      	mov	r0, r4
 8002bd6:	f7fe fd99 	bl	800170c <Buzzer_Init>
  Buzzer_SetVolume(&buzzer, 36);
 8002bda:	2124      	movs	r1, #36	@ 0x24
 8002bdc:	4620      	mov	r0, r4
 8002bde:	f7fe fd81 	bl	80016e4 <Buzzer_SetVolume>
  HAL_Delay(100);
 8002be2:	2064      	movs	r0, #100	@ 0x64
 8002be4:	f000 fe4a 	bl	800387c <HAL_Delay>
  Buzzer_SetFrequency(&buzzer, 200);
 8002be8:	21c8      	movs	r1, #200	@ 0xc8
 8002bea:	4620      	mov	r0, r4
 8002bec:	f7fe fd6e 	bl	80016cc <Buzzer_SetFrequency>
  HAL_Delay(100);
 8002bf0:	2064      	movs	r0, #100	@ 0x64
 8002bf2:	f000 fe43 	bl	800387c <HAL_Delay>
  Buzzer_SetFrequency(&buzzer, 300);
 8002bf6:	f44f 7196 	mov.w	r1, #300	@ 0x12c
 8002bfa:	4620      	mov	r0, r4
 8002bfc:	f7fe fd66 	bl	80016cc <Buzzer_SetFrequency>
  HAL_Delay(100);
 8002c00:	2064      	movs	r0, #100	@ 0x64
 8002c02:	f000 fe3b 	bl	800387c <HAL_Delay>
  Buzzer_SetFrequency(&buzzer, 400);
 8002c06:	f44f 71c8 	mov.w	r1, #400	@ 0x190
 8002c0a:	4620      	mov	r0, r4
 8002c0c:	f7fe fd5e 	bl	80016cc <Buzzer_SetFrequency>
  HAL_Delay(100);
 8002c10:	2064      	movs	r0, #100	@ 0x64
 8002c12:	f000 fe33 	bl	800387c <HAL_Delay>
  Buzzer_SetFrequency(&buzzer, 500);
 8002c16:	f44f 71fa 	mov.w	r1, #500	@ 0x1f4
 8002c1a:	4620      	mov	r0, r4
 8002c1c:	f7fe fd56 	bl	80016cc <Buzzer_SetFrequency>
  HAL_Delay(100);
 8002c20:	2064      	movs	r0, #100	@ 0x64
 8002c22:	f000 fe2b 	bl	800387c <HAL_Delay>
  Buzzer_SetVolume(&buzzer, 0);
 8002c26:	2100      	movs	r1, #0
 8002c28:	4620      	mov	r0, r4
 8002c2a:	f7fe fd5b 	bl	80016e4 <Buzzer_SetVolume>
  HAL_Delay(100);
 8002c2e:	2064      	movs	r0, #100	@ 0x64
 8002c30:	f000 fe24 	bl	800387c <HAL_Delay>
	  if (FLAG_CheckDHT) {
 8002c34:	4d12      	ldr	r5, [pc, #72]	@ (8002c80 <main+0x600>)
			DHT11_Info = DHT_getData(&DHT11_Sensor);
 8002c36:	4c13      	ldr	r4, [pc, #76]	@ (8002c84 <main+0x604>)
 8002c38:	4e13      	ldr	r6, [pc, #76]	@ (8002c88 <main+0x608>)
 8002c3a:	e0fb      	b.n	8002e34 <main+0x7b4>
 8002c3c:	b672      	cpsid	i
  while (1)
 8002c3e:	e7fe      	b.n	8002c3e <main+0x5be>
 8002c40:	b672      	cpsid	i
 8002c42:	e7fe      	b.n	8002c42 <main+0x5c2>
 8002c44:	b672      	cpsid	i
 8002c46:	e7fe      	b.n	8002c46 <main+0x5c6>
 8002c48:	b672      	cpsid	i
 8002c4a:	e7fe      	b.n	8002c4a <main+0x5ca>
 8002c4c:	b672      	cpsid	i
 8002c4e:	e7fe      	b.n	8002c4e <main+0x5ce>
 8002c50:	2000059c 	.word	0x2000059c
 8002c54:	2000050c 	.word	0x2000050c
 8002c58:	40000400 	.word	0x40000400
 8002c5c:	200004c4 	.word	0x200004c4
 8002c60:	40000800 	.word	0x40000800
 8002c64:	20000554 	.word	0x20000554
 8002c68:	2000067c 	.word	0x2000067c
 8002c6c:	200003a0 	.word	0x200003a0
 8002c70:	20000434 	.word	0x20000434
 8002c74:	20000368 	.word	0x20000368
 8002c78:	20000324 	.word	0x20000324
 8002c7c:	200000ac 	.word	0x200000ac
 8002c80:	20000094 	.word	0x20000094
 8002c84:	2000031c 	.word	0x2000031c
 8002c88:	200000bc 	.word	0x200000bc
 8002c8c:	b672      	cpsid	i
 8002c8e:	e7fe      	b.n	8002c8e <main+0x60e>
 8002c90:	b672      	cpsid	i
 8002c92:	e7fe      	b.n	8002c92 <main+0x612>
 8002c94:	b672      	cpsid	i
 8002c96:	e7fe      	b.n	8002c96 <main+0x616>
 8002c98:	b672      	cpsid	i
 8002c9a:	e7fe      	b.n	8002c9a <main+0x61a>
 8002c9c:	b672      	cpsid	i
 8002c9e:	e7fe      	b.n	8002c9e <main+0x61e>
 8002ca0:	b672      	cpsid	i
 8002ca2:	e7fe      	b.n	8002ca2 <main+0x622>
 8002ca4:	b672      	cpsid	i
 8002ca6:	e7fe      	b.n	8002ca6 <main+0x626>
 8002ca8:	b672      	cpsid	i
 8002caa:	e7fe      	b.n	8002caa <main+0x62a>
 8002cac:	b672      	cpsid	i
 8002cae:	e7fe      	b.n	8002cae <main+0x62e>
 8002cb0:	b672      	cpsid	i
 8002cb2:	e7fe      	b.n	8002cb2 <main+0x632>
 8002cb4:	b672      	cpsid	i
 8002cb6:	e7fe      	b.n	8002cb6 <main+0x636>
 8002cb8:	b672      	cpsid	i
 8002cba:	e7fe      	b.n	8002cba <main+0x63a>
 8002cbc:	b672      	cpsid	i
 8002cbe:	e7fe      	b.n	8002cbe <main+0x63e>
 8002cc0:	b672      	cpsid	i
 8002cc2:	e7fe      	b.n	8002cc2 <main+0x642>
 8002cc4:	b672      	cpsid	i
 8002cc6:	e7fe      	b.n	8002cc6 <main+0x646>
 8002cc8:	b672      	cpsid	i
 8002cca:	e7fe      	b.n	8002cca <main+0x64a>
 8002ccc:	b672      	cpsid	i
 8002cce:	e7fe      	b.n	8002cce <main+0x64e>
 8002cd0:	b672      	cpsid	i
 8002cd2:	e7fe      	b.n	8002cd2 <main+0x652>
 8002cd4:	b672      	cpsid	i
 8002cd6:	e7fe      	b.n	8002cd6 <main+0x656>
 8002cd8:	b672      	cpsid	i
 8002cda:	e7fe      	b.n	8002cda <main+0x65a>
 8002cdc:	b672      	cpsid	i
 8002cde:	e7fe      	b.n	8002cde <main+0x65e>
 8002ce0:	b672      	cpsid	i
 8002ce2:	e7fe      	b.n	8002ce2 <main+0x662>
 8002ce4:	b672      	cpsid	i
 8002ce6:	e7fe      	b.n	8002ce6 <main+0x666>
 8002ce8:	b672      	cpsid	i
 8002cea:	e7fe      	b.n	8002cea <main+0x66a>
 8002cec:	b672      	cpsid	i
 8002cee:	e7fe      	b.n	8002cee <main+0x66e>
			DHT11_Info = DHT_getData(&DHT11_Sensor);
 8002cf0:	af06      	add	r7, sp, #24
 8002cf2:	4631      	mov	r1, r6
 8002cf4:	4638      	mov	r0, r7
 8002cf6:	f7fe fbd7 	bl	80014a8 <DHT_getData>
 8002cfa:	e897 0003 	ldmia.w	r7, {r0, r1}
 8002cfe:	e884 0003 	stmia.w	r4, {r0, r1}
			FLAG_DHT_ALARM=check_DHT11_Alarm(DHT11_Info, DHT11_Alarm_H, DHT11_Alarm_L);
 8002d02:	6827      	ldr	r7, [r4, #0]
 8002d04:	f8d4 8004 	ldr.w	r8, [r4, #4]
 8002d08:	4b5a      	ldr	r3, [pc, #360]	@ (8002e74 <main+0x7f4>)
 8002d0a:	f8d3 b004 	ldr.w	fp, [r3, #4]
 8002d0e:	4a5a      	ldr	r2, [pc, #360]	@ (8002e78 <main+0x7f8>)
 8002d10:	f8d2 9000 	ldr.w	r9, [r2]
 8002d14:	f8d2 a004 	ldr.w	sl, [r2, #4]
    if (current_data.hum > alarm_high.hum || current_data.hum < alarm_low.hum ||
 8002d18:	6819      	ldr	r1, [r3, #0]
 8002d1a:	4638      	mov	r0, r7
 8002d1c:	f7fe f952 	bl	8000fc4 <__aeabi_fcmpgt>
 8002d20:	b998      	cbnz	r0, 8002d4a <main+0x6ca>
 8002d22:	4649      	mov	r1, r9
 8002d24:	4638      	mov	r0, r7
 8002d26:	f7fe f92f 	bl	8000f88 <__aeabi_fcmplt>
 8002d2a:	b9a0      	cbnz	r0, 8002d56 <main+0x6d6>
 8002d2c:	4659      	mov	r1, fp
 8002d2e:	4640      	mov	r0, r8
 8002d30:	f7fe f948 	bl	8000fc4 <__aeabi_fcmpgt>
 8002d34:	b988      	cbnz	r0, 8002d5a <main+0x6da>
        current_data.temp > alarm_high.temp || current_data.temp < alarm_low.temp) {
 8002d36:	4651      	mov	r1, sl
 8002d38:	4640      	mov	r0, r8
 8002d3a:	f7fe f925 	bl	8000f88 <__aeabi_fcmplt>
 8002d3e:	2800      	cmp	r0, #0
 8002d40:	bf14      	ite	ne
 8002d42:	2301      	movne	r3, #1
 8002d44:	2300      	moveq	r3, #0
 8002d46:	b2db      	uxtb	r3, r3
 8002d48:	e000      	b.n	8002d4c <main+0x6cc>
        return 1;
 8002d4a:	2301      	movs	r3, #1
			FLAG_DHT_ALARM=check_DHT11_Alarm(DHT11_Info, DHT11_Alarm_H, DHT11_Alarm_L);
 8002d4c:	4a4b      	ldr	r2, [pc, #300]	@ (8002e7c <main+0x7fc>)
 8002d4e:	7013      	strb	r3, [r2, #0]
			FLAG_CheckDHT=0;
 8002d50:	2300      	movs	r3, #0
 8002d52:	702b      	strb	r3, [r5, #0]
 8002d54:	e072      	b.n	8002e3c <main+0x7bc>
        return 1;
 8002d56:	2301      	movs	r3, #1
 8002d58:	e7f8      	b.n	8002d4c <main+0x6cc>
 8002d5a:	2301      	movs	r3, #1
 8002d5c:	e7f6      	b.n	8002d4c <main+0x6cc>
			sprintf(msg, "DATA:T:%lf,H:%lf,Duty:%d,U:%d,I:%d\r\n", DHT11_Info.temp,DHT11_Info.hum,PUMP_PWM,PUMP[0],PUMP[1]);
 8002d5e:	6860      	ldr	r0, [r4, #4]
 8002d60:	f7fd fc16 	bl	8000590 <__aeabi_f2d>
 8002d64:	4680      	mov	r8, r0
 8002d66:	4689      	mov	r9, r1
 8002d68:	4b45      	ldr	r3, [pc, #276]	@ (8002e80 <main+0x800>)
 8002d6a:	885a      	ldrh	r2, [r3, #2]
 8002d6c:	9204      	str	r2, [sp, #16]
 8002d6e:	881b      	ldrh	r3, [r3, #0]
 8002d70:	9303      	str	r3, [sp, #12]
 8002d72:	4b44      	ldr	r3, [pc, #272]	@ (8002e84 <main+0x804>)
 8002d74:	881b      	ldrh	r3, [r3, #0]
 8002d76:	9302      	str	r3, [sp, #8]
 8002d78:	6820      	ldr	r0, [r4, #0]
 8002d7a:	f7fd fc09 	bl	8000590 <__aeabi_f2d>
 8002d7e:	e9cd 0100 	strd	r0, r1, [sp]
 8002d82:	4642      	mov	r2, r8
 8002d84:	464b      	mov	r3, r9
 8002d86:	4940      	ldr	r1, [pc, #256]	@ (8002e88 <main+0x808>)
 8002d88:	a838      	add	r0, sp, #224	@ 0xe0
 8002d8a:	f004 fb2d 	bl	80073e8 <siprintf>
			ESP_SendTCP(0,msg);
 8002d8e:	a938      	add	r1, sp, #224	@ 0xe0
 8002d90:	2000      	movs	r0, #0
 8002d92:	f7fe f987 	bl	80010a4 <ESP_SendTCP>
			  HAL_Delay(50);
 8002d96:	2032      	movs	r0, #50	@ 0x32
 8002d98:	f000 fd70 	bl	800387c <HAL_Delay>
			  FLAG_SentTCP=0;
 8002d9c:	4b3b      	ldr	r3, [pc, #236]	@ (8002e8c <main+0x80c>)
 8002d9e:	2200      	movs	r2, #0
 8002da0:	701a      	strb	r2, [r3, #0]
 8002da2:	e04f      	b.n	8002e44 <main+0x7c4>
			WiFiInfo=ESP_CheckWiFi();
 8002da4:	a806      	add	r0, sp, #24
 8002da6:	f7fe f9ed 	bl	8001184 <ESP_CheckWiFi>
 8002daa:	f10d 0c18 	add.w	ip, sp, #24
 8002dae:	4f38      	ldr	r7, [pc, #224]	@ (8002e90 <main+0x810>)
 8002db0:	f10d 0848 	add.w	r8, sp, #72	@ 0x48
 8002db4:	46be      	mov	lr, r7
 8002db6:	f8dc 0000 	ldr.w	r0, [ip]
 8002dba:	f8dc 1004 	ldr.w	r1, [ip, #4]
 8002dbe:	f8dc 2008 	ldr.w	r2, [ip, #8]
 8002dc2:	f8dc 300c 	ldr.w	r3, [ip, #12]
 8002dc6:	e8ae 000f 	stmia.w	lr!, {r0, r1, r2, r3}
 8002dca:	f10c 0c10 	add.w	ip, ip, #16
 8002dce:	4677      	mov	r7, lr
 8002dd0:	45c4      	cmp	ip, r8
 8002dd2:	d1ef      	bne.n	8002db4 <main+0x734>
 8002dd4:	f8dc 0000 	ldr.w	r0, [ip]
 8002dd8:	f8ce 0000 	str.w	r0, [lr]
 8002ddc:	f89c 3004 	ldrb.w	r3, [ip, #4]
 8002de0:	f88e 3004 	strb.w	r3, [lr, #4]
			HAL_Delay(50);
 8002de4:	2032      	movs	r0, #50	@ 0x32
 8002de6:	f000 fd49 	bl	800387c <HAL_Delay>
			IPInfo=ESP_GetIPInfo();
 8002dea:	a806      	add	r0, sp, #24
 8002dec:	f7fe fa40 	bl	8001270 <ESP_GetIPInfo>
 8002df0:	2244      	movs	r2, #68	@ 0x44
 8002df2:	a906      	add	r1, sp, #24
 8002df4:	4827      	ldr	r0, [pc, #156]	@ (8002e94 <main+0x814>)
 8002df6:	f004 fc86 	bl	8007706 <memcpy>
			FLAG_CheckWifi=0;
 8002dfa:	4b27      	ldr	r3, [pc, #156]	@ (8002e98 <main+0x818>)
 8002dfc:	2200      	movs	r2, #0
 8002dfe:	701a      	strb	r2, [r3, #0]
 8002e00:	e024      	b.n	8002e4c <main+0x7cc>
			__HAL_TIM_SET_COMPARE(&htim1, TIM_CHANNEL_1, PWM_LED1_VAL);
 8002e02:	4a26      	ldr	r2, [pc, #152]	@ (8002e9c <main+0x81c>)
 8002e04:	8813      	ldrh	r3, [r2, #0]
 8002e06:	4926      	ldr	r1, [pc, #152]	@ (8002ea0 <main+0x820>)
 8002e08:	6809      	ldr	r1, [r1, #0]
 8002e0a:	634b      	str	r3, [r1, #52]	@ 0x34
			__HAL_TIM_SET_COMPARE(&htim1, TIM_CHANNEL_2, PWM_LED1_VAL);
 8002e0c:	638b      	str	r3, [r1, #56]	@ 0x38
			if (--PWM_LED1_VAL==0) {
 8002e0e:	3b01      	subs	r3, #1
 8002e10:	b29b      	uxth	r3, r3
 8002e12:	8013      	strh	r3, [r2, #0]
 8002e14:	b913      	cbnz	r3, 8002e1c <main+0x79c>
				PWM_LED_Inverse=1;
 8002e16:	4b23      	ldr	r3, [pc, #140]	@ (8002ea4 <main+0x824>)
 8002e18:	2201      	movs	r2, #1
 8002e1a:	701a      	strb	r2, [r3, #0]
	    convertSecondsToTime(CNT_TIMER2, &Time);
 8002e1c:	4b22      	ldr	r3, [pc, #136]	@ (8002ea8 <main+0x828>)
 8002e1e:	6818      	ldr	r0, [r3, #0]
 8002e20:	4922      	ldr	r1, [pc, #136]	@ (8002eac <main+0x82c>)
 8002e22:	f7fe fc9f 	bl	8001764 <convertSecondsToTime>
		KeyHandeler(CurrentView);
 8002e26:	4f22      	ldr	r7, [pc, #136]	@ (8002eb0 <main+0x830>)
 8002e28:	7838      	ldrb	r0, [r7, #0]
 8002e2a:	f7ff fbaf 	bl	800258c <KeyHandeler>
		ShowView(CurrentView);
 8002e2e:	7838      	ldrb	r0, [r7, #0]
 8002e30:	f7ff fbc7 	bl	80025c2 <ShowView>
	  if (FLAG_CheckDHT) {
 8002e34:	782b      	ldrb	r3, [r5, #0]
 8002e36:	2b00      	cmp	r3, #0
 8002e38:	f47f af5a 	bne.w	8002cf0 <main+0x670>
		if (FLAG_SentTCP) {
 8002e3c:	4b13      	ldr	r3, [pc, #76]	@ (8002e8c <main+0x80c>)
 8002e3e:	781b      	ldrb	r3, [r3, #0]
 8002e40:	2b00      	cmp	r3, #0
 8002e42:	d18c      	bne.n	8002d5e <main+0x6de>
		if (FLAG_CheckWifi) {
 8002e44:	4b14      	ldr	r3, [pc, #80]	@ (8002e98 <main+0x818>)
 8002e46:	781b      	ldrb	r3, [r3, #0]
 8002e48:	2b00      	cmp	r3, #0
 8002e4a:	d1ab      	bne.n	8002da4 <main+0x724>
		if (PWM_LED_Inverse) {
 8002e4c:	4b15      	ldr	r3, [pc, #84]	@ (8002ea4 <main+0x824>)
 8002e4e:	781b      	ldrb	r3, [r3, #0]
 8002e50:	2b00      	cmp	r3, #0
 8002e52:	d0d6      	beq.n	8002e02 <main+0x782>
			__HAL_TIM_SET_COMPARE(&htim1, TIM_CHANNEL_1, PWM_LED1_VAL);
 8002e54:	4a11      	ldr	r2, [pc, #68]	@ (8002e9c <main+0x81c>)
 8002e56:	8813      	ldrh	r3, [r2, #0]
 8002e58:	4911      	ldr	r1, [pc, #68]	@ (8002ea0 <main+0x820>)
 8002e5a:	6809      	ldr	r1, [r1, #0]
 8002e5c:	634b      	str	r3, [r1, #52]	@ 0x34
			__HAL_TIM_SET_COMPARE(&htim1, TIM_CHANNEL_2, PWM_LED1_VAL);
 8002e5e:	638b      	str	r3, [r1, #56]	@ 0x38
			if (++PWM_LED1_VAL==72) {
 8002e60:	3301      	adds	r3, #1
 8002e62:	b29b      	uxth	r3, r3
 8002e64:	8013      	strh	r3, [r2, #0]
 8002e66:	2b48      	cmp	r3, #72	@ 0x48
 8002e68:	d1d8      	bne.n	8002e1c <main+0x79c>
				PWM_LED_Inverse=0;
 8002e6a:	4b0e      	ldr	r3, [pc, #56]	@ (8002ea4 <main+0x824>)
 8002e6c:	2200      	movs	r2, #0
 8002e6e:	701a      	strb	r2, [r3, #0]
 8002e70:	e7d4      	b.n	8002e1c <main+0x79c>
 8002e72:	bf00      	nop
 8002e74:	200000d8 	.word	0x200000d8
 8002e78:	200000d0 	.word	0x200000d0
 8002e7c:	20000318 	.word	0x20000318
 8002e80:	200003a0 	.word	0x200003a0
 8002e84:	200000e2 	.word	0x200000e2
 8002e88:	0800af28 	.word	0x0800af28
 8002e8c:	20000093 	.word	0x20000093
 8002e90:	20000368 	.word	0x20000368
 8002e94:	20000324 	.word	0x20000324
 8002e98:	20000095 	.word	0x20000095
 8002e9c:	200002f0 	.word	0x200002f0
 8002ea0:	2000059c 	.word	0x2000059c
 8002ea4:	20000092 	.word	0x20000092
 8002ea8:	20000314 	.word	0x20000314
 8002eac:	20000308 	.word	0x20000308
 8002eb0:	200000a8 	.word	0x200000a8

08002eb4 <Error_Handler>:
 8002eb4:	b672      	cpsid	i
  while (1)
 8002eb6:	e7fe      	b.n	8002eb6 <Error_Handler+0x2>

08002eb8 <ssd1306_WriteCommand>:
void ssd1306_Reset(void) {
	/* for I2C - do nothing */
}

// Send a byte to the command register
void ssd1306_WriteCommand(uint8_t byte) {
 8002eb8:	b500      	push	{lr}
 8002eba:	b087      	sub	sp, #28
 8002ebc:	f88d 0017 	strb.w	r0, [sp, #23]
	HAL_I2C_Mem_Write(&SSD1306_I2C_PORT, SSD1306_I2C_ADDR, 0x00, 1, &byte, 1, HAL_MAX_DELAY);
 8002ec0:	f04f 33ff 	mov.w	r3, #4294967295
 8002ec4:	9302      	str	r3, [sp, #8]
 8002ec6:	2301      	movs	r3, #1
 8002ec8:	9301      	str	r3, [sp, #4]
 8002eca:	f10d 0217 	add.w	r2, sp, #23
 8002ece:	9200      	str	r2, [sp, #0]
 8002ed0:	2200      	movs	r2, #0
 8002ed2:	2178      	movs	r1, #120	@ 0x78
 8002ed4:	4802      	ldr	r0, [pc, #8]	@ (8002ee0 <ssd1306_WriteCommand+0x28>)
 8002ed6:	f001 fdf5 	bl	8004ac4 <HAL_I2C_Mem_Write>
}
 8002eda:	b007      	add	sp, #28
 8002edc:	f85d fb04 	ldr.w	pc, [sp], #4
 8002ee0:	200005e4 	.word	0x200005e4

08002ee4 <ssd1306_WriteData>:

// Send data
void ssd1306_WriteData(uint8_t* buffer, size_t buff_size) {
 8002ee4:	b500      	push	{lr}
 8002ee6:	b085      	sub	sp, #20
	HAL_I2C_Mem_Write(&SSD1306_I2C_PORT, SSD1306_I2C_ADDR, 0x40, 1, buffer, buff_size, HAL_MAX_DELAY);
 8002ee8:	f04f 33ff 	mov.w	r3, #4294967295
 8002eec:	9302      	str	r3, [sp, #8]
 8002eee:	b289      	uxth	r1, r1
 8002ef0:	9101      	str	r1, [sp, #4]
 8002ef2:	9000      	str	r0, [sp, #0]
 8002ef4:	2301      	movs	r3, #1
 8002ef6:	2240      	movs	r2, #64	@ 0x40
 8002ef8:	2178      	movs	r1, #120	@ 0x78
 8002efa:	4803      	ldr	r0, [pc, #12]	@ (8002f08 <ssd1306_WriteData+0x24>)
 8002efc:	f001 fde2 	bl	8004ac4 <HAL_I2C_Mem_Write>
}
 8002f00:	b005      	add	sp, #20
 8002f02:	f85d fb04 	ldr.w	pc, [sp], #4
 8002f06:	bf00      	nop
 8002f08:	200005e4 	.word	0x200005e4

08002f0c <ssd1306_Fill>:
// Fill the whole screen with the given color
void ssd1306_Fill(SSD1306_COLOR color) {
    /* Set memory */
    uint32_t i;

    for(i = 0; i < sizeof(SSD1306_Buffer); i++) {
 8002f0c:	4a05      	ldr	r2, [pc, #20]	@ (8002f24 <ssd1306_Fill+0x18>)
 8002f0e:	f502 6180 	add.w	r1, r2, #1024	@ 0x400
        SSD1306_Buffer[i] = (color == Black) ? 0x00 : 0xFF;
 8002f12:	1e03      	subs	r3, r0, #0
 8002f14:	bf18      	it	ne
 8002f16:	2301      	movne	r3, #1
 8002f18:	425b      	negs	r3, r3
 8002f1a:	f802 3f01 	strb.w	r3, [r2, #1]!
    for(i = 0; i < sizeof(SSD1306_Buffer); i++) {
 8002f1e:	428a      	cmp	r2, r1
 8002f20:	d1f7      	bne.n	8002f12 <ssd1306_Fill+0x6>
    }
}
 8002f22:	4770      	bx	lr
 8002f24:	200006b3 	.word	0x200006b3

08002f28 <ssd1306_UpdateScreen>:

// Write the screenbuffer with changed to the screen
void ssd1306_UpdateScreen(void) {
 8002f28:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
    // depends on the screen height:
    //
    //  * 32px   ==  4 pages
    //  * 64px   ==  8 pages
    //  * 128px  ==  16 pages
    for(uint8_t i = 0; i < SSD1306_HEIGHT/8; i++) {
 8002f2c:	4d0c      	ldr	r5, [pc, #48]	@ (8002f60 <ssd1306_UpdateScreen+0x38>)
void ssd1306_UpdateScreen(void) {
 8002f2e:	24b0      	movs	r4, #176	@ 0xb0
        ssd1306_WriteCommand(0xB0 + i); // Set the current RAM page address.
        ssd1306_WriteCommand(0x00);
 8002f30:	f04f 0800 	mov.w	r8, #0
        ssd1306_WriteCommand(0x10);
 8002f34:	2710      	movs	r7, #16
        ssd1306_WriteData(&SSD1306_Buffer[SSD1306_WIDTH*i],SSD1306_WIDTH);
 8002f36:	2680      	movs	r6, #128	@ 0x80
        ssd1306_WriteCommand(0xB0 + i); // Set the current RAM page address.
 8002f38:	4620      	mov	r0, r4
 8002f3a:	f7ff ffbd 	bl	8002eb8 <ssd1306_WriteCommand>
        ssd1306_WriteCommand(0x00);
 8002f3e:	4640      	mov	r0, r8
 8002f40:	f7ff ffba 	bl	8002eb8 <ssd1306_WriteCommand>
        ssd1306_WriteCommand(0x10);
 8002f44:	4638      	mov	r0, r7
 8002f46:	f7ff ffb7 	bl	8002eb8 <ssd1306_WriteCommand>
        ssd1306_WriteData(&SSD1306_Buffer[SSD1306_WIDTH*i],SSD1306_WIDTH);
 8002f4a:	4631      	mov	r1, r6
 8002f4c:	4628      	mov	r0, r5
 8002f4e:	f7ff ffc9 	bl	8002ee4 <ssd1306_WriteData>
    for(uint8_t i = 0; i < SSD1306_HEIGHT/8; i++) {
 8002f52:	3401      	adds	r4, #1
 8002f54:	b2e4      	uxtb	r4, r4
 8002f56:	3580      	adds	r5, #128	@ 0x80
 8002f58:	2cb8      	cmp	r4, #184	@ 0xb8
 8002f5a:	d1ed      	bne.n	8002f38 <ssd1306_UpdateScreen+0x10>
    }
}
 8002f5c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8002f60:	200006b4 	.word	0x200006b4

08002f64 <ssd1306_Init>:
void ssd1306_Init(void) {
 8002f64:	b508      	push	{r3, lr}
    HAL_Delay(100);
 8002f66:	2064      	movs	r0, #100	@ 0x64
 8002f68:	f000 fc88 	bl	800387c <HAL_Delay>
    ssd1306_WriteCommand(0xAE); //display off
 8002f6c:	20ae      	movs	r0, #174	@ 0xae
 8002f6e:	f7ff ffa3 	bl	8002eb8 <ssd1306_WriteCommand>
    ssd1306_WriteCommand(0x20); //Set Memory Addressing Mode   
 8002f72:	2020      	movs	r0, #32
 8002f74:	f7ff ffa0 	bl	8002eb8 <ssd1306_WriteCommand>
    ssd1306_WriteCommand(0x00); // 00b,Horizontal Addressing Mode; 01b,Vertical Addressing Mode;
 8002f78:	2000      	movs	r0, #0
 8002f7a:	f7ff ff9d 	bl	8002eb8 <ssd1306_WriteCommand>
    ssd1306_WriteCommand(0xB0); //Set Page Start Address for Page Addressing Mode,0-7
 8002f7e:	20b0      	movs	r0, #176	@ 0xb0
 8002f80:	f7ff ff9a 	bl	8002eb8 <ssd1306_WriteCommand>
    ssd1306_WriteCommand(0xC8); //Set COM Output Scan Direction
 8002f84:	20c8      	movs	r0, #200	@ 0xc8
 8002f86:	f7ff ff97 	bl	8002eb8 <ssd1306_WriteCommand>
    ssd1306_WriteCommand(0x00); //---set low column address
 8002f8a:	2000      	movs	r0, #0
 8002f8c:	f7ff ff94 	bl	8002eb8 <ssd1306_WriteCommand>
    ssd1306_WriteCommand(0x10); //---set high column address
 8002f90:	2010      	movs	r0, #16
 8002f92:	f7ff ff91 	bl	8002eb8 <ssd1306_WriteCommand>
    ssd1306_WriteCommand(0x40); //--set start line address - CHECK
 8002f96:	2040      	movs	r0, #64	@ 0x40
 8002f98:	f7ff ff8e 	bl	8002eb8 <ssd1306_WriteCommand>
    ssd1306_WriteCommand(0x81); //--set contrast control register - CHECK
 8002f9c:	2081      	movs	r0, #129	@ 0x81
 8002f9e:	f7ff ff8b 	bl	8002eb8 <ssd1306_WriteCommand>
    ssd1306_WriteCommand(0xFF);
 8002fa2:	20ff      	movs	r0, #255	@ 0xff
 8002fa4:	f7ff ff88 	bl	8002eb8 <ssd1306_WriteCommand>
    ssd1306_WriteCommand(0xA1); //--set segment re-map 0 to 127 - CHECK
 8002fa8:	20a1      	movs	r0, #161	@ 0xa1
 8002faa:	f7ff ff85 	bl	8002eb8 <ssd1306_WriteCommand>
    ssd1306_WriteCommand(0xA6); //--set normal color
 8002fae:	20a6      	movs	r0, #166	@ 0xa6
 8002fb0:	f7ff ff82 	bl	8002eb8 <ssd1306_WriteCommand>
    ssd1306_WriteCommand(0xA8); //--set multiplex ratio(1 to 64) - CHECK
 8002fb4:	20a8      	movs	r0, #168	@ 0xa8
 8002fb6:	f7ff ff7f 	bl	8002eb8 <ssd1306_WriteCommand>
    ssd1306_WriteCommand(0x3F); //
 8002fba:	203f      	movs	r0, #63	@ 0x3f
 8002fbc:	f7ff ff7c 	bl	8002eb8 <ssd1306_WriteCommand>
    ssd1306_WriteCommand(0xA4); //0xa4,Output follows RAM content;0xa5,Output ignores RAM content
 8002fc0:	20a4      	movs	r0, #164	@ 0xa4
 8002fc2:	f7ff ff79 	bl	8002eb8 <ssd1306_WriteCommand>
    ssd1306_WriteCommand(0xD3); //-set display offset - CHECK
 8002fc6:	20d3      	movs	r0, #211	@ 0xd3
 8002fc8:	f7ff ff76 	bl	8002eb8 <ssd1306_WriteCommand>
    ssd1306_WriteCommand(0x00); //-not offset
 8002fcc:	2000      	movs	r0, #0
 8002fce:	f7ff ff73 	bl	8002eb8 <ssd1306_WriteCommand>
    ssd1306_WriteCommand(0xD5); //--set display clock divide ratio/oscillator frequency
 8002fd2:	20d5      	movs	r0, #213	@ 0xd5
 8002fd4:	f7ff ff70 	bl	8002eb8 <ssd1306_WriteCommand>
    ssd1306_WriteCommand(0xF0); //--set divide ratio
 8002fd8:	20f0      	movs	r0, #240	@ 0xf0
 8002fda:	f7ff ff6d 	bl	8002eb8 <ssd1306_WriteCommand>
    ssd1306_WriteCommand(0xD9); //--set pre-charge period
 8002fde:	20d9      	movs	r0, #217	@ 0xd9
 8002fe0:	f7ff ff6a 	bl	8002eb8 <ssd1306_WriteCommand>
    ssd1306_WriteCommand(0x22); //
 8002fe4:	2022      	movs	r0, #34	@ 0x22
 8002fe6:	f7ff ff67 	bl	8002eb8 <ssd1306_WriteCommand>
    ssd1306_WriteCommand(0xDA); //--set com pins hardware configuration - CHECK
 8002fea:	20da      	movs	r0, #218	@ 0xda
 8002fec:	f7ff ff64 	bl	8002eb8 <ssd1306_WriteCommand>
    ssd1306_WriteCommand(0x12);
 8002ff0:	2012      	movs	r0, #18
 8002ff2:	f7ff ff61 	bl	8002eb8 <ssd1306_WriteCommand>
    ssd1306_WriteCommand(0xDB); //--set vcomh
 8002ff6:	20db      	movs	r0, #219	@ 0xdb
 8002ff8:	f7ff ff5e 	bl	8002eb8 <ssd1306_WriteCommand>
    ssd1306_WriteCommand(0x20); //0x20,0.77xVcc
 8002ffc:	2020      	movs	r0, #32
 8002ffe:	f7ff ff5b 	bl	8002eb8 <ssd1306_WriteCommand>
    ssd1306_WriteCommand(0x8D); //--set DC-DC enable
 8003002:	208d      	movs	r0, #141	@ 0x8d
 8003004:	f7ff ff58 	bl	8002eb8 <ssd1306_WriteCommand>
    ssd1306_WriteCommand(0x14); //
 8003008:	2014      	movs	r0, #20
 800300a:	f7ff ff55 	bl	8002eb8 <ssd1306_WriteCommand>
    ssd1306_WriteCommand(0xAF); //--turn on SSD1306 panel
 800300e:	20af      	movs	r0, #175	@ 0xaf
 8003010:	f7ff ff52 	bl	8002eb8 <ssd1306_WriteCommand>
    ssd1306_Fill(Black);
 8003014:	2000      	movs	r0, #0
 8003016:	f7ff ff79 	bl	8002f0c <ssd1306_Fill>
    ssd1306_UpdateScreen();
 800301a:	f7ff ff85 	bl	8002f28 <ssd1306_UpdateScreen>
    SSD1306.CurrentX = 0;
 800301e:	4b03      	ldr	r3, [pc, #12]	@ (800302c <ssd1306_Init+0xc8>)
 8003020:	2200      	movs	r2, #0
 8003022:	801a      	strh	r2, [r3, #0]
    SSD1306.CurrentY = 0;
 8003024:	805a      	strh	r2, [r3, #2]
    SSD1306.Initialized = 1;
 8003026:	2201      	movs	r2, #1
 8003028:	715a      	strb	r2, [r3, #5]
}
 800302a:	bd08      	pop	{r3, pc}
 800302c:	200006ac 	.word	0x200006ac

08003030 <ssd1306_DrawPixel>:
//    Draw one pixel in the screenbuffer
//    X => X Coordinate
//    Y => Y Coordinate
//    color => Pixel color
void ssd1306_DrawPixel(uint8_t x, uint8_t y, SSD1306_COLOR color) {
    if(x >= SSD1306_WIDTH || y >= SSD1306_HEIGHT) {
 8003030:	f010 0f80 	tst.w	r0, #128	@ 0x80
 8003034:	d122      	bne.n	800307c <ssd1306_DrawPixel+0x4c>
 8003036:	293f      	cmp	r1, #63	@ 0x3f
 8003038:	d820      	bhi.n	800307c <ssd1306_DrawPixel+0x4c>
        // Don't write outside the buffer
        return;
    }
    
    // Check if pixel should be inverted
    if(SSD1306.Inverted) {
 800303a:	4b11      	ldr	r3, [pc, #68]	@ (8003080 <ssd1306_DrawPixel+0x50>)
 800303c:	791b      	ldrb	r3, [r3, #4]
 800303e:	b17b      	cbz	r3, 8003060 <ssd1306_DrawPixel+0x30>
        color = (SSD1306_COLOR)!color;
    }
    
    // Draw in the right color
    if(color == White) {
 8003040:	b182      	cbz	r2, 8003064 <ssd1306_DrawPixel+0x34>
void ssd1306_DrawPixel(uint8_t x, uint8_t y, SSD1306_COLOR color) {
 8003042:	b410      	push	{r4}
        SSD1306_Buffer[x + (y / 8) * SSD1306_WIDTH] |= 1 << (y % 8);
    } else { 
        SSD1306_Buffer[x + (y / 8) * SSD1306_WIDTH] &= ~(1 << (y % 8));
 8003044:	08cb      	lsrs	r3, r1, #3
 8003046:	eb00 10c3 	add.w	r0, r0, r3, lsl #7
 800304a:	4c0e      	ldr	r4, [pc, #56]	@ (8003084 <ssd1306_DrawPixel+0x54>)
 800304c:	f001 0107 	and.w	r1, r1, #7
 8003050:	2201      	movs	r2, #1
 8003052:	408a      	lsls	r2, r1
 8003054:	5c23      	ldrb	r3, [r4, r0]
 8003056:	ea23 0302 	bic.w	r3, r3, r2
 800305a:	5423      	strb	r3, [r4, r0]
    }
}
 800305c:	bc10      	pop	{r4}
 800305e:	4770      	bx	lr
    if(color == White) {
 8003060:	2a01      	cmp	r2, #1
 8003062:	d1ee      	bne.n	8003042 <ssd1306_DrawPixel+0x12>
        SSD1306_Buffer[x + (y / 8) * SSD1306_WIDTH] |= 1 << (y % 8);
 8003064:	08cb      	lsrs	r3, r1, #3
 8003066:	eb00 10c3 	add.w	r0, r0, r3, lsl #7
 800306a:	4a06      	ldr	r2, [pc, #24]	@ (8003084 <ssd1306_DrawPixel+0x54>)
 800306c:	f001 0107 	and.w	r1, r1, #7
 8003070:	2301      	movs	r3, #1
 8003072:	408b      	lsls	r3, r1
 8003074:	5c11      	ldrb	r1, [r2, r0]
 8003076:	430b      	orrs	r3, r1
 8003078:	5413      	strb	r3, [r2, r0]
 800307a:	4770      	bx	lr
 800307c:	4770      	bx	lr
 800307e:	bf00      	nop
 8003080:	200006ac 	.word	0x200006ac
 8003084:	200006b4 	.word	0x200006b4

08003088 <ssd1306_WriteChar>:

// Draw 1 char to the screen buffer
// ch       => char om weg te schrijven
// Font     => Font waarmee we gaan schrijven
// color    => Black or White
char ssd1306_WriteChar(char ch, FontDef Font, SSD1306_COLOR color) {
 8003088:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800308c:	b085      	sub	sp, #20
 800308e:	4682      	mov	sl, r0
 8003090:	a804      	add	r0, sp, #16
 8003092:	e900 0006 	stmdb	r0, {r1, r2}
 8003096:	461f      	mov	r7, r3
    uint32_t i, b, j;
    
    // Check if character is valid
    if (ch < 32 || ch > 126)
 8003098:	f1aa 0320 	sub.w	r3, sl, #32
 800309c:	b2db      	uxtb	r3, r3
 800309e:	2b5e      	cmp	r3, #94	@ 0x5e
 80030a0:	d847      	bhi.n	8003132 <ssd1306_WriteChar+0xaa>
 80030a2:	f89d 6008 	ldrb.w	r6, [sp, #8]
        return 0;
    
    // Check remaining space on current line
    if (SSD1306_WIDTH < (SSD1306.CurrentX + Font.FontWidth) ||
 80030a6:	4b27      	ldr	r3, [pc, #156]	@ (8003144 <ssd1306_WriteChar+0xbc>)
 80030a8:	f8b3 8000 	ldrh.w	r8, [r3]
 80030ac:	eb08 0306 	add.w	r3, r8, r6
 80030b0:	2b80      	cmp	r3, #128	@ 0x80
 80030b2:	dc42      	bgt.n	800313a <ssd1306_WriteChar+0xb2>
 80030b4:	f89d 2009 	ldrb.w	r2, [sp, #9]
        SSD1306_HEIGHT < (SSD1306.CurrentY + Font.FontHeight))
 80030b8:	4b22      	ldr	r3, [pc, #136]	@ (8003144 <ssd1306_WriteChar+0xbc>)
 80030ba:	885d      	ldrh	r5, [r3, #2]
 80030bc:	18ab      	adds	r3, r5, r2
    if (SSD1306_WIDTH < (SSD1306.CurrentX + Font.FontWidth) ||
 80030be:	2b40      	cmp	r3, #64	@ 0x40
 80030c0:	dc3d      	bgt.n	800313e <ssd1306_WriteChar+0xb6>
        // Not enough space on current line
        return 0;
    }
    
    // Use the font to write
    for(i = 0; i < Font.FontHeight; i++) {
 80030c2:	b38a      	cbz	r2, 8003128 <ssd1306_WriteChar+0xa0>
        b = Font.data[(ch - 32) * Font.FontHeight + i];
 80030c4:	f1aa 0920 	sub.w	r9, sl, #32
 80030c8:	fb02 f909 	mul.w	r9, r2, r9
 80030cc:	ea4f 0949 	mov.w	r9, r9, lsl #1
 80030d0:	b2ed      	uxtb	r5, r5
    for(i = 0; i < Font.FontHeight; i++) {
 80030d2:	f04f 0b00 	mov.w	fp, #0
 80030d6:	9200      	str	r2, [sp, #0]
 80030d8:	f8cd a004 	str.w	sl, [sp, #4]
 80030dc:	46ca      	mov	sl, r9
 80030de:	46a9      	mov	r9, r5
 80030e0:	465d      	mov	r5, fp
        b = Font.data[(ch - 32) * Font.FontHeight + i];
 80030e2:	9903      	ldr	r1, [sp, #12]
 80030e4:	f831 b00a 	ldrh.w	fp, [r1, sl]
        for(j = 0; j < Font.FontWidth; j++) {
 80030e8:	b196      	cbz	r6, 8003110 <ssd1306_WriteChar+0x88>
 80030ea:	2400      	movs	r4, #0
            if((b << j) & 0x8000)  {
 80030ec:	fa0b f304 	lsl.w	r3, fp, r4
 80030f0:	f413 4f00 	tst.w	r3, #32768	@ 0x8000
                ssd1306_DrawPixel(SSD1306.CurrentX + j, (SSD1306.CurrentY + i), (SSD1306_COLOR) color);
 80030f4:	eb08 0004 	add.w	r0, r8, r4
 80030f8:	bf12      	itee	ne
 80030fa:	463a      	movne	r2, r7
            } else {
                ssd1306_DrawPixel(SSD1306.CurrentX + j, (SSD1306.CurrentY + i), (SSD1306_COLOR)!color);
 80030fc:	fab7 f287 	clzeq	r2, r7
 8003100:	0952      	lsreq	r2, r2, #5
 8003102:	4649      	mov	r1, r9
 8003104:	b2c0      	uxtb	r0, r0
 8003106:	f7ff ff93 	bl	8003030 <ssd1306_DrawPixel>
        for(j = 0; j < Font.FontWidth; j++) {
 800310a:	3401      	adds	r4, #1
 800310c:	42b4      	cmp	r4, r6
 800310e:	d1ed      	bne.n	80030ec <ssd1306_WriteChar+0x64>
    for(i = 0; i < Font.FontHeight; i++) {
 8003110:	3501      	adds	r5, #1
 8003112:	f10a 0a02 	add.w	sl, sl, #2
 8003116:	f109 0901 	add.w	r9, r9, #1
 800311a:	fa5f f989 	uxtb.w	r9, r9
 800311e:	9b00      	ldr	r3, [sp, #0]
 8003120:	42ab      	cmp	r3, r5
 8003122:	d1de      	bne.n	80030e2 <ssd1306_WriteChar+0x5a>
 8003124:	f8dd a004 	ldr.w	sl, [sp, #4]
            }
        }
    }
    
    // The current space is now taken
    SSD1306.CurrentX += Font.FontWidth;
 8003128:	4446      	add	r6, r8
 800312a:	4b06      	ldr	r3, [pc, #24]	@ (8003144 <ssd1306_WriteChar+0xbc>)
 800312c:	801e      	strh	r6, [r3, #0]
    
    // Return written char for validation
    return ch;
 800312e:	4650      	mov	r0, sl
 8003130:	e000      	b.n	8003134 <ssd1306_WriteChar+0xac>
        return 0;
 8003132:	2000      	movs	r0, #0
}
 8003134:	b005      	add	sp, #20
 8003136:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
        return 0;
 800313a:	2000      	movs	r0, #0
 800313c:	e7fa      	b.n	8003134 <ssd1306_WriteChar+0xac>
 800313e:	2000      	movs	r0, #0
 8003140:	e7f8      	b.n	8003134 <ssd1306_WriteChar+0xac>
 8003142:	bf00      	nop
 8003144:	200006ac 	.word	0x200006ac

08003148 <ssd1306_WriteString>:

// Write full string to screenbuffer
char ssd1306_WriteString(char* str, FontDef Font, SSD1306_COLOR color) {
 8003148:	b570      	push	{r4, r5, r6, lr}
 800314a:	b082      	sub	sp, #8
 800314c:	4604      	mov	r4, r0
 800314e:	a802      	add	r0, sp, #8
 8003150:	e900 0006 	stmdb	r0, {r1, r2}
    // Write until null-byte
    while (*str) {
 8003154:	7820      	ldrb	r0, [r4, #0]
 8003156:	b170      	cbz	r0, 8003176 <ssd1306_WriteString+0x2e>
 8003158:	461e      	mov	r6, r3
        if (ssd1306_WriteChar(*str, Font, color) != *str) {
 800315a:	466d      	mov	r5, sp
 800315c:	4633      	mov	r3, r6
 800315e:	e895 0006 	ldmia.w	r5, {r1, r2}
 8003162:	f7ff ff91 	bl	8003088 <ssd1306_WriteChar>
 8003166:	4602      	mov	r2, r0
 8003168:	7820      	ldrb	r0, [r4, #0]
 800316a:	4282      	cmp	r2, r0
 800316c:	d103      	bne.n	8003176 <ssd1306_WriteString+0x2e>
    while (*str) {
 800316e:	f814 0f01 	ldrb.w	r0, [r4, #1]!
 8003172:	2800      	cmp	r0, #0
 8003174:	d1f2      	bne.n	800315c <ssd1306_WriteString+0x14>
        str++;
    }
    
    // Everything ok
    return *str;
}
 8003176:	b002      	add	sp, #8
 8003178:	bd70      	pop	{r4, r5, r6, pc}
	...

0800317c <ssd1306_SetCursor>:

// Position the cursor
void ssd1306_SetCursor(uint8_t x, uint8_t y) {
    SSD1306.CurrentX = x;
 800317c:	4b01      	ldr	r3, [pc, #4]	@ (8003184 <ssd1306_SetCursor+0x8>)
 800317e:	8018      	strh	r0, [r3, #0]
    SSD1306.CurrentY = y;
 8003180:	8059      	strh	r1, [r3, #2]
}
 8003182:	4770      	bx	lr
 8003184:	200006ac 	.word	0x200006ac

08003188 <HAL_MspInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
                                        /**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8003188:	b082      	sub	sp, #8

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_AFIO_CLK_ENABLE();
 800318a:	4b0e      	ldr	r3, [pc, #56]	@ (80031c4 <HAL_MspInit+0x3c>)
 800318c:	699a      	ldr	r2, [r3, #24]
 800318e:	f042 0201 	orr.w	r2, r2, #1
 8003192:	619a      	str	r2, [r3, #24]
 8003194:	699a      	ldr	r2, [r3, #24]
 8003196:	f002 0201 	and.w	r2, r2, #1
 800319a:	9200      	str	r2, [sp, #0]
 800319c:	9a00      	ldr	r2, [sp, #0]
  __HAL_RCC_PWR_CLK_ENABLE();
 800319e:	69da      	ldr	r2, [r3, #28]
 80031a0:	f042 5280 	orr.w	r2, r2, #268435456	@ 0x10000000
 80031a4:	61da      	str	r2, [r3, #28]
 80031a6:	69db      	ldr	r3, [r3, #28]
 80031a8:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80031ac:	9301      	str	r3, [sp, #4]
 80031ae:	9b01      	ldr	r3, [sp, #4]

  /* System interrupt init*/

  /** NOJTAG: JTAG-DP Disabled and SW-DP Enabled
  */
  __HAL_AFIO_REMAP_SWJ_NOJTAG();
 80031b0:	4a05      	ldr	r2, [pc, #20]	@ (80031c8 <HAL_MspInit+0x40>)
 80031b2:	6853      	ldr	r3, [r2, #4]
 80031b4:	f023 63e0 	bic.w	r3, r3, #117440512	@ 0x7000000
 80031b8:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 80031bc:	6053      	str	r3, [r2, #4]

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80031be:	b002      	add	sp, #8
 80031c0:	4770      	bx	lr
 80031c2:	bf00      	nop
 80031c4:	40021000 	.word	0x40021000
 80031c8:	40010000 	.word	0x40010000

080031cc <HAL_ADC_MspInit>:
* This function configures the hardware resources used in this example
* @param hadc: ADC handle pointer
* @retval None
*/
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 80031cc:	b510      	push	{r4, lr}
 80031ce:	b086      	sub	sp, #24
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80031d0:	2300      	movs	r3, #0
 80031d2:	9302      	str	r3, [sp, #8]
 80031d4:	9303      	str	r3, [sp, #12]
 80031d6:	9304      	str	r3, [sp, #16]
 80031d8:	9305      	str	r3, [sp, #20]
  if(hadc->Instance==ADC1)
 80031da:	6802      	ldr	r2, [r0, #0]
 80031dc:	4b22      	ldr	r3, [pc, #136]	@ (8003268 <HAL_ADC_MspInit+0x9c>)
 80031de:	429a      	cmp	r2, r3
 80031e0:	d001      	beq.n	80031e6 <HAL_ADC_MspInit+0x1a>
  /* USER CODE BEGIN ADC1_MspInit 1 */

  /* USER CODE END ADC1_MspInit 1 */
  }

}
 80031e2:	b006      	add	sp, #24
 80031e4:	bd10      	pop	{r4, pc}
 80031e6:	4604      	mov	r4, r0
    __HAL_RCC_ADC1_CLK_ENABLE();
 80031e8:	f503 436c 	add.w	r3, r3, #60416	@ 0xec00
 80031ec:	699a      	ldr	r2, [r3, #24]
 80031ee:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80031f2:	619a      	str	r2, [r3, #24]
 80031f4:	699a      	ldr	r2, [r3, #24]
 80031f6:	f402 7200 	and.w	r2, r2, #512	@ 0x200
 80031fa:	9200      	str	r2, [sp, #0]
 80031fc:	9a00      	ldr	r2, [sp, #0]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 80031fe:	699a      	ldr	r2, [r3, #24]
 8003200:	f042 0204 	orr.w	r2, r2, #4
 8003204:	619a      	str	r2, [r3, #24]
 8003206:	699b      	ldr	r3, [r3, #24]
 8003208:	f003 0304 	and.w	r3, r3, #4
 800320c:	9301      	str	r3, [sp, #4]
 800320e:	9b01      	ldr	r3, [sp, #4]
    GPIO_InitStruct.Pin = GPIO_PIN_1|GPIO_PIN_2|GPIO_PIN_3|GPIO_PIN_4
 8003210:	233e      	movs	r3, #62	@ 0x3e
 8003212:	9302      	str	r3, [sp, #8]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8003214:	2303      	movs	r3, #3
 8003216:	9303      	str	r3, [sp, #12]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8003218:	a902      	add	r1, sp, #8
 800321a:	4814      	ldr	r0, [pc, #80]	@ (800326c <HAL_ADC_MspInit+0xa0>)
 800321c:	f001 f8ac 	bl	8004378 <HAL_GPIO_Init>
    hdma_adc1.Instance = DMA1_Channel1;
 8003220:	4813      	ldr	r0, [pc, #76]	@ (8003270 <HAL_ADC_MspInit+0xa4>)
 8003222:	4b14      	ldr	r3, [pc, #80]	@ (8003274 <HAL_ADC_MspInit+0xa8>)
 8003224:	6003      	str	r3, [r0, #0]
    hdma_adc1.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8003226:	2300      	movs	r3, #0
 8003228:	6043      	str	r3, [r0, #4]
    hdma_adc1.Init.PeriphInc = DMA_PINC_DISABLE;
 800322a:	6083      	str	r3, [r0, #8]
    hdma_adc1.Init.MemInc = DMA_MINC_ENABLE;
 800322c:	2280      	movs	r2, #128	@ 0x80
 800322e:	60c2      	str	r2, [r0, #12]
    hdma_adc1.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 8003230:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8003234:	6102      	str	r2, [r0, #16]
    hdma_adc1.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 8003236:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 800323a:	6142      	str	r2, [r0, #20]
    hdma_adc1.Init.Mode = DMA_CIRCULAR;
 800323c:	2220      	movs	r2, #32
 800323e:	6182      	str	r2, [r0, #24]
    hdma_adc1.Init.Priority = DMA_PRIORITY_LOW;
 8003240:	61c3      	str	r3, [r0, #28]
    if (HAL_DMA_Init(&hdma_adc1) != HAL_OK)
 8003242:	f000 ff07 	bl	8004054 <HAL_DMA_Init>
 8003246:	b958      	cbnz	r0, 8003260 <HAL_ADC_MspInit+0x94>
    __HAL_LINKDMA(hadc,DMA_Handle,hdma_adc1);
 8003248:	4b09      	ldr	r3, [pc, #36]	@ (8003270 <HAL_ADC_MspInit+0xa4>)
 800324a:	6223      	str	r3, [r4, #32]
 800324c:	625c      	str	r4, [r3, #36]	@ 0x24
    HAL_NVIC_SetPriority(ADC1_2_IRQn, 0, 0);
 800324e:	2200      	movs	r2, #0
 8003250:	4611      	mov	r1, r2
 8003252:	2012      	movs	r0, #18
 8003254:	f000 fea6 	bl	8003fa4 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(ADC1_2_IRQn);
 8003258:	2012      	movs	r0, #18
 800325a:	f000 fed9 	bl	8004010 <HAL_NVIC_EnableIRQ>
}
 800325e:	e7c0      	b.n	80031e2 <HAL_ADC_MspInit+0x16>
      Error_Handler();
 8003260:	f7ff fe28 	bl	8002eb4 <Error_Handler>
 8003264:	e7f0      	b.n	8003248 <HAL_ADC_MspInit+0x7c>
 8003266:	bf00      	nop
 8003268:	40012400 	.word	0x40012400
 800326c:	40010800 	.word	0x40010800
 8003270:	20000638 	.word	0x20000638
 8003274:	40020008 	.word	0x40020008

08003278 <HAL_I2C_MspInit>:
* This function configures the hardware resources used in this example
* @param hi2c: I2C handle pointer
* @retval None
*/
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 8003278:	b510      	push	{r4, lr}
 800327a:	b086      	sub	sp, #24
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800327c:	2300      	movs	r3, #0
 800327e:	9302      	str	r3, [sp, #8]
 8003280:	9303      	str	r3, [sp, #12]
 8003282:	9304      	str	r3, [sp, #16]
 8003284:	9305      	str	r3, [sp, #20]
  if(hi2c->Instance==I2C1)
 8003286:	6802      	ldr	r2, [r0, #0]
 8003288:	4b15      	ldr	r3, [pc, #84]	@ (80032e0 <HAL_I2C_MspInit+0x68>)
 800328a:	429a      	cmp	r2, r3
 800328c:	d001      	beq.n	8003292 <HAL_I2C_MspInit+0x1a>
  /* USER CODE BEGIN I2C1_MspInit 1 */

  /* USER CODE END I2C1_MspInit 1 */
  }

}
 800328e:	b006      	add	sp, #24
 8003290:	bd10      	pop	{r4, pc}
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8003292:	4c14      	ldr	r4, [pc, #80]	@ (80032e4 <HAL_I2C_MspInit+0x6c>)
 8003294:	69a3      	ldr	r3, [r4, #24]
 8003296:	f043 0308 	orr.w	r3, r3, #8
 800329a:	61a3      	str	r3, [r4, #24]
 800329c:	69a3      	ldr	r3, [r4, #24]
 800329e:	f003 0308 	and.w	r3, r3, #8
 80032a2:	9300      	str	r3, [sp, #0]
 80032a4:	9b00      	ldr	r3, [sp, #0]
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9;
 80032a6:	f44f 7340 	mov.w	r3, #768	@ 0x300
 80032aa:	9302      	str	r3, [sp, #8]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 80032ac:	2312      	movs	r3, #18
 80032ae:	9303      	str	r3, [sp, #12]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 80032b0:	2303      	movs	r3, #3
 80032b2:	9305      	str	r3, [sp, #20]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80032b4:	a902      	add	r1, sp, #8
 80032b6:	480c      	ldr	r0, [pc, #48]	@ (80032e8 <HAL_I2C_MspInit+0x70>)
 80032b8:	f001 f85e 	bl	8004378 <HAL_GPIO_Init>
    __HAL_AFIO_REMAP_I2C1_ENABLE();
 80032bc:	4a0b      	ldr	r2, [pc, #44]	@ (80032ec <HAL_I2C_MspInit+0x74>)
 80032be:	6853      	ldr	r3, [r2, #4]
 80032c0:	f043 63e0 	orr.w	r3, r3, #117440512	@ 0x7000000
 80032c4:	f043 0302 	orr.w	r3, r3, #2
 80032c8:	6053      	str	r3, [r2, #4]
    __HAL_RCC_I2C1_CLK_ENABLE();
 80032ca:	69e3      	ldr	r3, [r4, #28]
 80032cc:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 80032d0:	61e3      	str	r3, [r4, #28]
 80032d2:	69e3      	ldr	r3, [r4, #28]
 80032d4:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 80032d8:	9301      	str	r3, [sp, #4]
 80032da:	9b01      	ldr	r3, [sp, #4]
}
 80032dc:	e7d7      	b.n	800328e <HAL_I2C_MspInit+0x16>
 80032de:	bf00      	nop
 80032e0:	40005400 	.word	0x40005400
 80032e4:	40021000 	.word	0x40021000
 80032e8:	40010c00 	.word	0x40010c00
 80032ec:	40010000 	.word	0x40010000

080032f0 <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 80032f0:	b500      	push	{lr}
 80032f2:	b085      	sub	sp, #20
  if(htim_base->Instance==TIM1)
 80032f4:	6803      	ldr	r3, [r0, #0]
 80032f6:	4a21      	ldr	r2, [pc, #132]	@ (800337c <HAL_TIM_Base_MspInit+0x8c>)
 80032f8:	4293      	cmp	r3, r2
 80032fa:	d013      	beq.n	8003324 <HAL_TIM_Base_MspInit+0x34>
    __HAL_RCC_TIM1_CLK_ENABLE();
  /* USER CODE BEGIN TIM1_MspInit 1 */

  /* USER CODE END TIM1_MspInit 1 */
  }
  else if(htim_base->Instance==TIM2)
 80032fc:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8003300:	d01d      	beq.n	800333e <HAL_TIM_Base_MspInit+0x4e>
    HAL_NVIC_EnableIRQ(TIM2_IRQn);
  /* USER CODE BEGIN TIM2_MspInit 1 */

  /* USER CODE END TIM2_MspInit 1 */
  }
  else if(htim_base->Instance==TIM3)
 8003302:	4a1f      	ldr	r2, [pc, #124]	@ (8003380 <HAL_TIM_Base_MspInit+0x90>)
 8003304:	4293      	cmp	r3, r2
 8003306:	d02e      	beq.n	8003366 <HAL_TIM_Base_MspInit+0x76>
    __HAL_RCC_TIM3_CLK_ENABLE();
  /* USER CODE BEGIN TIM3_MspInit 1 */

  /* USER CODE END TIM3_MspInit 1 */
  }
  else if(htim_base->Instance==TIM4)
 8003308:	4a1e      	ldr	r2, [pc, #120]	@ (8003384 <HAL_TIM_Base_MspInit+0x94>)
 800330a:	4293      	cmp	r3, r2
 800330c:	d114      	bne.n	8003338 <HAL_TIM_Base_MspInit+0x48>
  {
  /* USER CODE BEGIN TIM4_MspInit 0 */

  /* USER CODE END TIM4_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM4_CLK_ENABLE();
 800330e:	4b1e      	ldr	r3, [pc, #120]	@ (8003388 <HAL_TIM_Base_MspInit+0x98>)
 8003310:	69da      	ldr	r2, [r3, #28]
 8003312:	f042 0204 	orr.w	r2, r2, #4
 8003316:	61da      	str	r2, [r3, #28]
 8003318:	69db      	ldr	r3, [r3, #28]
 800331a:	f003 0304 	and.w	r3, r3, #4
 800331e:	9303      	str	r3, [sp, #12]
 8003320:	9b03      	ldr	r3, [sp, #12]
  /* USER CODE BEGIN TIM4_MspInit 1 */

  /* USER CODE END TIM4_MspInit 1 */
  }

}
 8003322:	e009      	b.n	8003338 <HAL_TIM_Base_MspInit+0x48>
    __HAL_RCC_TIM1_CLK_ENABLE();
 8003324:	4b18      	ldr	r3, [pc, #96]	@ (8003388 <HAL_TIM_Base_MspInit+0x98>)
 8003326:	699a      	ldr	r2, [r3, #24]
 8003328:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 800332c:	619a      	str	r2, [r3, #24]
 800332e:	699b      	ldr	r3, [r3, #24]
 8003330:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8003334:	9300      	str	r3, [sp, #0]
 8003336:	9b00      	ldr	r3, [sp, #0]
}
 8003338:	b005      	add	sp, #20
 800333a:	f85d fb04 	ldr.w	pc, [sp], #4
    __HAL_RCC_TIM2_CLK_ENABLE();
 800333e:	f503 3304 	add.w	r3, r3, #135168	@ 0x21000
 8003342:	69da      	ldr	r2, [r3, #28]
 8003344:	f042 0201 	orr.w	r2, r2, #1
 8003348:	61da      	str	r2, [r3, #28]
 800334a:	69db      	ldr	r3, [r3, #28]
 800334c:	f003 0301 	and.w	r3, r3, #1
 8003350:	9301      	str	r3, [sp, #4]
 8003352:	9b01      	ldr	r3, [sp, #4]
    HAL_NVIC_SetPriority(TIM2_IRQn, 2, 0);
 8003354:	2200      	movs	r2, #0
 8003356:	2102      	movs	r1, #2
 8003358:	201c      	movs	r0, #28
 800335a:	f000 fe23 	bl	8003fa4 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM2_IRQn);
 800335e:	201c      	movs	r0, #28
 8003360:	f000 fe56 	bl	8004010 <HAL_NVIC_EnableIRQ>
 8003364:	e7e8      	b.n	8003338 <HAL_TIM_Base_MspInit+0x48>
    __HAL_RCC_TIM3_CLK_ENABLE();
 8003366:	4b08      	ldr	r3, [pc, #32]	@ (8003388 <HAL_TIM_Base_MspInit+0x98>)
 8003368:	69da      	ldr	r2, [r3, #28]
 800336a:	f042 0202 	orr.w	r2, r2, #2
 800336e:	61da      	str	r2, [r3, #28]
 8003370:	69db      	ldr	r3, [r3, #28]
 8003372:	f003 0302 	and.w	r3, r3, #2
 8003376:	9302      	str	r3, [sp, #8]
 8003378:	9b02      	ldr	r3, [sp, #8]
 800337a:	e7dd      	b.n	8003338 <HAL_TIM_Base_MspInit+0x48>
 800337c:	40012c00 	.word	0x40012c00
 8003380:	40000400 	.word	0x40000400
 8003384:	40000800 	.word	0x40000800
 8003388:	40021000 	.word	0x40021000

0800338c <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 800338c:	b500      	push	{lr}
 800338e:	b087      	sub	sp, #28
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003390:	2300      	movs	r3, #0
 8003392:	9302      	str	r3, [sp, #8]
 8003394:	9303      	str	r3, [sp, #12]
 8003396:	9304      	str	r3, [sp, #16]
 8003398:	9305      	str	r3, [sp, #20]
  if(htim->Instance==TIM1)
 800339a:	6803      	ldr	r3, [r0, #0]
 800339c:	4a18      	ldr	r2, [pc, #96]	@ (8003400 <HAL_TIM_MspPostInit+0x74>)
 800339e:	4293      	cmp	r3, r2
 80033a0:	d005      	beq.n	80033ae <HAL_TIM_MspPostInit+0x22>

  /* USER CODE BEGIN TIM1_MspPostInit 1 */

  /* USER CODE END TIM1_MspPostInit 1 */
  }
  else if(htim->Instance==TIM3)
 80033a2:	4a18      	ldr	r2, [pc, #96]	@ (8003404 <HAL_TIM_MspPostInit+0x78>)
 80033a4:	4293      	cmp	r3, r2
 80033a6:	d017      	beq.n	80033d8 <HAL_TIM_MspPostInit+0x4c>
  /* USER CODE BEGIN TIM3_MspPostInit 1 */

  /* USER CODE END TIM3_MspPostInit 1 */
  }

}
 80033a8:	b007      	add	sp, #28
 80033aa:	f85d fb04 	ldr.w	pc, [sp], #4
    __HAL_RCC_GPIOA_CLK_ENABLE();
 80033ae:	4b16      	ldr	r3, [pc, #88]	@ (8003408 <HAL_TIM_MspPostInit+0x7c>)
 80033b0:	699a      	ldr	r2, [r3, #24]
 80033b2:	f042 0204 	orr.w	r2, r2, #4
 80033b6:	619a      	str	r2, [r3, #24]
 80033b8:	699b      	ldr	r3, [r3, #24]
 80033ba:	f003 0304 	and.w	r3, r3, #4
 80033be:	9300      	str	r3, [sp, #0]
 80033c0:	9b00      	ldr	r3, [sp, #0]
    GPIO_InitStruct.Pin = LED_0_Pin|LED_1_Pin|BEEP_Pin;
 80033c2:	f44f 63e0 	mov.w	r3, #1792	@ 0x700
 80033c6:	9302      	str	r3, [sp, #8]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80033c8:	2302      	movs	r3, #2
 80033ca:	9303      	str	r3, [sp, #12]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80033cc:	9305      	str	r3, [sp, #20]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80033ce:	a902      	add	r1, sp, #8
 80033d0:	480e      	ldr	r0, [pc, #56]	@ (800340c <HAL_TIM_MspPostInit+0x80>)
 80033d2:	f000 ffd1 	bl	8004378 <HAL_GPIO_Init>
 80033d6:	e7e7      	b.n	80033a8 <HAL_TIM_MspPostInit+0x1c>
    __HAL_RCC_GPIOA_CLK_ENABLE();
 80033d8:	4b0b      	ldr	r3, [pc, #44]	@ (8003408 <HAL_TIM_MspPostInit+0x7c>)
 80033da:	699a      	ldr	r2, [r3, #24]
 80033dc:	f042 0204 	orr.w	r2, r2, #4
 80033e0:	619a      	str	r2, [r3, #24]
 80033e2:	699b      	ldr	r3, [r3, #24]
 80033e4:	f003 0304 	and.w	r3, r3, #4
 80033e8:	9301      	str	r3, [sp, #4]
 80033ea:	9b01      	ldr	r3, [sp, #4]
    GPIO_InitStruct.Pin = PUMP_PWM_Pin;
 80033ec:	2340      	movs	r3, #64	@ 0x40
 80033ee:	9302      	str	r3, [sp, #8]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80033f0:	2302      	movs	r3, #2
 80033f2:	9303      	str	r3, [sp, #12]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80033f4:	9305      	str	r3, [sp, #20]
    HAL_GPIO_Init(PUMP_PWM_GPIO_Port, &GPIO_InitStruct);
 80033f6:	a902      	add	r1, sp, #8
 80033f8:	4804      	ldr	r0, [pc, #16]	@ (800340c <HAL_TIM_MspPostInit+0x80>)
 80033fa:	f000 ffbd 	bl	8004378 <HAL_GPIO_Init>
}
 80033fe:	e7d3      	b.n	80033a8 <HAL_TIM_MspPostInit+0x1c>
 8003400:	40012c00 	.word	0x40012c00
 8003404:	40000400 	.word	0x40000400
 8003408:	40021000 	.word	0x40021000
 800340c:	40010800 	.word	0x40010800

08003410 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8003410:	b570      	push	{r4, r5, r6, lr}
 8003412:	b088      	sub	sp, #32
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003414:	2300      	movs	r3, #0
 8003416:	9304      	str	r3, [sp, #16]
 8003418:	9305      	str	r3, [sp, #20]
 800341a:	9306      	str	r3, [sp, #24]
 800341c:	9307      	str	r3, [sp, #28]
  if(huart->Instance==USART1)
 800341e:	6803      	ldr	r3, [r0, #0]
 8003420:	4a4a      	ldr	r2, [pc, #296]	@ (800354c <HAL_UART_MspInit+0x13c>)
 8003422:	4293      	cmp	r3, r2
 8003424:	d005      	beq.n	8003432 <HAL_UART_MspInit+0x22>
 8003426:	4604      	mov	r4, r0

  /* USER CODE BEGIN USART1_MspInit 1 */

  /* USER CODE END USART1_MspInit 1 */
  }
  else if(huart->Instance==USART3)
 8003428:	4a49      	ldr	r2, [pc, #292]	@ (8003550 <HAL_UART_MspInit+0x140>)
 800342a:	4293      	cmp	r3, r2
 800342c:	d030      	beq.n	8003490 <HAL_UART_MspInit+0x80>
  /* USER CODE BEGIN USART3_MspInit 1 */

  /* USER CODE END USART3_MspInit 1 */
  }

}
 800342e:	b008      	add	sp, #32
 8003430:	bd70      	pop	{r4, r5, r6, pc}
    __HAL_RCC_USART1_CLK_ENABLE();
 8003432:	4b48      	ldr	r3, [pc, #288]	@ (8003554 <HAL_UART_MspInit+0x144>)
 8003434:	699a      	ldr	r2, [r3, #24]
 8003436:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 800343a:	619a      	str	r2, [r3, #24]
 800343c:	699a      	ldr	r2, [r3, #24]
 800343e:	f402 4280 	and.w	r2, r2, #16384	@ 0x4000
 8003442:	9200      	str	r2, [sp, #0]
 8003444:	9a00      	ldr	r2, [sp, #0]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8003446:	699a      	ldr	r2, [r3, #24]
 8003448:	f042 0208 	orr.w	r2, r2, #8
 800344c:	619a      	str	r2, [r3, #24]
 800344e:	699b      	ldr	r3, [r3, #24]
 8003450:	f003 0308 	and.w	r3, r3, #8
 8003454:	9301      	str	r3, [sp, #4]
 8003456:	9b01      	ldr	r3, [sp, #4]
    GPIO_InitStruct.Pin = GPIO_PIN_6;
 8003458:	2340      	movs	r3, #64	@ 0x40
 800345a:	9304      	str	r3, [sp, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800345c:	2302      	movs	r3, #2
 800345e:	9305      	str	r3, [sp, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8003460:	2303      	movs	r3, #3
 8003462:	9307      	str	r3, [sp, #28]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8003464:	4c3c      	ldr	r4, [pc, #240]	@ (8003558 <HAL_UART_MspInit+0x148>)
 8003466:	a904      	add	r1, sp, #16
 8003468:	4620      	mov	r0, r4
 800346a:	f000 ff85 	bl	8004378 <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = GPIO_PIN_7;
 800346e:	2380      	movs	r3, #128	@ 0x80
 8003470:	9304      	str	r3, [sp, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8003472:	2300      	movs	r3, #0
 8003474:	9305      	str	r3, [sp, #20]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003476:	9306      	str	r3, [sp, #24]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8003478:	a904      	add	r1, sp, #16
 800347a:	4620      	mov	r0, r4
 800347c:	f000 ff7c 	bl	8004378 <HAL_GPIO_Init>
    __HAL_AFIO_REMAP_USART1_ENABLE();
 8003480:	4a36      	ldr	r2, [pc, #216]	@ (800355c <HAL_UART_MspInit+0x14c>)
 8003482:	6853      	ldr	r3, [r2, #4]
 8003484:	f043 63e0 	orr.w	r3, r3, #117440512	@ 0x7000000
 8003488:	f043 0304 	orr.w	r3, r3, #4
 800348c:	6053      	str	r3, [r2, #4]
 800348e:	e7ce      	b.n	800342e <HAL_UART_MspInit+0x1e>
    __HAL_RCC_USART3_CLK_ENABLE();
 8003490:	4b30      	ldr	r3, [pc, #192]	@ (8003554 <HAL_UART_MspInit+0x144>)
 8003492:	69da      	ldr	r2, [r3, #28]
 8003494:	f442 2280 	orr.w	r2, r2, #262144	@ 0x40000
 8003498:	61da      	str	r2, [r3, #28]
 800349a:	69da      	ldr	r2, [r3, #28]
 800349c:	f402 2280 	and.w	r2, r2, #262144	@ 0x40000
 80034a0:	9202      	str	r2, [sp, #8]
 80034a2:	9a02      	ldr	r2, [sp, #8]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 80034a4:	699a      	ldr	r2, [r3, #24]
 80034a6:	f042 0208 	orr.w	r2, r2, #8
 80034aa:	619a      	str	r2, [r3, #24]
 80034ac:	699b      	ldr	r3, [r3, #24]
 80034ae:	f003 0308 	and.w	r3, r3, #8
 80034b2:	9303      	str	r3, [sp, #12]
 80034b4:	9b03      	ldr	r3, [sp, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_10;
 80034b6:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 80034ba:	9304      	str	r3, [sp, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80034bc:	2302      	movs	r3, #2
 80034be:	9305      	str	r3, [sp, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 80034c0:	2303      	movs	r3, #3
 80034c2:	9307      	str	r3, [sp, #28]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80034c4:	4e24      	ldr	r6, [pc, #144]	@ (8003558 <HAL_UART_MspInit+0x148>)
 80034c6:	a904      	add	r1, sp, #16
 80034c8:	4630      	mov	r0, r6
 80034ca:	f000 ff55 	bl	8004378 <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = GPIO_PIN_11;
 80034ce:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 80034d2:	9304      	str	r3, [sp, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80034d4:	2500      	movs	r5, #0
 80034d6:	9505      	str	r5, [sp, #20]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80034d8:	9506      	str	r5, [sp, #24]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80034da:	a904      	add	r1, sp, #16
 80034dc:	4630      	mov	r0, r6
 80034de:	f000 ff4b 	bl	8004378 <HAL_GPIO_Init>
    hdma_usart3_tx.Instance = DMA1_Channel2;
 80034e2:	481f      	ldr	r0, [pc, #124]	@ (8003560 <HAL_UART_MspInit+0x150>)
 80034e4:	4b1f      	ldr	r3, [pc, #124]	@ (8003564 <HAL_UART_MspInit+0x154>)
 80034e6:	6003      	str	r3, [r0, #0]
    hdma_usart3_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 80034e8:	2310      	movs	r3, #16
 80034ea:	6043      	str	r3, [r0, #4]
    hdma_usart3_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 80034ec:	6085      	str	r5, [r0, #8]
    hdma_usart3_tx.Init.MemInc = DMA_MINC_ENABLE;
 80034ee:	2380      	movs	r3, #128	@ 0x80
 80034f0:	60c3      	str	r3, [r0, #12]
    hdma_usart3_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 80034f2:	6105      	str	r5, [r0, #16]
    hdma_usart3_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 80034f4:	6145      	str	r5, [r0, #20]
    hdma_usart3_tx.Init.Mode = DMA_NORMAL;
 80034f6:	6185      	str	r5, [r0, #24]
    hdma_usart3_tx.Init.Priority = DMA_PRIORITY_LOW;
 80034f8:	61c5      	str	r5, [r0, #28]
    if (HAL_DMA_Init(&hdma_usart3_tx) != HAL_OK)
 80034fa:	f000 fdab 	bl	8004054 <HAL_DMA_Init>
 80034fe:	b9f0      	cbnz	r0, 800353e <HAL_UART_MspInit+0x12e>
    __HAL_LINKDMA(huart,hdmatx,hdma_usart3_tx);
 8003500:	4b17      	ldr	r3, [pc, #92]	@ (8003560 <HAL_UART_MspInit+0x150>)
 8003502:	63a3      	str	r3, [r4, #56]	@ 0x38
 8003504:	625c      	str	r4, [r3, #36]	@ 0x24
    hdma_usart3_rx.Instance = DMA1_Channel3;
 8003506:	4818      	ldr	r0, [pc, #96]	@ (8003568 <HAL_UART_MspInit+0x158>)
 8003508:	4b18      	ldr	r3, [pc, #96]	@ (800356c <HAL_UART_MspInit+0x15c>)
 800350a:	6003      	str	r3, [r0, #0]
    hdma_usart3_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 800350c:	2300      	movs	r3, #0
 800350e:	6043      	str	r3, [r0, #4]
    hdma_usart3_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 8003510:	6083      	str	r3, [r0, #8]
    hdma_usart3_rx.Init.MemInc = DMA_MINC_ENABLE;
 8003512:	2280      	movs	r2, #128	@ 0x80
 8003514:	60c2      	str	r2, [r0, #12]
    hdma_usart3_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8003516:	6103      	str	r3, [r0, #16]
    hdma_usart3_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8003518:	6143      	str	r3, [r0, #20]
    hdma_usart3_rx.Init.Mode = DMA_CIRCULAR;
 800351a:	2220      	movs	r2, #32
 800351c:	6182      	str	r2, [r0, #24]
    hdma_usart3_rx.Init.Priority = DMA_PRIORITY_LOW;
 800351e:	61c3      	str	r3, [r0, #28]
    if (HAL_DMA_Init(&hdma_usart3_rx) != HAL_OK)
 8003520:	f000 fd98 	bl	8004054 <HAL_DMA_Init>
 8003524:	b970      	cbnz	r0, 8003544 <HAL_UART_MspInit+0x134>
    __HAL_LINKDMA(huart,hdmarx,hdma_usart3_rx);
 8003526:	4b10      	ldr	r3, [pc, #64]	@ (8003568 <HAL_UART_MspInit+0x158>)
 8003528:	63e3      	str	r3, [r4, #60]	@ 0x3c
 800352a:	625c      	str	r4, [r3, #36]	@ 0x24
    HAL_NVIC_SetPriority(USART3_IRQn, 0, 0);
 800352c:	2200      	movs	r2, #0
 800352e:	4611      	mov	r1, r2
 8003530:	2027      	movs	r0, #39	@ 0x27
 8003532:	f000 fd37 	bl	8003fa4 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART3_IRQn);
 8003536:	2027      	movs	r0, #39	@ 0x27
 8003538:	f000 fd6a 	bl	8004010 <HAL_NVIC_EnableIRQ>
}
 800353c:	e777      	b.n	800342e <HAL_UART_MspInit+0x1e>
      Error_Handler();
 800353e:	f7ff fcb9 	bl	8002eb4 <Error_Handler>
 8003542:	e7dd      	b.n	8003500 <HAL_UART_MspInit+0xf0>
      Error_Handler();
 8003544:	f7ff fcb6 	bl	8002eb4 <Error_Handler>
 8003548:	e7ed      	b.n	8003526 <HAL_UART_MspInit+0x116>
 800354a:	bf00      	nop
 800354c:	40013800 	.word	0x40013800
 8003550:	40004800 	.word	0x40004800
 8003554:	40021000 	.word	0x40021000
 8003558:	40010c00 	.word	0x40010c00
 800355c:	40010000 	.word	0x40010000
 8003560:	200003f0 	.word	0x200003f0
 8003564:	4002001c 	.word	0x4002001c
 8003568:	200003ac 	.word	0x200003ac
 800356c:	40020030 	.word	0x40020030

08003570 <NMI_Handler>:
{
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8003570:	e7fe      	b.n	8003570 <NMI_Handler>

08003572 <HardFault_Handler>:
void HardFault_Handler(void)
{
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8003572:	e7fe      	b.n	8003572 <HardFault_Handler>

08003574 <MemManage_Handler>:
void MemManage_Handler(void)
{
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8003574:	e7fe      	b.n	8003574 <MemManage_Handler>

08003576 <BusFault_Handler>:
void BusFault_Handler(void)
{
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8003576:	e7fe      	b.n	8003576 <BusFault_Handler>

08003578 <UsageFault_Handler>:
void UsageFault_Handler(void)
{
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8003578:	e7fe      	b.n	8003578 <UsageFault_Handler>

0800357a <SVC_Handler>:

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 800357a:	4770      	bx	lr

0800357c <DebugMon_Handler>:

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 800357c:	4770      	bx	lr

0800357e <PendSV_Handler>:

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 800357e:	4770      	bx	lr

08003580 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8003580:	b508      	push	{r3, lr}
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8003582:	f000 f969 	bl	8003858 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8003586:	bd08      	pop	{r3, pc}

08003588 <DMA1_Channel1_IRQHandler>:

/**
  * @brief This function handles DMA1 channel1 global interrupt.
  */
void DMA1_Channel1_IRQHandler(void)
{
 8003588:	b508      	push	{r3, lr}
  /* USER CODE BEGIN DMA1_Channel1_IRQn 0 */

  /* USER CODE END DMA1_Channel1_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_adc1);
 800358a:	4802      	ldr	r0, [pc, #8]	@ (8003594 <DMA1_Channel1_IRQHandler+0xc>)
 800358c:	f000 fe54 	bl	8004238 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel1_IRQn 1 */

  /* USER CODE END DMA1_Channel1_IRQn 1 */
}
 8003590:	bd08      	pop	{r3, pc}
 8003592:	bf00      	nop
 8003594:	20000638 	.word	0x20000638

08003598 <DMA1_Channel2_IRQHandler>:

/**
  * @brief This function handles DMA1 channel2 global interrupt.
  */
void DMA1_Channel2_IRQHandler(void)
{
 8003598:	b508      	push	{r3, lr}
  /* USER CODE BEGIN DMA1_Channel2_IRQn 0 */

  /* USER CODE END DMA1_Channel2_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart3_tx);
 800359a:	4802      	ldr	r0, [pc, #8]	@ (80035a4 <DMA1_Channel2_IRQHandler+0xc>)
 800359c:	f000 fe4c 	bl	8004238 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel2_IRQn 1 */

  /* USER CODE END DMA1_Channel2_IRQn 1 */
}
 80035a0:	bd08      	pop	{r3, pc}
 80035a2:	bf00      	nop
 80035a4:	200003f0 	.word	0x200003f0

080035a8 <DMA1_Channel3_IRQHandler>:

/**
  * @brief This function handles DMA1 channel3 global interrupt.
  */
void DMA1_Channel3_IRQHandler(void)
{
 80035a8:	b508      	push	{r3, lr}
  /* USER CODE BEGIN DMA1_Channel3_IRQn 0 */

  /* USER CODE END DMA1_Channel3_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart3_rx);
 80035aa:	4802      	ldr	r0, [pc, #8]	@ (80035b4 <DMA1_Channel3_IRQHandler+0xc>)
 80035ac:	f000 fe44 	bl	8004238 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel3_IRQn 1 */

  /* USER CODE END DMA1_Channel3_IRQn 1 */
}
 80035b0:	bd08      	pop	{r3, pc}
 80035b2:	bf00      	nop
 80035b4:	200003ac 	.word	0x200003ac

080035b8 <ADC1_2_IRQHandler>:

/**
  * @brief This function handles ADC1 and ADC2 global interrupts.
  */
void ADC1_2_IRQHandler(void)
{
 80035b8:	b508      	push	{r3, lr}
  /* USER CODE BEGIN ADC1_2_IRQn 0 */

  /* USER CODE END ADC1_2_IRQn 0 */
  HAL_ADC_IRQHandler(&hadc1);
 80035ba:	4802      	ldr	r0, [pc, #8]	@ (80035c4 <ADC1_2_IRQHandler+0xc>)
 80035bc:	f000 f9a3 	bl	8003906 <HAL_ADC_IRQHandler>
  /* USER CODE BEGIN ADC1_2_IRQn 1 */

  /* USER CODE END ADC1_2_IRQn 1 */
}
 80035c0:	bd08      	pop	{r3, pc}
 80035c2:	bf00      	nop
 80035c4:	2000067c 	.word	0x2000067c

080035c8 <TIM2_IRQHandler>:

/**
  * @brief This function handles TIM2 global interrupt.
  */
void TIM2_IRQHandler(void)
{
 80035c8:	b508      	push	{r3, lr}
  /* USER CODE BEGIN TIM2_IRQn 0 */


	CNT_TIMER2++;
 80035ca:	4b13      	ldr	r3, [pc, #76]	@ (8003618 <TIM2_IRQHandler+0x50>)
 80035cc:	681a      	ldr	r2, [r3, #0]
 80035ce:	3201      	adds	r2, #1
 80035d0:	601a      	str	r2, [r3, #0]

	if (CNT_TIMER2%3==0) {
 80035d2:	4b12      	ldr	r3, [pc, #72]	@ (800361c <TIM2_IRQHandler+0x54>)
 80035d4:	fba3 1302 	umull	r1, r3, r3, r2
 80035d8:	f023 0101 	bic.w	r1, r3, #1
 80035dc:	eb01 0353 	add.w	r3, r1, r3, lsr #1
 80035e0:	429a      	cmp	r2, r3
 80035e2:	d103      	bne.n	80035ec <TIM2_IRQHandler+0x24>
		FLAG_CheckDHT++;
 80035e4:	490e      	ldr	r1, [pc, #56]	@ (8003620 <TIM2_IRQHandler+0x58>)
 80035e6:	780b      	ldrb	r3, [r1, #0]
 80035e8:	3301      	adds	r3, #1
 80035ea:	700b      	strb	r3, [r1, #0]
	}

		FLAG_SentTCP++;
 80035ec:	490d      	ldr	r1, [pc, #52]	@ (8003624 <TIM2_IRQHandler+0x5c>)
 80035ee:	780b      	ldrb	r3, [r1, #0]
 80035f0:	3301      	adds	r3, #1
 80035f2:	700b      	strb	r3, [r1, #0]


	if (CNT_TIMER2%10==0) {
 80035f4:	4b0c      	ldr	r3, [pc, #48]	@ (8003628 <TIM2_IRQHandler+0x60>)
 80035f6:	fba3 1302 	umull	r1, r3, r3, r2
 80035fa:	08db      	lsrs	r3, r3, #3
 80035fc:	eb03 0383 	add.w	r3, r3, r3, lsl #2
 8003600:	ebb2 0f43 	cmp.w	r2, r3, lsl #1
 8003604:	d103      	bne.n	800360e <TIM2_IRQHandler+0x46>
		FLAG_CheckWifi++;
 8003606:	4a09      	ldr	r2, [pc, #36]	@ (800362c <TIM2_IRQHandler+0x64>)
 8003608:	7813      	ldrb	r3, [r2, #0]
 800360a:	3301      	adds	r3, #1
 800360c:	7013      	strb	r3, [r2, #0]
	}

  /* USER CODE END TIM2_IRQn 0 */
  HAL_TIM_IRQHandler(&htim2);
 800360e:	4808      	ldr	r0, [pc, #32]	@ (8003630 <TIM2_IRQHandler+0x68>)
 8003610:	f001 ff97 	bl	8005542 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM2_IRQn 1 */

  /* USER CODE END TIM2_IRQn 1 */
}
 8003614:	bd08      	pop	{r3, pc}
 8003616:	bf00      	nop
 8003618:	20000314 	.word	0x20000314
 800361c:	aaaaaaab 	.word	0xaaaaaaab
 8003620:	20000094 	.word	0x20000094
 8003624:	20000093 	.word	0x20000093
 8003628:	cccccccd 	.word	0xcccccccd
 800362c:	20000095 	.word	0x20000095
 8003630:	20000554 	.word	0x20000554

08003634 <USART3_IRQHandler>:

/**
  * @brief This function handles USART3 global interrupt.
  */
void USART3_IRQHandler(void)
{
 8003634:	b508      	push	{r3, lr}
  /* USER CODE BEGIN USART3_IRQn 0 */

  /* USER CODE END USART3_IRQn 0 */
  HAL_UART_IRQHandler(&huart3);
 8003636:	4802      	ldr	r0, [pc, #8]	@ (8003640 <USART3_IRQHandler+0xc>)
 8003638:	f002 fda4 	bl	8006184 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART3_IRQn 1 */

  /* USER CODE END USART3_IRQn 1 */
}
 800363c:	bd08      	pop	{r3, pc}
 800363e:	bf00      	nop
 8003640:	20000434 	.word	0x20000434

08003644 <EXTI15_10_IRQHandler>:

/**
  * @brief This function handles EXTI line[15:10] interrupts.
  */
void EXTI15_10_IRQHandler(void)
{
 8003644:	b508      	push	{r3, lr}
  /* USER CODE BEGIN EXTI15_10_IRQn 0 */
	    if (__HAL_GPIO_EXTI_GET_IT(GPIO_PIN_12) != RESET)
 8003646:	4b22      	ldr	r3, [pc, #136]	@ (80036d0 <EXTI15_10_IRQHandler+0x8c>)
 8003648:	695b      	ldr	r3, [r3, #20]
 800364a:	f413 5f80 	tst.w	r3, #4096	@ 0x1000
 800364e:	d007      	beq.n	8003660 <EXTI15_10_IRQHandler+0x1c>
	    {
	        __HAL_GPIO_EXTI_CLEAR_IT(GPIO_PIN_12);
 8003650:	4b1f      	ldr	r3, [pc, #124]	@ (80036d0 <EXTI15_10_IRQHandler+0x8c>)
 8003652:	f44f 5280 	mov.w	r2, #4096	@ 0x1000
 8003656:	615a      	str	r2, [r3, #20]
	        FLAG_SentKEY0++;
 8003658:	4a1e      	ldr	r2, [pc, #120]	@ (80036d4 <EXTI15_10_IRQHandler+0x90>)
 800365a:	7813      	ldrb	r3, [r2, #0]
 800365c:	3301      	adds	r3, #1
 800365e:	7013      	strb	r3, [r2, #0]
	    }
	    if (__HAL_GPIO_EXTI_GET_IT(GPIO_PIN_13) != RESET)
 8003660:	4b1b      	ldr	r3, [pc, #108]	@ (80036d0 <EXTI15_10_IRQHandler+0x8c>)
 8003662:	695b      	ldr	r3, [r3, #20]
 8003664:	f413 5f00 	tst.w	r3, #8192	@ 0x2000
 8003668:	d007      	beq.n	800367a <EXTI15_10_IRQHandler+0x36>
	    {
	        __HAL_GPIO_EXTI_CLEAR_IT(GPIO_PIN_13);
 800366a:	4b19      	ldr	r3, [pc, #100]	@ (80036d0 <EXTI15_10_IRQHandler+0x8c>)
 800366c:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8003670:	615a      	str	r2, [r3, #20]
	        FLAG_SentKEY1++;
 8003672:	4a19      	ldr	r2, [pc, #100]	@ (80036d8 <EXTI15_10_IRQHandler+0x94>)
 8003674:	7813      	ldrb	r3, [r2, #0]
 8003676:	3301      	adds	r3, #1
 8003678:	7013      	strb	r3, [r2, #0]
	    }
	    if (__HAL_GPIO_EXTI_GET_IT(GPIO_PIN_14) != RESET)
 800367a:	4b15      	ldr	r3, [pc, #84]	@ (80036d0 <EXTI15_10_IRQHandler+0x8c>)
 800367c:	695b      	ldr	r3, [r3, #20]
 800367e:	f413 4f80 	tst.w	r3, #16384	@ 0x4000
 8003682:	d007      	beq.n	8003694 <EXTI15_10_IRQHandler+0x50>
	    {
	        __HAL_GPIO_EXTI_CLEAR_IT(GPIO_PIN_14);
 8003684:	4b12      	ldr	r3, [pc, #72]	@ (80036d0 <EXTI15_10_IRQHandler+0x8c>)
 8003686:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 800368a:	615a      	str	r2, [r3, #20]
	        FLAG_SentKEY2++;
 800368c:	4a13      	ldr	r2, [pc, #76]	@ (80036dc <EXTI15_10_IRQHandler+0x98>)
 800368e:	7813      	ldrb	r3, [r2, #0]
 8003690:	3301      	adds	r3, #1
 8003692:	7013      	strb	r3, [r2, #0]
	    }
	    if (__HAL_GPIO_EXTI_GET_IT(GPIO_PIN_15) != RESET)
 8003694:	4b0e      	ldr	r3, [pc, #56]	@ (80036d0 <EXTI15_10_IRQHandler+0x8c>)
 8003696:	695b      	ldr	r3, [r3, #20]
 8003698:	f413 4f00 	tst.w	r3, #32768	@ 0x8000
 800369c:	d007      	beq.n	80036ae <EXTI15_10_IRQHandler+0x6a>
	    {
	        __HAL_GPIO_EXTI_CLEAR_IT(GPIO_PIN_15);
 800369e:	4b0c      	ldr	r3, [pc, #48]	@ (80036d0 <EXTI15_10_IRQHandler+0x8c>)
 80036a0:	f44f 4200 	mov.w	r2, #32768	@ 0x8000
 80036a4:	615a      	str	r2, [r3, #20]
	        FLAG_SentKEY3++;
 80036a6:	4a0e      	ldr	r2, [pc, #56]	@ (80036e0 <EXTI15_10_IRQHandler+0x9c>)
 80036a8:	7813      	ldrb	r3, [r2, #0]
 80036aa:	3301      	adds	r3, #1
 80036ac:	7013      	strb	r3, [r2, #0]
	    }
  /* USER CODE END EXTI15_10_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_12);
 80036ae:	f44f 5080 	mov.w	r0, #4096	@ 0x1000
 80036b2:	f000 ffaf 	bl	8004614 <HAL_GPIO_EXTI_IRQHandler>
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_13);
 80036b6:	f44f 5000 	mov.w	r0, #8192	@ 0x2000
 80036ba:	f000 ffab 	bl	8004614 <HAL_GPIO_EXTI_IRQHandler>
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_14);
 80036be:	f44f 4080 	mov.w	r0, #16384	@ 0x4000
 80036c2:	f000 ffa7 	bl	8004614 <HAL_GPIO_EXTI_IRQHandler>
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_15);
 80036c6:	f44f 4000 	mov.w	r0, #32768	@ 0x8000
 80036ca:	f000 ffa3 	bl	8004614 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI15_10_IRQn 1 */

  /* USER CODE END EXTI15_10_IRQn 1 */
}
 80036ce:	bd08      	pop	{r3, pc}
 80036d0:	40010400 	.word	0x40010400
 80036d4:	200002f5 	.word	0x200002f5
 80036d8:	200002f4 	.word	0x200002f4
 80036dc:	200002f3 	.word	0x200002f3
 80036e0:	200002f2 	.word	0x200002f2

080036e4 <_getpid>:
}

int _getpid(void)
{
  return 1;
}
 80036e4:	2001      	movs	r0, #1
 80036e6:	4770      	bx	lr

080036e8 <_kill>:

int _kill(int pid, int sig)
{
 80036e8:	b508      	push	{r3, lr}
  (void)pid;
  (void)sig;
  errno = EINVAL;
 80036ea:	f003 ffc9 	bl	8007680 <__errno>
 80036ee:	2316      	movs	r3, #22
 80036f0:	6003      	str	r3, [r0, #0]
  return -1;
}
 80036f2:	f04f 30ff 	mov.w	r0, #4294967295
 80036f6:	bd08      	pop	{r3, pc}

080036f8 <_exit>:

void _exit (int status)
{
 80036f8:	b508      	push	{r3, lr}
  errno = EINVAL;
 80036fa:	f003 ffc1 	bl	8007680 <__errno>
 80036fe:	2316      	movs	r3, #22
 8003700:	6003      	str	r3, [r0, #0]
  _kill(status, -1);
  while (1) {}    /* Make sure we hang here */
 8003702:	e7fe      	b.n	8003702 <_exit+0xa>

08003704 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8003704:	b570      	push	{r4, r5, r6, lr}
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8003706:	1e16      	subs	r6, r2, #0
 8003708:	dd07      	ble.n	800371a <_read+0x16>
 800370a:	460c      	mov	r4, r1
 800370c:	198d      	adds	r5, r1, r6
  {
    *ptr++ = __io_getchar();
 800370e:	f3af 8000 	nop.w
 8003712:	f804 0b01 	strb.w	r0, [r4], #1
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8003716:	42a5      	cmp	r5, r4
 8003718:	d1f9      	bne.n	800370e <_read+0xa>
  }

  return len;
}
 800371a:	4630      	mov	r0, r6
 800371c:	bd70      	pop	{r4, r5, r6, pc}

0800371e <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 800371e:	b570      	push	{r4, r5, r6, lr}
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8003720:	1e16      	subs	r6, r2, #0
 8003722:	dd07      	ble.n	8003734 <_write+0x16>
 8003724:	460c      	mov	r4, r1
 8003726:	198d      	adds	r5, r1, r6
  {
    __io_putchar(*ptr++);
 8003728:	f814 0b01 	ldrb.w	r0, [r4], #1
 800372c:	f3af 8000 	nop.w
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8003730:	42a5      	cmp	r5, r4
 8003732:	d1f9      	bne.n	8003728 <_write+0xa>
  }
  return len;
}
 8003734:	4630      	mov	r0, r6
 8003736:	bd70      	pop	{r4, r5, r6, pc}

08003738 <_close>:

int _close(int file)
{
  (void)file;
  return -1;
}
 8003738:	f04f 30ff 	mov.w	r0, #4294967295
 800373c:	4770      	bx	lr

0800373e <_fstat>:


int _fstat(int file, struct stat *st)
{
  (void)file;
  st->st_mode = S_IFCHR;
 800373e:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8003742:	604b      	str	r3, [r1, #4]
  return 0;
}
 8003744:	2000      	movs	r0, #0
 8003746:	4770      	bx	lr

08003748 <_isatty>:

int _isatty(int file)
{
  (void)file;
  return 1;
}
 8003748:	2001      	movs	r0, #1
 800374a:	4770      	bx	lr

0800374c <_lseek>:
{
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
}
 800374c:	2000      	movs	r0, #0
 800374e:	4770      	bx	lr

08003750 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8003750:	b508      	push	{r3, lr}
 8003752:	4603      	mov	r3, r0
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
  const uint8_t *max_heap = (uint8_t *)stack_limit;
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8003754:	4a0c      	ldr	r2, [pc, #48]	@ (8003788 <_sbrk+0x38>)
 8003756:	6812      	ldr	r2, [r2, #0]
 8003758:	b152      	cbz	r2, 8003770 <_sbrk+0x20>
  {
    __sbrk_heap_end = &_end;
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 800375a:	4a0b      	ldr	r2, [pc, #44]	@ (8003788 <_sbrk+0x38>)
 800375c:	6810      	ldr	r0, [r2, #0]
 800375e:	4403      	add	r3, r0
 8003760:	4a0a      	ldr	r2, [pc, #40]	@ (800378c <_sbrk+0x3c>)
 8003762:	490b      	ldr	r1, [pc, #44]	@ (8003790 <_sbrk+0x40>)
 8003764:	1a52      	subs	r2, r2, r1
 8003766:	4293      	cmp	r3, r2
 8003768:	d806      	bhi.n	8003778 <_sbrk+0x28>
    errno = ENOMEM;
    return (void *)-1;
  }

  prev_heap_end = __sbrk_heap_end;
  __sbrk_heap_end += incr;
 800376a:	4a07      	ldr	r2, [pc, #28]	@ (8003788 <_sbrk+0x38>)
 800376c:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
}
 800376e:	bd08      	pop	{r3, pc}
    __sbrk_heap_end = &_end;
 8003770:	4a05      	ldr	r2, [pc, #20]	@ (8003788 <_sbrk+0x38>)
 8003772:	4908      	ldr	r1, [pc, #32]	@ (8003794 <_sbrk+0x44>)
 8003774:	6011      	str	r1, [r2, #0]
 8003776:	e7f0      	b.n	800375a <_sbrk+0xa>
    errno = ENOMEM;
 8003778:	f003 ff82 	bl	8007680 <__errno>
 800377c:	230c      	movs	r3, #12
 800377e:	6003      	str	r3, [r0, #0]
    return (void *)-1;
 8003780:	f04f 30ff 	mov.w	r0, #4294967295
 8003784:	e7f3      	b.n	800376e <_sbrk+0x1e>
 8003786:	bf00      	nop
 8003788:	20000ab4 	.word	0x20000ab4
 800378c:	20005000 	.word	0x20005000
 8003790:	00000400 	.word	0x00000400
 8003794:	20000c08 	.word	0x20000c08

08003798 <SystemInit>:

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8003798:	4770      	bx	lr
	...

0800379c <Reset_Handler>:
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:

/* Call the clock system initialization function.*/
    bl  SystemInit
 800379c:	f7ff fffc 	bl	8003798 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */  ldr r0, =_sdata
 80037a0:	480b      	ldr	r0, [pc, #44]	@ (80037d0 <LoopFillZerobss+0xe>)
  ldr r1, =_edata
 80037a2:	490c      	ldr	r1, [pc, #48]	@ (80037d4 <LoopFillZerobss+0x12>)
  ldr r2, =_sidata
 80037a4:	4a0c      	ldr	r2, [pc, #48]	@ (80037d8 <LoopFillZerobss+0x16>)
  movs r3, #0
 80037a6:	2300      	movs	r3, #0
  b LoopCopyDataInit
 80037a8:	e002      	b.n	80037b0 <LoopCopyDataInit>

080037aa <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 80037aa:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80037ac:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80037ae:	3304      	adds	r3, #4

080037b0 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80037b0:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80037b2:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80037b4:	d3f9      	bcc.n	80037aa <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80037b6:	4a09      	ldr	r2, [pc, #36]	@ (80037dc <LoopFillZerobss+0x1a>)
  ldr r4, =_ebss
 80037b8:	4c09      	ldr	r4, [pc, #36]	@ (80037e0 <LoopFillZerobss+0x1e>)
  movs r3, #0
 80037ba:	2300      	movs	r3, #0
  b LoopFillZerobss
 80037bc:	e001      	b.n	80037c2 <LoopFillZerobss>

080037be <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80037be:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80037c0:	3204      	adds	r2, #4

080037c2 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80037c2:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80037c4:	d3fb      	bcc.n	80037be <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 80037c6:	f003 ff61 	bl	800768c <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 80037ca:	f7fe ff59 	bl	8002680 <main>
  bx lr
 80037ce:	4770      	bx	lr
/* Copy the data segment initializers from flash to SRAM */  ldr r0, =_sdata
 80037d0:	20000000 	.word	0x20000000
  ldr r1, =_edata
 80037d4:	200002d0 	.word	0x200002d0
  ldr r2, =_sidata
 80037d8:	0800cf04 	.word	0x0800cf04
  ldr r2, =_sbss
 80037dc:	200002d0 	.word	0x200002d0
  ldr r4, =_ebss
 80037e0:	20000c08 	.word	0x20000c08

080037e4 <CAN1_RX1_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 80037e4:	e7fe      	b.n	80037e4 <CAN1_RX1_IRQHandler>
	...

080037e8 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80037e8:	b510      	push	{r4, lr}
 80037ea:	4604      	mov	r4, r0
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 80037ec:	4b0e      	ldr	r3, [pc, #56]	@ (8003828 <HAL_InitTick+0x40>)
 80037ee:	781a      	ldrb	r2, [r3, #0]
 80037f0:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 80037f4:	fbb3 f3f2 	udiv	r3, r3, r2
 80037f8:	4a0c      	ldr	r2, [pc, #48]	@ (800382c <HAL_InitTick+0x44>)
 80037fa:	6810      	ldr	r0, [r2, #0]
 80037fc:	fbb0 f0f3 	udiv	r0, r0, r3
 8003800:	f000 fc14 	bl	800402c <HAL_SYSTICK_Config>
 8003804:	b968      	cbnz	r0, 8003822 <HAL_InitTick+0x3a>
  {
    return HAL_ERROR;
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8003806:	2c0f      	cmp	r4, #15
 8003808:	d901      	bls.n	800380e <HAL_InitTick+0x26>
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
    uwTickPrio = TickPriority;
  }
  else
  {
    return HAL_ERROR;
 800380a:	2001      	movs	r0, #1
 800380c:	e00a      	b.n	8003824 <HAL_InitTick+0x3c>
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 800380e:	2200      	movs	r2, #0
 8003810:	4621      	mov	r1, r4
 8003812:	f04f 30ff 	mov.w	r0, #4294967295
 8003816:	f000 fbc5 	bl	8003fa4 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 800381a:	4b05      	ldr	r3, [pc, #20]	@ (8003830 <HAL_InitTick+0x48>)
 800381c:	601c      	str	r4, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 800381e:	2000      	movs	r0, #0
 8003820:	e000      	b.n	8003824 <HAL_InitTick+0x3c>
    return HAL_ERROR;
 8003822:	2001      	movs	r0, #1
}
 8003824:	bd10      	pop	{r4, pc}
 8003826:	bf00      	nop
 8003828:	20000100 	.word	0x20000100
 800382c:	200000fc 	.word	0x200000fc
 8003830:	20000104 	.word	0x20000104

08003834 <HAL_Init>:
{
 8003834:	b508      	push	{r3, lr}
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8003836:	4a07      	ldr	r2, [pc, #28]	@ (8003854 <HAL_Init+0x20>)
 8003838:	6813      	ldr	r3, [r2, #0]
 800383a:	f043 0310 	orr.w	r3, r3, #16
 800383e:	6013      	str	r3, [r2, #0]
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8003840:	2003      	movs	r0, #3
 8003842:	f000 fb9d 	bl	8003f80 <HAL_NVIC_SetPriorityGrouping>
  HAL_InitTick(TICK_INT_PRIORITY);
 8003846:	200f      	movs	r0, #15
 8003848:	f7ff ffce 	bl	80037e8 <HAL_InitTick>
  HAL_MspInit();
 800384c:	f7ff fc9c 	bl	8003188 <HAL_MspInit>
}
 8003850:	2000      	movs	r0, #0
 8003852:	bd08      	pop	{r3, pc}
 8003854:	40022000 	.word	0x40022000

08003858 <HAL_IncTick>:
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
  uwTick += uwTickFreq;
 8003858:	4a03      	ldr	r2, [pc, #12]	@ (8003868 <HAL_IncTick+0x10>)
 800385a:	6811      	ldr	r1, [r2, #0]
 800385c:	4b03      	ldr	r3, [pc, #12]	@ (800386c <HAL_IncTick+0x14>)
 800385e:	781b      	ldrb	r3, [r3, #0]
 8003860:	440b      	add	r3, r1
 8003862:	6013      	str	r3, [r2, #0]
}
 8003864:	4770      	bx	lr
 8003866:	bf00      	nop
 8003868:	20000ab8 	.word	0x20000ab8
 800386c:	20000100 	.word	0x20000100

08003870 <HAL_GetTick>:
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
  return uwTick;
 8003870:	4b01      	ldr	r3, [pc, #4]	@ (8003878 <HAL_GetTick+0x8>)
 8003872:	6818      	ldr	r0, [r3, #0]
}
 8003874:	4770      	bx	lr
 8003876:	bf00      	nop
 8003878:	20000ab8 	.word	0x20000ab8

0800387c <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 800387c:	b538      	push	{r3, r4, r5, lr}
 800387e:	4604      	mov	r4, r0
  uint32_t tickstart = HAL_GetTick();
 8003880:	f7ff fff6 	bl	8003870 <HAL_GetTick>
 8003884:	4605      	mov	r5, r0
  uint32_t wait = Delay;

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8003886:	f1b4 3fff 	cmp.w	r4, #4294967295
 800388a:	d002      	beq.n	8003892 <HAL_Delay+0x16>
  {
    wait += (uint32_t)(uwTickFreq);
 800388c:	4b04      	ldr	r3, [pc, #16]	@ (80038a0 <HAL_Delay+0x24>)
 800388e:	781b      	ldrb	r3, [r3, #0]
 8003890:	441c      	add	r4, r3
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8003892:	f7ff ffed 	bl	8003870 <HAL_GetTick>
 8003896:	1b40      	subs	r0, r0, r5
 8003898:	42a0      	cmp	r0, r4
 800389a:	d3fa      	bcc.n	8003892 <HAL_Delay+0x16>
  {
  }
}
 800389c:	bd38      	pop	{r3, r4, r5, pc}
 800389e:	bf00      	nop
 80038a0:	20000100 	.word	0x20000100

080038a4 <HAL_ADC_ConvCpltCallback>:
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_ConvCpltCallback must be implemented in the user file.
   */
}
 80038a4:	4770      	bx	lr

080038a6 <ADC_DMAConvCplt>:
  * @brief  DMA transfer complete callback. 
  * @param  hdma: pointer to DMA handle.
  * @retval None
  */
void ADC_DMAConvCplt(DMA_HandleTypeDef *hdma)
{
 80038a6:	b508      	push	{r3, lr}
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 80038a8:	6a43      	ldr	r3, [r0, #36]	@ 0x24
 
  /* Update state machine on conversion status if not in error state */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL | HAL_ADC_STATE_ERROR_DMA))
 80038aa:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 80038ac:	f012 0f50 	tst.w	r2, #80	@ 0x50
 80038b0:	d11e      	bne.n	80038f0 <ADC_DMAConvCplt+0x4a>
  {
    /* Update ADC state machine */
    SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 80038b2:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 80038b4:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80038b8:	629a      	str	r2, [r3, #40]	@ 0x28
    /* Determine whether any further conversion upcoming on group regular     */
    /* by external trigger, continuous mode or scan sequence on going.        */
    /* Note: On STM32F1 devices, in case of sequencer enabled                 */
    /*       (several ranks selected), end of conversion flag is raised       */
    /*       at the end of the sequence.                                      */
    if(ADC_IS_SOFTWARE_START_REGULAR(hadc)        && 
 80038ba:	681a      	ldr	r2, [r3, #0]
 80038bc:	6892      	ldr	r2, [r2, #8]
 80038be:	f402 2260 	and.w	r2, r2, #917504	@ 0xe0000
 80038c2:	f5b2 2f60 	cmp.w	r2, #917504	@ 0xe0000
 80038c6:	d003      	beq.n	80038d0 <ADC_DMAConvCplt+0x2a>
    
    /* Conversion complete callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->ConvCpltCallback(hadc);
#else
    HAL_ADC_ConvCpltCallback(hadc);
 80038c8:	4618      	mov	r0, r3
 80038ca:	f7ff ffeb 	bl	80038a4 <HAL_ADC_ConvCpltCallback>
  else
  {
    /* Call DMA error callback */
    hadc->DMA_Handle->XferErrorCallback(hdma);
  }
}
 80038ce:	bd08      	pop	{r3, pc}
    if(ADC_IS_SOFTWARE_START_REGULAR(hadc)        && 
 80038d0:	7b1a      	ldrb	r2, [r3, #12]
 80038d2:	2a00      	cmp	r2, #0
 80038d4:	d1f8      	bne.n	80038c8 <ADC_DMAConvCplt+0x22>
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);   
 80038d6:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 80038d8:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 80038dc:	629a      	str	r2, [r3, #40]	@ 0x28
      if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 80038de:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 80038e0:	f412 5f80 	tst.w	r2, #4096	@ 0x1000
 80038e4:	d1f0      	bne.n	80038c8 <ADC_DMAConvCplt+0x22>
        SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 80038e6:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 80038e8:	f042 0201 	orr.w	r2, r2, #1
 80038ec:	629a      	str	r2, [r3, #40]	@ 0x28
 80038ee:	e7eb      	b.n	80038c8 <ADC_DMAConvCplt+0x22>
    hadc->DMA_Handle->XferErrorCallback(hdma);
 80038f0:	6a1b      	ldr	r3, [r3, #32]
 80038f2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80038f4:	4798      	blx	r3
}
 80038f6:	e7ea      	b.n	80038ce <ADC_DMAConvCplt+0x28>

080038f8 <HAL_ADC_ConvHalfCpltCallback>:
}
 80038f8:	4770      	bx	lr

080038fa <ADC_DMAHalfConvCplt>:
  * @brief  DMA half transfer complete callback. 
  * @param  hdma: pointer to DMA handle.
  * @retval None
  */
void ADC_DMAHalfConvCplt(DMA_HandleTypeDef *hdma)   
{
 80038fa:	b508      	push	{r3, lr}
  
  /* Half conversion callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->ConvHalfCpltCallback(hadc);
#else
  HAL_ADC_ConvHalfCpltCallback(hadc);
 80038fc:	6a40      	ldr	r0, [r0, #36]	@ 0x24
 80038fe:	f7ff fffb 	bl	80038f8 <HAL_ADC_ConvHalfCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 8003902:	bd08      	pop	{r3, pc}

08003904 <HAL_ADC_LevelOutOfWindowCallback>:
}
 8003904:	4770      	bx	lr

08003906 <HAL_ADC_IRQHandler>:
{
 8003906:	b570      	push	{r4, r5, r6, lr}
 8003908:	4604      	mov	r4, r0
  uint32_t tmp_sr = hadc->Instance->SR;
 800390a:	6803      	ldr	r3, [r0, #0]
 800390c:	681e      	ldr	r6, [r3, #0]
  uint32_t tmp_cr1 = hadc->Instance->CR1;
 800390e:	685d      	ldr	r5, [r3, #4]
  if((tmp_cr1 & ADC_IT_EOC) == ADC_IT_EOC)
 8003910:	f015 0f20 	tst.w	r5, #32
 8003914:	d017      	beq.n	8003946 <HAL_ADC_IRQHandler+0x40>
    if((tmp_sr & ADC_FLAG_EOC) == ADC_FLAG_EOC)
 8003916:	f016 0f02 	tst.w	r6, #2
 800391a:	d014      	beq.n	8003946 <HAL_ADC_IRQHandler+0x40>
      if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 800391c:	6a82      	ldr	r2, [r0, #40]	@ 0x28
 800391e:	f012 0f10 	tst.w	r2, #16
 8003922:	d103      	bne.n	800392c <HAL_ADC_IRQHandler+0x26>
        SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC); 
 8003924:	6a82      	ldr	r2, [r0, #40]	@ 0x28
 8003926:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 800392a:	6282      	str	r2, [r0, #40]	@ 0x28
      if(ADC_IS_SOFTWARE_START_REGULAR(hadc)        && 
 800392c:	689a      	ldr	r2, [r3, #8]
 800392e:	f402 2260 	and.w	r2, r2, #917504	@ 0xe0000
 8003932:	f5b2 2f60 	cmp.w	r2, #917504	@ 0xe0000
 8003936:	d033      	beq.n	80039a0 <HAL_ADC_IRQHandler+0x9a>
      HAL_ADC_ConvCpltCallback(hadc);
 8003938:	4620      	mov	r0, r4
 800393a:	f7ff ffb3 	bl	80038a4 <HAL_ADC_ConvCpltCallback>
      __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_STRT | ADC_FLAG_EOC);
 800393e:	6823      	ldr	r3, [r4, #0]
 8003940:	f06f 0212 	mvn.w	r2, #18
 8003944:	601a      	str	r2, [r3, #0]
  if((tmp_cr1 & ADC_IT_JEOC) == ADC_IT_JEOC)
 8003946:	f015 0f80 	tst.w	r5, #128	@ 0x80
 800394a:	d022      	beq.n	8003992 <HAL_ADC_IRQHandler+0x8c>
    if((tmp_sr & ADC_FLAG_JEOC) == ADC_FLAG_JEOC)
 800394c:	f016 0f04 	tst.w	r6, #4
 8003950:	d01f      	beq.n	8003992 <HAL_ADC_IRQHandler+0x8c>
      if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 8003952:	6aa3      	ldr	r3, [r4, #40]	@ 0x28
 8003954:	f013 0f10 	tst.w	r3, #16
 8003958:	d103      	bne.n	8003962 <HAL_ADC_IRQHandler+0x5c>
        SET_BIT(hadc->State, HAL_ADC_STATE_INJ_EOC);
 800395a:	6aa3      	ldr	r3, [r4, #40]	@ 0x28
 800395c:	f443 5300 	orr.w	r3, r3, #8192	@ 0x2000
 8003960:	62a3      	str	r3, [r4, #40]	@ 0x28
      if(ADC_IS_SOFTWARE_START_INJECTED(hadc)                     || 
 8003962:	6822      	ldr	r2, [r4, #0]
 8003964:	6893      	ldr	r3, [r2, #8]
 8003966:	f403 43e0 	and.w	r3, r3, #28672	@ 0x7000
 800396a:	f5b3 4fe0 	cmp.w	r3, #28672	@ 0x7000
 800396e:	d02e      	beq.n	80039ce <HAL_ADC_IRQHandler+0xc8>
         (HAL_IS_BIT_CLR(hadc->Instance->CR1, ADC_CR1_JAUTO) &&     
 8003970:	6853      	ldr	r3, [r2, #4]
      if(ADC_IS_SOFTWARE_START_INJECTED(hadc)                     || 
 8003972:	f413 6f80 	tst.w	r3, #1024	@ 0x400
 8003976:	d105      	bne.n	8003984 <HAL_ADC_IRQHandler+0x7e>
         (ADC_IS_SOFTWARE_START_REGULAR(hadc)        &&
 8003978:	6893      	ldr	r3, [r2, #8]
 800397a:	f403 2360 	and.w	r3, r3, #917504	@ 0xe0000
         (HAL_IS_BIT_CLR(hadc->Instance->CR1, ADC_CR1_JAUTO) &&     
 800397e:	f5b3 2f60 	cmp.w	r3, #917504	@ 0xe0000
 8003982:	d021      	beq.n	80039c8 <HAL_ADC_IRQHandler+0xc2>
      HAL_ADCEx_InjectedConvCpltCallback(hadc);
 8003984:	4620      	mov	r0, r4
 8003986:	f000 faf9 	bl	8003f7c <HAL_ADCEx_InjectedConvCpltCallback>
      __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_JSTRT | ADC_FLAG_JEOC));
 800398a:	6823      	ldr	r3, [r4, #0]
 800398c:	f06f 020c 	mvn.w	r2, #12
 8003990:	601a      	str	r2, [r3, #0]
  if((tmp_cr1 & ADC_IT_AWD) == ADC_IT_AWD)
 8003992:	f015 0f40 	tst.w	r5, #64	@ 0x40
 8003996:	d002      	beq.n	800399e <HAL_ADC_IRQHandler+0x98>
    if((tmp_sr & ADC_FLAG_AWD) == ADC_FLAG_AWD)
 8003998:	f016 0f01 	tst.w	r6, #1
 800399c:	d128      	bne.n	80039f0 <HAL_ADC_IRQHandler+0xea>
}
 800399e:	bd70      	pop	{r4, r5, r6, pc}
      if(ADC_IS_SOFTWARE_START_REGULAR(hadc)        && 
 80039a0:	7b22      	ldrb	r2, [r4, #12]
 80039a2:	2a00      	cmp	r2, #0
 80039a4:	d1c8      	bne.n	8003938 <HAL_ADC_IRQHandler+0x32>
        __HAL_ADC_DISABLE_IT(hadc, ADC_IT_EOC);
 80039a6:	685a      	ldr	r2, [r3, #4]
 80039a8:	f022 0220 	bic.w	r2, r2, #32
 80039ac:	605a      	str	r2, [r3, #4]
        CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);   
 80039ae:	6aa3      	ldr	r3, [r4, #40]	@ 0x28
 80039b0:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 80039b4:	62a3      	str	r3, [r4, #40]	@ 0x28
        if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 80039b6:	6aa3      	ldr	r3, [r4, #40]	@ 0x28
 80039b8:	f413 5f80 	tst.w	r3, #4096	@ 0x1000
 80039bc:	d1bc      	bne.n	8003938 <HAL_ADC_IRQHandler+0x32>
          SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 80039be:	6aa3      	ldr	r3, [r4, #40]	@ 0x28
 80039c0:	f043 0301 	orr.w	r3, r3, #1
 80039c4:	62a3      	str	r3, [r4, #40]	@ 0x28
 80039c6:	e7b7      	b.n	8003938 <HAL_ADC_IRQHandler+0x32>
         (ADC_IS_SOFTWARE_START_REGULAR(hadc)        &&
 80039c8:	7b23      	ldrb	r3, [r4, #12]
 80039ca:	2b00      	cmp	r3, #0
 80039cc:	d1da      	bne.n	8003984 <HAL_ADC_IRQHandler+0x7e>
        __HAL_ADC_DISABLE_IT(hadc, ADC_IT_JEOC);
 80039ce:	6853      	ldr	r3, [r2, #4]
 80039d0:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 80039d4:	6053      	str	r3, [r2, #4]
        CLEAR_BIT(hadc->State, HAL_ADC_STATE_INJ_BUSY);   
 80039d6:	6aa3      	ldr	r3, [r4, #40]	@ 0x28
 80039d8:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 80039dc:	62a3      	str	r3, [r4, #40]	@ 0x28
        if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_REG_BUSY))
 80039de:	6aa3      	ldr	r3, [r4, #40]	@ 0x28
 80039e0:	f413 7f80 	tst.w	r3, #256	@ 0x100
 80039e4:	d1ce      	bne.n	8003984 <HAL_ADC_IRQHandler+0x7e>
          SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 80039e6:	6aa3      	ldr	r3, [r4, #40]	@ 0x28
 80039e8:	f043 0301 	orr.w	r3, r3, #1
 80039ec:	62a3      	str	r3, [r4, #40]	@ 0x28
 80039ee:	e7c9      	b.n	8003984 <HAL_ADC_IRQHandler+0x7e>
      SET_BIT(hadc->State, HAL_ADC_STATE_AWD1);
 80039f0:	6aa3      	ldr	r3, [r4, #40]	@ 0x28
 80039f2:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80039f6:	62a3      	str	r3, [r4, #40]	@ 0x28
      HAL_ADC_LevelOutOfWindowCallback(hadc);
 80039f8:	4620      	mov	r0, r4
 80039fa:	f7ff ff83 	bl	8003904 <HAL_ADC_LevelOutOfWindowCallback>
      __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_AWD);
 80039fe:	6823      	ldr	r3, [r4, #0]
 8003a00:	f06f 0201 	mvn.w	r2, #1
 8003a04:	601a      	str	r2, [r3, #0]
}
 8003a06:	e7ca      	b.n	800399e <HAL_ADC_IRQHandler+0x98>

08003a08 <HAL_ADC_ErrorCallback>:
}
 8003a08:	4770      	bx	lr

08003a0a <ADC_DMAError>:
  * @brief  DMA error callback 
  * @param  hdma: pointer to DMA handle.
  * @retval None
  */
void ADC_DMAError(DMA_HandleTypeDef *hdma)   
{
 8003a0a:	b508      	push	{r3, lr}
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 8003a0c:	6a40      	ldr	r0, [r0, #36]	@ 0x24
  
  /* Set ADC state */
  SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_DMA);
 8003a0e:	6a83      	ldr	r3, [r0, #40]	@ 0x28
 8003a10:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8003a14:	6283      	str	r3, [r0, #40]	@ 0x28
  
  /* Set ADC error code to DMA error */
  SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_DMA);
 8003a16:	6ac3      	ldr	r3, [r0, #44]	@ 0x2c
 8003a18:	f043 0304 	orr.w	r3, r3, #4
 8003a1c:	62c3      	str	r3, [r0, #44]	@ 0x2c
  
  /* Error callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ErrorCallback(hadc);
#else
  HAL_ADC_ErrorCallback(hadc);
 8003a1e:	f7ff fff3 	bl	8003a08 <HAL_ADC_ErrorCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 8003a22:	bd08      	pop	{r3, pc}

08003a24 <HAL_ADC_ConfigChannel>:
{ 
 8003a24:	b430      	push	{r4, r5}
 8003a26:	b082      	sub	sp, #8
  __IO uint32_t wait_loop_index = 0U;
 8003a28:	2200      	movs	r2, #0
 8003a2a:	9201      	str	r2, [sp, #4]
  __HAL_LOCK(hadc);
 8003a2c:	f890 2024 	ldrb.w	r2, [r0, #36]	@ 0x24
 8003a30:	2a01      	cmp	r2, #1
 8003a32:	f000 8093 	beq.w	8003b5c <HAL_ADC_ConfigChannel+0x138>
 8003a36:	4603      	mov	r3, r0
 8003a38:	2201      	movs	r2, #1
 8003a3a:	f880 2024 	strb.w	r2, [r0, #36]	@ 0x24
  if (sConfig->Rank < 7U)
 8003a3e:	684a      	ldr	r2, [r1, #4]
 8003a40:	2a06      	cmp	r2, #6
 8003a42:	d82d      	bhi.n	8003aa0 <HAL_ADC_ConfigChannel+0x7c>
    MODIFY_REG(hadc->Instance->SQR3                        ,
 8003a44:	6804      	ldr	r4, [r0, #0]
 8003a46:	6b60      	ldr	r0, [r4, #52]	@ 0x34
 8003a48:	eb02 0282 	add.w	r2, r2, r2, lsl #2
 8003a4c:	3a05      	subs	r2, #5
 8003a4e:	f04f 0c1f 	mov.w	ip, #31
 8003a52:	fa0c fc02 	lsl.w	ip, ip, r2
 8003a56:	ea20 000c 	bic.w	r0, r0, ip
 8003a5a:	680d      	ldr	r5, [r1, #0]
 8003a5c:	fa05 f202 	lsl.w	r2, r5, r2
 8003a60:	4302      	orrs	r2, r0
 8003a62:	6362      	str	r2, [r4, #52]	@ 0x34
  if (sConfig->Channel >= ADC_CHANNEL_10)
 8003a64:	680a      	ldr	r2, [r1, #0]
 8003a66:	2a09      	cmp	r2, #9
 8003a68:	d938      	bls.n	8003adc <HAL_ADC_ConfigChannel+0xb8>
    MODIFY_REG(hadc->Instance->SMPR1                             ,
 8003a6a:	681c      	ldr	r4, [r3, #0]
 8003a6c:	68e0      	ldr	r0, [r4, #12]
 8003a6e:	eb02 0242 	add.w	r2, r2, r2, lsl #1
 8003a72:	3a1e      	subs	r2, #30
 8003a74:	f04f 0c07 	mov.w	ip, #7
 8003a78:	fa0c fc02 	lsl.w	ip, ip, r2
 8003a7c:	ea20 000c 	bic.w	r0, r0, ip
 8003a80:	688d      	ldr	r5, [r1, #8]
 8003a82:	fa05 f202 	lsl.w	r2, r5, r2
 8003a86:	4302      	orrs	r2, r0
 8003a88:	60e2      	str	r2, [r4, #12]
  if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) ||
 8003a8a:	680a      	ldr	r2, [r1, #0]
 8003a8c:	3a10      	subs	r2, #16
 8003a8e:	2a01      	cmp	r2, #1
 8003a90:	d934      	bls.n	8003afc <HAL_ADC_ConfigChannel+0xd8>
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8003a92:	2000      	movs	r0, #0
  __HAL_UNLOCK(hadc);
 8003a94:	2200      	movs	r2, #0
 8003a96:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
}
 8003a9a:	b002      	add	sp, #8
 8003a9c:	bc30      	pop	{r4, r5}
 8003a9e:	4770      	bx	lr
  else if (sConfig->Rank < 13U)
 8003aa0:	2a0c      	cmp	r2, #12
 8003aa2:	d80d      	bhi.n	8003ac0 <HAL_ADC_ConfigChannel+0x9c>
    MODIFY_REG(hadc->Instance->SQR2                        ,
 8003aa4:	6805      	ldr	r5, [r0, #0]
 8003aa6:	6b28      	ldr	r0, [r5, #48]	@ 0x30
 8003aa8:	eb02 0282 	add.w	r2, r2, r2, lsl #2
 8003aac:	3a23      	subs	r2, #35	@ 0x23
 8003aae:	241f      	movs	r4, #31
 8003ab0:	4094      	lsls	r4, r2
 8003ab2:	ea20 0004 	bic.w	r0, r0, r4
 8003ab6:	680c      	ldr	r4, [r1, #0]
 8003ab8:	4094      	lsls	r4, r2
 8003aba:	4320      	orrs	r0, r4
 8003abc:	6328      	str	r0, [r5, #48]	@ 0x30
 8003abe:	e7d1      	b.n	8003a64 <HAL_ADC_ConfigChannel+0x40>
    MODIFY_REG(hadc->Instance->SQR1                        ,
 8003ac0:	6805      	ldr	r5, [r0, #0]
 8003ac2:	6ae8      	ldr	r0, [r5, #44]	@ 0x2c
 8003ac4:	eb02 0282 	add.w	r2, r2, r2, lsl #2
 8003ac8:	3a41      	subs	r2, #65	@ 0x41
 8003aca:	241f      	movs	r4, #31
 8003acc:	4094      	lsls	r4, r2
 8003ace:	ea20 0004 	bic.w	r0, r0, r4
 8003ad2:	680c      	ldr	r4, [r1, #0]
 8003ad4:	4094      	lsls	r4, r2
 8003ad6:	4320      	orrs	r0, r4
 8003ad8:	62e8      	str	r0, [r5, #44]	@ 0x2c
 8003ada:	e7c3      	b.n	8003a64 <HAL_ADC_ConfigChannel+0x40>
    MODIFY_REG(hadc->Instance->SMPR2                             ,
 8003adc:	681c      	ldr	r4, [r3, #0]
 8003ade:	6920      	ldr	r0, [r4, #16]
 8003ae0:	eb02 0242 	add.w	r2, r2, r2, lsl #1
 8003ae4:	f04f 0c07 	mov.w	ip, #7
 8003ae8:	fa0c fc02 	lsl.w	ip, ip, r2
 8003aec:	ea20 000c 	bic.w	r0, r0, ip
 8003af0:	688d      	ldr	r5, [r1, #8]
 8003af2:	fa05 f202 	lsl.w	r2, r5, r2
 8003af6:	4302      	orrs	r2, r0
 8003af8:	6122      	str	r2, [r4, #16]
 8003afa:	e7c6      	b.n	8003a8a <HAL_ADC_ConfigChannel+0x66>
    if (hadc->Instance == ADC1)
 8003afc:	6818      	ldr	r0, [r3, #0]
 8003afe:	4a18      	ldr	r2, [pc, #96]	@ (8003b60 <HAL_ADC_ConfigChannel+0x13c>)
 8003b00:	4290      	cmp	r0, r2
 8003b02:	d005      	beq.n	8003b10 <HAL_ADC_ConfigChannel+0xec>
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8003b04:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8003b06:	f042 0220 	orr.w	r2, r2, #32
 8003b0a:	629a      	str	r2, [r3, #40]	@ 0x28
      tmp_hal_status = HAL_ERROR;
 8003b0c:	2001      	movs	r0, #1
 8003b0e:	e7c1      	b.n	8003a94 <HAL_ADC_ConfigChannel+0x70>
      if (READ_BIT(hadc->Instance->CR2, ADC_CR2_TSVREFE) == RESET)
 8003b10:	6892      	ldr	r2, [r2, #8]
 8003b12:	f412 0f00 	tst.w	r2, #8388608	@ 0x800000
 8003b16:	d11d      	bne.n	8003b54 <HAL_ADC_ConfigChannel+0x130>
        SET_BIT(hadc->Instance->CR2, ADC_CR2_TSVREFE);
 8003b18:	4811      	ldr	r0, [pc, #68]	@ (8003b60 <HAL_ADC_ConfigChannel+0x13c>)
 8003b1a:	6882      	ldr	r2, [r0, #8]
 8003b1c:	f442 0200 	orr.w	r2, r2, #8388608	@ 0x800000
 8003b20:	6082      	str	r2, [r0, #8]
        if (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 8003b22:	680a      	ldr	r2, [r1, #0]
 8003b24:	2a10      	cmp	r2, #16
 8003b26:	d001      	beq.n	8003b2c <HAL_ADC_ConfigChannel+0x108>
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8003b28:	2000      	movs	r0, #0
 8003b2a:	e7b3      	b.n	8003a94 <HAL_ADC_ConfigChannel+0x70>
          wait_loop_index = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 8003b2c:	4a0d      	ldr	r2, [pc, #52]	@ (8003b64 <HAL_ADC_ConfigChannel+0x140>)
 8003b2e:	6812      	ldr	r2, [r2, #0]
 8003b30:	490d      	ldr	r1, [pc, #52]	@ (8003b68 <HAL_ADC_ConfigChannel+0x144>)
 8003b32:	fba1 1202 	umull	r1, r2, r1, r2
 8003b36:	0c92      	lsrs	r2, r2, #18
 8003b38:	eb02 0282 	add.w	r2, r2, r2, lsl #2
 8003b3c:	0052      	lsls	r2, r2, #1
 8003b3e:	9201      	str	r2, [sp, #4]
          while(wait_loop_index != 0U)
 8003b40:	9a01      	ldr	r2, [sp, #4]
 8003b42:	b14a      	cbz	r2, 8003b58 <HAL_ADC_ConfigChannel+0x134>
            wait_loop_index--;
 8003b44:	9a01      	ldr	r2, [sp, #4]
 8003b46:	3a01      	subs	r2, #1
 8003b48:	9201      	str	r2, [sp, #4]
          while(wait_loop_index != 0U)
 8003b4a:	9a01      	ldr	r2, [sp, #4]
 8003b4c:	2a00      	cmp	r2, #0
 8003b4e:	d1f9      	bne.n	8003b44 <HAL_ADC_ConfigChannel+0x120>
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8003b50:	2000      	movs	r0, #0
 8003b52:	e79f      	b.n	8003a94 <HAL_ADC_ConfigChannel+0x70>
 8003b54:	2000      	movs	r0, #0
 8003b56:	e79d      	b.n	8003a94 <HAL_ADC_ConfigChannel+0x70>
 8003b58:	2000      	movs	r0, #0
 8003b5a:	e79b      	b.n	8003a94 <HAL_ADC_ConfigChannel+0x70>
  __HAL_LOCK(hadc);
 8003b5c:	2002      	movs	r0, #2
 8003b5e:	e79c      	b.n	8003a9a <HAL_ADC_ConfigChannel+0x76>
 8003b60:	40012400 	.word	0x40012400
 8003b64:	200000fc 	.word	0x200000fc
 8003b68:	431bde83 	.word	0x431bde83

08003b6c <ADC_Enable>:
{
 8003b6c:	b530      	push	{r4, r5, lr}
 8003b6e:	b083      	sub	sp, #12
  __IO uint32_t wait_loop_index = 0U;
 8003b70:	2300      	movs	r3, #0
 8003b72:	9301      	str	r3, [sp, #4]
  if (ADC_IS_ENABLE(hadc) == RESET)
 8003b74:	6803      	ldr	r3, [r0, #0]
 8003b76:	689a      	ldr	r2, [r3, #8]
 8003b78:	f012 0f01 	tst.w	r2, #1
 8003b7c:	d13b      	bne.n	8003bf6 <ADC_Enable+0x8a>
 8003b7e:	4604      	mov	r4, r0
    __HAL_ADC_ENABLE(hadc);
 8003b80:	689a      	ldr	r2, [r3, #8]
 8003b82:	f042 0201 	orr.w	r2, r2, #1
 8003b86:	609a      	str	r2, [r3, #8]
    wait_loop_index = (ADC_STAB_DELAY_US * (SystemCoreClock / 1000000U));
 8003b88:	4b1c      	ldr	r3, [pc, #112]	@ (8003bfc <ADC_Enable+0x90>)
 8003b8a:	681b      	ldr	r3, [r3, #0]
 8003b8c:	4a1c      	ldr	r2, [pc, #112]	@ (8003c00 <ADC_Enable+0x94>)
 8003b8e:	fba2 2303 	umull	r2, r3, r2, r3
 8003b92:	0c9b      	lsrs	r3, r3, #18
 8003b94:	9301      	str	r3, [sp, #4]
    while(wait_loop_index != 0U)
 8003b96:	9b01      	ldr	r3, [sp, #4]
 8003b98:	b12b      	cbz	r3, 8003ba6 <ADC_Enable+0x3a>
      wait_loop_index--;
 8003b9a:	9b01      	ldr	r3, [sp, #4]
 8003b9c:	3b01      	subs	r3, #1
 8003b9e:	9301      	str	r3, [sp, #4]
    while(wait_loop_index != 0U)
 8003ba0:	9b01      	ldr	r3, [sp, #4]
 8003ba2:	2b00      	cmp	r3, #0
 8003ba4:	d1f9      	bne.n	8003b9a <ADC_Enable+0x2e>
    tickstart = HAL_GetTick();
 8003ba6:	f7ff fe63 	bl	8003870 <HAL_GetTick>
 8003baa:	4605      	mov	r5, r0
    while(ADC_IS_ENABLE(hadc) == RESET)
 8003bac:	6823      	ldr	r3, [r4, #0]
 8003bae:	689b      	ldr	r3, [r3, #8]
 8003bb0:	f013 0f01 	tst.w	r3, #1
 8003bb4:	d006      	beq.n	8003bc4 <ADC_Enable+0x58>
  return HAL_OK;
 8003bb6:	2000      	movs	r0, #0
 8003bb8:	e01e      	b.n	8003bf8 <ADC_Enable+0x8c>
    while(ADC_IS_ENABLE(hadc) == RESET)
 8003bba:	6823      	ldr	r3, [r4, #0]
 8003bbc:	689b      	ldr	r3, [r3, #8]
 8003bbe:	f013 0f01 	tst.w	r3, #1
 8003bc2:	d116      	bne.n	8003bf2 <ADC_Enable+0x86>
      if((HAL_GetTick() - tickstart) > ADC_ENABLE_TIMEOUT)
 8003bc4:	f7ff fe54 	bl	8003870 <HAL_GetTick>
 8003bc8:	1b43      	subs	r3, r0, r5
 8003bca:	2b02      	cmp	r3, #2
 8003bcc:	d9f5      	bls.n	8003bba <ADC_Enable+0x4e>
        if(ADC_IS_ENABLE(hadc) == RESET)
 8003bce:	6823      	ldr	r3, [r4, #0]
 8003bd0:	689b      	ldr	r3, [r3, #8]
 8003bd2:	f013 0f01 	tst.w	r3, #1
 8003bd6:	d1f0      	bne.n	8003bba <ADC_Enable+0x4e>
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8003bd8:	6aa3      	ldr	r3, [r4, #40]	@ 0x28
 8003bda:	f043 0310 	orr.w	r3, r3, #16
 8003bde:	62a3      	str	r3, [r4, #40]	@ 0x28
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8003be0:	6ae3      	ldr	r3, [r4, #44]	@ 0x2c
 8003be2:	f043 0301 	orr.w	r3, r3, #1
 8003be6:	62e3      	str	r3, [r4, #44]	@ 0x2c
          __HAL_UNLOCK(hadc);
 8003be8:	2300      	movs	r3, #0
 8003bea:	f884 3024 	strb.w	r3, [r4, #36]	@ 0x24
          return HAL_ERROR;
 8003bee:	2001      	movs	r0, #1
 8003bf0:	e002      	b.n	8003bf8 <ADC_Enable+0x8c>
  return HAL_OK;
 8003bf2:	2000      	movs	r0, #0
 8003bf4:	e000      	b.n	8003bf8 <ADC_Enable+0x8c>
 8003bf6:	2000      	movs	r0, #0
}
 8003bf8:	b003      	add	sp, #12
 8003bfa:	bd30      	pop	{r4, r5, pc}
 8003bfc:	200000fc 	.word	0x200000fc
 8003c00:	431bde83 	.word	0x431bde83

08003c04 <HAL_ADC_Start>:
  __HAL_LOCK(hadc);
 8003c04:	f890 3024 	ldrb.w	r3, [r0, #36]	@ 0x24
 8003c08:	2b01      	cmp	r3, #1
 8003c0a:	d066      	beq.n	8003cda <HAL_ADC_Start+0xd6>
{
 8003c0c:	b510      	push	{r4, lr}
 8003c0e:	4604      	mov	r4, r0
  __HAL_LOCK(hadc);
 8003c10:	2301      	movs	r3, #1
 8003c12:	f880 3024 	strb.w	r3, [r0, #36]	@ 0x24
  tmp_hal_status = ADC_Enable(hadc);
 8003c16:	f7ff ffa9 	bl	8003b6c <ADC_Enable>
  if (tmp_hal_status == HAL_OK)
 8003c1a:	2800      	cmp	r0, #0
 8003c1c:	d159      	bne.n	8003cd2 <HAL_ADC_Start+0xce>
    ADC_STATE_CLR_SET(hadc->State,
 8003c1e:	6aa3      	ldr	r3, [r4, #40]	@ 0x28
 8003c20:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8003c24:	f023 0301 	bic.w	r3, r3, #1
 8003c28:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8003c2c:	62a3      	str	r3, [r4, #40]	@ 0x28
    if (ADC_NONMULTIMODE_OR_MULTIMODEMASTER(hadc))
 8003c2e:	6823      	ldr	r3, [r4, #0]
 8003c30:	4a2b      	ldr	r2, [pc, #172]	@ (8003ce0 <HAL_ADC_Start+0xdc>)
 8003c32:	4293      	cmp	r3, r2
 8003c34:	d028      	beq.n	8003c88 <HAL_ADC_Start+0x84>
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 8003c36:	6aa2      	ldr	r2, [r4, #40]	@ 0x28
 8003c38:	f422 1280 	bic.w	r2, r2, #1048576	@ 0x100000
 8003c3c:	62a2      	str	r2, [r4, #40]	@ 0x28
      if (READ_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO) != RESET)
 8003c3e:	685a      	ldr	r2, [r3, #4]
 8003c40:	f412 6f80 	tst.w	r2, #1024	@ 0x400
 8003c44:	d005      	beq.n	8003c52 <HAL_ADC_Start+0x4e>
        ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);  
 8003c46:	6aa2      	ldr	r2, [r4, #40]	@ 0x28
 8003c48:	f422 5240 	bic.w	r2, r2, #12288	@ 0x3000
 8003c4c:	f442 5280 	orr.w	r2, r2, #4096	@ 0x1000
 8003c50:	62a2      	str	r2, [r4, #40]	@ 0x28
    if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8003c52:	6aa2      	ldr	r2, [r4, #40]	@ 0x28
 8003c54:	f412 5f80 	tst.w	r2, #4096	@ 0x1000
      CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));         
 8003c58:	bf1a      	itte	ne
 8003c5a:	6ae2      	ldrne	r2, [r4, #44]	@ 0x2c
 8003c5c:	f022 0206 	bicne.w	r2, r2, #6
      ADC_CLEAR_ERRORCODE(hadc);
 8003c60:	2200      	moveq	r2, #0
 8003c62:	62e2      	str	r2, [r4, #44]	@ 0x2c
    __HAL_UNLOCK(hadc);
 8003c64:	2200      	movs	r2, #0
 8003c66:	f884 2024 	strb.w	r2, [r4, #36]	@ 0x24
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOC);
 8003c6a:	f06f 0202 	mvn.w	r2, #2
 8003c6e:	601a      	str	r2, [r3, #0]
    if (ADC_IS_SOFTWARE_START_REGULAR(hadc)      &&
 8003c70:	6823      	ldr	r3, [r4, #0]
 8003c72:	689a      	ldr	r2, [r3, #8]
 8003c74:	f402 2260 	and.w	r2, r2, #917504	@ 0xe0000
 8003c78:	f5b2 2f60 	cmp.w	r2, #917504	@ 0xe0000
 8003c7c:	d01a      	beq.n	8003cb4 <HAL_ADC_Start+0xb0>
      SET_BIT(hadc->Instance->CR2, ADC_CR2_EXTTRIG);
 8003c7e:	689a      	ldr	r2, [r3, #8]
 8003c80:	f442 1280 	orr.w	r2, r2, #1048576	@ 0x100000
 8003c84:	609a      	str	r2, [r3, #8]
 8003c86:	e027      	b.n	8003cd8 <HAL_ADC_Start+0xd4>
    if (ADC_NONMULTIMODE_OR_MULTIMODEMASTER(hadc))
 8003c88:	f5a2 6280 	sub.w	r2, r2, #1024	@ 0x400
 8003c8c:	6852      	ldr	r2, [r2, #4]
 8003c8e:	f412 2f70 	tst.w	r2, #983040	@ 0xf0000
 8003c92:	d0d0      	beq.n	8003c36 <HAL_ADC_Start+0x32>
      SET_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 8003c94:	6aa2      	ldr	r2, [r4, #40]	@ 0x28
 8003c96:	f442 1280 	orr.w	r2, r2, #1048576	@ 0x100000
 8003c9a:	62a2      	str	r2, [r4, #40]	@ 0x28
      if (ADC_MULTIMODE_AUTO_INJECTED(hadc))
 8003c9c:	4a11      	ldr	r2, [pc, #68]	@ (8003ce4 <HAL_ADC_Start+0xe0>)
 8003c9e:	6852      	ldr	r2, [r2, #4]
 8003ca0:	f412 6f80 	tst.w	r2, #1024	@ 0x400
 8003ca4:	d0d5      	beq.n	8003c52 <HAL_ADC_Start+0x4e>
        ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);
 8003ca6:	6aa2      	ldr	r2, [r4, #40]	@ 0x28
 8003ca8:	f422 5240 	bic.w	r2, r2, #12288	@ 0x3000
 8003cac:	f442 5280 	orr.w	r2, r2, #4096	@ 0x1000
 8003cb0:	62a2      	str	r2, [r4, #40]	@ 0x28
 8003cb2:	e7ce      	b.n	8003c52 <HAL_ADC_Start+0x4e>
    if (ADC_IS_SOFTWARE_START_REGULAR(hadc)      &&
 8003cb4:	4a0a      	ldr	r2, [pc, #40]	@ (8003ce0 <HAL_ADC_Start+0xdc>)
 8003cb6:	4293      	cmp	r3, r2
 8003cb8:	d004      	beq.n	8003cc4 <HAL_ADC_Start+0xc0>
      SET_BIT(hadc->Instance->CR2, (ADC_CR2_SWSTART | ADC_CR2_EXTTRIG));
 8003cba:	689a      	ldr	r2, [r3, #8]
 8003cbc:	f442 02a0 	orr.w	r2, r2, #5242880	@ 0x500000
 8003cc0:	609a      	str	r2, [r3, #8]
 8003cc2:	e009      	b.n	8003cd8 <HAL_ADC_Start+0xd4>
        ADC_NONMULTIMODE_OR_MULTIMODEMASTER(hadc)  )
 8003cc4:	f5a2 6280 	sub.w	r2, r2, #1024	@ 0x400
 8003cc8:	6852      	ldr	r2, [r2, #4]
    if (ADC_IS_SOFTWARE_START_REGULAR(hadc)      &&
 8003cca:	f412 2f70 	tst.w	r2, #983040	@ 0xf0000
 8003cce:	d1d6      	bne.n	8003c7e <HAL_ADC_Start+0x7a>
 8003cd0:	e7f3      	b.n	8003cba <HAL_ADC_Start+0xb6>
    __HAL_UNLOCK(hadc);
 8003cd2:	2300      	movs	r3, #0
 8003cd4:	f884 3024 	strb.w	r3, [r4, #36]	@ 0x24
}
 8003cd8:	bd10      	pop	{r4, pc}
  __HAL_LOCK(hadc);
 8003cda:	2002      	movs	r0, #2
}
 8003cdc:	4770      	bx	lr
 8003cde:	bf00      	nop
 8003ce0:	40012800 	.word	0x40012800
 8003ce4:	40012400 	.word	0x40012400

08003ce8 <HAL_ADC_Start_DMA>:
{
 8003ce8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8003cea:	4604      	mov	r4, r0
 8003cec:	460d      	mov	r5, r1
 8003cee:	4616      	mov	r6, r2
  if(ADC_MULTIMODE_IS_ENABLE(hadc) == RESET)
 8003cf0:	6801      	ldr	r1, [r0, #0]
 8003cf2:	4842      	ldr	r0, [pc, #264]	@ (8003dfc <HAL_ADC_Start_DMA+0x114>)
 8003cf4:	4281      	cmp	r1, r0
 8003cf6:	d05d      	beq.n	8003db4 <HAL_ADC_Start_DMA+0xcc>
 8003cf8:	4b41      	ldr	r3, [pc, #260]	@ (8003e00 <HAL_ADC_Start_DMA+0x118>)
 8003cfa:	4299      	cmp	r1, r3
 8003cfc:	d05a      	beq.n	8003db4 <HAL_ADC_Start_DMA+0xcc>
    __HAL_LOCK(hadc);
 8003cfe:	f894 3024 	ldrb.w	r3, [r4, #36]	@ 0x24
 8003d02:	2b01      	cmp	r3, #1
 8003d04:	d077      	beq.n	8003df6 <HAL_ADC_Start_DMA+0x10e>
 8003d06:	2301      	movs	r3, #1
 8003d08:	f884 3024 	strb.w	r3, [r4, #36]	@ 0x24
    tmp_hal_status = ADC_Enable(hadc);
 8003d0c:	4620      	mov	r0, r4
 8003d0e:	f7ff ff2d 	bl	8003b6c <ADC_Enable>
    if (tmp_hal_status == HAL_OK)
 8003d12:	4607      	mov	r7, r0
 8003d14:	2800      	cmp	r0, #0
 8003d16:	d16a      	bne.n	8003dee <HAL_ADC_Start_DMA+0x106>
      ADC_STATE_CLR_SET(hadc->State,
 8003d18:	6aa1      	ldr	r1, [r4, #40]	@ 0x28
 8003d1a:	f421 6170 	bic.w	r1, r1, #3840	@ 0xf00
 8003d1e:	f021 0101 	bic.w	r1, r1, #1
 8003d22:	f441 7180 	orr.w	r1, r1, #256	@ 0x100
 8003d26:	62a1      	str	r1, [r4, #40]	@ 0x28
    if (ADC_NONMULTIMODE_OR_MULTIMODEMASTER(hadc))
 8003d28:	6822      	ldr	r2, [r4, #0]
 8003d2a:	4b35      	ldr	r3, [pc, #212]	@ (8003e00 <HAL_ADC_Start_DMA+0x118>)
 8003d2c:	429a      	cmp	r2, r3
 8003d2e:	d048      	beq.n	8003dc2 <HAL_ADC_Start_DMA+0xda>
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 8003d30:	6aa3      	ldr	r3, [r4, #40]	@ 0x28
 8003d32:	f423 1380 	bic.w	r3, r3, #1048576	@ 0x100000
 8003d36:	62a3      	str	r3, [r4, #40]	@ 0x28
      if (READ_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO) != RESET)
 8003d38:	6853      	ldr	r3, [r2, #4]
 8003d3a:	f413 6f80 	tst.w	r3, #1024	@ 0x400
 8003d3e:	d005      	beq.n	8003d4c <HAL_ADC_Start_DMA+0x64>
        ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);  
 8003d40:	6aa3      	ldr	r3, [r4, #40]	@ 0x28
 8003d42:	f423 5340 	bic.w	r3, r3, #12288	@ 0x3000
 8003d46:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 8003d4a:	62a3      	str	r3, [r4, #40]	@ 0x28
      if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8003d4c:	6aa3      	ldr	r3, [r4, #40]	@ 0x28
 8003d4e:	f413 5f80 	tst.w	r3, #4096	@ 0x1000
        CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));         
 8003d52:	bf1a      	itte	ne
 8003d54:	6ae3      	ldrne	r3, [r4, #44]	@ 0x2c
 8003d56:	f023 0306 	bicne.w	r3, r3, #6
        ADC_CLEAR_ERRORCODE(hadc);
 8003d5a:	2300      	moveq	r3, #0
 8003d5c:	62e3      	str	r3, [r4, #44]	@ 0x2c
      __HAL_UNLOCK(hadc);
 8003d5e:	2300      	movs	r3, #0
 8003d60:	f884 3024 	strb.w	r3, [r4, #36]	@ 0x24
      hadc->DMA_Handle->XferCpltCallback = ADC_DMAConvCplt;
 8003d64:	6a23      	ldr	r3, [r4, #32]
 8003d66:	4a27      	ldr	r2, [pc, #156]	@ (8003e04 <HAL_ADC_Start_DMA+0x11c>)
 8003d68:	629a      	str	r2, [r3, #40]	@ 0x28
      hadc->DMA_Handle->XferHalfCpltCallback = ADC_DMAHalfConvCplt;
 8003d6a:	6a23      	ldr	r3, [r4, #32]
 8003d6c:	4a26      	ldr	r2, [pc, #152]	@ (8003e08 <HAL_ADC_Start_DMA+0x120>)
 8003d6e:	62da      	str	r2, [r3, #44]	@ 0x2c
      hadc->DMA_Handle->XferErrorCallback = ADC_DMAError;
 8003d70:	6a23      	ldr	r3, [r4, #32]
 8003d72:	4a26      	ldr	r2, [pc, #152]	@ (8003e0c <HAL_ADC_Start_DMA+0x124>)
 8003d74:	631a      	str	r2, [r3, #48]	@ 0x30
      __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOC);
 8003d76:	6823      	ldr	r3, [r4, #0]
 8003d78:	f06f 0202 	mvn.w	r2, #2
 8003d7c:	601a      	str	r2, [r3, #0]
      SET_BIT(hadc->Instance->CR2, ADC_CR2_DMA);
 8003d7e:	6822      	ldr	r2, [r4, #0]
 8003d80:	6893      	ldr	r3, [r2, #8]
 8003d82:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8003d86:	6093      	str	r3, [r2, #8]
      HAL_DMA_Start_IT(hadc->DMA_Handle, (uint32_t)&hadc->Instance->DR, (uint32_t)pData, Length);
 8003d88:	6821      	ldr	r1, [r4, #0]
 8003d8a:	4633      	mov	r3, r6
 8003d8c:	462a      	mov	r2, r5
 8003d8e:	314c      	adds	r1, #76	@ 0x4c
 8003d90:	6a20      	ldr	r0, [r4, #32]
 8003d92:	f000 f995 	bl	80040c0 <HAL_DMA_Start_IT>
      if (ADC_IS_SOFTWARE_START_REGULAR(hadc))
 8003d96:	6823      	ldr	r3, [r4, #0]
 8003d98:	689a      	ldr	r2, [r3, #8]
 8003d9a:	f402 2260 	and.w	r2, r2, #917504	@ 0xe0000
 8003d9e:	f5b2 2f60 	cmp.w	r2, #917504	@ 0xe0000
        SET_BIT(hadc->Instance->CR2, (ADC_CR2_SWSTART | ADC_CR2_EXTTRIG));
 8003da2:	689a      	ldr	r2, [r3, #8]
 8003da4:	bf0c      	ite	eq
 8003da6:	f442 02a0 	orreq.w	r2, r2, #5242880	@ 0x500000
        SET_BIT(hadc->Instance->CR2, ADC_CR2_EXTTRIG);
 8003daa:	f442 1280 	orrne.w	r2, r2, #1048576	@ 0x100000
 8003dae:	609a      	str	r2, [r3, #8]
}
 8003db0:	4638      	mov	r0, r7
 8003db2:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  if(ADC_MULTIMODE_IS_ENABLE(hadc) == RESET)
 8003db4:	4b11      	ldr	r3, [pc, #68]	@ (8003dfc <HAL_ADC_Start_DMA+0x114>)
 8003db6:	685b      	ldr	r3, [r3, #4]
 8003db8:	f413 2f70 	tst.w	r3, #983040	@ 0xf0000
 8003dbc:	d09f      	beq.n	8003cfe <HAL_ADC_Start_DMA+0x16>
    tmp_hal_status = HAL_ERROR;
 8003dbe:	2701      	movs	r7, #1
 8003dc0:	e7f6      	b.n	8003db0 <HAL_ADC_Start_DMA+0xc8>
    if (ADC_NONMULTIMODE_OR_MULTIMODEMASTER(hadc))
 8003dc2:	f5a3 6380 	sub.w	r3, r3, #1024	@ 0x400
 8003dc6:	685b      	ldr	r3, [r3, #4]
 8003dc8:	f413 2f70 	tst.w	r3, #983040	@ 0xf0000
 8003dcc:	d0b0      	beq.n	8003d30 <HAL_ADC_Start_DMA+0x48>
      SET_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 8003dce:	6aa3      	ldr	r3, [r4, #40]	@ 0x28
 8003dd0:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8003dd4:	62a3      	str	r3, [r4, #40]	@ 0x28
      if (ADC_MULTIMODE_AUTO_INJECTED(hadc))
 8003dd6:	4b09      	ldr	r3, [pc, #36]	@ (8003dfc <HAL_ADC_Start_DMA+0x114>)
 8003dd8:	685b      	ldr	r3, [r3, #4]
 8003dda:	f413 6f80 	tst.w	r3, #1024	@ 0x400
 8003dde:	d0b5      	beq.n	8003d4c <HAL_ADC_Start_DMA+0x64>
        ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);
 8003de0:	6aa3      	ldr	r3, [r4, #40]	@ 0x28
 8003de2:	f423 5340 	bic.w	r3, r3, #12288	@ 0x3000
 8003de6:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 8003dea:	62a3      	str	r3, [r4, #40]	@ 0x28
 8003dec:	e7ae      	b.n	8003d4c <HAL_ADC_Start_DMA+0x64>
      __HAL_UNLOCK(hadc);
 8003dee:	2300      	movs	r3, #0
 8003df0:	f884 3024 	strb.w	r3, [r4, #36]	@ 0x24
 8003df4:	e7dc      	b.n	8003db0 <HAL_ADC_Start_DMA+0xc8>
    __HAL_LOCK(hadc);
 8003df6:	2702      	movs	r7, #2
 8003df8:	e7da      	b.n	8003db0 <HAL_ADC_Start_DMA+0xc8>
 8003dfa:	bf00      	nop
 8003dfc:	40012400 	.word	0x40012400
 8003e00:	40012800 	.word	0x40012800
 8003e04:	080038a7 	.word	0x080038a7
 8003e08:	080038fb 	.word	0x080038fb
 8003e0c:	08003a0b 	.word	0x08003a0b

08003e10 <ADC_ConversionStop_Disable>:
{
 8003e10:	b538      	push	{r3, r4, r5, lr}
  if (ADC_IS_ENABLE(hadc) != RESET)
 8003e12:	6803      	ldr	r3, [r0, #0]
 8003e14:	689a      	ldr	r2, [r3, #8]
 8003e16:	f012 0f01 	tst.w	r2, #1
 8003e1a:	d101      	bne.n	8003e20 <ADC_ConversionStop_Disable+0x10>
  return HAL_OK;
 8003e1c:	2000      	movs	r0, #0
}
 8003e1e:	bd38      	pop	{r3, r4, r5, pc}
 8003e20:	4604      	mov	r4, r0
    __HAL_ADC_DISABLE(hadc);
 8003e22:	689a      	ldr	r2, [r3, #8]
 8003e24:	f022 0201 	bic.w	r2, r2, #1
 8003e28:	609a      	str	r2, [r3, #8]
    tickstart = HAL_GetTick();
 8003e2a:	f7ff fd21 	bl	8003870 <HAL_GetTick>
 8003e2e:	4605      	mov	r5, r0
    while(ADC_IS_ENABLE(hadc) != RESET)
 8003e30:	6823      	ldr	r3, [r4, #0]
 8003e32:	689b      	ldr	r3, [r3, #8]
 8003e34:	f013 0f01 	tst.w	r3, #1
 8003e38:	d106      	bne.n	8003e48 <ADC_ConversionStop_Disable+0x38>
  return HAL_OK;
 8003e3a:	2000      	movs	r0, #0
 8003e3c:	e7ef      	b.n	8003e1e <ADC_ConversionStop_Disable+0xe>
    while(ADC_IS_ENABLE(hadc) != RESET)
 8003e3e:	6823      	ldr	r3, [r4, #0]
 8003e40:	689b      	ldr	r3, [r3, #8]
 8003e42:	f013 0f01 	tst.w	r3, #1
 8003e46:	d013      	beq.n	8003e70 <ADC_ConversionStop_Disable+0x60>
      if((HAL_GetTick() - tickstart) > ADC_DISABLE_TIMEOUT)
 8003e48:	f7ff fd12 	bl	8003870 <HAL_GetTick>
 8003e4c:	1b43      	subs	r3, r0, r5
 8003e4e:	2b02      	cmp	r3, #2
 8003e50:	d9f5      	bls.n	8003e3e <ADC_ConversionStop_Disable+0x2e>
        if(ADC_IS_ENABLE(hadc) != RESET)
 8003e52:	6823      	ldr	r3, [r4, #0]
 8003e54:	689b      	ldr	r3, [r3, #8]
 8003e56:	f013 0f01 	tst.w	r3, #1
 8003e5a:	d0f0      	beq.n	8003e3e <ADC_ConversionStop_Disable+0x2e>
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8003e5c:	6aa3      	ldr	r3, [r4, #40]	@ 0x28
 8003e5e:	f043 0310 	orr.w	r3, r3, #16
 8003e62:	62a3      	str	r3, [r4, #40]	@ 0x28
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8003e64:	6ae3      	ldr	r3, [r4, #44]	@ 0x2c
 8003e66:	f043 0301 	orr.w	r3, r3, #1
 8003e6a:	62e3      	str	r3, [r4, #44]	@ 0x2c
          return HAL_ERROR;
 8003e6c:	2001      	movs	r0, #1
 8003e6e:	e7d6      	b.n	8003e1e <ADC_ConversionStop_Disable+0xe>
  return HAL_OK;
 8003e70:	2000      	movs	r0, #0
 8003e72:	e7d4      	b.n	8003e1e <ADC_ConversionStop_Disable+0xe>

08003e74 <HAL_ADC_Init>:
  if(hadc == NULL)
 8003e74:	2800      	cmp	r0, #0
 8003e76:	d07a      	beq.n	8003f6e <HAL_ADC_Init+0xfa>
{
 8003e78:	b570      	push	{r4, r5, r6, lr}
 8003e7a:	4604      	mov	r4, r0
  if (hadc->State == HAL_ADC_STATE_RESET)
 8003e7c:	6a83      	ldr	r3, [r0, #40]	@ 0x28
 8003e7e:	2b00      	cmp	r3, #0
 8003e80:	d04f      	beq.n	8003f22 <HAL_ADC_Init+0xae>
  tmp_hal_status = ADC_ConversionStop_Disable(hadc);
 8003e82:	4620      	mov	r0, r4
 8003e84:	f7ff ffc4 	bl	8003e10 <ADC_ConversionStop_Disable>
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL) &&
 8003e88:	6aa3      	ldr	r3, [r4, #40]	@ 0x28
 8003e8a:	f013 0310 	ands.w	r3, r3, #16
 8003e8e:	d168      	bne.n	8003f62 <HAL_ADC_Init+0xee>
 8003e90:	2800      	cmp	r0, #0
 8003e92:	d166      	bne.n	8003f62 <HAL_ADC_Init+0xee>
    ADC_STATE_CLR_SET(hadc->State,
 8003e94:	6aa2      	ldr	r2, [r4, #40]	@ 0x28
 8003e96:	f422 5288 	bic.w	r2, r2, #4352	@ 0x1100
 8003e9a:	f022 0202 	bic.w	r2, r2, #2
 8003e9e:	f042 0202 	orr.w	r2, r2, #2
 8003ea2:	62a2      	str	r2, [r4, #40]	@ 0x28
                ADC_CR2_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)   );
 8003ea4:	7b21      	ldrb	r1, [r4, #12]
    tmp_cr2 |= (hadc->Init.DataAlign                                          |
 8003ea6:	6862      	ldr	r2, [r4, #4]
 8003ea8:	69e5      	ldr	r5, [r4, #28]
 8003eaa:	432a      	orrs	r2, r5
                ADC_CFGR_EXTSEL(hadc, hadc->Init.ExternalTrigConv)            |
 8003eac:	ea42 0241 	orr.w	r2, r2, r1, lsl #1
    tmp_cr1 |= (ADC_CR1_SCAN_SET(hadc->Init.ScanConvMode));
 8003eb0:	68a5      	ldr	r5, [r4, #8]
 8003eb2:	f5b5 7f80 	cmp.w	r5, #256	@ 0x100
 8003eb6:	d004      	beq.n	8003ec2 <HAL_ADC_Init+0x4e>
 8003eb8:	2d01      	cmp	r5, #1
 8003eba:	bf14      	ite	ne
 8003ebc:	2500      	movne	r5, #0
 8003ebe:	2501      	moveq	r5, #1
 8003ec0:	022d      	lsls	r5, r5, #8
    if (hadc->Init.DiscontinuousConvMode == ENABLE)
 8003ec2:	7d26      	ldrb	r6, [r4, #20]
 8003ec4:	2e01      	cmp	r6, #1
 8003ec6:	d032      	beq.n	8003f2e <HAL_ADC_Init+0xba>
      MODIFY_REG(hadc->Instance->CR1,
 8003ec8:	6826      	ldr	r6, [r4, #0]
 8003eca:	6871      	ldr	r1, [r6, #4]
 8003ecc:	f421 4169 	bic.w	r1, r1, #59648	@ 0xe900
 8003ed0:	4329      	orrs	r1, r5
 8003ed2:	6071      	str	r1, [r6, #4]
      MODIFY_REG(hadc->Instance->CR2,
 8003ed4:	6825      	ldr	r5, [r4, #0]
 8003ed6:	68ae      	ldr	r6, [r5, #8]
 8003ed8:	4926      	ldr	r1, [pc, #152]	@ (8003f74 <HAL_ADC_Init+0x100>)
 8003eda:	4031      	ands	r1, r6
 8003edc:	4311      	orrs	r1, r2
 8003ede:	60a9      	str	r1, [r5, #8]
    if (ADC_CR1_SCAN_SET(hadc->Init.ScanConvMode) == ADC_SCAN_ENABLE)
 8003ee0:	68a1      	ldr	r1, [r4, #8]
 8003ee2:	f5b1 7f80 	cmp.w	r1, #256	@ 0x100
 8003ee6:	d001      	beq.n	8003eec <HAL_ADC_Init+0x78>
 8003ee8:	2901      	cmp	r1, #1
 8003eea:	d102      	bne.n	8003ef2 <HAL_ADC_Init+0x7e>
      tmp_sqr1 = ADC_SQR1_L_SHIFT(hadc->Init.NbrOfConversion);
 8003eec:	6923      	ldr	r3, [r4, #16]
 8003eee:	3b01      	subs	r3, #1
 8003ef0:	051b      	lsls	r3, r3, #20
    MODIFY_REG(hadc->Instance->SQR1,
 8003ef2:	6825      	ldr	r5, [r4, #0]
 8003ef4:	6ae9      	ldr	r1, [r5, #44]	@ 0x2c
 8003ef6:	f421 0170 	bic.w	r1, r1, #15728640	@ 0xf00000
 8003efa:	430b      	orrs	r3, r1
 8003efc:	62eb      	str	r3, [r5, #44]	@ 0x2c
    if (READ_BIT(hadc->Instance->CR2, ~(ADC_CR2_ADON | ADC_CR2_DMA |
 8003efe:	6823      	ldr	r3, [r4, #0]
 8003f00:	6899      	ldr	r1, [r3, #8]
 8003f02:	4b1d      	ldr	r3, [pc, #116]	@ (8003f78 <HAL_ADC_Init+0x104>)
 8003f04:	400b      	ands	r3, r1
 8003f06:	429a      	cmp	r2, r3
 8003f08:	d022      	beq.n	8003f50 <HAL_ADC_Init+0xdc>
      ADC_STATE_CLR_SET(hadc->State,
 8003f0a:	6aa3      	ldr	r3, [r4, #40]	@ 0x28
 8003f0c:	f023 0312 	bic.w	r3, r3, #18
 8003f10:	f043 0310 	orr.w	r3, r3, #16
 8003f14:	62a3      	str	r3, [r4, #40]	@ 0x28
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8003f16:	6ae3      	ldr	r3, [r4, #44]	@ 0x2c
 8003f18:	f043 0301 	orr.w	r3, r3, #1
 8003f1c:	62e3      	str	r3, [r4, #44]	@ 0x2c
      tmp_hal_status = HAL_ERROR;
 8003f1e:	2001      	movs	r0, #1
 8003f20:	e024      	b.n	8003f6c <HAL_ADC_Init+0xf8>
    ADC_CLEAR_ERRORCODE(hadc);
 8003f22:	62c3      	str	r3, [r0, #44]	@ 0x2c
    hadc->Lock = HAL_UNLOCKED;
 8003f24:	f880 3024 	strb.w	r3, [r0, #36]	@ 0x24
    HAL_ADC_MspInit(hadc);
 8003f28:	f7ff f950 	bl	80031cc <HAL_ADC_MspInit>
 8003f2c:	e7a9      	b.n	8003e82 <HAL_ADC_Init+0xe>
      if (hadc->Init.ContinuousConvMode == DISABLE)
 8003f2e:	b931      	cbnz	r1, 8003f3e <HAL_ADC_Init+0xca>
        SET_BIT(tmp_cr1, ADC_CR1_DISCEN                                            |
 8003f30:	69a1      	ldr	r1, [r4, #24]
 8003f32:	3901      	subs	r1, #1
 8003f34:	ea45 3141 	orr.w	r1, r5, r1, lsl #13
 8003f38:	f441 6500 	orr.w	r5, r1, #2048	@ 0x800
 8003f3c:	e7c4      	b.n	8003ec8 <HAL_ADC_Init+0x54>
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8003f3e:	6aa1      	ldr	r1, [r4, #40]	@ 0x28
 8003f40:	f041 0120 	orr.w	r1, r1, #32
 8003f44:	62a1      	str	r1, [r4, #40]	@ 0x28
        SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8003f46:	6ae1      	ldr	r1, [r4, #44]	@ 0x2c
 8003f48:	f041 0101 	orr.w	r1, r1, #1
 8003f4c:	62e1      	str	r1, [r4, #44]	@ 0x2c
 8003f4e:	e7bb      	b.n	8003ec8 <HAL_ADC_Init+0x54>
      ADC_CLEAR_ERRORCODE(hadc);
 8003f50:	2300      	movs	r3, #0
 8003f52:	62e3      	str	r3, [r4, #44]	@ 0x2c
      ADC_STATE_CLR_SET(hadc->State,
 8003f54:	6aa3      	ldr	r3, [r4, #40]	@ 0x28
 8003f56:	f023 0303 	bic.w	r3, r3, #3
 8003f5a:	f043 0301 	orr.w	r3, r3, #1
 8003f5e:	62a3      	str	r3, [r4, #40]	@ 0x28
 8003f60:	e004      	b.n	8003f6c <HAL_ADC_Init+0xf8>
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8003f62:	6aa3      	ldr	r3, [r4, #40]	@ 0x28
 8003f64:	f043 0310 	orr.w	r3, r3, #16
 8003f68:	62a3      	str	r3, [r4, #40]	@ 0x28
    tmp_hal_status = HAL_ERROR;
 8003f6a:	2001      	movs	r0, #1
}
 8003f6c:	bd70      	pop	{r4, r5, r6, pc}
    return HAL_ERROR;
 8003f6e:	2001      	movs	r0, #1
}
 8003f70:	4770      	bx	lr
 8003f72:	bf00      	nop
 8003f74:	ffe1f7fd 	.word	0xffe1f7fd
 8003f78:	ff1f0efe 	.word	0xff1f0efe

08003f7c <HAL_ADCEx_InjectedConvCpltCallback>:
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADCEx_InjectedConvCpltCallback could be implemented in the user file
  */
}
 8003f7c:	4770      	bx	lr
	...

08003f80 <HAL_NVIC_SetPriorityGrouping>:
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8003f80:	4907      	ldr	r1, [pc, #28]	@ (8003fa0 <HAL_NVIC_SetPriorityGrouping+0x20>)
 8003f82:	68ca      	ldr	r2, [r1, #12]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) );               /* Insert write key and priority group */
 8003f84:	0203      	lsls	r3, r0, #8
 8003f86:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8003f8a:	f422 62e0 	bic.w	r2, r2, #1792	@ 0x700
 8003f8e:	0412      	lsls	r2, r2, #16
 8003f90:	0c12      	lsrs	r2, r2, #16
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8003f92:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8003f94:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8003f98:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
  SCB->AIRCR =  reg_value;
 8003f9c:	60cb      	str	r3, [r1, #12]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
}
 8003f9e:	4770      	bx	lr
 8003fa0:	e000ed00 	.word	0xe000ed00

08003fa4 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8003fa4:	b500      	push	{lr}
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8003fa6:	4b18      	ldr	r3, [pc, #96]	@ (8004008 <HAL_NVIC_SetPriority+0x64>)
 8003fa8:	68db      	ldr	r3, [r3, #12]
 8003faa:	f3c3 2302 	ubfx	r3, r3, #8, #3
{
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8003fae:	f1c3 0c07 	rsb	ip, r3, #7
 8003fb2:	f1bc 0f04 	cmp.w	ip, #4
 8003fb6:	bf28      	it	cs
 8003fb8:	f04f 0c04 	movcs.w	ip, #4
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8003fbc:	f103 0e04 	add.w	lr, r3, #4
 8003fc0:	f1be 0f06 	cmp.w	lr, #6
 8003fc4:	bf8c      	ite	hi
 8003fc6:	3b03      	subhi	r3, #3
 8003fc8:	2300      	movls	r3, #0

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8003fca:	f04f 3eff 	mov.w	lr, #4294967295
 8003fce:	fa0e fc0c 	lsl.w	ip, lr, ip
 8003fd2:	ea21 010c 	bic.w	r1, r1, ip
 8003fd6:	4099      	lsls	r1, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8003fd8:	fa0e fe03 	lsl.w	lr, lr, r3
 8003fdc:	ea22 020e 	bic.w	r2, r2, lr
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8003fe0:	4311      	orrs	r1, r2
  if ((int32_t)(IRQn) >= 0)
 8003fe2:	2800      	cmp	r0, #0
 8003fe4:	db09      	blt.n	8003ffa <HAL_NVIC_SetPriority+0x56>
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8003fe6:	0109      	lsls	r1, r1, #4
 8003fe8:	b2c9      	uxtb	r1, r1
 8003fea:	f100 4060 	add.w	r0, r0, #3758096384	@ 0xe0000000
 8003fee:	f500 4061 	add.w	r0, r0, #57600	@ 0xe100
 8003ff2:	f880 1300 	strb.w	r1, [r0, #768]	@ 0x300
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
}
 8003ff6:	f85d fb04 	ldr.w	pc, [sp], #4
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8003ffa:	f000 000f 	and.w	r0, r0, #15
 8003ffe:	0109      	lsls	r1, r1, #4
 8004000:	b2c9      	uxtb	r1, r1
 8004002:	4b02      	ldr	r3, [pc, #8]	@ (800400c <HAL_NVIC_SetPriority+0x68>)
 8004004:	5419      	strb	r1, [r3, r0]
 8004006:	e7f6      	b.n	8003ff6 <HAL_NVIC_SetPriority+0x52>
 8004008:	e000ed00 	.word	0xe000ed00
 800400c:	e000ed14 	.word	0xe000ed14

08004010 <HAL_NVIC_EnableIRQ>:
  if ((int32_t)(IRQn) >= 0)
 8004010:	2800      	cmp	r0, #0
 8004012:	db07      	blt.n	8004024 <HAL_NVIC_EnableIRQ+0x14>
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8004014:	0941      	lsrs	r1, r0, #5
 8004016:	f000 001f 	and.w	r0, r0, #31
 800401a:	2301      	movs	r3, #1
 800401c:	4083      	lsls	r3, r0
 800401e:	4a02      	ldr	r2, [pc, #8]	@ (8004028 <HAL_NVIC_EnableIRQ+0x18>)
 8004020:	f842 3021 	str.w	r3, [r2, r1, lsl #2]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
}
 8004024:	4770      	bx	lr
 8004026:	bf00      	nop
 8004028:	e000e100 	.word	0xe000e100

0800402c <HAL_SYSTICK_Config>:
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 800402c:	3801      	subs	r0, #1
 800402e:	f1b0 7f80 	cmp.w	r0, #16777216	@ 0x1000000
 8004032:	d20b      	bcs.n	800404c <HAL_SYSTICK_Config+0x20>
  {
    return (1UL);                                                   /* Reload value impossible */
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8004034:	f04f 23e0 	mov.w	r3, #3758153728	@ 0xe000e000
 8004038:	6158      	str	r0, [r3, #20]
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800403a:	4a05      	ldr	r2, [pc, #20]	@ (8004050 <HAL_SYSTICK_Config+0x24>)
 800403c:	21f0      	movs	r1, #240	@ 0xf0
 800403e:	f882 1023 	strb.w	r1, [r2, #35]	@ 0x23
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8004042:	2000      	movs	r0, #0
 8004044:	6198      	str	r0, [r3, #24]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8004046:	2207      	movs	r2, #7
 8004048:	611a      	str	r2, [r3, #16]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 800404a:	4770      	bx	lr
    return (1UL);                                                   /* Reload value impossible */
 800404c:	2001      	movs	r0, #1
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
   return SysTick_Config(TicksNumb);
}
 800404e:	4770      	bx	lr
 8004050:	e000ed00 	.word	0xe000ed00

08004054 <HAL_DMA_Init>:
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
  uint32_t tmp = 0U;

  /* Check the DMA handle allocation */
  if(hdma == NULL)
 8004054:	b360      	cbz	r0, 80040b0 <HAL_DMA_Init+0x5c>
{
 8004056:	b410      	push	{r4}
 8004058:	4602      	mov	r2, r0
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA2_Channel1) / ((uint32_t)DMA2_Channel2 - (uint32_t)DMA2_Channel1)) << 2;
    hdma->DmaBaseAddress = DMA2;
  }
#else
  /* DMA1 */
  hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2;
 800405a:	6801      	ldr	r1, [r0, #0]
 800405c:	4b15      	ldr	r3, [pc, #84]	@ (80040b4 <HAL_DMA_Init+0x60>)
 800405e:	440b      	add	r3, r1
 8004060:	4815      	ldr	r0, [pc, #84]	@ (80040b8 <HAL_DMA_Init+0x64>)
 8004062:	fba0 0303 	umull	r0, r3, r0, r3
 8004066:	091b      	lsrs	r3, r3, #4
 8004068:	009b      	lsls	r3, r3, #2
 800406a:	6413      	str	r3, [r2, #64]	@ 0x40
  hdma->DmaBaseAddress = DMA1;
 800406c:	4b13      	ldr	r3, [pc, #76]	@ (80040bc <HAL_DMA_Init+0x68>)
 800406e:	63d3      	str	r3, [r2, #60]	@ 0x3c
#endif /* DMA2 */

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8004070:	2302      	movs	r3, #2
 8004072:	f882 3021 	strb.w	r3, [r2, #33]	@ 0x21

  /* Get the CR register value */
  tmp = hdma->Instance->CCR;
 8004076:	6808      	ldr	r0, [r1, #0]

  /* Clear PL, MSIZE, PSIZE, MINC, PINC, CIRC and DIR bits */
  tmp &= ((uint32_t)~(DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  | \
 8004078:	f420 507f 	bic.w	r0, r0, #16320	@ 0x3fc0
 800407c:	f020 0030 	bic.w	r0, r0, #48	@ 0x30
                      DMA_CCR_MINC  | DMA_CCR_PINC   | DMA_CCR_CIRC   | \
                      DMA_CCR_DIR));

  /* Prepare the DMA Channel configuration */
  tmp |=  hdma->Init.Direction        |
 8004080:	6853      	ldr	r3, [r2, #4]
 8004082:	6894      	ldr	r4, [r2, #8]
 8004084:	4323      	orrs	r3, r4
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8004086:	68d4      	ldr	r4, [r2, #12]
 8004088:	4323      	orrs	r3, r4
 800408a:	6914      	ldr	r4, [r2, #16]
 800408c:	4323      	orrs	r3, r4
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 800408e:	6954      	ldr	r4, [r2, #20]
 8004090:	4323      	orrs	r3, r4
 8004092:	6994      	ldr	r4, [r2, #24]
 8004094:	4323      	orrs	r3, r4
          hdma->Init.Mode                | hdma->Init.Priority;
 8004096:	69d4      	ldr	r4, [r2, #28]
 8004098:	4323      	orrs	r3, r4
  tmp |=  hdma->Init.Direction        |
 800409a:	4303      	orrs	r3, r0

  /* Write to DMA Channel CR register */
  hdma->Instance->CCR = tmp;
 800409c:	600b      	str	r3, [r1, #0]

  /* Initialise the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 800409e:	2000      	movs	r0, #0
 80040a0:	6390      	str	r0, [r2, #56]	@ 0x38

  /* Initialize the DMA state*/
  hdma->State = HAL_DMA_STATE_READY;
 80040a2:	2301      	movs	r3, #1
 80040a4:	f882 3021 	strb.w	r3, [r2, #33]	@ 0x21
  /* Allocate lock resource and initialize it */
  hdma->Lock = HAL_UNLOCKED;
 80040a8:	f882 0020 	strb.w	r0, [r2, #32]

  return HAL_OK;
}
 80040ac:	bc10      	pop	{r4}
 80040ae:	4770      	bx	lr
    return HAL_ERROR;
 80040b0:	2001      	movs	r0, #1
}
 80040b2:	4770      	bx	lr
 80040b4:	bffdfff8 	.word	0xbffdfff8
 80040b8:	cccccccd 	.word	0xcccccccd
 80040bc:	40020000 	.word	0x40020000

080040c0 <HAL_DMA_Start_IT>:

  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));

  /* Process locked */
  __HAL_LOCK(hdma);
 80040c0:	f890 c020 	ldrb.w	ip, [r0, #32]
 80040c4:	f1bc 0f01 	cmp.w	ip, #1
 80040c8:	d047      	beq.n	800415a <HAL_DMA_Start_IT+0x9a>
 80040ca:	f04f 0c01 	mov.w	ip, #1
 80040ce:	f880 c020 	strb.w	ip, [r0, #32]
  
  if(HAL_DMA_STATE_READY == hdma->State)
 80040d2:	f890 c021 	ldrb.w	ip, [r0, #33]	@ 0x21
 80040d6:	fa5f fc8c 	uxtb.w	ip, ip
 80040da:	f1bc 0f01 	cmp.w	ip, #1
 80040de:	d004      	beq.n	80040ea <HAL_DMA_Start_IT+0x2a>
    __HAL_DMA_ENABLE(hdma);
  }
  else
  {      
    /* Process Unlocked */
    __HAL_UNLOCK(hdma); 
 80040e0:	2300      	movs	r3, #0
 80040e2:	f880 3020 	strb.w	r3, [r0, #32]

    /* Remain BUSY */
    status = HAL_BUSY;
 80040e6:	2002      	movs	r0, #2
 80040e8:	4770      	bx	lr
{
 80040ea:	b470      	push	{r4, r5, r6}
    hdma->State = HAL_DMA_STATE_BUSY;
 80040ec:	2402      	movs	r4, #2
 80040ee:	f880 4021 	strb.w	r4, [r0, #33]	@ 0x21
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 80040f2:	2400      	movs	r4, #0
 80040f4:	6384      	str	r4, [r0, #56]	@ 0x38
    __HAL_DMA_DISABLE(hdma);
 80040f6:	6805      	ldr	r5, [r0, #0]
 80040f8:	682c      	ldr	r4, [r5, #0]
 80040fa:	f024 0401 	bic.w	r4, r4, #1
 80040fe:	602c      	str	r4, [r5, #0]
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
  /* Clear all flags */
  hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << hdma->ChannelIndex);
 8004100:	6bc5      	ldr	r5, [r0, #60]	@ 0x3c
 8004102:	2401      	movs	r4, #1
 8004104:	6c06      	ldr	r6, [r0, #64]	@ 0x40
 8004106:	40b4      	lsls	r4, r6
 8004108:	606c      	str	r4, [r5, #4]

  /* Configure DMA Channel data length */
  hdma->Instance->CNDTR = DataLength;
 800410a:	6804      	ldr	r4, [r0, #0]
 800410c:	6063      	str	r3, [r4, #4]

  /* Memory to Peripheral */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 800410e:	6843      	ldr	r3, [r0, #4]
 8004110:	2b10      	cmp	r3, #16
 8004112:	d012      	beq.n	800413a <HAL_DMA_Start_IT+0x7a>
  }
  /* Peripheral to Memory */
  else
  {
    /* Configure DMA Channel source address */
    hdma->Instance->CPAR = SrcAddress;
 8004114:	6803      	ldr	r3, [r0, #0]
 8004116:	6099      	str	r1, [r3, #8]

    /* Configure DMA Channel destination address */
    hdma->Instance->CMAR = DstAddress;
 8004118:	6803      	ldr	r3, [r0, #0]
 800411a:	60da      	str	r2, [r3, #12]
    if(NULL != hdma->XferHalfCpltCallback)
 800411c:	6ac3      	ldr	r3, [r0, #44]	@ 0x2c
 800411e:	b18b      	cbz	r3, 8004144 <HAL_DMA_Start_IT+0x84>
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8004120:	6802      	ldr	r2, [r0, #0]
 8004122:	6813      	ldr	r3, [r2, #0]
 8004124:	f043 030e 	orr.w	r3, r3, #14
 8004128:	6013      	str	r3, [r2, #0]
    __HAL_DMA_ENABLE(hdma);
 800412a:	6802      	ldr	r2, [r0, #0]
 800412c:	6813      	ldr	r3, [r2, #0]
 800412e:	f043 0301 	orr.w	r3, r3, #1
 8004132:	6013      	str	r3, [r2, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8004134:	2000      	movs	r0, #0
}
 8004136:	bc70      	pop	{r4, r5, r6}
 8004138:	4770      	bx	lr
    hdma->Instance->CPAR = DstAddress;
 800413a:	6803      	ldr	r3, [r0, #0]
 800413c:	609a      	str	r2, [r3, #8]
    hdma->Instance->CMAR = SrcAddress;
 800413e:	6803      	ldr	r3, [r0, #0]
 8004140:	60d9      	str	r1, [r3, #12]
 8004142:	e7eb      	b.n	800411c <HAL_DMA_Start_IT+0x5c>
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 8004144:	6802      	ldr	r2, [r0, #0]
 8004146:	6813      	ldr	r3, [r2, #0]
 8004148:	f023 0304 	bic.w	r3, r3, #4
 800414c:	6013      	str	r3, [r2, #0]
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_TE));
 800414e:	6802      	ldr	r2, [r0, #0]
 8004150:	6813      	ldr	r3, [r2, #0]
 8004152:	f043 030a 	orr.w	r3, r3, #10
 8004156:	6013      	str	r3, [r2, #0]
 8004158:	e7e7      	b.n	800412a <HAL_DMA_Start_IT+0x6a>
  __HAL_LOCK(hdma);
 800415a:	2002      	movs	r0, #2
}
 800415c:	4770      	bx	lr

0800415e <HAL_DMA_Abort>:
{
 800415e:	4603      	mov	r3, r0
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8004160:	f890 2021 	ldrb.w	r2, [r0, #33]	@ 0x21
 8004164:	b2d2      	uxtb	r2, r2
 8004166:	2a02      	cmp	r2, #2
 8004168:	d006      	beq.n	8004178 <HAL_DMA_Abort+0x1a>
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 800416a:	2204      	movs	r2, #4
 800416c:	6382      	str	r2, [r0, #56]	@ 0x38
    return HAL_ERROR;
 800416e:	2001      	movs	r0, #1
    __HAL_UNLOCK(hdma);
 8004170:	2200      	movs	r2, #0
 8004172:	f883 2020 	strb.w	r2, [r3, #32]
}
 8004176:	4770      	bx	lr
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8004178:	6801      	ldr	r1, [r0, #0]
 800417a:	680a      	ldr	r2, [r1, #0]
 800417c:	f022 020e 	bic.w	r2, r2, #14
 8004180:	600a      	str	r2, [r1, #0]
    __HAL_DMA_DISABLE(hdma);
 8004182:	6801      	ldr	r1, [r0, #0]
 8004184:	680a      	ldr	r2, [r1, #0]
 8004186:	f022 0201 	bic.w	r2, r2, #1
 800418a:	600a      	str	r2, [r1, #0]
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << hdma->ChannelIndex);
 800418c:	6bc0      	ldr	r0, [r0, #60]	@ 0x3c
 800418e:	2101      	movs	r1, #1
 8004190:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8004192:	fa01 f202 	lsl.w	r2, r1, r2
 8004196:	6042      	str	r2, [r0, #4]
  hdma->State = HAL_DMA_STATE_READY;
 8004198:	f883 1021 	strb.w	r1, [r3, #33]	@ 0x21
  return status; 
 800419c:	2000      	movs	r0, #0
 800419e:	e7e7      	b.n	8004170 <HAL_DMA_Abort+0x12>

080041a0 <HAL_DMA_Abort_IT>:
{  
 80041a0:	b508      	push	{r3, lr}
  if(HAL_DMA_STATE_BUSY != hdma->State)
 80041a2:	f890 3021 	ldrb.w	r3, [r0, #33]	@ 0x21
 80041a6:	b2db      	uxtb	r3, r3
 80041a8:	2b02      	cmp	r3, #2
 80041aa:	d003      	beq.n	80041b4 <HAL_DMA_Abort_IT+0x14>
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 80041ac:	2304      	movs	r3, #4
 80041ae:	6383      	str	r3, [r0, #56]	@ 0x38
    status = HAL_ERROR;
 80041b0:	2001      	movs	r0, #1
}
 80041b2:	bd08      	pop	{r3, pc}
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 80041b4:	6802      	ldr	r2, [r0, #0]
 80041b6:	6813      	ldr	r3, [r2, #0]
 80041b8:	f023 030e 	bic.w	r3, r3, #14
 80041bc:	6013      	str	r3, [r2, #0]
    __HAL_DMA_DISABLE(hdma);
 80041be:	6802      	ldr	r2, [r0, #0]
 80041c0:	6813      	ldr	r3, [r2, #0]
 80041c2:	f023 0301 	bic.w	r3, r3, #1
 80041c6:	6013      	str	r3, [r2, #0]
    __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_GI_FLAG_INDEX(hdma));
 80041c8:	6803      	ldr	r3, [r0, #0]
 80041ca:	4a19      	ldr	r2, [pc, #100]	@ (8004230 <HAL_DMA_Abort_IT+0x90>)
 80041cc:	4293      	cmp	r3, r2
 80041ce:	d013      	beq.n	80041f8 <HAL_DMA_Abort_IT+0x58>
 80041d0:	3214      	adds	r2, #20
 80041d2:	4293      	cmp	r3, r2
 80041d4:	d01e      	beq.n	8004214 <HAL_DMA_Abort_IT+0x74>
 80041d6:	3214      	adds	r2, #20
 80041d8:	4293      	cmp	r3, r2
 80041da:	d01d      	beq.n	8004218 <HAL_DMA_Abort_IT+0x78>
 80041dc:	3214      	adds	r2, #20
 80041de:	4293      	cmp	r3, r2
 80041e0:	d01d      	beq.n	800421e <HAL_DMA_Abort_IT+0x7e>
 80041e2:	3214      	adds	r2, #20
 80041e4:	4293      	cmp	r3, r2
 80041e6:	d01d      	beq.n	8004224 <HAL_DMA_Abort_IT+0x84>
 80041e8:	3214      	adds	r2, #20
 80041ea:	4293      	cmp	r3, r2
 80041ec:	bf14      	ite	ne
 80041ee:	f04f 7380 	movne.w	r3, #16777216	@ 0x1000000
 80041f2:	f44f 1380 	moveq.w	r3, #1048576	@ 0x100000
 80041f6:	e000      	b.n	80041fa <HAL_DMA_Abort_IT+0x5a>
 80041f8:	2301      	movs	r3, #1
 80041fa:	4a0e      	ldr	r2, [pc, #56]	@ (8004234 <HAL_DMA_Abort_IT+0x94>)
 80041fc:	6053      	str	r3, [r2, #4]
    hdma->State = HAL_DMA_STATE_READY;
 80041fe:	2301      	movs	r3, #1
 8004200:	f880 3021 	strb.w	r3, [r0, #33]	@ 0x21
    __HAL_UNLOCK(hdma);
 8004204:	2300      	movs	r3, #0
 8004206:	f880 3020 	strb.w	r3, [r0, #32]
    if(hdma->XferAbortCallback != NULL)
 800420a:	6b43      	ldr	r3, [r0, #52]	@ 0x34
 800420c:	b16b      	cbz	r3, 800422a <HAL_DMA_Abort_IT+0x8a>
      hdma->XferAbortCallback(hdma);
 800420e:	4798      	blx	r3
  HAL_StatusTypeDef status = HAL_OK;
 8004210:	2000      	movs	r0, #0
 8004212:	e7ce      	b.n	80041b2 <HAL_DMA_Abort_IT+0x12>
    __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_GI_FLAG_INDEX(hdma));
 8004214:	2310      	movs	r3, #16
 8004216:	e7f0      	b.n	80041fa <HAL_DMA_Abort_IT+0x5a>
 8004218:	f44f 7380 	mov.w	r3, #256	@ 0x100
 800421c:	e7ed      	b.n	80041fa <HAL_DMA_Abort_IT+0x5a>
 800421e:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8004222:	e7ea      	b.n	80041fa <HAL_DMA_Abort_IT+0x5a>
 8004224:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 8004228:	e7e7      	b.n	80041fa <HAL_DMA_Abort_IT+0x5a>
  HAL_StatusTypeDef status = HAL_OK;
 800422a:	2000      	movs	r0, #0
 800422c:	e7c1      	b.n	80041b2 <HAL_DMA_Abort_IT+0x12>
 800422e:	bf00      	nop
 8004230:	40020008 	.word	0x40020008
 8004234:	40020000 	.word	0x40020000

08004238 <HAL_DMA_IRQHandler>:
{
 8004238:	b538      	push	{r3, r4, r5, lr}
  uint32_t flag_it = hdma->DmaBaseAddress->ISR;
 800423a:	6bc3      	ldr	r3, [r0, #60]	@ 0x3c
 800423c:	681a      	ldr	r2, [r3, #0]
  uint32_t source_it = hdma->Instance->CCR;
 800423e:	6804      	ldr	r4, [r0, #0]
 8004240:	6825      	ldr	r5, [r4, #0]
  if (((flag_it & (DMA_FLAG_HT1 << hdma->ChannelIndex)) != RESET) && ((source_it & DMA_IT_HT) != RESET))
 8004242:	6c01      	ldr	r1, [r0, #64]	@ 0x40
 8004244:	2304      	movs	r3, #4
 8004246:	408b      	lsls	r3, r1
 8004248:	4213      	tst	r3, r2
 800424a:	d034      	beq.n	80042b6 <HAL_DMA_IRQHandler+0x7e>
 800424c:	f015 0f04 	tst.w	r5, #4
 8004250:	d031      	beq.n	80042b6 <HAL_DMA_IRQHandler+0x7e>
    if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8004252:	6823      	ldr	r3, [r4, #0]
 8004254:	f013 0f20 	tst.w	r3, #32
 8004258:	d103      	bne.n	8004262 <HAL_DMA_IRQHandler+0x2a>
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 800425a:	6823      	ldr	r3, [r4, #0]
 800425c:	f023 0304 	bic.w	r3, r3, #4
 8004260:	6023      	str	r3, [r4, #0]
    __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_HT_FLAG_INDEX(hdma));
 8004262:	6803      	ldr	r3, [r0, #0]
 8004264:	4a42      	ldr	r2, [pc, #264]	@ (8004370 <HAL_DMA_IRQHandler+0x138>)
 8004266:	4293      	cmp	r3, r2
 8004268:	d013      	beq.n	8004292 <HAL_DMA_IRQHandler+0x5a>
 800426a:	3214      	adds	r2, #20
 800426c:	4293      	cmp	r3, r2
 800426e:	d017      	beq.n	80042a0 <HAL_DMA_IRQHandler+0x68>
 8004270:	3214      	adds	r2, #20
 8004272:	4293      	cmp	r3, r2
 8004274:	d016      	beq.n	80042a4 <HAL_DMA_IRQHandler+0x6c>
 8004276:	3214      	adds	r2, #20
 8004278:	4293      	cmp	r3, r2
 800427a:	d016      	beq.n	80042aa <HAL_DMA_IRQHandler+0x72>
 800427c:	3214      	adds	r2, #20
 800427e:	4293      	cmp	r3, r2
 8004280:	d016      	beq.n	80042b0 <HAL_DMA_IRQHandler+0x78>
 8004282:	3214      	adds	r2, #20
 8004284:	4293      	cmp	r3, r2
 8004286:	bf14      	ite	ne
 8004288:	f04f 6380 	movne.w	r3, #67108864	@ 0x4000000
 800428c:	f44f 0380 	moveq.w	r3, #4194304	@ 0x400000
 8004290:	e000      	b.n	8004294 <HAL_DMA_IRQHandler+0x5c>
 8004292:	2304      	movs	r3, #4
 8004294:	4a37      	ldr	r2, [pc, #220]	@ (8004374 <HAL_DMA_IRQHandler+0x13c>)
 8004296:	6053      	str	r3, [r2, #4]
    if(hdma->XferHalfCpltCallback != NULL)
 8004298:	6ac3      	ldr	r3, [r0, #44]	@ 0x2c
 800429a:	b103      	cbz	r3, 800429e <HAL_DMA_IRQHandler+0x66>
      hdma->XferHalfCpltCallback(hdma);
 800429c:	4798      	blx	r3
}
 800429e:	bd38      	pop	{r3, r4, r5, pc}
    __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_HT_FLAG_INDEX(hdma));
 80042a0:	2340      	movs	r3, #64	@ 0x40
 80042a2:	e7f7      	b.n	8004294 <HAL_DMA_IRQHandler+0x5c>
 80042a4:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 80042a8:	e7f4      	b.n	8004294 <HAL_DMA_IRQHandler+0x5c>
 80042aa:	f44f 4380 	mov.w	r3, #16384	@ 0x4000
 80042ae:	e7f1      	b.n	8004294 <HAL_DMA_IRQHandler+0x5c>
 80042b0:	f44f 2380 	mov.w	r3, #262144	@ 0x40000
 80042b4:	e7ee      	b.n	8004294 <HAL_DMA_IRQHandler+0x5c>
  else if (((flag_it & (DMA_FLAG_TC1 << hdma->ChannelIndex)) != RESET) && ((source_it & DMA_IT_TC) != RESET))
 80042b6:	2302      	movs	r3, #2
 80042b8:	408b      	lsls	r3, r1
 80042ba:	4213      	tst	r3, r2
 80042bc:	d03b      	beq.n	8004336 <HAL_DMA_IRQHandler+0xfe>
 80042be:	f015 0f02 	tst.w	r5, #2
 80042c2:	d038      	beq.n	8004336 <HAL_DMA_IRQHandler+0xfe>
    if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 80042c4:	6823      	ldr	r3, [r4, #0]
 80042c6:	f013 0f20 	tst.w	r3, #32
 80042ca:	d106      	bne.n	80042da <HAL_DMA_IRQHandler+0xa2>
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_TE | DMA_IT_TC);  
 80042cc:	6823      	ldr	r3, [r4, #0]
 80042ce:	f023 030a 	bic.w	r3, r3, #10
 80042d2:	6023      	str	r3, [r4, #0]
      hdma->State = HAL_DMA_STATE_READY;
 80042d4:	2301      	movs	r3, #1
 80042d6:	f880 3021 	strb.w	r3, [r0, #33]	@ 0x21
      __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_TC_FLAG_INDEX(hdma));
 80042da:	6803      	ldr	r3, [r0, #0]
 80042dc:	4a24      	ldr	r2, [pc, #144]	@ (8004370 <HAL_DMA_IRQHandler+0x138>)
 80042de:	4293      	cmp	r3, r2
 80042e0:	d013      	beq.n	800430a <HAL_DMA_IRQHandler+0xd2>
 80042e2:	3214      	adds	r2, #20
 80042e4:	4293      	cmp	r3, r2
 80042e6:	d01b      	beq.n	8004320 <HAL_DMA_IRQHandler+0xe8>
 80042e8:	3214      	adds	r2, #20
 80042ea:	4293      	cmp	r3, r2
 80042ec:	d01a      	beq.n	8004324 <HAL_DMA_IRQHandler+0xec>
 80042ee:	3214      	adds	r2, #20
 80042f0:	4293      	cmp	r3, r2
 80042f2:	d01a      	beq.n	800432a <HAL_DMA_IRQHandler+0xf2>
 80042f4:	3214      	adds	r2, #20
 80042f6:	4293      	cmp	r3, r2
 80042f8:	d01a      	beq.n	8004330 <HAL_DMA_IRQHandler+0xf8>
 80042fa:	3214      	adds	r2, #20
 80042fc:	4293      	cmp	r3, r2
 80042fe:	bf14      	ite	ne
 8004300:	f04f 7300 	movne.w	r3, #33554432	@ 0x2000000
 8004304:	f44f 1300 	moveq.w	r3, #2097152	@ 0x200000
 8004308:	e000      	b.n	800430c <HAL_DMA_IRQHandler+0xd4>
 800430a:	2302      	movs	r3, #2
 800430c:	4a19      	ldr	r2, [pc, #100]	@ (8004374 <HAL_DMA_IRQHandler+0x13c>)
 800430e:	6053      	str	r3, [r2, #4]
    __HAL_UNLOCK(hdma);
 8004310:	2300      	movs	r3, #0
 8004312:	f880 3020 	strb.w	r3, [r0, #32]
    if(hdma->XferCpltCallback != NULL)
 8004316:	6a83      	ldr	r3, [r0, #40]	@ 0x28
 8004318:	2b00      	cmp	r3, #0
 800431a:	d0c0      	beq.n	800429e <HAL_DMA_IRQHandler+0x66>
      hdma->XferCpltCallback(hdma);
 800431c:	4798      	blx	r3
 800431e:	e7be      	b.n	800429e <HAL_DMA_IRQHandler+0x66>
      __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_TC_FLAG_INDEX(hdma));
 8004320:	2320      	movs	r3, #32
 8004322:	e7f3      	b.n	800430c <HAL_DMA_IRQHandler+0xd4>
 8004324:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8004328:	e7f0      	b.n	800430c <HAL_DMA_IRQHandler+0xd4>
 800432a:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 800432e:	e7ed      	b.n	800430c <HAL_DMA_IRQHandler+0xd4>
 8004330:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 8004334:	e7ea      	b.n	800430c <HAL_DMA_IRQHandler+0xd4>
  else if (( RESET != (flag_it & (DMA_FLAG_TE1 << hdma->ChannelIndex))) && (RESET != (source_it & DMA_IT_TE)))
 8004336:	2308      	movs	r3, #8
 8004338:	408b      	lsls	r3, r1
 800433a:	4213      	tst	r3, r2
 800433c:	d0af      	beq.n	800429e <HAL_DMA_IRQHandler+0x66>
 800433e:	f015 0f08 	tst.w	r5, #8
 8004342:	d0ac      	beq.n	800429e <HAL_DMA_IRQHandler+0x66>
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8004344:	6823      	ldr	r3, [r4, #0]
 8004346:	f023 030e 	bic.w	r3, r3, #14
 800434a:	6023      	str	r3, [r4, #0]
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << hdma->ChannelIndex);
 800434c:	6bc1      	ldr	r1, [r0, #60]	@ 0x3c
 800434e:	2301      	movs	r3, #1
 8004350:	6c02      	ldr	r2, [r0, #64]	@ 0x40
 8004352:	fa03 f202 	lsl.w	r2, r3, r2
 8004356:	604a      	str	r2, [r1, #4]
    hdma->ErrorCode = HAL_DMA_ERROR_TE;
 8004358:	6383      	str	r3, [r0, #56]	@ 0x38
    hdma->State = HAL_DMA_STATE_READY;
 800435a:	f880 3021 	strb.w	r3, [r0, #33]	@ 0x21
    __HAL_UNLOCK(hdma);
 800435e:	2300      	movs	r3, #0
 8004360:	f880 3020 	strb.w	r3, [r0, #32]
    if (hdma->XferErrorCallback != NULL)
 8004364:	6b03      	ldr	r3, [r0, #48]	@ 0x30
 8004366:	2b00      	cmp	r3, #0
 8004368:	d099      	beq.n	800429e <HAL_DMA_IRQHandler+0x66>
      hdma->XferErrorCallback(hdma);
 800436a:	4798      	blx	r3
  return;
 800436c:	e797      	b.n	800429e <HAL_DMA_IRQHandler+0x66>
 800436e:	bf00      	nop
 8004370:	40020008 	.word	0x40020008
 8004374:	40020000 	.word	0x40020000

08004378 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8004378:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800437c:	b083      	sub	sp, #12
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 800437e:	f8d1 9000 	ldr.w	r9, [r1]
 8004382:	f1b9 0f00 	cmp.w	r9, #0
 8004386:	f000 8126 	beq.w	80045d6 <HAL_GPIO_Init+0x25e>
 800438a:	2200      	movs	r2, #0
  uint32_t position = 0x00u;
 800438c:	4613      	mov	r3, r2
      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
      {
        /* Enable AFIO Clock */
        __HAL_RCC_AFIO_CLK_ENABLE();
 800438e:	4d93      	ldr	r5, [pc, #588]	@ (80045dc <HAL_GPIO_Init+0x264>)
      switch (GPIO_Init->Mode)
 8004390:	4c93      	ldr	r4, [pc, #588]	@ (80045e0 <HAL_GPIO_Init+0x268>)
 8004392:	4e94      	ldr	r6, [pc, #592]	@ (80045e4 <HAL_GPIO_Init+0x26c>)
 8004394:	f8df e250 	ldr.w	lr, [pc, #592]	@ 80045e8 <HAL_GPIO_Init+0x270>
 8004398:	4694      	mov	ip, r2
 800439a:	e0be      	b.n	800451a <HAL_GPIO_Init+0x1a2>
 800439c:	45a1      	cmp	r9, r4
 800439e:	d00d      	beq.n	80043bc <HAL_GPIO_Init+0x44>
 80043a0:	d904      	bls.n	80043ac <HAL_GPIO_Init+0x34>
 80043a2:	45b1      	cmp	r9, r6
 80043a4:	d00a      	beq.n	80043bc <HAL_GPIO_Init+0x44>
 80043a6:	45f1      	cmp	r9, lr
 80043a8:	d008      	beq.n	80043bc <HAL_GPIO_Init+0x44>
 80043aa:	e01b      	b.n	80043e4 <HAL_GPIO_Init+0x6c>
 80043ac:	f8df a23c 	ldr.w	sl, [pc, #572]	@ 80045ec <HAL_GPIO_Init+0x274>
 80043b0:	45d1      	cmp	r9, sl
 80043b2:	d003      	beq.n	80043bc <HAL_GPIO_Init+0x44>
 80043b4:	f50a 2a70 	add.w	sl, sl, #983040	@ 0xf0000
 80043b8:	45d1      	cmp	r9, sl
 80043ba:	d10f      	bne.n	80043dc <HAL_GPIO_Init+0x64>
          if (GPIO_Init->Pull == GPIO_NOPULL)
 80043bc:	f8d1 c008 	ldr.w	ip, [r1, #8]
 80043c0:	f1bc 0f00 	cmp.w	ip, #0
 80043c4:	f000 80fb 	beq.w	80045be <HAL_GPIO_Init+0x246>
          else if (GPIO_Init->Pull == GPIO_PULLUP)
 80043c8:	f1bc 0f01 	cmp.w	ip, #1
            GPIOx->BSRR = ioposition;
 80043cc:	bf0c      	ite	eq
 80043ce:	f8c0 8010 	streq.w	r8, [r0, #16]
            GPIOx->BRR = ioposition;
 80043d2:	f8c0 8014 	strne.w	r8, [r0, #20]
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 80043d6:	f04f 0c08 	mov.w	ip, #8
 80043da:	e003      	b.n	80043e4 <HAL_GPIO_Init+0x6c>
      switch (GPIO_Init->Mode)
 80043dc:	f5aa 1a80 	sub.w	sl, sl, #1048576	@ 0x100000
 80043e0:	45d1      	cmp	r9, sl
 80043e2:	d0eb      	beq.n	80043bc <HAL_GPIO_Init+0x44>
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 80043e4:	2fff      	cmp	r7, #255	@ 0xff
 80043e6:	bf99      	ittee	ls
 80043e8:	4681      	movls	r9, r0
      registeroffset = (iocurrent < GPIO_PIN_8) ? (position << 2u) : ((position - 8u) << 2u);
 80043ea:	4692      	movls	sl, r2
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 80043ec:	f100 0904 	addhi.w	r9, r0, #4
      registeroffset = (iocurrent < GPIO_PIN_8) ? (position << 2u) : ((position - 8u) << 2u);
 80043f0:	f1a2 0a20 	subhi.w	sl, r2, #32
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 80043f4:	f8d9 8000 	ldr.w	r8, [r9]
 80043f8:	f04f 0b0f 	mov.w	fp, #15
 80043fc:	fa0b fb0a 	lsl.w	fp, fp, sl
 8004400:	ea28 080b 	bic.w	r8, r8, fp
 8004404:	fa0c fa0a 	lsl.w	sl, ip, sl
 8004408:	ea48 080a 	orr.w	r8, r8, sl
 800440c:	f8c9 8000 	str.w	r8, [r9]
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8004410:	f8d1 8004 	ldr.w	r8, [r1, #4]
 8004414:	f018 5f80 	tst.w	r8, #268435456	@ 0x10000000
 8004418:	d078      	beq.n	800450c <HAL_GPIO_Init+0x194>
        __HAL_RCC_AFIO_CLK_ENABLE();
 800441a:	f8d5 8018 	ldr.w	r8, [r5, #24]
 800441e:	f048 0801 	orr.w	r8, r8, #1
 8004422:	f8c5 8018 	str.w	r8, [r5, #24]
 8004426:	f8d5 8018 	ldr.w	r8, [r5, #24]
 800442a:	f008 0801 	and.w	r8, r8, #1
 800442e:	f8cd 8004 	str.w	r8, [sp, #4]
 8004432:	f8dd 8004 	ldr.w	r8, [sp, #4]
        temp = AFIO->EXTICR[position >> 2u];
 8004436:	f023 0803 	bic.w	r8, r3, #3
 800443a:	f108 4880 	add.w	r8, r8, #1073741824	@ 0x40000000
 800443e:	f508 3880 	add.w	r8, r8, #65536	@ 0x10000
 8004442:	f8d8 a008 	ldr.w	sl, [r8, #8]
        CLEAR_BIT(temp, (0x0Fu) << (4u * (position & 0x03u)));
 8004446:	f003 0b03 	and.w	fp, r3, #3
 800444a:	ea4f 0b8b 	mov.w	fp, fp, lsl #2
 800444e:	f04f 090f 	mov.w	r9, #15
 8004452:	fa09 f90b 	lsl.w	r9, r9, fp
 8004456:	ea2a 0a09 	bic.w	sl, sl, r9
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4u * (position & 0x03u)));
 800445a:	f8df 9194 	ldr.w	r9, [pc, #404]	@ 80045f0 <HAL_GPIO_Init+0x278>
 800445e:	4548      	cmp	r0, r9
 8004460:	f000 80b0 	beq.w	80045c4 <HAL_GPIO_Init+0x24c>
 8004464:	f509 6980 	add.w	r9, r9, #1024	@ 0x400
 8004468:	4548      	cmp	r0, r9
 800446a:	f000 80ae 	beq.w	80045ca <HAL_GPIO_Init+0x252>
 800446e:	f509 6980 	add.w	r9, r9, #1024	@ 0x400
 8004472:	4548      	cmp	r0, r9
 8004474:	f000 80ac 	beq.w	80045d0 <HAL_GPIO_Init+0x258>
 8004478:	f509 6980 	add.w	r9, r9, #1024	@ 0x400
 800447c:	4548      	cmp	r0, r9
 800447e:	bf14      	ite	ne
 8004480:	f04f 0904 	movne.w	r9, #4
 8004484:	f04f 0903 	moveq.w	r9, #3
 8004488:	fa09 f90b 	lsl.w	r9, r9, fp
 800448c:	ea49 090a 	orr.w	r9, r9, sl
        AFIO->EXTICR[position >> 2u] = temp;
 8004490:	f8c8 9008 	str.w	r9, [r8, #8]


        /* Enable or disable the rising trigger */
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8004494:	f8d1 8004 	ldr.w	r8, [r1, #4]
 8004498:	f418 1f80 	tst.w	r8, #1048576	@ 0x100000
        {
          SET_BIT(EXTI->RTSR, iocurrent);
 800449c:	f8df 9154 	ldr.w	r9, [pc, #340]	@ 80045f4 <HAL_GPIO_Init+0x27c>
 80044a0:	f8d9 8008 	ldr.w	r8, [r9, #8]
 80044a4:	bf14      	ite	ne
 80044a6:	ea48 0807 	orrne.w	r8, r8, r7
        }
        else
        {
          CLEAR_BIT(EXTI->RTSR, iocurrent);
 80044aa:	ea28 0807 	biceq.w	r8, r8, r7
 80044ae:	f8c9 8008 	str.w	r8, [r9, #8]
        }

        /* Enable or disable the falling trigger */
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 80044b2:	f8d1 8004 	ldr.w	r8, [r1, #4]
 80044b6:	f418 1f00 	tst.w	r8, #2097152	@ 0x200000
        {
          SET_BIT(EXTI->FTSR, iocurrent);
 80044ba:	f8df 9138 	ldr.w	r9, [pc, #312]	@ 80045f4 <HAL_GPIO_Init+0x27c>
 80044be:	f8d9 800c 	ldr.w	r8, [r9, #12]
 80044c2:	bf14      	ite	ne
 80044c4:	ea48 0807 	orrne.w	r8, r8, r7
        }
        else
        {
          CLEAR_BIT(EXTI->FTSR, iocurrent);
 80044c8:	ea28 0807 	biceq.w	r8, r8, r7
 80044cc:	f8c9 800c 	str.w	r8, [r9, #12]
        }

        /* Configure the event mask */
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 80044d0:	f8d1 8004 	ldr.w	r8, [r1, #4]
 80044d4:	f418 3f00 	tst.w	r8, #131072	@ 0x20000
        {
          SET_BIT(EXTI->EMR, iocurrent);
 80044d8:	f8df 9118 	ldr.w	r9, [pc, #280]	@ 80045f4 <HAL_GPIO_Init+0x27c>
 80044dc:	f8d9 8004 	ldr.w	r8, [r9, #4]
 80044e0:	bf14      	ite	ne
 80044e2:	ea48 0807 	orrne.w	r8, r8, r7
        }
        else
        {
          CLEAR_BIT(EXTI->EMR, iocurrent);
 80044e6:	ea28 0807 	biceq.w	r8, r8, r7
 80044ea:	f8c9 8004 	str.w	r8, [r9, #4]
        }

        /* Configure the interrupt mask */
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 80044ee:	f8d1 8004 	ldr.w	r8, [r1, #4]
 80044f2:	f418 3f80 	tst.w	r8, #65536	@ 0x10000
        {
          SET_BIT(EXTI->IMR, iocurrent);
 80044f6:	f8df 90fc 	ldr.w	r9, [pc, #252]	@ 80045f4 <HAL_GPIO_Init+0x27c>
 80044fa:	f8d9 8000 	ldr.w	r8, [r9]
 80044fe:	bf14      	ite	ne
 8004500:	ea48 0707 	orrne.w	r7, r8, r7
        }
        else
        {
          CLEAR_BIT(EXTI->IMR, iocurrent);
 8004504:	ea28 0707 	biceq.w	r7, r8, r7
 8004508:	f8c9 7000 	str.w	r7, [r9]
        }
      }
    }

	position++;
 800450c:	3301      	adds	r3, #1
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 800450e:	f8d1 9000 	ldr.w	r9, [r1]
 8004512:	3204      	adds	r2, #4
 8004514:	fa39 f703 	lsrs.w	r7, r9, r3
 8004518:	d05d      	beq.n	80045d6 <HAL_GPIO_Init+0x25e>
    ioposition = (0x01uL << position);
 800451a:	f04f 0801 	mov.w	r8, #1
 800451e:	fa08 f803 	lsl.w	r8, r8, r3
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8004522:	ea08 0709 	and.w	r7, r8, r9
    if (iocurrent == ioposition)
 8004526:	ea38 0909 	bics.w	r9, r8, r9
 800452a:	d1ef      	bne.n	800450c <HAL_GPIO_Init+0x194>
      switch (GPIO_Init->Mode)
 800452c:	f8d1 9004 	ldr.w	r9, [r1, #4]
 8004530:	f1b9 0f12 	cmp.w	r9, #18
 8004534:	f63f af32 	bhi.w	800439c <HAL_GPIO_Init+0x24>
 8004538:	f1b9 0f12 	cmp.w	r9, #18
 800453c:	f63f af52 	bhi.w	80043e4 <HAL_GPIO_Init+0x6c>
 8004540:	f20f 0a04 	addw	sl, pc, #4
 8004544:	f85a f029 	ldr.w	pc, [sl, r9, lsl #2]
 8004548:	080043bd 	.word	0x080043bd
 800454c:	08004595 	.word	0x08004595
 8004550:	080045a5 	.word	0x080045a5
 8004554:	080045b9 	.word	0x080045b9
 8004558:	080043e5 	.word	0x080043e5
 800455c:	080043e5 	.word	0x080043e5
 8004560:	080043e5 	.word	0x080043e5
 8004564:	080043e5 	.word	0x080043e5
 8004568:	080043e5 	.word	0x080043e5
 800456c:	080043e5 	.word	0x080043e5
 8004570:	080043e5 	.word	0x080043e5
 8004574:	080043e5 	.word	0x080043e5
 8004578:	080043e5 	.word	0x080043e5
 800457c:	080043e5 	.word	0x080043e5
 8004580:	080043e5 	.word	0x080043e5
 8004584:	080043e5 	.word	0x080043e5
 8004588:	080043e5 	.word	0x080043e5
 800458c:	0800459b 	.word	0x0800459b
 8004590:	080045af 	.word	0x080045af
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_PP;
 8004594:	f8d1 c00c 	ldr.w	ip, [r1, #12]
          break;
 8004598:	e724      	b.n	80043e4 <HAL_GPIO_Init+0x6c>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_OD;
 800459a:	f8d1 c00c 	ldr.w	ip, [r1, #12]
 800459e:	f10c 0c04 	add.w	ip, ip, #4
          break;
 80045a2:	e71f      	b.n	80043e4 <HAL_GPIO_Init+0x6c>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_PP;
 80045a4:	f8d1 c00c 	ldr.w	ip, [r1, #12]
 80045a8:	f10c 0c08 	add.w	ip, ip, #8
          break;
 80045ac:	e71a      	b.n	80043e4 <HAL_GPIO_Init+0x6c>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_OD;
 80045ae:	f8d1 c00c 	ldr.w	ip, [r1, #12]
 80045b2:	f10c 0c0c 	add.w	ip, ip, #12
          break;
 80045b6:	e715      	b.n	80043e4 <HAL_GPIO_Init+0x6c>
      switch (GPIO_Init->Mode)
 80045b8:	f04f 0c00 	mov.w	ip, #0
 80045bc:	e712      	b.n	80043e4 <HAL_GPIO_Init+0x6c>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_FLOATING;
 80045be:	f04f 0c04 	mov.w	ip, #4
 80045c2:	e70f      	b.n	80043e4 <HAL_GPIO_Init+0x6c>
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4u * (position & 0x03u)));
 80045c4:	f04f 0900 	mov.w	r9, #0
 80045c8:	e75e      	b.n	8004488 <HAL_GPIO_Init+0x110>
 80045ca:	f04f 0901 	mov.w	r9, #1
 80045ce:	e75b      	b.n	8004488 <HAL_GPIO_Init+0x110>
 80045d0:	f04f 0902 	mov.w	r9, #2
 80045d4:	e758      	b.n	8004488 <HAL_GPIO_Init+0x110>
  }
}
 80045d6:	b003      	add	sp, #12
 80045d8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80045dc:	40021000 	.word	0x40021000
 80045e0:	10220000 	.word	0x10220000
 80045e4:	10310000 	.word	0x10310000
 80045e8:	10320000 	.word	0x10320000
 80045ec:	10120000 	.word	0x10120000
 80045f0:	40010800 	.word	0x40010800
 80045f4:	40010400 	.word	0x40010400

080045f8 <HAL_GPIO_ReadPin>:
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 80045f8:	6883      	ldr	r3, [r0, #8]
 80045fa:	4219      	tst	r1, r3
  else
  {
    bitstatus = GPIO_PIN_RESET;
  }
  return bitstatus;
}
 80045fc:	bf14      	ite	ne
 80045fe:	2001      	movne	r0, #1
 8004600:	2000      	moveq	r0, #0
 8004602:	4770      	bx	lr

08004604 <HAL_GPIO_WritePin>:
{
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8004604:	b10a      	cbz	r2, 800460a <HAL_GPIO_WritePin+0x6>
  {
    GPIOx->BSRR = GPIO_Pin;
 8004606:	6101      	str	r1, [r0, #16]
 8004608:	4770      	bx	lr
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
 800460a:	0409      	lsls	r1, r1, #16
 800460c:	6101      	str	r1, [r0, #16]
  }
}
 800460e:	4770      	bx	lr

08004610 <HAL_GPIO_EXTI_Callback>:
  /* Prevent unused argument(s) compilation warning */
  UNUSED(GPIO_Pin);
  /* NOTE: This function Should not be modified, when the callback is needed,
           the HAL_GPIO_EXTI_Callback could be implemented in the user file
   */
}
 8004610:	4770      	bx	lr
	...

08004614 <HAL_GPIO_EXTI_IRQHandler>:
{
 8004614:	b508      	push	{r3, lr}
  if (__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != 0x00u)
 8004616:	4b05      	ldr	r3, [pc, #20]	@ (800462c <HAL_GPIO_EXTI_IRQHandler+0x18>)
 8004618:	695b      	ldr	r3, [r3, #20]
 800461a:	4203      	tst	r3, r0
 800461c:	d100      	bne.n	8004620 <HAL_GPIO_EXTI_IRQHandler+0xc>
}
 800461e:	bd08      	pop	{r3, pc}
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 8004620:	4b02      	ldr	r3, [pc, #8]	@ (800462c <HAL_GPIO_EXTI_IRQHandler+0x18>)
 8004622:	6158      	str	r0, [r3, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 8004624:	f7ff fff4 	bl	8004610 <HAL_GPIO_EXTI_Callback>
}
 8004628:	e7f9      	b.n	800461e <HAL_GPIO_EXTI_IRQHandler+0xa>
 800462a:	bf00      	nop
 800462c:	40010400 	.word	0x40010400

08004630 <I2C_IsAcknowledgeFailed>:
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsAcknowledgeFailed(I2C_HandleTypeDef *hi2c)
{
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8004630:	6803      	ldr	r3, [r0, #0]
 8004632:	695a      	ldr	r2, [r3, #20]
 8004634:	f412 6f80 	tst.w	r2, #1024	@ 0x400
 8004638:	d101      	bne.n	800463e <I2C_IsAcknowledgeFailed+0xe>
    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);

    return HAL_ERROR;
  }
  return HAL_OK;
 800463a:	2000      	movs	r0, #0
}
 800463c:	4770      	bx	lr
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 800463e:	f46f 6280 	mvn.w	r2, #1024	@ 0x400
 8004642:	615a      	str	r2, [r3, #20]
    hi2c->PreviousState       = I2C_STATE_NONE;
 8004644:	2300      	movs	r3, #0
 8004646:	6303      	str	r3, [r0, #48]	@ 0x30
    hi2c->State               = HAL_I2C_STATE_READY;
 8004648:	2220      	movs	r2, #32
 800464a:	f880 203d 	strb.w	r2, [r0, #61]	@ 0x3d
    hi2c->Mode                = HAL_I2C_MODE_NONE;
 800464e:	f880 303e 	strb.w	r3, [r0, #62]	@ 0x3e
    hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 8004652:	6c02      	ldr	r2, [r0, #64]	@ 0x40
 8004654:	f042 0204 	orr.w	r2, r2, #4
 8004658:	6402      	str	r2, [r0, #64]	@ 0x40
    __HAL_UNLOCK(hi2c);
 800465a:	f880 303c 	strb.w	r3, [r0, #60]	@ 0x3c
    return HAL_ERROR;
 800465e:	2001      	movs	r0, #1
 8004660:	4770      	bx	lr

08004662 <I2C_WaitOnFlagUntilTimeout>:
{
 8004662:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8004666:	4605      	mov	r5, r0
 8004668:	460c      	mov	r4, r1
 800466a:	4616      	mov	r6, r2
 800466c:	461f      	mov	r7, r3
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 800466e:	f3c1 4807 	ubfx	r8, r1, #16, #8
 8004672:	f1b8 0f01 	cmp.w	r8, #1
 8004676:	682b      	ldr	r3, [r5, #0]
 8004678:	bf0c      	ite	eq
 800467a:	695b      	ldreq	r3, [r3, #20]
 800467c:	699b      	ldrne	r3, [r3, #24]
 800467e:	ea24 0c03 	bic.w	ip, r4, r3
 8004682:	fa1f fc8c 	uxth.w	ip, ip
 8004686:	fabc fc8c 	clz	ip, ip
 800468a:	ea4f 1c5c 	mov.w	ip, ip, lsr #5
 800468e:	4566      	cmp	r6, ip
 8004690:	d127      	bne.n	80046e2 <I2C_WaitOnFlagUntilTimeout+0x80>
    if (Timeout != HAL_MAX_DELAY)
 8004692:	f1b7 3fff 	cmp.w	r7, #4294967295
 8004696:	d0ec      	beq.n	8004672 <I2C_WaitOnFlagUntilTimeout+0x10>
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8004698:	f7ff f8ea 	bl	8003870 <HAL_GetTick>
 800469c:	9b06      	ldr	r3, [sp, #24]
 800469e:	1ac0      	subs	r0, r0, r3
 80046a0:	42b8      	cmp	r0, r7
 80046a2:	d801      	bhi.n	80046a8 <I2C_WaitOnFlagUntilTimeout+0x46>
 80046a4:	2f00      	cmp	r7, #0
 80046a6:	d1e4      	bne.n	8004672 <I2C_WaitOnFlagUntilTimeout+0x10>
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == Status))
 80046a8:	f1b8 0f01 	cmp.w	r8, #1
 80046ac:	682b      	ldr	r3, [r5, #0]
 80046ae:	bf0c      	ite	eq
 80046b0:	695b      	ldreq	r3, [r3, #20]
 80046b2:	699b      	ldrne	r3, [r3, #24]
 80046b4:	ea24 0303 	bic.w	r3, r4, r3
 80046b8:	b29b      	uxth	r3, r3
 80046ba:	fab3 f383 	clz	r3, r3
 80046be:	095b      	lsrs	r3, r3, #5
 80046c0:	429e      	cmp	r6, r3
 80046c2:	d1d6      	bne.n	8004672 <I2C_WaitOnFlagUntilTimeout+0x10>
          hi2c->PreviousState     = I2C_STATE_NONE;
 80046c4:	2300      	movs	r3, #0
 80046c6:	632b      	str	r3, [r5, #48]	@ 0x30
          hi2c->State             = HAL_I2C_STATE_READY;
 80046c8:	2220      	movs	r2, #32
 80046ca:	f885 203d 	strb.w	r2, [r5, #61]	@ 0x3d
          hi2c->Mode              = HAL_I2C_MODE_NONE;
 80046ce:	f885 303e 	strb.w	r3, [r5, #62]	@ 0x3e
          hi2c->ErrorCode         |= HAL_I2C_ERROR_TIMEOUT;
 80046d2:	6c2a      	ldr	r2, [r5, #64]	@ 0x40
 80046d4:	f042 0220 	orr.w	r2, r2, #32
 80046d8:	642a      	str	r2, [r5, #64]	@ 0x40
          __HAL_UNLOCK(hi2c);
 80046da:	f885 303c 	strb.w	r3, [r5, #60]	@ 0x3c
          return HAL_ERROR;
 80046de:	2001      	movs	r0, #1
 80046e0:	e000      	b.n	80046e4 <I2C_WaitOnFlagUntilTimeout+0x82>
  return HAL_OK;
 80046e2:	2000      	movs	r0, #0
}
 80046e4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}

080046e8 <I2C_WaitOnMasterAddressFlagUntilTimeout>:
{
 80046e8:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80046ec:	4605      	mov	r5, r0
 80046ee:	460e      	mov	r6, r1
 80046f0:	4617      	mov	r7, r2
 80046f2:	4699      	mov	r9, r3
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 80046f4:	f3c1 4807 	ubfx	r8, r1, #16, #8
 80046f8:	f1b8 0f01 	cmp.w	r8, #1
 80046fc:	682b      	ldr	r3, [r5, #0]
 80046fe:	bf0c      	ite	eq
 8004700:	695c      	ldreq	r4, [r3, #20]
 8004702:	699c      	ldrne	r4, [r3, #24]
 8004704:	ea26 0404 	bic.w	r4, r6, r4
 8004708:	b2a4      	uxth	r4, r4
 800470a:	3c00      	subs	r4, #0
 800470c:	bf18      	it	ne
 800470e:	2401      	movne	r4, #1
 8004710:	2c00      	cmp	r4, #0
 8004712:	d044      	beq.n	800479e <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb6>
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8004714:	682b      	ldr	r3, [r5, #0]
 8004716:	695a      	ldr	r2, [r3, #20]
 8004718:	f412 6f80 	tst.w	r2, #1024	@ 0x400
 800471c:	d127      	bne.n	800476e <I2C_WaitOnMasterAddressFlagUntilTimeout+0x86>
    if (Timeout != HAL_MAX_DELAY)
 800471e:	f1b7 3fff 	cmp.w	r7, #4294967295
 8004722:	d0e9      	beq.n	80046f8 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x10>
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8004724:	f7ff f8a4 	bl	8003870 <HAL_GetTick>
 8004728:	eba0 0009 	sub.w	r0, r0, r9
 800472c:	42b8      	cmp	r0, r7
 800472e:	d801      	bhi.n	8004734 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x4c>
 8004730:	2f00      	cmp	r7, #0
 8004732:	d1e1      	bne.n	80046f8 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x10>
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET))
 8004734:	f1b8 0f01 	cmp.w	r8, #1
 8004738:	682b      	ldr	r3, [r5, #0]
 800473a:	bf0c      	ite	eq
 800473c:	695b      	ldreq	r3, [r3, #20]
 800473e:	699b      	ldrne	r3, [r3, #24]
 8004740:	ea26 0303 	bic.w	r3, r6, r3
 8004744:	b29b      	uxth	r3, r3
 8004746:	3b00      	subs	r3, #0
 8004748:	bf18      	it	ne
 800474a:	2301      	movne	r3, #1
 800474c:	2b00      	cmp	r3, #0
 800474e:	d0d3      	beq.n	80046f8 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x10>
          hi2c->PreviousState       = I2C_STATE_NONE;
 8004750:	2300      	movs	r3, #0
 8004752:	632b      	str	r3, [r5, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 8004754:	2220      	movs	r2, #32
 8004756:	f885 203d 	strb.w	r2, [r5, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 800475a:	f885 303e 	strb.w	r3, [r5, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 800475e:	6c2a      	ldr	r2, [r5, #64]	@ 0x40
 8004760:	f042 0220 	orr.w	r2, r2, #32
 8004764:	642a      	str	r2, [r5, #64]	@ 0x40
          __HAL_UNLOCK(hi2c);
 8004766:	f885 303c 	strb.w	r3, [r5, #60]	@ 0x3c
          return HAL_ERROR;
 800476a:	2001      	movs	r0, #1
 800476c:	e015      	b.n	800479a <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb2>
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800476e:	681a      	ldr	r2, [r3, #0]
 8004770:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8004774:	601a      	str	r2, [r3, #0]
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8004776:	682b      	ldr	r3, [r5, #0]
 8004778:	f46f 6280 	mvn.w	r2, #1024	@ 0x400
 800477c:	615a      	str	r2, [r3, #20]
      hi2c->PreviousState       = I2C_STATE_NONE;
 800477e:	2300      	movs	r3, #0
 8004780:	632b      	str	r3, [r5, #48]	@ 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 8004782:	2220      	movs	r2, #32
 8004784:	f885 203d 	strb.w	r2, [r5, #61]	@ 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 8004788:	f885 303e 	strb.w	r3, [r5, #62]	@ 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 800478c:	6c2a      	ldr	r2, [r5, #64]	@ 0x40
 800478e:	f042 0204 	orr.w	r2, r2, #4
 8004792:	642a      	str	r2, [r5, #64]	@ 0x40
      __HAL_UNLOCK(hi2c);
 8004794:	f885 303c 	strb.w	r3, [r5, #60]	@ 0x3c
      return HAL_ERROR;
 8004798:	2001      	movs	r0, #1
}
 800479a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
  return HAL_OK;
 800479e:	2000      	movs	r0, #0
 80047a0:	e7fb      	b.n	800479a <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb2>

080047a2 <I2C_WaitOnTXEFlagUntilTimeout>:
{
 80047a2:	b570      	push	{r4, r5, r6, lr}
 80047a4:	4604      	mov	r4, r0
 80047a6:	460d      	mov	r5, r1
 80047a8:	4616      	mov	r6, r2
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 80047aa:	6823      	ldr	r3, [r4, #0]
 80047ac:	695b      	ldr	r3, [r3, #20]
 80047ae:	f013 0f80 	tst.w	r3, #128	@ 0x80
 80047b2:	d121      	bne.n	80047f8 <I2C_WaitOnTXEFlagUntilTimeout+0x56>
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 80047b4:	4620      	mov	r0, r4
 80047b6:	f7ff ff3b 	bl	8004630 <I2C_IsAcknowledgeFailed>
 80047ba:	b9f8      	cbnz	r0, 80047fc <I2C_WaitOnTXEFlagUntilTimeout+0x5a>
    if (Timeout != HAL_MAX_DELAY)
 80047bc:	f1b5 3fff 	cmp.w	r5, #4294967295
 80047c0:	d0f3      	beq.n	80047aa <I2C_WaitOnTXEFlagUntilTimeout+0x8>
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80047c2:	f7ff f855 	bl	8003870 <HAL_GetTick>
 80047c6:	1b80      	subs	r0, r0, r6
 80047c8:	42a8      	cmp	r0, r5
 80047ca:	d801      	bhi.n	80047d0 <I2C_WaitOnTXEFlagUntilTimeout+0x2e>
 80047cc:	2d00      	cmp	r5, #0
 80047ce:	d1ec      	bne.n	80047aa <I2C_WaitOnTXEFlagUntilTimeout+0x8>
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET))
 80047d0:	6823      	ldr	r3, [r4, #0]
 80047d2:	695b      	ldr	r3, [r3, #20]
 80047d4:	f013 0f80 	tst.w	r3, #128	@ 0x80
 80047d8:	d1e7      	bne.n	80047aa <I2C_WaitOnTXEFlagUntilTimeout+0x8>
          hi2c->PreviousState       = I2C_STATE_NONE;
 80047da:	2300      	movs	r3, #0
 80047dc:	6323      	str	r3, [r4, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 80047de:	2220      	movs	r2, #32
 80047e0:	f884 203d 	strb.w	r2, [r4, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 80047e4:	f884 303e 	strb.w	r3, [r4, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 80047e8:	6c22      	ldr	r2, [r4, #64]	@ 0x40
 80047ea:	f042 0220 	orr.w	r2, r2, #32
 80047ee:	6422      	str	r2, [r4, #64]	@ 0x40
          __HAL_UNLOCK(hi2c);
 80047f0:	f884 303c 	strb.w	r3, [r4, #60]	@ 0x3c
          return HAL_ERROR;
 80047f4:	2001      	movs	r0, #1
 80047f6:	e000      	b.n	80047fa <I2C_WaitOnTXEFlagUntilTimeout+0x58>
  return HAL_OK;
 80047f8:	2000      	movs	r0, #0
}
 80047fa:	bd70      	pop	{r4, r5, r6, pc}
      return HAL_ERROR;
 80047fc:	2001      	movs	r0, #1
 80047fe:	e7fc      	b.n	80047fa <I2C_WaitOnTXEFlagUntilTimeout+0x58>

08004800 <I2C_RequestMemoryWrite>:
{
 8004800:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8004804:	b085      	sub	sp, #20
 8004806:	4604      	mov	r4, r0
 8004808:	460d      	mov	r5, r1
 800480a:	4691      	mov	r9, r2
 800480c:	461f      	mov	r7, r3
 800480e:	f8dd 8030 	ldr.w	r8, [sp, #48]	@ 0x30
 8004812:	9e0d      	ldr	r6, [sp, #52]	@ 0x34
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8004814:	6803      	ldr	r3, [r0, #0]
 8004816:	6819      	ldr	r1, [r3, #0]
 8004818:	f441 7180 	orr.w	r1, r1, #256	@ 0x100
 800481c:	6019      	str	r1, [r3, #0]
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 800481e:	9600      	str	r6, [sp, #0]
 8004820:	4643      	mov	r3, r8
 8004822:	2200      	movs	r2, #0
 8004824:	f04f 1101 	mov.w	r1, #65537	@ 0x10001
 8004828:	f7ff ff1b 	bl	8004662 <I2C_WaitOnFlagUntilTimeout>
 800482c:	b970      	cbnz	r0, 800484c <I2C_RequestMemoryWrite+0x4c>
  hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 800482e:	6823      	ldr	r3, [r4, #0]
 8004830:	f005 05fe 	and.w	r5, r5, #254	@ 0xfe
 8004834:	611d      	str	r5, [r3, #16]
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8004836:	4633      	mov	r3, r6
 8004838:	4642      	mov	r2, r8
 800483a:	4928      	ldr	r1, [pc, #160]	@ (80048dc <I2C_RequestMemoryWrite+0xdc>)
 800483c:	4620      	mov	r0, r4
 800483e:	f7ff ff53 	bl	80046e8 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8004842:	b168      	cbz	r0, 8004860 <I2C_RequestMemoryWrite+0x60>
    return HAL_ERROR;
 8004844:	2001      	movs	r0, #1
}
 8004846:	b005      	add	sp, #20
 8004848:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 800484c:	6823      	ldr	r3, [r4, #0]
 800484e:	681b      	ldr	r3, [r3, #0]
 8004850:	f413 7f80 	tst.w	r3, #256	@ 0x100
 8004854:	d040      	beq.n	80048d8 <I2C_RequestMemoryWrite+0xd8>
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8004856:	f44f 7300 	mov.w	r3, #512	@ 0x200
 800485a:	6423      	str	r3, [r4, #64]	@ 0x40
    return HAL_TIMEOUT;
 800485c:	2003      	movs	r0, #3
 800485e:	e7f2      	b.n	8004846 <I2C_RequestMemoryWrite+0x46>
  __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8004860:	2300      	movs	r3, #0
 8004862:	9303      	str	r3, [sp, #12]
 8004864:	6823      	ldr	r3, [r4, #0]
 8004866:	695a      	ldr	r2, [r3, #20]
 8004868:	9203      	str	r2, [sp, #12]
 800486a:	699b      	ldr	r3, [r3, #24]
 800486c:	9303      	str	r3, [sp, #12]
 800486e:	9b03      	ldr	r3, [sp, #12]
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8004870:	4632      	mov	r2, r6
 8004872:	4641      	mov	r1, r8
 8004874:	4620      	mov	r0, r4
 8004876:	f7ff ff94 	bl	80047a2 <I2C_WaitOnTXEFlagUntilTimeout>
 800487a:	b930      	cbnz	r0, 800488a <I2C_RequestMemoryWrite+0x8a>
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 800487c:	2f01      	cmp	r7, #1
 800487e:	d110      	bne.n	80048a2 <I2C_RequestMemoryWrite+0xa2>
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 8004880:	6823      	ldr	r3, [r4, #0]
 8004882:	fa5f f689 	uxtb.w	r6, r9
 8004886:	611e      	str	r6, [r3, #16]
 8004888:	e7dd      	b.n	8004846 <I2C_RequestMemoryWrite+0x46>
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 800488a:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 800488c:	2b04      	cmp	r3, #4
 800488e:	d001      	beq.n	8004894 <I2C_RequestMemoryWrite+0x94>
    return HAL_ERROR;
 8004890:	2001      	movs	r0, #1
 8004892:	e7d8      	b.n	8004846 <I2C_RequestMemoryWrite+0x46>
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004894:	6822      	ldr	r2, [r4, #0]
 8004896:	6813      	ldr	r3, [r2, #0]
 8004898:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 800489c:	6013      	str	r3, [r2, #0]
    return HAL_ERROR;
 800489e:	2001      	movs	r0, #1
 80048a0:	e7d1      	b.n	8004846 <I2C_RequestMemoryWrite+0x46>
    hi2c->Instance->DR = I2C_MEM_ADD_MSB(MemAddress);
 80048a2:	6823      	ldr	r3, [r4, #0]
 80048a4:	ea4f 2219 	mov.w	r2, r9, lsr #8
 80048a8:	611a      	str	r2, [r3, #16]
    if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 80048aa:	4632      	mov	r2, r6
 80048ac:	4641      	mov	r1, r8
 80048ae:	4620      	mov	r0, r4
 80048b0:	f7ff ff77 	bl	80047a2 <I2C_WaitOnTXEFlagUntilTimeout>
 80048b4:	b920      	cbnz	r0, 80048c0 <I2C_RequestMemoryWrite+0xc0>
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 80048b6:	6823      	ldr	r3, [r4, #0]
 80048b8:	fa5f f689 	uxtb.w	r6, r9
 80048bc:	611e      	str	r6, [r3, #16]
 80048be:	e7c2      	b.n	8004846 <I2C_RequestMemoryWrite+0x46>
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 80048c0:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 80048c2:	2b04      	cmp	r3, #4
 80048c4:	d001      	beq.n	80048ca <I2C_RequestMemoryWrite+0xca>
      return HAL_ERROR;
 80048c6:	2001      	movs	r0, #1
 80048c8:	e7bd      	b.n	8004846 <I2C_RequestMemoryWrite+0x46>
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80048ca:	6822      	ldr	r2, [r4, #0]
 80048cc:	6813      	ldr	r3, [r2, #0]
 80048ce:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 80048d2:	6013      	str	r3, [r2, #0]
      return HAL_ERROR;
 80048d4:	2001      	movs	r0, #1
 80048d6:	e7b6      	b.n	8004846 <I2C_RequestMemoryWrite+0x46>
    return HAL_TIMEOUT;
 80048d8:	2003      	movs	r0, #3
 80048da:	e7b4      	b.n	8004846 <I2C_RequestMemoryWrite+0x46>
 80048dc:	00010002 	.word	0x00010002

080048e0 <I2C_WaitOnBTFFlagUntilTimeout>:
{
 80048e0:	b570      	push	{r4, r5, r6, lr}
 80048e2:	4604      	mov	r4, r0
 80048e4:	460d      	mov	r5, r1
 80048e6:	4616      	mov	r6, r2
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 80048e8:	6823      	ldr	r3, [r4, #0]
 80048ea:	695b      	ldr	r3, [r3, #20]
 80048ec:	f013 0f04 	tst.w	r3, #4
 80048f0:	d121      	bne.n	8004936 <I2C_WaitOnBTFFlagUntilTimeout+0x56>
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 80048f2:	4620      	mov	r0, r4
 80048f4:	f7ff fe9c 	bl	8004630 <I2C_IsAcknowledgeFailed>
 80048f8:	b9f8      	cbnz	r0, 800493a <I2C_WaitOnBTFFlagUntilTimeout+0x5a>
    if (Timeout != HAL_MAX_DELAY)
 80048fa:	f1b5 3fff 	cmp.w	r5, #4294967295
 80048fe:	d0f3      	beq.n	80048e8 <I2C_WaitOnBTFFlagUntilTimeout+0x8>
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8004900:	f7fe ffb6 	bl	8003870 <HAL_GetTick>
 8004904:	1b80      	subs	r0, r0, r6
 8004906:	42a8      	cmp	r0, r5
 8004908:	d801      	bhi.n	800490e <I2C_WaitOnBTFFlagUntilTimeout+0x2e>
 800490a:	2d00      	cmp	r5, #0
 800490c:	d1ec      	bne.n	80048e8 <I2C_WaitOnBTFFlagUntilTimeout+0x8>
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET))
 800490e:	6823      	ldr	r3, [r4, #0]
 8004910:	695b      	ldr	r3, [r3, #20]
 8004912:	f013 0f04 	tst.w	r3, #4
 8004916:	d1e7      	bne.n	80048e8 <I2C_WaitOnBTFFlagUntilTimeout+0x8>
          hi2c->PreviousState       = I2C_STATE_NONE;
 8004918:	2300      	movs	r3, #0
 800491a:	6323      	str	r3, [r4, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 800491c:	2220      	movs	r2, #32
 800491e:	f884 203d 	strb.w	r2, [r4, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 8004922:	f884 303e 	strb.w	r3, [r4, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8004926:	6c22      	ldr	r2, [r4, #64]	@ 0x40
 8004928:	f042 0220 	orr.w	r2, r2, #32
 800492c:	6422      	str	r2, [r4, #64]	@ 0x40
          __HAL_UNLOCK(hi2c);
 800492e:	f884 303c 	strb.w	r3, [r4, #60]	@ 0x3c
          return HAL_ERROR;
 8004932:	2001      	movs	r0, #1
 8004934:	e000      	b.n	8004938 <I2C_WaitOnBTFFlagUntilTimeout+0x58>
  return HAL_OK;
 8004936:	2000      	movs	r0, #0
}
 8004938:	bd70      	pop	{r4, r5, r6, pc}
      return HAL_ERROR;
 800493a:	2001      	movs	r0, #1
 800493c:	e7fc      	b.n	8004938 <I2C_WaitOnBTFFlagUntilTimeout+0x58>
	...

08004940 <HAL_I2C_Init>:
  if (hi2c == NULL)
 8004940:	2800      	cmp	r0, #0
 8004942:	f000 80b1 	beq.w	8004aa8 <HAL_I2C_Init+0x168>
{
 8004946:	b538      	push	{r3, r4, r5, lr}
 8004948:	4604      	mov	r4, r0
  if (hi2c->State == HAL_I2C_STATE_RESET)
 800494a:	f890 303d 	ldrb.w	r3, [r0, #61]	@ 0x3d
 800494e:	2b00      	cmp	r3, #0
 8004950:	d074      	beq.n	8004a3c <HAL_I2C_Init+0xfc>
  hi2c->State = HAL_I2C_STATE_BUSY;
 8004952:	2324      	movs	r3, #36	@ 0x24
 8004954:	f884 303d 	strb.w	r3, [r4, #61]	@ 0x3d
  __HAL_I2C_DISABLE(hi2c);
 8004958:	6822      	ldr	r2, [r4, #0]
 800495a:	6813      	ldr	r3, [r2, #0]
 800495c:	f023 0301 	bic.w	r3, r3, #1
 8004960:	6013      	str	r3, [r2, #0]
  hi2c->Instance->CR1 |= I2C_CR1_SWRST;
 8004962:	6822      	ldr	r2, [r4, #0]
 8004964:	6813      	ldr	r3, [r2, #0]
 8004966:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800496a:	6013      	str	r3, [r2, #0]
  hi2c->Instance->CR1 &= ~I2C_CR1_SWRST;
 800496c:	6822      	ldr	r2, [r4, #0]
 800496e:	6813      	ldr	r3, [r2, #0]
 8004970:	f423 4300 	bic.w	r3, r3, #32768	@ 0x8000
 8004974:	6013      	str	r3, [r2, #0]
  pclk1 = HAL_RCC_GetPCLK1Freq();
 8004976:	f000 fc53 	bl	8005220 <HAL_RCC_GetPCLK1Freq>
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 800497a:	6862      	ldr	r2, [r4, #4]
 800497c:	4b4c      	ldr	r3, [pc, #304]	@ (8004ab0 <HAL_I2C_Init+0x170>)
 800497e:	429a      	cmp	r2, r3
 8004980:	d861      	bhi.n	8004a46 <HAL_I2C_Init+0x106>
 8004982:	4b4c      	ldr	r3, [pc, #304]	@ (8004ab4 <HAL_I2C_Init+0x174>)
 8004984:	4298      	cmp	r0, r3
 8004986:	f240 8091 	bls.w	8004aac <HAL_I2C_Init+0x16c>
  freqrange = I2C_FREQRANGE(pclk1);
 800498a:	494b      	ldr	r1, [pc, #300]	@ (8004ab8 <HAL_I2C_Init+0x178>)
 800498c:	fba1 3100 	umull	r3, r1, r1, r0
 8004990:	0c8b      	lsrs	r3, r1, #18
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 8004992:	6825      	ldr	r5, [r4, #0]
 8004994:	686a      	ldr	r2, [r5, #4]
 8004996:	f022 023f 	bic.w	r2, r2, #63	@ 0x3f
 800499a:	ea42 4291 	orr.w	r2, r2, r1, lsr #18
 800499e:	606a      	str	r2, [r5, #4]
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 80049a0:	6821      	ldr	r1, [r4, #0]
 80049a2:	6a0a      	ldr	r2, [r1, #32]
 80049a4:	f022 023f 	bic.w	r2, r2, #63	@ 0x3f
 80049a8:	4d41      	ldr	r5, [pc, #260]	@ (8004ab0 <HAL_I2C_Init+0x170>)
 80049aa:	f8d4 c004 	ldr.w	ip, [r4, #4]
 80049ae:	45ac      	cmp	ip, r5
 80049b0:	d84e      	bhi.n	8004a50 <HAL_I2C_Init+0x110>
 80049b2:	3301      	adds	r3, #1
 80049b4:	4313      	orrs	r3, r2
 80049b6:	620b      	str	r3, [r1, #32]
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 80049b8:	6821      	ldr	r1, [r4, #0]
 80049ba:	69ca      	ldr	r2, [r1, #28]
 80049bc:	f422 424f 	bic.w	r2, r2, #52992	@ 0xcf00
 80049c0:	f022 02ff 	bic.w	r2, r2, #255	@ 0xff
 80049c4:	6865      	ldr	r5, [r4, #4]
 80049c6:	4b3a      	ldr	r3, [pc, #232]	@ (8004ab0 <HAL_I2C_Init+0x170>)
 80049c8:	429d      	cmp	r5, r3
 80049ca:	d84b      	bhi.n	8004a64 <HAL_I2C_Init+0x124>
 80049cc:	1e43      	subs	r3, r0, #1
 80049ce:	006d      	lsls	r5, r5, #1
 80049d0:	fbb3 f3f5 	udiv	r3, r3, r5
 80049d4:	3301      	adds	r3, #1
 80049d6:	f640 70fc 	movw	r0, #4092	@ 0xffc
 80049da:	4203      	tst	r3, r0
 80049dc:	d05e      	beq.n	8004a9c <HAL_I2C_Init+0x15c>
 80049de:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80049e2:	431a      	orrs	r2, r3
 80049e4:	61ca      	str	r2, [r1, #28]
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 80049e6:	6821      	ldr	r1, [r4, #0]
 80049e8:	680a      	ldr	r2, [r1, #0]
 80049ea:	69e3      	ldr	r3, [r4, #28]
 80049ec:	6a20      	ldr	r0, [r4, #32]
 80049ee:	4303      	orrs	r3, r0
 80049f0:	f022 02c0 	bic.w	r2, r2, #192	@ 0xc0
 80049f4:	4313      	orrs	r3, r2
 80049f6:	600b      	str	r3, [r1, #0]
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 80049f8:	6821      	ldr	r1, [r4, #0]
 80049fa:	688a      	ldr	r2, [r1, #8]
 80049fc:	6923      	ldr	r3, [r4, #16]
 80049fe:	68e0      	ldr	r0, [r4, #12]
 8004a00:	4303      	orrs	r3, r0
 8004a02:	f422 4203 	bic.w	r2, r2, #33536	@ 0x8300
 8004a06:	f022 02ff 	bic.w	r2, r2, #255	@ 0xff
 8004a0a:	4313      	orrs	r3, r2
 8004a0c:	608b      	str	r3, [r1, #8]
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 8004a0e:	6821      	ldr	r1, [r4, #0]
 8004a10:	68ca      	ldr	r2, [r1, #12]
 8004a12:	6963      	ldr	r3, [r4, #20]
 8004a14:	69a0      	ldr	r0, [r4, #24]
 8004a16:	4303      	orrs	r3, r0
 8004a18:	f022 02ff 	bic.w	r2, r2, #255	@ 0xff
 8004a1c:	4313      	orrs	r3, r2
 8004a1e:	60cb      	str	r3, [r1, #12]
  __HAL_I2C_ENABLE(hi2c);
 8004a20:	6822      	ldr	r2, [r4, #0]
 8004a22:	6813      	ldr	r3, [r2, #0]
 8004a24:	f043 0301 	orr.w	r3, r3, #1
 8004a28:	6013      	str	r3, [r2, #0]
  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8004a2a:	2000      	movs	r0, #0
 8004a2c:	6420      	str	r0, [r4, #64]	@ 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 8004a2e:	2320      	movs	r3, #32
 8004a30:	f884 303d 	strb.w	r3, [r4, #61]	@ 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 8004a34:	6320      	str	r0, [r4, #48]	@ 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8004a36:	f884 003e 	strb.w	r0, [r4, #62]	@ 0x3e
}
 8004a3a:	bd38      	pop	{r3, r4, r5, pc}
    hi2c->Lock = HAL_UNLOCKED;
 8004a3c:	f880 303c 	strb.w	r3, [r0, #60]	@ 0x3c
    HAL_I2C_MspInit(hi2c);
 8004a40:	f7fe fc1a 	bl	8003278 <HAL_I2C_MspInit>
 8004a44:	e785      	b.n	8004952 <HAL_I2C_Init+0x12>
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 8004a46:	4b1d      	ldr	r3, [pc, #116]	@ (8004abc <HAL_I2C_Init+0x17c>)
 8004a48:	4298      	cmp	r0, r3
 8004a4a:	d89e      	bhi.n	800498a <HAL_I2C_Init+0x4a>
    return HAL_ERROR;
 8004a4c:	2001      	movs	r0, #1
 8004a4e:	e7f4      	b.n	8004a3a <HAL_I2C_Init+0xfa>
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 8004a50:	f44f 7596 	mov.w	r5, #300	@ 0x12c
 8004a54:	fb05 f303 	mul.w	r3, r5, r3
 8004a58:	4d19      	ldr	r5, [pc, #100]	@ (8004ac0 <HAL_I2C_Init+0x180>)
 8004a5a:	fba5 5303 	umull	r5, r3, r5, r3
 8004a5e:	099b      	lsrs	r3, r3, #6
 8004a60:	3301      	adds	r3, #1
 8004a62:	e7a7      	b.n	80049b4 <HAL_I2C_Init+0x74>
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 8004a64:	68a3      	ldr	r3, [r4, #8]
 8004a66:	b95b      	cbnz	r3, 8004a80 <HAL_I2C_Init+0x140>
 8004a68:	1e43      	subs	r3, r0, #1
 8004a6a:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8004a6e:	fbb3 f3f5 	udiv	r3, r3, r5
 8004a72:	3301      	adds	r3, #1
 8004a74:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8004a78:	b193      	cbz	r3, 8004aa0 <HAL_I2C_Init+0x160>
 8004a7a:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8004a7e:	e7b0      	b.n	80049e2 <HAL_I2C_Init+0xa2>
 8004a80:	1e43      	subs	r3, r0, #1
 8004a82:	eb05 0585 	add.w	r5, r5, r5, lsl #2
 8004a86:	eb05 0585 	add.w	r5, r5, r5, lsl #2
 8004a8a:	fbb3 f3f5 	udiv	r3, r3, r5
 8004a8e:	3301      	adds	r3, #1
 8004a90:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8004a94:	b133      	cbz	r3, 8004aa4 <HAL_I2C_Init+0x164>
 8004a96:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 8004a9a:	e7a2      	b.n	80049e2 <HAL_I2C_Init+0xa2>
 8004a9c:	2304      	movs	r3, #4
 8004a9e:	e7a0      	b.n	80049e2 <HAL_I2C_Init+0xa2>
 8004aa0:	2301      	movs	r3, #1
 8004aa2:	e79e      	b.n	80049e2 <HAL_I2C_Init+0xa2>
 8004aa4:	2301      	movs	r3, #1
 8004aa6:	e79c      	b.n	80049e2 <HAL_I2C_Init+0xa2>
    return HAL_ERROR;
 8004aa8:	2001      	movs	r0, #1
}
 8004aaa:	4770      	bx	lr
    return HAL_ERROR;
 8004aac:	2001      	movs	r0, #1
 8004aae:	e7c4      	b.n	8004a3a <HAL_I2C_Init+0xfa>
 8004ab0:	000186a0 	.word	0x000186a0
 8004ab4:	001e847f 	.word	0x001e847f
 8004ab8:	431bde83 	.word	0x431bde83
 8004abc:	003d08ff 	.word	0x003d08ff
 8004ac0:	10624dd3 	.word	0x10624dd3

08004ac4 <HAL_I2C_Mem_Write>:
{
 8004ac4:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8004ac8:	b083      	sub	sp, #12
 8004aca:	4604      	mov	r4, r0
 8004acc:	460f      	mov	r7, r1
 8004ace:	4690      	mov	r8, r2
 8004ad0:	4699      	mov	r9, r3
 8004ad2:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
  uint32_t tickstart = HAL_GetTick();
 8004ad4:	f7fe fecc 	bl	8003870 <HAL_GetTick>
 8004ad8:	4605      	mov	r5, r0
  if (hi2c->State == HAL_I2C_STATE_READY)
 8004ada:	f894 003d 	ldrb.w	r0, [r4, #61]	@ 0x3d
 8004ade:	b2c0      	uxtb	r0, r0
 8004ae0:	2820      	cmp	r0, #32
 8004ae2:	d003      	beq.n	8004aec <HAL_I2C_Mem_Write+0x28>
    return HAL_BUSY;
 8004ae4:	2002      	movs	r0, #2
}
 8004ae6:	b003      	add	sp, #12
 8004ae8:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8004aec:	9500      	str	r5, [sp, #0]
 8004aee:	2319      	movs	r3, #25
 8004af0:	2201      	movs	r2, #1
 8004af2:	494d      	ldr	r1, [pc, #308]	@ (8004c28 <HAL_I2C_Mem_Write+0x164>)
 8004af4:	4620      	mov	r0, r4
 8004af6:	f7ff fdb4 	bl	8004662 <I2C_WaitOnFlagUntilTimeout>
 8004afa:	2800      	cmp	r0, #0
 8004afc:	f040 808d 	bne.w	8004c1a <HAL_I2C_Mem_Write+0x156>
    __HAL_LOCK(hi2c);
 8004b00:	f894 303c 	ldrb.w	r3, [r4, #60]	@ 0x3c
 8004b04:	2b01      	cmp	r3, #1
 8004b06:	f000 808a 	beq.w	8004c1e <HAL_I2C_Mem_Write+0x15a>
 8004b0a:	2301      	movs	r3, #1
 8004b0c:	f884 303c 	strb.w	r3, [r4, #60]	@ 0x3c
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8004b10:	6823      	ldr	r3, [r4, #0]
 8004b12:	681a      	ldr	r2, [r3, #0]
 8004b14:	f012 0f01 	tst.w	r2, #1
 8004b18:	d103      	bne.n	8004b22 <HAL_I2C_Mem_Write+0x5e>
      __HAL_I2C_ENABLE(hi2c);
 8004b1a:	681a      	ldr	r2, [r3, #0]
 8004b1c:	f042 0201 	orr.w	r2, r2, #1
 8004b20:	601a      	str	r2, [r3, #0]
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8004b22:	6822      	ldr	r2, [r4, #0]
 8004b24:	6813      	ldr	r3, [r2, #0]
 8004b26:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 8004b2a:	6013      	str	r3, [r2, #0]
    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 8004b2c:	2321      	movs	r3, #33	@ 0x21
 8004b2e:	f884 303d 	strb.w	r3, [r4, #61]	@ 0x3d
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 8004b32:	2340      	movs	r3, #64	@ 0x40
 8004b34:	f884 303e 	strb.w	r3, [r4, #62]	@ 0x3e
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8004b38:	2300      	movs	r3, #0
 8004b3a:	6423      	str	r3, [r4, #64]	@ 0x40
    hi2c->pBuffPtr    = pData;
 8004b3c:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8004b3e:	6263      	str	r3, [r4, #36]	@ 0x24
    hi2c->XferCount   = Size;
 8004b40:	f8bd 302c 	ldrh.w	r3, [sp, #44]	@ 0x2c
 8004b44:	8563      	strh	r3, [r4, #42]	@ 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 8004b46:	8d63      	ldrh	r3, [r4, #42]	@ 0x2a
 8004b48:	8523      	strh	r3, [r4, #40]	@ 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8004b4a:	4b38      	ldr	r3, [pc, #224]	@ (8004c2c <HAL_I2C_Mem_Write+0x168>)
 8004b4c:	62e3      	str	r3, [r4, #44]	@ 0x2c
    if (I2C_RequestMemoryWrite(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 8004b4e:	9501      	str	r5, [sp, #4]
 8004b50:	9600      	str	r6, [sp, #0]
 8004b52:	464b      	mov	r3, r9
 8004b54:	4642      	mov	r2, r8
 8004b56:	4639      	mov	r1, r7
 8004b58:	4620      	mov	r0, r4
 8004b5a:	f7ff fe51 	bl	8004800 <I2C_RequestMemoryWrite>
 8004b5e:	2800      	cmp	r0, #0
 8004b60:	d15f      	bne.n	8004c22 <HAL_I2C_Mem_Write+0x15e>
    while (hi2c->XferSize > 0U)
 8004b62:	8d23      	ldrh	r3, [r4, #40]	@ 0x28
 8004b64:	b9d3      	cbnz	r3, 8004b9c <HAL_I2C_Mem_Write+0xd8>
    if (I2C_WaitOnBTFFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8004b66:	462a      	mov	r2, r5
 8004b68:	4631      	mov	r1, r6
 8004b6a:	4620      	mov	r0, r4
 8004b6c:	f7ff feb8 	bl	80048e0 <I2C_WaitOnBTFFlagUntilTimeout>
 8004b70:	2800      	cmp	r0, #0
 8004b72:	d044      	beq.n	8004bfe <HAL_I2C_Mem_Write+0x13a>
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8004b74:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 8004b76:	2b04      	cmp	r3, #4
 8004b78:	d03a      	beq.n	8004bf0 <HAL_I2C_Mem_Write+0x12c>
      return HAL_ERROR;
 8004b7a:	2001      	movs	r0, #1
 8004b7c:	e7b3      	b.n	8004ae6 <HAL_I2C_Mem_Write+0x22>
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8004b7e:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 8004b80:	2b04      	cmp	r3, #4
 8004b82:	d001      	beq.n	8004b88 <HAL_I2C_Mem_Write+0xc4>
        return HAL_ERROR;
 8004b84:	2001      	movs	r0, #1
 8004b86:	e7ae      	b.n	8004ae6 <HAL_I2C_Mem_Write+0x22>
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004b88:	6822      	ldr	r2, [r4, #0]
 8004b8a:	6813      	ldr	r3, [r2, #0]
 8004b8c:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8004b90:	6013      	str	r3, [r2, #0]
        return HAL_ERROR;
 8004b92:	2001      	movs	r0, #1
 8004b94:	e7a7      	b.n	8004ae6 <HAL_I2C_Mem_Write+0x22>
    while (hi2c->XferSize > 0U)
 8004b96:	8d23      	ldrh	r3, [r4, #40]	@ 0x28
 8004b98:	2b00      	cmp	r3, #0
 8004b9a:	d0e4      	beq.n	8004b66 <HAL_I2C_Mem_Write+0xa2>
      if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8004b9c:	462a      	mov	r2, r5
 8004b9e:	4631      	mov	r1, r6
 8004ba0:	4620      	mov	r0, r4
 8004ba2:	f7ff fdfe 	bl	80047a2 <I2C_WaitOnTXEFlagUntilTimeout>
 8004ba6:	2800      	cmp	r0, #0
 8004ba8:	d1e9      	bne.n	8004b7e <HAL_I2C_Mem_Write+0xba>
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 8004baa:	6823      	ldr	r3, [r4, #0]
 8004bac:	6a62      	ldr	r2, [r4, #36]	@ 0x24
 8004bae:	7812      	ldrb	r2, [r2, #0]
 8004bb0:	611a      	str	r2, [r3, #16]
      hi2c->pBuffPtr++;
 8004bb2:	6a60      	ldr	r0, [r4, #36]	@ 0x24
 8004bb4:	1c43      	adds	r3, r0, #1
 8004bb6:	6263      	str	r3, [r4, #36]	@ 0x24
      hi2c->XferSize--;
 8004bb8:	8d23      	ldrh	r3, [r4, #40]	@ 0x28
 8004bba:	3b01      	subs	r3, #1
 8004bbc:	b29b      	uxth	r3, r3
 8004bbe:	8523      	strh	r3, [r4, #40]	@ 0x28
      hi2c->XferCount--;
 8004bc0:	8d61      	ldrh	r1, [r4, #42]	@ 0x2a
 8004bc2:	3901      	subs	r1, #1
 8004bc4:	b289      	uxth	r1, r1
 8004bc6:	8561      	strh	r1, [r4, #42]	@ 0x2a
      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET) && (hi2c->XferSize != 0U))
 8004bc8:	6822      	ldr	r2, [r4, #0]
 8004bca:	6951      	ldr	r1, [r2, #20]
 8004bcc:	f011 0f04 	tst.w	r1, #4
 8004bd0:	d0e1      	beq.n	8004b96 <HAL_I2C_Mem_Write+0xd2>
 8004bd2:	2b00      	cmp	r3, #0
 8004bd4:	d0c7      	beq.n	8004b66 <HAL_I2C_Mem_Write+0xa2>
        hi2c->Instance->DR = *hi2c->pBuffPtr;
 8004bd6:	7843      	ldrb	r3, [r0, #1]
 8004bd8:	6113      	str	r3, [r2, #16]
        hi2c->pBuffPtr++;
 8004bda:	6a63      	ldr	r3, [r4, #36]	@ 0x24
 8004bdc:	3301      	adds	r3, #1
 8004bde:	6263      	str	r3, [r4, #36]	@ 0x24
        hi2c->XferSize--;
 8004be0:	8d23      	ldrh	r3, [r4, #40]	@ 0x28
 8004be2:	3b01      	subs	r3, #1
 8004be4:	8523      	strh	r3, [r4, #40]	@ 0x28
        hi2c->XferCount--;
 8004be6:	8d63      	ldrh	r3, [r4, #42]	@ 0x2a
 8004be8:	3b01      	subs	r3, #1
 8004bea:	b29b      	uxth	r3, r3
 8004bec:	8563      	strh	r3, [r4, #42]	@ 0x2a
 8004bee:	e7d2      	b.n	8004b96 <HAL_I2C_Mem_Write+0xd2>
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004bf0:	6822      	ldr	r2, [r4, #0]
 8004bf2:	6813      	ldr	r3, [r2, #0]
 8004bf4:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8004bf8:	6013      	str	r3, [r2, #0]
      return HAL_ERROR;
 8004bfa:	2001      	movs	r0, #1
 8004bfc:	e773      	b.n	8004ae6 <HAL_I2C_Mem_Write+0x22>
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004bfe:	6822      	ldr	r2, [r4, #0]
 8004c00:	6813      	ldr	r3, [r2, #0]
 8004c02:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8004c06:	6013      	str	r3, [r2, #0]
    hi2c->State = HAL_I2C_STATE_READY;
 8004c08:	2320      	movs	r3, #32
 8004c0a:	f884 303d 	strb.w	r3, [r4, #61]	@ 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8004c0e:	2300      	movs	r3, #0
 8004c10:	f884 303e 	strb.w	r3, [r4, #62]	@ 0x3e
    __HAL_UNLOCK(hi2c);
 8004c14:	f884 303c 	strb.w	r3, [r4, #60]	@ 0x3c
    return HAL_OK;
 8004c18:	e765      	b.n	8004ae6 <HAL_I2C_Mem_Write+0x22>
      return HAL_BUSY;
 8004c1a:	2002      	movs	r0, #2
 8004c1c:	e763      	b.n	8004ae6 <HAL_I2C_Mem_Write+0x22>
    __HAL_LOCK(hi2c);
 8004c1e:	2002      	movs	r0, #2
 8004c20:	e761      	b.n	8004ae6 <HAL_I2C_Mem_Write+0x22>
      return HAL_ERROR;
 8004c22:	2001      	movs	r0, #1
 8004c24:	e75f      	b.n	8004ae6 <HAL_I2C_Mem_Write+0x22>
 8004c26:	bf00      	nop
 8004c28:	00100002 	.word	0x00100002
 8004c2c:	ffff0000 	.word	0xffff0000

08004c30 <HAL_RCC_OscConfig>:
{
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8004c30:	2800      	cmp	r0, #0
 8004c32:	f000 8201 	beq.w	8005038 <HAL_RCC_OscConfig+0x408>
{
 8004c36:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8004c3a:	b082      	sub	sp, #8
 8004c3c:	4604      	mov	r4, r0

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8004c3e:	6803      	ldr	r3, [r0, #0]
 8004c40:	f013 0f01 	tst.w	r3, #1
 8004c44:	d02c      	beq.n	8004ca0 <HAL_RCC_OscConfig+0x70>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 8004c46:	4b9f      	ldr	r3, [pc, #636]	@ (8004ec4 <HAL_RCC_OscConfig+0x294>)
 8004c48:	685b      	ldr	r3, [r3, #4]
 8004c4a:	f003 030c 	and.w	r3, r3, #12
 8004c4e:	2b04      	cmp	r3, #4
 8004c50:	d01d      	beq.n	8004c8e <HAL_RCC_OscConfig+0x5e>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 8004c52:	4b9c      	ldr	r3, [pc, #624]	@ (8004ec4 <HAL_RCC_OscConfig+0x294>)
 8004c54:	685b      	ldr	r3, [r3, #4]
 8004c56:	f003 030c 	and.w	r3, r3, #12
 8004c5a:	2b08      	cmp	r3, #8
 8004c5c:	d012      	beq.n	8004c84 <HAL_RCC_OscConfig+0x54>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8004c5e:	6863      	ldr	r3, [r4, #4]
 8004c60:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8004c64:	d041      	beq.n	8004cea <HAL_RCC_OscConfig+0xba>
 8004c66:	2b00      	cmp	r3, #0
 8004c68:	d155      	bne.n	8004d16 <HAL_RCC_OscConfig+0xe6>
 8004c6a:	f103 4380 	add.w	r3, r3, #1073741824	@ 0x40000000
 8004c6e:	f503 3304 	add.w	r3, r3, #135168	@ 0x21000
 8004c72:	681a      	ldr	r2, [r3, #0]
 8004c74:	f422 3280 	bic.w	r2, r2, #65536	@ 0x10000
 8004c78:	601a      	str	r2, [r3, #0]
 8004c7a:	681a      	ldr	r2, [r3, #0]
 8004c7c:	f422 2280 	bic.w	r2, r2, #262144	@ 0x40000
 8004c80:	601a      	str	r2, [r3, #0]
 8004c82:	e037      	b.n	8004cf4 <HAL_RCC_OscConfig+0xc4>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 8004c84:	4b8f      	ldr	r3, [pc, #572]	@ (8004ec4 <HAL_RCC_OscConfig+0x294>)
 8004c86:	685b      	ldr	r3, [r3, #4]
 8004c88:	f413 3f80 	tst.w	r3, #65536	@ 0x10000
 8004c8c:	d0e7      	beq.n	8004c5e <HAL_RCC_OscConfig+0x2e>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8004c8e:	4b8d      	ldr	r3, [pc, #564]	@ (8004ec4 <HAL_RCC_OscConfig+0x294>)
 8004c90:	681b      	ldr	r3, [r3, #0]
 8004c92:	f413 3f00 	tst.w	r3, #131072	@ 0x20000
 8004c96:	d003      	beq.n	8004ca0 <HAL_RCC_OscConfig+0x70>
 8004c98:	6863      	ldr	r3, [r4, #4]
 8004c9a:	2b00      	cmp	r3, #0
 8004c9c:	f000 81ce 	beq.w	800503c <HAL_RCC_OscConfig+0x40c>
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8004ca0:	6823      	ldr	r3, [r4, #0]
 8004ca2:	f013 0f02 	tst.w	r3, #2
 8004ca6:	d075      	beq.n	8004d94 <HAL_RCC_OscConfig+0x164>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 8004ca8:	4b86      	ldr	r3, [pc, #536]	@ (8004ec4 <HAL_RCC_OscConfig+0x294>)
 8004caa:	685b      	ldr	r3, [r3, #4]
 8004cac:	f013 0f0c 	tst.w	r3, #12
 8004cb0:	d05f      	beq.n	8004d72 <HAL_RCC_OscConfig+0x142>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI_DIV2)))
 8004cb2:	4b84      	ldr	r3, [pc, #528]	@ (8004ec4 <HAL_RCC_OscConfig+0x294>)
 8004cb4:	685b      	ldr	r3, [r3, #4]
 8004cb6:	f003 030c 	and.w	r3, r3, #12
 8004cba:	2b08      	cmp	r3, #8
 8004cbc:	d054      	beq.n	8004d68 <HAL_RCC_OscConfig+0x138>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8004cbe:	6923      	ldr	r3, [r4, #16]
 8004cc0:	2b00      	cmp	r3, #0
 8004cc2:	f000 808a 	beq.w	8004dda <HAL_RCC_OscConfig+0x1aa>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8004cc6:	4b80      	ldr	r3, [pc, #512]	@ (8004ec8 <HAL_RCC_OscConfig+0x298>)
 8004cc8:	2201      	movs	r2, #1
 8004cca:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004ccc:	f7fe fdd0 	bl	8003870 <HAL_GetTick>
 8004cd0:	4605      	mov	r5, r0

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8004cd2:	4e7c      	ldr	r6, [pc, #496]	@ (8004ec4 <HAL_RCC_OscConfig+0x294>)
 8004cd4:	6833      	ldr	r3, [r6, #0]
 8004cd6:	f013 0f02 	tst.w	r3, #2
 8004cda:	d175      	bne.n	8004dc8 <HAL_RCC_OscConfig+0x198>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8004cdc:	f7fe fdc8 	bl	8003870 <HAL_GetTick>
 8004ce0:	1b40      	subs	r0, r0, r5
 8004ce2:	2802      	cmp	r0, #2
 8004ce4:	d9f6      	bls.n	8004cd4 <HAL_RCC_OscConfig+0xa4>
          {
            return HAL_TIMEOUT;
 8004ce6:	2003      	movs	r0, #3
 8004ce8:	e1ad      	b.n	8005046 <HAL_RCC_OscConfig+0x416>
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8004cea:	4a76      	ldr	r2, [pc, #472]	@ (8004ec4 <HAL_RCC_OscConfig+0x294>)
 8004cec:	6813      	ldr	r3, [r2, #0]
 8004cee:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8004cf2:	6013      	str	r3, [r2, #0]
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8004cf4:	6863      	ldr	r3, [r4, #4]
 8004cf6:	b343      	cbz	r3, 8004d4a <HAL_RCC_OscConfig+0x11a>
        tickstart = HAL_GetTick();
 8004cf8:	f7fe fdba 	bl	8003870 <HAL_GetTick>
 8004cfc:	4605      	mov	r5, r0
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8004cfe:	4e71      	ldr	r6, [pc, #452]	@ (8004ec4 <HAL_RCC_OscConfig+0x294>)
 8004d00:	6833      	ldr	r3, [r6, #0]
 8004d02:	f413 3f00 	tst.w	r3, #131072	@ 0x20000
 8004d06:	d1cb      	bne.n	8004ca0 <HAL_RCC_OscConfig+0x70>
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8004d08:	f7fe fdb2 	bl	8003870 <HAL_GetTick>
 8004d0c:	1b40      	subs	r0, r0, r5
 8004d0e:	2864      	cmp	r0, #100	@ 0x64
 8004d10:	d9f6      	bls.n	8004d00 <HAL_RCC_OscConfig+0xd0>
            return HAL_TIMEOUT;
 8004d12:	2003      	movs	r0, #3
 8004d14:	e197      	b.n	8005046 <HAL_RCC_OscConfig+0x416>
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8004d16:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8004d1a:	d009      	beq.n	8004d30 <HAL_RCC_OscConfig+0x100>
 8004d1c:	4b69      	ldr	r3, [pc, #420]	@ (8004ec4 <HAL_RCC_OscConfig+0x294>)
 8004d1e:	681a      	ldr	r2, [r3, #0]
 8004d20:	f422 3280 	bic.w	r2, r2, #65536	@ 0x10000
 8004d24:	601a      	str	r2, [r3, #0]
 8004d26:	681a      	ldr	r2, [r3, #0]
 8004d28:	f422 2280 	bic.w	r2, r2, #262144	@ 0x40000
 8004d2c:	601a      	str	r2, [r3, #0]
 8004d2e:	e7e1      	b.n	8004cf4 <HAL_RCC_OscConfig+0xc4>
 8004d30:	f103 4380 	add.w	r3, r3, #1073741824	@ 0x40000000
 8004d34:	f5a3 333c 	sub.w	r3, r3, #192512	@ 0x2f000
 8004d38:	681a      	ldr	r2, [r3, #0]
 8004d3a:	f442 2280 	orr.w	r2, r2, #262144	@ 0x40000
 8004d3e:	601a      	str	r2, [r3, #0]
 8004d40:	681a      	ldr	r2, [r3, #0]
 8004d42:	f442 3280 	orr.w	r2, r2, #65536	@ 0x10000
 8004d46:	601a      	str	r2, [r3, #0]
 8004d48:	e7d4      	b.n	8004cf4 <HAL_RCC_OscConfig+0xc4>
        tickstart = HAL_GetTick();
 8004d4a:	f7fe fd91 	bl	8003870 <HAL_GetTick>
 8004d4e:	4605      	mov	r5, r0
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8004d50:	4e5c      	ldr	r6, [pc, #368]	@ (8004ec4 <HAL_RCC_OscConfig+0x294>)
 8004d52:	6833      	ldr	r3, [r6, #0]
 8004d54:	f413 3f00 	tst.w	r3, #131072	@ 0x20000
 8004d58:	d0a2      	beq.n	8004ca0 <HAL_RCC_OscConfig+0x70>
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8004d5a:	f7fe fd89 	bl	8003870 <HAL_GetTick>
 8004d5e:	1b40      	subs	r0, r0, r5
 8004d60:	2864      	cmp	r0, #100	@ 0x64
 8004d62:	d9f6      	bls.n	8004d52 <HAL_RCC_OscConfig+0x122>
            return HAL_TIMEOUT;
 8004d64:	2003      	movs	r0, #3
 8004d66:	e16e      	b.n	8005046 <HAL_RCC_OscConfig+0x416>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI_DIV2)))
 8004d68:	4b56      	ldr	r3, [pc, #344]	@ (8004ec4 <HAL_RCC_OscConfig+0x294>)
 8004d6a:	685b      	ldr	r3, [r3, #4]
 8004d6c:	f413 3f80 	tst.w	r3, #65536	@ 0x10000
 8004d70:	d1a5      	bne.n	8004cbe <HAL_RCC_OscConfig+0x8e>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8004d72:	4b54      	ldr	r3, [pc, #336]	@ (8004ec4 <HAL_RCC_OscConfig+0x294>)
 8004d74:	681b      	ldr	r3, [r3, #0]
 8004d76:	f013 0f02 	tst.w	r3, #2
 8004d7a:	d003      	beq.n	8004d84 <HAL_RCC_OscConfig+0x154>
 8004d7c:	6923      	ldr	r3, [r4, #16]
 8004d7e:	2b01      	cmp	r3, #1
 8004d80:	f040 815e 	bne.w	8005040 <HAL_RCC_OscConfig+0x410>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8004d84:	4a4f      	ldr	r2, [pc, #316]	@ (8004ec4 <HAL_RCC_OscConfig+0x294>)
 8004d86:	6813      	ldr	r3, [r2, #0]
 8004d88:	6961      	ldr	r1, [r4, #20]
 8004d8a:	f023 03f8 	bic.w	r3, r3, #248	@ 0xf8
 8004d8e:	ea43 03c1 	orr.w	r3, r3, r1, lsl #3
 8004d92:	6013      	str	r3, [r2, #0]
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8004d94:	6823      	ldr	r3, [r4, #0]
 8004d96:	f013 0f08 	tst.w	r3, #8
 8004d9a:	d03d      	beq.n	8004e18 <HAL_RCC_OscConfig+0x1e8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8004d9c:	69a3      	ldr	r3, [r4, #24]
 8004d9e:	2b00      	cmp	r3, #0
 8004da0:	d066      	beq.n	8004e70 <HAL_RCC_OscConfig+0x240>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8004da2:	4b49      	ldr	r3, [pc, #292]	@ (8004ec8 <HAL_RCC_OscConfig+0x298>)
 8004da4:	2201      	movs	r2, #1
 8004da6:	f8c3 2480 	str.w	r2, [r3, #1152]	@ 0x480

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8004daa:	f7fe fd61 	bl	8003870 <HAL_GetTick>
 8004dae:	4605      	mov	r5, r0

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8004db0:	4e44      	ldr	r6, [pc, #272]	@ (8004ec4 <HAL_RCC_OscConfig+0x294>)
 8004db2:	6a73      	ldr	r3, [r6, #36]	@ 0x24
 8004db4:	f013 0f02 	tst.w	r3, #2
 8004db8:	d121      	bne.n	8004dfe <HAL_RCC_OscConfig+0x1ce>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8004dba:	f7fe fd59 	bl	8003870 <HAL_GetTick>
 8004dbe:	1b40      	subs	r0, r0, r5
 8004dc0:	2802      	cmp	r0, #2
 8004dc2:	d9f6      	bls.n	8004db2 <HAL_RCC_OscConfig+0x182>
        {
          return HAL_TIMEOUT;
 8004dc4:	2003      	movs	r0, #3
 8004dc6:	e13e      	b.n	8005046 <HAL_RCC_OscConfig+0x416>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8004dc8:	4a3e      	ldr	r2, [pc, #248]	@ (8004ec4 <HAL_RCC_OscConfig+0x294>)
 8004dca:	6813      	ldr	r3, [r2, #0]
 8004dcc:	6961      	ldr	r1, [r4, #20]
 8004dce:	f023 03f8 	bic.w	r3, r3, #248	@ 0xf8
 8004dd2:	ea43 03c1 	orr.w	r3, r3, r1, lsl #3
 8004dd6:	6013      	str	r3, [r2, #0]
 8004dd8:	e7dc      	b.n	8004d94 <HAL_RCC_OscConfig+0x164>
        __HAL_RCC_HSI_DISABLE();
 8004dda:	4b3b      	ldr	r3, [pc, #236]	@ (8004ec8 <HAL_RCC_OscConfig+0x298>)
 8004ddc:	2200      	movs	r2, #0
 8004dde:	601a      	str	r2, [r3, #0]
        tickstart = HAL_GetTick();
 8004de0:	f7fe fd46 	bl	8003870 <HAL_GetTick>
 8004de4:	4605      	mov	r5, r0
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8004de6:	4e37      	ldr	r6, [pc, #220]	@ (8004ec4 <HAL_RCC_OscConfig+0x294>)
 8004de8:	6833      	ldr	r3, [r6, #0]
 8004dea:	f013 0f02 	tst.w	r3, #2
 8004dee:	d0d1      	beq.n	8004d94 <HAL_RCC_OscConfig+0x164>
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8004df0:	f7fe fd3e 	bl	8003870 <HAL_GetTick>
 8004df4:	1b40      	subs	r0, r0, r5
 8004df6:	2802      	cmp	r0, #2
 8004df8:	d9f6      	bls.n	8004de8 <HAL_RCC_OscConfig+0x1b8>
            return HAL_TIMEOUT;
 8004dfa:	2003      	movs	r0, #3
 8004dfc:	e123      	b.n	8005046 <HAL_RCC_OscConfig+0x416>
  * @param  mdelay: specifies the delay time length, in milliseconds.
  * @retval None
  */
static void RCC_Delay(uint32_t mdelay)
{
  __IO uint32_t Delay = mdelay * (SystemCoreClock / 8U / 1000U);
 8004dfe:	4b33      	ldr	r3, [pc, #204]	@ (8004ecc <HAL_RCC_OscConfig+0x29c>)
 8004e00:	681b      	ldr	r3, [r3, #0]
 8004e02:	4a33      	ldr	r2, [pc, #204]	@ (8004ed0 <HAL_RCC_OscConfig+0x2a0>)
 8004e04:	fba2 2303 	umull	r2, r3, r2, r3
 8004e08:	0a5b      	lsrs	r3, r3, #9
 8004e0a:	9301      	str	r3, [sp, #4]
  do
  {
    __NOP();
 8004e0c:	bf00      	nop
  }
  while (Delay --);
 8004e0e:	9b01      	ldr	r3, [sp, #4]
 8004e10:	1e5a      	subs	r2, r3, #1
 8004e12:	9201      	str	r2, [sp, #4]
 8004e14:	2b00      	cmp	r3, #0
 8004e16:	d1f9      	bne.n	8004e0c <HAL_RCC_OscConfig+0x1dc>
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8004e18:	6823      	ldr	r3, [r4, #0]
 8004e1a:	f013 0f04 	tst.w	r3, #4
 8004e1e:	f000 809b 	beq.w	8004f58 <HAL_RCC_OscConfig+0x328>
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8004e22:	4b28      	ldr	r3, [pc, #160]	@ (8004ec4 <HAL_RCC_OscConfig+0x294>)
 8004e24:	69db      	ldr	r3, [r3, #28]
 8004e26:	f013 5f80 	tst.w	r3, #268435456	@ 0x10000000
 8004e2a:	d134      	bne.n	8004e96 <HAL_RCC_OscConfig+0x266>
      __HAL_RCC_PWR_CLK_ENABLE();
 8004e2c:	4b25      	ldr	r3, [pc, #148]	@ (8004ec4 <HAL_RCC_OscConfig+0x294>)
 8004e2e:	69da      	ldr	r2, [r3, #28]
 8004e30:	f042 5280 	orr.w	r2, r2, #268435456	@ 0x10000000
 8004e34:	61da      	str	r2, [r3, #28]
 8004e36:	69db      	ldr	r3, [r3, #28]
 8004e38:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8004e3c:	9300      	str	r3, [sp, #0]
 8004e3e:	9b00      	ldr	r3, [sp, #0]
      pwrclkchanged = SET;
 8004e40:	2501      	movs	r5, #1
    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004e42:	4b24      	ldr	r3, [pc, #144]	@ (8004ed4 <HAL_RCC_OscConfig+0x2a4>)
 8004e44:	681b      	ldr	r3, [r3, #0]
 8004e46:	f413 7f80 	tst.w	r3, #256	@ 0x100
 8004e4a:	d026      	beq.n	8004e9a <HAL_RCC_OscConfig+0x26a>
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8004e4c:	68e3      	ldr	r3, [r4, #12]
 8004e4e:	2b01      	cmp	r3, #1
 8004e50:	d042      	beq.n	8004ed8 <HAL_RCC_OscConfig+0x2a8>
 8004e52:	2b00      	cmp	r3, #0
 8004e54:	d158      	bne.n	8004f08 <HAL_RCC_OscConfig+0x2d8>
 8004e56:	f103 4380 	add.w	r3, r3, #1073741824	@ 0x40000000
 8004e5a:	f503 3304 	add.w	r3, r3, #135168	@ 0x21000
 8004e5e:	6a1a      	ldr	r2, [r3, #32]
 8004e60:	f022 0201 	bic.w	r2, r2, #1
 8004e64:	621a      	str	r2, [r3, #32]
 8004e66:	6a1a      	ldr	r2, [r3, #32]
 8004e68:	f022 0204 	bic.w	r2, r2, #4
 8004e6c:	621a      	str	r2, [r3, #32]
 8004e6e:	e038      	b.n	8004ee2 <HAL_RCC_OscConfig+0x2b2>
      __HAL_RCC_LSI_DISABLE();
 8004e70:	4b15      	ldr	r3, [pc, #84]	@ (8004ec8 <HAL_RCC_OscConfig+0x298>)
 8004e72:	2200      	movs	r2, #0
 8004e74:	f8c3 2480 	str.w	r2, [r3, #1152]	@ 0x480
      tickstart = HAL_GetTick();
 8004e78:	f7fe fcfa 	bl	8003870 <HAL_GetTick>
 8004e7c:	4605      	mov	r5, r0
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8004e7e:	4e11      	ldr	r6, [pc, #68]	@ (8004ec4 <HAL_RCC_OscConfig+0x294>)
 8004e80:	6a73      	ldr	r3, [r6, #36]	@ 0x24
 8004e82:	f013 0f02 	tst.w	r3, #2
 8004e86:	d0c7      	beq.n	8004e18 <HAL_RCC_OscConfig+0x1e8>
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8004e88:	f7fe fcf2 	bl	8003870 <HAL_GetTick>
 8004e8c:	1b40      	subs	r0, r0, r5
 8004e8e:	2802      	cmp	r0, #2
 8004e90:	d9f6      	bls.n	8004e80 <HAL_RCC_OscConfig+0x250>
          return HAL_TIMEOUT;
 8004e92:	2003      	movs	r0, #3
 8004e94:	e0d7      	b.n	8005046 <HAL_RCC_OscConfig+0x416>
    FlagStatus       pwrclkchanged = RESET;
 8004e96:	2500      	movs	r5, #0
 8004e98:	e7d3      	b.n	8004e42 <HAL_RCC_OscConfig+0x212>
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8004e9a:	4a0e      	ldr	r2, [pc, #56]	@ (8004ed4 <HAL_RCC_OscConfig+0x2a4>)
 8004e9c:	6813      	ldr	r3, [r2, #0]
 8004e9e:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8004ea2:	6013      	str	r3, [r2, #0]
      tickstart = HAL_GetTick();
 8004ea4:	f7fe fce4 	bl	8003870 <HAL_GetTick>
 8004ea8:	4606      	mov	r6, r0
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004eaa:	4f0a      	ldr	r7, [pc, #40]	@ (8004ed4 <HAL_RCC_OscConfig+0x2a4>)
 8004eac:	683b      	ldr	r3, [r7, #0]
 8004eae:	f413 7f80 	tst.w	r3, #256	@ 0x100
 8004eb2:	d1cb      	bne.n	8004e4c <HAL_RCC_OscConfig+0x21c>
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8004eb4:	f7fe fcdc 	bl	8003870 <HAL_GetTick>
 8004eb8:	1b80      	subs	r0, r0, r6
 8004eba:	2864      	cmp	r0, #100	@ 0x64
 8004ebc:	d9f6      	bls.n	8004eac <HAL_RCC_OscConfig+0x27c>
          return HAL_TIMEOUT;
 8004ebe:	2003      	movs	r0, #3
 8004ec0:	e0c1      	b.n	8005046 <HAL_RCC_OscConfig+0x416>
 8004ec2:	bf00      	nop
 8004ec4:	40021000 	.word	0x40021000
 8004ec8:	42420000 	.word	0x42420000
 8004ecc:	200000fc 	.word	0x200000fc
 8004ed0:	10624dd3 	.word	0x10624dd3
 8004ed4:	40007000 	.word	0x40007000
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8004ed8:	4a5e      	ldr	r2, [pc, #376]	@ (8005054 <HAL_RCC_OscConfig+0x424>)
 8004eda:	6a13      	ldr	r3, [r2, #32]
 8004edc:	f043 0301 	orr.w	r3, r3, #1
 8004ee0:	6213      	str	r3, [r2, #32]
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8004ee2:	68e3      	ldr	r3, [r4, #12]
 8004ee4:	b333      	cbz	r3, 8004f34 <HAL_RCC_OscConfig+0x304>
      tickstart = HAL_GetTick();
 8004ee6:	f7fe fcc3 	bl	8003870 <HAL_GetTick>
 8004eea:	4606      	mov	r6, r0
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8004eec:	4f59      	ldr	r7, [pc, #356]	@ (8005054 <HAL_RCC_OscConfig+0x424>)
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8004eee:	f241 3888 	movw	r8, #5000	@ 0x1388
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8004ef2:	6a3b      	ldr	r3, [r7, #32]
 8004ef4:	f013 0f02 	tst.w	r3, #2
 8004ef8:	d12d      	bne.n	8004f56 <HAL_RCC_OscConfig+0x326>
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8004efa:	f7fe fcb9 	bl	8003870 <HAL_GetTick>
 8004efe:	1b80      	subs	r0, r0, r6
 8004f00:	4540      	cmp	r0, r8
 8004f02:	d9f6      	bls.n	8004ef2 <HAL_RCC_OscConfig+0x2c2>
          return HAL_TIMEOUT;
 8004f04:	2003      	movs	r0, #3
 8004f06:	e09e      	b.n	8005046 <HAL_RCC_OscConfig+0x416>
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8004f08:	2b05      	cmp	r3, #5
 8004f0a:	d009      	beq.n	8004f20 <HAL_RCC_OscConfig+0x2f0>
 8004f0c:	4b51      	ldr	r3, [pc, #324]	@ (8005054 <HAL_RCC_OscConfig+0x424>)
 8004f0e:	6a1a      	ldr	r2, [r3, #32]
 8004f10:	f022 0201 	bic.w	r2, r2, #1
 8004f14:	621a      	str	r2, [r3, #32]
 8004f16:	6a1a      	ldr	r2, [r3, #32]
 8004f18:	f022 0204 	bic.w	r2, r2, #4
 8004f1c:	621a      	str	r2, [r3, #32]
 8004f1e:	e7e0      	b.n	8004ee2 <HAL_RCC_OscConfig+0x2b2>
 8004f20:	4b4c      	ldr	r3, [pc, #304]	@ (8005054 <HAL_RCC_OscConfig+0x424>)
 8004f22:	6a1a      	ldr	r2, [r3, #32]
 8004f24:	f042 0204 	orr.w	r2, r2, #4
 8004f28:	621a      	str	r2, [r3, #32]
 8004f2a:	6a1a      	ldr	r2, [r3, #32]
 8004f2c:	f042 0201 	orr.w	r2, r2, #1
 8004f30:	621a      	str	r2, [r3, #32]
 8004f32:	e7d6      	b.n	8004ee2 <HAL_RCC_OscConfig+0x2b2>
      tickstart = HAL_GetTick();
 8004f34:	f7fe fc9c 	bl	8003870 <HAL_GetTick>
 8004f38:	4606      	mov	r6, r0
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8004f3a:	4f46      	ldr	r7, [pc, #280]	@ (8005054 <HAL_RCC_OscConfig+0x424>)
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8004f3c:	f241 3888 	movw	r8, #5000	@ 0x1388
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8004f40:	6a3b      	ldr	r3, [r7, #32]
 8004f42:	f013 0f02 	tst.w	r3, #2
 8004f46:	d006      	beq.n	8004f56 <HAL_RCC_OscConfig+0x326>
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8004f48:	f7fe fc92 	bl	8003870 <HAL_GetTick>
 8004f4c:	1b80      	subs	r0, r0, r6
 8004f4e:	4540      	cmp	r0, r8
 8004f50:	d9f6      	bls.n	8004f40 <HAL_RCC_OscConfig+0x310>
          return HAL_TIMEOUT;
 8004f52:	2003      	movs	r0, #3
 8004f54:	e077      	b.n	8005046 <HAL_RCC_OscConfig+0x416>
    if (pwrclkchanged == SET)
 8004f56:	b9e5      	cbnz	r5, 8004f92 <HAL_RCC_OscConfig+0x362>
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8004f58:	69e3      	ldr	r3, [r4, #28]
 8004f5a:	2b00      	cmp	r3, #0
 8004f5c:	d072      	beq.n	8005044 <HAL_RCC_OscConfig+0x414>
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8004f5e:	4a3d      	ldr	r2, [pc, #244]	@ (8005054 <HAL_RCC_OscConfig+0x424>)
 8004f60:	6852      	ldr	r2, [r2, #4]
 8004f62:	f002 020c 	and.w	r2, r2, #12
 8004f66:	2a08      	cmp	r2, #8
 8004f68:	d056      	beq.n	8005018 <HAL_RCC_OscConfig+0x3e8>
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8004f6a:	2b02      	cmp	r3, #2
 8004f6c:	d017      	beq.n	8004f9e <HAL_RCC_OscConfig+0x36e>
        __HAL_RCC_PLL_DISABLE();
 8004f6e:	4b3a      	ldr	r3, [pc, #232]	@ (8005058 <HAL_RCC_OscConfig+0x428>)
 8004f70:	2200      	movs	r2, #0
 8004f72:	661a      	str	r2, [r3, #96]	@ 0x60
        tickstart = HAL_GetTick();
 8004f74:	f7fe fc7c 	bl	8003870 <HAL_GetTick>
 8004f78:	4604      	mov	r4, r0
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8004f7a:	4d36      	ldr	r5, [pc, #216]	@ (8005054 <HAL_RCC_OscConfig+0x424>)
 8004f7c:	682b      	ldr	r3, [r5, #0]
 8004f7e:	f013 7f00 	tst.w	r3, #33554432	@ 0x2000000
 8004f82:	d047      	beq.n	8005014 <HAL_RCC_OscConfig+0x3e4>
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8004f84:	f7fe fc74 	bl	8003870 <HAL_GetTick>
 8004f88:	1b00      	subs	r0, r0, r4
 8004f8a:	2802      	cmp	r0, #2
 8004f8c:	d9f6      	bls.n	8004f7c <HAL_RCC_OscConfig+0x34c>
            return HAL_TIMEOUT;
 8004f8e:	2003      	movs	r0, #3
 8004f90:	e059      	b.n	8005046 <HAL_RCC_OscConfig+0x416>
      __HAL_RCC_PWR_CLK_DISABLE();
 8004f92:	4a30      	ldr	r2, [pc, #192]	@ (8005054 <HAL_RCC_OscConfig+0x424>)
 8004f94:	69d3      	ldr	r3, [r2, #28]
 8004f96:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8004f9a:	61d3      	str	r3, [r2, #28]
 8004f9c:	e7dc      	b.n	8004f58 <HAL_RCC_OscConfig+0x328>
        __HAL_RCC_PLL_DISABLE();
 8004f9e:	4b2e      	ldr	r3, [pc, #184]	@ (8005058 <HAL_RCC_OscConfig+0x428>)
 8004fa0:	2200      	movs	r2, #0
 8004fa2:	661a      	str	r2, [r3, #96]	@ 0x60
        tickstart = HAL_GetTick();
 8004fa4:	f7fe fc64 	bl	8003870 <HAL_GetTick>
 8004fa8:	4605      	mov	r5, r0
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8004faa:	4e2a      	ldr	r6, [pc, #168]	@ (8005054 <HAL_RCC_OscConfig+0x424>)
 8004fac:	6833      	ldr	r3, [r6, #0]
 8004fae:	f013 7f00 	tst.w	r3, #33554432	@ 0x2000000
 8004fb2:	d006      	beq.n	8004fc2 <HAL_RCC_OscConfig+0x392>
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8004fb4:	f7fe fc5c 	bl	8003870 <HAL_GetTick>
 8004fb8:	1b40      	subs	r0, r0, r5
 8004fba:	2802      	cmp	r0, #2
 8004fbc:	d9f6      	bls.n	8004fac <HAL_RCC_OscConfig+0x37c>
            return HAL_TIMEOUT;
 8004fbe:	2003      	movs	r0, #3
 8004fc0:	e041      	b.n	8005046 <HAL_RCC_OscConfig+0x416>
        if (RCC_OscInitStruct->PLL.PLLSource == RCC_PLLSOURCE_HSE)
 8004fc2:	6a23      	ldr	r3, [r4, #32]
 8004fc4:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8004fc8:	d01a      	beq.n	8005000 <HAL_RCC_OscConfig+0x3d0>
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8004fca:	4922      	ldr	r1, [pc, #136]	@ (8005054 <HAL_RCC_OscConfig+0x424>)
 8004fcc:	684a      	ldr	r2, [r1, #4]
 8004fce:	6a23      	ldr	r3, [r4, #32]
 8004fd0:	6a60      	ldr	r0, [r4, #36]	@ 0x24
 8004fd2:	4303      	orrs	r3, r0
 8004fd4:	f422 1274 	bic.w	r2, r2, #3997696	@ 0x3d0000
 8004fd8:	4313      	orrs	r3, r2
 8004fda:	604b      	str	r3, [r1, #4]
        __HAL_RCC_PLL_ENABLE();
 8004fdc:	4b1e      	ldr	r3, [pc, #120]	@ (8005058 <HAL_RCC_OscConfig+0x428>)
 8004fde:	2201      	movs	r2, #1
 8004fe0:	661a      	str	r2, [r3, #96]	@ 0x60
        tickstart = HAL_GetTick();
 8004fe2:	f7fe fc45 	bl	8003870 <HAL_GetTick>
 8004fe6:	4604      	mov	r4, r0
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8004fe8:	4d1a      	ldr	r5, [pc, #104]	@ (8005054 <HAL_RCC_OscConfig+0x424>)
 8004fea:	682b      	ldr	r3, [r5, #0]
 8004fec:	f013 7f00 	tst.w	r3, #33554432	@ 0x2000000
 8004ff0:	d10e      	bne.n	8005010 <HAL_RCC_OscConfig+0x3e0>
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8004ff2:	f7fe fc3d 	bl	8003870 <HAL_GetTick>
 8004ff6:	1b00      	subs	r0, r0, r4
 8004ff8:	2802      	cmp	r0, #2
 8004ffa:	d9f6      	bls.n	8004fea <HAL_RCC_OscConfig+0x3ba>
            return HAL_TIMEOUT;
 8004ffc:	2003      	movs	r0, #3
 8004ffe:	e022      	b.n	8005046 <HAL_RCC_OscConfig+0x416>
          __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 8005000:	4a14      	ldr	r2, [pc, #80]	@ (8005054 <HAL_RCC_OscConfig+0x424>)
 8005002:	6853      	ldr	r3, [r2, #4]
 8005004:	f423 3300 	bic.w	r3, r3, #131072	@ 0x20000
 8005008:	68a1      	ldr	r1, [r4, #8]
 800500a:	430b      	orrs	r3, r1
 800500c:	6053      	str	r3, [r2, #4]
 800500e:	e7dc      	b.n	8004fca <HAL_RCC_OscConfig+0x39a>
  return HAL_OK;
 8005010:	2000      	movs	r0, #0
 8005012:	e018      	b.n	8005046 <HAL_RCC_OscConfig+0x416>
 8005014:	2000      	movs	r0, #0
 8005016:	e016      	b.n	8005046 <HAL_RCC_OscConfig+0x416>
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8005018:	2b01      	cmp	r3, #1
 800501a:	d017      	beq.n	800504c <HAL_RCC_OscConfig+0x41c>
        pll_config = RCC->CFGR;
 800501c:	4b0d      	ldr	r3, [pc, #52]	@ (8005054 <HAL_RCC_OscConfig+0x424>)
 800501e:	685b      	ldr	r3, [r3, #4]
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8005020:	f403 3180 	and.w	r1, r3, #65536	@ 0x10000
 8005024:	6a22      	ldr	r2, [r4, #32]
 8005026:	4291      	cmp	r1, r2
 8005028:	d112      	bne.n	8005050 <HAL_RCC_OscConfig+0x420>
            (READ_BIT(pll_config, RCC_CFGR_PLLMULL) != RCC_OscInitStruct->PLL.PLLMUL))
 800502a:	f403 1370 	and.w	r3, r3, #3932160	@ 0x3c0000
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800502e:	6a60      	ldr	r0, [r4, #36]	@ 0x24
 8005030:	1a18      	subs	r0, r3, r0
 8005032:	bf18      	it	ne
 8005034:	2001      	movne	r0, #1
 8005036:	e006      	b.n	8005046 <HAL_RCC_OscConfig+0x416>
    return HAL_ERROR;
 8005038:	2001      	movs	r0, #1
}
 800503a:	4770      	bx	lr
        return HAL_ERROR;
 800503c:	2001      	movs	r0, #1
 800503e:	e002      	b.n	8005046 <HAL_RCC_OscConfig+0x416>
        return HAL_ERROR;
 8005040:	2001      	movs	r0, #1
 8005042:	e000      	b.n	8005046 <HAL_RCC_OscConfig+0x416>
  return HAL_OK;
 8005044:	2000      	movs	r0, #0
}
 8005046:	b002      	add	sp, #8
 8005048:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
        return HAL_ERROR;
 800504c:	2001      	movs	r0, #1
 800504e:	e7fa      	b.n	8005046 <HAL_RCC_OscConfig+0x416>
          return HAL_ERROR;
 8005050:	2001      	movs	r0, #1
 8005052:	e7f8      	b.n	8005046 <HAL_RCC_OscConfig+0x416>
 8005054:	40021000 	.word	0x40021000
 8005058:	42420000 	.word	0x42420000

0800505c <HAL_RCC_GetSysClockFreq>:
  tmpreg = RCC->CFGR;
 800505c:	4b0f      	ldr	r3, [pc, #60]	@ (800509c <HAL_RCC_GetSysClockFreq+0x40>)
 800505e:	685b      	ldr	r3, [r3, #4]
  switch (tmpreg & RCC_CFGR_SWS)
 8005060:	f003 020c 	and.w	r2, r3, #12
 8005064:	2a08      	cmp	r2, #8
 8005066:	d001      	beq.n	800506c <HAL_RCC_GetSysClockFreq+0x10>
      sysclockfreq = HSE_VALUE;
 8005068:	480d      	ldr	r0, [pc, #52]	@ (80050a0 <HAL_RCC_GetSysClockFreq+0x44>)
}
 800506a:	4770      	bx	lr
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 800506c:	f3c3 4283 	ubfx	r2, r3, #18, #4
 8005070:	490c      	ldr	r1, [pc, #48]	@ (80050a4 <HAL_RCC_GetSysClockFreq+0x48>)
 8005072:	5c88      	ldrb	r0, [r1, r2]
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 8005074:	f413 3f80 	tst.w	r3, #65536	@ 0x10000
 8005078:	d00b      	beq.n	8005092 <HAL_RCC_GetSysClockFreq+0x36>
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 800507a:	4b08      	ldr	r3, [pc, #32]	@ (800509c <HAL_RCC_GetSysClockFreq+0x40>)
 800507c:	685b      	ldr	r3, [r3, #4]
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 800507e:	4a08      	ldr	r2, [pc, #32]	@ (80050a0 <HAL_RCC_GetSysClockFreq+0x44>)
 8005080:	fb02 f000 	mul.w	r0, r2, r0
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 8005084:	f3c3 4340 	ubfx	r3, r3, #17, #1
 8005088:	4a07      	ldr	r2, [pc, #28]	@ (80050a8 <HAL_RCC_GetSysClockFreq+0x4c>)
 800508a:	5cd3      	ldrb	r3, [r2, r3]
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 800508c:	fbb0 f0f3 	udiv	r0, r0, r3
 8005090:	4770      	bx	lr
        pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 8005092:	4b06      	ldr	r3, [pc, #24]	@ (80050ac <HAL_RCC_GetSysClockFreq+0x50>)
 8005094:	fb03 f000 	mul.w	r0, r3, r0
 8005098:	4770      	bx	lr
 800509a:	bf00      	nop
 800509c:	40021000 	.word	0x40021000
 80050a0:	007a1200 	.word	0x007a1200
 80050a4:	0800ca5c 	.word	0x0800ca5c
 80050a8:	0800ca58 	.word	0x0800ca58
 80050ac:	003d0900 	.word	0x003d0900

080050b0 <HAL_RCC_ClockConfig>:
  if (RCC_ClkInitStruct == NULL)
 80050b0:	2800      	cmp	r0, #0
 80050b2:	f000 80a2 	beq.w	80051fa <HAL_RCC_ClockConfig+0x14a>
{
 80050b6:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80050ba:	460d      	mov	r5, r1
 80050bc:	4604      	mov	r4, r0
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 80050be:	4b53      	ldr	r3, [pc, #332]	@ (800520c <HAL_RCC_ClockConfig+0x15c>)
 80050c0:	681b      	ldr	r3, [r3, #0]
 80050c2:	f003 0307 	and.w	r3, r3, #7
 80050c6:	428b      	cmp	r3, r1
 80050c8:	d20b      	bcs.n	80050e2 <HAL_RCC_ClockConfig+0x32>
    __HAL_FLASH_SET_LATENCY(FLatency);
 80050ca:	4a50      	ldr	r2, [pc, #320]	@ (800520c <HAL_RCC_ClockConfig+0x15c>)
 80050cc:	6813      	ldr	r3, [r2, #0]
 80050ce:	f023 0307 	bic.w	r3, r3, #7
 80050d2:	430b      	orrs	r3, r1
 80050d4:	6013      	str	r3, [r2, #0]
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 80050d6:	6813      	ldr	r3, [r2, #0]
 80050d8:	f003 0307 	and.w	r3, r3, #7
 80050dc:	428b      	cmp	r3, r1
 80050de:	f040 808e 	bne.w	80051fe <HAL_RCC_ClockConfig+0x14e>
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80050e2:	6823      	ldr	r3, [r4, #0]
 80050e4:	f013 0f02 	tst.w	r3, #2
 80050e8:	d017      	beq.n	800511a <HAL_RCC_ClockConfig+0x6a>
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80050ea:	f013 0f04 	tst.w	r3, #4
 80050ee:	d004      	beq.n	80050fa <HAL_RCC_ClockConfig+0x4a>
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 80050f0:	4a47      	ldr	r2, [pc, #284]	@ (8005210 <HAL_RCC_ClockConfig+0x160>)
 80050f2:	6853      	ldr	r3, [r2, #4]
 80050f4:	f443 63e0 	orr.w	r3, r3, #1792	@ 0x700
 80050f8:	6053      	str	r3, [r2, #4]
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80050fa:	6823      	ldr	r3, [r4, #0]
 80050fc:	f013 0f08 	tst.w	r3, #8
 8005100:	d004      	beq.n	800510c <HAL_RCC_ClockConfig+0x5c>
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8005102:	4a43      	ldr	r2, [pc, #268]	@ (8005210 <HAL_RCC_ClockConfig+0x160>)
 8005104:	6853      	ldr	r3, [r2, #4]
 8005106:	f443 5360 	orr.w	r3, r3, #14336	@ 0x3800
 800510a:	6053      	str	r3, [r2, #4]
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 800510c:	4a40      	ldr	r2, [pc, #256]	@ (8005210 <HAL_RCC_ClockConfig+0x160>)
 800510e:	6853      	ldr	r3, [r2, #4]
 8005110:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8005114:	68a1      	ldr	r1, [r4, #8]
 8005116:	430b      	orrs	r3, r1
 8005118:	6053      	str	r3, [r2, #4]
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800511a:	6823      	ldr	r3, [r4, #0]
 800511c:	f013 0f01 	tst.w	r3, #1
 8005120:	d031      	beq.n	8005186 <HAL_RCC_ClockConfig+0xd6>
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8005122:	6862      	ldr	r2, [r4, #4]
 8005124:	2a01      	cmp	r2, #1
 8005126:	d020      	beq.n	800516a <HAL_RCC_ClockConfig+0xba>
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8005128:	2a02      	cmp	r2, #2
 800512a:	d025      	beq.n	8005178 <HAL_RCC_ClockConfig+0xc8>
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800512c:	4b38      	ldr	r3, [pc, #224]	@ (8005210 <HAL_RCC_ClockConfig+0x160>)
 800512e:	681b      	ldr	r3, [r3, #0]
 8005130:	f013 0f02 	tst.w	r3, #2
 8005134:	d065      	beq.n	8005202 <HAL_RCC_ClockConfig+0x152>
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8005136:	4936      	ldr	r1, [pc, #216]	@ (8005210 <HAL_RCC_ClockConfig+0x160>)
 8005138:	684b      	ldr	r3, [r1, #4]
 800513a:	f023 0303 	bic.w	r3, r3, #3
 800513e:	4313      	orrs	r3, r2
 8005140:	604b      	str	r3, [r1, #4]
    tickstart = HAL_GetTick();
 8005142:	f7fe fb95 	bl	8003870 <HAL_GetTick>
 8005146:	4606      	mov	r6, r0
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8005148:	4f31      	ldr	r7, [pc, #196]	@ (8005210 <HAL_RCC_ClockConfig+0x160>)
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 800514a:	f241 3888 	movw	r8, #5000	@ 0x1388
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800514e:	687b      	ldr	r3, [r7, #4]
 8005150:	f003 030c 	and.w	r3, r3, #12
 8005154:	6862      	ldr	r2, [r4, #4]
 8005156:	ebb3 0f82 	cmp.w	r3, r2, lsl #2
 800515a:	d014      	beq.n	8005186 <HAL_RCC_ClockConfig+0xd6>
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 800515c:	f7fe fb88 	bl	8003870 <HAL_GetTick>
 8005160:	1b80      	subs	r0, r0, r6
 8005162:	4540      	cmp	r0, r8
 8005164:	d9f3      	bls.n	800514e <HAL_RCC_ClockConfig+0x9e>
        return HAL_TIMEOUT;
 8005166:	2003      	movs	r0, #3
 8005168:	e045      	b.n	80051f6 <HAL_RCC_ClockConfig+0x146>
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800516a:	4b29      	ldr	r3, [pc, #164]	@ (8005210 <HAL_RCC_ClockConfig+0x160>)
 800516c:	681b      	ldr	r3, [r3, #0]
 800516e:	f413 3f00 	tst.w	r3, #131072	@ 0x20000
 8005172:	d1e0      	bne.n	8005136 <HAL_RCC_ClockConfig+0x86>
        return HAL_ERROR;
 8005174:	2001      	movs	r0, #1
 8005176:	e03e      	b.n	80051f6 <HAL_RCC_ClockConfig+0x146>
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8005178:	4b25      	ldr	r3, [pc, #148]	@ (8005210 <HAL_RCC_ClockConfig+0x160>)
 800517a:	681b      	ldr	r3, [r3, #0]
 800517c:	f013 7f00 	tst.w	r3, #33554432	@ 0x2000000
 8005180:	d1d9      	bne.n	8005136 <HAL_RCC_ClockConfig+0x86>
        return HAL_ERROR;
 8005182:	2001      	movs	r0, #1
 8005184:	e037      	b.n	80051f6 <HAL_RCC_ClockConfig+0x146>
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8005186:	4b21      	ldr	r3, [pc, #132]	@ (800520c <HAL_RCC_ClockConfig+0x15c>)
 8005188:	681b      	ldr	r3, [r3, #0]
 800518a:	f003 0307 	and.w	r3, r3, #7
 800518e:	42ab      	cmp	r3, r5
 8005190:	d90a      	bls.n	80051a8 <HAL_RCC_ClockConfig+0xf8>
    __HAL_FLASH_SET_LATENCY(FLatency);
 8005192:	4a1e      	ldr	r2, [pc, #120]	@ (800520c <HAL_RCC_ClockConfig+0x15c>)
 8005194:	6813      	ldr	r3, [r2, #0]
 8005196:	f023 0307 	bic.w	r3, r3, #7
 800519a:	432b      	orrs	r3, r5
 800519c:	6013      	str	r3, [r2, #0]
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800519e:	6813      	ldr	r3, [r2, #0]
 80051a0:	f003 0307 	and.w	r3, r3, #7
 80051a4:	42ab      	cmp	r3, r5
 80051a6:	d12e      	bne.n	8005206 <HAL_RCC_ClockConfig+0x156>
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80051a8:	6823      	ldr	r3, [r4, #0]
 80051aa:	f013 0f04 	tst.w	r3, #4
 80051ae:	d006      	beq.n	80051be <HAL_RCC_ClockConfig+0x10e>
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 80051b0:	4a17      	ldr	r2, [pc, #92]	@ (8005210 <HAL_RCC_ClockConfig+0x160>)
 80051b2:	6853      	ldr	r3, [r2, #4]
 80051b4:	f423 63e0 	bic.w	r3, r3, #1792	@ 0x700
 80051b8:	68e1      	ldr	r1, [r4, #12]
 80051ba:	430b      	orrs	r3, r1
 80051bc:	6053      	str	r3, [r2, #4]
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80051be:	6823      	ldr	r3, [r4, #0]
 80051c0:	f013 0f08 	tst.w	r3, #8
 80051c4:	d007      	beq.n	80051d6 <HAL_RCC_ClockConfig+0x126>
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 80051c6:	4a12      	ldr	r2, [pc, #72]	@ (8005210 <HAL_RCC_ClockConfig+0x160>)
 80051c8:	6853      	ldr	r3, [r2, #4]
 80051ca:	6921      	ldr	r1, [r4, #16]
 80051cc:	f423 5360 	bic.w	r3, r3, #14336	@ 0x3800
 80051d0:	ea43 03c1 	orr.w	r3, r3, r1, lsl #3
 80051d4:	6053      	str	r3, [r2, #4]
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 80051d6:	f7ff ff41 	bl	800505c <HAL_RCC_GetSysClockFreq>
 80051da:	4b0d      	ldr	r3, [pc, #52]	@ (8005210 <HAL_RCC_ClockConfig+0x160>)
 80051dc:	685b      	ldr	r3, [r3, #4]
 80051de:	f3c3 1303 	ubfx	r3, r3, #4, #4
 80051e2:	4a0c      	ldr	r2, [pc, #48]	@ (8005214 <HAL_RCC_ClockConfig+0x164>)
 80051e4:	5cd3      	ldrb	r3, [r2, r3]
 80051e6:	40d8      	lsrs	r0, r3
 80051e8:	4b0b      	ldr	r3, [pc, #44]	@ (8005218 <HAL_RCC_ClockConfig+0x168>)
 80051ea:	6018      	str	r0, [r3, #0]
  HAL_InitTick(uwTickPrio);
 80051ec:	4b0b      	ldr	r3, [pc, #44]	@ (800521c <HAL_RCC_ClockConfig+0x16c>)
 80051ee:	6818      	ldr	r0, [r3, #0]
 80051f0:	f7fe fafa 	bl	80037e8 <HAL_InitTick>
  return HAL_OK;
 80051f4:	2000      	movs	r0, #0
}
 80051f6:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    return HAL_ERROR;
 80051fa:	2001      	movs	r0, #1
}
 80051fc:	4770      	bx	lr
    return HAL_ERROR;
 80051fe:	2001      	movs	r0, #1
 8005200:	e7f9      	b.n	80051f6 <HAL_RCC_ClockConfig+0x146>
        return HAL_ERROR;
 8005202:	2001      	movs	r0, #1
 8005204:	e7f7      	b.n	80051f6 <HAL_RCC_ClockConfig+0x146>
    return HAL_ERROR;
 8005206:	2001      	movs	r0, #1
 8005208:	e7f5      	b.n	80051f6 <HAL_RCC_ClockConfig+0x146>
 800520a:	bf00      	nop
 800520c:	40022000 	.word	0x40022000
 8005210:	40021000 	.word	0x40021000
 8005214:	0800ca48 	.word	0x0800ca48
 8005218:	200000fc 	.word	0x200000fc
 800521c:	20000104 	.word	0x20000104

08005220 <HAL_RCC_GetPCLK1Freq>:
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8005220:	4b04      	ldr	r3, [pc, #16]	@ (8005234 <HAL_RCC_GetPCLK1Freq+0x14>)
 8005222:	685b      	ldr	r3, [r3, #4]
 8005224:	f3c3 2302 	ubfx	r3, r3, #8, #3
 8005228:	4a03      	ldr	r2, [pc, #12]	@ (8005238 <HAL_RCC_GetPCLK1Freq+0x18>)
 800522a:	5cd3      	ldrb	r3, [r2, r3]
 800522c:	4a03      	ldr	r2, [pc, #12]	@ (800523c <HAL_RCC_GetPCLK1Freq+0x1c>)
 800522e:	6810      	ldr	r0, [r2, #0]
}
 8005230:	40d8      	lsrs	r0, r3
 8005232:	4770      	bx	lr
 8005234:	40021000 	.word	0x40021000
 8005238:	0800ca40 	.word	0x0800ca40
 800523c:	200000fc 	.word	0x200000fc

08005240 <HAL_RCC_GetPCLK2Freq>:
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 8005240:	4b04      	ldr	r3, [pc, #16]	@ (8005254 <HAL_RCC_GetPCLK2Freq+0x14>)
 8005242:	685b      	ldr	r3, [r3, #4]
 8005244:	f3c3 23c2 	ubfx	r3, r3, #11, #3
 8005248:	4a03      	ldr	r2, [pc, #12]	@ (8005258 <HAL_RCC_GetPCLK2Freq+0x18>)
 800524a:	5cd3      	ldrb	r3, [r2, r3]
 800524c:	4a03      	ldr	r2, [pc, #12]	@ (800525c <HAL_RCC_GetPCLK2Freq+0x1c>)
 800524e:	6810      	ldr	r0, [r2, #0]
}
 8005250:	40d8      	lsrs	r0, r3
 8005252:	4770      	bx	lr
 8005254:	40021000 	.word	0x40021000
 8005258:	0800ca40 	.word	0x0800ca40
 800525c:	200000fc 	.word	0x200000fc

08005260 <HAL_RCCEx_PeriphCLKConfig>:
  *         manually disable it.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8005260:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8005264:	b082      	sub	sp, #8
 8005266:	4604      	mov	r4, r0

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*------------------------------- RTC/LCD Configuration ------------------------*/
  if ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC))
 8005268:	6803      	ldr	r3, [r0, #0]
 800526a:	f013 0f01 	tst.w	r3, #1
 800526e:	d036      	beq.n	80052de <HAL_RCCEx_PeriphCLKConfig+0x7e>
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* As soon as function is called to change RTC clock source, activation of the
       power domain is done. */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8005270:	4b3f      	ldr	r3, [pc, #252]	@ (8005370 <HAL_RCCEx_PeriphCLKConfig+0x110>)
 8005272:	69db      	ldr	r3, [r3, #28]
 8005274:	f013 5f80 	tst.w	r3, #268435456	@ 0x10000000
 8005278:	d149      	bne.n	800530e <HAL_RCCEx_PeriphCLKConfig+0xae>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800527a:	4b3d      	ldr	r3, [pc, #244]	@ (8005370 <HAL_RCCEx_PeriphCLKConfig+0x110>)
 800527c:	69da      	ldr	r2, [r3, #28]
 800527e:	f042 5280 	orr.w	r2, r2, #268435456	@ 0x10000000
 8005282:	61da      	str	r2, [r3, #28]
 8005284:	69db      	ldr	r3, [r3, #28]
 8005286:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800528a:	9301      	str	r3, [sp, #4]
 800528c:	9b01      	ldr	r3, [sp, #4]
      pwrclkchanged = SET;
 800528e:	2501      	movs	r5, #1
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8005290:	4b38      	ldr	r3, [pc, #224]	@ (8005374 <HAL_RCCEx_PeriphCLKConfig+0x114>)
 8005292:	681b      	ldr	r3, [r3, #0]
 8005294:	f413 7f80 	tst.w	r3, #256	@ 0x100
 8005298:	d03b      	beq.n	8005312 <HAL_RCCEx_PeriphCLKConfig+0xb2>
        }
      }
    }

    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */
    temp_reg = (RCC->BDCR & RCC_BDCR_RTCSEL);
 800529a:	4b35      	ldr	r3, [pc, #212]	@ (8005370 <HAL_RCCEx_PeriphCLKConfig+0x110>)
 800529c:	6a1b      	ldr	r3, [r3, #32]
    if ((temp_reg != 0x00000000U) && (temp_reg != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 800529e:	f413 7340 	ands.w	r3, r3, #768	@ 0x300
 80052a2:	d013      	beq.n	80052cc <HAL_RCCEx_PeriphCLKConfig+0x6c>
 80052a4:	6862      	ldr	r2, [r4, #4]
 80052a6:	f402 7240 	and.w	r2, r2, #768	@ 0x300
 80052aa:	429a      	cmp	r2, r3
 80052ac:	d00e      	beq.n	80052cc <HAL_RCCEx_PeriphCLKConfig+0x6c>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      temp_reg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 80052ae:	4a30      	ldr	r2, [pc, #192]	@ (8005370 <HAL_RCCEx_PeriphCLKConfig+0x110>)
 80052b0:	6a13      	ldr	r3, [r2, #32]
 80052b2:	f423 7040 	bic.w	r0, r3, #768	@ 0x300
      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 80052b6:	4930      	ldr	r1, [pc, #192]	@ (8005378 <HAL_RCCEx_PeriphCLKConfig+0x118>)
 80052b8:	2601      	movs	r6, #1
 80052ba:	f8c1 6440 	str.w	r6, [r1, #1088]	@ 0x440
      __HAL_RCC_BACKUPRESET_RELEASE();
 80052be:	2600      	movs	r6, #0
 80052c0:	f8c1 6440 	str.w	r6, [r1, #1088]	@ 0x440
      /* Restore the Content of BDCR register */
      RCC->BDCR = temp_reg;
 80052c4:	6210      	str	r0, [r2, #32]

      /* Wait for LSERDY if LSE was enabled */
      if (HAL_IS_BIT_SET(temp_reg, RCC_BDCR_LSEON))
 80052c6:	f013 0f01 	tst.w	r3, #1
 80052ca:	d136      	bne.n	800533a <HAL_RCCEx_PeriphCLKConfig+0xda>
            return HAL_TIMEOUT;
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 80052cc:	4a28      	ldr	r2, [pc, #160]	@ (8005370 <HAL_RCCEx_PeriphCLKConfig+0x110>)
 80052ce:	6a13      	ldr	r3, [r2, #32]
 80052d0:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80052d4:	6861      	ldr	r1, [r4, #4]
 80052d6:	430b      	orrs	r3, r1
 80052d8:	6213      	str	r3, [r2, #32]

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 80052da:	2d00      	cmp	r5, #0
 80052dc:	d13e      	bne.n	800535c <HAL_RCCEx_PeriphCLKConfig+0xfc>
      __HAL_RCC_PWR_CLK_DISABLE();
    }
  }

  /*------------------------------ ADC clock Configuration ------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 80052de:	6823      	ldr	r3, [r4, #0]
 80052e0:	f013 0f02 	tst.w	r3, #2
 80052e4:	d006      	beq.n	80052f4 <HAL_RCCEx_PeriphCLKConfig+0x94>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCPLLCLK_DIV(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 80052e6:	4a22      	ldr	r2, [pc, #136]	@ (8005370 <HAL_RCCEx_PeriphCLKConfig+0x110>)
 80052e8:	6853      	ldr	r3, [r2, #4]
 80052ea:	f423 4340 	bic.w	r3, r3, #49152	@ 0xc000
 80052ee:	68a1      	ldr	r1, [r4, #8]
 80052f0:	430b      	orrs	r3, r1
 80052f2:	6053      	str	r3, [r2, #4]

#if defined(STM32F102x6) || defined(STM32F102xB) || defined(STM32F103x6)\
 || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG)\
 || defined(STM32F105xC) || defined(STM32F107xC)
  /*------------------------------ USB clock Configuration ------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == RCC_PERIPHCLK_USB)
 80052f4:	6823      	ldr	r3, [r4, #0]
 80052f6:	f013 0f10 	tst.w	r3, #16
 80052fa:	d034      	beq.n	8005366 <HAL_RCCEx_PeriphCLKConfig+0x106>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USBPLLCLK_DIV(PeriphClkInit->UsbClockSelection));

    /* Configure the USB clock source */
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 80052fc:	4a1c      	ldr	r2, [pc, #112]	@ (8005370 <HAL_RCCEx_PeriphCLKConfig+0x110>)
 80052fe:	6853      	ldr	r3, [r2, #4]
 8005300:	f423 0380 	bic.w	r3, r3, #4194304	@ 0x400000
 8005304:	68e1      	ldr	r1, [r4, #12]
 8005306:	430b      	orrs	r3, r1
 8005308:	6053      	str	r3, [r2, #4]
  }
#endif /* STM32F102x6 || STM32F102xB || STM32F103x6 || STM32F103xB || STM32F103xE || STM32F103xG || STM32F105xC || STM32F107xC */

  return HAL_OK;
 800530a:	2000      	movs	r0, #0
 800530c:	e02c      	b.n	8005368 <HAL_RCCEx_PeriphCLKConfig+0x108>
    FlagStatus pwrclkchanged = RESET;
 800530e:	2500      	movs	r5, #0
 8005310:	e7be      	b.n	8005290 <HAL_RCCEx_PeriphCLKConfig+0x30>
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8005312:	4a18      	ldr	r2, [pc, #96]	@ (8005374 <HAL_RCCEx_PeriphCLKConfig+0x114>)
 8005314:	6813      	ldr	r3, [r2, #0]
 8005316:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800531a:	6013      	str	r3, [r2, #0]
      tickstart = HAL_GetTick();
 800531c:	f7fe faa8 	bl	8003870 <HAL_GetTick>
 8005320:	4606      	mov	r6, r0
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8005322:	4f14      	ldr	r7, [pc, #80]	@ (8005374 <HAL_RCCEx_PeriphCLKConfig+0x114>)
 8005324:	683b      	ldr	r3, [r7, #0]
 8005326:	f413 7f80 	tst.w	r3, #256	@ 0x100
 800532a:	d1b6      	bne.n	800529a <HAL_RCCEx_PeriphCLKConfig+0x3a>
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800532c:	f7fe faa0 	bl	8003870 <HAL_GetTick>
 8005330:	1b80      	subs	r0, r0, r6
 8005332:	2864      	cmp	r0, #100	@ 0x64
 8005334:	d9f6      	bls.n	8005324 <HAL_RCCEx_PeriphCLKConfig+0xc4>
          return HAL_TIMEOUT;
 8005336:	2003      	movs	r0, #3
 8005338:	e016      	b.n	8005368 <HAL_RCCEx_PeriphCLKConfig+0x108>
        tickstart = HAL_GetTick();
 800533a:	f7fe fa99 	bl	8003870 <HAL_GetTick>
 800533e:	4606      	mov	r6, r0
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8005340:	4f0b      	ldr	r7, [pc, #44]	@ (8005370 <HAL_RCCEx_PeriphCLKConfig+0x110>)
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8005342:	f241 3888 	movw	r8, #5000	@ 0x1388
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8005346:	6a3b      	ldr	r3, [r7, #32]
 8005348:	f013 0f02 	tst.w	r3, #2
 800534c:	d1be      	bne.n	80052cc <HAL_RCCEx_PeriphCLKConfig+0x6c>
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800534e:	f7fe fa8f 	bl	8003870 <HAL_GetTick>
 8005352:	1b80      	subs	r0, r0, r6
 8005354:	4540      	cmp	r0, r8
 8005356:	d9f6      	bls.n	8005346 <HAL_RCCEx_PeriphCLKConfig+0xe6>
            return HAL_TIMEOUT;
 8005358:	2003      	movs	r0, #3
 800535a:	e005      	b.n	8005368 <HAL_RCCEx_PeriphCLKConfig+0x108>
      __HAL_RCC_PWR_CLK_DISABLE();
 800535c:	69d3      	ldr	r3, [r2, #28]
 800535e:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8005362:	61d3      	str	r3, [r2, #28]
 8005364:	e7bb      	b.n	80052de <HAL_RCCEx_PeriphCLKConfig+0x7e>
  return HAL_OK;
 8005366:	2000      	movs	r0, #0
}
 8005368:	b002      	add	sp, #8
 800536a:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800536e:	bf00      	nop
 8005370:	40021000 	.word	0x40021000
 8005374:	40007000 	.word	0x40007000
 8005378:	42420000 	.word	0x42420000

0800537c <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 800537c:	b470      	push	{r4, r5, r6}
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800537e:	6a03      	ldr	r3, [r0, #32]

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8005380:	6a02      	ldr	r2, [r0, #32]
 8005382:	f022 0201 	bic.w	r2, r2, #1
 8005386:	6202      	str	r2, [r0, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8005388:	6844      	ldr	r4, [r0, #4]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 800538a:	6982      	ldr	r2, [r0, #24]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 800538c:	f022 0273 	bic.w	r2, r2, #115	@ 0x73
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8005390:	680d      	ldr	r5, [r1, #0]
 8005392:	432a      	orrs	r2, r5

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 8005394:	f023 0302 	bic.w	r3, r3, #2
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 8005398:	688d      	ldr	r5, [r1, #8]
 800539a:	432b      	orrs	r3, r5

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 800539c:	4d0b      	ldr	r5, [pc, #44]	@ (80053cc <TIM_OC1_SetConfig+0x50>)
 800539e:	42a8      	cmp	r0, r5
 80053a0:	d006      	beq.n	80053b0 <TIM_OC1_SetConfig+0x34>
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80053a2:	6044      	str	r4, [r0, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 80053a4:	6182      	str	r2, [r0, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 80053a6:	684a      	ldr	r2, [r1, #4]
 80053a8:	6342      	str	r2, [r0, #52]	@ 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80053aa:	6203      	str	r3, [r0, #32]
}
 80053ac:	bc70      	pop	{r4, r5, r6}
 80053ae:	4770      	bx	lr
    tmpccer &= ~TIM_CCER_CC1NP;
 80053b0:	f023 0308 	bic.w	r3, r3, #8
    tmpccer |= OC_Config->OCNPolarity;
 80053b4:	68cd      	ldr	r5, [r1, #12]
 80053b6:	432b      	orrs	r3, r5
    tmpccer &= ~TIM_CCER_CC1NE;
 80053b8:	f023 0304 	bic.w	r3, r3, #4
    tmpcr2 &= ~TIM_CR2_OIS1N;
 80053bc:	f424 7440 	bic.w	r4, r4, #768	@ 0x300
    tmpcr2 |= OC_Config->OCNIdleState;
 80053c0:	694d      	ldr	r5, [r1, #20]
 80053c2:	698e      	ldr	r6, [r1, #24]
 80053c4:	4335      	orrs	r5, r6
 80053c6:	432c      	orrs	r4, r5
 80053c8:	e7eb      	b.n	80053a2 <TIM_OC1_SetConfig+0x26>
 80053ca:	bf00      	nop
 80053cc:	40012c00 	.word	0x40012c00

080053d0 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 80053d0:	b470      	push	{r4, r5, r6}
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80053d2:	6a03      	ldr	r3, [r0, #32]

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 80053d4:	6a02      	ldr	r2, [r0, #32]
 80053d6:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 80053da:	6202      	str	r2, [r0, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80053dc:	6844      	ldr	r4, [r0, #4]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 80053de:	69c2      	ldr	r2, [r0, #28]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 80053e0:	f022 0273 	bic.w	r2, r2, #115	@ 0x73
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 80053e4:	680d      	ldr	r5, [r1, #0]
 80053e6:	432a      	orrs	r2, r5

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 80053e8:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 80053ec:	688d      	ldr	r5, [r1, #8]
 80053ee:	ea43 2305 	orr.w	r3, r3, r5, lsl #8

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 80053f2:	4d0c      	ldr	r5, [pc, #48]	@ (8005424 <TIM_OC3_SetConfig+0x54>)
 80053f4:	42a8      	cmp	r0, r5
 80053f6:	d006      	beq.n	8005406 <TIM_OC3_SetConfig+0x36>
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80053f8:	6044      	str	r4, [r0, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 80053fa:	61c2      	str	r2, [r0, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 80053fc:	684a      	ldr	r2, [r1, #4]
 80053fe:	63c2      	str	r2, [r0, #60]	@ 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8005400:	6203      	str	r3, [r0, #32]
}
 8005402:	bc70      	pop	{r4, r5, r6}
 8005404:	4770      	bx	lr
    tmpccer &= ~TIM_CCER_CC3NP;
 8005406:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 800540a:	68cd      	ldr	r5, [r1, #12]
 800540c:	ea43 2305 	orr.w	r3, r3, r5, lsl #8
    tmpccer &= ~TIM_CCER_CC3NE;
 8005410:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
    tmpcr2 &= ~TIM_CR2_OIS3N;
 8005414:	f424 5440 	bic.w	r4, r4, #12288	@ 0x3000
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 8005418:	694d      	ldr	r5, [r1, #20]
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 800541a:	698e      	ldr	r6, [r1, #24]
 800541c:	4335      	orrs	r5, r6
 800541e:	ea44 1405 	orr.w	r4, r4, r5, lsl #4
 8005422:	e7e9      	b.n	80053f8 <TIM_OC3_SetConfig+0x28>
 8005424:	40012c00 	.word	0x40012c00

08005428 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8005428:	b430      	push	{r4, r5}
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800542a:	6a03      	ldr	r3, [r0, #32]

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 800542c:	6a02      	ldr	r2, [r0, #32]
 800542e:	f422 5280 	bic.w	r2, r2, #4096	@ 0x1000
 8005432:	6202      	str	r2, [r0, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8005434:	6844      	ldr	r4, [r0, #4]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8005436:	69c2      	ldr	r2, [r0, #28]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8005438:	f422 42e6 	bic.w	r2, r2, #29440	@ 0x7300

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 800543c:	680d      	ldr	r5, [r1, #0]
 800543e:	ea42 2205 	orr.w	r2, r2, r5, lsl #8

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 8005442:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8005446:	688d      	ldr	r5, [r1, #8]
 8005448:	ea43 3305 	orr.w	r3, r3, r5, lsl #12

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800544c:	4d07      	ldr	r5, [pc, #28]	@ (800546c <TIM_OC4_SetConfig+0x44>)
 800544e:	42a8      	cmp	r0, r5
 8005450:	d006      	beq.n	8005460 <TIM_OC4_SetConfig+0x38>
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8005452:	6044      	str	r4, [r0, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8005454:	61c2      	str	r2, [r0, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8005456:	684a      	ldr	r2, [r1, #4]
 8005458:	6402      	str	r2, [r0, #64]	@ 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800545a:	6203      	str	r3, [r0, #32]
}
 800545c:	bc30      	pop	{r4, r5}
 800545e:	4770      	bx	lr
    tmpcr2 &= ~TIM_CR2_OIS4;
 8005460:	f424 4480 	bic.w	r4, r4, #16384	@ 0x4000
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 8005464:	694d      	ldr	r5, [r1, #20]
 8005466:	ea44 1485 	orr.w	r4, r4, r5, lsl #6
 800546a:	e7f2      	b.n	8005452 <TIM_OC4_SetConfig+0x2a>
 800546c:	40012c00 	.word	0x40012c00

08005470 <HAL_TIM_Base_Start>:
  if (htim->State != HAL_TIM_STATE_READY)
 8005470:	f890 303d 	ldrb.w	r3, [r0, #61]	@ 0x3d
 8005474:	b2db      	uxtb	r3, r3
 8005476:	2b01      	cmp	r3, #1
 8005478:	d122      	bne.n	80054c0 <HAL_TIM_Base_Start+0x50>
  htim->State = HAL_TIM_STATE_BUSY;
 800547a:	2302      	movs	r3, #2
 800547c:	f880 303d 	strb.w	r3, [r0, #61]	@ 0x3d
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8005480:	6803      	ldr	r3, [r0, #0]
 8005482:	4a11      	ldr	r2, [pc, #68]	@ (80054c8 <HAL_TIM_Base_Start+0x58>)
 8005484:	4293      	cmp	r3, r2
 8005486:	d010      	beq.n	80054aa <HAL_TIM_Base_Start+0x3a>
 8005488:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800548c:	d00d      	beq.n	80054aa <HAL_TIM_Base_Start+0x3a>
 800548e:	f5a2 3294 	sub.w	r2, r2, #75776	@ 0x12800
 8005492:	4293      	cmp	r3, r2
 8005494:	d009      	beq.n	80054aa <HAL_TIM_Base_Start+0x3a>
 8005496:	f502 6280 	add.w	r2, r2, #1024	@ 0x400
 800549a:	4293      	cmp	r3, r2
 800549c:	d005      	beq.n	80054aa <HAL_TIM_Base_Start+0x3a>
    __HAL_TIM_ENABLE(htim);
 800549e:	681a      	ldr	r2, [r3, #0]
 80054a0:	f042 0201 	orr.w	r2, r2, #1
 80054a4:	601a      	str	r2, [r3, #0]
  return HAL_OK;
 80054a6:	2000      	movs	r0, #0
 80054a8:	4770      	bx	lr
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 80054aa:	689a      	ldr	r2, [r3, #8]
 80054ac:	f002 0207 	and.w	r2, r2, #7
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80054b0:	2a06      	cmp	r2, #6
 80054b2:	d007      	beq.n	80054c4 <HAL_TIM_Base_Start+0x54>
      __HAL_TIM_ENABLE(htim);
 80054b4:	681a      	ldr	r2, [r3, #0]
 80054b6:	f042 0201 	orr.w	r2, r2, #1
 80054ba:	601a      	str	r2, [r3, #0]
  return HAL_OK;
 80054bc:	2000      	movs	r0, #0
 80054be:	4770      	bx	lr
    return HAL_ERROR;
 80054c0:	2001      	movs	r0, #1
 80054c2:	4770      	bx	lr
  return HAL_OK;
 80054c4:	2000      	movs	r0, #0
}
 80054c6:	4770      	bx	lr
 80054c8:	40012c00 	.word	0x40012c00

080054cc <HAL_TIM_Base_Start_IT>:
  if (htim->State != HAL_TIM_STATE_READY)
 80054cc:	f890 303d 	ldrb.w	r3, [r0, #61]	@ 0x3d
 80054d0:	b2db      	uxtb	r3, r3
 80054d2:	2b01      	cmp	r3, #1
 80054d4:	d127      	bne.n	8005526 <HAL_TIM_Base_Start_IT+0x5a>
  htim->State = HAL_TIM_STATE_BUSY;
 80054d6:	2302      	movs	r3, #2
 80054d8:	f880 303d 	strb.w	r3, [r0, #61]	@ 0x3d
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 80054dc:	6802      	ldr	r2, [r0, #0]
 80054de:	68d3      	ldr	r3, [r2, #12]
 80054e0:	f043 0301 	orr.w	r3, r3, #1
 80054e4:	60d3      	str	r3, [r2, #12]
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80054e6:	6803      	ldr	r3, [r0, #0]
 80054e8:	4a11      	ldr	r2, [pc, #68]	@ (8005530 <HAL_TIM_Base_Start_IT+0x64>)
 80054ea:	4293      	cmp	r3, r2
 80054ec:	d010      	beq.n	8005510 <HAL_TIM_Base_Start_IT+0x44>
 80054ee:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80054f2:	d00d      	beq.n	8005510 <HAL_TIM_Base_Start_IT+0x44>
 80054f4:	f5a2 3294 	sub.w	r2, r2, #75776	@ 0x12800
 80054f8:	4293      	cmp	r3, r2
 80054fa:	d009      	beq.n	8005510 <HAL_TIM_Base_Start_IT+0x44>
 80054fc:	f502 6280 	add.w	r2, r2, #1024	@ 0x400
 8005500:	4293      	cmp	r3, r2
 8005502:	d005      	beq.n	8005510 <HAL_TIM_Base_Start_IT+0x44>
    __HAL_TIM_ENABLE(htim);
 8005504:	681a      	ldr	r2, [r3, #0]
 8005506:	f042 0201 	orr.w	r2, r2, #1
 800550a:	601a      	str	r2, [r3, #0]
  return HAL_OK;
 800550c:	2000      	movs	r0, #0
 800550e:	4770      	bx	lr
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8005510:	689a      	ldr	r2, [r3, #8]
 8005512:	f002 0207 	and.w	r2, r2, #7
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8005516:	2a06      	cmp	r2, #6
 8005518:	d007      	beq.n	800552a <HAL_TIM_Base_Start_IT+0x5e>
      __HAL_TIM_ENABLE(htim);
 800551a:	681a      	ldr	r2, [r3, #0]
 800551c:	f042 0201 	orr.w	r2, r2, #1
 8005520:	601a      	str	r2, [r3, #0]
  return HAL_OK;
 8005522:	2000      	movs	r0, #0
 8005524:	4770      	bx	lr
    return HAL_ERROR;
 8005526:	2001      	movs	r0, #1
 8005528:	4770      	bx	lr
  return HAL_OK;
 800552a:	2000      	movs	r0, #0
}
 800552c:	4770      	bx	lr
 800552e:	bf00      	nop
 8005530:	40012c00 	.word	0x40012c00

08005534 <HAL_TIM_OC_MspInit>:
}
 8005534:	4770      	bx	lr

08005536 <HAL_TIM_PWM_MspInit>:
}
 8005536:	4770      	bx	lr

08005538 <HAL_TIM_PeriodElapsedCallback>:
}
 8005538:	4770      	bx	lr

0800553a <HAL_TIM_OC_DelayElapsedCallback>:
}
 800553a:	4770      	bx	lr

0800553c <HAL_TIM_IC_CaptureCallback>:
}
 800553c:	4770      	bx	lr

0800553e <HAL_TIM_PWM_PulseFinishedCallback>:
}
 800553e:	4770      	bx	lr

08005540 <HAL_TIM_TriggerCallback>:
}
 8005540:	4770      	bx	lr

08005542 <HAL_TIM_IRQHandler>:
{
 8005542:	b510      	push	{r4, lr}
 8005544:	4604      	mov	r4, r0
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 8005546:	6803      	ldr	r3, [r0, #0]
 8005548:	691a      	ldr	r2, [r3, #16]
 800554a:	f012 0f02 	tst.w	r2, #2
 800554e:	d011      	beq.n	8005574 <HAL_TIM_IRQHandler+0x32>
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 8005550:	68da      	ldr	r2, [r3, #12]
 8005552:	f012 0f02 	tst.w	r2, #2
 8005556:	d00d      	beq.n	8005574 <HAL_TIM_IRQHandler+0x32>
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 8005558:	f06f 0202 	mvn.w	r2, #2
 800555c:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 800555e:	2301      	movs	r3, #1
 8005560:	7703      	strb	r3, [r0, #28]
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8005562:	6803      	ldr	r3, [r0, #0]
 8005564:	699b      	ldr	r3, [r3, #24]
 8005566:	f013 0f03 	tst.w	r3, #3
 800556a:	d070      	beq.n	800564e <HAL_TIM_IRQHandler+0x10c>
          HAL_TIM_IC_CaptureCallback(htim);
 800556c:	f7ff ffe6 	bl	800553c <HAL_TIM_IC_CaptureCallback>
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8005570:	2300      	movs	r3, #0
 8005572:	7723      	strb	r3, [r4, #28]
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 8005574:	6823      	ldr	r3, [r4, #0]
 8005576:	691a      	ldr	r2, [r3, #16]
 8005578:	f012 0f04 	tst.w	r2, #4
 800557c:	d012      	beq.n	80055a4 <HAL_TIM_IRQHandler+0x62>
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 800557e:	68da      	ldr	r2, [r3, #12]
 8005580:	f012 0f04 	tst.w	r2, #4
 8005584:	d00e      	beq.n	80055a4 <HAL_TIM_IRQHandler+0x62>
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 8005586:	f06f 0204 	mvn.w	r2, #4
 800558a:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 800558c:	2302      	movs	r3, #2
 800558e:	7723      	strb	r3, [r4, #28]
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8005590:	6823      	ldr	r3, [r4, #0]
 8005592:	699b      	ldr	r3, [r3, #24]
 8005594:	f413 7f40 	tst.w	r3, #768	@ 0x300
 8005598:	d05f      	beq.n	800565a <HAL_TIM_IRQHandler+0x118>
        HAL_TIM_IC_CaptureCallback(htim);
 800559a:	4620      	mov	r0, r4
 800559c:	f7ff ffce 	bl	800553c <HAL_TIM_IC_CaptureCallback>
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80055a0:	2300      	movs	r3, #0
 80055a2:	7723      	strb	r3, [r4, #28]
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 80055a4:	6823      	ldr	r3, [r4, #0]
 80055a6:	691a      	ldr	r2, [r3, #16]
 80055a8:	f012 0f08 	tst.w	r2, #8
 80055ac:	d012      	beq.n	80055d4 <HAL_TIM_IRQHandler+0x92>
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 80055ae:	68da      	ldr	r2, [r3, #12]
 80055b0:	f012 0f08 	tst.w	r2, #8
 80055b4:	d00e      	beq.n	80055d4 <HAL_TIM_IRQHandler+0x92>
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 80055b6:	f06f 0208 	mvn.w	r2, #8
 80055ba:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 80055bc:	2304      	movs	r3, #4
 80055be:	7723      	strb	r3, [r4, #28]
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 80055c0:	6823      	ldr	r3, [r4, #0]
 80055c2:	69db      	ldr	r3, [r3, #28]
 80055c4:	f013 0f03 	tst.w	r3, #3
 80055c8:	d04e      	beq.n	8005668 <HAL_TIM_IRQHandler+0x126>
        HAL_TIM_IC_CaptureCallback(htim);
 80055ca:	4620      	mov	r0, r4
 80055cc:	f7ff ffb6 	bl	800553c <HAL_TIM_IC_CaptureCallback>
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80055d0:	2300      	movs	r3, #0
 80055d2:	7723      	strb	r3, [r4, #28]
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 80055d4:	6823      	ldr	r3, [r4, #0]
 80055d6:	691a      	ldr	r2, [r3, #16]
 80055d8:	f012 0f10 	tst.w	r2, #16
 80055dc:	d012      	beq.n	8005604 <HAL_TIM_IRQHandler+0xc2>
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 80055de:	68da      	ldr	r2, [r3, #12]
 80055e0:	f012 0f10 	tst.w	r2, #16
 80055e4:	d00e      	beq.n	8005604 <HAL_TIM_IRQHandler+0xc2>
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 80055e6:	f06f 0210 	mvn.w	r2, #16
 80055ea:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 80055ec:	2308      	movs	r3, #8
 80055ee:	7723      	strb	r3, [r4, #28]
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 80055f0:	6823      	ldr	r3, [r4, #0]
 80055f2:	69db      	ldr	r3, [r3, #28]
 80055f4:	f413 7f40 	tst.w	r3, #768	@ 0x300
 80055f8:	d03d      	beq.n	8005676 <HAL_TIM_IRQHandler+0x134>
        HAL_TIM_IC_CaptureCallback(htim);
 80055fa:	4620      	mov	r0, r4
 80055fc:	f7ff ff9e 	bl	800553c <HAL_TIM_IC_CaptureCallback>
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8005600:	2300      	movs	r3, #0
 8005602:	7723      	strb	r3, [r4, #28]
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 8005604:	6823      	ldr	r3, [r4, #0]
 8005606:	691a      	ldr	r2, [r3, #16]
 8005608:	f012 0f01 	tst.w	r2, #1
 800560c:	d003      	beq.n	8005616 <HAL_TIM_IRQHandler+0xd4>
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 800560e:	68da      	ldr	r2, [r3, #12]
 8005610:	f012 0f01 	tst.w	r2, #1
 8005614:	d136      	bne.n	8005684 <HAL_TIM_IRQHandler+0x142>
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 8005616:	6823      	ldr	r3, [r4, #0]
 8005618:	691a      	ldr	r2, [r3, #16]
 800561a:	f012 0f80 	tst.w	r2, #128	@ 0x80
 800561e:	d003      	beq.n	8005628 <HAL_TIM_IRQHandler+0xe6>
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 8005620:	68da      	ldr	r2, [r3, #12]
 8005622:	f012 0f80 	tst.w	r2, #128	@ 0x80
 8005626:	d134      	bne.n	8005692 <HAL_TIM_IRQHandler+0x150>
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 8005628:	6823      	ldr	r3, [r4, #0]
 800562a:	691a      	ldr	r2, [r3, #16]
 800562c:	f012 0f40 	tst.w	r2, #64	@ 0x40
 8005630:	d003      	beq.n	800563a <HAL_TIM_IRQHandler+0xf8>
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 8005632:	68da      	ldr	r2, [r3, #12]
 8005634:	f012 0f40 	tst.w	r2, #64	@ 0x40
 8005638:	d132      	bne.n	80056a0 <HAL_TIM_IRQHandler+0x15e>
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 800563a:	6823      	ldr	r3, [r4, #0]
 800563c:	691a      	ldr	r2, [r3, #16]
 800563e:	f012 0f20 	tst.w	r2, #32
 8005642:	d003      	beq.n	800564c <HAL_TIM_IRQHandler+0x10a>
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 8005644:	68da      	ldr	r2, [r3, #12]
 8005646:	f012 0f20 	tst.w	r2, #32
 800564a:	d130      	bne.n	80056ae <HAL_TIM_IRQHandler+0x16c>
}
 800564c:	bd10      	pop	{r4, pc}
          HAL_TIM_OC_DelayElapsedCallback(htim);
 800564e:	f7ff ff74 	bl	800553a <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8005652:	4620      	mov	r0, r4
 8005654:	f7ff ff73 	bl	800553e <HAL_TIM_PWM_PulseFinishedCallback>
 8005658:	e78a      	b.n	8005570 <HAL_TIM_IRQHandler+0x2e>
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800565a:	4620      	mov	r0, r4
 800565c:	f7ff ff6d 	bl	800553a <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8005660:	4620      	mov	r0, r4
 8005662:	f7ff ff6c 	bl	800553e <HAL_TIM_PWM_PulseFinishedCallback>
 8005666:	e79b      	b.n	80055a0 <HAL_TIM_IRQHandler+0x5e>
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8005668:	4620      	mov	r0, r4
 800566a:	f7ff ff66 	bl	800553a <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800566e:	4620      	mov	r0, r4
 8005670:	f7ff ff65 	bl	800553e <HAL_TIM_PWM_PulseFinishedCallback>
 8005674:	e7ac      	b.n	80055d0 <HAL_TIM_IRQHandler+0x8e>
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8005676:	4620      	mov	r0, r4
 8005678:	f7ff ff5f 	bl	800553a <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800567c:	4620      	mov	r0, r4
 800567e:	f7ff ff5e 	bl	800553e <HAL_TIM_PWM_PulseFinishedCallback>
 8005682:	e7bd      	b.n	8005600 <HAL_TIM_IRQHandler+0xbe>
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 8005684:	f06f 0201 	mvn.w	r2, #1
 8005688:	611a      	str	r2, [r3, #16]
      HAL_TIM_PeriodElapsedCallback(htim);
 800568a:	4620      	mov	r0, r4
 800568c:	f7ff ff54 	bl	8005538 <HAL_TIM_PeriodElapsedCallback>
 8005690:	e7c1      	b.n	8005616 <HAL_TIM_IRQHandler+0xd4>
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 8005692:	f06f 0280 	mvn.w	r2, #128	@ 0x80
 8005696:	611a      	str	r2, [r3, #16]
      HAL_TIMEx_BreakCallback(htim);
 8005698:	4620      	mov	r0, r4
 800569a:	f000 fb3f 	bl	8005d1c <HAL_TIMEx_BreakCallback>
 800569e:	e7c3      	b.n	8005628 <HAL_TIM_IRQHandler+0xe6>
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 80056a0:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 80056a4:	611a      	str	r2, [r3, #16]
      HAL_TIM_TriggerCallback(htim);
 80056a6:	4620      	mov	r0, r4
 80056a8:	f7ff ff4a 	bl	8005540 <HAL_TIM_TriggerCallback>
 80056ac:	e7c5      	b.n	800563a <HAL_TIM_IRQHandler+0xf8>
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 80056ae:	f06f 0220 	mvn.w	r2, #32
 80056b2:	611a      	str	r2, [r3, #16]
      HAL_TIMEx_CommutCallback(htim);
 80056b4:	4620      	mov	r0, r4
 80056b6:	f000 fb30 	bl	8005d1a <HAL_TIMEx_CommutCallback>
}
 80056ba:	e7c7      	b.n	800564c <HAL_TIM_IRQHandler+0x10a>

080056bc <TIM_Base_SetConfig>:
  tmpcr1 = TIMx->CR1;
 80056bc:	6803      	ldr	r3, [r0, #0]
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 80056be:	4a25      	ldr	r2, [pc, #148]	@ (8005754 <TIM_Base_SetConfig+0x98>)
 80056c0:	4290      	cmp	r0, r2
 80056c2:	d014      	beq.n	80056ee <TIM_Base_SetConfig+0x32>
 80056c4:	f1b0 4f80 	cmp.w	r0, #1073741824	@ 0x40000000
 80056c8:	d026      	beq.n	8005718 <TIM_Base_SetConfig+0x5c>
 80056ca:	f5a2 3294 	sub.w	r2, r2, #75776	@ 0x12800
 80056ce:	4290      	cmp	r0, r2
 80056d0:	d036      	beq.n	8005740 <TIM_Base_SetConfig+0x84>
 80056d2:	f502 6280 	add.w	r2, r2, #1024	@ 0x400
 80056d6:	4290      	cmp	r0, r2
 80056d8:	d037      	beq.n	800574a <TIM_Base_SetConfig+0x8e>
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 80056da:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 80056de:	694a      	ldr	r2, [r1, #20]
 80056e0:	4313      	orrs	r3, r2
  TIMx->CR1 = tmpcr1;
 80056e2:	6003      	str	r3, [r0, #0]
  TIMx->ARR = (uint32_t)Structure->Period ;
 80056e4:	688b      	ldr	r3, [r1, #8]
 80056e6:	62c3      	str	r3, [r0, #44]	@ 0x2c
  TIMx->PSC = Structure->Prescaler;
 80056e8:	680b      	ldr	r3, [r1, #0]
 80056ea:	6283      	str	r3, [r0, #40]	@ 0x28
  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 80056ec:	e025      	b.n	800573a <TIM_Base_SetConfig+0x7e>
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 80056ee:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
    tmpcr1 |= Structure->CounterMode;
 80056f2:	684a      	ldr	r2, [r1, #4]
 80056f4:	4313      	orrs	r3, r2
    tmpcr1 &= ~TIM_CR1_CKD;
 80056f6:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 80056fa:	68ca      	ldr	r2, [r1, #12]
 80056fc:	4313      	orrs	r3, r2
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 80056fe:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8005702:	694a      	ldr	r2, [r1, #20]
 8005704:	4313      	orrs	r3, r2
  TIMx->CR1 = tmpcr1;
 8005706:	6003      	str	r3, [r0, #0]
  TIMx->ARR = (uint32_t)Structure->Period ;
 8005708:	688b      	ldr	r3, [r1, #8]
 800570a:	62c3      	str	r3, [r0, #44]	@ 0x2c
  TIMx->PSC = Structure->Prescaler;
 800570c:	680b      	ldr	r3, [r1, #0]
 800570e:	6283      	str	r3, [r0, #40]	@ 0x28
    TIMx->RCR = Structure->RepetitionCounter;
 8005710:	690a      	ldr	r2, [r1, #16]
 8005712:	4b10      	ldr	r3, [pc, #64]	@ (8005754 <TIM_Base_SetConfig+0x98>)
 8005714:	631a      	str	r2, [r3, #48]	@ 0x30
 8005716:	e010      	b.n	800573a <TIM_Base_SetConfig+0x7e>
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8005718:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
    tmpcr1 |= Structure->CounterMode;
 800571c:	684a      	ldr	r2, [r1, #4]
 800571e:	4313      	orrs	r3, r2
    tmpcr1 &= ~TIM_CR1_CKD;
 8005720:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8005724:	68ca      	ldr	r2, [r1, #12]
 8005726:	4313      	orrs	r3, r2
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8005728:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800572c:	694a      	ldr	r2, [r1, #20]
 800572e:	4313      	orrs	r3, r2
  TIMx->CR1 = tmpcr1;
 8005730:	6003      	str	r3, [r0, #0]
  TIMx->ARR = (uint32_t)Structure->Period ;
 8005732:	688b      	ldr	r3, [r1, #8]
 8005734:	62c3      	str	r3, [r0, #44]	@ 0x2c
  TIMx->PSC = Structure->Prescaler;
 8005736:	680b      	ldr	r3, [r1, #0]
 8005738:	6283      	str	r3, [r0, #40]	@ 0x28
  TIMx->EGR = TIM_EGR_UG;
 800573a:	2301      	movs	r3, #1
 800573c:	6143      	str	r3, [r0, #20]
}
 800573e:	4770      	bx	lr
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8005740:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
    tmpcr1 |= Structure->CounterMode;
 8005744:	684a      	ldr	r2, [r1, #4]
 8005746:	4313      	orrs	r3, r2
  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8005748:	e7ea      	b.n	8005720 <TIM_Base_SetConfig+0x64>
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 800574a:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
    tmpcr1 |= Structure->CounterMode;
 800574e:	684a      	ldr	r2, [r1, #4]
 8005750:	4313      	orrs	r3, r2
  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8005752:	e7e5      	b.n	8005720 <TIM_Base_SetConfig+0x64>
 8005754:	40012c00 	.word	0x40012c00

08005758 <HAL_TIM_Base_Init>:
  if (htim == NULL)
 8005758:	b340      	cbz	r0, 80057ac <HAL_TIM_Base_Init+0x54>
{
 800575a:	b510      	push	{r4, lr}
 800575c:	4604      	mov	r4, r0
  if (htim->State == HAL_TIM_STATE_RESET)
 800575e:	f890 303d 	ldrb.w	r3, [r0, #61]	@ 0x3d
 8005762:	b1f3      	cbz	r3, 80057a2 <HAL_TIM_Base_Init+0x4a>
  htim->State = HAL_TIM_STATE_BUSY;
 8005764:	2302      	movs	r3, #2
 8005766:	f884 303d 	strb.w	r3, [r4, #61]	@ 0x3d
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800576a:	4621      	mov	r1, r4
 800576c:	f851 0b04 	ldr.w	r0, [r1], #4
 8005770:	f7ff ffa4 	bl	80056bc <TIM_Base_SetConfig>
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8005774:	2301      	movs	r3, #1
 8005776:	f884 3046 	strb.w	r3, [r4, #70]	@ 0x46
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800577a:	f884 303e 	strb.w	r3, [r4, #62]	@ 0x3e
 800577e:	f884 303f 	strb.w	r3, [r4, #63]	@ 0x3f
 8005782:	f884 3040 	strb.w	r3, [r4, #64]	@ 0x40
 8005786:	f884 3041 	strb.w	r3, [r4, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800578a:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 800578e:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8005792:	f884 3044 	strb.w	r3, [r4, #68]	@ 0x44
 8005796:	f884 3045 	strb.w	r3, [r4, #69]	@ 0x45
  htim->State = HAL_TIM_STATE_READY;
 800579a:	f884 303d 	strb.w	r3, [r4, #61]	@ 0x3d
  return HAL_OK;
 800579e:	2000      	movs	r0, #0
}
 80057a0:	bd10      	pop	{r4, pc}
    htim->Lock = HAL_UNLOCKED;
 80057a2:	f880 303c 	strb.w	r3, [r0, #60]	@ 0x3c
    HAL_TIM_Base_MspInit(htim);
 80057a6:	f7fd fda3 	bl	80032f0 <HAL_TIM_Base_MspInit>
 80057aa:	e7db      	b.n	8005764 <HAL_TIM_Base_Init+0xc>
    return HAL_ERROR;
 80057ac:	2001      	movs	r0, #1
}
 80057ae:	4770      	bx	lr

080057b0 <HAL_TIM_OC_Init>:
  if (htim == NULL)
 80057b0:	b340      	cbz	r0, 8005804 <HAL_TIM_OC_Init+0x54>
{
 80057b2:	b510      	push	{r4, lr}
 80057b4:	4604      	mov	r4, r0
  if (htim->State == HAL_TIM_STATE_RESET)
 80057b6:	f890 303d 	ldrb.w	r3, [r0, #61]	@ 0x3d
 80057ba:	b1f3      	cbz	r3, 80057fa <HAL_TIM_OC_Init+0x4a>
  htim->State = HAL_TIM_STATE_BUSY;
 80057bc:	2302      	movs	r3, #2
 80057be:	f884 303d 	strb.w	r3, [r4, #61]	@ 0x3d
  TIM_Base_SetConfig(htim->Instance,  &htim->Init);
 80057c2:	4621      	mov	r1, r4
 80057c4:	f851 0b04 	ldr.w	r0, [r1], #4
 80057c8:	f7ff ff78 	bl	80056bc <TIM_Base_SetConfig>
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80057cc:	2301      	movs	r3, #1
 80057ce:	f884 3046 	strb.w	r3, [r4, #70]	@ 0x46
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80057d2:	f884 303e 	strb.w	r3, [r4, #62]	@ 0x3e
 80057d6:	f884 303f 	strb.w	r3, [r4, #63]	@ 0x3f
 80057da:	f884 3040 	strb.w	r3, [r4, #64]	@ 0x40
 80057de:	f884 3041 	strb.w	r3, [r4, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80057e2:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 80057e6:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 80057ea:	f884 3044 	strb.w	r3, [r4, #68]	@ 0x44
 80057ee:	f884 3045 	strb.w	r3, [r4, #69]	@ 0x45
  htim->State = HAL_TIM_STATE_READY;
 80057f2:	f884 303d 	strb.w	r3, [r4, #61]	@ 0x3d
  return HAL_OK;
 80057f6:	2000      	movs	r0, #0
}
 80057f8:	bd10      	pop	{r4, pc}
    htim->Lock = HAL_UNLOCKED;
 80057fa:	f880 303c 	strb.w	r3, [r0, #60]	@ 0x3c
    HAL_TIM_OC_MspInit(htim);
 80057fe:	f7ff fe99 	bl	8005534 <HAL_TIM_OC_MspInit>
 8005802:	e7db      	b.n	80057bc <HAL_TIM_OC_Init+0xc>
    return HAL_ERROR;
 8005804:	2001      	movs	r0, #1
}
 8005806:	4770      	bx	lr

08005808 <HAL_TIM_PWM_Init>:
  if (htim == NULL)
 8005808:	b340      	cbz	r0, 800585c <HAL_TIM_PWM_Init+0x54>
{
 800580a:	b510      	push	{r4, lr}
 800580c:	4604      	mov	r4, r0
  if (htim->State == HAL_TIM_STATE_RESET)
 800580e:	f890 303d 	ldrb.w	r3, [r0, #61]	@ 0x3d
 8005812:	b1f3      	cbz	r3, 8005852 <HAL_TIM_PWM_Init+0x4a>
  htim->State = HAL_TIM_STATE_BUSY;
 8005814:	2302      	movs	r3, #2
 8005816:	f884 303d 	strb.w	r3, [r4, #61]	@ 0x3d
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800581a:	4621      	mov	r1, r4
 800581c:	f851 0b04 	ldr.w	r0, [r1], #4
 8005820:	f7ff ff4c 	bl	80056bc <TIM_Base_SetConfig>
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8005824:	2301      	movs	r3, #1
 8005826:	f884 3046 	strb.w	r3, [r4, #70]	@ 0x46
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800582a:	f884 303e 	strb.w	r3, [r4, #62]	@ 0x3e
 800582e:	f884 303f 	strb.w	r3, [r4, #63]	@ 0x3f
 8005832:	f884 3040 	strb.w	r3, [r4, #64]	@ 0x40
 8005836:	f884 3041 	strb.w	r3, [r4, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800583a:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 800583e:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8005842:	f884 3044 	strb.w	r3, [r4, #68]	@ 0x44
 8005846:	f884 3045 	strb.w	r3, [r4, #69]	@ 0x45
  htim->State = HAL_TIM_STATE_READY;
 800584a:	f884 303d 	strb.w	r3, [r4, #61]	@ 0x3d
  return HAL_OK;
 800584e:	2000      	movs	r0, #0
}
 8005850:	bd10      	pop	{r4, pc}
    htim->Lock = HAL_UNLOCKED;
 8005852:	f880 303c 	strb.w	r3, [r0, #60]	@ 0x3c
    HAL_TIM_PWM_MspInit(htim);
 8005856:	f7ff fe6e 	bl	8005536 <HAL_TIM_PWM_MspInit>
 800585a:	e7db      	b.n	8005814 <HAL_TIM_PWM_Init+0xc>
    return HAL_ERROR;
 800585c:	2001      	movs	r0, #1
}
 800585e:	4770      	bx	lr

08005860 <TIM_OC2_SetConfig>:
{
 8005860:	b470      	push	{r4, r5, r6}
  tmpccer = TIMx->CCER;
 8005862:	6a03      	ldr	r3, [r0, #32]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8005864:	6a02      	ldr	r2, [r0, #32]
 8005866:	f022 0210 	bic.w	r2, r2, #16
 800586a:	6202      	str	r2, [r0, #32]
  tmpcr2 =  TIMx->CR2;
 800586c:	6844      	ldr	r4, [r0, #4]
  tmpccmrx = TIMx->CCMR1;
 800586e:	6982      	ldr	r2, [r0, #24]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 8005870:	f422 42e6 	bic.w	r2, r2, #29440	@ 0x7300
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8005874:	680d      	ldr	r5, [r1, #0]
 8005876:	ea42 2205 	orr.w	r2, r2, r5, lsl #8
  tmpccer &= ~TIM_CCER_CC2P;
 800587a:	f023 0320 	bic.w	r3, r3, #32
  tmpccer |= (OC_Config->OCPolarity << 4U);
 800587e:	688d      	ldr	r5, [r1, #8]
 8005880:	ea43 1305 	orr.w	r3, r3, r5, lsl #4
  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8005884:	4d0c      	ldr	r5, [pc, #48]	@ (80058b8 <TIM_OC2_SetConfig+0x58>)
 8005886:	42a8      	cmp	r0, r5
 8005888:	d006      	beq.n	8005898 <TIM_OC2_SetConfig+0x38>
  TIMx->CR2 = tmpcr2;
 800588a:	6044      	str	r4, [r0, #4]
  TIMx->CCMR1 = tmpccmrx;
 800588c:	6182      	str	r2, [r0, #24]
  TIMx->CCR2 = OC_Config->Pulse;
 800588e:	684a      	ldr	r2, [r1, #4]
 8005890:	6382      	str	r2, [r0, #56]	@ 0x38
  TIMx->CCER = tmpccer;
 8005892:	6203      	str	r3, [r0, #32]
}
 8005894:	bc70      	pop	{r4, r5, r6}
 8005896:	4770      	bx	lr
    tmpccer &= ~TIM_CCER_CC2NP;
 8005898:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 800589c:	68cd      	ldr	r5, [r1, #12]
 800589e:	ea43 1305 	orr.w	r3, r3, r5, lsl #4
    tmpccer &= ~TIM_CCER_CC2NE;
 80058a2:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
    tmpcr2 &= ~TIM_CR2_OIS2N;
 80058a6:	f424 6440 	bic.w	r4, r4, #3072	@ 0xc00
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 80058aa:	694d      	ldr	r5, [r1, #20]
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 80058ac:	698e      	ldr	r6, [r1, #24]
 80058ae:	4335      	orrs	r5, r6
 80058b0:	ea44 0485 	orr.w	r4, r4, r5, lsl #2
 80058b4:	e7e9      	b.n	800588a <TIM_OC2_SetConfig+0x2a>
 80058b6:	bf00      	nop
 80058b8:	40012c00 	.word	0x40012c00

080058bc <HAL_TIM_OC_ConfigChannel>:
  __HAL_LOCK(htim);
 80058bc:	f890 303c 	ldrb.w	r3, [r0, #60]	@ 0x3c
 80058c0:	2b01      	cmp	r3, #1
 80058c2:	d028      	beq.n	8005916 <HAL_TIM_OC_ConfigChannel+0x5a>
{
 80058c4:	b510      	push	{r4, lr}
 80058c6:	4604      	mov	r4, r0
  __HAL_LOCK(htim);
 80058c8:	2301      	movs	r3, #1
 80058ca:	f880 303c 	strb.w	r3, [r0, #60]	@ 0x3c
  switch (Channel)
 80058ce:	2a0c      	cmp	r2, #12
 80058d0:	d81c      	bhi.n	800590c <HAL_TIM_OC_ConfigChannel+0x50>
 80058d2:	e8df f002 	tbb	[pc, r2]
 80058d6:	1b07      	.short	0x1b07
 80058d8:	1b0c1b1b 	.word	0x1b0c1b1b
 80058dc:	1b111b1b 	.word	0x1b111b1b
 80058e0:	1b1b      	.short	0x1b1b
 80058e2:	16          	.byte	0x16
 80058e3:	00          	.byte	0x00
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 80058e4:	6800      	ldr	r0, [r0, #0]
 80058e6:	f7ff fd49 	bl	800537c <TIM_OC1_SetConfig>
  HAL_StatusTypeDef status = HAL_OK;
 80058ea:	2000      	movs	r0, #0
      break;
 80058ec:	e00f      	b.n	800590e <HAL_TIM_OC_ConfigChannel+0x52>
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 80058ee:	6800      	ldr	r0, [r0, #0]
 80058f0:	f7ff ffb6 	bl	8005860 <TIM_OC2_SetConfig>
  HAL_StatusTypeDef status = HAL_OK;
 80058f4:	2000      	movs	r0, #0
      break;
 80058f6:	e00a      	b.n	800590e <HAL_TIM_OC_ConfigChannel+0x52>
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 80058f8:	6800      	ldr	r0, [r0, #0]
 80058fa:	f7ff fd69 	bl	80053d0 <TIM_OC3_SetConfig>
  HAL_StatusTypeDef status = HAL_OK;
 80058fe:	2000      	movs	r0, #0
      break;
 8005900:	e005      	b.n	800590e <HAL_TIM_OC_ConfigChannel+0x52>
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 8005902:	6800      	ldr	r0, [r0, #0]
 8005904:	f7ff fd90 	bl	8005428 <TIM_OC4_SetConfig>
  HAL_StatusTypeDef status = HAL_OK;
 8005908:	2000      	movs	r0, #0
      break;
 800590a:	e000      	b.n	800590e <HAL_TIM_OC_ConfigChannel+0x52>
  switch (Channel)
 800590c:	2001      	movs	r0, #1
  __HAL_UNLOCK(htim);
 800590e:	2300      	movs	r3, #0
 8005910:	f884 303c 	strb.w	r3, [r4, #60]	@ 0x3c
}
 8005914:	bd10      	pop	{r4, pc}
  __HAL_LOCK(htim);
 8005916:	2002      	movs	r0, #2
}
 8005918:	4770      	bx	lr

0800591a <HAL_TIM_PWM_ConfigChannel>:
{
 800591a:	b538      	push	{r3, r4, r5, lr}
  __HAL_LOCK(htim);
 800591c:	f890 303c 	ldrb.w	r3, [r0, #60]	@ 0x3c
 8005920:	2b01      	cmp	r3, #1
 8005922:	d066      	beq.n	80059f2 <HAL_TIM_PWM_ConfigChannel+0xd8>
 8005924:	4604      	mov	r4, r0
 8005926:	460d      	mov	r5, r1
 8005928:	2301      	movs	r3, #1
 800592a:	f880 303c 	strb.w	r3, [r0, #60]	@ 0x3c
  switch (Channel)
 800592e:	2a0c      	cmp	r2, #12
 8005930:	d85a      	bhi.n	80059e8 <HAL_TIM_PWM_ConfigChannel+0xce>
 8005932:	e8df f002 	tbb	[pc, r2]
 8005936:	5907      	.short	0x5907
 8005938:	591b5959 	.word	0x591b5959
 800593c:	59305959 	.word	0x59305959
 8005940:	5959      	.short	0x5959
 8005942:	44          	.byte	0x44
 8005943:	00          	.byte	0x00
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8005944:	6800      	ldr	r0, [r0, #0]
 8005946:	f7ff fd19 	bl	800537c <TIM_OC1_SetConfig>
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 800594a:	6822      	ldr	r2, [r4, #0]
 800594c:	6993      	ldr	r3, [r2, #24]
 800594e:	f043 0308 	orr.w	r3, r3, #8
 8005952:	6193      	str	r3, [r2, #24]
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 8005954:	6822      	ldr	r2, [r4, #0]
 8005956:	6993      	ldr	r3, [r2, #24]
 8005958:	f023 0304 	bic.w	r3, r3, #4
 800595c:	6193      	str	r3, [r2, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 800595e:	6822      	ldr	r2, [r4, #0]
 8005960:	6993      	ldr	r3, [r2, #24]
 8005962:	6929      	ldr	r1, [r5, #16]
 8005964:	430b      	orrs	r3, r1
 8005966:	6193      	str	r3, [r2, #24]
  HAL_StatusTypeDef status = HAL_OK;
 8005968:	2000      	movs	r0, #0
      break;
 800596a:	e03e      	b.n	80059ea <HAL_TIM_PWM_ConfigChannel+0xd0>
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 800596c:	6800      	ldr	r0, [r0, #0]
 800596e:	f7ff ff77 	bl	8005860 <TIM_OC2_SetConfig>
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 8005972:	6822      	ldr	r2, [r4, #0]
 8005974:	6993      	ldr	r3, [r2, #24]
 8005976:	f443 6300 	orr.w	r3, r3, #2048	@ 0x800
 800597a:	6193      	str	r3, [r2, #24]
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 800597c:	6822      	ldr	r2, [r4, #0]
 800597e:	6993      	ldr	r3, [r2, #24]
 8005980:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 8005984:	6193      	str	r3, [r2, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 8005986:	6822      	ldr	r2, [r4, #0]
 8005988:	6993      	ldr	r3, [r2, #24]
 800598a:	6929      	ldr	r1, [r5, #16]
 800598c:	ea43 2301 	orr.w	r3, r3, r1, lsl #8
 8005990:	6193      	str	r3, [r2, #24]
  HAL_StatusTypeDef status = HAL_OK;
 8005992:	2000      	movs	r0, #0
      break;
 8005994:	e029      	b.n	80059ea <HAL_TIM_PWM_ConfigChannel+0xd0>
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 8005996:	6800      	ldr	r0, [r0, #0]
 8005998:	f7ff fd1a 	bl	80053d0 <TIM_OC3_SetConfig>
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 800599c:	6822      	ldr	r2, [r4, #0]
 800599e:	69d3      	ldr	r3, [r2, #28]
 80059a0:	f043 0308 	orr.w	r3, r3, #8
 80059a4:	61d3      	str	r3, [r2, #28]
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 80059a6:	6822      	ldr	r2, [r4, #0]
 80059a8:	69d3      	ldr	r3, [r2, #28]
 80059aa:	f023 0304 	bic.w	r3, r3, #4
 80059ae:	61d3      	str	r3, [r2, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 80059b0:	6822      	ldr	r2, [r4, #0]
 80059b2:	69d3      	ldr	r3, [r2, #28]
 80059b4:	6929      	ldr	r1, [r5, #16]
 80059b6:	430b      	orrs	r3, r1
 80059b8:	61d3      	str	r3, [r2, #28]
  HAL_StatusTypeDef status = HAL_OK;
 80059ba:	2000      	movs	r0, #0
      break;
 80059bc:	e015      	b.n	80059ea <HAL_TIM_PWM_ConfigChannel+0xd0>
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 80059be:	6800      	ldr	r0, [r0, #0]
 80059c0:	f7ff fd32 	bl	8005428 <TIM_OC4_SetConfig>
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 80059c4:	6822      	ldr	r2, [r4, #0]
 80059c6:	69d3      	ldr	r3, [r2, #28]
 80059c8:	f443 6300 	orr.w	r3, r3, #2048	@ 0x800
 80059cc:	61d3      	str	r3, [r2, #28]
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 80059ce:	6822      	ldr	r2, [r4, #0]
 80059d0:	69d3      	ldr	r3, [r2, #28]
 80059d2:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 80059d6:	61d3      	str	r3, [r2, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 80059d8:	6822      	ldr	r2, [r4, #0]
 80059da:	69d3      	ldr	r3, [r2, #28]
 80059dc:	6929      	ldr	r1, [r5, #16]
 80059de:	ea43 2301 	orr.w	r3, r3, r1, lsl #8
 80059e2:	61d3      	str	r3, [r2, #28]
  HAL_StatusTypeDef status = HAL_OK;
 80059e4:	2000      	movs	r0, #0
      break;
 80059e6:	e000      	b.n	80059ea <HAL_TIM_PWM_ConfigChannel+0xd0>
  switch (Channel)
 80059e8:	2001      	movs	r0, #1
  __HAL_UNLOCK(htim);
 80059ea:	2300      	movs	r3, #0
 80059ec:	f884 303c 	strb.w	r3, [r4, #60]	@ 0x3c
}
 80059f0:	bd38      	pop	{r3, r4, r5, pc}
  __HAL_LOCK(htim);
 80059f2:	2002      	movs	r0, #2
 80059f4:	e7fc      	b.n	80059f0 <HAL_TIM_PWM_ConfigChannel+0xd6>

080059f6 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 80059f6:	b410      	push	{r4}
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 80059f8:	6884      	ldr	r4, [r0, #8]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 80059fa:	f424 4c7f 	bic.w	ip, r4, #65280	@ 0xff00

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 80059fe:	430a      	orrs	r2, r1
 8005a00:	ea42 2203 	orr.w	r2, r2, r3, lsl #8
 8005a04:	ea42 020c 	orr.w	r2, r2, ip

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8005a08:	6082      	str	r2, [r0, #8]
}
 8005a0a:	bc10      	pop	{r4}
 8005a0c:	4770      	bx	lr

08005a0e <HAL_TIM_ConfigClockSource>:
{
 8005a0e:	b538      	push	{r3, r4, r5, lr}
  __HAL_LOCK(htim);
 8005a10:	f890 303c 	ldrb.w	r3, [r0, #60]	@ 0x3c
 8005a14:	2b01      	cmp	r3, #1
 8005a16:	f000 80ad 	beq.w	8005b74 <HAL_TIM_ConfigClockSource+0x166>
 8005a1a:	4604      	mov	r4, r0
 8005a1c:	2301      	movs	r3, #1
 8005a1e:	f880 303c 	strb.w	r3, [r0, #60]	@ 0x3c
  htim->State = HAL_TIM_STATE_BUSY;
 8005a22:	2302      	movs	r3, #2
 8005a24:	f880 303d 	strb.w	r3, [r0, #61]	@ 0x3d
  tmpsmcr = htim->Instance->SMCR;
 8005a28:	6802      	ldr	r2, [r0, #0]
 8005a2a:	6893      	ldr	r3, [r2, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8005a2c:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 8005a30:	f023 0377 	bic.w	r3, r3, #119	@ 0x77
  htim->Instance->SMCR = tmpsmcr;
 8005a34:	6093      	str	r3, [r2, #8]
  switch (sClockSourceConfig->ClockSource)
 8005a36:	680b      	ldr	r3, [r1, #0]
 8005a38:	2b60      	cmp	r3, #96	@ 0x60
 8005a3a:	d060      	beq.n	8005afe <HAL_TIM_ConfigClockSource+0xf0>
 8005a3c:	d83d      	bhi.n	8005aba <HAL_TIM_ConfigClockSource+0xac>
 8005a3e:	2b40      	cmp	r3, #64	@ 0x40
 8005a40:	d079      	beq.n	8005b36 <HAL_TIM_ConfigClockSource+0x128>
 8005a42:	d91c      	bls.n	8005a7e <HAL_TIM_ConfigClockSource+0x70>
 8005a44:	2b50      	cmp	r3, #80	@ 0x50
 8005a46:	d136      	bne.n	8005ab6 <HAL_TIM_ConfigClockSource+0xa8>
      TIM_TI1_ConfigInputStage(htim->Instance,
 8005a48:	6803      	ldr	r3, [r0, #0]
                               sClockSourceConfig->ClockPolarity,
 8005a4a:	6848      	ldr	r0, [r1, #4]
                               sClockSourceConfig->ClockFilter);
 8005a4c:	68cd      	ldr	r5, [r1, #12]
  tmpccer = TIMx->CCER;
 8005a4e:	6a19      	ldr	r1, [r3, #32]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8005a50:	6a1a      	ldr	r2, [r3, #32]
 8005a52:	f022 0201 	bic.w	r2, r2, #1
 8005a56:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8005a58:	699a      	ldr	r2, [r3, #24]
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8005a5a:	f022 02f0 	bic.w	r2, r2, #240	@ 0xf0
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8005a5e:	ea42 1205 	orr.w	r2, r2, r5, lsl #4
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8005a62:	f021 010a 	bic.w	r1, r1, #10
  tmpccer |= TIM_ICPolarity;
 8005a66:	4301      	orrs	r1, r0
  TIMx->CCMR1 = tmpccmr1;
 8005a68:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8005a6a:	6219      	str	r1, [r3, #32]
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8005a6c:	6822      	ldr	r2, [r4, #0]
  tmpsmcr = TIMx->SMCR;
 8005a6e:	6893      	ldr	r3, [r2, #8]
  tmpsmcr &= ~TIM_SMCR_TS;
 8005a70:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8005a74:	f043 0357 	orr.w	r3, r3, #87	@ 0x57
  TIMx->SMCR = tmpsmcr;
 8005a78:	6093      	str	r3, [r2, #8]
  HAL_StatusTypeDef status = HAL_OK;
 8005a7a:	2000      	movs	r0, #0
}
 8005a7c:	e012      	b.n	8005aa4 <HAL_TIM_ConfigClockSource+0x96>
  switch (sClockSourceConfig->ClockSource)
 8005a7e:	2b20      	cmp	r3, #32
 8005a80:	d002      	beq.n	8005a88 <HAL_TIM_ConfigClockSource+0x7a>
 8005a82:	d90b      	bls.n	8005a9c <HAL_TIM_ConfigClockSource+0x8e>
 8005a84:	2b30      	cmp	r3, #48	@ 0x30
 8005a86:	d114      	bne.n	8005ab2 <HAL_TIM_ConfigClockSource+0xa4>
      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8005a88:	6821      	ldr	r1, [r4, #0]
  tmpsmcr = TIMx->SMCR;
 8005a8a:	688a      	ldr	r2, [r1, #8]
  tmpsmcr &= ~TIM_SMCR_TS;
 8005a8c:	f022 0270 	bic.w	r2, r2, #112	@ 0x70
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8005a90:	4313      	orrs	r3, r2
 8005a92:	f043 0307 	orr.w	r3, r3, #7
  TIMx->SMCR = tmpsmcr;
 8005a96:	608b      	str	r3, [r1, #8]
  HAL_StatusTypeDef status = HAL_OK;
 8005a98:	2000      	movs	r0, #0
}
 8005a9a:	e003      	b.n	8005aa4 <HAL_TIM_ConfigClockSource+0x96>
  switch (sClockSourceConfig->ClockSource)
 8005a9c:	f033 0210 	bics.w	r2, r3, #16
 8005aa0:	d0f2      	beq.n	8005a88 <HAL_TIM_ConfigClockSource+0x7a>
 8005aa2:	2001      	movs	r0, #1
  htim->State = HAL_TIM_STATE_READY;
 8005aa4:	2301      	movs	r3, #1
 8005aa6:	f884 303d 	strb.w	r3, [r4, #61]	@ 0x3d
  __HAL_UNLOCK(htim);
 8005aaa:	2300      	movs	r3, #0
 8005aac:	f884 303c 	strb.w	r3, [r4, #60]	@ 0x3c
}
 8005ab0:	bd38      	pop	{r3, r4, r5, pc}
  switch (sClockSourceConfig->ClockSource)
 8005ab2:	2001      	movs	r0, #1
 8005ab4:	e7f6      	b.n	8005aa4 <HAL_TIM_ConfigClockSource+0x96>
 8005ab6:	2001      	movs	r0, #1
 8005ab8:	e7f4      	b.n	8005aa4 <HAL_TIM_ConfigClockSource+0x96>
 8005aba:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8005abe:	d055      	beq.n	8005b6c <HAL_TIM_ConfigClockSource+0x15e>
 8005ac0:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8005ac4:	d10c      	bne.n	8005ae0 <HAL_TIM_ConfigClockSource+0xd2>
      TIM_ETR_SetConfig(htim->Instance,
 8005ac6:	68cb      	ldr	r3, [r1, #12]
 8005ac8:	684a      	ldr	r2, [r1, #4]
 8005aca:	6889      	ldr	r1, [r1, #8]
 8005acc:	6800      	ldr	r0, [r0, #0]
 8005ace:	f7ff ff92 	bl	80059f6 <TIM_ETR_SetConfig>
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8005ad2:	6822      	ldr	r2, [r4, #0]
 8005ad4:	6893      	ldr	r3, [r2, #8]
 8005ad6:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8005ada:	6093      	str	r3, [r2, #8]
  HAL_StatusTypeDef status = HAL_OK;
 8005adc:	2000      	movs	r0, #0
      break;
 8005ade:	e7e1      	b.n	8005aa4 <HAL_TIM_ConfigClockSource+0x96>
  switch (sClockSourceConfig->ClockSource)
 8005ae0:	2b70      	cmp	r3, #112	@ 0x70
 8005ae2:	d145      	bne.n	8005b70 <HAL_TIM_ConfigClockSource+0x162>
      TIM_ETR_SetConfig(htim->Instance,
 8005ae4:	68cb      	ldr	r3, [r1, #12]
 8005ae6:	684a      	ldr	r2, [r1, #4]
 8005ae8:	6889      	ldr	r1, [r1, #8]
 8005aea:	6800      	ldr	r0, [r0, #0]
 8005aec:	f7ff ff83 	bl	80059f6 <TIM_ETR_SetConfig>
      tmpsmcr = htim->Instance->SMCR;
 8005af0:	6822      	ldr	r2, [r4, #0]
 8005af2:	6893      	ldr	r3, [r2, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8005af4:	f043 0377 	orr.w	r3, r3, #119	@ 0x77
      htim->Instance->SMCR = tmpsmcr;
 8005af8:	6093      	str	r3, [r2, #8]
  HAL_StatusTypeDef status = HAL_OK;
 8005afa:	2000      	movs	r0, #0
      break;
 8005afc:	e7d2      	b.n	8005aa4 <HAL_TIM_ConfigClockSource+0x96>
      TIM_TI2_ConfigInputStage(htim->Instance,
 8005afe:	6803      	ldr	r3, [r0, #0]
                               sClockSourceConfig->ClockPolarity,
 8005b00:	6848      	ldr	r0, [r1, #4]
                               sClockSourceConfig->ClockFilter);
 8005b02:	68cd      	ldr	r5, [r1, #12]
  tmpccer = TIMx->CCER;
 8005b04:	6a1a      	ldr	r2, [r3, #32]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8005b06:	6a19      	ldr	r1, [r3, #32]
 8005b08:	f021 0110 	bic.w	r1, r1, #16
 8005b0c:	6219      	str	r1, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8005b0e:	6999      	ldr	r1, [r3, #24]
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8005b10:	f421 4170 	bic.w	r1, r1, #61440	@ 0xf000
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8005b14:	ea41 3105 	orr.w	r1, r1, r5, lsl #12
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8005b18:	f022 02a0 	bic.w	r2, r2, #160	@ 0xa0
  tmpccer |= (TIM_ICPolarity << 4U);
 8005b1c:	ea42 1200 	orr.w	r2, r2, r0, lsl #4
  TIMx->CCMR1 = tmpccmr1 ;
 8005b20:	6199      	str	r1, [r3, #24]
  TIMx->CCER = tmpccer;
 8005b22:	621a      	str	r2, [r3, #32]
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8005b24:	6822      	ldr	r2, [r4, #0]
  tmpsmcr = TIMx->SMCR;
 8005b26:	6893      	ldr	r3, [r2, #8]
  tmpsmcr &= ~TIM_SMCR_TS;
 8005b28:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8005b2c:	f043 0367 	orr.w	r3, r3, #103	@ 0x67
  TIMx->SMCR = tmpsmcr;
 8005b30:	6093      	str	r3, [r2, #8]
  HAL_StatusTypeDef status = HAL_OK;
 8005b32:	2000      	movs	r0, #0
}
 8005b34:	e7b6      	b.n	8005aa4 <HAL_TIM_ConfigClockSource+0x96>
      TIM_TI1_ConfigInputStage(htim->Instance,
 8005b36:	6803      	ldr	r3, [r0, #0]
                               sClockSourceConfig->ClockPolarity,
 8005b38:	6848      	ldr	r0, [r1, #4]
                               sClockSourceConfig->ClockFilter);
 8005b3a:	68cd      	ldr	r5, [r1, #12]
  tmpccer = TIMx->CCER;
 8005b3c:	6a19      	ldr	r1, [r3, #32]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8005b3e:	6a1a      	ldr	r2, [r3, #32]
 8005b40:	f022 0201 	bic.w	r2, r2, #1
 8005b44:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8005b46:	699a      	ldr	r2, [r3, #24]
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8005b48:	f022 02f0 	bic.w	r2, r2, #240	@ 0xf0
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8005b4c:	ea42 1205 	orr.w	r2, r2, r5, lsl #4
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8005b50:	f021 010a 	bic.w	r1, r1, #10
  tmpccer |= TIM_ICPolarity;
 8005b54:	4301      	orrs	r1, r0
  TIMx->CCMR1 = tmpccmr1;
 8005b56:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8005b58:	6219      	str	r1, [r3, #32]
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8005b5a:	6822      	ldr	r2, [r4, #0]
  tmpsmcr = TIMx->SMCR;
 8005b5c:	6893      	ldr	r3, [r2, #8]
  tmpsmcr &= ~TIM_SMCR_TS;
 8005b5e:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8005b62:	f043 0347 	orr.w	r3, r3, #71	@ 0x47
  TIMx->SMCR = tmpsmcr;
 8005b66:	6093      	str	r3, [r2, #8]
  HAL_StatusTypeDef status = HAL_OK;
 8005b68:	2000      	movs	r0, #0
}
 8005b6a:	e79b      	b.n	8005aa4 <HAL_TIM_ConfigClockSource+0x96>
  HAL_StatusTypeDef status = HAL_OK;
 8005b6c:	2000      	movs	r0, #0
 8005b6e:	e799      	b.n	8005aa4 <HAL_TIM_ConfigClockSource+0x96>
  switch (sClockSourceConfig->ClockSource)
 8005b70:	2001      	movs	r0, #1
 8005b72:	e797      	b.n	8005aa4 <HAL_TIM_ConfigClockSource+0x96>
  __HAL_LOCK(htim);
 8005b74:	2002      	movs	r0, #2
 8005b76:	e79b      	b.n	8005ab0 <HAL_TIM_ConfigClockSource+0xa2>

08005b78 <TIM_CCxChannelCmd>:

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 8005b78:	f001 011f 	and.w	r1, r1, #31

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 8005b7c:	6a03      	ldr	r3, [r0, #32]
  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 8005b7e:	f04f 0c01 	mov.w	ip, #1
 8005b82:	fa0c fc01 	lsl.w	ip, ip, r1
  TIMx->CCER &= ~tmp;
 8005b86:	ea23 030c 	bic.w	r3, r3, ip
 8005b8a:	6203      	str	r3, [r0, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 8005b8c:	6a03      	ldr	r3, [r0, #32]
 8005b8e:	408a      	lsls	r2, r1
 8005b90:	431a      	orrs	r2, r3
 8005b92:	6202      	str	r2, [r0, #32]
}
 8005b94:	4770      	bx	lr
	...

08005b98 <HAL_TIM_PWM_Start>:
{
 8005b98:	b510      	push	{r4, lr}
 8005b9a:	4604      	mov	r4, r0
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 8005b9c:	4608      	mov	r0, r1
 8005b9e:	bb01      	cbnz	r1, 8005be2 <HAL_TIM_PWM_Start+0x4a>
 8005ba0:	f894 303e 	ldrb.w	r3, [r4, #62]	@ 0x3e
 8005ba4:	b2db      	uxtb	r3, r3
 8005ba6:	2b01      	cmp	r3, #1
 8005ba8:	d152      	bne.n	8005c50 <HAL_TIM_PWM_Start+0xb8>
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8005baa:	2302      	movs	r3, #2
 8005bac:	f884 303e 	strb.w	r3, [r4, #62]	@ 0x3e
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 8005bb0:	2201      	movs	r2, #1
 8005bb2:	4601      	mov	r1, r0
 8005bb4:	6820      	ldr	r0, [r4, #0]
 8005bb6:	f7ff ffdf 	bl	8005b78 <TIM_CCxChannelCmd>
  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8005bba:	6823      	ldr	r3, [r4, #0]
 8005bbc:	4a26      	ldr	r2, [pc, #152]	@ (8005c58 <HAL_TIM_PWM_Start+0xc0>)
 8005bbe:	4293      	cmp	r3, r2
 8005bc0:	d034      	beq.n	8005c2c <HAL_TIM_PWM_Start+0x94>
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8005bc2:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8005bc6:	d038      	beq.n	8005c3a <HAL_TIM_PWM_Start+0xa2>
 8005bc8:	4a24      	ldr	r2, [pc, #144]	@ (8005c5c <HAL_TIM_PWM_Start+0xc4>)
 8005bca:	4293      	cmp	r3, r2
 8005bcc:	d035      	beq.n	8005c3a <HAL_TIM_PWM_Start+0xa2>
 8005bce:	f502 6280 	add.w	r2, r2, #1024	@ 0x400
 8005bd2:	4293      	cmp	r3, r2
 8005bd4:	d031      	beq.n	8005c3a <HAL_TIM_PWM_Start+0xa2>
    __HAL_TIM_ENABLE(htim);
 8005bd6:	681a      	ldr	r2, [r3, #0]
 8005bd8:	f042 0201 	orr.w	r2, r2, #1
 8005bdc:	601a      	str	r2, [r3, #0]
  return HAL_OK;
 8005bde:	2000      	movs	r0, #0
 8005be0:	e035      	b.n	8005c4e <HAL_TIM_PWM_Start+0xb6>
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 8005be2:	2904      	cmp	r1, #4
 8005be4:	d00c      	beq.n	8005c00 <HAL_TIM_PWM_Start+0x68>
 8005be6:	2908      	cmp	r1, #8
 8005be8:	bf0c      	ite	eq
 8005bea:	f894 3040 	ldrbeq.w	r3, [r4, #64]	@ 0x40
 8005bee:	f894 3041 	ldrbne.w	r3, [r4, #65]	@ 0x41
 8005bf2:	b2db      	uxtb	r3, r3
 8005bf4:	3b01      	subs	r3, #1
 8005bf6:	bf18      	it	ne
 8005bf8:	2301      	movne	r3, #1
 8005bfa:	b143      	cbz	r3, 8005c0e <HAL_TIM_PWM_Start+0x76>
    return HAL_ERROR;
 8005bfc:	2001      	movs	r0, #1
 8005bfe:	e026      	b.n	8005c4e <HAL_TIM_PWM_Start+0xb6>
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 8005c00:	f894 303f 	ldrb.w	r3, [r4, #63]	@ 0x3f
 8005c04:	b2db      	uxtb	r3, r3
 8005c06:	3b01      	subs	r3, #1
 8005c08:	bf18      	it	ne
 8005c0a:	2301      	movne	r3, #1
 8005c0c:	e7f5      	b.n	8005bfa <HAL_TIM_PWM_Start+0x62>
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8005c0e:	2804      	cmp	r0, #4
 8005c10:	d008      	beq.n	8005c24 <HAL_TIM_PWM_Start+0x8c>
 8005c12:	2808      	cmp	r0, #8
 8005c14:	f04f 0302 	mov.w	r3, #2
 8005c18:	bf0c      	ite	eq
 8005c1a:	f884 3040 	strbeq.w	r3, [r4, #64]	@ 0x40
 8005c1e:	f884 3041 	strbne.w	r3, [r4, #65]	@ 0x41
 8005c22:	e7c5      	b.n	8005bb0 <HAL_TIM_PWM_Start+0x18>
 8005c24:	2302      	movs	r3, #2
 8005c26:	f884 303f 	strb.w	r3, [r4, #63]	@ 0x3f
 8005c2a:	e7c1      	b.n	8005bb0 <HAL_TIM_PWM_Start+0x18>
    __HAL_TIM_MOE_ENABLE(htim);
 8005c2c:	6c53      	ldr	r3, [r2, #68]	@ 0x44
 8005c2e:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8005c32:	6453      	str	r3, [r2, #68]	@ 0x44
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8005c34:	6823      	ldr	r3, [r4, #0]
 8005c36:	4293      	cmp	r3, r2
 8005c38:	d1c3      	bne.n	8005bc2 <HAL_TIM_PWM_Start+0x2a>
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8005c3a:	689a      	ldr	r2, [r3, #8]
 8005c3c:	f002 0207 	and.w	r2, r2, #7
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8005c40:	2a06      	cmp	r2, #6
 8005c42:	d007      	beq.n	8005c54 <HAL_TIM_PWM_Start+0xbc>
      __HAL_TIM_ENABLE(htim);
 8005c44:	681a      	ldr	r2, [r3, #0]
 8005c46:	f042 0201 	orr.w	r2, r2, #1
 8005c4a:	601a      	str	r2, [r3, #0]
  return HAL_OK;
 8005c4c:	2000      	movs	r0, #0
}
 8005c4e:	bd10      	pop	{r4, pc}
    return HAL_ERROR;
 8005c50:	2001      	movs	r0, #1
 8005c52:	e7fc      	b.n	8005c4e <HAL_TIM_PWM_Start+0xb6>
  return HAL_OK;
 8005c54:	2000      	movs	r0, #0
 8005c56:	e7fa      	b.n	8005c4e <HAL_TIM_PWM_Start+0xb6>
 8005c58:	40012c00 	.word	0x40012c00
 8005c5c:	40000400 	.word	0x40000400

08005c60 <HAL_TIMEx_MasterConfigSynchronization>:
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8005c60:	f890 203c 	ldrb.w	r2, [r0, #60]	@ 0x3c
 8005c64:	2a01      	cmp	r2, #1
 8005c66:	d02b      	beq.n	8005cc0 <HAL_TIMEx_MasterConfigSynchronization+0x60>
{
 8005c68:	b430      	push	{r4, r5}
 8005c6a:	4603      	mov	r3, r0
  __HAL_LOCK(htim);
 8005c6c:	2201      	movs	r2, #1
 8005c6e:	f880 203c 	strb.w	r2, [r0, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8005c72:	2202      	movs	r2, #2
 8005c74:	f880 203d 	strb.w	r2, [r0, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8005c78:	6804      	ldr	r4, [r0, #0]
 8005c7a:	6862      	ldr	r2, [r4, #4]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8005c7c:	68a0      	ldr	r0, [r4, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8005c7e:	f022 0270 	bic.w	r2, r2, #112	@ 0x70
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8005c82:	680d      	ldr	r5, [r1, #0]
 8005c84:	432a      	orrs	r2, r5

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8005c86:	6062      	str	r2, [r4, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8005c88:	681a      	ldr	r2, [r3, #0]
 8005c8a:	4c0e      	ldr	r4, [pc, #56]	@ (8005cc4 <HAL_TIMEx_MasterConfigSynchronization+0x64>)
 8005c8c:	42a2      	cmp	r2, r4
 8005c8e:	d00a      	beq.n	8005ca6 <HAL_TIMEx_MasterConfigSynchronization+0x46>
 8005c90:	f1b2 4f80 	cmp.w	r2, #1073741824	@ 0x40000000
 8005c94:	d007      	beq.n	8005ca6 <HAL_TIMEx_MasterConfigSynchronization+0x46>
 8005c96:	f5a4 3494 	sub.w	r4, r4, #75776	@ 0x12800
 8005c9a:	42a2      	cmp	r2, r4
 8005c9c:	d003      	beq.n	8005ca6 <HAL_TIMEx_MasterConfigSynchronization+0x46>
 8005c9e:	f504 6480 	add.w	r4, r4, #1024	@ 0x400
 8005ca2:	42a2      	cmp	r2, r4
 8005ca4:	d104      	bne.n	8005cb0 <HAL_TIMEx_MasterConfigSynchronization+0x50>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8005ca6:	f020 0080 	bic.w	r0, r0, #128	@ 0x80
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8005caa:	6849      	ldr	r1, [r1, #4]
 8005cac:	4308      	orrs	r0, r1

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8005cae:	6090      	str	r0, [r2, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8005cb0:	2201      	movs	r2, #1
 8005cb2:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8005cb6:	2000      	movs	r0, #0
 8005cb8:	f883 003c 	strb.w	r0, [r3, #60]	@ 0x3c

  return HAL_OK;
}
 8005cbc:	bc30      	pop	{r4, r5}
 8005cbe:	4770      	bx	lr
  __HAL_LOCK(htim);
 8005cc0:	2002      	movs	r0, #2
}
 8005cc2:	4770      	bx	lr
 8005cc4:	40012c00 	.word	0x40012c00

08005cc8 <HAL_TIMEx_ConfigBreakDeadTime>:
  *         interrupt can be enabled by calling the @ref __HAL_TIM_ENABLE_IT macro.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_ConfigBreakDeadTime(TIM_HandleTypeDef *htim,
                                                const TIM_BreakDeadTimeConfigTypeDef *sBreakDeadTimeConfig)
{
 8005cc8:	4602      	mov	r2, r0
  assert_param(IS_TIM_BREAK_STATE(sBreakDeadTimeConfig->BreakState));
  assert_param(IS_TIM_BREAK_POLARITY(sBreakDeadTimeConfig->BreakPolarity));
  assert_param(IS_TIM_AUTOMATIC_OUTPUT_STATE(sBreakDeadTimeConfig->AutomaticOutput));

  /* Check input state */
  __HAL_LOCK(htim);
 8005cca:	f890 303c 	ldrb.w	r3, [r0, #60]	@ 0x3c
 8005cce:	2b01      	cmp	r3, #1
 8005cd0:	d021      	beq.n	8005d16 <HAL_TIMEx_ConfigBreakDeadTime+0x4e>
 8005cd2:	2301      	movs	r3, #1
 8005cd4:	f880 303c 	strb.w	r3, [r0, #60]	@ 0x3c
  /* Set the Lock level, the Break enable Bit and the Polarity, the OSSR State,
     the OSSI State, the dead time value and the Automatic Output Enable Bit */

  /* Set the BDTR bits */
  MODIFY_REG(tmpbdtr, TIM_BDTR_DTG, sBreakDeadTimeConfig->DeadTime);
  MODIFY_REG(tmpbdtr, TIM_BDTR_LOCK, sBreakDeadTimeConfig->LockLevel);
 8005cd8:	68cb      	ldr	r3, [r1, #12]
 8005cda:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8005cde:	6888      	ldr	r0, [r1, #8]
 8005ce0:	4303      	orrs	r3, r0
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSI, sBreakDeadTimeConfig->OffStateIDLEMode);
 8005ce2:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 8005ce6:	6848      	ldr	r0, [r1, #4]
 8005ce8:	4303      	orrs	r3, r0
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSR, sBreakDeadTimeConfig->OffStateRunMode);
 8005cea:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 8005cee:	6808      	ldr	r0, [r1, #0]
 8005cf0:	4303      	orrs	r3, r0
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKE, sBreakDeadTimeConfig->BreakState);
 8005cf2:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8005cf6:	6908      	ldr	r0, [r1, #16]
 8005cf8:	4303      	orrs	r3, r0
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKP, sBreakDeadTimeConfig->BreakPolarity);
 8005cfa:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 8005cfe:	6948      	ldr	r0, [r1, #20]
 8005d00:	4303      	orrs	r3, r0
  MODIFY_REG(tmpbdtr, TIM_BDTR_AOE, sBreakDeadTimeConfig->AutomaticOutput);
 8005d02:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8005d06:	69c9      	ldr	r1, [r1, #28]
 8005d08:	430b      	orrs	r3, r1


  /* Set TIMx_BDTR */
  htim->Instance->BDTR = tmpbdtr;
 8005d0a:	6811      	ldr	r1, [r2, #0]
 8005d0c:	644b      	str	r3, [r1, #68]	@ 0x44

  __HAL_UNLOCK(htim);
 8005d0e:	2000      	movs	r0, #0
 8005d10:	f882 003c 	strb.w	r0, [r2, #60]	@ 0x3c

  return HAL_OK;
 8005d14:	4770      	bx	lr
  __HAL_LOCK(htim);
 8005d16:	2002      	movs	r0, #2
}
 8005d18:	4770      	bx	lr

08005d1a <HAL_TIMEx_CommutCallback>:
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8005d1a:	4770      	bx	lr

08005d1c <HAL_TIMEx_BreakCallback>:
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8005d1c:	4770      	bx	lr

08005d1e <UART_EndRxTransfer>:
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8005d1e:	6802      	ldr	r2, [r0, #0]
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005d20:	f102 030c 	add.w	r3, r2, #12
 8005d24:	e853 3f00 	ldrex	r3, [r3]
 8005d28:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005d2c:	320c      	adds	r2, #12
 8005d2e:	e842 3100 	strex	r1, r3, [r2]
 8005d32:	2900      	cmp	r1, #0
 8005d34:	d1f3      	bne.n	8005d1e <UART_EndRxTransfer>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8005d36:	6802      	ldr	r2, [r0, #0]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005d38:	f102 0314 	add.w	r3, r2, #20
 8005d3c:	e853 3f00 	ldrex	r3, [r3]
 8005d40:	f023 0301 	bic.w	r3, r3, #1
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005d44:	3214      	adds	r2, #20
 8005d46:	e842 3100 	strex	r1, r3, [r2]
 8005d4a:	2900      	cmp	r1, #0
 8005d4c:	d1f3      	bne.n	8005d36 <UART_EndRxTransfer+0x18>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8005d4e:	6b03      	ldr	r3, [r0, #48]	@ 0x30
 8005d50:	2b01      	cmp	r3, #1
 8005d52:	d005      	beq.n	8005d60 <UART_EndRxTransfer+0x42>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8005d54:	2320      	movs	r3, #32
 8005d56:	f880 3042 	strb.w	r3, [r0, #66]	@ 0x42
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8005d5a:	2300      	movs	r3, #0
 8005d5c:	6303      	str	r3, [r0, #48]	@ 0x30
}
 8005d5e:	4770      	bx	lr
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8005d60:	6802      	ldr	r2, [r0, #0]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005d62:	f102 030c 	add.w	r3, r2, #12
 8005d66:	e853 3f00 	ldrex	r3, [r3]
 8005d6a:	f023 0310 	bic.w	r3, r3, #16
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005d6e:	320c      	adds	r2, #12
 8005d70:	e842 3100 	strex	r1, r3, [r2]
 8005d74:	2900      	cmp	r1, #0
 8005d76:	d1f3      	bne.n	8005d60 <UART_EndRxTransfer+0x42>
 8005d78:	e7ec      	b.n	8005d54 <UART_EndRxTransfer+0x36>
	...

08005d7c <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8005d7c:	b510      	push	{r4, lr}
 8005d7e:	4604      	mov	r4, r0
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8005d80:	6802      	ldr	r2, [r0, #0]
 8005d82:	6913      	ldr	r3, [r2, #16]
 8005d84:	f423 5340 	bic.w	r3, r3, #12288	@ 0x3000
 8005d88:	68c1      	ldr	r1, [r0, #12]
 8005d8a:	430b      	orrs	r3, r1
 8005d8c:	6113      	str	r3, [r2, #16]
  MODIFY_REG(huart->Instance->CR1,
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);
#else
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode;
  MODIFY_REG(huart->Instance->CR1,
 8005d8e:	6801      	ldr	r1, [r0, #0]
 8005d90:	68ca      	ldr	r2, [r1, #12]
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode;
 8005d92:	6883      	ldr	r3, [r0, #8]
 8005d94:	6900      	ldr	r0, [r0, #16]
 8005d96:	4303      	orrs	r3, r0
 8005d98:	6960      	ldr	r0, [r4, #20]
 8005d9a:	4303      	orrs	r3, r0
  MODIFY_REG(huart->Instance->CR1,
 8005d9c:	f422 52b0 	bic.w	r2, r2, #5632	@ 0x1600
 8005da0:	f022 020c 	bic.w	r2, r2, #12
 8005da4:	4313      	orrs	r3, r2
 8005da6:	60cb      	str	r3, [r1, #12]
             tmpreg);
#endif /* USART_CR1_OVER8 */

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8005da8:	6822      	ldr	r2, [r4, #0]
 8005daa:	6953      	ldr	r3, [r2, #20]
 8005dac:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8005db0:	69a1      	ldr	r1, [r4, #24]
 8005db2:	430b      	orrs	r3, r1
 8005db4:	6153      	str	r3, [r2, #20]


  if(huart->Instance == USART1)
 8005db6:	6822      	ldr	r2, [r4, #0]
 8005db8:	4b11      	ldr	r3, [pc, #68]	@ (8005e00 <UART_SetConfig+0x84>)
 8005dba:	429a      	cmp	r2, r3
 8005dbc:	d01b      	beq.n	8005df6 <UART_SetConfig+0x7a>
  {
    pclk = HAL_RCC_GetPCLK2Freq();
  }
  else
  {
    pclk = HAL_RCC_GetPCLK1Freq();
 8005dbe:	f7ff fa2f 	bl	8005220 <HAL_RCC_GetPCLK1Freq>
 8005dc2:	4603      	mov	r3, r0
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
#else
  huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8005dc4:	eb03 0383 	add.w	r3, r3, r3, lsl #2
 8005dc8:	eb03 0383 	add.w	r3, r3, r3, lsl #2
 8005dcc:	6862      	ldr	r2, [r4, #4]
 8005dce:	0092      	lsls	r2, r2, #2
 8005dd0:	fbb3 f3f2 	udiv	r3, r3, r2
 8005dd4:	6820      	ldr	r0, [r4, #0]
 8005dd6:	490b      	ldr	r1, [pc, #44]	@ (8005e04 <UART_SetConfig+0x88>)
 8005dd8:	fba1 4203 	umull	r4, r2, r1, r3
 8005ddc:	0952      	lsrs	r2, r2, #5
 8005dde:	2464      	movs	r4, #100	@ 0x64
 8005de0:	fb04 3312 	mls	r3, r4, r2, r3
 8005de4:	011b      	lsls	r3, r3, #4
 8005de6:	3332      	adds	r3, #50	@ 0x32
 8005de8:	fba1 1303 	umull	r1, r3, r1, r3
 8005dec:	0112      	lsls	r2, r2, #4
 8005dee:	eb02 1253 	add.w	r2, r2, r3, lsr #5
 8005df2:	6082      	str	r2, [r0, #8]
#endif /* USART_CR1_OVER8 */
}
 8005df4:	bd10      	pop	{r4, pc}
    pclk = HAL_RCC_GetPCLK2Freq();
 8005df6:	f7ff fa23 	bl	8005240 <HAL_RCC_GetPCLK2Freq>
 8005dfa:	4603      	mov	r3, r0
 8005dfc:	e7e2      	b.n	8005dc4 <UART_SetConfig+0x48>
 8005dfe:	bf00      	nop
 8005e00:	40013800 	.word	0x40013800
 8005e04:	51eb851f 	.word	0x51eb851f

08005e08 <UART_WaitOnFlagUntilTimeout>:
{
 8005e08:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8005e0c:	4680      	mov	r8, r0
 8005e0e:	460e      	mov	r6, r1
 8005e10:	4615      	mov	r5, r2
 8005e12:	4699      	mov	r9, r3
 8005e14:	9f08      	ldr	r7, [sp, #32]
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8005e16:	f8d8 3000 	ldr.w	r3, [r8]
 8005e1a:	681c      	ldr	r4, [r3, #0]
 8005e1c:	ea36 0404 	bics.w	r4, r6, r4
 8005e20:	bf0c      	ite	eq
 8005e22:	2401      	moveq	r4, #1
 8005e24:	2400      	movne	r4, #0
 8005e26:	42ac      	cmp	r4, r5
 8005e28:	d12d      	bne.n	8005e86 <UART_WaitOnFlagUntilTimeout+0x7e>
    if (Timeout != HAL_MAX_DELAY)
 8005e2a:	f1b7 3fff 	cmp.w	r7, #4294967295
 8005e2e:	d0f4      	beq.n	8005e1a <UART_WaitOnFlagUntilTimeout+0x12>
      if ((Timeout == 0U) || ((HAL_GetTick() - Tickstart) > Timeout))
 8005e30:	b12f      	cbz	r7, 8005e3e <UART_WaitOnFlagUntilTimeout+0x36>
 8005e32:	f7fd fd1d 	bl	8003870 <HAL_GetTick>
 8005e36:	eba0 0009 	sub.w	r0, r0, r9
 8005e3a:	42b8      	cmp	r0, r7
 8005e3c:	d9eb      	bls.n	8005e16 <UART_WaitOnFlagUntilTimeout+0xe>
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 8005e3e:	f8d8 2000 	ldr.w	r2, [r8]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005e42:	f102 030c 	add.w	r3, r2, #12
 8005e46:	e853 3f00 	ldrex	r3, [r3]
 8005e4a:	f423 73d0 	bic.w	r3, r3, #416	@ 0x1a0
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005e4e:	320c      	adds	r2, #12
 8005e50:	e842 3100 	strex	r1, r3, [r2]
 8005e54:	2900      	cmp	r1, #0
 8005e56:	d1f2      	bne.n	8005e3e <UART_WaitOnFlagUntilTimeout+0x36>
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8005e58:	f8d8 2000 	ldr.w	r2, [r8]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005e5c:	f102 0314 	add.w	r3, r2, #20
 8005e60:	e853 3f00 	ldrex	r3, [r3]
 8005e64:	f023 0301 	bic.w	r3, r3, #1
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005e68:	3214      	adds	r2, #20
 8005e6a:	e842 3100 	strex	r1, r3, [r2]
 8005e6e:	2900      	cmp	r1, #0
 8005e70:	d1f2      	bne.n	8005e58 <UART_WaitOnFlagUntilTimeout+0x50>
        huart->gState  = HAL_UART_STATE_READY;
 8005e72:	2320      	movs	r3, #32
 8005e74:	f888 3041 	strb.w	r3, [r8, #65]	@ 0x41
        huart->RxState = HAL_UART_STATE_READY;
 8005e78:	f888 3042 	strb.w	r3, [r8, #66]	@ 0x42
        __HAL_UNLOCK(huart);
 8005e7c:	2300      	movs	r3, #0
 8005e7e:	f888 3040 	strb.w	r3, [r8, #64]	@ 0x40
        return HAL_TIMEOUT;
 8005e82:	2003      	movs	r0, #3
 8005e84:	e000      	b.n	8005e88 <UART_WaitOnFlagUntilTimeout+0x80>
  return HAL_OK;
 8005e86:	2000      	movs	r0, #0
}
 8005e88:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}

08005e8c <HAL_UART_Init>:
  if (huart == NULL)
 8005e8c:	b360      	cbz	r0, 8005ee8 <HAL_UART_Init+0x5c>
{
 8005e8e:	b510      	push	{r4, lr}
 8005e90:	4604      	mov	r4, r0
  if (huart->gState == HAL_UART_STATE_RESET)
 8005e92:	f890 3041 	ldrb.w	r3, [r0, #65]	@ 0x41
 8005e96:	b313      	cbz	r3, 8005ede <HAL_UART_Init+0x52>
  huart->gState = HAL_UART_STATE_BUSY;
 8005e98:	2324      	movs	r3, #36	@ 0x24
 8005e9a:	f884 3041 	strb.w	r3, [r4, #65]	@ 0x41
  __HAL_UART_DISABLE(huart);
 8005e9e:	6822      	ldr	r2, [r4, #0]
 8005ea0:	68d3      	ldr	r3, [r2, #12]
 8005ea2:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 8005ea6:	60d3      	str	r3, [r2, #12]
  UART_SetConfig(huart);
 8005ea8:	4620      	mov	r0, r4
 8005eaa:	f7ff ff67 	bl	8005d7c <UART_SetConfig>
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8005eae:	6822      	ldr	r2, [r4, #0]
 8005eb0:	6913      	ldr	r3, [r2, #16]
 8005eb2:	f423 4390 	bic.w	r3, r3, #18432	@ 0x4800
 8005eb6:	6113      	str	r3, [r2, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8005eb8:	6822      	ldr	r2, [r4, #0]
 8005eba:	6953      	ldr	r3, [r2, #20]
 8005ebc:	f023 032a 	bic.w	r3, r3, #42	@ 0x2a
 8005ec0:	6153      	str	r3, [r2, #20]
  __HAL_UART_ENABLE(huart);
 8005ec2:	6822      	ldr	r2, [r4, #0]
 8005ec4:	68d3      	ldr	r3, [r2, #12]
 8005ec6:	f443 5300 	orr.w	r3, r3, #8192	@ 0x2000
 8005eca:	60d3      	str	r3, [r2, #12]
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8005ecc:	2000      	movs	r0, #0
 8005ece:	6460      	str	r0, [r4, #68]	@ 0x44
  huart->gState = HAL_UART_STATE_READY;
 8005ed0:	2320      	movs	r3, #32
 8005ed2:	f884 3041 	strb.w	r3, [r4, #65]	@ 0x41
  huart->RxState = HAL_UART_STATE_READY;
 8005ed6:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8005eda:	6360      	str	r0, [r4, #52]	@ 0x34
}
 8005edc:	bd10      	pop	{r4, pc}
    huart->Lock = HAL_UNLOCKED;
 8005ede:	f880 3040 	strb.w	r3, [r0, #64]	@ 0x40
    HAL_UART_MspInit(huart);
 8005ee2:	f7fd fa95 	bl	8003410 <HAL_UART_MspInit>
 8005ee6:	e7d7      	b.n	8005e98 <HAL_UART_Init+0xc>
    return HAL_ERROR;
 8005ee8:	2001      	movs	r0, #1
}
 8005eea:	4770      	bx	lr

08005eec <HAL_UART_Transmit>:
{
 8005eec:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8005ef0:	b082      	sub	sp, #8
 8005ef2:	461e      	mov	r6, r3
  if (huart->gState == HAL_UART_STATE_READY)
 8005ef4:	f890 3041 	ldrb.w	r3, [r0, #65]	@ 0x41
 8005ef8:	b2db      	uxtb	r3, r3
 8005efa:	2b20      	cmp	r3, #32
 8005efc:	d151      	bne.n	8005fa2 <HAL_UART_Transmit+0xb6>
 8005efe:	4604      	mov	r4, r0
 8005f00:	460d      	mov	r5, r1
 8005f02:	4690      	mov	r8, r2
    if ((pData == NULL) || (Size == 0U))
 8005f04:	2900      	cmp	r1, #0
 8005f06:	d050      	beq.n	8005faa <HAL_UART_Transmit+0xbe>
 8005f08:	b90a      	cbnz	r2, 8005f0e <HAL_UART_Transmit+0x22>
      return  HAL_ERROR;
 8005f0a:	2001      	movs	r0, #1
 8005f0c:	e04a      	b.n	8005fa4 <HAL_UART_Transmit+0xb8>
    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8005f0e:	2300      	movs	r3, #0
 8005f10:	6443      	str	r3, [r0, #68]	@ 0x44
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8005f12:	2321      	movs	r3, #33	@ 0x21
 8005f14:	f880 3041 	strb.w	r3, [r0, #65]	@ 0x41
    tickstart = HAL_GetTick();
 8005f18:	f7fd fcaa 	bl	8003870 <HAL_GetTick>
 8005f1c:	4607      	mov	r7, r0
    huart->TxXferSize = Size;
 8005f1e:	f8a4 8024 	strh.w	r8, [r4, #36]	@ 0x24
    huart->TxXferCount = Size;
 8005f22:	f8a4 8026 	strh.w	r8, [r4, #38]	@ 0x26
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8005f26:	68a3      	ldr	r3, [r4, #8]
 8005f28:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8005f2c:	d009      	beq.n	8005f42 <HAL_UART_Transmit+0x56>
      pdata16bits = NULL;
 8005f2e:	f04f 0a00 	mov.w	sl, #0
    while (huart->TxXferCount > 0U)
 8005f32:	8ce3      	ldrh	r3, [r4, #38]	@ 0x26
 8005f34:	b29b      	uxth	r3, r3
 8005f36:	b343      	cbz	r3, 8005f8a <HAL_UART_Transmit+0x9e>
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8005f38:	f04f 0900 	mov.w	r9, #0
 8005f3c:	f04f 0880 	mov.w	r8, #128	@ 0x80
 8005f40:	e014      	b.n	8005f6c <HAL_UART_Transmit+0x80>
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8005f42:	6923      	ldr	r3, [r4, #16]
 8005f44:	b113      	cbz	r3, 8005f4c <HAL_UART_Transmit+0x60>
      pdata16bits = NULL;
 8005f46:	f04f 0a00 	mov.w	sl, #0
 8005f4a:	e7f2      	b.n	8005f32 <HAL_UART_Transmit+0x46>
      pdata16bits = (const uint16_t *) pData;
 8005f4c:	46aa      	mov	sl, r5
      pdata8bits  = NULL;
 8005f4e:	2500      	movs	r5, #0
 8005f50:	e7ef      	b.n	8005f32 <HAL_UART_Transmit+0x46>
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 8005f52:	6822      	ldr	r2, [r4, #0]
 8005f54:	f83a 3b02 	ldrh.w	r3, [sl], #2
 8005f58:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8005f5c:	6053      	str	r3, [r2, #4]
      huart->TxXferCount--;
 8005f5e:	8ce2      	ldrh	r2, [r4, #38]	@ 0x26
 8005f60:	3a01      	subs	r2, #1
 8005f62:	b292      	uxth	r2, r2
 8005f64:	84e2      	strh	r2, [r4, #38]	@ 0x26
    while (huart->TxXferCount > 0U)
 8005f66:	8ce3      	ldrh	r3, [r4, #38]	@ 0x26
 8005f68:	b29b      	uxth	r3, r3
 8005f6a:	b173      	cbz	r3, 8005f8a <HAL_UART_Transmit+0x9e>
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8005f6c:	9600      	str	r6, [sp, #0]
 8005f6e:	463b      	mov	r3, r7
 8005f70:	464a      	mov	r2, r9
 8005f72:	4641      	mov	r1, r8
 8005f74:	4620      	mov	r0, r4
 8005f76:	f7ff ff47 	bl	8005e08 <UART_WaitOnFlagUntilTimeout>
 8005f7a:	b9c0      	cbnz	r0, 8005fae <HAL_UART_Transmit+0xc2>
      if (pdata8bits == NULL)
 8005f7c:	2d00      	cmp	r5, #0
 8005f7e:	d0e8      	beq.n	8005f52 <HAL_UART_Transmit+0x66>
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 8005f80:	6823      	ldr	r3, [r4, #0]
 8005f82:	f815 2b01 	ldrb.w	r2, [r5], #1
 8005f86:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 8005f88:	e7e9      	b.n	8005f5e <HAL_UART_Transmit+0x72>
    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8005f8a:	9600      	str	r6, [sp, #0]
 8005f8c:	463b      	mov	r3, r7
 8005f8e:	2200      	movs	r2, #0
 8005f90:	2140      	movs	r1, #64	@ 0x40
 8005f92:	4620      	mov	r0, r4
 8005f94:	f7ff ff38 	bl	8005e08 <UART_WaitOnFlagUntilTimeout>
 8005f98:	b958      	cbnz	r0, 8005fb2 <HAL_UART_Transmit+0xc6>
    huart->gState = HAL_UART_STATE_READY;
 8005f9a:	2320      	movs	r3, #32
 8005f9c:	f884 3041 	strb.w	r3, [r4, #65]	@ 0x41
    return HAL_OK;
 8005fa0:	e000      	b.n	8005fa4 <HAL_UART_Transmit+0xb8>
    return HAL_BUSY;
 8005fa2:	2002      	movs	r0, #2
}
 8005fa4:	b002      	add	sp, #8
 8005fa6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
      return  HAL_ERROR;
 8005faa:	2001      	movs	r0, #1
 8005fac:	e7fa      	b.n	8005fa4 <HAL_UART_Transmit+0xb8>
        return HAL_TIMEOUT;
 8005fae:	2003      	movs	r0, #3
 8005fb0:	e7f8      	b.n	8005fa4 <HAL_UART_Transmit+0xb8>
      return HAL_TIMEOUT;
 8005fb2:	2003      	movs	r0, #3
 8005fb4:	e7f6      	b.n	8005fa4 <HAL_UART_Transmit+0xb8>

08005fb6 <HAL_UART_Receive>:
{
 8005fb6:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8005fba:	b082      	sub	sp, #8
 8005fbc:	461e      	mov	r6, r3
  if (huart->RxState == HAL_UART_STATE_READY)
 8005fbe:	f890 3042 	ldrb.w	r3, [r0, #66]	@ 0x42
 8005fc2:	b2db      	uxtb	r3, r3
 8005fc4:	2b20      	cmp	r3, #32
 8005fc6:	d15a      	bne.n	800607e <HAL_UART_Receive+0xc8>
 8005fc8:	4604      	mov	r4, r0
 8005fca:	460d      	mov	r5, r1
 8005fcc:	4690      	mov	r8, r2
    if ((pData == NULL) || (Size == 0U))
 8005fce:	2900      	cmp	r1, #0
 8005fd0:	d059      	beq.n	8006086 <HAL_UART_Receive+0xd0>
 8005fd2:	b90a      	cbnz	r2, 8005fd8 <HAL_UART_Receive+0x22>
      return  HAL_ERROR;
 8005fd4:	2001      	movs	r0, #1
 8005fd6:	e053      	b.n	8006080 <HAL_UART_Receive+0xca>
    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8005fd8:	2300      	movs	r3, #0
 8005fda:	6443      	str	r3, [r0, #68]	@ 0x44
    huart->RxState = HAL_UART_STATE_BUSY_RX;
 8005fdc:	2222      	movs	r2, #34	@ 0x22
 8005fde:	f880 2042 	strb.w	r2, [r0, #66]	@ 0x42
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8005fe2:	6303      	str	r3, [r0, #48]	@ 0x30
    tickstart = HAL_GetTick();
 8005fe4:	f7fd fc44 	bl	8003870 <HAL_GetTick>
 8005fe8:	4607      	mov	r7, r0
    huart->RxXferSize = Size;
 8005fea:	f8a4 802c 	strh.w	r8, [r4, #44]	@ 0x2c
    huart->RxXferCount = Size;
 8005fee:	f8a4 802e 	strh.w	r8, [r4, #46]	@ 0x2e
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8005ff2:	68a3      	ldr	r3, [r4, #8]
 8005ff4:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8005ff8:	d00a      	beq.n	8006010 <HAL_UART_Receive+0x5a>
      pdata16bits = NULL;
 8005ffa:	f04f 0a00 	mov.w	sl, #0
    while (huart->RxXferCount > 0U)
 8005ffe:	8de3      	ldrh	r3, [r4, #46]	@ 0x2e
 8006000:	b29b      	uxth	r3, r3
 8006002:	2b00      	cmp	r3, #0
 8006004:	d036      	beq.n	8006074 <HAL_UART_Receive+0xbe>
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_RXNE, RESET, tickstart, Timeout) != HAL_OK)
 8006006:	f04f 0900 	mov.w	r9, #0
 800600a:	f04f 0820 	mov.w	r8, #32
 800600e:	e01a      	b.n	8006046 <HAL_UART_Receive+0x90>
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8006010:	6923      	ldr	r3, [r4, #16]
 8006012:	b113      	cbz	r3, 800601a <HAL_UART_Receive+0x64>
      pdata16bits = NULL;
 8006014:	f04f 0a00 	mov.w	sl, #0
 8006018:	e7f1      	b.n	8005ffe <HAL_UART_Receive+0x48>
      pdata16bits = (uint16_t *) pData;
 800601a:	46aa      	mov	sl, r5
      pdata8bits  = NULL;
 800601c:	2500      	movs	r5, #0
 800601e:	e7ee      	b.n	8005ffe <HAL_UART_Receive+0x48>
        *pdata16bits = (uint16_t)(huart->Instance->DR & 0x01FF);
 8006020:	6823      	ldr	r3, [r4, #0]
 8006022:	685b      	ldr	r3, [r3, #4]
 8006024:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8006028:	f82a 3b02 	strh.w	r3, [sl], #2
        pdata16bits++;
 800602c:	e004      	b.n	8006038 <HAL_UART_Receive+0x82>
          *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 800602e:	6823      	ldr	r3, [r4, #0]
 8006030:	685b      	ldr	r3, [r3, #4]
 8006032:	b2db      	uxtb	r3, r3
 8006034:	f805 3b01 	strb.w	r3, [r5], #1
      huart->RxXferCount--;
 8006038:	8de2      	ldrh	r2, [r4, #46]	@ 0x2e
 800603a:	3a01      	subs	r2, #1
 800603c:	b292      	uxth	r2, r2
 800603e:	85e2      	strh	r2, [r4, #46]	@ 0x2e
    while (huart->RxXferCount > 0U)
 8006040:	8de3      	ldrh	r3, [r4, #46]	@ 0x2e
 8006042:	b29b      	uxth	r3, r3
 8006044:	b1b3      	cbz	r3, 8006074 <HAL_UART_Receive+0xbe>
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_RXNE, RESET, tickstart, Timeout) != HAL_OK)
 8006046:	9600      	str	r6, [sp, #0]
 8006048:	463b      	mov	r3, r7
 800604a:	464a      	mov	r2, r9
 800604c:	4641      	mov	r1, r8
 800604e:	4620      	mov	r0, r4
 8006050:	f7ff feda 	bl	8005e08 <UART_WaitOnFlagUntilTimeout>
 8006054:	b9c8      	cbnz	r0, 800608a <HAL_UART_Receive+0xd4>
      if (pdata8bits == NULL)
 8006056:	2d00      	cmp	r5, #0
 8006058:	d0e2      	beq.n	8006020 <HAL_UART_Receive+0x6a>
        if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 800605a:	68a3      	ldr	r3, [r4, #8]
 800605c:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8006060:	d0e5      	beq.n	800602e <HAL_UART_Receive+0x78>
 8006062:	b913      	cbnz	r3, 800606a <HAL_UART_Receive+0xb4>
 8006064:	6923      	ldr	r3, [r4, #16]
 8006066:	2b00      	cmp	r3, #0
 8006068:	d0e1      	beq.n	800602e <HAL_UART_Receive+0x78>
          *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 800606a:	6823      	ldr	r3, [r4, #0]
 800606c:	685b      	ldr	r3, [r3, #4]
 800606e:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8006072:	e7df      	b.n	8006034 <HAL_UART_Receive+0x7e>
    huart->RxState = HAL_UART_STATE_READY;
 8006074:	2320      	movs	r3, #32
 8006076:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
    return HAL_OK;
 800607a:	2000      	movs	r0, #0
 800607c:	e000      	b.n	8006080 <HAL_UART_Receive+0xca>
    return HAL_BUSY;
 800607e:	2002      	movs	r0, #2
}
 8006080:	b002      	add	sp, #8
 8006082:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
      return  HAL_ERROR;
 8006086:	2001      	movs	r0, #1
 8006088:	e7fa      	b.n	8006080 <HAL_UART_Receive+0xca>
        return HAL_TIMEOUT;
 800608a:	2003      	movs	r0, #3
 800608c:	e7f8      	b.n	8006080 <HAL_UART_Receive+0xca>

0800608e <HAL_UART_TxCpltCallback>:
}
 800608e:	4770      	bx	lr

08006090 <HAL_UART_RxCpltCallback>:
}
 8006090:	4770      	bx	lr

08006092 <HAL_UART_ErrorCallback>:
}
 8006092:	4770      	bx	lr

08006094 <UART_DMAAbortOnError>:
{
 8006094:	b508      	push	{r3, lr}
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8006096:	6a40      	ldr	r0, [r0, #36]	@ 0x24
  huart->RxXferCount = 0x00U;
 8006098:	2300      	movs	r3, #0
 800609a:	85c3      	strh	r3, [r0, #46]	@ 0x2e
  huart->TxXferCount = 0x00U;
 800609c:	84c3      	strh	r3, [r0, #38]	@ 0x26
  HAL_UART_ErrorCallback(huart);
 800609e:	f7ff fff8 	bl	8006092 <HAL_UART_ErrorCallback>
}
 80060a2:	bd08      	pop	{r3, pc}

080060a4 <HAL_UARTEx_RxEventCallback>:
}
 80060a4:	4770      	bx	lr

080060a6 <UART_Receive_IT>:
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 80060a6:	f890 3042 	ldrb.w	r3, [r0, #66]	@ 0x42
 80060aa:	b2db      	uxtb	r3, r3
 80060ac:	2b22      	cmp	r3, #34	@ 0x22
 80060ae:	d11d      	bne.n	80060ec <UART_Receive_IT+0x46>
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80060b0:	6883      	ldr	r3, [r0, #8]
 80060b2:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80060b6:	d006      	beq.n	80060c6 <UART_Receive_IT+0x20>
      pdata8bits = (uint8_t *) huart->pRxBuffPtr;
 80060b8:	6a82      	ldr	r2, [r0, #40]	@ 0x28
      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 80060ba:	b17b      	cbz	r3, 80060dc <UART_Receive_IT+0x36>
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 80060bc:	6803      	ldr	r3, [r0, #0]
 80060be:	685b      	ldr	r3, [r3, #4]
 80060c0:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 80060c4:	e01a      	b.n	80060fc <UART_Receive_IT+0x56>
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80060c6:	6903      	ldr	r3, [r0, #16]
 80060c8:	b9a3      	cbnz	r3, 80060f4 <UART_Receive_IT+0x4e>
      pdata16bits = (uint16_t *) huart->pRxBuffPtr;
 80060ca:	6a82      	ldr	r2, [r0, #40]	@ 0x28
      *pdata16bits = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 80060cc:	6803      	ldr	r3, [r0, #0]
 80060ce:	685b      	ldr	r3, [r3, #4]
 80060d0:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80060d4:	8013      	strh	r3, [r2, #0]
      huart->pRxBuffPtr += 2U;
 80060d6:	6a83      	ldr	r3, [r0, #40]	@ 0x28
 80060d8:	3302      	adds	r3, #2
 80060da:	e012      	b.n	8006102 <UART_Receive_IT+0x5c>
      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 80060dc:	6903      	ldr	r3, [r0, #16]
 80060de:	2b00      	cmp	r3, #0
 80060e0:	d1ec      	bne.n	80060bc <UART_Receive_IT+0x16>
 80060e2:	e008      	b.n	80060f6 <UART_Receive_IT+0x50>
        HAL_UART_RxCpltCallback(huart);
 80060e4:	f7ff ffd4 	bl	8006090 <HAL_UART_RxCpltCallback>
      return HAL_OK;
 80060e8:	2000      	movs	r0, #0
 80060ea:	e048      	b.n	800617e <UART_Receive_IT+0xd8>
    return HAL_BUSY;
 80060ec:	2002      	movs	r0, #2
 80060ee:	4770      	bx	lr
    return HAL_OK;
 80060f0:	2000      	movs	r0, #0
}
 80060f2:	4770      	bx	lr
      pdata8bits = (uint8_t *) huart->pRxBuffPtr;
 80060f4:	6a82      	ldr	r2, [r0, #40]	@ 0x28
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 80060f6:	6803      	ldr	r3, [r0, #0]
 80060f8:	685b      	ldr	r3, [r3, #4]
 80060fa:	b2db      	uxtb	r3, r3
 80060fc:	7013      	strb	r3, [r2, #0]
      huart->pRxBuffPtr += 1U;
 80060fe:	6a83      	ldr	r3, [r0, #40]	@ 0x28
 8006100:	3301      	adds	r3, #1
      huart->pRxBuffPtr += 2U;
 8006102:	6283      	str	r3, [r0, #40]	@ 0x28
    if (--huart->RxXferCount == 0U)
 8006104:	8dc3      	ldrh	r3, [r0, #46]	@ 0x2e
 8006106:	3b01      	subs	r3, #1
 8006108:	b29b      	uxth	r3, r3
 800610a:	85c3      	strh	r3, [r0, #46]	@ 0x2e
 800610c:	2b00      	cmp	r3, #0
 800610e:	d1ef      	bne.n	80060f0 <UART_Receive_IT+0x4a>
{
 8006110:	b500      	push	{lr}
 8006112:	b083      	sub	sp, #12
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 8006114:	6802      	ldr	r2, [r0, #0]
 8006116:	68d3      	ldr	r3, [r2, #12]
 8006118:	f023 0320 	bic.w	r3, r3, #32
 800611c:	60d3      	str	r3, [r2, #12]
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 800611e:	6802      	ldr	r2, [r0, #0]
 8006120:	68d3      	ldr	r3, [r2, #12]
 8006122:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8006126:	60d3      	str	r3, [r2, #12]
      __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 8006128:	6802      	ldr	r2, [r0, #0]
 800612a:	6953      	ldr	r3, [r2, #20]
 800612c:	f023 0301 	bic.w	r3, r3, #1
 8006130:	6153      	str	r3, [r2, #20]
      huart->RxState = HAL_UART_STATE_READY;
 8006132:	2320      	movs	r3, #32
 8006134:	f880 3042 	strb.w	r3, [r0, #66]	@ 0x42
      huart->RxEventType = HAL_UART_RXEVENT_TC;
 8006138:	2300      	movs	r3, #0
 800613a:	6343      	str	r3, [r0, #52]	@ 0x34
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800613c:	6b03      	ldr	r3, [r0, #48]	@ 0x30
 800613e:	2b01      	cmp	r3, #1
 8006140:	d1d0      	bne.n	80060e4 <UART_Receive_IT+0x3e>
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8006142:	2300      	movs	r3, #0
 8006144:	6303      	str	r3, [r0, #48]	@ 0x30
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8006146:	6802      	ldr	r2, [r0, #0]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006148:	f102 030c 	add.w	r3, r2, #12
 800614c:	e853 3f00 	ldrex	r3, [r3]
 8006150:	f023 0310 	bic.w	r3, r3, #16
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006154:	320c      	adds	r2, #12
 8006156:	e842 3100 	strex	r1, r3, [r2]
 800615a:	2900      	cmp	r1, #0
 800615c:	d1f3      	bne.n	8006146 <UART_Receive_IT+0xa0>
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE))
 800615e:	6803      	ldr	r3, [r0, #0]
 8006160:	681a      	ldr	r2, [r3, #0]
 8006162:	f012 0f10 	tst.w	r2, #16
 8006166:	d006      	beq.n	8006176 <UART_Receive_IT+0xd0>
          __HAL_UART_CLEAR_IDLEFLAG(huart);
 8006168:	2200      	movs	r2, #0
 800616a:	9201      	str	r2, [sp, #4]
 800616c:	681a      	ldr	r2, [r3, #0]
 800616e:	9201      	str	r2, [sp, #4]
 8006170:	685b      	ldr	r3, [r3, #4]
 8006172:	9301      	str	r3, [sp, #4]
 8006174:	9b01      	ldr	r3, [sp, #4]
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8006176:	8d81      	ldrh	r1, [r0, #44]	@ 0x2c
 8006178:	f7ff ff94 	bl	80060a4 <HAL_UARTEx_RxEventCallback>
      return HAL_OK;
 800617c:	2000      	movs	r0, #0
}
 800617e:	b003      	add	sp, #12
 8006180:	f85d fb04 	ldr.w	pc, [sp], #4

08006184 <HAL_UART_IRQHandler>:
{
 8006184:	b510      	push	{r4, lr}
 8006186:	b082      	sub	sp, #8
 8006188:	4604      	mov	r4, r0
  uint32_t isrflags   = READ_REG(huart->Instance->SR);
 800618a:	6802      	ldr	r2, [r0, #0]
 800618c:	6813      	ldr	r3, [r2, #0]
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 800618e:	68d0      	ldr	r0, [r2, #12]
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8006190:	6951      	ldr	r1, [r2, #20]
  if (errorflags == RESET)
 8006192:	f013 0f0f 	tst.w	r3, #15
 8006196:	d109      	bne.n	80061ac <HAL_UART_IRQHandler+0x28>
    if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8006198:	f013 0f20 	tst.w	r3, #32
 800619c:	d00d      	beq.n	80061ba <HAL_UART_IRQHandler+0x36>
 800619e:	f010 0f20 	tst.w	r0, #32
 80061a2:	d00a      	beq.n	80061ba <HAL_UART_IRQHandler+0x36>
      UART_Receive_IT(huart);
 80061a4:	4620      	mov	r0, r4
 80061a6:	f7ff ff7e 	bl	80060a6 <UART_Receive_IT>
      return;
 80061aa:	e018      	b.n	80061de <HAL_UART_IRQHandler+0x5a>
  if ((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET)
 80061ac:	f001 0101 	and.w	r1, r1, #1
                                || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 80061b0:	f400 7c90 	and.w	ip, r0, #288	@ 0x120
 80061b4:	ea5c 0c01 	orrs.w	ip, ip, r1
 80061b8:	d113      	bne.n	80061e2 <HAL_UART_IRQHandler+0x5e>
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80061ba:	6b21      	ldr	r1, [r4, #48]	@ 0x30
 80061bc:	2901      	cmp	r1, #1
 80061be:	f000 8081 	beq.w	80062c4 <HAL_UART_IRQHandler+0x140>
  if (((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 80061c2:	f013 0f80 	tst.w	r3, #128	@ 0x80
 80061c6:	d003      	beq.n	80061d0 <HAL_UART_IRQHandler+0x4c>
 80061c8:	f010 0f80 	tst.w	r0, #128	@ 0x80
 80061cc:	f040 811a 	bne.w	8006404 <HAL_UART_IRQHandler+0x280>
  if (((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 80061d0:	f013 0f40 	tst.w	r3, #64	@ 0x40
 80061d4:	d003      	beq.n	80061de <HAL_UART_IRQHandler+0x5a>
 80061d6:	f010 0f40 	tst.w	r0, #64	@ 0x40
 80061da:	f040 8140 	bne.w	800645e <HAL_UART_IRQHandler+0x2da>
}
 80061de:	b002      	add	sp, #8
 80061e0:	bd10      	pop	{r4, pc}
    if (((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 80061e2:	f013 0f01 	tst.w	r3, #1
 80061e6:	d006      	beq.n	80061f6 <HAL_UART_IRQHandler+0x72>
 80061e8:	f410 7f80 	tst.w	r0, #256	@ 0x100
 80061ec:	d003      	beq.n	80061f6 <HAL_UART_IRQHandler+0x72>
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 80061ee:	6c62      	ldr	r2, [r4, #68]	@ 0x44
 80061f0:	f042 0201 	orr.w	r2, r2, #1
 80061f4:	6462      	str	r2, [r4, #68]	@ 0x44
    if (((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 80061f6:	f013 0f04 	tst.w	r3, #4
 80061fa:	d00b      	beq.n	8006214 <HAL_UART_IRQHandler+0x90>
 80061fc:	b191      	cbz	r1, 8006224 <HAL_UART_IRQHandler+0xa0>
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 80061fe:	6c62      	ldr	r2, [r4, #68]	@ 0x44
 8006200:	f042 0202 	orr.w	r2, r2, #2
 8006204:	6462      	str	r2, [r4, #68]	@ 0x44
    if (((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8006206:	f013 0f02 	tst.w	r3, #2
 800620a:	d107      	bne.n	800621c <HAL_UART_IRQHandler+0x98>
    if (((isrflags & USART_SR_ORE) != RESET) && (((cr1its & USART_CR1_RXNEIE) != RESET)
 800620c:	f013 0f08 	tst.w	r3, #8
 8006210:	d10f      	bne.n	8006232 <HAL_UART_IRQHandler+0xae>
 8006212:	e012      	b.n	800623a <HAL_UART_IRQHandler+0xb6>
    if (((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8006214:	f013 0f02 	tst.w	r3, #2
 8006218:	d004      	beq.n	8006224 <HAL_UART_IRQHandler+0xa0>
 800621a:	b119      	cbz	r1, 8006224 <HAL_UART_IRQHandler+0xa0>
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 800621c:	6c62      	ldr	r2, [r4, #68]	@ 0x44
 800621e:	f042 0204 	orr.w	r2, r2, #4
 8006222:	6462      	str	r2, [r4, #68]	@ 0x44
    if (((isrflags & USART_SR_ORE) != RESET) && (((cr1its & USART_CR1_RXNEIE) != RESET)
 8006224:	f013 0f08 	tst.w	r3, #8
 8006228:	d007      	beq.n	800623a <HAL_UART_IRQHandler+0xb6>
 800622a:	f000 0220 	and.w	r2, r0, #32
 800622e:	430a      	orrs	r2, r1
 8006230:	d003      	beq.n	800623a <HAL_UART_IRQHandler+0xb6>
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 8006232:	6c62      	ldr	r2, [r4, #68]	@ 0x44
 8006234:	f042 0208 	orr.w	r2, r2, #8
 8006238:	6462      	str	r2, [r4, #68]	@ 0x44
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 800623a:	6c62      	ldr	r2, [r4, #68]	@ 0x44
 800623c:	2a00      	cmp	r2, #0
 800623e:	d0ce      	beq.n	80061de <HAL_UART_IRQHandler+0x5a>
      if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8006240:	f013 0f20 	tst.w	r3, #32
 8006244:	d002      	beq.n	800624c <HAL_UART_IRQHandler+0xc8>
 8006246:	f010 0f20 	tst.w	r0, #32
 800624a:	d10e      	bne.n	800626a <HAL_UART_IRQHandler+0xe6>
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 800624c:	6823      	ldr	r3, [r4, #0]
 800624e:	695b      	ldr	r3, [r3, #20]
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 8006250:	6c62      	ldr	r2, [r4, #68]	@ 0x44
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 8006252:	f003 0340 	and.w	r3, r3, #64	@ 0x40
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 8006256:	f002 0208 	and.w	r2, r2, #8
 800625a:	4313      	orrs	r3, r2
 800625c:	d109      	bne.n	8006272 <HAL_UART_IRQHandler+0xee>
        HAL_UART_ErrorCallback(huart);
 800625e:	4620      	mov	r0, r4
 8006260:	f7ff ff17 	bl	8006092 <HAL_UART_ErrorCallback>
        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8006264:	2300      	movs	r3, #0
 8006266:	6463      	str	r3, [r4, #68]	@ 0x44
 8006268:	e7b9      	b.n	80061de <HAL_UART_IRQHandler+0x5a>
        UART_Receive_IT(huart);
 800626a:	4620      	mov	r0, r4
 800626c:	f7ff ff1b 	bl	80060a6 <UART_Receive_IT>
 8006270:	e7ec      	b.n	800624c <HAL_UART_IRQHandler+0xc8>
        UART_EndRxTransfer(huart);
 8006272:	4620      	mov	r0, r4
 8006274:	f7ff fd53 	bl	8005d1e <UART_EndRxTransfer>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8006278:	6823      	ldr	r3, [r4, #0]
 800627a:	695b      	ldr	r3, [r3, #20]
 800627c:	f013 0f40 	tst.w	r3, #64	@ 0x40
 8006280:	d01c      	beq.n	80062bc <HAL_UART_IRQHandler+0x138>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8006282:	6822      	ldr	r2, [r4, #0]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006284:	f102 0314 	add.w	r3, r2, #20
 8006288:	e853 3f00 	ldrex	r3, [r3]
 800628c:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006290:	3214      	adds	r2, #20
 8006292:	e842 3100 	strex	r1, r3, [r2]
 8006296:	2900      	cmp	r1, #0
 8006298:	d1f3      	bne.n	8006282 <HAL_UART_IRQHandler+0xfe>
          if (huart->hdmarx != NULL)
 800629a:	6be3      	ldr	r3, [r4, #60]	@ 0x3c
 800629c:	b153      	cbz	r3, 80062b4 <HAL_UART_IRQHandler+0x130>
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 800629e:	4a75      	ldr	r2, [pc, #468]	@ (8006474 <HAL_UART_IRQHandler+0x2f0>)
 80062a0:	635a      	str	r2, [r3, #52]	@ 0x34
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 80062a2:	6be0      	ldr	r0, [r4, #60]	@ 0x3c
 80062a4:	f7fd ff7c 	bl	80041a0 <HAL_DMA_Abort_IT>
 80062a8:	2800      	cmp	r0, #0
 80062aa:	d098      	beq.n	80061de <HAL_UART_IRQHandler+0x5a>
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 80062ac:	6be0      	ldr	r0, [r4, #60]	@ 0x3c
 80062ae:	6b43      	ldr	r3, [r0, #52]	@ 0x34
 80062b0:	4798      	blx	r3
 80062b2:	e794      	b.n	80061de <HAL_UART_IRQHandler+0x5a>
            HAL_UART_ErrorCallback(huart);
 80062b4:	4620      	mov	r0, r4
 80062b6:	f7ff feec 	bl	8006092 <HAL_UART_ErrorCallback>
 80062ba:	e790      	b.n	80061de <HAL_UART_IRQHandler+0x5a>
          HAL_UART_ErrorCallback(huart);
 80062bc:	4620      	mov	r0, r4
 80062be:	f7ff fee8 	bl	8006092 <HAL_UART_ErrorCallback>
 80062c2:	e78c      	b.n	80061de <HAL_UART_IRQHandler+0x5a>
      && ((isrflags & USART_SR_IDLE) != 0U)
 80062c4:	f013 0f10 	tst.w	r3, #16
 80062c8:	f43f af7b 	beq.w	80061c2 <HAL_UART_IRQHandler+0x3e>
      && ((cr1its & USART_SR_IDLE) != 0U))
 80062cc:	f010 0f10 	tst.w	r0, #16
 80062d0:	f43f af77 	beq.w	80061c2 <HAL_UART_IRQHandler+0x3e>
    __HAL_UART_CLEAR_IDLEFLAG(huart);
 80062d4:	2300      	movs	r3, #0
 80062d6:	9301      	str	r3, [sp, #4]
 80062d8:	6813      	ldr	r3, [r2, #0]
 80062da:	9301      	str	r3, [sp, #4]
 80062dc:	6853      	ldr	r3, [r2, #4]
 80062de:	9301      	str	r3, [sp, #4]
 80062e0:	9b01      	ldr	r3, [sp, #4]
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80062e2:	6953      	ldr	r3, [r2, #20]
 80062e4:	f013 0f40 	tst.w	r3, #64	@ 0x40
 80062e8:	d050      	beq.n	800638c <HAL_UART_IRQHandler+0x208>
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 80062ea:	6be2      	ldr	r2, [r4, #60]	@ 0x3c
 80062ec:	6813      	ldr	r3, [r2, #0]
 80062ee:	685b      	ldr	r3, [r3, #4]
 80062f0:	b29b      	uxth	r3, r3
      if ((nb_remaining_rx_data > 0U)
 80062f2:	2b00      	cmp	r3, #0
 80062f4:	f43f af73 	beq.w	80061de <HAL_UART_IRQHandler+0x5a>
          && (nb_remaining_rx_data < huart->RxXferSize))
 80062f8:	8da1      	ldrh	r1, [r4, #44]	@ 0x2c
 80062fa:	4299      	cmp	r1, r3
 80062fc:	f67f af6f 	bls.w	80061de <HAL_UART_IRQHandler+0x5a>
        huart->RxXferCount = nb_remaining_rx_data;
 8006300:	85e3      	strh	r3, [r4, #46]	@ 0x2e
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 8006302:	6993      	ldr	r3, [r2, #24]
 8006304:	2b20      	cmp	r3, #32
 8006306:	d037      	beq.n	8006378 <HAL_UART_IRQHandler+0x1f4>
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8006308:	6822      	ldr	r2, [r4, #0]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800630a:	f102 030c 	add.w	r3, r2, #12
 800630e:	e853 3f00 	ldrex	r3, [r3]
 8006312:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006316:	320c      	adds	r2, #12
 8006318:	e842 3100 	strex	r1, r3, [r2]
 800631c:	2900      	cmp	r1, #0
 800631e:	d1f3      	bne.n	8006308 <HAL_UART_IRQHandler+0x184>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8006320:	6822      	ldr	r2, [r4, #0]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006322:	f102 0314 	add.w	r3, r2, #20
 8006326:	e853 3f00 	ldrex	r3, [r3]
 800632a:	f023 0301 	bic.w	r3, r3, #1
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800632e:	3214      	adds	r2, #20
 8006330:	e842 3100 	strex	r1, r3, [r2]
 8006334:	2900      	cmp	r1, #0
 8006336:	d1f3      	bne.n	8006320 <HAL_UART_IRQHandler+0x19c>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8006338:	6822      	ldr	r2, [r4, #0]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800633a:	f102 0314 	add.w	r3, r2, #20
 800633e:	e853 3f00 	ldrex	r3, [r3]
 8006342:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006346:	3214      	adds	r2, #20
 8006348:	e842 3100 	strex	r1, r3, [r2]
 800634c:	2900      	cmp	r1, #0
 800634e:	d1f3      	bne.n	8006338 <HAL_UART_IRQHandler+0x1b4>
          huart->RxState = HAL_UART_STATE_READY;
 8006350:	2320      	movs	r3, #32
 8006352:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8006356:	2300      	movs	r3, #0
 8006358:	6323      	str	r3, [r4, #48]	@ 0x30
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800635a:	6822      	ldr	r2, [r4, #0]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800635c:	f102 030c 	add.w	r3, r2, #12
 8006360:	e853 3f00 	ldrex	r3, [r3]
 8006364:	f023 0310 	bic.w	r3, r3, #16
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006368:	320c      	adds	r2, #12
 800636a:	e842 3100 	strex	r1, r3, [r2]
 800636e:	2900      	cmp	r1, #0
 8006370:	d1f3      	bne.n	800635a <HAL_UART_IRQHandler+0x1d6>
          (void)HAL_DMA_Abort(huart->hdmarx);
 8006372:	6be0      	ldr	r0, [r4, #60]	@ 0x3c
 8006374:	f7fd fef3 	bl	800415e <HAL_DMA_Abort>
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8006378:	2302      	movs	r3, #2
 800637a:	6363      	str	r3, [r4, #52]	@ 0x34
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 800637c:	8de3      	ldrh	r3, [r4, #46]	@ 0x2e
 800637e:	8da1      	ldrh	r1, [r4, #44]	@ 0x2c
 8006380:	1ac9      	subs	r1, r1, r3
 8006382:	b289      	uxth	r1, r1
 8006384:	4620      	mov	r0, r4
 8006386:	f7ff fe8d 	bl	80060a4 <HAL_UARTEx_RxEventCallback>
 800638a:	e728      	b.n	80061de <HAL_UART_IRQHandler+0x5a>
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 800638c:	8de3      	ldrh	r3, [r4, #46]	@ 0x2e
 800638e:	b29a      	uxth	r2, r3
      if ((huart->RxXferCount > 0U)
 8006390:	8de3      	ldrh	r3, [r4, #46]	@ 0x2e
 8006392:	b29b      	uxth	r3, r3
 8006394:	2b00      	cmp	r3, #0
 8006396:	f43f af22 	beq.w	80061de <HAL_UART_IRQHandler+0x5a>
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 800639a:	8da1      	ldrh	r1, [r4, #44]	@ 0x2c
 800639c:	1a89      	subs	r1, r1, r2
 800639e:	b289      	uxth	r1, r1
          && (nb_rx_data > 0U))
 80063a0:	2900      	cmp	r1, #0
 80063a2:	f43f af1c 	beq.w	80061de <HAL_UART_IRQHandler+0x5a>
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 80063a6:	6822      	ldr	r2, [r4, #0]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80063a8:	f102 030c 	add.w	r3, r2, #12
 80063ac:	e853 3f00 	ldrex	r3, [r3]
 80063b0:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80063b4:	320c      	adds	r2, #12
 80063b6:	e842 3000 	strex	r0, r3, [r2]
 80063ba:	2800      	cmp	r0, #0
 80063bc:	d1f3      	bne.n	80063a6 <HAL_UART_IRQHandler+0x222>
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80063be:	6822      	ldr	r2, [r4, #0]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80063c0:	f102 0314 	add.w	r3, r2, #20
 80063c4:	e853 3f00 	ldrex	r3, [r3]
 80063c8:	f023 0301 	bic.w	r3, r3, #1
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80063cc:	3214      	adds	r2, #20
 80063ce:	e842 3000 	strex	r0, r3, [r2]
 80063d2:	2800      	cmp	r0, #0
 80063d4:	d1f3      	bne.n	80063be <HAL_UART_IRQHandler+0x23a>
        huart->RxState = HAL_UART_STATE_READY;
 80063d6:	2320      	movs	r3, #32
 80063d8:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80063dc:	2300      	movs	r3, #0
 80063de:	6323      	str	r3, [r4, #48]	@ 0x30
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80063e0:	6822      	ldr	r2, [r4, #0]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80063e2:	f102 030c 	add.w	r3, r2, #12
 80063e6:	e853 3f00 	ldrex	r3, [r3]
 80063ea:	f023 0310 	bic.w	r3, r3, #16
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80063ee:	320c      	adds	r2, #12
 80063f0:	e842 3000 	strex	r0, r3, [r2]
 80063f4:	2800      	cmp	r0, #0
 80063f6:	d1f3      	bne.n	80063e0 <HAL_UART_IRQHandler+0x25c>
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 80063f8:	2302      	movs	r3, #2
 80063fa:	6363      	str	r3, [r4, #52]	@ 0x34
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 80063fc:	4620      	mov	r0, r4
 80063fe:	f7ff fe51 	bl	80060a4 <HAL_UARTEx_RxEventCallback>
 8006402:	e6ec      	b.n	80061de <HAL_UART_IRQHandler+0x5a>
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 8006404:	f894 3041 	ldrb.w	r3, [r4, #65]	@ 0x41
 8006408:	b2db      	uxtb	r3, r3
 800640a:	2b21      	cmp	r3, #33	@ 0x21
 800640c:	f47f aee7 	bne.w	80061de <HAL_UART_IRQHandler+0x5a>
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8006410:	68a3      	ldr	r3, [r4, #8]
 8006412:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8006416:	d016      	beq.n	8006446 <HAL_UART_IRQHandler+0x2c2>
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 8006418:	6a23      	ldr	r3, [r4, #32]
 800641a:	1c59      	adds	r1, r3, #1
 800641c:	6221      	str	r1, [r4, #32]
 800641e:	781b      	ldrb	r3, [r3, #0]
 8006420:	6053      	str	r3, [r2, #4]
    if (--huart->TxXferCount == 0U)
 8006422:	8ce3      	ldrh	r3, [r4, #38]	@ 0x26
 8006424:	3b01      	subs	r3, #1
 8006426:	b29b      	uxth	r3, r3
 8006428:	84e3      	strh	r3, [r4, #38]	@ 0x26
 800642a:	2b00      	cmp	r3, #0
 800642c:	f47f aed7 	bne.w	80061de <HAL_UART_IRQHandler+0x5a>
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 8006430:	6822      	ldr	r2, [r4, #0]
 8006432:	68d3      	ldr	r3, [r2, #12]
 8006434:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8006438:	60d3      	str	r3, [r2, #12]
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 800643a:	6822      	ldr	r2, [r4, #0]
 800643c:	68d3      	ldr	r3, [r2, #12]
 800643e:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8006442:	60d3      	str	r3, [r2, #12]
 8006444:	e6cb      	b.n	80061de <HAL_UART_IRQHandler+0x5a>
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8006446:	6923      	ldr	r3, [r4, #16]
 8006448:	2b00      	cmp	r3, #0
 800644a:	d1e5      	bne.n	8006418 <HAL_UART_IRQHandler+0x294>
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 800644c:	6a23      	ldr	r3, [r4, #32]
 800644e:	881b      	ldrh	r3, [r3, #0]
 8006450:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8006454:	6053      	str	r3, [r2, #4]
      huart->pTxBuffPtr += 2U;
 8006456:	6a23      	ldr	r3, [r4, #32]
 8006458:	3302      	adds	r3, #2
 800645a:	6223      	str	r3, [r4, #32]
 800645c:	e7e1      	b.n	8006422 <HAL_UART_IRQHandler+0x29e>
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 800645e:	68d3      	ldr	r3, [r2, #12]
 8006460:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8006464:	60d3      	str	r3, [r2, #12]
  huart->gState = HAL_UART_STATE_READY;
 8006466:	2320      	movs	r3, #32
 8006468:	f884 3041 	strb.w	r3, [r4, #65]	@ 0x41
  HAL_UART_TxCpltCallback(huart);
 800646c:	4620      	mov	r0, r4
 800646e:	f7ff fe0e 	bl	800608e <HAL_UART_TxCpltCallback>
  return HAL_OK;
 8006472:	e6b4      	b.n	80061de <HAL_UART_IRQHandler+0x5a>
 8006474:	08006095 	.word	0x08006095

08006478 <atoi>:
 8006478:	220a      	movs	r2, #10
 800647a:	2100      	movs	r1, #0
 800647c:	f000 b87c 	b.w	8006578 <strtol>

08006480 <_strtol_l.constprop.0>:
 8006480:	2b24      	cmp	r3, #36	@ 0x24
 8006482:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8006486:	4686      	mov	lr, r0
 8006488:	4690      	mov	r8, r2
 800648a:	d801      	bhi.n	8006490 <_strtol_l.constprop.0+0x10>
 800648c:	2b01      	cmp	r3, #1
 800648e:	d106      	bne.n	800649e <_strtol_l.constprop.0+0x1e>
 8006490:	f001 f8f6 	bl	8007680 <__errno>
 8006494:	2316      	movs	r3, #22
 8006496:	6003      	str	r3, [r0, #0]
 8006498:	2000      	movs	r0, #0
 800649a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800649e:	460d      	mov	r5, r1
 80064a0:	4833      	ldr	r0, [pc, #204]	@ (8006570 <_strtol_l.constprop.0+0xf0>)
 80064a2:	462a      	mov	r2, r5
 80064a4:	f815 4b01 	ldrb.w	r4, [r5], #1
 80064a8:	5d06      	ldrb	r6, [r0, r4]
 80064aa:	f016 0608 	ands.w	r6, r6, #8
 80064ae:	d1f8      	bne.n	80064a2 <_strtol_l.constprop.0+0x22>
 80064b0:	2c2d      	cmp	r4, #45	@ 0x2d
 80064b2:	d12d      	bne.n	8006510 <_strtol_l.constprop.0+0x90>
 80064b4:	2601      	movs	r6, #1
 80064b6:	782c      	ldrb	r4, [r5, #0]
 80064b8:	1c95      	adds	r5, r2, #2
 80064ba:	f033 0210 	bics.w	r2, r3, #16
 80064be:	d109      	bne.n	80064d4 <_strtol_l.constprop.0+0x54>
 80064c0:	2c30      	cmp	r4, #48	@ 0x30
 80064c2:	d12a      	bne.n	800651a <_strtol_l.constprop.0+0x9a>
 80064c4:	782a      	ldrb	r2, [r5, #0]
 80064c6:	f002 02df 	and.w	r2, r2, #223	@ 0xdf
 80064ca:	2a58      	cmp	r2, #88	@ 0x58
 80064cc:	d125      	bne.n	800651a <_strtol_l.constprop.0+0x9a>
 80064ce:	2310      	movs	r3, #16
 80064d0:	786c      	ldrb	r4, [r5, #1]
 80064d2:	3502      	adds	r5, #2
 80064d4:	2200      	movs	r2, #0
 80064d6:	f106 4c00 	add.w	ip, r6, #2147483648	@ 0x80000000
 80064da:	f10c 3cff 	add.w	ip, ip, #4294967295
 80064de:	fbbc f9f3 	udiv	r9, ip, r3
 80064e2:	4610      	mov	r0, r2
 80064e4:	fb03 ca19 	mls	sl, r3, r9, ip
 80064e8:	f1a4 0730 	sub.w	r7, r4, #48	@ 0x30
 80064ec:	2f09      	cmp	r7, #9
 80064ee:	d81b      	bhi.n	8006528 <_strtol_l.constprop.0+0xa8>
 80064f0:	463c      	mov	r4, r7
 80064f2:	42a3      	cmp	r3, r4
 80064f4:	dd27      	ble.n	8006546 <_strtol_l.constprop.0+0xc6>
 80064f6:	1c57      	adds	r7, r2, #1
 80064f8:	d007      	beq.n	800650a <_strtol_l.constprop.0+0x8a>
 80064fa:	4581      	cmp	r9, r0
 80064fc:	d320      	bcc.n	8006540 <_strtol_l.constprop.0+0xc0>
 80064fe:	d101      	bne.n	8006504 <_strtol_l.constprop.0+0x84>
 8006500:	45a2      	cmp	sl, r4
 8006502:	db1d      	blt.n	8006540 <_strtol_l.constprop.0+0xc0>
 8006504:	2201      	movs	r2, #1
 8006506:	fb00 4003 	mla	r0, r0, r3, r4
 800650a:	f815 4b01 	ldrb.w	r4, [r5], #1
 800650e:	e7eb      	b.n	80064e8 <_strtol_l.constprop.0+0x68>
 8006510:	2c2b      	cmp	r4, #43	@ 0x2b
 8006512:	bf04      	itt	eq
 8006514:	782c      	ldrbeq	r4, [r5, #0]
 8006516:	1c95      	addeq	r5, r2, #2
 8006518:	e7cf      	b.n	80064ba <_strtol_l.constprop.0+0x3a>
 800651a:	2b00      	cmp	r3, #0
 800651c:	d1da      	bne.n	80064d4 <_strtol_l.constprop.0+0x54>
 800651e:	2c30      	cmp	r4, #48	@ 0x30
 8006520:	bf0c      	ite	eq
 8006522:	2308      	moveq	r3, #8
 8006524:	230a      	movne	r3, #10
 8006526:	e7d5      	b.n	80064d4 <_strtol_l.constprop.0+0x54>
 8006528:	f1a4 0741 	sub.w	r7, r4, #65	@ 0x41
 800652c:	2f19      	cmp	r7, #25
 800652e:	d801      	bhi.n	8006534 <_strtol_l.constprop.0+0xb4>
 8006530:	3c37      	subs	r4, #55	@ 0x37
 8006532:	e7de      	b.n	80064f2 <_strtol_l.constprop.0+0x72>
 8006534:	f1a4 0761 	sub.w	r7, r4, #97	@ 0x61
 8006538:	2f19      	cmp	r7, #25
 800653a:	d804      	bhi.n	8006546 <_strtol_l.constprop.0+0xc6>
 800653c:	3c57      	subs	r4, #87	@ 0x57
 800653e:	e7d8      	b.n	80064f2 <_strtol_l.constprop.0+0x72>
 8006540:	f04f 32ff 	mov.w	r2, #4294967295
 8006544:	e7e1      	b.n	800650a <_strtol_l.constprop.0+0x8a>
 8006546:	1c53      	adds	r3, r2, #1
 8006548:	d108      	bne.n	800655c <_strtol_l.constprop.0+0xdc>
 800654a:	2322      	movs	r3, #34	@ 0x22
 800654c:	4660      	mov	r0, ip
 800654e:	f8ce 3000 	str.w	r3, [lr]
 8006552:	f1b8 0f00 	cmp.w	r8, #0
 8006556:	d0a0      	beq.n	800649a <_strtol_l.constprop.0+0x1a>
 8006558:	1e69      	subs	r1, r5, #1
 800655a:	e006      	b.n	800656a <_strtol_l.constprop.0+0xea>
 800655c:	b106      	cbz	r6, 8006560 <_strtol_l.constprop.0+0xe0>
 800655e:	4240      	negs	r0, r0
 8006560:	f1b8 0f00 	cmp.w	r8, #0
 8006564:	d099      	beq.n	800649a <_strtol_l.constprop.0+0x1a>
 8006566:	2a00      	cmp	r2, #0
 8006568:	d1f6      	bne.n	8006558 <_strtol_l.constprop.0+0xd8>
 800656a:	f8c8 1000 	str.w	r1, [r8]
 800656e:	e794      	b.n	800649a <_strtol_l.constprop.0+0x1a>
 8006570:	0800ca6d 	.word	0x0800ca6d

08006574 <_strtol_r>:
 8006574:	f7ff bf84 	b.w	8006480 <_strtol_l.constprop.0>

08006578 <strtol>:
 8006578:	4613      	mov	r3, r2
 800657a:	460a      	mov	r2, r1
 800657c:	4601      	mov	r1, r0
 800657e:	4802      	ldr	r0, [pc, #8]	@ (8006588 <strtol+0x10>)
 8006580:	6800      	ldr	r0, [r0, #0]
 8006582:	f7ff bf7d 	b.w	8006480 <_strtol_l.constprop.0>
 8006586:	bf00      	nop
 8006588:	20000114 	.word	0x20000114

0800658c <__cvt>:
 800658c:	2b00      	cmp	r3, #0
 800658e:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8006592:	461d      	mov	r5, r3
 8006594:	bfbb      	ittet	lt
 8006596:	f103 4300 	addlt.w	r3, r3, #2147483648	@ 0x80000000
 800659a:	461d      	movlt	r5, r3
 800659c:	2300      	movge	r3, #0
 800659e:	232d      	movlt	r3, #45	@ 0x2d
 80065a0:	b088      	sub	sp, #32
 80065a2:	4614      	mov	r4, r2
 80065a4:	bfb8      	it	lt
 80065a6:	4614      	movlt	r4, r2
 80065a8:	9a12      	ldr	r2, [sp, #72]	@ 0x48
 80065aa:	9e10      	ldr	r6, [sp, #64]	@ 0x40
 80065ac:	7013      	strb	r3, [r2, #0]
 80065ae:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 80065b0:	f8dd a04c 	ldr.w	sl, [sp, #76]	@ 0x4c
 80065b4:	f023 0820 	bic.w	r8, r3, #32
 80065b8:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 80065bc:	d005      	beq.n	80065ca <__cvt+0x3e>
 80065be:	f1b8 0f45 	cmp.w	r8, #69	@ 0x45
 80065c2:	d100      	bne.n	80065c6 <__cvt+0x3a>
 80065c4:	3601      	adds	r6, #1
 80065c6:	2302      	movs	r3, #2
 80065c8:	e000      	b.n	80065cc <__cvt+0x40>
 80065ca:	2303      	movs	r3, #3
 80065cc:	aa07      	add	r2, sp, #28
 80065ce:	9204      	str	r2, [sp, #16]
 80065d0:	aa06      	add	r2, sp, #24
 80065d2:	e9cd a202 	strd	sl, r2, [sp, #8]
 80065d6:	e9cd 3600 	strd	r3, r6, [sp]
 80065da:	4622      	mov	r2, r4
 80065dc:	462b      	mov	r3, r5
 80065de:	f001 f94b 	bl	8007878 <_dtoa_r>
 80065e2:	f1b8 0f47 	cmp.w	r8, #71	@ 0x47
 80065e6:	4607      	mov	r7, r0
 80065e8:	d119      	bne.n	800661e <__cvt+0x92>
 80065ea:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 80065ec:	07db      	lsls	r3, r3, #31
 80065ee:	d50e      	bpl.n	800660e <__cvt+0x82>
 80065f0:	eb00 0906 	add.w	r9, r0, r6
 80065f4:	2200      	movs	r2, #0
 80065f6:	2300      	movs	r3, #0
 80065f8:	4620      	mov	r0, r4
 80065fa:	4629      	mov	r1, r5
 80065fc:	f7fa fa88 	bl	8000b10 <__aeabi_dcmpeq>
 8006600:	b108      	cbz	r0, 8006606 <__cvt+0x7a>
 8006602:	f8cd 901c 	str.w	r9, [sp, #28]
 8006606:	2230      	movs	r2, #48	@ 0x30
 8006608:	9b07      	ldr	r3, [sp, #28]
 800660a:	454b      	cmp	r3, r9
 800660c:	d31e      	bcc.n	800664c <__cvt+0xc0>
 800660e:	4638      	mov	r0, r7
 8006610:	9b07      	ldr	r3, [sp, #28]
 8006612:	9a15      	ldr	r2, [sp, #84]	@ 0x54
 8006614:	1bdb      	subs	r3, r3, r7
 8006616:	6013      	str	r3, [r2, #0]
 8006618:	b008      	add	sp, #32
 800661a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800661e:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 8006622:	eb00 0906 	add.w	r9, r0, r6
 8006626:	d1e5      	bne.n	80065f4 <__cvt+0x68>
 8006628:	7803      	ldrb	r3, [r0, #0]
 800662a:	2b30      	cmp	r3, #48	@ 0x30
 800662c:	d10a      	bne.n	8006644 <__cvt+0xb8>
 800662e:	2200      	movs	r2, #0
 8006630:	2300      	movs	r3, #0
 8006632:	4620      	mov	r0, r4
 8006634:	4629      	mov	r1, r5
 8006636:	f7fa fa6b 	bl	8000b10 <__aeabi_dcmpeq>
 800663a:	b918      	cbnz	r0, 8006644 <__cvt+0xb8>
 800663c:	f1c6 0601 	rsb	r6, r6, #1
 8006640:	f8ca 6000 	str.w	r6, [sl]
 8006644:	f8da 3000 	ldr.w	r3, [sl]
 8006648:	4499      	add	r9, r3
 800664a:	e7d3      	b.n	80065f4 <__cvt+0x68>
 800664c:	1c59      	adds	r1, r3, #1
 800664e:	9107      	str	r1, [sp, #28]
 8006650:	701a      	strb	r2, [r3, #0]
 8006652:	e7d9      	b.n	8006608 <__cvt+0x7c>

08006654 <__exponent>:
 8006654:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8006656:	2900      	cmp	r1, #0
 8006658:	bfb6      	itet	lt
 800665a:	232d      	movlt	r3, #45	@ 0x2d
 800665c:	232b      	movge	r3, #43	@ 0x2b
 800665e:	4249      	neglt	r1, r1
 8006660:	2909      	cmp	r1, #9
 8006662:	7002      	strb	r2, [r0, #0]
 8006664:	7043      	strb	r3, [r0, #1]
 8006666:	dd29      	ble.n	80066bc <__exponent+0x68>
 8006668:	f10d 0307 	add.w	r3, sp, #7
 800666c:	461d      	mov	r5, r3
 800666e:	270a      	movs	r7, #10
 8006670:	fbb1 f6f7 	udiv	r6, r1, r7
 8006674:	461a      	mov	r2, r3
 8006676:	fb07 1416 	mls	r4, r7, r6, r1
 800667a:	3430      	adds	r4, #48	@ 0x30
 800667c:	f802 4c01 	strb.w	r4, [r2, #-1]
 8006680:	460c      	mov	r4, r1
 8006682:	2c63      	cmp	r4, #99	@ 0x63
 8006684:	4631      	mov	r1, r6
 8006686:	f103 33ff 	add.w	r3, r3, #4294967295
 800668a:	dcf1      	bgt.n	8006670 <__exponent+0x1c>
 800668c:	3130      	adds	r1, #48	@ 0x30
 800668e:	1e94      	subs	r4, r2, #2
 8006690:	f803 1c01 	strb.w	r1, [r3, #-1]
 8006694:	4623      	mov	r3, r4
 8006696:	1c41      	adds	r1, r0, #1
 8006698:	42ab      	cmp	r3, r5
 800669a:	d30a      	bcc.n	80066b2 <__exponent+0x5e>
 800669c:	f10d 0309 	add.w	r3, sp, #9
 80066a0:	1a9b      	subs	r3, r3, r2
 80066a2:	42ac      	cmp	r4, r5
 80066a4:	bf88      	it	hi
 80066a6:	2300      	movhi	r3, #0
 80066a8:	3302      	adds	r3, #2
 80066aa:	4403      	add	r3, r0
 80066ac:	1a18      	subs	r0, r3, r0
 80066ae:	b003      	add	sp, #12
 80066b0:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80066b2:	f813 6b01 	ldrb.w	r6, [r3], #1
 80066b6:	f801 6f01 	strb.w	r6, [r1, #1]!
 80066ba:	e7ed      	b.n	8006698 <__exponent+0x44>
 80066bc:	2330      	movs	r3, #48	@ 0x30
 80066be:	3130      	adds	r1, #48	@ 0x30
 80066c0:	7083      	strb	r3, [r0, #2]
 80066c2:	70c1      	strb	r1, [r0, #3]
 80066c4:	1d03      	adds	r3, r0, #4
 80066c6:	e7f1      	b.n	80066ac <__exponent+0x58>

080066c8 <_printf_float>:
 80066c8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80066cc:	b091      	sub	sp, #68	@ 0x44
 80066ce:	460c      	mov	r4, r1
 80066d0:	f8dd 8068 	ldr.w	r8, [sp, #104]	@ 0x68
 80066d4:	4616      	mov	r6, r2
 80066d6:	461f      	mov	r7, r3
 80066d8:	4605      	mov	r5, r0
 80066da:	f000 ff87 	bl	80075ec <_localeconv_r>
 80066de:	6803      	ldr	r3, [r0, #0]
 80066e0:	4618      	mov	r0, r3
 80066e2:	9308      	str	r3, [sp, #32]
 80066e4:	f7f9 fd34 	bl	8000150 <strlen>
 80066e8:	2300      	movs	r3, #0
 80066ea:	930e      	str	r3, [sp, #56]	@ 0x38
 80066ec:	f8d8 3000 	ldr.w	r3, [r8]
 80066f0:	9009      	str	r0, [sp, #36]	@ 0x24
 80066f2:	3307      	adds	r3, #7
 80066f4:	f023 0307 	bic.w	r3, r3, #7
 80066f8:	f103 0208 	add.w	r2, r3, #8
 80066fc:	f894 a018 	ldrb.w	sl, [r4, #24]
 8006700:	f8d4 b000 	ldr.w	fp, [r4]
 8006704:	f8c8 2000 	str.w	r2, [r8]
 8006708:	e9d3 8900 	ldrd	r8, r9, [r3]
 800670c:	f029 4300 	bic.w	r3, r9, #2147483648	@ 0x80000000
 8006710:	930b      	str	r3, [sp, #44]	@ 0x2c
 8006712:	f8cd 8028 	str.w	r8, [sp, #40]	@ 0x28
 8006716:	f04f 32ff 	mov.w	r2, #4294967295
 800671a:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 800671e:	e9c4 8912 	strd	r8, r9, [r4, #72]	@ 0x48
 8006722:	4b9c      	ldr	r3, [pc, #624]	@ (8006994 <_printf_float+0x2cc>)
 8006724:	f7fa fa26 	bl	8000b74 <__aeabi_dcmpun>
 8006728:	bb70      	cbnz	r0, 8006788 <_printf_float+0xc0>
 800672a:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 800672e:	f04f 32ff 	mov.w	r2, #4294967295
 8006732:	4b98      	ldr	r3, [pc, #608]	@ (8006994 <_printf_float+0x2cc>)
 8006734:	f7fa fa00 	bl	8000b38 <__aeabi_dcmple>
 8006738:	bb30      	cbnz	r0, 8006788 <_printf_float+0xc0>
 800673a:	2200      	movs	r2, #0
 800673c:	2300      	movs	r3, #0
 800673e:	4640      	mov	r0, r8
 8006740:	4649      	mov	r1, r9
 8006742:	f7fa f9ef 	bl	8000b24 <__aeabi_dcmplt>
 8006746:	b110      	cbz	r0, 800674e <_printf_float+0x86>
 8006748:	232d      	movs	r3, #45	@ 0x2d
 800674a:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800674e:	4a92      	ldr	r2, [pc, #584]	@ (8006998 <_printf_float+0x2d0>)
 8006750:	4b92      	ldr	r3, [pc, #584]	@ (800699c <_printf_float+0x2d4>)
 8006752:	f1ba 0f47 	cmp.w	sl, #71	@ 0x47
 8006756:	bf94      	ite	ls
 8006758:	4690      	movls	r8, r2
 800675a:	4698      	movhi	r8, r3
 800675c:	2303      	movs	r3, #3
 800675e:	f04f 0900 	mov.w	r9, #0
 8006762:	6123      	str	r3, [r4, #16]
 8006764:	f02b 0304 	bic.w	r3, fp, #4
 8006768:	6023      	str	r3, [r4, #0]
 800676a:	4633      	mov	r3, r6
 800676c:	4621      	mov	r1, r4
 800676e:	4628      	mov	r0, r5
 8006770:	9700      	str	r7, [sp, #0]
 8006772:	aa0f      	add	r2, sp, #60	@ 0x3c
 8006774:	f000 f9d4 	bl	8006b20 <_printf_common>
 8006778:	3001      	adds	r0, #1
 800677a:	f040 8090 	bne.w	800689e <_printf_float+0x1d6>
 800677e:	f04f 30ff 	mov.w	r0, #4294967295
 8006782:	b011      	add	sp, #68	@ 0x44
 8006784:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006788:	4642      	mov	r2, r8
 800678a:	464b      	mov	r3, r9
 800678c:	4640      	mov	r0, r8
 800678e:	4649      	mov	r1, r9
 8006790:	f7fa f9f0 	bl	8000b74 <__aeabi_dcmpun>
 8006794:	b148      	cbz	r0, 80067aa <_printf_float+0xe2>
 8006796:	464b      	mov	r3, r9
 8006798:	2b00      	cmp	r3, #0
 800679a:	bfb8      	it	lt
 800679c:	232d      	movlt	r3, #45	@ 0x2d
 800679e:	4a80      	ldr	r2, [pc, #512]	@ (80069a0 <_printf_float+0x2d8>)
 80067a0:	bfb8      	it	lt
 80067a2:	f884 3043 	strblt.w	r3, [r4, #67]	@ 0x43
 80067a6:	4b7f      	ldr	r3, [pc, #508]	@ (80069a4 <_printf_float+0x2dc>)
 80067a8:	e7d3      	b.n	8006752 <_printf_float+0x8a>
 80067aa:	6863      	ldr	r3, [r4, #4]
 80067ac:	f00a 01df 	and.w	r1, sl, #223	@ 0xdf
 80067b0:	1c5a      	adds	r2, r3, #1
 80067b2:	d13f      	bne.n	8006834 <_printf_float+0x16c>
 80067b4:	2306      	movs	r3, #6
 80067b6:	6063      	str	r3, [r4, #4]
 80067b8:	2200      	movs	r2, #0
 80067ba:	f44b 6380 	orr.w	r3, fp, #1024	@ 0x400
 80067be:	6023      	str	r3, [r4, #0]
 80067c0:	9206      	str	r2, [sp, #24]
 80067c2:	aa0e      	add	r2, sp, #56	@ 0x38
 80067c4:	e9cd a204 	strd	sl, r2, [sp, #16]
 80067c8:	aa0d      	add	r2, sp, #52	@ 0x34
 80067ca:	9203      	str	r2, [sp, #12]
 80067cc:	f10d 0233 	add.w	r2, sp, #51	@ 0x33
 80067d0:	e9cd 3201 	strd	r3, r2, [sp, #4]
 80067d4:	6863      	ldr	r3, [r4, #4]
 80067d6:	4642      	mov	r2, r8
 80067d8:	9300      	str	r3, [sp, #0]
 80067da:	4628      	mov	r0, r5
 80067dc:	464b      	mov	r3, r9
 80067de:	910a      	str	r1, [sp, #40]	@ 0x28
 80067e0:	f7ff fed4 	bl	800658c <__cvt>
 80067e4:	990a      	ldr	r1, [sp, #40]	@ 0x28
 80067e6:	4680      	mov	r8, r0
 80067e8:	2947      	cmp	r1, #71	@ 0x47
 80067ea:	990d      	ldr	r1, [sp, #52]	@ 0x34
 80067ec:	d128      	bne.n	8006840 <_printf_float+0x178>
 80067ee:	1cc8      	adds	r0, r1, #3
 80067f0:	db02      	blt.n	80067f8 <_printf_float+0x130>
 80067f2:	6863      	ldr	r3, [r4, #4]
 80067f4:	4299      	cmp	r1, r3
 80067f6:	dd40      	ble.n	800687a <_printf_float+0x1b2>
 80067f8:	f1aa 0a02 	sub.w	sl, sl, #2
 80067fc:	fa5f fa8a 	uxtb.w	sl, sl
 8006800:	4652      	mov	r2, sl
 8006802:	3901      	subs	r1, #1
 8006804:	f104 0050 	add.w	r0, r4, #80	@ 0x50
 8006808:	910d      	str	r1, [sp, #52]	@ 0x34
 800680a:	f7ff ff23 	bl	8006654 <__exponent>
 800680e:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 8006810:	4681      	mov	r9, r0
 8006812:	1813      	adds	r3, r2, r0
 8006814:	2a01      	cmp	r2, #1
 8006816:	6123      	str	r3, [r4, #16]
 8006818:	dc02      	bgt.n	8006820 <_printf_float+0x158>
 800681a:	6822      	ldr	r2, [r4, #0]
 800681c:	07d2      	lsls	r2, r2, #31
 800681e:	d501      	bpl.n	8006824 <_printf_float+0x15c>
 8006820:	3301      	adds	r3, #1
 8006822:	6123      	str	r3, [r4, #16]
 8006824:	f89d 3033 	ldrb.w	r3, [sp, #51]	@ 0x33
 8006828:	2b00      	cmp	r3, #0
 800682a:	d09e      	beq.n	800676a <_printf_float+0xa2>
 800682c:	232d      	movs	r3, #45	@ 0x2d
 800682e:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8006832:	e79a      	b.n	800676a <_printf_float+0xa2>
 8006834:	2947      	cmp	r1, #71	@ 0x47
 8006836:	d1bf      	bne.n	80067b8 <_printf_float+0xf0>
 8006838:	2b00      	cmp	r3, #0
 800683a:	d1bd      	bne.n	80067b8 <_printf_float+0xf0>
 800683c:	2301      	movs	r3, #1
 800683e:	e7ba      	b.n	80067b6 <_printf_float+0xee>
 8006840:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 8006844:	d9dc      	bls.n	8006800 <_printf_float+0x138>
 8006846:	f1ba 0f66 	cmp.w	sl, #102	@ 0x66
 800684a:	d118      	bne.n	800687e <_printf_float+0x1b6>
 800684c:	2900      	cmp	r1, #0
 800684e:	6863      	ldr	r3, [r4, #4]
 8006850:	dd0b      	ble.n	800686a <_printf_float+0x1a2>
 8006852:	6121      	str	r1, [r4, #16]
 8006854:	b913      	cbnz	r3, 800685c <_printf_float+0x194>
 8006856:	6822      	ldr	r2, [r4, #0]
 8006858:	07d0      	lsls	r0, r2, #31
 800685a:	d502      	bpl.n	8006862 <_printf_float+0x19a>
 800685c:	3301      	adds	r3, #1
 800685e:	440b      	add	r3, r1
 8006860:	6123      	str	r3, [r4, #16]
 8006862:	f04f 0900 	mov.w	r9, #0
 8006866:	65a1      	str	r1, [r4, #88]	@ 0x58
 8006868:	e7dc      	b.n	8006824 <_printf_float+0x15c>
 800686a:	b913      	cbnz	r3, 8006872 <_printf_float+0x1aa>
 800686c:	6822      	ldr	r2, [r4, #0]
 800686e:	07d2      	lsls	r2, r2, #31
 8006870:	d501      	bpl.n	8006876 <_printf_float+0x1ae>
 8006872:	3302      	adds	r3, #2
 8006874:	e7f4      	b.n	8006860 <_printf_float+0x198>
 8006876:	2301      	movs	r3, #1
 8006878:	e7f2      	b.n	8006860 <_printf_float+0x198>
 800687a:	f04f 0a67 	mov.w	sl, #103	@ 0x67
 800687e:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8006880:	4299      	cmp	r1, r3
 8006882:	db05      	blt.n	8006890 <_printf_float+0x1c8>
 8006884:	6823      	ldr	r3, [r4, #0]
 8006886:	6121      	str	r1, [r4, #16]
 8006888:	07d8      	lsls	r0, r3, #31
 800688a:	d5ea      	bpl.n	8006862 <_printf_float+0x19a>
 800688c:	1c4b      	adds	r3, r1, #1
 800688e:	e7e7      	b.n	8006860 <_printf_float+0x198>
 8006890:	2900      	cmp	r1, #0
 8006892:	bfcc      	ite	gt
 8006894:	2201      	movgt	r2, #1
 8006896:	f1c1 0202 	rsble	r2, r1, #2
 800689a:	4413      	add	r3, r2
 800689c:	e7e0      	b.n	8006860 <_printf_float+0x198>
 800689e:	6823      	ldr	r3, [r4, #0]
 80068a0:	055a      	lsls	r2, r3, #21
 80068a2:	d407      	bmi.n	80068b4 <_printf_float+0x1ec>
 80068a4:	6923      	ldr	r3, [r4, #16]
 80068a6:	4642      	mov	r2, r8
 80068a8:	4631      	mov	r1, r6
 80068aa:	4628      	mov	r0, r5
 80068ac:	47b8      	blx	r7
 80068ae:	3001      	adds	r0, #1
 80068b0:	d12b      	bne.n	800690a <_printf_float+0x242>
 80068b2:	e764      	b.n	800677e <_printf_float+0xb6>
 80068b4:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 80068b8:	f240 80dc 	bls.w	8006a74 <_printf_float+0x3ac>
 80068bc:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 80068c0:	2200      	movs	r2, #0
 80068c2:	2300      	movs	r3, #0
 80068c4:	f7fa f924 	bl	8000b10 <__aeabi_dcmpeq>
 80068c8:	2800      	cmp	r0, #0
 80068ca:	d033      	beq.n	8006934 <_printf_float+0x26c>
 80068cc:	2301      	movs	r3, #1
 80068ce:	4631      	mov	r1, r6
 80068d0:	4628      	mov	r0, r5
 80068d2:	4a35      	ldr	r2, [pc, #212]	@ (80069a8 <_printf_float+0x2e0>)
 80068d4:	47b8      	blx	r7
 80068d6:	3001      	adds	r0, #1
 80068d8:	f43f af51 	beq.w	800677e <_printf_float+0xb6>
 80068dc:	e9dd 380d 	ldrd	r3, r8, [sp, #52]	@ 0x34
 80068e0:	4543      	cmp	r3, r8
 80068e2:	db02      	blt.n	80068ea <_printf_float+0x222>
 80068e4:	6823      	ldr	r3, [r4, #0]
 80068e6:	07d8      	lsls	r0, r3, #31
 80068e8:	d50f      	bpl.n	800690a <_printf_float+0x242>
 80068ea:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
 80068ee:	4631      	mov	r1, r6
 80068f0:	4628      	mov	r0, r5
 80068f2:	47b8      	blx	r7
 80068f4:	3001      	adds	r0, #1
 80068f6:	f43f af42 	beq.w	800677e <_printf_float+0xb6>
 80068fa:	f04f 0900 	mov.w	r9, #0
 80068fe:	f108 38ff 	add.w	r8, r8, #4294967295
 8006902:	f104 0a1a 	add.w	sl, r4, #26
 8006906:	45c8      	cmp	r8, r9
 8006908:	dc09      	bgt.n	800691e <_printf_float+0x256>
 800690a:	6823      	ldr	r3, [r4, #0]
 800690c:	079b      	lsls	r3, r3, #30
 800690e:	f100 8102 	bmi.w	8006b16 <_printf_float+0x44e>
 8006912:	68e0      	ldr	r0, [r4, #12]
 8006914:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8006916:	4298      	cmp	r0, r3
 8006918:	bfb8      	it	lt
 800691a:	4618      	movlt	r0, r3
 800691c:	e731      	b.n	8006782 <_printf_float+0xba>
 800691e:	2301      	movs	r3, #1
 8006920:	4652      	mov	r2, sl
 8006922:	4631      	mov	r1, r6
 8006924:	4628      	mov	r0, r5
 8006926:	47b8      	blx	r7
 8006928:	3001      	adds	r0, #1
 800692a:	f43f af28 	beq.w	800677e <_printf_float+0xb6>
 800692e:	f109 0901 	add.w	r9, r9, #1
 8006932:	e7e8      	b.n	8006906 <_printf_float+0x23e>
 8006934:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8006936:	2b00      	cmp	r3, #0
 8006938:	dc38      	bgt.n	80069ac <_printf_float+0x2e4>
 800693a:	2301      	movs	r3, #1
 800693c:	4631      	mov	r1, r6
 800693e:	4628      	mov	r0, r5
 8006940:	4a19      	ldr	r2, [pc, #100]	@ (80069a8 <_printf_float+0x2e0>)
 8006942:	47b8      	blx	r7
 8006944:	3001      	adds	r0, #1
 8006946:	f43f af1a 	beq.w	800677e <_printf_float+0xb6>
 800694a:	e9dd 390d 	ldrd	r3, r9, [sp, #52]	@ 0x34
 800694e:	ea59 0303 	orrs.w	r3, r9, r3
 8006952:	d102      	bne.n	800695a <_printf_float+0x292>
 8006954:	6823      	ldr	r3, [r4, #0]
 8006956:	07d9      	lsls	r1, r3, #31
 8006958:	d5d7      	bpl.n	800690a <_printf_float+0x242>
 800695a:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
 800695e:	4631      	mov	r1, r6
 8006960:	4628      	mov	r0, r5
 8006962:	47b8      	blx	r7
 8006964:	3001      	adds	r0, #1
 8006966:	f43f af0a 	beq.w	800677e <_printf_float+0xb6>
 800696a:	f04f 0a00 	mov.w	sl, #0
 800696e:	f104 0b1a 	add.w	fp, r4, #26
 8006972:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8006974:	425b      	negs	r3, r3
 8006976:	4553      	cmp	r3, sl
 8006978:	dc01      	bgt.n	800697e <_printf_float+0x2b6>
 800697a:	464b      	mov	r3, r9
 800697c:	e793      	b.n	80068a6 <_printf_float+0x1de>
 800697e:	2301      	movs	r3, #1
 8006980:	465a      	mov	r2, fp
 8006982:	4631      	mov	r1, r6
 8006984:	4628      	mov	r0, r5
 8006986:	47b8      	blx	r7
 8006988:	3001      	adds	r0, #1
 800698a:	f43f aef8 	beq.w	800677e <_printf_float+0xb6>
 800698e:	f10a 0a01 	add.w	sl, sl, #1
 8006992:	e7ee      	b.n	8006972 <_printf_float+0x2aa>
 8006994:	7fefffff 	.word	0x7fefffff
 8006998:	0800cb6d 	.word	0x0800cb6d
 800699c:	0800cb71 	.word	0x0800cb71
 80069a0:	0800cb75 	.word	0x0800cb75
 80069a4:	0800cb79 	.word	0x0800cb79
 80069a8:	0800cb7d 	.word	0x0800cb7d
 80069ac:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 80069ae:	f8dd a038 	ldr.w	sl, [sp, #56]	@ 0x38
 80069b2:	4553      	cmp	r3, sl
 80069b4:	bfa8      	it	ge
 80069b6:	4653      	movge	r3, sl
 80069b8:	2b00      	cmp	r3, #0
 80069ba:	4699      	mov	r9, r3
 80069bc:	dc36      	bgt.n	8006a2c <_printf_float+0x364>
 80069be:	f04f 0b00 	mov.w	fp, #0
 80069c2:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 80069c6:	f104 021a 	add.w	r2, r4, #26
 80069ca:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 80069cc:	930a      	str	r3, [sp, #40]	@ 0x28
 80069ce:	eba3 0309 	sub.w	r3, r3, r9
 80069d2:	455b      	cmp	r3, fp
 80069d4:	dc31      	bgt.n	8006a3a <_printf_float+0x372>
 80069d6:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 80069d8:	459a      	cmp	sl, r3
 80069da:	dc3a      	bgt.n	8006a52 <_printf_float+0x38a>
 80069dc:	6823      	ldr	r3, [r4, #0]
 80069de:	07da      	lsls	r2, r3, #31
 80069e0:	d437      	bmi.n	8006a52 <_printf_float+0x38a>
 80069e2:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 80069e4:	ebaa 0903 	sub.w	r9, sl, r3
 80069e8:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 80069ea:	ebaa 0303 	sub.w	r3, sl, r3
 80069ee:	4599      	cmp	r9, r3
 80069f0:	bfa8      	it	ge
 80069f2:	4699      	movge	r9, r3
 80069f4:	f1b9 0f00 	cmp.w	r9, #0
 80069f8:	dc33      	bgt.n	8006a62 <_printf_float+0x39a>
 80069fa:	f04f 0800 	mov.w	r8, #0
 80069fe:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8006a02:	f104 0b1a 	add.w	fp, r4, #26
 8006a06:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8006a08:	ebaa 0303 	sub.w	r3, sl, r3
 8006a0c:	eba3 0309 	sub.w	r3, r3, r9
 8006a10:	4543      	cmp	r3, r8
 8006a12:	f77f af7a 	ble.w	800690a <_printf_float+0x242>
 8006a16:	2301      	movs	r3, #1
 8006a18:	465a      	mov	r2, fp
 8006a1a:	4631      	mov	r1, r6
 8006a1c:	4628      	mov	r0, r5
 8006a1e:	47b8      	blx	r7
 8006a20:	3001      	adds	r0, #1
 8006a22:	f43f aeac 	beq.w	800677e <_printf_float+0xb6>
 8006a26:	f108 0801 	add.w	r8, r8, #1
 8006a2a:	e7ec      	b.n	8006a06 <_printf_float+0x33e>
 8006a2c:	4642      	mov	r2, r8
 8006a2e:	4631      	mov	r1, r6
 8006a30:	4628      	mov	r0, r5
 8006a32:	47b8      	blx	r7
 8006a34:	3001      	adds	r0, #1
 8006a36:	d1c2      	bne.n	80069be <_printf_float+0x2f6>
 8006a38:	e6a1      	b.n	800677e <_printf_float+0xb6>
 8006a3a:	2301      	movs	r3, #1
 8006a3c:	4631      	mov	r1, r6
 8006a3e:	4628      	mov	r0, r5
 8006a40:	920a      	str	r2, [sp, #40]	@ 0x28
 8006a42:	47b8      	blx	r7
 8006a44:	3001      	adds	r0, #1
 8006a46:	f43f ae9a 	beq.w	800677e <_printf_float+0xb6>
 8006a4a:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 8006a4c:	f10b 0b01 	add.w	fp, fp, #1
 8006a50:	e7bb      	b.n	80069ca <_printf_float+0x302>
 8006a52:	4631      	mov	r1, r6
 8006a54:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
 8006a58:	4628      	mov	r0, r5
 8006a5a:	47b8      	blx	r7
 8006a5c:	3001      	adds	r0, #1
 8006a5e:	d1c0      	bne.n	80069e2 <_printf_float+0x31a>
 8006a60:	e68d      	b.n	800677e <_printf_float+0xb6>
 8006a62:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 8006a64:	464b      	mov	r3, r9
 8006a66:	4631      	mov	r1, r6
 8006a68:	4628      	mov	r0, r5
 8006a6a:	4442      	add	r2, r8
 8006a6c:	47b8      	blx	r7
 8006a6e:	3001      	adds	r0, #1
 8006a70:	d1c3      	bne.n	80069fa <_printf_float+0x332>
 8006a72:	e684      	b.n	800677e <_printf_float+0xb6>
 8006a74:	f8dd a038 	ldr.w	sl, [sp, #56]	@ 0x38
 8006a78:	f1ba 0f01 	cmp.w	sl, #1
 8006a7c:	dc01      	bgt.n	8006a82 <_printf_float+0x3ba>
 8006a7e:	07db      	lsls	r3, r3, #31
 8006a80:	d536      	bpl.n	8006af0 <_printf_float+0x428>
 8006a82:	2301      	movs	r3, #1
 8006a84:	4642      	mov	r2, r8
 8006a86:	4631      	mov	r1, r6
 8006a88:	4628      	mov	r0, r5
 8006a8a:	47b8      	blx	r7
 8006a8c:	3001      	adds	r0, #1
 8006a8e:	f43f ae76 	beq.w	800677e <_printf_float+0xb6>
 8006a92:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
 8006a96:	4631      	mov	r1, r6
 8006a98:	4628      	mov	r0, r5
 8006a9a:	47b8      	blx	r7
 8006a9c:	3001      	adds	r0, #1
 8006a9e:	f43f ae6e 	beq.w	800677e <_printf_float+0xb6>
 8006aa2:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 8006aa6:	2200      	movs	r2, #0
 8006aa8:	2300      	movs	r3, #0
 8006aaa:	f10a 3aff 	add.w	sl, sl, #4294967295
 8006aae:	f7fa f82f 	bl	8000b10 <__aeabi_dcmpeq>
 8006ab2:	b9c0      	cbnz	r0, 8006ae6 <_printf_float+0x41e>
 8006ab4:	4653      	mov	r3, sl
 8006ab6:	f108 0201 	add.w	r2, r8, #1
 8006aba:	4631      	mov	r1, r6
 8006abc:	4628      	mov	r0, r5
 8006abe:	47b8      	blx	r7
 8006ac0:	3001      	adds	r0, #1
 8006ac2:	d10c      	bne.n	8006ade <_printf_float+0x416>
 8006ac4:	e65b      	b.n	800677e <_printf_float+0xb6>
 8006ac6:	2301      	movs	r3, #1
 8006ac8:	465a      	mov	r2, fp
 8006aca:	4631      	mov	r1, r6
 8006acc:	4628      	mov	r0, r5
 8006ace:	47b8      	blx	r7
 8006ad0:	3001      	adds	r0, #1
 8006ad2:	f43f ae54 	beq.w	800677e <_printf_float+0xb6>
 8006ad6:	f108 0801 	add.w	r8, r8, #1
 8006ada:	45d0      	cmp	r8, sl
 8006adc:	dbf3      	blt.n	8006ac6 <_printf_float+0x3fe>
 8006ade:	464b      	mov	r3, r9
 8006ae0:	f104 0250 	add.w	r2, r4, #80	@ 0x50
 8006ae4:	e6e0      	b.n	80068a8 <_printf_float+0x1e0>
 8006ae6:	f04f 0800 	mov.w	r8, #0
 8006aea:	f104 0b1a 	add.w	fp, r4, #26
 8006aee:	e7f4      	b.n	8006ada <_printf_float+0x412>
 8006af0:	2301      	movs	r3, #1
 8006af2:	4642      	mov	r2, r8
 8006af4:	e7e1      	b.n	8006aba <_printf_float+0x3f2>
 8006af6:	2301      	movs	r3, #1
 8006af8:	464a      	mov	r2, r9
 8006afa:	4631      	mov	r1, r6
 8006afc:	4628      	mov	r0, r5
 8006afe:	47b8      	blx	r7
 8006b00:	3001      	adds	r0, #1
 8006b02:	f43f ae3c 	beq.w	800677e <_printf_float+0xb6>
 8006b06:	f108 0801 	add.w	r8, r8, #1
 8006b0a:	68e3      	ldr	r3, [r4, #12]
 8006b0c:	990f      	ldr	r1, [sp, #60]	@ 0x3c
 8006b0e:	1a5b      	subs	r3, r3, r1
 8006b10:	4543      	cmp	r3, r8
 8006b12:	dcf0      	bgt.n	8006af6 <_printf_float+0x42e>
 8006b14:	e6fd      	b.n	8006912 <_printf_float+0x24a>
 8006b16:	f04f 0800 	mov.w	r8, #0
 8006b1a:	f104 0919 	add.w	r9, r4, #25
 8006b1e:	e7f4      	b.n	8006b0a <_printf_float+0x442>

08006b20 <_printf_common>:
 8006b20:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8006b24:	4616      	mov	r6, r2
 8006b26:	4698      	mov	r8, r3
 8006b28:	688a      	ldr	r2, [r1, #8]
 8006b2a:	690b      	ldr	r3, [r1, #16]
 8006b2c:	4607      	mov	r7, r0
 8006b2e:	4293      	cmp	r3, r2
 8006b30:	bfb8      	it	lt
 8006b32:	4613      	movlt	r3, r2
 8006b34:	6033      	str	r3, [r6, #0]
 8006b36:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 8006b3a:	460c      	mov	r4, r1
 8006b3c:	f8dd 9020 	ldr.w	r9, [sp, #32]
 8006b40:	b10a      	cbz	r2, 8006b46 <_printf_common+0x26>
 8006b42:	3301      	adds	r3, #1
 8006b44:	6033      	str	r3, [r6, #0]
 8006b46:	6823      	ldr	r3, [r4, #0]
 8006b48:	0699      	lsls	r1, r3, #26
 8006b4a:	bf42      	ittt	mi
 8006b4c:	6833      	ldrmi	r3, [r6, #0]
 8006b4e:	3302      	addmi	r3, #2
 8006b50:	6033      	strmi	r3, [r6, #0]
 8006b52:	6825      	ldr	r5, [r4, #0]
 8006b54:	f015 0506 	ands.w	r5, r5, #6
 8006b58:	d106      	bne.n	8006b68 <_printf_common+0x48>
 8006b5a:	f104 0a19 	add.w	sl, r4, #25
 8006b5e:	68e3      	ldr	r3, [r4, #12]
 8006b60:	6832      	ldr	r2, [r6, #0]
 8006b62:	1a9b      	subs	r3, r3, r2
 8006b64:	42ab      	cmp	r3, r5
 8006b66:	dc2b      	bgt.n	8006bc0 <_printf_common+0xa0>
 8006b68:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 8006b6c:	6822      	ldr	r2, [r4, #0]
 8006b6e:	3b00      	subs	r3, #0
 8006b70:	bf18      	it	ne
 8006b72:	2301      	movne	r3, #1
 8006b74:	0692      	lsls	r2, r2, #26
 8006b76:	d430      	bmi.n	8006bda <_printf_common+0xba>
 8006b78:	4641      	mov	r1, r8
 8006b7a:	4638      	mov	r0, r7
 8006b7c:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 8006b80:	47c8      	blx	r9
 8006b82:	3001      	adds	r0, #1
 8006b84:	d023      	beq.n	8006bce <_printf_common+0xae>
 8006b86:	6823      	ldr	r3, [r4, #0]
 8006b88:	6922      	ldr	r2, [r4, #16]
 8006b8a:	f003 0306 	and.w	r3, r3, #6
 8006b8e:	2b04      	cmp	r3, #4
 8006b90:	bf14      	ite	ne
 8006b92:	2500      	movne	r5, #0
 8006b94:	6833      	ldreq	r3, [r6, #0]
 8006b96:	f04f 0600 	mov.w	r6, #0
 8006b9a:	bf08      	it	eq
 8006b9c:	68e5      	ldreq	r5, [r4, #12]
 8006b9e:	f104 041a 	add.w	r4, r4, #26
 8006ba2:	bf08      	it	eq
 8006ba4:	1aed      	subeq	r5, r5, r3
 8006ba6:	f854 3c12 	ldr.w	r3, [r4, #-18]
 8006baa:	bf08      	it	eq
 8006bac:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8006bb0:	4293      	cmp	r3, r2
 8006bb2:	bfc4      	itt	gt
 8006bb4:	1a9b      	subgt	r3, r3, r2
 8006bb6:	18ed      	addgt	r5, r5, r3
 8006bb8:	42b5      	cmp	r5, r6
 8006bba:	d11a      	bne.n	8006bf2 <_printf_common+0xd2>
 8006bbc:	2000      	movs	r0, #0
 8006bbe:	e008      	b.n	8006bd2 <_printf_common+0xb2>
 8006bc0:	2301      	movs	r3, #1
 8006bc2:	4652      	mov	r2, sl
 8006bc4:	4641      	mov	r1, r8
 8006bc6:	4638      	mov	r0, r7
 8006bc8:	47c8      	blx	r9
 8006bca:	3001      	adds	r0, #1
 8006bcc:	d103      	bne.n	8006bd6 <_printf_common+0xb6>
 8006bce:	f04f 30ff 	mov.w	r0, #4294967295
 8006bd2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8006bd6:	3501      	adds	r5, #1
 8006bd8:	e7c1      	b.n	8006b5e <_printf_common+0x3e>
 8006bda:	2030      	movs	r0, #48	@ 0x30
 8006bdc:	18e1      	adds	r1, r4, r3
 8006bde:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 8006be2:	1c5a      	adds	r2, r3, #1
 8006be4:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 8006be8:	4422      	add	r2, r4
 8006bea:	3302      	adds	r3, #2
 8006bec:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 8006bf0:	e7c2      	b.n	8006b78 <_printf_common+0x58>
 8006bf2:	2301      	movs	r3, #1
 8006bf4:	4622      	mov	r2, r4
 8006bf6:	4641      	mov	r1, r8
 8006bf8:	4638      	mov	r0, r7
 8006bfa:	47c8      	blx	r9
 8006bfc:	3001      	adds	r0, #1
 8006bfe:	d0e6      	beq.n	8006bce <_printf_common+0xae>
 8006c00:	3601      	adds	r6, #1
 8006c02:	e7d9      	b.n	8006bb8 <_printf_common+0x98>

08006c04 <_printf_i>:
 8006c04:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8006c08:	7e0f      	ldrb	r7, [r1, #24]
 8006c0a:	4691      	mov	r9, r2
 8006c0c:	2f78      	cmp	r7, #120	@ 0x78
 8006c0e:	4680      	mov	r8, r0
 8006c10:	460c      	mov	r4, r1
 8006c12:	469a      	mov	sl, r3
 8006c14:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 8006c16:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 8006c1a:	d807      	bhi.n	8006c2c <_printf_i+0x28>
 8006c1c:	2f62      	cmp	r7, #98	@ 0x62
 8006c1e:	d80a      	bhi.n	8006c36 <_printf_i+0x32>
 8006c20:	2f00      	cmp	r7, #0
 8006c22:	f000 80d3 	beq.w	8006dcc <_printf_i+0x1c8>
 8006c26:	2f58      	cmp	r7, #88	@ 0x58
 8006c28:	f000 80ba 	beq.w	8006da0 <_printf_i+0x19c>
 8006c2c:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8006c30:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 8006c34:	e03a      	b.n	8006cac <_printf_i+0xa8>
 8006c36:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 8006c3a:	2b15      	cmp	r3, #21
 8006c3c:	d8f6      	bhi.n	8006c2c <_printf_i+0x28>
 8006c3e:	a101      	add	r1, pc, #4	@ (adr r1, 8006c44 <_printf_i+0x40>)
 8006c40:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8006c44:	08006c9d 	.word	0x08006c9d
 8006c48:	08006cb1 	.word	0x08006cb1
 8006c4c:	08006c2d 	.word	0x08006c2d
 8006c50:	08006c2d 	.word	0x08006c2d
 8006c54:	08006c2d 	.word	0x08006c2d
 8006c58:	08006c2d 	.word	0x08006c2d
 8006c5c:	08006cb1 	.word	0x08006cb1
 8006c60:	08006c2d 	.word	0x08006c2d
 8006c64:	08006c2d 	.word	0x08006c2d
 8006c68:	08006c2d 	.word	0x08006c2d
 8006c6c:	08006c2d 	.word	0x08006c2d
 8006c70:	08006db3 	.word	0x08006db3
 8006c74:	08006cdb 	.word	0x08006cdb
 8006c78:	08006d6d 	.word	0x08006d6d
 8006c7c:	08006c2d 	.word	0x08006c2d
 8006c80:	08006c2d 	.word	0x08006c2d
 8006c84:	08006dd5 	.word	0x08006dd5
 8006c88:	08006c2d 	.word	0x08006c2d
 8006c8c:	08006cdb 	.word	0x08006cdb
 8006c90:	08006c2d 	.word	0x08006c2d
 8006c94:	08006c2d 	.word	0x08006c2d
 8006c98:	08006d75 	.word	0x08006d75
 8006c9c:	6833      	ldr	r3, [r6, #0]
 8006c9e:	1d1a      	adds	r2, r3, #4
 8006ca0:	681b      	ldr	r3, [r3, #0]
 8006ca2:	6032      	str	r2, [r6, #0]
 8006ca4:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8006ca8:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 8006cac:	2301      	movs	r3, #1
 8006cae:	e09e      	b.n	8006dee <_printf_i+0x1ea>
 8006cb0:	6833      	ldr	r3, [r6, #0]
 8006cb2:	6820      	ldr	r0, [r4, #0]
 8006cb4:	1d19      	adds	r1, r3, #4
 8006cb6:	6031      	str	r1, [r6, #0]
 8006cb8:	0606      	lsls	r6, r0, #24
 8006cba:	d501      	bpl.n	8006cc0 <_printf_i+0xbc>
 8006cbc:	681d      	ldr	r5, [r3, #0]
 8006cbe:	e003      	b.n	8006cc8 <_printf_i+0xc4>
 8006cc0:	0645      	lsls	r5, r0, #25
 8006cc2:	d5fb      	bpl.n	8006cbc <_printf_i+0xb8>
 8006cc4:	f9b3 5000 	ldrsh.w	r5, [r3]
 8006cc8:	2d00      	cmp	r5, #0
 8006cca:	da03      	bge.n	8006cd4 <_printf_i+0xd0>
 8006ccc:	232d      	movs	r3, #45	@ 0x2d
 8006cce:	426d      	negs	r5, r5
 8006cd0:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8006cd4:	230a      	movs	r3, #10
 8006cd6:	4859      	ldr	r0, [pc, #356]	@ (8006e3c <_printf_i+0x238>)
 8006cd8:	e011      	b.n	8006cfe <_printf_i+0xfa>
 8006cda:	6821      	ldr	r1, [r4, #0]
 8006cdc:	6833      	ldr	r3, [r6, #0]
 8006cde:	0608      	lsls	r0, r1, #24
 8006ce0:	f853 5b04 	ldr.w	r5, [r3], #4
 8006ce4:	d402      	bmi.n	8006cec <_printf_i+0xe8>
 8006ce6:	0649      	lsls	r1, r1, #25
 8006ce8:	bf48      	it	mi
 8006cea:	b2ad      	uxthmi	r5, r5
 8006cec:	2f6f      	cmp	r7, #111	@ 0x6f
 8006cee:	6033      	str	r3, [r6, #0]
 8006cf0:	bf14      	ite	ne
 8006cf2:	230a      	movne	r3, #10
 8006cf4:	2308      	moveq	r3, #8
 8006cf6:	4851      	ldr	r0, [pc, #324]	@ (8006e3c <_printf_i+0x238>)
 8006cf8:	2100      	movs	r1, #0
 8006cfa:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 8006cfe:	6866      	ldr	r6, [r4, #4]
 8006d00:	2e00      	cmp	r6, #0
 8006d02:	bfa8      	it	ge
 8006d04:	6821      	ldrge	r1, [r4, #0]
 8006d06:	60a6      	str	r6, [r4, #8]
 8006d08:	bfa4      	itt	ge
 8006d0a:	f021 0104 	bicge.w	r1, r1, #4
 8006d0e:	6021      	strge	r1, [r4, #0]
 8006d10:	b90d      	cbnz	r5, 8006d16 <_printf_i+0x112>
 8006d12:	2e00      	cmp	r6, #0
 8006d14:	d04b      	beq.n	8006dae <_printf_i+0x1aa>
 8006d16:	4616      	mov	r6, r2
 8006d18:	fbb5 f1f3 	udiv	r1, r5, r3
 8006d1c:	fb03 5711 	mls	r7, r3, r1, r5
 8006d20:	5dc7      	ldrb	r7, [r0, r7]
 8006d22:	f806 7d01 	strb.w	r7, [r6, #-1]!
 8006d26:	462f      	mov	r7, r5
 8006d28:	42bb      	cmp	r3, r7
 8006d2a:	460d      	mov	r5, r1
 8006d2c:	d9f4      	bls.n	8006d18 <_printf_i+0x114>
 8006d2e:	2b08      	cmp	r3, #8
 8006d30:	d10b      	bne.n	8006d4a <_printf_i+0x146>
 8006d32:	6823      	ldr	r3, [r4, #0]
 8006d34:	07df      	lsls	r7, r3, #31
 8006d36:	d508      	bpl.n	8006d4a <_printf_i+0x146>
 8006d38:	6923      	ldr	r3, [r4, #16]
 8006d3a:	6861      	ldr	r1, [r4, #4]
 8006d3c:	4299      	cmp	r1, r3
 8006d3e:	bfde      	ittt	le
 8006d40:	2330      	movle	r3, #48	@ 0x30
 8006d42:	f806 3c01 	strble.w	r3, [r6, #-1]
 8006d46:	f106 36ff 	addle.w	r6, r6, #4294967295
 8006d4a:	1b92      	subs	r2, r2, r6
 8006d4c:	6122      	str	r2, [r4, #16]
 8006d4e:	464b      	mov	r3, r9
 8006d50:	4621      	mov	r1, r4
 8006d52:	4640      	mov	r0, r8
 8006d54:	f8cd a000 	str.w	sl, [sp]
 8006d58:	aa03      	add	r2, sp, #12
 8006d5a:	f7ff fee1 	bl	8006b20 <_printf_common>
 8006d5e:	3001      	adds	r0, #1
 8006d60:	d14a      	bne.n	8006df8 <_printf_i+0x1f4>
 8006d62:	f04f 30ff 	mov.w	r0, #4294967295
 8006d66:	b004      	add	sp, #16
 8006d68:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8006d6c:	6823      	ldr	r3, [r4, #0]
 8006d6e:	f043 0320 	orr.w	r3, r3, #32
 8006d72:	6023      	str	r3, [r4, #0]
 8006d74:	2778      	movs	r7, #120	@ 0x78
 8006d76:	4832      	ldr	r0, [pc, #200]	@ (8006e40 <_printf_i+0x23c>)
 8006d78:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 8006d7c:	6823      	ldr	r3, [r4, #0]
 8006d7e:	6831      	ldr	r1, [r6, #0]
 8006d80:	061f      	lsls	r7, r3, #24
 8006d82:	f851 5b04 	ldr.w	r5, [r1], #4
 8006d86:	d402      	bmi.n	8006d8e <_printf_i+0x18a>
 8006d88:	065f      	lsls	r7, r3, #25
 8006d8a:	bf48      	it	mi
 8006d8c:	b2ad      	uxthmi	r5, r5
 8006d8e:	6031      	str	r1, [r6, #0]
 8006d90:	07d9      	lsls	r1, r3, #31
 8006d92:	bf44      	itt	mi
 8006d94:	f043 0320 	orrmi.w	r3, r3, #32
 8006d98:	6023      	strmi	r3, [r4, #0]
 8006d9a:	b11d      	cbz	r5, 8006da4 <_printf_i+0x1a0>
 8006d9c:	2310      	movs	r3, #16
 8006d9e:	e7ab      	b.n	8006cf8 <_printf_i+0xf4>
 8006da0:	4826      	ldr	r0, [pc, #152]	@ (8006e3c <_printf_i+0x238>)
 8006da2:	e7e9      	b.n	8006d78 <_printf_i+0x174>
 8006da4:	6823      	ldr	r3, [r4, #0]
 8006da6:	f023 0320 	bic.w	r3, r3, #32
 8006daa:	6023      	str	r3, [r4, #0]
 8006dac:	e7f6      	b.n	8006d9c <_printf_i+0x198>
 8006dae:	4616      	mov	r6, r2
 8006db0:	e7bd      	b.n	8006d2e <_printf_i+0x12a>
 8006db2:	6833      	ldr	r3, [r6, #0]
 8006db4:	6825      	ldr	r5, [r4, #0]
 8006db6:	1d18      	adds	r0, r3, #4
 8006db8:	6961      	ldr	r1, [r4, #20]
 8006dba:	6030      	str	r0, [r6, #0]
 8006dbc:	062e      	lsls	r6, r5, #24
 8006dbe:	681b      	ldr	r3, [r3, #0]
 8006dc0:	d501      	bpl.n	8006dc6 <_printf_i+0x1c2>
 8006dc2:	6019      	str	r1, [r3, #0]
 8006dc4:	e002      	b.n	8006dcc <_printf_i+0x1c8>
 8006dc6:	0668      	lsls	r0, r5, #25
 8006dc8:	d5fb      	bpl.n	8006dc2 <_printf_i+0x1be>
 8006dca:	8019      	strh	r1, [r3, #0]
 8006dcc:	2300      	movs	r3, #0
 8006dce:	4616      	mov	r6, r2
 8006dd0:	6123      	str	r3, [r4, #16]
 8006dd2:	e7bc      	b.n	8006d4e <_printf_i+0x14a>
 8006dd4:	6833      	ldr	r3, [r6, #0]
 8006dd6:	2100      	movs	r1, #0
 8006dd8:	1d1a      	adds	r2, r3, #4
 8006dda:	6032      	str	r2, [r6, #0]
 8006ddc:	681e      	ldr	r6, [r3, #0]
 8006dde:	6862      	ldr	r2, [r4, #4]
 8006de0:	4630      	mov	r0, r6
 8006de2:	f000 fc82 	bl	80076ea <memchr>
 8006de6:	b108      	cbz	r0, 8006dec <_printf_i+0x1e8>
 8006de8:	1b80      	subs	r0, r0, r6
 8006dea:	6060      	str	r0, [r4, #4]
 8006dec:	6863      	ldr	r3, [r4, #4]
 8006dee:	6123      	str	r3, [r4, #16]
 8006df0:	2300      	movs	r3, #0
 8006df2:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8006df6:	e7aa      	b.n	8006d4e <_printf_i+0x14a>
 8006df8:	4632      	mov	r2, r6
 8006dfa:	4649      	mov	r1, r9
 8006dfc:	4640      	mov	r0, r8
 8006dfe:	6923      	ldr	r3, [r4, #16]
 8006e00:	47d0      	blx	sl
 8006e02:	3001      	adds	r0, #1
 8006e04:	d0ad      	beq.n	8006d62 <_printf_i+0x15e>
 8006e06:	6823      	ldr	r3, [r4, #0]
 8006e08:	079b      	lsls	r3, r3, #30
 8006e0a:	d413      	bmi.n	8006e34 <_printf_i+0x230>
 8006e0c:	68e0      	ldr	r0, [r4, #12]
 8006e0e:	9b03      	ldr	r3, [sp, #12]
 8006e10:	4298      	cmp	r0, r3
 8006e12:	bfb8      	it	lt
 8006e14:	4618      	movlt	r0, r3
 8006e16:	e7a6      	b.n	8006d66 <_printf_i+0x162>
 8006e18:	2301      	movs	r3, #1
 8006e1a:	4632      	mov	r2, r6
 8006e1c:	4649      	mov	r1, r9
 8006e1e:	4640      	mov	r0, r8
 8006e20:	47d0      	blx	sl
 8006e22:	3001      	adds	r0, #1
 8006e24:	d09d      	beq.n	8006d62 <_printf_i+0x15e>
 8006e26:	3501      	adds	r5, #1
 8006e28:	68e3      	ldr	r3, [r4, #12]
 8006e2a:	9903      	ldr	r1, [sp, #12]
 8006e2c:	1a5b      	subs	r3, r3, r1
 8006e2e:	42ab      	cmp	r3, r5
 8006e30:	dcf2      	bgt.n	8006e18 <_printf_i+0x214>
 8006e32:	e7eb      	b.n	8006e0c <_printf_i+0x208>
 8006e34:	2500      	movs	r5, #0
 8006e36:	f104 0619 	add.w	r6, r4, #25
 8006e3a:	e7f5      	b.n	8006e28 <_printf_i+0x224>
 8006e3c:	0800cb7f 	.word	0x0800cb7f
 8006e40:	0800cb90 	.word	0x0800cb90

08006e44 <_scanf_float>:
 8006e44:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006e48:	b087      	sub	sp, #28
 8006e4a:	9303      	str	r3, [sp, #12]
 8006e4c:	688b      	ldr	r3, [r1, #8]
 8006e4e:	4617      	mov	r7, r2
 8006e50:	1e5a      	subs	r2, r3, #1
 8006e52:	f5b2 7fae 	cmp.w	r2, #348	@ 0x15c
 8006e56:	bf82      	ittt	hi
 8006e58:	f46f 75ae 	mvnhi.w	r5, #348	@ 0x15c
 8006e5c:	eb03 0b05 	addhi.w	fp, r3, r5
 8006e60:	f240 135d 	movwhi	r3, #349	@ 0x15d
 8006e64:	460a      	mov	r2, r1
 8006e66:	f04f 0500 	mov.w	r5, #0
 8006e6a:	bf88      	it	hi
 8006e6c:	608b      	strhi	r3, [r1, #8]
 8006e6e:	680b      	ldr	r3, [r1, #0]
 8006e70:	4680      	mov	r8, r0
 8006e72:	f443 63f0 	orr.w	r3, r3, #1920	@ 0x780
 8006e76:	f842 3b1c 	str.w	r3, [r2], #28
 8006e7a:	460c      	mov	r4, r1
 8006e7c:	bf98      	it	ls
 8006e7e:	f04f 0b00 	movls.w	fp, #0
 8006e82:	4616      	mov	r6, r2
 8006e84:	46aa      	mov	sl, r5
 8006e86:	46a9      	mov	r9, r5
 8006e88:	e9cd 5504 	strd	r5, r5, [sp, #16]
 8006e8c:	9201      	str	r2, [sp, #4]
 8006e8e:	9502      	str	r5, [sp, #8]
 8006e90:	68a2      	ldr	r2, [r4, #8]
 8006e92:	b152      	cbz	r2, 8006eaa <_scanf_float+0x66>
 8006e94:	683b      	ldr	r3, [r7, #0]
 8006e96:	781b      	ldrb	r3, [r3, #0]
 8006e98:	2b4e      	cmp	r3, #78	@ 0x4e
 8006e9a:	d865      	bhi.n	8006f68 <_scanf_float+0x124>
 8006e9c:	2b40      	cmp	r3, #64	@ 0x40
 8006e9e:	d83d      	bhi.n	8006f1c <_scanf_float+0xd8>
 8006ea0:	f1a3 012b 	sub.w	r1, r3, #43	@ 0x2b
 8006ea4:	b2c8      	uxtb	r0, r1
 8006ea6:	280e      	cmp	r0, #14
 8006ea8:	d93b      	bls.n	8006f22 <_scanf_float+0xde>
 8006eaa:	f1b9 0f00 	cmp.w	r9, #0
 8006eae:	d003      	beq.n	8006eb8 <_scanf_float+0x74>
 8006eb0:	6823      	ldr	r3, [r4, #0]
 8006eb2:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8006eb6:	6023      	str	r3, [r4, #0]
 8006eb8:	f10a 3aff 	add.w	sl, sl, #4294967295
 8006ebc:	f1ba 0f01 	cmp.w	sl, #1
 8006ec0:	f200 8118 	bhi.w	80070f4 <_scanf_float+0x2b0>
 8006ec4:	9b01      	ldr	r3, [sp, #4]
 8006ec6:	429e      	cmp	r6, r3
 8006ec8:	f200 8109 	bhi.w	80070de <_scanf_float+0x29a>
 8006ecc:	2001      	movs	r0, #1
 8006ece:	b007      	add	sp, #28
 8006ed0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006ed4:	f1a3 0261 	sub.w	r2, r3, #97	@ 0x61
 8006ed8:	2a0d      	cmp	r2, #13
 8006eda:	d8e6      	bhi.n	8006eaa <_scanf_float+0x66>
 8006edc:	a101      	add	r1, pc, #4	@ (adr r1, 8006ee4 <_scanf_float+0xa0>)
 8006ede:	f851 f022 	ldr.w	pc, [r1, r2, lsl #2]
 8006ee2:	bf00      	nop
 8006ee4:	0800702b 	.word	0x0800702b
 8006ee8:	08006eab 	.word	0x08006eab
 8006eec:	08006eab 	.word	0x08006eab
 8006ef0:	08006eab 	.word	0x08006eab
 8006ef4:	0800708b 	.word	0x0800708b
 8006ef8:	08007063 	.word	0x08007063
 8006efc:	08006eab 	.word	0x08006eab
 8006f00:	08006eab 	.word	0x08006eab
 8006f04:	08007039 	.word	0x08007039
 8006f08:	08006eab 	.word	0x08006eab
 8006f0c:	08006eab 	.word	0x08006eab
 8006f10:	08006eab 	.word	0x08006eab
 8006f14:	08006eab 	.word	0x08006eab
 8006f18:	08006ff1 	.word	0x08006ff1
 8006f1c:	f1a3 0241 	sub.w	r2, r3, #65	@ 0x41
 8006f20:	e7da      	b.n	8006ed8 <_scanf_float+0x94>
 8006f22:	290e      	cmp	r1, #14
 8006f24:	d8c1      	bhi.n	8006eaa <_scanf_float+0x66>
 8006f26:	a001      	add	r0, pc, #4	@ (adr r0, 8006f2c <_scanf_float+0xe8>)
 8006f28:	f850 f021 	ldr.w	pc, [r0, r1, lsl #2]
 8006f2c:	08006fe1 	.word	0x08006fe1
 8006f30:	08006eab 	.word	0x08006eab
 8006f34:	08006fe1 	.word	0x08006fe1
 8006f38:	08007077 	.word	0x08007077
 8006f3c:	08006eab 	.word	0x08006eab
 8006f40:	08006f89 	.word	0x08006f89
 8006f44:	08006fc7 	.word	0x08006fc7
 8006f48:	08006fc7 	.word	0x08006fc7
 8006f4c:	08006fc7 	.word	0x08006fc7
 8006f50:	08006fc7 	.word	0x08006fc7
 8006f54:	08006fc7 	.word	0x08006fc7
 8006f58:	08006fc7 	.word	0x08006fc7
 8006f5c:	08006fc7 	.word	0x08006fc7
 8006f60:	08006fc7 	.word	0x08006fc7
 8006f64:	08006fc7 	.word	0x08006fc7
 8006f68:	2b6e      	cmp	r3, #110	@ 0x6e
 8006f6a:	d809      	bhi.n	8006f80 <_scanf_float+0x13c>
 8006f6c:	2b60      	cmp	r3, #96	@ 0x60
 8006f6e:	d8b1      	bhi.n	8006ed4 <_scanf_float+0x90>
 8006f70:	2b54      	cmp	r3, #84	@ 0x54
 8006f72:	d07b      	beq.n	800706c <_scanf_float+0x228>
 8006f74:	2b59      	cmp	r3, #89	@ 0x59
 8006f76:	d198      	bne.n	8006eaa <_scanf_float+0x66>
 8006f78:	2d07      	cmp	r5, #7
 8006f7a:	d196      	bne.n	8006eaa <_scanf_float+0x66>
 8006f7c:	2508      	movs	r5, #8
 8006f7e:	e02c      	b.n	8006fda <_scanf_float+0x196>
 8006f80:	2b74      	cmp	r3, #116	@ 0x74
 8006f82:	d073      	beq.n	800706c <_scanf_float+0x228>
 8006f84:	2b79      	cmp	r3, #121	@ 0x79
 8006f86:	e7f6      	b.n	8006f76 <_scanf_float+0x132>
 8006f88:	6821      	ldr	r1, [r4, #0]
 8006f8a:	05c8      	lsls	r0, r1, #23
 8006f8c:	d51b      	bpl.n	8006fc6 <_scanf_float+0x182>
 8006f8e:	f021 0180 	bic.w	r1, r1, #128	@ 0x80
 8006f92:	6021      	str	r1, [r4, #0]
 8006f94:	f109 0901 	add.w	r9, r9, #1
 8006f98:	f1bb 0f00 	cmp.w	fp, #0
 8006f9c:	d003      	beq.n	8006fa6 <_scanf_float+0x162>
 8006f9e:	3201      	adds	r2, #1
 8006fa0:	f10b 3bff 	add.w	fp, fp, #4294967295
 8006fa4:	60a2      	str	r2, [r4, #8]
 8006fa6:	68a3      	ldr	r3, [r4, #8]
 8006fa8:	3b01      	subs	r3, #1
 8006faa:	60a3      	str	r3, [r4, #8]
 8006fac:	6923      	ldr	r3, [r4, #16]
 8006fae:	3301      	adds	r3, #1
 8006fb0:	6123      	str	r3, [r4, #16]
 8006fb2:	687b      	ldr	r3, [r7, #4]
 8006fb4:	3b01      	subs	r3, #1
 8006fb6:	2b00      	cmp	r3, #0
 8006fb8:	607b      	str	r3, [r7, #4]
 8006fba:	f340 8087 	ble.w	80070cc <_scanf_float+0x288>
 8006fbe:	683b      	ldr	r3, [r7, #0]
 8006fc0:	3301      	adds	r3, #1
 8006fc2:	603b      	str	r3, [r7, #0]
 8006fc4:	e764      	b.n	8006e90 <_scanf_float+0x4c>
 8006fc6:	eb1a 0105 	adds.w	r1, sl, r5
 8006fca:	f47f af6e 	bne.w	8006eaa <_scanf_float+0x66>
 8006fce:	460d      	mov	r5, r1
 8006fd0:	468a      	mov	sl, r1
 8006fd2:	6822      	ldr	r2, [r4, #0]
 8006fd4:	f422 72c0 	bic.w	r2, r2, #384	@ 0x180
 8006fd8:	6022      	str	r2, [r4, #0]
 8006fda:	f806 3b01 	strb.w	r3, [r6], #1
 8006fde:	e7e2      	b.n	8006fa6 <_scanf_float+0x162>
 8006fe0:	6822      	ldr	r2, [r4, #0]
 8006fe2:	0610      	lsls	r0, r2, #24
 8006fe4:	f57f af61 	bpl.w	8006eaa <_scanf_float+0x66>
 8006fe8:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8006fec:	6022      	str	r2, [r4, #0]
 8006fee:	e7f4      	b.n	8006fda <_scanf_float+0x196>
 8006ff0:	f1ba 0f00 	cmp.w	sl, #0
 8006ff4:	d10e      	bne.n	8007014 <_scanf_float+0x1d0>
 8006ff6:	f1b9 0f00 	cmp.w	r9, #0
 8006ffa:	d10e      	bne.n	800701a <_scanf_float+0x1d6>
 8006ffc:	6822      	ldr	r2, [r4, #0]
 8006ffe:	f402 61e0 	and.w	r1, r2, #1792	@ 0x700
 8007002:	f5b1 6fe0 	cmp.w	r1, #1792	@ 0x700
 8007006:	d108      	bne.n	800701a <_scanf_float+0x1d6>
 8007008:	f422 62f0 	bic.w	r2, r2, #1920	@ 0x780
 800700c:	f04f 0a01 	mov.w	sl, #1
 8007010:	6022      	str	r2, [r4, #0]
 8007012:	e7e2      	b.n	8006fda <_scanf_float+0x196>
 8007014:	f1ba 0f02 	cmp.w	sl, #2
 8007018:	d055      	beq.n	80070c6 <_scanf_float+0x282>
 800701a:	2d01      	cmp	r5, #1
 800701c:	d002      	beq.n	8007024 <_scanf_float+0x1e0>
 800701e:	2d04      	cmp	r5, #4
 8007020:	f47f af43 	bne.w	8006eaa <_scanf_float+0x66>
 8007024:	3501      	adds	r5, #1
 8007026:	b2ed      	uxtb	r5, r5
 8007028:	e7d7      	b.n	8006fda <_scanf_float+0x196>
 800702a:	f1ba 0f01 	cmp.w	sl, #1
 800702e:	f47f af3c 	bne.w	8006eaa <_scanf_float+0x66>
 8007032:	f04f 0a02 	mov.w	sl, #2
 8007036:	e7d0      	b.n	8006fda <_scanf_float+0x196>
 8007038:	b97d      	cbnz	r5, 800705a <_scanf_float+0x216>
 800703a:	f1b9 0f00 	cmp.w	r9, #0
 800703e:	f47f af37 	bne.w	8006eb0 <_scanf_float+0x6c>
 8007042:	6822      	ldr	r2, [r4, #0]
 8007044:	f402 61e0 	and.w	r1, r2, #1792	@ 0x700
 8007048:	f5b1 6fe0 	cmp.w	r1, #1792	@ 0x700
 800704c:	f040 8103 	bne.w	8007256 <_scanf_float+0x412>
 8007050:	f422 62f0 	bic.w	r2, r2, #1920	@ 0x780
 8007054:	2501      	movs	r5, #1
 8007056:	6022      	str	r2, [r4, #0]
 8007058:	e7bf      	b.n	8006fda <_scanf_float+0x196>
 800705a:	2d03      	cmp	r5, #3
 800705c:	d0e2      	beq.n	8007024 <_scanf_float+0x1e0>
 800705e:	2d05      	cmp	r5, #5
 8007060:	e7de      	b.n	8007020 <_scanf_float+0x1dc>
 8007062:	2d02      	cmp	r5, #2
 8007064:	f47f af21 	bne.w	8006eaa <_scanf_float+0x66>
 8007068:	2503      	movs	r5, #3
 800706a:	e7b6      	b.n	8006fda <_scanf_float+0x196>
 800706c:	2d06      	cmp	r5, #6
 800706e:	f47f af1c 	bne.w	8006eaa <_scanf_float+0x66>
 8007072:	2507      	movs	r5, #7
 8007074:	e7b1      	b.n	8006fda <_scanf_float+0x196>
 8007076:	6822      	ldr	r2, [r4, #0]
 8007078:	0591      	lsls	r1, r2, #22
 800707a:	f57f af16 	bpl.w	8006eaa <_scanf_float+0x66>
 800707e:	f422 7220 	bic.w	r2, r2, #640	@ 0x280
 8007082:	6022      	str	r2, [r4, #0]
 8007084:	f8cd 9008 	str.w	r9, [sp, #8]
 8007088:	e7a7      	b.n	8006fda <_scanf_float+0x196>
 800708a:	6822      	ldr	r2, [r4, #0]
 800708c:	f402 61a0 	and.w	r1, r2, #1280	@ 0x500
 8007090:	f5b1 6f80 	cmp.w	r1, #1024	@ 0x400
 8007094:	d006      	beq.n	80070a4 <_scanf_float+0x260>
 8007096:	0550      	lsls	r0, r2, #21
 8007098:	f57f af07 	bpl.w	8006eaa <_scanf_float+0x66>
 800709c:	f1b9 0f00 	cmp.w	r9, #0
 80070a0:	f000 80d9 	beq.w	8007256 <_scanf_float+0x412>
 80070a4:	0591      	lsls	r1, r2, #22
 80070a6:	bf58      	it	pl
 80070a8:	9902      	ldrpl	r1, [sp, #8]
 80070aa:	f422 62f0 	bic.w	r2, r2, #1920	@ 0x780
 80070ae:	bf58      	it	pl
 80070b0:	eba9 0101 	subpl.w	r1, r9, r1
 80070b4:	f442 72c0 	orr.w	r2, r2, #384	@ 0x180
 80070b8:	f04f 0900 	mov.w	r9, #0
 80070bc:	bf58      	it	pl
 80070be:	e9cd 1604 	strdpl	r1, r6, [sp, #16]
 80070c2:	6022      	str	r2, [r4, #0]
 80070c4:	e789      	b.n	8006fda <_scanf_float+0x196>
 80070c6:	f04f 0a03 	mov.w	sl, #3
 80070ca:	e786      	b.n	8006fda <_scanf_float+0x196>
 80070cc:	4639      	mov	r1, r7
 80070ce:	4640      	mov	r0, r8
 80070d0:	f8d4 3180 	ldr.w	r3, [r4, #384]	@ 0x180
 80070d4:	4798      	blx	r3
 80070d6:	2800      	cmp	r0, #0
 80070d8:	f43f aeda 	beq.w	8006e90 <_scanf_float+0x4c>
 80070dc:	e6e5      	b.n	8006eaa <_scanf_float+0x66>
 80070de:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 80070e2:	463a      	mov	r2, r7
 80070e4:	4640      	mov	r0, r8
 80070e6:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 80070ea:	4798      	blx	r3
 80070ec:	6923      	ldr	r3, [r4, #16]
 80070ee:	3b01      	subs	r3, #1
 80070f0:	6123      	str	r3, [r4, #16]
 80070f2:	e6e7      	b.n	8006ec4 <_scanf_float+0x80>
 80070f4:	1e6b      	subs	r3, r5, #1
 80070f6:	2b06      	cmp	r3, #6
 80070f8:	d824      	bhi.n	8007144 <_scanf_float+0x300>
 80070fa:	2d02      	cmp	r5, #2
 80070fc:	d836      	bhi.n	800716c <_scanf_float+0x328>
 80070fe:	9b01      	ldr	r3, [sp, #4]
 8007100:	429e      	cmp	r6, r3
 8007102:	f67f aee3 	bls.w	8006ecc <_scanf_float+0x88>
 8007106:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 800710a:	463a      	mov	r2, r7
 800710c:	4640      	mov	r0, r8
 800710e:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 8007112:	4798      	blx	r3
 8007114:	6923      	ldr	r3, [r4, #16]
 8007116:	3b01      	subs	r3, #1
 8007118:	6123      	str	r3, [r4, #16]
 800711a:	e7f0      	b.n	80070fe <_scanf_float+0x2ba>
 800711c:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 8007120:	463a      	mov	r2, r7
 8007122:	4640      	mov	r0, r8
 8007124:	f81b 1d01 	ldrb.w	r1, [fp, #-1]!
 8007128:	4798      	blx	r3
 800712a:	6923      	ldr	r3, [r4, #16]
 800712c:	3b01      	subs	r3, #1
 800712e:	6123      	str	r3, [r4, #16]
 8007130:	f10a 3aff 	add.w	sl, sl, #4294967295
 8007134:	fa5f fa8a 	uxtb.w	sl, sl
 8007138:	f1ba 0f02 	cmp.w	sl, #2
 800713c:	d1ee      	bne.n	800711c <_scanf_float+0x2d8>
 800713e:	3d03      	subs	r5, #3
 8007140:	b2ed      	uxtb	r5, r5
 8007142:	1b76      	subs	r6, r6, r5
 8007144:	6823      	ldr	r3, [r4, #0]
 8007146:	05da      	lsls	r2, r3, #23
 8007148:	d530      	bpl.n	80071ac <_scanf_float+0x368>
 800714a:	055b      	lsls	r3, r3, #21
 800714c:	d511      	bpl.n	8007172 <_scanf_float+0x32e>
 800714e:	9b01      	ldr	r3, [sp, #4]
 8007150:	429e      	cmp	r6, r3
 8007152:	f67f aebb 	bls.w	8006ecc <_scanf_float+0x88>
 8007156:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 800715a:	463a      	mov	r2, r7
 800715c:	4640      	mov	r0, r8
 800715e:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 8007162:	4798      	blx	r3
 8007164:	6923      	ldr	r3, [r4, #16]
 8007166:	3b01      	subs	r3, #1
 8007168:	6123      	str	r3, [r4, #16]
 800716a:	e7f0      	b.n	800714e <_scanf_float+0x30a>
 800716c:	46aa      	mov	sl, r5
 800716e:	46b3      	mov	fp, r6
 8007170:	e7de      	b.n	8007130 <_scanf_float+0x2ec>
 8007172:	f816 1c01 	ldrb.w	r1, [r6, #-1]
 8007176:	6923      	ldr	r3, [r4, #16]
 8007178:	2965      	cmp	r1, #101	@ 0x65
 800717a:	f103 33ff 	add.w	r3, r3, #4294967295
 800717e:	f106 35ff 	add.w	r5, r6, #4294967295
 8007182:	6123      	str	r3, [r4, #16]
 8007184:	d00c      	beq.n	80071a0 <_scanf_float+0x35c>
 8007186:	2945      	cmp	r1, #69	@ 0x45
 8007188:	d00a      	beq.n	80071a0 <_scanf_float+0x35c>
 800718a:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 800718e:	463a      	mov	r2, r7
 8007190:	4640      	mov	r0, r8
 8007192:	4798      	blx	r3
 8007194:	6923      	ldr	r3, [r4, #16]
 8007196:	f816 1c02 	ldrb.w	r1, [r6, #-2]
 800719a:	3b01      	subs	r3, #1
 800719c:	1eb5      	subs	r5, r6, #2
 800719e:	6123      	str	r3, [r4, #16]
 80071a0:	463a      	mov	r2, r7
 80071a2:	4640      	mov	r0, r8
 80071a4:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 80071a8:	4798      	blx	r3
 80071aa:	462e      	mov	r6, r5
 80071ac:	6822      	ldr	r2, [r4, #0]
 80071ae:	f012 0210 	ands.w	r2, r2, #16
 80071b2:	d001      	beq.n	80071b8 <_scanf_float+0x374>
 80071b4:	2000      	movs	r0, #0
 80071b6:	e68a      	b.n	8006ece <_scanf_float+0x8a>
 80071b8:	7032      	strb	r2, [r6, #0]
 80071ba:	6823      	ldr	r3, [r4, #0]
 80071bc:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 80071c0:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80071c4:	d11c      	bne.n	8007200 <_scanf_float+0x3bc>
 80071c6:	9b02      	ldr	r3, [sp, #8]
 80071c8:	454b      	cmp	r3, r9
 80071ca:	eba3 0209 	sub.w	r2, r3, r9
 80071ce:	d123      	bne.n	8007218 <_scanf_float+0x3d4>
 80071d0:	2200      	movs	r2, #0
 80071d2:	4640      	mov	r0, r8
 80071d4:	9901      	ldr	r1, [sp, #4]
 80071d6:	f002 fcb7 	bl	8009b48 <_strtod_r>
 80071da:	9b03      	ldr	r3, [sp, #12]
 80071dc:	6825      	ldr	r5, [r4, #0]
 80071de:	681b      	ldr	r3, [r3, #0]
 80071e0:	f015 0f02 	tst.w	r5, #2
 80071e4:	4606      	mov	r6, r0
 80071e6:	460f      	mov	r7, r1
 80071e8:	f103 0204 	add.w	r2, r3, #4
 80071ec:	d01f      	beq.n	800722e <_scanf_float+0x3ea>
 80071ee:	9903      	ldr	r1, [sp, #12]
 80071f0:	600a      	str	r2, [r1, #0]
 80071f2:	681b      	ldr	r3, [r3, #0]
 80071f4:	e9c3 6700 	strd	r6, r7, [r3]
 80071f8:	68e3      	ldr	r3, [r4, #12]
 80071fa:	3301      	adds	r3, #1
 80071fc:	60e3      	str	r3, [r4, #12]
 80071fe:	e7d9      	b.n	80071b4 <_scanf_float+0x370>
 8007200:	9b04      	ldr	r3, [sp, #16]
 8007202:	2b00      	cmp	r3, #0
 8007204:	d0e4      	beq.n	80071d0 <_scanf_float+0x38c>
 8007206:	9905      	ldr	r1, [sp, #20]
 8007208:	230a      	movs	r3, #10
 800720a:	4640      	mov	r0, r8
 800720c:	3101      	adds	r1, #1
 800720e:	f7ff f9b1 	bl	8006574 <_strtol_r>
 8007212:	9b04      	ldr	r3, [sp, #16]
 8007214:	9e05      	ldr	r6, [sp, #20]
 8007216:	1ac2      	subs	r2, r0, r3
 8007218:	f204 136f 	addw	r3, r4, #367	@ 0x16f
 800721c:	429e      	cmp	r6, r3
 800721e:	bf28      	it	cs
 8007220:	f504 76b7 	addcs.w	r6, r4, #366	@ 0x16e
 8007224:	4630      	mov	r0, r6
 8007226:	490d      	ldr	r1, [pc, #52]	@ (800725c <_scanf_float+0x418>)
 8007228:	f000 f8de 	bl	80073e8 <siprintf>
 800722c:	e7d0      	b.n	80071d0 <_scanf_float+0x38c>
 800722e:	076d      	lsls	r5, r5, #29
 8007230:	d4dd      	bmi.n	80071ee <_scanf_float+0x3aa>
 8007232:	9d03      	ldr	r5, [sp, #12]
 8007234:	602a      	str	r2, [r5, #0]
 8007236:	681d      	ldr	r5, [r3, #0]
 8007238:	4602      	mov	r2, r0
 800723a:	460b      	mov	r3, r1
 800723c:	f7f9 fc9a 	bl	8000b74 <__aeabi_dcmpun>
 8007240:	b120      	cbz	r0, 800724c <_scanf_float+0x408>
 8007242:	4807      	ldr	r0, [pc, #28]	@ (8007260 <_scanf_float+0x41c>)
 8007244:	f000 fa6e 	bl	8007724 <nanf>
 8007248:	6028      	str	r0, [r5, #0]
 800724a:	e7d5      	b.n	80071f8 <_scanf_float+0x3b4>
 800724c:	4630      	mov	r0, r6
 800724e:	4639      	mov	r1, r7
 8007250:	f7f9 fcee 	bl	8000c30 <__aeabi_d2f>
 8007254:	e7f8      	b.n	8007248 <_scanf_float+0x404>
 8007256:	f04f 0900 	mov.w	r9, #0
 800725a:	e62d      	b.n	8006eb8 <_scanf_float+0x74>
 800725c:	0800cba1 	.word	0x0800cba1
 8007260:	0800cc52 	.word	0x0800cc52

08007264 <std>:
 8007264:	2300      	movs	r3, #0
 8007266:	b510      	push	{r4, lr}
 8007268:	4604      	mov	r4, r0
 800726a:	e9c0 3300 	strd	r3, r3, [r0]
 800726e:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8007272:	6083      	str	r3, [r0, #8]
 8007274:	8181      	strh	r1, [r0, #12]
 8007276:	6643      	str	r3, [r0, #100]	@ 0x64
 8007278:	81c2      	strh	r2, [r0, #14]
 800727a:	6183      	str	r3, [r0, #24]
 800727c:	4619      	mov	r1, r3
 800727e:	2208      	movs	r2, #8
 8007280:	305c      	adds	r0, #92	@ 0x5c
 8007282:	f000 f914 	bl	80074ae <memset>
 8007286:	4b0d      	ldr	r3, [pc, #52]	@ (80072bc <std+0x58>)
 8007288:	6224      	str	r4, [r4, #32]
 800728a:	6263      	str	r3, [r4, #36]	@ 0x24
 800728c:	4b0c      	ldr	r3, [pc, #48]	@ (80072c0 <std+0x5c>)
 800728e:	62a3      	str	r3, [r4, #40]	@ 0x28
 8007290:	4b0c      	ldr	r3, [pc, #48]	@ (80072c4 <std+0x60>)
 8007292:	62e3      	str	r3, [r4, #44]	@ 0x2c
 8007294:	4b0c      	ldr	r3, [pc, #48]	@ (80072c8 <std+0x64>)
 8007296:	6323      	str	r3, [r4, #48]	@ 0x30
 8007298:	4b0c      	ldr	r3, [pc, #48]	@ (80072cc <std+0x68>)
 800729a:	429c      	cmp	r4, r3
 800729c:	d006      	beq.n	80072ac <std+0x48>
 800729e:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 80072a2:	4294      	cmp	r4, r2
 80072a4:	d002      	beq.n	80072ac <std+0x48>
 80072a6:	33d0      	adds	r3, #208	@ 0xd0
 80072a8:	429c      	cmp	r4, r3
 80072aa:	d105      	bne.n	80072b8 <std+0x54>
 80072ac:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 80072b0:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80072b4:	f000 ba0e 	b.w	80076d4 <__retarget_lock_init_recursive>
 80072b8:	bd10      	pop	{r4, pc}
 80072ba:	bf00      	nop
 80072bc:	08007429 	.word	0x08007429
 80072c0:	0800744b 	.word	0x0800744b
 80072c4:	08007483 	.word	0x08007483
 80072c8:	080074a7 	.word	0x080074a7
 80072cc:	20000abc 	.word	0x20000abc

080072d0 <stdio_exit_handler>:
 80072d0:	4a02      	ldr	r2, [pc, #8]	@ (80072dc <stdio_exit_handler+0xc>)
 80072d2:	4903      	ldr	r1, [pc, #12]	@ (80072e0 <stdio_exit_handler+0x10>)
 80072d4:	4803      	ldr	r0, [pc, #12]	@ (80072e4 <stdio_exit_handler+0x14>)
 80072d6:	f000 b869 	b.w	80073ac <_fwalk_sglue>
 80072da:	bf00      	nop
 80072dc:	20000108 	.word	0x20000108
 80072e0:	08009f05 	.word	0x08009f05
 80072e4:	20000118 	.word	0x20000118

080072e8 <cleanup_stdio>:
 80072e8:	6841      	ldr	r1, [r0, #4]
 80072ea:	4b0c      	ldr	r3, [pc, #48]	@ (800731c <cleanup_stdio+0x34>)
 80072ec:	b510      	push	{r4, lr}
 80072ee:	4299      	cmp	r1, r3
 80072f0:	4604      	mov	r4, r0
 80072f2:	d001      	beq.n	80072f8 <cleanup_stdio+0x10>
 80072f4:	f002 fe06 	bl	8009f04 <_fflush_r>
 80072f8:	68a1      	ldr	r1, [r4, #8]
 80072fa:	4b09      	ldr	r3, [pc, #36]	@ (8007320 <cleanup_stdio+0x38>)
 80072fc:	4299      	cmp	r1, r3
 80072fe:	d002      	beq.n	8007306 <cleanup_stdio+0x1e>
 8007300:	4620      	mov	r0, r4
 8007302:	f002 fdff 	bl	8009f04 <_fflush_r>
 8007306:	68e1      	ldr	r1, [r4, #12]
 8007308:	4b06      	ldr	r3, [pc, #24]	@ (8007324 <cleanup_stdio+0x3c>)
 800730a:	4299      	cmp	r1, r3
 800730c:	d004      	beq.n	8007318 <cleanup_stdio+0x30>
 800730e:	4620      	mov	r0, r4
 8007310:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8007314:	f002 bdf6 	b.w	8009f04 <_fflush_r>
 8007318:	bd10      	pop	{r4, pc}
 800731a:	bf00      	nop
 800731c:	20000abc 	.word	0x20000abc
 8007320:	20000b24 	.word	0x20000b24
 8007324:	20000b8c 	.word	0x20000b8c

08007328 <global_stdio_init.part.0>:
 8007328:	b510      	push	{r4, lr}
 800732a:	4b0b      	ldr	r3, [pc, #44]	@ (8007358 <global_stdio_init.part.0+0x30>)
 800732c:	4c0b      	ldr	r4, [pc, #44]	@ (800735c <global_stdio_init.part.0+0x34>)
 800732e:	4a0c      	ldr	r2, [pc, #48]	@ (8007360 <global_stdio_init.part.0+0x38>)
 8007330:	4620      	mov	r0, r4
 8007332:	601a      	str	r2, [r3, #0]
 8007334:	2104      	movs	r1, #4
 8007336:	2200      	movs	r2, #0
 8007338:	f7ff ff94 	bl	8007264 <std>
 800733c:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 8007340:	2201      	movs	r2, #1
 8007342:	2109      	movs	r1, #9
 8007344:	f7ff ff8e 	bl	8007264 <std>
 8007348:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 800734c:	2202      	movs	r2, #2
 800734e:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8007352:	2112      	movs	r1, #18
 8007354:	f7ff bf86 	b.w	8007264 <std>
 8007358:	20000bf4 	.word	0x20000bf4
 800735c:	20000abc 	.word	0x20000abc
 8007360:	080072d1 	.word	0x080072d1

08007364 <__sfp_lock_acquire>:
 8007364:	4801      	ldr	r0, [pc, #4]	@ (800736c <__sfp_lock_acquire+0x8>)
 8007366:	f000 b9b6 	b.w	80076d6 <__retarget_lock_acquire_recursive>
 800736a:	bf00      	nop
 800736c:	20000bfd 	.word	0x20000bfd

08007370 <__sfp_lock_release>:
 8007370:	4801      	ldr	r0, [pc, #4]	@ (8007378 <__sfp_lock_release+0x8>)
 8007372:	f000 b9b1 	b.w	80076d8 <__retarget_lock_release_recursive>
 8007376:	bf00      	nop
 8007378:	20000bfd 	.word	0x20000bfd

0800737c <__sinit>:
 800737c:	b510      	push	{r4, lr}
 800737e:	4604      	mov	r4, r0
 8007380:	f7ff fff0 	bl	8007364 <__sfp_lock_acquire>
 8007384:	6a23      	ldr	r3, [r4, #32]
 8007386:	b11b      	cbz	r3, 8007390 <__sinit+0x14>
 8007388:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800738c:	f7ff bff0 	b.w	8007370 <__sfp_lock_release>
 8007390:	4b04      	ldr	r3, [pc, #16]	@ (80073a4 <__sinit+0x28>)
 8007392:	6223      	str	r3, [r4, #32]
 8007394:	4b04      	ldr	r3, [pc, #16]	@ (80073a8 <__sinit+0x2c>)
 8007396:	681b      	ldr	r3, [r3, #0]
 8007398:	2b00      	cmp	r3, #0
 800739a:	d1f5      	bne.n	8007388 <__sinit+0xc>
 800739c:	f7ff ffc4 	bl	8007328 <global_stdio_init.part.0>
 80073a0:	e7f2      	b.n	8007388 <__sinit+0xc>
 80073a2:	bf00      	nop
 80073a4:	080072e9 	.word	0x080072e9
 80073a8:	20000bf4 	.word	0x20000bf4

080073ac <_fwalk_sglue>:
 80073ac:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80073b0:	4607      	mov	r7, r0
 80073b2:	4688      	mov	r8, r1
 80073b4:	4614      	mov	r4, r2
 80073b6:	2600      	movs	r6, #0
 80073b8:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 80073bc:	f1b9 0901 	subs.w	r9, r9, #1
 80073c0:	d505      	bpl.n	80073ce <_fwalk_sglue+0x22>
 80073c2:	6824      	ldr	r4, [r4, #0]
 80073c4:	2c00      	cmp	r4, #0
 80073c6:	d1f7      	bne.n	80073b8 <_fwalk_sglue+0xc>
 80073c8:	4630      	mov	r0, r6
 80073ca:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80073ce:	89ab      	ldrh	r3, [r5, #12]
 80073d0:	2b01      	cmp	r3, #1
 80073d2:	d907      	bls.n	80073e4 <_fwalk_sglue+0x38>
 80073d4:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 80073d8:	3301      	adds	r3, #1
 80073da:	d003      	beq.n	80073e4 <_fwalk_sglue+0x38>
 80073dc:	4629      	mov	r1, r5
 80073de:	4638      	mov	r0, r7
 80073e0:	47c0      	blx	r8
 80073e2:	4306      	orrs	r6, r0
 80073e4:	3568      	adds	r5, #104	@ 0x68
 80073e6:	e7e9      	b.n	80073bc <_fwalk_sglue+0x10>

080073e8 <siprintf>:
 80073e8:	b40e      	push	{r1, r2, r3}
 80073ea:	f06f 4100 	mvn.w	r1, #2147483648	@ 0x80000000
 80073ee:	b500      	push	{lr}
 80073f0:	b09c      	sub	sp, #112	@ 0x70
 80073f2:	ab1d      	add	r3, sp, #116	@ 0x74
 80073f4:	9002      	str	r0, [sp, #8]
 80073f6:	9006      	str	r0, [sp, #24]
 80073f8:	9107      	str	r1, [sp, #28]
 80073fa:	9104      	str	r1, [sp, #16]
 80073fc:	4808      	ldr	r0, [pc, #32]	@ (8007420 <siprintf+0x38>)
 80073fe:	4909      	ldr	r1, [pc, #36]	@ (8007424 <siprintf+0x3c>)
 8007400:	f853 2b04 	ldr.w	r2, [r3], #4
 8007404:	9105      	str	r1, [sp, #20]
 8007406:	6800      	ldr	r0, [r0, #0]
 8007408:	a902      	add	r1, sp, #8
 800740a:	9301      	str	r3, [sp, #4]
 800740c:	f002 fbfe 	bl	8009c0c <_svfiprintf_r>
 8007410:	2200      	movs	r2, #0
 8007412:	9b02      	ldr	r3, [sp, #8]
 8007414:	701a      	strb	r2, [r3, #0]
 8007416:	b01c      	add	sp, #112	@ 0x70
 8007418:	f85d eb04 	ldr.w	lr, [sp], #4
 800741c:	b003      	add	sp, #12
 800741e:	4770      	bx	lr
 8007420:	20000114 	.word	0x20000114
 8007424:	ffff0208 	.word	0xffff0208

08007428 <__sread>:
 8007428:	b510      	push	{r4, lr}
 800742a:	460c      	mov	r4, r1
 800742c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8007430:	f000 f902 	bl	8007638 <_read_r>
 8007434:	2800      	cmp	r0, #0
 8007436:	bfab      	itete	ge
 8007438:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 800743a:	89a3      	ldrhlt	r3, [r4, #12]
 800743c:	181b      	addge	r3, r3, r0
 800743e:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 8007442:	bfac      	ite	ge
 8007444:	6563      	strge	r3, [r4, #84]	@ 0x54
 8007446:	81a3      	strhlt	r3, [r4, #12]
 8007448:	bd10      	pop	{r4, pc}

0800744a <__swrite>:
 800744a:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800744e:	461f      	mov	r7, r3
 8007450:	898b      	ldrh	r3, [r1, #12]
 8007452:	4605      	mov	r5, r0
 8007454:	05db      	lsls	r3, r3, #23
 8007456:	460c      	mov	r4, r1
 8007458:	4616      	mov	r6, r2
 800745a:	d505      	bpl.n	8007468 <__swrite+0x1e>
 800745c:	2302      	movs	r3, #2
 800745e:	2200      	movs	r2, #0
 8007460:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8007464:	f000 f8d6 	bl	8007614 <_lseek_r>
 8007468:	89a3      	ldrh	r3, [r4, #12]
 800746a:	4632      	mov	r2, r6
 800746c:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8007470:	81a3      	strh	r3, [r4, #12]
 8007472:	4628      	mov	r0, r5
 8007474:	463b      	mov	r3, r7
 8007476:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800747a:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800747e:	f000 b8ed 	b.w	800765c <_write_r>

08007482 <__sseek>:
 8007482:	b510      	push	{r4, lr}
 8007484:	460c      	mov	r4, r1
 8007486:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800748a:	f000 f8c3 	bl	8007614 <_lseek_r>
 800748e:	1c43      	adds	r3, r0, #1
 8007490:	89a3      	ldrh	r3, [r4, #12]
 8007492:	bf15      	itete	ne
 8007494:	6560      	strne	r0, [r4, #84]	@ 0x54
 8007496:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 800749a:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 800749e:	81a3      	strheq	r3, [r4, #12]
 80074a0:	bf18      	it	ne
 80074a2:	81a3      	strhne	r3, [r4, #12]
 80074a4:	bd10      	pop	{r4, pc}

080074a6 <__sclose>:
 80074a6:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80074aa:	f000 b8a3 	b.w	80075f4 <_close_r>

080074ae <memset>:
 80074ae:	4603      	mov	r3, r0
 80074b0:	4402      	add	r2, r0
 80074b2:	4293      	cmp	r3, r2
 80074b4:	d100      	bne.n	80074b8 <memset+0xa>
 80074b6:	4770      	bx	lr
 80074b8:	f803 1b01 	strb.w	r1, [r3], #1
 80074bc:	e7f9      	b.n	80074b2 <memset+0x4>

080074be <strcspn>:
 80074be:	4603      	mov	r3, r0
 80074c0:	b570      	push	{r4, r5, r6, lr}
 80074c2:	461e      	mov	r6, r3
 80074c4:	f813 4b01 	ldrb.w	r4, [r3], #1
 80074c8:	b144      	cbz	r4, 80074dc <strcspn+0x1e>
 80074ca:	1e4a      	subs	r2, r1, #1
 80074cc:	e001      	b.n	80074d2 <strcspn+0x14>
 80074ce:	42a5      	cmp	r5, r4
 80074d0:	d004      	beq.n	80074dc <strcspn+0x1e>
 80074d2:	f812 5f01 	ldrb.w	r5, [r2, #1]!
 80074d6:	2d00      	cmp	r5, #0
 80074d8:	d1f9      	bne.n	80074ce <strcspn+0x10>
 80074da:	e7f2      	b.n	80074c2 <strcspn+0x4>
 80074dc:	1a30      	subs	r0, r6, r0
 80074de:	bd70      	pop	{r4, r5, r6, pc}

080074e0 <strncpy>:
 80074e0:	4603      	mov	r3, r0
 80074e2:	b510      	push	{r4, lr}
 80074e4:	3901      	subs	r1, #1
 80074e6:	b132      	cbz	r2, 80074f6 <strncpy+0x16>
 80074e8:	f811 4f01 	ldrb.w	r4, [r1, #1]!
 80074ec:	3a01      	subs	r2, #1
 80074ee:	f803 4b01 	strb.w	r4, [r3], #1
 80074f2:	2c00      	cmp	r4, #0
 80074f4:	d1f7      	bne.n	80074e6 <strncpy+0x6>
 80074f6:	2100      	movs	r1, #0
 80074f8:	441a      	add	r2, r3
 80074fa:	4293      	cmp	r3, r2
 80074fc:	d100      	bne.n	8007500 <strncpy+0x20>
 80074fe:	bd10      	pop	{r4, pc}
 8007500:	f803 1b01 	strb.w	r1, [r3], #1
 8007504:	e7f9      	b.n	80074fa <strncpy+0x1a>
	...

08007508 <strtok>:
 8007508:	4b16      	ldr	r3, [pc, #88]	@ (8007564 <strtok+0x5c>)
 800750a:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800750e:	681f      	ldr	r7, [r3, #0]
 8007510:	4605      	mov	r5, r0
 8007512:	6c7c      	ldr	r4, [r7, #68]	@ 0x44
 8007514:	460e      	mov	r6, r1
 8007516:	b9ec      	cbnz	r4, 8007554 <strtok+0x4c>
 8007518:	2050      	movs	r0, #80	@ 0x50
 800751a:	f000 ffbd 	bl	8008498 <malloc>
 800751e:	4602      	mov	r2, r0
 8007520:	6478      	str	r0, [r7, #68]	@ 0x44
 8007522:	b920      	cbnz	r0, 800752e <strtok+0x26>
 8007524:	215b      	movs	r1, #91	@ 0x5b
 8007526:	4b10      	ldr	r3, [pc, #64]	@ (8007568 <strtok+0x60>)
 8007528:	4810      	ldr	r0, [pc, #64]	@ (800756c <strtok+0x64>)
 800752a:	f000 f8ff 	bl	800772c <__assert_func>
 800752e:	e9c0 4400 	strd	r4, r4, [r0]
 8007532:	e9c0 4402 	strd	r4, r4, [r0, #8]
 8007536:	e9c0 4404 	strd	r4, r4, [r0, #16]
 800753a:	e9c0 440a 	strd	r4, r4, [r0, #40]	@ 0x28
 800753e:	e9c0 440c 	strd	r4, r4, [r0, #48]	@ 0x30
 8007542:	e9c0 440e 	strd	r4, r4, [r0, #56]	@ 0x38
 8007546:	e9c0 4410 	strd	r4, r4, [r0, #64]	@ 0x40
 800754a:	e9c0 4412 	strd	r4, r4, [r0, #72]	@ 0x48
 800754e:	6184      	str	r4, [r0, #24]
 8007550:	7704      	strb	r4, [r0, #28]
 8007552:	6244      	str	r4, [r0, #36]	@ 0x24
 8007554:	4631      	mov	r1, r6
 8007556:	4628      	mov	r0, r5
 8007558:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 800755a:	2301      	movs	r3, #1
 800755c:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8007560:	f000 b806 	b.w	8007570 <__strtok_r>
 8007564:	20000114 	.word	0x20000114
 8007568:	0800cba6 	.word	0x0800cba6
 800756c:	0800cbbd 	.word	0x0800cbbd

08007570 <__strtok_r>:
 8007570:	b5f0      	push	{r4, r5, r6, r7, lr}
 8007572:	4604      	mov	r4, r0
 8007574:	b908      	cbnz	r0, 800757a <__strtok_r+0xa>
 8007576:	6814      	ldr	r4, [r2, #0]
 8007578:	b144      	cbz	r4, 800758c <__strtok_r+0x1c>
 800757a:	460f      	mov	r7, r1
 800757c:	4620      	mov	r0, r4
 800757e:	f814 5b01 	ldrb.w	r5, [r4], #1
 8007582:	f817 6b01 	ldrb.w	r6, [r7], #1
 8007586:	b91e      	cbnz	r6, 8007590 <__strtok_r+0x20>
 8007588:	b965      	cbnz	r5, 80075a4 <__strtok_r+0x34>
 800758a:	6015      	str	r5, [r2, #0]
 800758c:	2000      	movs	r0, #0
 800758e:	e005      	b.n	800759c <__strtok_r+0x2c>
 8007590:	42b5      	cmp	r5, r6
 8007592:	d1f6      	bne.n	8007582 <__strtok_r+0x12>
 8007594:	2b00      	cmp	r3, #0
 8007596:	d1f0      	bne.n	800757a <__strtok_r+0xa>
 8007598:	6014      	str	r4, [r2, #0]
 800759a:	7003      	strb	r3, [r0, #0]
 800759c:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800759e:	461c      	mov	r4, r3
 80075a0:	e00c      	b.n	80075bc <__strtok_r+0x4c>
 80075a2:	b915      	cbnz	r5, 80075aa <__strtok_r+0x3a>
 80075a4:	460e      	mov	r6, r1
 80075a6:	f814 3b01 	ldrb.w	r3, [r4], #1
 80075aa:	f816 5b01 	ldrb.w	r5, [r6], #1
 80075ae:	42ab      	cmp	r3, r5
 80075b0:	d1f7      	bne.n	80075a2 <__strtok_r+0x32>
 80075b2:	2b00      	cmp	r3, #0
 80075b4:	d0f3      	beq.n	800759e <__strtok_r+0x2e>
 80075b6:	2300      	movs	r3, #0
 80075b8:	f804 3c01 	strb.w	r3, [r4, #-1]
 80075bc:	6014      	str	r4, [r2, #0]
 80075be:	e7ed      	b.n	800759c <__strtok_r+0x2c>

080075c0 <strstr>:
 80075c0:	780a      	ldrb	r2, [r1, #0]
 80075c2:	b570      	push	{r4, r5, r6, lr}
 80075c4:	b96a      	cbnz	r2, 80075e2 <strstr+0x22>
 80075c6:	bd70      	pop	{r4, r5, r6, pc}
 80075c8:	429a      	cmp	r2, r3
 80075ca:	d109      	bne.n	80075e0 <strstr+0x20>
 80075cc:	460c      	mov	r4, r1
 80075ce:	4605      	mov	r5, r0
 80075d0:	f814 3f01 	ldrb.w	r3, [r4, #1]!
 80075d4:	2b00      	cmp	r3, #0
 80075d6:	d0f6      	beq.n	80075c6 <strstr+0x6>
 80075d8:	f815 6f01 	ldrb.w	r6, [r5, #1]!
 80075dc:	429e      	cmp	r6, r3
 80075de:	d0f7      	beq.n	80075d0 <strstr+0x10>
 80075e0:	3001      	adds	r0, #1
 80075e2:	7803      	ldrb	r3, [r0, #0]
 80075e4:	2b00      	cmp	r3, #0
 80075e6:	d1ef      	bne.n	80075c8 <strstr+0x8>
 80075e8:	4618      	mov	r0, r3
 80075ea:	e7ec      	b.n	80075c6 <strstr+0x6>

080075ec <_localeconv_r>:
 80075ec:	4800      	ldr	r0, [pc, #0]	@ (80075f0 <_localeconv_r+0x4>)
 80075ee:	4770      	bx	lr
 80075f0:	20000254 	.word	0x20000254

080075f4 <_close_r>:
 80075f4:	b538      	push	{r3, r4, r5, lr}
 80075f6:	2300      	movs	r3, #0
 80075f8:	4d05      	ldr	r5, [pc, #20]	@ (8007610 <_close_r+0x1c>)
 80075fa:	4604      	mov	r4, r0
 80075fc:	4608      	mov	r0, r1
 80075fe:	602b      	str	r3, [r5, #0]
 8007600:	f7fc f89a 	bl	8003738 <_close>
 8007604:	1c43      	adds	r3, r0, #1
 8007606:	d102      	bne.n	800760e <_close_r+0x1a>
 8007608:	682b      	ldr	r3, [r5, #0]
 800760a:	b103      	cbz	r3, 800760e <_close_r+0x1a>
 800760c:	6023      	str	r3, [r4, #0]
 800760e:	bd38      	pop	{r3, r4, r5, pc}
 8007610:	20000bf8 	.word	0x20000bf8

08007614 <_lseek_r>:
 8007614:	b538      	push	{r3, r4, r5, lr}
 8007616:	4604      	mov	r4, r0
 8007618:	4608      	mov	r0, r1
 800761a:	4611      	mov	r1, r2
 800761c:	2200      	movs	r2, #0
 800761e:	4d05      	ldr	r5, [pc, #20]	@ (8007634 <_lseek_r+0x20>)
 8007620:	602a      	str	r2, [r5, #0]
 8007622:	461a      	mov	r2, r3
 8007624:	f7fc f892 	bl	800374c <_lseek>
 8007628:	1c43      	adds	r3, r0, #1
 800762a:	d102      	bne.n	8007632 <_lseek_r+0x1e>
 800762c:	682b      	ldr	r3, [r5, #0]
 800762e:	b103      	cbz	r3, 8007632 <_lseek_r+0x1e>
 8007630:	6023      	str	r3, [r4, #0]
 8007632:	bd38      	pop	{r3, r4, r5, pc}
 8007634:	20000bf8 	.word	0x20000bf8

08007638 <_read_r>:
 8007638:	b538      	push	{r3, r4, r5, lr}
 800763a:	4604      	mov	r4, r0
 800763c:	4608      	mov	r0, r1
 800763e:	4611      	mov	r1, r2
 8007640:	2200      	movs	r2, #0
 8007642:	4d05      	ldr	r5, [pc, #20]	@ (8007658 <_read_r+0x20>)
 8007644:	602a      	str	r2, [r5, #0]
 8007646:	461a      	mov	r2, r3
 8007648:	f7fc f85c 	bl	8003704 <_read>
 800764c:	1c43      	adds	r3, r0, #1
 800764e:	d102      	bne.n	8007656 <_read_r+0x1e>
 8007650:	682b      	ldr	r3, [r5, #0]
 8007652:	b103      	cbz	r3, 8007656 <_read_r+0x1e>
 8007654:	6023      	str	r3, [r4, #0]
 8007656:	bd38      	pop	{r3, r4, r5, pc}
 8007658:	20000bf8 	.word	0x20000bf8

0800765c <_write_r>:
 800765c:	b538      	push	{r3, r4, r5, lr}
 800765e:	4604      	mov	r4, r0
 8007660:	4608      	mov	r0, r1
 8007662:	4611      	mov	r1, r2
 8007664:	2200      	movs	r2, #0
 8007666:	4d05      	ldr	r5, [pc, #20]	@ (800767c <_write_r+0x20>)
 8007668:	602a      	str	r2, [r5, #0]
 800766a:	461a      	mov	r2, r3
 800766c:	f7fc f857 	bl	800371e <_write>
 8007670:	1c43      	adds	r3, r0, #1
 8007672:	d102      	bne.n	800767a <_write_r+0x1e>
 8007674:	682b      	ldr	r3, [r5, #0]
 8007676:	b103      	cbz	r3, 800767a <_write_r+0x1e>
 8007678:	6023      	str	r3, [r4, #0]
 800767a:	bd38      	pop	{r3, r4, r5, pc}
 800767c:	20000bf8 	.word	0x20000bf8

08007680 <__errno>:
 8007680:	4b01      	ldr	r3, [pc, #4]	@ (8007688 <__errno+0x8>)
 8007682:	6818      	ldr	r0, [r3, #0]
 8007684:	4770      	bx	lr
 8007686:	bf00      	nop
 8007688:	20000114 	.word	0x20000114

0800768c <__libc_init_array>:
 800768c:	b570      	push	{r4, r5, r6, lr}
 800768e:	2600      	movs	r6, #0
 8007690:	4d0c      	ldr	r5, [pc, #48]	@ (80076c4 <__libc_init_array+0x38>)
 8007692:	4c0d      	ldr	r4, [pc, #52]	@ (80076c8 <__libc_init_array+0x3c>)
 8007694:	1b64      	subs	r4, r4, r5
 8007696:	10a4      	asrs	r4, r4, #2
 8007698:	42a6      	cmp	r6, r4
 800769a:	d109      	bne.n	80076b0 <__libc_init_array+0x24>
 800769c:	f003 faf4 	bl	800ac88 <_init>
 80076a0:	2600      	movs	r6, #0
 80076a2:	4d0a      	ldr	r5, [pc, #40]	@ (80076cc <__libc_init_array+0x40>)
 80076a4:	4c0a      	ldr	r4, [pc, #40]	@ (80076d0 <__libc_init_array+0x44>)
 80076a6:	1b64      	subs	r4, r4, r5
 80076a8:	10a4      	asrs	r4, r4, #2
 80076aa:	42a6      	cmp	r6, r4
 80076ac:	d105      	bne.n	80076ba <__libc_init_array+0x2e>
 80076ae:	bd70      	pop	{r4, r5, r6, pc}
 80076b0:	f855 3b04 	ldr.w	r3, [r5], #4
 80076b4:	4798      	blx	r3
 80076b6:	3601      	adds	r6, #1
 80076b8:	e7ee      	b.n	8007698 <__libc_init_array+0xc>
 80076ba:	f855 3b04 	ldr.w	r3, [r5], #4
 80076be:	4798      	blx	r3
 80076c0:	3601      	adds	r6, #1
 80076c2:	e7f2      	b.n	80076aa <__libc_init_array+0x1e>
 80076c4:	0800cefc 	.word	0x0800cefc
 80076c8:	0800cefc 	.word	0x0800cefc
 80076cc:	0800cefc 	.word	0x0800cefc
 80076d0:	0800cf00 	.word	0x0800cf00

080076d4 <__retarget_lock_init_recursive>:
 80076d4:	4770      	bx	lr

080076d6 <__retarget_lock_acquire_recursive>:
 80076d6:	4770      	bx	lr

080076d8 <__retarget_lock_release_recursive>:
 80076d8:	4770      	bx	lr

080076da <strcpy>:
 80076da:	4603      	mov	r3, r0
 80076dc:	f811 2b01 	ldrb.w	r2, [r1], #1
 80076e0:	f803 2b01 	strb.w	r2, [r3], #1
 80076e4:	2a00      	cmp	r2, #0
 80076e6:	d1f9      	bne.n	80076dc <strcpy+0x2>
 80076e8:	4770      	bx	lr

080076ea <memchr>:
 80076ea:	4603      	mov	r3, r0
 80076ec:	b510      	push	{r4, lr}
 80076ee:	b2c9      	uxtb	r1, r1
 80076f0:	4402      	add	r2, r0
 80076f2:	4293      	cmp	r3, r2
 80076f4:	4618      	mov	r0, r3
 80076f6:	d101      	bne.n	80076fc <memchr+0x12>
 80076f8:	2000      	movs	r0, #0
 80076fa:	e003      	b.n	8007704 <memchr+0x1a>
 80076fc:	7804      	ldrb	r4, [r0, #0]
 80076fe:	3301      	adds	r3, #1
 8007700:	428c      	cmp	r4, r1
 8007702:	d1f6      	bne.n	80076f2 <memchr+0x8>
 8007704:	bd10      	pop	{r4, pc}

08007706 <memcpy>:
 8007706:	440a      	add	r2, r1
 8007708:	4291      	cmp	r1, r2
 800770a:	f100 33ff 	add.w	r3, r0, #4294967295
 800770e:	d100      	bne.n	8007712 <memcpy+0xc>
 8007710:	4770      	bx	lr
 8007712:	b510      	push	{r4, lr}
 8007714:	f811 4b01 	ldrb.w	r4, [r1], #1
 8007718:	4291      	cmp	r1, r2
 800771a:	f803 4f01 	strb.w	r4, [r3, #1]!
 800771e:	d1f9      	bne.n	8007714 <memcpy+0xe>
 8007720:	bd10      	pop	{r4, pc}
	...

08007724 <nanf>:
 8007724:	4800      	ldr	r0, [pc, #0]	@ (8007728 <nanf+0x4>)
 8007726:	4770      	bx	lr
 8007728:	7fc00000 	.word	0x7fc00000

0800772c <__assert_func>:
 800772c:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 800772e:	4614      	mov	r4, r2
 8007730:	461a      	mov	r2, r3
 8007732:	4b09      	ldr	r3, [pc, #36]	@ (8007758 <__assert_func+0x2c>)
 8007734:	4605      	mov	r5, r0
 8007736:	681b      	ldr	r3, [r3, #0]
 8007738:	68d8      	ldr	r0, [r3, #12]
 800773a:	b954      	cbnz	r4, 8007752 <__assert_func+0x26>
 800773c:	4b07      	ldr	r3, [pc, #28]	@ (800775c <__assert_func+0x30>)
 800773e:	461c      	mov	r4, r3
 8007740:	e9cd 3401 	strd	r3, r4, [sp, #4]
 8007744:	9100      	str	r1, [sp, #0]
 8007746:	462b      	mov	r3, r5
 8007748:	4905      	ldr	r1, [pc, #20]	@ (8007760 <__assert_func+0x34>)
 800774a:	f002 fc03 	bl	8009f54 <fiprintf>
 800774e:	f002 fc55 	bl	8009ffc <abort>
 8007752:	4b04      	ldr	r3, [pc, #16]	@ (8007764 <__assert_func+0x38>)
 8007754:	e7f4      	b.n	8007740 <__assert_func+0x14>
 8007756:	bf00      	nop
 8007758:	20000114 	.word	0x20000114
 800775c:	0800cc52 	.word	0x0800cc52
 8007760:	0800cc24 	.word	0x0800cc24
 8007764:	0800cc17 	.word	0x0800cc17

08007768 <quorem>:
 8007768:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800776c:	6903      	ldr	r3, [r0, #16]
 800776e:	690c      	ldr	r4, [r1, #16]
 8007770:	4607      	mov	r7, r0
 8007772:	42a3      	cmp	r3, r4
 8007774:	db7e      	blt.n	8007874 <quorem+0x10c>
 8007776:	3c01      	subs	r4, #1
 8007778:	00a3      	lsls	r3, r4, #2
 800777a:	f100 0514 	add.w	r5, r0, #20
 800777e:	f101 0814 	add.w	r8, r1, #20
 8007782:	9300      	str	r3, [sp, #0]
 8007784:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8007788:	9301      	str	r3, [sp, #4]
 800778a:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 800778e:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8007792:	3301      	adds	r3, #1
 8007794:	429a      	cmp	r2, r3
 8007796:	fbb2 f6f3 	udiv	r6, r2, r3
 800779a:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 800779e:	d32e      	bcc.n	80077fe <quorem+0x96>
 80077a0:	f04f 0a00 	mov.w	sl, #0
 80077a4:	46c4      	mov	ip, r8
 80077a6:	46ae      	mov	lr, r5
 80077a8:	46d3      	mov	fp, sl
 80077aa:	f85c 3b04 	ldr.w	r3, [ip], #4
 80077ae:	b298      	uxth	r0, r3
 80077b0:	fb06 a000 	mla	r0, r6, r0, sl
 80077b4:	0c1b      	lsrs	r3, r3, #16
 80077b6:	0c02      	lsrs	r2, r0, #16
 80077b8:	fb06 2303 	mla	r3, r6, r3, r2
 80077bc:	f8de 2000 	ldr.w	r2, [lr]
 80077c0:	b280      	uxth	r0, r0
 80077c2:	b292      	uxth	r2, r2
 80077c4:	1a12      	subs	r2, r2, r0
 80077c6:	445a      	add	r2, fp
 80077c8:	f8de 0000 	ldr.w	r0, [lr]
 80077cc:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 80077d0:	b29b      	uxth	r3, r3
 80077d2:	ebc3 4322 	rsb	r3, r3, r2, asr #16
 80077d6:	eb03 4310 	add.w	r3, r3, r0, lsr #16
 80077da:	b292      	uxth	r2, r2
 80077dc:	ea42 4203 	orr.w	r2, r2, r3, lsl #16
 80077e0:	45e1      	cmp	r9, ip
 80077e2:	ea4f 4b23 	mov.w	fp, r3, asr #16
 80077e6:	f84e 2b04 	str.w	r2, [lr], #4
 80077ea:	d2de      	bcs.n	80077aa <quorem+0x42>
 80077ec:	9b00      	ldr	r3, [sp, #0]
 80077ee:	58eb      	ldr	r3, [r5, r3]
 80077f0:	b92b      	cbnz	r3, 80077fe <quorem+0x96>
 80077f2:	9b01      	ldr	r3, [sp, #4]
 80077f4:	3b04      	subs	r3, #4
 80077f6:	429d      	cmp	r5, r3
 80077f8:	461a      	mov	r2, r3
 80077fa:	d32f      	bcc.n	800785c <quorem+0xf4>
 80077fc:	613c      	str	r4, [r7, #16]
 80077fe:	4638      	mov	r0, r7
 8007800:	f001 f9c2 	bl	8008b88 <__mcmp>
 8007804:	2800      	cmp	r0, #0
 8007806:	db25      	blt.n	8007854 <quorem+0xec>
 8007808:	4629      	mov	r1, r5
 800780a:	2000      	movs	r0, #0
 800780c:	f858 2b04 	ldr.w	r2, [r8], #4
 8007810:	f8d1 c000 	ldr.w	ip, [r1]
 8007814:	fa1f fe82 	uxth.w	lr, r2
 8007818:	fa1f f38c 	uxth.w	r3, ip
 800781c:	eba3 030e 	sub.w	r3, r3, lr
 8007820:	4403      	add	r3, r0
 8007822:	0c12      	lsrs	r2, r2, #16
 8007824:	ebc2 4223 	rsb	r2, r2, r3, asr #16
 8007828:	eb02 421c 	add.w	r2, r2, ip, lsr #16
 800782c:	b29b      	uxth	r3, r3
 800782e:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8007832:	45c1      	cmp	r9, r8
 8007834:	ea4f 4022 	mov.w	r0, r2, asr #16
 8007838:	f841 3b04 	str.w	r3, [r1], #4
 800783c:	d2e6      	bcs.n	800780c <quorem+0xa4>
 800783e:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8007842:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8007846:	b922      	cbnz	r2, 8007852 <quorem+0xea>
 8007848:	3b04      	subs	r3, #4
 800784a:	429d      	cmp	r5, r3
 800784c:	461a      	mov	r2, r3
 800784e:	d30b      	bcc.n	8007868 <quorem+0x100>
 8007850:	613c      	str	r4, [r7, #16]
 8007852:	3601      	adds	r6, #1
 8007854:	4630      	mov	r0, r6
 8007856:	b003      	add	sp, #12
 8007858:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800785c:	6812      	ldr	r2, [r2, #0]
 800785e:	3b04      	subs	r3, #4
 8007860:	2a00      	cmp	r2, #0
 8007862:	d1cb      	bne.n	80077fc <quorem+0x94>
 8007864:	3c01      	subs	r4, #1
 8007866:	e7c6      	b.n	80077f6 <quorem+0x8e>
 8007868:	6812      	ldr	r2, [r2, #0]
 800786a:	3b04      	subs	r3, #4
 800786c:	2a00      	cmp	r2, #0
 800786e:	d1ef      	bne.n	8007850 <quorem+0xe8>
 8007870:	3c01      	subs	r4, #1
 8007872:	e7ea      	b.n	800784a <quorem+0xe2>
 8007874:	2000      	movs	r0, #0
 8007876:	e7ee      	b.n	8007856 <quorem+0xee>

08007878 <_dtoa_r>:
 8007878:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800787c:	4614      	mov	r4, r2
 800787e:	461d      	mov	r5, r3
 8007880:	69c7      	ldr	r7, [r0, #28]
 8007882:	b097      	sub	sp, #92	@ 0x5c
 8007884:	4683      	mov	fp, r0
 8007886:	e9cd 4502 	strd	r4, r5, [sp, #8]
 800788a:	9e23      	ldr	r6, [sp, #140]	@ 0x8c
 800788c:	b97f      	cbnz	r7, 80078ae <_dtoa_r+0x36>
 800788e:	2010      	movs	r0, #16
 8007890:	f000 fe02 	bl	8008498 <malloc>
 8007894:	4602      	mov	r2, r0
 8007896:	f8cb 001c 	str.w	r0, [fp, #28]
 800789a:	b920      	cbnz	r0, 80078a6 <_dtoa_r+0x2e>
 800789c:	21ef      	movs	r1, #239	@ 0xef
 800789e:	4ba8      	ldr	r3, [pc, #672]	@ (8007b40 <_dtoa_r+0x2c8>)
 80078a0:	48a8      	ldr	r0, [pc, #672]	@ (8007b44 <_dtoa_r+0x2cc>)
 80078a2:	f7ff ff43 	bl	800772c <__assert_func>
 80078a6:	e9c0 7701 	strd	r7, r7, [r0, #4]
 80078aa:	6007      	str	r7, [r0, #0]
 80078ac:	60c7      	str	r7, [r0, #12]
 80078ae:	f8db 301c 	ldr.w	r3, [fp, #28]
 80078b2:	6819      	ldr	r1, [r3, #0]
 80078b4:	b159      	cbz	r1, 80078ce <_dtoa_r+0x56>
 80078b6:	685a      	ldr	r2, [r3, #4]
 80078b8:	2301      	movs	r3, #1
 80078ba:	4093      	lsls	r3, r2
 80078bc:	604a      	str	r2, [r1, #4]
 80078be:	608b      	str	r3, [r1, #8]
 80078c0:	4658      	mov	r0, fp
 80078c2:	f000 fedf 	bl	8008684 <_Bfree>
 80078c6:	2200      	movs	r2, #0
 80078c8:	f8db 301c 	ldr.w	r3, [fp, #28]
 80078cc:	601a      	str	r2, [r3, #0]
 80078ce:	1e2b      	subs	r3, r5, #0
 80078d0:	bfaf      	iteee	ge
 80078d2:	2300      	movge	r3, #0
 80078d4:	2201      	movlt	r2, #1
 80078d6:	f023 4300 	biclt.w	r3, r3, #2147483648	@ 0x80000000
 80078da:	9303      	strlt	r3, [sp, #12]
 80078dc:	bfa8      	it	ge
 80078de:	6033      	strge	r3, [r6, #0]
 80078e0:	f8dd 800c 	ldr.w	r8, [sp, #12]
 80078e4:	4b98      	ldr	r3, [pc, #608]	@ (8007b48 <_dtoa_r+0x2d0>)
 80078e6:	bfb8      	it	lt
 80078e8:	6032      	strlt	r2, [r6, #0]
 80078ea:	ea33 0308 	bics.w	r3, r3, r8
 80078ee:	d112      	bne.n	8007916 <_dtoa_r+0x9e>
 80078f0:	f242 730f 	movw	r3, #9999	@ 0x270f
 80078f4:	9a22      	ldr	r2, [sp, #136]	@ 0x88
 80078f6:	6013      	str	r3, [r2, #0]
 80078f8:	f3c8 0313 	ubfx	r3, r8, #0, #20
 80078fc:	4323      	orrs	r3, r4
 80078fe:	f000 8550 	beq.w	80083a2 <_dtoa_r+0xb2a>
 8007902:	9b24      	ldr	r3, [sp, #144]	@ 0x90
 8007904:	f8df a244 	ldr.w	sl, [pc, #580]	@ 8007b4c <_dtoa_r+0x2d4>
 8007908:	2b00      	cmp	r3, #0
 800790a:	f000 8552 	beq.w	80083b2 <_dtoa_r+0xb3a>
 800790e:	f10a 0303 	add.w	r3, sl, #3
 8007912:	f000 bd4c 	b.w	80083ae <_dtoa_r+0xb36>
 8007916:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800791a:	e9cd 230c 	strd	r2, r3, [sp, #48]	@ 0x30
 800791e:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 8007922:	2200      	movs	r2, #0
 8007924:	2300      	movs	r3, #0
 8007926:	f7f9 f8f3 	bl	8000b10 <__aeabi_dcmpeq>
 800792a:	4607      	mov	r7, r0
 800792c:	b158      	cbz	r0, 8007946 <_dtoa_r+0xce>
 800792e:	2301      	movs	r3, #1
 8007930:	9a22      	ldr	r2, [sp, #136]	@ 0x88
 8007932:	6013      	str	r3, [r2, #0]
 8007934:	9b24      	ldr	r3, [sp, #144]	@ 0x90
 8007936:	b113      	cbz	r3, 800793e <_dtoa_r+0xc6>
 8007938:	4b85      	ldr	r3, [pc, #532]	@ (8007b50 <_dtoa_r+0x2d8>)
 800793a:	9a24      	ldr	r2, [sp, #144]	@ 0x90
 800793c:	6013      	str	r3, [r2, #0]
 800793e:	f8df a214 	ldr.w	sl, [pc, #532]	@ 8007b54 <_dtoa_r+0x2dc>
 8007942:	f000 bd36 	b.w	80083b2 <_dtoa_r+0xb3a>
 8007946:	ab14      	add	r3, sp, #80	@ 0x50
 8007948:	9301      	str	r3, [sp, #4]
 800794a:	ab15      	add	r3, sp, #84	@ 0x54
 800794c:	9300      	str	r3, [sp, #0]
 800794e:	4658      	mov	r0, fp
 8007950:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	@ 0x30
 8007954:	f001 fa30 	bl	8008db8 <__d2b>
 8007958:	f3c8 560a 	ubfx	r6, r8, #20, #11
 800795c:	4681      	mov	r9, r0
 800795e:	2e00      	cmp	r6, #0
 8007960:	d077      	beq.n	8007a52 <_dtoa_r+0x1da>
 8007962:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 8007966:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8007968:	f2a6 36ff 	subw	r6, r6, #1023	@ 0x3ff
 800796c:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8007970:	f043 537f 	orr.w	r3, r3, #1069547520	@ 0x3fc00000
 8007974:	f443 1340 	orr.w	r3, r3, #3145728	@ 0x300000
 8007978:	9712      	str	r7, [sp, #72]	@ 0x48
 800797a:	4619      	mov	r1, r3
 800797c:	2200      	movs	r2, #0
 800797e:	4b76      	ldr	r3, [pc, #472]	@ (8007b58 <_dtoa_r+0x2e0>)
 8007980:	f7f8 fca6 	bl	80002d0 <__aeabi_dsub>
 8007984:	a368      	add	r3, pc, #416	@ (adr r3, 8007b28 <_dtoa_r+0x2b0>)
 8007986:	e9d3 2300 	ldrd	r2, r3, [r3]
 800798a:	f7f8 fe59 	bl	8000640 <__aeabi_dmul>
 800798e:	a368      	add	r3, pc, #416	@ (adr r3, 8007b30 <_dtoa_r+0x2b8>)
 8007990:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007994:	f7f8 fc9e 	bl	80002d4 <__adddf3>
 8007998:	4604      	mov	r4, r0
 800799a:	4630      	mov	r0, r6
 800799c:	460d      	mov	r5, r1
 800799e:	f7f8 fde5 	bl	800056c <__aeabi_i2d>
 80079a2:	a365      	add	r3, pc, #404	@ (adr r3, 8007b38 <_dtoa_r+0x2c0>)
 80079a4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80079a8:	f7f8 fe4a 	bl	8000640 <__aeabi_dmul>
 80079ac:	4602      	mov	r2, r0
 80079ae:	460b      	mov	r3, r1
 80079b0:	4620      	mov	r0, r4
 80079b2:	4629      	mov	r1, r5
 80079b4:	f7f8 fc8e 	bl	80002d4 <__adddf3>
 80079b8:	4604      	mov	r4, r0
 80079ba:	460d      	mov	r5, r1
 80079bc:	f7f9 f8f0 	bl	8000ba0 <__aeabi_d2iz>
 80079c0:	2200      	movs	r2, #0
 80079c2:	4607      	mov	r7, r0
 80079c4:	2300      	movs	r3, #0
 80079c6:	4620      	mov	r0, r4
 80079c8:	4629      	mov	r1, r5
 80079ca:	f7f9 f8ab 	bl	8000b24 <__aeabi_dcmplt>
 80079ce:	b140      	cbz	r0, 80079e2 <_dtoa_r+0x16a>
 80079d0:	4638      	mov	r0, r7
 80079d2:	f7f8 fdcb 	bl	800056c <__aeabi_i2d>
 80079d6:	4622      	mov	r2, r4
 80079d8:	462b      	mov	r3, r5
 80079da:	f7f9 f899 	bl	8000b10 <__aeabi_dcmpeq>
 80079de:	b900      	cbnz	r0, 80079e2 <_dtoa_r+0x16a>
 80079e0:	3f01      	subs	r7, #1
 80079e2:	2f16      	cmp	r7, #22
 80079e4:	d853      	bhi.n	8007a8e <_dtoa_r+0x216>
 80079e6:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 80079ea:	4b5c      	ldr	r3, [pc, #368]	@ (8007b5c <_dtoa_r+0x2e4>)
 80079ec:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 80079f0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80079f4:	f7f9 f896 	bl	8000b24 <__aeabi_dcmplt>
 80079f8:	2800      	cmp	r0, #0
 80079fa:	d04a      	beq.n	8007a92 <_dtoa_r+0x21a>
 80079fc:	2300      	movs	r3, #0
 80079fe:	3f01      	subs	r7, #1
 8007a00:	930f      	str	r3, [sp, #60]	@ 0x3c
 8007a02:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 8007a04:	1b9b      	subs	r3, r3, r6
 8007a06:	1e5a      	subs	r2, r3, #1
 8007a08:	bf46      	itte	mi
 8007a0a:	f1c3 0801 	rsbmi	r8, r3, #1
 8007a0e:	2300      	movmi	r3, #0
 8007a10:	f04f 0800 	movpl.w	r8, #0
 8007a14:	9209      	str	r2, [sp, #36]	@ 0x24
 8007a16:	bf48      	it	mi
 8007a18:	9309      	strmi	r3, [sp, #36]	@ 0x24
 8007a1a:	2f00      	cmp	r7, #0
 8007a1c:	db3b      	blt.n	8007a96 <_dtoa_r+0x21e>
 8007a1e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8007a20:	970e      	str	r7, [sp, #56]	@ 0x38
 8007a22:	443b      	add	r3, r7
 8007a24:	9309      	str	r3, [sp, #36]	@ 0x24
 8007a26:	2300      	movs	r3, #0
 8007a28:	930a      	str	r3, [sp, #40]	@ 0x28
 8007a2a:	9b20      	ldr	r3, [sp, #128]	@ 0x80
 8007a2c:	2b09      	cmp	r3, #9
 8007a2e:	d866      	bhi.n	8007afe <_dtoa_r+0x286>
 8007a30:	2b05      	cmp	r3, #5
 8007a32:	bfc4      	itt	gt
 8007a34:	3b04      	subgt	r3, #4
 8007a36:	9320      	strgt	r3, [sp, #128]	@ 0x80
 8007a38:	9b20      	ldr	r3, [sp, #128]	@ 0x80
 8007a3a:	bfc8      	it	gt
 8007a3c:	2400      	movgt	r4, #0
 8007a3e:	f1a3 0302 	sub.w	r3, r3, #2
 8007a42:	bfd8      	it	le
 8007a44:	2401      	movle	r4, #1
 8007a46:	2b03      	cmp	r3, #3
 8007a48:	d864      	bhi.n	8007b14 <_dtoa_r+0x29c>
 8007a4a:	e8df f003 	tbb	[pc, r3]
 8007a4e:	382b      	.short	0x382b
 8007a50:	5636      	.short	0x5636
 8007a52:	e9dd 6314 	ldrd	r6, r3, [sp, #80]	@ 0x50
 8007a56:	441e      	add	r6, r3
 8007a58:	f206 4332 	addw	r3, r6, #1074	@ 0x432
 8007a5c:	2b20      	cmp	r3, #32
 8007a5e:	bfc1      	itttt	gt
 8007a60:	f1c3 0340 	rsbgt	r3, r3, #64	@ 0x40
 8007a64:	fa08 f803 	lslgt.w	r8, r8, r3
 8007a68:	f206 4312 	addwgt	r3, r6, #1042	@ 0x412
 8007a6c:	fa24 f303 	lsrgt.w	r3, r4, r3
 8007a70:	bfd6      	itet	le
 8007a72:	f1c3 0320 	rsble	r3, r3, #32
 8007a76:	ea48 0003 	orrgt.w	r0, r8, r3
 8007a7a:	fa04 f003 	lslle.w	r0, r4, r3
 8007a7e:	f7f8 fd65 	bl	800054c <__aeabi_ui2d>
 8007a82:	2201      	movs	r2, #1
 8007a84:	f1a1 73f8 	sub.w	r3, r1, #32505856	@ 0x1f00000
 8007a88:	3e01      	subs	r6, #1
 8007a8a:	9212      	str	r2, [sp, #72]	@ 0x48
 8007a8c:	e775      	b.n	800797a <_dtoa_r+0x102>
 8007a8e:	2301      	movs	r3, #1
 8007a90:	e7b6      	b.n	8007a00 <_dtoa_r+0x188>
 8007a92:	900f      	str	r0, [sp, #60]	@ 0x3c
 8007a94:	e7b5      	b.n	8007a02 <_dtoa_r+0x18a>
 8007a96:	427b      	negs	r3, r7
 8007a98:	930a      	str	r3, [sp, #40]	@ 0x28
 8007a9a:	2300      	movs	r3, #0
 8007a9c:	eba8 0807 	sub.w	r8, r8, r7
 8007aa0:	930e      	str	r3, [sp, #56]	@ 0x38
 8007aa2:	e7c2      	b.n	8007a2a <_dtoa_r+0x1b2>
 8007aa4:	2300      	movs	r3, #0
 8007aa6:	930b      	str	r3, [sp, #44]	@ 0x2c
 8007aa8:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 8007aaa:	2b00      	cmp	r3, #0
 8007aac:	dc35      	bgt.n	8007b1a <_dtoa_r+0x2a2>
 8007aae:	2301      	movs	r3, #1
 8007ab0:	461a      	mov	r2, r3
 8007ab2:	e9cd 3307 	strd	r3, r3, [sp, #28]
 8007ab6:	9221      	str	r2, [sp, #132]	@ 0x84
 8007ab8:	e00b      	b.n	8007ad2 <_dtoa_r+0x25a>
 8007aba:	2301      	movs	r3, #1
 8007abc:	e7f3      	b.n	8007aa6 <_dtoa_r+0x22e>
 8007abe:	2300      	movs	r3, #0
 8007ac0:	930b      	str	r3, [sp, #44]	@ 0x2c
 8007ac2:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 8007ac4:	18fb      	adds	r3, r7, r3
 8007ac6:	9308      	str	r3, [sp, #32]
 8007ac8:	3301      	adds	r3, #1
 8007aca:	2b01      	cmp	r3, #1
 8007acc:	9307      	str	r3, [sp, #28]
 8007ace:	bfb8      	it	lt
 8007ad0:	2301      	movlt	r3, #1
 8007ad2:	2100      	movs	r1, #0
 8007ad4:	2204      	movs	r2, #4
 8007ad6:	f8db 001c 	ldr.w	r0, [fp, #28]
 8007ada:	f102 0514 	add.w	r5, r2, #20
 8007ade:	429d      	cmp	r5, r3
 8007ae0:	d91f      	bls.n	8007b22 <_dtoa_r+0x2aa>
 8007ae2:	6041      	str	r1, [r0, #4]
 8007ae4:	4658      	mov	r0, fp
 8007ae6:	f000 fd8d 	bl	8008604 <_Balloc>
 8007aea:	4682      	mov	sl, r0
 8007aec:	2800      	cmp	r0, #0
 8007aee:	d139      	bne.n	8007b64 <_dtoa_r+0x2ec>
 8007af0:	4602      	mov	r2, r0
 8007af2:	f240 11af 	movw	r1, #431	@ 0x1af
 8007af6:	4b1a      	ldr	r3, [pc, #104]	@ (8007b60 <_dtoa_r+0x2e8>)
 8007af8:	e6d2      	b.n	80078a0 <_dtoa_r+0x28>
 8007afa:	2301      	movs	r3, #1
 8007afc:	e7e0      	b.n	8007ac0 <_dtoa_r+0x248>
 8007afe:	2401      	movs	r4, #1
 8007b00:	2300      	movs	r3, #0
 8007b02:	940b      	str	r4, [sp, #44]	@ 0x2c
 8007b04:	9320      	str	r3, [sp, #128]	@ 0x80
 8007b06:	f04f 33ff 	mov.w	r3, #4294967295
 8007b0a:	2200      	movs	r2, #0
 8007b0c:	e9cd 3307 	strd	r3, r3, [sp, #28]
 8007b10:	2312      	movs	r3, #18
 8007b12:	e7d0      	b.n	8007ab6 <_dtoa_r+0x23e>
 8007b14:	2301      	movs	r3, #1
 8007b16:	930b      	str	r3, [sp, #44]	@ 0x2c
 8007b18:	e7f5      	b.n	8007b06 <_dtoa_r+0x28e>
 8007b1a:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 8007b1c:	e9cd 3307 	strd	r3, r3, [sp, #28]
 8007b20:	e7d7      	b.n	8007ad2 <_dtoa_r+0x25a>
 8007b22:	3101      	adds	r1, #1
 8007b24:	0052      	lsls	r2, r2, #1
 8007b26:	e7d8      	b.n	8007ada <_dtoa_r+0x262>
 8007b28:	636f4361 	.word	0x636f4361
 8007b2c:	3fd287a7 	.word	0x3fd287a7
 8007b30:	8b60c8b3 	.word	0x8b60c8b3
 8007b34:	3fc68a28 	.word	0x3fc68a28
 8007b38:	509f79fb 	.word	0x509f79fb
 8007b3c:	3fd34413 	.word	0x3fd34413
 8007b40:	0800cba6 	.word	0x0800cba6
 8007b44:	0800cc60 	.word	0x0800cc60
 8007b48:	7ff00000 	.word	0x7ff00000
 8007b4c:	0800cc5c 	.word	0x0800cc5c
 8007b50:	0800cb7e 	.word	0x0800cb7e
 8007b54:	0800cb7d 	.word	0x0800cb7d
 8007b58:	3ff80000 	.word	0x3ff80000
 8007b5c:	0800cd58 	.word	0x0800cd58
 8007b60:	0800ccb8 	.word	0x0800ccb8
 8007b64:	f8db 301c 	ldr.w	r3, [fp, #28]
 8007b68:	6018      	str	r0, [r3, #0]
 8007b6a:	9b07      	ldr	r3, [sp, #28]
 8007b6c:	2b0e      	cmp	r3, #14
 8007b6e:	f200 80a4 	bhi.w	8007cba <_dtoa_r+0x442>
 8007b72:	2c00      	cmp	r4, #0
 8007b74:	f000 80a1 	beq.w	8007cba <_dtoa_r+0x442>
 8007b78:	2f00      	cmp	r7, #0
 8007b7a:	dd33      	ble.n	8007be4 <_dtoa_r+0x36c>
 8007b7c:	4b86      	ldr	r3, [pc, #536]	@ (8007d98 <_dtoa_r+0x520>)
 8007b7e:	f007 020f 	and.w	r2, r7, #15
 8007b82:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8007b86:	05f8      	lsls	r0, r7, #23
 8007b88:	e9d3 3400 	ldrd	r3, r4, [r3]
 8007b8c:	e9cd 3404 	strd	r3, r4, [sp, #16]
 8007b90:	ea4f 1427 	mov.w	r4, r7, asr #4
 8007b94:	d516      	bpl.n	8007bc4 <_dtoa_r+0x34c>
 8007b96:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 8007b9a:	4b80      	ldr	r3, [pc, #512]	@ (8007d9c <_dtoa_r+0x524>)
 8007b9c:	2603      	movs	r6, #3
 8007b9e:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 8007ba2:	f7f8 fe77 	bl	8000894 <__aeabi_ddiv>
 8007ba6:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8007baa:	f004 040f 	and.w	r4, r4, #15
 8007bae:	4d7b      	ldr	r5, [pc, #492]	@ (8007d9c <_dtoa_r+0x524>)
 8007bb0:	b954      	cbnz	r4, 8007bc8 <_dtoa_r+0x350>
 8007bb2:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8007bb6:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8007bba:	f7f8 fe6b 	bl	8000894 <__aeabi_ddiv>
 8007bbe:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8007bc2:	e028      	b.n	8007c16 <_dtoa_r+0x39e>
 8007bc4:	2602      	movs	r6, #2
 8007bc6:	e7f2      	b.n	8007bae <_dtoa_r+0x336>
 8007bc8:	07e1      	lsls	r1, r4, #31
 8007bca:	d508      	bpl.n	8007bde <_dtoa_r+0x366>
 8007bcc:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8007bd0:	e9d5 2300 	ldrd	r2, r3, [r5]
 8007bd4:	f7f8 fd34 	bl	8000640 <__aeabi_dmul>
 8007bd8:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8007bdc:	3601      	adds	r6, #1
 8007bde:	1064      	asrs	r4, r4, #1
 8007be0:	3508      	adds	r5, #8
 8007be2:	e7e5      	b.n	8007bb0 <_dtoa_r+0x338>
 8007be4:	f000 80d2 	beq.w	8007d8c <_dtoa_r+0x514>
 8007be8:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 8007bec:	427c      	negs	r4, r7
 8007bee:	4b6a      	ldr	r3, [pc, #424]	@ (8007d98 <_dtoa_r+0x520>)
 8007bf0:	f004 020f 	and.w	r2, r4, #15
 8007bf4:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8007bf8:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007bfc:	f7f8 fd20 	bl	8000640 <__aeabi_dmul>
 8007c00:	2602      	movs	r6, #2
 8007c02:	2300      	movs	r3, #0
 8007c04:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8007c08:	4d64      	ldr	r5, [pc, #400]	@ (8007d9c <_dtoa_r+0x524>)
 8007c0a:	1124      	asrs	r4, r4, #4
 8007c0c:	2c00      	cmp	r4, #0
 8007c0e:	f040 80b2 	bne.w	8007d76 <_dtoa_r+0x4fe>
 8007c12:	2b00      	cmp	r3, #0
 8007c14:	d1d3      	bne.n	8007bbe <_dtoa_r+0x346>
 8007c16:	e9dd 4502 	ldrd	r4, r5, [sp, #8]
 8007c1a:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8007c1c:	2b00      	cmp	r3, #0
 8007c1e:	f000 80b7 	beq.w	8007d90 <_dtoa_r+0x518>
 8007c22:	2200      	movs	r2, #0
 8007c24:	4620      	mov	r0, r4
 8007c26:	4629      	mov	r1, r5
 8007c28:	4b5d      	ldr	r3, [pc, #372]	@ (8007da0 <_dtoa_r+0x528>)
 8007c2a:	f7f8 ff7b 	bl	8000b24 <__aeabi_dcmplt>
 8007c2e:	2800      	cmp	r0, #0
 8007c30:	f000 80ae 	beq.w	8007d90 <_dtoa_r+0x518>
 8007c34:	9b07      	ldr	r3, [sp, #28]
 8007c36:	2b00      	cmp	r3, #0
 8007c38:	f000 80aa 	beq.w	8007d90 <_dtoa_r+0x518>
 8007c3c:	9b08      	ldr	r3, [sp, #32]
 8007c3e:	2b00      	cmp	r3, #0
 8007c40:	dd37      	ble.n	8007cb2 <_dtoa_r+0x43a>
 8007c42:	1e7b      	subs	r3, r7, #1
 8007c44:	4620      	mov	r0, r4
 8007c46:	9304      	str	r3, [sp, #16]
 8007c48:	2200      	movs	r2, #0
 8007c4a:	4629      	mov	r1, r5
 8007c4c:	4b55      	ldr	r3, [pc, #340]	@ (8007da4 <_dtoa_r+0x52c>)
 8007c4e:	f7f8 fcf7 	bl	8000640 <__aeabi_dmul>
 8007c52:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8007c56:	9c08      	ldr	r4, [sp, #32]
 8007c58:	3601      	adds	r6, #1
 8007c5a:	4630      	mov	r0, r6
 8007c5c:	f7f8 fc86 	bl	800056c <__aeabi_i2d>
 8007c60:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8007c64:	f7f8 fcec 	bl	8000640 <__aeabi_dmul>
 8007c68:	2200      	movs	r2, #0
 8007c6a:	4b4f      	ldr	r3, [pc, #316]	@ (8007da8 <_dtoa_r+0x530>)
 8007c6c:	f7f8 fb32 	bl	80002d4 <__adddf3>
 8007c70:	4605      	mov	r5, r0
 8007c72:	f1a1 7650 	sub.w	r6, r1, #54525952	@ 0x3400000
 8007c76:	2c00      	cmp	r4, #0
 8007c78:	f040 809a 	bne.w	8007db0 <_dtoa_r+0x538>
 8007c7c:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8007c80:	2200      	movs	r2, #0
 8007c82:	4b4a      	ldr	r3, [pc, #296]	@ (8007dac <_dtoa_r+0x534>)
 8007c84:	f7f8 fb24 	bl	80002d0 <__aeabi_dsub>
 8007c88:	4602      	mov	r2, r0
 8007c8a:	460b      	mov	r3, r1
 8007c8c:	e9cd 2302 	strd	r2, r3, [sp, #8]
 8007c90:	462a      	mov	r2, r5
 8007c92:	4633      	mov	r3, r6
 8007c94:	f7f8 ff64 	bl	8000b60 <__aeabi_dcmpgt>
 8007c98:	2800      	cmp	r0, #0
 8007c9a:	f040 828e 	bne.w	80081ba <_dtoa_r+0x942>
 8007c9e:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8007ca2:	462a      	mov	r2, r5
 8007ca4:	f106 4300 	add.w	r3, r6, #2147483648	@ 0x80000000
 8007ca8:	f7f8 ff3c 	bl	8000b24 <__aeabi_dcmplt>
 8007cac:	2800      	cmp	r0, #0
 8007cae:	f040 8127 	bne.w	8007f00 <_dtoa_r+0x688>
 8007cb2:	e9dd 340c 	ldrd	r3, r4, [sp, #48]	@ 0x30
 8007cb6:	e9cd 3402 	strd	r3, r4, [sp, #8]
 8007cba:	9b15      	ldr	r3, [sp, #84]	@ 0x54
 8007cbc:	2b00      	cmp	r3, #0
 8007cbe:	f2c0 8163 	blt.w	8007f88 <_dtoa_r+0x710>
 8007cc2:	2f0e      	cmp	r7, #14
 8007cc4:	f300 8160 	bgt.w	8007f88 <_dtoa_r+0x710>
 8007cc8:	4b33      	ldr	r3, [pc, #204]	@ (8007d98 <_dtoa_r+0x520>)
 8007cca:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 8007cce:	e9d3 3400 	ldrd	r3, r4, [r3]
 8007cd2:	e9cd 3404 	strd	r3, r4, [sp, #16]
 8007cd6:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 8007cd8:	2b00      	cmp	r3, #0
 8007cda:	da03      	bge.n	8007ce4 <_dtoa_r+0x46c>
 8007cdc:	9b07      	ldr	r3, [sp, #28]
 8007cde:	2b00      	cmp	r3, #0
 8007ce0:	f340 8100 	ble.w	8007ee4 <_dtoa_r+0x66c>
 8007ce4:	e9dd 4502 	ldrd	r4, r5, [sp, #8]
 8007ce8:	4656      	mov	r6, sl
 8007cea:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8007cee:	4620      	mov	r0, r4
 8007cf0:	4629      	mov	r1, r5
 8007cf2:	f7f8 fdcf 	bl	8000894 <__aeabi_ddiv>
 8007cf6:	f7f8 ff53 	bl	8000ba0 <__aeabi_d2iz>
 8007cfa:	4680      	mov	r8, r0
 8007cfc:	f7f8 fc36 	bl	800056c <__aeabi_i2d>
 8007d00:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8007d04:	f7f8 fc9c 	bl	8000640 <__aeabi_dmul>
 8007d08:	4602      	mov	r2, r0
 8007d0a:	460b      	mov	r3, r1
 8007d0c:	4620      	mov	r0, r4
 8007d0e:	4629      	mov	r1, r5
 8007d10:	f7f8 fade 	bl	80002d0 <__aeabi_dsub>
 8007d14:	f108 0430 	add.w	r4, r8, #48	@ 0x30
 8007d18:	9d07      	ldr	r5, [sp, #28]
 8007d1a:	f806 4b01 	strb.w	r4, [r6], #1
 8007d1e:	eba6 040a 	sub.w	r4, r6, sl
 8007d22:	42a5      	cmp	r5, r4
 8007d24:	4602      	mov	r2, r0
 8007d26:	460b      	mov	r3, r1
 8007d28:	f040 8116 	bne.w	8007f58 <_dtoa_r+0x6e0>
 8007d2c:	f7f8 fad2 	bl	80002d4 <__adddf3>
 8007d30:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8007d34:	4604      	mov	r4, r0
 8007d36:	460d      	mov	r5, r1
 8007d38:	f7f8 ff12 	bl	8000b60 <__aeabi_dcmpgt>
 8007d3c:	2800      	cmp	r0, #0
 8007d3e:	f040 80f8 	bne.w	8007f32 <_dtoa_r+0x6ba>
 8007d42:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8007d46:	4620      	mov	r0, r4
 8007d48:	4629      	mov	r1, r5
 8007d4a:	f7f8 fee1 	bl	8000b10 <__aeabi_dcmpeq>
 8007d4e:	b118      	cbz	r0, 8007d58 <_dtoa_r+0x4e0>
 8007d50:	f018 0f01 	tst.w	r8, #1
 8007d54:	f040 80ed 	bne.w	8007f32 <_dtoa_r+0x6ba>
 8007d58:	4649      	mov	r1, r9
 8007d5a:	4658      	mov	r0, fp
 8007d5c:	f000 fc92 	bl	8008684 <_Bfree>
 8007d60:	2300      	movs	r3, #0
 8007d62:	7033      	strb	r3, [r6, #0]
 8007d64:	9b22      	ldr	r3, [sp, #136]	@ 0x88
 8007d66:	3701      	adds	r7, #1
 8007d68:	601f      	str	r7, [r3, #0]
 8007d6a:	9b24      	ldr	r3, [sp, #144]	@ 0x90
 8007d6c:	2b00      	cmp	r3, #0
 8007d6e:	f000 8320 	beq.w	80083b2 <_dtoa_r+0xb3a>
 8007d72:	601e      	str	r6, [r3, #0]
 8007d74:	e31d      	b.n	80083b2 <_dtoa_r+0xb3a>
 8007d76:	07e2      	lsls	r2, r4, #31
 8007d78:	d505      	bpl.n	8007d86 <_dtoa_r+0x50e>
 8007d7a:	e9d5 2300 	ldrd	r2, r3, [r5]
 8007d7e:	f7f8 fc5f 	bl	8000640 <__aeabi_dmul>
 8007d82:	2301      	movs	r3, #1
 8007d84:	3601      	adds	r6, #1
 8007d86:	1064      	asrs	r4, r4, #1
 8007d88:	3508      	adds	r5, #8
 8007d8a:	e73f      	b.n	8007c0c <_dtoa_r+0x394>
 8007d8c:	2602      	movs	r6, #2
 8007d8e:	e742      	b.n	8007c16 <_dtoa_r+0x39e>
 8007d90:	9c07      	ldr	r4, [sp, #28]
 8007d92:	9704      	str	r7, [sp, #16]
 8007d94:	e761      	b.n	8007c5a <_dtoa_r+0x3e2>
 8007d96:	bf00      	nop
 8007d98:	0800cd58 	.word	0x0800cd58
 8007d9c:	0800cd30 	.word	0x0800cd30
 8007da0:	3ff00000 	.word	0x3ff00000
 8007da4:	40240000 	.word	0x40240000
 8007da8:	401c0000 	.word	0x401c0000
 8007dac:	40140000 	.word	0x40140000
 8007db0:	4b70      	ldr	r3, [pc, #448]	@ (8007f74 <_dtoa_r+0x6fc>)
 8007db2:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 8007db4:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 8007db8:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 8007dbc:	4454      	add	r4, sl
 8007dbe:	2900      	cmp	r1, #0
 8007dc0:	d045      	beq.n	8007e4e <_dtoa_r+0x5d6>
 8007dc2:	2000      	movs	r0, #0
 8007dc4:	496c      	ldr	r1, [pc, #432]	@ (8007f78 <_dtoa_r+0x700>)
 8007dc6:	f7f8 fd65 	bl	8000894 <__aeabi_ddiv>
 8007dca:	4633      	mov	r3, r6
 8007dcc:	462a      	mov	r2, r5
 8007dce:	f7f8 fa7f 	bl	80002d0 <__aeabi_dsub>
 8007dd2:	4656      	mov	r6, sl
 8007dd4:	e9cd 0110 	strd	r0, r1, [sp, #64]	@ 0x40
 8007dd8:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8007ddc:	f7f8 fee0 	bl	8000ba0 <__aeabi_d2iz>
 8007de0:	4605      	mov	r5, r0
 8007de2:	f7f8 fbc3 	bl	800056c <__aeabi_i2d>
 8007de6:	4602      	mov	r2, r0
 8007de8:	460b      	mov	r3, r1
 8007dea:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8007dee:	f7f8 fa6f 	bl	80002d0 <__aeabi_dsub>
 8007df2:	4602      	mov	r2, r0
 8007df4:	460b      	mov	r3, r1
 8007df6:	3530      	adds	r5, #48	@ 0x30
 8007df8:	e9cd 2302 	strd	r2, r3, [sp, #8]
 8007dfc:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	@ 0x40
 8007e00:	f806 5b01 	strb.w	r5, [r6], #1
 8007e04:	f7f8 fe8e 	bl	8000b24 <__aeabi_dcmplt>
 8007e08:	2800      	cmp	r0, #0
 8007e0a:	d163      	bne.n	8007ed4 <_dtoa_r+0x65c>
 8007e0c:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8007e10:	2000      	movs	r0, #0
 8007e12:	495a      	ldr	r1, [pc, #360]	@ (8007f7c <_dtoa_r+0x704>)
 8007e14:	f7f8 fa5c 	bl	80002d0 <__aeabi_dsub>
 8007e18:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	@ 0x40
 8007e1c:	f7f8 fe82 	bl	8000b24 <__aeabi_dcmplt>
 8007e20:	2800      	cmp	r0, #0
 8007e22:	f040 8087 	bne.w	8007f34 <_dtoa_r+0x6bc>
 8007e26:	42a6      	cmp	r6, r4
 8007e28:	f43f af43 	beq.w	8007cb2 <_dtoa_r+0x43a>
 8007e2c:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	@ 0x40
 8007e30:	2200      	movs	r2, #0
 8007e32:	4b53      	ldr	r3, [pc, #332]	@ (8007f80 <_dtoa_r+0x708>)
 8007e34:	f7f8 fc04 	bl	8000640 <__aeabi_dmul>
 8007e38:	2200      	movs	r2, #0
 8007e3a:	e9cd 0110 	strd	r0, r1, [sp, #64]	@ 0x40
 8007e3e:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8007e42:	4b4f      	ldr	r3, [pc, #316]	@ (8007f80 <_dtoa_r+0x708>)
 8007e44:	f7f8 fbfc 	bl	8000640 <__aeabi_dmul>
 8007e48:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8007e4c:	e7c4      	b.n	8007dd8 <_dtoa_r+0x560>
 8007e4e:	4631      	mov	r1, r6
 8007e50:	4628      	mov	r0, r5
 8007e52:	f7f8 fbf5 	bl	8000640 <__aeabi_dmul>
 8007e56:	4656      	mov	r6, sl
 8007e58:	e9cd 0110 	strd	r0, r1, [sp, #64]	@ 0x40
 8007e5c:	9413      	str	r4, [sp, #76]	@ 0x4c
 8007e5e:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8007e62:	f7f8 fe9d 	bl	8000ba0 <__aeabi_d2iz>
 8007e66:	4605      	mov	r5, r0
 8007e68:	f7f8 fb80 	bl	800056c <__aeabi_i2d>
 8007e6c:	4602      	mov	r2, r0
 8007e6e:	460b      	mov	r3, r1
 8007e70:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8007e74:	f7f8 fa2c 	bl	80002d0 <__aeabi_dsub>
 8007e78:	4602      	mov	r2, r0
 8007e7a:	460b      	mov	r3, r1
 8007e7c:	3530      	adds	r5, #48	@ 0x30
 8007e7e:	f806 5b01 	strb.w	r5, [r6], #1
 8007e82:	42a6      	cmp	r6, r4
 8007e84:	e9cd 2302 	strd	r2, r3, [sp, #8]
 8007e88:	f04f 0200 	mov.w	r2, #0
 8007e8c:	d124      	bne.n	8007ed8 <_dtoa_r+0x660>
 8007e8e:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	@ 0x40
 8007e92:	4b39      	ldr	r3, [pc, #228]	@ (8007f78 <_dtoa_r+0x700>)
 8007e94:	f7f8 fa1e 	bl	80002d4 <__adddf3>
 8007e98:	4602      	mov	r2, r0
 8007e9a:	460b      	mov	r3, r1
 8007e9c:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8007ea0:	f7f8 fe5e 	bl	8000b60 <__aeabi_dcmpgt>
 8007ea4:	2800      	cmp	r0, #0
 8007ea6:	d145      	bne.n	8007f34 <_dtoa_r+0x6bc>
 8007ea8:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	@ 0x40
 8007eac:	2000      	movs	r0, #0
 8007eae:	4932      	ldr	r1, [pc, #200]	@ (8007f78 <_dtoa_r+0x700>)
 8007eb0:	f7f8 fa0e 	bl	80002d0 <__aeabi_dsub>
 8007eb4:	4602      	mov	r2, r0
 8007eb6:	460b      	mov	r3, r1
 8007eb8:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8007ebc:	f7f8 fe32 	bl	8000b24 <__aeabi_dcmplt>
 8007ec0:	2800      	cmp	r0, #0
 8007ec2:	f43f aef6 	beq.w	8007cb2 <_dtoa_r+0x43a>
 8007ec6:	9e13      	ldr	r6, [sp, #76]	@ 0x4c
 8007ec8:	1e73      	subs	r3, r6, #1
 8007eca:	9313      	str	r3, [sp, #76]	@ 0x4c
 8007ecc:	f816 3c01 	ldrb.w	r3, [r6, #-1]
 8007ed0:	2b30      	cmp	r3, #48	@ 0x30
 8007ed2:	d0f8      	beq.n	8007ec6 <_dtoa_r+0x64e>
 8007ed4:	9f04      	ldr	r7, [sp, #16]
 8007ed6:	e73f      	b.n	8007d58 <_dtoa_r+0x4e0>
 8007ed8:	4b29      	ldr	r3, [pc, #164]	@ (8007f80 <_dtoa_r+0x708>)
 8007eda:	f7f8 fbb1 	bl	8000640 <__aeabi_dmul>
 8007ede:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8007ee2:	e7bc      	b.n	8007e5e <_dtoa_r+0x5e6>
 8007ee4:	d10c      	bne.n	8007f00 <_dtoa_r+0x688>
 8007ee6:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8007eea:	2200      	movs	r2, #0
 8007eec:	4b25      	ldr	r3, [pc, #148]	@ (8007f84 <_dtoa_r+0x70c>)
 8007eee:	f7f8 fba7 	bl	8000640 <__aeabi_dmul>
 8007ef2:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8007ef6:	f7f8 fe29 	bl	8000b4c <__aeabi_dcmpge>
 8007efa:	2800      	cmp	r0, #0
 8007efc:	f000 815b 	beq.w	80081b6 <_dtoa_r+0x93e>
 8007f00:	2400      	movs	r4, #0
 8007f02:	4625      	mov	r5, r4
 8007f04:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 8007f06:	4656      	mov	r6, sl
 8007f08:	43db      	mvns	r3, r3
 8007f0a:	9304      	str	r3, [sp, #16]
 8007f0c:	2700      	movs	r7, #0
 8007f0e:	4621      	mov	r1, r4
 8007f10:	4658      	mov	r0, fp
 8007f12:	f000 fbb7 	bl	8008684 <_Bfree>
 8007f16:	2d00      	cmp	r5, #0
 8007f18:	d0dc      	beq.n	8007ed4 <_dtoa_r+0x65c>
 8007f1a:	b12f      	cbz	r7, 8007f28 <_dtoa_r+0x6b0>
 8007f1c:	42af      	cmp	r7, r5
 8007f1e:	d003      	beq.n	8007f28 <_dtoa_r+0x6b0>
 8007f20:	4639      	mov	r1, r7
 8007f22:	4658      	mov	r0, fp
 8007f24:	f000 fbae 	bl	8008684 <_Bfree>
 8007f28:	4629      	mov	r1, r5
 8007f2a:	4658      	mov	r0, fp
 8007f2c:	f000 fbaa 	bl	8008684 <_Bfree>
 8007f30:	e7d0      	b.n	8007ed4 <_dtoa_r+0x65c>
 8007f32:	9704      	str	r7, [sp, #16]
 8007f34:	4633      	mov	r3, r6
 8007f36:	461e      	mov	r6, r3
 8007f38:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8007f3c:	2a39      	cmp	r2, #57	@ 0x39
 8007f3e:	d107      	bne.n	8007f50 <_dtoa_r+0x6d8>
 8007f40:	459a      	cmp	sl, r3
 8007f42:	d1f8      	bne.n	8007f36 <_dtoa_r+0x6be>
 8007f44:	9a04      	ldr	r2, [sp, #16]
 8007f46:	3201      	adds	r2, #1
 8007f48:	9204      	str	r2, [sp, #16]
 8007f4a:	2230      	movs	r2, #48	@ 0x30
 8007f4c:	f88a 2000 	strb.w	r2, [sl]
 8007f50:	781a      	ldrb	r2, [r3, #0]
 8007f52:	3201      	adds	r2, #1
 8007f54:	701a      	strb	r2, [r3, #0]
 8007f56:	e7bd      	b.n	8007ed4 <_dtoa_r+0x65c>
 8007f58:	2200      	movs	r2, #0
 8007f5a:	4b09      	ldr	r3, [pc, #36]	@ (8007f80 <_dtoa_r+0x708>)
 8007f5c:	f7f8 fb70 	bl	8000640 <__aeabi_dmul>
 8007f60:	2200      	movs	r2, #0
 8007f62:	2300      	movs	r3, #0
 8007f64:	4604      	mov	r4, r0
 8007f66:	460d      	mov	r5, r1
 8007f68:	f7f8 fdd2 	bl	8000b10 <__aeabi_dcmpeq>
 8007f6c:	2800      	cmp	r0, #0
 8007f6e:	f43f aebc 	beq.w	8007cea <_dtoa_r+0x472>
 8007f72:	e6f1      	b.n	8007d58 <_dtoa_r+0x4e0>
 8007f74:	0800cd58 	.word	0x0800cd58
 8007f78:	3fe00000 	.word	0x3fe00000
 8007f7c:	3ff00000 	.word	0x3ff00000
 8007f80:	40240000 	.word	0x40240000
 8007f84:	40140000 	.word	0x40140000
 8007f88:	9a0b      	ldr	r2, [sp, #44]	@ 0x2c
 8007f8a:	2a00      	cmp	r2, #0
 8007f8c:	f000 80db 	beq.w	8008146 <_dtoa_r+0x8ce>
 8007f90:	9a20      	ldr	r2, [sp, #128]	@ 0x80
 8007f92:	2a01      	cmp	r2, #1
 8007f94:	f300 80bf 	bgt.w	8008116 <_dtoa_r+0x89e>
 8007f98:	9a12      	ldr	r2, [sp, #72]	@ 0x48
 8007f9a:	2a00      	cmp	r2, #0
 8007f9c:	f000 80b7 	beq.w	800810e <_dtoa_r+0x896>
 8007fa0:	f203 4333 	addw	r3, r3, #1075	@ 0x433
 8007fa4:	4646      	mov	r6, r8
 8007fa6:	9c0a      	ldr	r4, [sp, #40]	@ 0x28
 8007fa8:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8007faa:	2101      	movs	r1, #1
 8007fac:	441a      	add	r2, r3
 8007fae:	4658      	mov	r0, fp
 8007fb0:	4498      	add	r8, r3
 8007fb2:	9209      	str	r2, [sp, #36]	@ 0x24
 8007fb4:	f000 fc64 	bl	8008880 <__i2b>
 8007fb8:	4605      	mov	r5, r0
 8007fba:	b15e      	cbz	r6, 8007fd4 <_dtoa_r+0x75c>
 8007fbc:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8007fbe:	2b00      	cmp	r3, #0
 8007fc0:	dd08      	ble.n	8007fd4 <_dtoa_r+0x75c>
 8007fc2:	42b3      	cmp	r3, r6
 8007fc4:	bfa8      	it	ge
 8007fc6:	4633      	movge	r3, r6
 8007fc8:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8007fca:	eba8 0803 	sub.w	r8, r8, r3
 8007fce:	1af6      	subs	r6, r6, r3
 8007fd0:	1ad3      	subs	r3, r2, r3
 8007fd2:	9309      	str	r3, [sp, #36]	@ 0x24
 8007fd4:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8007fd6:	b1f3      	cbz	r3, 8008016 <_dtoa_r+0x79e>
 8007fd8:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8007fda:	2b00      	cmp	r3, #0
 8007fdc:	f000 80b7 	beq.w	800814e <_dtoa_r+0x8d6>
 8007fe0:	b18c      	cbz	r4, 8008006 <_dtoa_r+0x78e>
 8007fe2:	4629      	mov	r1, r5
 8007fe4:	4622      	mov	r2, r4
 8007fe6:	4658      	mov	r0, fp
 8007fe8:	f000 fd08 	bl	80089fc <__pow5mult>
 8007fec:	464a      	mov	r2, r9
 8007fee:	4601      	mov	r1, r0
 8007ff0:	4605      	mov	r5, r0
 8007ff2:	4658      	mov	r0, fp
 8007ff4:	f000 fc5a 	bl	80088ac <__multiply>
 8007ff8:	4649      	mov	r1, r9
 8007ffa:	9004      	str	r0, [sp, #16]
 8007ffc:	4658      	mov	r0, fp
 8007ffe:	f000 fb41 	bl	8008684 <_Bfree>
 8008002:	9b04      	ldr	r3, [sp, #16]
 8008004:	4699      	mov	r9, r3
 8008006:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8008008:	1b1a      	subs	r2, r3, r4
 800800a:	d004      	beq.n	8008016 <_dtoa_r+0x79e>
 800800c:	4649      	mov	r1, r9
 800800e:	4658      	mov	r0, fp
 8008010:	f000 fcf4 	bl	80089fc <__pow5mult>
 8008014:	4681      	mov	r9, r0
 8008016:	2101      	movs	r1, #1
 8008018:	4658      	mov	r0, fp
 800801a:	f000 fc31 	bl	8008880 <__i2b>
 800801e:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8008020:	4604      	mov	r4, r0
 8008022:	2b00      	cmp	r3, #0
 8008024:	f000 81c9 	beq.w	80083ba <_dtoa_r+0xb42>
 8008028:	461a      	mov	r2, r3
 800802a:	4601      	mov	r1, r0
 800802c:	4658      	mov	r0, fp
 800802e:	f000 fce5 	bl	80089fc <__pow5mult>
 8008032:	9b20      	ldr	r3, [sp, #128]	@ 0x80
 8008034:	4604      	mov	r4, r0
 8008036:	2b01      	cmp	r3, #1
 8008038:	f300 808f 	bgt.w	800815a <_dtoa_r+0x8e2>
 800803c:	9b02      	ldr	r3, [sp, #8]
 800803e:	2b00      	cmp	r3, #0
 8008040:	f040 8087 	bne.w	8008152 <_dtoa_r+0x8da>
 8008044:	9b03      	ldr	r3, [sp, #12]
 8008046:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800804a:	2b00      	cmp	r3, #0
 800804c:	f040 8083 	bne.w	8008156 <_dtoa_r+0x8de>
 8008050:	9b03      	ldr	r3, [sp, #12]
 8008052:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8008056:	0d1b      	lsrs	r3, r3, #20
 8008058:	051b      	lsls	r3, r3, #20
 800805a:	b12b      	cbz	r3, 8008068 <_dtoa_r+0x7f0>
 800805c:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800805e:	f108 0801 	add.w	r8, r8, #1
 8008062:	3301      	adds	r3, #1
 8008064:	9309      	str	r3, [sp, #36]	@ 0x24
 8008066:	2301      	movs	r3, #1
 8008068:	930a      	str	r3, [sp, #40]	@ 0x28
 800806a:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800806c:	2b00      	cmp	r3, #0
 800806e:	f000 81aa 	beq.w	80083c6 <_dtoa_r+0xb4e>
 8008072:	6923      	ldr	r3, [r4, #16]
 8008074:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 8008078:	6918      	ldr	r0, [r3, #16]
 800807a:	f000 fbb5 	bl	80087e8 <__hi0bits>
 800807e:	f1c0 0020 	rsb	r0, r0, #32
 8008082:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8008084:	4418      	add	r0, r3
 8008086:	f010 001f 	ands.w	r0, r0, #31
 800808a:	d071      	beq.n	8008170 <_dtoa_r+0x8f8>
 800808c:	f1c0 0320 	rsb	r3, r0, #32
 8008090:	2b04      	cmp	r3, #4
 8008092:	dd65      	ble.n	8008160 <_dtoa_r+0x8e8>
 8008094:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8008096:	f1c0 001c 	rsb	r0, r0, #28
 800809a:	4403      	add	r3, r0
 800809c:	4480      	add	r8, r0
 800809e:	4406      	add	r6, r0
 80080a0:	9309      	str	r3, [sp, #36]	@ 0x24
 80080a2:	f1b8 0f00 	cmp.w	r8, #0
 80080a6:	dd05      	ble.n	80080b4 <_dtoa_r+0x83c>
 80080a8:	4649      	mov	r1, r9
 80080aa:	4642      	mov	r2, r8
 80080ac:	4658      	mov	r0, fp
 80080ae:	f000 fcff 	bl	8008ab0 <__lshift>
 80080b2:	4681      	mov	r9, r0
 80080b4:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80080b6:	2b00      	cmp	r3, #0
 80080b8:	dd05      	ble.n	80080c6 <_dtoa_r+0x84e>
 80080ba:	4621      	mov	r1, r4
 80080bc:	461a      	mov	r2, r3
 80080be:	4658      	mov	r0, fp
 80080c0:	f000 fcf6 	bl	8008ab0 <__lshift>
 80080c4:	4604      	mov	r4, r0
 80080c6:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 80080c8:	2b00      	cmp	r3, #0
 80080ca:	d053      	beq.n	8008174 <_dtoa_r+0x8fc>
 80080cc:	4621      	mov	r1, r4
 80080ce:	4648      	mov	r0, r9
 80080d0:	f000 fd5a 	bl	8008b88 <__mcmp>
 80080d4:	2800      	cmp	r0, #0
 80080d6:	da4d      	bge.n	8008174 <_dtoa_r+0x8fc>
 80080d8:	1e7b      	subs	r3, r7, #1
 80080da:	4649      	mov	r1, r9
 80080dc:	9304      	str	r3, [sp, #16]
 80080de:	220a      	movs	r2, #10
 80080e0:	2300      	movs	r3, #0
 80080e2:	4658      	mov	r0, fp
 80080e4:	f000 faf0 	bl	80086c8 <__multadd>
 80080e8:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 80080ea:	4681      	mov	r9, r0
 80080ec:	2b00      	cmp	r3, #0
 80080ee:	f000 816c 	beq.w	80083ca <_dtoa_r+0xb52>
 80080f2:	2300      	movs	r3, #0
 80080f4:	4629      	mov	r1, r5
 80080f6:	220a      	movs	r2, #10
 80080f8:	4658      	mov	r0, fp
 80080fa:	f000 fae5 	bl	80086c8 <__multadd>
 80080fe:	9b08      	ldr	r3, [sp, #32]
 8008100:	4605      	mov	r5, r0
 8008102:	2b00      	cmp	r3, #0
 8008104:	dc61      	bgt.n	80081ca <_dtoa_r+0x952>
 8008106:	9b20      	ldr	r3, [sp, #128]	@ 0x80
 8008108:	2b02      	cmp	r3, #2
 800810a:	dc3b      	bgt.n	8008184 <_dtoa_r+0x90c>
 800810c:	e05d      	b.n	80081ca <_dtoa_r+0x952>
 800810e:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 8008110:	f1c3 0336 	rsb	r3, r3, #54	@ 0x36
 8008114:	e746      	b.n	8007fa4 <_dtoa_r+0x72c>
 8008116:	9b07      	ldr	r3, [sp, #28]
 8008118:	1e5c      	subs	r4, r3, #1
 800811a:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800811c:	42a3      	cmp	r3, r4
 800811e:	bfbf      	itttt	lt
 8008120:	9b0a      	ldrlt	r3, [sp, #40]	@ 0x28
 8008122:	9a0e      	ldrlt	r2, [sp, #56]	@ 0x38
 8008124:	1ae3      	sublt	r3, r4, r3
 8008126:	18d2      	addlt	r2, r2, r3
 8008128:	bfa8      	it	ge
 800812a:	1b1c      	subge	r4, r3, r4
 800812c:	9b07      	ldr	r3, [sp, #28]
 800812e:	bfbe      	ittt	lt
 8008130:	940a      	strlt	r4, [sp, #40]	@ 0x28
 8008132:	920e      	strlt	r2, [sp, #56]	@ 0x38
 8008134:	2400      	movlt	r4, #0
 8008136:	2b00      	cmp	r3, #0
 8008138:	bfb5      	itete	lt
 800813a:	eba8 0603 	sublt.w	r6, r8, r3
 800813e:	4646      	movge	r6, r8
 8008140:	2300      	movlt	r3, #0
 8008142:	9b07      	ldrge	r3, [sp, #28]
 8008144:	e730      	b.n	8007fa8 <_dtoa_r+0x730>
 8008146:	4646      	mov	r6, r8
 8008148:	9c0a      	ldr	r4, [sp, #40]	@ 0x28
 800814a:	9d0b      	ldr	r5, [sp, #44]	@ 0x2c
 800814c:	e735      	b.n	8007fba <_dtoa_r+0x742>
 800814e:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 8008150:	e75c      	b.n	800800c <_dtoa_r+0x794>
 8008152:	2300      	movs	r3, #0
 8008154:	e788      	b.n	8008068 <_dtoa_r+0x7f0>
 8008156:	9b02      	ldr	r3, [sp, #8]
 8008158:	e786      	b.n	8008068 <_dtoa_r+0x7f0>
 800815a:	2300      	movs	r3, #0
 800815c:	930a      	str	r3, [sp, #40]	@ 0x28
 800815e:	e788      	b.n	8008072 <_dtoa_r+0x7fa>
 8008160:	d09f      	beq.n	80080a2 <_dtoa_r+0x82a>
 8008162:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8008164:	331c      	adds	r3, #28
 8008166:	441a      	add	r2, r3
 8008168:	4498      	add	r8, r3
 800816a:	441e      	add	r6, r3
 800816c:	9209      	str	r2, [sp, #36]	@ 0x24
 800816e:	e798      	b.n	80080a2 <_dtoa_r+0x82a>
 8008170:	4603      	mov	r3, r0
 8008172:	e7f6      	b.n	8008162 <_dtoa_r+0x8ea>
 8008174:	9b07      	ldr	r3, [sp, #28]
 8008176:	9704      	str	r7, [sp, #16]
 8008178:	2b00      	cmp	r3, #0
 800817a:	dc20      	bgt.n	80081be <_dtoa_r+0x946>
 800817c:	9308      	str	r3, [sp, #32]
 800817e:	9b20      	ldr	r3, [sp, #128]	@ 0x80
 8008180:	2b02      	cmp	r3, #2
 8008182:	dd1e      	ble.n	80081c2 <_dtoa_r+0x94a>
 8008184:	9b08      	ldr	r3, [sp, #32]
 8008186:	2b00      	cmp	r3, #0
 8008188:	f47f aebc 	bne.w	8007f04 <_dtoa_r+0x68c>
 800818c:	4621      	mov	r1, r4
 800818e:	2205      	movs	r2, #5
 8008190:	4658      	mov	r0, fp
 8008192:	f000 fa99 	bl	80086c8 <__multadd>
 8008196:	4601      	mov	r1, r0
 8008198:	4604      	mov	r4, r0
 800819a:	4648      	mov	r0, r9
 800819c:	f000 fcf4 	bl	8008b88 <__mcmp>
 80081a0:	2800      	cmp	r0, #0
 80081a2:	f77f aeaf 	ble.w	8007f04 <_dtoa_r+0x68c>
 80081a6:	2331      	movs	r3, #49	@ 0x31
 80081a8:	4656      	mov	r6, sl
 80081aa:	f806 3b01 	strb.w	r3, [r6], #1
 80081ae:	9b04      	ldr	r3, [sp, #16]
 80081b0:	3301      	adds	r3, #1
 80081b2:	9304      	str	r3, [sp, #16]
 80081b4:	e6aa      	b.n	8007f0c <_dtoa_r+0x694>
 80081b6:	9c07      	ldr	r4, [sp, #28]
 80081b8:	9704      	str	r7, [sp, #16]
 80081ba:	4625      	mov	r5, r4
 80081bc:	e7f3      	b.n	80081a6 <_dtoa_r+0x92e>
 80081be:	9b07      	ldr	r3, [sp, #28]
 80081c0:	9308      	str	r3, [sp, #32]
 80081c2:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 80081c4:	2b00      	cmp	r3, #0
 80081c6:	f000 8104 	beq.w	80083d2 <_dtoa_r+0xb5a>
 80081ca:	2e00      	cmp	r6, #0
 80081cc:	dd05      	ble.n	80081da <_dtoa_r+0x962>
 80081ce:	4629      	mov	r1, r5
 80081d0:	4632      	mov	r2, r6
 80081d2:	4658      	mov	r0, fp
 80081d4:	f000 fc6c 	bl	8008ab0 <__lshift>
 80081d8:	4605      	mov	r5, r0
 80081da:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 80081dc:	2b00      	cmp	r3, #0
 80081de:	d05a      	beq.n	8008296 <_dtoa_r+0xa1e>
 80081e0:	4658      	mov	r0, fp
 80081e2:	6869      	ldr	r1, [r5, #4]
 80081e4:	f000 fa0e 	bl	8008604 <_Balloc>
 80081e8:	4606      	mov	r6, r0
 80081ea:	b928      	cbnz	r0, 80081f8 <_dtoa_r+0x980>
 80081ec:	4602      	mov	r2, r0
 80081ee:	f240 21ef 	movw	r1, #751	@ 0x2ef
 80081f2:	4b83      	ldr	r3, [pc, #524]	@ (8008400 <_dtoa_r+0xb88>)
 80081f4:	f7ff bb54 	b.w	80078a0 <_dtoa_r+0x28>
 80081f8:	692a      	ldr	r2, [r5, #16]
 80081fa:	f105 010c 	add.w	r1, r5, #12
 80081fe:	3202      	adds	r2, #2
 8008200:	0092      	lsls	r2, r2, #2
 8008202:	300c      	adds	r0, #12
 8008204:	f7ff fa7f 	bl	8007706 <memcpy>
 8008208:	2201      	movs	r2, #1
 800820a:	4631      	mov	r1, r6
 800820c:	4658      	mov	r0, fp
 800820e:	f000 fc4f 	bl	8008ab0 <__lshift>
 8008212:	462f      	mov	r7, r5
 8008214:	4605      	mov	r5, r0
 8008216:	f10a 0301 	add.w	r3, sl, #1
 800821a:	9307      	str	r3, [sp, #28]
 800821c:	9b08      	ldr	r3, [sp, #32]
 800821e:	4453      	add	r3, sl
 8008220:	930b      	str	r3, [sp, #44]	@ 0x2c
 8008222:	9b02      	ldr	r3, [sp, #8]
 8008224:	f003 0301 	and.w	r3, r3, #1
 8008228:	930a      	str	r3, [sp, #40]	@ 0x28
 800822a:	9b07      	ldr	r3, [sp, #28]
 800822c:	4621      	mov	r1, r4
 800822e:	3b01      	subs	r3, #1
 8008230:	4648      	mov	r0, r9
 8008232:	9302      	str	r3, [sp, #8]
 8008234:	f7ff fa98 	bl	8007768 <quorem>
 8008238:	4639      	mov	r1, r7
 800823a:	9008      	str	r0, [sp, #32]
 800823c:	f100 0830 	add.w	r8, r0, #48	@ 0x30
 8008240:	4648      	mov	r0, r9
 8008242:	f000 fca1 	bl	8008b88 <__mcmp>
 8008246:	462a      	mov	r2, r5
 8008248:	9009      	str	r0, [sp, #36]	@ 0x24
 800824a:	4621      	mov	r1, r4
 800824c:	4658      	mov	r0, fp
 800824e:	f000 fcb7 	bl	8008bc0 <__mdiff>
 8008252:	68c2      	ldr	r2, [r0, #12]
 8008254:	4606      	mov	r6, r0
 8008256:	bb02      	cbnz	r2, 800829a <_dtoa_r+0xa22>
 8008258:	4601      	mov	r1, r0
 800825a:	4648      	mov	r0, r9
 800825c:	f000 fc94 	bl	8008b88 <__mcmp>
 8008260:	4602      	mov	r2, r0
 8008262:	4631      	mov	r1, r6
 8008264:	4658      	mov	r0, fp
 8008266:	920c      	str	r2, [sp, #48]	@ 0x30
 8008268:	f000 fa0c 	bl	8008684 <_Bfree>
 800826c:	9b20      	ldr	r3, [sp, #128]	@ 0x80
 800826e:	9a0c      	ldr	r2, [sp, #48]	@ 0x30
 8008270:	9e07      	ldr	r6, [sp, #28]
 8008272:	ea43 0102 	orr.w	r1, r3, r2
 8008276:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8008278:	4319      	orrs	r1, r3
 800827a:	d110      	bne.n	800829e <_dtoa_r+0xa26>
 800827c:	f1b8 0f39 	cmp.w	r8, #57	@ 0x39
 8008280:	d029      	beq.n	80082d6 <_dtoa_r+0xa5e>
 8008282:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8008284:	2b00      	cmp	r3, #0
 8008286:	dd02      	ble.n	800828e <_dtoa_r+0xa16>
 8008288:	9b08      	ldr	r3, [sp, #32]
 800828a:	f103 0831 	add.w	r8, r3, #49	@ 0x31
 800828e:	9b02      	ldr	r3, [sp, #8]
 8008290:	f883 8000 	strb.w	r8, [r3]
 8008294:	e63b      	b.n	8007f0e <_dtoa_r+0x696>
 8008296:	4628      	mov	r0, r5
 8008298:	e7bb      	b.n	8008212 <_dtoa_r+0x99a>
 800829a:	2201      	movs	r2, #1
 800829c:	e7e1      	b.n	8008262 <_dtoa_r+0x9ea>
 800829e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80082a0:	2b00      	cmp	r3, #0
 80082a2:	db04      	blt.n	80082ae <_dtoa_r+0xa36>
 80082a4:	9920      	ldr	r1, [sp, #128]	@ 0x80
 80082a6:	430b      	orrs	r3, r1
 80082a8:	990a      	ldr	r1, [sp, #40]	@ 0x28
 80082aa:	430b      	orrs	r3, r1
 80082ac:	d120      	bne.n	80082f0 <_dtoa_r+0xa78>
 80082ae:	2a00      	cmp	r2, #0
 80082b0:	dded      	ble.n	800828e <_dtoa_r+0xa16>
 80082b2:	4649      	mov	r1, r9
 80082b4:	2201      	movs	r2, #1
 80082b6:	4658      	mov	r0, fp
 80082b8:	f000 fbfa 	bl	8008ab0 <__lshift>
 80082bc:	4621      	mov	r1, r4
 80082be:	4681      	mov	r9, r0
 80082c0:	f000 fc62 	bl	8008b88 <__mcmp>
 80082c4:	2800      	cmp	r0, #0
 80082c6:	dc03      	bgt.n	80082d0 <_dtoa_r+0xa58>
 80082c8:	d1e1      	bne.n	800828e <_dtoa_r+0xa16>
 80082ca:	f018 0f01 	tst.w	r8, #1
 80082ce:	d0de      	beq.n	800828e <_dtoa_r+0xa16>
 80082d0:	f1b8 0f39 	cmp.w	r8, #57	@ 0x39
 80082d4:	d1d8      	bne.n	8008288 <_dtoa_r+0xa10>
 80082d6:	2339      	movs	r3, #57	@ 0x39
 80082d8:	9a02      	ldr	r2, [sp, #8]
 80082da:	7013      	strb	r3, [r2, #0]
 80082dc:	4633      	mov	r3, r6
 80082de:	461e      	mov	r6, r3
 80082e0:	f816 2c01 	ldrb.w	r2, [r6, #-1]
 80082e4:	3b01      	subs	r3, #1
 80082e6:	2a39      	cmp	r2, #57	@ 0x39
 80082e8:	d052      	beq.n	8008390 <_dtoa_r+0xb18>
 80082ea:	3201      	adds	r2, #1
 80082ec:	701a      	strb	r2, [r3, #0]
 80082ee:	e60e      	b.n	8007f0e <_dtoa_r+0x696>
 80082f0:	2a00      	cmp	r2, #0
 80082f2:	dd07      	ble.n	8008304 <_dtoa_r+0xa8c>
 80082f4:	f1b8 0f39 	cmp.w	r8, #57	@ 0x39
 80082f8:	d0ed      	beq.n	80082d6 <_dtoa_r+0xa5e>
 80082fa:	9a02      	ldr	r2, [sp, #8]
 80082fc:	f108 0301 	add.w	r3, r8, #1
 8008300:	7013      	strb	r3, [r2, #0]
 8008302:	e604      	b.n	8007f0e <_dtoa_r+0x696>
 8008304:	9b07      	ldr	r3, [sp, #28]
 8008306:	9a07      	ldr	r2, [sp, #28]
 8008308:	f803 8c01 	strb.w	r8, [r3, #-1]
 800830c:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800830e:	4293      	cmp	r3, r2
 8008310:	d028      	beq.n	8008364 <_dtoa_r+0xaec>
 8008312:	4649      	mov	r1, r9
 8008314:	2300      	movs	r3, #0
 8008316:	220a      	movs	r2, #10
 8008318:	4658      	mov	r0, fp
 800831a:	f000 f9d5 	bl	80086c8 <__multadd>
 800831e:	42af      	cmp	r7, r5
 8008320:	4681      	mov	r9, r0
 8008322:	f04f 0300 	mov.w	r3, #0
 8008326:	f04f 020a 	mov.w	r2, #10
 800832a:	4639      	mov	r1, r7
 800832c:	4658      	mov	r0, fp
 800832e:	d107      	bne.n	8008340 <_dtoa_r+0xac8>
 8008330:	f000 f9ca 	bl	80086c8 <__multadd>
 8008334:	4607      	mov	r7, r0
 8008336:	4605      	mov	r5, r0
 8008338:	9b07      	ldr	r3, [sp, #28]
 800833a:	3301      	adds	r3, #1
 800833c:	9307      	str	r3, [sp, #28]
 800833e:	e774      	b.n	800822a <_dtoa_r+0x9b2>
 8008340:	f000 f9c2 	bl	80086c8 <__multadd>
 8008344:	4629      	mov	r1, r5
 8008346:	4607      	mov	r7, r0
 8008348:	2300      	movs	r3, #0
 800834a:	220a      	movs	r2, #10
 800834c:	4658      	mov	r0, fp
 800834e:	f000 f9bb 	bl	80086c8 <__multadd>
 8008352:	4605      	mov	r5, r0
 8008354:	e7f0      	b.n	8008338 <_dtoa_r+0xac0>
 8008356:	9b08      	ldr	r3, [sp, #32]
 8008358:	2700      	movs	r7, #0
 800835a:	2b00      	cmp	r3, #0
 800835c:	bfcc      	ite	gt
 800835e:	461e      	movgt	r6, r3
 8008360:	2601      	movle	r6, #1
 8008362:	4456      	add	r6, sl
 8008364:	4649      	mov	r1, r9
 8008366:	2201      	movs	r2, #1
 8008368:	4658      	mov	r0, fp
 800836a:	f000 fba1 	bl	8008ab0 <__lshift>
 800836e:	4621      	mov	r1, r4
 8008370:	4681      	mov	r9, r0
 8008372:	f000 fc09 	bl	8008b88 <__mcmp>
 8008376:	2800      	cmp	r0, #0
 8008378:	dcb0      	bgt.n	80082dc <_dtoa_r+0xa64>
 800837a:	d102      	bne.n	8008382 <_dtoa_r+0xb0a>
 800837c:	f018 0f01 	tst.w	r8, #1
 8008380:	d1ac      	bne.n	80082dc <_dtoa_r+0xa64>
 8008382:	4633      	mov	r3, r6
 8008384:	461e      	mov	r6, r3
 8008386:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800838a:	2a30      	cmp	r2, #48	@ 0x30
 800838c:	d0fa      	beq.n	8008384 <_dtoa_r+0xb0c>
 800838e:	e5be      	b.n	8007f0e <_dtoa_r+0x696>
 8008390:	459a      	cmp	sl, r3
 8008392:	d1a4      	bne.n	80082de <_dtoa_r+0xa66>
 8008394:	9b04      	ldr	r3, [sp, #16]
 8008396:	3301      	adds	r3, #1
 8008398:	9304      	str	r3, [sp, #16]
 800839a:	2331      	movs	r3, #49	@ 0x31
 800839c:	f88a 3000 	strb.w	r3, [sl]
 80083a0:	e5b5      	b.n	8007f0e <_dtoa_r+0x696>
 80083a2:	9b24      	ldr	r3, [sp, #144]	@ 0x90
 80083a4:	f8df a05c 	ldr.w	sl, [pc, #92]	@ 8008404 <_dtoa_r+0xb8c>
 80083a8:	b11b      	cbz	r3, 80083b2 <_dtoa_r+0xb3a>
 80083aa:	f10a 0308 	add.w	r3, sl, #8
 80083ae:	9a24      	ldr	r2, [sp, #144]	@ 0x90
 80083b0:	6013      	str	r3, [r2, #0]
 80083b2:	4650      	mov	r0, sl
 80083b4:	b017      	add	sp, #92	@ 0x5c
 80083b6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80083ba:	9b20      	ldr	r3, [sp, #128]	@ 0x80
 80083bc:	2b01      	cmp	r3, #1
 80083be:	f77f ae3d 	ble.w	800803c <_dtoa_r+0x7c4>
 80083c2:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 80083c4:	930a      	str	r3, [sp, #40]	@ 0x28
 80083c6:	2001      	movs	r0, #1
 80083c8:	e65b      	b.n	8008082 <_dtoa_r+0x80a>
 80083ca:	9b08      	ldr	r3, [sp, #32]
 80083cc:	2b00      	cmp	r3, #0
 80083ce:	f77f aed6 	ble.w	800817e <_dtoa_r+0x906>
 80083d2:	4656      	mov	r6, sl
 80083d4:	4621      	mov	r1, r4
 80083d6:	4648      	mov	r0, r9
 80083d8:	f7ff f9c6 	bl	8007768 <quorem>
 80083dc:	f100 0830 	add.w	r8, r0, #48	@ 0x30
 80083e0:	9b08      	ldr	r3, [sp, #32]
 80083e2:	f806 8b01 	strb.w	r8, [r6], #1
 80083e6:	eba6 020a 	sub.w	r2, r6, sl
 80083ea:	4293      	cmp	r3, r2
 80083ec:	ddb3      	ble.n	8008356 <_dtoa_r+0xade>
 80083ee:	4649      	mov	r1, r9
 80083f0:	2300      	movs	r3, #0
 80083f2:	220a      	movs	r2, #10
 80083f4:	4658      	mov	r0, fp
 80083f6:	f000 f967 	bl	80086c8 <__multadd>
 80083fa:	4681      	mov	r9, r0
 80083fc:	e7ea      	b.n	80083d4 <_dtoa_r+0xb5c>
 80083fe:	bf00      	nop
 8008400:	0800ccb8 	.word	0x0800ccb8
 8008404:	0800cc53 	.word	0x0800cc53

08008408 <_free_r>:
 8008408:	b538      	push	{r3, r4, r5, lr}
 800840a:	4605      	mov	r5, r0
 800840c:	2900      	cmp	r1, #0
 800840e:	d040      	beq.n	8008492 <_free_r+0x8a>
 8008410:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8008414:	1f0c      	subs	r4, r1, #4
 8008416:	2b00      	cmp	r3, #0
 8008418:	bfb8      	it	lt
 800841a:	18e4      	addlt	r4, r4, r3
 800841c:	f000 f8e6 	bl	80085ec <__malloc_lock>
 8008420:	4a1c      	ldr	r2, [pc, #112]	@ (8008494 <_free_r+0x8c>)
 8008422:	6813      	ldr	r3, [r2, #0]
 8008424:	b933      	cbnz	r3, 8008434 <_free_r+0x2c>
 8008426:	6063      	str	r3, [r4, #4]
 8008428:	6014      	str	r4, [r2, #0]
 800842a:	4628      	mov	r0, r5
 800842c:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8008430:	f000 b8e2 	b.w	80085f8 <__malloc_unlock>
 8008434:	42a3      	cmp	r3, r4
 8008436:	d908      	bls.n	800844a <_free_r+0x42>
 8008438:	6820      	ldr	r0, [r4, #0]
 800843a:	1821      	adds	r1, r4, r0
 800843c:	428b      	cmp	r3, r1
 800843e:	bf01      	itttt	eq
 8008440:	6819      	ldreq	r1, [r3, #0]
 8008442:	685b      	ldreq	r3, [r3, #4]
 8008444:	1809      	addeq	r1, r1, r0
 8008446:	6021      	streq	r1, [r4, #0]
 8008448:	e7ed      	b.n	8008426 <_free_r+0x1e>
 800844a:	461a      	mov	r2, r3
 800844c:	685b      	ldr	r3, [r3, #4]
 800844e:	b10b      	cbz	r3, 8008454 <_free_r+0x4c>
 8008450:	42a3      	cmp	r3, r4
 8008452:	d9fa      	bls.n	800844a <_free_r+0x42>
 8008454:	6811      	ldr	r1, [r2, #0]
 8008456:	1850      	adds	r0, r2, r1
 8008458:	42a0      	cmp	r0, r4
 800845a:	d10b      	bne.n	8008474 <_free_r+0x6c>
 800845c:	6820      	ldr	r0, [r4, #0]
 800845e:	4401      	add	r1, r0
 8008460:	1850      	adds	r0, r2, r1
 8008462:	4283      	cmp	r3, r0
 8008464:	6011      	str	r1, [r2, #0]
 8008466:	d1e0      	bne.n	800842a <_free_r+0x22>
 8008468:	6818      	ldr	r0, [r3, #0]
 800846a:	685b      	ldr	r3, [r3, #4]
 800846c:	4408      	add	r0, r1
 800846e:	6010      	str	r0, [r2, #0]
 8008470:	6053      	str	r3, [r2, #4]
 8008472:	e7da      	b.n	800842a <_free_r+0x22>
 8008474:	d902      	bls.n	800847c <_free_r+0x74>
 8008476:	230c      	movs	r3, #12
 8008478:	602b      	str	r3, [r5, #0]
 800847a:	e7d6      	b.n	800842a <_free_r+0x22>
 800847c:	6820      	ldr	r0, [r4, #0]
 800847e:	1821      	adds	r1, r4, r0
 8008480:	428b      	cmp	r3, r1
 8008482:	bf01      	itttt	eq
 8008484:	6819      	ldreq	r1, [r3, #0]
 8008486:	685b      	ldreq	r3, [r3, #4]
 8008488:	1809      	addeq	r1, r1, r0
 800848a:	6021      	streq	r1, [r4, #0]
 800848c:	6063      	str	r3, [r4, #4]
 800848e:	6054      	str	r4, [r2, #4]
 8008490:	e7cb      	b.n	800842a <_free_r+0x22>
 8008492:	bd38      	pop	{r3, r4, r5, pc}
 8008494:	20000c04 	.word	0x20000c04

08008498 <malloc>:
 8008498:	4b02      	ldr	r3, [pc, #8]	@ (80084a4 <malloc+0xc>)
 800849a:	4601      	mov	r1, r0
 800849c:	6818      	ldr	r0, [r3, #0]
 800849e:	f000 b825 	b.w	80084ec <_malloc_r>
 80084a2:	bf00      	nop
 80084a4:	20000114 	.word	0x20000114

080084a8 <sbrk_aligned>:
 80084a8:	b570      	push	{r4, r5, r6, lr}
 80084aa:	4e0f      	ldr	r6, [pc, #60]	@ (80084e8 <sbrk_aligned+0x40>)
 80084ac:	460c      	mov	r4, r1
 80084ae:	6831      	ldr	r1, [r6, #0]
 80084b0:	4605      	mov	r5, r0
 80084b2:	b911      	cbnz	r1, 80084ba <sbrk_aligned+0x12>
 80084b4:	f001 fd8c 	bl	8009fd0 <_sbrk_r>
 80084b8:	6030      	str	r0, [r6, #0]
 80084ba:	4621      	mov	r1, r4
 80084bc:	4628      	mov	r0, r5
 80084be:	f001 fd87 	bl	8009fd0 <_sbrk_r>
 80084c2:	1c43      	adds	r3, r0, #1
 80084c4:	d103      	bne.n	80084ce <sbrk_aligned+0x26>
 80084c6:	f04f 34ff 	mov.w	r4, #4294967295
 80084ca:	4620      	mov	r0, r4
 80084cc:	bd70      	pop	{r4, r5, r6, pc}
 80084ce:	1cc4      	adds	r4, r0, #3
 80084d0:	f024 0403 	bic.w	r4, r4, #3
 80084d4:	42a0      	cmp	r0, r4
 80084d6:	d0f8      	beq.n	80084ca <sbrk_aligned+0x22>
 80084d8:	1a21      	subs	r1, r4, r0
 80084da:	4628      	mov	r0, r5
 80084dc:	f001 fd78 	bl	8009fd0 <_sbrk_r>
 80084e0:	3001      	adds	r0, #1
 80084e2:	d1f2      	bne.n	80084ca <sbrk_aligned+0x22>
 80084e4:	e7ef      	b.n	80084c6 <sbrk_aligned+0x1e>
 80084e6:	bf00      	nop
 80084e8:	20000c00 	.word	0x20000c00

080084ec <_malloc_r>:
 80084ec:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80084f0:	1ccd      	adds	r5, r1, #3
 80084f2:	f025 0503 	bic.w	r5, r5, #3
 80084f6:	3508      	adds	r5, #8
 80084f8:	2d0c      	cmp	r5, #12
 80084fa:	bf38      	it	cc
 80084fc:	250c      	movcc	r5, #12
 80084fe:	2d00      	cmp	r5, #0
 8008500:	4606      	mov	r6, r0
 8008502:	db01      	blt.n	8008508 <_malloc_r+0x1c>
 8008504:	42a9      	cmp	r1, r5
 8008506:	d904      	bls.n	8008512 <_malloc_r+0x26>
 8008508:	230c      	movs	r3, #12
 800850a:	6033      	str	r3, [r6, #0]
 800850c:	2000      	movs	r0, #0
 800850e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8008512:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 80085e8 <_malloc_r+0xfc>
 8008516:	f000 f869 	bl	80085ec <__malloc_lock>
 800851a:	f8d8 3000 	ldr.w	r3, [r8]
 800851e:	461c      	mov	r4, r3
 8008520:	bb44      	cbnz	r4, 8008574 <_malloc_r+0x88>
 8008522:	4629      	mov	r1, r5
 8008524:	4630      	mov	r0, r6
 8008526:	f7ff ffbf 	bl	80084a8 <sbrk_aligned>
 800852a:	1c43      	adds	r3, r0, #1
 800852c:	4604      	mov	r4, r0
 800852e:	d158      	bne.n	80085e2 <_malloc_r+0xf6>
 8008530:	f8d8 4000 	ldr.w	r4, [r8]
 8008534:	4627      	mov	r7, r4
 8008536:	2f00      	cmp	r7, #0
 8008538:	d143      	bne.n	80085c2 <_malloc_r+0xd6>
 800853a:	2c00      	cmp	r4, #0
 800853c:	d04b      	beq.n	80085d6 <_malloc_r+0xea>
 800853e:	6823      	ldr	r3, [r4, #0]
 8008540:	4639      	mov	r1, r7
 8008542:	4630      	mov	r0, r6
 8008544:	eb04 0903 	add.w	r9, r4, r3
 8008548:	f001 fd42 	bl	8009fd0 <_sbrk_r>
 800854c:	4581      	cmp	r9, r0
 800854e:	d142      	bne.n	80085d6 <_malloc_r+0xea>
 8008550:	6821      	ldr	r1, [r4, #0]
 8008552:	4630      	mov	r0, r6
 8008554:	1a6d      	subs	r5, r5, r1
 8008556:	4629      	mov	r1, r5
 8008558:	f7ff ffa6 	bl	80084a8 <sbrk_aligned>
 800855c:	3001      	adds	r0, #1
 800855e:	d03a      	beq.n	80085d6 <_malloc_r+0xea>
 8008560:	6823      	ldr	r3, [r4, #0]
 8008562:	442b      	add	r3, r5
 8008564:	6023      	str	r3, [r4, #0]
 8008566:	f8d8 3000 	ldr.w	r3, [r8]
 800856a:	685a      	ldr	r2, [r3, #4]
 800856c:	bb62      	cbnz	r2, 80085c8 <_malloc_r+0xdc>
 800856e:	f8c8 7000 	str.w	r7, [r8]
 8008572:	e00f      	b.n	8008594 <_malloc_r+0xa8>
 8008574:	6822      	ldr	r2, [r4, #0]
 8008576:	1b52      	subs	r2, r2, r5
 8008578:	d420      	bmi.n	80085bc <_malloc_r+0xd0>
 800857a:	2a0b      	cmp	r2, #11
 800857c:	d917      	bls.n	80085ae <_malloc_r+0xc2>
 800857e:	1961      	adds	r1, r4, r5
 8008580:	42a3      	cmp	r3, r4
 8008582:	6025      	str	r5, [r4, #0]
 8008584:	bf18      	it	ne
 8008586:	6059      	strne	r1, [r3, #4]
 8008588:	6863      	ldr	r3, [r4, #4]
 800858a:	bf08      	it	eq
 800858c:	f8c8 1000 	streq.w	r1, [r8]
 8008590:	5162      	str	r2, [r4, r5]
 8008592:	604b      	str	r3, [r1, #4]
 8008594:	4630      	mov	r0, r6
 8008596:	f000 f82f 	bl	80085f8 <__malloc_unlock>
 800859a:	f104 000b 	add.w	r0, r4, #11
 800859e:	1d23      	adds	r3, r4, #4
 80085a0:	f020 0007 	bic.w	r0, r0, #7
 80085a4:	1ac2      	subs	r2, r0, r3
 80085a6:	bf1c      	itt	ne
 80085a8:	1a1b      	subne	r3, r3, r0
 80085aa:	50a3      	strne	r3, [r4, r2]
 80085ac:	e7af      	b.n	800850e <_malloc_r+0x22>
 80085ae:	6862      	ldr	r2, [r4, #4]
 80085b0:	42a3      	cmp	r3, r4
 80085b2:	bf0c      	ite	eq
 80085b4:	f8c8 2000 	streq.w	r2, [r8]
 80085b8:	605a      	strne	r2, [r3, #4]
 80085ba:	e7eb      	b.n	8008594 <_malloc_r+0xa8>
 80085bc:	4623      	mov	r3, r4
 80085be:	6864      	ldr	r4, [r4, #4]
 80085c0:	e7ae      	b.n	8008520 <_malloc_r+0x34>
 80085c2:	463c      	mov	r4, r7
 80085c4:	687f      	ldr	r7, [r7, #4]
 80085c6:	e7b6      	b.n	8008536 <_malloc_r+0x4a>
 80085c8:	461a      	mov	r2, r3
 80085ca:	685b      	ldr	r3, [r3, #4]
 80085cc:	42a3      	cmp	r3, r4
 80085ce:	d1fb      	bne.n	80085c8 <_malloc_r+0xdc>
 80085d0:	2300      	movs	r3, #0
 80085d2:	6053      	str	r3, [r2, #4]
 80085d4:	e7de      	b.n	8008594 <_malloc_r+0xa8>
 80085d6:	230c      	movs	r3, #12
 80085d8:	4630      	mov	r0, r6
 80085da:	6033      	str	r3, [r6, #0]
 80085dc:	f000 f80c 	bl	80085f8 <__malloc_unlock>
 80085e0:	e794      	b.n	800850c <_malloc_r+0x20>
 80085e2:	6005      	str	r5, [r0, #0]
 80085e4:	e7d6      	b.n	8008594 <_malloc_r+0xa8>
 80085e6:	bf00      	nop
 80085e8:	20000c04 	.word	0x20000c04

080085ec <__malloc_lock>:
 80085ec:	4801      	ldr	r0, [pc, #4]	@ (80085f4 <__malloc_lock+0x8>)
 80085ee:	f7ff b872 	b.w	80076d6 <__retarget_lock_acquire_recursive>
 80085f2:	bf00      	nop
 80085f4:	20000bfc 	.word	0x20000bfc

080085f8 <__malloc_unlock>:
 80085f8:	4801      	ldr	r0, [pc, #4]	@ (8008600 <__malloc_unlock+0x8>)
 80085fa:	f7ff b86d 	b.w	80076d8 <__retarget_lock_release_recursive>
 80085fe:	bf00      	nop
 8008600:	20000bfc 	.word	0x20000bfc

08008604 <_Balloc>:
 8008604:	b570      	push	{r4, r5, r6, lr}
 8008606:	69c6      	ldr	r6, [r0, #28]
 8008608:	4604      	mov	r4, r0
 800860a:	460d      	mov	r5, r1
 800860c:	b976      	cbnz	r6, 800862c <_Balloc+0x28>
 800860e:	2010      	movs	r0, #16
 8008610:	f7ff ff42 	bl	8008498 <malloc>
 8008614:	4602      	mov	r2, r0
 8008616:	61e0      	str	r0, [r4, #28]
 8008618:	b920      	cbnz	r0, 8008624 <_Balloc+0x20>
 800861a:	216b      	movs	r1, #107	@ 0x6b
 800861c:	4b17      	ldr	r3, [pc, #92]	@ (800867c <_Balloc+0x78>)
 800861e:	4818      	ldr	r0, [pc, #96]	@ (8008680 <_Balloc+0x7c>)
 8008620:	f7ff f884 	bl	800772c <__assert_func>
 8008624:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8008628:	6006      	str	r6, [r0, #0]
 800862a:	60c6      	str	r6, [r0, #12]
 800862c:	69e6      	ldr	r6, [r4, #28]
 800862e:	68f3      	ldr	r3, [r6, #12]
 8008630:	b183      	cbz	r3, 8008654 <_Balloc+0x50>
 8008632:	69e3      	ldr	r3, [r4, #28]
 8008634:	68db      	ldr	r3, [r3, #12]
 8008636:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 800863a:	b9b8      	cbnz	r0, 800866c <_Balloc+0x68>
 800863c:	2101      	movs	r1, #1
 800863e:	fa01 f605 	lsl.w	r6, r1, r5
 8008642:	1d72      	adds	r2, r6, #5
 8008644:	4620      	mov	r0, r4
 8008646:	0092      	lsls	r2, r2, #2
 8008648:	f001 fcdf 	bl	800a00a <_calloc_r>
 800864c:	b160      	cbz	r0, 8008668 <_Balloc+0x64>
 800864e:	e9c0 5601 	strd	r5, r6, [r0, #4]
 8008652:	e00e      	b.n	8008672 <_Balloc+0x6e>
 8008654:	2221      	movs	r2, #33	@ 0x21
 8008656:	2104      	movs	r1, #4
 8008658:	4620      	mov	r0, r4
 800865a:	f001 fcd6 	bl	800a00a <_calloc_r>
 800865e:	69e3      	ldr	r3, [r4, #28]
 8008660:	60f0      	str	r0, [r6, #12]
 8008662:	68db      	ldr	r3, [r3, #12]
 8008664:	2b00      	cmp	r3, #0
 8008666:	d1e4      	bne.n	8008632 <_Balloc+0x2e>
 8008668:	2000      	movs	r0, #0
 800866a:	bd70      	pop	{r4, r5, r6, pc}
 800866c:	6802      	ldr	r2, [r0, #0]
 800866e:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 8008672:	2300      	movs	r3, #0
 8008674:	e9c0 3303 	strd	r3, r3, [r0, #12]
 8008678:	e7f7      	b.n	800866a <_Balloc+0x66>
 800867a:	bf00      	nop
 800867c:	0800cba6 	.word	0x0800cba6
 8008680:	0800ccc9 	.word	0x0800ccc9

08008684 <_Bfree>:
 8008684:	b570      	push	{r4, r5, r6, lr}
 8008686:	69c6      	ldr	r6, [r0, #28]
 8008688:	4605      	mov	r5, r0
 800868a:	460c      	mov	r4, r1
 800868c:	b976      	cbnz	r6, 80086ac <_Bfree+0x28>
 800868e:	2010      	movs	r0, #16
 8008690:	f7ff ff02 	bl	8008498 <malloc>
 8008694:	4602      	mov	r2, r0
 8008696:	61e8      	str	r0, [r5, #28]
 8008698:	b920      	cbnz	r0, 80086a4 <_Bfree+0x20>
 800869a:	218f      	movs	r1, #143	@ 0x8f
 800869c:	4b08      	ldr	r3, [pc, #32]	@ (80086c0 <_Bfree+0x3c>)
 800869e:	4809      	ldr	r0, [pc, #36]	@ (80086c4 <_Bfree+0x40>)
 80086a0:	f7ff f844 	bl	800772c <__assert_func>
 80086a4:	e9c0 6601 	strd	r6, r6, [r0, #4]
 80086a8:	6006      	str	r6, [r0, #0]
 80086aa:	60c6      	str	r6, [r0, #12]
 80086ac:	b13c      	cbz	r4, 80086be <_Bfree+0x3a>
 80086ae:	69eb      	ldr	r3, [r5, #28]
 80086b0:	6862      	ldr	r2, [r4, #4]
 80086b2:	68db      	ldr	r3, [r3, #12]
 80086b4:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 80086b8:	6021      	str	r1, [r4, #0]
 80086ba:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 80086be:	bd70      	pop	{r4, r5, r6, pc}
 80086c0:	0800cba6 	.word	0x0800cba6
 80086c4:	0800ccc9 	.word	0x0800ccc9

080086c8 <__multadd>:
 80086c8:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80086cc:	4607      	mov	r7, r0
 80086ce:	460c      	mov	r4, r1
 80086d0:	461e      	mov	r6, r3
 80086d2:	2000      	movs	r0, #0
 80086d4:	690d      	ldr	r5, [r1, #16]
 80086d6:	f101 0c14 	add.w	ip, r1, #20
 80086da:	f8dc 3000 	ldr.w	r3, [ip]
 80086de:	3001      	adds	r0, #1
 80086e0:	b299      	uxth	r1, r3
 80086e2:	fb02 6101 	mla	r1, r2, r1, r6
 80086e6:	0c1e      	lsrs	r6, r3, #16
 80086e8:	0c0b      	lsrs	r3, r1, #16
 80086ea:	fb02 3306 	mla	r3, r2, r6, r3
 80086ee:	b289      	uxth	r1, r1
 80086f0:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 80086f4:	4285      	cmp	r5, r0
 80086f6:	ea4f 4613 	mov.w	r6, r3, lsr #16
 80086fa:	f84c 1b04 	str.w	r1, [ip], #4
 80086fe:	dcec      	bgt.n	80086da <__multadd+0x12>
 8008700:	b30e      	cbz	r6, 8008746 <__multadd+0x7e>
 8008702:	68a3      	ldr	r3, [r4, #8]
 8008704:	42ab      	cmp	r3, r5
 8008706:	dc19      	bgt.n	800873c <__multadd+0x74>
 8008708:	6861      	ldr	r1, [r4, #4]
 800870a:	4638      	mov	r0, r7
 800870c:	3101      	adds	r1, #1
 800870e:	f7ff ff79 	bl	8008604 <_Balloc>
 8008712:	4680      	mov	r8, r0
 8008714:	b928      	cbnz	r0, 8008722 <__multadd+0x5a>
 8008716:	4602      	mov	r2, r0
 8008718:	21ba      	movs	r1, #186	@ 0xba
 800871a:	4b0c      	ldr	r3, [pc, #48]	@ (800874c <__multadd+0x84>)
 800871c:	480c      	ldr	r0, [pc, #48]	@ (8008750 <__multadd+0x88>)
 800871e:	f7ff f805 	bl	800772c <__assert_func>
 8008722:	6922      	ldr	r2, [r4, #16]
 8008724:	f104 010c 	add.w	r1, r4, #12
 8008728:	3202      	adds	r2, #2
 800872a:	0092      	lsls	r2, r2, #2
 800872c:	300c      	adds	r0, #12
 800872e:	f7fe ffea 	bl	8007706 <memcpy>
 8008732:	4621      	mov	r1, r4
 8008734:	4638      	mov	r0, r7
 8008736:	f7ff ffa5 	bl	8008684 <_Bfree>
 800873a:	4644      	mov	r4, r8
 800873c:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 8008740:	3501      	adds	r5, #1
 8008742:	615e      	str	r6, [r3, #20]
 8008744:	6125      	str	r5, [r4, #16]
 8008746:	4620      	mov	r0, r4
 8008748:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800874c:	0800ccb8 	.word	0x0800ccb8
 8008750:	0800ccc9 	.word	0x0800ccc9

08008754 <__s2b>:
 8008754:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8008758:	4615      	mov	r5, r2
 800875a:	2209      	movs	r2, #9
 800875c:	461f      	mov	r7, r3
 800875e:	3308      	adds	r3, #8
 8008760:	460c      	mov	r4, r1
 8008762:	fb93 f3f2 	sdiv	r3, r3, r2
 8008766:	4606      	mov	r6, r0
 8008768:	2201      	movs	r2, #1
 800876a:	2100      	movs	r1, #0
 800876c:	429a      	cmp	r2, r3
 800876e:	db09      	blt.n	8008784 <__s2b+0x30>
 8008770:	4630      	mov	r0, r6
 8008772:	f7ff ff47 	bl	8008604 <_Balloc>
 8008776:	b940      	cbnz	r0, 800878a <__s2b+0x36>
 8008778:	4602      	mov	r2, r0
 800877a:	21d3      	movs	r1, #211	@ 0xd3
 800877c:	4b18      	ldr	r3, [pc, #96]	@ (80087e0 <__s2b+0x8c>)
 800877e:	4819      	ldr	r0, [pc, #100]	@ (80087e4 <__s2b+0x90>)
 8008780:	f7fe ffd4 	bl	800772c <__assert_func>
 8008784:	0052      	lsls	r2, r2, #1
 8008786:	3101      	adds	r1, #1
 8008788:	e7f0      	b.n	800876c <__s2b+0x18>
 800878a:	9b08      	ldr	r3, [sp, #32]
 800878c:	2d09      	cmp	r5, #9
 800878e:	6143      	str	r3, [r0, #20]
 8008790:	f04f 0301 	mov.w	r3, #1
 8008794:	6103      	str	r3, [r0, #16]
 8008796:	dd16      	ble.n	80087c6 <__s2b+0x72>
 8008798:	f104 0909 	add.w	r9, r4, #9
 800879c:	46c8      	mov	r8, r9
 800879e:	442c      	add	r4, r5
 80087a0:	f818 3b01 	ldrb.w	r3, [r8], #1
 80087a4:	4601      	mov	r1, r0
 80087a6:	220a      	movs	r2, #10
 80087a8:	4630      	mov	r0, r6
 80087aa:	3b30      	subs	r3, #48	@ 0x30
 80087ac:	f7ff ff8c 	bl	80086c8 <__multadd>
 80087b0:	45a0      	cmp	r8, r4
 80087b2:	d1f5      	bne.n	80087a0 <__s2b+0x4c>
 80087b4:	f1a5 0408 	sub.w	r4, r5, #8
 80087b8:	444c      	add	r4, r9
 80087ba:	1b2d      	subs	r5, r5, r4
 80087bc:	1963      	adds	r3, r4, r5
 80087be:	42bb      	cmp	r3, r7
 80087c0:	db04      	blt.n	80087cc <__s2b+0x78>
 80087c2:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80087c6:	2509      	movs	r5, #9
 80087c8:	340a      	adds	r4, #10
 80087ca:	e7f6      	b.n	80087ba <__s2b+0x66>
 80087cc:	f814 3b01 	ldrb.w	r3, [r4], #1
 80087d0:	4601      	mov	r1, r0
 80087d2:	220a      	movs	r2, #10
 80087d4:	4630      	mov	r0, r6
 80087d6:	3b30      	subs	r3, #48	@ 0x30
 80087d8:	f7ff ff76 	bl	80086c8 <__multadd>
 80087dc:	e7ee      	b.n	80087bc <__s2b+0x68>
 80087de:	bf00      	nop
 80087e0:	0800ccb8 	.word	0x0800ccb8
 80087e4:	0800ccc9 	.word	0x0800ccc9

080087e8 <__hi0bits>:
 80087e8:	4603      	mov	r3, r0
 80087ea:	f5b0 3f80 	cmp.w	r0, #65536	@ 0x10000
 80087ee:	bf3a      	itte	cc
 80087f0:	0403      	lslcc	r3, r0, #16
 80087f2:	2010      	movcc	r0, #16
 80087f4:	2000      	movcs	r0, #0
 80087f6:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 80087fa:	bf3c      	itt	cc
 80087fc:	021b      	lslcc	r3, r3, #8
 80087fe:	3008      	addcc	r0, #8
 8008800:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8008804:	bf3c      	itt	cc
 8008806:	011b      	lslcc	r3, r3, #4
 8008808:	3004      	addcc	r0, #4
 800880a:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800880e:	bf3c      	itt	cc
 8008810:	009b      	lslcc	r3, r3, #2
 8008812:	3002      	addcc	r0, #2
 8008814:	2b00      	cmp	r3, #0
 8008816:	db05      	blt.n	8008824 <__hi0bits+0x3c>
 8008818:	f013 4f80 	tst.w	r3, #1073741824	@ 0x40000000
 800881c:	f100 0001 	add.w	r0, r0, #1
 8008820:	bf08      	it	eq
 8008822:	2020      	moveq	r0, #32
 8008824:	4770      	bx	lr

08008826 <__lo0bits>:
 8008826:	6803      	ldr	r3, [r0, #0]
 8008828:	4602      	mov	r2, r0
 800882a:	f013 0007 	ands.w	r0, r3, #7
 800882e:	d00b      	beq.n	8008848 <__lo0bits+0x22>
 8008830:	07d9      	lsls	r1, r3, #31
 8008832:	d421      	bmi.n	8008878 <__lo0bits+0x52>
 8008834:	0798      	lsls	r0, r3, #30
 8008836:	bf49      	itett	mi
 8008838:	085b      	lsrmi	r3, r3, #1
 800883a:	089b      	lsrpl	r3, r3, #2
 800883c:	2001      	movmi	r0, #1
 800883e:	6013      	strmi	r3, [r2, #0]
 8008840:	bf5c      	itt	pl
 8008842:	2002      	movpl	r0, #2
 8008844:	6013      	strpl	r3, [r2, #0]
 8008846:	4770      	bx	lr
 8008848:	b299      	uxth	r1, r3
 800884a:	b909      	cbnz	r1, 8008850 <__lo0bits+0x2a>
 800884c:	2010      	movs	r0, #16
 800884e:	0c1b      	lsrs	r3, r3, #16
 8008850:	b2d9      	uxtb	r1, r3
 8008852:	b909      	cbnz	r1, 8008858 <__lo0bits+0x32>
 8008854:	3008      	adds	r0, #8
 8008856:	0a1b      	lsrs	r3, r3, #8
 8008858:	0719      	lsls	r1, r3, #28
 800885a:	bf04      	itt	eq
 800885c:	091b      	lsreq	r3, r3, #4
 800885e:	3004      	addeq	r0, #4
 8008860:	0799      	lsls	r1, r3, #30
 8008862:	bf04      	itt	eq
 8008864:	089b      	lsreq	r3, r3, #2
 8008866:	3002      	addeq	r0, #2
 8008868:	07d9      	lsls	r1, r3, #31
 800886a:	d403      	bmi.n	8008874 <__lo0bits+0x4e>
 800886c:	085b      	lsrs	r3, r3, #1
 800886e:	f100 0001 	add.w	r0, r0, #1
 8008872:	d003      	beq.n	800887c <__lo0bits+0x56>
 8008874:	6013      	str	r3, [r2, #0]
 8008876:	4770      	bx	lr
 8008878:	2000      	movs	r0, #0
 800887a:	4770      	bx	lr
 800887c:	2020      	movs	r0, #32
 800887e:	4770      	bx	lr

08008880 <__i2b>:
 8008880:	b510      	push	{r4, lr}
 8008882:	460c      	mov	r4, r1
 8008884:	2101      	movs	r1, #1
 8008886:	f7ff febd 	bl	8008604 <_Balloc>
 800888a:	4602      	mov	r2, r0
 800888c:	b928      	cbnz	r0, 800889a <__i2b+0x1a>
 800888e:	f240 1145 	movw	r1, #325	@ 0x145
 8008892:	4b04      	ldr	r3, [pc, #16]	@ (80088a4 <__i2b+0x24>)
 8008894:	4804      	ldr	r0, [pc, #16]	@ (80088a8 <__i2b+0x28>)
 8008896:	f7fe ff49 	bl	800772c <__assert_func>
 800889a:	2301      	movs	r3, #1
 800889c:	6144      	str	r4, [r0, #20]
 800889e:	6103      	str	r3, [r0, #16]
 80088a0:	bd10      	pop	{r4, pc}
 80088a2:	bf00      	nop
 80088a4:	0800ccb8 	.word	0x0800ccb8
 80088a8:	0800ccc9 	.word	0x0800ccc9

080088ac <__multiply>:
 80088ac:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80088b0:	4614      	mov	r4, r2
 80088b2:	690a      	ldr	r2, [r1, #16]
 80088b4:	6923      	ldr	r3, [r4, #16]
 80088b6:	460f      	mov	r7, r1
 80088b8:	429a      	cmp	r2, r3
 80088ba:	bfa2      	ittt	ge
 80088bc:	4623      	movge	r3, r4
 80088be:	460c      	movge	r4, r1
 80088c0:	461f      	movge	r7, r3
 80088c2:	f8d4 a010 	ldr.w	sl, [r4, #16]
 80088c6:	f8d7 9010 	ldr.w	r9, [r7, #16]
 80088ca:	68a3      	ldr	r3, [r4, #8]
 80088cc:	6861      	ldr	r1, [r4, #4]
 80088ce:	eb0a 0609 	add.w	r6, sl, r9
 80088d2:	42b3      	cmp	r3, r6
 80088d4:	b085      	sub	sp, #20
 80088d6:	bfb8      	it	lt
 80088d8:	3101      	addlt	r1, #1
 80088da:	f7ff fe93 	bl	8008604 <_Balloc>
 80088de:	b930      	cbnz	r0, 80088ee <__multiply+0x42>
 80088e0:	4602      	mov	r2, r0
 80088e2:	f44f 71b1 	mov.w	r1, #354	@ 0x162
 80088e6:	4b43      	ldr	r3, [pc, #268]	@ (80089f4 <__multiply+0x148>)
 80088e8:	4843      	ldr	r0, [pc, #268]	@ (80089f8 <__multiply+0x14c>)
 80088ea:	f7fe ff1f 	bl	800772c <__assert_func>
 80088ee:	f100 0514 	add.w	r5, r0, #20
 80088f2:	462b      	mov	r3, r5
 80088f4:	2200      	movs	r2, #0
 80088f6:	eb05 0886 	add.w	r8, r5, r6, lsl #2
 80088fa:	4543      	cmp	r3, r8
 80088fc:	d321      	bcc.n	8008942 <__multiply+0x96>
 80088fe:	f107 0114 	add.w	r1, r7, #20
 8008902:	f104 0214 	add.w	r2, r4, #20
 8008906:	eb02 028a 	add.w	r2, r2, sl, lsl #2
 800890a:	eb01 0389 	add.w	r3, r1, r9, lsl #2
 800890e:	9302      	str	r3, [sp, #8]
 8008910:	1b13      	subs	r3, r2, r4
 8008912:	3b15      	subs	r3, #21
 8008914:	f023 0303 	bic.w	r3, r3, #3
 8008918:	3304      	adds	r3, #4
 800891a:	f104 0715 	add.w	r7, r4, #21
 800891e:	42ba      	cmp	r2, r7
 8008920:	bf38      	it	cc
 8008922:	2304      	movcc	r3, #4
 8008924:	9301      	str	r3, [sp, #4]
 8008926:	9b02      	ldr	r3, [sp, #8]
 8008928:	9103      	str	r1, [sp, #12]
 800892a:	428b      	cmp	r3, r1
 800892c:	d80c      	bhi.n	8008948 <__multiply+0x9c>
 800892e:	2e00      	cmp	r6, #0
 8008930:	dd03      	ble.n	800893a <__multiply+0x8e>
 8008932:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 8008936:	2b00      	cmp	r3, #0
 8008938:	d05a      	beq.n	80089f0 <__multiply+0x144>
 800893a:	6106      	str	r6, [r0, #16]
 800893c:	b005      	add	sp, #20
 800893e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008942:	f843 2b04 	str.w	r2, [r3], #4
 8008946:	e7d8      	b.n	80088fa <__multiply+0x4e>
 8008948:	f8b1 a000 	ldrh.w	sl, [r1]
 800894c:	f1ba 0f00 	cmp.w	sl, #0
 8008950:	d023      	beq.n	800899a <__multiply+0xee>
 8008952:	46a9      	mov	r9, r5
 8008954:	f04f 0c00 	mov.w	ip, #0
 8008958:	f104 0e14 	add.w	lr, r4, #20
 800895c:	f85e 7b04 	ldr.w	r7, [lr], #4
 8008960:	f8d9 3000 	ldr.w	r3, [r9]
 8008964:	fa1f fb87 	uxth.w	fp, r7
 8008968:	b29b      	uxth	r3, r3
 800896a:	fb0a 330b 	mla	r3, sl, fp, r3
 800896e:	4463      	add	r3, ip
 8008970:	f8d9 c000 	ldr.w	ip, [r9]
 8008974:	0c3f      	lsrs	r7, r7, #16
 8008976:	ea4f 4c1c 	mov.w	ip, ip, lsr #16
 800897a:	fb0a c707 	mla	r7, sl, r7, ip
 800897e:	eb07 4713 	add.w	r7, r7, r3, lsr #16
 8008982:	b29b      	uxth	r3, r3
 8008984:	ea43 4307 	orr.w	r3, r3, r7, lsl #16
 8008988:	4572      	cmp	r2, lr
 800898a:	ea4f 4c17 	mov.w	ip, r7, lsr #16
 800898e:	f849 3b04 	str.w	r3, [r9], #4
 8008992:	d8e3      	bhi.n	800895c <__multiply+0xb0>
 8008994:	9b01      	ldr	r3, [sp, #4]
 8008996:	f845 c003 	str.w	ip, [r5, r3]
 800899a:	9b03      	ldr	r3, [sp, #12]
 800899c:	3104      	adds	r1, #4
 800899e:	f8b3 9002 	ldrh.w	r9, [r3, #2]
 80089a2:	f1b9 0f00 	cmp.w	r9, #0
 80089a6:	d021      	beq.n	80089ec <__multiply+0x140>
 80089a8:	46ae      	mov	lr, r5
 80089aa:	f04f 0a00 	mov.w	sl, #0
 80089ae:	682b      	ldr	r3, [r5, #0]
 80089b0:	f104 0c14 	add.w	ip, r4, #20
 80089b4:	f8bc b000 	ldrh.w	fp, [ip]
 80089b8:	f8be 7002 	ldrh.w	r7, [lr, #2]
 80089bc:	b29b      	uxth	r3, r3
 80089be:	fb09 770b 	mla	r7, r9, fp, r7
 80089c2:	4457      	add	r7, sl
 80089c4:	ea43 4307 	orr.w	r3, r3, r7, lsl #16
 80089c8:	f84e 3b04 	str.w	r3, [lr], #4
 80089cc:	f85c 3b04 	ldr.w	r3, [ip], #4
 80089d0:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 80089d4:	f8be 3000 	ldrh.w	r3, [lr]
 80089d8:	4562      	cmp	r2, ip
 80089da:	fb09 330a 	mla	r3, r9, sl, r3
 80089de:	eb03 4317 	add.w	r3, r3, r7, lsr #16
 80089e2:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 80089e6:	d8e5      	bhi.n	80089b4 <__multiply+0x108>
 80089e8:	9f01      	ldr	r7, [sp, #4]
 80089ea:	51eb      	str	r3, [r5, r7]
 80089ec:	3504      	adds	r5, #4
 80089ee:	e79a      	b.n	8008926 <__multiply+0x7a>
 80089f0:	3e01      	subs	r6, #1
 80089f2:	e79c      	b.n	800892e <__multiply+0x82>
 80089f4:	0800ccb8 	.word	0x0800ccb8
 80089f8:	0800ccc9 	.word	0x0800ccc9

080089fc <__pow5mult>:
 80089fc:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8008a00:	4615      	mov	r5, r2
 8008a02:	f012 0203 	ands.w	r2, r2, #3
 8008a06:	4607      	mov	r7, r0
 8008a08:	460e      	mov	r6, r1
 8008a0a:	d007      	beq.n	8008a1c <__pow5mult+0x20>
 8008a0c:	4c25      	ldr	r4, [pc, #148]	@ (8008aa4 <__pow5mult+0xa8>)
 8008a0e:	3a01      	subs	r2, #1
 8008a10:	2300      	movs	r3, #0
 8008a12:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 8008a16:	f7ff fe57 	bl	80086c8 <__multadd>
 8008a1a:	4606      	mov	r6, r0
 8008a1c:	10ad      	asrs	r5, r5, #2
 8008a1e:	d03d      	beq.n	8008a9c <__pow5mult+0xa0>
 8008a20:	69fc      	ldr	r4, [r7, #28]
 8008a22:	b97c      	cbnz	r4, 8008a44 <__pow5mult+0x48>
 8008a24:	2010      	movs	r0, #16
 8008a26:	f7ff fd37 	bl	8008498 <malloc>
 8008a2a:	4602      	mov	r2, r0
 8008a2c:	61f8      	str	r0, [r7, #28]
 8008a2e:	b928      	cbnz	r0, 8008a3c <__pow5mult+0x40>
 8008a30:	f240 11b3 	movw	r1, #435	@ 0x1b3
 8008a34:	4b1c      	ldr	r3, [pc, #112]	@ (8008aa8 <__pow5mult+0xac>)
 8008a36:	481d      	ldr	r0, [pc, #116]	@ (8008aac <__pow5mult+0xb0>)
 8008a38:	f7fe fe78 	bl	800772c <__assert_func>
 8008a3c:	e9c0 4401 	strd	r4, r4, [r0, #4]
 8008a40:	6004      	str	r4, [r0, #0]
 8008a42:	60c4      	str	r4, [r0, #12]
 8008a44:	f8d7 801c 	ldr.w	r8, [r7, #28]
 8008a48:	f8d8 4008 	ldr.w	r4, [r8, #8]
 8008a4c:	b94c      	cbnz	r4, 8008a62 <__pow5mult+0x66>
 8008a4e:	f240 2171 	movw	r1, #625	@ 0x271
 8008a52:	4638      	mov	r0, r7
 8008a54:	f7ff ff14 	bl	8008880 <__i2b>
 8008a58:	2300      	movs	r3, #0
 8008a5a:	4604      	mov	r4, r0
 8008a5c:	f8c8 0008 	str.w	r0, [r8, #8]
 8008a60:	6003      	str	r3, [r0, #0]
 8008a62:	f04f 0900 	mov.w	r9, #0
 8008a66:	07eb      	lsls	r3, r5, #31
 8008a68:	d50a      	bpl.n	8008a80 <__pow5mult+0x84>
 8008a6a:	4631      	mov	r1, r6
 8008a6c:	4622      	mov	r2, r4
 8008a6e:	4638      	mov	r0, r7
 8008a70:	f7ff ff1c 	bl	80088ac <__multiply>
 8008a74:	4680      	mov	r8, r0
 8008a76:	4631      	mov	r1, r6
 8008a78:	4638      	mov	r0, r7
 8008a7a:	f7ff fe03 	bl	8008684 <_Bfree>
 8008a7e:	4646      	mov	r6, r8
 8008a80:	106d      	asrs	r5, r5, #1
 8008a82:	d00b      	beq.n	8008a9c <__pow5mult+0xa0>
 8008a84:	6820      	ldr	r0, [r4, #0]
 8008a86:	b938      	cbnz	r0, 8008a98 <__pow5mult+0x9c>
 8008a88:	4622      	mov	r2, r4
 8008a8a:	4621      	mov	r1, r4
 8008a8c:	4638      	mov	r0, r7
 8008a8e:	f7ff ff0d 	bl	80088ac <__multiply>
 8008a92:	6020      	str	r0, [r4, #0]
 8008a94:	f8c0 9000 	str.w	r9, [r0]
 8008a98:	4604      	mov	r4, r0
 8008a9a:	e7e4      	b.n	8008a66 <__pow5mult+0x6a>
 8008a9c:	4630      	mov	r0, r6
 8008a9e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8008aa2:	bf00      	nop
 8008aa4:	0800cd24 	.word	0x0800cd24
 8008aa8:	0800cba6 	.word	0x0800cba6
 8008aac:	0800ccc9 	.word	0x0800ccc9

08008ab0 <__lshift>:
 8008ab0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8008ab4:	460c      	mov	r4, r1
 8008ab6:	4607      	mov	r7, r0
 8008ab8:	4691      	mov	r9, r2
 8008aba:	6923      	ldr	r3, [r4, #16]
 8008abc:	6849      	ldr	r1, [r1, #4]
 8008abe:	eb03 1862 	add.w	r8, r3, r2, asr #5
 8008ac2:	68a3      	ldr	r3, [r4, #8]
 8008ac4:	ea4f 1a62 	mov.w	sl, r2, asr #5
 8008ac8:	f108 0601 	add.w	r6, r8, #1
 8008acc:	42b3      	cmp	r3, r6
 8008ace:	db0b      	blt.n	8008ae8 <__lshift+0x38>
 8008ad0:	4638      	mov	r0, r7
 8008ad2:	f7ff fd97 	bl	8008604 <_Balloc>
 8008ad6:	4605      	mov	r5, r0
 8008ad8:	b948      	cbnz	r0, 8008aee <__lshift+0x3e>
 8008ada:	4602      	mov	r2, r0
 8008adc:	f44f 71ef 	mov.w	r1, #478	@ 0x1de
 8008ae0:	4b27      	ldr	r3, [pc, #156]	@ (8008b80 <__lshift+0xd0>)
 8008ae2:	4828      	ldr	r0, [pc, #160]	@ (8008b84 <__lshift+0xd4>)
 8008ae4:	f7fe fe22 	bl	800772c <__assert_func>
 8008ae8:	3101      	adds	r1, #1
 8008aea:	005b      	lsls	r3, r3, #1
 8008aec:	e7ee      	b.n	8008acc <__lshift+0x1c>
 8008aee:	2300      	movs	r3, #0
 8008af0:	f100 0114 	add.w	r1, r0, #20
 8008af4:	f100 0210 	add.w	r2, r0, #16
 8008af8:	4618      	mov	r0, r3
 8008afa:	4553      	cmp	r3, sl
 8008afc:	db33      	blt.n	8008b66 <__lshift+0xb6>
 8008afe:	6920      	ldr	r0, [r4, #16]
 8008b00:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 8008b04:	f104 0314 	add.w	r3, r4, #20
 8008b08:	f019 091f 	ands.w	r9, r9, #31
 8008b0c:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 8008b10:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 8008b14:	d02b      	beq.n	8008b6e <__lshift+0xbe>
 8008b16:	468a      	mov	sl, r1
 8008b18:	2200      	movs	r2, #0
 8008b1a:	f1c9 0e20 	rsb	lr, r9, #32
 8008b1e:	6818      	ldr	r0, [r3, #0]
 8008b20:	fa00 f009 	lsl.w	r0, r0, r9
 8008b24:	4310      	orrs	r0, r2
 8008b26:	f84a 0b04 	str.w	r0, [sl], #4
 8008b2a:	f853 2b04 	ldr.w	r2, [r3], #4
 8008b2e:	459c      	cmp	ip, r3
 8008b30:	fa22 f20e 	lsr.w	r2, r2, lr
 8008b34:	d8f3      	bhi.n	8008b1e <__lshift+0x6e>
 8008b36:	ebac 0304 	sub.w	r3, ip, r4
 8008b3a:	3b15      	subs	r3, #21
 8008b3c:	f023 0303 	bic.w	r3, r3, #3
 8008b40:	3304      	adds	r3, #4
 8008b42:	f104 0015 	add.w	r0, r4, #21
 8008b46:	4584      	cmp	ip, r0
 8008b48:	bf38      	it	cc
 8008b4a:	2304      	movcc	r3, #4
 8008b4c:	50ca      	str	r2, [r1, r3]
 8008b4e:	b10a      	cbz	r2, 8008b54 <__lshift+0xa4>
 8008b50:	f108 0602 	add.w	r6, r8, #2
 8008b54:	3e01      	subs	r6, #1
 8008b56:	4638      	mov	r0, r7
 8008b58:	4621      	mov	r1, r4
 8008b5a:	612e      	str	r6, [r5, #16]
 8008b5c:	f7ff fd92 	bl	8008684 <_Bfree>
 8008b60:	4628      	mov	r0, r5
 8008b62:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8008b66:	f842 0f04 	str.w	r0, [r2, #4]!
 8008b6a:	3301      	adds	r3, #1
 8008b6c:	e7c5      	b.n	8008afa <__lshift+0x4a>
 8008b6e:	3904      	subs	r1, #4
 8008b70:	f853 2b04 	ldr.w	r2, [r3], #4
 8008b74:	459c      	cmp	ip, r3
 8008b76:	f841 2f04 	str.w	r2, [r1, #4]!
 8008b7a:	d8f9      	bhi.n	8008b70 <__lshift+0xc0>
 8008b7c:	e7ea      	b.n	8008b54 <__lshift+0xa4>
 8008b7e:	bf00      	nop
 8008b80:	0800ccb8 	.word	0x0800ccb8
 8008b84:	0800ccc9 	.word	0x0800ccc9

08008b88 <__mcmp>:
 8008b88:	4603      	mov	r3, r0
 8008b8a:	690a      	ldr	r2, [r1, #16]
 8008b8c:	6900      	ldr	r0, [r0, #16]
 8008b8e:	b530      	push	{r4, r5, lr}
 8008b90:	1a80      	subs	r0, r0, r2
 8008b92:	d10e      	bne.n	8008bb2 <__mcmp+0x2a>
 8008b94:	3314      	adds	r3, #20
 8008b96:	3114      	adds	r1, #20
 8008b98:	eb03 0482 	add.w	r4, r3, r2, lsl #2
 8008b9c:	eb01 0182 	add.w	r1, r1, r2, lsl #2
 8008ba0:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 8008ba4:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 8008ba8:	4295      	cmp	r5, r2
 8008baa:	d003      	beq.n	8008bb4 <__mcmp+0x2c>
 8008bac:	d205      	bcs.n	8008bba <__mcmp+0x32>
 8008bae:	f04f 30ff 	mov.w	r0, #4294967295
 8008bb2:	bd30      	pop	{r4, r5, pc}
 8008bb4:	42a3      	cmp	r3, r4
 8008bb6:	d3f3      	bcc.n	8008ba0 <__mcmp+0x18>
 8008bb8:	e7fb      	b.n	8008bb2 <__mcmp+0x2a>
 8008bba:	2001      	movs	r0, #1
 8008bbc:	e7f9      	b.n	8008bb2 <__mcmp+0x2a>
	...

08008bc0 <__mdiff>:
 8008bc0:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008bc4:	4689      	mov	r9, r1
 8008bc6:	4606      	mov	r6, r0
 8008bc8:	4611      	mov	r1, r2
 8008bca:	4648      	mov	r0, r9
 8008bcc:	4614      	mov	r4, r2
 8008bce:	f7ff ffdb 	bl	8008b88 <__mcmp>
 8008bd2:	1e05      	subs	r5, r0, #0
 8008bd4:	d112      	bne.n	8008bfc <__mdiff+0x3c>
 8008bd6:	4629      	mov	r1, r5
 8008bd8:	4630      	mov	r0, r6
 8008bda:	f7ff fd13 	bl	8008604 <_Balloc>
 8008bde:	4602      	mov	r2, r0
 8008be0:	b928      	cbnz	r0, 8008bee <__mdiff+0x2e>
 8008be2:	f240 2137 	movw	r1, #567	@ 0x237
 8008be6:	4b3e      	ldr	r3, [pc, #248]	@ (8008ce0 <__mdiff+0x120>)
 8008be8:	483e      	ldr	r0, [pc, #248]	@ (8008ce4 <__mdiff+0x124>)
 8008bea:	f7fe fd9f 	bl	800772c <__assert_func>
 8008bee:	2301      	movs	r3, #1
 8008bf0:	e9c0 3504 	strd	r3, r5, [r0, #16]
 8008bf4:	4610      	mov	r0, r2
 8008bf6:	b003      	add	sp, #12
 8008bf8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008bfc:	bfbc      	itt	lt
 8008bfe:	464b      	movlt	r3, r9
 8008c00:	46a1      	movlt	r9, r4
 8008c02:	4630      	mov	r0, r6
 8008c04:	f8d9 1004 	ldr.w	r1, [r9, #4]
 8008c08:	bfba      	itte	lt
 8008c0a:	461c      	movlt	r4, r3
 8008c0c:	2501      	movlt	r5, #1
 8008c0e:	2500      	movge	r5, #0
 8008c10:	f7ff fcf8 	bl	8008604 <_Balloc>
 8008c14:	4602      	mov	r2, r0
 8008c16:	b918      	cbnz	r0, 8008c20 <__mdiff+0x60>
 8008c18:	f240 2145 	movw	r1, #581	@ 0x245
 8008c1c:	4b30      	ldr	r3, [pc, #192]	@ (8008ce0 <__mdiff+0x120>)
 8008c1e:	e7e3      	b.n	8008be8 <__mdiff+0x28>
 8008c20:	f100 0b14 	add.w	fp, r0, #20
 8008c24:	f8d9 7010 	ldr.w	r7, [r9, #16]
 8008c28:	f109 0310 	add.w	r3, r9, #16
 8008c2c:	60c5      	str	r5, [r0, #12]
 8008c2e:	f04f 0c00 	mov.w	ip, #0
 8008c32:	f109 0514 	add.w	r5, r9, #20
 8008c36:	46d9      	mov	r9, fp
 8008c38:	6926      	ldr	r6, [r4, #16]
 8008c3a:	f104 0e14 	add.w	lr, r4, #20
 8008c3e:	eb05 0887 	add.w	r8, r5, r7, lsl #2
 8008c42:	eb0e 0686 	add.w	r6, lr, r6, lsl #2
 8008c46:	9301      	str	r3, [sp, #4]
 8008c48:	9b01      	ldr	r3, [sp, #4]
 8008c4a:	f85e 0b04 	ldr.w	r0, [lr], #4
 8008c4e:	f853 af04 	ldr.w	sl, [r3, #4]!
 8008c52:	b281      	uxth	r1, r0
 8008c54:	9301      	str	r3, [sp, #4]
 8008c56:	fa1f f38a 	uxth.w	r3, sl
 8008c5a:	1a5b      	subs	r3, r3, r1
 8008c5c:	0c00      	lsrs	r0, r0, #16
 8008c5e:	4463      	add	r3, ip
 8008c60:	ebc0 401a 	rsb	r0, r0, sl, lsr #16
 8008c64:	eb00 4023 	add.w	r0, r0, r3, asr #16
 8008c68:	b29b      	uxth	r3, r3
 8008c6a:	ea43 4300 	orr.w	r3, r3, r0, lsl #16
 8008c6e:	4576      	cmp	r6, lr
 8008c70:	ea4f 4c20 	mov.w	ip, r0, asr #16
 8008c74:	f849 3b04 	str.w	r3, [r9], #4
 8008c78:	d8e6      	bhi.n	8008c48 <__mdiff+0x88>
 8008c7a:	1b33      	subs	r3, r6, r4
 8008c7c:	3b15      	subs	r3, #21
 8008c7e:	f023 0303 	bic.w	r3, r3, #3
 8008c82:	3415      	adds	r4, #21
 8008c84:	3304      	adds	r3, #4
 8008c86:	42a6      	cmp	r6, r4
 8008c88:	bf38      	it	cc
 8008c8a:	2304      	movcc	r3, #4
 8008c8c:	441d      	add	r5, r3
 8008c8e:	445b      	add	r3, fp
 8008c90:	461e      	mov	r6, r3
 8008c92:	462c      	mov	r4, r5
 8008c94:	4544      	cmp	r4, r8
 8008c96:	d30e      	bcc.n	8008cb6 <__mdiff+0xf6>
 8008c98:	f108 0103 	add.w	r1, r8, #3
 8008c9c:	1b49      	subs	r1, r1, r5
 8008c9e:	f021 0103 	bic.w	r1, r1, #3
 8008ca2:	3d03      	subs	r5, #3
 8008ca4:	45a8      	cmp	r8, r5
 8008ca6:	bf38      	it	cc
 8008ca8:	2100      	movcc	r1, #0
 8008caa:	440b      	add	r3, r1
 8008cac:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 8008cb0:	b199      	cbz	r1, 8008cda <__mdiff+0x11a>
 8008cb2:	6117      	str	r7, [r2, #16]
 8008cb4:	e79e      	b.n	8008bf4 <__mdiff+0x34>
 8008cb6:	46e6      	mov	lr, ip
 8008cb8:	f854 1b04 	ldr.w	r1, [r4], #4
 8008cbc:	fa1f fc81 	uxth.w	ip, r1
 8008cc0:	44f4      	add	ip, lr
 8008cc2:	0c08      	lsrs	r0, r1, #16
 8008cc4:	4471      	add	r1, lr
 8008cc6:	eb00 402c 	add.w	r0, r0, ip, asr #16
 8008cca:	b289      	uxth	r1, r1
 8008ccc:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 8008cd0:	ea4f 4c20 	mov.w	ip, r0, asr #16
 8008cd4:	f846 1b04 	str.w	r1, [r6], #4
 8008cd8:	e7dc      	b.n	8008c94 <__mdiff+0xd4>
 8008cda:	3f01      	subs	r7, #1
 8008cdc:	e7e6      	b.n	8008cac <__mdiff+0xec>
 8008cde:	bf00      	nop
 8008ce0:	0800ccb8 	.word	0x0800ccb8
 8008ce4:	0800ccc9 	.word	0x0800ccc9

08008ce8 <__ulp>:
 8008ce8:	4b0e      	ldr	r3, [pc, #56]	@ (8008d24 <__ulp+0x3c>)
 8008cea:	400b      	ands	r3, r1
 8008cec:	f1a3 7350 	sub.w	r3, r3, #54525952	@ 0x3400000
 8008cf0:	2b00      	cmp	r3, #0
 8008cf2:	dc08      	bgt.n	8008d06 <__ulp+0x1e>
 8008cf4:	425b      	negs	r3, r3
 8008cf6:	f1b3 7fa0 	cmp.w	r3, #20971520	@ 0x1400000
 8008cfa:	ea4f 5223 	mov.w	r2, r3, asr #20
 8008cfe:	da04      	bge.n	8008d0a <__ulp+0x22>
 8008d00:	f44f 2300 	mov.w	r3, #524288	@ 0x80000
 8008d04:	4113      	asrs	r3, r2
 8008d06:	2200      	movs	r2, #0
 8008d08:	e008      	b.n	8008d1c <__ulp+0x34>
 8008d0a:	f1a2 0314 	sub.w	r3, r2, #20
 8008d0e:	2b1e      	cmp	r3, #30
 8008d10:	bfd6      	itet	le
 8008d12:	f04f 4200 	movle.w	r2, #2147483648	@ 0x80000000
 8008d16:	2201      	movgt	r2, #1
 8008d18:	40da      	lsrle	r2, r3
 8008d1a:	2300      	movs	r3, #0
 8008d1c:	4619      	mov	r1, r3
 8008d1e:	4610      	mov	r0, r2
 8008d20:	4770      	bx	lr
 8008d22:	bf00      	nop
 8008d24:	7ff00000 	.word	0x7ff00000

08008d28 <__b2d>:
 8008d28:	6902      	ldr	r2, [r0, #16]
 8008d2a:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8008d2c:	f100 0614 	add.w	r6, r0, #20
 8008d30:	eb06 0282 	add.w	r2, r6, r2, lsl #2
 8008d34:	f852 4c04 	ldr.w	r4, [r2, #-4]
 8008d38:	4f1e      	ldr	r7, [pc, #120]	@ (8008db4 <__b2d+0x8c>)
 8008d3a:	4620      	mov	r0, r4
 8008d3c:	f7ff fd54 	bl	80087e8 <__hi0bits>
 8008d40:	4603      	mov	r3, r0
 8008d42:	f1c0 0020 	rsb	r0, r0, #32
 8008d46:	2b0a      	cmp	r3, #10
 8008d48:	f1a2 0504 	sub.w	r5, r2, #4
 8008d4c:	6008      	str	r0, [r1, #0]
 8008d4e:	dc12      	bgt.n	8008d76 <__b2d+0x4e>
 8008d50:	42ae      	cmp	r6, r5
 8008d52:	bf2c      	ite	cs
 8008d54:	2200      	movcs	r2, #0
 8008d56:	f852 2c08 	ldrcc.w	r2, [r2, #-8]
 8008d5a:	f1c3 0c0b 	rsb	ip, r3, #11
 8008d5e:	3315      	adds	r3, #21
 8008d60:	fa24 fe0c 	lsr.w	lr, r4, ip
 8008d64:	fa04 f303 	lsl.w	r3, r4, r3
 8008d68:	fa22 f20c 	lsr.w	r2, r2, ip
 8008d6c:	ea4e 0107 	orr.w	r1, lr, r7
 8008d70:	431a      	orrs	r2, r3
 8008d72:	4610      	mov	r0, r2
 8008d74:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8008d76:	42ae      	cmp	r6, r5
 8008d78:	bf36      	itet	cc
 8008d7a:	f1a2 0508 	subcc.w	r5, r2, #8
 8008d7e:	2200      	movcs	r2, #0
 8008d80:	f852 2c08 	ldrcc.w	r2, [r2, #-8]
 8008d84:	3b0b      	subs	r3, #11
 8008d86:	d012      	beq.n	8008dae <__b2d+0x86>
 8008d88:	f1c3 0720 	rsb	r7, r3, #32
 8008d8c:	fa22 f107 	lsr.w	r1, r2, r7
 8008d90:	409c      	lsls	r4, r3
 8008d92:	430c      	orrs	r4, r1
 8008d94:	42b5      	cmp	r5, r6
 8008d96:	f044 517f 	orr.w	r1, r4, #1069547520	@ 0x3fc00000
 8008d9a:	bf94      	ite	ls
 8008d9c:	2400      	movls	r4, #0
 8008d9e:	f855 4c04 	ldrhi.w	r4, [r5, #-4]
 8008da2:	409a      	lsls	r2, r3
 8008da4:	40fc      	lsrs	r4, r7
 8008da6:	f441 1140 	orr.w	r1, r1, #3145728	@ 0x300000
 8008daa:	4322      	orrs	r2, r4
 8008dac:	e7e1      	b.n	8008d72 <__b2d+0x4a>
 8008dae:	ea44 0107 	orr.w	r1, r4, r7
 8008db2:	e7de      	b.n	8008d72 <__b2d+0x4a>
 8008db4:	3ff00000 	.word	0x3ff00000

08008db8 <__d2b>:
 8008db8:	e92d 4373 	stmdb	sp!, {r0, r1, r4, r5, r6, r8, r9, lr}
 8008dbc:	2101      	movs	r1, #1
 8008dbe:	4690      	mov	r8, r2
 8008dc0:	4699      	mov	r9, r3
 8008dc2:	9e08      	ldr	r6, [sp, #32]
 8008dc4:	f7ff fc1e 	bl	8008604 <_Balloc>
 8008dc8:	4604      	mov	r4, r0
 8008dca:	b930      	cbnz	r0, 8008dda <__d2b+0x22>
 8008dcc:	4602      	mov	r2, r0
 8008dce:	f240 310f 	movw	r1, #783	@ 0x30f
 8008dd2:	4b23      	ldr	r3, [pc, #140]	@ (8008e60 <__d2b+0xa8>)
 8008dd4:	4823      	ldr	r0, [pc, #140]	@ (8008e64 <__d2b+0xac>)
 8008dd6:	f7fe fca9 	bl	800772c <__assert_func>
 8008dda:	f3c9 550a 	ubfx	r5, r9, #20, #11
 8008dde:	f3c9 0313 	ubfx	r3, r9, #0, #20
 8008de2:	b10d      	cbz	r5, 8008de8 <__d2b+0x30>
 8008de4:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8008de8:	9301      	str	r3, [sp, #4]
 8008dea:	f1b8 0300 	subs.w	r3, r8, #0
 8008dee:	d024      	beq.n	8008e3a <__d2b+0x82>
 8008df0:	4668      	mov	r0, sp
 8008df2:	9300      	str	r3, [sp, #0]
 8008df4:	f7ff fd17 	bl	8008826 <__lo0bits>
 8008df8:	e9dd 1200 	ldrd	r1, r2, [sp]
 8008dfc:	b1d8      	cbz	r0, 8008e36 <__d2b+0x7e>
 8008dfe:	f1c0 0320 	rsb	r3, r0, #32
 8008e02:	fa02 f303 	lsl.w	r3, r2, r3
 8008e06:	430b      	orrs	r3, r1
 8008e08:	40c2      	lsrs	r2, r0
 8008e0a:	6163      	str	r3, [r4, #20]
 8008e0c:	9201      	str	r2, [sp, #4]
 8008e0e:	9b01      	ldr	r3, [sp, #4]
 8008e10:	2b00      	cmp	r3, #0
 8008e12:	bf0c      	ite	eq
 8008e14:	2201      	moveq	r2, #1
 8008e16:	2202      	movne	r2, #2
 8008e18:	61a3      	str	r3, [r4, #24]
 8008e1a:	6122      	str	r2, [r4, #16]
 8008e1c:	b1ad      	cbz	r5, 8008e4a <__d2b+0x92>
 8008e1e:	f2a5 4533 	subw	r5, r5, #1075	@ 0x433
 8008e22:	4405      	add	r5, r0
 8008e24:	6035      	str	r5, [r6, #0]
 8008e26:	f1c0 0035 	rsb	r0, r0, #53	@ 0x35
 8008e2a:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8008e2c:	6018      	str	r0, [r3, #0]
 8008e2e:	4620      	mov	r0, r4
 8008e30:	b002      	add	sp, #8
 8008e32:	e8bd 8370 	ldmia.w	sp!, {r4, r5, r6, r8, r9, pc}
 8008e36:	6161      	str	r1, [r4, #20]
 8008e38:	e7e9      	b.n	8008e0e <__d2b+0x56>
 8008e3a:	a801      	add	r0, sp, #4
 8008e3c:	f7ff fcf3 	bl	8008826 <__lo0bits>
 8008e40:	9b01      	ldr	r3, [sp, #4]
 8008e42:	2201      	movs	r2, #1
 8008e44:	6163      	str	r3, [r4, #20]
 8008e46:	3020      	adds	r0, #32
 8008e48:	e7e7      	b.n	8008e1a <__d2b+0x62>
 8008e4a:	f2a0 4032 	subw	r0, r0, #1074	@ 0x432
 8008e4e:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 8008e52:	6030      	str	r0, [r6, #0]
 8008e54:	6918      	ldr	r0, [r3, #16]
 8008e56:	f7ff fcc7 	bl	80087e8 <__hi0bits>
 8008e5a:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 8008e5e:	e7e4      	b.n	8008e2a <__d2b+0x72>
 8008e60:	0800ccb8 	.word	0x0800ccb8
 8008e64:	0800ccc9 	.word	0x0800ccc9

08008e68 <__ratio>:
 8008e68:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008e6c:	b085      	sub	sp, #20
 8008e6e:	e9cd 1000 	strd	r1, r0, [sp]
 8008e72:	a902      	add	r1, sp, #8
 8008e74:	f7ff ff58 	bl	8008d28 <__b2d>
 8008e78:	468b      	mov	fp, r1
 8008e7a:	4606      	mov	r6, r0
 8008e7c:	460f      	mov	r7, r1
 8008e7e:	9800      	ldr	r0, [sp, #0]
 8008e80:	a903      	add	r1, sp, #12
 8008e82:	f7ff ff51 	bl	8008d28 <__b2d>
 8008e86:	460d      	mov	r5, r1
 8008e88:	9b01      	ldr	r3, [sp, #4]
 8008e8a:	4689      	mov	r9, r1
 8008e8c:	6919      	ldr	r1, [r3, #16]
 8008e8e:	9b00      	ldr	r3, [sp, #0]
 8008e90:	4604      	mov	r4, r0
 8008e92:	691b      	ldr	r3, [r3, #16]
 8008e94:	4630      	mov	r0, r6
 8008e96:	1ac9      	subs	r1, r1, r3
 8008e98:	e9dd 3202 	ldrd	r3, r2, [sp, #8]
 8008e9c:	1a9b      	subs	r3, r3, r2
 8008e9e:	eb03 1341 	add.w	r3, r3, r1, lsl #5
 8008ea2:	2b00      	cmp	r3, #0
 8008ea4:	bfcd      	iteet	gt
 8008ea6:	463a      	movgt	r2, r7
 8008ea8:	462a      	movle	r2, r5
 8008eaa:	ebc3 3303 	rsble	r3, r3, r3, lsl #12
 8008eae:	eb02 5b03 	addgt.w	fp, r2, r3, lsl #20
 8008eb2:	bfd8      	it	le
 8008eb4:	eb02 5903 	addle.w	r9, r2, r3, lsl #20
 8008eb8:	464b      	mov	r3, r9
 8008eba:	4622      	mov	r2, r4
 8008ebc:	4659      	mov	r1, fp
 8008ebe:	f7f7 fce9 	bl	8000894 <__aeabi_ddiv>
 8008ec2:	b005      	add	sp, #20
 8008ec4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

08008ec8 <__copybits>:
 8008ec8:	3901      	subs	r1, #1
 8008eca:	b570      	push	{r4, r5, r6, lr}
 8008ecc:	1149      	asrs	r1, r1, #5
 8008ece:	6914      	ldr	r4, [r2, #16]
 8008ed0:	3101      	adds	r1, #1
 8008ed2:	f102 0314 	add.w	r3, r2, #20
 8008ed6:	eb00 0181 	add.w	r1, r0, r1, lsl #2
 8008eda:	eb03 0484 	add.w	r4, r3, r4, lsl #2
 8008ede:	1f05      	subs	r5, r0, #4
 8008ee0:	42a3      	cmp	r3, r4
 8008ee2:	d30c      	bcc.n	8008efe <__copybits+0x36>
 8008ee4:	1aa3      	subs	r3, r4, r2
 8008ee6:	3b11      	subs	r3, #17
 8008ee8:	f023 0303 	bic.w	r3, r3, #3
 8008eec:	3211      	adds	r2, #17
 8008eee:	42a2      	cmp	r2, r4
 8008ef0:	bf88      	it	hi
 8008ef2:	2300      	movhi	r3, #0
 8008ef4:	4418      	add	r0, r3
 8008ef6:	2300      	movs	r3, #0
 8008ef8:	4288      	cmp	r0, r1
 8008efa:	d305      	bcc.n	8008f08 <__copybits+0x40>
 8008efc:	bd70      	pop	{r4, r5, r6, pc}
 8008efe:	f853 6b04 	ldr.w	r6, [r3], #4
 8008f02:	f845 6f04 	str.w	r6, [r5, #4]!
 8008f06:	e7eb      	b.n	8008ee0 <__copybits+0x18>
 8008f08:	f840 3b04 	str.w	r3, [r0], #4
 8008f0c:	e7f4      	b.n	8008ef8 <__copybits+0x30>

08008f0e <__any_on>:
 8008f0e:	f100 0214 	add.w	r2, r0, #20
 8008f12:	6900      	ldr	r0, [r0, #16]
 8008f14:	114b      	asrs	r3, r1, #5
 8008f16:	4298      	cmp	r0, r3
 8008f18:	b510      	push	{r4, lr}
 8008f1a:	db11      	blt.n	8008f40 <__any_on+0x32>
 8008f1c:	dd0a      	ble.n	8008f34 <__any_on+0x26>
 8008f1e:	f011 011f 	ands.w	r1, r1, #31
 8008f22:	d007      	beq.n	8008f34 <__any_on+0x26>
 8008f24:	f852 4023 	ldr.w	r4, [r2, r3, lsl #2]
 8008f28:	fa24 f001 	lsr.w	r0, r4, r1
 8008f2c:	fa00 f101 	lsl.w	r1, r0, r1
 8008f30:	428c      	cmp	r4, r1
 8008f32:	d10b      	bne.n	8008f4c <__any_on+0x3e>
 8008f34:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 8008f38:	4293      	cmp	r3, r2
 8008f3a:	d803      	bhi.n	8008f44 <__any_on+0x36>
 8008f3c:	2000      	movs	r0, #0
 8008f3e:	bd10      	pop	{r4, pc}
 8008f40:	4603      	mov	r3, r0
 8008f42:	e7f7      	b.n	8008f34 <__any_on+0x26>
 8008f44:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 8008f48:	2900      	cmp	r1, #0
 8008f4a:	d0f5      	beq.n	8008f38 <__any_on+0x2a>
 8008f4c:	2001      	movs	r0, #1
 8008f4e:	e7f6      	b.n	8008f3e <__any_on+0x30>

08008f50 <sulp>:
 8008f50:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8008f54:	460f      	mov	r7, r1
 8008f56:	4690      	mov	r8, r2
 8008f58:	f7ff fec6 	bl	8008ce8 <__ulp>
 8008f5c:	4604      	mov	r4, r0
 8008f5e:	460d      	mov	r5, r1
 8008f60:	f1b8 0f00 	cmp.w	r8, #0
 8008f64:	d011      	beq.n	8008f8a <sulp+0x3a>
 8008f66:	f3c7 530a 	ubfx	r3, r7, #20, #11
 8008f6a:	f1c3 036b 	rsb	r3, r3, #107	@ 0x6b
 8008f6e:	2b00      	cmp	r3, #0
 8008f70:	dd0b      	ble.n	8008f8a <sulp+0x3a>
 8008f72:	2400      	movs	r4, #0
 8008f74:	051b      	lsls	r3, r3, #20
 8008f76:	f103 557f 	add.w	r5, r3, #1069547520	@ 0x3fc00000
 8008f7a:	f505 1540 	add.w	r5, r5, #3145728	@ 0x300000
 8008f7e:	4622      	mov	r2, r4
 8008f80:	462b      	mov	r3, r5
 8008f82:	f7f7 fb5d 	bl	8000640 <__aeabi_dmul>
 8008f86:	4604      	mov	r4, r0
 8008f88:	460d      	mov	r5, r1
 8008f8a:	4620      	mov	r0, r4
 8008f8c:	4629      	mov	r1, r5
 8008f8e:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8008f92:	0000      	movs	r0, r0
 8008f94:	0000      	movs	r0, r0
	...

08008f98 <_strtod_l>:
 8008f98:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008f9c:	b09f      	sub	sp, #124	@ 0x7c
 8008f9e:	9217      	str	r2, [sp, #92]	@ 0x5c
 8008fa0:	2200      	movs	r2, #0
 8008fa2:	460c      	mov	r4, r1
 8008fa4:	921a      	str	r2, [sp, #104]	@ 0x68
 8008fa6:	f04f 0a00 	mov.w	sl, #0
 8008faa:	f04f 0b00 	mov.w	fp, #0
 8008fae:	460a      	mov	r2, r1
 8008fb0:	9005      	str	r0, [sp, #20]
 8008fb2:	9219      	str	r2, [sp, #100]	@ 0x64
 8008fb4:	7811      	ldrb	r1, [r2, #0]
 8008fb6:	292b      	cmp	r1, #43	@ 0x2b
 8008fb8:	d048      	beq.n	800904c <_strtod_l+0xb4>
 8008fba:	d836      	bhi.n	800902a <_strtod_l+0x92>
 8008fbc:	290d      	cmp	r1, #13
 8008fbe:	d830      	bhi.n	8009022 <_strtod_l+0x8a>
 8008fc0:	2908      	cmp	r1, #8
 8008fc2:	d830      	bhi.n	8009026 <_strtod_l+0x8e>
 8008fc4:	2900      	cmp	r1, #0
 8008fc6:	d039      	beq.n	800903c <_strtod_l+0xa4>
 8008fc8:	2200      	movs	r2, #0
 8008fca:	920b      	str	r2, [sp, #44]	@ 0x2c
 8008fcc:	9d19      	ldr	r5, [sp, #100]	@ 0x64
 8008fce:	782a      	ldrb	r2, [r5, #0]
 8008fd0:	2a30      	cmp	r2, #48	@ 0x30
 8008fd2:	f040 80b1 	bne.w	8009138 <_strtod_l+0x1a0>
 8008fd6:	786a      	ldrb	r2, [r5, #1]
 8008fd8:	f002 02df 	and.w	r2, r2, #223	@ 0xdf
 8008fdc:	2a58      	cmp	r2, #88	@ 0x58
 8008fde:	d16c      	bne.n	80090ba <_strtod_l+0x122>
 8008fe0:	9302      	str	r3, [sp, #8]
 8008fe2:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8008fe4:	4a8e      	ldr	r2, [pc, #568]	@ (8009220 <_strtod_l+0x288>)
 8008fe6:	9301      	str	r3, [sp, #4]
 8008fe8:	ab1a      	add	r3, sp, #104	@ 0x68
 8008fea:	9300      	str	r3, [sp, #0]
 8008fec:	9805      	ldr	r0, [sp, #20]
 8008fee:	ab1b      	add	r3, sp, #108	@ 0x6c
 8008ff0:	a919      	add	r1, sp, #100	@ 0x64
 8008ff2:	f001 f887 	bl	800a104 <__gethex>
 8008ff6:	f010 060f 	ands.w	r6, r0, #15
 8008ffa:	4604      	mov	r4, r0
 8008ffc:	d005      	beq.n	800900a <_strtod_l+0x72>
 8008ffe:	2e06      	cmp	r6, #6
 8009000:	d126      	bne.n	8009050 <_strtod_l+0xb8>
 8009002:	2300      	movs	r3, #0
 8009004:	3501      	adds	r5, #1
 8009006:	9519      	str	r5, [sp, #100]	@ 0x64
 8009008:	930b      	str	r3, [sp, #44]	@ 0x2c
 800900a:	9b17      	ldr	r3, [sp, #92]	@ 0x5c
 800900c:	2b00      	cmp	r3, #0
 800900e:	f040 8584 	bne.w	8009b1a <_strtod_l+0xb82>
 8009012:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8009014:	b1bb      	cbz	r3, 8009046 <_strtod_l+0xae>
 8009016:	4650      	mov	r0, sl
 8009018:	f10b 4100 	add.w	r1, fp, #2147483648	@ 0x80000000
 800901c:	b01f      	add	sp, #124	@ 0x7c
 800901e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8009022:	2920      	cmp	r1, #32
 8009024:	d1d0      	bne.n	8008fc8 <_strtod_l+0x30>
 8009026:	3201      	adds	r2, #1
 8009028:	e7c3      	b.n	8008fb2 <_strtod_l+0x1a>
 800902a:	292d      	cmp	r1, #45	@ 0x2d
 800902c:	d1cc      	bne.n	8008fc8 <_strtod_l+0x30>
 800902e:	2101      	movs	r1, #1
 8009030:	910b      	str	r1, [sp, #44]	@ 0x2c
 8009032:	1c51      	adds	r1, r2, #1
 8009034:	9119      	str	r1, [sp, #100]	@ 0x64
 8009036:	7852      	ldrb	r2, [r2, #1]
 8009038:	2a00      	cmp	r2, #0
 800903a:	d1c7      	bne.n	8008fcc <_strtod_l+0x34>
 800903c:	9b17      	ldr	r3, [sp, #92]	@ 0x5c
 800903e:	9419      	str	r4, [sp, #100]	@ 0x64
 8009040:	2b00      	cmp	r3, #0
 8009042:	f040 8568 	bne.w	8009b16 <_strtod_l+0xb7e>
 8009046:	4650      	mov	r0, sl
 8009048:	4659      	mov	r1, fp
 800904a:	e7e7      	b.n	800901c <_strtod_l+0x84>
 800904c:	2100      	movs	r1, #0
 800904e:	e7ef      	b.n	8009030 <_strtod_l+0x98>
 8009050:	9a1a      	ldr	r2, [sp, #104]	@ 0x68
 8009052:	b13a      	cbz	r2, 8009064 <_strtod_l+0xcc>
 8009054:	2135      	movs	r1, #53	@ 0x35
 8009056:	a81c      	add	r0, sp, #112	@ 0x70
 8009058:	f7ff ff36 	bl	8008ec8 <__copybits>
 800905c:	991a      	ldr	r1, [sp, #104]	@ 0x68
 800905e:	9805      	ldr	r0, [sp, #20]
 8009060:	f7ff fb10 	bl	8008684 <_Bfree>
 8009064:	3e01      	subs	r6, #1
 8009066:	9a1b      	ldr	r2, [sp, #108]	@ 0x6c
 8009068:	2e04      	cmp	r6, #4
 800906a:	d806      	bhi.n	800907a <_strtod_l+0xe2>
 800906c:	e8df f006 	tbb	[pc, r6]
 8009070:	201d0314 	.word	0x201d0314
 8009074:	14          	.byte	0x14
 8009075:	00          	.byte	0x00
 8009076:	e9dd ab1c 	ldrd	sl, fp, [sp, #112]	@ 0x70
 800907a:	05e1      	lsls	r1, r4, #23
 800907c:	bf48      	it	mi
 800907e:	f04b 4b00 	orrmi.w	fp, fp, #2147483648	@ 0x80000000
 8009082:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 8009086:	0d1b      	lsrs	r3, r3, #20
 8009088:	051b      	lsls	r3, r3, #20
 800908a:	2b00      	cmp	r3, #0
 800908c:	d1bd      	bne.n	800900a <_strtod_l+0x72>
 800908e:	f7fe faf7 	bl	8007680 <__errno>
 8009092:	2322      	movs	r3, #34	@ 0x22
 8009094:	6003      	str	r3, [r0, #0]
 8009096:	e7b8      	b.n	800900a <_strtod_l+0x72>
 8009098:	f202 4233 	addw	r2, r2, #1075	@ 0x433
 800909c:	e9dd a31c 	ldrd	sl, r3, [sp, #112]	@ 0x70
 80090a0:	f423 1380 	bic.w	r3, r3, #1048576	@ 0x100000
 80090a4:	ea43 5b02 	orr.w	fp, r3, r2, lsl #20
 80090a8:	e7e7      	b.n	800907a <_strtod_l+0xe2>
 80090aa:	f8df b178 	ldr.w	fp, [pc, #376]	@ 8009224 <_strtod_l+0x28c>
 80090ae:	e7e4      	b.n	800907a <_strtod_l+0xe2>
 80090b0:	f06f 4b00 	mvn.w	fp, #2147483648	@ 0x80000000
 80090b4:	f04f 3aff 	mov.w	sl, #4294967295
 80090b8:	e7df      	b.n	800907a <_strtod_l+0xe2>
 80090ba:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 80090bc:	1c5a      	adds	r2, r3, #1
 80090be:	9219      	str	r2, [sp, #100]	@ 0x64
 80090c0:	785b      	ldrb	r3, [r3, #1]
 80090c2:	2b30      	cmp	r3, #48	@ 0x30
 80090c4:	d0f9      	beq.n	80090ba <_strtod_l+0x122>
 80090c6:	2b00      	cmp	r3, #0
 80090c8:	d09f      	beq.n	800900a <_strtod_l+0x72>
 80090ca:	2301      	movs	r3, #1
 80090cc:	9309      	str	r3, [sp, #36]	@ 0x24
 80090ce:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 80090d0:	220a      	movs	r2, #10
 80090d2:	930c      	str	r3, [sp, #48]	@ 0x30
 80090d4:	2300      	movs	r3, #0
 80090d6:	461f      	mov	r7, r3
 80090d8:	9308      	str	r3, [sp, #32]
 80090da:	930a      	str	r3, [sp, #40]	@ 0x28
 80090dc:	9819      	ldr	r0, [sp, #100]	@ 0x64
 80090de:	7805      	ldrb	r5, [r0, #0]
 80090e0:	f1a5 0330 	sub.w	r3, r5, #48	@ 0x30
 80090e4:	b2d9      	uxtb	r1, r3
 80090e6:	2909      	cmp	r1, #9
 80090e8:	d928      	bls.n	800913c <_strtod_l+0x1a4>
 80090ea:	2201      	movs	r2, #1
 80090ec:	494e      	ldr	r1, [pc, #312]	@ (8009228 <_strtod_l+0x290>)
 80090ee:	f000 ff5d 	bl	8009fac <strncmp>
 80090f2:	2800      	cmp	r0, #0
 80090f4:	d032      	beq.n	800915c <_strtod_l+0x1c4>
 80090f6:	2000      	movs	r0, #0
 80090f8:	462a      	mov	r2, r5
 80090fa:	4681      	mov	r9, r0
 80090fc:	463d      	mov	r5, r7
 80090fe:	4603      	mov	r3, r0
 8009100:	2a65      	cmp	r2, #101	@ 0x65
 8009102:	d001      	beq.n	8009108 <_strtod_l+0x170>
 8009104:	2a45      	cmp	r2, #69	@ 0x45
 8009106:	d114      	bne.n	8009132 <_strtod_l+0x19a>
 8009108:	b91d      	cbnz	r5, 8009112 <_strtod_l+0x17a>
 800910a:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800910c:	4302      	orrs	r2, r0
 800910e:	d095      	beq.n	800903c <_strtod_l+0xa4>
 8009110:	2500      	movs	r5, #0
 8009112:	9c19      	ldr	r4, [sp, #100]	@ 0x64
 8009114:	1c62      	adds	r2, r4, #1
 8009116:	9219      	str	r2, [sp, #100]	@ 0x64
 8009118:	7862      	ldrb	r2, [r4, #1]
 800911a:	2a2b      	cmp	r2, #43	@ 0x2b
 800911c:	d077      	beq.n	800920e <_strtod_l+0x276>
 800911e:	2a2d      	cmp	r2, #45	@ 0x2d
 8009120:	d07b      	beq.n	800921a <_strtod_l+0x282>
 8009122:	f04f 0c00 	mov.w	ip, #0
 8009126:	f1a2 0130 	sub.w	r1, r2, #48	@ 0x30
 800912a:	2909      	cmp	r1, #9
 800912c:	f240 8082 	bls.w	8009234 <_strtod_l+0x29c>
 8009130:	9419      	str	r4, [sp, #100]	@ 0x64
 8009132:	f04f 0800 	mov.w	r8, #0
 8009136:	e0a2      	b.n	800927e <_strtod_l+0x2e6>
 8009138:	2300      	movs	r3, #0
 800913a:	e7c7      	b.n	80090cc <_strtod_l+0x134>
 800913c:	2f08      	cmp	r7, #8
 800913e:	bfd5      	itete	le
 8009140:	990a      	ldrle	r1, [sp, #40]	@ 0x28
 8009142:	9908      	ldrgt	r1, [sp, #32]
 8009144:	fb02 3301 	mlale	r3, r2, r1, r3
 8009148:	fb02 3301 	mlagt	r3, r2, r1, r3
 800914c:	f100 0001 	add.w	r0, r0, #1
 8009150:	bfd4      	ite	le
 8009152:	930a      	strle	r3, [sp, #40]	@ 0x28
 8009154:	9308      	strgt	r3, [sp, #32]
 8009156:	3701      	adds	r7, #1
 8009158:	9019      	str	r0, [sp, #100]	@ 0x64
 800915a:	e7bf      	b.n	80090dc <_strtod_l+0x144>
 800915c:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800915e:	1c5a      	adds	r2, r3, #1
 8009160:	9219      	str	r2, [sp, #100]	@ 0x64
 8009162:	785a      	ldrb	r2, [r3, #1]
 8009164:	b37f      	cbz	r7, 80091c6 <_strtod_l+0x22e>
 8009166:	4681      	mov	r9, r0
 8009168:	463d      	mov	r5, r7
 800916a:	f1a2 0330 	sub.w	r3, r2, #48	@ 0x30
 800916e:	2b09      	cmp	r3, #9
 8009170:	d912      	bls.n	8009198 <_strtod_l+0x200>
 8009172:	2301      	movs	r3, #1
 8009174:	e7c4      	b.n	8009100 <_strtod_l+0x168>
 8009176:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 8009178:	3001      	adds	r0, #1
 800917a:	1c5a      	adds	r2, r3, #1
 800917c:	9219      	str	r2, [sp, #100]	@ 0x64
 800917e:	785a      	ldrb	r2, [r3, #1]
 8009180:	2a30      	cmp	r2, #48	@ 0x30
 8009182:	d0f8      	beq.n	8009176 <_strtod_l+0x1de>
 8009184:	f1a2 0331 	sub.w	r3, r2, #49	@ 0x31
 8009188:	2b08      	cmp	r3, #8
 800918a:	f200 84cb 	bhi.w	8009b24 <_strtod_l+0xb8c>
 800918e:	4681      	mov	r9, r0
 8009190:	2000      	movs	r0, #0
 8009192:	4605      	mov	r5, r0
 8009194:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 8009196:	930c      	str	r3, [sp, #48]	@ 0x30
 8009198:	3a30      	subs	r2, #48	@ 0x30
 800919a:	f100 0301 	add.w	r3, r0, #1
 800919e:	d02a      	beq.n	80091f6 <_strtod_l+0x25e>
 80091a0:	4499      	add	r9, r3
 80091a2:	210a      	movs	r1, #10
 80091a4:	462b      	mov	r3, r5
 80091a6:	eb00 0c05 	add.w	ip, r0, r5
 80091aa:	4563      	cmp	r3, ip
 80091ac:	d10d      	bne.n	80091ca <_strtod_l+0x232>
 80091ae:	1c69      	adds	r1, r5, #1
 80091b0:	4401      	add	r1, r0
 80091b2:	4428      	add	r0, r5
 80091b4:	2808      	cmp	r0, #8
 80091b6:	dc16      	bgt.n	80091e6 <_strtod_l+0x24e>
 80091b8:	230a      	movs	r3, #10
 80091ba:	980a      	ldr	r0, [sp, #40]	@ 0x28
 80091bc:	fb03 2300 	mla	r3, r3, r0, r2
 80091c0:	930a      	str	r3, [sp, #40]	@ 0x28
 80091c2:	2300      	movs	r3, #0
 80091c4:	e018      	b.n	80091f8 <_strtod_l+0x260>
 80091c6:	4638      	mov	r0, r7
 80091c8:	e7da      	b.n	8009180 <_strtod_l+0x1e8>
 80091ca:	2b08      	cmp	r3, #8
 80091cc:	f103 0301 	add.w	r3, r3, #1
 80091d0:	dc03      	bgt.n	80091da <_strtod_l+0x242>
 80091d2:	9e0a      	ldr	r6, [sp, #40]	@ 0x28
 80091d4:	434e      	muls	r6, r1
 80091d6:	960a      	str	r6, [sp, #40]	@ 0x28
 80091d8:	e7e7      	b.n	80091aa <_strtod_l+0x212>
 80091da:	2b10      	cmp	r3, #16
 80091dc:	bfde      	ittt	le
 80091de:	9e08      	ldrle	r6, [sp, #32]
 80091e0:	434e      	mulle	r6, r1
 80091e2:	9608      	strle	r6, [sp, #32]
 80091e4:	e7e1      	b.n	80091aa <_strtod_l+0x212>
 80091e6:	280f      	cmp	r0, #15
 80091e8:	dceb      	bgt.n	80091c2 <_strtod_l+0x22a>
 80091ea:	230a      	movs	r3, #10
 80091ec:	9808      	ldr	r0, [sp, #32]
 80091ee:	fb03 2300 	mla	r3, r3, r0, r2
 80091f2:	9308      	str	r3, [sp, #32]
 80091f4:	e7e5      	b.n	80091c2 <_strtod_l+0x22a>
 80091f6:	4629      	mov	r1, r5
 80091f8:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 80091fa:	460d      	mov	r5, r1
 80091fc:	1c50      	adds	r0, r2, #1
 80091fe:	9019      	str	r0, [sp, #100]	@ 0x64
 8009200:	7852      	ldrb	r2, [r2, #1]
 8009202:	4618      	mov	r0, r3
 8009204:	e7b1      	b.n	800916a <_strtod_l+0x1d2>
 8009206:	f04f 0900 	mov.w	r9, #0
 800920a:	2301      	movs	r3, #1
 800920c:	e77d      	b.n	800910a <_strtod_l+0x172>
 800920e:	f04f 0c00 	mov.w	ip, #0
 8009212:	1ca2      	adds	r2, r4, #2
 8009214:	9219      	str	r2, [sp, #100]	@ 0x64
 8009216:	78a2      	ldrb	r2, [r4, #2]
 8009218:	e785      	b.n	8009126 <_strtod_l+0x18e>
 800921a:	f04f 0c01 	mov.w	ip, #1
 800921e:	e7f8      	b.n	8009212 <_strtod_l+0x27a>
 8009220:	0800ce38 	.word	0x0800ce38
 8009224:	7ff00000 	.word	0x7ff00000
 8009228:	0800ce20 	.word	0x0800ce20
 800922c:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 800922e:	1c51      	adds	r1, r2, #1
 8009230:	9119      	str	r1, [sp, #100]	@ 0x64
 8009232:	7852      	ldrb	r2, [r2, #1]
 8009234:	2a30      	cmp	r2, #48	@ 0x30
 8009236:	d0f9      	beq.n	800922c <_strtod_l+0x294>
 8009238:	f1a2 0131 	sub.w	r1, r2, #49	@ 0x31
 800923c:	2908      	cmp	r1, #8
 800923e:	f63f af78 	bhi.w	8009132 <_strtod_l+0x19a>
 8009242:	f04f 080a 	mov.w	r8, #10
 8009246:	3a30      	subs	r2, #48	@ 0x30
 8009248:	920e      	str	r2, [sp, #56]	@ 0x38
 800924a:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 800924c:	920f      	str	r2, [sp, #60]	@ 0x3c
 800924e:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 8009250:	1c56      	adds	r6, r2, #1
 8009252:	9619      	str	r6, [sp, #100]	@ 0x64
 8009254:	7852      	ldrb	r2, [r2, #1]
 8009256:	f1a2 0e30 	sub.w	lr, r2, #48	@ 0x30
 800925a:	f1be 0f09 	cmp.w	lr, #9
 800925e:	d939      	bls.n	80092d4 <_strtod_l+0x33c>
 8009260:	990f      	ldr	r1, [sp, #60]	@ 0x3c
 8009262:	f644 681f 	movw	r8, #19999	@ 0x4e1f
 8009266:	1a76      	subs	r6, r6, r1
 8009268:	2e08      	cmp	r6, #8
 800926a:	dc03      	bgt.n	8009274 <_strtod_l+0x2dc>
 800926c:	990e      	ldr	r1, [sp, #56]	@ 0x38
 800926e:	4588      	cmp	r8, r1
 8009270:	bfa8      	it	ge
 8009272:	4688      	movge	r8, r1
 8009274:	f1bc 0f00 	cmp.w	ip, #0
 8009278:	d001      	beq.n	800927e <_strtod_l+0x2e6>
 800927a:	f1c8 0800 	rsb	r8, r8, #0
 800927e:	2d00      	cmp	r5, #0
 8009280:	d14e      	bne.n	8009320 <_strtod_l+0x388>
 8009282:	9909      	ldr	r1, [sp, #36]	@ 0x24
 8009284:	4308      	orrs	r0, r1
 8009286:	f47f aec0 	bne.w	800900a <_strtod_l+0x72>
 800928a:	2b00      	cmp	r3, #0
 800928c:	f47f aed6 	bne.w	800903c <_strtod_l+0xa4>
 8009290:	2a69      	cmp	r2, #105	@ 0x69
 8009292:	d028      	beq.n	80092e6 <_strtod_l+0x34e>
 8009294:	dc25      	bgt.n	80092e2 <_strtod_l+0x34a>
 8009296:	2a49      	cmp	r2, #73	@ 0x49
 8009298:	d025      	beq.n	80092e6 <_strtod_l+0x34e>
 800929a:	2a4e      	cmp	r2, #78	@ 0x4e
 800929c:	f47f aece 	bne.w	800903c <_strtod_l+0xa4>
 80092a0:	499a      	ldr	r1, [pc, #616]	@ (800950c <_strtod_l+0x574>)
 80092a2:	a819      	add	r0, sp, #100	@ 0x64
 80092a4:	f001 f950 	bl	800a548 <__match>
 80092a8:	2800      	cmp	r0, #0
 80092aa:	f43f aec7 	beq.w	800903c <_strtod_l+0xa4>
 80092ae:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 80092b0:	781b      	ldrb	r3, [r3, #0]
 80092b2:	2b28      	cmp	r3, #40	@ 0x28
 80092b4:	d12e      	bne.n	8009314 <_strtod_l+0x37c>
 80092b6:	4996      	ldr	r1, [pc, #600]	@ (8009510 <_strtod_l+0x578>)
 80092b8:	aa1c      	add	r2, sp, #112	@ 0x70
 80092ba:	a819      	add	r0, sp, #100	@ 0x64
 80092bc:	f001 f958 	bl	800a570 <__hexnan>
 80092c0:	2805      	cmp	r0, #5
 80092c2:	d127      	bne.n	8009314 <_strtod_l+0x37c>
 80092c4:	9b1d      	ldr	r3, [sp, #116]	@ 0x74
 80092c6:	f8dd a070 	ldr.w	sl, [sp, #112]	@ 0x70
 80092ca:	f043 4bff 	orr.w	fp, r3, #2139095040	@ 0x7f800000
 80092ce:	f44b 0be0 	orr.w	fp, fp, #7340032	@ 0x700000
 80092d2:	e69a      	b.n	800900a <_strtod_l+0x72>
 80092d4:	990e      	ldr	r1, [sp, #56]	@ 0x38
 80092d6:	fb08 2101 	mla	r1, r8, r1, r2
 80092da:	f1a1 0230 	sub.w	r2, r1, #48	@ 0x30
 80092de:	920e      	str	r2, [sp, #56]	@ 0x38
 80092e0:	e7b5      	b.n	800924e <_strtod_l+0x2b6>
 80092e2:	2a6e      	cmp	r2, #110	@ 0x6e
 80092e4:	e7da      	b.n	800929c <_strtod_l+0x304>
 80092e6:	498b      	ldr	r1, [pc, #556]	@ (8009514 <_strtod_l+0x57c>)
 80092e8:	a819      	add	r0, sp, #100	@ 0x64
 80092ea:	f001 f92d 	bl	800a548 <__match>
 80092ee:	2800      	cmp	r0, #0
 80092f0:	f43f aea4 	beq.w	800903c <_strtod_l+0xa4>
 80092f4:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 80092f6:	4988      	ldr	r1, [pc, #544]	@ (8009518 <_strtod_l+0x580>)
 80092f8:	3b01      	subs	r3, #1
 80092fa:	a819      	add	r0, sp, #100	@ 0x64
 80092fc:	9319      	str	r3, [sp, #100]	@ 0x64
 80092fe:	f001 f923 	bl	800a548 <__match>
 8009302:	b910      	cbnz	r0, 800930a <_strtod_l+0x372>
 8009304:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 8009306:	3301      	adds	r3, #1
 8009308:	9319      	str	r3, [sp, #100]	@ 0x64
 800930a:	f04f 0a00 	mov.w	sl, #0
 800930e:	f8df b20c 	ldr.w	fp, [pc, #524]	@ 800951c <_strtod_l+0x584>
 8009312:	e67a      	b.n	800900a <_strtod_l+0x72>
 8009314:	4882      	ldr	r0, [pc, #520]	@ (8009520 <_strtod_l+0x588>)
 8009316:	f000 fe6b 	bl	8009ff0 <nan>
 800931a:	4682      	mov	sl, r0
 800931c:	468b      	mov	fp, r1
 800931e:	e674      	b.n	800900a <_strtod_l+0x72>
 8009320:	eba8 0309 	sub.w	r3, r8, r9
 8009324:	2f00      	cmp	r7, #0
 8009326:	bf08      	it	eq
 8009328:	462f      	moveq	r7, r5
 800932a:	980a      	ldr	r0, [sp, #40]	@ 0x28
 800932c:	2d10      	cmp	r5, #16
 800932e:	462c      	mov	r4, r5
 8009330:	9309      	str	r3, [sp, #36]	@ 0x24
 8009332:	bfa8      	it	ge
 8009334:	2410      	movge	r4, #16
 8009336:	f7f7 f909 	bl	800054c <__aeabi_ui2d>
 800933a:	2d09      	cmp	r5, #9
 800933c:	4682      	mov	sl, r0
 800933e:	468b      	mov	fp, r1
 8009340:	dc11      	bgt.n	8009366 <_strtod_l+0x3ce>
 8009342:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8009344:	2b00      	cmp	r3, #0
 8009346:	f43f ae60 	beq.w	800900a <_strtod_l+0x72>
 800934a:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800934c:	dd76      	ble.n	800943c <_strtod_l+0x4a4>
 800934e:	2b16      	cmp	r3, #22
 8009350:	dc5d      	bgt.n	800940e <_strtod_l+0x476>
 8009352:	4974      	ldr	r1, [pc, #464]	@ (8009524 <_strtod_l+0x58c>)
 8009354:	4652      	mov	r2, sl
 8009356:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
 800935a:	465b      	mov	r3, fp
 800935c:	e9d1 0100 	ldrd	r0, r1, [r1]
 8009360:	f7f7 f96e 	bl	8000640 <__aeabi_dmul>
 8009364:	e7d9      	b.n	800931a <_strtod_l+0x382>
 8009366:	4b6f      	ldr	r3, [pc, #444]	@ (8009524 <_strtod_l+0x58c>)
 8009368:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 800936c:	e953 2312 	ldrd	r2, r3, [r3, #-72]	@ 0x48
 8009370:	f7f7 f966 	bl	8000640 <__aeabi_dmul>
 8009374:	4682      	mov	sl, r0
 8009376:	9808      	ldr	r0, [sp, #32]
 8009378:	468b      	mov	fp, r1
 800937a:	f7f7 f8e7 	bl	800054c <__aeabi_ui2d>
 800937e:	4602      	mov	r2, r0
 8009380:	460b      	mov	r3, r1
 8009382:	4650      	mov	r0, sl
 8009384:	4659      	mov	r1, fp
 8009386:	f7f6 ffa5 	bl	80002d4 <__adddf3>
 800938a:	2d0f      	cmp	r5, #15
 800938c:	4682      	mov	sl, r0
 800938e:	468b      	mov	fp, r1
 8009390:	ddd7      	ble.n	8009342 <_strtod_l+0x3aa>
 8009392:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8009394:	1b2c      	subs	r4, r5, r4
 8009396:	441c      	add	r4, r3
 8009398:	2c00      	cmp	r4, #0
 800939a:	f340 8096 	ble.w	80094ca <_strtod_l+0x532>
 800939e:	f014 030f 	ands.w	r3, r4, #15
 80093a2:	d00a      	beq.n	80093ba <_strtod_l+0x422>
 80093a4:	495f      	ldr	r1, [pc, #380]	@ (8009524 <_strtod_l+0x58c>)
 80093a6:	4652      	mov	r2, sl
 80093a8:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
 80093ac:	e9d1 0100 	ldrd	r0, r1, [r1]
 80093b0:	465b      	mov	r3, fp
 80093b2:	f7f7 f945 	bl	8000640 <__aeabi_dmul>
 80093b6:	4682      	mov	sl, r0
 80093b8:	468b      	mov	fp, r1
 80093ba:	f034 040f 	bics.w	r4, r4, #15
 80093be:	d073      	beq.n	80094a8 <_strtod_l+0x510>
 80093c0:	f5b4 7f9a 	cmp.w	r4, #308	@ 0x134
 80093c4:	dd48      	ble.n	8009458 <_strtod_l+0x4c0>
 80093c6:	2400      	movs	r4, #0
 80093c8:	46a0      	mov	r8, r4
 80093ca:	46a1      	mov	r9, r4
 80093cc:	940a      	str	r4, [sp, #40]	@ 0x28
 80093ce:	2322      	movs	r3, #34	@ 0x22
 80093d0:	f04f 0a00 	mov.w	sl, #0
 80093d4:	9a05      	ldr	r2, [sp, #20]
 80093d6:	f8df b144 	ldr.w	fp, [pc, #324]	@ 800951c <_strtod_l+0x584>
 80093da:	6013      	str	r3, [r2, #0]
 80093dc:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 80093de:	2b00      	cmp	r3, #0
 80093e0:	f43f ae13 	beq.w	800900a <_strtod_l+0x72>
 80093e4:	991a      	ldr	r1, [sp, #104]	@ 0x68
 80093e6:	9805      	ldr	r0, [sp, #20]
 80093e8:	f7ff f94c 	bl	8008684 <_Bfree>
 80093ec:	4649      	mov	r1, r9
 80093ee:	9805      	ldr	r0, [sp, #20]
 80093f0:	f7ff f948 	bl	8008684 <_Bfree>
 80093f4:	4641      	mov	r1, r8
 80093f6:	9805      	ldr	r0, [sp, #20]
 80093f8:	f7ff f944 	bl	8008684 <_Bfree>
 80093fc:	990a      	ldr	r1, [sp, #40]	@ 0x28
 80093fe:	9805      	ldr	r0, [sp, #20]
 8009400:	f7ff f940 	bl	8008684 <_Bfree>
 8009404:	4621      	mov	r1, r4
 8009406:	9805      	ldr	r0, [sp, #20]
 8009408:	f7ff f93c 	bl	8008684 <_Bfree>
 800940c:	e5fd      	b.n	800900a <_strtod_l+0x72>
 800940e:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8009410:	f1c5 0325 	rsb	r3, r5, #37	@ 0x25
 8009414:	4293      	cmp	r3, r2
 8009416:	dbbc      	blt.n	8009392 <_strtod_l+0x3fa>
 8009418:	4c42      	ldr	r4, [pc, #264]	@ (8009524 <_strtod_l+0x58c>)
 800941a:	f1c5 050f 	rsb	r5, r5, #15
 800941e:	eb04 01c5 	add.w	r1, r4, r5, lsl #3
 8009422:	4652      	mov	r2, sl
 8009424:	e9d1 0100 	ldrd	r0, r1, [r1]
 8009428:	465b      	mov	r3, fp
 800942a:	f7f7 f909 	bl	8000640 <__aeabi_dmul>
 800942e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8009430:	1b5d      	subs	r5, r3, r5
 8009432:	eb04 04c5 	add.w	r4, r4, r5, lsl #3
 8009436:	e9d4 2300 	ldrd	r2, r3, [r4]
 800943a:	e791      	b.n	8009360 <_strtod_l+0x3c8>
 800943c:	3316      	adds	r3, #22
 800943e:	dba8      	blt.n	8009392 <_strtod_l+0x3fa>
 8009440:	4b38      	ldr	r3, [pc, #224]	@ (8009524 <_strtod_l+0x58c>)
 8009442:	eba9 0808 	sub.w	r8, r9, r8
 8009446:	eb03 08c8 	add.w	r8, r3, r8, lsl #3
 800944a:	4650      	mov	r0, sl
 800944c:	e9d8 2300 	ldrd	r2, r3, [r8]
 8009450:	4659      	mov	r1, fp
 8009452:	f7f7 fa1f 	bl	8000894 <__aeabi_ddiv>
 8009456:	e760      	b.n	800931a <_strtod_l+0x382>
 8009458:	4b33      	ldr	r3, [pc, #204]	@ (8009528 <_strtod_l+0x590>)
 800945a:	4650      	mov	r0, sl
 800945c:	9308      	str	r3, [sp, #32]
 800945e:	2300      	movs	r3, #0
 8009460:	4659      	mov	r1, fp
 8009462:	461e      	mov	r6, r3
 8009464:	1124      	asrs	r4, r4, #4
 8009466:	2c01      	cmp	r4, #1
 8009468:	dc21      	bgt.n	80094ae <_strtod_l+0x516>
 800946a:	b10b      	cbz	r3, 8009470 <_strtod_l+0x4d8>
 800946c:	4682      	mov	sl, r0
 800946e:	468b      	mov	fp, r1
 8009470:	492d      	ldr	r1, [pc, #180]	@ (8009528 <_strtod_l+0x590>)
 8009472:	f1ab 7b54 	sub.w	fp, fp, #55574528	@ 0x3500000
 8009476:	eb01 01c6 	add.w	r1, r1, r6, lsl #3
 800947a:	4652      	mov	r2, sl
 800947c:	e9d1 0100 	ldrd	r0, r1, [r1]
 8009480:	465b      	mov	r3, fp
 8009482:	f7f7 f8dd 	bl	8000640 <__aeabi_dmul>
 8009486:	4b25      	ldr	r3, [pc, #148]	@ (800951c <_strtod_l+0x584>)
 8009488:	460a      	mov	r2, r1
 800948a:	400b      	ands	r3, r1
 800948c:	4927      	ldr	r1, [pc, #156]	@ (800952c <_strtod_l+0x594>)
 800948e:	4682      	mov	sl, r0
 8009490:	428b      	cmp	r3, r1
 8009492:	d898      	bhi.n	80093c6 <_strtod_l+0x42e>
 8009494:	f5a1 1180 	sub.w	r1, r1, #1048576	@ 0x100000
 8009498:	428b      	cmp	r3, r1
 800949a:	bf86      	itte	hi
 800949c:	f04f 3aff 	movhi.w	sl, #4294967295
 80094a0:	f8df b08c 	ldrhi.w	fp, [pc, #140]	@ 8009530 <_strtod_l+0x598>
 80094a4:	f102 7b54 	addls.w	fp, r2, #55574528	@ 0x3500000
 80094a8:	2300      	movs	r3, #0
 80094aa:	9308      	str	r3, [sp, #32]
 80094ac:	e07a      	b.n	80095a4 <_strtod_l+0x60c>
 80094ae:	07e2      	lsls	r2, r4, #31
 80094b0:	d505      	bpl.n	80094be <_strtod_l+0x526>
 80094b2:	9b08      	ldr	r3, [sp, #32]
 80094b4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80094b8:	f7f7 f8c2 	bl	8000640 <__aeabi_dmul>
 80094bc:	2301      	movs	r3, #1
 80094be:	9a08      	ldr	r2, [sp, #32]
 80094c0:	3601      	adds	r6, #1
 80094c2:	3208      	adds	r2, #8
 80094c4:	1064      	asrs	r4, r4, #1
 80094c6:	9208      	str	r2, [sp, #32]
 80094c8:	e7cd      	b.n	8009466 <_strtod_l+0x4ce>
 80094ca:	d0ed      	beq.n	80094a8 <_strtod_l+0x510>
 80094cc:	4264      	negs	r4, r4
 80094ce:	f014 020f 	ands.w	r2, r4, #15
 80094d2:	d00a      	beq.n	80094ea <_strtod_l+0x552>
 80094d4:	4b13      	ldr	r3, [pc, #76]	@ (8009524 <_strtod_l+0x58c>)
 80094d6:	4650      	mov	r0, sl
 80094d8:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 80094dc:	4659      	mov	r1, fp
 80094de:	e9d3 2300 	ldrd	r2, r3, [r3]
 80094e2:	f7f7 f9d7 	bl	8000894 <__aeabi_ddiv>
 80094e6:	4682      	mov	sl, r0
 80094e8:	468b      	mov	fp, r1
 80094ea:	1124      	asrs	r4, r4, #4
 80094ec:	d0dc      	beq.n	80094a8 <_strtod_l+0x510>
 80094ee:	2c1f      	cmp	r4, #31
 80094f0:	dd20      	ble.n	8009534 <_strtod_l+0x59c>
 80094f2:	2400      	movs	r4, #0
 80094f4:	46a0      	mov	r8, r4
 80094f6:	46a1      	mov	r9, r4
 80094f8:	940a      	str	r4, [sp, #40]	@ 0x28
 80094fa:	2322      	movs	r3, #34	@ 0x22
 80094fc:	9a05      	ldr	r2, [sp, #20]
 80094fe:	f04f 0a00 	mov.w	sl, #0
 8009502:	f04f 0b00 	mov.w	fp, #0
 8009506:	6013      	str	r3, [r2, #0]
 8009508:	e768      	b.n	80093dc <_strtod_l+0x444>
 800950a:	bf00      	nop
 800950c:	0800cb7a 	.word	0x0800cb7a
 8009510:	0800ce24 	.word	0x0800ce24
 8009514:	0800cb72 	.word	0x0800cb72
 8009518:	0800cc56 	.word	0x0800cc56
 800951c:	7ff00000 	.word	0x7ff00000
 8009520:	0800cc52 	.word	0x0800cc52
 8009524:	0800cd58 	.word	0x0800cd58
 8009528:	0800cd30 	.word	0x0800cd30
 800952c:	7ca00000 	.word	0x7ca00000
 8009530:	7fefffff 	.word	0x7fefffff
 8009534:	f014 0310 	ands.w	r3, r4, #16
 8009538:	bf18      	it	ne
 800953a:	236a      	movne	r3, #106	@ 0x6a
 800953c:	4650      	mov	r0, sl
 800953e:	9308      	str	r3, [sp, #32]
 8009540:	4659      	mov	r1, fp
 8009542:	2300      	movs	r3, #0
 8009544:	4ea9      	ldr	r6, [pc, #676]	@ (80097ec <_strtod_l+0x854>)
 8009546:	07e2      	lsls	r2, r4, #31
 8009548:	d504      	bpl.n	8009554 <_strtod_l+0x5bc>
 800954a:	e9d6 2300 	ldrd	r2, r3, [r6]
 800954e:	f7f7 f877 	bl	8000640 <__aeabi_dmul>
 8009552:	2301      	movs	r3, #1
 8009554:	1064      	asrs	r4, r4, #1
 8009556:	f106 0608 	add.w	r6, r6, #8
 800955a:	d1f4      	bne.n	8009546 <_strtod_l+0x5ae>
 800955c:	b10b      	cbz	r3, 8009562 <_strtod_l+0x5ca>
 800955e:	4682      	mov	sl, r0
 8009560:	468b      	mov	fp, r1
 8009562:	9b08      	ldr	r3, [sp, #32]
 8009564:	b1b3      	cbz	r3, 8009594 <_strtod_l+0x5fc>
 8009566:	f3cb 520a 	ubfx	r2, fp, #20, #11
 800956a:	f1c2 036b 	rsb	r3, r2, #107	@ 0x6b
 800956e:	2b00      	cmp	r3, #0
 8009570:	4659      	mov	r1, fp
 8009572:	dd0f      	ble.n	8009594 <_strtod_l+0x5fc>
 8009574:	2b1f      	cmp	r3, #31
 8009576:	dd57      	ble.n	8009628 <_strtod_l+0x690>
 8009578:	2b34      	cmp	r3, #52	@ 0x34
 800957a:	bfd8      	it	le
 800957c:	f04f 33ff 	movle.w	r3, #4294967295
 8009580:	f04f 0a00 	mov.w	sl, #0
 8009584:	bfcf      	iteee	gt
 8009586:	f04f 7b5c 	movgt.w	fp, #57671680	@ 0x3700000
 800958a:	f1c2 024b 	rsble	r2, r2, #75	@ 0x4b
 800958e:	4093      	lslle	r3, r2
 8009590:	ea03 0b01 	andle.w	fp, r3, r1
 8009594:	2200      	movs	r2, #0
 8009596:	2300      	movs	r3, #0
 8009598:	4650      	mov	r0, sl
 800959a:	4659      	mov	r1, fp
 800959c:	f7f7 fab8 	bl	8000b10 <__aeabi_dcmpeq>
 80095a0:	2800      	cmp	r0, #0
 80095a2:	d1a6      	bne.n	80094f2 <_strtod_l+0x55a>
 80095a4:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 80095a6:	463a      	mov	r2, r7
 80095a8:	9300      	str	r3, [sp, #0]
 80095aa:	990c      	ldr	r1, [sp, #48]	@ 0x30
 80095ac:	462b      	mov	r3, r5
 80095ae:	9805      	ldr	r0, [sp, #20]
 80095b0:	f7ff f8d0 	bl	8008754 <__s2b>
 80095b4:	900a      	str	r0, [sp, #40]	@ 0x28
 80095b6:	2800      	cmp	r0, #0
 80095b8:	f43f af05 	beq.w	80093c6 <_strtod_l+0x42e>
 80095bc:	2400      	movs	r4, #0
 80095be:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 80095c0:	eba9 0308 	sub.w	r3, r9, r8
 80095c4:	2a00      	cmp	r2, #0
 80095c6:	bfa8      	it	ge
 80095c8:	2300      	movge	r3, #0
 80095ca:	46a0      	mov	r8, r4
 80095cc:	9312      	str	r3, [sp, #72]	@ 0x48
 80095ce:	ea22 73e2 	bic.w	r3, r2, r2, asr #31
 80095d2:	9316      	str	r3, [sp, #88]	@ 0x58
 80095d4:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 80095d6:	9805      	ldr	r0, [sp, #20]
 80095d8:	6859      	ldr	r1, [r3, #4]
 80095da:	f7ff f813 	bl	8008604 <_Balloc>
 80095de:	4681      	mov	r9, r0
 80095e0:	2800      	cmp	r0, #0
 80095e2:	f43f aef4 	beq.w	80093ce <_strtod_l+0x436>
 80095e6:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 80095e8:	300c      	adds	r0, #12
 80095ea:	691a      	ldr	r2, [r3, #16]
 80095ec:	f103 010c 	add.w	r1, r3, #12
 80095f0:	3202      	adds	r2, #2
 80095f2:	0092      	lsls	r2, r2, #2
 80095f4:	f7fe f887 	bl	8007706 <memcpy>
 80095f8:	ab1c      	add	r3, sp, #112	@ 0x70
 80095fa:	9301      	str	r3, [sp, #4]
 80095fc:	ab1b      	add	r3, sp, #108	@ 0x6c
 80095fe:	9300      	str	r3, [sp, #0]
 8009600:	4652      	mov	r2, sl
 8009602:	465b      	mov	r3, fp
 8009604:	9805      	ldr	r0, [sp, #20]
 8009606:	e9cd ab0c 	strd	sl, fp, [sp, #48]	@ 0x30
 800960a:	f7ff fbd5 	bl	8008db8 <__d2b>
 800960e:	901a      	str	r0, [sp, #104]	@ 0x68
 8009610:	2800      	cmp	r0, #0
 8009612:	f43f aedc 	beq.w	80093ce <_strtod_l+0x436>
 8009616:	2101      	movs	r1, #1
 8009618:	9805      	ldr	r0, [sp, #20]
 800961a:	f7ff f931 	bl	8008880 <__i2b>
 800961e:	4680      	mov	r8, r0
 8009620:	b948      	cbnz	r0, 8009636 <_strtod_l+0x69e>
 8009622:	f04f 0800 	mov.w	r8, #0
 8009626:	e6d2      	b.n	80093ce <_strtod_l+0x436>
 8009628:	f04f 32ff 	mov.w	r2, #4294967295
 800962c:	fa02 f303 	lsl.w	r3, r2, r3
 8009630:	ea03 0a0a 	and.w	sl, r3, sl
 8009634:	e7ae      	b.n	8009594 <_strtod_l+0x5fc>
 8009636:	9d1b      	ldr	r5, [sp, #108]	@ 0x6c
 8009638:	9a1c      	ldr	r2, [sp, #112]	@ 0x70
 800963a:	2d00      	cmp	r5, #0
 800963c:	bfab      	itete	ge
 800963e:	9b12      	ldrge	r3, [sp, #72]	@ 0x48
 8009640:	9b16      	ldrlt	r3, [sp, #88]	@ 0x58
 8009642:	18ef      	addge	r7, r5, r3
 8009644:	1b5e      	sublt	r6, r3, r5
 8009646:	9b08      	ldr	r3, [sp, #32]
 8009648:	bfa8      	it	ge
 800964a:	9e16      	ldrge	r6, [sp, #88]	@ 0x58
 800964c:	eba5 0503 	sub.w	r5, r5, r3
 8009650:	4415      	add	r5, r2
 8009652:	4b67      	ldr	r3, [pc, #412]	@ (80097f0 <_strtod_l+0x858>)
 8009654:	f105 35ff 	add.w	r5, r5, #4294967295
 8009658:	bfb8      	it	lt
 800965a:	9f12      	ldrlt	r7, [sp, #72]	@ 0x48
 800965c:	429d      	cmp	r5, r3
 800965e:	f1c2 0236 	rsb	r2, r2, #54	@ 0x36
 8009662:	da50      	bge.n	8009706 <_strtod_l+0x76e>
 8009664:	1b5b      	subs	r3, r3, r5
 8009666:	2b1f      	cmp	r3, #31
 8009668:	f04f 0101 	mov.w	r1, #1
 800966c:	eba2 0203 	sub.w	r2, r2, r3
 8009670:	dc3d      	bgt.n	80096ee <_strtod_l+0x756>
 8009672:	fa01 f303 	lsl.w	r3, r1, r3
 8009676:	9313      	str	r3, [sp, #76]	@ 0x4c
 8009678:	2300      	movs	r3, #0
 800967a:	9310      	str	r3, [sp, #64]	@ 0x40
 800967c:	18bd      	adds	r5, r7, r2
 800967e:	9b08      	ldr	r3, [sp, #32]
 8009680:	42af      	cmp	r7, r5
 8009682:	4416      	add	r6, r2
 8009684:	441e      	add	r6, r3
 8009686:	463b      	mov	r3, r7
 8009688:	bfa8      	it	ge
 800968a:	462b      	movge	r3, r5
 800968c:	42b3      	cmp	r3, r6
 800968e:	bfa8      	it	ge
 8009690:	4633      	movge	r3, r6
 8009692:	2b00      	cmp	r3, #0
 8009694:	bfc2      	ittt	gt
 8009696:	1aed      	subgt	r5, r5, r3
 8009698:	1af6      	subgt	r6, r6, r3
 800969a:	1aff      	subgt	r7, r7, r3
 800969c:	9b12      	ldr	r3, [sp, #72]	@ 0x48
 800969e:	2b00      	cmp	r3, #0
 80096a0:	dd16      	ble.n	80096d0 <_strtod_l+0x738>
 80096a2:	4641      	mov	r1, r8
 80096a4:	461a      	mov	r2, r3
 80096a6:	9805      	ldr	r0, [sp, #20]
 80096a8:	f7ff f9a8 	bl	80089fc <__pow5mult>
 80096ac:	4680      	mov	r8, r0
 80096ae:	2800      	cmp	r0, #0
 80096b0:	d0b7      	beq.n	8009622 <_strtod_l+0x68a>
 80096b2:	4601      	mov	r1, r0
 80096b4:	9a1a      	ldr	r2, [sp, #104]	@ 0x68
 80096b6:	9805      	ldr	r0, [sp, #20]
 80096b8:	f7ff f8f8 	bl	80088ac <__multiply>
 80096bc:	900e      	str	r0, [sp, #56]	@ 0x38
 80096be:	2800      	cmp	r0, #0
 80096c0:	f43f ae85 	beq.w	80093ce <_strtod_l+0x436>
 80096c4:	991a      	ldr	r1, [sp, #104]	@ 0x68
 80096c6:	9805      	ldr	r0, [sp, #20]
 80096c8:	f7fe ffdc 	bl	8008684 <_Bfree>
 80096cc:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 80096ce:	931a      	str	r3, [sp, #104]	@ 0x68
 80096d0:	2d00      	cmp	r5, #0
 80096d2:	dc1d      	bgt.n	8009710 <_strtod_l+0x778>
 80096d4:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80096d6:	2b00      	cmp	r3, #0
 80096d8:	dd23      	ble.n	8009722 <_strtod_l+0x78a>
 80096da:	4649      	mov	r1, r9
 80096dc:	9a16      	ldr	r2, [sp, #88]	@ 0x58
 80096de:	9805      	ldr	r0, [sp, #20]
 80096e0:	f7ff f98c 	bl	80089fc <__pow5mult>
 80096e4:	4681      	mov	r9, r0
 80096e6:	b9e0      	cbnz	r0, 8009722 <_strtod_l+0x78a>
 80096e8:	f04f 0900 	mov.w	r9, #0
 80096ec:	e66f      	b.n	80093ce <_strtod_l+0x436>
 80096ee:	f1c5 457f 	rsb	r5, r5, #4278190080	@ 0xff000000
 80096f2:	f505 057f 	add.w	r5, r5, #16711680	@ 0xff0000
 80096f6:	f505 457b 	add.w	r5, r5, #64256	@ 0xfb00
 80096fa:	35e2      	adds	r5, #226	@ 0xe2
 80096fc:	fa01 f305 	lsl.w	r3, r1, r5
 8009700:	9310      	str	r3, [sp, #64]	@ 0x40
 8009702:	9113      	str	r1, [sp, #76]	@ 0x4c
 8009704:	e7ba      	b.n	800967c <_strtod_l+0x6e4>
 8009706:	2300      	movs	r3, #0
 8009708:	9310      	str	r3, [sp, #64]	@ 0x40
 800970a:	2301      	movs	r3, #1
 800970c:	9313      	str	r3, [sp, #76]	@ 0x4c
 800970e:	e7b5      	b.n	800967c <_strtod_l+0x6e4>
 8009710:	462a      	mov	r2, r5
 8009712:	991a      	ldr	r1, [sp, #104]	@ 0x68
 8009714:	9805      	ldr	r0, [sp, #20]
 8009716:	f7ff f9cb 	bl	8008ab0 <__lshift>
 800971a:	901a      	str	r0, [sp, #104]	@ 0x68
 800971c:	2800      	cmp	r0, #0
 800971e:	d1d9      	bne.n	80096d4 <_strtod_l+0x73c>
 8009720:	e655      	b.n	80093ce <_strtod_l+0x436>
 8009722:	2e00      	cmp	r6, #0
 8009724:	dd07      	ble.n	8009736 <_strtod_l+0x79e>
 8009726:	4649      	mov	r1, r9
 8009728:	4632      	mov	r2, r6
 800972a:	9805      	ldr	r0, [sp, #20]
 800972c:	f7ff f9c0 	bl	8008ab0 <__lshift>
 8009730:	4681      	mov	r9, r0
 8009732:	2800      	cmp	r0, #0
 8009734:	d0d8      	beq.n	80096e8 <_strtod_l+0x750>
 8009736:	2f00      	cmp	r7, #0
 8009738:	dd08      	ble.n	800974c <_strtod_l+0x7b4>
 800973a:	4641      	mov	r1, r8
 800973c:	463a      	mov	r2, r7
 800973e:	9805      	ldr	r0, [sp, #20]
 8009740:	f7ff f9b6 	bl	8008ab0 <__lshift>
 8009744:	4680      	mov	r8, r0
 8009746:	2800      	cmp	r0, #0
 8009748:	f43f ae41 	beq.w	80093ce <_strtod_l+0x436>
 800974c:	464a      	mov	r2, r9
 800974e:	991a      	ldr	r1, [sp, #104]	@ 0x68
 8009750:	9805      	ldr	r0, [sp, #20]
 8009752:	f7ff fa35 	bl	8008bc0 <__mdiff>
 8009756:	4604      	mov	r4, r0
 8009758:	2800      	cmp	r0, #0
 800975a:	f43f ae38 	beq.w	80093ce <_strtod_l+0x436>
 800975e:	68c3      	ldr	r3, [r0, #12]
 8009760:	4641      	mov	r1, r8
 8009762:	930f      	str	r3, [sp, #60]	@ 0x3c
 8009764:	2300      	movs	r3, #0
 8009766:	60c3      	str	r3, [r0, #12]
 8009768:	f7ff fa0e 	bl	8008b88 <__mcmp>
 800976c:	2800      	cmp	r0, #0
 800976e:	da45      	bge.n	80097fc <_strtod_l+0x864>
 8009770:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8009772:	ea53 030a 	orrs.w	r3, r3, sl
 8009776:	d16b      	bne.n	8009850 <_strtod_l+0x8b8>
 8009778:	f3cb 0313 	ubfx	r3, fp, #0, #20
 800977c:	2b00      	cmp	r3, #0
 800977e:	d167      	bne.n	8009850 <_strtod_l+0x8b8>
 8009780:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 8009784:	0d1b      	lsrs	r3, r3, #20
 8009786:	051b      	lsls	r3, r3, #20
 8009788:	f1b3 6fd6 	cmp.w	r3, #112197632	@ 0x6b00000
 800978c:	d960      	bls.n	8009850 <_strtod_l+0x8b8>
 800978e:	6963      	ldr	r3, [r4, #20]
 8009790:	b913      	cbnz	r3, 8009798 <_strtod_l+0x800>
 8009792:	6923      	ldr	r3, [r4, #16]
 8009794:	2b01      	cmp	r3, #1
 8009796:	dd5b      	ble.n	8009850 <_strtod_l+0x8b8>
 8009798:	4621      	mov	r1, r4
 800979a:	2201      	movs	r2, #1
 800979c:	9805      	ldr	r0, [sp, #20]
 800979e:	f7ff f987 	bl	8008ab0 <__lshift>
 80097a2:	4641      	mov	r1, r8
 80097a4:	4604      	mov	r4, r0
 80097a6:	f7ff f9ef 	bl	8008b88 <__mcmp>
 80097aa:	2800      	cmp	r0, #0
 80097ac:	dd50      	ble.n	8009850 <_strtod_l+0x8b8>
 80097ae:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 80097b2:	9a08      	ldr	r2, [sp, #32]
 80097b4:	0d1b      	lsrs	r3, r3, #20
 80097b6:	051b      	lsls	r3, r3, #20
 80097b8:	2a00      	cmp	r2, #0
 80097ba:	d06a      	beq.n	8009892 <_strtod_l+0x8fa>
 80097bc:	f1b3 6fd6 	cmp.w	r3, #112197632	@ 0x6b00000
 80097c0:	d867      	bhi.n	8009892 <_strtod_l+0x8fa>
 80097c2:	f1b3 7f5c 	cmp.w	r3, #57671680	@ 0x3700000
 80097c6:	f67f ae98 	bls.w	80094fa <_strtod_l+0x562>
 80097ca:	4650      	mov	r0, sl
 80097cc:	4659      	mov	r1, fp
 80097ce:	4b09      	ldr	r3, [pc, #36]	@ (80097f4 <_strtod_l+0x85c>)
 80097d0:	2200      	movs	r2, #0
 80097d2:	f7f6 ff35 	bl	8000640 <__aeabi_dmul>
 80097d6:	4b08      	ldr	r3, [pc, #32]	@ (80097f8 <_strtod_l+0x860>)
 80097d8:	4682      	mov	sl, r0
 80097da:	400b      	ands	r3, r1
 80097dc:	468b      	mov	fp, r1
 80097de:	2b00      	cmp	r3, #0
 80097e0:	f47f ae00 	bne.w	80093e4 <_strtod_l+0x44c>
 80097e4:	2322      	movs	r3, #34	@ 0x22
 80097e6:	9a05      	ldr	r2, [sp, #20]
 80097e8:	6013      	str	r3, [r2, #0]
 80097ea:	e5fb      	b.n	80093e4 <_strtod_l+0x44c>
 80097ec:	0800ce50 	.word	0x0800ce50
 80097f0:	fffffc02 	.word	0xfffffc02
 80097f4:	39500000 	.word	0x39500000
 80097f8:	7ff00000 	.word	0x7ff00000
 80097fc:	f8cd b038 	str.w	fp, [sp, #56]	@ 0x38
 8009800:	d165      	bne.n	80098ce <_strtod_l+0x936>
 8009802:	9a0f      	ldr	r2, [sp, #60]	@ 0x3c
 8009804:	f3cb 0313 	ubfx	r3, fp, #0, #20
 8009808:	b35a      	cbz	r2, 8009862 <_strtod_l+0x8ca>
 800980a:	4a99      	ldr	r2, [pc, #612]	@ (8009a70 <_strtod_l+0xad8>)
 800980c:	4293      	cmp	r3, r2
 800980e:	d12b      	bne.n	8009868 <_strtod_l+0x8d0>
 8009810:	9b08      	ldr	r3, [sp, #32]
 8009812:	4651      	mov	r1, sl
 8009814:	b303      	cbz	r3, 8009858 <_strtod_l+0x8c0>
 8009816:	465a      	mov	r2, fp
 8009818:	4b96      	ldr	r3, [pc, #600]	@ (8009a74 <_strtod_l+0xadc>)
 800981a:	4013      	ands	r3, r2
 800981c:	f1b3 6fd4 	cmp.w	r3, #111149056	@ 0x6a00000
 8009820:	f04f 32ff 	mov.w	r2, #4294967295
 8009824:	d81b      	bhi.n	800985e <_strtod_l+0x8c6>
 8009826:	0d1b      	lsrs	r3, r3, #20
 8009828:	f1c3 036b 	rsb	r3, r3, #107	@ 0x6b
 800982c:	fa02 f303 	lsl.w	r3, r2, r3
 8009830:	4299      	cmp	r1, r3
 8009832:	d119      	bne.n	8009868 <_strtod_l+0x8d0>
 8009834:	4b90      	ldr	r3, [pc, #576]	@ (8009a78 <_strtod_l+0xae0>)
 8009836:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 8009838:	429a      	cmp	r2, r3
 800983a:	d102      	bne.n	8009842 <_strtod_l+0x8aa>
 800983c:	3101      	adds	r1, #1
 800983e:	f43f adc6 	beq.w	80093ce <_strtod_l+0x436>
 8009842:	f04f 0a00 	mov.w	sl, #0
 8009846:	4b8b      	ldr	r3, [pc, #556]	@ (8009a74 <_strtod_l+0xadc>)
 8009848:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 800984a:	401a      	ands	r2, r3
 800984c:	f502 1b80 	add.w	fp, r2, #1048576	@ 0x100000
 8009850:	9b08      	ldr	r3, [sp, #32]
 8009852:	2b00      	cmp	r3, #0
 8009854:	d1b9      	bne.n	80097ca <_strtod_l+0x832>
 8009856:	e5c5      	b.n	80093e4 <_strtod_l+0x44c>
 8009858:	f04f 33ff 	mov.w	r3, #4294967295
 800985c:	e7e8      	b.n	8009830 <_strtod_l+0x898>
 800985e:	4613      	mov	r3, r2
 8009860:	e7e6      	b.n	8009830 <_strtod_l+0x898>
 8009862:	ea53 030a 	orrs.w	r3, r3, sl
 8009866:	d0a2      	beq.n	80097ae <_strtod_l+0x816>
 8009868:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 800986a:	b1db      	cbz	r3, 80098a4 <_strtod_l+0x90c>
 800986c:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 800986e:	4213      	tst	r3, r2
 8009870:	d0ee      	beq.n	8009850 <_strtod_l+0x8b8>
 8009872:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8009874:	4650      	mov	r0, sl
 8009876:	4659      	mov	r1, fp
 8009878:	9a08      	ldr	r2, [sp, #32]
 800987a:	b1bb      	cbz	r3, 80098ac <_strtod_l+0x914>
 800987c:	f7ff fb68 	bl	8008f50 <sulp>
 8009880:	4602      	mov	r2, r0
 8009882:	460b      	mov	r3, r1
 8009884:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 8009888:	f7f6 fd24 	bl	80002d4 <__adddf3>
 800988c:	4682      	mov	sl, r0
 800988e:	468b      	mov	fp, r1
 8009890:	e7de      	b.n	8009850 <_strtod_l+0x8b8>
 8009892:	f5a3 1380 	sub.w	r3, r3, #1048576	@ 0x100000
 8009896:	ea6f 5b13 	mvn.w	fp, r3, lsr #20
 800989a:	f04f 3aff 	mov.w	sl, #4294967295
 800989e:	ea6f 5b0b 	mvn.w	fp, fp, lsl #20
 80098a2:	e7d5      	b.n	8009850 <_strtod_l+0x8b8>
 80098a4:	9b13      	ldr	r3, [sp, #76]	@ 0x4c
 80098a6:	ea13 0f0a 	tst.w	r3, sl
 80098aa:	e7e1      	b.n	8009870 <_strtod_l+0x8d8>
 80098ac:	f7ff fb50 	bl	8008f50 <sulp>
 80098b0:	4602      	mov	r2, r0
 80098b2:	460b      	mov	r3, r1
 80098b4:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 80098b8:	f7f6 fd0a 	bl	80002d0 <__aeabi_dsub>
 80098bc:	2200      	movs	r2, #0
 80098be:	2300      	movs	r3, #0
 80098c0:	4682      	mov	sl, r0
 80098c2:	468b      	mov	fp, r1
 80098c4:	f7f7 f924 	bl	8000b10 <__aeabi_dcmpeq>
 80098c8:	2800      	cmp	r0, #0
 80098ca:	d0c1      	beq.n	8009850 <_strtod_l+0x8b8>
 80098cc:	e615      	b.n	80094fa <_strtod_l+0x562>
 80098ce:	4641      	mov	r1, r8
 80098d0:	4620      	mov	r0, r4
 80098d2:	f7ff fac9 	bl	8008e68 <__ratio>
 80098d6:	2200      	movs	r2, #0
 80098d8:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 80098dc:	4606      	mov	r6, r0
 80098de:	460f      	mov	r7, r1
 80098e0:	f7f7 f92a 	bl	8000b38 <__aeabi_dcmple>
 80098e4:	2800      	cmp	r0, #0
 80098e6:	d06d      	beq.n	80099c4 <_strtod_l+0xa2c>
 80098e8:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 80098ea:	2b00      	cmp	r3, #0
 80098ec:	d178      	bne.n	80099e0 <_strtod_l+0xa48>
 80098ee:	f1ba 0f00 	cmp.w	sl, #0
 80098f2:	d156      	bne.n	80099a2 <_strtod_l+0xa0a>
 80098f4:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 80098f6:	f3c3 0313 	ubfx	r3, r3, #0, #20
 80098fa:	2b00      	cmp	r3, #0
 80098fc:	d158      	bne.n	80099b0 <_strtod_l+0xa18>
 80098fe:	2200      	movs	r2, #0
 8009900:	4630      	mov	r0, r6
 8009902:	4639      	mov	r1, r7
 8009904:	4b5d      	ldr	r3, [pc, #372]	@ (8009a7c <_strtod_l+0xae4>)
 8009906:	f7f7 f90d 	bl	8000b24 <__aeabi_dcmplt>
 800990a:	2800      	cmp	r0, #0
 800990c:	d157      	bne.n	80099be <_strtod_l+0xa26>
 800990e:	4630      	mov	r0, r6
 8009910:	4639      	mov	r1, r7
 8009912:	2200      	movs	r2, #0
 8009914:	4b5a      	ldr	r3, [pc, #360]	@ (8009a80 <_strtod_l+0xae8>)
 8009916:	f7f6 fe93 	bl	8000640 <__aeabi_dmul>
 800991a:	4606      	mov	r6, r0
 800991c:	460f      	mov	r7, r1
 800991e:	f107 4300 	add.w	r3, r7, #2147483648	@ 0x80000000
 8009922:	9606      	str	r6, [sp, #24]
 8009924:	9307      	str	r3, [sp, #28]
 8009926:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 800992a:	4d52      	ldr	r5, [pc, #328]	@ (8009a74 <_strtod_l+0xadc>)
 800992c:	e9cd 2310 	strd	r2, r3, [sp, #64]	@ 0x40
 8009930:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8009932:	401d      	ands	r5, r3
 8009934:	4b53      	ldr	r3, [pc, #332]	@ (8009a84 <_strtod_l+0xaec>)
 8009936:	429d      	cmp	r5, r3
 8009938:	f040 80aa 	bne.w	8009a90 <_strtod_l+0xaf8>
 800993c:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800993e:	4650      	mov	r0, sl
 8009940:	f1a3 7b54 	sub.w	fp, r3, #55574528	@ 0x3500000
 8009944:	4659      	mov	r1, fp
 8009946:	f7ff f9cf 	bl	8008ce8 <__ulp>
 800994a:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 800994e:	f7f6 fe77 	bl	8000640 <__aeabi_dmul>
 8009952:	4652      	mov	r2, sl
 8009954:	465b      	mov	r3, fp
 8009956:	f7f6 fcbd 	bl	80002d4 <__adddf3>
 800995a:	460b      	mov	r3, r1
 800995c:	4945      	ldr	r1, [pc, #276]	@ (8009a74 <_strtod_l+0xadc>)
 800995e:	4a4a      	ldr	r2, [pc, #296]	@ (8009a88 <_strtod_l+0xaf0>)
 8009960:	4019      	ands	r1, r3
 8009962:	4291      	cmp	r1, r2
 8009964:	4682      	mov	sl, r0
 8009966:	d942      	bls.n	80099ee <_strtod_l+0xa56>
 8009968:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 800996a:	4b43      	ldr	r3, [pc, #268]	@ (8009a78 <_strtod_l+0xae0>)
 800996c:	429a      	cmp	r2, r3
 800996e:	d103      	bne.n	8009978 <_strtod_l+0x9e0>
 8009970:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8009972:	3301      	adds	r3, #1
 8009974:	f43f ad2b 	beq.w	80093ce <_strtod_l+0x436>
 8009978:	f04f 3aff 	mov.w	sl, #4294967295
 800997c:	f8df b0f8 	ldr.w	fp, [pc, #248]	@ 8009a78 <_strtod_l+0xae0>
 8009980:	991a      	ldr	r1, [sp, #104]	@ 0x68
 8009982:	9805      	ldr	r0, [sp, #20]
 8009984:	f7fe fe7e 	bl	8008684 <_Bfree>
 8009988:	4649      	mov	r1, r9
 800998a:	9805      	ldr	r0, [sp, #20]
 800998c:	f7fe fe7a 	bl	8008684 <_Bfree>
 8009990:	4641      	mov	r1, r8
 8009992:	9805      	ldr	r0, [sp, #20]
 8009994:	f7fe fe76 	bl	8008684 <_Bfree>
 8009998:	4621      	mov	r1, r4
 800999a:	9805      	ldr	r0, [sp, #20]
 800999c:	f7fe fe72 	bl	8008684 <_Bfree>
 80099a0:	e618      	b.n	80095d4 <_strtod_l+0x63c>
 80099a2:	f1ba 0f01 	cmp.w	sl, #1
 80099a6:	d103      	bne.n	80099b0 <_strtod_l+0xa18>
 80099a8:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 80099aa:	2b00      	cmp	r3, #0
 80099ac:	f43f ada5 	beq.w	80094fa <_strtod_l+0x562>
 80099b0:	2200      	movs	r2, #0
 80099b2:	4b36      	ldr	r3, [pc, #216]	@ (8009a8c <_strtod_l+0xaf4>)
 80099b4:	2600      	movs	r6, #0
 80099b6:	e9cd 2306 	strd	r2, r3, [sp, #24]
 80099ba:	4f30      	ldr	r7, [pc, #192]	@ (8009a7c <_strtod_l+0xae4>)
 80099bc:	e7b3      	b.n	8009926 <_strtod_l+0x98e>
 80099be:	2600      	movs	r6, #0
 80099c0:	4f2f      	ldr	r7, [pc, #188]	@ (8009a80 <_strtod_l+0xae8>)
 80099c2:	e7ac      	b.n	800991e <_strtod_l+0x986>
 80099c4:	4630      	mov	r0, r6
 80099c6:	4639      	mov	r1, r7
 80099c8:	4b2d      	ldr	r3, [pc, #180]	@ (8009a80 <_strtod_l+0xae8>)
 80099ca:	2200      	movs	r2, #0
 80099cc:	f7f6 fe38 	bl	8000640 <__aeabi_dmul>
 80099d0:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 80099d2:	4606      	mov	r6, r0
 80099d4:	460f      	mov	r7, r1
 80099d6:	2b00      	cmp	r3, #0
 80099d8:	d0a1      	beq.n	800991e <_strtod_l+0x986>
 80099da:	e9cd 6706 	strd	r6, r7, [sp, #24]
 80099de:	e7a2      	b.n	8009926 <_strtod_l+0x98e>
 80099e0:	2200      	movs	r2, #0
 80099e2:	4b26      	ldr	r3, [pc, #152]	@ (8009a7c <_strtod_l+0xae4>)
 80099e4:	4616      	mov	r6, r2
 80099e6:	461f      	mov	r7, r3
 80099e8:	e9cd 2306 	strd	r2, r3, [sp, #24]
 80099ec:	e79b      	b.n	8009926 <_strtod_l+0x98e>
 80099ee:	f103 7b54 	add.w	fp, r3, #55574528	@ 0x3500000
 80099f2:	9b08      	ldr	r3, [sp, #32]
 80099f4:	f8cd b038 	str.w	fp, [sp, #56]	@ 0x38
 80099f8:	2b00      	cmp	r3, #0
 80099fa:	d1c1      	bne.n	8009980 <_strtod_l+0x9e8>
 80099fc:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 8009a00:	0d1b      	lsrs	r3, r3, #20
 8009a02:	051b      	lsls	r3, r3, #20
 8009a04:	429d      	cmp	r5, r3
 8009a06:	d1bb      	bne.n	8009980 <_strtod_l+0x9e8>
 8009a08:	4630      	mov	r0, r6
 8009a0a:	4639      	mov	r1, r7
 8009a0c:	f7f7 fb04 	bl	8001018 <__aeabi_d2lz>
 8009a10:	f7f6 fde8 	bl	80005e4 <__aeabi_l2d>
 8009a14:	4602      	mov	r2, r0
 8009a16:	460b      	mov	r3, r1
 8009a18:	4630      	mov	r0, r6
 8009a1a:	4639      	mov	r1, r7
 8009a1c:	f7f6 fc58 	bl	80002d0 <__aeabi_dsub>
 8009a20:	460b      	mov	r3, r1
 8009a22:	4602      	mov	r2, r0
 8009a24:	f3cb 0613 	ubfx	r6, fp, #0, #20
 8009a28:	e9cd 230c 	strd	r2, r3, [sp, #48]	@ 0x30
 8009a2c:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8009a2e:	ea46 060a 	orr.w	r6, r6, sl
 8009a32:	431e      	orrs	r6, r3
 8009a34:	d069      	beq.n	8009b0a <_strtod_l+0xb72>
 8009a36:	a30a      	add	r3, pc, #40	@ (adr r3, 8009a60 <_strtod_l+0xac8>)
 8009a38:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009a3c:	f7f7 f872 	bl	8000b24 <__aeabi_dcmplt>
 8009a40:	2800      	cmp	r0, #0
 8009a42:	f47f accf 	bne.w	80093e4 <_strtod_l+0x44c>
 8009a46:	a308      	add	r3, pc, #32	@ (adr r3, 8009a68 <_strtod_l+0xad0>)
 8009a48:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009a4c:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 8009a50:	f7f7 f886 	bl	8000b60 <__aeabi_dcmpgt>
 8009a54:	2800      	cmp	r0, #0
 8009a56:	d093      	beq.n	8009980 <_strtod_l+0x9e8>
 8009a58:	e4c4      	b.n	80093e4 <_strtod_l+0x44c>
 8009a5a:	bf00      	nop
 8009a5c:	f3af 8000 	nop.w
 8009a60:	94a03595 	.word	0x94a03595
 8009a64:	3fdfffff 	.word	0x3fdfffff
 8009a68:	35afe535 	.word	0x35afe535
 8009a6c:	3fe00000 	.word	0x3fe00000
 8009a70:	000fffff 	.word	0x000fffff
 8009a74:	7ff00000 	.word	0x7ff00000
 8009a78:	7fefffff 	.word	0x7fefffff
 8009a7c:	3ff00000 	.word	0x3ff00000
 8009a80:	3fe00000 	.word	0x3fe00000
 8009a84:	7fe00000 	.word	0x7fe00000
 8009a88:	7c9fffff 	.word	0x7c9fffff
 8009a8c:	bff00000 	.word	0xbff00000
 8009a90:	9b08      	ldr	r3, [sp, #32]
 8009a92:	b323      	cbz	r3, 8009ade <_strtod_l+0xb46>
 8009a94:	f1b5 6fd4 	cmp.w	r5, #111149056	@ 0x6a00000
 8009a98:	d821      	bhi.n	8009ade <_strtod_l+0xb46>
 8009a9a:	a327      	add	r3, pc, #156	@ (adr r3, 8009b38 <_strtod_l+0xba0>)
 8009a9c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009aa0:	4630      	mov	r0, r6
 8009aa2:	4639      	mov	r1, r7
 8009aa4:	f7f7 f848 	bl	8000b38 <__aeabi_dcmple>
 8009aa8:	b1a0      	cbz	r0, 8009ad4 <_strtod_l+0xb3c>
 8009aaa:	4639      	mov	r1, r7
 8009aac:	4630      	mov	r0, r6
 8009aae:	f7f7 f89f 	bl	8000bf0 <__aeabi_d2uiz>
 8009ab2:	2801      	cmp	r0, #1
 8009ab4:	bf38      	it	cc
 8009ab6:	2001      	movcc	r0, #1
 8009ab8:	f7f6 fd48 	bl	800054c <__aeabi_ui2d>
 8009abc:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8009abe:	4606      	mov	r6, r0
 8009ac0:	460f      	mov	r7, r1
 8009ac2:	b9fb      	cbnz	r3, 8009b04 <_strtod_l+0xb6c>
 8009ac4:	f101 4300 	add.w	r3, r1, #2147483648	@ 0x80000000
 8009ac8:	9014      	str	r0, [sp, #80]	@ 0x50
 8009aca:	9315      	str	r3, [sp, #84]	@ 0x54
 8009acc:	e9dd 2314 	ldrd	r2, r3, [sp, #80]	@ 0x50
 8009ad0:	e9cd 2310 	strd	r2, r3, [sp, #64]	@ 0x40
 8009ad4:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 8009ad6:	f103 63d6 	add.w	r3, r3, #112197632	@ 0x6b00000
 8009ada:	1b5b      	subs	r3, r3, r5
 8009adc:	9311      	str	r3, [sp, #68]	@ 0x44
 8009ade:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 8009ae2:	e9dd ab10 	ldrd	sl, fp, [sp, #64]	@ 0x40
 8009ae6:	f7ff f8ff 	bl	8008ce8 <__ulp>
 8009aea:	4602      	mov	r2, r0
 8009aec:	460b      	mov	r3, r1
 8009aee:	4650      	mov	r0, sl
 8009af0:	4659      	mov	r1, fp
 8009af2:	f7f6 fda5 	bl	8000640 <__aeabi_dmul>
 8009af6:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	@ 0x30
 8009afa:	f7f6 fbeb 	bl	80002d4 <__adddf3>
 8009afe:	4682      	mov	sl, r0
 8009b00:	468b      	mov	fp, r1
 8009b02:	e776      	b.n	80099f2 <_strtod_l+0xa5a>
 8009b04:	e9cd 6714 	strd	r6, r7, [sp, #80]	@ 0x50
 8009b08:	e7e0      	b.n	8009acc <_strtod_l+0xb34>
 8009b0a:	a30d      	add	r3, pc, #52	@ (adr r3, 8009b40 <_strtod_l+0xba8>)
 8009b0c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009b10:	f7f7 f808 	bl	8000b24 <__aeabi_dcmplt>
 8009b14:	e79e      	b.n	8009a54 <_strtod_l+0xabc>
 8009b16:	2300      	movs	r3, #0
 8009b18:	930b      	str	r3, [sp, #44]	@ 0x2c
 8009b1a:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 8009b1c:	9a17      	ldr	r2, [sp, #92]	@ 0x5c
 8009b1e:	6013      	str	r3, [r2, #0]
 8009b20:	f7ff ba77 	b.w	8009012 <_strtod_l+0x7a>
 8009b24:	2a65      	cmp	r2, #101	@ 0x65
 8009b26:	f43f ab6e 	beq.w	8009206 <_strtod_l+0x26e>
 8009b2a:	2a45      	cmp	r2, #69	@ 0x45
 8009b2c:	f43f ab6b 	beq.w	8009206 <_strtod_l+0x26e>
 8009b30:	2301      	movs	r3, #1
 8009b32:	f7ff bba6 	b.w	8009282 <_strtod_l+0x2ea>
 8009b36:	bf00      	nop
 8009b38:	ffc00000 	.word	0xffc00000
 8009b3c:	41dfffff 	.word	0x41dfffff
 8009b40:	94a03595 	.word	0x94a03595
 8009b44:	3fcfffff 	.word	0x3fcfffff

08009b48 <_strtod_r>:
 8009b48:	4b01      	ldr	r3, [pc, #4]	@ (8009b50 <_strtod_r+0x8>)
 8009b4a:	f7ff ba25 	b.w	8008f98 <_strtod_l>
 8009b4e:	bf00      	nop
 8009b50:	20000164 	.word	0x20000164

08009b54 <__ssputs_r>:
 8009b54:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8009b58:	461f      	mov	r7, r3
 8009b5a:	688e      	ldr	r6, [r1, #8]
 8009b5c:	4682      	mov	sl, r0
 8009b5e:	42be      	cmp	r6, r7
 8009b60:	460c      	mov	r4, r1
 8009b62:	4690      	mov	r8, r2
 8009b64:	680b      	ldr	r3, [r1, #0]
 8009b66:	d82d      	bhi.n	8009bc4 <__ssputs_r+0x70>
 8009b68:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8009b6c:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 8009b70:	d026      	beq.n	8009bc0 <__ssputs_r+0x6c>
 8009b72:	6965      	ldr	r5, [r4, #20]
 8009b74:	6909      	ldr	r1, [r1, #16]
 8009b76:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8009b7a:	eba3 0901 	sub.w	r9, r3, r1
 8009b7e:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 8009b82:	1c7b      	adds	r3, r7, #1
 8009b84:	444b      	add	r3, r9
 8009b86:	106d      	asrs	r5, r5, #1
 8009b88:	429d      	cmp	r5, r3
 8009b8a:	bf38      	it	cc
 8009b8c:	461d      	movcc	r5, r3
 8009b8e:	0553      	lsls	r3, r2, #21
 8009b90:	d527      	bpl.n	8009be2 <__ssputs_r+0x8e>
 8009b92:	4629      	mov	r1, r5
 8009b94:	f7fe fcaa 	bl	80084ec <_malloc_r>
 8009b98:	4606      	mov	r6, r0
 8009b9a:	b360      	cbz	r0, 8009bf6 <__ssputs_r+0xa2>
 8009b9c:	464a      	mov	r2, r9
 8009b9e:	6921      	ldr	r1, [r4, #16]
 8009ba0:	f7fd fdb1 	bl	8007706 <memcpy>
 8009ba4:	89a3      	ldrh	r3, [r4, #12]
 8009ba6:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 8009baa:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8009bae:	81a3      	strh	r3, [r4, #12]
 8009bb0:	6126      	str	r6, [r4, #16]
 8009bb2:	444e      	add	r6, r9
 8009bb4:	6026      	str	r6, [r4, #0]
 8009bb6:	463e      	mov	r6, r7
 8009bb8:	6165      	str	r5, [r4, #20]
 8009bba:	eba5 0509 	sub.w	r5, r5, r9
 8009bbe:	60a5      	str	r5, [r4, #8]
 8009bc0:	42be      	cmp	r6, r7
 8009bc2:	d900      	bls.n	8009bc6 <__ssputs_r+0x72>
 8009bc4:	463e      	mov	r6, r7
 8009bc6:	4632      	mov	r2, r6
 8009bc8:	4641      	mov	r1, r8
 8009bca:	6820      	ldr	r0, [r4, #0]
 8009bcc:	f000 f9d4 	bl	8009f78 <memmove>
 8009bd0:	2000      	movs	r0, #0
 8009bd2:	68a3      	ldr	r3, [r4, #8]
 8009bd4:	1b9b      	subs	r3, r3, r6
 8009bd6:	60a3      	str	r3, [r4, #8]
 8009bd8:	6823      	ldr	r3, [r4, #0]
 8009bda:	4433      	add	r3, r6
 8009bdc:	6023      	str	r3, [r4, #0]
 8009bde:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8009be2:	462a      	mov	r2, r5
 8009be4:	f000 fd71 	bl	800a6ca <_realloc_r>
 8009be8:	4606      	mov	r6, r0
 8009bea:	2800      	cmp	r0, #0
 8009bec:	d1e0      	bne.n	8009bb0 <__ssputs_r+0x5c>
 8009bee:	4650      	mov	r0, sl
 8009bf0:	6921      	ldr	r1, [r4, #16]
 8009bf2:	f7fe fc09 	bl	8008408 <_free_r>
 8009bf6:	230c      	movs	r3, #12
 8009bf8:	f8ca 3000 	str.w	r3, [sl]
 8009bfc:	89a3      	ldrh	r3, [r4, #12]
 8009bfe:	f04f 30ff 	mov.w	r0, #4294967295
 8009c02:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8009c06:	81a3      	strh	r3, [r4, #12]
 8009c08:	e7e9      	b.n	8009bde <__ssputs_r+0x8a>
	...

08009c0c <_svfiprintf_r>:
 8009c0c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009c10:	4698      	mov	r8, r3
 8009c12:	898b      	ldrh	r3, [r1, #12]
 8009c14:	4607      	mov	r7, r0
 8009c16:	061b      	lsls	r3, r3, #24
 8009c18:	460d      	mov	r5, r1
 8009c1a:	4614      	mov	r4, r2
 8009c1c:	b09d      	sub	sp, #116	@ 0x74
 8009c1e:	d510      	bpl.n	8009c42 <_svfiprintf_r+0x36>
 8009c20:	690b      	ldr	r3, [r1, #16]
 8009c22:	b973      	cbnz	r3, 8009c42 <_svfiprintf_r+0x36>
 8009c24:	2140      	movs	r1, #64	@ 0x40
 8009c26:	f7fe fc61 	bl	80084ec <_malloc_r>
 8009c2a:	6028      	str	r0, [r5, #0]
 8009c2c:	6128      	str	r0, [r5, #16]
 8009c2e:	b930      	cbnz	r0, 8009c3e <_svfiprintf_r+0x32>
 8009c30:	230c      	movs	r3, #12
 8009c32:	603b      	str	r3, [r7, #0]
 8009c34:	f04f 30ff 	mov.w	r0, #4294967295
 8009c38:	b01d      	add	sp, #116	@ 0x74
 8009c3a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8009c3e:	2340      	movs	r3, #64	@ 0x40
 8009c40:	616b      	str	r3, [r5, #20]
 8009c42:	2300      	movs	r3, #0
 8009c44:	9309      	str	r3, [sp, #36]	@ 0x24
 8009c46:	2320      	movs	r3, #32
 8009c48:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 8009c4c:	2330      	movs	r3, #48	@ 0x30
 8009c4e:	f04f 0901 	mov.w	r9, #1
 8009c52:	f8cd 800c 	str.w	r8, [sp, #12]
 8009c56:	f8df 8198 	ldr.w	r8, [pc, #408]	@ 8009df0 <_svfiprintf_r+0x1e4>
 8009c5a:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 8009c5e:	4623      	mov	r3, r4
 8009c60:	469a      	mov	sl, r3
 8009c62:	f813 2b01 	ldrb.w	r2, [r3], #1
 8009c66:	b10a      	cbz	r2, 8009c6c <_svfiprintf_r+0x60>
 8009c68:	2a25      	cmp	r2, #37	@ 0x25
 8009c6a:	d1f9      	bne.n	8009c60 <_svfiprintf_r+0x54>
 8009c6c:	ebba 0b04 	subs.w	fp, sl, r4
 8009c70:	d00b      	beq.n	8009c8a <_svfiprintf_r+0x7e>
 8009c72:	465b      	mov	r3, fp
 8009c74:	4622      	mov	r2, r4
 8009c76:	4629      	mov	r1, r5
 8009c78:	4638      	mov	r0, r7
 8009c7a:	f7ff ff6b 	bl	8009b54 <__ssputs_r>
 8009c7e:	3001      	adds	r0, #1
 8009c80:	f000 80a7 	beq.w	8009dd2 <_svfiprintf_r+0x1c6>
 8009c84:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8009c86:	445a      	add	r2, fp
 8009c88:	9209      	str	r2, [sp, #36]	@ 0x24
 8009c8a:	f89a 3000 	ldrb.w	r3, [sl]
 8009c8e:	2b00      	cmp	r3, #0
 8009c90:	f000 809f 	beq.w	8009dd2 <_svfiprintf_r+0x1c6>
 8009c94:	2300      	movs	r3, #0
 8009c96:	f04f 32ff 	mov.w	r2, #4294967295
 8009c9a:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8009c9e:	f10a 0a01 	add.w	sl, sl, #1
 8009ca2:	9304      	str	r3, [sp, #16]
 8009ca4:	9307      	str	r3, [sp, #28]
 8009ca6:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 8009caa:	931a      	str	r3, [sp, #104]	@ 0x68
 8009cac:	4654      	mov	r4, sl
 8009cae:	2205      	movs	r2, #5
 8009cb0:	f814 1b01 	ldrb.w	r1, [r4], #1
 8009cb4:	484e      	ldr	r0, [pc, #312]	@ (8009df0 <_svfiprintf_r+0x1e4>)
 8009cb6:	f7fd fd18 	bl	80076ea <memchr>
 8009cba:	9a04      	ldr	r2, [sp, #16]
 8009cbc:	b9d8      	cbnz	r0, 8009cf6 <_svfiprintf_r+0xea>
 8009cbe:	06d0      	lsls	r0, r2, #27
 8009cc0:	bf44      	itt	mi
 8009cc2:	2320      	movmi	r3, #32
 8009cc4:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8009cc8:	0711      	lsls	r1, r2, #28
 8009cca:	bf44      	itt	mi
 8009ccc:	232b      	movmi	r3, #43	@ 0x2b
 8009cce:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8009cd2:	f89a 3000 	ldrb.w	r3, [sl]
 8009cd6:	2b2a      	cmp	r3, #42	@ 0x2a
 8009cd8:	d015      	beq.n	8009d06 <_svfiprintf_r+0xfa>
 8009cda:	4654      	mov	r4, sl
 8009cdc:	2000      	movs	r0, #0
 8009cde:	f04f 0c0a 	mov.w	ip, #10
 8009ce2:	9a07      	ldr	r2, [sp, #28]
 8009ce4:	4621      	mov	r1, r4
 8009ce6:	f811 3b01 	ldrb.w	r3, [r1], #1
 8009cea:	3b30      	subs	r3, #48	@ 0x30
 8009cec:	2b09      	cmp	r3, #9
 8009cee:	d94b      	bls.n	8009d88 <_svfiprintf_r+0x17c>
 8009cf0:	b1b0      	cbz	r0, 8009d20 <_svfiprintf_r+0x114>
 8009cf2:	9207      	str	r2, [sp, #28]
 8009cf4:	e014      	b.n	8009d20 <_svfiprintf_r+0x114>
 8009cf6:	eba0 0308 	sub.w	r3, r0, r8
 8009cfa:	fa09 f303 	lsl.w	r3, r9, r3
 8009cfe:	4313      	orrs	r3, r2
 8009d00:	46a2      	mov	sl, r4
 8009d02:	9304      	str	r3, [sp, #16]
 8009d04:	e7d2      	b.n	8009cac <_svfiprintf_r+0xa0>
 8009d06:	9b03      	ldr	r3, [sp, #12]
 8009d08:	1d19      	adds	r1, r3, #4
 8009d0a:	681b      	ldr	r3, [r3, #0]
 8009d0c:	9103      	str	r1, [sp, #12]
 8009d0e:	2b00      	cmp	r3, #0
 8009d10:	bfbb      	ittet	lt
 8009d12:	425b      	neglt	r3, r3
 8009d14:	f042 0202 	orrlt.w	r2, r2, #2
 8009d18:	9307      	strge	r3, [sp, #28]
 8009d1a:	9307      	strlt	r3, [sp, #28]
 8009d1c:	bfb8      	it	lt
 8009d1e:	9204      	strlt	r2, [sp, #16]
 8009d20:	7823      	ldrb	r3, [r4, #0]
 8009d22:	2b2e      	cmp	r3, #46	@ 0x2e
 8009d24:	d10a      	bne.n	8009d3c <_svfiprintf_r+0x130>
 8009d26:	7863      	ldrb	r3, [r4, #1]
 8009d28:	2b2a      	cmp	r3, #42	@ 0x2a
 8009d2a:	d132      	bne.n	8009d92 <_svfiprintf_r+0x186>
 8009d2c:	9b03      	ldr	r3, [sp, #12]
 8009d2e:	3402      	adds	r4, #2
 8009d30:	1d1a      	adds	r2, r3, #4
 8009d32:	681b      	ldr	r3, [r3, #0]
 8009d34:	9203      	str	r2, [sp, #12]
 8009d36:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 8009d3a:	9305      	str	r3, [sp, #20]
 8009d3c:	f8df a0b4 	ldr.w	sl, [pc, #180]	@ 8009df4 <_svfiprintf_r+0x1e8>
 8009d40:	2203      	movs	r2, #3
 8009d42:	4650      	mov	r0, sl
 8009d44:	7821      	ldrb	r1, [r4, #0]
 8009d46:	f7fd fcd0 	bl	80076ea <memchr>
 8009d4a:	b138      	cbz	r0, 8009d5c <_svfiprintf_r+0x150>
 8009d4c:	2240      	movs	r2, #64	@ 0x40
 8009d4e:	9b04      	ldr	r3, [sp, #16]
 8009d50:	eba0 000a 	sub.w	r0, r0, sl
 8009d54:	4082      	lsls	r2, r0
 8009d56:	4313      	orrs	r3, r2
 8009d58:	3401      	adds	r4, #1
 8009d5a:	9304      	str	r3, [sp, #16]
 8009d5c:	f814 1b01 	ldrb.w	r1, [r4], #1
 8009d60:	2206      	movs	r2, #6
 8009d62:	4825      	ldr	r0, [pc, #148]	@ (8009df8 <_svfiprintf_r+0x1ec>)
 8009d64:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 8009d68:	f7fd fcbf 	bl	80076ea <memchr>
 8009d6c:	2800      	cmp	r0, #0
 8009d6e:	d036      	beq.n	8009dde <_svfiprintf_r+0x1d2>
 8009d70:	4b22      	ldr	r3, [pc, #136]	@ (8009dfc <_svfiprintf_r+0x1f0>)
 8009d72:	bb1b      	cbnz	r3, 8009dbc <_svfiprintf_r+0x1b0>
 8009d74:	9b03      	ldr	r3, [sp, #12]
 8009d76:	3307      	adds	r3, #7
 8009d78:	f023 0307 	bic.w	r3, r3, #7
 8009d7c:	3308      	adds	r3, #8
 8009d7e:	9303      	str	r3, [sp, #12]
 8009d80:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8009d82:	4433      	add	r3, r6
 8009d84:	9309      	str	r3, [sp, #36]	@ 0x24
 8009d86:	e76a      	b.n	8009c5e <_svfiprintf_r+0x52>
 8009d88:	460c      	mov	r4, r1
 8009d8a:	2001      	movs	r0, #1
 8009d8c:	fb0c 3202 	mla	r2, ip, r2, r3
 8009d90:	e7a8      	b.n	8009ce4 <_svfiprintf_r+0xd8>
 8009d92:	2300      	movs	r3, #0
 8009d94:	f04f 0c0a 	mov.w	ip, #10
 8009d98:	4619      	mov	r1, r3
 8009d9a:	3401      	adds	r4, #1
 8009d9c:	9305      	str	r3, [sp, #20]
 8009d9e:	4620      	mov	r0, r4
 8009da0:	f810 2b01 	ldrb.w	r2, [r0], #1
 8009da4:	3a30      	subs	r2, #48	@ 0x30
 8009da6:	2a09      	cmp	r2, #9
 8009da8:	d903      	bls.n	8009db2 <_svfiprintf_r+0x1a6>
 8009daa:	2b00      	cmp	r3, #0
 8009dac:	d0c6      	beq.n	8009d3c <_svfiprintf_r+0x130>
 8009dae:	9105      	str	r1, [sp, #20]
 8009db0:	e7c4      	b.n	8009d3c <_svfiprintf_r+0x130>
 8009db2:	4604      	mov	r4, r0
 8009db4:	2301      	movs	r3, #1
 8009db6:	fb0c 2101 	mla	r1, ip, r1, r2
 8009dba:	e7f0      	b.n	8009d9e <_svfiprintf_r+0x192>
 8009dbc:	ab03      	add	r3, sp, #12
 8009dbe:	9300      	str	r3, [sp, #0]
 8009dc0:	462a      	mov	r2, r5
 8009dc2:	4638      	mov	r0, r7
 8009dc4:	4b0e      	ldr	r3, [pc, #56]	@ (8009e00 <_svfiprintf_r+0x1f4>)
 8009dc6:	a904      	add	r1, sp, #16
 8009dc8:	f7fc fc7e 	bl	80066c8 <_printf_float>
 8009dcc:	1c42      	adds	r2, r0, #1
 8009dce:	4606      	mov	r6, r0
 8009dd0:	d1d6      	bne.n	8009d80 <_svfiprintf_r+0x174>
 8009dd2:	89ab      	ldrh	r3, [r5, #12]
 8009dd4:	065b      	lsls	r3, r3, #25
 8009dd6:	f53f af2d 	bmi.w	8009c34 <_svfiprintf_r+0x28>
 8009dda:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8009ddc:	e72c      	b.n	8009c38 <_svfiprintf_r+0x2c>
 8009dde:	ab03      	add	r3, sp, #12
 8009de0:	9300      	str	r3, [sp, #0]
 8009de2:	462a      	mov	r2, r5
 8009de4:	4638      	mov	r0, r7
 8009de6:	4b06      	ldr	r3, [pc, #24]	@ (8009e00 <_svfiprintf_r+0x1f4>)
 8009de8:	a904      	add	r1, sp, #16
 8009dea:	f7fc ff0b 	bl	8006c04 <_printf_i>
 8009dee:	e7ed      	b.n	8009dcc <_svfiprintf_r+0x1c0>
 8009df0:	0800ce78 	.word	0x0800ce78
 8009df4:	0800ce7e 	.word	0x0800ce7e
 8009df8:	0800ce82 	.word	0x0800ce82
 8009dfc:	080066c9 	.word	0x080066c9
 8009e00:	08009b55 	.word	0x08009b55

08009e04 <__sflush_r>:
 8009e04:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8009e08:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8009e0a:	0716      	lsls	r6, r2, #28
 8009e0c:	4605      	mov	r5, r0
 8009e0e:	460c      	mov	r4, r1
 8009e10:	d454      	bmi.n	8009ebc <__sflush_r+0xb8>
 8009e12:	684b      	ldr	r3, [r1, #4]
 8009e14:	2b00      	cmp	r3, #0
 8009e16:	dc02      	bgt.n	8009e1e <__sflush_r+0x1a>
 8009e18:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 8009e1a:	2b00      	cmp	r3, #0
 8009e1c:	dd48      	ble.n	8009eb0 <__sflush_r+0xac>
 8009e1e:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8009e20:	2e00      	cmp	r6, #0
 8009e22:	d045      	beq.n	8009eb0 <__sflush_r+0xac>
 8009e24:	2300      	movs	r3, #0
 8009e26:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 8009e2a:	682f      	ldr	r7, [r5, #0]
 8009e2c:	6a21      	ldr	r1, [r4, #32]
 8009e2e:	602b      	str	r3, [r5, #0]
 8009e30:	d030      	beq.n	8009e94 <__sflush_r+0x90>
 8009e32:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 8009e34:	89a3      	ldrh	r3, [r4, #12]
 8009e36:	0759      	lsls	r1, r3, #29
 8009e38:	d505      	bpl.n	8009e46 <__sflush_r+0x42>
 8009e3a:	6863      	ldr	r3, [r4, #4]
 8009e3c:	1ad2      	subs	r2, r2, r3
 8009e3e:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 8009e40:	b10b      	cbz	r3, 8009e46 <__sflush_r+0x42>
 8009e42:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 8009e44:	1ad2      	subs	r2, r2, r3
 8009e46:	2300      	movs	r3, #0
 8009e48:	4628      	mov	r0, r5
 8009e4a:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8009e4c:	6a21      	ldr	r1, [r4, #32]
 8009e4e:	47b0      	blx	r6
 8009e50:	1c43      	adds	r3, r0, #1
 8009e52:	89a3      	ldrh	r3, [r4, #12]
 8009e54:	d106      	bne.n	8009e64 <__sflush_r+0x60>
 8009e56:	6829      	ldr	r1, [r5, #0]
 8009e58:	291d      	cmp	r1, #29
 8009e5a:	d82b      	bhi.n	8009eb4 <__sflush_r+0xb0>
 8009e5c:	4a28      	ldr	r2, [pc, #160]	@ (8009f00 <__sflush_r+0xfc>)
 8009e5e:	410a      	asrs	r2, r1
 8009e60:	07d6      	lsls	r6, r2, #31
 8009e62:	d427      	bmi.n	8009eb4 <__sflush_r+0xb0>
 8009e64:	2200      	movs	r2, #0
 8009e66:	6062      	str	r2, [r4, #4]
 8009e68:	6922      	ldr	r2, [r4, #16]
 8009e6a:	04d9      	lsls	r1, r3, #19
 8009e6c:	6022      	str	r2, [r4, #0]
 8009e6e:	d504      	bpl.n	8009e7a <__sflush_r+0x76>
 8009e70:	1c42      	adds	r2, r0, #1
 8009e72:	d101      	bne.n	8009e78 <__sflush_r+0x74>
 8009e74:	682b      	ldr	r3, [r5, #0]
 8009e76:	b903      	cbnz	r3, 8009e7a <__sflush_r+0x76>
 8009e78:	6560      	str	r0, [r4, #84]	@ 0x54
 8009e7a:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8009e7c:	602f      	str	r7, [r5, #0]
 8009e7e:	b1b9      	cbz	r1, 8009eb0 <__sflush_r+0xac>
 8009e80:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8009e84:	4299      	cmp	r1, r3
 8009e86:	d002      	beq.n	8009e8e <__sflush_r+0x8a>
 8009e88:	4628      	mov	r0, r5
 8009e8a:	f7fe fabd 	bl	8008408 <_free_r>
 8009e8e:	2300      	movs	r3, #0
 8009e90:	6363      	str	r3, [r4, #52]	@ 0x34
 8009e92:	e00d      	b.n	8009eb0 <__sflush_r+0xac>
 8009e94:	2301      	movs	r3, #1
 8009e96:	4628      	mov	r0, r5
 8009e98:	47b0      	blx	r6
 8009e9a:	4602      	mov	r2, r0
 8009e9c:	1c50      	adds	r0, r2, #1
 8009e9e:	d1c9      	bne.n	8009e34 <__sflush_r+0x30>
 8009ea0:	682b      	ldr	r3, [r5, #0]
 8009ea2:	2b00      	cmp	r3, #0
 8009ea4:	d0c6      	beq.n	8009e34 <__sflush_r+0x30>
 8009ea6:	2b1d      	cmp	r3, #29
 8009ea8:	d001      	beq.n	8009eae <__sflush_r+0xaa>
 8009eaa:	2b16      	cmp	r3, #22
 8009eac:	d11d      	bne.n	8009eea <__sflush_r+0xe6>
 8009eae:	602f      	str	r7, [r5, #0]
 8009eb0:	2000      	movs	r0, #0
 8009eb2:	e021      	b.n	8009ef8 <__sflush_r+0xf4>
 8009eb4:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8009eb8:	b21b      	sxth	r3, r3
 8009eba:	e01a      	b.n	8009ef2 <__sflush_r+0xee>
 8009ebc:	690f      	ldr	r7, [r1, #16]
 8009ebe:	2f00      	cmp	r7, #0
 8009ec0:	d0f6      	beq.n	8009eb0 <__sflush_r+0xac>
 8009ec2:	0793      	lsls	r3, r2, #30
 8009ec4:	bf18      	it	ne
 8009ec6:	2300      	movne	r3, #0
 8009ec8:	680e      	ldr	r6, [r1, #0]
 8009eca:	bf08      	it	eq
 8009ecc:	694b      	ldreq	r3, [r1, #20]
 8009ece:	1bf6      	subs	r6, r6, r7
 8009ed0:	600f      	str	r7, [r1, #0]
 8009ed2:	608b      	str	r3, [r1, #8]
 8009ed4:	2e00      	cmp	r6, #0
 8009ed6:	ddeb      	ble.n	8009eb0 <__sflush_r+0xac>
 8009ed8:	4633      	mov	r3, r6
 8009eda:	463a      	mov	r2, r7
 8009edc:	4628      	mov	r0, r5
 8009ede:	6a21      	ldr	r1, [r4, #32]
 8009ee0:	f8d4 c028 	ldr.w	ip, [r4, #40]	@ 0x28
 8009ee4:	47e0      	blx	ip
 8009ee6:	2800      	cmp	r0, #0
 8009ee8:	dc07      	bgt.n	8009efa <__sflush_r+0xf6>
 8009eea:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8009eee:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8009ef2:	f04f 30ff 	mov.w	r0, #4294967295
 8009ef6:	81a3      	strh	r3, [r4, #12]
 8009ef8:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8009efa:	4407      	add	r7, r0
 8009efc:	1a36      	subs	r6, r6, r0
 8009efe:	e7e9      	b.n	8009ed4 <__sflush_r+0xd0>
 8009f00:	dfbffffe 	.word	0xdfbffffe

08009f04 <_fflush_r>:
 8009f04:	b538      	push	{r3, r4, r5, lr}
 8009f06:	690b      	ldr	r3, [r1, #16]
 8009f08:	4605      	mov	r5, r0
 8009f0a:	460c      	mov	r4, r1
 8009f0c:	b913      	cbnz	r3, 8009f14 <_fflush_r+0x10>
 8009f0e:	2500      	movs	r5, #0
 8009f10:	4628      	mov	r0, r5
 8009f12:	bd38      	pop	{r3, r4, r5, pc}
 8009f14:	b118      	cbz	r0, 8009f1e <_fflush_r+0x1a>
 8009f16:	6a03      	ldr	r3, [r0, #32]
 8009f18:	b90b      	cbnz	r3, 8009f1e <_fflush_r+0x1a>
 8009f1a:	f7fd fa2f 	bl	800737c <__sinit>
 8009f1e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8009f22:	2b00      	cmp	r3, #0
 8009f24:	d0f3      	beq.n	8009f0e <_fflush_r+0xa>
 8009f26:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 8009f28:	07d0      	lsls	r0, r2, #31
 8009f2a:	d404      	bmi.n	8009f36 <_fflush_r+0x32>
 8009f2c:	0599      	lsls	r1, r3, #22
 8009f2e:	d402      	bmi.n	8009f36 <_fflush_r+0x32>
 8009f30:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8009f32:	f7fd fbd0 	bl	80076d6 <__retarget_lock_acquire_recursive>
 8009f36:	4628      	mov	r0, r5
 8009f38:	4621      	mov	r1, r4
 8009f3a:	f7ff ff63 	bl	8009e04 <__sflush_r>
 8009f3e:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8009f40:	4605      	mov	r5, r0
 8009f42:	07da      	lsls	r2, r3, #31
 8009f44:	d4e4      	bmi.n	8009f10 <_fflush_r+0xc>
 8009f46:	89a3      	ldrh	r3, [r4, #12]
 8009f48:	059b      	lsls	r3, r3, #22
 8009f4a:	d4e1      	bmi.n	8009f10 <_fflush_r+0xc>
 8009f4c:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8009f4e:	f7fd fbc3 	bl	80076d8 <__retarget_lock_release_recursive>
 8009f52:	e7dd      	b.n	8009f10 <_fflush_r+0xc>

08009f54 <fiprintf>:
 8009f54:	b40e      	push	{r1, r2, r3}
 8009f56:	b503      	push	{r0, r1, lr}
 8009f58:	4601      	mov	r1, r0
 8009f5a:	ab03      	add	r3, sp, #12
 8009f5c:	4805      	ldr	r0, [pc, #20]	@ (8009f74 <fiprintf+0x20>)
 8009f5e:	f853 2b04 	ldr.w	r2, [r3], #4
 8009f62:	6800      	ldr	r0, [r0, #0]
 8009f64:	9301      	str	r3, [sp, #4]
 8009f66:	f000 fc13 	bl	800a790 <_vfiprintf_r>
 8009f6a:	b002      	add	sp, #8
 8009f6c:	f85d eb04 	ldr.w	lr, [sp], #4
 8009f70:	b003      	add	sp, #12
 8009f72:	4770      	bx	lr
 8009f74:	20000114 	.word	0x20000114

08009f78 <memmove>:
 8009f78:	4288      	cmp	r0, r1
 8009f7a:	b510      	push	{r4, lr}
 8009f7c:	eb01 0402 	add.w	r4, r1, r2
 8009f80:	d902      	bls.n	8009f88 <memmove+0x10>
 8009f82:	4284      	cmp	r4, r0
 8009f84:	4623      	mov	r3, r4
 8009f86:	d807      	bhi.n	8009f98 <memmove+0x20>
 8009f88:	1e43      	subs	r3, r0, #1
 8009f8a:	42a1      	cmp	r1, r4
 8009f8c:	d008      	beq.n	8009fa0 <memmove+0x28>
 8009f8e:	f811 2b01 	ldrb.w	r2, [r1], #1
 8009f92:	f803 2f01 	strb.w	r2, [r3, #1]!
 8009f96:	e7f8      	b.n	8009f8a <memmove+0x12>
 8009f98:	4601      	mov	r1, r0
 8009f9a:	4402      	add	r2, r0
 8009f9c:	428a      	cmp	r2, r1
 8009f9e:	d100      	bne.n	8009fa2 <memmove+0x2a>
 8009fa0:	bd10      	pop	{r4, pc}
 8009fa2:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 8009fa6:	f802 4d01 	strb.w	r4, [r2, #-1]!
 8009faa:	e7f7      	b.n	8009f9c <memmove+0x24>

08009fac <strncmp>:
 8009fac:	b510      	push	{r4, lr}
 8009fae:	b16a      	cbz	r2, 8009fcc <strncmp+0x20>
 8009fb0:	3901      	subs	r1, #1
 8009fb2:	1884      	adds	r4, r0, r2
 8009fb4:	f810 2b01 	ldrb.w	r2, [r0], #1
 8009fb8:	f811 3f01 	ldrb.w	r3, [r1, #1]!
 8009fbc:	429a      	cmp	r2, r3
 8009fbe:	d103      	bne.n	8009fc8 <strncmp+0x1c>
 8009fc0:	42a0      	cmp	r0, r4
 8009fc2:	d001      	beq.n	8009fc8 <strncmp+0x1c>
 8009fc4:	2a00      	cmp	r2, #0
 8009fc6:	d1f5      	bne.n	8009fb4 <strncmp+0x8>
 8009fc8:	1ad0      	subs	r0, r2, r3
 8009fca:	bd10      	pop	{r4, pc}
 8009fcc:	4610      	mov	r0, r2
 8009fce:	e7fc      	b.n	8009fca <strncmp+0x1e>

08009fd0 <_sbrk_r>:
 8009fd0:	b538      	push	{r3, r4, r5, lr}
 8009fd2:	2300      	movs	r3, #0
 8009fd4:	4d05      	ldr	r5, [pc, #20]	@ (8009fec <_sbrk_r+0x1c>)
 8009fd6:	4604      	mov	r4, r0
 8009fd8:	4608      	mov	r0, r1
 8009fda:	602b      	str	r3, [r5, #0]
 8009fdc:	f7f9 fbb8 	bl	8003750 <_sbrk>
 8009fe0:	1c43      	adds	r3, r0, #1
 8009fe2:	d102      	bne.n	8009fea <_sbrk_r+0x1a>
 8009fe4:	682b      	ldr	r3, [r5, #0]
 8009fe6:	b103      	cbz	r3, 8009fea <_sbrk_r+0x1a>
 8009fe8:	6023      	str	r3, [r4, #0]
 8009fea:	bd38      	pop	{r3, r4, r5, pc}
 8009fec:	20000bf8 	.word	0x20000bf8

08009ff0 <nan>:
 8009ff0:	2000      	movs	r0, #0
 8009ff2:	4901      	ldr	r1, [pc, #4]	@ (8009ff8 <nan+0x8>)
 8009ff4:	4770      	bx	lr
 8009ff6:	bf00      	nop
 8009ff8:	7ff80000 	.word	0x7ff80000

08009ffc <abort>:
 8009ffc:	2006      	movs	r0, #6
 8009ffe:	b508      	push	{r3, lr}
 800a000:	f000 fd9a 	bl	800ab38 <raise>
 800a004:	2001      	movs	r0, #1
 800a006:	f7f9 fb77 	bl	80036f8 <_exit>

0800a00a <_calloc_r>:
 800a00a:	b570      	push	{r4, r5, r6, lr}
 800a00c:	fba1 5402 	umull	r5, r4, r1, r2
 800a010:	b93c      	cbnz	r4, 800a022 <_calloc_r+0x18>
 800a012:	4629      	mov	r1, r5
 800a014:	f7fe fa6a 	bl	80084ec <_malloc_r>
 800a018:	4606      	mov	r6, r0
 800a01a:	b928      	cbnz	r0, 800a028 <_calloc_r+0x1e>
 800a01c:	2600      	movs	r6, #0
 800a01e:	4630      	mov	r0, r6
 800a020:	bd70      	pop	{r4, r5, r6, pc}
 800a022:	220c      	movs	r2, #12
 800a024:	6002      	str	r2, [r0, #0]
 800a026:	e7f9      	b.n	800a01c <_calloc_r+0x12>
 800a028:	462a      	mov	r2, r5
 800a02a:	4621      	mov	r1, r4
 800a02c:	f7fd fa3f 	bl	80074ae <memset>
 800a030:	e7f5      	b.n	800a01e <_calloc_r+0x14>

0800a032 <rshift>:
 800a032:	6903      	ldr	r3, [r0, #16]
 800a034:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 800a038:	ebb3 1f61 	cmp.w	r3, r1, asr #5
 800a03c:	f100 0414 	add.w	r4, r0, #20
 800a040:	ea4f 1261 	mov.w	r2, r1, asr #5
 800a044:	dd46      	ble.n	800a0d4 <rshift+0xa2>
 800a046:	f011 011f 	ands.w	r1, r1, #31
 800a04a:	eb04 0683 	add.w	r6, r4, r3, lsl #2
 800a04e:	eb04 0582 	add.w	r5, r4, r2, lsl #2
 800a052:	d10c      	bne.n	800a06e <rshift+0x3c>
 800a054:	4629      	mov	r1, r5
 800a056:	f100 0710 	add.w	r7, r0, #16
 800a05a:	42b1      	cmp	r1, r6
 800a05c:	d335      	bcc.n	800a0ca <rshift+0x98>
 800a05e:	1a9b      	subs	r3, r3, r2
 800a060:	009b      	lsls	r3, r3, #2
 800a062:	1eea      	subs	r2, r5, #3
 800a064:	4296      	cmp	r6, r2
 800a066:	bf38      	it	cc
 800a068:	2300      	movcc	r3, #0
 800a06a:	4423      	add	r3, r4
 800a06c:	e015      	b.n	800a09a <rshift+0x68>
 800a06e:	46a1      	mov	r9, r4
 800a070:	f854 7022 	ldr.w	r7, [r4, r2, lsl #2]
 800a074:	f1c1 0820 	rsb	r8, r1, #32
 800a078:	40cf      	lsrs	r7, r1
 800a07a:	f105 0e04 	add.w	lr, r5, #4
 800a07e:	4576      	cmp	r6, lr
 800a080:	46f4      	mov	ip, lr
 800a082:	d816      	bhi.n	800a0b2 <rshift+0x80>
 800a084:	1a9a      	subs	r2, r3, r2
 800a086:	0092      	lsls	r2, r2, #2
 800a088:	3a04      	subs	r2, #4
 800a08a:	3501      	adds	r5, #1
 800a08c:	42ae      	cmp	r6, r5
 800a08e:	bf38      	it	cc
 800a090:	2200      	movcc	r2, #0
 800a092:	18a3      	adds	r3, r4, r2
 800a094:	50a7      	str	r7, [r4, r2]
 800a096:	b107      	cbz	r7, 800a09a <rshift+0x68>
 800a098:	3304      	adds	r3, #4
 800a09a:	42a3      	cmp	r3, r4
 800a09c:	eba3 0204 	sub.w	r2, r3, r4
 800a0a0:	bf08      	it	eq
 800a0a2:	2300      	moveq	r3, #0
 800a0a4:	ea4f 02a2 	mov.w	r2, r2, asr #2
 800a0a8:	6102      	str	r2, [r0, #16]
 800a0aa:	bf08      	it	eq
 800a0ac:	6143      	streq	r3, [r0, #20]
 800a0ae:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800a0b2:	f8dc c000 	ldr.w	ip, [ip]
 800a0b6:	fa0c fc08 	lsl.w	ip, ip, r8
 800a0ba:	ea4c 0707 	orr.w	r7, ip, r7
 800a0be:	f849 7b04 	str.w	r7, [r9], #4
 800a0c2:	f85e 7b04 	ldr.w	r7, [lr], #4
 800a0c6:	40cf      	lsrs	r7, r1
 800a0c8:	e7d9      	b.n	800a07e <rshift+0x4c>
 800a0ca:	f851 cb04 	ldr.w	ip, [r1], #4
 800a0ce:	f847 cf04 	str.w	ip, [r7, #4]!
 800a0d2:	e7c2      	b.n	800a05a <rshift+0x28>
 800a0d4:	4623      	mov	r3, r4
 800a0d6:	e7e0      	b.n	800a09a <rshift+0x68>

0800a0d8 <__hexdig_fun>:
 800a0d8:	f1a0 0330 	sub.w	r3, r0, #48	@ 0x30
 800a0dc:	2b09      	cmp	r3, #9
 800a0de:	d802      	bhi.n	800a0e6 <__hexdig_fun+0xe>
 800a0e0:	3820      	subs	r0, #32
 800a0e2:	b2c0      	uxtb	r0, r0
 800a0e4:	4770      	bx	lr
 800a0e6:	f1a0 0361 	sub.w	r3, r0, #97	@ 0x61
 800a0ea:	2b05      	cmp	r3, #5
 800a0ec:	d801      	bhi.n	800a0f2 <__hexdig_fun+0x1a>
 800a0ee:	3847      	subs	r0, #71	@ 0x47
 800a0f0:	e7f7      	b.n	800a0e2 <__hexdig_fun+0xa>
 800a0f2:	f1a0 0341 	sub.w	r3, r0, #65	@ 0x41
 800a0f6:	2b05      	cmp	r3, #5
 800a0f8:	d801      	bhi.n	800a0fe <__hexdig_fun+0x26>
 800a0fa:	3827      	subs	r0, #39	@ 0x27
 800a0fc:	e7f1      	b.n	800a0e2 <__hexdig_fun+0xa>
 800a0fe:	2000      	movs	r0, #0
 800a100:	4770      	bx	lr
	...

0800a104 <__gethex>:
 800a104:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a108:	468a      	mov	sl, r1
 800a10a:	4690      	mov	r8, r2
 800a10c:	b085      	sub	sp, #20
 800a10e:	9302      	str	r3, [sp, #8]
 800a110:	680b      	ldr	r3, [r1, #0]
 800a112:	9001      	str	r0, [sp, #4]
 800a114:	1c9c      	adds	r4, r3, #2
 800a116:	46a1      	mov	r9, r4
 800a118:	f814 0b01 	ldrb.w	r0, [r4], #1
 800a11c:	2830      	cmp	r0, #48	@ 0x30
 800a11e:	d0fa      	beq.n	800a116 <__gethex+0x12>
 800a120:	eba9 0303 	sub.w	r3, r9, r3
 800a124:	f1a3 0b02 	sub.w	fp, r3, #2
 800a128:	f7ff ffd6 	bl	800a0d8 <__hexdig_fun>
 800a12c:	4605      	mov	r5, r0
 800a12e:	2800      	cmp	r0, #0
 800a130:	d168      	bne.n	800a204 <__gethex+0x100>
 800a132:	2201      	movs	r2, #1
 800a134:	4648      	mov	r0, r9
 800a136:	499f      	ldr	r1, [pc, #636]	@ (800a3b4 <__gethex+0x2b0>)
 800a138:	f7ff ff38 	bl	8009fac <strncmp>
 800a13c:	4607      	mov	r7, r0
 800a13e:	2800      	cmp	r0, #0
 800a140:	d167      	bne.n	800a212 <__gethex+0x10e>
 800a142:	f899 0001 	ldrb.w	r0, [r9, #1]
 800a146:	4626      	mov	r6, r4
 800a148:	f7ff ffc6 	bl	800a0d8 <__hexdig_fun>
 800a14c:	2800      	cmp	r0, #0
 800a14e:	d062      	beq.n	800a216 <__gethex+0x112>
 800a150:	4623      	mov	r3, r4
 800a152:	7818      	ldrb	r0, [r3, #0]
 800a154:	4699      	mov	r9, r3
 800a156:	2830      	cmp	r0, #48	@ 0x30
 800a158:	f103 0301 	add.w	r3, r3, #1
 800a15c:	d0f9      	beq.n	800a152 <__gethex+0x4e>
 800a15e:	f7ff ffbb 	bl	800a0d8 <__hexdig_fun>
 800a162:	fab0 f580 	clz	r5, r0
 800a166:	f04f 0b01 	mov.w	fp, #1
 800a16a:	096d      	lsrs	r5, r5, #5
 800a16c:	464a      	mov	r2, r9
 800a16e:	4616      	mov	r6, r2
 800a170:	7830      	ldrb	r0, [r6, #0]
 800a172:	3201      	adds	r2, #1
 800a174:	f7ff ffb0 	bl	800a0d8 <__hexdig_fun>
 800a178:	2800      	cmp	r0, #0
 800a17a:	d1f8      	bne.n	800a16e <__gethex+0x6a>
 800a17c:	2201      	movs	r2, #1
 800a17e:	4630      	mov	r0, r6
 800a180:	498c      	ldr	r1, [pc, #560]	@ (800a3b4 <__gethex+0x2b0>)
 800a182:	f7ff ff13 	bl	8009fac <strncmp>
 800a186:	2800      	cmp	r0, #0
 800a188:	d13f      	bne.n	800a20a <__gethex+0x106>
 800a18a:	b944      	cbnz	r4, 800a19e <__gethex+0x9a>
 800a18c:	1c74      	adds	r4, r6, #1
 800a18e:	4622      	mov	r2, r4
 800a190:	4616      	mov	r6, r2
 800a192:	7830      	ldrb	r0, [r6, #0]
 800a194:	3201      	adds	r2, #1
 800a196:	f7ff ff9f 	bl	800a0d8 <__hexdig_fun>
 800a19a:	2800      	cmp	r0, #0
 800a19c:	d1f8      	bne.n	800a190 <__gethex+0x8c>
 800a19e:	1ba4      	subs	r4, r4, r6
 800a1a0:	00a7      	lsls	r7, r4, #2
 800a1a2:	7833      	ldrb	r3, [r6, #0]
 800a1a4:	f003 03df 	and.w	r3, r3, #223	@ 0xdf
 800a1a8:	2b50      	cmp	r3, #80	@ 0x50
 800a1aa:	d13e      	bne.n	800a22a <__gethex+0x126>
 800a1ac:	7873      	ldrb	r3, [r6, #1]
 800a1ae:	2b2b      	cmp	r3, #43	@ 0x2b
 800a1b0:	d033      	beq.n	800a21a <__gethex+0x116>
 800a1b2:	2b2d      	cmp	r3, #45	@ 0x2d
 800a1b4:	d034      	beq.n	800a220 <__gethex+0x11c>
 800a1b6:	2400      	movs	r4, #0
 800a1b8:	1c71      	adds	r1, r6, #1
 800a1ba:	7808      	ldrb	r0, [r1, #0]
 800a1bc:	f7ff ff8c 	bl	800a0d8 <__hexdig_fun>
 800a1c0:	1e43      	subs	r3, r0, #1
 800a1c2:	b2db      	uxtb	r3, r3
 800a1c4:	2b18      	cmp	r3, #24
 800a1c6:	d830      	bhi.n	800a22a <__gethex+0x126>
 800a1c8:	f1a0 0210 	sub.w	r2, r0, #16
 800a1cc:	f811 0f01 	ldrb.w	r0, [r1, #1]!
 800a1d0:	f7ff ff82 	bl	800a0d8 <__hexdig_fun>
 800a1d4:	f100 3cff 	add.w	ip, r0, #4294967295
 800a1d8:	fa5f fc8c 	uxtb.w	ip, ip
 800a1dc:	f1bc 0f18 	cmp.w	ip, #24
 800a1e0:	f04f 030a 	mov.w	r3, #10
 800a1e4:	d91e      	bls.n	800a224 <__gethex+0x120>
 800a1e6:	b104      	cbz	r4, 800a1ea <__gethex+0xe6>
 800a1e8:	4252      	negs	r2, r2
 800a1ea:	4417      	add	r7, r2
 800a1ec:	f8ca 1000 	str.w	r1, [sl]
 800a1f0:	b1ed      	cbz	r5, 800a22e <__gethex+0x12a>
 800a1f2:	f1bb 0f00 	cmp.w	fp, #0
 800a1f6:	bf0c      	ite	eq
 800a1f8:	2506      	moveq	r5, #6
 800a1fa:	2500      	movne	r5, #0
 800a1fc:	4628      	mov	r0, r5
 800a1fe:	b005      	add	sp, #20
 800a200:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800a204:	2500      	movs	r5, #0
 800a206:	462c      	mov	r4, r5
 800a208:	e7b0      	b.n	800a16c <__gethex+0x68>
 800a20a:	2c00      	cmp	r4, #0
 800a20c:	d1c7      	bne.n	800a19e <__gethex+0x9a>
 800a20e:	4627      	mov	r7, r4
 800a210:	e7c7      	b.n	800a1a2 <__gethex+0x9e>
 800a212:	464e      	mov	r6, r9
 800a214:	462f      	mov	r7, r5
 800a216:	2501      	movs	r5, #1
 800a218:	e7c3      	b.n	800a1a2 <__gethex+0x9e>
 800a21a:	2400      	movs	r4, #0
 800a21c:	1cb1      	adds	r1, r6, #2
 800a21e:	e7cc      	b.n	800a1ba <__gethex+0xb6>
 800a220:	2401      	movs	r4, #1
 800a222:	e7fb      	b.n	800a21c <__gethex+0x118>
 800a224:	fb03 0002 	mla	r0, r3, r2, r0
 800a228:	e7ce      	b.n	800a1c8 <__gethex+0xc4>
 800a22a:	4631      	mov	r1, r6
 800a22c:	e7de      	b.n	800a1ec <__gethex+0xe8>
 800a22e:	4629      	mov	r1, r5
 800a230:	eba6 0309 	sub.w	r3, r6, r9
 800a234:	3b01      	subs	r3, #1
 800a236:	2b07      	cmp	r3, #7
 800a238:	dc0a      	bgt.n	800a250 <__gethex+0x14c>
 800a23a:	9801      	ldr	r0, [sp, #4]
 800a23c:	f7fe f9e2 	bl	8008604 <_Balloc>
 800a240:	4604      	mov	r4, r0
 800a242:	b940      	cbnz	r0, 800a256 <__gethex+0x152>
 800a244:	4602      	mov	r2, r0
 800a246:	21e4      	movs	r1, #228	@ 0xe4
 800a248:	4b5b      	ldr	r3, [pc, #364]	@ (800a3b8 <__gethex+0x2b4>)
 800a24a:	485c      	ldr	r0, [pc, #368]	@ (800a3bc <__gethex+0x2b8>)
 800a24c:	f7fd fa6e 	bl	800772c <__assert_func>
 800a250:	3101      	adds	r1, #1
 800a252:	105b      	asrs	r3, r3, #1
 800a254:	e7ef      	b.n	800a236 <__gethex+0x132>
 800a256:	2300      	movs	r3, #0
 800a258:	f100 0a14 	add.w	sl, r0, #20
 800a25c:	4655      	mov	r5, sl
 800a25e:	469b      	mov	fp, r3
 800a260:	45b1      	cmp	r9, r6
 800a262:	d337      	bcc.n	800a2d4 <__gethex+0x1d0>
 800a264:	f845 bb04 	str.w	fp, [r5], #4
 800a268:	eba5 050a 	sub.w	r5, r5, sl
 800a26c:	10ad      	asrs	r5, r5, #2
 800a26e:	6125      	str	r5, [r4, #16]
 800a270:	4658      	mov	r0, fp
 800a272:	f7fe fab9 	bl	80087e8 <__hi0bits>
 800a276:	016d      	lsls	r5, r5, #5
 800a278:	f8d8 6000 	ldr.w	r6, [r8]
 800a27c:	1a2d      	subs	r5, r5, r0
 800a27e:	42b5      	cmp	r5, r6
 800a280:	dd54      	ble.n	800a32c <__gethex+0x228>
 800a282:	1bad      	subs	r5, r5, r6
 800a284:	4629      	mov	r1, r5
 800a286:	4620      	mov	r0, r4
 800a288:	f7fe fe41 	bl	8008f0e <__any_on>
 800a28c:	4681      	mov	r9, r0
 800a28e:	b178      	cbz	r0, 800a2b0 <__gethex+0x1ac>
 800a290:	f04f 0901 	mov.w	r9, #1
 800a294:	1e6b      	subs	r3, r5, #1
 800a296:	1159      	asrs	r1, r3, #5
 800a298:	f85a 1021 	ldr.w	r1, [sl, r1, lsl #2]
 800a29c:	f003 021f 	and.w	r2, r3, #31
 800a2a0:	fa09 f202 	lsl.w	r2, r9, r2
 800a2a4:	420a      	tst	r2, r1
 800a2a6:	d003      	beq.n	800a2b0 <__gethex+0x1ac>
 800a2a8:	454b      	cmp	r3, r9
 800a2aa:	dc36      	bgt.n	800a31a <__gethex+0x216>
 800a2ac:	f04f 0902 	mov.w	r9, #2
 800a2b0:	4629      	mov	r1, r5
 800a2b2:	4620      	mov	r0, r4
 800a2b4:	f7ff febd 	bl	800a032 <rshift>
 800a2b8:	442f      	add	r7, r5
 800a2ba:	f8d8 3008 	ldr.w	r3, [r8, #8]
 800a2be:	42bb      	cmp	r3, r7
 800a2c0:	da42      	bge.n	800a348 <__gethex+0x244>
 800a2c2:	4621      	mov	r1, r4
 800a2c4:	9801      	ldr	r0, [sp, #4]
 800a2c6:	f7fe f9dd 	bl	8008684 <_Bfree>
 800a2ca:	2300      	movs	r3, #0
 800a2cc:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 800a2ce:	25a3      	movs	r5, #163	@ 0xa3
 800a2d0:	6013      	str	r3, [r2, #0]
 800a2d2:	e793      	b.n	800a1fc <__gethex+0xf8>
 800a2d4:	f816 2d01 	ldrb.w	r2, [r6, #-1]!
 800a2d8:	2a2e      	cmp	r2, #46	@ 0x2e
 800a2da:	d012      	beq.n	800a302 <__gethex+0x1fe>
 800a2dc:	2b20      	cmp	r3, #32
 800a2de:	d104      	bne.n	800a2ea <__gethex+0x1e6>
 800a2e0:	f845 bb04 	str.w	fp, [r5], #4
 800a2e4:	f04f 0b00 	mov.w	fp, #0
 800a2e8:	465b      	mov	r3, fp
 800a2ea:	7830      	ldrb	r0, [r6, #0]
 800a2ec:	9303      	str	r3, [sp, #12]
 800a2ee:	f7ff fef3 	bl	800a0d8 <__hexdig_fun>
 800a2f2:	9b03      	ldr	r3, [sp, #12]
 800a2f4:	f000 000f 	and.w	r0, r0, #15
 800a2f8:	4098      	lsls	r0, r3
 800a2fa:	ea4b 0b00 	orr.w	fp, fp, r0
 800a2fe:	3304      	adds	r3, #4
 800a300:	e7ae      	b.n	800a260 <__gethex+0x15c>
 800a302:	45b1      	cmp	r9, r6
 800a304:	d8ea      	bhi.n	800a2dc <__gethex+0x1d8>
 800a306:	2201      	movs	r2, #1
 800a308:	4630      	mov	r0, r6
 800a30a:	492a      	ldr	r1, [pc, #168]	@ (800a3b4 <__gethex+0x2b0>)
 800a30c:	9303      	str	r3, [sp, #12]
 800a30e:	f7ff fe4d 	bl	8009fac <strncmp>
 800a312:	9b03      	ldr	r3, [sp, #12]
 800a314:	2800      	cmp	r0, #0
 800a316:	d1e1      	bne.n	800a2dc <__gethex+0x1d8>
 800a318:	e7a2      	b.n	800a260 <__gethex+0x15c>
 800a31a:	4620      	mov	r0, r4
 800a31c:	1ea9      	subs	r1, r5, #2
 800a31e:	f7fe fdf6 	bl	8008f0e <__any_on>
 800a322:	2800      	cmp	r0, #0
 800a324:	d0c2      	beq.n	800a2ac <__gethex+0x1a8>
 800a326:	f04f 0903 	mov.w	r9, #3
 800a32a:	e7c1      	b.n	800a2b0 <__gethex+0x1ac>
 800a32c:	da09      	bge.n	800a342 <__gethex+0x23e>
 800a32e:	1b75      	subs	r5, r6, r5
 800a330:	4621      	mov	r1, r4
 800a332:	462a      	mov	r2, r5
 800a334:	9801      	ldr	r0, [sp, #4]
 800a336:	f7fe fbbb 	bl	8008ab0 <__lshift>
 800a33a:	4604      	mov	r4, r0
 800a33c:	1b7f      	subs	r7, r7, r5
 800a33e:	f100 0a14 	add.w	sl, r0, #20
 800a342:	f04f 0900 	mov.w	r9, #0
 800a346:	e7b8      	b.n	800a2ba <__gethex+0x1b6>
 800a348:	f8d8 5004 	ldr.w	r5, [r8, #4]
 800a34c:	42bd      	cmp	r5, r7
 800a34e:	dd6f      	ble.n	800a430 <__gethex+0x32c>
 800a350:	1bed      	subs	r5, r5, r7
 800a352:	42ae      	cmp	r6, r5
 800a354:	dc34      	bgt.n	800a3c0 <__gethex+0x2bc>
 800a356:	f8d8 300c 	ldr.w	r3, [r8, #12]
 800a35a:	2b02      	cmp	r3, #2
 800a35c:	d022      	beq.n	800a3a4 <__gethex+0x2a0>
 800a35e:	2b03      	cmp	r3, #3
 800a360:	d024      	beq.n	800a3ac <__gethex+0x2a8>
 800a362:	2b01      	cmp	r3, #1
 800a364:	d115      	bne.n	800a392 <__gethex+0x28e>
 800a366:	42ae      	cmp	r6, r5
 800a368:	d113      	bne.n	800a392 <__gethex+0x28e>
 800a36a:	2e01      	cmp	r6, #1
 800a36c:	d10b      	bne.n	800a386 <__gethex+0x282>
 800a36e:	f8d8 3004 	ldr.w	r3, [r8, #4]
 800a372:	9a02      	ldr	r2, [sp, #8]
 800a374:	2562      	movs	r5, #98	@ 0x62
 800a376:	6013      	str	r3, [r2, #0]
 800a378:	2301      	movs	r3, #1
 800a37a:	6123      	str	r3, [r4, #16]
 800a37c:	f8ca 3000 	str.w	r3, [sl]
 800a380:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800a382:	601c      	str	r4, [r3, #0]
 800a384:	e73a      	b.n	800a1fc <__gethex+0xf8>
 800a386:	4620      	mov	r0, r4
 800a388:	1e71      	subs	r1, r6, #1
 800a38a:	f7fe fdc0 	bl	8008f0e <__any_on>
 800a38e:	2800      	cmp	r0, #0
 800a390:	d1ed      	bne.n	800a36e <__gethex+0x26a>
 800a392:	4621      	mov	r1, r4
 800a394:	9801      	ldr	r0, [sp, #4]
 800a396:	f7fe f975 	bl	8008684 <_Bfree>
 800a39a:	2300      	movs	r3, #0
 800a39c:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 800a39e:	2550      	movs	r5, #80	@ 0x50
 800a3a0:	6013      	str	r3, [r2, #0]
 800a3a2:	e72b      	b.n	800a1fc <__gethex+0xf8>
 800a3a4:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800a3a6:	2b00      	cmp	r3, #0
 800a3a8:	d1f3      	bne.n	800a392 <__gethex+0x28e>
 800a3aa:	e7e0      	b.n	800a36e <__gethex+0x26a>
 800a3ac:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800a3ae:	2b00      	cmp	r3, #0
 800a3b0:	d1dd      	bne.n	800a36e <__gethex+0x26a>
 800a3b2:	e7ee      	b.n	800a392 <__gethex+0x28e>
 800a3b4:	0800ce20 	.word	0x0800ce20
 800a3b8:	0800ccb8 	.word	0x0800ccb8
 800a3bc:	0800ce91 	.word	0x0800ce91
 800a3c0:	1e6f      	subs	r7, r5, #1
 800a3c2:	f1b9 0f00 	cmp.w	r9, #0
 800a3c6:	d130      	bne.n	800a42a <__gethex+0x326>
 800a3c8:	b127      	cbz	r7, 800a3d4 <__gethex+0x2d0>
 800a3ca:	4639      	mov	r1, r7
 800a3cc:	4620      	mov	r0, r4
 800a3ce:	f7fe fd9e 	bl	8008f0e <__any_on>
 800a3d2:	4681      	mov	r9, r0
 800a3d4:	2301      	movs	r3, #1
 800a3d6:	4629      	mov	r1, r5
 800a3d8:	1b76      	subs	r6, r6, r5
 800a3da:	2502      	movs	r5, #2
 800a3dc:	117a      	asrs	r2, r7, #5
 800a3de:	f85a 2022 	ldr.w	r2, [sl, r2, lsl #2]
 800a3e2:	f007 071f 	and.w	r7, r7, #31
 800a3e6:	40bb      	lsls	r3, r7
 800a3e8:	4213      	tst	r3, r2
 800a3ea:	4620      	mov	r0, r4
 800a3ec:	bf18      	it	ne
 800a3ee:	f049 0902 	orrne.w	r9, r9, #2
 800a3f2:	f7ff fe1e 	bl	800a032 <rshift>
 800a3f6:	f8d8 7004 	ldr.w	r7, [r8, #4]
 800a3fa:	f1b9 0f00 	cmp.w	r9, #0
 800a3fe:	d047      	beq.n	800a490 <__gethex+0x38c>
 800a400:	f8d8 300c 	ldr.w	r3, [r8, #12]
 800a404:	2b02      	cmp	r3, #2
 800a406:	d015      	beq.n	800a434 <__gethex+0x330>
 800a408:	2b03      	cmp	r3, #3
 800a40a:	d017      	beq.n	800a43c <__gethex+0x338>
 800a40c:	2b01      	cmp	r3, #1
 800a40e:	d109      	bne.n	800a424 <__gethex+0x320>
 800a410:	f019 0f02 	tst.w	r9, #2
 800a414:	d006      	beq.n	800a424 <__gethex+0x320>
 800a416:	f8da 3000 	ldr.w	r3, [sl]
 800a41a:	ea49 0903 	orr.w	r9, r9, r3
 800a41e:	f019 0f01 	tst.w	r9, #1
 800a422:	d10e      	bne.n	800a442 <__gethex+0x33e>
 800a424:	f045 0510 	orr.w	r5, r5, #16
 800a428:	e032      	b.n	800a490 <__gethex+0x38c>
 800a42a:	f04f 0901 	mov.w	r9, #1
 800a42e:	e7d1      	b.n	800a3d4 <__gethex+0x2d0>
 800a430:	2501      	movs	r5, #1
 800a432:	e7e2      	b.n	800a3fa <__gethex+0x2f6>
 800a434:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800a436:	f1c3 0301 	rsb	r3, r3, #1
 800a43a:	930f      	str	r3, [sp, #60]	@ 0x3c
 800a43c:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800a43e:	2b00      	cmp	r3, #0
 800a440:	d0f0      	beq.n	800a424 <__gethex+0x320>
 800a442:	f04f 0c00 	mov.w	ip, #0
 800a446:	f8d4 b010 	ldr.w	fp, [r4, #16]
 800a44a:	f104 0314 	add.w	r3, r4, #20
 800a44e:	ea4f 0a8b 	mov.w	sl, fp, lsl #2
 800a452:	eb03 018b 	add.w	r1, r3, fp, lsl #2
 800a456:	4618      	mov	r0, r3
 800a458:	f853 2b04 	ldr.w	r2, [r3], #4
 800a45c:	f1b2 3fff 	cmp.w	r2, #4294967295
 800a460:	d01b      	beq.n	800a49a <__gethex+0x396>
 800a462:	3201      	adds	r2, #1
 800a464:	6002      	str	r2, [r0, #0]
 800a466:	2d02      	cmp	r5, #2
 800a468:	f104 0314 	add.w	r3, r4, #20
 800a46c:	d13c      	bne.n	800a4e8 <__gethex+0x3e4>
 800a46e:	f8d8 2000 	ldr.w	r2, [r8]
 800a472:	3a01      	subs	r2, #1
 800a474:	42b2      	cmp	r2, r6
 800a476:	d109      	bne.n	800a48c <__gethex+0x388>
 800a478:	2201      	movs	r2, #1
 800a47a:	1171      	asrs	r1, r6, #5
 800a47c:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 800a480:	f006 061f 	and.w	r6, r6, #31
 800a484:	fa02 f606 	lsl.w	r6, r2, r6
 800a488:	421e      	tst	r6, r3
 800a48a:	d13a      	bne.n	800a502 <__gethex+0x3fe>
 800a48c:	f045 0520 	orr.w	r5, r5, #32
 800a490:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800a492:	601c      	str	r4, [r3, #0]
 800a494:	9b02      	ldr	r3, [sp, #8]
 800a496:	601f      	str	r7, [r3, #0]
 800a498:	e6b0      	b.n	800a1fc <__gethex+0xf8>
 800a49a:	4299      	cmp	r1, r3
 800a49c:	f843 cc04 	str.w	ip, [r3, #-4]
 800a4a0:	d8d9      	bhi.n	800a456 <__gethex+0x352>
 800a4a2:	68a3      	ldr	r3, [r4, #8]
 800a4a4:	459b      	cmp	fp, r3
 800a4a6:	db17      	blt.n	800a4d8 <__gethex+0x3d4>
 800a4a8:	6861      	ldr	r1, [r4, #4]
 800a4aa:	9801      	ldr	r0, [sp, #4]
 800a4ac:	3101      	adds	r1, #1
 800a4ae:	f7fe f8a9 	bl	8008604 <_Balloc>
 800a4b2:	4681      	mov	r9, r0
 800a4b4:	b918      	cbnz	r0, 800a4be <__gethex+0x3ba>
 800a4b6:	4602      	mov	r2, r0
 800a4b8:	2184      	movs	r1, #132	@ 0x84
 800a4ba:	4b19      	ldr	r3, [pc, #100]	@ (800a520 <__gethex+0x41c>)
 800a4bc:	e6c5      	b.n	800a24a <__gethex+0x146>
 800a4be:	6922      	ldr	r2, [r4, #16]
 800a4c0:	f104 010c 	add.w	r1, r4, #12
 800a4c4:	3202      	adds	r2, #2
 800a4c6:	0092      	lsls	r2, r2, #2
 800a4c8:	300c      	adds	r0, #12
 800a4ca:	f7fd f91c 	bl	8007706 <memcpy>
 800a4ce:	4621      	mov	r1, r4
 800a4d0:	9801      	ldr	r0, [sp, #4]
 800a4d2:	f7fe f8d7 	bl	8008684 <_Bfree>
 800a4d6:	464c      	mov	r4, r9
 800a4d8:	6923      	ldr	r3, [r4, #16]
 800a4da:	1c5a      	adds	r2, r3, #1
 800a4dc:	6122      	str	r2, [r4, #16]
 800a4de:	2201      	movs	r2, #1
 800a4e0:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 800a4e4:	615a      	str	r2, [r3, #20]
 800a4e6:	e7be      	b.n	800a466 <__gethex+0x362>
 800a4e8:	6922      	ldr	r2, [r4, #16]
 800a4ea:	455a      	cmp	r2, fp
 800a4ec:	dd0b      	ble.n	800a506 <__gethex+0x402>
 800a4ee:	2101      	movs	r1, #1
 800a4f0:	4620      	mov	r0, r4
 800a4f2:	f7ff fd9e 	bl	800a032 <rshift>
 800a4f6:	f8d8 3008 	ldr.w	r3, [r8, #8]
 800a4fa:	3701      	adds	r7, #1
 800a4fc:	42bb      	cmp	r3, r7
 800a4fe:	f6ff aee0 	blt.w	800a2c2 <__gethex+0x1be>
 800a502:	2501      	movs	r5, #1
 800a504:	e7c2      	b.n	800a48c <__gethex+0x388>
 800a506:	f016 061f 	ands.w	r6, r6, #31
 800a50a:	d0fa      	beq.n	800a502 <__gethex+0x3fe>
 800a50c:	4453      	add	r3, sl
 800a50e:	f853 0c04 	ldr.w	r0, [r3, #-4]
 800a512:	f7fe f969 	bl	80087e8 <__hi0bits>
 800a516:	f1c6 0620 	rsb	r6, r6, #32
 800a51a:	42b0      	cmp	r0, r6
 800a51c:	dbe7      	blt.n	800a4ee <__gethex+0x3ea>
 800a51e:	e7f0      	b.n	800a502 <__gethex+0x3fe>
 800a520:	0800ccb8 	.word	0x0800ccb8

0800a524 <L_shift>:
 800a524:	f1c2 0208 	rsb	r2, r2, #8
 800a528:	0092      	lsls	r2, r2, #2
 800a52a:	b570      	push	{r4, r5, r6, lr}
 800a52c:	f1c2 0620 	rsb	r6, r2, #32
 800a530:	6843      	ldr	r3, [r0, #4]
 800a532:	6804      	ldr	r4, [r0, #0]
 800a534:	fa03 f506 	lsl.w	r5, r3, r6
 800a538:	432c      	orrs	r4, r5
 800a53a:	40d3      	lsrs	r3, r2
 800a53c:	6004      	str	r4, [r0, #0]
 800a53e:	f840 3f04 	str.w	r3, [r0, #4]!
 800a542:	4288      	cmp	r0, r1
 800a544:	d3f4      	bcc.n	800a530 <L_shift+0xc>
 800a546:	bd70      	pop	{r4, r5, r6, pc}

0800a548 <__match>:
 800a548:	b530      	push	{r4, r5, lr}
 800a54a:	6803      	ldr	r3, [r0, #0]
 800a54c:	3301      	adds	r3, #1
 800a54e:	f811 4b01 	ldrb.w	r4, [r1], #1
 800a552:	b914      	cbnz	r4, 800a55a <__match+0x12>
 800a554:	6003      	str	r3, [r0, #0]
 800a556:	2001      	movs	r0, #1
 800a558:	bd30      	pop	{r4, r5, pc}
 800a55a:	f813 2b01 	ldrb.w	r2, [r3], #1
 800a55e:	f1a2 0541 	sub.w	r5, r2, #65	@ 0x41
 800a562:	2d19      	cmp	r5, #25
 800a564:	bf98      	it	ls
 800a566:	3220      	addls	r2, #32
 800a568:	42a2      	cmp	r2, r4
 800a56a:	d0f0      	beq.n	800a54e <__match+0x6>
 800a56c:	2000      	movs	r0, #0
 800a56e:	e7f3      	b.n	800a558 <__match+0x10>

0800a570 <__hexnan>:
 800a570:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a574:	2500      	movs	r5, #0
 800a576:	680b      	ldr	r3, [r1, #0]
 800a578:	4682      	mov	sl, r0
 800a57a:	115e      	asrs	r6, r3, #5
 800a57c:	eb02 0686 	add.w	r6, r2, r6, lsl #2
 800a580:	f013 031f 	ands.w	r3, r3, #31
 800a584:	bf18      	it	ne
 800a586:	3604      	addne	r6, #4
 800a588:	1f37      	subs	r7, r6, #4
 800a58a:	4690      	mov	r8, r2
 800a58c:	46b9      	mov	r9, r7
 800a58e:	463c      	mov	r4, r7
 800a590:	46ab      	mov	fp, r5
 800a592:	b087      	sub	sp, #28
 800a594:	6801      	ldr	r1, [r0, #0]
 800a596:	9301      	str	r3, [sp, #4]
 800a598:	f846 5c04 	str.w	r5, [r6, #-4]
 800a59c:	9502      	str	r5, [sp, #8]
 800a59e:	784a      	ldrb	r2, [r1, #1]
 800a5a0:	1c4b      	adds	r3, r1, #1
 800a5a2:	9303      	str	r3, [sp, #12]
 800a5a4:	b342      	cbz	r2, 800a5f8 <__hexnan+0x88>
 800a5a6:	4610      	mov	r0, r2
 800a5a8:	9105      	str	r1, [sp, #20]
 800a5aa:	9204      	str	r2, [sp, #16]
 800a5ac:	f7ff fd94 	bl	800a0d8 <__hexdig_fun>
 800a5b0:	2800      	cmp	r0, #0
 800a5b2:	d151      	bne.n	800a658 <__hexnan+0xe8>
 800a5b4:	9a04      	ldr	r2, [sp, #16]
 800a5b6:	9905      	ldr	r1, [sp, #20]
 800a5b8:	2a20      	cmp	r2, #32
 800a5ba:	d818      	bhi.n	800a5ee <__hexnan+0x7e>
 800a5bc:	9b02      	ldr	r3, [sp, #8]
 800a5be:	459b      	cmp	fp, r3
 800a5c0:	dd13      	ble.n	800a5ea <__hexnan+0x7a>
 800a5c2:	454c      	cmp	r4, r9
 800a5c4:	d206      	bcs.n	800a5d4 <__hexnan+0x64>
 800a5c6:	2d07      	cmp	r5, #7
 800a5c8:	dc04      	bgt.n	800a5d4 <__hexnan+0x64>
 800a5ca:	462a      	mov	r2, r5
 800a5cc:	4649      	mov	r1, r9
 800a5ce:	4620      	mov	r0, r4
 800a5d0:	f7ff ffa8 	bl	800a524 <L_shift>
 800a5d4:	4544      	cmp	r4, r8
 800a5d6:	d952      	bls.n	800a67e <__hexnan+0x10e>
 800a5d8:	2300      	movs	r3, #0
 800a5da:	f1a4 0904 	sub.w	r9, r4, #4
 800a5de:	f844 3c04 	str.w	r3, [r4, #-4]
 800a5e2:	461d      	mov	r5, r3
 800a5e4:	464c      	mov	r4, r9
 800a5e6:	f8cd b008 	str.w	fp, [sp, #8]
 800a5ea:	9903      	ldr	r1, [sp, #12]
 800a5ec:	e7d7      	b.n	800a59e <__hexnan+0x2e>
 800a5ee:	2a29      	cmp	r2, #41	@ 0x29
 800a5f0:	d157      	bne.n	800a6a2 <__hexnan+0x132>
 800a5f2:	3102      	adds	r1, #2
 800a5f4:	f8ca 1000 	str.w	r1, [sl]
 800a5f8:	f1bb 0f00 	cmp.w	fp, #0
 800a5fc:	d051      	beq.n	800a6a2 <__hexnan+0x132>
 800a5fe:	454c      	cmp	r4, r9
 800a600:	d206      	bcs.n	800a610 <__hexnan+0xa0>
 800a602:	2d07      	cmp	r5, #7
 800a604:	dc04      	bgt.n	800a610 <__hexnan+0xa0>
 800a606:	462a      	mov	r2, r5
 800a608:	4649      	mov	r1, r9
 800a60a:	4620      	mov	r0, r4
 800a60c:	f7ff ff8a 	bl	800a524 <L_shift>
 800a610:	4544      	cmp	r4, r8
 800a612:	d936      	bls.n	800a682 <__hexnan+0x112>
 800a614:	4623      	mov	r3, r4
 800a616:	f1a8 0204 	sub.w	r2, r8, #4
 800a61a:	f853 1b04 	ldr.w	r1, [r3], #4
 800a61e:	429f      	cmp	r7, r3
 800a620:	f842 1f04 	str.w	r1, [r2, #4]!
 800a624:	d2f9      	bcs.n	800a61a <__hexnan+0xaa>
 800a626:	1b3b      	subs	r3, r7, r4
 800a628:	f023 0303 	bic.w	r3, r3, #3
 800a62c:	3304      	adds	r3, #4
 800a62e:	3401      	adds	r4, #1
 800a630:	3e03      	subs	r6, #3
 800a632:	42b4      	cmp	r4, r6
 800a634:	bf88      	it	hi
 800a636:	2304      	movhi	r3, #4
 800a638:	2200      	movs	r2, #0
 800a63a:	4443      	add	r3, r8
 800a63c:	f843 2b04 	str.w	r2, [r3], #4
 800a640:	429f      	cmp	r7, r3
 800a642:	d2fb      	bcs.n	800a63c <__hexnan+0xcc>
 800a644:	683b      	ldr	r3, [r7, #0]
 800a646:	b91b      	cbnz	r3, 800a650 <__hexnan+0xe0>
 800a648:	4547      	cmp	r7, r8
 800a64a:	d128      	bne.n	800a69e <__hexnan+0x12e>
 800a64c:	2301      	movs	r3, #1
 800a64e:	603b      	str	r3, [r7, #0]
 800a650:	2005      	movs	r0, #5
 800a652:	b007      	add	sp, #28
 800a654:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800a658:	3501      	adds	r5, #1
 800a65a:	2d08      	cmp	r5, #8
 800a65c:	f10b 0b01 	add.w	fp, fp, #1
 800a660:	dd06      	ble.n	800a670 <__hexnan+0x100>
 800a662:	4544      	cmp	r4, r8
 800a664:	d9c1      	bls.n	800a5ea <__hexnan+0x7a>
 800a666:	2300      	movs	r3, #0
 800a668:	2501      	movs	r5, #1
 800a66a:	f844 3c04 	str.w	r3, [r4, #-4]
 800a66e:	3c04      	subs	r4, #4
 800a670:	6822      	ldr	r2, [r4, #0]
 800a672:	f000 000f 	and.w	r0, r0, #15
 800a676:	ea40 1002 	orr.w	r0, r0, r2, lsl #4
 800a67a:	6020      	str	r0, [r4, #0]
 800a67c:	e7b5      	b.n	800a5ea <__hexnan+0x7a>
 800a67e:	2508      	movs	r5, #8
 800a680:	e7b3      	b.n	800a5ea <__hexnan+0x7a>
 800a682:	9b01      	ldr	r3, [sp, #4]
 800a684:	2b00      	cmp	r3, #0
 800a686:	d0dd      	beq.n	800a644 <__hexnan+0xd4>
 800a688:	f04f 32ff 	mov.w	r2, #4294967295
 800a68c:	f1c3 0320 	rsb	r3, r3, #32
 800a690:	40da      	lsrs	r2, r3
 800a692:	f856 3c04 	ldr.w	r3, [r6, #-4]
 800a696:	4013      	ands	r3, r2
 800a698:	f846 3c04 	str.w	r3, [r6, #-4]
 800a69c:	e7d2      	b.n	800a644 <__hexnan+0xd4>
 800a69e:	3f04      	subs	r7, #4
 800a6a0:	e7d0      	b.n	800a644 <__hexnan+0xd4>
 800a6a2:	2004      	movs	r0, #4
 800a6a4:	e7d5      	b.n	800a652 <__hexnan+0xe2>

0800a6a6 <__ascii_mbtowc>:
 800a6a6:	b082      	sub	sp, #8
 800a6a8:	b901      	cbnz	r1, 800a6ac <__ascii_mbtowc+0x6>
 800a6aa:	a901      	add	r1, sp, #4
 800a6ac:	b142      	cbz	r2, 800a6c0 <__ascii_mbtowc+0x1a>
 800a6ae:	b14b      	cbz	r3, 800a6c4 <__ascii_mbtowc+0x1e>
 800a6b0:	7813      	ldrb	r3, [r2, #0]
 800a6b2:	600b      	str	r3, [r1, #0]
 800a6b4:	7812      	ldrb	r2, [r2, #0]
 800a6b6:	1e10      	subs	r0, r2, #0
 800a6b8:	bf18      	it	ne
 800a6ba:	2001      	movne	r0, #1
 800a6bc:	b002      	add	sp, #8
 800a6be:	4770      	bx	lr
 800a6c0:	4610      	mov	r0, r2
 800a6c2:	e7fb      	b.n	800a6bc <__ascii_mbtowc+0x16>
 800a6c4:	f06f 0001 	mvn.w	r0, #1
 800a6c8:	e7f8      	b.n	800a6bc <__ascii_mbtowc+0x16>

0800a6ca <_realloc_r>:
 800a6ca:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800a6ce:	4680      	mov	r8, r0
 800a6d0:	4615      	mov	r5, r2
 800a6d2:	460c      	mov	r4, r1
 800a6d4:	b921      	cbnz	r1, 800a6e0 <_realloc_r+0x16>
 800a6d6:	4611      	mov	r1, r2
 800a6d8:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800a6dc:	f7fd bf06 	b.w	80084ec <_malloc_r>
 800a6e0:	b92a      	cbnz	r2, 800a6ee <_realloc_r+0x24>
 800a6e2:	f7fd fe91 	bl	8008408 <_free_r>
 800a6e6:	2400      	movs	r4, #0
 800a6e8:	4620      	mov	r0, r4
 800a6ea:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800a6ee:	f000 fa3f 	bl	800ab70 <_malloc_usable_size_r>
 800a6f2:	4285      	cmp	r5, r0
 800a6f4:	4606      	mov	r6, r0
 800a6f6:	d802      	bhi.n	800a6fe <_realloc_r+0x34>
 800a6f8:	ebb5 0f50 	cmp.w	r5, r0, lsr #1
 800a6fc:	d8f4      	bhi.n	800a6e8 <_realloc_r+0x1e>
 800a6fe:	4629      	mov	r1, r5
 800a700:	4640      	mov	r0, r8
 800a702:	f7fd fef3 	bl	80084ec <_malloc_r>
 800a706:	4607      	mov	r7, r0
 800a708:	2800      	cmp	r0, #0
 800a70a:	d0ec      	beq.n	800a6e6 <_realloc_r+0x1c>
 800a70c:	42b5      	cmp	r5, r6
 800a70e:	462a      	mov	r2, r5
 800a710:	4621      	mov	r1, r4
 800a712:	bf28      	it	cs
 800a714:	4632      	movcs	r2, r6
 800a716:	f7fc fff6 	bl	8007706 <memcpy>
 800a71a:	4621      	mov	r1, r4
 800a71c:	4640      	mov	r0, r8
 800a71e:	f7fd fe73 	bl	8008408 <_free_r>
 800a722:	463c      	mov	r4, r7
 800a724:	e7e0      	b.n	800a6e8 <_realloc_r+0x1e>

0800a726 <__ascii_wctomb>:
 800a726:	4603      	mov	r3, r0
 800a728:	4608      	mov	r0, r1
 800a72a:	b141      	cbz	r1, 800a73e <__ascii_wctomb+0x18>
 800a72c:	2aff      	cmp	r2, #255	@ 0xff
 800a72e:	d904      	bls.n	800a73a <__ascii_wctomb+0x14>
 800a730:	228a      	movs	r2, #138	@ 0x8a
 800a732:	f04f 30ff 	mov.w	r0, #4294967295
 800a736:	601a      	str	r2, [r3, #0]
 800a738:	4770      	bx	lr
 800a73a:	2001      	movs	r0, #1
 800a73c:	700a      	strb	r2, [r1, #0]
 800a73e:	4770      	bx	lr

0800a740 <__sfputc_r>:
 800a740:	6893      	ldr	r3, [r2, #8]
 800a742:	b410      	push	{r4}
 800a744:	3b01      	subs	r3, #1
 800a746:	2b00      	cmp	r3, #0
 800a748:	6093      	str	r3, [r2, #8]
 800a74a:	da07      	bge.n	800a75c <__sfputc_r+0x1c>
 800a74c:	6994      	ldr	r4, [r2, #24]
 800a74e:	42a3      	cmp	r3, r4
 800a750:	db01      	blt.n	800a756 <__sfputc_r+0x16>
 800a752:	290a      	cmp	r1, #10
 800a754:	d102      	bne.n	800a75c <__sfputc_r+0x1c>
 800a756:	bc10      	pop	{r4}
 800a758:	f000 b932 	b.w	800a9c0 <__swbuf_r>
 800a75c:	6813      	ldr	r3, [r2, #0]
 800a75e:	1c58      	adds	r0, r3, #1
 800a760:	6010      	str	r0, [r2, #0]
 800a762:	7019      	strb	r1, [r3, #0]
 800a764:	4608      	mov	r0, r1
 800a766:	bc10      	pop	{r4}
 800a768:	4770      	bx	lr

0800a76a <__sfputs_r>:
 800a76a:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800a76c:	4606      	mov	r6, r0
 800a76e:	460f      	mov	r7, r1
 800a770:	4614      	mov	r4, r2
 800a772:	18d5      	adds	r5, r2, r3
 800a774:	42ac      	cmp	r4, r5
 800a776:	d101      	bne.n	800a77c <__sfputs_r+0x12>
 800a778:	2000      	movs	r0, #0
 800a77a:	e007      	b.n	800a78c <__sfputs_r+0x22>
 800a77c:	463a      	mov	r2, r7
 800a77e:	4630      	mov	r0, r6
 800a780:	f814 1b01 	ldrb.w	r1, [r4], #1
 800a784:	f7ff ffdc 	bl	800a740 <__sfputc_r>
 800a788:	1c43      	adds	r3, r0, #1
 800a78a:	d1f3      	bne.n	800a774 <__sfputs_r+0xa>
 800a78c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

0800a790 <_vfiprintf_r>:
 800a790:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a794:	460d      	mov	r5, r1
 800a796:	4614      	mov	r4, r2
 800a798:	4698      	mov	r8, r3
 800a79a:	4606      	mov	r6, r0
 800a79c:	b09d      	sub	sp, #116	@ 0x74
 800a79e:	b118      	cbz	r0, 800a7a8 <_vfiprintf_r+0x18>
 800a7a0:	6a03      	ldr	r3, [r0, #32]
 800a7a2:	b90b      	cbnz	r3, 800a7a8 <_vfiprintf_r+0x18>
 800a7a4:	f7fc fdea 	bl	800737c <__sinit>
 800a7a8:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800a7aa:	07d9      	lsls	r1, r3, #31
 800a7ac:	d405      	bmi.n	800a7ba <_vfiprintf_r+0x2a>
 800a7ae:	89ab      	ldrh	r3, [r5, #12]
 800a7b0:	059a      	lsls	r2, r3, #22
 800a7b2:	d402      	bmi.n	800a7ba <_vfiprintf_r+0x2a>
 800a7b4:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800a7b6:	f7fc ff8e 	bl	80076d6 <__retarget_lock_acquire_recursive>
 800a7ba:	89ab      	ldrh	r3, [r5, #12]
 800a7bc:	071b      	lsls	r3, r3, #28
 800a7be:	d501      	bpl.n	800a7c4 <_vfiprintf_r+0x34>
 800a7c0:	692b      	ldr	r3, [r5, #16]
 800a7c2:	b99b      	cbnz	r3, 800a7ec <_vfiprintf_r+0x5c>
 800a7c4:	4629      	mov	r1, r5
 800a7c6:	4630      	mov	r0, r6
 800a7c8:	f000 f938 	bl	800aa3c <__swsetup_r>
 800a7cc:	b170      	cbz	r0, 800a7ec <_vfiprintf_r+0x5c>
 800a7ce:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800a7d0:	07dc      	lsls	r4, r3, #31
 800a7d2:	d504      	bpl.n	800a7de <_vfiprintf_r+0x4e>
 800a7d4:	f04f 30ff 	mov.w	r0, #4294967295
 800a7d8:	b01d      	add	sp, #116	@ 0x74
 800a7da:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800a7de:	89ab      	ldrh	r3, [r5, #12]
 800a7e0:	0598      	lsls	r0, r3, #22
 800a7e2:	d4f7      	bmi.n	800a7d4 <_vfiprintf_r+0x44>
 800a7e4:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800a7e6:	f7fc ff77 	bl	80076d8 <__retarget_lock_release_recursive>
 800a7ea:	e7f3      	b.n	800a7d4 <_vfiprintf_r+0x44>
 800a7ec:	2300      	movs	r3, #0
 800a7ee:	9309      	str	r3, [sp, #36]	@ 0x24
 800a7f0:	2320      	movs	r3, #32
 800a7f2:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 800a7f6:	2330      	movs	r3, #48	@ 0x30
 800a7f8:	f04f 0901 	mov.w	r9, #1
 800a7fc:	f8cd 800c 	str.w	r8, [sp, #12]
 800a800:	f8df 81a8 	ldr.w	r8, [pc, #424]	@ 800a9ac <_vfiprintf_r+0x21c>
 800a804:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 800a808:	4623      	mov	r3, r4
 800a80a:	469a      	mov	sl, r3
 800a80c:	f813 2b01 	ldrb.w	r2, [r3], #1
 800a810:	b10a      	cbz	r2, 800a816 <_vfiprintf_r+0x86>
 800a812:	2a25      	cmp	r2, #37	@ 0x25
 800a814:	d1f9      	bne.n	800a80a <_vfiprintf_r+0x7a>
 800a816:	ebba 0b04 	subs.w	fp, sl, r4
 800a81a:	d00b      	beq.n	800a834 <_vfiprintf_r+0xa4>
 800a81c:	465b      	mov	r3, fp
 800a81e:	4622      	mov	r2, r4
 800a820:	4629      	mov	r1, r5
 800a822:	4630      	mov	r0, r6
 800a824:	f7ff ffa1 	bl	800a76a <__sfputs_r>
 800a828:	3001      	adds	r0, #1
 800a82a:	f000 80a7 	beq.w	800a97c <_vfiprintf_r+0x1ec>
 800a82e:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800a830:	445a      	add	r2, fp
 800a832:	9209      	str	r2, [sp, #36]	@ 0x24
 800a834:	f89a 3000 	ldrb.w	r3, [sl]
 800a838:	2b00      	cmp	r3, #0
 800a83a:	f000 809f 	beq.w	800a97c <_vfiprintf_r+0x1ec>
 800a83e:	2300      	movs	r3, #0
 800a840:	f04f 32ff 	mov.w	r2, #4294967295
 800a844:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800a848:	f10a 0a01 	add.w	sl, sl, #1
 800a84c:	9304      	str	r3, [sp, #16]
 800a84e:	9307      	str	r3, [sp, #28]
 800a850:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 800a854:	931a      	str	r3, [sp, #104]	@ 0x68
 800a856:	4654      	mov	r4, sl
 800a858:	2205      	movs	r2, #5
 800a85a:	f814 1b01 	ldrb.w	r1, [r4], #1
 800a85e:	4853      	ldr	r0, [pc, #332]	@ (800a9ac <_vfiprintf_r+0x21c>)
 800a860:	f7fc ff43 	bl	80076ea <memchr>
 800a864:	9a04      	ldr	r2, [sp, #16]
 800a866:	b9d8      	cbnz	r0, 800a8a0 <_vfiprintf_r+0x110>
 800a868:	06d1      	lsls	r1, r2, #27
 800a86a:	bf44      	itt	mi
 800a86c:	2320      	movmi	r3, #32
 800a86e:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800a872:	0713      	lsls	r3, r2, #28
 800a874:	bf44      	itt	mi
 800a876:	232b      	movmi	r3, #43	@ 0x2b
 800a878:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800a87c:	f89a 3000 	ldrb.w	r3, [sl]
 800a880:	2b2a      	cmp	r3, #42	@ 0x2a
 800a882:	d015      	beq.n	800a8b0 <_vfiprintf_r+0x120>
 800a884:	4654      	mov	r4, sl
 800a886:	2000      	movs	r0, #0
 800a888:	f04f 0c0a 	mov.w	ip, #10
 800a88c:	9a07      	ldr	r2, [sp, #28]
 800a88e:	4621      	mov	r1, r4
 800a890:	f811 3b01 	ldrb.w	r3, [r1], #1
 800a894:	3b30      	subs	r3, #48	@ 0x30
 800a896:	2b09      	cmp	r3, #9
 800a898:	d94b      	bls.n	800a932 <_vfiprintf_r+0x1a2>
 800a89a:	b1b0      	cbz	r0, 800a8ca <_vfiprintf_r+0x13a>
 800a89c:	9207      	str	r2, [sp, #28]
 800a89e:	e014      	b.n	800a8ca <_vfiprintf_r+0x13a>
 800a8a0:	eba0 0308 	sub.w	r3, r0, r8
 800a8a4:	fa09 f303 	lsl.w	r3, r9, r3
 800a8a8:	4313      	orrs	r3, r2
 800a8aa:	46a2      	mov	sl, r4
 800a8ac:	9304      	str	r3, [sp, #16]
 800a8ae:	e7d2      	b.n	800a856 <_vfiprintf_r+0xc6>
 800a8b0:	9b03      	ldr	r3, [sp, #12]
 800a8b2:	1d19      	adds	r1, r3, #4
 800a8b4:	681b      	ldr	r3, [r3, #0]
 800a8b6:	9103      	str	r1, [sp, #12]
 800a8b8:	2b00      	cmp	r3, #0
 800a8ba:	bfbb      	ittet	lt
 800a8bc:	425b      	neglt	r3, r3
 800a8be:	f042 0202 	orrlt.w	r2, r2, #2
 800a8c2:	9307      	strge	r3, [sp, #28]
 800a8c4:	9307      	strlt	r3, [sp, #28]
 800a8c6:	bfb8      	it	lt
 800a8c8:	9204      	strlt	r2, [sp, #16]
 800a8ca:	7823      	ldrb	r3, [r4, #0]
 800a8cc:	2b2e      	cmp	r3, #46	@ 0x2e
 800a8ce:	d10a      	bne.n	800a8e6 <_vfiprintf_r+0x156>
 800a8d0:	7863      	ldrb	r3, [r4, #1]
 800a8d2:	2b2a      	cmp	r3, #42	@ 0x2a
 800a8d4:	d132      	bne.n	800a93c <_vfiprintf_r+0x1ac>
 800a8d6:	9b03      	ldr	r3, [sp, #12]
 800a8d8:	3402      	adds	r4, #2
 800a8da:	1d1a      	adds	r2, r3, #4
 800a8dc:	681b      	ldr	r3, [r3, #0]
 800a8de:	9203      	str	r2, [sp, #12]
 800a8e0:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 800a8e4:	9305      	str	r3, [sp, #20]
 800a8e6:	f8df a0c8 	ldr.w	sl, [pc, #200]	@ 800a9b0 <_vfiprintf_r+0x220>
 800a8ea:	2203      	movs	r2, #3
 800a8ec:	4650      	mov	r0, sl
 800a8ee:	7821      	ldrb	r1, [r4, #0]
 800a8f0:	f7fc fefb 	bl	80076ea <memchr>
 800a8f4:	b138      	cbz	r0, 800a906 <_vfiprintf_r+0x176>
 800a8f6:	2240      	movs	r2, #64	@ 0x40
 800a8f8:	9b04      	ldr	r3, [sp, #16]
 800a8fa:	eba0 000a 	sub.w	r0, r0, sl
 800a8fe:	4082      	lsls	r2, r0
 800a900:	4313      	orrs	r3, r2
 800a902:	3401      	adds	r4, #1
 800a904:	9304      	str	r3, [sp, #16]
 800a906:	f814 1b01 	ldrb.w	r1, [r4], #1
 800a90a:	2206      	movs	r2, #6
 800a90c:	4829      	ldr	r0, [pc, #164]	@ (800a9b4 <_vfiprintf_r+0x224>)
 800a90e:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 800a912:	f7fc feea 	bl	80076ea <memchr>
 800a916:	2800      	cmp	r0, #0
 800a918:	d03f      	beq.n	800a99a <_vfiprintf_r+0x20a>
 800a91a:	4b27      	ldr	r3, [pc, #156]	@ (800a9b8 <_vfiprintf_r+0x228>)
 800a91c:	bb1b      	cbnz	r3, 800a966 <_vfiprintf_r+0x1d6>
 800a91e:	9b03      	ldr	r3, [sp, #12]
 800a920:	3307      	adds	r3, #7
 800a922:	f023 0307 	bic.w	r3, r3, #7
 800a926:	3308      	adds	r3, #8
 800a928:	9303      	str	r3, [sp, #12]
 800a92a:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800a92c:	443b      	add	r3, r7
 800a92e:	9309      	str	r3, [sp, #36]	@ 0x24
 800a930:	e76a      	b.n	800a808 <_vfiprintf_r+0x78>
 800a932:	460c      	mov	r4, r1
 800a934:	2001      	movs	r0, #1
 800a936:	fb0c 3202 	mla	r2, ip, r2, r3
 800a93a:	e7a8      	b.n	800a88e <_vfiprintf_r+0xfe>
 800a93c:	2300      	movs	r3, #0
 800a93e:	f04f 0c0a 	mov.w	ip, #10
 800a942:	4619      	mov	r1, r3
 800a944:	3401      	adds	r4, #1
 800a946:	9305      	str	r3, [sp, #20]
 800a948:	4620      	mov	r0, r4
 800a94a:	f810 2b01 	ldrb.w	r2, [r0], #1
 800a94e:	3a30      	subs	r2, #48	@ 0x30
 800a950:	2a09      	cmp	r2, #9
 800a952:	d903      	bls.n	800a95c <_vfiprintf_r+0x1cc>
 800a954:	2b00      	cmp	r3, #0
 800a956:	d0c6      	beq.n	800a8e6 <_vfiprintf_r+0x156>
 800a958:	9105      	str	r1, [sp, #20]
 800a95a:	e7c4      	b.n	800a8e6 <_vfiprintf_r+0x156>
 800a95c:	4604      	mov	r4, r0
 800a95e:	2301      	movs	r3, #1
 800a960:	fb0c 2101 	mla	r1, ip, r1, r2
 800a964:	e7f0      	b.n	800a948 <_vfiprintf_r+0x1b8>
 800a966:	ab03      	add	r3, sp, #12
 800a968:	9300      	str	r3, [sp, #0]
 800a96a:	462a      	mov	r2, r5
 800a96c:	4630      	mov	r0, r6
 800a96e:	4b13      	ldr	r3, [pc, #76]	@ (800a9bc <_vfiprintf_r+0x22c>)
 800a970:	a904      	add	r1, sp, #16
 800a972:	f7fb fea9 	bl	80066c8 <_printf_float>
 800a976:	4607      	mov	r7, r0
 800a978:	1c78      	adds	r0, r7, #1
 800a97a:	d1d6      	bne.n	800a92a <_vfiprintf_r+0x19a>
 800a97c:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800a97e:	07d9      	lsls	r1, r3, #31
 800a980:	d405      	bmi.n	800a98e <_vfiprintf_r+0x1fe>
 800a982:	89ab      	ldrh	r3, [r5, #12]
 800a984:	059a      	lsls	r2, r3, #22
 800a986:	d402      	bmi.n	800a98e <_vfiprintf_r+0x1fe>
 800a988:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800a98a:	f7fc fea5 	bl	80076d8 <__retarget_lock_release_recursive>
 800a98e:	89ab      	ldrh	r3, [r5, #12]
 800a990:	065b      	lsls	r3, r3, #25
 800a992:	f53f af1f 	bmi.w	800a7d4 <_vfiprintf_r+0x44>
 800a996:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800a998:	e71e      	b.n	800a7d8 <_vfiprintf_r+0x48>
 800a99a:	ab03      	add	r3, sp, #12
 800a99c:	9300      	str	r3, [sp, #0]
 800a99e:	462a      	mov	r2, r5
 800a9a0:	4630      	mov	r0, r6
 800a9a2:	4b06      	ldr	r3, [pc, #24]	@ (800a9bc <_vfiprintf_r+0x22c>)
 800a9a4:	a904      	add	r1, sp, #16
 800a9a6:	f7fc f92d 	bl	8006c04 <_printf_i>
 800a9aa:	e7e4      	b.n	800a976 <_vfiprintf_r+0x1e6>
 800a9ac:	0800ce78 	.word	0x0800ce78
 800a9b0:	0800ce7e 	.word	0x0800ce7e
 800a9b4:	0800ce82 	.word	0x0800ce82
 800a9b8:	080066c9 	.word	0x080066c9
 800a9bc:	0800a76b 	.word	0x0800a76b

0800a9c0 <__swbuf_r>:
 800a9c0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800a9c2:	460e      	mov	r6, r1
 800a9c4:	4614      	mov	r4, r2
 800a9c6:	4605      	mov	r5, r0
 800a9c8:	b118      	cbz	r0, 800a9d2 <__swbuf_r+0x12>
 800a9ca:	6a03      	ldr	r3, [r0, #32]
 800a9cc:	b90b      	cbnz	r3, 800a9d2 <__swbuf_r+0x12>
 800a9ce:	f7fc fcd5 	bl	800737c <__sinit>
 800a9d2:	69a3      	ldr	r3, [r4, #24]
 800a9d4:	60a3      	str	r3, [r4, #8]
 800a9d6:	89a3      	ldrh	r3, [r4, #12]
 800a9d8:	071a      	lsls	r2, r3, #28
 800a9da:	d501      	bpl.n	800a9e0 <__swbuf_r+0x20>
 800a9dc:	6923      	ldr	r3, [r4, #16]
 800a9de:	b943      	cbnz	r3, 800a9f2 <__swbuf_r+0x32>
 800a9e0:	4621      	mov	r1, r4
 800a9e2:	4628      	mov	r0, r5
 800a9e4:	f000 f82a 	bl	800aa3c <__swsetup_r>
 800a9e8:	b118      	cbz	r0, 800a9f2 <__swbuf_r+0x32>
 800a9ea:	f04f 37ff 	mov.w	r7, #4294967295
 800a9ee:	4638      	mov	r0, r7
 800a9f0:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800a9f2:	6823      	ldr	r3, [r4, #0]
 800a9f4:	6922      	ldr	r2, [r4, #16]
 800a9f6:	b2f6      	uxtb	r6, r6
 800a9f8:	1a98      	subs	r0, r3, r2
 800a9fa:	6963      	ldr	r3, [r4, #20]
 800a9fc:	4637      	mov	r7, r6
 800a9fe:	4283      	cmp	r3, r0
 800aa00:	dc05      	bgt.n	800aa0e <__swbuf_r+0x4e>
 800aa02:	4621      	mov	r1, r4
 800aa04:	4628      	mov	r0, r5
 800aa06:	f7ff fa7d 	bl	8009f04 <_fflush_r>
 800aa0a:	2800      	cmp	r0, #0
 800aa0c:	d1ed      	bne.n	800a9ea <__swbuf_r+0x2a>
 800aa0e:	68a3      	ldr	r3, [r4, #8]
 800aa10:	3b01      	subs	r3, #1
 800aa12:	60a3      	str	r3, [r4, #8]
 800aa14:	6823      	ldr	r3, [r4, #0]
 800aa16:	1c5a      	adds	r2, r3, #1
 800aa18:	6022      	str	r2, [r4, #0]
 800aa1a:	701e      	strb	r6, [r3, #0]
 800aa1c:	6962      	ldr	r2, [r4, #20]
 800aa1e:	1c43      	adds	r3, r0, #1
 800aa20:	429a      	cmp	r2, r3
 800aa22:	d004      	beq.n	800aa2e <__swbuf_r+0x6e>
 800aa24:	89a3      	ldrh	r3, [r4, #12]
 800aa26:	07db      	lsls	r3, r3, #31
 800aa28:	d5e1      	bpl.n	800a9ee <__swbuf_r+0x2e>
 800aa2a:	2e0a      	cmp	r6, #10
 800aa2c:	d1df      	bne.n	800a9ee <__swbuf_r+0x2e>
 800aa2e:	4621      	mov	r1, r4
 800aa30:	4628      	mov	r0, r5
 800aa32:	f7ff fa67 	bl	8009f04 <_fflush_r>
 800aa36:	2800      	cmp	r0, #0
 800aa38:	d0d9      	beq.n	800a9ee <__swbuf_r+0x2e>
 800aa3a:	e7d6      	b.n	800a9ea <__swbuf_r+0x2a>

0800aa3c <__swsetup_r>:
 800aa3c:	b538      	push	{r3, r4, r5, lr}
 800aa3e:	4b29      	ldr	r3, [pc, #164]	@ (800aae4 <__swsetup_r+0xa8>)
 800aa40:	4605      	mov	r5, r0
 800aa42:	6818      	ldr	r0, [r3, #0]
 800aa44:	460c      	mov	r4, r1
 800aa46:	b118      	cbz	r0, 800aa50 <__swsetup_r+0x14>
 800aa48:	6a03      	ldr	r3, [r0, #32]
 800aa4a:	b90b      	cbnz	r3, 800aa50 <__swsetup_r+0x14>
 800aa4c:	f7fc fc96 	bl	800737c <__sinit>
 800aa50:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800aa54:	0719      	lsls	r1, r3, #28
 800aa56:	d422      	bmi.n	800aa9e <__swsetup_r+0x62>
 800aa58:	06da      	lsls	r2, r3, #27
 800aa5a:	d407      	bmi.n	800aa6c <__swsetup_r+0x30>
 800aa5c:	2209      	movs	r2, #9
 800aa5e:	602a      	str	r2, [r5, #0]
 800aa60:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800aa64:	f04f 30ff 	mov.w	r0, #4294967295
 800aa68:	81a3      	strh	r3, [r4, #12]
 800aa6a:	e033      	b.n	800aad4 <__swsetup_r+0x98>
 800aa6c:	0758      	lsls	r0, r3, #29
 800aa6e:	d512      	bpl.n	800aa96 <__swsetup_r+0x5a>
 800aa70:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800aa72:	b141      	cbz	r1, 800aa86 <__swsetup_r+0x4a>
 800aa74:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 800aa78:	4299      	cmp	r1, r3
 800aa7a:	d002      	beq.n	800aa82 <__swsetup_r+0x46>
 800aa7c:	4628      	mov	r0, r5
 800aa7e:	f7fd fcc3 	bl	8008408 <_free_r>
 800aa82:	2300      	movs	r3, #0
 800aa84:	6363      	str	r3, [r4, #52]	@ 0x34
 800aa86:	89a3      	ldrh	r3, [r4, #12]
 800aa88:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 800aa8c:	81a3      	strh	r3, [r4, #12]
 800aa8e:	2300      	movs	r3, #0
 800aa90:	6063      	str	r3, [r4, #4]
 800aa92:	6923      	ldr	r3, [r4, #16]
 800aa94:	6023      	str	r3, [r4, #0]
 800aa96:	89a3      	ldrh	r3, [r4, #12]
 800aa98:	f043 0308 	orr.w	r3, r3, #8
 800aa9c:	81a3      	strh	r3, [r4, #12]
 800aa9e:	6923      	ldr	r3, [r4, #16]
 800aaa0:	b94b      	cbnz	r3, 800aab6 <__swsetup_r+0x7a>
 800aaa2:	89a3      	ldrh	r3, [r4, #12]
 800aaa4:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 800aaa8:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800aaac:	d003      	beq.n	800aab6 <__swsetup_r+0x7a>
 800aaae:	4621      	mov	r1, r4
 800aab0:	4628      	mov	r0, r5
 800aab2:	f000 f88a 	bl	800abca <__smakebuf_r>
 800aab6:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800aaba:	f013 0201 	ands.w	r2, r3, #1
 800aabe:	d00a      	beq.n	800aad6 <__swsetup_r+0x9a>
 800aac0:	2200      	movs	r2, #0
 800aac2:	60a2      	str	r2, [r4, #8]
 800aac4:	6962      	ldr	r2, [r4, #20]
 800aac6:	4252      	negs	r2, r2
 800aac8:	61a2      	str	r2, [r4, #24]
 800aaca:	6922      	ldr	r2, [r4, #16]
 800aacc:	b942      	cbnz	r2, 800aae0 <__swsetup_r+0xa4>
 800aace:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 800aad2:	d1c5      	bne.n	800aa60 <__swsetup_r+0x24>
 800aad4:	bd38      	pop	{r3, r4, r5, pc}
 800aad6:	0799      	lsls	r1, r3, #30
 800aad8:	bf58      	it	pl
 800aada:	6962      	ldrpl	r2, [r4, #20]
 800aadc:	60a2      	str	r2, [r4, #8]
 800aade:	e7f4      	b.n	800aaca <__swsetup_r+0x8e>
 800aae0:	2000      	movs	r0, #0
 800aae2:	e7f7      	b.n	800aad4 <__swsetup_r+0x98>
 800aae4:	20000114 	.word	0x20000114

0800aae8 <_raise_r>:
 800aae8:	291f      	cmp	r1, #31
 800aaea:	b538      	push	{r3, r4, r5, lr}
 800aaec:	4605      	mov	r5, r0
 800aaee:	460c      	mov	r4, r1
 800aaf0:	d904      	bls.n	800aafc <_raise_r+0x14>
 800aaf2:	2316      	movs	r3, #22
 800aaf4:	6003      	str	r3, [r0, #0]
 800aaf6:	f04f 30ff 	mov.w	r0, #4294967295
 800aafa:	bd38      	pop	{r3, r4, r5, pc}
 800aafc:	6bc2      	ldr	r2, [r0, #60]	@ 0x3c
 800aafe:	b112      	cbz	r2, 800ab06 <_raise_r+0x1e>
 800ab00:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 800ab04:	b94b      	cbnz	r3, 800ab1a <_raise_r+0x32>
 800ab06:	4628      	mov	r0, r5
 800ab08:	f000 f830 	bl	800ab6c <_getpid_r>
 800ab0c:	4622      	mov	r2, r4
 800ab0e:	4601      	mov	r1, r0
 800ab10:	4628      	mov	r0, r5
 800ab12:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800ab16:	f000 b817 	b.w	800ab48 <_kill_r>
 800ab1a:	2b01      	cmp	r3, #1
 800ab1c:	d00a      	beq.n	800ab34 <_raise_r+0x4c>
 800ab1e:	1c59      	adds	r1, r3, #1
 800ab20:	d103      	bne.n	800ab2a <_raise_r+0x42>
 800ab22:	2316      	movs	r3, #22
 800ab24:	6003      	str	r3, [r0, #0]
 800ab26:	2001      	movs	r0, #1
 800ab28:	e7e7      	b.n	800aafa <_raise_r+0x12>
 800ab2a:	2100      	movs	r1, #0
 800ab2c:	4620      	mov	r0, r4
 800ab2e:	f842 1024 	str.w	r1, [r2, r4, lsl #2]
 800ab32:	4798      	blx	r3
 800ab34:	2000      	movs	r0, #0
 800ab36:	e7e0      	b.n	800aafa <_raise_r+0x12>

0800ab38 <raise>:
 800ab38:	4b02      	ldr	r3, [pc, #8]	@ (800ab44 <raise+0xc>)
 800ab3a:	4601      	mov	r1, r0
 800ab3c:	6818      	ldr	r0, [r3, #0]
 800ab3e:	f7ff bfd3 	b.w	800aae8 <_raise_r>
 800ab42:	bf00      	nop
 800ab44:	20000114 	.word	0x20000114

0800ab48 <_kill_r>:
 800ab48:	b538      	push	{r3, r4, r5, lr}
 800ab4a:	2300      	movs	r3, #0
 800ab4c:	4d06      	ldr	r5, [pc, #24]	@ (800ab68 <_kill_r+0x20>)
 800ab4e:	4604      	mov	r4, r0
 800ab50:	4608      	mov	r0, r1
 800ab52:	4611      	mov	r1, r2
 800ab54:	602b      	str	r3, [r5, #0]
 800ab56:	f7f8 fdc7 	bl	80036e8 <_kill>
 800ab5a:	1c43      	adds	r3, r0, #1
 800ab5c:	d102      	bne.n	800ab64 <_kill_r+0x1c>
 800ab5e:	682b      	ldr	r3, [r5, #0]
 800ab60:	b103      	cbz	r3, 800ab64 <_kill_r+0x1c>
 800ab62:	6023      	str	r3, [r4, #0]
 800ab64:	bd38      	pop	{r3, r4, r5, pc}
 800ab66:	bf00      	nop
 800ab68:	20000bf8 	.word	0x20000bf8

0800ab6c <_getpid_r>:
 800ab6c:	f7f8 bdba 	b.w	80036e4 <_getpid>

0800ab70 <_malloc_usable_size_r>:
 800ab70:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800ab74:	1f18      	subs	r0, r3, #4
 800ab76:	2b00      	cmp	r3, #0
 800ab78:	bfbc      	itt	lt
 800ab7a:	580b      	ldrlt	r3, [r1, r0]
 800ab7c:	18c0      	addlt	r0, r0, r3
 800ab7e:	4770      	bx	lr

0800ab80 <__swhatbuf_r>:
 800ab80:	b570      	push	{r4, r5, r6, lr}
 800ab82:	460c      	mov	r4, r1
 800ab84:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800ab88:	4615      	mov	r5, r2
 800ab8a:	2900      	cmp	r1, #0
 800ab8c:	461e      	mov	r6, r3
 800ab8e:	b096      	sub	sp, #88	@ 0x58
 800ab90:	da0c      	bge.n	800abac <__swhatbuf_r+0x2c>
 800ab92:	89a3      	ldrh	r3, [r4, #12]
 800ab94:	2100      	movs	r1, #0
 800ab96:	f013 0f80 	tst.w	r3, #128	@ 0x80
 800ab9a:	bf14      	ite	ne
 800ab9c:	2340      	movne	r3, #64	@ 0x40
 800ab9e:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 800aba2:	2000      	movs	r0, #0
 800aba4:	6031      	str	r1, [r6, #0]
 800aba6:	602b      	str	r3, [r5, #0]
 800aba8:	b016      	add	sp, #88	@ 0x58
 800abaa:	bd70      	pop	{r4, r5, r6, pc}
 800abac:	466a      	mov	r2, sp
 800abae:	f000 f849 	bl	800ac44 <_fstat_r>
 800abb2:	2800      	cmp	r0, #0
 800abb4:	dbed      	blt.n	800ab92 <__swhatbuf_r+0x12>
 800abb6:	9901      	ldr	r1, [sp, #4]
 800abb8:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 800abbc:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 800abc0:	4259      	negs	r1, r3
 800abc2:	4159      	adcs	r1, r3
 800abc4:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800abc8:	e7eb      	b.n	800aba2 <__swhatbuf_r+0x22>

0800abca <__smakebuf_r>:
 800abca:	898b      	ldrh	r3, [r1, #12]
 800abcc:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800abce:	079d      	lsls	r5, r3, #30
 800abd0:	4606      	mov	r6, r0
 800abd2:	460c      	mov	r4, r1
 800abd4:	d507      	bpl.n	800abe6 <__smakebuf_r+0x1c>
 800abd6:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 800abda:	6023      	str	r3, [r4, #0]
 800abdc:	6123      	str	r3, [r4, #16]
 800abde:	2301      	movs	r3, #1
 800abe0:	6163      	str	r3, [r4, #20]
 800abe2:	b003      	add	sp, #12
 800abe4:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800abe6:	466a      	mov	r2, sp
 800abe8:	ab01      	add	r3, sp, #4
 800abea:	f7ff ffc9 	bl	800ab80 <__swhatbuf_r>
 800abee:	9f00      	ldr	r7, [sp, #0]
 800abf0:	4605      	mov	r5, r0
 800abf2:	4639      	mov	r1, r7
 800abf4:	4630      	mov	r0, r6
 800abf6:	f7fd fc79 	bl	80084ec <_malloc_r>
 800abfa:	b948      	cbnz	r0, 800ac10 <__smakebuf_r+0x46>
 800abfc:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800ac00:	059a      	lsls	r2, r3, #22
 800ac02:	d4ee      	bmi.n	800abe2 <__smakebuf_r+0x18>
 800ac04:	f023 0303 	bic.w	r3, r3, #3
 800ac08:	f043 0302 	orr.w	r3, r3, #2
 800ac0c:	81a3      	strh	r3, [r4, #12]
 800ac0e:	e7e2      	b.n	800abd6 <__smakebuf_r+0xc>
 800ac10:	89a3      	ldrh	r3, [r4, #12]
 800ac12:	e9c4 0704 	strd	r0, r7, [r4, #16]
 800ac16:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800ac1a:	81a3      	strh	r3, [r4, #12]
 800ac1c:	9b01      	ldr	r3, [sp, #4]
 800ac1e:	6020      	str	r0, [r4, #0]
 800ac20:	b15b      	cbz	r3, 800ac3a <__smakebuf_r+0x70>
 800ac22:	4630      	mov	r0, r6
 800ac24:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800ac28:	f000 f81e 	bl	800ac68 <_isatty_r>
 800ac2c:	b128      	cbz	r0, 800ac3a <__smakebuf_r+0x70>
 800ac2e:	89a3      	ldrh	r3, [r4, #12]
 800ac30:	f023 0303 	bic.w	r3, r3, #3
 800ac34:	f043 0301 	orr.w	r3, r3, #1
 800ac38:	81a3      	strh	r3, [r4, #12]
 800ac3a:	89a3      	ldrh	r3, [r4, #12]
 800ac3c:	431d      	orrs	r5, r3
 800ac3e:	81a5      	strh	r5, [r4, #12]
 800ac40:	e7cf      	b.n	800abe2 <__smakebuf_r+0x18>
	...

0800ac44 <_fstat_r>:
 800ac44:	b538      	push	{r3, r4, r5, lr}
 800ac46:	2300      	movs	r3, #0
 800ac48:	4d06      	ldr	r5, [pc, #24]	@ (800ac64 <_fstat_r+0x20>)
 800ac4a:	4604      	mov	r4, r0
 800ac4c:	4608      	mov	r0, r1
 800ac4e:	4611      	mov	r1, r2
 800ac50:	602b      	str	r3, [r5, #0]
 800ac52:	f7f8 fd74 	bl	800373e <_fstat>
 800ac56:	1c43      	adds	r3, r0, #1
 800ac58:	d102      	bne.n	800ac60 <_fstat_r+0x1c>
 800ac5a:	682b      	ldr	r3, [r5, #0]
 800ac5c:	b103      	cbz	r3, 800ac60 <_fstat_r+0x1c>
 800ac5e:	6023      	str	r3, [r4, #0]
 800ac60:	bd38      	pop	{r3, r4, r5, pc}
 800ac62:	bf00      	nop
 800ac64:	20000bf8 	.word	0x20000bf8

0800ac68 <_isatty_r>:
 800ac68:	b538      	push	{r3, r4, r5, lr}
 800ac6a:	2300      	movs	r3, #0
 800ac6c:	4d05      	ldr	r5, [pc, #20]	@ (800ac84 <_isatty_r+0x1c>)
 800ac6e:	4604      	mov	r4, r0
 800ac70:	4608      	mov	r0, r1
 800ac72:	602b      	str	r3, [r5, #0]
 800ac74:	f7f8 fd68 	bl	8003748 <_isatty>
 800ac78:	1c43      	adds	r3, r0, #1
 800ac7a:	d102      	bne.n	800ac82 <_isatty_r+0x1a>
 800ac7c:	682b      	ldr	r3, [r5, #0]
 800ac7e:	b103      	cbz	r3, 800ac82 <_isatty_r+0x1a>
 800ac80:	6023      	str	r3, [r4, #0]
 800ac82:	bd38      	pop	{r3, r4, r5, pc}
 800ac84:	20000bf8 	.word	0x20000bf8

0800ac88 <_init>:
 800ac88:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800ac8a:	bf00      	nop
 800ac8c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800ac8e:	bc08      	pop	{r3}
 800ac90:	469e      	mov	lr, r3
 800ac92:	4770      	bx	lr

0800ac94 <_fini>:
 800ac94:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800ac96:	bf00      	nop
 800ac98:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800ac9a:	bc08      	pop	{r3}
 800ac9c:	469e      	mov	lr, r3
 800ac9e:	4770      	bx	lr
