// Seed: 3101403660
module module_0 (
    output supply0 id_0,
    output wand id_1,
    output supply0 id_2,
    output tri0 id_3,
    output wor id_4
);
  logic id_6;
endmodule
module module_1 #(
    parameter id_0 = 32'd26,
    parameter id_3 = 32'd50,
    parameter id_5 = 32'd62
) (
    output wor   _id_0,
    input  tri0  id_1,
    input  tri0  id_2
    , id_7,
    input  tri1  _id_3,
    output wire  id_4,
    output uwire _id_5
);
  logic [id_3 : -1] id_8[id_5 : id_0];
  always @(posedge -1) begin : LABEL_0
    $clog2(48);
    ;
    SystemTFIdentifier;
  end
  module_0 modCall_1 (
      id_4,
      id_4,
      id_4,
      id_4,
      id_4
  );
  assign modCall_1.id_2 = 0;
endmodule
