============================================================
  Generated by:           Genus(TM) Synthesis Solution 21.15-s080_1
  Generated on:           Aug 11 2024  01:34:35 pm
  Module:                 proj_fm
  Operating conditions:   ss_typical_max_0p90v_125c 
  Interconnect mode:      global
  Area mode:              physical library
============================================================


Path 1: MET (6558 ps) Setup Check with Pin FMbuffers_reg[1][127][0]/CK->D
          Group: in2reg
     Startpoint: (R) chg_idx
          Clock: (R) clk
       Endpoint: (F) FMbuffers_reg[1][127][0]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+   10000            0     
        Drv Adjust:+       0           14     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=   10000           14     
                                              
             Setup:-     216                  
       Uncertainty:-      50                  
     Required Time:=    9734                  
      Launch Clock:-      14                  
       Input Delay:-    2000                  
         Data Path:-    1162                  
             Slack:=    6558                  

Exceptions/Constraints:
  input_delay             2000            proj.sdc_line_15_3_1 

#------------------------------------------------------------------------------------------
#       Timing Point         Flags   Arc   Edge      Cell       Fanout Trans Delay Arrival 
#                                                                       (ps)  (ps)   (ps)  
#------------------------------------------------------------------------------------------
  chg_idx                    -       -     R     (arrival)           2    50     0    2014 
  g72863/Y                   -       A->Y  R     OR2_X1P4M_A9TL     12   299   236    2249 
  g42678/Y                   -       B->Y  F     NOR2_X1B_A9TL       2   194   209    2458 
  g41851/Y                   -       B0->Y R     OAI21_X1M_A9TL      1   248   187    2645 
  g41847/Y                   -       A1->Y R     OA211_X3M_A9TL     16   293   321    2966 
  drc_bufs43109/Y            -       A->Y  F     INV_X2M_A9TL       16   193   210    3176 
  FMbuffers_reg[1][127][0]/D -       -     F     SDFFQ_X1M_A9TL     16     -     0    3176 
#------------------------------------------------------------------------------------------

