#-----------------------------------------------------------
# Vivado v2019.1 (64-bit)
# SW Build 2552052 on Fri May 24 14:47:09 MDT 2019
# IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
# Start of session at: Tue Jun  9 06:15:50 2020
# Process ID: 39988
# Current directory: /home/nsundriyal/L1_Data_Gen
# Command line: vivado
# Log file: /home/nsundriyal/L1_Data_Gen/vivado.log
# Journal file: /home/nsundriyal/L1_Data_Gen/vivado.jou
#-----------------------------------------------------------
start_gui
open_project /home/nsundriyal/Packetizer/Packetizer.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/nsundriyal/ecpri_MUX'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/nsundriyal/eCPRI/o-ran-linux-master'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/nsundriyal/Ethernet_MUX'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/Xilinx/Vivado/2019.1/data/ip'.
open_project: Time (s): cpu = 00:00:27 ; elapsed = 00:00:10 . Memory (MB): peak = 6744.059 ; gain = 178.105 ; free physical = 190011 ; free virtual = 1452508
update_compile_order -fileset sources_1
open_bd_design {/home/nsundriyal/Packetizer/Packetizer.srcs/sources_1/bd/design_1/design_1.bd}
Adding component instance block -- xilinx.com:ip:clk_wiz:6.0 - clk_wiz_0
Adding component instance block -- xilinx.com:ip:proc_sys_reset:5.0 - proc_sys_reset_0
Adding component instance block -- xilinx.com:hls:BfW_Coeff_Gen:1.0 - BfW_Coeff_Gen_0
Adding component instance block -- xilinx.com:hls:ethernet_mux:1.0 - ethernet_mux_0
WARNING: [BD 41-1731] Type mismatch between connected pins: /clk_wiz_0/locked(undef) and /proc_sys_reset_0/ext_reset_in(rst)
Successfully read diagram <design_1> from BD file </home/nsundriyal/Packetizer/Packetizer.srcs/sources_1/bd/design_1/design_1.bd>
set_property  ip_repo_paths  {/home/nsundriyal/ecpri_MUX /home/nsundriyal/eCPRI/o-ran-linux-master /home/nsundriyal/Ethernet_MUX /home/nsundriyal/L1toORAN} [current_project]
update_ip_catalog
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/nsundriyal/ecpri_MUX'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/nsundriyal/eCPRI/o-ran-linux-master'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/nsundriyal/Ethernet_MUX'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/nsundriyal/L1toORAN'.
set_property  ip_repo_paths  {/home/nsundriyal/ecpri_MUX /home/nsundriyal/eCPRI/o-ran-linux-master /home/nsundriyal/Ethernet_MUX /home/nsundriyal/L1toORAN /home/nsundriyal/L1_Data_Gen} [current_project]
update_ip_catalog
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/nsundriyal/ecpri_MUX'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/nsundriyal/eCPRI/o-ran-linux-master'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/nsundriyal/Ethernet_MUX'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/nsundriyal/L1toORAN'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/nsundriyal/L1_Data_Gen'.
open_bd_design {/home/nsundriyal/Packetizer/Packetizer.srcs/sources_1/bd/design_1/design_1.bd}
startgroup
create_bd_cell -type ip -vlnv xilinx.com:hls:L1_Data_Gen:1.0 L1_Data_Gen_0
endgroup
startgroup
create_bd_cell -type ip -vlnv xilinx.com:hls:L1toORAN:1.0 L1toORAN_0
endgroup
set_property location {0.5 -116 -45} [get_bd_cells L1_Data_Gen_0]
connect_bd_intf_net [get_bd_intf_pins L1_Data_Gen_0/L1_data_out_V] [get_bd_intf_pins L1toORAN_0/L1_axis_V]
regenerate_bd_layout
connect_bd_net [get_bd_pins L1_Data_Gen_0/ap_clk] [get_bd_pins clk_wiz_0/clk_out1]
connect_bd_net [get_bd_pins L1_Data_Gen_0/ap_rst_n] [get_bd_pins proc_sys_reset_0/peripheral_aresetn]
connect_bd_net [get_bd_pins L1toORAN_0/ap_clk] [get_bd_pins clk_wiz_0/clk_out1]
connect_bd_net [get_bd_pins L1toORAN_0/ap_rst_n] [get_bd_pins proc_sys_reset_0/peripheral_aresetn]
regenerate_bd_layout
save_bd_design
Wrote  : </home/nsundriyal/Packetizer/Packetizer.srcs/sources_1/bd/design_1/design_1.bd> 
Wrote  : </home/nsundriyal/Packetizer/Packetizer.srcs/sources_1/bd/design_1/ui/bd_1f5defd0.ui> 
generate_target Simulation [get_files /home/nsundriyal/Packetizer/Packetizer.srcs/sources_1/bd/design_1/design_1.bd]
CRITICAL WARNING: [BD 41-759] The input pins (listed below) are either not connected or do not have a source port, and they don't have a tie-off specified. These pins are tied-off to all 0's to avoid error in Implementation flow.
Please check your design and connect them as needed: 
/ethernet_mux_0/ctrl_user_data_in_TVALID
/ethernet_mux_0/sync_data_in_TVALID
/ethernet_mux_0/mgmt_data_in_TVALID

Wrote  : </home/nsundriyal/Packetizer/Packetizer.srcs/sources_1/bd/design_1/design_1.bd> 
VHDL Output written to : /home/nsundriyal/Packetizer/Packetizer.srcs/sources_1/bd/design_1/synth/design_1.v
VHDL Output written to : /home/nsundriyal/Packetizer/Packetizer.srcs/sources_1/bd/design_1/sim/design_1.v
VHDL Output written to : /home/nsundriyal/Packetizer/Packetizer.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block clk_wiz_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block proc_sys_reset_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block BfW_Coeff_Gen_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block ethernet_mux_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block L1_Data_Gen_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block L1toORAN_0 .
Exporting to file /home/nsundriyal/Packetizer/Packetizer.srcs/sources_1/bd/design_1/hw_handoff/design_1.hwh
Generated Block Design Tcl file /home/nsundriyal/Packetizer/Packetizer.srcs/sources_1/bd/design_1/hw_handoff/design_1_bd.tcl
Generated Hardware Definition File /home/nsundriyal/Packetizer/Packetizer.srcs/sources_1/bd/design_1/synth/design_1.hwdef
export_ip_user_files -of_objects [get_files /home/nsundriyal/Packetizer/Packetizer.srcs/sources_1/bd/design_1/design_1.bd] -no_script -sync -force -quiet
export_simulation -of_objects [get_files /home/nsundriyal/Packetizer/Packetizer.srcs/sources_1/bd/design_1/design_1.bd] -directory /home/nsundriyal/Packetizer/Packetizer.ip_user_files/sim_scripts -ip_user_files_dir /home/nsundriyal/Packetizer/Packetizer.ip_user_files -ipstatic_source_dir /home/nsundriyal/Packetizer/Packetizer.ip_user_files/ipstatic -lib_map_path [list {modelsim=/home/nsundriyal/Packetizer/Packetizer.cache/compile_simlib/modelsim} {questa=/home/nsundriyal/Packetizer/Packetizer.cache/compile_simlib/questa} {ies=/home/nsundriyal/Packetizer/Packetizer.cache/compile_simlib/ies} {xcelium=/home/nsundriyal/Packetizer/Packetizer.cache/compile_simlib/xcelium} {vcs=/home/nsundriyal/Packetizer/Packetizer.cache/compile_simlib/vcs} {riviera=/home/nsundriyal/Packetizer/Packetizer.cache/compile_simlib/riviera}] -use_ip_compiled_libs -force -quiet
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/nsundriyal/Packetizer/Packetizer.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File '/opt/Xilinx/Vivado/2019.1/data/xsim/xsim.ini' copied to run dir:'/home/nsundriyal/Packetizer/Packetizer.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'design_1_wrapper' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported '/home/nsundriyal/Packetizer/Packetizer.sim/sim_1/behav/xsim/BfW_Coeff_Gen_coeff_rom.dat'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/nsundriyal/Packetizer/Packetizer.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj design_1_wrapper_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/nsundriyal/Packetizer/Packetizer.ip_user_files/bd/design_1/ip/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0_clk_wiz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_clk_wiz_0_0_clk_wiz
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/nsundriyal/Packetizer/Packetizer.ip_user_files/bd/design_1/ip/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_clk_wiz_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/nsundriyal/Packetizer/Packetizer.srcs/sources_1/bd/design_1/ipshared/8079/hdl/verilog/BfW_Coeff_Gen_coeff.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BfW_Coeff_Gen_coeff_rom
INFO: [VRFC 10-311] analyzing module BfW_Coeff_Gen_coeff
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/nsundriyal/Packetizer/Packetizer.srcs/sources_1/bd/design_1/ipshared/8079/hdl/verilog/BfW_Coeff_Gen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BfW_Coeff_Gen
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/nsundriyal/Packetizer/Packetizer.ip_user_files/bd/design_1/ip/design_1_BfW_Coeff_Gen_0_1/sim/design_1_BfW_Coeff_Gen_0_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_BfW_Coeff_Gen_0_1
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/nsundriyal/Packetizer/Packetizer.srcs/sources_1/bd/design_1/ipshared/3971/hdl/verilog/ethernet_mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ethernet_mux
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/nsundriyal/Packetizer/Packetizer.ip_user_files/bd/design_1/ip/design_1_ethernet_mux_0_0/sim/design_1_ethernet_mux_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_ethernet_mux_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/nsundriyal/Packetizer/Packetizer.ip_user_files/bd/design_1/sim/design_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/nsundriyal/Packetizer/Packetizer.srcs/sources_1/bd/design_1/ipshared/2371/hdl/verilog/L1_Data_Gen_mux_164_8_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module L1_Data_Gen_mux_164_8_1_1
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/nsundriyal/Packetizer/Packetizer.srcs/sources_1/bd/design_1/ipshared/2371/hdl/verilog/L1_Data_Gen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module L1_Data_Gen
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/nsundriyal/Packetizer/Packetizer.ip_user_files/bd/design_1/ip/design_1_L1_Data_Gen_0_0/sim/design_1_L1_Data_Gen_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_L1_Data_Gen_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/nsundriyal/Packetizer/Packetizer.srcs/sources_1/bd/design_1/ipshared/fce7/hdl/verilog/L1toORAN.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module L1toORAN
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/nsundriyal/Packetizer/Packetizer.ip_user_files/bd/design_1/ip/design_1_L1toORAN_0_0/sim/design_1_L1toORAN_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_L1toORAN_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/nsundriyal/Packetizer/Packetizer.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_wrapper
xvhdl --incr --relax -prj design_1_wrapper_vhdl.prj
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/nsundriyal/Packetizer/Packetizer.sim/sim_1/behav/xsim'
xelab -wto 5085b7ef28514cee8c9d1395887dee63 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L lib_cdc_v1_0_2 -L proc_sys_reset_v5_0_13 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot design_1_wrapper_behav xil_defaultlib.design_1_wrapper xil_defaultlib.glbl -log elaborate.log
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: /opt/Xilinx/Vivado/2019.1/bin/unwrapped/lnx64.o/xelab -wto 5085b7ef28514cee8c9d1395887dee63 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L lib_cdc_v1_0_2 -L proc_sys_reset_v5_0_13 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot design_1_wrapper_behav xil_defaultlib.design_1_wrapper xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package unisim.vcomponents
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling package ieee.std_logic_arith
Compiling package synopsys.attributes
Compiling package ieee.std_logic_misc
Compiling module xil_defaultlib.BfW_Coeff_Gen_coeff_rom
Compiling module xil_defaultlib.BfW_Coeff_Gen_coeff(DataWidth=12...
Compiling module xil_defaultlib.BfW_Coeff_Gen
Compiling module xil_defaultlib.design_1_BfW_Coeff_Gen_0_1
Compiling module xil_defaultlib.L1_Data_Gen_mux_164_8_1_1(ID=1,d...
Compiling module xil_defaultlib.L1_Data_Gen
Compiling module xil_defaultlib.design_1_L1_Data_Gen_0_0
Compiling module xil_defaultlib.L1toORAN
Compiling module xil_defaultlib.design_1_L1toORAN_0_0
Compiling module unisims_ver.IBUF
Compiling module unisims_ver.MMCME4_ADV(CLKFBOUT_MULT_F=12.0,...
Compiling module unisims_ver.BUFG
Compiling module xil_defaultlib.design_1_clk_wiz_0_0_clk_wiz
Compiling module xil_defaultlib.design_1_clk_wiz_0_0
Compiling module xil_defaultlib.ethernet_mux
Compiling module xil_defaultlib.design_1_ethernet_mux_0_0
Compiling architecture fdre_v of entity unisim.FDRE [fdre_default]
Compiling architecture fdre_v of entity unisim.FDRE [\FDRE(init='1')\]
Compiling architecture fdr_v of entity unisim.FDR [fdr_default]
Compiling architecture implementation of entity lib_cdc_v1_0_2.cdc_sync [\cdc_sync(c_vector_width=2,c_mtb...]
Compiling architecture srl16e_v of entity unisim.SRL16E [\SRL16E(init="1111111111111111")...]
Compiling architecture srl16_v of entity unisim.SRL16 [\SRL16(init="1111111111111111")(...]
Compiling architecture imp of entity proc_sys_reset_v5_0_13.lpf [\lpf(c_ext_rst_width=4,c_aux_rst...]
Compiling architecture imp of entity proc_sys_reset_v5_0_13.upcnt_n [\upcnt_n(c_size=6)\]
Compiling architecture imp of entity proc_sys_reset_v5_0_13.sequence_psr [sequence_psr_default]
Compiling architecture imp of entity proc_sys_reset_v5_0_13.proc_sys_reset [\proc_sys_reset(c_family="zynqup...]
Compiling architecture design_1_proc_sys_reset_0_0_arch of entity xil_defaultlib.design_1_proc_sys_reset_0_0 [design_1_proc_sys_reset_0_0_defa...]
Compiling module xil_defaultlib.design_1
Compiling module xil_defaultlib.design_1_wrapper
Compiling module xil_defaultlib.glbl
Built simulation snapshot design_1_wrapper_behav
run_program: Time (s): cpu = 00:00:05 ; elapsed = 00:00:15 . Memory (MB): peak = 7166.977 ; gain = 0.000 ; free physical = 189951 ; free virtual = 1452457
INFO: [USF-XSim-69] 'elaborate' step finished in '15' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/home/nsundriyal/Packetizer/Packetizer.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "design_1_wrapper_behav -key {Behavioral:sim_1:Functional:design_1_wrapper} -tclbatch {design_1_wrapper.tcl} -protoinst "protoinst_files/design_1.protoinst" -view {/home/nsundriyal/Packetizer/Packetizer.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.1
INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/design_1.protoinst
INFO: [Wavedata 42-564]   Found protocol instance at /design_1_wrapper/design_1_i//L1_Data_Gen_0/L1_data_out_V
INFO: [Wavedata 42-564]   Found protocol instance at /design_1_wrapper/design_1_i//L1toORAN_0/L1_axis_V
Time resolution is 1 ps
open_wave_config /home/nsundriyal/Packetizer/Packetizer.wcfg
source design_1_wrapper.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'design_1_wrapper_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:15 ; elapsed = 00:00:22 . Memory (MB): peak = 7582.898 ; gain = 444.105 ; free physical = 189907 ; free virtual = 1452414
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:11 . Memory (MB): peak = 8082.176 ; gain = 2.000 ; free physical = 189006 ; free virtual = 1451512
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/nsundriyal/Packetizer/Packetizer.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File '/opt/Xilinx/Vivado/2019.1/data/xsim/xsim.ini' copied to run dir:'/home/nsundriyal/Packetizer/Packetizer.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'design_1_wrapper' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported '/home/nsundriyal/Packetizer/Packetizer.sim/sim_1/behav/xsim/BfW_Coeff_Gen_coeff_rom.dat'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/nsundriyal/Packetizer/Packetizer.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj design_1_wrapper_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/nsundriyal/Packetizer/Packetizer.ip_user_files/bd/design_1/ip/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0_clk_wiz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_clk_wiz_0_0_clk_wiz
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/nsundriyal/Packetizer/Packetizer.ip_user_files/bd/design_1/ip/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_clk_wiz_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/nsundriyal/Packetizer/Packetizer.srcs/sources_1/bd/design_1/ipshared/8079/hdl/verilog/BfW_Coeff_Gen_coeff.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BfW_Coeff_Gen_coeff_rom
INFO: [VRFC 10-311] analyzing module BfW_Coeff_Gen_coeff
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/nsundriyal/Packetizer/Packetizer.srcs/sources_1/bd/design_1/ipshared/8079/hdl/verilog/BfW_Coeff_Gen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BfW_Coeff_Gen
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/nsundriyal/Packetizer/Packetizer.ip_user_files/bd/design_1/ip/design_1_BfW_Coeff_Gen_0_1/sim/design_1_BfW_Coeff_Gen_0_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_BfW_Coeff_Gen_0_1
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/nsundriyal/Packetizer/Packetizer.srcs/sources_1/bd/design_1/ipshared/3971/hdl/verilog/ethernet_mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ethernet_mux
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/nsundriyal/Packetizer/Packetizer.ip_user_files/bd/design_1/ip/design_1_ethernet_mux_0_0/sim/design_1_ethernet_mux_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_ethernet_mux_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/nsundriyal/Packetizer/Packetizer.ip_user_files/bd/design_1/sim/design_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/nsundriyal/Packetizer/Packetizer.srcs/sources_1/bd/design_1/ipshared/2371/hdl/verilog/L1_Data_Gen_mux_164_8_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module L1_Data_Gen_mux_164_8_1_1
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/nsundriyal/Packetizer/Packetizer.srcs/sources_1/bd/design_1/ipshared/2371/hdl/verilog/L1_Data_Gen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module L1_Data_Gen
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/nsundriyal/Packetizer/Packetizer.ip_user_files/bd/design_1/ip/design_1_L1_Data_Gen_0_0/sim/design_1_L1_Data_Gen_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_L1_Data_Gen_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/nsundriyal/Packetizer/Packetizer.srcs/sources_1/bd/design_1/ipshared/fce7/hdl/verilog/L1toORAN.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module L1toORAN
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/nsundriyal/Packetizer/Packetizer.ip_user_files/bd/design_1/ip/design_1_L1toORAN_0_0/sim/design_1_L1toORAN_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_L1toORAN_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/nsundriyal/Packetizer/Packetizer.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_wrapper
xvhdl --incr --relax -prj design_1_wrapper_vhdl.prj
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/nsundriyal/Packetizer/Packetizer.sim/sim_1/behav/xsim'
xelab -wto 5085b7ef28514cee8c9d1395887dee63 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L lib_cdc_v1_0_2 -L proc_sys_reset_v5_0_13 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot design_1_wrapper_behav xil_defaultlib.design_1_wrapper xil_defaultlib.glbl -log elaborate.log
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: /opt/Xilinx/Vivado/2019.1/bin/unwrapped/lnx64.o/xelab -wto 5085b7ef28514cee8c9d1395887dee63 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L lib_cdc_v1_0_2 -L proc_sys_reset_v5_0_13 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot design_1_wrapper_behav xil_defaultlib.design_1_wrapper xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package unisim.vcomponents
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling package ieee.std_logic_arith
Compiling package synopsys.attributes
Compiling package ieee.std_logic_misc
Compiling module xil_defaultlib.BfW_Coeff_Gen_coeff_rom
Compiling module xil_defaultlib.BfW_Coeff_Gen_coeff(DataWidth=12...
Compiling module xil_defaultlib.BfW_Coeff_Gen
Compiling module xil_defaultlib.design_1_BfW_Coeff_Gen_0_1
Compiling module xil_defaultlib.L1_Data_Gen_mux_164_8_1_1(ID=1,d...
Compiling module xil_defaultlib.L1_Data_Gen
Compiling module xil_defaultlib.design_1_L1_Data_Gen_0_0
Compiling module xil_defaultlib.L1toORAN
Compiling module xil_defaultlib.design_1_L1toORAN_0_0
Compiling module unisims_ver.IBUF
Compiling module unisims_ver.MMCME4_ADV(CLKFBOUT_MULT_F=12.0,...
Compiling module unisims_ver.BUFG
Compiling module xil_defaultlib.design_1_clk_wiz_0_0_clk_wiz
Compiling module xil_defaultlib.design_1_clk_wiz_0_0
Compiling module xil_defaultlib.ethernet_mux
Compiling module xil_defaultlib.design_1_ethernet_mux_0_0
Compiling architecture fdre_v of entity unisim.FDRE [fdre_default]
Compiling architecture fdre_v of entity unisim.FDRE [\FDRE(init='1')\]
Compiling architecture fdr_v of entity unisim.FDR [fdr_default]
Compiling architecture implementation of entity lib_cdc_v1_0_2.cdc_sync [\cdc_sync(c_vector_width=2,c_mtb...]
Compiling architecture srl16e_v of entity unisim.SRL16E [\SRL16E(init="1111111111111111")...]
Compiling architecture srl16_v of entity unisim.SRL16 [\SRL16(init="1111111111111111")(...]
Compiling architecture imp of entity proc_sys_reset_v5_0_13.lpf [\lpf(c_ext_rst_width=4,c_aux_rst...]
Compiling architecture imp of entity proc_sys_reset_v5_0_13.upcnt_n [\upcnt_n(c_size=6)\]
Compiling architecture imp of entity proc_sys_reset_v5_0_13.sequence_psr [sequence_psr_default]
Compiling architecture imp of entity proc_sys_reset_v5_0_13.proc_sys_reset [\proc_sys_reset(c_family="zynqup...]
Compiling architecture design_1_proc_sys_reset_0_0_arch of entity xil_defaultlib.design_1_proc_sys_reset_0_0 [design_1_proc_sys_reset_0_0_defa...]
Compiling module xil_defaultlib.design_1
Compiling module xil_defaultlib.design_1_wrapper
Compiling module xil_defaultlib.glbl
Built simulation snapshot design_1_wrapper_behav
run_program: Time (s): cpu = 00:00:05 ; elapsed = 00:00:15 . Memory (MB): peak = 8082.176 ; gain = 0.000 ; free physical = 189004 ; free virtual = 1451511
INFO: [USF-XSim-69] 'elaborate' step finished in '15' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/home/nsundriyal/Packetizer/Packetizer.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "design_1_wrapper_behav -key {Behavioral:sim_1:Functional:design_1_wrapper} -tclbatch {design_1_wrapper.tcl} -protoinst "protoinst_files/design_1.protoinst" -view {/home/nsundriyal/Packetizer/Packetizer.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.1
INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/design_1.protoinst
INFO: [Wavedata 42-564]   Found protocol instance at /design_1_wrapper/design_1_i//L1_Data_Gen_0/L1_data_out_V
INFO: [Wavedata 42-564]   Found protocol instance at /design_1_wrapper/design_1_i//L1toORAN_0/L1_axis_V
Time resolution is 1 ps
open_wave_config /home/nsundriyal/Packetizer/Packetizer.wcfg
source design_1_wrapper.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'design_1_wrapper_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:12 ; elapsed = 00:00:20 . Memory (MB): peak = 8506.383 ; gain = 424.207 ; free physical = 188966 ; free virtual = 1451472
add_force {/design_1_wrapper/design_1_i/clk_100MHz} -radix hex {1 0ns} {0 5000ps} -repeat_every 10000ps
add_force {/design_1_wrapper/design_1_i/reset} -radix hex {0 0ns}
run 10 us
add_force {/design_1_wrapper/design_1_i/reset} -radix hex {1 0ns}
run 10 us
restart
INFO: [Simtcl 6-17] Simulation restarted
run 10 us
add_force {/design_1_wrapper/design_1_i/reset} -radix hex {1 0ns}
restart
INFO: [Simtcl 6-17] Simulation restarted
restart
INFO: [Simtcl 6-17] Simulation restarted
add_force {/design_1_wrapper/design_1_i/clk_100MHz} -radix hex {1 0ns} {0 5000ps} -repeat_every 10000ps
add_force {/design_1_wrapper/design_1_i/reset} -radix hex {1 0ns}
run 10 us
run 10 us
add_force {/design_1_wrapper/design_1_i/reset} -radix hex {0 0ns}
run 10 us
run 10 us
add_force {/design_1_wrapper/design_1_i/reset} -radix hex {1 0ns}
run 10 us
WARNING: [IP_Flow 19-4318] IP-XACT file does not exist: /home/nsundriyal/L1toORAN/solution1/impl/ip/component.xml. It will be created.
update_ip_catalog -rebuild -scan_changes
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/nsundriyal/ecpri_MUX'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/nsundriyal/eCPRI/o-ran-linux-master'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/nsundriyal/Ethernet_MUX'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/nsundriyal/L1toORAN'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/nsundriyal/L1_Data_Gen'.
report_ip_status -name ip_status
update_ip_catalog -rebuild
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/nsundriyal/ecpri_MUX'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/nsundriyal/eCPRI/o-ran-linux-master'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/nsundriyal/Ethernet_MUX'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/nsundriyal/L1toORAN'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/nsundriyal/L1_Data_Gen'.
report_ip_status -name ip_status 
upgrade_ip -vlnv xilinx.com:hls:L1toORAN:1.0 [get_ips  design_1_L1toORAN_0_0] -log ip_upgrade.log
Upgrading '/home/nsundriyal/Packetizer/Packetizer.srcs/sources_1/bd/design_1/design_1.bd'
INFO: [IP_Flow 19-3422] Upgraded design_1_L1toORAN_0_0 (L1tooran 1.0) from revision 2006090615 to revision 2006090636
Wrote  : </home/nsundriyal/Packetizer/Packetizer.srcs/sources_1/bd/design_1/design_1.bd> 
Wrote  : </home/nsundriyal/Packetizer/Packetizer.srcs/sources_1/bd/design_1/ui/bd_1f5defd0.ui> 
INFO: [Coretcl 2-1525] Wrote upgrade log to '/home/nsundriyal/Packetizer/ip_upgrade.log'.
export_ip_user_files -of_objects [get_ips design_1_L1toORAN_0_0] -no_script -sync -force -quiet
save_wave_config {/home/nsundriyal/Packetizer/Packetizer.wcfg}
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:03 ; elapsed = 00:00:11 . Memory (MB): peak = 8506.383 ; gain = 0.000 ; free physical = 190786 ; free virtual = 1453291
generate_target Simulation [get_files /home/nsundriyal/Packetizer/Packetizer.srcs/sources_1/bd/design_1/design_1.bd]
CRITICAL WARNING: [BD 41-759] The input pins (listed below) are either not connected or do not have a source port, and they don't have a tie-off specified. These pins are tied-off to all 0's to avoid error in Implementation flow.
Please check your design and connect them as needed: 
/ethernet_mux_0/ctrl_user_data_in_TVALID
/ethernet_mux_0/sync_data_in_TVALID
/ethernet_mux_0/mgmt_data_in_TVALID

Wrote  : </home/nsundriyal/Packetizer/Packetizer.srcs/sources_1/bd/design_1/design_1.bd> 
VHDL Output written to : /home/nsundriyal/Packetizer/Packetizer.srcs/sources_1/bd/design_1/synth/design_1.v
VHDL Output written to : /home/nsundriyal/Packetizer/Packetizer.srcs/sources_1/bd/design_1/sim/design_1.v
VHDL Output written to : /home/nsundriyal/Packetizer/Packetizer.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block clk_wiz_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block proc_sys_reset_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block BfW_Coeff_Gen_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block ethernet_mux_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block L1_Data_Gen_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block L1toORAN_0 .
Exporting to file /home/nsundriyal/Packetizer/Packetizer.srcs/sources_1/bd/design_1/hw_handoff/design_1.hwh
Generated Block Design Tcl file /home/nsundriyal/Packetizer/Packetizer.srcs/sources_1/bd/design_1/hw_handoff/design_1_bd.tcl
Generated Hardware Definition File /home/nsundriyal/Packetizer/Packetizer.srcs/sources_1/bd/design_1/synth/design_1.hwdef
export_ip_user_files -of_objects [get_files /home/nsundriyal/Packetizer/Packetizer.srcs/sources_1/bd/design_1/design_1.bd] -no_script -sync -force -quiet
export_simulation -of_objects [get_files /home/nsundriyal/Packetizer/Packetizer.srcs/sources_1/bd/design_1/design_1.bd] -directory /home/nsundriyal/Packetizer/Packetizer.ip_user_files/sim_scripts -ip_user_files_dir /home/nsundriyal/Packetizer/Packetizer.ip_user_files -ipstatic_source_dir /home/nsundriyal/Packetizer/Packetizer.ip_user_files/ipstatic -lib_map_path [list {modelsim=/home/nsundriyal/Packetizer/Packetizer.cache/compile_simlib/modelsim} {questa=/home/nsundriyal/Packetizer/Packetizer.cache/compile_simlib/questa} {ies=/home/nsundriyal/Packetizer/Packetizer.cache/compile_simlib/ies} {xcelium=/home/nsundriyal/Packetizer/Packetizer.cache/compile_simlib/xcelium} {vcs=/home/nsundriyal/Packetizer/Packetizer.cache/compile_simlib/vcs} {riviera=/home/nsundriyal/Packetizer/Packetizer.cache/compile_simlib/riviera}] -use_ip_compiled_libs -force -quiet
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/nsundriyal/Packetizer/Packetizer.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File '/opt/Xilinx/Vivado/2019.1/data/xsim/xsim.ini' copied to run dir:'/home/nsundriyal/Packetizer/Packetizer.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'design_1_wrapper' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported '/home/nsundriyal/Packetizer/Packetizer.sim/sim_1/behav/xsim/BfW_Coeff_Gen_coeff_rom.dat'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/nsundriyal/Packetizer/Packetizer.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj design_1_wrapper_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/nsundriyal/Packetizer/Packetizer.ip_user_files/bd/design_1/ip/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0_clk_wiz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_clk_wiz_0_0_clk_wiz
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/nsundriyal/Packetizer/Packetizer.ip_user_files/bd/design_1/ip/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_clk_wiz_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/nsundriyal/Packetizer/Packetizer.srcs/sources_1/bd/design_1/ipshared/8079/hdl/verilog/BfW_Coeff_Gen_coeff.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BfW_Coeff_Gen_coeff_rom
INFO: [VRFC 10-311] analyzing module BfW_Coeff_Gen_coeff
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/nsundriyal/Packetizer/Packetizer.srcs/sources_1/bd/design_1/ipshared/8079/hdl/verilog/BfW_Coeff_Gen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BfW_Coeff_Gen
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/nsundriyal/Packetizer/Packetizer.ip_user_files/bd/design_1/ip/design_1_BfW_Coeff_Gen_0_1/sim/design_1_BfW_Coeff_Gen_0_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_BfW_Coeff_Gen_0_1
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/nsundriyal/Packetizer/Packetizer.srcs/sources_1/bd/design_1/ipshared/3971/hdl/verilog/ethernet_mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ethernet_mux
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/nsundriyal/Packetizer/Packetizer.ip_user_files/bd/design_1/ip/design_1_ethernet_mux_0_0/sim/design_1_ethernet_mux_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_ethernet_mux_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/nsundriyal/Packetizer/Packetizer.srcs/sources_1/bd/design_1/ipshared/2371/hdl/verilog/L1_Data_Gen_mux_164_8_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module L1_Data_Gen_mux_164_8_1_1
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/nsundriyal/Packetizer/Packetizer.srcs/sources_1/bd/design_1/ipshared/2371/hdl/verilog/L1_Data_Gen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module L1_Data_Gen
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/nsundriyal/Packetizer/Packetizer.ip_user_files/bd/design_1/ip/design_1_L1_Data_Gen_0_0/sim/design_1_L1_Data_Gen_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_L1_Data_Gen_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/nsundriyal/Packetizer/Packetizer.srcs/sources_1/bd/design_1/ipshared/21cd/hdl/verilog/L1toORAN.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module L1toORAN
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/nsundriyal/Packetizer/Packetizer.ip_user_files/bd/design_1/ip/design_1_L1toORAN_0_0/sim/design_1_L1toORAN_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_L1toORAN_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/nsundriyal/Packetizer/Packetizer.ip_user_files/bd/design_1/sim/design_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/nsundriyal/Packetizer/Packetizer.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_wrapper
xvhdl --incr --relax -prj design_1_wrapper_vhdl.prj
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/nsundriyal/Packetizer/Packetizer.sim/sim_1/behav/xsim'
xelab -wto 5085b7ef28514cee8c9d1395887dee63 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L lib_cdc_v1_0_2 -L proc_sys_reset_v5_0_13 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot design_1_wrapper_behav xil_defaultlib.design_1_wrapper xil_defaultlib.glbl -log elaborate.log
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: /opt/Xilinx/Vivado/2019.1/bin/unwrapped/lnx64.o/xelab -wto 5085b7ef28514cee8c9d1395887dee63 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L lib_cdc_v1_0_2 -L proc_sys_reset_v5_0_13 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot design_1_wrapper_behav xil_defaultlib.design_1_wrapper xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package unisim.vcomponents
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling package ieee.std_logic_arith
Compiling package synopsys.attributes
Compiling package ieee.std_logic_misc
Compiling module xil_defaultlib.BfW_Coeff_Gen_coeff_rom
Compiling module xil_defaultlib.BfW_Coeff_Gen_coeff(DataWidth=12...
Compiling module xil_defaultlib.BfW_Coeff_Gen
Compiling module xil_defaultlib.design_1_BfW_Coeff_Gen_0_1
Compiling module xil_defaultlib.L1_Data_Gen_mux_164_8_1_1(ID=1,d...
Compiling module xil_defaultlib.L1_Data_Gen
Compiling module xil_defaultlib.design_1_L1_Data_Gen_0_0
Compiling module xil_defaultlib.L1toORAN
Compiling module xil_defaultlib.design_1_L1toORAN_0_0
Compiling module unisims_ver.IBUF
Compiling module unisims_ver.MMCME4_ADV(CLKFBOUT_MULT_F=12.0,...
Compiling module unisims_ver.BUFG
Compiling module xil_defaultlib.design_1_clk_wiz_0_0_clk_wiz
Compiling module xil_defaultlib.design_1_clk_wiz_0_0
Compiling module xil_defaultlib.ethernet_mux
Compiling module xil_defaultlib.design_1_ethernet_mux_0_0
Compiling architecture fdre_v of entity unisim.FDRE [fdre_default]
Compiling architecture fdre_v of entity unisim.FDRE [\FDRE(init='1')\]
Compiling architecture fdr_v of entity unisim.FDR [fdr_default]
Compiling architecture implementation of entity lib_cdc_v1_0_2.cdc_sync [\cdc_sync(c_vector_width=2,c_mtb...]
Compiling architecture srl16e_v of entity unisim.SRL16E [\SRL16E(init="1111111111111111")...]
Compiling architecture srl16_v of entity unisim.SRL16 [\SRL16(init="1111111111111111")(...]
Compiling architecture imp of entity proc_sys_reset_v5_0_13.lpf [\lpf(c_ext_rst_width=4,c_aux_rst...]
Compiling architecture imp of entity proc_sys_reset_v5_0_13.upcnt_n [\upcnt_n(c_size=6)\]
Compiling architecture imp of entity proc_sys_reset_v5_0_13.sequence_psr [sequence_psr_default]
Compiling architecture imp of entity proc_sys_reset_v5_0_13.proc_sys_reset [\proc_sys_reset(c_family="zynqup...]
Compiling architecture design_1_proc_sys_reset_0_0_arch of entity xil_defaultlib.design_1_proc_sys_reset_0_0 [design_1_proc_sys_reset_0_0_defa...]
Compiling module xil_defaultlib.design_1
Compiling module xil_defaultlib.design_1_wrapper
Compiling module xil_defaultlib.glbl
Built simulation snapshot design_1_wrapper_behav
run_program: Time (s): cpu = 00:00:05 ; elapsed = 00:00:15 . Memory (MB): peak = 8506.383 ; gain = 0.000 ; free physical = 190737 ; free virtual = 1453243
INFO: [USF-XSim-69] 'elaborate' step finished in '15' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/home/nsundriyal/Packetizer/Packetizer.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "design_1_wrapper_behav -key {Behavioral:sim_1:Functional:design_1_wrapper} -tclbatch {design_1_wrapper.tcl} -protoinst "protoinst_files/design_1.protoinst" -view {/home/nsundriyal/Packetizer/Packetizer.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.1
INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/design_1.protoinst
INFO: [Wavedata 42-564]   Found protocol instance at /design_1_wrapper/design_1_i//L1_Data_Gen_0/L1_data_out_V
INFO: [Wavedata 42-564]   Found protocol instance at /design_1_wrapper/design_1_i//L1toORAN_0/L1_axis_V
Time resolution is 1 ps
open_wave_config /home/nsundriyal/Packetizer/Packetizer.wcfg
source design_1_wrapper.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'design_1_wrapper_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:12 ; elapsed = 00:00:22 . Memory (MB): peak = 8548.078 ; gain = 41.695 ; free physical = 190723 ; free virtual = 1453229
add_force {/design_1_wrapper/design_1_i/clk_100MHz} -radix hex {1 0ns} {0 5000ps} -repeat_every 10000ps
add_force {/design_1_wrapper/design_1_i/reset} -radix hex {1 0ns}
run 10 us
add_force {/design_1_wrapper/design_1_i/reset} -radix hex {0 0ns}
run 10 us
add_force {/design_1_wrapper/design_1_i/reset} -radix hex {1 0ns}
run 10 us
run 10 us
update_ip_catalog -rebuild
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/nsundriyal/ecpri_MUX'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/nsundriyal/eCPRI/o-ran-linux-master'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/nsundriyal/Ethernet_MUX'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/nsundriyal/L1toORAN'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/nsundriyal/L1_Data_Gen'.
open_bd_design {/home/nsundriyal/Packetizer/Packetizer.srcs/sources_1/bd/design_1/design_1.bd}
report_ip_status -name ip_status 
update_ip_catalog -rebuild
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/nsundriyal/ecpri_MUX'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/nsundriyal/eCPRI/o-ran-linux-master'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/nsundriyal/Ethernet_MUX'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/nsundriyal/L1toORAN'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/nsundriyal/L1_Data_Gen'.
report_ip_status -name ip_status 
upgrade_ip -vlnv xilinx.com:hls:L1toORAN:1.0 [get_ips  design_1_L1toORAN_0_0] -log ip_upgrade.log
Upgrading '/home/nsundriyal/Packetizer/Packetizer.srcs/sources_1/bd/design_1/design_1.bd'
INFO: [IP_Flow 19-3422] Upgraded design_1_L1toORAN_0_0 (L1tooran 1.0) from revision 2006090636 to revision 2006090644
Wrote  : </home/nsundriyal/Packetizer/Packetizer.srcs/sources_1/bd/design_1/design_1.bd> 
INFO: [Coretcl 2-1525] Wrote upgrade log to '/home/nsundriyal/Packetizer/ip_upgrade.log'.
export_ip_user_files -of_objects [get_ips design_1_L1toORAN_0_0] -no_script -sync -force -quiet
save_wave_config {/home/nsundriyal/Packetizer/Packetizer.wcfg}
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:11 . Memory (MB): peak = 8548.078 ; gain = 0.000 ; free physical = 190749 ; free virtual = 1453261
generate_target Simulation [get_files /home/nsundriyal/Packetizer/Packetizer.srcs/sources_1/bd/design_1/design_1.bd]
CRITICAL WARNING: [BD 41-759] The input pins (listed below) are either not connected or do not have a source port, and they don't have a tie-off specified. These pins are tied-off to all 0's to avoid error in Implementation flow.
Please check your design and connect them as needed: 
/ethernet_mux_0/ctrl_user_data_in_TVALID
/ethernet_mux_0/sync_data_in_TVALID
/ethernet_mux_0/mgmt_data_in_TVALID

Wrote  : </home/nsundriyal/Packetizer/Packetizer.srcs/sources_1/bd/design_1/design_1.bd> 
VHDL Output written to : /home/nsundriyal/Packetizer/Packetizer.srcs/sources_1/bd/design_1/synth/design_1.v
VHDL Output written to : /home/nsundriyal/Packetizer/Packetizer.srcs/sources_1/bd/design_1/sim/design_1.v
VHDL Output written to : /home/nsundriyal/Packetizer/Packetizer.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block clk_wiz_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block proc_sys_reset_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block BfW_Coeff_Gen_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block ethernet_mux_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block L1_Data_Gen_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block L1toORAN_0 .
Exporting to file /home/nsundriyal/Packetizer/Packetizer.srcs/sources_1/bd/design_1/hw_handoff/design_1.hwh
Generated Block Design Tcl file /home/nsundriyal/Packetizer/Packetizer.srcs/sources_1/bd/design_1/hw_handoff/design_1_bd.tcl
Generated Hardware Definition File /home/nsundriyal/Packetizer/Packetizer.srcs/sources_1/bd/design_1/synth/design_1.hwdef
export_ip_user_files -of_objects [get_files /home/nsundriyal/Packetizer/Packetizer.srcs/sources_1/bd/design_1/design_1.bd] -no_script -sync -force -quiet
export_simulation -of_objects [get_files /home/nsundriyal/Packetizer/Packetizer.srcs/sources_1/bd/design_1/design_1.bd] -directory /home/nsundriyal/Packetizer/Packetizer.ip_user_files/sim_scripts -ip_user_files_dir /home/nsundriyal/Packetizer/Packetizer.ip_user_files -ipstatic_source_dir /home/nsundriyal/Packetizer/Packetizer.ip_user_files/ipstatic -lib_map_path [list {modelsim=/home/nsundriyal/Packetizer/Packetizer.cache/compile_simlib/modelsim} {questa=/home/nsundriyal/Packetizer/Packetizer.cache/compile_simlib/questa} {ies=/home/nsundriyal/Packetizer/Packetizer.cache/compile_simlib/ies} {xcelium=/home/nsundriyal/Packetizer/Packetizer.cache/compile_simlib/xcelium} {vcs=/home/nsundriyal/Packetizer/Packetizer.cache/compile_simlib/vcs} {riviera=/home/nsundriyal/Packetizer/Packetizer.cache/compile_simlib/riviera}] -use_ip_compiled_libs -force -quiet
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/nsundriyal/Packetizer/Packetizer.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File '/opt/Xilinx/Vivado/2019.1/data/xsim/xsim.ini' copied to run dir:'/home/nsundriyal/Packetizer/Packetizer.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'design_1_wrapper' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported '/home/nsundriyal/Packetizer/Packetizer.sim/sim_1/behav/xsim/BfW_Coeff_Gen_coeff_rom.dat'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/nsundriyal/Packetizer/Packetizer.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj design_1_wrapper_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/nsundriyal/Packetizer/Packetizer.ip_user_files/bd/design_1/ip/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0_clk_wiz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_clk_wiz_0_0_clk_wiz
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/nsundriyal/Packetizer/Packetizer.ip_user_files/bd/design_1/ip/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_clk_wiz_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/nsundriyal/Packetizer/Packetizer.srcs/sources_1/bd/design_1/ipshared/8079/hdl/verilog/BfW_Coeff_Gen_coeff.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BfW_Coeff_Gen_coeff_rom
INFO: [VRFC 10-311] analyzing module BfW_Coeff_Gen_coeff
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/nsundriyal/Packetizer/Packetizer.srcs/sources_1/bd/design_1/ipshared/8079/hdl/verilog/BfW_Coeff_Gen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BfW_Coeff_Gen
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/nsundriyal/Packetizer/Packetizer.ip_user_files/bd/design_1/ip/design_1_BfW_Coeff_Gen_0_1/sim/design_1_BfW_Coeff_Gen_0_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_BfW_Coeff_Gen_0_1
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/nsundriyal/Packetizer/Packetizer.srcs/sources_1/bd/design_1/ipshared/3971/hdl/verilog/ethernet_mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ethernet_mux
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/nsundriyal/Packetizer/Packetizer.ip_user_files/bd/design_1/ip/design_1_ethernet_mux_0_0/sim/design_1_ethernet_mux_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_ethernet_mux_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/nsundriyal/Packetizer/Packetizer.srcs/sources_1/bd/design_1/ipshared/2371/hdl/verilog/L1_Data_Gen_mux_164_8_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module L1_Data_Gen_mux_164_8_1_1
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/nsundriyal/Packetizer/Packetizer.srcs/sources_1/bd/design_1/ipshared/2371/hdl/verilog/L1_Data_Gen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module L1_Data_Gen
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/nsundriyal/Packetizer/Packetizer.ip_user_files/bd/design_1/ip/design_1_L1_Data_Gen_0_0/sim/design_1_L1_Data_Gen_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_L1_Data_Gen_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/nsundriyal/Packetizer/Packetizer.srcs/sources_1/bd/design_1/ipshared/6a9e/hdl/verilog/L1toORAN.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module L1toORAN
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/nsundriyal/Packetizer/Packetizer.ip_user_files/bd/design_1/ip/design_1_L1toORAN_0_0/sim/design_1_L1toORAN_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_L1toORAN_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/nsundriyal/Packetizer/Packetizer.ip_user_files/bd/design_1/sim/design_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/nsundriyal/Packetizer/Packetizer.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_wrapper
xvhdl --incr --relax -prj design_1_wrapper_vhdl.prj
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/nsundriyal/Packetizer/Packetizer.sim/sim_1/behav/xsim'
xelab -wto 5085b7ef28514cee8c9d1395887dee63 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L lib_cdc_v1_0_2 -L proc_sys_reset_v5_0_13 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot design_1_wrapper_behav xil_defaultlib.design_1_wrapper xil_defaultlib.glbl -log elaborate.log
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: /opt/Xilinx/Vivado/2019.1/bin/unwrapped/lnx64.o/xelab -wto 5085b7ef28514cee8c9d1395887dee63 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L lib_cdc_v1_0_2 -L proc_sys_reset_v5_0_13 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot design_1_wrapper_behav xil_defaultlib.design_1_wrapper xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package unisim.vcomponents
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling package ieee.std_logic_arith
Compiling package synopsys.attributes
Compiling package ieee.std_logic_misc
Compiling module xil_defaultlib.BfW_Coeff_Gen_coeff_rom
Compiling module xil_defaultlib.BfW_Coeff_Gen_coeff(DataWidth=12...
Compiling module xil_defaultlib.BfW_Coeff_Gen
Compiling module xil_defaultlib.design_1_BfW_Coeff_Gen_0_1
Compiling module xil_defaultlib.L1_Data_Gen_mux_164_8_1_1(ID=1,d...
Compiling module xil_defaultlib.L1_Data_Gen
Compiling module xil_defaultlib.design_1_L1_Data_Gen_0_0
Compiling module xil_defaultlib.L1toORAN
Compiling module xil_defaultlib.design_1_L1toORAN_0_0
Compiling module unisims_ver.IBUF
Compiling module unisims_ver.MMCME4_ADV(CLKFBOUT_MULT_F=12.0,...
Compiling module unisims_ver.BUFG
Compiling module xil_defaultlib.design_1_clk_wiz_0_0_clk_wiz
Compiling module xil_defaultlib.design_1_clk_wiz_0_0
Compiling module xil_defaultlib.ethernet_mux
Compiling module xil_defaultlib.design_1_ethernet_mux_0_0
Compiling architecture fdre_v of entity unisim.FDRE [fdre_default]
Compiling architecture fdre_v of entity unisim.FDRE [\FDRE(init='1')\]
Compiling architecture fdr_v of entity unisim.FDR [fdr_default]
Compiling architecture implementation of entity lib_cdc_v1_0_2.cdc_sync [\cdc_sync(c_vector_width=2,c_mtb...]
Compiling architecture srl16e_v of entity unisim.SRL16E [\SRL16E(init="1111111111111111")...]
Compiling architecture srl16_v of entity unisim.SRL16 [\SRL16(init="1111111111111111")(...]
Compiling architecture imp of entity proc_sys_reset_v5_0_13.lpf [\lpf(c_ext_rst_width=4,c_aux_rst...]
Compiling architecture imp of entity proc_sys_reset_v5_0_13.upcnt_n [\upcnt_n(c_size=6)\]
Compiling architecture imp of entity proc_sys_reset_v5_0_13.sequence_psr [sequence_psr_default]
Compiling architecture imp of entity proc_sys_reset_v5_0_13.proc_sys_reset [\proc_sys_reset(c_family="zynqup...]
Compiling architecture design_1_proc_sys_reset_0_0_arch of entity xil_defaultlib.design_1_proc_sys_reset_0_0 [design_1_proc_sys_reset_0_0_defa...]
Compiling module xil_defaultlib.design_1
Compiling module xil_defaultlib.design_1_wrapper
Compiling module xil_defaultlib.glbl
Built simulation snapshot design_1_wrapper_behav
run_program: Time (s): cpu = 00:00:05 ; elapsed = 00:00:15 . Memory (MB): peak = 8548.078 ; gain = 0.000 ; free physical = 190711 ; free virtual = 1453225
INFO: [USF-XSim-69] 'elaborate' step finished in '14' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/home/nsundriyal/Packetizer/Packetizer.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "design_1_wrapper_behav -key {Behavioral:sim_1:Functional:design_1_wrapper} -tclbatch {design_1_wrapper.tcl} -protoinst "protoinst_files/design_1.protoinst" -view {/home/nsundriyal/Packetizer/Packetizer.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.1
INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/design_1.protoinst
INFO: [Wavedata 42-564]   Found protocol instance at /design_1_wrapper/design_1_i//L1_Data_Gen_0/L1_data_out_V
INFO: [Wavedata 42-564]   Found protocol instance at /design_1_wrapper/design_1_i//L1toORAN_0/L1_axis_V
Time resolution is 1 ps
open_wave_config /home/nsundriyal/Packetizer/Packetizer.wcfg
WARNING: Simulation object /design_1_wrapper/design_1_i/L1toORAN_0/inst/L1_axis_V_0_state was not found in the design.
source design_1_wrapper.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'design_1_wrapper_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:13 ; elapsed = 00:00:22 . Memory (MB): peak = 8614.766 ; gain = 66.688 ; free physical = 190700 ; free virtual = 1453213
add_force {/design_1_wrapper/design_1_i/reset} -radix hex {1 0ns}
add_force {/design_1_wrapper/design_1_i/clk_100MHz} -radix hex {1 0ns} {0 5000ps} -repeat_every 10000ps
run 10 us
add_force {/design_1_wrapper/design_1_i/reset} -radix hex {0 0ns}
run 10 us
add_force {/design_1_wrapper/design_1_i/reset} -radix hex {1 0ns}
run 10 us
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:03 ; elapsed = 00:00:12 . Memory (MB): peak = 8614.766 ; gain = 0.000 ; free physical = 190758 ; free virtual = 1453264
exit
INFO: [Common 17-206] Exiting Vivado at Tue Jun  9 06:49:07 2020...
