<?xml version="1.0" encoding="utf-8" standalone="yes"?><rss version="2.0" xmlns:atom="http://www.w3.org/2005/Atom"><channel><title>Verilog on Luo's Blog</title><link>https://seashore.top/Blog_Hugo/tags/verilog/</link><description>Recent content in Verilog on Luo's Blog</description><generator>Hugo -- gohugo.io</generator><language>en-us</language><managingEditor>beloved25177@126.com (落)</managingEditor><webMaster>beloved25177@126.com (落)</webMaster><lastBuildDate>Tue, 16 Apr 2024 10:24:26 +0000</lastBuildDate><atom:link href="https://seashore.top/Blog_Hugo/tags/verilog/index.xml" rel="self" type="application/rss+xml"/><item><title>verilog基础语法</title><link>https://seashore.top/Blog_Hugo/post/2024/04/16/verilog%E5%9F%BA%E7%A1%80%E8%AF%AD%E6%B3%95/</link><pubDate>Tue, 16 Apr 2024 10:24:26 +0000</pubDate><author>beloved25177@126.com (落)</author><guid>https://seashore.top/Blog_Hugo/post/2024/04/16/verilog%E5%9F%BA%E7%A1%80%E8%AF%AD%E6%B3%95/</guid><description>verilog 一种硬件语言的基础语法</description></item></channel></rss>