// Seed: 2364870370
module module_0 (
    id_1,
    id_2,
    id_3
);
  output wire id_3;
  inout wire id_2;
  output wire id_1;
  wire [1 : 1] id_4;
endmodule
module module_1 #(
    parameter id_17 = 32'd93,
    parameter id_20 = 32'd86
) (
    output tri0  id_0,
    output tri1  id_1,
    output tri0  id_2,
    input  uwire id_3,
    input  tri0  id_4,
    output wire  id_5,
    input  uwire id_6,
    input  tri0  id_7,
    output tri   id_8,
    output wire  id_9,
    input  tri   id_10,
    output tri0  id_11,
    output wand  id_12,
    output tri0  id_13,
    input  uwire id_14,
    input  tri1  id_15,
    input  wire  id_16,
    input  uwire _id_17,
    input  uwire id_18,
    output wor   id_19,
    output tri0  _id_20,
    output wor   id_21,
    input  uwire id_22,
    input  tri1  id_23
);
  final $unsigned(55);
  ;
  struct packed {
    logic [id_20 : id_17] id_25;
    id_26 id_27;
  } id_28;
  ;
  module_0 modCall_1 (
      id_25,
      id_25,
      id_28
  );
endmodule
