

================================================================
== Vitis HLS Report for 'scale'
================================================================
* Date:           Wed Jul 23 15:31:11 2025

* Version:        2024.2 (Build 5238294 on Nov  8 2024)
* Project:        scale
* Solution:       hls (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  6.912 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        +------------------------------------------+--------------------------------+---------+---------+----------+----------+-----+-----+------------------------------------------------+
        |                                          |                                |  Latency (cycles) |  Latency (absolute) |  Interval |                    Pipeline                    |
        |                 Instance                 |             Module             |   min   |   max   |    min   |    max   | min | max |                      Type                      |
        +------------------------------------------+--------------------------------+---------+---------+----------+----------+-----+-----+------------------------------------------------+
        |grp_scale_Pipeline_VITIS_LOOP_23_1_fu_96  |scale_Pipeline_VITIS_LOOP_23_1  |        ?|        ?|         ?|         ?|    0|    0|  loop auto-rewind stp (delay=0 clock cycles(s))|
        +------------------------------------------+--------------------------------+---------+---------+----------+----------+-----+-----+------------------------------------------------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|      2|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        0|    3|     850|    673|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       0|    146|    -|
|Register         |        -|    -|     189|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    3|    1039|    821|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|    1|      ~0|      1|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    +------------------------------------------+--------------------------------+---------+----+-----+-----+-----+
    |                 Instance                 |             Module             | BRAM_18K| DSP|  FF | LUT | URAM|
    +------------------------------------------+--------------------------------+---------+----+-----+-----+-----+
    |CTRL_s_axi_U                              |CTRL_s_axi                      |        0|   0|  182|  296|    0|
    |mul_32s_32s_32_2_1_U18                    |mul_32s_32s_32_2_1              |        0|   3|  165|   50|    0|
    |grp_scale_Pipeline_VITIS_LOOP_23_1_fu_96  |scale_Pipeline_VITIS_LOOP_23_1  |        0|   0|  503|  327|    0|
    +------------------------------------------+--------------------------------+---------+----+-----+-----+-----+
    |Total                                     |                                |        0|   3|  850|  673|    0|
    +------------------------------------------+--------------------------------+---------+----+-----+-----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +--------------------------------------------------------+----------+----+---+----+------------+------------+
    |                      Variable Name                     | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +--------------------------------------------------------+----------+----+---+----+------------+------------+
    |grp_scale_Pipeline_VITIS_LOOP_23_1_fu_96_ch_out_TREADY  |       and|   0|  0|   2|           1|           1|
    +--------------------------------------------------------+----------+----+---+----+------------+------------+
    |Total                                                   |          |   0|  0|   2|           1|           1|
    +--------------------------------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +---------------------------+----+-----------+-----+-----------+
    |            Name           | LUT| Input Size| Bits| Total Bits|
    +---------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                  |  37|          7|    1|          7|
    |ch_in_TREADY_int_regslice  |   9|          2|    1|          2|
    |ch_out_TDATA_int_regslice  |   9|          2|   32|         64|
    |ch_out_TDEST_int_regslice  |   9|          2|    6|         12|
    |ch_out_TID_int_regslice    |   9|          2|    5|         10|
    |ch_out_TKEEP_int_regslice  |   9|          2|    4|          8|
    |ch_out_TLAST_int_regslice  |   9|          2|    1|          2|
    |ch_out_TSTRB_int_regslice  |   9|          2|    4|          8|
    |ch_out_TUSER_int_regslice  |   9|          2|    2|          4|
    |grp_fu_130_ce              |   9|          2|    1|          2|
    |grp_fu_130_p0              |  14|          3|   32|         96|
    |grp_fu_130_p1              |  14|          3|   32|         96|
    +---------------------------+----+-----------+-----+-----------+
    |Total                      | 146|         31|  121|        311|
    +---------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------------------------------------+----+----+-----+-----------+
    |                          Name                         | FF | LUT| Bits| Const Bits|
    +-------------------------------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                                              |   6|   0|    6|          0|
    |ch_out_TDATA_reg                                       |  32|   0|   32|          0|
    |ch_out_TDEST_reg                                       |   6|   0|    6|          0|
    |ch_out_TID_reg                                         |   5|   0|    5|          0|
    |ch_out_TKEEP_reg                                       |   4|   0|    4|          0|
    |ch_out_TLAST_reg                                       |   1|   0|    1|          0|
    |ch_out_TSTRB_reg                                       |   4|   0|    4|          0|
    |ch_out_TUSER_reg                                       |   2|   0|    2|          0|
    |grp_scale_Pipeline_VITIS_LOOP_23_1_fu_96_ap_start_reg  |   1|   0|    1|          0|
    |height_read_reg_134                                    |  32|   0|   32|          0|
    |scale_factor_read_reg_144                              |  32|   0|   32|          0|
    |total_data_reg_149                                     |  32|   0|   32|          0|
    |width_read_reg_139                                     |  32|   0|   32|          0|
    +-------------------------------------------------------+----+----+-----+-----------+
    |Total                                                  | 189|   0|  189|          0|
    +-------------------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+--------------------+-----+-----+------------+-----------------+--------------+
|      RTL Ports     | Dir | Bits|  Protocol  |  Source Object  |    C Type    |
+--------------------+-----+-----+------------+-----------------+--------------+
|s_axi_CTRL_AWVALID  |   in|    1|       s_axi|             CTRL|        scalar|
|s_axi_CTRL_AWREADY  |  out|    1|       s_axi|             CTRL|        scalar|
|s_axi_CTRL_AWADDR   |   in|    6|       s_axi|             CTRL|        scalar|
|s_axi_CTRL_WVALID   |   in|    1|       s_axi|             CTRL|        scalar|
|s_axi_CTRL_WREADY   |  out|    1|       s_axi|             CTRL|        scalar|
|s_axi_CTRL_WDATA    |   in|   32|       s_axi|             CTRL|        scalar|
|s_axi_CTRL_WSTRB    |   in|    4|       s_axi|             CTRL|        scalar|
|s_axi_CTRL_ARVALID  |   in|    1|       s_axi|             CTRL|        scalar|
|s_axi_CTRL_ARREADY  |  out|    1|       s_axi|             CTRL|        scalar|
|s_axi_CTRL_ARADDR   |   in|    6|       s_axi|             CTRL|        scalar|
|s_axi_CTRL_RVALID   |  out|    1|       s_axi|             CTRL|        scalar|
|s_axi_CTRL_RREADY   |   in|    1|       s_axi|             CTRL|        scalar|
|s_axi_CTRL_RDATA    |  out|   32|       s_axi|             CTRL|        scalar|
|s_axi_CTRL_RRESP    |  out|    2|       s_axi|             CTRL|        scalar|
|s_axi_CTRL_BVALID   |  out|    1|       s_axi|             CTRL|        scalar|
|s_axi_CTRL_BREADY   |   in|    1|       s_axi|             CTRL|        scalar|
|s_axi_CTRL_BRESP    |  out|    2|       s_axi|             CTRL|        scalar|
|ap_clk              |   in|    1|  ap_ctrl_hs|            scale|  return value|
|ap_rst_n            |   in|    1|  ap_ctrl_hs|            scale|  return value|
|interrupt           |  out|    1|  ap_ctrl_hs|            scale|  return value|
|ch_in_TDATA         |   in|   32|        axis|   ch_in_V_data_V|       pointer|
|ch_in_TVALID        |   in|    1|        axis|   ch_in_V_dest_V|       pointer|
|ch_in_TREADY        |  out|    1|        axis|   ch_in_V_dest_V|       pointer|
|ch_in_TDEST         |   in|    6|        axis|   ch_in_V_dest_V|       pointer|
|ch_in_TKEEP         |   in|    4|        axis|   ch_in_V_keep_V|       pointer|
|ch_in_TSTRB         |   in|    4|        axis|   ch_in_V_strb_V|       pointer|
|ch_in_TUSER         |   in|    2|        axis|   ch_in_V_user_V|       pointer|
|ch_in_TLAST         |   in|    1|        axis|   ch_in_V_last_V|       pointer|
|ch_in_TID           |   in|    5|        axis|     ch_in_V_id_V|       pointer|
|ch_out_TDATA        |  out|   32|        axis|  ch_out_V_data_V|       pointer|
|ch_out_TVALID       |  out|    1|        axis|  ch_out_V_dest_V|       pointer|
|ch_out_TREADY       |   in|    1|        axis|  ch_out_V_dest_V|       pointer|
|ch_out_TDEST        |  out|    6|        axis|  ch_out_V_dest_V|       pointer|
|ch_out_TKEEP        |  out|    4|        axis|  ch_out_V_keep_V|       pointer|
|ch_out_TSTRB        |  out|    4|        axis|  ch_out_V_strb_V|       pointer|
|ch_out_TUSER        |  out|    2|        axis|  ch_out_V_user_V|       pointer|
|ch_out_TLAST        |  out|    1|        axis|  ch_out_V_last_V|       pointer|
|ch_out_TID          |  out|    5|        axis|    ch_out_V_id_V|       pointer|
+--------------------+-----+-----+------------+-----------------+--------------+

