$date
  Mon Oct 24 22:20:29 2022
$end
$version
  GHDL v0
$end
$timescale
  1 fs
$end
$scope module standard $end
$upscope $end
$scope module std_logic_1164 $end
$upscope $end
$scope module asig_tb $end
$var reg 1 ! a $end
$var reg 1 " out1 $end
$scope module uut $end
$var reg 1 # a $end
$var reg 1 $ out1 $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
0!
1"
0#
1$
#10000000
#20000000
1!
0"
1#
0$
#30000000
0!
1"
0#
1$
#40000000
1!
0"
1#
0$
#50000000
0!
1"
0#
1$
#60000000
1!
0"
1#
0$
#70000000
0!
1"
0#
1$
#80000000
1!
0"
1#
0$
#90000000
0!
1"
0#
1$
#100000000
1!
0"
1#
0$
#110000000
0!
1"
0#
1$
#120000000
1!
0"
1#
0$
#130000000
0!
1"
0#
1$
#140000000
1!
0"
1#
0$
#150000000
