// ==============================================================
// RTL generated by Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
// Version: 2022.2
// Copyright (C) Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

module design_1_v_tpg_0_0_tpgBackground (
        ap_clk,
        ap_rst,
        ap_start,
        start_full_n,
        ap_done,
        ap_continue,
        ap_idle,
        ap_ready,
        start_out,
        start_write,
        srcYUV_dout,
        srcYUV_num_data_valid,
        srcYUV_fifo_cap,
        srcYUV_empty_n,
        srcYUV_read,
        height,
        width,
        passthruStartX,
        passthruStartY,
        passthruEndX,
        passthruEndY,
        enableInput,
        bckgndId,
        ZplateHorContStart,
        ZplateHorContDelta,
        ZplateVerContStart,
        ZplateVerContDelta,
        dpDynamicRange,
        dpYUVCoef,
        motionSpeed,
        colorFormat,
        ovrlayYUV_din,
        ovrlayYUV_num_data_valid,
        ovrlayYUV_fifo_cap,
        ovrlayYUV_full_n,
        ovrlayYUV_write,
        s
);

parameter    ap_ST_fsm_state1 = 5'd1;
parameter    ap_ST_fsm_state2 = 5'd2;
parameter    ap_ST_fsm_state3 = 5'd4;
parameter    ap_ST_fsm_state4 = 5'd8;
parameter    ap_ST_fsm_state5 = 5'd16;

input   ap_clk;
input   ap_rst;
input   ap_start;
input   start_full_n;
output   ap_done;
input   ap_continue;
output   ap_idle;
output   ap_ready;
output   start_out;
output   start_write;
input  [29:0] srcYUV_dout;
input  [5:0] srcYUV_num_data_valid;
input  [5:0] srcYUV_fifo_cap;
input   srcYUV_empty_n;
output   srcYUV_read;
input  [15:0] height;
input  [15:0] width;
input  [15:0] passthruStartX;
input  [15:0] passthruStartY;
input  [15:0] passthruEndX;
input  [15:0] passthruEndY;
input  [7:0] enableInput;
input  [7:0] bckgndId;
input  [15:0] ZplateHorContStart;
input  [15:0] ZplateHorContDelta;
input  [15:0] ZplateVerContStart;
input  [15:0] ZplateVerContDelta;
input  [7:0] dpDynamicRange;
input  [7:0] dpYUVCoef;
input  [7:0] motionSpeed;
input  [7:0] colorFormat;
output  [29:0] ovrlayYUV_din;
input  [4:0] ovrlayYUV_num_data_valid;
input  [4:0] ovrlayYUV_fifo_cap;
input   ovrlayYUV_full_n;
output   ovrlayYUV_write;
input  [31:0] s;

reg ap_done;
reg ap_idle;
reg start_write;
reg srcYUV_read;
reg ovrlayYUV_write;

reg    real_start;
reg    start_once_reg;
reg    ap_done_reg;
(* fsm_encoding = "none" *) reg   [4:0] ap_CS_fsm;
wire    ap_CS_fsm_state1;
reg    internal_ap_ready;
reg   [9:0] rampStart;
reg   [15:0] rampVal_1;
reg   [9:0] rampVal;
reg   [7:0] hBarSel_2;
reg   [15:0] zonePlateVAddr;
reg   [2:0] vBarSel;
reg   [2:0] hBarSel;
reg   [15:0] hdata;
reg   [7:0] vBarSel_2;
reg   [2:0] hBarSel_3;
reg   [15:0] rampVal_2;
reg   [0:0] vBarSel_1;
reg   [2:0] hBarSel_1;
wire   [0:0] cmp8_fu_706_p2;
reg   [0:0] cmp8_reg_1434;
wire   [0:0] cmp2_i381_fu_712_p2;
reg   [0:0] cmp2_i381_reg_1484;
wire   [9:0] outpix_val_V_fu_718_p3;
reg   [9:0] outpix_val_V_reg_1489;
wire   [2:0] select_ln507_cast_fu_726_p3;
reg   [2:0] select_ln507_cast_reg_1494;
wire   [9:0] outpix_val_V_1_fu_734_p3;
reg   [9:0] outpix_val_V_1_reg_1499;
wire   [6:0] select_ln507_fu_742_p3;
reg   [6:0] select_ln507_reg_1504;
wire   [4:0] select_ln507_2_cast_cast_fu_750_p3;
reg   [4:0] select_ln507_2_cast_cast_reg_1509;
wire   [9:0] outpix_val_V_2_fu_758_p3;
reg   [9:0] outpix_val_V_2_reg_1514;
wire   [9:0] pix_val_V_fu_766_p3;
reg   [9:0] pix_val_V_reg_1519;
wire   [9:0] pix_val_V_10_fu_774_p3;
reg   [9:0] pix_val_V_10_reg_1524;
wire   [9:0] barWidthMinSamples_fu_806_p2;
reg   [9:0] barWidthMinSamples_reg_1529;
wire   [0:0] icmp_fu_836_p2;
reg   [0:0] icmp_reg_1534;
reg   [10:0] barWidth_reg_1539;
wire   [10:0] sub_i_i_i_fu_872_p2;
reg   [10:0] sub_i_i_i_reg_1545;
wire   [16:0] sub40_i_fu_878_p2;
reg   [16:0] sub40_i_reg_1550;
wire   [16:0] add_ln1404_fu_884_p2;
reg   [16:0] add_ln1404_reg_1555;
wire   [0:0] cmp59_i_fu_890_p2;
reg   [0:0] cmp59_i_reg_1560;
wire   [0:0] cmp126_i_fu_896_p2;
reg   [0:0] cmp126_i_reg_1565;
wire   [0:0] cmp141_i_fu_902_p2;
reg   [0:0] cmp141_i_reg_1570;
reg   [9:0] rampStart_load_reg_1575;
wire   [9:0] select_ln214_fu_984_p3;
reg   [9:0] select_ln214_reg_1582;
wire   [15:0] shl_ln_fu_996_p3;
reg   [15:0] shl_ln_reg_1587;
wire   [0:0] icmp_ln1217_fu_1004_p2;
reg   [0:0] icmp_ln1217_reg_1592;
reg   [15:0] y_1_reg_1597;
wire    ap_CS_fsm_state2;
reg   [9:0] outpix_val_V_5_load_reg_1610;
wire   [0:0] icmp_ln518_fu_1078_p2;
reg   [9:0] outpix_val_V_6_load_reg_1615;
reg   [9:0] outpix_val_V_7_load_reg_1620;
wire   [0:0] ult_fu_1098_p2;
reg   [0:0] ult_reg_1625;
wire   [0:0] icmp_ln691_fu_1103_p2;
reg   [0:0] icmp_ln691_reg_1630;
wire   [0:0] icmp_ln1404_1_fu_1112_p2;
reg   [0:0] icmp_ln1404_1_reg_1635;
wire   [0:0] rev357_fu_1164_p2;
reg   [0:0] rev357_reg_1640;
wire    ap_CS_fsm_state3;
wire   [0:0] tmp_24_fu_1170_p3;
reg   [0:0] tmp_24_reg_1645;
wire   [0:0] cmp12_i_fu_1187_p2;
reg   [0:0] cmp12_i_reg_1650;
wire   [0:0] xor_ln691_fu_1196_p2;
reg   [0:0] xor_ln691_reg_1655;
wire   [0:0] icmp_ln1404_fu_1202_p2;
reg   [0:0] icmp_ln1404_reg_1660;
wire   [2:0] select_ln1488_fu_1208_p3;
reg   [2:0] select_ln1488_reg_1665;
wire   [9:0] add_ln1488_fu_1217_p2;
reg   [9:0] add_ln1488_reg_1670;
wire   [0:0] or_ln1639_fu_1235_p2;
reg   [0:0] or_ln1639_reg_1675;
wire   [0:0] or_ln1639_1_fu_1248_p2;
reg   [0:0] or_ln1639_1_reg_1680;
wire   [0:0] or_ln1639_2_fu_1255_p2;
reg   [0:0] or_ln1639_2_reg_1685;
wire    grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_504_ap_start;
wire    grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_504_ap_done;
wire    grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_504_ap_idle;
wire    grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_504_ap_ready;
wire    grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_504_srcYUV_read;
wire   [29:0] grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_504_ovrlayYUV_din;
wire    grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_504_ovrlayYUV_write;
wire   [0:0] grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_504_rampVal_3_flag_1_out;
wire    grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_504_rampVal_3_flag_1_out_ap_vld;
wire   [15:0] grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_504_rampVal_3_new_1_out;
wire    grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_504_rampVal_3_new_1_out_ap_vld;
wire   [15:0] grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_504_rampVal_3_loc_1_out_o;
wire    grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_504_rampVal_3_loc_1_out_o_ap_vld;
wire   [15:0] grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_504_rampVal_loc_1_out_o;
wire    grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_504_rampVal_loc_1_out_o_ap_vld;
wire   [7:0] grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_504_hBarSel_4_loc_1_out_o;
wire    grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_504_hBarSel_4_loc_1_out_o_ap_vld;
wire   [15:0] grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_504_zonePlateVAddr_loc_1_out_o;
wire    grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_504_zonePlateVAddr_loc_1_out_o_ap_vld;
wire   [7:0] grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_504_vBarSel_loc_1_out_o;
wire    grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_504_vBarSel_loc_1_out_o_ap_vld;
wire   [7:0] grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_504_hBarSel_loc_1_out_o;
wire    grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_504_hBarSel_loc_1_out_o_ap_vld;
wire   [0:0] grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_504_hdata_flag_1_out;
wire    grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_504_hdata_flag_1_out_ap_vld;
wire   [15:0] grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_504_hdata_new_1_out;
wire    grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_504_hdata_new_1_out_ap_vld;
wire   [15:0] grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_504_hdata_loc_1_out_o;
wire    grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_504_hdata_loc_1_out_o_ap_vld;
wire   [7:0] grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_504_vBarSel_2_loc_1_out_o;
wire    grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_504_vBarSel_2_loc_1_out_o_ap_vld;
wire   [7:0] grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_504_hBarSel_3_loc_1_out_o;
wire    grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_504_hBarSel_3_loc_1_out_o_ap_vld;
wire   [0:0] grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_504_rampVal_2_flag_1_out;
wire    grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_504_rampVal_2_flag_1_out_ap_vld;
wire   [15:0] grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_504_rampVal_2_new_1_out;
wire    grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_504_rampVal_2_new_1_out_ap_vld;
wire   [15:0] grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_504_rampVal_2_loc_1_out_o;
wire    grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_504_rampVal_2_loc_1_out_o_ap_vld;
wire   [7:0] grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_504_vBarSel_3_loc_1_out_o;
wire    grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_504_vBarSel_3_loc_1_out_o_ap_vld;
wire   [7:0] grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_504_hBarSel_5_loc_1_out_o;
wire    grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_504_hBarSel_5_loc_1_out_o_ap_vld;
wire   [9:0] grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_504_outpix_val_V_10_out;
wire    grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_504_outpix_val_V_10_out_ap_vld;
wire   [9:0] grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_504_outpix_val_V_9_out;
wire    grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_504_outpix_val_V_9_out_ap_vld;
wire   [9:0] grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_504_outpix_val_V_8_out;
wire    grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_504_outpix_val_V_8_out_ap_vld;
wire   [9:0] grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_504_p_0_2_0_0_0133363_out_o;
wire    grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_504_p_0_2_0_0_0133363_out_o_ap_vld;
wire   [9:0] grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_504_p_0_1_0_0_0131361_out_o;
wire    grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_504_p_0_1_0_0_0131361_out_o_ap_vld;
wire   [9:0] grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_504_p_0_0_0_0_0129359_out_o;
wire    grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_504_p_0_0_0_0_0129359_out_o_ap_vld;
wire   [9:0] grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_504_rampVal;
wire    grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_504_rampVal_ap_vld;
wire   [7:0] grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_504_hBarSel_2;
wire    grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_504_hBarSel_2_ap_vld;
wire   [15:0] grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_504_zonePlateVAddr;
wire    grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_504_zonePlateVAddr_ap_vld;
wire   [2:0] grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_504_hBarSel;
wire    grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_504_hBarSel_ap_vld;
wire   [2:0] grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_504_vBarSel;
wire    grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_504_vBarSel_ap_vld;
wire   [2:0] grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_504_hBarSel_3;
wire    grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_504_hBarSel_3_ap_vld;
wire   [7:0] grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_504_vBarSel_2;
wire    grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_504_vBarSel_2_ap_vld;
wire   [2:0] grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_504_hBarSel_1;
wire    grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_504_hBarSel_1_ap_vld;
wire   [0:0] grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_504_vBarSel_1;
wire    grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_504_vBarSel_1_ap_vld;
wire   [0:0] ap_phi_mux_rampVal_3_flag_0_phi_fu_472_p4;
reg   [0:0] rampVal_3_flag_0_reg_468;
reg    ap_block_state1;
wire    ap_CS_fsm_state5;
wire   [0:0] ap_phi_mux_hdata_flag_0_phi_fu_484_p4;
reg   [0:0] hdata_flag_0_reg_480;
wire   [0:0] ap_phi_mux_rampVal_2_flag_0_phi_fu_496_p4;
reg   [0:0] rampVal_2_flag_0_reg_492;
reg    grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_504_ap_start_reg;
wire    ap_CS_fsm_state4;
reg   [15:0] rampVal_3_new_0_fu_356;
reg   [15:0] rampVal_3_loc_0_fu_352;
reg   [15:0] rampVal_loc_0_fu_348;
reg   [7:0] hBarSel_4_loc_0_fu_344;
reg   [15:0] zonePlateVAddr_loc_0_fu_340;
reg   [7:0] vBarSel_loc_0_fu_336;
reg   [7:0] hBarSel_loc_0_fu_332;
reg   [15:0] hdata_new_0_fu_328;
reg   [15:0] hdata_loc_0_fu_324;
reg   [7:0] vBarSel_2_loc_0_fu_320;
reg   [7:0] hBarSel_3_loc_0_fu_316;
reg   [15:0] rampVal_2_new_0_fu_312;
reg   [15:0] rampVal_2_loc_0_fu_308;
reg   [7:0] vBarSel_3_loc_0_fu_304;
reg   [7:0] hBarSel_5_loc_0_fu_300;
reg   [9:0] outpix_val_V_7_fu_296;
reg   [9:0] outpix_val_V_6_fu_292;
reg   [9:0] outpix_val_V_5_fu_288;
reg   [9:0] p_0_2_0_0_0133364_lcssa373_fu_280;
reg   [9:0] p_0_1_0_0_0131362_lcssa370_fu_276;
reg   [9:0] p_0_0_0_0_0129360_lcssa367_fu_272;
wire   [9:0] add_ln705_fu_1126_p2;
reg   [15:0] y_fu_284;
wire   [15:0] add_ln518_fu_1083_p2;
wire   [7:0] zext_ln518_fu_980_p1;
wire   [7:0] zext_ln1730_fu_972_p1;
wire   [7:0] zext_ln1642_fu_960_p1;
wire   [7:0] zext_ln1493_fu_944_p1;
wire   [7:0] zext_ln1367_fu_936_p1;
wire   [15:0] zext_ln1212_fu_920_p1;
wire   [13:0] empty_fu_786_p1;
wire   [13:0] add2_i_fu_790_p2;
wire   [9:0] p_cast_fu_796_p4;
wire   [13:0] empty_74_fu_816_p1;
wire   [6:0] tmp_23_fu_826_p4;
wire   [13:0] add_i_fu_842_p2;
wire   [13:0] add5_i_fu_820_p2;
wire   [9:0] tmp_fu_858_p4;
wire   [10:0] barHeight_cast_cast_fu_868_p1;
wire   [16:0] loopWidth_cast14_fu_782_p1;
wire   [16:0] loopHeight_cast15_fu_812_p1;
wire   [7:0] trunc_ln1287_fu_992_p1;
wire   [16:0] zext_ln1404_fu_1108_p1;
wire   [9:0] zext_ln705_fu_1122_p1;
wire   [9:0] trunc_ln691_fu_1193_p1;
wire   [1:0] colorSel_fu_1178_p4;
wire   [0:0] icmp_ln1639_fu_1223_p2;
wire   [0:0] icmp_ln1639_1_fu_1229_p2;
wire   [0:0] icmp_ln1639_2_fu_1242_p2;
reg   [4:0] ap_NS_fsm;
reg    ap_ST_fsm_state1_blk;
wire    ap_ST_fsm_state2_blk;
wire    ap_ST_fsm_state3_blk;
reg    ap_ST_fsm_state4_blk;
wire    ap_ST_fsm_state5_blk;
wire    ap_ce_reg;

// power-on initialization
initial begin
#0 start_once_reg = 1'b0;
#0 ap_done_reg = 1'b0;
#0 ap_CS_fsm = 5'd1;
#0 rampStart = 10'd0;
#0 rampVal_1 = 16'd0;
#0 rampVal = 10'd0;
#0 hBarSel_2 = 8'd0;
#0 zonePlateVAddr = 16'd0;
#0 vBarSel = 3'd0;
#0 hBarSel = 3'd0;
#0 hdata = 16'd0;
#0 vBarSel_2 = 8'd0;
#0 hBarSel_3 = 3'd0;
#0 rampVal_2 = 16'd0;
#0 vBarSel_1 = 1'd0;
#0 hBarSel_1 = 3'd0;
#0 grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_504_ap_start_reg = 1'b0;
end

design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2 grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_504(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_504_ap_start),
    .ap_done(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_504_ap_done),
    .ap_idle(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_504_ap_idle),
    .ap_ready(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_504_ap_ready),
    .srcYUV_dout(srcYUV_dout),
    .srcYUV_num_data_valid(srcYUV_num_data_valid),
    .srcYUV_fifo_cap(5'd0),
    .srcYUV_empty_n(srcYUV_empty_n),
    .srcYUV_read(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_504_srcYUV_read),
    .ovrlayYUV_din(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_504_ovrlayYUV_din),
    .ovrlayYUV_num_data_valid(5'd0),
    .ovrlayYUV_fifo_cap(5'd0),
    .ovrlayYUV_full_n(ovrlayYUV_full_n),
    .ovrlayYUV_write(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_504_ovrlayYUV_write),
    .rampVal_3_flag_0(rampVal_3_flag_0_reg_468),
    .hdata_flag_0(hdata_flag_0_reg_480),
    .rampVal_2_flag_0(rampVal_2_flag_0_reg_492),
    .outpix_val_V_7(outpix_val_V_7_load_reg_1620),
    .outpix_val_V_6(outpix_val_V_6_load_reg_1615),
    .outpix_val_V_5(outpix_val_V_5_load_reg_1610),
    .loopWidth(width),
    .pix_val_V_13(pix_val_V_10_reg_1524),
    .pix_val_V_12(pix_val_V_reg_1519),
    .outpix_val_V_2(outpix_val_V_2_reg_1514),
    .select_ln507(select_ln507_reg_1504),
    .select_ln507_cast(select_ln507_cast_reg_1494),
    .outpix_val_V_17(select_ln214_reg_1582),
    .select_ln507_2_cast_cast(select_ln507_2_cast_cast_reg_1509),
    .outpix_val_V_1(outpix_val_V_1_reg_1499),
    .outpix_val_V(outpix_val_V_reg_1489),
    .rampStart_1(rampStart_load_reg_1575),
    .cmp8(cmp8_reg_1434),
    .bckgndId_load(bckgndId),
    .Zplate_Hor_Control_Start(ZplateHorContStart),
    .cmp2_i381(cmp2_i381_reg_1484),
    .zext_ln1032(rampStart_load_reg_1575),
    .y(y_1_reg_1597),
    .colorFormatLocal(colorFormat),
    .cmp141_i(cmp141_i_reg_1570),
    .icmp_ln1217(icmp_ln1217_reg_1592),
    .barWidth_cast(barWidth_reg_1539),
    .barWidth(barWidth_reg_1539),
    .shl_ln(shl_ln_reg_1587),
    .Zplate_Hor_Control_Delta(ZplateHorContDelta),
    .Zplate_Ver_Control_Start(ZplateVerContStart),
    .cmp12_i(cmp12_i_reg_1650),
    .Zplate_Ver_Control_Delta(ZplateVerContDelta),
    .sub_i_i_i(sub_i_i_i_reg_1545),
    .barWidthMinSamples(barWidthMinSamples_reg_1529),
    .icmp_ln1404_1(icmp_ln1404_1_reg_1635),
    .icmp_ln1404(icmp_ln1404_reg_1660),
    .sub40_i(sub40_i_reg_1550),
    .add_ln1488(add_ln1488_reg_1670),
    .cmp35_i588(icmp_reg_1534),
    .fineCourseSel(tmp_24_reg_1645),
    .or_ln1639(or_ln1639_reg_1675),
    .or_ln1639_1(or_ln1639_1_reg_1680),
    .or_ln1639_2(or_ln1639_2_reg_1685),
    .select_ln1488(select_ln1488_reg_1665),
    .cmp59_i(cmp59_i_reg_1560),
    .cmp126_i(cmp126_i_reg_1565),
    .passthruStartX_load(passthruStartX),
    .passthruEndX_load(passthruEndX),
    .icmp_ln691(xor_ln691_reg_1655),
    .cmp68_not(rev357_reg_1640),
    .rampVal_3_flag_1_out(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_504_rampVal_3_flag_1_out),
    .rampVal_3_flag_1_out_ap_vld(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_504_rampVal_3_flag_1_out_ap_vld),
    .rampVal_3_new_1_out(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_504_rampVal_3_new_1_out),
    .rampVal_3_new_1_out_ap_vld(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_504_rampVal_3_new_1_out_ap_vld),
    .rampVal_3_loc_1_out_i(rampVal_3_loc_0_fu_352),
    .rampVal_3_loc_1_out_o(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_504_rampVal_3_loc_1_out_o),
    .rampVal_3_loc_1_out_o_ap_vld(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_504_rampVal_3_loc_1_out_o_ap_vld),
    .rampVal_loc_1_out_i(rampVal_loc_0_fu_348),
    .rampVal_loc_1_out_o(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_504_rampVal_loc_1_out_o),
    .rampVal_loc_1_out_o_ap_vld(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_504_rampVal_loc_1_out_o_ap_vld),
    .hBarSel_4_loc_1_out_i(hBarSel_4_loc_0_fu_344),
    .hBarSel_4_loc_1_out_o(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_504_hBarSel_4_loc_1_out_o),
    .hBarSel_4_loc_1_out_o_ap_vld(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_504_hBarSel_4_loc_1_out_o_ap_vld),
    .zonePlateVAddr_loc_1_out_i(zonePlateVAddr_loc_0_fu_340),
    .zonePlateVAddr_loc_1_out_o(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_504_zonePlateVAddr_loc_1_out_o),
    .zonePlateVAddr_loc_1_out_o_ap_vld(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_504_zonePlateVAddr_loc_1_out_o_ap_vld),
    .vBarSel_loc_1_out_i(vBarSel_loc_0_fu_336),
    .vBarSel_loc_1_out_o(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_504_vBarSel_loc_1_out_o),
    .vBarSel_loc_1_out_o_ap_vld(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_504_vBarSel_loc_1_out_o_ap_vld),
    .hBarSel_loc_1_out_i(hBarSel_loc_0_fu_332),
    .hBarSel_loc_1_out_o(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_504_hBarSel_loc_1_out_o),
    .hBarSel_loc_1_out_o_ap_vld(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_504_hBarSel_loc_1_out_o_ap_vld),
    .hdata_flag_1_out(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_504_hdata_flag_1_out),
    .hdata_flag_1_out_ap_vld(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_504_hdata_flag_1_out_ap_vld),
    .hdata_new_1_out(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_504_hdata_new_1_out),
    .hdata_new_1_out_ap_vld(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_504_hdata_new_1_out_ap_vld),
    .hdata_loc_1_out_i(hdata_loc_0_fu_324),
    .hdata_loc_1_out_o(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_504_hdata_loc_1_out_o),
    .hdata_loc_1_out_o_ap_vld(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_504_hdata_loc_1_out_o_ap_vld),
    .vBarSel_2_loc_1_out_i(vBarSel_2_loc_0_fu_320),
    .vBarSel_2_loc_1_out_o(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_504_vBarSel_2_loc_1_out_o),
    .vBarSel_2_loc_1_out_o_ap_vld(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_504_vBarSel_2_loc_1_out_o_ap_vld),
    .hBarSel_3_loc_1_out_i(hBarSel_3_loc_0_fu_316),
    .hBarSel_3_loc_1_out_o(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_504_hBarSel_3_loc_1_out_o),
    .hBarSel_3_loc_1_out_o_ap_vld(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_504_hBarSel_3_loc_1_out_o_ap_vld),
    .rampVal_2_flag_1_out(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_504_rampVal_2_flag_1_out),
    .rampVal_2_flag_1_out_ap_vld(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_504_rampVal_2_flag_1_out_ap_vld),
    .rampVal_2_new_1_out(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_504_rampVal_2_new_1_out),
    .rampVal_2_new_1_out_ap_vld(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_504_rampVal_2_new_1_out_ap_vld),
    .rampVal_2_loc_1_out_i(rampVal_2_loc_0_fu_308),
    .rampVal_2_loc_1_out_o(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_504_rampVal_2_loc_1_out_o),
    .rampVal_2_loc_1_out_o_ap_vld(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_504_rampVal_2_loc_1_out_o_ap_vld),
    .vBarSel_3_loc_1_out_i(vBarSel_3_loc_0_fu_304),
    .vBarSel_3_loc_1_out_o(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_504_vBarSel_3_loc_1_out_o),
    .vBarSel_3_loc_1_out_o_ap_vld(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_504_vBarSel_3_loc_1_out_o_ap_vld),
    .hBarSel_5_loc_1_out_i(hBarSel_5_loc_0_fu_300),
    .hBarSel_5_loc_1_out_o(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_504_hBarSel_5_loc_1_out_o),
    .hBarSel_5_loc_1_out_o_ap_vld(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_504_hBarSel_5_loc_1_out_o_ap_vld),
    .outpix_val_V_10_out(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_504_outpix_val_V_10_out),
    .outpix_val_V_10_out_ap_vld(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_504_outpix_val_V_10_out_ap_vld),
    .outpix_val_V_9_out(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_504_outpix_val_V_9_out),
    .outpix_val_V_9_out_ap_vld(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_504_outpix_val_V_9_out_ap_vld),
    .outpix_val_V_8_out(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_504_outpix_val_V_8_out),
    .outpix_val_V_8_out_ap_vld(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_504_outpix_val_V_8_out_ap_vld),
    .p_0_2_0_0_0133363_out_i(p_0_2_0_0_0133364_lcssa373_fu_280),
    .p_0_2_0_0_0133363_out_o(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_504_p_0_2_0_0_0133363_out_o),
    .p_0_2_0_0_0133363_out_o_ap_vld(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_504_p_0_2_0_0_0133363_out_o_ap_vld),
    .p_0_1_0_0_0131361_out_i(p_0_1_0_0_0131362_lcssa370_fu_276),
    .p_0_1_0_0_0131361_out_o(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_504_p_0_1_0_0_0131361_out_o),
    .p_0_1_0_0_0131361_out_o_ap_vld(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_504_p_0_1_0_0_0131361_out_o_ap_vld),
    .p_0_0_0_0_0129359_out_i(p_0_0_0_0_0129360_lcssa367_fu_272),
    .p_0_0_0_0_0129359_out_o(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_504_p_0_0_0_0_0129359_out_o),
    .p_0_0_0_0_0129359_out_o_ap_vld(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_504_p_0_0_0_0_0129359_out_o_ap_vld),
    .rampVal(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_504_rampVal),
    .rampVal_ap_vld(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_504_rampVal_ap_vld),
    .hBarSel_2(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_504_hBarSel_2),
    .hBarSel_2_ap_vld(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_504_hBarSel_2_ap_vld),
    .s(s),
    .zonePlateVAddr(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_504_zonePlateVAddr),
    .zonePlateVAddr_ap_vld(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_504_zonePlateVAddr_ap_vld),
    .hBarSel(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_504_hBarSel),
    .hBarSel_ap_vld(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_504_hBarSel_ap_vld),
    .vBarSel(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_504_vBarSel),
    .vBarSel_ap_vld(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_504_vBarSel_ap_vld),
    .hBarSel_3(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_504_hBarSel_3),
    .hBarSel_3_ap_vld(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_504_hBarSel_3_ap_vld),
    .vBarSel_2(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_504_vBarSel_2),
    .vBarSel_2_ap_vld(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_504_vBarSel_2_ap_vld),
    .hBarSel_1(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_504_hBarSel_1),
    .hBarSel_1_ap_vld(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_504_hBarSel_1_ap_vld),
    .vBarSel_1(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_504_vBarSel_1),
    .vBarSel_1_ap_vld(grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_504_vBarSel_1_ap_vld)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_state1;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_done_reg <= 1'b0;
    end else begin
        if ((ap_continue == 1'b1)) begin
            ap_done_reg <= 1'b0;
        end else if (((1'b1 == ap_CS_fsm_state2) & (icmp_ln518_fu_1078_p2 == 1'd1))) begin
            ap_done_reg <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_504_ap_start_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state3)) begin
            grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_504_ap_start_reg <= 1'b1;
        end else if ((grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_504_ap_ready == 1'b1)) begin
            grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_504_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        start_once_reg <= 1'b0;
    end else begin
        if (((internal_ap_ready == 1'b0) & (real_start == 1'b1))) begin
            start_once_reg <= 1'b1;
        end else if ((internal_ap_ready == 1'b1)) begin
            start_once_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((~((ap_done_reg == 1'b1) | (real_start == 1'b0)) & (1'b1 == ap_CS_fsm_state1))) begin
        hBarSel_3_loc_0_fu_316 <= zext_ln1642_fu_960_p1;
    end else if (((grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_504_hBarSel_3_loc_1_out_o_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_state4))) begin
        hBarSel_3_loc_0_fu_316 <= grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_504_hBarSel_3_loc_1_out_o;
    end
end

always @ (posedge ap_clk) begin
    if ((~((ap_done_reg == 1'b1) | (real_start == 1'b0)) & (1'b1 == ap_CS_fsm_state1))) begin
        hBarSel_4_loc_0_fu_344 <= hBarSel_2;
    end else if (((grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_504_hBarSel_4_loc_1_out_o_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_state4))) begin
        hBarSel_4_loc_0_fu_344 <= grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_504_hBarSel_4_loc_1_out_o;
    end
end

always @ (posedge ap_clk) begin
    if ((~((ap_done_reg == 1'b1) | (real_start == 1'b0)) & (1'b1 == ap_CS_fsm_state1))) begin
        hBarSel_5_loc_0_fu_300 <= zext_ln518_fu_980_p1;
    end else if (((grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_504_hBarSel_5_loc_1_out_o_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_state4))) begin
        hBarSel_5_loc_0_fu_300 <= grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_504_hBarSel_5_loc_1_out_o;
    end
end

always @ (posedge ap_clk) begin
    if ((~((ap_done_reg == 1'b1) | (real_start == 1'b0)) & (1'b1 == ap_CS_fsm_state1))) begin
        hBarSel_loc_0_fu_332 <= zext_ln1493_fu_944_p1;
    end else if (((grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_504_hBarSel_loc_1_out_o_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_state4))) begin
        hBarSel_loc_0_fu_332 <= grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_504_hBarSel_loc_1_out_o;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state5)) begin
        hdata_flag_0_reg_480 <= grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_504_hdata_flag_1_out;
    end else if ((~((ap_done_reg == 1'b1) | (real_start == 1'b0)) & (1'b1 == ap_CS_fsm_state1))) begin
        hdata_flag_0_reg_480 <= 1'd0;
    end
end

always @ (posedge ap_clk) begin
    if ((~((ap_done_reg == 1'b1) | (real_start == 1'b0)) & (1'b1 == ap_CS_fsm_state1))) begin
        hdata_loc_0_fu_324 <= hdata;
    end else if (((grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_504_hdata_loc_1_out_o_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_state4))) begin
        hdata_loc_0_fu_324 <= grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_504_hdata_loc_1_out_o;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state5)) begin
        rampVal_2_flag_0_reg_492 <= grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_504_rampVal_2_flag_1_out;
    end else if ((~((ap_done_reg == 1'b1) | (real_start == 1'b0)) & (1'b1 == ap_CS_fsm_state1))) begin
        rampVal_2_flag_0_reg_492 <= 1'd0;
    end
end

always @ (posedge ap_clk) begin
    if ((~((ap_done_reg == 1'b1) | (real_start == 1'b0)) & (1'b1 == ap_CS_fsm_state1))) begin
        rampVal_2_loc_0_fu_308 <= rampVal_2;
    end else if (((grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_504_rampVal_2_loc_1_out_o_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_state4))) begin
        rampVal_2_loc_0_fu_308 <= grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_504_rampVal_2_loc_1_out_o;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state5)) begin
        rampVal_3_flag_0_reg_468 <= grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_504_rampVal_3_flag_1_out;
    end else if ((~((ap_done_reg == 1'b1) | (real_start == 1'b0)) & (1'b1 == ap_CS_fsm_state1))) begin
        rampVal_3_flag_0_reg_468 <= 1'd0;
    end
end

always @ (posedge ap_clk) begin
    if ((~((ap_done_reg == 1'b1) | (real_start == 1'b0)) & (1'b1 == ap_CS_fsm_state1))) begin
        rampVal_3_loc_0_fu_352 <= rampVal_1;
    end else if (((grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_504_rampVal_3_loc_1_out_o_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_state4))) begin
        rampVal_3_loc_0_fu_352 <= grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_504_rampVal_3_loc_1_out_o;
    end
end

always @ (posedge ap_clk) begin
    if ((~((ap_done_reg == 1'b1) | (real_start == 1'b0)) & (1'b1 == ap_CS_fsm_state1))) begin
        rampVal_loc_0_fu_348 <= zext_ln1212_fu_920_p1;
    end else if (((grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_504_rampVal_loc_1_out_o_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_state4))) begin
        rampVal_loc_0_fu_348 <= grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_504_rampVal_loc_1_out_o;
    end
end

always @ (posedge ap_clk) begin
    if ((~((ap_done_reg == 1'b1) | (real_start == 1'b0)) & (1'b1 == ap_CS_fsm_state1))) begin
        vBarSel_2_loc_0_fu_320 <= vBarSel_2;
    end else if (((grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_504_vBarSel_2_loc_1_out_o_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_state4))) begin
        vBarSel_2_loc_0_fu_320 <= grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_504_vBarSel_2_loc_1_out_o;
    end
end

always @ (posedge ap_clk) begin
    if ((~((ap_done_reg == 1'b1) | (real_start == 1'b0)) & (1'b1 == ap_CS_fsm_state1))) begin
        vBarSel_3_loc_0_fu_304 <= zext_ln1730_fu_972_p1;
    end else if (((grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_504_vBarSel_3_loc_1_out_o_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_state4))) begin
        vBarSel_3_loc_0_fu_304 <= grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_504_vBarSel_3_loc_1_out_o;
    end
end

always @ (posedge ap_clk) begin
    if ((~((ap_done_reg == 1'b1) | (real_start == 1'b0)) & (1'b1 == ap_CS_fsm_state1))) begin
        vBarSel_loc_0_fu_336 <= zext_ln1367_fu_936_p1;
    end else if (((grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_504_vBarSel_loc_1_out_o_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_state4))) begin
        vBarSel_loc_0_fu_336 <= grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_504_vBarSel_loc_1_out_o;
    end
end

always @ (posedge ap_clk) begin
    if ((~((ap_done_reg == 1'b1) | (real_start == 1'b0)) & (1'b1 == ap_CS_fsm_state1))) begin
        y_fu_284 <= 16'd0;
    end else if (((1'b1 == ap_CS_fsm_state2) & (icmp_ln518_fu_1078_p2 == 1'd0))) begin
        y_fu_284 <= add_ln518_fu_1083_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((~((ap_done_reg == 1'b1) | (real_start == 1'b0)) & (1'b1 == ap_CS_fsm_state1))) begin
        zonePlateVAddr_loc_0_fu_340 <= zonePlateVAddr;
    end else if (((grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_504_zonePlateVAddr_loc_1_out_o_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_state4))) begin
        zonePlateVAddr_loc_0_fu_340 <= grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_504_zonePlateVAddr_loc_1_out_o;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state1)) begin
        add_ln1404_reg_1555 <= add_ln1404_fu_884_p2;
        barWidthMinSamples_reg_1529 <= barWidthMinSamples_fu_806_p2;
        barWidth_reg_1539 <= {{add_i_fu_842_p2[13:3]}};
        cmp126_i_reg_1565 <= cmp126_i_fu_896_p2;
        cmp141_i_reg_1570 <= cmp141_i_fu_902_p2;
        cmp2_i381_reg_1484 <= cmp2_i381_fu_712_p2;
        cmp59_i_reg_1560 <= cmp59_i_fu_890_p2;
        cmp8_reg_1434 <= cmp8_fu_706_p2;
        icmp_ln1217_reg_1592 <= icmp_ln1217_fu_1004_p2;
        icmp_reg_1534 <= icmp_fu_836_p2;
        outpix_val_V_1_reg_1499[2] <= outpix_val_V_1_fu_734_p3[2];
outpix_val_V_1_reg_1499[4] <= outpix_val_V_1_fu_734_p3[4];
outpix_val_V_1_reg_1499[6] <= outpix_val_V_1_fu_734_p3[6];
outpix_val_V_1_reg_1499[9] <= outpix_val_V_1_fu_734_p3[9];
        outpix_val_V_2_reg_1514[1 : 0] <= outpix_val_V_2_fu_758_p3[1 : 0];
outpix_val_V_2_reg_1514[4] <= outpix_val_V_2_fu_758_p3[4];
outpix_val_V_2_reg_1514[6] <= outpix_val_V_2_fu_758_p3[6];
outpix_val_V_2_reg_1514[9] <= outpix_val_V_2_fu_758_p3[9];
        outpix_val_V_reg_1489[3 : 0] <= outpix_val_V_fu_718_p3[3 : 0];
outpix_val_V_reg_1489[7 : 6] <= outpix_val_V_fu_718_p3[7 : 6];
outpix_val_V_reg_1489[9] <= outpix_val_V_fu_718_p3[9];
        pix_val_V_10_reg_1524[8 : 0] <= pix_val_V_10_fu_774_p3[8 : 0];
        pix_val_V_reg_1519[9] <= pix_val_V_fu_766_p3[9];
        rampStart_load_reg_1575 <= rampStart;
        select_ln214_reg_1582 <= select_ln214_fu_984_p3;
        select_ln507_2_cast_cast_reg_1509[2] <= select_ln507_2_cast_cast_fu_750_p3[2];
select_ln507_2_cast_cast_reg_1509[4] <= select_ln507_2_cast_cast_fu_750_p3[4];
        select_ln507_cast_reg_1494[2] <= select_ln507_cast_fu_726_p3[2];
        select_ln507_reg_1504[2] <= select_ln507_fu_742_p3[2];
select_ln507_reg_1504[4] <= select_ln507_fu_742_p3[4];
select_ln507_reg_1504[6] <= select_ln507_fu_742_p3[6];
        shl_ln_reg_1587[15 : 8] <= shl_ln_fu_996_p3[15 : 8];
        sub40_i_reg_1550 <= sub40_i_fu_878_p2;
        sub_i_i_i_reg_1545 <= sub_i_i_i_fu_872_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state3)) begin
        add_ln1488_reg_1670 <= add_ln1488_fu_1217_p2;
        cmp12_i_reg_1650 <= cmp12_i_fu_1187_p2;
        icmp_ln1404_reg_1660 <= icmp_ln1404_fu_1202_p2;
        or_ln1639_1_reg_1680 <= or_ln1639_1_fu_1248_p2;
        or_ln1639_2_reg_1685 <= or_ln1639_2_fu_1255_p2;
        or_ln1639_reg_1675 <= or_ln1639_fu_1235_p2;
        rev357_reg_1640 <= rev357_fu_1164_p2;
        select_ln1488_reg_1665[0] <= select_ln1488_fu_1208_p3[0];
select_ln1488_reg_1665[2] <= select_ln1488_fu_1208_p3[2];
        tmp_24_reg_1645 <= y_1_reg_1597[32'd5];
        xor_ln691_reg_1655 <= xor_ln691_fu_1196_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_504_hBarSel_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_state4))) begin
        hBarSel <= grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_504_hBarSel;
    end
end

always @ (posedge ap_clk) begin
    if (((grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_504_hBarSel_1_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_state4))) begin
        hBarSel_1 <= grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_504_hBarSel_1;
    end
end

always @ (posedge ap_clk) begin
    if (((grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_504_hBarSel_2_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_state4))) begin
        hBarSel_2 <= grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_504_hBarSel_2;
    end
end

always @ (posedge ap_clk) begin
    if (((grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_504_hBarSel_3_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_state4))) begin
        hBarSel_3 <= grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_504_hBarSel_3;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_phi_mux_hdata_flag_0_phi_fu_484_p4 == 1'd1) & (1'b1 == ap_CS_fsm_state2) & (icmp_ln518_fu_1078_p2 == 1'd1))) begin
        hdata <= hdata_new_0_fu_328;
    end
end

always @ (posedge ap_clk) begin
    if (((grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_504_hdata_new_1_out_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_state4))) begin
        hdata_new_0_fu_328 <= grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_504_hdata_new_1_out;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state2) & (icmp_ln518_fu_1078_p2 == 1'd0))) begin
        icmp_ln1404_1_reg_1635 <= icmp_ln1404_1_fu_1112_p2;
        icmp_ln691_reg_1630 <= icmp_ln691_fu_1103_p2;
        outpix_val_V_5_load_reg_1610 <= outpix_val_V_5_fu_288;
        outpix_val_V_6_load_reg_1615 <= outpix_val_V_6_fu_292;
        outpix_val_V_7_load_reg_1620 <= outpix_val_V_7_fu_296;
        ult_reg_1625 <= ult_fu_1098_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_504_outpix_val_V_8_out_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_state4))) begin
        outpix_val_V_5_fu_288 <= grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_504_outpix_val_V_8_out;
    end
end

always @ (posedge ap_clk) begin
    if (((grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_504_outpix_val_V_9_out_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_state4))) begin
        outpix_val_V_6_fu_292 <= grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_504_outpix_val_V_9_out;
    end
end

always @ (posedge ap_clk) begin
    if (((grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_504_outpix_val_V_10_out_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_state4))) begin
        outpix_val_V_7_fu_296 <= grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_504_outpix_val_V_10_out;
    end
end

always @ (posedge ap_clk) begin
    if (((grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_504_p_0_0_0_0_0129359_out_o_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_state4))) begin
        p_0_0_0_0_0129360_lcssa367_fu_272 <= grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_504_p_0_0_0_0_0129359_out_o;
    end
end

always @ (posedge ap_clk) begin
    if (((grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_504_p_0_1_0_0_0131361_out_o_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_state4))) begin
        p_0_1_0_0_0131362_lcssa370_fu_276 <= grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_504_p_0_1_0_0_0131361_out_o;
    end
end

always @ (posedge ap_clk) begin
    if (((grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_504_p_0_2_0_0_0133363_out_o_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_state4))) begin
        p_0_2_0_0_0133364_lcssa373_fu_280 <= grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_504_p_0_2_0_0_0133363_out_o;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state2) & (icmp_ln518_fu_1078_p2 == 1'd1))) begin
        rampStart <= add_ln705_fu_1126_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_504_rampVal_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_state4))) begin
        rampVal <= grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_504_rampVal;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_phi_mux_rampVal_3_flag_0_phi_fu_472_p4 == 1'd1) & (1'b1 == ap_CS_fsm_state2) & (icmp_ln518_fu_1078_p2 == 1'd1))) begin
        rampVal_1 <= rampVal_3_new_0_fu_356;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_phi_mux_rampVal_2_flag_0_phi_fu_496_p4 == 1'd1) & (1'b1 == ap_CS_fsm_state2) & (icmp_ln518_fu_1078_p2 == 1'd1))) begin
        rampVal_2 <= rampVal_2_new_0_fu_312;
    end
end

always @ (posedge ap_clk) begin
    if (((grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_504_rampVal_2_new_1_out_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_state4))) begin
        rampVal_2_new_0_fu_312 <= grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_504_rampVal_2_new_1_out;
    end
end

always @ (posedge ap_clk) begin
    if (((grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_504_rampVal_3_new_1_out_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_state4))) begin
        rampVal_3_new_0_fu_356 <= grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_504_rampVal_3_new_1_out;
    end
end

always @ (posedge ap_clk) begin
    if (((grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_504_vBarSel_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_state4))) begin
        vBarSel <= grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_504_vBarSel;
    end
end

always @ (posedge ap_clk) begin
    if (((grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_504_vBarSel_1_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_state4))) begin
        vBarSel_1 <= grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_504_vBarSel_1;
    end
end

always @ (posedge ap_clk) begin
    if (((grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_504_vBarSel_2_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_state4))) begin
        vBarSel_2 <= grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_504_vBarSel_2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state2)) begin
        y_1_reg_1597 <= y_fu_284;
    end
end

always @ (posedge ap_clk) begin
    if (((grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_504_zonePlateVAddr_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_state4))) begin
        zonePlateVAddr <= grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_504_zonePlateVAddr;
    end
end

always @ (*) begin
    if (((ap_done_reg == 1'b1) | (real_start == 1'b0))) begin
        ap_ST_fsm_state1_blk = 1'b1;
    end else begin
        ap_ST_fsm_state1_blk = 1'b0;
    end
end

assign ap_ST_fsm_state2_blk = 1'b0;

assign ap_ST_fsm_state3_blk = 1'b0;

always @ (*) begin
    if ((grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_504_ap_done == 1'b0)) begin
        ap_ST_fsm_state4_blk = 1'b1;
    end else begin
        ap_ST_fsm_state4_blk = 1'b0;
    end
end

assign ap_ST_fsm_state5_blk = 1'b0;

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state2) & (icmp_ln518_fu_1078_p2 == 1'd1))) begin
        ap_done = 1'b1;
    end else begin
        ap_done = ap_done_reg;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state1) & (real_start == 1'b0))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state2) & (icmp_ln518_fu_1078_p2 == 1'd1))) begin
        internal_ap_ready = 1'b1;
    end else begin
        internal_ap_ready = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        ovrlayYUV_write = grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_504_ovrlayYUV_write;
    end else begin
        ovrlayYUV_write = 1'b0;
    end
end

always @ (*) begin
    if (((start_once_reg == 1'b0) & (start_full_n == 1'b0))) begin
        real_start = 1'b0;
    end else begin
        real_start = ap_start;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        srcYUV_read = grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_504_srcYUV_read;
    end else begin
        srcYUV_read = 1'b0;
    end
end

always @ (*) begin
    if (((start_once_reg == 1'b0) & (real_start == 1'b1))) begin
        start_write = 1'b1;
    end else begin
        start_write = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_state1 : begin
            if ((~((ap_done_reg == 1'b1) | (real_start == 1'b0)) & (1'b1 == ap_CS_fsm_state1))) begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end
        end
        ap_ST_fsm_state2 : begin
            if (((1'b1 == ap_CS_fsm_state2) & (icmp_ln518_fu_1078_p2 == 1'd1))) begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state3;
            end
        end
        ap_ST_fsm_state3 : begin
            ap_NS_fsm = ap_ST_fsm_state4;
        end
        ap_ST_fsm_state4 : begin
            if (((grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_504_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state4))) begin
                ap_NS_fsm = ap_ST_fsm_state5;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state4;
            end
        end
        ap_ST_fsm_state5 : begin
            ap_NS_fsm = ap_ST_fsm_state2;
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign add2_i_fu_790_p2 = (empty_fu_786_p1 + 14'd15);

assign add5_i_fu_820_p2 = (empty_74_fu_816_p1 + 14'd15);

assign add_i_fu_842_p2 = (empty_fu_786_p1 + 14'd7);

assign add_ln1404_fu_884_p2 = ($signed(loopHeight_cast15_fu_812_p1) + $signed(17'd131071));

assign add_ln1488_fu_1217_p2 = (rampStart_load_reg_1575 + trunc_ln691_fu_1193_p1);

assign add_ln518_fu_1083_p2 = (y_fu_284 + 16'd1);

assign add_ln705_fu_1126_p2 = (rampStart + zext_ln705_fu_1122_p1);

assign ap_CS_fsm_state1 = ap_CS_fsm[32'd0];

assign ap_CS_fsm_state2 = ap_CS_fsm[32'd1];

assign ap_CS_fsm_state3 = ap_CS_fsm[32'd2];

assign ap_CS_fsm_state4 = ap_CS_fsm[32'd3];

assign ap_CS_fsm_state5 = ap_CS_fsm[32'd4];

always @ (*) begin
    ap_block_state1 = ((ap_done_reg == 1'b1) | (real_start == 1'b0));
end

assign ap_phi_mux_hdata_flag_0_phi_fu_484_p4 = hdata_flag_0_reg_480;

assign ap_phi_mux_rampVal_2_flag_0_phi_fu_496_p4 = rampVal_2_flag_0_reg_492;

assign ap_phi_mux_rampVal_3_flag_0_phi_fu_472_p4 = rampVal_3_flag_0_reg_468;

assign ap_ready = internal_ap_ready;

assign barHeight_cast_cast_fu_868_p1 = tmp_fu_858_p4;

assign barWidthMinSamples_fu_806_p2 = ($signed(p_cast_fu_796_p4) + $signed(10'd1023));

assign cmp126_i_fu_896_p2 = ((dpYUVCoef == 8'd0) ? 1'b1 : 1'b0);

assign cmp12_i_fu_1187_p2 = ((y_1_reg_1597 != 16'd0) ? 1'b1 : 1'b0);

assign cmp141_i_fu_902_p2 = ((colorFormat != 8'd1) ? 1'b1 : 1'b0);

assign cmp2_i381_fu_712_p2 = ((colorFormat == 8'd0) ? 1'b1 : 1'b0);

assign cmp59_i_fu_890_p2 = ((dpDynamicRange == 8'd0) ? 1'b1 : 1'b0);

assign cmp8_fu_706_p2 = ((enableInput != 8'd0) ? 1'b1 : 1'b0);

assign colorSel_fu_1178_p4 = {{y_1_reg_1597[7:6]}};

assign empty_74_fu_816_p1 = height[13:0];

assign empty_fu_786_p1 = width[13:0];

assign grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_504_ap_start = grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_504_ap_start_reg;

assign icmp_fu_836_p2 = ((tmp_23_fu_826_p4 != 7'd0) ? 1'b1 : 1'b0);

assign icmp_ln1217_fu_1004_p2 = ((colorFormat != 8'd0) ? 1'b1 : 1'b0);

assign icmp_ln1404_1_fu_1112_p2 = ((add_ln1404_reg_1555 == zext_ln1404_fu_1108_p1) ? 1'b1 : 1'b0);

assign icmp_ln1404_fu_1202_p2 = ((y_1_reg_1597 == 16'd0) ? 1'b1 : 1'b0);

assign icmp_ln1639_1_fu_1229_p2 = ((colorSel_fu_1178_p4 == 2'd1) ? 1'b1 : 1'b0);

assign icmp_ln1639_2_fu_1242_p2 = ((colorSel_fu_1178_p4 == 2'd2) ? 1'b1 : 1'b0);

assign icmp_ln1639_fu_1223_p2 = ((colorSel_fu_1178_p4 == 2'd0) ? 1'b1 : 1'b0);

assign icmp_ln518_fu_1078_p2 = ((y_fu_284 == height) ? 1'b1 : 1'b0);

assign icmp_ln691_fu_1103_p2 = ((y_fu_284 < passthruStartY) ? 1'b1 : 1'b0);

assign loopHeight_cast15_fu_812_p1 = height;

assign loopWidth_cast14_fu_782_p1 = width;

assign or_ln1639_1_fu_1248_p2 = (icmp_ln1639_fu_1223_p2 | icmp_ln1639_2_fu_1242_p2);

assign or_ln1639_2_fu_1255_p2 = (icmp_ln1639_2_fu_1242_p2 | icmp_ln1639_1_fu_1229_p2);

assign or_ln1639_fu_1235_p2 = (icmp_ln1639_fu_1223_p2 | icmp_ln1639_1_fu_1229_p2);

assign outpix_val_V_1_fu_734_p3 = ((cmp2_i381_fu_712_p2[0:0] == 1'b1) ? 10'd0 : 10'd596);

assign outpix_val_V_2_fu_758_p3 = ((cmp2_i381_fu_712_p2[0:0] == 1'b1) ? 10'd1023 : 10'd428);

assign outpix_val_V_fu_718_p3 = ((cmp2_i381_fu_712_p2[0:0] == 1'b1) ? 10'd1023 : 10'd304);

assign ovrlayYUV_din = grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_504_ovrlayYUV_din;

assign p_cast_fu_796_p4 = {{add2_i_fu_790_p2[13:4]}};

assign pix_val_V_10_fu_774_p3 = ((cmp2_i381_fu_712_p2[0:0] == 1'b1) ? 10'd1023 : 10'd512);

assign pix_val_V_fu_766_p3 = ((cmp2_i381_fu_712_p2[0:0] == 1'b1) ? 10'd0 : 10'd512);

assign rev357_fu_1164_p2 = (ult_reg_1625 ^ 1'd1);

assign select_ln1488_fu_1208_p3 = ((tmp_24_fu_1170_p3[0:0] == 1'b1) ? 3'd4 : 3'd1);

assign select_ln214_fu_984_p3 = ((cmp2_i381_fu_712_p2[0:0] == 1'b1) ? rampStart : 10'd512);

assign select_ln507_2_cast_cast_fu_750_p3 = ((cmp2_i381_fu_712_p2[0:0] == 1'b1) ? 5'd0 : 5'd20);

assign select_ln507_cast_fu_726_p3 = ((cmp2_i381_fu_712_p2[0:0] == 1'b1) ? 3'd0 : 3'd4);

assign select_ln507_fu_742_p3 = ((cmp2_i381_fu_712_p2[0:0] == 1'b1) ? 7'd0 : 7'd84);

assign shl_ln_fu_996_p3 = {{trunc_ln1287_fu_992_p1}, {8'd0}};

assign start_out = real_start;

assign sub40_i_fu_878_p2 = ($signed(loopWidth_cast14_fu_782_p1) + $signed(17'd131071));

assign sub_i_i_i_fu_872_p2 = ($signed(barHeight_cast_cast_fu_868_p1) + $signed(11'd2047));

assign tmp_23_fu_826_p4 = {{colorFormat[7:1]}};

assign tmp_24_fu_1170_p3 = y_1_reg_1597[32'd5];

assign tmp_fu_858_p4 = {{add5_i_fu_820_p2[13:4]}};

assign trunc_ln1287_fu_992_p1 = rampStart[7:0];

assign trunc_ln691_fu_1193_p1 = y_1_reg_1597[9:0];

assign ult_fu_1098_p2 = ((y_fu_284 < passthruEndY) ? 1'b1 : 1'b0);

assign xor_ln691_fu_1196_p2 = (icmp_ln691_reg_1630 ^ 1'd1);

assign zext_ln1212_fu_920_p1 = rampVal;

assign zext_ln1367_fu_936_p1 = vBarSel;

assign zext_ln1404_fu_1108_p1 = y_fu_284;

assign zext_ln1493_fu_944_p1 = hBarSel;

assign zext_ln1642_fu_960_p1 = hBarSel_3;

assign zext_ln1730_fu_972_p1 = vBarSel_1;

assign zext_ln518_fu_980_p1 = hBarSel_1;

assign zext_ln705_fu_1122_p1 = motionSpeed;

always @ (posedge ap_clk) begin
    outpix_val_V_reg_1489[5:4] <= 2'b11;
    outpix_val_V_reg_1489[8] <= 1'b1;
    select_ln507_cast_reg_1494[1:0] <= 2'b00;
    outpix_val_V_1_reg_1499[1:0] <= 2'b00;
    outpix_val_V_1_reg_1499[3:3] <= 1'b0;
    outpix_val_V_1_reg_1499[5:5] <= 1'b0;
    outpix_val_V_1_reg_1499[8:7] <= 2'b00;
    select_ln507_reg_1504[1:0] <= 2'b00;
    select_ln507_reg_1504[3:3] <= 1'b0;
    select_ln507_reg_1504[5] <= 1'b0;
    select_ln507_2_cast_cast_reg_1509[1:0] <= 2'b00;
    select_ln507_2_cast_cast_reg_1509[3] <= 1'b0;
    outpix_val_V_2_reg_1514[3:2] <= 2'b11;
    outpix_val_V_2_reg_1514[5:5] <= 1'b1;
    outpix_val_V_2_reg_1514[8:7] <= 2'b11;
    pix_val_V_reg_1519[8:0] <= 9'b000000000;
    pix_val_V_10_reg_1524[9] <= 1'b1;
    shl_ln_reg_1587[7:0] <= 8'b00000000;
    select_ln1488_reg_1665[1] <= 1'b0;
end

endmodule //design_1_v_tpg_0_0_tpgBackground
