(edif BLOCKMEM
  (edifVersion 2 0 0)
  (edifLevel 0)
  (keywordMap (keywordLevel 0))
  (status
    (written
      (timestamp 2016 11 10 13 41 51)
      (program "Xilinx ngc2edif" (version "P.58f"))
      (author "Xilinx. Inc ")
      (comment "This EDIF netlist is to be used within supported synthesis tools")
      (comment "for determining resource/timing estimates of the design component")
      (comment "represented by this netlist.")
      (comment "Command line: -mdp2sp -w -secure BLOCKMEM.ngc BLOCKMEM.edif ")))
  (external UNISIMS
    (edifLevel 0)
    (technology (numberDefinition))
    (cell GND
      (cellType GENERIC)
        (view view_1
          (viewType NETLIST)
          (interface
            (port G
              (direction OUTPUT)
            )
          )
      )
    )
    (cell RAMB16BWER
      (cellType GENERIC)
        (view view_1
          (viewType NETLIST)
          (interface
            (port REGCEA
              (direction INPUT)
            )
            (port CLKA
              (direction INPUT)
            )
            (port ENB
              (direction INPUT)
            )
            (port RSTB
              (direction INPUT)
            )
            (port CLKB
              (direction INPUT)
            )
            (port REGCEB
              (direction INPUT)
            )
            (port RSTA
              (direction INPUT)
            )
            (port ENA
              (direction INPUT)
            )
            (port (array (rename DIPA "DIPA<3:0>") 4)
              (direction INPUT))
            (port (array (rename WEA "WEA<3:0>") 4)
              (direction INPUT))
            (port (array (rename DOA "DOA<31:0>") 32)
              (direction OUTPUT))
            (port (array (rename ADDRA "ADDRA<13:0>") 14)
              (direction INPUT))
            (port (array (rename ADDRB "ADDRB<13:0>") 14)
              (direction INPUT))
            (port (array (rename DIB "DIB<31:0>") 32)
              (direction INPUT))
            (port (array (rename DOPA "DOPA<3:0>") 4)
              (direction OUTPUT))
            (port (array (rename DIPB "DIPB<3:0>") 4)
              (direction INPUT))
            (port (array (rename DOPB "DOPB<3:0>") 4)
              (direction OUTPUT))
            (port (array (rename DOB "DOB<31:0>") 32)
              (direction OUTPUT))
            (port (array (rename WEB "WEB<3:0>") 4)
              (direction INPUT))
            (port (array (rename DIA "DIA<31:0>") 32)
              (direction INPUT))
          )
      )
    )
  )

  (library BLOCKMEM_lib
    (edifLevel 0)
    (technology (numberDefinition))
    (cell BLOCKMEM
      (cellType GENERIC)
        (view view_1
          (viewType NETLIST)
          (interface
            (port clka
              (direction INPUT)
            )
            (port rsta
              (direction INPUT)
            )
            (port ena
              (direction INPUT)
            )
            (port (array (rename addra "addra<31:0>") 32)
              (direction INPUT))
            (port (array (rename douta "douta<31:0>") 32)
              (direction OUTPUT))
            (designator "6slx150fgg484-3")
            (property TYPE (string "BLOCKMEM") (owner "Xilinx"))
            (property BUS_INFO (string "32:INPUT:addra<31:0>") (owner "Xilinx"))
            (property BUS_INFO (string "32:OUTPUT:douta<31:0>") (owner "Xilinx"))
            (property X_CORE_INFO (string "blk_mem_gen_v7_3, Xilinx CORE Generator 14.5") (owner "Xilinx"))
            (property CHECK_LICENSE_TYPE (string "BLOCKMEM,blk_mem_gen_v7_3,{}") (owner "Xilinx"))
            (property CORE_GENERATION_INFO (string "BLOCKMEM,blk_mem_gen_v7_3,{c_addra_width=32,c_addrb_width=32,c_algorithm=1,c_axi_id_width=4,c_axi_slave_type=0,c_axi_type=1,c_byte_size=8,c_common_clk=0,c_default_data=0,c_disable_warn_bhv_coll=0,c_disable_warn_bhv_range=0,c_elaboration_dir=/media/data/git/jcfpga/LX150/ipcore_dir/tmp/_cg/,c_enable_32bit_address=1,c_family=spartan6,c_has_axi_id=0,c_has_ena=1,c_has_enb=0,c_has_injecterr=0,c_has_mem_output_regs_a=0,c_has_mem_output_regs_b=0,c_has_mux_output_regs_a=0,c_has_mux_output_regs_b=0,c_has_regcea=0,c_has_regceb=0,c_has_rsta=1,c_has_rstb=0,c_has_softecc_input_regs_a=0,c_has_softecc_output_regs_b=0,c_init_file=BlankString,c_init_file_name=BLOCKMEM.mif,c_inita_val=0,c_initb_val=0,c_interface_type=0,c_load_init_file=1,c_mem_type=3,c_mux_pipeline_stages=0,c_prim_type=1,c_read_depth_a=1024,c_read_depth_b=1024,c_read_width_a=32,c_read_width_b=32,c_rst_priority_a=CE,c_rst_priority_b=CE,c_rst_type=SYNC,c_rstram_a=0,c_rstram_b=0,c_sim_collision_check=ALL,c_use_bram_block=0,c_use_byte_wea=0,c_use_byte_web=0,c_use_default_data=1,c_use_ecc=0,c_use_softecc=0,c_wea_width=1,c_web_width=1,c_write_depth_a=1024,c_write_depth_b=1024,c_write_mode_a=WRITE_FIRST,c_write_mode_b=WRITE_FIRST,c_write_width_a=32,c_write_width_b=32,c_xdevicefamily=spartan6}") (owner "Xilinx"))
            (property SHREG_MIN_SIZE (string "-1") (owner "Xilinx"))
            (property SHREG_EXTRACT_NGC (string "Yes") (owner "Xilinx"))
            (property NLW_UNIQUE_ID (integer 0) (owner "Xilinx"))
            (property NLW_MACRO_TAG (integer 0) (owner "Xilinx"))
            (property NLW_MACRO_ALIAS (string "BLOCKMEM_BLOCKMEM") (owner "Xilinx"))
          )
          (contents
            (instance XST_GND
              (viewRef view_1 (cellRef GND (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename U0_xst_blk_mem_generator_gnative_mem_map_bmg_native_mem_map_blk_mem_gen_valid_cstr_ramloop_0__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram "U0/xst_blk_mem_generator/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_init.ram/SP.SIMPLE_PRIM18.ram")
              (viewRef view_1 (cellRef RAMB16BWER (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property BUS_INFO (string "14:INPUT:ADDRA<13:0>") (owner "Xilinx"))
              (property BUS_INFO (string "14:INPUT:ADDRB<13:0>") (owner "Xilinx"))
              (property BUS_INFO (string "4:INPUT:DIPA<3:0>") (owner "Xilinx"))
              (property BUS_INFO (string "4:OUTPUT:DOPA<3:0>") (owner "Xilinx"))
              (property BUS_INFO (string "4:INPUT:DIPB<3:0>") (owner "Xilinx"))
              (property BUS_INFO (string "4:OUTPUT:DOPB<3:0>") (owner "Xilinx"))
              (property BUS_INFO (string "4:INPUT:WEA<3:0>") (owner "Xilinx"))
              (property BUS_INFO (string "32:OUTPUT:DOA<31:0>") (owner "Xilinx"))
              (property BUS_INFO (string "32:INPUT:DIB<31:0>") (owner "Xilinx"))
              (property BUS_INFO (string "32:OUTPUT:DOB<31:0>") (owner "Xilinx"))
              (property BUS_INFO (string "4:INPUT:WEB<3:0>") (owner "Xilinx"))
              (property BUS_INFO (string "32:INPUT:DIA<31:0>") (owner "Xilinx"))
              (property OPTIMIZE_PRIMITIVES_NGC (string "no") (owner "Xilinx"))
              (property DATA_WIDTH_A (integer 18) (owner "Xilinx"))
              (property DATA_WIDTH_B (integer 18) (owner "Xilinx"))
              (property DOA_REG (integer 0) (owner "Xilinx"))
              (property DOB_REG (integer 0) (owner "Xilinx"))
              (property EN_RSTRAM_A (string "TRUE") (owner "Xilinx"))
              (property EN_RSTRAM_B (string "FALSE") (owner "Xilinx"))
              (property INITP_00 (string "0000000000000000000000000000000000000000001555500000000000000000") (owner "Xilinx"))
              (property INITP_01 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INITP_02 (string "02AAAAAAAAAAAA00000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INITP_03 (string "0000000000000000000000000000000000000000055554000000000000000000") (owner "Xilinx"))
              (property INITP_04 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INITP_05 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INITP_06 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INITP_07 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_00 (string "CFB0CFB0CFB0CFB0CFB0CFB0CFB0CFB0CFB0CFB0CFB0CFB0CFB0CFB0CFB0CFB0") (owner "Xilinx"))
              (property INIT_01 (string "CFB0CFB0CFB0CFB0CFB0CFB0CFB0CFB0CFB0CFB0CFB0CFB0CFB0CFB0CFB0CFB0") (owner "Xilinx"))
              (property INIT_02 (string "CEB0CEB0CEB0CEB0CEB0CEB0CEB0CEB0CEB0CEB0CEB0CEB0CEB0CEB0CFB0CFB0") (owner "Xilinx"))
              (property INIT_03 (string "CEB0CEB0CEB0CEB0CEB0CEB0CEB0CEB0CEB0CEB0CEB00EB00EB00EB0CEB0CEB0") (owner "Xilinx"))
              (property INIT_04 (string "CEB0CEB0CEB0CEB0CEB0CEB0CEB0CEB0CEB0CEB0CEB0CEB0CEB0CEB0CEB0CEB0") (owner "Xilinx"))
              (property INIT_05 (string "CEB0CEB0CEB0CEB0CEB0CEB0CEB0CEB0CEB0CEB0CEB0CEB0CEB0CEB0CEB0CEB0") (owner "Xilinx"))
              (property INIT_06 (string "CEE0CEE0CEE0CEE0CEE0CEE0CEF0CEB0CEB0CEB0CEB0CEB0CEB0CEB0CEB0CEB0") (owner "Xilinx"))
              (property INIT_07 (string "CEE0CEE0CEE0CEE0CEE0CEE0CEE0CEE0CEE0CEE0CEE0CEE0CEE0CEE0CEE0CEE0") (owner "Xilinx"))
              (property INIT_08 (string "CEE0CEE0CEE0CEE0CEE0CEE0CEE0CEE0CEE0CEE0CEE0CEE0CEE0CEE0CEE0CEE0") (owner "Xilinx"))
              (property INIT_09 (string "CEC0CEE0CEE0CEE0CEE0CEE0CEE0CEE0CEE0CEE0CEE0CEE0CEE0CEE0CEE0CEE0") (owner "Xilinx"))
              (property INIT_0A (string "CCC0CCC0CCC0CCC0CCC0CCC0CCC0CCC0CCC0CCC0CCC0CCC0CCC0CEC0CEC0CEC0") (owner "Xilinx"))
              (property INIT_0B (string "CCC0CCC0CCC0CCC0CCC0CCC0CCC0CCC0CCC0CCC0CCC0CCC0CCC0CCC0CCC0CCC0") (owner "Xilinx"))
              (property INIT_0C (string "CCC0CCC0CCC0CCC0CCC0CCC0CCC0CCC0CCC0CCC0CCC0CCC0CCC0CCC0CCC0CCC0") (owner "Xilinx"))
              (property INIT_0D (string "CCC0CCC0CCC0CCC0CCC0CCC0CCC0CCC0CCC0CCC0CCC0CCC0CCC0CCC0CCC0CCC0") (owner "Xilinx"))
              (property INIT_0E (string "CCC0CCC0CCC0CCC0CCC0CCC0CCC0CCC0CCC0CCC0CCC0CCC0CCC0CCC0CCC0CCC0") (owner "Xilinx"))
              (property INIT_0F (string "CCC0CCC0CCC0CCC0CCC0CCC0CCC0CCC0CCC0CCC0CCC0CCC0CCC0CCC0CCC0CCC0") (owner "Xilinx"))
              (property INIT_10 (string "EEC0EEC0CEC0CEC0CEC0CCC0CCC0CCC0CCC0CCC0CCC0CCC0CCC0CCC0CCC0CCC0") (owner "Xilinx"))
              (property INIT_11 (string "FEC0FEC0FEC0F6C0F6C0F6C0FEC0FEC0FEC0F6C0F6C0F6C0FEC0FEC0FEC0EEC0") (owner "Xilinx"))
              (property INIT_12 (string "FEC0F6C0F6C0F6C0FEC0FEC0FEC0F6C0F6C0F6C0FEC0FEC0FEC0F6C0F6C0F6C0") (owner "Xilinx"))
              (property INIT_13 (string "F6C0F6C0FEC0FEC0FEC0F6C0F6C0F6C0FEC0FEC0FEC0F6C0F6C0F6C0FEC0FEC0") (owner "Xilinx"))
              (property INIT_14 (string "FEC0FEC0FEC0F6C0F6C0F6C0FEC0FEC0FEC0F6C0F6C0F6C0FEC0FEC0FEC0F6C0") (owner "Xilinx"))
              (property INIT_15 (string "CEC0EEC0EEC0EEC0FEC0FEC0FEC0F6C0F6C0F6C0FEC0FEC0FEC0F6C0F6C0F6C0") (owner "Xilinx"))
              (property INIT_16 (string "8EC08EC0CEC0CEC0CEC0CEC0CEC0CEC0CEC0CEC0CEC0CEC0CEC0CEC0CEC0CEC0") (owner "Xilinx"))
              (property INIT_17 (string "4EC04EC04EC04EC04EC04EC04EC04EC0CEC0CEC0CEC0CEC0CEC08EC08EC08EC0") (owner "Xilinx"))
              (property INIT_18 (string "CFC0CFC0CFC0CFC0CFC0CFC0CFC0CFC0CFC0CFC0CFC0CFC0CEC0CEC04EC04EC0") (owner "Xilinx"))
              (property INIT_19 (string "CFC0CFC0CFC0CFC0CFC0CFC0CFC0CFC0CFC0CFC0CFC0CFC0CFC0CFC0CFC0CFC0") (owner "Xilinx"))
              (property INIT_1A (string "CEC0CEC0CEC0CEC0CEC0CEC0CEC0CEC0CEC0CEC0CEC0CFC0CFC0CFC0CFC0CFC0") (owner "Xilinx"))
              (property INIT_1B (string "CEC0CEC0CEC0CEC0CEC0CEC0CEC0CEC0CEC0CEC0CEC0CEC0CEC0CEC0CEC0CEC0") (owner "Xilinx"))
              (property INIT_1C (string "CEC0CEC0CEC0CEC0CEC0CEC0CEC0CEC0CEC0CEC0CEC0CEC0CEC0CEC0CEC0CEC0") (owner "Xilinx"))
              (property INIT_1D (string "CEC0CEC0CEC0CEC0CEC0CEC0CEC0CEC0CEC0CEC0CEC0CEC0CEC0CEC0CEC0CEC0") (owner "Xilinx"))
              (property INIT_1E (string "CEC0CEC0CEC0CEC0CEC0CEC0CEC0CEC0CEC0CEC0CEC0CEC0CEC0CEC0CEC0CEC0") (owner "Xilinx"))
              (property INIT_1F (string "CEC0CEC0CEC0CEC0CEC0CEC0CEC0CEC0CEC0CEC0CEC0CEC0CEC0CEC0CEC0CEC0") (owner "Xilinx"))
              (property INIT_20 (string "CEC0CEC0CEC0CEC0CEC0CEC0CEC0CEC0CEC0CEC0CEC0CEC0CEC0CEC0CEC0CEC0") (owner "Xilinx"))
              (property INIT_21 (string "CCC0CCC0CCC0CCC0CCC0CCC0CEC0CEC0CEC0CEC0CEC0CEC0CEC0CEC0CEC0CEC0") (owner "Xilinx"))
              (property INIT_22 (string "CCC0CCC0CCC0CCC0CCC0CCC0CCC0CCC0CCC0CCC0CCC0CCC0CCC0CCC0CCC0CCC0") (owner "Xilinx"))
              (property INIT_23 (string "CCC0CCC0CCC0CCC0CCC0CCC0CCC0CCC0CCC0CCC0CCC0CCC0CCC0CCC0CCC0CCC0") (owner "Xilinx"))
              (property INIT_24 (string "CCC0CCC0CCC0CCC0CCC0CCC0CCC0CCC0CCC0CCC0CCC0CCC0CCC0CCC0CCC0CCC0") (owner "Xilinx"))
              (property INIT_25 (string "CCC0CCC0CCC0CCC0CCC0CCC0CCC0CCC0CCC0CCC0CCC0CCC0CCC0CCC0CCC0CCC0") (owner "Xilinx"))
              (property INIT_26 (string "CCC0CCC0CCC0CCC0CCC0CCC0CCC0CCC0CCC0CCC0CCC0CCC0CCC0CCC0CCC0CCC0") (owner "Xilinx"))
              (property INIT_27 (string "CCC0CCC0CCC0CCC0CCC0CCC0CCC0CCC0CCC0CCC0CCC0CCC0CCC0CCC0CCC0CCC0") (owner "Xilinx"))
              (property INIT_28 (string "FEC0FEC0F6C0F6C0F6C0FEC0FEC0FEC0EEC0EEC0EEC0CEC0CEC0CEC0CCC0CCC0") (owner "Xilinx"))
              (property INIT_29 (string "F6C0F6C0F6C0FEC0FEC0FEC0F6C0F6C0F6C0FEC0FEC0FEC0F6C0F6C0F6C0FEC0") (owner "Xilinx"))
              (property INIT_2A (string "F6C0FEC0FEC0FEC0F6C0F6C0F6C0FEC0FEC0FEC0F6C0F6C0F6C0FEC0FEC0FEC0") (owner "Xilinx"))
              (property INIT_2B (string "FEC0FEC0F6C0F6C0F6C0FEC0FEC0FEC0F6C0F6C0F6C0FEC0FEC0FEC0F6C0F6C0") (owner "Xilinx"))
              (property INIT_2C (string "F6C0F6C0F6C0FEC0FEC0FEC0F6C0F6C0F6C0FEC0FEC0FEC0F6C0F6C0F6C0FEC0") (owner "Xilinx"))
              (property INIT_2D (string "CAC0CAC0CAC0CAC0CEC0CEC0CEC0CEC0CEC0CEC0EEC0EEC0EEC0FEC0FEC0FEC0") (owner "Xilinx"))
              (property INIT_2E (string "CEA0CEA0CEA0CEA0CEA0CE80CEC0CEC0CEC0CEC0CEC0CAC0CAC0CAC0CAC0CAC0") (owner "Xilinx"))
              (property INIT_2F (string "CEB0CEB0CEB0CEB0CEB0CEB0CEB0CEB0CEB0CEB0CEB0CEB0CEB0CEB0CEB0CEB0") (owner "Xilinx"))
              (property INIT_30 (string "CEB0CEB0CEB0CEB0CEB0CEB0CEB0CEB0CEB0CEB0CEB0CEB0CEB0CEB0CEB0CEB0") (owner "Xilinx"))
              (property INIT_31 (string "CEB0CEB0CEB0CEB0CEB0CEB0CEB0CEB0CEB0CEB0CEB0CEB0CEB0CEB0CEB0CEB0") (owner "Xilinx"))
              (property INIT_32 (string "CEB0CEB0CEB0CEB0CEB0CEB0CEB0CEB0CEB0CEB0CEB0CEB0CEB0CEB0CEB0CEB0") (owner "Xilinx"))
              (property INIT_33 (string "CEB0CEB0CEB0CEB0CEB0CEB0CEB0CEB0CEB0CEB0CEB0CEB0CEB0CEB0CEB0CEB0") (owner "Xilinx"))
              (property INIT_34 (string "CEB0CEB0CEB0CEB0CEB0CEB0CEB0CEB0CEB0CEB0CEB0CEB0CEB0CEB0CEB0CEB0") (owner "Xilinx"))
              (property INIT_35 (string "CEB0CEB0CEB0CEB0CEB0CEB0CEB0CEB0CEB0CEB0CEB0CEB0CEB0CEB0CEB0CEB0") (owner "Xilinx"))
              (property INIT_36 (string "CEB0CEB0CEB0CEB0CEB0CEB0CEB0CEB0CEB0CEB0CEB0CEB0CEB0CEB0CEB0CEB0") (owner "Xilinx"))
              (property INIT_37 (string "CEB0CEB0CEB0CEB0CEB0CEB0CEB0CEB0CEB0CEB0CEB0CEB0CEB0CEB0CEB0CEB0") (owner "Xilinx"))
              (property INIT_38 (string "CEB0CEB0CEB0CEB0CEB0CEB0CEB0CEB0CEB0CEB0CEB0CEB0CEB0CEB0CEB0CEB0") (owner "Xilinx"))
              (property INIT_39 (string "CEB0CEB0CEB0CEB0CEB0CEB0CEB0CEB0CEB0CEB0CEB0CEB0CEB0CEB0CEB0CEB0") (owner "Xilinx"))
              (property INIT_3A (string "CEB0CEB0CEB0CEB0CEB0CEB0CEB0CEB0CEB0CEB0CEB0CEB0CEB0CEB0CEB0CEB0") (owner "Xilinx"))
              (property INIT_3B (string "CEB0CEB0CEB0CEB0CEB0CEB0CEB0CEB0CEB0CEB0CEB0CEB0CEB0CEB0CEB0CEB0") (owner "Xilinx"))
              (property INIT_3C (string "CEB0CEB0CEB0CEB0CEB0CEB0CEB0CEB0CEB0CEB0CEB0CEB0CEB0CEB0CEB0CEB0") (owner "Xilinx"))
              (property INIT_3D (string "CEB0CEB0CEB0CEB0CEB0CEB0CEB0CEB0CEB0CEB0CEB0CEB0CEB0CEB0CEB0CEB0") (owner "Xilinx"))
              (property INIT_3E (string "CEB0CEB0CEB0CEB0CEB0CEB0CEB0CEB0CEB0CEB0CEB0CEB0CEB0CEB0CEB0CEB0") (owner "Xilinx"))
              (property INIT_3F (string "CEB0CEB0CEB0CEB0CEB0CEB0CEB0CEB0CEB0CEB0CEB0CEB0CEB0CEB0CEB0CEB0") (owner "Xilinx"))
              (property INIT_A (string "000000000") (owner "Xilinx"))
              (property INIT_B (string "000000000") (owner "Xilinx"))
              (property INIT_FILE (string "NONE") (owner "Xilinx"))
              (property RSTTYPE (string "SYNC") (owner "Xilinx"))
              (property RST_PRIORITY_A (string "CE") (owner "Xilinx"))
              (property RST_PRIORITY_B (string "CE") (owner "Xilinx"))
              (property SIM_COLLISION_CHECK (string "ALL") (owner "Xilinx"))
              (property SIM_DEVICE (string "SPARTAN6") (owner "Xilinx"))
              (property SRVAL_A (string "000000000") (owner "Xilinx"))
              (property SRVAL_B (string "000000000") (owner "Xilinx"))
              (property WRITE_MODE_A (string "WRITE_FIRST") (owner "Xilinx"))
              (property WRITE_MODE_B (string "WRITE_FIRST") (owner "Xilinx"))
            )
            (instance (rename U0_xst_blk_mem_generator_gnative_mem_map_bmg_native_mem_map_blk_mem_gen_valid_cstr_ramloop_1__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram "U0/xst_blk_mem_generator/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_init.ram/SP.SIMPLE_PRIM18.ram")
              (viewRef view_1 (cellRef RAMB16BWER (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property BUS_INFO (string "14:INPUT:ADDRA<13:0>") (owner "Xilinx"))
              (property BUS_INFO (string "14:INPUT:ADDRB<13:0>") (owner "Xilinx"))
              (property BUS_INFO (string "4:INPUT:DIPA<3:0>") (owner "Xilinx"))
              (property BUS_INFO (string "4:OUTPUT:DOPA<3:0>") (owner "Xilinx"))
              (property BUS_INFO (string "4:INPUT:DIPB<3:0>") (owner "Xilinx"))
              (property BUS_INFO (string "4:OUTPUT:DOPB<3:0>") (owner "Xilinx"))
              (property BUS_INFO (string "4:INPUT:WEA<3:0>") (owner "Xilinx"))
              (property BUS_INFO (string "32:OUTPUT:DOA<31:0>") (owner "Xilinx"))
              (property BUS_INFO (string "32:INPUT:DIB<31:0>") (owner "Xilinx"))
              (property BUS_INFO (string "32:OUTPUT:DOB<31:0>") (owner "Xilinx"))
              (property BUS_INFO (string "4:INPUT:WEB<3:0>") (owner "Xilinx"))
              (property BUS_INFO (string "32:INPUT:DIA<31:0>") (owner "Xilinx"))
              (property OPTIMIZE_PRIMITIVES_NGC (string "no") (owner "Xilinx"))
              (property DATA_WIDTH_A (integer 18) (owner "Xilinx"))
              (property DATA_WIDTH_B (integer 18) (owner "Xilinx"))
              (property DOA_REG (integer 0) (owner "Xilinx"))
              (property DOB_REG (integer 0) (owner "Xilinx"))
              (property EN_RSTRAM_A (string "TRUE") (owner "Xilinx"))
              (property EN_RSTRAM_B (string "FALSE") (owner "Xilinx"))
              (property INITP_00 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INITP_01 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INITP_02 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INITP_03 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INITP_04 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INITP_05 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INITP_06 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INITP_07 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_00 (string "0232023202320232023202320232023202320232023202320232023202320232") (owner "Xilinx"))
              (property INIT_01 (string "0232023202320232023202320232023202320232023202320232023202320232") (owner "Xilinx"))
              (property INIT_02 (string "0232023202320232023202320232023202320232023202320232023202320232") (owner "Xilinx"))
              (property INIT_03 (string "0232023202320232023202320232023202320232023202300230023002320232") (owner "Xilinx"))
              (property INIT_04 (string "0232023202320232023202320232023202320232023202320232023202320232") (owner "Xilinx"))
              (property INIT_05 (string "0232023202320232023202320232023202320232023202320232023202320232") (owner "Xilinx"))
              (property INIT_06 (string "0232023202320232023202320232023202320232023202320232023202320232") (owner "Xilinx"))
              (property INIT_07 (string "0232023202320232023202320232023202320232023202320232023202320232") (owner "Xilinx"))
              (property INIT_08 (string "0232023202320232023202320232023202320232023202320232023202320232") (owner "Xilinx"))
              (property INIT_09 (string "0232023202320232023202320232023202320232023202320232023202320232") (owner "Xilinx"))
              (property INIT_0A (string "0036003600360036003600360036003600360036003600360036003200320032") (owner "Xilinx"))
              (property INIT_0B (string "0036003600360036003600360036003600360036003600360036003600360036") (owner "Xilinx"))
              (property INIT_0C (string "0036003600360036003600360036003600360036003600360036003600360036") (owner "Xilinx"))
              (property INIT_0D (string "0036003600360036003600360036003600360036003600360036003600360036") (owner "Xilinx"))
              (property INIT_0E (string "0036003600360036003600360036003600360036003600360036003600360036") (owner "Xilinx"))
              (property INIT_0F (string "0036003600360036003600360036003600360036003600360036003600360036") (owner "Xilinx"))
              (property INIT_10 (string "0032003200320032003200320036003600360036003600360036003600360036") (owner "Xilinx"))
              (property INIT_11 (string "0032003200320032003200320032003200320032003200320032003200320032") (owner "Xilinx"))
              (property INIT_12 (string "0032003200320032003200320032003200320032003200320032003200320032") (owner "Xilinx"))
              (property INIT_13 (string "0032003200320032003200320032003200320032003200320032003200320032") (owner "Xilinx"))
              (property INIT_14 (string "0032003200320032003200320032003200320032003200320032003200320032") (owner "Xilinx"))
              (property INIT_15 (string "0032003200320032003200320032003200320032003200320032003200320032") (owner "Xilinx"))
              (property INIT_16 (string "0032003200320032003200320032003300330033003300330032003200320032") (owner "Xilinx"))
              (property INIT_17 (string "0032003200320032003200320032003200320032003200320032003200320032") (owner "Xilinx"))
              (property INIT_18 (string "0152015201520152015201520152015201520152015201520012003200320032") (owner "Xilinx"))
              (property INIT_19 (string "0152015201520152015201520152015201520152015201520152015201520152") (owner "Xilinx"))
              (property INIT_1A (string "0152015201520152015201520152015201520152015201520152015201520152") (owner "Xilinx"))
              (property INIT_1B (string "0152015201520152015201520152015201520152015201520152015201520152") (owner "Xilinx"))
              (property INIT_1C (string "0152015201520152015201520152015201520152015201520152015201520152") (owner "Xilinx"))
              (property INIT_1D (string "0152015201520152015201520152015201520152015201520152015201520152") (owner "Xilinx"))
              (property INIT_1E (string "0152015201520152015201520152015201520152015201520152015201520152") (owner "Xilinx"))
              (property INIT_1F (string "0152015201520152015201520152015201520152015201520152015201520152") (owner "Xilinx"))
              (property INIT_20 (string "0152015201520152015201520152015201520152015201520152015201520152") (owner "Xilinx"))
              (property INIT_21 (string "0056005600560056005600560052005200520152015201520152015201520152") (owner "Xilinx"))
              (property INIT_22 (string "0056005600560056005600560056005600560056005600560056005600560056") (owner "Xilinx"))
              (property INIT_23 (string "0056005600560056005600560056005600560056005600560056005600560056") (owner "Xilinx"))
              (property INIT_24 (string "0056005600560056005600560056005600560056005600560056005600560056") (owner "Xilinx"))
              (property INIT_25 (string "0056005600560056005600560056005600560056005600560056005600560056") (owner "Xilinx"))
              (property INIT_26 (string "0056005600560056005600560056005600560056005600560056005600560056") (owner "Xilinx"))
              (property INIT_27 (string "0056005600560056005600560056005600560056005600560056005600560056") (owner "Xilinx"))
              (property INIT_28 (string "0052005200520052005200520052005200520052005200520052005200520056") (owner "Xilinx"))
              (property INIT_29 (string "0052005200520052005200520052005200520052005200520052005200520052") (owner "Xilinx"))
              (property INIT_2A (string "0052005200520052005200520052005200520052005200520052005200520052") (owner "Xilinx"))
              (property INIT_2B (string "0052005200520052005200520052005200520052005200520052005200520052") (owner "Xilinx"))
              (property INIT_2C (string "0052005200520052005200520052005200520052005200520052005200520052") (owner "Xilinx"))
              (property INIT_2D (string "0012001200120012001200520052005200520052005200520052005200520052") (owner "Xilinx"))
              (property INIT_2E (string "0012001200120012001200120012001200120012001200120012001200120012") (owner "Xilinx"))
              (property INIT_2F (string "0012001200120012001200120012001200120012001200120012001200120012") (owner "Xilinx"))
              (property INIT_30 (string "0012001200120012001200120012001200120012001200120012001200120012") (owner "Xilinx"))
              (property INIT_31 (string "0012001200120012001200120012001200120012001200120012001200120012") (owner "Xilinx"))
              (property INIT_32 (string "0012001200120012001200120012001200120012001200120012001200120012") (owner "Xilinx"))
              (property INIT_33 (string "0012001200120012001200120012001200120012001200120012001200120012") (owner "Xilinx"))
              (property INIT_34 (string "0012001200120012001200120012001200120012001200120012001200120012") (owner "Xilinx"))
              (property INIT_35 (string "0012001200120012001200120012001200120012001200120012001200120012") (owner "Xilinx"))
              (property INIT_36 (string "0012001200120012001200120012001200120012001200120012001200120012") (owner "Xilinx"))
              (property INIT_37 (string "0012001200120012001200120012001200120012001200120012001200120012") (owner "Xilinx"))
              (property INIT_38 (string "0012001200120012001200120012001200120012001200120012001200120012") (owner "Xilinx"))
              (property INIT_39 (string "0012001200120012001200120012001200120012001200120012001200120012") (owner "Xilinx"))
              (property INIT_3A (string "0012001200120012001200120012001200120012001200120012001200120012") (owner "Xilinx"))
              (property INIT_3B (string "0012001200120012001200120012001200120012001200120012001200120012") (owner "Xilinx"))
              (property INIT_3C (string "0012001200120012001200120012001200120012001200120012001200120012") (owner "Xilinx"))
              (property INIT_3D (string "0012001200120012001200120012001200120012001200120012001200120012") (owner "Xilinx"))
              (property INIT_3E (string "0012001200120012001200120012001200120012001200120012001200120012") (owner "Xilinx"))
              (property INIT_3F (string "0012001200120012001200120012001200120012001200120012001200120012") (owner "Xilinx"))
              (property INIT_A (string "000000000") (owner "Xilinx"))
              (property INIT_B (string "000000000") (owner "Xilinx"))
              (property INIT_FILE (string "NONE") (owner "Xilinx"))
              (property RSTTYPE (string "SYNC") (owner "Xilinx"))
              (property RST_PRIORITY_A (string "CE") (owner "Xilinx"))
              (property RST_PRIORITY_B (string "CE") (owner "Xilinx"))
              (property SIM_COLLISION_CHECK (string "ALL") (owner "Xilinx"))
              (property SIM_DEVICE (string "SPARTAN6") (owner "Xilinx"))
              (property SRVAL_A (string "000000000") (owner "Xilinx"))
              (property SRVAL_B (string "000000000") (owner "Xilinx"))
              (property WRITE_MODE_A (string "WRITE_FIRST") (owner "Xilinx"))
              (property WRITE_MODE_B (string "WRITE_FIRST") (owner "Xilinx"))
            )
            (net N1
              (joined
                (portRef G (instanceRef XST_GND))
                (portRef (member ADDRA 10) (instanceRef U0_xst_blk_mem_generator_gnative_mem_map_bmg_native_mem_map_blk_mem_gen_valid_cstr_ramloop_0__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member ADDRA 11) (instanceRef U0_xst_blk_mem_generator_gnative_mem_map_bmg_native_mem_map_blk_mem_gen_valid_cstr_ramloop_0__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member ADDRA 12) (instanceRef U0_xst_blk_mem_generator_gnative_mem_map_bmg_native_mem_map_blk_mem_gen_valid_cstr_ramloop_0__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member ADDRA 13) (instanceRef U0_xst_blk_mem_generator_gnative_mem_map_bmg_native_mem_map_blk_mem_gen_valid_cstr_ramloop_0__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member ADDRB 0) (instanceRef U0_xst_blk_mem_generator_gnative_mem_map_bmg_native_mem_map_blk_mem_gen_valid_cstr_ramloop_0__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member ADDRB 1) (instanceRef U0_xst_blk_mem_generator_gnative_mem_map_bmg_native_mem_map_blk_mem_gen_valid_cstr_ramloop_0__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member ADDRB 2) (instanceRef U0_xst_blk_mem_generator_gnative_mem_map_bmg_native_mem_map_blk_mem_gen_valid_cstr_ramloop_0__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member ADDRB 3) (instanceRef U0_xst_blk_mem_generator_gnative_mem_map_bmg_native_mem_map_blk_mem_gen_valid_cstr_ramloop_0__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member ADDRB 4) (instanceRef U0_xst_blk_mem_generator_gnative_mem_map_bmg_native_mem_map_blk_mem_gen_valid_cstr_ramloop_0__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member ADDRB 5) (instanceRef U0_xst_blk_mem_generator_gnative_mem_map_bmg_native_mem_map_blk_mem_gen_valid_cstr_ramloop_0__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member ADDRB 6) (instanceRef U0_xst_blk_mem_generator_gnative_mem_map_bmg_native_mem_map_blk_mem_gen_valid_cstr_ramloop_0__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member ADDRB 7) (instanceRef U0_xst_blk_mem_generator_gnative_mem_map_bmg_native_mem_map_blk_mem_gen_valid_cstr_ramloop_0__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member ADDRB 8) (instanceRef U0_xst_blk_mem_generator_gnative_mem_map_bmg_native_mem_map_blk_mem_gen_valid_cstr_ramloop_0__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member ADDRB 9) (instanceRef U0_xst_blk_mem_generator_gnative_mem_map_bmg_native_mem_map_blk_mem_gen_valid_cstr_ramloop_0__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member ADDRB 10) (instanceRef U0_xst_blk_mem_generator_gnative_mem_map_bmg_native_mem_map_blk_mem_gen_valid_cstr_ramloop_0__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member ADDRB 11) (instanceRef U0_xst_blk_mem_generator_gnative_mem_map_bmg_native_mem_map_blk_mem_gen_valid_cstr_ramloop_0__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member ADDRB 12) (instanceRef U0_xst_blk_mem_generator_gnative_mem_map_bmg_native_mem_map_blk_mem_gen_valid_cstr_ramloop_0__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member ADDRB 13) (instanceRef U0_xst_blk_mem_generator_gnative_mem_map_bmg_native_mem_map_blk_mem_gen_valid_cstr_ramloop_0__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIA 0) (instanceRef U0_xst_blk_mem_generator_gnative_mem_map_bmg_native_mem_map_blk_mem_gen_valid_cstr_ramloop_0__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIA 1) (instanceRef U0_xst_blk_mem_generator_gnative_mem_map_bmg_native_mem_map_blk_mem_gen_valid_cstr_ramloop_0__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIA 2) (instanceRef U0_xst_blk_mem_generator_gnative_mem_map_bmg_native_mem_map_blk_mem_gen_valid_cstr_ramloop_0__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIA 3) (instanceRef U0_xst_blk_mem_generator_gnative_mem_map_bmg_native_mem_map_blk_mem_gen_valid_cstr_ramloop_0__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIA 4) (instanceRef U0_xst_blk_mem_generator_gnative_mem_map_bmg_native_mem_map_blk_mem_gen_valid_cstr_ramloop_0__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIA 5) (instanceRef U0_xst_blk_mem_generator_gnative_mem_map_bmg_native_mem_map_blk_mem_gen_valid_cstr_ramloop_0__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIA 6) (instanceRef U0_xst_blk_mem_generator_gnative_mem_map_bmg_native_mem_map_blk_mem_gen_valid_cstr_ramloop_0__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIA 7) (instanceRef U0_xst_blk_mem_generator_gnative_mem_map_bmg_native_mem_map_blk_mem_gen_valid_cstr_ramloop_0__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIA 8) (instanceRef U0_xst_blk_mem_generator_gnative_mem_map_bmg_native_mem_map_blk_mem_gen_valid_cstr_ramloop_0__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIA 9) (instanceRef U0_xst_blk_mem_generator_gnative_mem_map_bmg_native_mem_map_blk_mem_gen_valid_cstr_ramloop_0__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIA 10) (instanceRef U0_xst_blk_mem_generator_gnative_mem_map_bmg_native_mem_map_blk_mem_gen_valid_cstr_ramloop_0__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIA 11) (instanceRef U0_xst_blk_mem_generator_gnative_mem_map_bmg_native_mem_map_blk_mem_gen_valid_cstr_ramloop_0__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIA 12) (instanceRef U0_xst_blk_mem_generator_gnative_mem_map_bmg_native_mem_map_blk_mem_gen_valid_cstr_ramloop_0__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIA 13) (instanceRef U0_xst_blk_mem_generator_gnative_mem_map_bmg_native_mem_map_blk_mem_gen_valid_cstr_ramloop_0__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIA 14) (instanceRef U0_xst_blk_mem_generator_gnative_mem_map_bmg_native_mem_map_blk_mem_gen_valid_cstr_ramloop_0__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIA 15) (instanceRef U0_xst_blk_mem_generator_gnative_mem_map_bmg_native_mem_map_blk_mem_gen_valid_cstr_ramloop_0__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIA 16) (instanceRef U0_xst_blk_mem_generator_gnative_mem_map_bmg_native_mem_map_blk_mem_gen_valid_cstr_ramloop_0__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIA 17) (instanceRef U0_xst_blk_mem_generator_gnative_mem_map_bmg_native_mem_map_blk_mem_gen_valid_cstr_ramloop_0__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIA 18) (instanceRef U0_xst_blk_mem_generator_gnative_mem_map_bmg_native_mem_map_blk_mem_gen_valid_cstr_ramloop_0__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIA 19) (instanceRef U0_xst_blk_mem_generator_gnative_mem_map_bmg_native_mem_map_blk_mem_gen_valid_cstr_ramloop_0__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIA 20) (instanceRef U0_xst_blk_mem_generator_gnative_mem_map_bmg_native_mem_map_blk_mem_gen_valid_cstr_ramloop_0__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIA 21) (instanceRef U0_xst_blk_mem_generator_gnative_mem_map_bmg_native_mem_map_blk_mem_gen_valid_cstr_ramloop_0__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIA 22) (instanceRef U0_xst_blk_mem_generator_gnative_mem_map_bmg_native_mem_map_blk_mem_gen_valid_cstr_ramloop_0__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIA 23) (instanceRef U0_xst_blk_mem_generator_gnative_mem_map_bmg_native_mem_map_blk_mem_gen_valid_cstr_ramloop_0__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIA 24) (instanceRef U0_xst_blk_mem_generator_gnative_mem_map_bmg_native_mem_map_blk_mem_gen_valid_cstr_ramloop_0__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIA 25) (instanceRef U0_xst_blk_mem_generator_gnative_mem_map_bmg_native_mem_map_blk_mem_gen_valid_cstr_ramloop_0__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIA 26) (instanceRef U0_xst_blk_mem_generator_gnative_mem_map_bmg_native_mem_map_blk_mem_gen_valid_cstr_ramloop_0__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIA 27) (instanceRef U0_xst_blk_mem_generator_gnative_mem_map_bmg_native_mem_map_blk_mem_gen_valid_cstr_ramloop_0__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIA 28) (instanceRef U0_xst_blk_mem_generator_gnative_mem_map_bmg_native_mem_map_blk_mem_gen_valid_cstr_ramloop_0__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIA 29) (instanceRef U0_xst_blk_mem_generator_gnative_mem_map_bmg_native_mem_map_blk_mem_gen_valid_cstr_ramloop_0__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIA 30) (instanceRef U0_xst_blk_mem_generator_gnative_mem_map_bmg_native_mem_map_blk_mem_gen_valid_cstr_ramloop_0__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIA 31) (instanceRef U0_xst_blk_mem_generator_gnative_mem_map_bmg_native_mem_map_blk_mem_gen_valid_cstr_ramloop_0__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIB 0) (instanceRef U0_xst_blk_mem_generator_gnative_mem_map_bmg_native_mem_map_blk_mem_gen_valid_cstr_ramloop_0__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIB 1) (instanceRef U0_xst_blk_mem_generator_gnative_mem_map_bmg_native_mem_map_blk_mem_gen_valid_cstr_ramloop_0__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIB 2) (instanceRef U0_xst_blk_mem_generator_gnative_mem_map_bmg_native_mem_map_blk_mem_gen_valid_cstr_ramloop_0__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIB 3) (instanceRef U0_xst_blk_mem_generator_gnative_mem_map_bmg_native_mem_map_blk_mem_gen_valid_cstr_ramloop_0__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIB 4) (instanceRef U0_xst_blk_mem_generator_gnative_mem_map_bmg_native_mem_map_blk_mem_gen_valid_cstr_ramloop_0__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIB 5) (instanceRef U0_xst_blk_mem_generator_gnative_mem_map_bmg_native_mem_map_blk_mem_gen_valid_cstr_ramloop_0__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIB 6) (instanceRef U0_xst_blk_mem_generator_gnative_mem_map_bmg_native_mem_map_blk_mem_gen_valid_cstr_ramloop_0__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIB 7) (instanceRef U0_xst_blk_mem_generator_gnative_mem_map_bmg_native_mem_map_blk_mem_gen_valid_cstr_ramloop_0__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIB 8) (instanceRef U0_xst_blk_mem_generator_gnative_mem_map_bmg_native_mem_map_blk_mem_gen_valid_cstr_ramloop_0__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIB 9) (instanceRef U0_xst_blk_mem_generator_gnative_mem_map_bmg_native_mem_map_blk_mem_gen_valid_cstr_ramloop_0__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIB 10) (instanceRef U0_xst_blk_mem_generator_gnative_mem_map_bmg_native_mem_map_blk_mem_gen_valid_cstr_ramloop_0__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIB 11) (instanceRef U0_xst_blk_mem_generator_gnative_mem_map_bmg_native_mem_map_blk_mem_gen_valid_cstr_ramloop_0__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIB 12) (instanceRef U0_xst_blk_mem_generator_gnative_mem_map_bmg_native_mem_map_blk_mem_gen_valid_cstr_ramloop_0__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIB 13) (instanceRef U0_xst_blk_mem_generator_gnative_mem_map_bmg_native_mem_map_blk_mem_gen_valid_cstr_ramloop_0__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIB 14) (instanceRef U0_xst_blk_mem_generator_gnative_mem_map_bmg_native_mem_map_blk_mem_gen_valid_cstr_ramloop_0__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIB 15) (instanceRef U0_xst_blk_mem_generator_gnative_mem_map_bmg_native_mem_map_blk_mem_gen_valid_cstr_ramloop_0__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIB 16) (instanceRef U0_xst_blk_mem_generator_gnative_mem_map_bmg_native_mem_map_blk_mem_gen_valid_cstr_ramloop_0__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIB 17) (instanceRef U0_xst_blk_mem_generator_gnative_mem_map_bmg_native_mem_map_blk_mem_gen_valid_cstr_ramloop_0__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIB 18) (instanceRef U0_xst_blk_mem_generator_gnative_mem_map_bmg_native_mem_map_blk_mem_gen_valid_cstr_ramloop_0__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIB 19) (instanceRef U0_xst_blk_mem_generator_gnative_mem_map_bmg_native_mem_map_blk_mem_gen_valid_cstr_ramloop_0__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIB 20) (instanceRef U0_xst_blk_mem_generator_gnative_mem_map_bmg_native_mem_map_blk_mem_gen_valid_cstr_ramloop_0__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIB 21) (instanceRef U0_xst_blk_mem_generator_gnative_mem_map_bmg_native_mem_map_blk_mem_gen_valid_cstr_ramloop_0__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIB 22) (instanceRef U0_xst_blk_mem_generator_gnative_mem_map_bmg_native_mem_map_blk_mem_gen_valid_cstr_ramloop_0__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIB 23) (instanceRef U0_xst_blk_mem_generator_gnative_mem_map_bmg_native_mem_map_blk_mem_gen_valid_cstr_ramloop_0__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIB 24) (instanceRef U0_xst_blk_mem_generator_gnative_mem_map_bmg_native_mem_map_blk_mem_gen_valid_cstr_ramloop_0__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIB 25) (instanceRef U0_xst_blk_mem_generator_gnative_mem_map_bmg_native_mem_map_blk_mem_gen_valid_cstr_ramloop_0__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIB 26) (instanceRef U0_xst_blk_mem_generator_gnative_mem_map_bmg_native_mem_map_blk_mem_gen_valid_cstr_ramloop_0__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIB 27) (instanceRef U0_xst_blk_mem_generator_gnative_mem_map_bmg_native_mem_map_blk_mem_gen_valid_cstr_ramloop_0__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIB 28) (instanceRef U0_xst_blk_mem_generator_gnative_mem_map_bmg_native_mem_map_blk_mem_gen_valid_cstr_ramloop_0__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIB 29) (instanceRef U0_xst_blk_mem_generator_gnative_mem_map_bmg_native_mem_map_blk_mem_gen_valid_cstr_ramloop_0__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIB 30) (instanceRef U0_xst_blk_mem_generator_gnative_mem_map_bmg_native_mem_map_blk_mem_gen_valid_cstr_ramloop_0__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIB 31) (instanceRef U0_xst_blk_mem_generator_gnative_mem_map_bmg_native_mem_map_blk_mem_gen_valid_cstr_ramloop_0__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIPA 0) (instanceRef U0_xst_blk_mem_generator_gnative_mem_map_bmg_native_mem_map_blk_mem_gen_valid_cstr_ramloop_0__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIPA 1) (instanceRef U0_xst_blk_mem_generator_gnative_mem_map_bmg_native_mem_map_blk_mem_gen_valid_cstr_ramloop_0__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIPA 2) (instanceRef U0_xst_blk_mem_generator_gnative_mem_map_bmg_native_mem_map_blk_mem_gen_valid_cstr_ramloop_0__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIPA 3) (instanceRef U0_xst_blk_mem_generator_gnative_mem_map_bmg_native_mem_map_blk_mem_gen_valid_cstr_ramloop_0__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIPB 0) (instanceRef U0_xst_blk_mem_generator_gnative_mem_map_bmg_native_mem_map_blk_mem_gen_valid_cstr_ramloop_0__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIPB 1) (instanceRef U0_xst_blk_mem_generator_gnative_mem_map_bmg_native_mem_map_blk_mem_gen_valid_cstr_ramloop_0__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIPB 2) (instanceRef U0_xst_blk_mem_generator_gnative_mem_map_bmg_native_mem_map_blk_mem_gen_valid_cstr_ramloop_0__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIPB 3) (instanceRef U0_xst_blk_mem_generator_gnative_mem_map_bmg_native_mem_map_blk_mem_gen_valid_cstr_ramloop_0__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member WEA 0) (instanceRef U0_xst_blk_mem_generator_gnative_mem_map_bmg_native_mem_map_blk_mem_gen_valid_cstr_ramloop_0__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member WEA 1) (instanceRef U0_xst_blk_mem_generator_gnative_mem_map_bmg_native_mem_map_blk_mem_gen_valid_cstr_ramloop_0__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member WEA 2) (instanceRef U0_xst_blk_mem_generator_gnative_mem_map_bmg_native_mem_map_blk_mem_gen_valid_cstr_ramloop_0__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member WEA 3) (instanceRef U0_xst_blk_mem_generator_gnative_mem_map_bmg_native_mem_map_blk_mem_gen_valid_cstr_ramloop_0__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member WEB 0) (instanceRef U0_xst_blk_mem_generator_gnative_mem_map_bmg_native_mem_map_blk_mem_gen_valid_cstr_ramloop_0__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member WEB 1) (instanceRef U0_xst_blk_mem_generator_gnative_mem_map_bmg_native_mem_map_blk_mem_gen_valid_cstr_ramloop_0__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member WEB 2) (instanceRef U0_xst_blk_mem_generator_gnative_mem_map_bmg_native_mem_map_blk_mem_gen_valid_cstr_ramloop_0__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member WEB 3) (instanceRef U0_xst_blk_mem_generator_gnative_mem_map_bmg_native_mem_map_blk_mem_gen_valid_cstr_ramloop_0__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef CLKB
 (instanceRef U0_xst_blk_mem_generator_gnative_mem_map_bmg_native_mem_map_blk_mem_gen_valid_cstr_ramloop_0__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef ENB
 (instanceRef U0_xst_blk_mem_generator_gnative_mem_map_bmg_native_mem_map_blk_mem_gen_valid_cstr_ramloop_0__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef REGCEA
 (instanceRef U0_xst_blk_mem_generator_gnative_mem_map_bmg_native_mem_map_blk_mem_gen_valid_cstr_ramloop_0__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef REGCEB
 (instanceRef U0_xst_blk_mem_generator_gnative_mem_map_bmg_native_mem_map_blk_mem_gen_valid_cstr_ramloop_0__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef RSTB
 (instanceRef U0_xst_blk_mem_generator_gnative_mem_map_bmg_native_mem_map_blk_mem_gen_valid_cstr_ramloop_0__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member ADDRA 10) (instanceRef U0_xst_blk_mem_generator_gnative_mem_map_bmg_native_mem_map_blk_mem_gen_valid_cstr_ramloop_1__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member ADDRA 11) (instanceRef U0_xst_blk_mem_generator_gnative_mem_map_bmg_native_mem_map_blk_mem_gen_valid_cstr_ramloop_1__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member ADDRA 12) (instanceRef U0_xst_blk_mem_generator_gnative_mem_map_bmg_native_mem_map_blk_mem_gen_valid_cstr_ramloop_1__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member ADDRA 13) (instanceRef U0_xst_blk_mem_generator_gnative_mem_map_bmg_native_mem_map_blk_mem_gen_valid_cstr_ramloop_1__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member ADDRB 0) (instanceRef U0_xst_blk_mem_generator_gnative_mem_map_bmg_native_mem_map_blk_mem_gen_valid_cstr_ramloop_1__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member ADDRB 1) (instanceRef U0_xst_blk_mem_generator_gnative_mem_map_bmg_native_mem_map_blk_mem_gen_valid_cstr_ramloop_1__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member ADDRB 2) (instanceRef U0_xst_blk_mem_generator_gnative_mem_map_bmg_native_mem_map_blk_mem_gen_valid_cstr_ramloop_1__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member ADDRB 3) (instanceRef U0_xst_blk_mem_generator_gnative_mem_map_bmg_native_mem_map_blk_mem_gen_valid_cstr_ramloop_1__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member ADDRB 4) (instanceRef U0_xst_blk_mem_generator_gnative_mem_map_bmg_native_mem_map_blk_mem_gen_valid_cstr_ramloop_1__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member ADDRB 5) (instanceRef U0_xst_blk_mem_generator_gnative_mem_map_bmg_native_mem_map_blk_mem_gen_valid_cstr_ramloop_1__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member ADDRB 6) (instanceRef U0_xst_blk_mem_generator_gnative_mem_map_bmg_native_mem_map_blk_mem_gen_valid_cstr_ramloop_1__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member ADDRB 7) (instanceRef U0_xst_blk_mem_generator_gnative_mem_map_bmg_native_mem_map_blk_mem_gen_valid_cstr_ramloop_1__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member ADDRB 8) (instanceRef U0_xst_blk_mem_generator_gnative_mem_map_bmg_native_mem_map_blk_mem_gen_valid_cstr_ramloop_1__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member ADDRB 9) (instanceRef U0_xst_blk_mem_generator_gnative_mem_map_bmg_native_mem_map_blk_mem_gen_valid_cstr_ramloop_1__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member ADDRB 10) (instanceRef U0_xst_blk_mem_generator_gnative_mem_map_bmg_native_mem_map_blk_mem_gen_valid_cstr_ramloop_1__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member ADDRB 11) (instanceRef U0_xst_blk_mem_generator_gnative_mem_map_bmg_native_mem_map_blk_mem_gen_valid_cstr_ramloop_1__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member ADDRB 12) (instanceRef U0_xst_blk_mem_generator_gnative_mem_map_bmg_native_mem_map_blk_mem_gen_valid_cstr_ramloop_1__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member ADDRB 13) (instanceRef U0_xst_blk_mem_generator_gnative_mem_map_bmg_native_mem_map_blk_mem_gen_valid_cstr_ramloop_1__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIA 0) (instanceRef U0_xst_blk_mem_generator_gnative_mem_map_bmg_native_mem_map_blk_mem_gen_valid_cstr_ramloop_1__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIA 1) (instanceRef U0_xst_blk_mem_generator_gnative_mem_map_bmg_native_mem_map_blk_mem_gen_valid_cstr_ramloop_1__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIA 2) (instanceRef U0_xst_blk_mem_generator_gnative_mem_map_bmg_native_mem_map_blk_mem_gen_valid_cstr_ramloop_1__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIA 3) (instanceRef U0_xst_blk_mem_generator_gnative_mem_map_bmg_native_mem_map_blk_mem_gen_valid_cstr_ramloop_1__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIA 4) (instanceRef U0_xst_blk_mem_generator_gnative_mem_map_bmg_native_mem_map_blk_mem_gen_valid_cstr_ramloop_1__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIA 5) (instanceRef U0_xst_blk_mem_generator_gnative_mem_map_bmg_native_mem_map_blk_mem_gen_valid_cstr_ramloop_1__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIA 6) (instanceRef U0_xst_blk_mem_generator_gnative_mem_map_bmg_native_mem_map_blk_mem_gen_valid_cstr_ramloop_1__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIA 7) (instanceRef U0_xst_blk_mem_generator_gnative_mem_map_bmg_native_mem_map_blk_mem_gen_valid_cstr_ramloop_1__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIA 8) (instanceRef U0_xst_blk_mem_generator_gnative_mem_map_bmg_native_mem_map_blk_mem_gen_valid_cstr_ramloop_1__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIA 9) (instanceRef U0_xst_blk_mem_generator_gnative_mem_map_bmg_native_mem_map_blk_mem_gen_valid_cstr_ramloop_1__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIA 10) (instanceRef U0_xst_blk_mem_generator_gnative_mem_map_bmg_native_mem_map_blk_mem_gen_valid_cstr_ramloop_1__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIA 11) (instanceRef U0_xst_blk_mem_generator_gnative_mem_map_bmg_native_mem_map_blk_mem_gen_valid_cstr_ramloop_1__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIA 12) (instanceRef U0_xst_blk_mem_generator_gnative_mem_map_bmg_native_mem_map_blk_mem_gen_valid_cstr_ramloop_1__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIA 13) (instanceRef U0_xst_blk_mem_generator_gnative_mem_map_bmg_native_mem_map_blk_mem_gen_valid_cstr_ramloop_1__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIA 14) (instanceRef U0_xst_blk_mem_generator_gnative_mem_map_bmg_native_mem_map_blk_mem_gen_valid_cstr_ramloop_1__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIA 15) (instanceRef U0_xst_blk_mem_generator_gnative_mem_map_bmg_native_mem_map_blk_mem_gen_valid_cstr_ramloop_1__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIA 16) (instanceRef U0_xst_blk_mem_generator_gnative_mem_map_bmg_native_mem_map_blk_mem_gen_valid_cstr_ramloop_1__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIA 17) (instanceRef U0_xst_blk_mem_generator_gnative_mem_map_bmg_native_mem_map_blk_mem_gen_valid_cstr_ramloop_1__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIA 18) (instanceRef U0_xst_blk_mem_generator_gnative_mem_map_bmg_native_mem_map_blk_mem_gen_valid_cstr_ramloop_1__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIA 19) (instanceRef U0_xst_blk_mem_generator_gnative_mem_map_bmg_native_mem_map_blk_mem_gen_valid_cstr_ramloop_1__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIA 20) (instanceRef U0_xst_blk_mem_generator_gnative_mem_map_bmg_native_mem_map_blk_mem_gen_valid_cstr_ramloop_1__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIA 21) (instanceRef U0_xst_blk_mem_generator_gnative_mem_map_bmg_native_mem_map_blk_mem_gen_valid_cstr_ramloop_1__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIA 22) (instanceRef U0_xst_blk_mem_generator_gnative_mem_map_bmg_native_mem_map_blk_mem_gen_valid_cstr_ramloop_1__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIA 23) (instanceRef U0_xst_blk_mem_generator_gnative_mem_map_bmg_native_mem_map_blk_mem_gen_valid_cstr_ramloop_1__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIA 24) (instanceRef U0_xst_blk_mem_generator_gnative_mem_map_bmg_native_mem_map_blk_mem_gen_valid_cstr_ramloop_1__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIA 25) (instanceRef U0_xst_blk_mem_generator_gnative_mem_map_bmg_native_mem_map_blk_mem_gen_valid_cstr_ramloop_1__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIA 26) (instanceRef U0_xst_blk_mem_generator_gnative_mem_map_bmg_native_mem_map_blk_mem_gen_valid_cstr_ramloop_1__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIA 27) (instanceRef U0_xst_blk_mem_generator_gnative_mem_map_bmg_native_mem_map_blk_mem_gen_valid_cstr_ramloop_1__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIA 28) (instanceRef U0_xst_blk_mem_generator_gnative_mem_map_bmg_native_mem_map_blk_mem_gen_valid_cstr_ramloop_1__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIA 29) (instanceRef U0_xst_blk_mem_generator_gnative_mem_map_bmg_native_mem_map_blk_mem_gen_valid_cstr_ramloop_1__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIA 30) (instanceRef U0_xst_blk_mem_generator_gnative_mem_map_bmg_native_mem_map_blk_mem_gen_valid_cstr_ramloop_1__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIA 31) (instanceRef U0_xst_blk_mem_generator_gnative_mem_map_bmg_native_mem_map_blk_mem_gen_valid_cstr_ramloop_1__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIB 0) (instanceRef U0_xst_blk_mem_generator_gnative_mem_map_bmg_native_mem_map_blk_mem_gen_valid_cstr_ramloop_1__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIB 1) (instanceRef U0_xst_blk_mem_generator_gnative_mem_map_bmg_native_mem_map_blk_mem_gen_valid_cstr_ramloop_1__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIB 2) (instanceRef U0_xst_blk_mem_generator_gnative_mem_map_bmg_native_mem_map_blk_mem_gen_valid_cstr_ramloop_1__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIB 3) (instanceRef U0_xst_blk_mem_generator_gnative_mem_map_bmg_native_mem_map_blk_mem_gen_valid_cstr_ramloop_1__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIB 4) (instanceRef U0_xst_blk_mem_generator_gnative_mem_map_bmg_native_mem_map_blk_mem_gen_valid_cstr_ramloop_1__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIB 5) (instanceRef U0_xst_blk_mem_generator_gnative_mem_map_bmg_native_mem_map_blk_mem_gen_valid_cstr_ramloop_1__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIB 6) (instanceRef U0_xst_blk_mem_generator_gnative_mem_map_bmg_native_mem_map_blk_mem_gen_valid_cstr_ramloop_1__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIB 7) (instanceRef U0_xst_blk_mem_generator_gnative_mem_map_bmg_native_mem_map_blk_mem_gen_valid_cstr_ramloop_1__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIB 8) (instanceRef U0_xst_blk_mem_generator_gnative_mem_map_bmg_native_mem_map_blk_mem_gen_valid_cstr_ramloop_1__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIB 9) (instanceRef U0_xst_blk_mem_generator_gnative_mem_map_bmg_native_mem_map_blk_mem_gen_valid_cstr_ramloop_1__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIB 10) (instanceRef U0_xst_blk_mem_generator_gnative_mem_map_bmg_native_mem_map_blk_mem_gen_valid_cstr_ramloop_1__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIB 11) (instanceRef U0_xst_blk_mem_generator_gnative_mem_map_bmg_native_mem_map_blk_mem_gen_valid_cstr_ramloop_1__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIB 12) (instanceRef U0_xst_blk_mem_generator_gnative_mem_map_bmg_native_mem_map_blk_mem_gen_valid_cstr_ramloop_1__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIB 13) (instanceRef U0_xst_blk_mem_generator_gnative_mem_map_bmg_native_mem_map_blk_mem_gen_valid_cstr_ramloop_1__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIB 14) (instanceRef U0_xst_blk_mem_generator_gnative_mem_map_bmg_native_mem_map_blk_mem_gen_valid_cstr_ramloop_1__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIB 15) (instanceRef U0_xst_blk_mem_generator_gnative_mem_map_bmg_native_mem_map_blk_mem_gen_valid_cstr_ramloop_1__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIB 16) (instanceRef U0_xst_blk_mem_generator_gnative_mem_map_bmg_native_mem_map_blk_mem_gen_valid_cstr_ramloop_1__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIB 17) (instanceRef U0_xst_blk_mem_generator_gnative_mem_map_bmg_native_mem_map_blk_mem_gen_valid_cstr_ramloop_1__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIB 18) (instanceRef U0_xst_blk_mem_generator_gnative_mem_map_bmg_native_mem_map_blk_mem_gen_valid_cstr_ramloop_1__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIB 19) (instanceRef U0_xst_blk_mem_generator_gnative_mem_map_bmg_native_mem_map_blk_mem_gen_valid_cstr_ramloop_1__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIB 20) (instanceRef U0_xst_blk_mem_generator_gnative_mem_map_bmg_native_mem_map_blk_mem_gen_valid_cstr_ramloop_1__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIB 21) (instanceRef U0_xst_blk_mem_generator_gnative_mem_map_bmg_native_mem_map_blk_mem_gen_valid_cstr_ramloop_1__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIB 22) (instanceRef U0_xst_blk_mem_generator_gnative_mem_map_bmg_native_mem_map_blk_mem_gen_valid_cstr_ramloop_1__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIB 23) (instanceRef U0_xst_blk_mem_generator_gnative_mem_map_bmg_native_mem_map_blk_mem_gen_valid_cstr_ramloop_1__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIB 24) (instanceRef U0_xst_blk_mem_generator_gnative_mem_map_bmg_native_mem_map_blk_mem_gen_valid_cstr_ramloop_1__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIB 25) (instanceRef U0_xst_blk_mem_generator_gnative_mem_map_bmg_native_mem_map_blk_mem_gen_valid_cstr_ramloop_1__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIB 26) (instanceRef U0_xst_blk_mem_generator_gnative_mem_map_bmg_native_mem_map_blk_mem_gen_valid_cstr_ramloop_1__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIB 27) (instanceRef U0_xst_blk_mem_generator_gnative_mem_map_bmg_native_mem_map_blk_mem_gen_valid_cstr_ramloop_1__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIB 28) (instanceRef U0_xst_blk_mem_generator_gnative_mem_map_bmg_native_mem_map_blk_mem_gen_valid_cstr_ramloop_1__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIB 29) (instanceRef U0_xst_blk_mem_generator_gnative_mem_map_bmg_native_mem_map_blk_mem_gen_valid_cstr_ramloop_1__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIB 30) (instanceRef U0_xst_blk_mem_generator_gnative_mem_map_bmg_native_mem_map_blk_mem_gen_valid_cstr_ramloop_1__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIB 31) (instanceRef U0_xst_blk_mem_generator_gnative_mem_map_bmg_native_mem_map_blk_mem_gen_valid_cstr_ramloop_1__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIPA 0) (instanceRef U0_xst_blk_mem_generator_gnative_mem_map_bmg_native_mem_map_blk_mem_gen_valid_cstr_ramloop_1__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIPA 1) (instanceRef U0_xst_blk_mem_generator_gnative_mem_map_bmg_native_mem_map_blk_mem_gen_valid_cstr_ramloop_1__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIPA 2) (instanceRef U0_xst_blk_mem_generator_gnative_mem_map_bmg_native_mem_map_blk_mem_gen_valid_cstr_ramloop_1__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIPA 3) (instanceRef U0_xst_blk_mem_generator_gnative_mem_map_bmg_native_mem_map_blk_mem_gen_valid_cstr_ramloop_1__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIPB 0) (instanceRef U0_xst_blk_mem_generator_gnative_mem_map_bmg_native_mem_map_blk_mem_gen_valid_cstr_ramloop_1__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIPB 1) (instanceRef U0_xst_blk_mem_generator_gnative_mem_map_bmg_native_mem_map_blk_mem_gen_valid_cstr_ramloop_1__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIPB 2) (instanceRef U0_xst_blk_mem_generator_gnative_mem_map_bmg_native_mem_map_blk_mem_gen_valid_cstr_ramloop_1__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIPB 3) (instanceRef U0_xst_blk_mem_generator_gnative_mem_map_bmg_native_mem_map_blk_mem_gen_valid_cstr_ramloop_1__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member WEA 0) (instanceRef U0_xst_blk_mem_generator_gnative_mem_map_bmg_native_mem_map_blk_mem_gen_valid_cstr_ramloop_1__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member WEA 1) (instanceRef U0_xst_blk_mem_generator_gnative_mem_map_bmg_native_mem_map_blk_mem_gen_valid_cstr_ramloop_1__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member WEA 2) (instanceRef U0_xst_blk_mem_generator_gnative_mem_map_bmg_native_mem_map_blk_mem_gen_valid_cstr_ramloop_1__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member WEA 3) (instanceRef U0_xst_blk_mem_generator_gnative_mem_map_bmg_native_mem_map_blk_mem_gen_valid_cstr_ramloop_1__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member WEB 0) (instanceRef U0_xst_blk_mem_generator_gnative_mem_map_bmg_native_mem_map_blk_mem_gen_valid_cstr_ramloop_1__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member WEB 1) (instanceRef U0_xst_blk_mem_generator_gnative_mem_map_bmg_native_mem_map_blk_mem_gen_valid_cstr_ramloop_1__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member WEB 2) (instanceRef U0_xst_blk_mem_generator_gnative_mem_map_bmg_native_mem_map_blk_mem_gen_valid_cstr_ramloop_1__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member WEB 3) (instanceRef U0_xst_blk_mem_generator_gnative_mem_map_bmg_native_mem_map_blk_mem_gen_valid_cstr_ramloop_1__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef CLKB
 (instanceRef U0_xst_blk_mem_generator_gnative_mem_map_bmg_native_mem_map_blk_mem_gen_valid_cstr_ramloop_1__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef ENB
 (instanceRef U0_xst_blk_mem_generator_gnative_mem_map_bmg_native_mem_map_blk_mem_gen_valid_cstr_ramloop_1__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef REGCEA
 (instanceRef U0_xst_blk_mem_generator_gnative_mem_map_bmg_native_mem_map_blk_mem_gen_valid_cstr_ramloop_1__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef REGCEB
 (instanceRef U0_xst_blk_mem_generator_gnative_mem_map_bmg_native_mem_map_blk_mem_gen_valid_cstr_ramloop_1__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef RSTB
 (instanceRef U0_xst_blk_mem_generator_gnative_mem_map_bmg_native_mem_map_blk_mem_gen_valid_cstr_ramloop_1__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
              )
            )
            (net (rename douta_0_ "douta<0>")
              (joined
                (portRef (member douta 31))
                (portRef (member DOA 31) (instanceRef U0_xst_blk_mem_generator_gnative_mem_map_bmg_native_mem_map_blk_mem_gen_valid_cstr_ramloop_0__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
              )
            )
            (net (rename douta_1_ "douta<1>")
              (joined
                (portRef (member douta 30))
                (portRef (member DOA 30) (instanceRef U0_xst_blk_mem_generator_gnative_mem_map_bmg_native_mem_map_blk_mem_gen_valid_cstr_ramloop_0__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
              )
            )
            (net (rename douta_2_ "douta<2>")
              (joined
                (portRef (member douta 29))
                (portRef (member DOA 29) (instanceRef U0_xst_blk_mem_generator_gnative_mem_map_bmg_native_mem_map_blk_mem_gen_valid_cstr_ramloop_0__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
              )
            )
            (net (rename douta_3_ "douta<3>")
              (joined
                (portRef (member douta 28))
                (portRef (member DOA 28) (instanceRef U0_xst_blk_mem_generator_gnative_mem_map_bmg_native_mem_map_blk_mem_gen_valid_cstr_ramloop_0__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
              )
            )
            (net (rename douta_4_ "douta<4>")
              (joined
                (portRef (member douta 27))
                (portRef (member DOA 27) (instanceRef U0_xst_blk_mem_generator_gnative_mem_map_bmg_native_mem_map_blk_mem_gen_valid_cstr_ramloop_0__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
              )
            )
            (net (rename douta_5_ "douta<5>")
              (joined
                (portRef (member douta 26))
                (portRef (member DOA 26) (instanceRef U0_xst_blk_mem_generator_gnative_mem_map_bmg_native_mem_map_blk_mem_gen_valid_cstr_ramloop_0__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
              )
            )
            (net (rename douta_6_ "douta<6>")
              (joined
                (portRef (member douta 25))
                (portRef (member DOA 25) (instanceRef U0_xst_blk_mem_generator_gnative_mem_map_bmg_native_mem_map_blk_mem_gen_valid_cstr_ramloop_0__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
              )
            )
            (net (rename douta_7_ "douta<7>")
              (joined
                (portRef (member douta 24))
                (portRef (member DOA 24) (instanceRef U0_xst_blk_mem_generator_gnative_mem_map_bmg_native_mem_map_blk_mem_gen_valid_cstr_ramloop_0__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
              )
            )
            (net (rename douta_8_ "douta<8>")
              (joined
                (portRef (member douta 23))
                (portRef (member DOPA 3) (instanceRef U0_xst_blk_mem_generator_gnative_mem_map_bmg_native_mem_map_blk_mem_gen_valid_cstr_ramloop_0__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
              )
            )
            (net (rename douta_9_ "douta<9>")
              (joined
                (portRef (member douta 22))
                (portRef (member DOA 23) (instanceRef U0_xst_blk_mem_generator_gnative_mem_map_bmg_native_mem_map_blk_mem_gen_valid_cstr_ramloop_0__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
              )
            )
            (net (rename douta_10_ "douta<10>")
              (joined
                (portRef (member douta 21))
                (portRef (member DOA 22) (instanceRef U0_xst_blk_mem_generator_gnative_mem_map_bmg_native_mem_map_blk_mem_gen_valid_cstr_ramloop_0__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
              )
            )
            (net (rename douta_11_ "douta<11>")
              (joined
                (portRef (member douta 20))
                (portRef (member DOA 21) (instanceRef U0_xst_blk_mem_generator_gnative_mem_map_bmg_native_mem_map_blk_mem_gen_valid_cstr_ramloop_0__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
              )
            )
            (net (rename douta_12_ "douta<12>")
              (joined
                (portRef (member douta 19))
                (portRef (member DOA 20) (instanceRef U0_xst_blk_mem_generator_gnative_mem_map_bmg_native_mem_map_blk_mem_gen_valid_cstr_ramloop_0__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
              )
            )
            (net (rename douta_13_ "douta<13>")
              (joined
                (portRef (member douta 18))
                (portRef (member DOA 19) (instanceRef U0_xst_blk_mem_generator_gnative_mem_map_bmg_native_mem_map_blk_mem_gen_valid_cstr_ramloop_0__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
              )
            )
            (net (rename douta_14_ "douta<14>")
              (joined
                (portRef (member douta 17))
                (portRef (member DOA 18) (instanceRef U0_xst_blk_mem_generator_gnative_mem_map_bmg_native_mem_map_blk_mem_gen_valid_cstr_ramloop_0__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
              )
            )
            (net (rename douta_15_ "douta<15>")
              (joined
                (portRef (member douta 16))
                (portRef (member DOA 17) (instanceRef U0_xst_blk_mem_generator_gnative_mem_map_bmg_native_mem_map_blk_mem_gen_valid_cstr_ramloop_0__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
              )
            )
            (net (rename douta_16_ "douta<16>")
              (joined
                (portRef (member douta 15))
                (portRef (member DOA 16) (instanceRef U0_xst_blk_mem_generator_gnative_mem_map_bmg_native_mem_map_blk_mem_gen_valid_cstr_ramloop_0__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
              )
            )
            (net (rename douta_17_ "douta<17>")
              (joined
                (portRef (member douta 14))
                (portRef (member DOPA 2) (instanceRef U0_xst_blk_mem_generator_gnative_mem_map_bmg_native_mem_map_blk_mem_gen_valid_cstr_ramloop_0__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
              )
            )
            (net (rename douta_18_ "douta<18>")
              (joined
                (portRef (member douta 13))
                (portRef (member DOA 31) (instanceRef U0_xst_blk_mem_generator_gnative_mem_map_bmg_native_mem_map_blk_mem_gen_valid_cstr_ramloop_1__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
              )
            )
            (net (rename douta_19_ "douta<19>")
              (joined
                (portRef (member douta 12))
                (portRef (member DOA 30) (instanceRef U0_xst_blk_mem_generator_gnative_mem_map_bmg_native_mem_map_blk_mem_gen_valid_cstr_ramloop_1__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
              )
            )
            (net (rename douta_20_ "douta<20>")
              (joined
                (portRef (member douta 11))
                (portRef (member DOA 29) (instanceRef U0_xst_blk_mem_generator_gnative_mem_map_bmg_native_mem_map_blk_mem_gen_valid_cstr_ramloop_1__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
              )
            )
            (net (rename douta_21_ "douta<21>")
              (joined
                (portRef (member douta 10))
                (portRef (member DOA 28) (instanceRef U0_xst_blk_mem_generator_gnative_mem_map_bmg_native_mem_map_blk_mem_gen_valid_cstr_ramloop_1__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
              )
            )
            (net (rename douta_22_ "douta<22>")
              (joined
                (portRef (member douta 9))
                (portRef (member DOA 27) (instanceRef U0_xst_blk_mem_generator_gnative_mem_map_bmg_native_mem_map_blk_mem_gen_valid_cstr_ramloop_1__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
              )
            )
            (net (rename douta_23_ "douta<23>")
              (joined
                (portRef (member douta 8))
                (portRef (member DOA 26) (instanceRef U0_xst_blk_mem_generator_gnative_mem_map_bmg_native_mem_map_blk_mem_gen_valid_cstr_ramloop_1__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
              )
            )
            (net (rename douta_24_ "douta<24>")
              (joined
                (portRef (member douta 7))
                (portRef (member DOA 25) (instanceRef U0_xst_blk_mem_generator_gnative_mem_map_bmg_native_mem_map_blk_mem_gen_valid_cstr_ramloop_1__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
              )
            )
            (net (rename douta_25_ "douta<25>")
              (joined
                (portRef (member douta 6))
                (portRef (member DOA 23) (instanceRef U0_xst_blk_mem_generator_gnative_mem_map_bmg_native_mem_map_blk_mem_gen_valid_cstr_ramloop_1__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
              )
            )
            (net (rename douta_26_ "douta<26>")
              (joined
                (portRef (member douta 5))
                (portRef (member DOA 22) (instanceRef U0_xst_blk_mem_generator_gnative_mem_map_bmg_native_mem_map_blk_mem_gen_valid_cstr_ramloop_1__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
              )
            )
            (net (rename douta_27_ "douta<27>")
              (joined
                (portRef (member douta 4))
                (portRef (member DOA 21) (instanceRef U0_xst_blk_mem_generator_gnative_mem_map_bmg_native_mem_map_blk_mem_gen_valid_cstr_ramloop_1__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
              )
            )
            (net (rename douta_28_ "douta<28>")
              (joined
                (portRef (member douta 3))
                (portRef (member DOA 20) (instanceRef U0_xst_blk_mem_generator_gnative_mem_map_bmg_native_mem_map_blk_mem_gen_valid_cstr_ramloop_1__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
              )
            )
            (net (rename douta_29_ "douta<29>")
              (joined
                (portRef (member douta 2))
                (portRef (member DOA 19) (instanceRef U0_xst_blk_mem_generator_gnative_mem_map_bmg_native_mem_map_blk_mem_gen_valid_cstr_ramloop_1__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
              )
            )
            (net (rename douta_30_ "douta<30>")
              (joined
                (portRef (member douta 1))
                (portRef (member DOA 18) (instanceRef U0_xst_blk_mem_generator_gnative_mem_map_bmg_native_mem_map_blk_mem_gen_valid_cstr_ramloop_1__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
              )
            )
            (net (rename douta_31_ "douta<31>")
              (joined
                (portRef (member douta 0))
                (portRef (member DOA 17) (instanceRef U0_xst_blk_mem_generator_gnative_mem_map_bmg_native_mem_map_blk_mem_gen_valid_cstr_ramloop_1__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
              )
            )
            (net ena
              (joined
                (portRef ena)
                (portRef ENA
 (instanceRef U0_xst_blk_mem_generator_gnative_mem_map_bmg_native_mem_map_blk_mem_gen_valid_cstr_ramloop_0__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef ENA
 (instanceRef U0_xst_blk_mem_generator_gnative_mem_map_bmg_native_mem_map_blk_mem_gen_valid_cstr_ramloop_1__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
              )
            )
            (net clka
              (joined
                (portRef clka)
                (portRef CLKA
 (instanceRef U0_xst_blk_mem_generator_gnative_mem_map_bmg_native_mem_map_blk_mem_gen_valid_cstr_ramloop_0__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef CLKA
 (instanceRef U0_xst_blk_mem_generator_gnative_mem_map_bmg_native_mem_map_blk_mem_gen_valid_cstr_ramloop_1__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
              )
            )
            (net (rename addra_2_ "addra<2>")
              (joined
                (portRef (member addra 29))
                (portRef (member ADDRA 9) (instanceRef U0_xst_blk_mem_generator_gnative_mem_map_bmg_native_mem_map_blk_mem_gen_valid_cstr_ramloop_0__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member ADDRA 9) (instanceRef U0_xst_blk_mem_generator_gnative_mem_map_bmg_native_mem_map_blk_mem_gen_valid_cstr_ramloop_1__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
              )
            )
            (net (rename addra_3_ "addra<3>")
              (joined
                (portRef (member addra 28))
                (portRef (member ADDRA 8) (instanceRef U0_xst_blk_mem_generator_gnative_mem_map_bmg_native_mem_map_blk_mem_gen_valid_cstr_ramloop_0__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member ADDRA 8) (instanceRef U0_xst_blk_mem_generator_gnative_mem_map_bmg_native_mem_map_blk_mem_gen_valid_cstr_ramloop_1__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
              )
            )
            (net (rename addra_4_ "addra<4>")
              (joined
                (portRef (member addra 27))
                (portRef (member ADDRA 7) (instanceRef U0_xst_blk_mem_generator_gnative_mem_map_bmg_native_mem_map_blk_mem_gen_valid_cstr_ramloop_0__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member ADDRA 7) (instanceRef U0_xst_blk_mem_generator_gnative_mem_map_bmg_native_mem_map_blk_mem_gen_valid_cstr_ramloop_1__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
              )
            )
            (net (rename addra_5_ "addra<5>")
              (joined
                (portRef (member addra 26))
                (portRef (member ADDRA 6) (instanceRef U0_xst_blk_mem_generator_gnative_mem_map_bmg_native_mem_map_blk_mem_gen_valid_cstr_ramloop_0__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member ADDRA 6) (instanceRef U0_xst_blk_mem_generator_gnative_mem_map_bmg_native_mem_map_blk_mem_gen_valid_cstr_ramloop_1__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
              )
            )
            (net (rename addra_6_ "addra<6>")
              (joined
                (portRef (member addra 25))
                (portRef (member ADDRA 5) (instanceRef U0_xst_blk_mem_generator_gnative_mem_map_bmg_native_mem_map_blk_mem_gen_valid_cstr_ramloop_0__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member ADDRA 5) (instanceRef U0_xst_blk_mem_generator_gnative_mem_map_bmg_native_mem_map_blk_mem_gen_valid_cstr_ramloop_1__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
              )
            )
            (net (rename addra_7_ "addra<7>")
              (joined
                (portRef (member addra 24))
                (portRef (member ADDRA 4) (instanceRef U0_xst_blk_mem_generator_gnative_mem_map_bmg_native_mem_map_blk_mem_gen_valid_cstr_ramloop_0__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member ADDRA 4) (instanceRef U0_xst_blk_mem_generator_gnative_mem_map_bmg_native_mem_map_blk_mem_gen_valid_cstr_ramloop_1__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
              )
            )
            (net (rename addra_8_ "addra<8>")
              (joined
                (portRef (member addra 23))
                (portRef (member ADDRA 3) (instanceRef U0_xst_blk_mem_generator_gnative_mem_map_bmg_native_mem_map_blk_mem_gen_valid_cstr_ramloop_0__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member ADDRA 3) (instanceRef U0_xst_blk_mem_generator_gnative_mem_map_bmg_native_mem_map_blk_mem_gen_valid_cstr_ramloop_1__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
              )
            )
            (net (rename addra_9_ "addra<9>")
              (joined
                (portRef (member addra 22))
                (portRef (member ADDRA 2) (instanceRef U0_xst_blk_mem_generator_gnative_mem_map_bmg_native_mem_map_blk_mem_gen_valid_cstr_ramloop_0__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member ADDRA 2) (instanceRef U0_xst_blk_mem_generator_gnative_mem_map_bmg_native_mem_map_blk_mem_gen_valid_cstr_ramloop_1__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
              )
            )
            (net (rename addra_10_ "addra<10>")
              (joined
                (portRef (member addra 21))
                (portRef (member ADDRA 1) (instanceRef U0_xst_blk_mem_generator_gnative_mem_map_bmg_native_mem_map_blk_mem_gen_valid_cstr_ramloop_0__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member ADDRA 1) (instanceRef U0_xst_blk_mem_generator_gnative_mem_map_bmg_native_mem_map_blk_mem_gen_valid_cstr_ramloop_1__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
              )
            )
            (net (rename addra_11_ "addra<11>")
              (joined
                (portRef (member addra 20))
                (portRef (member ADDRA 0) (instanceRef U0_xst_blk_mem_generator_gnative_mem_map_bmg_native_mem_map_blk_mem_gen_valid_cstr_ramloop_0__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef (member ADDRA 0) (instanceRef U0_xst_blk_mem_generator_gnative_mem_map_bmg_native_mem_map_blk_mem_gen_valid_cstr_ramloop_1__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
              )
            )
            (net rsta
              (joined
                (portRef rsta)
                (portRef RSTA
 (instanceRef U0_xst_blk_mem_generator_gnative_mem_map_bmg_native_mem_map_blk_mem_gen_valid_cstr_ramloop_0__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
                (portRef RSTA
 (instanceRef U0_xst_blk_mem_generator_gnative_mem_map_bmg_native_mem_map_blk_mem_gen_valid_cstr_ramloop_1__ram_r_s6_init_ram_SP_SIMPLE_PRIM18_ram))
              )
            )
          )
      )
    )
  )

  (design BLOCKMEM
    (cellRef BLOCKMEM
      (libraryRef BLOCKMEM_lib)
    )
    (property PART (string "6slx150fgg484-3") (owner "Xilinx"))
  )
)

