TimeQuest Timing Analyzer report for 2073_II
Sat Oct 13 19:06:11 2018
Quartus II 64-Bit Version 15.0.0 Build 145 04/22/2015 SJ Full Version


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. TimeQuest Timing Analyzer Summary
  3. Parallel Compilation
  4. Clocks
  5. Slow 1200mV 85C Model Fmax Summary
  6. Timing Closure Recommendations
  7. Slow 1200mV 85C Model Setup Summary
  8. Slow 1200mV 85C Model Hold Summary
  9. Slow 1200mV 85C Model Recovery Summary
 10. Slow 1200mV 85C Model Removal Summary
 11. Slow 1200mV 85C Model Minimum Pulse Width Summary
 12. Slow 1200mV 85C Model Setup: 'statectrl:U14|enalu_latch'
 13. Slow 1200mV 85C Model Setup: 'statectrl:U14|enirin_latch'
 14. Slow 1200mV 85C Model Setup: 'statectrl:U14|dbfbin_latch'
 15. Slow 1200mV 85C Model Setup: 'statectrl:U14|ramin_latch'
 16. Slow 1200mV 85C Model Setup: 'statectrl:U14|ramwt_latch'
 17. Slow 1200mV 85C Model Setup: 'clk_divider:U1|clk_led'
 18. Slow 1200mV 85C Model Setup: 'statectrl:U14|enled_latch'
 19. Slow 1200mV 85C Model Setup: 'rom_new:U4|monostable_trigger:inst3|pulse'
 20. Slow 1200mV 85C Model Setup: 'ir:U5|instruction[10]'
 21. Slow 1200mV 85C Model Setup: 'clk_divider:U1|clk_out'
 22. Slow 1200mV 85C Model Setup: 'statectrl:U14|ramrd_latch'
 23. Slow 1200mV 85C Model Setup: 'clk_input'
 24. Slow 1200mV 85C Model Setup: 'statectrl:U14|nextn_latch'
 25. Slow 1200mV 85C Model Hold: 'clk_divider:U1|clk_out'
 26. Slow 1200mV 85C Model Hold: 'ir:U5|instruction[10]'
 27. Slow 1200mV 85C Model Hold: 'statectrl:U14|dbfbin_latch'
 28. Slow 1200mV 85C Model Hold: 'statectrl:U14|enalu_latch'
 29. Slow 1200mV 85C Model Hold: 'clk_input'
 30. Slow 1200mV 85C Model Hold: 'rom_new:U4|monostable_trigger:inst3|pulse'
 31. Slow 1200mV 85C Model Hold: 'statectrl:U14|enirin_latch'
 32. Slow 1200mV 85C Model Hold: 'statectrl:U14|nextn_latch'
 33. Slow 1200mV 85C Model Hold: 'statectrl:U14|ramwt_latch'
 34. Slow 1200mV 85C Model Hold: 'clk_divider:U1|clk_led'
 35. Slow 1200mV 85C Model Hold: 'statectrl:U14|enled_latch'
 36. Slow 1200mV 85C Model Hold: 'statectrl:U14|ramin_latch'
 37. Slow 1200mV 85C Model Hold: 'statectrl:U14|ramrd_latch'
 38. Slow 1200mV 85C Model Recovery: 'statectrl:U14|romin_latch'
 39. Slow 1200mV 85C Model Recovery: 'clk_input'
 40. Slow 1200mV 85C Model Removal: 'clk_input'
 41. Slow 1200mV 85C Model Removal: 'statectrl:U14|romin_latch'
 42. Slow 1200mV 85C Model Minimum Pulse Width: 'rom_new:U4|monostable_trigger:inst3|pulse'
 43. Slow 1200mV 85C Model Minimum Pulse Width: 'statectrl:U14|ramrd_latch'
 44. Slow 1200mV 85C Model Minimum Pulse Width: 'statectrl:U14|ramwt_latch'
 45. Slow 1200mV 85C Model Minimum Pulse Width: 'statectrl:U14|enled_latch'
 46. Slow 1200mV 85C Model Minimum Pulse Width: 'clk_input'
 47. Slow 1200mV 85C Model Minimum Pulse Width: 'clk_divider:U1|clk_out'
 48. Slow 1200mV 85C Model Minimum Pulse Width: 'ir:U5|instruction[10]'
 49. Slow 1200mV 85C Model Minimum Pulse Width: 'statectrl:U14|enirin_latch'
 50. Slow 1200mV 85C Model Minimum Pulse Width: 'clk_divider:U1|clk_led'
 51. Slow 1200mV 85C Model Minimum Pulse Width: 'statectrl:U14|enalu_latch'
 52. Slow 1200mV 85C Model Minimum Pulse Width: 'statectrl:U14|nextn_latch'
 53. Slow 1200mV 85C Model Minimum Pulse Width: 'statectrl:U14|ramin_latch'
 54. Slow 1200mV 85C Model Minimum Pulse Width: 'statectrl:U14|romin_latch'
 55. Slow 1200mV 85C Model Minimum Pulse Width: 'statectrl:U14|dbfbin_latch'
 56. Clock to Output Times
 57. Minimum Clock to Output Times
 58. Slow 1200mV 85C Model Metastability Summary
 59. Slow 1200mV 0C Model Fmax Summary
 60. Slow 1200mV 0C Model Setup Summary
 61. Slow 1200mV 0C Model Hold Summary
 62. Slow 1200mV 0C Model Recovery Summary
 63. Slow 1200mV 0C Model Removal Summary
 64. Slow 1200mV 0C Model Minimum Pulse Width Summary
 65. Slow 1200mV 0C Model Setup: 'statectrl:U14|enalu_latch'
 66. Slow 1200mV 0C Model Setup: 'statectrl:U14|dbfbin_latch'
 67. Slow 1200mV 0C Model Setup: 'statectrl:U14|enirin_latch'
 68. Slow 1200mV 0C Model Setup: 'statectrl:U14|ramin_latch'
 69. Slow 1200mV 0C Model Setup: 'statectrl:U14|ramwt_latch'
 70. Slow 1200mV 0C Model Setup: 'clk_divider:U1|clk_led'
 71. Slow 1200mV 0C Model Setup: 'statectrl:U14|enled_latch'
 72. Slow 1200mV 0C Model Setup: 'ir:U5|instruction[10]'
 73. Slow 1200mV 0C Model Setup: 'rom_new:U4|monostable_trigger:inst3|pulse'
 74. Slow 1200mV 0C Model Setup: 'clk_divider:U1|clk_out'
 75. Slow 1200mV 0C Model Setup: 'statectrl:U14|ramrd_latch'
 76. Slow 1200mV 0C Model Setup: 'clk_input'
 77. Slow 1200mV 0C Model Setup: 'statectrl:U14|nextn_latch'
 78. Slow 1200mV 0C Model Hold: 'clk_divider:U1|clk_out'
 79. Slow 1200mV 0C Model Hold: 'ir:U5|instruction[10]'
 80. Slow 1200mV 0C Model Hold: 'statectrl:U14|dbfbin_latch'
 81. Slow 1200mV 0C Model Hold: 'statectrl:U14|enalu_latch'
 82. Slow 1200mV 0C Model Hold: 'clk_input'
 83. Slow 1200mV 0C Model Hold: 'statectrl:U14|enirin_latch'
 84. Slow 1200mV 0C Model Hold: 'statectrl:U14|nextn_latch'
 85. Slow 1200mV 0C Model Hold: 'rom_new:U4|monostable_trigger:inst3|pulse'
 86. Slow 1200mV 0C Model Hold: 'statectrl:U14|ramwt_latch'
 87. Slow 1200mV 0C Model Hold: 'clk_divider:U1|clk_led'
 88. Slow 1200mV 0C Model Hold: 'statectrl:U14|enled_latch'
 89. Slow 1200mV 0C Model Hold: 'statectrl:U14|ramin_latch'
 90. Slow 1200mV 0C Model Hold: 'statectrl:U14|ramrd_latch'
 91. Slow 1200mV 0C Model Recovery: 'statectrl:U14|romin_latch'
 92. Slow 1200mV 0C Model Recovery: 'clk_input'
 93. Slow 1200mV 0C Model Removal: 'clk_input'
 94. Slow 1200mV 0C Model Removal: 'statectrl:U14|romin_latch'
 95. Slow 1200mV 0C Model Minimum Pulse Width: 'rom_new:U4|monostable_trigger:inst3|pulse'
 96. Slow 1200mV 0C Model Minimum Pulse Width: 'statectrl:U14|ramrd_latch'
 97. Slow 1200mV 0C Model Minimum Pulse Width: 'statectrl:U14|ramwt_latch'
 98. Slow 1200mV 0C Model Minimum Pulse Width: 'statectrl:U14|enled_latch'
 99. Slow 1200mV 0C Model Minimum Pulse Width: 'clk_input'
100. Slow 1200mV 0C Model Minimum Pulse Width: 'clk_divider:U1|clk_out'
101. Slow 1200mV 0C Model Minimum Pulse Width: 'ir:U5|instruction[10]'
102. Slow 1200mV 0C Model Minimum Pulse Width: 'statectrl:U14|enirin_latch'
103. Slow 1200mV 0C Model Minimum Pulse Width: 'clk_divider:U1|clk_led'
104. Slow 1200mV 0C Model Minimum Pulse Width: 'statectrl:U14|enalu_latch'
105. Slow 1200mV 0C Model Minimum Pulse Width: 'statectrl:U14|nextn_latch'
106. Slow 1200mV 0C Model Minimum Pulse Width: 'statectrl:U14|ramin_latch'
107. Slow 1200mV 0C Model Minimum Pulse Width: 'statectrl:U14|romin_latch'
108. Slow 1200mV 0C Model Minimum Pulse Width: 'statectrl:U14|dbfbin_latch'
109. Clock to Output Times
110. Minimum Clock to Output Times
111. Slow 1200mV 0C Model Metastability Summary
112. Fast 1200mV 0C Model Setup Summary
113. Fast 1200mV 0C Model Hold Summary
114. Fast 1200mV 0C Model Recovery Summary
115. Fast 1200mV 0C Model Removal Summary
116. Fast 1200mV 0C Model Minimum Pulse Width Summary
117. Fast 1200mV 0C Model Setup: 'statectrl:U14|enalu_latch'
118. Fast 1200mV 0C Model Setup: 'statectrl:U14|enirin_latch'
119. Fast 1200mV 0C Model Setup: 'statectrl:U14|ramin_latch'
120. Fast 1200mV 0C Model Setup: 'statectrl:U14|ramwt_latch'
121. Fast 1200mV 0C Model Setup: 'statectrl:U14|dbfbin_latch'
122. Fast 1200mV 0C Model Setup: 'statectrl:U14|enled_latch'
123. Fast 1200mV 0C Model Setup: 'rom_new:U4|monostable_trigger:inst3|pulse'
124. Fast 1200mV 0C Model Setup: 'ir:U5|instruction[10]'
125. Fast 1200mV 0C Model Setup: 'clk_divider:U1|clk_led'
126. Fast 1200mV 0C Model Setup: 'clk_divider:U1|clk_out'
127. Fast 1200mV 0C Model Setup: 'clk_input'
128. Fast 1200mV 0C Model Setup: 'statectrl:U14|nextn_latch'
129. Fast 1200mV 0C Model Setup: 'statectrl:U14|ramrd_latch'
130. Fast 1200mV 0C Model Hold: 'clk_divider:U1|clk_out'
131. Fast 1200mV 0C Model Hold: 'ir:U5|instruction[10]'
132. Fast 1200mV 0C Model Hold: 'rom_new:U4|monostable_trigger:inst3|pulse'
133. Fast 1200mV 0C Model Hold: 'statectrl:U14|dbfbin_latch'
134. Fast 1200mV 0C Model Hold: 'statectrl:U14|enalu_latch'
135. Fast 1200mV 0C Model Hold: 'statectrl:U14|enled_latch'
136. Fast 1200mV 0C Model Hold: 'clk_input'
137. Fast 1200mV 0C Model Hold: 'statectrl:U14|enirin_latch'
138. Fast 1200mV 0C Model Hold: 'statectrl:U14|ramwt_latch'
139. Fast 1200mV 0C Model Hold: 'statectrl:U14|nextn_latch'
140. Fast 1200mV 0C Model Hold: 'clk_divider:U1|clk_led'
141. Fast 1200mV 0C Model Hold: 'statectrl:U14|ramin_latch'
142. Fast 1200mV 0C Model Hold: 'statectrl:U14|ramrd_latch'
143. Fast 1200mV 0C Model Recovery: 'clk_input'
144. Fast 1200mV 0C Model Recovery: 'statectrl:U14|romin_latch'
145. Fast 1200mV 0C Model Removal: 'clk_input'
146. Fast 1200mV 0C Model Removal: 'statectrl:U14|romin_latch'
147. Fast 1200mV 0C Model Minimum Pulse Width: 'clk_input'
148. Fast 1200mV 0C Model Minimum Pulse Width: 'clk_divider:U1|clk_out'
149. Fast 1200mV 0C Model Minimum Pulse Width: 'ir:U5|instruction[10]'
150. Fast 1200mV 0C Model Minimum Pulse Width: 'statectrl:U14|enirin_latch'
151. Fast 1200mV 0C Model Minimum Pulse Width: 'clk_divider:U1|clk_led'
152. Fast 1200mV 0C Model Minimum Pulse Width: 'rom_new:U4|monostable_trigger:inst3|pulse'
153. Fast 1200mV 0C Model Minimum Pulse Width: 'statectrl:U14|enalu_latch'
154. Fast 1200mV 0C Model Minimum Pulse Width: 'statectrl:U14|nextn_latch'
155. Fast 1200mV 0C Model Minimum Pulse Width: 'statectrl:U14|ramin_latch'
156. Fast 1200mV 0C Model Minimum Pulse Width: 'statectrl:U14|ramrd_latch'
157. Fast 1200mV 0C Model Minimum Pulse Width: 'statectrl:U14|ramwt_latch'
158. Fast 1200mV 0C Model Minimum Pulse Width: 'statectrl:U14|enled_latch'
159. Fast 1200mV 0C Model Minimum Pulse Width: 'statectrl:U14|romin_latch'
160. Fast 1200mV 0C Model Minimum Pulse Width: 'statectrl:U14|dbfbin_latch'
161. Clock to Output Times
162. Minimum Clock to Output Times
163. Fast 1200mV 0C Model Metastability Summary
164. Multicorner Timing Analysis Summary
165. Clock to Output Times
166. Minimum Clock to Output Times
167. Board Trace Model Assignments
168. Input Transition Times
169. Signal Integrity Metrics (Slow 1200mv 0c Model)
170. Signal Integrity Metrics (Slow 1200mv 85c Model)
171. Signal Integrity Metrics (Fast 1200mv 0c Model)
172. Setup Transfers
173. Hold Transfers
174. Recovery Transfers
175. Removal Transfers
176. Report TCCS
177. Report RSKM
178. Unconstrained Paths
179. TimeQuest Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2015 Altera Corporation. All rights reserved.
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, the Altera Quartus II License Agreement,
the Altera MegaCore Function License Agreement, or other 
applicable license agreement, including, without limitation, 
that your use is for the sole purpose of programming logic 
devices manufactured by Altera and sold by Altera or its 
authorized distributors.  Please refer to the applicable 
agreement for further details.



+--------------------------------------------------------------------------+
; TimeQuest Timing Analyzer Summary                                        ;
+--------------------+-----------------------------------------------------+
; Quartus II Version ; Version 15.0.0 Build 145 04/22/2015 SJ Full Version ;
; Revision Name      ; 2073_II                                             ;
; Device Family      ; Cyclone IV E                                        ;
; Device Name        ; EP4CE6F17C8                                         ;
; Timing Models      ; Final                                               ;
; Delay Model        ; Combined                                            ;
; Rise/Fall Delays   ; Enabled                                             ;
+--------------------+-----------------------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 4           ;
; Maximum allowed            ; 2           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 2           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ; < 0.1%      ;
;     Processors 3-4         ;   0.0%      ;
+----------------------------+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                                                                                               ;
+-------------------------------------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+-----------------------------------------------+
; Clock Name                                ; Type ; Period ; Frequency  ; Rise  ; Fall  ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master ; Source ; Targets                                       ;
+-------------------------------------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+-----------------------------------------------+
; clk_divider:U1|clk_led                    ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { clk_divider:U1|clk_led }                    ;
; clk_divider:U1|clk_out                    ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { clk_divider:U1|clk_out }                    ;
; clk_input                                 ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { clk_input }                                 ;
; ir:U5|instruction[10]                     ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { ir:U5|instruction[10] }                     ;
; rom_new:U4|monostable_trigger:inst3|pulse ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { rom_new:U4|monostable_trigger:inst3|pulse } ;
; statectrl:U14|dbfbin_latch                ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { statectrl:U14|dbfbin_latch }                ;
; statectrl:U14|enalu_latch                 ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { statectrl:U14|enalu_latch }                 ;
; statectrl:U14|enirin_latch                ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { statectrl:U14|enirin_latch }                ;
; statectrl:U14|enled_latch                 ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { statectrl:U14|enled_latch }                 ;
; statectrl:U14|nextn_latch                 ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { statectrl:U14|nextn_latch }                 ;
; statectrl:U14|ramin_latch                 ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { statectrl:U14|ramin_latch }                 ;
; statectrl:U14|ramrd_latch                 ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { statectrl:U14|ramrd_latch }                 ;
; statectrl:U14|ramwt_latch                 ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { statectrl:U14|ramwt_latch }                 ;
; statectrl:U14|romin_latch                 ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { statectrl:U14|romin_latch }                 ;
+-------------------------------------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+-----------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Fmax Summary                                                                                                       ;
+------------+-----------------+-------------------------------------------+---------------------------------------------------------------+
; Fmax       ; Restricted Fmax ; Clock Name                                ; Note                                                          ;
+------------+-----------------+-------------------------------------------+---------------------------------------------------------------+
; 33.91 MHz  ; 33.91 MHz       ; statectrl:U14|enalu_latch                 ;                                                               ;
; 84.09 MHz  ; 84.09 MHz       ; ir:U5|instruction[10]                     ;                                                               ;
; 149.45 MHz ; 149.45 MHz      ; statectrl:U14|enirin_latch                ;                                                               ;
; 167.14 MHz ; 167.14 MHz      ; statectrl:U14|dbfbin_latch                ;                                                               ;
; 188.22 MHz ; 188.22 MHz      ; rom_new:U4|monostable_trigger:inst3|pulse ;                                                               ;
; 220.41 MHz ; 220.41 MHz      ; clk_divider:U1|clk_out                    ;                                                               ;
; 328.62 MHz ; 250.0 MHz       ; clk_input                                 ; limit due to minimum period restriction (max I/O toggle rate) ;
; 387.15 MHz ; 387.15 MHz      ; clk_divider:U1|clk_led                    ;                                                               ;
; 434.03 MHz ; 402.09 MHz      ; statectrl:U14|nextn_latch                 ; limit due to minimum period restriction (tmin)                ;
+------------+-----------------+-------------------------------------------+---------------------------------------------------------------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


----------------------------------
; Timing Closure Recommendations ;
----------------------------------
HTML report is unavailable in plain text report export.


+---------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup Summary                                 ;
+-------------------------------------------+---------+---------------+
; Clock                                     ; Slack   ; End Point TNS ;
+-------------------------------------------+---------+---------------+
; statectrl:U14|enalu_latch                 ; -16.331 ; -181.924      ;
; statectrl:U14|enirin_latch                ; -7.688  ; -113.049      ;
; statectrl:U14|dbfbin_latch                ; -7.436  ; -51.024       ;
; statectrl:U14|ramin_latch                 ; -7.287  ; -54.543       ;
; statectrl:U14|ramwt_latch                 ; -7.084  ; -7.683        ;
; clk_divider:U1|clk_led                    ; -6.154  ; -50.865       ;
; statectrl:U14|enled_latch                 ; -5.916  ; -5.916        ;
; rom_new:U4|monostable_trigger:inst3|pulse ; -5.534  ; -26.350       ;
; ir:U5|instruction[10]                     ; -5.446  ; -155.139      ;
; clk_divider:U1|clk_out                    ; -4.941  ; -141.649      ;
; statectrl:U14|ramrd_latch                 ; -2.612  ; -20.896       ;
; clk_input                                 ; -2.043  ; -25.300       ;
; statectrl:U14|nextn_latch                 ; -1.877  ; -15.016       ;
+-------------------------------------------+---------+---------------+


+--------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold Summary                                 ;
+-------------------------------------------+--------+---------------+
; Clock                                     ; Slack  ; End Point TNS ;
+-------------------------------------------+--------+---------------+
; clk_divider:U1|clk_out                    ; -2.162 ; -2.424        ;
; ir:U5|instruction[10]                     ; -0.653 ; -5.326        ;
; statectrl:U14|dbfbin_latch                ; -0.008 ; -0.008        ;
; statectrl:U14|enalu_latch                 ; 0.101  ; 0.000         ;
; clk_input                                 ; 0.453  ; 0.000         ;
; rom_new:U4|monostable_trigger:inst3|pulse ; 0.464  ; 0.000         ;
; statectrl:U14|enirin_latch                ; 0.497  ; 0.000         ;
; statectrl:U14|nextn_latch                 ; 0.541  ; 0.000         ;
; statectrl:U14|ramwt_latch                 ; 0.609  ; 0.000         ;
; clk_divider:U1|clk_led                    ; 0.804  ; 0.000         ;
; statectrl:U14|enled_latch                 ; 0.830  ; 0.000         ;
; statectrl:U14|ramin_latch                 ; 2.003  ; 0.000         ;
; statectrl:U14|ramrd_latch                 ; 3.025  ; 0.000         ;
+-------------------------------------------+--------+---------------+


+----------------------------------------------------+
; Slow 1200mV 85C Model Recovery Summary             ;
+---------------------------+--------+---------------+
; Clock                     ; Slack  ; End Point TNS ;
+---------------------------+--------+---------------+
; statectrl:U14|romin_latch ; -1.881 ; -1.881        ;
; clk_input                 ; -0.824 ; -2.472        ;
+---------------------------+--------+---------------+


+---------------------------------------------------+
; Slow 1200mV 85C Model Removal Summary             ;
+---------------------------+-------+---------------+
; Clock                     ; Slack ; End Point TNS ;
+---------------------------+-------+---------------+
; clk_input                 ; 0.832 ; 0.000         ;
; statectrl:U14|romin_latch ; 2.329 ; 0.000         ;
+---------------------------+-------+---------------+


+--------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width Summary                  ;
+-------------------------------------------+--------+---------------+
; Clock                                     ; Slack  ; End Point TNS ;
+-------------------------------------------+--------+---------------+
; rom_new:U4|monostable_trigger:inst3|pulse ; -3.201 ; -28.809       ;
; statectrl:U14|ramrd_latch                 ; -3.201 ; -25.608       ;
; statectrl:U14|ramwt_latch                 ; -3.201 ; -6.402        ;
; statectrl:U14|enled_latch                 ; -3.201 ; -3.201        ;
; clk_input                                 ; -3.000 ; -37.201       ;
; clk_divider:U1|clk_out                    ; -1.487 ; -115.986      ;
; ir:U5|instruction[10]                     ; -1.487 ; -72.748       ;
; statectrl:U14|enirin_latch                ; -1.487 ; -25.279       ;
; clk_divider:U1|clk_led                    ; -1.487 ; -19.331       ;
; statectrl:U14|enalu_latch                 ; -1.487 ; -11.896       ;
; statectrl:U14|nextn_latch                 ; -1.487 ; -11.896       ;
; statectrl:U14|ramin_latch                 ; -1.487 ; -11.896       ;
; statectrl:U14|romin_latch                 ; -1.487 ; -1.487        ;
; statectrl:U14|dbfbin_latch                ; 0.271  ; 0.000         ;
+-------------------------------------------+--------+---------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'statectrl:U14|enalu_latch'                                                                                                        ;
+---------+----------------------------+----------------------------+------------------------+---------------------------+--------------+------------+------------+
; Slack   ; From Node                  ; To Node                    ; Launch Clock           ; Latch Clock               ; Relationship ; Clock Skew ; Data Delay ;
+---------+----------------------------+----------------------------+------------------------+---------------------------+--------------+------------+------------+
; -16.331 ; gr:U12|gra_latch[0]        ; alu:U8|alu_result_latch[3] ; ir:U5|instruction[10]  ; statectrl:U14|enalu_latch ; 0.500        ; -3.633     ; 13.199     ;
; -16.257 ; gr:U12|gra_latch[0]        ; alu:U8|alu_result_latch[2] ; ir:U5|instruction[10]  ; statectrl:U14|enalu_latch ; 0.500        ; -3.585     ; 13.173     ;
; -16.162 ; gr:U12|gra_latch[2]        ; alu:U8|alu_result_latch[3] ; ir:U5|instruction[10]  ; statectrl:U14|enalu_latch ; 0.500        ; -3.632     ; 13.031     ;
; -16.113 ; gr:U12|grc_latch[0]        ; alu:U8|alu_result_latch[3] ; ir:U5|instruction[10]  ; statectrl:U14|enalu_latch ; 0.500        ; -3.255     ; 13.359     ;
; -16.086 ; gr:U12|gra_latch[2]        ; alu:U8|alu_result_latch[2] ; ir:U5|instruction[10]  ; statectrl:U14|enalu_latch ; 0.500        ; -3.584     ; 13.003     ;
; -16.041 ; gr:U12|gra_latch[0]        ; alu:U8|alu_result_latch[0] ; ir:U5|instruction[10]  ; statectrl:U14|enalu_latch ; 0.500        ; -3.585     ; 12.957     ;
; -16.039 ; gr:U12|grc_latch[0]        ; alu:U8|alu_result_latch[2] ; ir:U5|instruction[10]  ; statectrl:U14|enalu_latch ; 0.500        ; -3.207     ; 13.333     ;
; -16.038 ; gr:U12|gra_latch[0]        ; alu:U8|alu_result_latch[1] ; ir:U5|instruction[10]  ; statectrl:U14|enalu_latch ; 0.500        ; -3.585     ; 12.954     ;
; -15.985 ; gr:U12|gra_latch[1]        ; alu:U8|alu_result_latch[3] ; ir:U5|instruction[10]  ; statectrl:U14|enalu_latch ; 0.500        ; -3.631     ; 12.855     ;
; -15.913 ; gr:U12|grb_latch[0]        ; alu:U8|alu_result_latch[3] ; ir:U5|instruction[10]  ; statectrl:U14|enalu_latch ; 0.500        ; -3.541     ; 12.873     ;
; -15.909 ; gr:U12|gra_latch[1]        ; alu:U8|alu_result_latch[2] ; ir:U5|instruction[10]  ; statectrl:U14|enalu_latch ; 0.500        ; -3.583     ; 12.827     ;
; -15.893 ; gr:U12|grd_latch[0]        ; alu:U8|alu_result_latch[3] ; ir:U5|instruction[10]  ; statectrl:U14|enalu_latch ; 1.000        ; -3.604     ; 13.290     ;
; -15.872 ; gr:U12|gra_latch[2]        ; alu:U8|alu_result_latch[0] ; ir:U5|instruction[10]  ; statectrl:U14|enalu_latch ; 0.500        ; -3.584     ; 12.789     ;
; -15.869 ; gr:U12|gra_latch[2]        ; alu:U8|alu_result_latch[1] ; ir:U5|instruction[10]  ; statectrl:U14|enalu_latch ; 0.500        ; -3.584     ; 12.786     ;
; -15.839 ; gr:U12|grb_latch[0]        ; alu:U8|alu_result_latch[2] ; ir:U5|instruction[10]  ; statectrl:U14|enalu_latch ; 0.500        ; -3.493     ; 12.847     ;
; -15.823 ; gr:U12|grc_latch[0]        ; alu:U8|alu_result_latch[0] ; ir:U5|instruction[10]  ; statectrl:U14|enalu_latch ; 0.500        ; -3.207     ; 13.117     ;
; -15.820 ; gr:U12|grc_latch[0]        ; alu:U8|alu_result_latch[1] ; ir:U5|instruction[10]  ; statectrl:U14|enalu_latch ; 0.500        ; -3.207     ; 13.114     ;
; -15.819 ; gr:U12|grd_latch[0]        ; alu:U8|alu_result_latch[2] ; ir:U5|instruction[10]  ; statectrl:U14|enalu_latch ; 1.000        ; -3.556     ; 13.264     ;
; -15.790 ; gr:U12|grc_latch[1]        ; alu:U8|alu_result_latch[3] ; ir:U5|instruction[10]  ; statectrl:U14|enalu_latch ; 0.500        ; -3.254     ; 13.037     ;
; -15.784 ; gr:U12|grc_latch[0]        ; alu:U8|alu_result_latch[3] ; ir:U5|instruction[10]  ; statectrl:U14|enalu_latch ; 1.000        ; -3.426     ; 13.359     ;
; -15.733 ; gr:U12|grb_latch[2]        ; alu:U8|alu_result_latch[3] ; ir:U5|instruction[10]  ; statectrl:U14|enalu_latch ; 0.500        ; -3.541     ; 12.693     ;
; -15.712 ; gr:U12|grc_latch[1]        ; alu:U8|alu_result_latch[2] ; ir:U5|instruction[10]  ; statectrl:U14|enalu_latch ; 0.500        ; -3.206     ; 13.007     ;
; -15.710 ; gr:U12|grc_latch[0]        ; alu:U8|alu_result_latch[2] ; ir:U5|instruction[10]  ; statectrl:U14|enalu_latch ; 1.000        ; -3.378     ; 13.333     ;
; -15.695 ; gr:U12|gra_latch[1]        ; alu:U8|alu_result_latch[0] ; ir:U5|instruction[10]  ; statectrl:U14|enalu_latch ; 0.500        ; -3.583     ; 12.613     ;
; -15.692 ; gr:U12|gra_latch[1]        ; alu:U8|alu_result_latch[1] ; ir:U5|instruction[10]  ; statectrl:U14|enalu_latch ; 0.500        ; -3.583     ; 12.610     ;
; -15.684 ; gr:U12|grd_latch[2]        ; alu:U8|alu_result_latch[3] ; ir:U5|instruction[10]  ; statectrl:U14|enalu_latch ; 1.000        ; -3.604     ; 13.081     ;
; -15.669 ; gr:U12|gra_latch[1]        ; alu:U8|alu_result_latch[4] ; ir:U5|instruction[10]  ; statectrl:U14|enalu_latch ; 0.500        ; -3.156     ; 13.014     ;
; -15.657 ; gr:U12|grb_latch[2]        ; alu:U8|alu_result_latch[2] ; ir:U5|instruction[10]  ; statectrl:U14|enalu_latch ; 0.500        ; -3.493     ; 12.665     ;
; -15.623 ; gr:U12|grb_latch[0]        ; alu:U8|alu_result_latch[0] ; ir:U5|instruction[10]  ; statectrl:U14|enalu_latch ; 0.500        ; -3.493     ; 12.631     ;
; -15.620 ; gr:U12|grb_latch[0]        ; alu:U8|alu_result_latch[1] ; ir:U5|instruction[10]  ; statectrl:U14|enalu_latch ; 0.500        ; -3.493     ; 12.628     ;
; -15.608 ; gr:U12|grd_latch[2]        ; alu:U8|alu_result_latch[2] ; ir:U5|instruction[10]  ; statectrl:U14|enalu_latch ; 1.000        ; -3.556     ; 13.053     ;
; -15.603 ; gr:U12|grd_latch[0]        ; alu:U8|alu_result_latch[0] ; ir:U5|instruction[10]  ; statectrl:U14|enalu_latch ; 1.000        ; -3.556     ; 13.048     ;
; -15.600 ; gr:U12|grd_latch[0]        ; alu:U8|alu_result_latch[1] ; ir:U5|instruction[10]  ; statectrl:U14|enalu_latch ; 1.000        ; -3.556     ; 13.045     ;
; -15.588 ; gr:U12|gra_latch[1]        ; alu:U8|alu_result_latch[5] ; ir:U5|instruction[10]  ; statectrl:U14|enalu_latch ; 0.500        ; -3.221     ; 12.868     ;
; -15.573 ; gr:U12|gra_latch[0]        ; alu:U8|alu_result_latch[5] ; ir:U5|instruction[10]  ; statectrl:U14|enalu_latch ; 0.500        ; -3.223     ; 12.851     ;
; -15.500 ; gr:U12|grc_latch[1]        ; alu:U8|alu_result_latch[0] ; ir:U5|instruction[10]  ; statectrl:U14|enalu_latch ; 0.500        ; -3.206     ; 12.795     ;
; -15.497 ; gr:U12|grc_latch[1]        ; alu:U8|alu_result_latch[1] ; ir:U5|instruction[10]  ; statectrl:U14|enalu_latch ; 0.500        ; -3.206     ; 12.792     ;
; -15.496 ; gr:U12|gra_latch[0]        ; alu:U8|alu_result_latch[4] ; ir:U5|instruction[10]  ; statectrl:U14|enalu_latch ; 0.500        ; -3.158     ; 12.839     ;
; -15.494 ; gr:U12|grc_latch[0]        ; alu:U8|alu_result_latch[0] ; ir:U5|instruction[10]  ; statectrl:U14|enalu_latch ; 1.000        ; -3.378     ; 13.117     ;
; -15.491 ; gr:U12|grc_latch[0]        ; alu:U8|alu_result_latch[1] ; ir:U5|instruction[10]  ; statectrl:U14|enalu_latch ; 1.000        ; -3.378     ; 13.114     ;
; -15.472 ; gr:U12|grc_latch[1]        ; alu:U8|alu_result_latch[4] ; ir:U5|instruction[10]  ; statectrl:U14|enalu_latch ; 0.500        ; -2.779     ; 13.194     ;
; -15.466 ; gr:U12|grc_latch[2]        ; alu:U8|alu_result_latch[3] ; ir:U5|instruction[10]  ; statectrl:U14|enalu_latch ; 0.500        ; -3.255     ; 12.712     ;
; -15.461 ; gr:U12|grc_latch[1]        ; alu:U8|alu_result_latch[3] ; ir:U5|instruction[10]  ; statectrl:U14|enalu_latch ; 1.000        ; -3.425     ; 13.037     ;
; -15.443 ; gr:U12|grb_latch[2]        ; alu:U8|alu_result_latch[0] ; ir:U5|instruction[10]  ; statectrl:U14|enalu_latch ; 0.500        ; -3.493     ; 12.451     ;
; -15.440 ; gr:U12|gra_latch[3]        ; alu:U8|alu_result_latch[3] ; ir:U5|instruction[10]  ; statectrl:U14|enalu_latch ; 0.500        ; -3.632     ; 12.309     ;
; -15.440 ; gr:U12|grb_latch[2]        ; alu:U8|alu_result_latch[1] ; ir:U5|instruction[10]  ; statectrl:U14|enalu_latch ; 0.500        ; -3.493     ; 12.448     ;
; -15.427 ; gr:U12|grd_latch[1]        ; alu:U8|alu_result_latch[3] ; ir:U5|instruction[10]  ; statectrl:U14|enalu_latch ; 1.000        ; -3.604     ; 12.824     ;
; -15.402 ; gr:U12|gra_latch[2]        ; alu:U8|alu_result_latch[5] ; ir:U5|instruction[10]  ; statectrl:U14|enalu_latch ; 0.500        ; -3.222     ; 12.681     ;
; -15.394 ; gr:U12|grd_latch[2]        ; alu:U8|alu_result_latch[0] ; ir:U5|instruction[10]  ; statectrl:U14|enalu_latch ; 1.000        ; -3.556     ; 12.839     ;
; -15.391 ; gr:U12|grd_latch[2]        ; alu:U8|alu_result_latch[1] ; ir:U5|instruction[10]  ; statectrl:U14|enalu_latch ; 1.000        ; -3.556     ; 12.836     ;
; -15.391 ; gr:U12|grc_latch[1]        ; alu:U8|alu_result_latch[5] ; ir:U5|instruction[10]  ; statectrl:U14|enalu_latch ; 0.500        ; -2.844     ; 13.048     ;
; -15.390 ; gr:U12|grc_latch[2]        ; alu:U8|alu_result_latch[2] ; ir:U5|instruction[10]  ; statectrl:U14|enalu_latch ; 0.500        ; -3.207     ; 12.684     ;
; -15.383 ; gr:U12|grc_latch[1]        ; alu:U8|alu_result_latch[2] ; ir:U5|instruction[10]  ; statectrl:U14|enalu_latch ; 1.000        ; -3.377     ; 13.007     ;
; -15.364 ; gr:U12|gra_latch[3]        ; alu:U8|alu_result_latch[2] ; ir:U5|instruction[10]  ; statectrl:U14|enalu_latch ; 0.500        ; -3.584     ; 12.281     ;
; -15.355 ; gr:U12|grc_latch[0]        ; alu:U8|alu_result_latch[5] ; ir:U5|instruction[10]  ; statectrl:U14|enalu_latch ; 0.500        ; -2.845     ; 13.011     ;
; -15.349 ; gr:U12|grd_latch[1]        ; alu:U8|alu_result_latch[2] ; ir:U5|instruction[10]  ; statectrl:U14|enalu_latch ; 1.000        ; -3.556     ; 12.794     ;
; -15.327 ; gr:U12|gra_latch[2]        ; alu:U8|alu_result_latch[4] ; ir:U5|instruction[10]  ; statectrl:U14|enalu_latch ; 0.500        ; -3.157     ; 12.671     ;
; -15.278 ; gr:U12|grc_latch[0]        ; alu:U8|alu_result_latch[4] ; ir:U5|instruction[10]  ; statectrl:U14|enalu_latch ; 0.500        ; -2.780     ; 12.999     ;
; -15.272 ; gr:U12|grb_latch[0]        ; alu:U8|alu_result_latch[3] ; ir:U5|instruction[10]  ; statectrl:U14|enalu_latch ; 1.000        ; -3.400     ; 12.873     ;
; -15.207 ; statectrl:U14|regrd1_latch ; alu:U8|alu_result_latch[3] ; clk_divider:U1|clk_out ; statectrl:U14|enalu_latch ; 1.000        ; -0.562     ; 15.646     ;
; -15.198 ; gr:U12|grb_latch[0]        ; alu:U8|alu_result_latch[2] ; ir:U5|instruction[10]  ; statectrl:U14|enalu_latch ; 1.000        ; -3.352     ; 12.847     ;
; -15.176 ; gr:U12|grc_latch[2]        ; alu:U8|alu_result_latch[0] ; ir:U5|instruction[10]  ; statectrl:U14|enalu_latch ; 0.500        ; -3.207     ; 12.470     ;
; -15.173 ; gr:U12|grc_latch[2]        ; alu:U8|alu_result_latch[1] ; ir:U5|instruction[10]  ; statectrl:U14|enalu_latch ; 0.500        ; -3.207     ; 12.467     ;
; -15.171 ; gr:U12|grc_latch[1]        ; alu:U8|alu_result_latch[0] ; ir:U5|instruction[10]  ; statectrl:U14|enalu_latch ; 1.000        ; -3.377     ; 12.795     ;
; -15.168 ; gr:U12|grc_latch[1]        ; alu:U8|alu_result_latch[1] ; ir:U5|instruction[10]  ; statectrl:U14|enalu_latch ; 1.000        ; -3.377     ; 12.792     ;
; -15.165 ; gr:U12|grb_latch[1]        ; alu:U8|alu_result_latch[3] ; ir:U5|instruction[10]  ; statectrl:U14|enalu_latch ; 0.500        ; -3.542     ; 12.124     ;
; -15.155 ; gr:U12|grb_latch[0]        ; alu:U8|alu_result_latch[5] ; ir:U5|instruction[10]  ; statectrl:U14|enalu_latch ; 0.500        ; -3.131     ; 12.525     ;
; -15.150 ; gr:U12|gra_latch[3]        ; alu:U8|alu_result_latch[0] ; ir:U5|instruction[10]  ; statectrl:U14|enalu_latch ; 0.500        ; -3.584     ; 12.067     ;
; -15.147 ; gr:U12|gra_latch[3]        ; alu:U8|alu_result_latch[1] ; ir:U5|instruction[10]  ; statectrl:U14|enalu_latch ; 0.500        ; -3.584     ; 12.064     ;
; -15.143 ; gr:U12|grc_latch[1]        ; alu:U8|alu_result_latch[4] ; ir:U5|instruction[10]  ; statectrl:U14|enalu_latch ; 1.000        ; -2.950     ; 13.194     ;
; -15.137 ; gr:U12|grc_latch[2]        ; alu:U8|alu_result_latch[3] ; ir:U5|instruction[10]  ; statectrl:U14|enalu_latch ; 1.000        ; -3.426     ; 12.712     ;
; -15.137 ; gr:U12|grd_latch[1]        ; alu:U8|alu_result_latch[0] ; ir:U5|instruction[10]  ; statectrl:U14|enalu_latch ; 1.000        ; -3.556     ; 12.582     ;
; -15.135 ; gr:U12|grd_latch[0]        ; alu:U8|alu_result_latch[5] ; ir:U5|instruction[10]  ; statectrl:U14|enalu_latch ; 1.000        ; -3.194     ; 12.942     ;
; -15.134 ; gr:U12|grd_latch[1]        ; alu:U8|alu_result_latch[1] ; ir:U5|instruction[10]  ; statectrl:U14|enalu_latch ; 1.000        ; -3.556     ; 12.579     ;
; -15.131 ; statectrl:U14|regrd1_latch ; alu:U8|alu_result_latch[2] ; clk_divider:U1|clk_out ; statectrl:U14|enalu_latch ; 1.000        ; -0.514     ; 15.618     ;
; -15.109 ; gr:U12|grd_latch[1]        ; alu:U8|alu_result_latch[4] ; ir:U5|instruction[10]  ; statectrl:U14|enalu_latch ; 1.000        ; -3.129     ; 12.981     ;
; -15.109 ; gr:U12|gra_latch[3]        ; alu:U8|alu_result_latch[5] ; ir:U5|instruction[10]  ; statectrl:U14|enalu_latch ; 0.500        ; -3.222     ; 12.388     ;
; -15.092 ; gr:U12|grb_latch[2]        ; alu:U8|alu_result_latch[3] ; ir:U5|instruction[10]  ; statectrl:U14|enalu_latch ; 1.000        ; -3.400     ; 12.693     ;
; -15.078 ; gr:U12|grb_latch[0]        ; alu:U8|alu_result_latch[4] ; ir:U5|instruction[10]  ; statectrl:U14|enalu_latch ; 0.500        ; -3.066     ; 12.513     ;
; -15.062 ; gr:U12|grc_latch[1]        ; alu:U8|alu_result_latch[5] ; ir:U5|instruction[10]  ; statectrl:U14|enalu_latch ; 1.000        ; -3.015     ; 13.048     ;
; -15.061 ; gr:U12|grc_latch[2]        ; alu:U8|alu_result_latch[2] ; ir:U5|instruction[10]  ; statectrl:U14|enalu_latch ; 1.000        ; -3.378     ; 12.684     ;
; -15.058 ; gr:U12|grd_latch[0]        ; alu:U8|alu_result_latch[4] ; ir:U5|instruction[10]  ; statectrl:U14|enalu_latch ; 1.000        ; -3.129     ; 12.930     ;
; -15.045 ; gr:U12|grb_latch[1]        ; alu:U8|alu_result_latch[2] ; ir:U5|instruction[10]  ; statectrl:U14|enalu_latch ; 0.500        ; -3.494     ; 12.052     ;
; -15.028 ; gr:U12|grd_latch[1]        ; alu:U8|alu_result_latch[5] ; ir:U5|instruction[10]  ; statectrl:U14|enalu_latch ; 1.000        ; -3.194     ; 12.835     ;
; -15.026 ; gr:U12|grc_latch[0]        ; alu:U8|alu_result_latch[5] ; ir:U5|instruction[10]  ; statectrl:U14|enalu_latch ; 1.000        ; -3.016     ; 13.011     ;
; -15.016 ; gr:U12|grb_latch[2]        ; alu:U8|alu_result_latch[2] ; ir:U5|instruction[10]  ; statectrl:U14|enalu_latch ; 1.000        ; -3.352     ; 12.665     ;
; -14.982 ; gr:U12|grb_latch[0]        ; alu:U8|alu_result_latch[0] ; ir:U5|instruction[10]  ; statectrl:U14|enalu_latch ; 1.000        ; -3.352     ; 12.631     ;
; -14.979 ; gr:U12|grb_latch[0]        ; alu:U8|alu_result_latch[1] ; ir:U5|instruction[10]  ; statectrl:U14|enalu_latch ; 1.000        ; -3.352     ; 12.628     ;
; -14.973 ; gr:U12|grb_latch[2]        ; alu:U8|alu_result_latch[5] ; ir:U5|instruction[10]  ; statectrl:U14|enalu_latch ; 0.500        ; -3.131     ; 12.343     ;
; -14.949 ; gr:U12|grc_latch[0]        ; alu:U8|alu_result_latch[4] ; ir:U5|instruction[10]  ; statectrl:U14|enalu_latch ; 1.000        ; -2.951     ; 12.999     ;
; -14.924 ; gr:U12|grd_latch[2]        ; alu:U8|alu_result_latch[5] ; ir:U5|instruction[10]  ; statectrl:U14|enalu_latch ; 1.000        ; -3.194     ; 12.731     ;
; -14.917 ; statectrl:U14|regrd1_latch ; alu:U8|alu_result_latch[0] ; clk_divider:U1|clk_out ; statectrl:U14|enalu_latch ; 1.000        ; -0.514     ; 15.404     ;
; -14.914 ; statectrl:U14|regrd1_latch ; alu:U8|alu_result_latch[1] ; clk_divider:U1|clk_out ; statectrl:U14|enalu_latch ; 1.000        ; -0.514     ; 15.401     ;
; -14.905 ; gr:U12|gra_latch[3]        ; alu:U8|alu_result_latch[6] ; ir:U5|instruction[10]  ; statectrl:U14|enalu_latch ; 0.500        ; -3.222     ; 12.184     ;
; -14.898 ; gr:U12|grb_latch[2]        ; alu:U8|alu_result_latch[4] ; ir:U5|instruction[10]  ; statectrl:U14|enalu_latch ; 0.500        ; -3.066     ; 12.333     ;
; -14.895 ; gr:U12|gra_latch[1]        ; alu:U8|alu_result_latch[6] ; ir:U5|instruction[10]  ; statectrl:U14|enalu_latch ; 0.500        ; -3.221     ; 12.175     ;
; -14.891 ; statectrl:U14|regrd1_latch ; alu:U8|alu_result_latch[4] ; clk_divider:U1|clk_out ; statectrl:U14|enalu_latch ; 1.000        ; -0.087     ; 15.805     ;
; -14.875 ; gr:U12|grb_latch[1]        ; alu:U8|alu_result_latch[0] ; ir:U5|instruction[10]  ; statectrl:U14|enalu_latch ; 0.500        ; -3.494     ; 11.882     ;
; -14.872 ; gr:U12|grb_latch[1]        ; alu:U8|alu_result_latch[1] ; ir:U5|instruction[10]  ; statectrl:U14|enalu_latch ; 0.500        ; -3.494     ; 11.879     ;
; -14.849 ; gr:U12|grd_latch[2]        ; alu:U8|alu_result_latch[4] ; ir:U5|instruction[10]  ; statectrl:U14|enalu_latch ; 1.000        ; -3.129     ; 12.721     ;
+---------+----------------------------+----------------------------+------------------------+---------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'statectrl:U14|enirin_latch'                                                                                                                                                                                            ;
+--------+---------------------------------------------------------------------------------------------------+-----------------------+-------------------------------------------+----------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                         ; To Node               ; Launch Clock                              ; Latch Clock                ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------------------------------------------------------------+-----------------------+-------------------------------------------+----------------------------+--------------+------------+------------+
; -7.688 ; gr:U12|gra_latch[2]                                                                               ; ir:U5|instruction[10] ; ir:U5|instruction[10]                     ; statectrl:U14|enirin_latch ; 0.500        ; -3.333     ; 4.866      ;
; -7.424 ; gr:U12|gra_latch[2]                                                                               ; ir:U5|instruction[2]  ; ir:U5|instruction[10]                     ; statectrl:U14|enirin_latch ; 0.500        ; -3.559     ; 4.376      ;
; -7.393 ; gr:U12|gra_latch[0]                                                                               ; ir:U5|instruction[8]  ; ir:U5|instruction[10]                     ; statectrl:U14|enirin_latch ; 0.500        ; -3.601     ; 4.303      ;
; -7.354 ; gr:U12|gra_latch[0]                                                                               ; ir:U5|instruction[0]  ; ir:U5|instruction[10]                     ; statectrl:U14|enirin_latch ; 0.500        ; -3.560     ; 4.305      ;
; -7.284 ; gr:U12|grb_latch[4]                                                                               ; ir:U5|instruction[12] ; ir:U5|instruction[10]                     ; statectrl:U14|enirin_latch ; 0.500        ; -3.478     ; 4.317      ;
; -7.259 ; gr:U12|grb_latch[2]                                                                               ; ir:U5|instruction[10] ; ir:U5|instruction[10]                     ; statectrl:U14|enirin_latch ; 0.500        ; -3.242     ; 4.528      ;
; -7.257 ; gr:U12|gra_latch[3]                                                                               ; ir:U5|instruction[11] ; ir:U5|instruction[10]                     ; statectrl:U14|enirin_latch ; 0.500        ; -3.569     ; 4.199      ;
; -7.215 ; gr:U12|grb_latch[4]                                                                               ; ir:U5|instruction[4]  ; ir:U5|instruction[10]                     ; statectrl:U14|enirin_latch ; 0.500        ; -3.456     ; 4.270      ;
; -7.210 ; gr:U12|grd_latch[2]                                                                               ; ir:U5|instruction[10] ; ir:U5|instruction[10]                     ; statectrl:U14|enirin_latch ; 1.000        ; -3.305     ; 4.916      ;
; -7.195 ; gr:U12|gra_latch[5]                                                                               ; ir:U5|instruction[13] ; ir:U5|instruction[10]                     ; statectrl:U14|enirin_latch ; 0.500        ; -3.576     ; 4.130      ;
; -7.175 ; gr:U12|grc_latch[0]                                                                               ; ir:U5|instruction[8]  ; ir:U5|instruction[10]                     ; statectrl:U14|enirin_latch ; 0.500        ; -3.223     ; 4.463      ;
; -7.136 ; gr:U12|grc_latch[0]                                                                               ; ir:U5|instruction[0]  ; ir:U5|instruction[10]                     ; statectrl:U14|enirin_latch ; 0.500        ; -3.182     ; 4.465      ;
; -7.097 ; gr:U12|grb_latch[6]                                                                               ; ir:U5|instruction[6]  ; ir:U5|instruction[10]                     ; statectrl:U14|enirin_latch ; 0.500        ; -3.704     ; 3.904      ;
; -7.038 ; gr:U12|gra_latch[3]                                                                               ; ir:U5|instruction[3]  ; ir:U5|instruction[10]                     ; statectrl:U14|enirin_latch ; 0.500        ; -3.559     ; 3.990      ;
; -6.995 ; gr:U12|grb_latch[2]                                                                               ; ir:U5|instruction[2]  ; ir:U5|instruction[10]                     ; statectrl:U14|enirin_latch ; 0.500        ; -3.468     ; 4.038      ;
; -6.992 ; gr:U12|grc_latch[2]                                                                               ; ir:U5|instruction[10] ; ir:U5|instruction[10]                     ; statectrl:U14|enirin_latch ; 0.500        ; -2.956     ; 4.547      ;
; -6.991 ; gr:U12|gra_latch[1]                                                                               ; ir:U5|instruction[9]  ; ir:U5|instruction[10]                     ; statectrl:U14|enirin_latch ; 0.500        ; -3.599     ; 3.903      ;
; -6.975 ; gr:U12|grb_latch[0]                                                                               ; ir:U5|instruction[8]  ; ir:U5|instruction[10]                     ; statectrl:U14|enirin_latch ; 0.500        ; -3.509     ; 3.977      ;
; -6.971 ; gr:U12|grc_latch[5]                                                                               ; ir:U5|instruction[13] ; ir:U5|instruction[10]                     ; statectrl:U14|enirin_latch ; 0.500        ; -3.200     ; 4.282      ;
; -6.955 ; gr:U12|grd_latch[0]                                                                               ; ir:U5|instruction[8]  ; ir:U5|instruction[10]                     ; statectrl:U14|enirin_latch ; 1.000        ; -3.572     ; 4.394      ;
; -6.946 ; gr:U12|grd_latch[2]                                                                               ; ir:U5|instruction[2]  ; ir:U5|instruction[10]                     ; statectrl:U14|enirin_latch ; 1.000        ; -3.531     ; 4.426      ;
; -6.945 ; gr:U12|gra_latch[1]                                                                               ; ir:U5|instruction[1]  ; ir:U5|instruction[10]                     ; statectrl:U14|enirin_latch ; 0.500        ; -3.558     ; 3.898      ;
; -6.936 ; gr:U12|grb_latch[0]                                                                               ; ir:U5|instruction[0]  ; ir:U5|instruction[10]                     ; statectrl:U14|enirin_latch ; 0.500        ; -3.468     ; 3.979      ;
; -6.916 ; gr:U12|grd_latch[0]                                                                               ; ir:U5|instruction[0]  ; ir:U5|instruction[10]                     ; statectrl:U14|enirin_latch ; 1.000        ; -3.531     ; 4.396      ;
; -6.876 ; gr:U12|grb_latch[6]                                                                               ; ir:U5|instruction[14] ; ir:U5|instruction[10]                     ; statectrl:U14|enirin_latch ; 0.500        ; -3.478     ; 3.909      ;
; -6.876 ; gr:U12|gra_latch[4]                                                                               ; ir:U5|instruction[12] ; ir:U5|instruction[10]                     ; statectrl:U14|enirin_latch ; 0.500        ; -3.566     ; 3.821      ;
; -6.846 ; gr:U12|grc_latch[0]                                                                               ; ir:U5|instruction[8]  ; ir:U5|instruction[10]                     ; statectrl:U14|enirin_latch ; 1.000        ; -3.394     ; 4.463      ;
; -6.839 ; gr:U12|grd_latch[4]                                                                               ; ir:U5|instruction[12] ; ir:U5|instruction[10]                     ; statectrl:U14|enirin_latch ; 1.000        ; -3.541     ; 4.309      ;
; -6.807 ; gr:U12|grc_latch[0]                                                                               ; ir:U5|instruction[0]  ; ir:U5|instruction[10]                     ; statectrl:U14|enirin_latch ; 1.000        ; -3.353     ; 4.465      ;
; -6.807 ; gr:U12|gra_latch[4]                                                                               ; ir:U5|instruction[4]  ; ir:U5|instruction[10]                     ; statectrl:U14|enirin_latch ; 0.500        ; -3.544     ; 3.774      ;
; -6.794 ; gr:U12|grc_latch[1]                                                                               ; ir:U5|instruction[9]  ; ir:U5|instruction[10]                     ; statectrl:U14|enirin_latch ; 0.500        ; -3.222     ; 4.083      ;
; -6.770 ; gr:U12|grd_latch[4]                                                                               ; ir:U5|instruction[4]  ; ir:U5|instruction[10]                     ; statectrl:U14|enirin_latch ; 1.000        ; -3.519     ; 4.262      ;
; -6.748 ; gr:U12|grc_latch[1]                                                                               ; ir:U5|instruction[1]  ; ir:U5|instruction[10]                     ; statectrl:U14|enirin_latch ; 0.500        ; -3.181     ; 4.078      ;
; -6.747 ; gr:U12|gra_latch[7]                                                                               ; ir:U5|instruction[15] ; ir:U5|instruction[10]                     ; statectrl:U14|enirin_latch ; 0.500        ; -3.990     ; 3.268      ;
; -6.728 ; gr:U12|grc_latch[2]                                                                               ; ir:U5|instruction[2]  ; ir:U5|instruction[10]                     ; statectrl:U14|enirin_latch ; 0.500        ; -3.182     ; 4.057      ;
; -6.663 ; gr:U12|grc_latch[2]                                                                               ; ir:U5|instruction[10] ; ir:U5|instruction[10]                     ; statectrl:U14|enirin_latch ; 1.000        ; -3.127     ; 4.547      ;
; -6.651 ; gr:U12|grd_latch[6]                                                                               ; ir:U5|instruction[6]  ; ir:U5|instruction[10]                     ; statectrl:U14|enirin_latch ; 1.000        ; -3.767     ; 3.895      ;
; -6.643 ; gr:U12|grb_latch[4]                                                                               ; ir:U5|instruction[12] ; ir:U5|instruction[10]                     ; statectrl:U14|enirin_latch ; 1.000        ; -3.337     ; 4.317      ;
; -6.642 ; gr:U12|grc_latch[5]                                                                               ; ir:U5|instruction[13] ; ir:U5|instruction[10]                     ; statectrl:U14|enirin_latch ; 1.000        ; -3.371     ; 4.282      ;
; -6.629 ; statectrl:U14|regrd1_latch                                                                        ; ir:U5|instruction[13] ; clk_divider:U1|clk_out                    ; statectrl:U14|enirin_latch ; 1.000        ; -0.499     ; 7.141      ;
; -6.618 ; gr:U12|grb_latch[2]                                                                               ; ir:U5|instruction[10] ; ir:U5|instruction[10]                     ; statectrl:U14|enirin_latch ; 1.000        ; -3.101     ; 4.528      ;
; -6.609 ; statectrl:U14|regrd1_latch                                                                        ; ir:U5|instruction[12] ; clk_divider:U1|clk_out                    ; statectrl:U14|enirin_latch ; 1.000        ; -0.499     ; 7.121      ;
; -6.574 ; gr:U12|grb_latch[4]                                                                               ; ir:U5|instruction[4]  ; ir:U5|instruction[10]                     ; statectrl:U14|enirin_latch ; 1.000        ; -3.315     ; 4.270      ;
; -6.540 ; statectrl:U14|regrd1_latch                                                                        ; ir:U5|instruction[4]  ; clk_divider:U1|clk_out                    ; statectrl:U14|enirin_latch ; 1.000        ; -0.477     ; 7.074      ;
; -6.504 ; rom_new:U4|rom_new_rom:inst|altsyncram:altsyncram_component|altsyncram_kdr3:auto_generated|q_a[4] ; ir:U5|instruction[12] ; rom_new:U4|monostable_trigger:inst3|pulse ; statectrl:U14|enirin_latch ; 1.000        ; -2.136     ; 5.379      ;
; -6.491 ; gr:U12|grc_latch[3]                                                                               ; ir:U5|instruction[11] ; ir:U5|instruction[10]                     ; statectrl:U14|enirin_latch ; 0.500        ; -3.192     ; 3.810      ;
; -6.465 ; gr:U12|grc_latch[1]                                                                               ; ir:U5|instruction[9]  ; ir:U5|instruction[10]                     ; statectrl:U14|enirin_latch ; 1.000        ; -3.393     ; 4.083      ;
; -6.456 ; gr:U12|grb_latch[6]                                                                               ; ir:U5|instruction[6]  ; ir:U5|instruction[10]                     ; statectrl:U14|enirin_latch ; 1.000        ; -3.563     ; 3.904      ;
; -6.442 ; gr:U12|gra_latch[6]                                                                               ; ir:U5|instruction[6]  ; ir:U5|instruction[10]                     ; statectrl:U14|enirin_latch ; 0.500        ; -3.796     ; 3.157      ;
; -6.435 ; rom_new:U4|rom_new_rom:inst|altsyncram:altsyncram_component|altsyncram_kdr3:auto_generated|q_a[4] ; ir:U5|instruction[4]  ; rom_new:U4|monostable_trigger:inst3|pulse ; statectrl:U14|enirin_latch ; 1.000        ; -2.114     ; 5.332      ;
; -6.431 ; gr:U12|grd_latch[1]                                                                               ; ir:U5|instruction[9]  ; ir:U5|instruction[10]                     ; statectrl:U14|enirin_latch ; 1.000        ; -3.572     ; 3.870      ;
; -6.430 ; gr:U12|grd_latch[6]                                                                               ; ir:U5|instruction[14] ; ir:U5|instruction[10]                     ; statectrl:U14|enirin_latch ; 1.000        ; -3.541     ; 3.900      ;
; -6.419 ; gr:U12|grc_latch[1]                                                                               ; ir:U5|instruction[1]  ; ir:U5|instruction[10]                     ; statectrl:U14|enirin_latch ; 1.000        ; -3.352     ; 4.078      ;
; -6.418 ; statectrl:U14|regrd1_latch                                                                        ; ir:U5|instruction[6]  ; clk_divider:U1|clk_out                    ; statectrl:U14|enirin_latch ; 1.000        ; -0.725     ; 6.704      ;
; -6.399 ; gr:U12|grc_latch[2]                                                                               ; ir:U5|instruction[2]  ; ir:U5|instruction[10]                     ; statectrl:U14|enirin_latch ; 1.000        ; -3.353     ; 4.057      ;
; -6.385 ; gr:U12|grd_latch[1]                                                                               ; ir:U5|instruction[1]  ; ir:U5|instruction[10]                     ; statectrl:U14|enirin_latch ; 1.000        ; -3.531     ; 3.865      ;
; -6.382 ; gr:U12|grc_latch[7]                                                                               ; ir:U5|instruction[15] ; ir:U5|instruction[10]                     ; statectrl:U14|enirin_latch ; 0.500        ; -3.614     ; 3.279      ;
; -6.354 ; gr:U12|grb_latch[2]                                                                               ; ir:U5|instruction[2]  ; ir:U5|instruction[10]                     ; statectrl:U14|enirin_latch ; 1.000        ; -3.327     ; 4.038      ;
; -6.334 ; gr:U12|grb_latch[0]                                                                               ; ir:U5|instruction[8]  ; ir:U5|instruction[10]                     ; statectrl:U14|enirin_latch ; 1.000        ; -3.368     ; 3.977      ;
; -6.307 ; gr:U12|gra_latch[7]                                                                               ; ir:U5|instruction[7]  ; ir:U5|instruction[10]                     ; statectrl:U14|enirin_latch ; 0.500        ; -3.554     ; 3.264      ;
; -6.295 ; gr:U12|grb_latch[0]                                                                               ; ir:U5|instruction[0]  ; ir:U5|instruction[10]                     ; statectrl:U14|enirin_latch ; 1.000        ; -3.327     ; 3.979      ;
; -6.274 ; gr:U12|grb_latch[5]                                                                               ; ir:U5|instruction[13] ; ir:U5|instruction[10]                     ; statectrl:U14|enirin_latch ; 0.500        ; -3.488     ; 3.297      ;
; -6.272 ; statectrl:U14|regrd1_latch                                                                        ; ir:U5|instruction[10] ; clk_divider:U1|clk_out                    ; statectrl:U14|enirin_latch ; 1.000        ; -0.263     ; 7.020      ;
; -6.272 ; gr:U12|grc_latch[3]                                                                               ; ir:U5|instruction[3]  ; ir:U5|instruction[10]                     ; statectrl:U14|enirin_latch ; 0.500        ; -3.182     ; 3.601      ;
; -6.249 ; gr:U12|grd_latch[5]                                                                               ; ir:U5|instruction[13] ; ir:U5|instruction[10]                     ; statectrl:U14|enirin_latch ; 1.000        ; -3.551     ; 3.709      ;
; -6.238 ; gr:U12|gra_latch[5]                                                                               ; ir:U5|instruction[5]  ; ir:U5|instruction[10]                     ; statectrl:U14|enirin_latch ; 0.500        ; -3.554     ; 3.195      ;
; -6.235 ; gr:U12|grb_latch[6]                                                                               ; ir:U5|instruction[14] ; ir:U5|instruction[10]                     ; statectrl:U14|enirin_latch ; 1.000        ; -3.337     ; 3.909      ;
; -6.217 ; gr:U12|gra_latch[6]                                                                               ; ir:U5|instruction[14] ; ir:U5|instruction[10]                     ; statectrl:U14|enirin_latch ; 0.500        ; -3.570     ; 3.158      ;
; -6.213 ; statectrl:U14|regrd1_latch                                                                        ; ir:U5|instruction[9]  ; clk_divider:U1|clk_out                    ; statectrl:U14|enirin_latch ; 1.000        ; -0.530     ; 6.694      ;
; -6.197 ; statectrl:U14|regrd1_latch                                                                        ; ir:U5|instruction[14] ; clk_divider:U1|clk_out                    ; statectrl:U14|enirin_latch ; 1.000        ; -0.499     ; 6.709      ;
; -6.193 ; rom_new:U4|rom_new_rom:inst|altsyncram:altsyncram_component|altsyncram_kdr3:auto_generated|q_a[5] ; ir:U5|instruction[13] ; rom_new:U4|monostable_trigger:inst3|pulse ; statectrl:U14|enirin_latch ; 1.000        ; -2.136     ; 5.068      ;
; -6.167 ; statectrl:U14|regrd1_latch                                                                        ; ir:U5|instruction[1]  ; clk_divider:U1|clk_out                    ; statectrl:U14|enirin_latch ; 1.000        ; -0.489     ; 6.689      ;
; -6.162 ; gr:U12|grc_latch[3]                                                                               ; ir:U5|instruction[11] ; ir:U5|instruction[10]                     ; statectrl:U14|enirin_latch ; 1.000        ; -3.363     ; 3.810      ;
; -6.140 ; rom_new:U4|rom_new_rom:inst|altsyncram:altsyncram_component|altsyncram_kdr3:auto_generated|q_a[2] ; ir:U5|instruction[10] ; rom_new:U4|monostable_trigger:inst3|pulse ; statectrl:U14|enirin_latch ; 1.000        ; -1.900     ; 5.251      ;
; -6.093 ; gr:U12|grb_latch[1]                                                                               ; ir:U5|instruction[9]  ; ir:U5|instruction[10]                     ; statectrl:U14|enirin_latch ; 0.500        ; -3.510     ; 3.094      ;
; -6.082 ; rom_new:U4|rom_new_rom:inst|altsyncram:altsyncram_component|altsyncram_kdr3:auto_generated|q_a[6] ; ir:U5|instruction[6]  ; rom_new:U4|monostable_trigger:inst3|pulse ; statectrl:U14|enirin_latch ; 1.000        ; -2.362     ; 4.731      ;
; -6.053 ; gr:U12|grc_latch[7]                                                                               ; ir:U5|instruction[15] ; ir:U5|instruction[10]                     ; statectrl:U14|enirin_latch ; 1.000        ; -3.785     ; 3.279      ;
; -6.047 ; gr:U12|grb_latch[1]                                                                               ; ir:U5|instruction[1]  ; ir:U5|instruction[10]                     ; statectrl:U14|enirin_latch ; 0.500        ; -3.469     ; 3.089      ;
; -6.014 ; gr:U12|grc_latch[5]                                                                               ; ir:U5|instruction[5]  ; ir:U5|instruction[10]                     ; statectrl:U14|enirin_latch ; 0.500        ; -3.178     ; 3.347      ;
; -6.008 ; statectrl:U14|regrd1_latch                                                                        ; ir:U5|instruction[2]  ; clk_divider:U1|clk_out                    ; statectrl:U14|enirin_latch ; 1.000        ; -0.489     ; 6.530      ;
; -5.984 ; statectrl:U14|regrd1_latch                                                                        ; ir:U5|instruction[8]  ; clk_divider:U1|clk_out                    ; statectrl:U14|enirin_latch ; 1.000        ; -0.530     ; 6.465      ;
; -5.976 ; statectrl:U14|regrd2_latch                                                                        ; ir:U5|instruction[13] ; clk_divider:U1|clk_out                    ; statectrl:U14|enirin_latch ; 1.000        ; -0.499     ; 6.488      ;
; -5.966 ; gr:U12|grc_latch[4]                                                                               ; ir:U5|instruction[12] ; ir:U5|instruction[10]                     ; statectrl:U14|enirin_latch ; 0.500        ; -3.190     ; 3.287      ;
; -5.945 ; statectrl:U14|regrd1_latch                                                                        ; ir:U5|instruction[0]  ; clk_divider:U1|clk_out                    ; statectrl:U14|enirin_latch ; 1.000        ; -0.489     ; 6.467      ;
; -5.943 ; gr:U12|grc_latch[3]                                                                               ; ir:U5|instruction[3]  ; ir:U5|instruction[10]                     ; statectrl:U14|enirin_latch ; 1.000        ; -3.353     ; 3.601      ;
; -5.942 ; gr:U12|grc_latch[7]                                                                               ; ir:U5|instruction[7]  ; ir:U5|instruction[10]                     ; statectrl:U14|enirin_latch ; 0.500        ; -3.178     ; 3.275      ;
; -5.898 ; dbufferb:U10|data_latch[2]                                                                        ; ir:U5|instruction[10] ; statectrl:U14|dbfbin_latch                ; statectrl:U14|enirin_latch ; 0.500        ; -2.232     ; 4.177      ;
; -5.897 ; gr:U12|grc_latch[4]                                                                               ; ir:U5|instruction[4]  ; ir:U5|instruction[10]                     ; statectrl:U14|enirin_latch ; 0.500        ; -3.168     ; 3.240      ;
; -5.894 ; statectrl:U14|dbfaout_latch                                                                       ; ir:U5|instruction[11] ; clk_divider:U1|clk_out                    ; statectrl:U14|enirin_latch ; 1.000        ; -0.499     ; 6.406      ;
; -5.881 ; statectrl:U14|regrd2_latch                                                                        ; ir:U5|instruction[10] ; clk_divider:U1|clk_out                    ; statectrl:U14|enirin_latch ; 1.000        ; -0.263     ; 6.629      ;
; -5.876 ; rom_new:U4|rom_new_rom:inst|altsyncram:altsyncram_component|altsyncram_kdr3:auto_generated|q_a[2] ; ir:U5|instruction[2]  ; rom_new:U4|monostable_trigger:inst3|pulse ; statectrl:U14|enirin_latch ; 1.000        ; -2.126     ; 4.761      ;
; -5.861 ; rom_new:U4|rom_new_rom:inst|altsyncram:altsyncram_component|altsyncram_kdr3:auto_generated|q_a[6] ; ir:U5|instruction[14] ; rom_new:U4|monostable_trigger:inst3|pulse ; statectrl:U14|enirin_latch ; 1.000        ; -2.136     ; 4.736      ;
; -5.805 ; statectrl:U14|enrom_latch                                                                         ; ir:U5|instruction[12] ; clk_divider:U1|clk_out                    ; statectrl:U14|enirin_latch ; 1.000        ; -0.566     ; 6.250      ;
; -5.781 ; statectrl:U14|regrd1_latch                                                                        ; ir:U5|instruction[15] ; clk_divider:U1|clk_out                    ; statectrl:U14|enirin_latch ; 1.000        ; -0.913     ; 5.879      ;
; -5.780 ; gr:U12|grc_latch[6]                                                                               ; ir:U5|instruction[6]  ; ir:U5|instruction[10]                     ; statectrl:U14|enirin_latch ; 0.500        ; -3.419     ; 2.872      ;
; -5.770 ; gr:U12|grb_latch[7]                                                                               ; ir:U5|instruction[15] ; ir:U5|instruction[10]                     ; statectrl:U14|enirin_latch ; 0.500        ; -3.902     ; 2.379      ;
; -5.769 ; dbufferb:U10|data_latch[2]                                                                        ; ir:U5|instruction[10] ; statectrl:U14|enalu_latch                 ; statectrl:U14|enirin_latch ; 0.500        ; -2.103     ; 4.177      ;
; -5.758 ; rom_new:U4|rom_new_rom:inst|altsyncram:altsyncram_component|altsyncram_kdr3:auto_generated|q_a[0] ; ir:U5|instruction[8]  ; rom_new:U4|monostable_trigger:inst3|pulse ; statectrl:U14|enirin_latch ; 1.000        ; -2.167     ; 4.602      ;
; -5.747 ; gr:U12|grd_latch[7]                                                                               ; ir:U5|instruction[15] ; ir:U5|instruction[10]                     ; statectrl:U14|enirin_latch ; 1.000        ; -3.965     ; 2.793      ;
; -5.741 ; ram_new:U3|ram_new_ram:inst|altsyncram:altsyncram_component|altsyncram_2kn3:auto_generated|q_a[3] ; ir:U5|instruction[11] ; statectrl:U14|ramrd_latch                 ; statectrl:U14|enirin_latch ; 1.000        ; -0.220     ; 6.542      ;
+--------+---------------------------------------------------------------------------------------------------+-----------------------+-------------------------------------------+----------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'statectrl:U14|dbfbin_latch'                                                                                                                                                                                                 ;
+--------+---------------------------------------------------------------------------------------------------+----------------------------+-------------------------------------------+----------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                         ; To Node                    ; Launch Clock                              ; Latch Clock                ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------------------------------------------------------------+----------------------------+-------------------------------------------+----------------------------+--------------+------------+------------+
; -7.436 ; gr:U12|grd_latch[0]                                                                               ; dbufferb:U10|data_latch[0] ; ir:U5|instruction[10]                     ; statectrl:U14|dbfbin_latch ; 0.500        ; -1.524     ; 5.367      ;
; -7.406 ; gr:U12|grd_latch[2]                                                                               ; dbufferb:U10|data_latch[2] ; ir:U5|instruction[10]                     ; statectrl:U14|dbfbin_latch ; 0.500        ; -1.257     ; 5.327      ;
; -7.327 ; gr:U12|grc_latch[0]                                                                               ; dbufferb:U10|data_latch[0] ; ir:U5|instruction[10]                     ; statectrl:U14|dbfbin_latch ; 0.500        ; -1.346     ; 5.436      ;
; -6.884 ; gr:U12|gra_latch[2]                                                                               ; dbufferb:U10|data_latch[2] ; ir:U5|instruction[10]                     ; statectrl:U14|dbfbin_latch ; 1.000        ; -1.285     ; 5.277      ;
; -6.874 ; gr:U12|gra_latch[0]                                                                               ; dbufferb:U10|data_latch[0] ; ir:U5|instruction[10]                     ; statectrl:U14|dbfbin_latch ; 1.000        ; -1.553     ; 5.276      ;
; -6.862 ; gr:U12|grc_latch[1]                                                                               ; dbufferb:U10|data_latch[1] ; ir:U5|instruction[10]                     ; statectrl:U14|dbfbin_latch ; 0.500        ; -1.347     ; 4.826      ;
; -6.859 ; gr:U12|grc_latch[2]                                                                               ; dbufferb:U10|data_latch[2] ; ir:U5|instruction[10]                     ; statectrl:U14|dbfbin_latch ; 0.500        ; -1.079     ; 4.958      ;
; -6.828 ; gr:U12|grd_latch[1]                                                                               ; dbufferb:U10|data_latch[1] ; ir:U5|instruction[10]                     ; statectrl:U14|dbfbin_latch ; 0.500        ; -1.526     ; 4.613      ;
; -6.815 ; gr:U12|grb_latch[0]                                                                               ; dbufferb:U10|data_latch[0] ; ir:U5|instruction[10]                     ; statectrl:U14|dbfbin_latch ; 0.500        ; -1.320     ; 4.950      ;
; -6.814 ; gr:U12|grb_latch[2]                                                                               ; dbufferb:U10|data_latch[2] ; ir:U5|instruction[10]                     ; statectrl:U14|dbfbin_latch ; 0.500        ; -1.053     ; 4.939      ;
; -6.656 ; gr:U12|grc_latch[0]                                                                               ; dbufferb:U10|data_latch[0] ; ir:U5|instruction[10]                     ; statectrl:U14|dbfbin_latch ; 1.000        ; -1.175     ; 5.436      ;
; -6.610 ; statectrl:U14|regrd1_latch                                                                        ; dbufferb:U10|data_latch[1] ; clk_divider:U1|clk_out                    ; statectrl:U14|dbfbin_latch ; 0.500        ; 1.516      ; 7.437      ;
; -6.468 ; statectrl:U14|regrd1_latch                                                                        ; dbufferb:U10|data_latch[2] ; clk_divider:U1|clk_out                    ; statectrl:U14|dbfbin_latch ; 0.500        ; 1.785      ; 7.431      ;
; -6.465 ; statectrl:U14|regrd1_latch                                                                        ; dbufferb:U10|data_latch[0] ; clk_divider:U1|clk_out                    ; statectrl:U14|dbfbin_latch ; 0.500        ; 1.518      ; 7.438      ;
; -6.456 ; gr:U12|grb_latch[0]                                                                               ; dbufferb:U10|data_latch[0] ; ir:U5|instruction[10]                     ; statectrl:U14|dbfbin_latch ; 1.000        ; -1.461     ; 4.950      ;
; -6.455 ; gr:U12|grb_latch[2]                                                                               ; dbufferb:U10|data_latch[2] ; ir:U5|instruction[10]                     ; statectrl:U14|dbfbin_latch ; 1.000        ; -1.194     ; 4.939      ;
; -6.388 ; gr:U12|gra_latch[1]                                                                               ; dbufferb:U10|data_latch[1] ; ir:U5|instruction[10]                     ; statectrl:U14|dbfbin_latch ; 1.000        ; -1.553     ; 4.646      ;
; -6.336 ; rom_new:U4|rom_new_rom:inst|altsyncram:altsyncram_component|altsyncram_kdr3:auto_generated|q_a[2] ; dbufferb:U10|data_latch[2] ; rom_new:U4|monostable_trigger:inst3|pulse ; statectrl:U14|dbfbin_latch ; 0.500        ; 0.148      ; 5.662      ;
; -6.239 ; rom_new:U4|rom_new_rom:inst|altsyncram:altsyncram_component|altsyncram_kdr3:auto_generated|q_a[0] ; dbufferb:U10|data_latch[0] ; rom_new:U4|monostable_trigger:inst3|pulse ; statectrl:U14|dbfbin_latch ; 0.500        ; -0.119     ; 5.575      ;
; -6.224 ; gr:U12|gra_latch[3]                                                                               ; dbufferb:U10|data_latch[3] ; ir:U5|instruction[10]                     ; statectrl:U14|dbfbin_latch ; 1.000        ; -1.554     ; 4.628      ;
; -6.191 ; gr:U12|grc_latch[1]                                                                               ; dbufferb:U10|data_latch[1] ; ir:U5|instruction[10]                     ; statectrl:U14|dbfbin_latch ; 1.000        ; -1.176     ; 4.826      ;
; -6.188 ; gr:U12|grc_latch[2]                                                                               ; dbufferb:U10|data_latch[2] ; ir:U5|instruction[10]                     ; statectrl:U14|dbfbin_latch ; 1.000        ; -0.908     ; 4.958      ;
; -6.176 ; gr:U12|grc_latch[7]                                                                               ; dbufferb:U10|data_latch[7] ; ir:U5|instruction[10]                     ; statectrl:U14|dbfbin_latch ; 0.500        ; -1.359     ; 4.289      ;
; -6.129 ; gr:U12|grc_latch[3]                                                                               ; dbufferb:U10|data_latch[3] ; ir:U5|instruction[10]                     ; statectrl:U14|dbfbin_latch ; 0.500        ; -1.348     ; 4.239      ;
; -6.077 ; statectrl:U14|regrd2_latch                                                                        ; dbufferb:U10|data_latch[2] ; clk_divider:U1|clk_out                    ; statectrl:U14|dbfbin_latch ; 0.500        ; 1.785      ; 7.040      ;
; -5.904 ; statectrl:U14|regrd1_latch                                                                        ; dbufferb:U10|data_latch[7] ; clk_divider:U1|clk_out                    ; statectrl:U14|dbfbin_latch ; 0.500        ; 1.513      ; 6.889      ;
; -5.870 ; gr:U12|grd_latch[7]                                                                               ; dbufferb:U10|data_latch[7] ; ir:U5|instruction[10]                     ; statectrl:U14|dbfbin_latch ; 0.500        ; -1.539     ; 3.803      ;
; -5.870 ; gr:U12|gra_latch[7]                                                                               ; dbufferb:U10|data_latch[7] ; ir:U5|instruction[10]                     ; statectrl:U14|dbfbin_latch ; 1.000        ; -1.564     ; 4.278      ;
; -5.861 ; statectrl:U14|dbfaout_latch                                                                       ; dbufferb:U10|data_latch[3] ; clk_divider:U1|clk_out                    ; statectrl:U14|dbfbin_latch ; 0.500        ; 1.516      ; 6.835      ;
; -5.842 ; statectrl:U14|regrd2_latch                                                                        ; dbufferb:U10|data_latch[0] ; clk_divider:U1|clk_out                    ; statectrl:U14|dbfbin_latch ; 0.500        ; 1.518      ; 6.815      ;
; -5.809 ; gr:U12|grb_latch[1]                                                                               ; dbufferb:U10|data_latch[1] ; ir:U5|instruction[10]                     ; statectrl:U14|dbfbin_latch ; 0.500        ; -1.323     ; 3.797      ;
; -5.804 ; gr:U12|grd_latch[6]                                                                               ; dbufferb:U10|data_latch[6] ; ir:U5|instruction[10]                     ; statectrl:U14|dbfbin_latch ; 0.500        ; -1.277     ; 3.693      ;
; -5.795 ; ir:U5|instruction[3]                                                                              ; dbufferb:U10|data_latch[2] ; statectrl:U14|enirin_latch                ; statectrl:U14|dbfbin_latch ; 0.500        ; 2.170      ; 7.153      ;
; -5.708 ; ram_new:U3|ram_new_ram:inst|altsyncram:altsyncram_component|altsyncram_2kn3:auto_generated|q_a[3] ; dbufferb:U10|data_latch[3] ; statectrl:U14|ramrd_latch                 ; statectrl:U14|dbfbin_latch ; 0.500        ; 1.795      ; 6.971      ;
; -5.703 ; gr:U12|grd_latch[3]                                                                               ; dbufferb:U10|data_latch[3] ; ir:U5|instruction[10]                     ; statectrl:U14|dbfbin_latch ; 0.500        ; -1.526     ; 3.635      ;
; -5.697 ; ir:U5|instruction[1]                                                                              ; dbufferb:U10|data_latch[2] ; statectrl:U14|enirin_latch                ; statectrl:U14|dbfbin_latch ; 0.500        ; 2.170      ; 7.055      ;
; -5.696 ; gr:U12|grd_latch[4]                                                                               ; dbufferb:U10|data_latch[4] ; ir:U5|instruction[10]                     ; statectrl:U14|dbfbin_latch ; 0.500        ; -1.540     ; 3.641      ;
; -5.613 ; statectrl:U14|regrd2_latch                                                                        ; dbufferb:U10|data_latch[1] ; clk_divider:U1|clk_out                    ; statectrl:U14|dbfbin_latch ; 0.500        ; 1.516      ; 6.440      ;
; -5.609 ; gr:U12|grb_latch[6]                                                                               ; dbufferb:U10|data_latch[6] ; ir:U5|instruction[10]                     ; statectrl:U14|dbfbin_latch ; 0.500        ; -1.073     ; 3.702      ;
; -5.571 ; statectrl:U14|regrd1_latch                                                                        ; dbufferb:U10|data_latch[6] ; clk_divider:U1|clk_out                    ; statectrl:U14|dbfbin_latch ; 0.500        ; 1.765      ; 6.502      ;
; -5.552 ; ir:U5|instruction[9]                                                                              ; dbufferb:U10|data_latch[2] ; statectrl:U14|enirin_latch                ; statectrl:U14|dbfbin_latch ; 0.500        ; 2.213      ; 6.953      ;
; -5.550 ; statectrl:U14|dbfaout_latch                                                                       ; dbufferb:U10|data_latch[1] ; clk_divider:U1|clk_out                    ; statectrl:U14|dbfbin_latch ; 0.500        ; 1.516      ; 6.377      ;
; -5.549 ; ir:U5|instruction[2]                                                                              ; dbufferb:U10|data_latch[1] ; statectrl:U14|enirin_latch                ; statectrl:U14|dbfbin_latch ; 0.500        ; 1.901      ; 6.771      ;
; -5.538 ; ir:U5|instruction[3]                                                                              ; dbufferb:U10|data_latch[0] ; statectrl:U14|enirin_latch                ; statectrl:U14|dbfbin_latch ; 0.500        ; 1.903      ; 6.906      ;
; -5.505 ; gr:U12|grc_latch[7]                                                                               ; dbufferb:U10|data_latch[7] ; ir:U5|instruction[10]                     ; statectrl:U14|dbfbin_latch ; 1.000        ; -1.188     ; 4.289      ;
; -5.500 ; gr:U12|grb_latch[4]                                                                               ; dbufferb:U10|data_latch[4] ; ir:U5|instruction[10]                     ; statectrl:U14|dbfbin_latch ; 0.500        ; -1.336     ; 3.649      ;
; -5.493 ; ir:U5|instruction[3]                                                                              ; dbufferb:U10|data_latch[3] ; statectrl:U14|enirin_latch                ; statectrl:U14|dbfbin_latch ; 0.500        ; 1.901      ; 6.862      ;
; -5.474 ; statectrl:U14|regrd1_latch                                                                        ; dbufferb:U10|data_latch[3] ; clk_divider:U1|clk_out                    ; statectrl:U14|dbfbin_latch ; 0.500        ; 1.516      ; 6.448      ;
; -5.466 ; statectrl:U14|regrd1_latch                                                                        ; dbufferb:U10|data_latch[4] ; clk_divider:U1|clk_out                    ; statectrl:U14|dbfbin_latch ; 0.500        ; 1.502      ; 6.453      ;
; -5.466 ; statectrl:U14|regrd2_latch                                                                        ; dbufferb:U10|data_latch[7] ; clk_divider:U1|clk_out                    ; statectrl:U14|dbfbin_latch ; 0.500        ; 1.513      ; 6.451      ;
; -5.461 ; rom_new:U4|rom_new_rom:inst|altsyncram:altsyncram_component|altsyncram_kdr3:auto_generated|q_a[4] ; dbufferb:U10|data_latch[4] ; rom_new:U4|monostable_trigger:inst3|pulse ; statectrl:U14|dbfbin_latch ; 0.500        ; -0.135     ; 4.811      ;
; -5.458 ; gr:U12|grc_latch[3]                                                                               ; dbufferb:U10|data_latch[3] ; ir:U5|instruction[10]                     ; statectrl:U14|dbfbin_latch ; 1.000        ; -1.177     ; 4.239      ;
; -5.456 ; rom_new:U4|rom_new_rom:inst|altsyncram:altsyncram_component|altsyncram_kdr3:auto_generated|q_a[6] ; dbufferb:U10|data_latch[6] ; rom_new:U4|monostable_trigger:inst3|pulse ; statectrl:U14|dbfbin_latch ; 0.500        ; 0.128      ; 4.750      ;
; -5.450 ; gr:U12|grb_latch[1]                                                                               ; dbufferb:U10|data_latch[1] ; ir:U5|instruction[10]                     ; statectrl:U14|dbfbin_latch ; 1.000        ; -1.464     ; 3.797      ;
; -5.445 ; rom_new:U4|rom_new_rom:inst|altsyncram:altsyncram_component|altsyncram_kdr3:auto_generated|q_a[7] ; dbufferb:U10|data_latch[7] ; rom_new:U4|monostable_trigger:inst3|pulse ; statectrl:U14|dbfbin_latch ; 0.500        ; -0.124     ; 4.793      ;
; -5.440 ; ir:U5|instruction[1]                                                                              ; dbufferb:U10|data_latch[0] ; statectrl:U14|enirin_latch                ; statectrl:U14|dbfbin_latch ; 0.500        ; 1.903      ; 6.808      ;
; -5.439 ; rom_new:U4|rom_new_rom:inst|altsyncram:altsyncram_component|altsyncram_kdr3:auto_generated|q_a[1] ; dbufferb:U10|data_latch[1] ; rom_new:U4|monostable_trigger:inst3|pulse ; statectrl:U14|dbfbin_latch ; 0.500        ; -0.121     ; 4.629      ;
; -5.425 ; ir:U5|instruction[2]                                                                              ; dbufferb:U10|data_latch[2] ; statectrl:U14|enirin_latch                ; statectrl:U14|dbfbin_latch ; 0.500        ; 2.170      ; 6.783      ;
; -5.423 ; ir:U5|instruction[2]                                                                              ; dbufferb:U10|data_latch[0] ; statectrl:U14|enirin_latch                ; statectrl:U14|dbfbin_latch ; 0.500        ; 1.903      ; 6.791      ;
; -5.420 ; gr:U12|grc_latch[5]                                                                               ; dbufferb:U10|data_latch[5] ; ir:U5|instruction[10]                     ; statectrl:U14|dbfbin_latch ; 0.500        ; -1.359     ; 3.737      ;
; -5.415 ; ram_new:U3|ram_new_ram:inst|altsyncram:altsyncram_component|altsyncram_2kn3:auto_generated|q_a[1] ; dbufferb:U10|data_latch[1] ; statectrl:U14|ramrd_latch                 ; statectrl:U14|dbfbin_latch ; 0.500        ; 1.795      ; 6.531      ;
; -5.407 ; statectrl:U14|regrd1_latch                                                                        ; dbufferb:U10|data_latch[5] ; clk_divider:U1|clk_out                    ; statectrl:U14|dbfbin_latch ; 0.500        ; 1.513      ; 6.596      ;
; -5.391 ; ir:U5|instruction[0]                                                                              ; dbufferb:U10|data_latch[1] ; statectrl:U14|enirin_latch                ; statectrl:U14|dbfbin_latch ; 0.500        ; 1.901      ; 6.613      ;
; -5.298 ; ir:U5|instruction[3]                                                                              ; dbufferb:U10|data_latch[1] ; statectrl:U14|enirin_latch                ; statectrl:U14|dbfbin_latch ; 0.500        ; 1.901      ; 6.520      ;
; -5.298 ; rom_new:U4|rom_new_rom:inst|altsyncram:altsyncram_component|altsyncram_kdr3:auto_generated|q_a[5] ; dbufferb:U10|data_latch[5] ; rom_new:U4|monostable_trigger:inst3|pulse ; statectrl:U14|dbfbin_latch ; 0.500        ; -0.124     ; 4.850      ;
; -5.295 ; ir:U5|instruction[9]                                                                              ; dbufferb:U10|data_latch[0] ; statectrl:U14|enirin_latch                ; statectrl:U14|dbfbin_latch ; 0.500        ; 1.946      ; 6.706      ;
; -5.285 ; statectrl:U14|enpcout_latch                                                                       ; dbufferb:U10|data_latch[0] ; clk_divider:U1|clk_out                    ; statectrl:U14|dbfbin_latch ; 0.500        ; 1.513      ; 6.253      ;
; -5.252 ; gr:U12|grb_latch[7]                                                                               ; dbufferb:U10|data_latch[7] ; ir:U5|instruction[10]                     ; statectrl:U14|dbfbin_latch ; 0.500        ; -1.335     ; 3.389      ;
; -5.250 ; gr:U12|grb_latch[6]                                                                               ; dbufferb:U10|data_latch[6] ; ir:U5|instruction[10]                     ; statectrl:U14|dbfbin_latch ; 1.000        ; -1.214     ; 3.702      ;
; -5.249 ; ir:U5|instruction[0]                                                                              ; dbufferb:U10|data_latch[2] ; statectrl:U14|enirin_latch                ; statectrl:U14|dbfbin_latch ; 0.500        ; 2.170      ; 6.607      ;
; -5.246 ; ir:U5|instruction[0]                                                                              ; dbufferb:U10|data_latch[0] ; statectrl:U14|enirin_latch                ; statectrl:U14|dbfbin_latch ; 0.500        ; 1.903      ; 6.614      ;
; -5.228 ; ir:U5|instruction[1]                                                                              ; dbufferb:U10|data_latch[1] ; statectrl:U14|enirin_latch                ; statectrl:U14|dbfbin_latch ; 0.500        ; 1.901      ; 6.450      ;
; -5.224 ; ir:U5|instruction[10]                                                                             ; dbufferb:U10|data_latch[2] ; ir:U5|instruction[10]                     ; statectrl:U14|dbfbin_latch ; 0.500        ; 4.213      ; 8.876      ;
; -5.185 ; ir:U5|instruction[3]                                                                              ; dbufferb:U10|data_latch[7] ; statectrl:U14|enirin_latch                ; statectrl:U14|dbfbin_latch ; 0.500        ; 1.898      ; 6.565      ;
; -5.141 ; gr:U12|grb_latch[4]                                                                               ; dbufferb:U10|data_latch[4] ; ir:U5|instruction[10]                     ; statectrl:U14|dbfbin_latch ; 1.000        ; -1.477     ; 3.649      ;
; -5.107 ; statectrl:U14|dbfaout_latch                                                                       ; dbufferb:U10|data_latch[0] ; clk_divider:U1|clk_out                    ; statectrl:U14|dbfbin_latch ; 0.500        ; 1.518      ; 6.080      ;
; -5.087 ; ir:U5|instruction[1]                                                                              ; dbufferb:U10|data_latch[7] ; statectrl:U14|enirin_latch                ; statectrl:U14|dbfbin_latch ; 0.500        ; 1.898      ; 6.467      ;
; -5.086 ; ir:U5|instruction[8]                                                                              ; dbufferb:U10|data_latch[1] ; statectrl:U14|enirin_latch                ; statectrl:U14|dbfbin_latch ; 0.500        ; 1.944      ; 6.351      ;
; -5.065 ; ir:U5|instruction[9]                                                                              ; dbufferb:U10|data_latch[1] ; statectrl:U14|enirin_latch                ; statectrl:U14|dbfbin_latch ; 0.500        ; 1.944      ; 6.330      ;
; -5.027 ; gr:U12|grd_latch[5]                                                                               ; dbufferb:U10|data_latch[5] ; ir:U5|instruction[10]                     ; statectrl:U14|dbfbin_latch ; 0.500        ; -1.539     ; 3.164      ;
; -4.996 ; gr:U12|grb_latch[3]                                                                               ; dbufferb:U10|data_latch[3] ; ir:U5|instruction[10]                     ; statectrl:U14|dbfbin_latch ; 0.500        ; -1.323     ; 3.131      ;
; -4.989 ; ir:U5|instruction[10]                                                                             ; dbufferb:U10|data_latch[0] ; ir:U5|instruction[10]                     ; statectrl:U14|dbfbin_latch ; 0.500        ; 3.946      ; 8.651      ;
; -4.983 ; dbufferb:U10|data_latch[2]                                                                        ; dbufferb:U10|data_latch[2] ; statectrl:U14|dbfbin_latch                ; statectrl:U14|dbfbin_latch ; 1.000        ; -0.073     ; 4.588      ;
; -4.973 ; gr:U12|gra_latch[5]                                                                               ; dbufferb:U10|data_latch[5] ; ir:U5|instruction[10]                     ; statectrl:U14|dbfbin_latch ; 1.000        ; -1.564     ; 3.585      ;
; -4.965 ; dbufferb:U10|data_latch[2]                                                                        ; dbufferb:U10|data_latch[2] ; statectrl:U14|enalu_latch                 ; statectrl:U14|dbfbin_latch ; 1.000        ; -0.055     ; 4.588      ;
; -4.962 ; ir:U5|instruction[8]                                                                              ; dbufferb:U10|data_latch[2] ; statectrl:U14|enirin_latch                ; statectrl:U14|dbfbin_latch ; 0.500        ; 2.213      ; 6.363      ;
; -4.960 ; ir:U5|instruction[8]                                                                              ; dbufferb:U10|data_latch[0] ; statectrl:U14|enirin_latch                ; statectrl:U14|dbfbin_latch ; 0.500        ; 1.946      ; 6.371      ;
; -4.952 ; rom_new:U4|rom_new_rom:inst|altsyncram:altsyncram_component|altsyncram_kdr3:auto_generated|q_a[3] ; dbufferb:U10|data_latch[3] ; rom_new:U4|monostable_trigger:inst3|pulse ; statectrl:U14|dbfbin_latch ; 0.500        ; -0.121     ; 4.289      ;
; -4.942 ; ir:U5|instruction[9]                                                                              ; dbufferb:U10|data_latch[7] ; statectrl:U14|enirin_latch                ; statectrl:U14|dbfbin_latch ; 0.500        ; 1.941      ; 6.365      ;
; -4.934 ; statectrl:U14|enpcout_latch                                                                       ; dbufferb:U10|data_latch[2] ; clk_divider:U1|clk_out                    ; statectrl:U14|dbfbin_latch ; 0.500        ; 1.780      ; 5.892      ;
; -4.903 ; statectrl:U14|dbfbout_latch                                                                       ; dbufferb:U10|data_latch[3] ; clk_divider:U1|clk_out                    ; statectrl:U14|dbfbin_latch ; 0.500        ; 1.519      ; 5.880      ;
; -4.893 ; gr:U12|grb_latch[7]                                                                               ; dbufferb:U10|data_latch[7] ; ir:U5|instruction[10]                     ; statectrl:U14|dbfbin_latch ; 1.000        ; -1.476     ; 3.389      ;
; -4.886 ; ir:U5|instruction[2]                                                                              ; dbufferb:U10|data_latch[7] ; statectrl:U14|enirin_latch                ; statectrl:U14|dbfbin_latch ; 0.500        ; 1.898      ; 6.266      ;
; -4.858 ; statectrl:U14|dbfaout_latch                                                                       ; dbufferb:U10|data_latch[2] ; clk_divider:U1|clk_out                    ; statectrl:U14|dbfbin_latch ; 0.500        ; 1.785      ; 5.821      ;
; -4.794 ; statectrl:U14|dbfbout_latch                                                                       ; dbufferb:U10|data_latch[1] ; clk_divider:U1|clk_out                    ; statectrl:U14|dbfbin_latch ; 0.500        ; 1.519      ; 5.624      ;
; -4.780 ; statectrl:U14|enrom_latch                                                                         ; dbufferb:U10|data_latch[2] ; clk_divider:U1|clk_out                    ; statectrl:U14|dbfbin_latch ; 0.500        ; 1.718      ; 5.676      ;
; -4.762 ; statectrl:U14|enrom_latch                                                                         ; dbufferb:U10|data_latch[4] ; clk_divider:U1|clk_out                    ; statectrl:U14|dbfbin_latch ; 0.500        ; 1.435      ; 5.682      ;
; -4.760 ; ir:U5|instruction[10]                                                                             ; dbufferb:U10|data_latch[1] ; ir:U5|instruction[10]                     ; statectrl:U14|dbfbin_latch ; 0.500        ; 3.944      ; 8.276      ;
; -4.754 ; statectrl:U14|regrd2_latch                                                                        ; dbufferb:U10|data_latch[5] ; clk_divider:U1|clk_out                    ; statectrl:U14|dbfbin_latch ; 0.500        ; 1.513      ; 5.943      ;
; -4.749 ; gr:U12|grc_latch[5]                                                                               ; dbufferb:U10|data_latch[5] ; ir:U5|instruction[10]                     ; statectrl:U14|dbfbin_latch ; 1.000        ; -1.188     ; 3.737      ;
+--------+---------------------------------------------------------------------------------------------------+----------------------------+-------------------------------------------+----------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'statectrl:U14|ramin_latch'                                                                                                                                                                                                                 ;
+--------+---------------------------------------------------------------------------------------------------+--------------------------------------------+-------------------------------------------+---------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                         ; To Node                                    ; Launch Clock                              ; Latch Clock               ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------------------------------------------------------------+--------------------------------------------+-------------------------------------------+---------------------------+--------------+------------+------------+
; -7.287 ; gr:U12|gra_latch[2]                                                                               ; ram_new:U3|ram_ctrl:inst1|address_latch[2] ; ir:U5|instruction[10]                     ; statectrl:U14|ramin_latch ; 0.500        ; -3.398     ; 4.400      ;
; -7.180 ; gr:U12|gra_latch[0]                                                                               ; ram_new:U3|ram_ctrl:inst1|address_latch[0] ; ir:U5|instruction[10]                     ; statectrl:U14|ramin_latch ; 0.500        ; -3.399     ; 4.292      ;
; -7.064 ; gr:U12|gra_latch[3]                                                                               ; ram_new:U3|ram_ctrl:inst1|address_latch[3] ; ir:U5|instruction[10]                     ; statectrl:U14|ramin_latch ; 0.500        ; -3.602     ; 3.973      ;
; -6.962 ; gr:U12|grc_latch[0]                                                                               ; ram_new:U3|ram_ctrl:inst1|address_latch[0] ; ir:U5|instruction[10]                     ; statectrl:U14|ramin_latch ; 0.500        ; -3.021     ; 4.452      ;
; -6.858 ; gr:U12|grb_latch[2]                                                                               ; ram_new:U3|ram_ctrl:inst1|address_latch[2] ; ir:U5|instruction[10]                     ; statectrl:U14|ramin_latch ; 0.500        ; -3.307     ; 4.062      ;
; -6.855 ; gr:U12|gra_latch[1]                                                                               ; ram_new:U3|ram_ctrl:inst1|address_latch[1] ; ir:U5|instruction[10]                     ; statectrl:U14|ramin_latch ; 0.500        ; -3.373     ; 3.993      ;
; -6.809 ; gr:U12|grd_latch[2]                                                                               ; ram_new:U3|ram_ctrl:inst1|address_latch[2] ; ir:U5|instruction[10]                     ; statectrl:U14|ramin_latch ; 1.000        ; -3.370     ; 4.450      ;
; -6.762 ; gr:U12|grb_latch[0]                                                                               ; ram_new:U3|ram_ctrl:inst1|address_latch[0] ; ir:U5|instruction[10]                     ; statectrl:U14|ramin_latch ; 0.500        ; -3.307     ; 3.966      ;
; -6.742 ; gr:U12|grd_latch[0]                                                                               ; ram_new:U3|ram_ctrl:inst1|address_latch[0] ; ir:U5|instruction[10]                     ; statectrl:U14|ramin_latch ; 1.000        ; -3.370     ; 4.383      ;
; -6.690 ; gr:U12|gra_latch[7]                                                                               ; ram_new:U3|ram_ctrl:inst1|address_latch[7] ; ir:U5|instruction[10]                     ; statectrl:U14|ramin_latch ; 0.500        ; -3.405     ; 3.796      ;
; -6.689 ; gr:U12|gra_latch[5]                                                                               ; ram_new:U3|ram_ctrl:inst1|address_latch[5] ; ir:U5|instruction[10]                     ; statectrl:U14|ramin_latch ; 0.500        ; -3.486     ; 3.714      ;
; -6.658 ; gr:U12|grc_latch[1]                                                                               ; ram_new:U3|ram_ctrl:inst1|address_latch[1] ; ir:U5|instruction[10]                     ; statectrl:U14|ramin_latch ; 0.500        ; -2.996     ; 4.173      ;
; -6.633 ; gr:U12|grc_latch[0]                                                                               ; ram_new:U3|ram_ctrl:inst1|address_latch[0] ; ir:U5|instruction[10]                     ; statectrl:U14|ramin_latch ; 1.000        ; -3.192     ; 4.452      ;
; -6.628 ; gr:U12|grb_latch[6]                                                                               ; ram_new:U3|ram_ctrl:inst1|address_latch[6] ; ir:U5|instruction[10]                     ; statectrl:U14|ramin_latch ; 0.500        ; -3.307     ; 3.832      ;
; -6.591 ; gr:U12|grc_latch[2]                                                                               ; ram_new:U3|ram_ctrl:inst1|address_latch[2] ; ir:U5|instruction[10]                     ; statectrl:U14|ramin_latch ; 0.500        ; -3.021     ; 4.081      ;
; -6.465 ; gr:U12|grc_latch[5]                                                                               ; ram_new:U3|ram_ctrl:inst1|address_latch[5] ; ir:U5|instruction[10]                     ; statectrl:U14|ramin_latch ; 0.500        ; -3.110     ; 3.866      ;
; -6.329 ; gr:U12|grc_latch[1]                                                                               ; ram_new:U3|ram_ctrl:inst1|address_latch[1] ; ir:U5|instruction[10]                     ; statectrl:U14|ramin_latch ; 1.000        ; -3.167     ; 4.173      ;
; -6.325 ; gr:U12|grc_latch[7]                                                                               ; ram_new:U3|ram_ctrl:inst1|address_latch[7] ; ir:U5|instruction[10]                     ; statectrl:U14|ramin_latch ; 0.500        ; -3.029     ; 3.807      ;
; -6.298 ; gr:U12|grc_latch[3]                                                                               ; ram_new:U3|ram_ctrl:inst1|address_latch[3] ; ir:U5|instruction[10]                     ; statectrl:U14|ramin_latch ; 0.500        ; -3.225     ; 3.584      ;
; -6.295 ; gr:U12|grd_latch[1]                                                                               ; ram_new:U3|ram_ctrl:inst1|address_latch[1] ; ir:U5|instruction[10]                     ; statectrl:U14|ramin_latch ; 1.000        ; -3.346     ; 3.960      ;
; -6.262 ; gr:U12|grc_latch[2]                                                                               ; ram_new:U3|ram_ctrl:inst1|address_latch[2] ; ir:U5|instruction[10]                     ; statectrl:U14|ramin_latch ; 1.000        ; -3.192     ; 4.081      ;
; -6.217 ; gr:U12|grb_latch[2]                                                                               ; ram_new:U3|ram_ctrl:inst1|address_latch[2] ; ir:U5|instruction[10]                     ; statectrl:U14|ramin_latch ; 1.000        ; -3.166     ; 4.062      ;
; -6.182 ; gr:U12|grd_latch[6]                                                                               ; ram_new:U3|ram_ctrl:inst1|address_latch[6] ; ir:U5|instruction[10]                     ; statectrl:U14|ramin_latch ; 1.000        ; -3.370     ; 3.823      ;
; -6.150 ; gr:U12|grb_latch[4]                                                                               ; ram_new:U3|ram_ctrl:inst1|address_latch[4] ; ir:U5|instruction[10]                     ; statectrl:U14|ramin_latch ; 0.500        ; -3.508     ; 3.153      ;
; -6.136 ; gr:U12|grc_latch[5]                                                                               ; ram_new:U3|ram_ctrl:inst1|address_latch[5] ; ir:U5|instruction[10]                     ; statectrl:U14|ramin_latch ; 1.000        ; -3.281     ; 3.866      ;
; -6.123 ; statectrl:U14|regrd1_latch                                                                        ; ram_new:U3|ram_ctrl:inst1|address_latch[5] ; clk_divider:U1|clk_out                    ; statectrl:U14|ramin_latch ; 1.000        ; -0.409     ; 6.725      ;
; -6.121 ; gr:U12|grb_latch[0]                                                                               ; ram_new:U3|ram_ctrl:inst1|address_latch[0] ; ir:U5|instruction[10]                     ; statectrl:U14|ramin_latch ; 1.000        ; -3.166     ; 3.966      ;
; -6.077 ; statectrl:U14|regrd1_latch                                                                        ; ram_new:U3|ram_ctrl:inst1|address_latch[1] ; clk_divider:U1|clk_out                    ; statectrl:U14|ramin_latch ; 1.000        ; -0.304     ; 6.784      ;
; -5.996 ; gr:U12|grc_latch[7]                                                                               ; ram_new:U3|ram_ctrl:inst1|address_latch[7] ; ir:U5|instruction[10]                     ; statectrl:U14|ramin_latch ; 1.000        ; -3.200     ; 3.807      ;
; -5.987 ; gr:U12|grb_latch[6]                                                                               ; ram_new:U3|ram_ctrl:inst1|address_latch[6] ; ir:U5|instruction[10]                     ; statectrl:U14|ramin_latch ; 1.000        ; -3.166     ; 3.832      ;
; -5.976 ; gr:U12|gra_latch[6]                                                                               ; ram_new:U3|ram_ctrl:inst1|address_latch[6] ; ir:U5|instruction[10]                     ; statectrl:U14|ramin_latch ; 0.500        ; -3.399     ; 3.088      ;
; -5.969 ; gr:U12|grc_latch[3]                                                                               ; ram_new:U3|ram_ctrl:inst1|address_latch[3] ; ir:U5|instruction[10]                     ; statectrl:U14|ramin_latch ; 1.000        ; -3.396     ; 3.584      ;
; -5.960 ; gr:U12|grb_latch[1]                                                                               ; ram_new:U3|ram_ctrl:inst1|address_latch[1] ; ir:U5|instruction[10]                     ; statectrl:U14|ramin_latch ; 0.500        ; -3.284     ; 3.187      ;
; -5.949 ; statectrl:U14|regrd1_latch                                                                        ; ram_new:U3|ram_ctrl:inst1|address_latch[6] ; clk_divider:U1|clk_out                    ; statectrl:U14|ramin_latch ; 1.000        ; -0.328     ; 6.632      ;
; -5.871 ; statectrl:U14|regrd1_latch                                                                        ; ram_new:U3|ram_ctrl:inst1|address_latch[2] ; clk_divider:U1|clk_out                    ; statectrl:U14|ramin_latch ; 1.000        ; -0.328     ; 6.554      ;
; -5.771 ; statectrl:U14|regrd1_latch                                                                        ; ram_new:U3|ram_ctrl:inst1|address_latch[0] ; clk_divider:U1|clk_out                    ; statectrl:U14|ramin_latch ; 1.000        ; -0.328     ; 6.454      ;
; -5.768 ; gr:U12|grb_latch[5]                                                                               ; ram_new:U3|ram_ctrl:inst1|address_latch[5] ; ir:U5|instruction[10]                     ; statectrl:U14|ramin_latch ; 0.500        ; -3.398     ; 2.881      ;
; -5.743 ; gr:U12|grd_latch[5]                                                                               ; ram_new:U3|ram_ctrl:inst1|address_latch[5] ; ir:U5|instruction[10]                     ; statectrl:U14|ramin_latch ; 1.000        ; -3.461     ; 3.293      ;
; -5.742 ; gr:U12|gra_latch[4]                                                                               ; ram_new:U3|ram_ctrl:inst1|address_latch[4] ; ir:U5|instruction[10]                     ; statectrl:U14|ramin_latch ; 0.500        ; -3.596     ; 2.657      ;
; -5.739 ; rom_new:U4|rom_new_rom:inst|altsyncram:altsyncram_component|altsyncram_kdr3:auto_generated|q_a[2] ; ram_new:U3|ram_ctrl:inst1|address_latch[2] ; rom_new:U4|monostable_trigger:inst3|pulse ; statectrl:U14|ramin_latch ; 1.000        ; -1.965     ; 4.785      ;
; -5.724 ; statectrl:U14|regrd1_latch                                                                        ; ram_new:U3|ram_ctrl:inst1|address_latch[7] ; clk_divider:U1|clk_out                    ; statectrl:U14|ramin_latch ; 1.000        ; -0.328     ; 6.407      ;
; -5.713 ; gr:U12|grb_latch[7]                                                                               ; ram_new:U3|ram_ctrl:inst1|address_latch[7] ; ir:U5|instruction[10]                     ; statectrl:U14|ramin_latch ; 0.500        ; -3.317     ; 2.907      ;
; -5.705 ; gr:U12|grd_latch[4]                                                                               ; ram_new:U3|ram_ctrl:inst1|address_latch[4] ; ir:U5|instruction[10]                     ; statectrl:U14|ramin_latch ; 1.000        ; -3.571     ; 3.145      ;
; -5.701 ; statectrl:U14|dbfaout_latch                                                                       ; ram_new:U3|ram_ctrl:inst1|address_latch[3] ; clk_divider:U1|clk_out                    ; statectrl:U14|ramin_latch ; 1.000        ; -0.532     ; 6.180      ;
; -5.690 ; gr:U12|grd_latch[7]                                                                               ; ram_new:U3|ram_ctrl:inst1|address_latch[7] ; ir:U5|instruction[10]                     ; statectrl:U14|ramin_latch ; 1.000        ; -3.380     ; 3.321      ;
; -5.687 ; rom_new:U4|rom_new_rom:inst|altsyncram:altsyncram_component|altsyncram_kdr3:auto_generated|q_a[5] ; ram_new:U3|ram_ctrl:inst1|address_latch[5] ; rom_new:U4|monostable_trigger:inst3|pulse ; statectrl:U14|ramin_latch ; 1.000        ; -2.046     ; 4.652      ;
; -5.613 ; rom_new:U4|rom_new_rom:inst|altsyncram:altsyncram_component|altsyncram_kdr3:auto_generated|q_a[6] ; ram_new:U3|ram_ctrl:inst1|address_latch[6] ; rom_new:U4|monostable_trigger:inst3|pulse ; statectrl:U14|ramin_latch ; 1.000        ; -1.965     ; 4.659      ;
; -5.571 ; rom_new:U4|rom_new_rom:inst|altsyncram:altsyncram_component|altsyncram_kdr3:auto_generated|q_a[7] ; ram_new:U3|ram_ctrl:inst1|address_latch[7] ; rom_new:U4|monostable_trigger:inst3|pulse ; statectrl:U14|ramin_latch ; 1.000        ; -1.965     ; 4.617      ;
; -5.548 ; ram_new:U3|ram_new_ram:inst|altsyncram:altsyncram_component|altsyncram_2kn3:auto_generated|q_a[3] ; ram_new:U3|ram_ctrl:inst1|address_latch[3] ; statectrl:U14|ramrd_latch                 ; statectrl:U14|ramin_latch ; 1.000        ; -0.253     ; 6.316      ;
; -5.545 ; rom_new:U4|rom_new_rom:inst|altsyncram:altsyncram_component|altsyncram_kdr3:auto_generated|q_a[0] ; ram_new:U3|ram_ctrl:inst1|address_latch[0] ; rom_new:U4|monostable_trigger:inst3|pulse ; statectrl:U14|ramin_latch ; 1.000        ; -1.965     ; 4.591      ;
; -5.543 ; gr:U12|grd_latch[3]                                                                               ; ram_new:U3|ram_ctrl:inst1|address_latch[3] ; ir:U5|instruction[10]                     ; statectrl:U14|ramin_latch ; 1.000        ; -3.574     ; 2.980      ;
; -5.509 ; gr:U12|grb_latch[4]                                                                               ; ram_new:U3|ram_ctrl:inst1|address_latch[4] ; ir:U5|instruction[10]                     ; statectrl:U14|ramin_latch ; 1.000        ; -3.367     ; 3.153      ;
; -5.497 ; dbufferb:U10|data_latch[2]                                                                        ; ram_new:U3|ram_ctrl:inst1|address_latch[2] ; statectrl:U14|dbfbin_latch                ; statectrl:U14|ramin_latch ; 0.500        ; -2.297     ; 3.711      ;
; -5.480 ; statectrl:U14|regrd2_latch                                                                        ; ram_new:U3|ram_ctrl:inst1|address_latch[2] ; clk_divider:U1|clk_out                    ; statectrl:U14|ramin_latch ; 1.000        ; -0.328     ; 6.163      ;
; -5.477 ; gr:U12|grb_latch[3]                                                                               ; ram_new:U3|ram_ctrl:inst1|address_latch[3] ; ir:U5|instruction[10]                     ; statectrl:U14|ramin_latch ; 0.500        ; -3.512     ; 2.476      ;
; -5.475 ; statectrl:U14|regrd1_latch                                                                        ; ram_new:U3|ram_ctrl:inst1|address_latch[4] ; clk_divider:U1|clk_out                    ; statectrl:U14|ramin_latch ; 1.000        ; -0.529     ; 5.957      ;
; -5.470 ; statectrl:U14|regrd2_latch                                                                        ; ram_new:U3|ram_ctrl:inst1|address_latch[5] ; clk_divider:U1|clk_out                    ; statectrl:U14|ramin_latch ; 1.000        ; -0.409     ; 6.072      ;
; -5.370 ; rom_new:U4|rom_new_rom:inst|altsyncram:altsyncram_component|altsyncram_kdr3:auto_generated|q_a[4] ; ram_new:U3|ram_ctrl:inst1|address_latch[4] ; rom_new:U4|monostable_trigger:inst3|pulse ; statectrl:U14|ramin_latch ; 1.000        ; -2.166     ; 4.215      ;
; -5.368 ; dbufferb:U10|data_latch[2]                                                                        ; ram_new:U3|ram_ctrl:inst1|address_latch[2] ; statectrl:U14|enalu_latch                 ; statectrl:U14|ramin_latch ; 0.500        ; -2.168     ; 3.711      ;
; -5.333 ; ir:U5|instruction[3]                                                                              ; ram_new:U3|ram_ctrl:inst1|address_latch[3] ; statectrl:U14|enirin_latch                ; statectrl:U14|ramin_latch ; 1.000        ; -0.147     ; 6.207      ;
; -5.319 ; gr:U12|grb_latch[1]                                                                               ; ram_new:U3|ram_ctrl:inst1|address_latch[1] ; ir:U5|instruction[10]                     ; statectrl:U14|ramin_latch ; 1.000        ; -3.143     ; 3.187      ;
; -5.314 ; statectrl:U14|regrd1_latch                                                                        ; ram_new:U3|ram_ctrl:inst1|address_latch[3] ; clk_divider:U1|clk_out                    ; statectrl:U14|ramin_latch ; 1.000        ; -0.532     ; 5.793      ;
; -5.311 ; gr:U12|grc_latch[6]                                                                               ; ram_new:U3|ram_ctrl:inst1|address_latch[6] ; ir:U5|instruction[10]                     ; statectrl:U14|ramin_latch ; 0.500        ; -3.022     ; 2.800      ;
; -5.286 ; statectrl:U14|regrd2_latch                                                                        ; ram_new:U3|ram_ctrl:inst1|address_latch[7] ; clk_divider:U1|clk_out                    ; statectrl:U14|ramin_latch ; 1.000        ; -0.328     ; 5.969      ;
; -5.198 ; ir:U5|instruction[3]                                                                              ; ram_new:U3|ram_ctrl:inst1|address_latch[2] ; statectrl:U14|enirin_latch                ; statectrl:U14|ramin_latch ; 1.000        ; 0.057      ; 6.276      ;
; -5.189 ; ir:U5|instruction[3]                                                                              ; ram_new:U3|ram_ctrl:inst1|address_latch[5] ; statectrl:U14|enirin_latch                ; statectrl:U14|ramin_latch ; 1.000        ; -0.024     ; 6.186      ;
; -5.148 ; statectrl:U14|regrd2_latch                                                                        ; ram_new:U3|ram_ctrl:inst1|address_latch[0] ; clk_divider:U1|clk_out                    ; statectrl:U14|ramin_latch ; 1.000        ; -0.328     ; 5.831      ;
; -5.127 ; gr:U12|grb_latch[5]                                                                               ; ram_new:U3|ram_ctrl:inst1|address_latch[5] ; ir:U5|instruction[10]                     ; statectrl:U14|ramin_latch ; 1.000        ; -3.257     ; 2.881      ;
; -5.105 ; ir:U5|instruction[2]                                                                              ; ram_new:U3|ram_ctrl:inst1|address_latch[5] ; statectrl:U14|enirin_latch                ; statectrl:U14|ramin_latch ; 1.000        ; -0.024     ; 6.102      ;
; -5.100 ; ir:U5|instruction[1]                                                                              ; ram_new:U3|ram_ctrl:inst1|address_latch[2] ; statectrl:U14|enirin_latch                ; statectrl:U14|ramin_latch ; 1.000        ; 0.057      ; 6.178      ;
; -5.091 ; ir:U5|instruction[1]                                                                              ; ram_new:U3|ram_ctrl:inst1|address_latch[5] ; statectrl:U14|enirin_latch                ; statectrl:U14|ramin_latch ; 1.000        ; -0.024     ; 6.088      ;
; -5.080 ; statectrl:U14|regrd2_latch                                                                        ; ram_new:U3|ram_ctrl:inst1|address_latch[1] ; clk_divider:U1|clk_out                    ; statectrl:U14|ramin_latch ; 1.000        ; -0.304     ; 5.787      ;
; -5.072 ; gr:U12|grb_latch[7]                                                                               ; ram_new:U3|ram_ctrl:inst1|address_latch[7] ; ir:U5|instruction[10]                     ; statectrl:U14|ramin_latch ; 1.000        ; -3.176     ; 2.907      ;
; -5.029 ; dbufferb:U10|data_latch[3]                                                                        ; ram_new:U3|ram_ctrl:inst1|address_latch[3] ; statectrl:U14|dbfbin_latch                ; statectrl:U14|ramin_latch ; 0.500        ; -2.214     ; 3.326      ;
; -5.022 ; dbufferb:U10|data_latch[0]                                                                        ; ram_new:U3|ram_ctrl:inst1|address_latch[0] ; statectrl:U14|dbfbin_latch                ; statectrl:U14|ramin_latch ; 0.500        ; -2.012     ; 3.521      ;
; -5.017 ; statectrl:U14|dbfaout_latch                                                                       ; ram_new:U3|ram_ctrl:inst1|address_latch[1] ; clk_divider:U1|clk_out                    ; statectrl:U14|ramin_latch ; 1.000        ; -0.304     ; 5.724      ;
; -5.016 ; ir:U5|instruction[2]                                                                              ; ram_new:U3|ram_ctrl:inst1|address_latch[1] ; statectrl:U14|enirin_latch                ; statectrl:U14|ramin_latch ; 1.000        ; 0.081      ; 6.118      ;
; -5.005 ; ir:U5|instruction[3]                                                                              ; ram_new:U3|ram_ctrl:inst1|address_latch[7] ; statectrl:U14|enirin_latch                ; statectrl:U14|ramin_latch ; 1.000        ; 0.057      ; 6.083      ;
; -4.999 ; ir:U5|instruction[10]                                                                             ; ram_new:U3|ram_ctrl:inst1|address_latch[2] ; ir:U5|instruction[10]                     ; statectrl:U14|ramin_latch ; 0.500        ; 2.100      ; 7.871      ;
; -4.982 ; gr:U12|grc_latch[6]                                                                               ; ram_new:U3|ram_ctrl:inst1|address_latch[6] ; ir:U5|instruction[10]                     ; statectrl:U14|ramin_latch ; 1.000        ; -3.193     ; 2.800      ;
; -4.976 ; ir:U5|instruction[10]                                                                             ; ram_new:U3|ram_ctrl:inst1|address_latch[5] ; ir:U5|instruction[10]                     ; statectrl:U14|ramin_latch ; 0.500        ; 2.019      ; 7.767      ;
; -4.955 ; ir:U5|instruction[9]                                                                              ; ram_new:U3|ram_ctrl:inst1|address_latch[2] ; statectrl:U14|enirin_latch                ; statectrl:U14|ramin_latch ; 1.000        ; 0.100      ; 6.076      ;
; -4.951 ; statectrl:U14|regrd2_latch                                                                        ; ram_new:U3|ram_ctrl:inst1|address_latch[6] ; clk_divider:U1|clk_out                    ; statectrl:U14|ramin_latch ; 1.000        ; -0.328     ; 5.634      ;
; -4.946 ; ir:U5|instruction[9]                                                                              ; ram_new:U3|ram_ctrl:inst1|address_latch[5] ; statectrl:U14|enirin_latch                ; statectrl:U14|ramin_latch ; 1.000        ; 0.019      ; 5.986      ;
; -4.907 ; ir:U5|instruction[0]                                                                              ; ram_new:U3|ram_ctrl:inst1|address_latch[5] ; statectrl:U14|enirin_latch                ; statectrl:U14|ramin_latch ; 1.000        ; -0.024     ; 5.904      ;
; -4.907 ; ir:U5|instruction[1]                                                                              ; ram_new:U3|ram_ctrl:inst1|address_latch[7] ; statectrl:U14|enirin_latch                ; statectrl:U14|ramin_latch ; 1.000        ; 0.057      ; 5.985      ;
; -4.906 ; rom_new:U4|rom_new_rom:inst|altsyncram:altsyncram_component|altsyncram_kdr3:auto_generated|q_a[1] ; ram_new:U3|ram_ctrl:inst1|address_latch[1] ; rom_new:U4|monostable_trigger:inst3|pulse ; statectrl:U14|ramin_latch ; 1.000        ; -1.941     ; 3.976      ;
; -4.900 ; ir:U5|instruction[2]                                                                              ; ram_new:U3|ram_ctrl:inst1|address_latch[6] ; statectrl:U14|enirin_latch                ; statectrl:U14|ramin_latch ; 1.000        ; 0.057      ; 5.978      ;
; -4.900 ; dbufferb:U10|data_latch[3]                                                                        ; ram_new:U3|ram_ctrl:inst1|address_latch[3] ; statectrl:U14|enalu_latch                 ; statectrl:U14|ramin_latch ; 0.500        ; -2.085     ; 3.326      ;
; -4.893 ; dbufferb:U10|data_latch[0]                                                                        ; ram_new:U3|ram_ctrl:inst1|address_latch[0] ; statectrl:U14|enalu_latch                 ; statectrl:U14|ramin_latch ; 0.500        ; -1.883     ; 3.521      ;
; -4.882 ; ram_new:U3|ram_new_ram:inst|altsyncram:altsyncram_component|altsyncram_2kn3:auto_generated|q_a[1] ; ram_new:U3|ram_ctrl:inst1|address_latch[1] ; statectrl:U14|ramrd_latch                 ; statectrl:U14|ramin_latch ; 1.000        ; -0.025     ; 5.878      ;
; -4.867 ; dbufferb:U10|data_latch[1]                                                                        ; ram_new:U3|ram_ctrl:inst1|address_latch[1] ; statectrl:U14|dbfbin_latch                ; statectrl:U14|ramin_latch ; 0.500        ; -1.986     ; 3.392      ;
; -4.858 ; ir:U5|instruction[0]                                                                              ; ram_new:U3|ram_ctrl:inst1|address_latch[1] ; statectrl:U14|enirin_latch                ; statectrl:U14|ramin_latch ; 1.000        ; 0.081      ; 5.960      ;
; -4.844 ; ir:U5|instruction[3]                                                                              ; ram_new:U3|ram_ctrl:inst1|address_latch[0] ; statectrl:U14|enirin_latch                ; statectrl:U14|ramin_latch ; 1.000        ; 0.057      ; 5.922      ;
; -4.836 ; gr:U12|grb_latch[3]                                                                               ; ram_new:U3|ram_ctrl:inst1|address_latch[3] ; ir:U5|instruction[10]                     ; statectrl:U14|ramin_latch ; 1.000        ; -3.371     ; 2.476      ;
; -4.832 ; gr:U12|grc_latch[4]                                                                               ; ram_new:U3|ram_ctrl:inst1|address_latch[4] ; ir:U5|instruction[10]                     ; statectrl:U14|ramin_latch ; 0.500        ; -3.220     ; 2.123      ;
; -4.828 ; ir:U5|instruction[2]                                                                              ; ram_new:U3|ram_ctrl:inst1|address_latch[2] ; statectrl:U14|enirin_latch                ; statectrl:U14|ramin_latch ; 1.000        ; 0.057      ; 5.906      ;
; -4.792 ; ir:U5|instruction[10]                                                                             ; ram_new:U3|ram_ctrl:inst1|address_latch[7] ; ir:U5|instruction[10]                     ; statectrl:U14|ramin_latch ; 0.500        ; 2.100      ; 7.664      ;
; -4.792 ; rom_new:U4|rom_new_rom:inst|altsyncram:altsyncram_component|altsyncram_kdr3:auto_generated|q_a[3] ; ram_new:U3|ram_ctrl:inst1|address_latch[3] ; rom_new:U4|monostable_trigger:inst3|pulse ; statectrl:U14|ramin_latch ; 1.000        ; -2.169     ; 3.634      ;
; -4.765 ; ir:U5|instruction[3]                                                                              ; ram_new:U3|ram_ctrl:inst1|address_latch[1] ; statectrl:U14|enirin_latch                ; statectrl:U14|ramin_latch ; 1.000        ; 0.081      ; 5.867      ;
+--------+---------------------------------------------------------------------------------------------------+--------------------------------------------+-------------------------------------------+---------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'statectrl:U14|ramwt_latch'                                                                                                                                                                                                                                                                                                ;
+--------+---------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------+-------------------------------------------+---------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                         ; To Node                                                                                                                   ; Launch Clock                              ; Latch Clock               ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------+-------------------------------------------+---------------------------+--------------+------------+------------+
; -7.084 ; gr:U12|gra_latch[2]                                                                               ; ram_new:U3|ram_new_ram:inst|altsyncram:altsyncram_component|altsyncram_2kn3:auto_generated|ram_block1a0~porta_datain_reg0 ; ir:U5|instruction[10]                     ; statectrl:U14|ramwt_latch ; 0.500        ; -3.407     ; 4.235      ;
; -6.937 ; gr:U12|gra_latch[0]                                                                               ; ram_new:U3|ram_new_ram:inst|altsyncram:altsyncram_component|altsyncram_2kn3:auto_generated|ram_block1a0~porta_datain_reg0 ; ir:U5|instruction[10]                     ; statectrl:U14|ramwt_latch ; 0.500        ; -3.408     ; 4.087      ;
; -6.783 ; gr:U12|gra_latch[1]                                                                               ; ram_new:U3|ram_new_ram:inst|altsyncram:altsyncram_component|altsyncram_2kn3:auto_generated|ram_block1a0~porta_datain_reg0 ; ir:U5|instruction[10]                     ; statectrl:U14|ramwt_latch ; 0.500        ; -3.406     ; 3.935      ;
; -6.719 ; gr:U12|grc_latch[0]                                                                               ; ram_new:U3|ram_new_ram:inst|altsyncram:altsyncram_component|altsyncram_2kn3:auto_generated|ram_block1a0~porta_datain_reg0 ; ir:U5|instruction[10]                     ; statectrl:U14|ramwt_latch ; 0.500        ; -3.030     ; 4.247      ;
; -6.700 ; gr:U12|grb_latch[4]                                                                               ; ram_new:U3|ram_new_ram:inst|altsyncram:altsyncram_component|altsyncram_2kn3:auto_generated|ram_block1a0~porta_datain_reg0 ; ir:U5|instruction[10]                     ; statectrl:U14|ramwt_latch ; 0.500        ; -3.316     ; 3.942      ;
; -6.655 ; gr:U12|grb_latch[2]                                                                               ; ram_new:U3|ram_new_ram:inst|altsyncram:altsyncram_component|altsyncram_2kn3:auto_generated|ram_block1a0~porta_datain_reg0 ; ir:U5|instruction[10]                     ; statectrl:U14|ramwt_latch ; 0.500        ; -3.316     ; 3.897      ;
; -6.606 ; gr:U12|grd_latch[2]                                                                               ; ram_new:U3|ram_new_ram:inst|altsyncram:altsyncram_component|altsyncram_2kn3:auto_generated|ram_block1a0~porta_datain_reg0 ; ir:U5|instruction[10]                     ; statectrl:U14|ramwt_latch ; 1.000        ; -3.379     ; 4.285      ;
; -6.592 ; gr:U12|gra_latch[5]                                                                               ; ram_new:U3|ram_new_ram:inst|altsyncram:altsyncram_component|altsyncram_2kn3:auto_generated|ram_block1a0~porta_datain_reg0 ; ir:U5|instruction[10]                     ; statectrl:U14|ramwt_latch ; 0.500        ; -3.414     ; 3.736      ;
; -6.586 ; gr:U12|grc_latch[1]                                                                               ; ram_new:U3|ram_new_ram:inst|altsyncram:altsyncram_component|altsyncram_2kn3:auto_generated|ram_block1a0~porta_datain_reg0 ; ir:U5|instruction[10]                     ; statectrl:U14|ramwt_latch ; 0.500        ; -3.029     ; 4.115      ;
; -6.584 ; gr:U12|gra_latch[3]                                                                               ; ram_new:U3|ram_new_ram:inst|altsyncram:altsyncram_component|altsyncram_2kn3:auto_generated|ram_block1a0~porta_datain_reg0 ; ir:U5|instruction[10]                     ; statectrl:U14|ramwt_latch ; 0.500        ; -3.407     ; 3.735      ;
; -6.549 ; gr:U12|gra_latch[7]                                                                               ; ram_new:U3|ram_new_ram:inst|altsyncram:altsyncram_component|altsyncram_2kn3:auto_generated|ram_block1a0~porta_datain_reg0 ; ir:U5|instruction[10]                     ; statectrl:U14|ramwt_latch ; 0.500        ; -3.414     ; 3.693      ;
; -6.519 ; gr:U12|grb_latch[0]                                                                               ; ram_new:U3|ram_new_ram:inst|altsyncram:altsyncram_component|altsyncram_2kn3:auto_generated|ram_block1a0~porta_datain_reg0 ; ir:U5|instruction[10]                     ; statectrl:U14|ramwt_latch ; 0.500        ; -3.316     ; 3.761      ;
; -6.500 ; gr:U12|grb_latch[6]                                                                               ; ram_new:U3|ram_new_ram:inst|altsyncram:altsyncram_component|altsyncram_2kn3:auto_generated|ram_block1a0~porta_datain_reg0 ; ir:U5|instruction[10]                     ; statectrl:U14|ramwt_latch ; 0.500        ; -3.316     ; 3.742      ;
; -6.499 ; gr:U12|grd_latch[0]                                                                               ; ram_new:U3|ram_new_ram:inst|altsyncram:altsyncram_component|altsyncram_2kn3:auto_generated|ram_block1a0~porta_datain_reg0 ; ir:U5|instruction[10]                     ; statectrl:U14|ramwt_latch ; 1.000        ; -3.379     ; 4.178      ;
; -6.390 ; gr:U12|grc_latch[0]                                                                               ; ram_new:U3|ram_new_ram:inst|altsyncram:altsyncram_component|altsyncram_2kn3:auto_generated|ram_block1a0~porta_datain_reg0 ; ir:U5|instruction[10]                     ; statectrl:U14|ramwt_latch ; 1.000        ; -3.201     ; 4.247      ;
; -6.388 ; gr:U12|grc_latch[2]                                                                               ; ram_new:U3|ram_new_ram:inst|altsyncram:altsyncram_component|altsyncram_2kn3:auto_generated|ram_block1a0~porta_datain_reg0 ; ir:U5|instruction[10]                     ; statectrl:U14|ramwt_latch ; 0.500        ; -3.030     ; 3.916      ;
; -6.368 ; gr:U12|grc_latch[5]                                                                               ; ram_new:U3|ram_new_ram:inst|altsyncram:altsyncram_component|altsyncram_2kn3:auto_generated|ram_block1a0~porta_datain_reg0 ; ir:U5|instruction[10]                     ; statectrl:U14|ramwt_latch ; 0.500        ; -3.038     ; 3.888      ;
; -6.292 ; gr:U12|gra_latch[4]                                                                               ; ram_new:U3|ram_new_ram:inst|altsyncram:altsyncram_component|altsyncram_2kn3:auto_generated|ram_block1a0~porta_datain_reg0 ; ir:U5|instruction[10]                     ; statectrl:U14|ramwt_latch ; 0.500        ; -3.404     ; 3.446      ;
; -6.257 ; gr:U12|grc_latch[1]                                                                               ; ram_new:U3|ram_new_ram:inst|altsyncram:altsyncram_component|altsyncram_2kn3:auto_generated|ram_block1a0~porta_datain_reg0 ; ir:U5|instruction[10]                     ; statectrl:U14|ramwt_latch ; 1.000        ; -3.200     ; 4.115      ;
; -6.255 ; gr:U12|grd_latch[4]                                                                               ; ram_new:U3|ram_new_ram:inst|altsyncram:altsyncram_component|altsyncram_2kn3:auto_generated|ram_block1a0~porta_datain_reg0 ; ir:U5|instruction[10]                     ; statectrl:U14|ramwt_latch ; 1.000        ; -3.379     ; 3.934      ;
; -6.223 ; gr:U12|grd_latch[1]                                                                               ; ram_new:U3|ram_new_ram:inst|altsyncram:altsyncram_component|altsyncram_2kn3:auto_generated|ram_block1a0~porta_datain_reg0 ; ir:U5|instruction[10]                     ; statectrl:U14|ramwt_latch ; 1.000        ; -3.379     ; 3.902      ;
; -6.184 ; gr:U12|grc_latch[7]                                                                               ; ram_new:U3|ram_new_ram:inst|altsyncram:altsyncram_component|altsyncram_2kn3:auto_generated|ram_block1a0~porta_datain_reg0 ; ir:U5|instruction[10]                     ; statectrl:U14|ramwt_latch ; 0.500        ; -3.038     ; 3.704      ;
; -6.059 ; gr:U12|grc_latch[2]                                                                               ; ram_new:U3|ram_new_ram:inst|altsyncram:altsyncram_component|altsyncram_2kn3:auto_generated|ram_block1a0~porta_datain_reg0 ; ir:U5|instruction[10]                     ; statectrl:U14|ramwt_latch ; 1.000        ; -3.201     ; 3.916      ;
; -6.059 ; gr:U12|grb_latch[4]                                                                               ; ram_new:U3|ram_new_ram:inst|altsyncram:altsyncram_component|altsyncram_2kn3:auto_generated|ram_block1a0~porta_datain_reg0 ; ir:U5|instruction[10]                     ; statectrl:U14|ramwt_latch ; 1.000        ; -3.175     ; 3.942      ;
; -6.054 ; gr:U12|grd_latch[6]                                                                               ; ram_new:U3|ram_new_ram:inst|altsyncram:altsyncram_component|altsyncram_2kn3:auto_generated|ram_block1a0~porta_datain_reg0 ; ir:U5|instruction[10]                     ; statectrl:U14|ramwt_latch ; 1.000        ; -3.379     ; 3.733      ;
; -6.039 ; gr:U12|grc_latch[5]                                                                               ; ram_new:U3|ram_new_ram:inst|altsyncram:altsyncram_component|altsyncram_2kn3:auto_generated|ram_block1a0~porta_datain_reg0 ; ir:U5|instruction[10]                     ; statectrl:U14|ramwt_latch ; 1.000        ; -3.209     ; 3.888      ;
; -6.026 ; statectrl:U14|regrd1_latch                                                                        ; ram_new:U3|ram_new_ram:inst|altsyncram:altsyncram_component|altsyncram_2kn3:auto_generated|ram_block1a0~porta_datain_reg0 ; clk_divider:U1|clk_out                    ; statectrl:U14|ramwt_latch ; 1.000        ; -0.337     ; 6.747      ;
; -6.014 ; gr:U12|grb_latch[2]                                                                               ; ram_new:U3|ram_new_ram:inst|altsyncram:altsyncram_component|altsyncram_2kn3:auto_generated|ram_block1a0~porta_datain_reg0 ; ir:U5|instruction[10]                     ; statectrl:U14|ramwt_latch ; 1.000        ; -3.175     ; 3.897      ;
; -5.920 ; rom_new:U4|rom_new_rom:inst|altsyncram:altsyncram_component|altsyncram_kdr3:auto_generated|q_a[4] ; ram_new:U3|ram_new_ram:inst|altsyncram:altsyncram_component|altsyncram_2kn3:auto_generated|ram_block1a0~porta_datain_reg0 ; rom_new:U4|monostable_trigger:inst3|pulse ; statectrl:U14|ramwt_latch ; 1.000        ; -1.974     ; 5.004      ;
; -5.878 ; gr:U12|grb_latch[0]                                                                               ; ram_new:U3|ram_new_ram:inst|altsyncram:altsyncram_component|altsyncram_2kn3:auto_generated|ram_block1a0~porta_datain_reg0 ; ir:U5|instruction[10]                     ; statectrl:U14|ramwt_latch ; 1.000        ; -3.175     ; 3.761      ;
; -5.859 ; gr:U12|grb_latch[6]                                                                               ; ram_new:U3|ram_new_ram:inst|altsyncram:altsyncram_component|altsyncram_2kn3:auto_generated|ram_block1a0~porta_datain_reg0 ; ir:U5|instruction[10]                     ; statectrl:U14|ramwt_latch ; 1.000        ; -3.175     ; 3.742      ;
; -5.856 ; gr:U12|gra_latch[6]                                                                               ; ram_new:U3|ram_new_ram:inst|altsyncram:altsyncram_component|altsyncram_2kn3:auto_generated|ram_block1a0~porta_datain_reg0 ; ir:U5|instruction[10]                     ; statectrl:U14|ramwt_latch ; 0.500        ; -3.408     ; 3.006      ;
; -5.855 ; gr:U12|grc_latch[7]                                                                               ; ram_new:U3|ram_new_ram:inst|altsyncram:altsyncram_component|altsyncram_2kn3:auto_generated|ram_block1a0~porta_datain_reg0 ; ir:U5|instruction[10]                     ; statectrl:U14|ramwt_latch ; 1.000        ; -3.209     ; 3.704      ;
; -5.851 ; gr:U12|grb_latch[1]                                                                               ; ram_new:U3|ram_new_ram:inst|altsyncram:altsyncram_component|altsyncram_2kn3:auto_generated|ram_block1a0~porta_datain_reg0 ; ir:U5|instruction[10]                     ; statectrl:U14|ramwt_latch ; 0.500        ; -3.317     ; 3.092      ;
; -5.818 ; gr:U12|grc_latch[3]                                                                               ; ram_new:U3|ram_new_ram:inst|altsyncram:altsyncram_component|altsyncram_2kn3:auto_generated|ram_block1a0~porta_datain_reg0 ; ir:U5|instruction[10]                     ; statectrl:U14|ramwt_latch ; 0.500        ; -3.030     ; 3.346      ;
; -5.671 ; gr:U12|grb_latch[5]                                                                               ; ram_new:U3|ram_new_ram:inst|altsyncram:altsyncram_component|altsyncram_2kn3:auto_generated|ram_block1a0~porta_datain_reg0 ; ir:U5|instruction[10]                     ; statectrl:U14|ramwt_latch ; 0.500        ; -3.326     ; 2.903      ;
; -5.646 ; gr:U12|grd_latch[5]                                                                               ; ram_new:U3|ram_new_ram:inst|altsyncram:altsyncram_component|altsyncram_2kn3:auto_generated|ram_block1a0~porta_datain_reg0 ; ir:U5|instruction[10]                     ; statectrl:U14|ramwt_latch ; 1.000        ; -3.389     ; 3.315      ;
; -5.590 ; rom_new:U4|rom_new_rom:inst|altsyncram:altsyncram_component|altsyncram_kdr3:auto_generated|q_a[5] ; ram_new:U3|ram_new_ram:inst|altsyncram:altsyncram_component|altsyncram_2kn3:auto_generated|ram_block1a0~porta_datain_reg0 ; rom_new:U4|monostable_trigger:inst3|pulse ; statectrl:U14|ramwt_latch ; 1.000        ; -1.974     ; 4.674      ;
; -5.572 ; gr:U12|grb_latch[7]                                                                               ; ram_new:U3|ram_new_ram:inst|altsyncram:altsyncram_component|altsyncram_2kn3:auto_generated|ram_block1a0~porta_datain_reg0 ; ir:U5|instruction[10]                     ; statectrl:U14|ramwt_latch ; 0.500        ; -3.326     ; 2.804      ;
; -5.549 ; gr:U12|grd_latch[7]                                                                               ; ram_new:U3|ram_new_ram:inst|altsyncram:altsyncram_component|altsyncram_2kn3:auto_generated|ram_block1a0~porta_datain_reg0 ; ir:U5|instruction[10]                     ; statectrl:U14|ramwt_latch ; 1.000        ; -3.389     ; 3.218      ;
; -5.536 ; rom_new:U4|rom_new_rom:inst|altsyncram:altsyncram_component|altsyncram_kdr3:auto_generated|q_a[2] ; ram_new:U3|ram_new_ram:inst|altsyncram:altsyncram_component|altsyncram_2kn3:auto_generated|ram_block1a0~porta_datain_reg0 ; rom_new:U4|monostable_trigger:inst3|pulse ; statectrl:U14|ramwt_latch ; 1.000        ; -1.974     ; 4.620      ;
; -5.489 ; gr:U12|grc_latch[3]                                                                               ; ram_new:U3|ram_new_ram:inst|altsyncram:altsyncram_component|altsyncram_2kn3:auto_generated|ram_block1a0~porta_datain_reg0 ; ir:U5|instruction[10]                     ; statectrl:U14|ramwt_latch ; 1.000        ; -3.201     ; 3.346      ;
; -5.485 ; rom_new:U4|rom_new_rom:inst|altsyncram:altsyncram_component|altsyncram_kdr3:auto_generated|q_a[6] ; ram_new:U3|ram_new_ram:inst|altsyncram:altsyncram_component|altsyncram_2kn3:auto_generated|ram_block1a0~porta_datain_reg0 ; rom_new:U4|monostable_trigger:inst3|pulse ; statectrl:U14|ramwt_latch ; 1.000        ; -1.974     ; 4.569      ;
; -5.430 ; rom_new:U4|rom_new_rom:inst|altsyncram:altsyncram_component|altsyncram_kdr3:auto_generated|q_a[7] ; ram_new:U3|ram_new_ram:inst|altsyncram:altsyncram_component|altsyncram_2kn3:auto_generated|ram_block1a0~porta_datain_reg0 ; rom_new:U4|monostable_trigger:inst3|pulse ; statectrl:U14|ramwt_latch ; 1.000        ; -1.974     ; 4.514      ;
; -5.382 ; gr:U12|grc_latch[4]                                                                               ; ram_new:U3|ram_new_ram:inst|altsyncram:altsyncram_component|altsyncram_2kn3:auto_generated|ram_block1a0~porta_datain_reg0 ; ir:U5|instruction[10]                     ; statectrl:U14|ramwt_latch ; 0.500        ; -3.028     ; 2.912      ;
; -5.373 ; statectrl:U14|regrd2_latch                                                                        ; ram_new:U3|ram_new_ram:inst|altsyncram:altsyncram_component|altsyncram_2kn3:auto_generated|ram_block1a0~porta_datain_reg0 ; clk_divider:U1|clk_out                    ; statectrl:U14|ramwt_latch ; 1.000        ; -0.337     ; 6.094      ;
; -5.302 ; rom_new:U4|rom_new_rom:inst|altsyncram:altsyncram_component|altsyncram_kdr3:auto_generated|q_a[0] ; ram_new:U3|ram_new_ram:inst|altsyncram:altsyncram_component|altsyncram_2kn3:auto_generated|ram_block1a0~porta_datain_reg0 ; rom_new:U4|monostable_trigger:inst3|pulse ; statectrl:U14|ramwt_latch ; 1.000        ; -1.974     ; 4.386      ;
; -5.294 ; dbufferb:U10|data_latch[2]                                                                        ; ram_new:U3|ram_new_ram:inst|altsyncram:altsyncram_component|altsyncram_2kn3:auto_generated|ram_block1a0~porta_datain_reg0 ; statectrl:U14|dbfbin_latch                ; statectrl:U14|ramwt_latch ; 0.500        ; -2.306     ; 3.546      ;
; -5.221 ; statectrl:U14|dbfaout_latch                                                                       ; ram_new:U3|ram_new_ram:inst|altsyncram:altsyncram_component|altsyncram_2kn3:auto_generated|ram_block1a0~porta_datain_reg0 ; clk_divider:U1|clk_out                    ; statectrl:U14|ramwt_latch ; 1.000        ; -0.337     ; 5.942      ;
; -5.221 ; statectrl:U14|enrom_latch                                                                         ; ram_new:U3|ram_new_ram:inst|altsyncram:altsyncram_component|altsyncram_2kn3:auto_generated|ram_block1a0~porta_datain_reg0 ; clk_divider:U1|clk_out                    ; statectrl:U14|ramwt_latch ; 1.000        ; -0.404     ; 5.875      ;
; -5.210 ; gr:U12|grb_latch[1]                                                                               ; ram_new:U3|ram_new_ram:inst|altsyncram:altsyncram_component|altsyncram_2kn3:auto_generated|ram_block1a0~porta_datain_reg0 ; ir:U5|instruction[10]                     ; statectrl:U14|ramwt_latch ; 1.000        ; -3.176     ; 3.092      ;
; -5.183 ; gr:U12|grc_latch[6]                                                                               ; ram_new:U3|ram_new_ram:inst|altsyncram:altsyncram_component|altsyncram_2kn3:auto_generated|ram_block1a0~porta_datain_reg0 ; ir:U5|instruction[10]                     ; statectrl:U14|ramwt_latch ; 0.500        ; -3.031     ; 2.710      ;
; -5.165 ; dbufferb:U10|data_latch[2]                                                                        ; ram_new:U3|ram_new_ram:inst|altsyncram:altsyncram_component|altsyncram_2kn3:auto_generated|ram_block1a0~porta_datain_reg0 ; statectrl:U14|enalu_latch                 ; statectrl:U14|ramwt_latch ; 0.500        ; -2.177     ; 3.546      ;
; -5.092 ; ir:U5|instruction[3]                                                                              ; ram_new:U3|ram_new_ram:inst|altsyncram:altsyncram_component|altsyncram_2kn3:auto_generated|ram_block1a0~porta_datain_reg0 ; statectrl:U14|enirin_latch                ; statectrl:U14|ramwt_latch ; 1.000        ; 0.048      ; 6.208      ;
; -5.068 ; ram_new:U3|ram_new_ram:inst|altsyncram:altsyncram_component|altsyncram_2kn3:auto_generated|q_a[3] ; ram_new:U3|ram_new_ram:inst|altsyncram:altsyncram_component|altsyncram_2kn3:auto_generated|ram_block1a0~porta_datain_reg0 ; statectrl:U14|ramrd_latch                 ; statectrl:U14|ramwt_latch ; 1.000        ; -0.058     ; 6.078      ;
; -5.063 ; gr:U12|grd_latch[3]                                                                               ; ram_new:U3|ram_new_ram:inst|altsyncram:altsyncram_component|altsyncram_2kn3:auto_generated|ram_block1a0~porta_datain_reg0 ; ir:U5|instruction[10]                     ; statectrl:U14|ramwt_latch ; 1.000        ; -3.379     ; 2.742      ;
; -5.053 ; gr:U12|grc_latch[4]                                                                               ; ram_new:U3|ram_new_ram:inst|altsyncram:altsyncram_component|altsyncram_2kn3:auto_generated|ram_block1a0~porta_datain_reg0 ; ir:U5|instruction[10]                     ; statectrl:U14|ramwt_latch ; 1.000        ; -3.199     ; 2.912      ;
; -5.030 ; gr:U12|grb_latch[5]                                                                               ; ram_new:U3|ram_new_ram:inst|altsyncram:altsyncram_component|altsyncram_2kn3:auto_generated|ram_block1a0~porta_datain_reg0 ; ir:U5|instruction[10]                     ; statectrl:U14|ramwt_latch ; 1.000        ; -3.185     ; 2.903      ;
; -5.008 ; ir:U5|instruction[2]                                                                              ; ram_new:U3|ram_new_ram:inst|altsyncram:altsyncram_component|altsyncram_2kn3:auto_generated|ram_block1a0~porta_datain_reg0 ; statectrl:U14|enirin_latch                ; statectrl:U14|ramwt_latch ; 1.000        ; 0.048      ; 6.124      ;
; -4.997 ; gr:U12|grb_latch[3]                                                                               ; ram_new:U3|ram_new_ram:inst|altsyncram:altsyncram_component|altsyncram_2kn3:auto_generated|ram_block1a0~porta_datain_reg0 ; ir:U5|instruction[10]                     ; statectrl:U14|ramwt_latch ; 0.500        ; -3.317     ; 2.238      ;
; -4.994 ; ir:U5|instruction[1]                                                                              ; ram_new:U3|ram_new_ram:inst|altsyncram:altsyncram_component|altsyncram_2kn3:auto_generated|ram_block1a0~porta_datain_reg0 ; statectrl:U14|enirin_latch                ; statectrl:U14|ramwt_latch ; 1.000        ; 0.048      ; 6.110      ;
; -4.931 ; gr:U12|grb_latch[7]                                                                               ; ram_new:U3|ram_new_ram:inst|altsyncram:altsyncram_component|altsyncram_2kn3:auto_generated|ram_block1a0~porta_datain_reg0 ; ir:U5|instruction[10]                     ; statectrl:U14|ramwt_latch ; 1.000        ; -3.185     ; 2.804      ;
; -4.879 ; ir:U5|instruction[10]                                                                             ; ram_new:U3|ram_new_ram:inst|altsyncram:altsyncram_component|altsyncram_2kn3:auto_generated|ram_block1a0~porta_datain_reg0 ; ir:U5|instruction[10]                     ; statectrl:U14|ramwt_latch ; 0.500        ; 2.091      ; 7.789      ;
; -4.854 ; gr:U12|grc_latch[6]                                                                               ; ram_new:U3|ram_new_ram:inst|altsyncram:altsyncram_component|altsyncram_2kn3:auto_generated|ram_block1a0~porta_datain_reg0 ; ir:U5|instruction[10]                     ; statectrl:U14|ramwt_latch ; 1.000        ; -3.202     ; 2.710      ;
; -4.849 ; ir:U5|instruction[9]                                                                              ; ram_new:U3|ram_new_ram:inst|altsyncram:altsyncram_component|altsyncram_2kn3:auto_generated|ram_block1a0~porta_datain_reg0 ; statectrl:U14|enirin_latch                ; statectrl:U14|ramwt_latch ; 1.000        ; 0.091      ; 6.008      ;
; -4.834 ; rom_new:U4|rom_new_rom:inst|altsyncram:altsyncram_component|altsyncram_kdr3:auto_generated|q_a[1] ; ram_new:U3|ram_new_ram:inst|altsyncram:altsyncram_component|altsyncram_2kn3:auto_generated|ram_block1a0~porta_datain_reg0 ; rom_new:U4|monostable_trigger:inst3|pulse ; statectrl:U14|ramwt_latch ; 1.000        ; -1.974     ; 3.918      ;
; -4.810 ; ir:U5|instruction[0]                                                                              ; ram_new:U3|ram_new_ram:inst|altsyncram:altsyncram_component|altsyncram_2kn3:auto_generated|ram_block1a0~porta_datain_reg0 ; statectrl:U14|enirin_latch                ; statectrl:U14|ramwt_latch ; 1.000        ; 0.048      ; 5.926      ;
; -4.810 ; ram_new:U3|ram_new_ram:inst|altsyncram:altsyncram_component|altsyncram_2kn3:auto_generated|q_a[1] ; ram_new:U3|ram_new_ram:inst|altsyncram:altsyncram_component|altsyncram_2kn3:auto_generated|ram_block1a0~porta_datain_reg0 ; statectrl:U14|ramrd_latch                 ; statectrl:U14|ramwt_latch ; 1.000        ; -0.058     ; 5.820      ;
; -4.795 ; dbufferb:U10|data_latch[1]                                                                        ; ram_new:U3|ram_new_ram:inst|altsyncram:altsyncram_component|altsyncram_2kn3:auto_generated|ram_block1a0~porta_datain_reg0 ; statectrl:U14|dbfbin_latch                ; statectrl:U14|ramwt_latch ; 0.500        ; -2.019     ; 3.334      ;
; -4.779 ; dbufferb:U10|data_latch[0]                                                                        ; ram_new:U3|ram_new_ram:inst|altsyncram:altsyncram_component|altsyncram_2kn3:auto_generated|ram_block1a0~porta_datain_reg0 ; statectrl:U14|dbfbin_latch                ; statectrl:U14|ramwt_latch ; 0.500        ; -2.021     ; 3.316      ;
; -4.666 ; dbufferb:U10|data_latch[1]                                                                        ; ram_new:U3|ram_new_ram:inst|altsyncram:altsyncram_component|altsyncram_2kn3:auto_generated|ram_block1a0~porta_datain_reg0 ; statectrl:U14|enalu_latch                 ; statectrl:U14|ramwt_latch ; 0.500        ; -1.890     ; 3.334      ;
; -4.650 ; dbufferb:U10|data_latch[0]                                                                        ; ram_new:U3|ram_new_ram:inst|altsyncram:altsyncram_component|altsyncram_2kn3:auto_generated|ram_block1a0~porta_datain_reg0 ; statectrl:U14|enalu_latch                 ; statectrl:U14|ramwt_latch ; 0.500        ; -1.892     ; 3.316      ;
; -4.549 ; dbufferb:U10|data_latch[3]                                                                        ; ram_new:U3|ram_new_ram:inst|altsyncram:altsyncram_component|altsyncram_2kn3:auto_generated|ram_block1a0~porta_datain_reg0 ; statectrl:U14|dbfbin_latch                ; statectrl:U14|ramwt_latch ; 0.500        ; -2.019     ; 3.088      ;
; -4.545 ; ir:U5|instruction[8]                                                                              ; ram_new:U3|ram_new_ram:inst|altsyncram:altsyncram_component|altsyncram_2kn3:auto_generated|ram_block1a0~porta_datain_reg0 ; statectrl:U14|enirin_latch                ; statectrl:U14|ramwt_latch ; 1.000        ; 0.091      ; 5.704      ;
; -4.475 ; ir:U5|instruction[10]                                                                             ; ram_new:U3|ram_new_ram:inst|altsyncram:altsyncram_component|altsyncram_2kn3:auto_generated|ram_block1a0~porta_datain_reg0 ; ir:U5|instruction[10]                     ; statectrl:U14|ramwt_latch ; 1.000        ; 2.091      ; 7.885      ;
; -4.420 ; dbufferb:U10|data_latch[3]                                                                        ; ram_new:U3|ram_new_ram:inst|altsyncram:altsyncram_component|altsyncram_2kn3:auto_generated|ram_block1a0~porta_datain_reg0 ; statectrl:U14|enalu_latch                 ; statectrl:U14|ramwt_latch ; 0.500        ; -1.890     ; 3.088      ;
; -4.356 ; gr:U12|grb_latch[3]                                                                               ; ram_new:U3|ram_new_ram:inst|altsyncram:altsyncram_component|altsyncram_2kn3:auto_generated|ram_block1a0~porta_datain_reg0 ; ir:U5|instruction[10]                     ; statectrl:U14|ramwt_latch ; 1.000        ; -3.176     ; 2.238      ;
; -4.348 ; statectrl:U14|enpcout_latch                                                                       ; ram_new:U3|ram_new_ram:inst|altsyncram:altsyncram_component|altsyncram_2kn3:auto_generated|ram_block1a0~porta_datain_reg0 ; clk_divider:U1|clk_out                    ; statectrl:U14|ramwt_latch ; 1.000        ; -0.342     ; 5.064      ;
; -4.312 ; rom_new:U4|rom_new_rom:inst|altsyncram:altsyncram_component|altsyncram_kdr3:auto_generated|q_a[3] ; ram_new:U3|ram_new_ram:inst|altsyncram:altsyncram_component|altsyncram_2kn3:auto_generated|ram_block1a0~porta_datain_reg0 ; rom_new:U4|monostable_trigger:inst3|pulse ; statectrl:U14|ramwt_latch ; 1.000        ; -1.974     ; 3.396      ;
; -4.263 ; statectrl:U14|dbfbout_latch                                                                       ; ram_new:U3|ram_new_ram:inst|altsyncram:altsyncram_component|altsyncram_2kn3:auto_generated|ram_block1a0~porta_datain_reg0 ; clk_divider:U1|clk_out                    ; statectrl:U14|ramwt_latch ; 1.000        ; -0.334     ; 4.987      ;
; -4.193 ; ram_new:U3|ram_new_ram:inst|altsyncram:altsyncram_component|altsyncram_2kn3:auto_generated|q_a[4] ; ram_new:U3|ram_new_ram:inst|altsyncram:altsyncram_component|altsyncram_2kn3:auto_generated|ram_block1a0~porta_datain_reg0 ; statectrl:U14|ramrd_latch                 ; statectrl:U14|ramwt_latch ; 1.000        ; -0.058     ; 5.203      ;
; -3.996 ; dbufferb:U10|data_latch[7]                                                                        ; ram_new:U3|ram_new_ram:inst|altsyncram:altsyncram_component|altsyncram_2kn3:auto_generated|ram_block1a0~porta_datain_reg0 ; statectrl:U14|dbfbin_latch                ; statectrl:U14|ramwt_latch ; 0.500        ; -2.016     ; 2.538      ;
; -3.895 ; dbufferb:U10|data_latch[6]                                                                        ; ram_new:U3|ram_new_ram:inst|altsyncram:altsyncram_component|altsyncram_2kn3:auto_generated|ram_block1a0~porta_datain_reg0 ; statectrl:U14|dbfbin_latch                ; statectrl:U14|ramwt_latch ; 0.500        ; -2.284     ; 2.169      ;
; -3.867 ; dbufferb:U10|data_latch[7]                                                                        ; ram_new:U3|ram_new_ram:inst|altsyncram:altsyncram_component|altsyncram_2kn3:auto_generated|ram_block1a0~porta_datain_reg0 ; statectrl:U14|enalu_latch                 ; statectrl:U14|ramwt_latch ; 0.500        ; -1.887     ; 2.538      ;
; -3.819 ; dbufferb:U10|data_latch[5]                                                                        ; ram_new:U3|ram_new_ram:inst|altsyncram:altsyncram_component|altsyncram_2kn3:auto_generated|ram_block1a0~porta_datain_reg0 ; statectrl:U14|dbfbin_latch                ; statectrl:U14|ramwt_latch ; 0.500        ; -2.016     ; 2.361      ;
; -3.818 ; dbufferb:U10|data_latch[4]                                                                        ; ram_new:U3|ram_new_ram:inst|altsyncram:altsyncram_component|altsyncram_2kn3:auto_generated|ram_block1a0~porta_datain_reg0 ; statectrl:U14|dbfbin_latch                ; statectrl:U14|ramwt_latch ; 0.500        ; -2.004     ; 2.372      ;
; -3.778 ; ram_new:U3|ram_new_ram:inst|altsyncram:altsyncram_component|altsyncram_2kn3:auto_generated|q_a[5] ; ram_new:U3|ram_new_ram:inst|altsyncram:altsyncram_component|altsyncram_2kn3:auto_generated|ram_block1a0~porta_datain_reg0 ; statectrl:U14|ramrd_latch                 ; statectrl:U14|ramwt_latch ; 1.000        ; -0.058     ; 4.788      ;
; -3.773 ; ram_new:U3|ram_new_ram:inst|altsyncram:altsyncram_component|altsyncram_2kn3:auto_generated|q_a[2] ; ram_new:U3|ram_new_ram:inst|altsyncram:altsyncram_component|altsyncram_2kn3:auto_generated|ram_block1a0~porta_datain_reg0 ; statectrl:U14|ramrd_latch                 ; statectrl:U14|ramwt_latch ; 1.000        ; -0.058     ; 4.783      ;
; -3.766 ; dbufferb:U10|data_latch[6]                                                                        ; ram_new:U3|ram_new_ram:inst|altsyncram:altsyncram_component|altsyncram_2kn3:auto_generated|ram_block1a0~porta_datain_reg0 ; statectrl:U14|enalu_latch                 ; statectrl:U14|ramwt_latch ; 0.500        ; -2.155     ; 2.169      ;
; -3.727 ; ram_new:U3|ram_new_ram:inst|altsyncram:altsyncram_component|altsyncram_2kn3:auto_generated|q_a[0] ; ram_new:U3|ram_new_ram:inst|altsyncram:altsyncram_component|altsyncram_2kn3:auto_generated|ram_block1a0~porta_datain_reg0 ; statectrl:U14|ramrd_latch                 ; statectrl:U14|ramwt_latch ; 1.000        ; -0.058     ; 4.737      ;
; -3.690 ; dbufferb:U10|data_latch[5]                                                                        ; ram_new:U3|ram_new_ram:inst|altsyncram:altsyncram_component|altsyncram_2kn3:auto_generated|ram_block1a0~porta_datain_reg0 ; statectrl:U14|enalu_latch                 ; statectrl:U14|ramwt_latch ; 0.500        ; -1.887     ; 2.361      ;
; -3.689 ; dbufferb:U10|data_latch[4]                                                                        ; ram_new:U3|ram_new_ram:inst|altsyncram:altsyncram_component|altsyncram_2kn3:auto_generated|ram_block1a0~porta_datain_reg0 ; statectrl:U14|enalu_latch                 ; statectrl:U14|ramwt_latch ; 0.500        ; -1.875     ; 2.372      ;
; -3.345 ; ram_new:U3|ram_new_ram:inst|altsyncram:altsyncram_component|altsyncram_2kn3:auto_generated|q_a[7] ; ram_new:U3|ram_new_ram:inst|altsyncram:altsyncram_component|altsyncram_2kn3:auto_generated|ram_block1a0~porta_datain_reg0 ; statectrl:U14|ramrd_latch                 ; statectrl:U14|ramwt_latch ; 1.000        ; -0.058     ; 4.355      ;
; -3.318 ; ram_new:U3|ram_new_ram:inst|altsyncram:altsyncram_component|altsyncram_2kn3:auto_generated|q_a[6] ; ram_new:U3|ram_new_ram:inst|altsyncram:altsyncram_component|altsyncram_2kn3:auto_generated|ram_block1a0~porta_datain_reg0 ; statectrl:U14|ramrd_latch                 ; statectrl:U14|ramwt_latch ; 1.000        ; -0.058     ; 4.328      ;
; -3.208 ; ir:U5|instruction[5]                                                                              ; ram_new:U3|ram_new_ram:inst|altsyncram:altsyncram_component|altsyncram_2kn3:auto_generated|ram_block1a0~porta_datain_reg0 ; statectrl:U14|enirin_latch                ; statectrl:U14|ramwt_latch ; 1.000        ; 0.036      ; 4.312      ;
; -2.967 ; statectrl:U14|ramrd_latch                                                                         ; ram_new:U3|ram_new_ram:inst|altsyncram:altsyncram_component|altsyncram_2kn3:auto_generated|ram_block1a0~porta_datain_reg0 ; statectrl:U14|ramrd_latch                 ; statectrl:U14|ramwt_latch ; 0.500        ; 2.091      ; 5.887      ;
; -2.808 ; ir:U5|instruction[4]                                                                              ; ram_new:U3|ram_new_ram:inst|altsyncram:altsyncram_component|altsyncram_2kn3:auto_generated|ram_block1a0~porta_datain_reg0 ; statectrl:U14|enirin_latch                ; statectrl:U14|ramwt_latch ; 1.000        ; 0.036      ; 3.912      ;
; -2.730 ; statectrl:U14|ramrd_latch                                                                         ; ram_new:U3|ram_new_ram:inst|altsyncram:altsyncram_component|altsyncram_2kn3:auto_generated|ram_block1a0~porta_datain_reg0 ; statectrl:U14|ramrd_latch                 ; statectrl:U14|ramwt_latch ; 1.000        ; 2.091      ; 6.150      ;
; -2.477 ; pc:U7|addr_latch[4]                                                                               ; ram_new:U3|ram_new_ram:inst|altsyncram:altsyncram_component|altsyncram_2kn3:auto_generated|ram_block1a0~porta_datain_reg0 ; statectrl:U14|nextn_latch                 ; statectrl:U14|ramwt_latch ; 1.000        ; 0.115      ; 3.660      ;
; -2.385 ; pc:U7|addr_latch[1]                                                                               ; ram_new:U3|ram_new_ram:inst|altsyncram:altsyncram_component|altsyncram_2kn3:auto_generated|ram_block1a0~porta_datain_reg0 ; statectrl:U14|nextn_latch                 ; statectrl:U14|ramwt_latch ; 1.000        ; 0.115      ; 3.568      ;
+--------+---------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------+-------------------------------------------+---------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'clk_divider:U1|clk_led'                                                                                                                                                                                            ;
+--------+------------------------------------------------------------------------------------------------------+------------------------------------+---------------------------+------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                            ; To Node                            ; Launch Clock              ; Latch Clock            ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------------------------------------------------------------+------------------------------------+---------------------------+------------------------+--------------+------------+------------+
; -6.154 ; led_encoder:U13|altsyncram:Ram0_rtl_0|altsyncram_r771:auto_generated|ram_block1a0~porta_address_reg0 ; led_encoder:U13|led_dig_temp[4]    ; statectrl:U14|enled_latch ; clk_divider:U1|clk_led ; 1.000        ; -1.503     ; 5.652      ;
; -6.083 ; led_encoder:U13|altsyncram:Ram0_rtl_0|altsyncram_r771:auto_generated|ram_block1a0~porta_address_reg0 ; led_encoder:U13|led_dig_temp[6]    ; statectrl:U14|enled_latch ; clk_divider:U1|clk_led ; 1.000        ; -1.503     ; 5.581      ;
; -6.073 ; led_encoder:U13|altsyncram:Ram0_rtl_0|altsyncram_r771:auto_generated|ram_block1a0~porta_address_reg0 ; led_encoder:U13|led_dig_temp[5]    ; statectrl:U14|enled_latch ; clk_divider:U1|clk_led ; 1.000        ; -1.503     ; 5.571      ;
; -5.966 ; led_encoder:U13|altsyncram:Ram0_rtl_0|altsyncram_r771:auto_generated|ram_block1a0~porta_address_reg0 ; led_encoder:U13|led_dig_temp[2]    ; statectrl:U14|enled_latch ; clk_divider:U1|clk_led ; 1.000        ; -1.504     ; 5.463      ;
; -5.941 ; led_encoder:U13|altsyncram:Ram0_rtl_0|altsyncram_r771:auto_generated|ram_block1a0~porta_address_reg0 ; led_encoder:U13|led_dig_temp[0]    ; statectrl:U14|enled_latch ; clk_divider:U1|clk_led ; 1.000        ; -1.504     ; 5.438      ;
; -5.936 ; led_encoder:U13|altsyncram:Ram0_rtl_0|altsyncram_r771:auto_generated|ram_block1a0~porta_address_reg0 ; led_encoder:U13|led_dig_temp[7]    ; statectrl:U14|enled_latch ; clk_divider:U1|clk_led ; 1.000        ; -1.504     ; 5.433      ;
; -5.898 ; led_encoder:U13|altsyncram:Ram0_rtl_0|altsyncram_r771:auto_generated|ram_block1a0~porta_address_reg0 ; led_encoder:U13|led_dig_temp[1]    ; statectrl:U14|enled_latch ; clk_divider:U1|clk_led ; 1.000        ; -1.504     ; 5.395      ;
; -5.893 ; led_encoder:U13|altsyncram:Ram0_rtl_0|altsyncram_r771:auto_generated|ram_block1a0~porta_address_reg0 ; led_encoder:U13|led_dig_temp[3]    ; statectrl:U14|enled_latch ; clk_divider:U1|clk_led ; 1.000        ; -1.504     ; 5.390      ;
; -1.583 ; led_encoder:U13|current_led_sel[0]                                                                   ; led_encoder:U13|led_dig_temp[3]    ; clk_divider:U1|clk_led    ; clk_divider:U1|clk_led ; 1.000        ; -0.082     ; 2.502      ;
; -1.227 ; led_encoder:U13|current_led_sel[1]                                                                   ; led_encoder:U13|led_dig_temp[5]    ; clk_divider:U1|clk_led    ; clk_divider:U1|clk_led ; 1.000        ; -0.080     ; 2.148      ;
; -1.172 ; led_encoder:U13|current_led_sel[1]                                                                   ; led_encoder:U13|led_dig_temp[6]    ; clk_divider:U1|clk_led    ; clk_divider:U1|clk_led ; 1.000        ; -0.080     ; 2.093      ;
; -1.051 ; led_encoder:U13|current_led_sel[0]                                                                   ; led_encoder:U13|led_dig_temp[1]    ; clk_divider:U1|clk_led    ; clk_divider:U1|clk_led ; 1.000        ; -0.082     ; 1.970      ;
; -1.049 ; led_encoder:U13|current_led_sel[0]                                                                   ; led_encoder:U13|led_dig_temp[7]    ; clk_divider:U1|clk_led    ; clk_divider:U1|clk_led ; 1.000        ; -0.082     ; 1.968      ;
; -1.038 ; led_encoder:U13|current_led_sel[1]                                                                   ; led_encoder:U13|led_dig_temp[2]    ; clk_divider:U1|clk_led    ; clk_divider:U1|clk_led ; 1.000        ; -0.081     ; 1.958      ;
; -1.036 ; led_encoder:U13|current_led_sel[1]                                                                   ; led_encoder:U13|led_dig_temp[0]    ; clk_divider:U1|clk_led    ; clk_divider:U1|clk_led ; 1.000        ; -0.081     ; 1.956      ;
; -1.027 ; led_encoder:U13|current_led_sel[1]                                                                   ; led_encoder:U13|current_led_sel[0] ; clk_divider:U1|clk_led    ; clk_divider:U1|clk_led ; 1.000        ; -0.080     ; 1.948      ;
; -1.011 ; led_encoder:U13|current_led_sel[1]                                                                   ; led_encoder:U13|led_dig_temp[4]    ; clk_divider:U1|clk_led    ; clk_divider:U1|clk_led ; 1.000        ; -0.080     ; 1.932      ;
; -0.902 ; led_encoder:U13|current_led_sel[0]                                                                   ; led_encoder:U13|led_dig_temp[6]    ; clk_divider:U1|clk_led    ; clk_divider:U1|clk_led ; 1.000        ; -0.081     ; 1.822      ;
; -0.845 ; led_encoder:U13|current_led_sel[0]                                                                   ; led_encoder:U13|led_dig_temp[2]    ; clk_divider:U1|clk_led    ; clk_divider:U1|clk_led ; 1.000        ; -0.082     ; 1.764      ;
; -0.843 ; led_encoder:U13|current_led_sel[0]                                                                   ; led_encoder:U13|led_dig_temp[0]    ; clk_divider:U1|clk_led    ; clk_divider:U1|clk_led ; 1.000        ; -0.082     ; 1.762      ;
; -0.835 ; led_encoder:U13|current_led_sel[0]                                                                   ; led_encoder:U13|led_dig_temp[4]    ; clk_divider:U1|clk_led    ; clk_divider:U1|clk_led ; 1.000        ; -0.081     ; 1.755      ;
; -0.831 ; led_encoder:U13|current_led_sel[0]                                                                   ; led_encoder:U13|current_led_sel[0] ; clk_divider:U1|clk_led    ; clk_divider:U1|clk_led ; 1.000        ; -0.081     ; 1.751      ;
; -0.825 ; led_encoder:U13|current_led_sel[1]                                                                   ; led_encoder:U13|led_dig_temp[3]    ; clk_divider:U1|clk_led    ; clk_divider:U1|clk_led ; 1.000        ; -0.081     ; 1.745      ;
; -0.823 ; led_encoder:U13|current_led_sel[1]                                                                   ; led_encoder:U13|led_dig_temp[1]    ; clk_divider:U1|clk_led    ; clk_divider:U1|clk_led ; 1.000        ; -0.081     ; 1.743      ;
; -0.770 ; led_encoder:U13|current_led_sel[0]                                                                   ; led_encoder:U13|led_dig_temp[5]    ; clk_divider:U1|clk_led    ; clk_divider:U1|clk_led ; 1.000        ; -0.081     ; 1.690      ;
; -0.618 ; led_encoder:U13|current_led_sel[1]                                                                   ; led_encoder:U13|led_sel[0]         ; clk_divider:U1|clk_led    ; clk_divider:U1|clk_led ; 1.000        ; -0.080     ; 1.539      ;
; -0.463 ; led_encoder:U13|current_led_sel[0]                                                                   ; led_encoder:U13|current_led_sel[1] ; clk_divider:U1|clk_led    ; clk_divider:U1|clk_led ; 1.000        ; -0.082     ; 1.382      ;
; -0.422 ; led_encoder:U13|current_led_sel[0]                                                                   ; led_encoder:U13|led_sel[0]         ; clk_divider:U1|clk_led    ; clk_divider:U1|clk_led ; 1.000        ; -0.081     ; 1.342      ;
; -0.412 ; led_encoder:U13|current_led_sel[1]                                                                   ; led_encoder:U13|led_sel[2]         ; clk_divider:U1|clk_led    ; clk_divider:U1|clk_led ; 1.000        ; -0.081     ; 1.332      ;
; -0.412 ; led_encoder:U13|current_led_sel[1]                                                                   ; led_encoder:U13|led_dig_temp[7]    ; clk_divider:U1|clk_led    ; clk_divider:U1|clk_led ; 1.000        ; -0.081     ; 1.332      ;
; -0.401 ; led_encoder:U13|current_led_sel[0]                                                                   ; led_encoder:U13|led_sel[1]         ; clk_divider:U1|clk_led    ; clk_divider:U1|clk_led ; 1.000        ; -0.082     ; 1.320      ;
+--------+------------------------------------------------------------------------------------------------------+------------------------------------+---------------------------+------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'statectrl:U14|enled_latch'                                                                                                                                                                                                                                                                           ;
+--------+---------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------+-------------------------------------------+---------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                         ; To Node                                                                                              ; Launch Clock                              ; Latch Clock               ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------+-------------------------------------------+---------------------------+--------------+------------+------------+
; -5.916 ; gr:U12|gra_latch[2]                                                                               ; led_encoder:U13|altsyncram:Ram0_rtl_0|altsyncram_r771:auto_generated|ram_block1a0~porta_address_reg0 ; ir:U5|instruction[10]                     ; statectrl:U14|enled_latch ; 0.500        ; -1.848     ; 4.616      ;
; -5.845 ; gr:U12|gra_latch[3]                                                                               ; led_encoder:U13|altsyncram:Ram0_rtl_0|altsyncram_r771:auto_generated|ram_block1a0~porta_address_reg0 ; ir:U5|instruction[10]                     ; statectrl:U14|enled_latch ; 0.500        ; -1.848     ; 4.545      ;
; -5.733 ; gr:U12|gra_latch[0]                                                                               ; led_encoder:U13|altsyncram:Ram0_rtl_0|altsyncram_r771:auto_generated|ram_block1a0~porta_address_reg0 ; ir:U5|instruction[10]                     ; statectrl:U14|enled_latch ; 0.500        ; -1.849     ; 4.432      ;
; -5.634 ; gr:U12|grb_latch[6]                                                                               ; led_encoder:U13|altsyncram:Ram0_rtl_0|altsyncram_r771:auto_generated|ram_block1a0~porta_address_reg0 ; ir:U5|instruction[10]                     ; statectrl:U14|enled_latch ; 0.500        ; -1.757     ; 4.425      ;
; -5.596 ; gr:U12|gra_latch[7]                                                                               ; led_encoder:U13|altsyncram:Ram0_rtl_0|altsyncram_r771:auto_generated|ram_block1a0~porta_address_reg0 ; ir:U5|instruction[10]                     ; statectrl:U14|enled_latch ; 0.500        ; -1.855     ; 4.289      ;
; -5.515 ; gr:U12|grc_latch[0]                                                                               ; led_encoder:U13|altsyncram:Ram0_rtl_0|altsyncram_r771:auto_generated|ram_block1a0~porta_address_reg0 ; ir:U5|instruction[10]                     ; statectrl:U14|enled_latch ; 0.500        ; -1.471     ; 4.592      ;
; -5.487 ; gr:U12|grb_latch[2]                                                                               ; led_encoder:U13|altsyncram:Ram0_rtl_0|altsyncram_r771:auto_generated|ram_block1a0~porta_address_reg0 ; ir:U5|instruction[10]                     ; statectrl:U14|enled_latch ; 0.500        ; -1.757     ; 4.278      ;
; -5.467 ; gr:U12|grb_latch[4]                                                                               ; led_encoder:U13|altsyncram:Ram0_rtl_0|altsyncram_r771:auto_generated|ram_block1a0~porta_address_reg0 ; ir:U5|instruction[10]                     ; statectrl:U14|enled_latch ; 0.500        ; -1.757     ; 4.258      ;
; -5.438 ; gr:U12|grd_latch[2]                                                                               ; led_encoder:U13|altsyncram:Ram0_rtl_0|altsyncram_r771:auto_generated|ram_block1a0~porta_address_reg0 ; ir:U5|instruction[10]                     ; statectrl:U14|enled_latch ; 1.000        ; -1.820     ; 4.666      ;
; -5.399 ; gr:U12|gra_latch[5]                                                                               ; led_encoder:U13|altsyncram:Ram0_rtl_0|altsyncram_r771:auto_generated|ram_block1a0~porta_address_reg0 ; ir:U5|instruction[10]                     ; statectrl:U14|enled_latch ; 0.500        ; -1.855     ; 4.092      ;
; -5.354 ; gr:U12|gra_latch[1]                                                                               ; led_encoder:U13|altsyncram:Ram0_rtl_0|altsyncram_r771:auto_generated|ram_block1a0~porta_address_reg0 ; ir:U5|instruction[10]                     ; statectrl:U14|enled_latch ; 0.500        ; -1.847     ; 4.055      ;
; -5.315 ; gr:U12|grb_latch[0]                                                                               ; led_encoder:U13|altsyncram:Ram0_rtl_0|altsyncram_r771:auto_generated|ram_block1a0~porta_address_reg0 ; ir:U5|instruction[10]                     ; statectrl:U14|enled_latch ; 0.500        ; -1.757     ; 4.106      ;
; -5.295 ; gr:U12|grd_latch[0]                                                                               ; led_encoder:U13|altsyncram:Ram0_rtl_0|altsyncram_r771:auto_generated|ram_block1a0~porta_address_reg0 ; ir:U5|instruction[10]                     ; statectrl:U14|enled_latch ; 1.000        ; -1.820     ; 4.523      ;
; -5.231 ; gr:U12|grc_latch[7]                                                                               ; led_encoder:U13|altsyncram:Ram0_rtl_0|altsyncram_r771:auto_generated|ram_block1a0~porta_address_reg0 ; ir:U5|instruction[10]                     ; statectrl:U14|enled_latch ; 0.500        ; -1.479     ; 4.300      ;
; -5.220 ; gr:U12|grc_latch[2]                                                                               ; led_encoder:U13|altsyncram:Ram0_rtl_0|altsyncram_r771:auto_generated|ram_block1a0~porta_address_reg0 ; ir:U5|instruction[10]                     ; statectrl:U14|enled_latch ; 0.500        ; -1.471     ; 4.297      ;
; -5.188 ; gr:U12|grd_latch[6]                                                                               ; led_encoder:U13|altsyncram:Ram0_rtl_0|altsyncram_r771:auto_generated|ram_block1a0~porta_address_reg0 ; ir:U5|instruction[10]                     ; statectrl:U14|enled_latch ; 1.000        ; -1.820     ; 4.416      ;
; -5.186 ; gr:U12|grc_latch[0]                                                                               ; led_encoder:U13|altsyncram:Ram0_rtl_0|altsyncram_r771:auto_generated|ram_block1a0~porta_address_reg0 ; ir:U5|instruction[10]                     ; statectrl:U14|enled_latch ; 1.000        ; -1.642     ; 4.592      ;
; -5.175 ; gr:U12|grc_latch[5]                                                                               ; led_encoder:U13|altsyncram:Ram0_rtl_0|altsyncram_r771:auto_generated|ram_block1a0~porta_address_reg0 ; ir:U5|instruction[10]                     ; statectrl:U14|enled_latch ; 0.500        ; -1.479     ; 4.244      ;
; -5.157 ; gr:U12|grc_latch[1]                                                                               ; led_encoder:U13|altsyncram:Ram0_rtl_0|altsyncram_r771:auto_generated|ram_block1a0~porta_address_reg0 ; ir:U5|instruction[10]                     ; statectrl:U14|enled_latch ; 0.500        ; -1.470     ; 4.235      ;
; -5.079 ; gr:U12|grc_latch[3]                                                                               ; led_encoder:U13|altsyncram:Ram0_rtl_0|altsyncram_r771:auto_generated|ram_block1a0~porta_address_reg0 ; ir:U5|instruction[10]                     ; statectrl:U14|enled_latch ; 0.500        ; -1.471     ; 4.156      ;
; -5.059 ; gr:U12|gra_latch[4]                                                                               ; led_encoder:U13|altsyncram:Ram0_rtl_0|altsyncram_r771:auto_generated|ram_block1a0~porta_address_reg0 ; ir:U5|instruction[10]                     ; statectrl:U14|enled_latch ; 0.500        ; -1.845     ; 3.762      ;
; -5.022 ; gr:U12|grd_latch[4]                                                                               ; led_encoder:U13|altsyncram:Ram0_rtl_0|altsyncram_r771:auto_generated|ram_block1a0~porta_address_reg0 ; ir:U5|instruction[10]                     ; statectrl:U14|enled_latch ; 1.000        ; -1.820     ; 4.250      ;
; -4.993 ; gr:U12|grb_latch[6]                                                                               ; led_encoder:U13|altsyncram:Ram0_rtl_0|altsyncram_r771:auto_generated|ram_block1a0~porta_address_reg0 ; ir:U5|instruction[10]                     ; statectrl:U14|enled_latch ; 1.000        ; -1.616     ; 4.425      ;
; -4.955 ; statectrl:U14|regrd1_latch                                                                        ; led_encoder:U13|altsyncram:Ram0_rtl_0|altsyncram_r771:auto_generated|ram_block1a0~porta_address_reg0 ; clk_divider:U1|clk_out                    ; statectrl:U14|enled_latch ; 1.000        ; 1.222      ; 7.225      ;
; -4.951 ; gr:U12|gra_latch[6]                                                                               ; led_encoder:U13|altsyncram:Ram0_rtl_0|altsyncram_r771:auto_generated|ram_block1a0~porta_address_reg0 ; ir:U5|instruction[10]                     ; statectrl:U14|enled_latch ; 0.500        ; -1.849     ; 3.650      ;
; -4.902 ; gr:U12|grc_latch[7]                                                                               ; led_encoder:U13|altsyncram:Ram0_rtl_0|altsyncram_r771:auto_generated|ram_block1a0~porta_address_reg0 ; ir:U5|instruction[10]                     ; statectrl:U14|enled_latch ; 1.000        ; -1.650     ; 4.300      ;
; -4.891 ; gr:U12|grc_latch[2]                                                                               ; led_encoder:U13|altsyncram:Ram0_rtl_0|altsyncram_r771:auto_generated|ram_block1a0~porta_address_reg0 ; ir:U5|instruction[10]                     ; statectrl:U14|enled_latch ; 1.000        ; -1.642     ; 4.297      ;
; -4.846 ; gr:U12|grc_latch[5]                                                                               ; led_encoder:U13|altsyncram:Ram0_rtl_0|altsyncram_r771:auto_generated|ram_block1a0~porta_address_reg0 ; ir:U5|instruction[10]                     ; statectrl:U14|enled_latch ; 1.000        ; -1.650     ; 4.244      ;
; -4.846 ; gr:U12|grb_latch[2]                                                                               ; led_encoder:U13|altsyncram:Ram0_rtl_0|altsyncram_r771:auto_generated|ram_block1a0~porta_address_reg0 ; ir:U5|instruction[10]                     ; statectrl:U14|enled_latch ; 1.000        ; -1.616     ; 4.278      ;
; -4.828 ; gr:U12|grc_latch[1]                                                                               ; led_encoder:U13|altsyncram:Ram0_rtl_0|altsyncram_r771:auto_generated|ram_block1a0~porta_address_reg0 ; ir:U5|instruction[10]                     ; statectrl:U14|enled_latch ; 1.000        ; -1.641     ; 4.235      ;
; -4.826 ; gr:U12|grb_latch[4]                                                                               ; led_encoder:U13|altsyncram:Ram0_rtl_0|altsyncram_r771:auto_generated|ram_block1a0~porta_address_reg0 ; ir:U5|instruction[10]                     ; statectrl:U14|enled_latch ; 1.000        ; -1.616     ; 4.258      ;
; -4.794 ; gr:U12|grd_latch[1]                                                                               ; led_encoder:U13|altsyncram:Ram0_rtl_0|altsyncram_r771:auto_generated|ram_block1a0~porta_address_reg0 ; ir:U5|instruction[10]                     ; statectrl:U14|enled_latch ; 1.000        ; -1.820     ; 4.022      ;
; -4.750 ; gr:U12|grc_latch[3]                                                                               ; led_encoder:U13|altsyncram:Ram0_rtl_0|altsyncram_r771:auto_generated|ram_block1a0~porta_address_reg0 ; ir:U5|instruction[10]                     ; statectrl:U14|enled_latch ; 1.000        ; -1.642     ; 4.156      ;
; -4.687 ; rom_new:U4|rom_new_rom:inst|altsyncram:altsyncram_component|altsyncram_kdr3:auto_generated|q_a[4] ; led_encoder:U13|altsyncram:Ram0_rtl_0|altsyncram_r771:auto_generated|ram_block1a0~porta_address_reg0 ; rom_new:U4|monostable_trigger:inst3|pulse ; statectrl:U14|enled_latch ; 1.000        ; -0.415     ; 5.320      ;
; -4.674 ; gr:U12|grb_latch[0]                                                                               ; led_encoder:U13|altsyncram:Ram0_rtl_0|altsyncram_r771:auto_generated|ram_block1a0~porta_address_reg0 ; ir:U5|instruction[10]                     ; statectrl:U14|enled_latch ; 1.000        ; -1.616     ; 4.106      ;
; -4.619 ; gr:U12|grb_latch[7]                                                                               ; led_encoder:U13|altsyncram:Ram0_rtl_0|altsyncram_r771:auto_generated|ram_block1a0~porta_address_reg0 ; ir:U5|instruction[10]                     ; statectrl:U14|enled_latch ; 0.500        ; -1.767     ; 3.400      ;
; -4.619 ; rom_new:U4|rom_new_rom:inst|altsyncram:altsyncram_component|altsyncram_kdr3:auto_generated|q_a[6] ; led_encoder:U13|altsyncram:Ram0_rtl_0|altsyncram_r771:auto_generated|ram_block1a0~porta_address_reg0 ; rom_new:U4|monostable_trigger:inst3|pulse ; statectrl:U14|enled_latch ; 1.000        ; -0.415     ; 5.252      ;
; -4.596 ; gr:U12|grd_latch[7]                                                                               ; led_encoder:U13|altsyncram:Ram0_rtl_0|altsyncram_r771:auto_generated|ram_block1a0~porta_address_reg0 ; ir:U5|instruction[10]                     ; statectrl:U14|enled_latch ; 1.000        ; -1.830     ; 3.814      ;
; -4.482 ; statectrl:U14|dbfaout_latch                                                                       ; led_encoder:U13|altsyncram:Ram0_rtl_0|altsyncram_r771:auto_generated|ram_block1a0~porta_address_reg0 ; clk_divider:U1|clk_out                    ; statectrl:U14|enled_latch ; 1.000        ; 1.222      ; 6.752      ;
; -4.478 ; gr:U12|grb_latch[5]                                                                               ; led_encoder:U13|altsyncram:Ram0_rtl_0|altsyncram_r771:auto_generated|ram_block1a0~porta_address_reg0 ; ir:U5|instruction[10]                     ; statectrl:U14|enled_latch ; 0.500        ; -1.767     ; 3.259      ;
; -4.477 ; rom_new:U4|rom_new_rom:inst|altsyncram:altsyncram_component|altsyncram_kdr3:auto_generated|q_a[7] ; led_encoder:U13|altsyncram:Ram0_rtl_0|altsyncram_r771:auto_generated|ram_block1a0~porta_address_reg0 ; rom_new:U4|monostable_trigger:inst3|pulse ; statectrl:U14|enled_latch ; 1.000        ; -0.415     ; 5.110      ;
; -4.453 ; gr:U12|grd_latch[5]                                                                               ; led_encoder:U13|altsyncram:Ram0_rtl_0|altsyncram_r771:auto_generated|ram_block1a0~porta_address_reg0 ; ir:U5|instruction[10]                     ; statectrl:U14|enled_latch ; 1.000        ; -1.830     ; 3.671      ;
; -4.441 ; gr:U12|grb_latch[1]                                                                               ; led_encoder:U13|altsyncram:Ram0_rtl_0|altsyncram_r771:auto_generated|ram_block1a0~porta_address_reg0 ; ir:U5|instruction[10]                     ; statectrl:U14|enled_latch ; 0.500        ; -1.758     ; 3.231      ;
; -4.397 ; rom_new:U4|rom_new_rom:inst|altsyncram:altsyncram_component|altsyncram_kdr3:auto_generated|q_a[5] ; led_encoder:U13|altsyncram:Ram0_rtl_0|altsyncram_r771:auto_generated|ram_block1a0~porta_address_reg0 ; rom_new:U4|monostable_trigger:inst3|pulse ; statectrl:U14|enled_latch ; 1.000        ; -0.415     ; 5.030      ;
; -4.368 ; rom_new:U4|rom_new_rom:inst|altsyncram:altsyncram_component|altsyncram_kdr3:auto_generated|q_a[2] ; led_encoder:U13|altsyncram:Ram0_rtl_0|altsyncram_r771:auto_generated|ram_block1a0~porta_address_reg0 ; rom_new:U4|monostable_trigger:inst3|pulse ; statectrl:U14|enled_latch ; 1.000        ; -0.415     ; 5.001      ;
; -4.329 ; ram_new:U3|ram_new_ram:inst|altsyncram:altsyncram_component|altsyncram_2kn3:auto_generated|q_a[3] ; led_encoder:U13|altsyncram:Ram0_rtl_0|altsyncram_r771:auto_generated|ram_block1a0~porta_address_reg0 ; statectrl:U14|ramrd_latch                 ; statectrl:U14|enled_latch ; 1.000        ; 1.501      ; 6.888      ;
; -4.324 ; gr:U12|grd_latch[3]                                                                               ; led_encoder:U13|altsyncram:Ram0_rtl_0|altsyncram_r771:auto_generated|ram_block1a0~porta_address_reg0 ; ir:U5|instruction[10]                     ; statectrl:U14|enled_latch ; 1.000        ; -1.820     ; 3.552      ;
; -4.317 ; gr:U12|grc_latch[6]                                                                               ; led_encoder:U13|altsyncram:Ram0_rtl_0|altsyncram_r771:auto_generated|ram_block1a0~porta_address_reg0 ; ir:U5|instruction[10]                     ; statectrl:U14|enled_latch ; 0.500        ; -1.472     ; 3.393      ;
; -4.258 ; gr:U12|grb_latch[3]                                                                               ; led_encoder:U13|altsyncram:Ram0_rtl_0|altsyncram_r771:auto_generated|ram_block1a0~porta_address_reg0 ; ir:U5|instruction[10]                     ; statectrl:U14|enled_latch ; 0.500        ; -1.758     ; 3.048      ;
; -4.192 ; statectrl:U14|regrd2_latch                                                                        ; led_encoder:U13|altsyncram:Ram0_rtl_0|altsyncram_r771:auto_generated|ram_block1a0~porta_address_reg0 ; clk_divider:U1|clk_out                    ; statectrl:U14|enled_latch ; 1.000        ; 1.222      ; 6.462      ;
; -4.149 ; gr:U12|grc_latch[4]                                                                               ; led_encoder:U13|altsyncram:Ram0_rtl_0|altsyncram_r771:auto_generated|ram_block1a0~porta_address_reg0 ; ir:U5|instruction[10]                     ; statectrl:U14|enled_latch ; 0.500        ; -1.469     ; 3.228      ;
; -4.126 ; dbufferb:U10|data_latch[2]                                                                        ; led_encoder:U13|altsyncram:Ram0_rtl_0|altsyncram_r771:auto_generated|ram_block1a0~porta_address_reg0 ; statectrl:U14|dbfbin_latch                ; statectrl:U14|enled_latch ; 0.500        ; -0.747     ; 3.927      ;
; -4.114 ; ir:U5|instruction[3]                                                                              ; led_encoder:U13|altsyncram:Ram0_rtl_0|altsyncram_r771:auto_generated|ram_block1a0~porta_address_reg0 ; statectrl:U14|enirin_latch                ; statectrl:U14|enled_latch ; 1.000        ; 1.607      ; 6.779      ;
; -4.098 ; rom_new:U4|rom_new_rom:inst|altsyncram:altsyncram_component|altsyncram_kdr3:auto_generated|q_a[0] ; led_encoder:U13|altsyncram:Ram0_rtl_0|altsyncram_r771:auto_generated|ram_block1a0~porta_address_reg0 ; rom_new:U4|monostable_trigger:inst3|pulse ; statectrl:U14|enled_latch ; 1.000        ; -0.415     ; 4.731      ;
; -3.997 ; dbufferb:U10|data_latch[2]                                                                        ; led_encoder:U13|altsyncram:Ram0_rtl_0|altsyncram_r771:auto_generated|ram_block1a0~porta_address_reg0 ; statectrl:U14|enalu_latch                 ; statectrl:U14|enled_latch ; 0.500        ; -0.618     ; 3.927      ;
; -3.988 ; statectrl:U14|enrom_latch                                                                         ; led_encoder:U13|altsyncram:Ram0_rtl_0|altsyncram_r771:auto_generated|ram_block1a0~porta_address_reg0 ; clk_divider:U1|clk_out                    ; statectrl:U14|enled_latch ; 1.000        ; 1.155      ; 6.191      ;
; -3.988 ; gr:U12|grc_latch[6]                                                                               ; led_encoder:U13|altsyncram:Ram0_rtl_0|altsyncram_r771:auto_generated|ram_block1a0~porta_address_reg0 ; ir:U5|instruction[10]                     ; statectrl:U14|enled_latch ; 1.000        ; -1.643     ; 3.393      ;
; -3.978 ; gr:U12|grb_latch[7]                                                                               ; led_encoder:U13|altsyncram:Ram0_rtl_0|altsyncram_r771:auto_generated|ram_block1a0~porta_address_reg0 ; ir:U5|instruction[10]                     ; statectrl:U14|enled_latch ; 1.000        ; -1.626     ; 3.400      ;
; -3.906 ; ir:U5|instruction[2]                                                                              ; led_encoder:U13|altsyncram:Ram0_rtl_0|altsyncram_r771:auto_generated|ram_block1a0~porta_address_reg0 ; statectrl:U14|enirin_latch                ; statectrl:U14|enled_latch ; 1.000        ; 1.607      ; 6.571      ;
; -3.837 ; gr:U12|grb_latch[5]                                                                               ; led_encoder:U13|altsyncram:Ram0_rtl_0|altsyncram_r771:auto_generated|ram_block1a0~porta_address_reg0 ; ir:U5|instruction[10]                     ; statectrl:U14|enled_latch ; 1.000        ; -1.626     ; 3.259      ;
; -3.820 ; gr:U12|grc_latch[4]                                                                               ; led_encoder:U13|altsyncram:Ram0_rtl_0|altsyncram_r771:auto_generated|ram_block1a0~porta_address_reg0 ; ir:U5|instruction[10]                     ; statectrl:U14|enled_latch ; 1.000        ; -1.640     ; 3.228      ;
; -3.813 ; ir:U5|instruction[1]                                                                              ; led_encoder:U13|altsyncram:Ram0_rtl_0|altsyncram_r771:auto_generated|ram_block1a0~porta_address_reg0 ; statectrl:U14|enirin_latch                ; statectrl:U14|enled_latch ; 1.000        ; 1.607      ; 6.478      ;
; -3.810 ; dbufferb:U10|data_latch[3]                                                                        ; led_encoder:U13|altsyncram:Ram0_rtl_0|altsyncram_r771:auto_generated|ram_block1a0~porta_address_reg0 ; statectrl:U14|dbfbin_latch                ; statectrl:U14|enled_latch ; 0.500        ; -0.460     ; 3.898      ;
; -3.800 ; gr:U12|grb_latch[1]                                                                               ; led_encoder:U13|altsyncram:Ram0_rtl_0|altsyncram_r771:auto_generated|ram_block1a0~porta_address_reg0 ; ir:U5|instruction[10]                     ; statectrl:U14|enled_latch ; 1.000        ; -1.617     ; 3.231      ;
; -3.736 ; ir:U5|instruction[0]                                                                              ; led_encoder:U13|altsyncram:Ram0_rtl_0|altsyncram_r771:auto_generated|ram_block1a0~porta_address_reg0 ; statectrl:U14|enirin_latch                ; statectrl:U14|enled_latch ; 1.000        ; 1.607      ; 6.401      ;
; -3.698 ; ir:U5|instruction[10]                                                                             ; led_encoder:U13|altsyncram:Ram0_rtl_0|altsyncram_r771:auto_generated|ram_block1a0~porta_address_reg0 ; ir:U5|instruction[10]                     ; statectrl:U14|enled_latch ; 0.500        ; 3.650      ; 8.157      ;
; -3.681 ; dbufferb:U10|data_latch[3]                                                                        ; led_encoder:U13|altsyncram:Ram0_rtl_0|altsyncram_r771:auto_generated|ram_block1a0~porta_address_reg0 ; statectrl:U14|enalu_latch                 ; statectrl:U14|enled_latch ; 0.500        ; -0.331     ; 3.898      ;
; -3.668 ; ir:U5|instruction[9]                                                                              ; led_encoder:U13|altsyncram:Ram0_rtl_0|altsyncram_r771:auto_generated|ram_block1a0~porta_address_reg0 ; statectrl:U14|enirin_latch                ; statectrl:U14|enled_latch ; 1.000        ; 1.650      ; 6.376      ;
; -3.617 ; gr:U12|grb_latch[3]                                                                               ; led_encoder:U13|altsyncram:Ram0_rtl_0|altsyncram_r771:auto_generated|ram_block1a0~porta_address_reg0 ; ir:U5|instruction[10]                     ; statectrl:U14|enled_latch ; 1.000        ; -1.617     ; 3.048      ;
; -3.575 ; dbufferb:U10|data_latch[0]                                                                        ; led_encoder:U13|altsyncram:Ram0_rtl_0|altsyncram_r771:auto_generated|ram_block1a0~porta_address_reg0 ; statectrl:U14|dbfbin_latch                ; statectrl:U14|enled_latch ; 0.500        ; -0.462     ; 3.661      ;
; -3.573 ; rom_new:U4|rom_new_rom:inst|altsyncram:altsyncram_component|altsyncram_kdr3:auto_generated|q_a[3] ; led_encoder:U13|altsyncram:Ram0_rtl_0|altsyncram_r771:auto_generated|ram_block1a0~porta_address_reg0 ; rom_new:U4|monostable_trigger:inst3|pulse ; statectrl:U14|enled_latch ; 1.000        ; -0.415     ; 4.206      ;
; -3.524 ; statectrl:U14|dbfbout_latch                                                                       ; led_encoder:U13|altsyncram:Ram0_rtl_0|altsyncram_r771:auto_generated|ram_block1a0~porta_address_reg0 ; clk_divider:U1|clk_out                    ; statectrl:U14|enled_latch ; 1.000        ; 1.225      ; 5.797      ;
; -3.446 ; dbufferb:U10|data_latch[0]                                                                        ; led_encoder:U13|altsyncram:Ram0_rtl_0|altsyncram_r771:auto_generated|ram_block1a0~porta_address_reg0 ; statectrl:U14|enalu_latch                 ; statectrl:U14|enled_latch ; 0.500        ; -0.333     ; 3.661      ;
; -3.443 ; ir:U5|instruction[8]                                                                              ; led_encoder:U13|altsyncram:Ram0_rtl_0|altsyncram_r771:auto_generated|ram_block1a0~porta_address_reg0 ; statectrl:U14|enirin_latch                ; statectrl:U14|enled_latch ; 1.000        ; 1.650      ; 6.151      ;
; -3.405 ; rom_new:U4|rom_new_rom:inst|altsyncram:altsyncram_component|altsyncram_kdr3:auto_generated|q_a[1] ; led_encoder:U13|altsyncram:Ram0_rtl_0|altsyncram_r771:auto_generated|ram_block1a0~porta_address_reg0 ; rom_new:U4|monostable_trigger:inst3|pulse ; statectrl:U14|enled_latch ; 1.000        ; -0.415     ; 4.038      ;
; -3.381 ; ram_new:U3|ram_new_ram:inst|altsyncram:altsyncram_component|altsyncram_2kn3:auto_generated|q_a[1] ; led_encoder:U13|altsyncram:Ram0_rtl_0|altsyncram_r771:auto_generated|ram_block1a0~porta_address_reg0 ; statectrl:U14|ramrd_latch                 ; statectrl:U14|enled_latch ; 1.000        ; 1.501      ; 5.940      ;
; -3.366 ; dbufferb:U10|data_latch[1]                                                                        ; led_encoder:U13|altsyncram:Ram0_rtl_0|altsyncram_r771:auto_generated|ram_block1a0~porta_address_reg0 ; statectrl:U14|dbfbin_latch                ; statectrl:U14|enled_latch ; 0.500        ; -0.460     ; 3.454      ;
; -3.294 ; ir:U5|instruction[10]                                                                             ; led_encoder:U13|altsyncram:Ram0_rtl_0|altsyncram_r771:auto_generated|ram_block1a0~porta_address_reg0 ; ir:U5|instruction[10]                     ; statectrl:U14|enled_latch ; 1.000        ; 3.650      ; 8.253      ;
; -3.237 ; dbufferb:U10|data_latch[1]                                                                        ; led_encoder:U13|altsyncram:Ram0_rtl_0|altsyncram_r771:auto_generated|ram_block1a0~porta_address_reg0 ; statectrl:U14|enalu_latch                 ; statectrl:U14|enled_latch ; 0.500        ; -0.331     ; 3.454      ;
; -3.144 ; statectrl:U14|enpcout_latch                                                                       ; led_encoder:U13|altsyncram:Ram0_rtl_0|altsyncram_r771:auto_generated|ram_block1a0~porta_address_reg0 ; clk_divider:U1|clk_out                    ; statectrl:U14|enled_latch ; 1.000        ; 1.217      ; 5.409      ;
; -3.043 ; dbufferb:U10|data_latch[7]                                                                        ; led_encoder:U13|altsyncram:Ram0_rtl_0|altsyncram_r771:auto_generated|ram_block1a0~porta_address_reg0 ; statectrl:U14|dbfbin_latch                ; statectrl:U14|enled_latch ; 0.500        ; -0.457     ; 3.134      ;
; -3.029 ; dbufferb:U10|data_latch[6]                                                                        ; led_encoder:U13|altsyncram:Ram0_rtl_0|altsyncram_r771:auto_generated|ram_block1a0~porta_address_reg0 ; statectrl:U14|dbfbin_latch                ; statectrl:U14|enled_latch ; 0.500        ; -0.725     ; 2.852      ;
; -2.960 ; ram_new:U3|ram_new_ram:inst|altsyncram:altsyncram_component|altsyncram_2kn3:auto_generated|q_a[4] ; led_encoder:U13|altsyncram:Ram0_rtl_0|altsyncram_r771:auto_generated|ram_block1a0~porta_address_reg0 ; statectrl:U14|ramrd_latch                 ; statectrl:U14|enled_latch ; 1.000        ; 1.501      ; 5.519      ;
; -2.914 ; dbufferb:U10|data_latch[7]                                                                        ; led_encoder:U13|altsyncram:Ram0_rtl_0|altsyncram_r771:auto_generated|ram_block1a0~porta_address_reg0 ; statectrl:U14|enalu_latch                 ; statectrl:U14|enled_latch ; 0.500        ; -0.328     ; 3.134      ;
; -2.900 ; dbufferb:U10|data_latch[6]                                                                        ; led_encoder:U13|altsyncram:Ram0_rtl_0|altsyncram_r771:auto_generated|ram_block1a0~porta_address_reg0 ; statectrl:U14|enalu_latch                 ; statectrl:U14|enled_latch ; 0.500        ; -0.596     ; 2.852      ;
; -2.626 ; dbufferb:U10|data_latch[5]                                                                        ; led_encoder:U13|altsyncram:Ram0_rtl_0|altsyncram_r771:auto_generated|ram_block1a0~porta_address_reg0 ; statectrl:U14|dbfbin_latch                ; statectrl:U14|enled_latch ; 0.500        ; -0.457     ; 2.717      ;
; -2.605 ; ram_new:U3|ram_new_ram:inst|altsyncram:altsyncram_component|altsyncram_2kn3:auto_generated|q_a[2] ; led_encoder:U13|altsyncram:Ram0_rtl_0|altsyncram_r771:auto_generated|ram_block1a0~porta_address_reg0 ; statectrl:U14|ramrd_latch                 ; statectrl:U14|enled_latch ; 1.000        ; 1.501      ; 5.164      ;
; -2.585 ; dbufferb:U10|data_latch[4]                                                                        ; led_encoder:U13|altsyncram:Ram0_rtl_0|altsyncram_r771:auto_generated|ram_block1a0~porta_address_reg0 ; statectrl:U14|dbfbin_latch                ; statectrl:U14|enled_latch ; 0.500        ; -0.445     ; 2.688      ;
; -2.585 ; ram_new:U3|ram_new_ram:inst|altsyncram:altsyncram_component|altsyncram_2kn3:auto_generated|q_a[5] ; led_encoder:U13|altsyncram:Ram0_rtl_0|altsyncram_r771:auto_generated|ram_block1a0~porta_address_reg0 ; statectrl:U14|ramrd_latch                 ; statectrl:U14|enled_latch ; 1.000        ; 1.501      ; 5.144      ;
; -2.523 ; ram_new:U3|ram_new_ram:inst|altsyncram:altsyncram_component|altsyncram_2kn3:auto_generated|q_a[0] ; led_encoder:U13|altsyncram:Ram0_rtl_0|altsyncram_r771:auto_generated|ram_block1a0~porta_address_reg0 ; statectrl:U14|ramrd_latch                 ; statectrl:U14|enled_latch ; 1.000        ; 1.501      ; 5.082      ;
; -2.497 ; dbufferb:U10|data_latch[5]                                                                        ; led_encoder:U13|altsyncram:Ram0_rtl_0|altsyncram_r771:auto_generated|ram_block1a0~porta_address_reg0 ; statectrl:U14|enalu_latch                 ; statectrl:U14|enled_latch ; 0.500        ; -0.328     ; 2.717      ;
; -2.456 ; dbufferb:U10|data_latch[4]                                                                        ; led_encoder:U13|altsyncram:Ram0_rtl_0|altsyncram_r771:auto_generated|ram_block1a0~porta_address_reg0 ; statectrl:U14|enalu_latch                 ; statectrl:U14|enled_latch ; 0.500        ; -0.316     ; 2.688      ;
; -2.452 ; ram_new:U3|ram_new_ram:inst|altsyncram:altsyncram_component|altsyncram_2kn3:auto_generated|q_a[6] ; led_encoder:U13|altsyncram:Ram0_rtl_0|altsyncram_r771:auto_generated|ram_block1a0~porta_address_reg0 ; statectrl:U14|ramrd_latch                 ; statectrl:U14|enled_latch ; 1.000        ; 1.501      ; 5.011      ;
; -2.392 ; ram_new:U3|ram_new_ram:inst|altsyncram:altsyncram_component|altsyncram_2kn3:auto_generated|q_a[7] ; led_encoder:U13|altsyncram:Ram0_rtl_0|altsyncram_r771:auto_generated|ram_block1a0~porta_address_reg0 ; statectrl:U14|ramrd_latch                 ; statectrl:U14|enled_latch ; 1.000        ; 1.501      ; 4.951      ;
; -2.015 ; ir:U5|instruction[5]                                                                              ; led_encoder:U13|altsyncram:Ram0_rtl_0|altsyncram_r771:auto_generated|ram_block1a0~porta_address_reg0 ; statectrl:U14|enirin_latch                ; statectrl:U14|enled_latch ; 1.000        ; 1.595      ; 4.668      ;
; -1.575 ; ir:U5|instruction[4]                                                                              ; led_encoder:U13|altsyncram:Ram0_rtl_0|altsyncram_r771:auto_generated|ram_block1a0~porta_address_reg0 ; statectrl:U14|enirin_latch                ; statectrl:U14|enled_latch ; 1.000        ; 1.595      ; 4.228      ;
; -1.557 ; statectrl:U14|ramrd_latch                                                                         ; led_encoder:U13|altsyncram:Ram0_rtl_0|altsyncram_r771:auto_generated|ram_block1a0~porta_address_reg0 ; statectrl:U14|ramrd_latch                 ; statectrl:U14|enled_latch ; 0.500        ; 3.650      ; 6.026      ;
; -1.411 ; ir:U5|instruction[6]                                                                              ; led_encoder:U13|altsyncram:Ram0_rtl_0|altsyncram_r771:auto_generated|ram_block1a0~porta_address_reg0 ; statectrl:U14|enirin_latch                ; statectrl:U14|enled_latch ; 1.000        ; 1.853      ; 4.322      ;
; -1.404 ; pc:U7|addr_latch[3]                                                                               ; led_encoder:U13|altsyncram:Ram0_rtl_0|altsyncram_r771:auto_generated|ram_block1a0~porta_address_reg0 ; statectrl:U14|nextn_latch                 ; statectrl:U14|enled_latch ; 1.000        ; 1.674      ; 4.136      ;
; -1.301 ; statectrl:U14|ramrd_latch                                                                         ; led_encoder:U13|altsyncram:Ram0_rtl_0|altsyncram_r771:auto_generated|ram_block1a0~porta_address_reg0 ; statectrl:U14|ramrd_latch                 ; statectrl:U14|enled_latch ; 1.000        ; 3.650      ; 6.270      ;
+--------+---------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------+-------------------------------------------+---------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'rom_new:U4|monostable_trigger:inst3|pulse'                                                                                                                                                                                                                                                                                                                          ;
+--------+----------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------+-------------------------------------------+-------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                  ; To Node                                                                                                                    ; Launch Clock                              ; Latch Clock                               ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------+-------------------------------------------+-------------------------------------------+--------------+------------+------------+
; -5.534 ; gr:U12|gra_latch[3]                                                                                                        ; rom_new:U4|rom_new_rom:inst|altsyncram:altsyncram_component|altsyncram_kdr3:auto_generated|ram_block1a0~porta_address_reg0 ; ir:U5|instruction[10]                     ; rom_new:U4|monostable_trigger:inst3|pulse ; 0.500        ; -1.556     ; 4.526      ;
; -5.529 ; gr:U12|gra_latch[2]                                                                                                        ; rom_new:U4|rom_new_rom:inst|altsyncram:altsyncram_component|altsyncram_kdr3:auto_generated|ram_block1a0~porta_address_reg0 ; ir:U5|instruction[10]                     ; rom_new:U4|monostable_trigger:inst3|pulse ; 0.500        ; -1.556     ; 4.521      ;
; -5.376 ; gr:U12|gra_latch[0]                                                                                                        ; rom_new:U4|rom_new_rom:inst|altsyncram:altsyncram_component|altsyncram_kdr3:auto_generated|ram_block1a0~porta_address_reg0 ; ir:U5|instruction[10]                     ; rom_new:U4|monostable_trigger:inst3|pulse ; 0.500        ; -1.557     ; 4.367      ;
; -5.370 ; gr:U12|grb_latch[6]                                                                                                        ; rom_new:U4|rom_new_rom:inst|altsyncram:altsyncram_component|altsyncram_kdr3:auto_generated|ram_block1a0~porta_address_reg0 ; ir:U5|instruction[10]                     ; rom_new:U4|monostable_trigger:inst3|pulse ; 0.500        ; -1.465     ; 4.453      ;
; -5.284 ; gr:U12|gra_latch[7]                                                                                                        ; rom_new:U4|rom_new_rom:inst|altsyncram:altsyncram_component|altsyncram_kdr3:auto_generated|ram_block1a0~porta_address_reg0 ; ir:U5|instruction[10]                     ; rom_new:U4|monostable_trigger:inst3|pulse ; 0.500        ; -1.563     ; 4.269      ;
; -5.215 ; gr:U12|grb_latch[4]                                                                                                        ; rom_new:U4|rom_new_rom:inst|altsyncram:altsyncram_component|altsyncram_kdr3:auto_generated|ram_block1a0~porta_address_reg0 ; ir:U5|instruction[10]                     ; rom_new:U4|monostable_trigger:inst3|pulse ; 0.500        ; -1.465     ; 4.298      ;
; -5.171 ; gr:U12|gra_latch[5]                                                                                                        ; rom_new:U4|rom_new_rom:inst|altsyncram:altsyncram_component|altsyncram_kdr3:auto_generated|ram_block1a0~porta_address_reg0 ; ir:U5|instruction[10]                     ; rom_new:U4|monostable_trigger:inst3|pulse ; 0.500        ; -1.563     ; 4.156      ;
; -5.158 ; gr:U12|grc_latch[0]                                                                                                        ; rom_new:U4|rom_new_rom:inst|altsyncram:altsyncram_component|altsyncram_kdr3:auto_generated|ram_block1a0~porta_address_reg0 ; ir:U5|instruction[10]                     ; rom_new:U4|monostable_trigger:inst3|pulse ; 0.500        ; -1.179     ; 4.527      ;
; -5.100 ; gr:U12|grb_latch[2]                                                                                                        ; rom_new:U4|rom_new_rom:inst|altsyncram:altsyncram_component|altsyncram_kdr3:auto_generated|ram_block1a0~porta_address_reg0 ; ir:U5|instruction[10]                     ; rom_new:U4|monostable_trigger:inst3|pulse ; 0.500        ; -1.465     ; 4.183      ;
; -5.051 ; gr:U12|grd_latch[2]                                                                                                        ; rom_new:U4|rom_new_rom:inst|altsyncram:altsyncram_component|altsyncram_kdr3:auto_generated|ram_block1a0~porta_address_reg0 ; ir:U5|instruction[10]                     ; rom_new:U4|monostable_trigger:inst3|pulse ; 1.000        ; -1.528     ; 4.571      ;
; -4.958 ; gr:U12|grb_latch[0]                                                                                                        ; rom_new:U4|rom_new_rom:inst|altsyncram:altsyncram_component|altsyncram_kdr3:auto_generated|ram_block1a0~porta_address_reg0 ; ir:U5|instruction[10]                     ; rom_new:U4|monostable_trigger:inst3|pulse ; 0.500        ; -1.465     ; 4.041      ;
; -4.953 ; gr:U12|gra_latch[1]                                                                                                        ; rom_new:U4|rom_new_rom:inst|altsyncram:altsyncram_component|altsyncram_kdr3:auto_generated|ram_block1a0~porta_address_reg0 ; ir:U5|instruction[10]                     ; rom_new:U4|monostable_trigger:inst3|pulse ; 0.500        ; -1.555     ; 3.946      ;
; -4.947 ; gr:U12|grc_latch[5]                                                                                                        ; rom_new:U4|rom_new_rom:inst|altsyncram:altsyncram_component|altsyncram_kdr3:auto_generated|ram_block1a0~porta_address_reg0 ; ir:U5|instruction[10]                     ; rom_new:U4|monostable_trigger:inst3|pulse ; 0.500        ; -1.187     ; 4.308      ;
; -4.938 ; gr:U12|grd_latch[0]                                                                                                        ; rom_new:U4|rom_new_rom:inst|altsyncram:altsyncram_component|altsyncram_kdr3:auto_generated|ram_block1a0~porta_address_reg0 ; ir:U5|instruction[10]                     ; rom_new:U4|monostable_trigger:inst3|pulse ; 1.000        ; -1.528     ; 4.458      ;
; -4.924 ; gr:U12|grd_latch[6]                                                                                                        ; rom_new:U4|rom_new_rom:inst|altsyncram:altsyncram_component|altsyncram_kdr3:auto_generated|ram_block1a0~porta_address_reg0 ; ir:U5|instruction[10]                     ; rom_new:U4|monostable_trigger:inst3|pulse ; 1.000        ; -1.528     ; 4.444      ;
; -4.919 ; gr:U12|grc_latch[7]                                                                                                        ; rom_new:U4|rom_new_rom:inst|altsyncram:altsyncram_component|altsyncram_kdr3:auto_generated|ram_block1a0~porta_address_reg0 ; ir:U5|instruction[10]                     ; rom_new:U4|monostable_trigger:inst3|pulse ; 0.500        ; -1.187     ; 4.280      ;
; -4.833 ; gr:U12|grc_latch[2]                                                                                                        ; rom_new:U4|rom_new_rom:inst|altsyncram:altsyncram_component|altsyncram_kdr3:auto_generated|ram_block1a0~porta_address_reg0 ; ir:U5|instruction[10]                     ; rom_new:U4|monostable_trigger:inst3|pulse ; 0.500        ; -1.179     ; 4.202      ;
; -4.829 ; gr:U12|grc_latch[0]                                                                                                        ; rom_new:U4|rom_new_rom:inst|altsyncram:altsyncram_component|altsyncram_kdr3:auto_generated|ram_block1a0~porta_address_reg0 ; ir:U5|instruction[10]                     ; rom_new:U4|monostable_trigger:inst3|pulse ; 1.000        ; -1.350     ; 4.527      ;
; -4.807 ; gr:U12|gra_latch[4]                                                                                                        ; rom_new:U4|rom_new_rom:inst|altsyncram:altsyncram_component|altsyncram_kdr3:auto_generated|ram_block1a0~porta_address_reg0 ; ir:U5|instruction[10]                     ; rom_new:U4|monostable_trigger:inst3|pulse ; 0.500        ; -1.553     ; 3.802      ;
; -4.770 ; gr:U12|grd_latch[4]                                                                                                        ; rom_new:U4|rom_new_rom:inst|altsyncram:altsyncram_component|altsyncram_kdr3:auto_generated|ram_block1a0~porta_address_reg0 ; ir:U5|instruction[10]                     ; rom_new:U4|monostable_trigger:inst3|pulse ; 1.000        ; -1.528     ; 4.290      ;
; -4.768 ; gr:U12|grc_latch[3]                                                                                                        ; rom_new:U4|rom_new_rom:inst|altsyncram:altsyncram_component|altsyncram_kdr3:auto_generated|ram_block1a0~porta_address_reg0 ; ir:U5|instruction[10]                     ; rom_new:U4|monostable_trigger:inst3|pulse ; 0.500        ; -1.179     ; 4.137      ;
; -4.756 ; gr:U12|grc_latch[1]                                                                                                        ; rom_new:U4|rom_new_rom:inst|altsyncram:altsyncram_component|altsyncram_kdr3:auto_generated|ram_block1a0~porta_address_reg0 ; ir:U5|instruction[10]                     ; rom_new:U4|monostable_trigger:inst3|pulse ; 0.500        ; -1.178     ; 4.126      ;
; -4.729 ; gr:U12|grb_latch[6]                                                                                                        ; rom_new:U4|rom_new_rom:inst|altsyncram:altsyncram_component|altsyncram_kdr3:auto_generated|ram_block1a0~porta_address_reg0 ; ir:U5|instruction[10]                     ; rom_new:U4|monostable_trigger:inst3|pulse ; 1.000        ; -1.324     ; 4.453      ;
; -4.691 ; statectrl:U14|regrd1_latch                                                                                                 ; rom_new:U4|rom_new_rom:inst|altsyncram:altsyncram_component|altsyncram_kdr3:auto_generated|ram_block1a0~porta_address_reg0 ; clk_divider:U1|clk_out                    ; rom_new:U4|monostable_trigger:inst3|pulse ; 1.000        ; 1.514      ; 7.253      ;
; -4.687 ; gr:U12|gra_latch[6]                                                                                                        ; rom_new:U4|rom_new_rom:inst|altsyncram:altsyncram_component|altsyncram_kdr3:auto_generated|ram_block1a0~porta_address_reg0 ; ir:U5|instruction[10]                     ; rom_new:U4|monostable_trigger:inst3|pulse ; 0.500        ; -1.557     ; 3.678      ;
; -4.618 ; gr:U12|grc_latch[5]                                                                                                        ; rom_new:U4|rom_new_rom:inst|altsyncram:altsyncram_component|altsyncram_kdr3:auto_generated|ram_block1a0~porta_address_reg0 ; ir:U5|instruction[10]                     ; rom_new:U4|monostable_trigger:inst3|pulse ; 1.000        ; -1.358     ; 4.308      ;
; -4.590 ; gr:U12|grc_latch[7]                                                                                                        ; rom_new:U4|rom_new_rom:inst|altsyncram:altsyncram_component|altsyncram_kdr3:auto_generated|ram_block1a0~porta_address_reg0 ; ir:U5|instruction[10]                     ; rom_new:U4|monostable_trigger:inst3|pulse ; 1.000        ; -1.358     ; 4.280      ;
; -4.574 ; gr:U12|grb_latch[4]                                                                                                        ; rom_new:U4|rom_new_rom:inst|altsyncram:altsyncram_component|altsyncram_kdr3:auto_generated|ram_block1a0~porta_address_reg0 ; ir:U5|instruction[10]                     ; rom_new:U4|monostable_trigger:inst3|pulse ; 1.000        ; -1.324     ; 4.298      ;
; -4.504 ; gr:U12|grc_latch[2]                                                                                                        ; rom_new:U4|rom_new_rom:inst|altsyncram:altsyncram_component|altsyncram_kdr3:auto_generated|ram_block1a0~porta_address_reg0 ; ir:U5|instruction[10]                     ; rom_new:U4|monostable_trigger:inst3|pulse ; 1.000        ; -1.350     ; 4.202      ;
; -4.459 ; gr:U12|grb_latch[2]                                                                                                        ; rom_new:U4|rom_new_rom:inst|altsyncram:altsyncram_component|altsyncram_kdr3:auto_generated|ram_block1a0~porta_address_reg0 ; ir:U5|instruction[10]                     ; rom_new:U4|monostable_trigger:inst3|pulse ; 1.000        ; -1.324     ; 4.183      ;
; -4.439 ; gr:U12|grc_latch[3]                                                                                                        ; rom_new:U4|rom_new_rom:inst|altsyncram:altsyncram_component|altsyncram_kdr3:auto_generated|ram_block1a0~porta_address_reg0 ; ir:U5|instruction[10]                     ; rom_new:U4|monostable_trigger:inst3|pulse ; 1.000        ; -1.350     ; 4.137      ;
; -4.427 ; gr:U12|grc_latch[1]                                                                                                        ; rom_new:U4|rom_new_rom:inst|altsyncram:altsyncram_component|altsyncram_kdr3:auto_generated|ram_block1a0~porta_address_reg0 ; ir:U5|instruction[10]                     ; rom_new:U4|monostable_trigger:inst3|pulse ; 1.000        ; -1.349     ; 4.126      ;
; -4.393 ; gr:U12|grd_latch[1]                                                                                                        ; rom_new:U4|rom_new_rom:inst|altsyncram:altsyncram_component|altsyncram_kdr3:auto_generated|ram_block1a0~porta_address_reg0 ; ir:U5|instruction[10]                     ; rom_new:U4|monostable_trigger:inst3|pulse ; 1.000        ; -1.528     ; 3.913      ;
; -4.317 ; gr:U12|grb_latch[0]                                                                                                        ; rom_new:U4|rom_new_rom:inst|altsyncram:altsyncram_component|altsyncram_kdr3:auto_generated|ram_block1a0~porta_address_reg0 ; ir:U5|instruction[10]                     ; rom_new:U4|monostable_trigger:inst3|pulse ; 1.000        ; -1.324     ; 4.041      ;
; -4.313 ; rom_new:U4|rom_new_rom:inst|altsyncram:altsyncram_component|altsyncram_kdr3:auto_generated|q_a[4]                          ; rom_new:U4|rom_new_rom:inst|altsyncram:altsyncram_component|altsyncram_kdr3:auto_generated|ram_block1a0~porta_address_reg0 ; rom_new:U4|monostable_trigger:inst3|pulse ; rom_new:U4|monostable_trigger:inst3|pulse ; 1.000        ; -0.001     ; 5.360      ;
; -4.307 ; gr:U12|grb_latch[7]                                                                                                        ; rom_new:U4|rom_new_rom:inst|altsyncram:altsyncram_component|altsyncram_kdr3:auto_generated|ram_block1a0~porta_address_reg0 ; ir:U5|instruction[10]                     ; rom_new:U4|monostable_trigger:inst3|pulse ; 0.500        ; -1.475     ; 3.380      ;
; -4.284 ; gr:U12|grd_latch[7]                                                                                                        ; rom_new:U4|rom_new_rom:inst|altsyncram:altsyncram_component|altsyncram_kdr3:auto_generated|ram_block1a0~porta_address_reg0 ; ir:U5|instruction[10]                     ; rom_new:U4|monostable_trigger:inst3|pulse ; 1.000        ; -1.538     ; 3.794      ;
; -4.250 ; gr:U12|grb_latch[5]                                                                                                        ; rom_new:U4|rom_new_rom:inst|altsyncram:altsyncram_component|altsyncram_kdr3:auto_generated|ram_block1a0~porta_address_reg0 ; ir:U5|instruction[10]                     ; rom_new:U4|monostable_trigger:inst3|pulse ; 0.500        ; -1.475     ; 3.323      ;
; -4.233 ; rom_new:U4|rom_new_rom:inst|altsyncram:altsyncram_component|altsyncram_kdr3:auto_generated|q_a[6]                          ; rom_new:U4|rom_new_rom:inst|altsyncram:altsyncram_component|altsyncram_kdr3:auto_generated|ram_block1a0~porta_address_reg0 ; rom_new:U4|monostable_trigger:inst3|pulse ; rom_new:U4|monostable_trigger:inst3|pulse ; 1.000        ; -0.001     ; 5.280      ;
; -4.225 ; gr:U12|grd_latch[5]                                                                                                        ; rom_new:U4|rom_new_rom:inst|altsyncram:altsyncram_component|altsyncram_kdr3:auto_generated|ram_block1a0~porta_address_reg0 ; ir:U5|instruction[10]                     ; rom_new:U4|monostable_trigger:inst3|pulse ; 1.000        ; -1.538     ; 3.735      ;
; -4.171 ; statectrl:U14|dbfaout_latch                                                                                                ; rom_new:U4|rom_new_rom:inst|altsyncram:altsyncram_component|altsyncram_kdr3:auto_generated|ram_block1a0~porta_address_reg0 ; clk_divider:U1|clk_out                    ; rom_new:U4|monostable_trigger:inst3|pulse ; 1.000        ; 1.514      ; 6.733      ;
; -4.053 ; gr:U12|grc_latch[6]                                                                                                        ; rom_new:U4|rom_new_rom:inst|altsyncram:altsyncram_component|altsyncram_kdr3:auto_generated|ram_block1a0~porta_address_reg0 ; ir:U5|instruction[10]                     ; rom_new:U4|monostable_trigger:inst3|pulse ; 0.500        ; -1.180     ; 3.421      ;
; -4.047 ; rom_new:U4|rom_new_rom:inst|altsyncram:altsyncram_component|altsyncram_kdr3:auto_generated|q_a[5]                          ; rom_new:U4|rom_new_rom:inst|altsyncram:altsyncram_component|altsyncram_kdr3:auto_generated|ram_block1a0~porta_address_reg0 ; rom_new:U4|monostable_trigger:inst3|pulse ; rom_new:U4|monostable_trigger:inst3|pulse ; 1.000        ; -0.001     ; 5.094      ;
; -4.043 ; rom_new:U4|rom_new_rom:inst|altsyncram:altsyncram_component|altsyncram_kdr3:auto_generated|q_a[7]                          ; rom_new:U4|rom_new_rom:inst|altsyncram:altsyncram_component|altsyncram_kdr3:auto_generated|ram_block1a0~porta_address_reg0 ; rom_new:U4|monostable_trigger:inst3|pulse ; rom_new:U4|monostable_trigger:inst3|pulse ; 1.000        ; -0.001     ; 5.090      ;
; -4.030 ; gr:U12|grb_latch[1]                                                                                                        ; rom_new:U4|rom_new_rom:inst|altsyncram:altsyncram_component|altsyncram_kdr3:auto_generated|ram_block1a0~porta_address_reg0 ; ir:U5|instruction[10]                     ; rom_new:U4|monostable_trigger:inst3|pulse ; 0.500        ; -1.466     ; 3.112      ;
; -4.018 ; ram_new:U3|ram_new_ram:inst|altsyncram:altsyncram_component|altsyncram_2kn3:auto_generated|q_a[3]                          ; rom_new:U4|rom_new_rom:inst|altsyncram:altsyncram_component|altsyncram_kdr3:auto_generated|ram_block1a0~porta_address_reg0 ; statectrl:U14|ramrd_latch                 ; rom_new:U4|monostable_trigger:inst3|pulse ; 1.000        ; 1.793      ; 6.869      ;
; -4.013 ; gr:U12|grd_latch[3]                                                                                                        ; rom_new:U4|rom_new_rom:inst|altsyncram:altsyncram_component|altsyncram_kdr3:auto_generated|ram_block1a0~porta_address_reg0 ; ir:U5|instruction[10]                     ; rom_new:U4|monostable_trigger:inst3|pulse ; 1.000        ; -1.528     ; 3.533      ;
; -3.952 ; statectrl:U14|regrd2_latch                                                                                                 ; rom_new:U4|rom_new_rom:inst|altsyncram:altsyncram_component|altsyncram_kdr3:auto_generated|ram_block1a0~porta_address_reg0 ; clk_divider:U1|clk_out                    ; rom_new:U4|monostable_trigger:inst3|pulse ; 1.000        ; 1.514      ; 6.514      ;
; -3.947 ; gr:U12|grb_latch[3]                                                                                                        ; rom_new:U4|rom_new_rom:inst|altsyncram:altsyncram_component|altsyncram_kdr3:auto_generated|ram_block1a0~porta_address_reg0 ; ir:U5|instruction[10]                     ; rom_new:U4|monostable_trigger:inst3|pulse ; 0.500        ; -1.466     ; 3.029      ;
; -3.897 ; gr:U12|grc_latch[4]                                                                                                        ; rom_new:U4|rom_new_rom:inst|altsyncram:altsyncram_component|altsyncram_kdr3:auto_generated|ram_block1a0~porta_address_reg0 ; ir:U5|instruction[10]                     ; rom_new:U4|monostable_trigger:inst3|pulse ; 0.500        ; -1.177     ; 3.268      ;
; -3.859 ; rom_new:U4|rom_new_rom:inst|altsyncram:altsyncram_component|altsyncram_kdr3:auto_generated|q_a[2]                          ; rom_new:U4|rom_new_rom:inst|altsyncram:altsyncram_component|altsyncram_kdr3:auto_generated|ram_block1a0~porta_address_reg0 ; rom_new:U4|monostable_trigger:inst3|pulse ; rom_new:U4|monostable_trigger:inst3|pulse ; 1.000        ; -0.001     ; 4.906      ;
; -3.803 ; ir:U5|instruction[3]                                                                                                       ; rom_new:U4|rom_new_rom:inst|altsyncram:altsyncram_component|altsyncram_kdr3:auto_generated|ram_block1a0~porta_address_reg0 ; statectrl:U14|enirin_latch                ; rom_new:U4|monostable_trigger:inst3|pulse ; 1.000        ; 1.899      ; 6.760      ;
; -3.739 ; dbufferb:U10|data_latch[2]                                                                                                 ; rom_new:U4|rom_new_rom:inst|altsyncram:altsyncram_component|altsyncram_kdr3:auto_generated|ram_block1a0~porta_address_reg0 ; statectrl:U14|dbfbin_latch                ; rom_new:U4|monostable_trigger:inst3|pulse ; 0.500        ; -0.455     ; 3.832      ;
; -3.736 ; statectrl:U14|enrom_latch                                                                                                  ; rom_new:U4|rom_new_rom:inst|altsyncram:altsyncram_component|altsyncram_kdr3:auto_generated|ram_block1a0~porta_address_reg0 ; clk_divider:U1|clk_out                    ; rom_new:U4|monostable_trigger:inst3|pulse ; 1.000        ; 1.447      ; 6.231      ;
; -3.724 ; gr:U12|grc_latch[6]                                                                                                        ; rom_new:U4|rom_new_rom:inst|altsyncram:altsyncram_component|altsyncram_kdr3:auto_generated|ram_block1a0~porta_address_reg0 ; ir:U5|instruction[10]                     ; rom_new:U4|monostable_trigger:inst3|pulse ; 1.000        ; -1.351     ; 3.421      ;
; -3.666 ; gr:U12|grb_latch[7]                                                                                                        ; rom_new:U4|rom_new_rom:inst|altsyncram:altsyncram_component|altsyncram_kdr3:auto_generated|ram_block1a0~porta_address_reg0 ; ir:U5|instruction[10]                     ; rom_new:U4|monostable_trigger:inst3|pulse ; 1.000        ; -1.334     ; 3.380      ;
; -3.642 ; ir:U5|instruction[2]                                                                                                       ; rom_new:U4|rom_new_rom:inst|altsyncram:altsyncram_component|altsyncram_kdr3:auto_generated|ram_block1a0~porta_address_reg0 ; statectrl:U14|enirin_latch                ; rom_new:U4|monostable_trigger:inst3|pulse ; 1.000        ; 1.899      ; 6.599      ;
; -3.619 ; rom_new:U4|rom_new_rom:inst|altsyncram:altsyncram_component|altsyncram_kdr3:auto_generated|q_a[0]                          ; rom_new:U4|rom_new_rom:inst|altsyncram:altsyncram_component|altsyncram_kdr3:auto_generated|ram_block1a0~porta_address_reg0 ; rom_new:U4|monostable_trigger:inst3|pulse ; rom_new:U4|monostable_trigger:inst3|pulse ; 1.000        ; -0.001     ; 4.666      ;
; -3.610 ; dbufferb:U10|data_latch[2]                                                                                                 ; rom_new:U4|rom_new_rom:inst|altsyncram:altsyncram_component|altsyncram_kdr3:auto_generated|ram_block1a0~porta_address_reg0 ; statectrl:U14|enalu_latch                 ; rom_new:U4|monostable_trigger:inst3|pulse ; 0.500        ; -0.326     ; 3.832      ;
; -3.609 ; gr:U12|grb_latch[5]                                                                                                        ; rom_new:U4|rom_new_rom:inst|altsyncram:altsyncram_component|altsyncram_kdr3:auto_generated|ram_block1a0~porta_address_reg0 ; ir:U5|instruction[10]                     ; rom_new:U4|monostable_trigger:inst3|pulse ; 1.000        ; -1.334     ; 3.323      ;
; -3.573 ; ir:U5|instruction[1]                                                                                                       ; rom_new:U4|rom_new_rom:inst|altsyncram:altsyncram_component|altsyncram_kdr3:auto_generated|ram_block1a0~porta_address_reg0 ; statectrl:U14|enirin_latch                ; rom_new:U4|monostable_trigger:inst3|pulse ; 1.000        ; 1.899      ; 6.530      ;
; -3.568 ; gr:U12|grc_latch[4]                                                                                                        ; rom_new:U4|rom_new_rom:inst|altsyncram:altsyncram_component|altsyncram_kdr3:auto_generated|ram_block1a0~porta_address_reg0 ; ir:U5|instruction[10]                     ; rom_new:U4|monostable_trigger:inst3|pulse ; 1.000        ; -1.348     ; 3.268      ;
; -3.499 ; dbufferb:U10|data_latch[3]                                                                                                 ; rom_new:U4|rom_new_rom:inst|altsyncram:altsyncram_component|altsyncram_kdr3:auto_generated|ram_block1a0~porta_address_reg0 ; statectrl:U14|dbfbin_latch                ; rom_new:U4|monostable_trigger:inst3|pulse ; 0.500        ; -0.168     ; 3.879      ;
; -3.472 ; ir:U5|instruction[0]                                                                                                       ; rom_new:U4|rom_new_rom:inst|altsyncram:altsyncram_component|altsyncram_kdr3:auto_generated|ram_block1a0~porta_address_reg0 ; statectrl:U14|enirin_latch                ; rom_new:U4|monostable_trigger:inst3|pulse ; 1.000        ; 1.899      ; 6.429      ;
; -3.458 ; ir:U5|instruction[10]                                                                                                      ; rom_new:U4|rom_new_rom:inst|altsyncram:altsyncram_component|altsyncram_kdr3:auto_generated|ram_block1a0~porta_address_reg0 ; ir:U5|instruction[10]                     ; rom_new:U4|monostable_trigger:inst3|pulse ; 0.500        ; 3.942      ; 8.209      ;
; -3.428 ; ir:U5|instruction[9]                                                                                                       ; rom_new:U4|rom_new_rom:inst|altsyncram:altsyncram_component|altsyncram_kdr3:auto_generated|ram_block1a0~porta_address_reg0 ; statectrl:U14|enirin_latch                ; rom_new:U4|monostable_trigger:inst3|pulse ; 1.000        ; 1.942      ; 6.428      ;
; -3.389 ; gr:U12|grb_latch[1]                                                                                                        ; rom_new:U4|rom_new_rom:inst|altsyncram:altsyncram_component|altsyncram_kdr3:auto_generated|ram_block1a0~porta_address_reg0 ; ir:U5|instruction[10]                     ; rom_new:U4|monostable_trigger:inst3|pulse ; 1.000        ; -1.325     ; 3.112      ;
; -3.370 ; dbufferb:U10|data_latch[3]                                                                                                 ; rom_new:U4|rom_new_rom:inst|altsyncram:altsyncram_component|altsyncram_kdr3:auto_generated|ram_block1a0~porta_address_reg0 ; statectrl:U14|enalu_latch                 ; rom_new:U4|monostable_trigger:inst3|pulse ; 0.500        ; -0.039     ; 3.879      ;
; -3.306 ; gr:U12|grb_latch[3]                                                                                                        ; rom_new:U4|rom_new_rom:inst|altsyncram:altsyncram_component|altsyncram_kdr3:auto_generated|ram_block1a0~porta_address_reg0 ; ir:U5|instruction[10]                     ; rom_new:U4|monostable_trigger:inst3|pulse ; 1.000        ; -1.325     ; 3.029      ;
; -3.218 ; dbufferb:U10|data_latch[0]                                                                                                 ; rom_new:U4|rom_new_rom:inst|altsyncram:altsyncram_component|altsyncram_kdr3:auto_generated|ram_block1a0~porta_address_reg0 ; statectrl:U14|dbfbin_latch                ; rom_new:U4|monostable_trigger:inst3|pulse ; 0.500        ; -0.170     ; 3.596      ;
; -3.213 ; statectrl:U14|dbfbout_latch                                                                                                ; rom_new:U4|rom_new_rom:inst|altsyncram:altsyncram_component|altsyncram_kdr3:auto_generated|ram_block1a0~porta_address_reg0 ; clk_divider:U1|clk_out                    ; rom_new:U4|monostable_trigger:inst3|pulse ; 1.000        ; 1.517      ; 5.778      ;
; -3.179 ; ir:U5|instruction[8]                                                                                                       ; rom_new:U4|rom_new_rom:inst|altsyncram:altsyncram_component|altsyncram_kdr3:auto_generated|ram_block1a0~porta_address_reg0 ; statectrl:U14|enirin_latch                ; rom_new:U4|monostable_trigger:inst3|pulse ; 1.000        ; 1.942      ; 6.179      ;
; -3.140 ; rom_new:U4|rom_new_rom:inst|altsyncram:altsyncram_component|altsyncram_kdr3:auto_generated|q_a[3]                          ; rom_new:U4|rom_new_rom:inst|altsyncram:altsyncram_component|altsyncram_kdr3:auto_generated|ram_block1a0~porta_address_reg0 ; rom_new:U4|monostable_trigger:inst3|pulse ; rom_new:U4|monostable_trigger:inst3|pulse ; 1.000        ; -0.001     ; 4.187      ;
; -3.089 ; dbufferb:U10|data_latch[0]                                                                                                 ; rom_new:U4|rom_new_rom:inst|altsyncram:altsyncram_component|altsyncram_kdr3:auto_generated|ram_block1a0~porta_address_reg0 ; statectrl:U14|enalu_latch                 ; rom_new:U4|monostable_trigger:inst3|pulse ; 0.500        ; -0.041     ; 3.596      ;
; -3.054 ; ir:U5|instruction[10]                                                                                                      ; rom_new:U4|rom_new_rom:inst|altsyncram:altsyncram_component|altsyncram_kdr3:auto_generated|ram_block1a0~porta_address_reg0 ; ir:U5|instruction[10]                     ; rom_new:U4|monostable_trigger:inst3|pulse ; 1.000        ; 3.942      ; 8.305      ;
; -2.980 ; ram_new:U3|ram_new_ram:inst|altsyncram:altsyncram_component|altsyncram_2kn3:auto_generated|q_a[1]                          ; rom_new:U4|rom_new_rom:inst|altsyncram:altsyncram_component|altsyncram_kdr3:auto_generated|ram_block1a0~porta_address_reg0 ; statectrl:U14|ramrd_latch                 ; rom_new:U4|monostable_trigger:inst3|pulse ; 1.000        ; 1.793      ; 5.831      ;
; -2.965 ; dbufferb:U10|data_latch[1]                                                                                                 ; rom_new:U4|rom_new_rom:inst|altsyncram:altsyncram_component|altsyncram_kdr3:auto_generated|ram_block1a0~porta_address_reg0 ; statectrl:U14|dbfbin_latch                ; rom_new:U4|monostable_trigger:inst3|pulse ; 0.500        ; -0.168     ; 3.345      ;
; -2.882 ; rom_new:U4|rom_new_rom:inst|altsyncram:altsyncram_component|altsyncram_kdr3:auto_generated|q_a[1]                          ; rom_new:U4|rom_new_rom:inst|altsyncram:altsyncram_component|altsyncram_kdr3:auto_generated|ram_block1a0~porta_address_reg0 ; rom_new:U4|monostable_trigger:inst3|pulse ; rom_new:U4|monostable_trigger:inst3|pulse ; 1.000        ; -0.001     ; 3.929      ;
; -2.836 ; dbufferb:U10|data_latch[1]                                                                                                 ; rom_new:U4|rom_new_rom:inst|altsyncram:altsyncram_component|altsyncram_kdr3:auto_generated|ram_block1a0~porta_address_reg0 ; statectrl:U14|enalu_latch                 ; rom_new:U4|monostable_trigger:inst3|pulse ; 0.500        ; -0.039     ; 3.345      ;
; -2.828 ; statectrl:U14|enpcout_latch                                                                                                ; rom_new:U4|rom_new_rom:inst|altsyncram:altsyncram_component|altsyncram_kdr3:auto_generated|ram_block1a0~porta_address_reg0 ; clk_divider:U1|clk_out                    ; rom_new:U4|monostable_trigger:inst3|pulse ; 1.000        ; 1.509      ; 5.385      ;
; -2.765 ; dbufferb:U10|data_latch[6]                                                                                                 ; rom_new:U4|rom_new_rom:inst|altsyncram:altsyncram_component|altsyncram_kdr3:auto_generated|ram_block1a0~porta_address_reg0 ; statectrl:U14|dbfbin_latch                ; rom_new:U4|monostable_trigger:inst3|pulse ; 0.500        ; -0.433     ; 2.880      ;
; -2.731 ; dbufferb:U10|data_latch[7]                                                                                                 ; rom_new:U4|rom_new_rom:inst|altsyncram:altsyncram_component|altsyncram_kdr3:auto_generated|ram_block1a0~porta_address_reg0 ; statectrl:U14|dbfbin_latch                ; rom_new:U4|monostable_trigger:inst3|pulse ; 0.500        ; -0.165     ; 3.114      ;
; -2.708 ; ram_new:U3|ram_new_ram:inst|altsyncram:altsyncram_component|altsyncram_2kn3:auto_generated|q_a[4]                          ; rom_new:U4|rom_new_rom:inst|altsyncram:altsyncram_component|altsyncram_kdr3:auto_generated|ram_block1a0~porta_address_reg0 ; statectrl:U14|ramrd_latch                 ; rom_new:U4|monostable_trigger:inst3|pulse ; 1.000        ; 1.793      ; 5.559      ;
; -2.636 ; dbufferb:U10|data_latch[6]                                                                                                 ; rom_new:U4|rom_new_rom:inst|altsyncram:altsyncram_component|altsyncram_kdr3:auto_generated|ram_block1a0~porta_address_reg0 ; statectrl:U14|enalu_latch                 ; rom_new:U4|monostable_trigger:inst3|pulse ; 0.500        ; -0.304     ; 2.880      ;
; -2.602 ; dbufferb:U10|data_latch[7]                                                                                                 ; rom_new:U4|rom_new_rom:inst|altsyncram:altsyncram_component|altsyncram_kdr3:auto_generated|ram_block1a0~porta_address_reg0 ; statectrl:U14|enalu_latch                 ; rom_new:U4|monostable_trigger:inst3|pulse ; 0.500        ; -0.036     ; 3.114      ;
; -2.602 ; rom_new:U4|rom_new_rom:inst|altsyncram:altsyncram_component|altsyncram_kdr3:auto_generated|ram_block1a0~porta_address_reg0 ; rom_new:U4|rom_new_rom:inst|altsyncram:altsyncram_component|altsyncram_kdr3:auto_generated|q_a[7]                          ; rom_new:U4|monostable_trigger:inst3|pulse ; rom_new:U4|monostable_trigger:inst3|pulse ; 1.000        ; -0.090     ; 3.428      ;
; -2.602 ; rom_new:U4|rom_new_rom:inst|altsyncram:altsyncram_component|altsyncram_kdr3:auto_generated|ram_block1a0~porta_address_reg0 ; rom_new:U4|rom_new_rom:inst|altsyncram:altsyncram_component|altsyncram_kdr3:auto_generated|q_a[6]                          ; rom_new:U4|monostable_trigger:inst3|pulse ; rom_new:U4|monostable_trigger:inst3|pulse ; 1.000        ; -0.090     ; 3.428      ;
; -2.602 ; rom_new:U4|rom_new_rom:inst|altsyncram:altsyncram_component|altsyncram_kdr3:auto_generated|ram_block1a0~porta_address_reg0 ; rom_new:U4|rom_new_rom:inst|altsyncram:altsyncram_component|altsyncram_kdr3:auto_generated|q_a[5]                          ; rom_new:U4|monostable_trigger:inst3|pulse ; rom_new:U4|monostable_trigger:inst3|pulse ; 1.000        ; -0.090     ; 3.428      ;
; -2.602 ; rom_new:U4|rom_new_rom:inst|altsyncram:altsyncram_component|altsyncram_kdr3:auto_generated|ram_block1a0~porta_address_reg0 ; rom_new:U4|rom_new_rom:inst|altsyncram:altsyncram_component|altsyncram_kdr3:auto_generated|q_a[4]                          ; rom_new:U4|monostable_trigger:inst3|pulse ; rom_new:U4|monostable_trigger:inst3|pulse ; 1.000        ; -0.090     ; 3.428      ;
; -2.602 ; rom_new:U4|rom_new_rom:inst|altsyncram:altsyncram_component|altsyncram_kdr3:auto_generated|ram_block1a0~porta_address_reg0 ; rom_new:U4|rom_new_rom:inst|altsyncram:altsyncram_component|altsyncram_kdr3:auto_generated|q_a[3]                          ; rom_new:U4|monostable_trigger:inst3|pulse ; rom_new:U4|monostable_trigger:inst3|pulse ; 1.000        ; -0.090     ; 3.428      ;
; -2.602 ; rom_new:U4|rom_new_rom:inst|altsyncram:altsyncram_component|altsyncram_kdr3:auto_generated|ram_block1a0~porta_address_reg0 ; rom_new:U4|rom_new_rom:inst|altsyncram:altsyncram_component|altsyncram_kdr3:auto_generated|q_a[2]                          ; rom_new:U4|monostable_trigger:inst3|pulse ; rom_new:U4|monostable_trigger:inst3|pulse ; 1.000        ; -0.090     ; 3.428      ;
; -2.602 ; rom_new:U4|rom_new_rom:inst|altsyncram:altsyncram_component|altsyncram_kdr3:auto_generated|ram_block1a0~porta_address_reg0 ; rom_new:U4|rom_new_rom:inst|altsyncram:altsyncram_component|altsyncram_kdr3:auto_generated|q_a[1]                          ; rom_new:U4|monostable_trigger:inst3|pulse ; rom_new:U4|monostable_trigger:inst3|pulse ; 1.000        ; -0.090     ; 3.428      ;
; -2.602 ; rom_new:U4|rom_new_rom:inst|altsyncram:altsyncram_component|altsyncram_kdr3:auto_generated|ram_block1a0~porta_address_reg0 ; rom_new:U4|rom_new_rom:inst|altsyncram:altsyncram_component|altsyncram_kdr3:auto_generated|q_a[0]                          ; rom_new:U4|monostable_trigger:inst3|pulse ; rom_new:U4|monostable_trigger:inst3|pulse ; 1.000        ; -0.090     ; 3.428      ;
; -2.398 ; dbufferb:U10|data_latch[5]                                                                                                 ; rom_new:U4|rom_new_rom:inst|altsyncram:altsyncram_component|altsyncram_kdr3:auto_generated|ram_block1a0~porta_address_reg0 ; statectrl:U14|dbfbin_latch                ; rom_new:U4|monostable_trigger:inst3|pulse ; 0.500        ; -0.165     ; 2.781      ;
; -2.357 ; ram_new:U3|ram_new_ram:inst|altsyncram:altsyncram_component|altsyncram_2kn3:auto_generated|q_a[5]                          ; rom_new:U4|rom_new_rom:inst|altsyncram:altsyncram_component|altsyncram_kdr3:auto_generated|ram_block1a0~porta_address_reg0 ; statectrl:U14|ramrd_latch                 ; rom_new:U4|monostable_trigger:inst3|pulse ; 1.000        ; 1.793      ; 5.208      ;
; -2.333 ; dbufferb:U10|data_latch[4]                                                                                                 ; rom_new:U4|rom_new_rom:inst|altsyncram:altsyncram_component|altsyncram_kdr3:auto_generated|ram_block1a0~porta_address_reg0 ; statectrl:U14|dbfbin_latch                ; rom_new:U4|monostable_trigger:inst3|pulse ; 0.500        ; -0.153     ; 2.728      ;
; -2.269 ; dbufferb:U10|data_latch[5]                                                                                                 ; rom_new:U4|rom_new_rom:inst|altsyncram:altsyncram_component|altsyncram_kdr3:auto_generated|ram_block1a0~porta_address_reg0 ; statectrl:U14|enalu_latch                 ; rom_new:U4|monostable_trigger:inst3|pulse ; 0.500        ; -0.036     ; 2.781      ;
; -2.218 ; ram_new:U3|ram_new_ram:inst|altsyncram:altsyncram_component|altsyncram_2kn3:auto_generated|q_a[2]                          ; rom_new:U4|rom_new_rom:inst|altsyncram:altsyncram_component|altsyncram_kdr3:auto_generated|ram_block1a0~porta_address_reg0 ; statectrl:U14|ramrd_latch                 ; rom_new:U4|monostable_trigger:inst3|pulse ; 1.000        ; 1.793      ; 5.069      ;
; -2.204 ; dbufferb:U10|data_latch[4]                                                                                                 ; rom_new:U4|rom_new_rom:inst|altsyncram:altsyncram_component|altsyncram_kdr3:auto_generated|ram_block1a0~porta_address_reg0 ; statectrl:U14|enalu_latch                 ; rom_new:U4|monostable_trigger:inst3|pulse ; 0.500        ; -0.024     ; 2.728      ;
; -2.188 ; ram_new:U3|ram_new_ram:inst|altsyncram:altsyncram_component|altsyncram_2kn3:auto_generated|q_a[6]                          ; rom_new:U4|rom_new_rom:inst|altsyncram:altsyncram_component|altsyncram_kdr3:auto_generated|ram_block1a0~porta_address_reg0 ; statectrl:U14|ramrd_latch                 ; rom_new:U4|monostable_trigger:inst3|pulse ; 1.000        ; 1.793      ; 5.039      ;
+--------+----------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------+-------------------------------------------+-------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'ir:U5|instruction[10]'                                                                                                                                                                                          ;
+--------+---------------------------------------------------------------------------------------------------+---------------------+-------------------------------------------+-----------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                         ; To Node             ; Launch Clock                              ; Latch Clock           ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------------------------------------------------------------+---------------------+-------------------------------------------+-----------------------+--------------+------------+------------+
; -5.446 ; gr:U12|grd_latch[2]                                                                               ; gr:U12|grc_latch[2] ; ir:U5|instruction[10]                     ; ir:U5|instruction[10] ; 0.500        ; -0.625     ; 5.322      ;
; -5.350 ; gr:U12|gra_latch[2]                                                                               ; gr:U12|grb_latch[2] ; ir:U5|instruction[10]                     ; ir:U5|instruction[10] ; 0.500        ; -0.510     ; 5.341      ;
; -5.287 ; gr:U12|grd_latch[0]                                                                               ; gr:U12|grc_latch[0] ; ir:U5|instruction[10]                     ; ir:U5|instruction[10] ; 0.500        ; -0.625     ; 5.163      ;
; -5.232 ; gr:U12|gra_latch[2]                                                                               ; gr:U12|grc_latch[2] ; ir:U5|instruction[10]                     ; ir:U5|instruction[10] ; 0.500        ; -0.461     ; 5.272      ;
; -5.224 ; gr:U12|grd_latch[2]                                                                               ; gr:U12|grb_latch[2] ; ir:U5|instruction[10]                     ; ir:U5|instruction[10] ; 0.500        ; -0.334     ; 5.391      ;
; -5.203 ; gr:U12|gra_latch[0]                                                                               ; gr:U12|grb_latch[0] ; ir:U5|instruction[10]                     ; ir:U5|instruction[10] ; 0.500        ; -0.511     ; 5.193      ;
; -5.189 ; gr:U12|grd_latch[4]                                                                               ; gr:U12|grc_latch[4] ; ir:U5|instruction[10]                     ; ir:U5|instruction[10] ; 0.500        ; -0.626     ; 5.064      ;
; -5.132 ; gr:U12|gra_latch[3]                                                                               ; gr:U12|grd_latch[3] ; ir:U5|instruction[10]                     ; ir:U5|instruction[10] ; 0.500        ; -0.413     ; 5.220      ;
; -5.117 ; gr:U12|grd_latch[0]                                                                               ; gr:U12|grb_latch[0] ; ir:U5|instruction[10]                     ; ir:U5|instruction[10] ; 0.500        ; -0.334     ; 5.284      ;
; -5.086 ; gr:U12|gra_latch[3]                                                                               ; gr:U12|grc_latch[3] ; ir:U5|instruction[10]                     ; ir:U5|instruction[10] ; 0.500        ; -0.461     ; 5.126      ;
; -5.065 ; gr:U12|gra_latch[0]                                                                               ; gr:U12|grd_latch[0] ; ir:U5|instruction[10]                     ; ir:U5|instruction[10] ; 0.500        ; -0.414     ; 5.152      ;
; -5.033 ; gr:U12|gra_latch[0]                                                                               ; gr:U12|grc_latch[0] ; ir:U5|instruction[10]                     ; ir:U5|instruction[10] ; 0.500        ; -0.462     ; 5.072      ;
; -5.015 ; gr:U12|gra_latch[2]                                                                               ; gr:U12|grd_latch[2] ; ir:U5|instruction[10]                     ; ir:U5|instruction[10] ; 0.500        ; -0.413     ; 5.103      ;
; -5.004 ; gr:U12|grc_latch[0]                                                                               ; gr:U12|grc_latch[0] ; ir:U5|instruction[10]                     ; ir:U5|instruction[10] ; 0.500        ; -0.273     ; 5.232      ;
; -4.996 ; gr:U12|gra_latch[3]                                                                               ; gr:U12|grb_latch[3] ; ir:U5|instruction[10]                     ; ir:U5|instruction[10] ; 0.500        ; -0.509     ; 4.988      ;
; -4.988 ; gr:U12|grd_latch[0]                                                                               ; gr:U12|gra_latch[0] ; ir:U5|instruction[10]                     ; ir:U5|instruction[10] ; 0.500        ; -0.385     ; 5.104      ;
; -4.959 ; statectrl:U14|regrd1_latch                                                                        ; gr:U12|grc_latch[4] ; clk_divider:U1|clk_out                    ; ir:U5|instruction[10] ; 0.500        ; 2.416      ; 7.876      ;
; -4.943 ; gr:U12|grd_latch[6]                                                                               ; gr:U12|grc_latch[6] ; ir:U5|instruction[10]                     ; ir:U5|instruction[10] ; 0.500        ; -0.623     ; 4.821      ;
; -4.934 ; gr:U12|grb_latch[6]                                                                               ; gr:U12|grd_latch[6] ; ir:U5|instruction[10]                     ; ir:U5|instruction[10] ; 0.500        ; -0.322     ; 5.113      ;
; -4.933 ; gr:U12|grc_latch[0]                                                                               ; gr:U12|grb_latch[0] ; ir:U5|instruction[10]                     ; ir:U5|instruction[10] ; 0.500        ; -0.081     ; 5.353      ;
; -4.924 ; gr:U12|gra_latch[2]                                                                               ; gr:U12|grc_latch[2] ; ir:U5|instruction[10]                     ; ir:U5|instruction[10] ; 1.000        ; -0.653     ; 5.272      ;
; -4.915 ; gr:U12|gra_latch[7]                                                                               ; gr:U12|grc_latch[7] ; ir:U5|instruction[10]                     ; ir:U5|instruction[10] ; 0.500        ; -0.460     ; 4.956      ;
; -4.911 ; statectrl:U14|regrd1_latch                                                                        ; gr:U12|grc_latch[5] ; clk_divider:U1|clk_out                    ; ir:U5|instruction[10] ; 0.500        ; 2.425      ; 7.837      ;
; -4.893 ; gr:U12|grb_latch[4]                                                                               ; gr:U12|grc_latch[4] ; ir:U5|instruction[10]                     ; ir:U5|instruction[10] ; 0.500        ; -0.322     ; 5.072      ;
; -4.892 ; gr:U12|grb_latch[4]                                                                               ; gr:U12|grd_latch[4] ; ir:U5|instruction[10]                     ; ir:U5|instruction[10] ; 0.500        ; -0.322     ; 5.071      ;
; -4.885 ; gr:U12|grc_latch[0]                                                                               ; gr:U12|grb_latch[0] ; ir:U5|instruction[10]                     ; ir:U5|instruction[10] ; 0.500        ; -0.033     ; 5.353      ;
; -4.879 ; gr:U12|grc_latch[0]                                                                               ; gr:U12|gra_latch[0] ; ir:U5|instruction[10]                     ; ir:U5|instruction[10] ; 0.500        ; -0.207     ; 5.173      ;
; -4.872 ; gr:U12|grd_latch[2]                                                                               ; gr:U12|grb_latch[2] ; ir:U5|instruction[10]                     ; ir:U5|instruction[10] ; 1.000        ; -0.482     ; 5.391      ;
; -4.870 ; gr:U12|grd_latch[6]                                                                               ; gr:U12|grb_latch[6] ; ir:U5|instruction[10]                     ; ir:U5|instruction[10] ; 0.500        ; -0.334     ; 5.037      ;
; -4.867 ; gr:U12|grb_latch[4]                                                                               ; gr:U12|grc_latch[4] ; ir:U5|instruction[10]                     ; ir:U5|instruction[10] ; 0.500        ; -0.296     ; 5.072      ;
; -4.861 ; gr:U12|gra_latch[7]                                                                               ; gr:U12|grb_latch[7] ; ir:U5|instruction[10]                     ; ir:U5|instruction[10] ; 0.500        ; -0.508     ; 4.854      ;
; -4.854 ; rom_new:U4|rom_new_rom:inst|altsyncram:altsyncram_component|altsyncram_kdr3:auto_generated|q_a[4] ; gr:U12|grc_latch[4] ; rom_new:U4|monostable_trigger:inst3|pulse ; ir:U5|instruction[10] ; 0.500        ; 0.779      ; 6.134      ;
; -4.847 ; gr:U12|grc_latch[0]                                                                               ; gr:U12|grd_latch[0] ; ir:U5|instruction[10]                     ; ir:U5|instruction[10] ; 0.500        ; -0.036     ; 5.312      ;
; -4.833 ; gr:U12|grd_latch[2]                                                                               ; gr:U12|gra_latch[2] ; ir:U5|instruction[10]                     ; ir:U5|instruction[10] ; 0.500        ; -0.386     ; 4.948      ;
; -4.824 ; gr:U12|gra_latch[5]                                                                               ; gr:U12|grb_latch[5] ; ir:U5|instruction[10]                     ; ir:U5|instruction[10] ; 0.500        ; -0.508     ; 4.817      ;
; -4.785 ; gr:U12|gra_latch[5]                                                                               ; gr:U12|grc_latch[5] ; ir:U5|instruction[10]                     ; ir:U5|instruction[10] ; 0.500        ; -0.460     ; 4.826      ;
; -4.778 ; gr:U12|gra_latch[3]                                                                               ; gr:U12|grc_latch[3] ; ir:U5|instruction[10]                     ; ir:U5|instruction[10] ; 1.000        ; -0.653     ; 5.126      ;
; -4.774 ; gr:U12|grb_latch[6]                                                                               ; gr:U12|grb_latch[6] ; ir:U5|instruction[10]                     ; ir:U5|instruction[10] ; 0.500        ; -0.229     ; 5.046      ;
; -4.765 ; gr:U12|grd_latch[0]                                                                               ; gr:U12|grb_latch[0] ; ir:U5|instruction[10]                     ; ir:U5|instruction[10] ; 1.000        ; -0.482     ; 5.284      ;
; -4.765 ; gr:U12|gra_latch[7]                                                                               ; gr:U12|grd_latch[7] ; ir:U5|instruction[10]                     ; ir:U5|instruction[10] ; 0.500        ; -0.411     ; 4.855      ;
; -4.754 ; gr:U12|grd_latch[2]                                                                               ; gr:U12|grc_latch[2] ; ir:U5|instruction[10]                     ; ir:U5|instruction[10] ; 1.000        ; -0.433     ; 5.322      ;
; -4.754 ; gr:U12|grb_latch[2]                                                                               ; gr:U12|grc_latch[2] ; ir:U5|instruction[10]                     ; ir:U5|instruction[10] ; 0.500        ; -0.321     ; 4.934      ;
; -4.750 ; gr:U12|grc_latch[5]                                                                               ; gr:U12|grc_latch[5] ; ir:U5|instruction[10]                     ; ir:U5|instruction[10] ; 0.500        ; -0.273     ; 4.978      ;
; -4.739 ; gr:U12|grc_latch[7]                                                                               ; gr:U12|grc_latch[7] ; ir:U5|instruction[10]                     ; ir:U5|instruction[10] ; 0.500        ; -0.273     ; 4.967      ;
; -4.731 ; gr:U12|grb_latch[2]                                                                               ; gr:U12|grb_latch[2] ; ir:U5|instruction[10]                     ; ir:U5|instruction[10] ; 0.500        ; -0.229     ; 5.003      ;
; -4.728 ; gr:U12|grb_latch[2]                                                                               ; gr:U12|grc_latch[2] ; ir:U5|instruction[10]                     ; ir:U5|instruction[10] ; 0.500        ; -0.295     ; 4.934      ;
; -4.727 ; gr:U12|gra_latch[5]                                                                               ; gr:U12|grd_latch[5] ; ir:U5|instruction[10]                     ; ir:U5|instruction[10] ; 0.500        ; -0.411     ; 4.817      ;
; -4.725 ; gr:U12|grc_latch[2]                                                                               ; gr:U12|grc_latch[2] ; ir:U5|instruction[10]                     ; ir:U5|instruction[10] ; 0.500        ; -0.273     ; 4.953      ;
; -4.725 ; gr:U12|gra_latch[0]                                                                               ; gr:U12|grc_latch[0] ; ir:U5|instruction[10]                     ; ir:U5|instruction[10] ; 1.000        ; -0.654     ; 5.072      ;
; -4.710 ; statectrl:U14|regrd1_latch                                                                        ; gr:U12|grc_latch[6] ; clk_divider:U1|clk_out                    ; ir:U5|instruction[10] ; 0.500        ; 2.419      ; 7.630      ;
; -4.709 ; gr:U12|grd_latch[4]                                                                               ; gr:U12|grb_latch[4] ; ir:U5|instruction[10]                     ; ir:U5|instruction[10] ; 0.500        ; -0.334     ; 4.876      ;
; -4.702 ; gr:U12|gra_latch[2]                                                                               ; gr:U12|grb_latch[2] ; ir:U5|instruction[10]                     ; ir:U5|instruction[10] ; 1.000        ; -0.362     ; 5.341      ;
; -4.698 ; gr:U12|grd_latch[1]                                                                               ; gr:U12|grc_latch[1] ; ir:U5|instruction[10]                     ; ir:U5|instruction[10] ; 0.500        ; -0.626     ; 4.573      ;
; -4.664 ; gr:U12|grd_latch[6]                                                                               ; gr:U12|gra_latch[6] ; ir:U5|instruction[10]                     ; ir:U5|instruction[10] ; 0.500        ; -0.385     ; 4.780      ;
; -4.656 ; gr:U12|grc_latch[0]                                                                               ; gr:U12|grb_latch[0] ; ir:U5|instruction[10]                     ; ir:U5|instruction[10] ; 1.000        ; -0.304     ; 5.353      ;
; -4.648 ; gr:U12|grb_latch[6]                                                                               ; gr:U12|grc_latch[6] ; ir:U5|instruction[10]                     ; ir:U5|instruction[10] ; 0.500        ; -0.319     ; 4.830      ;
; -4.647 ; gr:U12|grb_latch[0]                                                                               ; gr:U12|grd_latch[0] ; ir:U5|instruction[10]                     ; ir:U5|instruction[10] ; 0.500        ; -0.322     ; 4.826      ;
; -4.641 ; gr:U12|grc_latch[0]                                                                               ; gr:U12|grc_latch[0] ; ir:U5|instruction[10]                     ; ir:U5|instruction[10] ; 0.500        ; 0.090      ; 5.232      ;
; -4.641 ; statectrl:U14|regrd1_latch                                                                        ; gr:U12|grc_latch[7] ; clk_divider:U1|clk_out                    ; ir:U5|instruction[10] ; 0.500        ; 2.425      ; 7.567      ;
; -4.637 ; statectrl:U14|regrd1_latch                                                                        ; gr:U12|grb_latch[6] ; clk_divider:U1|clk_out                    ; ir:U5|instruction[10] ; 0.500        ; 2.708      ; 7.846      ;
; -4.634 ; gr:U12|gra_latch[1]                                                                               ; gr:U12|grd_latch[1] ; ir:U5|instruction[10]                     ; ir:U5|instruction[10] ; 0.500        ; -0.412     ; 4.723      ;
; -4.634 ; gr:U12|grb_latch[4]                                                                               ; gr:U12|grc_latch[4] ; ir:U5|instruction[10]                     ; ir:U5|instruction[10] ; 1.000        ; -0.563     ; 5.072      ;
; -4.622 ; gr:U12|grb_latch[6]                                                                               ; gr:U12|grc_latch[6] ; ir:U5|instruction[10]                     ; ir:U5|instruction[10] ; 0.500        ; -0.293     ; 4.830      ;
; -4.612 ; gr:U12|grb_latch[4]                                                                               ; gr:U12|grb_latch[4] ; ir:U5|instruction[10]                     ; ir:U5|instruction[10] ; 0.500        ; -0.229     ; 4.884      ;
; -4.610 ; statectrl:U14|regrd1_latch                                                                        ; gr:U12|grb_latch[5] ; clk_divider:U1|clk_out                    ; ir:U5|instruction[10] ; 0.500        ; 2.717      ; 7.828      ;
; -4.607 ; gr:U12|grd_latch[7]                                                                               ; gr:U12|grc_latch[7] ; ir:U5|instruction[10]                     ; ir:U5|instruction[10] ; 0.500        ; -0.627     ; 4.481      ;
; -4.607 ; gr:U12|gra_latch[7]                                                                               ; gr:U12|grc_latch[7] ; ir:U5|instruction[10]                     ; ir:U5|instruction[10] ; 1.000        ; -0.652     ; 4.956      ;
; -4.602 ; gr:U12|grc_latch[2]                                                                               ; gr:U12|grb_latch[2] ; ir:U5|instruction[10]                     ; ir:U5|instruction[10] ; 0.500        ; -0.081     ; 5.022      ;
; -4.595 ; gr:U12|grd_latch[0]                                                                               ; gr:U12|grc_latch[0] ; ir:U5|instruction[10]                     ; ir:U5|instruction[10] ; 1.000        ; -0.433     ; 5.163      ;
; -4.595 ; gr:U12|grb_latch[0]                                                                               ; gr:U12|grb_latch[0] ; ir:U5|instruction[10]                     ; ir:U5|instruction[10] ; 0.500        ; -0.229     ; 4.867      ;
; -4.586 ; gr:U12|grb_latch[2]                                                                               ; gr:U12|grd_latch[2] ; ir:U5|instruction[10]                     ; ir:U5|instruction[10] ; 0.500        ; -0.322     ; 4.765      ;
; -4.566 ; gr:U12|gra_latch[1]                                                                               ; gr:U12|grc_latch[1] ; ir:U5|instruction[10]                     ; ir:U5|instruction[10] ; 0.500        ; -0.461     ; 4.606      ;
; -4.566 ; gr:U12|grb_latch[0]                                                                               ; gr:U12|grc_latch[0] ; ir:U5|instruction[10]                     ; ir:U5|instruction[10] ; 0.500        ; -0.321     ; 4.746      ;
; -4.558 ; gr:U12|grc_latch[1]                                                                               ; gr:U12|grc_latch[1] ; ir:U5|instruction[10]                     ; ir:U5|instruction[10] ; 0.500        ; -0.273     ; 4.786      ;
; -4.555 ; gr:U12|gra_latch[0]                                                                               ; gr:U12|grb_latch[0] ; ir:U5|instruction[10]                     ; ir:U5|instruction[10] ; 1.000        ; -0.363     ; 5.193      ;
; -4.554 ; gr:U12|grc_latch[2]                                                                               ; gr:U12|grb_latch[2] ; ir:U5|instruction[10]                     ; ir:U5|instruction[10] ; 0.500        ; -0.033     ; 5.022      ;
; -4.550 ; gr:U12|grd_latch[0]                                                                               ; gr:U12|grd_latch[0] ; ir:U5|instruction[10]                     ; ir:U5|instruction[10] ; 1.000        ; -0.308     ; 5.243      ;
; -4.548 ; gr:U12|grc_latch[5]                                                                               ; gr:U12|grb_latch[5] ; ir:U5|instruction[10]                     ; ir:U5|instruction[10] ; 0.500        ; -0.080     ; 4.969      ;
; -4.541 ; gr:U12|grd_latch[4]                                                                               ; gr:U12|gra_latch[4] ; ir:U5|instruction[10]                     ; ir:U5|instruction[10] ; 0.500        ; -0.389     ; 4.653      ;
; -4.540 ; gr:U12|grb_latch[0]                                                                               ; gr:U12|grc_latch[0] ; ir:U5|instruction[10]                     ; ir:U5|instruction[10] ; 0.500        ; -0.295     ; 4.746      ;
; -4.534 ; gr:U12|gra_latch[4]                                                                               ; gr:U12|grc_latch[4] ; ir:U5|instruction[10]                     ; ir:U5|instruction[10] ; 0.500        ; -0.459     ; 4.576      ;
; -4.531 ; gr:U12|grd_latch[5]                                                                               ; gr:U12|grc_latch[5] ; ir:U5|instruction[10]                     ; ir:U5|instruction[10] ; 0.500        ; -0.627     ; 4.405      ;
; -4.518 ; gr:U12|grc_latch[0]                                                                               ; gr:U12|grd_latch[0] ; ir:U5|instruction[10]                     ; ir:U5|instruction[10] ; 1.000        ; -0.207     ; 5.312      ;
; -4.518 ; gr:U12|grd_latch[6]                                                                               ; gr:U12|grb_latch[6] ; ir:U5|instruction[10]                     ; ir:U5|instruction[10] ; 1.000        ; -0.482     ; 5.037      ;
; -4.509 ; gr:U12|grc_latch[3]                                                                               ; gr:U12|grc_latch[3] ; ir:U5|instruction[10]                     ; ir:U5|instruction[10] ; 0.500        ; -0.273     ; 4.737      ;
; -4.508 ; statectrl:U14|regrd1_latch                                                                        ; gr:U12|grc_latch[2] ; clk_divider:U1|clk_out                    ; ir:U5|instruction[10] ; 0.500        ; 2.417      ; 7.426      ;
; -4.503 ; gr:U12|grc_latch[5]                                                                               ; gr:U12|grd_latch[5] ; ir:U5|instruction[10]                     ; ir:U5|instruction[10] ; 0.500        ; -0.035     ; 4.969      ;
; -4.500 ; gr:U12|grc_latch[5]                                                                               ; gr:U12|grb_latch[5] ; ir:U5|instruction[10]                     ; ir:U5|instruction[10] ; 0.500        ; -0.032     ; 4.969      ;
; -4.497 ; gr:U12|grd_latch[4]                                                                               ; gr:U12|grc_latch[4] ; ir:U5|instruction[10]                     ; ir:U5|instruction[10] ; 1.000        ; -0.434     ; 5.064      ;
; -4.495 ; gr:U12|grb_latch[2]                                                                               ; gr:U12|grc_latch[2] ; ir:U5|instruction[10]                     ; ir:U5|instruction[10] ; 1.000        ; -0.562     ; 4.934      ;
; -4.488 ; rom_new:U4|rom_new_rom:inst|altsyncram:altsyncram_component|altsyncram_kdr3:auto_generated|q_a[7] ; gr:U12|grc_latch[7] ; rom_new:U4|monostable_trigger:inst3|pulse ; ir:U5|instruction[10] ; 0.500        ; 0.788      ; 5.777      ;
; -4.485 ; gr:U12|gra_latch[1]                                                                               ; gr:U12|grb_latch[1] ; ir:U5|instruction[10]                     ; ir:U5|instruction[10] ; 0.500        ; -0.508     ; 4.478      ;
; -4.485 ; gr:U12|grb_latch[6]                                                                               ; gr:U12|grb_latch[6] ; ir:U5|instruction[10]                     ; ir:U5|instruction[10] ; 0.500        ; 0.060      ; 5.046      ;
; -4.484 ; gr:U12|gra_latch[4]                                                                               ; gr:U12|grd_latch[4] ; ir:U5|instruction[10]                     ; ir:U5|instruction[10] ; 0.500        ; -0.410     ; 4.575      ;
; -4.480 ; statectrl:U14|regrd1_latch                                                                        ; gr:U12|grc_latch[1] ; clk_divider:U1|clk_out                    ; ir:U5|instruction[10] ; 0.500        ; 2.416      ; 7.397      ;
; -4.479 ; statectrl:U14|regrd1_latch                                                                        ; gr:U12|grb_latch[4] ; clk_divider:U1|clk_out                    ; ir:U5|instruction[10] ; 0.500        ; 2.708      ; 7.688      ;
; -4.477 ; gr:U12|gra_latch[5]                                                                               ; gr:U12|grc_latch[5] ; ir:U5|instruction[10]                     ; ir:U5|instruction[10] ; 1.000        ; -0.652     ; 4.826      ;
; -4.475 ; rom_new:U4|rom_new_rom:inst|altsyncram:altsyncram_component|altsyncram_kdr3:auto_generated|q_a[5] ; gr:U12|grc_latch[5] ; rom_new:U4|monostable_trigger:inst3|pulse ; ir:U5|instruction[10] ; 0.500        ; 0.788      ; 5.764      ;
; -4.469 ; gr:U12|grb_latch[6]                                                                               ; gr:U12|gra_latch[6] ; ir:U5|instruction[10]                     ; ir:U5|instruction[10] ; 0.500        ; -0.181     ; 4.789      ;
; -4.460 ; gr:U12|grd_latch[2]                                                                               ; gr:U12|grd_latch[2] ; ir:U5|instruction[10]                     ; ir:U5|instruction[10] ; 1.000        ; -0.308     ; 5.153      ;
+--------+---------------------------------------------------------------------------------------------------+---------------------+-------------------------------------------+-----------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'clk_divider:U1|clk_out'                                                                                                                      ;
+--------+-------------------------------------+------------------------------+----------------------------+------------------------+--------------+------------+------------+
; Slack  ; From Node                           ; To Node                      ; Launch Clock               ; Latch Clock            ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------+------------------------------+----------------------------+------------------------+--------------+------------+------------+
; -4.941 ; ir:U5|instruction[14]               ; statectrl:U14|ldpc_latch     ; statectrl:U14|enirin_latch ; clk_divider:U1|clk_out ; 1.000        ; 0.273      ; 6.225      ;
; -4.619 ; ir:U5|instruction[11]               ; statectrl:U14|ldpc_latch     ; statectrl:U14|enirin_latch ; clk_divider:U1|clk_out ; 1.000        ; 0.273      ; 5.903      ;
; -4.578 ; ir:U5|instruction[12]               ; statectrl:U14|nextn_latch    ; statectrl:U14|enirin_latch ; clk_divider:U1|clk_out ; 1.000        ; 0.273      ; 5.862      ;
; -4.552 ; ir:U5|instruction[14]               ; statectrl:U14|enalu_latch    ; statectrl:U14|enirin_latch ; clk_divider:U1|clk_out ; 1.000        ; 0.280      ; 5.843      ;
; -4.548 ; ir:U5|instruction[13]               ; statectrl:U14|ldpc_latch     ; statectrl:U14|enirin_latch ; clk_divider:U1|clk_out ; 1.000        ; 0.273      ; 5.832      ;
; -4.504 ; ir:U5|instruction[11]               ; statectrl:U14|nextn_latch    ; statectrl:U14|enirin_latch ; clk_divider:U1|clk_out ; 1.000        ; 0.273      ; 5.788      ;
; -4.429 ; ir:U5|instruction[13]               ; statectrl:U14|nextn_latch    ; statectrl:U14|enirin_latch ; clk_divider:U1|clk_out ; 1.000        ; 0.273      ; 5.713      ;
; -4.417 ; ir:U5|instruction[14]               ; statectrl:U14|nextn_latch    ; statectrl:U14|enirin_latch ; clk_divider:U1|clk_out ; 1.000        ; 0.273      ; 5.701      ;
; -4.391 ; ir:U5|instruction[13]               ; statectrl:U14|dbfaout_latch  ; statectrl:U14|enirin_latch ; clk_divider:U1|clk_out ; 1.000        ; 0.276      ; 5.678      ;
; -4.378 ; ir:U5|instruction[14]               ; statectrl:U14|dbfaout_latch  ; statectrl:U14|enirin_latch ; clk_divider:U1|clk_out ; 1.000        ; 0.276      ; 5.665      ;
; -4.310 ; ir:U5|instruction[11]               ; statectrl:U14|dbfaout_latch  ; statectrl:U14|enirin_latch ; clk_divider:U1|clk_out ; 1.000        ; 0.276      ; 5.597      ;
; -4.298 ; ir:U5|instruction[15]               ; statectrl:U14|ldpc_latch     ; statectrl:U14|enirin_latch ; clk_divider:U1|clk_out ; 1.000        ; 0.704      ; 6.013      ;
; -4.256 ; ir:U5|instruction[15]               ; statectrl:U14|nextn_latch    ; statectrl:U14|enirin_latch ; clk_divider:U1|clk_out ; 1.000        ; 0.704      ; 5.971      ;
; -4.217 ; ir:U5|instruction[11]               ; statectrl:U14|enled_latch    ; statectrl:U14|enirin_latch ; clk_divider:U1|clk_out ; 1.000        ; 0.277      ; 5.505      ;
; -4.217 ; ir:U5|instruction[12]               ; statectrl:U14|ldpc_latch     ; statectrl:U14|enirin_latch ; clk_divider:U1|clk_out ; 1.000        ; 0.273      ; 5.501      ;
; -4.212 ; ir:U5|instruction[12]               ; statectrl:U14|dbfbout_latch  ; statectrl:U14|enirin_latch ; clk_divider:U1|clk_out ; 1.000        ; 0.273      ; 5.496      ;
; -4.208 ; ir:U5|instruction[12]               ; statectrl:U14|dbfaout_latch  ; statectrl:U14|enirin_latch ; clk_divider:U1|clk_out ; 1.000        ; 0.276      ; 5.495      ;
; -4.185 ; ir:U5|instruction[14]               ; statectrl:U14|dbfbin_latch   ; statectrl:U14|enirin_latch ; clk_divider:U1|clk_out ; 1.000        ; 0.281      ; 5.477      ;
; -4.183 ; ir:U5|instruction[13]               ; statectrl:U14|regrd2_latch   ; statectrl:U14|enirin_latch ; clk_divider:U1|clk_out ; 1.000        ; 0.276      ; 5.470      ;
; -4.176 ; ir:U5|instruction[11]               ; statectrl:U14|dbfbout_latch  ; statectrl:U14|enirin_latch ; clk_divider:U1|clk_out ; 1.000        ; 0.273      ; 5.460      ;
; -4.172 ; ir:U5|instruction[14]               ; statectrl:U14|regrd2_latch   ; statectrl:U14|enirin_latch ; clk_divider:U1|clk_out ; 1.000        ; 0.276      ; 5.459      ;
; -4.159 ; ir:U5|instruction[13]               ; statectrl:U14|enalu_latch    ; statectrl:U14|enirin_latch ; clk_divider:U1|clk_out ; 1.000        ; 0.280      ; 5.450      ;
; -4.110 ; ir:U5|instruction[15]               ; statectrl:U14|dbfaout_latch  ; statectrl:U14|enirin_latch ; clk_divider:U1|clk_out ; 1.000        ; 0.707      ; 5.828      ;
; -4.109 ; ir:U5|instruction[14]               ; statectrl:U14|enled_latch    ; statectrl:U14|enirin_latch ; clk_divider:U1|clk_out ; 1.000        ; 0.277      ; 5.397      ;
; -4.086 ; ir:U5|instruction[14]               ; statectrl:U14|regrd1_latch   ; statectrl:U14|enirin_latch ; clk_divider:U1|clk_out ; 1.000        ; 0.276      ; 5.373      ;
; -4.065 ; ir:U5|instruction[15]               ; statectrl:U14|regrd2_latch   ; statectrl:U14|enirin_latch ; clk_divider:U1|clk_out ; 1.000        ; 0.707      ; 5.783      ;
; -4.057 ; ir:U5|instruction[11]               ; statectrl:U14|regrd2_latch   ; statectrl:U14|enirin_latch ; clk_divider:U1|clk_out ; 1.000        ; 0.276      ; 5.344      ;
; -4.021 ; ir:U5|instruction[12]               ; statectrl:U14|ramwt_latch    ; statectrl:U14|enirin_latch ; clk_divider:U1|clk_out ; 1.000        ; 0.275      ; 5.307      ;
; -3.985 ; ir:U5|instruction[14]               ; statectrl:U14|ramrd_latch    ; statectrl:U14|enirin_latch ; clk_divider:U1|clk_out ; 1.000        ; 0.297      ; 5.293      ;
; -3.985 ; ir:U5|instruction[11]               ; statectrl:U14|ramwt_latch    ; statectrl:U14|enirin_latch ; clk_divider:U1|clk_out ; 1.000        ; 0.275      ; 5.271      ;
; -3.976 ; ir:U5|instruction[12]               ; statectrl:U14|regwt_latch    ; statectrl:U14|enirin_latch ; clk_divider:U1|clk_out ; 1.000        ; 0.281      ; 5.268      ;
; -3.966 ; ir:U5|instruction[14]               ; statectrl:U14|dbfbout_latch  ; statectrl:U14|enirin_latch ; clk_divider:U1|clk_out ; 1.000        ; 0.273      ; 5.250      ;
; -3.958 ; ir:U5|instruction[12]               ; statectrl:U14|regrd1_latch   ; statectrl:U14|enirin_latch ; clk_divider:U1|clk_out ; 1.000        ; 0.276      ; 5.245      ;
; -3.955 ; ir:U5|instruction[12]               ; statectrl:U14|regrd2_latch   ; statectrl:U14|enirin_latch ; clk_divider:U1|clk_out ; 1.000        ; 0.276      ; 5.242      ;
; -3.940 ; ir:U5|instruction[11]               ; statectrl:U14|regwt_latch    ; statectrl:U14|enirin_latch ; clk_divider:U1|clk_out ; 1.000        ; 0.281      ; 5.232      ;
; -3.922 ; ir:U5|instruction[11]               ; statectrl:U14|regrd1_latch   ; statectrl:U14|enirin_latch ; clk_divider:U1|clk_out ; 1.000        ; 0.276      ; 5.209      ;
; -3.898 ; ir:U5|instruction[15]               ; statectrl:U14|enalu_latch    ; statectrl:U14|enirin_latch ; clk_divider:U1|clk_out ; 1.000        ; 0.711      ; 5.620      ;
; -3.867 ; ir:U5|instruction[15]               ; statectrl:U14|regrd1_latch   ; statectrl:U14|enirin_latch ; clk_divider:U1|clk_out ; 1.000        ; 0.707      ; 5.585      ;
; -3.844 ; ir:U5|instruction[12]               ; statectrl:U14|enalu_latch    ; statectrl:U14|enirin_latch ; clk_divider:U1|clk_out ; 1.000        ; 0.280      ; 5.135      ;
; -3.836 ; ir:U5|instruction[13]               ; statectrl:U14|ramwt_latch    ; statectrl:U14|enirin_latch ; clk_divider:U1|clk_out ; 1.000        ; 0.275      ; 5.122      ;
; -3.833 ; ir:U5|instruction[14]               ; statectrl:U14|ramwt_latch    ; statectrl:U14|enirin_latch ; clk_divider:U1|clk_out ; 1.000        ; 0.275      ; 5.119      ;
; -3.810 ; ir:U5|instruction[13]               ; statectrl:U14|dbfbout_latch  ; statectrl:U14|enirin_latch ; clk_divider:U1|clk_out ; 1.000        ; 0.273      ; 5.094      ;
; -3.808 ; ir:U5|instruction[11]               ; statectrl:U14|enalu_latch    ; statectrl:U14|enirin_latch ; clk_divider:U1|clk_out ; 1.000        ; 0.280      ; 5.099      ;
; -3.807 ; ir:U5|instruction[12]               ; statectrl:U14|ramrd_latch    ; statectrl:U14|enirin_latch ; clk_divider:U1|clk_out ; 1.000        ; 0.297      ; 5.115      ;
; -3.792 ; ir:U5|instruction[13]               ; statectrl:U14|dbfbin_latch   ; statectrl:U14|enirin_latch ; clk_divider:U1|clk_out ; 1.000        ; 0.281      ; 5.084      ;
; -3.771 ; ir:U5|instruction[11]               ; statectrl:U14|ramrd_latch    ; statectrl:U14|enirin_latch ; clk_divider:U1|clk_out ; 1.000        ; 0.297      ; 5.079      ;
; -3.759 ; ir:U5|instruction[12]               ; statectrl:U14|enled_latch    ; statectrl:U14|enirin_latch ; clk_divider:U1|clk_out ; 1.000        ; 0.277      ; 5.047      ;
; -3.732 ; ir:U5|instruction[13]               ; statectrl:U14|regrd1_latch   ; statectrl:U14|enirin_latch ; clk_divider:U1|clk_out ; 1.000        ; 0.276      ; 5.019      ;
; -3.730 ; ir:U5|instruction[14]               ; statectrl:U14|regwt_latch    ; statectrl:U14|enirin_latch ; clk_divider:U1|clk_out ; 1.000        ; 0.281      ; 5.022      ;
; -3.716 ; ir:U5|instruction[13]               ; statectrl:U14|enled_latch    ; statectrl:U14|enirin_latch ; clk_divider:U1|clk_out ; 1.000        ; 0.277      ; 5.004      ;
; -3.688 ; alu:U8|zero_flag_latch              ; statectrl:U14|ldpc_latch     ; statectrl:U14|enalu_latch  ; clk_divider:U1|clk_out ; 0.500        ; -0.784     ; 3.405      ;
; -3.592 ; ir:U5|instruction[13]               ; statectrl:U14|ramrd_latch    ; statectrl:U14|enirin_latch ; clk_divider:U1|clk_out ; 1.000        ; 0.297      ; 4.900      ;
; -3.574 ; ir:U5|instruction[13]               ; statectrl:U14|regwt_latch    ; statectrl:U14|enirin_latch ; clk_divider:U1|clk_out ; 1.000        ; 0.281      ; 4.866      ;
; -3.546 ; ir:U5|instruction[12]               ; statectrl:U14|enpcout_latch  ; statectrl:U14|enirin_latch ; clk_divider:U1|clk_out ; 1.000        ; 0.281      ; 4.838      ;
; -3.545 ; alu:U8|zero_flag_latch              ; statectrl:U14|nextn_latch    ; statectrl:U14|enalu_latch  ; clk_divider:U1|clk_out ; 0.500        ; -0.784     ; 3.262      ;
; -3.537 ; statectrl:U14|current_state.t12     ; statectrl:U14|ldpc_latch     ; clk_divider:U1|clk_out     ; clk_divider:U1|clk_out ; 1.000        ; -0.094     ; 4.444      ;
; -3.535 ; ir:U5|instruction[13]               ; statectrl:U14|ramin_latch    ; statectrl:U14|enirin_latch ; clk_divider:U1|clk_out ; 1.000        ; 0.273      ; 4.819      ;
; -3.529 ; ir:U5|instruction[15]               ; statectrl:U14|dbfbin_latch   ; statectrl:U14|enirin_latch ; clk_divider:U1|clk_out ; 1.000        ; 0.712      ; 5.252      ;
; -3.518 ; ir:U5|instruction[14]               ; statectrl:U14|next_state.t1  ; statectrl:U14|enirin_latch ; clk_divider:U1|clk_out ; 1.000        ; 0.275      ; 4.804      ;
; -3.514 ; ir:U5|instruction[15]               ; statectrl:U14|ramrd_latch    ; statectrl:U14|enirin_latch ; clk_divider:U1|clk_out ; 1.000        ; 0.728      ; 5.253      ;
; -3.472 ; ir:U5|instruction[11]               ; statectrl:U14|enpcout_latch  ; statectrl:U14|enirin_latch ; clk_divider:U1|clk_out ; 1.000        ; 0.281      ; 4.764      ;
; -3.466 ; alu:U8|zero_flag_latch              ; statectrl:U14|regrd2_latch   ; statectrl:U14|enalu_latch  ; clk_divider:U1|clk_out ; 0.500        ; -0.781     ; 3.186      ;
; -3.433 ; ir:U5|instruction[12]               ; statectrl:U14|dbfbin_latch   ; statectrl:U14|enirin_latch ; clk_divider:U1|clk_out ; 1.000        ; 0.281      ; 4.725      ;
; -3.411 ; ir:U5|instruction[15]               ; statectrl:U14|next_state.t1  ; statectrl:U14|enirin_latch ; clk_divider:U1|clk_out ; 1.000        ; 0.706      ; 5.128      ;
; -3.398 ; ir:U5|instruction[15]               ; statectrl:U14|ramwt_latch    ; statectrl:U14|enirin_latch ; clk_divider:U1|clk_out ; 1.000        ; 0.706      ; 5.115      ;
; -3.397 ; ir:U5|instruction[13]               ; statectrl:U14|enpcout_latch  ; statectrl:U14|enirin_latch ; clk_divider:U1|clk_out ; 1.000        ; 0.281      ; 4.689      ;
; -3.365 ; ir:U5|instruction[14]               ; statectrl:U14|enpcout_latch  ; statectrl:U14|enirin_latch ; clk_divider:U1|clk_out ; 1.000        ; 0.281      ; 4.657      ;
; -3.328 ; ir:U5|instruction[14]               ; statectrl:U14|next_state.t11 ; statectrl:U14|enirin_latch ; clk_divider:U1|clk_out ; 1.000        ; 0.275      ; 4.614      ;
; -3.323 ; ir:U5|instruction[14]               ; statectrl:U14|next_state.t18 ; statectrl:U14|enirin_latch ; clk_divider:U1|clk_out ; 1.000        ; 0.275      ; 4.609      ;
; -3.224 ; statectrl:U14|current_state.t12     ; statectrl:U14|regrd2_latch   ; clk_divider:U1|clk_out     ; clk_divider:U1|clk_out ; 1.000        ; -0.091     ; 4.134      ;
; -3.161 ; ir:U5|instruction[15]               ; statectrl:U14|next_state.t18 ; statectrl:U14|enirin_latch ; clk_divider:U1|clk_out ; 1.000        ; 0.706      ; 4.878      ;
; -3.147 ; ir:U5|instruction[15]               ; statectrl:U14|next_state.t11 ; statectrl:U14|enirin_latch ; clk_divider:U1|clk_out ; 1.000        ; 0.706      ; 4.864      ;
; -3.132 ; ir:U5|instruction[15]               ; statectrl:U14|ramin_latch    ; statectrl:U14|enirin_latch ; clk_divider:U1|clk_out ; 1.000        ; 0.704      ; 4.847      ;
; -3.129 ; ir:U5|instruction[13]               ; statectrl:U14|next_state.t1  ; statectrl:U14|enirin_latch ; clk_divider:U1|clk_out ; 1.000        ; 0.275      ; 4.415      ;
; -3.120 ; statectrl:U14|current_state.t14     ; statectrl:U14|dbfaout_latch  ; clk_divider:U1|clk_out     ; clk_divider:U1|clk_out ; 1.000        ; -0.090     ; 4.031      ;
; -3.116 ; statectrl:U14|current_state.t11     ; statectrl:U14|nextn_latch    ; clk_divider:U1|clk_out     ; clk_divider:U1|clk_out ; 1.000        ; -0.094     ; 4.023      ;
; -3.102 ; ir:U5|instruction[15]               ; statectrl:U14|dbfbout_latch  ; statectrl:U14|enirin_latch ; clk_divider:U1|clk_out ; 1.000        ; 0.704      ; 4.817      ;
; -3.093 ; ir:U5|instruction[13]               ; statectrl:U14|next_state.t18 ; statectrl:U14|enirin_latch ; clk_divider:U1|clk_out ; 1.000        ; 0.275      ; 4.379      ;
; -3.081 ; alu:U8|zero_flag_latch              ; statectrl:U14|next_state.t1  ; statectrl:U14|enalu_latch  ; clk_divider:U1|clk_out ; 0.500        ; -0.782     ; 2.800      ;
; -3.079 ; ir:U5|instruction[13]               ; statectrl:U14|next_state.t11 ; statectrl:U14|enirin_latch ; clk_divider:U1|clk_out ; 1.000        ; 0.275      ; 4.365      ;
; -3.047 ; ir:U5|instruction[11]               ; statectrl:U14|next_state.t1  ; statectrl:U14|enirin_latch ; clk_divider:U1|clk_out ; 1.000        ; 0.275      ; 4.333      ;
; -3.035 ; alu:U8|zero_flag_latch              ; statectrl:U14|next_state.t2  ; statectrl:U14|enalu_latch  ; clk_divider:U1|clk_out ; 0.500        ; -0.785     ; 2.751      ;
; -3.026 ; ir:U5|instruction[15]               ; statectrl:U14|enled_latch    ; statectrl:U14|enirin_latch ; clk_divider:U1|clk_out ; 1.000        ; 0.708      ; 4.745      ;
; -3.011 ; ir:U5|instruction[12]               ; statectrl:U14|ramin_latch    ; statectrl:U14|enirin_latch ; clk_divider:U1|clk_out ; 1.000        ; 0.273      ; 4.295      ;
; -2.993 ; alu:U8|zero_flag_latch              ; statectrl:U14|next_state.t13 ; statectrl:U14|enalu_latch  ; clk_divider:U1|clk_out ; 0.500        ; -0.784     ; 2.710      ;
; -2.986 ; statectrl:U14|current_state.t_rst_1 ; statectrl:U14|ramwt_latch    ; clk_divider:U1|clk_out     ; clk_divider:U1|clk_out ; 1.000        ; -0.078     ; 3.909      ;
; -2.981 ; ir:U5|instruction[14]               ; statectrl:U14|ramin_latch    ; statectrl:U14|enirin_latch ; clk_divider:U1|clk_out ; 1.000        ; 0.273      ; 4.265      ;
; -2.978 ; ir:U5|instruction[12]               ; statectrl:U14|next_state.t1  ; statectrl:U14|enirin_latch ; clk_divider:U1|clk_out ; 1.000        ; 0.275      ; 4.264      ;
; -2.959 ; ir:U5|instruction[15]               ; statectrl:U14|enpcout_latch  ; statectrl:U14|enirin_latch ; clk_divider:U1|clk_out ; 1.000        ; 0.712      ; 4.682      ;
; -2.956 ; ir:U5|instruction[15]               ; statectrl:U14|regwt_latch    ; statectrl:U14|enirin_latch ; clk_divider:U1|clk_out ; 1.000        ; 0.712      ; 4.679      ;
; -2.954 ; ir:U5|instruction[12]               ; statectrl:U14|next_state.t18 ; statectrl:U14|enirin_latch ; clk_divider:U1|clk_out ; 1.000        ; 0.275      ; 4.240      ;
; -2.946 ; ir:U5|instruction[11]               ; statectrl:U14|next_state.t18 ; statectrl:U14|enirin_latch ; clk_divider:U1|clk_out ; 1.000        ; 0.275      ; 4.232      ;
; -2.940 ; ir:U5|instruction[12]               ; statectrl:U14|next_state.t11 ; statectrl:U14|enirin_latch ; clk_divider:U1|clk_out ; 1.000        ; 0.275      ; 4.226      ;
; -2.932 ; ir:U5|instruction[11]               ; statectrl:U14|next_state.t11 ; statectrl:U14|enirin_latch ; clk_divider:U1|clk_out ; 1.000        ; 0.275      ; 4.218      ;
; -2.932 ; alu:U8|zero_flag_latch              ; statectrl:U14|next_state.t18 ; statectrl:U14|enalu_latch  ; clk_divider:U1|clk_out ; 0.500        ; -0.782     ; 2.651      ;
; -2.927 ; ir:U5|instruction[11]               ; statectrl:U14|next_state.t2  ; statectrl:U14|enirin_latch ; clk_divider:U1|clk_out ; 1.000        ; 0.272      ; 4.210      ;
; -2.918 ; alu:U8|zero_flag_latch              ; statectrl:U14|next_state.t11 ; statectrl:U14|enalu_latch  ; clk_divider:U1|clk_out ; 0.500        ; -0.782     ; 2.637      ;
; -2.912 ; ir:U5|instruction[14]               ; statectrl:U14|next_state.t2  ; statectrl:U14|enirin_latch ; clk_divider:U1|clk_out ; 1.000        ; 0.272      ; 4.195      ;
; -2.908 ; statectrl:U14|current_state.t12     ; statectrl:U14|nextn_latch    ; clk_divider:U1|clk_out     ; clk_divider:U1|clk_out ; 1.000        ; -0.094     ; 3.815      ;
; -2.906 ; ir:U5|instruction[11]               ; statectrl:U14|next_state.t13 ; statectrl:U14|enirin_latch ; clk_divider:U1|clk_out ; 1.000        ; 0.273      ; 4.190      ;
+--------+-------------------------------------+------------------------------+----------------------------+------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'statectrl:U14|ramrd_latch'                                                                                                                                                                                                                                                                                 ;
+--------+----------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------+---------------------------+---------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                  ; To Node                                                                                           ; Launch Clock              ; Latch Clock               ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------+---------------------------+---------------------------+--------------+------------+------------+
; -2.612 ; ram_new:U3|ram_new_ram:inst|altsyncram:altsyncram_component|altsyncram_2kn3:auto_generated|ram_block1a0~porta_address_reg0 ; ram_new:U3|ram_new_ram:inst|altsyncram:altsyncram_component|altsyncram_2kn3:auto_generated|q_a[7] ; statectrl:U14|ramwt_latch ; statectrl:U14|ramrd_latch ; 1.000        ; -0.120     ; 3.428      ;
; -2.612 ; ram_new:U3|ram_new_ram:inst|altsyncram:altsyncram_component|altsyncram_2kn3:auto_generated|ram_block1a0~porta_address_reg0 ; ram_new:U3|ram_new_ram:inst|altsyncram:altsyncram_component|altsyncram_2kn3:auto_generated|q_a[6] ; statectrl:U14|ramwt_latch ; statectrl:U14|ramrd_latch ; 1.000        ; -0.120     ; 3.428      ;
; -2.612 ; ram_new:U3|ram_new_ram:inst|altsyncram:altsyncram_component|altsyncram_2kn3:auto_generated|ram_block1a0~porta_address_reg0 ; ram_new:U3|ram_new_ram:inst|altsyncram:altsyncram_component|altsyncram_2kn3:auto_generated|q_a[5] ; statectrl:U14|ramwt_latch ; statectrl:U14|ramrd_latch ; 1.000        ; -0.120     ; 3.428      ;
; -2.612 ; ram_new:U3|ram_new_ram:inst|altsyncram:altsyncram_component|altsyncram_2kn3:auto_generated|ram_block1a0~porta_address_reg0 ; ram_new:U3|ram_new_ram:inst|altsyncram:altsyncram_component|altsyncram_2kn3:auto_generated|q_a[4] ; statectrl:U14|ramwt_latch ; statectrl:U14|ramrd_latch ; 1.000        ; -0.120     ; 3.428      ;
; -2.612 ; ram_new:U3|ram_new_ram:inst|altsyncram:altsyncram_component|altsyncram_2kn3:auto_generated|ram_block1a0~porta_address_reg0 ; ram_new:U3|ram_new_ram:inst|altsyncram:altsyncram_component|altsyncram_2kn3:auto_generated|q_a[3] ; statectrl:U14|ramwt_latch ; statectrl:U14|ramrd_latch ; 1.000        ; -0.120     ; 3.428      ;
; -2.612 ; ram_new:U3|ram_new_ram:inst|altsyncram:altsyncram_component|altsyncram_2kn3:auto_generated|ram_block1a0~porta_address_reg0 ; ram_new:U3|ram_new_ram:inst|altsyncram:altsyncram_component|altsyncram_2kn3:auto_generated|q_a[2] ; statectrl:U14|ramwt_latch ; statectrl:U14|ramrd_latch ; 1.000        ; -0.120     ; 3.428      ;
; -2.612 ; ram_new:U3|ram_new_ram:inst|altsyncram:altsyncram_component|altsyncram_2kn3:auto_generated|ram_block1a0~porta_address_reg0 ; ram_new:U3|ram_new_ram:inst|altsyncram:altsyncram_component|altsyncram_2kn3:auto_generated|q_a[1] ; statectrl:U14|ramwt_latch ; statectrl:U14|ramrd_latch ; 1.000        ; -0.120     ; 3.428      ;
; -2.612 ; ram_new:U3|ram_new_ram:inst|altsyncram:altsyncram_component|altsyncram_2kn3:auto_generated|ram_block1a0~porta_address_reg0 ; ram_new:U3|ram_new_ram:inst|altsyncram:altsyncram_component|altsyncram_2kn3:auto_generated|q_a[0] ; statectrl:U14|ramwt_latch ; statectrl:U14|ramrd_latch ; 1.000        ; -0.120     ; 3.428      ;
+--------+----------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------+---------------------------+---------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'clk_input'                                                                                               ;
+--------+----------------------------+----------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                  ; To Node                    ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------+----------------------------+--------------+-------------+--------------+------------+------------+
; -2.043 ; clk_divider:U1|counter[2]  ; clk_divider:U1|counter[17] ; clk_input    ; clk_input   ; 1.000        ; -0.081     ; 2.963      ;
; -1.953 ; clk_divider:U1|counter[0]  ; clk_divider:U1|counter[17] ; clk_input    ; clk_input   ; 1.000        ; -0.081     ; 2.873      ;
; -1.945 ; clk_divider:U1|counter[1]  ; clk_divider:U1|counter[17] ; clk_input    ; clk_input   ; 1.000        ; -0.081     ; 2.865      ;
; -1.929 ; clk_divider:U1|counter[1]  ; clk_divider:U1|counter[16] ; clk_input    ; clk_input   ; 1.000        ; -0.081     ; 2.849      ;
; -1.926 ; clk_divider:U1|counter[0]  ; clk_divider:U1|counter[16] ; clk_input    ; clk_input   ; 1.000        ; -0.081     ; 2.846      ;
; -1.897 ; clk_divider:U1|counter[2]  ; clk_divider:U1|counter[15] ; clk_input    ; clk_input   ; 1.000        ; -0.081     ; 2.817      ;
; -1.894 ; clk_divider:U1|counter[4]  ; clk_divider:U1|counter[17] ; clk_input    ; clk_input   ; 1.000        ; -0.081     ; 2.814      ;
; -1.867 ; clk_divider:U1|counter[2]  ; clk_divider:U1|counter[16] ; clk_input    ; clk_input   ; 1.000        ; -0.081     ; 2.787      ;
; -1.807 ; clk_divider:U1|counter[0]  ; clk_divider:U1|counter[15] ; clk_input    ; clk_input   ; 1.000        ; -0.081     ; 2.727      ;
; -1.799 ; clk_divider:U1|counter[3]  ; clk_divider:U1|counter[17] ; clk_input    ; clk_input   ; 1.000        ; -0.081     ; 2.719      ;
; -1.799 ; clk_divider:U1|counter[1]  ; clk_divider:U1|counter[15] ; clk_input    ; clk_input   ; 1.000        ; -0.081     ; 2.719      ;
; -1.783 ; clk_divider:U1|counter[1]  ; clk_divider:U1|counter[14] ; clk_input    ; clk_input   ; 1.000        ; -0.081     ; 2.703      ;
; -1.783 ; clk_divider:U1|counter[3]  ; clk_divider:U1|counter[16] ; clk_input    ; clk_input   ; 1.000        ; -0.081     ; 2.703      ;
; -1.780 ; clk_divider:U1|counter[0]  ; clk_divider:U1|counter[14] ; clk_input    ; clk_input   ; 1.000        ; -0.081     ; 2.700      ;
; -1.751 ; clk_divider:U1|counter[2]  ; clk_divider:U1|counter[13] ; clk_input    ; clk_input   ; 1.000        ; -0.081     ; 2.671      ;
; -1.748 ; clk_divider:U1|counter[4]  ; clk_divider:U1|counter[15] ; clk_input    ; clk_input   ; 1.000        ; -0.081     ; 2.668      ;
; -1.747 ; clk_divider:U1|counter[6]  ; clk_divider:U1|counter[17] ; clk_input    ; clk_input   ; 1.000        ; -0.081     ; 2.667      ;
; -1.721 ; clk_divider:U1|counter[2]  ; clk_divider:U1|counter[14] ; clk_input    ; clk_input   ; 1.000        ; -0.081     ; 2.641      ;
; -1.718 ; clk_divider:U1|counter[4]  ; clk_divider:U1|counter[16] ; clk_input    ; clk_input   ; 1.000        ; -0.081     ; 2.638      ;
; -1.663 ; clk_divider:U1|counter[5]  ; clk_divider:U1|counter[17] ; clk_input    ; clk_input   ; 1.000        ; -0.081     ; 2.583      ;
; -1.661 ; clk_divider:U1|counter[0]  ; clk_divider:U1|counter[13] ; clk_input    ; clk_input   ; 1.000        ; -0.081     ; 2.581      ;
; -1.653 ; clk_divider:U1|counter[3]  ; clk_divider:U1|counter[15] ; clk_input    ; clk_input   ; 1.000        ; -0.081     ; 2.573      ;
; -1.653 ; clk_divider:U1|counter[1]  ; clk_divider:U1|counter[13] ; clk_input    ; clk_input   ; 1.000        ; -0.081     ; 2.573      ;
; -1.644 ; clk_divider:U1|counter[5]  ; clk_divider:U1|counter[16] ; clk_input    ; clk_input   ; 1.000        ; -0.081     ; 2.564      ;
; -1.637 ; clk_divider:U1|counter[1]  ; clk_divider:U1|counter[12] ; clk_input    ; clk_input   ; 1.000        ; -0.081     ; 2.557      ;
; -1.637 ; clk_divider:U1|counter[3]  ; clk_divider:U1|counter[14] ; clk_input    ; clk_input   ; 1.000        ; -0.081     ; 2.557      ;
; -1.634 ; clk_divider:U1|counter[0]  ; clk_divider:U1|counter[12] ; clk_input    ; clk_input   ; 1.000        ; -0.081     ; 2.554      ;
; -1.605 ; clk_divider:U1|counter[2]  ; clk_divider:U1|counter[11] ; clk_input    ; clk_input   ; 1.000        ; -0.081     ; 2.525      ;
; -1.602 ; clk_divider:U1|counter[4]  ; clk_divider:U1|counter[13] ; clk_input    ; clk_input   ; 1.000        ; -0.081     ; 2.522      ;
; -1.601 ; clk_divider:U1|counter[8]  ; clk_divider:U1|counter[17] ; clk_input    ; clk_input   ; 1.000        ; -0.081     ; 2.521      ;
; -1.601 ; clk_divider:U1|counter[6]  ; clk_divider:U1|counter[15] ; clk_input    ; clk_input   ; 1.000        ; -0.081     ; 2.521      ;
; -1.575 ; clk_divider:U1|counter[2]  ; clk_divider:U1|counter[12] ; clk_input    ; clk_input   ; 1.000        ; -0.081     ; 2.495      ;
; -1.572 ; clk_divider:U1|counter[4]  ; clk_divider:U1|counter[14] ; clk_input    ; clk_input   ; 1.000        ; -0.081     ; 2.492      ;
; -1.571 ; clk_divider:U1|counter[6]  ; clk_divider:U1|counter[16] ; clk_input    ; clk_input   ; 1.000        ; -0.081     ; 2.491      ;
; -1.517 ; clk_divider:U1|counter[5]  ; clk_divider:U1|counter[15] ; clk_input    ; clk_input   ; 1.000        ; -0.081     ; 2.437      ;
; -1.515 ; clk_divider:U1|counter[0]  ; clk_divider:U1|counter[11] ; clk_input    ; clk_input   ; 1.000        ; -0.081     ; 2.435      ;
; -1.507 ; clk_divider:U1|counter[3]  ; clk_divider:U1|counter[13] ; clk_input    ; clk_input   ; 1.000        ; -0.081     ; 2.427      ;
; -1.507 ; clk_divider:U1|counter[1]  ; clk_divider:U1|counter[11] ; clk_input    ; clk_input   ; 1.000        ; -0.081     ; 2.427      ;
; -1.506 ; clk_divider:U1|counter[7]  ; clk_divider:U1|counter[17] ; clk_input    ; clk_input   ; 1.000        ; -0.081     ; 2.426      ;
; -1.498 ; clk_divider:U1|counter[5]  ; clk_divider:U1|counter[14] ; clk_input    ; clk_input   ; 1.000        ; -0.081     ; 2.418      ;
; -1.491 ; clk_divider:U1|counter[1]  ; clk_divider:U1|counter[10] ; clk_input    ; clk_input   ; 1.000        ; -0.081     ; 2.411      ;
; -1.491 ; clk_divider:U1|counter[3]  ; clk_divider:U1|counter[12] ; clk_input    ; clk_input   ; 1.000        ; -0.081     ; 2.411      ;
; -1.490 ; clk_divider:U1|counter[7]  ; clk_divider:U1|counter[16] ; clk_input    ; clk_input   ; 1.000        ; -0.081     ; 2.410      ;
; -1.488 ; clk_divider:U1|counter[0]  ; clk_divider:U1|counter[10] ; clk_input    ; clk_input   ; 1.000        ; -0.081     ; 2.408      ;
; -1.459 ; clk_divider:U1|counter[2]  ; clk_divider:U1|counter[9]  ; clk_input    ; clk_input   ; 1.000        ; -0.081     ; 2.379      ;
; -1.458 ; clk_divider:U1|counter[10] ; clk_divider:U1|counter[17] ; clk_input    ; clk_input   ; 1.000        ; -0.081     ; 2.378      ;
; -1.456 ; clk_divider:U1|counter[4]  ; clk_divider:U1|counter[11] ; clk_input    ; clk_input   ; 1.000        ; -0.081     ; 2.376      ;
; -1.455 ; clk_divider:U1|counter[8]  ; clk_divider:U1|counter[15] ; clk_input    ; clk_input   ; 1.000        ; -0.081     ; 2.375      ;
; -1.455 ; clk_divider:U1|counter[6]  ; clk_divider:U1|counter[13] ; clk_input    ; clk_input   ; 1.000        ; -0.081     ; 2.375      ;
; -1.429 ; clk_divider:U1|counter[2]  ; clk_divider:U1|counter[10] ; clk_input    ; clk_input   ; 1.000        ; -0.081     ; 2.349      ;
; -1.426 ; clk_divider:U1|counter[4]  ; clk_divider:U1|counter[12] ; clk_input    ; clk_input   ; 1.000        ; -0.081     ; 2.346      ;
; -1.425 ; clk_divider:U1|counter[8]  ; clk_divider:U1|counter[16] ; clk_input    ; clk_input   ; 1.000        ; -0.081     ; 2.345      ;
; -1.425 ; clk_divider:U1|counter[6]  ; clk_divider:U1|counter[14] ; clk_input    ; clk_input   ; 1.000        ; -0.081     ; 2.345      ;
; -1.371 ; clk_divider:U1|counter[5]  ; clk_divider:U1|counter[13] ; clk_input    ; clk_input   ; 1.000        ; -0.081     ; 2.291      ;
; -1.369 ; clk_divider:U1|counter[0]  ; clk_divider:U1|counter[9]  ; clk_input    ; clk_input   ; 1.000        ; -0.081     ; 2.289      ;
; -1.361 ; clk_divider:U1|counter[3]  ; clk_divider:U1|counter[11] ; clk_input    ; clk_input   ; 1.000        ; -0.081     ; 2.281      ;
; -1.361 ; clk_divider:U1|counter[1]  ; clk_divider:U1|counter[9]  ; clk_input    ; clk_input   ; 1.000        ; -0.081     ; 2.281      ;
; -1.360 ; clk_divider:U1|counter[9]  ; clk_divider:U1|counter[17] ; clk_input    ; clk_input   ; 1.000        ; -0.081     ; 2.280      ;
; -1.360 ; clk_divider:U1|counter[7]  ; clk_divider:U1|counter[15] ; clk_input    ; clk_input   ; 1.000        ; -0.081     ; 2.280      ;
; -1.352 ; clk_divider:U1|counter[5]  ; clk_divider:U1|counter[12] ; clk_input    ; clk_input   ; 1.000        ; -0.081     ; 2.272      ;
; -1.345 ; clk_divider:U1|counter[1]  ; clk_divider:U1|counter[8]  ; clk_input    ; clk_input   ; 1.000        ; -0.081     ; 2.265      ;
; -1.345 ; clk_divider:U1|counter[3]  ; clk_divider:U1|counter[10] ; clk_input    ; clk_input   ; 1.000        ; -0.081     ; 2.265      ;
; -1.344 ; clk_divider:U1|counter[9]  ; clk_divider:U1|counter[16] ; clk_input    ; clk_input   ; 1.000        ; -0.081     ; 2.264      ;
; -1.344 ; clk_divider:U1|counter[7]  ; clk_divider:U1|counter[14] ; clk_input    ; clk_input   ; 1.000        ; -0.081     ; 2.264      ;
; -1.342 ; clk_divider:U1|counter[0]  ; clk_divider:U1|counter[8]  ; clk_input    ; clk_input   ; 1.000        ; -0.081     ; 2.262      ;
; -1.313 ; clk_divider:U1|counter[2]  ; clk_divider:U1|counter[7]  ; clk_input    ; clk_input   ; 1.000        ; -0.081     ; 2.233      ;
; -1.312 ; clk_divider:U1|counter[10] ; clk_divider:U1|counter[15] ; clk_input    ; clk_input   ; 1.000        ; -0.081     ; 2.232      ;
; -1.310 ; clk_divider:U1|counter[12] ; clk_divider:U1|counter[17] ; clk_input    ; clk_input   ; 1.000        ; -0.081     ; 2.230      ;
; -1.310 ; clk_divider:U1|counter[4]  ; clk_divider:U1|counter[9]  ; clk_input    ; clk_input   ; 1.000        ; -0.081     ; 2.230      ;
; -1.309 ; clk_divider:U1|counter[8]  ; clk_divider:U1|counter[13] ; clk_input    ; clk_input   ; 1.000        ; -0.081     ; 2.229      ;
; -1.309 ; clk_divider:U1|counter[6]  ; clk_divider:U1|counter[11] ; clk_input    ; clk_input   ; 1.000        ; -0.081     ; 2.229      ;
; -1.283 ; clk_divider:U1|counter[2]  ; clk_divider:U1|counter[8]  ; clk_input    ; clk_input   ; 1.000        ; -0.081     ; 2.203      ;
; -1.282 ; clk_divider:U1|counter[10] ; clk_divider:U1|counter[16] ; clk_input    ; clk_input   ; 1.000        ; -0.081     ; 2.202      ;
; -1.280 ; clk_divider:U1|counter[4]  ; clk_divider:U1|counter[10] ; clk_input    ; clk_input   ; 1.000        ; -0.081     ; 2.200      ;
; -1.279 ; clk_divider:U1|counter[8]  ; clk_divider:U1|counter[14] ; clk_input    ; clk_input   ; 1.000        ; -0.081     ; 2.199      ;
; -1.279 ; clk_divider:U1|counter[6]  ; clk_divider:U1|counter[12] ; clk_input    ; clk_input   ; 1.000        ; -0.081     ; 2.199      ;
; -1.225 ; clk_divider:U1|counter[5]  ; clk_divider:U1|counter[11] ; clk_input    ; clk_input   ; 1.000        ; -0.081     ; 2.145      ;
; -1.223 ; clk_divider:U1|counter[0]  ; clk_divider:U1|counter[7]  ; clk_input    ; clk_input   ; 1.000        ; -0.081     ; 2.143      ;
; -1.215 ; clk_divider:U1|counter[11] ; clk_divider:U1|counter[17] ; clk_input    ; clk_input   ; 1.000        ; -0.081     ; 2.135      ;
; -1.215 ; clk_divider:U1|counter[3]  ; clk_divider:U1|counter[9]  ; clk_input    ; clk_input   ; 1.000        ; -0.081     ; 2.135      ;
; -1.215 ; clk_divider:U1|counter[1]  ; clk_divider:U1|counter[7]  ; clk_input    ; clk_input   ; 1.000        ; -0.081     ; 2.135      ;
; -1.214 ; clk_divider:U1|counter[9]  ; clk_divider:U1|counter[15] ; clk_input    ; clk_input   ; 1.000        ; -0.081     ; 2.134      ;
; -1.214 ; clk_divider:U1|counter[7]  ; clk_divider:U1|counter[13] ; clk_input    ; clk_input   ; 1.000        ; -0.081     ; 2.134      ;
; -1.206 ; clk_divider:U1|counter[5]  ; clk_divider:U1|counter[10] ; clk_input    ; clk_input   ; 1.000        ; -0.081     ; 2.126      ;
; -1.199 ; clk_divider:U1|counter[1]  ; clk_divider:U1|counter[6]  ; clk_input    ; clk_input   ; 1.000        ; -0.081     ; 2.119      ;
; -1.199 ; clk_divider:U1|counter[11] ; clk_divider:U1|counter[16] ; clk_input    ; clk_input   ; 1.000        ; -0.081     ; 2.119      ;
; -1.199 ; clk_divider:U1|counter[3]  ; clk_divider:U1|counter[8]  ; clk_input    ; clk_input   ; 1.000        ; -0.081     ; 2.119      ;
; -1.198 ; clk_divider:U1|counter[9]  ; clk_divider:U1|counter[14] ; clk_input    ; clk_input   ; 1.000        ; -0.081     ; 2.118      ;
; -1.198 ; clk_divider:U1|counter[7]  ; clk_divider:U1|counter[12] ; clk_input    ; clk_input   ; 1.000        ; -0.081     ; 2.118      ;
; -1.196 ; clk_divider:U1|counter[0]  ; clk_divider:U1|counter[6]  ; clk_input    ; clk_input   ; 1.000        ; -0.081     ; 2.116      ;
; -1.167 ; clk_divider:U1|counter[2]  ; clk_divider:U1|counter[5]  ; clk_input    ; clk_input   ; 1.000        ; -0.081     ; 2.087      ;
; -1.166 ; clk_divider:U1|counter[10] ; clk_divider:U1|counter[13] ; clk_input    ; clk_input   ; 1.000        ; -0.081     ; 2.086      ;
; -1.165 ; clk_divider:U1|counter[14] ; clk_divider:U1|counter[17] ; clk_input    ; clk_input   ; 1.000        ; -0.081     ; 2.085      ;
; -1.164 ; clk_divider:U1|counter[12] ; clk_divider:U1|counter[15] ; clk_input    ; clk_input   ; 1.000        ; -0.081     ; 2.084      ;
; -1.164 ; clk_divider:U1|counter[4]  ; clk_divider:U1|counter[7]  ; clk_input    ; clk_input   ; 1.000        ; -0.081     ; 2.084      ;
; -1.163 ; clk_divider:U1|counter[8]  ; clk_divider:U1|counter[11] ; clk_input    ; clk_input   ; 1.000        ; -0.081     ; 2.083      ;
; -1.163 ; clk_divider:U1|counter[6]  ; clk_divider:U1|counter[9]  ; clk_input    ; clk_input   ; 1.000        ; -0.081     ; 2.083      ;
; -1.137 ; clk_divider:U1|counter[2]  ; clk_divider:U1|counter[6]  ; clk_input    ; clk_input   ; 1.000        ; -0.081     ; 2.057      ;
; -1.136 ; clk_divider:U1|counter[10] ; clk_divider:U1|counter[14] ; clk_input    ; clk_input   ; 1.000        ; -0.081     ; 2.056      ;
; -1.134 ; clk_divider:U1|counter[12] ; clk_divider:U1|counter[16] ; clk_input    ; clk_input   ; 1.000        ; -0.081     ; 2.054      ;
+--------+----------------------------+----------------------------+--------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'statectrl:U14|nextn_latch'                                                                                                   ;
+--------+---------------------------+---------------------+----------------------------+---------------------------+--------------+------------+------------+
; Slack  ; From Node                 ; To Node             ; Launch Clock               ; Latch Clock               ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------+---------------------+----------------------------+---------------------------+--------------+------------+------------+
; -1.877 ; statectrl:U14|ldpc_latch  ; pc:U7|addr_latch[7] ; clk_divider:U1|clk_out     ; statectrl:U14|nextn_latch ; 1.000        ; -0.551     ; 2.337      ;
; -1.877 ; statectrl:U14|ldpc_latch  ; pc:U7|addr_latch[5] ; clk_divider:U1|clk_out     ; statectrl:U14|nextn_latch ; 1.000        ; -0.551     ; 2.337      ;
; -1.877 ; statectrl:U14|ldpc_latch  ; pc:U7|addr_latch[4] ; clk_divider:U1|clk_out     ; statectrl:U14|nextn_latch ; 1.000        ; -0.551     ; 2.337      ;
; -1.877 ; statectrl:U14|ldpc_latch  ; pc:U7|addr_latch[3] ; clk_divider:U1|clk_out     ; statectrl:U14|nextn_latch ; 1.000        ; -0.551     ; 2.337      ;
; -1.877 ; statectrl:U14|ldpc_latch  ; pc:U7|addr_latch[2] ; clk_divider:U1|clk_out     ; statectrl:U14|nextn_latch ; 1.000        ; -0.551     ; 2.337      ;
; -1.877 ; statectrl:U14|ldpc_latch  ; pc:U7|addr_latch[1] ; clk_divider:U1|clk_out     ; statectrl:U14|nextn_latch ; 1.000        ; -0.551     ; 2.337      ;
; -1.877 ; statectrl:U14|ldpc_latch  ; pc:U7|addr_latch[0] ; clk_divider:U1|clk_out     ; statectrl:U14|nextn_latch ; 1.000        ; -0.551     ; 2.337      ;
; -1.877 ; statectrl:U14|ldpc_latch  ; pc:U7|addr_latch[6] ; clk_divider:U1|clk_out     ; statectrl:U14|nextn_latch ; 1.000        ; -0.551     ; 2.337      ;
; -1.407 ; statectrl:U14|rstpc_latch ; pc:U7|addr_latch[7] ; clk_divider:U1|clk_out     ; statectrl:U14|nextn_latch ; 1.000        ; -0.584     ; 1.834      ;
; -1.407 ; statectrl:U14|rstpc_latch ; pc:U7|addr_latch[5] ; clk_divider:U1|clk_out     ; statectrl:U14|nextn_latch ; 1.000        ; -0.584     ; 1.834      ;
; -1.407 ; statectrl:U14|rstpc_latch ; pc:U7|addr_latch[4] ; clk_divider:U1|clk_out     ; statectrl:U14|nextn_latch ; 1.000        ; -0.584     ; 1.834      ;
; -1.407 ; statectrl:U14|rstpc_latch ; pc:U7|addr_latch[3] ; clk_divider:U1|clk_out     ; statectrl:U14|nextn_latch ; 1.000        ; -0.584     ; 1.834      ;
; -1.407 ; statectrl:U14|rstpc_latch ; pc:U7|addr_latch[2] ; clk_divider:U1|clk_out     ; statectrl:U14|nextn_latch ; 1.000        ; -0.584     ; 1.834      ;
; -1.407 ; statectrl:U14|rstpc_latch ; pc:U7|addr_latch[1] ; clk_divider:U1|clk_out     ; statectrl:U14|nextn_latch ; 1.000        ; -0.584     ; 1.834      ;
; -1.407 ; statectrl:U14|rstpc_latch ; pc:U7|addr_latch[0] ; clk_divider:U1|clk_out     ; statectrl:U14|nextn_latch ; 1.000        ; -0.584     ; 1.834      ;
; -1.407 ; statectrl:U14|rstpc_latch ; pc:U7|addr_latch[6] ; clk_divider:U1|clk_out     ; statectrl:U14|nextn_latch ; 1.000        ; -0.584     ; 1.834      ;
; -1.304 ; pc:U7|addr_latch[0]       ; pc:U7|addr_latch[7] ; statectrl:U14|nextn_latch  ; statectrl:U14|nextn_latch ; 1.000        ; -0.055     ; 2.270      ;
; -1.291 ; pc:U7|addr_latch[1]       ; pc:U7|addr_latch[6] ; statectrl:U14|nextn_latch  ; statectrl:U14|nextn_latch ; 1.000        ; -0.055     ; 2.257      ;
; -1.261 ; pc:U7|addr_latch[1]       ; pc:U7|addr_latch[7] ; statectrl:U14|nextn_latch  ; statectrl:U14|nextn_latch ; 1.000        ; -0.055     ; 2.227      ;
; -1.214 ; ir:U5|instruction[0]      ; pc:U7|addr_latch[0] ; statectrl:U14|enirin_latch ; statectrl:U14|nextn_latch ; 1.000        ; -0.169     ; 2.066      ;
; -1.206 ; ir:U5|instruction[2]      ; pc:U7|addr_latch[2] ; statectrl:U14|enirin_latch ; statectrl:U14|nextn_latch ; 1.000        ; -0.169     ; 2.058      ;
; -1.189 ; ir:U5|instruction[1]      ; pc:U7|addr_latch[1] ; statectrl:U14|enirin_latch ; statectrl:U14|nextn_latch ; 1.000        ; -0.169     ; 2.041      ;
; -1.188 ; pc:U7|addr_latch[0]       ; pc:U7|addr_latch[6] ; statectrl:U14|nextn_latch  ; statectrl:U14|nextn_latch ; 1.000        ; -0.055     ; 2.154      ;
; -1.162 ; pc:U7|addr_latch[2]       ; pc:U7|addr_latch[7] ; statectrl:U14|nextn_latch  ; statectrl:U14|nextn_latch ; 1.000        ; -0.055     ; 2.128      ;
; -1.158 ; pc:U7|addr_latch[0]       ; pc:U7|addr_latch[5] ; statectrl:U14|nextn_latch  ; statectrl:U14|nextn_latch ; 1.000        ; -0.055     ; 2.124      ;
; -1.149 ; pc:U7|addr_latch[3]       ; pc:U7|addr_latch[6] ; statectrl:U14|nextn_latch  ; statectrl:U14|nextn_latch ; 1.000        ; -0.055     ; 2.115      ;
; -1.145 ; pc:U7|addr_latch[1]       ; pc:U7|addr_latch[4] ; statectrl:U14|nextn_latch  ; statectrl:U14|nextn_latch ; 1.000        ; -0.055     ; 2.111      ;
; -1.119 ; pc:U7|addr_latch[3]       ; pc:U7|addr_latch[7] ; statectrl:U14|nextn_latch  ; statectrl:U14|nextn_latch ; 1.000        ; -0.055     ; 2.085      ;
; -1.115 ; pc:U7|addr_latch[1]       ; pc:U7|addr_latch[5] ; statectrl:U14|nextn_latch  ; statectrl:U14|nextn_latch ; 1.000        ; -0.055     ; 2.081      ;
; -1.112 ; ir:U5|instruction[3]      ; pc:U7|addr_latch[3] ; statectrl:U14|enirin_latch ; statectrl:U14|nextn_latch ; 1.000        ; -0.169     ; 1.964      ;
; -1.042 ; pc:U7|addr_latch[0]       ; pc:U7|addr_latch[4] ; statectrl:U14|nextn_latch  ; statectrl:U14|nextn_latch ; 1.000        ; -0.055     ; 2.008      ;
; -1.037 ; pc:U7|addr_latch[2]       ; pc:U7|addr_latch[6] ; statectrl:U14|nextn_latch  ; statectrl:U14|nextn_latch ; 1.000        ; -0.055     ; 2.003      ;
; -1.034 ; pc:U7|addr_latch[4]       ; pc:U7|addr_latch[7] ; statectrl:U14|nextn_latch  ; statectrl:U14|nextn_latch ; 1.000        ; -0.055     ; 2.000      ;
; -1.016 ; pc:U7|addr_latch[2]       ; pc:U7|addr_latch[5] ; statectrl:U14|nextn_latch  ; statectrl:U14|nextn_latch ; 1.000        ; -0.055     ; 1.982      ;
; -1.012 ; pc:U7|addr_latch[0]       ; pc:U7|addr_latch[3] ; statectrl:U14|nextn_latch  ; statectrl:U14|nextn_latch ; 1.000        ; -0.055     ; 1.978      ;
; -1.003 ; pc:U7|addr_latch[3]       ; pc:U7|addr_latch[4] ; statectrl:U14|nextn_latch  ; statectrl:U14|nextn_latch ; 1.000        ; -0.055     ; 1.969      ;
; -1.003 ; pc:U7|addr_latch[5]       ; pc:U7|addr_latch[6] ; statectrl:U14|nextn_latch  ; statectrl:U14|nextn_latch ; 1.000        ; -0.055     ; 1.969      ;
; -0.999 ; pc:U7|addr_latch[1]       ; pc:U7|addr_latch[2] ; statectrl:U14|nextn_latch  ; statectrl:U14|nextn_latch ; 1.000        ; -0.055     ; 1.965      ;
; -0.973 ; pc:U7|addr_latch[3]       ; pc:U7|addr_latch[5] ; statectrl:U14|nextn_latch  ; statectrl:U14|nextn_latch ; 1.000        ; -0.055     ; 1.939      ;
; -0.973 ; pc:U7|addr_latch[5]       ; pc:U7|addr_latch[7] ; statectrl:U14|nextn_latch  ; statectrl:U14|nextn_latch ; 1.000        ; -0.055     ; 1.939      ;
; -0.969 ; pc:U7|addr_latch[1]       ; pc:U7|addr_latch[3] ; statectrl:U14|nextn_latch  ; statectrl:U14|nextn_latch ; 1.000        ; -0.055     ; 1.935      ;
; -0.905 ; pc:U7|addr_latch[4]       ; pc:U7|addr_latch[6] ; statectrl:U14|nextn_latch  ; statectrl:U14|nextn_latch ; 1.000        ; -0.055     ; 1.871      ;
; -0.896 ; pc:U7|addr_latch[0]       ; pc:U7|addr_latch[2] ; statectrl:U14|nextn_latch  ; statectrl:U14|nextn_latch ; 1.000        ; -0.055     ; 1.862      ;
; -0.891 ; pc:U7|addr_latch[2]       ; pc:U7|addr_latch[4] ; statectrl:U14|nextn_latch  ; statectrl:U14|nextn_latch ; 1.000        ; -0.055     ; 1.857      ;
; -0.888 ; pc:U7|addr_latch[4]       ; pc:U7|addr_latch[5] ; statectrl:U14|nextn_latch  ; statectrl:U14|nextn_latch ; 1.000        ; -0.055     ; 1.854      ;
; -0.885 ; pc:U7|addr_latch[6]       ; pc:U7|addr_latch[7] ; statectrl:U14|nextn_latch  ; statectrl:U14|nextn_latch ; 1.000        ; -0.055     ; 1.851      ;
; -0.870 ; pc:U7|addr_latch[2]       ; pc:U7|addr_latch[3] ; statectrl:U14|nextn_latch  ; statectrl:U14|nextn_latch ; 1.000        ; -0.055     ; 1.836      ;
; -0.866 ; pc:U7|addr_latch[0]       ; pc:U7|addr_latch[1] ; statectrl:U14|nextn_latch  ; statectrl:U14|nextn_latch ; 1.000        ; -0.055     ; 1.832      ;
; -0.739 ; ir:U5|instruction[5]      ; pc:U7|addr_latch[5] ; statectrl:U14|enirin_latch ; statectrl:U14|nextn_latch ; 1.000        ; -0.181     ; 1.579      ;
; -0.684 ; ir:U5|instruction[4]      ; pc:U7|addr_latch[4] ; statectrl:U14|enirin_latch ; statectrl:U14|nextn_latch ; 1.000        ; -0.181     ; 1.524      ;
; -0.683 ; ir:U5|instruction[7]      ; pc:U7|addr_latch[7] ; statectrl:U14|enirin_latch ; statectrl:U14|nextn_latch ; 1.000        ; -0.181     ; 1.523      ;
; -0.581 ; ir:U5|instruction[6]      ; pc:U7|addr_latch[6] ; statectrl:U14|enirin_latch ; statectrl:U14|nextn_latch ; 1.000        ; 0.077      ; 1.679      ;
; -0.323 ; pc:U7|addr_latch[6]       ; pc:U7|addr_latch[6] ; statectrl:U14|nextn_latch  ; statectrl:U14|nextn_latch ; 1.000        ; -0.049     ; 1.295      ;
; -0.314 ; pc:U7|addr_latch[4]       ; pc:U7|addr_latch[4] ; statectrl:U14|nextn_latch  ; statectrl:U14|nextn_latch ; 1.000        ; -0.049     ; 1.286      ;
; -0.306 ; pc:U7|addr_latch[0]       ; pc:U7|addr_latch[0] ; statectrl:U14|nextn_latch  ; statectrl:U14|nextn_latch ; 1.000        ; -0.049     ; 1.278      ;
; -0.300 ; pc:U7|addr_latch[2]       ; pc:U7|addr_latch[2] ; statectrl:U14|nextn_latch  ; statectrl:U14|nextn_latch ; 1.000        ; -0.049     ; 1.272      ;
; -0.298 ; pc:U7|addr_latch[3]       ; pc:U7|addr_latch[3] ; statectrl:U14|nextn_latch  ; statectrl:U14|nextn_latch ; 1.000        ; -0.049     ; 1.270      ;
; -0.298 ; pc:U7|addr_latch[5]       ; pc:U7|addr_latch[5] ; statectrl:U14|nextn_latch  ; statectrl:U14|nextn_latch ; 1.000        ; -0.049     ; 1.270      ;
; -0.295 ; pc:U7|addr_latch[1]       ; pc:U7|addr_latch[1] ; statectrl:U14|nextn_latch  ; statectrl:U14|nextn_latch ; 1.000        ; -0.049     ; 1.267      ;
; 0.052  ; pc:U7|addr_latch[7]       ; pc:U7|addr_latch[7] ; statectrl:U14|nextn_latch  ; statectrl:U14|nextn_latch ; 1.000        ; -0.049     ; 0.920      ;
+--------+---------------------------+---------------------+----------------------------+---------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'clk_divider:U1|clk_out'                                                                                                                           ;
+--------+----------------------------------+-------------------------------------+----------------------------+------------------------+--------------+------------+------------+
; Slack  ; From Node                        ; To Node                             ; Launch Clock               ; Latch Clock            ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------+-------------------------------------+----------------------------+------------------------+--------------+------------+------------+
; -2.162 ; statectrl:U14|dbfbin_latch       ; statectrl:U14|dbfbin_latch          ; statectrl:U14|dbfbin_latch ; clk_divider:U1|clk_out ; 0.000        ; 2.433      ; 0.764      ;
; -1.680 ; statectrl:U14|dbfbin_latch       ; statectrl:U14|dbfbin_latch          ; statectrl:U14|dbfbin_latch ; clk_divider:U1|clk_out ; -0.500       ; 2.433      ; 0.746      ;
; -0.225 ; ir:U5|instruction[10]            ; statectrl:U14|ldpc_latch            ; ir:U5|instruction[10]      ; clk_divider:U1|clk_out ; 0.000        ; 2.425      ; 2.693      ;
; -0.037 ; ir:U5|instruction[10]            ; statectrl:U14|dbfaout_latch         ; ir:U5|instruction[10]      ; clk_divider:U1|clk_out ; 0.000        ; 2.428      ; 2.884      ;
; 0.113  ; statectrl:U14|enirin_latch       ; statectrl:U14|enirin_latch          ; statectrl:U14|enirin_latch ; clk_divider:U1|clk_out ; 0.000        ; 2.458      ; 3.054      ;
; 0.132  ; ir:U5|instruction[10]            ; statectrl:U14|regrd2_latch          ; ir:U5|instruction[10]      ; clk_divider:U1|clk_out ; 0.000        ; 2.428      ; 3.053      ;
; 0.309  ; ir:U5|instruction[10]            ; statectrl:U14|ldpc_latch            ; ir:U5|instruction[10]      ; clk_divider:U1|clk_out ; -0.500       ; 2.425      ; 2.727      ;
; 0.312  ; ir:U5|instruction[10]            ; statectrl:U14|nextn_latch           ; ir:U5|instruction[10]      ; clk_divider:U1|clk_out ; 0.000        ; 2.425      ; 3.230      ;
; 0.340  ; statectrl:U14|romin_latch        ; statectrl:U14|romin_latch           ; statectrl:U14|romin_latch  ; clk_divider:U1|clk_out ; 0.000        ; 2.432      ; 3.255      ;
; 0.353  ; statectrl:U14|enled_latch        ; statectrl:U14|enled_latch           ; statectrl:U14|enled_latch  ; clk_divider:U1|clk_out ; 0.000        ; 2.429      ; 3.275      ;
; 0.370  ; statectrl:U14|ramin_latch        ; statectrl:U14|ramin_latch           ; statectrl:U14|ramin_latch  ; clk_divider:U1|clk_out ; 0.000        ; 2.425      ; 3.278      ;
; 0.379  ; statectrl:U14|enirin_latch       ; statectrl:U14|enirin_latch          ; statectrl:U14|enirin_latch ; clk_divider:U1|clk_out ; -0.500       ; 2.458      ; 2.820      ;
; 0.380  ; statectrl:U14|enalu_latch        ; statectrl:U14|enalu_latch           ; statectrl:U14|enalu_latch  ; clk_divider:U1|clk_out ; 0.000        ; 2.432      ; 3.305      ;
; 0.381  ; statectrl:U14|ramrd_latch        ; statectrl:U14|ramrd_latch           ; statectrl:U14|ramrd_latch  ; clk_divider:U1|clk_out ; 0.000        ; 2.449      ; 3.313      ;
; 0.422  ; statectrl:U14|nextn_latch        ; statectrl:U14|nextn_latch           ; statectrl:U14|nextn_latch  ; clk_divider:U1|clk_out ; 0.000        ; 2.425      ; 3.330      ;
; 0.474  ; statectrl:U14|ramwt_latch        ; statectrl:U14|ramwt_latch           ; statectrl:U14|ramwt_latch  ; clk_divider:U1|clk_out ; 0.000        ; 2.427      ; 3.384      ;
; 0.485  ; statectrl:U14|regwt_latch        ; statectrl:U14|regwt_latch           ; clk_divider:U1|clk_out     ; clk_divider:U1|clk_out ; 0.000        ; 0.049      ; 0.746      ;
; 0.485  ; statectrl:U14|enrom_latch        ; statectrl:U14|enrom_latch           ; clk_divider:U1|clk_out     ; clk_divider:U1|clk_out ; 0.000        ; 0.049      ; 0.746      ;
; 0.500  ; statectrl:U14|next_state.t9      ; statectrl:U14|current_state.t9      ; clk_divider:U1|clk_out     ; clk_divider:U1|clk_out ; 0.000        ; 0.081      ; 0.793      ;
; 0.501  ; statectrl:U14|next_state.t3      ; statectrl:U14|current_state.t3      ; clk_divider:U1|clk_out     ; clk_divider:U1|clk_out ; 0.000        ; 0.080      ; 0.793      ;
; 0.502  ; statectrl:U14|next_state.t12     ; statectrl:U14|current_state.t12     ; clk_divider:U1|clk_out     ; clk_divider:U1|clk_out ; 0.000        ; 0.080      ; 0.794      ;
; 0.502  ; statectrl:U14|next_state.t5      ; statectrl:U14|current_state.t5      ; clk_divider:U1|clk_out     ; clk_divider:U1|clk_out ; 0.000        ; 0.081      ; 0.795      ;
; 0.502  ; statectrl:U14|next_state.t_rst_2 ; statectrl:U14|current_state.t_rst_2 ; clk_divider:U1|clk_out     ; clk_divider:U1|clk_out ; 0.000        ; 0.080      ; 0.794      ;
; 0.503  ; statectrl:U14|next_state.t18     ; statectrl:U14|current_state.t18     ; clk_divider:U1|clk_out     ; clk_divider:U1|clk_out ; 0.000        ; 0.080      ; 0.795      ;
; 0.510  ; statectrl:U14|counter[19]        ; statectrl:U14|counter[19]           ; clk_divider:U1|clk_out     ; clk_divider:U1|clk_out ; 0.000        ; 0.080      ; 0.802      ;
; 0.517  ; ir:U5|instruction[10]            ; statectrl:U14|dbfaout_latch         ; ir:U5|instruction[10]      ; clk_divider:U1|clk_out ; -0.500       ; 2.428      ; 2.938      ;
; 0.570  ; ir:U5|instruction[10]            ; statectrl:U14|regrd1_latch          ; ir:U5|instruction[10]      ; clk_divider:U1|clk_out ; 0.000        ; 2.428      ; 3.491      ;
; 0.604  ; statectrl:U14|enled_latch        ; statectrl:U14|enled_latch           ; statectrl:U14|enled_latch  ; clk_divider:U1|clk_out ; -0.500       ; 2.429      ; 3.026      ;
; 0.642  ; statectrl:U14|next_state.t17     ; statectrl:U14|current_state.t17     ; clk_divider:U1|clk_out     ; clk_divider:U1|clk_out ; 0.000        ; 0.080      ; 0.934      ;
; 0.649  ; statectrl:U14|current_state.t9   ; statectrl:U14|next_state.t10        ; clk_divider:U1|clk_out     ; clk_divider:U1|clk_out ; 0.000        ; 0.081      ; 0.942      ;
; 0.656  ; ir:U5|instruction[10]            ; statectrl:U14|regrd2_latch          ; ir:U5|instruction[10]      ; clk_divider:U1|clk_out ; -0.500       ; 2.428      ; 3.077      ;
; 0.698  ; statectrl:U14|ramin_latch        ; statectrl:U14|ramin_latch           ; statectrl:U14|ramin_latch  ; clk_divider:U1|clk_out ; -0.500       ; 2.425      ; 3.106      ;
; 0.699  ; statectrl:U14|next_state.t7      ; statectrl:U14|current_state.t7      ; clk_divider:U1|clk_out     ; clk_divider:U1|clk_out ; 0.000        ; 0.080      ; 0.991      ;
; 0.719  ; statectrl:U14|nextn_latch        ; statectrl:U14|nextn_latch           ; statectrl:U14|nextn_latch  ; clk_divider:U1|clk_out ; -0.500       ; 2.425      ; 3.127      ;
; 0.724  ; statectrl:U14|current_state.t6   ; statectrl:U14|next_state.t7         ; clk_divider:U1|clk_out     ; clk_divider:U1|clk_out ; 0.000        ; 0.080      ; 1.016      ;
; 0.736  ; statectrl:U14|counter[9]         ; statectrl:U14|counter[9]            ; clk_divider:U1|clk_out     ; clk_divider:U1|clk_out ; 0.000        ; 0.080      ; 1.028      ;
; 0.737  ; statectrl:U14|counter[7]         ; statectrl:U14|counter[7]            ; clk_divider:U1|clk_out     ; clk_divider:U1|clk_out ; 0.000        ; 0.080      ; 1.029      ;
; 0.737  ; statectrl:U14|counter[5]         ; statectrl:U14|counter[5]            ; clk_divider:U1|clk_out     ; clk_divider:U1|clk_out ; 0.000        ; 0.080      ; 1.029      ;
; 0.738  ; statectrl:U14|counter[15]        ; statectrl:U14|counter[15]           ; clk_divider:U1|clk_out     ; clk_divider:U1|clk_out ; 0.000        ; 0.080      ; 1.030      ;
; 0.738  ; statectrl:U14|counter[13]        ; statectrl:U14|counter[13]           ; clk_divider:U1|clk_out     ; clk_divider:U1|clk_out ; 0.000        ; 0.080      ; 1.030      ;
; 0.738  ; statectrl:U14|counter[11]        ; statectrl:U14|counter[11]           ; clk_divider:U1|clk_out     ; clk_divider:U1|clk_out ; 0.000        ; 0.080      ; 1.030      ;
; 0.739  ; statectrl:U14|counter[3]         ; statectrl:U14|counter[3]            ; clk_divider:U1|clk_out     ; clk_divider:U1|clk_out ; 0.000        ; 0.080      ; 1.031      ;
; 0.739  ; statectrl:U14|counter[1]         ; statectrl:U14|counter[1]            ; clk_divider:U1|clk_out     ; clk_divider:U1|clk_out ; 0.000        ; 0.080      ; 1.031      ;
; 0.740  ; statectrl:U14|counter[17]        ; statectrl:U14|counter[17]           ; clk_divider:U1|clk_out     ; clk_divider:U1|clk_out ; 0.000        ; 0.080      ; 1.032      ;
; 0.740  ; statectrl:U14|counter[16]        ; statectrl:U14|counter[16]           ; clk_divider:U1|clk_out     ; clk_divider:U1|clk_out ; 0.000        ; 0.080      ; 1.032      ;
; 0.740  ; statectrl:U14|counter[10]        ; statectrl:U14|counter[10]           ; clk_divider:U1|clk_out     ; clk_divider:U1|clk_out ; 0.000        ; 0.080      ; 1.032      ;
; 0.740  ; statectrl:U14|counter[8]         ; statectrl:U14|counter[8]            ; clk_divider:U1|clk_out     ; clk_divider:U1|clk_out ; 0.000        ; 0.080      ; 1.032      ;
; 0.740  ; statectrl:U14|counter[6]         ; statectrl:U14|counter[6]            ; clk_divider:U1|clk_out     ; clk_divider:U1|clk_out ; 0.000        ; 0.080      ; 1.032      ;
; 0.741  ; statectrl:U14|counter[14]        ; statectrl:U14|counter[14]           ; clk_divider:U1|clk_out     ; clk_divider:U1|clk_out ; 0.000        ; 0.080      ; 1.033      ;
; 0.741  ; statectrl:U14|counter[12]        ; statectrl:U14|counter[12]           ; clk_divider:U1|clk_out     ; clk_divider:U1|clk_out ; 0.000        ; 0.080      ; 1.033      ;
; 0.741  ; statectrl:U14|counter[4]         ; statectrl:U14|counter[4]            ; clk_divider:U1|clk_out     ; clk_divider:U1|clk_out ; 0.000        ; 0.080      ; 1.033      ;
; 0.741  ; statectrl:U14|counter[2]         ; statectrl:U14|counter[2]            ; clk_divider:U1|clk_out     ; clk_divider:U1|clk_out ; 0.000        ; 0.080      ; 1.033      ;
; 0.742  ; statectrl:U14|counter[18]        ; statectrl:U14|counter[18]           ; clk_divider:U1|clk_out     ; clk_divider:U1|clk_out ; 0.000        ; 0.080      ; 1.034      ;
; 0.748  ; statectrl:U14|current_state.t17  ; statectrl:U14|next_state.t17        ; clk_divider:U1|clk_out     ; clk_divider:U1|clk_out ; 0.000        ; 0.080      ; 1.040      ;
; 0.748  ; statectrl:U14|ramrd_latch        ; statectrl:U14|ramrd_latch           ; statectrl:U14|ramrd_latch  ; clk_divider:U1|clk_out ; -0.500       ; 2.449      ; 3.180      ;
; 0.756  ; statectrl:U14|counter[0]         ; statectrl:U14|counter[0]            ; clk_divider:U1|clk_out     ; clk_divider:U1|clk_out ; 0.000        ; 0.080      ; 1.048      ;
; 0.779  ; statectrl:U14|romin_latch        ; statectrl:U14|romin_latch           ; statectrl:U14|romin_latch  ; clk_divider:U1|clk_out ; -0.500       ; 2.432      ; 3.194      ;
; 0.826  ; ir:U5|instruction[10]            ; statectrl:U14|nextn_latch           ; ir:U5|instruction[10]      ; clk_divider:U1|clk_out ; -0.500       ; 2.425      ; 3.244      ;
; 0.833  ; ir:U5|instruction[11]            ; statectrl:U14|next_state.t13        ; statectrl:U14|enirin_latch ; clk_divider:U1|clk_out ; 0.000        ; 0.496      ; 1.551      ;
; 0.834  ; statectrl:U14|ramwt_latch        ; statectrl:U14|ramwt_latch           ; statectrl:U14|ramwt_latch  ; clk_divider:U1|clk_out ; -0.500       ; 2.427      ; 3.244      ;
; 0.861  ; statectrl:U14|current_state.t1   ; statectrl:U14|enpcout_latch         ; clk_divider:U1|clk_out     ; clk_divider:U1|clk_out ; 0.000        ; 0.080      ; 1.153      ;
; 0.870  ; statectrl:U14|enalu_latch        ; statectrl:U14|enalu_latch           ; statectrl:U14|enalu_latch  ; clk_divider:U1|clk_out ; -0.500       ; 2.432      ; 3.295      ;
; 0.929  ; ir:U5|instruction[10]            ; statectrl:U14|regrd1_latch          ; ir:U5|instruction[10]      ; clk_divider:U1|clk_out ; -0.500       ; 2.428      ; 3.350      ;
; 1.004  ; ir:U5|instruction[12]            ; statectrl:U14|next_state.t13        ; statectrl:U14|enirin_latch ; clk_divider:U1|clk_out ; 0.000        ; 0.496      ; 1.722      ;
; 1.026  ; statectrl:U14|current_state.t11  ; statectrl:U14|next_state.t12        ; clk_divider:U1|clk_out     ; clk_divider:U1|clk_out ; 0.000        ; 0.080      ; 1.318      ;
; 1.030  ; statectrl:U14|next_state.t2      ; statectrl:U14|current_state.t2      ; clk_divider:U1|clk_out     ; clk_divider:U1|clk_out ; 0.000        ; 0.095      ; 1.337      ;
; 1.035  ; statectrl:U14|current_state.t14  ; statectrl:U14|regwt_latch           ; clk_divider:U1|clk_out     ; clk_divider:U1|clk_out ; 0.000        ; 0.121      ; 1.368      ;
; 1.072  ; statectrl:U14|next_state.t15     ; statectrl:U14|current_state.t15     ; clk_divider:U1|clk_out     ; clk_divider:U1|clk_out ; 0.000        ; 0.094      ; 1.378      ;
; 1.091  ; statectrl:U14|counter[9]         ; statectrl:U14|counter[10]           ; clk_divider:U1|clk_out     ; clk_divider:U1|clk_out ; 0.000        ; 0.080      ; 1.383      ;
; 1.092  ; statectrl:U14|counter[7]         ; statectrl:U14|counter[8]            ; clk_divider:U1|clk_out     ; clk_divider:U1|clk_out ; 0.000        ; 0.080      ; 1.384      ;
; 1.092  ; statectrl:U14|counter[5]         ; statectrl:U14|counter[6]            ; clk_divider:U1|clk_out     ; clk_divider:U1|clk_out ; 0.000        ; 0.080      ; 1.384      ;
; 1.092  ; statectrl:U14|counter[11]        ; statectrl:U14|counter[12]           ; clk_divider:U1|clk_out     ; clk_divider:U1|clk_out ; 0.000        ; 0.080      ; 1.384      ;
; 1.093  ; statectrl:U14|counter[15]        ; statectrl:U14|counter[16]           ; clk_divider:U1|clk_out     ; clk_divider:U1|clk_out ; 0.000        ; 0.080      ; 1.385      ;
; 1.093  ; statectrl:U14|counter[13]        ; statectrl:U14|counter[14]           ; clk_divider:U1|clk_out     ; clk_divider:U1|clk_out ; 0.000        ; 0.080      ; 1.385      ;
; 1.093  ; statectrl:U14|counter[3]         ; statectrl:U14|counter[4]            ; clk_divider:U1|clk_out     ; clk_divider:U1|clk_out ; 0.000        ; 0.080      ; 1.385      ;
; 1.093  ; statectrl:U14|counter[1]         ; statectrl:U14|counter[2]            ; clk_divider:U1|clk_out     ; clk_divider:U1|clk_out ; 0.000        ; 0.080      ; 1.385      ;
; 1.094  ; statectrl:U14|counter[17]        ; statectrl:U14|counter[18]           ; clk_divider:U1|clk_out     ; clk_divider:U1|clk_out ; 0.000        ; 0.080      ; 1.386      ;
; 1.100  ; statectrl:U14|counter[0]         ; statectrl:U14|counter[1]            ; clk_divider:U1|clk_out     ; clk_divider:U1|clk_out ; 0.000        ; 0.080      ; 1.392      ;
; 1.101  ; statectrl:U14|counter[8]         ; statectrl:U14|counter[9]            ; clk_divider:U1|clk_out     ; clk_divider:U1|clk_out ; 0.000        ; 0.080      ; 1.393      ;
; 1.101  ; statectrl:U14|counter[6]         ; statectrl:U14|counter[7]            ; clk_divider:U1|clk_out     ; clk_divider:U1|clk_out ; 0.000        ; 0.080      ; 1.393      ;
; 1.101  ; statectrl:U14|counter[10]        ; statectrl:U14|counter[11]           ; clk_divider:U1|clk_out     ; clk_divider:U1|clk_out ; 0.000        ; 0.080      ; 1.393      ;
; 1.101  ; statectrl:U14|counter[16]        ; statectrl:U14|counter[17]           ; clk_divider:U1|clk_out     ; clk_divider:U1|clk_out ; 0.000        ; 0.080      ; 1.393      ;
; 1.102  ; statectrl:U14|counter[4]         ; statectrl:U14|counter[5]            ; clk_divider:U1|clk_out     ; clk_divider:U1|clk_out ; 0.000        ; 0.080      ; 1.394      ;
; 1.102  ; statectrl:U14|counter[14]        ; statectrl:U14|counter[15]           ; clk_divider:U1|clk_out     ; clk_divider:U1|clk_out ; 0.000        ; 0.080      ; 1.394      ;
; 1.102  ; statectrl:U14|counter[12]        ; statectrl:U14|counter[13]           ; clk_divider:U1|clk_out     ; clk_divider:U1|clk_out ; 0.000        ; 0.080      ; 1.394      ;
; 1.102  ; statectrl:U14|counter[2]         ; statectrl:U14|counter[3]            ; clk_divider:U1|clk_out     ; clk_divider:U1|clk_out ; 0.000        ; 0.080      ; 1.394      ;
; 1.103  ; statectrl:U14|counter[18]        ; statectrl:U14|counter[19]           ; clk_divider:U1|clk_out     ; clk_divider:U1|clk_out ; 0.000        ; 0.080      ; 1.395      ;
; 1.109  ; statectrl:U14|counter[0]         ; statectrl:U14|counter[2]            ; clk_divider:U1|clk_out     ; clk_divider:U1|clk_out ; 0.000        ; 0.080      ; 1.401      ;
; 1.110  ; statectrl:U14|counter[8]         ; statectrl:U14|counter[10]           ; clk_divider:U1|clk_out     ; clk_divider:U1|clk_out ; 0.000        ; 0.080      ; 1.402      ;
; 1.110  ; statectrl:U14|counter[6]         ; statectrl:U14|counter[8]            ; clk_divider:U1|clk_out     ; clk_divider:U1|clk_out ; 0.000        ; 0.080      ; 1.402      ;
; 1.110  ; statectrl:U14|counter[10]        ; statectrl:U14|counter[12]           ; clk_divider:U1|clk_out     ; clk_divider:U1|clk_out ; 0.000        ; 0.080      ; 1.402      ;
; 1.110  ; statectrl:U14|counter[16]        ; statectrl:U14|counter[18]           ; clk_divider:U1|clk_out     ; clk_divider:U1|clk_out ; 0.000        ; 0.080      ; 1.402      ;
; 1.111  ; statectrl:U14|counter[4]         ; statectrl:U14|counter[6]            ; clk_divider:U1|clk_out     ; clk_divider:U1|clk_out ; 0.000        ; 0.080      ; 1.403      ;
; 1.111  ; statectrl:U14|counter[14]        ; statectrl:U14|counter[16]           ; clk_divider:U1|clk_out     ; clk_divider:U1|clk_out ; 0.000        ; 0.080      ; 1.403      ;
; 1.111  ; statectrl:U14|counter[12]        ; statectrl:U14|counter[14]           ; clk_divider:U1|clk_out     ; clk_divider:U1|clk_out ; 0.000        ; 0.080      ; 1.403      ;
; 1.111  ; statectrl:U14|counter[2]         ; statectrl:U14|counter[4]            ; clk_divider:U1|clk_out     ; clk_divider:U1|clk_out ; 0.000        ; 0.080      ; 1.403      ;
; 1.118  ; statectrl:U14|next_state.t16     ; statectrl:U14|current_state.t16     ; clk_divider:U1|clk_out     ; clk_divider:U1|clk_out ; 0.000        ; -0.396     ; 0.934      ;
; 1.132  ; statectrl:U14|current_state.t11  ; statectrl:U14|dbfbin_latch          ; clk_divider:U1|clk_out     ; clk_divider:U1|clk_out ; 0.000        ; 0.080      ; 1.424      ;
; 1.156  ; statectrl:U14|counter[19]        ; statectrl:U14|counter[18]           ; clk_divider:U1|clk_out     ; clk_divider:U1|clk_out ; 0.000        ; 0.080      ; 1.448      ;
; 1.156  ; statectrl:U14|counter[19]        ; statectrl:U14|counter[17]           ; clk_divider:U1|clk_out     ; clk_divider:U1|clk_out ; 0.000        ; 0.080      ; 1.448      ;
+--------+----------------------------------+-------------------------------------+----------------------------+------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'ir:U5|instruction[10]'                                                                                                    ;
+--------+---------------------------+---------------------+----------------------------+-----------------------+--------------+------------+------------+
; Slack  ; From Node                 ; To Node             ; Launch Clock               ; Latch Clock           ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------+---------------------+----------------------------+-----------------------+--------------+------------+------------+
; -0.653 ; statectrl:U14|ramrd_latch ; gr:U12|gra_latch[0] ; statectrl:U14|ramrd_latch  ; ir:U5|instruction[10] ; 0.000        ; 5.499      ; 5.329      ;
; -0.556 ; statectrl:U14|ramrd_latch ; gr:U12|gra_latch[7] ; statectrl:U14|ramrd_latch  ; ir:U5|instruction[10] ; 0.000        ; 5.505      ; 5.432      ;
; -0.534 ; statectrl:U14|ramrd_latch ; gr:U12|gra_latch[3] ; statectrl:U14|ramrd_latch  ; ir:U5|instruction[10] ; 0.000        ; 5.498      ; 5.447      ;
; -0.512 ; statectrl:U14|ramrd_latch ; gr:U12|gra_latch[2] ; statectrl:U14|ramrd_latch  ; ir:U5|instruction[10] ; 0.000        ; 5.498      ; 5.469      ;
; -0.447 ; statectrl:U14|ramrd_latch ; gr:U12|gra_latch[5] ; statectrl:U14|ramrd_latch  ; ir:U5|instruction[10] ; 0.000        ; 5.505      ; 5.541      ;
; -0.445 ; statectrl:U14|ramrd_latch ; gr:U12|gra_latch[6] ; statectrl:U14|ramrd_latch  ; ir:U5|instruction[10] ; 0.000        ; 5.499      ; 5.537      ;
; -0.392 ; statectrl:U14|ramrd_latch ; gr:U12|grb_latch[3] ; statectrl:U14|ramrd_latch  ; ir:U5|instruction[10] ; 0.000        ; 5.408      ; 5.499      ;
; -0.368 ; statectrl:U14|ramrd_latch ; gr:U12|grb_latch[0] ; statectrl:U14|ramrd_latch  ; ir:U5|instruction[10] ; 0.000        ; 5.407      ; 5.522      ;
; -0.351 ; statectrl:U14|ramrd_latch ; gr:U12|gra_latch[4] ; statectrl:U14|ramrd_latch  ; ir:U5|instruction[10] ; 0.000        ; 5.495      ; 5.627      ;
; -0.233 ; statectrl:U14|ramrd_latch ; gr:U12|grb_latch[6] ; statectrl:U14|ramrd_latch  ; ir:U5|instruction[10] ; 0.000        ; 5.407      ; 5.657      ;
; -0.200 ; statectrl:U14|ramrd_latch ; gr:U12|grc_latch[0] ; statectrl:U14|ramrd_latch  ; ir:U5|instruction[10] ; 0.000        ; 5.121      ; 5.404      ;
; -0.141 ; statectrl:U14|ramrd_latch ; gr:U12|grb_latch[5] ; statectrl:U14|ramrd_latch  ; ir:U5|instruction[10] ; 0.000        ; 5.417      ; 5.759      ;
; -0.119 ; statectrl:U14|ramrd_latch ; gr:U12|grd_latch[0] ; statectrl:U14|ramrd_latch  ; ir:U5|instruction[10] ; 0.000        ; 5.470      ; 5.834      ;
; -0.117 ; statectrl:U14|ramrd_latch ; gr:U12|gra_latch[1] ; statectrl:U14|ramrd_latch  ; ir:U5|instruction[10] ; 0.000        ; 5.497      ; 5.863      ;
; -0.113 ; statectrl:U14|ramrd_latch ; gr:U12|grb_latch[4] ; statectrl:U14|ramrd_latch  ; ir:U5|instruction[10] ; 0.000        ; 5.407      ; 5.777      ;
; -0.110 ; statectrl:U14|ramrd_latch ; gr:U12|grb_latch[7] ; statectrl:U14|ramrd_latch  ; ir:U5|instruction[10] ; 0.000        ; 5.417      ; 5.790      ;
; -0.015 ; statectrl:U14|ramrd_latch ; gr:U12|grc_latch[0] ; statectrl:U14|ramrd_latch  ; ir:U5|instruction[10] ; 0.000        ; 5.292      ; 5.760      ;
; -0.013 ; statectrl:U14|ramrd_latch ; gr:U12|grc_latch[3] ; statectrl:U14|ramrd_latch  ; ir:U5|instruction[10] ; 0.000        ; 5.121      ; 5.591      ;
; -0.009 ; statectrl:U14|ramrd_latch ; gr:U12|grb_latch[1] ; statectrl:U14|ramrd_latch  ; ir:U5|instruction[10] ; 0.000        ; 5.408      ; 5.882      ;
; -0.007 ; statectrl:U14|ramrd_latch ; gr:U12|grb_latch[2] ; statectrl:U14|ramrd_latch  ; ir:U5|instruction[10] ; 0.000        ; 5.407      ; 5.883      ;
; -0.006 ; statectrl:U14|ramrd_latch ; gr:U12|grc_latch[6] ; statectrl:U14|ramrd_latch  ; ir:U5|instruction[10] ; 0.000        ; 5.122      ; 5.599      ;
; 0.001  ; pc:U7|addr_latch[2]       ; gr:U12|grd_latch[2] ; statectrl:U14|nextn_latch  ; ir:U5|instruction[10] ; 0.000        ; 3.596      ; 3.819      ;
; 0.014  ; statectrl:U14|ramrd_latch ; gr:U12|grd_latch[0] ; statectrl:U14|ramrd_latch  ; ir:U5|instruction[10] ; -0.500       ; 5.470      ; 5.467      ;
; 0.069  ; statectrl:U14|ramrd_latch ; gr:U12|grd_latch[2] ; statectrl:U14|ramrd_latch  ; ir:U5|instruction[10] ; 0.000        ; 5.470      ; 6.022      ;
; 0.114  ; pc:U7|addr_latch[1]       ; gr:U12|grb_latch[1] ; statectrl:U14|nextn_latch  ; ir:U5|instruction[10] ; 0.000        ; 3.393      ; 3.729      ;
; 0.116  ; statectrl:U14|ramrd_latch ; gr:U12|grb_latch[3] ; statectrl:U14|ramrd_latch  ; ir:U5|instruction[10] ; 0.000        ; 5.267      ; 5.866      ;
; 0.118  ; statectrl:U14|ramrd_latch ; gr:U12|grc_latch[6] ; statectrl:U14|ramrd_latch  ; ir:U5|instruction[10] ; 0.000        ; 5.293      ; 5.894      ;
; 0.129  ; statectrl:U14|ramrd_latch ; gr:U12|grc_latch[0] ; statectrl:U14|ramrd_latch  ; ir:U5|instruction[10] ; -0.500       ; 5.292      ; 5.404      ;
; 0.136  ; statectrl:U14|ramrd_latch ; gr:U12|grd_latch[3] ; statectrl:U14|ramrd_latch  ; ir:U5|instruction[10] ; 0.000        ; 5.470      ; 6.089      ;
; 0.136  ; statectrl:U14|ramrd_latch ; gr:U12|gra_latch[0] ; statectrl:U14|ramrd_latch  ; ir:U5|instruction[10] ; -0.500       ; 5.499      ; 5.618      ;
; 0.143  ; pc:U7|addr_latch[0]       ; gr:U12|grd_latch[0] ; statectrl:U14|nextn_latch  ; ir:U5|instruction[10] ; 0.000        ; 3.596      ; 3.961      ;
; 0.144  ; statectrl:U14|ramrd_latch ; gr:U12|grb_latch[0] ; statectrl:U14|ramrd_latch  ; ir:U5|instruction[10] ; 0.000        ; 5.266      ; 5.893      ;
; 0.150  ; statectrl:U14|ramrd_latch ; gr:U12|grc_latch[5] ; statectrl:U14|ramrd_latch  ; ir:U5|instruction[10] ; 0.000        ; 5.129      ; 5.762      ;
; 0.157  ; statectrl:U14|ramrd_latch ; gr:U12|grc_latch[7] ; statectrl:U14|ramrd_latch  ; ir:U5|instruction[10] ; 0.000        ; 5.129      ; 5.769      ;
; 0.162  ; statectrl:U14|ramrd_latch ; gr:U12|grd_latch[2] ; statectrl:U14|ramrd_latch  ; ir:U5|instruction[10] ; -0.500       ; 5.470      ; 5.615      ;
; 0.165  ; statectrl:U14|ramrd_latch ; gr:U12|grd_latch[5] ; statectrl:U14|ramrd_latch  ; ir:U5|instruction[10] ; 0.000        ; 5.480      ; 6.128      ;
; 0.182  ; statectrl:U14|ramrd_latch ; gr:U12|grd_latch[7] ; statectrl:U14|ramrd_latch  ; ir:U5|instruction[10] ; 0.000        ; 5.480      ; 6.145      ;
; 0.182  ; statectrl:U14|ramrd_latch ; gr:U12|grc_latch[2] ; statectrl:U14|ramrd_latch  ; ir:U5|instruction[10] ; 0.000        ; 5.121      ; 5.786      ;
; 0.191  ; pc:U7|addr_latch[1]       ; gr:U12|grd_latch[1] ; statectrl:U14|nextn_latch  ; ir:U5|instruction[10] ; 0.000        ; 3.596      ; 4.009      ;
; 0.204  ; statectrl:U14|ramrd_latch ; gr:U12|grc_latch[3] ; statectrl:U14|ramrd_latch  ; ir:U5|instruction[10] ; 0.000        ; 5.292      ; 5.979      ;
; 0.213  ; statectrl:U14|ramrd_latch ; gr:U12|grd_latch[6] ; statectrl:U14|ramrd_latch  ; ir:U5|instruction[10] ; 0.000        ; 5.470      ; 6.166      ;
; 0.240  ; pc:U7|addr_latch[7]       ; gr:U12|grd_latch[7] ; statectrl:U14|nextn_latch  ; ir:U5|instruction[10] ; 0.000        ; 3.606      ; 4.068      ;
; 0.241  ; pc:U7|addr_latch[6]       ; gr:U12|grc_latch[6] ; statectrl:U14|nextn_latch  ; ir:U5|instruction[10] ; 0.000        ; 3.419      ; 3.882      ;
; 0.249  ; statectrl:U14|ramrd_latch ; gr:U12|grb_latch[3] ; statectrl:U14|ramrd_latch  ; ir:U5|instruction[10] ; -0.500       ; 5.267      ; 5.499      ;
; 0.254  ; statectrl:U14|ramrd_latch ; gr:U12|grb_latch[6] ; statectrl:U14|ramrd_latch  ; ir:U5|instruction[10] ; 0.000        ; 5.266      ; 6.003      ;
; 0.258  ; pc:U7|addr_latch[0]       ; gr:U12|grc_latch[0] ; statectrl:U14|nextn_latch  ; ir:U5|instruction[10] ; 0.000        ; 3.418      ; 3.898      ;
; 0.260  ; pc:U7|addr_latch[1]       ; gr:U12|grc_latch[1] ; statectrl:U14|nextn_latch  ; ir:U5|instruction[10] ; 0.000        ; 3.417      ; 3.899      ;
; 0.273  ; statectrl:U14|ramrd_latch ; gr:U12|grb_latch[0] ; statectrl:U14|ramrd_latch  ; ir:U5|instruction[10] ; -0.500       ; 5.266      ; 5.522      ;
; 0.274  ; statectrl:U14|ramrd_latch ; gr:U12|grd_latch[3] ; statectrl:U14|ramrd_latch  ; ir:U5|instruction[10] ; -0.500       ; 5.470      ; 5.727      ;
; 0.295  ; statectrl:U14|ramrd_latch ; gr:U12|grd_latch[5] ; statectrl:U14|ramrd_latch  ; ir:U5|instruction[10] ; -0.500       ; 5.480      ; 5.758      ;
; 0.305  ; pc:U7|addr_latch[5]       ; gr:U12|grd_latch[5] ; statectrl:U14|nextn_latch  ; ir:U5|instruction[10] ; 0.000        ; 3.606      ; 4.133      ;
; 0.316  ; statectrl:U14|ramrd_latch ; gr:U12|grc_latch[3] ; statectrl:U14|ramrd_latch  ; ir:U5|instruction[10] ; -0.500       ; 5.292      ; 5.591      ;
; 0.323  ; statectrl:U14|ramrd_latch ; gr:U12|grc_latch[6] ; statectrl:U14|ramrd_latch  ; ir:U5|instruction[10] ; -0.500       ; 5.293      ; 5.599      ;
; 0.326  ; pc:U7|addr_latch[6]       ; gr:U12|grb_latch[6] ; statectrl:U14|nextn_latch  ; ir:U5|instruction[10] ; 0.000        ; 3.392      ; 3.940      ;
; 0.327  ; pc:U7|addr_latch[2]       ; gr:U12|gra_latch[2] ; statectrl:U14|nextn_latch  ; ir:U5|instruction[10] ; -0.500       ; 3.624      ; 3.673      ;
; 0.328  ; statectrl:U14|ramrd_latch ; gr:U12|grd_latch[7] ; statectrl:U14|ramrd_latch  ; ir:U5|instruction[10] ; -0.500       ; 5.480      ; 5.791      ;
; 0.338  ; pc:U7|addr_latch[6]       ; gr:U12|grd_latch[6] ; statectrl:U14|nextn_latch  ; ir:U5|instruction[10] ; 0.000        ; 3.596      ; 4.156      ;
; 0.341  ; statectrl:U14|ramrd_latch ; gr:U12|gra_latch[2] ; statectrl:U14|ramrd_latch  ; ir:U5|instruction[10] ; -0.500       ; 5.498      ; 5.822      ;
; 0.343  ; statectrl:U14|ramrd_latch ; gr:U12|gra_latch[7] ; statectrl:U14|ramrd_latch  ; ir:U5|instruction[10] ; -0.500       ; 5.505      ; 5.831      ;
; 0.345  ; statectrl:U14|ramrd_latch ; gr:U12|gra_latch[3] ; statectrl:U14|ramrd_latch  ; ir:U5|instruction[10] ; -0.500       ; 5.498      ; 5.826      ;
; 0.350  ; pc:U7|addr_latch[2]       ; gr:U12|grc_latch[2] ; statectrl:U14|nextn_latch  ; ir:U5|instruction[10] ; 0.000        ; 3.418      ; 3.990      ;
; 0.353  ; statectrl:U14|ramrd_latch ; gr:U12|gra_latch[6] ; statectrl:U14|ramrd_latch  ; ir:U5|instruction[10] ; -0.500       ; 5.499      ; 5.835      ;
; 0.354  ; statectrl:U14|ramrd_latch ; gr:U12|grc_latch[5] ; statectrl:U14|ramrd_latch  ; ir:U5|instruction[10] ; 0.000        ; 5.300      ; 6.137      ;
; 0.356  ; pc:U7|addr_latch[7]       ; gr:U12|gra_latch[7] ; statectrl:U14|nextn_latch  ; ir:U5|instruction[10] ; -0.500       ; 3.631      ; 3.709      ;
; 0.360  ; statectrl:U14|ramrd_latch ; gr:U12|grc_latch[7] ; statectrl:U14|ramrd_latch  ; ir:U5|instruction[10] ; 0.000        ; 5.300      ; 6.143      ;
; 0.365  ; pc:U7|addr_latch[1]       ; gr:U12|gra_latch[1] ; statectrl:U14|nextn_latch  ; ir:U5|instruction[10] ; -0.500       ; 3.623      ; 3.710      ;
; 0.369  ; statectrl:U14|ramrd_latch ; gr:U12|grb_latch[5] ; statectrl:U14|ramrd_latch  ; ir:U5|instruction[10] ; 0.000        ; 5.276      ; 6.128      ;
; 0.370  ; statectrl:U14|ramrd_latch ; gr:U12|gra_latch[5] ; statectrl:U14|ramrd_latch  ; ir:U5|instruction[10] ; -0.500       ; 5.505      ; 5.858      ;
; 0.374  ; ir:U5|instruction[7]      ; gr:U12|grd_latch[7] ; statectrl:U14|enirin_latch ; ir:U5|instruction[10] ; 0.000        ; 3.529      ; 4.125      ;
; 0.382  ; statectrl:U14|ramrd_latch ; gr:U12|grd_latch[4] ; statectrl:U14|ramrd_latch  ; ir:U5|instruction[10] ; 0.000        ; 5.470      ; 6.335      ;
; 0.386  ; statectrl:U14|ramrd_latch ; gr:U12|grb_latch[7] ; statectrl:U14|ramrd_latch  ; ir:U5|instruction[10] ; 0.000        ; 5.276      ; 6.145      ;
; 0.390  ; statectrl:U14|ramrd_latch ; gr:U12|grb_latch[4] ; statectrl:U14|ramrd_latch  ; ir:U5|instruction[10] ; 0.000        ; 5.266      ; 6.139      ;
; 0.398  ; pc:U7|addr_latch[7]       ; gr:U12|grc_latch[7] ; statectrl:U14|nextn_latch  ; ir:U5|instruction[10] ; 0.000        ; 3.426      ; 4.046      ;
; 0.402  ; pc:U7|addr_latch[0]       ; gr:U12|grb_latch[0] ; statectrl:U14|nextn_latch  ; ir:U5|instruction[10] ; 0.000        ; 3.392      ; 4.016      ;
; 0.407  ; ir:U5|instruction[10]     ; gr:U12|gra_latch[1] ; ir:U5|instruction[10]      ; ir:U5|instruction[10] ; 0.000        ; 5.497      ; 6.377      ;
; 0.408  ; statectrl:U14|ramrd_latch ; gr:U12|grb_latch[6] ; statectrl:U14|ramrd_latch  ; ir:U5|instruction[10] ; -0.500       ; 5.266      ; 5.657      ;
; 0.409  ; statectrl:U14|ramrd_latch ; gr:U12|grc_latch[2] ; statectrl:U14|ramrd_latch  ; ir:U5|instruction[10] ; 0.000        ; 5.292      ; 6.184      ;
; 0.412  ; statectrl:U14|ramrd_latch ; gr:U12|grc_latch[4] ; statectrl:U14|ramrd_latch  ; ir:U5|instruction[10] ; 0.000        ; 5.119      ; 6.014      ;
; 0.420  ; statectrl:U14|ramrd_latch ; gr:U12|grd_latch[6] ; statectrl:U14|ramrd_latch  ; ir:U5|instruction[10] ; -0.500       ; 5.470      ; 5.873      ;
; 0.420  ; ir:U5|instruction[10]     ; gr:U12|gra_latch[3] ; ir:U5|instruction[10]      ; ir:U5|instruction[10] ; 0.000        ; 5.498      ; 6.391      ;
; 0.442  ; statectrl:U14|ramrd_latch ; gr:U12|grb_latch[1] ; statectrl:U14|ramrd_latch  ; ir:U5|instruction[10] ; 0.000        ; 5.267      ; 6.192      ;
; 0.443  ; pc:U7|addr_latch[7]       ; gr:U12|grb_latch[7] ; statectrl:U14|nextn_latch  ; ir:U5|instruction[10] ; 0.000        ; 3.402      ; 4.067      ;
; 0.449  ; statectrl:U14|ramrd_latch ; gr:U12|grc_latch[1] ; statectrl:U14|ramrd_latch  ; ir:U5|instruction[10] ; 0.000        ; 5.120      ; 6.052      ;
; 0.458  ; ir:U5|instruction[6]      ; gr:U12|grc_latch[6] ; statectrl:U14|enirin_latch ; ir:U5|instruction[10] ; 0.000        ; 3.590      ; 4.270      ;
; 0.464  ; statectrl:U14|ramrd_latch ; gr:U12|gra_latch[4] ; statectrl:U14|ramrd_latch  ; ir:U5|instruction[10] ; -0.500       ; 5.495      ; 5.942      ;
; 0.473  ; pc:U7|addr_latch[2]       ; gr:U12|grb_latch[2] ; statectrl:U14|nextn_latch  ; ir:U5|instruction[10] ; 0.000        ; 3.392      ; 4.087      ;
; 0.473  ; pc:U7|addr_latch[1]       ; gr:U12|grb_latch[1] ; statectrl:U14|nextn_latch  ; ir:U5|instruction[10] ; -0.500       ; 3.534      ; 3.729      ;
; 0.473  ; pc:U7|addr_latch[6]       ; gr:U12|gra_latch[6] ; statectrl:U14|nextn_latch  ; ir:U5|instruction[10] ; -0.500       ; 3.625      ; 3.820      ;
; 0.475  ; statectrl:U14|ramrd_latch ; gr:U12|grb_latch[3] ; statectrl:U14|ramrd_latch  ; ir:U5|instruction[10] ; -0.500       ; 5.408      ; 5.866      ;
; 0.476  ; pc:U7|addr_latch[0]       ; gr:U12|gra_latch[0] ; statectrl:U14|nextn_latch  ; ir:U5|instruction[10] ; -0.500       ; 3.625      ; 3.823      ;
; 0.479  ; statectrl:U14|ramrd_latch ; gr:U12|grc_latch[5] ; statectrl:U14|ramrd_latch  ; ir:U5|instruction[10] ; -0.500       ; 5.300      ; 5.762      ;
; 0.486  ; statectrl:U14|ramrd_latch ; gr:U12|grc_latch[7] ; statectrl:U14|ramrd_latch  ; ir:U5|instruction[10] ; -0.500       ; 5.300      ; 5.769      ;
; 0.489  ; pc:U7|addr_latch[5]       ; gr:U12|grc_latch[5] ; statectrl:U14|nextn_latch  ; ir:U5|instruction[10] ; 0.000        ; 3.426      ; 4.137      ;
; 0.490  ; ir:U5|instruction[7]      ; gr:U12|gra_latch[7] ; statectrl:U14|enirin_latch ; ir:U5|instruction[10] ; -0.500       ; 3.554      ; 3.766      ;
; 0.500  ; statectrl:U14|ramrd_latch ; gr:U12|grb_latch[5] ; statectrl:U14|ramrd_latch  ; ir:U5|instruction[10] ; -0.500       ; 5.276      ; 5.759      ;
; 0.503  ; statectrl:U14|ramrd_latch ; gr:U12|grb_latch[0] ; statectrl:U14|ramrd_latch  ; ir:U5|instruction[10] ; -0.500       ; 5.407      ; 5.893      ;
; 0.510  ; pc:U7|addr_latch[5]       ; gr:U12|grb_latch[5] ; statectrl:U14|nextn_latch  ; ir:U5|instruction[10] ; 0.000        ; 3.402      ; 4.134      ;
; 0.511  ; statectrl:U14|ramrd_latch ; gr:U12|grc_latch[2] ; statectrl:U14|ramrd_latch  ; ir:U5|instruction[10] ; -0.500       ; 5.292      ; 5.786      ;
; 0.515  ; ir:U5|instruction[10]     ; gr:U12|grb_latch[1] ; ir:U5|instruction[10]      ; ir:U5|instruction[10] ; 0.000        ; 5.408      ; 6.396      ;
; 0.518  ; statectrl:U14|ramrd_latch ; gr:U12|grb_latch[2] ; statectrl:U14|ramrd_latch  ; ir:U5|instruction[10] ; 0.000        ; 5.266      ; 6.267      ;
+--------+---------------------------+---------------------+----------------------------+-----------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'statectrl:U14|dbfbin_latch'                                                                                                                                                                                   ;
+--------+---------------------------------------------------------------------------------------------------+----------------------------+----------------------------+----------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                         ; To Node                    ; Launch Clock               ; Latch Clock                ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------------------------------------------------------------+----------------------------+----------------------------+----------------------------+--------------+------------+------------+
; -0.008 ; statectrl:U14|dbfbin_latch                                                                        ; dbufferb:U10|data_latch[2] ; statectrl:U14|dbfbin_latch ; statectrl:U14|dbfbin_latch ; 0.000        ; 4.397      ; 4.650      ;
; 0.021  ; statectrl:U14|dbfbin_latch                                                                        ; dbufferb:U10|data_latch[6] ; statectrl:U14|dbfbin_latch ; statectrl:U14|dbfbin_latch ; 0.000        ; 4.375      ; 4.657      ;
; 0.035  ; statectrl:U14|ramrd_latch                                                                         ; dbufferb:U10|data_latch[6] ; statectrl:U14|ramrd_latch  ; statectrl:U14|dbfbin_latch ; 0.000        ; 4.375      ; 4.681      ;
; 0.257  ; alu:U8|alu_result_latch[2]                                                                        ; dbufferb:U10|data_latch[2] ; statectrl:U14|enalu_latch  ; statectrl:U14|dbfbin_latch ; -0.500       ; 2.483      ; 2.260      ;
; 0.297  ; statectrl:U14|dbfbin_latch                                                                        ; dbufferb:U10|data_latch[5] ; statectrl:U14|dbfbin_latch ; statectrl:U14|dbfbin_latch ; 0.000        ; 4.107      ; 4.665      ;
; 0.326  ; statectrl:U14|dbfbin_latch                                                                        ; dbufferb:U10|data_latch[3] ; statectrl:U14|dbfbin_latch ; statectrl:U14|dbfbin_latch ; 0.000        ; 4.110      ; 4.697      ;
; 0.379  ; statectrl:U14|dbfbin_latch                                                                        ; dbufferb:U10|data_latch[4] ; statectrl:U14|dbfbin_latch ; statectrl:U14|dbfbin_latch ; 0.000        ; 4.095      ; 4.735      ;
; 0.396  ; statectrl:U14|dbfbin_latch                                                                        ; dbufferb:U10|data_latch[0] ; statectrl:U14|dbfbin_latch ; statectrl:U14|dbfbin_latch ; 0.000        ; 4.112      ; 4.769      ;
; 0.428  ; statectrl:U14|ramrd_latch                                                                         ; dbufferb:U10|data_latch[4] ; statectrl:U14|ramrd_latch  ; statectrl:U14|dbfbin_latch ; 0.000        ; 4.095      ; 4.794      ;
; 0.483  ; statectrl:U14|dbfbin_latch                                                                        ; dbufferb:U10|data_latch[1] ; statectrl:U14|dbfbin_latch ; statectrl:U14|dbfbin_latch ; 0.000        ; 4.110      ; 4.854      ;
; 0.521  ; statectrl:U14|dbfbin_latch                                                                        ; dbufferb:U10|data_latch[7] ; statectrl:U14|dbfbin_latch ; statectrl:U14|dbfbin_latch ; 0.000        ; 4.107      ; 4.889      ;
; 0.572  ; statectrl:U14|ramrd_latch                                                                         ; dbufferb:U10|data_latch[7] ; statectrl:U14|ramrd_latch  ; statectrl:U14|dbfbin_latch ; 0.000        ; 4.107      ; 4.950      ;
; 0.572  ; statectrl:U14|ramrd_latch                                                                         ; dbufferb:U10|data_latch[5] ; statectrl:U14|ramrd_latch  ; statectrl:U14|dbfbin_latch ; 0.000        ; 4.107      ; 4.950      ;
; 0.729  ; alu:U8|alu_result_latch[0]                                                                        ; dbufferb:U10|data_latch[0] ; statectrl:U14|enalu_latch  ; statectrl:U14|dbfbin_latch ; -0.500       ; 2.198      ; 2.447      ;
; 0.758  ; statectrl:U14|dbfbin_latch                                                                        ; dbufferb:U10|data_latch[6] ; statectrl:U14|dbfbin_latch ; statectrl:U14|dbfbin_latch ; -0.500       ; 4.375      ; 4.914      ;
; 0.777  ; statectrl:U14|ramrd_latch                                                                         ; dbufferb:U10|data_latch[3] ; statectrl:U14|ramrd_latch  ; statectrl:U14|dbfbin_latch ; 0.000        ; 4.110      ; 5.158      ;
; 0.782  ; alu:U8|alu_result_latch[6]                                                                        ; dbufferb:U10|data_latch[6] ; statectrl:U14|enalu_latch  ; statectrl:U14|dbfbin_latch ; -0.500       ; 2.099      ; 2.401      ;
; 0.794  ; alu:U8|alu_result_latch[3]                                                                        ; dbufferb:U10|data_latch[3] ; statectrl:U14|enalu_latch  ; statectrl:U14|dbfbin_latch ; -0.500       ; 2.244      ; 2.558      ;
; 0.802  ; statectrl:U14|ramrd_latch                                                                         ; dbufferb:U10|data_latch[6] ; statectrl:U14|ramrd_latch  ; statectrl:U14|dbfbin_latch ; -0.500       ; 4.375      ; 4.948      ;
; 0.803  ; statectrl:U14|dbfbin_latch                                                                        ; dbufferb:U10|data_latch[2] ; statectrl:U14|dbfbin_latch ; statectrl:U14|dbfbin_latch ; -0.500       ; 4.397      ; 4.981      ;
; 0.945  ; alu:U8|alu_result_latch[7]                                                                        ; dbufferb:U10|data_latch[7] ; statectrl:U14|enalu_latch  ; statectrl:U14|dbfbin_latch ; -0.500       ; 1.818      ; 2.283      ;
; 0.950  ; statectrl:U14|dbfbin_latch                                                                        ; dbufferb:U10|data_latch[3] ; statectrl:U14|dbfbin_latch ; statectrl:U14|dbfbin_latch ; -0.500       ; 4.110      ; 4.841      ;
; 0.982  ; alu:U8|alu_result_latch[1]                                                                        ; dbufferb:U10|data_latch[1] ; statectrl:U14|enalu_latch  ; statectrl:U14|dbfbin_latch ; -0.500       ; 2.196      ; 2.698      ;
; 1.024  ; statectrl:U14|dbfbin_latch                                                                        ; dbufferb:U10|data_latch[5] ; statectrl:U14|dbfbin_latch ; statectrl:U14|dbfbin_latch ; -0.500       ; 4.107      ; 4.912      ;
; 1.053  ; statectrl:U14|dbfbin_latch                                                                        ; dbufferb:U10|data_latch[4] ; statectrl:U14|dbfbin_latch ; statectrl:U14|dbfbin_latch ; -0.500       ; 4.095      ; 4.929      ;
; 1.087  ; statectrl:U14|ramrd_latch                                                                         ; dbufferb:U10|data_latch[2] ; statectrl:U14|ramrd_latch  ; statectrl:U14|dbfbin_latch ; 0.000        ; 4.397      ; 5.755      ;
; 1.107  ; statectrl:U14|dbfbin_latch                                                                        ; dbufferb:U10|data_latch[1] ; statectrl:U14|dbfbin_latch ; statectrl:U14|dbfbin_latch ; -0.500       ; 4.110      ; 4.998      ;
; 1.114  ; alu:U8|alu_result_latch[5]                                                                        ; dbufferb:U10|data_latch[5] ; statectrl:U14|enalu_latch  ; statectrl:U14|dbfbin_latch ; -0.500       ; 1.831      ; 2.465      ;
; 1.121  ; statectrl:U14|ramrd_latch                                                                         ; dbufferb:U10|data_latch[4] ; statectrl:U14|ramrd_latch  ; statectrl:U14|dbfbin_latch ; -0.500       ; 4.095      ; 4.987      ;
; 1.146  ; alu:U8|alu_result_latch[4]                                                                        ; dbufferb:U10|data_latch[4] ; statectrl:U14|enalu_latch  ; statectrl:U14|dbfbin_latch ; -0.500       ; 1.754      ; 2.420      ;
; 1.147  ; statectrl:U14|dbfbin_latch                                                                        ; dbufferb:U10|data_latch[7] ; statectrl:U14|dbfbin_latch ; statectrl:U14|dbfbin_latch ; -0.500       ; 4.107      ; 5.035      ;
; 1.241  ; statectrl:U14|ramrd_latch                                                                         ; dbufferb:U10|data_latch[0] ; statectrl:U14|ramrd_latch  ; statectrl:U14|dbfbin_latch ; 0.000        ; 4.112      ; 5.624      ;
; 1.253  ; statectrl:U14|dbfbin_latch                                                                        ; dbufferb:U10|data_latch[0] ; statectrl:U14|dbfbin_latch ; statectrl:U14|dbfbin_latch ; -0.500       ; 4.112      ; 5.146      ;
; 1.313  ; statectrl:U14|ramrd_latch                                                                         ; dbufferb:U10|data_latch[7] ; statectrl:U14|ramrd_latch  ; statectrl:U14|dbfbin_latch ; -0.500       ; 4.107      ; 5.191      ;
; 1.320  ; statectrl:U14|ramrd_latch                                                                         ; dbufferb:U10|data_latch[5] ; statectrl:U14|ramrd_latch  ; statectrl:U14|dbfbin_latch ; -0.500       ; 4.107      ; 5.198      ;
; 1.339  ; statectrl:U14|dbfbout_latch                                                                       ; dbufferb:U10|data_latch[6] ; clk_divider:U1|clk_out     ; statectrl:U14|dbfbin_latch ; -0.500       ; 2.070      ; 2.929      ;
; 1.494  ; ir:U5|instruction[10]                                                                             ; dbufferb:U10|data_latch[6] ; ir:U5|instruction[10]      ; statectrl:U14|dbfbin_latch ; 0.000        ; 4.375      ; 6.150      ;
; 1.574  ; statectrl:U14|ramrd_latch                                                                         ; dbufferb:U10|data_latch[3] ; statectrl:U14|ramrd_latch  ; statectrl:U14|dbfbin_latch ; -0.500       ; 4.110      ; 5.455      ;
; 1.603  ; pc:U7|addr_latch[6]                                                                               ; dbufferb:U10|data_latch[6] ; statectrl:U14|nextn_latch  ; statectrl:U14|dbfbin_latch ; -0.500       ; 2.501      ; 3.614      ;
; 1.635  ; dbufferb:U10|data_latch[4]                                                                        ; dbufferb:U10|data_latch[4] ; statectrl:U14|enalu_latch  ; statectrl:U14|dbfbin_latch ; 0.000        ; 0.288      ; 1.943      ;
; 1.656  ; dbufferb:U10|data_latch[6]                                                                        ; dbufferb:U10|data_latch[6] ; statectrl:U14|enalu_latch  ; statectrl:U14|dbfbin_latch ; 0.000        ; 0.305      ; 1.981      ;
; 1.662  ; statectrl:U14|ramrd_latch                                                                         ; dbufferb:U10|data_latch[1] ; statectrl:U14|ramrd_latch  ; statectrl:U14|dbfbin_latch ; 0.000        ; 4.110      ; 6.043      ;
; 1.697  ; dbufferb:U10|data_latch[5]                                                                        ; dbufferb:U10|data_latch[5] ; statectrl:U14|enalu_latch  ; statectrl:U14|dbfbin_latch ; 0.000        ; 0.289      ; 2.006      ;
; 1.711  ; ir:U5|instruction[10]                                                                             ; dbufferb:U10|data_latch[3] ; ir:U5|instruction[10]      ; statectrl:U14|dbfbin_latch ; 0.000        ; 4.110      ; 6.102      ;
; 1.747  ; ir:U5|instruction[10]                                                                             ; dbufferb:U10|data_latch[4] ; ir:U5|instruction[10]      ; statectrl:U14|dbfbin_latch ; 0.000        ; 4.095      ; 6.123      ;
; 1.778  ; pc:U7|addr_latch[5]                                                                               ; dbufferb:U10|data_latch[5] ; statectrl:U14|nextn_latch  ; statectrl:U14|dbfbin_latch ; -0.500       ; 2.233      ; 3.521      ;
; 1.820  ; ir:U5|instruction[6]                                                                              ; dbufferb:U10|data_latch[6] ; statectrl:U14|enirin_latch ; statectrl:U14|dbfbin_latch ; -0.500       ; 2.672      ; 4.002      ;
; 1.889  ; dbufferb:U10|data_latch[4]                                                                        ; dbufferb:U10|data_latch[4] ; statectrl:U14|dbfbin_latch ; statectrl:U14|dbfbin_latch ; 0.000        ; 0.054      ; 1.943      ;
; 1.910  ; dbufferb:U10|data_latch[6]                                                                        ; dbufferb:U10|data_latch[6] ; statectrl:U14|dbfbin_latch ; statectrl:U14|dbfbin_latch ; 0.000        ; 0.071      ; 1.981      ;
; 1.926  ; pc:U7|addr_latch[2]                                                                               ; dbufferb:U10|data_latch[2] ; statectrl:U14|nextn_latch  ; statectrl:U14|dbfbin_latch ; -0.500       ; 2.523      ; 3.959      ;
; 1.927  ; pc:U7|addr_latch[7]                                                                               ; dbufferb:U10|data_latch[7] ; statectrl:U14|nextn_latch  ; statectrl:U14|dbfbin_latch ; -0.500       ; 2.233      ; 3.670      ;
; 1.932  ; statectrl:U14|dbfbout_latch                                                                       ; dbufferb:U10|data_latch[4] ; clk_divider:U1|clk_out     ; statectrl:U14|dbfbin_latch ; -0.500       ; 1.790      ; 3.242      ;
; 1.951  ; dbufferb:U10|data_latch[5]                                                                        ; dbufferb:U10|data_latch[5] ; statectrl:U14|dbfbin_latch ; statectrl:U14|dbfbin_latch ; 0.000        ; 0.055      ; 2.006      ;
; 2.037  ; statectrl:U14|ramrd_latch                                                                         ; dbufferb:U10|data_latch[2] ; statectrl:U14|ramrd_latch  ; statectrl:U14|dbfbin_latch ; -0.500       ; 4.397      ; 6.205      ;
; 2.045  ; ir:U5|instruction[10]                                                                             ; dbufferb:U10|data_latch[5] ; ir:U5|instruction[10]      ; statectrl:U14|dbfbin_latch ; 0.000        ; 4.107      ; 6.433      ;
; 2.050  ; ir:U5|instruction[10]                                                                             ; dbufferb:U10|data_latch[6] ; ir:U5|instruction[10]      ; statectrl:U14|dbfbin_latch ; -0.500       ; 4.375      ; 6.206      ;
; 2.061  ; ir:U5|instruction[7]                                                                              ; dbufferb:U10|data_latch[7] ; statectrl:U14|enirin_latch ; statectrl:U14|dbfbin_latch ; -0.500       ; 2.156      ; 3.727      ;
; 2.089  ; statectrl:U14|ramrd_latch                                                                         ; dbufferb:U10|data_latch[0] ; statectrl:U14|ramrd_latch  ; statectrl:U14|dbfbin_latch ; -0.500       ; 4.112      ; 5.972      ;
; 2.134  ; pc:U7|addr_latch[3]                                                                               ; dbufferb:U10|data_latch[3] ; statectrl:U14|nextn_latch  ; statectrl:U14|dbfbin_latch ; -0.500       ; 2.236      ; 3.880      ;
; 2.144  ; pc:U7|addr_latch[1]                                                                               ; dbufferb:U10|data_latch[1] ; statectrl:U14|nextn_latch  ; statectrl:U14|dbfbin_latch ; -0.500       ; 2.236      ; 3.890      ;
; 2.166  ; ir:U5|instruction[10]                                                                             ; dbufferb:U10|data_latch[1] ; ir:U5|instruction[10]      ; statectrl:U14|dbfbin_latch ; 0.000        ; 4.110      ; 6.557      ;
; 2.202  ; ram_new:U3|ram_new_ram:inst|altsyncram:altsyncram_component|altsyncram_2kn3:auto_generated|q_a[6] ; dbufferb:U10|data_latch[6] ; statectrl:U14|ramrd_latch  ; statectrl:U14|dbfbin_latch ; -0.500       ; 2.319      ; 4.031      ;
; 2.247  ; statectrl:U14|regrd1_latch                                                                        ; dbufferb:U10|data_latch[6] ; clk_divider:U1|clk_out     ; statectrl:U14|dbfbin_latch ; -0.500       ; 2.067      ; 3.834      ;
; 2.259  ; pc:U7|addr_latch[4]                                                                               ; dbufferb:U10|data_latch[4] ; statectrl:U14|nextn_latch  ; statectrl:U14|dbfbin_latch ; -0.500       ; 2.221      ; 3.990      ;
; 2.262  ; statectrl:U14|dbfaout_latch                                                                       ; dbufferb:U10|data_latch[6] ; clk_divider:U1|clk_out     ; statectrl:U14|dbfbin_latch ; -0.500       ; 2.067      ; 3.849      ;
; 2.263  ; statectrl:U14|regrd2_latch                                                                        ; dbufferb:U10|data_latch[6] ; clk_divider:U1|clk_out     ; statectrl:U14|dbfbin_latch ; -0.500       ; 2.067      ; 3.850      ;
; 2.304  ; ir:U5|instruction[10]                                                                             ; dbufferb:U10|data_latch[4] ; ir:U5|instruction[10]      ; statectrl:U14|dbfbin_latch ; -0.500       ; 4.095      ; 6.180      ;
; 2.355  ; ir:U5|instruction[10]                                                                             ; dbufferb:U10|data_latch[3] ; ir:U5|instruction[10]      ; statectrl:U14|dbfbin_latch ; -0.500       ; 4.110      ; 6.246      ;
; 2.370  ; pc:U7|addr_latch[0]                                                                               ; dbufferb:U10|data_latch[0] ; statectrl:U14|nextn_latch  ; statectrl:U14|dbfbin_latch ; -0.500       ; 2.238      ; 4.118      ;
; 2.425  ; ir:U5|instruction[10]                                                                             ; dbufferb:U10|data_latch[7] ; ir:U5|instruction[10]      ; statectrl:U14|dbfbin_latch ; 0.000        ; 4.107      ; 6.813      ;
; 2.425  ; dbufferb:U10|data_latch[7]                                                                        ; dbufferb:U10|data_latch[7] ; statectrl:U14|enalu_latch  ; statectrl:U14|dbfbin_latch ; 0.000        ; 0.289      ; 2.734      ;
; 2.437  ; statectrl:U14|enpcout_latch                                                                       ; dbufferb:U10|data_latch[6] ; clk_divider:U1|clk_out     ; statectrl:U14|dbfbin_latch ; -0.500       ; 2.062      ; 4.019      ;
; 2.470  ; ir:U5|instruction[10]                                                                             ; dbufferb:U10|data_latch[2] ; ir:U5|instruction[10]      ; statectrl:U14|dbfbin_latch ; 0.000        ; 4.397      ; 7.148      ;
; 2.485  ; statectrl:U14|ramrd_latch                                                                         ; dbufferb:U10|data_latch[1] ; statectrl:U14|ramrd_latch  ; statectrl:U14|dbfbin_latch ; -0.500       ; 4.110      ; 6.366      ;
; 2.538  ; ram_new:U3|ram_new_ram:inst|altsyncram:altsyncram_component|altsyncram_2kn3:auto_generated|q_a[7] ; dbufferb:U10|data_latch[7] ; statectrl:U14|ramrd_latch  ; statectrl:U14|dbfbin_latch ; -0.500       ; 2.051      ; 4.099      ;
; 2.548  ; ir:U5|instruction[8]                                                                              ; dbufferb:U10|data_latch[6] ; statectrl:U14|enirin_latch ; statectrl:U14|dbfbin_latch ; -0.500       ; 2.477      ; 4.535      ;
; 2.554  ; statectrl:U14|regrd1_latch                                                                        ; dbufferb:U10|data_latch[5] ; clk_divider:U1|clk_out     ; statectrl:U14|dbfbin_latch ; -0.500       ; 1.799      ; 3.873      ;
; 2.570  ; statectrl:U14|regrd2_latch                                                                        ; dbufferb:U10|data_latch[5] ; clk_divider:U1|clk_out     ; statectrl:U14|dbfbin_latch ; -0.500       ; 1.799      ; 3.889      ;
; 2.602  ; ir:U5|instruction[4]                                                                              ; dbufferb:U10|data_latch[4] ; statectrl:U14|enirin_latch ; statectrl:U14|dbfbin_latch ; -0.500       ; 2.144      ; 4.256      ;
; 2.669  ; ir:U5|instruction[10]                                                                             ; dbufferb:U10|data_latch[5] ; ir:U5|instruction[10]      ; statectrl:U14|dbfbin_latch ; -0.500       ; 4.107      ; 6.557      ;
; 2.676  ; ir:U5|instruction[9]                                                                              ; dbufferb:U10|data_latch[3] ; statectrl:U14|enirin_latch ; statectrl:U14|dbfbin_latch ; -0.500       ; 2.212      ; 4.398      ;
; 2.679  ; dbufferb:U10|data_latch[7]                                                                        ; dbufferb:U10|data_latch[7] ; statectrl:U14|dbfbin_latch ; statectrl:U14|dbfbin_latch ; 0.000        ; 0.055      ; 2.734      ;
; 2.693  ; ir:U5|instruction[5]                                                                              ; dbufferb:U10|data_latch[5] ; statectrl:U14|enirin_latch ; statectrl:U14|dbfbin_latch ; -0.500       ; 2.156      ; 4.359      ;
; 2.708  ; statectrl:U14|dbfbout_latch                                                                       ; dbufferb:U10|data_latch[5] ; clk_divider:U1|clk_out     ; statectrl:U14|dbfbin_latch ; -0.500       ; 1.802      ; 4.030      ;
; 2.727  ; statectrl:U14|regrd1_latch                                                                        ; dbufferb:U10|data_latch[1] ; clk_divider:U1|clk_out     ; statectrl:U14|dbfbin_latch ; -0.500       ; 1.802      ; 4.049      ;
; 2.743  ; statectrl:U14|regrd2_latch                                                                        ; dbufferb:U10|data_latch[1] ; clk_divider:U1|clk_out     ; statectrl:U14|dbfbin_latch ; -0.500       ; 1.802      ; 4.065      ;
; 2.777  ; ir:U5|instruction[10]                                                                             ; dbufferb:U10|data_latch[0] ; ir:U5|instruction[10]      ; statectrl:U14|dbfbin_latch ; 0.000        ; 4.112      ; 7.170      ;
; 2.788  ; ir:U5|instruction[10]                                                                             ; dbufferb:U10|data_latch[1] ; ir:U5|instruction[10]      ; statectrl:U14|dbfbin_latch ; -0.500       ; 4.110      ; 6.679      ;
; 2.802  ; ir:U5|instruction[8]                                                                              ; dbufferb:U10|data_latch[4] ; statectrl:U14|enirin_latch ; statectrl:U14|dbfbin_latch ; -0.500       ; 2.197      ; 4.509      ;
; 2.837  ; statectrl:U14|regrd1_latch                                                                        ; dbufferb:U10|data_latch[3] ; clk_divider:U1|clk_out     ; statectrl:U14|dbfbin_latch ; -0.500       ; 1.802      ; 4.159      ;
; 2.844  ; ir:U5|instruction[9]                                                                              ; dbufferb:U10|data_latch[6] ; statectrl:U14|enirin_latch ; statectrl:U14|dbfbin_latch ; -0.500       ; 2.477      ; 4.831      ;
; 2.853  ; statectrl:U14|regrd2_latch                                                                        ; dbufferb:U10|data_latch[3] ; clk_divider:U1|clk_out     ; statectrl:U14|dbfbin_latch ; -0.500       ; 1.802      ; 4.175      ;
; 2.863  ; ir:U5|instruction[0]                                                                              ; dbufferb:U10|data_latch[6] ; statectrl:U14|enirin_latch ; statectrl:U14|dbfbin_latch ; -0.500       ; 2.436      ; 4.809      ;
; 2.885  ; gr:U12|grc_latch[6]                                                                               ; dbufferb:U10|data_latch[6] ; ir:U5|instruction[10]      ; statectrl:U14|dbfbin_latch ; 0.000        ; -0.472     ; 2.433      ;
; 2.887  ; ir:U5|instruction[1]                                                                              ; dbufferb:U10|data_latch[3] ; statectrl:U14|enirin_latch ; statectrl:U14|dbfbin_latch ; -0.500       ; 2.171      ; 4.568      ;
; 2.891  ; ram_new:U3|ram_new_ram:inst|altsyncram:altsyncram_component|altsyncram_2kn3:auto_generated|q_a[5] ; dbufferb:U10|data_latch[5] ; statectrl:U14|ramrd_latch  ; statectrl:U14|dbfbin_latch ; -0.500       ; 2.051      ; 4.452      ;
; 2.941  ; statectrl:U14|regrd1_latch                                                                        ; dbufferb:U10|data_latch[2] ; clk_divider:U1|clk_out     ; statectrl:U14|dbfbin_latch ; -0.500       ; 2.089      ; 4.550      ;
; 2.957  ; statectrl:U14|regrd2_latch                                                                        ; dbufferb:U10|data_latch[2] ; clk_divider:U1|clk_out     ; statectrl:U14|dbfbin_latch ; -0.500       ; 2.089      ; 4.566      ;
; 2.963  ; statectrl:U14|regrd1_latch                                                                        ; dbufferb:U10|data_latch[4] ; clk_divider:U1|clk_out     ; statectrl:U14|dbfbin_latch ; -0.500       ; 1.787      ; 4.270      ;
; 2.977  ; ir:U5|instruction[10]                                                                             ; dbufferb:U10|data_latch[7] ; ir:U5|instruction[10]      ; statectrl:U14|dbfbin_latch ; -0.500       ; 4.107      ; 6.865      ;
+--------+---------------------------------------------------------------------------------------------------+----------------------------+----------------------------+----------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'statectrl:U14|enalu_latch'                                                                                                                                                                                  ;
+-------+---------------------------------------------------------------------------------------------------+----------------------------+----------------------------+---------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                         ; To Node                    ; Launch Clock               ; Latch Clock               ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------------------------------------------------------+----------------------------+----------------------------+---------------------------+--------------+------------+------------+
; 0.101 ; statectrl:U14|dbfbin_latch                                                                        ; dbufferb:U10|data_latch[2] ; statectrl:U14|dbfbin_latch ; statectrl:U14|enalu_latch ; 0.000        ; 4.268      ; 4.650      ;
; 0.130 ; statectrl:U14|dbfbin_latch                                                                        ; dbufferb:U10|data_latch[6] ; statectrl:U14|dbfbin_latch ; statectrl:U14|enalu_latch ; 0.000        ; 4.246      ; 4.657      ;
; 0.164 ; statectrl:U14|ramrd_latch                                                                         ; dbufferb:U10|data_latch[6] ; statectrl:U14|ramrd_latch  ; statectrl:U14|enalu_latch ; 0.000        ; 4.246      ; 4.681      ;
; 0.386 ; alu:U8|alu_result_latch[2]                                                                        ; dbufferb:U10|data_latch[2] ; statectrl:U14|enalu_latch  ; statectrl:U14|enalu_latch ; -0.500       ; 2.354      ; 2.260      ;
; 0.406 ; statectrl:U14|dbfbin_latch                                                                        ; dbufferb:U10|data_latch[5] ; statectrl:U14|dbfbin_latch ; statectrl:U14|enalu_latch ; 0.000        ; 3.978      ; 4.665      ;
; 0.435 ; statectrl:U14|dbfbin_latch                                                                        ; dbufferb:U10|data_latch[3] ; statectrl:U14|dbfbin_latch ; statectrl:U14|enalu_latch ; 0.000        ; 3.981      ; 4.697      ;
; 0.488 ; statectrl:U14|dbfbin_latch                                                                        ; dbufferb:U10|data_latch[4] ; statectrl:U14|dbfbin_latch ; statectrl:U14|enalu_latch ; 0.000        ; 3.966      ; 4.735      ;
; 0.505 ; statectrl:U14|dbfbin_latch                                                                        ; dbufferb:U10|data_latch[0] ; statectrl:U14|dbfbin_latch ; statectrl:U14|enalu_latch ; 0.000        ; 3.983      ; 4.769      ;
; 0.557 ; statectrl:U14|ramrd_latch                                                                         ; dbufferb:U10|data_latch[4] ; statectrl:U14|ramrd_latch  ; statectrl:U14|enalu_latch ; 0.000        ; 3.966      ; 4.794      ;
; 0.592 ; statectrl:U14|dbfbin_latch                                                                        ; dbufferb:U10|data_latch[1] ; statectrl:U14|dbfbin_latch ; statectrl:U14|enalu_latch ; 0.000        ; 3.981      ; 4.854      ;
; 0.623 ; ir:U5|instruction[15]                                                                             ; alu:U8|alu_result_latch[5] ; statectrl:U14|enirin_latch ; statectrl:U14|enalu_latch ; 0.000        ; 0.879      ; 1.724      ;
; 0.625 ; ir:U5|instruction[15]                                                                             ; alu:U8|alu_result_latch[6] ; statectrl:U14|enirin_latch ; statectrl:U14|enalu_latch ; 0.000        ; 0.879      ; 1.726      ;
; 0.630 ; statectrl:U14|dbfbin_latch                                                                        ; dbufferb:U10|data_latch[7] ; statectrl:U14|dbfbin_latch ; statectrl:U14|enalu_latch ; 0.000        ; 3.978      ; 4.889      ;
; 0.701 ; statectrl:U14|ramrd_latch                                                                         ; dbufferb:U10|data_latch[7] ; statectrl:U14|ramrd_latch  ; statectrl:U14|enalu_latch ; 0.000        ; 3.978      ; 4.950      ;
; 0.701 ; statectrl:U14|ramrd_latch                                                                         ; dbufferb:U10|data_latch[5] ; statectrl:U14|ramrd_latch  ; statectrl:U14|enalu_latch ; 0.000        ; 3.978      ; 4.950      ;
; 0.858 ; alu:U8|alu_result_latch[0]                                                                        ; dbufferb:U10|data_latch[0] ; statectrl:U14|enalu_latch  ; statectrl:U14|enalu_latch ; -0.500       ; 2.069      ; 2.447      ;
; 0.887 ; statectrl:U14|dbfbin_latch                                                                        ; dbufferb:U10|data_latch[6] ; statectrl:U14|dbfbin_latch ; statectrl:U14|enalu_latch ; -0.500       ; 4.246      ; 4.914      ;
; 0.906 ; statectrl:U14|ramrd_latch                                                                         ; dbufferb:U10|data_latch[3] ; statectrl:U14|ramrd_latch  ; statectrl:U14|enalu_latch ; 0.000        ; 3.981      ; 5.158      ;
; 0.911 ; alu:U8|alu_result_latch[6]                                                                        ; dbufferb:U10|data_latch[6] ; statectrl:U14|enalu_latch  ; statectrl:U14|enalu_latch ; -0.500       ; 1.970      ; 2.401      ;
; 0.923 ; alu:U8|alu_result_latch[3]                                                                        ; dbufferb:U10|data_latch[3] ; statectrl:U14|enalu_latch  ; statectrl:U14|enalu_latch ; -0.500       ; 2.115      ; 2.558      ;
; 0.931 ; statectrl:U14|ramrd_latch                                                                         ; dbufferb:U10|data_latch[6] ; statectrl:U14|ramrd_latch  ; statectrl:U14|enalu_latch ; -0.500       ; 4.246      ; 4.948      ;
; 0.932 ; statectrl:U14|dbfbin_latch                                                                        ; dbufferb:U10|data_latch[2] ; statectrl:U14|dbfbin_latch ; statectrl:U14|enalu_latch ; -0.500       ; 4.268      ; 4.981      ;
; 1.074 ; alu:U8|alu_result_latch[7]                                                                        ; dbufferb:U10|data_latch[7] ; statectrl:U14|enalu_latch  ; statectrl:U14|enalu_latch ; -0.500       ; 1.689      ; 2.283      ;
; 1.079 ; statectrl:U14|dbfbin_latch                                                                        ; dbufferb:U10|data_latch[3] ; statectrl:U14|dbfbin_latch ; statectrl:U14|enalu_latch ; -0.500       ; 3.981      ; 4.841      ;
; 1.111 ; alu:U8|alu_result_latch[1]                                                                        ; dbufferb:U10|data_latch[1] ; statectrl:U14|enalu_latch  ; statectrl:U14|enalu_latch ; -0.500       ; 2.067      ; 2.698      ;
; 1.153 ; statectrl:U14|dbfbin_latch                                                                        ; dbufferb:U10|data_latch[5] ; statectrl:U14|dbfbin_latch ; statectrl:U14|enalu_latch ; -0.500       ; 3.978      ; 4.912      ;
; 1.182 ; statectrl:U14|dbfbin_latch                                                                        ; dbufferb:U10|data_latch[4] ; statectrl:U14|dbfbin_latch ; statectrl:U14|enalu_latch ; -0.500       ; 3.966      ; 4.929      ;
; 1.216 ; statectrl:U14|ramrd_latch                                                                         ; dbufferb:U10|data_latch[2] ; statectrl:U14|ramrd_latch  ; statectrl:U14|enalu_latch ; 0.000        ; 4.268      ; 5.755      ;
; 1.236 ; statectrl:U14|dbfbin_latch                                                                        ; dbufferb:U10|data_latch[1] ; statectrl:U14|dbfbin_latch ; statectrl:U14|enalu_latch ; -0.500       ; 3.981      ; 4.998      ;
; 1.243 ; alu:U8|alu_result_latch[5]                                                                        ; dbufferb:U10|data_latch[5] ; statectrl:U14|enalu_latch  ; statectrl:U14|enalu_latch ; -0.500       ; 1.702      ; 2.465      ;
; 1.250 ; statectrl:U14|ramrd_latch                                                                         ; dbufferb:U10|data_latch[4] ; statectrl:U14|ramrd_latch  ; statectrl:U14|enalu_latch ; -0.500       ; 3.966      ; 4.987      ;
; 1.275 ; alu:U8|alu_result_latch[4]                                                                        ; dbufferb:U10|data_latch[4] ; statectrl:U14|enalu_latch  ; statectrl:U14|enalu_latch ; -0.500       ; 1.625      ; 2.420      ;
; 1.276 ; statectrl:U14|dbfbin_latch                                                                        ; dbufferb:U10|data_latch[7] ; statectrl:U14|dbfbin_latch ; statectrl:U14|enalu_latch ; -0.500       ; 3.978      ; 5.035      ;
; 1.370 ; statectrl:U14|ramrd_latch                                                                         ; dbufferb:U10|data_latch[0] ; statectrl:U14|ramrd_latch  ; statectrl:U14|enalu_latch ; 0.000        ; 3.983      ; 5.624      ;
; 1.382 ; statectrl:U14|dbfbin_latch                                                                        ; dbufferb:U10|data_latch[0] ; statectrl:U14|dbfbin_latch ; statectrl:U14|enalu_latch ; -0.500       ; 3.983      ; 5.146      ;
; 1.442 ; statectrl:U14|ramrd_latch                                                                         ; dbufferb:U10|data_latch[7] ; statectrl:U14|ramrd_latch  ; statectrl:U14|enalu_latch ; -0.500       ; 3.978      ; 5.191      ;
; 1.449 ; statectrl:U14|ramrd_latch                                                                         ; dbufferb:U10|data_latch[5] ; statectrl:U14|ramrd_latch  ; statectrl:U14|enalu_latch ; -0.500       ; 3.978      ; 5.198      ;
; 1.468 ; statectrl:U14|dbfbout_latch                                                                       ; dbufferb:U10|data_latch[6] ; clk_divider:U1|clk_out     ; statectrl:U14|enalu_latch ; -0.500       ; 1.941      ; 2.929      ;
; 1.623 ; ir:U5|instruction[10]                                                                             ; dbufferb:U10|data_latch[6] ; ir:U5|instruction[10]      ; statectrl:U14|enalu_latch ; 0.000        ; 4.246      ; 6.150      ;
; 1.683 ; ir:U5|instruction[14]                                                                             ; alu:U8|alu_result_latch[3] ; statectrl:U14|enirin_latch ; statectrl:U14|enalu_latch ; 0.000        ; 0.038      ; 1.943      ;
; 1.703 ; alu:U8|alu_result_latch[0]                                                                        ; alu:U8|zero_flag_latch     ; statectrl:U14|enalu_latch  ; statectrl:U14|enalu_latch ; -0.500       ; 1.175      ; 2.398      ;
; 1.703 ; statectrl:U14|ramrd_latch                                                                         ; dbufferb:U10|data_latch[3] ; statectrl:U14|ramrd_latch  ; statectrl:U14|enalu_latch ; -0.500       ; 3.981      ; 5.455      ;
; 1.732 ; pc:U7|addr_latch[6]                                                                               ; dbufferb:U10|data_latch[6] ; statectrl:U14|nextn_latch  ; statectrl:U14|enalu_latch ; -0.500       ; 2.372      ; 3.614      ;
; 1.757 ; ir:U5|instruction[15]                                                                             ; alu:U8|alu_result_latch[7] ; statectrl:U14|enirin_latch ; statectrl:U14|enalu_latch ; 0.000        ; 0.892      ; 2.871      ;
; 1.782 ; ir:U5|instruction[15]                                                                             ; alu:U8|alu_result_latch[4] ; statectrl:U14|enirin_latch ; statectrl:U14|enalu_latch ; 0.000        ; 0.947      ; 2.951      ;
; 1.791 ; statectrl:U14|ramrd_latch                                                                         ; dbufferb:U10|data_latch[1] ; statectrl:U14|ramrd_latch  ; statectrl:U14|enalu_latch ; 0.000        ; 3.981      ; 6.043      ;
; 1.800 ; ir:U5|instruction[14]                                                                             ; alu:U8|alu_result_latch[4] ; statectrl:U14|enirin_latch ; statectrl:U14|enalu_latch ; 0.000        ; 0.533      ; 2.555      ;
; 1.827 ; ir:U5|instruction[15]                                                                             ; alu:U8|alu_result_latch[3] ; statectrl:U14|enirin_latch ; statectrl:U14|enalu_latch ; 0.000        ; 0.452      ; 2.501      ;
; 1.840 ; ir:U5|instruction[10]                                                                             ; dbufferb:U10|data_latch[3] ; ir:U5|instruction[10]      ; statectrl:U14|enalu_latch ; 0.000        ; 3.981      ; 6.102      ;
; 1.876 ; ir:U5|instruction[10]                                                                             ; dbufferb:U10|data_latch[4] ; ir:U5|instruction[10]      ; statectrl:U14|enalu_latch ; 0.000        ; 3.966      ; 6.123      ;
; 1.887 ; dbufferb:U10|data_latch[4]                                                                        ; dbufferb:U10|data_latch[4] ; statectrl:U14|dbfbin_latch ; statectrl:U14|enalu_latch ; 0.000        ; 0.036      ; 1.943      ;
; 1.889 ; dbufferb:U10|data_latch[4]                                                                        ; dbufferb:U10|data_latch[4] ; statectrl:U14|enalu_latch  ; statectrl:U14|enalu_latch ; 0.000        ; 0.054      ; 1.943      ;
; 1.907 ; pc:U7|addr_latch[5]                                                                               ; dbufferb:U10|data_latch[5] ; statectrl:U14|nextn_latch  ; statectrl:U14|enalu_latch ; -0.500       ; 2.104      ; 3.521      ;
; 1.908 ; dbufferb:U10|data_latch[6]                                                                        ; dbufferb:U10|data_latch[6] ; statectrl:U14|dbfbin_latch ; statectrl:U14|enalu_latch ; 0.000        ; 0.053      ; 1.981      ;
; 1.910 ; dbufferb:U10|data_latch[6]                                                                        ; dbufferb:U10|data_latch[6] ; statectrl:U14|enalu_latch  ; statectrl:U14|enalu_latch ; 0.000        ; 0.071      ; 1.981      ;
; 1.949 ; ir:U5|instruction[6]                                                                              ; dbufferb:U10|data_latch[6] ; statectrl:U14|enirin_latch ; statectrl:U14|enalu_latch ; -0.500       ; 2.543      ; 4.002      ;
; 1.949 ; dbufferb:U10|data_latch[5]                                                                        ; dbufferb:U10|data_latch[5] ; statectrl:U14|dbfbin_latch ; statectrl:U14|enalu_latch ; 0.000        ; 0.037      ; 2.006      ;
; 1.951 ; dbufferb:U10|data_latch[5]                                                                        ; dbufferb:U10|data_latch[5] ; statectrl:U14|enalu_latch  ; statectrl:U14|enalu_latch ; 0.000        ; 0.055      ; 2.006      ;
; 2.055 ; pc:U7|addr_latch[2]                                                                               ; dbufferb:U10|data_latch[2] ; statectrl:U14|nextn_latch  ; statectrl:U14|enalu_latch ; -0.500       ; 2.394      ; 3.959      ;
; 2.056 ; pc:U7|addr_latch[7]                                                                               ; dbufferb:U10|data_latch[7] ; statectrl:U14|nextn_latch  ; statectrl:U14|enalu_latch ; -0.500       ; 2.104      ; 3.670      ;
; 2.060 ; alu:U8|alu_result_latch[2]                                                                        ; alu:U8|zero_flag_latch     ; statectrl:U14|enalu_latch  ; statectrl:U14|enalu_latch ; -0.500       ; 1.175      ; 2.755      ;
; 2.061 ; statectrl:U14|dbfbout_latch                                                                       ; dbufferb:U10|data_latch[4] ; clk_divider:U1|clk_out     ; statectrl:U14|enalu_latch ; -0.500       ; 1.661      ; 3.242      ;
; 2.086 ; alu:U8|alu_result_latch[1]                                                                        ; alu:U8|zero_flag_latch     ; statectrl:U14|enalu_latch  ; statectrl:U14|enalu_latch ; -0.500       ; 1.175      ; 2.781      ;
; 2.166 ; statectrl:U14|ramrd_latch                                                                         ; dbufferb:U10|data_latch[2] ; statectrl:U14|ramrd_latch  ; statectrl:U14|enalu_latch ; -0.500       ; 4.268      ; 6.205      ;
; 2.174 ; ir:U5|instruction[10]                                                                             ; dbufferb:U10|data_latch[5] ; ir:U5|instruction[10]      ; statectrl:U14|enalu_latch ; 0.000        ; 3.978      ; 6.433      ;
; 2.179 ; ir:U5|instruction[10]                                                                             ; dbufferb:U10|data_latch[6] ; ir:U5|instruction[10]      ; statectrl:U14|enalu_latch ; -0.500       ; 4.246      ; 6.206      ;
; 2.190 ; ir:U5|instruction[7]                                                                              ; dbufferb:U10|data_latch[7] ; statectrl:U14|enirin_latch ; statectrl:U14|enalu_latch ; -0.500       ; 2.027      ; 3.727      ;
; 2.218 ; statectrl:U14|ramrd_latch                                                                         ; dbufferb:U10|data_latch[0] ; statectrl:U14|ramrd_latch  ; statectrl:U14|enalu_latch ; -0.500       ; 3.983      ; 5.972      ;
; 2.246 ; ir:U5|instruction[14]                                                                             ; alu:U8|alu_result_latch[0] ; statectrl:U14|enirin_latch ; statectrl:U14|enalu_latch ; 0.000        ; 0.088      ; 2.556      ;
; 2.247 ; ir:U5|instruction[14]                                                                             ; alu:U8|alu_result_latch[2] ; statectrl:U14|enirin_latch ; statectrl:U14|enalu_latch ; 0.000        ; 0.088      ; 2.557      ;
; 2.249 ; ir:U5|instruction[14]                                                                             ; alu:U8|alu_result_latch[1] ; statectrl:U14|enirin_latch ; statectrl:U14|enalu_latch ; 0.000        ; 0.088      ; 2.559      ;
; 2.250 ; ir:U5|instruction[14]                                                                             ; alu:U8|alu_result_latch[7] ; statectrl:U14|enirin_latch ; statectrl:U14|enalu_latch ; 0.000        ; 0.478      ; 2.950      ;
; 2.263 ; pc:U7|addr_latch[3]                                                                               ; dbufferb:U10|data_latch[3] ; statectrl:U14|nextn_latch  ; statectrl:U14|enalu_latch ; -0.500       ; 2.107      ; 3.880      ;
; 2.271 ; ir:U5|instruction[15]                                                                             ; alu:U8|alu_result_latch[1] ; statectrl:U14|enirin_latch ; statectrl:U14|enalu_latch ; 0.000        ; 0.502      ; 2.995      ;
; 2.273 ; pc:U7|addr_latch[1]                                                                               ; dbufferb:U10|data_latch[1] ; statectrl:U14|nextn_latch  ; statectrl:U14|enalu_latch ; -0.500       ; 2.107      ; 3.890      ;
; 2.275 ; ir:U5|instruction[15]                                                                             ; alu:U8|alu_result_latch[2] ; statectrl:U14|enirin_latch ; statectrl:U14|enalu_latch ; 0.000        ; 0.502      ; 2.999      ;
; 2.277 ; ir:U5|instruction[15]                                                                             ; alu:U8|alu_result_latch[0] ; statectrl:U14|enirin_latch ; statectrl:U14|enalu_latch ; 0.000        ; 0.502      ; 3.001      ;
; 2.295 ; ir:U5|instruction[10]                                                                             ; dbufferb:U10|data_latch[1] ; ir:U5|instruction[10]      ; statectrl:U14|enalu_latch ; 0.000        ; 3.981      ; 6.557      ;
; 2.331 ; ram_new:U3|ram_new_ram:inst|altsyncram:altsyncram_component|altsyncram_2kn3:auto_generated|q_a[6] ; dbufferb:U10|data_latch[6] ; statectrl:U14|ramrd_latch  ; statectrl:U14|enalu_latch ; -0.500       ; 2.190      ; 4.031      ;
; 2.376 ; statectrl:U14|regrd1_latch                                                                        ; dbufferb:U10|data_latch[6] ; clk_divider:U1|clk_out     ; statectrl:U14|enalu_latch ; -0.500       ; 1.938      ; 3.834      ;
; 2.388 ; pc:U7|addr_latch[4]                                                                               ; dbufferb:U10|data_latch[4] ; statectrl:U14|nextn_latch  ; statectrl:U14|enalu_latch ; -0.500       ; 2.092      ; 3.990      ;
; 2.391 ; statectrl:U14|dbfaout_latch                                                                       ; dbufferb:U10|data_latch[6] ; clk_divider:U1|clk_out     ; statectrl:U14|enalu_latch ; -0.500       ; 1.938      ; 3.849      ;
; 2.392 ; statectrl:U14|regrd2_latch                                                                        ; dbufferb:U10|data_latch[6] ; clk_divider:U1|clk_out     ; statectrl:U14|enalu_latch ; -0.500       ; 1.938      ; 3.850      ;
; 2.433 ; ir:U5|instruction[10]                                                                             ; dbufferb:U10|data_latch[4] ; ir:U5|instruction[10]      ; statectrl:U14|enalu_latch ; -0.500       ; 3.966      ; 6.180      ;
; 2.457 ; ir:U5|instruction[11]                                                                             ; alu:U8|alu_result_latch[4] ; statectrl:U14|enirin_latch ; statectrl:U14|enalu_latch ; 0.000        ; 0.533      ; 3.212      ;
; 2.484 ; ir:U5|instruction[10]                                                                             ; dbufferb:U10|data_latch[3] ; ir:U5|instruction[10]      ; statectrl:U14|enalu_latch ; -0.500       ; 3.981      ; 6.246      ;
; 2.499 ; pc:U7|addr_latch[0]                                                                               ; dbufferb:U10|data_latch[0] ; statectrl:U14|nextn_latch  ; statectrl:U14|enalu_latch ; -0.500       ; 2.109      ; 4.118      ;
; 2.521 ; ir:U5|instruction[13]                                                                             ; alu:U8|alu_result_latch[7] ; statectrl:U14|enirin_latch ; statectrl:U14|enalu_latch ; 0.000        ; 0.478      ; 3.221      ;
; 2.554 ; ir:U5|instruction[10]                                                                             ; dbufferb:U10|data_latch[7] ; ir:U5|instruction[10]      ; statectrl:U14|enalu_latch ; 0.000        ; 3.978      ; 6.813      ;
; 2.566 ; statectrl:U14|enpcout_latch                                                                       ; dbufferb:U10|data_latch[6] ; clk_divider:U1|clk_out     ; statectrl:U14|enalu_latch ; -0.500       ; 1.933      ; 4.019      ;
; 2.599 ; ir:U5|instruction[10]                                                                             ; dbufferb:U10|data_latch[2] ; ir:U5|instruction[10]      ; statectrl:U14|enalu_latch ; 0.000        ; 4.268      ; 7.148      ;
; 2.610 ; alu:U8|alu_result_latch[3]                                                                        ; alu:U8|zero_flag_latch     ; statectrl:U14|enalu_latch  ; statectrl:U14|enalu_latch ; -0.500       ; 1.223      ; 3.353      ;
; 2.614 ; statectrl:U14|ramrd_latch                                                                         ; dbufferb:U10|data_latch[1] ; statectrl:U14|ramrd_latch  ; statectrl:U14|enalu_latch ; -0.500       ; 3.981      ; 6.366      ;
; 2.667 ; ram_new:U3|ram_new_ram:inst|altsyncram:altsyncram_component|altsyncram_2kn3:auto_generated|q_a[7] ; dbufferb:U10|data_latch[7] ; statectrl:U14|ramrd_latch  ; statectrl:U14|enalu_latch ; -0.500       ; 1.922      ; 4.099      ;
; 2.677 ; ir:U5|instruction[8]                                                                              ; dbufferb:U10|data_latch[6] ; statectrl:U14|enirin_latch ; statectrl:U14|enalu_latch ; -0.500       ; 2.348      ; 4.535      ;
; 2.677 ; dbufferb:U10|data_latch[7]                                                                        ; dbufferb:U10|data_latch[7] ; statectrl:U14|dbfbin_latch ; statectrl:U14|enalu_latch ; 0.000        ; 0.037      ; 2.734      ;
; 2.679 ; dbufferb:U10|data_latch[7]                                                                        ; dbufferb:U10|data_latch[7] ; statectrl:U14|enalu_latch  ; statectrl:U14|enalu_latch ; 0.000        ; 0.055      ; 2.734      ;
; 2.683 ; statectrl:U14|regrd1_latch                                                                        ; dbufferb:U10|data_latch[5] ; clk_divider:U1|clk_out     ; statectrl:U14|enalu_latch ; -0.500       ; 1.670      ; 3.873      ;
; 2.699 ; statectrl:U14|regrd2_latch                                                                        ; dbufferb:U10|data_latch[5] ; clk_divider:U1|clk_out     ; statectrl:U14|enalu_latch ; -0.500       ; 1.670      ; 3.889      ;
; 2.726 ; ir:U5|instruction[13]                                                                             ; alu:U8|alu_result_latch[6] ; statectrl:U14|enirin_latch ; statectrl:U14|enalu_latch ; 0.000        ; 0.465      ; 3.413      ;
+-------+---------------------------------------------------------------------------------------------------+----------------------------+----------------------------+---------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'clk_input'                                                                                                                                           ;
+-------+--------------------------------------------------+--------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                        ; To Node                                          ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------+--------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.453 ; rom_new:U4|monostable_trigger:inst3|counter[1]   ; rom_new:U4|monostable_trigger:inst3|counter[1]   ; clk_input    ; clk_input   ; 0.000        ; 0.081      ; 0.746      ;
; 0.465 ; clk_divider:U1|counter[0]                        ; clk_divider:U1|counter[0]                        ; clk_input    ; clk_input   ; 0.000        ; 0.081      ; 0.758      ;
; 0.465 ; rom_new:U4|monostable_trigger:inst3|counter[0]   ; rom_new:U4|monostable_trigger:inst3|counter[0]   ; clk_input    ; clk_input   ; 0.000        ; 0.081      ; 0.758      ;
; 0.509 ; clk_divider:U1|counter[5]                        ; clk_divider:U1|clk_out                           ; clk_input    ; clk_input   ; 0.000        ; 0.081      ; 0.802      ;
; 0.510 ; clk_divider:U1|counter[17]                       ; clk_divider:U1|counter[17]                       ; clk_input    ; clk_input   ; 0.000        ; 0.081      ; 0.803      ;
; 0.512 ; rom_new:U4|monostable_trigger:inst3|counter[0]   ; rom_new:U4|monostable_trigger:inst3|counter[1]   ; clk_input    ; clk_input   ; 0.000        ; 0.081      ; 0.805      ;
; 0.712 ; rom_new:U4|monostable_trigger:inst3|counter[1]   ; rom_new:U4|monostable_trigger:inst3|counter[0]   ; clk_input    ; clk_input   ; 0.000        ; 0.081      ; 1.005      ;
; 0.735 ; clk_divider:U1|counter[8]                        ; clk_divider:U1|counter[8]                        ; clk_input    ; clk_input   ; 0.000        ; 0.081      ; 1.028      ;
; 0.736 ; clk_divider:U1|counter[6]                        ; clk_divider:U1|counter[6]                        ; clk_input    ; clk_input   ; 0.000        ; 0.081      ; 1.029      ;
; 0.736 ; clk_divider:U1|counter[4]                        ; clk_divider:U1|counter[4]                        ; clk_input    ; clk_input   ; 0.000        ; 0.081      ; 1.029      ;
; 0.737 ; clk_divider:U1|counter[14]                       ; clk_divider:U1|counter[14]                       ; clk_input    ; clk_input   ; 0.000        ; 0.081      ; 1.030      ;
; 0.737 ; clk_divider:U1|counter[12]                       ; clk_divider:U1|counter[12]                       ; clk_input    ; clk_input   ; 0.000        ; 0.081      ; 1.030      ;
; 0.737 ; clk_divider:U1|counter[10]                       ; clk_divider:U1|counter[10]                       ; clk_input    ; clk_input   ; 0.000        ; 0.081      ; 1.030      ;
; 0.738 ; clk_divider:U1|counter[2]                        ; clk_divider:U1|counter[2]                        ; clk_input    ; clk_input   ; 0.000        ; 0.081      ; 1.031      ;
; 0.739 ; clk_divider:U1|counter[16]                       ; clk_divider:U1|counter[16]                       ; clk_input    ; clk_input   ; 0.000        ; 0.081      ; 1.032      ;
; 0.739 ; clk_divider:U1|counter[9]                        ; clk_divider:U1|counter[9]                        ; clk_input    ; clk_input   ; 0.000        ; 0.081      ; 1.032      ;
; 0.739 ; clk_divider:U1|counter[7]                        ; clk_divider:U1|counter[7]                        ; clk_input    ; clk_input   ; 0.000        ; 0.081      ; 1.032      ;
; 0.740 ; clk_divider:U1|counter[15]                       ; clk_divider:U1|counter[15]                       ; clk_input    ; clk_input   ; 0.000        ; 0.081      ; 1.033      ;
; 0.740 ; clk_divider:U1|counter[13]                       ; clk_divider:U1|counter[13]                       ; clk_input    ; clk_input   ; 0.000        ; 0.081      ; 1.033      ;
; 0.740 ; clk_divider:U1|counter[11]                       ; clk_divider:U1|counter[11]                       ; clk_input    ; clk_input   ; 0.000        ; 0.081      ; 1.033      ;
; 0.740 ; clk_divider:U1|counter[3]                        ; clk_divider:U1|counter[3]                        ; clk_input    ; clk_input   ; 0.000        ; 0.081      ; 1.033      ;
; 0.747 ; clk_divider:U1|counter[5]                        ; clk_divider:U1|counter[5]                        ; clk_input    ; clk_input   ; 0.000        ; 0.081      ; 1.040      ;
; 0.758 ; clk_divider:U1|counter[0]                        ; clk_divider:U1|counter[1]                        ; clk_input    ; clk_input   ; 0.000        ; 0.081      ; 1.051      ;
; 0.758 ; clk_divider:U1|counter[1]                        ; clk_divider:U1|counter[1]                        ; clk_input    ; clk_input   ; 0.000        ; 0.081      ; 1.051      ;
; 0.909 ; rom_new:U4|monostable_trigger:inst3|counter[0]   ; rom_new:U4|monostable_trigger:inst3|stop_counter ; clk_input    ; clk_input   ; 0.000        ; 0.081      ; 1.202      ;
; 0.965 ; clk_divider:U1|counter[17]                       ; clk_divider:U1|clk_led                           ; clk_input    ; clk_input   ; 0.000        ; 0.081      ; 1.258      ;
; 1.090 ; clk_divider:U1|counter[8]                        ; clk_divider:U1|counter[9]                        ; clk_input    ; clk_input   ; 0.000        ; 0.081      ; 1.383      ;
; 1.091 ; clk_divider:U1|counter[6]                        ; clk_divider:U1|counter[7]                        ; clk_input    ; clk_input   ; 0.000        ; 0.081      ; 1.384      ;
; 1.091 ; clk_divider:U1|counter[10]                       ; clk_divider:U1|counter[11]                       ; clk_input    ; clk_input   ; 0.000        ; 0.081      ; 1.384      ;
; 1.091 ; clk_divider:U1|counter[4]                        ; clk_divider:U1|counter[5]                        ; clk_input    ; clk_input   ; 0.000        ; 0.081      ; 1.384      ;
; 1.092 ; clk_divider:U1|counter[14]                       ; clk_divider:U1|counter[15]                       ; clk_input    ; clk_input   ; 0.000        ; 0.081      ; 1.385      ;
; 1.092 ; clk_divider:U1|counter[12]                       ; clk_divider:U1|counter[13]                       ; clk_input    ; clk_input   ; 0.000        ; 0.081      ; 1.385      ;
; 1.092 ; clk_divider:U1|counter[2]                        ; clk_divider:U1|counter[3]                        ; clk_input    ; clk_input   ; 0.000        ; 0.081      ; 1.385      ;
; 1.093 ; clk_divider:U1|counter[16]                       ; clk_divider:U1|counter[17]                       ; clk_input    ; clk_input   ; 0.000        ; 0.081      ; 1.386      ;
; 1.100 ; clk_divider:U1|counter[7]                        ; clk_divider:U1|counter[8]                        ; clk_input    ; clk_input   ; 0.000        ; 0.081      ; 1.393      ;
; 1.100 ; clk_divider:U1|counter[9]                        ; clk_divider:U1|counter[10]                       ; clk_input    ; clk_input   ; 0.000        ; 0.081      ; 1.393      ;
; 1.100 ; clk_divider:U1|counter[0]                        ; clk_divider:U1|counter[2]                        ; clk_input    ; clk_input   ; 0.000        ; 0.081      ; 1.393      ;
; 1.101 ; clk_divider:U1|counter[3]                        ; clk_divider:U1|counter[4]                        ; clk_input    ; clk_input   ; 0.000        ; 0.081      ; 1.394      ;
; 1.101 ; clk_divider:U1|counter[13]                       ; clk_divider:U1|counter[14]                       ; clk_input    ; clk_input   ; 0.000        ; 0.081      ; 1.394      ;
; 1.101 ; clk_divider:U1|counter[11]                       ; clk_divider:U1|counter[12]                       ; clk_input    ; clk_input   ; 0.000        ; 0.081      ; 1.394      ;
; 1.101 ; clk_divider:U1|counter[15]                       ; clk_divider:U1|counter[16]                       ; clk_input    ; clk_input   ; 0.000        ; 0.081      ; 1.394      ;
; 1.101 ; clk_divider:U1|counter[1]                        ; clk_divider:U1|counter[2]                        ; clk_input    ; clk_input   ; 0.000        ; 0.081      ; 1.394      ;
; 1.108 ; clk_divider:U1|counter[5]                        ; clk_divider:U1|counter[6]                        ; clk_input    ; clk_input   ; 0.000        ; 0.081      ; 1.401      ;
; 1.109 ; clk_divider:U1|counter[7]                        ; clk_divider:U1|counter[9]                        ; clk_input    ; clk_input   ; 0.000        ; 0.081      ; 1.402      ;
; 1.109 ; clk_divider:U1|counter[9]                        ; clk_divider:U1|counter[11]                       ; clk_input    ; clk_input   ; 0.000        ; 0.081      ; 1.402      ;
; 1.109 ; clk_divider:U1|counter[0]                        ; clk_divider:U1|counter[3]                        ; clk_input    ; clk_input   ; 0.000        ; 0.081      ; 1.402      ;
; 1.110 ; clk_divider:U1|counter[3]                        ; clk_divider:U1|counter[5]                        ; clk_input    ; clk_input   ; 0.000        ; 0.081      ; 1.403      ;
; 1.110 ; clk_divider:U1|counter[13]                       ; clk_divider:U1|counter[15]                       ; clk_input    ; clk_input   ; 0.000        ; 0.081      ; 1.403      ;
; 1.110 ; clk_divider:U1|counter[11]                       ; clk_divider:U1|counter[13]                       ; clk_input    ; clk_input   ; 0.000        ; 0.081      ; 1.403      ;
; 1.110 ; clk_divider:U1|counter[15]                       ; clk_divider:U1|counter[17]                       ; clk_input    ; clk_input   ; 0.000        ; 0.081      ; 1.403      ;
; 1.110 ; clk_divider:U1|counter[1]                        ; clk_divider:U1|counter[3]                        ; clk_input    ; clk_input   ; 0.000        ; 0.081      ; 1.403      ;
; 1.117 ; clk_divider:U1|counter[5]                        ; clk_divider:U1|counter[7]                        ; clk_input    ; clk_input   ; 0.000        ; 0.081      ; 1.410      ;
; 1.166 ; rom_new:U4|monostable_trigger:inst3|stop_counter ; rom_new:U4|monostable_trigger:inst3|stop_counter ; clk_input    ; clk_input   ; 0.000        ; 0.081      ; 1.459      ;
; 1.181 ; rom_new:U4|monostable_trigger:inst3|counter[1]   ; rom_new:U4|monostable_trigger:inst3|stop_counter ; clk_input    ; clk_input   ; 0.000        ; 0.081      ; 1.474      ;
; 1.221 ; clk_divider:U1|counter[8]                        ; clk_divider:U1|counter[10]                       ; clk_input    ; clk_input   ; 0.000        ; 0.081      ; 1.514      ;
; 1.222 ; clk_divider:U1|counter[6]                        ; clk_divider:U1|counter[8]                        ; clk_input    ; clk_input   ; 0.000        ; 0.081      ; 1.515      ;
; 1.222 ; clk_divider:U1|counter[10]                       ; clk_divider:U1|counter[12]                       ; clk_input    ; clk_input   ; 0.000        ; 0.081      ; 1.515      ;
; 1.222 ; clk_divider:U1|counter[4]                        ; clk_divider:U1|counter[6]                        ; clk_input    ; clk_input   ; 0.000        ; 0.081      ; 1.515      ;
; 1.223 ; clk_divider:U1|counter[2]                        ; clk_divider:U1|counter[4]                        ; clk_input    ; clk_input   ; 0.000        ; 0.081      ; 1.516      ;
; 1.223 ; clk_divider:U1|counter[12]                       ; clk_divider:U1|counter[14]                       ; clk_input    ; clk_input   ; 0.000        ; 0.081      ; 1.516      ;
; 1.223 ; clk_divider:U1|counter[14]                       ; clk_divider:U1|counter[16]                       ; clk_input    ; clk_input   ; 0.000        ; 0.081      ; 1.516      ;
; 1.230 ; clk_divider:U1|counter[8]                        ; clk_divider:U1|counter[11]                       ; clk_input    ; clk_input   ; 0.000        ; 0.081      ; 1.523      ;
; 1.231 ; clk_divider:U1|counter[6]                        ; clk_divider:U1|counter[9]                        ; clk_input    ; clk_input   ; 0.000        ; 0.081      ; 1.524      ;
; 1.231 ; clk_divider:U1|counter[10]                       ; clk_divider:U1|counter[13]                       ; clk_input    ; clk_input   ; 0.000        ; 0.081      ; 1.524      ;
; 1.231 ; clk_divider:U1|counter[4]                        ; clk_divider:U1|counter[7]                        ; clk_input    ; clk_input   ; 0.000        ; 0.081      ; 1.524      ;
; 1.232 ; clk_divider:U1|counter[2]                        ; clk_divider:U1|counter[5]                        ; clk_input    ; clk_input   ; 0.000        ; 0.081      ; 1.525      ;
; 1.232 ; clk_divider:U1|counter[12]                       ; clk_divider:U1|counter[15]                       ; clk_input    ; clk_input   ; 0.000        ; 0.081      ; 1.525      ;
; 1.232 ; clk_divider:U1|counter[14]                       ; clk_divider:U1|counter[17]                       ; clk_input    ; clk_input   ; 0.000        ; 0.081      ; 1.525      ;
; 1.240 ; clk_divider:U1|counter[7]                        ; clk_divider:U1|counter[10]                       ; clk_input    ; clk_input   ; 0.000        ; 0.081      ; 1.533      ;
; 1.240 ; clk_divider:U1|counter[9]                        ; clk_divider:U1|counter[12]                       ; clk_input    ; clk_input   ; 0.000        ; 0.081      ; 1.533      ;
; 1.240 ; clk_divider:U1|counter[0]                        ; clk_divider:U1|counter[4]                        ; clk_input    ; clk_input   ; 0.000        ; 0.081      ; 1.533      ;
; 1.241 ; clk_divider:U1|counter[3]                        ; clk_divider:U1|counter[6]                        ; clk_input    ; clk_input   ; 0.000        ; 0.081      ; 1.534      ;
; 1.241 ; clk_divider:U1|counter[11]                       ; clk_divider:U1|counter[14]                       ; clk_input    ; clk_input   ; 0.000        ; 0.081      ; 1.534      ;
; 1.241 ; clk_divider:U1|counter[13]                       ; clk_divider:U1|counter[16]                       ; clk_input    ; clk_input   ; 0.000        ; 0.081      ; 1.534      ;
; 1.241 ; clk_divider:U1|counter[1]                        ; clk_divider:U1|counter[4]                        ; clk_input    ; clk_input   ; 0.000        ; 0.081      ; 1.534      ;
; 1.248 ; clk_divider:U1|counter[5]                        ; clk_divider:U1|counter[8]                        ; clk_input    ; clk_input   ; 0.000        ; 0.081      ; 1.541      ;
; 1.249 ; clk_divider:U1|counter[7]                        ; clk_divider:U1|counter[11]                       ; clk_input    ; clk_input   ; 0.000        ; 0.081      ; 1.542      ;
; 1.249 ; clk_divider:U1|counter[9]                        ; clk_divider:U1|counter[13]                       ; clk_input    ; clk_input   ; 0.000        ; 0.081      ; 1.542      ;
; 1.249 ; clk_divider:U1|counter[0]                        ; clk_divider:U1|counter[5]                        ; clk_input    ; clk_input   ; 0.000        ; 0.081      ; 1.542      ;
; 1.250 ; clk_divider:U1|counter[3]                        ; clk_divider:U1|counter[7]                        ; clk_input    ; clk_input   ; 0.000        ; 0.081      ; 1.543      ;
; 1.250 ; clk_divider:U1|counter[11]                       ; clk_divider:U1|counter[15]                       ; clk_input    ; clk_input   ; 0.000        ; 0.081      ; 1.543      ;
; 1.250 ; clk_divider:U1|counter[13]                       ; clk_divider:U1|counter[17]                       ; clk_input    ; clk_input   ; 0.000        ; 0.081      ; 1.543      ;
; 1.250 ; clk_divider:U1|counter[1]                        ; clk_divider:U1|counter[5]                        ; clk_input    ; clk_input   ; 0.000        ; 0.081      ; 1.543      ;
; 1.257 ; clk_divider:U1|counter[5]                        ; clk_divider:U1|counter[9]                        ; clk_input    ; clk_input   ; 0.000        ; 0.081      ; 1.550      ;
; 1.361 ; clk_divider:U1|counter[8]                        ; clk_divider:U1|counter[12]                       ; clk_input    ; clk_input   ; 0.000        ; 0.081      ; 1.654      ;
; 1.362 ; clk_divider:U1|counter[6]                        ; clk_divider:U1|counter[10]                       ; clk_input    ; clk_input   ; 0.000        ; 0.081      ; 1.655      ;
; 1.362 ; clk_divider:U1|counter[10]                       ; clk_divider:U1|counter[14]                       ; clk_input    ; clk_input   ; 0.000        ; 0.081      ; 1.655      ;
; 1.362 ; clk_divider:U1|counter[4]                        ; clk_divider:U1|counter[8]                        ; clk_input    ; clk_input   ; 0.000        ; 0.081      ; 1.655      ;
; 1.363 ; clk_divider:U1|counter[2]                        ; clk_divider:U1|counter[6]                        ; clk_input    ; clk_input   ; 0.000        ; 0.081      ; 1.656      ;
; 1.363 ; clk_divider:U1|counter[12]                       ; clk_divider:U1|counter[16]                       ; clk_input    ; clk_input   ; 0.000        ; 0.081      ; 1.656      ;
; 1.370 ; clk_divider:U1|counter[8]                        ; clk_divider:U1|counter[13]                       ; clk_input    ; clk_input   ; 0.000        ; 0.081      ; 1.663      ;
; 1.371 ; clk_divider:U1|counter[6]                        ; clk_divider:U1|counter[11]                       ; clk_input    ; clk_input   ; 0.000        ; 0.081      ; 1.664      ;
; 1.371 ; clk_divider:U1|counter[10]                       ; clk_divider:U1|counter[15]                       ; clk_input    ; clk_input   ; 0.000        ; 0.081      ; 1.664      ;
; 1.371 ; clk_divider:U1|counter[4]                        ; clk_divider:U1|counter[9]                        ; clk_input    ; clk_input   ; 0.000        ; 0.081      ; 1.664      ;
; 1.372 ; clk_divider:U1|counter[2]                        ; clk_divider:U1|counter[7]                        ; clk_input    ; clk_input   ; 0.000        ; 0.081      ; 1.665      ;
; 1.372 ; clk_divider:U1|counter[12]                       ; clk_divider:U1|counter[17]                       ; clk_input    ; clk_input   ; 0.000        ; 0.081      ; 1.665      ;
; 1.380 ; clk_divider:U1|counter[7]                        ; clk_divider:U1|counter[12]                       ; clk_input    ; clk_input   ; 0.000        ; 0.081      ; 1.673      ;
; 1.380 ; clk_divider:U1|counter[9]                        ; clk_divider:U1|counter[14]                       ; clk_input    ; clk_input   ; 0.000        ; 0.081      ; 1.673      ;
; 1.380 ; clk_divider:U1|counter[0]                        ; clk_divider:U1|counter[6]                        ; clk_input    ; clk_input   ; 0.000        ; 0.081      ; 1.673      ;
; 1.381 ; clk_divider:U1|counter[3]                        ; clk_divider:U1|counter[8]                        ; clk_input    ; clk_input   ; 0.000        ; 0.081      ; 1.674      ;
+-------+--------------------------------------------------+--------------------------------------------------+--------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'rom_new:U4|monostable_trigger:inst3|pulse'                                                                                                                                                                                                                                                                                                                          ;
+-------+----------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------+-------------------------------------------+-------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                  ; To Node                                                                                                                    ; Launch Clock                              ; Latch Clock                               ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------+-------------------------------------------+-------------------------------------------+--------------+------------+------------+
; 0.464 ; statectrl:U14|ramrd_latch                                                                                                  ; rom_new:U4|rom_new_rom:inst|altsyncram:altsyncram_component|altsyncram_kdr3:auto_generated|ram_block1a0~porta_address_reg0 ; statectrl:U14|ramrd_latch                 ; rom_new:U4|monostable_trigger:inst3|pulse ; 0.000        ; 4.111      ; 5.100      ;
; 0.647 ; statectrl:U14|ramrd_latch                                                                                                  ; rom_new:U4|rom_new_rom:inst|altsyncram:altsyncram_component|altsyncram_kdr3:auto_generated|ram_block1a0~porta_address_reg0 ; statectrl:U14|ramrd_latch                 ; rom_new:U4|monostable_trigger:inst3|pulse ; -0.500       ; 4.111      ; 4.783      ;
; 0.776 ; pc:U7|addr_latch[0]                                                                                                        ; rom_new:U4|rom_new_rom:inst|altsyncram:altsyncram_component|altsyncram_kdr3:auto_generated|ram_block1a0~porta_address_reg0 ; statectrl:U14|nextn_latch                 ; rom_new:U4|monostable_trigger:inst3|pulse ; 0.000        ; 2.237      ; 3.277      ;
; 0.830 ; pc:U7|addr_latch[1]                                                                                                        ; rom_new:U4|rom_new_rom:inst|altsyncram:altsyncram_component|altsyncram_kdr3:auto_generated|ram_block1a0~porta_address_reg0 ; statectrl:U14|nextn_latch                 ; rom_new:U4|monostable_trigger:inst3|pulse ; 0.000        ; 2.237      ; 3.331      ;
; 0.836 ; pc:U7|addr_latch[2]                                                                                                        ; rom_new:U4|rom_new_rom:inst|altsyncram:altsyncram_component|altsyncram_kdr3:auto_generated|ram_block1a0~porta_address_reg0 ; statectrl:U14|nextn_latch                 ; rom_new:U4|monostable_trigger:inst3|pulse ; 0.000        ; 2.237      ; 3.337      ;
; 0.990 ; pc:U7|addr_latch[6]                                                                                                        ; rom_new:U4|rom_new_rom:inst|altsyncram:altsyncram_component|altsyncram_kdr3:auto_generated|ram_block1a0~porta_address_reg0 ; statectrl:U14|nextn_latch                 ; rom_new:U4|monostable_trigger:inst3|pulse ; 0.000        ; 2.237      ; 3.491      ;
; 1.012 ; pc:U7|addr_latch[7]                                                                                                        ; rom_new:U4|rom_new_rom:inst|altsyncram:altsyncram_component|altsyncram_kdr3:auto_generated|ram_block1a0~porta_address_reg0 ; statectrl:U14|nextn_latch                 ; rom_new:U4|monostable_trigger:inst3|pulse ; 0.000        ; 2.237      ; 3.513      ;
; 1.028 ; pc:U7|addr_latch[5]                                                                                                        ; rom_new:U4|rom_new_rom:inst|altsyncram:altsyncram_component|altsyncram_kdr3:auto_generated|ram_block1a0~porta_address_reg0 ; statectrl:U14|nextn_latch                 ; rom_new:U4|monostable_trigger:inst3|pulse ; 0.000        ; 2.237      ; 3.529      ;
; 1.146 ; ir:U5|instruction[7]                                                                                                       ; rom_new:U4|rom_new_rom:inst|altsyncram:altsyncram_component|altsyncram_kdr3:auto_generated|ram_block1a0~porta_address_reg0 ; statectrl:U14|enirin_latch                ; rom_new:U4|monostable_trigger:inst3|pulse ; 0.000        ; 2.160      ; 3.570      ;
; 1.207 ; ir:U5|instruction[6]                                                                                                       ; rom_new:U4|rom_new_rom:inst|altsyncram:altsyncram_component|altsyncram_kdr3:auto_generated|ram_block1a0~porta_address_reg0 ; statectrl:U14|enirin_latch                ; rom_new:U4|monostable_trigger:inst3|pulse ; 0.000        ; 2.408      ; 3.879      ;
; 1.216 ; pc:U7|addr_latch[4]                                                                                                        ; rom_new:U4|rom_new_rom:inst|altsyncram:altsyncram_component|altsyncram_kdr3:auto_generated|ram_block1a0~porta_address_reg0 ; statectrl:U14|nextn_latch                 ; rom_new:U4|monostable_trigger:inst3|pulse ; 0.000        ; 2.237      ; 3.717      ;
; 1.282 ; pc:U7|addr_latch[3]                                                                                                        ; rom_new:U4|rom_new_rom:inst|altsyncram:altsyncram_component|altsyncram_kdr3:auto_generated|ram_block1a0~porta_address_reg0 ; statectrl:U14|nextn_latch                 ; rom_new:U4|monostable_trigger:inst3|pulse ; 0.000        ; 2.237      ; 3.783      ;
; 1.413 ; statectrl:U14|regrd1_latch                                                                                                 ; rom_new:U4|rom_new_rom:inst|altsyncram:altsyncram_component|altsyncram_kdr3:auto_generated|ram_block1a0~porta_address_reg0 ; clk_divider:U1|clk_out                    ; rom_new:U4|monostable_trigger:inst3|pulse ; 0.000        ; 1.803      ; 3.490      ;
; 1.429 ; statectrl:U14|regrd2_latch                                                                                                 ; rom_new:U4|rom_new_rom:inst|altsyncram:altsyncram_component|altsyncram_kdr3:auto_generated|ram_block1a0~porta_address_reg0 ; clk_divider:U1|clk_out                    ; rom_new:U4|monostable_trigger:inst3|pulse ; 0.000        ; 1.803      ; 3.506      ;
; 1.474 ; ir:U5|instruction[10]                                                                                                      ; rom_new:U4|rom_new_rom:inst|altsyncram:altsyncram_component|altsyncram_kdr3:auto_generated|ram_block1a0~porta_address_reg0 ; ir:U5|instruction[10]                     ; rom_new:U4|monostable_trigger:inst3|pulse ; 0.000        ; 4.111      ; 6.120      ;
; 1.548 ; statectrl:U14|dbfbout_latch                                                                                                ; rom_new:U4|rom_new_rom:inst|altsyncram:altsyncram_component|altsyncram_kdr3:auto_generated|ram_block1a0~porta_address_reg0 ; clk_divider:U1|clk_out                    ; rom_new:U4|monostable_trigger:inst3|pulse ; 0.000        ; 1.806      ; 3.628      ;
; 1.559 ; ir:U5|instruction[4]                                                                                                       ; rom_new:U4|rom_new_rom:inst|altsyncram:altsyncram_component|altsyncram_kdr3:auto_generated|ram_block1a0~porta_address_reg0 ; statectrl:U14|enirin_latch                ; rom_new:U4|monostable_trigger:inst3|pulse ; 0.000        ; 2.160      ; 3.983      ;
; 1.649 ; statectrl:U14|dbfaout_latch                                                                                                ; rom_new:U4|rom_new_rom:inst|altsyncram:altsyncram_component|altsyncram_kdr3:auto_generated|ram_block1a0~porta_address_reg0 ; clk_divider:U1|clk_out                    ; rom_new:U4|monostable_trigger:inst3|pulse ; 0.000        ; 1.803      ; 3.726      ;
; 1.817 ; ir:U5|instruction[9]                                                                                                       ; rom_new:U4|rom_new_rom:inst|altsyncram:altsyncram_component|altsyncram_kdr3:auto_generated|ram_block1a0~porta_address_reg0 ; statectrl:U14|enirin_latch                ; rom_new:U4|monostable_trigger:inst3|pulse ; 0.000        ; 2.213      ; 4.294      ;
; 1.824 ; statectrl:U14|enpcout_latch                                                                                                ; rom_new:U4|rom_new_rom:inst|altsyncram:altsyncram_component|altsyncram_kdr3:auto_generated|ram_block1a0~porta_address_reg0 ; clk_divider:U1|clk_out                    ; rom_new:U4|monostable_trigger:inst3|pulse ; 0.000        ; 1.798      ; 3.896      ;
; 1.852 ; ir:U5|instruction[10]                                                                                                      ; rom_new:U4|rom_new_rom:inst|altsyncram:altsyncram_component|altsyncram_kdr3:auto_generated|ram_block1a0~porta_address_reg0 ; ir:U5|instruction[10]                     ; rom_new:U4|monostable_trigger:inst3|pulse ; -0.500       ; 4.111      ; 5.998      ;
; 1.922 ; ir:U5|instruction[2]                                                                                                       ; rom_new:U4|rom_new_rom:inst|altsyncram:altsyncram_component|altsyncram_kdr3:auto_generated|ram_block1a0~porta_address_reg0 ; statectrl:U14|enirin_latch                ; rom_new:U4|monostable_trigger:inst3|pulse ; 0.000        ; 2.172      ; 4.358      ;
; 1.943 ; ir:U5|instruction[5]                                                                                                       ; rom_new:U4|rom_new_rom:inst|altsyncram:altsyncram_component|altsyncram_kdr3:auto_generated|ram_block1a0~porta_address_reg0 ; statectrl:U14|enirin_latch                ; rom_new:U4|monostable_trigger:inst3|pulse ; 0.000        ; 2.160      ; 4.367      ;
; 1.950 ; statectrl:U14|enrom_latch                                                                                                  ; rom_new:U4|rom_new_rom:inst|altsyncram:altsyncram_component|altsyncram_kdr3:auto_generated|ram_block1a0~porta_address_reg0 ; clk_divider:U1|clk_out                    ; rom_new:U4|monostable_trigger:inst3|pulse ; 0.000        ; 1.738      ; 3.962      ;
; 2.028 ; ir:U5|instruction[1]                                                                                                       ; rom_new:U4|rom_new_rom:inst|altsyncram:altsyncram_component|altsyncram_kdr3:auto_generated|ram_block1a0~porta_address_reg0 ; statectrl:U14|enirin_latch                ; rom_new:U4|monostable_trigger:inst3|pulse ; 0.000        ; 2.172      ; 4.464      ;
; 2.030 ; ram_new:U3|ram_new_ram:inst|altsyncram:altsyncram_component|altsyncram_2kn3:auto_generated|q_a[0]                          ; rom_new:U4|rom_new_rom:inst|altsyncram:altsyncram_component|altsyncram_kdr3:auto_generated|ram_block1a0~porta_address_reg0 ; statectrl:U14|ramrd_latch                 ; rom_new:U4|monostable_trigger:inst3|pulse ; 0.000        ; 2.055      ; 4.349      ;
; 2.057 ; ir:U5|instruction[0]                                                                                                       ; rom_new:U4|rom_new_rom:inst|altsyncram:altsyncram_component|altsyncram_kdr3:auto_generated|ram_block1a0~porta_address_reg0 ; statectrl:U14|enirin_latch                ; rom_new:U4|monostable_trigger:inst3|pulse ; 0.000        ; 2.172      ; 4.493      ;
; 2.066 ; ram_new:U3|ram_new_ram:inst|altsyncram:altsyncram_component|altsyncram_2kn3:auto_generated|q_a[7]                          ; rom_new:U4|rom_new_rom:inst|altsyncram:altsyncram_component|altsyncram_kdr3:auto_generated|ram_block1a0~porta_address_reg0 ; statectrl:U14|ramrd_latch                 ; rom_new:U4|monostable_trigger:inst3|pulse ; 0.000        ; 2.055      ; 4.385      ;
; 2.119 ; ir:U5|instruction[3]                                                                                                       ; rom_new:U4|rom_new_rom:inst|altsyncram:altsyncram_component|altsyncram_kdr3:auto_generated|ram_block1a0~porta_address_reg0 ; statectrl:U14|enirin_latch                ; rom_new:U4|monostable_trigger:inst3|pulse ; 0.000        ; 2.172      ; 4.555      ;
; 2.138 ; ram_new:U3|ram_new_ram:inst|altsyncram:altsyncram_component|altsyncram_2kn3:auto_generated|q_a[2]                          ; rom_new:U4|rom_new_rom:inst|altsyncram:altsyncram_component|altsyncram_kdr3:auto_generated|ram_block1a0~porta_address_reg0 ; statectrl:U14|ramrd_latch                 ; rom_new:U4|monostable_trigger:inst3|pulse ; 0.000        ; 2.055      ; 4.457      ;
; 2.239 ; ram_new:U3|ram_new_ram:inst|altsyncram:altsyncram_component|altsyncram_2kn3:auto_generated|q_a[6]                          ; rom_new:U4|rom_new_rom:inst|altsyncram:altsyncram_component|altsyncram_kdr3:auto_generated|ram_block1a0~porta_address_reg0 ; statectrl:U14|ramrd_latch                 ; rom_new:U4|monostable_trigger:inst3|pulse ; 0.000        ; 2.055      ; 4.558      ;
; 2.292 ; ir:U5|instruction[8]                                                                                                       ; rom_new:U4|rom_new_rom:inst|altsyncram:altsyncram_component|altsyncram_kdr3:auto_generated|ram_block1a0~porta_address_reg0 ; statectrl:U14|enirin_latch                ; rom_new:U4|monostable_trigger:inst3|pulse ; 0.000        ; 2.213      ; 4.769      ;
; 2.337 ; ram_new:U3|ram_new_ram:inst|altsyncram:altsyncram_component|altsyncram_2kn3:auto_generated|q_a[5]                          ; rom_new:U4|rom_new_rom:inst|altsyncram:altsyncram_component|altsyncram_kdr3:auto_generated|ram_block1a0~porta_address_reg0 ; statectrl:U14|ramrd_latch                 ; rom_new:U4|monostable_trigger:inst3|pulse ; 0.000        ; 2.055      ; 4.656      ;
; 2.454 ; dbufferb:U10|data_latch[4]                                                                                                 ; rom_new:U4|rom_new_rom:inst|altsyncram:altsyncram_component|altsyncram_kdr3:auto_generated|ram_block1a0~porta_address_reg0 ; statectrl:U14|enalu_latch                 ; rom_new:U4|monostable_trigger:inst3|pulse ; -0.500       ; 0.304      ; 2.532      ;
; 2.501 ; dbufferb:U10|data_latch[5]                                                                                                 ; rom_new:U4|rom_new_rom:inst|altsyncram:altsyncram_component|altsyncram_kdr3:auto_generated|ram_block1a0~porta_address_reg0 ; statectrl:U14|enalu_latch                 ; rom_new:U4|monostable_trigger:inst3|pulse ; -0.500       ; 0.293      ; 2.568      ;
; 2.577 ; dbufferb:U10|data_latch[4]                                                                                                 ; rom_new:U4|rom_new_rom:inst|altsyncram:altsyncram_component|altsyncram_kdr3:auto_generated|ram_block1a0~porta_address_reg0 ; statectrl:U14|dbfbin_latch                ; rom_new:U4|monostable_trigger:inst3|pulse ; -0.500       ; 0.181      ; 2.532      ;
; 2.624 ; dbufferb:U10|data_latch[5]                                                                                                 ; rom_new:U4|rom_new_rom:inst|altsyncram:altsyncram_component|altsyncram_kdr3:auto_generated|ram_block1a0~porta_address_reg0 ; statectrl:U14|dbfbin_latch                ; rom_new:U4|monostable_trigger:inst3|pulse ; -0.500       ; 0.170      ; 2.568      ;
; 2.704 ; dbufferb:U10|data_latch[7]                                                                                                 ; rom_new:U4|rom_new_rom:inst|altsyncram:altsyncram_component|altsyncram_kdr3:auto_generated|ram_block1a0~porta_address_reg0 ; statectrl:U14|enalu_latch                 ; rom_new:U4|monostable_trigger:inst3|pulse ; -0.500       ; 0.293      ; 2.771      ;
; 2.742 ; ram_new:U3|ram_new_ram:inst|altsyncram:altsyncram_component|altsyncram_2kn3:auto_generated|q_a[4]                          ; rom_new:U4|rom_new_rom:inst|altsyncram:altsyncram_component|altsyncram_kdr3:auto_generated|ram_block1a0~porta_address_reg0 ; statectrl:U14|ramrd_latch                 ; rom_new:U4|monostable_trigger:inst3|pulse ; 0.000        ; 2.055      ; 5.061      ;
; 2.791 ; ram_new:U3|ram_new_ram:inst|altsyncram:altsyncram_component|altsyncram_2kn3:auto_generated|q_a[1]                          ; rom_new:U4|rom_new_rom:inst|altsyncram:altsyncram_component|altsyncram_kdr3:auto_generated|ram_block1a0~porta_address_reg0 ; statectrl:U14|ramrd_latch                 ; rom_new:U4|monostable_trigger:inst3|pulse ; 0.000        ; 2.055      ; 5.110      ;
; 2.827 ; dbufferb:U10|data_latch[7]                                                                                                 ; rom_new:U4|rom_new_rom:inst|altsyncram:altsyncram_component|altsyncram_kdr3:auto_generated|ram_block1a0~porta_address_reg0 ; statectrl:U14|dbfbin_latch                ; rom_new:U4|monostable_trigger:inst3|pulse ; -0.500       ; 0.170      ; 2.771      ;
; 2.865 ; dbufferb:U10|data_latch[6]                                                                                                 ; rom_new:U4|rom_new_rom:inst|altsyncram:altsyncram_component|altsyncram_kdr3:auto_generated|ram_block1a0~porta_address_reg0 ; statectrl:U14|enalu_latch                 ; rom_new:U4|monostable_trigger:inst3|pulse ; -0.500       ; 0.041      ; 2.680      ;
; 2.872 ; dbufferb:U10|data_latch[1]                                                                                                 ; rom_new:U4|rom_new_rom:inst|altsyncram:altsyncram_component|altsyncram_kdr3:auto_generated|ram_block1a0~porta_address_reg0 ; statectrl:U14|enalu_latch                 ; rom_new:U4|monostable_trigger:inst3|pulse ; -0.500       ; 0.290      ; 2.936      ;
; 2.988 ; dbufferb:U10|data_latch[6]                                                                                                 ; rom_new:U4|rom_new_rom:inst|altsyncram:altsyncram_component|altsyncram_kdr3:auto_generated|ram_block1a0~porta_address_reg0 ; statectrl:U14|dbfbin_latch                ; rom_new:U4|monostable_trigger:inst3|pulse ; -0.500       ; -0.082     ; 2.680      ;
; 2.995 ; dbufferb:U10|data_latch[1]                                                                                                 ; rom_new:U4|rom_new_rom:inst|altsyncram:altsyncram_component|altsyncram_kdr3:auto_generated|ram_block1a0~porta_address_reg0 ; statectrl:U14|dbfbin_latch                ; rom_new:U4|monostable_trigger:inst3|pulse ; -0.500       ; 0.167      ; 2.936      ;
; 3.089 ; rom_new:U4|rom_new_rom:inst|altsyncram:altsyncram_component|altsyncram_kdr3:auto_generated|ram_block1a0~porta_address_reg0 ; rom_new:U4|rom_new_rom:inst|altsyncram:altsyncram_component|altsyncram_kdr3:auto_generated|q_a[7]                          ; rom_new:U4|monostable_trigger:inst3|pulse ; rom_new:U4|monostable_trigger:inst3|pulse ; 0.000        ; 0.001      ; 3.301      ;
; 3.089 ; rom_new:U4|rom_new_rom:inst|altsyncram:altsyncram_component|altsyncram_kdr3:auto_generated|ram_block1a0~porta_address_reg0 ; rom_new:U4|rom_new_rom:inst|altsyncram:altsyncram_component|altsyncram_kdr3:auto_generated|q_a[6]                          ; rom_new:U4|monostable_trigger:inst3|pulse ; rom_new:U4|monostable_trigger:inst3|pulse ; 0.000        ; 0.001      ; 3.301      ;
; 3.089 ; rom_new:U4|rom_new_rom:inst|altsyncram:altsyncram_component|altsyncram_kdr3:auto_generated|ram_block1a0~porta_address_reg0 ; rom_new:U4|rom_new_rom:inst|altsyncram:altsyncram_component|altsyncram_kdr3:auto_generated|q_a[5]                          ; rom_new:U4|monostable_trigger:inst3|pulse ; rom_new:U4|monostable_trigger:inst3|pulse ; 0.000        ; 0.001      ; 3.301      ;
; 3.089 ; rom_new:U4|rom_new_rom:inst|altsyncram:altsyncram_component|altsyncram_kdr3:auto_generated|ram_block1a0~porta_address_reg0 ; rom_new:U4|rom_new_rom:inst|altsyncram:altsyncram_component|altsyncram_kdr3:auto_generated|q_a[4]                          ; rom_new:U4|monostable_trigger:inst3|pulse ; rom_new:U4|monostable_trigger:inst3|pulse ; 0.000        ; 0.001      ; 3.301      ;
; 3.089 ; rom_new:U4|rom_new_rom:inst|altsyncram:altsyncram_component|altsyncram_kdr3:auto_generated|ram_block1a0~porta_address_reg0 ; rom_new:U4|rom_new_rom:inst|altsyncram:altsyncram_component|altsyncram_kdr3:auto_generated|q_a[3]                          ; rom_new:U4|monostable_trigger:inst3|pulse ; rom_new:U4|monostable_trigger:inst3|pulse ; 0.000        ; 0.001      ; 3.301      ;
; 3.089 ; rom_new:U4|rom_new_rom:inst|altsyncram:altsyncram_component|altsyncram_kdr3:auto_generated|ram_block1a0~porta_address_reg0 ; rom_new:U4|rom_new_rom:inst|altsyncram:altsyncram_component|altsyncram_kdr3:auto_generated|q_a[2]                          ; rom_new:U4|monostable_trigger:inst3|pulse ; rom_new:U4|monostable_trigger:inst3|pulse ; 0.000        ; 0.001      ; 3.301      ;
; 3.089 ; rom_new:U4|rom_new_rom:inst|altsyncram:altsyncram_component|altsyncram_kdr3:auto_generated|ram_block1a0~porta_address_reg0 ; rom_new:U4|rom_new_rom:inst|altsyncram:altsyncram_component|altsyncram_kdr3:auto_generated|q_a[1]                          ; rom_new:U4|monostable_trigger:inst3|pulse ; rom_new:U4|monostable_trigger:inst3|pulse ; 0.000        ; 0.001      ; 3.301      ;
; 3.089 ; rom_new:U4|rom_new_rom:inst|altsyncram:altsyncram_component|altsyncram_kdr3:auto_generated|ram_block1a0~porta_address_reg0 ; rom_new:U4|rom_new_rom:inst|altsyncram:altsyncram_component|altsyncram_kdr3:auto_generated|q_a[0]                          ; rom_new:U4|monostable_trigger:inst3|pulse ; rom_new:U4|monostable_trigger:inst3|pulse ; 0.000        ; 0.001      ; 3.301      ;
; 3.144 ; dbufferb:U10|data_latch[0]                                                                                                 ; rom_new:U4|rom_new_rom:inst|altsyncram:altsyncram_component|altsyncram_kdr3:auto_generated|ram_block1a0~porta_address_reg0 ; statectrl:U14|enalu_latch                 ; rom_new:U4|monostable_trigger:inst3|pulse ; -0.500       ; 0.288      ; 3.206      ;
; 3.267 ; dbufferb:U10|data_latch[0]                                                                                                 ; rom_new:U4|rom_new_rom:inst|altsyncram:altsyncram_component|altsyncram_kdr3:auto_generated|ram_block1a0~porta_address_reg0 ; statectrl:U14|dbfbin_latch                ; rom_new:U4|monostable_trigger:inst3|pulse ; -0.500       ; 0.165      ; 3.206      ;
; 3.290 ; rom_new:U4|rom_new_rom:inst|altsyncram:altsyncram_component|altsyncram_kdr3:auto_generated|q_a[1]                          ; rom_new:U4|rom_new_rom:inst|altsyncram:altsyncram_component|altsyncram_kdr3:auto_generated|ram_block1a0~porta_address_reg0 ; rom_new:U4|monostable_trigger:inst3|pulse ; rom_new:U4|monostable_trigger:inst3|pulse ; 0.000        ; 0.090      ; 3.634      ;
; 3.325 ; dbufferb:U10|data_latch[3]                                                                                                 ; rom_new:U4|rom_new_rom:inst|altsyncram:altsyncram_component|altsyncram_kdr3:auto_generated|ram_block1a0~porta_address_reg0 ; statectrl:U14|enalu_latch                 ; rom_new:U4|monostable_trigger:inst3|pulse ; -0.500       ; 0.290      ; 3.389      ;
; 3.447 ; gr:U12|grb_latch[3]                                                                                                        ; rom_new:U4|rom_new_rom:inst|altsyncram:altsyncram_component|altsyncram_kdr3:auto_generated|ram_block1a0~porta_address_reg0 ; ir:U5|instruction[10]                     ; rom_new:U4|monostable_trigger:inst3|pulse ; 0.000        ; -0.878     ; 2.843      ;
; 3.448 ; dbufferb:U10|data_latch[3]                                                                                                 ; rom_new:U4|rom_new_rom:inst|altsyncram:altsyncram_component|altsyncram_kdr3:auto_generated|ram_block1a0~porta_address_reg0 ; statectrl:U14|dbfbin_latch                ; rom_new:U4|monostable_trigger:inst3|pulse ; -0.500       ; 0.167      ; 3.389      ;
; 3.464 ; rom_new:U4|rom_new_rom:inst|altsyncram:altsyncram_component|altsyncram_kdr3:auto_generated|q_a[3]                          ; rom_new:U4|rom_new_rom:inst|altsyncram:altsyncram_component|altsyncram_kdr3:auto_generated|ram_block1a0~porta_address_reg0 ; rom_new:U4|monostable_trigger:inst3|pulse ; rom_new:U4|monostable_trigger:inst3|pulse ; 0.000        ; 0.090      ; 3.808      ;
; 3.567 ; gr:U12|grb_latch[1]                                                                                                        ; rom_new:U4|rom_new_rom:inst|altsyncram:altsyncram_component|altsyncram_kdr3:auto_generated|ram_block1a0~porta_address_reg0 ; ir:U5|instruction[10]                     ; rom_new:U4|monostable_trigger:inst3|pulse ; 0.000        ; -0.878     ; 2.963      ;
; 3.627 ; gr:U12|grb_latch[7]                                                                                                        ; rom_new:U4|rom_new_rom:inst|altsyncram:altsyncram_component|altsyncram_kdr3:auto_generated|ram_block1a0~porta_address_reg0 ; ir:U5|instruction[10]                     ; rom_new:U4|monostable_trigger:inst3|pulse ; 0.000        ; -0.886     ; 3.015      ;
; 3.633 ; gr:U12|grc_latch[4]                                                                                                        ; rom_new:U4|rom_new_rom:inst|altsyncram:altsyncram_component|altsyncram_kdr3:auto_generated|ram_block1a0~porta_address_reg0 ; ir:U5|instruction[10]                     ; rom_new:U4|monostable_trigger:inst3|pulse ; 0.000        ; -0.925     ; 2.982      ;
; 3.633 ; gr:U12|grb_latch[5]                                                                                                        ; rom_new:U4|rom_new_rom:inst|altsyncram:altsyncram_component|altsyncram_kdr3:auto_generated|ram_block1a0~porta_address_reg0 ; ir:U5|instruction[10]                     ; rom_new:U4|monostable_trigger:inst3|pulse ; 0.000        ; -0.886     ; 3.021      ;
; 3.695 ; dbufferb:U10|data_latch[2]                                                                                                 ; rom_new:U4|rom_new_rom:inst|altsyncram:altsyncram_component|altsyncram_kdr3:auto_generated|ram_block1a0~porta_address_reg0 ; statectrl:U14|enalu_latch                 ; rom_new:U4|monostable_trigger:inst3|pulse ; -0.500       ; 0.021      ; 3.490      ;
; 3.700 ; rom_new:U4|rom_new_rom:inst|altsyncram:altsyncram_component|altsyncram_kdr3:auto_generated|q_a[0]                          ; rom_new:U4|rom_new_rom:inst|altsyncram:altsyncram_component|altsyncram_kdr3:auto_generated|ram_block1a0~porta_address_reg0 ; rom_new:U4|monostable_trigger:inst3|pulse ; rom_new:U4|monostable_trigger:inst3|pulse ; 0.000        ; 0.090      ; 4.044      ;
; 3.768 ; ram_new:U3|ram_new_ram:inst|altsyncram:altsyncram_component|altsyncram_2kn3:auto_generated|q_a[3]                          ; rom_new:U4|rom_new_rom:inst|altsyncram:altsyncram_component|altsyncram_kdr3:auto_generated|ram_block1a0~porta_address_reg0 ; statectrl:U14|ramrd_latch                 ; rom_new:U4|monostable_trigger:inst3|pulse ; 0.000        ; 2.055      ; 6.087      ;
; 3.786 ; gr:U12|grc_latch[6]                                                                                                        ; rom_new:U4|rom_new_rom:inst|altsyncram:altsyncram_component|altsyncram_kdr3:auto_generated|ram_block1a0~porta_address_reg0 ; ir:U5|instruction[10]                     ; rom_new:U4|monostable_trigger:inst3|pulse ; 0.000        ; -0.928     ; 3.132      ;
; 3.818 ; dbufferb:U10|data_latch[2]                                                                                                 ; rom_new:U4|rom_new_rom:inst|altsyncram:altsyncram_component|altsyncram_kdr3:auto_generated|ram_block1a0~porta_address_reg0 ; statectrl:U14|dbfbin_latch                ; rom_new:U4|monostable_trigger:inst3|pulse ; -0.500       ; -0.102     ; 3.490      ;
; 3.857 ; gr:U12|grd_latch[3]                                                                                                        ; rom_new:U4|rom_new_rom:inst|altsyncram:altsyncram_component|altsyncram_kdr3:auto_generated|ram_block1a0~porta_address_reg0 ; ir:U5|instruction[10]                     ; rom_new:U4|monostable_trigger:inst3|pulse ; 0.000        ; -0.974     ; 3.157      ;
; 3.940 ; rom_new:U4|rom_new_rom:inst|altsyncram:altsyncram_component|altsyncram_kdr3:auto_generated|q_a[2]                          ; rom_new:U4|rom_new_rom:inst|altsyncram:altsyncram_component|altsyncram_kdr3:auto_generated|ram_block1a0~porta_address_reg0 ; rom_new:U4|monostable_trigger:inst3|pulse ; rom_new:U4|monostable_trigger:inst3|pulse ; 0.000        ; 0.090      ; 4.284      ;
; 3.941 ; gr:U12|grc_latch[4]                                                                                                        ; rom_new:U4|rom_new_rom:inst|altsyncram:altsyncram_component|altsyncram_kdr3:auto_generated|ram_block1a0~porta_address_reg0 ; ir:U5|instruction[10]                     ; rom_new:U4|monostable_trigger:inst3|pulse ; -0.500       ; -0.733     ; 2.982      ;
; 4.094 ; gr:U12|grc_latch[6]                                                                                                        ; rom_new:U4|rom_new_rom:inst|altsyncram:altsyncram_component|altsyncram_kdr3:auto_generated|ram_block1a0~porta_address_reg0 ; ir:U5|instruction[10]                     ; rom_new:U4|monostable_trigger:inst3|pulse ; -0.500       ; -0.736     ; 3.132      ;
; 4.095 ; gr:U12|grb_latch[3]                                                                                                        ; rom_new:U4|rom_new_rom:inst|altsyncram:altsyncram_component|altsyncram_kdr3:auto_generated|ram_block1a0~porta_address_reg0 ; ir:U5|instruction[10]                     ; rom_new:U4|monostable_trigger:inst3|pulse ; -0.500       ; -1.026     ; 2.843      ;
; 4.102 ; gr:U12|grd_latch[7]                                                                                                        ; rom_new:U4|rom_new_rom:inst|altsyncram:altsyncram_component|altsyncram_kdr3:auto_generated|ram_block1a0~porta_address_reg0 ; ir:U5|instruction[10]                     ; rom_new:U4|monostable_trigger:inst3|pulse ; 0.000        ; -0.983     ; 3.393      ;
; 4.106 ; gr:U12|grd_latch[5]                                                                                                        ; rom_new:U4|rom_new_rom:inst|altsyncram:altsyncram_component|altsyncram_kdr3:auto_generated|ram_block1a0~porta_address_reg0 ; ir:U5|instruction[10]                     ; rom_new:U4|monostable_trigger:inst3|pulse ; 0.000        ; -0.983     ; 3.397      ;
; 4.159 ; rom_new:U4|rom_new_rom:inst|altsyncram:altsyncram_component|altsyncram_kdr3:auto_generated|q_a[5]                          ; rom_new:U4|rom_new_rom:inst|altsyncram:altsyncram_component|altsyncram_kdr3:auto_generated|ram_block1a0~porta_address_reg0 ; rom_new:U4|monostable_trigger:inst3|pulse ; rom_new:U4|monostable_trigger:inst3|pulse ; 0.000        ; 0.090      ; 4.503      ;
; 4.161 ; gr:U12|grb_latch[0]                                                                                                        ; rom_new:U4|rom_new_rom:inst|altsyncram:altsyncram_component|altsyncram_kdr3:auto_generated|ram_block1a0~porta_address_reg0 ; ir:U5|instruction[10]                     ; rom_new:U4|monostable_trigger:inst3|pulse ; 0.000        ; -0.877     ; 3.558      ;
; 4.215 ; gr:U12|grb_latch[1]                                                                                                        ; rom_new:U4|rom_new_rom:inst|altsyncram:altsyncram_component|altsyncram_kdr3:auto_generated|ram_block1a0~porta_address_reg0 ; ir:U5|instruction[10]                     ; rom_new:U4|monostable_trigger:inst3|pulse ; -0.500       ; -1.026     ; 2.963      ;
; 4.220 ; rom_new:U4|rom_new_rom:inst|altsyncram:altsyncram_component|altsyncram_kdr3:auto_generated|q_a[7]                          ; rom_new:U4|rom_new_rom:inst|altsyncram:altsyncram_component|altsyncram_kdr3:auto_generated|ram_block1a0~porta_address_reg0 ; rom_new:U4|monostable_trigger:inst3|pulse ; rom_new:U4|monostable_trigger:inst3|pulse ; 0.000        ; 0.090      ; 4.564      ;
; 4.275 ; gr:U12|grb_latch[7]                                                                                                        ; rom_new:U4|rom_new_rom:inst|altsyncram:altsyncram_component|altsyncram_kdr3:auto_generated|ram_block1a0~porta_address_reg0 ; ir:U5|instruction[10]                     ; rom_new:U4|monostable_trigger:inst3|pulse ; -0.500       ; -1.034     ; 3.015      ;
; 4.281 ; gr:U12|grb_latch[5]                                                                                                        ; rom_new:U4|rom_new_rom:inst|altsyncram:altsyncram_component|altsyncram_kdr3:auto_generated|ram_block1a0~porta_address_reg0 ; ir:U5|instruction[10]                     ; rom_new:U4|monostable_trigger:inst3|pulse ; -0.500       ; -1.034     ; 3.021      ;
; 4.300 ; gr:U12|grd_latch[1]                                                                                                        ; rom_new:U4|rom_new_rom:inst|altsyncram:altsyncram_component|altsyncram_kdr3:auto_generated|ram_block1a0~porta_address_reg0 ; ir:U5|instruction[10]                     ; rom_new:U4|monostable_trigger:inst3|pulse ; 0.000        ; -0.974     ; 3.600      ;
; 4.341 ; gr:U12|grb_latch[2]                                                                                                        ; rom_new:U4|rom_new_rom:inst|altsyncram:altsyncram_component|altsyncram_kdr3:auto_generated|ram_block1a0~porta_address_reg0 ; ir:U5|instruction[10]                     ; rom_new:U4|monostable_trigger:inst3|pulse ; 0.000        ; -0.877     ; 3.738      ;
; 4.372 ; rom_new:U4|rom_new_rom:inst|altsyncram:altsyncram_component|altsyncram_kdr3:auto_generated|q_a[6]                          ; rom_new:U4|rom_new_rom:inst|altsyncram:altsyncram_component|altsyncram_kdr3:auto_generated|ram_block1a0~porta_address_reg0 ; rom_new:U4|monostable_trigger:inst3|pulse ; rom_new:U4|monostable_trigger:inst3|pulse ; 0.000        ; 0.090      ; 4.716      ;
; 4.390 ; gr:U12|grc_latch[3]                                                                                                        ; rom_new:U4|rom_new_rom:inst|altsyncram:altsyncram_component|altsyncram_kdr3:auto_generated|ram_block1a0~porta_address_reg0 ; ir:U5|instruction[10]                     ; rom_new:U4|monostable_trigger:inst3|pulse ; 0.000        ; -0.926     ; 3.738      ;
; 4.398 ; gr:U12|grc_latch[2]                                                                                                        ; rom_new:U4|rom_new_rom:inst|altsyncram:altsyncram_component|altsyncram_kdr3:auto_generated|ram_block1a0~porta_address_reg0 ; ir:U5|instruction[10]                     ; rom_new:U4|monostable_trigger:inst3|pulse ; 0.000        ; -0.926     ; 3.746      ;
; 4.482 ; gr:U12|grc_latch[1]                                                                                                        ; rom_new:U4|rom_new_rom:inst|altsyncram:altsyncram_component|altsyncram_kdr3:auto_generated|ram_block1a0~porta_address_reg0 ; ir:U5|instruction[10]                     ; rom_new:U4|monostable_trigger:inst3|pulse ; 0.000        ; -0.925     ; 3.831      ;
; 4.512 ; rom_new:U4|rom_new_rom:inst|altsyncram:altsyncram_component|altsyncram_kdr3:auto_generated|q_a[4]                          ; rom_new:U4|rom_new_rom:inst|altsyncram:altsyncram_component|altsyncram_kdr3:auto_generated|ram_block1a0~porta_address_reg0 ; rom_new:U4|monostable_trigger:inst3|pulse ; rom_new:U4|monostable_trigger:inst3|pulse ; 0.000        ; 0.090      ; 4.856      ;
; 4.545 ; gr:U12|grc_latch[7]                                                                                                        ; rom_new:U4|rom_new_rom:inst|altsyncram:altsyncram_component|altsyncram_kdr3:auto_generated|ram_block1a0~porta_address_reg0 ; ir:U5|instruction[10]                     ; rom_new:U4|monostable_trigger:inst3|pulse ; 0.000        ; -0.934     ; 3.885      ;
; 4.555 ; gr:U12|grb_latch[4]                                                                                                        ; rom_new:U4|rom_new_rom:inst|altsyncram:altsyncram_component|altsyncram_kdr3:auto_generated|ram_block1a0~porta_address_reg0 ; ir:U5|instruction[10]                     ; rom_new:U4|monostable_trigger:inst3|pulse ; 0.000        ; -0.877     ; 3.952      ;
; 4.573 ; gr:U12|grd_latch[4]                                                                                                        ; rom_new:U4|rom_new_rom:inst|altsyncram:altsyncram_component|altsyncram_kdr3:auto_generated|ram_block1a0~porta_address_reg0 ; ir:U5|instruction[10]                     ; rom_new:U4|monostable_trigger:inst3|pulse ; 0.000        ; -0.974     ; 3.873      ;
; 4.609 ; gr:U12|grd_latch[0]                                                                                                        ; rom_new:U4|rom_new_rom:inst|altsyncram:altsyncram_component|altsyncram_kdr3:auto_generated|ram_block1a0~porta_address_reg0 ; ir:U5|instruction[10]                     ; rom_new:U4|monostable_trigger:inst3|pulse ; 0.000        ; -0.974     ; 3.909      ;
; 4.613 ; gr:U12|grc_latch[5]                                                                                                        ; rom_new:U4|rom_new_rom:inst|altsyncram:altsyncram_component|altsyncram_kdr3:auto_generated|ram_block1a0~porta_address_reg0 ; ir:U5|instruction[10]                     ; rom_new:U4|monostable_trigger:inst3|pulse ; 0.000        ; -0.934     ; 3.953      ;
; 4.698 ; gr:U12|grc_latch[3]                                                                                                        ; rom_new:U4|rom_new_rom:inst|altsyncram:altsyncram_component|altsyncram_kdr3:auto_generated|ram_block1a0~porta_address_reg0 ; ir:U5|instruction[10]                     ; rom_new:U4|monostable_trigger:inst3|pulse ; -0.500       ; -0.734     ; 3.738      ;
; 4.706 ; gr:U12|grc_latch[2]                                                                                                        ; rom_new:U4|rom_new_rom:inst|altsyncram:altsyncram_component|altsyncram_kdr3:auto_generated|ram_block1a0~porta_address_reg0 ; ir:U5|instruction[10]                     ; rom_new:U4|monostable_trigger:inst3|pulse ; -0.500       ; -0.734     ; 3.746      ;
; 4.708 ; gr:U12|grc_latch[0]                                                                                                        ; rom_new:U4|rom_new_rom:inst|altsyncram:altsyncram_component|altsyncram_kdr3:auto_generated|ram_block1a0~porta_address_reg0 ; ir:U5|instruction[10]                     ; rom_new:U4|monostable_trigger:inst3|pulse ; 0.000        ; -0.926     ; 4.056      ;
; 4.708 ; gr:U12|gra_latch[6]                                                                                                        ; rom_new:U4|rom_new_rom:inst|altsyncram:altsyncram_component|altsyncram_kdr3:auto_generated|ram_block1a0~porta_address_reg0 ; ir:U5|instruction[10]                     ; rom_new:U4|monostable_trigger:inst3|pulse ; -0.500       ; -0.974     ; 3.508      ;
; 4.713 ; gr:U12|grb_latch[6]                                                                                                        ; rom_new:U4|rom_new_rom:inst|altsyncram:altsyncram_component|altsyncram_kdr3:auto_generated|ram_block1a0~porta_address_reg0 ; ir:U5|instruction[10]                     ; rom_new:U4|monostable_trigger:inst3|pulse ; 0.000        ; -0.877     ; 4.110      ;
; 4.730 ; gr:U12|grd_latch[6]                                                                                                        ; rom_new:U4|rom_new_rom:inst|altsyncram:altsyncram_component|altsyncram_kdr3:auto_generated|ram_block1a0~porta_address_reg0 ; ir:U5|instruction[10]                     ; rom_new:U4|monostable_trigger:inst3|pulse ; 0.000        ; -0.974     ; 4.030      ;
+-------+----------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------+-------------------------------------------+-------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'statectrl:U14|enirin_latch'                                                                                                                                                                             ;
+-------+---------------------------------------------------------------------------------------------------+-----------------------+----------------------------+----------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                         ; To Node               ; Launch Clock               ; Latch Clock                ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------------------------------------------------------+-----------------------+----------------------------+----------------------------+--------------+------------+------------+
; 0.497 ; ir:U5|state                                                                                       ; ir:U5|state           ; statectrl:U14|enirin_latch ; statectrl:U14|enirin_latch ; 0.000        ; 0.049      ; 0.758      ;
; 1.762 ; ir:U5|state                                                                                       ; ir:U5|instruction[14] ; statectrl:U14|enirin_latch ; statectrl:U14|enirin_latch ; 0.000        ; 0.321      ; 2.295      ;
; 1.762 ; ir:U5|state                                                                                       ; ir:U5|instruction[13] ; statectrl:U14|enirin_latch ; statectrl:U14|enirin_latch ; 0.000        ; 0.321      ; 2.295      ;
; 1.762 ; ir:U5|state                                                                                       ; ir:U5|instruction[11] ; statectrl:U14|enirin_latch ; statectrl:U14|enirin_latch ; 0.000        ; 0.321      ; 2.295      ;
; 1.762 ; ir:U5|state                                                                                       ; ir:U5|instruction[12] ; statectrl:U14|enirin_latch ; statectrl:U14|enirin_latch ; 0.000        ; 0.321      ; 2.295      ;
; 2.026 ; statectrl:U14|ramrd_latch                                                                         ; ir:U5|instruction[5]  ; statectrl:U14|ramrd_latch  ; statectrl:U14|enirin_latch ; 0.000        ; 2.055      ; 4.554      ;
; 2.073 ; statectrl:U14|ramrd_latch                                                                         ; ir:U5|instruction[7]  ; statectrl:U14|ramrd_latch  ; statectrl:U14|enirin_latch ; 0.000        ; 2.055      ; 4.601      ;
; 2.220 ; ir:U5|state                                                                                       ; ir:U5|instruction[10] ; statectrl:U14|enirin_latch ; statectrl:U14|enirin_latch ; 0.000        ; 0.568      ; 3.000      ;
; 2.241 ; statectrl:U14|ramrd_latch                                                                         ; ir:U5|instruction[5]  ; statectrl:U14|ramrd_latch  ; statectrl:U14|enirin_latch ; -0.500       ; 2.055      ; 4.269      ;
; 2.250 ; pc:U7|addr_latch[7]                                                                               ; ir:U5|instruction[7]  ; statectrl:U14|nextn_latch  ; statectrl:U14|enirin_latch ; 0.000        ; 0.181      ; 2.643      ;
; 2.251 ; pc:U7|addr_latch[5]                                                                               ; ir:U5|instruction[5]  ; statectrl:U14|nextn_latch  ; statectrl:U14|enirin_latch ; 0.000        ; 0.181      ; 2.644      ;
; 2.268 ; ir:U5|state                                                                                       ; ir:U5|instruction[7]  ; statectrl:U14|enirin_latch ; statectrl:U14|enirin_latch ; 0.000        ; 0.348      ; 2.828      ;
; 2.268 ; ir:U5|state                                                                                       ; ir:U5|instruction[5]  ; statectrl:U14|enirin_latch ; statectrl:U14|enirin_latch ; 0.000        ; 0.348      ; 2.828      ;
; 2.268 ; ir:U5|state                                                                                       ; ir:U5|instruction[4]  ; statectrl:U14|enirin_latch ; statectrl:U14|enirin_latch ; 0.000        ; 0.348      ; 2.828      ;
; 2.338 ; statectrl:U14|ramrd_latch                                                                         ; ir:U5|instruction[7]  ; statectrl:U14|ramrd_latch  ; statectrl:U14|enirin_latch ; -0.500       ; 2.055      ; 4.366      ;
; 2.375 ; statectrl:U14|ramrd_latch                                                                         ; ir:U5|instruction[3]  ; statectrl:U14|ramrd_latch  ; statectrl:U14|enirin_latch ; 0.000        ; 2.043      ; 4.891      ;
; 2.432 ; ir:U5|instruction[7]                                                                              ; ir:U5|instruction[7]  ; statectrl:U14|enirin_latch ; statectrl:U14|enirin_latch ; 0.000        ; 0.056      ; 2.700      ;
; 2.488 ; statectrl:U14|ramrd_latch                                                                         ; ir:U5|instruction[14] ; statectrl:U14|ramrd_latch  ; statectrl:U14|enirin_latch ; 0.000        ; 2.032      ; 4.993      ;
; 2.508 ; statectrl:U14|ramrd_latch                                                                         ; ir:U5|instruction[0]  ; statectrl:U14|ramrd_latch  ; statectrl:U14|enirin_latch ; 0.000        ; 2.043      ; 5.024      ;
; 2.511 ; ir:U5|state                                                                                       ; ir:U5|instruction[8]  ; statectrl:U14|enirin_latch ; statectrl:U14|enirin_latch ; 0.000        ; 0.289      ; 3.012      ;
; 2.511 ; ir:U5|state                                                                                       ; ir:U5|instruction[9]  ; statectrl:U14|enirin_latch ; statectrl:U14|enirin_latch ; 0.000        ; 0.289      ; 3.012      ;
; 2.531 ; statectrl:U14|ramrd_latch                                                                         ; ir:U5|instruction[15] ; statectrl:U14|ramrd_latch  ; statectrl:U14|enirin_latch ; 0.000        ; 1.601      ; 4.605      ;
; 2.541 ; statectrl:U14|ramrd_latch                                                                         ; ir:U5|instruction[3]  ; statectrl:U14|ramrd_latch  ; statectrl:U14|enirin_latch ; -0.500       ; 2.043      ; 4.557      ;
; 2.549 ; statectrl:U14|ramrd_latch                                                                         ; ir:U5|instruction[8]  ; statectrl:U14|ramrd_latch  ; statectrl:U14|enirin_latch ; 0.000        ; 2.000      ; 5.022      ;
; 2.604 ; statectrl:U14|ramrd_latch                                                                         ; ir:U5|instruction[11] ; statectrl:U14|ramrd_latch  ; statectrl:U14|enirin_latch ; 0.000        ; 2.032      ; 5.109      ;
; 2.625 ; pc:U7|addr_latch[6]                                                                               ; ir:U5|instruction[14] ; statectrl:U14|nextn_latch  ; statectrl:U14|enirin_latch ; 0.000        ; 0.158      ; 2.995      ;
; 2.704 ; statectrl:U14|ramrd_latch                                                                         ; ir:U5|instruction[0]  ; statectrl:U14|ramrd_latch  ; statectrl:U14|enirin_latch ; -0.500       ; 2.043      ; 4.720      ;
; 2.707 ; statectrl:U14|ramrd_latch                                                                         ; ir:U5|instruction[14] ; statectrl:U14|ramrd_latch  ; statectrl:U14|enirin_latch ; -0.500       ; 2.032      ; 4.712      ;
; 2.709 ; pc:U7|addr_latch[7]                                                                               ; ir:U5|instruction[15] ; statectrl:U14|nextn_latch  ; statectrl:U14|enirin_latch ; 0.000        ; -0.273     ; 2.648      ;
; 2.719 ; statectrl:U14|ramrd_latch                                                                         ; ir:U5|instruction[6]  ; statectrl:U14|ramrd_latch  ; statectrl:U14|enirin_latch ; 0.000        ; 1.797      ; 4.989      ;
; 2.730 ; ir:U5|state                                                                                       ; ir:U5|instruction[6]  ; statectrl:U14|enirin_latch ; statectrl:U14|enirin_latch ; 0.000        ; 0.071      ; 3.013      ;
; 2.730 ; ir:U5|state                                                                                       ; ir:U5|instruction[3]  ; statectrl:U14|enirin_latch ; statectrl:U14|enirin_latch ; 0.000        ; 0.332      ; 3.274      ;
; 2.730 ; ir:U5|state                                                                                       ; ir:U5|instruction[1]  ; statectrl:U14|enirin_latch ; statectrl:U14|enirin_latch ; 0.000        ; 0.332      ; 3.274      ;
; 2.730 ; ir:U5|state                                                                                       ; ir:U5|instruction[2]  ; statectrl:U14|enirin_latch ; statectrl:U14|enirin_latch ; 0.000        ; 0.332      ; 3.274      ;
; 2.730 ; ir:U5|state                                                                                       ; ir:U5|instruction[0]  ; statectrl:U14|enirin_latch ; statectrl:U14|enirin_latch ; 0.000        ; 0.332      ; 3.274      ;
; 2.745 ; statectrl:U14|ramrd_latch                                                                         ; ir:U5|instruction[8]  ; statectrl:U14|ramrd_latch  ; statectrl:U14|enirin_latch ; -0.500       ; 2.000      ; 4.718      ;
; 2.757 ; ir:U5|state                                                                                       ; ir:U5|instruction[15] ; statectrl:U14|enirin_latch ; statectrl:U14|enirin_latch ; 0.000        ; -0.110     ; 2.859      ;
; 2.790 ; pc:U7|addr_latch[2]                                                                               ; ir:U5|instruction[2]  ; statectrl:U14|nextn_latch  ; statectrl:U14|enirin_latch ; 0.000        ; 0.169      ; 3.171      ;
; 2.796 ; statectrl:U14|ramrd_latch                                                                         ; ir:U5|instruction[11] ; statectrl:U14|ramrd_latch  ; statectrl:U14|enirin_latch ; -0.500       ; 2.032      ; 4.801      ;
; 2.797 ; statectrl:U14|ramrd_latch                                                                         ; ir:U5|instruction[15] ; statectrl:U14|ramrd_latch  ; statectrl:U14|enirin_latch ; -0.500       ; 1.601      ; 4.371      ;
; 2.809 ; statectrl:U14|ramrd_latch                                                                         ; ir:U5|instruction[2]  ; statectrl:U14|ramrd_latch  ; statectrl:U14|enirin_latch ; 0.000        ; 2.043      ; 5.325      ;
; 2.833 ; pc:U7|addr_latch[0]                                                                               ; ir:U5|instruction[0]  ; statectrl:U14|nextn_latch  ; statectrl:U14|enirin_latch ; 0.000        ; 0.169      ; 3.214      ;
; 2.843 ; ir:U5|instruction[7]                                                                              ; ir:U5|instruction[15] ; statectrl:U14|enirin_latch ; statectrl:U14|enirin_latch ; 0.000        ; -0.350     ; 2.705      ;
; 2.846 ; ir:U5|instruction[6]                                                                              ; ir:U5|instruction[14] ; statectrl:U14|enirin_latch ; statectrl:U14|enirin_latch ; 0.000        ; 0.325      ; 3.383      ;
; 2.860 ; pc:U7|addr_latch[6]                                                                               ; ir:U5|instruction[6]  ; statectrl:U14|nextn_latch  ; statectrl:U14|enirin_latch ; 0.000        ; -0.077     ; 2.995      ;
; 2.874 ; pc:U7|addr_latch[0]                                                                               ; ir:U5|instruction[8]  ; statectrl:U14|nextn_latch  ; statectrl:U14|enirin_latch ; 0.000        ; 0.126      ; 3.212      ;
; 2.898 ; pc:U7|addr_latch[3]                                                                               ; ir:U5|instruction[3]  ; statectrl:U14|nextn_latch  ; statectrl:U14|enirin_latch ; 0.000        ; 0.169      ; 3.279      ;
; 2.900 ; pc:U7|addr_latch[1]                                                                               ; ir:U5|instruction[1]  ; statectrl:U14|nextn_latch  ; statectrl:U14|enirin_latch ; 0.000        ; 0.169      ; 3.281      ;
; 2.942 ; statectrl:U14|ramrd_latch                                                                         ; ir:U5|instruction[6]  ; statectrl:U14|ramrd_latch  ; statectrl:U14|enirin_latch ; -0.500       ; 1.797      ; 4.712      ;
; 2.948 ; pc:U7|addr_latch[1]                                                                               ; ir:U5|instruction[9]  ; statectrl:U14|nextn_latch  ; statectrl:U14|enirin_latch ; 0.000        ; 0.126      ; 3.286      ;
; 2.951 ; statectrl:U14|ramrd_latch                                                                         ; ir:U5|instruction[2]  ; statectrl:U14|ramrd_latch  ; statectrl:U14|enirin_latch ; -0.500       ; 2.043      ; 4.967      ;
; 2.963 ; statectrl:U14|ramrd_latch                                                                         ; ir:U5|instruction[13] ; statectrl:U14|ramrd_latch  ; statectrl:U14|enirin_latch ; 0.000        ; 2.032      ; 5.468      ;
; 3.014 ; pc:U7|addr_latch[2]                                                                               ; ir:U5|instruction[10] ; statectrl:U14|nextn_latch  ; statectrl:U14|enirin_latch ; 0.000        ; 0.405      ; 3.631      ;
; 3.019 ; statectrl:U14|ramrd_latch                                                                         ; ir:U5|instruction[4]  ; statectrl:U14|ramrd_latch  ; statectrl:U14|enirin_latch ; 0.000        ; 2.055      ; 5.547      ;
; 3.059 ; statectrl:U14|ramrd_latch                                                                         ; ir:U5|instruction[10] ; statectrl:U14|ramrd_latch  ; statectrl:U14|enirin_latch ; 0.000        ; 2.279      ; 5.811      ;
; 3.096 ; ir:U5|instruction[6]                                                                              ; ir:U5|instruction[6]  ; statectrl:U14|enirin_latch ; statectrl:U14|enirin_latch ; 0.000        ; 0.075      ; 3.383      ;
; 3.106 ; statectrl:U14|ramrd_latch                                                                         ; ir:U5|instruction[12] ; statectrl:U14|ramrd_latch  ; statectrl:U14|enirin_latch ; 0.000        ; 2.032      ; 5.611      ;
; 3.119 ; ir:U5|instruction[10]                                                                             ; ir:U5|instruction[3]  ; ir:U5|instruction[10]      ; statectrl:U14|enirin_latch ; 0.000        ; 2.043      ; 5.645      ;
; 3.133 ; statectrl:U14|ramrd_latch                                                                         ; ir:U5|instruction[13] ; statectrl:U14|ramrd_latch  ; statectrl:U14|enirin_latch ; -0.500       ; 2.032      ; 5.138      ;
; 3.143 ; pc:U7|addr_latch[5]                                                                               ; ir:U5|instruction[13] ; statectrl:U14|nextn_latch  ; statectrl:U14|enirin_latch ; 0.000        ; 0.158      ; 3.513      ;
; 3.153 ; pc:U7|addr_latch[3]                                                                               ; ir:U5|instruction[11] ; statectrl:U14|nextn_latch  ; statectrl:U14|enirin_latch ; 0.000        ; 0.158      ; 3.523      ;
; 3.175 ; statectrl:U14|ramrd_latch                                                                         ; ir:U5|instruction[10] ; statectrl:U14|ramrd_latch  ; statectrl:U14|enirin_latch ; -0.500       ; 2.279      ; 5.427      ;
; 3.183 ; statectrl:U14|dbfbout_latch                                                                       ; ir:U5|instruction[14] ; clk_divider:U1|clk_out     ; statectrl:U14|enirin_latch ; 0.000        ; -0.273     ; 3.132      ;
; 3.199 ; statectrl:U14|ramrd_latch                                                                         ; ir:U5|instruction[1]  ; statectrl:U14|ramrd_latch  ; statectrl:U14|enirin_latch ; 0.000        ; 2.043      ; 5.715      ;
; 3.214 ; ir:U5|instruction[5]                                                                              ; ir:U5|instruction[5]  ; statectrl:U14|enirin_latch ; statectrl:U14|enirin_latch ; 0.000        ; 0.056      ; 3.482      ;
; 3.246 ; statectrl:U14|ramrd_latch                                                                         ; ir:U5|instruction[9]  ; statectrl:U14|ramrd_latch  ; statectrl:U14|enirin_latch ; 0.000        ; 2.000      ; 5.719      ;
; 3.271 ; statectrl:U14|ramrd_latch                                                                         ; ir:U5|instruction[4]  ; statectrl:U14|ramrd_latch  ; statectrl:U14|enirin_latch ; -0.500       ; 2.055      ; 5.299      ;
; 3.284 ; statectrl:U14|dbfaout_latch                                                                       ; ir:U5|instruction[14] ; clk_divider:U1|clk_out     ; statectrl:U14|enirin_latch ; 0.000        ; -0.276     ; 3.230      ;
; 3.304 ; pc:U7|addr_latch[4]                                                                               ; ir:U5|instruction[4]  ; statectrl:U14|nextn_latch  ; statectrl:U14|enirin_latch ; 0.000        ; 0.181      ; 3.697      ;
; 3.304 ; ram_new:U3|ram_new_ram:inst|altsyncram:altsyncram_component|altsyncram_2kn3:auto_generated|q_a[7] ; ir:U5|instruction[7]  ; statectrl:U14|ramrd_latch  ; statectrl:U14|enirin_latch ; 0.000        ; -0.001     ; 3.515      ;
; 3.342 ; statectrl:U14|ramrd_latch                                                                         ; ir:U5|instruction[12] ; statectrl:U14|ramrd_latch  ; statectrl:U14|enirin_latch ; -0.500       ; 2.032      ; 5.347      ;
; 3.374 ; ir:U5|instruction[10]                                                                             ; ir:U5|instruction[11] ; ir:U5|instruction[10]      ; statectrl:U14|enirin_latch ; 0.000        ; 2.032      ; 5.889      ;
; 3.375 ; pc:U7|addr_latch[4]                                                                               ; ir:U5|instruction[12] ; statectrl:U14|nextn_latch  ; statectrl:U14|enirin_latch ; 0.000        ; 0.158      ; 3.745      ;
; 3.418 ; statectrl:U14|dbfbout_latch                                                                       ; ir:U5|instruction[6]  ; clk_divider:U1|clk_out     ; statectrl:U14|enirin_latch ; 0.000        ; -0.508     ; 3.132      ;
; 3.418 ; statectrl:U14|ramrd_latch                                                                         ; ir:U5|instruction[1]  ; statectrl:U14|ramrd_latch  ; statectrl:U14|enirin_latch ; -0.500       ; 2.043      ; 5.434      ;
; 3.459 ; statectrl:U14|enpcout_latch                                                                       ; ir:U5|instruction[14] ; clk_divider:U1|clk_out     ; statectrl:U14|enirin_latch ; 0.000        ; -0.281     ; 3.400      ;
; 3.466 ; statectrl:U14|ramrd_latch                                                                         ; ir:U5|instruction[9]  ; statectrl:U14|ramrd_latch  ; statectrl:U14|enirin_latch ; -0.500       ; 2.000      ; 5.439      ;
; 3.475 ; ir:U5|instruction[10]                                                                             ; ir:U5|instruction[3]  ; ir:U5|instruction[10]      ; statectrl:U14|enirin_latch ; -0.500       ; 2.043      ; 5.501      ;
; 3.477 ; ir:U5|instruction[9]                                                                              ; ir:U5|instruction[3]  ; statectrl:U14|enirin_latch ; statectrl:U14|enirin_latch ; 0.000        ; 0.108      ; 3.797      ;
; 3.483 ; statectrl:U14|regrd1_latch                                                                        ; ir:U5|instruction[1]  ; clk_divider:U1|clk_out     ; statectrl:U14|enirin_latch ; 0.000        ; -0.265     ; 3.440      ;
; 3.494 ; ir:U5|instruction[10]                                                                             ; ir:U5|instruction[7]  ; ir:U5|instruction[10]      ; statectrl:U14|enirin_latch ; 0.000        ; 2.055      ; 6.032      ;
; 3.499 ; statectrl:U14|regrd2_latch                                                                        ; ir:U5|instruction[1]  ; clk_divider:U1|clk_out     ; statectrl:U14|enirin_latch ; 0.000        ; -0.265     ; 3.456      ;
; 3.519 ; statectrl:U14|dbfaout_latch                                                                       ; ir:U5|instruction[6]  ; clk_divider:U1|clk_out     ; statectrl:U14|enirin_latch ; 0.000        ; -0.511     ; 3.230      ;
; 3.531 ; statectrl:U14|regrd1_latch                                                                        ; ir:U5|instruction[9]  ; clk_divider:U1|clk_out     ; statectrl:U14|enirin_latch ; 0.000        ; -0.308     ; 3.445      ;
; 3.544 ; ir:U5|instruction[10]                                                                             ; ir:U5|instruction[1]  ; ir:U5|instruction[10]      ; statectrl:U14|enirin_latch ; 0.000        ; 2.043      ; 6.070      ;
; 3.547 ; statectrl:U14|regrd2_latch                                                                        ; ir:U5|instruction[9]  ; clk_divider:U1|clk_out     ; statectrl:U14|enirin_latch ; 0.000        ; -0.308     ; 3.461      ;
; 3.560 ; ram_new:U3|ram_new_ram:inst|altsyncram:altsyncram_component|altsyncram_2kn3:auto_generated|q_a[5] ; ir:U5|instruction[5]  ; statectrl:U14|ramrd_latch  ; statectrl:U14|enirin_latch ; 0.000        ; -0.001     ; 3.771      ;
; 3.564 ; statectrl:U14|dbfaout_latch                                                                       ; ir:U5|instruction[7]  ; clk_divider:U1|clk_out     ; statectrl:U14|enirin_latch ; 0.000        ; -0.253     ; 3.533      ;
; 3.581 ; statectrl:U14|regrd1_latch                                                                        ; ir:U5|instruction[5]  ; clk_divider:U1|clk_out     ; statectrl:U14|enirin_latch ; 0.000        ; -0.253     ; 3.550      ;
; 3.591 ; statectrl:U14|dbfaout_latch                                                                       ; ir:U5|instruction[5]  ; clk_divider:U1|clk_out     ; statectrl:U14|enirin_latch ; 0.000        ; -0.253     ; 3.560      ;
; 3.592 ; statectrl:U14|regrd1_latch                                                                        ; ir:U5|instruction[7]  ; clk_divider:U1|clk_out     ; statectrl:U14|enirin_latch ; 0.000        ; -0.253     ; 3.561      ;
; 3.592 ; ir:U5|instruction[10]                                                                             ; ir:U5|instruction[9]  ; ir:U5|instruction[10]      ; statectrl:U14|enirin_latch ; 0.000        ; 2.000      ; 6.075      ;
; 3.597 ; statectrl:U14|regrd2_latch                                                                        ; ir:U5|instruction[5]  ; clk_divider:U1|clk_out     ; statectrl:U14|enirin_latch ; 0.000        ; -0.253     ; 3.566      ;
; 3.601 ; statectrl:U14|regrd1_latch                                                                        ; ir:U5|instruction[3]  ; clk_divider:U1|clk_out     ; statectrl:U14|enirin_latch ; 0.000        ; -0.265     ; 3.558      ;
; 3.608 ; statectrl:U14|regrd2_latch                                                                        ; ir:U5|instruction[7]  ; clk_divider:U1|clk_out     ; statectrl:U14|enirin_latch ; 0.000        ; -0.253     ; 3.577      ;
; 3.617 ; statectrl:U14|regrd2_latch                                                                        ; ir:U5|instruction[3]  ; clk_divider:U1|clk_out     ; statectrl:U14|enirin_latch ; 0.000        ; -0.265     ; 3.574      ;
; 3.694 ; statectrl:U14|enpcout_latch                                                                       ; ir:U5|instruction[6]  ; clk_divider:U1|clk_out     ; statectrl:U14|enirin_latch ; 0.000        ; -0.516     ; 3.400      ;
; 3.695 ; ir:U5|instruction[4]                                                                              ; ir:U5|instruction[4]  ; statectrl:U14|enirin_latch ; statectrl:U14|enirin_latch ; 0.000        ; 0.056      ; 3.963      ;
; 3.696 ; ir:U5|instruction[10]                                                                             ; ir:U5|instruction[5]  ; ir:U5|instruction[10]      ; statectrl:U14|enirin_latch ; 0.000        ; 2.055      ; 6.234      ;
; 3.699 ; ir:U5|instruction[1]                                                                              ; ir:U5|instruction[3]  ; statectrl:U14|enirin_latch ; statectrl:U14|enirin_latch ; 0.000        ; 0.056      ; 3.967      ;
+-------+---------------------------------------------------------------------------------------------------+-----------------------+----------------------------+----------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'statectrl:U14|nextn_latch'                                                                                                   ;
+-------+---------------------------+---------------------+----------------------------+---------------------------+--------------+------------+------------+
; Slack ; From Node                 ; To Node             ; Launch Clock               ; Latch Clock               ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------+---------------------+----------------------------+---------------------------+--------------+------------+------------+
; 0.541 ; pc:U7|addr_latch[7]       ; pc:U7|addr_latch[7] ; statectrl:U14|nextn_latch  ; statectrl:U14|nextn_latch ; 0.000        ; 0.049      ; 0.802      ;
; 0.781 ; pc:U7|addr_latch[2]       ; pc:U7|addr_latch[2] ; statectrl:U14|nextn_latch  ; statectrl:U14|nextn_latch ; 0.000        ; 0.049      ; 1.042      ;
; 0.794 ; pc:U7|addr_latch[1]       ; pc:U7|addr_latch[1] ; statectrl:U14|nextn_latch  ; statectrl:U14|nextn_latch ; 0.000        ; 0.049      ; 1.055      ;
; 0.795 ; pc:U7|addr_latch[0]       ; pc:U7|addr_latch[0] ; statectrl:U14|nextn_latch  ; statectrl:U14|nextn_latch ; 0.000        ; 0.049      ; 1.056      ;
; 0.796 ; pc:U7|addr_latch[3]       ; pc:U7|addr_latch[3] ; statectrl:U14|nextn_latch  ; statectrl:U14|nextn_latch ; 0.000        ; 0.049      ; 1.057      ;
; 0.796 ; pc:U7|addr_latch[5]       ; pc:U7|addr_latch[5] ; statectrl:U14|nextn_latch  ; statectrl:U14|nextn_latch ; 0.000        ; 0.049      ; 1.057      ;
; 0.797 ; pc:U7|addr_latch[6]       ; pc:U7|addr_latch[6] ; statectrl:U14|nextn_latch  ; statectrl:U14|nextn_latch ; 0.000        ; 0.049      ; 1.058      ;
; 0.798 ; pc:U7|addr_latch[4]       ; pc:U7|addr_latch[4] ; statectrl:U14|nextn_latch  ; statectrl:U14|nextn_latch ; 0.000        ; 0.049      ; 1.059      ;
; 1.119 ; ir:U5|instruction[6]      ; pc:U7|addr_latch[6] ; statectrl:U14|enirin_latch ; statectrl:U14|nextn_latch ; 0.000        ; 0.273      ; 1.604      ;
; 1.133 ; pc:U7|addr_latch[0]       ; pc:U7|addr_latch[1] ; statectrl:U14|nextn_latch  ; statectrl:U14|nextn_latch ; 0.000        ; 0.055      ; 1.400      ;
; 1.136 ; pc:U7|addr_latch[2]       ; pc:U7|addr_latch[3] ; statectrl:U14|nextn_latch  ; statectrl:U14|nextn_latch ; 0.000        ; 0.055      ; 1.403      ;
; 1.142 ; pc:U7|addr_latch[0]       ; pc:U7|addr_latch[2] ; statectrl:U14|nextn_latch  ; statectrl:U14|nextn_latch ; 0.000        ; 0.055      ; 1.409      ;
; 1.143 ; pc:U7|addr_latch[1]       ; pc:U7|addr_latch[2] ; statectrl:U14|nextn_latch  ; statectrl:U14|nextn_latch ; 0.000        ; 0.055      ; 1.410      ;
; 1.144 ; pc:U7|addr_latch[3]       ; pc:U7|addr_latch[4] ; statectrl:U14|nextn_latch  ; statectrl:U14|nextn_latch ; 0.000        ; 0.055      ; 1.411      ;
; 1.144 ; pc:U7|addr_latch[5]       ; pc:U7|addr_latch[6] ; statectrl:U14|nextn_latch  ; statectrl:U14|nextn_latch ; 0.000        ; 0.055      ; 1.411      ;
; 1.145 ; pc:U7|addr_latch[2]       ; pc:U7|addr_latch[4] ; statectrl:U14|nextn_latch  ; statectrl:U14|nextn_latch ; 0.000        ; 0.055      ; 1.412      ;
; 1.152 ; pc:U7|addr_latch[6]       ; pc:U7|addr_latch[7] ; statectrl:U14|nextn_latch  ; statectrl:U14|nextn_latch ; 0.000        ; 0.055      ; 1.419      ;
; 1.153 ; pc:U7|addr_latch[4]       ; pc:U7|addr_latch[5] ; statectrl:U14|nextn_latch  ; statectrl:U14|nextn_latch ; 0.000        ; 0.055      ; 1.420      ;
; 1.162 ; pc:U7|addr_latch[4]       ; pc:U7|addr_latch[6] ; statectrl:U14|nextn_latch  ; statectrl:U14|nextn_latch ; 0.000        ; 0.055      ; 1.429      ;
; 1.206 ; ir:U5|instruction[7]      ; pc:U7|addr_latch[7] ; statectrl:U14|enirin_latch ; statectrl:U14|nextn_latch ; 0.000        ; 0.025      ; 1.443      ;
; 1.207 ; ir:U5|instruction[4]      ; pc:U7|addr_latch[4] ; statectrl:U14|enirin_latch ; statectrl:U14|nextn_latch ; 0.000        ; 0.025      ; 1.444      ;
; 1.257 ; ir:U5|instruction[5]      ; pc:U7|addr_latch[5] ; statectrl:U14|enirin_latch ; statectrl:U14|nextn_latch ; 0.000        ; 0.025      ; 1.494      ;
; 1.273 ; pc:U7|addr_latch[0]       ; pc:U7|addr_latch[3] ; statectrl:U14|nextn_latch  ; statectrl:U14|nextn_latch ; 0.000        ; 0.055      ; 1.540      ;
; 1.274 ; pc:U7|addr_latch[1]       ; pc:U7|addr_latch[3] ; statectrl:U14|nextn_latch  ; statectrl:U14|nextn_latch ; 0.000        ; 0.055      ; 1.541      ;
; 1.275 ; pc:U7|addr_latch[3]       ; pc:U7|addr_latch[5] ; statectrl:U14|nextn_latch  ; statectrl:U14|nextn_latch ; 0.000        ; 0.055      ; 1.542      ;
; 1.275 ; pc:U7|addr_latch[5]       ; pc:U7|addr_latch[7] ; statectrl:U14|nextn_latch  ; statectrl:U14|nextn_latch ; 0.000        ; 0.055      ; 1.542      ;
; 1.276 ; pc:U7|addr_latch[2]       ; pc:U7|addr_latch[5] ; statectrl:U14|nextn_latch  ; statectrl:U14|nextn_latch ; 0.000        ; 0.055      ; 1.543      ;
; 1.282 ; pc:U7|addr_latch[0]       ; pc:U7|addr_latch[4] ; statectrl:U14|nextn_latch  ; statectrl:U14|nextn_latch ; 0.000        ; 0.055      ; 1.549      ;
; 1.283 ; pc:U7|addr_latch[1]       ; pc:U7|addr_latch[4] ; statectrl:U14|nextn_latch  ; statectrl:U14|nextn_latch ; 0.000        ; 0.055      ; 1.550      ;
; 1.284 ; pc:U7|addr_latch[3]       ; pc:U7|addr_latch[6] ; statectrl:U14|nextn_latch  ; statectrl:U14|nextn_latch ; 0.000        ; 0.055      ; 1.551      ;
; 1.285 ; pc:U7|addr_latch[2]       ; pc:U7|addr_latch[6] ; statectrl:U14|nextn_latch  ; statectrl:U14|nextn_latch ; 0.000        ; 0.055      ; 1.552      ;
; 1.293 ; pc:U7|addr_latch[4]       ; pc:U7|addr_latch[7] ; statectrl:U14|nextn_latch  ; statectrl:U14|nextn_latch ; 0.000        ; 0.055      ; 1.560      ;
; 1.413 ; pc:U7|addr_latch[0]       ; pc:U7|addr_latch[5] ; statectrl:U14|nextn_latch  ; statectrl:U14|nextn_latch ; 0.000        ; 0.055      ; 1.680      ;
; 1.414 ; pc:U7|addr_latch[1]       ; pc:U7|addr_latch[5] ; statectrl:U14|nextn_latch  ; statectrl:U14|nextn_latch ; 0.000        ; 0.055      ; 1.681      ;
; 1.415 ; pc:U7|addr_latch[3]       ; pc:U7|addr_latch[7] ; statectrl:U14|nextn_latch  ; statectrl:U14|nextn_latch ; 0.000        ; 0.055      ; 1.682      ;
; 1.416 ; pc:U7|addr_latch[2]       ; pc:U7|addr_latch[7] ; statectrl:U14|nextn_latch  ; statectrl:U14|nextn_latch ; 0.000        ; 0.055      ; 1.683      ;
; 1.422 ; pc:U7|addr_latch[0]       ; pc:U7|addr_latch[6] ; statectrl:U14|nextn_latch  ; statectrl:U14|nextn_latch ; 0.000        ; 0.055      ; 1.689      ;
; 1.423 ; pc:U7|addr_latch[1]       ; pc:U7|addr_latch[6] ; statectrl:U14|nextn_latch  ; statectrl:U14|nextn_latch ; 0.000        ; 0.055      ; 1.690      ;
; 1.553 ; pc:U7|addr_latch[0]       ; pc:U7|addr_latch[7] ; statectrl:U14|nextn_latch  ; statectrl:U14|nextn_latch ; 0.000        ; 0.055      ; 1.820      ;
; 1.554 ; pc:U7|addr_latch[1]       ; pc:U7|addr_latch[7] ; statectrl:U14|nextn_latch  ; statectrl:U14|nextn_latch ; 0.000        ; 0.055      ; 1.821      ;
; 1.610 ; ir:U5|instruction[3]      ; pc:U7|addr_latch[3] ; statectrl:U14|enirin_latch ; statectrl:U14|nextn_latch ; 0.000        ; 0.037      ; 1.859      ;
; 1.666 ; ir:U5|instruction[1]      ; pc:U7|addr_latch[1] ; statectrl:U14|enirin_latch ; statectrl:U14|nextn_latch ; 0.000        ; 0.037      ; 1.915      ;
; 1.723 ; ir:U5|instruction[2]      ; pc:U7|addr_latch[2] ; statectrl:U14|enirin_latch ; statectrl:U14|nextn_latch ; 0.000        ; 0.037      ; 1.972      ;
; 1.739 ; ir:U5|instruction[0]      ; pc:U7|addr_latch[0] ; statectrl:U14|enirin_latch ; statectrl:U14|nextn_latch ; 0.000        ; 0.037      ; 1.988      ;
; 1.892 ; statectrl:U14|rstpc_latch ; pc:U7|addr_latch[7] ; clk_divider:U1|clk_out     ; statectrl:U14|nextn_latch ; 0.000        ; -0.361     ; 1.753      ;
; 1.892 ; statectrl:U14|rstpc_latch ; pc:U7|addr_latch[5] ; clk_divider:U1|clk_out     ; statectrl:U14|nextn_latch ; 0.000        ; -0.361     ; 1.753      ;
; 1.892 ; statectrl:U14|rstpc_latch ; pc:U7|addr_latch[4] ; clk_divider:U1|clk_out     ; statectrl:U14|nextn_latch ; 0.000        ; -0.361     ; 1.753      ;
; 1.892 ; statectrl:U14|rstpc_latch ; pc:U7|addr_latch[3] ; clk_divider:U1|clk_out     ; statectrl:U14|nextn_latch ; 0.000        ; -0.361     ; 1.753      ;
; 1.892 ; statectrl:U14|rstpc_latch ; pc:U7|addr_latch[2] ; clk_divider:U1|clk_out     ; statectrl:U14|nextn_latch ; 0.000        ; -0.361     ; 1.753      ;
; 1.892 ; statectrl:U14|rstpc_latch ; pc:U7|addr_latch[1] ; clk_divider:U1|clk_out     ; statectrl:U14|nextn_latch ; 0.000        ; -0.361     ; 1.753      ;
; 1.892 ; statectrl:U14|rstpc_latch ; pc:U7|addr_latch[0] ; clk_divider:U1|clk_out     ; statectrl:U14|nextn_latch ; 0.000        ; -0.361     ; 1.753      ;
; 1.892 ; statectrl:U14|rstpc_latch ; pc:U7|addr_latch[6] ; clk_divider:U1|clk_out     ; statectrl:U14|nextn_latch ; 0.000        ; -0.361     ; 1.753      ;
; 2.267 ; statectrl:U14|ldpc_latch  ; pc:U7|addr_latch[7] ; clk_divider:U1|clk_out     ; statectrl:U14|nextn_latch ; 0.000        ; -0.329     ; 2.160      ;
; 2.267 ; statectrl:U14|ldpc_latch  ; pc:U7|addr_latch[5] ; clk_divider:U1|clk_out     ; statectrl:U14|nextn_latch ; 0.000        ; -0.329     ; 2.160      ;
; 2.267 ; statectrl:U14|ldpc_latch  ; pc:U7|addr_latch[4] ; clk_divider:U1|clk_out     ; statectrl:U14|nextn_latch ; 0.000        ; -0.329     ; 2.160      ;
; 2.267 ; statectrl:U14|ldpc_latch  ; pc:U7|addr_latch[3] ; clk_divider:U1|clk_out     ; statectrl:U14|nextn_latch ; 0.000        ; -0.329     ; 2.160      ;
; 2.267 ; statectrl:U14|ldpc_latch  ; pc:U7|addr_latch[2] ; clk_divider:U1|clk_out     ; statectrl:U14|nextn_latch ; 0.000        ; -0.329     ; 2.160      ;
; 2.267 ; statectrl:U14|ldpc_latch  ; pc:U7|addr_latch[1] ; clk_divider:U1|clk_out     ; statectrl:U14|nextn_latch ; 0.000        ; -0.329     ; 2.160      ;
; 2.267 ; statectrl:U14|ldpc_latch  ; pc:U7|addr_latch[0] ; clk_divider:U1|clk_out     ; statectrl:U14|nextn_latch ; 0.000        ; -0.329     ; 2.160      ;
; 2.267 ; statectrl:U14|ldpc_latch  ; pc:U7|addr_latch[6] ; clk_divider:U1|clk_out     ; statectrl:U14|nextn_latch ; 0.000        ; -0.329     ; 2.160      ;
+-------+---------------------------+---------------------+----------------------------+---------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'statectrl:U14|ramwt_latch'                                                                                                                                                                                                                                                                                                 ;
+-------+---------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------+-------------------------------------------+---------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                         ; To Node                                                                                                                    ; Launch Clock                              ; Latch Clock               ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------+-------------------------------------------+---------------------------+--------------+------------+------------+
; 0.609 ; ram_new:U3|ram_ctrl:inst1|address_latch[3]                                                        ; ram_new:U3|ram_new_ram:inst|altsyncram:altsyncram_component|altsyncram_2kn3:auto_generated|ram_block1a0~porta_address_reg0 ; statectrl:U14|ramin_latch                 ; statectrl:U14|ramwt_latch ; 0.000        ; 0.280      ; 1.143      ;
; 0.653 ; ram_new:U3|ram_ctrl:inst1|address_latch[4]                                                        ; ram_new:U3|ram_new_ram:inst|altsyncram:altsyncram_component|altsyncram_2kn3:auto_generated|ram_block1a0~porta_address_reg0 ; statectrl:U14|ramin_latch                 ; statectrl:U14|ramwt_latch ; 0.000        ; 0.277      ; 1.184      ;
; 0.815 ; ram_new:U3|ram_ctrl:inst1|address_latch[2]                                                        ; ram_new:U3|ram_new_ram:inst|altsyncram:altsyncram_component|altsyncram_2kn3:auto_generated|ram_block1a0~porta_address_reg0 ; statectrl:U14|ramin_latch                 ; statectrl:U14|ramwt_latch ; 0.000        ; 0.076      ; 1.145      ;
; 0.834 ; ram_new:U3|ram_ctrl:inst1|address_latch[0]                                                        ; ram_new:U3|ram_new_ram:inst|altsyncram:altsyncram_component|altsyncram_2kn3:auto_generated|ram_block1a0~porta_address_reg0 ; statectrl:U14|ramin_latch                 ; statectrl:U14|ramwt_latch ; 0.000        ; 0.076      ; 1.164      ;
; 0.849 ; ram_new:U3|ram_ctrl:inst1|address_latch[6]                                                        ; ram_new:U3|ram_new_ram:inst|altsyncram:altsyncram_component|altsyncram_2kn3:auto_generated|ram_block1a0~porta_address_reg0 ; statectrl:U14|ramin_latch                 ; statectrl:U14|ramwt_latch ; 0.000        ; 0.076      ; 1.179      ;
; 0.861 ; ram_new:U3|ram_ctrl:inst1|address_latch[7]                                                        ; ram_new:U3|ram_new_ram:inst|altsyncram:altsyncram_component|altsyncram_2kn3:auto_generated|ram_block1a0~porta_address_reg0 ; statectrl:U14|ramin_latch                 ; statectrl:U14|ramwt_latch ; 0.000        ; 0.076      ; 1.191      ;
; 0.897 ; ram_new:U3|ram_ctrl:inst1|address_latch[1]                                                        ; ram_new:U3|ram_new_ram:inst|altsyncram:altsyncram_component|altsyncram_2kn3:auto_generated|ram_block1a0~porta_address_reg0 ; statectrl:U14|ramin_latch                 ; statectrl:U14|ramwt_latch ; 0.000        ; 0.052      ; 1.203      ;
; 1.119 ; ram_new:U3|ram_ctrl:inst1|address_latch[5]                                                        ; ram_new:U3|ram_new_ram:inst|altsyncram:altsyncram_component|altsyncram_2kn3:auto_generated|ram_block1a0~porta_address_reg0 ; statectrl:U14|ramin_latch                 ; statectrl:U14|ramwt_latch ; 0.000        ; 0.157      ; 1.530      ;
; 1.964 ; statectrl:U14|ramrd_latch                                                                         ; ram_new:U3|ram_new_ram:inst|altsyncram:altsyncram_component|altsyncram_2kn3:auto_generated|ram_block1a0~porta_datain_reg0  ; statectrl:U14|ramrd_latch                 ; statectrl:U14|ramwt_latch ; 0.000        ; 2.183      ; 4.662      ;
; 2.171 ; statectrl:U14|ramrd_latch                                                                         ; ram_new:U3|ram_new_ram:inst|altsyncram:altsyncram_component|altsyncram_2kn3:auto_generated|ram_block1a0~porta_datain_reg0  ; statectrl:U14|ramrd_latch                 ; statectrl:U14|ramwt_latch ; -0.500       ; 2.183      ; 4.369      ;
; 2.314 ; pc:U7|addr_latch[6]                                                                               ; ram_new:U3|ram_new_ram:inst|altsyncram:altsyncram_component|altsyncram_2kn3:auto_generated|ram_block1a0~porta_datain_reg0  ; statectrl:U14|nextn_latch                 ; statectrl:U14|ramwt_latch ; 0.000        ; 0.309      ; 2.877      ;
; 2.437 ; pc:U7|addr_latch[7]                                                                               ; ram_new:U3|ram_new_ram:inst|altsyncram:altsyncram_component|altsyncram_2kn3:auto_generated|ram_block1a0~porta_datain_reg0  ; statectrl:U14|nextn_latch                 ; statectrl:U14|ramwt_latch ; 0.000        ; 0.309      ; 3.000      ;
; 2.504 ; pc:U7|addr_latch[0]                                                                               ; ram_new:U3|ram_new_ram:inst|altsyncram:altsyncram_component|altsyncram_2kn3:auto_generated|ram_block1a0~porta_datain_reg0  ; statectrl:U14|nextn_latch                 ; statectrl:U14|ramwt_latch ; 0.000        ; 0.309      ; 3.067      ;
; 2.528 ; pc:U7|addr_latch[3]                                                                               ; ram_new:U3|ram_new_ram:inst|altsyncram:altsyncram_component|altsyncram_2kn3:auto_generated|ram_block1a0~porta_datain_reg0  ; statectrl:U14|nextn_latch                 ; statectrl:U14|ramwt_latch ; 0.000        ; 0.309      ; 3.091      ;
; 2.531 ; ir:U5|instruction[6]                                                                              ; ram_new:U3|ram_new_ram:inst|altsyncram:altsyncram_component|altsyncram_2kn3:auto_generated|ram_block1a0~porta_datain_reg0  ; statectrl:U14|enirin_latch                ; statectrl:U14|ramwt_latch ; 0.000        ; 0.480      ; 3.265      ;
; 2.531 ; pc:U7|addr_latch[2]                                                                               ; ram_new:U3|ram_new_ram:inst|altsyncram:altsyncram_component|altsyncram_2kn3:auto_generated|ram_block1a0~porta_datain_reg0  ; statectrl:U14|nextn_latch                 ; statectrl:U14|ramwt_latch ; 0.000        ; 0.309      ; 3.094      ;
; 2.571 ; ir:U5|instruction[7]                                                                              ; ram_new:U3|ram_new_ram:inst|altsyncram:altsyncram_component|altsyncram_2kn3:auto_generated|ram_block1a0~porta_datain_reg0  ; statectrl:U14|enirin_latch                ; statectrl:U14|ramwt_latch ; 0.000        ; 0.232      ; 3.057      ;
; 2.577 ; pc:U7|addr_latch[5]                                                                               ; ram_new:U3|ram_new_ram:inst|altsyncram:altsyncram_component|altsyncram_2kn3:auto_generated|ram_block1a0~porta_datain_reg0  ; statectrl:U14|nextn_latch                 ; statectrl:U14|ramwt_latch ; 0.000        ; 0.309      ; 3.140      ;
; 2.749 ; ir:U5|instruction[10]                                                                             ; ram_new:U3|ram_new_ram:inst|altsyncram:altsyncram_component|altsyncram_2kn3:auto_generated|ram_block1a0~porta_datain_reg0  ; ir:U5|instruction[10]                     ; statectrl:U14|ramwt_latch ; 0.000        ; 2.183      ; 5.457      ;
; 2.750 ; pc:U7|addr_latch[1]                                                                               ; ram_new:U3|ram_new_ram:inst|altsyncram:altsyncram_component|altsyncram_2kn3:auto_generated|ram_block1a0~porta_datain_reg0  ; statectrl:U14|nextn_latch                 ; statectrl:U14|ramwt_latch ; 0.000        ; 0.309      ; 3.313      ;
; 2.844 ; pc:U7|addr_latch[4]                                                                               ; ram_new:U3|ram_new_ram:inst|altsyncram:altsyncram_component|altsyncram_2kn3:auto_generated|ram_block1a0~porta_datain_reg0  ; statectrl:U14|nextn_latch                 ; statectrl:U14|ramwt_latch ; 0.000        ; 0.309      ; 3.407      ;
; 2.872 ; statectrl:U14|dbfbout_latch                                                                       ; ram_new:U3|ram_new_ram:inst|altsyncram:altsyncram_component|altsyncram_2kn3:auto_generated|ram_block1a0~porta_datain_reg0  ; clk_divider:U1|clk_out                    ; statectrl:U14|ramwt_latch ; 0.000        ; -0.122     ; 3.014      ;
; 2.973 ; statectrl:U14|dbfaout_latch                                                                       ; ram_new:U3|ram_new_ram:inst|altsyncram:altsyncram_component|altsyncram_2kn3:auto_generated|ram_block1a0~porta_datain_reg0  ; clk_divider:U1|clk_out                    ; statectrl:U14|ramwt_latch ; 0.000        ; -0.125     ; 3.112      ;
; 3.070 ; ir:U5|instruction[9]                                                                              ; ram_new:U3|ram_new_ram:inst|altsyncram:altsyncram_component|altsyncram_2kn3:auto_generated|ram_block1a0~porta_datain_reg0  ; statectrl:U14|enirin_latch                ; statectrl:U14|ramwt_latch ; 0.000        ; 0.285      ; 3.609      ;
; 3.105 ; ir:U5|instruction[10]                                                                             ; ram_new:U3|ram_new_ram:inst|altsyncram:altsyncram_component|altsyncram_2kn3:auto_generated|ram_block1a0~porta_datain_reg0  ; ir:U5|instruction[10]                     ; statectrl:U14|ramwt_latch ; -0.500       ; 2.183      ; 5.313      ;
; 3.148 ; statectrl:U14|enpcout_latch                                                                       ; ram_new:U3|ram_new_ram:inst|altsyncram:altsyncram_component|altsyncram_2kn3:auto_generated|ram_block1a0~porta_datain_reg0  ; clk_divider:U1|clk_out                    ; statectrl:U14|ramwt_latch ; 0.000        ; -0.130     ; 3.282      ;
; 3.187 ; ir:U5|instruction[4]                                                                              ; ram_new:U3|ram_new_ram:inst|altsyncram:altsyncram_component|altsyncram_2kn3:auto_generated|ram_block1a0~porta_datain_reg0  ; statectrl:U14|enirin_latch                ; statectrl:U14|ramwt_latch ; 0.000        ; 0.232      ; 3.673      ;
; 3.231 ; statectrl:U14|regrd1_latch                                                                        ; ram_new:U3|ram_new_ram:inst|altsyncram:altsyncram_component|altsyncram_2kn3:auto_generated|ram_block1a0~porta_datain_reg0  ; clk_divider:U1|clk_out                    ; statectrl:U14|ramwt_latch ; 0.000        ; -0.125     ; 3.370      ;
; 3.247 ; statectrl:U14|regrd2_latch                                                                        ; ram_new:U3|ram_new_ram:inst|altsyncram:altsyncram_component|altsyncram_2kn3:auto_generated|ram_block1a0~porta_datain_reg0  ; clk_divider:U1|clk_out                    ; statectrl:U14|ramwt_latch ; 0.000        ; -0.125     ; 3.386      ;
; 3.281 ; ir:U5|instruction[1]                                                                              ; ram_new:U3|ram_new_ram:inst|altsyncram:altsyncram_component|altsyncram_2kn3:auto_generated|ram_block1a0~porta_datain_reg0  ; statectrl:U14|enirin_latch                ; statectrl:U14|ramwt_latch ; 0.000        ; 0.244      ; 3.779      ;
; 3.372 ; ir:U5|instruction[3]                                                                              ; ram_new:U3|ram_new_ram:inst|altsyncram:altsyncram_component|altsyncram_2kn3:auto_generated|ram_block1a0~porta_datain_reg0  ; statectrl:U14|enirin_latch                ; statectrl:U14|ramwt_latch ; 0.000        ; 0.244      ; 3.870      ;
; 3.491 ; ram_new:U3|ram_new_ram:inst|altsyncram:altsyncram_component|altsyncram_2kn3:auto_generated|q_a[7] ; ram_new:U3|ram_new_ram:inst|altsyncram:altsyncram_component|altsyncram_2kn3:auto_generated|ram_block1a0~porta_datain_reg0  ; statectrl:U14|ramrd_latch                 ; statectrl:U14|ramwt_latch ; 0.000        ; 0.127      ; 3.872      ;
; 3.492 ; ir:U5|instruction[5]                                                                              ; ram_new:U3|ram_new_ram:inst|altsyncram:altsyncram_component|altsyncram_2kn3:auto_generated|ram_block1a0~porta_datain_reg0  ; statectrl:U14|enirin_latch                ; statectrl:U14|ramwt_latch ; 0.000        ; 0.232      ; 3.978      ;
; 3.498 ; statectrl:U14|enrom_latch                                                                         ; ram_new:U3|ram_new_ram:inst|altsyncram:altsyncram_component|altsyncram_2kn3:auto_generated|ram_block1a0~porta_datain_reg0  ; clk_divider:U1|clk_out                    ; statectrl:U14|ramwt_latch ; 0.000        ; -0.190     ; 3.572      ;
; 3.538 ; ir:U5|instruction[8]                                                                              ; ram_new:U3|ram_new_ram:inst|altsyncram:altsyncram_component|altsyncram_2kn3:auto_generated|ram_block1a0~porta_datain_reg0  ; statectrl:U14|enirin_latch                ; statectrl:U14|ramwt_latch ; 0.000        ; 0.285      ; 4.077      ;
; 3.563 ; ram_new:U3|ram_new_ram:inst|altsyncram:altsyncram_component|altsyncram_2kn3:auto_generated|q_a[6] ; ram_new:U3|ram_new_ram:inst|altsyncram:altsyncram_component|altsyncram_2kn3:auto_generated|ram_block1a0~porta_datain_reg0  ; statectrl:U14|ramrd_latch                 ; statectrl:U14|ramwt_latch ; 0.000        ; 0.127      ; 3.944      ;
; 3.617 ; ir:U5|instruction[2]                                                                              ; ram_new:U3|ram_new_ram:inst|altsyncram:altsyncram_component|altsyncram_2kn3:auto_generated|ram_block1a0~porta_datain_reg0  ; statectrl:U14|enirin_latch                ; statectrl:U14|ramwt_latch ; 0.000        ; 0.244      ; 4.115      ;
; 3.758 ; ram_new:U3|ram_new_ram:inst|altsyncram:altsyncram_component|altsyncram_2kn3:auto_generated|q_a[0] ; ram_new:U3|ram_new_ram:inst|altsyncram:altsyncram_component|altsyncram_2kn3:auto_generated|ram_block1a0~porta_datain_reg0  ; statectrl:U14|ramrd_latch                 ; statectrl:U14|ramwt_latch ; 0.000        ; 0.127      ; 4.139      ;
; 3.785 ; ir:U5|instruction[0]                                                                              ; ram_new:U3|ram_new_ram:inst|altsyncram:altsyncram_component|altsyncram_2kn3:auto_generated|ram_block1a0~porta_datain_reg0  ; statectrl:U14|enirin_latch                ; statectrl:U14|ramwt_latch ; 0.000        ; 0.244      ; 4.283      ;
; 3.833 ; ram_new:U3|ram_new_ram:inst|altsyncram:altsyncram_component|altsyncram_2kn3:auto_generated|q_a[2] ; ram_new:U3|ram_new_ram:inst|altsyncram:altsyncram_component|altsyncram_2kn3:auto_generated|ram_block1a0~porta_datain_reg0  ; statectrl:U14|ramrd_latch                 ; statectrl:U14|ramwt_latch ; 0.000        ; 0.127      ; 4.214      ;
; 3.886 ; ram_new:U3|ram_new_ram:inst|altsyncram:altsyncram_component|altsyncram_2kn3:auto_generated|q_a[5] ; ram_new:U3|ram_new_ram:inst|altsyncram:altsyncram_component|altsyncram_2kn3:auto_generated|ram_block1a0~porta_datain_reg0  ; statectrl:U14|ramrd_latch                 ; statectrl:U14|ramwt_latch ; 0.000        ; 0.127      ; 4.267      ;
; 4.050 ; dbufferb:U10|data_latch[5]                                                                        ; ram_new:U3|ram_new_ram:inst|altsyncram:altsyncram_component|altsyncram_2kn3:auto_generated|ram_block1a0~porta_datain_reg0  ; statectrl:U14|enalu_latch                 ; statectrl:U14|ramwt_latch ; -0.500       ; -1.635     ; 2.179      ;
; 4.082 ; dbufferb:U10|data_latch[4]                                                                        ; ram_new:U3|ram_new_ram:inst|altsyncram:altsyncram_component|altsyncram_2kn3:auto_generated|ram_block1a0~porta_datain_reg0  ; statectrl:U14|enalu_latch                 ; statectrl:U14|ramwt_latch ; -0.500       ; -1.624     ; 2.222      ;
; 4.129 ; dbufferb:U10|data_latch[7]                                                                        ; ram_new:U3|ram_new_ram:inst|altsyncram:altsyncram_component|altsyncram_2kn3:auto_generated|ram_block1a0~porta_datain_reg0  ; statectrl:U14|enalu_latch                 ; statectrl:U14|ramwt_latch ; -0.500       ; -1.635     ; 2.258      ;
; 4.173 ; dbufferb:U10|data_latch[5]                                                                        ; ram_new:U3|ram_new_ram:inst|altsyncram:altsyncram_component|altsyncram_2kn3:auto_generated|ram_block1a0~porta_datain_reg0  ; statectrl:U14|dbfbin_latch                ; statectrl:U14|ramwt_latch ; -0.500       ; -1.758     ; 2.179      ;
; 4.189 ; dbufferb:U10|data_latch[6]                                                                        ; ram_new:U3|ram_new_ram:inst|altsyncram:altsyncram_component|altsyncram_2kn3:auto_generated|ram_block1a0~porta_datain_reg0  ; statectrl:U14|enalu_latch                 ; statectrl:U14|ramwt_latch ; -0.500       ; -1.887     ; 2.066      ;
; 4.205 ; dbufferb:U10|data_latch[4]                                                                        ; ram_new:U3|ram_new_ram:inst|altsyncram:altsyncram_component|altsyncram_2kn3:auto_generated|ram_block1a0~porta_datain_reg0  ; statectrl:U14|dbfbin_latch                ; statectrl:U14|ramwt_latch ; -0.500       ; -1.747     ; 2.222      ;
; 4.252 ; dbufferb:U10|data_latch[7]                                                                        ; ram_new:U3|ram_new_ram:inst|altsyncram:altsyncram_component|altsyncram_2kn3:auto_generated|ram_block1a0~porta_datain_reg0  ; statectrl:U14|dbfbin_latch                ; statectrl:U14|ramwt_latch ; -0.500       ; -1.758     ; 2.258      ;
; 4.312 ; dbufferb:U10|data_latch[6]                                                                        ; ram_new:U3|ram_new_ram:inst|altsyncram:altsyncram_component|altsyncram_2kn3:auto_generated|ram_block1a0~porta_datain_reg0  ; statectrl:U14|dbfbin_latch                ; statectrl:U14|ramwt_latch ; -0.500       ; -2.010     ; 2.066      ;
; 4.370 ; ram_new:U3|ram_new_ram:inst|altsyncram:altsyncram_component|altsyncram_2kn3:auto_generated|q_a[4] ; ram_new:U3|ram_new_ram:inst|altsyncram:altsyncram_component|altsyncram_2kn3:auto_generated|ram_block1a0~porta_datain_reg0  ; statectrl:U14|ramrd_latch                 ; statectrl:U14|ramwt_latch ; 0.000        ; 0.127      ; 4.751      ;
; 4.568 ; rom_new:U4|rom_new_rom:inst|altsyncram:altsyncram_component|altsyncram_kdr3:auto_generated|q_a[3] ; ram_new:U3|ram_new_ram:inst|altsyncram:altsyncram_component|altsyncram_2kn3:auto_generated|ram_block1a0~porta_datain_reg0  ; rom_new:U4|monostable_trigger:inst3|pulse ; statectrl:U14|ramwt_latch ; 0.000        ; -1.716     ; 3.116      ;
; 4.571 ; dbufferb:U10|data_latch[3]                                                                        ; ram_new:U3|ram_new_ram:inst|altsyncram:altsyncram_component|altsyncram_2kn3:auto_generated|ram_block1a0~porta_datain_reg0  ; statectrl:U14|enalu_latch                 ; statectrl:U14|ramwt_latch ; -0.500       ; -1.638     ; 2.697      ;
; 4.693 ; gr:U12|grb_latch[3]                                                                               ; ram_new:U3|ram_new_ram:inst|altsyncram:altsyncram_component|altsyncram_2kn3:auto_generated|ram_block1a0~porta_datain_reg0  ; ir:U5|instruction[10]                     ; statectrl:U14|ramwt_latch ; 0.000        ; -2.806     ; 2.151      ;
; 4.694 ; dbufferb:U10|data_latch[3]                                                                        ; ram_new:U3|ram_new_ram:inst|altsyncram:altsyncram_component|altsyncram_2kn3:auto_generated|ram_block1a0~porta_datain_reg0  ; statectrl:U14|dbfbin_latch                ; statectrl:U14|ramwt_latch ; -0.500       ; -1.761     ; 2.697      ;
; 4.711 ; ram_new:U3|ram_new_ram:inst|altsyncram:altsyncram_component|altsyncram_2kn3:auto_generated|q_a[1] ; ram_new:U3|ram_new_ram:inst|altsyncram:altsyncram_component|altsyncram_2kn3:auto_generated|ram_block1a0~porta_datain_reg0  ; statectrl:U14|ramrd_latch                 ; statectrl:U14|ramwt_latch ; 0.000        ; 0.127      ; 5.092      ;
; 4.792 ; dbufferb:U10|data_latch[1]                                                                        ; ram_new:U3|ram_new_ram:inst|altsyncram:altsyncram_component|altsyncram_2kn3:auto_generated|ram_block1a0~porta_datain_reg0  ; statectrl:U14|enalu_latch                 ; statectrl:U14|ramwt_latch ; -0.500       ; -1.638     ; 2.918      ;
; 4.872 ; dbufferb:U10|data_latch[0]                                                                        ; ram_new:U3|ram_new_ram:inst|altsyncram:altsyncram_component|altsyncram_2kn3:auto_generated|ram_block1a0~porta_datain_reg0  ; statectrl:U14|enalu_latch                 ; statectrl:U14|ramwt_latch ; -0.500       ; -1.640     ; 2.996      ;
; 4.915 ; dbufferb:U10|data_latch[1]                                                                        ; ram_new:U3|ram_new_ram:inst|altsyncram:altsyncram_component|altsyncram_2kn3:auto_generated|ram_block1a0~porta_datain_reg0  ; statectrl:U14|dbfbin_latch                ; statectrl:U14|ramwt_latch ; -0.500       ; -1.761     ; 2.918      ;
; 4.995 ; dbufferb:U10|data_latch[0]                                                                        ; ram_new:U3|ram_new_ram:inst|altsyncram:altsyncram_component|altsyncram_2kn3:auto_generated|ram_block1a0~porta_datain_reg0  ; statectrl:U14|dbfbin_latch                ; statectrl:U14|ramwt_latch ; -0.500       ; -1.763     ; 2.996      ;
; 5.014 ; ram_new:U3|ram_new_ram:inst|altsyncram:altsyncram_component|altsyncram_2kn3:auto_generated|q_a[3] ; ram_new:U3|ram_new_ram:inst|altsyncram:altsyncram_component|altsyncram_2kn3:auto_generated|ram_block1a0~porta_datain_reg0  ; statectrl:U14|ramrd_latch                 ; statectrl:U14|ramwt_latch ; 0.000        ; 0.127      ; 5.395      ;
; 5.052 ; gr:U12|grb_latch[7]                                                                               ; ram_new:U3|ram_new_ram:inst|altsyncram:altsyncram_component|altsyncram_2kn3:auto_generated|ram_block1a0~porta_datain_reg0  ; ir:U5|instruction[10]                     ; statectrl:U14|ramwt_latch ; 0.000        ; -2.814     ; 2.502      ;
; 5.068 ; rom_new:U4|rom_new_rom:inst|altsyncram:altsyncram_component|altsyncram_kdr3:auto_generated|q_a[1] ; ram_new:U3|ram_new_ram:inst|altsyncram:altsyncram_component|altsyncram_2kn3:auto_generated|ram_block1a0~porta_datain_reg0  ; rom_new:U4|monostable_trigger:inst3|pulse ; statectrl:U14|ramwt_latch ; 0.000        ; -1.716     ; 3.616      ;
; 5.103 ; gr:U12|grd_latch[3]                                                                               ; ram_new:U3|ram_new_ram:inst|altsyncram:altsyncram_component|altsyncram_2kn3:auto_generated|ram_block1a0~porta_datain_reg0  ; ir:U5|instruction[10]                     ; statectrl:U14|ramwt_latch ; 0.000        ; -2.902     ; 2.465      ;
; 5.110 ; gr:U12|grc_latch[6]                                                                               ; ram_new:U3|ram_new_ram:inst|altsyncram:altsyncram_component|altsyncram_2kn3:auto_generated|ram_block1a0~porta_datain_reg0  ; ir:U5|instruction[10]                     ; statectrl:U14|ramwt_latch ; 0.000        ; -2.856     ; 2.518      ;
; 5.182 ; gr:U12|grb_latch[5]                                                                               ; ram_new:U3|ram_new_ram:inst|altsyncram:altsyncram_component|altsyncram_2kn3:auto_generated|ram_block1a0~porta_datain_reg0  ; ir:U5|instruction[10]                     ; statectrl:U14|ramwt_latch ; 0.000        ; -2.814     ; 2.632      ;
; 5.261 ; gr:U12|grc_latch[4]                                                                               ; ram_new:U3|ram_new_ram:inst|altsyncram:altsyncram_component|altsyncram_2kn3:auto_generated|ram_block1a0~porta_datain_reg0  ; ir:U5|instruction[10]                     ; statectrl:U14|ramwt_latch ; 0.000        ; -2.853     ; 2.672      ;
; 5.286 ; rom_new:U4|rom_new_rom:inst|altsyncram:altsyncram_component|altsyncram_kdr3:auto_generated|q_a[0] ; ram_new:U3|ram_new_ram:inst|altsyncram:altsyncram_component|altsyncram_2kn3:auto_generated|ram_block1a0~porta_datain_reg0  ; rom_new:U4|monostable_trigger:inst3|pulse ; statectrl:U14|ramwt_latch ; 0.000        ; -1.716     ; 3.834      ;
; 5.341 ; gr:U12|grb_latch[3]                                                                               ; ram_new:U3|ram_new_ram:inst|altsyncram:altsyncram_component|altsyncram_2kn3:auto_generated|ram_block1a0~porta_datain_reg0  ; ir:U5|instruction[10]                     ; statectrl:U14|ramwt_latch ; -0.500       ; -2.954     ; 2.151      ;
; 5.390 ; dbufferb:U10|data_latch[2]                                                                        ; ram_new:U3|ram_new_ram:inst|altsyncram:altsyncram_component|altsyncram_2kn3:auto_generated|ram_block1a0~porta_datain_reg0  ; statectrl:U14|enalu_latch                 ; statectrl:U14|ramwt_latch ; -0.500       ; -1.907     ; 3.247      ;
; 5.418 ; gr:U12|grc_latch[6]                                                                               ; ram_new:U3|ram_new_ram:inst|altsyncram:altsyncram_component|altsyncram_2kn3:auto_generated|ram_block1a0~porta_datain_reg0  ; ir:U5|instruction[10]                     ; statectrl:U14|ramwt_latch ; -0.500       ; -2.664     ; 2.518      ;
; 5.487 ; gr:U12|grb_latch[1]                                                                               ; ram_new:U3|ram_new_ram:inst|altsyncram:altsyncram_component|altsyncram_2kn3:auto_generated|ram_block1a0~porta_datain_reg0  ; ir:U5|instruction[10]                     ; statectrl:U14|ramwt_latch ; 0.000        ; -2.806     ; 2.945      ;
; 5.493 ; rom_new:U4|rom_new_rom:inst|altsyncram:altsyncram_component|altsyncram_kdr3:auto_generated|q_a[2] ; ram_new:U3|ram_new_ram:inst|altsyncram:altsyncram_component|altsyncram_2kn3:auto_generated|ram_block1a0~porta_datain_reg0  ; rom_new:U4|monostable_trigger:inst3|pulse ; statectrl:U14|ramwt_latch ; 0.000        ; -1.716     ; 4.041      ;
; 5.503 ; rom_new:U4|rom_new_rom:inst|altsyncram:altsyncram_component|altsyncram_kdr3:auto_generated|q_a[7] ; ram_new:U3|ram_new_ram:inst|altsyncram:altsyncram_component|altsyncram_2kn3:auto_generated|ram_block1a0~porta_datain_reg0  ; rom_new:U4|monostable_trigger:inst3|pulse ; statectrl:U14|ramwt_latch ; 0.000        ; -1.716     ; 4.051      ;
; 5.513 ; dbufferb:U10|data_latch[2]                                                                        ; ram_new:U3|ram_new_ram:inst|altsyncram:altsyncram_component|altsyncram_2kn3:auto_generated|ram_block1a0~porta_datain_reg0  ; statectrl:U14|dbfbin_latch                ; statectrl:U14|ramwt_latch ; -0.500       ; -2.030     ; 3.247      ;
; 5.527 ; gr:U12|grd_latch[7]                                                                               ; ram_new:U3|ram_new_ram:inst|altsyncram:altsyncram_component|altsyncram_2kn3:auto_generated|ram_block1a0~porta_datain_reg0  ; ir:U5|instruction[10]                     ; statectrl:U14|ramwt_latch ; 0.000        ; -2.911     ; 2.880      ;
; 5.554 ; rom_new:U4|rom_new_rom:inst|altsyncram:altsyncram_component|altsyncram_kdr3:auto_generated|q_a[6] ; ram_new:U3|ram_new_ram:inst|altsyncram:altsyncram_component|altsyncram_2kn3:auto_generated|ram_block1a0~porta_datain_reg0  ; rom_new:U4|monostable_trigger:inst3|pulse ; statectrl:U14|ramwt_latch ; 0.000        ; -1.716     ; 4.102      ;
; 5.566 ; rom_new:U4|rom_new_rom:inst|altsyncram:altsyncram_component|altsyncram_kdr3:auto_generated|q_a[5] ; ram_new:U3|ram_new_ram:inst|altsyncram:altsyncram_component|altsyncram_2kn3:auto_generated|ram_block1a0~porta_datain_reg0  ; rom_new:U4|monostable_trigger:inst3|pulse ; statectrl:U14|ramwt_latch ; 0.000        ; -1.716     ; 4.114      ;
; 5.569 ; gr:U12|grc_latch[4]                                                                               ; ram_new:U3|ram_new_ram:inst|altsyncram:altsyncram_component|altsyncram_2kn3:auto_generated|ram_block1a0~porta_datain_reg0  ; ir:U5|instruction[10]                     ; statectrl:U14|ramwt_latch ; -0.500       ; -2.661     ; 2.672      ;
; 5.636 ; gr:U12|grc_latch[3]                                                                               ; ram_new:U3|ram_new_ram:inst|altsyncram:altsyncram_component|altsyncram_2kn3:auto_generated|ram_block1a0~porta_datain_reg0  ; ir:U5|instruction[10]                     ; statectrl:U14|ramwt_latch ; 0.000        ; -2.854     ; 3.046      ;
; 5.655 ; gr:U12|grd_latch[5]                                                                               ; ram_new:U3|ram_new_ram:inst|altsyncram:altsyncram_component|altsyncram_2kn3:auto_generated|ram_block1a0~porta_datain_reg0  ; ir:U5|instruction[10]                     ; statectrl:U14|ramwt_latch ; 0.000        ; -2.911     ; 3.008      ;
; 5.700 ; gr:U12|grb_latch[7]                                                                               ; ram_new:U3|ram_new_ram:inst|altsyncram:altsyncram_component|altsyncram_2kn3:auto_generated|ram_block1a0~porta_datain_reg0  ; ir:U5|instruction[10]                     ; statectrl:U14|ramwt_latch ; -0.500       ; -2.962     ; 2.502      ;
; 5.830 ; gr:U12|grb_latch[5]                                                                               ; ram_new:U3|ram_new_ram:inst|altsyncram:altsyncram_component|altsyncram_2kn3:auto_generated|ram_block1a0~porta_datain_reg0  ; ir:U5|instruction[10]                     ; statectrl:U14|ramwt_latch ; -0.500       ; -2.962     ; 2.632      ;
; 5.889 ; gr:U12|grb_latch[0]                                                                               ; ram_new:U3|ram_new_ram:inst|altsyncram:altsyncram_component|altsyncram_2kn3:auto_generated|ram_block1a0~porta_datain_reg0  ; ir:U5|instruction[10]                     ; statectrl:U14|ramwt_latch ; 0.000        ; -2.805     ; 3.348      ;
; 5.944 ; gr:U12|grc_latch[3]                                                                               ; ram_new:U3|ram_new_ram:inst|altsyncram:altsyncram_component|altsyncram_2kn3:auto_generated|ram_block1a0~porta_datain_reg0  ; ir:U5|instruction[10]                     ; statectrl:U14|ramwt_latch ; -0.500       ; -2.662     ; 3.046      ;
; 5.970 ; gr:U12|grc_latch[7]                                                                               ; ram_new:U3|ram_new_ram:inst|altsyncram:altsyncram_component|altsyncram_2kn3:auto_generated|ram_block1a0~porta_datain_reg0  ; ir:U5|instruction[10]                     ; statectrl:U14|ramwt_latch ; 0.000        ; -2.862     ; 3.372      ;
; 5.996 ; gr:U12|gra_latch[6]                                                                               ; ram_new:U3|ram_new_ram:inst|altsyncram:altsyncram_component|altsyncram_2kn3:auto_generated|ram_block1a0~porta_datain_reg0  ; ir:U5|instruction[10]                     ; statectrl:U14|ramwt_latch ; -0.500       ; -2.902     ; 2.858      ;
; 5.998 ; rom_new:U4|rom_new_rom:inst|altsyncram:altsyncram_component|altsyncram_kdr3:auto_generated|q_a[4] ; ram_new:U3|ram_new_ram:inst|altsyncram:altsyncram_component|altsyncram_2kn3:auto_generated|ram_block1a0~porta_datain_reg0  ; rom_new:U4|monostable_trigger:inst3|pulse ; statectrl:U14|ramwt_latch ; 0.000        ; -1.716     ; 4.546      ;
; 6.036 ; gr:U12|grb_latch[2]                                                                               ; ram_new:U3|ram_new_ram:inst|altsyncram:altsyncram_component|altsyncram_2kn3:auto_generated|ram_block1a0~porta_datain_reg0  ; ir:U5|instruction[10]                     ; statectrl:U14|ramwt_latch ; 0.000        ; -2.805     ; 3.495      ;
; 6.037 ; gr:U12|grb_latch[6]                                                                               ; ram_new:U3|ram_new_ram:inst|altsyncram:altsyncram_component|altsyncram_2kn3:auto_generated|ram_block1a0~porta_datain_reg0  ; ir:U5|instruction[10]                     ; statectrl:U14|ramwt_latch ; 0.000        ; -2.805     ; 3.496      ;
; 6.054 ; gr:U12|grd_latch[6]                                                                               ; ram_new:U3|ram_new_ram:inst|altsyncram:altsyncram_component|altsyncram_2kn3:auto_generated|ram_block1a0~porta_datain_reg0  ; ir:U5|instruction[10]                     ; statectrl:U14|ramwt_latch ; 0.000        ; -2.902     ; 3.416      ;
; 6.093 ; gr:U12|grc_latch[2]                                                                               ; ram_new:U3|ram_new_ram:inst|altsyncram:altsyncram_component|altsyncram_2kn3:auto_generated|ram_block1a0~porta_datain_reg0  ; ir:U5|instruction[10]                     ; statectrl:U14|ramwt_latch ; 0.000        ; -2.854     ; 3.503      ;
; 6.135 ; gr:U12|grb_latch[1]                                                                               ; ram_new:U3|ram_new_ram:inst|altsyncram:altsyncram_component|altsyncram_2kn3:auto_generated|ram_block1a0~porta_datain_reg0  ; ir:U5|instruction[10]                     ; statectrl:U14|ramwt_latch ; -0.500       ; -2.954     ; 2.945      ;
; 6.162 ; gr:U12|grc_latch[5]                                                                               ; ram_new:U3|ram_new_ram:inst|altsyncram:altsyncram_component|altsyncram_2kn3:auto_generated|ram_block1a0~porta_datain_reg0  ; ir:U5|instruction[10]                     ; statectrl:U14|ramwt_latch ; 0.000        ; -2.862     ; 3.564      ;
; 6.183 ; gr:U12|grb_latch[4]                                                                               ; ram_new:U3|ram_new_ram:inst|altsyncram:altsyncram_component|altsyncram_2kn3:auto_generated|ram_block1a0~porta_datain_reg0  ; ir:U5|instruction[10]                     ; statectrl:U14|ramwt_latch ; 0.000        ; -2.805     ; 3.642      ;
; 6.201 ; gr:U12|grd_latch[4]                                                                               ; ram_new:U3|ram_new_ram:inst|altsyncram:altsyncram_component|altsyncram_2kn3:auto_generated|ram_block1a0~porta_datain_reg0  ; ir:U5|instruction[10]                     ; statectrl:U14|ramwt_latch ; 0.000        ; -2.902     ; 3.563      ;
; 6.220 ; gr:U12|grd_latch[1]                                                                               ; ram_new:U3|ram_new_ram:inst|altsyncram:altsyncram_component|altsyncram_2kn3:auto_generated|ram_block1a0~porta_datain_reg0  ; ir:U5|instruction[10]                     ; statectrl:U14|ramwt_latch ; 0.000        ; -2.902     ; 3.582      ;
; 6.278 ; gr:U12|grc_latch[7]                                                                               ; ram_new:U3|ram_new_ram:inst|altsyncram:altsyncram_component|altsyncram_2kn3:auto_generated|ram_block1a0~porta_datain_reg0  ; ir:U5|instruction[10]                     ; statectrl:U14|ramwt_latch ; -0.500       ; -2.670     ; 3.372      ;
; 6.337 ; gr:U12|grd_latch[0]                                                                               ; ram_new:U3|ram_new_ram:inst|altsyncram:altsyncram_component|altsyncram_2kn3:auto_generated|ram_block1a0~porta_datain_reg0  ; ir:U5|instruction[10]                     ; statectrl:U14|ramwt_latch ; 0.000        ; -2.902     ; 3.699      ;
; 6.376 ; gr:U12|gra_latch[4]                                                                               ; ram_new:U3|ram_new_ram:inst|altsyncram:altsyncram_component|altsyncram_2kn3:auto_generated|ram_block1a0~porta_datain_reg0  ; ir:U5|instruction[10]                     ; statectrl:U14|ramwt_latch ; -0.500       ; -2.898     ; 3.242      ;
; 6.401 ; gr:U12|grc_latch[2]                                                                               ; ram_new:U3|ram_new_ram:inst|altsyncram:altsyncram_component|altsyncram_2kn3:auto_generated|ram_block1a0~porta_datain_reg0  ; ir:U5|instruction[10]                     ; statectrl:U14|ramwt_latch ; -0.500       ; -2.662     ; 3.503      ;
+-------+---------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------+-------------------------------------------+---------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'clk_divider:U1|clk_led'                                                                                                                                                                                            ;
+-------+------------------------------------------------------------------------------------------------------+------------------------------------+---------------------------+------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                            ; To Node                            ; Launch Clock              ; Latch Clock            ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------------------------------------------------------+------------------------------------+---------------------------+------------------------+--------------+------------+------------+
; 0.804 ; led_encoder:U13|current_led_sel[0]                                                                   ; led_encoder:U13|led_sel[0]         ; clk_divider:U1|clk_led    ; clk_divider:U1|clk_led ; 0.000        ; 0.081      ; 1.097      ;
; 0.847 ; led_encoder:U13|current_led_sel[1]                                                                   ; led_encoder:U13|led_dig_temp[7]    ; clk_divider:U1|clk_led    ; clk_divider:U1|clk_led ; 0.000        ; 0.081      ; 1.140      ;
; 0.920 ; led_encoder:U13|current_led_sel[1]                                                                   ; led_encoder:U13|led_sel[2]         ; clk_divider:U1|clk_led    ; clk_divider:U1|clk_led ; 0.000        ; 0.081      ; 1.213      ;
; 0.936 ; led_encoder:U13|current_led_sel[0]                                                                   ; led_encoder:U13|led_sel[1]         ; clk_divider:U1|clk_led    ; clk_divider:U1|clk_led ; 0.000        ; 0.080      ; 1.228      ;
; 1.011 ; led_encoder:U13|current_led_sel[0]                                                                   ; led_encoder:U13|current_led_sel[1] ; clk_divider:U1|clk_led    ; clk_divider:U1|clk_led ; 0.000        ; 0.080      ; 1.303      ;
; 1.104 ; led_encoder:U13|current_led_sel[1]                                                                   ; led_encoder:U13|led_dig_temp[3]    ; clk_divider:U1|clk_led    ; clk_divider:U1|clk_led ; 0.000        ; 0.081      ; 1.397      ;
; 1.105 ; led_encoder:U13|current_led_sel[1]                                                                   ; led_encoder:U13|led_dig_temp[1]    ; clk_divider:U1|clk_led    ; clk_divider:U1|clk_led ; 0.000        ; 0.081      ; 1.398      ;
; 1.105 ; led_encoder:U13|current_led_sel[1]                                                                   ; led_encoder:U13|led_dig_temp[0]    ; clk_divider:U1|clk_led    ; clk_divider:U1|clk_led ; 0.000        ; 0.081      ; 1.398      ;
; 1.107 ; led_encoder:U13|current_led_sel[1]                                                                   ; led_encoder:U13|led_dig_temp[2]    ; clk_divider:U1|clk_led    ; clk_divider:U1|clk_led ; 0.000        ; 0.081      ; 1.400      ;
; 1.160 ; led_encoder:U13|current_led_sel[1]                                                                   ; led_encoder:U13|led_sel[0]         ; clk_divider:U1|clk_led    ; clk_divider:U1|clk_led ; 0.000        ; 0.082      ; 1.454      ;
; 1.186 ; led_encoder:U13|current_led_sel[0]                                                                   ; led_encoder:U13|current_led_sel[0] ; clk_divider:U1|clk_led    ; clk_divider:U1|clk_led ; 0.000        ; 0.081      ; 1.479      ;
; 1.236 ; led_encoder:U13|current_led_sel[0]                                                                   ; led_encoder:U13|led_dig_temp[5]    ; clk_divider:U1|clk_led    ; clk_divider:U1|clk_led ; 0.000        ; 0.081      ; 1.529      ;
; 1.241 ; led_encoder:U13|current_led_sel[0]                                                                   ; led_encoder:U13|led_dig_temp[4]    ; clk_divider:U1|clk_led    ; clk_divider:U1|clk_led ; 0.000        ; 0.081      ; 1.534      ;
; 1.327 ; led_encoder:U13|current_led_sel[1]                                                                   ; led_encoder:U13|led_dig_temp[6]    ; clk_divider:U1|clk_led    ; clk_divider:U1|clk_led ; 0.000        ; 0.082      ; 1.621      ;
; 1.327 ; led_encoder:U13|current_led_sel[1]                                                                   ; led_encoder:U13|led_dig_temp[5]    ; clk_divider:U1|clk_led    ; clk_divider:U1|clk_led ; 0.000        ; 0.082      ; 1.621      ;
; 1.327 ; led_encoder:U13|current_led_sel[1]                                                                   ; led_encoder:U13|led_dig_temp[4]    ; clk_divider:U1|clk_led    ; clk_divider:U1|clk_led ; 0.000        ; 0.082      ; 1.621      ;
; 1.335 ; led_encoder:U13|current_led_sel[0]                                                                   ; led_encoder:U13|led_dig_temp[0]    ; clk_divider:U1|clk_led    ; clk_divider:U1|clk_led ; 0.000        ; 0.080      ; 1.627      ;
; 1.338 ; led_encoder:U13|current_led_sel[0]                                                                   ; led_encoder:U13|led_dig_temp[2]    ; clk_divider:U1|clk_led    ; clk_divider:U1|clk_led ; 0.000        ; 0.080      ; 1.630      ;
; 1.404 ; led_encoder:U13|current_led_sel[0]                                                                   ; led_encoder:U13|led_dig_temp[6]    ; clk_divider:U1|clk_led    ; clk_divider:U1|clk_led ; 0.000        ; 0.081      ; 1.697      ;
; 1.485 ; led_encoder:U13|current_led_sel[0]                                                                   ; led_encoder:U13|led_dig_temp[7]    ; clk_divider:U1|clk_led    ; clk_divider:U1|clk_led ; 0.000        ; 0.080      ; 1.777      ;
; 1.486 ; led_encoder:U13|current_led_sel[0]                                                                   ; led_encoder:U13|led_dig_temp[1]    ; clk_divider:U1|clk_led    ; clk_divider:U1|clk_led ; 0.000        ; 0.080      ; 1.778      ;
; 1.542 ; led_encoder:U13|current_led_sel[1]                                                                   ; led_encoder:U13|current_led_sel[0] ; clk_divider:U1|clk_led    ; clk_divider:U1|clk_led ; 0.000        ; 0.082      ; 1.836      ;
; 1.961 ; led_encoder:U13|current_led_sel[0]                                                                   ; led_encoder:U13|led_dig_temp[3]    ; clk_divider:U1|clk_led    ; clk_divider:U1|clk_led ; 0.000        ; 0.080      ; 2.253      ;
; 5.554 ; led_encoder:U13|altsyncram:Ram0_rtl_0|altsyncram_r771:auto_generated|ram_block1a0~porta_address_reg0 ; led_encoder:U13|led_dig_temp[1]    ; statectrl:U14|enled_latch ; clk_divider:U1|clk_led ; 0.000        ; -1.228     ; 4.558      ;
; 5.557 ; led_encoder:U13|altsyncram:Ram0_rtl_0|altsyncram_r771:auto_generated|ram_block1a0~porta_address_reg0 ; led_encoder:U13|led_dig_temp[3]    ; statectrl:U14|enled_latch ; clk_divider:U1|clk_led ; 0.000        ; -1.228     ; 4.561      ;
; 5.564 ; led_encoder:U13|altsyncram:Ram0_rtl_0|altsyncram_r771:auto_generated|ram_block1a0~porta_address_reg0 ; led_encoder:U13|led_dig_temp[2]    ; statectrl:U14|enled_latch ; clk_divider:U1|clk_led ; 0.000        ; -1.228     ; 4.568      ;
; 5.776 ; led_encoder:U13|altsyncram:Ram0_rtl_0|altsyncram_r771:auto_generated|ram_block1a0~porta_address_reg0 ; led_encoder:U13|led_dig_temp[0]    ; statectrl:U14|enled_latch ; clk_divider:U1|clk_led ; 0.000        ; -1.228     ; 4.780      ;
; 5.798 ; led_encoder:U13|altsyncram:Ram0_rtl_0|altsyncram_r771:auto_generated|ram_block1a0~porta_address_reg0 ; led_encoder:U13|led_dig_temp[5]    ; statectrl:U14|enled_latch ; clk_divider:U1|clk_led ; 0.000        ; -1.227     ; 4.803      ;
; 6.031 ; led_encoder:U13|altsyncram:Ram0_rtl_0|altsyncram_r771:auto_generated|ram_block1a0~porta_address_reg0 ; led_encoder:U13|led_dig_temp[4]    ; statectrl:U14|enled_latch ; clk_divider:U1|clk_led ; 0.000        ; -1.227     ; 5.036      ;
; 6.038 ; led_encoder:U13|altsyncram:Ram0_rtl_0|altsyncram_r771:auto_generated|ram_block1a0~porta_address_reg0 ; led_encoder:U13|led_dig_temp[7]    ; statectrl:U14|enled_latch ; clk_divider:U1|clk_led ; 0.000        ; -1.228     ; 5.042      ;
; 6.067 ; led_encoder:U13|altsyncram:Ram0_rtl_0|altsyncram_r771:auto_generated|ram_block1a0~porta_address_reg0 ; led_encoder:U13|led_dig_temp[6]    ; statectrl:U14|enled_latch ; clk_divider:U1|clk_led ; 0.000        ; -1.227     ; 5.072      ;
+-------+------------------------------------------------------------------------------------------------------+------------------------------------+---------------------------+------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'statectrl:U14|enled_latch'                                                                                                                                                                                                                                                                           ;
+-------+---------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------+-------------------------------------------+---------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                         ; To Node                                                                                              ; Launch Clock                              ; Latch Clock               ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------+-------------------------------------------+---------------------------+--------------+------------+------------+
; 0.830 ; statectrl:U14|ramrd_latch                                                                         ; led_encoder:U13|altsyncram:Ram0_rtl_0|altsyncram_r771:auto_generated|ram_block1a0~porta_address_reg0 ; statectrl:U14|ramrd_latch                 ; statectrl:U14|enled_latch ; 0.000        ; 3.807      ; 5.162      ;
; 1.009 ; statectrl:U14|ramrd_latch                                                                         ; led_encoder:U13|altsyncram:Ram0_rtl_0|altsyncram_r771:auto_generated|ram_block1a0~porta_address_reg0 ; statectrl:U14|ramrd_latch                 ; statectrl:U14|enled_latch ; -0.500       ; 3.807      ; 4.841      ;
; 1.138 ; pc:U7|addr_latch[0]                                                                               ; led_encoder:U13|altsyncram:Ram0_rtl_0|altsyncram_r771:auto_generated|ram_block1a0~porta_address_reg0 ; statectrl:U14|nextn_latch                 ; statectrl:U14|enled_latch ; 0.000        ; 1.933      ; 3.335      ;
; 1.248 ; pc:U7|addr_latch[1]                                                                               ; led_encoder:U13|altsyncram:Ram0_rtl_0|altsyncram_r771:auto_generated|ram_block1a0~porta_address_reg0 ; statectrl:U14|nextn_latch                 ; statectrl:U14|enled_latch ; 0.000        ; 1.933      ; 3.445      ;
; 1.249 ; pc:U7|addr_latch[2]                                                                               ; led_encoder:U13|altsyncram:Ram0_rtl_0|altsyncram_r771:auto_generated|ram_block1a0~porta_address_reg0 ; statectrl:U14|nextn_latch                 ; statectrl:U14|enled_latch ; 0.000        ; 1.933      ; 3.446      ;
; 1.269 ; pc:U7|addr_latch[6]                                                                               ; led_encoder:U13|altsyncram:Ram0_rtl_0|altsyncram_r771:auto_generated|ram_block1a0~porta_address_reg0 ; statectrl:U14|nextn_latch                 ; statectrl:U14|enled_latch ; 0.000        ; 1.933      ; 3.466      ;
; 1.283 ; pc:U7|addr_latch[5]                                                                               ; led_encoder:U13|altsyncram:Ram0_rtl_0|altsyncram_r771:auto_generated|ram_block1a0~porta_address_reg0 ; statectrl:U14|nextn_latch                 ; statectrl:U14|enled_latch ; 0.000        ; 1.933      ; 3.480      ;
; 1.333 ; pc:U7|addr_latch[7]                                                                               ; led_encoder:U13|altsyncram:Ram0_rtl_0|altsyncram_r771:auto_generated|ram_block1a0~porta_address_reg0 ; statectrl:U14|nextn_latch                 ; statectrl:U14|enled_latch ; 0.000        ; 1.933      ; 3.530      ;
; 1.467 ; ir:U5|instruction[7]                                                                              ; led_encoder:U13|altsyncram:Ram0_rtl_0|altsyncram_r771:auto_generated|ram_block1a0~porta_address_reg0 ; statectrl:U14|enirin_latch                ; statectrl:U14|enled_latch ; 0.000        ; 1.856      ; 3.587      ;
; 1.486 ; ir:U5|instruction[6]                                                                              ; led_encoder:U13|altsyncram:Ram0_rtl_0|altsyncram_r771:auto_generated|ram_block1a0~porta_address_reg0 ; statectrl:U14|enirin_latch                ; statectrl:U14|enled_latch ; 0.000        ; 2.104      ; 3.854      ;
; 1.486 ; pc:U7|addr_latch[4]                                                                               ; led_encoder:U13|altsyncram:Ram0_rtl_0|altsyncram_r771:auto_generated|ram_block1a0~porta_address_reg0 ; statectrl:U14|nextn_latch                 ; statectrl:U14|enled_latch ; 0.000        ; 1.933      ; 3.683      ;
; 1.602 ; pc:U7|addr_latch[3]                                                                               ; led_encoder:U13|altsyncram:Ram0_rtl_0|altsyncram_r771:auto_generated|ram_block1a0~porta_address_reg0 ; statectrl:U14|nextn_latch                 ; statectrl:U14|enled_latch ; 0.000        ; 1.933      ; 3.799      ;
; 1.823 ; ir:U5|instruction[10]                                                                             ; led_encoder:U13|altsyncram:Ram0_rtl_0|altsyncram_r771:auto_generated|ram_block1a0~porta_address_reg0 ; ir:U5|instruction[10]                     ; statectrl:U14|enled_latch ; 0.000        ; 3.807      ; 6.165      ;
; 1.827 ; statectrl:U14|dbfbout_latch                                                                       ; led_encoder:U13|altsyncram:Ram0_rtl_0|altsyncram_r771:auto_generated|ram_block1a0~porta_address_reg0 ; clk_divider:U1|clk_out                    ; statectrl:U14|enled_latch ; 0.000        ; 1.502      ; 3.603      ;
; 1.829 ; ir:U5|instruction[4]                                                                              ; led_encoder:U13|altsyncram:Ram0_rtl_0|altsyncram_r771:auto_generated|ram_block1a0~porta_address_reg0 ; statectrl:U14|enirin_latch                ; statectrl:U14|enled_latch ; 0.000        ; 1.856      ; 3.949      ;
; 1.831 ; statectrl:U14|regrd1_latch                                                                        ; led_encoder:U13|altsyncram:Ram0_rtl_0|altsyncram_r771:auto_generated|ram_block1a0~porta_address_reg0 ; clk_divider:U1|clk_out                    ; statectrl:U14|enled_latch ; 0.000        ; 1.499      ; 3.604      ;
; 1.847 ; statectrl:U14|regrd2_latch                                                                        ; led_encoder:U13|altsyncram:Ram0_rtl_0|altsyncram_r771:auto_generated|ram_block1a0~porta_address_reg0 ; clk_divider:U1|clk_out                    ; statectrl:U14|enled_latch ; 0.000        ; 1.499      ; 3.620      ;
; 1.928 ; statectrl:U14|dbfaout_latch                                                                       ; led_encoder:U13|altsyncram:Ram0_rtl_0|altsyncram_r771:auto_generated|ram_block1a0~porta_address_reg0 ; clk_divider:U1|clk_out                    ; statectrl:U14|enled_latch ; 0.000        ; 1.499      ; 3.701      ;
; 2.103 ; statectrl:U14|enpcout_latch                                                                       ; led_encoder:U13|altsyncram:Ram0_rtl_0|altsyncram_r771:auto_generated|ram_block1a0~porta_address_reg0 ; clk_divider:U1|clk_out                    ; statectrl:U14|enled_latch ; 0.000        ; 1.494      ; 3.871      ;
; 2.144 ; ir:U5|instruction[9]                                                                              ; led_encoder:U13|altsyncram:Ram0_rtl_0|altsyncram_r771:auto_generated|ram_block1a0~porta_address_reg0 ; statectrl:U14|enirin_latch                ; statectrl:U14|enled_latch ; 0.000        ; 1.909      ; 4.317      ;
; 2.179 ; ir:U5|instruction[10]                                                                             ; led_encoder:U13|altsyncram:Ram0_rtl_0|altsyncram_r771:auto_generated|ram_block1a0~porta_address_reg0 ; ir:U5|instruction[10]                     ; statectrl:U14|enled_latch ; -0.500       ; 3.807      ; 6.021      ;
; 2.198 ; ir:U5|instruction[5]                                                                              ; led_encoder:U13|altsyncram:Ram0_rtl_0|altsyncram_r771:auto_generated|ram_block1a0~porta_address_reg0 ; statectrl:U14|enirin_latch                ; statectrl:U14|enled_latch ; 0.000        ; 1.856      ; 4.318      ;
; 2.335 ; ir:U5|instruction[2]                                                                              ; led_encoder:U13|altsyncram:Ram0_rtl_0|altsyncram_r771:auto_generated|ram_block1a0~porta_address_reg0 ; statectrl:U14|enirin_latch                ; statectrl:U14|enled_latch ; 0.000        ; 1.868      ; 4.467      ;
; 2.355 ; ir:U5|instruction[1]                                                                              ; led_encoder:U13|altsyncram:Ram0_rtl_0|altsyncram_r771:auto_generated|ram_block1a0~porta_address_reg0 ; statectrl:U14|enirin_latch                ; statectrl:U14|enled_latch ; 0.000        ; 1.868      ; 4.487      ;
; 2.368 ; statectrl:U14|enrom_latch                                                                         ; led_encoder:U13|altsyncram:Ram0_rtl_0|altsyncram_r771:auto_generated|ram_block1a0~porta_address_reg0 ; clk_divider:U1|clk_out                    ; statectrl:U14|enled_latch ; 0.000        ; 1.434      ; 4.076      ;
; 2.387 ; ram_new:U3|ram_new_ram:inst|altsyncram:altsyncram_component|altsyncram_2kn3:auto_generated|q_a[7] ; led_encoder:U13|altsyncram:Ram0_rtl_0|altsyncram_r771:auto_generated|ram_block1a0~porta_address_reg0 ; statectrl:U14|ramrd_latch                 ; statectrl:U14|enled_latch ; 0.000        ; 1.751      ; 4.402      ;
; 2.392 ; ram_new:U3|ram_new_ram:inst|altsyncram:altsyncram_component|altsyncram_2kn3:auto_generated|q_a[0] ; led_encoder:U13|altsyncram:Ram0_rtl_0|altsyncram_r771:auto_generated|ram_block1a0~porta_address_reg0 ; statectrl:U14|ramrd_latch                 ; statectrl:U14|enled_latch ; 0.000        ; 1.751      ; 4.407      ;
; 2.419 ; ir:U5|instruction[0]                                                                              ; led_encoder:U13|altsyncram:Ram0_rtl_0|altsyncram_r771:auto_generated|ram_block1a0~porta_address_reg0 ; statectrl:U14|enirin_latch                ; statectrl:U14|enled_latch ; 0.000        ; 1.868      ; 4.551      ;
; 2.446 ; ir:U5|instruction[3]                                                                              ; led_encoder:U13|altsyncram:Ram0_rtl_0|altsyncram_r771:auto_generated|ram_block1a0~porta_address_reg0 ; statectrl:U14|enirin_latch                ; statectrl:U14|enled_latch ; 0.000        ; 1.868      ; 4.578      ;
; 2.518 ; ram_new:U3|ram_new_ram:inst|altsyncram:altsyncram_component|altsyncram_2kn3:auto_generated|q_a[6] ; led_encoder:U13|altsyncram:Ram0_rtl_0|altsyncram_r771:auto_generated|ram_block1a0~porta_address_reg0 ; statectrl:U14|ramrd_latch                 ; statectrl:U14|enled_latch ; 0.000        ; 1.751      ; 4.533      ;
; 2.551 ; ram_new:U3|ram_new_ram:inst|altsyncram:altsyncram_component|altsyncram_2kn3:auto_generated|q_a[2] ; led_encoder:U13|altsyncram:Ram0_rtl_0|altsyncram_r771:auto_generated|ram_block1a0~porta_address_reg0 ; statectrl:U14|ramrd_latch                 ; statectrl:U14|enled_latch ; 0.000        ; 1.751      ; 4.566      ;
; 2.592 ; ram_new:U3|ram_new_ram:inst|altsyncram:altsyncram_component|altsyncram_2kn3:auto_generated|q_a[5] ; led_encoder:U13|altsyncram:Ram0_rtl_0|altsyncram_r771:auto_generated|ram_block1a0~porta_address_reg0 ; statectrl:U14|ramrd_latch                 ; statectrl:U14|enled_latch ; 0.000        ; 1.751      ; 4.607      ;
; 2.612 ; ir:U5|instruction[8]                                                                              ; led_encoder:U13|altsyncram:Ram0_rtl_0|altsyncram_r771:auto_generated|ram_block1a0~porta_address_reg0 ; statectrl:U14|enirin_latch                ; statectrl:U14|enled_latch ; 0.000        ; 1.909      ; 4.785      ;
; 2.724 ; dbufferb:U10|data_latch[4]                                                                        ; led_encoder:U13|altsyncram:Ram0_rtl_0|altsyncram_r771:auto_generated|ram_block1a0~porta_address_reg0 ; statectrl:U14|enalu_latch                 ; statectrl:U14|enled_latch ; -0.500       ; 0.000      ; 2.498      ;
; 2.756 ; dbufferb:U10|data_latch[5]                                                                        ; led_encoder:U13|altsyncram:Ram0_rtl_0|altsyncram_r771:auto_generated|ram_block1a0~porta_address_reg0 ; statectrl:U14|enalu_latch                 ; statectrl:U14|enled_latch ; -0.500       ; -0.011     ; 2.519      ;
; 2.847 ; dbufferb:U10|data_latch[4]                                                                        ; led_encoder:U13|altsyncram:Ram0_rtl_0|altsyncram_r771:auto_generated|ram_block1a0~porta_address_reg0 ; statectrl:U14|dbfbin_latch                ; statectrl:U14|enled_latch ; -0.500       ; -0.123     ; 2.498      ;
; 2.879 ; dbufferb:U10|data_latch[5]                                                                        ; led_encoder:U13|altsyncram:Ram0_rtl_0|altsyncram_r771:auto_generated|ram_block1a0~porta_address_reg0 ; statectrl:U14|dbfbin_latch                ; statectrl:U14|enled_latch ; -0.500       ; -0.134     ; 2.519      ;
; 3.012 ; ram_new:U3|ram_new_ram:inst|altsyncram:altsyncram_component|altsyncram_2kn3:auto_generated|q_a[4] ; led_encoder:U13|altsyncram:Ram0_rtl_0|altsyncram_r771:auto_generated|ram_block1a0~porta_address_reg0 ; statectrl:U14|ramrd_latch                 ; statectrl:U14|enled_latch ; 0.000        ; 1.751      ; 5.027      ;
; 3.025 ; dbufferb:U10|data_latch[7]                                                                        ; led_encoder:U13|altsyncram:Ram0_rtl_0|altsyncram_r771:auto_generated|ram_block1a0~porta_address_reg0 ; statectrl:U14|enalu_latch                 ; statectrl:U14|enled_latch ; -0.500       ; -0.011     ; 2.788      ;
; 3.144 ; dbufferb:U10|data_latch[6]                                                                        ; led_encoder:U13|altsyncram:Ram0_rtl_0|altsyncram_r771:auto_generated|ram_block1a0~porta_address_reg0 ; statectrl:U14|enalu_latch                 ; statectrl:U14|enled_latch ; -0.500       ; -0.263     ; 2.655      ;
; 3.148 ; dbufferb:U10|data_latch[7]                                                                        ; led_encoder:U13|altsyncram:Ram0_rtl_0|altsyncram_r771:auto_generated|ram_block1a0~porta_address_reg0 ; statectrl:U14|dbfbin_latch                ; statectrl:U14|enled_latch ; -0.500       ; -0.134     ; 2.788      ;
; 3.209 ; ram_new:U3|ram_new_ram:inst|altsyncram:altsyncram_component|altsyncram_2kn3:auto_generated|q_a[1] ; led_encoder:U13|altsyncram:Ram0_rtl_0|altsyncram_r771:auto_generated|ram_block1a0~porta_address_reg0 ; statectrl:U14|ramrd_latch                 ; statectrl:U14|enled_latch ; 0.000        ; 1.751      ; 5.224      ;
; 3.267 ; dbufferb:U10|data_latch[6]                                                                        ; led_encoder:U13|altsyncram:Ram0_rtl_0|altsyncram_r771:auto_generated|ram_block1a0~porta_address_reg0 ; statectrl:U14|dbfbin_latch                ; statectrl:U14|enled_latch ; -0.500       ; -0.386     ; 2.655      ;
; 3.290 ; dbufferb:U10|data_latch[1]                                                                        ; led_encoder:U13|altsyncram:Ram0_rtl_0|altsyncram_r771:auto_generated|ram_block1a0~porta_address_reg0 ; statectrl:U14|enalu_latch                 ; statectrl:U14|enled_latch ; -0.500       ; -0.014     ; 3.050      ;
; 3.413 ; dbufferb:U10|data_latch[1]                                                                        ; led_encoder:U13|altsyncram:Ram0_rtl_0|altsyncram_r771:auto_generated|ram_block1a0~porta_address_reg0 ; statectrl:U14|dbfbin_latch                ; statectrl:U14|enled_latch ; -0.500       ; -0.137     ; 3.050      ;
; 3.506 ; dbufferb:U10|data_latch[0]                                                                        ; led_encoder:U13|altsyncram:Ram0_rtl_0|altsyncram_r771:auto_generated|ram_block1a0~porta_address_reg0 ; statectrl:U14|enalu_latch                 ; statectrl:U14|enled_latch ; -0.500       ; -0.016     ; 3.264      ;
; 3.566 ; rom_new:U4|rom_new_rom:inst|altsyncram:altsyncram_component|altsyncram_kdr3:auto_generated|q_a[1] ; led_encoder:U13|altsyncram:Ram0_rtl_0|altsyncram_r771:auto_generated|ram_block1a0~porta_address_reg0 ; rom_new:U4|monostable_trigger:inst3|pulse ; statectrl:U14|enled_latch ; 0.000        ; -0.092     ; 3.748      ;
; 3.629 ; dbufferb:U10|data_latch[0]                                                                        ; led_encoder:U13|altsyncram:Ram0_rtl_0|altsyncram_r771:auto_generated|ram_block1a0~porta_address_reg0 ; statectrl:U14|dbfbin_latch                ; statectrl:U14|enled_latch ; -0.500       ; -0.139     ; 3.264      ;
; 3.642 ; rom_new:U4|rom_new_rom:inst|altsyncram:altsyncram_component|altsyncram_kdr3:auto_generated|q_a[3] ; led_encoder:U13|altsyncram:Ram0_rtl_0|altsyncram_r771:auto_generated|ram_block1a0~porta_address_reg0 ; rom_new:U4|monostable_trigger:inst3|pulse ; statectrl:U14|enled_latch ; 0.000        ; -0.092     ; 3.824      ;
; 3.645 ; dbufferb:U10|data_latch[3]                                                                        ; led_encoder:U13|altsyncram:Ram0_rtl_0|altsyncram_r771:auto_generated|ram_block1a0~porta_address_reg0 ; statectrl:U14|enalu_latch                 ; statectrl:U14|enled_latch ; -0.500       ; -0.014     ; 3.405      ;
; 3.767 ; gr:U12|grb_latch[3]                                                                               ; led_encoder:U13|altsyncram:Ram0_rtl_0|altsyncram_r771:auto_generated|ram_block1a0~porta_address_reg0 ; ir:U5|instruction[10]                     ; statectrl:U14|enled_latch ; 0.000        ; -1.182     ; 2.859      ;
; 3.768 ; dbufferb:U10|data_latch[3]                                                                        ; led_encoder:U13|altsyncram:Ram0_rtl_0|altsyncram_r771:auto_generated|ram_block1a0~porta_address_reg0 ; statectrl:U14|dbfbin_latch                ; statectrl:U14|enled_latch ; -0.500       ; -0.137     ; 3.405      ;
; 3.888 ; gr:U12|grb_latch[5]                                                                               ; led_encoder:U13|altsyncram:Ram0_rtl_0|altsyncram_r771:auto_generated|ram_block1a0~porta_address_reg0 ; ir:U5|instruction[10]                     ; statectrl:U14|enled_latch ; 0.000        ; -1.190     ; 2.972      ;
; 3.903 ; gr:U12|grc_latch[4]                                                                               ; led_encoder:U13|altsyncram:Ram0_rtl_0|altsyncram_r771:auto_generated|ram_block1a0~porta_address_reg0 ; ir:U5|instruction[10]                     ; statectrl:U14|enled_latch ; 0.000        ; -1.229     ; 2.948      ;
; 3.920 ; rom_new:U4|rom_new_rom:inst|altsyncram:altsyncram_component|altsyncram_kdr3:auto_generated|q_a[0] ; led_encoder:U13|altsyncram:Ram0_rtl_0|altsyncram_r771:auto_generated|ram_block1a0~porta_address_reg0 ; rom_new:U4|monostable_trigger:inst3|pulse ; statectrl:U14|enled_latch ; 0.000        ; -0.092     ; 4.102      ;
; 3.948 ; gr:U12|grb_latch[7]                                                                               ; led_encoder:U13|altsyncram:Ram0_rtl_0|altsyncram_r771:auto_generated|ram_block1a0~porta_address_reg0 ; ir:U5|instruction[10]                     ; statectrl:U14|enled_latch ; 0.000        ; -1.190     ; 3.032      ;
; 3.980 ; gr:U12|grb_latch[1]                                                                               ; led_encoder:U13|altsyncram:Ram0_rtl_0|altsyncram_r771:auto_generated|ram_block1a0~porta_address_reg0 ; ir:U5|instruction[10]                     ; statectrl:U14|enled_latch ; 0.000        ; -1.182     ; 3.072      ;
; 4.065 ; gr:U12|grc_latch[6]                                                                               ; led_encoder:U13|altsyncram:Ram0_rtl_0|altsyncram_r771:auto_generated|ram_block1a0~porta_address_reg0 ; ir:U5|instruction[10]                     ; statectrl:U14|enled_latch ; 0.000        ; -1.232     ; 3.107      ;
; 4.088 ; ram_new:U3|ram_new_ram:inst|altsyncram:altsyncram_component|altsyncram_2kn3:auto_generated|q_a[3] ; led_encoder:U13|altsyncram:Ram0_rtl_0|altsyncram_r771:auto_generated|ram_block1a0~porta_address_reg0 ; statectrl:U14|ramrd_latch                 ; statectrl:U14|enled_latch ; 0.000        ; 1.751      ; 6.103      ;
; 4.108 ; dbufferb:U10|data_latch[2]                                                                        ; led_encoder:U13|altsyncram:Ram0_rtl_0|altsyncram_r771:auto_generated|ram_block1a0~porta_address_reg0 ; statectrl:U14|enalu_latch                 ; statectrl:U14|enled_latch ; -0.500       ; -0.283     ; 3.599      ;
; 4.177 ; gr:U12|grd_latch[3]                                                                               ; led_encoder:U13|altsyncram:Ram0_rtl_0|altsyncram_r771:auto_generated|ram_block1a0~porta_address_reg0 ; ir:U5|instruction[10]                     ; statectrl:U14|enled_latch ; 0.000        ; -1.278     ; 3.173      ;
; 4.211 ; gr:U12|grc_latch[4]                                                                               ; led_encoder:U13|altsyncram:Ram0_rtl_0|altsyncram_r771:auto_generated|ram_block1a0~porta_address_reg0 ; ir:U5|instruction[10]                     ; statectrl:U14|enled_latch ; -0.500       ; -1.037     ; 2.948      ;
; 4.211 ; rom_new:U4|rom_new_rom:inst|altsyncram:altsyncram_component|altsyncram_kdr3:auto_generated|q_a[2] ; led_encoder:U13|altsyncram:Ram0_rtl_0|altsyncram_r771:auto_generated|ram_block1a0~porta_address_reg0 ; rom_new:U4|monostable_trigger:inst3|pulse ; statectrl:U14|enled_latch ; 0.000        ; -0.092     ; 4.393      ;
; 4.231 ; dbufferb:U10|data_latch[2]                                                                        ; led_encoder:U13|altsyncram:Ram0_rtl_0|altsyncram_r771:auto_generated|ram_block1a0~porta_address_reg0 ; statectrl:U14|dbfbin_latch                ; statectrl:U14|enled_latch ; -0.500       ; -0.406     ; 3.599      ;
; 4.272 ; rom_new:U4|rom_new_rom:inst|altsyncram:altsyncram_component|altsyncram_kdr3:auto_generated|q_a[5] ; led_encoder:U13|altsyncram:Ram0_rtl_0|altsyncram_r771:auto_generated|ram_block1a0~porta_address_reg0 ; rom_new:U4|monostable_trigger:inst3|pulse ; statectrl:U14|enled_latch ; 0.000        ; -0.092     ; 4.454      ;
; 4.361 ; gr:U12|grd_latch[5]                                                                               ; led_encoder:U13|altsyncram:Ram0_rtl_0|altsyncram_r771:auto_generated|ram_block1a0~porta_address_reg0 ; ir:U5|instruction[10]                     ; statectrl:U14|enled_latch ; 0.000        ; -1.287     ; 3.348      ;
; 4.373 ; gr:U12|grc_latch[6]                                                                               ; led_encoder:U13|altsyncram:Ram0_rtl_0|altsyncram_r771:auto_generated|ram_block1a0~porta_address_reg0 ; ir:U5|instruction[10]                     ; statectrl:U14|enled_latch ; -0.500       ; -1.040     ; 3.107      ;
; 4.399 ; rom_new:U4|rom_new_rom:inst|altsyncram:altsyncram_component|altsyncram_kdr3:auto_generated|q_a[7] ; led_encoder:U13|altsyncram:Ram0_rtl_0|altsyncram_r771:auto_generated|ram_block1a0~porta_address_reg0 ; rom_new:U4|monostable_trigger:inst3|pulse ; statectrl:U14|enled_latch ; 0.000        ; -0.092     ; 4.581      ;
; 4.415 ; gr:U12|grb_latch[3]                                                                               ; led_encoder:U13|altsyncram:Ram0_rtl_0|altsyncram_r771:auto_generated|ram_block1a0~porta_address_reg0 ; ir:U5|instruction[10]                     ; statectrl:U14|enled_latch ; -0.500       ; -1.330     ; 2.859      ;
; 4.423 ; gr:U12|grd_latch[7]                                                                               ; led_encoder:U13|altsyncram:Ram0_rtl_0|altsyncram_r771:auto_generated|ram_block1a0~porta_address_reg0 ; ir:U5|instruction[10]                     ; statectrl:U14|enled_latch ; 0.000        ; -1.287     ; 3.410      ;
; 4.509 ; rom_new:U4|rom_new_rom:inst|altsyncram:altsyncram_component|altsyncram_kdr3:auto_generated|q_a[6] ; led_encoder:U13|altsyncram:Ram0_rtl_0|altsyncram_r771:auto_generated|ram_block1a0~porta_address_reg0 ; rom_new:U4|monostable_trigger:inst3|pulse ; statectrl:U14|enled_latch ; 0.000        ; -0.092     ; 4.691      ;
; 4.523 ; gr:U12|grb_latch[0]                                                                               ; led_encoder:U13|altsyncram:Ram0_rtl_0|altsyncram_r771:auto_generated|ram_block1a0~porta_address_reg0 ; ir:U5|instruction[10]                     ; statectrl:U14|enled_latch ; 0.000        ; -1.181     ; 3.616      ;
; 4.536 ; gr:U12|grb_latch[5]                                                                               ; led_encoder:U13|altsyncram:Ram0_rtl_0|altsyncram_r771:auto_generated|ram_block1a0~porta_address_reg0 ; ir:U5|instruction[10]                     ; statectrl:U14|enled_latch ; -0.500       ; -1.338     ; 2.972      ;
; 4.596 ; gr:U12|grb_latch[7]                                                                               ; led_encoder:U13|altsyncram:Ram0_rtl_0|altsyncram_r771:auto_generated|ram_block1a0~porta_address_reg0 ; ir:U5|instruction[10]                     ; statectrl:U14|enled_latch ; -0.500       ; -1.338     ; 3.032      ;
; 4.628 ; gr:U12|grb_latch[1]                                                                               ; led_encoder:U13|altsyncram:Ram0_rtl_0|altsyncram_r771:auto_generated|ram_block1a0~porta_address_reg0 ; ir:U5|instruction[10]                     ; statectrl:U14|enled_latch ; -0.500       ; -1.330     ; 3.072      ;
; 4.640 ; rom_new:U4|rom_new_rom:inst|altsyncram:altsyncram_component|altsyncram_kdr3:auto_generated|q_a[4] ; led_encoder:U13|altsyncram:Ram0_rtl_0|altsyncram_r771:auto_generated|ram_block1a0~porta_address_reg0 ; rom_new:U4|monostable_trigger:inst3|pulse ; statectrl:U14|enled_latch ; 0.000        ; -0.092     ; 4.822      ;
; 4.710 ; gr:U12|grc_latch[3]                                                                               ; led_encoder:U13|altsyncram:Ram0_rtl_0|altsyncram_r771:auto_generated|ram_block1a0~porta_address_reg0 ; ir:U5|instruction[10]                     ; statectrl:U14|enled_latch ; 0.000        ; -1.230     ; 3.754      ;
; 4.718 ; gr:U12|grd_latch[1]                                                                               ; led_encoder:U13|altsyncram:Ram0_rtl_0|altsyncram_r771:auto_generated|ram_block1a0~porta_address_reg0 ; ir:U5|instruction[10]                     ; statectrl:U14|enled_latch ; 0.000        ; -1.278     ; 3.714      ;
; 4.754 ; gr:U12|grb_latch[2]                                                                               ; led_encoder:U13|altsyncram:Ram0_rtl_0|altsyncram_r771:auto_generated|ram_block1a0~porta_address_reg0 ; ir:U5|instruction[10]                     ; statectrl:U14|enled_latch ; 0.000        ; -1.181     ; 3.847      ;
; 4.811 ; gr:U12|grc_latch[2]                                                                               ; led_encoder:U13|altsyncram:Ram0_rtl_0|altsyncram_r771:auto_generated|ram_block1a0~porta_address_reg0 ; ir:U5|instruction[10]                     ; statectrl:U14|enled_latch ; 0.000        ; -1.230     ; 3.855      ;
; 4.825 ; gr:U12|grb_latch[4]                                                                               ; led_encoder:U13|altsyncram:Ram0_rtl_0|altsyncram_r771:auto_generated|ram_block1a0~porta_address_reg0 ; ir:U5|instruction[10]                     ; statectrl:U14|enled_latch ; 0.000        ; -1.181     ; 3.918      ;
; 4.843 ; gr:U12|grd_latch[4]                                                                               ; led_encoder:U13|altsyncram:Ram0_rtl_0|altsyncram_r771:auto_generated|ram_block1a0~porta_address_reg0 ; ir:U5|instruction[10]                     ; statectrl:U14|enled_latch ; 0.000        ; -1.278     ; 3.839      ;
; 4.866 ; gr:U12|grc_latch[7]                                                                               ; led_encoder:U13|altsyncram:Ram0_rtl_0|altsyncram_r771:auto_generated|ram_block1a0~porta_address_reg0 ; ir:U5|instruction[10]                     ; statectrl:U14|enled_latch ; 0.000        ; -1.238     ; 3.902      ;
; 4.868 ; gr:U12|grc_latch[5]                                                                               ; led_encoder:U13|altsyncram:Ram0_rtl_0|altsyncram_r771:auto_generated|ram_block1a0~porta_address_reg0 ; ir:U5|instruction[10]                     ; statectrl:U14|enled_latch ; 0.000        ; -1.238     ; 3.904      ;
; 4.900 ; gr:U12|grc_latch[1]                                                                               ; led_encoder:U13|altsyncram:Ram0_rtl_0|altsyncram_r771:auto_generated|ram_block1a0~porta_address_reg0 ; ir:U5|instruction[10]                     ; statectrl:U14|enled_latch ; 0.000        ; -1.229     ; 3.945      ;
; 4.971 ; gr:U12|grd_latch[0]                                                                               ; led_encoder:U13|altsyncram:Ram0_rtl_0|altsyncram_r771:auto_generated|ram_block1a0~porta_address_reg0 ; ir:U5|instruction[10]                     ; statectrl:U14|enled_latch ; 0.000        ; -1.278     ; 3.967      ;
; 4.987 ; gr:U12|gra_latch[6]                                                                               ; led_encoder:U13|altsyncram:Ram0_rtl_0|altsyncram_r771:auto_generated|ram_block1a0~porta_address_reg0 ; ir:U5|instruction[10]                     ; statectrl:U14|enled_latch ; -0.500       ; -1.278     ; 3.483      ;
; 4.992 ; gr:U12|grb_latch[6]                                                                               ; led_encoder:U13|altsyncram:Ram0_rtl_0|altsyncram_r771:auto_generated|ram_block1a0~porta_address_reg0 ; ir:U5|instruction[10]                     ; statectrl:U14|enled_latch ; 0.000        ; -1.181     ; 4.085      ;
; 5.009 ; gr:U12|grd_latch[6]                                                                               ; led_encoder:U13|altsyncram:Ram0_rtl_0|altsyncram_r771:auto_generated|ram_block1a0~porta_address_reg0 ; ir:U5|instruction[10]                     ; statectrl:U14|enled_latch ; 0.000        ; -1.278     ; 4.005      ;
; 5.018 ; gr:U12|grc_latch[3]                                                                               ; led_encoder:U13|altsyncram:Ram0_rtl_0|altsyncram_r771:auto_generated|ram_block1a0~porta_address_reg0 ; ir:U5|instruction[10]                     ; statectrl:U14|enled_latch ; -0.500       ; -1.038     ; 3.754      ;
; 5.018 ; gr:U12|gra_latch[4]                                                                               ; led_encoder:U13|altsyncram:Ram0_rtl_0|altsyncram_r771:auto_generated|ram_block1a0~porta_address_reg0 ; ir:U5|instruction[10]                     ; statectrl:U14|enled_latch ; -0.500       ; -1.274     ; 3.518      ;
; 5.070 ; gr:U12|grc_latch[0]                                                                               ; led_encoder:U13|altsyncram:Ram0_rtl_0|altsyncram_r771:auto_generated|ram_block1a0~porta_address_reg0 ; ir:U5|instruction[10]                     ; statectrl:U14|enled_latch ; 0.000        ; -1.230     ; 4.114      ;
; 5.119 ; gr:U12|grc_latch[2]                                                                               ; led_encoder:U13|altsyncram:Ram0_rtl_0|altsyncram_r771:auto_generated|ram_block1a0~porta_address_reg0 ; ir:U5|instruction[10]                     ; statectrl:U14|enled_latch ; -0.500       ; -1.038     ; 3.855      ;
; 5.171 ; gr:U12|grb_latch[0]                                                                               ; led_encoder:U13|altsyncram:Ram0_rtl_0|altsyncram_r771:auto_generated|ram_block1a0~porta_address_reg0 ; ir:U5|instruction[10]                     ; statectrl:U14|enled_latch ; -0.500       ; -1.329     ; 3.616      ;
; 5.174 ; gr:U12|grc_latch[7]                                                                               ; led_encoder:U13|altsyncram:Ram0_rtl_0|altsyncram_r771:auto_generated|ram_block1a0~porta_address_reg0 ; ir:U5|instruction[10]                     ; statectrl:U14|enled_latch ; -0.500       ; -1.046     ; 3.902      ;
; 5.176 ; gr:U12|grc_latch[5]                                                                               ; led_encoder:U13|altsyncram:Ram0_rtl_0|altsyncram_r771:auto_generated|ram_block1a0~porta_address_reg0 ; ir:U5|instruction[10]                     ; statectrl:U14|enled_latch ; -0.500       ; -1.046     ; 3.904      ;
; 5.181 ; gr:U12|grd_latch[2]                                                                               ; led_encoder:U13|altsyncram:Ram0_rtl_0|altsyncram_r771:auto_generated|ram_block1a0~porta_address_reg0 ; ir:U5|instruction[10]                     ; statectrl:U14|enled_latch ; 0.000        ; -1.278     ; 4.177      ;
; 5.208 ; gr:U12|grc_latch[1]                                                                               ; led_encoder:U13|altsyncram:Ram0_rtl_0|altsyncram_r771:auto_generated|ram_block1a0~porta_address_reg0 ; ir:U5|instruction[10]                     ; statectrl:U14|enled_latch ; -0.500       ; -1.037     ; 3.945      ;
; 5.270 ; gr:U12|gra_latch[1]                                                                               ; led_encoder:U13|altsyncram:Ram0_rtl_0|altsyncram_r771:auto_generated|ram_block1a0~porta_address_reg0 ; ir:U5|instruction[10]                     ; statectrl:U14|enled_latch ; -0.500       ; -1.276     ; 3.768      ;
; 5.319 ; gr:U12|gra_latch[5]                                                                               ; led_encoder:U13|altsyncram:Ram0_rtl_0|altsyncram_r771:auto_generated|ram_block1a0~porta_address_reg0 ; ir:U5|instruction[10]                     ; statectrl:U14|enled_latch ; -0.500       ; -1.284     ; 3.809      ;
+-------+---------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------+-------------------------------------------+---------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'statectrl:U14|ramin_latch'                                                                                                                                                                                                  ;
+-------+---------------------------------------------------------------------------------------------------+--------------------------------------------+----------------------------+---------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                         ; To Node                                    ; Launch Clock               ; Latch Clock               ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------------------------------------------------------+--------------------------------------------+----------------------------+---------------------------+--------------+------------+------------+
; 2.003 ; statectrl:U14|ramrd_latch                                                                         ; ram_new:U3|ram_ctrl:inst1|address_latch[4] ; statectrl:U14|ramrd_latch  ; statectrl:U14|ramin_latch ; 0.000        ; 2.002      ; 4.478      ;
; 2.236 ; statectrl:U14|ramrd_latch                                                                         ; ram_new:U3|ram_ctrl:inst1|address_latch[6] ; statectrl:U14|ramrd_latch  ; statectrl:U14|ramin_latch ; 0.000        ; 2.211      ; 4.920      ;
; 2.303 ; statectrl:U14|ramrd_latch                                                                         ; ram_new:U3|ram_ctrl:inst1|address_latch[4] ; statectrl:U14|ramrd_latch  ; statectrl:U14|ramin_latch ; -0.500       ; 2.002      ; 4.278      ;
; 2.328 ; statectrl:U14|ramrd_latch                                                                         ; ram_new:U3|ram_ctrl:inst1|address_latch[0] ; statectrl:U14|ramrd_latch  ; statectrl:U14|ramin_latch ; 0.000        ; 2.211      ; 5.012      ;
; 2.336 ; pc:U7|addr_latch[4]                                                                               ; ram_new:U3|ram_ctrl:inst1|address_latch[4] ; statectrl:U14|nextn_latch  ; statectrl:U14|ramin_latch ; 0.000        ; 0.128      ; 2.676      ;
; 2.379 ; pc:U7|addr_latch[6]                                                                               ; ram_new:U3|ram_ctrl:inst1|address_latch[6] ; statectrl:U14|nextn_latch  ; statectrl:U14|ramin_latch ; 0.000        ; 0.337      ; 2.928      ;
; 2.402 ; statectrl:U14|ramrd_latch                                                                         ; ram_new:U3|ram_ctrl:inst1|address_latch[3] ; statectrl:U14|ramrd_latch  ; statectrl:U14|ramin_latch ; 0.000        ; 1.999      ; 4.874      ;
; 2.428 ; statectrl:U14|ramrd_latch                                                                         ; ram_new:U3|ram_ctrl:inst1|address_latch[7] ; statectrl:U14|ramrd_latch  ; statectrl:U14|ramin_latch ; 0.000        ; 2.211      ; 5.112      ;
; 2.461 ; statectrl:U14|ramrd_latch                                                                         ; ram_new:U3|ram_ctrl:inst1|address_latch[6] ; statectrl:U14|ramrd_latch  ; statectrl:U14|ramin_latch ; -0.500       ; 2.211      ; 4.645      ;
; 2.468 ; statectrl:U14|ramrd_latch                                                                         ; ram_new:U3|ram_ctrl:inst1|address_latch[5] ; statectrl:U14|ramrd_latch  ; statectrl:U14|ramin_latch ; 0.000        ; 2.127      ; 5.068      ;
; 2.501 ; pc:U7|addr_latch[7]                                                                               ; ram_new:U3|ram_ctrl:inst1|address_latch[7] ; statectrl:U14|nextn_latch  ; statectrl:U14|ramin_latch ; 0.000        ; 0.337      ; 3.050      ;
; 2.536 ; statectrl:U14|ramrd_latch                                                                         ; ram_new:U3|ram_ctrl:inst1|address_latch[0] ; statectrl:U14|ramrd_latch  ; statectrl:U14|ramin_latch ; -0.500       ; 2.211      ; 4.720      ;
; 2.580 ; statectrl:U14|ramrd_latch                                                                         ; ram_new:U3|ram_ctrl:inst1|address_latch[3] ; statectrl:U14|ramrd_latch  ; statectrl:U14|ramin_latch ; -0.500       ; 1.999      ; 4.552      ;
; 2.589 ; statectrl:U14|ramrd_latch                                                                         ; ram_new:U3|ram_ctrl:inst1|address_latch[7] ; statectrl:U14|ramrd_latch  ; statectrl:U14|ramin_latch ; -0.500       ; 2.211      ; 4.773      ;
; 2.596 ; ir:U5|instruction[6]                                                                              ; ram_new:U3|ram_ctrl:inst1|address_latch[6] ; statectrl:U14|enirin_latch ; statectrl:U14|ramin_latch ; 0.000        ; 0.508      ; 3.316      ;
; 2.635 ; ir:U5|instruction[7]                                                                              ; ram_new:U3|ram_ctrl:inst1|address_latch[7] ; statectrl:U14|enirin_latch ; statectrl:U14|ramin_latch ; 0.000        ; 0.260      ; 3.107      ;
; 2.662 ; pc:U7|addr_latch[2]                                                                               ; ram_new:U3|ram_ctrl:inst1|address_latch[2] ; statectrl:U14|nextn_latch  ; statectrl:U14|ramin_latch ; 0.000        ; 0.337      ; 3.211      ;
; 2.664 ; statectrl:U14|ramrd_latch                                                                         ; ram_new:U3|ram_ctrl:inst1|address_latch[2] ; statectrl:U14|ramrd_latch  ; statectrl:U14|ramin_latch ; 0.000        ; 2.211      ; 5.348      ;
; 2.665 ; pc:U7|addr_latch[0]                                                                               ; ram_new:U3|ram_ctrl:inst1|address_latch[0] ; statectrl:U14|nextn_latch  ; statectrl:U14|ramin_latch ; 0.000        ; 0.337      ; 3.214      ;
; 2.675 ; statectrl:U14|ramrd_latch                                                                         ; ram_new:U3|ram_ctrl:inst1|address_latch[5] ; statectrl:U14|ramrd_latch  ; statectrl:U14|ramin_latch ; -0.500       ; 2.127      ; 4.775      ;
; 2.679 ; ir:U5|instruction[4]                                                                              ; ram_new:U3|ram_ctrl:inst1|address_latch[4] ; statectrl:U14|enirin_latch ; statectrl:U14|ramin_latch ; 0.000        ; 0.051      ; 2.942      ;
; 2.685 ; pc:U7|addr_latch[5]                                                                               ; ram_new:U3|ram_ctrl:inst1|address_latch[5] ; statectrl:U14|nextn_latch  ; statectrl:U14|ramin_latch ; 0.000        ; 0.253      ; 3.150      ;
; 2.823 ; statectrl:U14|ramrd_latch                                                                         ; ram_new:U3|ram_ctrl:inst1|address_latch[2] ; statectrl:U14|ramrd_latch  ; statectrl:U14|ramin_latch ; -0.500       ; 2.211      ; 5.007      ;
; 2.831 ; pc:U7|addr_latch[1]                                                                               ; ram_new:U3|ram_ctrl:inst1|address_latch[1] ; statectrl:U14|nextn_latch  ; statectrl:U14|ramin_latch ; 0.000        ; 0.362      ; 3.405      ;
; 2.871 ; statectrl:U14|dbfbout_latch                                                                       ; ram_new:U3|ram_ctrl:inst1|address_latch[4] ; clk_divider:U1|clk_out     ; statectrl:U14|ramin_latch ; 0.000        ; -0.303     ; 2.790      ;
; 2.937 ; statectrl:U14|dbfbout_latch                                                                       ; ram_new:U3|ram_ctrl:inst1|address_latch[6] ; clk_divider:U1|clk_out     ; statectrl:U14|ramin_latch ; 0.000        ; -0.094     ; 3.065      ;
; 2.937 ; pc:U7|addr_latch[3]                                                                               ; ram_new:U3|ram_ctrl:inst1|address_latch[3] ; statectrl:U14|nextn_latch  ; statectrl:U14|ramin_latch ; 0.000        ; 0.125      ; 3.274      ;
; 3.038 ; statectrl:U14|dbfaout_latch                                                                       ; ram_new:U3|ram_ctrl:inst1|address_latch[6] ; clk_divider:U1|clk_out     ; statectrl:U14|ramin_latch ; 0.000        ; -0.097     ; 3.163      ;
; 3.116 ; statectrl:U14|ramrd_latch                                                                         ; ram_new:U3|ram_ctrl:inst1|address_latch[1] ; statectrl:U14|ramrd_latch  ; statectrl:U14|ramin_latch ; 0.000        ; 2.236      ; 5.825      ;
; 3.158 ; ir:U5|instruction[10]                                                                             ; ram_new:U3|ram_ctrl:inst1|address_latch[3] ; ir:U5|instruction[10]      ; statectrl:U14|ramin_latch ; 0.000        ; 1.999      ; 5.640      ;
; 3.213 ; statectrl:U14|enpcout_latch                                                                       ; ram_new:U3|ram_ctrl:inst1|address_latch[6] ; clk_divider:U1|clk_out     ; statectrl:U14|ramin_latch ; 0.000        ; -0.102     ; 3.333      ;
; 3.243 ; ir:U5|instruction[10]                                                                             ; ram_new:U3|ram_ctrl:inst1|address_latch[4] ; ir:U5|instruction[10]      ; statectrl:U14|ramin_latch ; 0.000        ; 2.002      ; 5.728      ;
; 3.321 ; statectrl:U14|dbfaout_latch                                                                       ; ram_new:U3|ram_ctrl:inst1|address_latch[4] ; clk_divider:U1|clk_out     ; statectrl:U14|ramin_latch ; 0.000        ; -0.306     ; 3.237      ;
; 3.349 ; statectrl:U14|ramrd_latch                                                                         ; ram_new:U3|ram_ctrl:inst1|address_latch[1] ; statectrl:U14|ramrd_latch  ; statectrl:U14|ramin_latch ; -0.500       ; 2.236      ; 5.558      ;
; 3.414 ; statectrl:U14|regrd1_latch                                                                        ; ram_new:U3|ram_ctrl:inst1|address_latch[1] ; clk_divider:U1|clk_out     ; statectrl:U14|ramin_latch ; 0.000        ; -0.072     ; 3.564      ;
; 3.430 ; statectrl:U14|regrd2_latch                                                                        ; ram_new:U3|ram_ctrl:inst1|address_latch[1] ; clk_divider:U1|clk_out     ; statectrl:U14|ramin_latch ; 0.000        ; -0.072     ; 3.580      ;
; 3.454 ; statectrl:U14|enpcout_latch                                                                       ; ram_new:U3|ram_ctrl:inst1|address_latch[4] ; clk_divider:U1|clk_out     ; statectrl:U14|ramin_latch ; 0.000        ; -0.311     ; 3.365      ;
; 3.475 ; ir:U5|instruction[10]                                                                             ; ram_new:U3|ram_ctrl:inst1|address_latch[1] ; ir:U5|instruction[10]      ; statectrl:U14|ramin_latch ; 0.000        ; 2.236      ; 6.194      ;
; 3.479 ; ir:U5|instruction[9]                                                                              ; ram_new:U3|ram_ctrl:inst1|address_latch[3] ; statectrl:U14|enirin_latch ; statectrl:U14|ramin_latch ; 0.000        ; 0.101      ; 3.792      ;
; 3.514 ; ir:U5|instruction[10]                                                                             ; ram_new:U3|ram_ctrl:inst1|address_latch[3] ; ir:U5|instruction[10]      ; statectrl:U14|ramin_latch ; -0.500       ; 1.999      ; 5.496      ;
; 3.555 ; ram_new:U3|ram_new_ram:inst|altsyncram:altsyncram_component|altsyncram_2kn3:auto_generated|q_a[7] ; ram_new:U3|ram_ctrl:inst1|address_latch[7] ; statectrl:U14|ramrd_latch  ; statectrl:U14|ramin_latch ; 0.000        ; 0.155      ; 3.922      ;
; 3.574 ; dbufferb:U10|data_latch[4]                                                                        ; ram_new:U3|ram_ctrl:inst1|address_latch[4] ; statectrl:U14|enalu_latch  ; statectrl:U14|ramin_latch ; -0.500       ; -1.805     ; 1.491      ;
; 3.600 ; ir:U5|instruction[5]                                                                              ; ram_new:U3|ram_ctrl:inst1|address_latch[5] ; statectrl:U14|enirin_latch ; statectrl:U14|ramin_latch ; 0.000        ; 0.176      ; 3.988      ;
; 3.628 ; ram_new:U3|ram_new_ram:inst|altsyncram:altsyncram_component|altsyncram_2kn3:auto_generated|q_a[6] ; ram_new:U3|ram_ctrl:inst1|address_latch[6] ; statectrl:U14|ramrd_latch  ; statectrl:U14|ramin_latch ; 0.000        ; 0.155      ; 3.995      ;
; 3.640 ; statectrl:U14|regrd1_latch                                                                        ; ram_new:U3|ram_ctrl:inst1|address_latch[3] ; clk_divider:U1|clk_out     ; statectrl:U14|ramin_latch ; 0.000        ; -0.309     ; 3.553      ;
; 3.648 ; ir:U5|instruction[10]                                                                             ; ram_new:U3|ram_ctrl:inst1|address_latch[6] ; ir:U5|instruction[10]      ; statectrl:U14|ramin_latch ; 0.000        ; 2.211      ; 6.342      ;
; 3.656 ; statectrl:U14|regrd2_latch                                                                        ; ram_new:U3|ram_ctrl:inst1|address_latch[3] ; clk_divider:U1|clk_out     ; statectrl:U14|ramin_latch ; 0.000        ; -0.309     ; 3.569      ;
; 3.677 ; statectrl:U14|regrd1_latch                                                                        ; ram_new:U3|ram_ctrl:inst1|address_latch[2] ; clk_divider:U1|clk_out     ; statectrl:U14|ramin_latch ; 0.000        ; -0.097     ; 3.802      ;
; 3.686 ; ir:U5|instruction[10]                                                                             ; ram_new:U3|ram_ctrl:inst1|address_latch[4] ; ir:U5|instruction[10]      ; statectrl:U14|ramin_latch ; -0.500       ; 2.002      ; 5.671      ;
; 3.690 ; ir:U5|instruction[1]                                                                              ; ram_new:U3|ram_ctrl:inst1|address_latch[3] ; statectrl:U14|enirin_latch ; statectrl:U14|ramin_latch ; 0.000        ; 0.060      ; 3.962      ;
; 3.693 ; statectrl:U14|regrd2_latch                                                                        ; ram_new:U3|ram_ctrl:inst1|address_latch[2] ; clk_divider:U1|clk_out     ; statectrl:U14|ramin_latch ; 0.000        ; -0.097     ; 3.818      ;
; 3.697 ; dbufferb:U10|data_latch[4]                                                                        ; ram_new:U3|ram_ctrl:inst1|address_latch[4] ; statectrl:U14|dbfbin_latch ; statectrl:U14|ramin_latch ; -0.500       ; -1.928     ; 1.491      ;
; 3.741 ; ir:U5|instruction[8]                                                                              ; ram_new:U3|ram_ctrl:inst1|address_latch[4] ; statectrl:U14|enirin_latch ; statectrl:U14|ramin_latch ; 0.000        ; 0.104      ; 4.057      ;
; 3.745 ; ir:U5|instruction[10]                                                                             ; ram_new:U3|ram_ctrl:inst1|address_latch[7] ; ir:U5|instruction[10]      ; statectrl:U14|ramin_latch ; 0.000        ; 2.211      ; 6.439      ;
; 3.748 ; ir:U5|instruction[2]                                                                              ; ram_new:U3|ram_ctrl:inst1|address_latch[2] ; statectrl:U14|enirin_latch ; statectrl:U14|ramin_latch ; 0.000        ; 0.272      ; 4.232      ;
; 3.759 ; ir:U5|instruction[10]                                                                             ; ram_new:U3|ram_ctrl:inst1|address_latch[2] ; ir:U5|instruction[10]      ; statectrl:U14|ramin_latch ; 0.000        ; 2.211      ; 6.453      ;
; 3.764 ; ir:U5|instruction[10]                                                                             ; ram_new:U3|ram_ctrl:inst1|address_latch[0] ; ir:U5|instruction[10]      ; statectrl:U14|ramin_latch ; 0.000        ; 2.211      ; 6.458      ;
; 3.781 ; ir:U5|instruction[3]                                                                              ; ram_new:U3|ram_ctrl:inst1|address_latch[3] ; statectrl:U14|enirin_latch ; statectrl:U14|ramin_latch ; 0.000        ; 0.060      ; 4.053      ;
; 3.814 ; ir:U5|instruction[9]                                                                              ; ram_new:U3|ram_ctrl:inst1|address_latch[1] ; statectrl:U14|enirin_latch ; statectrl:U14|ramin_latch ; 0.000        ; 0.338      ; 4.364      ;
; 3.815 ; statectrl:U14|dbfaout_latch                                                                       ; ram_new:U3|ram_ctrl:inst1|address_latch[7] ; clk_divider:U1|clk_out     ; statectrl:U14|ramin_latch ; 0.000        ; -0.097     ; 3.940      ;
; 3.843 ; statectrl:U14|regrd1_latch                                                                        ; ram_new:U3|ram_ctrl:inst1|address_latch[7] ; clk_divider:U1|clk_out     ; statectrl:U14|ramin_latch ; 0.000        ; -0.097     ; 3.968      ;
; 3.845 ; statectrl:U14|regrd1_latch                                                                        ; ram_new:U3|ram_ctrl:inst1|address_latch[6] ; clk_divider:U1|clk_out     ; statectrl:U14|ramin_latch ; 0.000        ; -0.097     ; 3.970      ;
; 3.849 ; ir:U5|instruction[10]                                                                             ; ram_new:U3|ram_ctrl:inst1|address_latch[1] ; ir:U5|instruction[10]      ; statectrl:U14|ramin_latch ; -0.500       ; 2.236      ; 6.068      ;
; 3.859 ; statectrl:U14|regrd2_latch                                                                        ; ram_new:U3|ram_ctrl:inst1|address_latch[7] ; clk_divider:U1|clk_out     ; statectrl:U14|ramin_latch ; 0.000        ; -0.097     ; 3.984      ;
; 3.861 ; statectrl:U14|regrd2_latch                                                                        ; ram_new:U3|ram_ctrl:inst1|address_latch[6] ; clk_divider:U1|clk_out     ; statectrl:U14|ramin_latch ; 0.000        ; -0.097     ; 3.986      ;
; 3.862 ; ram_new:U3|ram_new_ram:inst|altsyncram:altsyncram_component|altsyncram_2kn3:auto_generated|q_a[4] ; ram_new:U3|ram_ctrl:inst1|address_latch[4] ; statectrl:U14|ramrd_latch  ; statectrl:U14|ramin_latch ; 0.000        ; -0.054     ; 4.020      ;
; 3.902 ; statectrl:U14|regrd1_latch                                                                        ; ram_new:U3|ram_ctrl:inst1|address_latch[4] ; clk_divider:U1|clk_out     ; statectrl:U14|ramin_latch ; 0.000        ; -0.306     ; 3.818      ;
; 3.907 ; statectrl:U14|enrom_latch                                                                         ; ram_new:U3|ram_ctrl:inst1|address_latch[3] ; clk_divider:U1|clk_out     ; statectrl:U14|ramin_latch ; 0.000        ; -0.374     ; 3.755      ;
; 3.915 ; statectrl:U14|enrom_latch                                                                         ; ram_new:U3|ram_ctrl:inst1|address_latch[0] ; clk_divider:U1|clk_out     ; statectrl:U14|ramin_latch ; 0.000        ; -0.162     ; 3.975      ;
; 3.918 ; statectrl:U14|regrd2_latch                                                                        ; ram_new:U3|ram_ctrl:inst1|address_latch[4] ; clk_divider:U1|clk_out     ; statectrl:U14|ramin_latch ; 0.000        ; -0.306     ; 3.834      ;
; 3.919 ; ram_new:U3|ram_new_ram:inst|altsyncram:altsyncram_component|altsyncram_2kn3:auto_generated|q_a[0] ; ram_new:U3|ram_ctrl:inst1|address_latch[0] ; statectrl:U14|ramrd_latch  ; statectrl:U14|ramin_latch ; 0.000        ; 0.155      ; 4.286      ;
; 3.946 ; ir:U5|instruction[0]                                                                              ; ram_new:U3|ram_ctrl:inst1|address_latch[0] ; statectrl:U14|enirin_latch ; statectrl:U14|ramin_latch ; 0.000        ; 0.272      ; 4.430      ;
; 3.947 ; ir:U5|instruction[8]                                                                              ; ram_new:U3|ram_ctrl:inst1|address_latch[3] ; statectrl:U14|enirin_latch ; statectrl:U14|ramin_latch ; 0.000        ; 0.101      ; 4.260      ;
; 3.951 ; statectrl:U14|enrom_latch                                                                         ; ram_new:U3|ram_ctrl:inst1|address_latch[1] ; clk_divider:U1|clk_out     ; statectrl:U14|ramin_latch ; 0.000        ; -0.137     ; 4.036      ;
; 3.960 ; statectrl:U14|enpcout_latch                                                                       ; ram_new:U3|ram_ctrl:inst1|address_latch[1] ; clk_divider:U1|clk_out     ; statectrl:U14|ramin_latch ; 0.000        ; -0.077     ; 4.105      ;
; 3.964 ; ram_new:U3|ram_new_ram:inst|altsyncram:altsyncram_component|altsyncram_2kn3:auto_generated|q_a[2] ; ram_new:U3|ram_ctrl:inst1|address_latch[2] ; statectrl:U14|ramrd_latch  ; statectrl:U14|ramin_latch ; 0.000        ; 0.155      ; 4.331      ;
; 3.966 ; statectrl:U14|dbfbout_latch                                                                       ; ram_new:U3|ram_ctrl:inst1|address_latch[0] ; clk_divider:U1|clk_out     ; statectrl:U14|ramin_latch ; 0.000        ; -0.094     ; 4.094      ;
; 3.994 ; ram_new:U3|ram_new_ram:inst|altsyncram:altsyncram_component|altsyncram_2kn3:auto_generated|q_a[5] ; ram_new:U3|ram_ctrl:inst1|address_latch[5] ; statectrl:U14|ramrd_latch  ; statectrl:U14|ramin_latch ; 0.000        ; 0.071      ; 4.277      ;
; 3.996 ; statectrl:U14|dbfbout_latch                                                                       ; ram_new:U3|ram_ctrl:inst1|address_latch[7] ; clk_divider:U1|clk_out     ; statectrl:U14|ramin_latch ; 0.000        ; -0.094     ; 4.124      ;
; 4.005 ; statectrl:U14|dbfbout_latch                                                                       ; ram_new:U3|ram_ctrl:inst1|address_latch[2] ; clk_divider:U1|clk_out     ; statectrl:U14|ramin_latch ; 0.000        ; -0.094     ; 4.133      ;
; 4.005 ; statectrl:U14|regrd1_latch                                                                        ; ram_new:U3|ram_ctrl:inst1|address_latch[0] ; clk_divider:U1|clk_out     ; statectrl:U14|ramin_latch ; 0.000        ; -0.097     ; 4.130      ;
; 4.015 ; statectrl:U14|regrd1_latch                                                                        ; ram_new:U3|ram_ctrl:inst1|address_latch[5] ; clk_divider:U1|clk_out     ; statectrl:U14|ramin_latch ; 0.000        ; -0.181     ; 4.056      ;
; 4.021 ; ir:U5|instruction[9]                                                                              ; ram_new:U3|ram_ctrl:inst1|address_latch[4] ; statectrl:U14|enirin_latch ; statectrl:U14|ramin_latch ; 0.000        ; 0.104      ; 4.337      ;
; 4.021 ; statectrl:U14|regrd2_latch                                                                        ; ram_new:U3|ram_ctrl:inst1|address_latch[0] ; clk_divider:U1|clk_out     ; statectrl:U14|ramin_latch ; 0.000        ; -0.097     ; 4.146      ;
; 4.025 ; ir:U5|instruction[1]                                                                              ; ram_new:U3|ram_ctrl:inst1|address_latch[1] ; statectrl:U14|enirin_latch ; statectrl:U14|ramin_latch ; 0.000        ; 0.297      ; 4.534      ;
; 4.025 ; statectrl:U14|dbfaout_latch                                                                       ; ram_new:U3|ram_ctrl:inst1|address_latch[5] ; clk_divider:U1|clk_out     ; statectrl:U14|ramin_latch ; 0.000        ; -0.181     ; 4.066      ;
; 4.031 ; statectrl:U14|regrd2_latch                                                                        ; ram_new:U3|ram_ctrl:inst1|address_latch[5] ; clk_divider:U1|clk_out     ; statectrl:U14|ramin_latch ; 0.000        ; -0.181     ; 4.072      ;
; 4.056 ; ir:U5|instruction[0]                                                                              ; ram_new:U3|ram_ctrl:inst1|address_latch[4] ; statectrl:U14|enirin_latch ; statectrl:U14|ramin_latch ; 0.000        ; 0.063      ; 4.331      ;
; 4.072 ; ir:U5|instruction[10]                                                                             ; ram_new:U3|ram_ctrl:inst1|address_latch[0] ; ir:U5|instruction[10]      ; statectrl:U14|ramin_latch ; -0.500       ; 2.211      ; 6.266      ;
; 4.092 ; ir:U5|instruction[10]                                                                             ; ram_new:U3|ram_ctrl:inst1|address_latch[6] ; ir:U5|instruction[10]      ; statectrl:U14|ramin_latch ; -0.500       ; 2.211      ; 6.286      ;
; 4.116 ; ir:U5|instruction[3]                                                                              ; ram_new:U3|ram_ctrl:inst1|address_latch[1] ; statectrl:U14|enirin_latch ; statectrl:U14|ramin_latch ; 0.000        ; 0.297      ; 4.625      ;
; 4.130 ; ir:U5|instruction[10]                                                                             ; ram_new:U3|ram_ctrl:inst1|address_latch[5] ; ir:U5|instruction[10]      ; statectrl:U14|ramin_latch ; 0.000        ; 2.127      ; 6.740      ;
; 4.146 ; ir:U5|instruction[8]                                                                              ; ram_new:U3|ram_ctrl:inst1|address_latch[6] ; statectrl:U14|enirin_latch ; statectrl:U14|ramin_latch ; 0.000        ; 0.313      ; 4.671      ;
; 4.158 ; statectrl:U14|enpcout_latch                                                                       ; ram_new:U3|ram_ctrl:inst1|address_latch[7] ; clk_divider:U1|clk_out     ; statectrl:U14|ramin_latch ; 0.000        ; -0.102     ; 4.278      ;
; 4.158 ; dbufferb:U10|data_latch[5]                                                                        ; ram_new:U3|ram_ctrl:inst1|address_latch[5] ; statectrl:U14|enalu_latch  ; statectrl:U14|ramin_latch ; -0.500       ; -1.691     ; 2.189      ;
; 4.169 ; statectrl:U14|dbfbout_latch                                                                       ; ram_new:U3|ram_ctrl:inst1|address_latch[5] ; clk_divider:U1|clk_out     ; statectrl:U14|ramin_latch ; 0.000        ; -0.178     ; 4.213      ;
; 4.178 ; statectrl:U14|enpcout_latch                                                                       ; ram_new:U3|ram_ctrl:inst1|address_latch[3] ; clk_divider:U1|clk_out     ; statectrl:U14|ramin_latch ; 0.000        ; -0.314     ; 4.086      ;
; 4.193 ; statectrl:U14|enrom_latch                                                                         ; ram_new:U3|ram_ctrl:inst1|address_latch[2] ; clk_divider:U1|clk_out     ; statectrl:U14|ramin_latch ; 0.000        ; -0.162     ; 4.253      ;
; 4.193 ; ir:U5|instruction[10]                                                                             ; ram_new:U3|ram_ctrl:inst1|address_latch[7] ; ir:U5|instruction[10]      ; statectrl:U14|ramin_latch ; -0.500       ; 2.211      ; 6.387      ;
; 4.193 ; dbufferb:U10|data_latch[7]                                                                        ; ram_new:U3|ram_ctrl:inst1|address_latch[7] ; statectrl:U14|enalu_latch  ; statectrl:U14|ramin_latch ; -0.500       ; -1.607     ; 2.308      ;
+-------+---------------------------------------------------------------------------------------------------+--------------------------------------------+----------------------------+---------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'statectrl:U14|ramrd_latch'                                                                                                                                                                                                                                                                                 ;
+-------+----------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------+---------------------------+---------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                  ; To Node                                                                                           ; Launch Clock              ; Latch Clock               ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------+---------------------------+---------------------------+--------------+------------+------------+
; 3.025 ; ram_new:U3|ram_new_ram:inst|altsyncram:altsyncram_component|altsyncram_2kn3:auto_generated|ram_block1a0~porta_address_reg0 ; ram_new:U3|ram_new_ram:inst|altsyncram:altsyncram_component|altsyncram_2kn3:auto_generated|q_a[7] ; statectrl:U14|ramwt_latch ; statectrl:U14|ramrd_latch ; 0.000        ; 0.065      ; 3.301      ;
; 3.025 ; ram_new:U3|ram_new_ram:inst|altsyncram:altsyncram_component|altsyncram_2kn3:auto_generated|ram_block1a0~porta_address_reg0 ; ram_new:U3|ram_new_ram:inst|altsyncram:altsyncram_component|altsyncram_2kn3:auto_generated|q_a[6] ; statectrl:U14|ramwt_latch ; statectrl:U14|ramrd_latch ; 0.000        ; 0.065      ; 3.301      ;
; 3.025 ; ram_new:U3|ram_new_ram:inst|altsyncram:altsyncram_component|altsyncram_2kn3:auto_generated|ram_block1a0~porta_address_reg0 ; ram_new:U3|ram_new_ram:inst|altsyncram:altsyncram_component|altsyncram_2kn3:auto_generated|q_a[5] ; statectrl:U14|ramwt_latch ; statectrl:U14|ramrd_latch ; 0.000        ; 0.065      ; 3.301      ;
; 3.025 ; ram_new:U3|ram_new_ram:inst|altsyncram:altsyncram_component|altsyncram_2kn3:auto_generated|ram_block1a0~porta_address_reg0 ; ram_new:U3|ram_new_ram:inst|altsyncram:altsyncram_component|altsyncram_2kn3:auto_generated|q_a[4] ; statectrl:U14|ramwt_latch ; statectrl:U14|ramrd_latch ; 0.000        ; 0.065      ; 3.301      ;
; 3.025 ; ram_new:U3|ram_new_ram:inst|altsyncram:altsyncram_component|altsyncram_2kn3:auto_generated|ram_block1a0~porta_address_reg0 ; ram_new:U3|ram_new_ram:inst|altsyncram:altsyncram_component|altsyncram_2kn3:auto_generated|q_a[3] ; statectrl:U14|ramwt_latch ; statectrl:U14|ramrd_latch ; 0.000        ; 0.065      ; 3.301      ;
; 3.025 ; ram_new:U3|ram_new_ram:inst|altsyncram:altsyncram_component|altsyncram_2kn3:auto_generated|ram_block1a0~porta_address_reg0 ; ram_new:U3|ram_new_ram:inst|altsyncram:altsyncram_component|altsyncram_2kn3:auto_generated|q_a[2] ; statectrl:U14|ramwt_latch ; statectrl:U14|ramrd_latch ; 0.000        ; 0.065      ; 3.301      ;
; 3.025 ; ram_new:U3|ram_new_ram:inst|altsyncram:altsyncram_component|altsyncram_2kn3:auto_generated|ram_block1a0~porta_address_reg0 ; ram_new:U3|ram_new_ram:inst|altsyncram:altsyncram_component|altsyncram_2kn3:auto_generated|q_a[1] ; statectrl:U14|ramwt_latch ; statectrl:U14|ramrd_latch ; 0.000        ; 0.065      ; 3.301      ;
; 3.025 ; ram_new:U3|ram_new_ram:inst|altsyncram:altsyncram_component|altsyncram_2kn3:auto_generated|ram_block1a0~porta_address_reg0 ; ram_new:U3|ram_new_ram:inst|altsyncram:altsyncram_component|altsyncram_2kn3:auto_generated|q_a[0] ; statectrl:U14|ramwt_latch ; statectrl:U14|ramrd_latch ; 0.000        ; 0.065      ; 3.301      ;
+-------+----------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------+---------------------------+---------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery: 'statectrl:U14|romin_latch'                                                                                                                               ;
+--------+--------------------------------------------------+-------------------------------------------+--------------+---------------------------+--------------+------------+------------+
; Slack  ; From Node                                        ; To Node                                   ; Launch Clock ; Latch Clock               ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------+-------------------------------------------+--------------+---------------------------+--------------+------------+------------+
; -1.881 ; rom_new:U4|monostable_trigger:inst3|stop_counter ; rom_new:U4|monostable_trigger:inst3|pulse ; clk_input    ; statectrl:U14|romin_latch ; 1.000        ; -1.330     ; 1.552      ;
+--------+--------------------------------------------------+-------------------------------------------+--------------+---------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery: 'clk_input'                                                                                                                                                              ;
+--------+-------------------------------------------+--------------------------------------------------+-------------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                 ; To Node                                          ; Launch Clock                              ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------+--------------------------------------------------+-------------------------------------------+-------------+--------------+------------+------------+
; -0.824 ; rom_new:U4|monostable_trigger:inst3|pulse ; rom_new:U4|monostable_trigger:inst3|stop_counter ; rom_new:U4|monostable_trigger:inst3|pulse ; clk_input   ; 0.500        ; 2.510      ; 4.086      ;
; -0.824 ; rom_new:U4|monostable_trigger:inst3|pulse ; rom_new:U4|monostable_trigger:inst3|counter[0]   ; rom_new:U4|monostable_trigger:inst3|pulse ; clk_input   ; 0.500        ; 2.510      ; 4.086      ;
; -0.824 ; rom_new:U4|monostable_trigger:inst3|pulse ; rom_new:U4|monostable_trigger:inst3|counter[1]   ; rom_new:U4|monostable_trigger:inst3|pulse ; clk_input   ; 0.500        ; 2.510      ; 4.086      ;
; -0.388 ; rom_new:U4|monostable_trigger:inst3|pulse ; rom_new:U4|monostable_trigger:inst3|stop_counter ; rom_new:U4|monostable_trigger:inst3|pulse ; clk_input   ; 1.000        ; 2.510      ; 4.150      ;
; -0.388 ; rom_new:U4|monostable_trigger:inst3|pulse ; rom_new:U4|monostable_trigger:inst3|counter[0]   ; rom_new:U4|monostable_trigger:inst3|pulse ; clk_input   ; 1.000        ; 2.510      ; 4.150      ;
; -0.388 ; rom_new:U4|monostable_trigger:inst3|pulse ; rom_new:U4|monostable_trigger:inst3|counter[1]   ; rom_new:U4|monostable_trigger:inst3|pulse ; clk_input   ; 1.000        ; 2.510      ; 4.150      ;
+--------+-------------------------------------------+--------------------------------------------------+-------------------------------------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Removal: 'clk_input'                                                                                                                                                              ;
+-------+-------------------------------------------+--------------------------------------------------+-------------------------------------------+-------------+--------------+------------+------------+
; Slack ; From Node                                 ; To Node                                          ; Launch Clock                              ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------+--------------------------------------------------+-------------------------------------------+-------------+--------------+------------+------------+
; 0.832 ; rom_new:U4|monostable_trigger:inst3|pulse ; rom_new:U4|monostable_trigger:inst3|stop_counter ; rom_new:U4|monostable_trigger:inst3|pulse ; clk_input   ; 0.000        ; 2.606      ; 3.941      ;
; 0.832 ; rom_new:U4|monostable_trigger:inst3|pulse ; rom_new:U4|monostable_trigger:inst3|counter[0]   ; rom_new:U4|monostable_trigger:inst3|pulse ; clk_input   ; 0.000        ; 2.606      ; 3.941      ;
; 0.832 ; rom_new:U4|monostable_trigger:inst3|pulse ; rom_new:U4|monostable_trigger:inst3|counter[1]   ; rom_new:U4|monostable_trigger:inst3|pulse ; clk_input   ; 0.000        ; 2.606      ; 3.941      ;
; 1.274 ; rom_new:U4|monostable_trigger:inst3|pulse ; rom_new:U4|monostable_trigger:inst3|stop_counter ; rom_new:U4|monostable_trigger:inst3|pulse ; clk_input   ; -0.500       ; 2.606      ; 3.883      ;
; 1.274 ; rom_new:U4|monostable_trigger:inst3|pulse ; rom_new:U4|monostable_trigger:inst3|counter[0]   ; rom_new:U4|monostable_trigger:inst3|pulse ; clk_input   ; -0.500       ; 2.606      ; 3.883      ;
; 1.274 ; rom_new:U4|monostable_trigger:inst3|pulse ; rom_new:U4|monostable_trigger:inst3|counter[1]   ; rom_new:U4|monostable_trigger:inst3|pulse ; clk_input   ; -0.500       ; 2.606      ; 3.883      ;
+-------+-------------------------------------------+--------------------------------------------------+-------------------------------------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Removal: 'statectrl:U14|romin_latch'                                                                                                                               ;
+-------+--------------------------------------------------+-------------------------------------------+--------------+---------------------------+--------------+------------+------------+
; Slack ; From Node                                        ; To Node                                   ; Launch Clock ; Latch Clock               ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------+-------------------------------------------+--------------+---------------------------+--------------+------------+------------+
; 2.329 ; rom_new:U4|monostable_trigger:inst3|stop_counter ; rom_new:U4|monostable_trigger:inst3|pulse ; clk_input    ; statectrl:U14|romin_latch ; 0.000        ; -1.158     ; 1.403      ;
+-------+--------------------------------------------------+-------------------------------------------+--------------+---------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'rom_new:U4|monostable_trigger:inst3|pulse'                                                                                                                                                          ;
+--------+--------------+----------------+------------------+-------------------------------------------+------------+----------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                                     ; Clock Edge ; Target                                                                                                                     ;
+--------+--------------+----------------+------------------+-------------------------------------------+------------+----------------------------------------------------------------------------------------------------------------------------+
; -3.201 ; 1.000        ; 4.201          ; Min Period       ; rom_new:U4|monostable_trigger:inst3|pulse ; Rise       ; rom_new:U4|rom_new_rom:inst|altsyncram:altsyncram_component|altsyncram_kdr3:auto_generated|q_a[0]                          ;
; -3.201 ; 1.000        ; 4.201          ; Min Period       ; rom_new:U4|monostable_trigger:inst3|pulse ; Rise       ; rom_new:U4|rom_new_rom:inst|altsyncram:altsyncram_component|altsyncram_kdr3:auto_generated|q_a[1]                          ;
; -3.201 ; 1.000        ; 4.201          ; Min Period       ; rom_new:U4|monostable_trigger:inst3|pulse ; Rise       ; rom_new:U4|rom_new_rom:inst|altsyncram:altsyncram_component|altsyncram_kdr3:auto_generated|q_a[2]                          ;
; -3.201 ; 1.000        ; 4.201          ; Min Period       ; rom_new:U4|monostable_trigger:inst3|pulse ; Rise       ; rom_new:U4|rom_new_rom:inst|altsyncram:altsyncram_component|altsyncram_kdr3:auto_generated|q_a[3]                          ;
; -3.201 ; 1.000        ; 4.201          ; Min Period       ; rom_new:U4|monostable_trigger:inst3|pulse ; Rise       ; rom_new:U4|rom_new_rom:inst|altsyncram:altsyncram_component|altsyncram_kdr3:auto_generated|q_a[4]                          ;
; -3.201 ; 1.000        ; 4.201          ; Min Period       ; rom_new:U4|monostable_trigger:inst3|pulse ; Rise       ; rom_new:U4|rom_new_rom:inst|altsyncram:altsyncram_component|altsyncram_kdr3:auto_generated|q_a[5]                          ;
; -3.201 ; 1.000        ; 4.201          ; Min Period       ; rom_new:U4|monostable_trigger:inst3|pulse ; Rise       ; rom_new:U4|rom_new_rom:inst|altsyncram:altsyncram_component|altsyncram_kdr3:auto_generated|q_a[6]                          ;
; -3.201 ; 1.000        ; 4.201          ; Min Period       ; rom_new:U4|monostable_trigger:inst3|pulse ; Rise       ; rom_new:U4|rom_new_rom:inst|altsyncram:altsyncram_component|altsyncram_kdr3:auto_generated|q_a[7]                          ;
; -3.201 ; 1.000        ; 4.201          ; Min Period       ; rom_new:U4|monostable_trigger:inst3|pulse ; Rise       ; rom_new:U4|rom_new_rom:inst|altsyncram:altsyncram_component|altsyncram_kdr3:auto_generated|ram_block1a0~porta_address_reg0 ;
; 0.181  ; 0.416        ; 0.235          ; Low Pulse Width  ; rom_new:U4|monostable_trigger:inst3|pulse ; Rise       ; rom_new:U4|rom_new_rom:inst|altsyncram:altsyncram_component|altsyncram_kdr3:auto_generated|ram_block1a0~porta_address_reg0 ;
; 0.182  ; 0.417        ; 0.235          ; Low Pulse Width  ; rom_new:U4|monostable_trigger:inst3|pulse ; Rise       ; rom_new:U4|rom_new_rom:inst|altsyncram:altsyncram_component|altsyncram_kdr3:auto_generated|q_a[0]                          ;
; 0.182  ; 0.417        ; 0.235          ; Low Pulse Width  ; rom_new:U4|monostable_trigger:inst3|pulse ; Rise       ; rom_new:U4|rom_new_rom:inst|altsyncram:altsyncram_component|altsyncram_kdr3:auto_generated|q_a[1]                          ;
; 0.182  ; 0.417        ; 0.235          ; Low Pulse Width  ; rom_new:U4|monostable_trigger:inst3|pulse ; Rise       ; rom_new:U4|rom_new_rom:inst|altsyncram:altsyncram_component|altsyncram_kdr3:auto_generated|q_a[2]                          ;
; 0.182  ; 0.417        ; 0.235          ; Low Pulse Width  ; rom_new:U4|monostable_trigger:inst3|pulse ; Rise       ; rom_new:U4|rom_new_rom:inst|altsyncram:altsyncram_component|altsyncram_kdr3:auto_generated|q_a[3]                          ;
; 0.182  ; 0.417        ; 0.235          ; Low Pulse Width  ; rom_new:U4|monostable_trigger:inst3|pulse ; Rise       ; rom_new:U4|rom_new_rom:inst|altsyncram:altsyncram_component|altsyncram_kdr3:auto_generated|q_a[4]                          ;
; 0.182  ; 0.417        ; 0.235          ; Low Pulse Width  ; rom_new:U4|monostable_trigger:inst3|pulse ; Rise       ; rom_new:U4|rom_new_rom:inst|altsyncram:altsyncram_component|altsyncram_kdr3:auto_generated|q_a[5]                          ;
; 0.182  ; 0.417        ; 0.235          ; Low Pulse Width  ; rom_new:U4|monostable_trigger:inst3|pulse ; Rise       ; rom_new:U4|rom_new_rom:inst|altsyncram:altsyncram_component|altsyncram_kdr3:auto_generated|q_a[6]                          ;
; 0.182  ; 0.417        ; 0.235          ; Low Pulse Width  ; rom_new:U4|monostable_trigger:inst3|pulse ; Rise       ; rom_new:U4|rom_new_rom:inst|altsyncram:altsyncram_component|altsyncram_kdr3:auto_generated|q_a[7]                          ;
; 0.327  ; 0.562        ; 0.235          ; High Pulse Width ; rom_new:U4|monostable_trigger:inst3|pulse ; Rise       ; rom_new:U4|rom_new_rom:inst|altsyncram:altsyncram_component|altsyncram_kdr3:auto_generated|q_a[0]                          ;
; 0.327  ; 0.562        ; 0.235          ; High Pulse Width ; rom_new:U4|monostable_trigger:inst3|pulse ; Rise       ; rom_new:U4|rom_new_rom:inst|altsyncram:altsyncram_component|altsyncram_kdr3:auto_generated|q_a[1]                          ;
; 0.327  ; 0.562        ; 0.235          ; High Pulse Width ; rom_new:U4|monostable_trigger:inst3|pulse ; Rise       ; rom_new:U4|rom_new_rom:inst|altsyncram:altsyncram_component|altsyncram_kdr3:auto_generated|q_a[2]                          ;
; 0.327  ; 0.562        ; 0.235          ; High Pulse Width ; rom_new:U4|monostable_trigger:inst3|pulse ; Rise       ; rom_new:U4|rom_new_rom:inst|altsyncram:altsyncram_component|altsyncram_kdr3:auto_generated|q_a[3]                          ;
; 0.327  ; 0.562        ; 0.235          ; High Pulse Width ; rom_new:U4|monostable_trigger:inst3|pulse ; Rise       ; rom_new:U4|rom_new_rom:inst|altsyncram:altsyncram_component|altsyncram_kdr3:auto_generated|q_a[4]                          ;
; 0.327  ; 0.562        ; 0.235          ; High Pulse Width ; rom_new:U4|monostable_trigger:inst3|pulse ; Rise       ; rom_new:U4|rom_new_rom:inst|altsyncram:altsyncram_component|altsyncram_kdr3:auto_generated|q_a[5]                          ;
; 0.327  ; 0.562        ; 0.235          ; High Pulse Width ; rom_new:U4|monostable_trigger:inst3|pulse ; Rise       ; rom_new:U4|rom_new_rom:inst|altsyncram:altsyncram_component|altsyncram_kdr3:auto_generated|q_a[6]                          ;
; 0.327  ; 0.562        ; 0.235          ; High Pulse Width ; rom_new:U4|monostable_trigger:inst3|pulse ; Rise       ; rom_new:U4|rom_new_rom:inst|altsyncram:altsyncram_component|altsyncram_kdr3:auto_generated|q_a[7]                          ;
; 0.329  ; 0.564        ; 0.235          ; High Pulse Width ; rom_new:U4|monostable_trigger:inst3|pulse ; Rise       ; rom_new:U4|rom_new_rom:inst|altsyncram:altsyncram_component|altsyncram_kdr3:auto_generated|ram_block1a0~porta_address_reg0 ;
; 0.422  ; 0.422        ; 0.000          ; Low Pulse Width  ; rom_new:U4|monostable_trigger:inst3|pulse ; Rise       ; U4|inst2|datac                                                                                                             ;
; 0.434  ; 0.434        ; 0.000          ; Low Pulse Width  ; rom_new:U4|monostable_trigger:inst3|pulse ; Rise       ; U4|inst2|combout                                                                                                           ;
; 0.462  ; 0.462        ; 0.000          ; Low Pulse Width  ; rom_new:U4|monostable_trigger:inst3|pulse ; Rise       ; U4|inst|altsyncram_component|auto_generated|ram_block1a0|clk0                                                              ;
; 0.482  ; 0.482        ; 0.000          ; Low Pulse Width  ; rom_new:U4|monostable_trigger:inst3|pulse ; Rise       ; U4|inst2~clkctrl|inclk[0]                                                                                                  ;
; 0.482  ; 0.482        ; 0.000          ; Low Pulse Width  ; rom_new:U4|monostable_trigger:inst3|pulse ; Rise       ; U4|inst2~clkctrl|outclk                                                                                                    ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; rom_new:U4|monostable_trigger:inst3|pulse ; Rise       ; U4|inst3|pulse|q                                                                                                           ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; rom_new:U4|monostable_trigger:inst3|pulse ; Rise       ; U4|inst3|pulse|q                                                                                                           ;
; 0.516  ; 0.516        ; 0.000          ; High Pulse Width ; rom_new:U4|monostable_trigger:inst3|pulse ; Rise       ; U4|inst2~clkctrl|inclk[0]                                                                                                  ;
; 0.516  ; 0.516        ; 0.000          ; High Pulse Width ; rom_new:U4|monostable_trigger:inst3|pulse ; Rise       ; U4|inst2~clkctrl|outclk                                                                                                    ;
; 0.536  ; 0.536        ; 0.000          ; High Pulse Width ; rom_new:U4|monostable_trigger:inst3|pulse ; Rise       ; U4|inst|altsyncram_component|auto_generated|ram_block1a0|clk0                                                              ;
; 0.562  ; 0.562        ; 0.000          ; High Pulse Width ; rom_new:U4|monostable_trigger:inst3|pulse ; Rise       ; U4|inst2|combout                                                                                                           ;
; 0.574  ; 0.574        ; 0.000          ; High Pulse Width ; rom_new:U4|monostable_trigger:inst3|pulse ; Rise       ; U4|inst2|datac                                                                                                             ;
+--------+--------------+----------------+------------------+-------------------------------------------+------------+----------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'statectrl:U14|ramrd_latch'                                                                                                                                 ;
+--------+--------------+----------------+------------------+---------------------------+------------+---------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                     ; Clock Edge ; Target                                                                                            ;
+--------+--------------+----------------+------------------+---------------------------+------------+---------------------------------------------------------------------------------------------------+
; -3.201 ; 1.000        ; 4.201          ; Min Period       ; statectrl:U14|ramrd_latch ; Rise       ; ram_new:U3|ram_new_ram:inst|altsyncram:altsyncram_component|altsyncram_2kn3:auto_generated|q_a[0] ;
; -3.201 ; 1.000        ; 4.201          ; Min Period       ; statectrl:U14|ramrd_latch ; Rise       ; ram_new:U3|ram_new_ram:inst|altsyncram:altsyncram_component|altsyncram_2kn3:auto_generated|q_a[1] ;
; -3.201 ; 1.000        ; 4.201          ; Min Period       ; statectrl:U14|ramrd_latch ; Rise       ; ram_new:U3|ram_new_ram:inst|altsyncram:altsyncram_component|altsyncram_2kn3:auto_generated|q_a[2] ;
; -3.201 ; 1.000        ; 4.201          ; Min Period       ; statectrl:U14|ramrd_latch ; Rise       ; ram_new:U3|ram_new_ram:inst|altsyncram:altsyncram_component|altsyncram_2kn3:auto_generated|q_a[3] ;
; -3.201 ; 1.000        ; 4.201          ; Min Period       ; statectrl:U14|ramrd_latch ; Rise       ; ram_new:U3|ram_new_ram:inst|altsyncram:altsyncram_component|altsyncram_2kn3:auto_generated|q_a[4] ;
; -3.201 ; 1.000        ; 4.201          ; Min Period       ; statectrl:U14|ramrd_latch ; Rise       ; ram_new:U3|ram_new_ram:inst|altsyncram:altsyncram_component|altsyncram_2kn3:auto_generated|q_a[5] ;
; -3.201 ; 1.000        ; 4.201          ; Min Period       ; statectrl:U14|ramrd_latch ; Rise       ; ram_new:U3|ram_new_ram:inst|altsyncram:altsyncram_component|altsyncram_2kn3:auto_generated|q_a[6] ;
; -3.201 ; 1.000        ; 4.201          ; Min Period       ; statectrl:U14|ramrd_latch ; Rise       ; ram_new:U3|ram_new_ram:inst|altsyncram:altsyncram_component|altsyncram_2kn3:auto_generated|q_a[7] ;
; 0.234  ; 0.469        ; 0.235          ; High Pulse Width ; statectrl:U14|ramrd_latch ; Rise       ; ram_new:U3|ram_new_ram:inst|altsyncram:altsyncram_component|altsyncram_2kn3:auto_generated|q_a[0] ;
; 0.234  ; 0.469        ; 0.235          ; High Pulse Width ; statectrl:U14|ramrd_latch ; Rise       ; ram_new:U3|ram_new_ram:inst|altsyncram:altsyncram_component|altsyncram_2kn3:auto_generated|q_a[1] ;
; 0.234  ; 0.469        ; 0.235          ; High Pulse Width ; statectrl:U14|ramrd_latch ; Rise       ; ram_new:U3|ram_new_ram:inst|altsyncram:altsyncram_component|altsyncram_2kn3:auto_generated|q_a[2] ;
; 0.234  ; 0.469        ; 0.235          ; High Pulse Width ; statectrl:U14|ramrd_latch ; Rise       ; ram_new:U3|ram_new_ram:inst|altsyncram:altsyncram_component|altsyncram_2kn3:auto_generated|q_a[3] ;
; 0.234  ; 0.469        ; 0.235          ; High Pulse Width ; statectrl:U14|ramrd_latch ; Rise       ; ram_new:U3|ram_new_ram:inst|altsyncram:altsyncram_component|altsyncram_2kn3:auto_generated|q_a[4] ;
; 0.234  ; 0.469        ; 0.235          ; High Pulse Width ; statectrl:U14|ramrd_latch ; Rise       ; ram_new:U3|ram_new_ram:inst|altsyncram:altsyncram_component|altsyncram_2kn3:auto_generated|q_a[5] ;
; 0.234  ; 0.469        ; 0.235          ; High Pulse Width ; statectrl:U14|ramrd_latch ; Rise       ; ram_new:U3|ram_new_ram:inst|altsyncram:altsyncram_component|altsyncram_2kn3:auto_generated|q_a[6] ;
; 0.234  ; 0.469        ; 0.235          ; High Pulse Width ; statectrl:U14|ramrd_latch ; Rise       ; ram_new:U3|ram_new_ram:inst|altsyncram:altsyncram_component|altsyncram_2kn3:auto_generated|q_a[7] ;
; 0.296  ; 0.531        ; 0.235          ; Low Pulse Width  ; statectrl:U14|ramrd_latch ; Rise       ; ram_new:U3|ram_new_ram:inst|altsyncram:altsyncram_component|altsyncram_2kn3:auto_generated|q_a[0] ;
; 0.296  ; 0.531        ; 0.235          ; Low Pulse Width  ; statectrl:U14|ramrd_latch ; Rise       ; ram_new:U3|ram_new_ram:inst|altsyncram:altsyncram_component|altsyncram_2kn3:auto_generated|q_a[1] ;
; 0.296  ; 0.531        ; 0.235          ; Low Pulse Width  ; statectrl:U14|ramrd_latch ; Rise       ; ram_new:U3|ram_new_ram:inst|altsyncram:altsyncram_component|altsyncram_2kn3:auto_generated|q_a[2] ;
; 0.296  ; 0.531        ; 0.235          ; Low Pulse Width  ; statectrl:U14|ramrd_latch ; Rise       ; ram_new:U3|ram_new_ram:inst|altsyncram:altsyncram_component|altsyncram_2kn3:auto_generated|q_a[3] ;
; 0.296  ; 0.531        ; 0.235          ; Low Pulse Width  ; statectrl:U14|ramrd_latch ; Rise       ; ram_new:U3|ram_new_ram:inst|altsyncram:altsyncram_component|altsyncram_2kn3:auto_generated|q_a[4] ;
; 0.296  ; 0.531        ; 0.235          ; Low Pulse Width  ; statectrl:U14|ramrd_latch ; Rise       ; ram_new:U3|ram_new_ram:inst|altsyncram:altsyncram_component|altsyncram_2kn3:auto_generated|q_a[5] ;
; 0.296  ; 0.531        ; 0.235          ; Low Pulse Width  ; statectrl:U14|ramrd_latch ; Rise       ; ram_new:U3|ram_new_ram:inst|altsyncram:altsyncram_component|altsyncram_2kn3:auto_generated|q_a[6] ;
; 0.296  ; 0.531        ; 0.235          ; Low Pulse Width  ; statectrl:U14|ramrd_latch ; Rise       ; ram_new:U3|ram_new_ram:inst|altsyncram:altsyncram_component|altsyncram_2kn3:auto_generated|q_a[7] ;
; 0.440  ; 0.440        ; 0.000          ; High Pulse Width ; statectrl:U14|ramrd_latch ; Rise       ; U3|inst|altsyncram_component|auto_generated|ram_block1a0|clk1                                     ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; statectrl:U14|ramrd_latch ; Rise       ; U14|ramrd_latch|q                                                                                 ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; statectrl:U14|ramrd_latch ; Rise       ; U14|ramrd_latch|q                                                                                 ;
; 0.558  ; 0.558        ; 0.000          ; Low Pulse Width  ; statectrl:U14|ramrd_latch ; Rise       ; U3|inst|altsyncram_component|auto_generated|ram_block1a0|clk1                                     ;
+--------+--------------+----------------+------------------+---------------------------+------------+---------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'statectrl:U14|ramwt_latch'                                                                                                                                                          ;
+--------+--------------+----------------+------------------+---------------------------+------------+----------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                     ; Clock Edge ; Target                                                                                                                     ;
+--------+--------------+----------------+------------------+---------------------------+------------+----------------------------------------------------------------------------------------------------------------------------+
; -3.201 ; 1.000        ; 4.201          ; Min Period       ; statectrl:U14|ramwt_latch ; Rise       ; ram_new:U3|ram_new_ram:inst|altsyncram:altsyncram_component|altsyncram_2kn3:auto_generated|ram_block1a0~porta_address_reg0 ;
; -3.201 ; 1.000        ; 4.201          ; Min Period       ; statectrl:U14|ramwt_latch ; Rise       ; ram_new:U3|ram_new_ram:inst|altsyncram:altsyncram_component|altsyncram_2kn3:auto_generated|ram_block1a0~porta_datain_reg0  ;
; 0.229  ; 0.464        ; 0.235          ; High Pulse Width ; statectrl:U14|ramwt_latch ; Rise       ; ram_new:U3|ram_new_ram:inst|altsyncram:altsyncram_component|altsyncram_2kn3:auto_generated|ram_block1a0~porta_datain_reg0  ;
; 0.232  ; 0.467        ; 0.235          ; High Pulse Width ; statectrl:U14|ramwt_latch ; Rise       ; ram_new:U3|ram_new_ram:inst|altsyncram:altsyncram_component|altsyncram_2kn3:auto_generated|ram_block1a0~porta_address_reg0 ;
; 0.283  ; 0.518        ; 0.235          ; Low Pulse Width  ; statectrl:U14|ramwt_latch ; Rise       ; ram_new:U3|ram_new_ram:inst|altsyncram:altsyncram_component|altsyncram_2kn3:auto_generated|ram_block1a0~porta_address_reg0 ;
; 0.285  ; 0.520        ; 0.235          ; Low Pulse Width  ; statectrl:U14|ramwt_latch ; Rise       ; ram_new:U3|ram_new_ram:inst|altsyncram:altsyncram_component|altsyncram_2kn3:auto_generated|ram_block1a0~porta_datain_reg0  ;
; 0.436  ; 0.436        ; 0.000          ; High Pulse Width ; statectrl:U14|ramwt_latch ; Rise       ; U3|inst|altsyncram_component|auto_generated|ram_block1a0|clk0                                                              ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; statectrl:U14|ramwt_latch ; Rise       ; U14|ramwt_latch|q                                                                                                          ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; statectrl:U14|ramwt_latch ; Rise       ; U14|ramwt_latch|q                                                                                                          ;
; 0.561  ; 0.561        ; 0.000          ; Low Pulse Width  ; statectrl:U14|ramwt_latch ; Rise       ; U3|inst|altsyncram_component|auto_generated|ram_block1a0|clk0                                                              ;
+--------+--------------+----------------+------------------+---------------------------+------------+----------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'statectrl:U14|enled_latch'                                                                                                                                    ;
+--------+--------------+----------------+------------------+---------------------------+------------+------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                     ; Clock Edge ; Target                                                                                               ;
+--------+--------------+----------------+------------------+---------------------------+------------+------------------------------------------------------------------------------------------------------+
; -3.201 ; 1.000        ; 4.201          ; Min Period       ; statectrl:U14|enled_latch ; Rise       ; led_encoder:U13|altsyncram:Ram0_rtl_0|altsyncram_r771:auto_generated|ram_block1a0~porta_address_reg0 ;
; 0.257  ; 0.492        ; 0.235          ; High Pulse Width ; statectrl:U14|enled_latch ; Rise       ; led_encoder:U13|altsyncram:Ram0_rtl_0|altsyncram_r771:auto_generated|ram_block1a0~porta_address_reg0 ;
; 0.257  ; 0.492        ; 0.235          ; Low Pulse Width  ; statectrl:U14|enled_latch ; Rise       ; led_encoder:U13|altsyncram:Ram0_rtl_0|altsyncram_r771:auto_generated|ram_block1a0~porta_address_reg0 ;
; 0.441  ; 0.441        ; 0.000          ; High Pulse Width ; statectrl:U14|enled_latch ; Rise       ; U14|enled_latch~clkctrl|inclk[0]                                                                     ;
; 0.441  ; 0.441        ; 0.000          ; High Pulse Width ; statectrl:U14|enled_latch ; Rise       ; U14|enled_latch~clkctrl|outclk                                                                       ;
; 0.462  ; 0.462        ; 0.000          ; High Pulse Width ; statectrl:U14|enled_latch ; Rise       ; U13|Ram0_rtl_0|auto_generated|ram_block1a0|clk0                                                      ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; statectrl:U14|enled_latch ; Rise       ; U14|enled_latch|q                                                                                    ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; statectrl:U14|enled_latch ; Rise       ; U14|enled_latch|q                                                                                    ;
; 0.536  ; 0.536        ; 0.000          ; Low Pulse Width  ; statectrl:U14|enled_latch ; Rise       ; U13|Ram0_rtl_0|auto_generated|ram_block1a0|clk0                                                      ;
; 0.556  ; 0.556        ; 0.000          ; Low Pulse Width  ; statectrl:U14|enled_latch ; Rise       ; U14|enled_latch~clkctrl|inclk[0]                                                                     ;
; 0.556  ; 0.556        ; 0.000          ; Low Pulse Width  ; statectrl:U14|enled_latch ; Rise       ; U14|enled_latch~clkctrl|outclk                                                                       ;
+--------+--------------+----------------+------------------+---------------------------+------------+------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'clk_input'                                                                                ;
+--------+--------------+----------------+------------------+-----------+------------+--------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock     ; Clock Edge ; Target                                           ;
+--------+--------------+----------------+------------------+-----------+------------+--------------------------------------------------+
; -3.000 ; 1.000        ; 4.000          ; Port Rate        ; clk_input ; Rise       ; clk_input                                        ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; clk_input ; Rise       ; clk_divider:U1|clk_led                           ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; clk_input ; Rise       ; clk_divider:U1|clk_out                           ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; clk_input ; Rise       ; clk_divider:U1|counter[0]                        ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; clk_input ; Rise       ; clk_divider:U1|counter[10]                       ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; clk_input ; Rise       ; clk_divider:U1|counter[11]                       ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; clk_input ; Rise       ; clk_divider:U1|counter[12]                       ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; clk_input ; Rise       ; clk_divider:U1|counter[13]                       ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; clk_input ; Rise       ; clk_divider:U1|counter[14]                       ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; clk_input ; Rise       ; clk_divider:U1|counter[15]                       ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; clk_input ; Rise       ; clk_divider:U1|counter[16]                       ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; clk_input ; Rise       ; clk_divider:U1|counter[17]                       ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; clk_input ; Rise       ; clk_divider:U1|counter[1]                        ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; clk_input ; Rise       ; clk_divider:U1|counter[2]                        ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; clk_input ; Rise       ; clk_divider:U1|counter[3]                        ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; clk_input ; Rise       ; clk_divider:U1|counter[4]                        ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; clk_input ; Rise       ; clk_divider:U1|counter[5]                        ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; clk_input ; Rise       ; clk_divider:U1|counter[6]                        ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; clk_input ; Rise       ; clk_divider:U1|counter[7]                        ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; clk_input ; Rise       ; clk_divider:U1|counter[8]                        ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; clk_input ; Rise       ; clk_divider:U1|counter[9]                        ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; clk_input ; Rise       ; rom_new:U4|monostable_trigger:inst3|counter[0]   ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; clk_input ; Rise       ; rom_new:U4|monostable_trigger:inst3|counter[1]   ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; clk_input ; Rise       ; rom_new:U4|monostable_trigger:inst3|stop_counter ;
; 0.282  ; 0.502        ; 0.220          ; High Pulse Width ; clk_input ; Rise       ; rom_new:U4|monostable_trigger:inst3|counter[0]   ;
; 0.282  ; 0.502        ; 0.220          ; High Pulse Width ; clk_input ; Rise       ; rom_new:U4|monostable_trigger:inst3|counter[1]   ;
; 0.282  ; 0.502        ; 0.220          ; High Pulse Width ; clk_input ; Rise       ; rom_new:U4|monostable_trigger:inst3|stop_counter ;
; 0.285  ; 0.505        ; 0.220          ; High Pulse Width ; clk_input ; Rise       ; clk_divider:U1|clk_led                           ;
; 0.285  ; 0.505        ; 0.220          ; High Pulse Width ; clk_input ; Rise       ; clk_divider:U1|clk_out                           ;
; 0.285  ; 0.505        ; 0.220          ; High Pulse Width ; clk_input ; Rise       ; clk_divider:U1|counter[0]                        ;
; 0.285  ; 0.505        ; 0.220          ; High Pulse Width ; clk_input ; Rise       ; clk_divider:U1|counter[10]                       ;
; 0.285  ; 0.505        ; 0.220          ; High Pulse Width ; clk_input ; Rise       ; clk_divider:U1|counter[11]                       ;
; 0.285  ; 0.505        ; 0.220          ; High Pulse Width ; clk_input ; Rise       ; clk_divider:U1|counter[12]                       ;
; 0.285  ; 0.505        ; 0.220          ; High Pulse Width ; clk_input ; Rise       ; clk_divider:U1|counter[13]                       ;
; 0.285  ; 0.505        ; 0.220          ; High Pulse Width ; clk_input ; Rise       ; clk_divider:U1|counter[14]                       ;
; 0.285  ; 0.505        ; 0.220          ; High Pulse Width ; clk_input ; Rise       ; clk_divider:U1|counter[15]                       ;
; 0.285  ; 0.505        ; 0.220          ; High Pulse Width ; clk_input ; Rise       ; clk_divider:U1|counter[16]                       ;
; 0.285  ; 0.505        ; 0.220          ; High Pulse Width ; clk_input ; Rise       ; clk_divider:U1|counter[17]                       ;
; 0.285  ; 0.505        ; 0.220          ; High Pulse Width ; clk_input ; Rise       ; clk_divider:U1|counter[1]                        ;
; 0.285  ; 0.505        ; 0.220          ; High Pulse Width ; clk_input ; Rise       ; clk_divider:U1|counter[2]                        ;
; 0.285  ; 0.505        ; 0.220          ; High Pulse Width ; clk_input ; Rise       ; clk_divider:U1|counter[3]                        ;
; 0.285  ; 0.505        ; 0.220          ; High Pulse Width ; clk_input ; Rise       ; clk_divider:U1|counter[4]                        ;
; 0.285  ; 0.505        ; 0.220          ; High Pulse Width ; clk_input ; Rise       ; clk_divider:U1|counter[5]                        ;
; 0.285  ; 0.505        ; 0.220          ; High Pulse Width ; clk_input ; Rise       ; clk_divider:U1|counter[6]                        ;
; 0.285  ; 0.505        ; 0.220          ; High Pulse Width ; clk_input ; Rise       ; clk_divider:U1|counter[7]                        ;
; 0.285  ; 0.505        ; 0.220          ; High Pulse Width ; clk_input ; Rise       ; clk_divider:U1|counter[8]                        ;
; 0.285  ; 0.505        ; 0.220          ; High Pulse Width ; clk_input ; Rise       ; clk_divider:U1|counter[9]                        ;
; 0.306  ; 0.494        ; 0.188          ; Low Pulse Width  ; clk_input ; Rise       ; clk_divider:U1|clk_led                           ;
; 0.306  ; 0.494        ; 0.188          ; Low Pulse Width  ; clk_input ; Rise       ; clk_divider:U1|clk_out                           ;
; 0.306  ; 0.494        ; 0.188          ; Low Pulse Width  ; clk_input ; Rise       ; clk_divider:U1|counter[0]                        ;
; 0.306  ; 0.494        ; 0.188          ; Low Pulse Width  ; clk_input ; Rise       ; clk_divider:U1|counter[10]                       ;
; 0.306  ; 0.494        ; 0.188          ; Low Pulse Width  ; clk_input ; Rise       ; clk_divider:U1|counter[11]                       ;
; 0.306  ; 0.494        ; 0.188          ; Low Pulse Width  ; clk_input ; Rise       ; clk_divider:U1|counter[12]                       ;
; 0.306  ; 0.494        ; 0.188          ; Low Pulse Width  ; clk_input ; Rise       ; clk_divider:U1|counter[13]                       ;
; 0.306  ; 0.494        ; 0.188          ; Low Pulse Width  ; clk_input ; Rise       ; clk_divider:U1|counter[14]                       ;
; 0.306  ; 0.494        ; 0.188          ; Low Pulse Width  ; clk_input ; Rise       ; clk_divider:U1|counter[15]                       ;
; 0.306  ; 0.494        ; 0.188          ; Low Pulse Width  ; clk_input ; Rise       ; clk_divider:U1|counter[16]                       ;
; 0.306  ; 0.494        ; 0.188          ; Low Pulse Width  ; clk_input ; Rise       ; clk_divider:U1|counter[17]                       ;
; 0.306  ; 0.494        ; 0.188          ; Low Pulse Width  ; clk_input ; Rise       ; clk_divider:U1|counter[1]                        ;
; 0.306  ; 0.494        ; 0.188          ; Low Pulse Width  ; clk_input ; Rise       ; clk_divider:U1|counter[2]                        ;
; 0.306  ; 0.494        ; 0.188          ; Low Pulse Width  ; clk_input ; Rise       ; clk_divider:U1|counter[3]                        ;
; 0.306  ; 0.494        ; 0.188          ; Low Pulse Width  ; clk_input ; Rise       ; clk_divider:U1|counter[4]                        ;
; 0.306  ; 0.494        ; 0.188          ; Low Pulse Width  ; clk_input ; Rise       ; clk_divider:U1|counter[5]                        ;
; 0.306  ; 0.494        ; 0.188          ; Low Pulse Width  ; clk_input ; Rise       ; clk_divider:U1|counter[6]                        ;
; 0.306  ; 0.494        ; 0.188          ; Low Pulse Width  ; clk_input ; Rise       ; clk_divider:U1|counter[7]                        ;
; 0.306  ; 0.494        ; 0.188          ; Low Pulse Width  ; clk_input ; Rise       ; clk_divider:U1|counter[8]                        ;
; 0.306  ; 0.494        ; 0.188          ; Low Pulse Width  ; clk_input ; Rise       ; clk_divider:U1|counter[9]                        ;
; 0.309  ; 0.497        ; 0.188          ; Low Pulse Width  ; clk_input ; Rise       ; rom_new:U4|monostable_trigger:inst3|counter[0]   ;
; 0.309  ; 0.497        ; 0.188          ; Low Pulse Width  ; clk_input ; Rise       ; rom_new:U4|monostable_trigger:inst3|counter[1]   ;
; 0.309  ; 0.497        ; 0.188          ; Low Pulse Width  ; clk_input ; Rise       ; rom_new:U4|monostable_trigger:inst3|stop_counter ;
; 0.446  ; 0.446        ; 0.000          ; Low Pulse Width  ; clk_input ; Rise       ; U1|clk_led|clk                                   ;
; 0.446  ; 0.446        ; 0.000          ; Low Pulse Width  ; clk_input ; Rise       ; U1|clk_out|clk                                   ;
; 0.446  ; 0.446        ; 0.000          ; Low Pulse Width  ; clk_input ; Rise       ; U1|counter[0]|clk                                ;
; 0.446  ; 0.446        ; 0.000          ; Low Pulse Width  ; clk_input ; Rise       ; U1|counter[10]|clk                               ;
; 0.446  ; 0.446        ; 0.000          ; Low Pulse Width  ; clk_input ; Rise       ; U1|counter[11]|clk                               ;
; 0.446  ; 0.446        ; 0.000          ; Low Pulse Width  ; clk_input ; Rise       ; U1|counter[12]|clk                               ;
; 0.446  ; 0.446        ; 0.000          ; Low Pulse Width  ; clk_input ; Rise       ; U1|counter[13]|clk                               ;
; 0.446  ; 0.446        ; 0.000          ; Low Pulse Width  ; clk_input ; Rise       ; U1|counter[14]|clk                               ;
; 0.446  ; 0.446        ; 0.000          ; Low Pulse Width  ; clk_input ; Rise       ; U1|counter[15]|clk                               ;
; 0.446  ; 0.446        ; 0.000          ; Low Pulse Width  ; clk_input ; Rise       ; U1|counter[16]|clk                               ;
; 0.446  ; 0.446        ; 0.000          ; Low Pulse Width  ; clk_input ; Rise       ; U1|counter[17]|clk                               ;
; 0.446  ; 0.446        ; 0.000          ; Low Pulse Width  ; clk_input ; Rise       ; U1|counter[1]|clk                                ;
; 0.446  ; 0.446        ; 0.000          ; Low Pulse Width  ; clk_input ; Rise       ; U1|counter[2]|clk                                ;
; 0.446  ; 0.446        ; 0.000          ; Low Pulse Width  ; clk_input ; Rise       ; U1|counter[3]|clk                                ;
; 0.446  ; 0.446        ; 0.000          ; Low Pulse Width  ; clk_input ; Rise       ; U1|counter[4]|clk                                ;
; 0.446  ; 0.446        ; 0.000          ; Low Pulse Width  ; clk_input ; Rise       ; U1|counter[5]|clk                                ;
; 0.446  ; 0.446        ; 0.000          ; Low Pulse Width  ; clk_input ; Rise       ; U1|counter[6]|clk                                ;
; 0.446  ; 0.446        ; 0.000          ; Low Pulse Width  ; clk_input ; Rise       ; U1|counter[7]|clk                                ;
; 0.446  ; 0.446        ; 0.000          ; Low Pulse Width  ; clk_input ; Rise       ; U1|counter[8]|clk                                ;
; 0.446  ; 0.446        ; 0.000          ; Low Pulse Width  ; clk_input ; Rise       ; U1|counter[9]|clk                                ;
; 0.449  ; 0.449        ; 0.000          ; Low Pulse Width  ; clk_input ; Rise       ; U4|inst3|counter[0]|clk                          ;
; 0.449  ; 0.449        ; 0.000          ; Low Pulse Width  ; clk_input ; Rise       ; U4|inst3|counter[1]|clk                          ;
; 0.449  ; 0.449        ; 0.000          ; Low Pulse Width  ; clk_input ; Rise       ; U4|inst3|stop_counter|clk                        ;
; 0.454  ; 0.454        ; 0.000          ; Low Pulse Width  ; clk_input ; Rise       ; clk_input~input|o                                ;
; 0.467  ; 0.467        ; 0.000          ; Low Pulse Width  ; clk_input ; Rise       ; clk_input~inputclkctrl|inclk[0]                  ;
; 0.467  ; 0.467        ; 0.000          ; Low Pulse Width  ; clk_input ; Rise       ; clk_input~inputclkctrl|outclk                    ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk_input ; Rise       ; clk_input~input|i                                ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk_input ; Rise       ; clk_input~input|i                                ;
; 0.532  ; 0.532        ; 0.000          ; High Pulse Width ; clk_input ; Rise       ; clk_input~inputclkctrl|inclk[0]                  ;
; 0.532  ; 0.532        ; 0.000          ; High Pulse Width ; clk_input ; Rise       ; clk_input~inputclkctrl|outclk                    ;
+--------+--------------+----------------+------------------+-----------+------------+--------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'clk_divider:U1|clk_out'                                                                   ;
+--------+--------------+----------------+------------------+------------------------+------------+-------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                  ; Clock Edge ; Target                              ;
+--------+--------------+----------------+------------------+------------------------+------------+-------------------------------------+
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; clk_divider:U1|clk_out ; Rise       ; statectrl:U14|counter[0]            ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; clk_divider:U1|clk_out ; Rise       ; statectrl:U14|counter[10]           ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; clk_divider:U1|clk_out ; Rise       ; statectrl:U14|counter[11]           ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; clk_divider:U1|clk_out ; Rise       ; statectrl:U14|counter[12]           ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; clk_divider:U1|clk_out ; Rise       ; statectrl:U14|counter[13]           ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; clk_divider:U1|clk_out ; Rise       ; statectrl:U14|counter[14]           ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; clk_divider:U1|clk_out ; Rise       ; statectrl:U14|counter[15]           ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; clk_divider:U1|clk_out ; Rise       ; statectrl:U14|counter[16]           ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; clk_divider:U1|clk_out ; Rise       ; statectrl:U14|counter[17]           ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; clk_divider:U1|clk_out ; Rise       ; statectrl:U14|counter[18]           ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; clk_divider:U1|clk_out ; Rise       ; statectrl:U14|counter[19]           ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; clk_divider:U1|clk_out ; Rise       ; statectrl:U14|counter[1]            ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; clk_divider:U1|clk_out ; Rise       ; statectrl:U14|counter[2]            ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; clk_divider:U1|clk_out ; Rise       ; statectrl:U14|counter[3]            ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; clk_divider:U1|clk_out ; Rise       ; statectrl:U14|counter[4]            ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; clk_divider:U1|clk_out ; Rise       ; statectrl:U14|counter[5]            ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; clk_divider:U1|clk_out ; Rise       ; statectrl:U14|counter[6]            ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; clk_divider:U1|clk_out ; Rise       ; statectrl:U14|counter[7]            ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; clk_divider:U1|clk_out ; Rise       ; statectrl:U14|counter[8]            ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; clk_divider:U1|clk_out ; Rise       ; statectrl:U14|counter[9]            ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; clk_divider:U1|clk_out ; Rise       ; statectrl:U14|current_state.t1      ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; clk_divider:U1|clk_out ; Rise       ; statectrl:U14|current_state.t10     ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; clk_divider:U1|clk_out ; Rise       ; statectrl:U14|current_state.t11     ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; clk_divider:U1|clk_out ; Rise       ; statectrl:U14|current_state.t12     ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; clk_divider:U1|clk_out ; Rise       ; statectrl:U14|current_state.t13     ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; clk_divider:U1|clk_out ; Rise       ; statectrl:U14|current_state.t14     ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; clk_divider:U1|clk_out ; Rise       ; statectrl:U14|current_state.t15     ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; clk_divider:U1|clk_out ; Rise       ; statectrl:U14|current_state.t16     ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; clk_divider:U1|clk_out ; Rise       ; statectrl:U14|current_state.t17     ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; clk_divider:U1|clk_out ; Rise       ; statectrl:U14|current_state.t18     ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; clk_divider:U1|clk_out ; Rise       ; statectrl:U14|current_state.t2      ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; clk_divider:U1|clk_out ; Rise       ; statectrl:U14|current_state.t3      ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; clk_divider:U1|clk_out ; Rise       ; statectrl:U14|current_state.t4      ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; clk_divider:U1|clk_out ; Rise       ; statectrl:U14|current_state.t5      ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; clk_divider:U1|clk_out ; Rise       ; statectrl:U14|current_state.t6      ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; clk_divider:U1|clk_out ; Rise       ; statectrl:U14|current_state.t7      ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; clk_divider:U1|clk_out ; Rise       ; statectrl:U14|current_state.t8      ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; clk_divider:U1|clk_out ; Rise       ; statectrl:U14|current_state.t9      ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; clk_divider:U1|clk_out ; Rise       ; statectrl:U14|current_state.t_rst_1 ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; clk_divider:U1|clk_out ; Rise       ; statectrl:U14|current_state.t_rst_2 ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; clk_divider:U1|clk_out ; Rise       ; statectrl:U14|dbfaout_latch         ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; clk_divider:U1|clk_out ; Rise       ; statectrl:U14|dbfbin_latch          ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; clk_divider:U1|clk_out ; Rise       ; statectrl:U14|dbfbout_latch         ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; clk_divider:U1|clk_out ; Rise       ; statectrl:U14|enalu_latch           ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; clk_divider:U1|clk_out ; Rise       ; statectrl:U14|enirin_latch          ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; clk_divider:U1|clk_out ; Rise       ; statectrl:U14|enled_latch           ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; clk_divider:U1|clk_out ; Rise       ; statectrl:U14|enpcout_latch         ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; clk_divider:U1|clk_out ; Rise       ; statectrl:U14|enrom_latch           ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; clk_divider:U1|clk_out ; Rise       ; statectrl:U14|ldpc_latch            ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; clk_divider:U1|clk_out ; Rise       ; statectrl:U14|next_state.t1         ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; clk_divider:U1|clk_out ; Rise       ; statectrl:U14|next_state.t10        ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; clk_divider:U1|clk_out ; Rise       ; statectrl:U14|next_state.t11        ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; clk_divider:U1|clk_out ; Rise       ; statectrl:U14|next_state.t12        ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; clk_divider:U1|clk_out ; Rise       ; statectrl:U14|next_state.t13        ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; clk_divider:U1|clk_out ; Rise       ; statectrl:U14|next_state.t14        ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; clk_divider:U1|clk_out ; Rise       ; statectrl:U14|next_state.t15        ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; clk_divider:U1|clk_out ; Rise       ; statectrl:U14|next_state.t16        ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; clk_divider:U1|clk_out ; Rise       ; statectrl:U14|next_state.t17        ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; clk_divider:U1|clk_out ; Rise       ; statectrl:U14|next_state.t18        ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; clk_divider:U1|clk_out ; Rise       ; statectrl:U14|next_state.t2         ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; clk_divider:U1|clk_out ; Rise       ; statectrl:U14|next_state.t3         ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; clk_divider:U1|clk_out ; Rise       ; statectrl:U14|next_state.t4         ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; clk_divider:U1|clk_out ; Rise       ; statectrl:U14|next_state.t5         ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; clk_divider:U1|clk_out ; Rise       ; statectrl:U14|next_state.t6         ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; clk_divider:U1|clk_out ; Rise       ; statectrl:U14|next_state.t7         ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; clk_divider:U1|clk_out ; Rise       ; statectrl:U14|next_state.t8         ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; clk_divider:U1|clk_out ; Rise       ; statectrl:U14|next_state.t9         ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; clk_divider:U1|clk_out ; Rise       ; statectrl:U14|next_state.t_rst_1    ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; clk_divider:U1|clk_out ; Rise       ; statectrl:U14|next_state.t_rst_2    ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; clk_divider:U1|clk_out ; Rise       ; statectrl:U14|nextn_latch           ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; clk_divider:U1|clk_out ; Rise       ; statectrl:U14|ramin_latch           ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; clk_divider:U1|clk_out ; Rise       ; statectrl:U14|ramrd_latch           ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; clk_divider:U1|clk_out ; Rise       ; statectrl:U14|ramwt_latch           ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; clk_divider:U1|clk_out ; Rise       ; statectrl:U14|regrd1_latch          ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; clk_divider:U1|clk_out ; Rise       ; statectrl:U14|regrd2_latch          ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; clk_divider:U1|clk_out ; Rise       ; statectrl:U14|regwt_latch           ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; clk_divider:U1|clk_out ; Rise       ; statectrl:U14|romin_latch           ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; clk_divider:U1|clk_out ; Rise       ; statectrl:U14|rstpc_latch           ;
; 0.078  ; 0.298        ; 0.220          ; High Pulse Width ; clk_divider:U1|clk_out ; Rise       ; statectrl:U14|enrom_latch           ;
; 0.226  ; 0.446        ; 0.220          ; High Pulse Width ; clk_divider:U1|clk_out ; Rise       ; statectrl:U14|regwt_latch           ;
; 0.264  ; 0.484        ; 0.220          ; High Pulse Width ; clk_divider:U1|clk_out ; Rise       ; statectrl:U14|next_state.t6         ;
; 0.265  ; 0.485        ; 0.220          ; High Pulse Width ; clk_divider:U1|clk_out ; Rise       ; statectrl:U14|next_state.t16        ;
; 0.284  ; 0.504        ; 0.220          ; High Pulse Width ; clk_divider:U1|clk_out ; Rise       ; statectrl:U14|current_state.t1      ;
; 0.284  ; 0.504        ; 0.220          ; High Pulse Width ; clk_divider:U1|clk_out ; Rise       ; statectrl:U14|current_state.t11     ;
; 0.284  ; 0.504        ; 0.220          ; High Pulse Width ; clk_divider:U1|clk_out ; Rise       ; statectrl:U14|current_state.t12     ;
; 0.284  ; 0.504        ; 0.220          ; High Pulse Width ; clk_divider:U1|clk_out ; Rise       ; statectrl:U14|current_state.t13     ;
; 0.284  ; 0.504        ; 0.220          ; High Pulse Width ; clk_divider:U1|clk_out ; Rise       ; statectrl:U14|current_state.t14     ;
; 0.284  ; 0.504        ; 0.220          ; High Pulse Width ; clk_divider:U1|clk_out ; Rise       ; statectrl:U14|current_state.t15     ;
; 0.284  ; 0.504        ; 0.220          ; High Pulse Width ; clk_divider:U1|clk_out ; Rise       ; statectrl:U14|current_state.t2      ;
; 0.284  ; 0.504        ; 0.220          ; High Pulse Width ; clk_divider:U1|clk_out ; Rise       ; statectrl:U14|current_state.t5      ;
; 0.284  ; 0.504        ; 0.220          ; High Pulse Width ; clk_divider:U1|clk_out ; Rise       ; statectrl:U14|current_state.t6      ;
; 0.284  ; 0.504        ; 0.220          ; High Pulse Width ; clk_divider:U1|clk_out ; Rise       ; statectrl:U14|current_state.t7      ;
; 0.284  ; 0.504        ; 0.220          ; High Pulse Width ; clk_divider:U1|clk_out ; Rise       ; statectrl:U14|current_state.t9      ;
; 0.284  ; 0.504        ; 0.220          ; High Pulse Width ; clk_divider:U1|clk_out ; Rise       ; statectrl:U14|current_state.t_rst_2 ;
; 0.284  ; 0.504        ; 0.220          ; High Pulse Width ; clk_divider:U1|clk_out ; Rise       ; statectrl:U14|dbfbin_latch          ;
; 0.284  ; 0.504        ; 0.220          ; High Pulse Width ; clk_divider:U1|clk_out ; Rise       ; statectrl:U14|enalu_latch           ;
; 0.284  ; 0.504        ; 0.220          ; High Pulse Width ; clk_divider:U1|clk_out ; Rise       ; statectrl:U14|enirin_latch          ;
; 0.284  ; 0.504        ; 0.220          ; High Pulse Width ; clk_divider:U1|clk_out ; Rise       ; statectrl:U14|enpcout_latch         ;
; 0.284  ; 0.504        ; 0.220          ; High Pulse Width ; clk_divider:U1|clk_out ; Rise       ; statectrl:U14|next_state.t10        ;
; 0.284  ; 0.504        ; 0.220          ; High Pulse Width ; clk_divider:U1|clk_out ; Rise       ; statectrl:U14|next_state.t12        ;
+--------+--------------+----------------+------------------+------------------------+------------+-------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'ir:U5|instruction[10]'                                                                ;
+--------+--------------+----------------+------------------+-----------------------+------------+----------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                 ; Clock Edge ; Target                           ;
+--------+--------------+----------------+------------------+-----------------------+------------+----------------------------------+
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; ir:U5|instruction[10] ; Fall       ; gr:U12|gra_latch[0]              ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; ir:U5|instruction[10] ; Fall       ; gr:U12|gra_latch[1]              ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; ir:U5|instruction[10] ; Fall       ; gr:U12|gra_latch[2]              ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; ir:U5|instruction[10] ; Fall       ; gr:U12|gra_latch[3]              ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; ir:U5|instruction[10] ; Fall       ; gr:U12|gra_latch[4]              ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; ir:U5|instruction[10] ; Fall       ; gr:U12|gra_latch[5]              ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; ir:U5|instruction[10] ; Fall       ; gr:U12|gra_latch[6]              ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; ir:U5|instruction[10] ; Fall       ; gr:U12|gra_latch[7]              ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; ir:U5|instruction[10] ; Rise       ; gr:U12|grb_latch[0]              ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; ir:U5|instruction[10] ; Fall       ; gr:U12|grb_latch[0]              ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; ir:U5|instruction[10] ; Rise       ; gr:U12|grb_latch[1]              ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; ir:U5|instruction[10] ; Fall       ; gr:U12|grb_latch[1]              ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; ir:U5|instruction[10] ; Rise       ; gr:U12|grb_latch[2]              ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; ir:U5|instruction[10] ; Fall       ; gr:U12|grb_latch[2]              ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; ir:U5|instruction[10] ; Rise       ; gr:U12|grb_latch[3]              ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; ir:U5|instruction[10] ; Fall       ; gr:U12|grb_latch[3]              ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; ir:U5|instruction[10] ; Rise       ; gr:U12|grb_latch[4]              ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; ir:U5|instruction[10] ; Fall       ; gr:U12|grb_latch[4]              ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; ir:U5|instruction[10] ; Rise       ; gr:U12|grb_latch[5]              ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; ir:U5|instruction[10] ; Fall       ; gr:U12|grb_latch[5]              ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; ir:U5|instruction[10] ; Rise       ; gr:U12|grb_latch[6]              ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; ir:U5|instruction[10] ; Fall       ; gr:U12|grb_latch[6]              ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; ir:U5|instruction[10] ; Rise       ; gr:U12|grb_latch[7]              ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; ir:U5|instruction[10] ; Fall       ; gr:U12|grb_latch[7]              ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; ir:U5|instruction[10] ; Rise       ; gr:U12|grc_latch[0]              ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; ir:U5|instruction[10] ; Fall       ; gr:U12|grc_latch[0]              ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; ir:U5|instruction[10] ; Rise       ; gr:U12|grc_latch[1]              ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; ir:U5|instruction[10] ; Fall       ; gr:U12|grc_latch[1]              ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; ir:U5|instruction[10] ; Rise       ; gr:U12|grc_latch[2]              ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; ir:U5|instruction[10] ; Fall       ; gr:U12|grc_latch[2]              ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; ir:U5|instruction[10] ; Rise       ; gr:U12|grc_latch[3]              ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; ir:U5|instruction[10] ; Fall       ; gr:U12|grc_latch[3]              ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; ir:U5|instruction[10] ; Rise       ; gr:U12|grc_latch[4]              ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; ir:U5|instruction[10] ; Fall       ; gr:U12|grc_latch[4]              ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; ir:U5|instruction[10] ; Rise       ; gr:U12|grc_latch[5]              ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; ir:U5|instruction[10] ; Fall       ; gr:U12|grc_latch[5]              ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; ir:U5|instruction[10] ; Rise       ; gr:U12|grc_latch[6]              ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; ir:U5|instruction[10] ; Fall       ; gr:U12|grc_latch[6]              ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; ir:U5|instruction[10] ; Rise       ; gr:U12|grc_latch[7]              ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; ir:U5|instruction[10] ; Fall       ; gr:U12|grc_latch[7]              ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; ir:U5|instruction[10] ; Rise       ; gr:U12|grd_latch[0]              ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; ir:U5|instruction[10] ; Rise       ; gr:U12|grd_latch[1]              ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; ir:U5|instruction[10] ; Rise       ; gr:U12|grd_latch[2]              ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; ir:U5|instruction[10] ; Rise       ; gr:U12|grd_latch[3]              ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; ir:U5|instruction[10] ; Rise       ; gr:U12|grd_latch[4]              ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; ir:U5|instruction[10] ; Rise       ; gr:U12|grd_latch[5]              ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; ir:U5|instruction[10] ; Rise       ; gr:U12|grd_latch[6]              ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; ir:U5|instruction[10] ; Rise       ; gr:U12|grd_latch[7]              ;
; -0.095 ; 0.125        ; 0.220          ; High Pulse Width ; ir:U5|instruction[10] ; Fall       ; gr:U12|gra_latch[1]              ;
; -0.095 ; 0.125        ; 0.220          ; High Pulse Width ; ir:U5|instruction[10] ; Fall       ; gr:U12|gra_latch[2]              ;
; -0.095 ; 0.125        ; 0.220          ; High Pulse Width ; ir:U5|instruction[10] ; Fall       ; gr:U12|gra_latch[3]              ;
; -0.095 ; 0.125        ; 0.220          ; High Pulse Width ; ir:U5|instruction[10] ; Fall       ; gr:U12|gra_latch[4]              ;
; -0.094 ; 0.126        ; 0.220          ; High Pulse Width ; ir:U5|instruction[10] ; Fall       ; gr:U12|gra_latch[5]              ;
; -0.094 ; 0.126        ; 0.220          ; High Pulse Width ; ir:U5|instruction[10] ; Fall       ; gr:U12|gra_latch[7]              ;
; -0.093 ; 0.127        ; 0.220          ; High Pulse Width ; ir:U5|instruction[10] ; Fall       ; gr:U12|gra_latch[0]              ;
; -0.093 ; 0.127        ; 0.220          ; High Pulse Width ; ir:U5|instruction[10] ; Fall       ; gr:U12|gra_latch[6]              ;
; -0.078 ; 0.142        ; 0.220          ; High Pulse Width ; ir:U5|instruction[10] ; Rise       ; gr:U12|grd_latch[5]              ;
; -0.078 ; 0.142        ; 0.220          ; High Pulse Width ; ir:U5|instruction[10] ; Rise       ; gr:U12|grd_latch[7]              ;
; -0.077 ; 0.143        ; 0.220          ; High Pulse Width ; ir:U5|instruction[10] ; Rise       ; gr:U12|grd_latch[0]              ;
; -0.077 ; 0.143        ; 0.220          ; High Pulse Width ; ir:U5|instruction[10] ; Rise       ; gr:U12|grd_latch[1]              ;
; -0.077 ; 0.143        ; 0.220          ; High Pulse Width ; ir:U5|instruction[10] ; Rise       ; gr:U12|grd_latch[2]              ;
; -0.077 ; 0.143        ; 0.220          ; High Pulse Width ; ir:U5|instruction[10] ; Rise       ; gr:U12|grd_latch[3]              ;
; -0.077 ; 0.143        ; 0.220          ; High Pulse Width ; ir:U5|instruction[10] ; Rise       ; gr:U12|grd_latch[4]              ;
; -0.077 ; 0.143        ; 0.220          ; High Pulse Width ; ir:U5|instruction[10] ; Rise       ; gr:U12|grd_latch[6]              ;
; 0.143  ; 0.363        ; 0.220          ; High Pulse Width ; ir:U5|instruction[10] ; Rise       ; gr:U12|grb_latch[5]              ;
; 0.143  ; 0.363        ; 0.220          ; High Pulse Width ; ir:U5|instruction[10] ; Rise       ; gr:U12|grb_latch[7]              ;
; 0.144  ; 0.364        ; 0.220          ; High Pulse Width ; ir:U5|instruction[10] ; Rise       ; gr:U12|grb_latch[0]              ;
; 0.144  ; 0.364        ; 0.220          ; High Pulse Width ; ir:U5|instruction[10] ; Rise       ; gr:U12|grb_latch[2]              ;
; 0.144  ; 0.364        ; 0.220          ; High Pulse Width ; ir:U5|instruction[10] ; Rise       ; gr:U12|grb_latch[4]              ;
; 0.144  ; 0.364        ; 0.220          ; High Pulse Width ; ir:U5|instruction[10] ; Rise       ; gr:U12|grb_latch[6]              ;
; 0.145  ; 0.365        ; 0.220          ; High Pulse Width ; ir:U5|instruction[10] ; Rise       ; gr:U12|grb_latch[1]              ;
; 0.145  ; 0.365        ; 0.220          ; High Pulse Width ; ir:U5|instruction[10] ; Rise       ; gr:U12|grb_latch[3]              ;
; 0.154  ; 0.154        ; 0.000          ; High Pulse Width ; ir:U5|instruction[10] ; Fall       ; U11|grc_grwt[0]~clkctrl|inclk[0] ;
; 0.154  ; 0.154        ; 0.000          ; High Pulse Width ; ir:U5|instruction[10] ; Fall       ; U11|grc_grwt[0]~clkctrl|outclk   ;
; 0.169  ; 0.389        ; 0.220          ; High Pulse Width ; ir:U5|instruction[10] ; Fall       ; gr:U12|grc_latch[0]              ;
; 0.169  ; 0.389        ; 0.220          ; High Pulse Width ; ir:U5|instruction[10] ; Fall       ; gr:U12|grc_latch[1]              ;
; 0.169  ; 0.389        ; 0.220          ; High Pulse Width ; ir:U5|instruction[10] ; Fall       ; gr:U12|grc_latch[2]              ;
; 0.169  ; 0.389        ; 0.220          ; High Pulse Width ; ir:U5|instruction[10] ; Fall       ; gr:U12|grc_latch[3]              ;
; 0.169  ; 0.389        ; 0.220          ; High Pulse Width ; ir:U5|instruction[10] ; Fall       ; gr:U12|grc_latch[4]              ;
; 0.169  ; 0.389        ; 0.220          ; High Pulse Width ; ir:U5|instruction[10] ; Fall       ; gr:U12|grc_latch[5]              ;
; 0.169  ; 0.389        ; 0.220          ; High Pulse Width ; ir:U5|instruction[10] ; Fall       ; gr:U12|grc_latch[7]              ;
; 0.170  ; 0.358        ; 0.188          ; Low Pulse Width  ; ir:U5|instruction[10] ; Fall       ; gr:U12|gra_latch[0]              ;
; 0.170  ; 0.358        ; 0.188          ; Low Pulse Width  ; ir:U5|instruction[10] ; Fall       ; gr:U12|gra_latch[6]              ;
; 0.171  ; 0.171        ; 0.000          ; High Pulse Width ; ir:U5|instruction[10] ; Rise       ; U11|grc_grwt[3]~clkctrl|inclk[0] ;
; 0.171  ; 0.171        ; 0.000          ; High Pulse Width ; ir:U5|instruction[10] ; Rise       ; U11|grc_grwt[3]~clkctrl|outclk   ;
; 0.171  ; 0.359        ; 0.188          ; Low Pulse Width  ; ir:U5|instruction[10] ; Fall       ; gr:U12|gra_latch[1]              ;
; 0.171  ; 0.359        ; 0.188          ; Low Pulse Width  ; ir:U5|instruction[10] ; Fall       ; gr:U12|gra_latch[4]              ;
; 0.171  ; 0.359        ; 0.188          ; Low Pulse Width  ; ir:U5|instruction[10] ; Fall       ; gr:U12|gra_latch[5]              ;
; 0.171  ; 0.359        ; 0.188          ; Low Pulse Width  ; ir:U5|instruction[10] ; Fall       ; gr:U12|gra_latch[7]              ;
; 0.171  ; 0.391        ; 0.220          ; High Pulse Width ; ir:U5|instruction[10] ; Fall       ; gr:U12|grc_latch[6]              ;
; 0.172  ; 0.360        ; 0.188          ; Low Pulse Width  ; ir:U5|instruction[10] ; Fall       ; gr:U12|gra_latch[2]              ;
; 0.172  ; 0.360        ; 0.188          ; Low Pulse Width  ; ir:U5|instruction[10] ; Fall       ; gr:U12|gra_latch[3]              ;
; 0.172  ; 0.392        ; 0.220          ; High Pulse Width ; ir:U5|instruction[10] ; Rise       ; gr:U12|grc_latch[4]              ;
; 0.172  ; 0.392        ; 0.220          ; High Pulse Width ; ir:U5|instruction[10] ; Rise       ; gr:U12|grc_latch[5]              ;
; 0.172  ; 0.392        ; 0.220          ; High Pulse Width ; ir:U5|instruction[10] ; Rise       ; gr:U12|grc_latch[7]              ;
; 0.173  ; 0.393        ; 0.220          ; High Pulse Width ; ir:U5|instruction[10] ; Rise       ; gr:U12|grc_latch[0]              ;
; 0.173  ; 0.393        ; 0.220          ; High Pulse Width ; ir:U5|instruction[10] ; Rise       ; gr:U12|grc_latch[1]              ;
; 0.173  ; 0.393        ; 0.220          ; High Pulse Width ; ir:U5|instruction[10] ; Rise       ; gr:U12|grc_latch[2]              ;
; 0.173  ; 0.393        ; 0.220          ; High Pulse Width ; ir:U5|instruction[10] ; Rise       ; gr:U12|grc_latch[3]              ;
; 0.173  ; 0.393        ; 0.220          ; High Pulse Width ; ir:U5|instruction[10] ; Rise       ; gr:U12|grc_latch[6]              ;
+--------+--------------+----------------+------------------+-----------------------+------------+----------------------------------+


+------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'statectrl:U14|enirin_latch'                                                      ;
+--------+--------------+----------------+------------------+----------------------------+------------+------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                      ; Clock Edge ; Target                 ;
+--------+--------------+----------------+------------------+----------------------------+------------+------------------------+
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; statectrl:U14|enirin_latch ; Rise       ; ir:U5|instruction[0]   ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; statectrl:U14|enirin_latch ; Rise       ; ir:U5|instruction[10]  ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; statectrl:U14|enirin_latch ; Rise       ; ir:U5|instruction[11]  ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; statectrl:U14|enirin_latch ; Rise       ; ir:U5|instruction[12]  ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; statectrl:U14|enirin_latch ; Rise       ; ir:U5|instruction[13]  ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; statectrl:U14|enirin_latch ; Rise       ; ir:U5|instruction[14]  ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; statectrl:U14|enirin_latch ; Rise       ; ir:U5|instruction[15]  ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; statectrl:U14|enirin_latch ; Rise       ; ir:U5|instruction[1]   ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; statectrl:U14|enirin_latch ; Rise       ; ir:U5|instruction[2]   ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; statectrl:U14|enirin_latch ; Rise       ; ir:U5|instruction[3]   ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; statectrl:U14|enirin_latch ; Rise       ; ir:U5|instruction[4]   ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; statectrl:U14|enirin_latch ; Rise       ; ir:U5|instruction[5]   ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; statectrl:U14|enirin_latch ; Rise       ; ir:U5|instruction[6]   ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; statectrl:U14|enirin_latch ; Rise       ; ir:U5|instruction[7]   ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; statectrl:U14|enirin_latch ; Rise       ; ir:U5|instruction[8]   ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; statectrl:U14|enirin_latch ; Rise       ; ir:U5|instruction[9]   ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; statectrl:U14|enirin_latch ; Rise       ; ir:U5|state            ;
; 0.124  ; 0.344        ; 0.220          ; High Pulse Width ; statectrl:U14|enirin_latch ; Rise       ; ir:U5|instruction[10]  ;
; 0.156  ; 0.376        ; 0.220          ; High Pulse Width ; statectrl:U14|enirin_latch ; Rise       ; ir:U5|instruction[6]   ;
; 0.166  ; 0.386        ; 0.220          ; High Pulse Width ; statectrl:U14|enirin_latch ; Rise       ; ir:U5|instruction[4]   ;
; 0.166  ; 0.386        ; 0.220          ; High Pulse Width ; statectrl:U14|enirin_latch ; Rise       ; ir:U5|instruction[5]   ;
; 0.166  ; 0.386        ; 0.220          ; High Pulse Width ; statectrl:U14|enirin_latch ; Rise       ; ir:U5|instruction[7]   ;
; 0.182  ; 0.402        ; 0.220          ; High Pulse Width ; statectrl:U14|enirin_latch ; Rise       ; ir:U5|state            ;
; 0.185  ; 0.405        ; 0.220          ; High Pulse Width ; statectrl:U14|enirin_latch ; Rise       ; ir:U5|instruction[11]  ;
; 0.185  ; 0.405        ; 0.220          ; High Pulse Width ; statectrl:U14|enirin_latch ; Rise       ; ir:U5|instruction[12]  ;
; 0.185  ; 0.405        ; 0.220          ; High Pulse Width ; statectrl:U14|enirin_latch ; Rise       ; ir:U5|instruction[13]  ;
; 0.185  ; 0.405        ; 0.220          ; High Pulse Width ; statectrl:U14|enirin_latch ; Rise       ; ir:U5|instruction[14]  ;
; 0.190  ; 0.410        ; 0.220          ; High Pulse Width ; statectrl:U14|enirin_latch ; Rise       ; ir:U5|instruction[0]   ;
; 0.190  ; 0.410        ; 0.220          ; High Pulse Width ; statectrl:U14|enirin_latch ; Rise       ; ir:U5|instruction[1]   ;
; 0.190  ; 0.410        ; 0.220          ; High Pulse Width ; statectrl:U14|enirin_latch ; Rise       ; ir:U5|instruction[2]   ;
; 0.190  ; 0.410        ; 0.220          ; High Pulse Width ; statectrl:U14|enirin_latch ; Rise       ; ir:U5|instruction[3]   ;
; 0.190  ; 0.410        ; 0.220          ; High Pulse Width ; statectrl:U14|enirin_latch ; Rise       ; ir:U5|instruction[8]   ;
; 0.190  ; 0.410        ; 0.220          ; High Pulse Width ; statectrl:U14|enirin_latch ; Rise       ; ir:U5|instruction[9]   ;
; 0.213  ; 0.433        ; 0.220          ; High Pulse Width ; statectrl:U14|enirin_latch ; Rise       ; ir:U5|instruction[15]  ;
; 0.378  ; 0.566        ; 0.188          ; Low Pulse Width  ; statectrl:U14|enirin_latch ; Rise       ; ir:U5|instruction[15]  ;
; 0.393  ; 0.393        ; 0.000          ; High Pulse Width ; statectrl:U14|enirin_latch ; Rise       ; U5|instruction[10]|clk ;
; 0.399  ; 0.587        ; 0.188          ; Low Pulse Width  ; statectrl:U14|enirin_latch ; Rise       ; ir:U5|instruction[0]   ;
; 0.399  ; 0.587        ; 0.188          ; Low Pulse Width  ; statectrl:U14|enirin_latch ; Rise       ; ir:U5|instruction[1]   ;
; 0.399  ; 0.587        ; 0.188          ; Low Pulse Width  ; statectrl:U14|enirin_latch ; Rise       ; ir:U5|instruction[2]   ;
; 0.399  ; 0.587        ; 0.188          ; Low Pulse Width  ; statectrl:U14|enirin_latch ; Rise       ; ir:U5|instruction[3]   ;
; 0.400  ; 0.588        ; 0.188          ; Low Pulse Width  ; statectrl:U14|enirin_latch ; Rise       ; ir:U5|instruction[8]   ;
; 0.400  ; 0.588        ; 0.188          ; Low Pulse Width  ; statectrl:U14|enirin_latch ; Rise       ; ir:U5|instruction[9]   ;
; 0.405  ; 0.593        ; 0.188          ; Low Pulse Width  ; statectrl:U14|enirin_latch ; Rise       ; ir:U5|instruction[11]  ;
; 0.405  ; 0.593        ; 0.188          ; Low Pulse Width  ; statectrl:U14|enirin_latch ; Rise       ; ir:U5|instruction[12]  ;
; 0.405  ; 0.593        ; 0.188          ; Low Pulse Width  ; statectrl:U14|enirin_latch ; Rise       ; ir:U5|instruction[13]  ;
; 0.405  ; 0.593        ; 0.188          ; Low Pulse Width  ; statectrl:U14|enirin_latch ; Rise       ; ir:U5|instruction[14]  ;
; 0.407  ; 0.595        ; 0.188          ; Low Pulse Width  ; statectrl:U14|enirin_latch ; Rise       ; ir:U5|state            ;
; 0.423  ; 0.611        ; 0.188          ; Low Pulse Width  ; statectrl:U14|enirin_latch ; Rise       ; ir:U5|instruction[4]   ;
; 0.423  ; 0.611        ; 0.188          ; Low Pulse Width  ; statectrl:U14|enirin_latch ; Rise       ; ir:U5|instruction[5]   ;
; 0.423  ; 0.611        ; 0.188          ; Low Pulse Width  ; statectrl:U14|enirin_latch ; Rise       ; ir:U5|instruction[7]   ;
; 0.425  ; 0.425        ; 0.000          ; High Pulse Width ; statectrl:U14|enirin_latch ; Rise       ; U5|instruction[6]|clk  ;
; 0.432  ; 0.620        ; 0.188          ; Low Pulse Width  ; statectrl:U14|enirin_latch ; Rise       ; ir:U5|instruction[6]   ;
; 0.435  ; 0.435        ; 0.000          ; High Pulse Width ; statectrl:U14|enirin_latch ; Rise       ; U5|instruction[4]|clk  ;
; 0.435  ; 0.435        ; 0.000          ; High Pulse Width ; statectrl:U14|enirin_latch ; Rise       ; U5|instruction[5]|clk  ;
; 0.435  ; 0.435        ; 0.000          ; High Pulse Width ; statectrl:U14|enirin_latch ; Rise       ; U5|instruction[7]|clk  ;
; 0.451  ; 0.451        ; 0.000          ; High Pulse Width ; statectrl:U14|enirin_latch ; Rise       ; U5|state|clk           ;
; 0.454  ; 0.454        ; 0.000          ; High Pulse Width ; statectrl:U14|enirin_latch ; Rise       ; U5|instruction[11]|clk ;
; 0.454  ; 0.454        ; 0.000          ; High Pulse Width ; statectrl:U14|enirin_latch ; Rise       ; U5|instruction[12]|clk ;
; 0.454  ; 0.454        ; 0.000          ; High Pulse Width ; statectrl:U14|enirin_latch ; Rise       ; U5|instruction[13]|clk ;
; 0.454  ; 0.454        ; 0.000          ; High Pulse Width ; statectrl:U14|enirin_latch ; Rise       ; U5|instruction[14]|clk ;
; 0.459  ; 0.459        ; 0.000          ; High Pulse Width ; statectrl:U14|enirin_latch ; Rise       ; U5|instruction[0]|clk  ;
; 0.459  ; 0.459        ; 0.000          ; High Pulse Width ; statectrl:U14|enirin_latch ; Rise       ; U5|instruction[1]|clk  ;
; 0.459  ; 0.459        ; 0.000          ; High Pulse Width ; statectrl:U14|enirin_latch ; Rise       ; U5|instruction[2]|clk  ;
; 0.459  ; 0.459        ; 0.000          ; High Pulse Width ; statectrl:U14|enirin_latch ; Rise       ; U5|instruction[3]|clk  ;
; 0.459  ; 0.459        ; 0.000          ; High Pulse Width ; statectrl:U14|enirin_latch ; Rise       ; U5|instruction[8]|clk  ;
; 0.459  ; 0.459        ; 0.000          ; High Pulse Width ; statectrl:U14|enirin_latch ; Rise       ; U5|instruction[9]|clk  ;
; 0.462  ; 0.650        ; 0.188          ; Low Pulse Width  ; statectrl:U14|enirin_latch ; Rise       ; ir:U5|instruction[10]  ;
; 0.482  ; 0.482        ; 0.000          ; High Pulse Width ; statectrl:U14|enirin_latch ; Rise       ; U5|instruction[15]|clk ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; statectrl:U14|enirin_latch ; Rise       ; U14|enirin_latch|q     ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; statectrl:U14|enirin_latch ; Rise       ; U14|enirin_latch|q     ;
; 0.518  ; 0.518        ; 0.000          ; Low Pulse Width  ; statectrl:U14|enirin_latch ; Rise       ; U5|instruction[15]|clk ;
; 0.539  ; 0.539        ; 0.000          ; Low Pulse Width  ; statectrl:U14|enirin_latch ; Rise       ; U5|instruction[0]|clk  ;
; 0.539  ; 0.539        ; 0.000          ; Low Pulse Width  ; statectrl:U14|enirin_latch ; Rise       ; U5|instruction[1]|clk  ;
; 0.539  ; 0.539        ; 0.000          ; Low Pulse Width  ; statectrl:U14|enirin_latch ; Rise       ; U5|instruction[2]|clk  ;
; 0.539  ; 0.539        ; 0.000          ; Low Pulse Width  ; statectrl:U14|enirin_latch ; Rise       ; U5|instruction[3]|clk  ;
; 0.540  ; 0.540        ; 0.000          ; Low Pulse Width  ; statectrl:U14|enirin_latch ; Rise       ; U5|instruction[8]|clk  ;
; 0.540  ; 0.540        ; 0.000          ; Low Pulse Width  ; statectrl:U14|enirin_latch ; Rise       ; U5|instruction[9]|clk  ;
; 0.545  ; 0.545        ; 0.000          ; Low Pulse Width  ; statectrl:U14|enirin_latch ; Rise       ; U5|instruction[11]|clk ;
; 0.545  ; 0.545        ; 0.000          ; Low Pulse Width  ; statectrl:U14|enirin_latch ; Rise       ; U5|instruction[12]|clk ;
; 0.545  ; 0.545        ; 0.000          ; Low Pulse Width  ; statectrl:U14|enirin_latch ; Rise       ; U5|instruction[13]|clk ;
; 0.545  ; 0.545        ; 0.000          ; Low Pulse Width  ; statectrl:U14|enirin_latch ; Rise       ; U5|instruction[14]|clk ;
; 0.547  ; 0.547        ; 0.000          ; Low Pulse Width  ; statectrl:U14|enirin_latch ; Rise       ; U5|state|clk           ;
; 0.563  ; 0.563        ; 0.000          ; Low Pulse Width  ; statectrl:U14|enirin_latch ; Rise       ; U5|instruction[4]|clk  ;
; 0.563  ; 0.563        ; 0.000          ; Low Pulse Width  ; statectrl:U14|enirin_latch ; Rise       ; U5|instruction[5]|clk  ;
; 0.563  ; 0.563        ; 0.000          ; Low Pulse Width  ; statectrl:U14|enirin_latch ; Rise       ; U5|instruction[7]|clk  ;
; 0.572  ; 0.572        ; 0.000          ; Low Pulse Width  ; statectrl:U14|enirin_latch ; Rise       ; U5|instruction[6]|clk  ;
; 0.602  ; 0.602        ; 0.000          ; Low Pulse Width  ; statectrl:U14|enirin_latch ; Rise       ; U5|instruction[10]|clk ;
+--------+--------------+----------------+------------------+----------------------------+------------+------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'clk_divider:U1|clk_led'                                                                  ;
+--------+--------------+----------------+------------------+------------------------+------------+------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                  ; Clock Edge ; Target                             ;
+--------+--------------+----------------+------------------+------------------------+------------+------------------------------------+
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; clk_divider:U1|clk_led ; Rise       ; led_encoder:U13|current_led_sel[0] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; clk_divider:U1|clk_led ; Rise       ; led_encoder:U13|current_led_sel[1] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; clk_divider:U1|clk_led ; Rise       ; led_encoder:U13|led_dig_temp[0]    ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; clk_divider:U1|clk_led ; Rise       ; led_encoder:U13|led_dig_temp[1]    ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; clk_divider:U1|clk_led ; Rise       ; led_encoder:U13|led_dig_temp[2]    ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; clk_divider:U1|clk_led ; Rise       ; led_encoder:U13|led_dig_temp[3]    ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; clk_divider:U1|clk_led ; Rise       ; led_encoder:U13|led_dig_temp[4]    ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; clk_divider:U1|clk_led ; Rise       ; led_encoder:U13|led_dig_temp[5]    ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; clk_divider:U1|clk_led ; Rise       ; led_encoder:U13|led_dig_temp[6]    ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; clk_divider:U1|clk_led ; Rise       ; led_encoder:U13|led_dig_temp[7]    ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; clk_divider:U1|clk_led ; Rise       ; led_encoder:U13|led_sel[0]         ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; clk_divider:U1|clk_led ; Rise       ; led_encoder:U13|led_sel[1]         ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; clk_divider:U1|clk_led ; Rise       ; led_encoder:U13|led_sel[2]         ;
; 0.281  ; 0.501        ; 0.220          ; High Pulse Width ; clk_divider:U1|clk_led ; Rise       ; led_encoder:U13|current_led_sel[0] ;
; 0.281  ; 0.501        ; 0.220          ; High Pulse Width ; clk_divider:U1|clk_led ; Rise       ; led_encoder:U13|current_led_sel[1] ;
; 0.281  ; 0.501        ; 0.220          ; High Pulse Width ; clk_divider:U1|clk_led ; Rise       ; led_encoder:U13|led_dig_temp[0]    ;
; 0.281  ; 0.501        ; 0.220          ; High Pulse Width ; clk_divider:U1|clk_led ; Rise       ; led_encoder:U13|led_dig_temp[1]    ;
; 0.281  ; 0.501        ; 0.220          ; High Pulse Width ; clk_divider:U1|clk_led ; Rise       ; led_encoder:U13|led_dig_temp[2]    ;
; 0.281  ; 0.501        ; 0.220          ; High Pulse Width ; clk_divider:U1|clk_led ; Rise       ; led_encoder:U13|led_dig_temp[3]    ;
; 0.281  ; 0.501        ; 0.220          ; High Pulse Width ; clk_divider:U1|clk_led ; Rise       ; led_encoder:U13|led_dig_temp[4]    ;
; 0.281  ; 0.501        ; 0.220          ; High Pulse Width ; clk_divider:U1|clk_led ; Rise       ; led_encoder:U13|led_dig_temp[5]    ;
; 0.281  ; 0.501        ; 0.220          ; High Pulse Width ; clk_divider:U1|clk_led ; Rise       ; led_encoder:U13|led_dig_temp[6]    ;
; 0.281  ; 0.501        ; 0.220          ; High Pulse Width ; clk_divider:U1|clk_led ; Rise       ; led_encoder:U13|led_dig_temp[7]    ;
; 0.281  ; 0.501        ; 0.220          ; High Pulse Width ; clk_divider:U1|clk_led ; Rise       ; led_encoder:U13|led_sel[0]         ;
; 0.281  ; 0.501        ; 0.220          ; High Pulse Width ; clk_divider:U1|clk_led ; Rise       ; led_encoder:U13|led_sel[1]         ;
; 0.281  ; 0.501        ; 0.220          ; High Pulse Width ; clk_divider:U1|clk_led ; Rise       ; led_encoder:U13|led_sel[2]         ;
; 0.310  ; 0.498        ; 0.188          ; Low Pulse Width  ; clk_divider:U1|clk_led ; Rise       ; led_encoder:U13|current_led_sel[0] ;
; 0.310  ; 0.498        ; 0.188          ; Low Pulse Width  ; clk_divider:U1|clk_led ; Rise       ; led_encoder:U13|current_led_sel[1] ;
; 0.310  ; 0.498        ; 0.188          ; Low Pulse Width  ; clk_divider:U1|clk_led ; Rise       ; led_encoder:U13|led_dig_temp[0]    ;
; 0.310  ; 0.498        ; 0.188          ; Low Pulse Width  ; clk_divider:U1|clk_led ; Rise       ; led_encoder:U13|led_dig_temp[1]    ;
; 0.310  ; 0.498        ; 0.188          ; Low Pulse Width  ; clk_divider:U1|clk_led ; Rise       ; led_encoder:U13|led_dig_temp[2]    ;
; 0.310  ; 0.498        ; 0.188          ; Low Pulse Width  ; clk_divider:U1|clk_led ; Rise       ; led_encoder:U13|led_dig_temp[3]    ;
; 0.310  ; 0.498        ; 0.188          ; Low Pulse Width  ; clk_divider:U1|clk_led ; Rise       ; led_encoder:U13|led_dig_temp[4]    ;
; 0.310  ; 0.498        ; 0.188          ; Low Pulse Width  ; clk_divider:U1|clk_led ; Rise       ; led_encoder:U13|led_dig_temp[5]    ;
; 0.310  ; 0.498        ; 0.188          ; Low Pulse Width  ; clk_divider:U1|clk_led ; Rise       ; led_encoder:U13|led_dig_temp[6]    ;
; 0.310  ; 0.498        ; 0.188          ; Low Pulse Width  ; clk_divider:U1|clk_led ; Rise       ; led_encoder:U13|led_dig_temp[7]    ;
; 0.310  ; 0.498        ; 0.188          ; Low Pulse Width  ; clk_divider:U1|clk_led ; Rise       ; led_encoder:U13|led_sel[0]         ;
; 0.310  ; 0.498        ; 0.188          ; Low Pulse Width  ; clk_divider:U1|clk_led ; Rise       ; led_encoder:U13|led_sel[1]         ;
; 0.310  ; 0.498        ; 0.188          ; Low Pulse Width  ; clk_divider:U1|clk_led ; Rise       ; led_encoder:U13|led_sel[2]         ;
; 0.449  ; 0.449        ; 0.000          ; Low Pulse Width  ; clk_divider:U1|clk_led ; Rise       ; U13|current_led_sel[0]|clk         ;
; 0.449  ; 0.449        ; 0.000          ; Low Pulse Width  ; clk_divider:U1|clk_led ; Rise       ; U13|current_led_sel[1]|clk         ;
; 0.449  ; 0.449        ; 0.000          ; Low Pulse Width  ; clk_divider:U1|clk_led ; Rise       ; U13|led_dig_temp[0]|clk            ;
; 0.449  ; 0.449        ; 0.000          ; Low Pulse Width  ; clk_divider:U1|clk_led ; Rise       ; U13|led_dig_temp[1]|clk            ;
; 0.449  ; 0.449        ; 0.000          ; Low Pulse Width  ; clk_divider:U1|clk_led ; Rise       ; U13|led_dig_temp[2]|clk            ;
; 0.449  ; 0.449        ; 0.000          ; Low Pulse Width  ; clk_divider:U1|clk_led ; Rise       ; U13|led_dig_temp[3]|clk            ;
; 0.449  ; 0.449        ; 0.000          ; Low Pulse Width  ; clk_divider:U1|clk_led ; Rise       ; U13|led_dig_temp[4]|clk            ;
; 0.449  ; 0.449        ; 0.000          ; Low Pulse Width  ; clk_divider:U1|clk_led ; Rise       ; U13|led_dig_temp[5]|clk            ;
; 0.449  ; 0.449        ; 0.000          ; Low Pulse Width  ; clk_divider:U1|clk_led ; Rise       ; U13|led_dig_temp[6]|clk            ;
; 0.449  ; 0.449        ; 0.000          ; Low Pulse Width  ; clk_divider:U1|clk_led ; Rise       ; U13|led_dig_temp[7]|clk            ;
; 0.449  ; 0.449        ; 0.000          ; Low Pulse Width  ; clk_divider:U1|clk_led ; Rise       ; U13|led_sel[0]|clk                 ;
; 0.449  ; 0.449        ; 0.000          ; Low Pulse Width  ; clk_divider:U1|clk_led ; Rise       ; U13|led_sel[1]|clk                 ;
; 0.449  ; 0.449        ; 0.000          ; Low Pulse Width  ; clk_divider:U1|clk_led ; Rise       ; U13|led_sel[2]|clk                 ;
; 0.470  ; 0.470        ; 0.000          ; Low Pulse Width  ; clk_divider:U1|clk_led ; Rise       ; U1|clk_led~clkctrl|inclk[0]        ;
; 0.470  ; 0.470        ; 0.000          ; Low Pulse Width  ; clk_divider:U1|clk_led ; Rise       ; U1|clk_led~clkctrl|outclk          ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk_divider:U1|clk_led ; Rise       ; U1|clk_led|q                       ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk_divider:U1|clk_led ; Rise       ; U1|clk_led|q                       ;
; 0.529  ; 0.529        ; 0.000          ; High Pulse Width ; clk_divider:U1|clk_led ; Rise       ; U1|clk_led~clkctrl|inclk[0]        ;
; 0.529  ; 0.529        ; 0.000          ; High Pulse Width ; clk_divider:U1|clk_led ; Rise       ; U1|clk_led~clkctrl|outclk          ;
; 0.549  ; 0.549        ; 0.000          ; High Pulse Width ; clk_divider:U1|clk_led ; Rise       ; U13|current_led_sel[0]|clk         ;
; 0.549  ; 0.549        ; 0.000          ; High Pulse Width ; clk_divider:U1|clk_led ; Rise       ; U13|current_led_sel[1]|clk         ;
; 0.549  ; 0.549        ; 0.000          ; High Pulse Width ; clk_divider:U1|clk_led ; Rise       ; U13|led_dig_temp[0]|clk            ;
; 0.549  ; 0.549        ; 0.000          ; High Pulse Width ; clk_divider:U1|clk_led ; Rise       ; U13|led_dig_temp[1]|clk            ;
; 0.549  ; 0.549        ; 0.000          ; High Pulse Width ; clk_divider:U1|clk_led ; Rise       ; U13|led_dig_temp[2]|clk            ;
; 0.549  ; 0.549        ; 0.000          ; High Pulse Width ; clk_divider:U1|clk_led ; Rise       ; U13|led_dig_temp[3]|clk            ;
; 0.549  ; 0.549        ; 0.000          ; High Pulse Width ; clk_divider:U1|clk_led ; Rise       ; U13|led_dig_temp[4]|clk            ;
; 0.549  ; 0.549        ; 0.000          ; High Pulse Width ; clk_divider:U1|clk_led ; Rise       ; U13|led_dig_temp[5]|clk            ;
; 0.549  ; 0.549        ; 0.000          ; High Pulse Width ; clk_divider:U1|clk_led ; Rise       ; U13|led_dig_temp[6]|clk            ;
; 0.549  ; 0.549        ; 0.000          ; High Pulse Width ; clk_divider:U1|clk_led ; Rise       ; U13|led_dig_temp[7]|clk            ;
; 0.549  ; 0.549        ; 0.000          ; High Pulse Width ; clk_divider:U1|clk_led ; Rise       ; U13|led_sel[0]|clk                 ;
; 0.549  ; 0.549        ; 0.000          ; High Pulse Width ; clk_divider:U1|clk_led ; Rise       ; U13|led_sel[1]|clk                 ;
; 0.549  ; 0.549        ; 0.000          ; High Pulse Width ; clk_divider:U1|clk_led ; Rise       ; U13|led_sel[2]|clk                 ;
+--------+--------------+----------------+------------------+------------------------+------------+------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'statectrl:U14|enalu_latch'                                                                   ;
+--------+--------------+----------------+------------------+---------------------------+------------+-------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                     ; Clock Edge ; Target                              ;
+--------+--------------+----------------+------------------+---------------------------+------------+-------------------------------------+
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; statectrl:U14|enalu_latch ; Rise       ; alu:U8|alu_result_latch[0]          ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; statectrl:U14|enalu_latch ; Rise       ; alu:U8|alu_result_latch[1]          ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; statectrl:U14|enalu_latch ; Rise       ; alu:U8|alu_result_latch[2]          ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; statectrl:U14|enalu_latch ; Rise       ; alu:U8|alu_result_latch[3]          ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; statectrl:U14|enalu_latch ; Rise       ; alu:U8|alu_result_latch[4]          ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; statectrl:U14|enalu_latch ; Rise       ; alu:U8|alu_result_latch[5]          ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; statectrl:U14|enalu_latch ; Rise       ; alu:U8|alu_result_latch[6]          ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; statectrl:U14|enalu_latch ; Rise       ; alu:U8|alu_result_latch[7]          ;
; 0.167  ; 0.387        ; 0.220          ; High Pulse Width ; statectrl:U14|enalu_latch ; Rise       ; alu:U8|alu_result_latch[3]          ;
; 0.173  ; 0.393        ; 0.220          ; High Pulse Width ; statectrl:U14|enalu_latch ; Rise       ; alu:U8|alu_result_latch[5]          ;
; 0.173  ; 0.393        ; 0.220          ; High Pulse Width ; statectrl:U14|enalu_latch ; Rise       ; alu:U8|alu_result_latch[6]          ;
; 0.194  ; 0.414        ; 0.220          ; High Pulse Width ; statectrl:U14|enalu_latch ; Rise       ; alu:U8|alu_result_latch[7]          ;
; 0.196  ; 0.416        ; 0.220          ; High Pulse Width ; statectrl:U14|enalu_latch ; Rise       ; alu:U8|alu_result_latch[4]          ;
; 0.205  ; 0.425        ; 0.220          ; High Pulse Width ; statectrl:U14|enalu_latch ; Rise       ; alu:U8|alu_result_latch[0]          ;
; 0.205  ; 0.425        ; 0.220          ; High Pulse Width ; statectrl:U14|enalu_latch ; Rise       ; alu:U8|alu_result_latch[1]          ;
; 0.205  ; 0.425        ; 0.220          ; High Pulse Width ; statectrl:U14|enalu_latch ; Rise       ; alu:U8|alu_result_latch[2]          ;
; 0.259  ; 0.259        ; 0.000          ; Low Pulse Width  ; statectrl:U14|enalu_latch ; Fall       ; dbufferb:U10|data_latch[4]          ;
; 0.260  ; 0.260        ; 0.000          ; Low Pulse Width  ; statectrl:U14|enalu_latch ; Fall       ; dbufferb:U10|data_latch[5]          ;
; 0.260  ; 0.260        ; 0.000          ; Low Pulse Width  ; statectrl:U14|enalu_latch ; Fall       ; dbufferb:U10|data_latch[7]          ;
; 0.262  ; 0.262        ; 0.000          ; Low Pulse Width  ; statectrl:U14|enalu_latch ; Fall       ; dbufferb:U10|data_latch[0]          ;
; 0.263  ; 0.263        ; 0.000          ; Low Pulse Width  ; statectrl:U14|enalu_latch ; Fall       ; dbufferb:U10|data_latch[1]          ;
; 0.263  ; 0.263        ; 0.000          ; Low Pulse Width  ; statectrl:U14|enalu_latch ; Fall       ; dbufferb:U10|data_latch[3]          ;
; 0.265  ; 0.265        ; 0.000          ; Low Pulse Width  ; statectrl:U14|enalu_latch ; Fall       ; dbufferb:U10|data_latch[6]          ;
; 0.279  ; 0.279        ; 0.000          ; Low Pulse Width  ; statectrl:U14|enalu_latch ; Fall       ; dbufferb:U10|data_latch[2]          ;
; 0.297  ; 0.297        ; 0.000          ; High Pulse Width ; statectrl:U14|enalu_latch ; Rise       ; U10|data_latch[4]|datad             ;
; 0.298  ; 0.298        ; 0.000          ; High Pulse Width ; statectrl:U14|enalu_latch ; Rise       ; U10|data_latch[5]|datad             ;
; 0.298  ; 0.298        ; 0.000          ; High Pulse Width ; statectrl:U14|enalu_latch ; Rise       ; U10|data_latch[7]|datad             ;
; 0.299  ; 0.299        ; 0.000          ; High Pulse Width ; statectrl:U14|enalu_latch ; Rise       ; U10|data_latch[7]~1clkctrl|inclk[0] ;
; 0.299  ; 0.299        ; 0.000          ; High Pulse Width ; statectrl:U14|enalu_latch ; Rise       ; U10|data_latch[7]~1clkctrl|outclk   ;
; 0.300  ; 0.300        ; 0.000          ; High Pulse Width ; statectrl:U14|enalu_latch ; Rise       ; U10|data_latch[0]|datad             ;
; 0.301  ; 0.301        ; 0.000          ; High Pulse Width ; statectrl:U14|enalu_latch ; Rise       ; U10|data_latch[1]|datad             ;
; 0.301  ; 0.301        ; 0.000          ; High Pulse Width ; statectrl:U14|enalu_latch ; Rise       ; U10|data_latch[3]|datad             ;
; 0.305  ; 0.305        ; 0.000          ; High Pulse Width ; statectrl:U14|enalu_latch ; Rise       ; U10|data_latch[6]|datab             ;
; 0.314  ; 0.314        ; 0.000          ; High Pulse Width ; statectrl:U14|enalu_latch ; Rise       ; U10|data_latch[2]|dataa             ;
; 0.368  ; 0.368        ; 0.000          ; Low Pulse Width  ; statectrl:U14|enalu_latch ; Fall       ; alu:U8|zero_flag_latch              ;
; 0.385  ; 0.573        ; 0.188          ; Low Pulse Width  ; statectrl:U14|enalu_latch ; Rise       ; alu:U8|alu_result_latch[0]          ;
; 0.385  ; 0.573        ; 0.188          ; Low Pulse Width  ; statectrl:U14|enalu_latch ; Rise       ; alu:U8|alu_result_latch[1]          ;
; 0.385  ; 0.573        ; 0.188          ; Low Pulse Width  ; statectrl:U14|enalu_latch ; Rise       ; alu:U8|alu_result_latch[2]          ;
; 0.393  ; 0.581        ; 0.188          ; Low Pulse Width  ; statectrl:U14|enalu_latch ; Rise       ; alu:U8|alu_result_latch[4]          ;
; 0.396  ; 0.584        ; 0.188          ; Low Pulse Width  ; statectrl:U14|enalu_latch ; Rise       ; alu:U8|alu_result_latch[7]          ;
; 0.402  ; 0.402        ; 0.000          ; High Pulse Width ; statectrl:U14|enalu_latch ; Rise       ; U10|data_latch[7]~1|combout         ;
; 0.406  ; 0.406        ; 0.000          ; High Pulse Width ; statectrl:U14|enalu_latch ; Rise       ; U8|zero_flag_latch|datad            ;
; 0.416  ; 0.604        ; 0.188          ; Low Pulse Width  ; statectrl:U14|enalu_latch ; Rise       ; alu:U8|alu_result_latch[5]          ;
; 0.416  ; 0.604        ; 0.188          ; Low Pulse Width  ; statectrl:U14|enalu_latch ; Rise       ; alu:U8|alu_result_latch[6]          ;
; 0.421  ; 0.609        ; 0.188          ; Low Pulse Width  ; statectrl:U14|enalu_latch ; Rise       ; alu:U8|alu_result_latch[3]          ;
; 0.436  ; 0.436        ; 0.000          ; High Pulse Width ; statectrl:U14|enalu_latch ; Rise       ; U8|alu_result_latch[3]|clk          ;
; 0.440  ; 0.440        ; 0.000          ; High Pulse Width ; statectrl:U14|enalu_latch ; Rise       ; U10|data_latch[7]~1|datad           ;
; 0.442  ; 0.442        ; 0.000          ; High Pulse Width ; statectrl:U14|enalu_latch ; Rise       ; U8|alu_result_latch[5]|clk          ;
; 0.442  ; 0.442        ; 0.000          ; High Pulse Width ; statectrl:U14|enalu_latch ; Rise       ; U8|alu_result_latch[6]|clk          ;
; 0.463  ; 0.463        ; 0.000          ; High Pulse Width ; statectrl:U14|enalu_latch ; Rise       ; U8|alu_result_latch[7]|clk          ;
; 0.465  ; 0.465        ; 0.000          ; High Pulse Width ; statectrl:U14|enalu_latch ; Rise       ; U8|alu_result_latch[4]|clk          ;
; 0.474  ; 0.474        ; 0.000          ; High Pulse Width ; statectrl:U14|enalu_latch ; Rise       ; U8|alu_result_latch[0]|clk          ;
; 0.474  ; 0.474        ; 0.000          ; High Pulse Width ; statectrl:U14|enalu_latch ; Rise       ; U8|alu_result_latch[1]|clk          ;
; 0.474  ; 0.474        ; 0.000          ; High Pulse Width ; statectrl:U14|enalu_latch ; Rise       ; U8|alu_result_latch[2]|clk          ;
; 0.485  ; 0.485        ; 0.000          ; High Pulse Width ; statectrl:U14|enalu_latch ; Rise       ; U8|process_1~1|combout              ;
; 0.493  ; 0.493        ; 0.000          ; High Pulse Width ; statectrl:U14|enalu_latch ; Rise       ; U8|process_1~1|datac                ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; statectrl:U14|enalu_latch ; Rise       ; U14|enalu_latch|q                   ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; statectrl:U14|enalu_latch ; Rise       ; U14|enalu_latch|q                   ;
; 0.506  ; 0.506        ; 0.000          ; Low Pulse Width  ; statectrl:U14|enalu_latch ; Rise       ; U8|process_1~1|datac                ;
; 0.514  ; 0.514        ; 0.000          ; Low Pulse Width  ; statectrl:U14|enalu_latch ; Rise       ; U8|process_1~1|combout              ;
; 0.525  ; 0.525        ; 0.000          ; Low Pulse Width  ; statectrl:U14|enalu_latch ; Rise       ; U8|alu_result_latch[0]|clk          ;
; 0.525  ; 0.525        ; 0.000          ; Low Pulse Width  ; statectrl:U14|enalu_latch ; Rise       ; U8|alu_result_latch[1]|clk          ;
; 0.525  ; 0.525        ; 0.000          ; Low Pulse Width  ; statectrl:U14|enalu_latch ; Rise       ; U8|alu_result_latch[2]|clk          ;
; 0.533  ; 0.533        ; 0.000          ; Low Pulse Width  ; statectrl:U14|enalu_latch ; Rise       ; U8|alu_result_latch[4]|clk          ;
; 0.536  ; 0.536        ; 0.000          ; Low Pulse Width  ; statectrl:U14|enalu_latch ; Rise       ; U8|alu_result_latch[7]|clk          ;
; 0.556  ; 0.556        ; 0.000          ; Low Pulse Width  ; statectrl:U14|enalu_latch ; Rise       ; U8|alu_result_latch[5]|clk          ;
; 0.556  ; 0.556        ; 0.000          ; Low Pulse Width  ; statectrl:U14|enalu_latch ; Rise       ; U8|alu_result_latch[6]|clk          ;
; 0.557  ; 0.557        ; 0.000          ; Low Pulse Width  ; statectrl:U14|enalu_latch ; Rise       ; U10|data_latch[7]~1|datad           ;
; 0.561  ; 0.561        ; 0.000          ; Low Pulse Width  ; statectrl:U14|enalu_latch ; Rise       ; U8|alu_result_latch[3]|clk          ;
; 0.590  ; 0.590        ; 0.000          ; Low Pulse Width  ; statectrl:U14|enalu_latch ; Rise       ; U8|zero_flag_latch|datad            ;
; 0.594  ; 0.594        ; 0.000          ; Low Pulse Width  ; statectrl:U14|enalu_latch ; Rise       ; U10|data_latch[7]~1|combout         ;
; 0.627  ; 0.627        ; 0.000          ; High Pulse Width ; statectrl:U14|enalu_latch ; Fall       ; alu:U8|zero_flag_latch              ;
; 0.678  ; 0.678        ; 0.000          ; Low Pulse Width  ; statectrl:U14|enalu_latch ; Rise       ; U10|data_latch[2]|dataa             ;
; 0.687  ; 0.687        ; 0.000          ; Low Pulse Width  ; statectrl:U14|enalu_latch ; Rise       ; U10|data_latch[6]|datab             ;
; 0.691  ; 0.691        ; 0.000          ; Low Pulse Width  ; statectrl:U14|enalu_latch ; Rise       ; U10|data_latch[1]|datad             ;
; 0.691  ; 0.691        ; 0.000          ; Low Pulse Width  ; statectrl:U14|enalu_latch ; Rise       ; U10|data_latch[3]|datad             ;
; 0.692  ; 0.692        ; 0.000          ; Low Pulse Width  ; statectrl:U14|enalu_latch ; Rise       ; U10|data_latch[0]|datad             ;
; 0.693  ; 0.693        ; 0.000          ; Low Pulse Width  ; statectrl:U14|enalu_latch ; Rise       ; U10|data_latch[7]~1clkctrl|inclk[0] ;
; 0.693  ; 0.693        ; 0.000          ; Low Pulse Width  ; statectrl:U14|enalu_latch ; Rise       ; U10|data_latch[7]~1clkctrl|outclk   ;
; 0.694  ; 0.694        ; 0.000          ; Low Pulse Width  ; statectrl:U14|enalu_latch ; Rise       ; U10|data_latch[4]|datad             ;
; 0.694  ; 0.694        ; 0.000          ; Low Pulse Width  ; statectrl:U14|enalu_latch ; Rise       ; U10|data_latch[5]|datad             ;
; 0.694  ; 0.694        ; 0.000          ; Low Pulse Width  ; statectrl:U14|enalu_latch ; Rise       ; U10|data_latch[7]|datad             ;
; 0.718  ; 0.718        ; 0.000          ; High Pulse Width ; statectrl:U14|enalu_latch ; Fall       ; dbufferb:U10|data_latch[2]          ;
; 0.728  ; 0.728        ; 0.000          ; High Pulse Width ; statectrl:U14|enalu_latch ; Fall       ; dbufferb:U10|data_latch[1]          ;
; 0.728  ; 0.728        ; 0.000          ; High Pulse Width ; statectrl:U14|enalu_latch ; Fall       ; dbufferb:U10|data_latch[3]          ;
; 0.729  ; 0.729        ; 0.000          ; High Pulse Width ; statectrl:U14|enalu_latch ; Fall       ; dbufferb:U10|data_latch[0]          ;
; 0.729  ; 0.729        ; 0.000          ; High Pulse Width ; statectrl:U14|enalu_latch ; Fall       ; dbufferb:U10|data_latch[6]          ;
; 0.731  ; 0.731        ; 0.000          ; High Pulse Width ; statectrl:U14|enalu_latch ; Fall       ; dbufferb:U10|data_latch[4]          ;
; 0.731  ; 0.731        ; 0.000          ; High Pulse Width ; statectrl:U14|enalu_latch ; Fall       ; dbufferb:U10|data_latch[5]          ;
; 0.731  ; 0.731        ; 0.000          ; High Pulse Width ; statectrl:U14|enalu_latch ; Fall       ; dbufferb:U10|data_latch[7]          ;
+--------+--------------+----------------+------------------+---------------------------+------------+-------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'statectrl:U14|nextn_latch'                                                    ;
+--------+--------------+----------------+------------------+---------------------------+------------+----------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                     ; Clock Edge ; Target               ;
+--------+--------------+----------------+------------------+---------------------------+------------+----------------------+
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; statectrl:U14|nextn_latch ; Rise       ; pc:U7|addr_latch[0]  ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; statectrl:U14|nextn_latch ; Rise       ; pc:U7|addr_latch[1]  ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; statectrl:U14|nextn_latch ; Rise       ; pc:U7|addr_latch[2]  ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; statectrl:U14|nextn_latch ; Rise       ; pc:U7|addr_latch[3]  ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; statectrl:U14|nextn_latch ; Rise       ; pc:U7|addr_latch[4]  ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; statectrl:U14|nextn_latch ; Rise       ; pc:U7|addr_latch[5]  ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; statectrl:U14|nextn_latch ; Rise       ; pc:U7|addr_latch[6]  ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; statectrl:U14|nextn_latch ; Rise       ; pc:U7|addr_latch[7]  ;
; 0.198  ; 0.418        ; 0.220          ; High Pulse Width ; statectrl:U14|nextn_latch ; Rise       ; pc:U7|addr_latch[0]  ;
; 0.198  ; 0.418        ; 0.220          ; High Pulse Width ; statectrl:U14|nextn_latch ; Rise       ; pc:U7|addr_latch[1]  ;
; 0.198  ; 0.418        ; 0.220          ; High Pulse Width ; statectrl:U14|nextn_latch ; Rise       ; pc:U7|addr_latch[2]  ;
; 0.198  ; 0.418        ; 0.220          ; High Pulse Width ; statectrl:U14|nextn_latch ; Rise       ; pc:U7|addr_latch[3]  ;
; 0.198  ; 0.418        ; 0.220          ; High Pulse Width ; statectrl:U14|nextn_latch ; Rise       ; pc:U7|addr_latch[4]  ;
; 0.198  ; 0.418        ; 0.220          ; High Pulse Width ; statectrl:U14|nextn_latch ; Rise       ; pc:U7|addr_latch[5]  ;
; 0.198  ; 0.418        ; 0.220          ; High Pulse Width ; statectrl:U14|nextn_latch ; Rise       ; pc:U7|addr_latch[6]  ;
; 0.198  ; 0.418        ; 0.220          ; High Pulse Width ; statectrl:U14|nextn_latch ; Rise       ; pc:U7|addr_latch[7]  ;
; 0.391  ; 0.579        ; 0.188          ; Low Pulse Width  ; statectrl:U14|nextn_latch ; Rise       ; pc:U7|addr_latch[0]  ;
; 0.391  ; 0.579        ; 0.188          ; Low Pulse Width  ; statectrl:U14|nextn_latch ; Rise       ; pc:U7|addr_latch[1]  ;
; 0.391  ; 0.579        ; 0.188          ; Low Pulse Width  ; statectrl:U14|nextn_latch ; Rise       ; pc:U7|addr_latch[2]  ;
; 0.391  ; 0.579        ; 0.188          ; Low Pulse Width  ; statectrl:U14|nextn_latch ; Rise       ; pc:U7|addr_latch[3]  ;
; 0.391  ; 0.579        ; 0.188          ; Low Pulse Width  ; statectrl:U14|nextn_latch ; Rise       ; pc:U7|addr_latch[4]  ;
; 0.391  ; 0.579        ; 0.188          ; Low Pulse Width  ; statectrl:U14|nextn_latch ; Rise       ; pc:U7|addr_latch[5]  ;
; 0.391  ; 0.579        ; 0.188          ; Low Pulse Width  ; statectrl:U14|nextn_latch ; Rise       ; pc:U7|addr_latch[6]  ;
; 0.391  ; 0.579        ; 0.188          ; Low Pulse Width  ; statectrl:U14|nextn_latch ; Rise       ; pc:U7|addr_latch[7]  ;
; 0.467  ; 0.467        ; 0.000          ; High Pulse Width ; statectrl:U14|nextn_latch ; Rise       ; U7|addr_latch[0]|clk ;
; 0.467  ; 0.467        ; 0.000          ; High Pulse Width ; statectrl:U14|nextn_latch ; Rise       ; U7|addr_latch[1]|clk ;
; 0.467  ; 0.467        ; 0.000          ; High Pulse Width ; statectrl:U14|nextn_latch ; Rise       ; U7|addr_latch[2]|clk ;
; 0.467  ; 0.467        ; 0.000          ; High Pulse Width ; statectrl:U14|nextn_latch ; Rise       ; U7|addr_latch[3]|clk ;
; 0.467  ; 0.467        ; 0.000          ; High Pulse Width ; statectrl:U14|nextn_latch ; Rise       ; U7|addr_latch[4]|clk ;
; 0.467  ; 0.467        ; 0.000          ; High Pulse Width ; statectrl:U14|nextn_latch ; Rise       ; U7|addr_latch[5]|clk ;
; 0.467  ; 0.467        ; 0.000          ; High Pulse Width ; statectrl:U14|nextn_latch ; Rise       ; U7|addr_latch[6]|clk ;
; 0.467  ; 0.467        ; 0.000          ; High Pulse Width ; statectrl:U14|nextn_latch ; Rise       ; U7|addr_latch[7]|clk ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; statectrl:U14|nextn_latch ; Rise       ; U14|nextn_latch|q    ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; statectrl:U14|nextn_latch ; Rise       ; U14|nextn_latch|q    ;
; 0.531  ; 0.531        ; 0.000          ; Low Pulse Width  ; statectrl:U14|nextn_latch ; Rise       ; U7|addr_latch[0]|clk ;
; 0.531  ; 0.531        ; 0.000          ; Low Pulse Width  ; statectrl:U14|nextn_latch ; Rise       ; U7|addr_latch[1]|clk ;
; 0.531  ; 0.531        ; 0.000          ; Low Pulse Width  ; statectrl:U14|nextn_latch ; Rise       ; U7|addr_latch[2]|clk ;
; 0.531  ; 0.531        ; 0.000          ; Low Pulse Width  ; statectrl:U14|nextn_latch ; Rise       ; U7|addr_latch[3]|clk ;
; 0.531  ; 0.531        ; 0.000          ; Low Pulse Width  ; statectrl:U14|nextn_latch ; Rise       ; U7|addr_latch[4]|clk ;
; 0.531  ; 0.531        ; 0.000          ; Low Pulse Width  ; statectrl:U14|nextn_latch ; Rise       ; U7|addr_latch[5]|clk ;
; 0.531  ; 0.531        ; 0.000          ; Low Pulse Width  ; statectrl:U14|nextn_latch ; Rise       ; U7|addr_latch[6]|clk ;
; 0.531  ; 0.531        ; 0.000          ; Low Pulse Width  ; statectrl:U14|nextn_latch ; Rise       ; U7|addr_latch[7]|clk ;
+--------+--------------+----------------+------------------+---------------------------+------------+----------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'statectrl:U14|ramin_latch'                                                                          ;
+--------+--------------+----------------+------------------+---------------------------+------------+--------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                     ; Clock Edge ; Target                                     ;
+--------+--------------+----------------+------------------+---------------------------+------------+--------------------------------------------+
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; statectrl:U14|ramin_latch ; Rise       ; ram_new:U3|ram_ctrl:inst1|address_latch[0] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; statectrl:U14|ramin_latch ; Rise       ; ram_new:U3|ram_ctrl:inst1|address_latch[1] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; statectrl:U14|ramin_latch ; Rise       ; ram_new:U3|ram_ctrl:inst1|address_latch[2] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; statectrl:U14|ramin_latch ; Rise       ; ram_new:U3|ram_ctrl:inst1|address_latch[3] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; statectrl:U14|ramin_latch ; Rise       ; ram_new:U3|ram_ctrl:inst1|address_latch[4] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; statectrl:U14|ramin_latch ; Rise       ; ram_new:U3|ram_ctrl:inst1|address_latch[5] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; statectrl:U14|ramin_latch ; Rise       ; ram_new:U3|ram_ctrl:inst1|address_latch[6] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; statectrl:U14|ramin_latch ; Rise       ; ram_new:U3|ram_ctrl:inst1|address_latch[7] ;
; 0.142  ; 0.362        ; 0.220          ; High Pulse Width ; statectrl:U14|ramin_latch ; Rise       ; ram_new:U3|ram_ctrl:inst1|address_latch[1] ;
; 0.145  ; 0.365        ; 0.220          ; High Pulse Width ; statectrl:U14|ramin_latch ; Rise       ; ram_new:U3|ram_ctrl:inst1|address_latch[0] ;
; 0.145  ; 0.365        ; 0.220          ; High Pulse Width ; statectrl:U14|ramin_latch ; Rise       ; ram_new:U3|ram_ctrl:inst1|address_latch[2] ;
; 0.145  ; 0.365        ; 0.220          ; High Pulse Width ; statectrl:U14|ramin_latch ; Rise       ; ram_new:U3|ram_ctrl:inst1|address_latch[6] ;
; 0.145  ; 0.365        ; 0.220          ; High Pulse Width ; statectrl:U14|ramin_latch ; Rise       ; ram_new:U3|ram_ctrl:inst1|address_latch[7] ;
; 0.192  ; 0.412        ; 0.220          ; High Pulse Width ; statectrl:U14|ramin_latch ; Rise       ; ram_new:U3|ram_ctrl:inst1|address_latch[4] ;
; 0.204  ; 0.424        ; 0.220          ; High Pulse Width ; statectrl:U14|ramin_latch ; Rise       ; ram_new:U3|ram_ctrl:inst1|address_latch[3] ;
; 0.219  ; 0.439        ; 0.220          ; High Pulse Width ; statectrl:U14|ramin_latch ; Rise       ; ram_new:U3|ram_ctrl:inst1|address_latch[5] ;
; 0.371  ; 0.559        ; 0.188          ; Low Pulse Width  ; statectrl:U14|ramin_latch ; Rise       ; ram_new:U3|ram_ctrl:inst1|address_latch[5] ;
; 0.385  ; 0.573        ; 0.188          ; Low Pulse Width  ; statectrl:U14|ramin_latch ; Rise       ; ram_new:U3|ram_ctrl:inst1|address_latch[3] ;
; 0.397  ; 0.585        ; 0.188          ; Low Pulse Width  ; statectrl:U14|ramin_latch ; Rise       ; ram_new:U3|ram_ctrl:inst1|address_latch[4] ;
; 0.411  ; 0.411        ; 0.000          ; High Pulse Width ; statectrl:U14|ramin_latch ; Rise       ; U3|inst1|address_latch[1]|clk              ;
; 0.414  ; 0.414        ; 0.000          ; High Pulse Width ; statectrl:U14|ramin_latch ; Rise       ; U3|inst1|address_latch[0]|clk              ;
; 0.414  ; 0.414        ; 0.000          ; High Pulse Width ; statectrl:U14|ramin_latch ; Rise       ; U3|inst1|address_latch[2]|clk              ;
; 0.414  ; 0.414        ; 0.000          ; High Pulse Width ; statectrl:U14|ramin_latch ; Rise       ; U3|inst1|address_latch[6]|clk              ;
; 0.414  ; 0.414        ; 0.000          ; High Pulse Width ; statectrl:U14|ramin_latch ; Rise       ; U3|inst1|address_latch[7]|clk              ;
; 0.443  ; 0.631        ; 0.188          ; Low Pulse Width  ; statectrl:U14|ramin_latch ; Rise       ; ram_new:U3|ram_ctrl:inst1|address_latch[0] ;
; 0.443  ; 0.631        ; 0.188          ; Low Pulse Width  ; statectrl:U14|ramin_latch ; Rise       ; ram_new:U3|ram_ctrl:inst1|address_latch[2] ;
; 0.443  ; 0.631        ; 0.188          ; Low Pulse Width  ; statectrl:U14|ramin_latch ; Rise       ; ram_new:U3|ram_ctrl:inst1|address_latch[6] ;
; 0.443  ; 0.631        ; 0.188          ; Low Pulse Width  ; statectrl:U14|ramin_latch ; Rise       ; ram_new:U3|ram_ctrl:inst1|address_latch[7] ;
; 0.445  ; 0.633        ; 0.188          ; Low Pulse Width  ; statectrl:U14|ramin_latch ; Rise       ; ram_new:U3|ram_ctrl:inst1|address_latch[1] ;
; 0.461  ; 0.461        ; 0.000          ; High Pulse Width ; statectrl:U14|ramin_latch ; Rise       ; U3|inst1|address_latch[4]|clk              ;
; 0.473  ; 0.473        ; 0.000          ; High Pulse Width ; statectrl:U14|ramin_latch ; Rise       ; U3|inst1|address_latch[3]|clk              ;
; 0.488  ; 0.488        ; 0.000          ; High Pulse Width ; statectrl:U14|ramin_latch ; Rise       ; U3|inst1|address_latch[5]|clk              ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; statectrl:U14|ramin_latch ; Rise       ; U14|ramin_latch|q                          ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; statectrl:U14|ramin_latch ; Rise       ; U14|ramin_latch|q                          ;
; 0.511  ; 0.511        ; 0.000          ; Low Pulse Width  ; statectrl:U14|ramin_latch ; Rise       ; U3|inst1|address_latch[5]|clk              ;
; 0.525  ; 0.525        ; 0.000          ; Low Pulse Width  ; statectrl:U14|ramin_latch ; Rise       ; U3|inst1|address_latch[3]|clk              ;
; 0.537  ; 0.537        ; 0.000          ; Low Pulse Width  ; statectrl:U14|ramin_latch ; Rise       ; U3|inst1|address_latch[4]|clk              ;
; 0.583  ; 0.583        ; 0.000          ; Low Pulse Width  ; statectrl:U14|ramin_latch ; Rise       ; U3|inst1|address_latch[0]|clk              ;
; 0.583  ; 0.583        ; 0.000          ; Low Pulse Width  ; statectrl:U14|ramin_latch ; Rise       ; U3|inst1|address_latch[2]|clk              ;
; 0.583  ; 0.583        ; 0.000          ; Low Pulse Width  ; statectrl:U14|ramin_latch ; Rise       ; U3|inst1|address_latch[6]|clk              ;
; 0.583  ; 0.583        ; 0.000          ; Low Pulse Width  ; statectrl:U14|ramin_latch ; Rise       ; U3|inst1|address_latch[7]|clk              ;
; 0.585  ; 0.585        ; 0.000          ; Low Pulse Width  ; statectrl:U14|ramin_latch ; Rise       ; U3|inst1|address_latch[1]|clk              ;
+--------+--------------+----------------+------------------+---------------------------+------------+--------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'statectrl:U14|romin_latch'                                                                         ;
+--------+--------------+----------------+------------------+---------------------------+------------+-------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                     ; Clock Edge ; Target                                    ;
+--------+--------------+----------------+------------------+---------------------------+------------+-------------------------------------------+
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; statectrl:U14|romin_latch ; Rise       ; rom_new:U4|monostable_trigger:inst3|pulse ;
; 0.287  ; 0.507        ; 0.220          ; High Pulse Width ; statectrl:U14|romin_latch ; Rise       ; rom_new:U4|monostable_trigger:inst3|pulse ;
; 0.303  ; 0.491        ; 0.188          ; Low Pulse Width  ; statectrl:U14|romin_latch ; Rise       ; rom_new:U4|monostable_trigger:inst3|pulse ;
; 0.442  ; 0.442        ; 0.000          ; Low Pulse Width  ; statectrl:U14|romin_latch ; Rise       ; U4|inst3|pulse|clk                        ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; statectrl:U14|romin_latch ; Rise       ; U14|romin_latch|q                         ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; statectrl:U14|romin_latch ; Rise       ; U14|romin_latch|q                         ;
; 0.555  ; 0.555        ; 0.000          ; High Pulse Width ; statectrl:U14|romin_latch ; Rise       ; U4|inst3|pulse|clk                        ;
+--------+--------------+----------------+------------------+---------------------------+------------+-------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'statectrl:U14|dbfbin_latch'                                                                  ;
+-------+--------------+----------------+------------------+----------------------------+------------+-------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock                      ; Clock Edge ; Target                              ;
+-------+--------------+----------------+------------------+----------------------------+------------+-------------------------------------+
; 0.271 ; 0.271        ; 0.000          ; Low Pulse Width  ; statectrl:U14|dbfbin_latch ; Fall       ; dbufferb:U10|data_latch[4]          ;
; 0.272 ; 0.272        ; 0.000          ; Low Pulse Width  ; statectrl:U14|dbfbin_latch ; Fall       ; dbufferb:U10|data_latch[5]          ;
; 0.272 ; 0.272        ; 0.000          ; Low Pulse Width  ; statectrl:U14|dbfbin_latch ; Fall       ; dbufferb:U10|data_latch[7]          ;
; 0.274 ; 0.274        ; 0.000          ; Low Pulse Width  ; statectrl:U14|dbfbin_latch ; Fall       ; dbufferb:U10|data_latch[0]          ;
; 0.275 ; 0.275        ; 0.000          ; Low Pulse Width  ; statectrl:U14|dbfbin_latch ; Fall       ; dbufferb:U10|data_latch[1]          ;
; 0.275 ; 0.275        ; 0.000          ; Low Pulse Width  ; statectrl:U14|dbfbin_latch ; Fall       ; dbufferb:U10|data_latch[3]          ;
; 0.277 ; 0.277        ; 0.000          ; Low Pulse Width  ; statectrl:U14|dbfbin_latch ; Fall       ; dbufferb:U10|data_latch[6]          ;
; 0.291 ; 0.291        ; 0.000          ; Low Pulse Width  ; statectrl:U14|dbfbin_latch ; Fall       ; dbufferb:U10|data_latch[2]          ;
; 0.309 ; 0.309        ; 0.000          ; High Pulse Width ; statectrl:U14|dbfbin_latch ; Rise       ; U10|data_latch[4]|datad             ;
; 0.310 ; 0.310        ; 0.000          ; High Pulse Width ; statectrl:U14|dbfbin_latch ; Rise       ; U10|data_latch[5]|datad             ;
; 0.310 ; 0.310        ; 0.000          ; High Pulse Width ; statectrl:U14|dbfbin_latch ; Rise       ; U10|data_latch[7]|datad             ;
; 0.311 ; 0.311        ; 0.000          ; High Pulse Width ; statectrl:U14|dbfbin_latch ; Rise       ; U10|data_latch[7]~1clkctrl|inclk[0] ;
; 0.311 ; 0.311        ; 0.000          ; High Pulse Width ; statectrl:U14|dbfbin_latch ; Rise       ; U10|data_latch[7]~1clkctrl|outclk   ;
; 0.312 ; 0.312        ; 0.000          ; High Pulse Width ; statectrl:U14|dbfbin_latch ; Rise       ; U10|data_latch[0]|datad             ;
; 0.313 ; 0.313        ; 0.000          ; High Pulse Width ; statectrl:U14|dbfbin_latch ; Rise       ; U10|data_latch[1]|datad             ;
; 0.313 ; 0.313        ; 0.000          ; High Pulse Width ; statectrl:U14|dbfbin_latch ; Rise       ; U10|data_latch[3]|datad             ;
; 0.317 ; 0.317        ; 0.000          ; High Pulse Width ; statectrl:U14|dbfbin_latch ; Rise       ; U10|data_latch[6]|datab             ;
; 0.326 ; 0.326        ; 0.000          ; High Pulse Width ; statectrl:U14|dbfbin_latch ; Rise       ; U10|data_latch[2]|dataa             ;
; 0.414 ; 0.414        ; 0.000          ; High Pulse Width ; statectrl:U14|dbfbin_latch ; Rise       ; U10|data_latch[7]~1|combout         ;
; 0.426 ; 0.426        ; 0.000          ; High Pulse Width ; statectrl:U14|dbfbin_latch ; Rise       ; U10|data_latch[7]~1|datac           ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; statectrl:U14|dbfbin_latch ; Rise       ; U14|dbfbin_latch|q                  ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; statectrl:U14|dbfbin_latch ; Rise       ; U14|dbfbin_latch|q                  ;
; 0.572 ; 0.572        ; 0.000          ; Low Pulse Width  ; statectrl:U14|dbfbin_latch ; Rise       ; U10|data_latch[7]~1|datac           ;
; 0.584 ; 0.584        ; 0.000          ; Low Pulse Width  ; statectrl:U14|dbfbin_latch ; Rise       ; U10|data_latch[7]~1|combout         ;
; 0.668 ; 0.668        ; 0.000          ; Low Pulse Width  ; statectrl:U14|dbfbin_latch ; Rise       ; U10|data_latch[2]|dataa             ;
; 0.677 ; 0.677        ; 0.000          ; Low Pulse Width  ; statectrl:U14|dbfbin_latch ; Rise       ; U10|data_latch[6]|datab             ;
; 0.681 ; 0.681        ; 0.000          ; Low Pulse Width  ; statectrl:U14|dbfbin_latch ; Rise       ; U10|data_latch[1]|datad             ;
; 0.681 ; 0.681        ; 0.000          ; Low Pulse Width  ; statectrl:U14|dbfbin_latch ; Rise       ; U10|data_latch[3]|datad             ;
; 0.682 ; 0.682        ; 0.000          ; Low Pulse Width  ; statectrl:U14|dbfbin_latch ; Rise       ; U10|data_latch[0]|datad             ;
; 0.683 ; 0.683        ; 0.000          ; Low Pulse Width  ; statectrl:U14|dbfbin_latch ; Rise       ; U10|data_latch[7]~1clkctrl|inclk[0] ;
; 0.683 ; 0.683        ; 0.000          ; Low Pulse Width  ; statectrl:U14|dbfbin_latch ; Rise       ; U10|data_latch[7]~1clkctrl|outclk   ;
; 0.684 ; 0.684        ; 0.000          ; Low Pulse Width  ; statectrl:U14|dbfbin_latch ; Rise       ; U10|data_latch[4]|datad             ;
; 0.684 ; 0.684        ; 0.000          ; Low Pulse Width  ; statectrl:U14|dbfbin_latch ; Rise       ; U10|data_latch[5]|datad             ;
; 0.684 ; 0.684        ; 0.000          ; Low Pulse Width  ; statectrl:U14|dbfbin_latch ; Rise       ; U10|data_latch[7]|datad             ;
; 0.708 ; 0.708        ; 0.000          ; High Pulse Width ; statectrl:U14|dbfbin_latch ; Fall       ; dbufferb:U10|data_latch[2]          ;
; 0.718 ; 0.718        ; 0.000          ; High Pulse Width ; statectrl:U14|dbfbin_latch ; Fall       ; dbufferb:U10|data_latch[1]          ;
; 0.718 ; 0.718        ; 0.000          ; High Pulse Width ; statectrl:U14|dbfbin_latch ; Fall       ; dbufferb:U10|data_latch[3]          ;
; 0.719 ; 0.719        ; 0.000          ; High Pulse Width ; statectrl:U14|dbfbin_latch ; Fall       ; dbufferb:U10|data_latch[0]          ;
; 0.719 ; 0.719        ; 0.000          ; High Pulse Width ; statectrl:U14|dbfbin_latch ; Fall       ; dbufferb:U10|data_latch[6]          ;
; 0.721 ; 0.721        ; 0.000          ; High Pulse Width ; statectrl:U14|dbfbin_latch ; Fall       ; dbufferb:U10|data_latch[4]          ;
; 0.721 ; 0.721        ; 0.000          ; High Pulse Width ; statectrl:U14|dbfbin_latch ; Fall       ; dbufferb:U10|data_latch[5]          ;
; 0.721 ; 0.721        ; 0.000          ; High Pulse Width ; statectrl:U14|dbfbin_latch ; Fall       ; dbufferb:U10|data_latch[7]          ;
+-------+--------------+----------------+------------------+----------------------------+------------+-------------------------------------+


+------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                    ;
+-----------+------------------------+-------+-------+------------+------------------------+
; Data Port ; Clock Port             ; Rise  ; Fall  ; Clock Edge ; Clock Reference        ;
+-----------+------------------------+-------+-------+------------+------------------------+
; dig[*]    ; clk_divider:U1|clk_led ; 8.520 ; 8.619 ; Rise       ; clk_divider:U1|clk_led ;
;  dig[0]   ; clk_divider:U1|clk_led ; 7.739 ; 7.839 ; Rise       ; clk_divider:U1|clk_led ;
;  dig[1]   ; clk_divider:U1|clk_led ; 7.444 ; 7.496 ; Rise       ; clk_divider:U1|clk_led ;
;  dig[2]   ; clk_divider:U1|clk_led ; 7.697 ; 7.771 ; Rise       ; clk_divider:U1|clk_led ;
;  dig[3]   ; clk_divider:U1|clk_led ; 8.151 ; 8.377 ; Rise       ; clk_divider:U1|clk_led ;
;  dig[4]   ; clk_divider:U1|clk_led ; 7.923 ; 8.088 ; Rise       ; clk_divider:U1|clk_led ;
;  dig[5]   ; clk_divider:U1|clk_led ; 8.520 ; 8.619 ; Rise       ; clk_divider:U1|clk_led ;
;  dig[6]   ; clk_divider:U1|clk_led ; 8.229 ; 8.415 ; Rise       ; clk_divider:U1|clk_led ;
;  dig[7]   ; clk_divider:U1|clk_led ; 8.483 ; 8.554 ; Rise       ; clk_divider:U1|clk_led ;
; sel[*]    ; clk_divider:U1|clk_led ; 9.229 ; 9.232 ; Rise       ; clk_divider:U1|clk_led ;
;  sel[0]   ; clk_divider:U1|clk_led ; 8.999 ; 8.909 ; Rise       ; clk_divider:U1|clk_led ;
;  sel[1]   ; clk_divider:U1|clk_led ; 9.229 ; 9.232 ; Rise       ; clk_divider:U1|clk_led ;
;  sel[2]   ; clk_divider:U1|clk_led ; 8.109 ; 7.967 ; Rise       ; clk_divider:U1|clk_led ;
+-----------+------------------------+-------+-------+------------+------------------------+


+------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                            ;
+-----------+------------------------+-------+-------+------------+------------------------+
; Data Port ; Clock Port             ; Rise  ; Fall  ; Clock Edge ; Clock Reference        ;
+-----------+------------------------+-------+-------+------------+------------------------+
; dig[*]    ; clk_divider:U1|clk_led ; 7.154 ; 7.205 ; Rise       ; clk_divider:U1|clk_led ;
;  dig[0]   ; clk_divider:U1|clk_led ; 7.437 ; 7.535 ; Rise       ; clk_divider:U1|clk_led ;
;  dig[1]   ; clk_divider:U1|clk_led ; 7.154 ; 7.205 ; Rise       ; clk_divider:U1|clk_led ;
;  dig[2]   ; clk_divider:U1|clk_led ; 7.397 ; 7.469 ; Rise       ; clk_divider:U1|clk_led ;
;  dig[3]   ; clk_divider:U1|clk_led ; 7.834 ; 8.052 ; Rise       ; clk_divider:U1|clk_led ;
;  dig[4]   ; clk_divider:U1|clk_led ; 7.609 ; 7.770 ; Rise       ; clk_divider:U1|clk_led ;
;  dig[5]   ; clk_divider:U1|clk_led ; 8.186 ; 8.284 ; Rise       ; clk_divider:U1|clk_led ;
;  dig[6]   ; clk_divider:U1|clk_led ; 7.908 ; 8.087 ; Rise       ; clk_divider:U1|clk_led ;
;  dig[7]   ; clk_divider:U1|clk_led ; 8.151 ; 8.221 ; Rise       ; clk_divider:U1|clk_led ;
; sel[*]    ; clk_divider:U1|clk_led ; 7.794 ; 7.656 ; Rise       ; clk_divider:U1|clk_led ;
;  sel[0]   ; clk_divider:U1|clk_led ; 8.648 ; 8.560 ; Rise       ; clk_divider:U1|clk_led ;
;  sel[1]   ; clk_divider:U1|clk_led ; 8.928 ; 8.932 ; Rise       ; clk_divider:U1|clk_led ;
;  sel[2]   ; clk_divider:U1|clk_led ; 7.794 ; 7.656 ; Rise       ; clk_divider:U1|clk_led ;
+-----------+------------------------+-------+-------+------------+------------------------+


-----------------------------------------------
; Slow 1200mV 85C Model Metastability Summary ;
-----------------------------------------------
No synchronizer chains to report.


+------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Fmax Summary                                                                                                        ;
+------------+-----------------+-------------------------------------------+---------------------------------------------------------------+
; Fmax       ; Restricted Fmax ; Clock Name                                ; Note                                                          ;
+------------+-----------------+-------------------------------------------+---------------------------------------------------------------+
; 37.02 MHz  ; 37.02 MHz       ; statectrl:U14|enalu_latch                 ;                                                               ;
; 87.2 MHz   ; 87.2 MHz        ; ir:U5|instruction[10]                     ;                                                               ;
; 159.72 MHz ; 159.72 MHz      ; statectrl:U14|enirin_latch                ;                                                               ;
; 175.75 MHz ; 175.75 MHz      ; statectrl:U14|dbfbin_latch                ;                                                               ;
; 196.81 MHz ; 196.81 MHz      ; rom_new:U4|monostable_trigger:inst3|pulse ;                                                               ;
; 239.12 MHz ; 239.12 MHz      ; clk_divider:U1|clk_out                    ;                                                               ;
; 370.23 MHz ; 250.0 MHz       ; clk_input                                 ; limit due to minimum period restriction (max I/O toggle rate) ;
; 408.66 MHz ; 402.09 MHz      ; clk_divider:U1|clk_led                    ; limit due to minimum period restriction (tmin)                ;
; 481.7 MHz  ; 402.09 MHz      ; statectrl:U14|nextn_latch                 ; limit due to minimum period restriction (tmin)                ;
+------------+-----------------+-------------------------------------------+---------------------------------------------------------------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+---------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup Summary                                  ;
+-------------------------------------------+---------+---------------+
; Clock                                     ; Slack   ; End Point TNS ;
+-------------------------------------------+---------+---------------+
; statectrl:U14|enalu_latch                 ; -15.086 ; -170.662      ;
; statectrl:U14|dbfbin_latch                ; -7.174  ; -49.458       ;
; statectrl:U14|enirin_latch                ; -7.126  ; -104.342      ;
; statectrl:U14|ramin_latch                 ; -6.742  ; -50.242       ;
; statectrl:U14|ramwt_latch                 ; -6.589  ; -7.148        ;
; clk_divider:U1|clk_led                    ; -5.648  ; -46.308       ;
; statectrl:U14|enled_latch                 ; -5.545  ; -5.545        ;
; ir:U5|instruction[10]                     ; -5.234  ; -146.536      ;
; rom_new:U4|monostable_trigger:inst3|pulse ; -5.184  ; -23.384       ;
; clk_divider:U1|clk_out                    ; -4.637  ; -128.287      ;
; statectrl:U14|ramrd_latch                 ; -2.285  ; -18.280       ;
; clk_input                                 ; -1.701  ; -20.784       ;
; statectrl:U14|nextn_latch                 ; -1.613  ; -12.904       ;
+-------------------------------------------+---------+---------------+


+--------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold Summary                                  ;
+-------------------------------------------+--------+---------------+
; Clock                                     ; Slack  ; End Point TNS ;
+-------------------------------------------+--------+---------------+
; clk_divider:U1|clk_out                    ; -1.973 ; -2.145        ;
; ir:U5|instruction[10]                     ; -0.710 ; -7.407        ;
; statectrl:U14|dbfbin_latch                ; -0.028 ; -0.028        ;
; statectrl:U14|enalu_latch                 ; 0.081  ; 0.000         ;
; clk_input                                 ; 0.402  ; 0.000         ;
; statectrl:U14|enirin_latch                ; 0.445  ; 0.000         ;
; statectrl:U14|nextn_latch                 ; 0.498  ; 0.000         ;
; rom_new:U4|monostable_trigger:inst3|pulse ; 0.511  ; 0.000         ;
; statectrl:U14|ramwt_latch                 ; 0.570  ; 0.000         ;
; clk_divider:U1|clk_led                    ; 0.749  ; 0.000         ;
; statectrl:U14|enled_latch                 ; 0.843  ; 0.000         ;
; statectrl:U14|ramin_latch                 ; 1.928  ; 0.000         ;
; statectrl:U14|ramrd_latch                 ; 2.760  ; 0.000         ;
+-------------------------------------------+--------+---------------+


+----------------------------------------------------+
; Slow 1200mV 0C Model Recovery Summary              ;
+---------------------------+--------+---------------+
; Clock                     ; Slack  ; End Point TNS ;
+---------------------------+--------+---------------+
; statectrl:U14|romin_latch ; -1.597 ; -1.597        ;
; clk_input                 ; -0.664 ; -1.992        ;
+---------------------------+--------+---------------+


+---------------------------------------------------+
; Slow 1200mV 0C Model Removal Summary              ;
+---------------------------+-------+---------------+
; Clock                     ; Slack ; End Point TNS ;
+---------------------------+-------+---------------+
; clk_input                 ; 0.820 ; 0.000         ;
; statectrl:U14|romin_latch ; 2.107 ; 0.000         ;
+---------------------------+-------+---------------+


+--------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width Summary                   ;
+-------------------------------------------+--------+---------------+
; Clock                                     ; Slack  ; End Point TNS ;
+-------------------------------------------+--------+---------------+
; rom_new:U4|monostable_trigger:inst3|pulse ; -3.201 ; -28.809       ;
; statectrl:U14|ramrd_latch                 ; -3.201 ; -25.608       ;
; statectrl:U14|ramwt_latch                 ; -3.201 ; -6.402        ;
; statectrl:U14|enled_latch                 ; -3.201 ; -3.201        ;
; clk_input                                 ; -3.000 ; -37.201       ;
; clk_divider:U1|clk_out                    ; -1.487 ; -116.016      ;
; ir:U5|instruction[10]                     ; -1.487 ; -74.703       ;
; statectrl:U14|enirin_latch                ; -1.487 ; -25.279       ;
; clk_divider:U1|clk_led                    ; -1.487 ; -19.331       ;
; statectrl:U14|enalu_latch                 ; -1.487 ; -11.896       ;
; statectrl:U14|nextn_latch                 ; -1.487 ; -11.896       ;
; statectrl:U14|ramin_latch                 ; -1.487 ; -11.896       ;
; statectrl:U14|romin_latch                 ; -1.487 ; -1.487        ;
; statectrl:U14|dbfbin_latch                ; 0.102  ; 0.000         ;
+-------------------------------------------+--------+---------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'statectrl:U14|enalu_latch'                                                                                                         ;
+---------+----------------------------+----------------------------+------------------------+---------------------------+--------------+------------+------------+
; Slack   ; From Node                  ; To Node                    ; Launch Clock           ; Latch Clock               ; Relationship ; Clock Skew ; Data Delay ;
+---------+----------------------------+----------------------------+------------------------+---------------------------+--------------+------------+------------+
; -15.086 ; gr:U12|gra_latch[0]        ; alu:U8|alu_result_latch[2] ; ir:U5|instruction[10]  ; statectrl:U14|enalu_latch ; 0.500        ; -3.217     ; 12.371     ;
; -15.060 ; gr:U12|gra_latch[0]        ; alu:U8|alu_result_latch[3] ; ir:U5|instruction[10]  ; statectrl:U14|enalu_latch ; 0.500        ; -3.264     ; 12.298     ;
; -14.893 ; gr:U12|grc_latch[0]        ; alu:U8|alu_result_latch[2] ; ir:U5|instruction[10]  ; statectrl:U14|enalu_latch ; 0.500        ; -2.886     ; 12.509     ;
; -14.893 ; gr:U12|gra_latch[2]        ; alu:U8|alu_result_latch[3] ; ir:U5|instruction[10]  ; statectrl:U14|enalu_latch ; 0.500        ; -3.264     ; 12.131     ;
; -14.868 ; gr:U12|gra_latch[2]        ; alu:U8|alu_result_latch[2] ; ir:U5|instruction[10]  ; statectrl:U14|enalu_latch ; 0.500        ; -3.217     ; 12.153     ;
; -14.867 ; gr:U12|grc_latch[0]        ; alu:U8|alu_result_latch[3] ; ir:U5|instruction[10]  ; statectrl:U14|enalu_latch ; 0.500        ; -2.933     ; 12.436     ;
; -14.764 ; gr:U12|gra_latch[0]        ; alu:U8|alu_result_latch[0] ; ir:U5|instruction[10]  ; statectrl:U14|enalu_latch ; 0.500        ; -3.217     ; 12.049     ;
; -14.760 ; gr:U12|gra_latch[0]        ; alu:U8|alu_result_latch[1] ; ir:U5|instruction[10]  ; statectrl:U14|enalu_latch ; 0.500        ; -3.217     ; 12.045     ;
; -14.713 ; gr:U12|grd_latch[0]        ; alu:U8|alu_result_latch[2] ; ir:U5|instruction[10]  ; statectrl:U14|enalu_latch ; 1.000        ; -3.331     ; 12.384     ;
; -14.687 ; gr:U12|grd_latch[0]        ; alu:U8|alu_result_latch[3] ; ir:U5|instruction[10]  ; statectrl:U14|enalu_latch ; 1.000        ; -3.378     ; 12.311     ;
; -14.682 ; gr:U12|gra_latch[1]        ; alu:U8|alu_result_latch[3] ; ir:U5|instruction[10]  ; statectrl:U14|enalu_latch ; 0.500        ; -3.263     ; 11.921     ;
; -14.674 ; gr:U12|grc_latch[0]        ; alu:U8|alu_result_latch[2] ; ir:U5|instruction[10]  ; statectrl:U14|enalu_latch ; 1.000        ; -3.167     ; 12.509     ;
; -14.672 ; gr:U12|grb_latch[0]        ; alu:U8|alu_result_latch[2] ; ir:U5|instruction[10]  ; statectrl:U14|enalu_latch ; 0.500        ; -3.149     ; 12.025     ;
; -14.657 ; gr:U12|gra_latch[1]        ; alu:U8|alu_result_latch[2] ; ir:U5|instruction[10]  ; statectrl:U14|enalu_latch ; 0.500        ; -3.216     ; 11.943     ;
; -14.648 ; gr:U12|grc_latch[0]        ; alu:U8|alu_result_latch[3] ; ir:U5|instruction[10]  ; statectrl:U14|enalu_latch ; 1.000        ; -3.214     ; 12.436     ;
; -14.646 ; gr:U12|grb_latch[0]        ; alu:U8|alu_result_latch[3] ; ir:U5|instruction[10]  ; statectrl:U14|enalu_latch ; 0.500        ; -3.196     ; 11.952     ;
; -14.597 ; gr:U12|gra_latch[2]        ; alu:U8|alu_result_latch[0] ; ir:U5|instruction[10]  ; statectrl:U14|enalu_latch ; 0.500        ; -3.217     ; 11.882     ;
; -14.593 ; gr:U12|gra_latch[2]        ; alu:U8|alu_result_latch[1] ; ir:U5|instruction[10]  ; statectrl:U14|enalu_latch ; 0.500        ; -3.217     ; 11.878     ;
; -14.577 ; gr:U12|gra_latch[1]        ; alu:U8|alu_result_latch[4] ; ir:U5|instruction[10]  ; statectrl:U14|enalu_latch ; 0.500        ; -2.807     ; 12.272     ;
; -14.571 ; gr:U12|grc_latch[0]        ; alu:U8|alu_result_latch[0] ; ir:U5|instruction[10]  ; statectrl:U14|enalu_latch ; 0.500        ; -2.886     ; 12.187     ;
; -14.567 ; gr:U12|grc_latch[0]        ; alu:U8|alu_result_latch[1] ; ir:U5|instruction[10]  ; statectrl:U14|enalu_latch ; 0.500        ; -2.886     ; 12.183     ;
; -14.532 ; gr:U12|grc_latch[1]        ; alu:U8|alu_result_latch[3] ; ir:U5|instruction[10]  ; statectrl:U14|enalu_latch ; 0.500        ; -2.932     ; 12.102     ;
; -14.507 ; gr:U12|grc_latch[1]        ; alu:U8|alu_result_latch[2] ; ir:U5|instruction[10]  ; statectrl:U14|enalu_latch ; 0.500        ; -2.885     ; 12.124     ;
; -14.495 ; gr:U12|grd_latch[2]        ; alu:U8|alu_result_latch[3] ; ir:U5|instruction[10]  ; statectrl:U14|enalu_latch ; 1.000        ; -3.378     ; 12.119     ;
; -14.476 ; gr:U12|grb_latch[2]        ; alu:U8|alu_result_latch[3] ; ir:U5|instruction[10]  ; statectrl:U14|enalu_latch ; 0.500        ; -3.196     ; 11.782     ;
; -14.470 ; gr:U12|grd_latch[2]        ; alu:U8|alu_result_latch[2] ; ir:U5|instruction[10]  ; statectrl:U14|enalu_latch ; 1.000        ; -3.331     ; 12.141     ;
; -14.451 ; gr:U12|grb_latch[2]        ; alu:U8|alu_result_latch[2] ; ir:U5|instruction[10]  ; statectrl:U14|enalu_latch ; 0.500        ; -3.149     ; 11.804     ;
; -14.437 ; gr:U12|gra_latch[0]        ; alu:U8|alu_result_latch[5] ; ir:U5|instruction[10]  ; statectrl:U14|enalu_latch ; 0.500        ; -2.863     ; 12.076     ;
; -14.427 ; gr:U12|grc_latch[1]        ; alu:U8|alu_result_latch[4] ; ir:U5|instruction[10]  ; statectrl:U14|enalu_latch ; 0.500        ; -2.476     ; 12.453     ;
; -14.391 ; gr:U12|grd_latch[0]        ; alu:U8|alu_result_latch[0] ; ir:U5|instruction[10]  ; statectrl:U14|enalu_latch ; 1.000        ; -3.331     ; 12.062     ;
; -14.387 ; gr:U12|grd_latch[0]        ; alu:U8|alu_result_latch[1] ; ir:U5|instruction[10]  ; statectrl:U14|enalu_latch ; 1.000        ; -3.331     ; 12.058     ;
; -14.386 ; gr:U12|gra_latch[1]        ; alu:U8|alu_result_latch[0] ; ir:U5|instruction[10]  ; statectrl:U14|enalu_latch ; 0.500        ; -3.216     ; 11.672     ;
; -14.382 ; gr:U12|gra_latch[1]        ; alu:U8|alu_result_latch[1] ; ir:U5|instruction[10]  ; statectrl:U14|enalu_latch ; 0.500        ; -3.216     ; 11.668     ;
; -14.352 ; gr:U12|grc_latch[0]        ; alu:U8|alu_result_latch[0] ; ir:U5|instruction[10]  ; statectrl:U14|enalu_latch ; 1.000        ; -3.167     ; 12.187     ;
; -14.350 ; gr:U12|grb_latch[0]        ; alu:U8|alu_result_latch[0] ; ir:U5|instruction[10]  ; statectrl:U14|enalu_latch ; 0.500        ; -3.149     ; 11.703     ;
; -14.348 ; gr:U12|grc_latch[0]        ; alu:U8|alu_result_latch[1] ; ir:U5|instruction[10]  ; statectrl:U14|enalu_latch ; 1.000        ; -3.167     ; 12.183     ;
; -14.346 ; gr:U12|grb_latch[0]        ; alu:U8|alu_result_latch[1] ; ir:U5|instruction[10]  ; statectrl:U14|enalu_latch ; 0.500        ; -3.149     ; 11.699     ;
; -14.333 ; gr:U12|gra_latch[1]        ; alu:U8|alu_result_latch[5] ; ir:U5|instruction[10]  ; statectrl:U14|enalu_latch ; 0.500        ; -2.862     ; 11.973     ;
; -14.318 ; gr:U12|gra_latch[0]        ; alu:U8|alu_result_latch[4] ; ir:U5|instruction[10]  ; statectrl:U14|enalu_latch ; 0.500        ; -2.808     ; 12.012     ;
; -14.313 ; gr:U12|grc_latch[1]        ; alu:U8|alu_result_latch[3] ; ir:U5|instruction[10]  ; statectrl:U14|enalu_latch ; 1.000        ; -3.213     ; 12.102     ;
; -14.288 ; gr:U12|grc_latch[1]        ; alu:U8|alu_result_latch[2] ; ir:U5|instruction[10]  ; statectrl:U14|enalu_latch ; 1.000        ; -3.166     ; 12.124     ;
; -14.272 ; gr:U12|grc_latch[2]        ; alu:U8|alu_result_latch[3] ; ir:U5|instruction[10]  ; statectrl:U14|enalu_latch ; 0.500        ; -2.933     ; 11.841     ;
; -14.247 ; gr:U12|grc_latch[2]        ; alu:U8|alu_result_latch[2] ; ir:U5|instruction[10]  ; statectrl:U14|enalu_latch ; 0.500        ; -2.886     ; 11.863     ;
; -14.244 ; gr:U12|grc_latch[0]        ; alu:U8|alu_result_latch[5] ; ir:U5|instruction[10]  ; statectrl:U14|enalu_latch ; 0.500        ; -2.532     ; 12.214     ;
; -14.241 ; gr:U12|grd_latch[1]        ; alu:U8|alu_result_latch[3] ; ir:U5|instruction[10]  ; statectrl:U14|enalu_latch ; 1.000        ; -3.378     ; 11.865     ;
; -14.236 ; gr:U12|grc_latch[1]        ; alu:U8|alu_result_latch[0] ; ir:U5|instruction[10]  ; statectrl:U14|enalu_latch ; 0.500        ; -2.885     ; 11.853     ;
; -14.232 ; gr:U12|grc_latch[1]        ; alu:U8|alu_result_latch[1] ; ir:U5|instruction[10]  ; statectrl:U14|enalu_latch ; 0.500        ; -2.885     ; 11.849     ;
; -14.219 ; gr:U12|gra_latch[2]        ; alu:U8|alu_result_latch[5] ; ir:U5|instruction[10]  ; statectrl:U14|enalu_latch ; 0.500        ; -2.863     ; 11.858     ;
; -14.217 ; gr:U12|gra_latch[3]        ; alu:U8|alu_result_latch[3] ; ir:U5|instruction[10]  ; statectrl:U14|enalu_latch ; 0.500        ; -3.264     ; 11.455     ;
; -14.216 ; gr:U12|grd_latch[1]        ; alu:U8|alu_result_latch[2] ; ir:U5|instruction[10]  ; statectrl:U14|enalu_latch ; 1.000        ; -3.331     ; 11.887     ;
; -14.208 ; gr:U12|grc_latch[1]        ; alu:U8|alu_result_latch[4] ; ir:U5|instruction[10]  ; statectrl:U14|enalu_latch ; 1.000        ; -2.757     ; 12.453     ;
; -14.199 ; gr:U12|grd_latch[2]        ; alu:U8|alu_result_latch[0] ; ir:U5|instruction[10]  ; statectrl:U14|enalu_latch ; 1.000        ; -3.331     ; 11.870     ;
; -14.195 ; gr:U12|grd_latch[2]        ; alu:U8|alu_result_latch[1] ; ir:U5|instruction[10]  ; statectrl:U14|enalu_latch ; 1.000        ; -3.331     ; 11.866     ;
; -14.192 ; gr:U12|gra_latch[3]        ; alu:U8|alu_result_latch[2] ; ir:U5|instruction[10]  ; statectrl:U14|enalu_latch ; 0.500        ; -3.217     ; 11.477     ;
; -14.183 ; gr:U12|grc_latch[1]        ; alu:U8|alu_result_latch[5] ; ir:U5|instruction[10]  ; statectrl:U14|enalu_latch ; 0.500        ; -2.531     ; 12.154     ;
; -14.180 ; gr:U12|grb_latch[2]        ; alu:U8|alu_result_latch[0] ; ir:U5|instruction[10]  ; statectrl:U14|enalu_latch ; 0.500        ; -3.149     ; 11.533     ;
; -14.176 ; gr:U12|grb_latch[2]        ; alu:U8|alu_result_latch[1] ; ir:U5|instruction[10]  ; statectrl:U14|enalu_latch ; 0.500        ; -3.149     ; 11.529     ;
; -14.163 ; gr:U12|grb_latch[0]        ; alu:U8|alu_result_latch[2] ; ir:U5|instruction[10]  ; statectrl:U14|enalu_latch ; 1.000        ; -3.140     ; 12.025     ;
; -14.137 ; gr:U12|grb_latch[0]        ; alu:U8|alu_result_latch[3] ; ir:U5|instruction[10]  ; statectrl:U14|enalu_latch ; 1.000        ; -3.187     ; 11.952     ;
; -14.136 ; gr:U12|grd_latch[1]        ; alu:U8|alu_result_latch[4] ; ir:U5|instruction[10]  ; statectrl:U14|enalu_latch ; 1.000        ; -2.922     ; 12.216     ;
; -14.125 ; gr:U12|grc_latch[0]        ; alu:U8|alu_result_latch[4] ; ir:U5|instruction[10]  ; statectrl:U14|enalu_latch ; 0.500        ; -2.477     ; 12.150     ;
; -14.100 ; gr:U12|gra_latch[2]        ; alu:U8|alu_result_latch[4] ; ir:U5|instruction[10]  ; statectrl:U14|enalu_latch ; 0.500        ; -2.808     ; 11.794     ;
; -14.064 ; gr:U12|grd_latch[0]        ; alu:U8|alu_result_latch[5] ; ir:U5|instruction[10]  ; statectrl:U14|enalu_latch ; 1.000        ; -2.977     ; 12.089     ;
; -14.053 ; gr:U12|grc_latch[2]        ; alu:U8|alu_result_latch[3] ; ir:U5|instruction[10]  ; statectrl:U14|enalu_latch ; 1.000        ; -3.214     ; 11.841     ;
; -14.028 ; gr:U12|grc_latch[2]        ; alu:U8|alu_result_latch[2] ; ir:U5|instruction[10]  ; statectrl:U14|enalu_latch ; 1.000        ; -3.167     ; 11.863     ;
; -14.025 ; gr:U12|grc_latch[0]        ; alu:U8|alu_result_latch[5] ; ir:U5|instruction[10]  ; statectrl:U14|enalu_latch ; 1.000        ; -2.813     ; 12.214     ;
; -14.023 ; gr:U12|grb_latch[0]        ; alu:U8|alu_result_latch[5] ; ir:U5|instruction[10]  ; statectrl:U14|enalu_latch ; 0.500        ; -2.795     ; 11.730     ;
; -14.017 ; gr:U12|grc_latch[1]        ; alu:U8|alu_result_latch[0] ; ir:U5|instruction[10]  ; statectrl:U14|enalu_latch ; 1.000        ; -3.166     ; 11.853     ;
; -14.013 ; gr:U12|grc_latch[1]        ; alu:U8|alu_result_latch[1] ; ir:U5|instruction[10]  ; statectrl:U14|enalu_latch ; 1.000        ; -3.166     ; 11.849     ;
; -13.976 ; gr:U12|grc_latch[2]        ; alu:U8|alu_result_latch[0] ; ir:U5|instruction[10]  ; statectrl:U14|enalu_latch ; 0.500        ; -2.886     ; 11.592     ;
; -13.975 ; gr:U12|gra_latch[3]        ; alu:U8|alu_result_latch[5] ; ir:U5|instruction[10]  ; statectrl:U14|enalu_latch ; 0.500        ; -2.863     ; 11.614     ;
; -13.972 ; gr:U12|grc_latch[2]        ; alu:U8|alu_result_latch[1] ; ir:U5|instruction[10]  ; statectrl:U14|enalu_latch ; 0.500        ; -2.886     ; 11.588     ;
; -13.967 ; gr:U12|grb_latch[2]        ; alu:U8|alu_result_latch[3] ; ir:U5|instruction[10]  ; statectrl:U14|enalu_latch ; 1.000        ; -3.187     ; 11.782     ;
; -13.964 ; gr:U12|grc_latch[1]        ; alu:U8|alu_result_latch[5] ; ir:U5|instruction[10]  ; statectrl:U14|enalu_latch ; 1.000        ; -2.812     ; 12.154     ;
; -13.945 ; gr:U12|grd_latch[0]        ; alu:U8|alu_result_latch[4] ; ir:U5|instruction[10]  ; statectrl:U14|enalu_latch ; 1.000        ; -2.922     ; 12.025     ;
; -13.945 ; gr:U12|grd_latch[1]        ; alu:U8|alu_result_latch[0] ; ir:U5|instruction[10]  ; statectrl:U14|enalu_latch ; 1.000        ; -3.331     ; 11.616     ;
; -13.942 ; gr:U12|grb_latch[2]        ; alu:U8|alu_result_latch[2] ; ir:U5|instruction[10]  ; statectrl:U14|enalu_latch ; 1.000        ; -3.140     ; 11.804     ;
; -13.941 ; gr:U12|grd_latch[1]        ; alu:U8|alu_result_latch[1] ; ir:U5|instruction[10]  ; statectrl:U14|enalu_latch ; 1.000        ; -3.331     ; 11.612     ;
; -13.927 ; statectrl:U14|regrd1_latch ; alu:U8|alu_result_latch[3] ; clk_divider:U1|clk_out ; statectrl:U14|enalu_latch ; 1.000        ; -0.444     ; 14.485     ;
; -13.921 ; gr:U12|gra_latch[3]        ; alu:U8|alu_result_latch[0] ; ir:U5|instruction[10]  ; statectrl:U14|enalu_latch ; 0.500        ; -3.217     ; 11.206     ;
; -13.917 ; gr:U12|gra_latch[3]        ; alu:U8|alu_result_latch[1] ; ir:U5|instruction[10]  ; statectrl:U14|enalu_latch ; 0.500        ; -3.217     ; 11.202     ;
; -13.906 ; gr:U12|grc_latch[0]        ; alu:U8|alu_result_latch[4] ; ir:U5|instruction[10]  ; statectrl:U14|enalu_latch ; 1.000        ; -2.758     ; 12.150     ;
; -13.904 ; gr:U12|grb_latch[0]        ; alu:U8|alu_result_latch[4] ; ir:U5|instruction[10]  ; statectrl:U14|enalu_latch ; 0.500        ; -2.740     ; 11.666     ;
; -13.902 ; statectrl:U14|regrd1_latch ; alu:U8|alu_result_latch[2] ; clk_divider:U1|clk_out ; statectrl:U14|enalu_latch ; 1.000        ; -0.397     ; 14.507     ;
; -13.892 ; gr:U12|grd_latch[1]        ; alu:U8|alu_result_latch[5] ; ir:U5|instruction[10]  ; statectrl:U14|enalu_latch ; 1.000        ; -2.977     ; 11.917     ;
; -13.859 ; gr:U12|grb_latch[1]        ; alu:U8|alu_result_latch[3] ; ir:U5|instruction[10]  ; statectrl:U14|enalu_latch ; 0.500        ; -3.197     ; 11.164     ;
; -13.841 ; gr:U12|grb_latch[0]        ; alu:U8|alu_result_latch[0] ; ir:U5|instruction[10]  ; statectrl:U14|enalu_latch ; 1.000        ; -3.140     ; 11.703     ;
; -13.837 ; gr:U12|grb_latch[0]        ; alu:U8|alu_result_latch[1] ; ir:U5|instruction[10]  ; statectrl:U14|enalu_latch ; 1.000        ; -3.140     ; 11.699     ;
; -13.823 ; gr:U12|gra_latch[3]        ; alu:U8|alu_result_latch[6] ; ir:U5|instruction[10]  ; statectrl:U14|enalu_latch ; 0.500        ; -2.863     ; 11.462     ;
; -13.822 ; statectrl:U14|regrd1_latch ; alu:U8|alu_result_latch[4] ; clk_divider:U1|clk_out ; statectrl:U14|enalu_latch ; 1.000        ; 0.012      ; 14.836     ;
; -13.821 ; gr:U12|grd_latch[2]        ; alu:U8|alu_result_latch[5] ; ir:U5|instruction[10]  ; statectrl:U14|enalu_latch ; 1.000        ; -2.977     ; 11.846     ;
; -13.802 ; gr:U12|grb_latch[2]        ; alu:U8|alu_result_latch[5] ; ir:U5|instruction[10]  ; statectrl:U14|enalu_latch ; 0.500        ; -2.795     ; 11.509     ;
; -13.795 ; gr:U12|grb_latch[1]        ; alu:U8|alu_result_latch[2] ; ir:U5|instruction[10]  ; statectrl:U14|enalu_latch ; 0.500        ; -3.150     ; 11.147     ;
; -13.771 ; gr:U12|gra_latch[1]        ; alu:U8|alu_result_latch[6] ; ir:U5|instruction[10]  ; statectrl:U14|enalu_latch ; 0.500        ; -2.862     ; 11.411     ;
; -13.757 ; gr:U12|grc_latch[2]        ; alu:U8|alu_result_latch[0] ; ir:U5|instruction[10]  ; statectrl:U14|enalu_latch ; 1.000        ; -3.167     ; 11.592     ;
; -13.753 ; gr:U12|grc_latch[2]        ; alu:U8|alu_result_latch[1] ; ir:U5|instruction[10]  ; statectrl:U14|enalu_latch ; 1.000        ; -3.167     ; 11.588     ;
; -13.702 ; gr:U12|grd_latch[2]        ; alu:U8|alu_result_latch[4] ; ir:U5|instruction[10]  ; statectrl:U14|enalu_latch ; 1.000        ; -2.922     ; 11.782     ;
; -13.685 ; gr:U12|gra_latch[3]        ; alu:U8|alu_result_latch[4] ; ir:U5|instruction[10]  ; statectrl:U14|enalu_latch ; 0.500        ; -2.808     ; 11.379     ;
; -13.683 ; gr:U12|grb_latch[2]        ; alu:U8|alu_result_latch[4] ; ir:U5|instruction[10]  ; statectrl:U14|enalu_latch ; 0.500        ; -2.740     ; 11.445     ;
; -13.677 ; gr:U12|grb_latch[1]        ; alu:U8|alu_result_latch[4] ; ir:U5|instruction[10]  ; statectrl:U14|enalu_latch ; 0.500        ; -2.741     ; 11.438     ;
+---------+----------------------------+----------------------------+------------------------+---------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'statectrl:U14|dbfbin_latch'                                                                                                                                                                                                  ;
+--------+---------------------------------------------------------------------------------------------------+----------------------------+-------------------------------------------+----------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                         ; To Node                    ; Launch Clock                              ; Latch Clock                ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------------------------------------------------------------+----------------------------+-------------------------------------------+----------------------------+--------------+------------+------------+
; -7.174 ; gr:U12|grd_latch[0]                                                                               ; dbufferb:U10|data_latch[0] ; ir:U5|instruction[10]                     ; statectrl:U14|dbfbin_latch ; 0.500        ; -1.609     ; 5.104      ;
; -7.151 ; gr:U12|grd_latch[2]                                                                               ; dbufferb:U10|data_latch[2] ; ir:U5|instruction[10]                     ; statectrl:U14|dbfbin_latch ; 0.500        ; -1.372     ; 5.066      ;
; -7.135 ; gr:U12|grc_latch[0]                                                                               ; dbufferb:U10|data_latch[0] ; ir:U5|instruction[10]                     ; statectrl:U14|dbfbin_latch ; 0.500        ; -1.445     ; 5.229      ;
; -6.709 ; gr:U12|grc_latch[2]                                                                               ; dbufferb:U10|data_latch[2] ; ir:U5|instruction[10]                     ; statectrl:U14|dbfbin_latch ; 0.500        ; -1.208     ; 4.788      ;
; -6.688 ; gr:U12|grc_latch[1]                                                                               ; dbufferb:U10|data_latch[1] ; ir:U5|instruction[10]                     ; statectrl:U14|dbfbin_latch ; 0.500        ; -1.445     ; 4.610      ;
; -6.624 ; gr:U12|grb_latch[0]                                                                               ; dbufferb:U10|data_latch[0] ; ir:U5|instruction[10]                     ; statectrl:U14|dbfbin_latch ; 0.500        ; -1.418     ; 4.745      ;
; -6.623 ; gr:U12|grb_latch[2]                                                                               ; dbufferb:U10|data_latch[2] ; ir:U5|instruction[10]                     ; statectrl:U14|dbfbin_latch ; 0.500        ; -1.181     ; 4.729      ;
; -6.616 ; gr:U12|grd_latch[1]                                                                               ; dbufferb:U10|data_latch[1] ; ir:U5|instruction[10]                     ; statectrl:U14|dbfbin_latch ; 0.500        ; -1.610     ; 4.373      ;
; -6.549 ; gr:U12|gra_latch[2]                                                                               ; dbufferb:U10|data_latch[2] ; ir:U5|instruction[10]                     ; statectrl:U14|dbfbin_latch ; 1.000        ; -1.258     ; 5.078      ;
; -6.547 ; gr:U12|gra_latch[0]                                                                               ; dbufferb:U10|data_latch[0] ; ir:U5|instruction[10]                     ; statectrl:U14|dbfbin_latch ; 1.000        ; -1.495     ; 5.091      ;
; -6.354 ; gr:U12|grc_latch[0]                                                                               ; dbufferb:U10|data_latch[0] ; ir:U5|instruction[10]                     ; statectrl:U14|dbfbin_latch ; 1.000        ; -1.164     ; 5.229      ;
; -6.302 ; statectrl:U14|regrd1_latch                                                                        ; dbufferb:U10|data_latch[1] ; clk_divider:U1|clk_out                    ; statectrl:U14|dbfbin_latch ; 0.500        ; 1.324      ; 6.993      ;
; -6.215 ; statectrl:U14|regrd1_latch                                                                        ; dbufferb:U10|data_latch[2] ; clk_divider:U1|clk_out                    ; statectrl:U14|dbfbin_latch ; 0.500        ; 1.562      ; 7.064      ;
; -6.212 ; statectrl:U14|regrd1_latch                                                                        ; dbufferb:U10|data_latch[0] ; clk_divider:U1|clk_out                    ; statectrl:U14|dbfbin_latch ; 0.500        ; 1.325      ; 7.076      ;
; -6.145 ; rom_new:U4|rom_new_rom:inst|altsyncram:altsyncram_component|altsyncram_kdr3:auto_generated|q_a[2] ; dbufferb:U10|data_latch[2] ; rom_new:U4|monostable_trigger:inst3|pulse ; statectrl:U14|dbfbin_latch ; 0.500        ; 0.019      ; 5.451      ;
; -6.133 ; gr:U12|grb_latch[0]                                                                               ; dbufferb:U10|data_latch[0] ; ir:U5|instruction[10]                     ; statectrl:U14|dbfbin_latch ; 1.000        ; -1.427     ; 4.745      ;
; -6.132 ; gr:U12|grb_latch[2]                                                                               ; dbufferb:U10|data_latch[2] ; ir:U5|instruction[10]                     ; statectrl:U14|dbfbin_latch ; 1.000        ; -1.190     ; 4.729      ;
; -6.057 ; gr:U12|gra_latch[1]                                                                               ; dbufferb:U10|data_latch[1] ; ir:U5|instruction[10]                     ; statectrl:U14|dbfbin_latch ; 1.000        ; -1.495     ; 4.429      ;
; -6.036 ; gr:U12|grc_latch[7]                                                                               ; dbufferb:U10|data_latch[7] ; ir:U5|instruction[10]                     ; statectrl:U14|dbfbin_latch ; 0.500        ; -1.455     ; 4.103      ;
; -6.024 ; rom_new:U4|rom_new_rom:inst|altsyncram:altsyncram_component|altsyncram_kdr3:auto_generated|q_a[0] ; dbufferb:U10|data_latch[0] ; rom_new:U4|monostable_trigger:inst3|pulse ; statectrl:U14|dbfbin_latch ; 0.500        ; -0.218     ; 5.345      ;
; -5.964 ; gr:U12|grc_latch[3]                                                                               ; dbufferb:U10|data_latch[3] ; ir:U5|instruction[10]                     ; statectrl:U14|dbfbin_latch ; 0.500        ; -1.445     ; 4.060      ;
; -5.928 ; gr:U12|grc_latch[2]                                                                               ; dbufferb:U10|data_latch[2] ; ir:U5|instruction[10]                     ; statectrl:U14|dbfbin_latch ; 1.000        ; -0.927     ; 4.788      ;
; -5.907 ; gr:U12|grc_latch[1]                                                                               ; dbufferb:U10|data_latch[1] ; ir:U5|instruction[10]                     ; statectrl:U14|dbfbin_latch ; 1.000        ; -1.164     ; 4.610      ;
; -5.881 ; statectrl:U14|regrd2_latch                                                                        ; dbufferb:U10|data_latch[2] ; clk_divider:U1|clk_out                    ; statectrl:U14|dbfbin_latch ; 0.500        ; 1.562      ; 6.730      ;
; -5.869 ; gr:U12|gra_latch[3]                                                                               ; dbufferb:U10|data_latch[3] ; ir:U5|instruction[10]                     ; statectrl:U14|dbfbin_latch ; 1.000        ; -1.495     ; 4.415      ;
; -5.709 ; gr:U12|grd_latch[7]                                                                               ; dbufferb:U10|data_latch[7] ; ir:U5|instruction[10]                     ; statectrl:U14|dbfbin_latch ; 0.500        ; -1.620     ; 3.611      ;
; -5.697 ; statectrl:U14|regrd1_latch                                                                        ; dbufferb:U10|data_latch[7] ; clk_divider:U1|clk_out                    ; statectrl:U14|dbfbin_latch ; 0.500        ; 1.322      ; 6.541      ;
; -5.674 ; statectrl:U14|dbfaout_latch                                                                       ; dbufferb:U10|data_latch[3] ; clk_divider:U1|clk_out                    ; statectrl:U14|dbfbin_latch ; 0.500        ; 1.325      ; 6.540      ;
; -5.648 ; gr:U12|grb_latch[1]                                                                               ; dbufferb:U10|data_latch[1] ; ir:U5|instruction[10]                     ; statectrl:U14|dbfbin_latch ; 0.500        ; -1.420     ; 3.595      ;
; -5.633 ; statectrl:U14|regrd2_latch                                                                        ; dbufferb:U10|data_latch[0] ; clk_divider:U1|clk_out                    ; statectrl:U14|dbfbin_latch ; 0.500        ; 1.325      ; 6.497      ;
; -5.623 ; gr:U12|grd_latch[6]                                                                               ; dbufferb:U10|data_latch[6] ; ir:U5|instruction[10]                     ; statectrl:U14|dbfbin_latch ; 0.500        ; -1.386     ; 3.515      ;
; -5.616 ; ir:U5|instruction[3]                                                                              ; dbufferb:U10|data_latch[2] ; statectrl:U14|enirin_latch                ; statectrl:U14|dbfbin_latch ; 0.500        ; 1.846      ; 6.759      ;
; -5.585 ; ram_new:U3|ram_new_ram:inst|altsyncram:altsyncram_component|altsyncram_2kn3:auto_generated|q_a[3] ; dbufferb:U10|data_latch[3] ; statectrl:U14|ramrd_latch                 ; statectrl:U14|dbfbin_latch ; 0.500        ; 1.528      ; 6.664      ;
; -5.575 ; gr:U12|gra_latch[7]                                                                               ; dbufferb:U10|data_latch[7] ; ir:U5|instruction[10]                     ; statectrl:U14|dbfbin_latch ; 1.000        ; -1.505     ; 4.092      ;
; -5.522 ; gr:U12|grd_latch[4]                                                                               ; dbufferb:U10|data_latch[4] ; ir:U5|instruction[10]                     ; statectrl:U14|dbfbin_latch ; 0.500        ; -1.621     ; 3.467      ;
; -5.521 ; ir:U5|instruction[1]                                                                              ; dbufferb:U10|data_latch[2] ; statectrl:U14|enirin_latch                ; statectrl:U14|dbfbin_latch ; 0.500        ; 1.846      ; 6.664      ;
; -5.515 ; gr:U12|grd_latch[3]                                                                               ; dbufferb:U10|data_latch[3] ; ir:U5|instruction[10]                     ; statectrl:U14|dbfbin_latch ; 0.500        ; -1.609     ; 3.447      ;
; -5.461 ; gr:U12|grb_latch[6]                                                                               ; dbufferb:U10|data_latch[6] ; ir:U5|instruction[10]                     ; statectrl:U14|dbfbin_latch ; 0.500        ; -1.195     ; 3.544      ;
; -5.415 ; statectrl:U14|dbfaout_latch                                                                       ; dbufferb:U10|data_latch[1] ; clk_divider:U1|clk_out                    ; statectrl:U14|dbfbin_latch ; 0.500        ; 1.324      ; 6.106      ;
; -5.407 ; statectrl:U14|regrd2_latch                                                                        ; dbufferb:U10|data_latch[1] ; clk_divider:U1|clk_out                    ; statectrl:U14|dbfbin_latch ; 0.500        ; 1.324      ; 6.098      ;
; -5.401 ; ir:U5|instruction[3]                                                                              ; dbufferb:U10|data_latch[3] ; statectrl:U14|enirin_latch                ; statectrl:U14|dbfbin_latch ; 0.500        ; 1.609      ; 6.561      ;
; -5.399 ; ir:U5|instruction[2]                                                                              ; dbufferb:U10|data_latch[1] ; statectrl:U14|enirin_latch                ; statectrl:U14|dbfbin_latch ; 0.500        ; 1.608      ; 6.384      ;
; -5.389 ; ir:U5|instruction[9]                                                                              ; dbufferb:U10|data_latch[2] ; statectrl:U14|enirin_latch                ; statectrl:U14|dbfbin_latch ; 0.500        ; 1.889      ; 6.575      ;
; -5.368 ; ir:U5|instruction[3]                                                                              ; dbufferb:U10|data_latch[0] ; statectrl:U14|enirin_latch                ; statectrl:U14|dbfbin_latch ; 0.500        ; 1.609      ; 6.526      ;
; -5.359 ; gr:U12|grb_latch[4]                                                                               ; dbufferb:U10|data_latch[4] ; ir:U5|instruction[10]                     ; statectrl:U14|dbfbin_latch ; 0.500        ; -1.430     ; 3.495      ;
; -5.339 ; ram_new:U3|ram_new_ram:inst|altsyncram:altsyncram_component|altsyncram_2kn3:auto_generated|q_a[1] ; dbufferb:U10|data_latch[1] ; statectrl:U14|ramrd_latch                 ; statectrl:U14|dbfbin_latch ; 0.500        ; 1.527      ; 6.243      ;
; -5.313 ; statectrl:U14|regrd2_latch                                                                        ; dbufferb:U10|data_latch[7] ; clk_divider:U1|clk_out                    ; statectrl:U14|dbfbin_latch ; 0.500        ; 1.322      ; 6.157      ;
; -5.312 ; ir:U5|instruction[2]                                                                              ; dbufferb:U10|data_latch[2] ; statectrl:U14|enirin_latch                ; statectrl:U14|dbfbin_latch ; 0.500        ; 1.846      ; 6.455      ;
; -5.309 ; ir:U5|instruction[2]                                                                              ; dbufferb:U10|data_latch[0] ; statectrl:U14|enirin_latch                ; statectrl:U14|dbfbin_latch ; 0.500        ; 1.609      ; 6.467      ;
; -5.305 ; statectrl:U14|regrd1_latch                                                                        ; dbufferb:U10|data_latch[6] ; clk_divider:U1|clk_out                    ; statectrl:U14|dbfbin_latch ; 0.500        ; 1.548      ; 6.131      ;
; -5.300 ; gr:U12|grc_latch[5]                                                                               ; dbufferb:U10|data_latch[5] ; ir:U5|instruction[10]                     ; statectrl:U14|dbfbin_latch ; 0.500        ; -1.455     ; 3.579      ;
; -5.283 ; ir:U5|instruction[1]                                                                              ; dbufferb:U10|data_latch[0] ; statectrl:U14|enirin_latch                ; statectrl:U14|dbfbin_latch ; 0.500        ; 1.609      ; 6.441      ;
; -5.267 ; rom_new:U4|rom_new_rom:inst|altsyncram:altsyncram_component|altsyncram_kdr3:auto_generated|q_a[7] ; dbufferb:U10|data_latch[7] ; rom_new:U4|monostable_trigger:inst3|pulse ; statectrl:U14|dbfbin_latch ; 0.500        ; -0.221     ; 4.568      ;
; -5.255 ; gr:U12|grc_latch[7]                                                                               ; dbufferb:U10|data_latch[7] ; ir:U5|instruction[10]                     ; statectrl:U14|dbfbin_latch ; 1.000        ; -1.174     ; 4.103      ;
; -5.255 ; rom_new:U4|rom_new_rom:inst|altsyncram:altsyncram_component|altsyncram_kdr3:auto_generated|q_a[4] ; dbufferb:U10|data_latch[4] ; rom_new:U4|monostable_trigger:inst3|pulse ; statectrl:U14|dbfbin_latch ; 0.500        ; -0.230     ; 4.591      ;
; -5.253 ; ir:U5|instruction[0]                                                                              ; dbufferb:U10|data_latch[1] ; statectrl:U14|enirin_latch                ; statectrl:U14|dbfbin_latch ; 0.500        ; 1.608      ; 6.238      ;
; -5.253 ; rom_new:U4|rom_new_rom:inst|altsyncram:altsyncram_component|altsyncram_kdr3:auto_generated|q_a[6] ; dbufferb:U10|data_latch[6] ; rom_new:U4|monostable_trigger:inst3|pulse ; statectrl:U14|dbfbin_latch ; 0.500        ; 0.005      ; 4.536      ;
; -5.244 ; rom_new:U4|rom_new_rom:inst|altsyncram:altsyncram_component|altsyncram_kdr3:auto_generated|q_a[1] ; dbufferb:U10|data_latch[1] ; rom_new:U4|monostable_trigger:inst3|pulse ; statectrl:U14|dbfbin_latch ; 0.500        ; -0.219     ; 4.392      ;
; -5.208 ; statectrl:U14|regrd1_latch                                                                        ; dbufferb:U10|data_latch[4] ; clk_divider:U1|clk_out                    ; statectrl:U14|dbfbin_latch ; 0.500        ; 1.313      ; 6.087      ;
; -5.201 ; statectrl:U14|regrd1_latch                                                                        ; dbufferb:U10|data_latch[3] ; clk_divider:U1|clk_out                    ; statectrl:U14|dbfbin_latch ; 0.500        ; 1.325      ; 6.067      ;
; -5.183 ; gr:U12|grc_latch[3]                                                                               ; dbufferb:U10|data_latch[3] ; ir:U5|instruction[10]                     ; statectrl:U14|dbfbin_latch ; 1.000        ; -1.164     ; 4.060      ;
; -5.176 ; ir:U5|instruction[1]                                                                              ; dbufferb:U10|data_latch[1] ; statectrl:U14|enirin_latch                ; statectrl:U14|dbfbin_latch ; 0.500        ; 1.608      ; 6.161      ;
; -5.176 ; statectrl:U14|regrd1_latch                                                                        ; dbufferb:U10|data_latch[5] ; clk_divider:U1|clk_out                    ; statectrl:U14|dbfbin_latch ; 0.500        ; 1.322      ; 6.232      ;
; -5.172 ; ir:U5|instruction[9]                                                                              ; dbufferb:U10|data_latch[0] ; statectrl:U14|enirin_latch                ; statectrl:U14|dbfbin_latch ; 0.500        ; 1.652      ; 6.373      ;
; -5.166 ; ir:U5|instruction[0]                                                                              ; dbufferb:U10|data_latch[2] ; statectrl:U14|enirin_latch                ; statectrl:U14|dbfbin_latch ; 0.500        ; 1.846      ; 6.309      ;
; -5.163 ; ir:U5|instruction[0]                                                                              ; dbufferb:U10|data_latch[0] ; statectrl:U14|enirin_latch                ; statectrl:U14|dbfbin_latch ; 0.500        ; 1.609      ; 6.321      ;
; -5.162 ; ir:U5|instruction[10]                                                                             ; dbufferb:U10|data_latch[2] ; ir:U5|instruction[10]                     ; statectrl:U14|dbfbin_latch ; 0.500        ; 3.768      ; 8.457      ;
; -5.157 ; gr:U12|grb_latch[1]                                                                               ; dbufferb:U10|data_latch[1] ; ir:U5|instruction[10]                     ; statectrl:U14|dbfbin_latch ; 1.000        ; -1.429     ; 3.595      ;
; -5.142 ; ir:U5|instruction[3]                                                                              ; dbufferb:U10|data_latch[1] ; statectrl:U14|enirin_latch                ; statectrl:U14|dbfbin_latch ; 0.500        ; 1.608      ; 6.127      ;
; -5.125 ; gr:U12|grb_latch[7]                                                                               ; dbufferb:U10|data_latch[7] ; ir:U5|instruction[10]                     ; statectrl:U14|dbfbin_latch ; 0.500        ; -1.429     ; 3.218      ;
; -5.124 ; rom_new:U4|rom_new_rom:inst|altsyncram:altsyncram_component|altsyncram_kdr3:auto_generated|q_a[5] ; dbufferb:U10|data_latch[5] ; rom_new:U4|monostable_trigger:inst3|pulse ; statectrl:U14|dbfbin_latch ; 0.500        ; -0.221     ; 4.637      ;
; -5.116 ; statectrl:U14|enpcout_latch                                                                       ; dbufferb:U10|data_latch[0] ; clk_divider:U1|clk_out                    ; statectrl:U14|dbfbin_latch ; 0.500        ; 1.320      ; 5.975      ;
; -5.048 ; ir:U5|instruction[3]                                                                              ; dbufferb:U10|data_latch[7] ; statectrl:U14|enirin_latch                ; statectrl:U14|dbfbin_latch ; 0.500        ; 1.606      ; 6.186      ;
; -4.970 ; gr:U12|grb_latch[6]                                                                               ; dbufferb:U10|data_latch[6] ; ir:U5|instruction[10]                     ; statectrl:U14|dbfbin_latch ; 1.000        ; -1.204     ; 3.544      ;
; -4.953 ; ir:U5|instruction[1]                                                                              ; dbufferb:U10|data_latch[7] ; statectrl:U14|enirin_latch                ; statectrl:U14|dbfbin_latch ; 0.500        ; 1.606      ; 6.091      ;
; -4.946 ; ir:U5|instruction[10]                                                                             ; dbufferb:U10|data_latch[0] ; ir:U5|instruction[10]                     ; statectrl:U14|dbfbin_latch ; 0.500        ; 3.531      ; 8.256      ;
; -4.941 ; ir:U5|instruction[8]                                                                              ; dbufferb:U10|data_latch[1] ; statectrl:U14|enirin_latch                ; statectrl:U14|dbfbin_latch ; 0.500        ; 1.651      ; 5.969      ;
; -4.937 ; statectrl:U14|dbfaout_latch                                                                       ; dbufferb:U10|data_latch[0] ; clk_divider:U1|clk_out                    ; statectrl:U14|dbfbin_latch ; 0.500        ; 1.325      ; 5.801      ;
; -4.932 ; ir:U5|instruction[9]                                                                              ; dbufferb:U10|data_latch[1] ; statectrl:U14|enirin_latch                ; statectrl:U14|dbfbin_latch ; 0.500        ; 1.651      ; 5.960      ;
; -4.883 ; gr:U12|grd_latch[5]                                                                               ; dbufferb:U10|data_latch[5] ; ir:U5|instruction[10]                     ; statectrl:U14|dbfbin_latch ; 0.500        ; -1.620     ; 2.997      ;
; -4.868 ; gr:U12|grb_latch[4]                                                                               ; dbufferb:U10|data_latch[4] ; ir:U5|instruction[10]                     ; statectrl:U14|dbfbin_latch ; 1.000        ; -1.439     ; 3.495      ;
; -4.857 ; ir:U5|instruction[8]                                                                              ; dbufferb:U10|data_latch[2] ; statectrl:U14|enirin_latch                ; statectrl:U14|dbfbin_latch ; 0.500        ; 1.889      ; 6.043      ;
; -4.855 ; ir:U5|instruction[8]                                                                              ; dbufferb:U10|data_latch[0] ; statectrl:U14|enirin_latch                ; statectrl:U14|dbfbin_latch ; 0.500        ; 1.652      ; 6.056      ;
; -4.845 ; gr:U12|grb_latch[3]                                                                               ; dbufferb:U10|data_latch[3] ; ir:U5|instruction[10]                     ; statectrl:U14|dbfbin_latch ; 0.500        ; -1.419     ; 2.967      ;
; -4.821 ; ir:U5|instruction[9]                                                                              ; dbufferb:U10|data_latch[7] ; statectrl:U14|enirin_latch                ; statectrl:U14|dbfbin_latch ; 0.500        ; 1.649      ; 6.002      ;
; -4.806 ; statectrl:U14|enpcout_latch                                                                       ; dbufferb:U10|data_latch[2] ; clk_divider:U1|clk_out                    ; statectrl:U14|dbfbin_latch ; 0.500        ; 1.557      ; 5.650      ;
; -4.774 ; statectrl:U14|enrom_latch                                                                         ; dbufferb:U10|data_latch[2] ; clk_divider:U1|clk_out                    ; statectrl:U14|dbfbin_latch ; 0.500        ; 1.396      ; 5.457      ;
; -4.771 ; ir:U5|instruction[2]                                                                              ; dbufferb:U10|data_latch[7] ; statectrl:U14|enirin_latch                ; statectrl:U14|dbfbin_latch ; 0.500        ; 1.606      ; 5.909      ;
; -4.753 ; statectrl:U14|dbfbout_latch                                                                       ; dbufferb:U10|data_latch[3] ; clk_divider:U1|clk_out                    ; statectrl:U14|dbfbin_latch ; 0.500        ; 1.329      ; 5.623      ;
; -4.745 ; rom_new:U4|rom_new_rom:inst|altsyncram:altsyncram_component|altsyncram_kdr3:auto_generated|q_a[3] ; dbufferb:U10|data_latch[3] ; rom_new:U4|monostable_trigger:inst3|pulse ; statectrl:U14|dbfbin_latch ; 0.500        ; -0.218     ; 4.068      ;
; -4.719 ; statectrl:U14|enrom_latch                                                                         ; dbufferb:U10|data_latch[4] ; clk_divider:U1|clk_out                    ; statectrl:U14|dbfbin_latch ; 0.500        ; 1.147      ; 5.432      ;
; -4.717 ; statectrl:U14|dbfaout_latch                                                                       ; dbufferb:U10|data_latch[2] ; clk_divider:U1|clk_out                    ; statectrl:U14|dbfbin_latch ; 0.500        ; 1.562      ; 5.566      ;
; -4.706 ; ir:U5|instruction[10]                                                                             ; dbufferb:U10|data_latch[1] ; ir:U5|instruction[10]                     ; statectrl:U14|dbfbin_latch ; 0.500        ; 3.530      ; 7.843      ;
; -4.697 ; gr:U12|gra_latch[5]                                                                               ; dbufferb:U10|data_latch[5] ; ir:U5|instruction[10]                     ; statectrl:U14|dbfbin_latch ; 1.000        ; -1.505     ; 3.426      ;
; -4.690 ; statectrl:U14|dbfbout_latch                                                                       ; dbufferb:U10|data_latch[1] ; clk_divider:U1|clk_out                    ; statectrl:U14|dbfbin_latch ; 0.500        ; 1.328      ; 5.385      ;
; -4.690 ; dbufferb:U10|data_latch[2]                                                                        ; dbufferb:U10|data_latch[2] ; statectrl:U14|dbfbin_latch                ; statectrl:U14|dbfbin_latch ; 1.000        ; -0.065     ; 4.412      ;
; -4.661 ; dbufferb:U10|data_latch[2]                                                                        ; dbufferb:U10|data_latch[2] ; statectrl:U14|enalu_latch                 ; statectrl:U14|dbfbin_latch ; 1.000        ; -0.036     ; 4.412      ;
; -4.634 ; gr:U12|grb_latch[7]                                                                               ; dbufferb:U10|data_latch[7] ; ir:U5|instruction[10]                     ; statectrl:U14|dbfbin_latch ; 1.000        ; -1.438     ; 3.218      ;
; -4.612 ; statectrl:U14|regrd2_latch                                                                        ; dbufferb:U10|data_latch[5] ; clk_divider:U1|clk_out                    ; statectrl:U14|dbfbin_latch ; 0.500        ; 1.322      ; 5.668      ;
; -4.594 ; ram_new:U3|ram_new_ram:inst|altsyncram:altsyncram_component|altsyncram_2kn3:auto_generated|q_a[0] ; dbufferb:U10|data_latch[0] ; statectrl:U14|ramrd_latch                 ; statectrl:U14|dbfbin_latch ; 0.500        ; 1.528      ; 5.671      ;
+--------+---------------------------------------------------------------------------------------------------+----------------------------+-------------------------------------------+----------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'statectrl:U14|enirin_latch'                                                                                                                                                                                             ;
+--------+---------------------------------------------------------------------------------------------------+-----------------------+-------------------------------------------+----------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                         ; To Node               ; Launch Clock                              ; Latch Clock                ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------------------------------------------------------------+-----------------------+-------------------------------------------+----------------------------+--------------+------------+------------+
; -7.126 ; gr:U12|gra_latch[2]                                                                               ; ir:U5|instruction[10] ; ir:U5|instruction[10]                     ; statectrl:U14|enirin_latch ; 0.500        ; -2.980     ; 4.658      ;
; -6.875 ; gr:U12|gra_latch[2]                                                                               ; ir:U5|instruction[2]  ; ir:U5|instruction[10]                     ; statectrl:U14|enirin_latch ; 0.500        ; -3.200     ; 4.187      ;
; -6.872 ; gr:U12|gra_latch[0]                                                                               ; ir:U5|instruction[8]  ; ir:U5|instruction[10]                     ; statectrl:U14|enirin_latch ; 0.500        ; -3.242     ; 4.142      ;
; -6.832 ; gr:U12|gra_latch[0]                                                                               ; ir:U5|instruction[0]  ; ir:U5|instruction[10]                     ; statectrl:U14|enirin_latch ; 0.500        ; -3.200     ; 4.144      ;
; -6.728 ; gr:U12|grd_latch[2]                                                                               ; ir:U5|instruction[10] ; ir:U5|instruction[10]                     ; statectrl:U14|enirin_latch ; 1.000        ; -3.094     ; 4.646      ;
; -6.728 ; gr:U12|grb_latch[4]                                                                               ; ir:U5|instruction[12] ; ir:U5|instruction[10]                     ; statectrl:U14|enirin_latch ; 0.500        ; -3.133     ; 4.107      ;
; -6.709 ; gr:U12|grb_latch[2]                                                                               ; ir:U5|instruction[10] ; ir:U5|instruction[10]                     ; statectrl:U14|enirin_latch ; 0.500        ; -2.912     ; 4.309      ;
; -6.684 ; gr:U12|gra_latch[3]                                                                               ; ir:U5|instruction[11] ; ir:U5|instruction[10]                     ; statectrl:U14|enirin_latch ; 0.500        ; -3.201     ; 3.995      ;
; -6.679 ; gr:U12|grc_latch[0]                                                                               ; ir:U5|instruction[8]  ; ir:U5|instruction[10]                     ; statectrl:U14|enirin_latch ; 0.500        ; -2.911     ; 4.280      ;
; -6.678 ; gr:U12|grb_latch[4]                                                                               ; ir:U5|instruction[4]  ; ir:U5|instruction[10]                     ; statectrl:U14|enirin_latch ; 0.500        ; -3.114     ; 4.076      ;
; -6.639 ; gr:U12|grc_latch[0]                                                                               ; ir:U5|instruction[0]  ; ir:U5|instruction[10]                     ; statectrl:U14|enirin_latch ; 0.500        ; -2.869     ; 4.282      ;
; -6.615 ; gr:U12|gra_latch[5]                                                                               ; ir:U5|instruction[13] ; ir:U5|instruction[10]                     ; statectrl:U14|enirin_latch ; 0.500        ; -3.208     ; 3.919      ;
; -6.557 ; gr:U12|grb_latch[6]                                                                               ; ir:U5|instruction[6]  ; ir:U5|instruction[10]                     ; statectrl:U14|enirin_latch ; 0.500        ; -3.343     ; 3.726      ;
; -6.505 ; gr:U12|grc_latch[2]                                                                               ; ir:U5|instruction[10] ; ir:U5|instruction[10]                     ; statectrl:U14|enirin_latch ; 0.500        ; -2.649     ; 4.368      ;
; -6.499 ; gr:U12|grd_latch[0]                                                                               ; ir:U5|instruction[8]  ; ir:U5|instruction[10]                     ; statectrl:U14|enirin_latch ; 1.000        ; -3.356     ; 4.155      ;
; -6.492 ; gr:U12|gra_latch[3]                                                                               ; ir:U5|instruction[3]  ; ir:U5|instruction[10]                     ; statectrl:U14|enirin_latch ; 0.500        ; -3.200     ; 3.804      ;
; -6.477 ; gr:U12|grd_latch[2]                                                                               ; ir:U5|instruction[2]  ; ir:U5|instruction[10]                     ; statectrl:U14|enirin_latch ; 1.000        ; -3.314     ; 4.175      ;
; -6.460 ; gr:U12|grc_latch[0]                                                                               ; ir:U5|instruction[8]  ; ir:U5|instruction[10]                     ; statectrl:U14|enirin_latch ; 1.000        ; -3.192     ; 4.280      ;
; -6.459 ; gr:U12|grd_latch[0]                                                                               ; ir:U5|instruction[0]  ; ir:U5|instruction[10]                     ; statectrl:U14|enirin_latch ; 1.000        ; -3.314     ; 4.157      ;
; -6.458 ; gr:U12|grb_latch[2]                                                                               ; ir:U5|instruction[2]  ; ir:U5|instruction[10]                     ; statectrl:U14|enirin_latch ; 0.500        ; -3.132     ; 3.838      ;
; -6.458 ; gr:U12|grb_latch[0]                                                                               ; ir:U5|instruction[8]  ; ir:U5|instruction[10]                     ; statectrl:U14|enirin_latch ; 0.500        ; -3.174     ; 3.796      ;
; -6.437 ; gr:U12|grc_latch[5]                                                                               ; ir:U5|instruction[13] ; ir:U5|instruction[10]                     ; statectrl:U14|enirin_latch ; 0.500        ; -2.877     ; 4.072      ;
; -6.436 ; gr:U12|gra_latch[1]                                                                               ; ir:U5|instruction[9]  ; ir:U5|instruction[10]                     ; statectrl:U14|enirin_latch ; 0.500        ; -3.241     ; 3.707      ;
; -6.420 ; gr:U12|grc_latch[0]                                                                               ; ir:U5|instruction[0]  ; ir:U5|instruction[10]                     ; statectrl:U14|enirin_latch ; 1.000        ; -3.150     ; 4.282      ;
; -6.418 ; gr:U12|grb_latch[0]                                                                               ; ir:U5|instruction[0]  ; ir:U5|instruction[10]                     ; statectrl:U14|enirin_latch ; 0.500        ; -3.132     ; 3.798      ;
; -6.389 ; gr:U12|gra_latch[1]                                                                               ; ir:U5|instruction[1]  ; ir:U5|instruction[10]                     ; statectrl:U14|enirin_latch ; 0.500        ; -3.199     ; 3.702      ;
; -6.382 ; gr:U12|grd_latch[4]                                                                               ; ir:U5|instruction[12] ; ir:U5|instruction[10]                     ; statectrl:U14|enirin_latch ; 1.000        ; -3.315     ; 4.079      ;
; -6.341 ; gr:U12|grb_latch[6]                                                                               ; ir:U5|instruction[14] ; ir:U5|instruction[10]                     ; statectrl:U14|enirin_latch ; 0.500        ; -3.133     ; 3.720      ;
; -6.332 ; gr:U12|grd_latch[4]                                                                               ; ir:U5|instruction[4]  ; ir:U5|instruction[10]                     ; statectrl:U14|enirin_latch ; 1.000        ; -3.296     ; 4.048      ;
; -6.307 ; gr:U12|gra_latch[4]                                                                               ; ir:U5|instruction[12] ; ir:U5|instruction[10]                     ; statectrl:U14|enirin_latch ; 0.500        ; -3.198     ; 3.621      ;
; -6.286 ; gr:U12|grc_latch[2]                                                                               ; ir:U5|instruction[10] ; ir:U5|instruction[10]                     ; statectrl:U14|enirin_latch ; 1.000        ; -2.930     ; 4.368      ;
; -6.286 ; gr:U12|grc_latch[1]                                                                               ; ir:U5|instruction[9]  ; ir:U5|instruction[10]                     ; statectrl:U14|enirin_latch ; 0.500        ; -2.910     ; 3.888      ;
; -6.257 ; gr:U12|gra_latch[4]                                                                               ; ir:U5|instruction[4]  ; ir:U5|instruction[10]                     ; statectrl:U14|enirin_latch ; 0.500        ; -3.179     ; 3.590      ;
; -6.254 ; gr:U12|grc_latch[2]                                                                               ; ir:U5|instruction[2]  ; ir:U5|instruction[10]                     ; statectrl:U14|enirin_latch ; 0.500        ; -2.869     ; 3.897      ;
; -6.239 ; gr:U12|grc_latch[1]                                                                               ; ir:U5|instruction[1]  ; ir:U5|instruction[10]                     ; statectrl:U14|enirin_latch ; 0.500        ; -2.868     ; 3.883      ;
; -6.219 ; gr:U12|grb_latch[4]                                                                               ; ir:U5|instruction[12] ; ir:U5|instruction[10]                     ; statectrl:U14|enirin_latch ; 1.000        ; -3.124     ; 4.107      ;
; -6.218 ; gr:U12|grc_latch[5]                                                                               ; ir:U5|instruction[13] ; ir:U5|instruction[10]                     ; statectrl:U14|enirin_latch ; 1.000        ; -3.158     ; 4.072      ;
; -6.213 ; gr:U12|gra_latch[7]                                                                               ; ir:U5|instruction[15] ; ir:U5|instruction[10]                     ; statectrl:U14|enirin_latch ; 0.500        ; -3.614     ; 3.111      ;
; -6.210 ; gr:U12|grd_latch[6]                                                                               ; ir:U5|instruction[6]  ; ir:U5|instruction[10]                     ; statectrl:U14|enirin_latch ; 1.000        ; -3.525     ; 3.697      ;
; -6.200 ; gr:U12|grb_latch[2]                                                                               ; ir:U5|instruction[10] ; ir:U5|instruction[10]                     ; statectrl:U14|enirin_latch ; 1.000        ; -2.903     ; 4.309      ;
; -6.169 ; gr:U12|grb_latch[4]                                                                               ; ir:U5|instruction[4]  ; ir:U5|instruction[10]                     ; statectrl:U14|enirin_latch ; 1.000        ; -3.105     ; 4.076      ;
; -6.094 ; statectrl:U14|regrd1_latch                                                                        ; ir:U5|instruction[13] ; clk_divider:U1|clk_out                    ; statectrl:U14|enirin_latch ; 1.000        ; -0.381     ; 6.725      ;
; -6.068 ; statectrl:U14|regrd1_latch                                                                        ; ir:U5|instruction[12] ; clk_divider:U1|clk_out                    ; statectrl:U14|enirin_latch ; 1.000        ; -0.381     ; 6.699      ;
; -6.067 ; gr:U12|grc_latch[1]                                                                               ; ir:U5|instruction[9]  ; ir:U5|instruction[10]                     ; statectrl:U14|enirin_latch ; 1.000        ; -3.191     ; 3.888      ;
; -6.048 ; gr:U12|grb_latch[6]                                                                               ; ir:U5|instruction[6]  ; ir:U5|instruction[10]                     ; statectrl:U14|enirin_latch ; 1.000        ; -3.334     ; 3.726      ;
; -6.035 ; gr:U12|grc_latch[2]                                                                               ; ir:U5|instruction[2]  ; ir:U5|instruction[10]                     ; statectrl:U14|enirin_latch ; 1.000        ; -3.150     ; 3.897      ;
; -6.025 ; rom_new:U4|rom_new_rom:inst|altsyncram:altsyncram_component|altsyncram_kdr3:auto_generated|q_a[4] ; ir:U5|instruction[12] ; rom_new:U4|monostable_trigger:inst3|pulse ; statectrl:U14|enirin_latch ; 1.000        ; -1.924     ; 5.113      ;
; -6.020 ; gr:U12|grc_latch[1]                                                                               ; ir:U5|instruction[1]  ; ir:U5|instruction[10]                     ; statectrl:U14|enirin_latch ; 1.000        ; -3.149     ; 3.883      ;
; -6.018 ; statectrl:U14|regrd1_latch                                                                        ; ir:U5|instruction[4]  ; clk_divider:U1|clk_out                    ; statectrl:U14|enirin_latch ; 1.000        ; -0.362     ; 6.668      ;
; -5.998 ; gr:U12|grc_latch[3]                                                                               ; ir:U5|instruction[11] ; ir:U5|instruction[10]                     ; statectrl:U14|enirin_latch ; 0.500        ; -2.870     ; 3.640      ;
; -5.995 ; gr:U12|grd_latch[1]                                                                               ; ir:U5|instruction[9]  ; ir:U5|instruction[10]                     ; statectrl:U14|enirin_latch ; 1.000        ; -3.356     ; 3.651      ;
; -5.994 ; gr:U12|grd_latch[6]                                                                               ; ir:U5|instruction[14] ; ir:U5|instruction[10]                     ; statectrl:U14|enirin_latch ; 1.000        ; -3.315     ; 3.691      ;
; -5.975 ; rom_new:U4|rom_new_rom:inst|altsyncram:altsyncram_component|altsyncram_kdr3:auto_generated|q_a[4] ; ir:U5|instruction[4]  ; rom_new:U4|monostable_trigger:inst3|pulse ; statectrl:U14|enirin_latch ; 1.000        ; -1.905     ; 5.082      ;
; -5.949 ; gr:U12|grb_latch[0]                                                                               ; ir:U5|instruction[8]  ; ir:U5|instruction[10]                     ; statectrl:U14|enirin_latch ; 1.000        ; -3.165     ; 3.796      ;
; -5.949 ; gr:U12|grb_latch[2]                                                                               ; ir:U5|instruction[2]  ; ir:U5|instruction[10]                     ; statectrl:U14|enirin_latch ; 1.000        ; -3.123     ; 3.838      ;
; -5.948 ; gr:U12|grd_latch[1]                                                                               ; ir:U5|instruction[1]  ; ir:U5|instruction[10]                     ; statectrl:U14|enirin_latch ; 1.000        ; -3.314     ; 3.646      ;
; -5.909 ; gr:U12|grb_latch[0]                                                                               ; ir:U5|instruction[0]  ; ir:U5|instruction[10]                     ; statectrl:U14|enirin_latch ; 1.000        ; -3.123     ; 3.798      ;
; -5.893 ; gr:U12|grc_latch[7]                                                                               ; ir:U5|instruction[15] ; ir:U5|instruction[10]                     ; statectrl:U14|enirin_latch ; 0.500        ; -3.283     ; 3.122      ;
; -5.892 ; statectrl:U14|regrd1_latch                                                                        ; ir:U5|instruction[6]  ; clk_divider:U1|clk_out                    ; statectrl:U14|enirin_latch ; 1.000        ; -0.591     ; 6.313      ;
; -5.858 ; gr:U12|gra_latch[6]                                                                               ; ir:U5|instruction[6]  ; ir:U5|instruction[10]                     ; statectrl:U14|enirin_latch ; 0.500        ; -3.411     ; 2.959      ;
; -5.832 ; gr:U12|grb_latch[6]                                                                               ; ir:U5|instruction[14] ; ir:U5|instruction[10]                     ; statectrl:U14|enirin_latch ; 1.000        ; -3.124     ; 3.720      ;
; -5.806 ; gr:U12|grc_latch[3]                                                                               ; ir:U5|instruction[3]  ; ir:U5|instruction[10]                     ; statectrl:U14|enirin_latch ; 0.500        ; -2.869     ; 3.449      ;
; -5.801 ; gr:U12|grd_latch[5]                                                                               ; ir:U5|instruction[13] ; ir:U5|instruction[10]                     ; statectrl:U14|enirin_latch ; 1.000        ; -3.323     ; 3.490      ;
; -5.792 ; statectrl:U14|regrd1_latch                                                                        ; ir:U5|instruction[10] ; clk_divider:U1|clk_out                    ; statectrl:U14|enirin_latch ; 1.000        ; -0.160     ; 6.644      ;
; -5.784 ; gr:U12|gra_latch[7]                                                                               ; ir:U5|instruction[7]  ; ir:U5|instruction[10]                     ; statectrl:U14|enirin_latch ; 0.500        ; -3.189     ; 3.107      ;
; -5.779 ; gr:U12|grc_latch[3]                                                                               ; ir:U5|instruction[11] ; ir:U5|instruction[10]                     ; statectrl:U14|enirin_latch ; 1.000        ; -3.151     ; 3.640      ;
; -5.747 ; rom_new:U4|rom_new_rom:inst|altsyncram:altsyncram_component|altsyncram_kdr3:auto_generated|q_a[5] ; ir:U5|instruction[13] ; rom_new:U4|monostable_trigger:inst3|pulse ; statectrl:U14|enirin_latch ; 1.000        ; -1.924     ; 4.835      ;
; -5.727 ; gr:U12|grb_latch[5]                                                                               ; ir:U5|instruction[13] ; ir:U5|instruction[10]                     ; statectrl:U14|enirin_latch ; 0.500        ; -3.141     ; 3.098      ;
; -5.722 ; rom_new:U4|rom_new_rom:inst|altsyncram:altsyncram_component|altsyncram_kdr3:auto_generated|q_a[2] ; ir:U5|instruction[10] ; rom_new:U4|monostable_trigger:inst3|pulse ; statectrl:U14|enirin_latch ; 1.000        ; -1.703     ; 5.031      ;
; -5.720 ; gr:U12|gra_latch[5]                                                                               ; ir:U5|instruction[5]  ; ir:U5|instruction[10]                     ; statectrl:U14|enirin_latch ; 0.500        ; -3.189     ; 3.043      ;
; -5.681 ; statectrl:U14|regrd1_latch                                                                        ; ir:U5|instruction[9]  ; clk_divider:U1|clk_out                    ; statectrl:U14|enirin_latch ; 1.000        ; -0.422     ; 6.271      ;
; -5.676 ; statectrl:U14|regrd1_latch                                                                        ; ir:U5|instruction[14] ; clk_divider:U1|clk_out                    ; statectrl:U14|enirin_latch ; 1.000        ; -0.381     ; 6.307      ;
; -5.674 ; gr:U12|grc_latch[7]                                                                               ; ir:U5|instruction[15] ; ir:U5|instruction[10]                     ; statectrl:U14|enirin_latch ; 1.000        ; -3.564     ; 3.122      ;
; -5.642 ; gr:U12|gra_latch[6]                                                                               ; ir:U5|instruction[14] ; ir:U5|instruction[10]                     ; statectrl:U14|enirin_latch ; 0.500        ; -3.201     ; 2.953      ;
; -5.637 ; rom_new:U4|rom_new_rom:inst|altsyncram:altsyncram_component|altsyncram_kdr3:auto_generated|q_a[6] ; ir:U5|instruction[6]  ; rom_new:U4|monostable_trigger:inst3|pulse ; statectrl:U14|enirin_latch ; 1.000        ; -2.134     ; 4.515      ;
; -5.634 ; statectrl:U14|regrd1_latch                                                                        ; ir:U5|instruction[1]  ; clk_divider:U1|clk_out                    ; statectrl:U14|enirin_latch ; 1.000        ; -0.380     ; 6.266      ;
; -5.587 ; gr:U12|grc_latch[3]                                                                               ; ir:U5|instruction[3]  ; ir:U5|instruction[10]                     ; statectrl:U14|enirin_latch ; 1.000        ; -3.150     ; 3.449      ;
; -5.542 ; gr:U12|grc_latch[5]                                                                               ; ir:U5|instruction[5]  ; ir:U5|instruction[10]                     ; statectrl:U14|enirin_latch ; 0.500        ; -2.858     ; 3.196      ;
; -5.541 ; statectrl:U14|regrd1_latch                                                                        ; ir:U5|instruction[2]  ; clk_divider:U1|clk_out                    ; statectrl:U14|enirin_latch ; 1.000        ; -0.380     ; 6.173      ;
; -5.537 ; statectrl:U14|regrd1_latch                                                                        ; ir:U5|instruction[8]  ; clk_divider:U1|clk_out                    ; statectrl:U14|enirin_latch ; 1.000        ; -0.422     ; 6.127      ;
; -5.536 ; gr:U12|grb_latch[1]                                                                               ; ir:U5|instruction[9]  ; ir:U5|instruction[10]                     ; statectrl:U14|enirin_latch ; 0.500        ; -3.175     ; 2.873      ;
; -5.530 ; statectrl:U14|regrd2_latch                                                                        ; ir:U5|instruction[13] ; clk_divider:U1|clk_out                    ; statectrl:U14|enirin_latch ; 1.000        ; -0.381     ; 6.161      ;
; -5.497 ; statectrl:U14|regrd1_latch                                                                        ; ir:U5|instruction[0]  ; clk_divider:U1|clk_out                    ; statectrl:U14|enirin_latch ; 1.000        ; -0.380     ; 6.129      ;
; -5.489 ; statectrl:U14|dbfaout_latch                                                                       ; ir:U5|instruction[11] ; clk_divider:U1|clk_out                    ; statectrl:U14|enirin_latch ; 1.000        ; -0.381     ; 6.120      ;
; -5.489 ; statectrl:U14|enrom_latch                                                                         ; ir:U5|instruction[12] ; clk_divider:U1|clk_out                    ; statectrl:U14|enirin_latch ; 1.000        ; -0.547     ; 5.954      ;
; -5.489 ; gr:U12|grb_latch[1]                                                                               ; ir:U5|instruction[1]  ; ir:U5|instruction[10]                     ; statectrl:U14|enirin_latch ; 0.500        ; -3.133     ; 2.868      ;
; -5.471 ; rom_new:U4|rom_new_rom:inst|altsyncram:altsyncram_component|altsyncram_kdr3:auto_generated|q_a[2] ; ir:U5|instruction[2]  ; rom_new:U4|monostable_trigger:inst3|pulse ; statectrl:U14|enirin_latch ; 1.000        ; -1.923     ; 4.560      ;
; -5.464 ; gr:U12|grc_latch[7]                                                                               ; ir:U5|instruction[7]  ; ir:U5|instruction[10]                     ; statectrl:U14|enirin_latch ; 0.500        ; -2.858     ; 3.118      ;
; -5.458 ; statectrl:U14|regrd2_latch                                                                        ; ir:U5|instruction[10] ; clk_divider:U1|clk_out                    ; statectrl:U14|enirin_latch ; 1.000        ; -0.160     ; 6.310      ;
; -5.442 ; gr:U12|grc_latch[4]                                                                               ; ir:U5|instruction[12] ; ir:U5|instruction[10]                     ; statectrl:U14|enirin_latch ; 0.500        ; -2.868     ; 3.086      ;
; -5.439 ; statectrl:U14|enrom_latch                                                                         ; ir:U5|instruction[4]  ; clk_divider:U1|clk_out                    ; statectrl:U14|enirin_latch ; 1.000        ; -0.528     ; 5.923      ;
; -5.421 ; rom_new:U4|rom_new_rom:inst|altsyncram:altsyncram_component|altsyncram_kdr3:auto_generated|q_a[6] ; ir:U5|instruction[14] ; rom_new:U4|monostable_trigger:inst3|pulse ; statectrl:U14|enirin_latch ; 1.000        ; -1.924     ; 4.509      ;
; -5.400 ; ram_new:U3|ram_new_ram:inst|altsyncram:altsyncram_component|altsyncram_2kn3:auto_generated|q_a[3] ; ir:U5|instruction[11] ; statectrl:U14|ramrd_latch                 ; statectrl:U14|enirin_latch ; 1.000        ; -0.178     ; 6.244      ;
; -5.392 ; gr:U12|grc_latch[4]                                                                               ; ir:U5|instruction[4]  ; ir:U5|instruction[10]                     ; statectrl:U14|enirin_latch ; 0.500        ; -2.849     ; 3.055      ;
; -5.367 ; dbufferb:U10|data_latch[2]                                                                        ; ir:U5|instruction[10] ; statectrl:U14|dbfbin_latch                ; statectrl:U14|enirin_latch ; 0.500        ; -1.887     ; 3.992      ;
; -5.349 ; rom_new:U4|rom_new_rom:inst|altsyncram:altsyncram_component|altsyncram_kdr3:auto_generated|q_a[0] ; ir:U5|instruction[8]  ; rom_new:U4|monostable_trigger:inst3|pulse ; statectrl:U14|enirin_latch ; 1.000        ; -1.965     ; 4.396      ;
; -5.347 ; gr:U12|grd_latch[7]                                                                               ; ir:U5|instruction[15] ; ir:U5|instruction[10]                     ; statectrl:U14|enirin_latch ; 1.000        ; -3.729     ; 2.630      ;
; -5.335 ; statectrl:U14|regrd1_latch                                                                        ; ir:U5|instruction[15] ; clk_divider:U1|clk_out                    ; statectrl:U14|enirin_latch ; 1.000        ; -0.787     ; 5.560      ;
; -5.330 ; gr:U12|grd_latch[3]                                                                               ; ir:U5|instruction[11] ; ir:U5|instruction[10]                     ; statectrl:U14|enirin_latch ; 1.000        ; -3.315     ; 3.027      ;
; -5.323 ; gr:U12|grc_latch[5]                                                                               ; ir:U5|instruction[5]  ; ir:U5|instruction[10]                     ; statectrl:U14|enirin_latch ; 1.000        ; -3.139     ; 3.196      ;
+--------+---------------------------------------------------------------------------------------------------+-----------------------+-------------------------------------------+----------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'statectrl:U14|ramin_latch'                                                                                                                                                                                                                  ;
+--------+---------------------------------------------------------------------------------------------------+--------------------------------------------+-------------------------------------------+---------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                         ; To Node                                    ; Launch Clock                              ; Latch Clock               ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------------------------------------------------------------+--------------------------------------------+-------------------------------------------+---------------------------+--------------+------------+------------+
; -6.742 ; gr:U12|gra_latch[2]                                                                               ; ram_new:U3|ram_ctrl:inst1|address_latch[2] ; ir:U5|instruction[10]                     ; statectrl:U14|ramin_latch ; 0.500        ; -3.031     ; 4.223      ;
; -6.650 ; gr:U12|gra_latch[0]                                                                               ; ram_new:U3|ram_ctrl:inst1|address_latch[0] ; ir:U5|instruction[10]                     ; statectrl:U14|ramin_latch ; 0.500        ; -3.031     ; 4.131      ;
; -6.512 ; gr:U12|gra_latch[3]                                                                               ; ram_new:U3|ram_ctrl:inst1|address_latch[3] ; ir:U5|instruction[10]                     ; statectrl:U14|ramin_latch ; 0.500        ; -3.234     ; 3.790      ;
; -6.457 ; gr:U12|grc_latch[0]                                                                               ; ram_new:U3|ram_ctrl:inst1|address_latch[0] ; ir:U5|instruction[10]                     ; statectrl:U14|ramin_latch ; 0.500        ; -2.700     ; 4.269      ;
; -6.344 ; gr:U12|grd_latch[2]                                                                               ; ram_new:U3|ram_ctrl:inst1|address_latch[2] ; ir:U5|instruction[10]                     ; statectrl:U14|ramin_latch ; 1.000        ; -3.145     ; 4.211      ;
; -6.325 ; gr:U12|grb_latch[2]                                                                               ; ram_new:U3|ram_ctrl:inst1|address_latch[2] ; ir:U5|instruction[10]                     ; statectrl:U14|ramin_latch ; 0.500        ; -2.963     ; 3.874      ;
; -6.291 ; gr:U12|gra_latch[1]                                                                               ; ram_new:U3|ram_ctrl:inst1|address_latch[1] ; ir:U5|instruction[10]                     ; statectrl:U14|ramin_latch ; 0.500        ; -3.009     ; 3.794      ;
; -6.277 ; gr:U12|grd_latch[0]                                                                               ; ram_new:U3|ram_ctrl:inst1|address_latch[0] ; ir:U5|instruction[10]                     ; statectrl:U14|ramin_latch ; 1.000        ; -3.145     ; 4.144      ;
; -6.238 ; gr:U12|grc_latch[0]                                                                               ; ram_new:U3|ram_ctrl:inst1|address_latch[0] ; ir:U5|instruction[10]                     ; statectrl:U14|ramin_latch ; 1.000        ; -2.981     ; 4.269      ;
; -6.236 ; gr:U12|grb_latch[0]                                                                               ; ram_new:U3|ram_ctrl:inst1|address_latch[0] ; ir:U5|instruction[10]                     ; statectrl:U14|ramin_latch ; 0.500        ; -2.963     ; 3.785      ;
; -6.169 ; gr:U12|gra_latch[7]                                                                               ; ram_new:U3|ram_ctrl:inst1|address_latch[7] ; ir:U5|instruction[10]                     ; statectrl:U14|ramin_latch ; 0.500        ; -3.038     ; 3.643      ;
; -6.141 ; gr:U12|grc_latch[1]                                                                               ; ram_new:U3|ram_ctrl:inst1|address_latch[1] ; ir:U5|instruction[10]                     ; statectrl:U14|ramin_latch ; 0.500        ; -2.678     ; 3.975      ;
; -6.123 ; gr:U12|gra_latch[5]                                                                               ; ram_new:U3|ram_ctrl:inst1|address_latch[5] ; ir:U5|instruction[10]                     ; statectrl:U14|ramin_latch ; 0.500        ; -3.117     ; 3.518      ;
; -6.121 ; gr:U12|grc_latch[2]                                                                               ; ram_new:U3|ram_ctrl:inst1|address_latch[2] ; ir:U5|instruction[10]                     ; statectrl:U14|ramin_latch ; 0.500        ; -2.700     ; 3.933      ;
; -6.114 ; gr:U12|grb_latch[6]                                                                               ; ram_new:U3|ram_ctrl:inst1|address_latch[6] ; ir:U5|instruction[10]                     ; statectrl:U14|ramin_latch ; 0.500        ; -2.963     ; 3.663      ;
; -5.945 ; gr:U12|grc_latch[5]                                                                               ; ram_new:U3|ram_ctrl:inst1|address_latch[5] ; ir:U5|instruction[10]                     ; statectrl:U14|ramin_latch ; 0.500        ; -2.786     ; 3.671      ;
; -5.922 ; gr:U12|grc_latch[1]                                                                               ; ram_new:U3|ram_ctrl:inst1|address_latch[1] ; ir:U5|instruction[10]                     ; statectrl:U14|ramin_latch ; 1.000        ; -2.959     ; 3.975      ;
; -5.902 ; gr:U12|grc_latch[2]                                                                               ; ram_new:U3|ram_ctrl:inst1|address_latch[2] ; ir:U5|instruction[10]                     ; statectrl:U14|ramin_latch ; 1.000        ; -2.981     ; 3.933      ;
; -5.850 ; gr:U12|grd_latch[1]                                                                               ; ram_new:U3|ram_ctrl:inst1|address_latch[1] ; ir:U5|instruction[10]                     ; statectrl:U14|ramin_latch ; 1.000        ; -3.124     ; 3.738      ;
; -5.849 ; gr:U12|grc_latch[7]                                                                               ; ram_new:U3|ram_ctrl:inst1|address_latch[7] ; ir:U5|instruction[10]                     ; statectrl:U14|ramin_latch ; 0.500        ; -2.707     ; 3.654      ;
; -5.826 ; gr:U12|grc_latch[3]                                                                               ; ram_new:U3|ram_ctrl:inst1|address_latch[3] ; ir:U5|instruction[10]                     ; statectrl:U14|ramin_latch ; 0.500        ; -2.903     ; 3.435      ;
; -5.816 ; gr:U12|grb_latch[2]                                                                               ; ram_new:U3|ram_ctrl:inst1|address_latch[2] ; ir:U5|instruction[10]                     ; statectrl:U14|ramin_latch ; 1.000        ; -2.954     ; 3.874      ;
; -5.767 ; gr:U12|grd_latch[6]                                                                               ; ram_new:U3|ram_ctrl:inst1|address_latch[6] ; ir:U5|instruction[10]                     ; statectrl:U14|ramin_latch ; 1.000        ; -3.145     ; 3.634      ;
; -5.727 ; gr:U12|grb_latch[0]                                                                               ; ram_new:U3|ram_ctrl:inst1|address_latch[0] ; ir:U5|instruction[10]                     ; statectrl:U14|ramin_latch ; 1.000        ; -2.954     ; 3.785      ;
; -5.726 ; gr:U12|grc_latch[5]                                                                               ; ram_new:U3|ram_ctrl:inst1|address_latch[5] ; ir:U5|instruction[10]                     ; statectrl:U14|ramin_latch ; 1.000        ; -3.067     ; 3.671      ;
; -5.641 ; gr:U12|grb_latch[4]                                                                               ; ram_new:U3|ram_ctrl:inst1|address_latch[4] ; ir:U5|instruction[10]                     ; statectrl:U14|ramin_latch ; 0.500        ; -3.155     ; 2.998      ;
; -5.630 ; gr:U12|grc_latch[7]                                                                               ; ram_new:U3|ram_ctrl:inst1|address_latch[7] ; ir:U5|instruction[10]                     ; statectrl:U14|ramin_latch ; 1.000        ; -2.988     ; 3.654      ;
; -5.607 ; gr:U12|grc_latch[3]                                                                               ; ram_new:U3|ram_ctrl:inst1|address_latch[3] ; ir:U5|instruction[10]                     ; statectrl:U14|ramin_latch ; 1.000        ; -3.184     ; 3.435      ;
; -5.605 ; gr:U12|grb_latch[6]                                                                               ; ram_new:U3|ram_ctrl:inst1|address_latch[6] ; ir:U5|instruction[10]                     ; statectrl:U14|ramin_latch ; 1.000        ; -2.954     ; 3.663      ;
; -5.602 ; statectrl:U14|regrd1_latch                                                                        ; ram_new:U3|ram_ctrl:inst1|address_latch[5] ; clk_divider:U1|clk_out                    ; statectrl:U14|ramin_latch ; 1.000        ; -0.290     ; 6.324      ;
; -5.536 ; statectrl:U14|regrd1_latch                                                                        ; ram_new:U3|ram_ctrl:inst1|address_latch[1] ; clk_divider:U1|clk_out                    ; statectrl:U14|ramin_latch ; 1.000        ; -0.190     ; 6.358      ;
; -5.449 ; statectrl:U14|regrd1_latch                                                                        ; ram_new:U3|ram_ctrl:inst1|address_latch[6] ; clk_divider:U1|clk_out                    ; statectrl:U14|ramin_latch ; 1.000        ; -0.211     ; 6.250      ;
; -5.415 ; gr:U12|gra_latch[6]                                                                               ; ram_new:U3|ram_ctrl:inst1|address_latch[6] ; ir:U5|instruction[10]                     ; statectrl:U14|ramin_latch ; 0.500        ; -3.031     ; 2.896      ;
; -5.408 ; statectrl:U14|regrd1_latch                                                                        ; ram_new:U3|ram_ctrl:inst1|address_latch[2] ; clk_divider:U1|clk_out                    ; statectrl:U14|ramin_latch ; 1.000        ; -0.211     ; 6.209      ;
; -5.391 ; gr:U12|grb_latch[1]                                                                               ; ram_new:U3|ram_ctrl:inst1|address_latch[1] ; ir:U5|instruction[10]                     ; statectrl:U14|ramin_latch ; 0.500        ; -2.943     ; 2.960      ;
; -5.338 ; rom_new:U4|rom_new_rom:inst|altsyncram:altsyncram_component|altsyncram_kdr3:auto_generated|q_a[2] ; ram_new:U3|ram_ctrl:inst1|address_latch[2] ; rom_new:U4|monostable_trigger:inst3|pulse ; statectrl:U14|ramin_latch ; 1.000        ; -1.754     ; 4.596      ;
; -5.317 ; statectrl:U14|dbfaout_latch                                                                       ; ram_new:U3|ram_ctrl:inst1|address_latch[3] ; clk_divider:U1|clk_out                    ; statectrl:U14|ramin_latch ; 1.000        ; -0.414     ; 5.915      ;
; -5.315 ; statectrl:U14|regrd1_latch                                                                        ; ram_new:U3|ram_ctrl:inst1|address_latch[0] ; clk_divider:U1|clk_out                    ; statectrl:U14|ramin_latch ; 1.000        ; -0.211     ; 6.116      ;
; -5.309 ; gr:U12|grd_latch[5]                                                                               ; ram_new:U3|ram_ctrl:inst1|address_latch[5] ; ir:U5|instruction[10]                     ; statectrl:U14|ramin_latch ; 1.000        ; -3.232     ; 3.089      ;
; -5.303 ; gr:U12|grd_latch[7]                                                                               ; ram_new:U3|ram_ctrl:inst1|address_latch[7] ; ir:U5|instruction[10]                     ; statectrl:U14|ramin_latch ; 1.000        ; -3.153     ; 3.162      ;
; -5.295 ; gr:U12|grd_latch[4]                                                                               ; ram_new:U3|ram_ctrl:inst1|address_latch[4] ; ir:U5|instruction[10]                     ; statectrl:U14|ramin_latch ; 1.000        ; -3.337     ; 2.970      ;
; -5.291 ; statectrl:U14|regrd1_latch                                                                        ; ram_new:U3|ram_ctrl:inst1|address_latch[7] ; clk_divider:U1|clk_out                    ; statectrl:U14|ramin_latch ; 1.000        ; -0.211     ; 6.092      ;
; -5.255 ; rom_new:U4|rom_new_rom:inst|altsyncram:altsyncram_component|altsyncram_kdr3:auto_generated|q_a[5] ; ram_new:U3|ram_ctrl:inst1|address_latch[5] ; rom_new:U4|monostable_trigger:inst3|pulse ; statectrl:U14|ramin_latch ; 1.000        ; -1.833     ; 4.434      ;
; -5.235 ; gr:U12|grb_latch[5]                                                                               ; ram_new:U3|ram_ctrl:inst1|address_latch[5] ; ir:U5|instruction[10]                     ; statectrl:U14|ramin_latch ; 0.500        ; -3.050     ; 2.697      ;
; -5.228 ; gr:U12|grb_latch[7]                                                                               ; ram_new:U3|ram_ctrl:inst1|address_latch[7] ; ir:U5|instruction[10]                     ; statectrl:U14|ramin_latch ; 0.500        ; -2.971     ; 2.769      ;
; -5.228 ; ram_new:U3|ram_new_ram:inst|altsyncram:altsyncram_component|altsyncram_2kn3:auto_generated|q_a[3] ; ram_new:U3|ram_ctrl:inst1|address_latch[3] ; statectrl:U14|ramrd_latch                 ; statectrl:U14|ramin_latch ; 1.000        ; -0.211     ; 6.039      ;
; -5.220 ; gr:U12|gra_latch[4]                                                                               ; ram_new:U3|ram_ctrl:inst1|address_latch[4] ; ir:U5|instruction[10]                     ; statectrl:U14|ramin_latch ; 0.500        ; -3.220     ; 2.512      ;
; -5.194 ; rom_new:U4|rom_new_rom:inst|altsyncram:altsyncram_component|altsyncram_kdr3:auto_generated|q_a[6] ; ram_new:U3|ram_ctrl:inst1|address_latch[6] ; rom_new:U4|monostable_trigger:inst3|pulse ; statectrl:U14|ramin_latch ; 1.000        ; -1.754     ; 4.452      ;
; -5.167 ; rom_new:U4|rom_new_rom:inst|altsyncram:altsyncram_component|altsyncram_kdr3:auto_generated|q_a[7] ; ram_new:U3|ram_ctrl:inst1|address_latch[7] ; rom_new:U4|monostable_trigger:inst3|pulse ; statectrl:U14|ramin_latch ; 1.000        ; -1.754     ; 4.425      ;
; -5.158 ; gr:U12|grd_latch[3]                                                                               ; ram_new:U3|ram_ctrl:inst1|address_latch[3] ; ir:U5|instruction[10]                     ; statectrl:U14|ramin_latch ; 1.000        ; -3.348     ; 2.822      ;
; -5.132 ; gr:U12|grb_latch[4]                                                                               ; ram_new:U3|ram_ctrl:inst1|address_latch[4] ; ir:U5|instruction[10]                     ; statectrl:U14|ramin_latch ; 1.000        ; -3.146     ; 2.998      ;
; -5.127 ; rom_new:U4|rom_new_rom:inst|altsyncram:altsyncram_component|altsyncram_kdr3:auto_generated|q_a[0] ; ram_new:U3|ram_ctrl:inst1|address_latch[0] ; rom_new:U4|monostable_trigger:inst3|pulse ; statectrl:U14|ramin_latch ; 1.000        ; -1.754     ; 4.385      ;
; -5.074 ; statectrl:U14|regrd2_latch                                                                        ; ram_new:U3|ram_ctrl:inst1|address_latch[2] ; clk_divider:U1|clk_out                    ; statectrl:U14|ramin_latch ; 1.000        ; -0.211     ; 5.875      ;
; -5.044 ; ir:U5|instruction[3]                                                                              ; ram_new:U3|ram_ctrl:inst1|address_latch[3] ; statectrl:U14|enirin_latch                ; statectrl:U14|ramin_latch ; 1.000        ; -0.130     ; 5.936      ;
; -5.038 ; statectrl:U14|regrd2_latch                                                                        ; ram_new:U3|ram_ctrl:inst1|address_latch[5] ; clk_divider:U1|clk_out                    ; statectrl:U14|ramin_latch ; 1.000        ; -0.290     ; 5.760      ;
; -4.997 ; gr:U12|grb_latch[3]                                                                               ; ram_new:U3|ram_ctrl:inst1|address_latch[3] ; ir:U5|instruction[10]                     ; statectrl:U14|ramin_latch ; 0.500        ; -3.167     ; 2.342      ;
; -4.983 ; dbufferb:U10|data_latch[2]                                                                        ; ram_new:U3|ram_ctrl:inst1|address_latch[2] ; statectrl:U14|dbfbin_latch                ; statectrl:U14|ramin_latch ; 0.500        ; -1.938     ; 3.557      ;
; -4.981 ; statectrl:U14|regrd1_latch                                                                        ; ram_new:U3|ram_ctrl:inst1|address_latch[4] ; clk_divider:U1|clk_out                    ; statectrl:U14|ramin_latch ; 1.000        ; -0.403     ; 5.590      ;
; -4.938 ; rom_new:U4|rom_new_rom:inst|altsyncram:altsyncram_component|altsyncram_kdr3:auto_generated|q_a[4] ; ram_new:U3|ram_ctrl:inst1|address_latch[4] ; rom_new:U4|monostable_trigger:inst3|pulse ; statectrl:U14|ramin_latch ; 1.000        ; -1.946     ; 4.004      ;
; -4.907 ; statectrl:U14|regrd2_latch                                                                        ; ram_new:U3|ram_ctrl:inst1|address_latch[7] ; clk_divider:U1|clk_out                    ; statectrl:U14|ramin_latch ; 1.000        ; -0.211     ; 5.708      ;
; -4.882 ; gr:U12|grb_latch[1]                                                                               ; ram_new:U3|ram_ctrl:inst1|address_latch[1] ; ir:U5|instruction[10]                     ; statectrl:U14|ramin_latch ; 1.000        ; -2.934     ; 2.960      ;
; -4.854 ; dbufferb:U10|data_latch[2]                                                                        ; ram_new:U3|ram_ctrl:inst1|address_latch[2] ; statectrl:U14|enalu_latch                 ; statectrl:U14|ramin_latch ; 0.500        ; -1.809     ; 3.557      ;
; -4.844 ; statectrl:U14|regrd1_latch                                                                        ; ram_new:U3|ram_ctrl:inst1|address_latch[3] ; clk_divider:U1|clk_out                    ; statectrl:U14|ramin_latch ; 1.000        ; -0.414     ; 5.442      ;
; -4.830 ; gr:U12|grc_latch[6]                                                                               ; ram_new:U3|ram_ctrl:inst1|address_latch[6] ; ir:U5|instruction[10]                     ; statectrl:U14|ramin_latch ; 0.500        ; -2.701     ; 2.641      ;
; -4.809 ; ir:U5|instruction[3]                                                                              ; ram_new:U3|ram_ctrl:inst1|address_latch[2] ; statectrl:U14|enirin_latch                ; statectrl:U14|ramin_latch ; 1.000        ; 0.073      ; 5.904      ;
; -4.773 ; ir:U5|instruction[3]                                                                              ; ram_new:U3|ram_ctrl:inst1|address_latch[5] ; statectrl:U14|enirin_latch                ; statectrl:U14|ramin_latch ; 1.000        ; -0.006     ; 5.789      ;
; -4.736 ; statectrl:U14|regrd2_latch                                                                        ; ram_new:U3|ram_ctrl:inst1|address_latch[0] ; clk_divider:U1|clk_out                    ; statectrl:U14|ramin_latch ; 1.000        ; -0.211     ; 5.537      ;
; -4.726 ; gr:U12|grb_latch[5]                                                                               ; ram_new:U3|ram_ctrl:inst1|address_latch[5] ; ir:U5|instruction[10]                     ; statectrl:U14|ramin_latch ; 1.000        ; -3.041     ; 2.697      ;
; -4.719 ; gr:U12|grb_latch[7]                                                                               ; ram_new:U3|ram_ctrl:inst1|address_latch[7] ; ir:U5|instruction[10]                     ; statectrl:U14|ramin_latch ; 1.000        ; -2.962     ; 2.769      ;
; -4.714 ; ir:U5|instruction[1]                                                                              ; ram_new:U3|ram_ctrl:inst1|address_latch[2] ; statectrl:U14|enirin_latch                ; statectrl:U14|ramin_latch ; 1.000        ; 0.073      ; 5.809      ;
; -4.678 ; ir:U5|instruction[1]                                                                              ; ram_new:U3|ram_ctrl:inst1|address_latch[5] ; statectrl:U14|enirin_latch                ; statectrl:U14|ramin_latch ; 1.000        ; -0.006     ; 5.694      ;
; -4.676 ; ir:U5|instruction[2]                                                                              ; ram_new:U3|ram_ctrl:inst1|address_latch[5] ; statectrl:U14|enirin_latch                ; statectrl:U14|ramin_latch ; 1.000        ; -0.006     ; 5.692      ;
; -4.649 ; statectrl:U14|dbfaout_latch                                                                       ; ram_new:U3|ram_ctrl:inst1|address_latch[1] ; clk_divider:U1|clk_out                    ; statectrl:U14|ramin_latch ; 1.000        ; -0.190     ; 5.471      ;
; -4.642 ; ir:U5|instruction[3]                                                                              ; ram_new:U3|ram_ctrl:inst1|address_latch[7] ; statectrl:U14|enirin_latch                ; statectrl:U14|ramin_latch ; 1.000        ; 0.073      ; 5.737      ;
; -4.641 ; statectrl:U14|regrd2_latch                                                                        ; ram_new:U3|ram_ctrl:inst1|address_latch[1] ; clk_divider:U1|clk_out                    ; statectrl:U14|ramin_latch ; 1.000        ; -0.190     ; 5.463      ;
; -4.633 ; ir:U5|instruction[2]                                                                              ; ram_new:U3|ram_ctrl:inst1|address_latch[1] ; statectrl:U14|enirin_latch                ; statectrl:U14|ramin_latch ; 1.000        ; 0.094      ; 5.749      ;
; -4.611 ; gr:U12|grc_latch[6]                                                                               ; ram_new:U3|ram_ctrl:inst1|address_latch[6] ; ir:U5|instruction[10]                     ; statectrl:U14|ramin_latch ; 1.000        ; -2.982     ; 2.641      ;
; -4.582 ; ir:U5|instruction[9]                                                                              ; ram_new:U3|ram_ctrl:inst1|address_latch[2] ; statectrl:U14|enirin_latch                ; statectrl:U14|ramin_latch ; 1.000        ; 0.116      ; 5.720      ;
; -4.573 ; ram_new:U3|ram_new_ram:inst|altsyncram:altsyncram_component|altsyncram_2kn3:auto_generated|q_a[1] ; ram_new:U3|ram_ctrl:inst1|address_latch[1] ; statectrl:U14|ramrd_latch                 ; statectrl:U14|ramin_latch ; 1.000        ; 0.013      ; 5.608      ;
; -4.567 ; ir:U5|instruction[10]                                                                             ; ram_new:U3|ram_ctrl:inst1|address_latch[2] ; ir:U5|instruction[10]                     ; statectrl:U14|ramin_latch ; 0.500        ; 1.995      ; 7.314      ;
; -4.560 ; dbufferb:U10|data_latch[3]                                                                        ; ram_new:U3|ram_ctrl:inst1|address_latch[3] ; statectrl:U14|dbfbin_latch                ; statectrl:U14|ramin_latch ; 0.500        ; -1.886     ; 3.186      ;
; -4.554 ; statectrl:U14|regrd2_latch                                                                        ; ram_new:U3|ram_ctrl:inst1|address_latch[6] ; clk_divider:U1|clk_out                    ; statectrl:U14|ramin_latch ; 1.000        ; -0.211     ; 5.355      ;
; -4.547 ; ir:U5|instruction[1]                                                                              ; ram_new:U3|ram_ctrl:inst1|address_latch[7] ; statectrl:U14|enirin_latch                ; statectrl:U14|ramin_latch ; 1.000        ; 0.073      ; 5.642      ;
; -4.546 ; ir:U5|instruction[2]                                                                              ; ram_new:U3|ram_ctrl:inst1|address_latch[6] ; statectrl:U14|enirin_latch                ; statectrl:U14|ramin_latch ; 1.000        ; 0.073      ; 5.641      ;
; -4.546 ; ir:U5|instruction[9]                                                                              ; ram_new:U3|ram_ctrl:inst1|address_latch[5] ; statectrl:U14|enirin_latch                ; statectrl:U14|ramin_latch ; 1.000        ; 0.037      ; 5.605      ;
; -4.544 ; dbufferb:U10|data_latch[0]                                                                        ; ram_new:U3|ram_ctrl:inst1|address_latch[0] ; statectrl:U14|dbfbin_latch                ; statectrl:U14|ramin_latch ; 0.500        ; -1.684     ; 3.372      ;
; -4.524 ; ir:U5|instruction[10]                                                                             ; ram_new:U3|ram_ctrl:inst1|address_latch[5] ; ir:U5|instruction[10]                     ; statectrl:U14|ramin_latch ; 0.500        ; 1.916      ; 7.192      ;
; -4.505 ; ir:U5|instruction[2]                                                                              ; ram_new:U3|ram_ctrl:inst1|address_latch[2] ; statectrl:U14|enirin_latch                ; statectrl:U14|ramin_latch ; 1.000        ; 0.073      ; 5.600      ;
; -4.493 ; ir:U5|instruction[0]                                                                              ; ram_new:U3|ram_ctrl:inst1|address_latch[5] ; statectrl:U14|enirin_latch                ; statectrl:U14|ramin_latch ; 1.000        ; -0.006     ; 5.509      ;
; -4.488 ; gr:U12|grb_latch[3]                                                                               ; ram_new:U3|ram_ctrl:inst1|address_latch[3] ; ir:U5|instruction[10]                     ; statectrl:U14|ramin_latch ; 1.000        ; -3.158     ; 2.342      ;
; -4.487 ; ir:U5|instruction[0]                                                                              ; ram_new:U3|ram_ctrl:inst1|address_latch[1] ; statectrl:U14|enirin_latch                ; statectrl:U14|ramin_latch ; 1.000        ; 0.094      ; 5.603      ;
; -4.478 ; rom_new:U4|rom_new_rom:inst|altsyncram:altsyncram_component|altsyncram_kdr3:auto_generated|q_a[1] ; ram_new:U3|ram_ctrl:inst1|address_latch[1] ; rom_new:U4|monostable_trigger:inst3|pulse ; statectrl:U14|ramin_latch ; 1.000        ; -1.733     ; 3.757      ;
; -4.471 ; ir:U5|instruction[3]                                                                              ; ram_new:U3|ram_ctrl:inst1|address_latch[0] ; statectrl:U14|enirin_latch                ; statectrl:U14|ramin_latch ; 1.000        ; 0.073      ; 5.566      ;
; -4.431 ; dbufferb:U10|data_latch[3]                                                                        ; ram_new:U3|ram_ctrl:inst1|address_latch[3] ; statectrl:U14|enalu_latch                 ; statectrl:U14|ramin_latch ; 0.500        ; -1.757     ; 3.186      ;
; -4.415 ; ir:U5|instruction[9]                                                                              ; ram_new:U3|ram_ctrl:inst1|address_latch[7] ; statectrl:U14|enirin_latch                ; statectrl:U14|ramin_latch ; 1.000        ; 0.116      ; 5.553      ;
; -4.415 ; dbufferb:U10|data_latch[0]                                                                        ; ram_new:U3|ram_ctrl:inst1|address_latch[0] ; statectrl:U14|enalu_latch                 ; statectrl:U14|ramin_latch ; 0.500        ; -1.555     ; 3.372      ;
; -4.412 ; ir:U5|instruction[2]                                                                              ; ram_new:U3|ram_ctrl:inst1|address_latch[0] ; statectrl:U14|enirin_latch                ; statectrl:U14|ramin_latch ; 1.000        ; 0.073      ; 5.507      ;
; -4.410 ; ir:U5|instruction[1]                                                                              ; ram_new:U3|ram_ctrl:inst1|address_latch[1] ; statectrl:U14|enirin_latch                ; statectrl:U14|ramin_latch ; 1.000        ; 0.094      ; 5.526      ;
; -4.406 ; dbufferb:U10|data_latch[1]                                                                        ; ram_new:U3|ram_ctrl:inst1|address_latch[1] ; statectrl:U14|dbfbin_latch                ; statectrl:U14|ramin_latch ; 0.500        ; -1.662     ; 3.256      ;
; -4.402 ; statectrl:U14|enrom_latch                                                                         ; ram_new:U3|ram_ctrl:inst1|address_latch[4] ; clk_divider:U1|clk_out                    ; statectrl:U14|ramin_latch ; 1.000        ; -0.569     ; 4.845      ;
+--------+---------------------------------------------------------------------------------------------------+--------------------------------------------+-------------------------------------------+---------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'statectrl:U14|ramwt_latch'                                                                                                                                                                                                                                                                                                 ;
+--------+---------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------+-------------------------------------------+---------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                         ; To Node                                                                                                                   ; Launch Clock                              ; Latch Clock               ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------+-------------------------------------------+---------------------------+--------------+------------+------------+
; -6.589 ; gr:U12|gra_latch[2]                                                                               ; ram_new:U3|ram_new_ram:inst|altsyncram:altsyncram_component|altsyncram_2kn3:auto_generated|ram_block1a0~porta_datain_reg0 ; ir:U5|instruction[10]                     ; statectrl:U14|ramwt_latch ; 0.500        ; -3.071     ; 4.067      ;
; -6.458 ; gr:U12|gra_latch[0]                                                                               ; ram_new:U3|ram_new_ram:inst|altsyncram:altsyncram_component|altsyncram_2kn3:auto_generated|ram_block1a0~porta_datain_reg0 ; ir:U5|instruction[10]                     ; statectrl:U14|ramwt_latch ; 0.500        ; -3.071     ; 3.936      ;
; -6.281 ; gr:U12|gra_latch[1]                                                                               ; ram_new:U3|ram_new_ram:inst|altsyncram:altsyncram_component|altsyncram_2kn3:auto_generated|ram_block1a0~porta_datain_reg0 ; ir:U5|instruction[10]                     ; statectrl:U14|ramwt_latch ; 0.500        ; -3.070     ; 3.760      ;
; -6.265 ; gr:U12|grc_latch[0]                                                                               ; ram_new:U3|ram_new_ram:inst|altsyncram:altsyncram_component|altsyncram_2kn3:auto_generated|ram_block1a0~porta_datain_reg0 ; ir:U5|instruction[10]                     ; statectrl:U14|ramwt_latch ; 0.500        ; -2.740     ; 4.074      ;
; -6.227 ; gr:U12|grb_latch[4]                                                                               ; ram_new:U3|ram_new_ram:inst|altsyncram:altsyncram_component|altsyncram_2kn3:auto_generated|ram_block1a0~porta_datain_reg0 ; ir:U5|instruction[10]                     ; statectrl:U14|ramwt_latch ; 0.500        ; -3.003     ; 3.773      ;
; -6.191 ; gr:U12|grd_latch[2]                                                                               ; ram_new:U3|ram_new_ram:inst|altsyncram:altsyncram_component|altsyncram_2kn3:auto_generated|ram_block1a0~porta_datain_reg0 ; ir:U5|instruction[10]                     ; statectrl:U14|ramwt_latch ; 1.000        ; -3.185     ; 4.055      ;
; -6.172 ; gr:U12|grb_latch[2]                                                                               ; ram_new:U3|ram_new_ram:inst|altsyncram:altsyncram_component|altsyncram_2kn3:auto_generated|ram_block1a0~porta_datain_reg0 ; ir:U5|instruction[10]                     ; statectrl:U14|ramwt_latch ; 0.500        ; -3.003     ; 3.718      ;
; -6.131 ; gr:U12|grc_latch[1]                                                                               ; ram_new:U3|ram_new_ram:inst|altsyncram:altsyncram_component|altsyncram_2kn3:auto_generated|ram_block1a0~porta_datain_reg0 ; ir:U5|instruction[10]                     ; statectrl:U14|ramwt_latch ; 0.500        ; -2.739     ; 3.941      ;
; -6.097 ; gr:U12|gra_latch[3]                                                                               ; ram_new:U3|ram_new_ram:inst|altsyncram:altsyncram_component|altsyncram_2kn3:auto_generated|ram_block1a0~porta_datain_reg0 ; ir:U5|instruction[10]                     ; statectrl:U14|ramwt_latch ; 0.500        ; -3.071     ; 3.575      ;
; -6.094 ; gr:U12|gra_latch[5]                                                                               ; ram_new:U3|ram_new_ram:inst|altsyncram:altsyncram_component|altsyncram_2kn3:auto_generated|ram_block1a0~porta_datain_reg0 ; ir:U5|instruction[10]                     ; statectrl:U14|ramwt_latch ; 0.500        ; -3.078     ; 3.565      ;
; -6.085 ; gr:U12|grd_latch[0]                                                                               ; ram_new:U3|ram_new_ram:inst|altsyncram:altsyncram_component|altsyncram_2kn3:auto_generated|ram_block1a0~porta_datain_reg0 ; ir:U5|instruction[10]                     ; statectrl:U14|ramwt_latch ; 1.000        ; -3.185     ; 3.949      ;
; -6.067 ; gr:U12|gra_latch[7]                                                                               ; ram_new:U3|ram_new_ram:inst|altsyncram:altsyncram_component|altsyncram_2kn3:auto_generated|ram_block1a0~porta_datain_reg0 ; ir:U5|instruction[10]                     ; statectrl:U14|ramwt_latch ; 0.500        ; -3.078     ; 3.538      ;
; -6.046 ; gr:U12|grc_latch[0]                                                                               ; ram_new:U3|ram_new_ram:inst|altsyncram:altsyncram_component|altsyncram_2kn3:auto_generated|ram_block1a0~porta_datain_reg0 ; ir:U5|instruction[10]                     ; statectrl:U14|ramwt_latch ; 1.000        ; -3.021     ; 4.074      ;
; -6.044 ; gr:U12|grb_latch[0]                                                                               ; ram_new:U3|ram_new_ram:inst|altsyncram:altsyncram_component|altsyncram_2kn3:auto_generated|ram_block1a0~porta_datain_reg0 ; ir:U5|instruction[10]                     ; statectrl:U14|ramwt_latch ; 0.500        ; -3.003     ; 3.590      ;
; -6.035 ; gr:U12|grb_latch[6]                                                                               ; ram_new:U3|ram_new_ram:inst|altsyncram:altsyncram_component|altsyncram_2kn3:auto_generated|ram_block1a0~porta_datain_reg0 ; ir:U5|instruction[10]                     ; statectrl:U14|ramwt_latch ; 0.500        ; -3.003     ; 3.581      ;
; -5.968 ; gr:U12|grc_latch[2]                                                                               ; ram_new:U3|ram_new_ram:inst|altsyncram:altsyncram_component|altsyncram_2kn3:auto_generated|ram_block1a0~porta_datain_reg0 ; ir:U5|instruction[10]                     ; statectrl:U14|ramwt_latch ; 0.500        ; -2.740     ; 3.777      ;
; -5.916 ; gr:U12|grc_latch[5]                                                                               ; ram_new:U3|ram_new_ram:inst|altsyncram:altsyncram_component|altsyncram_2kn3:auto_generated|ram_block1a0~porta_datain_reg0 ; ir:U5|instruction[10]                     ; statectrl:U14|ramwt_latch ; 0.500        ; -2.747     ; 3.718      ;
; -5.912 ; gr:U12|grc_latch[1]                                                                               ; ram_new:U3|ram_new_ram:inst|altsyncram:altsyncram_component|altsyncram_2kn3:auto_generated|ram_block1a0~porta_datain_reg0 ; ir:U5|instruction[10]                     ; statectrl:U14|ramwt_latch ; 1.000        ; -3.020     ; 3.941      ;
; -5.881 ; gr:U12|grd_latch[4]                                                                               ; ram_new:U3|ram_new_ram:inst|altsyncram:altsyncram_component|altsyncram_2kn3:auto_generated|ram_block1a0~porta_datain_reg0 ; ir:U5|instruction[10]                     ; statectrl:U14|ramwt_latch ; 1.000        ; -3.185     ; 3.745      ;
; -5.840 ; gr:U12|grd_latch[1]                                                                               ; ram_new:U3|ram_new_ram:inst|altsyncram:altsyncram_component|altsyncram_2kn3:auto_generated|ram_block1a0~porta_datain_reg0 ; ir:U5|instruction[10]                     ; statectrl:U14|ramwt_latch ; 1.000        ; -3.185     ; 3.704      ;
; -5.806 ; gr:U12|gra_latch[4]                                                                               ; ram_new:U3|ram_new_ram:inst|altsyncram:altsyncram_component|altsyncram_2kn3:auto_generated|ram_block1a0~porta_datain_reg0 ; ir:U5|instruction[10]                     ; statectrl:U14|ramwt_latch ; 0.500        ; -3.068     ; 3.287      ;
; -5.749 ; gr:U12|grc_latch[2]                                                                               ; ram_new:U3|ram_new_ram:inst|altsyncram:altsyncram_component|altsyncram_2kn3:auto_generated|ram_block1a0~porta_datain_reg0 ; ir:U5|instruction[10]                     ; statectrl:U14|ramwt_latch ; 1.000        ; -3.021     ; 3.777      ;
; -5.747 ; gr:U12|grc_latch[7]                                                                               ; ram_new:U3|ram_new_ram:inst|altsyncram:altsyncram_component|altsyncram_2kn3:auto_generated|ram_block1a0~porta_datain_reg0 ; ir:U5|instruction[10]                     ; statectrl:U14|ramwt_latch ; 0.500        ; -2.747     ; 3.549      ;
; -5.718 ; gr:U12|grb_latch[4]                                                                               ; ram_new:U3|ram_new_ram:inst|altsyncram:altsyncram_component|altsyncram_2kn3:auto_generated|ram_block1a0~porta_datain_reg0 ; ir:U5|instruction[10]                     ; statectrl:U14|ramwt_latch ; 1.000        ; -2.994     ; 3.773      ;
; -5.697 ; gr:U12|grc_latch[5]                                                                               ; ram_new:U3|ram_new_ram:inst|altsyncram:altsyncram_component|altsyncram_2kn3:auto_generated|ram_block1a0~porta_datain_reg0 ; ir:U5|instruction[10]                     ; statectrl:U14|ramwt_latch ; 1.000        ; -3.028     ; 3.718      ;
; -5.688 ; gr:U12|grd_latch[6]                                                                               ; ram_new:U3|ram_new_ram:inst|altsyncram:altsyncram_component|altsyncram_2kn3:auto_generated|ram_block1a0~porta_datain_reg0 ; ir:U5|instruction[10]                     ; statectrl:U14|ramwt_latch ; 1.000        ; -3.185     ; 3.552      ;
; -5.663 ; gr:U12|grb_latch[2]                                                                               ; ram_new:U3|ram_new_ram:inst|altsyncram:altsyncram_component|altsyncram_2kn3:auto_generated|ram_block1a0~porta_datain_reg0 ; ir:U5|instruction[10]                     ; statectrl:U14|ramwt_latch ; 1.000        ; -2.994     ; 3.718      ;
; -5.573 ; statectrl:U14|regrd1_latch                                                                        ; ram_new:U3|ram_new_ram:inst|altsyncram:altsyncram_component|altsyncram_2kn3:auto_generated|ram_block1a0~porta_datain_reg0 ; clk_divider:U1|clk_out                    ; statectrl:U14|ramwt_latch ; 1.000        ; -0.251     ; 6.371      ;
; -5.535 ; gr:U12|grb_latch[0]                                                                               ; ram_new:U3|ram_new_ram:inst|altsyncram:altsyncram_component|altsyncram_2kn3:auto_generated|ram_block1a0~porta_datain_reg0 ; ir:U5|instruction[10]                     ; statectrl:U14|ramwt_latch ; 1.000        ; -2.994     ; 3.590      ;
; -5.528 ; gr:U12|grc_latch[7]                                                                               ; ram_new:U3|ram_new_ram:inst|altsyncram:altsyncram_component|altsyncram_2kn3:auto_generated|ram_block1a0~porta_datain_reg0 ; ir:U5|instruction[10]                     ; statectrl:U14|ramwt_latch ; 1.000        ; -3.028     ; 3.549      ;
; -5.526 ; gr:U12|grb_latch[6]                                                                               ; ram_new:U3|ram_new_ram:inst|altsyncram:altsyncram_component|altsyncram_2kn3:auto_generated|ram_block1a0~porta_datain_reg0 ; ir:U5|instruction[10]                     ; statectrl:U14|ramwt_latch ; 1.000        ; -2.994     ; 3.581      ;
; -5.524 ; rom_new:U4|rom_new_rom:inst|altsyncram:altsyncram_component|altsyncram_kdr3:auto_generated|q_a[4] ; ram_new:U3|ram_new_ram:inst|altsyncram:altsyncram_component|altsyncram_2kn3:auto_generated|ram_block1a0~porta_datain_reg0 ; rom_new:U4|monostable_trigger:inst3|pulse ; statectrl:U14|ramwt_latch ; 1.000        ; -1.794     ; 4.779      ;
; -5.411 ; gr:U12|grc_latch[3]                                                                               ; ram_new:U3|ram_new_ram:inst|altsyncram:altsyncram_component|altsyncram_2kn3:auto_generated|ram_block1a0~porta_datain_reg0 ; ir:U5|instruction[10]                     ; statectrl:U14|ramwt_latch ; 0.500        ; -2.740     ; 3.220      ;
; -5.381 ; gr:U12|grb_latch[1]                                                                               ; ram_new:U3|ram_new_ram:inst|altsyncram:altsyncram_component|altsyncram_2kn3:auto_generated|ram_block1a0~porta_datain_reg0 ; ir:U5|instruction[10]                     ; statectrl:U14|ramwt_latch ; 0.500        ; -3.004     ; 2.926      ;
; -5.336 ; gr:U12|gra_latch[6]                                                                               ; ram_new:U3|ram_new_ram:inst|altsyncram:altsyncram_component|altsyncram_2kn3:auto_generated|ram_block1a0~porta_datain_reg0 ; ir:U5|instruction[10]                     ; statectrl:U14|ramwt_latch ; 0.500        ; -3.071     ; 2.814      ;
; -5.280 ; gr:U12|grd_latch[5]                                                                               ; ram_new:U3|ram_new_ram:inst|altsyncram:altsyncram_component|altsyncram_2kn3:auto_generated|ram_block1a0~porta_datain_reg0 ; ir:U5|instruction[10]                     ; statectrl:U14|ramwt_latch ; 1.000        ; -3.193     ; 3.136      ;
; -5.226 ; rom_new:U4|rom_new_rom:inst|altsyncram:altsyncram_component|altsyncram_kdr3:auto_generated|q_a[5] ; ram_new:U3|ram_new_ram:inst|altsyncram:altsyncram_component|altsyncram_2kn3:auto_generated|ram_block1a0~porta_datain_reg0 ; rom_new:U4|monostable_trigger:inst3|pulse ; statectrl:U14|ramwt_latch ; 1.000        ; -1.794     ; 4.481      ;
; -5.206 ; gr:U12|grb_latch[5]                                                                               ; ram_new:U3|ram_new_ram:inst|altsyncram:altsyncram_component|altsyncram_2kn3:auto_generated|ram_block1a0~porta_datain_reg0 ; ir:U5|instruction[10]                     ; statectrl:U14|ramwt_latch ; 0.500        ; -3.011     ; 2.744      ;
; -5.201 ; gr:U12|grd_latch[7]                                                                               ; ram_new:U3|ram_new_ram:inst|altsyncram:altsyncram_component|altsyncram_2kn3:auto_generated|ram_block1a0~porta_datain_reg0 ; ir:U5|instruction[10]                     ; statectrl:U14|ramwt_latch ; 1.000        ; -3.193     ; 3.057      ;
; -5.192 ; gr:U12|grc_latch[3]                                                                               ; ram_new:U3|ram_new_ram:inst|altsyncram:altsyncram_component|altsyncram_2kn3:auto_generated|ram_block1a0~porta_datain_reg0 ; ir:U5|instruction[10]                     ; statectrl:U14|ramwt_latch ; 1.000        ; -3.021     ; 3.220      ;
; -5.185 ; rom_new:U4|rom_new_rom:inst|altsyncram:altsyncram_component|altsyncram_kdr3:auto_generated|q_a[2] ; ram_new:U3|ram_new_ram:inst|altsyncram:altsyncram_component|altsyncram_2kn3:auto_generated|ram_block1a0~porta_datain_reg0 ; rom_new:U4|monostable_trigger:inst3|pulse ; statectrl:U14|ramwt_latch ; 1.000        ; -1.794     ; 4.440      ;
; -5.126 ; gr:U12|grb_latch[7]                                                                               ; ram_new:U3|ram_new_ram:inst|altsyncram:altsyncram_component|altsyncram_2kn3:auto_generated|ram_block1a0~porta_datain_reg0 ; ir:U5|instruction[10]                     ; statectrl:U14|ramwt_latch ; 0.500        ; -3.011     ; 2.664      ;
; -5.115 ; rom_new:U4|rom_new_rom:inst|altsyncram:altsyncram_component|altsyncram_kdr3:auto_generated|q_a[6] ; ram_new:U3|ram_new_ram:inst|altsyncram:altsyncram_component|altsyncram_2kn3:auto_generated|ram_block1a0~porta_datain_reg0 ; rom_new:U4|monostable_trigger:inst3|pulse ; statectrl:U14|ramwt_latch ; 1.000        ; -1.794     ; 4.370      ;
; -5.065 ; rom_new:U4|rom_new_rom:inst|altsyncram:altsyncram_component|altsyncram_kdr3:auto_generated|q_a[7] ; ram_new:U3|ram_new_ram:inst|altsyncram:altsyncram_component|altsyncram_2kn3:auto_generated|ram_block1a0~porta_datain_reg0 ; rom_new:U4|monostable_trigger:inst3|pulse ; statectrl:U14|ramwt_latch ; 1.000        ; -1.794     ; 4.320      ;
; -5.009 ; statectrl:U14|regrd2_latch                                                                        ; ram_new:U3|ram_new_ram:inst|altsyncram:altsyncram_component|altsyncram_2kn3:auto_generated|ram_block1a0~porta_datain_reg0 ; clk_divider:U1|clk_out                    ; statectrl:U14|ramwt_latch ; 1.000        ; -0.251     ; 5.807      ;
; -4.988 ; statectrl:U14|enrom_latch                                                                         ; ram_new:U3|ram_new_ram:inst|altsyncram:altsyncram_component|altsyncram_2kn3:auto_generated|ram_block1a0~porta_datain_reg0 ; clk_divider:U1|clk_out                    ; statectrl:U14|ramwt_latch ; 1.000        ; -0.417     ; 5.620      ;
; -4.941 ; gr:U12|grc_latch[4]                                                                               ; ram_new:U3|ram_new_ram:inst|altsyncram:altsyncram_component|altsyncram_2kn3:auto_generated|ram_block1a0~porta_datain_reg0 ; ir:U5|instruction[10]                     ; statectrl:U14|ramwt_latch ; 0.500        ; -2.738     ; 2.752      ;
; -4.935 ; rom_new:U4|rom_new_rom:inst|altsyncram:altsyncram_component|altsyncram_kdr3:auto_generated|q_a[0] ; ram_new:U3|ram_new_ram:inst|altsyncram:altsyncram_component|altsyncram_2kn3:auto_generated|ram_block1a0~porta_datain_reg0 ; rom_new:U4|monostable_trigger:inst3|pulse ; statectrl:U14|ramwt_latch ; 1.000        ; -1.794     ; 4.190      ;
; -4.902 ; statectrl:U14|dbfaout_latch                                                                       ; ram_new:U3|ram_new_ram:inst|altsyncram:altsyncram_component|altsyncram_2kn3:auto_generated|ram_block1a0~porta_datain_reg0 ; clk_divider:U1|clk_out                    ; statectrl:U14|ramwt_latch ; 1.000        ; -0.251     ; 5.700      ;
; -4.872 ; gr:U12|grb_latch[1]                                                                               ; ram_new:U3|ram_new_ram:inst|altsyncram:altsyncram_component|altsyncram_2kn3:auto_generated|ram_block1a0~porta_datain_reg0 ; ir:U5|instruction[10]                     ; statectrl:U14|ramwt_latch ; 1.000        ; -2.995     ; 2.926      ;
; -4.830 ; dbufferb:U10|data_latch[2]                                                                        ; ram_new:U3|ram_new_ram:inst|altsyncram:altsyncram_component|altsyncram_2kn3:auto_generated|ram_block1a0~porta_datain_reg0 ; statectrl:U14|dbfbin_latch                ; statectrl:U14|ramwt_latch ; 0.500        ; -1.978     ; 3.401      ;
; -4.813 ; ram_new:U3|ram_new_ram:inst|altsyncram:altsyncram_component|altsyncram_2kn3:auto_generated|q_a[3] ; ram_new:U3|ram_new_ram:inst|altsyncram:altsyncram_component|altsyncram_2kn3:auto_generated|ram_block1a0~porta_datain_reg0 ; statectrl:U14|ramrd_latch                 ; statectrl:U14|ramwt_latch ; 1.000        ; -0.048     ; 5.824      ;
; -4.751 ; gr:U12|grc_latch[6]                                                                               ; ram_new:U3|ram_new_ram:inst|altsyncram:altsyncram_component|altsyncram_2kn3:auto_generated|ram_block1a0~porta_datain_reg0 ; ir:U5|instruction[10]                     ; statectrl:U14|ramwt_latch ; 0.500        ; -2.741     ; 2.559      ;
; -4.744 ; ir:U5|instruction[3]                                                                              ; ram_new:U3|ram_new_ram:inst|altsyncram:altsyncram_component|altsyncram_2kn3:auto_generated|ram_block1a0~porta_datain_reg0 ; statectrl:U14|enirin_latch                ; statectrl:U14|ramwt_latch ; 1.000        ; 0.033      ; 5.836      ;
; -4.743 ; gr:U12|grd_latch[3]                                                                               ; ram_new:U3|ram_new_ram:inst|altsyncram:altsyncram_component|altsyncram_2kn3:auto_generated|ram_block1a0~porta_datain_reg0 ; ir:U5|instruction[10]                     ; statectrl:U14|ramwt_latch ; 1.000        ; -3.185     ; 2.607      ;
; -4.722 ; gr:U12|grc_latch[4]                                                                               ; ram_new:U3|ram_new_ram:inst|altsyncram:altsyncram_component|altsyncram_2kn3:auto_generated|ram_block1a0~porta_datain_reg0 ; ir:U5|instruction[10]                     ; statectrl:U14|ramwt_latch ; 1.000        ; -3.019     ; 2.752      ;
; -4.701 ; dbufferb:U10|data_latch[2]                                                                        ; ram_new:U3|ram_new_ram:inst|altsyncram:altsyncram_component|altsyncram_2kn3:auto_generated|ram_block1a0~porta_datain_reg0 ; statectrl:U14|enalu_latch                 ; statectrl:U14|ramwt_latch ; 0.500        ; -1.849     ; 3.401      ;
; -4.697 ; gr:U12|grb_latch[5]                                                                               ; ram_new:U3|ram_new_ram:inst|altsyncram:altsyncram_component|altsyncram_2kn3:auto_generated|ram_block1a0~porta_datain_reg0 ; ir:U5|instruction[10]                     ; statectrl:U14|ramwt_latch ; 1.000        ; -3.002     ; 2.744      ;
; -4.664 ; ir:U5|instruction[2]                                                                              ; ram_new:U3|ram_new_ram:inst|altsyncram:altsyncram_component|altsyncram_2kn3:auto_generated|ram_block1a0~porta_datain_reg0 ; statectrl:U14|enirin_latch                ; statectrl:U14|ramwt_latch ; 1.000        ; 0.033      ; 5.756      ;
; -4.649 ; ir:U5|instruction[1]                                                                              ; ram_new:U3|ram_new_ram:inst|altsyncram:altsyncram_component|altsyncram_2kn3:auto_generated|ram_block1a0~porta_datain_reg0 ; statectrl:U14|enirin_latch                ; statectrl:U14|ramwt_latch ; 1.000        ; 0.033      ; 5.741      ;
; -4.617 ; gr:U12|grb_latch[7]                                                                               ; ram_new:U3|ram_new_ram:inst|altsyncram:altsyncram_component|altsyncram_2kn3:auto_generated|ram_block1a0~porta_datain_reg0 ; ir:U5|instruction[10]                     ; statectrl:U14|ramwt_latch ; 1.000        ; -3.002     ; 2.664      ;
; -4.582 ; gr:U12|grb_latch[3]                                                                               ; ram_new:U3|ram_new_ram:inst|altsyncram:altsyncram_component|altsyncram_2kn3:auto_generated|ram_block1a0~porta_datain_reg0 ; ir:U5|instruction[10]                     ; statectrl:U14|ramwt_latch ; 0.500        ; -3.004     ; 2.127      ;
; -4.563 ; ram_new:U3|ram_new_ram:inst|altsyncram:altsyncram_component|altsyncram_2kn3:auto_generated|q_a[1] ; ram_new:U3|ram_new_ram:inst|altsyncram:altsyncram_component|altsyncram_2kn3:auto_generated|ram_block1a0~porta_datain_reg0 ; statectrl:U14|ramrd_latch                 ; statectrl:U14|ramwt_latch ; 1.000        ; -0.048     ; 5.574      ;
; -4.532 ; gr:U12|grc_latch[6]                                                                               ; ram_new:U3|ram_new_ram:inst|altsyncram:altsyncram_component|altsyncram_2kn3:auto_generated|ram_block1a0~porta_datain_reg0 ; ir:U5|instruction[10]                     ; statectrl:U14|ramwt_latch ; 1.000        ; -3.022     ; 2.559      ;
; -4.518 ; ir:U5|instruction[0]                                                                              ; ram_new:U3|ram_new_ram:inst|altsyncram:altsyncram_component|altsyncram_2kn3:auto_generated|ram_block1a0~porta_datain_reg0 ; statectrl:U14|enirin_latch                ; statectrl:U14|ramwt_latch ; 1.000        ; 0.033      ; 5.610      ;
; -4.517 ; ir:U5|instruction[9]                                                                              ; ram_new:U3|ram_new_ram:inst|altsyncram:altsyncram_component|altsyncram_2kn3:auto_generated|ram_block1a0~porta_datain_reg0 ; statectrl:U14|enirin_latch                ; statectrl:U14|ramwt_latch ; 1.000        ; 0.076      ; 5.652      ;
; -4.495 ; ir:U5|instruction[10]                                                                             ; ram_new:U3|ram_new_ram:inst|altsyncram:altsyncram_component|altsyncram_2kn3:auto_generated|ram_block1a0~porta_datain_reg0 ; ir:U5|instruction[10]                     ; statectrl:U14|ramwt_latch ; 0.500        ; 1.955      ; 7.239      ;
; -4.468 ; rom_new:U4|rom_new_rom:inst|altsyncram:altsyncram_component|altsyncram_kdr3:auto_generated|q_a[1] ; ram_new:U3|ram_new_ram:inst|altsyncram:altsyncram_component|altsyncram_2kn3:auto_generated|ram_block1a0~porta_datain_reg0 ; rom_new:U4|monostable_trigger:inst3|pulse ; statectrl:U14|ramwt_latch ; 1.000        ; -1.794     ; 3.723      ;
; -4.396 ; dbufferb:U10|data_latch[1]                                                                        ; ram_new:U3|ram_new_ram:inst|altsyncram:altsyncram_component|altsyncram_2kn3:auto_generated|ram_block1a0~porta_datain_reg0 ; statectrl:U14|dbfbin_latch                ; statectrl:U14|ramwt_latch ; 0.500        ; -1.723     ; 3.222      ;
; -4.352 ; dbufferb:U10|data_latch[0]                                                                        ; ram_new:U3|ram_new_ram:inst|altsyncram:altsyncram_component|altsyncram_2kn3:auto_generated|ram_block1a0~porta_datain_reg0 ; statectrl:U14|dbfbin_latch                ; statectrl:U14|ramwt_latch ; 0.500        ; -1.724     ; 3.177      ;
; -4.267 ; dbufferb:U10|data_latch[1]                                                                        ; ram_new:U3|ram_new_ram:inst|altsyncram:altsyncram_component|altsyncram_2kn3:auto_generated|ram_block1a0~porta_datain_reg0 ; statectrl:U14|enalu_latch                 ; statectrl:U14|ramwt_latch ; 0.500        ; -1.594     ; 3.222      ;
; -4.239 ; ir:U5|instruction[10]                                                                             ; ram_new:U3|ram_new_ram:inst|altsyncram:altsyncram_component|altsyncram_2kn3:auto_generated|ram_block1a0~porta_datain_reg0 ; ir:U5|instruction[10]                     ; statectrl:U14|ramwt_latch ; 1.000        ; 1.955      ; 7.483      ;
; -4.226 ; ir:U5|instruction[8]                                                                              ; ram_new:U3|ram_new_ram:inst|altsyncram:altsyncram_component|altsyncram_2kn3:auto_generated|ram_block1a0~porta_datain_reg0 ; statectrl:U14|enirin_latch                ; statectrl:U14|ramwt_latch ; 1.000        ; 0.076      ; 5.361      ;
; -4.223 ; dbufferb:U10|data_latch[0]                                                                        ; ram_new:U3|ram_new_ram:inst|altsyncram:altsyncram_component|altsyncram_2kn3:auto_generated|ram_block1a0~porta_datain_reg0 ; statectrl:U14|enalu_latch                 ; statectrl:U14|ramwt_latch ; 0.500        ; -1.595     ; 3.177      ;
; -4.145 ; dbufferb:U10|data_latch[3]                                                                        ; ram_new:U3|ram_new_ram:inst|altsyncram:altsyncram_component|altsyncram_2kn3:auto_generated|ram_block1a0~porta_datain_reg0 ; statectrl:U14|dbfbin_latch                ; statectrl:U14|ramwt_latch ; 0.500        ; -1.723     ; 2.971      ;
; -4.073 ; gr:U12|grb_latch[3]                                                                               ; ram_new:U3|ram_new_ram:inst|altsyncram:altsyncram_component|altsyncram_2kn3:auto_generated|ram_block1a0~porta_datain_reg0 ; ir:U5|instruction[10]                     ; statectrl:U14|ramwt_latch ; 1.000        ; -2.995     ; 2.127      ;
; -4.027 ; statectrl:U14|enpcout_latch                                                                       ; ram_new:U3|ram_new_ram:inst|altsyncram:altsyncram_component|altsyncram_2kn3:auto_generated|ram_block1a0~porta_datain_reg0 ; clk_divider:U1|clk_out                    ; statectrl:U14|ramwt_latch ; 1.000        ; -0.256     ; 4.820      ;
; -4.016 ; dbufferb:U10|data_latch[3]                                                                        ; ram_new:U3|ram_new_ram:inst|altsyncram:altsyncram_component|altsyncram_2kn3:auto_generated|ram_block1a0~porta_datain_reg0 ; statectrl:U14|enalu_latch                 ; statectrl:U14|ramwt_latch ; 0.500        ; -1.594     ; 2.971      ;
; -3.981 ; statectrl:U14|dbfbout_latch                                                                       ; ram_new:U3|ram_new_ram:inst|altsyncram:altsyncram_component|altsyncram_2kn3:auto_generated|ram_block1a0~porta_datain_reg0 ; clk_divider:U1|clk_out                    ; statectrl:U14|ramwt_latch ; 1.000        ; -0.247     ; 4.783      ;
; -3.973 ; rom_new:U4|rom_new_rom:inst|altsyncram:altsyncram_component|altsyncram_kdr3:auto_generated|q_a[3] ; ram_new:U3|ram_new_ram:inst|altsyncram:altsyncram_component|altsyncram_2kn3:auto_generated|ram_block1a0~porta_datain_reg0 ; rom_new:U4|monostable_trigger:inst3|pulse ; statectrl:U14|ramwt_latch ; 1.000        ; -1.794     ; 3.228      ;
; -3.957 ; ram_new:U3|ram_new_ram:inst|altsyncram:altsyncram_component|altsyncram_2kn3:auto_generated|q_a[4] ; ram_new:U3|ram_new_ram:inst|altsyncram:altsyncram_component|altsyncram_2kn3:auto_generated|ram_block1a0~porta_datain_reg0 ; statectrl:U14|ramrd_latch                 ; statectrl:U14|ramwt_latch ; 1.000        ; -0.048     ; 4.968      ;
; -3.626 ; dbufferb:U10|data_latch[7]                                                                        ; ram_new:U3|ram_new_ram:inst|altsyncram:altsyncram_component|altsyncram_2kn3:auto_generated|ram_block1a0~porta_datain_reg0 ; statectrl:U14|dbfbin_latch                ; statectrl:U14|ramwt_latch ; 0.500        ; -1.721     ; 2.454      ;
; -3.581 ; ram_new:U3|ram_new_ram:inst|altsyncram:altsyncram_component|altsyncram_2kn3:auto_generated|q_a[2] ; ram_new:U3|ram_new_ram:inst|altsyncram:altsyncram_component|altsyncram_2kn3:auto_generated|ram_block1a0~porta_datain_reg0 ; statectrl:U14|ramrd_latch                 ; statectrl:U14|ramwt_latch ; 1.000        ; -0.048     ; 4.592      ;
; -3.581 ; ram_new:U3|ram_new_ram:inst|altsyncram:altsyncram_component|altsyncram_2kn3:auto_generated|q_a[5] ; ram_new:U3|ram_new_ram:inst|altsyncram:altsyncram_component|altsyncram_2kn3:auto_generated|ram_block1a0~porta_datain_reg0 ; statectrl:U14|ramrd_latch                 ; statectrl:U14|ramwt_latch ; 1.000        ; -0.048     ; 4.592      ;
; -3.505 ; ram_new:U3|ram_new_ram:inst|altsyncram:altsyncram_component|altsyncram_2kn3:auto_generated|q_a[0] ; ram_new:U3|ram_new_ram:inst|altsyncram:altsyncram_component|altsyncram_2kn3:auto_generated|ram_block1a0~porta_datain_reg0 ; statectrl:U14|ramrd_latch                 ; statectrl:U14|ramwt_latch ; 1.000        ; -0.048     ; 4.516      ;
; -3.497 ; dbufferb:U10|data_latch[7]                                                                        ; ram_new:U3|ram_new_ram:inst|altsyncram:altsyncram_component|altsyncram_2kn3:auto_generated|ram_block1a0~porta_datain_reg0 ; statectrl:U14|enalu_latch                 ; statectrl:U14|ramwt_latch ; 0.500        ; -1.592     ; 2.454      ;
; -3.483 ; dbufferb:U10|data_latch[6]                                                                        ; ram_new:U3|ram_new_ram:inst|altsyncram:altsyncram_component|altsyncram_2kn3:auto_generated|ram_block1a0~porta_datain_reg0 ; statectrl:U14|dbfbin_latch                ; statectrl:U14|ramwt_latch ; 0.500        ; -1.963     ; 2.069      ;
; -3.427 ; dbufferb:U10|data_latch[4]                                                                        ; ram_new:U3|ram_new_ram:inst|altsyncram:altsyncram_component|altsyncram_2kn3:auto_generated|ram_block1a0~porta_datain_reg0 ; statectrl:U14|dbfbin_latch                ; statectrl:U14|ramwt_latch ; 0.500        ; -1.711     ; 2.265      ;
; -3.426 ; dbufferb:U10|data_latch[5]                                                                        ; ram_new:U3|ram_new_ram:inst|altsyncram:altsyncram_component|altsyncram_2kn3:auto_generated|ram_block1a0~porta_datain_reg0 ; statectrl:U14|dbfbin_latch                ; statectrl:U14|ramwt_latch ; 0.500        ; -1.721     ; 2.254      ;
; -3.354 ; dbufferb:U10|data_latch[6]                                                                        ; ram_new:U3|ram_new_ram:inst|altsyncram:altsyncram_component|altsyncram_2kn3:auto_generated|ram_block1a0~porta_datain_reg0 ; statectrl:U14|enalu_latch                 ; statectrl:U14|ramwt_latch ; 0.500        ; -1.834     ; 2.069      ;
; -3.298 ; dbufferb:U10|data_latch[4]                                                                        ; ram_new:U3|ram_new_ram:inst|altsyncram:altsyncram_component|altsyncram_2kn3:auto_generated|ram_block1a0~porta_datain_reg0 ; statectrl:U14|enalu_latch                 ; statectrl:U14|ramwt_latch ; 0.500        ; -1.582     ; 2.265      ;
; -3.297 ; dbufferb:U10|data_latch[5]                                                                        ; ram_new:U3|ram_new_ram:inst|altsyncram:altsyncram_component|altsyncram_2kn3:auto_generated|ram_block1a0~porta_datain_reg0 ; statectrl:U14|enalu_latch                 ; statectrl:U14|ramwt_latch ; 0.500        ; -1.592     ; 2.254      ;
; -3.164 ; ram_new:U3|ram_new_ram:inst|altsyncram:altsyncram_component|altsyncram_2kn3:auto_generated|q_a[7] ; ram_new:U3|ram_new_ram:inst|altsyncram:altsyncram_component|altsyncram_2kn3:auto_generated|ram_block1a0~porta_datain_reg0 ; statectrl:U14|ramrd_latch                 ; statectrl:U14|ramwt_latch ; 1.000        ; -0.048     ; 4.175      ;
; -3.124 ; ram_new:U3|ram_new_ram:inst|altsyncram:altsyncram_component|altsyncram_2kn3:auto_generated|q_a[6] ; ram_new:U3|ram_new_ram:inst|altsyncram:altsyncram_component|altsyncram_2kn3:auto_generated|ram_block1a0~porta_datain_reg0 ; statectrl:U14|ramrd_latch                 ; statectrl:U14|ramwt_latch ; 1.000        ; -0.048     ; 4.135      ;
; -3.034 ; ir:U5|instruction[5]                                                                              ; ram_new:U3|ram_new_ram:inst|altsyncram:altsyncram_component|altsyncram_2kn3:auto_generated|ram_block1a0~porta_datain_reg0 ; statectrl:U14|enirin_latch                ; statectrl:U14|ramwt_latch ; 1.000        ; 0.014      ; 4.107      ;
; -2.655 ; ir:U5|instruction[4]                                                                              ; ram_new:U3|ram_new_ram:inst|altsyncram:altsyncram_component|altsyncram_2kn3:auto_generated|ram_block1a0~porta_datain_reg0 ; statectrl:U14|enirin_latch                ; statectrl:U14|ramwt_latch ; 1.000        ; 0.014      ; 3.728      ;
; -2.642 ; statectrl:U14|ramrd_latch                                                                         ; ram_new:U3|ram_new_ram:inst|altsyncram:altsyncram_component|altsyncram_2kn3:auto_generated|ram_block1a0~porta_datain_reg0 ; statectrl:U14|ramrd_latch                 ; statectrl:U14|ramwt_latch ; 1.000        ; 1.955      ; 5.896      ;
; -2.528 ; statectrl:U14|ramrd_latch                                                                         ; ram_new:U3|ram_new_ram:inst|altsyncram:altsyncram_component|altsyncram_2kn3:auto_generated|ram_block1a0~porta_datain_reg0 ; statectrl:U14|ramrd_latch                 ; statectrl:U14|ramwt_latch ; 0.500        ; 1.955      ; 5.282      ;
; -2.374 ; pc:U7|addr_latch[4]                                                                               ; ram_new:U3|ram_new_ram:inst|altsyncram:altsyncram_component|altsyncram_2kn3:auto_generated|ram_block1a0~porta_datain_reg0 ; statectrl:U14|nextn_latch                 ; statectrl:U14|ramwt_latch ; 1.000        ; 0.071      ; 3.504      ;
; -2.277 ; pc:U7|addr_latch[1]                                                                               ; ram_new:U3|ram_new_ram:inst|altsyncram:altsyncram_component|altsyncram_2kn3:auto_generated|ram_block1a0~porta_datain_reg0 ; statectrl:U14|nextn_latch                 ; statectrl:U14|ramwt_latch ; 1.000        ; 0.071      ; 3.407      ;
+--------+---------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------+-------------------------------------------+---------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'clk_divider:U1|clk_led'                                                                                                                                                                                             ;
+--------+------------------------------------------------------------------------------------------------------+------------------------------------+---------------------------+------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                            ; To Node                            ; Launch Clock              ; Latch Clock            ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------------------------------------------------------------+------------------------------------+---------------------------+------------------------+--------------+------------+------------+
; -5.648 ; led_encoder:U13|altsyncram:Ram0_rtl_0|altsyncram_r771:auto_generated|ram_block1a0~porta_address_reg0 ; led_encoder:U13|led_dig_temp[4]    ; statectrl:U14|enled_latch ; clk_divider:U1|clk_led ; 1.000        ; -1.417     ; 5.233      ;
; -5.580 ; led_encoder:U13|altsyncram:Ram0_rtl_0|altsyncram_r771:auto_generated|ram_block1a0~porta_address_reg0 ; led_encoder:U13|led_dig_temp[5]    ; statectrl:U14|enled_latch ; clk_divider:U1|clk_led ; 1.000        ; -1.417     ; 5.165      ;
; -5.580 ; led_encoder:U13|altsyncram:Ram0_rtl_0|altsyncram_r771:auto_generated|ram_block1a0~porta_address_reg0 ; led_encoder:U13|led_dig_temp[6]    ; statectrl:U14|enled_latch ; clk_divider:U1|clk_led ; 1.000        ; -1.417     ; 5.165      ;
; -5.467 ; led_encoder:U13|altsyncram:Ram0_rtl_0|altsyncram_r771:auto_generated|ram_block1a0~porta_address_reg0 ; led_encoder:U13|led_dig_temp[2]    ; statectrl:U14|enled_latch ; clk_divider:U1|clk_led ; 1.000        ; -1.418     ; 5.051      ;
; -5.447 ; led_encoder:U13|altsyncram:Ram0_rtl_0|altsyncram_r771:auto_generated|ram_block1a0~porta_address_reg0 ; led_encoder:U13|led_dig_temp[0]    ; statectrl:U14|enled_latch ; clk_divider:U1|clk_led ; 1.000        ; -1.418     ; 5.031      ;
; -5.444 ; led_encoder:U13|altsyncram:Ram0_rtl_0|altsyncram_r771:auto_generated|ram_block1a0~porta_address_reg0 ; led_encoder:U13|led_dig_temp[7]    ; statectrl:U14|enled_latch ; clk_divider:U1|clk_led ; 1.000        ; -1.418     ; 5.028      ;
; -5.410 ; led_encoder:U13|altsyncram:Ram0_rtl_0|altsyncram_r771:auto_generated|ram_block1a0~porta_address_reg0 ; led_encoder:U13|led_dig_temp[1]    ; statectrl:U14|enled_latch ; clk_divider:U1|clk_led ; 1.000        ; -1.418     ; 4.994      ;
; -5.397 ; led_encoder:U13|altsyncram:Ram0_rtl_0|altsyncram_r771:auto_generated|ram_block1a0~porta_address_reg0 ; led_encoder:U13|led_dig_temp[3]    ; statectrl:U14|enled_latch ; clk_divider:U1|clk_led ; 1.000        ; -1.418     ; 4.981      ;
; -1.447 ; led_encoder:U13|current_led_sel[0]                                                                   ; led_encoder:U13|led_dig_temp[3]    ; clk_divider:U1|clk_led    ; clk_divider:U1|clk_led ; 1.000        ; -0.073     ; 2.376      ;
; -1.096 ; led_encoder:U13|current_led_sel[1]                                                                   ; led_encoder:U13|led_dig_temp[5]    ; clk_divider:U1|clk_led    ; clk_divider:U1|clk_led ; 1.000        ; -0.071     ; 2.027      ;
; -1.043 ; led_encoder:U13|current_led_sel[1]                                                                   ; led_encoder:U13|led_dig_temp[6]    ; clk_divider:U1|clk_led    ; clk_divider:U1|clk_led ; 1.000        ; -0.071     ; 1.974      ;
; -0.907 ; led_encoder:U13|current_led_sel[1]                                                                   ; led_encoder:U13|current_led_sel[0] ; clk_divider:U1|clk_led    ; clk_divider:U1|clk_led ; 1.000        ; -0.071     ; 1.838      ;
; -0.894 ; led_encoder:U13|current_led_sel[1]                                                                   ; led_encoder:U13|led_dig_temp[4]    ; clk_divider:U1|clk_led    ; clk_divider:U1|clk_led ; 1.000        ; -0.071     ; 1.825      ;
; -0.868 ; led_encoder:U13|current_led_sel[1]                                                                   ; led_encoder:U13|led_dig_temp[2]    ; clk_divider:U1|clk_led    ; clk_divider:U1|clk_led ; 1.000        ; -0.072     ; 1.798      ;
; -0.865 ; led_encoder:U13|current_led_sel[1]                                                                   ; led_encoder:U13|led_dig_temp[0]    ; clk_divider:U1|clk_led    ; clk_divider:U1|clk_led ; 1.000        ; -0.072     ; 1.795      ;
; -0.846 ; led_encoder:U13|current_led_sel[0]                                                                   ; led_encoder:U13|led_dig_temp[1]    ; clk_divider:U1|clk_led    ; clk_divider:U1|clk_led ; 1.000        ; -0.073     ; 1.775      ;
; -0.843 ; led_encoder:U13|current_led_sel[0]                                                                   ; led_encoder:U13|led_dig_temp[7]    ; clk_divider:U1|clk_led    ; clk_divider:U1|clk_led ; 1.000        ; -0.073     ; 1.772      ;
; -0.783 ; led_encoder:U13|current_led_sel[0]                                                                   ; led_encoder:U13|led_dig_temp[6]    ; clk_divider:U1|clk_led    ; clk_divider:U1|clk_led ; 1.000        ; -0.072     ; 1.713      ;
; -0.682 ; led_encoder:U13|current_led_sel[0]                                                                   ; led_encoder:U13|led_dig_temp[2]    ; clk_divider:U1|clk_led    ; clk_divider:U1|clk_led ; 1.000        ; -0.073     ; 1.611      ;
; -0.680 ; led_encoder:U13|current_led_sel[0]                                                                   ; led_encoder:U13|led_dig_temp[0]    ; clk_divider:U1|clk_led    ; clk_divider:U1|clk_led ; 1.000        ; -0.073     ; 1.609      ;
; -0.663 ; led_encoder:U13|current_led_sel[1]                                                                   ; led_encoder:U13|led_dig_temp[3]    ; clk_divider:U1|clk_led    ; clk_divider:U1|clk_led ; 1.000        ; -0.072     ; 1.593      ;
; -0.661 ; led_encoder:U13|current_led_sel[1]                                                                   ; led_encoder:U13|led_dig_temp[1]    ; clk_divider:U1|clk_led    ; clk_divider:U1|clk_led ; 1.000        ; -0.072     ; 1.591      ;
; -0.657 ; led_encoder:U13|current_led_sel[0]                                                                   ; led_encoder:U13|led_dig_temp[4]    ; clk_divider:U1|clk_led    ; clk_divider:U1|clk_led ; 1.000        ; -0.072     ; 1.587      ;
; -0.653 ; led_encoder:U13|current_led_sel[0]                                                                   ; led_encoder:U13|current_led_sel[0] ; clk_divider:U1|clk_led    ; clk_divider:U1|clk_led ; 1.000        ; -0.072     ; 1.583      ;
; -0.599 ; led_encoder:U13|current_led_sel[0]                                                                   ; led_encoder:U13|led_dig_temp[5]    ; clk_divider:U1|clk_led    ; clk_divider:U1|clk_led ; 1.000        ; -0.072     ; 1.529      ;
; -0.525 ; led_encoder:U13|current_led_sel[1]                                                                   ; led_encoder:U13|led_sel[0]         ; clk_divider:U1|clk_led    ; clk_divider:U1|clk_led ; 1.000        ; -0.071     ; 1.456      ;
; -0.330 ; led_encoder:U13|current_led_sel[0]                                                                   ; led_encoder:U13|current_led_sel[1] ; clk_divider:U1|clk_led    ; clk_divider:U1|clk_led ; 1.000        ; -0.073     ; 1.259      ;
; -0.289 ; led_encoder:U13|current_led_sel[0]                                                                   ; led_encoder:U13|led_sel[1]         ; clk_divider:U1|clk_led    ; clk_divider:U1|clk_led ; 1.000        ; -0.073     ; 1.218      ;
; -0.284 ; led_encoder:U13|current_led_sel[1]                                                                   ; led_encoder:U13|led_sel[2]         ; clk_divider:U1|clk_led    ; clk_divider:U1|clk_led ; 1.000        ; -0.072     ; 1.214      ;
; -0.281 ; led_encoder:U13|current_led_sel[1]                                                                   ; led_encoder:U13|led_dig_temp[7]    ; clk_divider:U1|clk_led    ; clk_divider:U1|clk_led ; 1.000        ; -0.072     ; 1.211      ;
; -0.278 ; led_encoder:U13|current_led_sel[0]                                                                   ; led_encoder:U13|led_sel[0]         ; clk_divider:U1|clk_led    ; clk_divider:U1|clk_led ; 1.000        ; -0.072     ; 1.208      ;
+--------+------------------------------------------------------------------------------------------------------+------------------------------------+---------------------------+------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'statectrl:U14|enled_latch'                                                                                                                                                                                                                                                                            ;
+--------+---------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------+-------------------------------------------+---------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                         ; To Node                                                                                              ; Launch Clock                              ; Latch Clock               ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------+-------------------------------------------+---------------------------+--------------+------------+------------+
; -5.545 ; gr:U12|gra_latch[2]                                                                               ; led_encoder:U13|altsyncram:Ram0_rtl_0|altsyncram_r771:auto_generated|ram_block1a0~porta_address_reg0 ; ir:U5|instruction[10]                     ; statectrl:U14|enled_latch ; 0.500        ; -1.655     ; 4.429      ;
; -5.453 ; gr:U12|gra_latch[3]                                                                               ; led_encoder:U13|altsyncram:Ram0_rtl_0|altsyncram_r771:auto_generated|ram_block1a0~porta_address_reg0 ; ir:U5|instruction[10]                     ; statectrl:U14|enled_latch ; 0.500        ; -1.655     ; 4.337      ;
; -5.404 ; gr:U12|gra_latch[0]                                                                               ; led_encoder:U13|altsyncram:Ram0_rtl_0|altsyncram_r771:auto_generated|ram_block1a0~porta_address_reg0 ; ir:U5|instruction[10]                     ; statectrl:U14|enled_latch ; 0.500        ; -1.655     ; 4.288      ;
; -5.275 ; gr:U12|grb_latch[6]                                                                               ; led_encoder:U13|altsyncram:Ram0_rtl_0|altsyncram_r771:auto_generated|ram_block1a0~porta_address_reg0 ; ir:U5|instruction[10]                     ; statectrl:U14|enled_latch ; 0.500        ; -1.587     ; 4.227      ;
; -5.235 ; gr:U12|gra_latch[7]                                                                               ; led_encoder:U13|altsyncram:Ram0_rtl_0|altsyncram_r771:auto_generated|ram_block1a0~porta_address_reg0 ; ir:U5|instruction[10]                     ; statectrl:U14|enled_latch ; 0.500        ; -1.662     ; 4.112      ;
; -5.211 ; gr:U12|grc_latch[0]                                                                               ; led_encoder:U13|altsyncram:Ram0_rtl_0|altsyncram_r771:auto_generated|ram_block1a0~porta_address_reg0 ; ir:U5|instruction[10]                     ; statectrl:U14|enled_latch ; 0.500        ; -1.324     ; 4.426      ;
; -5.147 ; gr:U12|grd_latch[2]                                                                               ; led_encoder:U13|altsyncram:Ram0_rtl_0|altsyncram_r771:auto_generated|ram_block1a0~porta_address_reg0 ; ir:U5|instruction[10]                     ; statectrl:U14|enled_latch ; 1.000        ; -1.769     ; 4.417      ;
; -5.128 ; gr:U12|grb_latch[2]                                                                               ; led_encoder:U13|altsyncram:Ram0_rtl_0|altsyncram_r771:auto_generated|ram_block1a0~porta_address_reg0 ; ir:U5|instruction[10]                     ; statectrl:U14|enled_latch ; 0.500        ; -1.587     ; 4.080      ;
; -5.119 ; gr:U12|grb_latch[4]                                                                               ; led_encoder:U13|altsyncram:Ram0_rtl_0|altsyncram_r771:auto_generated|ram_block1a0~porta_address_reg0 ; ir:U5|instruction[10]                     ; statectrl:U14|enled_latch ; 0.500        ; -1.587     ; 4.071      ;
; -5.031 ; gr:U12|grd_latch[0]                                                                               ; led_encoder:U13|altsyncram:Ram0_rtl_0|altsyncram_r771:auto_generated|ram_block1a0~porta_address_reg0 ; ir:U5|instruction[10]                     ; statectrl:U14|enled_latch ; 1.000        ; -1.769     ; 4.301      ;
; -5.023 ; gr:U12|gra_latch[5]                                                                               ; led_encoder:U13|altsyncram:Ram0_rtl_0|altsyncram_r771:auto_generated|ram_block1a0~porta_address_reg0 ; ir:U5|instruction[10]                     ; statectrl:U14|enled_latch ; 0.500        ; -1.662     ; 3.900      ;
; -4.992 ; gr:U12|grc_latch[0]                                                                               ; led_encoder:U13|altsyncram:Ram0_rtl_0|altsyncram_r771:auto_generated|ram_block1a0~porta_address_reg0 ; ir:U5|instruction[10]                     ; statectrl:U14|enled_latch ; 1.000        ; -1.605     ; 4.426      ;
; -4.990 ; gr:U12|grb_latch[0]                                                                               ; led_encoder:U13|altsyncram:Ram0_rtl_0|altsyncram_r771:auto_generated|ram_block1a0~porta_address_reg0 ; ir:U5|instruction[10]                     ; statectrl:U14|enled_latch ; 0.500        ; -1.587     ; 3.942      ;
; -4.984 ; gr:U12|gra_latch[1]                                                                               ; led_encoder:U13|altsyncram:Ram0_rtl_0|altsyncram_r771:auto_generated|ram_block1a0~porta_address_reg0 ; ir:U5|instruction[10]                     ; statectrl:U14|enled_latch ; 0.500        ; -1.654     ; 3.869      ;
; -4.928 ; gr:U12|grd_latch[6]                                                                               ; led_encoder:U13|altsyncram:Ram0_rtl_0|altsyncram_r771:auto_generated|ram_block1a0~porta_address_reg0 ; ir:U5|instruction[10]                     ; statectrl:U14|enled_latch ; 1.000        ; -1.769     ; 4.198      ;
; -4.924 ; gr:U12|grc_latch[2]                                                                               ; led_encoder:U13|altsyncram:Ram0_rtl_0|altsyncram_r771:auto_generated|ram_block1a0~porta_address_reg0 ; ir:U5|instruction[10]                     ; statectrl:U14|enled_latch ; 0.500        ; -1.324     ; 4.139      ;
; -4.915 ; gr:U12|grc_latch[7]                                                                               ; led_encoder:U13|altsyncram:Ram0_rtl_0|altsyncram_r771:auto_generated|ram_block1a0~porta_address_reg0 ; ir:U5|instruction[10]                     ; statectrl:U14|enled_latch ; 0.500        ; -1.331     ; 4.123      ;
; -4.845 ; gr:U12|grc_latch[5]                                                                               ; led_encoder:U13|altsyncram:Ram0_rtl_0|altsyncram_r771:auto_generated|ram_block1a0~porta_address_reg0 ; ir:U5|instruction[10]                     ; statectrl:U14|enled_latch ; 0.500        ; -1.331     ; 4.053      ;
; -4.834 ; gr:U12|grc_latch[1]                                                                               ; led_encoder:U13|altsyncram:Ram0_rtl_0|altsyncram_r771:auto_generated|ram_block1a0~porta_address_reg0 ; ir:U5|instruction[10]                     ; statectrl:U14|enled_latch ; 0.500        ; -1.323     ; 4.050      ;
; -4.773 ; gr:U12|grd_latch[4]                                                                               ; led_encoder:U13|altsyncram:Ram0_rtl_0|altsyncram_r771:auto_generated|ram_block1a0~porta_address_reg0 ; ir:U5|instruction[10]                     ; statectrl:U14|enled_latch ; 1.000        ; -1.769     ; 4.043      ;
; -4.767 ; gr:U12|grc_latch[3]                                                                               ; led_encoder:U13|altsyncram:Ram0_rtl_0|altsyncram_r771:auto_generated|ram_block1a0~porta_address_reg0 ; ir:U5|instruction[10]                     ; statectrl:U14|enled_latch ; 0.500        ; -1.324     ; 3.982      ;
; -4.766 ; gr:U12|grb_latch[6]                                                                               ; led_encoder:U13|altsyncram:Ram0_rtl_0|altsyncram_r771:auto_generated|ram_block1a0~porta_address_reg0 ; ir:U5|instruction[10]                     ; statectrl:U14|enled_latch ; 1.000        ; -1.578     ; 4.227      ;
; -4.705 ; gr:U12|grc_latch[2]                                                                               ; led_encoder:U13|altsyncram:Ram0_rtl_0|altsyncram_r771:auto_generated|ram_block1a0~porta_address_reg0 ; ir:U5|instruction[10]                     ; statectrl:U14|enled_latch ; 1.000        ; -1.605     ; 4.139      ;
; -4.698 ; gr:U12|gra_latch[4]                                                                               ; led_encoder:U13|altsyncram:Ram0_rtl_0|altsyncram_r771:auto_generated|ram_block1a0~porta_address_reg0 ; ir:U5|instruction[10]                     ; statectrl:U14|enled_latch ; 0.500        ; -1.652     ; 3.585      ;
; -4.696 ; gr:U12|grc_latch[7]                                                                               ; led_encoder:U13|altsyncram:Ram0_rtl_0|altsyncram_r771:auto_generated|ram_block1a0~porta_address_reg0 ; ir:U5|instruction[10]                     ; statectrl:U14|enled_latch ; 1.000        ; -1.612     ; 4.123      ;
; -4.626 ; gr:U12|grc_latch[5]                                                                               ; led_encoder:U13|altsyncram:Ram0_rtl_0|altsyncram_r771:auto_generated|ram_block1a0~porta_address_reg0 ; ir:U5|instruction[10]                     ; statectrl:U14|enled_latch ; 1.000        ; -1.612     ; 4.053      ;
; -4.619 ; gr:U12|grb_latch[2]                                                                               ; led_encoder:U13|altsyncram:Ram0_rtl_0|altsyncram_r771:auto_generated|ram_block1a0~porta_address_reg0 ; ir:U5|instruction[10]                     ; statectrl:U14|enled_latch ; 1.000        ; -1.578     ; 4.080      ;
; -4.615 ; gr:U12|grc_latch[1]                                                                               ; led_encoder:U13|altsyncram:Ram0_rtl_0|altsyncram_r771:auto_generated|ram_block1a0~porta_address_reg0 ; ir:U5|instruction[10]                     ; statectrl:U14|enled_latch ; 1.000        ; -1.604     ; 4.050      ;
; -4.610 ; statectrl:U14|regrd1_latch                                                                        ; led_encoder:U13|altsyncram:Ram0_rtl_0|altsyncram_r771:auto_generated|ram_block1a0~porta_address_reg0 ; clk_divider:U1|clk_out                    ; statectrl:U14|enled_latch ; 1.000        ; 1.165      ; 6.814      ;
; -4.610 ; gr:U12|grb_latch[4]                                                                               ; led_encoder:U13|altsyncram:Ram0_rtl_0|altsyncram_r771:auto_generated|ram_block1a0~porta_address_reg0 ; ir:U5|instruction[10]                     ; statectrl:U14|enled_latch ; 1.000        ; -1.578     ; 4.071      ;
; -4.576 ; gr:U12|gra_latch[6]                                                                               ; led_encoder:U13|altsyncram:Ram0_rtl_0|altsyncram_r771:auto_generated|ram_block1a0~porta_address_reg0 ; ir:U5|instruction[10]                     ; statectrl:U14|enled_latch ; 0.500        ; -1.655     ; 3.460      ;
; -4.548 ; gr:U12|grc_latch[3]                                                                               ; led_encoder:U13|altsyncram:Ram0_rtl_0|altsyncram_r771:auto_generated|ram_block1a0~porta_address_reg0 ; ir:U5|instruction[10]                     ; statectrl:U14|enled_latch ; 1.000        ; -1.605     ; 3.982      ;
; -4.543 ; gr:U12|grd_latch[1]                                                                               ; led_encoder:U13|altsyncram:Ram0_rtl_0|altsyncram_r771:auto_generated|ram_block1a0~porta_address_reg0 ; ir:U5|instruction[10]                     ; statectrl:U14|enled_latch ; 1.000        ; -1.769     ; 3.813      ;
; -4.481 ; gr:U12|grb_latch[0]                                                                               ; led_encoder:U13|altsyncram:Ram0_rtl_0|altsyncram_r771:auto_generated|ram_block1a0~porta_address_reg0 ; ir:U5|instruction[10]                     ; statectrl:U14|enled_latch ; 1.000        ; -1.578     ; 3.942      ;
; -4.416 ; rom_new:U4|rom_new_rom:inst|altsyncram:altsyncram_component|altsyncram_kdr3:auto_generated|q_a[4] ; led_encoder:U13|altsyncram:Ram0_rtl_0|altsyncram_r771:auto_generated|ram_block1a0~porta_address_reg0 ; rom_new:U4|monostable_trigger:inst3|pulse ; statectrl:U14|enled_latch ; 1.000        ; -0.378     ; 5.077      ;
; -4.369 ; gr:U12|grd_latch[7]                                                                               ; led_encoder:U13|altsyncram:Ram0_rtl_0|altsyncram_r771:auto_generated|ram_block1a0~porta_address_reg0 ; ir:U5|instruction[10]                     ; statectrl:U14|enled_latch ; 1.000        ; -1.777     ; 3.631      ;
; -4.355 ; rom_new:U4|rom_new_rom:inst|altsyncram:altsyncram_component|altsyncram_kdr3:auto_generated|q_a[6] ; led_encoder:U13|altsyncram:Ram0_rtl_0|altsyncram_r771:auto_generated|ram_block1a0~porta_address_reg0 ; rom_new:U4|monostable_trigger:inst3|pulse ; statectrl:U14|enled_latch ; 1.000        ; -0.378     ; 5.016      ;
; -4.294 ; gr:U12|grb_latch[7]                                                                               ; led_encoder:U13|altsyncram:Ram0_rtl_0|altsyncram_r771:auto_generated|ram_block1a0~porta_address_reg0 ; ir:U5|instruction[10]                     ; statectrl:U14|enled_latch ; 0.500        ; -1.595     ; 3.238      ;
; -4.258 ; statectrl:U14|dbfaout_latch                                                                       ; led_encoder:U13|altsyncram:Ram0_rtl_0|altsyncram_r771:auto_generated|ram_block1a0~porta_address_reg0 ; clk_divider:U1|clk_out                    ; statectrl:U14|enled_latch ; 1.000        ; 1.165      ; 6.462      ;
; -4.233 ; rom_new:U4|rom_new_rom:inst|altsyncram:altsyncram_component|altsyncram_kdr3:auto_generated|q_a[7] ; led_encoder:U13|altsyncram:Ram0_rtl_0|altsyncram_r771:auto_generated|ram_block1a0~porta_address_reg0 ; rom_new:U4|monostable_trigger:inst3|pulse ; statectrl:U14|enled_latch ; 1.000        ; -0.378     ; 4.894      ;
; -4.209 ; gr:U12|grd_latch[5]                                                                               ; led_encoder:U13|altsyncram:Ram0_rtl_0|altsyncram_r771:auto_generated|ram_block1a0~porta_address_reg0 ; ir:U5|instruction[10]                     ; statectrl:U14|enled_latch ; 1.000        ; -1.777     ; 3.471      ;
; -4.169 ; ram_new:U3|ram_new_ram:inst|altsyncram:altsyncram_component|altsyncram_2kn3:auto_generated|q_a[3] ; led_encoder:U13|altsyncram:Ram0_rtl_0|altsyncram_r771:auto_generated|ram_block1a0~porta_address_reg0 ; statectrl:U14|ramrd_latch                 ; statectrl:U14|enled_latch ; 1.000        ; 1.368      ; 6.586      ;
; -4.155 ; rom_new:U4|rom_new_rom:inst|altsyncram:altsyncram_component|altsyncram_kdr3:auto_generated|q_a[5] ; led_encoder:U13|altsyncram:Ram0_rtl_0|altsyncram_r771:auto_generated|ram_block1a0~porta_address_reg0 ; rom_new:U4|monostable_trigger:inst3|pulse ; statectrl:U14|enled_latch ; 1.000        ; -0.378     ; 4.816      ;
; -4.141 ; rom_new:U4|rom_new_rom:inst|altsyncram:altsyncram_component|altsyncram_kdr3:auto_generated|q_a[2] ; led_encoder:U13|altsyncram:Ram0_rtl_0|altsyncram_r771:auto_generated|ram_block1a0~porta_address_reg0 ; rom_new:U4|monostable_trigger:inst3|pulse ; statectrl:U14|enled_latch ; 1.000        ; -0.378     ; 4.802      ;
; -4.135 ; gr:U12|grb_latch[5]                                                                               ; led_encoder:U13|altsyncram:Ram0_rtl_0|altsyncram_r771:auto_generated|ram_block1a0~porta_address_reg0 ; ir:U5|instruction[10]                     ; statectrl:U14|enled_latch ; 0.500        ; -1.595     ; 3.079      ;
; -4.099 ; gr:U12|grd_latch[3]                                                                               ; led_encoder:U13|altsyncram:Ram0_rtl_0|altsyncram_r771:auto_generated|ram_block1a0~porta_address_reg0 ; ir:U5|instruction[10]                     ; statectrl:U14|enled_latch ; 1.000        ; -1.769     ; 3.369      ;
; -4.084 ; gr:U12|grb_latch[1]                                                                               ; led_encoder:U13|altsyncram:Ram0_rtl_0|altsyncram_r771:auto_generated|ram_block1a0~porta_address_reg0 ; ir:U5|instruction[10]                     ; statectrl:U14|enled_latch ; 0.500        ; -1.588     ; 3.035      ;
; -3.991 ; gr:U12|grc_latch[6]                                                                               ; led_encoder:U13|altsyncram:Ram0_rtl_0|altsyncram_r771:auto_generated|ram_block1a0~porta_address_reg0 ; ir:U5|instruction[10]                     ; statectrl:U14|enled_latch ; 0.500        ; -1.325     ; 3.205      ;
; -3.985 ; ir:U5|instruction[3]                                                                              ; led_encoder:U13|altsyncram:Ram0_rtl_0|altsyncram_r771:auto_generated|ram_block1a0~porta_address_reg0 ; statectrl:U14|enirin_latch                ; statectrl:U14|enled_latch ; 1.000        ; 1.449      ; 6.483      ;
; -3.973 ; statectrl:U14|regrd2_latch                                                                        ; led_encoder:U13|altsyncram:Ram0_rtl_0|altsyncram_r771:auto_generated|ram_block1a0~porta_address_reg0 ; clk_divider:U1|clk_out                    ; statectrl:U14|enled_latch ; 1.000        ; 1.165      ; 6.177      ;
; -3.938 ; gr:U12|grb_latch[3]                                                                               ; led_encoder:U13|altsyncram:Ram0_rtl_0|altsyncram_r771:auto_generated|ram_block1a0~porta_address_reg0 ; ir:U5|instruction[10]                     ; statectrl:U14|enled_latch ; 0.500        ; -1.588     ; 2.889      ;
; -3.881 ; rom_new:U4|rom_new_rom:inst|altsyncram:altsyncram_component|altsyncram_kdr3:auto_generated|q_a[0] ; led_encoder:U13|altsyncram:Ram0_rtl_0|altsyncram_r771:auto_generated|ram_block1a0~porta_address_reg0 ; rom_new:U4|monostable_trigger:inst3|pulse ; statectrl:U14|enled_latch ; 1.000        ; -0.378     ; 4.542      ;
; -3.880 ; statectrl:U14|enrom_latch                                                                         ; led_encoder:U13|altsyncram:Ram0_rtl_0|altsyncram_r771:auto_generated|ram_block1a0~porta_address_reg0 ; clk_divider:U1|clk_out                    ; statectrl:U14|enled_latch ; 1.000        ; 0.999      ; 5.918      ;
; -3.833 ; gr:U12|grc_latch[4]                                                                               ; led_encoder:U13|altsyncram:Ram0_rtl_0|altsyncram_r771:auto_generated|ram_block1a0~porta_address_reg0 ; ir:U5|instruction[10]                     ; statectrl:U14|enled_latch ; 0.500        ; -1.322     ; 3.050      ;
; -3.786 ; dbufferb:U10|data_latch[2]                                                                        ; led_encoder:U13|altsyncram:Ram0_rtl_0|altsyncram_r771:auto_generated|ram_block1a0~porta_address_reg0 ; statectrl:U14|dbfbin_latch                ; statectrl:U14|enled_latch ; 0.500        ; -0.562     ; 3.763      ;
; -3.785 ; gr:U12|grb_latch[7]                                                                               ; led_encoder:U13|altsyncram:Ram0_rtl_0|altsyncram_r771:auto_generated|ram_block1a0~porta_address_reg0 ; ir:U5|instruction[10]                     ; statectrl:U14|enled_latch ; 1.000        ; -1.586     ; 3.238      ;
; -3.772 ; gr:U12|grc_latch[6]                                                                               ; led_encoder:U13|altsyncram:Ram0_rtl_0|altsyncram_r771:auto_generated|ram_block1a0~porta_address_reg0 ; ir:U5|instruction[10]                     ; statectrl:U14|enled_latch ; 1.000        ; -1.606     ; 3.205      ;
; -3.707 ; ir:U5|instruction[2]                                                                              ; led_encoder:U13|altsyncram:Ram0_rtl_0|altsyncram_r771:auto_generated|ram_block1a0~porta_address_reg0 ; statectrl:U14|enirin_latch                ; statectrl:U14|enled_latch ; 1.000        ; 1.449      ; 6.205      ;
; -3.657 ; dbufferb:U10|data_latch[2]                                                                        ; led_encoder:U13|altsyncram:Ram0_rtl_0|altsyncram_r771:auto_generated|ram_block1a0~porta_address_reg0 ; statectrl:U14|enalu_latch                 ; statectrl:U14|enled_latch ; 0.500        ; -0.433     ; 3.763      ;
; -3.626 ; gr:U12|grb_latch[5]                                                                               ; led_encoder:U13|altsyncram:Ram0_rtl_0|altsyncram_r771:auto_generated|ram_block1a0~porta_address_reg0 ; ir:U5|instruction[10]                     ; statectrl:U14|enled_latch ; 1.000        ; -1.586     ; 3.079      ;
; -3.614 ; gr:U12|grc_latch[4]                                                                               ; led_encoder:U13|altsyncram:Ram0_rtl_0|altsyncram_r771:auto_generated|ram_block1a0~porta_address_reg0 ; ir:U5|instruction[10]                     ; statectrl:U14|enled_latch ; 1.000        ; -1.603     ; 3.050      ;
; -3.613 ; ir:U5|instruction[1]                                                                              ; led_encoder:U13|altsyncram:Ram0_rtl_0|altsyncram_r771:auto_generated|ram_block1a0~porta_address_reg0 ; statectrl:U14|enirin_latch                ; statectrl:U14|enled_latch ; 1.000        ; 1.449      ; 6.111      ;
; -3.575 ; gr:U12|grb_latch[1]                                                                               ; led_encoder:U13|altsyncram:Ram0_rtl_0|altsyncram_r771:auto_generated|ram_block1a0~porta_address_reg0 ; ir:U5|instruction[10]                     ; statectrl:U14|enled_latch ; 1.000        ; -1.579     ; 3.035      ;
; -3.561 ; ir:U5|instruction[0]                                                                              ; led_encoder:U13|altsyncram:Ram0_rtl_0|altsyncram_r771:auto_generated|ram_block1a0~porta_address_reg0 ; statectrl:U14|enirin_latch                ; statectrl:U14|enled_latch ; 1.000        ; 1.449      ; 6.059      ;
; -3.501 ; dbufferb:U10|data_latch[3]                                                                        ; led_encoder:U13|altsyncram:Ram0_rtl_0|altsyncram_r771:auto_generated|ram_block1a0~porta_address_reg0 ; statectrl:U14|dbfbin_latch                ; statectrl:U14|enled_latch ; 0.500        ; -0.307     ; 3.733      ;
; -3.481 ; ir:U5|instruction[9]                                                                              ; led_encoder:U13|altsyncram:Ram0_rtl_0|altsyncram_r771:auto_generated|ram_block1a0~porta_address_reg0 ; statectrl:U14|enirin_latch                ; statectrl:U14|enled_latch ; 1.000        ; 1.492      ; 6.022      ;
; -3.459 ; ir:U5|instruction[10]                                                                             ; led_encoder:U13|altsyncram:Ram0_rtl_0|altsyncram_r771:auto_generated|ram_block1a0~porta_address_reg0 ; ir:U5|instruction[10]                     ; statectrl:U14|enled_latch ; 0.500        ; 3.371      ; 7.609      ;
; -3.429 ; gr:U12|grb_latch[3]                                                                               ; led_encoder:U13|altsyncram:Ram0_rtl_0|altsyncram_r771:auto_generated|ram_block1a0~porta_address_reg0 ; ir:U5|instruction[10]                     ; statectrl:U14|enled_latch ; 1.000        ; -1.579     ; 2.889      ;
; -3.372 ; dbufferb:U10|data_latch[3]                                                                        ; led_encoder:U13|altsyncram:Ram0_rtl_0|altsyncram_r771:auto_generated|ram_block1a0~porta_address_reg0 ; statectrl:U14|enalu_latch                 ; statectrl:U14|enled_latch ; 0.500        ; -0.178     ; 3.733      ;
; -3.337 ; statectrl:U14|dbfbout_latch                                                                       ; led_encoder:U13|altsyncram:Ram0_rtl_0|altsyncram_r771:auto_generated|ram_block1a0~porta_address_reg0 ; clk_divider:U1|clk_out                    ; statectrl:U14|enled_latch ; 1.000        ; 1.169      ; 5.545      ;
; -3.329 ; rom_new:U4|rom_new_rom:inst|altsyncram:altsyncram_component|altsyncram_kdr3:auto_generated|q_a[3] ; led_encoder:U13|altsyncram:Ram0_rtl_0|altsyncram_r771:auto_generated|ram_block1a0~porta_address_reg0 ; rom_new:U4|monostable_trigger:inst3|pulse ; statectrl:U14|enled_latch ; 1.000        ; -0.378     ; 3.990      ;
; -3.298 ; dbufferb:U10|data_latch[0]                                                                        ; led_encoder:U13|altsyncram:Ram0_rtl_0|altsyncram_r771:auto_generated|ram_block1a0~porta_address_reg0 ; statectrl:U14|dbfbin_latch                ; statectrl:U14|enled_latch ; 0.500        ; -0.308     ; 3.529      ;
; -3.266 ; ram_new:U3|ram_new_ram:inst|altsyncram:altsyncram_component|altsyncram_2kn3:auto_generated|q_a[1] ; led_encoder:U13|altsyncram:Ram0_rtl_0|altsyncram_r771:auto_generated|ram_block1a0~porta_address_reg0 ; statectrl:U14|ramrd_latch                 ; statectrl:U14|enled_latch ; 1.000        ; 1.368      ; 5.683      ;
; -3.249 ; ir:U5|instruction[8]                                                                              ; led_encoder:U13|altsyncram:Ram0_rtl_0|altsyncram_r771:auto_generated|ram_block1a0~porta_address_reg0 ; statectrl:U14|enirin_latch                ; statectrl:U14|enled_latch ; 1.000        ; 1.492      ; 5.790      ;
; -3.203 ; ir:U5|instruction[10]                                                                             ; led_encoder:U13|altsyncram:Ram0_rtl_0|altsyncram_r771:auto_generated|ram_block1a0~porta_address_reg0 ; ir:U5|instruction[10]                     ; statectrl:U14|enled_latch ; 1.000        ; 3.371      ; 7.853      ;
; -3.171 ; rom_new:U4|rom_new_rom:inst|altsyncram:altsyncram_component|altsyncram_kdr3:auto_generated|q_a[1] ; led_encoder:U13|altsyncram:Ram0_rtl_0|altsyncram_r771:auto_generated|ram_block1a0~porta_address_reg0 ; rom_new:U4|monostable_trigger:inst3|pulse ; statectrl:U14|enled_latch ; 1.000        ; -0.378     ; 3.832      ;
; -3.169 ; dbufferb:U10|data_latch[0]                                                                        ; led_encoder:U13|altsyncram:Ram0_rtl_0|altsyncram_r771:auto_generated|ram_block1a0~porta_address_reg0 ; statectrl:U14|enalu_latch                 ; statectrl:U14|enled_latch ; 0.500        ; -0.179     ; 3.529      ;
; -3.099 ; dbufferb:U10|data_latch[1]                                                                        ; led_encoder:U13|altsyncram:Ram0_rtl_0|altsyncram_r771:auto_generated|ram_block1a0~porta_address_reg0 ; statectrl:U14|dbfbin_latch                ; statectrl:U14|enled_latch ; 0.500        ; -0.307     ; 3.331      ;
; -2.973 ; statectrl:U14|enpcout_latch                                                                       ; led_encoder:U13|altsyncram:Ram0_rtl_0|altsyncram_r771:auto_generated|ram_block1a0~porta_address_reg0 ; clk_divider:U1|clk_out                    ; statectrl:U14|enled_latch ; 1.000        ; 1.160      ; 5.172      ;
; -2.970 ; dbufferb:U10|data_latch[1]                                                                        ; led_encoder:U13|altsyncram:Ram0_rtl_0|altsyncram_r771:auto_generated|ram_block1a0~porta_address_reg0 ; statectrl:U14|enalu_latch                 ; statectrl:U14|enled_latch ; 0.500        ; -0.178     ; 3.331      ;
; -2.849 ; ram_new:U3|ram_new_ram:inst|altsyncram:altsyncram_component|altsyncram_2kn3:auto_generated|q_a[4] ; led_encoder:U13|altsyncram:Ram0_rtl_0|altsyncram_r771:auto_generated|ram_block1a0~porta_address_reg0 ; statectrl:U14|ramrd_latch                 ; statectrl:U14|enled_latch ; 1.000        ; 1.368      ; 5.266      ;
; -2.794 ; dbufferb:U10|data_latch[7]                                                                        ; led_encoder:U13|altsyncram:Ram0_rtl_0|altsyncram_r771:auto_generated|ram_block1a0~porta_address_reg0 ; statectrl:U14|dbfbin_latch                ; statectrl:U14|enled_latch ; 0.500        ; -0.305     ; 3.028      ;
; -2.723 ; dbufferb:U10|data_latch[6]                                                                        ; led_encoder:U13|altsyncram:Ram0_rtl_0|altsyncram_r771:auto_generated|ram_block1a0~porta_address_reg0 ; statectrl:U14|dbfbin_latch                ; statectrl:U14|enled_latch ; 0.500        ; -0.547     ; 2.715      ;
; -2.665 ; dbufferb:U10|data_latch[7]                                                                        ; led_encoder:U13|altsyncram:Ram0_rtl_0|altsyncram_r771:auto_generated|ram_block1a0~porta_address_reg0 ; statectrl:U14|enalu_latch                 ; statectrl:U14|enled_latch ; 0.500        ; -0.176     ; 3.028      ;
; -2.594 ; dbufferb:U10|data_latch[6]                                                                        ; led_encoder:U13|altsyncram:Ram0_rtl_0|altsyncram_r771:auto_generated|ram_block1a0~porta_address_reg0 ; statectrl:U14|enalu_latch                 ; statectrl:U14|enled_latch ; 0.500        ; -0.418     ; 2.715      ;
; -2.537 ; ram_new:U3|ram_new_ram:inst|altsyncram:altsyncram_component|altsyncram_2kn3:auto_generated|q_a[2] ; led_encoder:U13|altsyncram:Ram0_rtl_0|altsyncram_r771:auto_generated|ram_block1a0~porta_address_reg0 ; statectrl:U14|ramrd_latch                 ; statectrl:U14|enled_latch ; 1.000        ; 1.368      ; 4.954      ;
; -2.510 ; ram_new:U3|ram_new_ram:inst|altsyncram:altsyncram_component|altsyncram_2kn3:auto_generated|q_a[5] ; led_encoder:U13|altsyncram:Ram0_rtl_0|altsyncram_r771:auto_generated|ram_block1a0~porta_address_reg0 ; statectrl:U14|ramrd_latch                 ; statectrl:U14|enled_latch ; 1.000        ; 1.368      ; 4.927      ;
; -2.451 ; ram_new:U3|ram_new_ram:inst|altsyncram:altsyncram_component|altsyncram_2kn3:auto_generated|q_a[0] ; led_encoder:U13|altsyncram:Ram0_rtl_0|altsyncram_r771:auto_generated|ram_block1a0~porta_address_reg0 ; statectrl:U14|ramrd_latch                 ; statectrl:U14|enled_latch ; 1.000        ; 1.368      ; 4.868      ;
; -2.364 ; ram_new:U3|ram_new_ram:inst|altsyncram:altsyncram_component|altsyncram_2kn3:auto_generated|q_a[6] ; led_encoder:U13|altsyncram:Ram0_rtl_0|altsyncram_r771:auto_generated|ram_block1a0~porta_address_reg0 ; statectrl:U14|ramrd_latch                 ; statectrl:U14|enled_latch ; 1.000        ; 1.368      ; 4.781      ;
; -2.355 ; dbufferb:U10|data_latch[5]                                                                        ; led_encoder:U13|altsyncram:Ram0_rtl_0|altsyncram_r771:auto_generated|ram_block1a0~porta_address_reg0 ; statectrl:U14|dbfbin_latch                ; statectrl:U14|enled_latch ; 0.500        ; -0.305     ; 2.589      ;
; -2.332 ; ram_new:U3|ram_new_ram:inst|altsyncram:altsyncram_component|altsyncram_2kn3:auto_generated|q_a[7] ; led_encoder:U13|altsyncram:Ram0_rtl_0|altsyncram_r771:auto_generated|ram_block1a0~porta_address_reg0 ; statectrl:U14|ramrd_latch                 ; statectrl:U14|enled_latch ; 1.000        ; 1.368      ; 4.749      ;
; -2.319 ; dbufferb:U10|data_latch[4]                                                                        ; led_encoder:U13|altsyncram:Ram0_rtl_0|altsyncram_r771:auto_generated|ram_block1a0~porta_address_reg0 ; statectrl:U14|dbfbin_latch                ; statectrl:U14|enled_latch ; 0.500        ; -0.295     ; 2.563      ;
; -2.226 ; dbufferb:U10|data_latch[5]                                                                        ; led_encoder:U13|altsyncram:Ram0_rtl_0|altsyncram_r771:auto_generated|ram_block1a0~porta_address_reg0 ; statectrl:U14|enalu_latch                 ; statectrl:U14|enled_latch ; 0.500        ; -0.176     ; 2.589      ;
; -2.190 ; dbufferb:U10|data_latch[4]                                                                        ; led_encoder:U13|altsyncram:Ram0_rtl_0|altsyncram_r771:auto_generated|ram_block1a0~porta_address_reg0 ; statectrl:U14|enalu_latch                 ; statectrl:U14|enled_latch ; 0.500        ; -0.166     ; 2.563      ;
; -1.963 ; ir:U5|instruction[5]                                                                              ; led_encoder:U13|altsyncram:Ram0_rtl_0|altsyncram_r771:auto_generated|ram_block1a0~porta_address_reg0 ; statectrl:U14|enirin_latch                ; statectrl:U14|enled_latch ; 1.000        ; 1.430      ; 4.442      ;
; -1.547 ; ir:U5|instruction[4]                                                                              ; led_encoder:U13|altsyncram:Ram0_rtl_0|altsyncram_r771:auto_generated|ram_block1a0~porta_address_reg0 ; statectrl:U14|enirin_latch                ; statectrl:U14|enled_latch ; 1.000        ; 1.430      ; 4.026      ;
; -1.420 ; ir:U5|instruction[6]                                                                              ; led_encoder:U13|altsyncram:Ram0_rtl_0|altsyncram_r771:auto_generated|ram_block1a0~porta_address_reg0 ; statectrl:U14|enirin_latch                ; statectrl:U14|enled_latch ; 1.000        ; 1.668      ; 4.137      ;
; -1.399 ; pc:U7|addr_latch[3]                                                                               ; led_encoder:U13|altsyncram:Ram0_rtl_0|altsyncram_r771:auto_generated|ram_block1a0~porta_address_reg0 ; statectrl:U14|nextn_latch                 ; statectrl:U14|enled_latch ; 1.000        ; 1.487      ; 3.935      ;
; -1.345 ; statectrl:U14|ramrd_latch                                                                         ; led_encoder:U13|altsyncram:Ram0_rtl_0|altsyncram_r771:auto_generated|ram_block1a0~porta_address_reg0 ; statectrl:U14|ramrd_latch                 ; statectrl:U14|enled_latch ; 1.000        ; 3.371      ; 6.005      ;
; -1.293 ; ir:U5|instruction[7]                                                                              ; led_encoder:U13|altsyncram:Ram0_rtl_0|altsyncram_r771:auto_generated|ram_block1a0~porta_address_reg0 ; statectrl:U14|enirin_latch                ; statectrl:U14|enled_latch ; 1.000        ; 1.430      ; 3.772      ;
+--------+---------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------+-------------------------------------------+---------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'ir:U5|instruction[10]'                                                                                                                                                                                           ;
+--------+---------------------------------------------------------------------------------------------------+---------------------+-------------------------------------------+-----------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                         ; To Node             ; Launch Clock                              ; Latch Clock           ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------------------------------------------------------------+---------------------+-------------------------------------------+-----------------------+--------------+------------+------------+
; -5.234 ; gr:U12|grd_latch[2]                                                                               ; gr:U12|grc_latch[2] ; ir:U5|instruction[10]                     ; ir:U5|instruction[10] ; 0.500        ; -0.698     ; 5.038      ;
; -5.090 ; gr:U12|grd_latch[0]                                                                               ; gr:U12|grc_latch[0] ; ir:U5|instruction[10]                     ; ir:U5|instruction[10] ; 0.500        ; -0.698     ; 4.894      ;
; -5.028 ; gr:U12|grd_latch[2]                                                                               ; gr:U12|grb_latch[2] ; ir:U5|instruction[10]                     ; ir:U5|instruction[10] ; 0.500        ; -0.428     ; 5.102      ;
; -5.014 ; gr:U12|grd_latch[4]                                                                               ; gr:U12|grc_latch[4] ; ir:U5|instruction[10]                     ; ir:U5|instruction[10] ; 0.500        ; -0.700     ; 4.816      ;
; -4.948 ; gr:U12|gra_latch[2]                                                                               ; gr:U12|grb_latch[2] ; ir:U5|instruction[10]                     ; ir:U5|instruction[10] ; 0.500        ; -0.336     ; 5.114      ;
; -4.935 ; gr:U12|grd_latch[0]                                                                               ; gr:U12|grb_latch[0] ; ir:U5|instruction[10]                     ; ir:U5|instruction[10] ; 0.500        ; -0.428     ; 5.009      ;
; -4.880 ; gr:U12|grc_latch[0]                                                                               ; gr:U12|grc_latch[0] ; ir:U5|instruction[10]                     ; ir:U5|instruction[10] ; 0.500        ; -0.363     ; 5.019      ;
; -4.841 ; gr:U12|gra_latch[2]                                                                               ; gr:U12|grc_latch[2] ; ir:U5|instruction[10]                     ; ir:U5|instruction[10] ; 0.500        ; -0.293     ; 5.050      ;
; -4.830 ; gr:U12|gra_latch[0]                                                                               ; gr:U12|grb_latch[0] ; ir:U5|instruction[10]                     ; ir:U5|instruction[10] ; 0.500        ; -0.336     ; 4.996      ;
; -4.819 ; gr:U12|grc_latch[0]                                                                               ; gr:U12|grb_latch[0] ; ir:U5|instruction[10]                     ; ir:U5|instruction[10] ; 0.500        ; -0.187     ; 5.134      ;
; -4.802 ; gr:U12|grd_latch[0]                                                                               ; gr:U12|gra_latch[0] ; ir:U5|instruction[10]                     ; ir:U5|instruction[10] ; 0.500        ; -0.476     ; 4.828      ;
; -4.769 ; gr:U12|grd_latch[6]                                                                               ; gr:U12|grc_latch[6] ; ir:U5|instruction[10]                     ; ir:U5|instruction[10] ; 0.500        ; -0.698     ; 4.573      ;
; -4.763 ; gr:U12|grc_latch[0]                                                                               ; gr:U12|gra_latch[0] ; ir:U5|instruction[10]                     ; ir:U5|instruction[10] ; 0.500        ; -0.312     ; 4.953      ;
; -4.758 ; gr:U12|grb_latch[4]                                                                               ; gr:U12|grc_latch[4] ; ir:U5|instruction[10]                     ; ir:U5|instruction[10] ; 0.500        ; -0.416     ; 4.844      ;
; -4.713 ; gr:U12|gra_latch[0]                                                                               ; gr:U12|grd_latch[0] ; ir:U5|instruction[10]                     ; ir:U5|instruction[10] ; 0.500        ; -0.250     ; 4.965      ;
; -4.703 ; gr:U12|grd_latch[6]                                                                               ; gr:U12|grb_latch[6] ; ir:U5|instruction[10]                     ; ir:U5|instruction[10] ; 0.500        ; -0.428     ; 4.777      ;
; -4.700 ; statectrl:U14|regrd1_latch                                                                        ; gr:U12|grc_latch[4] ; clk_divider:U1|clk_out                    ; ir:U5|instruction[10] ; 0.500        ; 2.234      ; 7.436      ;
; -4.699 ; gr:U12|gra_latch[3]                                                                               ; gr:U12|grd_latch[3] ; ir:U5|instruction[10]                     ; ir:U5|instruction[10] ; 0.500        ; -0.250     ; 4.951      ;
; -4.678 ; gr:U12|gra_latch[3]                                                                               ; gr:U12|grc_latch[3] ; ir:U5|instruction[10]                     ; ir:U5|instruction[10] ; 0.500        ; -0.293     ; 4.887      ;
; -4.672 ; gr:U12|gra_latch[0]                                                                               ; gr:U12|grc_latch[0] ; ir:U5|instruction[10]                     ; ir:U5|instruction[10] ; 0.500        ; -0.293     ; 4.881      ;
; -4.657 ; rom_new:U4|rom_new_rom:inst|altsyncram:altsyncram_component|altsyncram_kdr3:auto_generated|q_a[4] ; gr:U12|grc_latch[4] ; rom_new:U4|monostable_trigger:inst3|pulse ; ir:U5|instruction[10] ; 0.500        ; 0.691      ; 5.850      ;
; -4.655 ; statectrl:U14|regrd1_latch                                                                        ; gr:U12|grc_latch[5] ; clk_divider:U1|clk_out                    ; ir:U5|instruction[10] ; 0.500        ; 2.242      ; 7.399      ;
; -4.651 ; gr:U12|grd_latch[2]                                                                               ; gr:U12|gra_latch[2] ; ir:U5|instruction[10]                     ; ir:U5|instruction[10] ; 0.500        ; -0.476     ; 4.677      ;
; -4.644 ; gr:U12|gra_latch[2]                                                                               ; gr:U12|grd_latch[2] ; ir:U5|instruction[10]                     ; ir:U5|instruction[10] ; 0.500        ; -0.250     ; 4.896      ;
; -4.632 ; gr:U12|gra_latch[2]                                                                               ; gr:U12|grc_latch[2] ; ir:U5|instruction[10]                     ; ir:U5|instruction[10] ; 1.000        ; -0.584     ; 5.050      ;
; -4.621 ; gr:U12|grc_latch[2]                                                                               ; gr:U12|grc_latch[2] ; ir:U5|instruction[10]                     ; ir:U5|instruction[10] ; 0.500        ; -0.363     ; 4.760      ;
; -4.613 ; gr:U12|grb_latch[2]                                                                               ; gr:U12|grc_latch[2] ; ir:U5|instruction[10]                     ; ir:U5|instruction[10] ; 0.500        ; -0.414     ; 4.701      ;
; -4.608 ; gr:U12|grc_latch[5]                                                                               ; gr:U12|grc_latch[5] ; ir:U5|instruction[10]                     ; ir:U5|instruction[10] ; 0.500        ; -0.364     ; 4.746      ;
; -4.602 ; gr:U12|grc_latch[7]                                                                               ; gr:U12|grc_latch[7] ; ir:U5|instruction[10]                     ; ir:U5|instruction[10] ; 0.500        ; -0.364     ; 4.740      ;
; -4.584 ; gr:U12|gra_latch[3]                                                                               ; gr:U12|grb_latch[3] ; ir:U5|instruction[10]                     ; ir:U5|instruction[10] ; 0.500        ; -0.335     ; 4.751      ;
; -4.568 ; gr:U12|grd_latch[4]                                                                               ; gr:U12|grb_latch[4] ; ir:U5|instruction[10]                     ; ir:U5|instruction[10] ; 0.500        ; -0.428     ; 4.642      ;
; -4.550 ; gr:U12|grd_latch[2]                                                                               ; gr:U12|grb_latch[2] ; ir:U5|instruction[10]                     ; ir:U5|instruction[10] ; 1.000        ; -0.450     ; 5.102      ;
; -4.544 ; gr:U12|grc_latch[0]                                                                               ; gr:U12|grb_latch[0] ; ir:U5|instruction[10]                     ; ir:U5|instruction[10] ; 0.500        ; 0.088      ; 5.134      ;
; -4.529 ; gr:U12|grb_latch[6]                                                                               ; gr:U12|grd_latch[6] ; ir:U5|instruction[10]                     ; ir:U5|instruction[10] ; 0.500        ; -0.182     ; 4.849      ;
; -4.524 ; gr:U12|grd_latch[1]                                                                               ; gr:U12|grc_latch[1] ; ir:U5|instruction[10]                     ; ir:U5|instruction[10] ; 0.500        ; -0.699     ; 4.327      ;
; -4.521 ; gr:U12|gra_latch[7]                                                                               ; gr:U12|grc_latch[7] ; ir:U5|instruction[10]                     ; ir:U5|instruction[10] ; 0.500        ; -0.294     ; 4.729      ;
; -4.520 ; gr:U12|grc_latch[0]                                                                               ; gr:U12|grd_latch[0] ; ir:U5|instruction[10]                     ; ir:U5|instruction[10] ; 0.500        ; 0.081      ; 5.103      ;
; -4.517 ; gr:U12|grd_latch[6]                                                                               ; gr:U12|gra_latch[6] ; ir:U5|instruction[10]                     ; ir:U5|instruction[10] ; 0.500        ; -0.476     ; 4.543      ;
; -4.514 ; gr:U12|grb_latch[6]                                                                               ; gr:U12|grc_latch[6] ; ir:U5|instruction[10]                     ; ir:U5|instruction[10] ; 0.500        ; -0.414     ; 4.602      ;
; -4.511 ; gr:U12|grb_latch[4]                                                                               ; gr:U12|grd_latch[4] ; ir:U5|instruction[10]                     ; ir:U5|instruction[10] ; 0.500        ; -0.182     ; 4.831      ;
; -4.509 ; gr:U12|grc_latch[2]                                                                               ; gr:U12|grb_latch[2] ; ir:U5|instruction[10]                     ; ir:U5|instruction[10] ; 0.500        ; -0.187     ; 4.824      ;
; -4.492 ; gr:U12|grb_latch[4]                                                                               ; gr:U12|grc_latch[4] ; ir:U5|instruction[10]                     ; ir:U5|instruction[10] ; 0.500        ; -0.150     ; 4.844      ;
; -4.469 ; gr:U12|gra_latch[3]                                                                               ; gr:U12|grc_latch[3] ; ir:U5|instruction[10]                     ; ir:U5|instruction[10] ; 1.000        ; -0.584     ; 4.887      ;
; -4.465 ; gr:U12|gra_latch[7]                                                                               ; gr:U12|grb_latch[7] ; ir:U5|instruction[10]                     ; ir:U5|instruction[10] ; 0.500        ; -0.335     ; 4.632      ;
; -4.463 ; gr:U12|gra_latch[0]                                                                               ; gr:U12|grc_latch[0] ; ir:U5|instruction[10]                     ; ir:U5|instruction[10] ; 1.000        ; -0.584     ; 4.881      ;
; -4.457 ; gr:U12|grd_latch[0]                                                                               ; gr:U12|grb_latch[0] ; ir:U5|instruction[10]                     ; ir:U5|instruction[10] ; 1.000        ; -0.450     ; 5.009      ;
; -4.451 ; statectrl:U14|regrd1_latch                                                                        ; gr:U12|grc_latch[6] ; clk_divider:U1|clk_out                    ; ir:U5|instruction[10] ; 0.500        ; 2.236      ; 7.189      ;
; -4.447 ; gr:U12|grb_latch[0]                                                                               ; gr:U12|grc_latch[0] ; ir:U5|instruction[10]                     ; ir:U5|instruction[10] ; 0.500        ; -0.414     ; 4.535      ;
; -4.446 ; gr:U12|grd_latch[7]                                                                               ; gr:U12|grc_latch[7] ; ir:U5|instruction[10]                     ; ir:U5|instruction[10] ; 0.500        ; -0.700     ; 4.248      ;
; -4.443 ; gr:U12|grd_latch[2]                                                                               ; gr:U12|grc_latch[2] ; ir:U5|instruction[10]                     ; ir:U5|instruction[10] ; 1.000        ; -0.407     ; 5.038      ;
; -4.434 ; statectrl:U14|regrd1_latch                                                                        ; gr:U12|grc_latch[7] ; clk_divider:U1|clk_out                    ; ir:U5|instruction[10] ; 0.500        ; 2.242      ; 7.178      ;
; -4.426 ; gr:U12|gra_latch[2]                                                                               ; gr:U12|grb_latch[2] ; ir:U5|instruction[10]                     ; ir:U5|instruction[10] ; 1.000        ; -0.314     ; 5.114      ;
; -4.425 ; gr:U12|grc_latch[1]                                                                               ; gr:U12|grc_latch[1] ; ir:U5|instruction[10]                     ; ir:U5|instruction[10] ; 0.500        ; -0.363     ; 4.564      ;
; -4.418 ; gr:U12|grc_latch[0]                                                                               ; gr:U12|grb_latch[0] ; ir:U5|instruction[10]                     ; ir:U5|instruction[10] ; 1.000        ; -0.286     ; 5.134      ;
; -4.417 ; gr:U12|grc_latch[5]                                                                               ; gr:U12|grb_latch[5] ; ir:U5|instruction[10]                     ; ir:U5|instruction[10] ; 0.500        ; -0.186     ; 4.733      ;
; -4.413 ; gr:U12|gra_latch[5]                                                                               ; gr:U12|grb_latch[5] ; ir:U5|instruction[10]                     ; ir:U5|instruction[10] ; 0.500        ; -0.335     ; 4.580      ;
; -4.398 ; gr:U12|grb_latch[6]                                                                               ; gr:U12|grb_latch[6] ; ir:U5|instruction[10]                     ; ir:U5|instruction[10] ; 0.500        ; -0.094     ; 4.806      ;
; -4.393 ; gr:U12|grc_latch[3]                                                                               ; gr:U12|grc_latch[3] ; ir:U5|instruction[10]                     ; ir:U5|instruction[10] ; 0.500        ; -0.363     ; 4.532      ;
; -4.388 ; gr:U12|grd_latch[4]                                                                               ; gr:U12|gra_latch[4] ; ir:U5|instruction[10]                     ; ir:U5|instruction[10] ; 0.500        ; -0.479     ; 4.411      ;
; -4.385 ; gr:U12|gra_latch[5]                                                                               ; gr:U12|grc_latch[5] ; ir:U5|instruction[10]                     ; ir:U5|instruction[10] ; 0.500        ; -0.294     ; 4.593      ;
; -4.385 ; statectrl:U14|regrd1_latch                                                                        ; gr:U12|grb_latch[6] ; clk_divider:U1|clk_out                    ; ir:U5|instruction[10] ; 0.500        ; 2.506      ; 7.393      ;
; -4.379 ; gr:U12|gra_latch[7]                                                                               ; gr:U12|grd_latch[7] ; ir:U5|instruction[10]                     ; ir:U5|instruction[10] ; 0.500        ; -0.249     ; 4.632      ;
; -4.370 ; statectrl:U14|regrd1_latch                                                                        ; gr:U12|grb_latch[5] ; clk_divider:U1|clk_out                    ; ir:U5|instruction[10] ; 0.500        ; 2.514      ; 7.386      ;
; -4.367 ; gr:U12|grb_latch[6]                                                                               ; gr:U12|grb_latch[6] ; ir:U5|instruction[10]                     ; ir:U5|instruction[10] ; 0.500        ; -0.063     ; 4.806      ;
; -4.362 ; gr:U12|grd_latch[5]                                                                               ; gr:U12|grc_latch[5] ; ir:U5|instruction[10]                     ; ir:U5|instruction[10] ; 0.500        ; -0.700     ; 4.164      ;
; -4.360 ; gr:U12|grb_latch[4]                                                                               ; gr:U12|grc_latch[4] ; ir:U5|instruction[10]                     ; ir:U5|instruction[10] ; 1.000        ; -0.518     ; 4.844      ;
; -4.357 ; gr:U12|grb_latch[2]                                                                               ; gr:U12|grb_latch[2] ; ir:U5|instruction[10]                     ; ir:U5|instruction[10] ; 0.500        ; -0.094     ; 4.765      ;
; -4.355 ; gr:U12|grb_latch[6]                                                                               ; gr:U12|gra_latch[6] ; ir:U5|instruction[10]                     ; ir:U5|instruction[10] ; 0.500        ; -0.285     ; 4.572      ;
; -4.347 ; gr:U12|grb_latch[2]                                                                               ; gr:U12|grc_latch[2] ; ir:U5|instruction[10]                     ; ir:U5|instruction[10] ; 0.500        ; -0.148     ; 4.701      ;
; -4.327 ; gr:U12|gra_latch[5]                                                                               ; gr:U12|grd_latch[5] ; ir:U5|instruction[10]                     ; ir:U5|instruction[10] ; 0.500        ; -0.249     ; 4.580      ;
; -4.327 ; gr:U12|grc_latch[7]                                                                               ; gr:U12|grb_latch[7] ; ir:U5|instruction[10]                     ; ir:U5|instruction[10] ; 0.500        ; -0.186     ; 4.643      ;
; -4.326 ; gr:U12|grb_latch[2]                                                                               ; gr:U12|grb_latch[2] ; ir:U5|instruction[10]                     ; ir:U5|instruction[10] ; 0.500        ; -0.063     ; 4.765      ;
; -4.312 ; gr:U12|gra_latch[7]                                                                               ; gr:U12|grc_latch[7] ; ir:U5|instruction[10]                     ; ir:U5|instruction[10] ; 1.000        ; -0.585     ; 4.729      ;
; -4.310 ; rom_new:U4|rom_new_rom:inst|altsyncram:altsyncram_component|altsyncram_kdr3:auto_generated|q_a[7] ; gr:U12|grc_latch[7] ; rom_new:U4|monostable_trigger:inst3|pulse ; ir:U5|instruction[10] ; 0.500        ; 0.699      ; 5.511      ;
; -4.308 ; gr:U12|grc_latch[0]                                                                               ; gr:U12|grc_latch[0] ; ir:U5|instruction[10]                     ; ir:U5|instruction[10] ; 0.500        ; 0.209      ; 5.019      ;
; -4.308 ; gr:U12|gra_latch[0]                                                                               ; gr:U12|grb_latch[0] ; ir:U5|instruction[10]                     ; ir:U5|instruction[10] ; 1.000        ; -0.314     ; 4.996      ;
; -4.308 ; rom_new:U4|rom_new_rom:inst|altsyncram:altsyncram_component|altsyncram_kdr3:auto_generated|q_a[5] ; gr:U12|grc_latch[5] ; rom_new:U4|monostable_trigger:inst3|pulse ; ir:U5|instruction[10] ; 0.500        ; 0.699      ; 5.509      ;
; -4.301 ; gr:U12|grc_latch[0]                                                                               ; gr:U12|grd_latch[0] ; ir:U5|instruction[10]                     ; ir:U5|instruction[10] ; 1.000        ; -0.200     ; 5.103      ;
; -4.299 ; gr:U12|grd_latch[0]                                                                               ; gr:U12|grc_latch[0] ; ir:U5|instruction[10]                     ; ir:U5|instruction[10] ; 1.000        ; -0.407     ; 4.894      ;
; -4.299 ; gr:U12|grb_latch[0]                                                                               ; gr:U12|grd_latch[0] ; ir:U5|instruction[10]                     ; ir:U5|instruction[10] ; 0.500        ; -0.182     ; 4.619      ;
; -4.298 ; statectrl:U14|regrd1_latch                                                                        ; gr:U12|grc_latch[2] ; clk_divider:U1|clk_out                    ; ir:U5|instruction[10] ; 0.500        ; 2.236      ; 7.036      ;
; -4.274 ; statectrl:U14|dbfaout_latch                                                                       ; gr:U12|grc_latch[3] ; clk_divider:U1|clk_out                    ; ir:U5|instruction[10] ; 0.500        ; 2.236      ; 7.012      ;
; -4.271 ; gr:U12|grc_latch[5]                                                                               ; gr:U12|gra_latch[5] ; ir:U5|instruction[10]                     ; ir:U5|instruction[10] ; 0.500        ; -0.313     ; 4.460      ;
; -4.267 ; gr:U12|grd_latch[0]                                                                               ; gr:U12|grd_latch[0] ; ir:U5|instruction[10]                     ; ir:U5|instruction[10] ; 1.000        ; -0.291     ; 4.978      ;
; -4.262 ; gr:U12|grb_latch[4]                                                                               ; gr:U12|grb_latch[4] ; ir:U5|instruction[10]                     ; ir:U5|instruction[10] ; 0.500        ; -0.094     ; 4.670      ;
; -4.254 ; gr:U12|gra_latch[1]                                                                               ; gr:U12|grd_latch[1] ; ir:U5|instruction[10]                     ; ir:U5|instruction[10] ; 0.500        ; -0.249     ; 4.507      ;
; -4.254 ; statectrl:U14|regrd1_latch                                                                        ; gr:U12|grb_latch[4] ; clk_divider:U1|clk_out                    ; ir:U5|instruction[10] ; 0.500        ; 2.506      ; 7.262      ;
; -4.252 ; gr:U12|grb_latch[0]                                                                               ; gr:U12|gra_latch[0] ; ir:U5|instruction[10]                     ; ir:U5|instruction[10] ; 0.500        ; -0.285     ; 4.469      ;
; -4.248 ; gr:U12|grb_latch[6]                                                                               ; gr:U12|grc_latch[6] ; ir:U5|instruction[10]                     ; ir:U5|instruction[10] ; 0.500        ; -0.148     ; 4.602      ;
; -4.242 ; gr:U12|grb_latch[0]                                                                               ; gr:U12|grb_latch[0] ; ir:U5|instruction[10]                     ; ir:U5|instruction[10] ; 0.500        ; -0.094     ; 4.650      ;
; -4.234 ; gr:U12|grc_latch[2]                                                                               ; gr:U12|grb_latch[2] ; ir:U5|instruction[10]                     ; ir:U5|instruction[10] ; 0.500        ; 0.088      ; 4.824      ;
; -4.231 ; gr:U12|grb_latch[4]                                                                               ; gr:U12|grb_latch[4] ; ir:U5|instruction[10]                     ; ir:U5|instruction[10] ; 0.500        ; -0.063     ; 4.670      ;
; -4.228 ; rom_new:U4|rom_new_rom:inst|altsyncram:altsyncram_component|altsyncram_kdr3:auto_generated|q_a[2] ; gr:U12|grc_latch[2] ; rom_new:U4|monostable_trigger:inst3|pulse ; ir:U5|instruction[10] ; 0.500        ; 0.693      ; 5.423      ;
; -4.227 ; gr:U12|grb_latch[2]                                                                               ; gr:U12|grd_latch[2] ; ir:U5|instruction[10]                     ; ir:U5|instruction[10] ; 0.500        ; -0.182     ; 4.547      ;
; -4.225 ; gr:U12|grd_latch[6]                                                                               ; gr:U12|grb_latch[6] ; ir:U5|instruction[10]                     ; ir:U5|instruction[10] ; 1.000        ; -0.450     ; 4.777      ;
; -4.225 ; gr:U12|grb_latch[4]                                                                               ; gr:U12|gra_latch[4] ; ir:U5|instruction[10]                     ; ir:U5|instruction[10] ; 0.500        ; -0.288     ; 4.439      ;
; -4.223 ; gr:U12|grd_latch[4]                                                                               ; gr:U12|grc_latch[4] ; ir:U5|instruction[10]                     ; ir:U5|instruction[10] ; 1.000        ; -0.409     ; 4.816      ;
; -4.215 ; gr:U12|grb_latch[2]                                                                               ; gr:U12|grc_latch[2] ; ir:U5|instruction[10]                     ; ir:U5|instruction[10] ; 1.000        ; -0.516     ; 4.701      ;
; -4.211 ; gr:U12|grb_latch[0]                                                                               ; gr:U12|grb_latch[0] ; ir:U5|instruction[10]                     ; ir:U5|instruction[10] ; 0.500        ; -0.063     ; 4.650      ;
; -4.211 ; rom_new:U4|rom_new_rom:inst|altsyncram:altsyncram_component|altsyncram_kdr3:auto_generated|q_a[4] ; gr:U12|grb_latch[4] ; rom_new:U4|monostable_trigger:inst3|pulse ; ir:U5|instruction[10] ; 0.500        ; 0.963      ; 5.676      ;
+--------+---------------------------------------------------------------------------------------------------+---------------------+-------------------------------------------+-----------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'rom_new:U4|monostable_trigger:inst3|pulse'                                                                                                                                                                                                                                                                                                                           ;
+--------+----------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------+-------------------------------------------+-------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                  ; To Node                                                                                                                    ; Launch Clock                              ; Latch Clock                               ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------+-------------------------------------------+-------------------------------------------+--------------+------------+------------+
; -5.184 ; gr:U12|gra_latch[2]                                                                                                        ; rom_new:U4|rom_new_rom:inst|altsyncram:altsyncram_component|altsyncram_kdr3:auto_generated|ram_block1a0~porta_address_reg0 ; ir:U5|instruction[10]                     ; rom_new:U4|monostable_trigger:inst3|pulse ; 0.500        ; -1.391     ; 4.332      ;
; -5.170 ; gr:U12|gra_latch[3]                                                                                                        ; rom_new:U4|rom_new_rom:inst|altsyncram:altsyncram_component|altsyncram_kdr3:auto_generated|ram_block1a0~porta_address_reg0 ; ir:U5|instruction[10]                     ; rom_new:U4|monostable_trigger:inst3|pulse ; 0.500        ; -1.391     ; 4.318      ;
; -5.076 ; gr:U12|gra_latch[0]                                                                                                        ; rom_new:U4|rom_new_rom:inst|altsyncram:altsyncram_component|altsyncram_kdr3:auto_generated|ram_block1a0~porta_address_reg0 ; ir:U5|instruction[10]                     ; rom_new:U4|monostable_trigger:inst3|pulse ; 0.500        ; -1.391     ; 4.224      ;
; -5.039 ; gr:U12|grb_latch[6]                                                                                                        ; rom_new:U4|rom_new_rom:inst|altsyncram:altsyncram_component|altsyncram_kdr3:auto_generated|ram_block1a0~porta_address_reg0 ; ir:U5|instruction[10]                     ; rom_new:U4|monostable_trigger:inst3|pulse ; 0.500        ; -1.323     ; 4.255      ;
; -4.952 ; gr:U12|gra_latch[7]                                                                                                        ; rom_new:U4|rom_new_rom:inst|altsyncram:altsyncram_component|altsyncram_kdr3:auto_generated|ram_block1a0~porta_address_reg0 ; ir:U5|instruction[10]                     ; rom_new:U4|monostable_trigger:inst3|pulse ; 0.500        ; -1.398     ; 4.093      ;
; -4.898 ; gr:U12|grb_latch[4]                                                                                                        ; rom_new:U4|rom_new_rom:inst|altsyncram:altsyncram_component|altsyncram_kdr3:auto_generated|ram_block1a0~porta_address_reg0 ; ir:U5|instruction[10]                     ; rom_new:U4|monostable_trigger:inst3|pulse ; 0.500        ; -1.323     ; 4.114      ;
; -4.883 ; gr:U12|grc_latch[0]                                                                                                        ; rom_new:U4|rom_new_rom:inst|altsyncram:altsyncram_component|altsyncram_kdr3:auto_generated|ram_block1a0~porta_address_reg0 ; ir:U5|instruction[10]                     ; rom_new:U4|monostable_trigger:inst3|pulse ; 0.500        ; -1.060     ; 4.362      ;
; -4.816 ; gr:U12|gra_latch[5]                                                                                                        ; rom_new:U4|rom_new_rom:inst|altsyncram:altsyncram_component|altsyncram_kdr3:auto_generated|ram_block1a0~porta_address_reg0 ; ir:U5|instruction[10]                     ; rom_new:U4|monostable_trigger:inst3|pulse ; 0.500        ; -1.398     ; 3.957      ;
; -4.786 ; gr:U12|grd_latch[2]                                                                                                        ; rom_new:U4|rom_new_rom:inst|altsyncram:altsyncram_component|altsyncram_kdr3:auto_generated|ram_block1a0~porta_address_reg0 ; ir:U5|instruction[10]                     ; rom_new:U4|monostable_trigger:inst3|pulse ; 1.000        ; -1.505     ; 4.320      ;
; -4.767 ; gr:U12|grb_latch[2]                                                                                                        ; rom_new:U4|rom_new_rom:inst|altsyncram:altsyncram_component|altsyncram_kdr3:auto_generated|ram_block1a0~porta_address_reg0 ; ir:U5|instruction[10]                     ; rom_new:U4|monostable_trigger:inst3|pulse ; 0.500        ; -1.323     ; 3.983      ;
; -4.703 ; gr:U12|grd_latch[0]                                                                                                        ; rom_new:U4|rom_new_rom:inst|altsyncram:altsyncram_component|altsyncram_kdr3:auto_generated|ram_block1a0~porta_address_reg0 ; ir:U5|instruction[10]                     ; rom_new:U4|monostable_trigger:inst3|pulse ; 1.000        ; -1.505     ; 4.237      ;
; -4.692 ; gr:U12|grd_latch[6]                                                                                                        ; rom_new:U4|rom_new_rom:inst|altsyncram:altsyncram_component|altsyncram_kdr3:auto_generated|ram_block1a0~porta_address_reg0 ; ir:U5|instruction[10]                     ; rom_new:U4|monostable_trigger:inst3|pulse ; 1.000        ; -1.505     ; 4.226      ;
; -4.664 ; gr:U12|grc_latch[0]                                                                                                        ; rom_new:U4|rom_new_rom:inst|altsyncram:altsyncram_component|altsyncram_kdr3:auto_generated|ram_block1a0~porta_address_reg0 ; ir:U5|instruction[10]                     ; rom_new:U4|monostable_trigger:inst3|pulse ; 1.000        ; -1.341     ; 4.362      ;
; -4.662 ; gr:U12|grb_latch[0]                                                                                                        ; rom_new:U4|rom_new_rom:inst|altsyncram:altsyncram_component|altsyncram_kdr3:auto_generated|ram_block1a0~porta_address_reg0 ; ir:U5|instruction[10]                     ; rom_new:U4|monostable_trigger:inst3|pulse ; 0.500        ; -1.323     ; 3.878      ;
; -4.638 ; gr:U12|grc_latch[5]                                                                                                        ; rom_new:U4|rom_new_rom:inst|altsyncram:altsyncram_component|altsyncram_kdr3:auto_generated|ram_block1a0~porta_address_reg0 ; ir:U5|instruction[10]                     ; rom_new:U4|monostable_trigger:inst3|pulse ; 0.500        ; -1.067     ; 4.110      ;
; -4.632 ; gr:U12|grc_latch[7]                                                                                                        ; rom_new:U4|rom_new_rom:inst|altsyncram:altsyncram_component|altsyncram_kdr3:auto_generated|ram_block1a0~porta_address_reg0 ; ir:U5|instruction[10]                     ; rom_new:U4|monostable_trigger:inst3|pulse ; 0.500        ; -1.067     ; 4.104      ;
; -4.612 ; gr:U12|gra_latch[1]                                                                                                        ; rom_new:U4|rom_new_rom:inst|altsyncram:altsyncram_component|altsyncram_kdr3:auto_generated|ram_block1a0~porta_address_reg0 ; ir:U5|instruction[10]                     ; rom_new:U4|monostable_trigger:inst3|pulse ; 0.500        ; -1.390     ; 3.761      ;
; -4.563 ; gr:U12|grc_latch[2]                                                                                                        ; rom_new:U4|rom_new_rom:inst|altsyncram:altsyncram_component|altsyncram_kdr3:auto_generated|ram_block1a0~porta_address_reg0 ; ir:U5|instruction[10]                     ; rom_new:U4|monostable_trigger:inst3|pulse ; 0.500        ; -1.060     ; 4.042      ;
; -4.552 ; gr:U12|grd_latch[4]                                                                                                        ; rom_new:U4|rom_new_rom:inst|altsyncram:altsyncram_component|altsyncram_kdr3:auto_generated|ram_block1a0~porta_address_reg0 ; ir:U5|instruction[10]                     ; rom_new:U4|monostable_trigger:inst3|pulse ; 1.000        ; -1.505     ; 4.086      ;
; -4.530 ; gr:U12|grb_latch[6]                                                                                                        ; rom_new:U4|rom_new_rom:inst|altsyncram:altsyncram_component|altsyncram_kdr3:auto_generated|ram_block1a0~porta_address_reg0 ; ir:U5|instruction[10]                     ; rom_new:U4|monostable_trigger:inst3|pulse ; 1.000        ; -1.314     ; 4.255      ;
; -4.484 ; gr:U12|grc_latch[3]                                                                                                        ; rom_new:U4|rom_new_rom:inst|altsyncram:altsyncram_component|altsyncram_kdr3:auto_generated|ram_block1a0~porta_address_reg0 ; ir:U5|instruction[10]                     ; rom_new:U4|monostable_trigger:inst3|pulse ; 0.500        ; -1.060     ; 3.963      ;
; -4.477 ; gr:U12|gra_latch[4]                                                                                                        ; rom_new:U4|rom_new_rom:inst|altsyncram:altsyncram_component|altsyncram_kdr3:auto_generated|ram_block1a0~porta_address_reg0 ; ir:U5|instruction[10]                     ; rom_new:U4|monostable_trigger:inst3|pulse ; 0.500        ; -1.388     ; 3.628      ;
; -4.462 ; gr:U12|grc_latch[1]                                                                                                        ; rom_new:U4|rom_new_rom:inst|altsyncram:altsyncram_component|altsyncram_kdr3:auto_generated|ram_block1a0~porta_address_reg0 ; ir:U5|instruction[10]                     ; rom_new:U4|monostable_trigger:inst3|pulse ; 0.500        ; -1.059     ; 3.942      ;
; -4.419 ; gr:U12|grc_latch[5]                                                                                                        ; rom_new:U4|rom_new_rom:inst|altsyncram:altsyncram_component|altsyncram_kdr3:auto_generated|ram_block1a0~porta_address_reg0 ; ir:U5|instruction[10]                     ; rom_new:U4|monostable_trigger:inst3|pulse ; 1.000        ; -1.348     ; 4.110      ;
; -4.413 ; gr:U12|grc_latch[7]                                                                                                        ; rom_new:U4|rom_new_rom:inst|altsyncram:altsyncram_component|altsyncram_kdr3:auto_generated|ram_block1a0~porta_address_reg0 ; ir:U5|instruction[10]                     ; rom_new:U4|monostable_trigger:inst3|pulse ; 1.000        ; -1.348     ; 4.104      ;
; -4.389 ; gr:U12|grb_latch[4]                                                                                                        ; rom_new:U4|rom_new_rom:inst|altsyncram:altsyncram_component|altsyncram_kdr3:auto_generated|ram_block1a0~porta_address_reg0 ; ir:U5|instruction[10]                     ; rom_new:U4|monostable_trigger:inst3|pulse ; 1.000        ; -1.314     ; 4.114      ;
; -4.374 ; statectrl:U14|regrd1_latch                                                                                                 ; rom_new:U4|rom_new_rom:inst|altsyncram:altsyncram_component|altsyncram_kdr3:auto_generated|ram_block1a0~porta_address_reg0 ; clk_divider:U1|clk_out                    ; rom_new:U4|monostable_trigger:inst3|pulse ; 1.000        ; 1.429      ; 6.842      ;
; -4.344 ; gr:U12|grc_latch[2]                                                                                                        ; rom_new:U4|rom_new_rom:inst|altsyncram:altsyncram_component|altsyncram_kdr3:auto_generated|ram_block1a0~porta_address_reg0 ; ir:U5|instruction[10]                     ; rom_new:U4|monostable_trigger:inst3|pulse ; 1.000        ; -1.341     ; 4.042      ;
; -4.340 ; gr:U12|gra_latch[6]                                                                                                        ; rom_new:U4|rom_new_rom:inst|altsyncram:altsyncram_component|altsyncram_kdr3:auto_generated|ram_block1a0~porta_address_reg0 ; ir:U5|instruction[10]                     ; rom_new:U4|monostable_trigger:inst3|pulse ; 0.500        ; -1.391     ; 3.488      ;
; -4.265 ; gr:U12|grc_latch[3]                                                                                                        ; rom_new:U4|rom_new_rom:inst|altsyncram:altsyncram_component|altsyncram_kdr3:auto_generated|ram_block1a0~porta_address_reg0 ; ir:U5|instruction[10]                     ; rom_new:U4|monostable_trigger:inst3|pulse ; 1.000        ; -1.341     ; 3.963      ;
; -4.258 ; gr:U12|grb_latch[2]                                                                                                        ; rom_new:U4|rom_new_rom:inst|altsyncram:altsyncram_component|altsyncram_kdr3:auto_generated|ram_block1a0~porta_address_reg0 ; ir:U5|instruction[10]                     ; rom_new:U4|monostable_trigger:inst3|pulse ; 1.000        ; -1.314     ; 3.983      ;
; -4.243 ; gr:U12|grc_latch[1]                                                                                                        ; rom_new:U4|rom_new_rom:inst|altsyncram:altsyncram_component|altsyncram_kdr3:auto_generated|ram_block1a0~porta_address_reg0 ; ir:U5|instruction[10]                     ; rom_new:U4|monostable_trigger:inst3|pulse ; 1.000        ; -1.340     ; 3.942      ;
; -4.171 ; gr:U12|grd_latch[1]                                                                                                        ; rom_new:U4|rom_new_rom:inst|altsyncram:altsyncram_component|altsyncram_kdr3:auto_generated|ram_block1a0~porta_address_reg0 ; ir:U5|instruction[10]                     ; rom_new:U4|monostable_trigger:inst3|pulse ; 1.000        ; -1.505     ; 3.705      ;
; -4.153 ; gr:U12|grb_latch[0]                                                                                                        ; rom_new:U4|rom_new_rom:inst|altsyncram:altsyncram_component|altsyncram_kdr3:auto_generated|ram_block1a0~porta_address_reg0 ; ir:U5|instruction[10]                     ; rom_new:U4|monostable_trigger:inst3|pulse ; 1.000        ; -1.314     ; 3.878      ;
; -4.086 ; gr:U12|grd_latch[7]                                                                                                        ; rom_new:U4|rom_new_rom:inst|altsyncram:altsyncram_component|altsyncram_kdr3:auto_generated|ram_block1a0~porta_address_reg0 ; ir:U5|instruction[10]                     ; rom_new:U4|monostable_trigger:inst3|pulse ; 1.000        ; -1.513     ; 3.612      ;
; -4.081 ; rom_new:U4|rom_new_rom:inst|altsyncram:altsyncram_component|altsyncram_kdr3:auto_generated|q_a[4]                          ; rom_new:U4|rom_new_rom:inst|altsyncram:altsyncram_component|altsyncram_kdr3:auto_generated|ram_block1a0~porta_address_reg0 ; rom_new:U4|monostable_trigger:inst3|pulse ; rom_new:U4|monostable_trigger:inst3|pulse ; 1.000        ; 0.000      ; 5.120      ;
; -4.011 ; gr:U12|grb_latch[7]                                                                                                        ; rom_new:U4|rom_new_rom:inst|altsyncram:altsyncram_component|altsyncram_kdr3:auto_generated|ram_block1a0~porta_address_reg0 ; ir:U5|instruction[10]                     ; rom_new:U4|monostable_trigger:inst3|pulse ; 0.500        ; -1.331     ; 3.219      ;
; -4.005 ; rom_new:U4|rom_new_rom:inst|altsyncram:altsyncram_component|altsyncram_kdr3:auto_generated|q_a[6]                          ; rom_new:U4|rom_new_rom:inst|altsyncram:altsyncram_component|altsyncram_kdr3:auto_generated|ram_block1a0~porta_address_reg0 ; rom_new:U4|monostable_trigger:inst3|pulse ; rom_new:U4|monostable_trigger:inst3|pulse ; 1.000        ; 0.000      ; 5.044      ;
; -4.002 ; gr:U12|grd_latch[5]                                                                                                        ; rom_new:U4|rom_new_rom:inst|altsyncram:altsyncram_component|altsyncram_kdr3:auto_generated|ram_block1a0~porta_address_reg0 ; ir:U5|instruction[10]                     ; rom_new:U4|monostable_trigger:inst3|pulse ; 1.000        ; -1.513     ; 3.528      ;
; -3.975 ; statectrl:U14|dbfaout_latch                                                                                                ; rom_new:U4|rom_new_rom:inst|altsyncram:altsyncram_component|altsyncram_kdr3:auto_generated|ram_block1a0~porta_address_reg0 ; clk_divider:U1|clk_out                    ; rom_new:U4|monostable_trigger:inst3|pulse ; 1.000        ; 1.429      ; 6.443      ;
; -3.928 ; gr:U12|grb_latch[5]                                                                                                        ; rom_new:U4|rom_new_rom:inst|altsyncram:altsyncram_component|altsyncram_kdr3:auto_generated|ram_block1a0~porta_address_reg0 ; ir:U5|instruction[10]                     ; rom_new:U4|monostable_trigger:inst3|pulse ; 0.500        ; -1.331     ; 3.136      ;
; -3.886 ; ram_new:U3|ram_new_ram:inst|altsyncram:altsyncram_component|altsyncram_2kn3:auto_generated|q_a[3]                          ; rom_new:U4|rom_new_rom:inst|altsyncram:altsyncram_component|altsyncram_kdr3:auto_generated|ram_block1a0~porta_address_reg0 ; statectrl:U14|ramrd_latch                 ; rom_new:U4|monostable_trigger:inst3|pulse ; 1.000        ; 1.632      ; 6.567      ;
; -3.836 ; rom_new:U4|rom_new_rom:inst|altsyncram:altsyncram_component|altsyncram_kdr3:auto_generated|q_a[7]                          ; rom_new:U4|rom_new_rom:inst|altsyncram:altsyncram_component|altsyncram_kdr3:auto_generated|ram_block1a0~porta_address_reg0 ; rom_new:U4|monostable_trigger:inst3|pulse ; rom_new:U4|monostable_trigger:inst3|pulse ; 1.000        ; 0.000      ; 4.875      ;
; -3.834 ; rom_new:U4|rom_new_rom:inst|altsyncram:altsyncram_component|altsyncram_kdr3:auto_generated|q_a[5]                          ; rom_new:U4|rom_new_rom:inst|altsyncram:altsyncram_component|altsyncram_kdr3:auto_generated|ram_block1a0~porta_address_reg0 ; rom_new:U4|monostable_trigger:inst3|pulse ; rom_new:U4|monostable_trigger:inst3|pulse ; 1.000        ; 0.000      ; 4.873      ;
; -3.816 ; gr:U12|grd_latch[3]                                                                                                        ; rom_new:U4|rom_new_rom:inst|altsyncram:altsyncram_component|altsyncram_kdr3:auto_generated|ram_block1a0~porta_address_reg0 ; ir:U5|instruction[10]                     ; rom_new:U4|monostable_trigger:inst3|pulse ; 1.000        ; -1.505     ; 3.350      ;
; -3.755 ; gr:U12|grc_latch[6]                                                                                                        ; rom_new:U4|rom_new_rom:inst|altsyncram:altsyncram_component|altsyncram_kdr3:auto_generated|ram_block1a0~porta_address_reg0 ; ir:U5|instruction[10]                     ; rom_new:U4|monostable_trigger:inst3|pulse ; 0.500        ; -1.061     ; 3.233      ;
; -3.731 ; statectrl:U14|regrd2_latch                                                                                                 ; rom_new:U4|rom_new_rom:inst|altsyncram:altsyncram_component|altsyncram_kdr3:auto_generated|ram_block1a0~porta_address_reg0 ; clk_divider:U1|clk_out                    ; rom_new:U4|monostable_trigger:inst3|pulse ; 1.000        ; 1.429      ; 6.199      ;
; -3.712 ; gr:U12|grb_latch[1]                                                                                                        ; rom_new:U4|rom_new_rom:inst|altsyncram:altsyncram_component|altsyncram_kdr3:auto_generated|ram_block1a0~porta_address_reg0 ; ir:U5|instruction[10]                     ; rom_new:U4|monostable_trigger:inst3|pulse ; 0.500        ; -1.324     ; 2.927      ;
; -3.702 ; ir:U5|instruction[3]                                                                                                       ; rom_new:U4|rom_new_rom:inst|altsyncram:altsyncram_component|altsyncram_kdr3:auto_generated|ram_block1a0~porta_address_reg0 ; statectrl:U14|enirin_latch                ; rom_new:U4|monostable_trigger:inst3|pulse ; 1.000        ; 1.713      ; 6.464      ;
; -3.666 ; rom_new:U4|rom_new_rom:inst|altsyncram:altsyncram_component|altsyncram_kdr3:auto_generated|q_a[2]                          ; rom_new:U4|rom_new_rom:inst|altsyncram:altsyncram_component|altsyncram_kdr3:auto_generated|ram_block1a0~porta_address_reg0 ; rom_new:U4|monostable_trigger:inst3|pulse ; rom_new:U4|monostable_trigger:inst3|pulse ; 1.000        ; 0.000      ; 4.705      ;
; -3.659 ; statectrl:U14|enrom_latch                                                                                                  ; rom_new:U4|rom_new_rom:inst|altsyncram:altsyncram_component|altsyncram_kdr3:auto_generated|ram_block1a0~porta_address_reg0 ; clk_divider:U1|clk_out                    ; rom_new:U4|monostable_trigger:inst3|pulse ; 1.000        ; 1.263      ; 5.961      ;
; -3.655 ; gr:U12|grb_latch[3]                                                                                                        ; rom_new:U4|rom_new_rom:inst|altsyncram:altsyncram_component|altsyncram_kdr3:auto_generated|ram_block1a0~porta_address_reg0 ; ir:U5|instruction[10]                     ; rom_new:U4|monostable_trigger:inst3|pulse ; 0.500        ; -1.324     ; 2.870      ;
; -3.612 ; gr:U12|grc_latch[4]                                                                                                        ; rom_new:U4|rom_new_rom:inst|altsyncram:altsyncram_component|altsyncram_kdr3:auto_generated|ram_block1a0~porta_address_reg0 ; ir:U5|instruction[10]                     ; rom_new:U4|monostable_trigger:inst3|pulse ; 0.500        ; -1.058     ; 3.093      ;
; -3.536 ; gr:U12|grc_latch[6]                                                                                                        ; rom_new:U4|rom_new_rom:inst|altsyncram:altsyncram_component|altsyncram_kdr3:auto_generated|ram_block1a0~porta_address_reg0 ; ir:U5|instruction[10]                     ; rom_new:U4|monostable_trigger:inst3|pulse ; 1.000        ; -1.342     ; 3.233      ;
; -3.502 ; gr:U12|grb_latch[7]                                                                                                        ; rom_new:U4|rom_new_rom:inst|altsyncram:altsyncram_component|altsyncram_kdr3:auto_generated|ram_block1a0~porta_address_reg0 ; ir:U5|instruction[10]                     ; rom_new:U4|monostable_trigger:inst3|pulse ; 1.000        ; -1.322     ; 3.219      ;
; -3.471 ; ir:U5|instruction[2]                                                                                                       ; rom_new:U4|rom_new_rom:inst|altsyncram:altsyncram_component|altsyncram_kdr3:auto_generated|ram_block1a0~porta_address_reg0 ; statectrl:U14|enirin_latch                ; rom_new:U4|monostable_trigger:inst3|pulse ; 1.000        ; 1.713      ; 6.233      ;
; -3.439 ; rom_new:U4|rom_new_rom:inst|altsyncram:altsyncram_component|altsyncram_kdr3:auto_generated|q_a[0]                          ; rom_new:U4|rom_new_rom:inst|altsyncram:altsyncram_component|altsyncram_kdr3:auto_generated|ram_block1a0~porta_address_reg0 ; rom_new:U4|monostable_trigger:inst3|pulse ; rom_new:U4|monostable_trigger:inst3|pulse ; 1.000        ; 0.000      ; 4.478      ;
; -3.425 ; dbufferb:U10|data_latch[2]                                                                                                 ; rom_new:U4|rom_new_rom:inst|altsyncram:altsyncram_component|altsyncram_kdr3:auto_generated|ram_block1a0~porta_address_reg0 ; statectrl:U14|dbfbin_latch                ; rom_new:U4|monostable_trigger:inst3|pulse ; 0.500        ; -0.298     ; 3.666      ;
; -3.419 ; gr:U12|grb_latch[5]                                                                                                        ; rom_new:U4|rom_new_rom:inst|altsyncram:altsyncram_component|altsyncram_kdr3:auto_generated|ram_block1a0~porta_address_reg0 ; ir:U5|instruction[10]                     ; rom_new:U4|monostable_trigger:inst3|pulse ; 1.000        ; -1.322     ; 3.136      ;
; -3.393 ; gr:U12|grc_latch[4]                                                                                                        ; rom_new:U4|rom_new_rom:inst|altsyncram:altsyncram_component|altsyncram_kdr3:auto_generated|ram_block1a0~porta_address_reg0 ; ir:U5|instruction[10]                     ; rom_new:U4|monostable_trigger:inst3|pulse ; 1.000        ; -1.339     ; 3.093      ;
; -3.371 ; ir:U5|instruction[1]                                                                                                       ; rom_new:U4|rom_new_rom:inst|altsyncram:altsyncram_component|altsyncram_kdr3:auto_generated|ram_block1a0~porta_address_reg0 ; statectrl:U14|enirin_latch                ; rom_new:U4|monostable_trigger:inst3|pulse ; 1.000        ; 1.713      ; 6.133      ;
; -3.325 ; ir:U5|instruction[0]                                                                                                       ; rom_new:U4|rom_new_rom:inst|altsyncram:altsyncram_component|altsyncram_kdr3:auto_generated|ram_block1a0~porta_address_reg0 ; statectrl:U14|enirin_latch                ; rom_new:U4|monostable_trigger:inst3|pulse ; 1.000        ; 1.713      ; 6.087      ;
; -3.296 ; dbufferb:U10|data_latch[2]                                                                                                 ; rom_new:U4|rom_new_rom:inst|altsyncram:altsyncram_component|altsyncram_kdr3:auto_generated|ram_block1a0~porta_address_reg0 ; statectrl:U14|enalu_latch                 ; rom_new:U4|monostable_trigger:inst3|pulse ; 0.500        ; -0.169     ; 3.666      ;
; -3.239 ; ir:U5|instruction[9]                                                                                                       ; rom_new:U4|rom_new_rom:inst|altsyncram:altsyncram_component|altsyncram_kdr3:auto_generated|ram_block1a0~porta_address_reg0 ; statectrl:U14|enirin_latch                ; rom_new:U4|monostable_trigger:inst3|pulse ; 1.000        ; 1.756      ; 6.044      ;
; -3.218 ; dbufferb:U10|data_latch[3]                                                                                                 ; rom_new:U4|rom_new_rom:inst|altsyncram:altsyncram_component|altsyncram_kdr3:auto_generated|ram_block1a0~porta_address_reg0 ; statectrl:U14|dbfbin_latch                ; rom_new:U4|monostable_trigger:inst3|pulse ; 0.500        ; -0.043     ; 3.714      ;
; -3.217 ; ir:U5|instruction[10]                                                                                                      ; rom_new:U4|rom_new_rom:inst|altsyncram:altsyncram_component|altsyncram_kdr3:auto_generated|ram_block1a0~porta_address_reg0 ; ir:U5|instruction[10]                     ; rom_new:U4|monostable_trigger:inst3|pulse ; 0.500        ; 3.635      ; 7.631      ;
; -3.203 ; gr:U12|grb_latch[1]                                                                                                        ; rom_new:U4|rom_new_rom:inst|altsyncram:altsyncram_component|altsyncram_kdr3:auto_generated|ram_block1a0~porta_address_reg0 ; ir:U5|instruction[10]                     ; rom_new:U4|monostable_trigger:inst3|pulse ; 1.000        ; -1.315     ; 2.927      ;
; -3.146 ; gr:U12|grb_latch[3]                                                                                                        ; rom_new:U4|rom_new_rom:inst|altsyncram:altsyncram_component|altsyncram_kdr3:auto_generated|ram_block1a0~porta_address_reg0 ; ir:U5|instruction[10]                     ; rom_new:U4|monostable_trigger:inst3|pulse ; 1.000        ; -1.315     ; 2.870      ;
; -3.089 ; dbufferb:U10|data_latch[3]                                                                                                 ; rom_new:U4|rom_new_rom:inst|altsyncram:altsyncram_component|altsyncram_kdr3:auto_generated|ram_block1a0~porta_address_reg0 ; statectrl:U14|enalu_latch                 ; rom_new:U4|monostable_trigger:inst3|pulse ; 0.500        ; 0.086      ; 3.714      ;
; -3.054 ; statectrl:U14|dbfbout_latch                                                                                                ; rom_new:U4|rom_new_rom:inst|altsyncram:altsyncram_component|altsyncram_kdr3:auto_generated|ram_block1a0~porta_address_reg0 ; clk_divider:U1|clk_out                    ; rom_new:U4|monostable_trigger:inst3|pulse ; 1.000        ; 1.433      ; 5.526      ;
; -3.013 ; ir:U5|instruction[8]                                                                                                       ; rom_new:U4|rom_new_rom:inst|altsyncram:altsyncram_component|altsyncram_kdr3:auto_generated|ram_block1a0~porta_address_reg0 ; statectrl:U14|enirin_latch                ; rom_new:U4|monostable_trigger:inst3|pulse ; 1.000        ; 1.756      ; 5.818      ;
; -2.970 ; dbufferb:U10|data_latch[0]                                                                                                 ; rom_new:U4|rom_new_rom:inst|altsyncram:altsyncram_component|altsyncram_kdr3:auto_generated|ram_block1a0~porta_address_reg0 ; statectrl:U14|dbfbin_latch                ; rom_new:U4|monostable_trigger:inst3|pulse ; 0.500        ; -0.044     ; 3.465      ;
; -2.961 ; ir:U5|instruction[10]                                                                                                      ; rom_new:U4|rom_new_rom:inst|altsyncram:altsyncram_component|altsyncram_kdr3:auto_generated|ram_block1a0~porta_address_reg0 ; ir:U5|instruction[10]                     ; rom_new:U4|monostable_trigger:inst3|pulse ; 1.000        ; 3.635      ; 7.875      ;
; -2.932 ; rom_new:U4|rom_new_rom:inst|altsyncram:altsyncram_component|altsyncram_kdr3:auto_generated|q_a[3]                          ; rom_new:U4|rom_new_rom:inst|altsyncram:altsyncram_component|altsyncram_kdr3:auto_generated|ram_block1a0~porta_address_reg0 ; rom_new:U4|monostable_trigger:inst3|pulse ; rom_new:U4|monostable_trigger:inst3|pulse ; 1.000        ; 0.000      ; 3.971      ;
; -2.894 ; ram_new:U3|ram_new_ram:inst|altsyncram:altsyncram_component|altsyncram_2kn3:auto_generated|q_a[1]                          ; rom_new:U4|rom_new_rom:inst|altsyncram:altsyncram_component|altsyncram_kdr3:auto_generated|ram_block1a0~porta_address_reg0 ; statectrl:U14|ramrd_latch                 ; rom_new:U4|monostable_trigger:inst3|pulse ; 1.000        ; 1.632      ; 5.575      ;
; -2.841 ; dbufferb:U10|data_latch[0]                                                                                                 ; rom_new:U4|rom_new_rom:inst|altsyncram:altsyncram_component|altsyncram_kdr3:auto_generated|ram_block1a0~porta_address_reg0 ; statectrl:U14|enalu_latch                 ; rom_new:U4|monostable_trigger:inst3|pulse ; 0.500        ; 0.085      ; 3.465      ;
; -2.727 ; dbufferb:U10|data_latch[1]                                                                                                 ; rom_new:U4|rom_new_rom:inst|altsyncram:altsyncram_component|altsyncram_kdr3:auto_generated|ram_block1a0~porta_address_reg0 ; statectrl:U14|dbfbin_latch                ; rom_new:U4|monostable_trigger:inst3|pulse ; 0.500        ; -0.043     ; 3.223      ;
; -2.685 ; rom_new:U4|rom_new_rom:inst|altsyncram:altsyncram_component|altsyncram_kdr3:auto_generated|q_a[1]                          ; rom_new:U4|rom_new_rom:inst|altsyncram:altsyncram_component|altsyncram_kdr3:auto_generated|ram_block1a0~porta_address_reg0 ; rom_new:U4|monostable_trigger:inst3|pulse ; rom_new:U4|monostable_trigger:inst3|pulse ; 1.000        ; 0.000      ; 3.724      ;
; -2.658 ; statectrl:U14|enpcout_latch                                                                                                ; rom_new:U4|rom_new_rom:inst|altsyncram:altsyncram_component|altsyncram_kdr3:auto_generated|ram_block1a0~porta_address_reg0 ; clk_divider:U1|clk_out                    ; rom_new:U4|monostable_trigger:inst3|pulse ; 1.000        ; 1.424      ; 5.121      ;
; -2.628 ; ram_new:U3|ram_new_ram:inst|altsyncram:altsyncram_component|altsyncram_2kn3:auto_generated|q_a[4]                          ; rom_new:U4|rom_new_rom:inst|altsyncram:altsyncram_component|altsyncram_kdr3:auto_generated|ram_block1a0~porta_address_reg0 ; statectrl:U14|ramrd_latch                 ; rom_new:U4|monostable_trigger:inst3|pulse ; 1.000        ; 1.632      ; 5.309      ;
; -2.598 ; dbufferb:U10|data_latch[1]                                                                                                 ; rom_new:U4|rom_new_rom:inst|altsyncram:altsyncram_component|altsyncram_kdr3:auto_generated|ram_block1a0~porta_address_reg0 ; statectrl:U14|enalu_latch                 ; rom_new:U4|monostable_trigger:inst3|pulse ; 0.500        ; 0.086      ; 3.223      ;
; -2.511 ; dbufferb:U10|data_latch[7]                                                                                                 ; rom_new:U4|rom_new_rom:inst|altsyncram:altsyncram_component|altsyncram_kdr3:auto_generated|ram_block1a0~porta_address_reg0 ; statectrl:U14|dbfbin_latch                ; rom_new:U4|monostable_trigger:inst3|pulse ; 0.500        ; -0.041     ; 3.009      ;
; -2.487 ; dbufferb:U10|data_latch[6]                                                                                                 ; rom_new:U4|rom_new_rom:inst|altsyncram:altsyncram_component|altsyncram_kdr3:auto_generated|ram_block1a0~porta_address_reg0 ; statectrl:U14|dbfbin_latch                ; rom_new:U4|monostable_trigger:inst3|pulse ; 0.500        ; -0.283     ; 2.743      ;
; -2.382 ; dbufferb:U10|data_latch[7]                                                                                                 ; rom_new:U4|rom_new_rom:inst|altsyncram:altsyncram_component|altsyncram_kdr3:auto_generated|ram_block1a0~porta_address_reg0 ; statectrl:U14|enalu_latch                 ; rom_new:U4|monostable_trigger:inst3|pulse ; 0.500        ; 0.088      ; 3.009      ;
; -2.358 ; dbufferb:U10|data_latch[6]                                                                                                 ; rom_new:U4|rom_new_rom:inst|altsyncram:altsyncram_component|altsyncram_kdr3:auto_generated|ram_block1a0~porta_address_reg0 ; statectrl:U14|enalu_latch                 ; rom_new:U4|monostable_trigger:inst3|pulse ; 0.500        ; -0.154     ; 2.743      ;
; -2.303 ; ram_new:U3|ram_new_ram:inst|altsyncram:altsyncram_component|altsyncram_2kn3:auto_generated|q_a[5]                          ; rom_new:U4|rom_new_rom:inst|altsyncram:altsyncram_component|altsyncram_kdr3:auto_generated|ram_block1a0~porta_address_reg0 ; statectrl:U14|ramrd_latch                 ; rom_new:U4|monostable_trigger:inst3|pulse ; 1.000        ; 1.632      ; 4.984      ;
; -2.275 ; rom_new:U4|rom_new_rom:inst|altsyncram:altsyncram_component|altsyncram_kdr3:auto_generated|ram_block1a0~porta_address_reg0 ; rom_new:U4|rom_new_rom:inst|altsyncram:altsyncram_component|altsyncram_kdr3:auto_generated|q_a[7]                          ; rom_new:U4|monostable_trigger:inst3|pulse ; rom_new:U4|monostable_trigger:inst3|pulse ; 1.000        ; -0.080     ; 3.119      ;
; -2.275 ; rom_new:U4|rom_new_rom:inst|altsyncram:altsyncram_component|altsyncram_kdr3:auto_generated|ram_block1a0~porta_address_reg0 ; rom_new:U4|rom_new_rom:inst|altsyncram:altsyncram_component|altsyncram_kdr3:auto_generated|q_a[6]                          ; rom_new:U4|monostable_trigger:inst3|pulse ; rom_new:U4|monostable_trigger:inst3|pulse ; 1.000        ; -0.080     ; 3.119      ;
; -2.275 ; rom_new:U4|rom_new_rom:inst|altsyncram:altsyncram_component|altsyncram_kdr3:auto_generated|ram_block1a0~porta_address_reg0 ; rom_new:U4|rom_new_rom:inst|altsyncram:altsyncram_component|altsyncram_kdr3:auto_generated|q_a[5]                          ; rom_new:U4|monostable_trigger:inst3|pulse ; rom_new:U4|monostable_trigger:inst3|pulse ; 1.000        ; -0.080     ; 3.119      ;
; -2.275 ; rom_new:U4|rom_new_rom:inst|altsyncram:altsyncram_component|altsyncram_kdr3:auto_generated|ram_block1a0~porta_address_reg0 ; rom_new:U4|rom_new_rom:inst|altsyncram:altsyncram_component|altsyncram_kdr3:auto_generated|q_a[4]                          ; rom_new:U4|monostable_trigger:inst3|pulse ; rom_new:U4|monostable_trigger:inst3|pulse ; 1.000        ; -0.080     ; 3.119      ;
; -2.275 ; rom_new:U4|rom_new_rom:inst|altsyncram:altsyncram_component|altsyncram_kdr3:auto_generated|ram_block1a0~porta_address_reg0 ; rom_new:U4|rom_new_rom:inst|altsyncram:altsyncram_component|altsyncram_kdr3:auto_generated|q_a[3]                          ; rom_new:U4|monostable_trigger:inst3|pulse ; rom_new:U4|monostable_trigger:inst3|pulse ; 1.000        ; -0.080     ; 3.119      ;
; -2.275 ; rom_new:U4|rom_new_rom:inst|altsyncram:altsyncram_component|altsyncram_kdr3:auto_generated|ram_block1a0~porta_address_reg0 ; rom_new:U4|rom_new_rom:inst|altsyncram:altsyncram_component|altsyncram_kdr3:auto_generated|q_a[2]                          ; rom_new:U4|monostable_trigger:inst3|pulse ; rom_new:U4|monostable_trigger:inst3|pulse ; 1.000        ; -0.080     ; 3.119      ;
; -2.275 ; rom_new:U4|rom_new_rom:inst|altsyncram:altsyncram_component|altsyncram_kdr3:auto_generated|ram_block1a0~porta_address_reg0 ; rom_new:U4|rom_new_rom:inst|altsyncram:altsyncram_component|altsyncram_kdr3:auto_generated|q_a[1]                          ; rom_new:U4|monostable_trigger:inst3|pulse ; rom_new:U4|monostable_trigger:inst3|pulse ; 1.000        ; -0.080     ; 3.119      ;
; -2.275 ; rom_new:U4|rom_new_rom:inst|altsyncram:altsyncram_component|altsyncram_kdr3:auto_generated|ram_block1a0~porta_address_reg0 ; rom_new:U4|rom_new_rom:inst|altsyncram:altsyncram_component|altsyncram_kdr3:auto_generated|q_a[0]                          ; rom_new:U4|monostable_trigger:inst3|pulse ; rom_new:U4|monostable_trigger:inst3|pulse ; 1.000        ; -0.080     ; 3.119      ;
; -2.176 ; ram_new:U3|ram_new_ram:inst|altsyncram:altsyncram_component|altsyncram_2kn3:auto_generated|q_a[2]                          ; rom_new:U4|rom_new_rom:inst|altsyncram:altsyncram_component|altsyncram_kdr3:auto_generated|ram_block1a0~porta_address_reg0 ; statectrl:U14|ramrd_latch                 ; rom_new:U4|monostable_trigger:inst3|pulse ; 1.000        ; 1.632      ; 4.857      ;
; -2.148 ; dbufferb:U10|data_latch[5]                                                                                                 ; rom_new:U4|rom_new_rom:inst|altsyncram:altsyncram_component|altsyncram_kdr3:auto_generated|ram_block1a0~porta_address_reg0 ; statectrl:U14|dbfbin_latch                ; rom_new:U4|monostable_trigger:inst3|pulse ; 0.500        ; -0.041     ; 2.646      ;
; -2.128 ; ram_new:U3|ram_new_ram:inst|altsyncram:altsyncram_component|altsyncram_2kn3:auto_generated|q_a[6]                          ; rom_new:U4|rom_new_rom:inst|altsyncram:altsyncram_component|altsyncram_kdr3:auto_generated|ram_block1a0~porta_address_reg0 ; statectrl:U14|ramrd_latch                 ; rom_new:U4|monostable_trigger:inst3|pulse ; 1.000        ; 1.632      ; 4.809      ;
; -2.123 ; ram_new:U3|ram_new_ram:inst|altsyncram:altsyncram_component|altsyncram_2kn3:auto_generated|q_a[0]                          ; rom_new:U4|rom_new_rom:inst|altsyncram:altsyncram_component|altsyncram_kdr3:auto_generated|ram_block1a0~porta_address_reg0 ; statectrl:U14|ramrd_latch                 ; rom_new:U4|monostable_trigger:inst3|pulse ; 1.000        ; 1.632      ; 4.804      ;
; -2.098 ; dbufferb:U10|data_latch[4]                                                                                                 ; rom_new:U4|rom_new_rom:inst|altsyncram:altsyncram_component|altsyncram_kdr3:auto_generated|ram_block1a0~porta_address_reg0 ; statectrl:U14|dbfbin_latch                ; rom_new:U4|monostable_trigger:inst3|pulse ; 0.500        ; -0.031     ; 2.606      ;
; -2.049 ; ram_new:U3|ram_new_ram:inst|altsyncram:altsyncram_component|altsyncram_2kn3:auto_generated|q_a[7]                          ; rom_new:U4|rom_new_rom:inst|altsyncram:altsyncram_component|altsyncram_kdr3:auto_generated|ram_block1a0~porta_address_reg0 ; statectrl:U14|ramrd_latch                 ; rom_new:U4|monostable_trigger:inst3|pulse ; 1.000        ; 1.632      ; 4.730      ;
+--------+----------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------+-------------------------------------------+-------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'clk_divider:U1|clk_out'                                                                                                                       ;
+--------+-------------------------------------+------------------------------+----------------------------+------------------------+--------------+------------+------------+
; Slack  ; From Node                           ; To Node                      ; Launch Clock               ; Latch Clock            ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------+------------------------------+----------------------------+------------------------+--------------+------------+------------+
; -4.637 ; ir:U5|instruction[14]               ; statectrl:U14|ldpc_latch     ; statectrl:U14|enirin_latch ; clk_divider:U1|clk_out ; 1.000        ; 0.172      ; 5.821      ;
; -4.308 ; ir:U5|instruction[12]               ; statectrl:U14|nextn_latch    ; statectrl:U14|enirin_latch ; clk_divider:U1|clk_out ; 1.000        ; 0.172      ; 5.492      ;
; -4.289 ; ir:U5|instruction[13]               ; statectrl:U14|ldpc_latch     ; statectrl:U14|enirin_latch ; clk_divider:U1|clk_out ; 1.000        ; 0.172      ; 5.473      ;
; -4.266 ; ir:U5|instruction[14]               ; statectrl:U14|enalu_latch    ; statectrl:U14|enirin_latch ; clk_divider:U1|clk_out ; 1.000        ; 0.179      ; 5.457      ;
; -4.232 ; ir:U5|instruction[11]               ; statectrl:U14|nextn_latch    ; statectrl:U14|enirin_latch ; clk_divider:U1|clk_out ; 1.000        ; 0.172      ; 5.416      ;
; -4.204 ; ir:U5|instruction[11]               ; statectrl:U14|ldpc_latch     ; statectrl:U14|enirin_latch ; clk_divider:U1|clk_out ; 1.000        ; 0.172      ; 5.388      ;
; -4.168 ; ir:U5|instruction[13]               ; statectrl:U14|nextn_latch    ; statectrl:U14|enirin_latch ; clk_divider:U1|clk_out ; 1.000        ; 0.172      ; 5.352      ;
; -4.161 ; ir:U5|instruction[14]               ; statectrl:U14|nextn_latch    ; statectrl:U14|enirin_latch ; clk_divider:U1|clk_out ; 1.000        ; 0.172      ; 5.345      ;
; -4.095 ; ir:U5|instruction[13]               ; statectrl:U14|dbfaout_latch  ; statectrl:U14|enirin_latch ; clk_divider:U1|clk_out ; 1.000        ; 0.177      ; 5.284      ;
; -4.090 ; ir:U5|instruction[14]               ; statectrl:U14|dbfaout_latch  ; statectrl:U14|enirin_latch ; clk_divider:U1|clk_out ; 1.000        ; 0.177      ; 5.279      ;
; -4.018 ; ir:U5|instruction[11]               ; statectrl:U14|enled_latch    ; statectrl:U14|enirin_latch ; clk_divider:U1|clk_out ; 1.000        ; 0.177      ; 5.207      ;
; -3.994 ; ir:U5|instruction[11]               ; statectrl:U14|dbfaout_latch  ; statectrl:U14|enirin_latch ; clk_divider:U1|clk_out ; 1.000        ; 0.177      ; 5.183      ;
; -3.977 ; ir:U5|instruction[15]               ; statectrl:U14|nextn_latch    ; statectrl:U14|enirin_latch ; clk_divider:U1|clk_out ; 1.000        ; 0.594      ; 5.583      ;
; -3.975 ; ir:U5|instruction[15]               ; statectrl:U14|ldpc_latch     ; statectrl:U14|enirin_latch ; clk_divider:U1|clk_out ; 1.000        ; 0.594      ; 5.581      ;
; -3.972 ; ir:U5|instruction[14]               ; statectrl:U14|regrd2_latch   ; statectrl:U14|enirin_latch ; clk_divider:U1|clk_out ; 1.000        ; 0.177      ; 5.161      ;
; -3.967 ; ir:U5|instruction[12]               ; statectrl:U14|dbfbout_latch  ; statectrl:U14|enirin_latch ; clk_divider:U1|clk_out ; 1.000        ; 0.172      ; 5.151      ;
; -3.952 ; ir:U5|instruction[14]               ; statectrl:U14|dbfbin_latch   ; statectrl:U14|enirin_latch ; clk_divider:U1|clk_out ; 1.000        ; 0.181      ; 5.145      ;
; -3.933 ; ir:U5|instruction[12]               ; statectrl:U14|ldpc_latch     ; statectrl:U14|enirin_latch ; clk_divider:U1|clk_out ; 1.000        ; 0.172      ; 5.117      ;
; -3.926 ; ir:U5|instruction[11]               ; statectrl:U14|dbfbout_latch  ; statectrl:U14|enirin_latch ; clk_divider:U1|clk_out ; 1.000        ; 0.172      ; 5.110      ;
; -3.924 ; ir:U5|instruction[13]               ; statectrl:U14|regrd2_latch   ; statectrl:U14|enirin_latch ; clk_divider:U1|clk_out ; 1.000        ; 0.177      ; 5.113      ;
; -3.923 ; ir:U5|instruction[14]               ; statectrl:U14|enled_latch    ; statectrl:U14|enirin_latch ; clk_divider:U1|clk_out ; 1.000        ; 0.177      ; 5.112      ;
; -3.918 ; ir:U5|instruction[13]               ; statectrl:U14|enalu_latch    ; statectrl:U14|enirin_latch ; clk_divider:U1|clk_out ; 1.000        ; 0.179      ; 5.109      ;
; -3.909 ; ir:U5|instruction[12]               ; statectrl:U14|dbfaout_latch  ; statectrl:U14|enirin_latch ; clk_divider:U1|clk_out ; 1.000        ; 0.177      ; 5.098      ;
; -3.895 ; ir:U5|instruction[15]               ; statectrl:U14|regrd2_latch   ; statectrl:U14|enirin_latch ; clk_divider:U1|clk_out ; 1.000        ; 0.599      ; 5.506      ;
; -3.823 ; ir:U5|instruction[15]               ; statectrl:U14|dbfaout_latch  ; statectrl:U14|enirin_latch ; clk_divider:U1|clk_out ; 1.000        ; 0.599      ; 5.434      ;
; -3.792 ; ir:U5|instruction[14]               ; statectrl:U14|regrd1_latch   ; statectrl:U14|enirin_latch ; clk_divider:U1|clk_out ; 1.000        ; 0.177      ; 4.981      ;
; -3.761 ; ir:U5|instruction[14]               ; statectrl:U14|ramrd_latch    ; statectrl:U14|enirin_latch ; clk_divider:U1|clk_out ; 1.000        ; 0.194      ; 4.967      ;
; -3.758 ; ir:U5|instruction[11]               ; statectrl:U14|regrd2_latch   ; statectrl:U14|enirin_latch ; clk_divider:U1|clk_out ; 1.000        ; 0.177      ; 4.947      ;
; -3.754 ; ir:U5|instruction[14]               ; statectrl:U14|dbfbout_latch  ; statectrl:U14|enirin_latch ; clk_divider:U1|clk_out ; 1.000        ; 0.172      ; 4.938      ;
; -3.746 ; ir:U5|instruction[12]               ; statectrl:U14|ramwt_latch    ; statectrl:U14|enirin_latch ; clk_divider:U1|clk_out ; 1.000        ; 0.176      ; 4.934      ;
; -3.716 ; ir:U5|instruction[12]               ; statectrl:U14|regrd1_latch   ; statectrl:U14|enirin_latch ; clk_divider:U1|clk_out ; 1.000        ; 0.177      ; 4.905      ;
; -3.705 ; ir:U5|instruction[11]               ; statectrl:U14|ramwt_latch    ; statectrl:U14|enirin_latch ; clk_divider:U1|clk_out ; 1.000        ; 0.176      ; 4.893      ;
; -3.675 ; ir:U5|instruction[12]               ; statectrl:U14|regwt_latch    ; statectrl:U14|enirin_latch ; clk_divider:U1|clk_out ; 1.000        ; 0.270      ; 4.957      ;
; -3.675 ; ir:U5|instruction[11]               ; statectrl:U14|regrd1_latch   ; statectrl:U14|enirin_latch ; clk_divider:U1|clk_out ; 1.000        ; 0.177      ; 4.864      ;
; -3.673 ; ir:U5|instruction[12]               ; statectrl:U14|regrd2_latch   ; statectrl:U14|enirin_latch ; clk_divider:U1|clk_out ; 1.000        ; 0.177      ; 4.862      ;
; -3.652 ; ir:U5|instruction[12]               ; statectrl:U14|enled_latch    ; statectrl:U14|enirin_latch ; clk_divider:U1|clk_out ; 1.000        ; 0.177      ; 4.841      ;
; -3.634 ; ir:U5|instruction[11]               ; statectrl:U14|regwt_latch    ; statectrl:U14|enirin_latch ; clk_divider:U1|clk_out ; 1.000        ; 0.270      ; 4.916      ;
; -3.623 ; ir:U5|instruction[15]               ; statectrl:U14|regrd1_latch   ; statectrl:U14|enirin_latch ; clk_divider:U1|clk_out ; 1.000        ; 0.599      ; 5.234      ;
; -3.607 ; ir:U5|instruction[13]               ; statectrl:U14|dbfbout_latch  ; statectrl:U14|enirin_latch ; clk_divider:U1|clk_out ; 1.000        ; 0.172      ; 4.791      ;
; -3.604 ; ir:U5|instruction[15]               ; statectrl:U14|enalu_latch    ; statectrl:U14|enirin_latch ; clk_divider:U1|clk_out ; 1.000        ; 0.601      ; 5.217      ;
; -3.604 ; ir:U5|instruction[13]               ; statectrl:U14|dbfbin_latch   ; statectrl:U14|enirin_latch ; clk_divider:U1|clk_out ; 1.000        ; 0.181      ; 4.797      ;
; -3.601 ; ir:U5|instruction[12]               ; statectrl:U14|ramrd_latch    ; statectrl:U14|enirin_latch ; clk_divider:U1|clk_out ; 1.000        ; 0.194      ; 4.807      ;
; -3.575 ; ir:U5|instruction[13]               ; statectrl:U14|enled_latch    ; statectrl:U14|enirin_latch ; clk_divider:U1|clk_out ; 1.000        ; 0.177      ; 4.764      ;
; -3.571 ; ir:U5|instruction[13]               ; statectrl:U14|ramwt_latch    ; statectrl:U14|enirin_latch ; clk_divider:U1|clk_out ; 1.000        ; 0.176      ; 4.759      ;
; -3.566 ; ir:U5|instruction[14]               ; statectrl:U14|ramwt_latch    ; statectrl:U14|enirin_latch ; clk_divider:U1|clk_out ; 1.000        ; 0.176      ; 4.754      ;
; -3.562 ; ir:U5|instruction[12]               ; statectrl:U14|enalu_latch    ; statectrl:U14|enirin_latch ; clk_divider:U1|clk_out ; 1.000        ; 0.179      ; 4.753      ;
; -3.560 ; ir:U5|instruction[11]               ; statectrl:U14|ramrd_latch    ; statectrl:U14|enirin_latch ; clk_divider:U1|clk_out ; 1.000        ; 0.194      ; 4.766      ;
; -3.541 ; ir:U5|instruction[13]               ; statectrl:U14|regrd1_latch   ; statectrl:U14|enirin_latch ; clk_divider:U1|clk_out ; 1.000        ; 0.177      ; 4.730      ;
; -3.519 ; ir:U5|instruction[11]               ; statectrl:U14|enalu_latch    ; statectrl:U14|enirin_latch ; clk_divider:U1|clk_out ; 1.000        ; 0.179      ; 4.710      ;
; -3.462 ; ir:U5|instruction[14]               ; statectrl:U14|regwt_latch    ; statectrl:U14|enirin_latch ; clk_divider:U1|clk_out ; 1.000        ; 0.270      ; 4.744      ;
; -3.426 ; ir:U5|instruction[13]               ; statectrl:U14|ramrd_latch    ; statectrl:U14|enirin_latch ; clk_divider:U1|clk_out ; 1.000        ; 0.194      ; 4.632      ;
; -3.379 ; ir:U5|instruction[13]               ; statectrl:U14|ramin_latch    ; statectrl:U14|enirin_latch ; clk_divider:U1|clk_out ; 1.000        ; 0.172      ; 4.563      ;
; -3.378 ; ir:U5|instruction[15]               ; statectrl:U14|ramrd_latch    ; statectrl:U14|enirin_latch ; clk_divider:U1|clk_out ; 1.000        ; 0.616      ; 5.006      ;
; -3.337 ; ir:U5|instruction[14]               ; statectrl:U14|next_state.t1  ; statectrl:U14|enirin_latch ; clk_divider:U1|clk_out ; 1.000        ; 0.176      ; 4.525      ;
; -3.333 ; alu:U8|zero_flag_latch              ; statectrl:U14|ldpc_latch     ; statectrl:U14|enalu_latch  ; clk_divider:U1|clk_out ; 0.500        ; -0.685     ; 3.150      ;
; -3.315 ; ir:U5|instruction[13]               ; statectrl:U14|regwt_latch    ; statectrl:U14|enirin_latch ; clk_divider:U1|clk_out ; 1.000        ; 0.270      ; 4.597      ;
; -3.311 ; ir:U5|instruction[12]               ; statectrl:U14|enpcout_latch  ; statectrl:U14|enirin_latch ; clk_divider:U1|clk_out ; 1.000        ; 0.181      ; 4.504      ;
; -3.290 ; ir:U5|instruction[15]               ; statectrl:U14|dbfbin_latch   ; statectrl:U14|enirin_latch ; clk_divider:U1|clk_out ; 1.000        ; 0.603      ; 4.905      ;
; -3.260 ; ir:U5|instruction[15]               ; statectrl:U14|next_state.t1  ; statectrl:U14|enirin_latch ; clk_divider:U1|clk_out ; 1.000        ; 0.598      ; 4.870      ;
; -3.249 ; alu:U8|zero_flag_latch              ; statectrl:U14|nextn_latch    ; statectrl:U14|enalu_latch  ; clk_divider:U1|clk_out ; 0.500        ; -0.685     ; 3.066      ;
; -3.248 ; ir:U5|instruction[12]               ; statectrl:U14|dbfbin_latch   ; statectrl:U14|enirin_latch ; clk_divider:U1|clk_out ; 1.000        ; 0.181      ; 4.441      ;
; -3.235 ; ir:U5|instruction[11]               ; statectrl:U14|enpcout_latch  ; statectrl:U14|enirin_latch ; clk_divider:U1|clk_out ; 1.000        ; 0.181      ; 4.428      ;
; -3.202 ; alu:U8|zero_flag_latch              ; statectrl:U14|regrd2_latch   ; statectrl:U14|enalu_latch  ; clk_divider:U1|clk_out ; 0.500        ; -0.680     ; 3.024      ;
; -3.182 ; statectrl:U14|current_state.t12     ; statectrl:U14|ldpc_latch     ; clk_divider:U1|clk_out     ; clk_divider:U1|clk_out ; 1.000        ; -0.086     ; 4.098      ;
; -3.171 ; ir:U5|instruction[13]               ; statectrl:U14|enpcout_latch  ; statectrl:U14|enirin_latch ; clk_divider:U1|clk_out ; 1.000        ; 0.181      ; 4.364      ;
; -3.154 ; ir:U5|instruction[14]               ; statectrl:U14|next_state.t11 ; statectrl:U14|enirin_latch ; clk_divider:U1|clk_out ; 1.000        ; 0.176      ; 4.342      ;
; -3.146 ; ir:U5|instruction[15]               ; statectrl:U14|ramwt_latch    ; statectrl:U14|enirin_latch ; clk_divider:U1|clk_out ; 1.000        ; 0.598      ; 4.756      ;
; -3.142 ; ir:U5|instruction[14]               ; statectrl:U14|next_state.t18 ; statectrl:U14|enirin_latch ; clk_divider:U1|clk_out ; 1.000        ; 0.176      ; 4.330      ;
; -3.141 ; ir:U5|instruction[14]               ; statectrl:U14|enpcout_latch  ; statectrl:U14|enirin_latch ; clk_divider:U1|clk_out ; 1.000        ; 0.181      ; 4.334      ;
; -3.018 ; statectrl:U14|current_state.t12     ; statectrl:U14|regrd2_latch   ; clk_divider:U1|clk_out     ; clk_divider:U1|clk_out ; 1.000        ; -0.081     ; 3.939      ;
; -3.014 ; ir:U5|instruction[15]               ; statectrl:U14|next_state.t18 ; statectrl:U14|enirin_latch ; clk_divider:U1|clk_out ; 1.000        ; 0.598      ; 4.624      ;
; -2.994 ; ir:U5|instruction[15]               ; statectrl:U14|next_state.t11 ; statectrl:U14|enirin_latch ; clk_divider:U1|clk_out ; 1.000        ; 0.598      ; 4.604      ;
; -2.970 ; ir:U5|instruction[13]               ; statectrl:U14|next_state.t1  ; statectrl:U14|enirin_latch ; clk_divider:U1|clk_out ; 1.000        ; 0.176      ; 4.158      ;
; -2.948 ; ir:U5|instruction[15]               ; statectrl:U14|enled_latch    ; statectrl:U14|enirin_latch ; clk_divider:U1|clk_out ; 1.000        ; 0.599      ; 4.559      ;
; -2.918 ; statectrl:U14|current_state.t11     ; statectrl:U14|nextn_latch    ; clk_divider:U1|clk_out     ; clk_divider:U1|clk_out ; 1.000        ; -0.086     ; 3.834      ;
; -2.896 ; statectrl:U14|current_state.t14     ; statectrl:U14|dbfaout_latch  ; clk_divider:U1|clk_out     ; clk_divider:U1|clk_out ; 1.000        ; -0.078     ; 3.820      ;
; -2.887 ; ir:U5|instruction[15]               ; statectrl:U14|ramin_latch    ; statectrl:U14|enirin_latch ; clk_divider:U1|clk_out ; 1.000        ; 0.594      ; 4.493      ;
; -2.879 ; ir:U5|instruction[12]               ; statectrl:U14|ramin_latch    ; statectrl:U14|enirin_latch ; clk_divider:U1|clk_out ; 1.000        ; 0.172      ; 4.063      ;
; -2.878 ; ir:U5|instruction[13]               ; statectrl:U14|next_state.t18 ; statectrl:U14|enirin_latch ; clk_divider:U1|clk_out ; 1.000        ; 0.176      ; 4.066      ;
; -2.861 ; alu:U8|zero_flag_latch              ; statectrl:U14|next_state.t1  ; statectrl:U14|enalu_latch  ; clk_divider:U1|clk_out ; 0.500        ; -0.681     ; 2.682      ;
; -2.858 ; ir:U5|instruction[13]               ; statectrl:U14|next_state.t11 ; statectrl:U14|enirin_latch ; clk_divider:U1|clk_out ; 1.000        ; 0.176      ; 4.046      ;
; -2.858 ; ir:U5|instruction[11]               ; statectrl:U14|next_state.t1  ; statectrl:U14|enirin_latch ; clk_divider:U1|clk_out ; 1.000        ; 0.176      ; 4.046      ;
; -2.853 ; ir:U5|instruction[14]               ; statectrl:U14|ramin_latch    ; statectrl:U14|enirin_latch ; clk_divider:U1|clk_out ; 1.000        ; 0.172      ; 4.037      ;
; -2.846 ; ir:U5|instruction[15]               ; statectrl:U14|enpcout_latch  ; statectrl:U14|enirin_latch ; clk_divider:U1|clk_out ; 1.000        ; 0.603      ; 4.461      ;
; -2.843 ; ir:U5|instruction[15]               ; statectrl:U14|dbfbout_latch  ; statectrl:U14|enirin_latch ; clk_divider:U1|clk_out ; 1.000        ; 0.594      ; 4.449      ;
; -2.819 ; alu:U8|zero_flag_latch              ; statectrl:U14|next_state.t2  ; statectrl:U14|enalu_latch  ; clk_divider:U1|clk_out ; 0.500        ; -0.686     ; 2.635      ;
; -2.818 ; ir:U5|instruction[12]               ; statectrl:U14|next_state.t1  ; statectrl:U14|enirin_latch ; clk_divider:U1|clk_out ; 1.000        ; 0.176      ; 4.006      ;
; -2.799 ; statectrl:U14|current_state.t_rst_1 ; statectrl:U14|ramwt_latch    ; clk_divider:U1|clk_out     ; clk_divider:U1|clk_out ; 1.000        ; -0.068     ; 3.733      ;
; -2.782 ; alu:U8|zero_flag_latch              ; statectrl:U14|next_state.t13 ; statectrl:U14|enalu_latch  ; clk_divider:U1|clk_out ; 0.500        ; -0.685     ; 2.599      ;
; -2.766 ; ir:U5|instruction[12]               ; statectrl:U14|next_state.t18 ; statectrl:U14|enirin_latch ; clk_divider:U1|clk_out ; 1.000        ; 0.176      ; 3.954      ;
; -2.749 ; ir:U5|instruction[11]               ; statectrl:U14|next_state.t2  ; statectrl:U14|enirin_latch ; clk_divider:U1|clk_out ; 1.000        ; 0.171      ; 3.932      ;
; -2.747 ; ir:U5|instruction[11]               ; statectrl:U14|dbfbin_latch   ; statectrl:U14|enirin_latch ; clk_divider:U1|clk_out ; 1.000        ; 0.181      ; 3.940      ;
; -2.746 ; ir:U5|instruction[12]               ; statectrl:U14|next_state.t11 ; statectrl:U14|enirin_latch ; clk_divider:U1|clk_out ; 1.000        ; 0.176      ; 3.934      ;
; -2.741 ; ir:U5|instruction[11]               ; statectrl:U14|next_state.t18 ; statectrl:U14|enirin_latch ; clk_divider:U1|clk_out ; 1.000        ; 0.176      ; 3.929      ;
; -2.737 ; ir:U5|instruction[14]               ; statectrl:U14|next_state.t2  ; statectrl:U14|enirin_latch ; clk_divider:U1|clk_out ; 1.000        ; 0.171      ; 3.920      ;
; -2.725 ; statectrl:U14|current_state.t_rst_1 ; statectrl:U14|ramrd_latch    ; clk_divider:U1|clk_out     ; clk_divider:U1|clk_out ; 1.000        ; -0.050     ; 3.677      ;
; -2.721 ; ir:U5|instruction[11]               ; statectrl:U14|next_state.t11 ; statectrl:U14|enirin_latch ; clk_divider:U1|clk_out ; 1.000        ; 0.176      ; 3.909      ;
; -2.712 ; ir:U5|instruction[11]               ; statectrl:U14|next_state.t13 ; statectrl:U14|enirin_latch ; clk_divider:U1|clk_out ; 1.000        ; 0.172      ; 3.896      ;
; -2.710 ; statectrl:U14|current_state.t_rst_1 ; statectrl:U14|enirin_latch   ; clk_divider:U1|clk_out     ; clk_divider:U1|clk_out ; 1.000        ; -0.042     ; 3.670      ;
; -2.706 ; statectrl:U14|current_state.t12     ; statectrl:U14|nextn_latch    ; clk_divider:U1|clk_out     ; clk_divider:U1|clk_out ; 1.000        ; -0.086     ; 3.622      ;
+--------+-------------------------------------+------------------------------+----------------------------+------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'statectrl:U14|ramrd_latch'                                                                                                                                                                                                                                                                                  ;
+--------+----------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------+---------------------------+---------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                  ; To Node                                                                                           ; Launch Clock              ; Latch Clock               ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------+---------------------------+---------------------------+--------------+------------+------------+
; -2.285 ; ram_new:U3|ram_new_ram:inst|altsyncram:altsyncram_component|altsyncram_2kn3:auto_generated|ram_block1a0~porta_address_reg0 ; ram_new:U3|ram_new_ram:inst|altsyncram:altsyncram_component|altsyncram_2kn3:auto_generated|q_a[7] ; statectrl:U14|ramwt_latch ; statectrl:U14|ramrd_latch ; 1.000        ; -0.110     ; 3.119      ;
; -2.285 ; ram_new:U3|ram_new_ram:inst|altsyncram:altsyncram_component|altsyncram_2kn3:auto_generated|ram_block1a0~porta_address_reg0 ; ram_new:U3|ram_new_ram:inst|altsyncram:altsyncram_component|altsyncram_2kn3:auto_generated|q_a[6] ; statectrl:U14|ramwt_latch ; statectrl:U14|ramrd_latch ; 1.000        ; -0.110     ; 3.119      ;
; -2.285 ; ram_new:U3|ram_new_ram:inst|altsyncram:altsyncram_component|altsyncram_2kn3:auto_generated|ram_block1a0~porta_address_reg0 ; ram_new:U3|ram_new_ram:inst|altsyncram:altsyncram_component|altsyncram_2kn3:auto_generated|q_a[5] ; statectrl:U14|ramwt_latch ; statectrl:U14|ramrd_latch ; 1.000        ; -0.110     ; 3.119      ;
; -2.285 ; ram_new:U3|ram_new_ram:inst|altsyncram:altsyncram_component|altsyncram_2kn3:auto_generated|ram_block1a0~porta_address_reg0 ; ram_new:U3|ram_new_ram:inst|altsyncram:altsyncram_component|altsyncram_2kn3:auto_generated|q_a[4] ; statectrl:U14|ramwt_latch ; statectrl:U14|ramrd_latch ; 1.000        ; -0.110     ; 3.119      ;
; -2.285 ; ram_new:U3|ram_new_ram:inst|altsyncram:altsyncram_component|altsyncram_2kn3:auto_generated|ram_block1a0~porta_address_reg0 ; ram_new:U3|ram_new_ram:inst|altsyncram:altsyncram_component|altsyncram_2kn3:auto_generated|q_a[3] ; statectrl:U14|ramwt_latch ; statectrl:U14|ramrd_latch ; 1.000        ; -0.110     ; 3.119      ;
; -2.285 ; ram_new:U3|ram_new_ram:inst|altsyncram:altsyncram_component|altsyncram_2kn3:auto_generated|ram_block1a0~porta_address_reg0 ; ram_new:U3|ram_new_ram:inst|altsyncram:altsyncram_component|altsyncram_2kn3:auto_generated|q_a[2] ; statectrl:U14|ramwt_latch ; statectrl:U14|ramrd_latch ; 1.000        ; -0.110     ; 3.119      ;
; -2.285 ; ram_new:U3|ram_new_ram:inst|altsyncram:altsyncram_component|altsyncram_2kn3:auto_generated|ram_block1a0~porta_address_reg0 ; ram_new:U3|ram_new_ram:inst|altsyncram:altsyncram_component|altsyncram_2kn3:auto_generated|q_a[1] ; statectrl:U14|ramwt_latch ; statectrl:U14|ramrd_latch ; 1.000        ; -0.110     ; 3.119      ;
; -2.285 ; ram_new:U3|ram_new_ram:inst|altsyncram:altsyncram_component|altsyncram_2kn3:auto_generated|ram_block1a0~porta_address_reg0 ; ram_new:U3|ram_new_ram:inst|altsyncram:altsyncram_component|altsyncram_2kn3:auto_generated|q_a[0] ; statectrl:U14|ramwt_latch ; statectrl:U14|ramrd_latch ; 1.000        ; -0.110     ; 3.119      ;
+--------+----------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------+---------------------------+---------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'clk_input'                                                                                                ;
+--------+----------------------------+----------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                  ; To Node                    ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------+----------------------------+--------------+-------------+--------------+------------+------------+
; -1.701 ; clk_divider:U1|counter[2]  ; clk_divider:U1|counter[17] ; clk_input    ; clk_input   ; 1.000        ; -0.073     ; 2.630      ;
; -1.622 ; clk_divider:U1|counter[1]  ; clk_divider:U1|counter[16] ; clk_input    ; clk_input   ; 1.000        ; -0.073     ; 2.551      ;
; -1.618 ; clk_divider:U1|counter[0]  ; clk_divider:U1|counter[17] ; clk_input    ; clk_input   ; 1.000        ; -0.073     ; 2.547      ;
; -1.618 ; clk_divider:U1|counter[0]  ; clk_divider:U1|counter[16] ; clk_input    ; clk_input   ; 1.000        ; -0.073     ; 2.547      ;
; -1.611 ; clk_divider:U1|counter[1]  ; clk_divider:U1|counter[17] ; clk_input    ; clk_input   ; 1.000        ; -0.073     ; 2.540      ;
; -1.575 ; clk_divider:U1|counter[2]  ; clk_divider:U1|counter[15] ; clk_input    ; clk_input   ; 1.000        ; -0.073     ; 2.504      ;
; -1.571 ; clk_divider:U1|counter[4]  ; clk_divider:U1|counter[17] ; clk_input    ; clk_input   ; 1.000        ; -0.073     ; 2.500      ;
; -1.536 ; clk_divider:U1|counter[2]  ; clk_divider:U1|counter[16] ; clk_input    ; clk_input   ; 1.000        ; -0.073     ; 2.465      ;
; -1.496 ; clk_divider:U1|counter[1]  ; clk_divider:U1|counter[14] ; clk_input    ; clk_input   ; 1.000        ; -0.073     ; 2.425      ;
; -1.496 ; clk_divider:U1|counter[3]  ; clk_divider:U1|counter[16] ; clk_input    ; clk_input   ; 1.000        ; -0.073     ; 2.425      ;
; -1.492 ; clk_divider:U1|counter[0]  ; clk_divider:U1|counter[15] ; clk_input    ; clk_input   ; 1.000        ; -0.073     ; 2.421      ;
; -1.492 ; clk_divider:U1|counter[0]  ; clk_divider:U1|counter[14] ; clk_input    ; clk_input   ; 1.000        ; -0.073     ; 2.421      ;
; -1.485 ; clk_divider:U1|counter[1]  ; clk_divider:U1|counter[15] ; clk_input    ; clk_input   ; 1.000        ; -0.073     ; 2.414      ;
; -1.484 ; clk_divider:U1|counter[3]  ; clk_divider:U1|counter[17] ; clk_input    ; clk_input   ; 1.000        ; -0.073     ; 2.413      ;
; -1.449 ; clk_divider:U1|counter[2]  ; clk_divider:U1|counter[13] ; clk_input    ; clk_input   ; 1.000        ; -0.073     ; 2.378      ;
; -1.445 ; clk_divider:U1|counter[4]  ; clk_divider:U1|counter[15] ; clk_input    ; clk_input   ; 1.000        ; -0.073     ; 2.374      ;
; -1.444 ; clk_divider:U1|counter[6]  ; clk_divider:U1|counter[17] ; clk_input    ; clk_input   ; 1.000        ; -0.073     ; 2.373      ;
; -1.410 ; clk_divider:U1|counter[2]  ; clk_divider:U1|counter[14] ; clk_input    ; clk_input   ; 1.000        ; -0.073     ; 2.339      ;
; -1.406 ; clk_divider:U1|counter[4]  ; clk_divider:U1|counter[16] ; clk_input    ; clk_input   ; 1.000        ; -0.073     ; 2.335      ;
; -1.376 ; clk_divider:U1|counter[5]  ; clk_divider:U1|counter[16] ; clk_input    ; clk_input   ; 1.000        ; -0.073     ; 2.305      ;
; -1.370 ; clk_divider:U1|counter[1]  ; clk_divider:U1|counter[12] ; clk_input    ; clk_input   ; 1.000        ; -0.073     ; 2.299      ;
; -1.370 ; clk_divider:U1|counter[3]  ; clk_divider:U1|counter[14] ; clk_input    ; clk_input   ; 1.000        ; -0.073     ; 2.299      ;
; -1.367 ; clk_divider:U1|counter[5]  ; clk_divider:U1|counter[17] ; clk_input    ; clk_input   ; 1.000        ; -0.073     ; 2.296      ;
; -1.366 ; clk_divider:U1|counter[0]  ; clk_divider:U1|counter[13] ; clk_input    ; clk_input   ; 1.000        ; -0.073     ; 2.295      ;
; -1.366 ; clk_divider:U1|counter[0]  ; clk_divider:U1|counter[12] ; clk_input    ; clk_input   ; 1.000        ; -0.073     ; 2.295      ;
; -1.359 ; clk_divider:U1|counter[1]  ; clk_divider:U1|counter[13] ; clk_input    ; clk_input   ; 1.000        ; -0.073     ; 2.288      ;
; -1.358 ; clk_divider:U1|counter[3]  ; clk_divider:U1|counter[15] ; clk_input    ; clk_input   ; 1.000        ; -0.073     ; 2.287      ;
; -1.323 ; clk_divider:U1|counter[2]  ; clk_divider:U1|counter[11] ; clk_input    ; clk_input   ; 1.000        ; -0.073     ; 2.252      ;
; -1.319 ; clk_divider:U1|counter[4]  ; clk_divider:U1|counter[13] ; clk_input    ; clk_input   ; 1.000        ; -0.073     ; 2.248      ;
; -1.318 ; clk_divider:U1|counter[6]  ; clk_divider:U1|counter[15] ; clk_input    ; clk_input   ; 1.000        ; -0.073     ; 2.247      ;
; -1.317 ; clk_divider:U1|counter[8]  ; clk_divider:U1|counter[17] ; clk_input    ; clk_input   ; 1.000        ; -0.073     ; 2.246      ;
; -1.284 ; clk_divider:U1|counter[2]  ; clk_divider:U1|counter[12] ; clk_input    ; clk_input   ; 1.000        ; -0.073     ; 2.213      ;
; -1.280 ; clk_divider:U1|counter[4]  ; clk_divider:U1|counter[14] ; clk_input    ; clk_input   ; 1.000        ; -0.073     ; 2.209      ;
; -1.279 ; clk_divider:U1|counter[6]  ; clk_divider:U1|counter[16] ; clk_input    ; clk_input   ; 1.000        ; -0.073     ; 2.208      ;
; -1.250 ; clk_divider:U1|counter[5]  ; clk_divider:U1|counter[14] ; clk_input    ; clk_input   ; 1.000        ; -0.073     ; 2.179      ;
; -1.244 ; clk_divider:U1|counter[1]  ; clk_divider:U1|counter[10] ; clk_input    ; clk_input   ; 1.000        ; -0.073     ; 2.173      ;
; -1.244 ; clk_divider:U1|counter[3]  ; clk_divider:U1|counter[12] ; clk_input    ; clk_input   ; 1.000        ; -0.073     ; 2.173      ;
; -1.243 ; clk_divider:U1|counter[7]  ; clk_divider:U1|counter[16] ; clk_input    ; clk_input   ; 1.000        ; -0.073     ; 2.172      ;
; -1.241 ; clk_divider:U1|counter[5]  ; clk_divider:U1|counter[15] ; clk_input    ; clk_input   ; 1.000        ; -0.073     ; 2.170      ;
; -1.240 ; clk_divider:U1|counter[0]  ; clk_divider:U1|counter[11] ; clk_input    ; clk_input   ; 1.000        ; -0.073     ; 2.169      ;
; -1.240 ; clk_divider:U1|counter[0]  ; clk_divider:U1|counter[10] ; clk_input    ; clk_input   ; 1.000        ; -0.073     ; 2.169      ;
; -1.233 ; clk_divider:U1|counter[1]  ; clk_divider:U1|counter[11] ; clk_input    ; clk_input   ; 1.000        ; -0.073     ; 2.162      ;
; -1.232 ; clk_divider:U1|counter[3]  ; clk_divider:U1|counter[13] ; clk_input    ; clk_input   ; 1.000        ; -0.073     ; 2.161      ;
; -1.231 ; clk_divider:U1|counter[7]  ; clk_divider:U1|counter[17] ; clk_input    ; clk_input   ; 1.000        ; -0.073     ; 2.160      ;
; -1.197 ; clk_divider:U1|counter[2]  ; clk_divider:U1|counter[9]  ; clk_input    ; clk_input   ; 1.000        ; -0.073     ; 2.126      ;
; -1.195 ; clk_divider:U1|counter[10] ; clk_divider:U1|counter[17] ; clk_input    ; clk_input   ; 1.000        ; -0.073     ; 2.124      ;
; -1.193 ; clk_divider:U1|counter[4]  ; clk_divider:U1|counter[11] ; clk_input    ; clk_input   ; 1.000        ; -0.073     ; 2.122      ;
; -1.192 ; clk_divider:U1|counter[6]  ; clk_divider:U1|counter[13] ; clk_input    ; clk_input   ; 1.000        ; -0.073     ; 2.121      ;
; -1.191 ; clk_divider:U1|counter[8]  ; clk_divider:U1|counter[15] ; clk_input    ; clk_input   ; 1.000        ; -0.073     ; 2.120      ;
; -1.158 ; clk_divider:U1|counter[2]  ; clk_divider:U1|counter[10] ; clk_input    ; clk_input   ; 1.000        ; -0.073     ; 2.087      ;
; -1.154 ; clk_divider:U1|counter[4]  ; clk_divider:U1|counter[12] ; clk_input    ; clk_input   ; 1.000        ; -0.073     ; 2.083      ;
; -1.153 ; clk_divider:U1|counter[6]  ; clk_divider:U1|counter[14] ; clk_input    ; clk_input   ; 1.000        ; -0.073     ; 2.082      ;
; -1.152 ; clk_divider:U1|counter[8]  ; clk_divider:U1|counter[16] ; clk_input    ; clk_input   ; 1.000        ; -0.073     ; 2.081      ;
; -1.124 ; clk_divider:U1|counter[5]  ; clk_divider:U1|counter[12] ; clk_input    ; clk_input   ; 1.000        ; -0.073     ; 2.053      ;
; -1.118 ; clk_divider:U1|counter[1]  ; clk_divider:U1|counter[8]  ; clk_input    ; clk_input   ; 1.000        ; -0.073     ; 2.047      ;
; -1.118 ; clk_divider:U1|counter[3]  ; clk_divider:U1|counter[10] ; clk_input    ; clk_input   ; 1.000        ; -0.073     ; 2.047      ;
; -1.117 ; clk_divider:U1|counter[9]  ; clk_divider:U1|counter[16] ; clk_input    ; clk_input   ; 1.000        ; -0.073     ; 2.046      ;
; -1.117 ; clk_divider:U1|counter[7]  ; clk_divider:U1|counter[14] ; clk_input    ; clk_input   ; 1.000        ; -0.073     ; 2.046      ;
; -1.115 ; clk_divider:U1|counter[5]  ; clk_divider:U1|counter[13] ; clk_input    ; clk_input   ; 1.000        ; -0.073     ; 2.044      ;
; -1.114 ; clk_divider:U1|counter[0]  ; clk_divider:U1|counter[9]  ; clk_input    ; clk_input   ; 1.000        ; -0.073     ; 2.043      ;
; -1.114 ; clk_divider:U1|counter[0]  ; clk_divider:U1|counter[8]  ; clk_input    ; clk_input   ; 1.000        ; -0.073     ; 2.043      ;
; -1.107 ; clk_divider:U1|counter[1]  ; clk_divider:U1|counter[9]  ; clk_input    ; clk_input   ; 1.000        ; -0.073     ; 2.036      ;
; -1.106 ; clk_divider:U1|counter[3]  ; clk_divider:U1|counter[11] ; clk_input    ; clk_input   ; 1.000        ; -0.073     ; 2.035      ;
; -1.105 ; clk_divider:U1|counter[9]  ; clk_divider:U1|counter[17] ; clk_input    ; clk_input   ; 1.000        ; -0.073     ; 2.034      ;
; -1.105 ; clk_divider:U1|counter[7]  ; clk_divider:U1|counter[15] ; clk_input    ; clk_input   ; 1.000        ; -0.073     ; 2.034      ;
; -1.071 ; clk_divider:U1|counter[2]  ; clk_divider:U1|counter[7]  ; clk_input    ; clk_input   ; 1.000        ; -0.073     ; 2.000      ;
; -1.069 ; clk_divider:U1|counter[10] ; clk_divider:U1|counter[15] ; clk_input    ; clk_input   ; 1.000        ; -0.073     ; 1.998      ;
; -1.067 ; clk_divider:U1|counter[12] ; clk_divider:U1|counter[17] ; clk_input    ; clk_input   ; 1.000        ; -0.073     ; 1.996      ;
; -1.067 ; clk_divider:U1|counter[4]  ; clk_divider:U1|counter[9]  ; clk_input    ; clk_input   ; 1.000        ; -0.073     ; 1.996      ;
; -1.066 ; clk_divider:U1|counter[6]  ; clk_divider:U1|counter[11] ; clk_input    ; clk_input   ; 1.000        ; -0.073     ; 1.995      ;
; -1.065 ; clk_divider:U1|counter[8]  ; clk_divider:U1|counter[13] ; clk_input    ; clk_input   ; 1.000        ; -0.073     ; 1.994      ;
; -1.032 ; clk_divider:U1|counter[2]  ; clk_divider:U1|counter[8]  ; clk_input    ; clk_input   ; 1.000        ; -0.073     ; 1.961      ;
; -1.030 ; clk_divider:U1|counter[10] ; clk_divider:U1|counter[16] ; clk_input    ; clk_input   ; 1.000        ; -0.073     ; 1.959      ;
; -1.028 ; clk_divider:U1|counter[4]  ; clk_divider:U1|counter[10] ; clk_input    ; clk_input   ; 1.000        ; -0.073     ; 1.957      ;
; -1.027 ; clk_divider:U1|counter[6]  ; clk_divider:U1|counter[12] ; clk_input    ; clk_input   ; 1.000        ; -0.073     ; 1.956      ;
; -1.026 ; clk_divider:U1|counter[8]  ; clk_divider:U1|counter[14] ; clk_input    ; clk_input   ; 1.000        ; -0.073     ; 1.955      ;
; -0.998 ; clk_divider:U1|counter[5]  ; clk_divider:U1|counter[10] ; clk_input    ; clk_input   ; 1.000        ; -0.073     ; 1.927      ;
; -0.992 ; clk_divider:U1|counter[1]  ; clk_divider:U1|counter[6]  ; clk_input    ; clk_input   ; 1.000        ; -0.073     ; 1.921      ;
; -0.992 ; clk_divider:U1|counter[11] ; clk_divider:U1|counter[16] ; clk_input    ; clk_input   ; 1.000        ; -0.073     ; 1.921      ;
; -0.992 ; clk_divider:U1|counter[3]  ; clk_divider:U1|counter[8]  ; clk_input    ; clk_input   ; 1.000        ; -0.073     ; 1.921      ;
; -0.991 ; clk_divider:U1|counter[9]  ; clk_divider:U1|counter[14] ; clk_input    ; clk_input   ; 1.000        ; -0.073     ; 1.920      ;
; -0.991 ; clk_divider:U1|counter[7]  ; clk_divider:U1|counter[12] ; clk_input    ; clk_input   ; 1.000        ; -0.073     ; 1.920      ;
; -0.989 ; clk_divider:U1|counter[5]  ; clk_divider:U1|counter[11] ; clk_input    ; clk_input   ; 1.000        ; -0.073     ; 1.918      ;
; -0.988 ; clk_divider:U1|counter[0]  ; clk_divider:U1|counter[7]  ; clk_input    ; clk_input   ; 1.000        ; -0.073     ; 1.917      ;
; -0.988 ; clk_divider:U1|counter[0]  ; clk_divider:U1|counter[6]  ; clk_input    ; clk_input   ; 1.000        ; -0.073     ; 1.917      ;
; -0.981 ; clk_divider:U1|counter[1]  ; clk_divider:U1|counter[7]  ; clk_input    ; clk_input   ; 1.000        ; -0.073     ; 1.910      ;
; -0.980 ; clk_divider:U1|counter[11] ; clk_divider:U1|counter[17] ; clk_input    ; clk_input   ; 1.000        ; -0.073     ; 1.909      ;
; -0.980 ; clk_divider:U1|counter[3]  ; clk_divider:U1|counter[9]  ; clk_input    ; clk_input   ; 1.000        ; -0.073     ; 1.909      ;
; -0.979 ; clk_divider:U1|counter[9]  ; clk_divider:U1|counter[15] ; clk_input    ; clk_input   ; 1.000        ; -0.073     ; 1.908      ;
; -0.979 ; clk_divider:U1|counter[7]  ; clk_divider:U1|counter[13] ; clk_input    ; clk_input   ; 1.000        ; -0.073     ; 1.908      ;
; -0.945 ; clk_divider:U1|counter[2]  ; clk_divider:U1|counter[5]  ; clk_input    ; clk_input   ; 1.000        ; -0.073     ; 1.874      ;
; -0.943 ; clk_divider:U1|counter[10] ; clk_divider:U1|counter[13] ; clk_input    ; clk_input   ; 1.000        ; -0.073     ; 1.872      ;
; -0.942 ; clk_divider:U1|counter[14] ; clk_divider:U1|counter[17] ; clk_input    ; clk_input   ; 1.000        ; -0.073     ; 1.871      ;
; -0.941 ; clk_divider:U1|counter[12] ; clk_divider:U1|counter[15] ; clk_input    ; clk_input   ; 1.000        ; -0.073     ; 1.870      ;
; -0.941 ; clk_divider:U1|counter[4]  ; clk_divider:U1|counter[7]  ; clk_input    ; clk_input   ; 1.000        ; -0.073     ; 1.870      ;
; -0.940 ; clk_divider:U1|counter[6]  ; clk_divider:U1|counter[9]  ; clk_input    ; clk_input   ; 1.000        ; -0.073     ; 1.869      ;
; -0.939 ; clk_divider:U1|counter[8]  ; clk_divider:U1|counter[11] ; clk_input    ; clk_input   ; 1.000        ; -0.073     ; 1.868      ;
; -0.906 ; clk_divider:U1|counter[2]  ; clk_divider:U1|counter[6]  ; clk_input    ; clk_input   ; 1.000        ; -0.073     ; 1.835      ;
; -0.904 ; clk_divider:U1|counter[10] ; clk_divider:U1|counter[14] ; clk_input    ; clk_input   ; 1.000        ; -0.073     ; 1.833      ;
; -0.902 ; clk_divider:U1|counter[12] ; clk_divider:U1|counter[16] ; clk_input    ; clk_input   ; 1.000        ; -0.073     ; 1.831      ;
+--------+----------------------------+----------------------------+--------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'statectrl:U14|nextn_latch'                                                                                                    ;
+--------+---------------------------+---------------------+----------------------------+---------------------------+--------------+------------+------------+
; Slack  ; From Node                 ; To Node             ; Launch Clock               ; Latch Clock               ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------+---------------------+----------------------------+---------------------------+--------------+------------+------------+
; -1.613 ; statectrl:U14|ldpc_latch  ; pc:U7|addr_latch[7] ; clk_divider:U1|clk_out     ; statectrl:U14|nextn_latch ; 1.000        ; -0.413     ; 2.212      ;
; -1.613 ; statectrl:U14|ldpc_latch  ; pc:U7|addr_latch[5] ; clk_divider:U1|clk_out     ; statectrl:U14|nextn_latch ; 1.000        ; -0.413     ; 2.212      ;
; -1.613 ; statectrl:U14|ldpc_latch  ; pc:U7|addr_latch[4] ; clk_divider:U1|clk_out     ; statectrl:U14|nextn_latch ; 1.000        ; -0.413     ; 2.212      ;
; -1.613 ; statectrl:U14|ldpc_latch  ; pc:U7|addr_latch[3] ; clk_divider:U1|clk_out     ; statectrl:U14|nextn_latch ; 1.000        ; -0.413     ; 2.212      ;
; -1.613 ; statectrl:U14|ldpc_latch  ; pc:U7|addr_latch[2] ; clk_divider:U1|clk_out     ; statectrl:U14|nextn_latch ; 1.000        ; -0.413     ; 2.212      ;
; -1.613 ; statectrl:U14|ldpc_latch  ; pc:U7|addr_latch[1] ; clk_divider:U1|clk_out     ; statectrl:U14|nextn_latch ; 1.000        ; -0.413     ; 2.212      ;
; -1.613 ; statectrl:U14|ldpc_latch  ; pc:U7|addr_latch[0] ; clk_divider:U1|clk_out     ; statectrl:U14|nextn_latch ; 1.000        ; -0.413     ; 2.212      ;
; -1.613 ; statectrl:U14|ldpc_latch  ; pc:U7|addr_latch[6] ; clk_divider:U1|clk_out     ; statectrl:U14|nextn_latch ; 1.000        ; -0.413     ; 2.212      ;
; -1.172 ; statectrl:U14|rstpc_latch ; pc:U7|addr_latch[7] ; clk_divider:U1|clk_out     ; statectrl:U14|nextn_latch ; 1.000        ; -0.443     ; 1.741      ;
; -1.172 ; statectrl:U14|rstpc_latch ; pc:U7|addr_latch[5] ; clk_divider:U1|clk_out     ; statectrl:U14|nextn_latch ; 1.000        ; -0.443     ; 1.741      ;
; -1.172 ; statectrl:U14|rstpc_latch ; pc:U7|addr_latch[4] ; clk_divider:U1|clk_out     ; statectrl:U14|nextn_latch ; 1.000        ; -0.443     ; 1.741      ;
; -1.172 ; statectrl:U14|rstpc_latch ; pc:U7|addr_latch[3] ; clk_divider:U1|clk_out     ; statectrl:U14|nextn_latch ; 1.000        ; -0.443     ; 1.741      ;
; -1.172 ; statectrl:U14|rstpc_latch ; pc:U7|addr_latch[2] ; clk_divider:U1|clk_out     ; statectrl:U14|nextn_latch ; 1.000        ; -0.443     ; 1.741      ;
; -1.172 ; statectrl:U14|rstpc_latch ; pc:U7|addr_latch[1] ; clk_divider:U1|clk_out     ; statectrl:U14|nextn_latch ; 1.000        ; -0.443     ; 1.741      ;
; -1.172 ; statectrl:U14|rstpc_latch ; pc:U7|addr_latch[0] ; clk_divider:U1|clk_out     ; statectrl:U14|nextn_latch ; 1.000        ; -0.443     ; 1.741      ;
; -1.172 ; statectrl:U14|rstpc_latch ; pc:U7|addr_latch[6] ; clk_divider:U1|clk_out     ; statectrl:U14|nextn_latch ; 1.000        ; -0.443     ; 1.741      ;
; -1.081 ; ir:U5|instruction[0]      ; pc:U7|addr_latch[0] ; statectrl:U14|enirin_latch ; statectrl:U14|nextn_latch ; 1.000        ; -0.133     ; 1.970      ;
; -1.076 ; pc:U7|addr_latch[0]       ; pc:U7|addr_latch[7] ; statectrl:U14|nextn_latch  ; statectrl:U14|nextn_latch ; 1.000        ; -0.049     ; 2.049      ;
; -1.063 ; ir:U5|instruction[2]      ; pc:U7|addr_latch[2] ; statectrl:U14|enirin_latch ; statectrl:U14|nextn_latch ; 1.000        ; -0.133     ; 1.952      ;
; -1.055 ; ir:U5|instruction[1]      ; pc:U7|addr_latch[1] ; statectrl:U14|enirin_latch ; statectrl:U14|nextn_latch ; 1.000        ; -0.133     ; 1.944      ;
; -1.046 ; pc:U7|addr_latch[1]       ; pc:U7|addr_latch[6] ; statectrl:U14|nextn_latch  ; statectrl:U14|nextn_latch ; 1.000        ; -0.049     ; 2.019      ;
; -1.007 ; pc:U7|addr_latch[1]       ; pc:U7|addr_latch[7] ; statectrl:U14|nextn_latch  ; statectrl:U14|nextn_latch ; 1.000        ; -0.049     ; 1.980      ;
; -0.973 ; ir:U5|instruction[3]      ; pc:U7|addr_latch[3] ; statectrl:U14|enirin_latch ; statectrl:U14|nextn_latch ; 1.000        ; -0.133     ; 1.862      ;
; -0.957 ; pc:U7|addr_latch[2]       ; pc:U7|addr_latch[7] ; statectrl:U14|nextn_latch  ; statectrl:U14|nextn_latch ; 1.000        ; -0.049     ; 1.930      ;
; -0.953 ; pc:U7|addr_latch[0]       ; pc:U7|addr_latch[6] ; statectrl:U14|nextn_latch  ; statectrl:U14|nextn_latch ; 1.000        ; -0.049     ; 1.926      ;
; -0.950 ; pc:U7|addr_latch[0]       ; pc:U7|addr_latch[5] ; statectrl:U14|nextn_latch  ; statectrl:U14|nextn_latch ; 1.000        ; -0.049     ; 1.923      ;
; -0.925 ; pc:U7|addr_latch[3]       ; pc:U7|addr_latch[6] ; statectrl:U14|nextn_latch  ; statectrl:U14|nextn_latch ; 1.000        ; -0.049     ; 1.898      ;
; -0.920 ; pc:U7|addr_latch[1]       ; pc:U7|addr_latch[4] ; statectrl:U14|nextn_latch  ; statectrl:U14|nextn_latch ; 1.000        ; -0.049     ; 1.893      ;
; -0.886 ; pc:U7|addr_latch[3]       ; pc:U7|addr_latch[7] ; statectrl:U14|nextn_latch  ; statectrl:U14|nextn_latch ; 1.000        ; -0.049     ; 1.859      ;
; -0.881 ; pc:U7|addr_latch[1]       ; pc:U7|addr_latch[5] ; statectrl:U14|nextn_latch  ; statectrl:U14|nextn_latch ; 1.000        ; -0.049     ; 1.854      ;
; -0.845 ; pc:U7|addr_latch[4]       ; pc:U7|addr_latch[7] ; statectrl:U14|nextn_latch  ; statectrl:U14|nextn_latch ; 1.000        ; -0.049     ; 1.818      ;
; -0.831 ; pc:U7|addr_latch[2]       ; pc:U7|addr_latch[5] ; statectrl:U14|nextn_latch  ; statectrl:U14|nextn_latch ; 1.000        ; -0.049     ; 1.804      ;
; -0.827 ; pc:U7|addr_latch[0]       ; pc:U7|addr_latch[4] ; statectrl:U14|nextn_latch  ; statectrl:U14|nextn_latch ; 1.000        ; -0.049     ; 1.800      ;
; -0.824 ; pc:U7|addr_latch[0]       ; pc:U7|addr_latch[3] ; statectrl:U14|nextn_latch  ; statectrl:U14|nextn_latch ; 1.000        ; -0.049     ; 1.797      ;
; -0.822 ; pc:U7|addr_latch[2]       ; pc:U7|addr_latch[6] ; statectrl:U14|nextn_latch  ; statectrl:U14|nextn_latch ; 1.000        ; -0.049     ; 1.795      ;
; -0.799 ; pc:U7|addr_latch[3]       ; pc:U7|addr_latch[4] ; statectrl:U14|nextn_latch  ; statectrl:U14|nextn_latch ; 1.000        ; -0.049     ; 1.772      ;
; -0.799 ; pc:U7|addr_latch[5]       ; pc:U7|addr_latch[6] ; statectrl:U14|nextn_latch  ; statectrl:U14|nextn_latch ; 1.000        ; -0.049     ; 1.772      ;
; -0.794 ; pc:U7|addr_latch[1]       ; pc:U7|addr_latch[2] ; statectrl:U14|nextn_latch  ; statectrl:U14|nextn_latch ; 1.000        ; -0.049     ; 1.767      ;
; -0.760 ; pc:U7|addr_latch[3]       ; pc:U7|addr_latch[5] ; statectrl:U14|nextn_latch  ; statectrl:U14|nextn_latch ; 1.000        ; -0.049     ; 1.733      ;
; -0.760 ; pc:U7|addr_latch[5]       ; pc:U7|addr_latch[7] ; statectrl:U14|nextn_latch  ; statectrl:U14|nextn_latch ; 1.000        ; -0.049     ; 1.733      ;
; -0.755 ; pc:U7|addr_latch[1]       ; pc:U7|addr_latch[3] ; statectrl:U14|nextn_latch  ; statectrl:U14|nextn_latch ; 1.000        ; -0.049     ; 1.728      ;
; -0.719 ; pc:U7|addr_latch[4]       ; pc:U7|addr_latch[5] ; statectrl:U14|nextn_latch  ; statectrl:U14|nextn_latch ; 1.000        ; -0.049     ; 1.692      ;
; -0.715 ; pc:U7|addr_latch[6]       ; pc:U7|addr_latch[7] ; statectrl:U14|nextn_latch  ; statectrl:U14|nextn_latch ; 1.000        ; -0.049     ; 1.688      ;
; -0.709 ; pc:U7|addr_latch[4]       ; pc:U7|addr_latch[6] ; statectrl:U14|nextn_latch  ; statectrl:U14|nextn_latch ; 1.000        ; -0.049     ; 1.682      ;
; -0.705 ; pc:U7|addr_latch[2]       ; pc:U7|addr_latch[3] ; statectrl:U14|nextn_latch  ; statectrl:U14|nextn_latch ; 1.000        ; -0.049     ; 1.678      ;
; -0.701 ; pc:U7|addr_latch[0]       ; pc:U7|addr_latch[2] ; statectrl:U14|nextn_latch  ; statectrl:U14|nextn_latch ; 1.000        ; -0.049     ; 1.674      ;
; -0.698 ; pc:U7|addr_latch[0]       ; pc:U7|addr_latch[1] ; statectrl:U14|nextn_latch  ; statectrl:U14|nextn_latch ; 1.000        ; -0.049     ; 1.671      ;
; -0.696 ; pc:U7|addr_latch[2]       ; pc:U7|addr_latch[4] ; statectrl:U14|nextn_latch  ; statectrl:U14|nextn_latch ; 1.000        ; -0.049     ; 1.669      ;
; -0.629 ; ir:U5|instruction[5]      ; pc:U7|addr_latch[5] ; statectrl:U14|enirin_latch ; statectrl:U14|nextn_latch ; 1.000        ; -0.152     ; 1.499      ;
; -0.572 ; ir:U5|instruction[4]      ; pc:U7|addr_latch[4] ; statectrl:U14|enirin_latch ; statectrl:U14|nextn_latch ; 1.000        ; -0.152     ; 1.442      ;
; -0.569 ; ir:U5|instruction[7]      ; pc:U7|addr_latch[7] ; statectrl:U14|enirin_latch ; statectrl:U14|nextn_latch ; 1.000        ; -0.152     ; 1.439      ;
; -0.484 ; ir:U5|instruction[6]      ; pc:U7|addr_latch[6] ; statectrl:U14|enirin_latch ; statectrl:U14|nextn_latch ; 1.000        ; 0.086      ; 1.592      ;
; -0.191 ; pc:U7|addr_latch[6]       ; pc:U7|addr_latch[6] ; statectrl:U14|nextn_latch  ; statectrl:U14|nextn_latch ; 1.000        ; -0.044     ; 1.169      ;
; -0.184 ; pc:U7|addr_latch[4]       ; pc:U7|addr_latch[4] ; statectrl:U14|nextn_latch  ; statectrl:U14|nextn_latch ; 1.000        ; -0.044     ; 1.162      ;
; -0.176 ; pc:U7|addr_latch[0]       ; pc:U7|addr_latch[0] ; statectrl:U14|nextn_latch  ; statectrl:U14|nextn_latch ; 1.000        ; -0.044     ; 1.154      ;
; -0.171 ; pc:U7|addr_latch[2]       ; pc:U7|addr_latch[2] ; statectrl:U14|nextn_latch  ; statectrl:U14|nextn_latch ; 1.000        ; -0.044     ; 1.149      ;
; -0.171 ; pc:U7|addr_latch[3]       ; pc:U7|addr_latch[3] ; statectrl:U14|nextn_latch  ; statectrl:U14|nextn_latch ; 1.000        ; -0.044     ; 1.149      ;
; -0.171 ; pc:U7|addr_latch[5]       ; pc:U7|addr_latch[5] ; statectrl:U14|nextn_latch  ; statectrl:U14|nextn_latch ; 1.000        ; -0.044     ; 1.149      ;
; -0.168 ; pc:U7|addr_latch[1]       ; pc:U7|addr_latch[1] ; statectrl:U14|nextn_latch  ; statectrl:U14|nextn_latch ; 1.000        ; -0.044     ; 1.146      ;
; 0.142  ; pc:U7|addr_latch[7]       ; pc:U7|addr_latch[7] ; statectrl:U14|nextn_latch  ; statectrl:U14|nextn_latch ; 1.000        ; -0.044     ; 0.836      ;
+--------+---------------------------+---------------------+----------------------------+---------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'clk_divider:U1|clk_out'                                                                                                                            ;
+--------+----------------------------------+-------------------------------------+----------------------------+------------------------+--------------+------------+------------+
; Slack  ; From Node                        ; To Node                             ; Launch Clock               ; Latch Clock            ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------+-------------------------------------+----------------------------+------------------------+--------------+------------+------------+
; -1.973 ; statectrl:U14|dbfbin_latch       ; statectrl:U14|dbfbin_latch          ; statectrl:U14|dbfbin_latch ; clk_divider:U1|clk_out ; 0.000        ; 2.211      ; 0.693      ;
; -1.497 ; statectrl:U14|dbfbin_latch       ; statectrl:U14|dbfbin_latch          ; statectrl:U14|dbfbin_latch ; clk_divider:U1|clk_out ; -0.500       ; 2.211      ; 0.669      ;
; -0.163 ; ir:U5|instruction[10]            ; statectrl:U14|ldpc_latch            ; ir:U5|instruction[10]      ; clk_divider:U1|clk_out ; 0.000        ; 2.202      ; 2.494      ;
; -0.009 ; ir:U5|instruction[10]            ; statectrl:U14|dbfaout_latch         ; ir:U5|instruction[10]      ; clk_divider:U1|clk_out ; 0.000        ; 2.206      ; 2.652      ;
; 0.165  ; ir:U5|instruction[10]            ; statectrl:U14|regrd2_latch          ; ir:U5|instruction[10]      ; clk_divider:U1|clk_out ; 0.000        ; 2.206      ; 2.826      ;
; 0.262  ; statectrl:U14|enirin_latch       ; statectrl:U14|enirin_latch          ; statectrl:U14|enirin_latch ; clk_divider:U1|clk_out ; 0.000        ; 2.232      ; 2.939      ;
; 0.320  ; statectrl:U14|enirin_latch       ; statectrl:U14|enirin_latch          ; statectrl:U14|enirin_latch ; clk_divider:U1|clk_out ; -0.500       ; 2.232      ; 2.497      ;
; 0.326  ; ir:U5|instruction[10]            ; statectrl:U14|nextn_latch           ; ir:U5|instruction[10]      ; clk_divider:U1|clk_out ; 0.000        ; 2.202      ; 2.983      ;
; 0.363  ; ir:U5|instruction[10]            ; statectrl:U14|ldpc_latch            ; ir:U5|instruction[10]      ; clk_divider:U1|clk_out ; -0.500       ; 2.202      ; 2.520      ;
; 0.430  ; statectrl:U14|regwt_latch        ; statectrl:U14|regwt_latch           ; clk_divider:U1|clk_out     ; clk_divider:U1|clk_out ; 0.000        ; 0.044      ; 0.669      ;
; 0.430  ; statectrl:U14|enrom_latch        ; statectrl:U14|enrom_latch           ; clk_divider:U1|clk_out     ; clk_divider:U1|clk_out ; 0.000        ; 0.044      ; 0.669      ;
; 0.432  ; statectrl:U14|romin_latch        ; statectrl:U14|romin_latch           ; statectrl:U14|romin_latch  ; clk_divider:U1|clk_out ; 0.000        ; 2.208      ; 3.085      ;
; 0.448  ; statectrl:U14|enalu_latch        ; statectrl:U14|enalu_latch           ; statectrl:U14|enalu_latch  ; clk_divider:U1|clk_out ; 0.000        ; 2.208      ; 3.111      ;
; 0.470  ; statectrl:U14|next_state.t3      ; statectrl:U14|current_state.t3      ; clk_divider:U1|clk_out     ; clk_divider:U1|clk_out ; 0.000        ; 0.072      ; 0.737      ;
; 0.470  ; statectrl:U14|counter[19]        ; statectrl:U14|counter[19]           ; clk_divider:U1|clk_out     ; clk_divider:U1|clk_out ; 0.000        ; 0.072      ; 0.737      ;
; 0.470  ; statectrl:U14|next_state.t9      ; statectrl:U14|current_state.t9      ; clk_divider:U1|clk_out     ; clk_divider:U1|clk_out ; 0.000        ; 0.072      ; 0.737      ;
; 0.471  ; statectrl:U14|next_state.t12     ; statectrl:U14|current_state.t12     ; clk_divider:U1|clk_out     ; clk_divider:U1|clk_out ; 0.000        ; 0.072      ; 0.738      ;
; 0.471  ; statectrl:U14|next_state.t_rst_2 ; statectrl:U14|current_state.t_rst_2 ; clk_divider:U1|clk_out     ; clk_divider:U1|clk_out ; 0.000        ; 0.072      ; 0.738      ;
; 0.472  ; statectrl:U14|next_state.t5      ; statectrl:U14|current_state.t5      ; clk_divider:U1|clk_out     ; clk_divider:U1|clk_out ; 0.000        ; 0.072      ; 0.739      ;
; 0.472  ; statectrl:U14|next_state.t18     ; statectrl:U14|current_state.t18     ; clk_divider:U1|clk_out     ; clk_divider:U1|clk_out ; 0.000        ; 0.072      ; 0.739      ;
; 0.476  ; statectrl:U14|ramin_latch        ; statectrl:U14|ramin_latch           ; statectrl:U14|ramin_latch  ; clk_divider:U1|clk_out ; 0.000        ; 2.202      ; 3.123      ;
; 0.480  ; statectrl:U14|ramrd_latch        ; statectrl:U14|ramrd_latch           ; statectrl:U14|ramrd_latch  ; clk_divider:U1|clk_out ; 0.000        ; 2.225      ; 3.150      ;
; 0.487  ; statectrl:U14|enled_latch        ; statectrl:U14|enled_latch           ; statectrl:U14|enled_latch  ; clk_divider:U1|clk_out ; 0.000        ; 2.207      ; 3.149      ;
; 0.520  ; statectrl:U14|enled_latch        ; statectrl:U14|enled_latch           ; statectrl:U14|enled_latch  ; clk_divider:U1|clk_out ; -0.500       ; 2.207      ; 2.682      ;
; 0.528  ; statectrl:U14|nextn_latch        ; statectrl:U14|nextn_latch           ; statectrl:U14|nextn_latch  ; clk_divider:U1|clk_out ; 0.000        ; 2.202      ; 3.175      ;
; 0.568  ; ir:U5|instruction[10]            ; statectrl:U14|dbfaout_latch         ; ir:U5|instruction[10]      ; clk_divider:U1|clk_out ; -0.500       ; 2.206      ; 2.729      ;
; 0.570  ; statectrl:U14|ramwt_latch        ; statectrl:U14|ramwt_latch           ; statectrl:U14|ramwt_latch  ; clk_divider:U1|clk_out ; 0.000        ; 2.206      ; 3.221      ;
; 0.599  ; statectrl:U14|next_state.t17     ; statectrl:U14|current_state.t17     ; clk_divider:U1|clk_out     ; clk_divider:U1|clk_out ; 0.000        ; 0.072      ; 0.866      ;
; 0.607  ; statectrl:U14|current_state.t9   ; statectrl:U14|next_state.t10        ; clk_divider:U1|clk_out     ; clk_divider:U1|clk_out ; 0.000        ; 0.072      ; 0.874      ;
; 0.615  ; statectrl:U14|ramin_latch        ; statectrl:U14|ramin_latch           ; statectrl:U14|ramin_latch  ; clk_divider:U1|clk_out ; -0.500       ; 2.202      ; 2.762      ;
; 0.646  ; statectrl:U14|next_state.t7      ; statectrl:U14|current_state.t7      ; clk_divider:U1|clk_out     ; clk_divider:U1|clk_out ; 0.000        ; 0.072      ; 0.913      ;
; 0.656  ; statectrl:U14|nextn_latch        ; statectrl:U14|nextn_latch           ; statectrl:U14|nextn_latch  ; clk_divider:U1|clk_out ; -0.500       ; 2.202      ; 2.803      ;
; 0.667  ; statectrl:U14|current_state.t6   ; statectrl:U14|next_state.t7         ; clk_divider:U1|clk_out     ; clk_divider:U1|clk_out ; 0.000        ; 0.072      ; 0.934      ;
; 0.679  ; ir:U5|instruction[10]            ; statectrl:U14|regrd1_latch          ; ir:U5|instruction[10]      ; clk_divider:U1|clk_out ; 0.000        ; 2.206      ; 3.340      ;
; 0.684  ; statectrl:U14|counter[9]         ; statectrl:U14|counter[9]            ; clk_divider:U1|clk_out     ; clk_divider:U1|clk_out ; 0.000        ; 0.072      ; 0.951      ;
; 0.684  ; statectrl:U14|counter[7]         ; statectrl:U14|counter[7]            ; clk_divider:U1|clk_out     ; clk_divider:U1|clk_out ; 0.000        ; 0.072      ; 0.951      ;
; 0.685  ; statectrl:U14|counter[13]        ; statectrl:U14|counter[13]           ; clk_divider:U1|clk_out     ; clk_divider:U1|clk_out ; 0.000        ; 0.072      ; 0.952      ;
; 0.685  ; statectrl:U14|counter[5]         ; statectrl:U14|counter[5]            ; clk_divider:U1|clk_out     ; clk_divider:U1|clk_out ; 0.000        ; 0.072      ; 0.952      ;
; 0.686  ; statectrl:U14|counter[15]        ; statectrl:U14|counter[15]           ; clk_divider:U1|clk_out     ; clk_divider:U1|clk_out ; 0.000        ; 0.072      ; 0.953      ;
; 0.687  ; statectrl:U14|counter[11]        ; statectrl:U14|counter[11]           ; clk_divider:U1|clk_out     ; clk_divider:U1|clk_out ; 0.000        ; 0.072      ; 0.954      ;
; 0.687  ; statectrl:U14|counter[3]         ; statectrl:U14|counter[3]            ; clk_divider:U1|clk_out     ; clk_divider:U1|clk_out ; 0.000        ; 0.072      ; 0.954      ;
; 0.687  ; ir:U5|instruction[10]            ; statectrl:U14|regrd2_latch          ; ir:U5|instruction[10]      ; clk_divider:U1|clk_out ; -0.500       ; 2.206      ; 2.848      ;
; 0.688  ; statectrl:U14|counter[16]        ; statectrl:U14|counter[16]           ; clk_divider:U1|clk_out     ; clk_divider:U1|clk_out ; 0.000        ; 0.072      ; 0.955      ;
; 0.688  ; statectrl:U14|counter[1]         ; statectrl:U14|counter[1]            ; clk_divider:U1|clk_out     ; clk_divider:U1|clk_out ; 0.000        ; 0.072      ; 0.955      ;
; 0.689  ; statectrl:U14|counter[17]        ; statectrl:U14|counter[17]           ; clk_divider:U1|clk_out     ; clk_divider:U1|clk_out ; 0.000        ; 0.072      ; 0.956      ;
; 0.689  ; statectrl:U14|counter[10]        ; statectrl:U14|counter[10]           ; clk_divider:U1|clk_out     ; clk_divider:U1|clk_out ; 0.000        ; 0.072      ; 0.956      ;
; 0.689  ; statectrl:U14|ramrd_latch        ; statectrl:U14|ramrd_latch           ; statectrl:U14|ramrd_latch  ; clk_divider:U1|clk_out ; -0.500       ; 2.225      ; 2.859      ;
; 0.690  ; statectrl:U14|counter[12]        ; statectrl:U14|counter[12]           ; clk_divider:U1|clk_out     ; clk_divider:U1|clk_out ; 0.000        ; 0.072      ; 0.957      ;
; 0.690  ; statectrl:U14|counter[8]         ; statectrl:U14|counter[8]            ; clk_divider:U1|clk_out     ; clk_divider:U1|clk_out ; 0.000        ; 0.072      ; 0.957      ;
; 0.690  ; statectrl:U14|counter[6]         ; statectrl:U14|counter[6]            ; clk_divider:U1|clk_out     ; clk_divider:U1|clk_out ; 0.000        ; 0.072      ; 0.957      ;
; 0.691  ; statectrl:U14|counter[14]        ; statectrl:U14|counter[14]           ; clk_divider:U1|clk_out     ; clk_divider:U1|clk_out ; 0.000        ; 0.072      ; 0.958      ;
; 0.691  ; statectrl:U14|counter[4]         ; statectrl:U14|counter[4]            ; clk_divider:U1|clk_out     ; clk_divider:U1|clk_out ; 0.000        ; 0.072      ; 0.958      ;
; 0.691  ; statectrl:U14|counter[2]         ; statectrl:U14|counter[2]            ; clk_divider:U1|clk_out     ; clk_divider:U1|clk_out ; 0.000        ; 0.072      ; 0.958      ;
; 0.692  ; statectrl:U14|counter[18]        ; statectrl:U14|counter[18]           ; clk_divider:U1|clk_out     ; clk_divider:U1|clk_out ; 0.000        ; 0.072      ; 0.959      ;
; 0.697  ; statectrl:U14|current_state.t17  ; statectrl:U14|next_state.t17        ; clk_divider:U1|clk_out     ; clk_divider:U1|clk_out ; 0.000        ; 0.072      ; 0.964      ;
; 0.708  ; statectrl:U14|counter[0]         ; statectrl:U14|counter[0]            ; clk_divider:U1|clk_out     ; clk_divider:U1|clk_out ; 0.000        ; 0.072      ; 0.975      ;
; 0.716  ; statectrl:U14|romin_latch        ; statectrl:U14|romin_latch           ; statectrl:U14|romin_latch  ; clk_divider:U1|clk_out ; -0.500       ; 2.208      ; 2.869      ;
; 0.742  ; statectrl:U14|ramwt_latch        ; statectrl:U14|ramwt_latch           ; statectrl:U14|ramwt_latch  ; clk_divider:U1|clk_out ; -0.500       ; 2.206      ; 2.893      ;
; 0.803  ; statectrl:U14|current_state.t1   ; statectrl:U14|enpcout_latch         ; clk_divider:U1|clk_out     ; clk_divider:U1|clk_out ; 0.000        ; 0.072      ; 1.070      ;
; 0.816  ; statectrl:U14|enalu_latch        ; statectrl:U14|enalu_latch           ; statectrl:U14|enalu_latch  ; clk_divider:U1|clk_out ; -0.500       ; 2.208      ; 2.979      ;
; 0.833  ; ir:U5|instruction[11]            ; statectrl:U14|next_state.t13        ; statectrl:U14|enirin_latch ; clk_divider:U1|clk_out ; 0.000        ; 0.377      ; 1.415      ;
; 0.837  ; ir:U5|instruction[10]            ; statectrl:U14|nextn_latch           ; ir:U5|instruction[10]      ; clk_divider:U1|clk_out ; -0.500       ; 2.202      ; 2.994      ;
; 0.838  ; ir:U5|instruction[10]            ; statectrl:U14|regrd1_latch          ; ir:U5|instruction[10]      ; clk_divider:U1|clk_out ; -0.500       ; 2.206      ; 2.999      ;
; 0.878  ; statectrl:U14|current_state.t14  ; statectrl:U14|regwt_latch           ; clk_divider:U1|clk_out     ; clk_divider:U1|clk_out ; 0.000        ; 0.203      ; 1.276      ;
; 0.917  ; statectrl:U14|next_state.t2      ; statectrl:U14|current_state.t2      ; clk_divider:U1|clk_out     ; clk_divider:U1|clk_out ; 0.000        ; 0.087      ; 1.199      ;
; 0.950  ; statectrl:U14|next_state.t15     ; statectrl:U14|current_state.t15     ; clk_divider:U1|clk_out     ; clk_divider:U1|clk_out ; 0.000        ; 0.086      ; 1.231      ;
; 0.956  ; statectrl:U14|current_state.t11  ; statectrl:U14|next_state.t12        ; clk_divider:U1|clk_out     ; clk_divider:U1|clk_out ; 0.000        ; 0.072      ; 1.223      ;
; 0.993  ; ir:U5|instruction[12]            ; statectrl:U14|next_state.t13        ; statectrl:U14|enirin_latch ; clk_divider:U1|clk_out ; 0.000        ; 0.377      ; 1.575      ;
; 1.006  ; statectrl:U14|counter[8]         ; statectrl:U14|counter[9]            ; clk_divider:U1|clk_out     ; clk_divider:U1|clk_out ; 0.000        ; 0.072      ; 1.273      ;
; 1.006  ; statectrl:U14|counter[10]        ; statectrl:U14|counter[11]           ; clk_divider:U1|clk_out     ; clk_divider:U1|clk_out ; 0.000        ; 0.072      ; 1.273      ;
; 1.006  ; statectrl:U14|counter[9]         ; statectrl:U14|counter[10]           ; clk_divider:U1|clk_out     ; clk_divider:U1|clk_out ; 0.000        ; 0.072      ; 1.273      ;
; 1.006  ; statectrl:U14|counter[7]         ; statectrl:U14|counter[8]            ; clk_divider:U1|clk_out     ; clk_divider:U1|clk_out ; 0.000        ; 0.072      ; 1.273      ;
; 1.006  ; statectrl:U14|counter[0]         ; statectrl:U14|counter[1]            ; clk_divider:U1|clk_out     ; clk_divider:U1|clk_out ; 0.000        ; 0.072      ; 1.273      ;
; 1.007  ; statectrl:U14|counter[6]         ; statectrl:U14|counter[7]            ; clk_divider:U1|clk_out     ; clk_divider:U1|clk_out ; 0.000        ; 0.072      ; 1.274      ;
; 1.007  ; statectrl:U14|counter[12]        ; statectrl:U14|counter[13]           ; clk_divider:U1|clk_out     ; clk_divider:U1|clk_out ; 0.000        ; 0.072      ; 1.274      ;
; 1.007  ; statectrl:U14|counter[5]         ; statectrl:U14|counter[6]            ; clk_divider:U1|clk_out     ; clk_divider:U1|clk_out ; 0.000        ; 0.072      ; 1.274      ;
; 1.007  ; statectrl:U14|counter[13]        ; statectrl:U14|counter[14]           ; clk_divider:U1|clk_out     ; clk_divider:U1|clk_out ; 0.000        ; 0.072      ; 1.274      ;
; 1.007  ; statectrl:U14|counter[16]        ; statectrl:U14|counter[17]           ; clk_divider:U1|clk_out     ; clk_divider:U1|clk_out ; 0.000        ; 0.072      ; 1.274      ;
; 1.008  ; statectrl:U14|counter[4]         ; statectrl:U14|counter[5]            ; clk_divider:U1|clk_out     ; clk_divider:U1|clk_out ; 0.000        ; 0.072      ; 1.275      ;
; 1.008  ; statectrl:U14|counter[14]        ; statectrl:U14|counter[15]           ; clk_divider:U1|clk_out     ; clk_divider:U1|clk_out ; 0.000        ; 0.072      ; 1.275      ;
; 1.008  ; statectrl:U14|counter[2]         ; statectrl:U14|counter[3]            ; clk_divider:U1|clk_out     ; clk_divider:U1|clk_out ; 0.000        ; 0.072      ; 1.275      ;
; 1.008  ; statectrl:U14|counter[15]        ; statectrl:U14|counter[16]           ; clk_divider:U1|clk_out     ; clk_divider:U1|clk_out ; 0.000        ; 0.072      ; 1.275      ;
; 1.009  ; statectrl:U14|counter[18]        ; statectrl:U14|counter[19]           ; clk_divider:U1|clk_out     ; clk_divider:U1|clk_out ; 0.000        ; 0.072      ; 1.276      ;
; 1.011  ; statectrl:U14|current_state.t11  ; statectrl:U14|dbfbin_latch          ; clk_divider:U1|clk_out     ; clk_divider:U1|clk_out ; 0.000        ; 0.072      ; 1.278      ;
; 1.011  ; statectrl:U14|counter[11]        ; statectrl:U14|counter[12]           ; clk_divider:U1|clk_out     ; clk_divider:U1|clk_out ; 0.000        ; 0.072      ; 1.278      ;
; 1.011  ; statectrl:U14|counter[3]         ; statectrl:U14|counter[4]            ; clk_divider:U1|clk_out     ; clk_divider:U1|clk_out ; 0.000        ; 0.072      ; 1.278      ;
; 1.012  ; statectrl:U14|counter[1]         ; statectrl:U14|counter[2]            ; clk_divider:U1|clk_out     ; clk_divider:U1|clk_out ; 0.000        ; 0.072      ; 1.279      ;
; 1.013  ; statectrl:U14|counter[17]        ; statectrl:U14|counter[18]           ; clk_divider:U1|clk_out     ; clk_divider:U1|clk_out ; 0.000        ; 0.072      ; 1.280      ;
; 1.021  ; statectrl:U14|counter[0]         ; statectrl:U14|counter[2]            ; clk_divider:U1|clk_out     ; clk_divider:U1|clk_out ; 0.000        ; 0.072      ; 1.288      ;
; 1.022  ; statectrl:U14|counter[16]        ; statectrl:U14|counter[18]           ; clk_divider:U1|clk_out     ; clk_divider:U1|clk_out ; 0.000        ; 0.072      ; 1.289      ;
; 1.023  ; statectrl:U14|current_state.t13  ; statectrl:U14|regwt_latch           ; clk_divider:U1|clk_out     ; clk_divider:U1|clk_out ; 0.000        ; 0.201      ; 1.419      ;
; 1.023  ; statectrl:U14|counter[10]        ; statectrl:U14|counter[12]           ; clk_divider:U1|clk_out     ; clk_divider:U1|clk_out ; 0.000        ; 0.072      ; 1.290      ;
; 1.024  ; statectrl:U14|counter[8]         ; statectrl:U14|counter[10]           ; clk_divider:U1|clk_out     ; clk_divider:U1|clk_out ; 0.000        ; 0.072      ; 1.291      ;
; 1.024  ; statectrl:U14|counter[6]         ; statectrl:U14|counter[8]            ; clk_divider:U1|clk_out     ; clk_divider:U1|clk_out ; 0.000        ; 0.072      ; 1.291      ;
; 1.024  ; statectrl:U14|counter[12]        ; statectrl:U14|counter[14]           ; clk_divider:U1|clk_out     ; clk_divider:U1|clk_out ; 0.000        ; 0.072      ; 1.291      ;
; 1.025  ; statectrl:U14|counter[4]         ; statectrl:U14|counter[6]            ; clk_divider:U1|clk_out     ; clk_divider:U1|clk_out ; 0.000        ; 0.072      ; 1.292      ;
; 1.025  ; statectrl:U14|counter[14]        ; statectrl:U14|counter[16]           ; clk_divider:U1|clk_out     ; clk_divider:U1|clk_out ; 0.000        ; 0.072      ; 1.292      ;
; 1.025  ; statectrl:U14|counter[2]         ; statectrl:U14|counter[4]            ; clk_divider:U1|clk_out     ; clk_divider:U1|clk_out ; 0.000        ; 0.072      ; 1.292      ;
; 1.040  ; statectrl:U14|next_state.t16     ; statectrl:U14|current_state.t16     ; clk_divider:U1|clk_out     ; clk_divider:U1|clk_out ; 0.000        ; -0.369     ; 0.866      ;
; 1.048  ; statectrl:U14|current_state.t3   ; statectrl:U14|next_state.t4         ; clk_divider:U1|clk_out     ; clk_divider:U1|clk_out ; 0.000        ; 0.093      ; 1.336      ;
+--------+----------------------------------+-------------------------------------+----------------------------+------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'ir:U5|instruction[10]'                                                                                                      ;
+--------+----------------------------+---------------------+----------------------------+-----------------------+--------------+------------+------------+
; Slack  ; From Node                  ; To Node             ; Launch Clock               ; Latch Clock           ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------+---------------------+----------------------------+-----------------------+--------------+------------+------------+
; -0.710 ; statectrl:U14|ramrd_latch  ; gr:U12|gra_latch[0] ; statectrl:U14|ramrd_latch  ; ir:U5|instruction[10] ; 0.000        ; 5.026      ; 4.761      ;
; -0.621 ; statectrl:U14|ramrd_latch  ; gr:U12|gra_latch[7] ; statectrl:U14|ramrd_latch  ; ir:U5|instruction[10] ; 0.000        ; 5.033      ; 4.857      ;
; -0.595 ; statectrl:U14|ramrd_latch  ; gr:U12|gra_latch[3] ; statectrl:U14|ramrd_latch  ; ir:U5|instruction[10] ; 0.000        ; 5.026      ; 4.876      ;
; -0.589 ; statectrl:U14|ramrd_latch  ; gr:U12|gra_latch[2] ; statectrl:U14|ramrd_latch  ; ir:U5|instruction[10] ; 0.000        ; 5.026      ; 4.882      ;
; -0.528 ; statectrl:U14|ramrd_latch  ; gr:U12|gra_latch[6] ; statectrl:U14|ramrd_latch  ; ir:U5|instruction[10] ; 0.000        ; 5.026      ; 4.943      ;
; -0.508 ; statectrl:U14|ramrd_latch  ; gr:U12|gra_latch[5] ; statectrl:U14|ramrd_latch  ; ir:U5|instruction[10] ; 0.000        ; 5.033      ; 4.970      ;
; -0.484 ; statectrl:U14|ramrd_latch  ; gr:U12|grb_latch[3] ; statectrl:U14|ramrd_latch  ; ir:U5|instruction[10] ; 0.000        ; 4.959      ; 4.920      ;
; -0.462 ; statectrl:U14|ramrd_latch  ; gr:U12|grb_latch[0] ; statectrl:U14|ramrd_latch  ; ir:U5|instruction[10] ; 0.000        ; 4.958      ; 4.941      ;
; -0.412 ; statectrl:U14|ramrd_latch  ; gr:U12|gra_latch[4] ; statectrl:U14|ramrd_latch  ; ir:U5|instruction[10] ; 0.000        ; 5.023      ; 5.056      ;
; -0.357 ; statectrl:U14|ramrd_latch  ; gr:U12|grb_latch[6] ; statectrl:U14|ramrd_latch  ; ir:U5|instruction[10] ; 0.000        ; 4.958      ; 5.046      ;
; -0.313 ; statectrl:U14|ramrd_latch  ; gr:U12|grc_latch[0] ; statectrl:U14|ramrd_latch  ; ir:U5|instruction[10] ; 0.000        ; 4.695      ; 4.827      ;
; -0.242 ; statectrl:U14|ramrd_latch  ; gr:U12|grb_latch[5] ; statectrl:U14|ramrd_latch  ; ir:U5|instruction[10] ; 0.000        ; 4.966      ; 5.169      ;
; -0.232 ; statectrl:U14|ramrd_latch  ; gr:U12|grb_latch[4] ; statectrl:U14|ramrd_latch  ; ir:U5|instruction[10] ; 0.000        ; 4.958      ; 5.171      ;
; -0.230 ; statectrl:U14|ramrd_latch  ; gr:U12|gra_latch[1] ; statectrl:U14|ramrd_latch  ; ir:U5|instruction[10] ; 0.000        ; 5.025      ; 5.240      ;
; -0.213 ; statectrl:U14|ramrd_latch  ; gr:U12|grb_latch[7] ; statectrl:U14|ramrd_latch  ; ir:U5|instruction[10] ; 0.000        ; 4.966      ; 5.198      ;
; -0.207 ; statectrl:U14|ramrd_latch  ; gr:U12|grd_latch[0] ; statectrl:U14|ramrd_latch  ; ir:U5|instruction[10] ; -0.500       ; 5.140      ; 4.878      ;
; -0.161 ; statectrl:U14|ramrd_latch  ; gr:U12|grc_latch[3] ; statectrl:U14|ramrd_latch  ; ir:U5|instruction[10] ; 0.000        ; 4.695      ; 4.979      ;
; -0.151 ; statectrl:U14|ramrd_latch  ; gr:U12|grb_latch[1] ; statectrl:U14|ramrd_latch  ; ir:U5|instruction[10] ; 0.000        ; 4.959      ; 5.253      ;
; -0.138 ; statectrl:U14|ramrd_latch  ; gr:U12|grb_latch[2] ; statectrl:U14|ramrd_latch  ; ir:U5|instruction[10] ; 0.000        ; 4.958      ; 5.265      ;
; -0.129 ; statectrl:U14|ramrd_latch  ; gr:U12|grc_latch[6] ; statectrl:U14|ramrd_latch  ; ir:U5|instruction[10] ; 0.000        ; 4.696      ; 5.012      ;
; -0.125 ; pc:U7|addr_latch[2]        ; gr:U12|grd_latch[2] ; statectrl:U14|nextn_latch  ; ir:U5|instruction[10] ; 0.000        ; 3.351      ; 3.431      ;
; -0.094 ; statectrl:U14|ramrd_latch  ; gr:U12|grc_latch[0] ; statectrl:U14|ramrd_latch  ; ir:U5|instruction[10] ; -0.500       ; 4.976      ; 4.827      ;
; -0.075 ; statectrl:U14|ramrd_latch  ; gr:U12|grd_latch[2] ; statectrl:U14|ramrd_latch  ; ir:U5|instruction[10] ; -0.500       ; 5.140      ; 5.010      ;
; -0.019 ; pc:U7|addr_latch[1]        ; gr:U12|grb_latch[1] ; statectrl:U14|nextn_latch  ; ir:U5|instruction[10] ; 0.000        ; 3.161      ; 3.347      ;
; 0.001  ; pc:U7|addr_latch[0]        ; gr:U12|grd_latch[0] ; statectrl:U14|nextn_latch  ; ir:U5|instruction[10] ; 0.000        ; 3.351      ; 3.557      ;
; 0.005  ; statectrl:U14|ramrd_latch  ; gr:U12|grd_latch[0] ; statectrl:U14|ramrd_latch  ; ir:U5|instruction[10] ; 0.000        ; 5.140      ; 5.590      ;
; 0.013  ; statectrl:U14|ramrd_latch  ; gr:U12|grc_latch[7] ; statectrl:U14|ramrd_latch  ; ir:U5|instruction[10] ; 0.000        ; 4.702      ; 5.160      ;
; 0.024  ; statectrl:U14|ramrd_latch  ; gr:U12|grc_latch[5] ; statectrl:U14|ramrd_latch  ; ir:U5|instruction[10] ; 0.000        ; 4.702      ; 5.171      ;
; 0.025  ; statectrl:U14|ramrd_latch  ; gr:U12|grb_latch[3] ; statectrl:U14|ramrd_latch  ; ir:U5|instruction[10] ; -0.500       ; 4.950      ; 4.920      ;
; 0.034  ; statectrl:U14|ramrd_latch  ; gr:U12|grc_latch[2] ; statectrl:U14|ramrd_latch  ; ir:U5|instruction[10] ; 0.000        ; 4.695      ; 5.174      ;
; 0.047  ; statectrl:U14|ramrd_latch  ; gr:U12|grd_latch[3] ; statectrl:U14|ramrd_latch  ; ir:U5|instruction[10] ; -0.500       ; 5.140      ; 5.132      ;
; 0.047  ; statectrl:U14|ramrd_latch  ; gr:U12|grb_latch[0] ; statectrl:U14|ramrd_latch  ; ir:U5|instruction[10] ; -0.500       ; 4.949      ; 4.941      ;
; 0.054  ; pc:U7|addr_latch[1]        ; gr:U12|grd_latch[1] ; statectrl:U14|nextn_latch  ; ir:U5|instruction[10] ; 0.000        ; 3.351      ; 3.610      ;
; 0.058  ; statectrl:U14|ramrd_latch  ; gr:U12|grc_latch[3] ; statectrl:U14|ramrd_latch  ; ir:U5|instruction[10] ; -0.500       ; 4.976      ; 4.979      ;
; 0.075  ; statectrl:U14|ramrd_latch  ; gr:U12|grd_latch[5] ; statectrl:U14|ramrd_latch  ; ir:U5|instruction[10] ; -0.500       ; 5.148      ; 5.168      ;
; 0.090  ; statectrl:U14|ramrd_latch  ; gr:U12|grc_latch[6] ; statectrl:U14|ramrd_latch  ; ir:U5|instruction[10] ; -0.500       ; 4.977      ; 5.012      ;
; 0.091  ; statectrl:U14|ramrd_latch  ; gr:U12|grc_latch[0] ; statectrl:U14|ramrd_latch  ; ir:U5|instruction[10] ; 0.000        ; 4.976      ; 5.512      ;
; 0.093  ; pc:U7|addr_latch[6]        ; gr:U12|grc_latch[6] ; statectrl:U14|nextn_latch  ; ir:U5|instruction[10] ; 0.000        ; 3.188      ; 3.486      ;
; 0.097  ; pc:U7|addr_latch[1]        ; gr:U12|grc_latch[1] ; statectrl:U14|nextn_latch  ; ir:U5|instruction[10] ; 0.000        ; 3.186      ; 3.488      ;
; 0.097  ; pc:U7|addr_latch[7]        ; gr:U12|grd_latch[7] ; statectrl:U14|nextn_latch  ; ir:U5|instruction[10] ; 0.000        ; 3.359      ; 3.661      ;
; 0.106  ; statectrl:U14|ramrd_latch  ; gr:U12|grd_latch[7] ; statectrl:U14|ramrd_latch  ; ir:U5|instruction[10] ; -0.500       ; 5.148      ; 5.199      ;
; 0.114  ; pc:U7|addr_latch[0]        ; gr:U12|grc_latch[0] ; statectrl:U14|nextn_latch  ; ir:U5|instruction[10] ; 0.000        ; 3.187      ; 3.506      ;
; 0.152  ; pc:U7|addr_latch[5]        ; gr:U12|grd_latch[5] ; statectrl:U14|nextn_latch  ; ir:U5|instruction[10] ; 0.000        ; 3.359      ; 3.716      ;
; 0.152  ; statectrl:U14|ramrd_latch  ; gr:U12|grb_latch[6] ; statectrl:U14|ramrd_latch  ; ir:U5|instruction[10] ; -0.500       ; 4.949      ; 5.046      ;
; 0.155  ; pc:U7|addr_latch[6]        ; gr:U12|grb_latch[6] ; statectrl:U14|nextn_latch  ; ir:U5|instruction[10] ; 0.000        ; 3.160      ; 3.520      ;
; 0.188  ; statectrl:U14|ramrd_latch  ; gr:U12|grd_latch[6] ; statectrl:U14|ramrd_latch  ; ir:U5|instruction[10] ; -0.500       ; 5.140      ; 5.273      ;
; 0.191  ; pc:U7|addr_latch[6]        ; gr:U12|grd_latch[6] ; statectrl:U14|nextn_latch  ; ir:U5|instruction[10] ; 0.000        ; 3.351      ; 3.747      ;
; 0.192  ; ir:U5|instruction[7]       ; gr:U12|grd_latch[7] ; statectrl:U14|enirin_latch ; ir:U5|instruction[10] ; 0.000        ; 3.304      ; 3.701      ;
; 0.193  ; statectrl:U14|ramrd_latch  ; gr:U12|grb_latch[3] ; statectrl:U14|ramrd_latch  ; ir:U5|instruction[10] ; 0.000        ; 4.950      ; 5.588      ;
; 0.195  ; statectrl:U14|ramrd_latch  ; gr:U12|grd_latch[3] ; statectrl:U14|ramrd_latch  ; ir:U5|instruction[10] ; 0.000        ; 5.140      ; 5.780      ;
; 0.201  ; statectrl:U14|ramrd_latch  ; gr:U12|grd_latch[2] ; statectrl:U14|ramrd_latch  ; ir:U5|instruction[10] ; 0.000        ; 5.140      ; 5.786      ;
; 0.203  ; pc:U7|addr_latch[2]        ; gr:U12|grc_latch[2] ; statectrl:U14|nextn_latch  ; ir:U5|instruction[10] ; 0.000        ; 3.187      ; 3.595      ;
; 0.209  ; statectrl:U14|ramrd_latch  ; gr:U12|grc_latch[6] ; statectrl:U14|ramrd_latch  ; ir:U5|instruction[10] ; 0.000        ; 4.977      ; 5.631      ;
; 0.223  ; pc:U7|addr_latch[7]        ; gr:U12|grc_latch[7] ; statectrl:U14|nextn_latch  ; ir:U5|instruction[10] ; 0.000        ; 3.194      ; 3.622      ;
; 0.232  ; statectrl:U14|ramrd_latch  ; gr:U12|grc_latch[7] ; statectrl:U14|ramrd_latch  ; ir:U5|instruction[10] ; -0.500       ; 4.983      ; 5.160      ;
; 0.243  ; statectrl:U14|ramrd_latch  ; gr:U12|grc_latch[5] ; statectrl:U14|ramrd_latch  ; ir:U5|instruction[10] ; -0.500       ; 4.983      ; 5.171      ;
; 0.245  ; statectrl:U14|ramrd_latch  ; gr:U12|grb_latch[0] ; statectrl:U14|ramrd_latch  ; ir:U5|instruction[10] ; 0.000        ; 4.949      ; 5.639      ;
; 0.253  ; statectrl:U14|ramrd_latch  ; gr:U12|grc_latch[2] ; statectrl:U14|ramrd_latch  ; ir:U5|instruction[10] ; -0.500       ; 4.976      ; 5.174      ;
; 0.255  ; pc:U7|addr_latch[0]        ; gr:U12|grb_latch[0] ; statectrl:U14|nextn_latch  ; ir:U5|instruction[10] ; 0.000        ; 3.160      ; 3.620      ;
; 0.255  ; statectrl:U14|ramrd_latch  ; gr:U12|grc_latch[1] ; statectrl:U14|ramrd_latch  ; ir:U5|instruction[10] ; 0.000        ; 4.694      ; 5.394      ;
; 0.259  ; ir:U5|instruction[6]       ; gr:U12|grc_latch[6] ; statectrl:U14|enirin_latch ; ir:U5|instruction[10] ; 0.000        ; 3.362      ; 3.826      ;
; 0.264  ; statectrl:U14|ramrd_latch  ; gr:U12|grc_latch[4] ; statectrl:U14|ramrd_latch  ; ir:U5|instruction[10] ; 0.000        ; 4.693      ; 5.402      ;
; 0.266  ; statectrl:U14|ramrd_latch  ; gr:U12|grd_latch[5] ; statectrl:U14|ramrd_latch  ; ir:U5|instruction[10] ; 0.000        ; 5.148      ; 5.859      ;
; 0.267  ; statectrl:U14|ramrd_latch  ; gr:U12|grb_latch[5] ; statectrl:U14|ramrd_latch  ; ir:U5|instruction[10] ; -0.500       ; 4.957      ; 5.169      ;
; 0.277  ; statectrl:U14|ramrd_latch  ; gr:U12|grb_latch[4] ; statectrl:U14|ramrd_latch  ; ir:U5|instruction[10] ; -0.500       ; 4.949      ; 5.171      ;
; 0.278  ; statectrl:U14|ramrd_latch  ; gr:U12|grc_latch[3] ; statectrl:U14|ramrd_latch  ; ir:U5|instruction[10] ; 0.000        ; 4.976      ; 5.699      ;
; 0.282  ; statectrl:U14|ramrd_latch  ; gr:U12|grd_latch[6] ; statectrl:U14|ramrd_latch  ; ir:U5|instruction[10] ; 0.000        ; 5.140      ; 5.867      ;
; 0.284  ; statectrl:U14|ramrd_latch  ; gr:U12|grd_latch[7] ; statectrl:U14|ramrd_latch  ; ir:U5|instruction[10] ; 0.000        ; 5.148      ; 5.877      ;
; 0.287  ; pc:U7|addr_latch[7]        ; gr:U12|grb_latch[7] ; statectrl:U14|nextn_latch  ; ir:U5|instruction[10] ; 0.000        ; 3.168      ; 3.660      ;
; 0.296  ; statectrl:U14|ramrd_latch  ; gr:U12|grb_latch[7] ; statectrl:U14|ramrd_latch  ; ir:U5|instruction[10] ; -0.500       ; 4.957      ; 5.198      ;
; 0.299  ; ir:U5|instruction[10]      ; gr:U12|gra_latch[1] ; ir:U5|instruction[10]      ; ir:U5|instruction[10] ; 0.000        ; 5.025      ; 5.759      ;
; 0.300  ; statectrl:U14|ramrd_latch  ; gr:U12|grd_latch[4] ; statectrl:U14|ramrd_latch  ; ir:U5|instruction[10] ; -0.500       ; 5.140      ; 5.385      ;
; 0.318  ; ir:U5|instruction[7]       ; gr:U12|grc_latch[7] ; statectrl:U14|enirin_latch ; ir:U5|instruction[10] ; 0.000        ; 3.139      ; 3.662      ;
; 0.320  ; pc:U7|addr_latch[5]        ; gr:U12|grc_latch[5] ; statectrl:U14|nextn_latch  ; ir:U5|instruction[10] ; 0.000        ; 3.194      ; 3.719      ;
; 0.321  ; ir:U5|instruction[6]       ; gr:U12|grb_latch[6] ; statectrl:U14|enirin_latch ; ir:U5|instruction[10] ; 0.000        ; 3.334      ; 3.860      ;
; 0.321  ; pc:U7|addr_latch[2]        ; gr:U12|grb_latch[2] ; statectrl:U14|nextn_latch  ; ir:U5|instruction[10] ; 0.000        ; 3.160      ; 3.686      ;
; 0.322  ; ir:U5|instruction[10]      ; gr:U12|gra_latch[3] ; ir:U5|instruction[10]      ; ir:U5|instruction[10] ; 0.000        ; 5.026      ; 5.783      ;
; 0.337  ; statectrl:U14|ramrd_latch  ; gr:U12|grb_latch[6] ; statectrl:U14|ramrd_latch  ; ir:U5|instruction[10] ; 0.000        ; 4.949      ; 5.731      ;
; 0.344  ; pc:U7|addr_latch[5]        ; gr:U12|grb_latch[5] ; statectrl:U14|nextn_latch  ; ir:U5|instruction[10] ; 0.000        ; 3.168      ; 3.717      ;
; 0.357  ; ir:U5|instruction[6]       ; gr:U12|grd_latch[6] ; statectrl:U14|enirin_latch ; ir:U5|instruction[10] ; 0.000        ; 3.525      ; 4.087      ;
; 0.358  ; statectrl:U14|ramrd_latch  ; gr:U12|grb_latch[1] ; statectrl:U14|ramrd_latch  ; ir:U5|instruction[10] ; -0.500       ; 4.950      ; 5.253      ;
; 0.361  ; pc:U7|addr_latch[2]        ; gr:U12|gra_latch[2] ; statectrl:U14|nextn_latch  ; ir:U5|instruction[10] ; -0.500       ; 3.237      ; 3.303      ;
; 0.370  ; pc:U7|addr_latch[7]        ; gr:U12|gra_latch[7] ; statectrl:U14|nextn_latch  ; ir:U5|instruction[10] ; -0.500       ; 3.244      ; 3.319      ;
; 0.371  ; statectrl:U14|ramrd_latch  ; gr:U12|grb_latch[2] ; statectrl:U14|ramrd_latch  ; ir:U5|instruction[10] ; -0.500       ; 4.949      ; 5.265      ;
; 0.375  ; pc:U7|addr_latch[4]        ; gr:U12|grb_latch[4] ; statectrl:U14|nextn_latch  ; ir:U5|instruction[10] ; 0.000        ; 3.160      ; 3.740      ;
; 0.378  ; ir:U5|instruction[10]      ; gr:U12|grb_latch[1] ; ir:U5|instruction[10]      ; ir:U5|instruction[10] ; 0.000        ; 4.959      ; 5.772      ;
; 0.382  ; ir:U5|instruction[7]       ; gr:U12|grb_latch[7] ; statectrl:U14|enirin_latch ; ir:U5|instruction[10] ; 0.000        ; 3.113      ; 3.700      ;
; 0.393  ; pc:U7|addr_latch[1]        ; gr:U12|gra_latch[1] ; statectrl:U14|nextn_latch  ; ir:U5|instruction[10] ; -0.500       ; 3.236      ; 3.334      ;
; 0.395  ; statectrl:U14|ramrd_latch  ; gr:U12|gra_latch[0] ; statectrl:U14|ramrd_latch  ; ir:U5|instruction[10] ; -0.500       ; 5.026      ; 5.366      ;
; 0.398  ; pc:U7|addr_latch[4]        ; gr:U12|grd_latch[4] ; statectrl:U14|nextn_latch  ; ir:U5|instruction[10] ; 0.000        ; 3.351      ; 3.954      ;
; 0.416  ; statectrl:U14|regrd1_latch ; gr:U12|grb_latch[1] ; clk_divider:U1|clk_out     ; ir:U5|instruction[10] ; 0.000        ; 2.852      ; 3.483      ;
; 0.431  ; statectrl:U14|ramrd_latch  ; gr:U12|grd_latch[1] ; statectrl:U14|ramrd_latch  ; ir:U5|instruction[10] ; -0.500       ; 5.140      ; 5.516      ;
; 0.433  ; ir:U5|instruction[10]      ; gr:U12|grb_latch[3] ; ir:U5|instruction[10]      ; ir:U5|instruction[10] ; 0.000        ; 4.959      ; 5.827      ;
; 0.440  ; statectrl:U14|regrd2_latch ; gr:U12|grb_latch[1] ; clk_divider:U1|clk_out     ; ir:U5|instruction[10] ; 0.000        ; 2.852      ; 3.507      ;
; 0.444  ; pc:U7|addr_latch[3]        ; gr:U12|grb_latch[3] ; statectrl:U14|nextn_latch  ; ir:U5|instruction[10] ; 0.000        ; 3.161      ; 3.810      ;
; 0.444  ; statectrl:U14|ramrd_latch  ; gr:U12|grc_latch[5] ; statectrl:U14|ramrd_latch  ; ir:U5|instruction[10] ; 0.000        ; 4.983      ; 5.872      ;
; 0.446  ; statectrl:U14|ramrd_latch  ; gr:U12|grc_latch[7] ; statectrl:U14|ramrd_latch  ; ir:U5|instruction[10] ; 0.000        ; 4.983      ; 5.874      ;
; 0.450  ; statectrl:U14|ramrd_latch  ; gr:U12|grd_latch[4] ; statectrl:U14|ramrd_latch  ; ir:U5|instruction[10] ; 0.000        ; 5.140      ; 6.035      ;
; 0.458  ; statectrl:U14|ramrd_latch  ; gr:U12|grb_latch[5] ; statectrl:U14|ramrd_latch  ; ir:U5|instruction[10] ; 0.000        ; 4.957      ; 5.860      ;
; 0.465  ; ir:U5|instruction[7]       ; gr:U12|gra_latch[7] ; statectrl:U14|enirin_latch ; ir:U5|instruction[10] ; -0.500       ; 3.189      ; 3.359      ;
+--------+----------------------------+---------------------+----------------------------+-----------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'statectrl:U14|dbfbin_latch'                                                                                                                                                                                    ;
+--------+---------------------------------------------------------------------------------------------------+----------------------------+----------------------------+----------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                         ; To Node                    ; Launch Clock               ; Latch Clock                ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------------------------------------------------------------+----------------------------+----------------------------+----------------------------+--------------+------------+------------+
; -0.028 ; statectrl:U14|dbfbin_latch                                                                        ; dbufferb:U10|data_latch[2] ; statectrl:U14|dbfbin_latch ; statectrl:U14|dbfbin_latch ; 0.000        ; 3.933      ; 4.145      ;
; 0.002  ; statectrl:U14|dbfbin_latch                                                                        ; dbufferb:U10|data_latch[6] ; statectrl:U14|dbfbin_latch ; statectrl:U14|dbfbin_latch ; 0.000        ; 3.918      ; 4.160      ;
; 0.005  ; statectrl:U14|ramrd_latch                                                                         ; dbufferb:U10|data_latch[6] ; statectrl:U14|ramrd_latch  ; statectrl:U14|dbfbin_latch ; 0.000        ; 3.918      ; 4.173      ;
; 0.241  ; statectrl:U14|dbfbin_latch                                                                        ; dbufferb:U10|data_latch[5] ; statectrl:U14|dbfbin_latch ; statectrl:U14|dbfbin_latch ; 0.000        ; 3.676      ; 4.157      ;
; 0.295  ; statectrl:U14|dbfbin_latch                                                                        ; dbufferb:U10|data_latch[3] ; statectrl:U14|dbfbin_latch ; statectrl:U14|dbfbin_latch ; 0.000        ; 3.678      ; 4.213      ;
; 0.319  ; statectrl:U14|dbfbin_latch                                                                        ; dbufferb:U10|data_latch[4] ; statectrl:U14|dbfbin_latch ; statectrl:U14|dbfbin_latch ; 0.000        ; 3.666      ; 4.225      ;
; 0.349  ; statectrl:U14|dbfbin_latch                                                                        ; dbufferb:U10|data_latch[0] ; statectrl:U14|dbfbin_latch ; statectrl:U14|dbfbin_latch ; 0.000        ; 3.679      ; 4.268      ;
; 0.363  ; statectrl:U14|ramrd_latch                                                                         ; dbufferb:U10|data_latch[4] ; statectrl:U14|ramrd_latch  ; statectrl:U14|dbfbin_latch ; 0.000        ; 3.666      ; 4.279      ;
; 0.369  ; alu:U8|alu_result_latch[2]                                                                        ; dbufferb:U10|data_latch[2] ; statectrl:U14|enalu_latch  ; statectrl:U14|dbfbin_latch ; -0.500       ; 2.124      ; 2.013      ;
; 0.424  ; statectrl:U14|dbfbin_latch                                                                        ; dbufferb:U10|data_latch[1] ; statectrl:U14|dbfbin_latch ; statectrl:U14|dbfbin_latch ; 0.000        ; 3.678      ; 4.342      ;
; 0.462  ; statectrl:U14|dbfbin_latch                                                                        ; dbufferb:U10|data_latch[7] ; statectrl:U14|dbfbin_latch ; statectrl:U14|dbfbin_latch ; 0.000        ; 3.676      ; 4.378      ;
; 0.490  ; statectrl:U14|ramrd_latch                                                                         ; dbufferb:U10|data_latch[7] ; statectrl:U14|ramrd_latch  ; statectrl:U14|dbfbin_latch ; 0.000        ; 3.676      ; 4.416      ;
; 0.500  ; statectrl:U14|ramrd_latch                                                                         ; dbufferb:U10|data_latch[5] ; statectrl:U14|ramrd_latch  ; statectrl:U14|dbfbin_latch ; 0.000        ; 3.676      ; 4.426      ;
; 0.667  ; statectrl:U14|ramrd_latch                                                                         ; dbufferb:U10|data_latch[3] ; statectrl:U14|ramrd_latch  ; statectrl:U14|dbfbin_latch ; 0.000        ; 3.678      ; 4.595      ;
; 0.798  ; alu:U8|alu_result_latch[0]                                                                        ; dbufferb:U10|data_latch[0] ; statectrl:U14|enalu_latch  ; statectrl:U14|dbfbin_latch ; -0.500       ; 1.870      ; 2.188      ;
; 0.852  ; alu:U8|alu_result_latch[3]                                                                        ; dbufferb:U10|data_latch[3] ; statectrl:U14|enalu_latch  ; statectrl:U14|dbfbin_latch ; -0.500       ; 1.916      ; 2.288      ;
; 0.869  ; alu:U8|alu_result_latch[6]                                                                        ; dbufferb:U10|data_latch[6] ; statectrl:U14|enalu_latch  ; statectrl:U14|dbfbin_latch ; -0.500       ; 1.755      ; 2.144      ;
; 0.942  ; statectrl:U14|ramrd_latch                                                                         ; dbufferb:U10|data_latch[2] ; statectrl:U14|ramrd_latch  ; statectrl:U14|dbfbin_latch ; 0.000        ; 3.933      ; 5.125      ;
; 0.981  ; statectrl:U14|dbfbin_latch                                                                        ; dbufferb:U10|data_latch[6] ; statectrl:U14|dbfbin_latch ; statectrl:U14|dbfbin_latch ; -0.500       ; 3.918      ; 4.659      ;
; 1.011  ; alu:U8|alu_result_latch[1]                                                                        ; dbufferb:U10|data_latch[1] ; statectrl:U14|enalu_latch  ; statectrl:U14|dbfbin_latch ; -0.500       ; 1.869      ; 2.400      ;
; 1.022  ; alu:U8|alu_result_latch[7]                                                                        ; dbufferb:U10|data_latch[7] ; statectrl:U14|enalu_latch  ; statectrl:U14|dbfbin_latch ; -0.500       ; 1.495      ; 2.037      ;
; 1.035  ; statectrl:U14|dbfbin_latch                                                                        ; dbufferb:U10|data_latch[2] ; statectrl:U14|dbfbin_latch ; statectrl:U14|dbfbin_latch ; -0.500       ; 3.933      ; 4.728      ;
; 1.075  ; statectrl:U14|ramrd_latch                                                                         ; dbufferb:U10|data_latch[6] ; statectrl:U14|ramrd_latch  ; statectrl:U14|dbfbin_latch ; -0.500       ; 3.918      ; 4.743      ;
; 1.090  ; statectrl:U14|ramrd_latch                                                                         ; dbufferb:U10|data_latch[0] ; statectrl:U14|ramrd_latch  ; statectrl:U14|dbfbin_latch ; 0.000        ; 3.679      ; 5.019      ;
; 1.127  ; statectrl:U14|dbfbin_latch                                                                        ; dbufferb:U10|data_latch[3] ; statectrl:U14|dbfbin_latch ; statectrl:U14|dbfbin_latch ; -0.500       ; 3.678      ; 4.565      ;
; 1.171  ; alu:U8|alu_result_latch[5]                                                                        ; dbufferb:U10|data_latch[5] ; statectrl:U14|enalu_latch  ; statectrl:U14|dbfbin_latch ; -0.500       ; 1.513      ; 2.204      ;
; 1.201  ; statectrl:U14|dbfbin_latch                                                                        ; dbufferb:U10|data_latch[5] ; statectrl:U14|dbfbin_latch ; statectrl:U14|dbfbin_latch ; -0.500       ; 3.676      ; 4.637      ;
; 1.206  ; alu:U8|alu_result_latch[4]                                                                        ; dbufferb:U10|data_latch[4] ; statectrl:U14|enalu_latch  ; statectrl:U14|dbfbin_latch ; -0.500       ; 1.448      ; 2.174      ;
; 1.243  ; statectrl:U14|dbfbin_latch                                                                        ; dbufferb:U10|data_latch[4] ; statectrl:U14|dbfbin_latch ; statectrl:U14|dbfbin_latch ; -0.500       ; 3.666      ; 4.669      ;
; 1.257  ; statectrl:U14|dbfbin_latch                                                                        ; dbufferb:U10|data_latch[1] ; statectrl:U14|dbfbin_latch ; statectrl:U14|dbfbin_latch ; -0.500       ; 3.678      ; 4.695      ;
; 1.271  ; statectrl:U14|dbfbout_latch                                                                       ; dbufferb:U10|data_latch[6] ; clk_divider:U1|clk_out     ; statectrl:U14|dbfbin_latch ; -0.500       ; 1.825      ; 2.616      ;
; 1.305  ; statectrl:U14|dbfbin_latch                                                                        ; dbufferb:U10|data_latch[7] ; statectrl:U14|dbfbin_latch ; statectrl:U14|dbfbin_latch ; -0.500       ; 3.676      ; 4.741      ;
; 1.355  ; statectrl:U14|ramrd_latch                                                                         ; dbufferb:U10|data_latch[4] ; statectrl:U14|ramrd_latch  ; statectrl:U14|dbfbin_latch ; -0.500       ; 3.666      ; 4.771      ;
; 1.364  ; ir:U5|instruction[10]                                                                             ; dbufferb:U10|data_latch[6] ; ir:U5|instruction[10]      ; statectrl:U14|dbfbin_latch ; 0.000        ; 3.918      ; 5.542      ;
; 1.447  ; statectrl:U14|dbfbin_latch                                                                        ; dbufferb:U10|data_latch[0] ; statectrl:U14|dbfbin_latch ; statectrl:U14|dbfbin_latch ; -0.500       ; 3.679      ; 4.886      ;
; 1.452  ; dbufferb:U10|data_latch[4]                                                                        ; dbufferb:U10|data_latch[4] ; statectrl:U14|enalu_latch  ; statectrl:U14|dbfbin_latch ; 0.000        ; 0.271      ; 1.743      ;
; 1.455  ; statectrl:U14|ramrd_latch                                                                         ; dbufferb:U10|data_latch[1] ; statectrl:U14|ramrd_latch  ; statectrl:U14|dbfbin_latch ; 0.000        ; 3.678      ; 5.383      ;
; 1.466  ; dbufferb:U10|data_latch[6]                                                                        ; dbufferb:U10|data_latch[6] ; statectrl:U14|enalu_latch  ; statectrl:U14|dbfbin_latch ; 0.000        ; 0.288      ; 1.774      ;
; 1.503  ; dbufferb:U10|data_latch[5]                                                                        ; dbufferb:U10|data_latch[5] ; statectrl:U14|enalu_latch  ; statectrl:U14|dbfbin_latch ; 0.000        ; 0.272      ; 1.795      ;
; 1.531  ; statectrl:U14|ramrd_latch                                                                         ; dbufferb:U10|data_latch[7] ; statectrl:U14|ramrd_latch  ; statectrl:U14|dbfbin_latch ; -0.500       ; 3.676      ; 4.957      ;
; 1.545  ; statectrl:U14|ramrd_latch                                                                         ; dbufferb:U10|data_latch[5] ; statectrl:U14|ramrd_latch  ; statectrl:U14|dbfbin_latch ; -0.500       ; 3.676      ; 4.971      ;
; 1.564  ; ir:U5|instruction[10]                                                                             ; dbufferb:U10|data_latch[3] ; ir:U5|instruction[10]      ; statectrl:U14|dbfbin_latch ; 0.000        ; 3.678      ; 5.502      ;
; 1.582  ; pc:U7|addr_latch[6]                                                                               ; dbufferb:U10|data_latch[6] ; statectrl:U14|nextn_latch  ; statectrl:U14|dbfbin_latch ; -0.500       ; 2.129      ; 3.221      ;
; 1.598  ; ir:U5|instruction[10]                                                                             ; dbufferb:U10|data_latch[4] ; ir:U5|instruction[10]      ; statectrl:U14|dbfbin_latch ; 0.000        ; 3.666      ; 5.524      ;
; 1.696  ; dbufferb:U10|data_latch[4]                                                                        ; dbufferb:U10|data_latch[4] ; statectrl:U14|dbfbin_latch ; statectrl:U14|dbfbin_latch ; 0.000        ; 0.047      ; 1.743      ;
; 1.710  ; dbufferb:U10|data_latch[6]                                                                        ; dbufferb:U10|data_latch[6] ; statectrl:U14|dbfbin_latch ; statectrl:U14|dbfbin_latch ; 0.000        ; 0.064      ; 1.774      ;
; 1.746  ; pc:U7|addr_latch[5]                                                                               ; dbufferb:U10|data_latch[5] ; statectrl:U14|nextn_latch  ; statectrl:U14|dbfbin_latch ; -0.500       ; 1.887      ; 3.143      ;
; 1.747  ; dbufferb:U10|data_latch[5]                                                                        ; dbufferb:U10|data_latch[5] ; statectrl:U14|dbfbin_latch ; statectrl:U14|dbfbin_latch ; 0.000        ; 0.048      ; 1.795      ;
; 1.748  ; ir:U5|instruction[6]                                                                              ; dbufferb:U10|data_latch[6] ; statectrl:U14|enirin_latch ; statectrl:U14|dbfbin_latch ; -0.500       ; 2.303      ; 3.561      ;
; 1.775  ; statectrl:U14|ramrd_latch                                                                         ; dbufferb:U10|data_latch[3] ; statectrl:U14|ramrd_latch  ; statectrl:U14|dbfbin_latch ; -0.500       ; 3.678      ; 5.203      ;
; 1.808  ; statectrl:U14|dbfbout_latch                                                                       ; dbufferb:U10|data_latch[4] ; clk_divider:U1|clk_out     ; statectrl:U14|dbfbin_latch ; -0.500       ; 1.573      ; 2.901      ;
; 1.861  ; ir:U5|instruction[10]                                                                             ; dbufferb:U10|data_latch[5] ; ir:U5|instruction[10]      ; statectrl:U14|dbfbin_latch ; 0.000        ; 3.676      ; 5.797      ;
; 1.879  ; pc:U7|addr_latch[7]                                                                               ; dbufferb:U10|data_latch[7] ; statectrl:U14|nextn_latch  ; statectrl:U14|dbfbin_latch ; -0.500       ; 1.887      ; 3.276      ;
; 1.892  ; pc:U7|addr_latch[2]                                                                               ; dbufferb:U10|data_latch[2] ; statectrl:U14|nextn_latch  ; statectrl:U14|dbfbin_latch ; -0.500       ; 2.144      ; 3.546      ;
; 1.964  ; ir:U5|instruction[10]                                                                             ; dbufferb:U10|data_latch[1] ; ir:U5|instruction[10]      ; statectrl:U14|dbfbin_latch ; 0.000        ; 3.678      ; 5.902      ;
; 1.974  ; ir:U5|instruction[7]                                                                              ; dbufferb:U10|data_latch[7] ; statectrl:U14|enirin_latch ; statectrl:U14|dbfbin_latch ; -0.500       ; 1.832      ; 3.316      ;
; 2.065  ; ir:U5|instruction[10]                                                                             ; dbufferb:U10|data_latch[6] ; ir:U5|instruction[10]      ; statectrl:U14|dbfbin_latch ; -0.500       ; 3.918      ; 5.743      ;
; 2.078  ; pc:U7|addr_latch[1]                                                                               ; dbufferb:U10|data_latch[1] ; statectrl:U14|nextn_latch  ; statectrl:U14|dbfbin_latch ; -0.500       ; 1.889      ; 3.477      ;
; 2.083  ; statectrl:U14|regrd1_latch                                                                        ; dbufferb:U10|data_latch[6] ; clk_divider:U1|clk_out     ; statectrl:U14|dbfbin_latch ; -0.500       ; 1.820      ; 3.423      ;
; 2.084  ; ram_new:U3|ram_new_ram:inst|altsyncram:altsyncram_component|altsyncram_2kn3:auto_generated|q_a[6] ; dbufferb:U10|data_latch[6] ; statectrl:U14|ramrd_latch  ; statectrl:U14|dbfbin_latch ; -0.500       ; 1.995      ; 3.589      ;
; 2.086  ; pc:U7|addr_latch[3]                                                                               ; dbufferb:U10|data_latch[3] ; statectrl:U14|nextn_latch  ; statectrl:U14|dbfbin_latch ; -0.500       ; 1.889      ; 3.485      ;
; 2.093  ; statectrl:U14|dbfaout_latch                                                                       ; dbufferb:U10|data_latch[6] ; clk_divider:U1|clk_out     ; statectrl:U14|dbfbin_latch ; -0.500       ; 1.820      ; 3.433      ;
; 2.107  ; statectrl:U14|regrd2_latch                                                                        ; dbufferb:U10|data_latch[6] ; clk_divider:U1|clk_out     ; statectrl:U14|dbfbin_latch ; -0.500       ; 1.820      ; 3.447      ;
; 2.136  ; dbufferb:U10|data_latch[7]                                                                        ; dbufferb:U10|data_latch[7] ; statectrl:U14|enalu_latch  ; statectrl:U14|dbfbin_latch ; 0.000        ; 0.272      ; 2.428      ;
; 2.179  ; ir:U5|instruction[10]                                                                             ; dbufferb:U10|data_latch[7] ; ir:U5|instruction[10]      ; statectrl:U14|dbfbin_latch ; 0.000        ; 3.676      ; 6.115      ;
; 2.187  ; pc:U7|addr_latch[4]                                                                               ; dbufferb:U10|data_latch[4] ; statectrl:U14|nextn_latch  ; statectrl:U14|dbfbin_latch ; -0.500       ; 1.877      ; 3.574      ;
; 2.213  ; ir:U5|instruction[10]                                                                             ; dbufferb:U10|data_latch[2] ; ir:U5|instruction[10]      ; statectrl:U14|dbfbin_latch ; 0.000        ; 3.933      ; 6.406      ;
; 2.258  ; statectrl:U14|enpcout_latch                                                                       ; dbufferb:U10|data_latch[6] ; clk_divider:U1|clk_out     ; statectrl:U14|dbfbin_latch ; -0.500       ; 1.816      ; 3.594      ;
; 2.296  ; statectrl:U14|ramrd_latch                                                                         ; dbufferb:U10|data_latch[2] ; statectrl:U14|ramrd_latch  ; statectrl:U14|dbfbin_latch ; -0.500       ; 3.933      ; 5.979      ;
; 2.298  ; pc:U7|addr_latch[0]                                                                               ; dbufferb:U10|data_latch[0] ; statectrl:U14|nextn_latch  ; statectrl:U14|dbfbin_latch ; -0.500       ; 1.890      ; 3.698      ;
; 2.299  ; ir:U5|instruction[10]                                                                             ; dbufferb:U10|data_latch[4] ; ir:U5|instruction[10]      ; statectrl:U14|dbfbin_latch ; -0.500       ; 3.666      ; 5.725      ;
; 2.303  ; statectrl:U14|ramrd_latch                                                                         ; dbufferb:U10|data_latch[0] ; statectrl:U14|ramrd_latch  ; statectrl:U14|dbfbin_latch ; -0.500       ; 3.679      ; 5.732      ;
; 2.353  ; ir:U5|instruction[10]                                                                             ; dbufferb:U10|data_latch[3] ; ir:U5|instruction[10]      ; statectrl:U14|dbfbin_latch ; -0.500       ; 3.678      ; 5.791      ;
; 2.357  ; statectrl:U14|regrd1_latch                                                                        ; dbufferb:U10|data_latch[5] ; clk_divider:U1|clk_out     ; statectrl:U14|dbfbin_latch ; -0.500       ; 1.578      ; 3.455      ;
; 2.380  ; dbufferb:U10|data_latch[7]                                                                        ; dbufferb:U10|data_latch[7] ; statectrl:U14|dbfbin_latch ; statectrl:U14|dbfbin_latch ; 0.000        ; 0.048      ; 2.428      ;
; 2.380  ; ram_new:U3|ram_new_ram:inst|altsyncram:altsyncram_component|altsyncram_2kn3:auto_generated|q_a[7] ; dbufferb:U10|data_latch[7] ; statectrl:U14|ramrd_latch  ; statectrl:U14|dbfbin_latch ; -0.500       ; 1.753      ; 3.643      ;
; 2.381  ; statectrl:U14|regrd2_latch                                                                        ; dbufferb:U10|data_latch[5] ; clk_divider:U1|clk_out     ; statectrl:U14|dbfbin_latch ; -0.500       ; 1.578      ; 3.479      ;
; 2.480  ; ir:U5|instruction[8]                                                                              ; dbufferb:U10|data_latch[6] ; statectrl:U14|enirin_latch ; statectrl:U14|dbfbin_latch ; -0.500       ; 2.134      ; 4.124      ;
; 2.490  ; ir:U5|instruction[4]                                                                              ; dbufferb:U10|data_latch[4] ; statectrl:U14|enirin_latch ; statectrl:U14|dbfbin_latch ; -0.500       ; 1.822      ; 3.822      ;
; 2.491  ; ir:U5|instruction[10]                                                                             ; dbufferb:U10|data_latch[0] ; ir:U5|instruction[10]      ; statectrl:U14|dbfbin_latch ; 0.000        ; 3.679      ; 6.430      ;
; 2.503  ; statectrl:U14|dbfbout_latch                                                                       ; dbufferb:U10|data_latch[5] ; clk_divider:U1|clk_out     ; statectrl:U14|dbfbin_latch ; -0.500       ; 1.583      ; 3.606      ;
; 2.513  ; statectrl:U14|regrd1_latch                                                                        ; dbufferb:U10|data_latch[1] ; clk_divider:U1|clk_out     ; statectrl:U14|dbfbin_latch ; -0.500       ; 1.580      ; 3.613      ;
; 2.537  ; statectrl:U14|regrd2_latch                                                                        ; dbufferb:U10|data_latch[1] ; clk_divider:U1|clk_out     ; statectrl:U14|dbfbin_latch ; -0.500       ; 1.580      ; 3.637      ;
; 2.562  ; ir:U5|instruction[5]                                                                              ; dbufferb:U10|data_latch[5] ; statectrl:U14|enirin_latch ; statectrl:U14|dbfbin_latch ; -0.500       ; 1.832      ; 3.904      ;
; 2.602  ; ir:U5|instruction[9]                                                                              ; dbufferb:U10|data_latch[3] ; statectrl:U14|enirin_latch ; statectrl:U14|dbfbin_latch ; -0.500       ; 1.894      ; 4.006      ;
; 2.618  ; statectrl:U14|regrd1_latch                                                                        ; dbufferb:U10|data_latch[3] ; clk_divider:U1|clk_out     ; statectrl:U14|dbfbin_latch ; -0.500       ; 1.580      ; 3.718      ;
; 2.642  ; statectrl:U14|regrd2_latch                                                                        ; dbufferb:U10|data_latch[3] ; clk_divider:U1|clk_out     ; statectrl:U14|dbfbin_latch ; -0.500       ; 1.580      ; 3.742      ;
; 2.650  ; ir:U5|instruction[10]                                                                             ; dbufferb:U10|data_latch[5] ; ir:U5|instruction[10]      ; statectrl:U14|dbfbin_latch ; -0.500       ; 3.676      ; 6.086      ;
; 2.656  ; statectrl:U14|ramrd_latch                                                                         ; dbufferb:U10|data_latch[1] ; statectrl:U14|ramrd_latch  ; statectrl:U14|dbfbin_latch ; -0.500       ; 3.678      ; 6.084      ;
; 2.681  ; gr:U12|grc_latch[6]                                                                               ; dbufferb:U10|data_latch[6] ; ir:U5|instruction[10]      ; statectrl:U14|dbfbin_latch ; 0.000        ; -0.524     ; 2.177      ;
; 2.698  ; statectrl:U14|regrd1_latch                                                                        ; dbufferb:U10|data_latch[2] ; clk_divider:U1|clk_out     ; statectrl:U14|dbfbin_latch ; -0.500       ; 1.835      ; 4.053      ;
; 2.701  ; ram_new:U3|ram_new_ram:inst|altsyncram:altsyncram_component|altsyncram_2kn3:auto_generated|q_a[5] ; dbufferb:U10|data_latch[5] ; statectrl:U14|ramrd_latch  ; statectrl:U14|dbfbin_latch ; -0.500       ; 1.753      ; 3.964      ;
; 2.714  ; ir:U5|instruction[8]                                                                              ; dbufferb:U10|data_latch[4] ; statectrl:U14|enirin_latch ; statectrl:U14|dbfbin_latch ; -0.500       ; 1.882      ; 4.106      ;
; 2.722  ; statectrl:U14|regrd2_latch                                                                        ; dbufferb:U10|data_latch[2] ; clk_divider:U1|clk_out     ; statectrl:U14|dbfbin_latch ; -0.500       ; 1.835      ; 4.077      ;
; 2.734  ; statectrl:U14|regrd1_latch                                                                        ; dbufferb:U10|data_latch[4] ; clk_divider:U1|clk_out     ; statectrl:U14|dbfbin_latch ; -0.500       ; 1.568      ; 3.822      ;
; 2.736  ; ir:U5|instruction[9]                                                                              ; dbufferb:U10|data_latch[6] ; statectrl:U14|enirin_latch ; statectrl:U14|dbfbin_latch ; -0.500       ; 2.134      ; 4.380      ;
; 2.752  ; ir:U5|instruction[10]                                                                             ; dbufferb:U10|data_latch[1] ; ir:U5|instruction[10]      ; statectrl:U14|dbfbin_latch ; -0.500       ; 3.678      ; 6.190      ;
; 2.758  ; statectrl:U14|regrd2_latch                                                                        ; dbufferb:U10|data_latch[4] ; clk_divider:U1|clk_out     ; statectrl:U14|dbfbin_latch ; -0.500       ; 1.568      ; 3.846      ;
; 2.785  ; ir:U5|instruction[0]                                                                              ; dbufferb:U10|data_latch[6] ; statectrl:U14|enirin_latch ; statectrl:U14|dbfbin_latch ; -0.500       ; 2.092      ; 4.387      ;
; 2.800  ; ir:U5|instruction[1]                                                                              ; dbufferb:U10|data_latch[3] ; statectrl:U14|enirin_latch ; statectrl:U14|dbfbin_latch ; -0.500       ; 1.852      ; 4.162      ;
+--------+---------------------------------------------------------------------------------------------------+----------------------------+----------------------------+----------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'statectrl:U14|enalu_latch'                                                                                                                                                                                   ;
+-------+---------------------------------------------------------------------------------------------------+----------------------------+----------------------------+---------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                         ; To Node                    ; Launch Clock               ; Latch Clock               ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------------------------------------------------------+----------------------------+----------------------------+---------------------------+--------------+------------+------------+
; 0.081 ; statectrl:U14|dbfbin_latch                                                                        ; dbufferb:U10|data_latch[2] ; statectrl:U14|dbfbin_latch ; statectrl:U14|enalu_latch ; 0.000        ; 3.804      ; 4.145      ;
; 0.111 ; statectrl:U14|dbfbin_latch                                                                        ; dbufferb:U10|data_latch[6] ; statectrl:U14|dbfbin_latch ; statectrl:U14|enalu_latch ; 0.000        ; 3.789      ; 4.160      ;
; 0.134 ; statectrl:U14|ramrd_latch                                                                         ; dbufferb:U10|data_latch[6] ; statectrl:U14|ramrd_latch  ; statectrl:U14|enalu_latch ; 0.000        ; 3.789      ; 4.173      ;
; 0.350 ; statectrl:U14|dbfbin_latch                                                                        ; dbufferb:U10|data_latch[5] ; statectrl:U14|dbfbin_latch ; statectrl:U14|enalu_latch ; 0.000        ; 3.547      ; 4.157      ;
; 0.404 ; statectrl:U14|dbfbin_latch                                                                        ; dbufferb:U10|data_latch[3] ; statectrl:U14|dbfbin_latch ; statectrl:U14|enalu_latch ; 0.000        ; 3.549      ; 4.213      ;
; 0.428 ; statectrl:U14|dbfbin_latch                                                                        ; dbufferb:U10|data_latch[4] ; statectrl:U14|dbfbin_latch ; statectrl:U14|enalu_latch ; 0.000        ; 3.537      ; 4.225      ;
; 0.458 ; statectrl:U14|dbfbin_latch                                                                        ; dbufferb:U10|data_latch[0] ; statectrl:U14|dbfbin_latch ; statectrl:U14|enalu_latch ; 0.000        ; 3.550      ; 4.268      ;
; 0.485 ; ir:U5|instruction[15]                                                                             ; alu:U8|alu_result_latch[5] ; statectrl:U14|enirin_latch ; statectrl:U14|enalu_latch ; 0.000        ; 0.854      ; 1.544      ;
; 0.487 ; ir:U5|instruction[15]                                                                             ; alu:U8|alu_result_latch[6] ; statectrl:U14|enirin_latch ; statectrl:U14|enalu_latch ; 0.000        ; 0.854      ; 1.546      ;
; 0.492 ; statectrl:U14|ramrd_latch                                                                         ; dbufferb:U10|data_latch[4] ; statectrl:U14|ramrd_latch  ; statectrl:U14|enalu_latch ; 0.000        ; 3.537      ; 4.279      ;
; 0.498 ; alu:U8|alu_result_latch[2]                                                                        ; dbufferb:U10|data_latch[2] ; statectrl:U14|enalu_latch  ; statectrl:U14|enalu_latch ; -0.500       ; 1.995      ; 2.013      ;
; 0.533 ; statectrl:U14|dbfbin_latch                                                                        ; dbufferb:U10|data_latch[1] ; statectrl:U14|dbfbin_latch ; statectrl:U14|enalu_latch ; 0.000        ; 3.549      ; 4.342      ;
; 0.571 ; statectrl:U14|dbfbin_latch                                                                        ; dbufferb:U10|data_latch[7] ; statectrl:U14|dbfbin_latch ; statectrl:U14|enalu_latch ; 0.000        ; 3.547      ; 4.378      ;
; 0.619 ; statectrl:U14|ramrd_latch                                                                         ; dbufferb:U10|data_latch[7] ; statectrl:U14|ramrd_latch  ; statectrl:U14|enalu_latch ; 0.000        ; 3.547      ; 4.416      ;
; 0.629 ; statectrl:U14|ramrd_latch                                                                         ; dbufferb:U10|data_latch[5] ; statectrl:U14|ramrd_latch  ; statectrl:U14|enalu_latch ; 0.000        ; 3.547      ; 4.426      ;
; 0.796 ; statectrl:U14|ramrd_latch                                                                         ; dbufferb:U10|data_latch[3] ; statectrl:U14|ramrd_latch  ; statectrl:U14|enalu_latch ; 0.000        ; 3.549      ; 4.595      ;
; 0.927 ; alu:U8|alu_result_latch[0]                                                                        ; dbufferb:U10|data_latch[0] ; statectrl:U14|enalu_latch  ; statectrl:U14|enalu_latch ; -0.500       ; 1.741      ; 2.188      ;
; 0.981 ; alu:U8|alu_result_latch[3]                                                                        ; dbufferb:U10|data_latch[3] ; statectrl:U14|enalu_latch  ; statectrl:U14|enalu_latch ; -0.500       ; 1.787      ; 2.288      ;
; 0.998 ; alu:U8|alu_result_latch[6]                                                                        ; dbufferb:U10|data_latch[6] ; statectrl:U14|enalu_latch  ; statectrl:U14|enalu_latch ; -0.500       ; 1.626      ; 2.144      ;
; 1.071 ; statectrl:U14|ramrd_latch                                                                         ; dbufferb:U10|data_latch[2] ; statectrl:U14|ramrd_latch  ; statectrl:U14|enalu_latch ; 0.000        ; 3.804      ; 5.125      ;
; 1.110 ; statectrl:U14|dbfbin_latch                                                                        ; dbufferb:U10|data_latch[6] ; statectrl:U14|dbfbin_latch ; statectrl:U14|enalu_latch ; -0.500       ; 3.789      ; 4.659      ;
; 1.140 ; alu:U8|alu_result_latch[1]                                                                        ; dbufferb:U10|data_latch[1] ; statectrl:U14|enalu_latch  ; statectrl:U14|enalu_latch ; -0.500       ; 1.740      ; 2.400      ;
; 1.151 ; alu:U8|alu_result_latch[7]                                                                        ; dbufferb:U10|data_latch[7] ; statectrl:U14|enalu_latch  ; statectrl:U14|enalu_latch ; -0.500       ; 1.366      ; 2.037      ;
; 1.164 ; statectrl:U14|dbfbin_latch                                                                        ; dbufferb:U10|data_latch[2] ; statectrl:U14|dbfbin_latch ; statectrl:U14|enalu_latch ; -0.500       ; 3.804      ; 4.728      ;
; 1.204 ; statectrl:U14|ramrd_latch                                                                         ; dbufferb:U10|data_latch[6] ; statectrl:U14|ramrd_latch  ; statectrl:U14|enalu_latch ; -0.500       ; 3.789      ; 4.743      ;
; 1.219 ; statectrl:U14|ramrd_latch                                                                         ; dbufferb:U10|data_latch[0] ; statectrl:U14|ramrd_latch  ; statectrl:U14|enalu_latch ; 0.000        ; 3.550      ; 5.019      ;
; 1.256 ; statectrl:U14|dbfbin_latch                                                                        ; dbufferb:U10|data_latch[3] ; statectrl:U14|dbfbin_latch ; statectrl:U14|enalu_latch ; -0.500       ; 3.549      ; 4.565      ;
; 1.300 ; alu:U8|alu_result_latch[5]                                                                        ; dbufferb:U10|data_latch[5] ; statectrl:U14|enalu_latch  ; statectrl:U14|enalu_latch ; -0.500       ; 1.384      ; 2.204      ;
; 1.330 ; statectrl:U14|dbfbin_latch                                                                        ; dbufferb:U10|data_latch[5] ; statectrl:U14|dbfbin_latch ; statectrl:U14|enalu_latch ; -0.500       ; 3.547      ; 4.637      ;
; 1.335 ; alu:U8|alu_result_latch[4]                                                                        ; dbufferb:U10|data_latch[4] ; statectrl:U14|enalu_latch  ; statectrl:U14|enalu_latch ; -0.500       ; 1.319      ; 2.174      ;
; 1.372 ; statectrl:U14|dbfbin_latch                                                                        ; dbufferb:U10|data_latch[4] ; statectrl:U14|dbfbin_latch ; statectrl:U14|enalu_latch ; -0.500       ; 3.537      ; 4.669      ;
; 1.386 ; statectrl:U14|dbfbin_latch                                                                        ; dbufferb:U10|data_latch[1] ; statectrl:U14|dbfbin_latch ; statectrl:U14|enalu_latch ; -0.500       ; 3.549      ; 4.695      ;
; 1.400 ; statectrl:U14|dbfbout_latch                                                                       ; dbufferb:U10|data_latch[6] ; clk_divider:U1|clk_out     ; statectrl:U14|enalu_latch ; -0.500       ; 1.696      ; 2.616      ;
; 1.434 ; statectrl:U14|dbfbin_latch                                                                        ; dbufferb:U10|data_latch[7] ; statectrl:U14|dbfbin_latch ; statectrl:U14|enalu_latch ; -0.500       ; 3.547      ; 4.741      ;
; 1.484 ; statectrl:U14|ramrd_latch                                                                         ; dbufferb:U10|data_latch[4] ; statectrl:U14|ramrd_latch  ; statectrl:U14|enalu_latch ; -0.500       ; 3.537      ; 4.771      ;
; 1.493 ; ir:U5|instruction[10]                                                                             ; dbufferb:U10|data_latch[6] ; ir:U5|instruction[10]      ; statectrl:U14|enalu_latch ; 0.000        ; 3.789      ; 5.542      ;
; 1.504 ; ir:U5|instruction[14]                                                                             ; alu:U8|alu_result_latch[3] ; statectrl:U14|enirin_latch ; statectrl:U14|enalu_latch ; 0.000        ; 0.030      ; 1.739      ;
; 1.505 ; ir:U5|instruction[15]                                                                             ; alu:U8|alu_result_latch[7] ; statectrl:U14|enirin_latch ; statectrl:U14|enalu_latch ; 0.000        ; 0.873      ; 2.583      ;
; 1.526 ; ir:U5|instruction[15]                                                                             ; alu:U8|alu_result_latch[4] ; statectrl:U14|enirin_latch ; statectrl:U14|enalu_latch ; 0.000        ; 0.912      ; 2.643      ;
; 1.574 ; ir:U5|instruction[14]                                                                             ; alu:U8|alu_result_latch[4] ; statectrl:U14|enirin_latch ; statectrl:U14|enalu_latch ; 0.000        ; 0.506      ; 2.285      ;
; 1.576 ; statectrl:U14|dbfbin_latch                                                                        ; dbufferb:U10|data_latch[0] ; statectrl:U14|dbfbin_latch ; statectrl:U14|enalu_latch ; -0.500       ; 3.550      ; 4.886      ;
; 1.584 ; statectrl:U14|ramrd_latch                                                                         ; dbufferb:U10|data_latch[1] ; statectrl:U14|ramrd_latch  ; statectrl:U14|enalu_latch ; 0.000        ; 3.549      ; 5.383      ;
; 1.609 ; ir:U5|instruction[15]                                                                             ; alu:U8|alu_result_latch[3] ; statectrl:U14|enirin_latch ; statectrl:U14|enalu_latch ; 0.000        ; 0.436      ; 2.250      ;
; 1.660 ; statectrl:U14|ramrd_latch                                                                         ; dbufferb:U10|data_latch[7] ; statectrl:U14|ramrd_latch  ; statectrl:U14|enalu_latch ; -0.500       ; 3.547      ; 4.957      ;
; 1.674 ; statectrl:U14|ramrd_latch                                                                         ; dbufferb:U10|data_latch[5] ; statectrl:U14|ramrd_latch  ; statectrl:U14|enalu_latch ; -0.500       ; 3.547      ; 4.971      ;
; 1.686 ; alu:U8|alu_result_latch[0]                                                                        ; alu:U8|zero_flag_latch     ; statectrl:U14|enalu_latch  ; statectrl:U14|enalu_latch ; -0.500       ; 0.969      ; 2.175      ;
; 1.693 ; ir:U5|instruction[10]                                                                             ; dbufferb:U10|data_latch[3] ; ir:U5|instruction[10]      ; statectrl:U14|enalu_latch ; 0.000        ; 3.549      ; 5.502      ;
; 1.696 ; dbufferb:U10|data_latch[4]                                                                        ; dbufferb:U10|data_latch[4] ; statectrl:U14|enalu_latch  ; statectrl:U14|enalu_latch ; 0.000        ; 0.047      ; 1.743      ;
; 1.705 ; dbufferb:U10|data_latch[4]                                                                        ; dbufferb:U10|data_latch[4] ; statectrl:U14|dbfbin_latch ; statectrl:U14|enalu_latch ; 0.000        ; 0.018      ; 1.743      ;
; 1.710 ; dbufferb:U10|data_latch[6]                                                                        ; dbufferb:U10|data_latch[6] ; statectrl:U14|enalu_latch  ; statectrl:U14|enalu_latch ; 0.000        ; 0.064      ; 1.774      ;
; 1.711 ; pc:U7|addr_latch[6]                                                                               ; dbufferb:U10|data_latch[6] ; statectrl:U14|nextn_latch  ; statectrl:U14|enalu_latch ; -0.500       ; 2.000      ; 3.221      ;
; 1.719 ; dbufferb:U10|data_latch[6]                                                                        ; dbufferb:U10|data_latch[6] ; statectrl:U14|dbfbin_latch ; statectrl:U14|enalu_latch ; 0.000        ; 0.035      ; 1.774      ;
; 1.727 ; ir:U5|instruction[10]                                                                             ; dbufferb:U10|data_latch[4] ; ir:U5|instruction[10]      ; statectrl:U14|enalu_latch ; 0.000        ; 3.537      ; 5.524      ;
; 1.747 ; dbufferb:U10|data_latch[5]                                                                        ; dbufferb:U10|data_latch[5] ; statectrl:U14|enalu_latch  ; statectrl:U14|enalu_latch ; 0.000        ; 0.048      ; 1.795      ;
; 1.756 ; dbufferb:U10|data_latch[5]                                                                        ; dbufferb:U10|data_latch[5] ; statectrl:U14|dbfbin_latch ; statectrl:U14|enalu_latch ; 0.000        ; 0.019      ; 1.795      ;
; 1.875 ; pc:U7|addr_latch[5]                                                                               ; dbufferb:U10|data_latch[5] ; statectrl:U14|nextn_latch  ; statectrl:U14|enalu_latch ; -0.500       ; 1.758      ; 3.143      ;
; 1.877 ; ir:U5|instruction[6]                                                                              ; dbufferb:U10|data_latch[6] ; statectrl:U14|enirin_latch ; statectrl:U14|enalu_latch ; -0.500       ; 2.174      ; 3.561      ;
; 1.904 ; statectrl:U14|ramrd_latch                                                                         ; dbufferb:U10|data_latch[3] ; statectrl:U14|ramrd_latch  ; statectrl:U14|enalu_latch ; -0.500       ; 3.549      ; 5.203      ;
; 1.937 ; statectrl:U14|dbfbout_latch                                                                       ; dbufferb:U10|data_latch[4] ; clk_divider:U1|clk_out     ; statectrl:U14|enalu_latch ; -0.500       ; 1.444      ; 2.901      ;
; 1.969 ; ir:U5|instruction[14]                                                                             ; alu:U8|alu_result_latch[7] ; statectrl:U14|enirin_latch ; statectrl:U14|enalu_latch ; 0.000        ; 0.467      ; 2.641      ;
; 1.990 ; ir:U5|instruction[15]                                                                             ; alu:U8|alu_result_latch[1] ; statectrl:U14|enirin_latch ; statectrl:U14|enalu_latch ; 0.000        ; 0.486      ; 2.681      ;
; 1.990 ; ir:U5|instruction[10]                                                                             ; dbufferb:U10|data_latch[5] ; ir:U5|instruction[10]      ; statectrl:U14|enalu_latch ; 0.000        ; 3.547      ; 5.797      ;
; 1.995 ; ir:U5|instruction[15]                                                                             ; alu:U8|alu_result_latch[2] ; statectrl:U14|enirin_latch ; statectrl:U14|enalu_latch ; 0.000        ; 0.486      ; 2.686      ;
; 1.996 ; ir:U5|instruction[15]                                                                             ; alu:U8|alu_result_latch[0] ; statectrl:U14|enirin_latch ; statectrl:U14|enalu_latch ; 0.000        ; 0.486      ; 2.687      ;
; 1.998 ; ir:U5|instruction[14]                                                                             ; alu:U8|alu_result_latch[0] ; statectrl:U14|enirin_latch ; statectrl:U14|enalu_latch ; 0.000        ; 0.080      ; 2.283      ;
; 1.999 ; ir:U5|instruction[14]                                                                             ; alu:U8|alu_result_latch[2] ; statectrl:U14|enirin_latch ; statectrl:U14|enalu_latch ; 0.000        ; 0.080      ; 2.284      ;
; 2.001 ; ir:U5|instruction[14]                                                                             ; alu:U8|alu_result_latch[1] ; statectrl:U14|enirin_latch ; statectrl:U14|enalu_latch ; 0.000        ; 0.080      ; 2.286      ;
; 2.008 ; pc:U7|addr_latch[7]                                                                               ; dbufferb:U10|data_latch[7] ; statectrl:U14|nextn_latch  ; statectrl:U14|enalu_latch ; -0.500       ; 1.758      ; 3.276      ;
; 2.021 ; pc:U7|addr_latch[2]                                                                               ; dbufferb:U10|data_latch[2] ; statectrl:U14|nextn_latch  ; statectrl:U14|enalu_latch ; -0.500       ; 2.015      ; 3.546      ;
; 2.023 ; alu:U8|alu_result_latch[2]                                                                        ; alu:U8|zero_flag_latch     ; statectrl:U14|enalu_latch  ; statectrl:U14|enalu_latch ; -0.500       ; 0.969      ; 2.512      ;
; 2.064 ; alu:U8|alu_result_latch[1]                                                                        ; alu:U8|zero_flag_latch     ; statectrl:U14|enalu_latch  ; statectrl:U14|enalu_latch ; -0.500       ; 0.969      ; 2.553      ;
; 2.093 ; ir:U5|instruction[10]                                                                             ; dbufferb:U10|data_latch[1] ; ir:U5|instruction[10]      ; statectrl:U14|enalu_latch ; 0.000        ; 3.549      ; 5.902      ;
; 2.103 ; ir:U5|instruction[7]                                                                              ; dbufferb:U10|data_latch[7] ; statectrl:U14|enirin_latch ; statectrl:U14|enalu_latch ; -0.500       ; 1.703      ; 3.316      ;
; 2.194 ; ir:U5|instruction[10]                                                                             ; dbufferb:U10|data_latch[6] ; ir:U5|instruction[10]      ; statectrl:U14|enalu_latch ; -0.500       ; 3.789      ; 5.743      ;
; 2.207 ; pc:U7|addr_latch[1]                                                                               ; dbufferb:U10|data_latch[1] ; statectrl:U14|nextn_latch  ; statectrl:U14|enalu_latch ; -0.500       ; 1.760      ; 3.477      ;
; 2.212 ; statectrl:U14|regrd1_latch                                                                        ; dbufferb:U10|data_latch[6] ; clk_divider:U1|clk_out     ; statectrl:U14|enalu_latch ; -0.500       ; 1.691      ; 3.423      ;
; 2.213 ; ram_new:U3|ram_new_ram:inst|altsyncram:altsyncram_component|altsyncram_2kn3:auto_generated|q_a[6] ; dbufferb:U10|data_latch[6] ; statectrl:U14|ramrd_latch  ; statectrl:U14|enalu_latch ; -0.500       ; 1.866      ; 3.589      ;
; 2.215 ; pc:U7|addr_latch[3]                                                                               ; dbufferb:U10|data_latch[3] ; statectrl:U14|nextn_latch  ; statectrl:U14|enalu_latch ; -0.500       ; 1.760      ; 3.485      ;
; 2.222 ; statectrl:U14|dbfaout_latch                                                                       ; dbufferb:U10|data_latch[6] ; clk_divider:U1|clk_out     ; statectrl:U14|enalu_latch ; -0.500       ; 1.691      ; 3.433      ;
; 2.235 ; ir:U5|instruction[13]                                                                             ; alu:U8|alu_result_latch[7] ; statectrl:U14|enirin_latch ; statectrl:U14|enalu_latch ; 0.000        ; 0.467      ; 2.907      ;
; 2.236 ; statectrl:U14|regrd2_latch                                                                        ; dbufferb:U10|data_latch[6] ; clk_divider:U1|clk_out     ; statectrl:U14|enalu_latch ; -0.500       ; 1.691      ; 3.447      ;
; 2.265 ; ir:U5|instruction[11]                                                                             ; alu:U8|alu_result_latch[4] ; statectrl:U14|enirin_latch ; statectrl:U14|enalu_latch ; 0.000        ; 0.506      ; 2.976      ;
; 2.308 ; ir:U5|instruction[10]                                                                             ; dbufferb:U10|data_latch[7] ; ir:U5|instruction[10]      ; statectrl:U14|enalu_latch ; 0.000        ; 3.547      ; 6.115      ;
; 2.316 ; pc:U7|addr_latch[4]                                                                               ; dbufferb:U10|data_latch[4] ; statectrl:U14|nextn_latch  ; statectrl:U14|enalu_latch ; -0.500       ; 1.748      ; 3.574      ;
; 2.342 ; ir:U5|instruction[10]                                                                             ; dbufferb:U10|data_latch[2] ; ir:U5|instruction[10]      ; statectrl:U14|enalu_latch ; 0.000        ; 3.804      ; 6.406      ;
; 2.380 ; dbufferb:U10|data_latch[7]                                                                        ; dbufferb:U10|data_latch[7] ; statectrl:U14|enalu_latch  ; statectrl:U14|enalu_latch ; 0.000        ; 0.048      ; 2.428      ;
; 2.387 ; statectrl:U14|enpcout_latch                                                                       ; dbufferb:U10|data_latch[6] ; clk_divider:U1|clk_out     ; statectrl:U14|enalu_latch ; -0.500       ; 1.687      ; 3.594      ;
; 2.389 ; dbufferb:U10|data_latch[7]                                                                        ; dbufferb:U10|data_latch[7] ; statectrl:U14|dbfbin_latch ; statectrl:U14|enalu_latch ; 0.000        ; 0.019      ; 2.428      ;
; 2.408 ; ir:U5|instruction[13]                                                                             ; alu:U8|alu_result_latch[6] ; statectrl:U14|enirin_latch ; statectrl:U14|enalu_latch ; 0.000        ; 0.448      ; 3.061      ;
; 2.425 ; statectrl:U14|ramrd_latch                                                                         ; dbufferb:U10|data_latch[2] ; statectrl:U14|ramrd_latch  ; statectrl:U14|enalu_latch ; -0.500       ; 3.804      ; 5.979      ;
; 2.427 ; pc:U7|addr_latch[0]                                                                               ; dbufferb:U10|data_latch[0] ; statectrl:U14|nextn_latch  ; statectrl:U14|enalu_latch ; -0.500       ; 1.761      ; 3.698      ;
; 2.428 ; ir:U5|instruction[10]                                                                             ; dbufferb:U10|data_latch[4] ; ir:U5|instruction[10]      ; statectrl:U14|enalu_latch ; -0.500       ; 3.537      ; 5.725      ;
; 2.432 ; statectrl:U14|ramrd_latch                                                                         ; dbufferb:U10|data_latch[0] ; statectrl:U14|ramrd_latch  ; statectrl:U14|enalu_latch ; -0.500       ; 3.550      ; 5.732      ;
; 2.446 ; ir:U5|instruction[12]                                                                             ; alu:U8|alu_result_latch[7] ; statectrl:U14|enirin_latch ; statectrl:U14|enalu_latch ; 0.000        ; 0.467      ; 3.118      ;
; 2.451 ; ir:U5|instruction[13]                                                                             ; alu:U8|alu_result_latch[5] ; statectrl:U14|enirin_latch ; statectrl:U14|enalu_latch ; 0.000        ; 0.448      ; 3.104      ;
; 2.482 ; ir:U5|instruction[10]                                                                             ; dbufferb:U10|data_latch[3] ; ir:U5|instruction[10]      ; statectrl:U14|enalu_latch ; -0.500       ; 3.549      ; 5.791      ;
; 2.486 ; statectrl:U14|regrd1_latch                                                                        ; dbufferb:U10|data_latch[5] ; clk_divider:U1|clk_out     ; statectrl:U14|enalu_latch ; -0.500       ; 1.449      ; 3.455      ;
; 2.509 ; ram_new:U3|ram_new_ram:inst|altsyncram:altsyncram_component|altsyncram_2kn3:auto_generated|q_a[7] ; dbufferb:U10|data_latch[7] ; statectrl:U14|ramrd_latch  ; statectrl:U14|enalu_latch ; -0.500       ; 1.624      ; 3.643      ;
; 2.510 ; statectrl:U14|regrd2_latch                                                                        ; dbufferb:U10|data_latch[5] ; clk_divider:U1|clk_out     ; statectrl:U14|enalu_latch ; -0.500       ; 1.449      ; 3.479      ;
; 2.516 ; ir:U5|instruction[11]                                                                             ; alu:U8|alu_result_latch[5] ; statectrl:U14|enirin_latch ; statectrl:U14|enalu_latch ; 0.000        ; 0.448      ; 3.169      ;
+-------+---------------------------------------------------------------------------------------------------+----------------------------+----------------------------+---------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'clk_input'                                                                                                                                            ;
+-------+--------------------------------------------------+--------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                        ; To Node                                          ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------+--------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.402 ; rom_new:U4|monostable_trigger:inst3|counter[1]   ; rom_new:U4|monostable_trigger:inst3|counter[1]   ; clk_input    ; clk_input   ; 0.000        ; 0.072      ; 0.669      ;
; 0.416 ; clk_divider:U1|counter[0]                        ; clk_divider:U1|counter[0]                        ; clk_input    ; clk_input   ; 0.000        ; 0.073      ; 0.684      ;
; 0.417 ; rom_new:U4|monostable_trigger:inst3|counter[0]   ; rom_new:U4|monostable_trigger:inst3|counter[0]   ; clk_input    ; clk_input   ; 0.000        ; 0.072      ; 0.684      ;
; 0.469 ; clk_divider:U1|counter[17]                       ; clk_divider:U1|counter[17]                       ; clk_input    ; clk_input   ; 0.000        ; 0.073      ; 0.737      ;
; 0.478 ; clk_divider:U1|counter[5]                        ; clk_divider:U1|clk_out                           ; clk_input    ; clk_input   ; 0.000        ; 0.073      ; 0.746      ;
; 0.480 ; rom_new:U4|monostable_trigger:inst3|counter[0]   ; rom_new:U4|monostable_trigger:inst3|counter[1]   ; clk_input    ; clk_input   ; 0.000        ; 0.072      ; 0.747      ;
; 0.634 ; rom_new:U4|monostable_trigger:inst3|counter[1]   ; rom_new:U4|monostable_trigger:inst3|counter[0]   ; clk_input    ; clk_input   ; 0.000        ; 0.072      ; 0.901      ;
; 0.683 ; clk_divider:U1|counter[8]                        ; clk_divider:U1|counter[8]                        ; clk_input    ; clk_input   ; 0.000        ; 0.073      ; 0.951      ;
; 0.683 ; clk_divider:U1|counter[6]                        ; clk_divider:U1|counter[6]                        ; clk_input    ; clk_input   ; 0.000        ; 0.073      ; 0.951      ;
; 0.684 ; clk_divider:U1|counter[12]                       ; clk_divider:U1|counter[12]                       ; clk_input    ; clk_input   ; 0.000        ; 0.073      ; 0.952      ;
; 0.684 ; clk_divider:U1|counter[4]                        ; clk_divider:U1|counter[4]                        ; clk_input    ; clk_input   ; 0.000        ; 0.073      ; 0.952      ;
; 0.685 ; clk_divider:U1|counter[14]                       ; clk_divider:U1|counter[14]                       ; clk_input    ; clk_input   ; 0.000        ; 0.073      ; 0.953      ;
; 0.686 ; clk_divider:U1|counter[10]                       ; clk_divider:U1|counter[10]                       ; clk_input    ; clk_input   ; 0.000        ; 0.073      ; 0.954      ;
; 0.687 ; clk_divider:U1|counter[15]                       ; clk_divider:U1|counter[15]                       ; clk_input    ; clk_input   ; 0.000        ; 0.073      ; 0.955      ;
; 0.687 ; clk_divider:U1|counter[2]                        ; clk_divider:U1|counter[2]                        ; clk_input    ; clk_input   ; 0.000        ; 0.073      ; 0.955      ;
; 0.688 ; clk_divider:U1|counter[16]                       ; clk_divider:U1|counter[16]                       ; clk_input    ; clk_input   ; 0.000        ; 0.073      ; 0.956      ;
; 0.688 ; clk_divider:U1|counter[9]                        ; clk_divider:U1|counter[9]                        ; clk_input    ; clk_input   ; 0.000        ; 0.073      ; 0.956      ;
; 0.689 ; clk_divider:U1|counter[11]                       ; clk_divider:U1|counter[11]                       ; clk_input    ; clk_input   ; 0.000        ; 0.073      ; 0.957      ;
; 0.689 ; clk_divider:U1|counter[7]                        ; clk_divider:U1|counter[7]                        ; clk_input    ; clk_input   ; 0.000        ; 0.073      ; 0.957      ;
; 0.690 ; clk_divider:U1|counter[13]                       ; clk_divider:U1|counter[13]                       ; clk_input    ; clk_input   ; 0.000        ; 0.073      ; 0.958      ;
; 0.690 ; clk_divider:U1|counter[3]                        ; clk_divider:U1|counter[3]                        ; clk_input    ; clk_input   ; 0.000        ; 0.073      ; 0.958      ;
; 0.695 ; clk_divider:U1|counter[5]                        ; clk_divider:U1|counter[5]                        ; clk_input    ; clk_input   ; 0.000        ; 0.073      ; 0.963      ;
; 0.709 ; clk_divider:U1|counter[0]                        ; clk_divider:U1|counter[1]                        ; clk_input    ; clk_input   ; 0.000        ; 0.073      ; 0.977      ;
; 0.709 ; clk_divider:U1|counter[1]                        ; clk_divider:U1|counter[1]                        ; clk_input    ; clk_input   ; 0.000        ; 0.073      ; 0.977      ;
; 0.834 ; rom_new:U4|monostable_trigger:inst3|counter[0]   ; rom_new:U4|monostable_trigger:inst3|stop_counter ; clk_input    ; clk_input   ; 0.000        ; 0.072      ; 1.101      ;
; 0.859 ; clk_divider:U1|counter[17]                       ; clk_divider:U1|clk_led                           ; clk_input    ; clk_input   ; 0.000        ; 0.073      ; 1.127      ;
; 1.005 ; clk_divider:U1|counter[7]                        ; clk_divider:U1|counter[8]                        ; clk_input    ; clk_input   ; 0.000        ; 0.073      ; 1.273      ;
; 1.005 ; clk_divider:U1|counter[9]                        ; clk_divider:U1|counter[10]                       ; clk_input    ; clk_input   ; 0.000        ; 0.073      ; 1.273      ;
; 1.005 ; clk_divider:U1|counter[8]                        ; clk_divider:U1|counter[9]                        ; clk_input    ; clk_input   ; 0.000        ; 0.073      ; 1.273      ;
; 1.005 ; clk_divider:U1|counter[6]                        ; clk_divider:U1|counter[7]                        ; clk_input    ; clk_input   ; 0.000        ; 0.073      ; 1.273      ;
; 1.005 ; clk_divider:U1|counter[0]                        ; clk_divider:U1|counter[2]                        ; clk_input    ; clk_input   ; 0.000        ; 0.073      ; 1.273      ;
; 1.006 ; clk_divider:U1|counter[11]                       ; clk_divider:U1|counter[12]                       ; clk_input    ; clk_input   ; 0.000        ; 0.073      ; 1.274      ;
; 1.006 ; clk_divider:U1|counter[12]                       ; clk_divider:U1|counter[13]                       ; clk_input    ; clk_input   ; 0.000        ; 0.073      ; 1.274      ;
; 1.006 ; clk_divider:U1|counter[4]                        ; clk_divider:U1|counter[5]                        ; clk_input    ; clk_input   ; 0.000        ; 0.073      ; 1.274      ;
; 1.006 ; clk_divider:U1|counter[15]                       ; clk_divider:U1|counter[16]                       ; clk_input    ; clk_input   ; 0.000        ; 0.073      ; 1.274      ;
; 1.007 ; clk_divider:U1|counter[3]                        ; clk_divider:U1|counter[4]                        ; clk_input    ; clk_input   ; 0.000        ; 0.073      ; 1.275      ;
; 1.007 ; clk_divider:U1|counter[13]                       ; clk_divider:U1|counter[14]                       ; clk_input    ; clk_input   ; 0.000        ; 0.073      ; 1.275      ;
; 1.007 ; clk_divider:U1|counter[14]                       ; clk_divider:U1|counter[15]                       ; clk_input    ; clk_input   ; 0.000        ; 0.073      ; 1.275      ;
; 1.007 ; clk_divider:U1|counter[1]                        ; clk_divider:U1|counter[2]                        ; clk_input    ; clk_input   ; 0.000        ; 0.073      ; 1.275      ;
; 1.010 ; clk_divider:U1|counter[10]                       ; clk_divider:U1|counter[11]                       ; clk_input    ; clk_input   ; 0.000        ; 0.073      ; 1.278      ;
; 1.011 ; clk_divider:U1|counter[2]                        ; clk_divider:U1|counter[3]                        ; clk_input    ; clk_input   ; 0.000        ; 0.073      ; 1.279      ;
; 1.012 ; clk_divider:U1|counter[16]                       ; clk_divider:U1|counter[17]                       ; clk_input    ; clk_input   ; 0.000        ; 0.073      ; 1.280      ;
; 1.014 ; clk_divider:U1|counter[5]                        ; clk_divider:U1|counter[6]                        ; clk_input    ; clk_input   ; 0.000        ; 0.073      ; 1.282      ;
; 1.020 ; clk_divider:U1|counter[0]                        ; clk_divider:U1|counter[3]                        ; clk_input    ; clk_input   ; 0.000        ; 0.073      ; 1.288      ;
; 1.021 ; clk_divider:U1|counter[15]                       ; clk_divider:U1|counter[17]                       ; clk_input    ; clk_input   ; 0.000        ; 0.073      ; 1.289      ;
; 1.022 ; clk_divider:U1|counter[9]                        ; clk_divider:U1|counter[11]                       ; clk_input    ; clk_input   ; 0.000        ; 0.073      ; 1.290      ;
; 1.023 ; clk_divider:U1|counter[7]                        ; clk_divider:U1|counter[9]                        ; clk_input    ; clk_input   ; 0.000        ; 0.073      ; 1.291      ;
; 1.023 ; clk_divider:U1|counter[11]                       ; clk_divider:U1|counter[13]                       ; clk_input    ; clk_input   ; 0.000        ; 0.073      ; 1.291      ;
; 1.024 ; clk_divider:U1|counter[3]                        ; clk_divider:U1|counter[5]                        ; clk_input    ; clk_input   ; 0.000        ; 0.073      ; 1.292      ;
; 1.024 ; clk_divider:U1|counter[13]                       ; clk_divider:U1|counter[15]                       ; clk_input    ; clk_input   ; 0.000        ; 0.073      ; 1.292      ;
; 1.024 ; clk_divider:U1|counter[1]                        ; clk_divider:U1|counter[3]                        ; clk_input    ; clk_input   ; 0.000        ; 0.073      ; 1.292      ;
; 1.029 ; clk_divider:U1|counter[5]                        ; clk_divider:U1|counter[7]                        ; clk_input    ; clk_input   ; 0.000        ; 0.073      ; 1.297      ;
; 1.064 ; rom_new:U4|monostable_trigger:inst3|stop_counter ; rom_new:U4|monostable_trigger:inst3|stop_counter ; clk_input    ; clk_input   ; 0.000        ; 0.072      ; 1.331      ;
; 1.081 ; rom_new:U4|monostable_trigger:inst3|counter[1]   ; rom_new:U4|monostable_trigger:inst3|stop_counter ; clk_input    ; clk_input   ; 0.000        ; 0.072      ; 1.348      ;
; 1.097 ; clk_divider:U1|counter[8]                        ; clk_divider:U1|counter[10]                       ; clk_input    ; clk_input   ; 0.000        ; 0.073      ; 1.365      ;
; 1.098 ; clk_divider:U1|counter[6]                        ; clk_divider:U1|counter[8]                        ; clk_input    ; clk_input   ; 0.000        ; 0.073      ; 1.366      ;
; 1.098 ; clk_divider:U1|counter[4]                        ; clk_divider:U1|counter[6]                        ; clk_input    ; clk_input   ; 0.000        ; 0.073      ; 1.366      ;
; 1.099 ; clk_divider:U1|counter[12]                       ; clk_divider:U1|counter[14]                       ; clk_input    ; clk_input   ; 0.000        ; 0.073      ; 1.367      ;
; 1.099 ; clk_divider:U1|counter[14]                       ; clk_divider:U1|counter[16]                       ; clk_input    ; clk_input   ; 0.000        ; 0.073      ; 1.367      ;
; 1.104 ; clk_divider:U1|counter[10]                       ; clk_divider:U1|counter[12]                       ; clk_input    ; clk_input   ; 0.000        ; 0.073      ; 1.372      ;
; 1.105 ; clk_divider:U1|counter[2]                        ; clk_divider:U1|counter[4]                        ; clk_input    ; clk_input   ; 0.000        ; 0.073      ; 1.373      ;
; 1.127 ; clk_divider:U1|counter[8]                        ; clk_divider:U1|counter[11]                       ; clk_input    ; clk_input   ; 0.000        ; 0.073      ; 1.395      ;
; 1.127 ; clk_divider:U1|counter[6]                        ; clk_divider:U1|counter[9]                        ; clk_input    ; clk_input   ; 0.000        ; 0.073      ; 1.395      ;
; 1.127 ; clk_divider:U1|counter[7]                        ; clk_divider:U1|counter[10]                       ; clk_input    ; clk_input   ; 0.000        ; 0.073      ; 1.395      ;
; 1.127 ; clk_divider:U1|counter[9]                        ; clk_divider:U1|counter[12]                       ; clk_input    ; clk_input   ; 0.000        ; 0.073      ; 1.395      ;
; 1.127 ; clk_divider:U1|counter[0]                        ; clk_divider:U1|counter[4]                        ; clk_input    ; clk_input   ; 0.000        ; 0.073      ; 1.395      ;
; 1.128 ; clk_divider:U1|counter[12]                       ; clk_divider:U1|counter[15]                       ; clk_input    ; clk_input   ; 0.000        ; 0.073      ; 1.396      ;
; 1.128 ; clk_divider:U1|counter[4]                        ; clk_divider:U1|counter[7]                        ; clk_input    ; clk_input   ; 0.000        ; 0.073      ; 1.396      ;
; 1.128 ; clk_divider:U1|counter[11]                       ; clk_divider:U1|counter[14]                       ; clk_input    ; clk_input   ; 0.000        ; 0.073      ; 1.396      ;
; 1.129 ; clk_divider:U1|counter[14]                       ; clk_divider:U1|counter[17]                       ; clk_input    ; clk_input   ; 0.000        ; 0.073      ; 1.397      ;
; 1.129 ; clk_divider:U1|counter[3]                        ; clk_divider:U1|counter[6]                        ; clk_input    ; clk_input   ; 0.000        ; 0.073      ; 1.397      ;
; 1.129 ; clk_divider:U1|counter[13]                       ; clk_divider:U1|counter[16]                       ; clk_input    ; clk_input   ; 0.000        ; 0.073      ; 1.397      ;
; 1.129 ; clk_divider:U1|counter[1]                        ; clk_divider:U1|counter[4]                        ; clk_input    ; clk_input   ; 0.000        ; 0.073      ; 1.397      ;
; 1.132 ; clk_divider:U1|counter[10]                       ; clk_divider:U1|counter[13]                       ; clk_input    ; clk_input   ; 0.000        ; 0.073      ; 1.400      ;
; 1.133 ; clk_divider:U1|counter[2]                        ; clk_divider:U1|counter[5]                        ; clk_input    ; clk_input   ; 0.000        ; 0.073      ; 1.401      ;
; 1.136 ; clk_divider:U1|counter[5]                        ; clk_divider:U1|counter[8]                        ; clk_input    ; clk_input   ; 0.000        ; 0.073      ; 1.404      ;
; 1.142 ; clk_divider:U1|counter[0]                        ; clk_divider:U1|counter[5]                        ; clk_input    ; clk_input   ; 0.000        ; 0.073      ; 1.410      ;
; 1.144 ; clk_divider:U1|counter[9]                        ; clk_divider:U1|counter[13]                       ; clk_input    ; clk_input   ; 0.000        ; 0.073      ; 1.412      ;
; 1.145 ; clk_divider:U1|counter[7]                        ; clk_divider:U1|counter[11]                       ; clk_input    ; clk_input   ; 0.000        ; 0.073      ; 1.413      ;
; 1.145 ; clk_divider:U1|counter[11]                       ; clk_divider:U1|counter[15]                       ; clk_input    ; clk_input   ; 0.000        ; 0.073      ; 1.413      ;
; 1.146 ; clk_divider:U1|counter[3]                        ; clk_divider:U1|counter[7]                        ; clk_input    ; clk_input   ; 0.000        ; 0.073      ; 1.414      ;
; 1.146 ; clk_divider:U1|counter[13]                       ; clk_divider:U1|counter[17]                       ; clk_input    ; clk_input   ; 0.000        ; 0.073      ; 1.414      ;
; 1.146 ; clk_divider:U1|counter[1]                        ; clk_divider:U1|counter[5]                        ; clk_input    ; clk_input   ; 0.000        ; 0.073      ; 1.414      ;
; 1.151 ; clk_divider:U1|counter[5]                        ; clk_divider:U1|counter[9]                        ; clk_input    ; clk_input   ; 0.000        ; 0.073      ; 1.419      ;
; 1.219 ; clk_divider:U1|counter[8]                        ; clk_divider:U1|counter[12]                       ; clk_input    ; clk_input   ; 0.000        ; 0.073      ; 1.487      ;
; 1.220 ; clk_divider:U1|counter[6]                        ; clk_divider:U1|counter[10]                       ; clk_input    ; clk_input   ; 0.000        ; 0.073      ; 1.488      ;
; 1.220 ; clk_divider:U1|counter[4]                        ; clk_divider:U1|counter[8]                        ; clk_input    ; clk_input   ; 0.000        ; 0.073      ; 1.488      ;
; 1.221 ; clk_divider:U1|counter[12]                       ; clk_divider:U1|counter[16]                       ; clk_input    ; clk_input   ; 0.000        ; 0.073      ; 1.489      ;
; 1.226 ; clk_divider:U1|counter[10]                       ; clk_divider:U1|counter[14]                       ; clk_input    ; clk_input   ; 0.000        ; 0.073      ; 1.494      ;
; 1.227 ; clk_divider:U1|counter[2]                        ; clk_divider:U1|counter[6]                        ; clk_input    ; clk_input   ; 0.000        ; 0.073      ; 1.495      ;
; 1.249 ; clk_divider:U1|counter[8]                        ; clk_divider:U1|counter[13]                       ; clk_input    ; clk_input   ; 0.000        ; 0.073      ; 1.517      ;
; 1.249 ; clk_divider:U1|counter[6]                        ; clk_divider:U1|counter[11]                       ; clk_input    ; clk_input   ; 0.000        ; 0.073      ; 1.517      ;
; 1.249 ; clk_divider:U1|counter[7]                        ; clk_divider:U1|counter[12]                       ; clk_input    ; clk_input   ; 0.000        ; 0.073      ; 1.517      ;
; 1.249 ; clk_divider:U1|counter[9]                        ; clk_divider:U1|counter[14]                       ; clk_input    ; clk_input   ; 0.000        ; 0.073      ; 1.517      ;
; 1.249 ; clk_divider:U1|counter[0]                        ; clk_divider:U1|counter[6]                        ; clk_input    ; clk_input   ; 0.000        ; 0.073      ; 1.517      ;
; 1.250 ; clk_divider:U1|counter[12]                       ; clk_divider:U1|counter[17]                       ; clk_input    ; clk_input   ; 0.000        ; 0.073      ; 1.518      ;
; 1.250 ; clk_divider:U1|counter[4]                        ; clk_divider:U1|counter[9]                        ; clk_input    ; clk_input   ; 0.000        ; 0.073      ; 1.518      ;
; 1.250 ; clk_divider:U1|counter[11]                       ; clk_divider:U1|counter[16]                       ; clk_input    ; clk_input   ; 0.000        ; 0.073      ; 1.518      ;
; 1.251 ; clk_divider:U1|counter[3]                        ; clk_divider:U1|counter[8]                        ; clk_input    ; clk_input   ; 0.000        ; 0.073      ; 1.519      ;
; 1.251 ; clk_divider:U1|counter[1]                        ; clk_divider:U1|counter[6]                        ; clk_input    ; clk_input   ; 0.000        ; 0.073      ; 1.519      ;
+-------+--------------------------------------------------+--------------------------------------------------+--------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'statectrl:U14|enirin_latch'                                                                                                                                                                              ;
+-------+---------------------------------------------------------------------------------------------------+-----------------------+----------------------------+----------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                         ; To Node               ; Launch Clock               ; Latch Clock                ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------------------------------------------------------+-----------------------+----------------------------+----------------------------+--------------+------------+------------+
; 0.445 ; ir:U5|state                                                                                       ; ir:U5|state           ; statectrl:U14|enirin_latch ; statectrl:U14|enirin_latch ; 0.000        ; 0.044      ; 0.684      ;
; 1.601 ; ir:U5|state                                                                                       ; ir:U5|instruction[14] ; statectrl:U14|enirin_latch ; statectrl:U14|enirin_latch ; 0.000        ; 0.292      ; 2.088      ;
; 1.601 ; ir:U5|state                                                                                       ; ir:U5|instruction[13] ; statectrl:U14|enirin_latch ; statectrl:U14|enirin_latch ; 0.000        ; 0.292      ; 2.088      ;
; 1.601 ; ir:U5|state                                                                                       ; ir:U5|instruction[11] ; statectrl:U14|enirin_latch ; statectrl:U14|enirin_latch ; 0.000        ; 0.292      ; 2.088      ;
; 1.601 ; ir:U5|state                                                                                       ; ir:U5|instruction[12] ; statectrl:U14|enirin_latch ; statectrl:U14|enirin_latch ; 0.000        ; 0.292      ; 2.088      ;
; 1.936 ; statectrl:U14|ramrd_latch                                                                         ; ir:U5|instruction[5]  ; statectrl:U14|ramrd_latch  ; statectrl:U14|enirin_latch ; -0.500       ; 1.941      ; 3.812      ;
; 1.992 ; ir:U5|state                                                                                       ; ir:U5|instruction[10] ; statectrl:U14|enirin_latch ; statectrl:U14|enirin_latch ; 0.000        ; 0.523      ; 2.710      ;
; 1.992 ; statectrl:U14|ramrd_latch                                                                         ; ir:U5|instruction[5]  ; statectrl:U14|ramrd_latch  ; statectrl:U14|enirin_latch ; 0.000        ; 1.941      ; 4.368      ;
; 2.013 ; pc:U7|addr_latch[5]                                                                               ; ir:U5|instruction[5]  ; statectrl:U14|nextn_latch  ; statectrl:U14|enirin_latch ; 0.000        ; 0.152      ; 2.360      ;
; 2.021 ; statectrl:U14|ramrd_latch                                                                         ; ir:U5|instruction[7]  ; statectrl:U14|ramrd_latch  ; statectrl:U14|enirin_latch ; 0.000        ; 1.941      ; 4.397      ;
; 2.027 ; pc:U7|addr_latch[7]                                                                               ; ir:U5|instruction[7]  ; statectrl:U14|nextn_latch  ; statectrl:U14|enirin_latch ; 0.000        ; 0.152      ; 2.374      ;
; 2.036 ; statectrl:U14|ramrd_latch                                                                         ; ir:U5|instruction[7]  ; statectrl:U14|ramrd_latch  ; statectrl:U14|enirin_latch ; -0.500       ; 1.941      ; 3.912      ;
; 2.053 ; ir:U5|state                                                                                       ; ir:U5|instruction[7]  ; statectrl:U14|enirin_latch ; statectrl:U14|enirin_latch ; 0.000        ; 0.316      ; 2.564      ;
; 2.053 ; ir:U5|state                                                                                       ; ir:U5|instruction[5]  ; statectrl:U14|enirin_latch ; statectrl:U14|enirin_latch ; 0.000        ; 0.316      ; 2.564      ;
; 2.053 ; ir:U5|state                                                                                       ; ir:U5|instruction[4]  ; statectrl:U14|enirin_latch ; statectrl:U14|enirin_latch ; 0.000        ; 0.316      ; 2.564      ;
; 2.168 ; ir:U5|instruction[7]                                                                              ; ir:U5|instruction[7]  ; statectrl:U14|enirin_latch ; statectrl:U14|enirin_latch ; 0.000        ; 0.051      ; 2.414      ;
; 2.198 ; statectrl:U14|ramrd_latch                                                                         ; ir:U5|instruction[3]  ; statectrl:U14|ramrd_latch  ; statectrl:U14|enirin_latch ; -0.500       ; 1.922      ; 4.055      ;
; 2.289 ; ir:U5|state                                                                                       ; ir:U5|instruction[8]  ; statectrl:U14|enirin_latch ; statectrl:U14|enirin_latch ; 0.000        ; 0.250      ; 2.734      ;
; 2.289 ; ir:U5|state                                                                                       ; ir:U5|instruction[9]  ; statectrl:U14|enirin_latch ; statectrl:U14|enirin_latch ; 0.000        ; 0.250      ; 2.734      ;
; 2.306 ; statectrl:U14|ramrd_latch                                                                         ; ir:U5|instruction[3]  ; statectrl:U14|ramrd_latch  ; statectrl:U14|enirin_latch ; 0.000        ; 1.922      ; 4.663      ;
; 2.355 ; statectrl:U14|ramrd_latch                                                                         ; ir:U5|instruction[14] ; statectrl:U14|ramrd_latch  ; statectrl:U14|enirin_latch ; -0.500       ; 1.921      ; 4.211      ;
; 2.356 ; statectrl:U14|ramrd_latch                                                                         ; ir:U5|instruction[0]  ; statectrl:U14|ramrd_latch  ; statectrl:U14|enirin_latch ; -0.500       ; 1.922      ; 4.213      ;
; 2.358 ; pc:U7|addr_latch[6]                                                                               ; ir:U5|instruction[14] ; statectrl:U14|nextn_latch  ; statectrl:U14|enirin_latch ; 0.000        ; 0.132      ; 2.685      ;
; 2.396 ; statectrl:U14|ramrd_latch                                                                         ; ir:U5|instruction[8]  ; statectrl:U14|ramrd_latch  ; statectrl:U14|enirin_latch ; -0.500       ; 1.879      ; 4.210      ;
; 2.412 ; statectrl:U14|ramrd_latch                                                                         ; ir:U5|instruction[14] ; statectrl:U14|ramrd_latch  ; statectrl:U14|enirin_latch ; 0.000        ; 1.921      ; 4.768      ;
; 2.439 ; statectrl:U14|ramrd_latch                                                                         ; ir:U5|instruction[11] ; statectrl:U14|ramrd_latch  ; statectrl:U14|enirin_latch ; -0.500       ; 1.921      ; 4.295      ;
; 2.448 ; statectrl:U14|ramrd_latch                                                                         ; ir:U5|instruction[0]  ; statectrl:U14|ramrd_latch  ; statectrl:U14|enirin_latch ; 0.000        ; 1.922      ; 4.805      ;
; 2.467 ; statectrl:U14|ramrd_latch                                                                         ; ir:U5|instruction[15] ; statectrl:U14|ramrd_latch  ; statectrl:U14|enirin_latch ; 0.000        ; 1.499      ; 4.401      ;
; 2.471 ; ir:U5|state                                                                                       ; ir:U5|instruction[6]  ; statectrl:U14|enirin_latch ; statectrl:U14|enirin_latch ; 0.000        ; 0.060      ; 2.726      ;
; 2.473 ; pc:U7|addr_latch[7]                                                                               ; ir:U5|instruction[15] ; statectrl:U14|nextn_latch  ; statectrl:U14|enirin_latch ; 0.000        ; -0.290     ; 2.378      ;
; 2.482 ; statectrl:U14|ramrd_latch                                                                         ; ir:U5|instruction[15] ; statectrl:U14|ramrd_latch  ; statectrl:U14|enirin_latch ; -0.500       ; 1.499      ; 3.916      ;
; 2.489 ; statectrl:U14|ramrd_latch                                                                         ; ir:U5|instruction[8]  ; statectrl:U14|ramrd_latch  ; statectrl:U14|enirin_latch ; 0.000        ; 1.879      ; 4.803      ;
; 2.493 ; ir:U5|state                                                                                       ; ir:U5|instruction[3]  ; statectrl:U14|enirin_latch ; statectrl:U14|enirin_latch ; 0.000        ; 0.293      ; 2.981      ;
; 2.493 ; ir:U5|state                                                                                       ; ir:U5|instruction[1]  ; statectrl:U14|enirin_latch ; statectrl:U14|enirin_latch ; 0.000        ; 0.293      ; 2.981      ;
; 2.493 ; ir:U5|state                                                                                       ; ir:U5|instruction[2]  ; statectrl:U14|enirin_latch ; statectrl:U14|enirin_latch ; 0.000        ; 0.293      ; 2.981      ;
; 2.493 ; ir:U5|state                                                                                       ; ir:U5|instruction[0]  ; statectrl:U14|enirin_latch ; statectrl:U14|enirin_latch ; 0.000        ; 0.293      ; 2.981      ;
; 2.507 ; statectrl:U14|ramrd_latch                                                                         ; ir:U5|instruction[11] ; statectrl:U14|ramrd_latch  ; statectrl:U14|enirin_latch ; 0.000        ; 1.921      ; 4.863      ;
; 2.513 ; ir:U5|state                                                                                       ; ir:U5|instruction[15] ; statectrl:U14|enirin_latch ; statectrl:U14|enirin_latch ; 0.000        ; -0.130     ; 2.578      ;
; 2.528 ; ir:U5|instruction[6]                                                                              ; ir:U5|instruction[14] ; statectrl:U14|enirin_latch ; statectrl:U14|enirin_latch ; 0.000        ; 0.302      ; 3.025      ;
; 2.528 ; pc:U7|addr_latch[2]                                                                               ; ir:U5|instruction[2]  ; statectrl:U14|nextn_latch  ; statectrl:U14|enirin_latch ; 0.000        ; 0.133      ; 2.856      ;
; 2.564 ; pc:U7|addr_latch[0]                                                                               ; ir:U5|instruction[0]  ; statectrl:U14|nextn_latch  ; statectrl:U14|enirin_latch ; 0.000        ; 0.133      ; 2.892      ;
; 2.564 ; statectrl:U14|ramrd_latch                                                                         ; ir:U5|instruction[6]  ; statectrl:U14|ramrd_latch  ; statectrl:U14|enirin_latch ; -0.500       ; 1.703      ; 4.202      ;
; 2.567 ; pc:U7|addr_latch[6]                                                                               ; ir:U5|instruction[6]  ; statectrl:U14|nextn_latch  ; statectrl:U14|enirin_latch ; 0.000        ; -0.086     ; 2.676      ;
; 2.568 ; ir:U5|instruction[7]                                                                              ; ir:U5|instruction[15] ; statectrl:U14|enirin_latch ; statectrl:U14|enirin_latch ; 0.000        ; -0.345     ; 2.418      ;
; 2.578 ; statectrl:U14|ramrd_latch                                                                         ; ir:U5|instruction[2]  ; statectrl:U14|ramrd_latch  ; statectrl:U14|enirin_latch ; -0.500       ; 1.922      ; 4.435      ;
; 2.604 ; pc:U7|addr_latch[0]                                                                               ; ir:U5|instruction[8]  ; statectrl:U14|nextn_latch  ; statectrl:U14|enirin_latch ; 0.000        ; 0.090      ; 2.889      ;
; 2.617 ; pc:U7|addr_latch[3]                                                                               ; ir:U5|instruction[3]  ; statectrl:U14|nextn_latch  ; statectrl:U14|enirin_latch ; 0.000        ; 0.133      ; 2.945      ;
; 2.618 ; pc:U7|addr_latch[1]                                                                               ; ir:U5|instruction[1]  ; statectrl:U14|nextn_latch  ; statectrl:U14|enirin_latch ; 0.000        ; 0.133      ; 2.946      ;
; 2.636 ; statectrl:U14|ramrd_latch                                                                         ; ir:U5|instruction[6]  ; statectrl:U14|ramrd_latch  ; statectrl:U14|enirin_latch ; 0.000        ; 1.703      ; 4.774      ;
; 2.666 ; pc:U7|addr_latch[1]                                                                               ; ir:U5|instruction[9]  ; statectrl:U14|nextn_latch  ; statectrl:U14|enirin_latch ; 0.000        ; 0.090      ; 2.951      ;
; 2.727 ; pc:U7|addr_latch[2]                                                                               ; ir:U5|instruction[10] ; statectrl:U14|nextn_latch  ; statectrl:U14|enirin_latch ; 0.000        ; 0.363      ; 3.285      ;
; 2.748 ; statectrl:U14|ramrd_latch                                                                         ; ir:U5|instruction[2]  ; statectrl:U14|ramrd_latch  ; statectrl:U14|enirin_latch ; 0.000        ; 1.922      ; 5.105      ;
; 2.751 ; ir:U5|instruction[6]                                                                              ; ir:U5|instruction[6]  ; statectrl:U14|enirin_latch ; statectrl:U14|enirin_latch ; 0.000        ; 0.070      ; 3.016      ;
; 2.753 ; statectrl:U14|ramrd_latch                                                                         ; ir:U5|instruction[13] ; statectrl:U14|ramrd_latch  ; statectrl:U14|enirin_latch ; -0.500       ; 1.921      ; 4.609      ;
; 2.777 ; statectrl:U14|dbfbout_latch                                                                       ; ir:U5|instruction[14] ; clk_divider:U1|clk_out     ; statectrl:U14|enirin_latch ; 0.000        ; -0.172     ; 2.810      ;
; 2.777 ; statectrl:U14|ramrd_latch                                                                         ; ir:U5|instruction[10] ; statectrl:U14|ramrd_latch  ; statectrl:U14|enirin_latch ; -0.500       ; 2.152      ; 4.864      ;
; 2.830 ; pc:U7|addr_latch[5]                                                                               ; ir:U5|instruction[13] ; statectrl:U14|nextn_latch  ; statectrl:U14|enirin_latch ; 0.000        ; 0.132      ; 3.157      ;
; 2.858 ; pc:U7|addr_latch[3]                                                                               ; ir:U5|instruction[11] ; statectrl:U14|nextn_latch  ; statectrl:U14|enirin_latch ; 0.000        ; 0.132      ; 3.185      ;
; 2.869 ; statectrl:U14|dbfaout_latch                                                                       ; ir:U5|instruction[14] ; clk_divider:U1|clk_out     ; statectrl:U14|enirin_latch ; 0.000        ; -0.177     ; 2.897      ;
; 2.869 ; statectrl:U14|ramrd_latch                                                                         ; ir:U5|instruction[13] ; statectrl:U14|ramrd_latch  ; statectrl:U14|enirin_latch ; 0.000        ; 1.921      ; 5.225      ;
; 2.875 ; ir:U5|instruction[5]                                                                              ; ir:U5|instruction[5]  ; statectrl:U14|enirin_latch ; statectrl:U14|enirin_latch ; 0.000        ; 0.051      ; 3.121      ;
; 2.877 ; statectrl:U14|ramrd_latch                                                                         ; ir:U5|instruction[4]  ; statectrl:U14|ramrd_latch  ; statectrl:U14|enirin_latch ; -0.500       ; 1.941      ; 4.753      ;
; 2.884 ; ir:U5|instruction[10]                                                                             ; ir:U5|instruction[3]  ; ir:U5|instruction[10]      ; statectrl:U14|enirin_latch ; 0.000        ; 1.922      ; 5.251      ;
; 2.916 ; statectrl:U14|ramrd_latch                                                                         ; ir:U5|instruction[4]  ; statectrl:U14|ramrd_latch  ; statectrl:U14|enirin_latch ; 0.000        ; 1.941      ; 5.292      ;
; 2.926 ; ram_new:U3|ram_new_ram:inst|altsyncram:altsyncram_component|altsyncram_2kn3:auto_generated|q_a[7] ; ir:U5|instruction[7]  ; statectrl:U14|ramrd_latch  ; statectrl:U14|enirin_latch ; 0.000        ; 0.018      ; 3.139      ;
; 2.953 ; statectrl:U14|ramrd_latch                                                                         ; ir:U5|instruction[12] ; statectrl:U14|ramrd_latch  ; statectrl:U14|enirin_latch ; -0.500       ; 1.921      ; 4.809      ;
; 2.975 ; pc:U7|addr_latch[4]                                                                               ; ir:U5|instruction[4]  ; statectrl:U14|nextn_latch  ; statectrl:U14|enirin_latch ; 0.000        ; 0.152      ; 3.322      ;
; 2.984 ; statectrl:U14|ramrd_latch                                                                         ; ir:U5|instruction[12] ; statectrl:U14|ramrd_latch  ; statectrl:U14|enirin_latch ; 0.000        ; 1.921      ; 5.340      ;
; 2.986 ; statectrl:U14|dbfbout_latch                                                                       ; ir:U5|instruction[6]  ; clk_divider:U1|clk_out     ; statectrl:U14|enirin_latch ; 0.000        ; -0.390     ; 2.801      ;
; 2.987 ; statectrl:U14|ramrd_latch                                                                         ; ir:U5|instruction[10] ; statectrl:U14|ramrd_latch  ; statectrl:U14|enirin_latch ; 0.000        ; 2.152      ; 5.574      ;
; 2.995 ; statectrl:U14|ramrd_latch                                                                         ; ir:U5|instruction[1]  ; statectrl:U14|ramrd_latch  ; statectrl:U14|enirin_latch ; -0.500       ; 1.922      ; 4.852      ;
; 3.034 ; statectrl:U14|enpcout_latch                                                                       ; ir:U5|instruction[14] ; clk_divider:U1|clk_out     ; statectrl:U14|enirin_latch ; 0.000        ; -0.181     ; 3.058      ;
; 3.043 ; statectrl:U14|ramrd_latch                                                                         ; ir:U5|instruction[9]  ; statectrl:U14|ramrd_latch  ; statectrl:U14|enirin_latch ; -0.500       ; 1.879      ; 4.857      ;
; 3.051 ; pc:U7|addr_latch[4]                                                                               ; ir:U5|instruction[12] ; statectrl:U14|nextn_latch  ; statectrl:U14|enirin_latch ; 0.000        ; 0.132      ; 3.378      ;
; 3.053 ; statectrl:U14|regrd1_latch                                                                        ; ir:U5|instruction[1]  ; clk_divider:U1|clk_out     ; statectrl:U14|enirin_latch ; 0.000        ; -0.176     ; 3.082      ;
; 3.077 ; statectrl:U14|regrd2_latch                                                                        ; ir:U5|instruction[1]  ; clk_divider:U1|clk_out     ; statectrl:U14|enirin_latch ; 0.000        ; -0.176     ; 3.106      ;
; 3.078 ; statectrl:U14|dbfaout_latch                                                                       ; ir:U5|instruction[6]  ; clk_divider:U1|clk_out     ; statectrl:U14|enirin_latch ; 0.000        ; -0.395     ; 2.888      ;
; 3.095 ; ir:U5|instruction[10]                                                                             ; ir:U5|instruction[3]  ; ir:U5|instruction[10]      ; statectrl:U14|enirin_latch ; -0.500       ; 1.922      ; 4.962      ;
; 3.101 ; statectrl:U14|regrd1_latch                                                                        ; ir:U5|instruction[9]  ; clk_divider:U1|clk_out     ; statectrl:U14|enirin_latch ; 0.000        ; -0.219     ; 3.087      ;
; 3.101 ; statectrl:U14|ramrd_latch                                                                         ; ir:U5|instruction[1]  ; statectrl:U14|ramrd_latch  ; statectrl:U14|enirin_latch ; 0.000        ; 1.922      ; 5.458      ;
; 3.113 ; statectrl:U14|dbfaout_latch                                                                       ; ir:U5|instruction[7]  ; clk_divider:U1|clk_out     ; statectrl:U14|enirin_latch ; 0.000        ; -0.157     ; 3.161      ;
; 3.119 ; statectrl:U14|regrd1_latch                                                                        ; ir:U5|instruction[5]  ; clk_divider:U1|clk_out     ; statectrl:U14|enirin_latch ; 0.000        ; -0.157     ; 3.167      ;
; 3.125 ; statectrl:U14|regrd2_latch                                                                        ; ir:U5|instruction[9]  ; clk_divider:U1|clk_out     ; statectrl:U14|enirin_latch ; 0.000        ; -0.219     ; 3.111      ;
; 3.125 ; statectrl:U14|regrd1_latch                                                                        ; ir:U5|instruction[7]  ; clk_divider:U1|clk_out     ; statectrl:U14|enirin_latch ; 0.000        ; -0.157     ; 3.173      ;
; 3.125 ; ir:U5|instruction[10]                                                                             ; ir:U5|instruction[11] ; ir:U5|instruction[10]      ; statectrl:U14|enirin_latch ; 0.000        ; 1.921      ; 5.491      ;
; 3.128 ; statectrl:U14|dbfaout_latch                                                                       ; ir:U5|instruction[5]  ; clk_divider:U1|clk_out     ; statectrl:U14|enirin_latch ; 0.000        ; -0.157     ; 3.176      ;
; 3.137 ; ram_new:U3|ram_new_ram:inst|altsyncram:altsyncram_component|altsyncram_2kn3:auto_generated|q_a[5] ; ir:U5|instruction[5]  ; statectrl:U14|ramrd_latch  ; statectrl:U14|enirin_latch ; 0.000        ; 0.018      ; 3.350      ;
; 3.143 ; statectrl:U14|regrd2_latch                                                                        ; ir:U5|instruction[5]  ; clk_divider:U1|clk_out     ; statectrl:U14|enirin_latch ; 0.000        ; -0.157     ; 3.191      ;
; 3.149 ; statectrl:U14|regrd1_latch                                                                        ; ir:U5|instruction[3]  ; clk_divider:U1|clk_out     ; statectrl:U14|enirin_latch ; 0.000        ; -0.176     ; 3.178      ;
; 3.149 ; statectrl:U14|regrd2_latch                                                                        ; ir:U5|instruction[7]  ; clk_divider:U1|clk_out     ; statectrl:U14|enirin_latch ; 0.000        ; -0.157     ; 3.197      ;
; 3.149 ; statectrl:U14|ramrd_latch                                                                         ; ir:U5|instruction[9]  ; statectrl:U14|ramrd_latch  ; statectrl:U14|enirin_latch ; 0.000        ; 1.879      ; 5.463      ;
; 3.169 ; ir:U5|instruction[9]                                                                              ; ir:U5|instruction[3]  ; statectrl:U14|enirin_latch ; statectrl:U14|enirin_latch ; 0.000        ; 0.102      ; 3.466      ;
; 3.173 ; statectrl:U14|regrd2_latch                                                                        ; ir:U5|instruction[3]  ; clk_divider:U1|clk_out     ; statectrl:U14|enirin_latch ; 0.000        ; -0.176     ; 3.202      ;
; 3.196 ; ir:U5|instruction[10]                                                                             ; ir:U5|instruction[7]  ; ir:U5|instruction[10]      ; statectrl:U14|enirin_latch ; 0.000        ; 1.941      ; 5.582      ;
; 3.243 ; statectrl:U14|enpcout_latch                                                                       ; ir:U5|instruction[6]  ; clk_divider:U1|clk_out     ; statectrl:U14|enirin_latch ; 0.000        ; -0.399     ; 3.049      ;
; 3.265 ; statectrl:U14|dbfbout_latch                                                                       ; ir:U5|instruction[5]  ; clk_divider:U1|clk_out     ; statectrl:U14|enirin_latch ; 0.000        ; -0.152     ; 3.318      ;
; 3.265 ; dbufferb:U10|data_latch[5]                                                                        ; ir:U5|instruction[5]  ; statectrl:U14|enalu_latch  ; statectrl:U14|enirin_latch ; -0.500       ; -1.463     ; 1.507      ;
; 3.271 ; statectrl:U14|dbfbout_latch                                                                       ; ir:U5|instruction[7]  ; clk_divider:U1|clk_out     ; statectrl:U14|enirin_latch ; 0.000        ; -0.152     ; 3.324      ;
; 3.292 ; ir:U5|instruction[10]                                                                             ; ir:U5|instruction[1]  ; ir:U5|instruction[10]      ; statectrl:U14|enirin_latch ; 0.000        ; 1.922      ; 5.659      ;
; 3.324 ; ir:U5|instruction[4]                                                                              ; ir:U5|instruction[4]  ; statectrl:U14|enirin_latch ; statectrl:U14|enirin_latch ; 0.000        ; 0.051      ; 3.570      ;
+-------+---------------------------------------------------------------------------------------------------+-----------------------+----------------------------+----------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'statectrl:U14|nextn_latch'                                                                                                    ;
+-------+---------------------------+---------------------+----------------------------+---------------------------+--------------+------------+------------+
; Slack ; From Node                 ; To Node             ; Launch Clock               ; Latch Clock               ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------+---------------------+----------------------------+---------------------------+--------------+------------+------------+
; 0.498 ; pc:U7|addr_latch[7]       ; pc:U7|addr_latch[7] ; statectrl:U14|nextn_latch  ; statectrl:U14|nextn_latch ; 0.000        ; 0.044      ; 0.737      ;
; 0.727 ; pc:U7|addr_latch[2]       ; pc:U7|addr_latch[2] ; statectrl:U14|nextn_latch  ; statectrl:U14|nextn_latch ; 0.000        ; 0.044      ; 0.966      ;
; 0.735 ; pc:U7|addr_latch[1]       ; pc:U7|addr_latch[1] ; statectrl:U14|nextn_latch  ; statectrl:U14|nextn_latch ; 0.000        ; 0.044      ; 0.974      ;
; 0.737 ; pc:U7|addr_latch[6]       ; pc:U7|addr_latch[6] ; statectrl:U14|nextn_latch  ; statectrl:U14|nextn_latch ; 0.000        ; 0.044      ; 0.976      ;
; 0.738 ; pc:U7|addr_latch[3]       ; pc:U7|addr_latch[3] ; statectrl:U14|nextn_latch  ; statectrl:U14|nextn_latch ; 0.000        ; 0.044      ; 0.977      ;
; 0.738 ; pc:U7|addr_latch[5]       ; pc:U7|addr_latch[5] ; statectrl:U14|nextn_latch  ; statectrl:U14|nextn_latch ; 0.000        ; 0.044      ; 0.977      ;
; 0.741 ; pc:U7|addr_latch[4]       ; pc:U7|addr_latch[4] ; statectrl:U14|nextn_latch  ; statectrl:U14|nextn_latch ; 0.000        ; 0.044      ; 0.980      ;
; 0.742 ; pc:U7|addr_latch[0]       ; pc:U7|addr_latch[0] ; statectrl:U14|nextn_latch  ; statectrl:U14|nextn_latch ; 0.000        ; 0.044      ; 0.981      ;
; 0.988 ; ir:U5|instruction[6]      ; pc:U7|addr_latch[6] ; statectrl:U14|enirin_latch ; statectrl:U14|nextn_latch ; 0.000        ; 0.269      ; 1.452      ;
; 1.035 ; pc:U7|addr_latch[0]       ; pc:U7|addr_latch[1] ; statectrl:U14|nextn_latch  ; statectrl:U14|nextn_latch ; 0.000        ; 0.049      ; 1.279      ;
; 1.041 ; pc:U7|addr_latch[2]       ; pc:U7|addr_latch[3] ; statectrl:U14|nextn_latch  ; statectrl:U14|nextn_latch ; 0.000        ; 0.049      ; 1.285      ;
; 1.050 ; pc:U7|addr_latch[0]       ; pc:U7|addr_latch[2] ; statectrl:U14|nextn_latch  ; statectrl:U14|nextn_latch ; 0.000        ; 0.049      ; 1.294      ;
; 1.051 ; pc:U7|addr_latch[6]       ; pc:U7|addr_latch[7] ; statectrl:U14|nextn_latch  ; statectrl:U14|nextn_latch ; 0.000        ; 0.049      ; 1.295      ;
; 1.052 ; pc:U7|addr_latch[1]       ; pc:U7|addr_latch[2] ; statectrl:U14|nextn_latch  ; statectrl:U14|nextn_latch ; 0.000        ; 0.049      ; 1.296      ;
; 1.054 ; pc:U7|addr_latch[4]       ; pc:U7|addr_latch[5] ; statectrl:U14|nextn_latch  ; statectrl:U14|nextn_latch ; 0.000        ; 0.049      ; 1.298      ;
; 1.056 ; pc:U7|addr_latch[2]       ; pc:U7|addr_latch[4] ; statectrl:U14|nextn_latch  ; statectrl:U14|nextn_latch ; 0.000        ; 0.049      ; 1.300      ;
; 1.057 ; pc:U7|addr_latch[3]       ; pc:U7|addr_latch[4] ; statectrl:U14|nextn_latch  ; statectrl:U14|nextn_latch ; 0.000        ; 0.049      ; 1.301      ;
; 1.057 ; pc:U7|addr_latch[5]       ; pc:U7|addr_latch[6] ; statectrl:U14|nextn_latch  ; statectrl:U14|nextn_latch ; 0.000        ; 0.049      ; 1.301      ;
; 1.070 ; pc:U7|addr_latch[4]       ; pc:U7|addr_latch[6] ; statectrl:U14|nextn_latch  ; statectrl:U14|nextn_latch ; 0.000        ; 0.049      ; 1.314      ;
; 1.072 ; ir:U5|instruction[7]      ; pc:U7|addr_latch[7] ; statectrl:U14|enirin_latch ; statectrl:U14|nextn_latch ; 0.000        ; 0.040      ; 1.307      ;
; 1.074 ; ir:U5|instruction[4]      ; pc:U7|addr_latch[4] ; statectrl:U14|enirin_latch ; statectrl:U14|nextn_latch ; 0.000        ; 0.040      ; 1.309      ;
; 1.117 ; ir:U5|instruction[5]      ; pc:U7|addr_latch[5] ; statectrl:U14|enirin_latch ; statectrl:U14|nextn_latch ; 0.000        ; 0.040      ; 1.352      ;
; 1.145 ; pc:U7|addr_latch[1]       ; pc:U7|addr_latch[3] ; statectrl:U14|nextn_latch  ; statectrl:U14|nextn_latch ; 0.000        ; 0.049      ; 1.389      ;
; 1.152 ; pc:U7|addr_latch[3]       ; pc:U7|addr_latch[5] ; statectrl:U14|nextn_latch  ; statectrl:U14|nextn_latch ; 0.000        ; 0.049      ; 1.396      ;
; 1.152 ; pc:U7|addr_latch[5]       ; pc:U7|addr_latch[7] ; statectrl:U14|nextn_latch  ; statectrl:U14|nextn_latch ; 0.000        ; 0.049      ; 1.396      ;
; 1.157 ; pc:U7|addr_latch[0]       ; pc:U7|addr_latch[3] ; statectrl:U14|nextn_latch  ; statectrl:U14|nextn_latch ; 0.000        ; 0.049      ; 1.401      ;
; 1.163 ; pc:U7|addr_latch[2]       ; pc:U7|addr_latch[5] ; statectrl:U14|nextn_latch  ; statectrl:U14|nextn_latch ; 0.000        ; 0.049      ; 1.407      ;
; 1.172 ; pc:U7|addr_latch[0]       ; pc:U7|addr_latch[4] ; statectrl:U14|nextn_latch  ; statectrl:U14|nextn_latch ; 0.000        ; 0.049      ; 1.416      ;
; 1.174 ; pc:U7|addr_latch[1]       ; pc:U7|addr_latch[4] ; statectrl:U14|nextn_latch  ; statectrl:U14|nextn_latch ; 0.000        ; 0.049      ; 1.418      ;
; 1.176 ; pc:U7|addr_latch[4]       ; pc:U7|addr_latch[7] ; statectrl:U14|nextn_latch  ; statectrl:U14|nextn_latch ; 0.000        ; 0.049      ; 1.420      ;
; 1.178 ; pc:U7|addr_latch[2]       ; pc:U7|addr_latch[6] ; statectrl:U14|nextn_latch  ; statectrl:U14|nextn_latch ; 0.000        ; 0.049      ; 1.422      ;
; 1.179 ; pc:U7|addr_latch[3]       ; pc:U7|addr_latch[6] ; statectrl:U14|nextn_latch  ; statectrl:U14|nextn_latch ; 0.000        ; 0.049      ; 1.423      ;
; 1.267 ; pc:U7|addr_latch[1]       ; pc:U7|addr_latch[5] ; statectrl:U14|nextn_latch  ; statectrl:U14|nextn_latch ; 0.000        ; 0.049      ; 1.511      ;
; 1.274 ; pc:U7|addr_latch[3]       ; pc:U7|addr_latch[7] ; statectrl:U14|nextn_latch  ; statectrl:U14|nextn_latch ; 0.000        ; 0.049      ; 1.518      ;
; 1.279 ; pc:U7|addr_latch[0]       ; pc:U7|addr_latch[5] ; statectrl:U14|nextn_latch  ; statectrl:U14|nextn_latch ; 0.000        ; 0.049      ; 1.523      ;
; 1.285 ; pc:U7|addr_latch[2]       ; pc:U7|addr_latch[7] ; statectrl:U14|nextn_latch  ; statectrl:U14|nextn_latch ; 0.000        ; 0.049      ; 1.529      ;
; 1.294 ; pc:U7|addr_latch[0]       ; pc:U7|addr_latch[6] ; statectrl:U14|nextn_latch  ; statectrl:U14|nextn_latch ; 0.000        ; 0.049      ; 1.538      ;
; 1.296 ; pc:U7|addr_latch[1]       ; pc:U7|addr_latch[6] ; statectrl:U14|nextn_latch  ; statectrl:U14|nextn_latch ; 0.000        ; 0.049      ; 1.540      ;
; 1.389 ; pc:U7|addr_latch[1]       ; pc:U7|addr_latch[7] ; statectrl:U14|nextn_latch  ; statectrl:U14|nextn_latch ; 0.000        ; 0.049      ; 1.633      ;
; 1.401 ; pc:U7|addr_latch[0]       ; pc:U7|addr_latch[7] ; statectrl:U14|nextn_latch  ; statectrl:U14|nextn_latch ; 0.000        ; 0.049      ; 1.645      ;
; 1.428 ; ir:U5|instruction[3]      ; pc:U7|addr_latch[3] ; statectrl:U14|enirin_latch ; statectrl:U14|nextn_latch ; 0.000        ; 0.058      ; 1.681      ;
; 1.485 ; ir:U5|instruction[1]      ; pc:U7|addr_latch[1] ; statectrl:U14|enirin_latch ; statectrl:U14|nextn_latch ; 0.000        ; 0.058      ; 1.738      ;
; 1.541 ; ir:U5|instruction[2]      ; pc:U7|addr_latch[2] ; statectrl:U14|enirin_latch ; statectrl:U14|nextn_latch ; 0.000        ; 0.058      ; 1.794      ;
; 1.547 ; ir:U5|instruction[0]      ; pc:U7|addr_latch[0] ; statectrl:U14|enirin_latch ; statectrl:U14|nextn_latch ; 0.000        ; 0.058      ; 1.800      ;
; 1.634 ; statectrl:U14|rstpc_latch ; pc:U7|addr_latch[7] ; clk_divider:U1|clk_out     ; statectrl:U14|nextn_latch ; 0.000        ; -0.239     ; 1.600      ;
; 1.634 ; statectrl:U14|rstpc_latch ; pc:U7|addr_latch[5] ; clk_divider:U1|clk_out     ; statectrl:U14|nextn_latch ; 0.000        ; -0.239     ; 1.600      ;
; 1.634 ; statectrl:U14|rstpc_latch ; pc:U7|addr_latch[4] ; clk_divider:U1|clk_out     ; statectrl:U14|nextn_latch ; 0.000        ; -0.239     ; 1.600      ;
; 1.634 ; statectrl:U14|rstpc_latch ; pc:U7|addr_latch[3] ; clk_divider:U1|clk_out     ; statectrl:U14|nextn_latch ; 0.000        ; -0.239     ; 1.600      ;
; 1.634 ; statectrl:U14|rstpc_latch ; pc:U7|addr_latch[2] ; clk_divider:U1|clk_out     ; statectrl:U14|nextn_latch ; 0.000        ; -0.239     ; 1.600      ;
; 1.634 ; statectrl:U14|rstpc_latch ; pc:U7|addr_latch[1] ; clk_divider:U1|clk_out     ; statectrl:U14|nextn_latch ; 0.000        ; -0.239     ; 1.600      ;
; 1.634 ; statectrl:U14|rstpc_latch ; pc:U7|addr_latch[0] ; clk_divider:U1|clk_out     ; statectrl:U14|nextn_latch ; 0.000        ; -0.239     ; 1.600      ;
; 1.634 ; statectrl:U14|rstpc_latch ; pc:U7|addr_latch[6] ; clk_divider:U1|clk_out     ; statectrl:U14|nextn_latch ; 0.000        ; -0.239     ; 1.600      ;
; 1.977 ; statectrl:U14|ldpc_latch  ; pc:U7|addr_latch[7] ; clk_divider:U1|clk_out     ; statectrl:U14|nextn_latch ; 0.000        ; -0.209     ; 1.973      ;
; 1.977 ; statectrl:U14|ldpc_latch  ; pc:U7|addr_latch[5] ; clk_divider:U1|clk_out     ; statectrl:U14|nextn_latch ; 0.000        ; -0.209     ; 1.973      ;
; 1.977 ; statectrl:U14|ldpc_latch  ; pc:U7|addr_latch[4] ; clk_divider:U1|clk_out     ; statectrl:U14|nextn_latch ; 0.000        ; -0.209     ; 1.973      ;
; 1.977 ; statectrl:U14|ldpc_latch  ; pc:U7|addr_latch[3] ; clk_divider:U1|clk_out     ; statectrl:U14|nextn_latch ; 0.000        ; -0.209     ; 1.973      ;
; 1.977 ; statectrl:U14|ldpc_latch  ; pc:U7|addr_latch[2] ; clk_divider:U1|clk_out     ; statectrl:U14|nextn_latch ; 0.000        ; -0.209     ; 1.973      ;
; 1.977 ; statectrl:U14|ldpc_latch  ; pc:U7|addr_latch[1] ; clk_divider:U1|clk_out     ; statectrl:U14|nextn_latch ; 0.000        ; -0.209     ; 1.973      ;
; 1.977 ; statectrl:U14|ldpc_latch  ; pc:U7|addr_latch[0] ; clk_divider:U1|clk_out     ; statectrl:U14|nextn_latch ; 0.000        ; -0.209     ; 1.973      ;
; 1.977 ; statectrl:U14|ldpc_latch  ; pc:U7|addr_latch[6] ; clk_divider:U1|clk_out     ; statectrl:U14|nextn_latch ; 0.000        ; -0.209     ; 1.973      ;
+-------+---------------------------+---------------------+----------------------------+---------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'rom_new:U4|monostable_trigger:inst3|pulse'                                                                                                                                                                                                                                                                                                                           ;
+-------+----------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------+-------------------------------------------+-------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                  ; To Node                                                                                                                    ; Launch Clock                              ; Latch Clock                               ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------+-------------------------------------------+-------------------------------------------+--------------+------------+------------+
; 0.511 ; statectrl:U14|ramrd_latch                                                                                                  ; rom_new:U4|rom_new_rom:inst|altsyncram:altsyncram_component|altsyncram_kdr3:auto_generated|ram_block1a0~porta_address_reg0 ; statectrl:U14|ramrd_latch                 ; rom_new:U4|monostable_trigger:inst3|pulse ; -0.500       ; 3.789      ; 4.280      ;
; 0.628 ; statectrl:U14|ramrd_latch                                                                                                  ; rom_new:U4|rom_new_rom:inst|altsyncram:altsyncram_component|altsyncram_kdr3:auto_generated|ram_block1a0~porta_address_reg0 ; statectrl:U14|ramrd_latch                 ; rom_new:U4|monostable_trigger:inst3|pulse ; 0.000        ; 3.789      ; 4.897      ;
; 0.719 ; pc:U7|addr_latch[0]                                                                                                        ; rom_new:U4|rom_new_rom:inst|altsyncram:altsyncram_component|altsyncram_kdr3:auto_generated|ram_block1a0~porta_address_reg0 ; statectrl:U14|nextn_latch                 ; rom_new:U4|monostable_trigger:inst3|pulse ; 0.000        ; 2.000      ; 2.959      ;
; 0.755 ; pc:U7|addr_latch[1]                                                                                                        ; rom_new:U4|rom_new_rom:inst|altsyncram:altsyncram_component|altsyncram_kdr3:auto_generated|ram_block1a0~porta_address_reg0 ; statectrl:U14|nextn_latch                 ; rom_new:U4|monostable_trigger:inst3|pulse ; 0.000        ; 2.000      ; 2.995      ;
; 0.775 ; pc:U7|addr_latch[2]                                                                                                        ; rom_new:U4|rom_new_rom:inst|altsyncram:altsyncram_component|altsyncram_kdr3:auto_generated|ram_block1a0~porta_address_reg0 ; statectrl:U14|nextn_latch                 ; rom_new:U4|monostable_trigger:inst3|pulse ; 0.000        ; 2.000      ; 3.015      ;
; 0.895 ; pc:U7|addr_latch[6]                                                                                                        ; rom_new:U4|rom_new_rom:inst|altsyncram:altsyncram_component|altsyncram_kdr3:auto_generated|ram_block1a0~porta_address_reg0 ; statectrl:U14|nextn_latch                 ; rom_new:U4|monostable_trigger:inst3|pulse ; 0.000        ; 2.000      ; 3.135      ;
; 0.926 ; pc:U7|addr_latch[7]                                                                                                        ; rom_new:U4|rom_new_rom:inst|altsyncram:altsyncram_component|altsyncram_kdr3:auto_generated|ram_block1a0~porta_address_reg0 ; statectrl:U14|nextn_latch                 ; rom_new:U4|monostable_trigger:inst3|pulse ; 0.000        ; 2.000      ; 3.166      ;
; 0.943 ; pc:U7|addr_latch[5]                                                                                                        ; rom_new:U4|rom_new_rom:inst|altsyncram:altsyncram_component|altsyncram_kdr3:auto_generated|ram_block1a0~porta_address_reg0 ; statectrl:U14|nextn_latch                 ; rom_new:U4|monostable_trigger:inst3|pulse ; 0.000        ; 2.000      ; 3.183      ;
; 1.021 ; ir:U5|instruction[7]                                                                                                       ; rom_new:U4|rom_new_rom:inst|altsyncram:altsyncram_component|altsyncram_kdr3:auto_generated|ram_block1a0~porta_address_reg0 ; statectrl:U14|enirin_latch                ; rom_new:U4|monostable_trigger:inst3|pulse ; 0.000        ; 1.945      ; 3.206      ;
; 1.061 ; ir:U5|instruction[6]                                                                                                       ; rom_new:U4|rom_new_rom:inst|altsyncram:altsyncram_component|altsyncram_kdr3:auto_generated|ram_block1a0~porta_address_reg0 ; statectrl:U14|enirin_latch                ; rom_new:U4|monostable_trigger:inst3|pulse ; 0.000        ; 2.174      ; 3.475      ;
; 1.105 ; pc:U7|addr_latch[4]                                                                                                        ; rom_new:U4|rom_new_rom:inst|altsyncram:altsyncram_component|altsyncram_kdr3:auto_generated|ram_block1a0~porta_address_reg0 ; statectrl:U14|nextn_latch                 ; rom_new:U4|monostable_trigger:inst3|pulse ; 0.000        ; 2.000      ; 3.345      ;
; 1.176 ; pc:U7|addr_latch[3]                                                                                                        ; rom_new:U4|rom_new_rom:inst|altsyncram:altsyncram_component|altsyncram_kdr3:auto_generated|ram_block1a0~porta_address_reg0 ; statectrl:U14|nextn_latch                 ; rom_new:U4|monostable_trigger:inst3|pulse ; 0.000        ; 2.000      ; 3.416      ;
; 1.190 ; statectrl:U14|regrd1_latch                                                                                                 ; rom_new:U4|rom_new_rom:inst|altsyncram:altsyncram_component|altsyncram_kdr3:auto_generated|ram_block1a0~porta_address_reg0 ; clk_divider:U1|clk_out                    ; rom_new:U4|monostable_trigger:inst3|pulse ; 0.000        ; 1.691      ; 3.131      ;
; 1.214 ; statectrl:U14|regrd2_latch                                                                                                 ; rom_new:U4|rom_new_rom:inst|altsyncram:altsyncram_component|altsyncram_kdr3:auto_generated|ram_block1a0~porta_address_reg0 ; clk_divider:U1|clk_out                    ; rom_new:U4|monostable_trigger:inst3|pulse ; 0.000        ; 1.691      ; 3.155      ;
; 1.314 ; statectrl:U14|dbfbout_latch                                                                                                ; rom_new:U4|rom_new_rom:inst|altsyncram:altsyncram_component|altsyncram_kdr3:auto_generated|ram_block1a0~porta_address_reg0 ; clk_divider:U1|clk_out                    ; rom_new:U4|monostable_trigger:inst3|pulse ; 0.000        ; 1.696      ; 3.260      ;
; 1.406 ; statectrl:U14|dbfaout_latch                                                                                                ; rom_new:U4|rom_new_rom:inst|altsyncram:altsyncram_component|altsyncram_kdr3:auto_generated|ram_block1a0~porta_address_reg0 ; clk_divider:U1|clk_out                    ; rom_new:U4|monostable_trigger:inst3|pulse ; 0.000        ; 1.691      ; 3.347      ;
; 1.408 ; ir:U5|instruction[4]                                                                                                       ; rom_new:U4|rom_new_rom:inst|altsyncram:altsyncram_component|altsyncram_kdr3:auto_generated|ram_block1a0~porta_address_reg0 ; statectrl:U14|enirin_latch                ; rom_new:U4|monostable_trigger:inst3|pulse ; 0.000        ; 1.945      ; 3.593      ;
; 1.429 ; ir:U5|instruction[10]                                                                                                      ; rom_new:U4|rom_new_rom:inst|altsyncram:altsyncram_component|altsyncram_kdr3:auto_generated|ram_block1a0~porta_address_reg0 ; ir:U5|instruction[10]                     ; rom_new:U4|monostable_trigger:inst3|pulse ; 0.000        ; 3.789      ; 5.708      ;
; 1.571 ; statectrl:U14|enpcout_latch                                                                                                ; rom_new:U4|rom_new_rom:inst|altsyncram:altsyncram_component|altsyncram_kdr3:auto_generated|ram_block1a0~porta_address_reg0 ; clk_divider:U1|clk_out                    ; rom_new:U4|monostable_trigger:inst3|pulse ; 0.000        ; 1.687      ; 3.508      ;
; 1.641 ; ir:U5|instruction[10]                                                                                                      ; rom_new:U4|rom_new_rom:inst|altsyncram:altsyncram_component|altsyncram_kdr3:auto_generated|ram_block1a0~porta_address_reg0 ; ir:U5|instruction[10]                     ; rom_new:U4|monostable_trigger:inst3|pulse ; -0.500       ; 3.789      ; 5.420      ;
; 1.679 ; ir:U5|instruction[9]                                                                                                       ; rom_new:U4|rom_new_rom:inst|altsyncram:altsyncram_component|altsyncram_kdr3:auto_generated|ram_block1a0~porta_address_reg0 ; statectrl:U14|enirin_latch                ; rom_new:U4|monostable_trigger:inst3|pulse ; 0.000        ; 2.005      ; 3.924      ;
; 1.725 ; ir:U5|instruction[2]                                                                                                       ; rom_new:U4|rom_new_rom:inst|altsyncram:altsyncram_component|altsyncram_kdr3:auto_generated|ram_block1a0~porta_address_reg0 ; statectrl:U14|enirin_latch                ; rom_new:U4|monostable_trigger:inst3|pulse ; 0.000        ; 1.963      ; 3.928      ;
; 1.759 ; ir:U5|instruction[5]                                                                                                       ; rom_new:U4|rom_new_rom:inst|altsyncram:altsyncram_component|altsyncram_kdr3:auto_generated|ram_block1a0~porta_address_reg0 ; statectrl:U14|enirin_latch                ; rom_new:U4|monostable_trigger:inst3|pulse ; 0.000        ; 1.945      ; 3.944      ;
; 1.765 ; ram_new:U3|ram_new_ram:inst|altsyncram:altsyncram_component|altsyncram_2kn3:auto_generated|q_a[0]                          ; rom_new:U4|rom_new_rom:inst|altsyncram:altsyncram_component|altsyncram_kdr3:auto_generated|ram_block1a0~porta_address_reg0 ; statectrl:U14|ramrd_latch                 ; rom_new:U4|monostable_trigger:inst3|pulse ; 0.000        ; 1.866      ; 3.871      ;
; 1.780 ; statectrl:U14|enrom_latch                                                                                                  ; rom_new:U4|rom_new_rom:inst|altsyncram:altsyncram_component|altsyncram_kdr3:auto_generated|ram_block1a0~porta_address_reg0 ; clk_divider:U1|clk_out                    ; rom_new:U4|monostable_trigger:inst3|pulse ; 0.000        ; 1.532      ; 3.562      ;
; 1.825 ; ram_new:U3|ram_new_ram:inst|altsyncram:altsyncram_component|altsyncram_2kn3:auto_generated|q_a[7]                          ; rom_new:U4|rom_new_rom:inst|altsyncram:altsyncram_component|altsyncram_kdr3:auto_generated|ram_block1a0~porta_address_reg0 ; statectrl:U14|ramrd_latch                 ; rom_new:U4|monostable_trigger:inst3|pulse ; 0.000        ; 1.866      ; 3.931      ;
; 1.843 ; ir:U5|instruction[0]                                                                                                       ; rom_new:U4|rom_new_rom:inst|altsyncram:altsyncram_component|altsyncram_kdr3:auto_generated|ram_block1a0~porta_address_reg0 ; statectrl:U14|enirin_latch                ; rom_new:U4|monostable_trigger:inst3|pulse ; 0.000        ; 1.963      ; 4.046      ;
; 1.869 ; ram_new:U3|ram_new_ram:inst|altsyncram:altsyncram_component|altsyncram_2kn3:auto_generated|q_a[2]                          ; rom_new:U4|rom_new_rom:inst|altsyncram:altsyncram_component|altsyncram_kdr3:auto_generated|ram_block1a0~porta_address_reg0 ; statectrl:U14|ramrd_latch                 ; rom_new:U4|monostable_trigger:inst3|pulse ; 0.000        ; 1.866      ; 3.975      ;
; 1.877 ; ir:U5|instruction[1]                                                                                                       ; rom_new:U4|rom_new_rom:inst|altsyncram:altsyncram_component|altsyncram_kdr3:auto_generated|ram_block1a0~porta_address_reg0 ; statectrl:U14|enirin_latch                ; rom_new:U4|monostable_trigger:inst3|pulse ; 0.000        ; 1.963      ; 4.080      ;
; 1.956 ; ir:U5|instruction[3]                                                                                                       ; rom_new:U4|rom_new_rom:inst|altsyncram:altsyncram_component|altsyncram_kdr3:auto_generated|ram_block1a0~porta_address_reg0 ; statectrl:U14|enirin_latch                ; rom_new:U4|monostable_trigger:inst3|pulse ; 0.000        ; 1.963      ; 4.159      ;
; 1.971 ; ram_new:U3|ram_new_ram:inst|altsyncram:altsyncram_component|altsyncram_2kn3:auto_generated|q_a[6]                          ; rom_new:U4|rom_new_rom:inst|altsyncram:altsyncram_component|altsyncram_kdr3:auto_generated|ram_block1a0~porta_address_reg0 ; statectrl:U14|ramrd_latch                 ; rom_new:U4|monostable_trigger:inst3|pulse ; 0.000        ; 1.866      ; 4.077      ;
; 2.067 ; ram_new:U3|ram_new_ram:inst|altsyncram:altsyncram_component|altsyncram_2kn3:auto_generated|q_a[5]                          ; rom_new:U4|rom_new_rom:inst|altsyncram:altsyncram_component|altsyncram_kdr3:auto_generated|ram_block1a0~porta_address_reg0 ; statectrl:U14|ramrd_latch                 ; rom_new:U4|monostable_trigger:inst3|pulse ; 0.000        ; 1.866      ; 4.173      ;
; 2.106 ; ir:U5|instruction[8]                                                                                                       ; rom_new:U4|rom_new_rom:inst|altsyncram:altsyncram_component|altsyncram_kdr3:auto_generated|ram_block1a0~porta_address_reg0 ; statectrl:U14|enirin_latch                ; rom_new:U4|monostable_trigger:inst3|pulse ; 0.000        ; 2.005      ; 4.351      ;
; 2.140 ; dbufferb:U10|data_latch[4]                                                                                                 ; rom_new:U4|rom_new_rom:inst|altsyncram:altsyncram_component|altsyncram_kdr3:auto_generated|ram_block1a0~porta_address_reg0 ; statectrl:U14|enalu_latch                 ; rom_new:U4|monostable_trigger:inst3|pulse ; -0.500       ; 0.394      ; 2.284      ;
; 2.195 ; dbufferb:U10|data_latch[5]                                                                                                 ; rom_new:U4|rom_new_rom:inst|altsyncram:altsyncram_component|altsyncram_kdr3:auto_generated|ram_block1a0~porta_address_reg0 ; statectrl:U14|enalu_latch                 ; rom_new:U4|monostable_trigger:inst3|pulse ; -0.500       ; 0.385      ; 2.330      ;
; 2.264 ; dbufferb:U10|data_latch[4]                                                                                                 ; rom_new:U4|rom_new_rom:inst|altsyncram:altsyncram_component|altsyncram_kdr3:auto_generated|ram_block1a0~porta_address_reg0 ; statectrl:U14|dbfbin_latch                ; rom_new:U4|monostable_trigger:inst3|pulse ; -0.500       ; 0.270      ; 2.284      ;
; 2.319 ; dbufferb:U10|data_latch[5]                                                                                                 ; rom_new:U4|rom_new_rom:inst|altsyncram:altsyncram_component|altsyncram_kdr3:auto_generated|ram_block1a0~porta_address_reg0 ; statectrl:U14|dbfbin_latch                ; rom_new:U4|monostable_trigger:inst3|pulse ; -0.500       ; 0.261      ; 2.330      ;
; 2.351 ; dbufferb:U10|data_latch[7]                                                                                                 ; rom_new:U4|rom_new_rom:inst|altsyncram:altsyncram_component|altsyncram_kdr3:auto_generated|ram_block1a0~porta_address_reg0 ; statectrl:U14|enalu_latch                 ; rom_new:U4|monostable_trigger:inst3|pulse ; -0.500       ; 0.385      ; 2.486      ;
; 2.444 ; ram_new:U3|ram_new_ram:inst|altsyncram:altsyncram_component|altsyncram_2kn3:auto_generated|q_a[4]                          ; rom_new:U4|rom_new_rom:inst|altsyncram:altsyncram_component|altsyncram_kdr3:auto_generated|ram_block1a0~porta_address_reg0 ; statectrl:U14|ramrd_latch                 ; rom_new:U4|monostable_trigger:inst3|pulse ; 0.000        ; 1.866      ; 4.550      ;
; 2.446 ; ram_new:U3|ram_new_ram:inst|altsyncram:altsyncram_component|altsyncram_2kn3:auto_generated|q_a[1]                          ; rom_new:U4|rom_new_rom:inst|altsyncram:altsyncram_component|altsyncram_kdr3:auto_generated|ram_block1a0~porta_address_reg0 ; statectrl:U14|ramrd_latch                 ; rom_new:U4|monostable_trigger:inst3|pulse ; 0.000        ; 1.866      ; 4.552      ;
; 2.475 ; dbufferb:U10|data_latch[7]                                                                                                 ; rom_new:U4|rom_new_rom:inst|altsyncram:altsyncram_component|altsyncram_kdr3:auto_generated|ram_block1a0~porta_address_reg0 ; statectrl:U14|dbfbin_latch                ; rom_new:U4|monostable_trigger:inst3|pulse ; -0.500       ; 0.261      ; 2.486      ;
; 2.483 ; dbufferb:U10|data_latch[1]                                                                                                 ; rom_new:U4|rom_new_rom:inst|altsyncram:altsyncram_component|altsyncram_kdr3:auto_generated|ram_block1a0~porta_address_reg0 ; statectrl:U14|enalu_latch                 ; rom_new:U4|monostable_trigger:inst3|pulse ; -0.500       ; 0.383      ; 2.616      ;
; 2.509 ; dbufferb:U10|data_latch[6]                                                                                                 ; rom_new:U4|rom_new_rom:inst|altsyncram:altsyncram_component|altsyncram_kdr3:auto_generated|ram_block1a0~porta_address_reg0 ; statectrl:U14|enalu_latch                 ; rom_new:U4|monostable_trigger:inst3|pulse ; -0.500       ; 0.159      ; 2.418      ;
; 2.607 ; dbufferb:U10|data_latch[1]                                                                                                 ; rom_new:U4|rom_new_rom:inst|altsyncram:altsyncram_component|altsyncram_kdr3:auto_generated|ram_block1a0~porta_address_reg0 ; statectrl:U14|dbfbin_latch                ; rom_new:U4|monostable_trigger:inst3|pulse ; -0.500       ; 0.259      ; 2.616      ;
; 2.633 ; dbufferb:U10|data_latch[6]                                                                                                 ; rom_new:U4|rom_new_rom:inst|altsyncram:altsyncram_component|altsyncram_kdr3:auto_generated|ram_block1a0~porta_address_reg0 ; statectrl:U14|dbfbin_latch                ; rom_new:U4|monostable_trigger:inst3|pulse ; -0.500       ; 0.035      ; 2.418      ;
; 2.751 ; dbufferb:U10|data_latch[0]                                                                                                 ; rom_new:U4|rom_new_rom:inst|altsyncram:altsyncram_component|altsyncram_kdr3:auto_generated|ram_block1a0~porta_address_reg0 ; statectrl:U14|enalu_latch                 ; rom_new:U4|monostable_trigger:inst3|pulse ; -0.500       ; 0.382      ; 2.883      ;
; 2.813 ; rom_new:U4|rom_new_rom:inst|altsyncram:altsyncram_component|altsyncram_kdr3:auto_generated|ram_block1a0~porta_address_reg0 ; rom_new:U4|rom_new_rom:inst|altsyncram:altsyncram_component|altsyncram_kdr3:auto_generated|q_a[7]                          ; rom_new:U4|monostable_trigger:inst3|pulse ; rom_new:U4|monostable_trigger:inst3|pulse ; 0.000        ; 0.000      ; 3.003      ;
; 2.813 ; rom_new:U4|rom_new_rom:inst|altsyncram:altsyncram_component|altsyncram_kdr3:auto_generated|ram_block1a0~porta_address_reg0 ; rom_new:U4|rom_new_rom:inst|altsyncram:altsyncram_component|altsyncram_kdr3:auto_generated|q_a[6]                          ; rom_new:U4|monostable_trigger:inst3|pulse ; rom_new:U4|monostable_trigger:inst3|pulse ; 0.000        ; 0.000      ; 3.003      ;
; 2.813 ; rom_new:U4|rom_new_rom:inst|altsyncram:altsyncram_component|altsyncram_kdr3:auto_generated|ram_block1a0~porta_address_reg0 ; rom_new:U4|rom_new_rom:inst|altsyncram:altsyncram_component|altsyncram_kdr3:auto_generated|q_a[5]                          ; rom_new:U4|monostable_trigger:inst3|pulse ; rom_new:U4|monostable_trigger:inst3|pulse ; 0.000        ; 0.000      ; 3.003      ;
; 2.813 ; rom_new:U4|rom_new_rom:inst|altsyncram:altsyncram_component|altsyncram_kdr3:auto_generated|ram_block1a0~porta_address_reg0 ; rom_new:U4|rom_new_rom:inst|altsyncram:altsyncram_component|altsyncram_kdr3:auto_generated|q_a[4]                          ; rom_new:U4|monostable_trigger:inst3|pulse ; rom_new:U4|monostable_trigger:inst3|pulse ; 0.000        ; 0.000      ; 3.003      ;
; 2.813 ; rom_new:U4|rom_new_rom:inst|altsyncram:altsyncram_component|altsyncram_kdr3:auto_generated|ram_block1a0~porta_address_reg0 ; rom_new:U4|rom_new_rom:inst|altsyncram:altsyncram_component|altsyncram_kdr3:auto_generated|q_a[3]                          ; rom_new:U4|monostable_trigger:inst3|pulse ; rom_new:U4|monostable_trigger:inst3|pulse ; 0.000        ; 0.000      ; 3.003      ;
; 2.813 ; rom_new:U4|rom_new_rom:inst|altsyncram:altsyncram_component|altsyncram_kdr3:auto_generated|ram_block1a0~porta_address_reg0 ; rom_new:U4|rom_new_rom:inst|altsyncram:altsyncram_component|altsyncram_kdr3:auto_generated|q_a[2]                          ; rom_new:U4|monostable_trigger:inst3|pulse ; rom_new:U4|monostable_trigger:inst3|pulse ; 0.000        ; 0.000      ; 3.003      ;
; 2.813 ; rom_new:U4|rom_new_rom:inst|altsyncram:altsyncram_component|altsyncram_kdr3:auto_generated|ram_block1a0~porta_address_reg0 ; rom_new:U4|rom_new_rom:inst|altsyncram:altsyncram_component|altsyncram_kdr3:auto_generated|q_a[1]                          ; rom_new:U4|monostable_trigger:inst3|pulse ; rom_new:U4|monostable_trigger:inst3|pulse ; 0.000        ; 0.000      ; 3.003      ;
; 2.813 ; rom_new:U4|rom_new_rom:inst|altsyncram:altsyncram_component|altsyncram_kdr3:auto_generated|ram_block1a0~porta_address_reg0 ; rom_new:U4|rom_new_rom:inst|altsyncram:altsyncram_component|altsyncram_kdr3:auto_generated|q_a[0]                          ; rom_new:U4|monostable_trigger:inst3|pulse ; rom_new:U4|monostable_trigger:inst3|pulse ; 0.000        ; 0.000      ; 3.003      ;
; 2.875 ; dbufferb:U10|data_latch[0]                                                                                                 ; rom_new:U4|rom_new_rom:inst|altsyncram:altsyncram_component|altsyncram_kdr3:auto_generated|ram_block1a0~porta_address_reg0 ; statectrl:U14|dbfbin_latch                ; rom_new:U4|monostable_trigger:inst3|pulse ; -0.500       ; 0.258      ; 2.883      ;
; 2.899 ; dbufferb:U10|data_latch[3]                                                                                                 ; rom_new:U4|rom_new_rom:inst|altsyncram:altsyncram_component|altsyncram_kdr3:auto_generated|ram_block1a0~porta_address_reg0 ; statectrl:U14|enalu_latch                 ; rom_new:U4|monostable_trigger:inst3|pulse ; -0.500       ; 0.382      ; 3.031      ;
; 2.957 ; rom_new:U4|rom_new_rom:inst|altsyncram:altsyncram_component|altsyncram_kdr3:auto_generated|q_a[1]                          ; rom_new:U4|rom_new_rom:inst|altsyncram:altsyncram_component|altsyncram_kdr3:auto_generated|ram_block1a0~porta_address_reg0 ; rom_new:U4|monostable_trigger:inst3|pulse ; rom_new:U4|monostable_trigger:inst3|pulse ; 0.000        ; 0.080      ; 3.267      ;
; 3.023 ; dbufferb:U10|data_latch[3]                                                                                                 ; rom_new:U4|rom_new_rom:inst|altsyncram:altsyncram_component|altsyncram_kdr3:auto_generated|ram_block1a0~porta_address_reg0 ; statectrl:U14|dbfbin_latch                ; rom_new:U4|monostable_trigger:inst3|pulse ; -0.500       ; 0.258      ; 3.031      ;
; 3.111 ; rom_new:U4|rom_new_rom:inst|altsyncram:altsyncram_component|altsyncram_kdr3:auto_generated|q_a[3]                          ; rom_new:U4|rom_new_rom:inst|altsyncram:altsyncram_component|altsyncram_kdr3:auto_generated|ram_block1a0~porta_address_reg0 ; rom_new:U4|monostable_trigger:inst3|pulse ; rom_new:U4|monostable_trigger:inst3|pulse ; 0.000        ; 0.080      ; 3.421      ;
; 3.226 ; gr:U12|grb_latch[3]                                                                                                        ; rom_new:U4|rom_new_rom:inst|altsyncram:altsyncram_component|altsyncram_kdr3:auto_generated|ram_block1a0~porta_address_reg0 ; ir:U5|instruction[10]                     ; rom_new:U4|monostable_trigger:inst3|pulse ; 0.000        ; -0.902     ; 2.574      ;
; 3.250 ; dbufferb:U10|data_latch[2]                                                                                                 ; rom_new:U4|rom_new_rom:inst|altsyncram:altsyncram_component|altsyncram_kdr3:auto_generated|ram_block1a0~porta_address_reg0 ; statectrl:U14|enalu_latch                 ; rom_new:U4|monostable_trigger:inst3|pulse ; -0.500       ; 0.145      ; 3.145      ;
; 3.291 ; rom_new:U4|rom_new_rom:inst|altsyncram:altsyncram_component|altsyncram_kdr3:auto_generated|q_a[0]                          ; rom_new:U4|rom_new_rom:inst|altsyncram:altsyncram_component|altsyncram_kdr3:auto_generated|ram_block1a0~porta_address_reg0 ; rom_new:U4|monostable_trigger:inst3|pulse ; rom_new:U4|monostable_trigger:inst3|pulse ; 0.000        ; 0.080      ; 3.601      ;
; 3.324 ; gr:U12|grb_latch[1]                                                                                                        ; rom_new:U4|rom_new_rom:inst|altsyncram:altsyncram_component|altsyncram_kdr3:auto_generated|ram_block1a0~porta_address_reg0 ; ir:U5|instruction[10]                     ; rom_new:U4|monostable_trigger:inst3|pulse ; 0.000        ; -0.902     ; 2.672      ;
; 3.329 ; ram_new:U3|ram_new_ram:inst|altsyncram:altsyncram_component|altsyncram_2kn3:auto_generated|q_a[3]                          ; rom_new:U4|rom_new_rom:inst|altsyncram:altsyncram_component|altsyncram_kdr3:auto_generated|ram_block1a0~porta_address_reg0 ; statectrl:U14|ramrd_latch                 ; rom_new:U4|monostable_trigger:inst3|pulse ; 0.000        ; 1.866      ; 5.435      ;
; 3.366 ; gr:U12|grb_latch[7]                                                                                                        ; rom_new:U4|rom_new_rom:inst|altsyncram:altsyncram_component|altsyncram_kdr3:auto_generated|ram_block1a0~porta_address_reg0 ; ir:U5|instruction[10]                     ; rom_new:U4|monostable_trigger:inst3|pulse ; 0.000        ; -0.909     ; 2.707      ;
; 3.374 ; dbufferb:U10|data_latch[2]                                                                                                 ; rom_new:U4|rom_new_rom:inst|altsyncram:altsyncram_component|altsyncram_kdr3:auto_generated|ram_block1a0~porta_address_reg0 ; statectrl:U14|dbfbin_latch                ; rom_new:U4|monostable_trigger:inst3|pulse ; -0.500       ; 0.021      ; 3.145      ;
; 3.377 ; gr:U12|grc_latch[4]                                                                                                        ; rom_new:U4|rom_new_rom:inst|altsyncram:altsyncram_component|altsyncram_kdr3:auto_generated|ram_block1a0~porta_address_reg0 ; ir:U5|instruction[10]                     ; rom_new:U4|monostable_trigger:inst3|pulse ; 0.000        ; -0.942     ; 2.685      ;
; 3.394 ; gr:U12|grb_latch[5]                                                                                                        ; rom_new:U4|rom_new_rom:inst|altsyncram:altsyncram_component|altsyncram_kdr3:auto_generated|ram_block1a0~porta_address_reg0 ; ir:U5|instruction[10]                     ; rom_new:U4|monostable_trigger:inst3|pulse ; 0.000        ; -0.909     ; 2.735      ;
; 3.500 ; rom_new:U4|rom_new_rom:inst|altsyncram:altsyncram_component|altsyncram_kdr3:auto_generated|q_a[2]                          ; rom_new:U4|rom_new_rom:inst|altsyncram:altsyncram_component|altsyncram_kdr3:auto_generated|ram_block1a0~porta_address_reg0 ; rom_new:U4|monostable_trigger:inst3|pulse ; rom_new:U4|monostable_trigger:inst3|pulse ; 0.000        ; 0.080      ; 3.810      ;
; 3.515 ; gr:U12|grc_latch[6]                                                                                                        ; rom_new:U4|rom_new_rom:inst|altsyncram:altsyncram_component|altsyncram_kdr3:auto_generated|ram_block1a0~porta_address_reg0 ; ir:U5|instruction[10]                     ; rom_new:U4|monostable_trigger:inst3|pulse ; 0.000        ; -0.944     ; 2.821      ;
; 3.578 ; gr:U12|grd_latch[3]                                                                                                        ; rom_new:U4|rom_new_rom:inst|altsyncram:altsyncram_component|altsyncram_kdr3:auto_generated|ram_block1a0~porta_address_reg0 ; ir:U5|instruction[10]                     ; rom_new:U4|monostable_trigger:inst3|pulse ; 0.000        ; -0.987     ; 2.841      ;
; 3.586 ; gr:U12|grc_latch[4]                                                                                                        ; rom_new:U4|rom_new_rom:inst|altsyncram:altsyncram_component|altsyncram_kdr3:auto_generated|ram_block1a0~porta_address_reg0 ; ir:U5|instruction[10]                     ; rom_new:U4|monostable_trigger:inst3|pulse ; -0.500       ; -0.651     ; 2.685      ;
; 3.721 ; rom_new:U4|rom_new_rom:inst|altsyncram:altsyncram_component|altsyncram_kdr3:auto_generated|q_a[5]                          ; rom_new:U4|rom_new_rom:inst|altsyncram:altsyncram_component|altsyncram_kdr3:auto_generated|ram_block1a0~porta_address_reg0 ; rom_new:U4|monostable_trigger:inst3|pulse ; rom_new:U4|monostable_trigger:inst3|pulse ; 0.000        ; 0.080      ; 4.031      ;
; 3.724 ; gr:U12|grc_latch[6]                                                                                                        ; rom_new:U4|rom_new_rom:inst|altsyncram:altsyncram_component|altsyncram_kdr3:auto_generated|ram_block1a0~porta_address_reg0 ; ir:U5|instruction[10]                     ; rom_new:U4|monostable_trigger:inst3|pulse ; -0.500       ; -0.653     ; 2.821      ;
; 3.748 ; gr:U12|grb_latch[3]                                                                                                        ; rom_new:U4|rom_new_rom:inst|altsyncram:altsyncram_component|altsyncram_kdr3:auto_generated|ram_block1a0~porta_address_reg0 ; ir:U5|instruction[10]                     ; rom_new:U4|monostable_trigger:inst3|pulse ; -0.500       ; -0.924     ; 2.574      ;
; 3.785 ; rom_new:U4|rom_new_rom:inst|altsyncram:altsyncram_component|altsyncram_kdr3:auto_generated|q_a[7]                          ; rom_new:U4|rom_new_rom:inst|altsyncram:altsyncram_component|altsyncram_kdr3:auto_generated|ram_block1a0~porta_address_reg0 ; rom_new:U4|monostable_trigger:inst3|pulse ; rom_new:U4|monostable_trigger:inst3|pulse ; 0.000        ; 0.080      ; 4.095      ;
; 3.792 ; gr:U12|grd_latch[7]                                                                                                        ; rom_new:U4|rom_new_rom:inst|altsyncram:altsyncram_component|altsyncram_kdr3:auto_generated|ram_block1a0~porta_address_reg0 ; ir:U5|instruction[10]                     ; rom_new:U4|monostable_trigger:inst3|pulse ; 0.000        ; -0.995     ; 3.047      ;
; 3.818 ; gr:U12|grd_latch[5]                                                                                                        ; rom_new:U4|rom_new_rom:inst|altsyncram:altsyncram_component|altsyncram_kdr3:auto_generated|ram_block1a0~porta_address_reg0 ; ir:U5|instruction[10]                     ; rom_new:U4|monostable_trigger:inst3|pulse ; 0.000        ; -0.995     ; 3.073      ;
; 3.830 ; gr:U12|grb_latch[0]                                                                                                        ; rom_new:U4|rom_new_rom:inst|altsyncram:altsyncram_component|altsyncram_kdr3:auto_generated|ram_block1a0~porta_address_reg0 ; ir:U5|instruction[10]                     ; rom_new:U4|monostable_trigger:inst3|pulse ; 0.000        ; -0.901     ; 3.179      ;
; 3.846 ; gr:U12|grb_latch[1]                                                                                                        ; rom_new:U4|rom_new_rom:inst|altsyncram:altsyncram_component|altsyncram_kdr3:auto_generated|ram_block1a0~porta_address_reg0 ; ir:U5|instruction[10]                     ; rom_new:U4|monostable_trigger:inst3|pulse ; -0.500       ; -0.924     ; 2.672      ;
; 3.888 ; gr:U12|grb_latch[7]                                                                                                        ; rom_new:U4|rom_new_rom:inst|altsyncram:altsyncram_component|altsyncram_kdr3:auto_generated|ram_block1a0~porta_address_reg0 ; ir:U5|instruction[10]                     ; rom_new:U4|monostable_trigger:inst3|pulse ; -0.500       ; -0.931     ; 2.707      ;
; 3.909 ; rom_new:U4|rom_new_rom:inst|altsyncram:altsyncram_component|altsyncram_kdr3:auto_generated|q_a[6]                          ; rom_new:U4|rom_new_rom:inst|altsyncram:altsyncram_component|altsyncram_kdr3:auto_generated|ram_block1a0~porta_address_reg0 ; rom_new:U4|monostable_trigger:inst3|pulse ; rom_new:U4|monostable_trigger:inst3|pulse ; 0.000        ; 0.080      ; 4.219      ;
; 3.916 ; gr:U12|grb_latch[5]                                                                                                        ; rom_new:U4|rom_new_rom:inst|altsyncram:altsyncram_component|altsyncram_kdr3:auto_generated|ram_block1a0~porta_address_reg0 ; ir:U5|instruction[10]                     ; rom_new:U4|monostable_trigger:inst3|pulse ; -0.500       ; -0.931     ; 2.735      ;
; 3.970 ; gr:U12|grd_latch[1]                                                                                                        ; rom_new:U4|rom_new_rom:inst|altsyncram:altsyncram_component|altsyncram_kdr3:auto_generated|ram_block1a0~porta_address_reg0 ; ir:U5|instruction[10]                     ; rom_new:U4|monostable_trigger:inst3|pulse ; 0.000        ; -0.987     ; 3.233      ;
; 4.015 ; gr:U12|grb_latch[2]                                                                                                        ; rom_new:U4|rom_new_rom:inst|altsyncram:altsyncram_component|altsyncram_kdr3:auto_generated|ram_block1a0~porta_address_reg0 ; ir:U5|instruction[10]                     ; rom_new:U4|monostable_trigger:inst3|pulse ; 0.000        ; -0.901     ; 3.364      ;
; 4.046 ; gr:U12|grc_latch[2]                                                                                                        ; rom_new:U4|rom_new_rom:inst|altsyncram:altsyncram_component|altsyncram_kdr3:auto_generated|ram_block1a0~porta_address_reg0 ; ir:U5|instruction[10]                     ; rom_new:U4|monostable_trigger:inst3|pulse ; 0.000        ; -0.944     ; 3.352      ;
; 4.048 ; rom_new:U4|rom_new_rom:inst|altsyncram:altsyncram_component|altsyncram_kdr3:auto_generated|q_a[4]                          ; rom_new:U4|rom_new_rom:inst|altsyncram:altsyncram_component|altsyncram_kdr3:auto_generated|ram_block1a0~porta_address_reg0 ; rom_new:U4|monostable_trigger:inst3|pulse ; rom_new:U4|monostable_trigger:inst3|pulse ; 0.000        ; 0.080      ; 4.358      ;
; 4.052 ; gr:U12|grc_latch[3]                                                                                                        ; rom_new:U4|rom_new_rom:inst|altsyncram:altsyncram_component|altsyncram_kdr3:auto_generated|ram_block1a0~porta_address_reg0 ; ir:U5|instruction[10]                     ; rom_new:U4|monostable_trigger:inst3|pulse ; 0.000        ; -0.944     ; 3.358      ;
; 4.132 ; gr:U12|grc_latch[1]                                                                                                        ; rom_new:U4|rom_new_rom:inst|altsyncram:altsyncram_component|altsyncram_kdr3:auto_generated|ram_block1a0~porta_address_reg0 ; ir:U5|instruction[10]                     ; rom_new:U4|monostable_trigger:inst3|pulse ; 0.000        ; -0.943     ; 3.439      ;
; 4.187 ; gr:U12|grc_latch[7]                                                                                                        ; rom_new:U4|rom_new_rom:inst|altsyncram:altsyncram_component|altsyncram_kdr3:auto_generated|ram_block1a0~porta_address_reg0 ; ir:U5|instruction[10]                     ; rom_new:U4|monostable_trigger:inst3|pulse ; 0.000        ; -0.950     ; 3.487      ;
; 4.205 ; gr:U12|grb_latch[4]                                                                                                        ; rom_new:U4|rom_new_rom:inst|altsyncram:altsyncram_component|altsyncram_kdr3:auto_generated|ram_block1a0~porta_address_reg0 ; ir:U5|instruction[10]                     ; rom_new:U4|monostable_trigger:inst3|pulse ; 0.000        ; -0.901     ; 3.554      ;
; 4.215 ; gr:U12|grd_latch[4]                                                                                                        ; rom_new:U4|rom_new_rom:inst|altsyncram:altsyncram_component|altsyncram_kdr3:auto_generated|ram_block1a0~porta_address_reg0 ; ir:U5|instruction[10]                     ; rom_new:U4|monostable_trigger:inst3|pulse ; 0.000        ; -0.987     ; 3.478      ;
; 4.255 ; gr:U12|grc_latch[2]                                                                                                        ; rom_new:U4|rom_new_rom:inst|altsyncram:altsyncram_component|altsyncram_kdr3:auto_generated|ram_block1a0~porta_address_reg0 ; ir:U5|instruction[10]                     ; rom_new:U4|monostable_trigger:inst3|pulse ; -0.500       ; -0.653     ; 3.352      ;
; 4.261 ; gr:U12|grc_latch[3]                                                                                                        ; rom_new:U4|rom_new_rom:inst|altsyncram:altsyncram_component|altsyncram_kdr3:auto_generated|ram_block1a0~porta_address_reg0 ; ir:U5|instruction[10]                     ; rom_new:U4|monostable_trigger:inst3|pulse ; -0.500       ; -0.653     ; 3.358      ;
; 4.270 ; gr:U12|grc_latch[5]                                                                                                        ; rom_new:U4|rom_new_rom:inst|altsyncram:altsyncram_component|altsyncram_kdr3:auto_generated|ram_block1a0~porta_address_reg0 ; ir:U5|instruction[10]                     ; rom_new:U4|monostable_trigger:inst3|pulse ; 0.000        ; -0.950     ; 3.570      ;
; 4.275 ; gr:U12|grd_latch[0]                                                                                                        ; rom_new:U4|rom_new_rom:inst|altsyncram:altsyncram_component|altsyncram_kdr3:auto_generated|ram_block1a0~porta_address_reg0 ; ir:U5|instruction[10]                     ; rom_new:U4|monostable_trigger:inst3|pulse ; 0.000        ; -0.987     ; 3.538      ;
; 4.287 ; gr:U12|gra_latch[6]                                                                                                        ; rom_new:U4|rom_new_rom:inst|altsyncram:altsyncram_component|altsyncram_kdr3:auto_generated|ram_block1a0~porta_address_reg0 ; ir:U5|instruction[10]                     ; rom_new:U4|monostable_trigger:inst3|pulse ; -0.500       ; -0.875     ; 3.162      ;
; 4.318 ; gr:U12|gra_latch[4]                                                                                                        ; rom_new:U4|rom_new_rom:inst|altsyncram:altsyncram_component|altsyncram_kdr3:auto_generated|ram_block1a0~porta_address_reg0 ; ir:U5|instruction[10]                     ; rom_new:U4|monostable_trigger:inst3|pulse ; -0.500       ; -0.872     ; 3.196      ;
; 4.320 ; gr:U12|grc_latch[0]                                                                                                        ; rom_new:U4|rom_new_rom:inst|altsyncram:altsyncram_component|altsyncram_kdr3:auto_generated|ram_block1a0~porta_address_reg0 ; ir:U5|instruction[10]                     ; rom_new:U4|monostable_trigger:inst3|pulse ; 0.000        ; -0.944     ; 3.626      ;
; 4.341 ; gr:U12|grc_latch[1]                                                                                                        ; rom_new:U4|rom_new_rom:inst|altsyncram:altsyncram_component|altsyncram_kdr3:auto_generated|ram_block1a0~porta_address_reg0 ; ir:U5|instruction[10]                     ; rom_new:U4|monostable_trigger:inst3|pulse ; -0.500       ; -0.652     ; 3.439      ;
+-------+----------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------+-------------------------------------------+-------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'statectrl:U14|ramwt_latch'                                                                                                                                                                                                                                                                                                  ;
+-------+---------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------+-------------------------------------------+---------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                         ; To Node                                                                                                                    ; Launch Clock                              ; Latch Clock               ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------+-------------------------------------------+---------------------------+--------------+------------+------------+
; 0.570 ; ram_new:U3|ram_ctrl:inst1|address_latch[3]                                                        ; ram_new:U3|ram_new_ram:inst|altsyncram:altsyncram_component|altsyncram_2kn3:auto_generated|ram_block1a0~porta_address_reg0 ; statectrl:U14|ramin_latch                 ; statectrl:U14|ramwt_latch ; 0.000        ; 0.241      ; 1.041      ;
; 0.620 ; ram_new:U3|ram_ctrl:inst1|address_latch[4]                                                        ; ram_new:U3|ram_new_ram:inst|altsyncram:altsyncram_component|altsyncram_2kn3:auto_generated|ram_block1a0~porta_address_reg0 ; statectrl:U14|ramin_latch                 ; statectrl:U14|ramwt_latch ; 0.000        ; 0.230      ; 1.080      ;
; 0.778 ; ram_new:U3|ram_ctrl:inst1|address_latch[2]                                                        ; ram_new:U3|ram_new_ram:inst|altsyncram:altsyncram_component|altsyncram_2kn3:auto_generated|ram_block1a0~porta_address_reg0 ; statectrl:U14|ramin_latch                 ; statectrl:U14|ramwt_latch ; 0.000        ; 0.038      ; 1.046      ;
; 0.794 ; ram_new:U3|ram_ctrl:inst1|address_latch[0]                                                        ; ram_new:U3|ram_new_ram:inst|altsyncram:altsyncram_component|altsyncram_2kn3:auto_generated|ram_block1a0~porta_address_reg0 ; statectrl:U14|ramin_latch                 ; statectrl:U14|ramwt_latch ; 0.000        ; 0.038      ; 1.062      ;
; 0.808 ; ram_new:U3|ram_ctrl:inst1|address_latch[6]                                                        ; ram_new:U3|ram_new_ram:inst|altsyncram:altsyncram_component|altsyncram_2kn3:auto_generated|ram_block1a0~porta_address_reg0 ; statectrl:U14|ramin_latch                 ; statectrl:U14|ramwt_latch ; 0.000        ; 0.038      ; 1.076      ;
; 0.820 ; ram_new:U3|ram_ctrl:inst1|address_latch[7]                                                        ; ram_new:U3|ram_new_ram:inst|altsyncram:altsyncram_component|altsyncram_2kn3:auto_generated|ram_block1a0~porta_address_reg0 ; statectrl:U14|ramin_latch                 ; statectrl:U14|ramwt_latch ; 0.000        ; 0.038      ; 1.088      ;
; 0.851 ; ram_new:U3|ram_ctrl:inst1|address_latch[1]                                                        ; ram_new:U3|ram_new_ram:inst|altsyncram:altsyncram_component|altsyncram_2kn3:auto_generated|ram_block1a0~porta_address_reg0 ; statectrl:U14|ramin_latch                 ; statectrl:U14|ramwt_latch ; 0.000        ; 0.017      ; 1.098      ;
; 1.045 ; ram_new:U3|ram_ctrl:inst1|address_latch[5]                                                        ; ram_new:U3|ram_new_ram:inst|altsyncram:altsyncram_component|altsyncram_2kn3:auto_generated|ram_block1a0~porta_address_reg0 ; statectrl:U14|ramin_latch                 ; statectrl:U14|ramwt_latch ; 0.000        ; 0.117      ; 1.392      ;
; 1.902 ; statectrl:U14|ramrd_latch                                                                         ; ram_new:U3|ram_new_ram:inst|altsyncram:altsyncram_component|altsyncram_2kn3:auto_generated|ram_block1a0~porta_datain_reg0  ; statectrl:U14|ramrd_latch                 ; statectrl:U14|ramwt_latch ; -0.500       ; 2.039      ; 3.911      ;
; 1.951 ; statectrl:U14|ramrd_latch                                                                         ; ram_new:U3|ram_new_ram:inst|altsyncram:altsyncram_component|altsyncram_2kn3:auto_generated|ram_block1a0~porta_datain_reg0  ; statectrl:U14|ramrd_latch                 ; statectrl:U14|ramwt_latch ; 0.000        ; 2.039      ; 4.460      ;
; 2.115 ; pc:U7|addr_latch[6]                                                                               ; ram_new:U3|ram_new_ram:inst|altsyncram:altsyncram_component|altsyncram_2kn3:auto_generated|ram_block1a0~porta_datain_reg0  ; statectrl:U14|nextn_latch                 ; statectrl:U14|ramwt_latch ; 0.000        ; 0.250      ; 2.595      ;
; 2.231 ; pc:U7|addr_latch[7]                                                                               ; ram_new:U3|ram_new_ram:inst|altsyncram:altsyncram_component|altsyncram_2kn3:auto_generated|ram_block1a0~porta_datain_reg0  ; statectrl:U14|nextn_latch                 ; statectrl:U14|ramwt_latch ; 0.000        ; 0.250      ; 2.711      ;
; 2.281 ; ir:U5|instruction[6]                                                                              ; ram_new:U3|ram_new_ram:inst|altsyncram:altsyncram_component|altsyncram_2kn3:auto_generated|ram_block1a0~porta_datain_reg0  ; statectrl:U14|enirin_latch                ; statectrl:U14|ramwt_latch ; 0.000        ; 0.424      ; 2.935      ;
; 2.303 ; pc:U7|addr_latch[0]                                                                               ; ram_new:U3|ram_new_ram:inst|altsyncram:altsyncram_component|altsyncram_2kn3:auto_generated|ram_block1a0~porta_datain_reg0  ; statectrl:U14|nextn_latch                 ; statectrl:U14|ramwt_latch ; 0.000        ; 0.250      ; 2.783      ;
; 2.321 ; pc:U7|addr_latch[3]                                                                               ; ram_new:U3|ram_new_ram:inst|altsyncram:altsyncram_component|altsyncram_2kn3:auto_generated|ram_block1a0~porta_datain_reg0  ; statectrl:U14|nextn_latch                 ; statectrl:U14|ramwt_latch ; 0.000        ; 0.250      ; 2.801      ;
; 2.325 ; pc:U7|addr_latch[2]                                                                               ; ram_new:U3|ram_new_ram:inst|altsyncram:altsyncram_component|altsyncram_2kn3:auto_generated|ram_block1a0~porta_datain_reg0  ; statectrl:U14|nextn_latch                 ; statectrl:U14|ramwt_latch ; 0.000        ; 0.250      ; 2.805      ;
; 2.326 ; ir:U5|instruction[7]                                                                              ; ram_new:U3|ram_new_ram:inst|altsyncram:altsyncram_component|altsyncram_2kn3:auto_generated|ram_block1a0~porta_datain_reg0  ; statectrl:U14|enirin_latch                ; statectrl:U14|ramwt_latch ; 0.000        ; 0.195      ; 2.751      ;
; 2.349 ; pc:U7|addr_latch[5]                                                                               ; ram_new:U3|ram_new_ram:inst|altsyncram:altsyncram_component|altsyncram_2kn3:auto_generated|ram_block1a0~porta_datain_reg0  ; statectrl:U14|nextn_latch                 ; statectrl:U14|ramwt_latch ; 0.000        ; 0.250      ; 2.829      ;
; 2.511 ; pc:U7|addr_latch[1]                                                                               ; ram_new:U3|ram_new_ram:inst|altsyncram:altsyncram_component|altsyncram_2kn3:auto_generated|ram_block1a0~porta_datain_reg0  ; statectrl:U14|nextn_latch                 ; statectrl:U14|ramwt_latch ; 0.000        ; 0.250      ; 2.991      ;
; 2.534 ; statectrl:U14|dbfbout_latch                                                                       ; ram_new:U3|ram_new_ram:inst|altsyncram:altsyncram_component|altsyncram_2kn3:auto_generated|ram_block1a0~porta_datain_reg0  ; clk_divider:U1|clk_out                    ; statectrl:U14|ramwt_latch ; 0.000        ; -0.054     ; 2.720      ;
; 2.588 ; ir:U5|instruction[10]                                                                             ; ram_new:U3|ram_new_ram:inst|altsyncram:altsyncram_component|altsyncram_2kn3:auto_generated|ram_block1a0~porta_datain_reg0  ; ir:U5|instruction[10]                     ; statectrl:U14|ramwt_latch ; 0.000        ; 2.039      ; 5.107      ;
; 2.600 ; pc:U7|addr_latch[4]                                                                               ; ram_new:U3|ram_new_ram:inst|altsyncram:altsyncram_component|altsyncram_2kn3:auto_generated|ram_block1a0~porta_datain_reg0  ; statectrl:U14|nextn_latch                 ; statectrl:U14|ramwt_latch ; 0.000        ; 0.250      ; 3.080      ;
; 2.626 ; statectrl:U14|dbfaout_latch                                                                       ; ram_new:U3|ram_new_ram:inst|altsyncram:altsyncram_component|altsyncram_2kn3:auto_generated|ram_block1a0~porta_datain_reg0  ; clk_divider:U1|clk_out                    ; statectrl:U14|ramwt_latch ; 0.000        ; -0.059     ; 2.807      ;
; 2.791 ; statectrl:U14|enpcout_latch                                                                       ; ram_new:U3|ram_new_ram:inst|altsyncram:altsyncram_component|altsyncram_2kn3:auto_generated|ram_block1a0~porta_datain_reg0  ; clk_divider:U1|clk_out                    ; statectrl:U14|ramwt_latch ; 0.000        ; -0.063     ; 2.968      ;
; 2.799 ; ir:U5|instruction[10]                                                                             ; ram_new:U3|ram_new_ram:inst|altsyncram:altsyncram_component|altsyncram_2kn3:auto_generated|ram_block1a0~porta_datain_reg0  ; ir:U5|instruction[10]                     ; statectrl:U14|ramwt_latch ; -0.500       ; 2.039      ; 4.818      ;
; 2.837 ; ir:U5|instruction[9]                                                                              ; ram_new:U3|ram_new_ram:inst|altsyncram:altsyncram_component|altsyncram_2kn3:auto_generated|ram_block1a0~porta_datain_reg0  ; statectrl:U14|enirin_latch                ; statectrl:U14|ramwt_latch ; 0.000        ; 0.255      ; 3.322      ;
; 2.853 ; statectrl:U14|regrd1_latch                                                                        ; ram_new:U3|ram_new_ram:inst|altsyncram:altsyncram_component|altsyncram_2kn3:auto_generated|ram_block1a0~porta_datain_reg0  ; clk_divider:U1|clk_out                    ; statectrl:U14|ramwt_latch ; 0.000        ; -0.059     ; 3.034      ;
; 2.877 ; statectrl:U14|regrd2_latch                                                                        ; ram_new:U3|ram_new_ram:inst|altsyncram:altsyncram_component|altsyncram_2kn3:auto_generated|ram_block1a0~porta_datain_reg0  ; clk_divider:U1|clk_out                    ; statectrl:U14|ramwt_latch ; 0.000        ; -0.059     ; 3.058      ;
; 2.903 ; ir:U5|instruction[4]                                                                              ; ram_new:U3|ram_new_ram:inst|altsyncram:altsyncram_component|altsyncram_2kn3:auto_generated|ram_block1a0~porta_datain_reg0  ; statectrl:U14|enirin_latch                ; statectrl:U14|ramwt_latch ; 0.000        ; 0.195      ; 3.328      ;
; 3.035 ; ir:U5|instruction[1]                                                                              ; ram_new:U3|ram_new_ram:inst|altsyncram:altsyncram_component|altsyncram_2kn3:auto_generated|ram_block1a0~porta_datain_reg0  ; statectrl:U14|enirin_latch                ; statectrl:U14|ramwt_latch ; 0.000        ; 0.213      ; 3.478      ;
; 3.114 ; ir:U5|instruction[3]                                                                              ; ram_new:U3|ram_new_ram:inst|altsyncram:altsyncram_component|altsyncram_2kn3:auto_generated|ram_block1a0~porta_datain_reg0  ; statectrl:U14|enirin_latch                ; statectrl:U14|ramwt_latch ; 0.000        ; 0.213      ; 3.557      ;
; 3.130 ; ram_new:U3|ram_new_ram:inst|altsyncram:altsyncram_component|altsyncram_2kn3:auto_generated|q_a[7] ; ram_new:U3|ram_new_ram:inst|altsyncram:altsyncram_component|altsyncram_2kn3:auto_generated|ram_block1a0~porta_datain_reg0  ; statectrl:U14|ramrd_latch                 ; statectrl:U14|ramwt_latch ; 0.000        ; 0.116      ; 3.476      ;
; 3.165 ; ir:U5|instruction[5]                                                                              ; ram_new:U3|ram_new_ram:inst|altsyncram:altsyncram_component|altsyncram_2kn3:auto_generated|ram_block1a0~porta_datain_reg0  ; statectrl:U14|enirin_latch                ; statectrl:U14|ramwt_latch ; 0.000        ; 0.195      ; 3.590      ;
; 3.191 ; ram_new:U3|ram_new_ram:inst|altsyncram:altsyncram_component|altsyncram_2kn3:auto_generated|q_a[6] ; ram_new:U3|ram_new_ram:inst|altsyncram:altsyncram_component|altsyncram_2kn3:auto_generated|ram_block1a0~porta_datain_reg0  ; statectrl:U14|ramrd_latch                 ; statectrl:U14|ramwt_latch ; 0.000        ; 0.116      ; 3.537      ;
; 3.204 ; statectrl:U14|enrom_latch                                                                         ; ram_new:U3|ram_new_ram:inst|altsyncram:altsyncram_component|altsyncram_2kn3:auto_generated|ram_block1a0~porta_datain_reg0  ; clk_divider:U1|clk_out                    ; statectrl:U14|ramwt_latch ; 0.000        ; -0.218     ; 3.226      ;
; 3.251 ; ir:U5|instruction[8]                                                                              ; ram_new:U3|ram_new_ram:inst|altsyncram:altsyncram_component|altsyncram_2kn3:auto_generated|ram_block1a0~porta_datain_reg0  ; statectrl:U14|enirin_latch                ; statectrl:U14|ramwt_latch ; 0.000        ; 0.255      ; 3.736      ;
; 3.275 ; ir:U5|instruction[2]                                                                              ; ram_new:U3|ram_new_ram:inst|altsyncram:altsyncram_component|altsyncram_2kn3:auto_generated|ram_block1a0~porta_datain_reg0  ; statectrl:U14|enirin_latch                ; statectrl:U14|ramwt_latch ; 0.000        ; 0.213      ; 3.718      ;
; 3.349 ; ram_new:U3|ram_new_ram:inst|altsyncram:altsyncram_component|altsyncram_2kn3:auto_generated|q_a[0] ; ram_new:U3|ram_new_ram:inst|altsyncram:altsyncram_component|altsyncram_2kn3:auto_generated|ram_block1a0~porta_datain_reg0  ; statectrl:U14|ramrd_latch                 ; statectrl:U14|ramwt_latch ; 0.000        ; 0.116      ; 3.695      ;
; 3.419 ; ram_new:U3|ram_new_ram:inst|altsyncram:altsyncram_component|altsyncram_2kn3:auto_generated|q_a[2] ; ram_new:U3|ram_new_ram:inst|altsyncram:altsyncram_component|altsyncram_2kn3:auto_generated|ram_block1a0~porta_datain_reg0  ; statectrl:U14|ramrd_latch                 ; statectrl:U14|ramwt_latch ; 0.000        ; 0.116      ; 3.765      ;
; 3.427 ; ir:U5|instruction[0]                                                                              ; ram_new:U3|ram_new_ram:inst|altsyncram:altsyncram_component|altsyncram_2kn3:auto_generated|ram_block1a0~porta_datain_reg0  ; statectrl:U14|enirin_latch                ; statectrl:U14|ramwt_latch ; 0.000        ; 0.213      ; 3.870      ;
; 3.473 ; ram_new:U3|ram_new_ram:inst|altsyncram:altsyncram_component|altsyncram_2kn3:auto_generated|q_a[5] ; ram_new:U3|ram_new_ram:inst|altsyncram:altsyncram_component|altsyncram_2kn3:auto_generated|ram_block1a0~porta_datain_reg0  ; statectrl:U14|ramrd_latch                 ; statectrl:U14|ramwt_latch ; 0.000        ; 0.116      ; 3.819      ;
; 3.601 ; dbufferb:U10|data_latch[5]                                                                        ; ram_new:U3|ram_new_ram:inst|altsyncram:altsyncram_component|altsyncram_2kn3:auto_generated|ram_block1a0~porta_datain_reg0  ; statectrl:U14|enalu_latch                 ; statectrl:U14|ramwt_latch ; -0.500       ; -1.365     ; 1.976      ;
; 3.635 ; dbufferb:U10|data_latch[4]                                                                        ; ram_new:U3|ram_new_ram:inst|altsyncram:altsyncram_component|altsyncram_2kn3:auto_generated|ram_block1a0~porta_datain_reg0  ; statectrl:U14|enalu_latch                 ; statectrl:U14|ramwt_latch ; -0.500       ; -1.356     ; 2.019      ;
; 3.656 ; dbufferb:U10|data_latch[7]                                                                        ; ram_new:U3|ram_new_ram:inst|altsyncram:altsyncram_component|altsyncram_2kn3:auto_generated|ram_block1a0~porta_datain_reg0  ; statectrl:U14|enalu_latch                 ; statectrl:U14|ramwt_latch ; -0.500       ; -1.365     ; 2.031      ;
; 3.725 ; dbufferb:U10|data_latch[5]                                                                        ; ram_new:U3|ram_new_ram:inst|altsyncram:altsyncram_component|altsyncram_2kn3:auto_generated|ram_block1a0~porta_datain_reg0  ; statectrl:U14|dbfbin_latch                ; statectrl:U14|ramwt_latch ; -0.500       ; -1.489     ; 1.976      ;
; 3.729 ; dbufferb:U10|data_latch[6]                                                                        ; ram_new:U3|ram_new_ram:inst|altsyncram:altsyncram_component|altsyncram_2kn3:auto_generated|ram_block1a0~porta_datain_reg0  ; statectrl:U14|enalu_latch                 ; statectrl:U14|ramwt_latch ; -0.500       ; -1.591     ; 1.878      ;
; 3.759 ; dbufferb:U10|data_latch[4]                                                                        ; ram_new:U3|ram_new_ram:inst|altsyncram:altsyncram_component|altsyncram_2kn3:auto_generated|ram_block1a0~porta_datain_reg0  ; statectrl:U14|dbfbin_latch                ; statectrl:U14|ramwt_latch ; -0.500       ; -1.480     ; 2.019      ;
; 3.780 ; dbufferb:U10|data_latch[7]                                                                        ; ram_new:U3|ram_new_ram:inst|altsyncram:altsyncram_component|altsyncram_2kn3:auto_generated|ram_block1a0~porta_datain_reg0  ; statectrl:U14|dbfbin_latch                ; statectrl:U14|ramwt_latch ; -0.500       ; -1.489     ; 2.031      ;
; 3.853 ; dbufferb:U10|data_latch[6]                                                                        ; ram_new:U3|ram_new_ram:inst|altsyncram:altsyncram_component|altsyncram_2kn3:auto_generated|ram_block1a0~porta_datain_reg0  ; statectrl:U14|dbfbin_latch                ; statectrl:U14|ramwt_latch ; -0.500       ; -1.715     ; 1.878      ;
; 3.939 ; ram_new:U3|ram_new_ram:inst|altsyncram:altsyncram_component|altsyncram_2kn3:auto_generated|q_a[4] ; ram_new:U3|ram_new_ram:inst|altsyncram:altsyncram_component|altsyncram_2kn3:auto_generated|ram_block1a0~porta_datain_reg0  ; statectrl:U14|ramrd_latch                 ; statectrl:U14|ramwt_latch ; 0.000        ; 0.116      ; 4.285      ;
; 4.044 ; dbufferb:U10|data_latch[3]                                                                        ; ram_new:U3|ram_new_ram:inst|altsyncram:altsyncram_component|altsyncram_2kn3:auto_generated|ram_block1a0~porta_datain_reg0  ; statectrl:U14|enalu_latch                 ; statectrl:U14|ramwt_latch ; -0.500       ; -1.368     ; 2.416      ;
; 4.122 ; rom_new:U4|rom_new_rom:inst|altsyncram:altsyncram_component|altsyncram_kdr3:auto_generated|q_a[3] ; ram_new:U3|ram_new_ram:inst|altsyncram:altsyncram_component|altsyncram_2kn3:auto_generated|ram_block1a0~porta_datain_reg0  ; rom_new:U4|monostable_trigger:inst3|pulse ; statectrl:U14|ramwt_latch ; 0.000        ; -1.556     ; 2.806      ;
; 4.168 ; dbufferb:U10|data_latch[3]                                                                        ; ram_new:U3|ram_new_ram:inst|altsyncram:altsyncram_component|altsyncram_2kn3:auto_generated|ram_block1a0~porta_datain_reg0  ; statectrl:U14|dbfbin_latch                ; statectrl:U14|ramwt_latch ; -0.500       ; -1.492     ; 2.416      ;
; 4.202 ; ram_new:U3|ram_new_ram:inst|altsyncram:altsyncram_component|altsyncram_2kn3:auto_generated|q_a[1] ; ram_new:U3|ram_new_ram:inst|altsyncram:altsyncram_component|altsyncram_2kn3:auto_generated|ram_block1a0~porta_datain_reg0  ; statectrl:U14|ramrd_latch                 ; statectrl:U14|ramwt_latch ; 0.000        ; 0.116      ; 4.548      ;
; 4.239 ; dbufferb:U10|data_latch[1]                                                                        ; ram_new:U3|ram_new_ram:inst|altsyncram:altsyncram_component|altsyncram_2kn3:auto_generated|ram_block1a0~porta_datain_reg0  ; statectrl:U14|enalu_latch                 ; statectrl:U14|ramwt_latch ; -0.500       ; -1.367     ; 2.612      ;
; 4.335 ; dbufferb:U10|data_latch[0]                                                                        ; ram_new:U3|ram_new_ram:inst|altsyncram:altsyncram_component|altsyncram_2kn3:auto_generated|ram_block1a0~porta_datain_reg0  ; statectrl:U14|enalu_latch                 ; statectrl:U14|ramwt_latch ; -0.500       ; -1.368     ; 2.707      ;
; 4.363 ; dbufferb:U10|data_latch[1]                                                                        ; ram_new:U3|ram_new_ram:inst|altsyncram:altsyncram_component|altsyncram_2kn3:auto_generated|ram_block1a0~porta_datain_reg0  ; statectrl:U14|dbfbin_latch                ; statectrl:U14|ramwt_latch ; -0.500       ; -1.491     ; 2.612      ;
; 4.371 ; gr:U12|grb_latch[3]                                                                               ; ram_new:U3|ram_new_ram:inst|altsyncram:altsyncram_component|altsyncram_2kn3:auto_generated|ram_block1a0~porta_datain_reg0  ; ir:U5|instruction[10]                     ; statectrl:U14|ramwt_latch ; 0.000        ; -2.652     ; 1.959      ;
; 4.459 ; dbufferb:U10|data_latch[0]                                                                        ; ram_new:U3|ram_new_ram:inst|altsyncram:altsyncram_component|altsyncram_2kn3:auto_generated|ram_block1a0~porta_datain_reg0  ; statectrl:U14|dbfbin_latch                ; statectrl:U14|ramwt_latch ; -0.500       ; -1.492     ; 2.707      ;
; 4.474 ; ram_new:U3|ram_new_ram:inst|altsyncram:altsyncram_component|altsyncram_2kn3:auto_generated|q_a[3] ; ram_new:U3|ram_new_ram:inst|altsyncram:altsyncram_component|altsyncram_2kn3:auto_generated|ram_block1a0~porta_datain_reg0  ; statectrl:U14|ramrd_latch                 ; statectrl:U14|ramwt_latch ; 0.000        ; 0.116      ; 4.820      ;
; 4.579 ; rom_new:U4|rom_new_rom:inst|altsyncram:altsyncram_component|altsyncram_kdr3:auto_generated|q_a[1] ; ram_new:U3|ram_new_ram:inst|altsyncram:altsyncram_component|altsyncram_2kn3:auto_generated|ram_block1a0~porta_datain_reg0  ; rom_new:U4|monostable_trigger:inst3|pulse ; statectrl:U14|ramwt_latch ; 0.000        ; -1.556     ; 3.263      ;
; 4.671 ; gr:U12|grb_latch[7]                                                                               ; ram_new:U3|ram_new_ram:inst|altsyncram:altsyncram_component|altsyncram_2kn3:auto_generated|ram_block1a0~porta_datain_reg0  ; ir:U5|instruction[10]                     ; statectrl:U14|ramwt_latch ; 0.000        ; -2.659     ; 2.252      ;
; 4.723 ; gr:U12|grd_latch[3]                                                                               ; ram_new:U3|ram_new_ram:inst|altsyncram:altsyncram_component|altsyncram_2kn3:auto_generated|ram_block1a0~porta_datain_reg0  ; ir:U5|instruction[10]                     ; statectrl:U14|ramwt_latch ; 0.000        ; -2.737     ; 2.226      ;
; 4.735 ; gr:U12|grc_latch[6]                                                                               ; ram_new:U3|ram_new_ram:inst|altsyncram:altsyncram_component|altsyncram_2kn3:auto_generated|ram_block1a0~porta_datain_reg0  ; ir:U5|instruction[10]                     ; statectrl:U14|ramwt_latch ; 0.000        ; -2.694     ; 2.281      ;
; 4.741 ; rom_new:U4|rom_new_rom:inst|altsyncram:altsyncram_component|altsyncram_kdr3:auto_generated|q_a[0] ; ram_new:U3|ram_new_ram:inst|altsyncram:altsyncram_component|altsyncram_2kn3:auto_generated|ram_block1a0~porta_datain_reg0  ; rom_new:U4|monostable_trigger:inst3|pulse ; statectrl:U14|ramwt_latch ; 0.000        ; -1.556     ; 3.425      ;
; 4.800 ; gr:U12|grb_latch[5]                                                                               ; ram_new:U3|ram_new_ram:inst|altsyncram:altsyncram_component|altsyncram_2kn3:auto_generated|ram_block1a0~porta_datain_reg0  ; ir:U5|instruction[10]                     ; statectrl:U14|ramwt_latch ; 0.000        ; -2.659     ; 2.381      ;
; 4.800 ; dbufferb:U10|data_latch[2]                                                                        ; ram_new:U3|ram_new_ram:inst|altsyncram:altsyncram_component|altsyncram_2kn3:auto_generated|ram_block1a0~porta_datain_reg0  ; statectrl:U14|enalu_latch                 ; statectrl:U14|ramwt_latch ; -0.500       ; -1.605     ; 2.935      ;
; 4.872 ; gr:U12|grc_latch[4]                                                                               ; ram_new:U3|ram_new_ram:inst|altsyncram:altsyncram_component|altsyncram_2kn3:auto_generated|ram_block1a0~porta_datain_reg0  ; ir:U5|instruction[10]                     ; statectrl:U14|ramwt_latch ; 0.000        ; -2.692     ; 2.420      ;
; 4.893 ; gr:U12|grb_latch[3]                                                                               ; ram_new:U3|ram_new_ram:inst|altsyncram:altsyncram_component|altsyncram_2kn3:auto_generated|ram_block1a0~porta_datain_reg0  ; ir:U5|instruction[10]                     ; statectrl:U14|ramwt_latch ; -0.500       ; -2.674     ; 1.959      ;
; 4.916 ; rom_new:U4|rom_new_rom:inst|altsyncram:altsyncram_component|altsyncram_kdr3:auto_generated|q_a[2] ; ram_new:U3|ram_new_ram:inst|altsyncram:altsyncram_component|altsyncram_2kn3:auto_generated|ram_block1a0~porta_datain_reg0  ; rom_new:U4|monostable_trigger:inst3|pulse ; statectrl:U14|ramwt_latch ; 0.000        ; -1.556     ; 3.600      ;
; 4.924 ; dbufferb:U10|data_latch[2]                                                                        ; ram_new:U3|ram_new_ram:inst|altsyncram:altsyncram_component|altsyncram_2kn3:auto_generated|ram_block1a0~porta_datain_reg0  ; statectrl:U14|dbfbin_latch                ; statectrl:U14|ramwt_latch ; -0.500       ; -1.729     ; 2.935      ;
; 4.944 ; gr:U12|grc_latch[6]                                                                               ; ram_new:U3|ram_new_ram:inst|altsyncram:altsyncram_component|altsyncram_2kn3:auto_generated|ram_block1a0~porta_datain_reg0  ; ir:U5|instruction[10]                     ; statectrl:U14|ramwt_latch ; -0.500       ; -2.403     ; 2.281      ;
; 4.956 ; rom_new:U4|rom_new_rom:inst|altsyncram:altsyncram_component|altsyncram_kdr3:auto_generated|q_a[7] ; ram_new:U3|ram_new_ram:inst|altsyncram:altsyncram_component|altsyncram_2kn3:auto_generated|ram_block1a0~porta_datain_reg0  ; rom_new:U4|monostable_trigger:inst3|pulse ; statectrl:U14|ramwt_latch ; 0.000        ; -1.556     ; 3.640      ;
; 4.993 ; rom_new:U4|rom_new_rom:inst|altsyncram:altsyncram_component|altsyncram_kdr3:auto_generated|q_a[5] ; ram_new:U3|ram_new_ram:inst|altsyncram:altsyncram_component|altsyncram_2kn3:auto_generated|ram_block1a0~porta_datain_reg0  ; rom_new:U4|monostable_trigger:inst3|pulse ; statectrl:U14|ramwt_latch ; 0.000        ; -1.556     ; 3.677      ;
; 4.995 ; rom_new:U4|rom_new_rom:inst|altsyncram:altsyncram_component|altsyncram_kdr3:auto_generated|q_a[6] ; ram_new:U3|ram_new_ram:inst|altsyncram:altsyncram_component|altsyncram_2kn3:auto_generated|ram_block1a0~porta_datain_reg0  ; rom_new:U4|monostable_trigger:inst3|pulse ; statectrl:U14|ramwt_latch ; 0.000        ; -1.556     ; 3.679      ;
; 5.080 ; gr:U12|grb_latch[1]                                                                               ; ram_new:U3|ram_new_ram:inst|altsyncram:altsyncram_component|altsyncram_2kn3:auto_generated|ram_block1a0~porta_datain_reg0  ; ir:U5|instruction[10]                     ; statectrl:U14|ramwt_latch ; 0.000        ; -2.652     ; 2.668      ;
; 5.081 ; gr:U12|grc_latch[4]                                                                               ; ram_new:U3|ram_new_ram:inst|altsyncram:altsyncram_component|altsyncram_2kn3:auto_generated|ram_block1a0~porta_datain_reg0  ; ir:U5|instruction[10]                     ; statectrl:U14|ramwt_latch ; -0.500       ; -2.401     ; 2.420      ;
; 5.097 ; gr:U12|grd_latch[7]                                                                               ; ram_new:U3|ram_new_ram:inst|altsyncram:altsyncram_component|altsyncram_2kn3:auto_generated|ram_block1a0~porta_datain_reg0  ; ir:U5|instruction[10]                     ; statectrl:U14|ramwt_latch ; 0.000        ; -2.745     ; 2.592      ;
; 5.193 ; gr:U12|grb_latch[7]                                                                               ; ram_new:U3|ram_new_ram:inst|altsyncram:altsyncram_component|altsyncram_2kn3:auto_generated|ram_block1a0~porta_datain_reg0  ; ir:U5|instruction[10]                     ; statectrl:U14|ramwt_latch ; -0.500       ; -2.681     ; 2.252      ;
; 5.197 ; gr:U12|grc_latch[3]                                                                               ; ram_new:U3|ram_new_ram:inst|altsyncram:altsyncram_component|altsyncram_2kn3:auto_generated|ram_block1a0~porta_datain_reg0  ; ir:U5|instruction[10]                     ; statectrl:U14|ramwt_latch ; 0.000        ; -2.694     ; 2.743      ;
; 5.224 ; gr:U12|grd_latch[5]                                                                               ; ram_new:U3|ram_new_ram:inst|altsyncram:altsyncram_component|altsyncram_2kn3:auto_generated|ram_block1a0~porta_datain_reg0  ; ir:U5|instruction[10]                     ; statectrl:U14|ramwt_latch ; 0.000        ; -2.745     ; 2.719      ;
; 5.322 ; gr:U12|grb_latch[5]                                                                               ; ram_new:U3|ram_new_ram:inst|altsyncram:altsyncram_component|altsyncram_2kn3:auto_generated|ram_block1a0~porta_datain_reg0  ; ir:U5|instruction[10]                     ; statectrl:U14|ramwt_latch ; -0.500       ; -2.681     ; 2.381      ;
; 5.406 ; gr:U12|grc_latch[3]                                                                               ; ram_new:U3|ram_new_ram:inst|altsyncram:altsyncram_component|altsyncram_2kn3:auto_generated|ram_block1a0~porta_datain_reg0  ; ir:U5|instruction[10]                     ; statectrl:U14|ramwt_latch ; -0.500       ; -2.403     ; 2.743      ;
; 5.409 ; rom_new:U4|rom_new_rom:inst|altsyncram:altsyncram_component|altsyncram_kdr3:auto_generated|q_a[4] ; ram_new:U3|ram_new_ram:inst|altsyncram:altsyncram_component|altsyncram_2kn3:auto_generated|ram_block1a0~porta_datain_reg0  ; rom_new:U4|monostable_trigger:inst3|pulse ; statectrl:U14|ramwt_latch ; 0.000        ; -1.556     ; 4.093      ;
; 5.414 ; gr:U12|grb_latch[0]                                                                               ; ram_new:U3|ram_new_ram:inst|altsyncram:altsyncram_component|altsyncram_2kn3:auto_generated|ram_block1a0~porta_datain_reg0  ; ir:U5|instruction[10]                     ; statectrl:U14|ramwt_latch ; 0.000        ; -2.651     ; 3.003      ;
; 5.492 ; gr:U12|grc_latch[7]                                                                               ; ram_new:U3|ram_new_ram:inst|altsyncram:altsyncram_component|altsyncram_2kn3:auto_generated|ram_block1a0~porta_datain_reg0  ; ir:U5|instruction[10]                     ; statectrl:U14|ramwt_latch ; 0.000        ; -2.700     ; 3.032      ;
; 5.507 ; gr:U12|gra_latch[6]                                                                               ; ram_new:U3|ram_new_ram:inst|altsyncram:altsyncram_component|altsyncram_2kn3:auto_generated|ram_block1a0~porta_datain_reg0  ; ir:U5|instruction[10]                     ; statectrl:U14|ramwt_latch ; -0.500       ; -2.625     ; 2.622      ;
; 5.565 ; gr:U12|grb_latch[2]                                                                               ; ram_new:U3|ram_new_ram:inst|altsyncram:altsyncram_component|altsyncram_2kn3:auto_generated|ram_block1a0~porta_datain_reg0  ; ir:U5|instruction[10]                     ; statectrl:U14|ramwt_latch ; 0.000        ; -2.651     ; 3.154      ;
; 5.565 ; gr:U12|grb_latch[6]                                                                               ; ram_new:U3|ram_new_ram:inst|altsyncram:altsyncram_component|altsyncram_2kn3:auto_generated|ram_block1a0~porta_datain_reg0  ; ir:U5|instruction[10]                     ; statectrl:U14|ramwt_latch ; 0.000        ; -2.651     ; 3.154      ;
; 5.574 ; gr:U12|grd_latch[6]                                                                               ; ram_new:U3|ram_new_ram:inst|altsyncram:altsyncram_component|altsyncram_2kn3:auto_generated|ram_block1a0~porta_datain_reg0  ; ir:U5|instruction[10]                     ; statectrl:U14|ramwt_latch ; 0.000        ; -2.737     ; 3.077      ;
; 5.596 ; gr:U12|grc_latch[2]                                                                               ; ram_new:U3|ram_new_ram:inst|altsyncram:altsyncram_component|altsyncram_2kn3:auto_generated|ram_block1a0~porta_datain_reg0  ; ir:U5|instruction[10]                     ; statectrl:U14|ramwt_latch ; 0.000        ; -2.694     ; 3.142      ;
; 5.602 ; gr:U12|grb_latch[1]                                                                               ; ram_new:U3|ram_new_ram:inst|altsyncram:altsyncram_component|altsyncram_2kn3:auto_generated|ram_block1a0~porta_datain_reg0  ; ir:U5|instruction[10]                     ; statectrl:U14|ramwt_latch ; -0.500       ; -2.674     ; 2.668      ;
; 5.676 ; gr:U12|grc_latch[5]                                                                               ; ram_new:U3|ram_new_ram:inst|altsyncram:altsyncram_component|altsyncram_2kn3:auto_generated|ram_block1a0~porta_datain_reg0  ; ir:U5|instruction[10]                     ; statectrl:U14|ramwt_latch ; 0.000        ; -2.700     ; 3.216      ;
; 5.700 ; gr:U12|grb_latch[4]                                                                               ; ram_new:U3|ram_new_ram:inst|altsyncram:altsyncram_component|altsyncram_2kn3:auto_generated|ram_block1a0~porta_datain_reg0  ; ir:U5|instruction[10]                     ; statectrl:U14|ramwt_latch ; 0.000        ; -2.651     ; 3.289      ;
; 5.701 ; gr:U12|grc_latch[7]                                                                               ; ram_new:U3|ram_new_ram:inst|altsyncram:altsyncram_component|altsyncram_2kn3:auto_generated|ram_block1a0~porta_datain_reg0  ; ir:U5|instruction[10]                     ; statectrl:U14|ramwt_latch ; -0.500       ; -2.409     ; 3.032      ;
; 5.710 ; gr:U12|grd_latch[4]                                                                               ; ram_new:U3|ram_new_ram:inst|altsyncram:altsyncram_component|altsyncram_2kn3:auto_generated|ram_block1a0~porta_datain_reg0  ; ir:U5|instruction[10]                     ; statectrl:U14|ramwt_latch ; 0.000        ; -2.737     ; 3.213      ;
; 5.726 ; gr:U12|grd_latch[1]                                                                               ; ram_new:U3|ram_new_ram:inst|altsyncram:altsyncram_component|altsyncram_2kn3:auto_generated|ram_block1a0~porta_datain_reg0  ; ir:U5|instruction[10]                     ; statectrl:U14|ramwt_latch ; 0.000        ; -2.737     ; 3.229      ;
; 5.805 ; gr:U12|grc_latch[2]                                                                               ; ram_new:U3|ram_new_ram:inst|altsyncram:altsyncram_component|altsyncram_2kn3:auto_generated|ram_block1a0~porta_datain_reg0  ; ir:U5|instruction[10]                     ; statectrl:U14|ramwt_latch ; -0.500       ; -2.403     ; 3.142      ;
; 5.813 ; gr:U12|gra_latch[4]                                                                               ; ram_new:U3|ram_new_ram:inst|altsyncram:altsyncram_component|altsyncram_2kn3:auto_generated|ram_block1a0~porta_datain_reg0  ; ir:U5|instruction[10]                     ; statectrl:U14|ramwt_latch ; -0.500       ; -2.622     ; 2.931      ;
; 5.859 ; gr:U12|grd_latch[0]                                                                               ; ram_new:U3|ram_new_ram:inst|altsyncram:altsyncram_component|altsyncram_2kn3:auto_generated|ram_block1a0~porta_datain_reg0  ; ir:U5|instruction[10]                     ; statectrl:U14|ramwt_latch ; 0.000        ; -2.737     ; 3.362      ;
+-------+---------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------+-------------------------------------------+---------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'clk_divider:U1|clk_led'                                                                                                                                                                                             ;
+-------+------------------------------------------------------------------------------------------------------+------------------------------------+---------------------------+------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                            ; To Node                            ; Launch Clock              ; Latch Clock            ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------------------------------------------------------+------------------------------------+---------------------------+------------------------+--------------+------------+------------+
; 0.749 ; led_encoder:U13|current_led_sel[0]                                                                   ; led_encoder:U13|led_sel[0]         ; clk_divider:U1|clk_led    ; clk_divider:U1|clk_led ; 0.000        ; 0.072      ; 1.016      ;
; 0.775 ; led_encoder:U13|current_led_sel[1]                                                                   ; led_encoder:U13|led_dig_temp[7]    ; clk_divider:U1|clk_led    ; clk_divider:U1|clk_led ; 0.000        ; 0.072      ; 1.042      ;
; 0.871 ; led_encoder:U13|current_led_sel[0]                                                                   ; led_encoder:U13|led_sel[1]         ; clk_divider:U1|clk_led    ; clk_divider:U1|clk_led ; 0.000        ; 0.071      ; 1.137      ;
; 0.881 ; led_encoder:U13|current_led_sel[1]                                                                   ; led_encoder:U13|led_sel[2]         ; clk_divider:U1|clk_led    ; clk_divider:U1|clk_led ; 0.000        ; 0.072      ; 1.148      ;
; 0.948 ; led_encoder:U13|current_led_sel[0]                                                                   ; led_encoder:U13|current_led_sel[1] ; clk_divider:U1|clk_led    ; clk_divider:U1|clk_led ; 0.000        ; 0.071      ; 1.214      ;
; 1.037 ; led_encoder:U13|current_led_sel[1]                                                                   ; led_encoder:U13|led_sel[0]         ; clk_divider:U1|clk_led    ; clk_divider:U1|clk_led ; 0.000        ; 0.073      ; 1.305      ;
; 1.041 ; led_encoder:U13|current_led_sel[1]                                                                   ; led_encoder:U13|led_dig_temp[3]    ; clk_divider:U1|clk_led    ; clk_divider:U1|clk_led ; 0.000        ; 0.072      ; 1.308      ;
; 1.042 ; led_encoder:U13|current_led_sel[1]                                                                   ; led_encoder:U13|led_dig_temp[1]    ; clk_divider:U1|clk_led    ; clk_divider:U1|clk_led ; 0.000        ; 0.072      ; 1.309      ;
; 1.042 ; led_encoder:U13|current_led_sel[1]                                                                   ; led_encoder:U13|led_dig_temp[0]    ; clk_divider:U1|clk_led    ; clk_divider:U1|clk_led ; 0.000        ; 0.072      ; 1.309      ;
; 1.044 ; led_encoder:U13|current_led_sel[1]                                                                   ; led_encoder:U13|led_dig_temp[2]    ; clk_divider:U1|clk_led    ; clk_divider:U1|clk_led ; 0.000        ; 0.072      ; 1.311      ;
; 1.107 ; led_encoder:U13|current_led_sel[0]                                                                   ; led_encoder:U13|current_led_sel[0] ; clk_divider:U1|clk_led    ; clk_divider:U1|clk_led ; 0.000        ; 0.072      ; 1.374      ;
; 1.144 ; led_encoder:U13|current_led_sel[0]                                                                   ; led_encoder:U13|led_dig_temp[5]    ; clk_divider:U1|clk_led    ; clk_divider:U1|clk_led ; 0.000        ; 0.072      ; 1.411      ;
; 1.149 ; led_encoder:U13|current_led_sel[0]                                                                   ; led_encoder:U13|led_dig_temp[4]    ; clk_divider:U1|clk_led    ; clk_divider:U1|clk_led ; 0.000        ; 0.072      ; 1.416      ;
; 1.179 ; led_encoder:U13|current_led_sel[1]                                                                   ; led_encoder:U13|led_dig_temp[6]    ; clk_divider:U1|clk_led    ; clk_divider:U1|clk_led ; 0.000        ; 0.073      ; 1.447      ;
; 1.179 ; led_encoder:U13|current_led_sel[1]                                                                   ; led_encoder:U13|led_dig_temp[5]    ; clk_divider:U1|clk_led    ; clk_divider:U1|clk_led ; 0.000        ; 0.073      ; 1.447      ;
; 1.179 ; led_encoder:U13|current_led_sel[1]                                                                   ; led_encoder:U13|led_dig_temp[4]    ; clk_divider:U1|clk_led    ; clk_divider:U1|clk_led ; 0.000        ; 0.073      ; 1.447      ;
; 1.226 ; led_encoder:U13|current_led_sel[0]                                                                   ; led_encoder:U13|led_dig_temp[0]    ; clk_divider:U1|clk_led    ; clk_divider:U1|clk_led ; 0.000        ; 0.071      ; 1.492      ;
; 1.227 ; led_encoder:U13|current_led_sel[0]                                                                   ; led_encoder:U13|led_dig_temp[2]    ; clk_divider:U1|clk_led    ; clk_divider:U1|clk_led ; 0.000        ; 0.071      ; 1.493      ;
; 1.271 ; led_encoder:U13|current_led_sel[0]                                                                   ; led_encoder:U13|led_dig_temp[6]    ; clk_divider:U1|clk_led    ; clk_divider:U1|clk_led ; 0.000        ; 0.072      ; 1.538      ;
; 1.341 ; led_encoder:U13|current_led_sel[0]                                                                   ; led_encoder:U13|led_dig_temp[7]    ; clk_divider:U1|clk_led    ; clk_divider:U1|clk_led ; 0.000        ; 0.071      ; 1.607      ;
; 1.342 ; led_encoder:U13|current_led_sel[0]                                                                   ; led_encoder:U13|led_dig_temp[1]    ; clk_divider:U1|clk_led    ; clk_divider:U1|clk_led ; 0.000        ; 0.071      ; 1.608      ;
; 1.406 ; led_encoder:U13|current_led_sel[1]                                                                   ; led_encoder:U13|current_led_sel[0] ; clk_divider:U1|clk_led    ; clk_divider:U1|clk_led ; 0.000        ; 0.073      ; 1.674      ;
; 1.754 ; led_encoder:U13|current_led_sel[0]                                                                   ; led_encoder:U13|led_dig_temp[3]    ; clk_divider:U1|clk_led    ; clk_divider:U1|clk_led ; 0.000        ; 0.071      ; 2.020      ;
; 5.077 ; led_encoder:U13|altsyncram:Ram0_rtl_0|altsyncram_r771:auto_generated|ram_block1a0~porta_address_reg0 ; led_encoder:U13|led_dig_temp[1]    ; statectrl:U14|enled_latch ; clk_divider:U1|clk_led ; 0.000        ; -1.169     ; 4.123      ;
; 5.080 ; led_encoder:U13|altsyncram:Ram0_rtl_0|altsyncram_r771:auto_generated|ram_block1a0~porta_address_reg0 ; led_encoder:U13|led_dig_temp[3]    ; statectrl:U14|enled_latch ; clk_divider:U1|clk_led ; 0.000        ; -1.169     ; 4.126      ;
; 5.086 ; led_encoder:U13|altsyncram:Ram0_rtl_0|altsyncram_r771:auto_generated|ram_block1a0~porta_address_reg0 ; led_encoder:U13|led_dig_temp[2]    ; statectrl:U14|enled_latch ; clk_divider:U1|clk_led ; 0.000        ; -1.169     ; 4.132      ;
; 5.282 ; led_encoder:U13|altsyncram:Ram0_rtl_0|altsyncram_r771:auto_generated|ram_block1a0~porta_address_reg0 ; led_encoder:U13|led_dig_temp[0]    ; statectrl:U14|enled_latch ; clk_divider:U1|clk_led ; 0.000        ; -1.169     ; 4.328      ;
; 5.294 ; led_encoder:U13|altsyncram:Ram0_rtl_0|altsyncram_r771:auto_generated|ram_block1a0~porta_address_reg0 ; led_encoder:U13|led_dig_temp[5]    ; statectrl:U14|enled_latch ; clk_divider:U1|clk_led ; 0.000        ; -1.168     ; 4.341      ;
; 5.495 ; led_encoder:U13|altsyncram:Ram0_rtl_0|altsyncram_r771:auto_generated|ram_block1a0~porta_address_reg0 ; led_encoder:U13|led_dig_temp[7]    ; statectrl:U14|enled_latch ; clk_divider:U1|clk_led ; 0.000        ; -1.169     ; 4.541      ;
; 5.504 ; led_encoder:U13|altsyncram:Ram0_rtl_0|altsyncram_r771:auto_generated|ram_block1a0~porta_address_reg0 ; led_encoder:U13|led_dig_temp[4]    ; statectrl:U14|enled_latch ; clk_divider:U1|clk_led ; 0.000        ; -1.168     ; 4.551      ;
; 5.537 ; led_encoder:U13|altsyncram:Ram0_rtl_0|altsyncram_r771:auto_generated|ram_block1a0~porta_address_reg0 ; led_encoder:U13|led_dig_temp[6]    ; statectrl:U14|enled_latch ; clk_divider:U1|clk_led ; 0.000        ; -1.168     ; 4.584      ;
+-------+------------------------------------------------------------------------------------------------------+------------------------------------+---------------------------+------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'statectrl:U14|enled_latch'                                                                                                                                                                                                                                                                            ;
+-------+---------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------+-------------------------------------------+---------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                         ; To Node                                                                                              ; Launch Clock                              ; Latch Clock               ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------+-------------------------------------------+---------------------------+--------------+------------+------------+
; 0.843 ; statectrl:U14|ramrd_latch                                                                         ; led_encoder:U13|altsyncram:Ram0_rtl_0|altsyncram_r771:auto_generated|ram_block1a0~porta_address_reg0 ; statectrl:U14|ramrd_latch                 ; statectrl:U14|enled_latch ; -0.500       ; 3.512      ; 4.335      ;
; 0.967 ; statectrl:U14|ramrd_latch                                                                         ; led_encoder:U13|altsyncram:Ram0_rtl_0|altsyncram_r771:auto_generated|ram_block1a0~porta_address_reg0 ; statectrl:U14|ramrd_latch                 ; statectrl:U14|enled_latch ; 0.000        ; 3.512      ; 4.959      ;
; 1.051 ; pc:U7|addr_latch[0]                                                                               ; led_encoder:U13|altsyncram:Ram0_rtl_0|altsyncram_r771:auto_generated|ram_block1a0~porta_address_reg0 ; statectrl:U14|nextn_latch                 ; statectrl:U14|enled_latch ; 0.000        ; 1.723      ; 3.014      ;
; 1.150 ; pc:U7|addr_latch[1]                                                                               ; led_encoder:U13|altsyncram:Ram0_rtl_0|altsyncram_r771:auto_generated|ram_block1a0~porta_address_reg0 ; statectrl:U14|nextn_latch                 ; statectrl:U14|enled_latch ; 0.000        ; 1.723      ; 3.113      ;
; 1.151 ; pc:U7|addr_latch[6]                                                                               ; led_encoder:U13|altsyncram:Ram0_rtl_0|altsyncram_r771:auto_generated|ram_block1a0~porta_address_reg0 ; statectrl:U14|nextn_latch                 ; statectrl:U14|enled_latch ; 0.000        ; 1.723      ; 3.114      ;
; 1.164 ; pc:U7|addr_latch[2]                                                                               ; led_encoder:U13|altsyncram:Ram0_rtl_0|altsyncram_r771:auto_generated|ram_block1a0~porta_address_reg0 ; statectrl:U14|nextn_latch                 ; statectrl:U14|enled_latch ; 0.000        ; 1.723      ; 3.127      ;
; 1.173 ; pc:U7|addr_latch[5]                                                                               ; led_encoder:U13|altsyncram:Ram0_rtl_0|altsyncram_r771:auto_generated|ram_block1a0~porta_address_reg0 ; statectrl:U14|nextn_latch                 ; statectrl:U14|enled_latch ; 0.000        ; 1.723      ; 3.136      ;
; 1.216 ; pc:U7|addr_latch[7]                                                                               ; led_encoder:U13|altsyncram:Ram0_rtl_0|altsyncram_r771:auto_generated|ram_block1a0~porta_address_reg0 ; statectrl:U14|nextn_latch                 ; statectrl:U14|enled_latch ; 0.000        ; 1.723      ; 3.179      ;
; 1.311 ; ir:U5|instruction[7]                                                                              ; led_encoder:U13|altsyncram:Ram0_rtl_0|altsyncram_r771:auto_generated|ram_block1a0~porta_address_reg0 ; statectrl:U14|enirin_latch                ; statectrl:U14|enled_latch ; 0.000        ; 1.668      ; 3.219      ;
; 1.317 ; ir:U5|instruction[6]                                                                              ; led_encoder:U13|altsyncram:Ram0_rtl_0|altsyncram_r771:auto_generated|ram_block1a0~porta_address_reg0 ; statectrl:U14|enirin_latch                ; statectrl:U14|enled_latch ; 0.000        ; 1.897      ; 3.454      ;
; 1.351 ; pc:U7|addr_latch[4]                                                                               ; led_encoder:U13|altsyncram:Ram0_rtl_0|altsyncram_r771:auto_generated|ram_block1a0~porta_address_reg0 ; statectrl:U14|nextn_latch                 ; statectrl:U14|enled_latch ; 0.000        ; 1.723      ; 3.314      ;
; 1.466 ; pc:U7|addr_latch[3]                                                                               ; led_encoder:U13|altsyncram:Ram0_rtl_0|altsyncram_r771:auto_generated|ram_block1a0~porta_address_reg0 ; statectrl:U14|nextn_latch                 ; statectrl:U14|enled_latch ; 0.000        ; 1.723      ; 3.429      ;
; 1.570 ; statectrl:U14|dbfbout_latch                                                                       ; led_encoder:U13|altsyncram:Ram0_rtl_0|altsyncram_r771:auto_generated|ram_block1a0~porta_address_reg0 ; clk_divider:U1|clk_out                    ; statectrl:U14|enled_latch ; 0.000        ; 1.419      ; 3.239      ;
; 1.585 ; statectrl:U14|regrd1_latch                                                                        ; led_encoder:U13|altsyncram:Ram0_rtl_0|altsyncram_r771:auto_generated|ram_block1a0~porta_address_reg0 ; clk_divider:U1|clk_out                    ; statectrl:U14|enled_latch ; 0.000        ; 1.414      ; 3.249      ;
; 1.609 ; statectrl:U14|regrd2_latch                                                                        ; led_encoder:U13|altsyncram:Ram0_rtl_0|altsyncram_r771:auto_generated|ram_block1a0~porta_address_reg0 ; clk_divider:U1|clk_out                    ; statectrl:U14|enled_latch ; 0.000        ; 1.414      ; 3.273      ;
; 1.654 ; ir:U5|instruction[4]                                                                              ; led_encoder:U13|altsyncram:Ram0_rtl_0|altsyncram_r771:auto_generated|ram_block1a0~porta_address_reg0 ; statectrl:U14|enirin_latch                ; statectrl:U14|enled_latch ; 0.000        ; 1.668      ; 3.562      ;
; 1.662 ; statectrl:U14|dbfaout_latch                                                                       ; led_encoder:U13|altsyncram:Ram0_rtl_0|altsyncram_r771:auto_generated|ram_block1a0~porta_address_reg0 ; clk_divider:U1|clk_out                    ; statectrl:U14|enled_latch ; 0.000        ; 1.414      ; 3.326      ;
; 1.733 ; ir:U5|instruction[10]                                                                             ; led_encoder:U13|altsyncram:Ram0_rtl_0|altsyncram_r771:auto_generated|ram_block1a0~porta_address_reg0 ; ir:U5|instruction[10]                     ; statectrl:U14|enled_latch ; 0.000        ; 3.512      ; 5.735      ;
; 1.827 ; statectrl:U14|enpcout_latch                                                                       ; led_encoder:U13|altsyncram:Ram0_rtl_0|altsyncram_r771:auto_generated|ram_block1a0~porta_address_reg0 ; clk_divider:U1|clk_out                    ; statectrl:U14|enled_latch ; 0.000        ; 1.410      ; 3.487      ;
; 1.944 ; ir:U5|instruction[10]                                                                             ; led_encoder:U13|altsyncram:Ram0_rtl_0|altsyncram_r771:auto_generated|ram_block1a0~porta_address_reg0 ; ir:U5|instruction[10]                     ; statectrl:U14|enled_latch ; -0.500       ; 3.512      ; 5.446      ;
; 1.982 ; ir:U5|instruction[9]                                                                              ; led_encoder:U13|altsyncram:Ram0_rtl_0|altsyncram_r771:auto_generated|ram_block1a0~porta_address_reg0 ; statectrl:U14|enirin_latch                ; statectrl:U14|enled_latch ; 0.000        ; 1.728      ; 3.950      ;
; 1.989 ; ir:U5|instruction[5]                                                                              ; led_encoder:U13|altsyncram:Ram0_rtl_0|altsyncram_r771:auto_generated|ram_block1a0~porta_address_reg0 ; statectrl:U14|enirin_latch                ; statectrl:U14|enled_latch ; 0.000        ; 1.668      ; 3.897      ;
; 2.097 ; ram_new:U3|ram_new_ram:inst|altsyncram:altsyncram_component|altsyncram_2kn3:auto_generated|q_a[0] ; led_encoder:U13|altsyncram:Ram0_rtl_0|altsyncram_r771:auto_generated|ram_block1a0~porta_address_reg0 ; statectrl:U14|ramrd_latch                 ; statectrl:U14|enled_latch ; 0.000        ; 1.589      ; 3.926      ;
; 2.114 ; ir:U5|instruction[2]                                                                              ; led_encoder:U13|altsyncram:Ram0_rtl_0|altsyncram_r771:auto_generated|ram_block1a0~porta_address_reg0 ; statectrl:U14|enirin_latch                ; statectrl:U14|enled_latch ; 0.000        ; 1.686      ; 4.040      ;
; 2.115 ; ram_new:U3|ram_new_ram:inst|altsyncram:altsyncram_component|altsyncram_2kn3:auto_generated|q_a[7] ; led_encoder:U13|altsyncram:Ram0_rtl_0|altsyncram_r771:auto_generated|ram_block1a0~porta_address_reg0 ; statectrl:U14|ramrd_latch                 ; statectrl:U14|enled_latch ; 0.000        ; 1.589      ; 3.944      ;
; 2.161 ; statectrl:U14|enrom_latch                                                                         ; led_encoder:U13|altsyncram:Ram0_rtl_0|altsyncram_r771:auto_generated|ram_block1a0~porta_address_reg0 ; clk_divider:U1|clk_out                    ; statectrl:U14|enled_latch ; 0.000        ; 1.255      ; 3.666      ;
; 2.175 ; ir:U5|instruction[0]                                                                              ; led_encoder:U13|altsyncram:Ram0_rtl_0|altsyncram_r771:auto_generated|ram_block1a0~porta_address_reg0 ; statectrl:U14|enirin_latch                ; statectrl:U14|enled_latch ; 0.000        ; 1.686      ; 4.101      ;
; 2.180 ; ir:U5|instruction[1]                                                                              ; led_encoder:U13|altsyncram:Ram0_rtl_0|altsyncram_r771:auto_generated|ram_block1a0~porta_address_reg0 ; statectrl:U14|enirin_latch                ; statectrl:U14|enled_latch ; 0.000        ; 1.686      ; 4.106      ;
; 2.227 ; ram_new:U3|ram_new_ram:inst|altsyncram:altsyncram_component|altsyncram_2kn3:auto_generated|q_a[6] ; led_encoder:U13|altsyncram:Ram0_rtl_0|altsyncram_r771:auto_generated|ram_block1a0~porta_address_reg0 ; statectrl:U14|ramrd_latch                 ; statectrl:U14|enled_latch ; 0.000        ; 1.589      ; 4.056      ;
; 2.258 ; ram_new:U3|ram_new_ram:inst|altsyncram:altsyncram_component|altsyncram_2kn3:auto_generated|q_a[2] ; led_encoder:U13|altsyncram:Ram0_rtl_0|altsyncram_r771:auto_generated|ram_block1a0~porta_address_reg0 ; statectrl:U14|ramrd_latch                 ; statectrl:U14|enled_latch ; 0.000        ; 1.589      ; 4.087      ;
; 2.259 ; ir:U5|instruction[3]                                                                              ; led_encoder:U13|altsyncram:Ram0_rtl_0|altsyncram_r771:auto_generated|ram_block1a0~porta_address_reg0 ; statectrl:U14|enirin_latch                ; statectrl:U14|enled_latch ; 0.000        ; 1.686      ; 4.185      ;
; 2.297 ; ram_new:U3|ram_new_ram:inst|altsyncram:altsyncram_component|altsyncram_2kn3:auto_generated|q_a[5] ; led_encoder:U13|altsyncram:Ram0_rtl_0|altsyncram_r771:auto_generated|ram_block1a0~porta_address_reg0 ; statectrl:U14|ramrd_latch                 ; statectrl:U14|enled_latch ; 0.000        ; 1.589      ; 4.126      ;
; 2.386 ; dbufferb:U10|data_latch[4]                                                                        ; led_encoder:U13|altsyncram:Ram0_rtl_0|altsyncram_r771:auto_generated|ram_block1a0~porta_address_reg0 ; statectrl:U14|enalu_latch                 ; statectrl:U14|enled_latch ; -0.500       ; 0.117      ; 2.253      ;
; 2.396 ; ir:U5|instruction[8]                                                                              ; led_encoder:U13|altsyncram:Ram0_rtl_0|altsyncram_r771:auto_generated|ram_block1a0~porta_address_reg0 ; statectrl:U14|enirin_latch                ; statectrl:U14|enled_latch ; 0.000        ; 1.728      ; 4.364      ;
; 2.425 ; dbufferb:U10|data_latch[5]                                                                        ; led_encoder:U13|altsyncram:Ram0_rtl_0|altsyncram_r771:auto_generated|ram_block1a0~porta_address_reg0 ; statectrl:U14|enalu_latch                 ; statectrl:U14|enled_latch ; -0.500       ; 0.108      ; 2.283      ;
; 2.510 ; dbufferb:U10|data_latch[4]                                                                        ; led_encoder:U13|altsyncram:Ram0_rtl_0|altsyncram_r771:auto_generated|ram_block1a0~porta_address_reg0 ; statectrl:U14|dbfbin_latch                ; statectrl:U14|enled_latch ; -0.500       ; -0.007     ; 2.253      ;
; 2.549 ; dbufferb:U10|data_latch[5]                                                                        ; led_encoder:U13|altsyncram:Ram0_rtl_0|altsyncram_r771:auto_generated|ram_block1a0~porta_address_reg0 ; statectrl:U14|dbfbin_latch                ; statectrl:U14|enled_latch ; -0.500       ; -0.016     ; 2.283      ;
; 2.641 ; dbufferb:U10|data_latch[7]                                                                        ; led_encoder:U13|altsyncram:Ram0_rtl_0|altsyncram_r771:auto_generated|ram_block1a0~porta_address_reg0 ; statectrl:U14|enalu_latch                 ; statectrl:U14|enled_latch ; -0.500       ; 0.108      ; 2.499      ;
; 2.690 ; ram_new:U3|ram_new_ram:inst|altsyncram:altsyncram_component|altsyncram_2kn3:auto_generated|q_a[4] ; led_encoder:U13|altsyncram:Ram0_rtl_0|altsyncram_r771:auto_generated|ram_block1a0~porta_address_reg0 ; statectrl:U14|ramrd_latch                 ; statectrl:U14|enled_latch ; 0.000        ; 1.589      ; 4.519      ;
; 2.765 ; dbufferb:U10|data_latch[7]                                                                        ; led_encoder:U13|altsyncram:Ram0_rtl_0|altsyncram_r771:auto_generated|ram_block1a0~porta_address_reg0 ; statectrl:U14|dbfbin_latch                ; statectrl:U14|enled_latch ; -0.500       ; -0.016     ; 2.499      ;
; 2.765 ; dbufferb:U10|data_latch[6]                                                                        ; led_encoder:U13|altsyncram:Ram0_rtl_0|altsyncram_r771:auto_generated|ram_block1a0~porta_address_reg0 ; statectrl:U14|enalu_latch                 ; statectrl:U14|enled_latch ; -0.500       ; -0.118     ; 2.397      ;
; 2.841 ; ram_new:U3|ram_new_ram:inst|altsyncram:altsyncram_component|altsyncram_2kn3:auto_generated|q_a[1] ; led_encoder:U13|altsyncram:Ram0_rtl_0|altsyncram_r771:auto_generated|ram_block1a0~porta_address_reg0 ; statectrl:U14|ramrd_latch                 ; statectrl:U14|enled_latch ; 0.000        ; 1.589      ; 4.670      ;
; 2.878 ; dbufferb:U10|data_latch[1]                                                                        ; led_encoder:U13|altsyncram:Ram0_rtl_0|altsyncram_r771:auto_generated|ram_block1a0~porta_address_reg0 ; statectrl:U14|enalu_latch                 ; statectrl:U14|enled_latch ; -0.500       ; 0.106      ; 2.734      ;
; 2.889 ; dbufferb:U10|data_latch[6]                                                                        ; led_encoder:U13|altsyncram:Ram0_rtl_0|altsyncram_r771:auto_generated|ram_block1a0~porta_address_reg0 ; statectrl:U14|dbfbin_latch                ; statectrl:U14|enled_latch ; -0.500       ; -0.242     ; 2.397      ;
; 3.002 ; dbufferb:U10|data_latch[1]                                                                        ; led_encoder:U13|altsyncram:Ram0_rtl_0|altsyncram_r771:auto_generated|ram_block1a0~porta_address_reg0 ; statectrl:U14|dbfbin_latch                ; statectrl:U14|enled_latch ; -0.500       ; -0.018     ; 2.734      ;
; 3.083 ; dbufferb:U10|data_latch[0]                                                                        ; led_encoder:U13|altsyncram:Ram0_rtl_0|altsyncram_r771:auto_generated|ram_block1a0~porta_address_reg0 ; statectrl:U14|enalu_latch                 ; statectrl:U14|enled_latch ; -0.500       ; 0.105      ; 2.938      ;
; 3.189 ; dbufferb:U10|data_latch[3]                                                                        ; led_encoder:U13|altsyncram:Ram0_rtl_0|altsyncram_r771:auto_generated|ram_block1a0~porta_address_reg0 ; statectrl:U14|enalu_latch                 ; statectrl:U14|enled_latch ; -0.500       ; 0.105      ; 3.044      ;
; 3.207 ; dbufferb:U10|data_latch[0]                                                                        ; led_encoder:U13|altsyncram:Ram0_rtl_0|altsyncram_r771:auto_generated|ram_block1a0~porta_address_reg0 ; statectrl:U14|dbfbin_latch                ; statectrl:U14|enled_latch ; -0.500       ; -0.019     ; 2.938      ;
; 3.218 ; rom_new:U4|rom_new_rom:inst|altsyncram:altsyncram_component|altsyncram_kdr3:auto_generated|q_a[1] ; led_encoder:U13|altsyncram:Ram0_rtl_0|altsyncram_r771:auto_generated|ram_block1a0~porta_address_reg0 ; rom_new:U4|monostable_trigger:inst3|pulse ; statectrl:U14|enled_latch ; 0.000        ; -0.083     ; 3.385      ;
; 3.267 ; rom_new:U4|rom_new_rom:inst|altsyncram:altsyncram_component|altsyncram_kdr3:auto_generated|q_a[3] ; led_encoder:U13|altsyncram:Ram0_rtl_0|altsyncram_r771:auto_generated|ram_block1a0~porta_address_reg0 ; rom_new:U4|monostable_trigger:inst3|pulse ; statectrl:U14|enled_latch ; 0.000        ; -0.083     ; 3.434      ;
; 3.313 ; dbufferb:U10|data_latch[3]                                                                        ; led_encoder:U13|altsyncram:Ram0_rtl_0|altsyncram_r771:auto_generated|ram_block1a0~porta_address_reg0 ; statectrl:U14|dbfbin_latch                ; statectrl:U14|enled_latch ; -0.500       ; -0.019     ; 3.044      ;
; 3.489 ; rom_new:U4|rom_new_rom:inst|altsyncram:altsyncram_component|altsyncram_kdr3:auto_generated|q_a[0] ; led_encoder:U13|altsyncram:Ram0_rtl_0|altsyncram_r771:auto_generated|ram_block1a0~porta_address_reg0 ; rom_new:U4|monostable_trigger:inst3|pulse ; statectrl:U14|enled_latch ; 0.000        ; -0.083     ; 3.656      ;
; 3.516 ; gr:U12|grb_latch[3]                                                                               ; led_encoder:U13|altsyncram:Ram0_rtl_0|altsyncram_r771:auto_generated|ram_block1a0~porta_address_reg0 ; ir:U5|instruction[10]                     ; statectrl:U14|enled_latch ; 0.000        ; -1.179     ; 2.587      ;
; 3.619 ; ram_new:U3|ram_new_ram:inst|altsyncram:altsyncram_component|altsyncram_2kn3:auto_generated|q_a[3] ; led_encoder:U13|altsyncram:Ram0_rtl_0|altsyncram_r771:auto_generated|ram_block1a0~porta_address_reg0 ; statectrl:U14|ramrd_latch                 ; statectrl:U14|enled_latch ; 0.000        ; 1.589      ; 5.448      ;
; 3.623 ; gr:U12|grc_latch[4]                                                                               ; led_encoder:U13|altsyncram:Ram0_rtl_0|altsyncram_r771:auto_generated|ram_block1a0~porta_address_reg0 ; ir:U5|instruction[10]                     ; statectrl:U14|enled_latch ; 0.000        ; -1.219     ; 2.654      ;
; 3.624 ; gr:U12|grb_latch[5]                                                                               ; led_encoder:U13|altsyncram:Ram0_rtl_0|altsyncram_r771:auto_generated|ram_block1a0~porta_address_reg0 ; ir:U5|instruction[10]                     ; statectrl:U14|enled_latch ; 0.000        ; -1.186     ; 2.688      ;
; 3.639 ; dbufferb:U10|data_latch[2]                                                                        ; led_encoder:U13|altsyncram:Ram0_rtl_0|altsyncram_r771:auto_generated|ram_block1a0~porta_address_reg0 ; statectrl:U14|enalu_latch                 ; statectrl:U14|enled_latch ; -0.500       ; -0.132     ; 3.257      ;
; 3.656 ; gr:U12|grb_latch[7]                                                                               ; led_encoder:U13|altsyncram:Ram0_rtl_0|altsyncram_r771:auto_generated|ram_block1a0~porta_address_reg0 ; ir:U5|instruction[10]                     ; statectrl:U14|enled_latch ; 0.000        ; -1.186     ; 2.720      ;
; 3.719 ; gr:U12|grb_latch[1]                                                                               ; led_encoder:U13|altsyncram:Ram0_rtl_0|altsyncram_r771:auto_generated|ram_block1a0~porta_address_reg0 ; ir:U5|instruction[10]                     ; statectrl:U14|enled_latch ; 0.000        ; -1.179     ; 2.790      ;
; 3.755 ; rom_new:U4|rom_new_rom:inst|altsyncram:altsyncram_component|altsyncram_kdr3:auto_generated|q_a[2] ; led_encoder:U13|altsyncram:Ram0_rtl_0|altsyncram_r771:auto_generated|ram_block1a0~porta_address_reg0 ; rom_new:U4|monostable_trigger:inst3|pulse ; statectrl:U14|enled_latch ; 0.000        ; -0.083     ; 3.922      ;
; 3.763 ; dbufferb:U10|data_latch[2]                                                                        ; led_encoder:U13|altsyncram:Ram0_rtl_0|altsyncram_r771:auto_generated|ram_block1a0~porta_address_reg0 ; statectrl:U14|dbfbin_latch                ; statectrl:U14|enled_latch ; -0.500       ; -0.256     ; 3.257      ;
; 3.771 ; gr:U12|grc_latch[6]                                                                               ; led_encoder:U13|altsyncram:Ram0_rtl_0|altsyncram_r771:auto_generated|ram_block1a0~porta_address_reg0 ; ir:U5|instruction[10]                     ; statectrl:U14|enled_latch ; 0.000        ; -1.221     ; 2.800      ;
; 3.817 ; rom_new:U4|rom_new_rom:inst|altsyncram:altsyncram_component|altsyncram_kdr3:auto_generated|q_a[5] ; led_encoder:U13|altsyncram:Ram0_rtl_0|altsyncram_r771:auto_generated|ram_block1a0~porta_address_reg0 ; rom_new:U4|monostable_trigger:inst3|pulse ; statectrl:U14|enled_latch ; 0.000        ; -0.083     ; 3.984      ;
; 3.832 ; gr:U12|grc_latch[4]                                                                               ; led_encoder:U13|altsyncram:Ram0_rtl_0|altsyncram_r771:auto_generated|ram_block1a0~porta_address_reg0 ; ir:U5|instruction[10]                     ; statectrl:U14|enled_latch ; -0.500       ; -0.928     ; 2.654      ;
; 3.868 ; gr:U12|grd_latch[3]                                                                               ; led_encoder:U13|altsyncram:Ram0_rtl_0|altsyncram_r771:auto_generated|ram_block1a0~porta_address_reg0 ; ir:U5|instruction[10]                     ; statectrl:U14|enled_latch ; 0.000        ; -1.264     ; 2.854      ;
; 3.941 ; rom_new:U4|rom_new_rom:inst|altsyncram:altsyncram_component|altsyncram_kdr3:auto_generated|q_a[7] ; led_encoder:U13|altsyncram:Ram0_rtl_0|altsyncram_r771:auto_generated|ram_block1a0~porta_address_reg0 ; rom_new:U4|monostable_trigger:inst3|pulse ; statectrl:U14|enled_latch ; 0.000        ; -0.083     ; 4.108      ;
; 3.980 ; gr:U12|grc_latch[6]                                                                               ; led_encoder:U13|altsyncram:Ram0_rtl_0|altsyncram_r771:auto_generated|ram_block1a0~porta_address_reg0 ; ir:U5|instruction[10]                     ; statectrl:U14|enled_latch ; -0.500       ; -0.930     ; 2.800      ;
; 4.031 ; rom_new:U4|rom_new_rom:inst|altsyncram:altsyncram_component|altsyncram_kdr3:auto_generated|q_a[6] ; led_encoder:U13|altsyncram:Ram0_rtl_0|altsyncram_r771:auto_generated|ram_block1a0~porta_address_reg0 ; rom_new:U4|monostable_trigger:inst3|pulse ; statectrl:U14|enled_latch ; 0.000        ; -0.083     ; 4.198      ;
; 4.038 ; gr:U12|grb_latch[3]                                                                               ; led_encoder:U13|altsyncram:Ram0_rtl_0|altsyncram_r771:auto_generated|ram_block1a0~porta_address_reg0 ; ir:U5|instruction[10]                     ; statectrl:U14|enled_latch ; -0.500       ; -1.201     ; 2.587      ;
; 4.048 ; gr:U12|grd_latch[5]                                                                               ; led_encoder:U13|altsyncram:Ram0_rtl_0|altsyncram_r771:auto_generated|ram_block1a0~porta_address_reg0 ; ir:U5|instruction[10]                     ; statectrl:U14|enled_latch ; 0.000        ; -1.272     ; 3.026      ;
; 4.082 ; gr:U12|grd_latch[7]                                                                               ; led_encoder:U13|altsyncram:Ram0_rtl_0|altsyncram_r771:auto_generated|ram_block1a0~porta_address_reg0 ; ir:U5|instruction[10]                     ; statectrl:U14|enled_latch ; 0.000        ; -1.272     ; 3.060      ;
; 4.146 ; gr:U12|grb_latch[5]                                                                               ; led_encoder:U13|altsyncram:Ram0_rtl_0|altsyncram_r771:auto_generated|ram_block1a0~porta_address_reg0 ; ir:U5|instruction[10]                     ; statectrl:U14|enled_latch ; -0.500       ; -1.208     ; 2.688      ;
; 4.160 ; rom_new:U4|rom_new_rom:inst|altsyncram:altsyncram_component|altsyncram_kdr3:auto_generated|q_a[4] ; led_encoder:U13|altsyncram:Ram0_rtl_0|altsyncram_r771:auto_generated|ram_block1a0~porta_address_reg0 ; rom_new:U4|monostable_trigger:inst3|pulse ; statectrl:U14|enled_latch ; 0.000        ; -0.083     ; 4.327      ;
; 4.162 ; gr:U12|grb_latch[0]                                                                               ; led_encoder:U13|altsyncram:Ram0_rtl_0|altsyncram_r771:auto_generated|ram_block1a0~porta_address_reg0 ; ir:U5|instruction[10]                     ; statectrl:U14|enled_latch ; 0.000        ; -1.178     ; 3.234      ;
; 4.178 ; gr:U12|grb_latch[7]                                                                               ; led_encoder:U13|altsyncram:Ram0_rtl_0|altsyncram_r771:auto_generated|ram_block1a0~porta_address_reg0 ; ir:U5|instruction[10]                     ; statectrl:U14|enled_latch ; -0.500       ; -1.208     ; 2.720      ;
; 4.241 ; gr:U12|grb_latch[1]                                                                               ; led_encoder:U13|altsyncram:Ram0_rtl_0|altsyncram_r771:auto_generated|ram_block1a0~porta_address_reg0 ; ir:U5|instruction[10]                     ; statectrl:U14|enled_latch ; -0.500       ; -1.201     ; 2.790      ;
; 4.342 ; gr:U12|grc_latch[3]                                                                               ; led_encoder:U13|altsyncram:Ram0_rtl_0|altsyncram_r771:auto_generated|ram_block1a0~porta_address_reg0 ; ir:U5|instruction[10]                     ; statectrl:U14|enled_latch ; 0.000        ; -1.221     ; 3.371      ;
; 4.365 ; gr:U12|grd_latch[1]                                                                               ; led_encoder:U13|altsyncram:Ram0_rtl_0|altsyncram_r771:auto_generated|ram_block1a0~porta_address_reg0 ; ir:U5|instruction[10]                     ; statectrl:U14|enled_latch ; 0.000        ; -1.264     ; 3.351      ;
; 4.404 ; gr:U12|grb_latch[2]                                                                               ; led_encoder:U13|altsyncram:Ram0_rtl_0|altsyncram_r771:auto_generated|ram_block1a0~porta_address_reg0 ; ir:U5|instruction[10]                     ; statectrl:U14|enled_latch ; 0.000        ; -1.178     ; 3.476      ;
; 4.435 ; gr:U12|grc_latch[2]                                                                               ; led_encoder:U13|altsyncram:Ram0_rtl_0|altsyncram_r771:auto_generated|ram_block1a0~porta_address_reg0 ; ir:U5|instruction[10]                     ; statectrl:U14|enled_latch ; 0.000        ; -1.221     ; 3.464      ;
; 4.451 ; gr:U12|grb_latch[4]                                                                               ; led_encoder:U13|altsyncram:Ram0_rtl_0|altsyncram_r771:auto_generated|ram_block1a0~porta_address_reg0 ; ir:U5|instruction[10]                     ; statectrl:U14|enled_latch ; 0.000        ; -1.178     ; 3.523      ;
; 4.461 ; gr:U12|grd_latch[4]                                                                               ; led_encoder:U13|altsyncram:Ram0_rtl_0|altsyncram_r771:auto_generated|ram_block1a0~porta_address_reg0 ; ir:U5|instruction[10]                     ; statectrl:U14|enled_latch ; 0.000        ; -1.264     ; 3.447      ;
; 4.477 ; gr:U12|grc_latch[7]                                                                               ; led_encoder:U13|altsyncram:Ram0_rtl_0|altsyncram_r771:auto_generated|ram_block1a0~porta_address_reg0 ; ir:U5|instruction[10]                     ; statectrl:U14|enled_latch ; 0.000        ; -1.227     ; 3.500      ;
; 4.500 ; gr:U12|grc_latch[5]                                                                               ; led_encoder:U13|altsyncram:Ram0_rtl_0|altsyncram_r771:auto_generated|ram_block1a0~porta_address_reg0 ; ir:U5|instruction[10]                     ; statectrl:U14|enled_latch ; 0.000        ; -1.227     ; 3.523      ;
; 4.527 ; gr:U12|grc_latch[1]                                                                               ; led_encoder:U13|altsyncram:Ram0_rtl_0|altsyncram_r771:auto_generated|ram_block1a0~porta_address_reg0 ; ir:U5|instruction[10]                     ; statectrl:U14|enled_latch ; 0.000        ; -1.220     ; 3.557      ;
; 4.543 ; gr:U12|gra_latch[6]                                                                               ; led_encoder:U13|altsyncram:Ram0_rtl_0|altsyncram_r771:auto_generated|ram_block1a0~porta_address_reg0 ; ir:U5|instruction[10]                     ; statectrl:U14|enled_latch ; -0.500       ; -1.152     ; 3.141      ;
; 4.551 ; gr:U12|grc_latch[3]                                                                               ; led_encoder:U13|altsyncram:Ram0_rtl_0|altsyncram_r771:auto_generated|ram_block1a0~porta_address_reg0 ; ir:U5|instruction[10]                     ; statectrl:U14|enled_latch ; -0.500       ; -0.930     ; 3.371      ;
; 4.564 ; gr:U12|gra_latch[4]                                                                               ; led_encoder:U13|altsyncram:Ram0_rtl_0|altsyncram_r771:auto_generated|ram_block1a0~porta_address_reg0 ; ir:U5|instruction[10]                     ; statectrl:U14|enled_latch ; -0.500       ; -1.149     ; 3.165      ;
; 4.601 ; gr:U12|grb_latch[6]                                                                               ; led_encoder:U13|altsyncram:Ram0_rtl_0|altsyncram_r771:auto_generated|ram_block1a0~porta_address_reg0 ; ir:U5|instruction[10]                     ; statectrl:U14|enled_latch ; 0.000        ; -1.178     ; 3.673      ;
; 4.607 ; gr:U12|grd_latch[0]                                                                               ; led_encoder:U13|altsyncram:Ram0_rtl_0|altsyncram_r771:auto_generated|ram_block1a0~porta_address_reg0 ; ir:U5|instruction[10]                     ; statectrl:U14|enled_latch ; 0.000        ; -1.264     ; 3.593      ;
; 4.610 ; gr:U12|grd_latch[6]                                                                               ; led_encoder:U13|altsyncram:Ram0_rtl_0|altsyncram_r771:auto_generated|ram_block1a0~porta_address_reg0 ; ir:U5|instruction[10]                     ; statectrl:U14|enled_latch ; 0.000        ; -1.264     ; 3.596      ;
; 4.644 ; gr:U12|grc_latch[2]                                                                               ; led_encoder:U13|altsyncram:Ram0_rtl_0|altsyncram_r771:auto_generated|ram_block1a0~porta_address_reg0 ; ir:U5|instruction[10]                     ; statectrl:U14|enled_latch ; -0.500       ; -0.930     ; 3.464      ;
; 4.652 ; gr:U12|grc_latch[0]                                                                               ; led_encoder:U13|altsyncram:Ram0_rtl_0|altsyncram_r771:auto_generated|ram_block1a0~porta_address_reg0 ; ir:U5|instruction[10]                     ; statectrl:U14|enled_latch ; 0.000        ; -1.221     ; 3.681      ;
; 4.684 ; gr:U12|grb_latch[0]                                                                               ; led_encoder:U13|altsyncram:Ram0_rtl_0|altsyncram_r771:auto_generated|ram_block1a0~porta_address_reg0 ; ir:U5|instruction[10]                     ; statectrl:U14|enled_latch ; -0.500       ; -1.200     ; 3.234      ;
; 4.686 ; gr:U12|grc_latch[7]                                                                               ; led_encoder:U13|altsyncram:Ram0_rtl_0|altsyncram_r771:auto_generated|ram_block1a0~porta_address_reg0 ; ir:U5|instruction[10]                     ; statectrl:U14|enled_latch ; -0.500       ; -0.936     ; 3.500      ;
; 4.709 ; gr:U12|grc_latch[5]                                                                               ; led_encoder:U13|altsyncram:Ram0_rtl_0|altsyncram_r771:auto_generated|ram_block1a0~porta_address_reg0 ; ir:U5|instruction[10]                     ; statectrl:U14|enled_latch ; -0.500       ; -0.936     ; 3.523      ;
; 4.736 ; gr:U12|grc_latch[1]                                                                               ; led_encoder:U13|altsyncram:Ram0_rtl_0|altsyncram_r771:auto_generated|ram_block1a0~porta_address_reg0 ; ir:U5|instruction[10]                     ; statectrl:U14|enled_latch ; -0.500       ; -0.929     ; 3.557      ;
; 4.800 ; gr:U12|gra_latch[1]                                                                               ; led_encoder:U13|altsyncram:Ram0_rtl_0|altsyncram_r771:auto_generated|ram_block1a0~porta_address_reg0 ; ir:U5|instruction[10]                     ; statectrl:U14|enled_latch ; -0.500       ; -1.151     ; 3.399      ;
; 4.825 ; gr:U12|grd_latch[2]                                                                               ; led_encoder:U13|altsyncram:Ram0_rtl_0|altsyncram_r771:auto_generated|ram_block1a0~porta_address_reg0 ; ir:U5|instruction[10]                     ; statectrl:U14|enled_latch ; 0.000        ; -1.264     ; 3.811      ;
; 4.844 ; gr:U12|gra_latch[5]                                                                               ; led_encoder:U13|altsyncram:Ram0_rtl_0|altsyncram_r771:auto_generated|ram_block1a0~porta_address_reg0 ; ir:U5|instruction[10]                     ; statectrl:U14|enled_latch ; -0.500       ; -1.158     ; 3.436      ;
+-------+---------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------+-------------------------------------------+---------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'statectrl:U14|ramin_latch'                                                                                                                                                                                                   ;
+-------+---------------------------------------------------------------------------------------------------+--------------------------------------------+----------------------------+---------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                         ; To Node                                    ; Launch Clock               ; Latch Clock               ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------------------------------------------------------+--------------------------------------------+----------------------------+---------------------------+--------------+------------+------------+
; 1.928 ; statectrl:U14|ramrd_latch                                                                         ; ram_new:U3|ram_ctrl:inst1|address_latch[4] ; statectrl:U14|ramrd_latch  ; statectrl:U14|ramin_latch ; 0.000        ; 1.898      ; 4.261      ;
; 2.001 ; statectrl:U14|ramrd_latch                                                                         ; ram_new:U3|ram_ctrl:inst1|address_latch[4] ; statectrl:U14|ramrd_latch  ; statectrl:U14|ramin_latch ; -0.500       ; 1.898      ; 3.834      ;
; 2.099 ; pc:U7|addr_latch[4]                                                                               ; ram_new:U3|ram_ctrl:inst1|address_latch[4] ; statectrl:U14|nextn_latch  ; statectrl:U14|ramin_latch ; 0.000        ; 0.109      ; 2.403      ;
; 2.114 ; statectrl:U14|ramrd_latch                                                                         ; ram_new:U3|ram_ctrl:inst1|address_latch[6] ; statectrl:U14|ramrd_latch  ; statectrl:U14|ramin_latch ; -0.500       ; 2.099      ; 4.148      ;
; 2.117 ; pc:U7|addr_latch[6]                                                                               ; ram_new:U3|ram_ctrl:inst1|address_latch[6] ; statectrl:U14|nextn_latch  ; statectrl:U14|ramin_latch ; 0.000        ; 0.310      ; 2.622      ;
; 2.179 ; statectrl:U14|ramrd_latch                                                                         ; ram_new:U3|ram_ctrl:inst1|address_latch[0] ; statectrl:U14|ramrd_latch  ; statectrl:U14|ramin_latch ; -0.500       ; 2.099      ; 4.213      ;
; 2.180 ; statectrl:U14|ramrd_latch                                                                         ; ram_new:U3|ram_ctrl:inst1|address_latch[6] ; statectrl:U14|ramrd_latch  ; statectrl:U14|ramin_latch ; 0.000        ; 2.099      ; 4.714      ;
; 2.223 ; pc:U7|addr_latch[7]                                                                               ; ram_new:U3|ram_ctrl:inst1|address_latch[7] ; statectrl:U14|nextn_latch  ; statectrl:U14|ramin_latch ; 0.000        ; 0.310      ; 2.728      ;
; 2.232 ; statectrl:U14|ramrd_latch                                                                         ; ram_new:U3|ram_ctrl:inst1|address_latch[7] ; statectrl:U14|ramrd_latch  ; statectrl:U14|ramin_latch ; -0.500       ; 2.099      ; 4.266      ;
; 2.232 ; statectrl:U14|ramrd_latch                                                                         ; ram_new:U3|ram_ctrl:inst1|address_latch[3] ; statectrl:U14|ramrd_latch  ; statectrl:U14|ramin_latch ; -0.500       ; 1.887      ; 4.054      ;
; 2.258 ; statectrl:U14|ramrd_latch                                                                         ; ram_new:U3|ram_ctrl:inst1|address_latch[0] ; statectrl:U14|ramrd_latch  ; statectrl:U14|ramin_latch ; 0.000        ; 2.099      ; 4.792      ;
; 2.283 ; ir:U5|instruction[6]                                                                              ; ram_new:U3|ram_ctrl:inst1|address_latch[6] ; statectrl:U14|enirin_latch ; statectrl:U14|ramin_latch ; 0.000        ; 0.484      ; 2.962      ;
; 2.318 ; ir:U5|instruction[7]                                                                              ; ram_new:U3|ram_ctrl:inst1|address_latch[7] ; statectrl:U14|enirin_latch ; statectrl:U14|ramin_latch ; 0.000        ; 0.255      ; 2.768      ;
; 2.328 ; statectrl:U14|ramrd_latch                                                                         ; ram_new:U3|ram_ctrl:inst1|address_latch[3] ; statectrl:U14|ramrd_latch  ; statectrl:U14|ramin_latch ; 0.000        ; 1.887      ; 4.650      ;
; 2.334 ; statectrl:U14|ramrd_latch                                                                         ; ram_new:U3|ram_ctrl:inst1|address_latch[5] ; statectrl:U14|ramrd_latch  ; statectrl:U14|ramin_latch ; -0.500       ; 2.016      ; 4.285      ;
; 2.377 ; statectrl:U14|ramrd_latch                                                                         ; ram_new:U3|ram_ctrl:inst1|address_latch[7] ; statectrl:U14|ramrd_latch  ; statectrl:U14|ramin_latch ; 0.000        ; 2.099      ; 4.911      ;
; 2.380 ; pc:U7|addr_latch[2]                                                                               ; ram_new:U3|ram_ctrl:inst1|address_latch[2] ; statectrl:U14|nextn_latch  ; statectrl:U14|ramin_latch ; 0.000        ; 0.310      ; 2.885      ;
; 2.387 ; pc:U7|addr_latch[0]                                                                               ; ram_new:U3|ram_ctrl:inst1|address_latch[0] ; statectrl:U14|nextn_latch  ; statectrl:U14|ramin_latch ; 0.000        ; 0.310      ; 2.892      ;
; 2.390 ; statectrl:U14|ramrd_latch                                                                         ; ram_new:U3|ram_ctrl:inst1|address_latch[5] ; statectrl:U14|ramrd_latch  ; statectrl:U14|ramin_latch ; 0.000        ; 2.016      ; 4.841      ;
; 2.402 ; ir:U5|instruction[4]                                                                              ; ram_new:U3|ram_ctrl:inst1|address_latch[4] ; statectrl:U14|enirin_latch ; statectrl:U14|ramin_latch ; 0.000        ; 0.054      ; 2.651      ;
; 2.411 ; pc:U7|addr_latch[5]                                                                               ; ram_new:U3|ram_ctrl:inst1|address_latch[5] ; statectrl:U14|nextn_latch  ; statectrl:U14|ramin_latch ; 0.000        ; 0.227      ; 2.833      ;
; 2.430 ; statectrl:U14|ramrd_latch                                                                         ; ram_new:U3|ram_ctrl:inst1|address_latch[2] ; statectrl:U14|ramrd_latch  ; statectrl:U14|ramin_latch ; -0.500       ; 2.099      ; 4.464      ;
; 2.490 ; statectrl:U14|dbfbout_latch                                                                       ; ram_new:U3|ram_ctrl:inst1|address_latch[4] ; clk_divider:U1|clk_out     ; statectrl:U14|ramin_latch ; 0.000        ; -0.195     ; 2.500      ;
; 2.536 ; statectrl:U14|dbfbout_latch                                                                       ; ram_new:U3|ram_ctrl:inst1|address_latch[6] ; clk_divider:U1|clk_out     ; statectrl:U14|ramin_latch ; 0.000        ; 0.006      ; 2.747      ;
; 2.543 ; pc:U7|addr_latch[1]                                                                               ; ram_new:U3|ram_ctrl:inst1|address_latch[1] ; statectrl:U14|nextn_latch  ; statectrl:U14|ramin_latch ; 0.000        ; 0.332      ; 3.070      ;
; 2.606 ; statectrl:U14|ramrd_latch                                                                         ; ram_new:U3|ram_ctrl:inst1|address_latch[2] ; statectrl:U14|ramrd_latch  ; statectrl:U14|ramin_latch ; 0.000        ; 2.099      ; 5.140      ;
; 2.628 ; statectrl:U14|dbfaout_latch                                                                       ; ram_new:U3|ram_ctrl:inst1|address_latch[6] ; clk_divider:U1|clk_out     ; statectrl:U14|ramin_latch ; 0.000        ; 0.001      ; 2.834      ;
; 2.651 ; pc:U7|addr_latch[3]                                                                               ; ram_new:U3|ram_ctrl:inst1|address_latch[3] ; statectrl:U14|nextn_latch  ; statectrl:U14|ramin_latch ; 0.000        ; 0.098      ; 2.944      ;
; 2.793 ; statectrl:U14|enpcout_latch                                                                       ; ram_new:U3|ram_ctrl:inst1|address_latch[6] ; clk_divider:U1|clk_out     ; statectrl:U14|ramin_latch ; 0.000        ; -0.003     ; 2.995      ;
; 2.900 ; statectrl:U14|dbfaout_latch                                                                       ; ram_new:U3|ram_ctrl:inst1|address_latch[4] ; clk_divider:U1|clk_out     ; statectrl:U14|ramin_latch ; 0.000        ; -0.200     ; 2.905      ;
; 2.918 ; ir:U5|instruction[10]                                                                             ; ram_new:U3|ram_ctrl:inst1|address_latch[3] ; ir:U5|instruction[10]      ; statectrl:U14|ramin_latch ; 0.000        ; 1.887      ; 5.250      ;
; 2.920 ; statectrl:U14|ramrd_latch                                                                         ; ram_new:U3|ram_ctrl:inst1|address_latch[1] ; statectrl:U14|ramrd_latch  ; statectrl:U14|ramin_latch ; -0.500       ; 2.121      ; 4.976      ;
; 2.978 ; statectrl:U14|regrd1_latch                                                                        ; ram_new:U3|ram_ctrl:inst1|address_latch[1] ; clk_divider:U1|clk_out     ; statectrl:U14|ramin_latch ; 0.000        ; 0.023      ; 3.206      ;
; 2.981 ; ir:U5|instruction[10]                                                                             ; ram_new:U3|ram_ctrl:inst1|address_latch[4] ; ir:U5|instruction[10]      ; statectrl:U14|ramin_latch ; 0.000        ; 1.898      ; 5.324      ;
; 3.002 ; statectrl:U14|regrd2_latch                                                                        ; ram_new:U3|ram_ctrl:inst1|address_latch[1] ; clk_divider:U1|clk_out     ; statectrl:U14|ramin_latch ; 0.000        ; 0.023      ; 3.230      ;
; 3.009 ; statectrl:U14|ramrd_latch                                                                         ; ram_new:U3|ram_ctrl:inst1|address_latch[1] ; statectrl:U14|ramrd_latch  ; statectrl:U14|ramin_latch ; 0.000        ; 2.121      ; 5.565      ;
; 3.024 ; statectrl:U14|enpcout_latch                                                                       ; ram_new:U3|ram_ctrl:inst1|address_latch[4] ; clk_divider:U1|clk_out     ; statectrl:U14|ramin_latch ; 0.000        ; -0.204     ; 3.025      ;
; 3.122 ; ram_new:U3|ram_new_ram:inst|altsyncram:altsyncram_component|altsyncram_2kn3:auto_generated|q_a[7] ; ram_new:U3|ram_ctrl:inst1|address_latch[7] ; statectrl:U14|ramrd_latch  ; statectrl:U14|ramin_latch ; 0.000        ; 0.176      ; 3.493      ;
; 3.129 ; ir:U5|instruction[10]                                                                             ; ram_new:U3|ram_ctrl:inst1|address_latch[3] ; ir:U5|instruction[10]      ; statectrl:U14|ramin_latch ; -0.500       ; 1.887      ; 4.961      ;
; 3.134 ; dbufferb:U10|data_latch[4]                                                                        ; ram_new:U3|ram_ctrl:inst1|address_latch[4] ; statectrl:U14|enalu_latch  ; statectrl:U14|ramin_latch ; -0.500       ; -1.497     ; 1.342      ;
; 3.167 ; ir:U5|instruction[9]                                                                              ; ram_new:U3|ram_ctrl:inst1|address_latch[3] ; statectrl:U14|enirin_latch ; statectrl:U14|ramin_latch ; 0.000        ; 0.103      ; 3.465      ;
; 3.183 ; statectrl:U14|regrd1_latch                                                                        ; ram_new:U3|ram_ctrl:inst1|address_latch[3] ; clk_divider:U1|clk_out     ; statectrl:U14|ramin_latch ; 0.000        ; -0.211     ; 3.177      ;
; 3.186 ; statectrl:U14|regrd1_latch                                                                        ; ram_new:U3|ram_ctrl:inst1|address_latch[2] ; clk_divider:U1|clk_out     ; statectrl:U14|ramin_latch ; 0.000        ; 0.001      ; 3.392      ;
; 3.193 ; ram_new:U3|ram_new_ram:inst|altsyncram:altsyncram_component|altsyncram_2kn3:auto_generated|q_a[6] ; ram_new:U3|ram_ctrl:inst1|address_latch[6] ; statectrl:U14|ramrd_latch  ; statectrl:U14|ramin_latch ; 0.000        ; 0.176      ; 3.564      ;
; 3.207 ; statectrl:U14|regrd2_latch                                                                        ; ram_new:U3|ram_ctrl:inst1|address_latch[3] ; clk_divider:U1|clk_out     ; statectrl:U14|ramin_latch ; 0.000        ; -0.211     ; 3.201      ;
; 3.210 ; statectrl:U14|regrd2_latch                                                                        ; ram_new:U3|ram_ctrl:inst1|address_latch[2] ; clk_divider:U1|clk_out     ; statectrl:U14|ramin_latch ; 0.000        ; 0.001      ; 3.416      ;
; 3.217 ; ir:U5|instruction[10]                                                                             ; ram_new:U3|ram_ctrl:inst1|address_latch[1] ; ir:U5|instruction[10]      ; statectrl:U14|ramin_latch ; 0.000        ; 2.121      ; 5.783      ;
; 3.227 ; ir:U5|instruction[5]                                                                              ; ram_new:U3|ram_ctrl:inst1|address_latch[5] ; statectrl:U14|enirin_latch ; statectrl:U14|ramin_latch ; 0.000        ; 0.172      ; 3.594      ;
; 3.258 ; dbufferb:U10|data_latch[4]                                                                        ; ram_new:U3|ram_ctrl:inst1|address_latch[4] ; statectrl:U14|dbfbin_latch ; statectrl:U14|ramin_latch ; -0.500       ; -1.621     ; 1.342      ;
; 3.280 ; ir:U5|instruction[10]                                                                             ; ram_new:U3|ram_ctrl:inst1|address_latch[4] ; ir:U5|instruction[10]      ; statectrl:U14|ramin_latch ; -0.500       ; 1.898      ; 5.123      ;
; 3.309 ; statectrl:U14|dbfaout_latch                                                                       ; ram_new:U3|ram_ctrl:inst1|address_latch[7] ; clk_divider:U1|clk_out     ; statectrl:U14|ramin_latch ; 0.000        ; 0.001      ; 3.515      ;
; 3.321 ; statectrl:U14|regrd1_latch                                                                        ; ram_new:U3|ram_ctrl:inst1|address_latch[7] ; clk_divider:U1|clk_out     ; statectrl:U14|ramin_latch ; 0.000        ; 0.001      ; 3.527      ;
; 3.330 ; ir:U5|instruction[2]                                                                              ; ram_new:U3|ram_ctrl:inst1|address_latch[2] ; statectrl:U14|enirin_latch ; statectrl:U14|ramin_latch ; 0.000        ; 0.273      ; 3.798      ;
; 3.330 ; ir:U5|instruction[10]                                                                             ; ram_new:U3|ram_ctrl:inst1|address_latch[6] ; ir:U5|instruction[10]      ; statectrl:U14|ramin_latch ; 0.000        ; 2.099      ; 5.874      ;
; 3.345 ; statectrl:U14|regrd2_latch                                                                        ; ram_new:U3|ram_ctrl:inst1|address_latch[7] ; clk_divider:U1|clk_out     ; statectrl:U14|ramin_latch ; 0.000        ; 0.001      ; 3.551      ;
; 3.348 ; statectrl:U14|regrd1_latch                                                                        ; ram_new:U3|ram_ctrl:inst1|address_latch[6] ; clk_divider:U1|clk_out     ; statectrl:U14|ramin_latch ; 0.000        ; 0.001      ; 3.554      ;
; 3.365 ; ir:U5|instruction[1]                                                                              ; ram_new:U3|ram_ctrl:inst1|address_latch[3] ; statectrl:U14|enirin_latch ; statectrl:U14|ramin_latch ; 0.000        ; 0.061      ; 3.621      ;
; 3.372 ; statectrl:U14|regrd2_latch                                                                        ; ram_new:U3|ram_ctrl:inst1|address_latch[6] ; clk_divider:U1|clk_out     ; statectrl:U14|ramin_latch ; 0.000        ; 0.001      ; 3.578      ;
; 3.392 ; ir:U5|instruction[10]                                                                             ; ram_new:U3|ram_ctrl:inst1|address_latch[7] ; ir:U5|instruction[10]      ; statectrl:U14|ramin_latch ; 0.000        ; 2.099      ; 5.936      ;
; 3.396 ; ir:U5|instruction[8]                                                                              ; ram_new:U3|ram_ctrl:inst1|address_latch[4] ; statectrl:U14|enirin_latch ; statectrl:U14|ramin_latch ; 0.000        ; 0.114      ; 3.705      ;
; 3.402 ; ir:U5|instruction[10]                                                                             ; ram_new:U3|ram_ctrl:inst1|address_latch[2] ; ir:U5|instruction[10]      ; statectrl:U14|ramin_latch ; 0.000        ; 2.099      ; 5.946      ;
; 3.416 ; statectrl:U14|regrd1_latch                                                                        ; ram_new:U3|ram_ctrl:inst1|address_latch[4] ; clk_divider:U1|clk_out     ; statectrl:U14|ramin_latch ; 0.000        ; -0.200     ; 3.421      ;
; 3.416 ; ir:U5|instruction[10]                                                                             ; ram_new:U3|ram_ctrl:inst1|address_latch[0] ; ir:U5|instruction[10]      ; statectrl:U14|ramin_latch ; 0.000        ; 2.099      ; 5.960      ;
; 3.429 ; ir:U5|instruction[10]                                                                             ; ram_new:U3|ram_ctrl:inst1|address_latch[1] ; ir:U5|instruction[10]      ; statectrl:U14|ramin_latch ; -0.500       ; 2.121      ; 5.495      ;
; 3.433 ; ram_new:U3|ram_new_ram:inst|altsyncram:altsyncram_component|altsyncram_2kn3:auto_generated|q_a[0] ; ram_new:U3|ram_ctrl:inst1|address_latch[0] ; statectrl:U14|ramrd_latch  ; statectrl:U14|ramin_latch ; 0.000        ; 0.176      ; 3.804      ;
; 3.438 ; ram_new:U3|ram_new_ram:inst|altsyncram:altsyncram_component|altsyncram_2kn3:auto_generated|q_a[4] ; ram_new:U3|ram_ctrl:inst1|address_latch[4] ; statectrl:U14|ramrd_latch  ; statectrl:U14|ramin_latch ; 0.000        ; -0.025     ; 3.608      ;
; 3.440 ; statectrl:U14|regrd2_latch                                                                        ; ram_new:U3|ram_ctrl:inst1|address_latch[4] ; clk_divider:U1|clk_out     ; statectrl:U14|ramin_latch ; 0.000        ; -0.200     ; 3.445      ;
; 3.444 ; ir:U5|instruction[3]                                                                              ; ram_new:U3|ram_ctrl:inst1|address_latch[3] ; statectrl:U14|enirin_latch ; statectrl:U14|ramin_latch ; 0.000        ; 0.061      ; 3.700      ;
; 3.457 ; statectrl:U14|dbfbout_latch                                                                       ; ram_new:U3|ram_ctrl:inst1|address_latch[0] ; clk_divider:U1|clk_out     ; statectrl:U14|ramin_latch ; 0.000        ; 0.006      ; 3.668      ;
; 3.467 ; ir:U5|instruction[9]                                                                              ; ram_new:U3|ram_ctrl:inst1|address_latch[1] ; statectrl:U14|enirin_latch ; statectrl:U14|ramin_latch ; 0.000        ; 0.337      ; 3.999      ;
; 3.467 ; statectrl:U14|dbfbout_latch                                                                       ; ram_new:U3|ram_ctrl:inst1|address_latch[7] ; clk_divider:U1|clk_out     ; statectrl:U14|ramin_latch ; 0.000        ; 0.006      ; 3.678      ;
; 3.474 ; ram_new:U3|ram_new_ram:inst|altsyncram:altsyncram_component|altsyncram_2kn3:auto_generated|q_a[2] ; ram_new:U3|ram_ctrl:inst1|address_latch[2] ; statectrl:U14|ramrd_latch  ; statectrl:U14|ramin_latch ; 0.000        ; 0.176      ; 3.845      ;
; 3.479 ; statectrl:U14|enpcout_latch                                                                       ; ram_new:U3|ram_ctrl:inst1|address_latch[1] ; clk_divider:U1|clk_out     ; statectrl:U14|ramin_latch ; 0.000        ; 0.019      ; 3.703      ;
; 3.482 ; statectrl:U14|regrd1_latch                                                                        ; ram_new:U3|ram_ctrl:inst1|address_latch[0] ; clk_divider:U1|clk_out     ; statectrl:U14|ramin_latch ; 0.000        ; 0.001      ; 3.688      ;
; 3.493 ; statectrl:U14|dbfbout_latch                                                                       ; ram_new:U3|ram_ctrl:inst1|address_latch[2] ; clk_divider:U1|clk_out     ; statectrl:U14|ramin_latch ; 0.000        ; 0.006      ; 3.704      ;
; 3.497 ; statectrl:U14|enrom_latch                                                                         ; ram_new:U3|ram_ctrl:inst1|address_latch[0] ; clk_divider:U1|clk_out     ; statectrl:U14|ramin_latch ; 0.000        ; -0.158     ; 3.544      ;
; 3.506 ; statectrl:U14|regrd2_latch                                                                        ; ram_new:U3|ram_ctrl:inst1|address_latch[0] ; clk_divider:U1|clk_out     ; statectrl:U14|ramin_latch ; 0.000        ; 0.001      ; 3.712      ;
; 3.511 ; ir:U5|instruction[0]                                                                              ; ram_new:U3|ram_ctrl:inst1|address_latch[0] ; statectrl:U14|enirin_latch ; statectrl:U14|ramin_latch ; 0.000        ; 0.273      ; 3.979      ;
; 3.517 ; statectrl:U14|regrd1_latch                                                                        ; ram_new:U3|ram_ctrl:inst1|address_latch[5] ; clk_divider:U1|clk_out     ; statectrl:U14|ramin_latch ; 0.000        ; -0.082     ; 3.640      ;
; 3.526 ; statectrl:U14|dbfaout_latch                                                                       ; ram_new:U3|ram_ctrl:inst1|address_latch[5] ; clk_divider:U1|clk_out     ; statectrl:U14|ramin_latch ; 0.000        ; -0.082     ; 3.649      ;
; 3.534 ; statectrl:U14|enrom_latch                                                                         ; ram_new:U3|ram_ctrl:inst1|address_latch[3] ; clk_divider:U1|clk_out     ; statectrl:U14|ramin_latch ; 0.000        ; -0.370     ; 3.369      ;
; 3.535 ; ram_new:U3|ram_new_ram:inst|altsyncram:altsyncram_component|altsyncram_2kn3:auto_generated|q_a[5] ; ram_new:U3|ram_ctrl:inst1|address_latch[5] ; statectrl:U14|ramrd_latch  ; statectrl:U14|ramin_latch ; 0.000        ; 0.093      ; 3.823      ;
; 3.541 ; statectrl:U14|regrd2_latch                                                                        ; ram_new:U3|ram_ctrl:inst1|address_latch[5] ; clk_divider:U1|clk_out     ; statectrl:U14|ramin_latch ; 0.000        ; -0.082     ; 3.664      ;
; 3.568 ; statectrl:U14|enrom_latch                                                                         ; ram_new:U3|ram_ctrl:inst1|address_latch[1] ; clk_divider:U1|clk_out     ; statectrl:U14|ramin_latch ; 0.000        ; -0.136     ; 3.637      ;
; 3.580 ; ir:U5|instruction[10]                                                                             ; ram_new:U3|ram_ctrl:inst1|address_latch[0] ; ir:U5|instruction[10]      ; statectrl:U14|ramin_latch ; -0.500       ; 2.099      ; 5.624      ;
; 3.581 ; ir:U5|instruction[8]                                                                              ; ram_new:U3|ram_ctrl:inst1|address_latch[3] ; statectrl:U14|enirin_latch ; statectrl:U14|ramin_latch ; 0.000        ; 0.103      ; 3.879      ;
; 3.629 ; statectrl:U14|enpcout_latch                                                                       ; ram_new:U3|ram_ctrl:inst1|address_latch[7] ; clk_divider:U1|clk_out     ; statectrl:U14|ramin_latch ; 0.000        ; -0.003     ; 3.831      ;
; 3.629 ; ir:U5|instruction[10]                                                                             ; ram_new:U3|ram_ctrl:inst1|address_latch[6] ; ir:U5|instruction[10]      ; statectrl:U14|ramin_latch ; -0.500       ; 2.099      ; 5.673      ;
; 3.638 ; ir:U5|instruction[9]                                                                              ; ram_new:U3|ram_ctrl:inst1|address_latch[4] ; statectrl:U14|enirin_latch ; statectrl:U14|ramin_latch ; 0.000        ; 0.114      ; 3.947      ;
; 3.648 ; dbufferb:U10|data_latch[7]                                                                        ; ram_new:U3|ram_ctrl:inst1|address_latch[7] ; statectrl:U14|enalu_latch  ; statectrl:U14|ramin_latch ; -0.500       ; -1.305     ; 2.048      ;
; 3.663 ; statectrl:U14|dbfbout_latch                                                                       ; ram_new:U3|ram_ctrl:inst1|address_latch[5] ; clk_divider:U1|clk_out     ; statectrl:U14|ramin_latch ; 0.000        ; -0.077     ; 3.791      ;
; 3.663 ; dbufferb:U10|data_latch[5]                                                                        ; ram_new:U3|ram_ctrl:inst1|address_latch[5] ; statectrl:U14|enalu_latch  ; statectrl:U14|ramin_latch ; -0.500       ; -1.388     ; 1.980      ;
; 3.665 ; ir:U5|instruction[1]                                                                              ; ram_new:U3|ram_ctrl:inst1|address_latch[1] ; statectrl:U14|enirin_latch ; statectrl:U14|ramin_latch ; 0.000        ; 0.295      ; 4.155      ;
; 3.678 ; statectrl:U14|enpcout_latch                                                                       ; ram_new:U3|ram_ctrl:inst1|address_latch[3] ; clk_divider:U1|clk_out     ; statectrl:U14|ramin_latch ; 0.000        ; -0.215     ; 3.668      ;
; 3.691 ; ir:U5|instruction[10]                                                                             ; ram_new:U3|ram_ctrl:inst1|address_latch[7] ; ir:U5|instruction[10]      ; statectrl:U14|ramin_latch ; -0.500       ; 2.099      ; 5.735      ;
; 3.701 ; ir:U5|instruction[0]                                                                              ; ram_new:U3|ram_ctrl:inst1|address_latch[4] ; statectrl:U14|enirin_latch ; statectrl:U14|ramin_latch ; 0.000        ; 0.072      ; 3.968      ;
; 3.701 ; ir:U5|instruction[10]                                                                             ; ram_new:U3|ram_ctrl:inst1|address_latch[2] ; ir:U5|instruction[10]      ; statectrl:U14|ramin_latch ; -0.500       ; 2.099      ; 5.745      ;
; 3.731 ; dbufferb:U10|data_latch[6]                                                                        ; ram_new:U3|ram_ctrl:inst1|address_latch[6] ; statectrl:U14|enalu_latch  ; statectrl:U14|ramin_latch ; -0.500       ; -1.531     ; 1.905      ;
; 3.732 ; statectrl:U14|enrom_latch                                                                         ; ram_new:U3|ram_ctrl:inst1|address_latch[2] ; clk_divider:U1|clk_out     ; statectrl:U14|ramin_latch ; 0.000        ; -0.158     ; 3.779      ;
; 3.744 ; ir:U5|instruction[3]                                                                              ; ram_new:U3|ram_ctrl:inst1|address_latch[1] ; statectrl:U14|enirin_latch ; statectrl:U14|ramin_latch ; 0.000        ; 0.295      ; 4.234      ;
+-------+---------------------------------------------------------------------------------------------------+--------------------------------------------+----------------------------+---------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'statectrl:U14|ramrd_latch'                                                                                                                                                                                                                                                                                  ;
+-------+----------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------+---------------------------+---------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                  ; To Node                                                                                           ; Launch Clock              ; Latch Clock               ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------+---------------------------+---------------------------+--------------+------------+------------+
; 2.760 ; ram_new:U3|ram_new_ram:inst|altsyncram:altsyncram_component|altsyncram_2kn3:auto_generated|ram_block1a0~porta_address_reg0 ; ram_new:U3|ram_new_ram:inst|altsyncram:altsyncram_component|altsyncram_2kn3:auto_generated|q_a[7] ; statectrl:U14|ramwt_latch ; statectrl:U14|ramrd_latch ; 0.000        ; 0.053      ; 3.003      ;
; 2.760 ; ram_new:U3|ram_new_ram:inst|altsyncram:altsyncram_component|altsyncram_2kn3:auto_generated|ram_block1a0~porta_address_reg0 ; ram_new:U3|ram_new_ram:inst|altsyncram:altsyncram_component|altsyncram_2kn3:auto_generated|q_a[6] ; statectrl:U14|ramwt_latch ; statectrl:U14|ramrd_latch ; 0.000        ; 0.053      ; 3.003      ;
; 2.760 ; ram_new:U3|ram_new_ram:inst|altsyncram:altsyncram_component|altsyncram_2kn3:auto_generated|ram_block1a0~porta_address_reg0 ; ram_new:U3|ram_new_ram:inst|altsyncram:altsyncram_component|altsyncram_2kn3:auto_generated|q_a[5] ; statectrl:U14|ramwt_latch ; statectrl:U14|ramrd_latch ; 0.000        ; 0.053      ; 3.003      ;
; 2.760 ; ram_new:U3|ram_new_ram:inst|altsyncram:altsyncram_component|altsyncram_2kn3:auto_generated|ram_block1a0~porta_address_reg0 ; ram_new:U3|ram_new_ram:inst|altsyncram:altsyncram_component|altsyncram_2kn3:auto_generated|q_a[4] ; statectrl:U14|ramwt_latch ; statectrl:U14|ramrd_latch ; 0.000        ; 0.053      ; 3.003      ;
; 2.760 ; ram_new:U3|ram_new_ram:inst|altsyncram:altsyncram_component|altsyncram_2kn3:auto_generated|ram_block1a0~porta_address_reg0 ; ram_new:U3|ram_new_ram:inst|altsyncram:altsyncram_component|altsyncram_2kn3:auto_generated|q_a[3] ; statectrl:U14|ramwt_latch ; statectrl:U14|ramrd_latch ; 0.000        ; 0.053      ; 3.003      ;
; 2.760 ; ram_new:U3|ram_new_ram:inst|altsyncram:altsyncram_component|altsyncram_2kn3:auto_generated|ram_block1a0~porta_address_reg0 ; ram_new:U3|ram_new_ram:inst|altsyncram:altsyncram_component|altsyncram_2kn3:auto_generated|q_a[2] ; statectrl:U14|ramwt_latch ; statectrl:U14|ramrd_latch ; 0.000        ; 0.053      ; 3.003      ;
; 2.760 ; ram_new:U3|ram_new_ram:inst|altsyncram:altsyncram_component|altsyncram_2kn3:auto_generated|ram_block1a0~porta_address_reg0 ; ram_new:U3|ram_new_ram:inst|altsyncram:altsyncram_component|altsyncram_2kn3:auto_generated|q_a[1] ; statectrl:U14|ramwt_latch ; statectrl:U14|ramrd_latch ; 0.000        ; 0.053      ; 3.003      ;
; 2.760 ; ram_new:U3|ram_new_ram:inst|altsyncram:altsyncram_component|altsyncram_2kn3:auto_generated|ram_block1a0~porta_address_reg0 ; ram_new:U3|ram_new_ram:inst|altsyncram:altsyncram_component|altsyncram_2kn3:auto_generated|q_a[0] ; statectrl:U14|ramwt_latch ; statectrl:U14|ramrd_latch ; 0.000        ; 0.053      ; 3.003      ;
+-------+----------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------+---------------------------+---------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery: 'statectrl:U14|romin_latch'                                                                                                                                ;
+--------+--------------------------------------------------+-------------------------------------------+--------------+---------------------------+--------------+------------+------------+
; Slack  ; From Node                                        ; To Node                                   ; Launch Clock ; Latch Clock               ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------+-------------------------------------------+--------------+---------------------------+--------------+------------+------------+
; -1.597 ; rom_new:U4|monostable_trigger:inst3|stop_counter ; rom_new:U4|monostable_trigger:inst3|pulse ; clk_input    ; statectrl:U14|romin_latch ; 1.000        ; -1.194     ; 1.405      ;
+--------+--------------------------------------------------+-------------------------------------------+--------------+---------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery: 'clk_input'                                                                                                                                                               ;
+--------+-------------------------------------------+--------------------------------------------------+-------------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                 ; To Node                                          ; Launch Clock                              ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------+--------------------------------------------------+-------------------------------------------+-------------+--------------+------------+------------+
; -0.664 ; rom_new:U4|monostable_trigger:inst3|pulse ; rom_new:U4|monostable_trigger:inst3|stop_counter ; rom_new:U4|monostable_trigger:inst3|pulse ; clk_input   ; 0.500        ; 2.308      ; 3.704      ;
; -0.664 ; rom_new:U4|monostable_trigger:inst3|pulse ; rom_new:U4|monostable_trigger:inst3|counter[0]   ; rom_new:U4|monostable_trigger:inst3|pulse ; clk_input   ; 0.500        ; 2.308      ; 3.704      ;
; -0.664 ; rom_new:U4|monostable_trigger:inst3|pulse ; rom_new:U4|monostable_trigger:inst3|counter[1]   ; rom_new:U4|monostable_trigger:inst3|pulse ; clk_input   ; 0.500        ; 2.308      ; 3.704      ;
; -0.333 ; rom_new:U4|monostable_trigger:inst3|pulse ; rom_new:U4|monostable_trigger:inst3|stop_counter ; rom_new:U4|monostable_trigger:inst3|pulse ; clk_input   ; 1.000        ; 2.308      ; 3.873      ;
; -0.333 ; rom_new:U4|monostable_trigger:inst3|pulse ; rom_new:U4|monostable_trigger:inst3|counter[0]   ; rom_new:U4|monostable_trigger:inst3|pulse ; clk_input   ; 1.000        ; 2.308      ; 3.873      ;
; -0.333 ; rom_new:U4|monostable_trigger:inst3|pulse ; rom_new:U4|monostable_trigger:inst3|counter[1]   ; rom_new:U4|monostable_trigger:inst3|pulse ; clk_input   ; 1.000        ; 2.308      ; 3.873      ;
+--------+-------------------------------------------+--------------------------------------------------+-------------------------------------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Removal: 'clk_input'                                                                                                                                                               ;
+-------+-------------------------------------------+--------------------------------------------------+-------------------------------------------+-------------+--------------+------------+------------+
; Slack ; From Node                                 ; To Node                                          ; Launch Clock                              ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------+--------------------------------------------------+-------------------------------------------+-------------+--------------+------------+------------+
; 0.820 ; rom_new:U4|monostable_trigger:inst3|pulse ; rom_new:U4|monostable_trigger:inst3|stop_counter ; rom_new:U4|monostable_trigger:inst3|pulse ; clk_input   ; 0.000        ; 2.393      ; 3.678      ;
; 0.820 ; rom_new:U4|monostable_trigger:inst3|pulse ; rom_new:U4|monostable_trigger:inst3|counter[0]   ; rom_new:U4|monostable_trigger:inst3|pulse ; clk_input   ; 0.000        ; 2.393      ; 3.678      ;
; 0.820 ; rom_new:U4|monostable_trigger:inst3|pulse ; rom_new:U4|monostable_trigger:inst3|counter[1]   ; rom_new:U4|monostable_trigger:inst3|pulse ; clk_input   ; 0.000        ; 2.393      ; 3.678      ;
; 1.166 ; rom_new:U4|monostable_trigger:inst3|pulse ; rom_new:U4|monostable_trigger:inst3|stop_counter ; rom_new:U4|monostable_trigger:inst3|pulse ; clk_input   ; -0.500       ; 2.393      ; 3.524      ;
; 1.166 ; rom_new:U4|monostable_trigger:inst3|pulse ; rom_new:U4|monostable_trigger:inst3|counter[0]   ; rom_new:U4|monostable_trigger:inst3|pulse ; clk_input   ; -0.500       ; 2.393      ; 3.524      ;
; 1.166 ; rom_new:U4|monostable_trigger:inst3|pulse ; rom_new:U4|monostable_trigger:inst3|counter[1]   ; rom_new:U4|monostable_trigger:inst3|pulse ; clk_input   ; -0.500       ; 2.393      ; 3.524      ;
+-------+-------------------------------------------+--------------------------------------------------+-------------------------------------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Removal: 'statectrl:U14|romin_latch'                                                                                                                                ;
+-------+--------------------------------------------------+-------------------------------------------+--------------+---------------------------+--------------+------------+------------+
; Slack ; From Node                                        ; To Node                                   ; Launch Clock ; Latch Clock               ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------+-------------------------------------------+--------------+---------------------------+--------------+------------+------------+
; 2.107 ; rom_new:U4|monostable_trigger:inst3|stop_counter ; rom_new:U4|monostable_trigger:inst3|pulse ; clk_input    ; statectrl:U14|romin_latch ; 0.000        ; -1.039     ; 1.283      ;
+-------+--------------------------------------------------+-------------------------------------------+--------------+---------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'rom_new:U4|monostable_trigger:inst3|pulse'                                                                                                                                                           ;
+--------+--------------+----------------+------------------+-------------------------------------------+------------+----------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                                     ; Clock Edge ; Target                                                                                                                     ;
+--------+--------------+----------------+------------------+-------------------------------------------+------------+----------------------------------------------------------------------------------------------------------------------------+
; -3.201 ; 1.000        ; 4.201          ; Min Period       ; rom_new:U4|monostable_trigger:inst3|pulse ; Rise       ; rom_new:U4|rom_new_rom:inst|altsyncram:altsyncram_component|altsyncram_kdr3:auto_generated|q_a[0]                          ;
; -3.201 ; 1.000        ; 4.201          ; Min Period       ; rom_new:U4|monostable_trigger:inst3|pulse ; Rise       ; rom_new:U4|rom_new_rom:inst|altsyncram:altsyncram_component|altsyncram_kdr3:auto_generated|q_a[1]                          ;
; -3.201 ; 1.000        ; 4.201          ; Min Period       ; rom_new:U4|monostable_trigger:inst3|pulse ; Rise       ; rom_new:U4|rom_new_rom:inst|altsyncram:altsyncram_component|altsyncram_kdr3:auto_generated|q_a[2]                          ;
; -3.201 ; 1.000        ; 4.201          ; Min Period       ; rom_new:U4|monostable_trigger:inst3|pulse ; Rise       ; rom_new:U4|rom_new_rom:inst|altsyncram:altsyncram_component|altsyncram_kdr3:auto_generated|q_a[3]                          ;
; -3.201 ; 1.000        ; 4.201          ; Min Period       ; rom_new:U4|monostable_trigger:inst3|pulse ; Rise       ; rom_new:U4|rom_new_rom:inst|altsyncram:altsyncram_component|altsyncram_kdr3:auto_generated|q_a[4]                          ;
; -3.201 ; 1.000        ; 4.201          ; Min Period       ; rom_new:U4|monostable_trigger:inst3|pulse ; Rise       ; rom_new:U4|rom_new_rom:inst|altsyncram:altsyncram_component|altsyncram_kdr3:auto_generated|q_a[5]                          ;
; -3.201 ; 1.000        ; 4.201          ; Min Period       ; rom_new:U4|monostable_trigger:inst3|pulse ; Rise       ; rom_new:U4|rom_new_rom:inst|altsyncram:altsyncram_component|altsyncram_kdr3:auto_generated|q_a[6]                          ;
; -3.201 ; 1.000        ; 4.201          ; Min Period       ; rom_new:U4|monostable_trigger:inst3|pulse ; Rise       ; rom_new:U4|rom_new_rom:inst|altsyncram:altsyncram_component|altsyncram_kdr3:auto_generated|q_a[7]                          ;
; -3.201 ; 1.000        ; 4.201          ; Min Period       ; rom_new:U4|monostable_trigger:inst3|pulse ; Rise       ; rom_new:U4|rom_new_rom:inst|altsyncram:altsyncram_component|altsyncram_kdr3:auto_generated|ram_block1a0~porta_address_reg0 ;
; 0.263  ; 0.493        ; 0.230          ; High Pulse Width ; rom_new:U4|monostable_trigger:inst3|pulse ; Rise       ; rom_new:U4|rom_new_rom:inst|altsyncram:altsyncram_component|altsyncram_kdr3:auto_generated|q_a[0]                          ;
; 0.263  ; 0.493        ; 0.230          ; High Pulse Width ; rom_new:U4|monostable_trigger:inst3|pulse ; Rise       ; rom_new:U4|rom_new_rom:inst|altsyncram:altsyncram_component|altsyncram_kdr3:auto_generated|q_a[1]                          ;
; 0.263  ; 0.493        ; 0.230          ; High Pulse Width ; rom_new:U4|monostable_trigger:inst3|pulse ; Rise       ; rom_new:U4|rom_new_rom:inst|altsyncram:altsyncram_component|altsyncram_kdr3:auto_generated|q_a[2]                          ;
; 0.263  ; 0.493        ; 0.230          ; High Pulse Width ; rom_new:U4|monostable_trigger:inst3|pulse ; Rise       ; rom_new:U4|rom_new_rom:inst|altsyncram:altsyncram_component|altsyncram_kdr3:auto_generated|q_a[3]                          ;
; 0.263  ; 0.493        ; 0.230          ; High Pulse Width ; rom_new:U4|monostable_trigger:inst3|pulse ; Rise       ; rom_new:U4|rom_new_rom:inst|altsyncram:altsyncram_component|altsyncram_kdr3:auto_generated|q_a[4]                          ;
; 0.263  ; 0.493        ; 0.230          ; High Pulse Width ; rom_new:U4|monostable_trigger:inst3|pulse ; Rise       ; rom_new:U4|rom_new_rom:inst|altsyncram:altsyncram_component|altsyncram_kdr3:auto_generated|q_a[5]                          ;
; 0.263  ; 0.493        ; 0.230          ; High Pulse Width ; rom_new:U4|monostable_trigger:inst3|pulse ; Rise       ; rom_new:U4|rom_new_rom:inst|altsyncram:altsyncram_component|altsyncram_kdr3:auto_generated|q_a[6]                          ;
; 0.263  ; 0.493        ; 0.230          ; High Pulse Width ; rom_new:U4|monostable_trigger:inst3|pulse ; Rise       ; rom_new:U4|rom_new_rom:inst|altsyncram:altsyncram_component|altsyncram_kdr3:auto_generated|q_a[7]                          ;
; 0.264  ; 0.494        ; 0.230          ; Low Pulse Width  ; rom_new:U4|monostable_trigger:inst3|pulse ; Rise       ; rom_new:U4|rom_new_rom:inst|altsyncram:altsyncram_component|altsyncram_kdr3:auto_generated|ram_block1a0~porta_address_reg0 ;
; 0.266  ; 0.496        ; 0.230          ; High Pulse Width ; rom_new:U4|monostable_trigger:inst3|pulse ; Rise       ; rom_new:U4|rom_new_rom:inst|altsyncram:altsyncram_component|altsyncram_kdr3:auto_generated|ram_block1a0~porta_address_reg0 ;
; 0.271  ; 0.501        ; 0.230          ; Low Pulse Width  ; rom_new:U4|monostable_trigger:inst3|pulse ; Rise       ; rom_new:U4|rom_new_rom:inst|altsyncram:altsyncram_component|altsyncram_kdr3:auto_generated|q_a[0]                          ;
; 0.271  ; 0.501        ; 0.230          ; Low Pulse Width  ; rom_new:U4|monostable_trigger:inst3|pulse ; Rise       ; rom_new:U4|rom_new_rom:inst|altsyncram:altsyncram_component|altsyncram_kdr3:auto_generated|q_a[1]                          ;
; 0.271  ; 0.501        ; 0.230          ; Low Pulse Width  ; rom_new:U4|monostable_trigger:inst3|pulse ; Rise       ; rom_new:U4|rom_new_rom:inst|altsyncram:altsyncram_component|altsyncram_kdr3:auto_generated|q_a[2]                          ;
; 0.271  ; 0.501        ; 0.230          ; Low Pulse Width  ; rom_new:U4|monostable_trigger:inst3|pulse ; Rise       ; rom_new:U4|rom_new_rom:inst|altsyncram:altsyncram_component|altsyncram_kdr3:auto_generated|q_a[3]                          ;
; 0.271  ; 0.501        ; 0.230          ; Low Pulse Width  ; rom_new:U4|monostable_trigger:inst3|pulse ; Rise       ; rom_new:U4|rom_new_rom:inst|altsyncram:altsyncram_component|altsyncram_kdr3:auto_generated|q_a[4]                          ;
; 0.271  ; 0.501        ; 0.230          ; Low Pulse Width  ; rom_new:U4|monostable_trigger:inst3|pulse ; Rise       ; rom_new:U4|rom_new_rom:inst|altsyncram:altsyncram_component|altsyncram_kdr3:auto_generated|q_a[5]                          ;
; 0.271  ; 0.501        ; 0.230          ; Low Pulse Width  ; rom_new:U4|monostable_trigger:inst3|pulse ; Rise       ; rom_new:U4|rom_new_rom:inst|altsyncram:altsyncram_component|altsyncram_kdr3:auto_generated|q_a[6]                          ;
; 0.271  ; 0.501        ; 0.230          ; Low Pulse Width  ; rom_new:U4|monostable_trigger:inst3|pulse ; Rise       ; rom_new:U4|rom_new_rom:inst|altsyncram:altsyncram_component|altsyncram_kdr3:auto_generated|q_a[7]                          ;
; 0.428  ; 0.428        ; 0.000          ; High Pulse Width ; rom_new:U4|monostable_trigger:inst3|pulse ; Rise       ; U4|inst2~clkctrl|inclk[0]                                                                                                  ;
; 0.428  ; 0.428        ; 0.000          ; High Pulse Width ; rom_new:U4|monostable_trigger:inst3|pulse ; Rise       ; U4|inst2~clkctrl|outclk                                                                                                    ;
; 0.436  ; 0.436        ; 0.000          ; Low Pulse Width  ; rom_new:U4|monostable_trigger:inst3|pulse ; Rise       ; U4|inst2|datac                                                                                                             ;
; 0.451  ; 0.451        ; 0.000          ; High Pulse Width ; rom_new:U4|monostable_trigger:inst3|pulse ; Rise       ; U4|inst|altsyncram_component|auto_generated|ram_block1a0|clk0                                                              ;
; 0.458  ; 0.458        ; 0.000          ; Low Pulse Width  ; rom_new:U4|monostable_trigger:inst3|pulse ; Rise       ; U4|inst2|combout                                                                                                           ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; rom_new:U4|monostable_trigger:inst3|pulse ; Rise       ; U4|inst3|pulse|q                                                                                                           ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; rom_new:U4|monostable_trigger:inst3|pulse ; Rise       ; U4|inst3|pulse|q                                                                                                           ;
; 0.541  ; 0.541        ; 0.000          ; High Pulse Width ; rom_new:U4|monostable_trigger:inst3|pulse ; Rise       ; U4|inst2|combout                                                                                                           ;
; 0.547  ; 0.547        ; 0.000          ; Low Pulse Width  ; rom_new:U4|monostable_trigger:inst3|pulse ; Rise       ; U4|inst|altsyncram_component|auto_generated|ram_block1a0|clk0                                                              ;
; 0.561  ; 0.561        ; 0.000          ; High Pulse Width ; rom_new:U4|monostable_trigger:inst3|pulse ; Rise       ; U4|inst2|datac                                                                                                             ;
; 0.568  ; 0.568        ; 0.000          ; Low Pulse Width  ; rom_new:U4|monostable_trigger:inst3|pulse ; Rise       ; U4|inst2~clkctrl|inclk[0]                                                                                                  ;
; 0.568  ; 0.568        ; 0.000          ; Low Pulse Width  ; rom_new:U4|monostable_trigger:inst3|pulse ; Rise       ; U4|inst2~clkctrl|outclk                                                                                                    ;
+--------+--------------+----------------+------------------+-------------------------------------------+------------+----------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'statectrl:U14|ramrd_latch'                                                                                                                                  ;
+--------+--------------+----------------+------------------+---------------------------+------------+---------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                     ; Clock Edge ; Target                                                                                            ;
+--------+--------------+----------------+------------------+---------------------------+------------+---------------------------------------------------------------------------------------------------+
; -3.201 ; 1.000        ; 4.201          ; Min Period       ; statectrl:U14|ramrd_latch ; Rise       ; ram_new:U3|ram_new_ram:inst|altsyncram:altsyncram_component|altsyncram_2kn3:auto_generated|q_a[0] ;
; -3.201 ; 1.000        ; 4.201          ; Min Period       ; statectrl:U14|ramrd_latch ; Rise       ; ram_new:U3|ram_new_ram:inst|altsyncram:altsyncram_component|altsyncram_2kn3:auto_generated|q_a[1] ;
; -3.201 ; 1.000        ; 4.201          ; Min Period       ; statectrl:U14|ramrd_latch ; Rise       ; ram_new:U3|ram_new_ram:inst|altsyncram:altsyncram_component|altsyncram_2kn3:auto_generated|q_a[2] ;
; -3.201 ; 1.000        ; 4.201          ; Min Period       ; statectrl:U14|ramrd_latch ; Rise       ; ram_new:U3|ram_new_ram:inst|altsyncram:altsyncram_component|altsyncram_2kn3:auto_generated|q_a[3] ;
; -3.201 ; 1.000        ; 4.201          ; Min Period       ; statectrl:U14|ramrd_latch ; Rise       ; ram_new:U3|ram_new_ram:inst|altsyncram:altsyncram_component|altsyncram_2kn3:auto_generated|q_a[4] ;
; -3.201 ; 1.000        ; 4.201          ; Min Period       ; statectrl:U14|ramrd_latch ; Rise       ; ram_new:U3|ram_new_ram:inst|altsyncram:altsyncram_component|altsyncram_2kn3:auto_generated|q_a[5] ;
; -3.201 ; 1.000        ; 4.201          ; Min Period       ; statectrl:U14|ramrd_latch ; Rise       ; ram_new:U3|ram_new_ram:inst|altsyncram:altsyncram_component|altsyncram_2kn3:auto_generated|q_a[6] ;
; -3.201 ; 1.000        ; 4.201          ; Min Period       ; statectrl:U14|ramrd_latch ; Rise       ; ram_new:U3|ram_new_ram:inst|altsyncram:altsyncram_component|altsyncram_2kn3:auto_generated|q_a[7] ;
; 0.190  ; 0.420        ; 0.230          ; High Pulse Width ; statectrl:U14|ramrd_latch ; Rise       ; ram_new:U3|ram_new_ram:inst|altsyncram:altsyncram_component|altsyncram_2kn3:auto_generated|q_a[0] ;
; 0.190  ; 0.420        ; 0.230          ; High Pulse Width ; statectrl:U14|ramrd_latch ; Rise       ; ram_new:U3|ram_new_ram:inst|altsyncram:altsyncram_component|altsyncram_2kn3:auto_generated|q_a[1] ;
; 0.190  ; 0.420        ; 0.230          ; High Pulse Width ; statectrl:U14|ramrd_latch ; Rise       ; ram_new:U3|ram_new_ram:inst|altsyncram:altsyncram_component|altsyncram_2kn3:auto_generated|q_a[2] ;
; 0.190  ; 0.420        ; 0.230          ; High Pulse Width ; statectrl:U14|ramrd_latch ; Rise       ; ram_new:U3|ram_new_ram:inst|altsyncram:altsyncram_component|altsyncram_2kn3:auto_generated|q_a[3] ;
; 0.190  ; 0.420        ; 0.230          ; High Pulse Width ; statectrl:U14|ramrd_latch ; Rise       ; ram_new:U3|ram_new_ram:inst|altsyncram:altsyncram_component|altsyncram_2kn3:auto_generated|q_a[4] ;
; 0.190  ; 0.420        ; 0.230          ; High Pulse Width ; statectrl:U14|ramrd_latch ; Rise       ; ram_new:U3|ram_new_ram:inst|altsyncram:altsyncram_component|altsyncram_2kn3:auto_generated|q_a[5] ;
; 0.190  ; 0.420        ; 0.230          ; High Pulse Width ; statectrl:U14|ramrd_latch ; Rise       ; ram_new:U3|ram_new_ram:inst|altsyncram:altsyncram_component|altsyncram_2kn3:auto_generated|q_a[6] ;
; 0.190  ; 0.420        ; 0.230          ; High Pulse Width ; statectrl:U14|ramrd_latch ; Rise       ; ram_new:U3|ram_new_ram:inst|altsyncram:altsyncram_component|altsyncram_2kn3:auto_generated|q_a[7] ;
; 0.348  ; 0.578        ; 0.230          ; Low Pulse Width  ; statectrl:U14|ramrd_latch ; Rise       ; ram_new:U3|ram_new_ram:inst|altsyncram:altsyncram_component|altsyncram_2kn3:auto_generated|q_a[0] ;
; 0.348  ; 0.578        ; 0.230          ; Low Pulse Width  ; statectrl:U14|ramrd_latch ; Rise       ; ram_new:U3|ram_new_ram:inst|altsyncram:altsyncram_component|altsyncram_2kn3:auto_generated|q_a[1] ;
; 0.348  ; 0.578        ; 0.230          ; Low Pulse Width  ; statectrl:U14|ramrd_latch ; Rise       ; ram_new:U3|ram_new_ram:inst|altsyncram:altsyncram_component|altsyncram_2kn3:auto_generated|q_a[2] ;
; 0.348  ; 0.578        ; 0.230          ; Low Pulse Width  ; statectrl:U14|ramrd_latch ; Rise       ; ram_new:U3|ram_new_ram:inst|altsyncram:altsyncram_component|altsyncram_2kn3:auto_generated|q_a[3] ;
; 0.348  ; 0.578        ; 0.230          ; Low Pulse Width  ; statectrl:U14|ramrd_latch ; Rise       ; ram_new:U3|ram_new_ram:inst|altsyncram:altsyncram_component|altsyncram_2kn3:auto_generated|q_a[4] ;
; 0.348  ; 0.578        ; 0.230          ; Low Pulse Width  ; statectrl:U14|ramrd_latch ; Rise       ; ram_new:U3|ram_new_ram:inst|altsyncram:altsyncram_component|altsyncram_2kn3:auto_generated|q_a[5] ;
; 0.348  ; 0.578        ; 0.230          ; Low Pulse Width  ; statectrl:U14|ramrd_latch ; Rise       ; ram_new:U3|ram_new_ram:inst|altsyncram:altsyncram_component|altsyncram_2kn3:auto_generated|q_a[6] ;
; 0.348  ; 0.578        ; 0.230          ; Low Pulse Width  ; statectrl:U14|ramrd_latch ; Rise       ; ram_new:U3|ram_new_ram:inst|altsyncram:altsyncram_component|altsyncram_2kn3:auto_generated|q_a[7] ;
; 0.383  ; 0.383        ; 0.000          ; High Pulse Width ; statectrl:U14|ramrd_latch ; Rise       ; U3|inst|altsyncram_component|auto_generated|ram_block1a0|clk1                                     ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; statectrl:U14|ramrd_latch ; Rise       ; U14|ramrd_latch|q                                                                                 ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; statectrl:U14|ramrd_latch ; Rise       ; U14|ramrd_latch|q                                                                                 ;
; 0.612  ; 0.612        ; 0.000          ; Low Pulse Width  ; statectrl:U14|ramrd_latch ; Rise       ; U3|inst|altsyncram_component|auto_generated|ram_block1a0|clk1                                     ;
+--------+--------------+----------------+------------------+---------------------------+------------+---------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'statectrl:U14|ramwt_latch'                                                                                                                                                           ;
+--------+--------------+----------------+------------------+---------------------------+------------+----------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                     ; Clock Edge ; Target                                                                                                                     ;
+--------+--------------+----------------+------------------+---------------------------+------------+----------------------------------------------------------------------------------------------------------------------------+
; -3.201 ; 1.000        ; 4.201          ; Min Period       ; statectrl:U14|ramwt_latch ; Rise       ; ram_new:U3|ram_new_ram:inst|altsyncram:altsyncram_component|altsyncram_2kn3:auto_generated|ram_block1a0~porta_address_reg0 ;
; -3.201 ; 1.000        ; 4.201          ; Min Period       ; statectrl:U14|ramwt_latch ; Rise       ; ram_new:U3|ram_new_ram:inst|altsyncram:altsyncram_component|altsyncram_2kn3:auto_generated|ram_block1a0~porta_datain_reg0  ;
; 0.193  ; 0.423        ; 0.230          ; High Pulse Width ; statectrl:U14|ramwt_latch ; Rise       ; ram_new:U3|ram_new_ram:inst|altsyncram:altsyncram_component|altsyncram_2kn3:auto_generated|ram_block1a0~porta_datain_reg0  ;
; 0.194  ; 0.424        ; 0.230          ; High Pulse Width ; statectrl:U14|ramwt_latch ; Rise       ; ram_new:U3|ram_new_ram:inst|altsyncram:altsyncram_component|altsyncram_2kn3:auto_generated|ram_block1a0~porta_address_reg0 ;
; 0.339  ; 0.569        ; 0.230          ; Low Pulse Width  ; statectrl:U14|ramwt_latch ; Rise       ; ram_new:U3|ram_new_ram:inst|altsyncram:altsyncram_component|altsyncram_2kn3:auto_generated|ram_block1a0~porta_address_reg0 ;
; 0.341  ; 0.571        ; 0.230          ; Low Pulse Width  ; statectrl:U14|ramwt_latch ; Rise       ; ram_new:U3|ram_new_ram:inst|altsyncram:altsyncram_component|altsyncram_2kn3:auto_generated|ram_block1a0~porta_datain_reg0  ;
; 0.376  ; 0.376        ; 0.000          ; High Pulse Width ; statectrl:U14|ramwt_latch ; Rise       ; U3|inst|altsyncram_component|auto_generated|ram_block1a0|clk0                                                              ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; statectrl:U14|ramwt_latch ; Rise       ; U14|ramwt_latch|q                                                                                                          ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; statectrl:U14|ramwt_latch ; Rise       ; U14|ramwt_latch|q                                                                                                          ;
; 0.619  ; 0.619        ; 0.000          ; Low Pulse Width  ; statectrl:U14|ramwt_latch ; Rise       ; U3|inst|altsyncram_component|auto_generated|ram_block1a0|clk0                                                              ;
+--------+--------------+----------------+------------------+---------------------------+------------+----------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'statectrl:U14|enled_latch'                                                                                                                                     ;
+--------+--------------+----------------+------------------+---------------------------+------------+------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                     ; Clock Edge ; Target                                                                                               ;
+--------+--------------+----------------+------------------+---------------------------+------------+------------------------------------------------------------------------------------------------------+
; -3.201 ; 1.000        ; 4.201          ; Min Period       ; statectrl:U14|enled_latch ; Rise       ; led_encoder:U13|altsyncram:Ram0_rtl_0|altsyncram_r771:auto_generated|ram_block1a0~porta_address_reg0 ;
; 0.194  ; 0.424        ; 0.230          ; High Pulse Width ; statectrl:U14|enled_latch ; Rise       ; led_encoder:U13|altsyncram:Ram0_rtl_0|altsyncram_r771:auto_generated|ram_block1a0~porta_address_reg0 ;
; 0.338  ; 0.568        ; 0.230          ; Low Pulse Width  ; statectrl:U14|enled_latch ; Rise       ; led_encoder:U13|altsyncram:Ram0_rtl_0|altsyncram_r771:auto_generated|ram_block1a0~porta_address_reg0 ;
; 0.354  ; 0.354        ; 0.000          ; High Pulse Width ; statectrl:U14|enled_latch ; Rise       ; U14|enled_latch~clkctrl|inclk[0]                                                                     ;
; 0.354  ; 0.354        ; 0.000          ; High Pulse Width ; statectrl:U14|enled_latch ; Rise       ; U14|enled_latch~clkctrl|outclk                                                                       ;
; 0.377  ; 0.377        ; 0.000          ; High Pulse Width ; statectrl:U14|enled_latch ; Rise       ; U13|Ram0_rtl_0|auto_generated|ram_block1a0|clk0                                                      ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; statectrl:U14|enled_latch ; Rise       ; U14|enled_latch|q                                                                                    ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; statectrl:U14|enled_latch ; Rise       ; U14|enled_latch|q                                                                                    ;
; 0.619  ; 0.619        ; 0.000          ; Low Pulse Width  ; statectrl:U14|enled_latch ; Rise       ; U13|Ram0_rtl_0|auto_generated|ram_block1a0|clk0                                                      ;
; 0.641  ; 0.641        ; 0.000          ; Low Pulse Width  ; statectrl:U14|enled_latch ; Rise       ; U14|enled_latch~clkctrl|inclk[0]                                                                     ;
; 0.641  ; 0.641        ; 0.000          ; Low Pulse Width  ; statectrl:U14|enled_latch ; Rise       ; U14|enled_latch~clkctrl|outclk                                                                       ;
+--------+--------------+----------------+------------------+---------------------------+------------+------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'clk_input'                                                                                 ;
+--------+--------------+----------------+------------------+-----------+------------+--------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock     ; Clock Edge ; Target                                           ;
+--------+--------------+----------------+------------------+-----------+------------+--------------------------------------------------+
; -3.000 ; 1.000        ; 4.000          ; Port Rate        ; clk_input ; Rise       ; clk_input                                        ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; clk_input ; Rise       ; clk_divider:U1|clk_led                           ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; clk_input ; Rise       ; clk_divider:U1|clk_out                           ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; clk_input ; Rise       ; clk_divider:U1|counter[0]                        ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; clk_input ; Rise       ; clk_divider:U1|counter[10]                       ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; clk_input ; Rise       ; clk_divider:U1|counter[11]                       ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; clk_input ; Rise       ; clk_divider:U1|counter[12]                       ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; clk_input ; Rise       ; clk_divider:U1|counter[13]                       ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; clk_input ; Rise       ; clk_divider:U1|counter[14]                       ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; clk_input ; Rise       ; clk_divider:U1|counter[15]                       ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; clk_input ; Rise       ; clk_divider:U1|counter[16]                       ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; clk_input ; Rise       ; clk_divider:U1|counter[17]                       ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; clk_input ; Rise       ; clk_divider:U1|counter[1]                        ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; clk_input ; Rise       ; clk_divider:U1|counter[2]                        ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; clk_input ; Rise       ; clk_divider:U1|counter[3]                        ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; clk_input ; Rise       ; clk_divider:U1|counter[4]                        ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; clk_input ; Rise       ; clk_divider:U1|counter[5]                        ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; clk_input ; Rise       ; clk_divider:U1|counter[6]                        ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; clk_input ; Rise       ; clk_divider:U1|counter[7]                        ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; clk_input ; Rise       ; clk_divider:U1|counter[8]                        ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; clk_input ; Rise       ; clk_divider:U1|counter[9]                        ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; clk_input ; Rise       ; rom_new:U4|monostable_trigger:inst3|counter[0]   ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; clk_input ; Rise       ; rom_new:U4|monostable_trigger:inst3|counter[1]   ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; clk_input ; Rise       ; rom_new:U4|monostable_trigger:inst3|stop_counter ;
; 0.273  ; 0.489        ; 0.216          ; High Pulse Width ; clk_input ; Rise       ; clk_divider:U1|clk_led                           ;
; 0.273  ; 0.489        ; 0.216          ; High Pulse Width ; clk_input ; Rise       ; clk_divider:U1|clk_out                           ;
; 0.273  ; 0.489        ; 0.216          ; High Pulse Width ; clk_input ; Rise       ; clk_divider:U1|counter[0]                        ;
; 0.273  ; 0.489        ; 0.216          ; High Pulse Width ; clk_input ; Rise       ; clk_divider:U1|counter[10]                       ;
; 0.273  ; 0.489        ; 0.216          ; High Pulse Width ; clk_input ; Rise       ; clk_divider:U1|counter[11]                       ;
; 0.273  ; 0.489        ; 0.216          ; High Pulse Width ; clk_input ; Rise       ; clk_divider:U1|counter[12]                       ;
; 0.273  ; 0.489        ; 0.216          ; High Pulse Width ; clk_input ; Rise       ; clk_divider:U1|counter[13]                       ;
; 0.273  ; 0.489        ; 0.216          ; High Pulse Width ; clk_input ; Rise       ; clk_divider:U1|counter[14]                       ;
; 0.273  ; 0.489        ; 0.216          ; High Pulse Width ; clk_input ; Rise       ; clk_divider:U1|counter[15]                       ;
; 0.273  ; 0.489        ; 0.216          ; High Pulse Width ; clk_input ; Rise       ; clk_divider:U1|counter[16]                       ;
; 0.273  ; 0.489        ; 0.216          ; High Pulse Width ; clk_input ; Rise       ; clk_divider:U1|counter[17]                       ;
; 0.273  ; 0.489        ; 0.216          ; High Pulse Width ; clk_input ; Rise       ; clk_divider:U1|counter[1]                        ;
; 0.273  ; 0.489        ; 0.216          ; High Pulse Width ; clk_input ; Rise       ; clk_divider:U1|counter[2]                        ;
; 0.273  ; 0.489        ; 0.216          ; High Pulse Width ; clk_input ; Rise       ; clk_divider:U1|counter[3]                        ;
; 0.273  ; 0.489        ; 0.216          ; High Pulse Width ; clk_input ; Rise       ; clk_divider:U1|counter[4]                        ;
; 0.273  ; 0.489        ; 0.216          ; High Pulse Width ; clk_input ; Rise       ; clk_divider:U1|counter[5]                        ;
; 0.273  ; 0.489        ; 0.216          ; High Pulse Width ; clk_input ; Rise       ; clk_divider:U1|counter[6]                        ;
; 0.273  ; 0.489        ; 0.216          ; High Pulse Width ; clk_input ; Rise       ; clk_divider:U1|counter[7]                        ;
; 0.273  ; 0.489        ; 0.216          ; High Pulse Width ; clk_input ; Rise       ; clk_divider:U1|counter[8]                        ;
; 0.273  ; 0.489        ; 0.216          ; High Pulse Width ; clk_input ; Rise       ; clk_divider:U1|counter[9]                        ;
; 0.273  ; 0.489        ; 0.216          ; High Pulse Width ; clk_input ; Rise       ; rom_new:U4|monostable_trigger:inst3|counter[0]   ;
; 0.273  ; 0.489        ; 0.216          ; High Pulse Width ; clk_input ; Rise       ; rom_new:U4|monostable_trigger:inst3|counter[1]   ;
; 0.273  ; 0.489        ; 0.216          ; High Pulse Width ; clk_input ; Rise       ; rom_new:U4|monostable_trigger:inst3|stop_counter ;
; 0.325  ; 0.509        ; 0.184          ; Low Pulse Width  ; clk_input ; Rise       ; clk_divider:U1|clk_led                           ;
; 0.325  ; 0.509        ; 0.184          ; Low Pulse Width  ; clk_input ; Rise       ; clk_divider:U1|clk_out                           ;
; 0.325  ; 0.509        ; 0.184          ; Low Pulse Width  ; clk_input ; Rise       ; clk_divider:U1|counter[0]                        ;
; 0.325  ; 0.509        ; 0.184          ; Low Pulse Width  ; clk_input ; Rise       ; clk_divider:U1|counter[10]                       ;
; 0.325  ; 0.509        ; 0.184          ; Low Pulse Width  ; clk_input ; Rise       ; clk_divider:U1|counter[11]                       ;
; 0.325  ; 0.509        ; 0.184          ; Low Pulse Width  ; clk_input ; Rise       ; clk_divider:U1|counter[12]                       ;
; 0.325  ; 0.509        ; 0.184          ; Low Pulse Width  ; clk_input ; Rise       ; clk_divider:U1|counter[13]                       ;
; 0.325  ; 0.509        ; 0.184          ; Low Pulse Width  ; clk_input ; Rise       ; clk_divider:U1|counter[14]                       ;
; 0.325  ; 0.509        ; 0.184          ; Low Pulse Width  ; clk_input ; Rise       ; clk_divider:U1|counter[15]                       ;
; 0.325  ; 0.509        ; 0.184          ; Low Pulse Width  ; clk_input ; Rise       ; clk_divider:U1|counter[16]                       ;
; 0.325  ; 0.509        ; 0.184          ; Low Pulse Width  ; clk_input ; Rise       ; clk_divider:U1|counter[17]                       ;
; 0.325  ; 0.509        ; 0.184          ; Low Pulse Width  ; clk_input ; Rise       ; clk_divider:U1|counter[1]                        ;
; 0.325  ; 0.509        ; 0.184          ; Low Pulse Width  ; clk_input ; Rise       ; clk_divider:U1|counter[2]                        ;
; 0.325  ; 0.509        ; 0.184          ; Low Pulse Width  ; clk_input ; Rise       ; clk_divider:U1|counter[3]                        ;
; 0.325  ; 0.509        ; 0.184          ; Low Pulse Width  ; clk_input ; Rise       ; clk_divider:U1|counter[4]                        ;
; 0.325  ; 0.509        ; 0.184          ; Low Pulse Width  ; clk_input ; Rise       ; clk_divider:U1|counter[5]                        ;
; 0.325  ; 0.509        ; 0.184          ; Low Pulse Width  ; clk_input ; Rise       ; clk_divider:U1|counter[6]                        ;
; 0.325  ; 0.509        ; 0.184          ; Low Pulse Width  ; clk_input ; Rise       ; clk_divider:U1|counter[7]                        ;
; 0.325  ; 0.509        ; 0.184          ; Low Pulse Width  ; clk_input ; Rise       ; clk_divider:U1|counter[8]                        ;
; 0.325  ; 0.509        ; 0.184          ; Low Pulse Width  ; clk_input ; Rise       ; clk_divider:U1|counter[9]                        ;
; 0.326  ; 0.510        ; 0.184          ; Low Pulse Width  ; clk_input ; Rise       ; rom_new:U4|monostable_trigger:inst3|counter[0]   ;
; 0.326  ; 0.510        ; 0.184          ; Low Pulse Width  ; clk_input ; Rise       ; rom_new:U4|monostable_trigger:inst3|counter[1]   ;
; 0.326  ; 0.510        ; 0.184          ; Low Pulse Width  ; clk_input ; Rise       ; rom_new:U4|monostable_trigger:inst3|stop_counter ;
; 0.457  ; 0.457        ; 0.000          ; Low Pulse Width  ; clk_input ; Rise       ; U1|clk_led|clk                                   ;
; 0.457  ; 0.457        ; 0.000          ; Low Pulse Width  ; clk_input ; Rise       ; U1|clk_out|clk                                   ;
; 0.457  ; 0.457        ; 0.000          ; Low Pulse Width  ; clk_input ; Rise       ; U1|counter[0]|clk                                ;
; 0.457  ; 0.457        ; 0.000          ; Low Pulse Width  ; clk_input ; Rise       ; U1|counter[10]|clk                               ;
; 0.457  ; 0.457        ; 0.000          ; Low Pulse Width  ; clk_input ; Rise       ; U1|counter[11]|clk                               ;
; 0.457  ; 0.457        ; 0.000          ; Low Pulse Width  ; clk_input ; Rise       ; U1|counter[12]|clk                               ;
; 0.457  ; 0.457        ; 0.000          ; Low Pulse Width  ; clk_input ; Rise       ; U1|counter[13]|clk                               ;
; 0.457  ; 0.457        ; 0.000          ; Low Pulse Width  ; clk_input ; Rise       ; U1|counter[14]|clk                               ;
; 0.457  ; 0.457        ; 0.000          ; Low Pulse Width  ; clk_input ; Rise       ; U1|counter[15]|clk                               ;
; 0.457  ; 0.457        ; 0.000          ; Low Pulse Width  ; clk_input ; Rise       ; U1|counter[16]|clk                               ;
; 0.457  ; 0.457        ; 0.000          ; Low Pulse Width  ; clk_input ; Rise       ; U1|counter[17]|clk                               ;
; 0.457  ; 0.457        ; 0.000          ; Low Pulse Width  ; clk_input ; Rise       ; U1|counter[1]|clk                                ;
; 0.457  ; 0.457        ; 0.000          ; Low Pulse Width  ; clk_input ; Rise       ; U1|counter[2]|clk                                ;
; 0.457  ; 0.457        ; 0.000          ; Low Pulse Width  ; clk_input ; Rise       ; U1|counter[3]|clk                                ;
; 0.457  ; 0.457        ; 0.000          ; Low Pulse Width  ; clk_input ; Rise       ; U1|counter[4]|clk                                ;
; 0.457  ; 0.457        ; 0.000          ; Low Pulse Width  ; clk_input ; Rise       ; U1|counter[5]|clk                                ;
; 0.457  ; 0.457        ; 0.000          ; Low Pulse Width  ; clk_input ; Rise       ; U1|counter[6]|clk                                ;
; 0.457  ; 0.457        ; 0.000          ; Low Pulse Width  ; clk_input ; Rise       ; U1|counter[7]|clk                                ;
; 0.457  ; 0.457        ; 0.000          ; Low Pulse Width  ; clk_input ; Rise       ; U1|counter[8]|clk                                ;
; 0.457  ; 0.457        ; 0.000          ; Low Pulse Width  ; clk_input ; Rise       ; U1|counter[9]|clk                                ;
; 0.457  ; 0.457        ; 0.000          ; Low Pulse Width  ; clk_input ; Rise       ; U4|inst3|counter[0]|clk                          ;
; 0.457  ; 0.457        ; 0.000          ; Low Pulse Width  ; clk_input ; Rise       ; U4|inst3|counter[1]|clk                          ;
; 0.457  ; 0.457        ; 0.000          ; Low Pulse Width  ; clk_input ; Rise       ; U4|inst3|stop_counter|clk                        ;
; 0.475  ; 0.475        ; 0.000          ; Low Pulse Width  ; clk_input ; Rise       ; clk_input~input|o                                ;
; 0.479  ; 0.479        ; 0.000          ; Low Pulse Width  ; clk_input ; Rise       ; clk_input~inputclkctrl|inclk[0]                  ;
; 0.479  ; 0.479        ; 0.000          ; Low Pulse Width  ; clk_input ; Rise       ; clk_input~inputclkctrl|outclk                    ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk_input ; Rise       ; clk_input~input|i                                ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk_input ; Rise       ; clk_input~input|i                                ;
; 0.521  ; 0.521        ; 0.000          ; High Pulse Width ; clk_input ; Rise       ; clk_input~inputclkctrl|inclk[0]                  ;
; 0.521  ; 0.521        ; 0.000          ; High Pulse Width ; clk_input ; Rise       ; clk_input~inputclkctrl|outclk                    ;
+--------+--------------+----------------+------------------+-----------+------------+--------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'clk_divider:U1|clk_out'                                                                    ;
+--------+--------------+----------------+------------------+------------------------+------------+-------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                  ; Clock Edge ; Target                              ;
+--------+--------------+----------------+------------------+------------------------+------------+-------------------------------------+
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; clk_divider:U1|clk_out ; Rise       ; statectrl:U14|counter[0]            ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; clk_divider:U1|clk_out ; Rise       ; statectrl:U14|counter[10]           ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; clk_divider:U1|clk_out ; Rise       ; statectrl:U14|counter[11]           ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; clk_divider:U1|clk_out ; Rise       ; statectrl:U14|counter[12]           ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; clk_divider:U1|clk_out ; Rise       ; statectrl:U14|counter[13]           ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; clk_divider:U1|clk_out ; Rise       ; statectrl:U14|counter[14]           ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; clk_divider:U1|clk_out ; Rise       ; statectrl:U14|counter[15]           ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; clk_divider:U1|clk_out ; Rise       ; statectrl:U14|counter[16]           ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; clk_divider:U1|clk_out ; Rise       ; statectrl:U14|counter[17]           ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; clk_divider:U1|clk_out ; Rise       ; statectrl:U14|counter[18]           ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; clk_divider:U1|clk_out ; Rise       ; statectrl:U14|counter[19]           ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; clk_divider:U1|clk_out ; Rise       ; statectrl:U14|counter[1]            ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; clk_divider:U1|clk_out ; Rise       ; statectrl:U14|counter[2]            ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; clk_divider:U1|clk_out ; Rise       ; statectrl:U14|counter[3]            ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; clk_divider:U1|clk_out ; Rise       ; statectrl:U14|counter[4]            ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; clk_divider:U1|clk_out ; Rise       ; statectrl:U14|counter[5]            ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; clk_divider:U1|clk_out ; Rise       ; statectrl:U14|counter[6]            ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; clk_divider:U1|clk_out ; Rise       ; statectrl:U14|counter[7]            ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; clk_divider:U1|clk_out ; Rise       ; statectrl:U14|counter[8]            ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; clk_divider:U1|clk_out ; Rise       ; statectrl:U14|counter[9]            ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; clk_divider:U1|clk_out ; Rise       ; statectrl:U14|current_state.t1      ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; clk_divider:U1|clk_out ; Rise       ; statectrl:U14|current_state.t10     ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; clk_divider:U1|clk_out ; Rise       ; statectrl:U14|current_state.t11     ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; clk_divider:U1|clk_out ; Rise       ; statectrl:U14|current_state.t12     ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; clk_divider:U1|clk_out ; Rise       ; statectrl:U14|current_state.t13     ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; clk_divider:U1|clk_out ; Rise       ; statectrl:U14|current_state.t14     ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; clk_divider:U1|clk_out ; Rise       ; statectrl:U14|current_state.t15     ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; clk_divider:U1|clk_out ; Rise       ; statectrl:U14|current_state.t16     ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; clk_divider:U1|clk_out ; Rise       ; statectrl:U14|current_state.t17     ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; clk_divider:U1|clk_out ; Rise       ; statectrl:U14|current_state.t18     ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; clk_divider:U1|clk_out ; Rise       ; statectrl:U14|current_state.t2      ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; clk_divider:U1|clk_out ; Rise       ; statectrl:U14|current_state.t3      ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; clk_divider:U1|clk_out ; Rise       ; statectrl:U14|current_state.t4      ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; clk_divider:U1|clk_out ; Rise       ; statectrl:U14|current_state.t5      ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; clk_divider:U1|clk_out ; Rise       ; statectrl:U14|current_state.t6      ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; clk_divider:U1|clk_out ; Rise       ; statectrl:U14|current_state.t7      ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; clk_divider:U1|clk_out ; Rise       ; statectrl:U14|current_state.t8      ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; clk_divider:U1|clk_out ; Rise       ; statectrl:U14|current_state.t9      ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; clk_divider:U1|clk_out ; Rise       ; statectrl:U14|current_state.t_rst_1 ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; clk_divider:U1|clk_out ; Rise       ; statectrl:U14|current_state.t_rst_2 ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; clk_divider:U1|clk_out ; Rise       ; statectrl:U14|dbfaout_latch         ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; clk_divider:U1|clk_out ; Rise       ; statectrl:U14|dbfbin_latch          ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; clk_divider:U1|clk_out ; Rise       ; statectrl:U14|dbfbout_latch         ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; clk_divider:U1|clk_out ; Rise       ; statectrl:U14|enalu_latch           ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; clk_divider:U1|clk_out ; Rise       ; statectrl:U14|enirin_latch          ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; clk_divider:U1|clk_out ; Rise       ; statectrl:U14|enled_latch           ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; clk_divider:U1|clk_out ; Rise       ; statectrl:U14|enpcout_latch         ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; clk_divider:U1|clk_out ; Rise       ; statectrl:U14|enrom_latch           ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; clk_divider:U1|clk_out ; Rise       ; statectrl:U14|ldpc_latch            ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; clk_divider:U1|clk_out ; Rise       ; statectrl:U14|next_state.t1         ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; clk_divider:U1|clk_out ; Rise       ; statectrl:U14|next_state.t10        ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; clk_divider:U1|clk_out ; Rise       ; statectrl:U14|next_state.t11        ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; clk_divider:U1|clk_out ; Rise       ; statectrl:U14|next_state.t12        ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; clk_divider:U1|clk_out ; Rise       ; statectrl:U14|next_state.t13        ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; clk_divider:U1|clk_out ; Rise       ; statectrl:U14|next_state.t14        ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; clk_divider:U1|clk_out ; Rise       ; statectrl:U14|next_state.t15        ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; clk_divider:U1|clk_out ; Rise       ; statectrl:U14|next_state.t16        ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; clk_divider:U1|clk_out ; Rise       ; statectrl:U14|next_state.t17        ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; clk_divider:U1|clk_out ; Rise       ; statectrl:U14|next_state.t18        ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; clk_divider:U1|clk_out ; Rise       ; statectrl:U14|next_state.t2         ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; clk_divider:U1|clk_out ; Rise       ; statectrl:U14|next_state.t3         ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; clk_divider:U1|clk_out ; Rise       ; statectrl:U14|next_state.t4         ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; clk_divider:U1|clk_out ; Rise       ; statectrl:U14|next_state.t5         ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; clk_divider:U1|clk_out ; Rise       ; statectrl:U14|next_state.t6         ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; clk_divider:U1|clk_out ; Rise       ; statectrl:U14|next_state.t7         ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; clk_divider:U1|clk_out ; Rise       ; statectrl:U14|next_state.t8         ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; clk_divider:U1|clk_out ; Rise       ; statectrl:U14|next_state.t9         ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; clk_divider:U1|clk_out ; Rise       ; statectrl:U14|next_state.t_rst_1    ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; clk_divider:U1|clk_out ; Rise       ; statectrl:U14|next_state.t_rst_2    ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; clk_divider:U1|clk_out ; Rise       ; statectrl:U14|nextn_latch           ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; clk_divider:U1|clk_out ; Rise       ; statectrl:U14|ramin_latch           ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; clk_divider:U1|clk_out ; Rise       ; statectrl:U14|ramrd_latch           ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; clk_divider:U1|clk_out ; Rise       ; statectrl:U14|ramwt_latch           ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; clk_divider:U1|clk_out ; Rise       ; statectrl:U14|regrd1_latch          ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; clk_divider:U1|clk_out ; Rise       ; statectrl:U14|regrd2_latch          ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; clk_divider:U1|clk_out ; Rise       ; statectrl:U14|regwt_latch           ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; clk_divider:U1|clk_out ; Rise       ; statectrl:U14|romin_latch           ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; clk_divider:U1|clk_out ; Rise       ; statectrl:U14|rstpc_latch           ;
; -0.030 ; 0.186        ; 0.216          ; High Pulse Width ; clk_divider:U1|clk_out ; Rise       ; statectrl:U14|enrom_latch           ;
; 0.126  ; 0.342        ; 0.216          ; High Pulse Width ; clk_divider:U1|clk_out ; Rise       ; statectrl:U14|regwt_latch           ;
; 0.220  ; 0.436        ; 0.216          ; High Pulse Width ; clk_divider:U1|clk_out ; Rise       ; statectrl:U14|next_state.t6         ;
; 0.227  ; 0.443        ; 0.216          ; High Pulse Width ; clk_divider:U1|clk_out ; Rise       ; statectrl:U14|next_state.t16        ;
; 0.240  ; 0.240        ; 0.000          ; High Pulse Width ; clk_divider:U1|clk_out ; Rise       ; U14|enrom_latch|clk                 ;
; 0.268  ; 0.484        ; 0.216          ; High Pulse Width ; clk_divider:U1|clk_out ; Rise       ; statectrl:U14|current_state.t1      ;
; 0.268  ; 0.484        ; 0.216          ; High Pulse Width ; clk_divider:U1|clk_out ; Rise       ; statectrl:U14|current_state.t11     ;
; 0.268  ; 0.484        ; 0.216          ; High Pulse Width ; clk_divider:U1|clk_out ; Rise       ; statectrl:U14|current_state.t12     ;
; 0.268  ; 0.484        ; 0.216          ; High Pulse Width ; clk_divider:U1|clk_out ; Rise       ; statectrl:U14|current_state.t13     ;
; 0.268  ; 0.484        ; 0.216          ; High Pulse Width ; clk_divider:U1|clk_out ; Rise       ; statectrl:U14|current_state.t15     ;
; 0.268  ; 0.484        ; 0.216          ; High Pulse Width ; clk_divider:U1|clk_out ; Rise       ; statectrl:U14|current_state.t2      ;
; 0.268  ; 0.484        ; 0.216          ; High Pulse Width ; clk_divider:U1|clk_out ; Rise       ; statectrl:U14|current_state.t6      ;
; 0.268  ; 0.484        ; 0.216          ; High Pulse Width ; clk_divider:U1|clk_out ; Rise       ; statectrl:U14|current_state.t7      ;
; 0.268  ; 0.484        ; 0.216          ; High Pulse Width ; clk_divider:U1|clk_out ; Rise       ; statectrl:U14|dbfbin_latch          ;
; 0.268  ; 0.484        ; 0.216          ; High Pulse Width ; clk_divider:U1|clk_out ; Rise       ; statectrl:U14|enpcout_latch         ;
; 0.268  ; 0.484        ; 0.216          ; High Pulse Width ; clk_divider:U1|clk_out ; Rise       ; statectrl:U14|next_state.t12        ;
; 0.268  ; 0.484        ; 0.216          ; High Pulse Width ; clk_divider:U1|clk_out ; Rise       ; statectrl:U14|next_state.t7         ;
; 0.269  ; 0.485        ; 0.216          ; High Pulse Width ; clk_divider:U1|clk_out ; Rise       ; statectrl:U14|current_state.t14     ;
; 0.269  ; 0.485        ; 0.216          ; High Pulse Width ; clk_divider:U1|clk_out ; Rise       ; statectrl:U14|enalu_latch           ;
; 0.269  ; 0.485        ; 0.216          ; High Pulse Width ; clk_divider:U1|clk_out ; Rise       ; statectrl:U14|next_state.t14        ;
; 0.269  ; 0.485        ; 0.216          ; High Pulse Width ; clk_divider:U1|clk_out ; Rise       ; statectrl:U14|ramrd_latch           ;
; 0.269  ; 0.485        ; 0.216          ; High Pulse Width ; clk_divider:U1|clk_out ; Rise       ; statectrl:U14|romin_latch           ;
+--------+--------------+----------------+------------------+------------------------+------------+-------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'ir:U5|instruction[10]'                                                                 ;
+--------+--------------+----------------+------------------+-----------------------+------------+----------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                 ; Clock Edge ; Target                           ;
+--------+--------------+----------------+------------------+-----------------------+------------+----------------------------------+
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; ir:U5|instruction[10] ; Fall       ; gr:U12|gra_latch[0]              ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; ir:U5|instruction[10] ; Fall       ; gr:U12|gra_latch[1]              ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; ir:U5|instruction[10] ; Fall       ; gr:U12|gra_latch[2]              ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; ir:U5|instruction[10] ; Fall       ; gr:U12|gra_latch[3]              ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; ir:U5|instruction[10] ; Fall       ; gr:U12|gra_latch[4]              ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; ir:U5|instruction[10] ; Fall       ; gr:U12|gra_latch[5]              ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; ir:U5|instruction[10] ; Fall       ; gr:U12|gra_latch[6]              ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; ir:U5|instruction[10] ; Fall       ; gr:U12|gra_latch[7]              ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; ir:U5|instruction[10] ; Rise       ; gr:U12|grb_latch[0]              ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; ir:U5|instruction[10] ; Fall       ; gr:U12|grb_latch[0]              ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; ir:U5|instruction[10] ; Rise       ; gr:U12|grb_latch[1]              ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; ir:U5|instruction[10] ; Fall       ; gr:U12|grb_latch[1]              ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; ir:U5|instruction[10] ; Rise       ; gr:U12|grb_latch[2]              ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; ir:U5|instruction[10] ; Fall       ; gr:U12|grb_latch[2]              ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; ir:U5|instruction[10] ; Rise       ; gr:U12|grb_latch[3]              ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; ir:U5|instruction[10] ; Fall       ; gr:U12|grb_latch[3]              ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; ir:U5|instruction[10] ; Rise       ; gr:U12|grb_latch[4]              ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; ir:U5|instruction[10] ; Fall       ; gr:U12|grb_latch[4]              ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; ir:U5|instruction[10] ; Rise       ; gr:U12|grb_latch[5]              ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; ir:U5|instruction[10] ; Fall       ; gr:U12|grb_latch[5]              ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; ir:U5|instruction[10] ; Rise       ; gr:U12|grb_latch[6]              ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; ir:U5|instruction[10] ; Fall       ; gr:U12|grb_latch[6]              ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; ir:U5|instruction[10] ; Rise       ; gr:U12|grb_latch[7]              ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; ir:U5|instruction[10] ; Fall       ; gr:U12|grb_latch[7]              ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; ir:U5|instruction[10] ; Rise       ; gr:U12|grc_latch[0]              ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; ir:U5|instruction[10] ; Fall       ; gr:U12|grc_latch[0]              ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; ir:U5|instruction[10] ; Rise       ; gr:U12|grc_latch[1]              ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; ir:U5|instruction[10] ; Fall       ; gr:U12|grc_latch[1]              ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; ir:U5|instruction[10] ; Rise       ; gr:U12|grc_latch[2]              ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; ir:U5|instruction[10] ; Fall       ; gr:U12|grc_latch[2]              ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; ir:U5|instruction[10] ; Rise       ; gr:U12|grc_latch[3]              ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; ir:U5|instruction[10] ; Fall       ; gr:U12|grc_latch[3]              ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; ir:U5|instruction[10] ; Rise       ; gr:U12|grc_latch[4]              ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; ir:U5|instruction[10] ; Fall       ; gr:U12|grc_latch[4]              ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; ir:U5|instruction[10] ; Rise       ; gr:U12|grc_latch[5]              ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; ir:U5|instruction[10] ; Fall       ; gr:U12|grc_latch[5]              ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; ir:U5|instruction[10] ; Rise       ; gr:U12|grc_latch[6]              ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; ir:U5|instruction[10] ; Fall       ; gr:U12|grc_latch[6]              ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; ir:U5|instruction[10] ; Rise       ; gr:U12|grc_latch[7]              ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; ir:U5|instruction[10] ; Fall       ; gr:U12|grc_latch[7]              ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; ir:U5|instruction[10] ; Rise       ; gr:U12|grd_latch[0]              ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; ir:U5|instruction[10] ; Rise       ; gr:U12|grd_latch[1]              ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; ir:U5|instruction[10] ; Rise       ; gr:U12|grd_latch[2]              ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; ir:U5|instruction[10] ; Rise       ; gr:U12|grd_latch[3]              ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; ir:U5|instruction[10] ; Rise       ; gr:U12|grd_latch[4]              ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; ir:U5|instruction[10] ; Rise       ; gr:U12|grd_latch[5]              ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; ir:U5|instruction[10] ; Rise       ; gr:U12|grd_latch[6]              ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; ir:U5|instruction[10] ; Rise       ; gr:U12|grd_latch[7]              ;
; -0.273 ; -0.057       ; 0.216          ; High Pulse Width ; ir:U5|instruction[10] ; Rise       ; gr:U12|grd_latch[0]              ;
; -0.273 ; -0.057       ; 0.216          ; High Pulse Width ; ir:U5|instruction[10] ; Rise       ; gr:U12|grd_latch[1]              ;
; -0.273 ; -0.057       ; 0.216          ; High Pulse Width ; ir:U5|instruction[10] ; Rise       ; gr:U12|grd_latch[2]              ;
; -0.273 ; -0.057       ; 0.216          ; High Pulse Width ; ir:U5|instruction[10] ; Rise       ; gr:U12|grd_latch[3]              ;
; -0.273 ; -0.057       ; 0.216          ; High Pulse Width ; ir:U5|instruction[10] ; Rise       ; gr:U12|grd_latch[4]              ;
; -0.273 ; -0.057       ; 0.216          ; High Pulse Width ; ir:U5|instruction[10] ; Rise       ; gr:U12|grd_latch[6]              ;
; -0.271 ; -0.055       ; 0.216          ; High Pulse Width ; ir:U5|instruction[10] ; Rise       ; gr:U12|grd_latch[5]              ;
; -0.271 ; -0.055       ; 0.216          ; High Pulse Width ; ir:U5|instruction[10] ; Rise       ; gr:U12|grd_latch[7]              ;
; -0.070 ; 0.146        ; 0.216          ; High Pulse Width ; ir:U5|instruction[10] ; Rise       ; gr:U12|grb_latch[0]              ;
; -0.070 ; 0.146        ; 0.216          ; High Pulse Width ; ir:U5|instruction[10] ; Rise       ; gr:U12|grb_latch[1]              ;
; -0.070 ; 0.146        ; 0.216          ; High Pulse Width ; ir:U5|instruction[10] ; Rise       ; gr:U12|grb_latch[2]              ;
; -0.070 ; 0.146        ; 0.216          ; High Pulse Width ; ir:U5|instruction[10] ; Rise       ; gr:U12|grb_latch[3]              ;
; -0.070 ; 0.146        ; 0.216          ; High Pulse Width ; ir:U5|instruction[10] ; Rise       ; gr:U12|grb_latch[4]              ;
; -0.070 ; 0.146        ; 0.216          ; High Pulse Width ; ir:U5|instruction[10] ; Rise       ; gr:U12|grb_latch[6]              ;
; -0.068 ; 0.148        ; 0.216          ; High Pulse Width ; ir:U5|instruction[10] ; Rise       ; gr:U12|grb_latch[5]              ;
; -0.068 ; 0.148        ; 0.216          ; High Pulse Width ; ir:U5|instruction[10] ; Rise       ; gr:U12|grb_latch[7]              ;
; -0.034 ; 0.182        ; 0.216          ; High Pulse Width ; ir:U5|instruction[10] ; Rise       ; gr:U12|grc_latch[0]              ;
; -0.034 ; 0.182        ; 0.216          ; High Pulse Width ; ir:U5|instruction[10] ; Rise       ; gr:U12|grc_latch[1]              ;
; -0.034 ; 0.182        ; 0.216          ; High Pulse Width ; ir:U5|instruction[10] ; Rise       ; gr:U12|grc_latch[2]              ;
; -0.034 ; 0.182        ; 0.216          ; High Pulse Width ; ir:U5|instruction[10] ; Rise       ; gr:U12|grc_latch[3]              ;
; -0.034 ; 0.182        ; 0.216          ; High Pulse Width ; ir:U5|instruction[10] ; Rise       ; gr:U12|grc_latch[6]              ;
; -0.033 ; 0.183        ; 0.216          ; High Pulse Width ; ir:U5|instruction[10] ; Rise       ; gr:U12|grc_latch[4]              ;
; -0.033 ; 0.183        ; 0.216          ; High Pulse Width ; ir:U5|instruction[10] ; Rise       ; gr:U12|grc_latch[5]              ;
; -0.033 ; 0.183        ; 0.216          ; High Pulse Width ; ir:U5|instruction[10] ; Rise       ; gr:U12|grc_latch[7]              ;
; -0.032 ; 0.184        ; 0.216          ; High Pulse Width ; ir:U5|instruction[10] ; Fall       ; gr:U12|gra_latch[1]              ;
; -0.032 ; 0.184        ; 0.216          ; High Pulse Width ; ir:U5|instruction[10] ; Fall       ; gr:U12|gra_latch[2]              ;
; -0.032 ; 0.184        ; 0.216          ; High Pulse Width ; ir:U5|instruction[10] ; Fall       ; gr:U12|gra_latch[3]              ;
; -0.032 ; 0.184        ; 0.216          ; High Pulse Width ; ir:U5|instruction[10] ; Fall       ; gr:U12|gra_latch[4]              ;
; -0.031 ; 0.185        ; 0.216          ; High Pulse Width ; ir:U5|instruction[10] ; Fall       ; gr:U12|gra_latch[0]              ;
; -0.031 ; 0.185        ; 0.216          ; High Pulse Width ; ir:U5|instruction[10] ; Fall       ; gr:U12|gra_latch[5]              ;
; -0.031 ; 0.185        ; 0.216          ; High Pulse Width ; ir:U5|instruction[10] ; Fall       ; gr:U12|gra_latch[6]              ;
; -0.031 ; 0.185        ; 0.216          ; High Pulse Width ; ir:U5|instruction[10] ; Fall       ; gr:U12|gra_latch[7]              ;
; -0.025 ; -0.025       ; 0.000          ; High Pulse Width ; ir:U5|instruction[10] ; Rise       ; U11|grc_grwt[3]~clkctrl|inclk[0] ;
; -0.025 ; -0.025       ; 0.000          ; High Pulse Width ; ir:U5|instruction[10] ; Rise       ; U11|grc_grwt[3]~clkctrl|outclk   ;
; -0.003 ; -0.003       ; 0.000          ; High Pulse Width ; ir:U5|instruction[10] ; Rise       ; U12|grd_latch[0]|clk             ;
; -0.003 ; -0.003       ; 0.000          ; High Pulse Width ; ir:U5|instruction[10] ; Rise       ; U12|grd_latch[1]|clk             ;
; -0.003 ; -0.003       ; 0.000          ; High Pulse Width ; ir:U5|instruction[10] ; Rise       ; U12|grd_latch[2]|clk             ;
; -0.003 ; -0.003       ; 0.000          ; High Pulse Width ; ir:U5|instruction[10] ; Rise       ; U12|grd_latch[3]|clk             ;
; -0.003 ; -0.003       ; 0.000          ; High Pulse Width ; ir:U5|instruction[10] ; Rise       ; U12|grd_latch[4]|clk             ;
; -0.003 ; -0.003       ; 0.000          ; High Pulse Width ; ir:U5|instruction[10] ; Rise       ; U12|grd_latch[6]|clk             ;
; -0.001 ; -0.001       ; 0.000          ; High Pulse Width ; ir:U5|instruction[10] ; Rise       ; U12|grd_latch[5]|clk             ;
; -0.001 ; -0.001       ; 0.000          ; High Pulse Width ; ir:U5|instruction[10] ; Rise       ; U12|grd_latch[7]|clk             ;
; 0.152  ; 0.152        ; 0.000          ; Low Pulse Width  ; ir:U5|instruction[10] ; Fall       ; U11|grc_grwt[0]|combout          ;
; 0.164  ; 0.348        ; 0.184          ; Low Pulse Width  ; ir:U5|instruction[10] ; Fall       ; gr:U12|gra_latch[5]              ;
; 0.164  ; 0.348        ; 0.184          ; Low Pulse Width  ; ir:U5|instruction[10] ; Fall       ; gr:U12|gra_latch[7]              ;
; 0.165  ; 0.349        ; 0.184          ; Low Pulse Width  ; ir:U5|instruction[10] ; Fall       ; gr:U12|gra_latch[0]              ;
; 0.165  ; 0.349        ; 0.184          ; Low Pulse Width  ; ir:U5|instruction[10] ; Fall       ; gr:U12|gra_latch[1]              ;
; 0.165  ; 0.349        ; 0.184          ; Low Pulse Width  ; ir:U5|instruction[10] ; Fall       ; gr:U12|gra_latch[4]              ;
; 0.165  ; 0.349        ; 0.184          ; Low Pulse Width  ; ir:U5|instruction[10] ; Fall       ; gr:U12|gra_latch[6]              ;
; 0.166  ; 0.350        ; 0.184          ; Low Pulse Width  ; ir:U5|instruction[10] ; Fall       ; gr:U12|gra_latch[2]              ;
; 0.166  ; 0.350        ; 0.184          ; Low Pulse Width  ; ir:U5|instruction[10] ; Fall       ; gr:U12|gra_latch[3]              ;
; 0.172  ; 0.172        ; 0.000          ; High Pulse Width ; ir:U5|instruction[10] ; Rise       ; U11|grc_grwt[3]|combout          ;
+--------+--------------+----------------+------------------+-----------------------+------------+----------------------------------+


+------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'statectrl:U14|enirin_latch'                                                       ;
+--------+--------------+----------------+------------------+----------------------------+------------+------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                      ; Clock Edge ; Target                 ;
+--------+--------------+----------------+------------------+----------------------------+------------+------------------------+
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; statectrl:U14|enirin_latch ; Rise       ; ir:U5|instruction[0]   ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; statectrl:U14|enirin_latch ; Rise       ; ir:U5|instruction[10]  ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; statectrl:U14|enirin_latch ; Rise       ; ir:U5|instruction[11]  ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; statectrl:U14|enirin_latch ; Rise       ; ir:U5|instruction[12]  ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; statectrl:U14|enirin_latch ; Rise       ; ir:U5|instruction[13]  ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; statectrl:U14|enirin_latch ; Rise       ; ir:U5|instruction[14]  ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; statectrl:U14|enirin_latch ; Rise       ; ir:U5|instruction[15]  ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; statectrl:U14|enirin_latch ; Rise       ; ir:U5|instruction[1]   ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; statectrl:U14|enirin_latch ; Rise       ; ir:U5|instruction[2]   ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; statectrl:U14|enirin_latch ; Rise       ; ir:U5|instruction[3]   ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; statectrl:U14|enirin_latch ; Rise       ; ir:U5|instruction[4]   ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; statectrl:U14|enirin_latch ; Rise       ; ir:U5|instruction[5]   ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; statectrl:U14|enirin_latch ; Rise       ; ir:U5|instruction[6]   ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; statectrl:U14|enirin_latch ; Rise       ; ir:U5|instruction[7]   ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; statectrl:U14|enirin_latch ; Rise       ; ir:U5|instruction[8]   ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; statectrl:U14|enirin_latch ; Rise       ; ir:U5|instruction[9]   ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; statectrl:U14|enirin_latch ; Rise       ; ir:U5|state            ;
; 0.039  ; 0.255        ; 0.216          ; High Pulse Width ; statectrl:U14|enirin_latch ; Rise       ; ir:U5|instruction[10]  ;
; 0.079  ; 0.295        ; 0.216          ; High Pulse Width ; statectrl:U14|enirin_latch ; Rise       ; ir:U5|instruction[6]   ;
; 0.084  ; 0.300        ; 0.216          ; High Pulse Width ; statectrl:U14|enirin_latch ; Rise       ; ir:U5|instruction[4]   ;
; 0.084  ; 0.300        ; 0.216          ; High Pulse Width ; statectrl:U14|enirin_latch ; Rise       ; ir:U5|instruction[5]   ;
; 0.084  ; 0.300        ; 0.216          ; High Pulse Width ; statectrl:U14|enirin_latch ; Rise       ; ir:U5|instruction[7]   ;
; 0.095  ; 0.311        ; 0.216          ; High Pulse Width ; statectrl:U14|enirin_latch ; Rise       ; ir:U5|state            ;
; 0.105  ; 0.321        ; 0.216          ; High Pulse Width ; statectrl:U14|enirin_latch ; Rise       ; ir:U5|instruction[11]  ;
; 0.105  ; 0.321        ; 0.216          ; High Pulse Width ; statectrl:U14|enirin_latch ; Rise       ; ir:U5|instruction[12]  ;
; 0.105  ; 0.321        ; 0.216          ; High Pulse Width ; statectrl:U14|enirin_latch ; Rise       ; ir:U5|instruction[13]  ;
; 0.105  ; 0.321        ; 0.216          ; High Pulse Width ; statectrl:U14|enirin_latch ; Rise       ; ir:U5|instruction[14]  ;
; 0.119  ; 0.335        ; 0.216          ; High Pulse Width ; statectrl:U14|enirin_latch ; Rise       ; ir:U5|instruction[0]   ;
; 0.119  ; 0.335        ; 0.216          ; High Pulse Width ; statectrl:U14|enirin_latch ; Rise       ; ir:U5|instruction[1]   ;
; 0.119  ; 0.335        ; 0.216          ; High Pulse Width ; statectrl:U14|enirin_latch ; Rise       ; ir:U5|instruction[2]   ;
; 0.119  ; 0.335        ; 0.216          ; High Pulse Width ; statectrl:U14|enirin_latch ; Rise       ; ir:U5|instruction[3]   ;
; 0.125  ; 0.341        ; 0.216          ; High Pulse Width ; statectrl:U14|enirin_latch ; Rise       ; ir:U5|instruction[8]   ;
; 0.125  ; 0.341        ; 0.216          ; High Pulse Width ; statectrl:U14|enirin_latch ; Rise       ; ir:U5|instruction[9]   ;
; 0.162  ; 0.378        ; 0.216          ; High Pulse Width ; statectrl:U14|enirin_latch ; Rise       ; ir:U5|instruction[15]  ;
; 0.309  ; 0.309        ; 0.000          ; High Pulse Width ; statectrl:U14|enirin_latch ; Rise       ; U5|instruction[10]|clk ;
; 0.349  ; 0.349        ; 0.000          ; High Pulse Width ; statectrl:U14|enirin_latch ; Rise       ; U5|instruction[6]|clk  ;
; 0.354  ; 0.354        ; 0.000          ; High Pulse Width ; statectrl:U14|enirin_latch ; Rise       ; U5|instruction[4]|clk  ;
; 0.354  ; 0.354        ; 0.000          ; High Pulse Width ; statectrl:U14|enirin_latch ; Rise       ; U5|instruction[5]|clk  ;
; 0.354  ; 0.354        ; 0.000          ; High Pulse Width ; statectrl:U14|enirin_latch ; Rise       ; U5|instruction[7]|clk  ;
; 0.365  ; 0.365        ; 0.000          ; High Pulse Width ; statectrl:U14|enirin_latch ; Rise       ; U5|state|clk           ;
; 0.375  ; 0.375        ; 0.000          ; High Pulse Width ; statectrl:U14|enirin_latch ; Rise       ; U5|instruction[11]|clk ;
; 0.375  ; 0.375        ; 0.000          ; High Pulse Width ; statectrl:U14|enirin_latch ; Rise       ; U5|instruction[12]|clk ;
; 0.375  ; 0.375        ; 0.000          ; High Pulse Width ; statectrl:U14|enirin_latch ; Rise       ; U5|instruction[13]|clk ;
; 0.375  ; 0.375        ; 0.000          ; High Pulse Width ; statectrl:U14|enirin_latch ; Rise       ; U5|instruction[14]|clk ;
; 0.389  ; 0.389        ; 0.000          ; High Pulse Width ; statectrl:U14|enirin_latch ; Rise       ; U5|instruction[0]|clk  ;
; 0.389  ; 0.389        ; 0.000          ; High Pulse Width ; statectrl:U14|enirin_latch ; Rise       ; U5|instruction[1]|clk  ;
; 0.389  ; 0.389        ; 0.000          ; High Pulse Width ; statectrl:U14|enirin_latch ; Rise       ; U5|instruction[2]|clk  ;
; 0.389  ; 0.389        ; 0.000          ; High Pulse Width ; statectrl:U14|enirin_latch ; Rise       ; U5|instruction[3]|clk  ;
; 0.395  ; 0.395        ; 0.000          ; High Pulse Width ; statectrl:U14|enirin_latch ; Rise       ; U5|instruction[8]|clk  ;
; 0.395  ; 0.395        ; 0.000          ; High Pulse Width ; statectrl:U14|enirin_latch ; Rise       ; U5|instruction[9]|clk  ;
; 0.432  ; 0.432        ; 0.000          ; High Pulse Width ; statectrl:U14|enirin_latch ; Rise       ; U5|instruction[15]|clk ;
; 0.432  ; 0.616        ; 0.184          ; Low Pulse Width  ; statectrl:U14|enirin_latch ; Rise       ; ir:U5|instruction[15]  ;
; 0.468  ; 0.652        ; 0.184          ; Low Pulse Width  ; statectrl:U14|enirin_latch ; Rise       ; ir:U5|instruction[8]   ;
; 0.468  ; 0.652        ; 0.184          ; Low Pulse Width  ; statectrl:U14|enirin_latch ; Rise       ; ir:U5|instruction[9]   ;
; 0.474  ; 0.658        ; 0.184          ; Low Pulse Width  ; statectrl:U14|enirin_latch ; Rise       ; ir:U5|instruction[0]   ;
; 0.474  ; 0.658        ; 0.184          ; Low Pulse Width  ; statectrl:U14|enirin_latch ; Rise       ; ir:U5|instruction[1]   ;
; 0.474  ; 0.658        ; 0.184          ; Low Pulse Width  ; statectrl:U14|enirin_latch ; Rise       ; ir:U5|instruction[2]   ;
; 0.474  ; 0.658        ; 0.184          ; Low Pulse Width  ; statectrl:U14|enirin_latch ; Rise       ; ir:U5|instruction[3]   ;
; 0.487  ; 0.671        ; 0.184          ; Low Pulse Width  ; statectrl:U14|enirin_latch ; Rise       ; ir:U5|instruction[11]  ;
; 0.487  ; 0.671        ; 0.184          ; Low Pulse Width  ; statectrl:U14|enirin_latch ; Rise       ; ir:U5|instruction[12]  ;
; 0.487  ; 0.671        ; 0.184          ; Low Pulse Width  ; statectrl:U14|enirin_latch ; Rise       ; ir:U5|instruction[13]  ;
; 0.487  ; 0.671        ; 0.184          ; Low Pulse Width  ; statectrl:U14|enirin_latch ; Rise       ; ir:U5|instruction[14]  ;
; 0.497  ; 0.681        ; 0.184          ; Low Pulse Width  ; statectrl:U14|enirin_latch ; Rise       ; ir:U5|state            ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; statectrl:U14|enirin_latch ; Rise       ; U14|enirin_latch|q     ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; statectrl:U14|enirin_latch ; Rise       ; U14|enirin_latch|q     ;
; 0.507  ; 0.691        ; 0.184          ; Low Pulse Width  ; statectrl:U14|enirin_latch ; Rise       ; ir:U5|instruction[4]   ;
; 0.507  ; 0.691        ; 0.184          ; Low Pulse Width  ; statectrl:U14|enirin_latch ; Rise       ; ir:U5|instruction[5]   ;
; 0.507  ; 0.691        ; 0.184          ; Low Pulse Width  ; statectrl:U14|enirin_latch ; Rise       ; ir:U5|instruction[7]   ;
; 0.512  ; 0.696        ; 0.184          ; Low Pulse Width  ; statectrl:U14|enirin_latch ; Rise       ; ir:U5|instruction[6]   ;
; 0.550  ; 0.734        ; 0.184          ; Low Pulse Width  ; statectrl:U14|enirin_latch ; Rise       ; ir:U5|instruction[10]  ;
; 0.565  ; 0.565        ; 0.000          ; Low Pulse Width  ; statectrl:U14|enirin_latch ; Rise       ; U5|instruction[15]|clk ;
; 0.601  ; 0.601        ; 0.000          ; Low Pulse Width  ; statectrl:U14|enirin_latch ; Rise       ; U5|instruction[8]|clk  ;
; 0.601  ; 0.601        ; 0.000          ; Low Pulse Width  ; statectrl:U14|enirin_latch ; Rise       ; U5|instruction[9]|clk  ;
; 0.607  ; 0.607        ; 0.000          ; Low Pulse Width  ; statectrl:U14|enirin_latch ; Rise       ; U5|instruction[0]|clk  ;
; 0.607  ; 0.607        ; 0.000          ; Low Pulse Width  ; statectrl:U14|enirin_latch ; Rise       ; U5|instruction[1]|clk  ;
; 0.607  ; 0.607        ; 0.000          ; Low Pulse Width  ; statectrl:U14|enirin_latch ; Rise       ; U5|instruction[2]|clk  ;
; 0.607  ; 0.607        ; 0.000          ; Low Pulse Width  ; statectrl:U14|enirin_latch ; Rise       ; U5|instruction[3]|clk  ;
; 0.620  ; 0.620        ; 0.000          ; Low Pulse Width  ; statectrl:U14|enirin_latch ; Rise       ; U5|instruction[11]|clk ;
; 0.620  ; 0.620        ; 0.000          ; Low Pulse Width  ; statectrl:U14|enirin_latch ; Rise       ; U5|instruction[12]|clk ;
; 0.620  ; 0.620        ; 0.000          ; Low Pulse Width  ; statectrl:U14|enirin_latch ; Rise       ; U5|instruction[13]|clk ;
; 0.620  ; 0.620        ; 0.000          ; Low Pulse Width  ; statectrl:U14|enirin_latch ; Rise       ; U5|instruction[14]|clk ;
; 0.630  ; 0.630        ; 0.000          ; Low Pulse Width  ; statectrl:U14|enirin_latch ; Rise       ; U5|state|clk           ;
; 0.640  ; 0.640        ; 0.000          ; Low Pulse Width  ; statectrl:U14|enirin_latch ; Rise       ; U5|instruction[4]|clk  ;
; 0.640  ; 0.640        ; 0.000          ; Low Pulse Width  ; statectrl:U14|enirin_latch ; Rise       ; U5|instruction[5]|clk  ;
; 0.640  ; 0.640        ; 0.000          ; Low Pulse Width  ; statectrl:U14|enirin_latch ; Rise       ; U5|instruction[7]|clk  ;
; 0.645  ; 0.645        ; 0.000          ; Low Pulse Width  ; statectrl:U14|enirin_latch ; Rise       ; U5|instruction[6]|clk  ;
; 0.683  ; 0.683        ; 0.000          ; Low Pulse Width  ; statectrl:U14|enirin_latch ; Rise       ; U5|instruction[10]|clk ;
+--------+--------------+----------------+------------------+----------------------------+------------+------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'clk_divider:U1|clk_led'                                                                   ;
+--------+--------------+----------------+------------------+------------------------+------------+------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                  ; Clock Edge ; Target                             ;
+--------+--------------+----------------+------------------+------------------------+------------+------------------------------------+
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; clk_divider:U1|clk_led ; Rise       ; led_encoder:U13|current_led_sel[0] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; clk_divider:U1|clk_led ; Rise       ; led_encoder:U13|current_led_sel[1] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; clk_divider:U1|clk_led ; Rise       ; led_encoder:U13|led_dig_temp[0]    ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; clk_divider:U1|clk_led ; Rise       ; led_encoder:U13|led_dig_temp[1]    ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; clk_divider:U1|clk_led ; Rise       ; led_encoder:U13|led_dig_temp[2]    ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; clk_divider:U1|clk_led ; Rise       ; led_encoder:U13|led_dig_temp[3]    ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; clk_divider:U1|clk_led ; Rise       ; led_encoder:U13|led_dig_temp[4]    ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; clk_divider:U1|clk_led ; Rise       ; led_encoder:U13|led_dig_temp[5]    ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; clk_divider:U1|clk_led ; Rise       ; led_encoder:U13|led_dig_temp[6]    ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; clk_divider:U1|clk_led ; Rise       ; led_encoder:U13|led_dig_temp[7]    ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; clk_divider:U1|clk_led ; Rise       ; led_encoder:U13|led_sel[0]         ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; clk_divider:U1|clk_led ; Rise       ; led_encoder:U13|led_sel[1]         ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; clk_divider:U1|clk_led ; Rise       ; led_encoder:U13|led_sel[2]         ;
; 0.267  ; 0.483        ; 0.216          ; High Pulse Width ; clk_divider:U1|clk_led ; Rise       ; led_encoder:U13|current_led_sel[0] ;
; 0.267  ; 0.483        ; 0.216          ; High Pulse Width ; clk_divider:U1|clk_led ; Rise       ; led_encoder:U13|current_led_sel[1] ;
; 0.267  ; 0.483        ; 0.216          ; High Pulse Width ; clk_divider:U1|clk_led ; Rise       ; led_encoder:U13|led_dig_temp[0]    ;
; 0.267  ; 0.483        ; 0.216          ; High Pulse Width ; clk_divider:U1|clk_led ; Rise       ; led_encoder:U13|led_dig_temp[1]    ;
; 0.267  ; 0.483        ; 0.216          ; High Pulse Width ; clk_divider:U1|clk_led ; Rise       ; led_encoder:U13|led_dig_temp[2]    ;
; 0.267  ; 0.483        ; 0.216          ; High Pulse Width ; clk_divider:U1|clk_led ; Rise       ; led_encoder:U13|led_dig_temp[3]    ;
; 0.267  ; 0.483        ; 0.216          ; High Pulse Width ; clk_divider:U1|clk_led ; Rise       ; led_encoder:U13|led_dig_temp[4]    ;
; 0.267  ; 0.483        ; 0.216          ; High Pulse Width ; clk_divider:U1|clk_led ; Rise       ; led_encoder:U13|led_dig_temp[5]    ;
; 0.267  ; 0.483        ; 0.216          ; High Pulse Width ; clk_divider:U1|clk_led ; Rise       ; led_encoder:U13|led_dig_temp[6]    ;
; 0.267  ; 0.483        ; 0.216          ; High Pulse Width ; clk_divider:U1|clk_led ; Rise       ; led_encoder:U13|led_dig_temp[7]    ;
; 0.267  ; 0.483        ; 0.216          ; High Pulse Width ; clk_divider:U1|clk_led ; Rise       ; led_encoder:U13|led_sel[0]         ;
; 0.267  ; 0.483        ; 0.216          ; High Pulse Width ; clk_divider:U1|clk_led ; Rise       ; led_encoder:U13|led_sel[1]         ;
; 0.267  ; 0.483        ; 0.216          ; High Pulse Width ; clk_divider:U1|clk_led ; Rise       ; led_encoder:U13|led_sel[2]         ;
; 0.331  ; 0.515        ; 0.184          ; Low Pulse Width  ; clk_divider:U1|clk_led ; Rise       ; led_encoder:U13|current_led_sel[1] ;
; 0.331  ; 0.515        ; 0.184          ; Low Pulse Width  ; clk_divider:U1|clk_led ; Rise       ; led_encoder:U13|led_dig_temp[0]    ;
; 0.331  ; 0.515        ; 0.184          ; Low Pulse Width  ; clk_divider:U1|clk_led ; Rise       ; led_encoder:U13|led_dig_temp[1]    ;
; 0.331  ; 0.515        ; 0.184          ; Low Pulse Width  ; clk_divider:U1|clk_led ; Rise       ; led_encoder:U13|led_dig_temp[2]    ;
; 0.331  ; 0.515        ; 0.184          ; Low Pulse Width  ; clk_divider:U1|clk_led ; Rise       ; led_encoder:U13|led_dig_temp[3]    ;
; 0.331  ; 0.515        ; 0.184          ; Low Pulse Width  ; clk_divider:U1|clk_led ; Rise       ; led_encoder:U13|led_dig_temp[7]    ;
; 0.331  ; 0.515        ; 0.184          ; Low Pulse Width  ; clk_divider:U1|clk_led ; Rise       ; led_encoder:U13|led_sel[1]         ;
; 0.331  ; 0.515        ; 0.184          ; Low Pulse Width  ; clk_divider:U1|clk_led ; Rise       ; led_encoder:U13|led_sel[2]         ;
; 0.332  ; 0.516        ; 0.184          ; Low Pulse Width  ; clk_divider:U1|clk_led ; Rise       ; led_encoder:U13|current_led_sel[0] ;
; 0.332  ; 0.516        ; 0.184          ; Low Pulse Width  ; clk_divider:U1|clk_led ; Rise       ; led_encoder:U13|led_dig_temp[4]    ;
; 0.332  ; 0.516        ; 0.184          ; Low Pulse Width  ; clk_divider:U1|clk_led ; Rise       ; led_encoder:U13|led_dig_temp[5]    ;
; 0.332  ; 0.516        ; 0.184          ; Low Pulse Width  ; clk_divider:U1|clk_led ; Rise       ; led_encoder:U13|led_dig_temp[6]    ;
; 0.332  ; 0.516        ; 0.184          ; Low Pulse Width  ; clk_divider:U1|clk_led ; Rise       ; led_encoder:U13|led_sel[0]         ;
; 0.463  ; 0.463        ; 0.000          ; Low Pulse Width  ; clk_divider:U1|clk_led ; Rise       ; U13|current_led_sel[0]|clk         ;
; 0.463  ; 0.463        ; 0.000          ; Low Pulse Width  ; clk_divider:U1|clk_led ; Rise       ; U13|current_led_sel[1]|clk         ;
; 0.463  ; 0.463        ; 0.000          ; Low Pulse Width  ; clk_divider:U1|clk_led ; Rise       ; U13|led_dig_temp[0]|clk            ;
; 0.463  ; 0.463        ; 0.000          ; Low Pulse Width  ; clk_divider:U1|clk_led ; Rise       ; U13|led_dig_temp[1]|clk            ;
; 0.463  ; 0.463        ; 0.000          ; Low Pulse Width  ; clk_divider:U1|clk_led ; Rise       ; U13|led_dig_temp[2]|clk            ;
; 0.463  ; 0.463        ; 0.000          ; Low Pulse Width  ; clk_divider:U1|clk_led ; Rise       ; U13|led_dig_temp[3]|clk            ;
; 0.463  ; 0.463        ; 0.000          ; Low Pulse Width  ; clk_divider:U1|clk_led ; Rise       ; U13|led_dig_temp[4]|clk            ;
; 0.463  ; 0.463        ; 0.000          ; Low Pulse Width  ; clk_divider:U1|clk_led ; Rise       ; U13|led_dig_temp[5]|clk            ;
; 0.463  ; 0.463        ; 0.000          ; Low Pulse Width  ; clk_divider:U1|clk_led ; Rise       ; U13|led_dig_temp[6]|clk            ;
; 0.463  ; 0.463        ; 0.000          ; Low Pulse Width  ; clk_divider:U1|clk_led ; Rise       ; U13|led_dig_temp[7]|clk            ;
; 0.463  ; 0.463        ; 0.000          ; Low Pulse Width  ; clk_divider:U1|clk_led ; Rise       ; U13|led_sel[0]|clk                 ;
; 0.463  ; 0.463        ; 0.000          ; Low Pulse Width  ; clk_divider:U1|clk_led ; Rise       ; U13|led_sel[1]|clk                 ;
; 0.463  ; 0.463        ; 0.000          ; Low Pulse Width  ; clk_divider:U1|clk_led ; Rise       ; U13|led_sel[2]|clk                 ;
; 0.486  ; 0.486        ; 0.000          ; Low Pulse Width  ; clk_divider:U1|clk_led ; Rise       ; U1|clk_led~clkctrl|inclk[0]        ;
; 0.486  ; 0.486        ; 0.000          ; Low Pulse Width  ; clk_divider:U1|clk_led ; Rise       ; U1|clk_led~clkctrl|outclk          ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk_divider:U1|clk_led ; Rise       ; U1|clk_led|q                       ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk_divider:U1|clk_led ; Rise       ; U1|clk_led|q                       ;
; 0.513  ; 0.513        ; 0.000          ; High Pulse Width ; clk_divider:U1|clk_led ; Rise       ; U1|clk_led~clkctrl|inclk[0]        ;
; 0.513  ; 0.513        ; 0.000          ; High Pulse Width ; clk_divider:U1|clk_led ; Rise       ; U1|clk_led~clkctrl|outclk          ;
; 0.535  ; 0.535        ; 0.000          ; High Pulse Width ; clk_divider:U1|clk_led ; Rise       ; U13|current_led_sel[0]|clk         ;
; 0.535  ; 0.535        ; 0.000          ; High Pulse Width ; clk_divider:U1|clk_led ; Rise       ; U13|led_dig_temp[4]|clk            ;
; 0.535  ; 0.535        ; 0.000          ; High Pulse Width ; clk_divider:U1|clk_led ; Rise       ; U13|led_dig_temp[5]|clk            ;
; 0.535  ; 0.535        ; 0.000          ; High Pulse Width ; clk_divider:U1|clk_led ; Rise       ; U13|led_dig_temp[6]|clk            ;
; 0.535  ; 0.535        ; 0.000          ; High Pulse Width ; clk_divider:U1|clk_led ; Rise       ; U13|led_sel[0]|clk                 ;
; 0.536  ; 0.536        ; 0.000          ; High Pulse Width ; clk_divider:U1|clk_led ; Rise       ; U13|current_led_sel[1]|clk         ;
; 0.536  ; 0.536        ; 0.000          ; High Pulse Width ; clk_divider:U1|clk_led ; Rise       ; U13|led_dig_temp[0]|clk            ;
; 0.536  ; 0.536        ; 0.000          ; High Pulse Width ; clk_divider:U1|clk_led ; Rise       ; U13|led_dig_temp[1]|clk            ;
; 0.536  ; 0.536        ; 0.000          ; High Pulse Width ; clk_divider:U1|clk_led ; Rise       ; U13|led_dig_temp[2]|clk            ;
; 0.536  ; 0.536        ; 0.000          ; High Pulse Width ; clk_divider:U1|clk_led ; Rise       ; U13|led_dig_temp[3]|clk            ;
; 0.536  ; 0.536        ; 0.000          ; High Pulse Width ; clk_divider:U1|clk_led ; Rise       ; U13|led_dig_temp[7]|clk            ;
; 0.536  ; 0.536        ; 0.000          ; High Pulse Width ; clk_divider:U1|clk_led ; Rise       ; U13|led_sel[1]|clk                 ;
; 0.536  ; 0.536        ; 0.000          ; High Pulse Width ; clk_divider:U1|clk_led ; Rise       ; U13|led_sel[2]|clk                 ;
+--------+--------------+----------------+------------------+------------------------+------------+------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'statectrl:U14|enalu_latch'                                                                    ;
+--------+--------------+----------------+------------------+---------------------------+------------+-------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                     ; Clock Edge ; Target                              ;
+--------+--------------+----------------+------------------+---------------------------+------------+-------------------------------------+
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; statectrl:U14|enalu_latch ; Rise       ; alu:U8|alu_result_latch[0]          ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; statectrl:U14|enalu_latch ; Rise       ; alu:U8|alu_result_latch[1]          ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; statectrl:U14|enalu_latch ; Rise       ; alu:U8|alu_result_latch[2]          ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; statectrl:U14|enalu_latch ; Rise       ; alu:U8|alu_result_latch[3]          ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; statectrl:U14|enalu_latch ; Rise       ; alu:U8|alu_result_latch[4]          ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; statectrl:U14|enalu_latch ; Rise       ; alu:U8|alu_result_latch[5]          ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; statectrl:U14|enalu_latch ; Rise       ; alu:U8|alu_result_latch[6]          ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; statectrl:U14|enalu_latch ; Rise       ; alu:U8|alu_result_latch[7]          ;
; 0.069  ; 0.285        ; 0.216          ; High Pulse Width ; statectrl:U14|enalu_latch ; Rise       ; alu:U8|alu_result_latch[5]          ;
; 0.069  ; 0.285        ; 0.216          ; High Pulse Width ; statectrl:U14|enalu_latch ; Rise       ; alu:U8|alu_result_latch[6]          ;
; 0.080  ; 0.296        ; 0.216          ; High Pulse Width ; statectrl:U14|enalu_latch ; Rise       ; alu:U8|alu_result_latch[7]          ;
; 0.087  ; 0.087        ; 0.000          ; Low Pulse Width  ; statectrl:U14|enalu_latch ; Fall       ; dbufferb:U10|data_latch[6]          ;
; 0.091  ; 0.091        ; 0.000          ; Low Pulse Width  ; statectrl:U14|enalu_latch ; Fall       ; dbufferb:U10|data_latch[4]          ;
; 0.092  ; 0.092        ; 0.000          ; Low Pulse Width  ; statectrl:U14|enalu_latch ; Fall       ; dbufferb:U10|data_latch[0]          ;
; 0.092  ; 0.092        ; 0.000          ; Low Pulse Width  ; statectrl:U14|enalu_latch ; Fall       ; dbufferb:U10|data_latch[5]          ;
; 0.092  ; 0.092        ; 0.000          ; Low Pulse Width  ; statectrl:U14|enalu_latch ; Fall       ; dbufferb:U10|data_latch[7]          ;
; 0.093  ; 0.309        ; 0.216          ; High Pulse Width ; statectrl:U14|enalu_latch ; Rise       ; alu:U8|alu_result_latch[4]          ;
; 0.093  ; 0.093        ; 0.000          ; Low Pulse Width  ; statectrl:U14|enalu_latch ; Fall       ; dbufferb:U10|data_latch[1]          ;
; 0.093  ; 0.093        ; 0.000          ; Low Pulse Width  ; statectrl:U14|enalu_latch ; Fall       ; dbufferb:U10|data_latch[3]          ;
; 0.094  ; 0.094        ; 0.000          ; Low Pulse Width  ; statectrl:U14|enalu_latch ; Fall       ; dbufferb:U10|data_latch[2]          ;
; 0.096  ; 0.312        ; 0.216          ; High Pulse Width ; statectrl:U14|enalu_latch ; Rise       ; alu:U8|alu_result_latch[3]          ;
; 0.121  ; 0.337        ; 0.216          ; High Pulse Width ; statectrl:U14|enalu_latch ; Rise       ; alu:U8|alu_result_latch[0]          ;
; 0.121  ; 0.337        ; 0.216          ; High Pulse Width ; statectrl:U14|enalu_latch ; Rise       ; alu:U8|alu_result_latch[1]          ;
; 0.121  ; 0.337        ; 0.216          ; High Pulse Width ; statectrl:U14|enalu_latch ; Rise       ; alu:U8|alu_result_latch[2]          ;
; 0.137  ; 0.137        ; 0.000          ; High Pulse Width ; statectrl:U14|enalu_latch ; Rise       ; U10|data_latch[4]|datad             ;
; 0.137  ; 0.137        ; 0.000          ; High Pulse Width ; statectrl:U14|enalu_latch ; Rise       ; U10|data_latch[6]|datab             ;
; 0.138  ; 0.138        ; 0.000          ; High Pulse Width ; statectrl:U14|enalu_latch ; Rise       ; U10|data_latch[0]|datad             ;
; 0.138  ; 0.138        ; 0.000          ; High Pulse Width ; statectrl:U14|enalu_latch ; Rise       ; U10|data_latch[5]|datad             ;
; 0.138  ; 0.138        ; 0.000          ; High Pulse Width ; statectrl:U14|enalu_latch ; Rise       ; U10|data_latch[7]|datad             ;
; 0.139  ; 0.139        ; 0.000          ; High Pulse Width ; statectrl:U14|enalu_latch ; Rise       ; U10|data_latch[1]|datad             ;
; 0.139  ; 0.139        ; 0.000          ; High Pulse Width ; statectrl:U14|enalu_latch ; Rise       ; U10|data_latch[3]|datad             ;
; 0.142  ; 0.142        ; 0.000          ; High Pulse Width ; statectrl:U14|enalu_latch ; Rise       ; U10|data_latch[2]|dataa             ;
; 0.160  ; 0.160        ; 0.000          ; High Pulse Width ; statectrl:U14|enalu_latch ; Rise       ; U10|data_latch[7]~1clkctrl|inclk[0] ;
; 0.160  ; 0.160        ; 0.000          ; High Pulse Width ; statectrl:U14|enalu_latch ; Rise       ; U10|data_latch[7]~1clkctrl|outclk   ;
; 0.196  ; 0.196        ; 0.000          ; Low Pulse Width  ; statectrl:U14|enalu_latch ; Fall       ; alu:U8|zero_flag_latch              ;
; 0.242  ; 0.242        ; 0.000          ; High Pulse Width ; statectrl:U14|enalu_latch ; Rise       ; U8|zero_flag_latch|datad            ;
; 0.312  ; 0.312        ; 0.000          ; High Pulse Width ; statectrl:U14|enalu_latch ; Rise       ; U10|data_latch[7]~1|combout         ;
; 0.339  ; 0.339        ; 0.000          ; High Pulse Width ; statectrl:U14|enalu_latch ; Rise       ; U8|alu_result_latch[5]|clk          ;
; 0.339  ; 0.339        ; 0.000          ; High Pulse Width ; statectrl:U14|enalu_latch ; Rise       ; U8|alu_result_latch[6]|clk          ;
; 0.350  ; 0.350        ; 0.000          ; High Pulse Width ; statectrl:U14|enalu_latch ; Rise       ; U8|alu_result_latch[7]|clk          ;
; 0.358  ; 0.358        ; 0.000          ; High Pulse Width ; statectrl:U14|enalu_latch ; Rise       ; U10|data_latch[7]~1|datad           ;
; 0.363  ; 0.363        ; 0.000          ; High Pulse Width ; statectrl:U14|enalu_latch ; Rise       ; U8|alu_result_latch[4]|clk          ;
; 0.366  ; 0.366        ; 0.000          ; High Pulse Width ; statectrl:U14|enalu_latch ; Rise       ; U8|alu_result_latch[3]|clk          ;
; 0.391  ; 0.391        ; 0.000          ; High Pulse Width ; statectrl:U14|enalu_latch ; Rise       ; U8|alu_result_latch[0]|clk          ;
; 0.391  ; 0.391        ; 0.000          ; High Pulse Width ; statectrl:U14|enalu_latch ; Rise       ; U8|alu_result_latch[1]|clk          ;
; 0.391  ; 0.391        ; 0.000          ; High Pulse Width ; statectrl:U14|enalu_latch ; Rise       ; U8|alu_result_latch[2]|clk          ;
; 0.395  ; 0.395        ; 0.000          ; High Pulse Width ; statectrl:U14|enalu_latch ; Rise       ; U8|process_1~1|combout              ;
; 0.411  ; 0.411        ; 0.000          ; High Pulse Width ; statectrl:U14|enalu_latch ; Rise       ; U8|process_1~1|datac                ;
; 0.471  ; 0.655        ; 0.184          ; Low Pulse Width  ; statectrl:U14|enalu_latch ; Rise       ; alu:U8|alu_result_latch[0]          ;
; 0.471  ; 0.655        ; 0.184          ; Low Pulse Width  ; statectrl:U14|enalu_latch ; Rise       ; alu:U8|alu_result_latch[1]          ;
; 0.471  ; 0.655        ; 0.184          ; Low Pulse Width  ; statectrl:U14|enalu_latch ; Rise       ; alu:U8|alu_result_latch[2]          ;
; 0.496  ; 0.680        ; 0.184          ; Low Pulse Width  ; statectrl:U14|enalu_latch ; Rise       ; alu:U8|alu_result_latch[3]          ;
; 0.499  ; 0.683        ; 0.184          ; Low Pulse Width  ; statectrl:U14|enalu_latch ; Rise       ; alu:U8|alu_result_latch[4]          ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; statectrl:U14|enalu_latch ; Rise       ; U14|enalu_latch|q                   ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; statectrl:U14|enalu_latch ; Rise       ; U14|enalu_latch|q                   ;
; 0.511  ; 0.695        ; 0.184          ; Low Pulse Width  ; statectrl:U14|enalu_latch ; Rise       ; alu:U8|alu_result_latch[7]          ;
; 0.522  ; 0.706        ; 0.184          ; Low Pulse Width  ; statectrl:U14|enalu_latch ; Rise       ; alu:U8|alu_result_latch[5]          ;
; 0.522  ; 0.706        ; 0.184          ; Low Pulse Width  ; statectrl:U14|enalu_latch ; Rise       ; alu:U8|alu_result_latch[6]          ;
; 0.586  ; 0.586        ; 0.000          ; Low Pulse Width  ; statectrl:U14|enalu_latch ; Rise       ; U8|process_1~1|datac                ;
; 0.602  ; 0.602        ; 0.000          ; Low Pulse Width  ; statectrl:U14|enalu_latch ; Rise       ; U8|process_1~1|combout              ;
; 0.604  ; 0.604        ; 0.000          ; Low Pulse Width  ; statectrl:U14|enalu_latch ; Rise       ; U8|alu_result_latch[0]|clk          ;
; 0.604  ; 0.604        ; 0.000          ; Low Pulse Width  ; statectrl:U14|enalu_latch ; Rise       ; U8|alu_result_latch[1]|clk          ;
; 0.604  ; 0.604        ; 0.000          ; Low Pulse Width  ; statectrl:U14|enalu_latch ; Rise       ; U8|alu_result_latch[2]|clk          ;
; 0.629  ; 0.629        ; 0.000          ; Low Pulse Width  ; statectrl:U14|enalu_latch ; Rise       ; U8|alu_result_latch[3]|clk          ;
; 0.632  ; 0.632        ; 0.000          ; Low Pulse Width  ; statectrl:U14|enalu_latch ; Rise       ; U8|alu_result_latch[4]|clk          ;
; 0.636  ; 0.636        ; 0.000          ; Low Pulse Width  ; statectrl:U14|enalu_latch ; Rise       ; U10|data_latch[7]~1|datad           ;
; 0.644  ; 0.644        ; 0.000          ; Low Pulse Width  ; statectrl:U14|enalu_latch ; Rise       ; U8|alu_result_latch[7]|clk          ;
; 0.655  ; 0.655        ; 0.000          ; Low Pulse Width  ; statectrl:U14|enalu_latch ; Rise       ; U8|alu_result_latch[5]|clk          ;
; 0.655  ; 0.655        ; 0.000          ; Low Pulse Width  ; statectrl:U14|enalu_latch ; Rise       ; U8|alu_result_latch[6]|clk          ;
; 0.681  ; 0.681        ; 0.000          ; Low Pulse Width  ; statectrl:U14|enalu_latch ; Rise       ; U10|data_latch[7]~1|combout         ;
; 0.750  ; 0.750        ; 0.000          ; Low Pulse Width  ; statectrl:U14|enalu_latch ; Rise       ; U8|zero_flag_latch|datad            ;
; 0.795  ; 0.795        ; 0.000          ; High Pulse Width ; statectrl:U14|enalu_latch ; Fall       ; alu:U8|zero_flag_latch              ;
; 0.828  ; 0.828        ; 0.000          ; Low Pulse Width  ; statectrl:U14|enalu_latch ; Rise       ; U10|data_latch[7]~1clkctrl|inclk[0] ;
; 0.828  ; 0.828        ; 0.000          ; Low Pulse Width  ; statectrl:U14|enalu_latch ; Rise       ; U10|data_latch[7]~1clkctrl|outclk   ;
; 0.846  ; 0.846        ; 0.000          ; Low Pulse Width  ; statectrl:U14|enalu_latch ; Rise       ; U10|data_latch[2]|dataa             ;
; 0.847  ; 0.847        ; 0.000          ; Low Pulse Width  ; statectrl:U14|enalu_latch ; Rise       ; U10|data_latch[3]|datad             ;
; 0.848  ; 0.848        ; 0.000          ; Low Pulse Width  ; statectrl:U14|enalu_latch ; Rise       ; U10|data_latch[1]|datad             ;
; 0.850  ; 0.850        ; 0.000          ; Low Pulse Width  ; statectrl:U14|enalu_latch ; Rise       ; U10|data_latch[0]|datad             ;
; 0.850  ; 0.850        ; 0.000          ; Low Pulse Width  ; statectrl:U14|enalu_latch ; Rise       ; U10|data_latch[4]|datad             ;
; 0.850  ; 0.850        ; 0.000          ; Low Pulse Width  ; statectrl:U14|enalu_latch ; Rise       ; U10|data_latch[5]|datad             ;
; 0.850  ; 0.850        ; 0.000          ; Low Pulse Width  ; statectrl:U14|enalu_latch ; Rise       ; U10|data_latch[6]|datab             ;
; 0.850  ; 0.850        ; 0.000          ; Low Pulse Width  ; statectrl:U14|enalu_latch ; Rise       ; U10|data_latch[7]|datad             ;
; 0.892  ; 0.892        ; 0.000          ; High Pulse Width ; statectrl:U14|enalu_latch ; Fall       ; dbufferb:U10|data_latch[3]          ;
; 0.893  ; 0.893        ; 0.000          ; High Pulse Width ; statectrl:U14|enalu_latch ; Fall       ; dbufferb:U10|data_latch[1]          ;
; 0.895  ; 0.895        ; 0.000          ; High Pulse Width ; statectrl:U14|enalu_latch ; Fall       ; dbufferb:U10|data_latch[0]          ;
; 0.895  ; 0.895        ; 0.000          ; High Pulse Width ; statectrl:U14|enalu_latch ; Fall       ; dbufferb:U10|data_latch[4]          ;
; 0.895  ; 0.895        ; 0.000          ; High Pulse Width ; statectrl:U14|enalu_latch ; Fall       ; dbufferb:U10|data_latch[5]          ;
; 0.895  ; 0.895        ; 0.000          ; High Pulse Width ; statectrl:U14|enalu_latch ; Fall       ; dbufferb:U10|data_latch[7]          ;
; 0.897  ; 0.897        ; 0.000          ; High Pulse Width ; statectrl:U14|enalu_latch ; Fall       ; dbufferb:U10|data_latch[2]          ;
; 0.902  ; 0.902        ; 0.000          ; High Pulse Width ; statectrl:U14|enalu_latch ; Fall       ; dbufferb:U10|data_latch[6]          ;
+--------+--------------+----------------+------------------+---------------------------+------------+-------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'statectrl:U14|nextn_latch'                                                     ;
+--------+--------------+----------------+------------------+---------------------------+------------+----------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                     ; Clock Edge ; Target               ;
+--------+--------------+----------------+------------------+---------------------------+------------+----------------------+
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; statectrl:U14|nextn_latch ; Rise       ; pc:U7|addr_latch[0]  ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; statectrl:U14|nextn_latch ; Rise       ; pc:U7|addr_latch[1]  ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; statectrl:U14|nextn_latch ; Rise       ; pc:U7|addr_latch[2]  ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; statectrl:U14|nextn_latch ; Rise       ; pc:U7|addr_latch[3]  ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; statectrl:U14|nextn_latch ; Rise       ; pc:U7|addr_latch[4]  ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; statectrl:U14|nextn_latch ; Rise       ; pc:U7|addr_latch[5]  ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; statectrl:U14|nextn_latch ; Rise       ; pc:U7|addr_latch[6]  ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; statectrl:U14|nextn_latch ; Rise       ; pc:U7|addr_latch[7]  ;
; 0.102  ; 0.318        ; 0.216          ; High Pulse Width ; statectrl:U14|nextn_latch ; Rise       ; pc:U7|addr_latch[0]  ;
; 0.102  ; 0.318        ; 0.216          ; High Pulse Width ; statectrl:U14|nextn_latch ; Rise       ; pc:U7|addr_latch[1]  ;
; 0.102  ; 0.318        ; 0.216          ; High Pulse Width ; statectrl:U14|nextn_latch ; Rise       ; pc:U7|addr_latch[2]  ;
; 0.102  ; 0.318        ; 0.216          ; High Pulse Width ; statectrl:U14|nextn_latch ; Rise       ; pc:U7|addr_latch[3]  ;
; 0.102  ; 0.318        ; 0.216          ; High Pulse Width ; statectrl:U14|nextn_latch ; Rise       ; pc:U7|addr_latch[4]  ;
; 0.102  ; 0.318        ; 0.216          ; High Pulse Width ; statectrl:U14|nextn_latch ; Rise       ; pc:U7|addr_latch[5]  ;
; 0.102  ; 0.318        ; 0.216          ; High Pulse Width ; statectrl:U14|nextn_latch ; Rise       ; pc:U7|addr_latch[6]  ;
; 0.102  ; 0.318        ; 0.216          ; High Pulse Width ; statectrl:U14|nextn_latch ; Rise       ; pc:U7|addr_latch[7]  ;
; 0.372  ; 0.372        ; 0.000          ; High Pulse Width ; statectrl:U14|nextn_latch ; Rise       ; U7|addr_latch[0]|clk ;
; 0.372  ; 0.372        ; 0.000          ; High Pulse Width ; statectrl:U14|nextn_latch ; Rise       ; U7|addr_latch[1]|clk ;
; 0.372  ; 0.372        ; 0.000          ; High Pulse Width ; statectrl:U14|nextn_latch ; Rise       ; U7|addr_latch[2]|clk ;
; 0.372  ; 0.372        ; 0.000          ; High Pulse Width ; statectrl:U14|nextn_latch ; Rise       ; U7|addr_latch[3]|clk ;
; 0.372  ; 0.372        ; 0.000          ; High Pulse Width ; statectrl:U14|nextn_latch ; Rise       ; U7|addr_latch[4]|clk ;
; 0.372  ; 0.372        ; 0.000          ; High Pulse Width ; statectrl:U14|nextn_latch ; Rise       ; U7|addr_latch[5]|clk ;
; 0.372  ; 0.372        ; 0.000          ; High Pulse Width ; statectrl:U14|nextn_latch ; Rise       ; U7|addr_latch[6]|clk ;
; 0.372  ; 0.372        ; 0.000          ; High Pulse Width ; statectrl:U14|nextn_latch ; Rise       ; U7|addr_latch[7]|clk ;
; 0.489  ; 0.673        ; 0.184          ; Low Pulse Width  ; statectrl:U14|nextn_latch ; Rise       ; pc:U7|addr_latch[0]  ;
; 0.489  ; 0.673        ; 0.184          ; Low Pulse Width  ; statectrl:U14|nextn_latch ; Rise       ; pc:U7|addr_latch[1]  ;
; 0.489  ; 0.673        ; 0.184          ; Low Pulse Width  ; statectrl:U14|nextn_latch ; Rise       ; pc:U7|addr_latch[2]  ;
; 0.489  ; 0.673        ; 0.184          ; Low Pulse Width  ; statectrl:U14|nextn_latch ; Rise       ; pc:U7|addr_latch[3]  ;
; 0.489  ; 0.673        ; 0.184          ; Low Pulse Width  ; statectrl:U14|nextn_latch ; Rise       ; pc:U7|addr_latch[4]  ;
; 0.489  ; 0.673        ; 0.184          ; Low Pulse Width  ; statectrl:U14|nextn_latch ; Rise       ; pc:U7|addr_latch[5]  ;
; 0.489  ; 0.673        ; 0.184          ; Low Pulse Width  ; statectrl:U14|nextn_latch ; Rise       ; pc:U7|addr_latch[6]  ;
; 0.489  ; 0.673        ; 0.184          ; Low Pulse Width  ; statectrl:U14|nextn_latch ; Rise       ; pc:U7|addr_latch[7]  ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; statectrl:U14|nextn_latch ; Rise       ; U14|nextn_latch|q    ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; statectrl:U14|nextn_latch ; Rise       ; U14|nextn_latch|q    ;
; 0.622  ; 0.622        ; 0.000          ; Low Pulse Width  ; statectrl:U14|nextn_latch ; Rise       ; U7|addr_latch[0]|clk ;
; 0.622  ; 0.622        ; 0.000          ; Low Pulse Width  ; statectrl:U14|nextn_latch ; Rise       ; U7|addr_latch[1]|clk ;
; 0.622  ; 0.622        ; 0.000          ; Low Pulse Width  ; statectrl:U14|nextn_latch ; Rise       ; U7|addr_latch[2]|clk ;
; 0.622  ; 0.622        ; 0.000          ; Low Pulse Width  ; statectrl:U14|nextn_latch ; Rise       ; U7|addr_latch[3]|clk ;
; 0.622  ; 0.622        ; 0.000          ; Low Pulse Width  ; statectrl:U14|nextn_latch ; Rise       ; U7|addr_latch[4]|clk ;
; 0.622  ; 0.622        ; 0.000          ; Low Pulse Width  ; statectrl:U14|nextn_latch ; Rise       ; U7|addr_latch[5]|clk ;
; 0.622  ; 0.622        ; 0.000          ; Low Pulse Width  ; statectrl:U14|nextn_latch ; Rise       ; U7|addr_latch[6]|clk ;
; 0.622  ; 0.622        ; 0.000          ; Low Pulse Width  ; statectrl:U14|nextn_latch ; Rise       ; U7|addr_latch[7]|clk ;
+--------+--------------+----------------+------------------+---------------------------+------------+----------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'statectrl:U14|ramin_latch'                                                                           ;
+--------+--------------+----------------+------------------+---------------------------+------------+--------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                     ; Clock Edge ; Target                                     ;
+--------+--------------+----------------+------------------+---------------------------+------------+--------------------------------------------+
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; statectrl:U14|ramin_latch ; Rise       ; ram_new:U3|ram_ctrl:inst1|address_latch[0] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; statectrl:U14|ramin_latch ; Rise       ; ram_new:U3|ram_ctrl:inst1|address_latch[1] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; statectrl:U14|ramin_latch ; Rise       ; ram_new:U3|ram_ctrl:inst1|address_latch[2] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; statectrl:U14|ramin_latch ; Rise       ; ram_new:U3|ram_ctrl:inst1|address_latch[3] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; statectrl:U14|ramin_latch ; Rise       ; ram_new:U3|ram_ctrl:inst1|address_latch[4] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; statectrl:U14|ramin_latch ; Rise       ; ram_new:U3|ram_ctrl:inst1|address_latch[5] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; statectrl:U14|ramin_latch ; Rise       ; ram_new:U3|ram_ctrl:inst1|address_latch[6] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; statectrl:U14|ramin_latch ; Rise       ; ram_new:U3|ram_ctrl:inst1|address_latch[7] ;
; 0.046  ; 0.262        ; 0.216          ; High Pulse Width ; statectrl:U14|ramin_latch ; Rise       ; ram_new:U3|ram_ctrl:inst1|address_latch[1] ;
; 0.048  ; 0.264        ; 0.216          ; High Pulse Width ; statectrl:U14|ramin_latch ; Rise       ; ram_new:U3|ram_ctrl:inst1|address_latch[0] ;
; 0.048  ; 0.264        ; 0.216          ; High Pulse Width ; statectrl:U14|ramin_latch ; Rise       ; ram_new:U3|ram_ctrl:inst1|address_latch[2] ;
; 0.048  ; 0.264        ; 0.216          ; High Pulse Width ; statectrl:U14|ramin_latch ; Rise       ; ram_new:U3|ram_ctrl:inst1|address_latch[6] ;
; 0.048  ; 0.264        ; 0.216          ; High Pulse Width ; statectrl:U14|ramin_latch ; Rise       ; ram_new:U3|ram_ctrl:inst1|address_latch[7] ;
; 0.107  ; 0.323        ; 0.216          ; High Pulse Width ; statectrl:U14|ramin_latch ; Rise       ; ram_new:U3|ram_ctrl:inst1|address_latch[4] ;
; 0.128  ; 0.344        ; 0.216          ; High Pulse Width ; statectrl:U14|ramin_latch ; Rise       ; ram_new:U3|ram_ctrl:inst1|address_latch[3] ;
; 0.130  ; 0.346        ; 0.216          ; High Pulse Width ; statectrl:U14|ramin_latch ; Rise       ; ram_new:U3|ram_ctrl:inst1|address_latch[5] ;
; 0.316  ; 0.316        ; 0.000          ; High Pulse Width ; statectrl:U14|ramin_latch ; Rise       ; U3|inst1|address_latch[1]|clk              ;
; 0.318  ; 0.318        ; 0.000          ; High Pulse Width ; statectrl:U14|ramin_latch ; Rise       ; U3|inst1|address_latch[0]|clk              ;
; 0.318  ; 0.318        ; 0.000          ; High Pulse Width ; statectrl:U14|ramin_latch ; Rise       ; U3|inst1|address_latch[2]|clk              ;
; 0.318  ; 0.318        ; 0.000          ; High Pulse Width ; statectrl:U14|ramin_latch ; Rise       ; U3|inst1|address_latch[6]|clk              ;
; 0.318  ; 0.318        ; 0.000          ; High Pulse Width ; statectrl:U14|ramin_latch ; Rise       ; U3|inst1|address_latch[7]|clk              ;
; 0.377  ; 0.377        ; 0.000          ; High Pulse Width ; statectrl:U14|ramin_latch ; Rise       ; U3|inst1|address_latch[4]|clk              ;
; 0.398  ; 0.398        ; 0.000          ; High Pulse Width ; statectrl:U14|ramin_latch ; Rise       ; U3|inst1|address_latch[3]|clk              ;
; 0.400  ; 0.400        ; 0.000          ; High Pulse Width ; statectrl:U14|ramin_latch ; Rise       ; U3|inst1|address_latch[5]|clk              ;
; 0.463  ; 0.647        ; 0.184          ; Low Pulse Width  ; statectrl:U14|ramin_latch ; Rise       ; ram_new:U3|ram_ctrl:inst1|address_latch[5] ;
; 0.465  ; 0.649        ; 0.184          ; Low Pulse Width  ; statectrl:U14|ramin_latch ; Rise       ; ram_new:U3|ram_ctrl:inst1|address_latch[3] ;
; 0.486  ; 0.670        ; 0.184          ; Low Pulse Width  ; statectrl:U14|ramin_latch ; Rise       ; ram_new:U3|ram_ctrl:inst1|address_latch[4] ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; statectrl:U14|ramin_latch ; Rise       ; U14|ramin_latch|q                          ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; statectrl:U14|ramin_latch ; Rise       ; U14|ramin_latch|q                          ;
; 0.541  ; 0.725        ; 0.184          ; Low Pulse Width  ; statectrl:U14|ramin_latch ; Rise       ; ram_new:U3|ram_ctrl:inst1|address_latch[0] ;
; 0.541  ; 0.725        ; 0.184          ; Low Pulse Width  ; statectrl:U14|ramin_latch ; Rise       ; ram_new:U3|ram_ctrl:inst1|address_latch[2] ;
; 0.541  ; 0.725        ; 0.184          ; Low Pulse Width  ; statectrl:U14|ramin_latch ; Rise       ; ram_new:U3|ram_ctrl:inst1|address_latch[6] ;
; 0.541  ; 0.725        ; 0.184          ; Low Pulse Width  ; statectrl:U14|ramin_latch ; Rise       ; ram_new:U3|ram_ctrl:inst1|address_latch[7] ;
; 0.543  ; 0.727        ; 0.184          ; Low Pulse Width  ; statectrl:U14|ramin_latch ; Rise       ; ram_new:U3|ram_ctrl:inst1|address_latch[1] ;
; 0.596  ; 0.596        ; 0.000          ; Low Pulse Width  ; statectrl:U14|ramin_latch ; Rise       ; U3|inst1|address_latch[5]|clk              ;
; 0.598  ; 0.598        ; 0.000          ; Low Pulse Width  ; statectrl:U14|ramin_latch ; Rise       ; U3|inst1|address_latch[3]|clk              ;
; 0.619  ; 0.619        ; 0.000          ; Low Pulse Width  ; statectrl:U14|ramin_latch ; Rise       ; U3|inst1|address_latch[4]|clk              ;
; 0.674  ; 0.674        ; 0.000          ; Low Pulse Width  ; statectrl:U14|ramin_latch ; Rise       ; U3|inst1|address_latch[0]|clk              ;
; 0.674  ; 0.674        ; 0.000          ; Low Pulse Width  ; statectrl:U14|ramin_latch ; Rise       ; U3|inst1|address_latch[2]|clk              ;
; 0.674  ; 0.674        ; 0.000          ; Low Pulse Width  ; statectrl:U14|ramin_latch ; Rise       ; U3|inst1|address_latch[6]|clk              ;
; 0.674  ; 0.674        ; 0.000          ; Low Pulse Width  ; statectrl:U14|ramin_latch ; Rise       ; U3|inst1|address_latch[7]|clk              ;
; 0.676  ; 0.676        ; 0.000          ; Low Pulse Width  ; statectrl:U14|ramin_latch ; Rise       ; U3|inst1|address_latch[1]|clk              ;
+--------+--------------+----------------+------------------+---------------------------+------------+--------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'statectrl:U14|romin_latch'                                                                          ;
+--------+--------------+----------------+------------------+---------------------------+------------+-------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                     ; Clock Edge ; Target                                    ;
+--------+--------------+----------------+------------------+---------------------------+------------+-------------------------------------------+
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; statectrl:U14|romin_latch ; Rise       ; rom_new:U4|monostable_trigger:inst3|pulse ;
; 0.240  ; 0.456        ; 0.216          ; High Pulse Width ; statectrl:U14|romin_latch ; Rise       ; rom_new:U4|monostable_trigger:inst3|pulse ;
; 0.357  ; 0.541        ; 0.184          ; Low Pulse Width  ; statectrl:U14|romin_latch ; Rise       ; rom_new:U4|monostable_trigger:inst3|pulse ;
; 0.490  ; 0.490        ; 0.000          ; Low Pulse Width  ; statectrl:U14|romin_latch ; Rise       ; U4|inst3|pulse|clk                        ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; statectrl:U14|romin_latch ; Rise       ; U14|romin_latch|q                         ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; statectrl:U14|romin_latch ; Rise       ; U14|romin_latch|q                         ;
; 0.510  ; 0.510        ; 0.000          ; High Pulse Width ; statectrl:U14|romin_latch ; Rise       ; U4|inst3|pulse|clk                        ;
+--------+--------------+----------------+------------------+---------------------------+------------+-------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'statectrl:U14|dbfbin_latch'                                                                   ;
+-------+--------------+----------------+------------------+----------------------------+------------+-------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock                      ; Clock Edge ; Target                              ;
+-------+--------------+----------------+------------------+----------------------------+------------+-------------------------------------+
; 0.102 ; 0.102        ; 0.000          ; Low Pulse Width  ; statectrl:U14|dbfbin_latch ; Fall       ; dbufferb:U10|data_latch[6]          ;
; 0.106 ; 0.106        ; 0.000          ; Low Pulse Width  ; statectrl:U14|dbfbin_latch ; Fall       ; dbufferb:U10|data_latch[4]          ;
; 0.107 ; 0.107        ; 0.000          ; Low Pulse Width  ; statectrl:U14|dbfbin_latch ; Fall       ; dbufferb:U10|data_latch[0]          ;
; 0.107 ; 0.107        ; 0.000          ; Low Pulse Width  ; statectrl:U14|dbfbin_latch ; Fall       ; dbufferb:U10|data_latch[5]          ;
; 0.107 ; 0.107        ; 0.000          ; Low Pulse Width  ; statectrl:U14|dbfbin_latch ; Fall       ; dbufferb:U10|data_latch[7]          ;
; 0.108 ; 0.108        ; 0.000          ; Low Pulse Width  ; statectrl:U14|dbfbin_latch ; Fall       ; dbufferb:U10|data_latch[1]          ;
; 0.108 ; 0.108        ; 0.000          ; Low Pulse Width  ; statectrl:U14|dbfbin_latch ; Fall       ; dbufferb:U10|data_latch[3]          ;
; 0.109 ; 0.109        ; 0.000          ; Low Pulse Width  ; statectrl:U14|dbfbin_latch ; Fall       ; dbufferb:U10|data_latch[2]          ;
; 0.152 ; 0.152        ; 0.000          ; High Pulse Width ; statectrl:U14|dbfbin_latch ; Rise       ; U10|data_latch[4]|datad             ;
; 0.152 ; 0.152        ; 0.000          ; High Pulse Width ; statectrl:U14|dbfbin_latch ; Rise       ; U10|data_latch[6]|datab             ;
; 0.153 ; 0.153        ; 0.000          ; High Pulse Width ; statectrl:U14|dbfbin_latch ; Rise       ; U10|data_latch[0]|datad             ;
; 0.153 ; 0.153        ; 0.000          ; High Pulse Width ; statectrl:U14|dbfbin_latch ; Rise       ; U10|data_latch[5]|datad             ;
; 0.153 ; 0.153        ; 0.000          ; High Pulse Width ; statectrl:U14|dbfbin_latch ; Rise       ; U10|data_latch[7]|datad             ;
; 0.154 ; 0.154        ; 0.000          ; High Pulse Width ; statectrl:U14|dbfbin_latch ; Rise       ; U10|data_latch[1]|datad             ;
; 0.154 ; 0.154        ; 0.000          ; High Pulse Width ; statectrl:U14|dbfbin_latch ; Rise       ; U10|data_latch[3]|datad             ;
; 0.157 ; 0.157        ; 0.000          ; High Pulse Width ; statectrl:U14|dbfbin_latch ; Rise       ; U10|data_latch[2]|dataa             ;
; 0.175 ; 0.175        ; 0.000          ; High Pulse Width ; statectrl:U14|dbfbin_latch ; Rise       ; U10|data_latch[7]~1clkctrl|inclk[0] ;
; 0.175 ; 0.175        ; 0.000          ; High Pulse Width ; statectrl:U14|dbfbin_latch ; Rise       ; U10|data_latch[7]~1clkctrl|outclk   ;
; 0.327 ; 0.327        ; 0.000          ; High Pulse Width ; statectrl:U14|dbfbin_latch ; Rise       ; U10|data_latch[7]~1|combout         ;
; 0.349 ; 0.349        ; 0.000          ; High Pulse Width ; statectrl:U14|dbfbin_latch ; Rise       ; U10|data_latch[7]~1|datac           ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; statectrl:U14|dbfbin_latch ; Rise       ; U14|dbfbin_latch|q                  ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; statectrl:U14|dbfbin_latch ; Rise       ; U14|dbfbin_latch|q                  ;
; 0.645 ; 0.645        ; 0.000          ; Low Pulse Width  ; statectrl:U14|dbfbin_latch ; Rise       ; U10|data_latch[7]~1|datac           ;
; 0.665 ; 0.665        ; 0.000          ; Low Pulse Width  ; statectrl:U14|dbfbin_latch ; Rise       ; U10|data_latch[7]~1|combout         ;
; 0.812 ; 0.812        ; 0.000          ; Low Pulse Width  ; statectrl:U14|dbfbin_latch ; Rise       ; U10|data_latch[7]~1clkctrl|inclk[0] ;
; 0.812 ; 0.812        ; 0.000          ; Low Pulse Width  ; statectrl:U14|dbfbin_latch ; Rise       ; U10|data_latch[7]~1clkctrl|outclk   ;
; 0.830 ; 0.830        ; 0.000          ; Low Pulse Width  ; statectrl:U14|dbfbin_latch ; Rise       ; U10|data_latch[2]|dataa             ;
; 0.831 ; 0.831        ; 0.000          ; Low Pulse Width  ; statectrl:U14|dbfbin_latch ; Rise       ; U10|data_latch[3]|datad             ;
; 0.832 ; 0.832        ; 0.000          ; Low Pulse Width  ; statectrl:U14|dbfbin_latch ; Rise       ; U10|data_latch[1]|datad             ;
; 0.834 ; 0.834        ; 0.000          ; Low Pulse Width  ; statectrl:U14|dbfbin_latch ; Rise       ; U10|data_latch[0]|datad             ;
; 0.834 ; 0.834        ; 0.000          ; Low Pulse Width  ; statectrl:U14|dbfbin_latch ; Rise       ; U10|data_latch[4]|datad             ;
; 0.834 ; 0.834        ; 0.000          ; Low Pulse Width  ; statectrl:U14|dbfbin_latch ; Rise       ; U10|data_latch[5]|datad             ;
; 0.834 ; 0.834        ; 0.000          ; Low Pulse Width  ; statectrl:U14|dbfbin_latch ; Rise       ; U10|data_latch[6]|datab             ;
; 0.834 ; 0.834        ; 0.000          ; Low Pulse Width  ; statectrl:U14|dbfbin_latch ; Rise       ; U10|data_latch[7]|datad             ;
; 0.876 ; 0.876        ; 0.000          ; High Pulse Width ; statectrl:U14|dbfbin_latch ; Fall       ; dbufferb:U10|data_latch[3]          ;
; 0.877 ; 0.877        ; 0.000          ; High Pulse Width ; statectrl:U14|dbfbin_latch ; Fall       ; dbufferb:U10|data_latch[1]          ;
; 0.879 ; 0.879        ; 0.000          ; High Pulse Width ; statectrl:U14|dbfbin_latch ; Fall       ; dbufferb:U10|data_latch[0]          ;
; 0.879 ; 0.879        ; 0.000          ; High Pulse Width ; statectrl:U14|dbfbin_latch ; Fall       ; dbufferb:U10|data_latch[4]          ;
; 0.879 ; 0.879        ; 0.000          ; High Pulse Width ; statectrl:U14|dbfbin_latch ; Fall       ; dbufferb:U10|data_latch[5]          ;
; 0.879 ; 0.879        ; 0.000          ; High Pulse Width ; statectrl:U14|dbfbin_latch ; Fall       ; dbufferb:U10|data_latch[7]          ;
; 0.881 ; 0.881        ; 0.000          ; High Pulse Width ; statectrl:U14|dbfbin_latch ; Fall       ; dbufferb:U10|data_latch[2]          ;
; 0.886 ; 0.886        ; 0.000          ; High Pulse Width ; statectrl:U14|dbfbin_latch ; Fall       ; dbufferb:U10|data_latch[6]          ;
+-------+--------------+----------------+------------------+----------------------------+------------+-------------------------------------+


+------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                    ;
+-----------+------------------------+-------+-------+------------+------------------------+
; Data Port ; Clock Port             ; Rise  ; Fall  ; Clock Edge ; Clock Reference        ;
+-----------+------------------------+-------+-------+------------+------------------------+
; dig[*]    ; clk_divider:U1|clk_led ; 7.645 ; 7.917 ; Rise       ; clk_divider:U1|clk_led ;
;  dig[0]   ; clk_divider:U1|clk_led ; 6.959 ; 7.179 ; Rise       ; clk_divider:U1|clk_led ;
;  dig[1]   ; clk_divider:U1|clk_led ; 6.676 ; 6.858 ; Rise       ; clk_divider:U1|clk_led ;
;  dig[2]   ; clk_divider:U1|clk_led ; 6.913 ; 7.130 ; Rise       ; clk_divider:U1|clk_led ;
;  dig[3]   ; clk_divider:U1|clk_led ; 7.320 ; 7.701 ; Rise       ; clk_divider:U1|clk_led ;
;  dig[4]   ; clk_divider:U1|clk_led ; 7.125 ; 7.411 ; Rise       ; clk_divider:U1|clk_led ;
;  dig[5]   ; clk_divider:U1|clk_led ; 7.645 ; 7.917 ; Rise       ; clk_divider:U1|clk_led ;
;  dig[6]   ; clk_divider:U1|clk_led ; 7.375 ; 7.753 ; Rise       ; clk_divider:U1|clk_led ;
;  dig[7]   ; clk_divider:U1|clk_led ; 7.600 ; 7.889 ; Rise       ; clk_divider:U1|clk_led ;
; sel[*]    ; clk_divider:U1|clk_led ; 8.374 ; 8.224 ; Rise       ; clk_divider:U1|clk_led ;
;  sel[0]   ; clk_divider:U1|clk_led ; 8.294 ; 7.987 ; Rise       ; clk_divider:U1|clk_led ;
;  sel[1]   ; clk_divider:U1|clk_led ; 8.374 ; 8.224 ; Rise       ; clk_divider:U1|clk_led ;
;  sel[2]   ; clk_divider:U1|clk_led ; 7.435 ; 7.157 ; Rise       ; clk_divider:U1|clk_led ;
+-----------+------------------------+-------+-------+------------+------------------------+


+------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                            ;
+-----------+------------------------+-------+-------+------------+------------------------+
; Data Port ; Clock Port             ; Rise  ; Fall  ; Clock Edge ; Clock Reference        ;
+-----------+------------------------+-------+-------+------------+------------------------+
; dig[*]    ; clk_divider:U1|clk_led ; 6.396 ; 6.572 ; Rise       ; clk_divider:U1|clk_led ;
;  dig[0]   ; clk_divider:U1|clk_led ; 6.667 ; 6.879 ; Rise       ; clk_divider:U1|clk_led ;
;  dig[1]   ; clk_divider:U1|clk_led ; 6.396 ; 6.572 ; Rise       ; clk_divider:U1|clk_led ;
;  dig[2]   ; clk_divider:U1|clk_led ; 6.623 ; 6.833 ; Rise       ; clk_divider:U1|clk_led ;
;  dig[3]   ; clk_divider:U1|clk_led ; 7.014 ; 7.381 ; Rise       ; clk_divider:U1|clk_led ;
;  dig[4]   ; clk_divider:U1|clk_led ; 6.823 ; 7.099 ; Rise       ; clk_divider:U1|clk_led ;
;  dig[5]   ; clk_divider:U1|clk_led ; 7.324 ; 7.587 ; Rise       ; clk_divider:U1|clk_led ;
;  dig[6]   ; clk_divider:U1|clk_led ; 7.067 ; 7.431 ; Rise       ; clk_divider:U1|clk_led ;
;  dig[7]   ; clk_divider:U1|clk_led ; 7.283 ; 7.562 ; Rise       ; clk_divider:U1|clk_led ;
; sel[*]    ; clk_divider:U1|clk_led ; 7.124 ; 6.856 ; Rise       ; clk_divider:U1|clk_led ;
;  sel[0]   ; clk_divider:U1|clk_led ; 7.949 ; 7.653 ; Rise       ; clk_divider:U1|clk_led ;
;  sel[1]   ; clk_divider:U1|clk_led ; 8.077 ; 7.933 ; Rise       ; clk_divider:U1|clk_led ;
;  sel[2]   ; clk_divider:U1|clk_led ; 7.124 ; 6.856 ; Rise       ; clk_divider:U1|clk_led ;
+-----------+------------------------+-------+-------+------------+------------------------+


----------------------------------------------
; Slow 1200mV 0C Model Metastability Summary ;
----------------------------------------------
No synchronizer chains to report.


+--------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup Summary                                 ;
+-------------------------------------------+--------+---------------+
; Clock                                     ; Slack  ; End Point TNS ;
+-------------------------------------------+--------+---------------+
; statectrl:U14|enalu_latch                 ; -6.849 ; -72.537       ;
; statectrl:U14|enirin_latch                ; -3.149 ; -46.441       ;
; statectrl:U14|ramin_latch                 ; -2.986 ; -22.213       ;
; statectrl:U14|ramwt_latch                 ; -2.893 ; -2.893        ;
; statectrl:U14|dbfbin_latch                ; -2.728 ; -18.228       ;
; statectrl:U14|enled_latch                 ; -2.430 ; -2.430        ;
; rom_new:U4|monostable_trigger:inst3|pulse ; -2.240 ; -4.832        ;
; ir:U5|instruction[10]                     ; -2.200 ; -61.044       ;
; clk_divider:U1|clk_led                    ; -1.888 ; -14.504       ;
; clk_divider:U1|clk_out                    ; -1.552 ; -30.149       ;
; clk_input                                 ; -0.350 ; -1.830        ;
; statectrl:U14|nextn_latch                 ; -0.331 ; -2.648        ;
; statectrl:U14|ramrd_latch                 ; -0.331 ; -2.648        ;
+-------------------------------------------+--------+---------------+


+--------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold Summary                                  ;
+-------------------------------------------+--------+---------------+
; Clock                                     ; Slack  ; End Point TNS ;
+-------------------------------------------+--------+---------------+
; clk_divider:U1|clk_out                    ; -0.988 ; -1.460        ;
; ir:U5|instruction[10]                     ; -0.226 ; -1.889        ;
; rom_new:U4|monostable_trigger:inst3|pulse ; -0.024 ; -0.024        ;
; statectrl:U14|dbfbin_latch                ; -0.016 ; -0.016        ;
; statectrl:U14|enalu_latch                 ; 0.027  ; 0.000         ;
; statectrl:U14|enled_latch                 ; 0.123  ; 0.000         ;
; clk_input                                 ; 0.186  ; 0.000         ;
; statectrl:U14|enirin_latch                ; 0.208  ; 0.000         ;
; statectrl:U14|ramwt_latch                 ; 0.210  ; 0.000         ;
; statectrl:U14|nextn_latch                 ; 0.219  ; 0.000         ;
; clk_divider:U1|clk_led                    ; 0.328  ; 0.000         ;
; statectrl:U14|ramin_latch                 ; 0.766  ; 0.000         ;
; statectrl:U14|ramrd_latch                 ; 1.046  ; 0.000         ;
+-------------------------------------------+--------+---------------+


+----------------------------------------------------+
; Fast 1200mV 0C Model Recovery Summary              ;
+---------------------------+--------+---------------+
; Clock                     ; Slack  ; End Point TNS ;
+---------------------------+--------+---------------+
; clk_input                 ; -0.390 ; -1.170        ;
; statectrl:U14|romin_latch ; -0.335 ; -0.335        ;
+---------------------------+--------+---------------+


+---------------------------------------------------+
; Fast 1200mV 0C Model Removal Summary              ;
+---------------------------+-------+---------------+
; Clock                     ; Slack ; End Point TNS ;
+---------------------------+-------+---------------+
; clk_input                 ; 0.361 ; 0.000         ;
; statectrl:U14|romin_latch ; 1.065 ; 0.000         ;
+---------------------------+-------+---------------+


+--------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width Summary                   ;
+-------------------------------------------+--------+---------------+
; Clock                                     ; Slack  ; End Point TNS ;
+-------------------------------------------+--------+---------------+
; clk_input                                 ; -3.000 ; -27.475       ;
; clk_divider:U1|clk_out                    ; -1.000 ; -78.000       ;
; ir:U5|instruction[10]                     ; -1.000 ; -48.000       ;
; statectrl:U14|enirin_latch                ; -1.000 ; -17.000       ;
; clk_divider:U1|clk_led                    ; -1.000 ; -13.000       ;
; rom_new:U4|monostable_trigger:inst3|pulse ; -1.000 ; -9.000        ;
; statectrl:U14|enalu_latch                 ; -1.000 ; -8.000        ;
; statectrl:U14|nextn_latch                 ; -1.000 ; -8.000        ;
; statectrl:U14|ramin_latch                 ; -1.000 ; -8.000        ;
; statectrl:U14|ramrd_latch                 ; -1.000 ; -8.000        ;
; statectrl:U14|ramwt_latch                 ; -1.000 ; -2.000        ;
; statectrl:U14|enled_latch                 ; -1.000 ; -1.000        ;
; statectrl:U14|romin_latch                 ; -1.000 ; -1.000        ;
; statectrl:U14|dbfbin_latch                ; 0.343  ; 0.000         ;
+-------------------------------------------+--------+---------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'statectrl:U14|enalu_latch'                                                                                                            ;
+--------+----------------------------+----------------------------+----------------------------+---------------------------+--------------+------------+------------+
; Slack  ; From Node                  ; To Node                    ; Launch Clock               ; Latch Clock               ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------+----------------------------+----------------------------+---------------------------+--------------+------------+------------+
; -6.849 ; gr:U12|gra_latch[0]        ; alu:U8|alu_result_latch[3] ; ir:U5|instruction[10]      ; statectrl:U14|enalu_latch ; 0.500        ; -1.674     ; 5.662      ;
; -6.763 ; gr:U12|gra_latch[2]        ; alu:U8|alu_result_latch[3] ; ir:U5|instruction[10]      ; statectrl:U14|enalu_latch ; 0.500        ; -1.673     ; 5.577      ;
; -6.760 ; gr:U12|grc_latch[0]        ; alu:U8|alu_result_latch[3] ; ir:U5|instruction[10]      ; statectrl:U14|enalu_latch ; 0.500        ; -1.493     ; 5.754      ;
; -6.739 ; gr:U12|gra_latch[0]        ; alu:U8|alu_result_latch[2] ; ir:U5|instruction[10]      ; statectrl:U14|enalu_latch ; 0.500        ; -1.641     ; 5.585      ;
; -6.720 ; gr:U12|gra_latch[0]        ; alu:U8|alu_result_latch[0] ; ir:U5|instruction[10]      ; statectrl:U14|enalu_latch ; 0.500        ; -1.641     ; 5.566      ;
; -6.717 ; gr:U12|gra_latch[0]        ; alu:U8|alu_result_latch[1] ; ir:U5|instruction[10]      ; statectrl:U14|enalu_latch ; 0.500        ; -1.641     ; 5.563      ;
; -6.668 ; gr:U12|gra_latch[1]        ; alu:U8|alu_result_latch[3] ; ir:U5|instruction[10]      ; statectrl:U14|enalu_latch ; 0.500        ; -1.672     ; 5.483      ;
; -6.653 ; gr:U12|gra_latch[2]        ; alu:U8|alu_result_latch[2] ; ir:U5|instruction[10]      ; statectrl:U14|enalu_latch ; 0.500        ; -1.640     ; 5.500      ;
; -6.650 ; gr:U12|grc_latch[0]        ; alu:U8|alu_result_latch[2] ; ir:U5|instruction[10]      ; statectrl:U14|enalu_latch ; 0.500        ; -1.460     ; 5.677      ;
; -6.634 ; gr:U12|gra_latch[2]        ; alu:U8|alu_result_latch[0] ; ir:U5|instruction[10]      ; statectrl:U14|enalu_latch ; 0.500        ; -1.640     ; 5.481      ;
; -6.631 ; gr:U12|grc_latch[0]        ; alu:U8|alu_result_latch[0] ; ir:U5|instruction[10]      ; statectrl:U14|enalu_latch ; 0.500        ; -1.460     ; 5.658      ;
; -6.631 ; gr:U12|gra_latch[2]        ; alu:U8|alu_result_latch[1] ; ir:U5|instruction[10]      ; statectrl:U14|enalu_latch ; 0.500        ; -1.640     ; 5.478      ;
; -6.630 ; gr:U12|grb_latch[0]        ; alu:U8|alu_result_latch[3] ; ir:U5|instruction[10]      ; statectrl:U14|enalu_latch ; 0.500        ; -1.627     ; 5.490      ;
; -6.628 ; gr:U12|grc_latch[0]        ; alu:U8|alu_result_latch[1] ; ir:U5|instruction[10]      ; statectrl:U14|enalu_latch ; 0.500        ; -1.460     ; 5.655      ;
; -6.598 ; gr:U12|grc_latch[1]        ; alu:U8|alu_result_latch[3] ; ir:U5|instruction[10]      ; statectrl:U14|enalu_latch ; 0.500        ; -1.492     ; 5.593      ;
; -6.558 ; gr:U12|gra_latch[1]        ; alu:U8|alu_result_latch[2] ; ir:U5|instruction[10]      ; statectrl:U14|enalu_latch ; 0.500        ; -1.639     ; 5.406      ;
; -6.548 ; gr:U12|gra_latch[1]        ; alu:U8|alu_result_latch[5] ; ir:U5|instruction[10]      ; statectrl:U14|enalu_latch ; 0.500        ; -1.474     ; 5.561      ;
; -6.548 ; gr:U12|grb_latch[2]        ; alu:U8|alu_result_latch[3] ; ir:U5|instruction[10]      ; statectrl:U14|enalu_latch ; 0.500        ; -1.627     ; 5.408      ;
; -6.539 ; gr:U12|gra_latch[1]        ; alu:U8|alu_result_latch[0] ; ir:U5|instruction[10]      ; statectrl:U14|enalu_latch ; 0.500        ; -1.639     ; 5.387      ;
; -6.536 ; gr:U12|gra_latch[1]        ; alu:U8|alu_result_latch[1] ; ir:U5|instruction[10]      ; statectrl:U14|enalu_latch ; 0.500        ; -1.639     ; 5.384      ;
; -6.520 ; gr:U12|grb_latch[0]        ; alu:U8|alu_result_latch[2] ; ir:U5|instruction[10]      ; statectrl:U14|enalu_latch ; 0.500        ; -1.594     ; 5.413      ;
; -6.501 ; gr:U12|grb_latch[0]        ; alu:U8|alu_result_latch[0] ; ir:U5|instruction[10]      ; statectrl:U14|enalu_latch ; 0.500        ; -1.594     ; 5.394      ;
; -6.498 ; gr:U12|grb_latch[0]        ; alu:U8|alu_result_latch[1] ; ir:U5|instruction[10]      ; statectrl:U14|enalu_latch ; 0.500        ; -1.594     ; 5.391      ;
; -6.497 ; gr:U12|gra_latch[3]        ; alu:U8|alu_result_latch[3] ; ir:U5|instruction[10]      ; statectrl:U14|enalu_latch ; 0.500        ; -1.673     ; 5.311      ;
; -6.493 ; gr:U12|gra_latch[2]        ; alu:U8|alu_result_latch[5] ; ir:U5|instruction[10]      ; statectrl:U14|enalu_latch ; 0.500        ; -1.475     ; 5.505      ;
; -6.490 ; gr:U12|gra_latch[0]        ; alu:U8|alu_result_latch[5] ; ir:U5|instruction[10]      ; statectrl:U14|enalu_latch ; 0.500        ; -1.476     ; 5.501      ;
; -6.488 ; gr:U12|grc_latch[1]        ; alu:U8|alu_result_latch[2] ; ir:U5|instruction[10]      ; statectrl:U14|enalu_latch ; 0.500        ; -1.459     ; 5.516      ;
; -6.478 ; gr:U12|grc_latch[1]        ; alu:U8|alu_result_latch[5] ; ir:U5|instruction[10]      ; statectrl:U14|enalu_latch ; 0.500        ; -1.294     ; 5.671      ;
; -6.469 ; gr:U12|grc_latch[1]        ; alu:U8|alu_result_latch[0] ; ir:U5|instruction[10]      ; statectrl:U14|enalu_latch ; 0.500        ; -1.459     ; 5.497      ;
; -6.466 ; gr:U12|gra_latch[0]        ; alu:U8|alu_result_latch[4] ; ir:U5|instruction[10]      ; statectrl:U14|enalu_latch ; 0.500        ; -1.447     ; 5.506      ;
; -6.466 ; gr:U12|grc_latch[1]        ; alu:U8|alu_result_latch[1] ; ir:U5|instruction[10]      ; statectrl:U14|enalu_latch ; 0.500        ; -1.459     ; 5.494      ;
; -6.439 ; gr:U12|grc_latch[2]        ; alu:U8|alu_result_latch[3] ; ir:U5|instruction[10]      ; statectrl:U14|enalu_latch ; 0.500        ; -1.493     ; 5.433      ;
; -6.438 ; gr:U12|grb_latch[2]        ; alu:U8|alu_result_latch[2] ; ir:U5|instruction[10]      ; statectrl:U14|enalu_latch ; 0.500        ; -1.594     ; 5.331      ;
; -6.419 ; gr:U12|grb_latch[2]        ; alu:U8|alu_result_latch[0] ; ir:U5|instruction[10]      ; statectrl:U14|enalu_latch ; 0.500        ; -1.594     ; 5.312      ;
; -6.416 ; gr:U12|grb_latch[2]        ; alu:U8|alu_result_latch[1] ; ir:U5|instruction[10]      ; statectrl:U14|enalu_latch ; 0.500        ; -1.594     ; 5.309      ;
; -6.407 ; gr:U12|gra_latch[3]        ; alu:U8|alu_result_latch[5] ; ir:U5|instruction[10]      ; statectrl:U14|enalu_latch ; 0.500        ; -1.475     ; 5.419      ;
; -6.401 ; gr:U12|grc_latch[0]        ; alu:U8|alu_result_latch[5] ; ir:U5|instruction[10]      ; statectrl:U14|enalu_latch ; 0.500        ; -1.295     ; 5.593      ;
; -6.387 ; gr:U12|gra_latch[3]        ; alu:U8|alu_result_latch[2] ; ir:U5|instruction[10]      ; statectrl:U14|enalu_latch ; 0.500        ; -1.640     ; 5.234      ;
; -6.380 ; gr:U12|gra_latch[2]        ; alu:U8|alu_result_latch[4] ; ir:U5|instruction[10]      ; statectrl:U14|enalu_latch ; 0.500        ; -1.446     ; 5.421      ;
; -6.377 ; gr:U12|grc_latch[0]        ; alu:U8|alu_result_latch[4] ; ir:U5|instruction[10]      ; statectrl:U14|enalu_latch ; 0.500        ; -1.266     ; 5.598      ;
; -6.368 ; gr:U12|gra_latch[3]        ; alu:U8|alu_result_latch[0] ; ir:U5|instruction[10]      ; statectrl:U14|enalu_latch ; 0.500        ; -1.640     ; 5.215      ;
; -6.365 ; gr:U12|gra_latch[3]        ; alu:U8|alu_result_latch[1] ; ir:U5|instruction[10]      ; statectrl:U14|enalu_latch ; 0.500        ; -1.640     ; 5.212      ;
; -6.358 ; gr:U12|gra_latch[1]        ; alu:U8|alu_result_latch[4] ; ir:U5|instruction[10]      ; statectrl:U14|enalu_latch ; 0.500        ; -1.445     ; 5.400      ;
; -6.329 ; gr:U12|grc_latch[2]        ; alu:U8|alu_result_latch[2] ; ir:U5|instruction[10]      ; statectrl:U14|enalu_latch ; 0.500        ; -1.460     ; 5.356      ;
; -6.310 ; gr:U12|grc_latch[2]        ; alu:U8|alu_result_latch[0] ; ir:U5|instruction[10]      ; statectrl:U14|enalu_latch ; 0.500        ; -1.460     ; 5.337      ;
; -6.307 ; gr:U12|grc_latch[2]        ; alu:U8|alu_result_latch[1] ; ir:U5|instruction[10]      ; statectrl:U14|enalu_latch ; 0.500        ; -1.460     ; 5.334      ;
; -6.288 ; gr:U12|gra_latch[1]        ; alu:U8|alu_result_latch[7] ; ir:U5|instruction[10]      ; statectrl:U14|enalu_latch ; 0.500        ; -1.465     ; 5.310      ;
; -6.288 ; gr:U12|grb_latch[1]        ; alu:U8|alu_result_latch[3] ; ir:U5|instruction[10]      ; statectrl:U14|enalu_latch ; 0.500        ; -1.629     ; 5.146      ;
; -6.288 ; gr:U12|grc_latch[1]        ; alu:U8|alu_result_latch[4] ; ir:U5|instruction[10]      ; statectrl:U14|enalu_latch ; 0.500        ; -1.265     ; 5.510      ;
; -6.278 ; gr:U12|grb_latch[2]        ; alu:U8|alu_result_latch[5] ; ir:U5|instruction[10]      ; statectrl:U14|enalu_latch ; 0.500        ; -1.429     ; 5.336      ;
; -6.271 ; gr:U12|grb_latch[0]        ; alu:U8|alu_result_latch[5] ; ir:U5|instruction[10]      ; statectrl:U14|enalu_latch ; 0.500        ; -1.429     ; 5.329      ;
; -6.261 ; gr:U12|gra_latch[1]        ; alu:U8|alu_result_latch[6] ; ir:U5|instruction[10]      ; statectrl:U14|enalu_latch ; 0.500        ; -1.474     ; 5.274      ;
; -6.254 ; gr:U12|gra_latch[3]        ; alu:U8|alu_result_latch[7] ; ir:U5|instruction[10]      ; statectrl:U14|enalu_latch ; 0.500        ; -1.466     ; 5.275      ;
; -6.247 ; gr:U12|grb_latch[0]        ; alu:U8|alu_result_latch[4] ; ir:U5|instruction[10]      ; statectrl:U14|enalu_latch ; 0.500        ; -1.400     ; 5.334      ;
; -6.233 ; gr:U12|gra_latch[2]        ; alu:U8|alu_result_latch[7] ; ir:U5|instruction[10]      ; statectrl:U14|enalu_latch ; 0.500        ; -1.466     ; 5.254      ;
; -6.225 ; gr:U12|grc_latch[0]        ; alu:U8|alu_result_latch[3] ; ir:U5|instruction[10]      ; statectrl:U14|enalu_latch ; 1.000        ; -1.458     ; 5.754      ;
; -6.218 ; gr:U12|grc_latch[1]        ; alu:U8|alu_result_latch[7] ; ir:U5|instruction[10]      ; statectrl:U14|enalu_latch ; 0.500        ; -1.285     ; 5.420      ;
; -6.217 ; gr:U12|gra_latch[3]        ; alu:U8|alu_result_latch[4] ; ir:U5|instruction[10]      ; statectrl:U14|enalu_latch ; 0.500        ; -1.446     ; 5.258      ;
; -6.212 ; gr:U12|grd_latch[0]        ; alu:U8|alu_result_latch[3] ; ir:U5|instruction[10]      ; statectrl:U14|enalu_latch ; 1.000        ; -1.532     ; 5.667      ;
; -6.206 ; gr:U12|gra_latch[2]        ; alu:U8|alu_result_latch[6] ; ir:U5|instruction[10]      ; statectrl:U14|enalu_latch ; 0.500        ; -1.475     ; 5.218      ;
; -6.191 ; gr:U12|grc_latch[1]        ; alu:U8|alu_result_latch[6] ; ir:U5|instruction[10]      ; statectrl:U14|enalu_latch ; 0.500        ; -1.294     ; 5.384      ;
; -6.178 ; gr:U12|grb_latch[1]        ; alu:U8|alu_result_latch[2] ; ir:U5|instruction[10]      ; statectrl:U14|enalu_latch ; 0.500        ; -1.596     ; 5.069      ;
; -6.169 ; gr:U12|grc_latch[2]        ; alu:U8|alu_result_latch[5] ; ir:U5|instruction[10]      ; statectrl:U14|enalu_latch ; 0.500        ; -1.295     ; 5.361      ;
; -6.168 ; gr:U12|grb_latch[1]        ; alu:U8|alu_result_latch[5] ; ir:U5|instruction[10]      ; statectrl:U14|enalu_latch ; 0.500        ; -1.431     ; 5.224      ;
; -6.165 ; gr:U12|grb_latch[2]        ; alu:U8|alu_result_latch[4] ; ir:U5|instruction[10]      ; statectrl:U14|enalu_latch ; 0.500        ; -1.400     ; 5.252      ;
; -6.159 ; gr:U12|grb_latch[1]        ; alu:U8|alu_result_latch[0] ; ir:U5|instruction[10]      ; statectrl:U14|enalu_latch ; 0.500        ; -1.596     ; 5.050      ;
; -6.156 ; gr:U12|grb_latch[1]        ; alu:U8|alu_result_latch[1] ; ir:U5|instruction[10]      ; statectrl:U14|enalu_latch ; 0.500        ; -1.596     ; 5.047      ;
; -6.126 ; gr:U12|grd_latch[2]        ; alu:U8|alu_result_latch[3] ; ir:U5|instruction[10]      ; statectrl:U14|enalu_latch ; 1.000        ; -1.532     ; 5.581      ;
; -6.120 ; gr:U12|gra_latch[3]        ; alu:U8|alu_result_latch[6] ; ir:U5|instruction[10]      ; statectrl:U14|enalu_latch ; 0.500        ; -1.475     ; 5.132      ;
; -6.115 ; gr:U12|grc_latch[0]        ; alu:U8|alu_result_latch[2] ; ir:U5|instruction[10]      ; statectrl:U14|enalu_latch ; 1.000        ; -1.425     ; 5.677      ;
; -6.112 ; dbufferb:U10|data_latch[2] ; alu:U8|alu_result_latch[3] ; statectrl:U14|dbfbin_latch ; statectrl:U14|enalu_latch ; 0.500        ; -1.283     ; 5.316      ;
; -6.102 ; gr:U12|grd_latch[0]        ; alu:U8|alu_result_latch[2] ; ir:U5|instruction[10]      ; statectrl:U14|enalu_latch ; 1.000        ; -1.499     ; 5.590      ;
; -6.098 ; gr:U12|grc_latch[3]        ; alu:U8|alu_result_latch[3] ; ir:U5|instruction[10]      ; statectrl:U14|enalu_latch ; 0.500        ; -1.493     ; 5.092      ;
; -6.096 ; gr:U12|grc_latch[0]        ; alu:U8|alu_result_latch[0] ; ir:U5|instruction[10]      ; statectrl:U14|enalu_latch ; 1.000        ; -1.425     ; 5.658      ;
; -6.093 ; gr:U12|grc_latch[0]        ; alu:U8|alu_result_latch[1] ; ir:U5|instruction[10]      ; statectrl:U14|enalu_latch ; 1.000        ; -1.425     ; 5.655      ;
; -6.083 ; gr:U12|grd_latch[0]        ; alu:U8|alu_result_latch[0] ; ir:U5|instruction[10]      ; statectrl:U14|enalu_latch ; 1.000        ; -1.499     ; 5.571      ;
; -6.080 ; gr:U12|grd_latch[0]        ; alu:U8|alu_result_latch[1] ; ir:U5|instruction[10]      ; statectrl:U14|enalu_latch ; 1.000        ; -1.499     ; 5.568      ;
; -6.069 ; dbufferb:U10|data_latch[2] ; alu:U8|alu_result_latch[3] ; statectrl:U14|enalu_latch  ; statectrl:U14|enalu_latch ; 0.500        ; -1.240     ; 5.316      ;
; -6.064 ; statectrl:U14|regrd1_latch ; alu:U8|alu_result_latch[3] ; clk_divider:U1|clk_out     ; statectrl:U14|enalu_latch ; 1.000        ; -0.317     ; 6.734      ;
; -6.063 ; gr:U12|grc_latch[1]        ; alu:U8|alu_result_latch[3] ; ir:U5|instruction[10]      ; statectrl:U14|enalu_latch ; 1.000        ; -1.457     ; 5.593      ;
; -6.056 ; gr:U12|grc_latch[2]        ; alu:U8|alu_result_latch[4] ; ir:U5|instruction[10]      ; statectrl:U14|enalu_latch ; 0.500        ; -1.266     ; 5.277      ;
; -6.039 ; gr:U12|grd_latch[1]        ; alu:U8|alu_result_latch[3] ; ir:U5|instruction[10]      ; statectrl:U14|enalu_latch ; 1.000        ; -1.532     ; 5.494      ;
; -6.029 ; gr:U12|gra_latch[0]        ; alu:U8|alu_result_latch[7] ; ir:U5|instruction[10]      ; statectrl:U14|enalu_latch ; 0.500        ; -1.467     ; 5.049      ;
; -6.024 ; dbufferb:U10|data_latch[0] ; alu:U8|alu_result_latch[3] ; statectrl:U14|dbfbin_latch ; statectrl:U14|enalu_latch ; 0.500        ; -1.161     ; 5.350      ;
; -6.018 ; gr:U12|grb_latch[2]        ; alu:U8|alu_result_latch[7] ; ir:U5|instruction[10]      ; statectrl:U14|enalu_latch ; 0.500        ; -1.420     ; 5.085      ;
; -6.016 ; gr:U12|grd_latch[2]        ; alu:U8|alu_result_latch[2] ; ir:U5|instruction[10]      ; statectrl:U14|enalu_latch ; 1.000        ; -1.499     ; 5.504      ;
; -6.008 ; gr:U12|grc_latch[3]        ; alu:U8|alu_result_latch[5] ; ir:U5|instruction[10]      ; statectrl:U14|enalu_latch ; 0.500        ; -1.295     ; 5.200      ;
; -6.002 ; dbufferb:U10|data_latch[2] ; alu:U8|alu_result_latch[2] ; statectrl:U14|dbfbin_latch ; statectrl:U14|enalu_latch ; 0.500        ; -1.250     ; 5.239      ;
; -6.002 ; gr:U12|gra_latch[0]        ; alu:U8|alu_result_latch[6] ; ir:U5|instruction[10]      ; statectrl:U14|enalu_latch ; 0.500        ; -1.476     ; 5.013      ;
; -5.997 ; gr:U12|grd_latch[2]        ; alu:U8|alu_result_latch[0] ; ir:U5|instruction[10]      ; statectrl:U14|enalu_latch ; 1.000        ; -1.499     ; 5.485      ;
; -5.994 ; gr:U12|grd_latch[2]        ; alu:U8|alu_result_latch[1] ; ir:U5|instruction[10]      ; statectrl:U14|enalu_latch ; 1.000        ; -1.499     ; 5.482      ;
; -5.991 ; gr:U12|grb_latch[2]        ; alu:U8|alu_result_latch[6] ; ir:U5|instruction[10]      ; statectrl:U14|enalu_latch ; 0.500        ; -1.429     ; 5.049      ;
; -5.988 ; gr:U12|grc_latch[3]        ; alu:U8|alu_result_latch[2] ; ir:U5|instruction[10]      ; statectrl:U14|enalu_latch ; 0.500        ; -1.460     ; 5.015      ;
; -5.983 ; dbufferb:U10|data_latch[2] ; alu:U8|alu_result_latch[0] ; statectrl:U14|dbfbin_latch ; statectrl:U14|enalu_latch ; 0.500        ; -1.250     ; 5.220      ;
; -5.981 ; dbufferb:U10|data_latch[0] ; alu:U8|alu_result_latch[3] ; statectrl:U14|enalu_latch  ; statectrl:U14|enalu_latch ; 0.500        ; -1.118     ; 5.350      ;
; -5.980 ; dbufferb:U10|data_latch[2] ; alu:U8|alu_result_latch[1] ; statectrl:U14|dbfbin_latch ; statectrl:U14|enalu_latch ; 0.500        ; -1.250     ; 5.217      ;
; -5.978 ; gr:U12|grb_latch[1]        ; alu:U8|alu_result_latch[4] ; ir:U5|instruction[10]      ; statectrl:U14|enalu_latch ; 0.500        ; -1.402     ; 5.063      ;
; -5.969 ; gr:U12|grc_latch[3]        ; alu:U8|alu_result_latch[0] ; ir:U5|instruction[10]      ; statectrl:U14|enalu_latch ; 0.500        ; -1.460     ; 4.996      ;
; -5.966 ; gr:U12|grc_latch[3]        ; alu:U8|alu_result_latch[1] ; ir:U5|instruction[10]      ; statectrl:U14|enalu_latch ; 0.500        ; -1.460     ; 4.993      ;
; -5.965 ; gr:U12|grb_latch[0]        ; alu:U8|alu_result_latch[3] ; ir:U5|instruction[10]      ; statectrl:U14|enalu_latch ; 1.000        ; -1.462     ; 5.490      ;
+--------+----------------------------+----------------------------+----------------------------+---------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'statectrl:U14|enirin_latch'                                                                                                                                                                                             ;
+--------+---------------------------------------------------------------------------------------------------+-----------------------+-------------------------------------------+----------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                         ; To Node               ; Launch Clock                              ; Latch Clock                ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------------------------------------------------------------+-----------------------+-------------------------------------------+----------------------------+--------------+------------+------------+
; -3.149 ; gr:U12|gra_latch[2]                                                                               ; ir:U5|instruction[10] ; ir:U5|instruction[10]                     ; statectrl:U14|enirin_latch ; 0.500        ; -1.543     ; 2.103      ;
; -3.051 ; gr:U12|gra_latch[2]                                                                               ; ir:U5|instruction[2]  ; ir:U5|instruction[10]                     ; statectrl:U14|enirin_latch ; 0.500        ; -1.627     ; 1.921      ;
; -3.036 ; gr:U12|gra_latch[0]                                                                               ; ir:U5|instruction[8]  ; ir:U5|instruction[10]                     ; statectrl:U14|enirin_latch ; 0.500        ; -1.642     ; 1.891      ;
; -3.024 ; gr:U12|gra_latch[0]                                                                               ; ir:U5|instruction[0]  ; ir:U5|instruction[10]                     ; statectrl:U14|enirin_latch ; 0.500        ; -1.628     ; 1.893      ;
; -3.008 ; gr:U12|grb_latch[4]                                                                               ; ir:U5|instruction[4]  ; ir:U5|instruction[10]                     ; statectrl:U14|enirin_latch ; 0.500        ; -1.613     ; 1.892      ;
; -2.985 ; gr:U12|gra_latch[3]                                                                               ; ir:U5|instruction[11] ; ir:U5|instruction[10]                     ; statectrl:U14|enirin_latch ; 0.500        ; -1.636     ; 1.846      ;
; -2.974 ; gr:U12|grb_latch[4]                                                                               ; ir:U5|instruction[12] ; ir:U5|instruction[10]                     ; statectrl:U14|enirin_latch ; 0.500        ; -1.590     ; 1.881      ;
; -2.958 ; gr:U12|gra_latch[5]                                                                               ; ir:U5|instruction[13] ; ir:U5|instruction[10]                     ; statectrl:U14|enirin_latch ; 0.500        ; -1.644     ; 1.811      ;
; -2.947 ; gr:U12|grc_latch[0]                                                                               ; ir:U5|instruction[8]  ; ir:U5|instruction[10]                     ; statectrl:U14|enirin_latch ; 0.500        ; -1.461     ; 1.983      ;
; -2.935 ; gr:U12|grc_latch[0]                                                                               ; ir:U5|instruction[0]  ; ir:U5|instruction[10]                     ; statectrl:U14|enirin_latch ; 0.500        ; -1.447     ; 1.985      ;
; -2.934 ; gr:U12|grb_latch[2]                                                                               ; ir:U5|instruction[10] ; ir:U5|instruction[10]                     ; statectrl:U14|enirin_latch ; 0.500        ; -1.497     ; 1.934      ;
; -2.919 ; gr:U12|grb_latch[6]                                                                               ; ir:U5|instruction[6]  ; ir:U5|instruction[10]                     ; statectrl:U14|enirin_latch ; 0.500        ; -1.709     ; 1.707      ;
; -2.905 ; gr:U12|gra_latch[3]                                                                               ; ir:U5|instruction[3]  ; ir:U5|instruction[10]                     ; statectrl:U14|enirin_latch ; 0.500        ; -1.627     ; 1.775      ;
; -2.857 ; gr:U12|gra_latch[1]                                                                               ; ir:U5|instruction[9]  ; ir:U5|instruction[10]                     ; statectrl:U14|enirin_latch ; 0.500        ; -1.640     ; 1.714      ;
; -2.839 ; gr:U12|gra_latch[4]                                                                               ; ir:U5|instruction[4]  ; ir:U5|instruction[10]                     ; statectrl:U14|enirin_latch ; 0.500        ; -1.656     ; 1.680      ;
; -2.838 ; gr:U12|gra_latch[1]                                                                               ; ir:U5|instruction[1]  ; ir:U5|instruction[10]                     ; statectrl:U14|enirin_latch ; 0.500        ; -1.626     ; 1.709      ;
; -2.836 ; gr:U12|grb_latch[2]                                                                               ; ir:U5|instruction[2]  ; ir:U5|instruction[10]                     ; statectrl:U14|enirin_latch ; 0.500        ; -1.581     ; 1.752      ;
; -2.825 ; gr:U12|grc_latch[2]                                                                               ; ir:U5|instruction[10] ; ir:U5|instruction[10]                     ; statectrl:U14|enirin_latch ; 0.500        ; -1.363     ; 1.959      ;
; -2.817 ; gr:U12|grb_latch[0]                                                                               ; ir:U5|instruction[8]  ; ir:U5|instruction[10]                     ; statectrl:U14|enirin_latch ; 0.500        ; -1.595     ; 1.719      ;
; -2.813 ; gr:U12|grc_latch[5]                                                                               ; ir:U5|instruction[13] ; ir:U5|instruction[10]                     ; statectrl:U14|enirin_latch ; 0.500        ; -1.464     ; 1.846      ;
; -2.807 ; gr:U12|grb_latch[6]                                                                               ; ir:U5|instruction[14] ; ir:U5|instruction[10]                     ; statectrl:U14|enirin_latch ; 0.500        ; -1.590     ; 1.714      ;
; -2.805 ; gr:U12|grb_latch[0]                                                                               ; ir:U5|instruction[0]  ; ir:U5|instruction[10]                     ; statectrl:U14|enirin_latch ; 0.500        ; -1.581     ; 1.721      ;
; -2.805 ; gr:U12|gra_latch[4]                                                                               ; ir:U5|instruction[12] ; ir:U5|instruction[10]                     ; statectrl:U14|enirin_latch ; 0.500        ; -1.633     ; 1.669      ;
; -2.787 ; gr:U12|grc_latch[1]                                                                               ; ir:U5|instruction[9]  ; ir:U5|instruction[10]                     ; statectrl:U14|enirin_latch ; 0.500        ; -1.460     ; 1.824      ;
; -2.768 ; gr:U12|grc_latch[1]                                                                               ; ir:U5|instruction[1]  ; ir:U5|instruction[10]                     ; statectrl:U14|enirin_latch ; 0.500        ; -1.446     ; 1.819      ;
; -2.761 ; gr:U12|gra_latch[7]                                                                               ; ir:U5|instruction[15] ; ir:U5|instruction[10]                     ; statectrl:U14|enirin_latch ; 0.500        ; -1.828     ; 1.430      ;
; -2.727 ; gr:U12|grc_latch[2]                                                                               ; ir:U5|instruction[2]  ; ir:U5|instruction[10]                     ; statectrl:U14|enirin_latch ; 0.500        ; -1.447     ; 1.777      ;
; -2.662 ; gr:U12|gra_latch[6]                                                                               ; ir:U5|instruction[6]  ; ir:U5|instruction[10]                     ; statectrl:U14|enirin_latch ; 0.500        ; -1.756     ; 1.403      ;
; -2.596 ; gr:U12|gra_latch[7]                                                                               ; ir:U5|instruction[7]  ; ir:U5|instruction[10]                     ; statectrl:U14|enirin_latch ; 0.500        ; -1.667     ; 1.426      ;
; -2.586 ; gr:U12|grc_latch[3]                                                                               ; ir:U5|instruction[11] ; ir:U5|instruction[10]                     ; statectrl:U14|enirin_latch ; 0.500        ; -1.456     ; 1.627      ;
; -2.573 ; gr:U12|gra_latch[5]                                                                               ; ir:U5|instruction[5]  ; ir:U5|instruction[10]                     ; statectrl:U14|enirin_latch ; 0.500        ; -1.667     ; 1.403      ;
; -2.550 ; gr:U12|gra_latch[6]                                                                               ; ir:U5|instruction[14] ; ir:U5|instruction[10]                     ; statectrl:U14|enirin_latch ; 0.500        ; -1.637     ; 1.410      ;
; -2.542 ; gr:U12|grc_latch[7]                                                                               ; ir:U5|instruction[15] ; ir:U5|instruction[10]                     ; statectrl:U14|enirin_latch ; 0.500        ; -1.648     ; 1.391      ;
; -2.512 ; gr:U12|grd_latch[2]                                                                               ; ir:U5|instruction[10] ; ir:U5|instruction[10]                     ; statectrl:U14|enirin_latch ; 1.000        ; -1.402     ; 2.107      ;
; -2.508 ; gr:U12|grb_latch[5]                                                                               ; ir:U5|instruction[13] ; ir:U5|instruction[10]                     ; statectrl:U14|enirin_latch ; 0.500        ; -1.600     ; 1.405      ;
; -2.506 ; gr:U12|grc_latch[3]                                                                               ; ir:U5|instruction[3]  ; ir:U5|instruction[10]                     ; statectrl:U14|enirin_latch ; 0.500        ; -1.447     ; 1.556      ;
; -2.498 ; dbufferb:U10|data_latch[2]                                                                        ; ir:U5|instruction[10] ; statectrl:U14|dbfbin_latch                ; statectrl:U14|enirin_latch ; 0.500        ; -1.153     ; 1.842      ;
; -2.477 ; gr:U12|grb_latch[1]                                                                               ; ir:U5|instruction[9]  ; ir:U5|instruction[10]                     ; statectrl:U14|enirin_latch ; 0.500        ; -1.597     ; 1.377      ;
; -2.463 ; rom_new:U4|rom_new_rom:inst|altsyncram:altsyncram_component|altsyncram_kdr3:auto_generated|q_a[4] ; ir:U5|instruction[4]  ; rom_new:U4|monostable_trigger:inst3|pulse ; statectrl:U14|enirin_latch ; 1.000        ; -1.011     ; 2.449      ;
; -2.458 ; gr:U12|grb_latch[1]                                                                               ; ir:U5|instruction[1]  ; ir:U5|instruction[10]                     ; statectrl:U14|enirin_latch ; 0.500        ; -1.583     ; 1.372      ;
; -2.455 ; dbufferb:U10|data_latch[2]                                                                        ; ir:U5|instruction[10] ; statectrl:U14|enalu_latch                 ; statectrl:U14|enirin_latch ; 0.500        ; -1.110     ; 1.842      ;
; -2.429 ; rom_new:U4|rom_new_rom:inst|altsyncram:altsyncram_component|altsyncram_kdr3:auto_generated|q_a[4] ; ir:U5|instruction[12] ; rom_new:U4|monostable_trigger:inst3|pulse ; statectrl:U14|enirin_latch ; 1.000        ; -0.988     ; 2.438      ;
; -2.428 ; gr:U12|grc_latch[5]                                                                               ; ir:U5|instruction[5]  ; ir:U5|instruction[10]                     ; statectrl:U14|enirin_latch ; 0.500        ; -1.487     ; 1.438      ;
; -2.415 ; statectrl:U14|regrd1_latch                                                                        ; ir:U5|instruction[4]  ; clk_divider:U1|clk_out                    ; statectrl:U14|enirin_latch ; 1.000        ; -0.303     ; 3.109      ;
; -2.414 ; gr:U12|grd_latch[2]                                                                               ; ir:U5|instruction[2]  ; ir:U5|instruction[10]                     ; statectrl:U14|enirin_latch ; 1.000        ; -1.486     ; 1.925      ;
; -2.412 ; gr:U12|grc_latch[0]                                                                               ; ir:U5|instruction[8]  ; ir:U5|instruction[10]                     ; statectrl:U14|enirin_latch ; 1.000        ; -1.426     ; 1.983      ;
; -2.403 ; gr:U12|grc_latch[4]                                                                               ; ir:U5|instruction[4]  ; ir:U5|instruction[10]                     ; statectrl:U14|enirin_latch ; 0.500        ; -1.477     ; 1.423      ;
; -2.400 ; dbufferb:U10|data_latch[2]                                                                        ; ir:U5|instruction[2]  ; statectrl:U14|dbfbin_latch                ; statectrl:U14|enirin_latch ; 0.500        ; -1.237     ; 1.660      ;
; -2.400 ; gr:U12|grc_latch[0]                                                                               ; ir:U5|instruction[0]  ; ir:U5|instruction[10]                     ; statectrl:U14|enirin_latch ; 1.000        ; -1.412     ; 1.985      ;
; -2.399 ; gr:U12|grd_latch[0]                                                                               ; ir:U5|instruction[8]  ; ir:U5|instruction[10]                     ; statectrl:U14|enirin_latch ; 1.000        ; -1.500     ; 1.896      ;
; -2.390 ; gr:U12|grd_latch[4]                                                                               ; ir:U5|instruction[4]  ; ir:U5|instruction[10]                     ; statectrl:U14|enirin_latch ; 1.000        ; -1.518     ; 1.869      ;
; -2.387 ; gr:U12|grd_latch[0]                                                                               ; ir:U5|instruction[0]  ; ir:U5|instruction[10]                     ; statectrl:U14|enirin_latch ; 1.000        ; -1.486     ; 1.898      ;
; -2.381 ; statectrl:U14|regrd1_latch                                                                        ; ir:U5|instruction[12] ; clk_divider:U1|clk_out                    ; statectrl:U14|enirin_latch ; 1.000        ; -0.280     ; 3.098      ;
; -2.377 ; gr:U12|grc_latch[7]                                                                               ; ir:U5|instruction[7]  ; ir:U5|instruction[10]                     ; statectrl:U14|enirin_latch ; 0.500        ; -1.487     ; 1.387      ;
; -2.369 ; gr:U12|grc_latch[4]                                                                               ; ir:U5|instruction[12] ; ir:U5|instruction[10]                     ; statectrl:U14|enirin_latch ; 0.500        ; -1.454     ; 1.412      ;
; -2.365 ; statectrl:U14|regrd1_latch                                                                        ; ir:U5|instruction[13] ; clk_divider:U1|clk_out                    ; statectrl:U14|enirin_latch ; 1.000        ; -0.280     ; 3.082      ;
; -2.357 ; dbufferb:U10|data_latch[2]                                                                        ; ir:U5|instruction[2]  ; statectrl:U14|enalu_latch                 ; statectrl:U14|enirin_latch ; 0.500        ; -1.194     ; 1.660      ;
; -2.356 ; gr:U12|grd_latch[4]                                                                               ; ir:U5|instruction[12] ; ir:U5|instruction[10]                     ; statectrl:U14|enirin_latch ; 1.000        ; -1.495     ; 1.858      ;
; -2.343 ; gr:U12|grb_latch[4]                                                                               ; ir:U5|instruction[4]  ; ir:U5|instruction[10]                     ; statectrl:U14|enirin_latch ; 1.000        ; -1.448     ; 1.892      ;
; -2.324 ; gr:U12|grc_latch[6]                                                                               ; ir:U5|instruction[6]  ; ir:U5|instruction[10]                     ; statectrl:U14|enirin_latch ; 0.500        ; -1.576     ; 1.245      ;
; -2.322 ; statectrl:U14|regrd1_latch                                                                        ; ir:U5|instruction[6]  ; clk_divider:U1|clk_out                    ; statectrl:U14|enirin_latch ; 1.000        ; -0.399     ; 2.920      ;
; -2.309 ; gr:U12|grb_latch[4]                                                                               ; ir:U5|instruction[12] ; ir:U5|instruction[10]                     ; statectrl:U14|enirin_latch ; 1.000        ; -1.425     ; 1.881      ;
; -2.301 ; gr:U12|grd_latch[6]                                                                               ; ir:U5|instruction[6]  ; ir:U5|instruction[10]                     ; statectrl:U14|enirin_latch ; 1.000        ; -1.614     ; 1.684      ;
; -2.290 ; gr:U12|grc_latch[2]                                                                               ; ir:U5|instruction[10] ; ir:U5|instruction[10]                     ; statectrl:U14|enirin_latch ; 1.000        ; -1.328     ; 1.959      ;
; -2.289 ; gr:U12|grb_latch[7]                                                                               ; ir:U5|instruction[15] ; ir:U5|instruction[10]                     ; statectrl:U14|enirin_latch ; 0.500        ; -1.784     ; 1.002      ;
; -2.285 ; ir:U5|instruction[10]                                                                             ; ir:U5|instruction[13] ; ir:U5|instruction[10]                     ; statectrl:U14|enirin_latch ; 0.500        ; 0.807      ; 3.694      ;
; -2.278 ; gr:U12|grc_latch[5]                                                                               ; ir:U5|instruction[13] ; ir:U5|instruction[10]                     ; statectrl:U14|enirin_latch ; 1.000        ; -1.429     ; 1.846      ;
; -2.269 ; gr:U12|grb_latch[2]                                                                               ; ir:U5|instruction[10] ; ir:U5|instruction[10]                     ; statectrl:U14|enirin_latch ; 1.000        ; -1.332     ; 1.934      ;
; -2.265 ; gr:U12|grb_latch[3]                                                                               ; ir:U5|instruction[11] ; ir:U5|instruction[10]                     ; statectrl:U14|enirin_latch ; 0.500        ; -1.592     ; 1.170      ;
; -2.254 ; gr:U12|grb_latch[6]                                                                               ; ir:U5|instruction[6]  ; ir:U5|instruction[10]                     ; statectrl:U14|enirin_latch ; 1.000        ; -1.544     ; 1.707      ;
; -2.253 ; statectrl:U14|regrd1_latch                                                                        ; ir:U5|instruction[9]  ; clk_divider:U1|clk_out                    ; statectrl:U14|enirin_latch ; 1.000        ; -0.285     ; 2.965      ;
; -2.252 ; gr:U12|grc_latch[1]                                                                               ; ir:U5|instruction[9]  ; ir:U5|instruction[10]                     ; statectrl:U14|enirin_latch ; 1.000        ; -1.425     ; 1.824      ;
; -2.234 ; statectrl:U14|regrd1_latch                                                                        ; ir:U5|instruction[1]  ; clk_divider:U1|clk_out                    ; statectrl:U14|enirin_latch ; 1.000        ; -0.271     ; 2.960      ;
; -2.233 ; gr:U12|grc_latch[1]                                                                               ; ir:U5|instruction[1]  ; ir:U5|instruction[10]                     ; statectrl:U14|enirin_latch ; 1.000        ; -1.411     ; 1.819      ;
; -2.228 ; gr:U12|grd_latch[1]                                                                               ; ir:U5|instruction[9]  ; ir:U5|instruction[10]                     ; statectrl:U14|enirin_latch ; 1.000        ; -1.500     ; 1.725      ;
; -2.212 ; gr:U12|grc_latch[6]                                                                               ; ir:U5|instruction[14] ; ir:U5|instruction[10]                     ; statectrl:U14|enirin_latch ; 0.500        ; -1.457     ; 1.252      ;
; -2.211 ; dbufferb:U10|data_latch[0]                                                                        ; ir:U5|instruction[8]  ; statectrl:U14|dbfbin_latch                ; statectrl:U14|enirin_latch ; 0.500        ; -1.129     ; 1.579      ;
; -2.210 ; statectrl:U14|regrd1_latch                                                                        ; ir:U5|instruction[14] ; clk_divider:U1|clk_out                    ; statectrl:U14|enirin_latch ; 1.000        ; -0.280     ; 2.927      ;
; -2.209 ; gr:U12|grd_latch[1]                                                                               ; ir:U5|instruction[1]  ; ir:U5|instruction[10]                     ; statectrl:U14|enirin_latch ; 1.000        ; -1.486     ; 1.720      ;
; -2.202 ; ir:U5|instruction[10]                                                                             ; ir:U5|instruction[10] ; ir:U5|instruction[10]                     ; statectrl:U14|enirin_latch ; 0.500        ; 0.900      ; 3.704      ;
; -2.199 ; statectrl:U14|regrd1_latch                                                                        ; ir:U5|instruction[10] ; clk_divider:U1|clk_out                    ; statectrl:U14|enirin_latch ; 1.000        ; -0.187     ; 3.009      ;
; -2.199 ; dbufferb:U10|data_latch[0]                                                                        ; ir:U5|instruction[0]  ; statectrl:U14|dbfbin_latch                ; statectrl:U14|enirin_latch ; 0.500        ; -1.115     ; 1.581      ;
; -2.194 ; rom_new:U4|rom_new_rom:inst|altsyncram:altsyncram_component|altsyncram_kdr3:auto_generated|q_a[6] ; ir:U5|instruction[6]  ; rom_new:U4|monostable_trigger:inst3|pulse ; statectrl:U14|enirin_latch ; 1.000        ; -1.107     ; 2.084      ;
; -2.192 ; gr:U12|grc_latch[2]                                                                               ; ir:U5|instruction[2]  ; ir:U5|instruction[10]                     ; statectrl:U14|enirin_latch ; 1.000        ; -1.412     ; 1.777      ;
; -2.189 ; gr:U12|grd_latch[6]                                                                               ; ir:U5|instruction[14] ; ir:U5|instruction[10]                     ; statectrl:U14|enirin_latch ; 1.000        ; -1.495     ; 1.691      ;
; -2.185 ; gr:U12|grb_latch[3]                                                                               ; ir:U5|instruction[3]  ; ir:U5|instruction[10]                     ; statectrl:U14|enirin_latch ; 0.500        ; -1.583     ; 1.099      ;
; -2.184 ; statectrl:U14|regrd2_latch                                                                        ; ir:U5|instruction[13] ; clk_divider:U1|clk_out                    ; statectrl:U14|enirin_latch ; 1.000        ; -0.280     ; 2.901      ;
; -2.171 ; gr:U12|grb_latch[2]                                                                               ; ir:U5|instruction[2]  ; ir:U5|instruction[10]                     ; statectrl:U14|enirin_latch ; 1.000        ; -1.416     ; 1.752      ;
; -2.168 ; dbufferb:U10|data_latch[0]                                                                        ; ir:U5|instruction[8]  ; statectrl:U14|enalu_latch                 ; statectrl:U14|enirin_latch ; 0.500        ; -1.086     ; 1.579      ;
; -2.161 ; rom_new:U4|rom_new_rom:inst|altsyncram:altsyncram_component|altsyncram_kdr3:auto_generated|q_a[5] ; ir:U5|instruction[13] ; rom_new:U4|monostable_trigger:inst3|pulse ; statectrl:U14|enirin_latch ; 1.000        ; -0.988     ; 2.170      ;
; -2.156 ; dbufferb:U10|data_latch[0]                                                                        ; ir:U5|instruction[0]  ; statectrl:U14|enalu_latch                 ; statectrl:U14|enirin_latch ; 0.500        ; -1.072     ; 1.581      ;
; -2.152 ; gr:U12|grb_latch[0]                                                                               ; ir:U5|instruction[8]  ; ir:U5|instruction[10]                     ; statectrl:U14|enirin_latch ; 1.000        ; -1.430     ; 1.719      ;
; -2.152 ; rom_new:U4|rom_new_rom:inst|altsyncram:altsyncram_component|altsyncram_kdr3:auto_generated|q_a[2] ; ir:U5|instruction[10] ; rom_new:U4|monostable_trigger:inst3|pulse ; statectrl:U14|enirin_latch ; 1.000        ; -0.895     ; 2.254      ;
; -2.142 ; gr:U12|grb_latch[6]                                                                               ; ir:U5|instruction[14] ; ir:U5|instruction[10]                     ; statectrl:U14|enirin_latch ; 1.000        ; -1.425     ; 1.714      ;
; -2.140 ; gr:U12|grb_latch[0]                                                                               ; ir:U5|instruction[0]  ; ir:U5|instruction[10]                     ; statectrl:U14|enirin_latch ; 1.000        ; -1.416     ; 1.721      ;
; -2.137 ; dbufferb:U10|data_latch[3]                                                                        ; ir:U5|instruction[11] ; statectrl:U14|dbfbin_latch                ; statectrl:U14|enirin_latch ; 0.500        ; -1.123     ; 1.511      ;
; -2.135 ; ir:U5|instruction[10]                                                                             ; ir:U5|instruction[4]  ; ir:U5|instruction[10]                     ; statectrl:U14|enirin_latch ; 0.500        ; 0.784      ; 3.521      ;
; -2.124 ; gr:U12|grb_latch[7]                                                                               ; ir:U5|instruction[7]  ; ir:U5|instruction[10]                     ; statectrl:U14|enirin_latch ; 0.500        ; -1.623     ; 0.998      ;
; -2.123 ; gr:U12|grb_latch[5]                                                                               ; ir:U5|instruction[5]  ; ir:U5|instruction[10]                     ; statectrl:U14|enirin_latch ; 0.500        ; -1.623     ; 0.997      ;
; -2.121 ; statectrl:U14|dbfaout_latch                                                                       ; ir:U5|instruction[11] ; clk_divider:U1|clk_out                    ; statectrl:U14|enirin_latch ; 1.000        ; -0.280     ; 2.838      ;
+--------+---------------------------------------------------------------------------------------------------+-----------------------+-------------------------------------------+----------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'statectrl:U14|ramin_latch'                                                                                                                                                                                                                  ;
+--------+---------------------------------------------------------------------------------------------------+--------------------------------------------+-------------------------------------------+---------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                         ; To Node                                    ; Launch Clock                              ; Latch Clock               ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------------------------------------------------------------+--------------------------------------------+-------------------------------------------+---------------------------+--------------+------------+------------+
; -2.986 ; gr:U12|gra_latch[2]                                                                               ; ram_new:U3|ram_ctrl:inst1|address_latch[2] ; ir:U5|instruction[10]                     ; statectrl:U14|ramin_latch ; 0.500        ; -1.561     ; 1.922      ;
; -2.942 ; gr:U12|gra_latch[0]                                                                               ; ram_new:U3|ram_ctrl:inst1|address_latch[0] ; ir:U5|instruction[10]                     ; statectrl:U14|ramin_latch ; 0.500        ; -1.562     ; 1.877      ;
; -2.917 ; gr:U12|gra_latch[3]                                                                               ; ram_new:U3|ram_ctrl:inst1|address_latch[3] ; ir:U5|instruction[10]                     ; statectrl:U14|ramin_latch ; 0.500        ; -1.644     ; 1.770      ;
; -2.853 ; gr:U12|grc_latch[0]                                                                               ; ram_new:U3|ram_ctrl:inst1|address_latch[0] ; ir:U5|instruction[10]                     ; statectrl:U14|ramin_latch ; 0.500        ; -1.381     ; 1.969      ;
; -2.802 ; gr:U12|gra_latch[1]                                                                               ; ram_new:U3|ram_ctrl:inst1|address_latch[1] ; ir:U5|instruction[10]                     ; statectrl:U14|ramin_latch ; 0.500        ; -1.559     ; 1.740      ;
; -2.771 ; gr:U12|grb_latch[2]                                                                               ; ram_new:U3|ram_ctrl:inst1|address_latch[2] ; ir:U5|instruction[10]                     ; statectrl:U14|ramin_latch ; 0.500        ; -1.515     ; 1.753      ;
; -2.732 ; gr:U12|grc_latch[1]                                                                               ; ram_new:U3|ram_ctrl:inst1|address_latch[1] ; ir:U5|instruction[10]                     ; statectrl:U14|ramin_latch ; 0.500        ; -1.379     ; 1.850      ;
; -2.723 ; gr:U12|grb_latch[0]                                                                               ; ram_new:U3|ram_ctrl:inst1|address_latch[0] ; ir:U5|instruction[10]                     ; statectrl:U14|ramin_latch ; 0.500        ; -1.515     ; 1.705      ;
; -2.705 ; gr:U12|gra_latch[5]                                                                               ; ram_new:U3|ram_ctrl:inst1|address_latch[5] ; ir:U5|instruction[10]                     ; statectrl:U14|ramin_latch ; 0.500        ; -1.586     ; 1.616      ;
; -2.702 ; gr:U12|gra_latch[7]                                                                               ; ram_new:U3|ram_ctrl:inst1|address_latch[7] ; ir:U5|instruction[10]                     ; statectrl:U14|ramin_latch ; 0.500        ; -1.569     ; 1.630      ;
; -2.691 ; gr:U12|grb_latch[6]                                                                               ; ram_new:U3|ram_ctrl:inst1|address_latch[6] ; ir:U5|instruction[10]                     ; statectrl:U14|ramin_latch ; 0.500        ; -1.515     ; 1.673      ;
; -2.662 ; gr:U12|grc_latch[2]                                                                               ; ram_new:U3|ram_ctrl:inst1|address_latch[2] ; ir:U5|instruction[10]                     ; statectrl:U14|ramin_latch ; 0.500        ; -1.381     ; 1.778      ;
; -2.560 ; gr:U12|grc_latch[5]                                                                               ; ram_new:U3|ram_ctrl:inst1|address_latch[5] ; ir:U5|instruction[10]                     ; statectrl:U14|ramin_latch ; 0.500        ; -1.406     ; 1.651      ;
; -2.518 ; gr:U12|grc_latch[3]                                                                               ; ram_new:U3|ram_ctrl:inst1|address_latch[3] ; ir:U5|instruction[10]                     ; statectrl:U14|ramin_latch ; 0.500        ; -1.464     ; 1.551      ;
; -2.483 ; gr:U12|grc_latch[7]                                                                               ; ram_new:U3|ram_ctrl:inst1|address_latch[7] ; ir:U5|instruction[10]                     ; statectrl:U14|ramin_latch ; 0.500        ; -1.389     ; 1.591      ;
; -2.468 ; gr:U12|grb_latch[4]                                                                               ; ram_new:U3|ram_ctrl:inst1|address_latch[4] ; ir:U5|instruction[10]                     ; statectrl:U14|ramin_latch ; 0.500        ; -1.605     ; 1.360      ;
; -2.434 ; gr:U12|gra_latch[6]                                                                               ; ram_new:U3|ram_ctrl:inst1|address_latch[6] ; ir:U5|instruction[10]                     ; statectrl:U14|ramin_latch ; 0.500        ; -1.562     ; 1.369      ;
; -2.422 ; gr:U12|grb_latch[1]                                                                               ; ram_new:U3|ram_ctrl:inst1|address_latch[1] ; ir:U5|instruction[10]                     ; statectrl:U14|ramin_latch ; 0.500        ; -1.516     ; 1.403      ;
; -2.349 ; gr:U12|grd_latch[2]                                                                               ; ram_new:U3|ram_ctrl:inst1|address_latch[2] ; ir:U5|instruction[10]                     ; statectrl:U14|ramin_latch ; 1.000        ; -1.420     ; 1.926      ;
; -2.335 ; dbufferb:U10|data_latch[2]                                                                        ; ram_new:U3|ram_ctrl:inst1|address_latch[2] ; statectrl:U14|dbfbin_latch                ; statectrl:U14|ramin_latch ; 0.500        ; -1.171     ; 1.661      ;
; -2.318 ; gr:U12|grc_latch[0]                                                                               ; ram_new:U3|ram_ctrl:inst1|address_latch[0] ; ir:U5|instruction[10]                     ; statectrl:U14|ramin_latch ; 1.000        ; -1.346     ; 1.969      ;
; -2.305 ; gr:U12|grd_latch[0]                                                                               ; ram_new:U3|ram_ctrl:inst1|address_latch[0] ; ir:U5|instruction[10]                     ; statectrl:U14|ramin_latch ; 1.000        ; -1.420     ; 1.882      ;
; -2.299 ; gr:U12|gra_latch[4]                                                                               ; ram_new:U3|ram_ctrl:inst1|address_latch[4] ; ir:U5|instruction[10]                     ; statectrl:U14|ramin_latch ; 0.500        ; -1.648     ; 1.148      ;
; -2.292 ; dbufferb:U10|data_latch[2]                                                                        ; ram_new:U3|ram_ctrl:inst1|address_latch[2] ; statectrl:U14|enalu_latch                 ; statectrl:U14|ramin_latch ; 0.500        ; -1.128     ; 1.661      ;
; -2.255 ; gr:U12|grb_latch[5]                                                                               ; ram_new:U3|ram_ctrl:inst1|address_latch[5] ; ir:U5|instruction[10]                     ; statectrl:U14|ramin_latch ; 0.500        ; -1.542     ; 1.210      ;
; -2.230 ; gr:U12|grb_latch[7]                                                                               ; ram_new:U3|ram_ctrl:inst1|address_latch[7] ; ir:U5|instruction[10]                     ; statectrl:U14|ramin_latch ; 0.500        ; -1.525     ; 1.202      ;
; -2.198 ; statectrl:U14|regrd1_latch                                                                        ; ram_new:U3|ram_ctrl:inst1|address_latch[1] ; clk_divider:U1|clk_out                    ; statectrl:U14|ramin_latch ; 1.000        ; -0.204     ; 2.991      ;
; -2.197 ; gr:U12|grc_latch[1]                                                                               ; ram_new:U3|ram_ctrl:inst1|address_latch[1] ; ir:U5|instruction[10]                     ; statectrl:U14|ramin_latch ; 1.000        ; -1.344     ; 1.850      ;
; -2.197 ; gr:U12|grb_latch[3]                                                                               ; ram_new:U3|ram_ctrl:inst1|address_latch[3] ; ir:U5|instruction[10]                     ; statectrl:U14|ramin_latch ; 0.500        ; -1.600     ; 1.094      ;
; -2.173 ; gr:U12|grd_latch[1]                                                                               ; ram_new:U3|ram_ctrl:inst1|address_latch[1] ; ir:U5|instruction[10]                     ; statectrl:U14|ramin_latch ; 1.000        ; -1.419     ; 1.751      ;
; -2.127 ; gr:U12|grc_latch[2]                                                                               ; ram_new:U3|ram_ctrl:inst1|address_latch[2] ; ir:U5|instruction[10]                     ; statectrl:U14|ramin_latch ; 1.000        ; -1.346     ; 1.778      ;
; -2.117 ; dbufferb:U10|data_latch[0]                                                                        ; ram_new:U3|ram_ctrl:inst1|address_latch[0] ; statectrl:U14|dbfbin_latch                ; statectrl:U14|ramin_latch ; 0.500        ; -1.049     ; 1.565      ;
; -2.112 ; statectrl:U14|regrd1_latch                                                                        ; ram_new:U3|ram_ctrl:inst1|address_latch[5] ; clk_divider:U1|clk_out                    ; statectrl:U14|ramin_latch ; 1.000        ; -0.222     ; 2.887      ;
; -2.106 ; gr:U12|grb_latch[2]                                                                               ; ram_new:U3|ram_ctrl:inst1|address_latch[2] ; ir:U5|instruction[10]                     ; statectrl:U14|ramin_latch ; 1.000        ; -1.350     ; 1.753      ;
; -2.096 ; gr:U12|grc_latch[6]                                                                               ; ram_new:U3|ram_ctrl:inst1|address_latch[6] ; ir:U5|instruction[10]                     ; statectrl:U14|ramin_latch ; 0.500        ; -1.382     ; 1.211      ;
; -2.094 ; statectrl:U14|regrd1_latch                                                                        ; ram_new:U3|ram_ctrl:inst1|address_latch[6] ; clk_divider:U1|clk_out                    ; statectrl:U14|ramin_latch ; 1.000        ; -0.205     ; 2.886      ;
; -2.074 ; dbufferb:U10|data_latch[0]                                                                        ; ram_new:U3|ram_ctrl:inst1|address_latch[0] ; statectrl:U14|enalu_latch                 ; statectrl:U14|ramin_latch ; 0.500        ; -1.006     ; 1.565      ;
; -2.073 ; gr:U12|grd_latch[6]                                                                               ; ram_new:U3|ram_ctrl:inst1|address_latch[6] ; ir:U5|instruction[10]                     ; statectrl:U14|ramin_latch ; 1.000        ; -1.420     ; 1.650      ;
; -2.069 ; dbufferb:U10|data_latch[3]                                                                        ; ram_new:U3|ram_ctrl:inst1|address_latch[3] ; statectrl:U14|dbfbin_latch                ; statectrl:U14|ramin_latch ; 0.500        ; -1.131     ; 1.435      ;
; -2.058 ; gr:U12|grb_latch[0]                                                                               ; ram_new:U3|ram_ctrl:inst1|address_latch[0] ; ir:U5|instruction[10]                     ; statectrl:U14|ramin_latch ; 1.000        ; -1.350     ; 1.705      ;
; -2.053 ; statectrl:U14|dbfaout_latch                                                                       ; ram_new:U3|ram_ctrl:inst1|address_latch[3] ; clk_divider:U1|clk_out                    ; statectrl:U14|ramin_latch ; 1.000        ; -0.288     ; 2.762      ;
; -2.039 ; ir:U5|instruction[10]                                                                             ; ram_new:U3|ram_ctrl:inst1|address_latch[2] ; ir:U5|instruction[10]                     ; statectrl:U14|ramin_latch ; 0.500        ; 0.882      ; 3.523      ;
; -2.036 ; statectrl:U14|regrd1_latch                                                                        ; ram_new:U3|ram_ctrl:inst1|address_latch[2] ; clk_divider:U1|clk_out                    ; statectrl:U14|ramin_latch ; 1.000        ; -0.205     ; 2.828      ;
; -2.032 ; ir:U5|instruction[10]                                                                             ; ram_new:U3|ram_ctrl:inst1|address_latch[5] ; ir:U5|instruction[10]                     ; statectrl:U14|ramin_latch ; 0.500        ; 0.865      ; 3.499      ;
; -2.026 ; gr:U12|grb_latch[6]                                                                               ; ram_new:U3|ram_ctrl:inst1|address_latch[6] ; ir:U5|instruction[10]                     ; statectrl:U14|ramin_latch ; 1.000        ; -1.350     ; 1.673      ;
; -2.026 ; dbufferb:U10|data_latch[3]                                                                        ; ram_new:U3|ram_ctrl:inst1|address_latch[3] ; statectrl:U14|enalu_latch                 ; statectrl:U14|ramin_latch ; 0.500        ; -1.088     ; 1.435      ;
; -2.025 ; gr:U12|grc_latch[5]                                                                               ; ram_new:U3|ram_ctrl:inst1|address_latch[5] ; ir:U5|instruction[10]                     ; statectrl:U14|ramin_latch ; 1.000        ; -1.371     ; 1.651      ;
; -2.004 ; dbufferb:U10|data_latch[1]                                                                        ; ram_new:U3|ram_ctrl:inst1|address_latch[1] ; statectrl:U14|dbfbin_latch                ; statectrl:U14|ramin_latch ; 0.500        ; -1.047     ; 1.454      ;
; -1.989 ; rom_new:U4|rom_new_rom:inst|altsyncram:altsyncram_component|altsyncram_kdr3:auto_generated|q_a[2] ; ram_new:U3|ram_ctrl:inst1|address_latch[2] ; rom_new:U4|monostable_trigger:inst3|pulse ; statectrl:U14|ramin_latch ; 1.000        ; -0.913     ; 2.073      ;
; -1.985 ; statectrl:U14|regrd1_latch                                                                        ; ram_new:U3|ram_ctrl:inst1|address_latch[0] ; clk_divider:U1|clk_out                    ; statectrl:U14|ramin_latch ; 1.000        ; -0.205     ; 2.777      ;
; -1.983 ; gr:U12|grc_latch[3]                                                                               ; ram_new:U3|ram_ctrl:inst1|address_latch[3] ; ir:U5|instruction[10]                     ; statectrl:U14|ramin_latch ; 1.000        ; -1.429     ; 1.551      ;
; -1.966 ; rom_new:U4|rom_new_rom:inst|altsyncram:altsyncram_component|altsyncram_kdr3:auto_generated|q_a[6] ; ram_new:U3|ram_ctrl:inst1|address_latch[6] ; rom_new:U4|monostable_trigger:inst3|pulse ; statectrl:U14|ramin_latch ; 1.000        ; -0.913     ; 2.050      ;
; -1.961 ; dbufferb:U10|data_latch[1]                                                                        ; ram_new:U3|ram_ctrl:inst1|address_latch[1] ; statectrl:U14|enalu_latch                 ; statectrl:U14|ramin_latch ; 0.500        ; -1.004     ; 1.454      ;
; -1.948 ; gr:U12|grc_latch[7]                                                                               ; ram_new:U3|ram_ctrl:inst1|address_latch[7] ; ir:U5|instruction[10]                     ; statectrl:U14|ramin_latch ; 1.000        ; -1.354     ; 1.591      ;
; -1.940 ; ir:U5|instruction[10]                                                                             ; ram_new:U3|ram_ctrl:inst1|address_latch[7] ; ir:U5|instruction[10]                     ; statectrl:U14|ramin_latch ; 0.500        ; 0.882      ; 3.424      ;
; -1.931 ; statectrl:U14|regrd2_latch                                                                        ; ram_new:U3|ram_ctrl:inst1|address_latch[5] ; clk_divider:U1|clk_out                    ; statectrl:U14|ramin_latch ; 1.000        ; -0.222     ; 2.706      ;
; -1.930 ; statectrl:U14|regrd2_latch                                                                        ; ram_new:U3|ram_ctrl:inst1|address_latch[2] ; clk_divider:U1|clk_out                    ; statectrl:U14|ramin_latch ; 1.000        ; -0.205     ; 2.722      ;
; -1.923 ; rom_new:U4|rom_new_rom:inst|altsyncram:altsyncram_component|altsyncram_kdr3:auto_generated|q_a[4] ; ram_new:U3|ram_ctrl:inst1|address_latch[4] ; rom_new:U4|monostable_trigger:inst3|pulse ; statectrl:U14|ramin_latch ; 1.000        ; -1.003     ; 1.917      ;
; -1.922 ; statectrl:U14|regrd1_latch                                                                        ; ram_new:U3|ram_ctrl:inst1|address_latch[7] ; clk_divider:U1|clk_out                    ; statectrl:U14|ramin_latch ; 1.000        ; -0.205     ; 2.714      ;
; -1.919 ; ram_new:U3|ram_new_ram:inst|altsyncram:altsyncram_component|altsyncram_2kn3:auto_generated|q_a[3] ; ram_new:U3|ram_ctrl:inst1|address_latch[3] ; statectrl:U14|ramrd_latch                 ; statectrl:U14|ramin_latch ; 1.000        ; -0.117     ; 2.809      ;
; -1.918 ; ir:U5|instruction[10]                                                                             ; ram_new:U3|ram_ctrl:inst1|address_latch[1] ; ir:U5|instruction[10]                     ; statectrl:U14|ramin_latch ; 0.500        ; 0.883      ; 3.403      ;
; -1.910 ; rom_new:U4|rom_new_rom:inst|altsyncram:altsyncram_component|altsyncram_kdr3:auto_generated|q_a[0] ; ram_new:U3|ram_ctrl:inst1|address_latch[0] ; rom_new:U4|monostable_trigger:inst3|pulse ; statectrl:U14|ramin_latch ; 1.000        ; -0.913     ; 1.994      ;
; -1.908 ; rom_new:U4|rom_new_rom:inst|altsyncram:altsyncram_component|altsyncram_kdr3:auto_generated|q_a[5] ; ram_new:U3|ram_ctrl:inst1|address_latch[5] ; rom_new:U4|monostable_trigger:inst3|pulse ; statectrl:U14|ramin_latch ; 1.000        ; -0.930     ; 1.975      ;
; -1.907 ; rom_new:U4|rom_new_rom:inst|altsyncram:altsyncram_component|altsyncram_kdr3:auto_generated|q_a[7] ; ram_new:U3|ram_ctrl:inst1|address_latch[7] ; rom_new:U4|monostable_trigger:inst3|pulse ; statectrl:U14|ramin_latch ; 1.000        ; -0.913     ; 1.991      ;
; -1.878 ; ir:U5|instruction[10]                                                                             ; ram_new:U3|ram_ctrl:inst1|address_latch[0] ; ir:U5|instruction[10]                     ; statectrl:U14|ramin_latch ; 0.500        ; 0.882      ; 3.362      ;
; -1.875 ; statectrl:U14|regrd1_latch                                                                        ; ram_new:U3|ram_ctrl:inst1|address_latch[4] ; clk_divider:U1|clk_out                    ; statectrl:U14|ramin_latch ; 1.000        ; -0.295     ; 2.577      ;
; -1.863 ; gr:U12|grc_latch[4]                                                                               ; ram_new:U3|ram_ctrl:inst1|address_latch[4] ; ir:U5|instruction[10]                     ; statectrl:U14|ramin_latch ; 0.500        ; -1.469     ; 0.891      ;
; -1.850 ; gr:U12|grd_latch[4]                                                                               ; ram_new:U3|ram_ctrl:inst1|address_latch[4] ; ir:U5|instruction[10]                     ; statectrl:U14|ramin_latch ; 1.000        ; -1.510     ; 1.337      ;
; -1.839 ; statectrl:U14|regrd2_latch                                                                        ; ram_new:U3|ram_ctrl:inst1|address_latch[7] ; clk_divider:U1|clk_out                    ; statectrl:U14|ramin_latch ; 1.000        ; -0.205     ; 2.631      ;
; -1.834 ; ir:U5|instruction[3]                                                                              ; ram_new:U3|ram_ctrl:inst1|address_latch[3] ; statectrl:U14|enirin_latch                ; statectrl:U14|ramin_latch ; 1.000        ; -0.062     ; 2.779      ;
; -1.829 ; gr:U12|grd_latch[5]                                                                               ; ram_new:U3|ram_ctrl:inst1|address_latch[5] ; ir:U5|instruction[10]                     ; statectrl:U14|ramin_latch ; 1.000        ; -1.447     ; 1.379      ;
; -1.817 ; statectrl:U14|regrd2_latch                                                                        ; ram_new:U3|ram_ctrl:inst1|address_latch[1] ; clk_divider:U1|clk_out                    ; statectrl:U14|ramin_latch ; 1.000        ; -0.204     ; 2.610      ;
; -1.813 ; ir:U5|instruction[10]                                                                             ; ram_new:U3|ram_ctrl:inst1|address_latch[6] ; ir:U5|instruction[10]                     ; statectrl:U14|ramin_latch ; 0.500        ; 0.882      ; 3.297      ;
; -1.805 ; gr:U12|grd_latch[7]                                                                               ; ram_new:U3|ram_ctrl:inst1|address_latch[7] ; ir:U5|instruction[10]                     ; statectrl:U14|ramin_latch ; 1.000        ; -1.430     ; 1.372      ;
; -1.803 ; gr:U12|grb_latch[4]                                                                               ; ram_new:U3|ram_ctrl:inst1|address_latch[4] ; ir:U5|instruction[10]                     ; statectrl:U14|ramin_latch ; 1.000        ; -1.440     ; 1.360      ;
; -1.798 ; statectrl:U14|regrd1_latch                                                                        ; ram_new:U3|ram_ctrl:inst1|address_latch[3] ; clk_divider:U1|clk_out                    ; statectrl:U14|ramin_latch ; 1.000        ; -0.288     ; 2.507      ;
; -1.772 ; gr:U12|grd_latch[3]                                                                               ; ram_new:U3|ram_ctrl:inst1|address_latch[3] ; ir:U5|instruction[10]                     ; statectrl:U14|ramin_latch ; 1.000        ; -1.503     ; 1.266      ;
; -1.765 ; statectrl:U14|regrd2_latch                                                                        ; ram_new:U3|ram_ctrl:inst1|address_latch[0] ; clk_divider:U1|clk_out                    ; statectrl:U14|ramin_latch ; 1.000        ; -0.205     ; 2.557      ;
; -1.757 ; gr:U12|grb_latch[1]                                                                               ; ram_new:U3|ram_ctrl:inst1|address_latch[1] ; ir:U5|instruction[10]                     ; statectrl:U14|ramin_latch ; 1.000        ; -1.351     ; 1.403      ;
; -1.727 ; statectrl:U14|dbfaout_latch                                                                       ; ram_new:U3|ram_ctrl:inst1|address_latch[1] ; clk_divider:U1|clk_out                    ; statectrl:U14|ramin_latch ; 1.000        ; -0.204     ; 2.520      ;
; -1.712 ; statectrl:U14|regrd2_latch                                                                        ; ram_new:U3|ram_ctrl:inst1|address_latch[6] ; clk_divider:U1|clk_out                    ; statectrl:U14|ramin_latch ; 1.000        ; -0.205     ; 2.504      ;
; -1.684 ; rom_new:U4|rom_new_rom:inst|altsyncram:altsyncram_component|altsyncram_kdr3:auto_generated|q_a[1] ; ram_new:U3|ram_ctrl:inst1|address_latch[1] ; rom_new:U4|monostable_trigger:inst3|pulse ; statectrl:U14|ramin_latch ; 1.000        ; -0.912     ; 1.769      ;
; -1.680 ; ir:U5|instruction[3]                                                                              ; ram_new:U3|ram_ctrl:inst1|address_latch[2] ; statectrl:U14|enirin_latch                ; statectrl:U14|ramin_latch ; 1.000        ; 0.021      ; 2.708      ;
; -1.666 ; ir:U5|instruction[2]                                                                              ; ram_new:U3|ram_ctrl:inst1|address_latch[1] ; statectrl:U14|enirin_latch                ; statectrl:U14|ramin_latch ; 1.000        ; 0.022      ; 2.695      ;
; -1.666 ; dbufferb:U10|data_latch[6]                                                                        ; ram_new:U3|ram_ctrl:inst1|address_latch[6] ; statectrl:U14|dbfbin_latch                ; statectrl:U14|ramin_latch ; 0.500        ; -1.162     ; 1.001      ;
; -1.650 ; dbufferb:U10|data_latch[7]                                                                        ; ram_new:U3|ram_ctrl:inst1|address_latch[7] ; statectrl:U14|dbfbin_latch                ; statectrl:U14|ramin_latch ; 0.500        ; -1.051     ; 1.096      ;
; -1.646 ; ir:U5|instruction[1]                                                                              ; ram_new:U3|ram_ctrl:inst1|address_latch[2] ; statectrl:U14|enirin_latch                ; statectrl:U14|ramin_latch ; 1.000        ; 0.021      ; 2.674      ;
; -1.628 ; ir:U5|instruction[3]                                                                              ; ram_new:U3|ram_ctrl:inst1|address_latch[5] ; statectrl:U14|enirin_latch                ; statectrl:U14|ramin_latch ; 1.000        ; 0.004      ; 2.639      ;
; -1.623 ; dbufferb:U10|data_latch[6]                                                                        ; ram_new:U3|ram_ctrl:inst1|address_latch[6] ; statectrl:U14|enalu_latch                 ; statectrl:U14|ramin_latch ; 0.500        ; -1.119     ; 1.001      ;
; -1.621 ; rom_new:U4|rom_new_rom:inst|altsyncram:altsyncram_component|altsyncram_kdr3:auto_generated|q_a[3] ; ram_new:U3|ram_ctrl:inst1|address_latch[3] ; rom_new:U4|monostable_trigger:inst3|pulse ; statectrl:U14|ramin_latch ; 1.000        ; -0.996     ; 1.622      ;
; -1.616 ; statectrl:U14|enpcout_latch                                                                       ; ram_new:U3|ram_ctrl:inst1|address_latch[0] ; clk_divider:U1|clk_out                    ; statectrl:U14|ramin_latch ; 1.000        ; -0.204     ; 2.409      ;
; -1.610 ; statectrl:U14|dbfbout_latch                                                                       ; ram_new:U3|ram_ctrl:inst1|address_latch[3] ; clk_divider:U1|clk_out                    ; statectrl:U14|ramin_latch ; 1.000        ; -0.284     ; 2.323      ;
; -1.607 ; dbufferb:U10|data_latch[7]                                                                        ; ram_new:U3|ram_ctrl:inst1|address_latch[7] ; statectrl:U14|enalu_latch                 ; statectrl:U14|ramin_latch ; 0.500        ; -1.008     ; 1.096      ;
; -1.600 ; ram_new:U3|ram_new_ram:inst|altsyncram:altsyncram_component|altsyncram_2kn3:auto_generated|q_a[1] ; ram_new:U3|ram_ctrl:inst1|address_latch[1] ; statectrl:U14|ramrd_latch                 ; statectrl:U14|ramin_latch ; 1.000        ; -0.033     ; 2.574      ;
; -1.595 ; ir:U5|instruction[10]                                                                             ; ram_new:U3|ram_ctrl:inst1|address_latch[4] ; ir:U5|instruction[10]                     ; statectrl:U14|ramin_latch ; 0.500        ; 0.792      ; 2.989      ;
; -1.590 ; gr:U12|grb_latch[5]                                                                               ; ram_new:U3|ram_ctrl:inst1|address_latch[5] ; ir:U5|instruction[10]                     ; statectrl:U14|ramin_latch ; 1.000        ; -1.377     ; 1.210      ;
; -1.588 ; ir:U5|instruction[1]                                                                              ; ram_new:U3|ram_ctrl:inst1|address_latch[5] ; statectrl:U14|enirin_latch                ; statectrl:U14|ramin_latch ; 1.000        ; 0.004      ; 2.599      ;
; -1.586 ; ir:U5|instruction[9]                                                                              ; ram_new:U3|ram_ctrl:inst1|address_latch[2] ; statectrl:U14|enirin_latch                ; statectrl:U14|ramin_latch ; 1.000        ; 0.036      ; 2.629      ;
; -1.584 ; ir:U5|instruction[0]                                                                              ; ram_new:U3|ram_ctrl:inst1|address_latch[1] ; statectrl:U14|enirin_latch                ; statectrl:U14|ramin_latch ; 1.000        ; 0.022      ; 2.613      ;
; -1.568 ; dbufferb:U10|data_latch[5]                                                                        ; ram_new:U3|ram_ctrl:inst1|address_latch[5] ; statectrl:U14|dbfbin_latch                ; statectrl:U14|ramin_latch ; 0.500        ; -1.068     ; 0.997      ;
+--------+---------------------------------------------------------------------------------------------------+--------------------------------------------+-------------------------------------------+---------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'statectrl:U14|ramwt_latch'                                                                                                                                                                                                                                                                                                 ;
+--------+---------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------+-------------------------------------------+---------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                         ; To Node                                                                                                                   ; Launch Clock                              ; Latch Clock               ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------+-------------------------------------------+---------------------------+--------------+------------+------------+
; -2.893 ; gr:U12|gra_latch[2]                                                                               ; ram_new:U3|ram_new_ram:inst|altsyncram:altsyncram_component|altsyncram_2kn3:auto_generated|ram_block1a0~porta_datain_reg0 ; ir:U5|instruction[10]                     ; statectrl:U14|ramwt_latch ; 0.500        ; -1.539     ; 1.873      ;
; -2.836 ; gr:U12|gra_latch[0]                                                                               ; ram_new:U3|ram_new_ram:inst|altsyncram:altsyncram_component|altsyncram_2kn3:auto_generated|ram_block1a0~porta_datain_reg0 ; ir:U5|instruction[10]                     ; statectrl:U14|ramwt_latch ; 0.500        ; -1.540     ; 1.815      ;
; -2.769 ; gr:U12|gra_latch[1]                                                                               ; ram_new:U3|ram_new_ram:inst|altsyncram:altsyncram_component|altsyncram_2kn3:auto_generated|ram_block1a0~porta_datain_reg0 ; ir:U5|instruction[10]                     ; statectrl:U14|ramwt_latch ; 0.500        ; -1.538     ; 1.750      ;
; -2.747 ; gr:U12|grc_latch[0]                                                                               ; ram_new:U3|ram_new_ram:inst|altsyncram:altsyncram_component|altsyncram_2kn3:auto_generated|ram_block1a0~porta_datain_reg0 ; ir:U5|instruction[10]                     ; statectrl:U14|ramwt_latch ; 0.500        ; -1.359     ; 1.907      ;
; -2.735 ; gr:U12|grb_latch[4]                                                                               ; ram_new:U3|ram_new_ram:inst|altsyncram:altsyncram_component|altsyncram_2kn3:auto_generated|ram_block1a0~porta_datain_reg0 ; ir:U5|instruction[10]                     ; statectrl:U14|ramwt_latch ; 0.500        ; -1.493     ; 1.761      ;
; -2.700 ; gr:U12|gra_latch[3]                                                                               ; ram_new:U3|ram_new_ram:inst|altsyncram:altsyncram_component|altsyncram_2kn3:auto_generated|ram_block1a0~porta_datain_reg0 ; ir:U5|instruction[10]                     ; statectrl:U14|ramwt_latch ; 0.500        ; -1.539     ; 1.680      ;
; -2.699 ; gr:U12|gra_latch[5]                                                                               ; ram_new:U3|ram_new_ram:inst|altsyncram:altsyncram_component|altsyncram_2kn3:auto_generated|ram_block1a0~porta_datain_reg0 ; ir:U5|instruction[10]                     ; statectrl:U14|ramwt_latch ; 0.500        ; -1.547     ; 1.671      ;
; -2.699 ; gr:U12|grc_latch[1]                                                                               ; ram_new:U3|ram_new_ram:inst|altsyncram:altsyncram_component|altsyncram_2kn3:auto_generated|ram_block1a0~porta_datain_reg0 ; ir:U5|instruction[10]                     ; statectrl:U14|ramwt_latch ; 0.500        ; -1.358     ; 1.860      ;
; -2.678 ; gr:U12|grb_latch[2]                                                                               ; ram_new:U3|ram_new_ram:inst|altsyncram:altsyncram_component|altsyncram_2kn3:auto_generated|ram_block1a0~porta_datain_reg0 ; ir:U5|instruction[10]                     ; statectrl:U14|ramwt_latch ; 0.500        ; -1.493     ; 1.704      ;
; -2.649 ; gr:U12|gra_latch[7]                                                                               ; ram_new:U3|ram_new_ram:inst|altsyncram:altsyncram_component|altsyncram_2kn3:auto_generated|ram_block1a0~porta_datain_reg0 ; ir:U5|instruction[10]                     ; statectrl:U14|ramwt_latch ; 0.500        ; -1.547     ; 1.621      ;
; -2.623 ; gr:U12|grb_latch[6]                                                                               ; ram_new:U3|ram_new_ram:inst|altsyncram:altsyncram_component|altsyncram_2kn3:auto_generated|ram_block1a0~porta_datain_reg0 ; ir:U5|instruction[10]                     ; statectrl:U14|ramwt_latch ; 0.500        ; -1.493     ; 1.649      ;
; -2.617 ; gr:U12|grb_latch[0]                                                                               ; ram_new:U3|ram_new_ram:inst|altsyncram:altsyncram_component|altsyncram_2kn3:auto_generated|ram_block1a0~porta_datain_reg0 ; ir:U5|instruction[10]                     ; statectrl:U14|ramwt_latch ; 0.500        ; -1.493     ; 1.643      ;
; -2.569 ; gr:U12|grc_latch[2]                                                                               ; ram_new:U3|ram_new_ram:inst|altsyncram:altsyncram_component|altsyncram_2kn3:auto_generated|ram_block1a0~porta_datain_reg0 ; ir:U5|instruction[10]                     ; statectrl:U14|ramwt_latch ; 0.500        ; -1.359     ; 1.729      ;
; -2.566 ; gr:U12|gra_latch[4]                                                                               ; ram_new:U3|ram_new_ram:inst|altsyncram:altsyncram_component|altsyncram_2kn3:auto_generated|ram_block1a0~porta_datain_reg0 ; ir:U5|instruction[10]                     ; statectrl:U14|ramwt_latch ; 0.500        ; -1.536     ; 1.549      ;
; -2.554 ; gr:U12|grc_latch[5]                                                                               ; ram_new:U3|ram_new_ram:inst|altsyncram:altsyncram_component|altsyncram_2kn3:auto_generated|ram_block1a0~porta_datain_reg0 ; ir:U5|instruction[10]                     ; statectrl:U14|ramwt_latch ; 0.500        ; -1.367     ; 1.706      ;
; -2.430 ; gr:U12|grc_latch[7]                                                                               ; ram_new:U3|ram_new_ram:inst|altsyncram:altsyncram_component|altsyncram_2kn3:auto_generated|ram_block1a0~porta_datain_reg0 ; ir:U5|instruction[10]                     ; statectrl:U14|ramwt_latch ; 0.500        ; -1.367     ; 1.582      ;
; -2.389 ; gr:U12|grb_latch[1]                                                                               ; ram_new:U3|ram_new_ram:inst|altsyncram:altsyncram_component|altsyncram_2kn3:auto_generated|ram_block1a0~porta_datain_reg0 ; ir:U5|instruction[10]                     ; statectrl:U14|ramwt_latch ; 0.500        ; -1.495     ; 1.413      ;
; -2.366 ; gr:U12|gra_latch[6]                                                                               ; ram_new:U3|ram_new_ram:inst|altsyncram:altsyncram_component|altsyncram_2kn3:auto_generated|ram_block1a0~porta_datain_reg0 ; ir:U5|instruction[10]                     ; statectrl:U14|ramwt_latch ; 0.500        ; -1.540     ; 1.345      ;
; -2.301 ; gr:U12|grc_latch[3]                                                                               ; ram_new:U3|ram_new_ram:inst|altsyncram:altsyncram_component|altsyncram_2kn3:auto_generated|ram_block1a0~porta_datain_reg0 ; ir:U5|instruction[10]                     ; statectrl:U14|ramwt_latch ; 0.500        ; -1.359     ; 1.461      ;
; -2.256 ; gr:U12|grd_latch[2]                                                                               ; ram_new:U3|ram_new_ram:inst|altsyncram:altsyncram_component|altsyncram_2kn3:auto_generated|ram_block1a0~porta_datain_reg0 ; ir:U5|instruction[10]                     ; statectrl:U14|ramwt_latch ; 1.000        ; -1.398     ; 1.877      ;
; -2.249 ; gr:U12|grb_latch[5]                                                                               ; ram_new:U3|ram_new_ram:inst|altsyncram:altsyncram_component|altsyncram_2kn3:auto_generated|ram_block1a0~porta_datain_reg0 ; ir:U5|instruction[10]                     ; statectrl:U14|ramwt_latch ; 0.500        ; -1.503     ; 1.265      ;
; -2.242 ; dbufferb:U10|data_latch[2]                                                                        ; ram_new:U3|ram_new_ram:inst|altsyncram:altsyncram_component|altsyncram_2kn3:auto_generated|ram_block1a0~porta_datain_reg0 ; statectrl:U14|dbfbin_latch                ; statectrl:U14|ramwt_latch ; 0.500        ; -1.149     ; 1.612      ;
; -2.212 ; gr:U12|grc_latch[0]                                                                               ; ram_new:U3|ram_new_ram:inst|altsyncram:altsyncram_component|altsyncram_2kn3:auto_generated|ram_block1a0~porta_datain_reg0 ; ir:U5|instruction[10]                     ; statectrl:U14|ramwt_latch ; 1.000        ; -1.324     ; 1.907      ;
; -2.199 ; gr:U12|grd_latch[0]                                                                               ; ram_new:U3|ram_new_ram:inst|altsyncram:altsyncram_component|altsyncram_2kn3:auto_generated|ram_block1a0~porta_datain_reg0 ; ir:U5|instruction[10]                     ; statectrl:U14|ramwt_latch ; 1.000        ; -1.398     ; 1.820      ;
; -2.199 ; dbufferb:U10|data_latch[2]                                                                        ; ram_new:U3|ram_new_ram:inst|altsyncram:altsyncram_component|altsyncram_2kn3:auto_generated|ram_block1a0~porta_datain_reg0 ; statectrl:U14|enalu_latch                 ; statectrl:U14|ramwt_latch ; 0.500        ; -1.106     ; 1.612      ;
; -2.190 ; rom_new:U4|rom_new_rom:inst|altsyncram:altsyncram_component|altsyncram_kdr3:auto_generated|q_a[4] ; ram_new:U3|ram_new_ram:inst|altsyncram:altsyncram_component|altsyncram_2kn3:auto_generated|ram_block1a0~porta_datain_reg0 ; rom_new:U4|monostable_trigger:inst3|pulse ; statectrl:U14|ramwt_latch ; 1.000        ; -0.891     ; 2.318      ;
; -2.177 ; gr:U12|grb_latch[7]                                                                               ; ram_new:U3|ram_new_ram:inst|altsyncram:altsyncram_component|altsyncram_2kn3:auto_generated|ram_block1a0~porta_datain_reg0 ; ir:U5|instruction[10]                     ; statectrl:U14|ramwt_latch ; 0.500        ; -1.503     ; 1.193      ;
; -2.165 ; statectrl:U14|regrd1_latch                                                                        ; ram_new:U3|ram_new_ram:inst|altsyncram:altsyncram_component|altsyncram_2kn3:auto_generated|ram_block1a0~porta_datain_reg0 ; clk_divider:U1|clk_out                    ; statectrl:U14|ramwt_latch ; 1.000        ; -0.183     ; 3.001      ;
; -2.164 ; gr:U12|grc_latch[1]                                                                               ; ram_new:U3|ram_new_ram:inst|altsyncram:altsyncram_component|altsyncram_2kn3:auto_generated|ram_block1a0~porta_datain_reg0 ; ir:U5|instruction[10]                     ; statectrl:U14|ramwt_latch ; 1.000        ; -1.323     ; 1.860      ;
; -2.140 ; gr:U12|grd_latch[1]                                                                               ; ram_new:U3|ram_new_ram:inst|altsyncram:altsyncram_component|altsyncram_2kn3:auto_generated|ram_block1a0~porta_datain_reg0 ; ir:U5|instruction[10]                     ; statectrl:U14|ramwt_latch ; 1.000        ; -1.398     ; 1.761      ;
; -2.130 ; gr:U12|grc_latch[4]                                                                               ; ram_new:U3|ram_new_ram:inst|altsyncram:altsyncram_component|altsyncram_2kn3:auto_generated|ram_block1a0~porta_datain_reg0 ; ir:U5|instruction[10]                     ; statectrl:U14|ramwt_latch ; 0.500        ; -1.357     ; 1.292      ;
; -2.117 ; gr:U12|grd_latch[4]                                                                               ; ram_new:U3|ram_new_ram:inst|altsyncram:altsyncram_component|altsyncram_2kn3:auto_generated|ram_block1a0~porta_datain_reg0 ; ir:U5|instruction[10]                     ; statectrl:U14|ramwt_latch ; 1.000        ; -1.398     ; 1.738      ;
; -2.070 ; gr:U12|grb_latch[4]                                                                               ; ram_new:U3|ram_new_ram:inst|altsyncram:altsyncram_component|altsyncram_2kn3:auto_generated|ram_block1a0~porta_datain_reg0 ; ir:U5|instruction[10]                     ; statectrl:U14|ramwt_latch ; 1.000        ; -1.328     ; 1.761      ;
; -2.034 ; gr:U12|grc_latch[2]                                                                               ; ram_new:U3|ram_new_ram:inst|altsyncram:altsyncram_component|altsyncram_2kn3:auto_generated|ram_block1a0~porta_datain_reg0 ; ir:U5|instruction[10]                     ; statectrl:U14|ramwt_latch ; 1.000        ; -1.324     ; 1.729      ;
; -2.028 ; gr:U12|grc_latch[6]                                                                               ; ram_new:U3|ram_new_ram:inst|altsyncram:altsyncram_component|altsyncram_2kn3:auto_generated|ram_block1a0~porta_datain_reg0 ; ir:U5|instruction[10]                     ; statectrl:U14|ramwt_latch ; 0.500        ; -1.360     ; 1.187      ;
; -2.026 ; ir:U5|instruction[10]                                                                             ; ram_new:U3|ram_new_ram:inst|altsyncram:altsyncram_component|altsyncram_2kn3:auto_generated|ram_block1a0~porta_datain_reg0 ; ir:U5|instruction[10]                     ; statectrl:U14|ramwt_latch ; 0.500        ; 0.904      ; 3.554      ;
; -2.019 ; gr:U12|grc_latch[5]                                                                               ; ram_new:U3|ram_new_ram:inst|altsyncram:altsyncram_component|altsyncram_2kn3:auto_generated|ram_block1a0~porta_datain_reg0 ; ir:U5|instruction[10]                     ; statectrl:U14|ramwt_latch ; 1.000        ; -1.332     ; 1.706      ;
; -2.013 ; gr:U12|grb_latch[2]                                                                               ; ram_new:U3|ram_new_ram:inst|altsyncram:altsyncram_component|altsyncram_2kn3:auto_generated|ram_block1a0~porta_datain_reg0 ; ir:U5|instruction[10]                     ; statectrl:U14|ramwt_latch ; 1.000        ; -1.328     ; 1.704      ;
; -2.011 ; dbufferb:U10|data_latch[0]                                                                        ; ram_new:U3|ram_new_ram:inst|altsyncram:altsyncram_component|altsyncram_2kn3:auto_generated|ram_block1a0~porta_datain_reg0 ; statectrl:U14|dbfbin_latch                ; statectrl:U14|ramwt_latch ; 0.500        ; -1.027     ; 1.503      ;
; -2.005 ; gr:U12|grd_latch[6]                                                                               ; ram_new:U3|ram_new_ram:inst|altsyncram:altsyncram_component|altsyncram_2kn3:auto_generated|ram_block1a0~porta_datain_reg0 ; ir:U5|instruction[10]                     ; statectrl:U14|ramwt_latch ; 1.000        ; -1.398     ; 1.626      ;
; -1.980 ; gr:U12|grb_latch[3]                                                                               ; ram_new:U3|ram_new_ram:inst|altsyncram:altsyncram_component|altsyncram_2kn3:auto_generated|ram_block1a0~porta_datain_reg0 ; ir:U5|instruction[10]                     ; statectrl:U14|ramwt_latch ; 0.500        ; -1.495     ; 1.004      ;
; -1.971 ; dbufferb:U10|data_latch[1]                                                                        ; ram_new:U3|ram_new_ram:inst|altsyncram:altsyncram_component|altsyncram_2kn3:auto_generated|ram_block1a0~porta_datain_reg0 ; statectrl:U14|dbfbin_latch                ; statectrl:U14|ramwt_latch ; 0.500        ; -1.026     ; 1.464      ;
; -1.968 ; dbufferb:U10|data_latch[0]                                                                        ; ram_new:U3|ram_new_ram:inst|altsyncram:altsyncram_component|altsyncram_2kn3:auto_generated|ram_block1a0~porta_datain_reg0 ; statectrl:U14|enalu_latch                 ; statectrl:U14|ramwt_latch ; 0.500        ; -0.984     ; 1.503      ;
; -1.958 ; gr:U12|grb_latch[6]                                                                               ; ram_new:U3|ram_new_ram:inst|altsyncram:altsyncram_component|altsyncram_2kn3:auto_generated|ram_block1a0~porta_datain_reg0 ; ir:U5|instruction[10]                     ; statectrl:U14|ramwt_latch ; 1.000        ; -1.328     ; 1.649      ;
; -1.952 ; gr:U12|grb_latch[0]                                                                               ; ram_new:U3|ram_new_ram:inst|altsyncram:altsyncram_component|altsyncram_2kn3:auto_generated|ram_block1a0~porta_datain_reg0 ; ir:U5|instruction[10]                     ; statectrl:U14|ramwt_latch ; 1.000        ; -1.328     ; 1.643      ;
; -1.928 ; dbufferb:U10|data_latch[1]                                                                        ; ram_new:U3|ram_new_ram:inst|altsyncram:altsyncram_component|altsyncram_2kn3:auto_generated|ram_block1a0~porta_datain_reg0 ; statectrl:U14|enalu_latch                 ; statectrl:U14|ramwt_latch ; 0.500        ; -0.983     ; 1.464      ;
; -1.925 ; statectrl:U14|regrd2_latch                                                                        ; ram_new:U3|ram_new_ram:inst|altsyncram:altsyncram_component|altsyncram_2kn3:auto_generated|ram_block1a0~porta_datain_reg0 ; clk_divider:U1|clk_out                    ; statectrl:U14|ramwt_latch ; 1.000        ; -0.183     ; 2.761      ;
; -1.902 ; rom_new:U4|rom_new_rom:inst|altsyncram:altsyncram_component|altsyncram_kdr3:auto_generated|q_a[5] ; ram_new:U3|ram_new_ram:inst|altsyncram:altsyncram_component|altsyncram_2kn3:auto_generated|ram_block1a0~porta_datain_reg0 ; rom_new:U4|monostable_trigger:inst3|pulse ; statectrl:U14|ramwt_latch ; 1.000        ; -0.891     ; 2.030      ;
; -1.898 ; rom_new:U4|rom_new_rom:inst|altsyncram:altsyncram_component|altsyncram_kdr3:auto_generated|q_a[6] ; ram_new:U3|ram_new_ram:inst|altsyncram:altsyncram_component|altsyncram_2kn3:auto_generated|ram_block1a0~porta_datain_reg0 ; rom_new:U4|monostable_trigger:inst3|pulse ; statectrl:U14|ramwt_latch ; 1.000        ; -0.891     ; 2.026      ;
; -1.896 ; rom_new:U4|rom_new_rom:inst|altsyncram:altsyncram_component|altsyncram_kdr3:auto_generated|q_a[2] ; ram_new:U3|ram_new_ram:inst|altsyncram:altsyncram_component|altsyncram_2kn3:auto_generated|ram_block1a0~porta_datain_reg0 ; rom_new:U4|monostable_trigger:inst3|pulse ; statectrl:U14|ramwt_latch ; 1.000        ; -0.891     ; 2.024      ;
; -1.895 ; gr:U12|grc_latch[7]                                                                               ; ram_new:U3|ram_new_ram:inst|altsyncram:altsyncram_component|altsyncram_2kn3:auto_generated|ram_block1a0~porta_datain_reg0 ; ir:U5|instruction[10]                     ; statectrl:U14|ramwt_latch ; 1.000        ; -1.332     ; 1.582      ;
; -1.854 ; rom_new:U4|rom_new_rom:inst|altsyncram:altsyncram_component|altsyncram_kdr3:auto_generated|q_a[7] ; ram_new:U3|ram_new_ram:inst|altsyncram:altsyncram_component|altsyncram_2kn3:auto_generated|ram_block1a0~porta_datain_reg0 ; rom_new:U4|monostable_trigger:inst3|pulse ; statectrl:U14|ramwt_latch ; 1.000        ; -0.891     ; 1.982      ;
; -1.852 ; dbufferb:U10|data_latch[3]                                                                        ; ram_new:U3|ram_new_ram:inst|altsyncram:altsyncram_component|altsyncram_2kn3:auto_generated|ram_block1a0~porta_datain_reg0 ; statectrl:U14|dbfbin_latch                ; statectrl:U14|ramwt_latch ; 0.500        ; -1.026     ; 1.345      ;
; -1.836 ; statectrl:U14|dbfaout_latch                                                                       ; ram_new:U3|ram_new_ram:inst|altsyncram:altsyncram_component|altsyncram_2kn3:auto_generated|ram_block1a0~porta_datain_reg0 ; clk_divider:U1|clk_out                    ; statectrl:U14|ramwt_latch ; 1.000        ; -0.183     ; 2.672      ;
; -1.823 ; gr:U12|grd_latch[5]                                                                               ; ram_new:U3|ram_new_ram:inst|altsyncram:altsyncram_component|altsyncram_2kn3:auto_generated|ram_block1a0~porta_datain_reg0 ; ir:U5|instruction[10]                     ; statectrl:U14|ramwt_latch ; 1.000        ; -1.408     ; 1.434      ;
; -1.809 ; dbufferb:U10|data_latch[3]                                                                        ; ram_new:U3|ram_new_ram:inst|altsyncram:altsyncram_component|altsyncram_2kn3:auto_generated|ram_block1a0~porta_datain_reg0 ; statectrl:U14|enalu_latch                 ; statectrl:U14|ramwt_latch ; 0.500        ; -0.983     ; 1.345      ;
; -1.804 ; rom_new:U4|rom_new_rom:inst|altsyncram:altsyncram_component|altsyncram_kdr3:auto_generated|q_a[0] ; ram_new:U3|ram_new_ram:inst|altsyncram:altsyncram_component|altsyncram_2kn3:auto_generated|ram_block1a0~porta_datain_reg0 ; rom_new:U4|monostable_trigger:inst3|pulse ; statectrl:U14|ramwt_latch ; 1.000        ; -0.891     ; 1.932      ;
; -1.797 ; statectrl:U14|enrom_latch                                                                         ; ram_new:U3|ram_new_ram:inst|altsyncram:altsyncram_component|altsyncram_2kn3:auto_generated|ram_block1a0~porta_datain_reg0 ; clk_divider:U1|clk_out                    ; statectrl:U14|ramwt_latch ; 1.000        ; -0.101     ; 2.715      ;
; -1.766 ; gr:U12|grc_latch[3]                                                                               ; ram_new:U3|ram_new_ram:inst|altsyncram:altsyncram_component|altsyncram_2kn3:auto_generated|ram_block1a0~porta_datain_reg0 ; ir:U5|instruction[10]                     ; statectrl:U14|ramwt_latch ; 1.000        ; -1.324     ; 1.461      ;
; -1.752 ; gr:U12|grd_latch[7]                                                                               ; ram_new:U3|ram_new_ram:inst|altsyncram:altsyncram_component|altsyncram_2kn3:auto_generated|ram_block1a0~porta_datain_reg0 ; ir:U5|instruction[10]                     ; statectrl:U14|ramwt_latch ; 1.000        ; -1.408     ; 1.363      ;
; -1.724 ; gr:U12|grb_latch[1]                                                                               ; ram_new:U3|ram_new_ram:inst|altsyncram:altsyncram_component|altsyncram_2kn3:auto_generated|ram_block1a0~porta_datain_reg0 ; ir:U5|instruction[10]                     ; statectrl:U14|ramwt_latch ; 1.000        ; -1.330     ; 1.413      ;
; -1.702 ; ram_new:U3|ram_new_ram:inst|altsyncram:altsyncram_component|altsyncram_2kn3:auto_generated|q_a[3] ; ram_new:U3|ram_new_ram:inst|altsyncram:altsyncram_component|altsyncram_2kn3:auto_generated|ram_block1a0~porta_datain_reg0 ; statectrl:U14|ramrd_latch                 ; statectrl:U14|ramwt_latch ; 1.000        ; -0.012     ; 2.719      ;
; -1.651 ; rom_new:U4|rom_new_rom:inst|altsyncram:altsyncram_component|altsyncram_kdr3:auto_generated|q_a[1] ; ram_new:U3|ram_new_ram:inst|altsyncram:altsyncram_component|altsyncram_2kn3:auto_generated|ram_block1a0~porta_datain_reg0 ; rom_new:U4|monostable_trigger:inst3|pulse ; statectrl:U14|ramwt_latch ; 1.000        ; -0.891     ; 1.779      ;
; -1.633 ; ir:U5|instruction[2]                                                                              ; ram_new:U3|ram_new_ram:inst|altsyncram:altsyncram_component|altsyncram_2kn3:auto_generated|ram_block1a0~porta_datain_reg0 ; statectrl:U14|enirin_latch                ; statectrl:U14|ramwt_latch ; 1.000        ; 0.043      ; 2.705      ;
; -1.622 ; ir:U5|instruction[3]                                                                              ; ram_new:U3|ram_new_ram:inst|altsyncram:altsyncram_component|altsyncram_2kn3:auto_generated|ram_block1a0~porta_datain_reg0 ; statectrl:U14|enirin_latch                ; statectrl:U14|ramwt_latch ; 1.000        ; 0.043      ; 2.694      ;
; -1.598 ; dbufferb:U10|data_latch[6]                                                                        ; ram_new:U3|ram_new_ram:inst|altsyncram:altsyncram_component|altsyncram_2kn3:auto_generated|ram_block1a0~porta_datain_reg0 ; statectrl:U14|dbfbin_latch                ; statectrl:U14|ramwt_latch ; 0.500        ; -1.140     ; 0.977      ;
; -1.597 ; dbufferb:U10|data_latch[7]                                                                        ; ram_new:U3|ram_new_ram:inst|altsyncram:altsyncram_component|altsyncram_2kn3:auto_generated|ram_block1a0~porta_datain_reg0 ; statectrl:U14|dbfbin_latch                ; statectrl:U14|ramwt_latch ; 0.500        ; -1.029     ; 1.087      ;
; -1.595 ; gr:U12|grc_latch[4]                                                                               ; ram_new:U3|ram_new_ram:inst|altsyncram:altsyncram_component|altsyncram_2kn3:auto_generated|ram_block1a0~porta_datain_reg0 ; ir:U5|instruction[10]                     ; statectrl:U14|ramwt_latch ; 1.000        ; -1.322     ; 1.292      ;
; -1.586 ; dbufferb:U10|data_latch[4]                                                                        ; ram_new:U3|ram_new_ram:inst|altsyncram:altsyncram_component|altsyncram_2kn3:auto_generated|ram_block1a0~porta_datain_reg0 ; statectrl:U14|dbfbin_latch                ; statectrl:U14|ramwt_latch ; 0.500        ; -1.019     ; 1.086      ;
; -1.584 ; gr:U12|grb_latch[5]                                                                               ; ram_new:U3|ram_new_ram:inst|altsyncram:altsyncram_component|altsyncram_2kn3:auto_generated|ram_block1a0~porta_datain_reg0 ; ir:U5|instruction[10]                     ; statectrl:U14|ramwt_latch ; 1.000        ; -1.338     ; 1.265      ;
; -1.582 ; ir:U5|instruction[1]                                                                              ; ram_new:U3|ram_new_ram:inst|altsyncram:altsyncram_component|altsyncram_2kn3:auto_generated|ram_block1a0~porta_datain_reg0 ; statectrl:U14|enirin_latch                ; statectrl:U14|ramwt_latch ; 1.000        ; 0.043      ; 2.654      ;
; -1.567 ; ram_new:U3|ram_new_ram:inst|altsyncram:altsyncram_component|altsyncram_2kn3:auto_generated|q_a[1] ; ram_new:U3|ram_new_ram:inst|altsyncram:altsyncram_component|altsyncram_2kn3:auto_generated|ram_block1a0~porta_datain_reg0 ; statectrl:U14|ramrd_latch                 ; statectrl:U14|ramwt_latch ; 1.000        ; -0.012     ; 2.584      ;
; -1.562 ; dbufferb:U10|data_latch[5]                                                                        ; ram_new:U3|ram_new_ram:inst|altsyncram:altsyncram_component|altsyncram_2kn3:auto_generated|ram_block1a0~porta_datain_reg0 ; statectrl:U14|dbfbin_latch                ; statectrl:U14|ramwt_latch ; 0.500        ; -1.029     ; 1.052      ;
; -1.555 ; gr:U12|grd_latch[3]                                                                               ; ram_new:U3|ram_new_ram:inst|altsyncram:altsyncram_component|altsyncram_2kn3:auto_generated|ram_block1a0~porta_datain_reg0 ; ir:U5|instruction[10]                     ; statectrl:U14|ramwt_latch ; 1.000        ; -1.398     ; 1.176      ;
; -1.555 ; dbufferb:U10|data_latch[6]                                                                        ; ram_new:U3|ram_new_ram:inst|altsyncram:altsyncram_component|altsyncram_2kn3:auto_generated|ram_block1a0~porta_datain_reg0 ; statectrl:U14|enalu_latch                 ; statectrl:U14|ramwt_latch ; 0.500        ; -1.097     ; 0.977      ;
; -1.554 ; dbufferb:U10|data_latch[7]                                                                        ; ram_new:U3|ram_new_ram:inst|altsyncram:altsyncram_component|altsyncram_2kn3:auto_generated|ram_block1a0~porta_datain_reg0 ; statectrl:U14|enalu_latch                 ; statectrl:U14|ramwt_latch ; 0.500        ; -0.986     ; 1.087      ;
; -1.551 ; ir:U5|instruction[0]                                                                              ; ram_new:U3|ram_new_ram:inst|altsyncram:altsyncram_component|altsyncram_2kn3:auto_generated|ram_block1a0~porta_datain_reg0 ; statectrl:U14|enirin_latch                ; statectrl:U14|ramwt_latch ; 1.000        ; 0.043      ; 2.623      ;
; -1.543 ; dbufferb:U10|data_latch[4]                                                                        ; ram_new:U3|ram_new_ram:inst|altsyncram:altsyncram_component|altsyncram_2kn3:auto_generated|ram_block1a0~porta_datain_reg0 ; statectrl:U14|enalu_latch                 ; statectrl:U14|ramwt_latch ; 0.500        ; -0.976     ; 1.086      ;
; -1.538 ; ir:U5|instruction[9]                                                                              ; ram_new:U3|ram_new_ram:inst|altsyncram:altsyncram_component|altsyncram_2kn3:auto_generated|ram_block1a0~porta_datain_reg0 ; statectrl:U14|enirin_latch                ; statectrl:U14|ramwt_latch ; 1.000        ; 0.058      ; 2.625      ;
; -1.519 ; dbufferb:U10|data_latch[5]                                                                        ; ram_new:U3|ram_new_ram:inst|altsyncram:altsyncram_component|altsyncram_2kn3:auto_generated|ram_block1a0~porta_datain_reg0 ; statectrl:U14|enalu_latch                 ; statectrl:U14|ramwt_latch ; 0.500        ; -0.986     ; 1.052      ;
; -1.512 ; gr:U12|grb_latch[7]                                                                               ; ram_new:U3|ram_new_ram:inst|altsyncram:altsyncram_component|altsyncram_2kn3:auto_generated|ram_block1a0~porta_datain_reg0 ; ir:U5|instruction[10]                     ; statectrl:U14|ramwt_latch ; 1.000        ; -1.338     ; 1.193      ;
; -1.510 ; statectrl:U14|enpcout_latch                                                                       ; ram_new:U3|ram_new_ram:inst|altsyncram:altsyncram_component|altsyncram_2kn3:auto_generated|ram_block1a0~porta_datain_reg0 ; clk_divider:U1|clk_out                    ; statectrl:U14|ramwt_latch ; 1.000        ; -0.182     ; 2.347      ;
; -1.493 ; gr:U12|grc_latch[6]                                                                               ; ram_new:U3|ram_new_ram:inst|altsyncram:altsyncram_component|altsyncram_2kn3:auto_generated|ram_block1a0~porta_datain_reg0 ; ir:U5|instruction[10]                     ; statectrl:U14|ramwt_latch ; 1.000        ; -1.325     ; 1.187      ;
; -1.432 ; ir:U5|instruction[8]                                                                              ; ram_new:U3|ram_new_ram:inst|altsyncram:altsyncram_component|altsyncram_2kn3:auto_generated|ram_block1a0~porta_datain_reg0 ; statectrl:U14|enirin_latch                ; statectrl:U14|ramwt_latch ; 1.000        ; 0.058      ; 2.519      ;
; -1.404 ; rom_new:U4|rom_new_rom:inst|altsyncram:altsyncram_component|altsyncram_kdr3:auto_generated|q_a[3] ; ram_new:U3|ram_new_ram:inst|altsyncram:altsyncram_component|altsyncram_2kn3:auto_generated|ram_block1a0~porta_datain_reg0 ; rom_new:U4|monostable_trigger:inst3|pulse ; statectrl:U14|ramwt_latch ; 1.000        ; -0.891     ; 1.532      ;
; -1.393 ; statectrl:U14|dbfbout_latch                                                                       ; ram_new:U3|ram_new_ram:inst|altsyncram:altsyncram_component|altsyncram_2kn3:auto_generated|ram_block1a0~porta_datain_reg0 ; clk_divider:U1|clk_out                    ; statectrl:U14|ramwt_latch ; 1.000        ; -0.179     ; 2.233      ;
; -1.387 ; ram_new:U3|ram_new_ram:inst|altsyncram:altsyncram_component|altsyncram_2kn3:auto_generated|q_a[4] ; ram_new:U3|ram_new_ram:inst|altsyncram:altsyncram_component|altsyncram_2kn3:auto_generated|ram_block1a0~porta_datain_reg0 ; statectrl:U14|ramrd_latch                 ; statectrl:U14|ramwt_latch ; 1.000        ; -0.012     ; 2.404      ;
; -1.385 ; ir:U5|instruction[10]                                                                             ; ram_new:U3|ram_new_ram:inst|altsyncram:altsyncram_component|altsyncram_2kn3:auto_generated|ram_block1a0~porta_datain_reg0 ; ir:U5|instruction[10]                     ; statectrl:U14|ramwt_latch ; 1.000        ; 0.904      ; 3.413      ;
; -1.315 ; gr:U12|grb_latch[3]                                                                               ; ram_new:U3|ram_new_ram:inst|altsyncram:altsyncram_component|altsyncram_2kn3:auto_generated|ram_block1a0~porta_datain_reg0 ; ir:U5|instruction[10]                     ; statectrl:U14|ramwt_latch ; 1.000        ; -1.330     ; 1.004      ;
; -1.189 ; statectrl:U14|ramrd_latch                                                                         ; ram_new:U3|ram_new_ram:inst|altsyncram:altsyncram_component|altsyncram_2kn3:auto_generated|ram_block1a0~porta_datain_reg0 ; statectrl:U14|ramrd_latch                 ; statectrl:U14|ramwt_latch ; 0.500        ; 0.904      ; 2.727      ;
; -1.089 ; ram_new:U3|ram_new_ram:inst|altsyncram:altsyncram_component|altsyncram_2kn3:auto_generated|q_a[0] ; ram_new:U3|ram_new_ram:inst|altsyncram:altsyncram_component|altsyncram_2kn3:auto_generated|ram_block1a0~porta_datain_reg0 ; statectrl:U14|ramrd_latch                 ; statectrl:U14|ramwt_latch ; 1.000        ; -0.012     ; 2.106      ;
; -1.081 ; ram_new:U3|ram_new_ram:inst|altsyncram:altsyncram_component|altsyncram_2kn3:auto_generated|q_a[2] ; ram_new:U3|ram_new_ram:inst|altsyncram:altsyncram_component|altsyncram_2kn3:auto_generated|ram_block1a0~porta_datain_reg0 ; statectrl:U14|ramrd_latch                 ; statectrl:U14|ramwt_latch ; 1.000        ; -0.012     ; 2.098      ;
; -1.077 ; ram_new:U3|ram_new_ram:inst|altsyncram:altsyncram_component|altsyncram_2kn3:auto_generated|q_a[5] ; ram_new:U3|ram_new_ram:inst|altsyncram:altsyncram_component|altsyncram_2kn3:auto_generated|ram_block1a0~porta_datain_reg0 ; statectrl:U14|ramrd_latch                 ; statectrl:U14|ramwt_latch ; 1.000        ; -0.012     ; 2.094      ;
; -0.908 ; ram_new:U3|ram_new_ram:inst|altsyncram:altsyncram_component|altsyncram_2kn3:auto_generated|q_a[6] ; ram_new:U3|ram_new_ram:inst|altsyncram:altsyncram_component|altsyncram_2kn3:auto_generated|ram_block1a0~porta_datain_reg0 ; statectrl:U14|ramrd_latch                 ; statectrl:U14|ramwt_latch ; 1.000        ; -0.012     ; 1.925      ;
; -0.893 ; ram_new:U3|ram_new_ram:inst|altsyncram:altsyncram_component|altsyncram_2kn3:auto_generated|q_a[7] ; ram_new:U3|ram_new_ram:inst|altsyncram:altsyncram_component|altsyncram_2kn3:auto_generated|ram_block1a0~porta_datain_reg0 ; statectrl:U14|ramrd_latch                 ; statectrl:U14|ramwt_latch ; 1.000        ; -0.012     ; 1.910      ;
; -0.841 ; ir:U5|instruction[5]                                                                              ; ram_new:U3|ram_new_ram:inst|altsyncram:altsyncram_component|altsyncram_2kn3:auto_generated|ram_block1a0~porta_datain_reg0 ; statectrl:U14|enirin_latch                ; statectrl:U14|ramwt_latch ; 1.000        ; 0.077      ; 1.947      ;
; -0.700 ; ir:U5|instruction[4]                                                                              ; ram_new:U3|ram_new_ram:inst|altsyncram:altsyncram_component|altsyncram_2kn3:auto_generated|ram_block1a0~porta_datain_reg0 ; statectrl:U14|enirin_latch                ; statectrl:U14|ramwt_latch ; 1.000        ; 0.077      ; 1.806      ;
; -0.573 ; pc:U7|addr_latch[4]                                                                               ; ram_new:U3|ram_new_ram:inst|altsyncram:altsyncram_component|altsyncram_2kn3:auto_generated|ram_block1a0~porta_datain_reg0 ; statectrl:U14|nextn_latch                 ; statectrl:U14|ramwt_latch ; 1.000        ; 0.076      ; 1.678      ;
; -0.506 ; pc:U7|addr_latch[1]                                                                               ; ram_new:U3|ram_new_ram:inst|altsyncram:altsyncram_component|altsyncram_2kn3:auto_generated|ram_block1a0~porta_datain_reg0 ; statectrl:U14|nextn_latch                 ; statectrl:U14|ramwt_latch ; 1.000        ; 0.076      ; 1.611      ;
; -0.432 ; pc:U7|addr_latch[5]                                                                               ; ram_new:U3|ram_new_ram:inst|altsyncram:altsyncram_component|altsyncram_2kn3:auto_generated|ram_block1a0~porta_datain_reg0 ; statectrl:U14|nextn_latch                 ; statectrl:U14|ramwt_latch ; 1.000        ; 0.076      ; 1.537      ;
+--------+---------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------+-------------------------------------------+---------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'statectrl:U14|dbfbin_latch'                                                                                                                                                                                                  ;
+--------+---------------------------------------------------------------------------------------------------+----------------------------+-------------------------------------------+----------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                         ; To Node                    ; Launch Clock                              ; Latch Clock                ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------------------------------------------------------------+----------------------------+-------------------------------------------+----------------------------+--------------+------------+------------+
; -2.728 ; gr:U12|grc_latch[0]                                                                               ; dbufferb:U10|data_latch[0] ; ir:U5|instruction[10]                     ; statectrl:U14|dbfbin_latch ; 0.500        ; -0.374     ; 2.392      ;
; -2.715 ; gr:U12|grd_latch[0]                                                                               ; dbufferb:U10|data_latch[0] ; ir:U5|instruction[10]                     ; statectrl:U14|dbfbin_latch ; 0.500        ; -0.448     ; 2.305      ;
; -2.694 ; gr:U12|grd_latch[2]                                                                               ; dbufferb:U10|data_latch[2] ; ir:U5|instruction[10]                     ; statectrl:U14|dbfbin_latch ; 0.500        ; -0.333     ; 2.284      ;
; -2.515 ; statectrl:U14|regrd1_latch                                                                        ; dbufferb:U10|data_latch[1] ; clk_divider:U1|clk_out                    ; statectrl:U14|dbfbin_latch ; 0.500        ; 0.767      ; 3.254      ;
; -2.514 ; gr:U12|grc_latch[1]                                                                               ; dbufferb:U10|data_latch[1] ; ir:U5|instruction[10]                     ; statectrl:U14|dbfbin_latch ; 0.500        ; -0.373     ; 2.113      ;
; -2.490 ; gr:U12|grd_latch[1]                                                                               ; dbufferb:U10|data_latch[1] ; ir:U5|instruction[10]                     ; statectrl:U14|dbfbin_latch ; 0.500        ; -0.448     ; 2.014      ;
; -2.472 ; gr:U12|grc_latch[2]                                                                               ; dbufferb:U10|data_latch[2] ; ir:U5|instruction[10]                     ; statectrl:U14|dbfbin_latch ; 0.500        ; -0.259     ; 2.136      ;
; -2.468 ; gr:U12|grb_latch[0]                                                                               ; dbufferb:U10|data_latch[0] ; ir:U5|instruction[10]                     ; statectrl:U14|dbfbin_latch ; 0.500        ; -0.378     ; 2.128      ;
; -2.451 ; gr:U12|grb_latch[2]                                                                               ; dbufferb:U10|data_latch[2] ; ir:U5|instruction[10]                     ; statectrl:U14|dbfbin_latch ; 0.500        ; -0.263     ; 2.111      ;
; -2.395 ; statectrl:U14|regrd1_latch                                                                        ; dbufferb:U10|data_latch[0] ; clk_divider:U1|clk_out                    ; statectrl:U14|dbfbin_latch ; 0.500        ; 0.767      ; 3.200      ;
; -2.381 ; statectrl:U14|regrd1_latch                                                                        ; dbufferb:U10|data_latch[2] ; clk_divider:U1|clk_out                    ; statectrl:U14|dbfbin_latch ; 0.500        ; 0.882      ; 3.186      ;
; -2.352 ; gr:U12|gra_latch[0]                                                                               ; dbufferb:U10|data_latch[0] ; ir:U5|instruction[10]                     ; statectrl:U14|dbfbin_latch ; 1.000        ; -0.590     ; 2.300      ;
; -2.334 ; rom_new:U4|rom_new_rom:inst|altsyncram:altsyncram_component|altsyncram_kdr3:auto_generated|q_a[2] ; dbufferb:U10|data_latch[2] ; rom_new:U4|monostable_trigger:inst3|pulse ; statectrl:U14|dbfbin_latch ; 0.500        ; 0.174      ; 2.431      ;
; -2.331 ; gr:U12|gra_latch[2]                                                                               ; dbufferb:U10|data_latch[2] ; ir:U5|instruction[10]                     ; statectrl:U14|dbfbin_latch ; 1.000        ; -0.474     ; 2.280      ;
; -2.320 ; rom_new:U4|rom_new_rom:inst|altsyncram:altsyncram_component|altsyncram_kdr3:auto_generated|q_a[0] ; dbufferb:U10|data_latch[0] ; rom_new:U4|monostable_trigger:inst3|pulse ; statectrl:U14|dbfbin_latch ; 0.500        ; 0.059      ; 2.417      ;
; -2.275 ; statectrl:U14|regrd2_latch                                                                        ; dbufferb:U10|data_latch[2] ; clk_divider:U1|clk_out                    ; statectrl:U14|dbfbin_latch ; 0.500        ; 0.882      ; 3.080      ;
; -2.263 ; gr:U12|grc_latch[0]                                                                               ; dbufferb:U10|data_latch[0] ; ir:U5|instruction[10]                     ; statectrl:U14|dbfbin_latch ; 1.000        ; -0.409     ; 2.392      ;
; -2.217 ; statectrl:U14|dbfaout_latch                                                                       ; dbufferb:U10|data_latch[3] ; clk_divider:U1|clk_out                    ; statectrl:U14|dbfbin_latch ; 0.500        ; 0.767      ; 3.025      ;
; -2.175 ; statectrl:U14|regrd2_latch                                                                        ; dbufferb:U10|data_latch[0] ; clk_divider:U1|clk_out                    ; statectrl:U14|dbfbin_latch ; 0.500        ; 0.767      ; 2.980      ;
; -2.147 ; gr:U12|grc_latch[3]                                                                               ; dbufferb:U10|data_latch[3] ; ir:U5|instruction[10]                     ; statectrl:U14|dbfbin_latch ; 0.500        ; -0.374     ; 1.814      ;
; -2.134 ; statectrl:U14|regrd2_latch                                                                        ; dbufferb:U10|data_latch[1] ; clk_divider:U1|clk_out                    ; statectrl:U14|dbfbin_latch ; 0.500        ; 0.767      ; 2.873      ;
; -2.133 ; gr:U12|grb_latch[0]                                                                               ; dbufferb:U10|data_latch[0] ; ir:U5|instruction[10]                     ; statectrl:U14|dbfbin_latch ; 1.000        ; -0.543     ; 2.128      ;
; -2.123 ; gr:U12|grc_latch[7]                                                                               ; dbufferb:U10|data_latch[7] ; ir:U5|instruction[10]                     ; statectrl:U14|dbfbin_latch ; 0.500        ; -0.380     ; 1.797      ;
; -2.119 ; gr:U12|gra_latch[1]                                                                               ; dbufferb:U10|data_latch[1] ; ir:U5|instruction[10]                     ; statectrl:U14|dbfbin_latch ; 1.000        ; -0.588     ; 2.003      ;
; -2.116 ; gr:U12|grb_latch[2]                                                                               ; dbufferb:U10|data_latch[2] ; ir:U5|instruction[10]                     ; statectrl:U14|dbfbin_latch ; 1.000        ; -0.428     ; 2.111      ;
; -2.097 ; statectrl:U14|regrd1_latch                                                                        ; dbufferb:U10|data_latch[7] ; clk_divider:U1|clk_out                    ; statectrl:U14|dbfbin_latch ; 0.500        ; 0.769      ; 2.920      ;
; -2.083 ; ram_new:U3|ram_new_ram:inst|altsyncram:altsyncram_component|altsyncram_2kn3:auto_generated|q_a[3] ; dbufferb:U10|data_latch[3] ; statectrl:U14|ramrd_latch                 ; statectrl:U14|dbfbin_latch ; 0.500        ; 0.938      ; 3.072      ;
; -2.081 ; gr:U12|gra_latch[3]                                                                               ; dbufferb:U10|data_latch[3] ; ir:U5|instruction[10]                     ; statectrl:U14|dbfbin_latch ; 1.000        ; -0.589     ; 2.033      ;
; -2.074 ; gr:U12|grb_latch[1]                                                                               ; dbufferb:U10|data_latch[1] ; ir:U5|instruction[10]                     ; statectrl:U14|dbfbin_latch ; 0.500        ; -0.380     ; 1.666      ;
; -2.049 ; gr:U12|grc_latch[1]                                                                               ; dbufferb:U10|data_latch[1] ; ir:U5|instruction[10]                     ; statectrl:U14|dbfbin_latch ; 1.000        ; -0.408     ; 2.113      ;
; -2.044 ; statectrl:U14|dbfaout_latch                                                                       ; dbufferb:U10|data_latch[1] ; clk_divider:U1|clk_out                    ; statectrl:U14|dbfbin_latch ; 0.500        ; 0.767      ; 2.783      ;
; -2.036 ; rom_new:U4|rom_new_rom:inst|altsyncram:altsyncram_component|altsyncram_kdr3:auto_generated|q_a[4] ; dbufferb:U10|data_latch[4] ; rom_new:U4|monostable_trigger:inst3|pulse ; statectrl:U14|dbfbin_latch ; 0.500        ; 0.052      ; 2.141      ;
; -2.026 ; statectrl:U14|enpcout_latch                                                                       ; dbufferb:U10|data_latch[0] ; clk_divider:U1|clk_out                    ; statectrl:U14|dbfbin_latch ; 0.500        ; 0.768      ; 2.832      ;
; -2.025 ; ir:U5|instruction[3]                                                                              ; dbufferb:U10|data_latch[2] ; statectrl:U14|enirin_latch                ; statectrl:U14|dbfbin_latch ; 0.500        ; 1.108      ; 3.066      ;
; -2.014 ; statectrl:U14|regrd2_latch                                                                        ; dbufferb:U10|data_latch[7] ; clk_divider:U1|clk_out                    ; statectrl:U14|dbfbin_latch ; 0.500        ; 0.769      ; 2.837      ;
; -2.007 ; gr:U12|grc_latch[2]                                                                               ; dbufferb:U10|data_latch[2] ; ir:U5|instruction[10]                     ; statectrl:U14|dbfbin_latch ; 1.000        ; -0.294     ; 2.136      ;
; -2.001 ; rom_new:U4|rom_new_rom:inst|altsyncram:altsyncram_component|altsyncram_kdr3:auto_generated|q_a[1] ; dbufferb:U10|data_latch[1] ; rom_new:U4|monostable_trigger:inst3|pulse ; statectrl:U14|dbfbin_latch ; 0.500        ; 0.059      ; 2.032      ;
; -1.998 ; ir:U5|instruction[3]                                                                              ; dbufferb:U10|data_latch[3] ; statectrl:U14|enirin_latch                ; statectrl:U14|dbfbin_latch ; 0.500        ; 0.993      ; 3.042      ;
; -1.998 ; statectrl:U14|regrd1_latch                                                                        ; dbufferb:U10|data_latch[6] ; clk_divider:U1|clk_out                    ; statectrl:U14|dbfbin_latch ; 0.500        ; 0.874      ; 2.786      ;
; -1.996 ; rom_new:U4|rom_new_rom:inst|altsyncram:altsyncram_component|altsyncram_kdr3:auto_generated|q_a[6] ; dbufferb:U10|data_latch[6] ; rom_new:U4|monostable_trigger:inst3|pulse ; statectrl:U14|dbfbin_latch ; 0.500        ; 0.166      ; 2.076      ;
; -1.991 ; ir:U5|instruction[1]                                                                              ; dbufferb:U10|data_latch[2] ; statectrl:U14|enirin_latch                ; statectrl:U14|dbfbin_latch ; 0.500        ; 1.108      ; 3.032      ;
; -1.983 ; ir:U5|instruction[2]                                                                              ; dbufferb:U10|data_latch[1] ; statectrl:U14|enirin_latch                ; statectrl:U14|dbfbin_latch ; 0.500        ; 0.993      ; 2.958      ;
; -1.980 ; gr:U12|grd_latch[7]                                                                               ; dbufferb:U10|data_latch[7] ; ir:U5|instruction[10]                     ; statectrl:U14|dbfbin_latch ; 0.500        ; -0.456     ; 1.578      ;
; -1.977 ; gr:U12|grd_latch[6]                                                                               ; dbufferb:U10|data_latch[6] ; ir:U5|instruction[10]                     ; statectrl:U14|dbfbin_latch ; 0.500        ; -0.341     ; 1.550      ;
; -1.965 ; statectrl:U14|regrd1_latch                                                                        ; dbufferb:U10|data_latch[4] ; clk_divider:U1|clk_out                    ; statectrl:U14|dbfbin_latch ; 0.500        ; 0.760      ; 2.778      ;
; -1.962 ; statectrl:U14|regrd1_latch                                                                        ; dbufferb:U10|data_latch[3] ; clk_divider:U1|clk_out                    ; statectrl:U14|dbfbin_latch ; 0.500        ; 0.767      ; 2.770      ;
; -1.952 ; rom_new:U4|rom_new_rom:inst|altsyncram:altsyncram_component|altsyncram_kdr3:auto_generated|q_a[7] ; dbufferb:U10|data_latch[7] ; rom_new:U4|monostable_trigger:inst3|pulse ; statectrl:U14|dbfbin_latch ; 0.500        ; 0.061      ; 2.067      ;
; -1.940 ; gr:U12|grd_latch[4]                                                                               ; dbufferb:U10|data_latch[4] ; ir:U5|instruction[10]                     ; statectrl:U14|dbfbin_latch ; 0.500        ; -0.455     ; 1.538      ;
; -1.936 ; gr:U12|grd_latch[3]                                                                               ; dbufferb:U10|data_latch[3] ; ir:U5|instruction[10]                     ; statectrl:U14|dbfbin_latch ; 0.500        ; -0.448     ; 1.529      ;
; -1.931 ; ir:U5|instruction[9]                                                                              ; dbufferb:U10|data_latch[2] ; statectrl:U14|enirin_latch                ; statectrl:U14|dbfbin_latch ; 0.500        ; 1.123      ; 2.987      ;
; -1.930 ; gr:U12|grb_latch[6]                                                                               ; dbufferb:U10|data_latch[6] ; ir:U5|instruction[10]                     ; statectrl:U14|dbfbin_latch ; 0.500        ; -0.271     ; 1.573      ;
; -1.929 ; ir:U5|instruction[3]                                                                              ; dbufferb:U10|data_latch[0] ; statectrl:U14|enirin_latch                ; statectrl:U14|dbfbin_latch ; 0.500        ; 0.993      ; 2.970      ;
; -1.917 ; statectrl:U14|regrd1_latch                                                                        ; dbufferb:U10|data_latch[5] ; clk_divider:U1|clk_out                    ; statectrl:U14|dbfbin_latch ; 0.500        ; 0.769      ; 2.833      ;
; -1.917 ; ram_new:U3|ram_new_ram:inst|altsyncram:altsyncram_component|altsyncram_2kn3:auto_generated|q_a[1] ; dbufferb:U10|data_latch[1] ; statectrl:U14|ramrd_latch                 ; statectrl:U14|dbfbin_latch ; 0.500        ; 0.938      ; 2.837      ;
; -1.903 ; statectrl:U14|dbfaout_latch                                                                       ; dbufferb:U10|data_latch[0] ; clk_divider:U1|clk_out                    ; statectrl:U14|dbfbin_latch ; 0.500        ; 0.767      ; 2.708      ;
; -1.901 ; ir:U5|instruction[0]                                                                              ; dbufferb:U10|data_latch[1] ; statectrl:U14|enirin_latch                ; statectrl:U14|dbfbin_latch ; 0.500        ; 0.993      ; 2.876      ;
; -1.897 ; ir:U5|instruction[2]                                                                              ; dbufferb:U10|data_latch[0] ; statectrl:U14|enirin_latch                ; statectrl:U14|dbfbin_latch ; 0.500        ; 0.993      ; 2.938      ;
; -1.895 ; ir:U5|instruction[1]                                                                              ; dbufferb:U10|data_latch[0] ; statectrl:U14|enirin_latch                ; statectrl:U14|dbfbin_latch ; 0.500        ; 0.993      ; 2.936      ;
; -1.893 ; gr:U12|grb_latch[4]                                                                               ; dbufferb:U10|data_latch[4] ; ir:U5|instruction[10]                     ; statectrl:U14|dbfbin_latch ; 0.500        ; -0.385     ; 1.561      ;
; -1.892 ; rom_new:U4|rom_new_rom:inst|altsyncram:altsyncram_component|altsyncram_kdr3:auto_generated|q_a[5] ; dbufferb:U10|data_latch[5] ; rom_new:U4|monostable_trigger:inst3|pulse ; statectrl:U14|dbfbin_latch ; 0.500        ; 0.061      ; 2.100      ;
; -1.883 ; ir:U5|instruction[2]                                                                              ; dbufferb:U10|data_latch[2] ; statectrl:U14|enirin_latch                ; statectrl:U14|dbfbin_latch ; 0.500        ; 1.108      ; 2.924      ;
; -1.877 ; gr:U12|gra_latch[7]                                                                               ; dbufferb:U10|data_latch[7] ; ir:U5|instruction[10]                     ; statectrl:U14|dbfbin_latch ; 1.000        ; -0.595     ; 1.836      ;
; -1.876 ; ir:U5|instruction[1]                                                                              ; dbufferb:U10|data_latch[1] ; statectrl:U14|enirin_latch                ; statectrl:U14|dbfbin_latch ; 0.500        ; 0.993      ; 2.851      ;
; -1.864 ; ir:U5|instruction[3]                                                                              ; dbufferb:U10|data_latch[1] ; statectrl:U14|enirin_latch                ; statectrl:U14|dbfbin_latch ; 0.500        ; 0.993      ; 2.839      ;
; -1.837 ; statectrl:U14|enpcout_latch                                                                       ; dbufferb:U10|data_latch[2] ; clk_divider:U1|clk_out                    ; statectrl:U14|dbfbin_latch ; 0.500        ; 0.883      ; 2.643      ;
; -1.835 ; ir:U5|instruction[9]                                                                              ; dbufferb:U10|data_latch[0] ; statectrl:U14|enirin_latch                ; statectrl:U14|dbfbin_latch ; 0.500        ; 1.008      ; 2.891      ;
; -1.830 ; gr:U12|grc_latch[5]                                                                               ; dbufferb:U10|data_latch[5] ; ir:U5|instruction[10]                     ; statectrl:U14|dbfbin_latch ; 0.500        ; -0.380     ; 1.597      ;
; -1.815 ; ir:U5|instruction[0]                                                                              ; dbufferb:U10|data_latch[0] ; statectrl:U14|enirin_latch                ; statectrl:U14|dbfbin_latch ; 0.500        ; 0.993      ; 2.856      ;
; -1.801 ; ir:U5|instruction[0]                                                                              ; dbufferb:U10|data_latch[2] ; statectrl:U14|enirin_latch                ; statectrl:U14|dbfbin_latch ; 0.500        ; 1.108      ; 2.842      ;
; -1.785 ; rom_new:U4|rom_new_rom:inst|altsyncram:altsyncram_component|altsyncram_kdr3:auto_generated|q_a[3] ; dbufferb:U10|data_latch[3] ; rom_new:U4|monostable_trigger:inst3|pulse ; statectrl:U14|dbfbin_latch ; 0.500        ; 0.059      ; 1.885      ;
; -1.782 ; ir:U5|instruction[8]                                                                              ; dbufferb:U10|data_latch[1] ; statectrl:U14|enirin_latch                ; statectrl:U14|dbfbin_latch ; 0.500        ; 1.008      ; 2.772      ;
; -1.774 ; statectrl:U14|dbfbout_latch                                                                       ; dbufferb:U10|data_latch[3] ; clk_divider:U1|clk_out                    ; statectrl:U14|dbfbin_latch ; 0.500        ; 0.771      ; 2.586      ;
; -1.770 ; ir:U5|instruction[9]                                                                              ; dbufferb:U10|data_latch[1] ; statectrl:U14|enirin_latch                ; statectrl:U14|dbfbin_latch ; 0.500        ; 1.008      ; 2.760      ;
; -1.761 ; statectrl:U14|dbfaout_latch                                                                       ; dbufferb:U10|data_latch[2] ; clk_divider:U1|clk_out                    ; statectrl:U14|dbfbin_latch ; 0.500        ; 0.882      ; 2.566      ;
; -1.740 ; gr:U12|grb_latch[7]                                                                               ; dbufferb:U10|data_latch[7] ; ir:U5|instruction[10]                     ; statectrl:U14|dbfbin_latch ; 0.500        ; -0.386     ; 1.408      ;
; -1.739 ; gr:U12|grb_latch[1]                                                                               ; dbufferb:U10|data_latch[1] ; ir:U5|instruction[10]                     ; statectrl:U14|dbfbin_latch ; 1.000        ; -0.545     ; 1.666      ;
; -1.736 ; statectrl:U14|regrd2_latch                                                                        ; dbufferb:U10|data_latch[5] ; clk_divider:U1|clk_out                    ; statectrl:U14|dbfbin_latch ; 0.500        ; 0.769      ; 2.652      ;
; -1.735 ; ir:U5|instruction[10]                                                                             ; dbufferb:U10|data_latch[2] ; ir:U5|instruction[10]                     ; statectrl:U14|dbfbin_latch ; 0.500        ; 1.969      ; 3.732      ;
; -1.732 ; statectrl:U14|dbfbout_latch                                                                       ; dbufferb:U10|data_latch[1] ; clk_divider:U1|clk_out                    ; statectrl:U14|dbfbin_latch ; 0.500        ; 0.771      ; 2.475      ;
; -1.711 ; ir:U5|instruction[3]                                                                              ; dbufferb:U10|data_latch[7] ; statectrl:U14|enirin_latch                ; statectrl:U14|dbfbin_latch ; 0.500        ; 0.995      ; 2.770      ;
; -1.696 ; ir:U5|instruction[8]                                                                              ; dbufferb:U10|data_latch[0] ; statectrl:U14|enirin_latch                ; statectrl:U14|dbfbin_latch ; 0.500        ; 1.008      ; 2.752      ;
; -1.696 ; gr:U12|grb_latch[3]                                                                               ; dbufferb:U10|data_latch[3] ; ir:U5|instruction[10]                     ; statectrl:U14|dbfbin_latch ; 0.500        ; -0.380     ; 1.357      ;
; -1.682 ; ir:U5|instruction[8]                                                                              ; dbufferb:U10|data_latch[2] ; statectrl:U14|enirin_latch                ; statectrl:U14|dbfbin_latch ; 0.500        ; 1.123      ; 2.738      ;
; -1.682 ; gr:U12|grc_latch[3]                                                                               ; dbufferb:U10|data_latch[3] ; ir:U5|instruction[10]                     ; statectrl:U14|dbfbin_latch ; 1.000        ; -0.409     ; 1.814      ;
; -1.673 ; ir:U5|instruction[1]                                                                              ; dbufferb:U10|data_latch[7] ; statectrl:U14|enirin_latch                ; statectrl:U14|dbfbin_latch ; 0.500        ; 0.995      ; 2.732      ;
; -1.658 ; gr:U12|grc_latch[7]                                                                               ; dbufferb:U10|data_latch[7] ; ir:U5|instruction[10]                     ; statectrl:U14|dbfbin_latch ; 1.000        ; -0.415     ; 1.797      ;
; -1.643 ; statectrl:U14|enrom_latch                                                                         ; dbufferb:U10|data_latch[4] ; clk_divider:U1|clk_out                    ; statectrl:U14|dbfbin_latch ; 0.500        ; 0.842      ; 2.538      ;
; -1.638 ; statectrl:U14|dbfbout_latch                                                                       ; dbufferb:U10|data_latch[0] ; clk_divider:U1|clk_out                    ; statectrl:U14|dbfbin_latch ; 0.500        ; 0.771      ; 2.447      ;
; -1.637 ; dbufferb:U10|data_latch[2]                                                                        ; dbufferb:U10|data_latch[2] ; statectrl:U14|enalu_latch                 ; statectrl:U14|dbfbin_latch ; 1.000        ; -0.041     ; 2.019      ;
; -1.635 ; ir:U5|instruction[10]                                                                             ; dbufferb:U10|data_latch[0] ; ir:U5|instruction[10]                     ; statectrl:U14|dbfbin_latch ; 0.500        ; 1.854      ; 3.632      ;
; -1.634 ; gr:U12|grd_latch[5]                                                                               ; dbufferb:U10|data_latch[5] ; ir:U5|instruction[10]                     ; statectrl:U14|dbfbin_latch ; 0.500        ; -0.456     ; 1.325      ;
; -1.628 ; statectrl:U14|enpcout_latch                                                                       ; dbufferb:U10|data_latch[7] ; clk_divider:U1|clk_out                    ; statectrl:U14|dbfbin_latch ; 0.500        ; 0.770      ; 2.452      ;
; -1.628 ; dbufferb:U10|data_latch[2]                                                                        ; dbufferb:U10|data_latch[2] ; statectrl:U14|dbfbin_latch                ; statectrl:U14|dbfbin_latch ; 1.000        ; -0.032     ; 2.019      ;
; -1.627 ; ir:U5|instruction[9]                                                                              ; dbufferb:U10|data_latch[7] ; statectrl:U14|enirin_latch                ; statectrl:U14|dbfbin_latch ; 0.500        ; 1.010      ; 2.701      ;
; -1.616 ; statectrl:U14|regrd2_latch                                                                        ; dbufferb:U10|data_latch[6] ; clk_divider:U1|clk_out                    ; statectrl:U14|dbfbin_latch ; 0.500        ; 0.874      ; 2.404      ;
; -1.605 ; ram_new:U3|ram_new_ram:inst|altsyncram:altsyncram_component|altsyncram_2kn3:auto_generated|q_a[0] ; dbufferb:U10|data_latch[0] ; statectrl:U14|ramrd_latch                 ; statectrl:U14|dbfbin_latch ; 0.500        ; 0.938      ; 2.591      ;
; -1.595 ; gr:U12|grb_latch[6]                                                                               ; dbufferb:U10|data_latch[6] ; ir:U5|instruction[10]                     ; statectrl:U14|dbfbin_latch ; 1.000        ; -0.436     ; 1.573      ;
; -1.594 ; ir:U5|instruction[10]                                                                             ; dbufferb:U10|data_latch[1] ; ir:U5|instruction[10]                     ; statectrl:U14|dbfbin_latch ; 0.500        ; 1.854      ; 3.525      ;
; -1.588 ; statectrl:U14|dbfbout_latch                                                                       ; dbufferb:U10|data_latch[2] ; clk_divider:U1|clk_out                    ; statectrl:U14|dbfbin_latch ; 0.500        ; 0.886      ; 2.397      ;
; -1.585 ; statectrl:U14|enrom_latch                                                                         ; dbufferb:U10|data_latch[2] ; clk_divider:U1|clk_out                    ; statectrl:U14|dbfbin_latch ; 0.500        ; 0.964      ; 2.472      ;
+--------+---------------------------------------------------------------------------------------------------+----------------------------+-------------------------------------------+----------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'statectrl:U14|enled_latch'                                                                                                                                                                                                                                                                            ;
+--------+---------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------+-------------------------------------------+---------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                         ; To Node                                                                                              ; Launch Clock                              ; Latch Clock               ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------+-------------------------------------------+---------------------------+--------------+------------+------------+
; -2.430 ; gr:U12|gra_latch[2]                                                                               ; led_encoder:U13|altsyncram:Ram0_rtl_0|altsyncram_r771:auto_generated|ram_block1a0~porta_address_reg0 ; ir:U5|instruction[10]                     ; statectrl:U14|enled_latch ; 0.500        ; -0.841     ; 2.098      ;
; -2.368 ; gr:U12|gra_latch[3]                                                                               ; led_encoder:U13|altsyncram:Ram0_rtl_0|altsyncram_r771:auto_generated|ram_block1a0~porta_address_reg0 ; ir:U5|instruction[10]                     ; statectrl:U14|enled_latch ; 0.500        ; -0.841     ; 2.036      ;
; -2.288 ; gr:U12|gra_latch[0]                                                                               ; led_encoder:U13|altsyncram:Ram0_rtl_0|altsyncram_r771:auto_generated|ram_block1a0~porta_address_reg0 ; ir:U5|instruction[10]                     ; statectrl:U14|enled_latch ; 0.500        ; -0.842     ; 1.955      ;
; -2.240 ; gr:U12|gra_latch[7]                                                                               ; led_encoder:U13|altsyncram:Ram0_rtl_0|altsyncram_r771:auto_generated|ram_block1a0~porta_address_reg0 ; ir:U5|instruction[10]                     ; statectrl:U14|enled_latch ; 0.500        ; -0.849     ; 1.900      ;
; -2.233 ; gr:U12|grb_latch[6]                                                                               ; led_encoder:U13|altsyncram:Ram0_rtl_0|altsyncram_r771:auto_generated|ram_block1a0~porta_address_reg0 ; ir:U5|instruction[10]                     ; statectrl:U14|enled_latch ; 0.500        ; -0.795     ; 1.947      ;
; -2.216 ; gr:U12|gra_latch[5]                                                                               ; led_encoder:U13|altsyncram:Ram0_rtl_0|altsyncram_r771:auto_generated|ram_block1a0~porta_address_reg0 ; ir:U5|instruction[10]                     ; statectrl:U14|enled_latch ; 0.500        ; -0.849     ; 1.876      ;
; -2.215 ; gr:U12|grb_latch[2]                                                                               ; led_encoder:U13|altsyncram:Ram0_rtl_0|altsyncram_r771:auto_generated|ram_block1a0~porta_address_reg0 ; ir:U5|instruction[10]                     ; statectrl:U14|enled_latch ; 0.500        ; -0.795     ; 1.929      ;
; -2.199 ; gr:U12|grc_latch[0]                                                                               ; led_encoder:U13|altsyncram:Ram0_rtl_0|altsyncram_r771:auto_generated|ram_block1a0~porta_address_reg0 ; ir:U5|instruction[10]                     ; statectrl:U14|enled_latch ; 0.500        ; -0.661     ; 2.047      ;
; -2.178 ; gr:U12|grb_latch[4]                                                                               ; led_encoder:U13|altsyncram:Ram0_rtl_0|altsyncram_r771:auto_generated|ram_block1a0~porta_address_reg0 ; ir:U5|instruction[10]                     ; statectrl:U14|enled_latch ; 0.500        ; -0.795     ; 1.892      ;
; -2.177 ; gr:U12|gra_latch[1]                                                                               ; led_encoder:U13|altsyncram:Ram0_rtl_0|altsyncram_r771:auto_generated|ram_block1a0~porta_address_reg0 ; ir:U5|instruction[10]                     ; statectrl:U14|enled_latch ; 0.500        ; -0.840     ; 1.846      ;
; -2.107 ; gr:U12|grc_latch[1]                                                                               ; led_encoder:U13|altsyncram:Ram0_rtl_0|altsyncram_r771:auto_generated|ram_block1a0~porta_address_reg0 ; ir:U5|instruction[10]                     ; statectrl:U14|enled_latch ; 0.500        ; -0.660     ; 1.956      ;
; -2.106 ; gr:U12|grc_latch[2]                                                                               ; led_encoder:U13|altsyncram:Ram0_rtl_0|altsyncram_r771:auto_generated|ram_block1a0~porta_address_reg0 ; ir:U5|instruction[10]                     ; statectrl:U14|enled_latch ; 0.500        ; -0.661     ; 1.954      ;
; -2.071 ; gr:U12|grc_latch[5]                                                                               ; led_encoder:U13|altsyncram:Ram0_rtl_0|altsyncram_r771:auto_generated|ram_block1a0~porta_address_reg0 ; ir:U5|instruction[10]                     ; statectrl:U14|enled_latch ; 0.500        ; -0.669     ; 1.911      ;
; -2.069 ; gr:U12|grb_latch[0]                                                                               ; led_encoder:U13|altsyncram:Ram0_rtl_0|altsyncram_r771:auto_generated|ram_block1a0~porta_address_reg0 ; ir:U5|instruction[10]                     ; statectrl:U14|enled_latch ; 0.500        ; -0.795     ; 1.783      ;
; -2.021 ; gr:U12|grc_latch[7]                                                                               ; led_encoder:U13|altsyncram:Ram0_rtl_0|altsyncram_r771:auto_generated|ram_block1a0~porta_address_reg0 ; ir:U5|instruction[10]                     ; statectrl:U14|enled_latch ; 0.500        ; -0.669     ; 1.861      ;
; -2.009 ; gr:U12|gra_latch[4]                                                                               ; led_encoder:U13|altsyncram:Ram0_rtl_0|altsyncram_r771:auto_generated|ram_block1a0~porta_address_reg0 ; ir:U5|instruction[10]                     ; statectrl:U14|enled_latch ; 0.500        ; -0.838     ; 1.680      ;
; -1.976 ; gr:U12|gra_latch[6]                                                                               ; led_encoder:U13|altsyncram:Ram0_rtl_0|altsyncram_r771:auto_generated|ram_block1a0~porta_address_reg0 ; ir:U5|instruction[10]                     ; statectrl:U14|enled_latch ; 0.500        ; -0.842     ; 1.643      ;
; -1.969 ; gr:U12|grc_latch[3]                                                                               ; led_encoder:U13|altsyncram:Ram0_rtl_0|altsyncram_r771:auto_generated|ram_block1a0~porta_address_reg0 ; ir:U5|instruction[10]                     ; statectrl:U14|enled_latch ; 0.500        ; -0.661     ; 1.817      ;
; -1.797 ; gr:U12|grb_latch[1]                                                                               ; led_encoder:U13|altsyncram:Ram0_rtl_0|altsyncram_r771:auto_generated|ram_block1a0~porta_address_reg0 ; ir:U5|instruction[10]                     ; statectrl:U14|enled_latch ; 0.500        ; -0.797     ; 1.509      ;
; -1.793 ; gr:U12|grd_latch[2]                                                                               ; led_encoder:U13|altsyncram:Ram0_rtl_0|altsyncram_r771:auto_generated|ram_block1a0~porta_address_reg0 ; ir:U5|instruction[10]                     ; statectrl:U14|enled_latch ; 1.000        ; -0.700     ; 2.102      ;
; -1.779 ; dbufferb:U10|data_latch[2]                                                                        ; led_encoder:U13|altsyncram:Ram0_rtl_0|altsyncram_r771:auto_generated|ram_block1a0~porta_address_reg0 ; statectrl:U14|dbfbin_latch                ; statectrl:U14|enled_latch ; 0.500        ; -0.451     ; 1.837      ;
; -1.768 ; gr:U12|grb_latch[7]                                                                               ; led_encoder:U13|altsyncram:Ram0_rtl_0|altsyncram_r771:auto_generated|ram_block1a0~porta_address_reg0 ; ir:U5|instruction[10]                     ; statectrl:U14|enled_latch ; 0.500        ; -0.805     ; 1.472      ;
; -1.766 ; gr:U12|grb_latch[5]                                                                               ; led_encoder:U13|altsyncram:Ram0_rtl_0|altsyncram_r771:auto_generated|ram_block1a0~porta_address_reg0 ; ir:U5|instruction[10]                     ; statectrl:U14|enled_latch ; 0.500        ; -0.805     ; 1.470      ;
; -1.736 ; dbufferb:U10|data_latch[2]                                                                        ; led_encoder:U13|altsyncram:Ram0_rtl_0|altsyncram_r771:auto_generated|ram_block1a0~porta_address_reg0 ; statectrl:U14|enalu_latch                 ; statectrl:U14|enled_latch ; 0.500        ; -0.408     ; 1.837      ;
; -1.664 ; gr:U12|grc_latch[0]                                                                               ; led_encoder:U13|altsyncram:Ram0_rtl_0|altsyncram_r771:auto_generated|ram_block1a0~porta_address_reg0 ; ir:U5|instruction[10]                     ; statectrl:U14|enled_latch ; 1.000        ; -0.626     ; 2.047      ;
; -1.651 ; gr:U12|grd_latch[0]                                                                               ; led_encoder:U13|altsyncram:Ram0_rtl_0|altsyncram_r771:auto_generated|ram_block1a0~porta_address_reg0 ; ir:U5|instruction[10]                     ; statectrl:U14|enled_latch ; 1.000        ; -0.700     ; 1.960      ;
; -1.648 ; gr:U12|grb_latch[3]                                                                               ; led_encoder:U13|altsyncram:Ram0_rtl_0|altsyncram_r771:auto_generated|ram_block1a0~porta_address_reg0 ; ir:U5|instruction[10]                     ; statectrl:U14|enled_latch ; 0.500        ; -0.797     ; 1.360      ;
; -1.638 ; gr:U12|grc_latch[6]                                                                               ; led_encoder:U13|altsyncram:Ram0_rtl_0|altsyncram_r771:auto_generated|ram_block1a0~porta_address_reg0 ; ir:U5|instruction[10]                     ; statectrl:U14|enled_latch ; 0.500        ; -0.662     ; 1.485      ;
; -1.636 ; statectrl:U14|regrd1_latch                                                                        ; led_encoder:U13|altsyncram:Ram0_rtl_0|altsyncram_r771:auto_generated|ram_block1a0~porta_address_reg0 ; clk_divider:U1|clk_out                    ; statectrl:U14|enled_latch ; 1.000        ; 0.515      ; 3.160      ;
; -1.633 ; rom_new:U4|rom_new_rom:inst|altsyncram:altsyncram_component|altsyncram_kdr3:auto_generated|q_a[4] ; led_encoder:U13|altsyncram:Ram0_rtl_0|altsyncram_r771:auto_generated|ram_block1a0~porta_address_reg0 ; rom_new:U4|monostable_trigger:inst3|pulse ; statectrl:U14|enled_latch ; 1.000        ; -0.193     ; 2.449      ;
; -1.615 ; gr:U12|grd_latch[6]                                                                               ; led_encoder:U13|altsyncram:Ram0_rtl_0|altsyncram_r771:auto_generated|ram_block1a0~porta_address_reg0 ; ir:U5|instruction[10]                     ; statectrl:U14|enled_latch ; 1.000        ; -0.700     ; 1.924      ;
; -1.573 ; gr:U12|grc_latch[4]                                                                               ; led_encoder:U13|altsyncram:Ram0_rtl_0|altsyncram_r771:auto_generated|ram_block1a0~porta_address_reg0 ; ir:U5|instruction[10]                     ; statectrl:U14|enled_latch ; 0.500        ; -0.659     ; 1.423      ;
; -1.572 ; gr:U12|grc_latch[1]                                                                               ; led_encoder:U13|altsyncram:Ram0_rtl_0|altsyncram_r771:auto_generated|ram_block1a0~porta_address_reg0 ; ir:U5|instruction[10]                     ; statectrl:U14|enled_latch ; 1.000        ; -0.625     ; 1.956      ;
; -1.571 ; gr:U12|grc_latch[2]                                                                               ; led_encoder:U13|altsyncram:Ram0_rtl_0|altsyncram_r771:auto_generated|ram_block1a0~porta_address_reg0 ; ir:U5|instruction[10]                     ; statectrl:U14|enled_latch ; 1.000        ; -0.626     ; 1.954      ;
; -1.568 ; gr:U12|grb_latch[6]                                                                               ; led_encoder:U13|altsyncram:Ram0_rtl_0|altsyncram_r771:auto_generated|ram_block1a0~porta_address_reg0 ; ir:U5|instruction[10]                     ; statectrl:U14|enled_latch ; 1.000        ; -0.630     ; 1.947      ;
; -1.560 ; gr:U12|grd_latch[4]                                                                               ; led_encoder:U13|altsyncram:Ram0_rtl_0|altsyncram_r771:auto_generated|ram_block1a0~porta_address_reg0 ; ir:U5|instruction[10]                     ; statectrl:U14|enled_latch ; 1.000        ; -0.700     ; 1.869      ;
; -1.550 ; gr:U12|grb_latch[2]                                                                               ; led_encoder:U13|altsyncram:Ram0_rtl_0|altsyncram_r771:auto_generated|ram_block1a0~porta_address_reg0 ; ir:U5|instruction[10]                     ; statectrl:U14|enled_latch ; 1.000        ; -0.630     ; 1.929      ;
; -1.548 ; gr:U12|grd_latch[1]                                                                               ; led_encoder:U13|altsyncram:Ram0_rtl_0|altsyncram_r771:auto_generated|ram_block1a0~porta_address_reg0 ; ir:U5|instruction[10]                     ; statectrl:U14|enled_latch ; 1.000        ; -0.700     ; 1.857      ;
; -1.543 ; ir:U5|instruction[10]                                                                             ; led_encoder:U13|altsyncram:Ram0_rtl_0|altsyncram_r771:auto_generated|ram_block1a0~porta_address_reg0 ; ir:U5|instruction[10]                     ; statectrl:U14|enled_latch ; 0.500        ; 1.602      ; 3.759      ;
; -1.536 ; gr:U12|grc_latch[5]                                                                               ; led_encoder:U13|altsyncram:Ram0_rtl_0|altsyncram_r771:auto_generated|ram_block1a0~porta_address_reg0 ; ir:U5|instruction[10]                     ; statectrl:U14|enled_latch ; 1.000        ; -0.634     ; 1.911      ;
; -1.520 ; dbufferb:U10|data_latch[3]                                                                        ; led_encoder:U13|altsyncram:Ram0_rtl_0|altsyncram_r771:auto_generated|ram_block1a0~porta_address_reg0 ; statectrl:U14|dbfbin_latch                ; statectrl:U14|enled_latch ; 0.500        ; -0.328     ; 1.701      ;
; -1.513 ; gr:U12|grb_latch[4]                                                                               ; led_encoder:U13|altsyncram:Ram0_rtl_0|altsyncram_r771:auto_generated|ram_block1a0~porta_address_reg0 ; ir:U5|instruction[10]                     ; statectrl:U14|enled_latch ; 1.000        ; -0.630     ; 1.892      ;
; -1.508 ; rom_new:U4|rom_new_rom:inst|altsyncram:altsyncram_component|altsyncram_kdr3:auto_generated|q_a[6] ; led_encoder:U13|altsyncram:Ram0_rtl_0|altsyncram_r771:auto_generated|ram_block1a0~porta_address_reg0 ; rom_new:U4|monostable_trigger:inst3|pulse ; statectrl:U14|enled_latch ; 1.000        ; -0.193     ; 2.324      ;
; -1.504 ; statectrl:U14|dbfaout_latch                                                                       ; led_encoder:U13|altsyncram:Ram0_rtl_0|altsyncram_r771:auto_generated|ram_block1a0~porta_address_reg0 ; clk_divider:U1|clk_out                    ; statectrl:U14|enled_latch ; 1.000        ; 0.515      ; 3.028      ;
; -1.486 ; gr:U12|grc_latch[7]                                                                               ; led_encoder:U13|altsyncram:Ram0_rtl_0|altsyncram_r771:auto_generated|ram_block1a0~porta_address_reg0 ; ir:U5|instruction[10]                     ; statectrl:U14|enled_latch ; 1.000        ; -0.634     ; 1.861      ;
; -1.477 ; dbufferb:U10|data_latch[3]                                                                        ; led_encoder:U13|altsyncram:Ram0_rtl_0|altsyncram_r771:auto_generated|ram_block1a0~porta_address_reg0 ; statectrl:U14|enalu_latch                 ; statectrl:U14|enled_latch ; 0.500        ; -0.285     ; 1.701      ;
; -1.463 ; dbufferb:U10|data_latch[0]                                                                        ; led_encoder:U13|altsyncram:Ram0_rtl_0|altsyncram_r771:auto_generated|ram_block1a0~porta_address_reg0 ; statectrl:U14|dbfbin_latch                ; statectrl:U14|enled_latch ; 0.500        ; -0.329     ; 1.643      ;
; -1.445 ; rom_new:U4|rom_new_rom:inst|altsyncram:altsyncram_component|altsyncram_kdr3:auto_generated|q_a[7] ; led_encoder:U13|altsyncram:Ram0_rtl_0|altsyncram_r771:auto_generated|ram_block1a0~porta_address_reg0 ; rom_new:U4|monostable_trigger:inst3|pulse ; statectrl:U14|enled_latch ; 1.000        ; -0.193     ; 2.261      ;
; -1.442 ; statectrl:U14|regrd2_latch                                                                        ; led_encoder:U13|altsyncram:Ram0_rtl_0|altsyncram_r771:auto_generated|ram_block1a0~porta_address_reg0 ; clk_divider:U1|clk_out                    ; statectrl:U14|enled_latch ; 1.000        ; 0.515      ; 2.966      ;
; -1.434 ; gr:U12|grc_latch[3]                                                                               ; led_encoder:U13|altsyncram:Ram0_rtl_0|altsyncram_r771:auto_generated|ram_block1a0~porta_address_reg0 ; ir:U5|instruction[10]                     ; statectrl:U14|enled_latch ; 1.000        ; -0.626     ; 1.817      ;
; -1.433 ; rom_new:U4|rom_new_rom:inst|altsyncram:altsyncram_component|altsyncram_kdr3:auto_generated|q_a[2] ; led_encoder:U13|altsyncram:Ram0_rtl_0|altsyncram_r771:auto_generated|ram_block1a0~porta_address_reg0 ; rom_new:U4|monostable_trigger:inst3|pulse ; statectrl:U14|enled_latch ; 1.000        ; -0.193     ; 2.249      ;
; -1.420 ; dbufferb:U10|data_latch[0]                                                                        ; led_encoder:U13|altsyncram:Ram0_rtl_0|altsyncram_r771:auto_generated|ram_block1a0~porta_address_reg0 ; statectrl:U14|enalu_latch                 ; statectrl:U14|enled_latch ; 0.500        ; -0.286     ; 1.643      ;
; -1.419 ; rom_new:U4|rom_new_rom:inst|altsyncram:altsyncram_component|altsyncram_kdr3:auto_generated|q_a[5] ; led_encoder:U13|altsyncram:Ram0_rtl_0|altsyncram_r771:auto_generated|ram_block1a0~porta_address_reg0 ; rom_new:U4|monostable_trigger:inst3|pulse ; statectrl:U14|enled_latch ; 1.000        ; -0.193     ; 2.235      ;
; -1.404 ; gr:U12|grb_latch[0]                                                                               ; led_encoder:U13|altsyncram:Ram0_rtl_0|altsyncram_r771:auto_generated|ram_block1a0~porta_address_reg0 ; ir:U5|instruction[10]                     ; statectrl:U14|enled_latch ; 1.000        ; -0.630     ; 1.783      ;
; -1.379 ; dbufferb:U10|data_latch[1]                                                                        ; led_encoder:U13|altsyncram:Ram0_rtl_0|altsyncram_r771:auto_generated|ram_block1a0~porta_address_reg0 ; statectrl:U14|dbfbin_latch                ; statectrl:U14|enled_latch ; 0.500        ; -0.328     ; 1.560      ;
; -1.370 ; ram_new:U3|ram_new_ram:inst|altsyncram:altsyncram_component|altsyncram_2kn3:auto_generated|q_a[3] ; led_encoder:U13|altsyncram:Ram0_rtl_0|altsyncram_r771:auto_generated|ram_block1a0~porta_address_reg0 ; statectrl:U14|ramrd_latch                 ; statectrl:U14|enled_latch ; 1.000        ; 0.686      ; 3.075      ;
; -1.343 ; gr:U12|grd_latch[7]                                                                               ; led_encoder:U13|altsyncram:Ram0_rtl_0|altsyncram_r771:auto_generated|ram_block1a0~porta_address_reg0 ; ir:U5|instruction[10]                     ; statectrl:U14|enled_latch ; 1.000        ; -0.710     ; 1.642      ;
; -1.340 ; gr:U12|grd_latch[5]                                                                               ; led_encoder:U13|altsyncram:Ram0_rtl_0|altsyncram_r771:auto_generated|ram_block1a0~porta_address_reg0 ; ir:U5|instruction[10]                     ; statectrl:U14|enled_latch ; 1.000        ; -0.710     ; 1.639      ;
; -1.336 ; dbufferb:U10|data_latch[1]                                                                        ; led_encoder:U13|altsyncram:Ram0_rtl_0|altsyncram_r771:auto_generated|ram_block1a0~porta_address_reg0 ; statectrl:U14|enalu_latch                 ; statectrl:U14|enled_latch ; 0.500        ; -0.285     ; 1.560      ;
; -1.285 ; ir:U5|instruction[3]                                                                              ; led_encoder:U13|altsyncram:Ram0_rtl_0|altsyncram_r771:auto_generated|ram_block1a0~porta_address_reg0 ; statectrl:U14|enirin_latch                ; statectrl:U14|enled_latch ; 1.000        ; 0.741      ; 3.045      ;
; -1.256 ; rom_new:U4|rom_new_rom:inst|altsyncram:altsyncram_component|altsyncram_kdr3:auto_generated|q_a[0] ; led_encoder:U13|altsyncram:Ram0_rtl_0|altsyncram_r771:auto_generated|ram_block1a0~porta_address_reg0 ; rom_new:U4|monostable_trigger:inst3|pulse ; statectrl:U14|enled_latch ; 1.000        ; -0.193     ; 2.072      ;
; -1.240 ; statectrl:U14|enrom_latch                                                                         ; led_encoder:U13|altsyncram:Ram0_rtl_0|altsyncram_r771:auto_generated|ram_block1a0~porta_address_reg0 ; clk_divider:U1|clk_out                    ; statectrl:U14|enled_latch ; 1.000        ; 0.597      ; 2.846      ;
; -1.223 ; gr:U12|grd_latch[3]                                                                               ; led_encoder:U13|altsyncram:Ram0_rtl_0|altsyncram_r771:auto_generated|ram_block1a0~porta_address_reg0 ; ir:U5|instruction[10]                     ; statectrl:U14|enled_latch ; 1.000        ; -0.700     ; 1.532      ;
; -1.208 ; dbufferb:U10|data_latch[6]                                                                        ; led_encoder:U13|altsyncram:Ram0_rtl_0|altsyncram_r771:auto_generated|ram_block1a0~porta_address_reg0 ; statectrl:U14|dbfbin_latch                ; statectrl:U14|enled_latch ; 0.500        ; -0.442     ; 1.275      ;
; -1.188 ; dbufferb:U10|data_latch[7]                                                                        ; led_encoder:U13|altsyncram:Ram0_rtl_0|altsyncram_r771:auto_generated|ram_block1a0~porta_address_reg0 ; statectrl:U14|dbfbin_latch                ; statectrl:U14|enled_latch ; 0.500        ; -0.331     ; 1.366      ;
; -1.165 ; dbufferb:U10|data_latch[6]                                                                        ; led_encoder:U13|altsyncram:Ram0_rtl_0|altsyncram_r771:auto_generated|ram_block1a0~porta_address_reg0 ; statectrl:U14|enalu_latch                 ; statectrl:U14|enled_latch ; 0.500        ; -0.399     ; 1.275      ;
; -1.145 ; dbufferb:U10|data_latch[7]                                                                        ; led_encoder:U13|altsyncram:Ram0_rtl_0|altsyncram_r771:auto_generated|ram_block1a0~porta_address_reg0 ; statectrl:U14|enalu_latch                 ; statectrl:U14|enled_latch ; 0.500        ; -0.288     ; 1.366      ;
; -1.132 ; gr:U12|grb_latch[1]                                                                               ; led_encoder:U13|altsyncram:Ram0_rtl_0|altsyncram_r771:auto_generated|ram_block1a0~porta_address_reg0 ; ir:U5|instruction[10]                     ; statectrl:U14|enled_latch ; 1.000        ; -0.632     ; 1.509      ;
; -1.105 ; ir:U5|instruction[2]                                                                              ; led_encoder:U13|altsyncram:Ram0_rtl_0|altsyncram_r771:auto_generated|ram_block1a0~porta_address_reg0 ; statectrl:U14|enirin_latch                ; statectrl:U14|enled_latch ; 1.000        ; 0.741      ; 2.865      ;
; -1.103 ; gr:U12|grc_latch[6]                                                                               ; led_encoder:U13|altsyncram:Ram0_rtl_0|altsyncram_r771:auto_generated|ram_block1a0~porta_address_reg0 ; ir:U5|instruction[10]                     ; statectrl:U14|enled_latch ; 1.000        ; -0.627     ; 1.485      ;
; -1.103 ; gr:U12|grb_latch[7]                                                                               ; led_encoder:U13|altsyncram:Ram0_rtl_0|altsyncram_r771:auto_generated|ram_block1a0~porta_address_reg0 ; ir:U5|instruction[10]                     ; statectrl:U14|enled_latch ; 1.000        ; -0.640     ; 1.472      ;
; -1.101 ; gr:U12|grb_latch[5]                                                                               ; led_encoder:U13|altsyncram:Ram0_rtl_0|altsyncram_r771:auto_generated|ram_block1a0~porta_address_reg0 ; ir:U5|instruction[10]                     ; statectrl:U14|enled_latch ; 1.000        ; -0.640     ; 1.470      ;
; -1.099 ; ir:U5|instruction[1]                                                                              ; led_encoder:U13|altsyncram:Ram0_rtl_0|altsyncram_r771:auto_generated|ram_block1a0~porta_address_reg0 ; statectrl:U14|enirin_latch                ; statectrl:U14|enled_latch ; 1.000        ; 0.741      ; 2.859      ;
; -1.079 ; dbufferb:U10|data_latch[5]                                                                        ; led_encoder:U13|altsyncram:Ram0_rtl_0|altsyncram_r771:auto_generated|ram_block1a0~porta_address_reg0 ; statectrl:U14|dbfbin_latch                ; statectrl:U14|enled_latch ; 0.500        ; -0.331     ; 1.257      ;
; -1.072 ; rom_new:U4|rom_new_rom:inst|altsyncram:altsyncram_component|altsyncram_kdr3:auto_generated|q_a[3] ; led_encoder:U13|altsyncram:Ram0_rtl_0|altsyncram_r771:auto_generated|ram_block1a0~porta_address_reg0 ; rom_new:U4|monostable_trigger:inst3|pulse ; statectrl:U14|enled_latch ; 1.000        ; -0.193     ; 1.888      ;
; -1.061 ; statectrl:U14|dbfbout_latch                                                                       ; led_encoder:U13|altsyncram:Ram0_rtl_0|altsyncram_r771:auto_generated|ram_block1a0~porta_address_reg0 ; clk_divider:U1|clk_out                    ; statectrl:U14|enled_latch ; 1.000        ; 0.519      ; 2.589      ;
; -1.059 ; rom_new:U4|rom_new_rom:inst|altsyncram:altsyncram_component|altsyncram_kdr3:auto_generated|q_a[1] ; led_encoder:U13|altsyncram:Ram0_rtl_0|altsyncram_r771:auto_generated|ram_block1a0~porta_address_reg0 ; rom_new:U4|monostable_trigger:inst3|pulse ; statectrl:U14|enled_latch ; 1.000        ; -0.193     ; 1.875      ;
; -1.055 ; ir:U5|instruction[9]                                                                              ; led_encoder:U13|altsyncram:Ram0_rtl_0|altsyncram_r771:auto_generated|ram_block1a0~porta_address_reg0 ; statectrl:U14|enirin_latch                ; statectrl:U14|enled_latch ; 1.000        ; 0.756      ; 2.830      ;
; -1.038 ; gr:U12|grc_latch[4]                                                                               ; led_encoder:U13|altsyncram:Ram0_rtl_0|altsyncram_r771:auto_generated|ram_block1a0~porta_address_reg0 ; ir:U5|instruction[10]                     ; statectrl:U14|enled_latch ; 1.000        ; -0.624     ; 1.423      ;
; -1.036 ; dbufferb:U10|data_latch[5]                                                                        ; led_encoder:U13|altsyncram:Ram0_rtl_0|altsyncram_r771:auto_generated|ram_block1a0~porta_address_reg0 ; statectrl:U14|enalu_latch                 ; statectrl:U14|enled_latch ; 0.500        ; -0.288     ; 1.257      ;
; -1.029 ; dbufferb:U10|data_latch[4]                                                                        ; led_encoder:U13|altsyncram:Ram0_rtl_0|altsyncram_r771:auto_generated|ram_block1a0~porta_address_reg0 ; statectrl:U14|dbfbin_latch                ; statectrl:U14|enled_latch ; 0.500        ; -0.321     ; 1.217      ;
; -1.023 ; ir:U5|instruction[0]                                                                              ; led_encoder:U13|altsyncram:Ram0_rtl_0|altsyncram_r771:auto_generated|ram_block1a0~porta_address_reg0 ; statectrl:U14|enirin_latch                ; statectrl:U14|enled_latch ; 1.000        ; 0.741      ; 2.783      ;
; -1.001 ; statectrl:U14|enpcout_latch                                                                       ; led_encoder:U13|altsyncram:Ram0_rtl_0|altsyncram_r771:auto_generated|ram_block1a0~porta_address_reg0 ; clk_divider:U1|clk_out                    ; statectrl:U14|enled_latch ; 1.000        ; 0.516      ; 2.526      ;
; -0.986 ; dbufferb:U10|data_latch[4]                                                                        ; led_encoder:U13|altsyncram:Ram0_rtl_0|altsyncram_r771:auto_generated|ram_block1a0~porta_address_reg0 ; statectrl:U14|enalu_latch                 ; statectrl:U14|enled_latch ; 0.500        ; -0.278     ; 1.217      ;
; -0.983 ; gr:U12|grb_latch[3]                                                                               ; led_encoder:U13|altsyncram:Ram0_rtl_0|altsyncram_r771:auto_generated|ram_block1a0~porta_address_reg0 ; ir:U5|instruction[10]                     ; statectrl:U14|enled_latch ; 1.000        ; -0.632     ; 1.360      ;
; -0.975 ; ram_new:U3|ram_new_ram:inst|altsyncram:altsyncram_component|altsyncram_2kn3:auto_generated|q_a[1] ; led_encoder:U13|altsyncram:Ram0_rtl_0|altsyncram_r771:auto_generated|ram_block1a0~porta_address_reg0 ; statectrl:U14|ramrd_latch                 ; statectrl:U14|enled_latch ; 1.000        ; 0.686      ; 2.680      ;
; -0.904 ; ir:U5|instruction[8]                                                                              ; led_encoder:U13|altsyncram:Ram0_rtl_0|altsyncram_r771:auto_generated|ram_block1a0~porta_address_reg0 ; statectrl:U14|enirin_latch                ; statectrl:U14|enled_latch ; 1.000        ; 0.756      ; 2.679      ;
; -0.902 ; ir:U5|instruction[10]                                                                             ; led_encoder:U13|altsyncram:Ram0_rtl_0|altsyncram_r771:auto_generated|ram_block1a0~porta_address_reg0 ; ir:U5|instruction[10]                     ; statectrl:U14|enled_latch ; 1.000        ; 1.602      ; 3.618      ;
; -0.830 ; ram_new:U3|ram_new_ram:inst|altsyncram:altsyncram_component|altsyncram_2kn3:auto_generated|q_a[4] ; led_encoder:U13|altsyncram:Ram0_rtl_0|altsyncram_r771:auto_generated|ram_block1a0~porta_address_reg0 ; statectrl:U14|ramrd_latch                 ; statectrl:U14|enled_latch ; 1.000        ; 0.686      ; 2.535      ;
; -0.618 ; ram_new:U3|ram_new_ram:inst|altsyncram:altsyncram_component|altsyncram_2kn3:auto_generated|q_a[2] ; led_encoder:U13|altsyncram:Ram0_rtl_0|altsyncram_r771:auto_generated|ram_block1a0~porta_address_reg0 ; statectrl:U14|ramrd_latch                 ; statectrl:U14|enled_latch ; 1.000        ; 0.686      ; 2.323      ;
; -0.597 ; statectrl:U14|ramrd_latch                                                                         ; led_encoder:U13|altsyncram:Ram0_rtl_0|altsyncram_r771:auto_generated|ram_block1a0~porta_address_reg0 ; statectrl:U14|ramrd_latch                 ; statectrl:U14|enled_latch ; 0.500        ; 1.602      ; 2.823      ;
; -0.594 ; ram_new:U3|ram_new_ram:inst|altsyncram:altsyncram_component|altsyncram_2kn3:auto_generated|q_a[5] ; led_encoder:U13|altsyncram:Ram0_rtl_0|altsyncram_r771:auto_generated|ram_block1a0~porta_address_reg0 ; statectrl:U14|ramrd_latch                 ; statectrl:U14|enled_latch ; 1.000        ; 0.686      ; 2.299      ;
; -0.541 ; ram_new:U3|ram_new_ram:inst|altsyncram:altsyncram_component|altsyncram_2kn3:auto_generated|q_a[0] ; led_encoder:U13|altsyncram:Ram0_rtl_0|altsyncram_r771:auto_generated|ram_block1a0~porta_address_reg0 ; statectrl:U14|ramrd_latch                 ; statectrl:U14|enled_latch ; 1.000        ; 0.686      ; 2.246      ;
; -0.518 ; ram_new:U3|ram_new_ram:inst|altsyncram:altsyncram_component|altsyncram_2kn3:auto_generated|q_a[6] ; led_encoder:U13|altsyncram:Ram0_rtl_0|altsyncram_r771:auto_generated|ram_block1a0~porta_address_reg0 ; statectrl:U14|ramrd_latch                 ; statectrl:U14|enled_latch ; 1.000        ; 0.686      ; 2.223      ;
; -0.484 ; ram_new:U3|ram_new_ram:inst|altsyncram:altsyncram_component|altsyncram_2kn3:auto_generated|q_a[7] ; led_encoder:U13|altsyncram:Ram0_rtl_0|altsyncram_r771:auto_generated|ram_block1a0~porta_address_reg0 ; statectrl:U14|ramrd_latch                 ; statectrl:U14|enled_latch ; 1.000        ; 0.686      ; 2.189      ;
; -0.358 ; ir:U5|instruction[5]                                                                              ; led_encoder:U13|altsyncram:Ram0_rtl_0|altsyncram_r771:auto_generated|ram_block1a0~porta_address_reg0 ; statectrl:U14|enirin_latch                ; statectrl:U14|enled_latch ; 1.000        ; 0.775      ; 2.152      ;
; -0.143 ; ir:U5|instruction[4]                                                                              ; led_encoder:U13|altsyncram:Ram0_rtl_0|altsyncram_r771:auto_generated|ram_block1a0~porta_address_reg0 ; statectrl:U14|enirin_latch                ; statectrl:U14|enled_latch ; 1.000        ; 0.775      ; 1.937      ;
; -0.030 ; pc:U7|addr_latch[3]                                                                               ; led_encoder:U13|altsyncram:Ram0_rtl_0|altsyncram_r771:auto_generated|ram_block1a0~porta_address_reg0 ; statectrl:U14|nextn_latch                 ; statectrl:U14|enled_latch ; 1.000        ; 0.774      ; 1.823      ;
; -0.017 ; ir:U5|instruction[6]                                                                              ; led_encoder:U13|altsyncram:Ram0_rtl_0|altsyncram_r771:auto_generated|ram_block1a0~porta_address_reg0 ; statectrl:U14|enirin_latch                ; statectrl:U14|enled_latch ; 1.000        ; 0.875      ; 1.911      ;
; -0.016 ; pc:U7|addr_latch[4]                                                                               ; led_encoder:U13|altsyncram:Ram0_rtl_0|altsyncram_r771:auto_generated|ram_block1a0~porta_address_reg0 ; statectrl:U14|nextn_latch                 ; statectrl:U14|enled_latch ; 1.000        ; 0.774      ; 1.809      ;
+--------+---------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------+-------------------------------------------+---------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'rom_new:U4|monostable_trigger:inst3|pulse'                                                                                                                                                                                                                                                                                                                           ;
+--------+----------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------+-------------------------------------------+-------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                  ; To Node                                                                                                                    ; Launch Clock                              ; Latch Clock                               ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------+-------------------------------------------+-------------------------------------------+--------------+------------+------------+
; -2.240 ; gr:U12|gra_latch[3]                                                                                                        ; rom_new:U4|rom_new_rom:inst|altsyncram:altsyncram_component|altsyncram_kdr3:auto_generated|ram_block1a0~porta_address_reg0 ; ir:U5|instruction[10]                     ; rom_new:U4|monostable_trigger:inst3|pulse ; 0.500        ; -0.714     ; 2.035      ;
; -2.200 ; gr:U12|gra_latch[2]                                                                                                        ; rom_new:U4|rom_new_rom:inst|altsyncram:altsyncram_component|altsyncram_kdr3:auto_generated|ram_block1a0~porta_address_reg0 ; ir:U5|instruction[10]                     ; rom_new:U4|monostable_trigger:inst3|pulse ; 0.500        ; -0.714     ; 1.995      ;
; -2.130 ; gr:U12|gra_latch[0]                                                                                                        ; rom_new:U4|rom_new_rom:inst|altsyncram:altsyncram_component|altsyncram_kdr3:auto_generated|ram_block1a0~porta_address_reg0 ; ir:U5|instruction[10]                     ; rom_new:U4|monostable_trigger:inst3|pulse ; 0.500        ; -0.715     ; 1.924      ;
; -2.122 ; gr:U12|grb_latch[6]                                                                                                        ; rom_new:U4|rom_new_rom:inst|altsyncram:altsyncram_component|altsyncram_kdr3:auto_generated|ram_block1a0~porta_address_reg0 ; ir:U5|instruction[10]                     ; rom_new:U4|monostable_trigger:inst3|pulse ; 0.500        ; -0.668     ; 1.963      ;
; -2.116 ; gr:U12|gra_latch[5]                                                                                                        ; rom_new:U4|rom_new_rom:inst|altsyncram:altsyncram_component|altsyncram_kdr3:auto_generated|ram_block1a0~porta_address_reg0 ; ir:U5|instruction[10]                     ; rom_new:U4|monostable_trigger:inst3|pulse ; 0.500        ; -0.722     ; 1.903      ;
; -2.111 ; gr:U12|gra_latch[7]                                                                                                        ; rom_new:U4|rom_new_rom:inst|altsyncram:altsyncram_component|altsyncram_kdr3:auto_generated|ram_block1a0~porta_address_reg0 ; ir:U5|instruction[10]                     ; rom_new:U4|monostable_trigger:inst3|pulse ; 0.500        ; -0.722     ; 1.898      ;
; -2.069 ; gr:U12|grb_latch[4]                                                                                                        ; rom_new:U4|rom_new_rom:inst|altsyncram:altsyncram_component|altsyncram_kdr3:auto_generated|ram_block1a0~porta_address_reg0 ; ir:U5|instruction[10]                     ; rom_new:U4|monostable_trigger:inst3|pulse ; 0.500        ; -0.668     ; 1.910      ;
; -2.041 ; gr:U12|grc_latch[0]                                                                                                        ; rom_new:U4|rom_new_rom:inst|altsyncram:altsyncram_component|altsyncram_kdr3:auto_generated|ram_block1a0~porta_address_reg0 ; ir:U5|instruction[10]                     ; rom_new:U4|monostable_trigger:inst3|pulse ; 0.500        ; -0.534     ; 2.016      ;
; -1.985 ; gr:U12|grb_latch[2]                                                                                                        ; rom_new:U4|rom_new_rom:inst|altsyncram:altsyncram_component|altsyncram_kdr3:auto_generated|ram_block1a0~porta_address_reg0 ; ir:U5|instruction[10]                     ; rom_new:U4|monostable_trigger:inst3|pulse ; 0.500        ; -0.668     ; 1.826      ;
; -1.971 ; gr:U12|grc_latch[5]                                                                                                        ; rom_new:U4|rom_new_rom:inst|altsyncram:altsyncram_component|altsyncram_kdr3:auto_generated|ram_block1a0~porta_address_reg0 ; ir:U5|instruction[10]                     ; rom_new:U4|monostable_trigger:inst3|pulse ; 0.500        ; -0.542     ; 1.938      ;
; -1.944 ; gr:U12|gra_latch[1]                                                                                                        ; rom_new:U4|rom_new_rom:inst|altsyncram:altsyncram_component|altsyncram_kdr3:auto_generated|ram_block1a0~porta_address_reg0 ; ir:U5|instruction[10]                     ; rom_new:U4|monostable_trigger:inst3|pulse ; 0.500        ; -0.713     ; 1.740      ;
; -1.911 ; gr:U12|grb_latch[0]                                                                                                        ; rom_new:U4|rom_new_rom:inst|altsyncram:altsyncram_component|altsyncram_kdr3:auto_generated|ram_block1a0~porta_address_reg0 ; ir:U5|instruction[10]                     ; rom_new:U4|monostable_trigger:inst3|pulse ; 0.500        ; -0.668     ; 1.752      ;
; -1.900 ; gr:U12|gra_latch[4]                                                                                                        ; rom_new:U4|rom_new_rom:inst|altsyncram:altsyncram_component|altsyncram_kdr3:auto_generated|ram_block1a0~porta_address_reg0 ; ir:U5|instruction[10]                     ; rom_new:U4|monostable_trigger:inst3|pulse ; 0.500        ; -0.711     ; 1.698      ;
; -1.892 ; gr:U12|grc_latch[7]                                                                                                        ; rom_new:U4|rom_new_rom:inst|altsyncram:altsyncram_component|altsyncram_kdr3:auto_generated|ram_block1a0~porta_address_reg0 ; ir:U5|instruction[10]                     ; rom_new:U4|monostable_trigger:inst3|pulse ; 0.500        ; -0.542     ; 1.859      ;
; -1.876 ; gr:U12|grc_latch[2]                                                                                                        ; rom_new:U4|rom_new_rom:inst|altsyncram:altsyncram_component|altsyncram_kdr3:auto_generated|ram_block1a0~porta_address_reg0 ; ir:U5|instruction[10]                     ; rom_new:U4|monostable_trigger:inst3|pulse ; 0.500        ; -0.534     ; 1.851      ;
; -1.874 ; gr:U12|grc_latch[1]                                                                                                        ; rom_new:U4|rom_new_rom:inst|altsyncram:altsyncram_component|altsyncram_kdr3:auto_generated|ram_block1a0~porta_address_reg0 ; ir:U5|instruction[10]                     ; rom_new:U4|monostable_trigger:inst3|pulse ; 0.500        ; -0.533     ; 1.850      ;
; -1.865 ; gr:U12|gra_latch[6]                                                                                                        ; rom_new:U4|rom_new_rom:inst|altsyncram:altsyncram_component|altsyncram_kdr3:auto_generated|ram_block1a0~porta_address_reg0 ; ir:U5|instruction[10]                     ; rom_new:U4|monostable_trigger:inst3|pulse ; 0.500        ; -0.715     ; 1.659      ;
; -1.841 ; gr:U12|grc_latch[3]                                                                                                        ; rom_new:U4|rom_new_rom:inst|altsyncram:altsyncram_component|altsyncram_kdr3:auto_generated|ram_block1a0~porta_address_reg0 ; ir:U5|instruction[10]                     ; rom_new:U4|monostable_trigger:inst3|pulse ; 0.500        ; -0.534     ; 1.816      ;
; -1.666 ; gr:U12|grb_latch[5]                                                                                                        ; rom_new:U4|rom_new_rom:inst|altsyncram:altsyncram_component|altsyncram_kdr3:auto_generated|ram_block1a0~porta_address_reg0 ; ir:U5|instruction[10]                     ; rom_new:U4|monostable_trigger:inst3|pulse ; 0.500        ; -0.678     ; 1.497      ;
; -1.639 ; gr:U12|grb_latch[7]                                                                                                        ; rom_new:U4|rom_new_rom:inst|altsyncram:altsyncram_component|altsyncram_kdr3:auto_generated|ram_block1a0~porta_address_reg0 ; ir:U5|instruction[10]                     ; rom_new:U4|monostable_trigger:inst3|pulse ; 0.500        ; -0.678     ; 1.470      ;
; -1.564 ; gr:U12|grb_latch[1]                                                                                                        ; rom_new:U4|rom_new_rom:inst|altsyncram:altsyncram_component|altsyncram_kdr3:auto_generated|ram_block1a0~porta_address_reg0 ; ir:U5|instruction[10]                     ; rom_new:U4|monostable_trigger:inst3|pulse ; 0.500        ; -0.670     ; 1.403      ;
; -1.563 ; gr:U12|grd_latch[2]                                                                                                        ; rom_new:U4|rom_new_rom:inst|altsyncram:altsyncram_component|altsyncram_kdr3:auto_generated|ram_block1a0~porta_address_reg0 ; ir:U5|instruction[10]                     ; rom_new:U4|monostable_trigger:inst3|pulse ; 1.000        ; -0.573     ; 1.999      ;
; -1.549 ; dbufferb:U10|data_latch[2]                                                                                                 ; rom_new:U4|rom_new_rom:inst|altsyncram:altsyncram_component|altsyncram_kdr3:auto_generated|ram_block1a0~porta_address_reg0 ; statectrl:U14|dbfbin_latch                ; rom_new:U4|monostable_trigger:inst3|pulse ; 0.500        ; -0.324     ; 1.734      ;
; -1.527 ; gr:U12|grc_latch[6]                                                                                                        ; rom_new:U4|rom_new_rom:inst|altsyncram:altsyncram_component|altsyncram_kdr3:auto_generated|ram_block1a0~porta_address_reg0 ; ir:U5|instruction[10]                     ; rom_new:U4|monostable_trigger:inst3|pulse ; 0.500        ; -0.535     ; 1.501      ;
; -1.525 ; statectrl:U14|regrd1_latch                                                                                                 ; rom_new:U4|rom_new_rom:inst|altsyncram:altsyncram_component|altsyncram_kdr3:auto_generated|ram_block1a0~porta_address_reg0 ; clk_divider:U1|clk_out                    ; rom_new:U4|monostable_trigger:inst3|pulse ; 1.000        ; 0.642      ; 3.176      ;
; -1.520 ; gr:U12|grb_latch[3]                                                                                                        ; rom_new:U4|rom_new_rom:inst|altsyncram:altsyncram_component|altsyncram_kdr3:auto_generated|ram_block1a0~porta_address_reg0 ; ir:U5|instruction[10]                     ; rom_new:U4|monostable_trigger:inst3|pulse ; 0.500        ; -0.670     ; 1.359      ;
; -1.506 ; gr:U12|grc_latch[0]                                                                                                        ; rom_new:U4|rom_new_rom:inst|altsyncram:altsyncram_component|altsyncram_kdr3:auto_generated|ram_block1a0~porta_address_reg0 ; ir:U5|instruction[10]                     ; rom_new:U4|monostable_trigger:inst3|pulse ; 1.000        ; -0.499     ; 2.016      ;
; -1.506 ; dbufferb:U10|data_latch[2]                                                                                                 ; rom_new:U4|rom_new_rom:inst|altsyncram:altsyncram_component|altsyncram_kdr3:auto_generated|ram_block1a0~porta_address_reg0 ; statectrl:U14|enalu_latch                 ; rom_new:U4|monostable_trigger:inst3|pulse ; 0.500        ; -0.281     ; 1.734      ;
; -1.504 ; gr:U12|grd_latch[6]                                                                                                        ; rom_new:U4|rom_new_rom:inst|altsyncram:altsyncram_component|altsyncram_kdr3:auto_generated|ram_block1a0~porta_address_reg0 ; ir:U5|instruction[10]                     ; rom_new:U4|monostable_trigger:inst3|pulse ; 1.000        ; -0.573     ; 1.940      ;
; -1.493 ; gr:U12|grd_latch[0]                                                                                                        ; rom_new:U4|rom_new_rom:inst|altsyncram:altsyncram_component|altsyncram_kdr3:auto_generated|ram_block1a0~porta_address_reg0 ; ir:U5|instruction[10]                     ; rom_new:U4|monostable_trigger:inst3|pulse ; 1.000        ; -0.573     ; 1.929      ;
; -1.470 ; rom_new:U4|rom_new_rom:inst|altsyncram:altsyncram_component|altsyncram_kdr3:auto_generated|q_a[4]                          ; rom_new:U4|rom_new_rom:inst|altsyncram:altsyncram_component|altsyncram_kdr3:auto_generated|ram_block1a0~porta_address_reg0 ; rom_new:U4|monostable_trigger:inst3|pulse ; rom_new:U4|monostable_trigger:inst3|pulse ; 1.000        ; -0.012     ; 2.467      ;
; -1.464 ; gr:U12|grc_latch[4]                                                                                                        ; rom_new:U4|rom_new_rom:inst|altsyncram:altsyncram_component|altsyncram_kdr3:auto_generated|ram_block1a0~porta_address_reg0 ; ir:U5|instruction[10]                     ; rom_new:U4|monostable_trigger:inst3|pulse ; 0.500        ; -0.532     ; 1.441      ;
; -1.457 ; gr:U12|grb_latch[6]                                                                                                        ; rom_new:U4|rom_new_rom:inst|altsyncram:altsyncram_component|altsyncram_kdr3:auto_generated|ram_block1a0~porta_address_reg0 ; ir:U5|instruction[10]                     ; rom_new:U4|monostable_trigger:inst3|pulse ; 1.000        ; -0.503     ; 1.963      ;
; -1.451 ; gr:U12|grd_latch[4]                                                                                                        ; rom_new:U4|rom_new_rom:inst|altsyncram:altsyncram_component|altsyncram_kdr3:auto_generated|ram_block1a0~porta_address_reg0 ; ir:U5|instruction[10]                     ; rom_new:U4|monostable_trigger:inst3|pulse ; 1.000        ; -0.573     ; 1.887      ;
; -1.443 ; ir:U5|instruction[10]                                                                                                      ; rom_new:U4|rom_new_rom:inst|altsyncram:altsyncram_component|altsyncram_kdr3:auto_generated|ram_block1a0~porta_address_reg0 ; ir:U5|instruction[10]                     ; rom_new:U4|monostable_trigger:inst3|pulse ; 0.500        ; 1.729      ; 3.786      ;
; -1.436 ; gr:U12|grc_latch[5]                                                                                                        ; rom_new:U4|rom_new_rom:inst|altsyncram:altsyncram_component|altsyncram_kdr3:auto_generated|ram_block1a0~porta_address_reg0 ; ir:U5|instruction[10]                     ; rom_new:U4|monostable_trigger:inst3|pulse ; 1.000        ; -0.507     ; 1.938      ;
; -1.404 ; gr:U12|grb_latch[4]                                                                                                        ; rom_new:U4|rom_new_rom:inst|altsyncram:altsyncram_component|altsyncram_kdr3:auto_generated|ram_block1a0~porta_address_reg0 ; ir:U5|instruction[10]                     ; rom_new:U4|monostable_trigger:inst3|pulse ; 1.000        ; -0.503     ; 1.910      ;
; -1.392 ; dbufferb:U10|data_latch[3]                                                                                                 ; rom_new:U4|rom_new_rom:inst|altsyncram:altsyncram_component|altsyncram_kdr3:auto_generated|ram_block1a0~porta_address_reg0 ; statectrl:U14|dbfbin_latch                ; rom_new:U4|monostable_trigger:inst3|pulse ; 0.500        ; -0.201     ; 1.700      ;
; -1.376 ; statectrl:U14|dbfaout_latch                                                                                                ; rom_new:U4|rom_new_rom:inst|altsyncram:altsyncram_component|altsyncram_kdr3:auto_generated|ram_block1a0~porta_address_reg0 ; clk_divider:U1|clk_out                    ; rom_new:U4|monostable_trigger:inst3|pulse ; 1.000        ; 0.642      ; 3.027      ;
; -1.357 ; gr:U12|grc_latch[7]                                                                                                        ; rom_new:U4|rom_new_rom:inst|altsyncram:altsyncram_component|altsyncram_kdr3:auto_generated|ram_block1a0~porta_address_reg0 ; ir:U5|instruction[10]                     ; rom_new:U4|monostable_trigger:inst3|pulse ; 1.000        ; -0.507     ; 1.859      ;
; -1.349 ; dbufferb:U10|data_latch[3]                                                                                                 ; rom_new:U4|rom_new_rom:inst|altsyncram:altsyncram_component|altsyncram_kdr3:auto_generated|ram_block1a0~porta_address_reg0 ; statectrl:U14|enalu_latch                 ; rom_new:U4|monostable_trigger:inst3|pulse ; 0.500        ; -0.158     ; 1.700      ;
; -1.343 ; rom_new:U4|rom_new_rom:inst|altsyncram:altsyncram_component|altsyncram_kdr3:auto_generated|q_a[6]                          ; rom_new:U4|rom_new_rom:inst|altsyncram:altsyncram_component|altsyncram_kdr3:auto_generated|ram_block1a0~porta_address_reg0 ; rom_new:U4|monostable_trigger:inst3|pulse ; rom_new:U4|monostable_trigger:inst3|pulse ; 1.000        ; -0.012     ; 2.340      ;
; -1.342 ; statectrl:U14|regrd2_latch                                                                                                 ; rom_new:U4|rom_new_rom:inst|altsyncram:altsyncram_component|altsyncram_kdr3:auto_generated|ram_block1a0~porta_address_reg0 ; clk_divider:U1|clk_out                    ; rom_new:U4|monostable_trigger:inst3|pulse ; 1.000        ; 0.642      ; 2.993      ;
; -1.341 ; gr:U12|grc_latch[2]                                                                                                        ; rom_new:U4|rom_new_rom:inst|altsyncram:altsyncram_component|altsyncram_kdr3:auto_generated|ram_block1a0~porta_address_reg0 ; ir:U5|instruction[10]                     ; rom_new:U4|monostable_trigger:inst3|pulse ; 1.000        ; -0.499     ; 1.851      ;
; -1.339 ; gr:U12|grc_latch[1]                                                                                                        ; rom_new:U4|rom_new_rom:inst|altsyncram:altsyncram_component|altsyncram_kdr3:auto_generated|ram_block1a0~porta_address_reg0 ; ir:U5|instruction[10]                     ; rom_new:U4|monostable_trigger:inst3|pulse ; 1.000        ; -0.498     ; 1.850      ;
; -1.320 ; gr:U12|grb_latch[2]                                                                                                        ; rom_new:U4|rom_new_rom:inst|altsyncram:altsyncram_component|altsyncram_kdr3:auto_generated|ram_block1a0~porta_address_reg0 ; ir:U5|instruction[10]                     ; rom_new:U4|monostable_trigger:inst3|pulse ; 1.000        ; -0.503     ; 1.826      ;
; -1.315 ; gr:U12|grd_latch[1]                                                                                                        ; rom_new:U4|rom_new_rom:inst|altsyncram:altsyncram_component|altsyncram_kdr3:auto_generated|ram_block1a0~porta_address_reg0 ; ir:U5|instruction[10]                     ; rom_new:U4|monostable_trigger:inst3|pulse ; 1.000        ; -0.573     ; 1.751      ;
; -1.306 ; gr:U12|grc_latch[3]                                                                                                        ; rom_new:U4|rom_new_rom:inst|altsyncram:altsyncram_component|altsyncram_kdr3:auto_generated|ram_block1a0~porta_address_reg0 ; ir:U5|instruction[10]                     ; rom_new:U4|monostable_trigger:inst3|pulse ; 1.000        ; -0.499     ; 1.816      ;
; -1.305 ; dbufferb:U10|data_latch[0]                                                                                                 ; rom_new:U4|rom_new_rom:inst|altsyncram:altsyncram_component|altsyncram_kdr3:auto_generated|ram_block1a0~porta_address_reg0 ; statectrl:U14|dbfbin_latch                ; rom_new:U4|monostable_trigger:inst3|pulse ; 0.500        ; -0.202     ; 1.612      ;
; -1.265 ; rom_new:U4|rom_new_rom:inst|altsyncram:altsyncram_component|altsyncram_kdr3:auto_generated|q_a[5]                          ; rom_new:U4|rom_new_rom:inst|altsyncram:altsyncram_component|altsyncram_kdr3:auto_generated|ram_block1a0~porta_address_reg0 ; rom_new:U4|monostable_trigger:inst3|pulse ; rom_new:U4|monostable_trigger:inst3|pulse ; 1.000        ; -0.012     ; 2.262      ;
; -1.262 ; dbufferb:U10|data_latch[0]                                                                                                 ; rom_new:U4|rom_new_rom:inst|altsyncram:altsyncram_component|altsyncram_kdr3:auto_generated|ram_block1a0~porta_address_reg0 ; statectrl:U14|enalu_latch                 ; rom_new:U4|monostable_trigger:inst3|pulse ; 0.500        ; -0.159     ; 1.612      ;
; -1.262 ; rom_new:U4|rom_new_rom:inst|altsyncram:altsyncram_component|altsyncram_kdr3:auto_generated|q_a[7]                          ; rom_new:U4|rom_new_rom:inst|altsyncram:altsyncram_component|altsyncram_kdr3:auto_generated|ram_block1a0~porta_address_reg0 ; rom_new:U4|monostable_trigger:inst3|pulse ; rom_new:U4|monostable_trigger:inst3|pulse ; 1.000        ; -0.012     ; 2.259      ;
; -1.246 ; gr:U12|grb_latch[0]                                                                                                        ; rom_new:U4|rom_new_rom:inst|altsyncram:altsyncram_component|altsyncram_kdr3:auto_generated|ram_block1a0~porta_address_reg0 ; ir:U5|instruction[10]                     ; rom_new:U4|monostable_trigger:inst3|pulse ; 1.000        ; -0.503     ; 1.752      ;
; -1.242 ; ram_new:U3|ram_new_ram:inst|altsyncram:altsyncram_component|altsyncram_2kn3:auto_generated|q_a[3]                          ; rom_new:U4|rom_new_rom:inst|altsyncram:altsyncram_component|altsyncram_kdr3:auto_generated|ram_block1a0~porta_address_reg0 ; statectrl:U14|ramrd_latch                 ; rom_new:U4|monostable_trigger:inst3|pulse ; 1.000        ; 0.813      ; 3.074      ;
; -1.240 ; gr:U12|grd_latch[5]                                                                                                        ; rom_new:U4|rom_new_rom:inst|altsyncram:altsyncram_component|altsyncram_kdr3:auto_generated|ram_block1a0~porta_address_reg0 ; ir:U5|instruction[10]                     ; rom_new:U4|monostable_trigger:inst3|pulse ; 1.000        ; -0.583     ; 1.666      ;
; -1.214 ; gr:U12|grd_latch[7]                                                                                                        ; rom_new:U4|rom_new_rom:inst|altsyncram:altsyncram_component|altsyncram_kdr3:auto_generated|ram_block1a0~porta_address_reg0 ; ir:U5|instruction[10]                     ; rom_new:U4|monostable_trigger:inst3|pulse ; 1.000        ; -0.583     ; 1.640      ;
; -1.157 ; ir:U5|instruction[3]                                                                                                       ; rom_new:U4|rom_new_rom:inst|altsyncram:altsyncram_component|altsyncram_kdr3:auto_generated|ram_block1a0~porta_address_reg0 ; statectrl:U14|enirin_latch                ; rom_new:U4|monostable_trigger:inst3|pulse ; 1.000        ; 0.868      ; 3.044      ;
; -1.149 ; rom_new:U4|rom_new_rom:inst|altsyncram:altsyncram_component|altsyncram_kdr3:auto_generated|q_a[2]                          ; rom_new:U4|rom_new_rom:inst|altsyncram:altsyncram_component|altsyncram_kdr3:auto_generated|ram_block1a0~porta_address_reg0 ; rom_new:U4|monostable_trigger:inst3|pulse ; rom_new:U4|monostable_trigger:inst3|pulse ; 1.000        ; -0.012     ; 2.146      ;
; -1.146 ; dbufferb:U10|data_latch[1]                                                                                                 ; rom_new:U4|rom_new_rom:inst|altsyncram:altsyncram_component|altsyncram_kdr3:auto_generated|ram_block1a0~porta_address_reg0 ; statectrl:U14|dbfbin_latch                ; rom_new:U4|monostable_trigger:inst3|pulse ; 0.500        ; -0.201     ; 1.454      ;
; -1.131 ; statectrl:U14|enrom_latch                                                                                                  ; rom_new:U4|rom_new_rom:inst|altsyncram:altsyncram_component|altsyncram_kdr3:auto_generated|ram_block1a0~porta_address_reg0 ; clk_divider:U1|clk_out                    ; rom_new:U4|monostable_trigger:inst3|pulse ; 1.000        ; 0.724      ; 2.864      ;
; -1.103 ; dbufferb:U10|data_latch[1]                                                                                                 ; rom_new:U4|rom_new_rom:inst|altsyncram:altsyncram_component|altsyncram_kdr3:auto_generated|ram_block1a0~porta_address_reg0 ; statectrl:U14|enalu_latch                 ; rom_new:U4|monostable_trigger:inst3|pulse ; 0.500        ; -0.158     ; 1.454      ;
; -1.097 ; dbufferb:U10|data_latch[6]                                                                                                 ; rom_new:U4|rom_new_rom:inst|altsyncram:altsyncram_component|altsyncram_kdr3:auto_generated|ram_block1a0~porta_address_reg0 ; statectrl:U14|dbfbin_latch                ; rom_new:U4|monostable_trigger:inst3|pulse ; 0.500        ; -0.315     ; 1.291      ;
; -1.095 ; gr:U12|grd_latch[3]                                                                                                        ; rom_new:U4|rom_new_rom:inst|altsyncram:altsyncram_component|altsyncram_kdr3:auto_generated|ram_block1a0~porta_address_reg0 ; ir:U5|instruction[10]                     ; rom_new:U4|monostable_trigger:inst3|pulse ; 1.000        ; -0.573     ; 1.531      ;
; -1.059 ; dbufferb:U10|data_latch[7]                                                                                                 ; rom_new:U4|rom_new_rom:inst|altsyncram:altsyncram_component|altsyncram_kdr3:auto_generated|ram_block1a0~porta_address_reg0 ; statectrl:U14|dbfbin_latch                ; rom_new:U4|monostable_trigger:inst3|pulse ; 0.500        ; -0.204     ; 1.364      ;
; -1.054 ; dbufferb:U10|data_latch[6]                                                                                                 ; rom_new:U4|rom_new_rom:inst|altsyncram:altsyncram_component|altsyncram_kdr3:auto_generated|ram_block1a0~porta_address_reg0 ; statectrl:U14|enalu_latch                 ; rom_new:U4|monostable_trigger:inst3|pulse ; 0.500        ; -0.272     ; 1.291      ;
; -1.044 ; rom_new:U4|rom_new_rom:inst|altsyncram:altsyncram_component|altsyncram_kdr3:auto_generated|q_a[0]                          ; rom_new:U4|rom_new_rom:inst|altsyncram:altsyncram_component|altsyncram_kdr3:auto_generated|ram_block1a0~porta_address_reg0 ; rom_new:U4|monostable_trigger:inst3|pulse ; rom_new:U4|monostable_trigger:inst3|pulse ; 1.000        ; -0.012     ; 2.041      ;
; -1.016 ; dbufferb:U10|data_latch[7]                                                                                                 ; rom_new:U4|rom_new_rom:inst|altsyncram:altsyncram_component|altsyncram_kdr3:auto_generated|ram_block1a0~porta_address_reg0 ; statectrl:U14|enalu_latch                 ; rom_new:U4|monostable_trigger:inst3|pulse ; 0.500        ; -0.161     ; 1.364      ;
; -1.001 ; gr:U12|grb_latch[5]                                                                                                        ; rom_new:U4|rom_new_rom:inst|altsyncram:altsyncram_component|altsyncram_kdr3:auto_generated|ram_block1a0~porta_address_reg0 ; ir:U5|instruction[10]                     ; rom_new:U4|monostable_trigger:inst3|pulse ; 1.000        ; -0.513     ; 1.497      ;
; -0.999 ; ir:U5|instruction[1]                                                                                                       ; rom_new:U4|rom_new_rom:inst|altsyncram:altsyncram_component|altsyncram_kdr3:auto_generated|ram_block1a0~porta_address_reg0 ; statectrl:U14|enirin_latch                ; rom_new:U4|monostable_trigger:inst3|pulse ; 1.000        ; 0.868      ; 2.886      ;
; -0.994 ; ir:U5|instruction[2]                                                                                                       ; rom_new:U4|rom_new_rom:inst|altsyncram:altsyncram_component|altsyncram_kdr3:auto_generated|ram_block1a0~porta_address_reg0 ; statectrl:U14|enirin_latch                ; rom_new:U4|monostable_trigger:inst3|pulse ; 1.000        ; 0.868      ; 2.881      ;
; -0.992 ; gr:U12|grc_latch[6]                                                                                                        ; rom_new:U4|rom_new_rom:inst|altsyncram:altsyncram_component|altsyncram_kdr3:auto_generated|ram_block1a0~porta_address_reg0 ; ir:U5|instruction[10]                     ; rom_new:U4|monostable_trigger:inst3|pulse ; 1.000        ; -0.500     ; 1.501      ;
; -0.979 ; dbufferb:U10|data_latch[5]                                                                                                 ; rom_new:U4|rom_new_rom:inst|altsyncram:altsyncram_component|altsyncram_kdr3:auto_generated|ram_block1a0~porta_address_reg0 ; statectrl:U14|dbfbin_latch                ; rom_new:U4|monostable_trigger:inst3|pulse ; 0.500        ; -0.204     ; 1.284      ;
; -0.974 ; gr:U12|grb_latch[7]                                                                                                        ; rom_new:U4|rom_new_rom:inst|altsyncram:altsyncram_component|altsyncram_kdr3:auto_generated|ram_block1a0~porta_address_reg0 ; ir:U5|instruction[10]                     ; rom_new:U4|monostable_trigger:inst3|pulse ; 1.000        ; -0.513     ; 1.470      ;
; -0.955 ; ir:U5|instruction[9]                                                                                                       ; rom_new:U4|rom_new_rom:inst|altsyncram:altsyncram_component|altsyncram_kdr3:auto_generated|ram_block1a0~porta_address_reg0 ; statectrl:U14|enirin_latch                ; rom_new:U4|monostable_trigger:inst3|pulse ; 1.000        ; 0.883      ; 2.857      ;
; -0.936 ; dbufferb:U10|data_latch[5]                                                                                                 ; rom_new:U4|rom_new_rom:inst|altsyncram:altsyncram_component|altsyncram_kdr3:auto_generated|ram_block1a0~porta_address_reg0 ; statectrl:U14|enalu_latch                 ; rom_new:U4|monostable_trigger:inst3|pulse ; 0.500        ; -0.161     ; 1.284      ;
; -0.933 ; statectrl:U14|dbfbout_latch                                                                                                ; rom_new:U4|rom_new_rom:inst|altsyncram:altsyncram_component|altsyncram_kdr3:auto_generated|ram_block1a0~porta_address_reg0 ; clk_divider:U1|clk_out                    ; rom_new:U4|monostable_trigger:inst3|pulse ; 1.000        ; 0.646      ; 2.588      ;
; -0.929 ; gr:U12|grc_latch[4]                                                                                                        ; rom_new:U4|rom_new_rom:inst|altsyncram:altsyncram_component|altsyncram_kdr3:auto_generated|ram_block1a0~porta_address_reg0 ; ir:U5|instruction[10]                     ; rom_new:U4|monostable_trigger:inst3|pulse ; 1.000        ; -0.497     ; 1.441      ;
; -0.920 ; dbufferb:U10|data_latch[4]                                                                                                 ; rom_new:U4|rom_new_rom:inst|altsyncram:altsyncram_component|altsyncram_kdr3:auto_generated|ram_block1a0~porta_address_reg0 ; statectrl:U14|dbfbin_latch                ; rom_new:U4|monostable_trigger:inst3|pulse ; 0.500        ; -0.194     ; 1.235      ;
; -0.912 ; ir:U5|instruction[0]                                                                                                       ; rom_new:U4|rom_new_rom:inst|altsyncram:altsyncram_component|altsyncram_kdr3:auto_generated|ram_block1a0~porta_address_reg0 ; statectrl:U14|enirin_latch                ; rom_new:U4|monostable_trigger:inst3|pulse ; 1.000        ; 0.868      ; 2.799      ;
; -0.901 ; statectrl:U14|enpcout_latch                                                                                                ; rom_new:U4|rom_new_rom:inst|altsyncram:altsyncram_component|altsyncram_kdr3:auto_generated|ram_block1a0~porta_address_reg0 ; clk_divider:U1|clk_out                    ; rom_new:U4|monostable_trigger:inst3|pulse ; 1.000        ; 0.643      ; 2.553      ;
; -0.899 ; gr:U12|grb_latch[1]                                                                                                        ; rom_new:U4|rom_new_rom:inst|altsyncram:altsyncram_component|altsyncram_kdr3:auto_generated|ram_block1a0~porta_address_reg0 ; ir:U5|instruction[10]                     ; rom_new:U4|monostable_trigger:inst3|pulse ; 1.000        ; -0.505     ; 1.403      ;
; -0.890 ; rom_new:U4|rom_new_rom:inst|altsyncram:altsyncram_component|altsyncram_kdr3:auto_generated|q_a[3]                          ; rom_new:U4|rom_new_rom:inst|altsyncram:altsyncram_component|altsyncram_kdr3:auto_generated|ram_block1a0~porta_address_reg0 ; rom_new:U4|monostable_trigger:inst3|pulse ; rom_new:U4|monostable_trigger:inst3|pulse ; 1.000        ; -0.012     ; 1.887      ;
; -0.877 ; dbufferb:U10|data_latch[4]                                                                                                 ; rom_new:U4|rom_new_rom:inst|altsyncram:altsyncram_component|altsyncram_kdr3:auto_generated|ram_block1a0~porta_address_reg0 ; statectrl:U14|enalu_latch                 ; rom_new:U4|monostable_trigger:inst3|pulse ; 0.500        ; -0.151     ; 1.235      ;
; -0.855 ; gr:U12|grb_latch[3]                                                                                                        ; rom_new:U4|rom_new_rom:inst|altsyncram:altsyncram_component|altsyncram_kdr3:auto_generated|ram_block1a0~porta_address_reg0 ; ir:U5|instruction[10]                     ; rom_new:U4|monostable_trigger:inst3|pulse ; 1.000        ; -0.505     ; 1.359      ;
; -0.802 ; ir:U5|instruction[10]                                                                                                      ; rom_new:U4|rom_new_rom:inst|altsyncram:altsyncram_component|altsyncram_kdr3:auto_generated|ram_block1a0~porta_address_reg0 ; ir:U5|instruction[10]                     ; rom_new:U4|monostable_trigger:inst3|pulse ; 1.000        ; 1.729      ; 3.645      ;
; -0.793 ; ir:U5|instruction[8]                                                                                                       ; rom_new:U4|rom_new_rom:inst|altsyncram:altsyncram_component|altsyncram_kdr3:auto_generated|ram_block1a0~porta_address_reg0 ; statectrl:U14|enirin_latch                ; rom_new:U4|monostable_trigger:inst3|pulse ; 1.000        ; 0.883      ; 2.695      ;
; -0.772 ; rom_new:U4|rom_new_rom:inst|altsyncram:altsyncram_component|altsyncram_kdr3:auto_generated|q_a[1]                          ; rom_new:U4|rom_new_rom:inst|altsyncram:altsyncram_component|altsyncram_kdr3:auto_generated|ram_block1a0~porta_address_reg0 ; rom_new:U4|monostable_trigger:inst3|pulse ; rom_new:U4|monostable_trigger:inst3|pulse ; 1.000        ; -0.012     ; 1.769      ;
; -0.742 ; ram_new:U3|ram_new_ram:inst|altsyncram:altsyncram_component|altsyncram_2kn3:auto_generated|q_a[1]                          ; rom_new:U4|rom_new_rom:inst|altsyncram:altsyncram_component|altsyncram_kdr3:auto_generated|ram_block1a0~porta_address_reg0 ; statectrl:U14|ramrd_latch                 ; rom_new:U4|monostable_trigger:inst3|pulse ; 1.000        ; 0.813      ; 2.574      ;
; -0.721 ; ram_new:U3|ram_new_ram:inst|altsyncram:altsyncram_component|altsyncram_2kn3:auto_generated|q_a[4]                          ; rom_new:U4|rom_new_rom:inst|altsyncram:altsyncram_component|altsyncram_kdr3:auto_generated|ram_block1a0~porta_address_reg0 ; statectrl:U14|ramrd_latch                 ; rom_new:U4|monostable_trigger:inst3|pulse ; 1.000        ; 0.813      ; 2.553      ;
; -0.494 ; ram_new:U3|ram_new_ram:inst|altsyncram:altsyncram_component|altsyncram_2kn3:auto_generated|q_a[5]                          ; rom_new:U4|rom_new_rom:inst|altsyncram:altsyncram_component|altsyncram_kdr3:auto_generated|ram_block1a0~porta_address_reg0 ; statectrl:U14|ramrd_latch                 ; rom_new:U4|monostable_trigger:inst3|pulse ; 1.000        ; 0.813      ; 2.326      ;
; -0.407 ; ram_new:U3|ram_new_ram:inst|altsyncram:altsyncram_component|altsyncram_2kn3:auto_generated|q_a[6]                          ; rom_new:U4|rom_new_rom:inst|altsyncram:altsyncram_component|altsyncram_kdr3:auto_generated|ram_block1a0~porta_address_reg0 ; statectrl:U14|ramrd_latch                 ; rom_new:U4|monostable_trigger:inst3|pulse ; 1.000        ; 0.813      ; 2.239      ;
; -0.388 ; ram_new:U3|ram_new_ram:inst|altsyncram:altsyncram_component|altsyncram_2kn3:auto_generated|q_a[2]                          ; rom_new:U4|rom_new_rom:inst|altsyncram:altsyncram_component|altsyncram_kdr3:auto_generated|ram_block1a0~porta_address_reg0 ; statectrl:U14|ramrd_latch                 ; rom_new:U4|monostable_trigger:inst3|pulse ; 1.000        ; 0.813      ; 2.220      ;
; -0.383 ; ram_new:U3|ram_new_ram:inst|altsyncram:altsyncram_component|altsyncram_2kn3:auto_generated|q_a[0]                          ; rom_new:U4|rom_new_rom:inst|altsyncram:altsyncram_component|altsyncram_kdr3:auto_generated|ram_block1a0~porta_address_reg0 ; statectrl:U14|ramrd_latch                 ; rom_new:U4|monostable_trigger:inst3|pulse ; 1.000        ; 0.813      ; 2.215      ;
; -0.364 ; statectrl:U14|ramrd_latch                                                                                                  ; rom_new:U4|rom_new_rom:inst|altsyncram:altsyncram_component|altsyncram_kdr3:auto_generated|ram_block1a0~porta_address_reg0 ; statectrl:U14|ramrd_latch                 ; rom_new:U4|monostable_trigger:inst3|pulse ; 0.500        ; 1.729      ; 2.717      ;
; -0.355 ; ram_new:U3|ram_new_ram:inst|altsyncram:altsyncram_component|altsyncram_2kn3:auto_generated|q_a[7]                          ; rom_new:U4|rom_new_rom:inst|altsyncram:altsyncram_component|altsyncram_kdr3:auto_generated|ram_block1a0~porta_address_reg0 ; statectrl:U14|ramrd_latch                 ; rom_new:U4|monostable_trigger:inst3|pulse ; 1.000        ; 0.813      ; 2.187      ;
; -0.324 ; rom_new:U4|rom_new_rom:inst|altsyncram:altsyncram_component|altsyncram_kdr3:auto_generated|ram_block1a0~porta_address_reg0 ; rom_new:U4|rom_new_rom:inst|altsyncram:altsyncram_component|altsyncram_kdr3:auto_generated|q_a[7]                          ; rom_new:U4|monostable_trigger:inst3|pulse ; rom_new:U4|monostable_trigger:inst3|pulse ; 1.000        ; -0.047     ; 1.232      ;
; -0.324 ; rom_new:U4|rom_new_rom:inst|altsyncram:altsyncram_component|altsyncram_kdr3:auto_generated|ram_block1a0~porta_address_reg0 ; rom_new:U4|rom_new_rom:inst|altsyncram:altsyncram_component|altsyncram_kdr3:auto_generated|q_a[6]                          ; rom_new:U4|monostable_trigger:inst3|pulse ; rom_new:U4|monostable_trigger:inst3|pulse ; 1.000        ; -0.047     ; 1.232      ;
; -0.324 ; rom_new:U4|rom_new_rom:inst|altsyncram:altsyncram_component|altsyncram_kdr3:auto_generated|ram_block1a0~porta_address_reg0 ; rom_new:U4|rom_new_rom:inst|altsyncram:altsyncram_component|altsyncram_kdr3:auto_generated|q_a[5]                          ; rom_new:U4|monostable_trigger:inst3|pulse ; rom_new:U4|monostable_trigger:inst3|pulse ; 1.000        ; -0.047     ; 1.232      ;
; -0.324 ; rom_new:U4|rom_new_rom:inst|altsyncram:altsyncram_component|altsyncram_kdr3:auto_generated|ram_block1a0~porta_address_reg0 ; rom_new:U4|rom_new_rom:inst|altsyncram:altsyncram_component|altsyncram_kdr3:auto_generated|q_a[4]                          ; rom_new:U4|monostable_trigger:inst3|pulse ; rom_new:U4|monostable_trigger:inst3|pulse ; 1.000        ; -0.047     ; 1.232      ;
; -0.324 ; rom_new:U4|rom_new_rom:inst|altsyncram:altsyncram_component|altsyncram_kdr3:auto_generated|ram_block1a0~porta_address_reg0 ; rom_new:U4|rom_new_rom:inst|altsyncram:altsyncram_component|altsyncram_kdr3:auto_generated|q_a[3]                          ; rom_new:U4|monostable_trigger:inst3|pulse ; rom_new:U4|monostable_trigger:inst3|pulse ; 1.000        ; -0.047     ; 1.232      ;
+--------+----------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------+-------------------------------------------+-------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'ir:U5|instruction[10]'                                                                                                                                                                                           ;
+--------+---------------------------------------------------------------------------------------------------+---------------------+-------------------------------------------+-----------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                         ; To Node             ; Launch Clock                              ; Latch Clock           ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------------------------------------------------------------+---------------------+-------------------------------------------+-----------------------+--------------+------------+------------+
; -2.200 ; gr:U12|gra_latch[2]                                                                               ; gr:U12|grc_latch[2] ; ir:U5|instruction[10]                     ; ir:U5|instruction[10] ; 0.500        ; -0.321     ; 2.366      ;
; -2.191 ; gr:U12|gra_latch[2]                                                                               ; gr:U12|grb_latch[2] ; ir:U5|instruction[10]                     ; ir:U5|instruction[10] ; 0.500        ; -0.330     ; 2.348      ;
; -2.177 ; gr:U12|gra_latch[3]                                                                               ; gr:U12|grd_latch[3] ; ir:U5|instruction[10]                     ; ir:U5|instruction[10] ; 0.500        ; -0.299     ; 2.365      ;
; -2.109 ; gr:U12|gra_latch[3]                                                                               ; gr:U12|grc_latch[3] ; ir:U5|instruction[10]                     ; ir:U5|instruction[10] ; 0.500        ; -0.321     ; 2.275      ;
; -2.086 ; gr:U12|gra_latch[0]                                                                               ; gr:U12|grb_latch[0] ; ir:U5|instruction[10]                     ; ir:U5|instruction[10] ; 0.500        ; -0.331     ; 2.242      ;
; -2.083 ; gr:U12|gra_latch[0]                                                                               ; gr:U12|grc_latch[0] ; ir:U5|instruction[10]                     ; ir:U5|instruction[10] ; 0.500        ; -0.322     ; 2.248      ;
; -2.076 ; gr:U12|gra_latch[2]                                                                               ; gr:U12|grd_latch[2] ; ir:U5|instruction[10]                     ; ir:U5|instruction[10] ; 0.500        ; -0.299     ; 2.264      ;
; -2.070 ; gr:U12|grb_latch[6]                                                                               ; gr:U12|grd_latch[6] ; ir:U5|instruction[10]                     ; ir:U5|instruction[10] ; 0.500        ; -0.253     ; 2.304      ;
; -2.062 ; gr:U12|gra_latch[0]                                                                               ; gr:U12|grd_latch[0] ; ir:U5|instruction[10]                     ; ir:U5|instruction[10] ; 0.500        ; -0.300     ; 2.249      ;
; -2.056 ; gr:U12|gra_latch[3]                                                                               ; gr:U12|grb_latch[3] ; ir:U5|instruction[10]                     ; ir:U5|instruction[10] ; 0.500        ; -0.329     ; 2.214      ;
; -2.044 ; gr:U12|grd_latch[2]                                                                               ; gr:U12|grc_latch[2] ; ir:U5|instruction[10]                     ; ir:U5|instruction[10] ; 0.500        ; -0.161     ; 2.370      ;
; -2.024 ; gr:U12|gra_latch[7]                                                                               ; gr:U12|grc_latch[7] ; ir:U5|instruction[10]                     ; ir:U5|instruction[10] ; 0.500        ; -0.321     ; 2.190      ;
; -1.992 ; gr:U12|grb_latch[4]                                                                               ; gr:U12|grc_latch[4] ; ir:U5|instruction[10]                     ; ir:U5|instruction[10] ; 0.500        ; -0.249     ; 2.230      ;
; -1.981 ; gr:U12|gra_latch[5]                                                                               ; gr:U12|grb_latch[5] ; ir:U5|instruction[10]                     ; ir:U5|instruction[10] ; 0.500        ; -0.329     ; 2.139      ;
; -1.976 ; gr:U12|gra_latch[5]                                                                               ; gr:U12|grc_latch[5] ; ir:U5|instruction[10]                     ; ir:U5|instruction[10] ; 0.500        ; -0.321     ; 2.142      ;
; -1.975 ; gr:U12|grb_latch[4]                                                                               ; gr:U12|grd_latch[4] ; ir:U5|instruction[10]                     ; ir:U5|instruction[10] ; 0.500        ; -0.253     ; 2.209      ;
; -1.973 ; gr:U12|grc_latch[0]                                                                               ; gr:U12|grd_latch[0] ; ir:U5|instruction[10]                     ; ir:U5|instruction[10] ; 0.500        ; -0.119     ; 2.341      ;
; -1.961 ; gr:U12|gra_latch[7]                                                                               ; gr:U12|grb_latch[7] ; ir:U5|instruction[10]                     ; ir:U5|instruction[10] ; 0.500        ; -0.329     ; 2.119      ;
; -1.957 ; gr:U12|grb_latch[2]                                                                               ; gr:U12|grc_latch[2] ; ir:U5|instruction[10]                     ; ir:U5|instruction[10] ; 0.500        ; -0.247     ; 2.197      ;
; -1.956 ; gr:U12|grc_latch[0]                                                                               ; gr:U12|grb_latch[0] ; ir:U5|instruction[10]                     ; ir:U5|instruction[10] ; 0.500        ; -0.109     ; 2.334      ;
; -1.956 ; rom_new:U4|rom_new_rom:inst|altsyncram:altsyncram_component|altsyncram_kdr3:auto_generated|q_a[4] ; gr:U12|grc_latch[4] ; rom_new:U4|monostable_trigger:inst3|pulse ; ir:U5|instruction[10] ; 0.500        ; 0.344      ; 2.787      ;
; -1.950 ; gr:U12|gra_latch[5]                                                                               ; gr:U12|grd_latch[5] ; ir:U5|instruction[10]                     ; ir:U5|instruction[10] ; 0.500        ; -0.298     ; 2.139      ;
; -1.936 ; gr:U12|grb_latch[6]                                                                               ; gr:U12|grb_latch[6] ; ir:U5|instruction[10]                     ; ir:U5|instruction[10] ; 0.500        ; -0.201     ; 2.222      ;
; -1.930 ; gr:U12|gra_latch[7]                                                                               ; gr:U12|grd_latch[7] ; ir:U5|instruction[10]                     ; ir:U5|instruction[10] ; 0.500        ; -0.298     ; 2.119      ;
; -1.927 ; gr:U12|grd_latch[0]                                                                               ; gr:U12|grc_latch[0] ; ir:U5|instruction[10]                     ; ir:U5|instruction[10] ; 0.500        ; -0.161     ; 2.253      ;
; -1.924 ; gr:U12|grc_latch[0]                                                                               ; gr:U12|grc_latch[0] ; ir:U5|instruction[10]                     ; ir:U5|instruction[10] ; 0.500        ; -0.071     ; 2.340      ;
; -1.908 ; statectrl:U14|regrd1_latch                                                                        ; gr:U12|grc_latch[4] ; clk_divider:U1|clk_out                    ; ir:U5|instruction[10] ; 0.500        ; 1.052      ; 3.447      ;
; -1.893 ; gr:U12|grb_latch[2]                                                                               ; gr:U12|grb_latch[2] ; ir:U5|instruction[10]                     ; ir:U5|instruction[10] ; 0.500        ; -0.201     ; 2.179      ;
; -1.889 ; gr:U12|grd_latch[2]                                                                               ; gr:U12|grb_latch[2] ; ir:U5|instruction[10]                     ; ir:U5|instruction[10] ; 0.500        ; -0.024     ; 2.352      ;
; -1.883 ; gr:U12|grd_latch[4]                                                                               ; gr:U12|grc_latch[4] ; ir:U5|instruction[10]                     ; ir:U5|instruction[10] ; 0.500        ; -0.163     ; 2.207      ;
; -1.877 ; gr:U12|grb_latch[6]                                                                               ; gr:U12|grc_latch[6] ; ir:U5|instruction[10]                     ; ir:U5|instruction[10] ; 0.500        ; -0.246     ; 2.118      ;
; -1.870 ; gr:U12|gra_latch[1]                                                                               ; gr:U12|grd_latch[1] ; ir:U5|instruction[10]                     ; ir:U5|instruction[10] ; 0.500        ; -0.298     ; 2.059      ;
; -1.870 ; gr:U12|grc_latch[0]                                                                               ; gr:U12|grc_latch[0] ; ir:U5|instruction[10]                     ; ir:U5|instruction[10] ; 0.500        ; -0.017     ; 2.340      ;
; -1.864 ; statectrl:U14|regrd1_latch                                                                        ; gr:U12|grc_latch[5] ; clk_divider:U1|clk_out                    ; ir:U5|instruction[10] ; 0.500        ; 1.062      ; 3.413      ;
; -1.863 ; gr:U12|grb_latch[4]                                                                               ; gr:U12|grb_latch[4] ; ir:U5|instruction[10]                     ; ir:U5|instruction[10] ; 0.500        ; -0.201     ; 2.149      ;
; -1.861 ; gr:U12|grb_latch[2]                                                                               ; gr:U12|grd_latch[2] ; ir:U5|instruction[10]                     ; ir:U5|instruction[10] ; 0.500        ; -0.253     ; 2.095      ;
; -1.851 ; gr:U12|gra_latch[4]                                                                               ; gr:U12|grc_latch[4] ; ir:U5|instruction[10]                     ; ir:U5|instruction[10] ; 0.500        ; -0.320     ; 2.018      ;
; -1.843 ; gr:U12|grb_latch[0]                                                                               ; gr:U12|grd_latch[0] ; ir:U5|instruction[10]                     ; ir:U5|instruction[10] ; 0.500        ; -0.253     ; 2.077      ;
; -1.839 ; gr:U12|gra_latch[1]                                                                               ; gr:U12|grc_latch[1] ; ir:U5|instruction[10]                     ; ir:U5|instruction[10] ; 0.500        ; -0.321     ; 2.005      ;
; -1.837 ; gr:U12|gra_latch[1]                                                                               ; gr:U12|grb_latch[1] ; ir:U5|instruction[10]                     ; ir:U5|instruction[10] ; 0.500        ; -0.328     ; 1.996      ;
; -1.836 ; gr:U12|grb_latch[0]                                                                               ; gr:U12|grc_latch[0] ; ir:U5|instruction[10]                     ; ir:U5|instruction[10] ; 0.500        ; -0.247     ; 2.076      ;
; -1.834 ; gr:U12|grc_latch[0]                                                                               ; gr:U12|gra_latch[0] ; ir:U5|instruction[10]                     ; ir:U5|instruction[10] ; 0.500        ; 0.021      ; 2.342      ;
; -1.826 ; gr:U12|grc_latch[2]                                                                               ; gr:U12|grb_latch[2] ; ir:U5|instruction[10]                     ; ir:U5|instruction[10] ; 0.500        ; -0.109     ; 2.204      ;
; -1.821 ; gr:U12|grd_latch[0]                                                                               ; gr:U12|gra_latch[0] ; ir:U5|instruction[10]                     ; ir:U5|instruction[10] ; 0.500        ; -0.053     ; 2.255      ;
; -1.813 ; gr:U12|gra_latch[6]                                                                               ; gr:U12|grd_latch[6] ; ir:U5|instruction[10]                     ; ir:U5|instruction[10] ; 0.500        ; -0.300     ; 2.000      ;
; -1.806 ; gr:U12|grc_latch[2]                                                                               ; gr:U12|grc_latch[2] ; ir:U5|instruction[10]                     ; ir:U5|instruction[10] ; 0.500        ; -0.071     ; 2.222      ;
; -1.806 ; gr:U12|gra_latch[4]                                                                               ; gr:U12|grd_latch[4] ; ir:U5|instruction[10]                     ; ir:U5|instruction[10] ; 0.500        ; -0.296     ; 1.997      ;
; -1.805 ; gr:U12|grc_latch[5]                                                                               ; gr:U12|grd_latch[5] ; ir:U5|instruction[10]                     ; ir:U5|instruction[10] ; 0.500        ; -0.118     ; 2.174      ;
; -1.800 ; gr:U12|grc_latch[1]                                                                               ; gr:U12|grd_latch[1] ; ir:U5|instruction[10]                     ; ir:U5|instruction[10] ; 0.500        ; -0.118     ; 2.169      ;
; -1.795 ; gr:U12|grc_latch[5]                                                                               ; gr:U12|grb_latch[5] ; ir:U5|instruction[10]                     ; ir:U5|instruction[10] ; 0.500        ; -0.108     ; 2.174      ;
; -1.795 ; gr:U12|grb_latch[4]                                                                               ; gr:U12|grc_latch[4] ; ir:U5|instruction[10]                     ; ir:U5|instruction[10] ; 0.500        ; -0.052     ; 2.230      ;
; -1.789 ; statectrl:U14|regrd1_latch                                                                        ; gr:U12|grc_latch[6] ; clk_divider:U1|clk_out                    ; ir:U5|instruction[10] ; 0.500        ; 1.055      ; 3.331      ;
; -1.784 ; gr:U12|grb_latch[0]                                                                               ; gr:U12|grb_latch[0] ; ir:U5|instruction[10]                     ; ir:U5|instruction[10] ; 0.500        ; -0.201     ; 2.070      ;
; -1.784 ; gr:U12|grd_latch[0]                                                                               ; gr:U12|grb_latch[0] ; ir:U5|instruction[10]                     ; ir:U5|instruction[10] ; 0.500        ; -0.024     ; 2.247      ;
; -1.778 ; gr:U12|grc_latch[3]                                                                               ; gr:U12|grd_latch[3] ; ir:U5|instruction[10]                     ; ir:U5|instruction[10] ; 0.500        ; -0.119     ; 2.146      ;
; -1.777 ; gr:U12|gra_latch[4]                                                                               ; gr:U12|grb_latch[4] ; ir:U5|instruction[10]                     ; ir:U5|instruction[10] ; 0.500        ; -0.327     ; 1.937      ;
; -1.769 ; gr:U12|grc_latch[0]                                                                               ; gr:U12|grb_latch[0] ; ir:U5|instruction[10]                     ; ir:U5|instruction[10] ; 0.500        ; 0.078      ; 2.334      ;
; -1.768 ; gr:U12|grd_latch[6]                                                                               ; gr:U12|grc_latch[6] ; ir:U5|instruction[10]                     ; ir:U5|instruction[10] ; 0.500        ; -0.160     ; 2.095      ;
; -1.762 ; gr:U12|gra_latch[6]                                                                               ; gr:U12|grb_latch[6] ; ir:U5|instruction[10]                     ; ir:U5|instruction[10] ; 0.500        ; -0.331     ; 1.918      ;
; -1.761 ; gr:U12|grc_latch[5]                                                                               ; gr:U12|grc_latch[5] ; ir:U5|instruction[10]                     ; ir:U5|instruction[10] ; 0.500        ; -0.071     ; 2.177      ;
; -1.760 ; gr:U12|grb_latch[2]                                                                               ; gr:U12|grc_latch[2] ; ir:U5|instruction[10]                     ; ir:U5|instruction[10] ; 0.500        ; -0.050     ; 2.197      ;
; -1.757 ; statectrl:U14|regrd1_latch                                                                        ; gr:U12|grb_latch[6] ; clk_divider:U1|clk_out                    ; ir:U5|instruction[10] ; 0.500        ; 1.191      ; 3.435      ;
; -1.752 ; gr:U12|grc_latch[2]                                                                               ; gr:U12|grd_latch[2] ; ir:U5|instruction[10]                     ; ir:U5|instruction[10] ; 0.500        ; -0.119     ; 2.120      ;
; -1.752 ; gr:U12|grc_latch[2]                                                                               ; gr:U12|grc_latch[2] ; ir:U5|instruction[10]                     ; ir:U5|instruction[10] ; 0.500        ; -0.017     ; 2.222      ;
; -1.736 ; gr:U12|grd_latch[6]                                                                               ; gr:U12|grb_latch[6] ; ir:U5|instruction[10]                     ; ir:U5|instruction[10] ; 0.500        ; -0.024     ; 2.199      ;
; -1.736 ; rom_new:U4|rom_new_rom:inst|altsyncram:altsyncram_component|altsyncram_kdr3:auto_generated|q_a[4] ; gr:U12|grb_latch[4] ; rom_new:U4|monostable_trigger:inst3|pulse ; ir:U5|instruction[10] ; 0.500        ; 0.483      ; 2.706      ;
; -1.735 ; gr:U12|grc_latch[7]                                                                               ; gr:U12|grc_latch[7] ; ir:U5|instruction[10]                     ; ir:U5|instruction[10] ; 0.500        ; -0.071     ; 2.151      ;
; -1.731 ; statectrl:U14|regrd1_latch                                                                        ; gr:U12|grc_latch[2] ; clk_divider:U1|clk_out                    ; ir:U5|instruction[10] ; 0.500        ; 1.054      ; 3.272      ;
; -1.726 ; gr:U12|grc_latch[1]                                                                               ; gr:U12|grb_latch[1] ; ir:U5|instruction[10]                     ; ir:U5|instruction[10] ; 0.500        ; -0.107     ; 2.106      ;
; -1.726 ; statectrl:U14|dbfaout_latch                                                                       ; gr:U12|grc_latch[3] ; clk_divider:U1|clk_out                    ; ir:U5|instruction[10] ; 0.500        ; 1.054      ; 3.267      ;
; -1.725 ; statectrl:U14|regrd1_latch                                                                        ; gr:U12|grc_latch[7] ; clk_divider:U1|clk_out                    ; ir:U5|instruction[10] ; 0.500        ; 1.062      ; 3.274      ;
; -1.723 ; statectrl:U14|regrd1_latch                                                                        ; gr:U12|grb_latch[5] ; clk_divider:U1|clk_out                    ; ir:U5|instruction[10] ; 0.500        ; 1.200      ; 3.410      ;
; -1.716 ; statectrl:U14|regrd1_latch                                                                        ; gr:U12|grc_latch[1] ; clk_divider:U1|clk_out                    ; ir:U5|instruction[10] ; 0.500        ; 1.053      ; 3.256      ;
; -1.716 ; gr:U12|grd_latch[2]                                                                               ; gr:U12|gra_latch[2] ; ir:U5|instruction[10]                     ; ir:U5|instruction[10] ; 0.500        ; -0.053     ; 2.150      ;
; -1.711 ; gr:U12|grc_latch[7]                                                                               ; gr:U12|grd_latch[7] ; ir:U5|instruction[10]                     ; ir:U5|instruction[10] ; 0.500        ; -0.118     ; 2.080      ;
; -1.710 ; rom_new:U4|rom_new_rom:inst|altsyncram:altsyncram_component|altsyncram_kdr3:auto_generated|q_a[7] ; gr:U12|grc_latch[7] ; rom_new:U4|monostable_trigger:inst3|pulse ; ir:U5|instruction[10] ; 0.500        ; 0.354      ; 2.551      ;
; -1.707 ; gr:U12|grc_latch[5]                                                                               ; gr:U12|grc_latch[5] ; ir:U5|instruction[10]                     ; ir:U5|instruction[10] ; 0.500        ; -0.017     ; 2.177      ;
; -1.701 ; gr:U12|grc_latch[7]                                                                               ; gr:U12|grb_latch[7] ; ir:U5|instruction[10]                     ; ir:U5|instruction[10] ; 0.500        ; -0.108     ; 2.080      ;
; -1.699 ; gr:U12|grc_latch[1]                                                                               ; gr:U12|grc_latch[1] ; ir:U5|instruction[10]                     ; ir:U5|instruction[10] ; 0.500        ; -0.071     ; 2.115      ;
; -1.691 ; gr:U12|grd_latch[1]                                                                               ; gr:U12|grc_latch[1] ; ir:U5|instruction[10]                     ; ir:U5|instruction[10] ; 0.500        ; -0.162     ; 2.016      ;
; -1.688 ; statectrl:U14|regrd1_latch                                                                        ; gr:U12|grb_latch[4] ; clk_divider:U1|clk_out                    ; ir:U5|instruction[10] ; 0.500        ; 1.191      ; 3.366      ;
; -1.684 ; statectrl:U14|regrd1_latch                                                                        ; gr:U12|gra_latch[6] ; clk_divider:U1|clk_out                    ; ir:U5|instruction[10] ; 0.500        ; 1.162      ; 3.333      ;
; -1.684 ; rom_new:U4|rom_new_rom:inst|altsyncram:altsyncram_component|altsyncram_kdr3:auto_generated|q_a[2] ; gr:U12|grc_latch[2] ; rom_new:U4|monostable_trigger:inst3|pulse ; ir:U5|instruction[10] ; 0.500        ; 0.346      ; 2.517      ;
; -1.683 ; statectrl:U14|regrd2_latch                                                                        ; gr:U12|grc_latch[5] ; clk_divider:U1|clk_out                    ; ir:U5|instruction[10] ; 0.500        ; 1.062      ; 3.232      ;
; -1.681 ; gr:U12|grc_latch[7]                                                                               ; gr:U12|grc_latch[7] ; ir:U5|instruction[10]                     ; ir:U5|instruction[10] ; 0.500        ; -0.017     ; 2.151      ;
; -1.681 ; gr:U12|gra_latch[2]                                                                               ; gr:U12|grc_latch[2] ; ir:U5|instruction[10]                     ; ir:U5|instruction[10] ; 1.000        ; -0.302     ; 2.366      ;
; -1.680 ; gr:U12|grb_latch[6]                                                                               ; gr:U12|grc_latch[6] ; ir:U5|instruction[10]                     ; ir:U5|instruction[10] ; 0.500        ; -0.049     ; 2.118      ;
; -1.663 ; gr:U12|grd_latch[4]                                                                               ; gr:U12|grb_latch[4] ; ir:U5|instruction[10]                     ; ir:U5|instruction[10] ; 0.500        ; -0.024     ; 2.126      ;
; -1.663 ; gr:U12|grd_latch[6]                                                                               ; gr:U12|gra_latch[6] ; ir:U5|instruction[10]                     ; ir:U5|instruction[10] ; 0.500        ; -0.053     ; 2.097      ;
; -1.661 ; rom_new:U4|rom_new_rom:inst|altsyncram:altsyncram_component|altsyncram_kdr3:auto_generated|q_a[6] ; gr:U12|grc_latch[6] ; rom_new:U4|monostable_trigger:inst3|pulse ; ir:U5|instruction[10] ; 0.500        ; 0.347      ; 2.495      ;
; -1.660 ; rom_new:U4|rom_new_rom:inst|altsyncram:altsyncram_component|altsyncram_kdr3:auto_generated|q_a[5] ; gr:U12|grc_latch[5] ; rom_new:U4|monostable_trigger:inst3|pulse ; ir:U5|instruction[10] ; 0.500        ; 0.354      ; 2.501      ;
; -1.648 ; gr:U12|gra_latch[6]                                                                               ; gr:U12|grc_latch[6] ; ir:U5|instruction[10]                     ; ir:U5|instruction[10] ; 0.500        ; -0.321     ; 1.814      ;
; -1.645 ; gr:U12|grc_latch[1]                                                                               ; gr:U12|grc_latch[1] ; ir:U5|instruction[10]                     ; ir:U5|instruction[10] ; 0.500        ; -0.017     ; 2.115      ;
; -1.642 ; statectrl:U14|regrd2_latch                                                                        ; gr:U12|grc_latch[7] ; clk_divider:U1|clk_out                    ; ir:U5|instruction[10] ; 0.500        ; 1.062      ; 3.191      ;
; -1.640 ; gr:U12|grc_latch[3]                                                                               ; gr:U12|grc_latch[3] ; ir:U5|instruction[10]                     ; ir:U5|instruction[10] ; 0.500        ; -0.071     ; 2.056      ;
; -1.639 ; gr:U12|grb_latch[0]                                                                               ; gr:U12|grc_latch[0] ; ir:U5|instruction[10]                     ; ir:U5|instruction[10] ; 0.500        ; -0.050     ; 2.076      ;
; -1.639 ; gr:U12|grc_latch[2]                                                                               ; gr:U12|grb_latch[2] ; ir:U5|instruction[10]                     ; ir:U5|instruction[10] ; 0.500        ; 0.078      ; 2.204      ;
; -1.634 ; statectrl:U14|regrd1_latch                                                                        ; gr:U12|gra_latch[5] ; clk_divider:U1|clk_out                    ; ir:U5|instruction[10] ; 0.500        ; 1.170      ; 3.291      ;
; -1.632 ; rom_new:U4|rom_new_rom:inst|altsyncram:altsyncram_component|altsyncram_kdr3:auto_generated|q_a[4] ; gr:U12|gra_latch[4] ; rom_new:U4|monostable_trigger:inst3|pulse ; ir:U5|instruction[10] ; 0.500        ; 0.451      ; 2.570      ;
; -1.629 ; rom_new:U4|rom_new_rom:inst|altsyncram:altsyncram_component|altsyncram_kdr3:auto_generated|q_a[6] ; gr:U12|grb_latch[6] ; rom_new:U4|monostable_trigger:inst3|pulse ; ir:U5|instruction[10] ; 0.500        ; 0.483      ; 2.599      ;
+--------+---------------------------------------------------------------------------------------------------+---------------------+-------------------------------------------+-----------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'clk_divider:U1|clk_led'                                                                                                                                                                                             ;
+--------+------------------------------------------------------------------------------------------------------+------------------------------------+---------------------------+------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                            ; To Node                            ; Launch Clock              ; Latch Clock            ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------------------------------------------------------------+------------------------------------+---------------------------+------------------------+--------------+------------+------------+
; -1.888 ; led_encoder:U13|altsyncram:Ram0_rtl_0|altsyncram_r771:auto_generated|ram_block1a0~porta_address_reg0 ; led_encoder:U13|led_dig_temp[4]    ; statectrl:U14|enled_latch ; clk_divider:U1|clk_led ; 1.000        ; -0.647     ; 2.228      ;
; -1.872 ; led_encoder:U13|altsyncram:Ram0_rtl_0|altsyncram_r771:auto_generated|ram_block1a0~porta_address_reg0 ; led_encoder:U13|led_dig_temp[6]    ; statectrl:U14|enled_latch ; clk_divider:U1|clk_led ; 1.000        ; -0.647     ; 2.212      ;
; -1.825 ; led_encoder:U13|altsyncram:Ram0_rtl_0|altsyncram_r771:auto_generated|ram_block1a0~porta_address_reg0 ; led_encoder:U13|led_dig_temp[5]    ; statectrl:U14|enled_latch ; clk_divider:U1|clk_led ; 1.000        ; -0.647     ; 2.165      ;
; -1.789 ; led_encoder:U13|altsyncram:Ram0_rtl_0|altsyncram_r771:auto_generated|ram_block1a0~porta_address_reg0 ; led_encoder:U13|led_dig_temp[0]    ; statectrl:U14|enled_latch ; clk_divider:U1|clk_led ; 1.000        ; -0.648     ; 2.128      ;
; -1.787 ; led_encoder:U13|altsyncram:Ram0_rtl_0|altsyncram_r771:auto_generated|ram_block1a0~porta_address_reg0 ; led_encoder:U13|led_dig_temp[7]    ; statectrl:U14|enled_latch ; clk_divider:U1|clk_led ; 1.000        ; -0.648     ; 2.126      ;
; -1.786 ; led_encoder:U13|altsyncram:Ram0_rtl_0|altsyncram_r771:auto_generated|ram_block1a0~porta_address_reg0 ; led_encoder:U13|led_dig_temp[3]    ; statectrl:U14|enled_latch ; clk_divider:U1|clk_led ; 1.000        ; -0.648     ; 2.125      ;
; -1.783 ; led_encoder:U13|altsyncram:Ram0_rtl_0|altsyncram_r771:auto_generated|ram_block1a0~porta_address_reg0 ; led_encoder:U13|led_dig_temp[2]    ; statectrl:U14|enled_latch ; clk_divider:U1|clk_led ; 1.000        ; -0.648     ; 2.122      ;
; -1.774 ; led_encoder:U13|altsyncram:Ram0_rtl_0|altsyncram_r771:auto_generated|ram_block1a0~porta_address_reg0 ; led_encoder:U13|led_dig_temp[1]    ; statectrl:U14|enled_latch ; clk_divider:U1|clk_led ; 1.000        ; -0.648     ; 2.113      ;
; -0.142 ; led_encoder:U13|current_led_sel[0]                                                                   ; led_encoder:U13|led_dig_temp[3]    ; clk_divider:U1|clk_led    ; clk_divider:U1|clk_led ; 1.000        ; -0.037     ; 1.092      ;
; 0.018  ; led_encoder:U13|current_led_sel[1]                                                                   ; led_encoder:U13|led_dig_temp[5]    ; clk_divider:U1|clk_led    ; clk_divider:U1|clk_led ; 1.000        ; -0.035     ; 0.934      ;
; 0.051  ; led_encoder:U13|current_led_sel[1]                                                                   ; led_encoder:U13|led_dig_temp[6]    ; clk_divider:U1|clk_led    ; clk_divider:U1|clk_led ; 1.000        ; -0.035     ; 0.901      ;
; 0.096  ; led_encoder:U13|current_led_sel[1]                                                                   ; led_encoder:U13|led_dig_temp[2]    ; clk_divider:U1|clk_led    ; clk_divider:U1|clk_led ; 1.000        ; -0.036     ; 0.855      ;
; 0.096  ; led_encoder:U13|current_led_sel[0]                                                                   ; led_encoder:U13|led_dig_temp[1]    ; clk_divider:U1|clk_led    ; clk_divider:U1|clk_led ; 1.000        ; -0.037     ; 0.854      ;
; 0.097  ; led_encoder:U13|current_led_sel[1]                                                                   ; led_encoder:U13|led_dig_temp[0]    ; clk_divider:U1|clk_led    ; clk_divider:U1|clk_led ; 1.000        ; -0.036     ; 0.854      ;
; 0.098  ; led_encoder:U13|current_led_sel[0]                                                                   ; led_encoder:U13|led_dig_temp[7]    ; clk_divider:U1|clk_led    ; clk_divider:U1|clk_led ; 1.000        ; -0.037     ; 0.852      ;
; 0.103  ; led_encoder:U13|current_led_sel[1]                                                                   ; led_encoder:U13|current_led_sel[0] ; clk_divider:U1|clk_led    ; clk_divider:U1|clk_led ; 1.000        ; -0.035     ; 0.849      ;
; 0.121  ; led_encoder:U13|current_led_sel[1]                                                                   ; led_encoder:U13|led_dig_temp[4]    ; clk_divider:U1|clk_led    ; clk_divider:U1|clk_led ; 1.000        ; -0.035     ; 0.831      ;
; 0.171  ; led_encoder:U13|current_led_sel[0]                                                                   ; led_encoder:U13|led_dig_temp[6]    ; clk_divider:U1|clk_led    ; clk_divider:U1|clk_led ; 1.000        ; -0.036     ; 0.780      ;
; 0.191  ; led_encoder:U13|current_led_sel[0]                                                                   ; led_encoder:U13|led_dig_temp[2]    ; clk_divider:U1|clk_led    ; clk_divider:U1|clk_led ; 1.000        ; -0.037     ; 0.759      ;
; 0.192  ; led_encoder:U13|current_led_sel[0]                                                                   ; led_encoder:U13|led_dig_temp[0]    ; clk_divider:U1|clk_led    ; clk_divider:U1|clk_led ; 1.000        ; -0.037     ; 0.758      ;
; 0.201  ; led_encoder:U13|current_led_sel[0]                                                                   ; led_encoder:U13|led_dig_temp[4]    ; clk_divider:U1|clk_led    ; clk_divider:U1|clk_led ; 1.000        ; -0.036     ; 0.750      ;
; 0.203  ; led_encoder:U13|current_led_sel[1]                                                                   ; led_encoder:U13|led_dig_temp[3]    ; clk_divider:U1|clk_led    ; clk_divider:U1|clk_led ; 1.000        ; -0.036     ; 0.748      ;
; 0.205  ; led_encoder:U13|current_led_sel[0]                                                                   ; led_encoder:U13|current_led_sel[0] ; clk_divider:U1|clk_led    ; clk_divider:U1|clk_led ; 1.000        ; -0.036     ; 0.746      ;
; 0.207  ; led_encoder:U13|current_led_sel[1]                                                                   ; led_encoder:U13|led_dig_temp[1]    ; clk_divider:U1|clk_led    ; clk_divider:U1|clk_led ; 1.000        ; -0.036     ; 0.744      ;
; 0.236  ; led_encoder:U13|current_led_sel[0]                                                                   ; led_encoder:U13|led_dig_temp[5]    ; clk_divider:U1|clk_led    ; clk_divider:U1|clk_led ; 1.000        ; -0.036     ; 0.715      ;
; 0.271  ; led_encoder:U13|current_led_sel[1]                                                                   ; led_encoder:U13|led_sel[0]         ; clk_divider:U1|clk_led    ; clk_divider:U1|clk_led ; 1.000        ; -0.035     ; 0.681      ;
; 0.368  ; led_encoder:U13|current_led_sel[0]                                                                   ; led_encoder:U13|current_led_sel[1] ; clk_divider:U1|clk_led    ; clk_divider:U1|clk_led ; 1.000        ; -0.037     ; 0.582      ;
; 0.373  ; led_encoder:U13|current_led_sel[0]                                                                   ; led_encoder:U13|led_sel[0]         ; clk_divider:U1|clk_led    ; clk_divider:U1|clk_led ; 1.000        ; -0.036     ; 0.578      ;
; 0.378  ; led_encoder:U13|current_led_sel[1]                                                                   ; led_encoder:U13|led_sel[2]         ; clk_divider:U1|clk_led    ; clk_divider:U1|clk_led ; 1.000        ; -0.036     ; 0.573      ;
; 0.379  ; led_encoder:U13|current_led_sel[1]                                                                   ; led_encoder:U13|led_dig_temp[7]    ; clk_divider:U1|clk_led    ; clk_divider:U1|clk_led ; 1.000        ; -0.036     ; 0.572      ;
; 0.385  ; led_encoder:U13|current_led_sel[0]                                                                   ; led_encoder:U13|led_sel[1]         ; clk_divider:U1|clk_led    ; clk_divider:U1|clk_led ; 1.000        ; -0.037     ; 0.565      ;
+--------+------------------------------------------------------------------------------------------------------+------------------------------------+---------------------------+------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'clk_divider:U1|clk_out'                                                                                                                       ;
+--------+-------------------------------------+------------------------------+----------------------------+------------------------+--------------+------------+------------+
; Slack  ; From Node                           ; To Node                      ; Launch Clock               ; Latch Clock            ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------+------------------------------+----------------------------+------------------------+--------------+------------+------------+
; -1.552 ; ir:U5|instruction[14]               ; statectrl:U14|ldpc_latch     ; statectrl:U14|enirin_latch ; clk_divider:U1|clk_out ; 1.000        ; 0.178      ; 2.727      ;
; -1.515 ; alu:U8|zero_flag_latch              ; statectrl:U14|regrd2_latch   ; statectrl:U14|enalu_latch  ; clk_divider:U1|clk_out ; 0.500        ; -0.503     ; 1.499      ;
; -1.458 ; ir:U5|instruction[14]               ; statectrl:U14|enalu_latch    ; statectrl:U14|enirin_latch ; clk_divider:U1|clk_out ; 1.000        ; 0.179      ; 2.634      ;
; -1.436 ; alu:U8|zero_flag_latch              ; statectrl:U14|ldpc_latch     ; statectrl:U14|enalu_latch  ; clk_divider:U1|clk_out ; 0.500        ; -0.506     ; 1.417      ;
; -1.386 ; ir:U5|instruction[13]               ; statectrl:U14|ldpc_latch     ; statectrl:U14|enirin_latch ; clk_divider:U1|clk_out ; 1.000        ; 0.178      ; 2.561      ;
; -1.370 ; alu:U8|zero_flag_latch              ; statectrl:U14|nextn_latch    ; statectrl:U14|enalu_latch  ; clk_divider:U1|clk_out ; 0.500        ; -0.506     ; 1.351      ;
; -1.351 ; ir:U5|instruction[12]               ; statectrl:U14|ldpc_latch     ; statectrl:U14|enirin_latch ; clk_divider:U1|clk_out ; 1.000        ; 0.178      ; 2.526      ;
; -1.334 ; ir:U5|instruction[11]               ; statectrl:U14|ldpc_latch     ; statectrl:U14|enirin_latch ; clk_divider:U1|clk_out ; 1.000        ; 0.178      ; 2.509      ;
; -1.298 ; ir:U5|instruction[12]               ; statectrl:U14|dbfbout_latch  ; statectrl:U14|enirin_latch ; clk_divider:U1|clk_out ; 1.000        ; 0.178      ; 2.473      ;
; -1.292 ; ir:U5|instruction[13]               ; statectrl:U14|enalu_latch    ; statectrl:U14|enirin_latch ; clk_divider:U1|clk_out ; 1.000        ; 0.179      ; 2.468      ;
; -1.290 ; ir:U5|instruction[12]               ; statectrl:U14|nextn_latch    ; statectrl:U14|enirin_latch ; clk_divider:U1|clk_out ; 1.000        ; 0.178      ; 2.465      ;
; -1.283 ; ir:U5|instruction[15]               ; statectrl:U14|ldpc_latch     ; statectrl:U14|enirin_latch ; clk_divider:U1|clk_out ; 1.000        ; 0.370      ; 2.650      ;
; -1.275 ; ir:U5|instruction[14]               ; statectrl:U14|nextn_latch    ; statectrl:U14|enirin_latch ; clk_divider:U1|clk_out ; 1.000        ; 0.178      ; 2.450      ;
; -1.270 ; ir:U5|instruction[11]               ; statectrl:U14|nextn_latch    ; statectrl:U14|enirin_latch ; clk_divider:U1|clk_out ; 1.000        ; 0.178      ; 2.445      ;
; -1.269 ; alu:U8|zero_flag_latch              ; statectrl:U14|dbfaout_latch  ; statectrl:U14|enalu_latch  ; clk_divider:U1|clk_out ; 0.500        ; -0.503     ; 1.253      ;
; -1.268 ; ir:U5|instruction[11]               ; statectrl:U14|dbfbout_latch  ; statectrl:U14|enirin_latch ; clk_divider:U1|clk_out ; 1.000        ; 0.178      ; 2.443      ;
; -1.250 ; ir:U5|instruction[13]               ; statectrl:U14|regrd2_latch   ; statectrl:U14|enirin_latch ; clk_divider:U1|clk_out ; 1.000        ; 0.181      ; 2.428      ;
; -1.244 ; alu:U8|zero_flag_latch              ; statectrl:U14|next_state.t1  ; statectrl:U14|enalu_latch  ; clk_divider:U1|clk_out ; 0.500        ; -0.503     ; 1.228      ;
; -1.236 ; ir:U5|instruction[15]               ; statectrl:U14|nextn_latch    ; statectrl:U14|enirin_latch ; clk_divider:U1|clk_out ; 1.000        ; 0.370      ; 2.603      ;
; -1.228 ; ir:U5|instruction[14]               ; statectrl:U14|regrd2_latch   ; statectrl:U14|enirin_latch ; clk_divider:U1|clk_out ; 1.000        ; 0.181      ; 2.406      ;
; -1.218 ; ir:U5|instruction[12]               ; statectrl:U14|regwt_latch    ; statectrl:U14|enirin_latch ; clk_divider:U1|clk_out ; 1.000        ; 0.143      ; 2.358      ;
; -1.217 ; ir:U5|instruction[13]               ; statectrl:U14|dbfaout_latch  ; statectrl:U14|enirin_latch ; clk_divider:U1|clk_out ; 1.000        ; 0.181      ; 2.395      ;
; -1.210 ; ir:U5|instruction[11]               ; statectrl:U14|enled_latch    ; statectrl:U14|enirin_latch ; clk_divider:U1|clk_out ; 1.000        ; 0.182      ; 2.389      ;
; -1.198 ; ir:U5|instruction[15]               ; statectrl:U14|dbfaout_latch  ; statectrl:U14|enirin_latch ; clk_divider:U1|clk_out ; 1.000        ; 0.373      ; 2.568      ;
; -1.198 ; ir:U5|instruction[14]               ; statectrl:U14|dbfaout_latch  ; statectrl:U14|enirin_latch ; clk_divider:U1|clk_out ; 1.000        ; 0.181      ; 2.376      ;
; -1.193 ; alu:U8|zero_flag_latch              ; statectrl:U14|next_state.t2  ; statectrl:U14|enalu_latch  ; clk_divider:U1|clk_out ; 0.500        ; -0.508     ; 1.172      ;
; -1.192 ; ir:U5|instruction[15]               ; statectrl:U14|regrd2_latch   ; statectrl:U14|enirin_latch ; clk_divider:U1|clk_out ; 1.000        ; 0.373      ; 2.562      ;
; -1.191 ; alu:U8|zero_flag_latch              ; statectrl:U14|next_state.t13 ; statectrl:U14|enalu_latch  ; clk_divider:U1|clk_out ; 0.500        ; -0.506     ; 1.172      ;
; -1.189 ; ir:U5|instruction[15]               ; statectrl:U14|enalu_latch    ; statectrl:U14|enirin_latch ; clk_divider:U1|clk_out ; 1.000        ; 0.371      ; 2.557      ;
; -1.188 ; ir:U5|instruction[11]               ; statectrl:U14|regwt_latch    ; statectrl:U14|enirin_latch ; clk_divider:U1|clk_out ; 1.000        ; 0.143      ; 2.328      ;
; -1.180 ; ir:U5|instruction[11]               ; statectrl:U14|dbfaout_latch  ; statectrl:U14|enirin_latch ; clk_divider:U1|clk_out ; 1.000        ; 0.181      ; 2.358      ;
; -1.177 ; ir:U5|instruction[14]               ; statectrl:U14|dbfbin_latch   ; statectrl:U14|enirin_latch ; clk_divider:U1|clk_out ; 1.000        ; 0.180      ; 2.354      ;
; -1.173 ; ir:U5|instruction[14]               ; statectrl:U14|dbfbout_latch  ; statectrl:U14|enirin_latch ; clk_divider:U1|clk_out ; 1.000        ; 0.178      ; 2.348      ;
; -1.169 ; alu:U8|zero_flag_latch              ; statectrl:U14|next_state.t18 ; statectrl:U14|enalu_latch  ; clk_divider:U1|clk_out ; 0.500        ; -0.503     ; 1.153      ;
; -1.165 ; ir:U5|instruction[13]               ; statectrl:U14|nextn_latch    ; statectrl:U14|enirin_latch ; clk_divider:U1|clk_out ; 1.000        ; 0.178      ; 2.340      ;
; -1.157 ; alu:U8|zero_flag_latch              ; statectrl:U14|next_state.t11 ; statectrl:U14|enalu_latch  ; clk_divider:U1|clk_out ; 0.500        ; -0.503     ; 1.141      ;
; -1.146 ; ir:U5|instruction[15]               ; statectrl:U14|regrd1_latch   ; statectrl:U14|enirin_latch ; clk_divider:U1|clk_out ; 1.000        ; 0.373      ; 2.516      ;
; -1.129 ; ir:U5|instruction[12]               ; statectrl:U14|dbfaout_latch  ; statectrl:U14|enirin_latch ; clk_divider:U1|clk_out ; 1.000        ; 0.181      ; 2.307      ;
; -1.127 ; ir:U5|instruction[12]               ; statectrl:U14|enalu_latch    ; statectrl:U14|enirin_latch ; clk_divider:U1|clk_out ; 1.000        ; 0.179      ; 2.303      ;
; -1.126 ; ir:U5|instruction[14]               ; statectrl:U14|regrd1_latch   ; statectrl:U14|enirin_latch ; clk_divider:U1|clk_out ; 1.000        ; 0.181      ; 2.304      ;
; -1.124 ; ir:U5|instruction[14]               ; statectrl:U14|ramrd_latch    ; statectrl:U14|enirin_latch ; clk_divider:U1|clk_out ; 1.000        ; 0.190      ; 2.311      ;
; -1.122 ; ir:U5|instruction[12]               ; statectrl:U14|regrd1_latch   ; statectrl:U14|enirin_latch ; clk_divider:U1|clk_out ; 1.000        ; 0.181      ; 2.300      ;
; -1.106 ; ir:U5|instruction[12]               ; statectrl:U14|ramwt_latch    ; statectrl:U14|enirin_latch ; clk_divider:U1|clk_out ; 1.000        ; 0.181      ; 2.284      ;
; -1.093 ; ir:U5|instruction[14]               ; statectrl:U14|regwt_latch    ; statectrl:U14|enirin_latch ; clk_divider:U1|clk_out ; 1.000        ; 0.143      ; 2.233      ;
; -1.092 ; ir:U5|instruction[11]               ; statectrl:U14|regrd1_latch   ; statectrl:U14|enirin_latch ; clk_divider:U1|clk_out ; 1.000        ; 0.181      ; 2.270      ;
; -1.076 ; ir:U5|instruction[11]               ; statectrl:U14|regrd2_latch   ; statectrl:U14|enirin_latch ; clk_divider:U1|clk_out ; 1.000        ; 0.181      ; 2.254      ;
; -1.076 ; ir:U5|instruction[11]               ; statectrl:U14|ramwt_latch    ; statectrl:U14|enirin_latch ; clk_divider:U1|clk_out ; 1.000        ; 0.181      ; 2.254      ;
; -1.065 ; ir:U5|instruction[13]               ; statectrl:U14|regrd1_latch   ; statectrl:U14|enirin_latch ; clk_divider:U1|clk_out ; 1.000        ; 0.181      ; 2.243      ;
; -1.059 ; ir:U5|instruction[14]               ; statectrl:U14|enled_latch    ; statectrl:U14|enirin_latch ; clk_divider:U1|clk_out ; 1.000        ; 0.182      ; 2.238      ;
; -1.051 ; ir:U5|instruction[13]               ; statectrl:U14|dbfbout_latch  ; statectrl:U14|enirin_latch ; clk_divider:U1|clk_out ; 1.000        ; 0.178      ; 2.226      ;
; -1.049 ; ir:U5|instruction[13]               ; statectrl:U14|ramwt_latch    ; statectrl:U14|enirin_latch ; clk_divider:U1|clk_out ; 1.000        ; 0.181      ; 2.227      ;
; -1.029 ; ir:U5|instruction[14]               ; statectrl:U14|ramwt_latch    ; statectrl:U14|enirin_latch ; clk_divider:U1|clk_out ; 1.000        ; 0.181      ; 2.207      ;
; -1.024 ; ir:U5|instruction[12]               ; statectrl:U14|regrd2_latch   ; statectrl:U14|enirin_latch ; clk_divider:U1|clk_out ; 1.000        ; 0.181      ; 2.202      ;
; -1.023 ; statectrl:U14|current_state.t12     ; statectrl:U14|ldpc_latch     ; clk_divider:U1|clk_out     ; clk_divider:U1|clk_out ; 1.000        ; -0.042     ; 1.968      ;
; -1.020 ; ir:U5|instruction[12]               ; statectrl:U14|enled_latch    ; statectrl:U14|enirin_latch ; clk_divider:U1|clk_out ; 1.000        ; 0.182      ; 2.199      ;
; -1.014 ; ir:U5|instruction[15]               ; statectrl:U14|ramrd_latch    ; statectrl:U14|enirin_latch ; clk_divider:U1|clk_out ; 1.000        ; 0.382      ; 2.393      ;
; -1.011 ; ir:U5|instruction[13]               ; statectrl:U14|dbfbin_latch   ; statectrl:U14|enirin_latch ; clk_divider:U1|clk_out ; 1.000        ; 0.180      ; 2.188      ;
; -0.985 ; ir:U5|instruction[12]               ; statectrl:U14|ramrd_latch    ; statectrl:U14|enirin_latch ; clk_divider:U1|clk_out ; 1.000        ; 0.190      ; 2.172      ;
; -0.983 ; ir:U5|instruction[13]               ; statectrl:U14|ramin_latch    ; statectrl:U14|enirin_latch ; clk_divider:U1|clk_out ; 1.000        ; 0.178      ; 2.158      ;
; -0.971 ; ir:U5|instruction[13]               ; statectrl:U14|regwt_latch    ; statectrl:U14|enirin_latch ; clk_divider:U1|clk_out ; 1.000        ; 0.143      ; 2.111      ;
; -0.958 ; ir:U5|instruction[13]               ; statectrl:U14|ramrd_latch    ; statectrl:U14|enirin_latch ; clk_divider:U1|clk_out ; 1.000        ; 0.190      ; 2.145      ;
; -0.955 ; ir:U5|instruction[11]               ; statectrl:U14|ramrd_latch    ; statectrl:U14|enirin_latch ; clk_divider:U1|clk_out ; 1.000        ; 0.190      ; 2.142      ;
; -0.954 ; alu:U8|zero_flag_latch              ; statectrl:U14|enpcout_latch  ; statectrl:U14|enalu_latch  ; clk_divider:U1|clk_out ; 0.500        ; -0.504     ; 0.937      ;
; -0.949 ; ir:U5|instruction[11]               ; statectrl:U14|enalu_latch    ; statectrl:U14|enirin_latch ; clk_divider:U1|clk_out ; 1.000        ; 0.179      ; 2.125      ;
; -0.913 ; ir:U5|instruction[14]               ; statectrl:U14|next_state.t1  ; statectrl:U14|enirin_latch ; clk_divider:U1|clk_out ; 1.000        ; 0.181      ; 2.091      ;
; -0.908 ; ir:U5|instruction[15]               ; statectrl:U14|dbfbin_latch   ; statectrl:U14|enirin_latch ; clk_divider:U1|clk_out ; 1.000        ; 0.372      ; 2.277      ;
; -0.893 ; ir:U5|instruction[13]               ; statectrl:U14|enled_latch    ; statectrl:U14|enirin_latch ; clk_divider:U1|clk_out ; 1.000        ; 0.182      ; 2.072      ;
; -0.877 ; ir:U5|instruction[15]               ; statectrl:U14|next_state.t1  ; statectrl:U14|enirin_latch ; clk_divider:U1|clk_out ; 1.000        ; 0.373      ; 2.247      ;
; -0.876 ; statectrl:U14|current_state.t12     ; statectrl:U14|regrd2_latch   ; clk_divider:U1|clk_out     ; clk_divider:U1|clk_out ; 1.000        ; -0.039     ; 1.824      ;
; -0.874 ; ir:U5|instruction[12]               ; statectrl:U14|enpcout_latch  ; statectrl:U14|enirin_latch ; clk_divider:U1|clk_out ; 1.000        ; 0.180      ; 2.051      ;
; -0.870 ; ir:U5|instruction[15]               ; statectrl:U14|next_state.t18 ; statectrl:U14|enirin_latch ; clk_divider:U1|clk_out ; 1.000        ; 0.373      ; 2.240      ;
; -0.861 ; ir:U5|instruction[15]               ; statectrl:U14|ramwt_latch    ; statectrl:U14|enirin_latch ; clk_divider:U1|clk_out ; 1.000        ; 0.373      ; 2.231      ;
; -0.858 ; ir:U5|instruction[15]               ; statectrl:U14|next_state.t11 ; statectrl:U14|enirin_latch ; clk_divider:U1|clk_out ; 1.000        ; 0.373      ; 2.228      ;
; -0.856 ; statectrl:U14|current_state.t14     ; statectrl:U14|dbfaout_latch  ; clk_divider:U1|clk_out     ; clk_divider:U1|clk_out ; 1.000        ; -0.038     ; 1.805      ;
; -0.854 ; ir:U5|instruction[11]               ; statectrl:U14|enpcout_latch  ; statectrl:U14|enirin_latch ; clk_divider:U1|clk_out ; 1.000        ; 0.180      ; 2.031      ;
; -0.846 ; ir:U5|instruction[12]               ; statectrl:U14|dbfbin_latch   ; statectrl:U14|enirin_latch ; clk_divider:U1|clk_out ; 1.000        ; 0.180      ; 2.023      ;
; -0.814 ; statectrl:U14|current_state.t11     ; statectrl:U14|nextn_latch    ; clk_divider:U1|clk_out     ; clk_divider:U1|clk_out ; 1.000        ; -0.042     ; 1.759      ;
; -0.813 ; ir:U5|instruction[15]               ; statectrl:U14|regwt_latch    ; statectrl:U14|enirin_latch ; clk_divider:U1|clk_out ; 1.000        ; 0.335      ; 2.145      ;
; -0.799 ; ir:U5|instruction[14]               ; statectrl:U14|next_state.t11 ; statectrl:U14|enirin_latch ; clk_divider:U1|clk_out ; 1.000        ; 0.181      ; 1.977      ;
; -0.795 ; ir:U5|instruction[14]               ; statectrl:U14|next_state.t18 ; statectrl:U14|enirin_latch ; clk_divider:U1|clk_out ; 1.000        ; 0.181      ; 1.973      ;
; -0.776 ; ir:U5|instruction[13]               ; statectrl:U14|enpcout_latch  ; statectrl:U14|enirin_latch ; clk_divider:U1|clk_out ; 1.000        ; 0.180      ; 1.953      ;
; -0.776 ; ir:U5|instruction[11]               ; statectrl:U14|next_state.t1  ; statectrl:U14|enirin_latch ; clk_divider:U1|clk_out ; 1.000        ; 0.181      ; 1.954      ;
; -0.766 ; statectrl:U14|current_state.t_rst_1 ; statectrl:U14|ramwt_latch    ; clk_divider:U1|clk_out     ; clk_divider:U1|clk_out ; 1.000        ; -0.032     ; 1.721      ;
; -0.763 ; ir:U5|instruction[15]               ; statectrl:U14|ramin_latch    ; statectrl:U14|enirin_latch ; clk_divider:U1|clk_out ; 1.000        ; 0.370      ; 2.130      ;
; -0.759 ; statectrl:U14|current_state.t12     ; statectrl:U14|ramrd_latch    ; clk_divider:U1|clk_out     ; clk_divider:U1|clk_out ; 1.000        ; -0.030     ; 1.716      ;
; -0.756 ; ir:U5|instruction[14]               ; statectrl:U14|enpcout_latch  ; statectrl:U14|enirin_latch ; clk_divider:U1|clk_out ; 1.000        ; 0.180      ; 1.933      ;
; -0.755 ; ir:U5|instruction[15]               ; statectrl:U14|dbfbout_latch  ; statectrl:U14|enirin_latch ; clk_divider:U1|clk_out ; 1.000        ; 0.370      ; 2.122      ;
; -0.751 ; ir:U5|instruction[13]               ; statectrl:U14|next_state.t1  ; statectrl:U14|enirin_latch ; clk_divider:U1|clk_out ; 1.000        ; 0.181      ; 1.929      ;
; -0.746 ; statectrl:U14|current_state.t12     ; statectrl:U14|nextn_latch    ; clk_divider:U1|clk_out     ; clk_divider:U1|clk_out ; 1.000        ; -0.042     ; 1.691      ;
; -0.727 ; statectrl:U14|current_state.t12     ; statectrl:U14|ramin_latch    ; clk_divider:U1|clk_out     ; clk_divider:U1|clk_out ; 1.000        ; -0.042     ; 1.672      ;
; -0.715 ; ir:U5|instruction[12]               ; statectrl:U14|ramin_latch    ; statectrl:U14|enirin_latch ; clk_divider:U1|clk_out ; 1.000        ; 0.178      ; 1.890      ;
; -0.712 ; ir:U5|instruction[15]               ; statectrl:U14|enpcout_latch  ; statectrl:U14|enirin_latch ; clk_divider:U1|clk_out ; 1.000        ; 0.372      ; 2.081      ;
; -0.711 ; statectrl:U14|current_state.t_rst_1 ; statectrl:U14|ldpc_latch     ; clk_divider:U1|clk_out     ; clk_divider:U1|clk_out ; 1.000        ; -0.035     ; 1.663      ;
; -0.698 ; statectrl:U14|current_state.t_rst_1 ; statectrl:U14|enirin_latch   ; clk_divider:U1|clk_out     ; clk_divider:U1|clk_out ; 1.000        ; -0.015     ; 1.670      ;
; -0.696 ; statectrl:U14|current_state.t15     ; statectrl:U14|regwt_latch    ; clk_divider:U1|clk_out     ; clk_divider:U1|clk_out ; 1.000        ; -0.091     ; 1.592      ;
; -0.695 ; ir:U5|instruction[15]               ; statectrl:U14|enled_latch    ; statectrl:U14|enirin_latch ; clk_divider:U1|clk_out ; 1.000        ; 0.374      ; 2.066      ;
; -0.693 ; statectrl:U14|current_state.t14     ; statectrl:U14|regrd2_latch   ; clk_divider:U1|clk_out     ; clk_divider:U1|clk_out ; 1.000        ; -0.038     ; 1.642      ;
; -0.690 ; statectrl:U14|current_state.t_rst_1 ; statectrl:U14|ramin_latch    ; clk_divider:U1|clk_out     ; clk_divider:U1|clk_out ; 1.000        ; -0.035     ; 1.642      ;
; -0.682 ; statectrl:U14|current_state.t_rst_1 ; statectrl:U14|enalu_latch    ; clk_divider:U1|clk_out     ; clk_divider:U1|clk_out ; 1.000        ; -0.038     ; 1.631      ;
; -0.679 ; statectrl:U14|current_state.t_rst_1 ; statectrl:U14|ramrd_latch    ; clk_divider:U1|clk_out     ; clk_divider:U1|clk_out ; 1.000        ; -0.023     ; 1.643      ;
+--------+-------------------------------------+------------------------------+----------------------------+------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'clk_input'                                                                                                ;
+--------+----------------------------+----------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                  ; To Node                    ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------+----------------------------+--------------+-------------+--------------+------------+------------+
; -0.350 ; clk_divider:U1|counter[2]  ; clk_divider:U1|counter[17] ; clk_input    ; clk_input   ; 1.000        ; -0.037     ; 1.300      ;
; -0.302 ; clk_divider:U1|counter[0]  ; clk_divider:U1|counter[17] ; clk_input    ; clk_input   ; 1.000        ; -0.037     ; 1.252      ;
; -0.302 ; clk_divider:U1|counter[1]  ; clk_divider:U1|counter[17] ; clk_input    ; clk_input   ; 1.000        ; -0.037     ; 1.252      ;
; -0.286 ; clk_divider:U1|counter[2]  ; clk_divider:U1|counter[16] ; clk_input    ; clk_input   ; 1.000        ; -0.037     ; 1.236      ;
; -0.282 ; clk_divider:U1|counter[2]  ; clk_divider:U1|counter[15] ; clk_input    ; clk_input   ; 1.000        ; -0.037     ; 1.232      ;
; -0.277 ; clk_divider:U1|counter[4]  ; clk_divider:U1|counter[17] ; clk_input    ; clk_input   ; 1.000        ; -0.037     ; 1.227      ;
; -0.272 ; clk_divider:U1|counter[0]  ; clk_divider:U1|counter[16] ; clk_input    ; clk_input   ; 1.000        ; -0.037     ; 1.222      ;
; -0.272 ; clk_divider:U1|counter[1]  ; clk_divider:U1|counter[16] ; clk_input    ; clk_input   ; 1.000        ; -0.037     ; 1.222      ;
; -0.234 ; clk_divider:U1|counter[0]  ; clk_divider:U1|counter[15] ; clk_input    ; clk_input   ; 1.000        ; -0.037     ; 1.184      ;
; -0.234 ; clk_divider:U1|counter[1]  ; clk_divider:U1|counter[15] ; clk_input    ; clk_input   ; 1.000        ; -0.037     ; 1.184      ;
; -0.233 ; clk_divider:U1|counter[3]  ; clk_divider:U1|counter[17] ; clk_input    ; clk_input   ; 1.000        ; -0.037     ; 1.183      ;
; -0.218 ; clk_divider:U1|counter[2]  ; clk_divider:U1|counter[14] ; clk_input    ; clk_input   ; 1.000        ; -0.037     ; 1.168      ;
; -0.214 ; clk_divider:U1|counter[2]  ; clk_divider:U1|counter[13] ; clk_input    ; clk_input   ; 1.000        ; -0.037     ; 1.164      ;
; -0.213 ; clk_divider:U1|counter[4]  ; clk_divider:U1|counter[16] ; clk_input    ; clk_input   ; 1.000        ; -0.037     ; 1.163      ;
; -0.210 ; clk_divider:U1|counter[6]  ; clk_divider:U1|counter[17] ; clk_input    ; clk_input   ; 1.000        ; -0.037     ; 1.160      ;
; -0.209 ; clk_divider:U1|counter[4]  ; clk_divider:U1|counter[15] ; clk_input    ; clk_input   ; 1.000        ; -0.037     ; 1.159      ;
; -0.204 ; clk_divider:U1|counter[3]  ; clk_divider:U1|counter[16] ; clk_input    ; clk_input   ; 1.000        ; -0.037     ; 1.154      ;
; -0.204 ; clk_divider:U1|counter[0]  ; clk_divider:U1|counter[14] ; clk_input    ; clk_input   ; 1.000        ; -0.037     ; 1.154      ;
; -0.204 ; clk_divider:U1|counter[1]  ; clk_divider:U1|counter[14] ; clk_input    ; clk_input   ; 1.000        ; -0.037     ; 1.154      ;
; -0.170 ; clk_divider:U1|counter[5]  ; clk_divider:U1|counter[17] ; clk_input    ; clk_input   ; 1.000        ; -0.037     ; 1.120      ;
; -0.166 ; clk_divider:U1|counter[0]  ; clk_divider:U1|counter[13] ; clk_input    ; clk_input   ; 1.000        ; -0.037     ; 1.116      ;
; -0.166 ; clk_divider:U1|counter[1]  ; clk_divider:U1|counter[13] ; clk_input    ; clk_input   ; 1.000        ; -0.037     ; 1.116      ;
; -0.165 ; clk_divider:U1|counter[3]  ; clk_divider:U1|counter[15] ; clk_input    ; clk_input   ; 1.000        ; -0.037     ; 1.115      ;
; -0.150 ; clk_divider:U1|counter[2]  ; clk_divider:U1|counter[12] ; clk_input    ; clk_input   ; 1.000        ; -0.037     ; 1.100      ;
; -0.146 ; clk_divider:U1|counter[2]  ; clk_divider:U1|counter[11] ; clk_input    ; clk_input   ; 1.000        ; -0.037     ; 1.096      ;
; -0.146 ; clk_divider:U1|counter[6]  ; clk_divider:U1|counter[16] ; clk_input    ; clk_input   ; 1.000        ; -0.037     ; 1.096      ;
; -0.145 ; clk_divider:U1|counter[4]  ; clk_divider:U1|counter[14] ; clk_input    ; clk_input   ; 1.000        ; -0.037     ; 1.095      ;
; -0.142 ; clk_divider:U1|counter[6]  ; clk_divider:U1|counter[15] ; clk_input    ; clk_input   ; 1.000        ; -0.037     ; 1.092      ;
; -0.141 ; clk_divider:U1|counter[8]  ; clk_divider:U1|counter[17] ; clk_input    ; clk_input   ; 1.000        ; -0.037     ; 1.091      ;
; -0.141 ; clk_divider:U1|counter[4]  ; clk_divider:U1|counter[13] ; clk_input    ; clk_input   ; 1.000        ; -0.037     ; 1.091      ;
; -0.140 ; clk_divider:U1|counter[5]  ; clk_divider:U1|counter[16] ; clk_input    ; clk_input   ; 1.000        ; -0.037     ; 1.090      ;
; -0.136 ; clk_divider:U1|counter[3]  ; clk_divider:U1|counter[14] ; clk_input    ; clk_input   ; 1.000        ; -0.037     ; 1.086      ;
; -0.136 ; clk_divider:U1|counter[0]  ; clk_divider:U1|counter[12] ; clk_input    ; clk_input   ; 1.000        ; -0.037     ; 1.086      ;
; -0.136 ; clk_divider:U1|counter[1]  ; clk_divider:U1|counter[12] ; clk_input    ; clk_input   ; 1.000        ; -0.037     ; 1.086      ;
; -0.102 ; clk_divider:U1|counter[5]  ; clk_divider:U1|counter[15] ; clk_input    ; clk_input   ; 1.000        ; -0.037     ; 1.052      ;
; -0.098 ; clk_divider:U1|counter[0]  ; clk_divider:U1|counter[11] ; clk_input    ; clk_input   ; 1.000        ; -0.037     ; 1.048      ;
; -0.098 ; clk_divider:U1|counter[1]  ; clk_divider:U1|counter[11] ; clk_input    ; clk_input   ; 1.000        ; -0.037     ; 1.048      ;
; -0.097 ; clk_divider:U1|counter[7]  ; clk_divider:U1|counter[17] ; clk_input    ; clk_input   ; 1.000        ; -0.037     ; 1.047      ;
; -0.097 ; clk_divider:U1|counter[3]  ; clk_divider:U1|counter[13] ; clk_input    ; clk_input   ; 1.000        ; -0.037     ; 1.047      ;
; -0.082 ; clk_divider:U1|counter[2]  ; clk_divider:U1|counter[10] ; clk_input    ; clk_input   ; 1.000        ; -0.037     ; 1.032      ;
; -0.078 ; clk_divider:U1|counter[2]  ; clk_divider:U1|counter[9]  ; clk_input    ; clk_input   ; 1.000        ; -0.037     ; 1.028      ;
; -0.078 ; clk_divider:U1|counter[10] ; clk_divider:U1|counter[17] ; clk_input    ; clk_input   ; 1.000        ; -0.037     ; 1.028      ;
; -0.078 ; clk_divider:U1|counter[6]  ; clk_divider:U1|counter[14] ; clk_input    ; clk_input   ; 1.000        ; -0.037     ; 1.028      ;
; -0.077 ; clk_divider:U1|counter[8]  ; clk_divider:U1|counter[16] ; clk_input    ; clk_input   ; 1.000        ; -0.037     ; 1.027      ;
; -0.077 ; clk_divider:U1|counter[4]  ; clk_divider:U1|counter[12] ; clk_input    ; clk_input   ; 1.000        ; -0.037     ; 1.027      ;
; -0.074 ; clk_divider:U1|counter[6]  ; clk_divider:U1|counter[13] ; clk_input    ; clk_input   ; 1.000        ; -0.037     ; 1.024      ;
; -0.073 ; clk_divider:U1|counter[8]  ; clk_divider:U1|counter[15] ; clk_input    ; clk_input   ; 1.000        ; -0.037     ; 1.023      ;
; -0.073 ; clk_divider:U1|counter[4]  ; clk_divider:U1|counter[11] ; clk_input    ; clk_input   ; 1.000        ; -0.037     ; 1.023      ;
; -0.072 ; clk_divider:U1|counter[5]  ; clk_divider:U1|counter[14] ; clk_input    ; clk_input   ; 1.000        ; -0.037     ; 1.022      ;
; -0.068 ; clk_divider:U1|counter[3]  ; clk_divider:U1|counter[12] ; clk_input    ; clk_input   ; 1.000        ; -0.037     ; 1.018      ;
; -0.068 ; clk_divider:U1|counter[0]  ; clk_divider:U1|counter[10] ; clk_input    ; clk_input   ; 1.000        ; -0.037     ; 1.018      ;
; -0.068 ; clk_divider:U1|counter[1]  ; clk_divider:U1|counter[10] ; clk_input    ; clk_input   ; 1.000        ; -0.037     ; 1.018      ;
; -0.067 ; clk_divider:U1|counter[7]  ; clk_divider:U1|counter[16] ; clk_input    ; clk_input   ; 1.000        ; -0.037     ; 1.017      ;
; -0.034 ; clk_divider:U1|counter[5]  ; clk_divider:U1|counter[13] ; clk_input    ; clk_input   ; 1.000        ; -0.037     ; 0.984      ;
; -0.030 ; clk_divider:U1|counter[0]  ; clk_divider:U1|counter[9]  ; clk_input    ; clk_input   ; 1.000        ; -0.037     ; 0.980      ;
; -0.030 ; clk_divider:U1|counter[1]  ; clk_divider:U1|counter[9]  ; clk_input    ; clk_input   ; 1.000        ; -0.037     ; 0.980      ;
; -0.029 ; clk_divider:U1|counter[9]  ; clk_divider:U1|counter[17] ; clk_input    ; clk_input   ; 1.000        ; -0.037     ; 0.979      ;
; -0.029 ; clk_divider:U1|counter[7]  ; clk_divider:U1|counter[15] ; clk_input    ; clk_input   ; 1.000        ; -0.037     ; 0.979      ;
; -0.029 ; clk_divider:U1|counter[3]  ; clk_divider:U1|counter[11] ; clk_input    ; clk_input   ; 1.000        ; -0.037     ; 0.979      ;
; -0.014 ; clk_divider:U1|counter[2]  ; clk_divider:U1|counter[8]  ; clk_input    ; clk_input   ; 1.000        ; -0.037     ; 0.964      ;
; -0.014 ; clk_divider:U1|counter[10] ; clk_divider:U1|counter[16] ; clk_input    ; clk_input   ; 1.000        ; -0.037     ; 0.964      ;
; -0.010 ; clk_divider:U1|counter[2]  ; clk_divider:U1|counter[7]  ; clk_input    ; clk_input   ; 1.000        ; -0.037     ; 0.960      ;
; -0.010 ; clk_divider:U1|counter[10] ; clk_divider:U1|counter[15] ; clk_input    ; clk_input   ; 1.000        ; -0.037     ; 0.960      ;
; -0.010 ; clk_divider:U1|counter[6]  ; clk_divider:U1|counter[12] ; clk_input    ; clk_input   ; 1.000        ; -0.037     ; 0.960      ;
; -0.009 ; clk_divider:U1|counter[8]  ; clk_divider:U1|counter[14] ; clk_input    ; clk_input   ; 1.000        ; -0.037     ; 0.959      ;
; -0.009 ; clk_divider:U1|counter[4]  ; clk_divider:U1|counter[10] ; clk_input    ; clk_input   ; 1.000        ; -0.037     ; 0.959      ;
; -0.007 ; clk_divider:U1|counter[12] ; clk_divider:U1|counter[17] ; clk_input    ; clk_input   ; 1.000        ; -0.037     ; 0.957      ;
; -0.006 ; clk_divider:U1|counter[6]  ; clk_divider:U1|counter[11] ; clk_input    ; clk_input   ; 1.000        ; -0.037     ; 0.956      ;
; -0.005 ; clk_divider:U1|counter[8]  ; clk_divider:U1|counter[13] ; clk_input    ; clk_input   ; 1.000        ; -0.037     ; 0.955      ;
; -0.005 ; clk_divider:U1|counter[4]  ; clk_divider:U1|counter[9]  ; clk_input    ; clk_input   ; 1.000        ; -0.037     ; 0.955      ;
; -0.004 ; clk_divider:U1|counter[5]  ; clk_divider:U1|counter[12] ; clk_input    ; clk_input   ; 1.000        ; -0.037     ; 0.954      ;
; 0.000  ; clk_divider:U1|counter[3]  ; clk_divider:U1|counter[10] ; clk_input    ; clk_input   ; 1.000        ; -0.037     ; 0.950      ;
; 0.000  ; clk_divider:U1|counter[0]  ; clk_divider:U1|counter[8]  ; clk_input    ; clk_input   ; 1.000        ; -0.037     ; 0.950      ;
; 0.000  ; clk_divider:U1|counter[1]  ; clk_divider:U1|counter[8]  ; clk_input    ; clk_input   ; 1.000        ; -0.037     ; 0.950      ;
; 0.001  ; clk_divider:U1|counter[9]  ; clk_divider:U1|counter[16] ; clk_input    ; clk_input   ; 1.000        ; -0.037     ; 0.949      ;
; 0.001  ; clk_divider:U1|counter[7]  ; clk_divider:U1|counter[14] ; clk_input    ; clk_input   ; 1.000        ; -0.037     ; 0.949      ;
; 0.034  ; clk_divider:U1|counter[5]  ; clk_divider:U1|counter[11] ; clk_input    ; clk_input   ; 1.000        ; -0.037     ; 0.916      ;
; 0.038  ; clk_divider:U1|counter[11] ; clk_divider:U1|counter[17] ; clk_input    ; clk_input   ; 1.000        ; -0.037     ; 0.912      ;
; 0.038  ; clk_divider:U1|counter[0]  ; clk_divider:U1|counter[7]  ; clk_input    ; clk_input   ; 1.000        ; -0.037     ; 0.912      ;
; 0.038  ; clk_divider:U1|counter[1]  ; clk_divider:U1|counter[7]  ; clk_input    ; clk_input   ; 1.000        ; -0.037     ; 0.912      ;
; 0.039  ; clk_divider:U1|counter[9]  ; clk_divider:U1|counter[15] ; clk_input    ; clk_input   ; 1.000        ; -0.037     ; 0.911      ;
; 0.039  ; clk_divider:U1|counter[7]  ; clk_divider:U1|counter[13] ; clk_input    ; clk_input   ; 1.000        ; -0.037     ; 0.911      ;
; 0.039  ; clk_divider:U1|counter[3]  ; clk_divider:U1|counter[9]  ; clk_input    ; clk_input   ; 1.000        ; -0.037     ; 0.911      ;
; 0.054  ; clk_divider:U1|counter[2]  ; clk_divider:U1|counter[6]  ; clk_input    ; clk_input   ; 1.000        ; -0.037     ; 0.896      ;
; 0.054  ; clk_divider:U1|counter[10] ; clk_divider:U1|counter[14] ; clk_input    ; clk_input   ; 1.000        ; -0.037     ; 0.896      ;
; 0.057  ; clk_divider:U1|counter[12] ; clk_divider:U1|counter[16] ; clk_input    ; clk_input   ; 1.000        ; -0.037     ; 0.893      ;
; 0.058  ; clk_divider:U1|counter[2]  ; clk_divider:U1|counter[5]  ; clk_input    ; clk_input   ; 1.000        ; -0.037     ; 0.892      ;
; 0.058  ; clk_divider:U1|counter[10] ; clk_divider:U1|counter[13] ; clk_input    ; clk_input   ; 1.000        ; -0.037     ; 0.892      ;
; 0.058  ; clk_divider:U1|counter[6]  ; clk_divider:U1|counter[10] ; clk_input    ; clk_input   ; 1.000        ; -0.037     ; 0.892      ;
; 0.059  ; clk_divider:U1|counter[8]  ; clk_divider:U1|counter[12] ; clk_input    ; clk_input   ; 1.000        ; -0.037     ; 0.891      ;
; 0.059  ; clk_divider:U1|counter[4]  ; clk_divider:U1|counter[8]  ; clk_input    ; clk_input   ; 1.000        ; -0.037     ; 0.891      ;
; 0.061  ; clk_divider:U1|counter[14] ; clk_divider:U1|counter[17] ; clk_input    ; clk_input   ; 1.000        ; -0.037     ; 0.889      ;
; 0.061  ; clk_divider:U1|counter[12] ; clk_divider:U1|counter[15] ; clk_input    ; clk_input   ; 1.000        ; -0.037     ; 0.889      ;
; 0.062  ; clk_divider:U1|counter[6]  ; clk_divider:U1|counter[9]  ; clk_input    ; clk_input   ; 1.000        ; -0.037     ; 0.888      ;
; 0.063  ; clk_divider:U1|counter[8]  ; clk_divider:U1|counter[11] ; clk_input    ; clk_input   ; 1.000        ; -0.037     ; 0.887      ;
; 0.063  ; clk_divider:U1|counter[4]  ; clk_divider:U1|counter[7]  ; clk_input    ; clk_input   ; 1.000        ; -0.037     ; 0.887      ;
; 0.064  ; clk_divider:U1|counter[5]  ; clk_divider:U1|counter[10] ; clk_input    ; clk_input   ; 1.000        ; -0.037     ; 0.886      ;
; 0.068  ; clk_divider:U1|counter[11] ; clk_divider:U1|counter[16] ; clk_input    ; clk_input   ; 1.000        ; -0.037     ; 0.882      ;
; 0.068  ; clk_divider:U1|counter[3]  ; clk_divider:U1|counter[8]  ; clk_input    ; clk_input   ; 1.000        ; -0.037     ; 0.882      ;
; 0.068  ; clk_divider:U1|counter[0]  ; clk_divider:U1|counter[6]  ; clk_input    ; clk_input   ; 1.000        ; -0.037     ; 0.882      ;
+--------+----------------------------+----------------------------+--------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'statectrl:U14|nextn_latch'                                                                                                    ;
+--------+---------------------------+---------------------+----------------------------+---------------------------+--------------+------------+------------+
; Slack  ; From Node                 ; To Node             ; Launch Clock               ; Latch Clock               ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------+---------------------+----------------------------+---------------------------+--------------+------------+------------+
; -0.331 ; statectrl:U14|ldpc_latch  ; pc:U7|addr_latch[7] ; clk_divider:U1|clk_out     ; statectrl:U14|nextn_latch ; 1.000        ; -0.298     ; 1.030      ;
; -0.331 ; statectrl:U14|ldpc_latch  ; pc:U7|addr_latch[5] ; clk_divider:U1|clk_out     ; statectrl:U14|nextn_latch ; 1.000        ; -0.298     ; 1.030      ;
; -0.331 ; statectrl:U14|ldpc_latch  ; pc:U7|addr_latch[4] ; clk_divider:U1|clk_out     ; statectrl:U14|nextn_latch ; 1.000        ; -0.298     ; 1.030      ;
; -0.331 ; statectrl:U14|ldpc_latch  ; pc:U7|addr_latch[3] ; clk_divider:U1|clk_out     ; statectrl:U14|nextn_latch ; 1.000        ; -0.298     ; 1.030      ;
; -0.331 ; statectrl:U14|ldpc_latch  ; pc:U7|addr_latch[2] ; clk_divider:U1|clk_out     ; statectrl:U14|nextn_latch ; 1.000        ; -0.298     ; 1.030      ;
; -0.331 ; statectrl:U14|ldpc_latch  ; pc:U7|addr_latch[1] ; clk_divider:U1|clk_out     ; statectrl:U14|nextn_latch ; 1.000        ; -0.298     ; 1.030      ;
; -0.331 ; statectrl:U14|ldpc_latch  ; pc:U7|addr_latch[0] ; clk_divider:U1|clk_out     ; statectrl:U14|nextn_latch ; 1.000        ; -0.298     ; 1.030      ;
; -0.331 ; statectrl:U14|ldpc_latch  ; pc:U7|addr_latch[6] ; clk_divider:U1|clk_out     ; statectrl:U14|nextn_latch ; 1.000        ; -0.298     ; 1.030      ;
; -0.097 ; statectrl:U14|rstpc_latch ; pc:U7|addr_latch[7] ; clk_divider:U1|clk_out     ; statectrl:U14|nextn_latch ; 1.000        ; -0.320     ; 0.774      ;
; -0.097 ; statectrl:U14|rstpc_latch ; pc:U7|addr_latch[5] ; clk_divider:U1|clk_out     ; statectrl:U14|nextn_latch ; 1.000        ; -0.320     ; 0.774      ;
; -0.097 ; statectrl:U14|rstpc_latch ; pc:U7|addr_latch[4] ; clk_divider:U1|clk_out     ; statectrl:U14|nextn_latch ; 1.000        ; -0.320     ; 0.774      ;
; -0.097 ; statectrl:U14|rstpc_latch ; pc:U7|addr_latch[3] ; clk_divider:U1|clk_out     ; statectrl:U14|nextn_latch ; 1.000        ; -0.320     ; 0.774      ;
; -0.097 ; statectrl:U14|rstpc_latch ; pc:U7|addr_latch[2] ; clk_divider:U1|clk_out     ; statectrl:U14|nextn_latch ; 1.000        ; -0.320     ; 0.774      ;
; -0.097 ; statectrl:U14|rstpc_latch ; pc:U7|addr_latch[1] ; clk_divider:U1|clk_out     ; statectrl:U14|nextn_latch ; 1.000        ; -0.320     ; 0.774      ;
; -0.097 ; statectrl:U14|rstpc_latch ; pc:U7|addr_latch[0] ; clk_divider:U1|clk_out     ; statectrl:U14|nextn_latch ; 1.000        ; -0.320     ; 0.774      ;
; -0.097 ; statectrl:U14|rstpc_latch ; pc:U7|addr_latch[6] ; clk_divider:U1|clk_out     ; statectrl:U14|nextn_latch ; 1.000        ; -0.320     ; 0.774      ;
; -0.022 ; ir:U5|instruction[0]      ; pc:U7|addr_latch[0] ; statectrl:U14|enirin_latch ; statectrl:U14|nextn_latch ; 1.000        ; -0.076     ; 0.953      ;
; -0.006 ; ir:U5|instruction[2]      ; pc:U7|addr_latch[2] ; statectrl:U14|enirin_latch ; statectrl:U14|nextn_latch ; 1.000        ; -0.076     ; 0.937      ;
; 0.011  ; pc:U7|addr_latch[1]       ; pc:U7|addr_latch[7] ; statectrl:U14|nextn_latch  ; statectrl:U14|nextn_latch ; 1.000        ; -0.024     ; 0.972      ;
; 0.015  ; pc:U7|addr_latch[1]       ; pc:U7|addr_latch[6] ; statectrl:U14|nextn_latch  ; statectrl:U14|nextn_latch ; 1.000        ; -0.024     ; 0.968      ;
; 0.021  ; ir:U5|instruction[1]      ; pc:U7|addr_latch[1] ; statectrl:U14|enirin_latch ; statectrl:U14|nextn_latch ; 1.000        ; -0.076     ; 0.910      ;
; 0.029  ; pc:U7|addr_latch[0]       ; pc:U7|addr_latch[7] ; statectrl:U14|nextn_latch  ; statectrl:U14|nextn_latch ; 1.000        ; -0.024     ; 0.954      ;
; 0.058  ; ir:U5|instruction[3]      ; pc:U7|addr_latch[3] ; statectrl:U14|enirin_latch ; statectrl:U14|nextn_latch ; 1.000        ; -0.076     ; 0.873      ;
; 0.067  ; pc:U7|addr_latch[0]       ; pc:U7|addr_latch[6] ; statectrl:U14|nextn_latch  ; statectrl:U14|nextn_latch ; 1.000        ; -0.024     ; 0.916      ;
; 0.075  ; pc:U7|addr_latch[3]       ; pc:U7|addr_latch[7] ; statectrl:U14|nextn_latch  ; statectrl:U14|nextn_latch ; 1.000        ; -0.024     ; 0.908      ;
; 0.079  ; pc:U7|addr_latch[1]       ; pc:U7|addr_latch[5] ; statectrl:U14|nextn_latch  ; statectrl:U14|nextn_latch ; 1.000        ; -0.024     ; 0.904      ;
; 0.079  ; pc:U7|addr_latch[3]       ; pc:U7|addr_latch[6] ; statectrl:U14|nextn_latch  ; statectrl:U14|nextn_latch ; 1.000        ; -0.024     ; 0.904      ;
; 0.083  ; pc:U7|addr_latch[1]       ; pc:U7|addr_latch[4] ; statectrl:U14|nextn_latch  ; statectrl:U14|nextn_latch ; 1.000        ; -0.024     ; 0.900      ;
; 0.096  ; pc:U7|addr_latch[2]       ; pc:U7|addr_latch[7] ; statectrl:U14|nextn_latch  ; statectrl:U14|nextn_latch ; 1.000        ; -0.024     ; 0.887      ;
; 0.097  ; pc:U7|addr_latch[0]       ; pc:U7|addr_latch[5] ; statectrl:U14|nextn_latch  ; statectrl:U14|nextn_latch ; 1.000        ; -0.024     ; 0.886      ;
; 0.132  ; pc:U7|addr_latch[2]       ; pc:U7|addr_latch[6] ; statectrl:U14|nextn_latch  ; statectrl:U14|nextn_latch ; 1.000        ; -0.024     ; 0.851      ;
; 0.135  ; pc:U7|addr_latch[0]       ; pc:U7|addr_latch[4] ; statectrl:U14|nextn_latch  ; statectrl:U14|nextn_latch ; 1.000        ; -0.024     ; 0.848      ;
; 0.143  ; pc:U7|addr_latch[3]       ; pc:U7|addr_latch[5] ; statectrl:U14|nextn_latch  ; statectrl:U14|nextn_latch ; 1.000        ; -0.024     ; 0.840      ;
; 0.143  ; pc:U7|addr_latch[5]       ; pc:U7|addr_latch[7] ; statectrl:U14|nextn_latch  ; statectrl:U14|nextn_latch ; 1.000        ; -0.024     ; 0.840      ;
; 0.147  ; pc:U7|addr_latch[1]       ; pc:U7|addr_latch[3] ; statectrl:U14|nextn_latch  ; statectrl:U14|nextn_latch ; 1.000        ; -0.024     ; 0.836      ;
; 0.147  ; pc:U7|addr_latch[3]       ; pc:U7|addr_latch[4] ; statectrl:U14|nextn_latch  ; statectrl:U14|nextn_latch ; 1.000        ; -0.024     ; 0.836      ;
; 0.147  ; pc:U7|addr_latch[5]       ; pc:U7|addr_latch[6] ; statectrl:U14|nextn_latch  ; statectrl:U14|nextn_latch ; 1.000        ; -0.024     ; 0.836      ;
; 0.151  ; pc:U7|addr_latch[1]       ; pc:U7|addr_latch[2] ; statectrl:U14|nextn_latch  ; statectrl:U14|nextn_latch ; 1.000        ; -0.024     ; 0.832      ;
; 0.157  ; pc:U7|addr_latch[4]       ; pc:U7|addr_latch[7] ; statectrl:U14|nextn_latch  ; statectrl:U14|nextn_latch ; 1.000        ; -0.024     ; 0.826      ;
; 0.164  ; pc:U7|addr_latch[2]       ; pc:U7|addr_latch[5] ; statectrl:U14|nextn_latch  ; statectrl:U14|nextn_latch ; 1.000        ; -0.024     ; 0.819      ;
; 0.165  ; pc:U7|addr_latch[0]       ; pc:U7|addr_latch[3] ; statectrl:U14|nextn_latch  ; statectrl:U14|nextn_latch ; 1.000        ; -0.024     ; 0.818      ;
; 0.195  ; pc:U7|addr_latch[4]       ; pc:U7|addr_latch[6] ; statectrl:U14|nextn_latch  ; statectrl:U14|nextn_latch ; 1.000        ; -0.024     ; 0.788      ;
; 0.200  ; pc:U7|addr_latch[2]       ; pc:U7|addr_latch[4] ; statectrl:U14|nextn_latch  ; statectrl:U14|nextn_latch ; 1.000        ; -0.024     ; 0.783      ;
; 0.203  ; pc:U7|addr_latch[0]       ; pc:U7|addr_latch[2] ; statectrl:U14|nextn_latch  ; statectrl:U14|nextn_latch ; 1.000        ; -0.024     ; 0.780      ;
; 0.225  ; pc:U7|addr_latch[4]       ; pc:U7|addr_latch[5] ; statectrl:U14|nextn_latch  ; statectrl:U14|nextn_latch ; 1.000        ; -0.024     ; 0.758      ;
; 0.225  ; pc:U7|addr_latch[6]       ; pc:U7|addr_latch[7] ; statectrl:U14|nextn_latch  ; statectrl:U14|nextn_latch ; 1.000        ; -0.024     ; 0.758      ;
; 0.232  ; pc:U7|addr_latch[2]       ; pc:U7|addr_latch[3] ; statectrl:U14|nextn_latch  ; statectrl:U14|nextn_latch ; 1.000        ; -0.024     ; 0.751      ;
; 0.233  ; pc:U7|addr_latch[0]       ; pc:U7|addr_latch[1] ; statectrl:U14|nextn_latch  ; statectrl:U14|nextn_latch ; 1.000        ; -0.024     ; 0.750      ;
; 0.304  ; ir:U5|instruction[5]      ; pc:U7|addr_latch[5] ; statectrl:U14|enirin_latch ; statectrl:U14|nextn_latch ; 1.000        ; -0.042     ; 0.661      ;
; 0.330  ; ir:U5|instruction[7]      ; pc:U7|addr_latch[7] ; statectrl:U14|enirin_latch ; statectrl:U14|nextn_latch ; 1.000        ; -0.042     ; 0.635      ;
; 0.333  ; ir:U5|instruction[4]      ; pc:U7|addr_latch[4] ; statectrl:U14|enirin_latch ; statectrl:U14|nextn_latch ; 1.000        ; -0.042     ; 0.632      ;
; 0.341  ; ir:U5|instruction[6]      ; pc:U7|addr_latch[6] ; statectrl:U14|enirin_latch ; statectrl:U14|nextn_latch ; 1.000        ; 0.058      ; 0.724      ;
; 0.433  ; pc:U7|addr_latch[4]       ; pc:U7|addr_latch[4] ; statectrl:U14|nextn_latch  ; statectrl:U14|nextn_latch ; 1.000        ; -0.022     ; 0.552      ;
; 0.433  ; pc:U7|addr_latch[6]       ; pc:U7|addr_latch[6] ; statectrl:U14|nextn_latch  ; statectrl:U14|nextn_latch ; 1.000        ; -0.022     ; 0.552      ;
; 0.438  ; pc:U7|addr_latch[2]       ; pc:U7|addr_latch[2] ; statectrl:U14|nextn_latch  ; statectrl:U14|nextn_latch ; 1.000        ; -0.022     ; 0.547      ;
; 0.440  ; pc:U7|addr_latch[0]       ; pc:U7|addr_latch[0] ; statectrl:U14|nextn_latch  ; statectrl:U14|nextn_latch ; 1.000        ; -0.022     ; 0.545      ;
; 0.442  ; pc:U7|addr_latch[3]       ; pc:U7|addr_latch[3] ; statectrl:U14|nextn_latch  ; statectrl:U14|nextn_latch ; 1.000        ; -0.022     ; 0.543      ;
; 0.442  ; pc:U7|addr_latch[5]       ; pc:U7|addr_latch[5] ; statectrl:U14|nextn_latch  ; statectrl:U14|nextn_latch ; 1.000        ; -0.022     ; 0.543      ;
; 0.445  ; pc:U7|addr_latch[1]       ; pc:U7|addr_latch[1] ; statectrl:U14|nextn_latch  ; statectrl:U14|nextn_latch ; 1.000        ; -0.022     ; 0.540      ;
; 0.601  ; pc:U7|addr_latch[7]       ; pc:U7|addr_latch[7] ; statectrl:U14|nextn_latch  ; statectrl:U14|nextn_latch ; 1.000        ; -0.022     ; 0.384      ;
+--------+---------------------------+---------------------+----------------------------+---------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'statectrl:U14|ramrd_latch'                                                                                                                                                                                                                                                                                  ;
+--------+----------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------+---------------------------+---------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                  ; To Node                                                                                           ; Launch Clock              ; Latch Clock               ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------+---------------------------+---------------------------+--------------+------------+------------+
; -0.331 ; ram_new:U3|ram_new_ram:inst|altsyncram:altsyncram_component|altsyncram_2kn3:auto_generated|ram_block1a0~porta_address_reg0 ; ram_new:U3|ram_new_ram:inst|altsyncram:altsyncram_component|altsyncram_2kn3:auto_generated|q_a[7] ; statectrl:U14|ramwt_latch ; statectrl:U14|ramrd_latch ; 1.000        ; -0.074     ; 1.232      ;
; -0.331 ; ram_new:U3|ram_new_ram:inst|altsyncram:altsyncram_component|altsyncram_2kn3:auto_generated|ram_block1a0~porta_address_reg0 ; ram_new:U3|ram_new_ram:inst|altsyncram:altsyncram_component|altsyncram_2kn3:auto_generated|q_a[6] ; statectrl:U14|ramwt_latch ; statectrl:U14|ramrd_latch ; 1.000        ; -0.074     ; 1.232      ;
; -0.331 ; ram_new:U3|ram_new_ram:inst|altsyncram:altsyncram_component|altsyncram_2kn3:auto_generated|ram_block1a0~porta_address_reg0 ; ram_new:U3|ram_new_ram:inst|altsyncram:altsyncram_component|altsyncram_2kn3:auto_generated|q_a[5] ; statectrl:U14|ramwt_latch ; statectrl:U14|ramrd_latch ; 1.000        ; -0.074     ; 1.232      ;
; -0.331 ; ram_new:U3|ram_new_ram:inst|altsyncram:altsyncram_component|altsyncram_2kn3:auto_generated|ram_block1a0~porta_address_reg0 ; ram_new:U3|ram_new_ram:inst|altsyncram:altsyncram_component|altsyncram_2kn3:auto_generated|q_a[4] ; statectrl:U14|ramwt_latch ; statectrl:U14|ramrd_latch ; 1.000        ; -0.074     ; 1.232      ;
; -0.331 ; ram_new:U3|ram_new_ram:inst|altsyncram:altsyncram_component|altsyncram_2kn3:auto_generated|ram_block1a0~porta_address_reg0 ; ram_new:U3|ram_new_ram:inst|altsyncram:altsyncram_component|altsyncram_2kn3:auto_generated|q_a[3] ; statectrl:U14|ramwt_latch ; statectrl:U14|ramrd_latch ; 1.000        ; -0.074     ; 1.232      ;
; -0.331 ; ram_new:U3|ram_new_ram:inst|altsyncram:altsyncram_component|altsyncram_2kn3:auto_generated|ram_block1a0~porta_address_reg0 ; ram_new:U3|ram_new_ram:inst|altsyncram:altsyncram_component|altsyncram_2kn3:auto_generated|q_a[2] ; statectrl:U14|ramwt_latch ; statectrl:U14|ramrd_latch ; 1.000        ; -0.074     ; 1.232      ;
; -0.331 ; ram_new:U3|ram_new_ram:inst|altsyncram:altsyncram_component|altsyncram_2kn3:auto_generated|ram_block1a0~porta_address_reg0 ; ram_new:U3|ram_new_ram:inst|altsyncram:altsyncram_component|altsyncram_2kn3:auto_generated|q_a[1] ; statectrl:U14|ramwt_latch ; statectrl:U14|ramrd_latch ; 1.000        ; -0.074     ; 1.232      ;
; -0.331 ; ram_new:U3|ram_new_ram:inst|altsyncram:altsyncram_component|altsyncram_2kn3:auto_generated|ram_block1a0~porta_address_reg0 ; ram_new:U3|ram_new_ram:inst|altsyncram:altsyncram_component|altsyncram_2kn3:auto_generated|q_a[0] ; statectrl:U14|ramwt_latch ; statectrl:U14|ramrd_latch ; 1.000        ; -0.074     ; 1.232      ;
+--------+----------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------+---------------------------+---------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'clk_divider:U1|clk_out'                                                                                                                            ;
+--------+----------------------------------+-------------------------------------+----------------------------+------------------------+--------------+------------+------------+
; Slack  ; From Node                        ; To Node                             ; Launch Clock               ; Latch Clock            ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------+-------------------------------------+----------------------------+------------------------+--------------+------------+------------+
; -0.988 ; statectrl:U14|dbfbin_latch       ; statectrl:U14|dbfbin_latch          ; statectrl:U14|dbfbin_latch ; clk_divider:U1|clk_out ; 0.000        ; 1.086      ; 0.307      ;
; -0.480 ; statectrl:U14|dbfbin_latch       ; statectrl:U14|dbfbin_latch          ; statectrl:U14|dbfbin_latch ; clk_divider:U1|clk_out ; -0.500       ; 1.086      ; 0.315      ;
; -0.181 ; ir:U5|instruction[10]            ; statectrl:U14|ldpc_latch            ; ir:U5|instruction[10]      ; clk_divider:U1|clk_out ; 0.000        ; 1.083      ; 1.111      ;
; -0.137 ; statectrl:U14|enirin_latch       ; statectrl:U14|enirin_latch          ; statectrl:U14|enirin_latch ; clk_divider:U1|clk_out ; 0.000        ; 1.105      ; 1.167      ;
; -0.071 ; ir:U5|instruction[10]            ; statectrl:U14|dbfaout_latch         ; ir:U5|instruction[10]      ; clk_divider:U1|clk_out ; 0.000        ; 1.087      ; 1.225      ;
; -0.048 ; statectrl:U14|enled_latch        ; statectrl:U14|enled_latch           ; statectrl:U14|enled_latch  ; clk_divider:U1|clk_out ; 0.000        ; 1.088      ; 1.249      ;
; -0.022 ; ir:U5|instruction[10]            ; statectrl:U14|regrd2_latch          ; ir:U5|instruction[10]      ; clk_divider:U1|clk_out ; 0.000        ; 1.087      ; 1.274      ;
; -0.013 ; statectrl:U14|ramrd_latch        ; statectrl:U14|ramrd_latch           ; statectrl:U14|ramrd_latch  ; clk_divider:U1|clk_out ; 0.000        ; 1.096      ; 1.282      ;
; 0.001  ; statectrl:U14|ramin_latch        ; statectrl:U14|ramin_latch           ; statectrl:U14|ramin_latch  ; clk_divider:U1|clk_out ; 0.000        ; 1.083      ; 1.283      ;
; 0.041  ; statectrl:U14|nextn_latch        ; statectrl:U14|nextn_latch           ; statectrl:U14|nextn_latch  ; clk_divider:U1|clk_out ; 0.000        ; 1.083      ; 1.323      ;
; 0.050  ; statectrl:U14|romin_latch        ; statectrl:U14|romin_latch           ; statectrl:U14|romin_latch  ; clk_divider:U1|clk_out ; 0.000        ; 1.085      ; 1.334      ;
; 0.063  ; statectrl:U14|ramwt_latch        ; statectrl:U14|ramwt_latch           ; statectrl:U14|ramwt_latch  ; clk_divider:U1|clk_out ; 0.000        ; 1.087      ; 1.349      ;
; 0.064  ; ir:U5|instruction[10]            ; statectrl:U14|nextn_latch           ; ir:U5|instruction[10]      ; clk_divider:U1|clk_out ; 0.000        ; 1.083      ; 1.356      ;
; 0.085  ; ir:U5|instruction[10]            ; statectrl:U14|regrd1_latch          ; ir:U5|instruction[10]      ; clk_divider:U1|clk_out ; 0.000        ; 1.087      ; 1.381      ;
; 0.112  ; statectrl:U14|enalu_latch        ; statectrl:U14|enalu_latch           ; statectrl:U14|enalu_latch  ; clk_divider:U1|clk_out ; 0.000        ; 1.085      ; 1.406      ;
; 0.192  ; statectrl:U14|next_state.t9      ; statectrl:U14|current_state.t9      ; clk_divider:U1|clk_out     ; clk_divider:U1|clk_out ; 0.000        ; 0.037      ; 0.313      ;
; 0.193  ; statectrl:U14|next_state.t_rst_2 ; statectrl:U14|current_state.t_rst_2 ; clk_divider:U1|clk_out     ; clk_divider:U1|clk_out ; 0.000        ; 0.037      ; 0.314      ;
; 0.194  ; statectrl:U14|next_state.t12     ; statectrl:U14|current_state.t12     ; clk_divider:U1|clk_out     ; clk_divider:U1|clk_out ; 0.000        ; 0.036      ; 0.314      ;
; 0.194  ; statectrl:U14|next_state.t5      ; statectrl:U14|current_state.t5      ; clk_divider:U1|clk_out     ; clk_divider:U1|clk_out ; 0.000        ; 0.037      ; 0.315      ;
; 0.194  ; statectrl:U14|next_state.t3      ; statectrl:U14|current_state.t3      ; clk_divider:U1|clk_out     ; clk_divider:U1|clk_out ; 0.000        ; 0.035      ; 0.313      ;
; 0.195  ; statectrl:U14|next_state.t18     ; statectrl:U14|current_state.t18     ; clk_divider:U1|clk_out     ; clk_divider:U1|clk_out ; 0.000        ; 0.036      ; 0.315      ;
; 0.201  ; statectrl:U14|regwt_latch        ; statectrl:U14|regwt_latch           ; clk_divider:U1|clk_out     ; clk_divider:U1|clk_out ; 0.000        ; 0.022      ; 0.307      ;
; 0.201  ; statectrl:U14|enrom_latch        ; statectrl:U14|enrom_latch           ; clk_divider:U1|clk_out     ; clk_divider:U1|clk_out ; 0.000        ; 0.022      ; 0.307      ;
; 0.205  ; statectrl:U14|counter[19]        ; statectrl:U14|counter[19]           ; clk_divider:U1|clk_out     ; clk_divider:U1|clk_out ; 0.000        ; 0.036      ; 0.325      ;
; 0.253  ; statectrl:U14|next_state.t17     ; statectrl:U14|current_state.t17     ; clk_divider:U1|clk_out     ; clk_divider:U1|clk_out ; 0.000        ; 0.036      ; 0.373      ;
; 0.257  ; statectrl:U14|current_state.t9   ; statectrl:U14|next_state.t10        ; clk_divider:U1|clk_out     ; clk_divider:U1|clk_out ; 0.000        ; 0.037      ; 0.378      ;
; 0.267  ; statectrl:U14|next_state.t7      ; statectrl:U14|current_state.t7      ; clk_divider:U1|clk_out     ; clk_divider:U1|clk_out ; 0.000        ; 0.036      ; 0.387      ;
; 0.275  ; ir:U5|instruction[11]            ; statectrl:U14|next_state.t13        ; statectrl:U14|enirin_latch ; clk_divider:U1|clk_out ; 0.000        ; 0.276      ; 0.645      ;
; 0.278  ; statectrl:U14|current_state.t6   ; statectrl:U14|next_state.t7         ; clk_divider:U1|clk_out     ; clk_divider:U1|clk_out ; 0.000        ; 0.036      ; 0.398      ;
; 0.292  ; statectrl:U14|counter[9]         ; statectrl:U14|counter[9]            ; clk_divider:U1|clk_out     ; clk_divider:U1|clk_out ; 0.000        ; 0.036      ; 0.412      ;
; 0.293  ; statectrl:U14|counter[7]         ; statectrl:U14|counter[7]            ; clk_divider:U1|clk_out     ; clk_divider:U1|clk_out ; 0.000        ; 0.036      ; 0.413      ;
; 0.294  ; statectrl:U14|counter[15]        ; statectrl:U14|counter[15]           ; clk_divider:U1|clk_out     ; clk_divider:U1|clk_out ; 0.000        ; 0.036      ; 0.414      ;
; 0.294  ; statectrl:U14|counter[13]        ; statectrl:U14|counter[13]           ; clk_divider:U1|clk_out     ; clk_divider:U1|clk_out ; 0.000        ; 0.036      ; 0.414      ;
; 0.294  ; statectrl:U14|counter[11]        ; statectrl:U14|counter[11]           ; clk_divider:U1|clk_out     ; clk_divider:U1|clk_out ; 0.000        ; 0.036      ; 0.414      ;
; 0.294  ; statectrl:U14|counter[5]         ; statectrl:U14|counter[5]            ; clk_divider:U1|clk_out     ; clk_divider:U1|clk_out ; 0.000        ; 0.036      ; 0.414      ;
; 0.294  ; statectrl:U14|counter[1]         ; statectrl:U14|counter[1]            ; clk_divider:U1|clk_out     ; clk_divider:U1|clk_out ; 0.000        ; 0.036      ; 0.414      ;
; 0.295  ; statectrl:U14|counter[17]        ; statectrl:U14|counter[17]           ; clk_divider:U1|clk_out     ; clk_divider:U1|clk_out ; 0.000        ; 0.036      ; 0.415      ;
; 0.295  ; statectrl:U14|counter[16]        ; statectrl:U14|counter[16]           ; clk_divider:U1|clk_out     ; clk_divider:U1|clk_out ; 0.000        ; 0.036      ; 0.415      ;
; 0.295  ; statectrl:U14|counter[10]        ; statectrl:U14|counter[10]           ; clk_divider:U1|clk_out     ; clk_divider:U1|clk_out ; 0.000        ; 0.036      ; 0.415      ;
; 0.295  ; statectrl:U14|counter[8]         ; statectrl:U14|counter[8]            ; clk_divider:U1|clk_out     ; clk_divider:U1|clk_out ; 0.000        ; 0.036      ; 0.415      ;
; 0.295  ; statectrl:U14|counter[3]         ; statectrl:U14|counter[3]            ; clk_divider:U1|clk_out     ; clk_divider:U1|clk_out ; 0.000        ; 0.036      ; 0.415      ;
; 0.295  ; statectrl:U14|counter[2]         ; statectrl:U14|counter[2]            ; clk_divider:U1|clk_out     ; clk_divider:U1|clk_out ; 0.000        ; 0.036      ; 0.415      ;
; 0.296  ; statectrl:U14|counter[18]        ; statectrl:U14|counter[18]           ; clk_divider:U1|clk_out     ; clk_divider:U1|clk_out ; 0.000        ; 0.036      ; 0.416      ;
; 0.296  ; statectrl:U14|counter[14]        ; statectrl:U14|counter[14]           ; clk_divider:U1|clk_out     ; clk_divider:U1|clk_out ; 0.000        ; 0.036      ; 0.416      ;
; 0.296  ; statectrl:U14|counter[12]        ; statectrl:U14|counter[12]           ; clk_divider:U1|clk_out     ; clk_divider:U1|clk_out ; 0.000        ; 0.036      ; 0.416      ;
; 0.296  ; statectrl:U14|counter[6]         ; statectrl:U14|counter[6]            ; clk_divider:U1|clk_out     ; clk_divider:U1|clk_out ; 0.000        ; 0.036      ; 0.416      ;
; 0.296  ; statectrl:U14|counter[4]         ; statectrl:U14|counter[4]            ; clk_divider:U1|clk_out     ; clk_divider:U1|clk_out ; 0.000        ; 0.036      ; 0.416      ;
; 0.300  ; statectrl:U14|current_state.t17  ; statectrl:U14|next_state.t17        ; clk_divider:U1|clk_out     ; clk_divider:U1|clk_out ; 0.000        ; 0.036      ; 0.420      ;
; 0.303  ; statectrl:U14|counter[0]         ; statectrl:U14|counter[0]            ; clk_divider:U1|clk_out     ; clk_divider:U1|clk_out ; 0.000        ; 0.036      ; 0.423      ;
; 0.338  ; ir:U5|instruction[12]            ; statectrl:U14|next_state.t13        ; statectrl:U14|enirin_latch ; clk_divider:U1|clk_out ; 0.000        ; 0.276      ; 0.708      ;
; 0.341  ; ir:U5|instruction[10]            ; statectrl:U14|ldpc_latch            ; ir:U5|instruction[10]      ; clk_divider:U1|clk_out ; -0.500       ; 1.083      ; 1.133      ;
; 0.350  ; statectrl:U14|current_state.t1   ; statectrl:U14|enpcout_latch         ; clk_divider:U1|clk_out     ; clk_divider:U1|clk_out ; 0.000        ; 0.036      ; 0.470      ;
; 0.389  ; statectrl:U14|current_state.t11  ; statectrl:U14|next_state.t12        ; clk_divider:U1|clk_out     ; clk_divider:U1|clk_out ; 0.000        ; 0.036      ; 0.509      ;
; 0.410  ; statectrl:U14|next_state.t2      ; statectrl:U14|current_state.t2      ; clk_divider:U1|clk_out     ; clk_divider:U1|clk_out ; 0.000        ; 0.044      ; 0.538      ;
; 0.417  ; ir:U5|instruction[10]            ; statectrl:U14|dbfaout_latch         ; ir:U5|instruction[10]      ; clk_divider:U1|clk_out ; -0.500       ; 1.087      ; 1.213      ;
; 0.425  ; statectrl:U14|next_state.t15     ; statectrl:U14|current_state.t15     ; clk_divider:U1|clk_out     ; clk_divider:U1|clk_out ; 0.000        ; 0.042      ; 0.551      ;
; 0.441  ; statectrl:U14|counter[9]         ; statectrl:U14|counter[10]           ; clk_divider:U1|clk_out     ; clk_divider:U1|clk_out ; 0.000        ; 0.036      ; 0.561      ;
; 0.442  ; statectrl:U14|current_state.t14  ; statectrl:U14|regwt_latch           ; clk_divider:U1|clk_out     ; clk_divider:U1|clk_out ; 0.000        ; 0.017      ; 0.543      ;
; 0.442  ; statectrl:U14|counter[19]        ; statectrl:U14|counter[18]           ; clk_divider:U1|clk_out     ; clk_divider:U1|clk_out ; 0.000        ; 0.036      ; 0.562      ;
; 0.442  ; statectrl:U14|counter[19]        ; statectrl:U14|counter[17]           ; clk_divider:U1|clk_out     ; clk_divider:U1|clk_out ; 0.000        ; 0.036      ; 0.562      ;
; 0.442  ; statectrl:U14|counter[19]        ; statectrl:U14|counter[16]           ; clk_divider:U1|clk_out     ; clk_divider:U1|clk_out ; 0.000        ; 0.036      ; 0.562      ;
; 0.442  ; statectrl:U14|counter[19]        ; statectrl:U14|counter[15]           ; clk_divider:U1|clk_out     ; clk_divider:U1|clk_out ; 0.000        ; 0.036      ; 0.562      ;
; 0.442  ; statectrl:U14|counter[19]        ; statectrl:U14|counter[14]           ; clk_divider:U1|clk_out     ; clk_divider:U1|clk_out ; 0.000        ; 0.036      ; 0.562      ;
; 0.442  ; statectrl:U14|counter[19]        ; statectrl:U14|counter[13]           ; clk_divider:U1|clk_out     ; clk_divider:U1|clk_out ; 0.000        ; 0.036      ; 0.562      ;
; 0.442  ; statectrl:U14|counter[19]        ; statectrl:U14|counter[12]           ; clk_divider:U1|clk_out     ; clk_divider:U1|clk_out ; 0.000        ; 0.036      ; 0.562      ;
; 0.442  ; statectrl:U14|counter[19]        ; statectrl:U14|counter[11]           ; clk_divider:U1|clk_out     ; clk_divider:U1|clk_out ; 0.000        ; 0.036      ; 0.562      ;
; 0.442  ; statectrl:U14|counter[19]        ; statectrl:U14|counter[10]           ; clk_divider:U1|clk_out     ; clk_divider:U1|clk_out ; 0.000        ; 0.036      ; 0.562      ;
; 0.442  ; statectrl:U14|counter[7]         ; statectrl:U14|counter[8]            ; clk_divider:U1|clk_out     ; clk_divider:U1|clk_out ; 0.000        ; 0.036      ; 0.562      ;
; 0.443  ; statectrl:U14|counter[15]        ; statectrl:U14|counter[16]           ; clk_divider:U1|clk_out     ; clk_divider:U1|clk_out ; 0.000        ; 0.036      ; 0.563      ;
; 0.443  ; statectrl:U14|counter[1]         ; statectrl:U14|counter[2]            ; clk_divider:U1|clk_out     ; clk_divider:U1|clk_out ; 0.000        ; 0.036      ; 0.563      ;
; 0.443  ; statectrl:U14|counter[13]        ; statectrl:U14|counter[14]           ; clk_divider:U1|clk_out     ; clk_divider:U1|clk_out ; 0.000        ; 0.036      ; 0.563      ;
; 0.443  ; statectrl:U14|counter[11]        ; statectrl:U14|counter[12]           ; clk_divider:U1|clk_out     ; clk_divider:U1|clk_out ; 0.000        ; 0.036      ; 0.563      ;
; 0.443  ; statectrl:U14|counter[5]         ; statectrl:U14|counter[6]            ; clk_divider:U1|clk_out     ; clk_divider:U1|clk_out ; 0.000        ; 0.036      ; 0.563      ;
; 0.444  ; statectrl:U14|counter[17]        ; statectrl:U14|counter[18]           ; clk_divider:U1|clk_out     ; clk_divider:U1|clk_out ; 0.000        ; 0.036      ; 0.564      ;
; 0.444  ; statectrl:U14|counter[3]         ; statectrl:U14|counter[4]            ; clk_divider:U1|clk_out     ; clk_divider:U1|clk_out ; 0.000        ; 0.036      ; 0.564      ;
; 0.445  ; statectrl:U14|next_state.t16     ; statectrl:U14|current_state.t16     ; clk_divider:U1|clk_out     ; clk_divider:U1|clk_out ; 0.000        ; -0.155     ; 0.374      ;
; 0.446  ; statectrl:U14|current_state.t11  ; statectrl:U14|dbfbin_latch          ; clk_divider:U1|clk_out     ; clk_divider:U1|clk_out ; 0.000        ; 0.036      ; 0.566      ;
; 0.452  ; statectrl:U14|counter[0]         ; statectrl:U14|counter[1]            ; clk_divider:U1|clk_out     ; clk_divider:U1|clk_out ; 0.000        ; 0.036      ; 0.572      ;
; 0.453  ; statectrl:U14|counter[8]         ; statectrl:U14|counter[9]            ; clk_divider:U1|clk_out     ; clk_divider:U1|clk_out ; 0.000        ; 0.036      ; 0.573      ;
; 0.453  ; statectrl:U14|counter[10]        ; statectrl:U14|counter[11]           ; clk_divider:U1|clk_out     ; clk_divider:U1|clk_out ; 0.000        ; 0.036      ; 0.573      ;
; 0.453  ; statectrl:U14|counter[16]        ; statectrl:U14|counter[17]           ; clk_divider:U1|clk_out     ; clk_divider:U1|clk_out ; 0.000        ; 0.036      ; 0.573      ;
; 0.453  ; statectrl:U14|counter[2]         ; statectrl:U14|counter[3]            ; clk_divider:U1|clk_out     ; clk_divider:U1|clk_out ; 0.000        ; 0.036      ; 0.573      ;
; 0.454  ; statectrl:U14|counter[18]        ; statectrl:U14|counter[19]           ; clk_divider:U1|clk_out     ; clk_divider:U1|clk_out ; 0.000        ; 0.036      ; 0.574      ;
; 0.454  ; statectrl:U14|counter[6]         ; statectrl:U14|counter[7]            ; clk_divider:U1|clk_out     ; clk_divider:U1|clk_out ; 0.000        ; 0.036      ; 0.574      ;
; 0.454  ; statectrl:U14|counter[14]        ; statectrl:U14|counter[15]           ; clk_divider:U1|clk_out     ; clk_divider:U1|clk_out ; 0.000        ; 0.036      ; 0.574      ;
; 0.454  ; statectrl:U14|counter[12]        ; statectrl:U14|counter[13]           ; clk_divider:U1|clk_out     ; clk_divider:U1|clk_out ; 0.000        ; 0.036      ; 0.574      ;
; 0.454  ; statectrl:U14|counter[4]         ; statectrl:U14|counter[5]            ; clk_divider:U1|clk_out     ; clk_divider:U1|clk_out ; 0.000        ; 0.036      ; 0.574      ;
; 0.455  ; statectrl:U14|counter[0]         ; statectrl:U14|counter[2]            ; clk_divider:U1|clk_out     ; clk_divider:U1|clk_out ; 0.000        ; 0.036      ; 0.575      ;
; 0.456  ; statectrl:U14|counter[8]         ; statectrl:U14|counter[10]           ; clk_divider:U1|clk_out     ; clk_divider:U1|clk_out ; 0.000        ; 0.036      ; 0.576      ;
; 0.456  ; statectrl:U14|counter[10]        ; statectrl:U14|counter[12]           ; clk_divider:U1|clk_out     ; clk_divider:U1|clk_out ; 0.000        ; 0.036      ; 0.576      ;
; 0.456  ; statectrl:U14|counter[16]        ; statectrl:U14|counter[18]           ; clk_divider:U1|clk_out     ; clk_divider:U1|clk_out ; 0.000        ; 0.036      ; 0.576      ;
; 0.456  ; statectrl:U14|counter[2]         ; statectrl:U14|counter[4]            ; clk_divider:U1|clk_out     ; clk_divider:U1|clk_out ; 0.000        ; 0.036      ; 0.576      ;
; 0.457  ; statectrl:U14|counter[6]         ; statectrl:U14|counter[8]            ; clk_divider:U1|clk_out     ; clk_divider:U1|clk_out ; 0.000        ; 0.036      ; 0.577      ;
; 0.457  ; statectrl:U14|counter[14]        ; statectrl:U14|counter[16]           ; clk_divider:U1|clk_out     ; clk_divider:U1|clk_out ; 0.000        ; 0.036      ; 0.577      ;
; 0.457  ; statectrl:U14|counter[12]        ; statectrl:U14|counter[14]           ; clk_divider:U1|clk_out     ; clk_divider:U1|clk_out ; 0.000        ; 0.036      ; 0.577      ;
; 0.457  ; statectrl:U14|counter[4]         ; statectrl:U14|counter[6]            ; clk_divider:U1|clk_out     ; clk_divider:U1|clk_out ; 0.000        ; 0.036      ; 0.577      ;
; 0.460  ; ir:U5|instruction[11]            ; statectrl:U14|next_state.t2         ; statectrl:U14|enirin_latch ; clk_divider:U1|clk_out ; 0.000        ; 0.275      ; 0.829      ;
; 0.463  ; statectrl:U14|current_state.t3   ; statectrl:U14|next_state.t4         ; clk_divider:U1|clk_out     ; clk_divider:U1|clk_out ; 0.000        ; 0.047      ; 0.594      ;
; 0.471  ; ir:U5|instruction[10]            ; statectrl:U14|regrd2_latch          ; ir:U5|instruction[10]      ; clk_divider:U1|clk_out ; -0.500       ; 1.087      ; 1.267      ;
; 0.472  ; ir:U5|instruction[13]            ; statectrl:U14|next_state.t13        ; statectrl:U14|enirin_latch ; clk_divider:U1|clk_out ; 0.000        ; 0.276      ; 0.842      ;
+--------+----------------------------------+-------------------------------------+----------------------------+------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'ir:U5|instruction[10]'                                                                                                      ;
+--------+----------------------------+---------------------+----------------------------+-----------------------+--------------+------------+------------+
; Slack  ; From Node                  ; To Node             ; Launch Clock               ; Latch Clock           ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------+---------------------+----------------------------+-----------------------+--------------+------------+------------+
; -0.226 ; statectrl:U14|ramrd_latch  ; gr:U12|grd_latch[0] ; statectrl:U14|ramrd_latch  ; ir:U5|instruction[10] ; 0.000        ; 2.302      ; 2.275      ;
; -0.156 ; statectrl:U14|ramrd_latch  ; gr:U12|grc_latch[0] ; statectrl:U14|ramrd_latch  ; ir:U5|instruction[10] ; 0.000        ; 2.228      ; 2.271      ;
; -0.142 ; statectrl:U14|ramrd_latch  ; gr:U12|grb_latch[0] ; statectrl:U14|ramrd_latch  ; ir:U5|instruction[10] ; 0.000        ; 2.232      ; 2.289      ;
; -0.141 ; statectrl:U14|ramrd_latch  ; gr:U12|gra_latch[3] ; statectrl:U14|ramrd_latch  ; ir:U5|instruction[10] ; 0.000        ; 2.443      ; 2.501      ;
; -0.132 ; statectrl:U14|ramrd_latch  ; gr:U12|grb_latch[3] ; statectrl:U14|ramrd_latch  ; ir:U5|instruction[10] ; 0.000        ; 2.234      ; 2.301      ;
; -0.121 ; statectrl:U14|ramrd_latch  ; gr:U12|gra_latch[0] ; statectrl:U14|ramrd_latch  ; ir:U5|instruction[10] ; 0.000        ; 2.444      ; 2.522      ;
; -0.107 ; statectrl:U14|ramrd_latch  ; gr:U12|grc_latch[6] ; statectrl:U14|ramrd_latch  ; ir:U5|instruction[10] ; 0.000        ; 2.229      ; 2.321      ;
; -0.092 ; statectrl:U14|ramrd_latch  ; gr:U12|grd_latch[2] ; statectrl:U14|ramrd_latch  ; ir:U5|instruction[10] ; 0.000        ; 2.302      ; 2.409      ;
; -0.089 ; statectrl:U14|ramrd_latch  ; gr:U12|grd_latch[5] ; statectrl:U14|ramrd_latch  ; ir:U5|instruction[10] ; 0.000        ; 2.312      ; 2.422      ;
; -0.089 ; statectrl:U14|ramrd_latch  ; gr:U12|gra_latch[7] ; statectrl:U14|ramrd_latch  ; ir:U5|instruction[10] ; 0.000        ; 2.451      ; 2.561      ;
; -0.088 ; statectrl:U14|ramrd_latch  ; gr:U12|grd_latch[7] ; statectrl:U14|ramrd_latch  ; ir:U5|instruction[10] ; 0.000        ; 2.312      ; 2.423      ;
; -0.081 ; statectrl:U14|ramrd_latch  ; gr:U12|grc_latch[3] ; statectrl:U14|ramrd_latch  ; ir:U5|instruction[10] ; 0.000        ; 2.228      ; 2.346      ;
; -0.081 ; statectrl:U14|ramrd_latch  ; gr:U12|grd_latch[3] ; statectrl:U14|ramrd_latch  ; ir:U5|instruction[10] ; 0.000        ; 2.302      ; 2.420      ;
; -0.079 ; statectrl:U14|ramrd_latch  ; gr:U12|grb_latch[6] ; statectrl:U14|ramrd_latch  ; ir:U5|instruction[10] ; 0.000        ; 2.232      ; 2.352      ;
; -0.063 ; statectrl:U14|ramrd_latch  ; gr:U12|gra_latch[5] ; statectrl:U14|ramrd_latch  ; ir:U5|instruction[10] ; 0.000        ; 2.451      ; 2.587      ;
; -0.061 ; statectrl:U14|ramrd_latch  ; gr:U12|gra_latch[6] ; statectrl:U14|ramrd_latch  ; ir:U5|instruction[10] ; 0.000        ; 2.444      ; 2.582      ;
; -0.059 ; statectrl:U14|ramrd_latch  ; gr:U12|gra_latch[2] ; statectrl:U14|ramrd_latch  ; ir:U5|instruction[10] ; 0.000        ; 2.443      ; 2.583      ;
; -0.055 ; statectrl:U14|ramrd_latch  ; gr:U12|grb_latch[3] ; statectrl:U14|ramrd_latch  ; ir:U5|instruction[10] ; 0.000        ; 2.399      ; 2.543      ;
; -0.037 ; pc:U7|addr_latch[2]        ; gr:U12|grd_latch[2] ; statectrl:U14|nextn_latch  ; ir:U5|instruction[10] ; 0.000        ; 1.517      ; 1.574      ;
; -0.033 ; statectrl:U14|ramrd_latch  ; gr:U12|grd_latch[6] ; statectrl:U14|ramrd_latch  ; ir:U5|instruction[10] ; 0.000        ; 2.302      ; 2.468      ;
; -0.025 ; statectrl:U14|ramrd_latch  ; gr:U12|grb_latch[0] ; statectrl:U14|ramrd_latch  ; ir:U5|instruction[10] ; 0.000        ; 2.397      ; 2.571      ;
; -0.019 ; statectrl:U14|ramrd_latch  ; gr:U12|grb_latch[5] ; statectrl:U14|ramrd_latch  ; ir:U5|instruction[10] ; 0.000        ; 2.242      ; 2.422      ;
; -0.018 ; statectrl:U14|ramrd_latch  ; gr:U12|grb_latch[7] ; statectrl:U14|ramrd_latch  ; ir:U5|instruction[10] ; 0.000        ; 2.242      ; 2.423      ;
; -0.006 ; pc:U7|addr_latch[0]        ; gr:U12|grd_latch[0] ; statectrl:U14|nextn_latch  ; ir:U5|instruction[10] ; 0.000        ; 1.517      ; 1.605      ;
; -0.006 ; statectrl:U14|ramrd_latch  ; gr:U12|grc_latch[5] ; statectrl:U14|ramrd_latch  ; ir:U5|instruction[10] ; 0.000        ; 2.236      ; 2.429      ;
; -0.005 ; statectrl:U14|ramrd_latch  ; gr:U12|grb_latch[1] ; statectrl:U14|ramrd_latch  ; ir:U5|instruction[10] ; 0.000        ; 2.234      ; 2.428      ;
; -0.002 ; pc:U7|addr_latch[1]        ; gr:U12|grb_latch[1] ; statectrl:U14|nextn_latch  ; ir:U5|instruction[10] ; 0.000        ; 1.449      ; 1.541      ;
; -0.001 ; statectrl:U14|ramrd_latch  ; gr:U12|grc_latch[7] ; statectrl:U14|ramrd_latch  ; ir:U5|instruction[10] ; 0.000        ; 2.236      ; 2.434      ;
; 0.002  ; statectrl:U14|ramrd_latch  ; gr:U12|gra_latch[4] ; statectrl:U14|ramrd_latch  ; ir:U5|instruction[10] ; 0.000        ; 2.440      ; 2.641      ;
; 0.020  ; statectrl:U14|ramrd_latch  ; gr:U12|gra_latch[1] ; statectrl:U14|ramrd_latch  ; ir:U5|instruction[10] ; 0.000        ; 2.442      ; 2.661      ;
; 0.023  ; pc:U7|addr_latch[7]        ; gr:U12|grd_latch[7] ; statectrl:U14|nextn_latch  ; ir:U5|instruction[10] ; 0.000        ; 1.527      ; 1.644      ;
; 0.030  ; statectrl:U14|ramrd_latch  ; gr:U12|grb_latch[4] ; statectrl:U14|ramrd_latch  ; ir:U5|instruction[10] ; 0.000        ; 2.232      ; 2.461      ;
; 0.030  ; statectrl:U14|ramrd_latch  ; gr:U12|grd_latch[4] ; statectrl:U14|ramrd_latch  ; ir:U5|instruction[10] ; 0.000        ; 2.302      ; 2.531      ;
; 0.034  ; statectrl:U14|ramrd_latch  ; gr:U12|grb_latch[6] ; statectrl:U14|ramrd_latch  ; ir:U5|instruction[10] ; 0.000        ; 2.397      ; 2.630      ;
; 0.037  ; statectrl:U14|ramrd_latch  ; gr:U12|grd_latch[1] ; statectrl:U14|ramrd_latch  ; ir:U5|instruction[10] ; 0.000        ; 2.302      ; 2.538      ;
; 0.040  ; pc:U7|addr_latch[1]        ; gr:U12|grd_latch[1] ; statectrl:U14|nextn_latch  ; ir:U5|instruction[10] ; 0.000        ; 1.517      ; 1.651      ;
; 0.052  ; statectrl:U14|ramrd_latch  ; gr:U12|grc_latch[1] ; statectrl:U14|ramrd_latch  ; ir:U5|instruction[10] ; 0.000        ; 2.227      ; 2.478      ;
; 0.055  ; pc:U7|addr_latch[1]        ; gr:U12|grc_latch[1] ; statectrl:U14|nextn_latch  ; ir:U5|instruction[10] ; 0.000        ; 1.442      ; 1.591      ;
; 0.056  ; statectrl:U14|ramrd_latch  ; gr:U12|grc_latch[2] ; statectrl:U14|ramrd_latch  ; ir:U5|instruction[10] ; 0.000        ; 2.228      ; 2.483      ;
; 0.059  ; ir:U5|instruction[7]       ; gr:U12|grd_latch[7] ; statectrl:U14|enirin_latch ; ir:U5|instruction[10] ; 0.000        ; 1.528      ; 1.681      ;
; 0.064  ; pc:U7|addr_latch[0]        ; gr:U12|grc_latch[0] ; statectrl:U14|nextn_latch  ; ir:U5|instruction[10] ; 0.000        ; 1.443      ; 1.601      ;
; 0.064  ; pc:U7|addr_latch[5]        ; gr:U12|grd_latch[5] ; statectrl:U14|nextn_latch  ; ir:U5|instruction[10] ; 0.000        ; 1.527      ; 1.685      ;
; 0.065  ; statectrl:U14|ramrd_latch  ; gr:U12|grb_latch[2] ; statectrl:U14|ramrd_latch  ; ir:U5|instruction[10] ; 0.000        ; 2.232      ; 2.496      ;
; 0.078  ; pc:U7|addr_latch[0]        ; gr:U12|grb_latch[0] ; statectrl:U14|nextn_latch  ; ir:U5|instruction[10] ; 0.000        ; 1.447      ; 1.619      ;
; 0.082  ; pc:U7|addr_latch[6]        ; gr:U12|grc_latch[6] ; statectrl:U14|nextn_latch  ; ir:U5|instruction[10] ; 0.000        ; 1.444      ; 1.620      ;
; 0.091  ; statectrl:U14|ramrd_latch  ; gr:U12|gra_latch[0] ; statectrl:U14|ramrd_latch  ; ir:U5|instruction[10] ; -0.500       ; 2.444      ; 2.234      ;
; 0.093  ; pc:U7|addr_latch[7]        ; gr:U12|grb_latch[7] ; statectrl:U14|nextn_latch  ; ir:U5|instruction[10] ; 0.000        ; 1.457      ; 1.644      ;
; 0.095  ; statectrl:U14|ramrd_latch  ; gr:U12|grb_latch[5] ; statectrl:U14|ramrd_latch  ; ir:U5|instruction[10] ; 0.000        ; 2.407      ; 2.701      ;
; 0.104  ; statectrl:U14|ramrd_latch  ; gr:U12|grc_latch[0] ; statectrl:U14|ramrd_latch  ; ir:U5|instruction[10] ; 0.000        ; 2.263      ; 2.566      ;
; 0.110  ; pc:U7|addr_latch[6]        ; gr:U12|grb_latch[6] ; statectrl:U14|nextn_latch  ; ir:U5|instruction[10] ; 0.000        ; 1.447      ; 1.651      ;
; 0.110  ; pc:U7|addr_latch[7]        ; gr:U12|grc_latch[7] ; statectrl:U14|nextn_latch  ; ir:U5|instruction[10] ; 0.000        ; 1.451      ; 1.655      ;
; 0.110  ; statectrl:U14|ramrd_latch  ; gr:U12|grb_latch[7] ; statectrl:U14|ramrd_latch  ; ir:U5|instruction[10] ; 0.000        ; 2.407      ; 2.716      ;
; 0.111  ; pc:U7|addr_latch[2]        ; gr:U12|grc_latch[2] ; statectrl:U14|nextn_latch  ; ir:U5|instruction[10] ; 0.000        ; 1.443      ; 1.648      ;
; 0.112  ; statectrl:U14|ramrd_latch  ; gr:U12|grb_latch[1] ; statectrl:U14|ramrd_latch  ; ir:U5|instruction[10] ; 0.000        ; 2.399      ; 2.710      ;
; 0.120  ; pc:U7|addr_latch[2]        ; gr:U12|grb_latch[2] ; statectrl:U14|nextn_latch  ; ir:U5|instruction[10] ; 0.000        ; 1.447      ; 1.661      ;
; 0.123  ; statectrl:U14|ramrd_latch  ; gr:U12|grc_latch[4] ; statectrl:U14|ramrd_latch  ; ir:U5|instruction[10] ; 0.000        ; 2.226      ; 2.548      ;
; 0.127  ; statectrl:U14|ramrd_latch  ; gr:U12|grc_latch[3] ; statectrl:U14|ramrd_latch  ; ir:U5|instruction[10] ; 0.000        ; 2.263      ; 2.589      ;
; 0.128  ; statectrl:U14|ramrd_latch  ; gr:U12|grc_latch[6] ; statectrl:U14|ramrd_latch  ; ir:U5|instruction[10] ; 0.000        ; 2.264      ; 2.591      ;
; 0.129  ; ir:U5|instruction[7]       ; gr:U12|grb_latch[7] ; statectrl:U14|enirin_latch ; ir:U5|instruction[10] ; 0.000        ; 1.458      ; 1.681      ;
; 0.132  ; statectrl:U14|ramrd_latch  ; gr:U12|gra_latch[3] ; statectrl:U14|ramrd_latch  ; ir:U5|instruction[10] ; -0.500       ; 2.443      ; 2.274      ;
; 0.134  ; pc:U7|addr_latch[5]        ; gr:U12|grb_latch[5] ; statectrl:U14|nextn_latch  ; ir:U5|instruction[10] ; 0.000        ; 1.457      ; 1.685      ;
; 0.135  ; statectrl:U14|ramrd_latch  ; gr:U12|gra_latch[7] ; statectrl:U14|ramrd_latch  ; ir:U5|instruction[10] ; -0.500       ; 2.451      ; 2.285      ;
; 0.140  ; ir:U5|instruction[6]       ; gr:U12|grc_latch[6] ; statectrl:U14|enirin_latch ; ir:U5|instruction[10] ; 0.000        ; 1.541      ; 1.775      ;
; 0.141  ; ir:U5|instruction[10]      ; gr:U12|gra_latch[1] ; ir:U5|instruction[10]      ; ir:U5|instruction[10] ; 0.000        ; 2.442      ; 2.772      ;
; 0.146  ; ir:U5|instruction[7]       ; gr:U12|grc_latch[7] ; statectrl:U14|enirin_latch ; ir:U5|instruction[10] ; 0.000        ; 1.452      ; 1.692      ;
; 0.147  ; pc:U7|addr_latch[5]        ; gr:U12|grc_latch[5] ; statectrl:U14|nextn_latch  ; ir:U5|instruction[10] ; 0.000        ; 1.451      ; 1.692      ;
; 0.156  ; pc:U7|addr_latch[6]        ; gr:U12|grd_latch[6] ; statectrl:U14|nextn_latch  ; ir:U5|instruction[10] ; 0.000        ; 1.517      ; 1.767      ;
; 0.164  ; statectrl:U14|ramrd_latch  ; gr:U12|gra_latch[6] ; statectrl:U14|ramrd_latch  ; ir:U5|instruction[10] ; -0.500       ; 2.444      ; 2.307      ;
; 0.164  ; statectrl:U14|ramrd_latch  ; gr:U12|grb_latch[4] ; statectrl:U14|ramrd_latch  ; ir:U5|instruction[10] ; 0.000        ; 2.397      ; 2.760      ;
; 0.168  ; ir:U5|instruction[6]       ; gr:U12|grb_latch[6] ; statectrl:U14|enirin_latch ; ir:U5|instruction[10] ; 0.000        ; 1.544      ; 1.806      ;
; 0.168  ; statectrl:U14|ramrd_latch  ; gr:U12|gra_latch[5] ; statectrl:U14|ramrd_latch  ; ir:U5|instruction[10] ; -0.500       ; 2.451      ; 2.318      ;
; 0.169  ; statectrl:U14|ramrd_latch  ; gr:U12|gra_latch[2] ; statectrl:U14|ramrd_latch  ; ir:U5|instruction[10] ; -0.500       ; 2.443      ; 2.311      ;
; 0.183  ; ir:U5|instruction[10]      ; gr:U12|gra_latch[3] ; ir:U5|instruction[10]      ; ir:U5|instruction[10] ; 0.000        ; 2.443      ; 2.815      ;
; 0.192  ; pc:U7|addr_latch[3]        ; gr:U12|grb_latch[3] ; statectrl:U14|nextn_latch  ; ir:U5|instruction[10] ; 0.000        ; 1.449      ; 1.735      ;
; 0.193  ; statectrl:U14|ramrd_latch  ; gr:U12|grb_latch[0] ; statectrl:U14|ramrd_latch  ; ir:U5|instruction[10] ; -0.500       ; 2.397      ; 2.289      ;
; 0.193  ; statectrl:U14|ramrd_latch  ; gr:U12|grb_latch[2] ; statectrl:U14|ramrd_latch  ; ir:U5|instruction[10] ; 0.000        ; 2.397      ; 2.789      ;
; 0.203  ; statectrl:U14|ramrd_latch  ; gr:U12|grb_latch[3] ; statectrl:U14|ramrd_latch  ; ir:U5|instruction[10] ; -0.500       ; 2.399      ; 2.301      ;
; 0.214  ; ir:U5|instruction[6]       ; gr:U12|grd_latch[6] ; statectrl:U14|enirin_latch ; ir:U5|instruction[10] ; 0.000        ; 1.614      ; 1.922      ;
; 0.224  ; ir:U5|instruction[10]      ; gr:U12|grb_latch[1] ; ir:U5|instruction[10]      ; ir:U5|instruction[10] ; 0.000        ; 2.399      ; 2.812      ;
; 0.224  ; pc:U7|addr_latch[2]        ; gr:U12|gra_latch[2] ; statectrl:U14|nextn_latch  ; ir:U5|instruction[10] ; -0.500       ; 1.658      ; 1.476      ;
; 0.227  ; pc:U7|addr_latch[4]        ; gr:U12|grb_latch[4] ; statectrl:U14|nextn_latch  ; ir:U5|instruction[10] ; 0.000        ; 1.447      ; 1.768      ;
; 0.227  ; pc:U7|addr_latch[4]        ; gr:U12|grd_latch[4] ; statectrl:U14|nextn_latch  ; ir:U5|instruction[10] ; 0.000        ; 1.517      ; 1.838      ;
; 0.228  ; statectrl:U14|ramrd_latch  ; gr:U12|gra_latch[4] ; statectrl:U14|ramrd_latch  ; ir:U5|instruction[10] ; -0.500       ; 2.440      ; 2.367      ;
; 0.234  ; statectrl:U14|ramrd_latch  ; gr:U12|grc_latch[5] ; statectrl:U14|ramrd_latch  ; ir:U5|instruction[10] ; 0.000        ; 2.271      ; 2.704      ;
; 0.243  ; pc:U7|addr_latch[3]        ; gr:U12|grc_latch[3] ; statectrl:U14|nextn_latch  ; ir:U5|instruction[10] ; 0.000        ; 1.443      ; 1.780      ;
; 0.243  ; pc:U7|addr_latch[3]        ; gr:U12|grd_latch[3] ; statectrl:U14|nextn_latch  ; ir:U5|instruction[10] ; 0.000        ; 1.517      ; 1.854      ;
; 0.246  ; pc:U7|addr_latch[7]        ; gr:U12|gra_latch[7] ; statectrl:U14|nextn_latch  ; ir:U5|instruction[10] ; -0.500       ; 1.666      ; 1.506      ;
; 0.247  ; statectrl:U14|ramrd_latch  ; gr:U12|gra_latch[1] ; statectrl:U14|ramrd_latch  ; ir:U5|instruction[10] ; -0.500       ; 2.442      ; 2.388      ;
; 0.250  ; pc:U7|addr_latch[1]        ; gr:U12|gra_latch[1] ; statectrl:U14|nextn_latch  ; ir:U5|instruction[10] ; -0.500       ; 1.657      ; 1.501      ;
; 0.254  ; ir:U5|instruction[10]      ; gr:U12|grb_latch[3] ; ir:U5|instruction[10]      ; ir:U5|instruction[10] ; 0.000        ; 2.399      ; 2.842      ;
; 0.254  ; statectrl:U14|ramrd_latch  ; gr:U12|grc_latch[7] ; statectrl:U14|ramrd_latch  ; ir:U5|instruction[10] ; 0.000        ; 2.271      ; 2.724      ;
; 0.256  ; statectrl:U14|ramrd_latch  ; gr:U12|grb_latch[6] ; statectrl:U14|ramrd_latch  ; ir:U5|instruction[10] ; -0.500       ; 2.397      ; 2.352      ;
; 0.271  ; ir:U5|instruction[10]      ; gr:U12|grb_latch[1] ; ir:U5|instruction[10]      ; ir:U5|instruction[10] ; 0.000        ; 2.234      ; 2.694      ;
; 0.282  ; ir:U5|instruction[7]       ; gr:U12|gra_latch[7] ; statectrl:U14|enirin_latch ; ir:U5|instruction[10] ; -0.500       ; 1.667      ; 1.543      ;
; 0.301  ; ir:U5|instruction[10]      ; gr:U12|grb_latch[3] ; ir:U5|instruction[10]      ; ir:U5|instruction[10] ; 0.000        ; 2.234      ; 2.724      ;
; 0.306  ; statectrl:U14|ramrd_latch  ; gr:U12|grc_latch[1] ; statectrl:U14|ramrd_latch  ; ir:U5|instruction[10] ; 0.000        ; 2.262      ; 2.767      ;
; 0.309  ; statectrl:U14|ramrd_latch  ; gr:U12|grc_latch[0] ; statectrl:U14|ramrd_latch  ; ir:U5|instruction[10] ; -0.500       ; 2.263      ; 2.271      ;
; 0.311  ; pc:U7|addr_latch[0]        ; gr:U12|gra_latch[0] ; statectrl:U14|nextn_latch  ; ir:U5|instruction[10] ; -0.500       ; 1.659      ; 1.564      ;
; 0.313  ; ir:U5|instruction[10]      ; gr:U12|grd_latch[1] ; ir:U5|instruction[10]      ; ir:U5|instruction[10] ; 0.000        ; 2.302      ; 2.804      ;
; 0.315  ; statectrl:U14|regrd2_latch ; gr:U12|grb_latch[1] ; clk_divider:U1|clk_out     ; ir:U5|instruction[10] ; 0.000        ; 1.201      ; 1.620      ;
+--------+----------------------------+---------------------+----------------------------+-----------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'rom_new:U4|monostable_trigger:inst3|pulse'                                                                                                                                                                                                                                                                                                                            ;
+--------+----------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------+-------------------------------------------+-------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                  ; To Node                                                                                                                    ; Launch Clock                              ; Latch Clock                               ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------+-------------------------------------------+-------------------------------------------+--------------+------------+------------+
; -0.024 ; statectrl:U14|ramrd_latch                                                                                                  ; rom_new:U4|rom_new_rom:inst|altsyncram:altsyncram_component|altsyncram_kdr3:auto_generated|ram_block1a0~porta_address_reg0 ; statectrl:U14|ramrd_latch                 ; rom_new:U4|monostable_trigger:inst3|pulse ; 0.000        ; 1.813      ; 2.008      ;
; 0.196  ; pc:U7|addr_latch[0]                                                                                                        ; rom_new:U4|rom_new_rom:inst|altsyncram:altsyncram_component|altsyncram_kdr3:auto_generated|ram_block1a0~porta_address_reg0 ; statectrl:U14|nextn_latch                 ; rom_new:U4|monostable_trigger:inst3|pulse ; 0.000        ; 1.028      ; 1.338      ;
; 0.204  ; pc:U7|addr_latch[2]                                                                                                        ; rom_new:U4|rom_new_rom:inst|altsyncram:altsyncram_component|altsyncram_kdr3:auto_generated|ram_block1a0~porta_address_reg0 ; statectrl:U14|nextn_latch                 ; rom_new:U4|monostable_trigger:inst3|pulse ; 0.000        ; 1.028      ; 1.346      ;
; 0.218  ; pc:U7|addr_latch[1]                                                                                                        ; rom_new:U4|rom_new_rom:inst|altsyncram:altsyncram_component|altsyncram_kdr3:auto_generated|ram_block1a0~porta_address_reg0 ; statectrl:U14|nextn_latch                 ; rom_new:U4|monostable_trigger:inst3|pulse ; 0.000        ; 1.028      ; 1.360      ;
; 0.308  ; pc:U7|addr_latch[7]                                                                                                        ; rom_new:U4|rom_new_rom:inst|altsyncram:altsyncram_component|altsyncram_kdr3:auto_generated|ram_block1a0~porta_address_reg0 ; statectrl:U14|nextn_latch                 ; rom_new:U4|monostable_trigger:inst3|pulse ; 0.000        ; 1.028      ; 1.450      ;
; 0.327  ; pc:U7|addr_latch[5]                                                                                                        ; rom_new:U4|rom_new_rom:inst|altsyncram:altsyncram_component|altsyncram_kdr3:auto_generated|ram_block1a0~porta_address_reg0 ; statectrl:U14|nextn_latch                 ; rom_new:U4|monostable_trigger:inst3|pulse ; 0.000        ; 1.028      ; 1.469      ;
; 0.328  ; pc:U7|addr_latch[6]                                                                                                        ; rom_new:U4|rom_new_rom:inst|altsyncram:altsyncram_component|altsyncram_kdr3:auto_generated|ram_block1a0~porta_address_reg0 ; statectrl:U14|nextn_latch                 ; rom_new:U4|monostable_trigger:inst3|pulse ; 0.000        ; 1.028      ; 1.470      ;
; 0.344  ; ir:U5|instruction[7]                                                                                                       ; rom_new:U4|rom_new_rom:inst|altsyncram:altsyncram_component|altsyncram_kdr3:auto_generated|ram_block1a0~porta_address_reg0 ; statectrl:U14|enirin_latch                ; rom_new:U4|monostable_trigger:inst3|pulse ; 0.000        ; 1.029      ; 1.487      ;
; 0.386  ; ir:U5|instruction[6]                                                                                                       ; rom_new:U4|rom_new_rom:inst|altsyncram:altsyncram_component|altsyncram_kdr3:auto_generated|ram_block1a0~porta_address_reg0 ; statectrl:U14|enirin_latch                ; rom_new:U4|monostable_trigger:inst3|pulse ; 0.000        ; 1.125      ; 1.625      ;
; 0.413  ; pc:U7|addr_latch[4]                                                                                                        ; rom_new:U4|rom_new_rom:inst|altsyncram:altsyncram_component|altsyncram_kdr3:auto_generated|ram_block1a0~porta_address_reg0 ; statectrl:U14|nextn_latch                 ; rom_new:U4|monostable_trigger:inst3|pulse ; 0.000        ; 1.028      ; 1.555      ;
; 0.425  ; pc:U7|addr_latch[3]                                                                                                        ; rom_new:U4|rom_new_rom:inst|altsyncram:altsyncram_component|altsyncram_kdr3:auto_generated|ram_block1a0~porta_address_reg0 ; statectrl:U14|nextn_latch                 ; rom_new:U4|monostable_trigger:inst3|pulse ; 0.000        ; 1.028      ; 1.567      ;
; 0.471  ; ir:U5|instruction[10]                                                                                                      ; rom_new:U4|rom_new_rom:inst|altsyncram:altsyncram_component|altsyncram_kdr3:auto_generated|ram_block1a0~porta_address_reg0 ; ir:U5|instruction[10]                     ; rom_new:U4|monostable_trigger:inst3|pulse ; 0.000        ; 1.813      ; 2.513      ;
; 0.510  ; ir:U5|instruction[4]                                                                                                       ; rom_new:U4|rom_new_rom:inst|altsyncram:altsyncram_component|altsyncram_kdr3:auto_generated|ram_block1a0~porta_address_reg0 ; statectrl:U14|enirin_latch                ; rom_new:U4|monostable_trigger:inst3|pulse ; 0.000        ; 1.029      ; 1.653      ;
; 0.535  ; statectrl:U14|regrd2_latch                                                                                                 ; rom_new:U4|rom_new_rom:inst|altsyncram:altsyncram_component|altsyncram_kdr3:auto_generated|ram_block1a0~porta_address_reg0 ; clk_divider:U1|clk_out                    ; rom_new:U4|monostable_trigger:inst3|pulse ; 0.000        ; 0.780      ; 1.439      ;
; 0.547  ; statectrl:U14|regrd1_latch                                                                                                 ; rom_new:U4|rom_new_rom:inst|altsyncram:altsyncram_component|altsyncram_kdr3:auto_generated|ram_block1a0~porta_address_reg0 ; clk_divider:U1|clk_out                    ; rom_new:U4|monostable_trigger:inst3|pulse ; 0.000        ; 0.780      ; 1.451      ;
; 0.596  ; statectrl:U14|dbfbout_latch                                                                                                ; rom_new:U4|rom_new_rom:inst|altsyncram:altsyncram_component|altsyncram_kdr3:auto_generated|ram_block1a0~porta_address_reg0 ; clk_divider:U1|clk_out                    ; rom_new:U4|monostable_trigger:inst3|pulse ; 0.000        ; 0.783      ; 1.503      ;
; 0.637  ; ir:U5|instruction[9]                                                                                                       ; rom_new:U4|rom_new_rom:inst|altsyncram:altsyncram_component|altsyncram_kdr3:auto_generated|ram_block1a0~porta_address_reg0 ; statectrl:U14|enirin_latch                ; rom_new:U4|monostable_trigger:inst3|pulse ; 0.000        ; 1.011      ; 1.762      ;
; 0.645  ; statectrl:U14|dbfaout_latch                                                                                                ; rom_new:U4|rom_new_rom:inst|altsyncram:altsyncram_component|altsyncram_kdr3:auto_generated|ram_block1a0~porta_address_reg0 ; clk_divider:U1|clk_out                    ; rom_new:U4|monostable_trigger:inst3|pulse ; 0.000        ; 0.780      ; 1.549      ;
; 0.660  ; statectrl:U14|enrom_latch                                                                                                  ; rom_new:U4|rom_new_rom:inst|altsyncram:altsyncram_component|altsyncram_kdr3:auto_generated|ram_block1a0~porta_address_reg0 ; clk_divider:U1|clk_out                    ; rom_new:U4|monostable_trigger:inst3|pulse ; 0.000        ; 0.858      ; 1.642      ;
; 0.688  ; ir:U5|instruction[2]                                                                                                       ; rom_new:U4|rom_new_rom:inst|altsyncram:altsyncram_component|altsyncram_kdr3:auto_generated|ram_block1a0~porta_address_reg0 ; statectrl:U14|enirin_latch                ; rom_new:U4|monostable_trigger:inst3|pulse ; 0.000        ; 0.997      ; 1.799      ;
; 0.707  ; ir:U5|instruction[5]                                                                                                       ; rom_new:U4|rom_new_rom:inst|altsyncram:altsyncram_component|altsyncram_kdr3:auto_generated|ram_block1a0~porta_address_reg0 ; statectrl:U14|enirin_latch                ; rom_new:U4|monostable_trigger:inst3|pulse ; 0.000        ; 1.029      ; 1.850      ;
; 0.724  ; ir:U5|instruction[1]                                                                                                       ; rom_new:U4|rom_new_rom:inst|altsyncram:altsyncram_component|altsyncram_kdr3:auto_generated|ram_block1a0~porta_address_reg0 ; statectrl:U14|enirin_latch                ; rom_new:U4|monostable_trigger:inst3|pulse ; 0.000        ; 0.997      ; 1.835      ;
; 0.732  ; statectrl:U14|enpcout_latch                                                                                                ; rom_new:U4|rom_new_rom:inst|altsyncram:altsyncram_component|altsyncram_kdr3:auto_generated|ram_block1a0~porta_address_reg0 ; clk_divider:U1|clk_out                    ; rom_new:U4|monostable_trigger:inst3|pulse ; 0.000        ; 0.781      ; 1.637      ;
; 0.734  ; statectrl:U14|ramrd_latch                                                                                                  ; rom_new:U4|rom_new_rom:inst|altsyncram:altsyncram_component|altsyncram_kdr3:auto_generated|ram_block1a0~porta_address_reg0 ; statectrl:U14|ramrd_latch                 ; rom_new:U4|monostable_trigger:inst3|pulse ; -0.500       ; 1.813      ; 2.266      ;
; 0.761  ; ir:U5|instruction[3]                                                                                                       ; rom_new:U4|rom_new_rom:inst|altsyncram:altsyncram_component|altsyncram_kdr3:auto_generated|ram_block1a0~porta_address_reg0 ; statectrl:U14|enirin_latch                ; rom_new:U4|monostable_trigger:inst3|pulse ; 0.000        ; 0.997      ; 1.872      ;
; 0.762  ; ir:U5|instruction[0]                                                                                                       ; rom_new:U4|rom_new_rom:inst|altsyncram:altsyncram_component|altsyncram_kdr3:auto_generated|ram_block1a0~porta_address_reg0 ; statectrl:U14|enirin_latch                ; rom_new:U4|monostable_trigger:inst3|pulse ; 0.000        ; 0.997      ; 1.873      ;
; 0.795  ; ram_new:U3|ram_new_ram:inst|altsyncram:altsyncram_component|altsyncram_2kn3:auto_generated|q_a[0]                          ; rom_new:U4|rom_new_rom:inst|altsyncram:altsyncram_component|altsyncram_kdr3:auto_generated|ram_block1a0~porta_address_reg0 ; statectrl:U14|ramrd_latch                 ; rom_new:U4|monostable_trigger:inst3|pulse ; 0.000        ; 0.937      ; 1.846      ;
; 0.838  ; ram_new:U3|ram_new_ram:inst|altsyncram:altsyncram_component|altsyncram_2kn3:auto_generated|q_a[7]                          ; rom_new:U4|rom_new_rom:inst|altsyncram:altsyncram_component|altsyncram_kdr3:auto_generated|ram_block1a0~porta_address_reg0 ; statectrl:U14|ramrd_latch                 ; rom_new:U4|monostable_trigger:inst3|pulse ; 0.000        ; 0.937      ; 1.889      ;
; 0.846  ; ram_new:U3|ram_new_ram:inst|altsyncram:altsyncram_component|altsyncram_2kn3:auto_generated|q_a[2]                          ; rom_new:U4|rom_new_rom:inst|altsyncram:altsyncram_component|altsyncram_kdr3:auto_generated|ram_block1a0~porta_address_reg0 ; statectrl:U14|ramrd_latch                 ; rom_new:U4|monostable_trigger:inst3|pulse ; 0.000        ; 0.937      ; 1.897      ;
; 0.856  ; ram_new:U3|ram_new_ram:inst|altsyncram:altsyncram_component|altsyncram_2kn3:auto_generated|q_a[6]                          ; rom_new:U4|rom_new_rom:inst|altsyncram:altsyncram_component|altsyncram_kdr3:auto_generated|ram_block1a0~porta_address_reg0 ; statectrl:U14|ramrd_latch                 ; rom_new:U4|monostable_trigger:inst3|pulse ; 0.000        ; 0.937      ; 1.907      ;
; 0.905  ; ir:U5|instruction[8]                                                                                                       ; rom_new:U4|rom_new_rom:inst|altsyncram:altsyncram_component|altsyncram_kdr3:auto_generated|ram_block1a0~porta_address_reg0 ; statectrl:U14|enirin_latch                ; rom_new:U4|monostable_trigger:inst3|pulse ; 0.000        ; 1.011      ; 2.030      ;
; 0.955  ; ram_new:U3|ram_new_ram:inst|altsyncram:altsyncram_component|altsyncram_2kn3:auto_generated|q_a[5]                          ; rom_new:U4|rom_new_rom:inst|altsyncram:altsyncram_component|altsyncram_kdr3:auto_generated|ram_block1a0~porta_address_reg0 ; statectrl:U14|ramrd_latch                 ; rom_new:U4|monostable_trigger:inst3|pulse ; 0.000        ; 0.937      ; 2.006      ;
; 1.049  ; rom_new:U4|rom_new_rom:inst|altsyncram:altsyncram_component|altsyncram_kdr3:auto_generated|ram_block1a0~porta_address_reg0 ; rom_new:U4|rom_new_rom:inst|altsyncram:altsyncram_component|altsyncram_kdr3:auto_generated|q_a[7]                          ; rom_new:U4|monostable_trigger:inst3|pulse ; rom_new:U4|monostable_trigger:inst3|pulse ; 0.000        ; 0.012      ; 1.151      ;
; 1.049  ; rom_new:U4|rom_new_rom:inst|altsyncram:altsyncram_component|altsyncram_kdr3:auto_generated|ram_block1a0~porta_address_reg0 ; rom_new:U4|rom_new_rom:inst|altsyncram:altsyncram_component|altsyncram_kdr3:auto_generated|q_a[6]                          ; rom_new:U4|monostable_trigger:inst3|pulse ; rom_new:U4|monostable_trigger:inst3|pulse ; 0.000        ; 0.012      ; 1.151      ;
; 1.049  ; rom_new:U4|rom_new_rom:inst|altsyncram:altsyncram_component|altsyncram_kdr3:auto_generated|ram_block1a0~porta_address_reg0 ; rom_new:U4|rom_new_rom:inst|altsyncram:altsyncram_component|altsyncram_kdr3:auto_generated|q_a[5]                          ; rom_new:U4|monostable_trigger:inst3|pulse ; rom_new:U4|monostable_trigger:inst3|pulse ; 0.000        ; 0.012      ; 1.151      ;
; 1.049  ; rom_new:U4|rom_new_rom:inst|altsyncram:altsyncram_component|altsyncram_kdr3:auto_generated|ram_block1a0~porta_address_reg0 ; rom_new:U4|rom_new_rom:inst|altsyncram:altsyncram_component|altsyncram_kdr3:auto_generated|q_a[4]                          ; rom_new:U4|monostable_trigger:inst3|pulse ; rom_new:U4|monostable_trigger:inst3|pulse ; 0.000        ; 0.012      ; 1.151      ;
; 1.049  ; rom_new:U4|rom_new_rom:inst|altsyncram:altsyncram_component|altsyncram_kdr3:auto_generated|ram_block1a0~porta_address_reg0 ; rom_new:U4|rom_new_rom:inst|altsyncram:altsyncram_component|altsyncram_kdr3:auto_generated|q_a[3]                          ; rom_new:U4|monostable_trigger:inst3|pulse ; rom_new:U4|monostable_trigger:inst3|pulse ; 0.000        ; 0.012      ; 1.151      ;
; 1.049  ; rom_new:U4|rom_new_rom:inst|altsyncram:altsyncram_component|altsyncram_kdr3:auto_generated|ram_block1a0~porta_address_reg0 ; rom_new:U4|rom_new_rom:inst|altsyncram:altsyncram_component|altsyncram_kdr3:auto_generated|q_a[2]                          ; rom_new:U4|monostable_trigger:inst3|pulse ; rom_new:U4|monostable_trigger:inst3|pulse ; 0.000        ; 0.012      ; 1.151      ;
; 1.049  ; rom_new:U4|rom_new_rom:inst|altsyncram:altsyncram_component|altsyncram_kdr3:auto_generated|ram_block1a0~porta_address_reg0 ; rom_new:U4|rom_new_rom:inst|altsyncram:altsyncram_component|altsyncram_kdr3:auto_generated|q_a[1]                          ; rom_new:U4|monostable_trigger:inst3|pulse ; rom_new:U4|monostable_trigger:inst3|pulse ; 0.000        ; 0.012      ; 1.151      ;
; 1.049  ; rom_new:U4|rom_new_rom:inst|altsyncram:altsyncram_component|altsyncram_kdr3:auto_generated|ram_block1a0~porta_address_reg0 ; rom_new:U4|rom_new_rom:inst|altsyncram:altsyncram_component|altsyncram_kdr3:auto_generated|q_a[0]                          ; rom_new:U4|monostable_trigger:inst3|pulse ; rom_new:U4|monostable_trigger:inst3|pulse ; 0.000        ; 0.012      ; 1.151      ;
; 1.089  ; ir:U5|instruction[10]                                                                                                      ; rom_new:U4|rom_new_rom:inst|altsyncram:altsyncram_component|altsyncram_kdr3:auto_generated|ram_block1a0~porta_address_reg0 ; ir:U5|instruction[10]                     ; rom_new:U4|monostable_trigger:inst3|pulse ; -0.500       ; 1.813      ; 2.631      ;
; 1.097  ; ram_new:U3|ram_new_ram:inst|altsyncram:altsyncram_component|altsyncram_2kn3:auto_generated|q_a[1]                          ; rom_new:U4|rom_new_rom:inst|altsyncram:altsyncram_component|altsyncram_kdr3:auto_generated|ram_block1a0~porta_address_reg0 ; statectrl:U14|ramrd_latch                 ; rom_new:U4|monostable_trigger:inst3|pulse ; 0.000        ; 0.937      ; 2.148      ;
; 1.123  ; ram_new:U3|ram_new_ram:inst|altsyncram:altsyncram_component|altsyncram_2kn3:auto_generated|q_a[4]                          ; rom_new:U4|rom_new_rom:inst|altsyncram:altsyncram_component|altsyncram_kdr3:auto_generated|ram_block1a0~porta_address_reg0 ; statectrl:U14|ramrd_latch                 ; rom_new:U4|monostable_trigger:inst3|pulse ; 0.000        ; 0.937      ; 2.174      ;
; 1.337  ; gr:U12|grb_latch[3]                                                                                                        ; rom_new:U4|rom_new_rom:inst|altsyncram:altsyncram_component|altsyncram_kdr3:auto_generated|ram_block1a0~porta_address_reg0 ; ir:U5|instruction[10]                     ; rom_new:U4|monostable_trigger:inst3|pulse ; 0.000        ; -0.301     ; 1.160      ;
; 1.362  ; gr:U12|grb_latch[1]                                                                                                        ; rom_new:U4|rom_new_rom:inst|altsyncram:altsyncram_component|altsyncram_kdr3:auto_generated|ram_block1a0~porta_address_reg0 ; ir:U5|instruction[10]                     ; rom_new:U4|monostable_trigger:inst3|pulse ; 0.000        ; -0.301     ; 1.185      ;
; 1.373  ; rom_new:U4|rom_new_rom:inst|altsyncram:altsyncram_component|altsyncram_kdr3:auto_generated|q_a[1]                          ; rom_new:U4|rom_new_rom:inst|altsyncram:altsyncram_component|altsyncram_kdr3:auto_generated|ram_block1a0~porta_address_reg0 ; rom_new:U4|monostable_trigger:inst3|pulse ; rom_new:U4|monostable_trigger:inst3|pulse ; 0.000        ; 0.047      ; 1.524      ;
; 1.417  ; dbufferb:U10|data_latch[4]                                                                                                 ; rom_new:U4|rom_new_rom:inst|altsyncram:altsyncram_component|altsyncram_kdr3:auto_generated|ram_block1a0~porta_address_reg0 ; statectrl:U14|enalu_latch                 ; rom_new:U4|monostable_trigger:inst3|pulse ; -0.500       ; 0.007      ; 1.048      ;
; 1.430  ; gr:U12|grc_latch[4]                                                                                                        ; rom_new:U4|rom_new_rom:inst|altsyncram:altsyncram_component|altsyncram_kdr3:auto_generated|ram_block1a0~porta_address_reg0 ; ir:U5|instruction[10]                     ; rom_new:U4|monostable_trigger:inst3|pulse ; 0.000        ; -0.307     ; 1.247      ;
; 1.458  ; dbufferb:U10|data_latch[4]                                                                                                 ; rom_new:U4|rom_new_rom:inst|altsyncram:altsyncram_component|altsyncram_kdr3:auto_generated|ram_block1a0~porta_address_reg0 ; statectrl:U14|dbfbin_latch                ; rom_new:U4|monostable_trigger:inst3|pulse ; -0.500       ; -0.034     ; 1.048      ;
; 1.468  ; gr:U12|grb_latch[7]                                                                                                        ; rom_new:U4|rom_new_rom:inst|altsyncram:altsyncram_component|altsyncram_kdr3:auto_generated|ram_block1a0~porta_address_reg0 ; ir:U5|instruction[10]                     ; rom_new:U4|monostable_trigger:inst3|pulse ; 0.000        ; -0.309     ; 1.283      ;
; 1.470  ; dbufferb:U10|data_latch[5]                                                                                                 ; rom_new:U4|rom_new_rom:inst|altsyncram:altsyncram_component|altsyncram_kdr3:auto_generated|ram_block1a0~porta_address_reg0 ; statectrl:U14|enalu_latch                 ; rom_new:U4|monostable_trigger:inst3|pulse ; -0.500       ; -0.002     ; 1.092      ;
; 1.472  ; rom_new:U4|rom_new_rom:inst|altsyncram:altsyncram_component|altsyncram_kdr3:auto_generated|q_a[3]                          ; rom_new:U4|rom_new_rom:inst|altsyncram:altsyncram_component|altsyncram_kdr3:auto_generated|ram_block1a0~porta_address_reg0 ; rom_new:U4|monostable_trigger:inst3|pulse ; rom_new:U4|monostable_trigger:inst3|pulse ; 0.000        ; 0.047      ; 1.623      ;
; 1.480  ; gr:U12|grb_latch[5]                                                                                                        ; rom_new:U4|rom_new_rom:inst|altsyncram:altsyncram_component|altsyncram_kdr3:auto_generated|ram_block1a0~porta_address_reg0 ; ir:U5|instruction[10]                     ; rom_new:U4|monostable_trigger:inst3|pulse ; 0.000        ; -0.309     ; 1.295      ;
; 1.481  ; gr:U12|grc_latch[6]                                                                                                        ; rom_new:U4|rom_new_rom:inst|altsyncram:altsyncram_component|altsyncram_kdr3:auto_generated|ram_block1a0~porta_address_reg0 ; ir:U5|instruction[10]                     ; rom_new:U4|monostable_trigger:inst3|pulse ; 0.000        ; -0.310     ; 1.295      ;
; 1.511  ; dbufferb:U10|data_latch[5]                                                                                                 ; rom_new:U4|rom_new_rom:inst|altsyncram:altsyncram_component|altsyncram_kdr3:auto_generated|ram_block1a0~porta_address_reg0 ; statectrl:U14|dbfbin_latch                ; rom_new:U4|monostable_trigger:inst3|pulse ; -0.500       ; -0.043     ; 1.092      ;
; 1.533  ; gr:U12|grd_latch[3]                                                                                                        ; rom_new:U4|rom_new_rom:inst|altsyncram:altsyncram_component|altsyncram_kdr3:auto_generated|ram_block1a0~porta_address_reg0 ; ir:U5|instruction[10]                     ; rom_new:U4|monostable_trigger:inst3|pulse ; 0.000        ; -0.331     ; 1.326      ;
; 1.548  ; dbufferb:U10|data_latch[7]                                                                                                 ; rom_new:U4|rom_new_rom:inst|altsyncram:altsyncram_component|altsyncram_kdr3:auto_generated|ram_block1a0~porta_address_reg0 ; statectrl:U14|enalu_latch                 ; rom_new:U4|monostable_trigger:inst3|pulse ; -0.500       ; -0.002     ; 1.170      ;
; 1.548  ; ram_new:U3|ram_new_ram:inst|altsyncram:altsyncram_component|altsyncram_2kn3:auto_generated|q_a[3]                          ; rom_new:U4|rom_new_rom:inst|altsyncram:altsyncram_component|altsyncram_kdr3:auto_generated|ram_block1a0~porta_address_reg0 ; statectrl:U14|ramrd_latch                 ; rom_new:U4|monostable_trigger:inst3|pulse ; 0.000        ; 0.937      ; 2.599      ;
; 1.576  ; dbufferb:U10|data_latch[6]                                                                                                 ; rom_new:U4|rom_new_rom:inst|altsyncram:altsyncram_component|altsyncram_kdr3:auto_generated|ram_block1a0~porta_address_reg0 ; statectrl:U14|enalu_latch                 ; rom_new:U4|monostable_trigger:inst3|pulse ; -0.500       ; -0.107     ; 1.093      ;
; 1.586  ; dbufferb:U10|data_latch[1]                                                                                                 ; rom_new:U4|rom_new_rom:inst|altsyncram:altsyncram_component|altsyncram_kdr3:auto_generated|ram_block1a0~porta_address_reg0 ; statectrl:U14|enalu_latch                 ; rom_new:U4|monostable_trigger:inst3|pulse ; -0.500       ; 0.000      ; 1.210      ;
; 1.589  ; dbufferb:U10|data_latch[7]                                                                                                 ; rom_new:U4|rom_new_rom:inst|altsyncram:altsyncram_component|altsyncram_kdr3:auto_generated|ram_block1a0~porta_address_reg0 ; statectrl:U14|dbfbin_latch                ; rom_new:U4|monostable_trigger:inst3|pulse ; -0.500       ; -0.043     ; 1.170      ;
; 1.592  ; rom_new:U4|rom_new_rom:inst|altsyncram:altsyncram_component|altsyncram_kdr3:auto_generated|q_a[0]                          ; rom_new:U4|rom_new_rom:inst|altsyncram:altsyncram_component|altsyncram_kdr3:auto_generated|ram_block1a0~porta_address_reg0 ; rom_new:U4|monostable_trigger:inst3|pulse ; rom_new:U4|monostable_trigger:inst3|pulse ; 0.000        ; 0.047      ; 1.743      ;
; 1.617  ; dbufferb:U10|data_latch[6]                                                                                                 ; rom_new:U4|rom_new_rom:inst|altsyncram:altsyncram_component|altsyncram_kdr3:auto_generated|ram_block1a0~porta_address_reg0 ; statectrl:U14|dbfbin_latch                ; rom_new:U4|monostable_trigger:inst3|pulse ; -0.500       ; -0.148     ; 1.093      ;
; 1.627  ; dbufferb:U10|data_latch[1]                                                                                                 ; rom_new:U4|rom_new_rom:inst|altsyncram:altsyncram_component|altsyncram_kdr3:auto_generated|ram_block1a0~porta_address_reg0 ; statectrl:U14|dbfbin_latch                ; rom_new:U4|monostable_trigger:inst3|pulse ; -0.500       ; -0.041     ; 1.210      ;
; 1.650  ; gr:U12|grd_latch[7]                                                                                                        ; rom_new:U4|rom_new_rom:inst|altsyncram:altsyncram_component|altsyncram_kdr3:auto_generated|ram_block1a0~porta_address_reg0 ; ir:U5|instruction[10]                     ; rom_new:U4|monostable_trigger:inst3|pulse ; 0.000        ; -0.340     ; 1.434      ;
; 1.661  ; gr:U12|grd_latch[5]                                                                                                        ; rom_new:U4|rom_new_rom:inst|altsyncram:altsyncram_component|altsyncram_kdr3:auto_generated|ram_block1a0~porta_address_reg0 ; ir:U5|instruction[10]                     ; rom_new:U4|monostable_trigger:inst3|pulse ; 0.000        ; -0.340     ; 1.445      ;
; 1.681  ; rom_new:U4|rom_new_rom:inst|altsyncram:altsyncram_component|altsyncram_kdr3:auto_generated|q_a[2]                          ; rom_new:U4|rom_new_rom:inst|altsyncram:altsyncram_component|altsyncram_kdr3:auto_generated|ram_block1a0~porta_address_reg0 ; rom_new:U4|monostable_trigger:inst3|pulse ; rom_new:U4|monostable_trigger:inst3|pulse ; 0.000        ; 0.047      ; 1.832      ;
; 1.705  ; gr:U12|grb_latch[0]                                                                                                        ; rom_new:U4|rom_new_rom:inst|altsyncram:altsyncram_component|altsyncram_kdr3:auto_generated|ram_block1a0~porta_address_reg0 ; ir:U5|instruction[10]                     ; rom_new:U4|monostable_trigger:inst3|pulse ; 0.000        ; -0.300     ; 1.529      ;
; 1.712  ; gr:U12|grd_latch[1]                                                                                                        ; rom_new:U4|rom_new_rom:inst|altsyncram:altsyncram_component|altsyncram_kdr3:auto_generated|ram_block1a0~porta_address_reg0 ; ir:U5|instruction[10]                     ; rom_new:U4|monostable_trigger:inst3|pulse ; 0.000        ; -0.331     ; 1.505      ;
; 1.737  ; gr:U12|grc_latch[3]                                                                                                        ; rom_new:U4|rom_new_rom:inst|altsyncram:altsyncram_component|altsyncram_kdr3:auto_generated|ram_block1a0~porta_address_reg0 ; ir:U5|instruction[10]                     ; rom_new:U4|monostable_trigger:inst3|pulse ; 0.000        ; -0.309     ; 1.552      ;
; 1.762  ; gr:U12|grc_latch[1]                                                                                                        ; rom_new:U4|rom_new_rom:inst|altsyncram:altsyncram_component|altsyncram_kdr3:auto_generated|ram_block1a0~porta_address_reg0 ; ir:U5|instruction[10]                     ; rom_new:U4|monostable_trigger:inst3|pulse ; 0.000        ; -0.308     ; 1.578      ;
; 1.763  ; dbufferb:U10|data_latch[0]                                                                                                 ; rom_new:U4|rom_new_rom:inst|altsyncram:altsyncram_component|altsyncram_kdr3:auto_generated|ram_block1a0~porta_address_reg0 ; statectrl:U14|enalu_latch                 ; rom_new:U4|monostable_trigger:inst3|pulse ; -0.500       ; 0.000      ; 1.387      ;
; 1.764  ; gr:U12|grb_latch[2]                                                                                                        ; rom_new:U4|rom_new_rom:inst|altsyncram:altsyncram_component|altsyncram_kdr3:auto_generated|ram_block1a0~porta_address_reg0 ; ir:U5|instruction[10]                     ; rom_new:U4|monostable_trigger:inst3|pulse ; 0.000        ; -0.300     ; 1.588      ;
; 1.781  ; gr:U12|grc_latch[2]                                                                                                        ; rom_new:U4|rom_new_rom:inst|altsyncram:altsyncram_component|altsyncram_kdr3:auto_generated|ram_block1a0~porta_address_reg0 ; ir:U5|instruction[10]                     ; rom_new:U4|monostable_trigger:inst3|pulse ; 0.000        ; -0.309     ; 1.596      ;
; 1.798  ; dbufferb:U10|data_latch[3]                                                                                                 ; rom_new:U4|rom_new_rom:inst|altsyncram:altsyncram_component|altsyncram_kdr3:auto_generated|ram_block1a0~porta_address_reg0 ; statectrl:U14|enalu_latch                 ; rom_new:U4|monostable_trigger:inst3|pulse ; -0.500       ; 0.000      ; 1.422      ;
; 1.799  ; rom_new:U4|rom_new_rom:inst|altsyncram:altsyncram_component|altsyncram_kdr3:auto_generated|q_a[7]                          ; rom_new:U4|rom_new_rom:inst|altsyncram:altsyncram_component|altsyncram_kdr3:auto_generated|ram_block1a0~porta_address_reg0 ; rom_new:U4|monostable_trigger:inst3|pulse ; rom_new:U4|monostable_trigger:inst3|pulse ; 0.000        ; 0.047      ; 1.950      ;
; 1.801  ; rom_new:U4|rom_new_rom:inst|altsyncram:altsyncram_component|altsyncram_kdr3:auto_generated|q_a[5]                          ; rom_new:U4|rom_new_rom:inst|altsyncram:altsyncram_component|altsyncram_kdr3:auto_generated|ram_block1a0~porta_address_reg0 ; rom_new:U4|monostable_trigger:inst3|pulse ; rom_new:U4|monostable_trigger:inst3|pulse ; 0.000        ; 0.047      ; 1.952      ;
; 1.804  ; dbufferb:U10|data_latch[0]                                                                                                 ; rom_new:U4|rom_new_rom:inst|altsyncram:altsyncram_component|altsyncram_kdr3:auto_generated|ram_block1a0~porta_address_reg0 ; statectrl:U14|dbfbin_latch                ; rom_new:U4|monostable_trigger:inst3|pulse ; -0.500       ; -0.041     ; 1.387      ;
; 1.808  ; gr:U12|grc_latch[7]                                                                                                        ; rom_new:U4|rom_new_rom:inst|altsyncram:altsyncram_component|altsyncram_kdr3:auto_generated|ram_block1a0~porta_address_reg0 ; ir:U5|instruction[10]                     ; rom_new:U4|monostable_trigger:inst3|pulse ; 0.000        ; -0.317     ; 1.615      ;
; 1.812  ; gr:U12|grb_latch[4]                                                                                                        ; rom_new:U4|rom_new_rom:inst|altsyncram:altsyncram_component|altsyncram_kdr3:auto_generated|ram_block1a0~porta_address_reg0 ; ir:U5|instruction[10]                     ; rom_new:U4|monostable_trigger:inst3|pulse ; 0.000        ; -0.300     ; 1.636      ;
; 1.836  ; gr:U12|grd_latch[4]                                                                                                        ; rom_new:U4|rom_new_rom:inst|altsyncram:altsyncram_component|altsyncram_kdr3:auto_generated|ram_block1a0~porta_address_reg0 ; ir:U5|instruction[10]                     ; rom_new:U4|monostable_trigger:inst3|pulse ; 0.000        ; -0.331     ; 1.629      ;
; 1.839  ; dbufferb:U10|data_latch[3]                                                                                                 ; rom_new:U4|rom_new_rom:inst|altsyncram:altsyncram_component|altsyncram_kdr3:auto_generated|ram_block1a0~porta_address_reg0 ; statectrl:U14|dbfbin_latch                ; rom_new:U4|monostable_trigger:inst3|pulse ; -0.500       ; -0.041     ; 1.422      ;
; 1.852  ; gr:U12|grb_latch[6]                                                                                                        ; rom_new:U4|rom_new_rom:inst|altsyncram:altsyncram_component|altsyncram_kdr3:auto_generated|ram_block1a0~porta_address_reg0 ; ir:U5|instruction[10]                     ; rom_new:U4|monostable_trigger:inst3|pulse ; 0.000        ; -0.300     ; 1.676      ;
; 1.855  ; gr:U12|grc_latch[5]                                                                                                        ; rom_new:U4|rom_new_rom:inst|altsyncram:altsyncram_component|altsyncram_kdr3:auto_generated|ram_block1a0~porta_address_reg0 ; ir:U5|instruction[10]                     ; rom_new:U4|monostable_trigger:inst3|pulse ; 0.000        ; -0.317     ; 1.662      ;
; 1.856  ; rom_new:U4|rom_new_rom:inst|altsyncram:altsyncram_component|altsyncram_kdr3:auto_generated|q_a[6]                          ; rom_new:U4|rom_new_rom:inst|altsyncram:altsyncram_component|altsyncram_kdr3:auto_generated|ram_block1a0~porta_address_reg0 ; rom_new:U4|monostable_trigger:inst3|pulse ; rom_new:U4|monostable_trigger:inst3|pulse ; 0.000        ; 0.047      ; 2.007      ;
; 1.870  ; gr:U12|grd_latch[0]                                                                                                        ; rom_new:U4|rom_new_rom:inst|altsyncram:altsyncram_component|altsyncram_kdr3:auto_generated|ram_block1a0~porta_address_reg0 ; ir:U5|instruction[10]                     ; rom_new:U4|monostable_trigger:inst3|pulse ; 0.000        ; -0.331     ; 1.663      ;
; 1.875  ; gr:U12|grd_latch[6]                                                                                                        ; rom_new:U4|rom_new_rom:inst|altsyncram:altsyncram_component|altsyncram_kdr3:auto_generated|ram_block1a0~porta_address_reg0 ; ir:U5|instruction[10]                     ; rom_new:U4|monostable_trigger:inst3|pulse ; 0.000        ; -0.331     ; 1.668      ;
; 1.901  ; gr:U12|grc_latch[0]                                                                                                        ; rom_new:U4|rom_new_rom:inst|altsyncram:altsyncram_component|altsyncram_kdr3:auto_generated|ram_block1a0~porta_address_reg0 ; ir:U5|instruction[10]                     ; rom_new:U4|monostable_trigger:inst3|pulse ; 0.000        ; -0.309     ; 1.716      ;
; 1.928  ; gr:U12|grd_latch[2]                                                                                                        ; rom_new:U4|rom_new_rom:inst|altsyncram:altsyncram_component|altsyncram_kdr3:auto_generated|ram_block1a0~porta_address_reg0 ; ir:U5|instruction[10]                     ; rom_new:U4|monostable_trigger:inst3|pulse ; 0.000        ; -0.331     ; 1.721      ;
; 1.949  ; gr:U12|grc_latch[4]                                                                                                        ; rom_new:U4|rom_new_rom:inst|altsyncram:altsyncram_component|altsyncram_kdr3:auto_generated|ram_block1a0~porta_address_reg0 ; ir:U5|instruction[10]                     ; rom_new:U4|monostable_trigger:inst3|pulse ; -0.500       ; -0.326     ; 1.247      ;
; 1.949  ; rom_new:U4|rom_new_rom:inst|altsyncram:altsyncram_component|altsyncram_kdr3:auto_generated|q_a[4]                          ; rom_new:U4|rom_new_rom:inst|altsyncram:altsyncram_component|altsyncram_kdr3:auto_generated|ram_block1a0~porta_address_reg0 ; rom_new:U4|monostable_trigger:inst3|pulse ; rom_new:U4|monostable_trigger:inst3|pulse ; 0.000        ; 0.047      ; 2.100      ;
; 1.972  ; dbufferb:U10|data_latch[2]                                                                                                 ; rom_new:U4|rom_new_rom:inst|altsyncram:altsyncram_component|altsyncram_kdr3:auto_generated|ram_block1a0~porta_address_reg0 ; statectrl:U14|enalu_latch                 ; rom_new:U4|monostable_trigger:inst3|pulse ; -0.500       ; -0.115     ; 1.481      ;
; 2.000  ; gr:U12|grc_latch[6]                                                                                                        ; rom_new:U4|rom_new_rom:inst|altsyncram:altsyncram_component|altsyncram_kdr3:auto_generated|ram_block1a0~porta_address_reg0 ; ir:U5|instruction[10]                     ; rom_new:U4|monostable_trigger:inst3|pulse ; -0.500       ; -0.329     ; 1.295      ;
; 2.002  ; gr:U12|grb_latch[3]                                                                                                        ; rom_new:U4|rom_new_rom:inst|altsyncram:altsyncram_component|altsyncram_kdr3:auto_generated|ram_block1a0~porta_address_reg0 ; ir:U5|instruction[10]                     ; rom_new:U4|monostable_trigger:inst3|pulse ; -0.500       ; -0.466     ; 1.160      ;
; 2.013  ; dbufferb:U10|data_latch[2]                                                                                                 ; rom_new:U4|rom_new_rom:inst|altsyncram:altsyncram_component|altsyncram_kdr3:auto_generated|ram_block1a0~porta_address_reg0 ; statectrl:U14|dbfbin_latch                ; rom_new:U4|monostable_trigger:inst3|pulse ; -0.500       ; -0.156     ; 1.481      ;
; 2.027  ; gr:U12|grb_latch[1]                                                                                                        ; rom_new:U4|rom_new_rom:inst|altsyncram:altsyncram_component|altsyncram_kdr3:auto_generated|ram_block1a0~porta_address_reg0 ; ir:U5|instruction[10]                     ; rom_new:U4|monostable_trigger:inst3|pulse ; -0.500       ; -0.466     ; 1.185      ;
; 2.133  ; gr:U12|grb_latch[7]                                                                                                        ; rom_new:U4|rom_new_rom:inst|altsyncram:altsyncram_component|altsyncram_kdr3:auto_generated|ram_block1a0~porta_address_reg0 ; ir:U5|instruction[10]                     ; rom_new:U4|monostable_trigger:inst3|pulse ; -0.500       ; -0.474     ; 1.283      ;
; 2.145  ; gr:U12|grb_latch[5]                                                                                                        ; rom_new:U4|rom_new_rom:inst|altsyncram:altsyncram_component|altsyncram_kdr3:auto_generated|ram_block1a0~porta_address_reg0 ; ir:U5|instruction[10]                     ; rom_new:U4|monostable_trigger:inst3|pulse ; -0.500       ; -0.474     ; 1.295      ;
; 2.213  ; gr:U12|gra_latch[6]                                                                                                        ; rom_new:U4|rom_new_rom:inst|altsyncram:altsyncram_component|altsyncram_kdr3:auto_generated|ram_block1a0~porta_address_reg0 ; ir:U5|instruction[10]                     ; rom_new:U4|monostable_trigger:inst3|pulse ; -0.500       ; -0.436     ; 1.401      ;
; 2.249  ; gr:U12|gra_latch[4]                                                                                                        ; rom_new:U4|rom_new_rom:inst|altsyncram:altsyncram_component|altsyncram_kdr3:auto_generated|ram_block1a0~porta_address_reg0 ; ir:U5|instruction[10]                     ; rom_new:U4|monostable_trigger:inst3|pulse ; -0.500       ; -0.433     ; 1.440      ;
+--------+----------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------+-------------------------------------------+-------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'statectrl:U14|dbfbin_latch'                                                                                                                                                                                    ;
+--------+---------------------------------------------------------------------------------------------------+----------------------------+----------------------------+----------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                         ; To Node                    ; Launch Clock               ; Latch Clock                ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------------------------------------------------------------+----------------------------+----------------------------+----------------------------+--------------+------------+------------+
; -0.016 ; statectrl:U14|ramrd_latch                                                                         ; dbufferb:U10|data_latch[6] ; statectrl:U14|ramrd_latch  ; statectrl:U14|dbfbin_latch ; 0.000        ; 2.044      ; 2.143      ;
; 0.044  ; statectrl:U14|dbfbin_latch                                                                        ; dbufferb:U10|data_latch[6] ; statectrl:U14|dbfbin_latch ; statectrl:U14|dbfbin_latch ; 0.000        ; 2.044      ; 2.193      ;
; 0.084  ; statectrl:U14|dbfbin_latch                                                                        ; dbufferb:U10|data_latch[2] ; statectrl:U14|dbfbin_latch ; statectrl:U14|dbfbin_latch ; 0.000        ; 2.053      ; 2.242      ;
; 0.146  ; statectrl:U14|ramrd_latch                                                                         ; dbufferb:U10|data_latch[4] ; statectrl:U14|ramrd_latch  ; statectrl:U14|dbfbin_latch ; 0.000        ; 1.923      ; 2.184      ;
; 0.147  ; alu:U8|alu_result_latch[2]                                                                        ; dbufferb:U10|data_latch[2] ; statectrl:U14|enalu_latch  ; statectrl:U14|dbfbin_latch ; -0.500       ; 1.250      ; 0.917      ;
; 0.172  ; statectrl:U14|dbfbin_latch                                                                        ; dbufferb:U10|data_latch[3] ; statectrl:U14|dbfbin_latch ; statectrl:U14|dbfbin_latch ; 0.000        ; 1.930      ; 2.207      ;
; 0.182  ; statectrl:U14|dbfbin_latch                                                                        ; dbufferb:U10|data_latch[5] ; statectrl:U14|dbfbin_latch ; statectrl:U14|dbfbin_latch ; 0.000        ; 1.933      ; 2.220      ;
; 0.212  ; statectrl:U14|ramrd_latch                                                                         ; dbufferb:U10|data_latch[7] ; statectrl:U14|ramrd_latch  ; statectrl:U14|dbfbin_latch ; 0.000        ; 1.933      ; 2.260      ;
; 0.222  ; statectrl:U14|dbfbin_latch                                                                        ; dbufferb:U10|data_latch[4] ; statectrl:U14|dbfbin_latch ; statectrl:U14|dbfbin_latch ; 0.000        ; 1.923      ; 2.250      ;
; 0.229  ; statectrl:U14|ramrd_latch                                                                         ; dbufferb:U10|data_latch[5] ; statectrl:U14|ramrd_latch  ; statectrl:U14|dbfbin_latch ; 0.000        ; 1.933      ; 2.277      ;
; 0.237  ; statectrl:U14|dbfbin_latch                                                                        ; dbufferb:U10|data_latch[1] ; statectrl:U14|dbfbin_latch ; statectrl:U14|dbfbin_latch ; 0.000        ; 1.930      ; 2.272      ;
; 0.256  ; statectrl:U14|dbfbin_latch                                                                        ; dbufferb:U10|data_latch[0] ; statectrl:U14|dbfbin_latch ; statectrl:U14|dbfbin_latch ; 0.000        ; 1.931      ; 2.292      ;
; 0.261  ; statectrl:U14|ramrd_latch                                                                         ; dbufferb:U10|data_latch[6] ; statectrl:U14|ramrd_latch  ; statectrl:U14|dbfbin_latch ; -0.500       ; 2.044      ; 1.920      ;
; 0.262  ; statectrl:U14|dbfbin_latch                                                                        ; dbufferb:U10|data_latch[7] ; statectrl:U14|dbfbin_latch ; statectrl:U14|dbfbin_latch ; 0.000        ; 1.933      ; 2.300      ;
; 0.288  ; statectrl:U14|ramrd_latch                                                                         ; dbufferb:U10|data_latch[3] ; statectrl:U14|ramrd_latch  ; statectrl:U14|dbfbin_latch ; 0.000        ; 1.930      ; 2.333      ;
; 0.316  ; statectrl:U14|dbfbin_latch                                                                        ; dbufferb:U10|data_latch[2] ; statectrl:U14|dbfbin_latch ; statectrl:U14|dbfbin_latch ; -0.500       ; 2.053      ; 1.994      ;
; 0.329  ; statectrl:U14|dbfbin_latch                                                                        ; dbufferb:U10|data_latch[6] ; statectrl:U14|dbfbin_latch ; statectrl:U14|dbfbin_latch ; -0.500       ; 2.044      ; 1.998      ;
; 0.351  ; alu:U8|alu_result_latch[0]                                                                        ; dbufferb:U10|data_latch[0] ; statectrl:U14|enalu_latch  ; statectrl:U14|dbfbin_latch ; -0.500       ; 1.128      ; 0.999      ;
; 0.375  ; alu:U8|alu_result_latch[3]                                                                        ; dbufferb:U10|data_latch[3] ; statectrl:U14|enalu_latch  ; statectrl:U14|dbfbin_latch ; -0.500       ; 1.160      ; 1.055      ;
; 0.407  ; alu:U8|alu_result_latch[6]                                                                        ; dbufferb:U10|data_latch[6] ; statectrl:U14|enalu_latch  ; statectrl:U14|dbfbin_latch ; -0.500       ; 1.076      ; 1.003      ;
; 0.411  ; statectrl:U14|ramrd_latch                                                                         ; dbufferb:U10|data_latch[4] ; statectrl:U14|ramrd_latch  ; statectrl:U14|dbfbin_latch ; -0.500       ; 1.923      ; 1.949      ;
; 0.422  ; statectrl:U14|dbfbin_latch                                                                        ; dbufferb:U10|data_latch[5] ; statectrl:U14|dbfbin_latch ; statectrl:U14|dbfbin_latch ; -0.500       ; 1.933      ; 1.980      ;
; 0.437  ; statectrl:U14|dbfbin_latch                                                                        ; dbufferb:U10|data_latch[3] ; statectrl:U14|dbfbin_latch ; statectrl:U14|dbfbin_latch ; -0.500       ; 1.930      ; 1.992      ;
; 0.445  ; statectrl:U14|dbfbin_latch                                                                        ; dbufferb:U10|data_latch[4] ; statectrl:U14|dbfbin_latch ; statectrl:U14|dbfbin_latch ; -0.500       ; 1.923      ; 1.993      ;
; 0.450  ; alu:U8|alu_result_latch[7]                                                                        ; dbufferb:U10|data_latch[7] ; statectrl:U14|enalu_latch  ; statectrl:U14|dbfbin_latch ; -0.500       ; 0.956      ; 0.926      ;
; 0.464  ; alu:U8|alu_result_latch[1]                                                                        ; dbufferb:U10|data_latch[1] ; statectrl:U14|enalu_latch  ; statectrl:U14|dbfbin_latch ; -0.500       ; 1.127      ; 1.111      ;
; 0.488  ; statectrl:U14|ramrd_latch                                                                         ; dbufferb:U10|data_latch[7] ; statectrl:U14|ramrd_latch  ; statectrl:U14|dbfbin_latch ; -0.500       ; 1.933      ; 2.036      ;
; 0.490  ; statectrl:U14|ramrd_latch                                                                         ; dbufferb:U10|data_latch[5] ; statectrl:U14|ramrd_latch  ; statectrl:U14|dbfbin_latch ; -0.500       ; 1.933      ; 2.038      ;
; 0.499  ; statectrl:U14|dbfbin_latch                                                                        ; dbufferb:U10|data_latch[0] ; statectrl:U14|dbfbin_latch ; statectrl:U14|dbfbin_latch ; -0.500       ; 1.931      ; 2.055      ;
; 0.502  ; statectrl:U14|dbfbin_latch                                                                        ; dbufferb:U10|data_latch[1] ; statectrl:U14|dbfbin_latch ; statectrl:U14|dbfbin_latch ; -0.500       ; 1.930      ; 2.057      ;
; 0.505  ; alu:U8|alu_result_latch[5]                                                                        ; dbufferb:U10|data_latch[5] ; statectrl:U14|enalu_latch  ; statectrl:U14|dbfbin_latch ; -0.500       ; 0.965      ; 0.990      ;
; 0.520  ; statectrl:U14|dbfbin_latch                                                                        ; dbufferb:U10|data_latch[7] ; statectrl:U14|dbfbin_latch ; statectrl:U14|dbfbin_latch ; -0.500       ; 1.933      ; 2.078      ;
; 0.521  ; ir:U5|instruction[10]                                                                             ; dbufferb:U10|data_latch[6] ; ir:U5|instruction[10]      ; statectrl:U14|dbfbin_latch ; 0.000        ; 2.044      ; 2.690      ;
; 0.532  ; alu:U8|alu_result_latch[4]                                                                        ; dbufferb:U10|data_latch[4] ; statectrl:U14|enalu_latch  ; statectrl:U14|dbfbin_latch ; -0.500       ; 0.926      ; 0.978      ;
; 0.556  ; statectrl:U14|ramrd_latch                                                                         ; dbufferb:U10|data_latch[2] ; statectrl:U14|ramrd_latch  ; statectrl:U14|dbfbin_latch ; 0.000        ; 2.053      ; 2.724      ;
; 0.580  ; statectrl:U14|ramrd_latch                                                                         ; dbufferb:U10|data_latch[3] ; statectrl:U14|ramrd_latch  ; statectrl:U14|dbfbin_latch ; -0.500       ; 1.930      ; 2.125      ;
; 0.583  ; statectrl:U14|ramrd_latch                                                                         ; dbufferb:U10|data_latch[0] ; statectrl:U14|ramrd_latch  ; statectrl:U14|dbfbin_latch ; 0.000        ; 1.931      ; 2.629      ;
; 0.611  ; ir:U5|instruction[10]                                                                             ; dbufferb:U10|data_latch[3] ; ir:U5|instruction[10]      ; statectrl:U14|dbfbin_latch ; 0.000        ; 1.930      ; 2.666      ;
; 0.631  ; dbufferb:U10|data_latch[4]                                                                        ; dbufferb:U10|data_latch[4] ; statectrl:U14|enalu_latch  ; statectrl:U14|dbfbin_latch ; 0.000        ; 0.117      ; 0.768      ;
; 0.634  ; dbufferb:U10|data_latch[6]                                                                        ; dbufferb:U10|data_latch[6] ; statectrl:U14|enalu_latch  ; statectrl:U14|dbfbin_latch ; 0.000        ; 0.124      ; 0.778      ;
; 0.642  ; ir:U5|instruction[10]                                                                             ; dbufferb:U10|data_latch[4] ; ir:U5|instruction[10]      ; statectrl:U14|dbfbin_latch ; 0.000        ; 1.923      ; 2.690      ;
; 0.654  ; statectrl:U14|dbfbout_latch                                                                       ; dbufferb:U10|data_latch[6] ; clk_divider:U1|clk_out     ; statectrl:U14|dbfbin_latch ; -0.500       ; 1.014      ; 1.188      ;
; 0.669  ; dbufferb:U10|data_latch[5]                                                                        ; dbufferb:U10|data_latch[5] ; statectrl:U14|enalu_latch  ; statectrl:U14|dbfbin_latch ; 0.000        ; 0.118      ; 0.807      ;
; 0.681  ; statectrl:U14|ramrd_latch                                                                         ; dbufferb:U10|data_latch[1] ; statectrl:U14|ramrd_latch  ; statectrl:U14|dbfbin_latch ; 0.000        ; 1.930      ; 2.726      ;
; 0.706  ; pc:U7|addr_latch[6]                                                                               ; dbufferb:U10|data_latch[6] ; statectrl:U14|nextn_latch  ; statectrl:U14|dbfbin_latch ; -0.500       ; 1.259      ; 1.475      ;
; 0.740  ; pc:U7|addr_latch[5]                                                                               ; dbufferb:U10|data_latch[5] ; statectrl:U14|nextn_latch  ; statectrl:U14|dbfbin_latch ; -0.500       ; 1.148      ; 1.398      ;
; 0.744  ; dbufferb:U10|data_latch[4]                                                                        ; dbufferb:U10|data_latch[4] ; statectrl:U14|dbfbin_latch ; statectrl:U14|dbfbin_latch ; 0.000        ; 0.024      ; 0.768      ;
; 0.747  ; dbufferb:U10|data_latch[6]                                                                        ; dbufferb:U10|data_latch[6] ; statectrl:U14|dbfbin_latch ; statectrl:U14|dbfbin_latch ; 0.000        ; 0.031      ; 0.778      ;
; 0.764  ; ir:U5|instruction[6]                                                                              ; dbufferb:U10|data_latch[6] ; statectrl:U14|enirin_latch ; statectrl:U14|dbfbin_latch ; -0.500       ; 1.356      ; 1.630      ;
; 0.771  ; statectrl:U14|ramrd_latch                                                                         ; dbufferb:U10|data_latch[2] ; statectrl:U14|ramrd_latch  ; statectrl:U14|dbfbin_latch ; -0.500       ; 2.053      ; 2.439      ;
; 0.782  ; dbufferb:U10|data_latch[5]                                                                        ; dbufferb:U10|data_latch[5] ; statectrl:U14|dbfbin_latch ; statectrl:U14|dbfbin_latch ; 0.000        ; 0.025      ; 0.807      ;
; 0.783  ; ir:U5|instruction[10]                                                                             ; dbufferb:U10|data_latch[1] ; ir:U5|instruction[10]      ; statectrl:U14|dbfbin_latch ; 0.000        ; 1.930      ; 2.838      ;
; 0.789  ; statectrl:U14|ramrd_latch                                                                         ; dbufferb:U10|data_latch[0] ; statectrl:U14|ramrd_latch  ; statectrl:U14|dbfbin_latch ; -0.500       ; 1.931      ; 2.335      ;
; 0.815  ; ir:U5|instruction[10]                                                                             ; dbufferb:U10|data_latch[5] ; ir:U5|instruction[10]      ; statectrl:U14|dbfbin_latch ; 0.000        ; 1.933      ; 2.873      ;
; 0.818  ; pc:U7|addr_latch[7]                                                                               ; dbufferb:U10|data_latch[7] ; statectrl:U14|nextn_latch  ; statectrl:U14|dbfbin_latch ; -0.500       ; 1.148      ; 1.476      ;
; 0.826  ; pc:U7|addr_latch[2]                                                                               ; dbufferb:U10|data_latch[2] ; statectrl:U14|nextn_latch  ; statectrl:U14|dbfbin_latch ; -0.500       ; 1.268      ; 1.604      ;
; 0.854  ; ir:U5|instruction[7]                                                                              ; dbufferb:U10|data_latch[7] ; statectrl:U14|enirin_latch ; statectrl:U14|dbfbin_latch ; -0.500       ; 1.149      ; 1.513      ;
; 0.892  ; ir:U5|instruction[10]                                                                             ; dbufferb:U10|data_latch[6] ; ir:U5|instruction[10]      ; statectrl:U14|dbfbin_latch ; -0.500       ; 2.044      ; 2.561      ;
; 0.904  ; pc:U7|addr_latch[3]                                                                               ; dbufferb:U10|data_latch[3] ; statectrl:U14|nextn_latch  ; statectrl:U14|dbfbin_latch ; -0.500       ; 1.145      ; 1.559      ;
; 0.909  ; statectrl:U14|ramrd_latch                                                                         ; dbufferb:U10|data_latch[1] ; statectrl:U14|ramrd_latch  ; statectrl:U14|dbfbin_latch ; -0.500       ; 1.930      ; 2.454      ;
; 0.912  ; pc:U7|addr_latch[1]                                                                               ; dbufferb:U10|data_latch[1] ; statectrl:U14|nextn_latch  ; statectrl:U14|dbfbin_latch ; -0.500       ; 1.145      ; 1.567      ;
; 0.920  ; ir:U5|instruction[10]                                                                             ; dbufferb:U10|data_latch[7] ; ir:U5|instruction[10]      ; statectrl:U14|dbfbin_latch ; 0.000        ; 1.933      ; 2.978      ;
; 0.923  ; statectrl:U14|dbfbout_latch                                                                       ; dbufferb:U10|data_latch[4] ; clk_divider:U1|clk_out     ; statectrl:U14|dbfbin_latch ; -0.500       ; 0.893      ; 1.336      ;
; 0.969  ; dbufferb:U10|data_latch[7]                                                                        ; dbufferb:U10|data_latch[7] ; statectrl:U14|enalu_latch  ; statectrl:U14|dbfbin_latch ; 0.000        ; 0.118      ; 1.107      ;
; 0.970  ; pc:U7|addr_latch[4]                                                                               ; dbufferb:U10|data_latch[4] ; statectrl:U14|nextn_latch  ; statectrl:U14|dbfbin_latch ; -0.500       ; 1.138      ; 1.618      ;
; 0.978  ; ram_new:U3|ram_new_ram:inst|altsyncram:altsyncram_component|altsyncram_2kn3:auto_generated|q_a[6] ; dbufferb:U10|data_latch[6] ; statectrl:U14|ramrd_latch  ; statectrl:U14|dbfbin_latch ; -0.500       ; 1.168      ; 1.656      ;
; 0.992  ; ir:U5|instruction[10]                                                                             ; dbufferb:U10|data_latch[2] ; ir:U5|instruction[10]      ; statectrl:U14|dbfbin_latch ; 0.000        ; 2.053      ; 3.170      ;
; 0.993  ; ir:U5|instruction[10]                                                                             ; dbufferb:U10|data_latch[3] ; ir:U5|instruction[10]      ; statectrl:U14|dbfbin_latch ; -0.500       ; 1.930      ; 2.548      ;
; 1.009  ; pc:U7|addr_latch[0]                                                                               ; dbufferb:U10|data_latch[0] ; statectrl:U14|nextn_latch  ; statectrl:U14|dbfbin_latch ; -0.500       ; 1.146      ; 1.665      ;
; 1.015  ; ir:U5|instruction[10]                                                                             ; dbufferb:U10|data_latch[4] ; ir:U5|instruction[10]      ; statectrl:U14|dbfbin_latch ; -0.500       ; 1.923      ; 2.563      ;
; 1.023  ; statectrl:U14|dbfaout_latch                                                                       ; dbufferb:U10|data_latch[6] ; clk_divider:U1|clk_out     ; statectrl:U14|dbfbin_latch ; -0.500       ; 1.011      ; 1.554      ;
; 1.025  ; statectrl:U14|regrd2_latch                                                                        ; dbufferb:U10|data_latch[6] ; clk_divider:U1|clk_out     ; statectrl:U14|dbfbin_latch ; -0.500       ; 1.011      ; 1.556      ;
; 1.037  ; statectrl:U14|regrd1_latch                                                                        ; dbufferb:U10|data_latch[6] ; clk_divider:U1|clk_out     ; statectrl:U14|dbfbin_latch ; -0.500       ; 1.011      ; 1.568      ;
; 1.058  ; gr:U12|grc_latch[6]                                                                               ; dbufferb:U10|data_latch[6] ; ir:U5|instruction[10]      ; statectrl:U14|dbfbin_latch ; 0.000        ; -0.098     ; 0.980      ;
; 1.067  ; ir:U5|instruction[4]                                                                              ; dbufferb:U10|data_latch[4] ; statectrl:U14|enirin_latch ; statectrl:U14|dbfbin_latch ; -0.500       ; 1.139      ; 1.716      ;
; 1.082  ; dbufferb:U10|data_latch[7]                                                                        ; dbufferb:U10|data_latch[7] ; statectrl:U14|dbfbin_latch ; statectrl:U14|dbfbin_latch ; 0.000        ; 0.025      ; 1.107      ;
; 1.110  ; statectrl:U14|enpcout_latch                                                                       ; dbufferb:U10|data_latch[6] ; clk_divider:U1|clk_out     ; statectrl:U14|dbfbin_latch ; -0.500       ; 1.012      ; 1.642      ;
; 1.120  ; ir:U5|instruction[5]                                                                              ; dbufferb:U10|data_latch[5] ; statectrl:U14|enirin_latch ; statectrl:U14|dbfbin_latch ; -0.500       ; 1.149      ; 1.779      ;
; 1.129  ; ram_new:U3|ram_new_ram:inst|altsyncram:altsyncram_component|altsyncram_2kn3:auto_generated|q_a[7] ; dbufferb:U10|data_latch[7] ; statectrl:U14|ramrd_latch  ; statectrl:U14|dbfbin_latch ; -0.500       ; 1.057      ; 1.696      ;
; 1.133  ; ir:U5|instruction[8]                                                                              ; dbufferb:U10|data_latch[6] ; statectrl:U14|enirin_latch ; statectrl:U14|dbfbin_latch ; -0.500       ; 1.242      ; 1.885      ;
; 1.150  ; ir:U5|instruction[10]                                                                             ; dbufferb:U10|data_latch[0] ; ir:U5|instruction[10]      ; statectrl:U14|dbfbin_latch ; 0.000        ; 1.931      ; 3.206      ;
; 1.159  ; ir:U5|instruction[9]                                                                              ; dbufferb:U10|data_latch[3] ; statectrl:U14|enirin_latch ; statectrl:U14|dbfbin_latch ; -0.500       ; 1.128      ; 1.797      ;
; 1.163  ; gr:U12|grc_latch[4]                                                                               ; dbufferb:U10|data_latch[4] ; ir:U5|instruction[10]      ; statectrl:U14|dbfbin_latch ; 0.000        ; -0.216     ; 0.967      ;
; 1.165  ; ir:U5|instruction[10]                                                                             ; dbufferb:U10|data_latch[1] ; ir:U5|instruction[10]      ; statectrl:U14|dbfbin_latch ; -0.500       ; 1.930      ; 2.720      ;
; 1.176  ; statectrl:U14|regrd2_latch                                                                        ; dbufferb:U10|data_latch[5] ; clk_divider:U1|clk_out     ; statectrl:U14|dbfbin_latch ; -0.500       ; 0.900      ; 1.596      ;
; 1.176  ; ir:U5|instruction[10]                                                                             ; dbufferb:U10|data_latch[5] ; ir:U5|instruction[10]      ; statectrl:U14|dbfbin_latch ; -0.500       ; 1.933      ; 2.734      ;
; 1.188  ; statectrl:U14|regrd1_latch                                                                        ; dbufferb:U10|data_latch[5] ; clk_divider:U1|clk_out     ; statectrl:U14|dbfbin_latch ; -0.500       ; 0.900      ; 1.608      ;
; 1.229  ; statectrl:U14|regrd2_latch                                                                        ; dbufferb:U10|data_latch[1] ; clk_divider:U1|clk_out     ; statectrl:U14|dbfbin_latch ; -0.500       ; 0.897      ; 1.646      ;
; 1.241  ; statectrl:U14|regrd1_latch                                                                        ; dbufferb:U10|data_latch[1] ; clk_divider:U1|clk_out     ; statectrl:U14|dbfbin_latch ; -0.500       ; 0.897      ; 1.658      ;
; 1.246  ; ir:U5|instruction[1]                                                                              ; dbufferb:U10|data_latch[3] ; statectrl:U14|enirin_latch ; statectrl:U14|dbfbin_latch ; -0.500       ; 1.114      ; 1.870      ;
; 1.247  ; ir:U5|instruction[9]                                                                              ; dbufferb:U10|data_latch[6] ; statectrl:U14|enirin_latch ; statectrl:U14|dbfbin_latch ; -0.500       ; 1.242      ; 1.999      ;
; 1.248  ; ir:U5|instruction[0]                                                                              ; dbufferb:U10|data_latch[6] ; statectrl:U14|enirin_latch ; statectrl:U14|dbfbin_latch ; -0.500       ; 1.228      ; 1.986      ;
; 1.256  ; ir:U5|instruction[8]                                                                              ; dbufferb:U10|data_latch[4] ; statectrl:U14|enirin_latch ; statectrl:U14|dbfbin_latch ; -0.500       ; 1.121      ; 1.887      ;
; 1.263  ; statectrl:U14|regrd2_latch                                                                        ; dbufferb:U10|data_latch[3] ; clk_divider:U1|clk_out     ; statectrl:U14|dbfbin_latch ; -0.500       ; 0.897      ; 1.680      ;
; 1.271  ; gr:U12|gra_latch[6]                                                                               ; dbufferb:U10|data_latch[6] ; ir:U5|instruction[10]      ; statectrl:U14|dbfbin_latch ; 0.000        ; -0.205     ; 1.086      ;
; 1.271  ; ram_new:U3|ram_new_ram:inst|altsyncram:altsyncram_component|altsyncram_2kn3:auto_generated|q_a[5] ; dbufferb:U10|data_latch[5] ; statectrl:U14|ramrd_latch  ; statectrl:U14|dbfbin_latch ; -0.500       ; 1.057      ; 1.838      ;
; 1.275  ; statectrl:U14|regrd1_latch                                                                        ; dbufferb:U10|data_latch[3] ; clk_divider:U1|clk_out     ; statectrl:U14|dbfbin_latch ; -0.500       ; 0.897      ; 1.692      ;
; 1.277  ; dbufferb:U10|data_latch[3]                                                                        ; dbufferb:U10|data_latch[3] ; statectrl:U14|enalu_latch  ; statectrl:U14|dbfbin_latch ; 0.000        ; 0.117      ; 1.414      ;
; 1.278  ; statectrl:U14|enrom_latch                                                                         ; dbufferb:U10|data_latch[3] ; clk_divider:U1|clk_out     ; statectrl:U14|dbfbin_latch ; -0.500       ; 0.975      ; 1.773      ;
; 1.280  ; dbufferb:U10|data_latch[1]                                                                        ; dbufferb:U10|data_latch[1] ; statectrl:U14|enalu_latch  ; statectrl:U14|dbfbin_latch ; 0.000        ; 0.117      ; 1.417      ;
+--------+---------------------------------------------------------------------------------------------------+----------------------------+----------------------------+----------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'statectrl:U14|enalu_latch'                                                                                                                                                                                   ;
+-------+---------------------------------------------------------------------------------------------------+----------------------------+----------------------------+---------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                         ; To Node                    ; Launch Clock               ; Latch Clock               ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------------------------------------------------------+----------------------------+----------------------------+---------------------------+--------------+------------+------------+
; 0.027 ; statectrl:U14|ramrd_latch                                                                         ; dbufferb:U10|data_latch[6] ; statectrl:U14|ramrd_latch  ; statectrl:U14|enalu_latch ; 0.000        ; 2.001      ; 2.143      ;
; 0.067 ; statectrl:U14|dbfbin_latch                                                                        ; dbufferb:U10|data_latch[6] ; statectrl:U14|dbfbin_latch ; statectrl:U14|enalu_latch ; 0.000        ; 2.001      ; 2.193      ;
; 0.107 ; statectrl:U14|dbfbin_latch                                                                        ; dbufferb:U10|data_latch[2] ; statectrl:U14|dbfbin_latch ; statectrl:U14|enalu_latch ; 0.000        ; 2.010      ; 2.242      ;
; 0.189 ; statectrl:U14|ramrd_latch                                                                         ; dbufferb:U10|data_latch[4] ; statectrl:U14|ramrd_latch  ; statectrl:U14|enalu_latch ; 0.000        ; 1.880      ; 2.184      ;
; 0.190 ; alu:U8|alu_result_latch[2]                                                                        ; dbufferb:U10|data_latch[2] ; statectrl:U14|enalu_latch  ; statectrl:U14|enalu_latch ; -0.500       ; 1.207      ; 0.917      ;
; 0.195 ; statectrl:U14|dbfbin_latch                                                                        ; dbufferb:U10|data_latch[3] ; statectrl:U14|dbfbin_latch ; statectrl:U14|enalu_latch ; 0.000        ; 1.887      ; 2.207      ;
; 0.201 ; ir:U5|instruction[15]                                                                             ; alu:U8|alu_result_latch[5] ; statectrl:U14|enirin_latch ; statectrl:U14|enalu_latch ; 0.000        ; 0.396      ; 0.691      ;
; 0.203 ; ir:U5|instruction[15]                                                                             ; alu:U8|alu_result_latch[6] ; statectrl:U14|enirin_latch ; statectrl:U14|enalu_latch ; 0.000        ; 0.396      ; 0.693      ;
; 0.205 ; statectrl:U14|dbfbin_latch                                                                        ; dbufferb:U10|data_latch[5] ; statectrl:U14|dbfbin_latch ; statectrl:U14|enalu_latch ; 0.000        ; 1.890      ; 2.220      ;
; 0.245 ; statectrl:U14|dbfbin_latch                                                                        ; dbufferb:U10|data_latch[4] ; statectrl:U14|dbfbin_latch ; statectrl:U14|enalu_latch ; 0.000        ; 1.880      ; 2.250      ;
; 0.255 ; statectrl:U14|ramrd_latch                                                                         ; dbufferb:U10|data_latch[7] ; statectrl:U14|ramrd_latch  ; statectrl:U14|enalu_latch ; 0.000        ; 1.890      ; 2.260      ;
; 0.260 ; statectrl:U14|dbfbin_latch                                                                        ; dbufferb:U10|data_latch[1] ; statectrl:U14|dbfbin_latch ; statectrl:U14|enalu_latch ; 0.000        ; 1.887      ; 2.272      ;
; 0.272 ; statectrl:U14|ramrd_latch                                                                         ; dbufferb:U10|data_latch[5] ; statectrl:U14|ramrd_latch  ; statectrl:U14|enalu_latch ; 0.000        ; 1.890      ; 2.277      ;
; 0.279 ; statectrl:U14|dbfbin_latch                                                                        ; dbufferb:U10|data_latch[0] ; statectrl:U14|dbfbin_latch ; statectrl:U14|enalu_latch ; 0.000        ; 1.888      ; 2.292      ;
; 0.285 ; statectrl:U14|dbfbin_latch                                                                        ; dbufferb:U10|data_latch[7] ; statectrl:U14|dbfbin_latch ; statectrl:U14|enalu_latch ; 0.000        ; 1.890      ; 2.300      ;
; 0.304 ; statectrl:U14|ramrd_latch                                                                         ; dbufferb:U10|data_latch[6] ; statectrl:U14|ramrd_latch  ; statectrl:U14|enalu_latch ; -0.500       ; 2.001      ; 1.920      ;
; 0.331 ; statectrl:U14|ramrd_latch                                                                         ; dbufferb:U10|data_latch[3] ; statectrl:U14|ramrd_latch  ; statectrl:U14|enalu_latch ; 0.000        ; 1.887      ; 2.333      ;
; 0.359 ; statectrl:U14|dbfbin_latch                                                                        ; dbufferb:U10|data_latch[2] ; statectrl:U14|dbfbin_latch ; statectrl:U14|enalu_latch ; -0.500       ; 2.010      ; 1.994      ;
; 0.372 ; statectrl:U14|dbfbin_latch                                                                        ; dbufferb:U10|data_latch[6] ; statectrl:U14|dbfbin_latch ; statectrl:U14|enalu_latch ; -0.500       ; 2.001      ; 1.998      ;
; 0.394 ; alu:U8|alu_result_latch[0]                                                                        ; dbufferb:U10|data_latch[0] ; statectrl:U14|enalu_latch  ; statectrl:U14|enalu_latch ; -0.500       ; 1.085      ; 0.999      ;
; 0.418 ; alu:U8|alu_result_latch[3]                                                                        ; dbufferb:U10|data_latch[3] ; statectrl:U14|enalu_latch  ; statectrl:U14|enalu_latch ; -0.500       ; 1.117      ; 1.055      ;
; 0.450 ; alu:U8|alu_result_latch[6]                                                                        ; dbufferb:U10|data_latch[6] ; statectrl:U14|enalu_latch  ; statectrl:U14|enalu_latch ; -0.500       ; 1.033      ; 1.003      ;
; 0.454 ; statectrl:U14|ramrd_latch                                                                         ; dbufferb:U10|data_latch[4] ; statectrl:U14|ramrd_latch  ; statectrl:U14|enalu_latch ; -0.500       ; 1.880      ; 1.949      ;
; 0.465 ; statectrl:U14|dbfbin_latch                                                                        ; dbufferb:U10|data_latch[5] ; statectrl:U14|dbfbin_latch ; statectrl:U14|enalu_latch ; -0.500       ; 1.890      ; 1.980      ;
; 0.480 ; statectrl:U14|dbfbin_latch                                                                        ; dbufferb:U10|data_latch[3] ; statectrl:U14|dbfbin_latch ; statectrl:U14|enalu_latch ; -0.500       ; 1.887      ; 1.992      ;
; 0.488 ; statectrl:U14|dbfbin_latch                                                                        ; dbufferb:U10|data_latch[4] ; statectrl:U14|dbfbin_latch ; statectrl:U14|enalu_latch ; -0.500       ; 1.880      ; 1.993      ;
; 0.493 ; alu:U8|alu_result_latch[7]                                                                        ; dbufferb:U10|data_latch[7] ; statectrl:U14|enalu_latch  ; statectrl:U14|enalu_latch ; -0.500       ; 0.913      ; 0.926      ;
; 0.507 ; alu:U8|alu_result_latch[1]                                                                        ; dbufferb:U10|data_latch[1] ; statectrl:U14|enalu_latch  ; statectrl:U14|enalu_latch ; -0.500       ; 1.084      ; 1.111      ;
; 0.531 ; statectrl:U14|ramrd_latch                                                                         ; dbufferb:U10|data_latch[7] ; statectrl:U14|ramrd_latch  ; statectrl:U14|enalu_latch ; -0.500       ; 1.890      ; 2.036      ;
; 0.533 ; statectrl:U14|ramrd_latch                                                                         ; dbufferb:U10|data_latch[5] ; statectrl:U14|ramrd_latch  ; statectrl:U14|enalu_latch ; -0.500       ; 1.890      ; 2.038      ;
; 0.542 ; statectrl:U14|dbfbin_latch                                                                        ; dbufferb:U10|data_latch[0] ; statectrl:U14|dbfbin_latch ; statectrl:U14|enalu_latch ; -0.500       ; 1.888      ; 2.055      ;
; 0.545 ; statectrl:U14|dbfbin_latch                                                                        ; dbufferb:U10|data_latch[1] ; statectrl:U14|dbfbin_latch ; statectrl:U14|enalu_latch ; -0.500       ; 1.887      ; 2.057      ;
; 0.548 ; alu:U8|alu_result_latch[5]                                                                        ; dbufferb:U10|data_latch[5] ; statectrl:U14|enalu_latch  ; statectrl:U14|enalu_latch ; -0.500       ; 0.922      ; 0.990      ;
; 0.563 ; statectrl:U14|dbfbin_latch                                                                        ; dbufferb:U10|data_latch[7] ; statectrl:U14|dbfbin_latch ; statectrl:U14|enalu_latch ; -0.500       ; 1.890      ; 2.078      ;
; 0.564 ; ir:U5|instruction[10]                                                                             ; dbufferb:U10|data_latch[6] ; ir:U5|instruction[10]      ; statectrl:U14|enalu_latch ; 0.000        ; 2.001      ; 2.690      ;
; 0.575 ; alu:U8|alu_result_latch[4]                                                                        ; dbufferb:U10|data_latch[4] ; statectrl:U14|enalu_latch  ; statectrl:U14|enalu_latch ; -0.500       ; 0.883      ; 0.978      ;
; 0.599 ; statectrl:U14|ramrd_latch                                                                         ; dbufferb:U10|data_latch[2] ; statectrl:U14|ramrd_latch  ; statectrl:U14|enalu_latch ; 0.000        ; 2.010      ; 2.724      ;
; 0.623 ; statectrl:U14|ramrd_latch                                                                         ; dbufferb:U10|data_latch[3] ; statectrl:U14|ramrd_latch  ; statectrl:U14|enalu_latch ; -0.500       ; 1.887      ; 2.125      ;
; 0.626 ; statectrl:U14|ramrd_latch                                                                         ; dbufferb:U10|data_latch[0] ; statectrl:U14|ramrd_latch  ; statectrl:U14|enalu_latch ; 0.000        ; 1.888      ; 2.629      ;
; 0.654 ; ir:U5|instruction[10]                                                                             ; dbufferb:U10|data_latch[3] ; ir:U5|instruction[10]      ; statectrl:U14|enalu_latch ; 0.000        ; 1.887      ; 2.666      ;
; 0.685 ; ir:U5|instruction[10]                                                                             ; dbufferb:U10|data_latch[4] ; ir:U5|instruction[10]      ; statectrl:U14|enalu_latch ; 0.000        ; 1.880      ; 2.690      ;
; 0.693 ; ir:U5|instruction[15]                                                                             ; alu:U8|alu_result_latch[7] ; statectrl:U14|enirin_latch ; statectrl:U14|enalu_latch ; 0.000        ; 0.406      ; 1.193      ;
; 0.697 ; statectrl:U14|dbfbout_latch                                                                       ; dbufferb:U10|data_latch[6] ; clk_divider:U1|clk_out     ; statectrl:U14|enalu_latch ; -0.500       ; 0.971      ; 1.188      ;
; 0.711 ; ir:U5|instruction[14]                                                                             ; alu:U8|alu_result_latch[3] ; statectrl:U14|enirin_latch ; statectrl:U14|enalu_latch ; 0.000        ; 0.005      ; 0.810      ;
; 0.715 ; dbufferb:U10|data_latch[4]                                                                        ; dbufferb:U10|data_latch[4] ; statectrl:U14|dbfbin_latch ; statectrl:U14|enalu_latch ; 0.000        ; 0.033      ; 0.768      ;
; 0.718 ; dbufferb:U10|data_latch[6]                                                                        ; dbufferb:U10|data_latch[6] ; statectrl:U14|dbfbin_latch ; statectrl:U14|enalu_latch ; 0.000        ; 0.040      ; 0.778      ;
; 0.724 ; statectrl:U14|ramrd_latch                                                                         ; dbufferb:U10|data_latch[1] ; statectrl:U14|ramrd_latch  ; statectrl:U14|enalu_latch ; 0.000        ; 1.887      ; 2.726      ;
; 0.739 ; ir:U5|instruction[15]                                                                             ; alu:U8|alu_result_latch[4] ; statectrl:U14|enirin_latch ; statectrl:U14|enalu_latch ; 0.000        ; 0.426      ; 1.259      ;
; 0.744 ; dbufferb:U10|data_latch[4]                                                                        ; dbufferb:U10|data_latch[4] ; statectrl:U14|enalu_latch  ; statectrl:U14|enalu_latch ; 0.000        ; 0.024      ; 0.768      ;
; 0.747 ; ir:U5|instruction[14]                                                                             ; alu:U8|alu_result_latch[4] ; statectrl:U14|enirin_latch ; statectrl:U14|enalu_latch ; 0.000        ; 0.242      ; 1.083      ;
; 0.747 ; dbufferb:U10|data_latch[6]                                                                        ; dbufferb:U10|data_latch[6] ; statectrl:U14|enalu_latch  ; statectrl:U14|enalu_latch ; 0.000        ; 0.031      ; 0.778      ;
; 0.749 ; pc:U7|addr_latch[6]                                                                               ; dbufferb:U10|data_latch[6] ; statectrl:U14|nextn_latch  ; statectrl:U14|enalu_latch ; -0.500       ; 1.216      ; 1.475      ;
; 0.753 ; dbufferb:U10|data_latch[5]                                                                        ; dbufferb:U10|data_latch[5] ; statectrl:U14|dbfbin_latch ; statectrl:U14|enalu_latch ; 0.000        ; 0.034      ; 0.807      ;
; 0.756 ; alu:U8|alu_result_latch[0]                                                                        ; alu:U8|zero_flag_latch     ; statectrl:U14|enalu_latch  ; statectrl:U14|enalu_latch ; -0.500       ; 0.733      ; 1.009      ;
; 0.782 ; ir:U5|instruction[15]                                                                             ; alu:U8|alu_result_latch[3] ; statectrl:U14|enirin_latch ; statectrl:U14|enalu_latch ; 0.000        ; 0.189      ; 1.065      ;
; 0.782 ; dbufferb:U10|data_latch[5]                                                                        ; dbufferb:U10|data_latch[5] ; statectrl:U14|enalu_latch  ; statectrl:U14|enalu_latch ; 0.000        ; 0.025      ; 0.807      ;
; 0.783 ; pc:U7|addr_latch[5]                                                                               ; dbufferb:U10|data_latch[5] ; statectrl:U14|nextn_latch  ; statectrl:U14|enalu_latch ; -0.500       ; 1.105      ; 1.398      ;
; 0.807 ; ir:U5|instruction[6]                                                                              ; dbufferb:U10|data_latch[6] ; statectrl:U14|enirin_latch ; statectrl:U14|enalu_latch ; -0.500       ; 1.313      ; 1.630      ;
; 0.814 ; statectrl:U14|ramrd_latch                                                                         ; dbufferb:U10|data_latch[2] ; statectrl:U14|ramrd_latch  ; statectrl:U14|enalu_latch ; -0.500       ; 2.010      ; 2.439      ;
; 0.826 ; ir:U5|instruction[10]                                                                             ; dbufferb:U10|data_latch[1] ; ir:U5|instruction[10]      ; statectrl:U14|enalu_latch ; 0.000        ; 1.887      ; 2.838      ;
; 0.832 ; statectrl:U14|ramrd_latch                                                                         ; dbufferb:U10|data_latch[0] ; statectrl:U14|ramrd_latch  ; statectrl:U14|enalu_latch ; -0.500       ; 1.888      ; 2.335      ;
; 0.858 ; ir:U5|instruction[10]                                                                             ; dbufferb:U10|data_latch[5] ; ir:U5|instruction[10]      ; statectrl:U14|enalu_latch ; 0.000        ; 1.890      ; 2.873      ;
; 0.861 ; pc:U7|addr_latch[7]                                                                               ; dbufferb:U10|data_latch[7] ; statectrl:U14|nextn_latch  ; statectrl:U14|enalu_latch ; -0.500       ; 1.105      ; 1.476      ;
; 0.869 ; pc:U7|addr_latch[2]                                                                               ; dbufferb:U10|data_latch[2] ; statectrl:U14|nextn_latch  ; statectrl:U14|enalu_latch ; -0.500       ; 1.225      ; 1.604      ;
; 0.894 ; alu:U8|alu_result_latch[1]                                                                        ; alu:U8|zero_flag_latch     ; statectrl:U14|enalu_latch  ; statectrl:U14|enalu_latch ; -0.500       ; 0.733      ; 1.147      ;
; 0.897 ; ir:U5|instruction[7]                                                                              ; dbufferb:U10|data_latch[7] ; statectrl:U14|enirin_latch ; statectrl:U14|enalu_latch ; -0.500       ; 1.106      ; 1.513      ;
; 0.897 ; alu:U8|alu_result_latch[2]                                                                        ; alu:U8|zero_flag_latch     ; statectrl:U14|enalu_latch  ; statectrl:U14|enalu_latch ; -0.500       ; 0.733      ; 1.150      ;
; 0.935 ; ir:U5|instruction[10]                                                                             ; dbufferb:U10|data_latch[6] ; ir:U5|instruction[10]      ; statectrl:U14|enalu_latch ; -0.500       ; 2.001      ; 2.561      ;
; 0.942 ; ir:U5|instruction[14]                                                                             ; alu:U8|alu_result_latch[0] ; statectrl:U14|enirin_latch ; statectrl:U14|enalu_latch ; 0.000        ; 0.040      ; 1.076      ;
; 0.942 ; ir:U5|instruction[14]                                                                             ; alu:U8|alu_result_latch[7] ; statectrl:U14|enirin_latch ; statectrl:U14|enalu_latch ; 0.000        ; 0.222      ; 1.258      ;
; 0.943 ; ir:U5|instruction[14]                                                                             ; alu:U8|alu_result_latch[2] ; statectrl:U14|enirin_latch ; statectrl:U14|enalu_latch ; 0.000        ; 0.040      ; 1.077      ;
; 0.945 ; ir:U5|instruction[14]                                                                             ; alu:U8|alu_result_latch[1] ; statectrl:U14|enirin_latch ; statectrl:U14|enalu_latch ; 0.000        ; 0.040      ; 1.079      ;
; 0.947 ; pc:U7|addr_latch[3]                                                                               ; dbufferb:U10|data_latch[3] ; statectrl:U14|nextn_latch  ; statectrl:U14|enalu_latch ; -0.500       ; 1.102      ; 1.559      ;
; 0.949 ; ir:U5|instruction[15]                                                                             ; alu:U8|alu_result_latch[1] ; statectrl:U14|enirin_latch ; statectrl:U14|enalu_latch ; 0.000        ; 0.224      ; 1.267      ;
; 0.952 ; ir:U5|instruction[15]                                                                             ; alu:U8|alu_result_latch[2] ; statectrl:U14|enirin_latch ; statectrl:U14|enalu_latch ; 0.000        ; 0.224      ; 1.270      ;
; 0.952 ; statectrl:U14|ramrd_latch                                                                         ; dbufferb:U10|data_latch[1] ; statectrl:U14|ramrd_latch  ; statectrl:U14|enalu_latch ; -0.500       ; 1.887      ; 2.454      ;
; 0.954 ; ir:U5|instruction[15]                                                                             ; alu:U8|alu_result_latch[0] ; statectrl:U14|enirin_latch ; statectrl:U14|enalu_latch ; 0.000        ; 0.224      ; 1.272      ;
; 0.955 ; pc:U7|addr_latch[1]                                                                               ; dbufferb:U10|data_latch[1] ; statectrl:U14|nextn_latch  ; statectrl:U14|enalu_latch ; -0.500       ; 1.102      ; 1.567      ;
; 0.963 ; ir:U5|instruction[10]                                                                             ; dbufferb:U10|data_latch[7] ; ir:U5|instruction[10]      ; statectrl:U14|enalu_latch ; 0.000        ; 1.890      ; 2.978      ;
; 0.966 ; statectrl:U14|dbfbout_latch                                                                       ; dbufferb:U10|data_latch[4] ; clk_divider:U1|clk_out     ; statectrl:U14|enalu_latch ; -0.500       ; 0.850      ; 1.336      ;
; 1.013 ; pc:U7|addr_latch[4]                                                                               ; dbufferb:U10|data_latch[4] ; statectrl:U14|nextn_latch  ; statectrl:U14|enalu_latch ; -0.500       ; 1.095      ; 1.618      ;
; 1.021 ; ram_new:U3|ram_new_ram:inst|altsyncram:altsyncram_component|altsyncram_2kn3:auto_generated|q_a[6] ; dbufferb:U10|data_latch[6] ; statectrl:U14|ramrd_latch  ; statectrl:U14|enalu_latch ; -0.500       ; 1.125      ; 1.656      ;
; 1.035 ; ir:U5|instruction[11]                                                                             ; alu:U8|alu_result_latch[4] ; statectrl:U14|enirin_latch ; statectrl:U14|enalu_latch ; 0.000        ; 0.242      ; 1.371      ;
; 1.035 ; ir:U5|instruction[10]                                                                             ; dbufferb:U10|data_latch[2] ; ir:U5|instruction[10]      ; statectrl:U14|enalu_latch ; 0.000        ; 2.010      ; 3.170      ;
; 1.036 ; ir:U5|instruction[10]                                                                             ; dbufferb:U10|data_latch[3] ; ir:U5|instruction[10]      ; statectrl:U14|enalu_latch ; -0.500       ; 1.887      ; 2.548      ;
; 1.052 ; pc:U7|addr_latch[0]                                                                               ; dbufferb:U10|data_latch[0] ; statectrl:U14|nextn_latch  ; statectrl:U14|enalu_latch ; -0.500       ; 1.103      ; 1.665      ;
; 1.053 ; dbufferb:U10|data_latch[7]                                                                        ; dbufferb:U10|data_latch[7] ; statectrl:U14|dbfbin_latch ; statectrl:U14|enalu_latch ; 0.000        ; 0.034      ; 1.107      ;
; 1.058 ; ir:U5|instruction[10]                                                                             ; dbufferb:U10|data_latch[4] ; ir:U5|instruction[10]      ; statectrl:U14|enalu_latch ; -0.500       ; 1.880      ; 2.563      ;
; 1.066 ; statectrl:U14|dbfaout_latch                                                                       ; dbufferb:U10|data_latch[6] ; clk_divider:U1|clk_out     ; statectrl:U14|enalu_latch ; -0.500       ; 0.968      ; 1.554      ;
; 1.068 ; statectrl:U14|regrd2_latch                                                                        ; dbufferb:U10|data_latch[6] ; clk_divider:U1|clk_out     ; statectrl:U14|enalu_latch ; -0.500       ; 0.968      ; 1.556      ;
; 1.075 ; ir:U5|instruction[13]                                                                             ; alu:U8|alu_result_latch[7] ; statectrl:U14|enirin_latch ; statectrl:U14|enalu_latch ; 0.000        ; 0.222      ; 1.391      ;
; 1.080 ; statectrl:U14|regrd1_latch                                                                        ; dbufferb:U10|data_latch[6] ; clk_divider:U1|clk_out     ; statectrl:U14|enalu_latch ; -0.500       ; 0.968      ; 1.568      ;
; 1.082 ; dbufferb:U10|data_latch[7]                                                                        ; dbufferb:U10|data_latch[7] ; statectrl:U14|enalu_latch  ; statectrl:U14|enalu_latch ; 0.000        ; 0.025      ; 1.107      ;
; 1.101 ; gr:U12|grc_latch[6]                                                                               ; dbufferb:U10|data_latch[6] ; ir:U5|instruction[10]      ; statectrl:U14|enalu_latch ; 0.000        ; -0.141     ; 0.980      ;
; 1.110 ; ir:U5|instruction[4]                                                                              ; dbufferb:U10|data_latch[4] ; statectrl:U14|enirin_latch ; statectrl:U14|enalu_latch ; -0.500       ; 1.096      ; 1.716      ;
; 1.119 ; alu:U8|alu_result_latch[3]                                                                        ; alu:U8|zero_flag_latch     ; statectrl:U14|enalu_latch  ; statectrl:U14|enalu_latch ; -0.500       ; 0.766      ; 1.405      ;
; 1.139 ; ir:U5|instruction[11]                                                                             ; alu:U8|alu_result_latch[5] ; statectrl:U14|enirin_latch ; statectrl:U14|enalu_latch ; 0.000        ; 0.212      ; 1.445      ;
; 1.151 ; statectrl:U14|ramrd_latch                                                                         ; alu:U8|alu_result_latch[5] ; statectrl:U14|ramrd_latch  ; statectrl:U14|enalu_latch ; 0.000        ; 1.019      ; 2.369      ;
; 1.153 ; statectrl:U14|enpcout_latch                                                                       ; dbufferb:U10|data_latch[6] ; clk_divider:U1|clk_out     ; statectrl:U14|enalu_latch ; -0.500       ; 0.969      ; 1.642      ;
; 1.162 ; ir:U5|instruction[12]                                                                             ; alu:U8|alu_result_latch[7] ; statectrl:U14|enirin_latch ; statectrl:U14|enalu_latch ; 0.000        ; 0.222      ; 1.478      ;
+-------+---------------------------------------------------------------------------------------------------+----------------------------+----------------------------+---------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'statectrl:U14|enled_latch'                                                                                                                                                                                                                                                                            ;
+-------+---------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------+-------------------------------------------+---------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                         ; To Node                                                                                              ; Launch Clock                              ; Latch Clock               ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------+-------------------------------------------+---------------------------+--------------+------------+------------+
; 0.123 ; statectrl:U14|ramrd_latch                                                                         ; led_encoder:U13|altsyncram:Ram0_rtl_0|altsyncram_r771:auto_generated|ram_block1a0~porta_address_reg0 ; statectrl:U14|ramrd_latch                 ; statectrl:U14|enled_latch ; 0.000        ; 1.681      ; 2.023      ;
; 0.343 ; pc:U7|addr_latch[0]                                                                               ; led_encoder:U13|altsyncram:Ram0_rtl_0|altsyncram_r771:auto_generated|ram_block1a0~porta_address_reg0 ; statectrl:U14|nextn_latch                 ; statectrl:U14|enled_latch ; 0.000        ; 0.896      ; 1.353      ;
; 0.417 ; pc:U7|addr_latch[2]                                                                               ; led_encoder:U13|altsyncram:Ram0_rtl_0|altsyncram_r771:auto_generated|ram_block1a0~porta_address_reg0 ; statectrl:U14|nextn_latch                 ; statectrl:U14|enled_latch ; 0.000        ; 0.896      ; 1.427      ;
; 0.434 ; pc:U7|addr_latch[1]                                                                               ; led_encoder:U13|altsyncram:Ram0_rtl_0|altsyncram_r771:auto_generated|ram_block1a0~porta_address_reg0 ; statectrl:U14|nextn_latch                 ; statectrl:U14|enled_latch ; 0.000        ; 0.896      ; 1.444      ;
; 0.439 ; pc:U7|addr_latch[5]                                                                               ; led_encoder:U13|altsyncram:Ram0_rtl_0|altsyncram_r771:auto_generated|ram_block1a0~porta_address_reg0 ; statectrl:U14|nextn_latch                 ; statectrl:U14|enled_latch ; 0.000        ; 0.896      ; 1.449      ;
; 0.440 ; pc:U7|addr_latch[7]                                                                               ; led_encoder:U13|altsyncram:Ram0_rtl_0|altsyncram_r771:auto_generated|ram_block1a0~porta_address_reg0 ; statectrl:U14|nextn_latch                 ; statectrl:U14|enled_latch ; 0.000        ; 0.896      ; 1.450      ;
; 0.451 ; pc:U7|addr_latch[6]                                                                               ; led_encoder:U13|altsyncram:Ram0_rtl_0|altsyncram_r771:auto_generated|ram_block1a0~porta_address_reg0 ; statectrl:U14|nextn_latch                 ; statectrl:U14|enled_latch ; 0.000        ; 0.896      ; 1.461      ;
; 0.476 ; ir:U5|instruction[7]                                                                              ; led_encoder:U13|altsyncram:Ram0_rtl_0|altsyncram_r771:auto_generated|ram_block1a0~porta_address_reg0 ; statectrl:U14|enirin_latch                ; statectrl:U14|enled_latch ; 0.000        ; 0.897      ; 1.487      ;
; 0.509 ; ir:U5|instruction[6]                                                                              ; led_encoder:U13|altsyncram:Ram0_rtl_0|altsyncram_r771:auto_generated|ram_block1a0~porta_address_reg0 ; statectrl:U14|enirin_latch                ; statectrl:U14|enled_latch ; 0.000        ; 0.993      ; 1.616      ;
; 0.533 ; pc:U7|addr_latch[4]                                                                               ; led_encoder:U13|altsyncram:Ram0_rtl_0|altsyncram_r771:auto_generated|ram_block1a0~porta_address_reg0 ; statectrl:U14|nextn_latch                 ; statectrl:U14|enled_latch ; 0.000        ; 0.896      ; 1.543      ;
; 0.557 ; pc:U7|addr_latch[3]                                                                               ; led_encoder:U13|altsyncram:Ram0_rtl_0|altsyncram_r771:auto_generated|ram_block1a0~porta_address_reg0 ; statectrl:U14|nextn_latch                 ; statectrl:U14|enled_latch ; 0.000        ; 0.896      ; 1.567      ;
; 0.630 ; ir:U5|instruction[4]                                                                              ; led_encoder:U13|altsyncram:Ram0_rtl_0|altsyncram_r771:auto_generated|ram_block1a0~porta_address_reg0 ; statectrl:U14|enirin_latch                ; statectrl:U14|enled_latch ; 0.000        ; 0.897      ; 1.641      ;
; 0.646 ; ir:U5|instruction[10]                                                                             ; led_encoder:U13|altsyncram:Ram0_rtl_0|altsyncram_r771:auto_generated|ram_block1a0~porta_address_reg0 ; ir:U5|instruction[10]                     ; statectrl:U14|enled_latch ; 0.000        ; 1.681      ; 2.556      ;
; 0.719 ; statectrl:U14|dbfbout_latch                                                                       ; led_encoder:U13|altsyncram:Ram0_rtl_0|altsyncram_r771:auto_generated|ram_block1a0~porta_address_reg0 ; clk_divider:U1|clk_out                    ; statectrl:U14|enled_latch ; 0.000        ; 0.651      ; 1.494      ;
; 0.751 ; statectrl:U14|regrd2_latch                                                                        ; led_encoder:U13|altsyncram:Ram0_rtl_0|altsyncram_r771:auto_generated|ram_block1a0~porta_address_reg0 ; clk_divider:U1|clk_out                    ; statectrl:U14|enled_latch ; 0.000        ; 0.648      ; 1.523      ;
; 0.763 ; statectrl:U14|regrd1_latch                                                                        ; led_encoder:U13|altsyncram:Ram0_rtl_0|altsyncram_r771:auto_generated|ram_block1a0~porta_address_reg0 ; clk_divider:U1|clk_out                    ; statectrl:U14|enled_latch ; 0.000        ; 0.648      ; 1.535      ;
; 0.768 ; statectrl:U14|dbfaout_latch                                                                       ; led_encoder:U13|altsyncram:Ram0_rtl_0|altsyncram_r771:auto_generated|ram_block1a0~porta_address_reg0 ; clk_divider:U1|clk_out                    ; statectrl:U14|enled_latch ; 0.000        ; 0.648      ; 1.540      ;
; 0.812 ; ir:U5|instruction[9]                                                                              ; led_encoder:U13|altsyncram:Ram0_rtl_0|altsyncram_r771:auto_generated|ram_block1a0~porta_address_reg0 ; statectrl:U14|enirin_latch                ; statectrl:U14|enled_latch ; 0.000        ; 0.879      ; 1.805      ;
; 0.819 ; ir:U5|instruction[5]                                                                              ; led_encoder:U13|altsyncram:Ram0_rtl_0|altsyncram_r771:auto_generated|ram_block1a0~porta_address_reg0 ; statectrl:U14|enirin_latch                ; statectrl:U14|enled_latch ; 0.000        ; 0.897      ; 1.830      ;
; 0.852 ; statectrl:U14|enrom_latch                                                                         ; led_encoder:U13|altsyncram:Ram0_rtl_0|altsyncram_r771:auto_generated|ram_block1a0~porta_address_reg0 ; clk_divider:U1|clk_out                    ; statectrl:U14|enled_latch ; 0.000        ; 0.726      ; 1.702      ;
; 0.855 ; statectrl:U14|enpcout_latch                                                                       ; led_encoder:U13|altsyncram:Ram0_rtl_0|altsyncram_r771:auto_generated|ram_block1a0~porta_address_reg0 ; clk_divider:U1|clk_out                    ; statectrl:U14|enled_latch ; 0.000        ; 0.649      ; 1.628      ;
; 0.896 ; statectrl:U14|ramrd_latch                                                                         ; led_encoder:U13|altsyncram:Ram0_rtl_0|altsyncram_r771:auto_generated|ram_block1a0~porta_address_reg0 ; statectrl:U14|ramrd_latch                 ; statectrl:U14|enled_latch ; -0.500       ; 1.681      ; 2.296      ;
; 0.899 ; ir:U5|instruction[1]                                                                              ; led_encoder:U13|altsyncram:Ram0_rtl_0|altsyncram_r771:auto_generated|ram_block1a0~porta_address_reg0 ; statectrl:U14|enirin_latch                ; statectrl:U14|enled_latch ; 0.000        ; 0.865      ; 1.878      ;
; 0.901 ; ir:U5|instruction[2]                                                                              ; led_encoder:U13|altsyncram:Ram0_rtl_0|altsyncram_r771:auto_generated|ram_block1a0~porta_address_reg0 ; statectrl:U14|enirin_latch                ; statectrl:U14|enled_latch ; 0.000        ; 0.865      ; 1.880      ;
; 0.909 ; ir:U5|instruction[0]                                                                              ; led_encoder:U13|altsyncram:Ram0_rtl_0|altsyncram_r771:auto_generated|ram_block1a0~porta_address_reg0 ; statectrl:U14|enirin_latch                ; statectrl:U14|enled_latch ; 0.000        ; 0.865      ; 1.888      ;
; 0.936 ; ir:U5|instruction[3]                                                                              ; led_encoder:U13|altsyncram:Ram0_rtl_0|altsyncram_r771:auto_generated|ram_block1a0~porta_address_reg0 ; statectrl:U14|enirin_latch                ; statectrl:U14|enled_latch ; 0.000        ; 0.865      ; 1.915      ;
; 0.942 ; ram_new:U3|ram_new_ram:inst|altsyncram:altsyncram_component|altsyncram_2kn3:auto_generated|q_a[0] ; led_encoder:U13|altsyncram:Ram0_rtl_0|altsyncram_r771:auto_generated|ram_block1a0~porta_address_reg0 ; statectrl:U14|ramrd_latch                 ; statectrl:U14|enled_latch ; 0.000        ; 0.805      ; 1.861      ;
; 0.970 ; ram_new:U3|ram_new_ram:inst|altsyncram:altsyncram_component|altsyncram_2kn3:auto_generated|q_a[7] ; led_encoder:U13|altsyncram:Ram0_rtl_0|altsyncram_r771:auto_generated|ram_block1a0~porta_address_reg0 ; statectrl:U14|ramrd_latch                 ; statectrl:U14|enled_latch ; 0.000        ; 0.805      ; 1.889      ;
; 0.979 ; ram_new:U3|ram_new_ram:inst|altsyncram:altsyncram_component|altsyncram_2kn3:auto_generated|q_a[6] ; led_encoder:U13|altsyncram:Ram0_rtl_0|altsyncram_r771:auto_generated|ram_block1a0~porta_address_reg0 ; statectrl:U14|ramrd_latch                 ; statectrl:U14|enled_latch ; 0.000        ; 0.805      ; 1.898      ;
; 1.037 ; ir:U5|instruction[8]                                                                              ; led_encoder:U13|altsyncram:Ram0_rtl_0|altsyncram_r771:auto_generated|ram_block1a0~porta_address_reg0 ; statectrl:U14|enirin_latch                ; statectrl:U14|enled_latch ; 0.000        ; 0.879      ; 2.030      ;
; 1.059 ; ram_new:U3|ram_new_ram:inst|altsyncram:altsyncram_component|altsyncram_2kn3:auto_generated|q_a[2] ; led_encoder:U13|altsyncram:Ram0_rtl_0|altsyncram_r771:auto_generated|ram_block1a0~porta_address_reg0 ; statectrl:U14|ramrd_latch                 ; statectrl:U14|enled_latch ; 0.000        ; 0.805      ; 1.978      ;
; 1.067 ; ram_new:U3|ram_new_ram:inst|altsyncram:altsyncram_component|altsyncram_2kn3:auto_generated|q_a[5] ; led_encoder:U13|altsyncram:Ram0_rtl_0|altsyncram_r771:auto_generated|ram_block1a0~porta_address_reg0 ; statectrl:U14|ramrd_latch                 ; statectrl:U14|enled_latch ; 0.000        ; 0.805      ; 1.986      ;
; 1.243 ; ram_new:U3|ram_new_ram:inst|altsyncram:altsyncram_component|altsyncram_2kn3:auto_generated|q_a[4] ; led_encoder:U13|altsyncram:Ram0_rtl_0|altsyncram_r771:auto_generated|ram_block1a0~porta_address_reg0 ; statectrl:U14|ramrd_latch                 ; statectrl:U14|enled_latch ; 0.000        ; 0.805      ; 2.162      ;
; 1.264 ; ir:U5|instruction[10]                                                                             ; led_encoder:U13|altsyncram:Ram0_rtl_0|altsyncram_r771:auto_generated|ram_block1a0~porta_address_reg0 ; ir:U5|instruction[10]                     ; statectrl:U14|enled_latch ; -0.500       ; 1.681      ; 2.674      ;
; 1.313 ; ram_new:U3|ram_new_ram:inst|altsyncram:altsyncram_component|altsyncram_2kn3:auto_generated|q_a[1] ; led_encoder:U13|altsyncram:Ram0_rtl_0|altsyncram_r771:auto_generated|ram_block1a0~porta_address_reg0 ; statectrl:U14|ramrd_latch                 ; statectrl:U14|enled_latch ; 0.000        ; 0.805      ; 2.232      ;
; 1.469 ; gr:U12|grb_latch[3]                                                                               ; led_encoder:U13|altsyncram:Ram0_rtl_0|altsyncram_r771:auto_generated|ram_block1a0~porta_address_reg0 ; ir:U5|instruction[10]                     ; statectrl:U14|enled_latch ; 0.000        ; -0.433     ; 1.160      ;
; 1.515 ; rom_new:U4|rom_new_rom:inst|altsyncram:altsyncram_component|altsyncram_kdr3:auto_generated|q_a[1] ; led_encoder:U13|altsyncram:Ram0_rtl_0|altsyncram_r771:auto_generated|ram_block1a0~porta_address_reg0 ; rom_new:U4|monostable_trigger:inst3|pulse ; statectrl:U14|enled_latch ; 0.000        ; -0.031     ; 1.608      ;
; 1.530 ; rom_new:U4|rom_new_rom:inst|altsyncram:altsyncram_component|altsyncram_kdr3:auto_generated|q_a[3] ; led_encoder:U13|altsyncram:Ram0_rtl_0|altsyncram_r771:auto_generated|ram_block1a0~porta_address_reg0 ; rom_new:U4|monostable_trigger:inst3|pulse ; statectrl:U14|enled_latch ; 0.000        ; -0.031     ; 1.623      ;
; 1.537 ; dbufferb:U10|data_latch[4]                                                                        ; led_encoder:U13|altsyncram:Ram0_rtl_0|altsyncram_r771:auto_generated|ram_block1a0~porta_address_reg0 ; statectrl:U14|enalu_latch                 ; statectrl:U14|enled_latch ; -0.500       ; -0.125     ; 1.036      ;
; 1.550 ; gr:U12|grc_latch[4]                                                                               ; led_encoder:U13|altsyncram:Ram0_rtl_0|altsyncram_r771:auto_generated|ram_block1a0~porta_address_reg0 ; ir:U5|instruction[10]                     ; statectrl:U14|enled_latch ; 0.000        ; -0.439     ; 1.235      ;
; 1.578 ; dbufferb:U10|data_latch[4]                                                                        ; led_encoder:U13|altsyncram:Ram0_rtl_0|altsyncram_r771:auto_generated|ram_block1a0~porta_address_reg0 ; statectrl:U14|dbfbin_latch                ; statectrl:U14|enled_latch ; -0.500       ; -0.166     ; 1.036      ;
; 1.578 ; gr:U12|grb_latch[1]                                                                               ; led_encoder:U13|altsyncram:Ram0_rtl_0|altsyncram_r771:auto_generated|ram_block1a0~porta_address_reg0 ; ir:U5|instruction[10]                     ; statectrl:U14|enled_latch ; 0.000        ; -0.433     ; 1.269      ;
; 1.582 ; dbufferb:U10|data_latch[5]                                                                        ; led_encoder:U13|altsyncram:Ram0_rtl_0|altsyncram_r771:auto_generated|ram_block1a0~porta_address_reg0 ; statectrl:U14|enalu_latch                 ; statectrl:U14|enled_latch ; -0.500       ; -0.134     ; 1.072      ;
; 1.592 ; gr:U12|grb_latch[5]                                                                               ; led_encoder:U13|altsyncram:Ram0_rtl_0|altsyncram_r771:auto_generated|ram_block1a0~porta_address_reg0 ; ir:U5|instruction[10]                     ; statectrl:U14|enled_latch ; 0.000        ; -0.441     ; 1.275      ;
; 1.600 ; gr:U12|grb_latch[7]                                                                               ; led_encoder:U13|altsyncram:Ram0_rtl_0|altsyncram_r771:auto_generated|ram_block1a0~porta_address_reg0 ; ir:U5|instruction[10]                     ; statectrl:U14|enled_latch ; 0.000        ; -0.441     ; 1.283      ;
; 1.604 ; gr:U12|grc_latch[6]                                                                               ; led_encoder:U13|altsyncram:Ram0_rtl_0|altsyncram_r771:auto_generated|ram_block1a0~porta_address_reg0 ; ir:U5|instruction[10]                     ; statectrl:U14|enled_latch ; 0.000        ; -0.442     ; 1.286      ;
; 1.623 ; dbufferb:U10|data_latch[5]                                                                        ; led_encoder:U13|altsyncram:Ram0_rtl_0|altsyncram_r771:auto_generated|ram_block1a0~porta_address_reg0 ; statectrl:U14|dbfbin_latch                ; statectrl:U14|enled_latch ; -0.500       ; -0.175     ; 1.072      ;
; 1.665 ; gr:U12|grd_latch[3]                                                                               ; led_encoder:U13|altsyncram:Ram0_rtl_0|altsyncram_r771:auto_generated|ram_block1a0~porta_address_reg0 ; ir:U5|instruction[10]                     ; statectrl:U14|enled_latch ; 0.000        ; -0.463     ; 1.326      ;
; 1.665 ; rom_new:U4|rom_new_rom:inst|altsyncram:altsyncram_component|altsyncram_kdr3:auto_generated|q_a[0] ; led_encoder:U13|altsyncram:Ram0_rtl_0|altsyncram_r771:auto_generated|ram_block1a0~porta_address_reg0 ; rom_new:U4|monostable_trigger:inst3|pulse ; statectrl:U14|enled_latch ; 0.000        ; -0.031     ; 1.758      ;
; 1.680 ; dbufferb:U10|data_latch[7]                                                                        ; led_encoder:U13|altsyncram:Ram0_rtl_0|altsyncram_r771:auto_generated|ram_block1a0~porta_address_reg0 ; statectrl:U14|enalu_latch                 ; statectrl:U14|enled_latch ; -0.500       ; -0.134     ; 1.170      ;
; 1.680 ; ram_new:U3|ram_new_ram:inst|altsyncram:altsyncram_component|altsyncram_2kn3:auto_generated|q_a[3] ; led_encoder:U13|altsyncram:Ram0_rtl_0|altsyncram_r771:auto_generated|ram_block1a0~porta_address_reg0 ; statectrl:U14|ramrd_latch                 ; statectrl:U14|enled_latch ; 0.000        ; 0.805      ; 2.599      ;
; 1.699 ; dbufferb:U10|data_latch[6]                                                                        ; led_encoder:U13|altsyncram:Ram0_rtl_0|altsyncram_r771:auto_generated|ram_block1a0~porta_address_reg0 ; statectrl:U14|enalu_latch                 ; statectrl:U14|enled_latch ; -0.500       ; -0.239     ; 1.084      ;
; 1.721 ; dbufferb:U10|data_latch[7]                                                                        ; led_encoder:U13|altsyncram:Ram0_rtl_0|altsyncram_r771:auto_generated|ram_block1a0~porta_address_reg0 ; statectrl:U14|dbfbin_latch                ; statectrl:U14|enled_latch ; -0.500       ; -0.175     ; 1.170      ;
; 1.740 ; dbufferb:U10|data_latch[6]                                                                        ; led_encoder:U13|altsyncram:Ram0_rtl_0|altsyncram_r771:auto_generated|ram_block1a0~porta_address_reg0 ; statectrl:U14|dbfbin_latch                ; statectrl:U14|enled_latch ; -0.500       ; -0.280     ; 1.084      ;
; 1.773 ; gr:U12|grd_latch[5]                                                                               ; led_encoder:U13|altsyncram:Ram0_rtl_0|altsyncram_r771:auto_generated|ram_block1a0~porta_address_reg0 ; ir:U5|instruction[10]                     ; statectrl:U14|enled_latch ; 0.000        ; -0.472     ; 1.425      ;
; 1.782 ; gr:U12|grd_latch[7]                                                                               ; led_encoder:U13|altsyncram:Ram0_rtl_0|altsyncram_r771:auto_generated|ram_block1a0~porta_address_reg0 ; ir:U5|instruction[10]                     ; statectrl:U14|enled_latch ; 0.000        ; -0.472     ; 1.434      ;
; 1.802 ; dbufferb:U10|data_latch[1]                                                                        ; led_encoder:U13|altsyncram:Ram0_rtl_0|altsyncram_r771:auto_generated|ram_block1a0~porta_address_reg0 ; statectrl:U14|enalu_latch                 ; statectrl:U14|enled_latch ; -0.500       ; -0.132     ; 1.294      ;
; 1.820 ; rom_new:U4|rom_new_rom:inst|altsyncram:altsyncram_component|altsyncram_kdr3:auto_generated|q_a[2] ; led_encoder:U13|altsyncram:Ram0_rtl_0|altsyncram_r771:auto_generated|ram_block1a0~porta_address_reg0 ; rom_new:U4|monostable_trigger:inst3|pulse ; statectrl:U14|enled_latch ; 0.000        ; -0.031     ; 1.913      ;
; 1.839 ; rom_new:U4|rom_new_rom:inst|altsyncram:altsyncram_component|altsyncram_kdr3:auto_generated|q_a[5] ; led_encoder:U13|altsyncram:Ram0_rtl_0|altsyncram_r771:auto_generated|ram_block1a0~porta_address_reg0 ; rom_new:U4|monostable_trigger:inst3|pulse ; statectrl:U14|enled_latch ; 0.000        ; -0.031     ; 1.932      ;
; 1.843 ; dbufferb:U10|data_latch[1]                                                                        ; led_encoder:U13|altsyncram:Ram0_rtl_0|altsyncram_r771:auto_generated|ram_block1a0~porta_address_reg0 ; statectrl:U14|dbfbin_latch                ; statectrl:U14|enled_latch ; -0.500       ; -0.173     ; 1.294      ;
; 1.852 ; gr:U12|grb_latch[0]                                                                               ; led_encoder:U13|altsyncram:Ram0_rtl_0|altsyncram_r771:auto_generated|ram_block1a0~porta_address_reg0 ; ir:U5|instruction[10]                     ; statectrl:U14|enled_latch ; 0.000        ; -0.432     ; 1.544      ;
; 1.857 ; rom_new:U4|rom_new_rom:inst|altsyncram:altsyncram_component|altsyncram_kdr3:auto_generated|q_a[7] ; led_encoder:U13|altsyncram:Ram0_rtl_0|altsyncram_r771:auto_generated|ram_block1a0~porta_address_reg0 ; rom_new:U4|monostable_trigger:inst3|pulse ; statectrl:U14|enled_latch ; 0.000        ; -0.031     ; 1.950      ;
; 1.869 ; gr:U12|grc_latch[3]                                                                               ; led_encoder:U13|altsyncram:Ram0_rtl_0|altsyncram_r771:auto_generated|ram_block1a0~porta_address_reg0 ; ir:U5|instruction[10]                     ; statectrl:U14|enled_latch ; 0.000        ; -0.441     ; 1.552      ;
; 1.905 ; rom_new:U4|rom_new_rom:inst|altsyncram:altsyncram_component|altsyncram_kdr3:auto_generated|q_a[6] ; led_encoder:U13|altsyncram:Ram0_rtl_0|altsyncram_r771:auto_generated|ram_block1a0~porta_address_reg0 ; rom_new:U4|monostable_trigger:inst3|pulse ; statectrl:U14|enled_latch ; 0.000        ; -0.031     ; 1.998      ;
; 1.910 ; dbufferb:U10|data_latch[0]                                                                        ; led_encoder:U13|altsyncram:Ram0_rtl_0|altsyncram_r771:auto_generated|ram_block1a0~porta_address_reg0 ; statectrl:U14|enalu_latch                 ; statectrl:U14|enled_latch ; -0.500       ; -0.132     ; 1.402      ;
; 1.928 ; gr:U12|grd_latch[1]                                                                               ; led_encoder:U13|altsyncram:Ram0_rtl_0|altsyncram_r771:auto_generated|ram_block1a0~porta_address_reg0 ; ir:U5|instruction[10]                     ; statectrl:U14|enled_latch ; 0.000        ; -0.463     ; 1.589      ;
; 1.930 ; dbufferb:U10|data_latch[3]                                                                        ; led_encoder:U13|altsyncram:Ram0_rtl_0|altsyncram_r771:auto_generated|ram_block1a0~porta_address_reg0 ; statectrl:U14|enalu_latch                 ; statectrl:U14|enled_latch ; -0.500       ; -0.132     ; 1.422      ;
; 1.932 ; gr:U12|grb_latch[4]                                                                               ; led_encoder:U13|altsyncram:Ram0_rtl_0|altsyncram_r771:auto_generated|ram_block1a0~porta_address_reg0 ; ir:U5|instruction[10]                     ; statectrl:U14|enled_latch ; 0.000        ; -0.432     ; 1.624      ;
; 1.940 ; gr:U12|grc_latch[7]                                                                               ; led_encoder:U13|altsyncram:Ram0_rtl_0|altsyncram_r771:auto_generated|ram_block1a0~porta_address_reg0 ; ir:U5|instruction[10]                     ; statectrl:U14|enled_latch ; 0.000        ; -0.449     ; 1.615      ;
; 1.951 ; dbufferb:U10|data_latch[0]                                                                        ; led_encoder:U13|altsyncram:Ram0_rtl_0|altsyncram_r771:auto_generated|ram_block1a0~porta_address_reg0 ; statectrl:U14|dbfbin_latch                ; statectrl:U14|enled_latch ; -0.500       ; -0.173     ; 1.402      ;
; 1.956 ; gr:U12|grd_latch[4]                                                                               ; led_encoder:U13|altsyncram:Ram0_rtl_0|altsyncram_r771:auto_generated|ram_block1a0~porta_address_reg0 ; ir:U5|instruction[10]                     ; statectrl:U14|enled_latch ; 0.000        ; -0.463     ; 1.617      ;
; 1.967 ; gr:U12|grc_latch[5]                                                                               ; led_encoder:U13|altsyncram:Ram0_rtl_0|altsyncram_r771:auto_generated|ram_block1a0~porta_address_reg0 ; ir:U5|instruction[10]                     ; statectrl:U14|enled_latch ; 0.000        ; -0.449     ; 1.642      ;
; 1.971 ; dbufferb:U10|data_latch[3]                                                                        ; led_encoder:U13|altsyncram:Ram0_rtl_0|altsyncram_r771:auto_generated|ram_block1a0~porta_address_reg0 ; statectrl:U14|dbfbin_latch                ; statectrl:U14|enled_latch ; -0.500       ; -0.173     ; 1.422      ;
; 1.975 ; gr:U12|grb_latch[6]                                                                               ; led_encoder:U13|altsyncram:Ram0_rtl_0|altsyncram_r771:auto_generated|ram_block1a0~porta_address_reg0 ; ir:U5|instruction[10]                     ; statectrl:U14|enled_latch ; 0.000        ; -0.432     ; 1.667      ;
; 1.977 ; gr:U12|grb_latch[2]                                                                               ; led_encoder:U13|altsyncram:Ram0_rtl_0|altsyncram_r771:auto_generated|ram_block1a0~porta_address_reg0 ; ir:U5|instruction[10]                     ; statectrl:U14|enled_latch ; 0.000        ; -0.432     ; 1.669      ;
; 1.978 ; gr:U12|grc_latch[1]                                                                               ; led_encoder:U13|altsyncram:Ram0_rtl_0|altsyncram_r771:auto_generated|ram_block1a0~porta_address_reg0 ; ir:U5|instruction[10]                     ; statectrl:U14|enled_latch ; 0.000        ; -0.440     ; 1.662      ;
; 1.994 ; gr:U12|grc_latch[2]                                                                               ; led_encoder:U13|altsyncram:Ram0_rtl_0|altsyncram_r771:auto_generated|ram_block1a0~porta_address_reg0 ; ir:U5|instruction[10]                     ; statectrl:U14|enled_latch ; 0.000        ; -0.441     ; 1.677      ;
; 1.995 ; rom_new:U4|rom_new_rom:inst|altsyncram:altsyncram_component|altsyncram_kdr3:auto_generated|q_a[4] ; led_encoder:U13|altsyncram:Ram0_rtl_0|altsyncram_r771:auto_generated|ram_block1a0~porta_address_reg0 ; rom_new:U4|monostable_trigger:inst3|pulse ; statectrl:U14|enled_latch ; 0.000        ; -0.031     ; 2.088      ;
; 1.998 ; gr:U12|grd_latch[6]                                                                               ; led_encoder:U13|altsyncram:Ram0_rtl_0|altsyncram_r771:auto_generated|ram_block1a0~porta_address_reg0 ; ir:U5|instruction[10]                     ; statectrl:U14|enled_latch ; 0.000        ; -0.463     ; 1.659      ;
; 2.017 ; gr:U12|grd_latch[0]                                                                               ; led_encoder:U13|altsyncram:Ram0_rtl_0|altsyncram_r771:auto_generated|ram_block1a0~porta_address_reg0 ; ir:U5|instruction[10]                     ; statectrl:U14|enled_latch ; 0.000        ; -0.463     ; 1.678      ;
; 2.048 ; gr:U12|grc_latch[0]                                                                               ; led_encoder:U13|altsyncram:Ram0_rtl_0|altsyncram_r771:auto_generated|ram_block1a0~porta_address_reg0 ; ir:U5|instruction[10]                     ; statectrl:U14|enled_latch ; 0.000        ; -0.441     ; 1.731      ;
; 2.069 ; gr:U12|grc_latch[4]                                                                               ; led_encoder:U13|altsyncram:Ram0_rtl_0|altsyncram_r771:auto_generated|ram_block1a0~porta_address_reg0 ; ir:U5|instruction[10]                     ; statectrl:U14|enled_latch ; -0.500       ; -0.458     ; 1.235      ;
; 2.123 ; gr:U12|grc_latch[6]                                                                               ; led_encoder:U13|altsyncram:Ram0_rtl_0|altsyncram_r771:auto_generated|ram_block1a0~porta_address_reg0 ; ir:U5|instruction[10]                     ; statectrl:U14|enled_latch ; -0.500       ; -0.461     ; 1.286      ;
; 2.134 ; gr:U12|grb_latch[3]                                                                               ; led_encoder:U13|altsyncram:Ram0_rtl_0|altsyncram_r771:auto_generated|ram_block1a0~porta_address_reg0 ; ir:U5|instruction[10]                     ; statectrl:U14|enled_latch ; -0.500       ; -0.598     ; 1.160      ;
; 2.141 ; gr:U12|grd_latch[2]                                                                               ; led_encoder:U13|altsyncram:Ram0_rtl_0|altsyncram_r771:auto_generated|ram_block1a0~porta_address_reg0 ; ir:U5|instruction[10]                     ; statectrl:U14|enled_latch ; 0.000        ; -0.463     ; 1.802      ;
; 2.185 ; dbufferb:U10|data_latch[2]                                                                        ; led_encoder:U13|altsyncram:Ram0_rtl_0|altsyncram_r771:auto_generated|ram_block1a0~porta_address_reg0 ; statectrl:U14|enalu_latch                 ; statectrl:U14|enled_latch ; -0.500       ; -0.247     ; 1.562      ;
; 2.226 ; dbufferb:U10|data_latch[2]                                                                        ; led_encoder:U13|altsyncram:Ram0_rtl_0|altsyncram_r771:auto_generated|ram_block1a0~porta_address_reg0 ; statectrl:U14|dbfbin_latch                ; statectrl:U14|enled_latch ; -0.500       ; -0.288     ; 1.562      ;
; 2.243 ; gr:U12|grb_latch[1]                                                                               ; led_encoder:U13|altsyncram:Ram0_rtl_0|altsyncram_r771:auto_generated|ram_block1a0~porta_address_reg0 ; ir:U5|instruction[10]                     ; statectrl:U14|enled_latch ; -0.500       ; -0.598     ; 1.269      ;
; 2.257 ; gr:U12|grb_latch[5]                                                                               ; led_encoder:U13|altsyncram:Ram0_rtl_0|altsyncram_r771:auto_generated|ram_block1a0~porta_address_reg0 ; ir:U5|instruction[10]                     ; statectrl:U14|enled_latch ; -0.500       ; -0.606     ; 1.275      ;
; 2.265 ; gr:U12|grb_latch[7]                                                                               ; led_encoder:U13|altsyncram:Ram0_rtl_0|altsyncram_r771:auto_generated|ram_block1a0~porta_address_reg0 ; ir:U5|instruction[10]                     ; statectrl:U14|enled_latch ; -0.500       ; -0.606     ; 1.283      ;
; 2.336 ; gr:U12|gra_latch[6]                                                                               ; led_encoder:U13|altsyncram:Ram0_rtl_0|altsyncram_r771:auto_generated|ram_block1a0~porta_address_reg0 ; ir:U5|instruction[10]                     ; statectrl:U14|enled_latch ; -0.500       ; -0.568     ; 1.392      ;
; 2.369 ; gr:U12|gra_latch[4]                                                                               ; led_encoder:U13|altsyncram:Ram0_rtl_0|altsyncram_r771:auto_generated|ram_block1a0~porta_address_reg0 ; ir:U5|instruction[10]                     ; statectrl:U14|enled_latch ; -0.500       ; -0.565     ; 1.428      ;
; 2.388 ; gr:U12|grc_latch[3]                                                                               ; led_encoder:U13|altsyncram:Ram0_rtl_0|altsyncram_r771:auto_generated|ram_block1a0~porta_address_reg0 ; ir:U5|instruction[10]                     ; statectrl:U14|enled_latch ; -0.500       ; -0.460     ; 1.552      ;
; 2.459 ; gr:U12|grc_latch[7]                                                                               ; led_encoder:U13|altsyncram:Ram0_rtl_0|altsyncram_r771:auto_generated|ram_block1a0~porta_address_reg0 ; ir:U5|instruction[10]                     ; statectrl:U14|enled_latch ; -0.500       ; -0.468     ; 1.615      ;
; 2.486 ; gr:U12|grc_latch[5]                                                                               ; led_encoder:U13|altsyncram:Ram0_rtl_0|altsyncram_r771:auto_generated|ram_block1a0~porta_address_reg0 ; ir:U5|instruction[10]                     ; statectrl:U14|enled_latch ; -0.500       ; -0.468     ; 1.642      ;
; 2.497 ; gr:U12|grc_latch[1]                                                                               ; led_encoder:U13|altsyncram:Ram0_rtl_0|altsyncram_r771:auto_generated|ram_block1a0~porta_address_reg0 ; ir:U5|instruction[10]                     ; statectrl:U14|enled_latch ; -0.500       ; -0.459     ; 1.662      ;
; 2.513 ; gr:U12|gra_latch[1]                                                                               ; led_encoder:U13|altsyncram:Ram0_rtl_0|altsyncram_r771:auto_generated|ram_block1a0~porta_address_reg0 ; ir:U5|instruction[10]                     ; statectrl:U14|enled_latch ; -0.500       ; -0.567     ; 1.570      ;
; 2.513 ; gr:U12|grc_latch[2]                                                                               ; led_encoder:U13|altsyncram:Ram0_rtl_0|altsyncram_r771:auto_generated|ram_block1a0~porta_address_reg0 ; ir:U5|instruction[10]                     ; statectrl:U14|enled_latch ; -0.500       ; -0.460     ; 1.677      ;
; 2.517 ; gr:U12|grb_latch[0]                                                                               ; led_encoder:U13|altsyncram:Ram0_rtl_0|altsyncram_r771:auto_generated|ram_block1a0~porta_address_reg0 ; ir:U5|instruction[10]                     ; statectrl:U14|enled_latch ; -0.500       ; -0.597     ; 1.544      ;
; 2.547 ; gr:U12|gra_latch[5]                                                                               ; led_encoder:U13|altsyncram:Ram0_rtl_0|altsyncram_r771:auto_generated|ram_block1a0~porta_address_reg0 ; ir:U5|instruction[10]                     ; statectrl:U14|enled_latch ; -0.500       ; -0.576     ; 1.595      ;
+-------+---------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------+-------------------------------------------+---------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'clk_input'                                                                                                                                            ;
+-------+--------------------------------------------------+--------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                        ; To Node                                          ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------+--------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.186 ; rom_new:U4|monostable_trigger:inst3|counter[1]   ; rom_new:U4|monostable_trigger:inst3|counter[1]   ; clk_input    ; clk_input   ; 0.000        ; 0.037      ; 0.307      ;
; 0.193 ; clk_divider:U1|counter[0]                        ; clk_divider:U1|counter[0]                        ; clk_input    ; clk_input   ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; rom_new:U4|monostable_trigger:inst3|counter[0]   ; rom_new:U4|monostable_trigger:inst3|counter[0]   ; clk_input    ; clk_input   ; 0.000        ; 0.037      ; 0.314      ;
; 0.198 ; clk_divider:U1|counter[5]                        ; clk_divider:U1|clk_out                           ; clk_input    ; clk_input   ; 0.000        ; 0.037      ; 0.319      ;
; 0.199 ; rom_new:U4|monostable_trigger:inst3|counter[0]   ; rom_new:U4|monostable_trigger:inst3|counter[1]   ; clk_input    ; clk_input   ; 0.000        ; 0.037      ; 0.320      ;
; 0.204 ; clk_divider:U1|counter[17]                       ; clk_divider:U1|counter[17]                       ; clk_input    ; clk_input   ; 0.000        ; 0.037      ; 0.325      ;
; 0.271 ; rom_new:U4|monostable_trigger:inst3|counter[1]   ; rom_new:U4|monostable_trigger:inst3|counter[0]   ; clk_input    ; clk_input   ; 0.000        ; 0.037      ; 0.392      ;
; 0.291 ; clk_divider:U1|counter[8]                        ; clk_divider:U1|counter[8]                        ; clk_input    ; clk_input   ; 0.000        ; 0.037      ; 0.412      ;
; 0.292 ; clk_divider:U1|counter[6]                        ; clk_divider:U1|counter[6]                        ; clk_input    ; clk_input   ; 0.000        ; 0.037      ; 0.413      ;
; 0.293 ; clk_divider:U1|counter[14]                       ; clk_divider:U1|counter[14]                       ; clk_input    ; clk_input   ; 0.000        ; 0.037      ; 0.414      ;
; 0.293 ; clk_divider:U1|counter[12]                       ; clk_divider:U1|counter[12]                       ; clk_input    ; clk_input   ; 0.000        ; 0.037      ; 0.414      ;
; 0.293 ; clk_divider:U1|counter[10]                       ; clk_divider:U1|counter[10]                       ; clk_input    ; clk_input   ; 0.000        ; 0.037      ; 0.414      ;
; 0.293 ; clk_divider:U1|counter[4]                        ; clk_divider:U1|counter[4]                        ; clk_input    ; clk_input   ; 0.000        ; 0.037      ; 0.414      ;
; 0.294 ; clk_divider:U1|counter[16]                       ; clk_divider:U1|counter[16]                       ; clk_input    ; clk_input   ; 0.000        ; 0.037      ; 0.415      ;
; 0.294 ; clk_divider:U1|counter[15]                       ; clk_divider:U1|counter[15]                       ; clk_input    ; clk_input   ; 0.000        ; 0.037      ; 0.415      ;
; 0.294 ; clk_divider:U1|counter[9]                        ; clk_divider:U1|counter[9]                        ; clk_input    ; clk_input   ; 0.000        ; 0.037      ; 0.415      ;
; 0.294 ; clk_divider:U1|counter[7]                        ; clk_divider:U1|counter[7]                        ; clk_input    ; clk_input   ; 0.000        ; 0.037      ; 0.415      ;
; 0.294 ; clk_divider:U1|counter[2]                        ; clk_divider:U1|counter[2]                        ; clk_input    ; clk_input   ; 0.000        ; 0.037      ; 0.415      ;
; 0.295 ; clk_divider:U1|counter[13]                       ; clk_divider:U1|counter[13]                       ; clk_input    ; clk_input   ; 0.000        ; 0.037      ; 0.416      ;
; 0.295 ; clk_divider:U1|counter[11]                       ; clk_divider:U1|counter[11]                       ; clk_input    ; clk_input   ; 0.000        ; 0.037      ; 0.416      ;
; 0.295 ; clk_divider:U1|counter[3]                        ; clk_divider:U1|counter[3]                        ; clk_input    ; clk_input   ; 0.000        ; 0.037      ; 0.416      ;
; 0.298 ; clk_divider:U1|counter[5]                        ; clk_divider:U1|counter[5]                        ; clk_input    ; clk_input   ; 0.000        ; 0.037      ; 0.419      ;
; 0.299 ; clk_divider:U1|counter[1]                        ; clk_divider:U1|counter[1]                        ; clk_input    ; clk_input   ; 0.000        ; 0.037      ; 0.420      ;
; 0.300 ; clk_divider:U1|counter[0]                        ; clk_divider:U1|counter[1]                        ; clk_input    ; clk_input   ; 0.000        ; 0.037      ; 0.421      ;
; 0.351 ; rom_new:U4|monostable_trigger:inst3|counter[0]   ; rom_new:U4|monostable_trigger:inst3|stop_counter ; clk_input    ; clk_input   ; 0.000        ; 0.037      ; 0.472      ;
; 0.385 ; clk_divider:U1|counter[17]                       ; clk_divider:U1|clk_led                           ; clk_input    ; clk_input   ; 0.000        ; 0.037      ; 0.506      ;
; 0.440 ; clk_divider:U1|counter[8]                        ; clk_divider:U1|counter[9]                        ; clk_input    ; clk_input   ; 0.000        ; 0.037      ; 0.561      ;
; 0.441 ; clk_divider:U1|counter[6]                        ; clk_divider:U1|counter[7]                        ; clk_input    ; clk_input   ; 0.000        ; 0.037      ; 0.562      ;
; 0.442 ; clk_divider:U1|counter[14]                       ; clk_divider:U1|counter[15]                       ; clk_input    ; clk_input   ; 0.000        ; 0.037      ; 0.563      ;
; 0.442 ; clk_divider:U1|counter[12]                       ; clk_divider:U1|counter[13]                       ; clk_input    ; clk_input   ; 0.000        ; 0.037      ; 0.563      ;
; 0.442 ; clk_divider:U1|counter[10]                       ; clk_divider:U1|counter[11]                       ; clk_input    ; clk_input   ; 0.000        ; 0.037      ; 0.563      ;
; 0.442 ; clk_divider:U1|counter[4]                        ; clk_divider:U1|counter[5]                        ; clk_input    ; clk_input   ; 0.000        ; 0.037      ; 0.563      ;
; 0.443 ; clk_divider:U1|counter[16]                       ; clk_divider:U1|counter[17]                       ; clk_input    ; clk_input   ; 0.000        ; 0.037      ; 0.564      ;
; 0.443 ; clk_divider:U1|counter[2]                        ; clk_divider:U1|counter[3]                        ; clk_input    ; clk_input   ; 0.000        ; 0.037      ; 0.564      ;
; 0.452 ; clk_divider:U1|counter[7]                        ; clk_divider:U1|counter[8]                        ; clk_input    ; clk_input   ; 0.000        ; 0.037      ; 0.573      ;
; 0.452 ; clk_divider:U1|counter[9]                        ; clk_divider:U1|counter[10]                       ; clk_input    ; clk_input   ; 0.000        ; 0.037      ; 0.573      ;
; 0.452 ; clk_divider:U1|counter[15]                       ; clk_divider:U1|counter[16]                       ; clk_input    ; clk_input   ; 0.000        ; 0.037      ; 0.573      ;
; 0.452 ; clk_divider:U1|counter[0]                        ; clk_divider:U1|counter[2]                        ; clk_input    ; clk_input   ; 0.000        ; 0.037      ; 0.573      ;
; 0.452 ; clk_divider:U1|counter[1]                        ; clk_divider:U1|counter[2]                        ; clk_input    ; clk_input   ; 0.000        ; 0.037      ; 0.573      ;
; 0.453 ; clk_divider:U1|counter[13]                       ; clk_divider:U1|counter[14]                       ; clk_input    ; clk_input   ; 0.000        ; 0.037      ; 0.574      ;
; 0.453 ; clk_divider:U1|counter[11]                       ; clk_divider:U1|counter[12]                       ; clk_input    ; clk_input   ; 0.000        ; 0.037      ; 0.574      ;
; 0.453 ; clk_divider:U1|counter[3]                        ; clk_divider:U1|counter[4]                        ; clk_input    ; clk_input   ; 0.000        ; 0.037      ; 0.574      ;
; 0.455 ; clk_divider:U1|counter[7]                        ; clk_divider:U1|counter[9]                        ; clk_input    ; clk_input   ; 0.000        ; 0.037      ; 0.576      ;
; 0.455 ; clk_divider:U1|counter[9]                        ; clk_divider:U1|counter[11]                       ; clk_input    ; clk_input   ; 0.000        ; 0.037      ; 0.576      ;
; 0.455 ; clk_divider:U1|counter[15]                       ; clk_divider:U1|counter[17]                       ; clk_input    ; clk_input   ; 0.000        ; 0.037      ; 0.576      ;
; 0.455 ; clk_divider:U1|counter[0]                        ; clk_divider:U1|counter[3]                        ; clk_input    ; clk_input   ; 0.000        ; 0.037      ; 0.576      ;
; 0.455 ; clk_divider:U1|counter[1]                        ; clk_divider:U1|counter[3]                        ; clk_input    ; clk_input   ; 0.000        ; 0.037      ; 0.576      ;
; 0.456 ; clk_divider:U1|counter[5]                        ; clk_divider:U1|counter[6]                        ; clk_input    ; clk_input   ; 0.000        ; 0.037      ; 0.577      ;
; 0.456 ; clk_divider:U1|counter[13]                       ; clk_divider:U1|counter[15]                       ; clk_input    ; clk_input   ; 0.000        ; 0.037      ; 0.577      ;
; 0.456 ; clk_divider:U1|counter[11]                       ; clk_divider:U1|counter[13]                       ; clk_input    ; clk_input   ; 0.000        ; 0.037      ; 0.577      ;
; 0.456 ; clk_divider:U1|counter[3]                        ; clk_divider:U1|counter[5]                        ; clk_input    ; clk_input   ; 0.000        ; 0.037      ; 0.577      ;
; 0.457 ; rom_new:U4|monostable_trigger:inst3|stop_counter ; rom_new:U4|monostable_trigger:inst3|stop_counter ; clk_input    ; clk_input   ; 0.000        ; 0.037      ; 0.578      ;
; 0.459 ; clk_divider:U1|counter[5]                        ; clk_divider:U1|counter[7]                        ; clk_input    ; clk_input   ; 0.000        ; 0.037      ; 0.580      ;
; 0.462 ; rom_new:U4|monostable_trigger:inst3|counter[1]   ; rom_new:U4|monostable_trigger:inst3|stop_counter ; clk_input    ; clk_input   ; 0.000        ; 0.037      ; 0.583      ;
; 0.503 ; clk_divider:U1|counter[8]                        ; clk_divider:U1|counter[10]                       ; clk_input    ; clk_input   ; 0.000        ; 0.037      ; 0.624      ;
; 0.504 ; clk_divider:U1|counter[6]                        ; clk_divider:U1|counter[8]                        ; clk_input    ; clk_input   ; 0.000        ; 0.037      ; 0.625      ;
; 0.505 ; clk_divider:U1|counter[14]                       ; clk_divider:U1|counter[16]                       ; clk_input    ; clk_input   ; 0.000        ; 0.037      ; 0.626      ;
; 0.505 ; clk_divider:U1|counter[12]                       ; clk_divider:U1|counter[14]                       ; clk_input    ; clk_input   ; 0.000        ; 0.037      ; 0.626      ;
; 0.505 ; clk_divider:U1|counter[10]                       ; clk_divider:U1|counter[12]                       ; clk_input    ; clk_input   ; 0.000        ; 0.037      ; 0.626      ;
; 0.505 ; clk_divider:U1|counter[4]                        ; clk_divider:U1|counter[6]                        ; clk_input    ; clk_input   ; 0.000        ; 0.037      ; 0.626      ;
; 0.506 ; clk_divider:U1|counter[2]                        ; clk_divider:U1|counter[4]                        ; clk_input    ; clk_input   ; 0.000        ; 0.037      ; 0.627      ;
; 0.506 ; clk_divider:U1|counter[8]                        ; clk_divider:U1|counter[11]                       ; clk_input    ; clk_input   ; 0.000        ; 0.037      ; 0.627      ;
; 0.507 ; clk_divider:U1|counter[6]                        ; clk_divider:U1|counter[9]                        ; clk_input    ; clk_input   ; 0.000        ; 0.037      ; 0.628      ;
; 0.508 ; clk_divider:U1|counter[14]                       ; clk_divider:U1|counter[17]                       ; clk_input    ; clk_input   ; 0.000        ; 0.037      ; 0.629      ;
; 0.508 ; clk_divider:U1|counter[12]                       ; clk_divider:U1|counter[15]                       ; clk_input    ; clk_input   ; 0.000        ; 0.037      ; 0.629      ;
; 0.508 ; clk_divider:U1|counter[10]                       ; clk_divider:U1|counter[13]                       ; clk_input    ; clk_input   ; 0.000        ; 0.037      ; 0.629      ;
; 0.508 ; clk_divider:U1|counter[4]                        ; clk_divider:U1|counter[7]                        ; clk_input    ; clk_input   ; 0.000        ; 0.037      ; 0.629      ;
; 0.509 ; clk_divider:U1|counter[2]                        ; clk_divider:U1|counter[5]                        ; clk_input    ; clk_input   ; 0.000        ; 0.037      ; 0.630      ;
; 0.518 ; clk_divider:U1|counter[7]                        ; clk_divider:U1|counter[10]                       ; clk_input    ; clk_input   ; 0.000        ; 0.037      ; 0.639      ;
; 0.518 ; clk_divider:U1|counter[9]                        ; clk_divider:U1|counter[12]                       ; clk_input    ; clk_input   ; 0.000        ; 0.037      ; 0.639      ;
; 0.518 ; clk_divider:U1|counter[0]                        ; clk_divider:U1|counter[4]                        ; clk_input    ; clk_input   ; 0.000        ; 0.037      ; 0.639      ;
; 0.518 ; clk_divider:U1|counter[1]                        ; clk_divider:U1|counter[4]                        ; clk_input    ; clk_input   ; 0.000        ; 0.037      ; 0.639      ;
; 0.519 ; clk_divider:U1|counter[13]                       ; clk_divider:U1|counter[16]                       ; clk_input    ; clk_input   ; 0.000        ; 0.037      ; 0.640      ;
; 0.519 ; clk_divider:U1|counter[11]                       ; clk_divider:U1|counter[14]                       ; clk_input    ; clk_input   ; 0.000        ; 0.037      ; 0.640      ;
; 0.519 ; clk_divider:U1|counter[3]                        ; clk_divider:U1|counter[6]                        ; clk_input    ; clk_input   ; 0.000        ; 0.037      ; 0.640      ;
; 0.521 ; clk_divider:U1|counter[7]                        ; clk_divider:U1|counter[11]                       ; clk_input    ; clk_input   ; 0.000        ; 0.037      ; 0.642      ;
; 0.521 ; clk_divider:U1|counter[9]                        ; clk_divider:U1|counter[13]                       ; clk_input    ; clk_input   ; 0.000        ; 0.037      ; 0.642      ;
; 0.521 ; clk_divider:U1|counter[0]                        ; clk_divider:U1|counter[5]                        ; clk_input    ; clk_input   ; 0.000        ; 0.037      ; 0.642      ;
; 0.521 ; clk_divider:U1|counter[1]                        ; clk_divider:U1|counter[5]                        ; clk_input    ; clk_input   ; 0.000        ; 0.037      ; 0.642      ;
; 0.522 ; clk_divider:U1|counter[5]                        ; clk_divider:U1|counter[8]                        ; clk_input    ; clk_input   ; 0.000        ; 0.037      ; 0.643      ;
; 0.522 ; clk_divider:U1|counter[13]                       ; clk_divider:U1|counter[17]                       ; clk_input    ; clk_input   ; 0.000        ; 0.037      ; 0.643      ;
; 0.522 ; clk_divider:U1|counter[11]                       ; clk_divider:U1|counter[15]                       ; clk_input    ; clk_input   ; 0.000        ; 0.037      ; 0.643      ;
; 0.522 ; clk_divider:U1|counter[3]                        ; clk_divider:U1|counter[7]                        ; clk_input    ; clk_input   ; 0.000        ; 0.037      ; 0.643      ;
; 0.525 ; clk_divider:U1|counter[5]                        ; clk_divider:U1|counter[9]                        ; clk_input    ; clk_input   ; 0.000        ; 0.037      ; 0.646      ;
; 0.569 ; clk_divider:U1|counter[8]                        ; clk_divider:U1|counter[12]                       ; clk_input    ; clk_input   ; 0.000        ; 0.037      ; 0.690      ;
; 0.570 ; clk_divider:U1|counter[6]                        ; clk_divider:U1|counter[10]                       ; clk_input    ; clk_input   ; 0.000        ; 0.037      ; 0.691      ;
; 0.571 ; clk_divider:U1|counter[12]                       ; clk_divider:U1|counter[16]                       ; clk_input    ; clk_input   ; 0.000        ; 0.037      ; 0.692      ;
; 0.571 ; clk_divider:U1|counter[10]                       ; clk_divider:U1|counter[14]                       ; clk_input    ; clk_input   ; 0.000        ; 0.037      ; 0.692      ;
; 0.571 ; clk_divider:U1|counter[4]                        ; clk_divider:U1|counter[8]                        ; clk_input    ; clk_input   ; 0.000        ; 0.037      ; 0.692      ;
; 0.572 ; clk_divider:U1|counter[2]                        ; clk_divider:U1|counter[6]                        ; clk_input    ; clk_input   ; 0.000        ; 0.037      ; 0.693      ;
; 0.572 ; clk_divider:U1|counter[8]                        ; clk_divider:U1|counter[13]                       ; clk_input    ; clk_input   ; 0.000        ; 0.037      ; 0.693      ;
; 0.573 ; clk_divider:U1|counter[6]                        ; clk_divider:U1|counter[11]                       ; clk_input    ; clk_input   ; 0.000        ; 0.037      ; 0.694      ;
; 0.574 ; clk_divider:U1|counter[12]                       ; clk_divider:U1|counter[17]                       ; clk_input    ; clk_input   ; 0.000        ; 0.037      ; 0.695      ;
; 0.574 ; clk_divider:U1|counter[10]                       ; clk_divider:U1|counter[15]                       ; clk_input    ; clk_input   ; 0.000        ; 0.037      ; 0.695      ;
; 0.574 ; clk_divider:U1|counter[4]                        ; clk_divider:U1|counter[9]                        ; clk_input    ; clk_input   ; 0.000        ; 0.037      ; 0.695      ;
; 0.575 ; clk_divider:U1|counter[2]                        ; clk_divider:U1|counter[7]                        ; clk_input    ; clk_input   ; 0.000        ; 0.037      ; 0.696      ;
; 0.584 ; clk_divider:U1|counter[7]                        ; clk_divider:U1|counter[12]                       ; clk_input    ; clk_input   ; 0.000        ; 0.037      ; 0.705      ;
; 0.584 ; clk_divider:U1|counter[9]                        ; clk_divider:U1|counter[14]                       ; clk_input    ; clk_input   ; 0.000        ; 0.037      ; 0.705      ;
; 0.584 ; clk_divider:U1|counter[0]                        ; clk_divider:U1|counter[6]                        ; clk_input    ; clk_input   ; 0.000        ; 0.037      ; 0.705      ;
; 0.584 ; clk_divider:U1|counter[1]                        ; clk_divider:U1|counter[6]                        ; clk_input    ; clk_input   ; 0.000        ; 0.037      ; 0.705      ;
+-------+--------------------------------------------------+--------------------------------------------------+--------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'statectrl:U14|enirin_latch'                                                                                                                                                                              ;
+-------+---------------------------------------------------------------------------------------------------+-----------------------+----------------------------+----------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                         ; To Node               ; Launch Clock               ; Latch Clock                ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------------------------------------------------------+-----------------------+----------------------------+----------------------------+--------------+------------+------------+
; 0.208 ; ir:U5|state                                                                                       ; ir:U5|state           ; statectrl:U14|enirin_latch ; statectrl:U14|enirin_latch ; 0.000        ; 0.022      ; 0.314      ;
; 0.729 ; ir:U5|state                                                                                       ; ir:U5|instruction[14] ; statectrl:U14|enirin_latch ; statectrl:U14|enirin_latch ; 0.000        ; 0.157      ; 0.970      ;
; 0.729 ; ir:U5|state                                                                                       ; ir:U5|instruction[13] ; statectrl:U14|enirin_latch ; statectrl:U14|enirin_latch ; 0.000        ; 0.157      ; 0.970      ;
; 0.729 ; ir:U5|state                                                                                       ; ir:U5|instruction[11] ; statectrl:U14|enirin_latch ; statectrl:U14|enirin_latch ; 0.000        ; 0.157      ; 0.970      ;
; 0.729 ; ir:U5|state                                                                                       ; ir:U5|instruction[12] ; statectrl:U14|enirin_latch ; statectrl:U14|enirin_latch ; 0.000        ; 0.157      ; 0.970      ;
; 0.765 ; statectrl:U14|ramrd_latch                                                                         ; ir:U5|instruction[5]  ; statectrl:U14|ramrd_latch  ; statectrl:U14|enirin_latch ; 0.000        ; 0.827      ; 1.781      ;
; 0.806 ; statectrl:U14|ramrd_latch                                                                         ; ir:U5|instruction[7]  ; statectrl:U14|ramrd_latch  ; statectrl:U14|enirin_latch ; 0.000        ; 0.827      ; 1.822      ;
; 0.865 ; statectrl:U14|ramrd_latch                                                                         ; ir:U5|instruction[3]  ; statectrl:U14|ramrd_latch  ; statectrl:U14|enirin_latch ; 0.000        ; 0.861      ; 1.915      ;
; 0.917 ; pc:U7|addr_latch[7]                                                                               ; ir:U5|instruction[7]  ; statectrl:U14|nextn_latch  ; statectrl:U14|enirin_latch ; 0.000        ; 0.042      ; 1.043      ;
; 0.918 ; pc:U7|addr_latch[5]                                                                               ; ir:U5|instruction[5]  ; statectrl:U14|nextn_latch  ; statectrl:U14|enirin_latch ; 0.000        ; 0.042      ; 1.044      ;
; 0.924 ; statectrl:U14|ramrd_latch                                                                         ; ir:U5|instruction[14] ; statectrl:U14|ramrd_latch  ; statectrl:U14|enirin_latch ; 0.000        ; 0.852      ; 1.965      ;
; 0.924 ; statectrl:U14|ramrd_latch                                                                         ; ir:U5|instruction[0]  ; statectrl:U14|ramrd_latch  ; statectrl:U14|enirin_latch ; 0.000        ; 0.861      ; 1.974      ;
; 0.936 ; statectrl:U14|ramrd_latch                                                                         ; ir:U5|instruction[8]  ; statectrl:U14|ramrd_latch  ; statectrl:U14|enirin_latch ; 0.000        ; 0.846      ; 1.971      ;
; 0.939 ; ir:U5|state                                                                                       ; ir:U5|instruction[10] ; statectrl:U14|enirin_latch ; statectrl:U14|enirin_latch ; 0.000        ; 0.253      ; 1.276      ;
; 0.950 ; statectrl:U14|ramrd_latch                                                                         ; ir:U5|instruction[11] ; statectrl:U14|ramrd_latch  ; statectrl:U14|enirin_latch ; 0.000        ; 0.852      ; 1.991      ;
; 0.971 ; ir:U5|instruction[7]                                                                              ; ir:U5|instruction[7]  ; statectrl:U14|enirin_latch ; statectrl:U14|enirin_latch ; 0.000        ; 0.025      ; 1.080      ;
; 0.977 ; statectrl:U14|ramrd_latch                                                                         ; ir:U5|instruction[15] ; statectrl:U14|ramrd_latch  ; statectrl:U14|enirin_latch ; 0.000        ; 0.660      ; 1.826      ;
; 0.982 ; ir:U5|state                                                                                       ; ir:U5|instruction[7]  ; statectrl:U14|enirin_latch ; statectrl:U14|enirin_latch ; 0.000        ; 0.134      ; 1.200      ;
; 0.982 ; ir:U5|state                                                                                       ; ir:U5|instruction[5]  ; statectrl:U14|enirin_latch ; statectrl:U14|enirin_latch ; 0.000        ; 0.134      ; 1.200      ;
; 0.982 ; ir:U5|state                                                                                       ; ir:U5|instruction[4]  ; statectrl:U14|enirin_latch ; statectrl:U14|enirin_latch ; 0.000        ; 0.134      ; 1.200      ;
; 1.040 ; statectrl:U14|ramrd_latch                                                                         ; ir:U5|instruction[6]  ; statectrl:U14|ramrd_latch  ; statectrl:U14|enirin_latch ; 0.000        ; 0.727      ; 1.956      ;
; 1.057 ; ir:U5|state                                                                                       ; ir:U5|instruction[8]  ; statectrl:U14|enirin_latch ; statectrl:U14|enirin_latch ; 0.000        ; 0.151      ; 1.292      ;
; 1.057 ; ir:U5|state                                                                                       ; ir:U5|instruction[9]  ; statectrl:U14|enirin_latch ; statectrl:U14|enirin_latch ; 0.000        ; 0.151      ; 1.292      ;
; 1.072 ; statectrl:U14|ramrd_latch                                                                         ; ir:U5|instruction[2]  ; statectrl:U14|ramrd_latch  ; statectrl:U14|enirin_latch ; 0.000        ; 0.861      ; 2.122      ;
; 1.088 ; pc:U7|addr_latch[7]                                                                               ; ir:U5|instruction[15] ; statectrl:U14|nextn_latch  ; statectrl:U14|enirin_latch ; 0.000        ; -0.125     ; 1.047      ;
; 1.109 ; statectrl:U14|ramrd_latch                                                                         ; ir:U5|instruction[13] ; statectrl:U14|ramrd_latch  ; statectrl:U14|enirin_latch ; 0.000        ; 0.852      ; 2.150      ;
; 1.113 ; pc:U7|addr_latch[6]                                                                               ; ir:U5|instruction[14] ; statectrl:U14|nextn_latch  ; statectrl:U14|enirin_latch ; 0.000        ; 0.067      ; 1.264      ;
; 1.124 ; ir:U5|instruction[7]                                                                              ; ir:U5|instruction[15] ; statectrl:U14|enirin_latch ; statectrl:U14|enirin_latch ; 0.000        ; -0.124     ; 1.084      ;
; 1.127 ; pc:U7|addr_latch[2]                                                                               ; ir:U5|instruction[2]  ; statectrl:U14|nextn_latch  ; statectrl:U14|enirin_latch ; 0.000        ; 0.076      ; 1.287      ;
; 1.144 ; pc:U7|addr_latch[0]                                                                               ; ir:U5|instruction[0]  ; statectrl:U14|nextn_latch  ; statectrl:U14|enirin_latch ; 0.000        ; 0.076      ; 1.304      ;
; 1.150 ; ir:U5|state                                                                                       ; ir:U5|instruction[15] ; statectrl:U14|enirin_latch ; statectrl:U14|enirin_latch ; 0.000        ; -0.035     ; 1.199      ;
; 1.156 ; pc:U7|addr_latch[0]                                                                               ; ir:U5|instruction[8]  ; statectrl:U14|nextn_latch  ; statectrl:U14|enirin_latch ; 0.000        ; 0.061      ; 1.301      ;
; 1.160 ; ir:U5|state                                                                                       ; ir:U5|instruction[6]  ; statectrl:U14|enirin_latch ; statectrl:U14|enirin_latch ; 0.000        ; 0.027      ; 1.271      ;
; 1.165 ; statectrl:U14|ramrd_latch                                                                         ; ir:U5|instruction[10] ; statectrl:U14|ramrd_latch  ; statectrl:U14|enirin_latch ; 0.000        ; 0.948      ; 2.302      ;
; 1.173 ; ir:U5|instruction[6]                                                                              ; ir:U5|instruction[14] ; statectrl:U14|enirin_latch ; statectrl:U14|enirin_latch ; 0.000        ; 0.162      ; 1.419      ;
; 1.178 ; statectrl:U14|ramrd_latch                                                                         ; ir:U5|instruction[1]  ; statectrl:U14|ramrd_latch  ; statectrl:U14|enirin_latch ; 0.000        ; 0.861      ; 2.228      ;
; 1.181 ; pc:U7|addr_latch[1]                                                                               ; ir:U5|instruction[1]  ; statectrl:U14|nextn_latch  ; statectrl:U14|enirin_latch ; 0.000        ; 0.076      ; 1.341      ;
; 1.187 ; ir:U5|state                                                                                       ; ir:U5|instruction[3]  ; statectrl:U14|enirin_latch ; statectrl:U14|enirin_latch ; 0.000        ; 0.166      ; 1.437      ;
; 1.187 ; ir:U5|state                                                                                       ; ir:U5|instruction[1]  ; statectrl:U14|enirin_latch ; statectrl:U14|enirin_latch ; 0.000        ; 0.166      ; 1.437      ;
; 1.187 ; ir:U5|state                                                                                       ; ir:U5|instruction[2]  ; statectrl:U14|enirin_latch ; statectrl:U14|enirin_latch ; 0.000        ; 0.166      ; 1.437      ;
; 1.187 ; ir:U5|state                                                                                       ; ir:U5|instruction[0]  ; statectrl:U14|enirin_latch ; statectrl:U14|enirin_latch ; 0.000        ; 0.166      ; 1.437      ;
; 1.189 ; pc:U7|addr_latch[3]                                                                               ; ir:U5|instruction[3]  ; statectrl:U14|nextn_latch  ; statectrl:U14|enirin_latch ; 0.000        ; 0.076      ; 1.349      ;
; 1.197 ; statectrl:U14|ramrd_latch                                                                         ; ir:U5|instruction[9]  ; statectrl:U14|ramrd_latch  ; statectrl:U14|enirin_latch ; 0.000        ; 0.846      ; 2.232      ;
; 1.200 ; pc:U7|addr_latch[1]                                                                               ; ir:U5|instruction[9]  ; statectrl:U14|nextn_latch  ; statectrl:U14|enirin_latch ; 0.000        ; 0.061      ; 1.345      ;
; 1.212 ; statectrl:U14|ramrd_latch                                                                         ; ir:U5|instruction[12] ; statectrl:U14|ramrd_latch  ; statectrl:U14|enirin_latch ; 0.000        ; 0.852      ; 2.253      ;
; 1.220 ; pc:U7|addr_latch[2]                                                                               ; ir:U5|instruction[10] ; statectrl:U14|nextn_latch  ; statectrl:U14|enirin_latch ; 0.000        ; 0.163      ; 1.467      ;
; 1.222 ; statectrl:U14|ramrd_latch                                                                         ; ir:U5|instruction[4]  ; statectrl:U14|ramrd_latch  ; statectrl:U14|enirin_latch ; 0.000        ; 0.827      ; 2.238      ;
; 1.229 ; pc:U7|addr_latch[6]                                                                               ; ir:U5|instruction[6]  ; statectrl:U14|nextn_latch  ; statectrl:U14|enirin_latch ; 0.000        ; -0.058     ; 1.255      ;
; 1.262 ; pc:U7|addr_latch[5]                                                                               ; ir:U5|instruction[13] ; statectrl:U14|nextn_latch  ; statectrl:U14|enirin_latch ; 0.000        ; 0.067      ; 1.413      ;
; 1.274 ; pc:U7|addr_latch[3]                                                                               ; ir:U5|instruction[11] ; statectrl:U14|nextn_latch  ; statectrl:U14|enirin_latch ; 0.000        ; 0.067      ; 1.425      ;
; 1.278 ; ir:U5|instruction[10]                                                                             ; ir:U5|instruction[3]  ; ir:U5|instruction[10]      ; statectrl:U14|enirin_latch ; 0.000        ; 0.861      ; 2.338      ;
; 1.294 ; ir:U5|instruction[6]                                                                              ; ir:U5|instruction[6]  ; statectrl:U14|enirin_latch ; statectrl:U14|enirin_latch ; 0.000        ; 0.032      ; 1.410      ;
; 1.316 ; ir:U5|instruction[5]                                                                              ; ir:U5|instruction[5]  ; statectrl:U14|enirin_latch ; statectrl:U14|enirin_latch ; 0.000        ; 0.025      ; 1.425      ;
; 1.363 ; ir:U5|instruction[10]                                                                             ; ir:U5|instruction[11] ; ir:U5|instruction[10]      ; statectrl:U14|enirin_latch ; 0.000        ; 0.852      ; 2.414      ;
; 1.381 ; statectrl:U14|dbfbout_latch                                                                       ; ir:U5|instruction[14] ; clk_divider:U1|clk_out     ; statectrl:U14|enirin_latch ; 0.000        ; -0.178     ; 1.297      ;
; 1.409 ; pc:U7|addr_latch[4]                                                                               ; ir:U5|instruction[12] ; statectrl:U14|nextn_latch  ; statectrl:U14|enirin_latch ; 0.000        ; 0.067      ; 1.560      ;
; 1.419 ; pc:U7|addr_latch[4]                                                                               ; ir:U5|instruction[4]  ; statectrl:U14|nextn_latch  ; statectrl:U14|enirin_latch ; 0.000        ; 0.042      ; 1.545      ;
; 1.430 ; statectrl:U14|dbfaout_latch                                                                       ; ir:U5|instruction[14] ; clk_divider:U1|clk_out     ; statectrl:U14|enirin_latch ; 0.000        ; -0.181     ; 1.343      ;
; 1.434 ; ir:U5|instruction[10]                                                                             ; ir:U5|instruction[1]  ; ir:U5|instruction[10]      ; statectrl:U14|enirin_latch ; 0.000        ; 0.861      ; 2.494      ;
; 1.447 ; ram_new:U3|ram_new_ram:inst|altsyncram:altsyncram_component|altsyncram_2kn3:auto_generated|q_a[7] ; ir:U5|instruction[7]  ; statectrl:U14|ramrd_latch  ; statectrl:U14|enirin_latch ; 0.000        ; -0.049     ; 1.482      ;
; 1.453 ; ir:U5|instruction[10]                                                                             ; ir:U5|instruction[9]  ; ir:U5|instruction[10]      ; statectrl:U14|enirin_latch ; 0.000        ; 0.846      ; 2.498      ;
; 1.462 ; ir:U5|instruction[9]                                                                              ; ir:U5|instruction[3]  ; statectrl:U14|enirin_latch ; statectrl:U14|enirin_latch ; 0.000        ; 0.041      ; 1.587      ;
; 1.466 ; statectrl:U14|ramrd_latch                                                                         ; ir:U5|instruction[5]  ; statectrl:U14|ramrd_latch  ; statectrl:U14|enirin_latch ; -0.500       ; 0.827      ; 1.982      ;
; 1.497 ; statectrl:U14|dbfbout_latch                                                                       ; ir:U5|instruction[6]  ; clk_divider:U1|clk_out     ; statectrl:U14|enirin_latch ; 0.000        ; -0.303     ; 1.288      ;
; 1.498 ; statectrl:U14|regrd2_latch                                                                        ; ir:U5|instruction[1]  ; clk_divider:U1|clk_out     ; statectrl:U14|enirin_latch ; 0.000        ; -0.172     ; 1.420      ;
; 1.498 ; ir:U5|instruction[10]                                                                             ; ir:U5|instruction[7]  ; ir:U5|instruction[10]      ; statectrl:U14|enirin_latch ; 0.000        ; 0.827      ; 2.524      ;
; 1.506 ; ir:U5|instruction[4]                                                                              ; ir:U5|instruction[12] ; statectrl:U14|enirin_latch ; statectrl:U14|enirin_latch ; 0.000        ; 0.068      ; 1.658      ;
; 1.510 ; statectrl:U14|regrd1_latch                                                                        ; ir:U5|instruction[1]  ; clk_divider:U1|clk_out     ; statectrl:U14|enirin_latch ; 0.000        ; -0.172     ; 1.432      ;
; 1.517 ; statectrl:U14|regrd2_latch                                                                        ; ir:U5|instruction[9]  ; clk_divider:U1|clk_out     ; statectrl:U14|enirin_latch ; 0.000        ; -0.187     ; 1.424      ;
; 1.517 ; statectrl:U14|enpcout_latch                                                                       ; ir:U5|instruction[14] ; clk_divider:U1|clk_out     ; statectrl:U14|enirin_latch ; 0.000        ; -0.180     ; 1.431      ;
; 1.523 ; statectrl:U14|ramrd_latch                                                                         ; ir:U5|instruction[7]  ; statectrl:U14|ramrd_latch  ; statectrl:U14|enirin_latch ; -0.500       ; 0.827      ; 2.039      ;
; 1.529 ; statectrl:U14|regrd1_latch                                                                        ; ir:U5|instruction[9]  ; clk_divider:U1|clk_out     ; statectrl:U14|enirin_latch ; 0.000        ; -0.187     ; 1.436      ;
; 1.531 ; ir:U5|instruction[9]                                                                              ; ir:U5|instruction[11] ; statectrl:U14|enirin_latch ; statectrl:U14|enirin_latch ; 0.000        ; 0.048      ; 1.663      ;
; 1.534 ; ir:U5|instruction[4]                                                                              ; ir:U5|instruction[4]  ; statectrl:U14|enirin_latch ; statectrl:U14|enirin_latch ; 0.000        ; 0.025      ; 1.643      ;
; 1.537 ; statectrl:U14|dbfaout_latch                                                                       ; ir:U5|instruction[7]  ; clk_divider:U1|clk_out     ; statectrl:U14|enirin_latch ; 0.000        ; -0.206     ; 1.425      ;
; 1.546 ; statectrl:U14|dbfaout_latch                                                                       ; ir:U5|instruction[6]  ; clk_divider:U1|clk_out     ; statectrl:U14|enirin_latch ; 0.000        ; -0.306     ; 1.334      ;
; 1.546 ; ram_new:U3|ram_new_ram:inst|altsyncram:altsyncram_component|altsyncram_2kn3:auto_generated|q_a[5] ; ir:U5|instruction[5]  ; statectrl:U14|ramrd_latch  ; statectrl:U14|enirin_latch ; 0.000        ; -0.049     ; 1.581      ;
; 1.548 ; statectrl:U14|regrd2_latch                                                                        ; ir:U5|instruction[3]  ; clk_divider:U1|clk_out     ; statectrl:U14|enirin_latch ; 0.000        ; -0.172     ; 1.470      ;
; 1.553 ; ir:U5|instruction[1]                                                                              ; ir:U5|instruction[3]  ; statectrl:U14|enirin_latch ; statectrl:U14|enirin_latch ; 0.000        ; 0.023      ; 1.660      ;
; 1.559 ; statectrl:U14|ramrd_latch                                                                         ; ir:U5|instruction[3]  ; statectrl:U14|ramrd_latch  ; statectrl:U14|enirin_latch ; -0.500       ; 0.861      ; 2.109      ;
; 1.560 ; statectrl:U14|regrd1_latch                                                                        ; ir:U5|instruction[3]  ; clk_divider:U1|clk_out     ; statectrl:U14|enirin_latch ; 0.000        ; -0.172     ; 1.482      ;
; 1.563 ; statectrl:U14|enrom_latch                                                                         ; ir:U5|instruction[3]  ; clk_divider:U1|clk_out     ; statectrl:U14|enirin_latch ; 0.000        ; -0.094     ; 1.563      ;
; 1.568 ; statectrl:U14|regrd2_latch                                                                        ; ir:U5|instruction[5]  ; clk_divider:U1|clk_out     ; statectrl:U14|enirin_latch ; 0.000        ; -0.206     ; 1.456      ;
; 1.568 ; ir:U5|instruction[10]                                                                             ; ir:U5|instruction[5]  ; ir:U5|instruction[10]      ; statectrl:U14|enirin_latch ; 0.000        ; 0.827      ; 2.594      ;
; 1.576 ; statectrl:U14|regrd2_latch                                                                        ; ir:U5|instruction[7]  ; clk_divider:U1|clk_out     ; statectrl:U14|enirin_latch ; 0.000        ; -0.206     ; 1.464      ;
; 1.580 ; statectrl:U14|regrd1_latch                                                                        ; ir:U5|instruction[5]  ; clk_divider:U1|clk_out     ; statectrl:U14|enirin_latch ; 0.000        ; -0.206     ; 1.468      ;
; 1.585 ; statectrl:U14|dbfaout_latch                                                                       ; ir:U5|instruction[5]  ; clk_divider:U1|clk_out     ; statectrl:U14|enirin_latch ; 0.000        ; -0.206     ; 1.473      ;
; 1.588 ; statectrl:U14|regrd1_latch                                                                        ; ir:U5|instruction[7]  ; clk_divider:U1|clk_out     ; statectrl:U14|enirin_latch ; 0.000        ; -0.206     ; 1.476      ;
; 1.590 ; ir:U5|instruction[3]                                                                              ; ir:U5|instruction[3]  ; statectrl:U14|enirin_latch ; statectrl:U14|enirin_latch ; 0.000        ; 0.023      ; 1.697      ;
; 1.618 ; ir:U5|instruction[1]                                                                              ; ir:U5|instruction[11] ; statectrl:U14|enirin_latch ; statectrl:U14|enirin_latch ; 0.000        ; 0.034      ; 1.736      ;
; 1.618 ; ir:U5|instruction[9]                                                                              ; ir:U5|instruction[1]  ; statectrl:U14|enirin_latch ; statectrl:U14|enirin_latch ; 0.000        ; 0.041      ; 1.743      ;
; 1.618 ; ram_new:U3|ram_new_ram:inst|altsyncram:altsyncram_component|altsyncram_2kn3:auto_generated|q_a[7] ; ir:U5|instruction[15] ; statectrl:U14|ramrd_latch  ; statectrl:U14|enirin_latch ; 0.000        ; -0.216     ; 1.486      ;
; 1.619 ; ir:U5|instruction[10]                                                                             ; ir:U5|instruction[14] ; ir:U5|instruction[10]      ; statectrl:U14|enirin_latch ; 0.000        ; 0.852      ; 2.670      ;
; 1.623 ; statectrl:U14|enrom_latch                                                                         ; ir:U5|instruction[1]  ; clk_divider:U1|clk_out     ; statectrl:U14|enirin_latch ; 0.000        ; -0.094     ; 1.623      ;
; 1.633 ; ir:U5|instruction[2]                                                                              ; ir:U5|instruction[2]  ; statectrl:U14|enirin_latch ; statectrl:U14|enirin_latch ; 0.000        ; 0.023      ; 1.740      ;
; 1.633 ; statectrl:U14|regrd2_latch                                                                        ; ir:U5|instruction[11] ; clk_divider:U1|clk_out     ; statectrl:U14|enirin_latch ; 0.000        ; -0.181     ; 1.546      ;
; 1.633 ; statectrl:U14|enpcout_latch                                                                       ; ir:U5|instruction[6]  ; clk_divider:U1|clk_out     ; statectrl:U14|enirin_latch ; 0.000        ; -0.305     ; 1.422      ;
; 1.639 ; ir:U5|instruction[10]                                                                             ; ir:U5|instruction[0]  ; ir:U5|instruction[10]      ; statectrl:U14|enirin_latch ; 0.000        ; 0.861      ; 2.699      ;
; 1.641 ; ir:U5|instruction[9]                                                                              ; ir:U5|instruction[9]  ; statectrl:U14|enirin_latch ; statectrl:U14|enirin_latch ; 0.000        ; 0.022      ; 1.747      ;
; 1.641 ; ram_new:U3|ram_new_ram:inst|altsyncram:altsyncram_component|altsyncram_2kn3:auto_generated|q_a[6] ; ir:U5|instruction[14] ; statectrl:U14|ramrd_latch  ; statectrl:U14|enirin_latch ; 0.000        ; -0.024     ; 1.701      ;
+-------+---------------------------------------------------------------------------------------------------+-----------------------+----------------------------+----------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'statectrl:U14|ramwt_latch'                                                                                                                                                                                                                                                                                                  ;
+-------+---------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------+-------------------------------------------+---------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                         ; To Node                                                                                                                    ; Launch Clock                              ; Latch Clock               ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------+-------------------------------------------+---------------------------+--------------+------------+------------+
; 0.210 ; ram_new:U3|ram_ctrl:inst1|address_latch[3]                                                        ; ram_new:U3|ram_new_ram:inst|altsyncram:altsyncram_component|altsyncram_2kn3:auto_generated|ram_block1a0~porta_address_reg0 ; statectrl:U14|ramin_latch                 ; statectrl:U14|ramwt_latch ; 0.000        ; 0.151      ; 0.465      ;
; 0.221 ; ram_new:U3|ram_ctrl:inst1|address_latch[4]                                                        ; ram_new:U3|ram_new_ram:inst|altsyncram:altsyncram_component|altsyncram_2kn3:auto_generated|ram_block1a0~porta_address_reg0 ; statectrl:U14|ramin_latch                 ; statectrl:U14|ramwt_latch ; 0.000        ; 0.158      ; 0.483      ;
; 0.297 ; ram_new:U3|ram_ctrl:inst1|address_latch[2]                                                        ; ram_new:U3|ram_new_ram:inst|altsyncram:altsyncram_component|altsyncram_2kn3:auto_generated|ram_block1a0~porta_address_reg0 ; statectrl:U14|ramin_latch                 ; statectrl:U14|ramwt_latch ; 0.000        ; 0.068      ; 0.469      ;
; 0.303 ; ram_new:U3|ram_ctrl:inst1|address_latch[0]                                                        ; ram_new:U3|ram_new_ram:inst|altsyncram:altsyncram_component|altsyncram_2kn3:auto_generated|ram_block1a0~porta_address_reg0 ; statectrl:U14|ramin_latch                 ; statectrl:U14|ramwt_latch ; 0.000        ; 0.068      ; 0.475      ;
; 0.309 ; ram_new:U3|ram_ctrl:inst1|address_latch[6]                                                        ; ram_new:U3|ram_new_ram:inst|altsyncram:altsyncram_component|altsyncram_2kn3:auto_generated|ram_block1a0~porta_address_reg0 ; statectrl:U14|ramin_latch                 ; statectrl:U14|ramwt_latch ; 0.000        ; 0.068      ; 0.481      ;
; 0.316 ; ram_new:U3|ram_ctrl:inst1|address_latch[7]                                                        ; ram_new:U3|ram_new_ram:inst|altsyncram:altsyncram_component|altsyncram_2kn3:auto_generated|ram_block1a0~porta_address_reg0 ; statectrl:U14|ramin_latch                 ; statectrl:U14|ramwt_latch ; 0.000        ; 0.068      ; 0.488      ;
; 0.319 ; ram_new:U3|ram_ctrl:inst1|address_latch[1]                                                        ; ram_new:U3|ram_new_ram:inst|altsyncram:altsyncram_component|altsyncram_2kn3:auto_generated|ram_block1a0~porta_address_reg0 ; statectrl:U14|ramin_latch                 ; statectrl:U14|ramwt_latch ; 0.000        ; 0.067      ; 0.490      ;
; 0.453 ; ram_new:U3|ram_ctrl:inst1|address_latch[5]                                                        ; ram_new:U3|ram_new_ram:inst|altsyncram:altsyncram_component|altsyncram_2kn3:auto_generated|ram_block1a0~porta_address_reg0 ; statectrl:U14|ramin_latch                 ; statectrl:U14|ramwt_latch ; 0.000        ; 0.085      ; 0.642      ;
; 0.675 ; statectrl:U14|ramrd_latch                                                                         ; ram_new:U3|ram_new_ram:inst|altsyncram:altsyncram_component|altsyncram_2kn3:auto_generated|ram_block1a0~porta_datain_reg0  ; statectrl:U14|ramrd_latch                 ; statectrl:U14|ramwt_latch ; 0.000        ; 0.952      ; 1.836      ;
; 0.933 ; pc:U7|addr_latch[6]                                                                               ; ram_new:U3|ram_new_ram:inst|altsyncram:altsyncram_component|altsyncram_2kn3:auto_generated|ram_block1a0~porta_datain_reg0  ; statectrl:U14|nextn_latch                 ; statectrl:U14|ramwt_latch ; 0.000        ; 0.167      ; 1.204      ;
; 0.948 ; pc:U7|addr_latch[7]                                                                               ; ram_new:U3|ram_new_ram:inst|altsyncram:altsyncram_component|altsyncram_2kn3:auto_generated|ram_block1a0~porta_datain_reg0  ; statectrl:U14|nextn_latch                 ; statectrl:U14|ramwt_latch ; 0.000        ; 0.167      ; 1.219      ;
; 0.967 ; pc:U7|addr_latch[0]                                                                               ; ram_new:U3|ram_new_ram:inst|altsyncram:altsyncram_component|altsyncram_2kn3:auto_generated|ram_block1a0~porta_datain_reg0  ; statectrl:U14|nextn_latch                 ; statectrl:U14|ramwt_latch ; 0.000        ; 0.167      ; 1.238      ;
; 0.969 ; pc:U7|addr_latch[2]                                                                               ; ram_new:U3|ram_new_ram:inst|altsyncram:altsyncram_component|altsyncram_2kn3:auto_generated|ram_block1a0~porta_datain_reg0  ; statectrl:U14|nextn_latch                 ; statectrl:U14|ramwt_latch ; 0.000        ; 0.167      ; 1.240      ;
; 0.984 ; ir:U5|instruction[7]                                                                              ; ram_new:U3|ram_new_ram:inst|altsyncram:altsyncram_component|altsyncram_2kn3:auto_generated|ram_block1a0~porta_datain_reg0  ; statectrl:U14|enirin_latch                ; statectrl:U14|ramwt_latch ; 0.000        ; 0.168      ; 1.256      ;
; 0.991 ; ir:U5|instruction[6]                                                                              ; ram_new:U3|ram_new_ram:inst|altsyncram:altsyncram_component|altsyncram_2kn3:auto_generated|ram_block1a0~porta_datain_reg0  ; statectrl:U14|enirin_latch                ; statectrl:U14|ramwt_latch ; 0.000        ; 0.264      ; 1.359      ;
; 0.999 ; pc:U7|addr_latch[3]                                                                               ; ram_new:U3|ram_new_ram:inst|altsyncram:altsyncram_component|altsyncram_2kn3:auto_generated|ram_block1a0~porta_datain_reg0  ; statectrl:U14|nextn_latch                 ; statectrl:U14|ramwt_latch ; 0.000        ; 0.167      ; 1.270      ;
; 1.005 ; pc:U7|addr_latch[5]                                                                               ; ram_new:U3|ram_new_ram:inst|altsyncram:altsyncram_component|altsyncram_2kn3:auto_generated|ram_block1a0~porta_datain_reg0  ; statectrl:U14|nextn_latch                 ; statectrl:U14|ramwt_latch ; 0.000        ; 0.167      ; 1.276      ;
; 1.088 ; ir:U5|instruction[10]                                                                             ; ram_new:U3|ram_new_ram:inst|altsyncram:altsyncram_component|altsyncram_2kn3:auto_generated|ram_block1a0~porta_datain_reg0  ; ir:U5|instruction[10]                     ; statectrl:U14|ramwt_latch ; 0.000        ; 0.952      ; 2.259      ;
; 1.098 ; pc:U7|addr_latch[1]                                                                               ; ram_new:U3|ram_new_ram:inst|altsyncram:altsyncram_component|altsyncram_2kn3:auto_generated|ram_block1a0~porta_datain_reg0  ; statectrl:U14|nextn_latch                 ; statectrl:U14|ramwt_latch ; 0.000        ; 0.167      ; 1.369      ;
; 1.163 ; pc:U7|addr_latch[4]                                                                               ; ram_new:U3|ram_new_ram:inst|altsyncram:altsyncram_component|altsyncram_2kn3:auto_generated|ram_block1a0~porta_datain_reg0  ; statectrl:U14|nextn_latch                 ; statectrl:U14|ramwt_latch ; 0.000        ; 0.167      ; 1.434      ;
; 1.201 ; statectrl:U14|dbfbout_latch                                                                       ; ram_new:U3|ram_new_ram:inst|altsyncram:altsyncram_component|altsyncram_2kn3:auto_generated|ram_block1a0~porta_datain_reg0  ; clk_divider:U1|clk_out                    ; statectrl:U14|ramwt_latch ; 0.000        ; -0.078     ; 1.237      ;
; 1.250 ; statectrl:U14|dbfaout_latch                                                                       ; ram_new:U3|ram_new_ram:inst|altsyncram:altsyncram_component|altsyncram_2kn3:auto_generated|ram_block1a0~porta_datain_reg0  ; clk_divider:U1|clk_out                    ; statectrl:U14|ramwt_latch ; 0.000        ; -0.081     ; 1.283      ;
; 1.254 ; ir:U5|instruction[9]                                                                              ; ram_new:U3|ram_new_ram:inst|altsyncram:altsyncram_component|altsyncram_2kn3:auto_generated|ram_block1a0~porta_datain_reg0  ; statectrl:U14|enirin_latch                ; statectrl:U14|ramwt_latch ; 0.000        ; 0.150      ; 1.508      ;
; 1.260 ; ir:U5|instruction[4]                                                                              ; ram_new:U3|ram_new_ram:inst|altsyncram:altsyncram_component|altsyncram_2kn3:auto_generated|ram_block1a0~porta_datain_reg0  ; statectrl:U14|enirin_latch                ; statectrl:U14|ramwt_latch ; 0.000        ; 0.168      ; 1.532      ;
; 1.337 ; statectrl:U14|enpcout_latch                                                                       ; ram_new:U3|ram_new_ram:inst|altsyncram:altsyncram_component|altsyncram_2kn3:auto_generated|ram_block1a0~porta_datain_reg0  ; clk_divider:U1|clk_out                    ; statectrl:U14|ramwt_latch ; 0.000        ; -0.080     ; 1.371      ;
; 1.341 ; ir:U5|instruction[1]                                                                              ; ram_new:U3|ram_new_ram:inst|altsyncram:altsyncram_component|altsyncram_2kn3:auto_generated|ram_block1a0~porta_datain_reg0  ; statectrl:U14|enirin_latch                ; statectrl:U14|ramwt_latch ; 0.000        ; 0.136      ; 1.581      ;
; 1.358 ; statectrl:U14|regrd2_latch                                                                        ; ram_new:U3|ram_new_ram:inst|altsyncram:altsyncram_component|altsyncram_2kn3:auto_generated|ram_block1a0~porta_datain_reg0  ; clk_divider:U1|clk_out                    ; statectrl:U14|ramwt_latch ; 0.000        ; -0.081     ; 1.391      ;
; 1.369 ; statectrl:U14|ramrd_latch                                                                         ; ram_new:U3|ram_new_ram:inst|altsyncram:altsyncram_component|altsyncram_2kn3:auto_generated|ram_block1a0~porta_datain_reg0  ; statectrl:U14|ramrd_latch                 ; statectrl:U14|ramwt_latch ; -0.500       ; 0.952      ; 2.030      ;
; 1.370 ; statectrl:U14|regrd1_latch                                                                        ; ram_new:U3|ram_new_ram:inst|altsyncram:altsyncram_component|altsyncram_2kn3:auto_generated|ram_block1a0~porta_datain_reg0  ; clk_divider:U1|clk_out                    ; statectrl:U14|ramwt_latch ; 0.000        ; -0.081     ; 1.403      ;
; 1.373 ; statectrl:U14|enrom_latch                                                                         ; ram_new:U3|ram_new_ram:inst|altsyncram:altsyncram_component|altsyncram_2kn3:auto_generated|ram_block1a0~porta_datain_reg0  ; clk_divider:U1|clk_out                    ; statectrl:U14|ramwt_latch ; 0.000        ; -0.003     ; 1.484      ;
; 1.378 ; ir:U5|instruction[3]                                                                              ; ram_new:U3|ram_new_ram:inst|altsyncram:altsyncram_component|altsyncram_2kn3:auto_generated|ram_block1a0~porta_datain_reg0  ; statectrl:U14|enirin_latch                ; statectrl:U14|ramwt_latch ; 0.000        ; 0.136      ; 1.618      ;
; 1.385 ; ir:U5|instruction[5]                                                                              ; ram_new:U3|ram_new_ram:inst|altsyncram:altsyncram_component|altsyncram_2kn3:auto_generated|ram_block1a0~porta_datain_reg0  ; statectrl:U14|enirin_latch                ; statectrl:U14|ramwt_latch ; 0.000        ; 0.168      ; 1.657      ;
; 1.453 ; ir:U5|instruction[2]                                                                              ; ram_new:U3|ram_new_ram:inst|altsyncram:altsyncram_component|altsyncram_2kn3:auto_generated|ram_block1a0~porta_datain_reg0  ; statectrl:U14|enirin_latch                ; statectrl:U14|ramwt_latch ; 0.000        ; 0.136      ; 1.693      ;
; 1.461 ; ram_new:U3|ram_new_ram:inst|altsyncram:altsyncram_component|altsyncram_2kn3:auto_generated|q_a[6] ; ram_new:U3|ram_new_ram:inst|altsyncram:altsyncram_component|altsyncram_2kn3:auto_generated|ram_block1a0~porta_datain_reg0  ; statectrl:U14|ramrd_latch                 ; statectrl:U14|ramwt_latch ; 0.000        ; 0.076      ; 1.641      ;
; 1.478 ; ram_new:U3|ram_new_ram:inst|altsyncram:altsyncram_component|altsyncram_2kn3:auto_generated|q_a[7] ; ram_new:U3|ram_new_ram:inst|altsyncram:altsyncram_component|altsyncram_2kn3:auto_generated|ram_block1a0~porta_datain_reg0  ; statectrl:U14|ramrd_latch                 ; statectrl:U14|ramwt_latch ; 0.000        ; 0.076      ; 1.658      ;
; 1.479 ; ir:U5|instruction[8]                                                                              ; ram_new:U3|ram_new_ram:inst|altsyncram:altsyncram_component|altsyncram_2kn3:auto_generated|ram_block1a0~porta_datain_reg0  ; statectrl:U14|enirin_latch                ; statectrl:U14|ramwt_latch ; 0.000        ; 0.150      ; 1.733      ;
; 1.533 ; ir:U5|instruction[0]                                                                              ; ram_new:U3|ram_new_ram:inst|altsyncram:altsyncram_component|altsyncram_2kn3:auto_generated|ram_block1a0~porta_datain_reg0  ; statectrl:U14|enirin_latch                ; statectrl:U14|ramwt_latch ; 0.000        ; 0.136      ; 1.773      ;
; 1.566 ; ram_new:U3|ram_new_ram:inst|altsyncram:altsyncram_component|altsyncram_2kn3:auto_generated|q_a[0] ; ram_new:U3|ram_new_ram:inst|altsyncram:altsyncram_component|altsyncram_2kn3:auto_generated|ram_block1a0~porta_datain_reg0  ; statectrl:U14|ramrd_latch                 ; statectrl:U14|ramwt_latch ; 0.000        ; 0.076      ; 1.746      ;
; 1.611 ; ram_new:U3|ram_new_ram:inst|altsyncram:altsyncram_component|altsyncram_2kn3:auto_generated|q_a[2] ; ram_new:U3|ram_new_ram:inst|altsyncram:altsyncram_component|altsyncram_2kn3:auto_generated|ram_block1a0~porta_datain_reg0  ; statectrl:U14|ramrd_latch                 ; statectrl:U14|ramwt_latch ; 0.000        ; 0.076      ; 1.791      ;
; 1.633 ; ram_new:U3|ram_new_ram:inst|altsyncram:altsyncram_component|altsyncram_2kn3:auto_generated|q_a[5] ; ram_new:U3|ram_new_ram:inst|altsyncram:altsyncram_component|altsyncram_2kn3:auto_generated|ram_block1a0~porta_datain_reg0  ; statectrl:U14|ramrd_latch                 ; statectrl:U14|ramwt_latch ; 0.000        ; 0.076      ; 1.813      ;
; 1.706 ; ir:U5|instruction[10]                                                                             ; ram_new:U3|ram_new_ram:inst|altsyncram:altsyncram_component|altsyncram_2kn3:auto_generated|ram_block1a0~porta_datain_reg0  ; ir:U5|instruction[10]                     ; statectrl:U14|ramwt_latch ; -0.500       ; 0.952      ; 2.377      ;
; 1.873 ; ram_new:U3|ram_new_ram:inst|altsyncram:altsyncram_component|altsyncram_2kn3:auto_generated|q_a[4] ; ram_new:U3|ram_new_ram:inst|altsyncram:altsyncram_component|altsyncram_2kn3:auto_generated|ram_block1a0~porta_datain_reg0  ; statectrl:U14|ramrd_latch                 ; statectrl:U14|ramwt_latch ; 0.000        ; 0.076      ; 2.053      ;
; 1.911 ; gr:U12|grb_latch[3]                                                                               ; ram_new:U3|ram_new_ram:inst|altsyncram:altsyncram_component|altsyncram_2kn3:auto_generated|ram_block1a0~porta_datain_reg0  ; ir:U5|instruction[10]                     ; statectrl:U14|ramwt_latch ; 0.000        ; -1.162     ; 0.863      ;
; 1.972 ; rom_new:U4|rom_new_rom:inst|altsyncram:altsyncram_component|altsyncram_kdr3:auto_generated|q_a[3] ; ram_new:U3|ram_new_ram:inst|altsyncram:altsyncram_component|altsyncram_2kn3:auto_generated|ram_block1a0~porta_datain_reg0  ; rom_new:U4|monostable_trigger:inst3|pulse ; statectrl:U14|ramwt_latch ; 0.000        ; -0.760     ; 1.326      ;
; 1.977 ; ram_new:U3|ram_new_ram:inst|altsyncram:altsyncram_component|altsyncram_2kn3:auto_generated|q_a[1] ; ram_new:U3|ram_new_ram:inst|altsyncram:altsyncram_component|altsyncram_2kn3:auto_generated|ram_block1a0~porta_datain_reg0  ; statectrl:U14|ramrd_latch                 ; statectrl:U14|ramwt_latch ; 0.000        ; 0.076      ; 2.157      ;
; 2.086 ; gr:U12|grc_latch[6]                                                                               ; ram_new:U3|ram_new_ram:inst|altsyncram:altsyncram_component|altsyncram_2kn3:auto_generated|ram_block1a0~porta_datain_reg0  ; ir:U5|instruction[10]                     ; statectrl:U14|ramwt_latch ; 0.000        ; -1.171     ; 1.029      ;
; 2.107 ; gr:U12|grd_latch[3]                                                                               ; ram_new:U3|ram_new_ram:inst|altsyncram:altsyncram_component|altsyncram_2kn3:auto_generated|ram_block1a0~porta_datain_reg0  ; ir:U5|instruction[10]                     ; statectrl:U14|ramwt_latch ; 0.000        ; -1.192     ; 1.029      ;
; 2.108 ; gr:U12|grb_latch[7]                                                                               ; ram_new:U3|ram_new_ram:inst|altsyncram:altsyncram_component|altsyncram_2kn3:auto_generated|ram_block1a0~porta_datain_reg0  ; ir:U5|instruction[10]                     ; statectrl:U14|ramwt_latch ; 0.000        ; -1.170     ; 1.052      ;
; 2.122 ; ram_new:U3|ram_new_ram:inst|altsyncram:altsyncram_component|altsyncram_2kn3:auto_generated|q_a[3] ; ram_new:U3|ram_new_ram:inst|altsyncram:altsyncram_component|altsyncram_2kn3:auto_generated|ram_block1a0~porta_datain_reg0  ; statectrl:U14|ramrd_latch                 ; statectrl:U14|ramwt_latch ; 0.000        ; 0.076      ; 2.302      ;
; 2.148 ; dbufferb:U10|data_latch[5]                                                                        ; ram_new:U3|ram_new_ram:inst|altsyncram:altsyncram_component|altsyncram_2kn3:auto_generated|ram_block1a0~porta_datain_reg0  ; statectrl:U14|enalu_latch                 ; statectrl:U14|ramwt_latch ; -0.500       ; -0.863     ; 0.899      ;
; 2.158 ; gr:U12|grb_latch[5]                                                                               ; ram_new:U3|ram_new_ram:inst|altsyncram:altsyncram_component|altsyncram_2kn3:auto_generated|ram_block1a0~porta_datain_reg0  ; ir:U5|instruction[10]                     ; statectrl:U14|ramwt_latch ; 0.000        ; -1.170     ; 1.102      ;
; 2.167 ; dbufferb:U10|data_latch[4]                                                                        ; ram_new:U3|ram_new_ram:inst|altsyncram:altsyncram_component|altsyncram_2kn3:auto_generated|ram_block1a0~porta_datain_reg0  ; statectrl:U14|enalu_latch                 ; statectrl:U14|ramwt_latch ; -0.500       ; -0.854     ; 0.927      ;
; 2.179 ; rom_new:U4|rom_new_rom:inst|altsyncram:altsyncram_component|altsyncram_kdr3:auto_generated|q_a[1] ; ram_new:U3|ram_new_ram:inst|altsyncram:altsyncram_component|altsyncram_2kn3:auto_generated|ram_block1a0~porta_datain_reg0  ; rom_new:U4|monostable_trigger:inst3|pulse ; statectrl:U14|ramwt_latch ; 0.000        ; -0.760     ; 1.533      ;
; 2.180 ; gr:U12|grc_latch[4]                                                                               ; ram_new:U3|ram_new_ram:inst|altsyncram:altsyncram_component|altsyncram_2kn3:auto_generated|ram_block1a0~porta_datain_reg0  ; ir:U5|instruction[10]                     ; statectrl:U14|ramwt_latch ; 0.000        ; -1.168     ; 1.126      ;
; 2.181 ; dbufferb:U10|data_latch[6]                                                                        ; ram_new:U3|ram_new_ram:inst|altsyncram:altsyncram_component|altsyncram_2kn3:auto_generated|ram_block1a0~porta_datain_reg0  ; statectrl:U14|enalu_latch                 ; statectrl:U14|ramwt_latch ; -0.500       ; -0.968     ; 0.827      ;
; 2.188 ; dbufferb:U10|data_latch[7]                                                                        ; ram_new:U3|ram_new_ram:inst|altsyncram:altsyncram_component|altsyncram_2kn3:auto_generated|ram_block1a0~porta_datain_reg0  ; statectrl:U14|enalu_latch                 ; statectrl:U14|ramwt_latch ; -0.500       ; -0.863     ; 0.939      ;
; 2.189 ; dbufferb:U10|data_latch[5]                                                                        ; ram_new:U3|ram_new_ram:inst|altsyncram:altsyncram_component|altsyncram_2kn3:auto_generated|ram_block1a0~porta_datain_reg0  ; statectrl:U14|dbfbin_latch                ; statectrl:U14|ramwt_latch ; -0.500       ; -0.904     ; 0.899      ;
; 2.208 ; dbufferb:U10|data_latch[4]                                                                        ; ram_new:U3|ram_new_ram:inst|altsyncram:altsyncram_component|altsyncram_2kn3:auto_generated|ram_block1a0~porta_datain_reg0  ; statectrl:U14|dbfbin_latch                ; statectrl:U14|ramwt_latch ; -0.500       ; -0.895     ; 0.927      ;
; 2.222 ; dbufferb:U10|data_latch[6]                                                                        ; ram_new:U3|ram_new_ram:inst|altsyncram:altsyncram_component|altsyncram_2kn3:auto_generated|ram_block1a0~porta_datain_reg0  ; statectrl:U14|dbfbin_latch                ; statectrl:U14|ramwt_latch ; -0.500       ; -1.009     ; 0.827      ;
; 2.229 ; dbufferb:U10|data_latch[7]                                                                        ; ram_new:U3|ram_new_ram:inst|altsyncram:altsyncram_component|altsyncram_2kn3:auto_generated|ram_block1a0~porta_datain_reg0  ; statectrl:U14|dbfbin_latch                ; statectrl:U14|ramwt_latch ; -0.500       ; -0.904     ; 0.939      ;
; 2.242 ; gr:U12|grb_latch[1]                                                                               ; ram_new:U3|ram_new_ram:inst|altsyncram:altsyncram_component|altsyncram_2kn3:auto_generated|ram_block1a0~porta_datain_reg0  ; ir:U5|instruction[10]                     ; statectrl:U14|ramwt_latch ; 0.000        ; -1.162     ; 1.194      ;
; 2.289 ; rom_new:U4|rom_new_rom:inst|altsyncram:altsyncram_component|altsyncram_kdr3:auto_generated|q_a[0] ; ram_new:U3|ram_new_ram:inst|altsyncram:altsyncram_component|altsyncram_2kn3:auto_generated|ram_block1a0~porta_datain_reg0  ; rom_new:U4|monostable_trigger:inst3|pulse ; statectrl:U14|ramwt_latch ; 0.000        ; -0.760     ; 1.643      ;
; 2.290 ; gr:U12|grd_latch[7]                                                                               ; ram_new:U3|ram_new_ram:inst|altsyncram:altsyncram_component|altsyncram_2kn3:auto_generated|ram_block1a0~porta_datain_reg0  ; ir:U5|instruction[10]                     ; statectrl:U14|ramwt_latch ; 0.000        ; -1.201     ; 1.203      ;
; 2.311 ; gr:U12|grc_latch[3]                                                                               ; ram_new:U3|ram_new_ram:inst|altsyncram:altsyncram_component|altsyncram_2kn3:auto_generated|ram_block1a0~porta_datain_reg0  ; ir:U5|instruction[10]                     ; statectrl:U14|ramwt_latch ; 0.000        ; -1.170     ; 1.255      ;
; 2.339 ; gr:U12|grd_latch[5]                                                                               ; ram_new:U3|ram_new_ram:inst|altsyncram:altsyncram_component|altsyncram_2kn3:auto_generated|ram_block1a0~porta_datain_reg0  ; ir:U5|instruction[10]                     ; statectrl:U14|ramwt_latch ; 0.000        ; -1.201     ; 1.252      ;
; 2.365 ; rom_new:U4|rom_new_rom:inst|altsyncram:altsyncram_component|altsyncram_kdr3:auto_generated|q_a[7] ; ram_new:U3|ram_new_ram:inst|altsyncram:altsyncram_component|altsyncram_2kn3:auto_generated|ram_block1a0~porta_datain_reg0  ; rom_new:U4|monostable_trigger:inst3|pulse ; statectrl:U14|ramwt_latch ; 0.000        ; -0.760     ; 1.719      ;
; 2.372 ; dbufferb:U10|data_latch[3]                                                                        ; ram_new:U3|ram_new_ram:inst|altsyncram:altsyncram_component|altsyncram_2kn3:auto_generated|ram_block1a0~porta_datain_reg0  ; statectrl:U14|enalu_latch                 ; statectrl:U14|ramwt_latch ; -0.500       ; -0.861     ; 1.125      ;
; 2.372 ; rom_new:U4|rom_new_rom:inst|altsyncram:altsyncram_component|altsyncram_kdr3:auto_generated|q_a[2] ; ram_new:U3|ram_new_ram:inst|altsyncram:altsyncram_component|altsyncram_2kn3:auto_generated|ram_block1a0~porta_datain_reg0  ; rom_new:U4|monostable_trigger:inst3|pulse ; statectrl:U14|ramwt_latch ; 0.000        ; -0.760     ; 1.726      ;
; 2.387 ; rom_new:U4|rom_new_rom:inst|altsyncram:altsyncram_component|altsyncram_kdr3:auto_generated|q_a[6] ; ram_new:U3|ram_new_ram:inst|altsyncram:altsyncram_component|altsyncram_2kn3:auto_generated|ram_block1a0~porta_datain_reg0  ; rom_new:U4|monostable_trigger:inst3|pulse ; statectrl:U14|ramwt_latch ; 0.000        ; -0.760     ; 1.741      ;
; 2.405 ; rom_new:U4|rom_new_rom:inst|altsyncram:altsyncram_component|altsyncram_kdr3:auto_generated|q_a[5] ; ram_new:U3|ram_new_ram:inst|altsyncram:altsyncram_component|altsyncram_2kn3:auto_generated|ram_block1a0~porta_datain_reg0  ; rom_new:U4|monostable_trigger:inst3|pulse ; statectrl:U14|ramwt_latch ; 0.000        ; -0.760     ; 1.759      ;
; 2.413 ; dbufferb:U10|data_latch[3]                                                                        ; ram_new:U3|ram_new_ram:inst|altsyncram:altsyncram_component|altsyncram_2kn3:auto_generated|ram_block1a0~porta_datain_reg0  ; statectrl:U14|dbfbin_latch                ; statectrl:U14|ramwt_latch ; -0.500       ; -0.902     ; 1.125      ;
; 2.448 ; gr:U12|grc_latch[7]                                                                               ; ram_new:U3|ram_new_ram:inst|altsyncram:altsyncram_component|altsyncram_2kn3:auto_generated|ram_block1a0~porta_datain_reg0  ; ir:U5|instruction[10]                     ; statectrl:U14|ramwt_latch ; 0.000        ; -1.178     ; 1.384      ;
; 2.457 ; gr:U12|grb_latch[6]                                                                               ; ram_new:U3|ram_new_ram:inst|altsyncram:altsyncram_component|altsyncram_2kn3:auto_generated|ram_block1a0~porta_datain_reg0  ; ir:U5|instruction[10]                     ; statectrl:U14|ramwt_latch ; 0.000        ; -1.161     ; 1.410      ;
; 2.466 ; dbufferb:U10|data_latch[1]                                                                        ; ram_new:U3|ram_new_ram:inst|altsyncram:altsyncram_component|altsyncram_2kn3:auto_generated|ram_block1a0~porta_datain_reg0  ; statectrl:U14|enalu_latch                 ; statectrl:U14|ramwt_latch ; -0.500       ; -0.861     ; 1.219      ;
; 2.476 ; gr:U12|grb_latch[0]                                                                               ; ram_new:U3|ram_new_ram:inst|altsyncram:altsyncram_component|altsyncram_2kn3:auto_generated|ram_block1a0~porta_datain_reg0  ; ir:U5|instruction[10]                     ; statectrl:U14|ramwt_latch ; 0.000        ; -1.161     ; 1.429      ;
; 2.480 ; gr:U12|grd_latch[6]                                                                               ; ram_new:U3|ram_new_ram:inst|altsyncram:altsyncram_component|altsyncram_2kn3:auto_generated|ram_block1a0~porta_datain_reg0  ; ir:U5|instruction[10]                     ; statectrl:U14|ramwt_latch ; 0.000        ; -1.192     ; 1.402      ;
; 2.507 ; dbufferb:U10|data_latch[1]                                                                        ; ram_new:U3|ram_new_ram:inst|altsyncram:altsyncram_component|altsyncram_2kn3:auto_generated|ram_block1a0~porta_datain_reg0  ; statectrl:U14|dbfbin_latch                ; statectrl:U14|ramwt_latch ; -0.500       ; -0.902     ; 1.219      ;
; 2.529 ; gr:U12|grb_latch[2]                                                                               ; ram_new:U3|ram_new_ram:inst|altsyncram:altsyncram_component|altsyncram_2kn3:auto_generated|ram_block1a0~porta_datain_reg0  ; ir:U5|instruction[10]                     ; statectrl:U14|ramwt_latch ; 0.000        ; -1.161     ; 1.482      ;
; 2.533 ; gr:U12|grc_latch[5]                                                                               ; ram_new:U3|ram_new_ram:inst|altsyncram:altsyncram_component|altsyncram_2kn3:auto_generated|ram_block1a0~porta_datain_reg0  ; ir:U5|instruction[10]                     ; statectrl:U14|ramwt_latch ; 0.000        ; -1.178     ; 1.469      ;
; 2.534 ; dbufferb:U10|data_latch[0]                                                                        ; ram_new:U3|ram_new_ram:inst|altsyncram:altsyncram_component|altsyncram_2kn3:auto_generated|ram_block1a0~porta_datain_reg0  ; statectrl:U14|enalu_latch                 ; statectrl:U14|ramwt_latch ; -0.500       ; -0.861     ; 1.287      ;
; 2.546 ; gr:U12|grc_latch[2]                                                                               ; ram_new:U3|ram_new_ram:inst|altsyncram:altsyncram_component|altsyncram_2kn3:auto_generated|ram_block1a0~porta_datain_reg0  ; ir:U5|instruction[10]                     ; statectrl:U14|ramwt_latch ; 0.000        ; -1.170     ; 1.490      ;
; 2.562 ; gr:U12|grb_latch[4]                                                                               ; ram_new:U3|ram_new_ram:inst|altsyncram:altsyncram_component|altsyncram_2kn3:auto_generated|ram_block1a0~porta_datain_reg0  ; ir:U5|instruction[10]                     ; statectrl:U14|ramwt_latch ; 0.000        ; -1.161     ; 1.515      ;
; 2.575 ; dbufferb:U10|data_latch[0]                                                                        ; ram_new:U3|ram_new_ram:inst|altsyncram:altsyncram_component|altsyncram_2kn3:auto_generated|ram_block1a0~porta_datain_reg0  ; statectrl:U14|dbfbin_latch                ; statectrl:U14|ramwt_latch ; -0.500       ; -0.902     ; 1.287      ;
; 2.576 ; gr:U12|grb_latch[3]                                                                               ; ram_new:U3|ram_new_ram:inst|altsyncram:altsyncram_component|altsyncram_2kn3:auto_generated|ram_block1a0~porta_datain_reg0  ; ir:U5|instruction[10]                     ; statectrl:U14|ramwt_latch ; -0.500       ; -1.327     ; 0.863      ;
; 2.586 ; gr:U12|grd_latch[4]                                                                               ; ram_new:U3|ram_new_ram:inst|altsyncram:altsyncram_component|altsyncram_2kn3:auto_generated|ram_block1a0~porta_datain_reg0  ; ir:U5|instruction[10]                     ; statectrl:U14|ramwt_latch ; 0.000        ; -1.192     ; 1.508      ;
; 2.592 ; gr:U12|grd_latch[1]                                                                               ; ram_new:U3|ram_new_ram:inst|altsyncram:altsyncram_component|altsyncram_2kn3:auto_generated|ram_block1a0~porta_datain_reg0  ; ir:U5|instruction[10]                     ; statectrl:U14|ramwt_latch ; 0.000        ; -1.192     ; 1.514      ;
; 2.605 ; gr:U12|grc_latch[6]                                                                               ; ram_new:U3|ram_new_ram:inst|altsyncram:altsyncram_component|altsyncram_2kn3:auto_generated|ram_block1a0~porta_datain_reg0  ; ir:U5|instruction[10]                     ; statectrl:U14|ramwt_latch ; -0.500       ; -1.190     ; 1.029      ;
; 2.625 ; rom_new:U4|rom_new_rom:inst|altsyncram:altsyncram_component|altsyncram_kdr3:auto_generated|q_a[4] ; ram_new:U3|ram_new_ram:inst|altsyncram:altsyncram_component|altsyncram_2kn3:auto_generated|ram_block1a0~porta_datain_reg0  ; rom_new:U4|monostable_trigger:inst3|pulse ; statectrl:U14|ramwt_latch ; 0.000        ; -0.760     ; 1.979      ;
; 2.641 ; gr:U12|grd_latch[0]                                                                               ; ram_new:U3|ram_new_ram:inst|altsyncram:altsyncram_component|altsyncram_2kn3:auto_generated|ram_block1a0~porta_datain_reg0  ; ir:U5|instruction[10]                     ; statectrl:U14|ramwt_latch ; 0.000        ; -1.192     ; 1.563      ;
; 2.642 ; gr:U12|grc_latch[1]                                                                               ; ram_new:U3|ram_new_ram:inst|altsyncram:altsyncram_component|altsyncram_2kn3:auto_generated|ram_block1a0~porta_datain_reg0  ; ir:U5|instruction[10]                     ; statectrl:U14|ramwt_latch ; 0.000        ; -1.169     ; 1.587      ;
; 2.672 ; gr:U12|grc_latch[0]                                                                               ; ram_new:U3|ram_new_ram:inst|altsyncram:altsyncram_component|altsyncram_2kn3:auto_generated|ram_block1a0~porta_datain_reg0  ; ir:U5|instruction[10]                     ; statectrl:U14|ramwt_latch ; 0.000        ; -1.170     ; 1.616      ;
; 2.693 ; gr:U12|grd_latch[2]                                                                               ; ram_new:U3|ram_new_ram:inst|altsyncram:altsyncram_component|altsyncram_2kn3:auto_generated|ram_block1a0~porta_datain_reg0  ; ir:U5|instruction[10]                     ; statectrl:U14|ramwt_latch ; 0.000        ; -1.192     ; 1.615      ;
; 2.699 ; gr:U12|grc_latch[4]                                                                               ; ram_new:U3|ram_new_ram:inst|altsyncram:altsyncram_component|altsyncram_2kn3:auto_generated|ram_block1a0~porta_datain_reg0  ; ir:U5|instruction[10]                     ; statectrl:U14|ramwt_latch ; -0.500       ; -1.187     ; 1.126      ;
; 2.737 ; dbufferb:U10|data_latch[2]                                                                        ; ram_new:U3|ram_new_ram:inst|altsyncram:altsyncram_component|altsyncram_2kn3:auto_generated|ram_block1a0~porta_datain_reg0  ; statectrl:U14|enalu_latch                 ; statectrl:U14|ramwt_latch ; -0.500       ; -0.976     ; 1.375      ;
; 2.773 ; gr:U12|grb_latch[7]                                                                               ; ram_new:U3|ram_new_ram:inst|altsyncram:altsyncram_component|altsyncram_2kn3:auto_generated|ram_block1a0~porta_datain_reg0  ; ir:U5|instruction[10]                     ; statectrl:U14|ramwt_latch ; -0.500       ; -1.335     ; 1.052      ;
; 2.778 ; dbufferb:U10|data_latch[2]                                                                        ; ram_new:U3|ram_new_ram:inst|altsyncram:altsyncram_component|altsyncram_2kn3:auto_generated|ram_block1a0~porta_datain_reg0  ; statectrl:U14|dbfbin_latch                ; statectrl:U14|ramwt_latch ; -0.500       ; -1.017     ; 1.375      ;
; 2.818 ; gr:U12|gra_latch[6]                                                                               ; ram_new:U3|ram_new_ram:inst|altsyncram:altsyncram_component|altsyncram_2kn3:auto_generated|ram_block1a0~porta_datain_reg0  ; ir:U5|instruction[10]                     ; statectrl:U14|ramwt_latch ; -0.500       ; -1.297     ; 1.135      ;
; 2.823 ; gr:U12|grb_latch[5]                                                                               ; ram_new:U3|ram_new_ram:inst|altsyncram:altsyncram_component|altsyncram_2kn3:auto_generated|ram_block1a0~porta_datain_reg0  ; ir:U5|instruction[10]                     ; statectrl:U14|ramwt_latch ; -0.500       ; -1.335     ; 1.102      ;
; 2.830 ; gr:U12|grc_latch[3]                                                                               ; ram_new:U3|ram_new_ram:inst|altsyncram:altsyncram_component|altsyncram_2kn3:auto_generated|ram_block1a0~porta_datain_reg0  ; ir:U5|instruction[10]                     ; statectrl:U14|ramwt_latch ; -0.500       ; -1.189     ; 1.255      ;
; 2.907 ; gr:U12|grb_latch[1]                                                                               ; ram_new:U3|ram_new_ram:inst|altsyncram:altsyncram_component|altsyncram_2kn3:auto_generated|ram_block1a0~porta_datain_reg0  ; ir:U5|instruction[10]                     ; statectrl:U14|ramwt_latch ; -0.500       ; -1.327     ; 1.194      ;
+-------+---------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------+-------------------------------------------+---------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'statectrl:U14|nextn_latch'                                                                                                    ;
+-------+---------------------------+---------------------+----------------------------+---------------------------+--------------+------------+------------+
; Slack ; From Node                 ; To Node             ; Launch Clock               ; Latch Clock               ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------+---------------------+----------------------------+---------------------------+--------------+------------+------------+
; 0.219 ; pc:U7|addr_latch[7]       ; pc:U7|addr_latch[7] ; statectrl:U14|nextn_latch  ; statectrl:U14|nextn_latch ; 0.000        ; 0.022      ; 0.325      ;
; 0.314 ; pc:U7|addr_latch[2]       ; pc:U7|addr_latch[2] ; statectrl:U14|nextn_latch  ; statectrl:U14|nextn_latch ; 0.000        ; 0.022      ; 0.420      ;
; 0.319 ; pc:U7|addr_latch[1]       ; pc:U7|addr_latch[1] ; statectrl:U14|nextn_latch  ; statectrl:U14|nextn_latch ; 0.000        ; 0.022      ; 0.425      ;
; 0.320 ; pc:U7|addr_latch[3]       ; pc:U7|addr_latch[3] ; statectrl:U14|nextn_latch  ; statectrl:U14|nextn_latch ; 0.000        ; 0.022      ; 0.426      ;
; 0.320 ; pc:U7|addr_latch[6]       ; pc:U7|addr_latch[6] ; statectrl:U14|nextn_latch  ; statectrl:U14|nextn_latch ; 0.000        ; 0.022      ; 0.426      ;
; 0.321 ; pc:U7|addr_latch[0]       ; pc:U7|addr_latch[0] ; statectrl:U14|nextn_latch  ; statectrl:U14|nextn_latch ; 0.000        ; 0.022      ; 0.427      ;
; 0.321 ; pc:U7|addr_latch[5]       ; pc:U7|addr_latch[5] ; statectrl:U14|nextn_latch  ; statectrl:U14|nextn_latch ; 0.000        ; 0.022      ; 0.427      ;
; 0.322 ; pc:U7|addr_latch[4]       ; pc:U7|addr_latch[4] ; statectrl:U14|nextn_latch  ; statectrl:U14|nextn_latch ; 0.000        ; 0.022      ; 0.428      ;
; 0.400 ; ir:U5|instruction[6]      ; pc:U7|addr_latch[6] ; statectrl:U14|enirin_latch ; statectrl:U14|nextn_latch ; 0.000        ; 0.140      ; 0.624      ;
; 0.434 ; ir:U5|instruction[4]      ; pc:U7|addr_latch[4] ; statectrl:U14|enirin_latch ; statectrl:U14|nextn_latch ; 0.000        ; 0.044      ; 0.562      ;
; 0.436 ; ir:U5|instruction[7]      ; pc:U7|addr_latch[7] ; statectrl:U14|enirin_latch ; statectrl:U14|nextn_latch ; 0.000        ; 0.044      ; 0.564      ;
; 0.452 ; ir:U5|instruction[5]      ; pc:U7|addr_latch[5] ; statectrl:U14|enirin_latch ; statectrl:U14|nextn_latch ; 0.000        ; 0.044      ; 0.580      ;
; 0.466 ; pc:U7|addr_latch[1]       ; pc:U7|addr_latch[2] ; statectrl:U14|nextn_latch  ; statectrl:U14|nextn_latch ; 0.000        ; 0.024      ; 0.574      ;
; 0.467 ; pc:U7|addr_latch[3]       ; pc:U7|addr_latch[4] ; statectrl:U14|nextn_latch  ; statectrl:U14|nextn_latch ; 0.000        ; 0.024      ; 0.575      ;
; 0.468 ; pc:U7|addr_latch[0]       ; pc:U7|addr_latch[1] ; statectrl:U14|nextn_latch  ; statectrl:U14|nextn_latch ; 0.000        ; 0.024      ; 0.576      ;
; 0.468 ; pc:U7|addr_latch[5]       ; pc:U7|addr_latch[6] ; statectrl:U14|nextn_latch  ; statectrl:U14|nextn_latch ; 0.000        ; 0.024      ; 0.576      ;
; 0.470 ; pc:U7|addr_latch[2]       ; pc:U7|addr_latch[3] ; statectrl:U14|nextn_latch  ; statectrl:U14|nextn_latch ; 0.000        ; 0.024      ; 0.578      ;
; 0.471 ; pc:U7|addr_latch[0]       ; pc:U7|addr_latch[2] ; statectrl:U14|nextn_latch  ; statectrl:U14|nextn_latch ; 0.000        ; 0.024      ; 0.579      ;
; 0.473 ; pc:U7|addr_latch[2]       ; pc:U7|addr_latch[4] ; statectrl:U14|nextn_latch  ; statectrl:U14|nextn_latch ; 0.000        ; 0.024      ; 0.581      ;
; 0.476 ; pc:U7|addr_latch[6]       ; pc:U7|addr_latch[7] ; statectrl:U14|nextn_latch  ; statectrl:U14|nextn_latch ; 0.000        ; 0.024      ; 0.584      ;
; 0.478 ; pc:U7|addr_latch[4]       ; pc:U7|addr_latch[5] ; statectrl:U14|nextn_latch  ; statectrl:U14|nextn_latch ; 0.000        ; 0.024      ; 0.586      ;
; 0.481 ; pc:U7|addr_latch[4]       ; pc:U7|addr_latch[6] ; statectrl:U14|nextn_latch  ; statectrl:U14|nextn_latch ; 0.000        ; 0.024      ; 0.589      ;
; 0.529 ; pc:U7|addr_latch[1]       ; pc:U7|addr_latch[3] ; statectrl:U14|nextn_latch  ; statectrl:U14|nextn_latch ; 0.000        ; 0.024      ; 0.637      ;
; 0.530 ; pc:U7|addr_latch[3]       ; pc:U7|addr_latch[5] ; statectrl:U14|nextn_latch  ; statectrl:U14|nextn_latch ; 0.000        ; 0.024      ; 0.638      ;
; 0.531 ; pc:U7|addr_latch[5]       ; pc:U7|addr_latch[7] ; statectrl:U14|nextn_latch  ; statectrl:U14|nextn_latch ; 0.000        ; 0.024      ; 0.639      ;
; 0.532 ; pc:U7|addr_latch[1]       ; pc:U7|addr_latch[4] ; statectrl:U14|nextn_latch  ; statectrl:U14|nextn_latch ; 0.000        ; 0.024      ; 0.640      ;
; 0.533 ; pc:U7|addr_latch[3]       ; pc:U7|addr_latch[6] ; statectrl:U14|nextn_latch  ; statectrl:U14|nextn_latch ; 0.000        ; 0.024      ; 0.641      ;
; 0.534 ; pc:U7|addr_latch[0]       ; pc:U7|addr_latch[3] ; statectrl:U14|nextn_latch  ; statectrl:U14|nextn_latch ; 0.000        ; 0.024      ; 0.642      ;
; 0.536 ; pc:U7|addr_latch[2]       ; pc:U7|addr_latch[5] ; statectrl:U14|nextn_latch  ; statectrl:U14|nextn_latch ; 0.000        ; 0.024      ; 0.644      ;
; 0.537 ; pc:U7|addr_latch[0]       ; pc:U7|addr_latch[4] ; statectrl:U14|nextn_latch  ; statectrl:U14|nextn_latch ; 0.000        ; 0.024      ; 0.645      ;
; 0.539 ; pc:U7|addr_latch[2]       ; pc:U7|addr_latch[6] ; statectrl:U14|nextn_latch  ; statectrl:U14|nextn_latch ; 0.000        ; 0.024      ; 0.647      ;
; 0.544 ; pc:U7|addr_latch[4]       ; pc:U7|addr_latch[7] ; statectrl:U14|nextn_latch  ; statectrl:U14|nextn_latch ; 0.000        ; 0.024      ; 0.652      ;
; 0.595 ; pc:U7|addr_latch[1]       ; pc:U7|addr_latch[5] ; statectrl:U14|nextn_latch  ; statectrl:U14|nextn_latch ; 0.000        ; 0.024      ; 0.703      ;
; 0.596 ; pc:U7|addr_latch[3]       ; pc:U7|addr_latch[7] ; statectrl:U14|nextn_latch  ; statectrl:U14|nextn_latch ; 0.000        ; 0.024      ; 0.704      ;
; 0.598 ; pc:U7|addr_latch[1]       ; pc:U7|addr_latch[6] ; statectrl:U14|nextn_latch  ; statectrl:U14|nextn_latch ; 0.000        ; 0.024      ; 0.706      ;
; 0.600 ; pc:U7|addr_latch[0]       ; pc:U7|addr_latch[5] ; statectrl:U14|nextn_latch  ; statectrl:U14|nextn_latch ; 0.000        ; 0.024      ; 0.708      ;
; 0.602 ; pc:U7|addr_latch[2]       ; pc:U7|addr_latch[7] ; statectrl:U14|nextn_latch  ; statectrl:U14|nextn_latch ; 0.000        ; 0.024      ; 0.710      ;
; 0.603 ; pc:U7|addr_latch[0]       ; pc:U7|addr_latch[6] ; statectrl:U14|nextn_latch  ; statectrl:U14|nextn_latch ; 0.000        ; 0.024      ; 0.711      ;
; 0.661 ; pc:U7|addr_latch[1]       ; pc:U7|addr_latch[7] ; statectrl:U14|nextn_latch  ; statectrl:U14|nextn_latch ; 0.000        ; 0.024      ; 0.769      ;
; 0.666 ; pc:U7|addr_latch[0]       ; pc:U7|addr_latch[7] ; statectrl:U14|nextn_latch  ; statectrl:U14|nextn_latch ; 0.000        ; 0.024      ; 0.774      ;
; 0.669 ; ir:U5|instruction[3]      ; pc:U7|addr_latch[3] ; statectrl:U14|enirin_latch ; statectrl:U14|nextn_latch ; 0.000        ; 0.012      ; 0.765      ;
; 0.698 ; ir:U5|instruction[1]      ; pc:U7|addr_latch[1] ; statectrl:U14|enirin_latch ; statectrl:U14|nextn_latch ; 0.000        ; 0.012      ; 0.794      ;
; 0.707 ; ir:U5|instruction[2]      ; pc:U7|addr_latch[2] ; statectrl:U14|enirin_latch ; statectrl:U14|nextn_latch ; 0.000        ; 0.012      ; 0.803      ;
; 0.722 ; ir:U5|instruction[0]      ; pc:U7|addr_latch[0] ; statectrl:U14|enirin_latch ; statectrl:U14|nextn_latch ; 0.000        ; 0.012      ; 0.818      ;
; 0.825 ; statectrl:U14|rstpc_latch ; pc:U7|addr_latch[7] ; clk_divider:U1|clk_out     ; statectrl:U14|nextn_latch ; 0.000        ; -0.222     ; 0.697      ;
; 0.825 ; statectrl:U14|rstpc_latch ; pc:U7|addr_latch[5] ; clk_divider:U1|clk_out     ; statectrl:U14|nextn_latch ; 0.000        ; -0.222     ; 0.697      ;
; 0.825 ; statectrl:U14|rstpc_latch ; pc:U7|addr_latch[4] ; clk_divider:U1|clk_out     ; statectrl:U14|nextn_latch ; 0.000        ; -0.222     ; 0.697      ;
; 0.825 ; statectrl:U14|rstpc_latch ; pc:U7|addr_latch[3] ; clk_divider:U1|clk_out     ; statectrl:U14|nextn_latch ; 0.000        ; -0.222     ; 0.697      ;
; 0.825 ; statectrl:U14|rstpc_latch ; pc:U7|addr_latch[2] ; clk_divider:U1|clk_out     ; statectrl:U14|nextn_latch ; 0.000        ; -0.222     ; 0.697      ;
; 0.825 ; statectrl:U14|rstpc_latch ; pc:U7|addr_latch[1] ; clk_divider:U1|clk_out     ; statectrl:U14|nextn_latch ; 0.000        ; -0.222     ; 0.697      ;
; 0.825 ; statectrl:U14|rstpc_latch ; pc:U7|addr_latch[0] ; clk_divider:U1|clk_out     ; statectrl:U14|nextn_latch ; 0.000        ; -0.222     ; 0.697      ;
; 0.825 ; statectrl:U14|rstpc_latch ; pc:U7|addr_latch[6] ; clk_divider:U1|clk_out     ; statectrl:U14|nextn_latch ; 0.000        ; -0.222     ; 0.697      ;
; 1.000 ; statectrl:U14|ldpc_latch  ; pc:U7|addr_latch[7] ; clk_divider:U1|clk_out     ; statectrl:U14|nextn_latch ; 0.000        ; -0.202     ; 0.892      ;
; 1.000 ; statectrl:U14|ldpc_latch  ; pc:U7|addr_latch[5] ; clk_divider:U1|clk_out     ; statectrl:U14|nextn_latch ; 0.000        ; -0.202     ; 0.892      ;
; 1.000 ; statectrl:U14|ldpc_latch  ; pc:U7|addr_latch[4] ; clk_divider:U1|clk_out     ; statectrl:U14|nextn_latch ; 0.000        ; -0.202     ; 0.892      ;
; 1.000 ; statectrl:U14|ldpc_latch  ; pc:U7|addr_latch[3] ; clk_divider:U1|clk_out     ; statectrl:U14|nextn_latch ; 0.000        ; -0.202     ; 0.892      ;
; 1.000 ; statectrl:U14|ldpc_latch  ; pc:U7|addr_latch[2] ; clk_divider:U1|clk_out     ; statectrl:U14|nextn_latch ; 0.000        ; -0.202     ; 0.892      ;
; 1.000 ; statectrl:U14|ldpc_latch  ; pc:U7|addr_latch[1] ; clk_divider:U1|clk_out     ; statectrl:U14|nextn_latch ; 0.000        ; -0.202     ; 0.892      ;
; 1.000 ; statectrl:U14|ldpc_latch  ; pc:U7|addr_latch[0] ; clk_divider:U1|clk_out     ; statectrl:U14|nextn_latch ; 0.000        ; -0.202     ; 0.892      ;
; 1.000 ; statectrl:U14|ldpc_latch  ; pc:U7|addr_latch[6] ; clk_divider:U1|clk_out     ; statectrl:U14|nextn_latch ; 0.000        ; -0.202     ; 0.892      ;
+-------+---------------------------+---------------------+----------------------------+---------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'clk_divider:U1|clk_led'                                                                                                                                                                                             ;
+-------+------------------------------------------------------------------------------------------------------+------------------------------------+---------------------------+------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                            ; To Node                            ; Launch Clock              ; Latch Clock            ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------------------------------------------------------+------------------------------------+---------------------------+------------------------+--------------+------------+------------+
; 0.328 ; led_encoder:U13|current_led_sel[0]                                                                   ; led_encoder:U13|led_sel[0]         ; clk_divider:U1|clk_led    ; clk_divider:U1|clk_led ; 0.000        ; 0.036      ; 0.448      ;
; 0.350 ; led_encoder:U13|current_led_sel[1]                                                                   ; led_encoder:U13|led_dig_temp[7]    ; clk_divider:U1|clk_led    ; clk_divider:U1|clk_led ; 0.000        ; 0.036      ; 0.470      ;
; 0.372 ; led_encoder:U13|current_led_sel[1]                                                                   ; led_encoder:U13|led_sel[2]         ; clk_divider:U1|clk_led    ; clk_divider:U1|clk_led ; 0.000        ; 0.036      ; 0.492      ;
; 0.375 ; led_encoder:U13|current_led_sel[0]                                                                   ; led_encoder:U13|led_sel[1]         ; clk_divider:U1|clk_led    ; clk_divider:U1|clk_led ; 0.000        ; 0.035      ; 0.494      ;
; 0.389 ; led_encoder:U13|current_led_sel[0]                                                                   ; led_encoder:U13|current_led_sel[1] ; clk_divider:U1|clk_led    ; clk_divider:U1|clk_led ; 0.000        ; 0.035      ; 0.508      ;
; 0.446 ; led_encoder:U13|current_led_sel[1]                                                                   ; led_encoder:U13|led_dig_temp[3]    ; clk_divider:U1|clk_led    ; clk_divider:U1|clk_led ; 0.000        ; 0.036      ; 0.566      ;
; 0.446 ; led_encoder:U13|current_led_sel[1]                                                                   ; led_encoder:U13|led_dig_temp[1]    ; clk_divider:U1|clk_led    ; clk_divider:U1|clk_led ; 0.000        ; 0.036      ; 0.566      ;
; 0.447 ; led_encoder:U13|current_led_sel[1]                                                                   ; led_encoder:U13|led_dig_temp[0]    ; clk_divider:U1|clk_led    ; clk_divider:U1|clk_led ; 0.000        ; 0.036      ; 0.567      ;
; 0.448 ; led_encoder:U13|current_led_sel[1]                                                                   ; led_encoder:U13|led_dig_temp[2]    ; clk_divider:U1|clk_led    ; clk_divider:U1|clk_led ; 0.000        ; 0.036      ; 0.568      ;
; 0.450 ; led_encoder:U13|current_led_sel[1]                                                                   ; led_encoder:U13|led_sel[0]         ; clk_divider:U1|clk_led    ; clk_divider:U1|clk_led ; 0.000        ; 0.037      ; 0.571      ;
; 0.485 ; led_encoder:U13|current_led_sel[0]                                                                   ; led_encoder:U13|current_led_sel[0] ; clk_divider:U1|clk_led    ; clk_divider:U1|clk_led ; 0.000        ; 0.036      ; 0.605      ;
; 0.508 ; led_encoder:U13|current_led_sel[0]                                                                   ; led_encoder:U13|led_dig_temp[5]    ; clk_divider:U1|clk_led    ; clk_divider:U1|clk_led ; 0.000        ; 0.036      ; 0.628      ;
; 0.513 ; led_encoder:U13|current_led_sel[0]                                                                   ; led_encoder:U13|led_dig_temp[4]    ; clk_divider:U1|clk_led    ; clk_divider:U1|clk_led ; 0.000        ; 0.036      ; 0.633      ;
; 0.523 ; led_encoder:U13|current_led_sel[1]                                                                   ; led_encoder:U13|led_dig_temp[6]    ; clk_divider:U1|clk_led    ; clk_divider:U1|clk_led ; 0.000        ; 0.037      ; 0.644      ;
; 0.523 ; led_encoder:U13|current_led_sel[1]                                                                   ; led_encoder:U13|led_dig_temp[5]    ; clk_divider:U1|clk_led    ; clk_divider:U1|clk_led ; 0.000        ; 0.037      ; 0.644      ;
; 0.523 ; led_encoder:U13|current_led_sel[1]                                                                   ; led_encoder:U13|led_dig_temp[4]    ; clk_divider:U1|clk_led    ; clk_divider:U1|clk_led ; 0.000        ; 0.037      ; 0.644      ;
; 0.530 ; led_encoder:U13|current_led_sel[0]                                                                   ; led_encoder:U13|led_dig_temp[0]    ; clk_divider:U1|clk_led    ; clk_divider:U1|clk_led ; 0.000        ; 0.035      ; 0.649      ;
; 0.533 ; led_encoder:U13|current_led_sel[0]                                                                   ; led_encoder:U13|led_dig_temp[2]    ; clk_divider:U1|clk_led    ; clk_divider:U1|clk_led ; 0.000        ; 0.035      ; 0.652      ;
; 0.564 ; led_encoder:U13|current_led_sel[0]                                                                   ; led_encoder:U13|led_dig_temp[6]    ; clk_divider:U1|clk_led    ; clk_divider:U1|clk_led ; 0.000        ; 0.036      ; 0.684      ;
; 0.598 ; led_encoder:U13|current_led_sel[0]                                                                   ; led_encoder:U13|led_dig_temp[7]    ; clk_divider:U1|clk_led    ; clk_divider:U1|clk_led ; 0.000        ; 0.035      ; 0.717      ;
; 0.601 ; led_encoder:U13|current_led_sel[0]                                                                   ; led_encoder:U13|led_dig_temp[1]    ; clk_divider:U1|clk_led    ; clk_divider:U1|clk_led ; 0.000        ; 0.035      ; 0.720      ;
; 0.607 ; led_encoder:U13|current_led_sel[1]                                                                   ; led_encoder:U13|current_led_sel[0] ; clk_divider:U1|clk_led    ; clk_divider:U1|clk_led ; 0.000        ; 0.037      ; 0.728      ;
; 0.815 ; led_encoder:U13|current_led_sel[0]                                                                   ; led_encoder:U13|led_dig_temp[3]    ; clk_divider:U1|clk_led    ; clk_divider:U1|clk_led ; 0.000        ; 0.035      ; 0.934      ;
; 2.090 ; led_encoder:U13|altsyncram:Ram0_rtl_0|altsyncram_r771:auto_generated|ram_block1a0~porta_address_reg0 ; led_encoder:U13|led_dig_temp[1]    ; statectrl:U14|enled_latch ; clk_divider:U1|clk_led ; 0.000        ; -0.516     ; 1.678      ;
; 2.093 ; led_encoder:U13|altsyncram:Ram0_rtl_0|altsyncram_r771:auto_generated|ram_block1a0~porta_address_reg0 ; led_encoder:U13|led_dig_temp[3]    ; statectrl:U14|enled_latch ; clk_divider:U1|clk_led ; 0.000        ; -0.516     ; 1.681      ;
; 2.095 ; led_encoder:U13|altsyncram:Ram0_rtl_0|altsyncram_r771:auto_generated|ram_block1a0~porta_address_reg0 ; led_encoder:U13|led_dig_temp[2]    ; statectrl:U14|enled_latch ; clk_divider:U1|clk_led ; 0.000        ; -0.516     ; 1.683      ;
; 2.200 ; led_encoder:U13|altsyncram:Ram0_rtl_0|altsyncram_r771:auto_generated|ram_block1a0~porta_address_reg0 ; led_encoder:U13|led_dig_temp[5]    ; statectrl:U14|enled_latch ; clk_divider:U1|clk_led ; 0.000        ; -0.515     ; 1.789      ;
; 2.210 ; led_encoder:U13|altsyncram:Ram0_rtl_0|altsyncram_r771:auto_generated|ram_block1a0~porta_address_reg0 ; led_encoder:U13|led_dig_temp[0]    ; statectrl:U14|enled_latch ; clk_divider:U1|clk_led ; 0.000        ; -0.516     ; 1.798      ;
; 2.279 ; led_encoder:U13|altsyncram:Ram0_rtl_0|altsyncram_r771:auto_generated|ram_block1a0~porta_address_reg0 ; led_encoder:U13|led_dig_temp[7]    ; statectrl:U14|enled_latch ; clk_divider:U1|clk_led ; 0.000        ; -0.516     ; 1.867      ;
; 2.316 ; led_encoder:U13|altsyncram:Ram0_rtl_0|altsyncram_r771:auto_generated|ram_block1a0~porta_address_reg0 ; led_encoder:U13|led_dig_temp[4]    ; statectrl:U14|enled_latch ; clk_divider:U1|clk_led ; 0.000        ; -0.515     ; 1.905      ;
; 2.322 ; led_encoder:U13|altsyncram:Ram0_rtl_0|altsyncram_r771:auto_generated|ram_block1a0~porta_address_reg0 ; led_encoder:U13|led_dig_temp[6]    ; statectrl:U14|enled_latch ; clk_divider:U1|clk_led ; 0.000        ; -0.515     ; 1.911      ;
+-------+------------------------------------------------------------------------------------------------------+------------------------------------+---------------------------+------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'statectrl:U14|ramin_latch'                                                                                                                                                                                                   ;
+-------+---------------------------------------------------------------------------------------------------+--------------------------------------------+----------------------------+---------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                         ; To Node                                    ; Launch Clock               ; Latch Clock               ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------------------------------------------------------+--------------------------------------------+----------------------------+---------------------------+--------------+------------+------------+
; 0.766 ; statectrl:U14|ramrd_latch                                                                         ; ram_new:U3|ram_ctrl:inst1|address_latch[4] ; statectrl:U14|ramrd_latch  ; statectrl:U14|ramin_latch ; 0.000        ; 0.836      ; 1.791      ;
; 0.813 ; statectrl:U14|ramrd_latch                                                                         ; ram_new:U3|ram_ctrl:inst1|address_latch[6] ; statectrl:U14|ramrd_latch  ; statectrl:U14|ramin_latch ; 0.000        ; 0.929      ; 1.931      ;
; 0.837 ; statectrl:U14|ramrd_latch                                                                         ; ram_new:U3|ram_ctrl:inst1|address_latch[0] ; statectrl:U14|ramrd_latch  ; statectrl:U14|ramin_latch ; 0.000        ; 0.929      ; 1.955      ;
; 0.879 ; statectrl:U14|ramrd_latch                                                                         ; ram_new:U3|ram_ctrl:inst1|address_latch[7] ; statectrl:U14|ramrd_latch  ; statectrl:U14|ramin_latch ; 0.000        ; 0.929      ; 1.997      ;
; 0.879 ; statectrl:U14|ramrd_latch                                                                         ; ram_new:U3|ram_ctrl:inst1|address_latch[3] ; statectrl:U14|ramrd_latch  ; statectrl:U14|ramin_latch ; 0.000        ; 0.843      ; 1.911      ;
; 0.887 ; statectrl:U14|ramrd_latch                                                                         ; ram_new:U3|ram_ctrl:inst1|address_latch[5] ; statectrl:U14|ramrd_latch  ; statectrl:U14|ramin_latch ; 0.000        ; 0.912      ; 1.988      ;
; 0.963 ; pc:U7|addr_latch[4]                                                                               ; ram_new:U3|ram_ctrl:inst1|address_latch[4] ; statectrl:U14|nextn_latch  ; statectrl:U14|ramin_latch ; 0.000        ; 0.051      ; 1.098      ;
; 0.990 ; pc:U7|addr_latch[7]                                                                               ; ram_new:U3|ram_ctrl:inst1|address_latch[7] ; statectrl:U14|nextn_latch  ; statectrl:U14|ramin_latch ; 0.000        ; 0.144      ; 1.218      ;
; 0.996 ; statectrl:U14|ramrd_latch                                                                         ; ram_new:U3|ram_ctrl:inst1|address_latch[2] ; statectrl:U14|ramrd_latch  ; statectrl:U14|ramin_latch ; 0.000        ; 0.929      ; 2.114      ;
; 1.002 ; pc:U7|addr_latch[6]                                                                               ; ram_new:U3|ram_ctrl:inst1|address_latch[6] ; statectrl:U14|nextn_latch  ; statectrl:U14|ramin_latch ; 0.000        ; 0.144      ; 1.230      ;
; 1.026 ; ir:U5|instruction[7]                                                                              ; ram_new:U3|ram_ctrl:inst1|address_latch[7] ; statectrl:U14|enirin_latch ; statectrl:U14|ramin_latch ; 0.000        ; 0.145      ; 1.255      ;
; 1.040 ; pc:U7|addr_latch[5]                                                                               ; ram_new:U3|ram_ctrl:inst1|address_latch[5] ; statectrl:U14|nextn_latch  ; statectrl:U14|ramin_latch ; 0.000        ; 0.127      ; 1.251      ;
; 1.051 ; pc:U7|addr_latch[2]                                                                               ; ram_new:U3|ram_ctrl:inst1|address_latch[2] ; statectrl:U14|nextn_latch  ; statectrl:U14|ramin_latch ; 0.000        ; 0.144      ; 1.279      ;
; 1.057 ; pc:U7|addr_latch[0]                                                                               ; ram_new:U3|ram_ctrl:inst1|address_latch[0] ; statectrl:U14|nextn_latch  ; statectrl:U14|ramin_latch ; 0.000        ; 0.144      ; 1.285      ;
; 1.060 ; ir:U5|instruction[6]                                                                              ; ram_new:U3|ram_ctrl:inst1|address_latch[6] ; statectrl:U14|enirin_latch ; statectrl:U14|ramin_latch ; 0.000        ; 0.241      ; 1.385      ;
; 1.060 ; ir:U5|instruction[4]                                                                              ; ram_new:U3|ram_ctrl:inst1|address_latch[4] ; statectrl:U14|enirin_latch ; statectrl:U14|ramin_latch ; 0.000        ; 0.052      ; 1.196      ;
; 1.141 ; statectrl:U14|ramrd_latch                                                                         ; ram_new:U3|ram_ctrl:inst1|address_latch[1] ; statectrl:U14|ramrd_latch  ; statectrl:U14|ramin_latch ; 0.000        ; 0.930      ; 2.260      ;
; 1.144 ; pc:U7|addr_latch[1]                                                                               ; ram_new:U3|ram_ctrl:inst1|address_latch[1] ; statectrl:U14|nextn_latch  ; statectrl:U14|ramin_latch ; 0.000        ; 0.145      ; 1.373      ;
; 1.203 ; pc:U7|addr_latch[3]                                                                               ; ram_new:U3|ram_ctrl:inst1|address_latch[3] ; statectrl:U14|nextn_latch  ; statectrl:U14|ramin_latch ; 0.000        ; 0.058      ; 1.345      ;
; 1.259 ; statectrl:U14|dbfbout_latch                                                                       ; ram_new:U3|ram_ctrl:inst1|address_latch[4] ; clk_divider:U1|clk_out     ; statectrl:U14|ramin_latch ; 0.000        ; -0.194     ; 1.159      ;
; 1.270 ; statectrl:U14|dbfbout_latch                                                                       ; ram_new:U3|ram_ctrl:inst1|address_latch[6] ; clk_divider:U1|clk_out     ; statectrl:U14|ramin_latch ; 0.000        ; -0.101     ; 1.263      ;
; 1.292 ; ir:U5|instruction[10]                                                                             ; ram_new:U3|ram_ctrl:inst1|address_latch[3] ; ir:U5|instruction[10]      ; statectrl:U14|ramin_latch ; 0.000        ; 0.843      ; 2.334      ;
; 1.319 ; statectrl:U14|dbfaout_latch                                                                       ; ram_new:U3|ram_ctrl:inst1|address_latch[6] ; clk_divider:U1|clk_out     ; statectrl:U14|ramin_latch ; 0.000        ; -0.104     ; 1.309      ;
; 1.351 ; ir:U5|instruction[10]                                                                             ; ram_new:U3|ram_ctrl:inst1|address_latch[4] ; ir:U5|instruction[10]      ; statectrl:U14|ramin_latch ; 0.000        ; 0.836      ; 2.386      ;
; 1.397 ; ir:U5|instruction[10]                                                                             ; ram_new:U3|ram_ctrl:inst1|address_latch[1] ; ir:U5|instruction[10]      ; statectrl:U14|ramin_latch ; 0.000        ; 0.930      ; 2.526      ;
; 1.406 ; statectrl:U14|enpcout_latch                                                                       ; ram_new:U3|ram_ctrl:inst1|address_latch[6] ; clk_divider:U1|clk_out     ; statectrl:U14|ramin_latch ; 0.000        ; -0.103     ; 1.397      ;
; 1.420 ; ir:U5|instruction[5]                                                                              ; ram_new:U3|ram_ctrl:inst1|address_latch[5] ; statectrl:U14|enirin_latch ; statectrl:U14|ramin_latch ; 0.000        ; 0.128      ; 1.632      ;
; 1.447 ; statectrl:U14|dbfaout_latch                                                                       ; ram_new:U3|ram_ctrl:inst1|address_latch[4] ; clk_divider:U1|clk_out     ; statectrl:U14|ramin_latch ; 0.000        ; -0.197     ; 1.344      ;
; 1.458 ; ir:U5|instruction[9]                                                                              ; ram_new:U3|ram_ctrl:inst1|address_latch[3] ; statectrl:U14|enirin_latch ; statectrl:U14|ramin_latch ; 0.000        ; 0.041      ; 1.583      ;
; 1.461 ; statectrl:U14|regrd2_latch                                                                        ; ram_new:U3|ram_ctrl:inst1|address_latch[1] ; clk_divider:U1|clk_out     ; statectrl:U14|ramin_latch ; 0.000        ; -0.103     ; 1.452      ;
; 1.473 ; statectrl:U14|regrd1_latch                                                                        ; ram_new:U3|ram_ctrl:inst1|address_latch[1] ; clk_divider:U1|clk_out     ; statectrl:U14|ramin_latch ; 0.000        ; -0.103     ; 1.464      ;
; 1.478 ; statectrl:U14|ramrd_latch                                                                         ; ram_new:U3|ram_ctrl:inst1|address_latch[4] ; statectrl:U14|ramrd_latch  ; statectrl:U14|ramin_latch ; -0.500       ; 0.836      ; 2.003      ;
; 1.489 ; statectrl:U14|enpcout_latch                                                                       ; ram_new:U3|ram_ctrl:inst1|address_latch[4] ; clk_divider:U1|clk_out     ; statectrl:U14|ramin_latch ; 0.000        ; -0.196     ; 1.387      ;
; 1.508 ; ir:U5|instruction[10]                                                                             ; ram_new:U3|ram_ctrl:inst1|address_latch[6] ; ir:U5|instruction[10]      ; statectrl:U14|ramin_latch ; 0.000        ; 0.929      ; 2.636      ;
; 1.520 ; ram_new:U3|ram_new_ram:inst|altsyncram:altsyncram_component|altsyncram_2kn3:auto_generated|q_a[7] ; ram_new:U3|ram_ctrl:inst1|address_latch[7] ; statectrl:U14|ramrd_latch  ; statectrl:U14|ramin_latch ; 0.000        ; 0.053      ; 1.657      ;
; 1.530 ; ram_new:U3|ram_new_ram:inst|altsyncram:altsyncram_component|altsyncram_2kn3:auto_generated|q_a[6] ; ram_new:U3|ram_ctrl:inst1|address_latch[6] ; statectrl:U14|ramrd_latch  ; statectrl:U14|ramin_latch ; 0.000        ; 0.053      ; 1.667      ;
; 1.535 ; ir:U5|instruction[2]                                                                              ; ram_new:U3|ram_ctrl:inst1|address_latch[2] ; statectrl:U14|enirin_latch ; statectrl:U14|ramin_latch ; 0.000        ; 0.113      ; 1.732      ;
; 1.535 ; statectrl:U14|ramrd_latch                                                                         ; ram_new:U3|ram_ctrl:inst1|address_latch[6] ; statectrl:U14|ramrd_latch  ; statectrl:U14|ramin_latch ; -0.500       ; 0.929      ; 2.153      ;
; 1.545 ; ir:U5|instruction[1]                                                                              ; ram_new:U3|ram_ctrl:inst1|address_latch[3] ; statectrl:U14|enirin_latch ; statectrl:U14|ramin_latch ; 0.000        ; 0.027      ; 1.656      ;
; 1.552 ; ir:U5|instruction[10]                                                                             ; ram_new:U3|ram_ctrl:inst1|address_latch[0] ; ir:U5|instruction[10]      ; statectrl:U14|ramin_latch ; 0.000        ; 0.929      ; 2.680      ;
; 1.562 ; statectrl:U14|regrd2_latch                                                                        ; ram_new:U3|ram_ctrl:inst1|address_latch[3] ; clk_divider:U1|clk_out     ; statectrl:U14|ramin_latch ; 0.000        ; -0.190     ; 1.466      ;
; 1.563 ; ir:U5|instruction[9]                                                                              ; ram_new:U3|ram_ctrl:inst1|address_latch[1] ; statectrl:U14|enirin_latch ; statectrl:U14|ramin_latch ; 0.000        ; 0.128      ; 1.775      ;
; 1.566 ; statectrl:U14|enrom_latch                                                                         ; ram_new:U3|ram_ctrl:inst1|address_latch[0] ; clk_divider:U1|clk_out     ; statectrl:U14|ramin_latch ; 0.000        ; -0.026     ; 1.634      ;
; 1.571 ; ir:U5|instruction[10]                                                                             ; ram_new:U3|ram_ctrl:inst1|address_latch[7] ; ir:U5|instruction[10]      ; statectrl:U14|ramin_latch ; 0.000        ; 0.929      ; 2.699      ;
; 1.572 ; statectrl:U14|ramrd_latch                                                                         ; ram_new:U3|ram_ctrl:inst1|address_latch[3] ; statectrl:U14|ramrd_latch  ; statectrl:U14|ramin_latch ; -0.500       ; 0.843      ; 2.104      ;
; 1.574 ; statectrl:U14|regrd1_latch                                                                        ; ram_new:U3|ram_ctrl:inst1|address_latch[3] ; clk_divider:U1|clk_out     ; statectrl:U14|ramin_latch ; 0.000        ; -0.190     ; 1.478      ;
; 1.577 ; statectrl:U14|enrom_latch                                                                         ; ram_new:U3|ram_ctrl:inst1|address_latch[3] ; clk_divider:U1|clk_out     ; statectrl:U14|ramin_latch ; 0.000        ; -0.112     ; 1.559      ;
; 1.582 ; ir:U5|instruction[3]                                                                              ; ram_new:U3|ram_ctrl:inst1|address_latch[3] ; statectrl:U14|enirin_latch ; statectrl:U14|ramin_latch ; 0.000        ; 0.027      ; 1.693      ;
; 1.586 ; statectrl:U14|enrom_latch                                                                         ; ram_new:U3|ram_ctrl:inst1|address_latch[1] ; clk_divider:U1|clk_out     ; statectrl:U14|ramin_latch ; 0.000        ; -0.025     ; 1.655      ;
; 1.588 ; ir:U5|instruction[10]                                                                             ; ram_new:U3|ram_ctrl:inst1|address_latch[2] ; ir:U5|instruction[10]      ; statectrl:U14|ramin_latch ; 0.000        ; 0.929      ; 2.716      ;
; 1.592 ; ir:U5|instruction[8]                                                                              ; ram_new:U3|ram_ctrl:inst1|address_latch[4] ; statectrl:U14|enirin_latch ; statectrl:U14|ramin_latch ; 0.000        ; 0.034      ; 1.710      ;
; 1.592 ; statectrl:U14|ramrd_latch                                                                         ; ram_new:U3|ram_ctrl:inst1|address_latch[0] ; statectrl:U14|ramrd_latch  ; statectrl:U14|ramin_latch ; -0.500       ; 0.929      ; 2.210      ;
; 1.597 ; statectrl:U14|regrd2_latch                                                                        ; ram_new:U3|ram_ctrl:inst1|address_latch[2] ; clk_divider:U1|clk_out     ; statectrl:U14|ramin_latch ; 0.000        ; -0.104     ; 1.587      ;
; 1.598 ; statectrl:U14|ramrd_latch                                                                         ; ram_new:U3|ram_ctrl:inst1|address_latch[5] ; statectrl:U14|ramrd_latch  ; statectrl:U14|ramin_latch ; -0.500       ; 0.912      ; 2.199      ;
; 1.609 ; statectrl:U14|regrd1_latch                                                                        ; ram_new:U3|ram_ctrl:inst1|address_latch[2] ; clk_divider:U1|clk_out     ; statectrl:U14|ramin_latch ; 0.000        ; -0.104     ; 1.599      ;
; 1.610 ; statectrl:U14|dbfaout_latch                                                                       ; ram_new:U3|ram_ctrl:inst1|address_latch[7] ; clk_divider:U1|clk_out     ; statectrl:U14|ramin_latch ; 0.000        ; -0.104     ; 1.600      ;
; 1.617 ; statectrl:U14|ramrd_latch                                                                         ; ram_new:U3|ram_ctrl:inst1|address_latch[7] ; statectrl:U14|ramrd_latch  ; statectrl:U14|ramin_latch ; -0.500       ; 0.929      ; 2.235      ;
; 1.623 ; ir:U5|instruction[0]                                                                              ; ram_new:U3|ram_ctrl:inst1|address_latch[0] ; statectrl:U14|enirin_latch ; statectrl:U14|ramin_latch ; 0.000        ; 0.113      ; 1.820      ;
; 1.641 ; statectrl:U14|regrd2_latch                                                                        ; ram_new:U3|ram_ctrl:inst1|address_latch[6] ; clk_divider:U1|clk_out     ; statectrl:U14|ramin_latch ; 0.000        ; -0.104     ; 1.631      ;
; 1.649 ; statectrl:U14|regrd2_latch                                                                        ; ram_new:U3|ram_ctrl:inst1|address_latch[7] ; clk_divider:U1|clk_out     ; statectrl:U14|ramin_latch ; 0.000        ; -0.104     ; 1.639      ;
; 1.650 ; ir:U5|instruction[1]                                                                              ; ram_new:U3|ram_ctrl:inst1|address_latch[1] ; statectrl:U14|enirin_latch ; statectrl:U14|ramin_latch ; 0.000        ; 0.114      ; 1.848      ;
; 1.653 ; statectrl:U14|regrd1_latch                                                                        ; ram_new:U3|ram_ctrl:inst1|address_latch[6] ; clk_divider:U1|clk_out     ; statectrl:U14|ramin_latch ; 0.000        ; -0.104     ; 1.643      ;
; 1.656 ; ram_new:U3|ram_new_ram:inst|altsyncram:altsyncram_component|altsyncram_2kn3:auto_generated|q_a[0] ; ram_new:U3|ram_ctrl:inst1|address_latch[0] ; statectrl:U14|ramrd_latch  ; statectrl:U14|ramin_latch ; 0.000        ; 0.053      ; 1.793      ;
; 1.661 ; statectrl:U14|regrd1_latch                                                                        ; ram_new:U3|ram_ctrl:inst1|address_latch[7] ; clk_divider:U1|clk_out     ; statectrl:U14|ramin_latch ; 0.000        ; -0.104     ; 1.651      ;
; 1.668 ; ram_new:U3|ram_new_ram:inst|altsyncram:altsyncram_component|altsyncram_2kn3:auto_generated|q_a[5] ; ram_new:U3|ram_ctrl:inst1|address_latch[5] ; statectrl:U14|ramrd_latch  ; statectrl:U14|ramin_latch ; 0.000        ; 0.036      ; 1.788      ;
; 1.671 ; statectrl:U14|regrd2_latch                                                                        ; ram_new:U3|ram_ctrl:inst1|address_latch[4] ; clk_divider:U1|clk_out     ; statectrl:U14|ramin_latch ; 0.000        ; -0.197     ; 1.568      ;
; 1.673 ; ram_new:U3|ram_new_ram:inst|altsyncram:altsyncram_component|altsyncram_2kn3:auto_generated|q_a[4] ; ram_new:U3|ram_ctrl:inst1|address_latch[4] ; statectrl:U14|ramrd_latch  ; statectrl:U14|ramin_latch ; 0.000        ; -0.040     ; 1.717      ;
; 1.683 ; ir:U5|instruction[8]                                                                              ; ram_new:U3|ram_ctrl:inst1|address_latch[3] ; statectrl:U14|enirin_latch ; statectrl:U14|ramin_latch ; 0.000        ; 0.041      ; 1.808      ;
; 1.683 ; statectrl:U14|regrd1_latch                                                                        ; ram_new:U3|ram_ctrl:inst1|address_latch[4] ; clk_divider:U1|clk_out     ; statectrl:U14|ramin_latch ; 0.000        ; -0.197     ; 1.580      ;
; 1.687 ; ir:U5|instruction[3]                                                                              ; ram_new:U3|ram_ctrl:inst1|address_latch[1] ; statectrl:U14|enirin_latch ; statectrl:U14|ramin_latch ; 0.000        ; 0.114      ; 1.885      ;
; 1.690 ; statectrl:U14|regrd2_latch                                                                        ; ram_new:U3|ram_ctrl:inst1|address_latch[5] ; clk_divider:U1|clk_out     ; statectrl:U14|ramin_latch ; 0.000        ; -0.121     ; 1.663      ;
; 1.690 ; ir:U5|instruction[10]                                                                             ; ram_new:U3|ram_ctrl:inst1|address_latch[5] ; ir:U5|instruction[10]      ; statectrl:U14|ramin_latch ; 0.000        ; 0.912      ; 2.801      ;
; 1.693 ; ram_new:U3|ram_new_ram:inst|altsyncram:altsyncram_component|altsyncram_2kn3:auto_generated|q_a[2] ; ram_new:U3|ram_ctrl:inst1|address_latch[2] ; statectrl:U14|ramrd_latch  ; statectrl:U14|ramin_latch ; 0.000        ; 0.053      ; 1.830      ;
; 1.695 ; statectrl:U14|enrom_latch                                                                         ; ram_new:U3|ram_ctrl:inst1|address_latch[2] ; clk_divider:U1|clk_out     ; statectrl:U14|ramin_latch ; 0.000        ; -0.026     ; 1.763      ;
; 1.702 ; statectrl:U14|regrd1_latch                                                                        ; ram_new:U3|ram_ctrl:inst1|address_latch[5] ; clk_divider:U1|clk_out     ; statectrl:U14|ramin_latch ; 0.000        ; -0.121     ; 1.675      ;
; 1.705 ; ir:U5|instruction[9]                                                                              ; ram_new:U3|ram_ctrl:inst1|address_latch[4] ; statectrl:U14|enirin_latch ; statectrl:U14|ramin_latch ; 0.000        ; 0.034      ; 1.823      ;
; 1.707 ; ir:U5|instruction[0]                                                                              ; ram_new:U3|ram_ctrl:inst1|address_latch[4] ; statectrl:U14|enirin_latch ; statectrl:U14|ramin_latch ; 0.000        ; 0.020      ; 1.811      ;
; 1.707 ; statectrl:U14|dbfaout_latch                                                                       ; ram_new:U3|ram_ctrl:inst1|address_latch[5] ; clk_divider:U1|clk_out     ; statectrl:U14|ramin_latch ; 0.000        ; -0.121     ; 1.680      ;
; 1.714 ; statectrl:U14|enpcout_latch                                                                       ; ram_new:U3|ram_ctrl:inst1|address_latch[1] ; clk_divider:U1|clk_out     ; statectrl:U14|ramin_latch ; 0.000        ; -0.102     ; 1.706      ;
; 1.717 ; statectrl:U14|dbfbout_latch                                                                       ; ram_new:U3|ram_ctrl:inst1|address_latch[0] ; clk_divider:U1|clk_out     ; statectrl:U14|ramin_latch ; 0.000        ; -0.101     ; 1.710      ;
; 1.735 ; statectrl:U14|dbfbout_latch                                                                       ; ram_new:U3|ram_ctrl:inst1|address_latch[2] ; clk_divider:U1|clk_out     ; statectrl:U14|ramin_latch ; 0.000        ; -0.101     ; 1.728      ;
; 1.744 ; statectrl:U14|regrd2_latch                                                                        ; ram_new:U3|ram_ctrl:inst1|address_latch[0] ; clk_divider:U1|clk_out     ; statectrl:U14|ramin_latch ; 0.000        ; -0.104     ; 1.734      ;
; 1.749 ; ir:U5|instruction[8]                                                                              ; ram_new:U3|ram_ctrl:inst1|address_latch[6] ; statectrl:U14|enirin_latch ; statectrl:U14|ramin_latch ; 0.000        ; 0.127      ; 1.960      ;
; 1.750 ; statectrl:U14|ramrd_latch                                                                         ; ram_new:U3|ram_ctrl:inst1|address_latch[2] ; statectrl:U14|ramrd_latch  ; statectrl:U14|ramin_latch ; -0.500       ; 0.929      ; 2.368      ;
; 1.756 ; statectrl:U14|regrd1_latch                                                                        ; ram_new:U3|ram_ctrl:inst1|address_latch[0] ; clk_divider:U1|clk_out     ; statectrl:U14|ramin_latch ; 0.000        ; -0.104     ; 1.746      ;
; 1.766 ; statectrl:U14|dbfbout_latch                                                                       ; ram_new:U3|ram_ctrl:inst1|address_latch[7] ; clk_divider:U1|clk_out     ; statectrl:U14|ramin_latch ; 0.000        ; -0.101     ; 1.759      ;
; 1.772 ; ir:U5|instruction[2]                                                                              ; ram_new:U3|ram_ctrl:inst1|address_latch[4] ; statectrl:U14|enirin_latch ; statectrl:U14|ramin_latch ; 0.000        ; 0.020      ; 1.876      ;
; 1.772 ; statectrl:U14|enrom_latch                                                                         ; ram_new:U3|ram_ctrl:inst1|address_latch[5] ; clk_divider:U1|clk_out     ; statectrl:U14|ramin_latch ; 0.000        ; -0.043     ; 1.823      ;
; 1.783 ; statectrl:U14|enrom_latch                                                                         ; ram_new:U3|ram_ctrl:inst1|address_latch[7] ; clk_divider:U1|clk_out     ; statectrl:U14|ramin_latch ; 0.000        ; -0.026     ; 1.851      ;
; 1.792 ; ir:U5|instruction[1]                                                                              ; ram_new:U3|ram_ctrl:inst1|address_latch[4] ; statectrl:U14|enirin_latch ; statectrl:U14|ramin_latch ; 0.000        ; 0.020      ; 1.896      ;
; 1.793 ; ir:U5|instruction[8]                                                                              ; ram_new:U3|ram_ctrl:inst1|address_latch[0] ; statectrl:U14|enirin_latch ; statectrl:U14|ramin_latch ; 0.000        ; 0.127      ; 2.004      ;
; 1.798 ; ir:U5|instruction[0]                                                                              ; ram_new:U3|ram_ctrl:inst1|address_latch[3] ; statectrl:U14|enirin_latch ; statectrl:U14|ramin_latch ; 0.000        ; 0.027      ; 1.909      ;
; 1.802 ; statectrl:U14|enpcout_latch                                                                       ; ram_new:U3|ram_ctrl:inst1|address_latch[7] ; clk_divider:U1|clk_out     ; statectrl:U14|ramin_latch ; 0.000        ; -0.103     ; 1.793      ;
; 1.807 ; statectrl:U14|dbfbout_latch                                                                       ; ram_new:U3|ram_ctrl:inst1|address_latch[5] ; clk_divider:U1|clk_out     ; statectrl:U14|ramin_latch ; 0.000        ; -0.118     ; 1.783      ;
; 1.812 ; ir:U5|instruction[8]                                                                              ; ram_new:U3|ram_ctrl:inst1|address_latch[7] ; statectrl:U14|enirin_latch ; statectrl:U14|ramin_latch ; 0.000        ; 0.127      ; 2.023      ;
; 1.817 ; statectrl:U14|enpcout_latch                                                                       ; ram_new:U3|ram_ctrl:inst1|address_latch[3] ; clk_divider:U1|clk_out     ; statectrl:U14|ramin_latch ; 0.000        ; -0.189     ; 1.722      ;
; 1.829 ; ir:U5|instruction[8]                                                                              ; ram_new:U3|ram_ctrl:inst1|address_latch[2] ; statectrl:U14|enirin_latch ; statectrl:U14|ramin_latch ; 0.000        ; 0.127      ; 2.040      ;
; 1.829 ; ir:U5|instruction[3]                                                                              ; ram_new:U3|ram_ctrl:inst1|address_latch[4] ; statectrl:U14|enirin_latch ; statectrl:U14|ramin_latch ; 0.000        ; 0.020      ; 1.933      ;
; 1.849 ; statectrl:U14|enrom_latch                                                                         ; ram_new:U3|ram_ctrl:inst1|address_latch[6] ; clk_divider:U1|clk_out     ; statectrl:U14|ramin_latch ; 0.000        ; -0.026     ; 1.917      ;
; 1.852 ; statectrl:U14|dbfaout_latch                                                                       ; ram_new:U3|ram_ctrl:inst1|address_latch[2] ; clk_divider:U1|clk_out     ; statectrl:U14|ramin_latch ; 0.000        ; -0.104     ; 1.842      ;
+-------+---------------------------------------------------------------------------------------------------+--------------------------------------------+----------------------------+---------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'statectrl:U14|ramrd_latch'                                                                                                                                                                                                                                                                                  ;
+-------+----------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------+---------------------------+---------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                  ; To Node                                                                                           ; Launch Clock              ; Latch Clock               ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------+---------------------------+---------------------------+--------------+------------+------------+
; 1.046 ; ram_new:U3|ram_new_ram:inst|altsyncram:altsyncram_component|altsyncram_2kn3:auto_generated|ram_block1a0~porta_address_reg0 ; ram_new:U3|ram_new_ram:inst|altsyncram:altsyncram_component|altsyncram_2kn3:auto_generated|q_a[7] ; statectrl:U14|ramwt_latch ; statectrl:U14|ramrd_latch ; 0.000        ; 0.015      ; 1.151      ;
; 1.046 ; ram_new:U3|ram_new_ram:inst|altsyncram:altsyncram_component|altsyncram_2kn3:auto_generated|ram_block1a0~porta_address_reg0 ; ram_new:U3|ram_new_ram:inst|altsyncram:altsyncram_component|altsyncram_2kn3:auto_generated|q_a[6] ; statectrl:U14|ramwt_latch ; statectrl:U14|ramrd_latch ; 0.000        ; 0.015      ; 1.151      ;
; 1.046 ; ram_new:U3|ram_new_ram:inst|altsyncram:altsyncram_component|altsyncram_2kn3:auto_generated|ram_block1a0~porta_address_reg0 ; ram_new:U3|ram_new_ram:inst|altsyncram:altsyncram_component|altsyncram_2kn3:auto_generated|q_a[5] ; statectrl:U14|ramwt_latch ; statectrl:U14|ramrd_latch ; 0.000        ; 0.015      ; 1.151      ;
; 1.046 ; ram_new:U3|ram_new_ram:inst|altsyncram:altsyncram_component|altsyncram_2kn3:auto_generated|ram_block1a0~porta_address_reg0 ; ram_new:U3|ram_new_ram:inst|altsyncram:altsyncram_component|altsyncram_2kn3:auto_generated|q_a[4] ; statectrl:U14|ramwt_latch ; statectrl:U14|ramrd_latch ; 0.000        ; 0.015      ; 1.151      ;
; 1.046 ; ram_new:U3|ram_new_ram:inst|altsyncram:altsyncram_component|altsyncram_2kn3:auto_generated|ram_block1a0~porta_address_reg0 ; ram_new:U3|ram_new_ram:inst|altsyncram:altsyncram_component|altsyncram_2kn3:auto_generated|q_a[3] ; statectrl:U14|ramwt_latch ; statectrl:U14|ramrd_latch ; 0.000        ; 0.015      ; 1.151      ;
; 1.046 ; ram_new:U3|ram_new_ram:inst|altsyncram:altsyncram_component|altsyncram_2kn3:auto_generated|ram_block1a0~porta_address_reg0 ; ram_new:U3|ram_new_ram:inst|altsyncram:altsyncram_component|altsyncram_2kn3:auto_generated|q_a[2] ; statectrl:U14|ramwt_latch ; statectrl:U14|ramrd_latch ; 0.000        ; 0.015      ; 1.151      ;
; 1.046 ; ram_new:U3|ram_new_ram:inst|altsyncram:altsyncram_component|altsyncram_2kn3:auto_generated|ram_block1a0~porta_address_reg0 ; ram_new:U3|ram_new_ram:inst|altsyncram:altsyncram_component|altsyncram_2kn3:auto_generated|q_a[1] ; statectrl:U14|ramwt_latch ; statectrl:U14|ramrd_latch ; 0.000        ; 0.015      ; 1.151      ;
; 1.046 ; ram_new:U3|ram_new_ram:inst|altsyncram:altsyncram_component|altsyncram_2kn3:auto_generated|ram_block1a0~porta_address_reg0 ; ram_new:U3|ram_new_ram:inst|altsyncram:altsyncram_component|altsyncram_2kn3:auto_generated|q_a[0] ; statectrl:U14|ramwt_latch ; statectrl:U14|ramrd_latch ; 0.000        ; 0.015      ; 1.151      ;
+-------+----------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------+---------------------------+---------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery: 'clk_input'                                                                                                                                                               ;
+--------+-------------------------------------------+--------------------------------------------------+-------------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                 ; To Node                                          ; Launch Clock                              ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------+--------------------------------------------------+-------------------------------------------+-------------+--------------+------------+------------+
; -0.390 ; rom_new:U4|monostable_trigger:inst3|pulse ; rom_new:U4|monostable_trigger:inst3|stop_counter ; rom_new:U4|monostable_trigger:inst3|pulse ; clk_input   ; 0.500        ; 1.132      ; 2.104      ;
; -0.390 ; rom_new:U4|monostable_trigger:inst3|pulse ; rom_new:U4|monostable_trigger:inst3|counter[0]   ; rom_new:U4|monostable_trigger:inst3|pulse ; clk_input   ; 0.500        ; 1.132      ; 2.104      ;
; -0.390 ; rom_new:U4|monostable_trigger:inst3|pulse ; rom_new:U4|monostable_trigger:inst3|counter[1]   ; rom_new:U4|monostable_trigger:inst3|pulse ; clk_input   ; 0.500        ; 1.132      ; 2.104      ;
; 0.356  ; rom_new:U4|monostable_trigger:inst3|pulse ; rom_new:U4|monostable_trigger:inst3|stop_counter ; rom_new:U4|monostable_trigger:inst3|pulse ; clk_input   ; 1.000        ; 1.132      ; 1.858      ;
; 0.356  ; rom_new:U4|monostable_trigger:inst3|pulse ; rom_new:U4|monostable_trigger:inst3|counter[0]   ; rom_new:U4|monostable_trigger:inst3|pulse ; clk_input   ; 1.000        ; 1.132      ; 1.858      ;
; 0.356  ; rom_new:U4|monostable_trigger:inst3|pulse ; rom_new:U4|monostable_trigger:inst3|counter[1]   ; rom_new:U4|monostable_trigger:inst3|pulse ; clk_input   ; 1.000        ; 1.132      ; 1.858      ;
+--------+-------------------------------------------+--------------------------------------------------+-------------------------------------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery: 'statectrl:U14|romin_latch'                                                                                                                                ;
+--------+--------------------------------------------------+-------------------------------------------+--------------+---------------------------+--------------+------------+------------+
; Slack  ; From Node                                        ; To Node                                   ; Launch Clock ; Latch Clock               ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------+-------------------------------------------+--------------+---------------------------+--------------+------------+------------+
; -0.335 ; rom_new:U4|monostable_trigger:inst3|stop_counter ; rom_new:U4|monostable_trigger:inst3|pulse ; clk_input    ; statectrl:U14|romin_latch ; 1.000        ; -0.640     ; 0.682      ;
+--------+--------------------------------------------------+-------------------------------------------+--------------+---------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Removal: 'clk_input'                                                                                                                                                               ;
+-------+-------------------------------------------+--------------------------------------------------+-------------------------------------------+-------------+--------------+------------+------------+
; Slack ; From Node                                 ; To Node                                          ; Launch Clock                              ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------+--------------------------------------------------+-------------------------------------------+-------------+--------------+------------+------------+
; 0.361 ; rom_new:U4|monostable_trigger:inst3|pulse ; rom_new:U4|monostable_trigger:inst3|stop_counter ; rom_new:U4|monostable_trigger:inst3|pulse ; clk_input   ; 0.000        ; 1.177      ; 1.757      ;
; 0.361 ; rom_new:U4|monostable_trigger:inst3|pulse ; rom_new:U4|monostable_trigger:inst3|counter[0]   ; rom_new:U4|monostable_trigger:inst3|pulse ; clk_input   ; 0.000        ; 1.177      ; 1.757      ;
; 0.361 ; rom_new:U4|monostable_trigger:inst3|pulse ; rom_new:U4|monostable_trigger:inst3|counter[1]   ; rom_new:U4|monostable_trigger:inst3|pulse ; clk_input   ; 0.000        ; 1.177      ; 1.757      ;
; 1.102 ; rom_new:U4|monostable_trigger:inst3|pulse ; rom_new:U4|monostable_trigger:inst3|stop_counter ; rom_new:U4|monostable_trigger:inst3|pulse ; clk_input   ; -0.500       ; 1.177      ; 1.998      ;
; 1.102 ; rom_new:U4|monostable_trigger:inst3|pulse ; rom_new:U4|monostable_trigger:inst3|counter[0]   ; rom_new:U4|monostable_trigger:inst3|pulse ; clk_input   ; -0.500       ; 1.177      ; 1.998      ;
; 1.102 ; rom_new:U4|monostable_trigger:inst3|pulse ; rom_new:U4|monostable_trigger:inst3|counter[1]   ; rom_new:U4|monostable_trigger:inst3|pulse ; clk_input   ; -0.500       ; 1.177      ; 1.998      ;
+-------+-------------------------------------------+--------------------------------------------------+-------------------------------------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Removal: 'statectrl:U14|romin_latch'                                                                                                                                ;
+-------+--------------------------------------------------+-------------------------------------------+--------------+---------------------------+--------------+------------+------------+
; Slack ; From Node                                        ; To Node                                   ; Launch Clock ; Latch Clock               ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------+-------------------------------------------+--------------+---------------------------+--------------+------------+------------+
; 1.065 ; rom_new:U4|monostable_trigger:inst3|stop_counter ; rom_new:U4|monostable_trigger:inst3|pulse ; clk_input    ; statectrl:U14|romin_latch ; 0.000        ; -0.562     ; 0.607      ;
+-------+--------------------------------------------------+-------------------------------------------+--------------+---------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'clk_input'                                                                                 ;
+--------+--------------+----------------+------------------+-----------+------------+--------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock     ; Clock Edge ; Target                                           ;
+--------+--------------+----------------+------------------+-----------+------------+--------------------------------------------------+
; -3.000 ; 1.000        ; 4.000          ; Port Rate        ; clk_input ; Rise       ; clk_input                                        ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clk_input ; Rise       ; clk_divider:U1|clk_led                           ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clk_input ; Rise       ; clk_divider:U1|clk_out                           ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clk_input ; Rise       ; clk_divider:U1|counter[0]                        ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clk_input ; Rise       ; clk_divider:U1|counter[10]                       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clk_input ; Rise       ; clk_divider:U1|counter[11]                       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clk_input ; Rise       ; clk_divider:U1|counter[12]                       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clk_input ; Rise       ; clk_divider:U1|counter[13]                       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clk_input ; Rise       ; clk_divider:U1|counter[14]                       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clk_input ; Rise       ; clk_divider:U1|counter[15]                       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clk_input ; Rise       ; clk_divider:U1|counter[16]                       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clk_input ; Rise       ; clk_divider:U1|counter[17]                       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clk_input ; Rise       ; clk_divider:U1|counter[1]                        ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clk_input ; Rise       ; clk_divider:U1|counter[2]                        ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clk_input ; Rise       ; clk_divider:U1|counter[3]                        ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clk_input ; Rise       ; clk_divider:U1|counter[4]                        ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clk_input ; Rise       ; clk_divider:U1|counter[5]                        ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clk_input ; Rise       ; clk_divider:U1|counter[6]                        ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clk_input ; Rise       ; clk_divider:U1|counter[7]                        ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clk_input ; Rise       ; clk_divider:U1|counter[8]                        ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clk_input ; Rise       ; clk_divider:U1|counter[9]                        ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clk_input ; Rise       ; rom_new:U4|monostable_trigger:inst3|counter[0]   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clk_input ; Rise       ; rom_new:U4|monostable_trigger:inst3|counter[1]   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clk_input ; Rise       ; rom_new:U4|monostable_trigger:inst3|stop_counter ;
; -0.065 ; 0.119        ; 0.184          ; Low Pulse Width  ; clk_input ; Rise       ; rom_new:U4|monostable_trigger:inst3|counter[0]   ;
; -0.065 ; 0.119        ; 0.184          ; Low Pulse Width  ; clk_input ; Rise       ; rom_new:U4|monostable_trigger:inst3|counter[1]   ;
; -0.065 ; 0.119        ; 0.184          ; Low Pulse Width  ; clk_input ; Rise       ; rom_new:U4|monostable_trigger:inst3|stop_counter ;
; -0.064 ; 0.120        ; 0.184          ; Low Pulse Width  ; clk_input ; Rise       ; clk_divider:U1|clk_led                           ;
; -0.064 ; 0.120        ; 0.184          ; Low Pulse Width  ; clk_input ; Rise       ; clk_divider:U1|clk_out                           ;
; -0.064 ; 0.120        ; 0.184          ; Low Pulse Width  ; clk_input ; Rise       ; clk_divider:U1|counter[0]                        ;
; -0.064 ; 0.120        ; 0.184          ; Low Pulse Width  ; clk_input ; Rise       ; clk_divider:U1|counter[10]                       ;
; -0.064 ; 0.120        ; 0.184          ; Low Pulse Width  ; clk_input ; Rise       ; clk_divider:U1|counter[11]                       ;
; -0.064 ; 0.120        ; 0.184          ; Low Pulse Width  ; clk_input ; Rise       ; clk_divider:U1|counter[12]                       ;
; -0.064 ; 0.120        ; 0.184          ; Low Pulse Width  ; clk_input ; Rise       ; clk_divider:U1|counter[13]                       ;
; -0.064 ; 0.120        ; 0.184          ; Low Pulse Width  ; clk_input ; Rise       ; clk_divider:U1|counter[14]                       ;
; -0.064 ; 0.120        ; 0.184          ; Low Pulse Width  ; clk_input ; Rise       ; clk_divider:U1|counter[15]                       ;
; -0.064 ; 0.120        ; 0.184          ; Low Pulse Width  ; clk_input ; Rise       ; clk_divider:U1|counter[16]                       ;
; -0.064 ; 0.120        ; 0.184          ; Low Pulse Width  ; clk_input ; Rise       ; clk_divider:U1|counter[17]                       ;
; -0.064 ; 0.120        ; 0.184          ; Low Pulse Width  ; clk_input ; Rise       ; clk_divider:U1|counter[1]                        ;
; -0.064 ; 0.120        ; 0.184          ; Low Pulse Width  ; clk_input ; Rise       ; clk_divider:U1|counter[2]                        ;
; -0.064 ; 0.120        ; 0.184          ; Low Pulse Width  ; clk_input ; Rise       ; clk_divider:U1|counter[3]                        ;
; -0.064 ; 0.120        ; 0.184          ; Low Pulse Width  ; clk_input ; Rise       ; clk_divider:U1|counter[4]                        ;
; -0.064 ; 0.120        ; 0.184          ; Low Pulse Width  ; clk_input ; Rise       ; clk_divider:U1|counter[5]                        ;
; -0.064 ; 0.120        ; 0.184          ; Low Pulse Width  ; clk_input ; Rise       ; clk_divider:U1|counter[6]                        ;
; -0.064 ; 0.120        ; 0.184          ; Low Pulse Width  ; clk_input ; Rise       ; clk_divider:U1|counter[7]                        ;
; -0.064 ; 0.120        ; 0.184          ; Low Pulse Width  ; clk_input ; Rise       ; clk_divider:U1|counter[8]                        ;
; -0.064 ; 0.120        ; 0.184          ; Low Pulse Width  ; clk_input ; Rise       ; clk_divider:U1|counter[9]                        ;
; 0.115  ; 0.115        ; 0.000          ; Low Pulse Width  ; clk_input ; Rise       ; U4|inst3|counter[0]|clk                          ;
; 0.115  ; 0.115        ; 0.000          ; Low Pulse Width  ; clk_input ; Rise       ; U4|inst3|counter[1]|clk                          ;
; 0.115  ; 0.115        ; 0.000          ; Low Pulse Width  ; clk_input ; Rise       ; U4|inst3|stop_counter|clk                        ;
; 0.116  ; 0.116        ; 0.000          ; Low Pulse Width  ; clk_input ; Rise       ; U1|clk_led|clk                                   ;
; 0.116  ; 0.116        ; 0.000          ; Low Pulse Width  ; clk_input ; Rise       ; U1|clk_out|clk                                   ;
; 0.116  ; 0.116        ; 0.000          ; Low Pulse Width  ; clk_input ; Rise       ; U1|counter[0]|clk                                ;
; 0.116  ; 0.116        ; 0.000          ; Low Pulse Width  ; clk_input ; Rise       ; U1|counter[10]|clk                               ;
; 0.116  ; 0.116        ; 0.000          ; Low Pulse Width  ; clk_input ; Rise       ; U1|counter[11]|clk                               ;
; 0.116  ; 0.116        ; 0.000          ; Low Pulse Width  ; clk_input ; Rise       ; U1|counter[12]|clk                               ;
; 0.116  ; 0.116        ; 0.000          ; Low Pulse Width  ; clk_input ; Rise       ; U1|counter[13]|clk                               ;
; 0.116  ; 0.116        ; 0.000          ; Low Pulse Width  ; clk_input ; Rise       ; U1|counter[14]|clk                               ;
; 0.116  ; 0.116        ; 0.000          ; Low Pulse Width  ; clk_input ; Rise       ; U1|counter[15]|clk                               ;
; 0.116  ; 0.116        ; 0.000          ; Low Pulse Width  ; clk_input ; Rise       ; U1|counter[16]|clk                               ;
; 0.116  ; 0.116        ; 0.000          ; Low Pulse Width  ; clk_input ; Rise       ; U1|counter[17]|clk                               ;
; 0.116  ; 0.116        ; 0.000          ; Low Pulse Width  ; clk_input ; Rise       ; U1|counter[1]|clk                                ;
; 0.116  ; 0.116        ; 0.000          ; Low Pulse Width  ; clk_input ; Rise       ; U1|counter[2]|clk                                ;
; 0.116  ; 0.116        ; 0.000          ; Low Pulse Width  ; clk_input ; Rise       ; U1|counter[3]|clk                                ;
; 0.116  ; 0.116        ; 0.000          ; Low Pulse Width  ; clk_input ; Rise       ; U1|counter[4]|clk                                ;
; 0.116  ; 0.116        ; 0.000          ; Low Pulse Width  ; clk_input ; Rise       ; U1|counter[5]|clk                                ;
; 0.116  ; 0.116        ; 0.000          ; Low Pulse Width  ; clk_input ; Rise       ; U1|counter[6]|clk                                ;
; 0.116  ; 0.116        ; 0.000          ; Low Pulse Width  ; clk_input ; Rise       ; U1|counter[7]|clk                                ;
; 0.116  ; 0.116        ; 0.000          ; Low Pulse Width  ; clk_input ; Rise       ; U1|counter[8]|clk                                ;
; 0.116  ; 0.116        ; 0.000          ; Low Pulse Width  ; clk_input ; Rise       ; U1|counter[9]|clk                                ;
; 0.120  ; 0.120        ; 0.000          ; Low Pulse Width  ; clk_input ; Rise       ; clk_input~input|o                                ;
; 0.139  ; 0.139        ; 0.000          ; Low Pulse Width  ; clk_input ; Rise       ; clk_input~inputclkctrl|inclk[0]                  ;
; 0.139  ; 0.139        ; 0.000          ; Low Pulse Width  ; clk_input ; Rise       ; clk_input~inputclkctrl|outclk                    ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk_input ; Rise       ; clk_input~input|i                                ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk_input ; Rise       ; clk_input~input|i                                ;
; 0.662  ; 0.878        ; 0.216          ; High Pulse Width ; clk_input ; Rise       ; clk_divider:U1|clk_led                           ;
; 0.662  ; 0.878        ; 0.216          ; High Pulse Width ; clk_input ; Rise       ; clk_divider:U1|clk_out                           ;
; 0.662  ; 0.878        ; 0.216          ; High Pulse Width ; clk_input ; Rise       ; clk_divider:U1|counter[0]                        ;
; 0.662  ; 0.878        ; 0.216          ; High Pulse Width ; clk_input ; Rise       ; clk_divider:U1|counter[10]                       ;
; 0.662  ; 0.878        ; 0.216          ; High Pulse Width ; clk_input ; Rise       ; clk_divider:U1|counter[11]                       ;
; 0.662  ; 0.878        ; 0.216          ; High Pulse Width ; clk_input ; Rise       ; clk_divider:U1|counter[12]                       ;
; 0.662  ; 0.878        ; 0.216          ; High Pulse Width ; clk_input ; Rise       ; clk_divider:U1|counter[13]                       ;
; 0.662  ; 0.878        ; 0.216          ; High Pulse Width ; clk_input ; Rise       ; clk_divider:U1|counter[14]                       ;
; 0.662  ; 0.878        ; 0.216          ; High Pulse Width ; clk_input ; Rise       ; clk_divider:U1|counter[15]                       ;
; 0.662  ; 0.878        ; 0.216          ; High Pulse Width ; clk_input ; Rise       ; clk_divider:U1|counter[16]                       ;
; 0.662  ; 0.878        ; 0.216          ; High Pulse Width ; clk_input ; Rise       ; clk_divider:U1|counter[17]                       ;
; 0.662  ; 0.878        ; 0.216          ; High Pulse Width ; clk_input ; Rise       ; clk_divider:U1|counter[1]                        ;
; 0.662  ; 0.878        ; 0.216          ; High Pulse Width ; clk_input ; Rise       ; clk_divider:U1|counter[2]                        ;
; 0.662  ; 0.878        ; 0.216          ; High Pulse Width ; clk_input ; Rise       ; clk_divider:U1|counter[3]                        ;
; 0.662  ; 0.878        ; 0.216          ; High Pulse Width ; clk_input ; Rise       ; clk_divider:U1|counter[4]                        ;
; 0.662  ; 0.878        ; 0.216          ; High Pulse Width ; clk_input ; Rise       ; clk_divider:U1|counter[5]                        ;
; 0.662  ; 0.878        ; 0.216          ; High Pulse Width ; clk_input ; Rise       ; clk_divider:U1|counter[6]                        ;
; 0.662  ; 0.878        ; 0.216          ; High Pulse Width ; clk_input ; Rise       ; clk_divider:U1|counter[7]                        ;
; 0.662  ; 0.878        ; 0.216          ; High Pulse Width ; clk_input ; Rise       ; clk_divider:U1|counter[8]                        ;
; 0.662  ; 0.878        ; 0.216          ; High Pulse Width ; clk_input ; Rise       ; clk_divider:U1|counter[9]                        ;
; 0.663  ; 0.879        ; 0.216          ; High Pulse Width ; clk_input ; Rise       ; rom_new:U4|monostable_trigger:inst3|counter[0]   ;
; 0.663  ; 0.879        ; 0.216          ; High Pulse Width ; clk_input ; Rise       ; rom_new:U4|monostable_trigger:inst3|counter[1]   ;
; 0.663  ; 0.879        ; 0.216          ; High Pulse Width ; clk_input ; Rise       ; rom_new:U4|monostable_trigger:inst3|stop_counter ;
; 0.861  ; 0.861        ; 0.000          ; High Pulse Width ; clk_input ; Rise       ; clk_input~inputclkctrl|inclk[0]                  ;
; 0.861  ; 0.861        ; 0.000          ; High Pulse Width ; clk_input ; Rise       ; clk_input~inputclkctrl|outclk                    ;
+--------+--------------+----------------+------------------+-----------+------------+--------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'clk_divider:U1|clk_out'                                                                   ;
+--------+--------------+----------------+-----------------+------------------------+------------+-------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type            ; Clock                  ; Clock Edge ; Target                              ;
+--------+--------------+----------------+-----------------+------------------------+------------+-------------------------------------+
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk_divider:U1|clk_out ; Rise       ; statectrl:U14|counter[0]            ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk_divider:U1|clk_out ; Rise       ; statectrl:U14|counter[10]           ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk_divider:U1|clk_out ; Rise       ; statectrl:U14|counter[11]           ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk_divider:U1|clk_out ; Rise       ; statectrl:U14|counter[12]           ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk_divider:U1|clk_out ; Rise       ; statectrl:U14|counter[13]           ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk_divider:U1|clk_out ; Rise       ; statectrl:U14|counter[14]           ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk_divider:U1|clk_out ; Rise       ; statectrl:U14|counter[15]           ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk_divider:U1|clk_out ; Rise       ; statectrl:U14|counter[16]           ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk_divider:U1|clk_out ; Rise       ; statectrl:U14|counter[17]           ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk_divider:U1|clk_out ; Rise       ; statectrl:U14|counter[18]           ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk_divider:U1|clk_out ; Rise       ; statectrl:U14|counter[19]           ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk_divider:U1|clk_out ; Rise       ; statectrl:U14|counter[1]            ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk_divider:U1|clk_out ; Rise       ; statectrl:U14|counter[2]            ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk_divider:U1|clk_out ; Rise       ; statectrl:U14|counter[3]            ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk_divider:U1|clk_out ; Rise       ; statectrl:U14|counter[4]            ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk_divider:U1|clk_out ; Rise       ; statectrl:U14|counter[5]            ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk_divider:U1|clk_out ; Rise       ; statectrl:U14|counter[6]            ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk_divider:U1|clk_out ; Rise       ; statectrl:U14|counter[7]            ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk_divider:U1|clk_out ; Rise       ; statectrl:U14|counter[8]            ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk_divider:U1|clk_out ; Rise       ; statectrl:U14|counter[9]            ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk_divider:U1|clk_out ; Rise       ; statectrl:U14|current_state.t1      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk_divider:U1|clk_out ; Rise       ; statectrl:U14|current_state.t10     ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk_divider:U1|clk_out ; Rise       ; statectrl:U14|current_state.t11     ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk_divider:U1|clk_out ; Rise       ; statectrl:U14|current_state.t12     ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk_divider:U1|clk_out ; Rise       ; statectrl:U14|current_state.t13     ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk_divider:U1|clk_out ; Rise       ; statectrl:U14|current_state.t14     ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk_divider:U1|clk_out ; Rise       ; statectrl:U14|current_state.t15     ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk_divider:U1|clk_out ; Rise       ; statectrl:U14|current_state.t16     ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk_divider:U1|clk_out ; Rise       ; statectrl:U14|current_state.t17     ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk_divider:U1|clk_out ; Rise       ; statectrl:U14|current_state.t18     ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk_divider:U1|clk_out ; Rise       ; statectrl:U14|current_state.t2      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk_divider:U1|clk_out ; Rise       ; statectrl:U14|current_state.t3      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk_divider:U1|clk_out ; Rise       ; statectrl:U14|current_state.t4      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk_divider:U1|clk_out ; Rise       ; statectrl:U14|current_state.t5      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk_divider:U1|clk_out ; Rise       ; statectrl:U14|current_state.t6      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk_divider:U1|clk_out ; Rise       ; statectrl:U14|current_state.t7      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk_divider:U1|clk_out ; Rise       ; statectrl:U14|current_state.t8      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk_divider:U1|clk_out ; Rise       ; statectrl:U14|current_state.t9      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk_divider:U1|clk_out ; Rise       ; statectrl:U14|current_state.t_rst_1 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk_divider:U1|clk_out ; Rise       ; statectrl:U14|current_state.t_rst_2 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk_divider:U1|clk_out ; Rise       ; statectrl:U14|dbfaout_latch         ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk_divider:U1|clk_out ; Rise       ; statectrl:U14|dbfbin_latch          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk_divider:U1|clk_out ; Rise       ; statectrl:U14|dbfbout_latch         ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk_divider:U1|clk_out ; Rise       ; statectrl:U14|enalu_latch           ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk_divider:U1|clk_out ; Rise       ; statectrl:U14|enirin_latch          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk_divider:U1|clk_out ; Rise       ; statectrl:U14|enled_latch           ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk_divider:U1|clk_out ; Rise       ; statectrl:U14|enpcout_latch         ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk_divider:U1|clk_out ; Rise       ; statectrl:U14|enrom_latch           ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk_divider:U1|clk_out ; Rise       ; statectrl:U14|ldpc_latch            ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk_divider:U1|clk_out ; Rise       ; statectrl:U14|next_state.t1         ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk_divider:U1|clk_out ; Rise       ; statectrl:U14|next_state.t10        ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk_divider:U1|clk_out ; Rise       ; statectrl:U14|next_state.t11        ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk_divider:U1|clk_out ; Rise       ; statectrl:U14|next_state.t12        ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk_divider:U1|clk_out ; Rise       ; statectrl:U14|next_state.t13        ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk_divider:U1|clk_out ; Rise       ; statectrl:U14|next_state.t14        ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk_divider:U1|clk_out ; Rise       ; statectrl:U14|next_state.t15        ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk_divider:U1|clk_out ; Rise       ; statectrl:U14|next_state.t16        ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk_divider:U1|clk_out ; Rise       ; statectrl:U14|next_state.t17        ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk_divider:U1|clk_out ; Rise       ; statectrl:U14|next_state.t18        ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk_divider:U1|clk_out ; Rise       ; statectrl:U14|next_state.t2         ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk_divider:U1|clk_out ; Rise       ; statectrl:U14|next_state.t3         ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk_divider:U1|clk_out ; Rise       ; statectrl:U14|next_state.t4         ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk_divider:U1|clk_out ; Rise       ; statectrl:U14|next_state.t5         ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk_divider:U1|clk_out ; Rise       ; statectrl:U14|next_state.t6         ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk_divider:U1|clk_out ; Rise       ; statectrl:U14|next_state.t7         ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk_divider:U1|clk_out ; Rise       ; statectrl:U14|next_state.t8         ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk_divider:U1|clk_out ; Rise       ; statectrl:U14|next_state.t9         ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk_divider:U1|clk_out ; Rise       ; statectrl:U14|next_state.t_rst_1    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk_divider:U1|clk_out ; Rise       ; statectrl:U14|next_state.t_rst_2    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk_divider:U1|clk_out ; Rise       ; statectrl:U14|nextn_latch           ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk_divider:U1|clk_out ; Rise       ; statectrl:U14|ramin_latch           ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk_divider:U1|clk_out ; Rise       ; statectrl:U14|ramrd_latch           ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk_divider:U1|clk_out ; Rise       ; statectrl:U14|ramwt_latch           ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk_divider:U1|clk_out ; Rise       ; statectrl:U14|regrd1_latch          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk_divider:U1|clk_out ; Rise       ; statectrl:U14|regrd2_latch          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk_divider:U1|clk_out ; Rise       ; statectrl:U14|regwt_latch           ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk_divider:U1|clk_out ; Rise       ; statectrl:U14|romin_latch           ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk_divider:U1|clk_out ; Rise       ; statectrl:U14|rstpc_latch           ;
; 0.190  ; 0.374        ; 0.184          ; Low Pulse Width ; clk_divider:U1|clk_out ; Rise       ; statectrl:U14|regwt_latch           ;
; 0.220  ; 0.404        ; 0.184          ; Low Pulse Width ; clk_divider:U1|clk_out ; Rise       ; statectrl:U14|enrom_latch           ;
; 0.240  ; 0.424        ; 0.184          ; Low Pulse Width ; clk_divider:U1|clk_out ; Rise       ; statectrl:U14|next_state.t16        ;
; 0.240  ; 0.424        ; 0.184          ; Low Pulse Width ; clk_divider:U1|clk_out ; Rise       ; statectrl:U14|next_state.t6         ;
; 0.264  ; 0.448        ; 0.184          ; Low Pulse Width ; clk_divider:U1|clk_out ; Rise       ; statectrl:U14|counter[0]            ;
; 0.264  ; 0.448        ; 0.184          ; Low Pulse Width ; clk_divider:U1|clk_out ; Rise       ; statectrl:U14|counter[10]           ;
; 0.264  ; 0.448        ; 0.184          ; Low Pulse Width ; clk_divider:U1|clk_out ; Rise       ; statectrl:U14|counter[11]           ;
; 0.264  ; 0.448        ; 0.184          ; Low Pulse Width ; clk_divider:U1|clk_out ; Rise       ; statectrl:U14|counter[12]           ;
; 0.264  ; 0.448        ; 0.184          ; Low Pulse Width ; clk_divider:U1|clk_out ; Rise       ; statectrl:U14|counter[13]           ;
; 0.264  ; 0.448        ; 0.184          ; Low Pulse Width ; clk_divider:U1|clk_out ; Rise       ; statectrl:U14|counter[14]           ;
; 0.264  ; 0.448        ; 0.184          ; Low Pulse Width ; clk_divider:U1|clk_out ; Rise       ; statectrl:U14|counter[15]           ;
; 0.264  ; 0.448        ; 0.184          ; Low Pulse Width ; clk_divider:U1|clk_out ; Rise       ; statectrl:U14|counter[16]           ;
; 0.264  ; 0.448        ; 0.184          ; Low Pulse Width ; clk_divider:U1|clk_out ; Rise       ; statectrl:U14|counter[17]           ;
; 0.264  ; 0.448        ; 0.184          ; Low Pulse Width ; clk_divider:U1|clk_out ; Rise       ; statectrl:U14|counter[18]           ;
; 0.264  ; 0.448        ; 0.184          ; Low Pulse Width ; clk_divider:U1|clk_out ; Rise       ; statectrl:U14|counter[19]           ;
; 0.264  ; 0.448        ; 0.184          ; Low Pulse Width ; clk_divider:U1|clk_out ; Rise       ; statectrl:U14|counter[1]            ;
; 0.264  ; 0.448        ; 0.184          ; Low Pulse Width ; clk_divider:U1|clk_out ; Rise       ; statectrl:U14|counter[2]            ;
; 0.264  ; 0.448        ; 0.184          ; Low Pulse Width ; clk_divider:U1|clk_out ; Rise       ; statectrl:U14|counter[3]            ;
; 0.264  ; 0.448        ; 0.184          ; Low Pulse Width ; clk_divider:U1|clk_out ; Rise       ; statectrl:U14|counter[4]            ;
; 0.264  ; 0.448        ; 0.184          ; Low Pulse Width ; clk_divider:U1|clk_out ; Rise       ; statectrl:U14|counter[5]            ;
; 0.264  ; 0.448        ; 0.184          ; Low Pulse Width ; clk_divider:U1|clk_out ; Rise       ; statectrl:U14|counter[6]            ;
; 0.264  ; 0.448        ; 0.184          ; Low Pulse Width ; clk_divider:U1|clk_out ; Rise       ; statectrl:U14|counter[7]            ;
+--------+--------------+----------------+-----------------+------------------------+------------+-------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'ir:U5|instruction[10]'                                                                 ;
+--------+--------------+----------------+------------------+-----------------------+------------+----------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                 ; Clock Edge ; Target                           ;
+--------+--------------+----------------+------------------+-----------------------+------------+----------------------------------+
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; ir:U5|instruction[10] ; Fall       ; gr:U12|gra_latch[0]              ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; ir:U5|instruction[10] ; Fall       ; gr:U12|gra_latch[1]              ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; ir:U5|instruction[10] ; Fall       ; gr:U12|gra_latch[2]              ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; ir:U5|instruction[10] ; Fall       ; gr:U12|gra_latch[3]              ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; ir:U5|instruction[10] ; Fall       ; gr:U12|gra_latch[4]              ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; ir:U5|instruction[10] ; Fall       ; gr:U12|gra_latch[5]              ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; ir:U5|instruction[10] ; Fall       ; gr:U12|gra_latch[6]              ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; ir:U5|instruction[10] ; Fall       ; gr:U12|gra_latch[7]              ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; ir:U5|instruction[10] ; Rise       ; gr:U12|grb_latch[0]              ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; ir:U5|instruction[10] ; Fall       ; gr:U12|grb_latch[0]              ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; ir:U5|instruction[10] ; Rise       ; gr:U12|grb_latch[1]              ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; ir:U5|instruction[10] ; Fall       ; gr:U12|grb_latch[1]              ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; ir:U5|instruction[10] ; Rise       ; gr:U12|grb_latch[2]              ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; ir:U5|instruction[10] ; Fall       ; gr:U12|grb_latch[2]              ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; ir:U5|instruction[10] ; Rise       ; gr:U12|grb_latch[3]              ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; ir:U5|instruction[10] ; Fall       ; gr:U12|grb_latch[3]              ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; ir:U5|instruction[10] ; Rise       ; gr:U12|grb_latch[4]              ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; ir:U5|instruction[10] ; Fall       ; gr:U12|grb_latch[4]              ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; ir:U5|instruction[10] ; Rise       ; gr:U12|grb_latch[5]              ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; ir:U5|instruction[10] ; Fall       ; gr:U12|grb_latch[5]              ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; ir:U5|instruction[10] ; Rise       ; gr:U12|grb_latch[6]              ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; ir:U5|instruction[10] ; Fall       ; gr:U12|grb_latch[6]              ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; ir:U5|instruction[10] ; Rise       ; gr:U12|grb_latch[7]              ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; ir:U5|instruction[10] ; Fall       ; gr:U12|grb_latch[7]              ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; ir:U5|instruction[10] ; Rise       ; gr:U12|grc_latch[0]              ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; ir:U5|instruction[10] ; Fall       ; gr:U12|grc_latch[0]              ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; ir:U5|instruction[10] ; Rise       ; gr:U12|grc_latch[1]              ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; ir:U5|instruction[10] ; Fall       ; gr:U12|grc_latch[1]              ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; ir:U5|instruction[10] ; Rise       ; gr:U12|grc_latch[2]              ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; ir:U5|instruction[10] ; Fall       ; gr:U12|grc_latch[2]              ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; ir:U5|instruction[10] ; Rise       ; gr:U12|grc_latch[3]              ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; ir:U5|instruction[10] ; Fall       ; gr:U12|grc_latch[3]              ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; ir:U5|instruction[10] ; Rise       ; gr:U12|grc_latch[4]              ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; ir:U5|instruction[10] ; Fall       ; gr:U12|grc_latch[4]              ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; ir:U5|instruction[10] ; Rise       ; gr:U12|grc_latch[5]              ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; ir:U5|instruction[10] ; Fall       ; gr:U12|grc_latch[5]              ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; ir:U5|instruction[10] ; Rise       ; gr:U12|grc_latch[6]              ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; ir:U5|instruction[10] ; Fall       ; gr:U12|grc_latch[6]              ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; ir:U5|instruction[10] ; Rise       ; gr:U12|grc_latch[7]              ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; ir:U5|instruction[10] ; Fall       ; gr:U12|grc_latch[7]              ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; ir:U5|instruction[10] ; Rise       ; gr:U12|grd_latch[0]              ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; ir:U5|instruction[10] ; Rise       ; gr:U12|grd_latch[1]              ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; ir:U5|instruction[10] ; Rise       ; gr:U12|grd_latch[2]              ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; ir:U5|instruction[10] ; Rise       ; gr:U12|grd_latch[3]              ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; ir:U5|instruction[10] ; Rise       ; gr:U12|grd_latch[4]              ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; ir:U5|instruction[10] ; Rise       ; gr:U12|grd_latch[5]              ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; ir:U5|instruction[10] ; Rise       ; gr:U12|grd_latch[6]              ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; ir:U5|instruction[10] ; Rise       ; gr:U12|grd_latch[7]              ;
; 0.035  ; 0.219        ; 0.184          ; Low Pulse Width  ; ir:U5|instruction[10] ; Rise       ; gr:U12|grd_latch[0]              ;
; 0.035  ; 0.219        ; 0.184          ; Low Pulse Width  ; ir:U5|instruction[10] ; Rise       ; gr:U12|grd_latch[1]              ;
; 0.035  ; 0.219        ; 0.184          ; Low Pulse Width  ; ir:U5|instruction[10] ; Rise       ; gr:U12|grd_latch[2]              ;
; 0.035  ; 0.219        ; 0.184          ; Low Pulse Width  ; ir:U5|instruction[10] ; Rise       ; gr:U12|grd_latch[3]              ;
; 0.035  ; 0.219        ; 0.184          ; Low Pulse Width  ; ir:U5|instruction[10] ; Rise       ; gr:U12|grd_latch[4]              ;
; 0.035  ; 0.219        ; 0.184          ; Low Pulse Width  ; ir:U5|instruction[10] ; Rise       ; gr:U12|grd_latch[6]              ;
; 0.036  ; 0.220        ; 0.184          ; Low Pulse Width  ; ir:U5|instruction[10] ; Rise       ; gr:U12|grd_latch[5]              ;
; 0.036  ; 0.220        ; 0.184          ; Low Pulse Width  ; ir:U5|instruction[10] ; Rise       ; gr:U12|grd_latch[7]              ;
; 0.120  ; 0.304        ; 0.184          ; Low Pulse Width  ; ir:U5|instruction[10] ; Rise       ; gr:U12|grb_latch[0]              ;
; 0.120  ; 0.304        ; 0.184          ; Low Pulse Width  ; ir:U5|instruction[10] ; Rise       ; gr:U12|grb_latch[2]              ;
; 0.120  ; 0.304        ; 0.184          ; Low Pulse Width  ; ir:U5|instruction[10] ; Rise       ; gr:U12|grb_latch[4]              ;
; 0.120  ; 0.304        ; 0.184          ; Low Pulse Width  ; ir:U5|instruction[10] ; Rise       ; gr:U12|grb_latch[6]              ;
; 0.121  ; 0.305        ; 0.184          ; Low Pulse Width  ; ir:U5|instruction[10] ; Rise       ; gr:U12|grb_latch[1]              ;
; 0.121  ; 0.305        ; 0.184          ; Low Pulse Width  ; ir:U5|instruction[10] ; Rise       ; gr:U12|grb_latch[3]              ;
; 0.121  ; 0.305        ; 0.184          ; Low Pulse Width  ; ir:U5|instruction[10] ; Rise       ; gr:U12|grb_latch[5]              ;
; 0.121  ; 0.305        ; 0.184          ; Low Pulse Width  ; ir:U5|instruction[10] ; Rise       ; gr:U12|grb_latch[7]              ;
; 0.121  ; 0.305        ; 0.184          ; Low Pulse Width  ; ir:U5|instruction[10] ; Rise       ; gr:U12|grc_latch[0]              ;
; 0.121  ; 0.305        ; 0.184          ; Low Pulse Width  ; ir:U5|instruction[10] ; Rise       ; gr:U12|grc_latch[1]              ;
; 0.121  ; 0.305        ; 0.184          ; Low Pulse Width  ; ir:U5|instruction[10] ; Rise       ; gr:U12|grc_latch[2]              ;
; 0.121  ; 0.305        ; 0.184          ; Low Pulse Width  ; ir:U5|instruction[10] ; Rise       ; gr:U12|grc_latch[3]              ;
; 0.121  ; 0.305        ; 0.184          ; Low Pulse Width  ; ir:U5|instruction[10] ; Rise       ; gr:U12|grc_latch[4]              ;
; 0.121  ; 0.305        ; 0.184          ; Low Pulse Width  ; ir:U5|instruction[10] ; Rise       ; gr:U12|grc_latch[5]              ;
; 0.121  ; 0.305        ; 0.184          ; Low Pulse Width  ; ir:U5|instruction[10] ; Rise       ; gr:U12|grc_latch[7]              ;
; 0.122  ; 0.306        ; 0.184          ; Low Pulse Width  ; ir:U5|instruction[10] ; Rise       ; gr:U12|grc_latch[6]              ;
; 0.153  ; 0.369        ; 0.216          ; High Pulse Width ; ir:U5|instruction[10] ; Fall       ; gr:U12|gra_latch[5]              ;
; 0.153  ; 0.369        ; 0.216          ; High Pulse Width ; ir:U5|instruction[10] ; Fall       ; gr:U12|gra_latch[7]              ;
; 0.154  ; 0.370        ; 0.216          ; High Pulse Width ; ir:U5|instruction[10] ; Fall       ; gr:U12|gra_latch[0]              ;
; 0.154  ; 0.370        ; 0.216          ; High Pulse Width ; ir:U5|instruction[10] ; Fall       ; gr:U12|gra_latch[1]              ;
; 0.154  ; 0.370        ; 0.216          ; High Pulse Width ; ir:U5|instruction[10] ; Fall       ; gr:U12|gra_latch[2]              ;
; 0.154  ; 0.370        ; 0.216          ; High Pulse Width ; ir:U5|instruction[10] ; Fall       ; gr:U12|gra_latch[3]              ;
; 0.154  ; 0.370        ; 0.216          ; High Pulse Width ; ir:U5|instruction[10] ; Fall       ; gr:U12|gra_latch[4]              ;
; 0.154  ; 0.370        ; 0.216          ; High Pulse Width ; ir:U5|instruction[10] ; Fall       ; gr:U12|gra_latch[6]              ;
; 0.215  ; 0.215        ; 0.000          ; Low Pulse Width  ; ir:U5|instruction[10] ; Rise       ; U12|grd_latch[0]|clk             ;
; 0.215  ; 0.215        ; 0.000          ; Low Pulse Width  ; ir:U5|instruction[10] ; Rise       ; U12|grd_latch[1]|clk             ;
; 0.215  ; 0.215        ; 0.000          ; Low Pulse Width  ; ir:U5|instruction[10] ; Rise       ; U12|grd_latch[2]|clk             ;
; 0.215  ; 0.215        ; 0.000          ; Low Pulse Width  ; ir:U5|instruction[10] ; Rise       ; U12|grd_latch[3]|clk             ;
; 0.215  ; 0.215        ; 0.000          ; Low Pulse Width  ; ir:U5|instruction[10] ; Rise       ; U12|grd_latch[4]|clk             ;
; 0.215  ; 0.215        ; 0.000          ; Low Pulse Width  ; ir:U5|instruction[10] ; Rise       ; U12|grd_latch[6]|clk             ;
; 0.215  ; 0.399        ; 0.184          ; Low Pulse Width  ; ir:U5|instruction[10] ; Fall       ; gr:U12|gra_latch[1]              ;
; 0.215  ; 0.399        ; 0.184          ; Low Pulse Width  ; ir:U5|instruction[10] ; Fall       ; gr:U12|gra_latch[2]              ;
; 0.215  ; 0.399        ; 0.184          ; Low Pulse Width  ; ir:U5|instruction[10] ; Fall       ; gr:U12|gra_latch[3]              ;
; 0.215  ; 0.399        ; 0.184          ; Low Pulse Width  ; ir:U5|instruction[10] ; Fall       ; gr:U12|gra_latch[4]              ;
; 0.215  ; 0.399        ; 0.184          ; Low Pulse Width  ; ir:U5|instruction[10] ; Fall       ; gr:U12|gra_latch[5]              ;
; 0.215  ; 0.399        ; 0.184          ; Low Pulse Width  ; ir:U5|instruction[10] ; Fall       ; gr:U12|gra_latch[7]              ;
; 0.216  ; 0.216        ; 0.000          ; Low Pulse Width  ; ir:U5|instruction[10] ; Rise       ; U12|grd_latch[5]|clk             ;
; 0.216  ; 0.216        ; 0.000          ; Low Pulse Width  ; ir:U5|instruction[10] ; Rise       ; U12|grd_latch[7]|clk             ;
; 0.216  ; 0.400        ; 0.184          ; Low Pulse Width  ; ir:U5|instruction[10] ; Fall       ; gr:U12|gra_latch[0]              ;
; 0.216  ; 0.400        ; 0.184          ; Low Pulse Width  ; ir:U5|instruction[10] ; Fall       ; gr:U12|gra_latch[6]              ;
; 0.239  ; 0.239        ; 0.000          ; Low Pulse Width  ; ir:U5|instruction[10] ; Rise       ; U11|grc_grwt[3]~clkctrl|inclk[0] ;
; 0.239  ; 0.239        ; 0.000          ; Low Pulse Width  ; ir:U5|instruction[10] ; Rise       ; U11|grc_grwt[3]~clkctrl|outclk   ;
; 0.266  ; 0.482        ; 0.216          ; High Pulse Width ; ir:U5|instruction[10] ; Fall       ; gr:U12|grc_latch[6]              ;
; 0.267  ; 0.483        ; 0.216          ; High Pulse Width ; ir:U5|instruction[10] ; Fall       ; gr:U12|grc_latch[0]              ;
+--------+--------------+----------------+------------------+-----------------------+------------+----------------------------------+


+------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'statectrl:U14|enirin_latch'                                                       ;
+--------+--------------+----------------+------------------+----------------------------+------------+------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                      ; Clock Edge ; Target                 ;
+--------+--------------+----------------+------------------+----------------------------+------------+------------------------+
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; statectrl:U14|enirin_latch ; Rise       ; ir:U5|instruction[0]   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; statectrl:U14|enirin_latch ; Rise       ; ir:U5|instruction[10]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; statectrl:U14|enirin_latch ; Rise       ; ir:U5|instruction[11]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; statectrl:U14|enirin_latch ; Rise       ; ir:U5|instruction[12]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; statectrl:U14|enirin_latch ; Rise       ; ir:U5|instruction[13]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; statectrl:U14|enirin_latch ; Rise       ; ir:U5|instruction[14]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; statectrl:U14|enirin_latch ; Rise       ; ir:U5|instruction[15]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; statectrl:U14|enirin_latch ; Rise       ; ir:U5|instruction[1]   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; statectrl:U14|enirin_latch ; Rise       ; ir:U5|instruction[2]   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; statectrl:U14|enirin_latch ; Rise       ; ir:U5|instruction[3]   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; statectrl:U14|enirin_latch ; Rise       ; ir:U5|instruction[4]   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; statectrl:U14|enirin_latch ; Rise       ; ir:U5|instruction[5]   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; statectrl:U14|enirin_latch ; Rise       ; ir:U5|instruction[6]   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; statectrl:U14|enirin_latch ; Rise       ; ir:U5|instruction[7]   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; statectrl:U14|enirin_latch ; Rise       ; ir:U5|instruction[8]   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; statectrl:U14|enirin_latch ; Rise       ; ir:U5|instruction[9]   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; statectrl:U14|enirin_latch ; Rise       ; ir:U5|state            ;
; 0.228  ; 0.412        ; 0.184          ; Low Pulse Width  ; statectrl:U14|enirin_latch ; Rise       ; ir:U5|instruction[4]   ;
; 0.228  ; 0.412        ; 0.184          ; Low Pulse Width  ; statectrl:U14|enirin_latch ; Rise       ; ir:U5|instruction[5]   ;
; 0.228  ; 0.412        ; 0.184          ; Low Pulse Width  ; statectrl:U14|enirin_latch ; Rise       ; ir:U5|instruction[7]   ;
; 0.231  ; 0.415        ; 0.184          ; Low Pulse Width  ; statectrl:U14|enirin_latch ; Rise       ; ir:U5|instruction[0]   ;
; 0.231  ; 0.415        ; 0.184          ; Low Pulse Width  ; statectrl:U14|enirin_latch ; Rise       ; ir:U5|instruction[11]  ;
; 0.231  ; 0.415        ; 0.184          ; Low Pulse Width  ; statectrl:U14|enirin_latch ; Rise       ; ir:U5|instruction[12]  ;
; 0.231  ; 0.415        ; 0.184          ; Low Pulse Width  ; statectrl:U14|enirin_latch ; Rise       ; ir:U5|instruction[13]  ;
; 0.231  ; 0.415        ; 0.184          ; Low Pulse Width  ; statectrl:U14|enirin_latch ; Rise       ; ir:U5|instruction[14]  ;
; 0.231  ; 0.415        ; 0.184          ; Low Pulse Width  ; statectrl:U14|enirin_latch ; Rise       ; ir:U5|instruction[1]   ;
; 0.231  ; 0.415        ; 0.184          ; Low Pulse Width  ; statectrl:U14|enirin_latch ; Rise       ; ir:U5|instruction[2]   ;
; 0.231  ; 0.415        ; 0.184          ; Low Pulse Width  ; statectrl:U14|enirin_latch ; Rise       ; ir:U5|instruction[3]   ;
; 0.232  ; 0.416        ; 0.184          ; Low Pulse Width  ; statectrl:U14|enirin_latch ; Rise       ; ir:U5|instruction[10]  ;
; 0.238  ; 0.422        ; 0.184          ; Low Pulse Width  ; statectrl:U14|enirin_latch ; Rise       ; ir:U5|instruction[8]   ;
; 0.238  ; 0.422        ; 0.184          ; Low Pulse Width  ; statectrl:U14|enirin_latch ; Rise       ; ir:U5|instruction[9]   ;
; 0.250  ; 0.434        ; 0.184          ; Low Pulse Width  ; statectrl:U14|enirin_latch ; Rise       ; ir:U5|state            ;
; 0.258  ; 0.442        ; 0.184          ; Low Pulse Width  ; statectrl:U14|enirin_latch ; Rise       ; ir:U5|instruction[6]   ;
; 0.261  ; 0.445        ; 0.184          ; Low Pulse Width  ; statectrl:U14|enirin_latch ; Rise       ; ir:U5|instruction[15]  ;
; 0.335  ; 0.551        ; 0.216          ; High Pulse Width ; statectrl:U14|enirin_latch ; Rise       ; ir:U5|instruction[15]  ;
; 0.337  ; 0.553        ; 0.216          ; High Pulse Width ; statectrl:U14|enirin_latch ; Rise       ; ir:U5|instruction[6]   ;
; 0.345  ; 0.561        ; 0.216          ; High Pulse Width ; statectrl:U14|enirin_latch ; Rise       ; ir:U5|state            ;
; 0.357  ; 0.573        ; 0.216          ; High Pulse Width ; statectrl:U14|enirin_latch ; Rise       ; ir:U5|instruction[8]   ;
; 0.357  ; 0.573        ; 0.216          ; High Pulse Width ; statectrl:U14|enirin_latch ; Rise       ; ir:U5|instruction[9]   ;
; 0.362  ; 0.578        ; 0.216          ; High Pulse Width ; statectrl:U14|enirin_latch ; Rise       ; ir:U5|instruction[10]  ;
; 0.364  ; 0.580        ; 0.216          ; High Pulse Width ; statectrl:U14|enirin_latch ; Rise       ; ir:U5|instruction[0]   ;
; 0.364  ; 0.580        ; 0.216          ; High Pulse Width ; statectrl:U14|enirin_latch ; Rise       ; ir:U5|instruction[11]  ;
; 0.364  ; 0.580        ; 0.216          ; High Pulse Width ; statectrl:U14|enirin_latch ; Rise       ; ir:U5|instruction[12]  ;
; 0.364  ; 0.580        ; 0.216          ; High Pulse Width ; statectrl:U14|enirin_latch ; Rise       ; ir:U5|instruction[13]  ;
; 0.364  ; 0.580        ; 0.216          ; High Pulse Width ; statectrl:U14|enirin_latch ; Rise       ; ir:U5|instruction[14]  ;
; 0.364  ; 0.580        ; 0.216          ; High Pulse Width ; statectrl:U14|enirin_latch ; Rise       ; ir:U5|instruction[1]   ;
; 0.364  ; 0.580        ; 0.216          ; High Pulse Width ; statectrl:U14|enirin_latch ; Rise       ; ir:U5|instruction[2]   ;
; 0.364  ; 0.580        ; 0.216          ; High Pulse Width ; statectrl:U14|enirin_latch ; Rise       ; ir:U5|instruction[3]   ;
; 0.366  ; 0.582        ; 0.216          ; High Pulse Width ; statectrl:U14|enirin_latch ; Rise       ; ir:U5|instruction[4]   ;
; 0.366  ; 0.582        ; 0.216          ; High Pulse Width ; statectrl:U14|enirin_latch ; Rise       ; ir:U5|instruction[5]   ;
; 0.366  ; 0.582        ; 0.216          ; High Pulse Width ; statectrl:U14|enirin_latch ; Rise       ; ir:U5|instruction[7]   ;
; 0.408  ; 0.408        ; 0.000          ; Low Pulse Width  ; statectrl:U14|enirin_latch ; Rise       ; U5|instruction[4]|clk  ;
; 0.408  ; 0.408        ; 0.000          ; Low Pulse Width  ; statectrl:U14|enirin_latch ; Rise       ; U5|instruction[5]|clk  ;
; 0.408  ; 0.408        ; 0.000          ; Low Pulse Width  ; statectrl:U14|enirin_latch ; Rise       ; U5|instruction[7]|clk  ;
; 0.411  ; 0.411        ; 0.000          ; Low Pulse Width  ; statectrl:U14|enirin_latch ; Rise       ; U5|instruction[0]|clk  ;
; 0.411  ; 0.411        ; 0.000          ; Low Pulse Width  ; statectrl:U14|enirin_latch ; Rise       ; U5|instruction[11]|clk ;
; 0.411  ; 0.411        ; 0.000          ; Low Pulse Width  ; statectrl:U14|enirin_latch ; Rise       ; U5|instruction[12]|clk ;
; 0.411  ; 0.411        ; 0.000          ; Low Pulse Width  ; statectrl:U14|enirin_latch ; Rise       ; U5|instruction[13]|clk ;
; 0.411  ; 0.411        ; 0.000          ; Low Pulse Width  ; statectrl:U14|enirin_latch ; Rise       ; U5|instruction[14]|clk ;
; 0.411  ; 0.411        ; 0.000          ; Low Pulse Width  ; statectrl:U14|enirin_latch ; Rise       ; U5|instruction[1]|clk  ;
; 0.411  ; 0.411        ; 0.000          ; Low Pulse Width  ; statectrl:U14|enirin_latch ; Rise       ; U5|instruction[2]|clk  ;
; 0.411  ; 0.411        ; 0.000          ; Low Pulse Width  ; statectrl:U14|enirin_latch ; Rise       ; U5|instruction[3]|clk  ;
; 0.412  ; 0.412        ; 0.000          ; Low Pulse Width  ; statectrl:U14|enirin_latch ; Rise       ; U5|instruction[10]|clk ;
; 0.418  ; 0.418        ; 0.000          ; Low Pulse Width  ; statectrl:U14|enirin_latch ; Rise       ; U5|instruction[8]|clk  ;
; 0.418  ; 0.418        ; 0.000          ; Low Pulse Width  ; statectrl:U14|enirin_latch ; Rise       ; U5|instruction[9]|clk  ;
; 0.430  ; 0.430        ; 0.000          ; Low Pulse Width  ; statectrl:U14|enirin_latch ; Rise       ; U5|state|clk           ;
; 0.438  ; 0.438        ; 0.000          ; Low Pulse Width  ; statectrl:U14|enirin_latch ; Rise       ; U5|instruction[6]|clk  ;
; 0.441  ; 0.441        ; 0.000          ; Low Pulse Width  ; statectrl:U14|enirin_latch ; Rise       ; U5|instruction[15]|clk ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; statectrl:U14|enirin_latch ; Rise       ; U14|enirin_latch|q     ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; statectrl:U14|enirin_latch ; Rise       ; U14|enirin_latch|q     ;
; 0.557  ; 0.557        ; 0.000          ; High Pulse Width ; statectrl:U14|enirin_latch ; Rise       ; U5|instruction[15]|clk ;
; 0.559  ; 0.559        ; 0.000          ; High Pulse Width ; statectrl:U14|enirin_latch ; Rise       ; U5|instruction[6]|clk  ;
; 0.567  ; 0.567        ; 0.000          ; High Pulse Width ; statectrl:U14|enirin_latch ; Rise       ; U5|state|clk           ;
; 0.579  ; 0.579        ; 0.000          ; High Pulse Width ; statectrl:U14|enirin_latch ; Rise       ; U5|instruction[8]|clk  ;
; 0.579  ; 0.579        ; 0.000          ; High Pulse Width ; statectrl:U14|enirin_latch ; Rise       ; U5|instruction[9]|clk  ;
; 0.584  ; 0.584        ; 0.000          ; High Pulse Width ; statectrl:U14|enirin_latch ; Rise       ; U5|instruction[10]|clk ;
; 0.586  ; 0.586        ; 0.000          ; High Pulse Width ; statectrl:U14|enirin_latch ; Rise       ; U5|instruction[0]|clk  ;
; 0.586  ; 0.586        ; 0.000          ; High Pulse Width ; statectrl:U14|enirin_latch ; Rise       ; U5|instruction[11]|clk ;
; 0.586  ; 0.586        ; 0.000          ; High Pulse Width ; statectrl:U14|enirin_latch ; Rise       ; U5|instruction[12]|clk ;
; 0.586  ; 0.586        ; 0.000          ; High Pulse Width ; statectrl:U14|enirin_latch ; Rise       ; U5|instruction[13]|clk ;
; 0.586  ; 0.586        ; 0.000          ; High Pulse Width ; statectrl:U14|enirin_latch ; Rise       ; U5|instruction[14]|clk ;
; 0.586  ; 0.586        ; 0.000          ; High Pulse Width ; statectrl:U14|enirin_latch ; Rise       ; U5|instruction[1]|clk  ;
; 0.586  ; 0.586        ; 0.000          ; High Pulse Width ; statectrl:U14|enirin_latch ; Rise       ; U5|instruction[2]|clk  ;
; 0.586  ; 0.586        ; 0.000          ; High Pulse Width ; statectrl:U14|enirin_latch ; Rise       ; U5|instruction[3]|clk  ;
; 0.588  ; 0.588        ; 0.000          ; High Pulse Width ; statectrl:U14|enirin_latch ; Rise       ; U5|instruction[4]|clk  ;
; 0.588  ; 0.588        ; 0.000          ; High Pulse Width ; statectrl:U14|enirin_latch ; Rise       ; U5|instruction[5]|clk  ;
; 0.588  ; 0.588        ; 0.000          ; High Pulse Width ; statectrl:U14|enirin_latch ; Rise       ; U5|instruction[7]|clk  ;
+--------+--------------+----------------+------------------+----------------------------+------------+------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'clk_divider:U1|clk_led'                                                                   ;
+--------+--------------+----------------+------------------+------------------------+------------+------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                  ; Clock Edge ; Target                             ;
+--------+--------------+----------------+------------------+------------------------+------------+------------------------------------+
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clk_divider:U1|clk_led ; Rise       ; led_encoder:U13|current_led_sel[0] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clk_divider:U1|clk_led ; Rise       ; led_encoder:U13|current_led_sel[1] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clk_divider:U1|clk_led ; Rise       ; led_encoder:U13|led_dig_temp[0]    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clk_divider:U1|clk_led ; Rise       ; led_encoder:U13|led_dig_temp[1]    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clk_divider:U1|clk_led ; Rise       ; led_encoder:U13|led_dig_temp[2]    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clk_divider:U1|clk_led ; Rise       ; led_encoder:U13|led_dig_temp[3]    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clk_divider:U1|clk_led ; Rise       ; led_encoder:U13|led_dig_temp[4]    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clk_divider:U1|clk_led ; Rise       ; led_encoder:U13|led_dig_temp[5]    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clk_divider:U1|clk_led ; Rise       ; led_encoder:U13|led_dig_temp[6]    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clk_divider:U1|clk_led ; Rise       ; led_encoder:U13|led_dig_temp[7]    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clk_divider:U1|clk_led ; Rise       ; led_encoder:U13|led_sel[0]         ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clk_divider:U1|clk_led ; Rise       ; led_encoder:U13|led_sel[1]         ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clk_divider:U1|clk_led ; Rise       ; led_encoder:U13|led_sel[2]         ;
; 0.264  ; 0.448        ; 0.184          ; Low Pulse Width  ; clk_divider:U1|clk_led ; Rise       ; led_encoder:U13|current_led_sel[0] ;
; 0.264  ; 0.448        ; 0.184          ; Low Pulse Width  ; clk_divider:U1|clk_led ; Rise       ; led_encoder:U13|current_led_sel[1] ;
; 0.264  ; 0.448        ; 0.184          ; Low Pulse Width  ; clk_divider:U1|clk_led ; Rise       ; led_encoder:U13|led_dig_temp[0]    ;
; 0.264  ; 0.448        ; 0.184          ; Low Pulse Width  ; clk_divider:U1|clk_led ; Rise       ; led_encoder:U13|led_dig_temp[1]    ;
; 0.264  ; 0.448        ; 0.184          ; Low Pulse Width  ; clk_divider:U1|clk_led ; Rise       ; led_encoder:U13|led_dig_temp[2]    ;
; 0.264  ; 0.448        ; 0.184          ; Low Pulse Width  ; clk_divider:U1|clk_led ; Rise       ; led_encoder:U13|led_dig_temp[3]    ;
; 0.264  ; 0.448        ; 0.184          ; Low Pulse Width  ; clk_divider:U1|clk_led ; Rise       ; led_encoder:U13|led_dig_temp[4]    ;
; 0.264  ; 0.448        ; 0.184          ; Low Pulse Width  ; clk_divider:U1|clk_led ; Rise       ; led_encoder:U13|led_dig_temp[5]    ;
; 0.264  ; 0.448        ; 0.184          ; Low Pulse Width  ; clk_divider:U1|clk_led ; Rise       ; led_encoder:U13|led_dig_temp[6]    ;
; 0.264  ; 0.448        ; 0.184          ; Low Pulse Width  ; clk_divider:U1|clk_led ; Rise       ; led_encoder:U13|led_dig_temp[7]    ;
; 0.264  ; 0.448        ; 0.184          ; Low Pulse Width  ; clk_divider:U1|clk_led ; Rise       ; led_encoder:U13|led_sel[0]         ;
; 0.264  ; 0.448        ; 0.184          ; Low Pulse Width  ; clk_divider:U1|clk_led ; Rise       ; led_encoder:U13|led_sel[1]         ;
; 0.264  ; 0.448        ; 0.184          ; Low Pulse Width  ; clk_divider:U1|clk_led ; Rise       ; led_encoder:U13|led_sel[2]         ;
; 0.332  ; 0.548        ; 0.216          ; High Pulse Width ; clk_divider:U1|clk_led ; Rise       ; led_encoder:U13|current_led_sel[0] ;
; 0.332  ; 0.548        ; 0.216          ; High Pulse Width ; clk_divider:U1|clk_led ; Rise       ; led_encoder:U13|current_led_sel[1] ;
; 0.332  ; 0.548        ; 0.216          ; High Pulse Width ; clk_divider:U1|clk_led ; Rise       ; led_encoder:U13|led_dig_temp[0]    ;
; 0.332  ; 0.548        ; 0.216          ; High Pulse Width ; clk_divider:U1|clk_led ; Rise       ; led_encoder:U13|led_dig_temp[1]    ;
; 0.332  ; 0.548        ; 0.216          ; High Pulse Width ; clk_divider:U1|clk_led ; Rise       ; led_encoder:U13|led_dig_temp[2]    ;
; 0.332  ; 0.548        ; 0.216          ; High Pulse Width ; clk_divider:U1|clk_led ; Rise       ; led_encoder:U13|led_dig_temp[3]    ;
; 0.332  ; 0.548        ; 0.216          ; High Pulse Width ; clk_divider:U1|clk_led ; Rise       ; led_encoder:U13|led_dig_temp[4]    ;
; 0.332  ; 0.548        ; 0.216          ; High Pulse Width ; clk_divider:U1|clk_led ; Rise       ; led_encoder:U13|led_dig_temp[5]    ;
; 0.332  ; 0.548        ; 0.216          ; High Pulse Width ; clk_divider:U1|clk_led ; Rise       ; led_encoder:U13|led_dig_temp[6]    ;
; 0.332  ; 0.548        ; 0.216          ; High Pulse Width ; clk_divider:U1|clk_led ; Rise       ; led_encoder:U13|led_dig_temp[7]    ;
; 0.332  ; 0.548        ; 0.216          ; High Pulse Width ; clk_divider:U1|clk_led ; Rise       ; led_encoder:U13|led_sel[0]         ;
; 0.332  ; 0.548        ; 0.216          ; High Pulse Width ; clk_divider:U1|clk_led ; Rise       ; led_encoder:U13|led_sel[1]         ;
; 0.332  ; 0.548        ; 0.216          ; High Pulse Width ; clk_divider:U1|clk_led ; Rise       ; led_encoder:U13|led_sel[2]         ;
; 0.444  ; 0.444        ; 0.000          ; Low Pulse Width  ; clk_divider:U1|clk_led ; Rise       ; U13|current_led_sel[0]|clk         ;
; 0.444  ; 0.444        ; 0.000          ; Low Pulse Width  ; clk_divider:U1|clk_led ; Rise       ; U13|current_led_sel[1]|clk         ;
; 0.444  ; 0.444        ; 0.000          ; Low Pulse Width  ; clk_divider:U1|clk_led ; Rise       ; U13|led_dig_temp[0]|clk            ;
; 0.444  ; 0.444        ; 0.000          ; Low Pulse Width  ; clk_divider:U1|clk_led ; Rise       ; U13|led_dig_temp[1]|clk            ;
; 0.444  ; 0.444        ; 0.000          ; Low Pulse Width  ; clk_divider:U1|clk_led ; Rise       ; U13|led_dig_temp[2]|clk            ;
; 0.444  ; 0.444        ; 0.000          ; Low Pulse Width  ; clk_divider:U1|clk_led ; Rise       ; U13|led_dig_temp[3]|clk            ;
; 0.444  ; 0.444        ; 0.000          ; Low Pulse Width  ; clk_divider:U1|clk_led ; Rise       ; U13|led_dig_temp[4]|clk            ;
; 0.444  ; 0.444        ; 0.000          ; Low Pulse Width  ; clk_divider:U1|clk_led ; Rise       ; U13|led_dig_temp[5]|clk            ;
; 0.444  ; 0.444        ; 0.000          ; Low Pulse Width  ; clk_divider:U1|clk_led ; Rise       ; U13|led_dig_temp[6]|clk            ;
; 0.444  ; 0.444        ; 0.000          ; Low Pulse Width  ; clk_divider:U1|clk_led ; Rise       ; U13|led_dig_temp[7]|clk            ;
; 0.444  ; 0.444        ; 0.000          ; Low Pulse Width  ; clk_divider:U1|clk_led ; Rise       ; U13|led_sel[0]|clk                 ;
; 0.444  ; 0.444        ; 0.000          ; Low Pulse Width  ; clk_divider:U1|clk_led ; Rise       ; U13|led_sel[1]|clk                 ;
; 0.444  ; 0.444        ; 0.000          ; Low Pulse Width  ; clk_divider:U1|clk_led ; Rise       ; U13|led_sel[2]|clk                 ;
; 0.468  ; 0.468        ; 0.000          ; Low Pulse Width  ; clk_divider:U1|clk_led ; Rise       ; U1|clk_led~clkctrl|inclk[0]        ;
; 0.468  ; 0.468        ; 0.000          ; Low Pulse Width  ; clk_divider:U1|clk_led ; Rise       ; U1|clk_led~clkctrl|outclk          ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk_divider:U1|clk_led ; Rise       ; U1|clk_led|q                       ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk_divider:U1|clk_led ; Rise       ; U1|clk_led|q                       ;
; 0.531  ; 0.531        ; 0.000          ; High Pulse Width ; clk_divider:U1|clk_led ; Rise       ; U1|clk_led~clkctrl|inclk[0]        ;
; 0.531  ; 0.531        ; 0.000          ; High Pulse Width ; clk_divider:U1|clk_led ; Rise       ; U1|clk_led~clkctrl|outclk          ;
; 0.554  ; 0.554        ; 0.000          ; High Pulse Width ; clk_divider:U1|clk_led ; Rise       ; U13|current_led_sel[0]|clk         ;
; 0.554  ; 0.554        ; 0.000          ; High Pulse Width ; clk_divider:U1|clk_led ; Rise       ; U13|current_led_sel[1]|clk         ;
; 0.554  ; 0.554        ; 0.000          ; High Pulse Width ; clk_divider:U1|clk_led ; Rise       ; U13|led_dig_temp[0]|clk            ;
; 0.554  ; 0.554        ; 0.000          ; High Pulse Width ; clk_divider:U1|clk_led ; Rise       ; U13|led_dig_temp[1]|clk            ;
; 0.554  ; 0.554        ; 0.000          ; High Pulse Width ; clk_divider:U1|clk_led ; Rise       ; U13|led_dig_temp[2]|clk            ;
; 0.554  ; 0.554        ; 0.000          ; High Pulse Width ; clk_divider:U1|clk_led ; Rise       ; U13|led_dig_temp[3]|clk            ;
; 0.554  ; 0.554        ; 0.000          ; High Pulse Width ; clk_divider:U1|clk_led ; Rise       ; U13|led_dig_temp[4]|clk            ;
; 0.554  ; 0.554        ; 0.000          ; High Pulse Width ; clk_divider:U1|clk_led ; Rise       ; U13|led_dig_temp[5]|clk            ;
; 0.554  ; 0.554        ; 0.000          ; High Pulse Width ; clk_divider:U1|clk_led ; Rise       ; U13|led_dig_temp[6]|clk            ;
; 0.554  ; 0.554        ; 0.000          ; High Pulse Width ; clk_divider:U1|clk_led ; Rise       ; U13|led_dig_temp[7]|clk            ;
; 0.554  ; 0.554        ; 0.000          ; High Pulse Width ; clk_divider:U1|clk_led ; Rise       ; U13|led_sel[0]|clk                 ;
; 0.554  ; 0.554        ; 0.000          ; High Pulse Width ; clk_divider:U1|clk_led ; Rise       ; U13|led_sel[1]|clk                 ;
; 0.554  ; 0.554        ; 0.000          ; High Pulse Width ; clk_divider:U1|clk_led ; Rise       ; U13|led_sel[2]|clk                 ;
+--------+--------------+----------------+------------------+------------------------+------------+------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'rom_new:U4|monostable_trigger:inst3|pulse'                                                                                                                                                           ;
+--------+--------------+----------------+------------------+-------------------------------------------+------------+----------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                                     ; Clock Edge ; Target                                                                                                                     ;
+--------+--------------+----------------+------------------+-------------------------------------------+------------+----------------------------------------------------------------------------------------------------------------------------+
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; rom_new:U4|monostable_trigger:inst3|pulse ; Rise       ; rom_new:U4|rom_new_rom:inst|altsyncram:altsyncram_component|altsyncram_kdr3:auto_generated|q_a[0]                          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; rom_new:U4|monostable_trigger:inst3|pulse ; Rise       ; rom_new:U4|rom_new_rom:inst|altsyncram:altsyncram_component|altsyncram_kdr3:auto_generated|q_a[1]                          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; rom_new:U4|monostable_trigger:inst3|pulse ; Rise       ; rom_new:U4|rom_new_rom:inst|altsyncram:altsyncram_component|altsyncram_kdr3:auto_generated|q_a[2]                          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; rom_new:U4|monostable_trigger:inst3|pulse ; Rise       ; rom_new:U4|rom_new_rom:inst|altsyncram:altsyncram_component|altsyncram_kdr3:auto_generated|q_a[3]                          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; rom_new:U4|monostable_trigger:inst3|pulse ; Rise       ; rom_new:U4|rom_new_rom:inst|altsyncram:altsyncram_component|altsyncram_kdr3:auto_generated|q_a[4]                          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; rom_new:U4|monostable_trigger:inst3|pulse ; Rise       ; rom_new:U4|rom_new_rom:inst|altsyncram:altsyncram_component|altsyncram_kdr3:auto_generated|q_a[5]                          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; rom_new:U4|monostable_trigger:inst3|pulse ; Rise       ; rom_new:U4|rom_new_rom:inst|altsyncram:altsyncram_component|altsyncram_kdr3:auto_generated|q_a[6]                          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; rom_new:U4|monostable_trigger:inst3|pulse ; Rise       ; rom_new:U4|rom_new_rom:inst|altsyncram:altsyncram_component|altsyncram_kdr3:auto_generated|q_a[7]                          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; rom_new:U4|monostable_trigger:inst3|pulse ; Rise       ; rom_new:U4|rom_new_rom:inst|altsyncram:altsyncram_component|altsyncram_kdr3:auto_generated|ram_block1a0~porta_address_reg0 ;
; 0.139  ; 0.369        ; 0.230          ; Low Pulse Width  ; rom_new:U4|monostable_trigger:inst3|pulse ; Rise       ; rom_new:U4|rom_new_rom:inst|altsyncram:altsyncram_component|altsyncram_kdr3:auto_generated|ram_block1a0~porta_address_reg0 ;
; 0.140  ; 0.370        ; 0.230          ; Low Pulse Width  ; rom_new:U4|monostable_trigger:inst3|pulse ; Rise       ; rom_new:U4|rom_new_rom:inst|altsyncram:altsyncram_component|altsyncram_kdr3:auto_generated|q_a[0]                          ;
; 0.140  ; 0.370        ; 0.230          ; Low Pulse Width  ; rom_new:U4|monostable_trigger:inst3|pulse ; Rise       ; rom_new:U4|rom_new_rom:inst|altsyncram:altsyncram_component|altsyncram_kdr3:auto_generated|q_a[1]                          ;
; 0.140  ; 0.370        ; 0.230          ; Low Pulse Width  ; rom_new:U4|monostable_trigger:inst3|pulse ; Rise       ; rom_new:U4|rom_new_rom:inst|altsyncram:altsyncram_component|altsyncram_kdr3:auto_generated|q_a[2]                          ;
; 0.140  ; 0.370        ; 0.230          ; Low Pulse Width  ; rom_new:U4|monostable_trigger:inst3|pulse ; Rise       ; rom_new:U4|rom_new_rom:inst|altsyncram:altsyncram_component|altsyncram_kdr3:auto_generated|q_a[3]                          ;
; 0.140  ; 0.370        ; 0.230          ; Low Pulse Width  ; rom_new:U4|monostable_trigger:inst3|pulse ; Rise       ; rom_new:U4|rom_new_rom:inst|altsyncram:altsyncram_component|altsyncram_kdr3:auto_generated|q_a[4]                          ;
; 0.140  ; 0.370        ; 0.230          ; Low Pulse Width  ; rom_new:U4|monostable_trigger:inst3|pulse ; Rise       ; rom_new:U4|rom_new_rom:inst|altsyncram:altsyncram_component|altsyncram_kdr3:auto_generated|q_a[5]                          ;
; 0.140  ; 0.370        ; 0.230          ; Low Pulse Width  ; rom_new:U4|monostable_trigger:inst3|pulse ; Rise       ; rom_new:U4|rom_new_rom:inst|altsyncram:altsyncram_component|altsyncram_kdr3:auto_generated|q_a[6]                          ;
; 0.140  ; 0.370        ; 0.230          ; Low Pulse Width  ; rom_new:U4|monostable_trigger:inst3|pulse ; Rise       ; rom_new:U4|rom_new_rom:inst|altsyncram:altsyncram_component|altsyncram_kdr3:auto_generated|q_a[7]                          ;
; 0.379  ; 0.379        ; 0.000          ; Low Pulse Width  ; rom_new:U4|monostable_trigger:inst3|pulse ; Rise       ; U4|inst|altsyncram_component|auto_generated|ram_block1a0|clk0                                                              ;
; 0.399  ; 0.629        ; 0.230          ; High Pulse Width ; rom_new:U4|monostable_trigger:inst3|pulse ; Rise       ; rom_new:U4|rom_new_rom:inst|altsyncram:altsyncram_component|altsyncram_kdr3:auto_generated|q_a[0]                          ;
; 0.399  ; 0.629        ; 0.230          ; High Pulse Width ; rom_new:U4|monostable_trigger:inst3|pulse ; Rise       ; rom_new:U4|rom_new_rom:inst|altsyncram:altsyncram_component|altsyncram_kdr3:auto_generated|q_a[1]                          ;
; 0.399  ; 0.629        ; 0.230          ; High Pulse Width ; rom_new:U4|monostable_trigger:inst3|pulse ; Rise       ; rom_new:U4|rom_new_rom:inst|altsyncram:altsyncram_component|altsyncram_kdr3:auto_generated|q_a[2]                          ;
; 0.399  ; 0.629        ; 0.230          ; High Pulse Width ; rom_new:U4|monostable_trigger:inst3|pulse ; Rise       ; rom_new:U4|rom_new_rom:inst|altsyncram:altsyncram_component|altsyncram_kdr3:auto_generated|q_a[3]                          ;
; 0.399  ; 0.629        ; 0.230          ; High Pulse Width ; rom_new:U4|monostable_trigger:inst3|pulse ; Rise       ; rom_new:U4|rom_new_rom:inst|altsyncram:altsyncram_component|altsyncram_kdr3:auto_generated|q_a[4]                          ;
; 0.399  ; 0.629        ; 0.230          ; High Pulse Width ; rom_new:U4|monostable_trigger:inst3|pulse ; Rise       ; rom_new:U4|rom_new_rom:inst|altsyncram:altsyncram_component|altsyncram_kdr3:auto_generated|q_a[5]                          ;
; 0.399  ; 0.629        ; 0.230          ; High Pulse Width ; rom_new:U4|monostable_trigger:inst3|pulse ; Rise       ; rom_new:U4|rom_new_rom:inst|altsyncram:altsyncram_component|altsyncram_kdr3:auto_generated|q_a[6]                          ;
; 0.399  ; 0.629        ; 0.230          ; High Pulse Width ; rom_new:U4|monostable_trigger:inst3|pulse ; Rise       ; rom_new:U4|rom_new_rom:inst|altsyncram:altsyncram_component|altsyncram_kdr3:auto_generated|q_a[7]                          ;
; 0.401  ; 0.631        ; 0.230          ; High Pulse Width ; rom_new:U4|monostable_trigger:inst3|pulse ; Rise       ; rom_new:U4|rom_new_rom:inst|altsyncram:altsyncram_component|altsyncram_kdr3:auto_generated|ram_block1a0~porta_address_reg0 ;
; 0.402  ; 0.402        ; 0.000          ; Low Pulse Width  ; rom_new:U4|monostable_trigger:inst3|pulse ; Rise       ; U4|inst2~clkctrl|inclk[0]                                                                                                  ;
; 0.402  ; 0.402        ; 0.000          ; Low Pulse Width  ; rom_new:U4|monostable_trigger:inst3|pulse ; Rise       ; U4|inst2~clkctrl|outclk                                                                                                    ;
; 0.455  ; 0.455        ; 0.000          ; Low Pulse Width  ; rom_new:U4|monostable_trigger:inst3|pulse ; Rise       ; U4|inst2|combout                                                                                                           ;
; 0.458  ; 0.458        ; 0.000          ; Low Pulse Width  ; rom_new:U4|monostable_trigger:inst3|pulse ; Rise       ; U4|inst2|datac                                                                                                             ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; rom_new:U4|monostable_trigger:inst3|pulse ; Rise       ; U4|inst3|pulse|q                                                                                                           ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; rom_new:U4|monostable_trigger:inst3|pulse ; Rise       ; U4|inst3|pulse|q                                                                                                           ;
; 0.540  ; 0.540        ; 0.000          ; High Pulse Width ; rom_new:U4|monostable_trigger:inst3|pulse ; Rise       ; U4|inst2|datac                                                                                                             ;
; 0.543  ; 0.543        ; 0.000          ; High Pulse Width ; rom_new:U4|monostable_trigger:inst3|pulse ; Rise       ; U4|inst2|combout                                                                                                           ;
; 0.594  ; 0.594        ; 0.000          ; High Pulse Width ; rom_new:U4|monostable_trigger:inst3|pulse ; Rise       ; U4|inst2~clkctrl|inclk[0]                                                                                                  ;
; 0.594  ; 0.594        ; 0.000          ; High Pulse Width ; rom_new:U4|monostable_trigger:inst3|pulse ; Rise       ; U4|inst2~clkctrl|outclk                                                                                                    ;
; 0.617  ; 0.617        ; 0.000          ; High Pulse Width ; rom_new:U4|monostable_trigger:inst3|pulse ; Rise       ; U4|inst|altsyncram_component|auto_generated|ram_block1a0|clk0                                                              ;
+--------+--------------+----------------+------------------+-------------------------------------------+------------+----------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'statectrl:U14|enalu_latch'                                                                    ;
+--------+--------------+----------------+------------------+---------------------------+------------+-------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                     ; Clock Edge ; Target                              ;
+--------+--------------+----------------+------------------+---------------------------+------------+-------------------------------------+
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; statectrl:U14|enalu_latch ; Rise       ; alu:U8|alu_result_latch[0]          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; statectrl:U14|enalu_latch ; Rise       ; alu:U8|alu_result_latch[1]          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; statectrl:U14|enalu_latch ; Rise       ; alu:U8|alu_result_latch[2]          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; statectrl:U14|enalu_latch ; Rise       ; alu:U8|alu_result_latch[3]          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; statectrl:U14|enalu_latch ; Rise       ; alu:U8|alu_result_latch[4]          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; statectrl:U14|enalu_latch ; Rise       ; alu:U8|alu_result_latch[5]          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; statectrl:U14|enalu_latch ; Rise       ; alu:U8|alu_result_latch[6]          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; statectrl:U14|enalu_latch ; Rise       ; alu:U8|alu_result_latch[7]          ;
; 0.188  ; 0.372        ; 0.184          ; Low Pulse Width  ; statectrl:U14|enalu_latch ; Rise       ; alu:U8|alu_result_latch[7]          ;
; 0.192  ; 0.376        ; 0.184          ; Low Pulse Width  ; statectrl:U14|enalu_latch ; Rise       ; alu:U8|alu_result_latch[4]          ;
; 0.198  ; 0.382        ; 0.184          ; Low Pulse Width  ; statectrl:U14|enalu_latch ; Rise       ; alu:U8|alu_result_latch[5]          ;
; 0.198  ; 0.382        ; 0.184          ; Low Pulse Width  ; statectrl:U14|enalu_latch ; Rise       ; alu:U8|alu_result_latch[6]          ;
; 0.225  ; 0.409        ; 0.184          ; Low Pulse Width  ; statectrl:U14|enalu_latch ; Rise       ; alu:U8|alu_result_latch[0]          ;
; 0.225  ; 0.409        ; 0.184          ; Low Pulse Width  ; statectrl:U14|enalu_latch ; Rise       ; alu:U8|alu_result_latch[1]          ;
; 0.225  ; 0.409        ; 0.184          ; Low Pulse Width  ; statectrl:U14|enalu_latch ; Rise       ; alu:U8|alu_result_latch[2]          ;
; 0.238  ; 0.422        ; 0.184          ; Low Pulse Width  ; statectrl:U14|enalu_latch ; Rise       ; alu:U8|alu_result_latch[3]          ;
; 0.297  ; 0.297        ; 0.000          ; Low Pulse Width  ; statectrl:U14|enalu_latch ; Rise       ; U8|zero_flag_latch|datad            ;
; 0.302  ; 0.302        ; 0.000          ; High Pulse Width ; statectrl:U14|enalu_latch ; Fall       ; alu:U8|zero_flag_latch              ;
; 0.344  ; 0.344        ; 0.000          ; Low Pulse Width  ; statectrl:U14|enalu_latch ; Rise       ; U10|data_latch[2]|dataa             ;
; 0.347  ; 0.347        ; 0.000          ; Low Pulse Width  ; statectrl:U14|enalu_latch ; Rise       ; U10|data_latch[6]|datab             ;
; 0.351  ; 0.351        ; 0.000          ; High Pulse Width ; statectrl:U14|enalu_latch ; Fall       ; dbufferb:U10|data_latch[2]          ;
; 0.356  ; 0.572        ; 0.216          ; High Pulse Width ; statectrl:U14|enalu_latch ; Rise       ; alu:U8|alu_result_latch[3]          ;
; 0.356  ; 0.356        ; 0.000          ; High Pulse Width ; statectrl:U14|enalu_latch ; Fall       ; dbufferb:U10|data_latch[6]          ;
; 0.358  ; 0.358        ; 0.000          ; Low Pulse Width  ; statectrl:U14|enalu_latch ; Rise       ; U10|data_latch[0]|datad             ;
; 0.358  ; 0.358        ; 0.000          ; Low Pulse Width  ; statectrl:U14|enalu_latch ; Rise       ; U10|data_latch[1]|datad             ;
; 0.358  ; 0.358        ; 0.000          ; Low Pulse Width  ; statectrl:U14|enalu_latch ; Rise       ; U10|data_latch[3]|datad             ;
; 0.359  ; 0.359        ; 0.000          ; Low Pulse Width  ; statectrl:U14|enalu_latch ; Rise       ; U10|data_latch[4]|datad             ;
; 0.359  ; 0.359        ; 0.000          ; Low Pulse Width  ; statectrl:U14|enalu_latch ; Rise       ; U10|data_latch[5]|datad             ;
; 0.359  ; 0.359        ; 0.000          ; Low Pulse Width  ; statectrl:U14|enalu_latch ; Rise       ; U10|data_latch[7]|datad             ;
; 0.363  ; 0.363        ; 0.000          ; High Pulse Width ; statectrl:U14|enalu_latch ; Fall       ; dbufferb:U10|data_latch[0]          ;
; 0.363  ; 0.363        ; 0.000          ; High Pulse Width ; statectrl:U14|enalu_latch ; Fall       ; dbufferb:U10|data_latch[1]          ;
; 0.363  ; 0.363        ; 0.000          ; High Pulse Width ; statectrl:U14|enalu_latch ; Fall       ; dbufferb:U10|data_latch[3]          ;
; 0.364  ; 0.364        ; 0.000          ; High Pulse Width ; statectrl:U14|enalu_latch ; Fall       ; dbufferb:U10|data_latch[4]          ;
; 0.364  ; 0.364        ; 0.000          ; High Pulse Width ; statectrl:U14|enalu_latch ; Fall       ; dbufferb:U10|data_latch[5]          ;
; 0.364  ; 0.364        ; 0.000          ; High Pulse Width ; statectrl:U14|enalu_latch ; Fall       ; dbufferb:U10|data_latch[7]          ;
; 0.368  ; 0.368        ; 0.000          ; Low Pulse Width  ; statectrl:U14|enalu_latch ; Rise       ; U8|alu_result_latch[7]|clk          ;
; 0.369  ; 0.585        ; 0.216          ; High Pulse Width ; statectrl:U14|enalu_latch ; Rise       ; alu:U8|alu_result_latch[0]          ;
; 0.369  ; 0.585        ; 0.216          ; High Pulse Width ; statectrl:U14|enalu_latch ; Rise       ; alu:U8|alu_result_latch[1]          ;
; 0.369  ; 0.585        ; 0.216          ; High Pulse Width ; statectrl:U14|enalu_latch ; Rise       ; alu:U8|alu_result_latch[2]          ;
; 0.372  ; 0.372        ; 0.000          ; Low Pulse Width  ; statectrl:U14|enalu_latch ; Rise       ; U8|alu_result_latch[4]|clk          ;
; 0.378  ; 0.378        ; 0.000          ; Low Pulse Width  ; statectrl:U14|enalu_latch ; Rise       ; U8|alu_result_latch[5]|clk          ;
; 0.378  ; 0.378        ; 0.000          ; Low Pulse Width  ; statectrl:U14|enalu_latch ; Rise       ; U8|alu_result_latch[6]|clk          ;
; 0.380  ; 0.380        ; 0.000          ; Low Pulse Width  ; statectrl:U14|enalu_latch ; Rise       ; U8|process_1~1|combout              ;
; 0.383  ; 0.383        ; 0.000          ; Low Pulse Width  ; statectrl:U14|enalu_latch ; Rise       ; U8|process_1~1|datac                ;
; 0.395  ; 0.611        ; 0.216          ; High Pulse Width ; statectrl:U14|enalu_latch ; Rise       ; alu:U8|alu_result_latch[5]          ;
; 0.395  ; 0.611        ; 0.216          ; High Pulse Width ; statectrl:U14|enalu_latch ; Rise       ; alu:U8|alu_result_latch[6]          ;
; 0.400  ; 0.616        ; 0.216          ; High Pulse Width ; statectrl:U14|enalu_latch ; Rise       ; alu:U8|alu_result_latch[4]          ;
; 0.401  ; 0.401        ; 0.000          ; Low Pulse Width  ; statectrl:U14|enalu_latch ; Rise       ; U10|data_latch[7]~1clkctrl|inclk[0] ;
; 0.401  ; 0.401        ; 0.000          ; Low Pulse Width  ; statectrl:U14|enalu_latch ; Rise       ; U10|data_latch[7]~1clkctrl|outclk   ;
; 0.405  ; 0.405        ; 0.000          ; Low Pulse Width  ; statectrl:U14|enalu_latch ; Rise       ; U8|alu_result_latch[0]|clk          ;
; 0.405  ; 0.405        ; 0.000          ; Low Pulse Width  ; statectrl:U14|enalu_latch ; Rise       ; U8|alu_result_latch[1]|clk          ;
; 0.405  ; 0.405        ; 0.000          ; Low Pulse Width  ; statectrl:U14|enalu_latch ; Rise       ; U8|alu_result_latch[2]|clk          ;
; 0.406  ; 0.622        ; 0.216          ; High Pulse Width ; statectrl:U14|enalu_latch ; Rise       ; alu:U8|alu_result_latch[7]          ;
; 0.418  ; 0.418        ; 0.000          ; Low Pulse Width  ; statectrl:U14|enalu_latch ; Rise       ; U8|alu_result_latch[3]|clk          ;
; 0.429  ; 0.429        ; 0.000          ; Low Pulse Width  ; statectrl:U14|enalu_latch ; Rise       ; U10|data_latch[7]~1|datad           ;
; 0.434  ; 0.434        ; 0.000          ; Low Pulse Width  ; statectrl:U14|enalu_latch ; Rise       ; U10|data_latch[7]~1|combout         ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; statectrl:U14|enalu_latch ; Rise       ; U14|enalu_latch|q                   ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; statectrl:U14|enalu_latch ; Rise       ; U14|enalu_latch|q                   ;
; 0.564  ; 0.564        ; 0.000          ; High Pulse Width ; statectrl:U14|enalu_latch ; Rise       ; U10|data_latch[7]~1|combout         ;
; 0.568  ; 0.568        ; 0.000          ; High Pulse Width ; statectrl:U14|enalu_latch ; Rise       ; U10|data_latch[7]~1|datad           ;
; 0.578  ; 0.578        ; 0.000          ; High Pulse Width ; statectrl:U14|enalu_latch ; Rise       ; U8|alu_result_latch[3]|clk          ;
; 0.591  ; 0.591        ; 0.000          ; High Pulse Width ; statectrl:U14|enalu_latch ; Rise       ; U8|alu_result_latch[0]|clk          ;
; 0.591  ; 0.591        ; 0.000          ; High Pulse Width ; statectrl:U14|enalu_latch ; Rise       ; U8|alu_result_latch[1]|clk          ;
; 0.591  ; 0.591        ; 0.000          ; High Pulse Width ; statectrl:U14|enalu_latch ; Rise       ; U8|alu_result_latch[2]|clk          ;
; 0.595  ; 0.595        ; 0.000          ; High Pulse Width ; statectrl:U14|enalu_latch ; Rise       ; U10|data_latch[7]~1clkctrl|inclk[0] ;
; 0.595  ; 0.595        ; 0.000          ; High Pulse Width ; statectrl:U14|enalu_latch ; Rise       ; U10|data_latch[7]~1clkctrl|outclk   ;
; 0.612  ; 0.612        ; 0.000          ; High Pulse Width ; statectrl:U14|enalu_latch ; Rise       ; U8|process_1~1|datac                ;
; 0.615  ; 0.615        ; 0.000          ; High Pulse Width ; statectrl:U14|enalu_latch ; Rise       ; U8|process_1~1|combout              ;
; 0.617  ; 0.617        ; 0.000          ; High Pulse Width ; statectrl:U14|enalu_latch ; Rise       ; U8|alu_result_latch[5]|clk          ;
; 0.617  ; 0.617        ; 0.000          ; High Pulse Width ; statectrl:U14|enalu_latch ; Rise       ; U8|alu_result_latch[6]|clk          ;
; 0.622  ; 0.622        ; 0.000          ; High Pulse Width ; statectrl:U14|enalu_latch ; Rise       ; U8|alu_result_latch[4]|clk          ;
; 0.628  ; 0.628        ; 0.000          ; High Pulse Width ; statectrl:U14|enalu_latch ; Rise       ; U8|alu_result_latch[7]|clk          ;
; 0.631  ; 0.631        ; 0.000          ; Low Pulse Width  ; statectrl:U14|enalu_latch ; Fall       ; dbufferb:U10|data_latch[4]          ;
; 0.631  ; 0.631        ; 0.000          ; Low Pulse Width  ; statectrl:U14|enalu_latch ; Fall       ; dbufferb:U10|data_latch[5]          ;
; 0.631  ; 0.631        ; 0.000          ; Low Pulse Width  ; statectrl:U14|enalu_latch ; Fall       ; dbufferb:U10|data_latch[7]          ;
; 0.632  ; 0.632        ; 0.000          ; Low Pulse Width  ; statectrl:U14|enalu_latch ; Fall       ; dbufferb:U10|data_latch[0]          ;
; 0.633  ; 0.633        ; 0.000          ; Low Pulse Width  ; statectrl:U14|enalu_latch ; Fall       ; dbufferb:U10|data_latch[1]          ;
; 0.633  ; 0.633        ; 0.000          ; Low Pulse Width  ; statectrl:U14|enalu_latch ; Fall       ; dbufferb:U10|data_latch[3]          ;
; 0.635  ; 0.635        ; 0.000          ; High Pulse Width ; statectrl:U14|enalu_latch ; Rise       ; U10|data_latch[4]|datad             ;
; 0.635  ; 0.635        ; 0.000          ; High Pulse Width ; statectrl:U14|enalu_latch ; Rise       ; U10|data_latch[5]|datad             ;
; 0.635  ; 0.635        ; 0.000          ; High Pulse Width ; statectrl:U14|enalu_latch ; Rise       ; U10|data_latch[7]|datad             ;
; 0.636  ; 0.636        ; 0.000          ; High Pulse Width ; statectrl:U14|enalu_latch ; Rise       ; U10|data_latch[0]|datad             ;
; 0.636  ; 0.636        ; 0.000          ; Low Pulse Width  ; statectrl:U14|enalu_latch ; Fall       ; dbufferb:U10|data_latch[6]          ;
; 0.637  ; 0.637        ; 0.000          ; High Pulse Width ; statectrl:U14|enalu_latch ; Rise       ; U10|data_latch[1]|datad             ;
; 0.637  ; 0.637        ; 0.000          ; High Pulse Width ; statectrl:U14|enalu_latch ; Rise       ; U10|data_latch[3]|datad             ;
; 0.641  ; 0.641        ; 0.000          ; Low Pulse Width  ; statectrl:U14|enalu_latch ; Fall       ; dbufferb:U10|data_latch[2]          ;
; 0.646  ; 0.646        ; 0.000          ; High Pulse Width ; statectrl:U14|enalu_latch ; Rise       ; U10|data_latch[6]|datab             ;
; 0.649  ; 0.649        ; 0.000          ; High Pulse Width ; statectrl:U14|enalu_latch ; Rise       ; U10|data_latch[2]|dataa             ;
; 0.690  ; 0.690        ; 0.000          ; Low Pulse Width  ; statectrl:U14|enalu_latch ; Fall       ; alu:U8|zero_flag_latch              ;
; 0.694  ; 0.694        ; 0.000          ; High Pulse Width ; statectrl:U14|enalu_latch ; Rise       ; U8|zero_flag_latch|datad            ;
+--------+--------------+----------------+------------------+---------------------------+------------+-------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'statectrl:U14|nextn_latch'                                                     ;
+--------+--------------+----------------+------------------+---------------------------+------------+----------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                     ; Clock Edge ; Target               ;
+--------+--------------+----------------+------------------+---------------------------+------------+----------------------+
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; statectrl:U14|nextn_latch ; Rise       ; pc:U7|addr_latch[0]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; statectrl:U14|nextn_latch ; Rise       ; pc:U7|addr_latch[1]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; statectrl:U14|nextn_latch ; Rise       ; pc:U7|addr_latch[2]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; statectrl:U14|nextn_latch ; Rise       ; pc:U7|addr_latch[3]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; statectrl:U14|nextn_latch ; Rise       ; pc:U7|addr_latch[4]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; statectrl:U14|nextn_latch ; Rise       ; pc:U7|addr_latch[5]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; statectrl:U14|nextn_latch ; Rise       ; pc:U7|addr_latch[6]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; statectrl:U14|nextn_latch ; Rise       ; pc:U7|addr_latch[7]  ;
; 0.229  ; 0.413        ; 0.184          ; Low Pulse Width  ; statectrl:U14|nextn_latch ; Rise       ; pc:U7|addr_latch[0]  ;
; 0.229  ; 0.413        ; 0.184          ; Low Pulse Width  ; statectrl:U14|nextn_latch ; Rise       ; pc:U7|addr_latch[1]  ;
; 0.229  ; 0.413        ; 0.184          ; Low Pulse Width  ; statectrl:U14|nextn_latch ; Rise       ; pc:U7|addr_latch[2]  ;
; 0.229  ; 0.413        ; 0.184          ; Low Pulse Width  ; statectrl:U14|nextn_latch ; Rise       ; pc:U7|addr_latch[3]  ;
; 0.229  ; 0.413        ; 0.184          ; Low Pulse Width  ; statectrl:U14|nextn_latch ; Rise       ; pc:U7|addr_latch[4]  ;
; 0.229  ; 0.413        ; 0.184          ; Low Pulse Width  ; statectrl:U14|nextn_latch ; Rise       ; pc:U7|addr_latch[5]  ;
; 0.229  ; 0.413        ; 0.184          ; Low Pulse Width  ; statectrl:U14|nextn_latch ; Rise       ; pc:U7|addr_latch[6]  ;
; 0.229  ; 0.413        ; 0.184          ; Low Pulse Width  ; statectrl:U14|nextn_latch ; Rise       ; pc:U7|addr_latch[7]  ;
; 0.365  ; 0.581        ; 0.216          ; High Pulse Width ; statectrl:U14|nextn_latch ; Rise       ; pc:U7|addr_latch[0]  ;
; 0.365  ; 0.581        ; 0.216          ; High Pulse Width ; statectrl:U14|nextn_latch ; Rise       ; pc:U7|addr_latch[1]  ;
; 0.365  ; 0.581        ; 0.216          ; High Pulse Width ; statectrl:U14|nextn_latch ; Rise       ; pc:U7|addr_latch[2]  ;
; 0.365  ; 0.581        ; 0.216          ; High Pulse Width ; statectrl:U14|nextn_latch ; Rise       ; pc:U7|addr_latch[3]  ;
; 0.365  ; 0.581        ; 0.216          ; High Pulse Width ; statectrl:U14|nextn_latch ; Rise       ; pc:U7|addr_latch[4]  ;
; 0.365  ; 0.581        ; 0.216          ; High Pulse Width ; statectrl:U14|nextn_latch ; Rise       ; pc:U7|addr_latch[5]  ;
; 0.365  ; 0.581        ; 0.216          ; High Pulse Width ; statectrl:U14|nextn_latch ; Rise       ; pc:U7|addr_latch[6]  ;
; 0.365  ; 0.581        ; 0.216          ; High Pulse Width ; statectrl:U14|nextn_latch ; Rise       ; pc:U7|addr_latch[7]  ;
; 0.409  ; 0.409        ; 0.000          ; Low Pulse Width  ; statectrl:U14|nextn_latch ; Rise       ; U7|addr_latch[0]|clk ;
; 0.409  ; 0.409        ; 0.000          ; Low Pulse Width  ; statectrl:U14|nextn_latch ; Rise       ; U7|addr_latch[1]|clk ;
; 0.409  ; 0.409        ; 0.000          ; Low Pulse Width  ; statectrl:U14|nextn_latch ; Rise       ; U7|addr_latch[2]|clk ;
; 0.409  ; 0.409        ; 0.000          ; Low Pulse Width  ; statectrl:U14|nextn_latch ; Rise       ; U7|addr_latch[3]|clk ;
; 0.409  ; 0.409        ; 0.000          ; Low Pulse Width  ; statectrl:U14|nextn_latch ; Rise       ; U7|addr_latch[4]|clk ;
; 0.409  ; 0.409        ; 0.000          ; Low Pulse Width  ; statectrl:U14|nextn_latch ; Rise       ; U7|addr_latch[5]|clk ;
; 0.409  ; 0.409        ; 0.000          ; Low Pulse Width  ; statectrl:U14|nextn_latch ; Rise       ; U7|addr_latch[6]|clk ;
; 0.409  ; 0.409        ; 0.000          ; Low Pulse Width  ; statectrl:U14|nextn_latch ; Rise       ; U7|addr_latch[7]|clk ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; statectrl:U14|nextn_latch ; Rise       ; U14|nextn_latch|q    ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; statectrl:U14|nextn_latch ; Rise       ; U14|nextn_latch|q    ;
; 0.587  ; 0.587        ; 0.000          ; High Pulse Width ; statectrl:U14|nextn_latch ; Rise       ; U7|addr_latch[0]|clk ;
; 0.587  ; 0.587        ; 0.000          ; High Pulse Width ; statectrl:U14|nextn_latch ; Rise       ; U7|addr_latch[1]|clk ;
; 0.587  ; 0.587        ; 0.000          ; High Pulse Width ; statectrl:U14|nextn_latch ; Rise       ; U7|addr_latch[2]|clk ;
; 0.587  ; 0.587        ; 0.000          ; High Pulse Width ; statectrl:U14|nextn_latch ; Rise       ; U7|addr_latch[3]|clk ;
; 0.587  ; 0.587        ; 0.000          ; High Pulse Width ; statectrl:U14|nextn_latch ; Rise       ; U7|addr_latch[4]|clk ;
; 0.587  ; 0.587        ; 0.000          ; High Pulse Width ; statectrl:U14|nextn_latch ; Rise       ; U7|addr_latch[5]|clk ;
; 0.587  ; 0.587        ; 0.000          ; High Pulse Width ; statectrl:U14|nextn_latch ; Rise       ; U7|addr_latch[6]|clk ;
; 0.587  ; 0.587        ; 0.000          ; High Pulse Width ; statectrl:U14|nextn_latch ; Rise       ; U7|addr_latch[7]|clk ;
+--------+--------------+----------------+------------------+---------------------------+------------+----------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'statectrl:U14|ramin_latch'                                                                           ;
+--------+--------------+----------------+------------------+---------------------------+------------+--------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                     ; Clock Edge ; Target                                     ;
+--------+--------------+----------------+------------------+---------------------------+------------+--------------------------------------------+
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; statectrl:U14|ramin_latch ; Rise       ; ram_new:U3|ram_ctrl:inst1|address_latch[0] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; statectrl:U14|ramin_latch ; Rise       ; ram_new:U3|ram_ctrl:inst1|address_latch[1] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; statectrl:U14|ramin_latch ; Rise       ; ram_new:U3|ram_ctrl:inst1|address_latch[2] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; statectrl:U14|ramin_latch ; Rise       ; ram_new:U3|ram_ctrl:inst1|address_latch[3] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; statectrl:U14|ramin_latch ; Rise       ; ram_new:U3|ram_ctrl:inst1|address_latch[4] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; statectrl:U14|ramin_latch ; Rise       ; ram_new:U3|ram_ctrl:inst1|address_latch[5] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; statectrl:U14|ramin_latch ; Rise       ; ram_new:U3|ram_ctrl:inst1|address_latch[6] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; statectrl:U14|ramin_latch ; Rise       ; ram_new:U3|ram_ctrl:inst1|address_latch[7] ;
; 0.207  ; 0.391        ; 0.184          ; Low Pulse Width  ; statectrl:U14|ramin_latch ; Rise       ; ram_new:U3|ram_ctrl:inst1|address_latch[5] ;
; 0.229  ; 0.413        ; 0.184          ; Low Pulse Width  ; statectrl:U14|ramin_latch ; Rise       ; ram_new:U3|ram_ctrl:inst1|address_latch[3] ;
; 0.229  ; 0.413        ; 0.184          ; Low Pulse Width  ; statectrl:U14|ramin_latch ; Rise       ; ram_new:U3|ram_ctrl:inst1|address_latch[4] ;
; 0.234  ; 0.418        ; 0.184          ; Low Pulse Width  ; statectrl:U14|ramin_latch ; Rise       ; ram_new:U3|ram_ctrl:inst1|address_latch[1] ;
; 0.235  ; 0.419        ; 0.184          ; Low Pulse Width  ; statectrl:U14|ramin_latch ; Rise       ; ram_new:U3|ram_ctrl:inst1|address_latch[0] ;
; 0.235  ; 0.419        ; 0.184          ; Low Pulse Width  ; statectrl:U14|ramin_latch ; Rise       ; ram_new:U3|ram_ctrl:inst1|address_latch[2] ;
; 0.235  ; 0.419        ; 0.184          ; Low Pulse Width  ; statectrl:U14|ramin_latch ; Rise       ; ram_new:U3|ram_ctrl:inst1|address_latch[6] ;
; 0.235  ; 0.419        ; 0.184          ; Low Pulse Width  ; statectrl:U14|ramin_latch ; Rise       ; ram_new:U3|ram_ctrl:inst1|address_latch[7] ;
; 0.360  ; 0.576        ; 0.216          ; High Pulse Width ; statectrl:U14|ramin_latch ; Rise       ; ram_new:U3|ram_ctrl:inst1|address_latch[0] ;
; 0.360  ; 0.576        ; 0.216          ; High Pulse Width ; statectrl:U14|ramin_latch ; Rise       ; ram_new:U3|ram_ctrl:inst1|address_latch[1] ;
; 0.360  ; 0.576        ; 0.216          ; High Pulse Width ; statectrl:U14|ramin_latch ; Rise       ; ram_new:U3|ram_ctrl:inst1|address_latch[2] ;
; 0.360  ; 0.576        ; 0.216          ; High Pulse Width ; statectrl:U14|ramin_latch ; Rise       ; ram_new:U3|ram_ctrl:inst1|address_latch[6] ;
; 0.360  ; 0.576        ; 0.216          ; High Pulse Width ; statectrl:U14|ramin_latch ; Rise       ; ram_new:U3|ram_ctrl:inst1|address_latch[7] ;
; 0.365  ; 0.581        ; 0.216          ; High Pulse Width ; statectrl:U14|ramin_latch ; Rise       ; ram_new:U3|ram_ctrl:inst1|address_latch[3] ;
; 0.366  ; 0.582        ; 0.216          ; High Pulse Width ; statectrl:U14|ramin_latch ; Rise       ; ram_new:U3|ram_ctrl:inst1|address_latch[4] ;
; 0.387  ; 0.387        ; 0.000          ; Low Pulse Width  ; statectrl:U14|ramin_latch ; Rise       ; U3|inst1|address_latch[5]|clk              ;
; 0.387  ; 0.603        ; 0.216          ; High Pulse Width ; statectrl:U14|ramin_latch ; Rise       ; ram_new:U3|ram_ctrl:inst1|address_latch[5] ;
; 0.409  ; 0.409        ; 0.000          ; Low Pulse Width  ; statectrl:U14|ramin_latch ; Rise       ; U3|inst1|address_latch[3]|clk              ;
; 0.409  ; 0.409        ; 0.000          ; Low Pulse Width  ; statectrl:U14|ramin_latch ; Rise       ; U3|inst1|address_latch[4]|clk              ;
; 0.414  ; 0.414        ; 0.000          ; Low Pulse Width  ; statectrl:U14|ramin_latch ; Rise       ; U3|inst1|address_latch[1]|clk              ;
; 0.415  ; 0.415        ; 0.000          ; Low Pulse Width  ; statectrl:U14|ramin_latch ; Rise       ; U3|inst1|address_latch[0]|clk              ;
; 0.415  ; 0.415        ; 0.000          ; Low Pulse Width  ; statectrl:U14|ramin_latch ; Rise       ; U3|inst1|address_latch[2]|clk              ;
; 0.415  ; 0.415        ; 0.000          ; Low Pulse Width  ; statectrl:U14|ramin_latch ; Rise       ; U3|inst1|address_latch[6]|clk              ;
; 0.415  ; 0.415        ; 0.000          ; Low Pulse Width  ; statectrl:U14|ramin_latch ; Rise       ; U3|inst1|address_latch[7]|clk              ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; statectrl:U14|ramin_latch ; Rise       ; U14|ramin_latch|q                          ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; statectrl:U14|ramin_latch ; Rise       ; U14|ramin_latch|q                          ;
; 0.582  ; 0.582        ; 0.000          ; High Pulse Width ; statectrl:U14|ramin_latch ; Rise       ; U3|inst1|address_latch[0]|clk              ;
; 0.582  ; 0.582        ; 0.000          ; High Pulse Width ; statectrl:U14|ramin_latch ; Rise       ; U3|inst1|address_latch[1]|clk              ;
; 0.582  ; 0.582        ; 0.000          ; High Pulse Width ; statectrl:U14|ramin_latch ; Rise       ; U3|inst1|address_latch[2]|clk              ;
; 0.582  ; 0.582        ; 0.000          ; High Pulse Width ; statectrl:U14|ramin_latch ; Rise       ; U3|inst1|address_latch[6]|clk              ;
; 0.582  ; 0.582        ; 0.000          ; High Pulse Width ; statectrl:U14|ramin_latch ; Rise       ; U3|inst1|address_latch[7]|clk              ;
; 0.587  ; 0.587        ; 0.000          ; High Pulse Width ; statectrl:U14|ramin_latch ; Rise       ; U3|inst1|address_latch[3]|clk              ;
; 0.588  ; 0.588        ; 0.000          ; High Pulse Width ; statectrl:U14|ramin_latch ; Rise       ; U3|inst1|address_latch[4]|clk              ;
; 0.609  ; 0.609        ; 0.000          ; High Pulse Width ; statectrl:U14|ramin_latch ; Rise       ; U3|inst1|address_latch[5]|clk              ;
+--------+--------------+----------------+------------------+---------------------------+------------+--------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'statectrl:U14|ramrd_latch'                                                                                                                                  ;
+--------+--------------+----------------+------------------+---------------------------+------------+---------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                     ; Clock Edge ; Target                                                                                            ;
+--------+--------------+----------------+------------------+---------------------------+------------+---------------------------------------------------------------------------------------------------+
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; statectrl:U14|ramrd_latch ; Rise       ; ram_new:U3|ram_new_ram:inst|altsyncram:altsyncram_component|altsyncram_2kn3:auto_generated|q_a[0] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; statectrl:U14|ramrd_latch ; Rise       ; ram_new:U3|ram_new_ram:inst|altsyncram:altsyncram_component|altsyncram_2kn3:auto_generated|q_a[1] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; statectrl:U14|ramrd_latch ; Rise       ; ram_new:U3|ram_new_ram:inst|altsyncram:altsyncram_component|altsyncram_2kn3:auto_generated|q_a[2] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; statectrl:U14|ramrd_latch ; Rise       ; ram_new:U3|ram_new_ram:inst|altsyncram:altsyncram_component|altsyncram_2kn3:auto_generated|q_a[3] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; statectrl:U14|ramrd_latch ; Rise       ; ram_new:U3|ram_new_ram:inst|altsyncram:altsyncram_component|altsyncram_2kn3:auto_generated|q_a[4] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; statectrl:U14|ramrd_latch ; Rise       ; ram_new:U3|ram_new_ram:inst|altsyncram:altsyncram_component|altsyncram_2kn3:auto_generated|q_a[5] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; statectrl:U14|ramrd_latch ; Rise       ; ram_new:U3|ram_new_ram:inst|altsyncram:altsyncram_component|altsyncram_2kn3:auto_generated|q_a[6] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; statectrl:U14|ramrd_latch ; Rise       ; ram_new:U3|ram_new_ram:inst|altsyncram:altsyncram_component|altsyncram_2kn3:auto_generated|q_a[7] ;
; 0.193  ; 0.423        ; 0.230          ; Low Pulse Width  ; statectrl:U14|ramrd_latch ; Rise       ; ram_new:U3|ram_new_ram:inst|altsyncram:altsyncram_component|altsyncram_2kn3:auto_generated|q_a[0] ;
; 0.193  ; 0.423        ; 0.230          ; Low Pulse Width  ; statectrl:U14|ramrd_latch ; Rise       ; ram_new:U3|ram_new_ram:inst|altsyncram:altsyncram_component|altsyncram_2kn3:auto_generated|q_a[1] ;
; 0.193  ; 0.423        ; 0.230          ; Low Pulse Width  ; statectrl:U14|ramrd_latch ; Rise       ; ram_new:U3|ram_new_ram:inst|altsyncram:altsyncram_component|altsyncram_2kn3:auto_generated|q_a[2] ;
; 0.193  ; 0.423        ; 0.230          ; Low Pulse Width  ; statectrl:U14|ramrd_latch ; Rise       ; ram_new:U3|ram_new_ram:inst|altsyncram:altsyncram_component|altsyncram_2kn3:auto_generated|q_a[3] ;
; 0.193  ; 0.423        ; 0.230          ; Low Pulse Width  ; statectrl:U14|ramrd_latch ; Rise       ; ram_new:U3|ram_new_ram:inst|altsyncram:altsyncram_component|altsyncram_2kn3:auto_generated|q_a[4] ;
; 0.193  ; 0.423        ; 0.230          ; Low Pulse Width  ; statectrl:U14|ramrd_latch ; Rise       ; ram_new:U3|ram_new_ram:inst|altsyncram:altsyncram_component|altsyncram_2kn3:auto_generated|q_a[5] ;
; 0.193  ; 0.423        ; 0.230          ; Low Pulse Width  ; statectrl:U14|ramrd_latch ; Rise       ; ram_new:U3|ram_new_ram:inst|altsyncram:altsyncram_component|altsyncram_2kn3:auto_generated|q_a[6] ;
; 0.193  ; 0.423        ; 0.230          ; Low Pulse Width  ; statectrl:U14|ramrd_latch ; Rise       ; ram_new:U3|ram_new_ram:inst|altsyncram:altsyncram_component|altsyncram_2kn3:auto_generated|q_a[7] ;
; 0.340  ; 0.570        ; 0.230          ; High Pulse Width ; statectrl:U14|ramrd_latch ; Rise       ; ram_new:U3|ram_new_ram:inst|altsyncram:altsyncram_component|altsyncram_2kn3:auto_generated|q_a[0] ;
; 0.340  ; 0.570        ; 0.230          ; High Pulse Width ; statectrl:U14|ramrd_latch ; Rise       ; ram_new:U3|ram_new_ram:inst|altsyncram:altsyncram_component|altsyncram_2kn3:auto_generated|q_a[1] ;
; 0.340  ; 0.570        ; 0.230          ; High Pulse Width ; statectrl:U14|ramrd_latch ; Rise       ; ram_new:U3|ram_new_ram:inst|altsyncram:altsyncram_component|altsyncram_2kn3:auto_generated|q_a[2] ;
; 0.340  ; 0.570        ; 0.230          ; High Pulse Width ; statectrl:U14|ramrd_latch ; Rise       ; ram_new:U3|ram_new_ram:inst|altsyncram:altsyncram_component|altsyncram_2kn3:auto_generated|q_a[3] ;
; 0.340  ; 0.570        ; 0.230          ; High Pulse Width ; statectrl:U14|ramrd_latch ; Rise       ; ram_new:U3|ram_new_ram:inst|altsyncram:altsyncram_component|altsyncram_2kn3:auto_generated|q_a[4] ;
; 0.340  ; 0.570        ; 0.230          ; High Pulse Width ; statectrl:U14|ramrd_latch ; Rise       ; ram_new:U3|ram_new_ram:inst|altsyncram:altsyncram_component|altsyncram_2kn3:auto_generated|q_a[5] ;
; 0.340  ; 0.570        ; 0.230          ; High Pulse Width ; statectrl:U14|ramrd_latch ; Rise       ; ram_new:U3|ram_new_ram:inst|altsyncram:altsyncram_component|altsyncram_2kn3:auto_generated|q_a[6] ;
; 0.340  ; 0.570        ; 0.230          ; High Pulse Width ; statectrl:U14|ramrd_latch ; Rise       ; ram_new:U3|ram_new_ram:inst|altsyncram:altsyncram_component|altsyncram_2kn3:auto_generated|q_a[7] ;
; 0.434  ; 0.434        ; 0.000          ; Low Pulse Width  ; statectrl:U14|ramrd_latch ; Rise       ; U3|inst|altsyncram_component|auto_generated|ram_block1a0|clk1                                     ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; statectrl:U14|ramrd_latch ; Rise       ; U14|ramrd_latch|q                                                                                 ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; statectrl:U14|ramrd_latch ; Rise       ; U14|ramrd_latch|q                                                                                 ;
; 0.564  ; 0.564        ; 0.000          ; High Pulse Width ; statectrl:U14|ramrd_latch ; Rise       ; U3|inst|altsyncram_component|auto_generated|ram_block1a0|clk1                                     ;
+--------+--------------+----------------+------------------+---------------------------+------------+---------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'statectrl:U14|ramwt_latch'                                                                                                                                                           ;
+--------+--------------+----------------+------------------+---------------------------+------------+----------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                     ; Clock Edge ; Target                                                                                                                     ;
+--------+--------------+----------------+------------------+---------------------------+------------+----------------------------------------------------------------------------------------------------------------------------+
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; statectrl:U14|ramwt_latch ; Rise       ; ram_new:U3|ram_new_ram:inst|altsyncram:altsyncram_component|altsyncram_2kn3:auto_generated|ram_block1a0~porta_address_reg0 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; statectrl:U14|ramwt_latch ; Rise       ; ram_new:U3|ram_new_ram:inst|altsyncram:altsyncram_component|altsyncram_2kn3:auto_generated|ram_block1a0~porta_datain_reg0  ;
; 0.205  ; 0.435        ; 0.230          ; Low Pulse Width  ; statectrl:U14|ramwt_latch ; Rise       ; ram_new:U3|ram_new_ram:inst|altsyncram:altsyncram_component|altsyncram_2kn3:auto_generated|ram_block1a0~porta_address_reg0 ;
; 0.207  ; 0.437        ; 0.230          ; Low Pulse Width  ; statectrl:U14|ramwt_latch ; Rise       ; ram_new:U3|ram_new_ram:inst|altsyncram:altsyncram_component|altsyncram_2kn3:auto_generated|ram_block1a0~porta_datain_reg0  ;
; 0.333  ; 0.563        ; 0.230          ; High Pulse Width ; statectrl:U14|ramwt_latch ; Rise       ; ram_new:U3|ram_new_ram:inst|altsyncram:altsyncram_component|altsyncram_2kn3:auto_generated|ram_block1a0~porta_address_reg0 ;
; 0.333  ; 0.563        ; 0.230          ; High Pulse Width ; statectrl:U14|ramwt_latch ; Rise       ; ram_new:U3|ram_new_ram:inst|altsyncram:altsyncram_component|altsyncram_2kn3:auto_generated|ram_block1a0~porta_datain_reg0  ;
; 0.447  ; 0.447        ; 0.000          ; Low Pulse Width  ; statectrl:U14|ramwt_latch ; Rise       ; U3|inst|altsyncram_component|auto_generated|ram_block1a0|clk0                                                              ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; statectrl:U14|ramwt_latch ; Rise       ; U14|ramwt_latch|q                                                                                                          ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; statectrl:U14|ramwt_latch ; Rise       ; U14|ramwt_latch|q                                                                                                          ;
; 0.551  ; 0.551        ; 0.000          ; High Pulse Width ; statectrl:U14|ramwt_latch ; Rise       ; U3|inst|altsyncram_component|auto_generated|ram_block1a0|clk0                                                              ;
+--------+--------------+----------------+------------------+---------------------------+------------+----------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'statectrl:U14|enled_latch'                                                                                                                                     ;
+--------+--------------+----------------+------------------+---------------------------+------------+------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                     ; Clock Edge ; Target                                                                                               ;
+--------+--------------+----------------+------------------+---------------------------+------------+------------------------------------------------------------------------------------------------------+
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; statectrl:U14|enled_latch ; Rise       ; led_encoder:U13|altsyncram:Ram0_rtl_0|altsyncram_r771:auto_generated|ram_block1a0~porta_address_reg0 ;
; 0.153  ; 0.383        ; 0.230          ; Low Pulse Width  ; statectrl:U14|enled_latch ; Rise       ; led_encoder:U13|altsyncram:Ram0_rtl_0|altsyncram_r771:auto_generated|ram_block1a0~porta_address_reg0 ;
; 0.386  ; 0.616        ; 0.230          ; High Pulse Width ; statectrl:U14|enled_latch ; Rise       ; led_encoder:U13|altsyncram:Ram0_rtl_0|altsyncram_r771:auto_generated|ram_block1a0~porta_address_reg0 ;
; 0.394  ; 0.394        ; 0.000          ; Low Pulse Width  ; statectrl:U14|enled_latch ; Rise       ; U13|Ram0_rtl_0|auto_generated|ram_block1a0|clk0                                                      ;
; 0.417  ; 0.417        ; 0.000          ; Low Pulse Width  ; statectrl:U14|enled_latch ; Rise       ; U14|enled_latch~clkctrl|inclk[0]                                                                     ;
; 0.417  ; 0.417        ; 0.000          ; Low Pulse Width  ; statectrl:U14|enled_latch ; Rise       ; U14|enled_latch~clkctrl|outclk                                                                       ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; statectrl:U14|enled_latch ; Rise       ; U14|enled_latch|q                                                                                    ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; statectrl:U14|enled_latch ; Rise       ; U14|enled_latch|q                                                                                    ;
; 0.580  ; 0.580        ; 0.000          ; High Pulse Width ; statectrl:U14|enled_latch ; Rise       ; U14|enled_latch~clkctrl|inclk[0]                                                                     ;
; 0.580  ; 0.580        ; 0.000          ; High Pulse Width ; statectrl:U14|enled_latch ; Rise       ; U14|enled_latch~clkctrl|outclk                                                                       ;
; 0.603  ; 0.603        ; 0.000          ; High Pulse Width ; statectrl:U14|enled_latch ; Rise       ; U13|Ram0_rtl_0|auto_generated|ram_block1a0|clk0                                                      ;
+--------+--------------+----------------+------------------+---------------------------+------------+------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'statectrl:U14|romin_latch'                                                                          ;
+--------+--------------+----------------+------------------+---------------------------+------------+-------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                     ; Clock Edge ; Target                                    ;
+--------+--------------+----------------+------------------+---------------------------+------------+-------------------------------------------+
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; statectrl:U14|romin_latch ; Rise       ; rom_new:U4|monostable_trigger:inst3|pulse ;
; 0.243  ; 0.427        ; 0.184          ; Low Pulse Width  ; statectrl:U14|romin_latch ; Rise       ; rom_new:U4|monostable_trigger:inst3|pulse ;
; 0.352  ; 0.568        ; 0.216          ; High Pulse Width ; statectrl:U14|romin_latch ; Rise       ; rom_new:U4|monostable_trigger:inst3|pulse ;
; 0.423  ; 0.423        ; 0.000          ; Low Pulse Width  ; statectrl:U14|romin_latch ; Rise       ; U4|inst3|pulse|clk                        ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; statectrl:U14|romin_latch ; Rise       ; U14|romin_latch|q                         ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; statectrl:U14|romin_latch ; Rise       ; U14|romin_latch|q                         ;
; 0.574  ; 0.574        ; 0.000          ; High Pulse Width ; statectrl:U14|romin_latch ; Rise       ; U4|inst3|pulse|clk                        ;
+--------+--------------+----------------+------------------+---------------------------+------------+-------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'statectrl:U14|dbfbin_latch'                                                                   ;
+-------+--------------+----------------+------------------+----------------------------+------------+-------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock                      ; Clock Edge ; Target                              ;
+-------+--------------+----------------+------------------+----------------------------+------------+-------------------------------------+
; 0.343 ; 0.343        ; 0.000          ; Low Pulse Width  ; statectrl:U14|dbfbin_latch ; Rise       ; U10|data_latch[2]|dataa             ;
; 0.346 ; 0.346        ; 0.000          ; Low Pulse Width  ; statectrl:U14|dbfbin_latch ; Rise       ; U10|data_latch[6]|datab             ;
; 0.350 ; 0.350        ; 0.000          ; High Pulse Width ; statectrl:U14|dbfbin_latch ; Fall       ; dbufferb:U10|data_latch[2]          ;
; 0.355 ; 0.355        ; 0.000          ; High Pulse Width ; statectrl:U14|dbfbin_latch ; Fall       ; dbufferb:U10|data_latch[6]          ;
; 0.357 ; 0.357        ; 0.000          ; Low Pulse Width  ; statectrl:U14|dbfbin_latch ; Rise       ; U10|data_latch[0]|datad             ;
; 0.357 ; 0.357        ; 0.000          ; Low Pulse Width  ; statectrl:U14|dbfbin_latch ; Rise       ; U10|data_latch[1]|datad             ;
; 0.357 ; 0.357        ; 0.000          ; Low Pulse Width  ; statectrl:U14|dbfbin_latch ; Rise       ; U10|data_latch[3]|datad             ;
; 0.358 ; 0.358        ; 0.000          ; Low Pulse Width  ; statectrl:U14|dbfbin_latch ; Rise       ; U10|data_latch[4]|datad             ;
; 0.358 ; 0.358        ; 0.000          ; Low Pulse Width  ; statectrl:U14|dbfbin_latch ; Rise       ; U10|data_latch[5]|datad             ;
; 0.358 ; 0.358        ; 0.000          ; Low Pulse Width  ; statectrl:U14|dbfbin_latch ; Rise       ; U10|data_latch[7]|datad             ;
; 0.362 ; 0.362        ; 0.000          ; High Pulse Width ; statectrl:U14|dbfbin_latch ; Fall       ; dbufferb:U10|data_latch[0]          ;
; 0.362 ; 0.362        ; 0.000          ; High Pulse Width ; statectrl:U14|dbfbin_latch ; Fall       ; dbufferb:U10|data_latch[1]          ;
; 0.362 ; 0.362        ; 0.000          ; High Pulse Width ; statectrl:U14|dbfbin_latch ; Fall       ; dbufferb:U10|data_latch[3]          ;
; 0.363 ; 0.363        ; 0.000          ; High Pulse Width ; statectrl:U14|dbfbin_latch ; Fall       ; dbufferb:U10|data_latch[4]          ;
; 0.363 ; 0.363        ; 0.000          ; High Pulse Width ; statectrl:U14|dbfbin_latch ; Fall       ; dbufferb:U10|data_latch[5]          ;
; 0.363 ; 0.363        ; 0.000          ; High Pulse Width ; statectrl:U14|dbfbin_latch ; Fall       ; dbufferb:U10|data_latch[7]          ;
; 0.400 ; 0.400        ; 0.000          ; Low Pulse Width  ; statectrl:U14|dbfbin_latch ; Rise       ; U10|data_latch[7]~1clkctrl|inclk[0] ;
; 0.400 ; 0.400        ; 0.000          ; Low Pulse Width  ; statectrl:U14|dbfbin_latch ; Rise       ; U10|data_latch[7]~1clkctrl|outclk   ;
; 0.433 ; 0.433        ; 0.000          ; Low Pulse Width  ; statectrl:U14|dbfbin_latch ; Rise       ; U10|data_latch[7]~1|combout         ;
; 0.436 ; 0.436        ; 0.000          ; Low Pulse Width  ; statectrl:U14|dbfbin_latch ; Rise       ; U10|data_latch[7]~1|datac           ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; statectrl:U14|dbfbin_latch ; Rise       ; U14|dbfbin_latch|q                  ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; statectrl:U14|dbfbin_latch ; Rise       ; U14|dbfbin_latch|q                  ;
; 0.561 ; 0.561        ; 0.000          ; High Pulse Width ; statectrl:U14|dbfbin_latch ; Rise       ; U10|data_latch[7]~1|datac           ;
; 0.564 ; 0.564        ; 0.000          ; High Pulse Width ; statectrl:U14|dbfbin_latch ; Rise       ; U10|data_latch[7]~1|combout         ;
; 0.595 ; 0.595        ; 0.000          ; High Pulse Width ; statectrl:U14|dbfbin_latch ; Rise       ; U10|data_latch[7]~1clkctrl|inclk[0] ;
; 0.595 ; 0.595        ; 0.000          ; High Pulse Width ; statectrl:U14|dbfbin_latch ; Rise       ; U10|data_latch[7]~1clkctrl|outclk   ;
; 0.631 ; 0.631        ; 0.000          ; Low Pulse Width  ; statectrl:U14|dbfbin_latch ; Fall       ; dbufferb:U10|data_latch[4]          ;
; 0.631 ; 0.631        ; 0.000          ; Low Pulse Width  ; statectrl:U14|dbfbin_latch ; Fall       ; dbufferb:U10|data_latch[5]          ;
; 0.631 ; 0.631        ; 0.000          ; Low Pulse Width  ; statectrl:U14|dbfbin_latch ; Fall       ; dbufferb:U10|data_latch[7]          ;
; 0.632 ; 0.632        ; 0.000          ; Low Pulse Width  ; statectrl:U14|dbfbin_latch ; Fall       ; dbufferb:U10|data_latch[0]          ;
; 0.633 ; 0.633        ; 0.000          ; Low Pulse Width  ; statectrl:U14|dbfbin_latch ; Fall       ; dbufferb:U10|data_latch[1]          ;
; 0.633 ; 0.633        ; 0.000          ; Low Pulse Width  ; statectrl:U14|dbfbin_latch ; Fall       ; dbufferb:U10|data_latch[3]          ;
; 0.635 ; 0.635        ; 0.000          ; High Pulse Width ; statectrl:U14|dbfbin_latch ; Rise       ; U10|data_latch[4]|datad             ;
; 0.635 ; 0.635        ; 0.000          ; High Pulse Width ; statectrl:U14|dbfbin_latch ; Rise       ; U10|data_latch[5]|datad             ;
; 0.635 ; 0.635        ; 0.000          ; High Pulse Width ; statectrl:U14|dbfbin_latch ; Rise       ; U10|data_latch[7]|datad             ;
; 0.636 ; 0.636        ; 0.000          ; High Pulse Width ; statectrl:U14|dbfbin_latch ; Rise       ; U10|data_latch[0]|datad             ;
; 0.636 ; 0.636        ; 0.000          ; Low Pulse Width  ; statectrl:U14|dbfbin_latch ; Fall       ; dbufferb:U10|data_latch[6]          ;
; 0.637 ; 0.637        ; 0.000          ; High Pulse Width ; statectrl:U14|dbfbin_latch ; Rise       ; U10|data_latch[1]|datad             ;
; 0.637 ; 0.637        ; 0.000          ; High Pulse Width ; statectrl:U14|dbfbin_latch ; Rise       ; U10|data_latch[3]|datad             ;
; 0.641 ; 0.641        ; 0.000          ; Low Pulse Width  ; statectrl:U14|dbfbin_latch ; Fall       ; dbufferb:U10|data_latch[2]          ;
; 0.646 ; 0.646        ; 0.000          ; High Pulse Width ; statectrl:U14|dbfbin_latch ; Rise       ; U10|data_latch[6]|datab             ;
; 0.649 ; 0.649        ; 0.000          ; High Pulse Width ; statectrl:U14|dbfbin_latch ; Rise       ; U10|data_latch[2]|dataa             ;
+-------+--------------+----------------+------------------+----------------------------+------------+-------------------------------------+


+------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                    ;
+-----------+------------------------+-------+-------+------------+------------------------+
; Data Port ; Clock Port             ; Rise  ; Fall  ; Clock Edge ; Clock Reference        ;
+-----------+------------------------+-------+-------+------------+------------------------+
; dig[*]    ; clk_divider:U1|clk_led ; 4.156 ; 3.968 ; Rise       ; clk_divider:U1|clk_led ;
;  dig[0]   ; clk_divider:U1|clk_led ; 3.770 ; 3.636 ; Rise       ; clk_divider:U1|clk_led ;
;  dig[1]   ; clk_divider:U1|clk_led ; 3.634 ; 3.494 ; Rise       ; clk_divider:U1|clk_led ;
;  dig[2]   ; clk_divider:U1|clk_led ; 3.769 ; 3.610 ; Rise       ; clk_divider:U1|clk_led ;
;  dig[3]   ; clk_divider:U1|clk_led ; 3.981 ; 3.839 ; Rise       ; clk_divider:U1|clk_led ;
;  dig[4]   ; clk_divider:U1|clk_led ; 3.877 ; 3.736 ; Rise       ; clk_divider:U1|clk_led ;
;  dig[5]   ; clk_divider:U1|clk_led ; 4.156 ; 3.968 ; Rise       ; clk_divider:U1|clk_led ;
;  dig[6]   ; clk_divider:U1|clk_led ; 4.032 ; 3.859 ; Rise       ; clk_divider:U1|clk_led ;
;  dig[7]   ; clk_divider:U1|clk_led ; 4.149 ; 3.939 ; Rise       ; clk_divider:U1|clk_led ;
; sel[*]    ; clk_divider:U1|clk_led ; 4.532 ; 4.714 ; Rise       ; clk_divider:U1|clk_led ;
;  sel[0]   ; clk_divider:U1|clk_led ; 4.132 ; 4.354 ; Rise       ; clk_divider:U1|clk_led ;
;  sel[1]   ; clk_divider:U1|clk_led ; 4.532 ; 4.714 ; Rise       ; clk_divider:U1|clk_led ;
;  sel[2]   ; clk_divider:U1|clk_led ; 3.729 ; 3.869 ; Rise       ; clk_divider:U1|clk_led ;
+-----------+------------------------+-------+-------+------------+------------------------+


+------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                            ;
+-----------+------------------------+-------+-------+------------+------------------------+
; Data Port ; Clock Port             ; Rise  ; Fall  ; Clock Edge ; Clock Reference        ;
+-----------+------------------------+-------+-------+------------+------------------------+
; dig[*]    ; clk_divider:U1|clk_led ; 3.507 ; 3.372 ; Rise       ; clk_divider:U1|clk_led ;
;  dig[0]   ; clk_divider:U1|clk_led ; 3.633 ; 3.504 ; Rise       ; clk_divider:U1|clk_led ;
;  dig[1]   ; clk_divider:U1|clk_led ; 3.507 ; 3.372 ; Rise       ; clk_divider:U1|clk_led ;
;  dig[2]   ; clk_divider:U1|clk_led ; 3.637 ; 3.483 ; Rise       ; clk_divider:U1|clk_led ;
;  dig[3]   ; clk_divider:U1|clk_led ; 3.836 ; 3.700 ; Rise       ; clk_divider:U1|clk_led ;
;  dig[4]   ; clk_divider:U1|clk_led ; 3.738 ; 3.601 ; Rise       ; clk_divider:U1|clk_led ;
;  dig[5]   ; clk_divider:U1|clk_led ; 4.003 ; 3.822 ; Rise       ; clk_divider:U1|clk_led ;
;  dig[6]   ; clk_divider:U1|clk_led ; 3.889 ; 3.722 ; Rise       ; clk_divider:U1|clk_led ;
;  dig[7]   ; clk_divider:U1|clk_led ; 4.002 ; 3.799 ; Rise       ; clk_divider:U1|clk_led ;
; sel[*]    ; clk_divider:U1|clk_led ; 3.593 ; 3.727 ; Rise       ; clk_divider:U1|clk_led ;
;  sel[0]   ; clk_divider:U1|clk_led ; 3.980 ; 4.193 ; Rise       ; clk_divider:U1|clk_led ;
;  sel[1]   ; clk_divider:U1|clk_led ; 4.401 ; 4.578 ; Rise       ; clk_divider:U1|clk_led ;
;  sel[2]   ; clk_divider:U1|clk_led ; 3.593 ; 3.727 ; Rise       ; clk_divider:U1|clk_led ;
+-----------+------------------------+-------+-------+------------+------------------------+


----------------------------------------------
; Fast 1200mV 0C Model Metastability Summary ;
----------------------------------------------
No synchronizer chains to report.


+-----------------------------------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                                                       ;
+--------------------------------------------+----------+--------+----------+---------+---------------------+
; Clock                                      ; Setup    ; Hold   ; Recovery ; Removal ; Minimum Pulse Width ;
+--------------------------------------------+----------+--------+----------+---------+---------------------+
; Worst-case Slack                           ; -16.331  ; -2.162 ; -1.881   ; 0.361   ; -3.201              ;
;  clk_divider:U1|clk_led                    ; -6.154   ; 0.328  ; N/A      ; N/A     ; -1.487              ;
;  clk_divider:U1|clk_out                    ; -4.941   ; -2.162 ; N/A      ; N/A     ; -1.487              ;
;  clk_input                                 ; -2.043   ; 0.186  ; -0.824   ; 0.361   ; -3.000              ;
;  ir:U5|instruction[10]                     ; -5.446   ; -0.710 ; N/A      ; N/A     ; -1.487              ;
;  rom_new:U4|monostable_trigger:inst3|pulse ; -5.534   ; -0.024 ; N/A      ; N/A     ; -3.201              ;
;  statectrl:U14|dbfbin_latch                ; -7.436   ; -0.028 ; N/A      ; N/A     ; 0.102               ;
;  statectrl:U14|enalu_latch                 ; -16.331  ; 0.027  ; N/A      ; N/A     ; -1.487              ;
;  statectrl:U14|enirin_latch                ; -7.688   ; 0.208  ; N/A      ; N/A     ; -1.487              ;
;  statectrl:U14|enled_latch                 ; -5.916   ; 0.123  ; N/A      ; N/A     ; -3.201              ;
;  statectrl:U14|nextn_latch                 ; -1.877   ; 0.219  ; N/A      ; N/A     ; -1.487              ;
;  statectrl:U14|ramin_latch                 ; -7.287   ; 0.766  ; N/A      ; N/A     ; -1.487              ;
;  statectrl:U14|ramrd_latch                 ; -2.612   ; 1.046  ; N/A      ; N/A     ; -3.201              ;
;  statectrl:U14|ramwt_latch                 ; -7.084   ; 0.210  ; N/A      ; N/A     ; -3.201              ;
;  statectrl:U14|romin_latch                 ; N/A      ; N/A    ; -1.881   ; 1.065   ; -1.487              ;
; Design-wide TNS                            ; -849.354 ; -9.58  ; -4.353   ; 0.0     ; -373.725            ;
;  clk_divider:U1|clk_led                    ; -50.865  ; 0.000  ; N/A      ; N/A     ; -19.331             ;
;  clk_divider:U1|clk_out                    ; -141.649 ; -2.424 ; N/A      ; N/A     ; -116.016            ;
;  clk_input                                 ; -25.300  ; 0.000  ; -2.472   ; 0.000   ; -37.201             ;
;  ir:U5|instruction[10]                     ; -155.139 ; -7.407 ; N/A      ; N/A     ; -74.703             ;
;  rom_new:U4|monostable_trigger:inst3|pulse ; -26.350  ; -0.024 ; N/A      ; N/A     ; -28.809             ;
;  statectrl:U14|dbfbin_latch                ; -51.024  ; -0.028 ; N/A      ; N/A     ; 0.000               ;
;  statectrl:U14|enalu_latch                 ; -181.924 ; 0.000  ; N/A      ; N/A     ; -11.896             ;
;  statectrl:U14|enirin_latch                ; -113.049 ; 0.000  ; N/A      ; N/A     ; -25.279             ;
;  statectrl:U14|enled_latch                 ; -5.916   ; 0.000  ; N/A      ; N/A     ; -3.201              ;
;  statectrl:U14|nextn_latch                 ; -15.016  ; 0.000  ; N/A      ; N/A     ; -11.896             ;
;  statectrl:U14|ramin_latch                 ; -54.543  ; 0.000  ; N/A      ; N/A     ; -11.896             ;
;  statectrl:U14|ramrd_latch                 ; -20.896  ; 0.000  ; N/A      ; N/A     ; -25.608             ;
;  statectrl:U14|ramwt_latch                 ; -7.683   ; 0.000  ; N/A      ; N/A     ; -6.402              ;
;  statectrl:U14|romin_latch                 ; N/A      ; N/A    ; -1.881   ; 0.000   ; -1.487              ;
+--------------------------------------------+----------+--------+----------+---------+---------------------+


+------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                    ;
+-----------+------------------------+-------+-------+------------+------------------------+
; Data Port ; Clock Port             ; Rise  ; Fall  ; Clock Edge ; Clock Reference        ;
+-----------+------------------------+-------+-------+------------+------------------------+
; dig[*]    ; clk_divider:U1|clk_led ; 8.520 ; 8.619 ; Rise       ; clk_divider:U1|clk_led ;
;  dig[0]   ; clk_divider:U1|clk_led ; 7.739 ; 7.839 ; Rise       ; clk_divider:U1|clk_led ;
;  dig[1]   ; clk_divider:U1|clk_led ; 7.444 ; 7.496 ; Rise       ; clk_divider:U1|clk_led ;
;  dig[2]   ; clk_divider:U1|clk_led ; 7.697 ; 7.771 ; Rise       ; clk_divider:U1|clk_led ;
;  dig[3]   ; clk_divider:U1|clk_led ; 8.151 ; 8.377 ; Rise       ; clk_divider:U1|clk_led ;
;  dig[4]   ; clk_divider:U1|clk_led ; 7.923 ; 8.088 ; Rise       ; clk_divider:U1|clk_led ;
;  dig[5]   ; clk_divider:U1|clk_led ; 8.520 ; 8.619 ; Rise       ; clk_divider:U1|clk_led ;
;  dig[6]   ; clk_divider:U1|clk_led ; 8.229 ; 8.415 ; Rise       ; clk_divider:U1|clk_led ;
;  dig[7]   ; clk_divider:U1|clk_led ; 8.483 ; 8.554 ; Rise       ; clk_divider:U1|clk_led ;
; sel[*]    ; clk_divider:U1|clk_led ; 9.229 ; 9.232 ; Rise       ; clk_divider:U1|clk_led ;
;  sel[0]   ; clk_divider:U1|clk_led ; 8.999 ; 8.909 ; Rise       ; clk_divider:U1|clk_led ;
;  sel[1]   ; clk_divider:U1|clk_led ; 9.229 ; 9.232 ; Rise       ; clk_divider:U1|clk_led ;
;  sel[2]   ; clk_divider:U1|clk_led ; 8.109 ; 7.967 ; Rise       ; clk_divider:U1|clk_led ;
+-----------+------------------------+-------+-------+------------+------------------------+


+------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                            ;
+-----------+------------------------+-------+-------+------------+------------------------+
; Data Port ; Clock Port             ; Rise  ; Fall  ; Clock Edge ; Clock Reference        ;
+-----------+------------------------+-------+-------+------------+------------------------+
; dig[*]    ; clk_divider:U1|clk_led ; 3.507 ; 3.372 ; Rise       ; clk_divider:U1|clk_led ;
;  dig[0]   ; clk_divider:U1|clk_led ; 3.633 ; 3.504 ; Rise       ; clk_divider:U1|clk_led ;
;  dig[1]   ; clk_divider:U1|clk_led ; 3.507 ; 3.372 ; Rise       ; clk_divider:U1|clk_led ;
;  dig[2]   ; clk_divider:U1|clk_led ; 3.637 ; 3.483 ; Rise       ; clk_divider:U1|clk_led ;
;  dig[3]   ; clk_divider:U1|clk_led ; 3.836 ; 3.700 ; Rise       ; clk_divider:U1|clk_led ;
;  dig[4]   ; clk_divider:U1|clk_led ; 3.738 ; 3.601 ; Rise       ; clk_divider:U1|clk_led ;
;  dig[5]   ; clk_divider:U1|clk_led ; 4.003 ; 3.822 ; Rise       ; clk_divider:U1|clk_led ;
;  dig[6]   ; clk_divider:U1|clk_led ; 3.889 ; 3.722 ; Rise       ; clk_divider:U1|clk_led ;
;  dig[7]   ; clk_divider:U1|clk_led ; 4.002 ; 3.799 ; Rise       ; clk_divider:U1|clk_led ;
; sel[*]    ; clk_divider:U1|clk_led ; 3.593 ; 3.727 ; Rise       ; clk_divider:U1|clk_led ;
;  sel[0]   ; clk_divider:U1|clk_led ; 3.980 ; 4.193 ; Rise       ; clk_divider:U1|clk_led ;
;  sel[1]   ; clk_divider:U1|clk_led ; 4.401 ; 4.578 ; Rise       ; clk_divider:U1|clk_led ;
;  sel[2]   ; clk_divider:U1|clk_led ; 3.593 ; 3.727 ; Rise       ; clk_divider:U1|clk_led ;
+-----------+------------------------+-------+-------+------------+------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Board Trace Model Assignments                                                                                                                                                                                                                                                                                                                                                                                    ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; Pin           ; I/O Standard ; Near Tline Length ; Near Tline L per Length ; Near Tline C per Length ; Near Series R ; Near Differential R ; Near Pull-up R ; Near Pull-down R ; Near C ; Far Tline Length ; Far Tline L per Length ; Far Tline C per Length ; Far Series R ; Far Pull-up R ; Far Pull-down R ; Far C ; Termination Voltage ; Far Differential R ; EBD File Name ; EBD Signal Name ; EBD Far-end ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; sel[0]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sel[1]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sel[2]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sel[3]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sel[4]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sel[5]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; dig[0]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; dig[1]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; dig[2]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; dig[3]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; dig[4]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; dig[5]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; dig[6]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; dig[7]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+


+----------------------------------------------------------------------------+
; Input Transition Times                                                     ;
+-------------------------+--------------+-----------------+-----------------+
; Pin                     ; I/O Standard ; 10-90 Rise Time ; 90-10 Fall Time ;
+-------------------------+--------------+-----------------+-----------------+
; clk_input               ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_ASDO_DATA1~     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_FLASH_nCE_nCSO~ ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_DATA0~          ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
+-------------------------+--------------+-----------------+-----------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; sel[0]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; sel[1]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.33 V              ; -0.00425 V          ; 0.168 V                              ; 0.058 V                              ; 3.12e-09 s                  ; 2.87e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.33 V             ; -0.00425 V         ; 0.168 V                             ; 0.058 V                             ; 3.12e-09 s                 ; 2.87e-09 s                 ; Yes                       ; Yes                       ;
; sel[2]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; sel[3]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; sel[4]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; sel[5]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; dig[0]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; dig[1]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.36 V              ; -0.00737 V          ; 0.209 V                              ; 0.012 V                              ; 5.22e-10 s                  ; 5.33e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.36 V             ; -0.00737 V         ; 0.209 V                             ; 0.012 V                             ; 5.22e-10 s                 ; 5.33e-10 s                 ; Yes                       ; Yes                       ;
; dig[2]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.36 V              ; -0.00737 V          ; 0.209 V                              ; 0.012 V                              ; 5.22e-10 s                  ; 5.33e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.36 V             ; -0.00737 V         ; 0.209 V                             ; 0.012 V                             ; 5.22e-10 s                 ; 5.33e-10 s                 ; Yes                       ; Yes                       ;
; dig[3]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; dig[4]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.38 V              ; -0.0073 V           ; 0.097 V                              ; 0.018 V                              ; 4.24e-10 s                  ; 3.65e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.38 V             ; -0.0073 V          ; 0.097 V                             ; 0.018 V                             ; 4.24e-10 s                 ; 3.65e-10 s                 ; No                        ; Yes                       ;
; dig[5]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; dig[6]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.36 V              ; -0.00737 V          ; 0.209 V                              ; 0.012 V                              ; 5.22e-10 s                  ; 5.33e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.36 V             ; -0.00737 V         ; 0.209 V                             ; 0.012 V                             ; 5.22e-10 s                 ; 5.33e-10 s                 ; Yes                       ; Yes                       ;
; dig[7]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.36 V              ; -0.00737 V          ; 0.209 V                              ; 0.012 V                              ; 5.22e-10 s                  ; 5.33e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.36 V             ; -0.00737 V         ; 0.209 V                             ; 0.012 V                             ; 5.22e-10 s                 ; 5.33e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.74e-09 V                   ; 2.37 V              ; -0.0346 V           ; 0.198 V                              ; 0.094 V                              ; 3.14e-10 s                  ; 2.92e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.74e-09 V                  ; 2.37 V             ; -0.0346 V          ; 0.198 V                             ; 0.094 V                             ; 3.14e-10 s                 ; 2.92e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.57e-09 V                   ; 2.37 V              ; -0.00683 V          ; 0.171 V                              ; 0.018 V                              ; 4.97e-10 s                  ; 6.66e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.57e-09 V                  ; 2.37 V             ; -0.00683 V         ; 0.171 V                             ; 0.018 V                             ; 4.97e-10 s                 ; 6.66e-10 s                 ; Yes                       ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 85c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; sel[0]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; sel[1]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.33 V              ; -0.00229 V          ; 0.111 V                              ; 0.057 V                              ; 3.78e-09 s                  ; 3.5e-09 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.33 V             ; -0.00229 V         ; 0.111 V                             ; 0.057 V                             ; 3.78e-09 s                 ; 3.5e-09 s                  ; Yes                       ; Yes                       ;
; sel[2]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; sel[3]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; sel[4]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; sel[5]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; dig[0]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; dig[1]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.34 V              ; -0.00869 V          ; 0.14 V                               ; 0.046 V                              ; 6.89e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.34 V             ; -0.00869 V         ; 0.14 V                              ; 0.046 V                             ; 6.89e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; dig[2]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.34 V              ; -0.00869 V          ; 0.14 V                               ; 0.046 V                              ; 6.89e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.34 V             ; -0.00869 V         ; 0.14 V                              ; 0.046 V                             ; 6.89e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; dig[3]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; dig[4]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.35 V              ; -0.00834 V          ; 0.127 V                              ; 0.035 V                              ; 4.7e-10 s                   ; 4.64e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.35 V             ; -0.00834 V         ; 0.127 V                             ; 0.035 V                             ; 4.7e-10 s                  ; 4.64e-10 s                 ; Yes                       ; Yes                       ;
; dig[5]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; dig[6]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.34 V              ; -0.00869 V          ; 0.14 V                               ; 0.046 V                              ; 6.89e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.34 V             ; -0.00869 V         ; 0.14 V                              ; 0.046 V                             ; 6.89e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; dig[7]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.34 V              ; -0.00869 V          ; 0.14 V                               ; 0.046 V                              ; 6.89e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.34 V             ; -0.00869 V         ; 0.14 V                              ; 0.046 V                             ; 6.89e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.55e-07 V                   ; 2.35 V              ; -0.00221 V          ; 0.097 V                              ; 0.005 V                              ; 4.49e-10 s                  ; 3.85e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.55e-07 V                  ; 2.35 V             ; -0.00221 V         ; 0.097 V                             ; 0.005 V                             ; 4.49e-10 s                 ; 3.85e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.54e-07 V                   ; 2.34 V              ; -0.00774 V          ; 0.109 V                              ; 0.026 V                              ; 6.58e-10 s                  ; 8.24e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.54e-07 V                  ; 2.34 V             ; -0.00774 V         ; 0.109 V                             ; 0.026 V                             ; 6.58e-10 s                 ; 8.24e-10 s                 ; Yes                       ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Fast 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; sel[0]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; sel[1]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.64 V              ; -0.0113 V           ; 0.208 V                              ; 0.179 V                              ; 2.38e-09 s                  ; 2.23e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.64 V             ; -0.0113 V          ; 0.208 V                             ; 0.179 V                             ; 2.38e-09 s                 ; 2.23e-09 s                 ; No                        ; Yes                       ;
; sel[2]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; sel[3]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; sel[4]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; sel[5]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; dig[0]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; dig[1]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; dig[2]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; dig[3]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; dig[4]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.73 V              ; -0.0384 V           ; 0.169 V                              ; 0.089 V                              ; 2.7e-10 s                   ; 2.62e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.73 V             ; -0.0384 V          ; 0.169 V                             ; 0.089 V                             ; 2.7e-10 s                  ; 2.62e-10 s                 ; Yes                       ; Yes                       ;
; dig[5]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; dig[6]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; dig[7]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.22e-08 V                   ; 2.74 V              ; -0.06 V             ; 0.158 V                              ; 0.08 V                               ; 2.68e-10 s                  ; 2.19e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.22e-08 V                  ; 2.74 V             ; -0.06 V            ; 0.158 V                             ; 0.08 V                              ; 2.68e-10 s                 ; 2.19e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 3.54e-08 V                   ; 2.7 V               ; -0.00943 V          ; 0.276 V                              ; 0.035 V                              ; 3.19e-10 s                  ; 4.99e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 3.54e-08 V                  ; 2.7 V              ; -0.00943 V         ; 0.276 V                             ; 0.035 V                             ; 3.19e-10 s                 ; 4.99e-10 s                 ; No                        ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------+
; Setup Transfers                                                                                                                   ;
+-------------------------------------------+-------------------------------------------+----------+----------+----------+----------+
; From Clock                                ; To Clock                                  ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+-------------------------------------------+-------------------------------------------+----------+----------+----------+----------+
; clk_divider:U1|clk_led                    ; clk_divider:U1|clk_led                    ; 31       ; 0        ; 0        ; 0        ;
; statectrl:U14|enled_latch                 ; clk_divider:U1|clk_led                    ; 24       ; 0        ; 0        ; 0        ;
; clk_divider:U1|clk_out                    ; clk_divider:U1|clk_out                    ; 422      ; 0        ; 0        ; 0        ;
; ir:U5|instruction[10]                     ; clk_divider:U1|clk_out                    ; 14       ; 14       ; 0        ; 0        ;
; statectrl:U14|dbfbin_latch                ; clk_divider:U1|clk_out                    ; 1        ; 1        ; 0        ; 0        ;
; statectrl:U14|enalu_latch                 ; clk_divider:U1|clk_out                    ; 1        ; 13       ; 0        ; 0        ;
; statectrl:U14|enirin_latch                ; clk_divider:U1|clk_out                    ; 600      ; 1        ; 0        ; 0        ;
; statectrl:U14|enled_latch                 ; clk_divider:U1|clk_out                    ; 1        ; 1        ; 0        ; 0        ;
; statectrl:U14|nextn_latch                 ; clk_divider:U1|clk_out                    ; 1        ; 1        ; 0        ; 0        ;
; statectrl:U14|ramin_latch                 ; clk_divider:U1|clk_out                    ; 1        ; 1        ; 0        ; 0        ;
; statectrl:U14|ramrd_latch                 ; clk_divider:U1|clk_out                    ; 1        ; 1        ; 0        ; 0        ;
; statectrl:U14|ramwt_latch                 ; clk_divider:U1|clk_out                    ; 1        ; 1        ; 0        ; 0        ;
; statectrl:U14|romin_latch                 ; clk_divider:U1|clk_out                    ; 1        ; 1        ; 0        ; 0        ;
; clk_input                                 ; clk_input                                 ; 180      ; 0        ; 0        ; 0        ;
; clk_divider:U1|clk_out                    ; ir:U5|instruction[10]                     ; 540      ; 0        ; 540      ; 0        ;
; ir:U5|instruction[10]                     ; ir:U5|instruction[10]                     ; 300      ; 300      ; 300      ; 300      ;
; rom_new:U4|monostable_trigger:inst3|pulse ; ir:U5|instruction[10]                     ; 40       ; 0        ; 40       ; 0        ;
; statectrl:U14|dbfbin_latch                ; ir:U5|instruction[10]                     ; 0        ; 40       ; 0        ; 40       ;
; statectrl:U14|enalu_latch                 ; ir:U5|instruction[10]                     ; 0        ; 40       ; 0        ; 40       ;
; statectrl:U14|enirin_latch                ; ir:U5|instruction[10]                     ; 460      ; 0        ; 460      ; 0        ;
; statectrl:U14|nextn_latch                 ; ir:U5|instruction[10]                     ; 40       ; 0        ; 40       ; 0        ;
; statectrl:U14|ramrd_latch                 ; ir:U5|instruction[10]                     ; 80       ; 40       ; 80       ; 40       ;
; clk_divider:U1|clk_out                    ; rom_new:U4|monostable_trigger:inst3|pulse ; 108      ; 0        ; 0        ; 0        ;
; ir:U5|instruction[10]                     ; rom_new:U4|monostable_trigger:inst3|pulse ; 60       ; 60       ; 0        ; 0        ;
; rom_new:U4|monostable_trigger:inst3|pulse ; rom_new:U4|monostable_trigger:inst3|pulse ; 16       ; 0        ; 0        ; 0        ;
; statectrl:U14|dbfbin_latch                ; rom_new:U4|monostable_trigger:inst3|pulse ; 0        ; 8        ; 0        ; 0        ;
; statectrl:U14|enalu_latch                 ; rom_new:U4|monostable_trigger:inst3|pulse ; 0        ; 8        ; 0        ; 0        ;
; statectrl:U14|enirin_latch                ; rom_new:U4|monostable_trigger:inst3|pulse ; 92       ; 0        ; 0        ; 0        ;
; statectrl:U14|nextn_latch                 ; rom_new:U4|monostable_trigger:inst3|pulse ; 8        ; 0        ; 0        ; 0        ;
; statectrl:U14|ramrd_latch                 ; rom_new:U4|monostable_trigger:inst3|pulse ; 16       ; 8        ; 0        ; 0        ;
; clk_divider:U1|clk_out                    ; statectrl:U14|dbfbin_latch                ; 0        ; 0        ; 108      ; 0        ;
; ir:U5|instruction[10]                     ; statectrl:U14|dbfbin_latch                ; 0        ; 0        ; 60       ; 60       ;
; rom_new:U4|monostable_trigger:inst3|pulse ; statectrl:U14|dbfbin_latch                ; 0        ; 0        ; 8        ; 0        ;
; statectrl:U14|dbfbin_latch                ; statectrl:U14|dbfbin_latch                ; 0        ; 0        ; 8        ; 16       ;
; statectrl:U14|enalu_latch                 ; statectrl:U14|dbfbin_latch                ; 0        ; 0        ; 8        ; 8        ;
; statectrl:U14|enirin_latch                ; statectrl:U14|dbfbin_latch                ; 0        ; 0        ; 92       ; 0        ;
; statectrl:U14|nextn_latch                 ; statectrl:U14|dbfbin_latch                ; 0        ; 0        ; 8        ; 0        ;
; statectrl:U14|ramrd_latch                 ; statectrl:U14|dbfbin_latch                ; 0        ; 0        ; 16       ; 8        ;
; clk_divider:U1|clk_out                    ; statectrl:U14|enalu_latch                 ; 174956   ; 0        ; 108      ; 0        ;
; ir:U5|instruction[10]                     ; statectrl:U14|enalu_latch                 ; 96364    ; 96364    ; 60       ; 60       ;
; rom_new:U4|monostable_trigger:inst3|pulse ; statectrl:U14|enalu_latch                 ; 12920    ; 0        ; 8        ; 0        ;
; statectrl:U14|dbfbin_latch                ; statectrl:U14|enalu_latch                 ; 0        ; 55191    ; 8        ; 16       ;
; statectrl:U14|enalu_latch                 ; statectrl:U14|enalu_latch                 ; 0        ; 55191    ; 16       ; 8        ;
; statectrl:U14|enirin_latch                ; statectrl:U14|enalu_latch                 ; 148296   ; 0        ; 92       ; 0        ;
; statectrl:U14|nextn_latch                 ; statectrl:U14|enalu_latch                 ; 12920    ; 0        ; 8        ; 0        ;
; statectrl:U14|ramrd_latch                 ; statectrl:U14|enalu_latch                 ; 25840    ; 12920    ; 16       ; 8        ;
; clk_divider:U1|clk_out                    ; statectrl:U14|enirin_latch                ; 216      ; 0        ; 0        ; 0        ;
; ir:U5|instruction[10]                     ; statectrl:U14|enirin_latch                ; 120      ; 120      ; 0        ; 0        ;
; rom_new:U4|monostable_trigger:inst3|pulse ; statectrl:U14|enirin_latch                ; 16       ; 0        ; 0        ; 0        ;
; statectrl:U14|dbfbin_latch                ; statectrl:U14|enirin_latch                ; 0        ; 16       ; 0        ; 0        ;
; statectrl:U14|enalu_latch                 ; statectrl:U14|enirin_latch                ; 0        ; 16       ; 0        ; 0        ;
; statectrl:U14|enirin_latch                ; statectrl:U14|enirin_latch                ; 201      ; 0        ; 0        ; 0        ;
; statectrl:U14|nextn_latch                 ; statectrl:U14|enirin_latch                ; 16       ; 0        ; 0        ; 0        ;
; statectrl:U14|ramrd_latch                 ; statectrl:U14|enirin_latch                ; 32       ; 16       ; 0        ; 0        ;
; clk_divider:U1|clk_out                    ; statectrl:U14|enled_latch                 ; 108      ; 0        ; 0        ; 0        ;
; ir:U5|instruction[10]                     ; statectrl:U14|enled_latch                 ; 60       ; 60       ; 0        ; 0        ;
; rom_new:U4|monostable_trigger:inst3|pulse ; statectrl:U14|enled_latch                 ; 8        ; 0        ; 0        ; 0        ;
; statectrl:U14|dbfbin_latch                ; statectrl:U14|enled_latch                 ; 0        ; 8        ; 0        ; 0        ;
; statectrl:U14|enalu_latch                 ; statectrl:U14|enled_latch                 ; 0        ; 8        ; 0        ; 0        ;
; statectrl:U14|enirin_latch                ; statectrl:U14|enled_latch                 ; 92       ; 0        ; 0        ; 0        ;
; statectrl:U14|nextn_latch                 ; statectrl:U14|enled_latch                 ; 8        ; 0        ; 0        ; 0        ;
; statectrl:U14|ramrd_latch                 ; statectrl:U14|enled_latch                 ; 16       ; 8        ; 0        ; 0        ;
; clk_divider:U1|clk_out                    ; statectrl:U14|nextn_latch                 ; 16       ; 0        ; 0        ; 0        ;
; statectrl:U14|enirin_latch                ; statectrl:U14|nextn_latch                 ; 8        ; 0        ; 0        ; 0        ;
; statectrl:U14|nextn_latch                 ; statectrl:U14|nextn_latch                 ; 36       ; 0        ; 0        ; 0        ;
; clk_divider:U1|clk_out                    ; statectrl:U14|ramin_latch                 ; 108      ; 0        ; 0        ; 0        ;
; ir:U5|instruction[10]                     ; statectrl:U14|ramin_latch                 ; 60       ; 60       ; 0        ; 0        ;
; rom_new:U4|monostable_trigger:inst3|pulse ; statectrl:U14|ramin_latch                 ; 8        ; 0        ; 0        ; 0        ;
; statectrl:U14|dbfbin_latch                ; statectrl:U14|ramin_latch                 ; 0        ; 8        ; 0        ; 0        ;
; statectrl:U14|enalu_latch                 ; statectrl:U14|ramin_latch                 ; 0        ; 8        ; 0        ; 0        ;
; statectrl:U14|enirin_latch                ; statectrl:U14|ramin_latch                 ; 92       ; 0        ; 0        ; 0        ;
; statectrl:U14|nextn_latch                 ; statectrl:U14|ramin_latch                 ; 8        ; 0        ; 0        ; 0        ;
; statectrl:U14|ramrd_latch                 ; statectrl:U14|ramin_latch                 ; 16       ; 8        ; 0        ; 0        ;
; statectrl:U14|ramwt_latch                 ; statectrl:U14|ramrd_latch                 ; 8        ; 0        ; 0        ; 0        ;
; clk_divider:U1|clk_out                    ; statectrl:U14|ramwt_latch                 ; 108      ; 0        ; 0        ; 0        ;
; ir:U5|instruction[10]                     ; statectrl:U14|ramwt_latch                 ; 60       ; 60       ; 0        ; 0        ;
; rom_new:U4|monostable_trigger:inst3|pulse ; statectrl:U14|ramwt_latch                 ; 8        ; 0        ; 0        ; 0        ;
; statectrl:U14|dbfbin_latch                ; statectrl:U14|ramwt_latch                 ; 0        ; 8        ; 0        ; 0        ;
; statectrl:U14|enalu_latch                 ; statectrl:U14|ramwt_latch                 ; 0        ; 8        ; 0        ; 0        ;
; statectrl:U14|enirin_latch                ; statectrl:U14|ramwt_latch                 ; 92       ; 0        ; 0        ; 0        ;
; statectrl:U14|nextn_latch                 ; statectrl:U14|ramwt_latch                 ; 8        ; 0        ; 0        ; 0        ;
; statectrl:U14|ramin_latch                 ; statectrl:U14|ramwt_latch                 ; 8        ; 0        ; 0        ; 0        ;
; statectrl:U14|ramrd_latch                 ; statectrl:U14|ramwt_latch                 ; 16       ; 8        ; 0        ; 0        ;
+-------------------------------------------+-------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-----------------------------------------------------------------------------------------------------------------------------------+
; Hold Transfers                                                                                                                    ;
+-------------------------------------------+-------------------------------------------+----------+----------+----------+----------+
; From Clock                                ; To Clock                                  ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+-------------------------------------------+-------------------------------------------+----------+----------+----------+----------+
; clk_divider:U1|clk_led                    ; clk_divider:U1|clk_led                    ; 31       ; 0        ; 0        ; 0        ;
; statectrl:U14|enled_latch                 ; clk_divider:U1|clk_led                    ; 24       ; 0        ; 0        ; 0        ;
; clk_divider:U1|clk_out                    ; clk_divider:U1|clk_out                    ; 422      ; 0        ; 0        ; 0        ;
; ir:U5|instruction[10]                     ; clk_divider:U1|clk_out                    ; 14       ; 14       ; 0        ; 0        ;
; statectrl:U14|dbfbin_latch                ; clk_divider:U1|clk_out                    ; 1        ; 1        ; 0        ; 0        ;
; statectrl:U14|enalu_latch                 ; clk_divider:U1|clk_out                    ; 1        ; 13       ; 0        ; 0        ;
; statectrl:U14|enirin_latch                ; clk_divider:U1|clk_out                    ; 600      ; 1        ; 0        ; 0        ;
; statectrl:U14|enled_latch                 ; clk_divider:U1|clk_out                    ; 1        ; 1        ; 0        ; 0        ;
; statectrl:U14|nextn_latch                 ; clk_divider:U1|clk_out                    ; 1        ; 1        ; 0        ; 0        ;
; statectrl:U14|ramin_latch                 ; clk_divider:U1|clk_out                    ; 1        ; 1        ; 0        ; 0        ;
; statectrl:U14|ramrd_latch                 ; clk_divider:U1|clk_out                    ; 1        ; 1        ; 0        ; 0        ;
; statectrl:U14|ramwt_latch                 ; clk_divider:U1|clk_out                    ; 1        ; 1        ; 0        ; 0        ;
; statectrl:U14|romin_latch                 ; clk_divider:U1|clk_out                    ; 1        ; 1        ; 0        ; 0        ;
; clk_input                                 ; clk_input                                 ; 180      ; 0        ; 0        ; 0        ;
; clk_divider:U1|clk_out                    ; ir:U5|instruction[10]                     ; 540      ; 0        ; 540      ; 0        ;
; ir:U5|instruction[10]                     ; ir:U5|instruction[10]                     ; 300      ; 300      ; 300      ; 300      ;
; rom_new:U4|monostable_trigger:inst3|pulse ; ir:U5|instruction[10]                     ; 40       ; 0        ; 40       ; 0        ;
; statectrl:U14|dbfbin_latch                ; ir:U5|instruction[10]                     ; 0        ; 40       ; 0        ; 40       ;
; statectrl:U14|enalu_latch                 ; ir:U5|instruction[10]                     ; 0        ; 40       ; 0        ; 40       ;
; statectrl:U14|enirin_latch                ; ir:U5|instruction[10]                     ; 460      ; 0        ; 460      ; 0        ;
; statectrl:U14|nextn_latch                 ; ir:U5|instruction[10]                     ; 40       ; 0        ; 40       ; 0        ;
; statectrl:U14|ramrd_latch                 ; ir:U5|instruction[10]                     ; 80       ; 40       ; 80       ; 40       ;
; clk_divider:U1|clk_out                    ; rom_new:U4|monostable_trigger:inst3|pulse ; 108      ; 0        ; 0        ; 0        ;
; ir:U5|instruction[10]                     ; rom_new:U4|monostable_trigger:inst3|pulse ; 60       ; 60       ; 0        ; 0        ;
; rom_new:U4|monostable_trigger:inst3|pulse ; rom_new:U4|monostable_trigger:inst3|pulse ; 16       ; 0        ; 0        ; 0        ;
; statectrl:U14|dbfbin_latch                ; rom_new:U4|monostable_trigger:inst3|pulse ; 0        ; 8        ; 0        ; 0        ;
; statectrl:U14|enalu_latch                 ; rom_new:U4|monostable_trigger:inst3|pulse ; 0        ; 8        ; 0        ; 0        ;
; statectrl:U14|enirin_latch                ; rom_new:U4|monostable_trigger:inst3|pulse ; 92       ; 0        ; 0        ; 0        ;
; statectrl:U14|nextn_latch                 ; rom_new:U4|monostable_trigger:inst3|pulse ; 8        ; 0        ; 0        ; 0        ;
; statectrl:U14|ramrd_latch                 ; rom_new:U4|monostable_trigger:inst3|pulse ; 16       ; 8        ; 0        ; 0        ;
; clk_divider:U1|clk_out                    ; statectrl:U14|dbfbin_latch                ; 0        ; 0        ; 108      ; 0        ;
; ir:U5|instruction[10]                     ; statectrl:U14|dbfbin_latch                ; 0        ; 0        ; 60       ; 60       ;
; rom_new:U4|monostable_trigger:inst3|pulse ; statectrl:U14|dbfbin_latch                ; 0        ; 0        ; 8        ; 0        ;
; statectrl:U14|dbfbin_latch                ; statectrl:U14|dbfbin_latch                ; 0        ; 0        ; 8        ; 16       ;
; statectrl:U14|enalu_latch                 ; statectrl:U14|dbfbin_latch                ; 0        ; 0        ; 8        ; 8        ;
; statectrl:U14|enirin_latch                ; statectrl:U14|dbfbin_latch                ; 0        ; 0        ; 92       ; 0        ;
; statectrl:U14|nextn_latch                 ; statectrl:U14|dbfbin_latch                ; 0        ; 0        ; 8        ; 0        ;
; statectrl:U14|ramrd_latch                 ; statectrl:U14|dbfbin_latch                ; 0        ; 0        ; 16       ; 8        ;
; clk_divider:U1|clk_out                    ; statectrl:U14|enalu_latch                 ; 174956   ; 0        ; 108      ; 0        ;
; ir:U5|instruction[10]                     ; statectrl:U14|enalu_latch                 ; 96364    ; 96364    ; 60       ; 60       ;
; rom_new:U4|monostable_trigger:inst3|pulse ; statectrl:U14|enalu_latch                 ; 12920    ; 0        ; 8        ; 0        ;
; statectrl:U14|dbfbin_latch                ; statectrl:U14|enalu_latch                 ; 0        ; 55191    ; 8        ; 16       ;
; statectrl:U14|enalu_latch                 ; statectrl:U14|enalu_latch                 ; 0        ; 55191    ; 16       ; 8        ;
; statectrl:U14|enirin_latch                ; statectrl:U14|enalu_latch                 ; 148296   ; 0        ; 92       ; 0        ;
; statectrl:U14|nextn_latch                 ; statectrl:U14|enalu_latch                 ; 12920    ; 0        ; 8        ; 0        ;
; statectrl:U14|ramrd_latch                 ; statectrl:U14|enalu_latch                 ; 25840    ; 12920    ; 16       ; 8        ;
; clk_divider:U1|clk_out                    ; statectrl:U14|enirin_latch                ; 216      ; 0        ; 0        ; 0        ;
; ir:U5|instruction[10]                     ; statectrl:U14|enirin_latch                ; 120      ; 120      ; 0        ; 0        ;
; rom_new:U4|monostable_trigger:inst3|pulse ; statectrl:U14|enirin_latch                ; 16       ; 0        ; 0        ; 0        ;
; statectrl:U14|dbfbin_latch                ; statectrl:U14|enirin_latch                ; 0        ; 16       ; 0        ; 0        ;
; statectrl:U14|enalu_latch                 ; statectrl:U14|enirin_latch                ; 0        ; 16       ; 0        ; 0        ;
; statectrl:U14|enirin_latch                ; statectrl:U14|enirin_latch                ; 201      ; 0        ; 0        ; 0        ;
; statectrl:U14|nextn_latch                 ; statectrl:U14|enirin_latch                ; 16       ; 0        ; 0        ; 0        ;
; statectrl:U14|ramrd_latch                 ; statectrl:U14|enirin_latch                ; 32       ; 16       ; 0        ; 0        ;
; clk_divider:U1|clk_out                    ; statectrl:U14|enled_latch                 ; 108      ; 0        ; 0        ; 0        ;
; ir:U5|instruction[10]                     ; statectrl:U14|enled_latch                 ; 60       ; 60       ; 0        ; 0        ;
; rom_new:U4|monostable_trigger:inst3|pulse ; statectrl:U14|enled_latch                 ; 8        ; 0        ; 0        ; 0        ;
; statectrl:U14|dbfbin_latch                ; statectrl:U14|enled_latch                 ; 0        ; 8        ; 0        ; 0        ;
; statectrl:U14|enalu_latch                 ; statectrl:U14|enled_latch                 ; 0        ; 8        ; 0        ; 0        ;
; statectrl:U14|enirin_latch                ; statectrl:U14|enled_latch                 ; 92       ; 0        ; 0        ; 0        ;
; statectrl:U14|nextn_latch                 ; statectrl:U14|enled_latch                 ; 8        ; 0        ; 0        ; 0        ;
; statectrl:U14|ramrd_latch                 ; statectrl:U14|enled_latch                 ; 16       ; 8        ; 0        ; 0        ;
; clk_divider:U1|clk_out                    ; statectrl:U14|nextn_latch                 ; 16       ; 0        ; 0        ; 0        ;
; statectrl:U14|enirin_latch                ; statectrl:U14|nextn_latch                 ; 8        ; 0        ; 0        ; 0        ;
; statectrl:U14|nextn_latch                 ; statectrl:U14|nextn_latch                 ; 36       ; 0        ; 0        ; 0        ;
; clk_divider:U1|clk_out                    ; statectrl:U14|ramin_latch                 ; 108      ; 0        ; 0        ; 0        ;
; ir:U5|instruction[10]                     ; statectrl:U14|ramin_latch                 ; 60       ; 60       ; 0        ; 0        ;
; rom_new:U4|monostable_trigger:inst3|pulse ; statectrl:U14|ramin_latch                 ; 8        ; 0        ; 0        ; 0        ;
; statectrl:U14|dbfbin_latch                ; statectrl:U14|ramin_latch                 ; 0        ; 8        ; 0        ; 0        ;
; statectrl:U14|enalu_latch                 ; statectrl:U14|ramin_latch                 ; 0        ; 8        ; 0        ; 0        ;
; statectrl:U14|enirin_latch                ; statectrl:U14|ramin_latch                 ; 92       ; 0        ; 0        ; 0        ;
; statectrl:U14|nextn_latch                 ; statectrl:U14|ramin_latch                 ; 8        ; 0        ; 0        ; 0        ;
; statectrl:U14|ramrd_latch                 ; statectrl:U14|ramin_latch                 ; 16       ; 8        ; 0        ; 0        ;
; statectrl:U14|ramwt_latch                 ; statectrl:U14|ramrd_latch                 ; 8        ; 0        ; 0        ; 0        ;
; clk_divider:U1|clk_out                    ; statectrl:U14|ramwt_latch                 ; 108      ; 0        ; 0        ; 0        ;
; ir:U5|instruction[10]                     ; statectrl:U14|ramwt_latch                 ; 60       ; 60       ; 0        ; 0        ;
; rom_new:U4|monostable_trigger:inst3|pulse ; statectrl:U14|ramwt_latch                 ; 8        ; 0        ; 0        ; 0        ;
; statectrl:U14|dbfbin_latch                ; statectrl:U14|ramwt_latch                 ; 0        ; 8        ; 0        ; 0        ;
; statectrl:U14|enalu_latch                 ; statectrl:U14|ramwt_latch                 ; 0        ; 8        ; 0        ; 0        ;
; statectrl:U14|enirin_latch                ; statectrl:U14|ramwt_latch                 ; 92       ; 0        ; 0        ; 0        ;
; statectrl:U14|nextn_latch                 ; statectrl:U14|ramwt_latch                 ; 8        ; 0        ; 0        ; 0        ;
; statectrl:U14|ramin_latch                 ; statectrl:U14|ramwt_latch                 ; 8        ; 0        ; 0        ; 0        ;
; statectrl:U14|ramrd_latch                 ; statectrl:U14|ramwt_latch                 ; 16       ; 8        ; 0        ; 0        ;
+-------------------------------------------+-------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-------------------------------------------------------------------------------------------------------------------+
; Recovery Transfers                                                                                                ;
+-------------------------------------------+---------------------------+----------+----------+----------+----------+
; From Clock                                ; To Clock                  ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+-------------------------------------------+---------------------------+----------+----------+----------+----------+
; rom_new:U4|monostable_trigger:inst3|pulse ; clk_input                 ; 3        ; 3        ; 0        ; 0        ;
; clk_input                                 ; statectrl:U14|romin_latch ; 1        ; 0        ; 0        ; 0        ;
+-------------------------------------------+---------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-------------------------------------------------------------------------------------------------------------------+
; Removal Transfers                                                                                                 ;
+-------------------------------------------+---------------------------+----------+----------+----------+----------+
; From Clock                                ; To Clock                  ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+-------------------------------------------+---------------------------+----------+----------+----------+----------+
; rom_new:U4|monostable_trigger:inst3|pulse ; clk_input                 ; 3        ; 3        ; 0        ; 0        ;
; clk_input                                 ; statectrl:U14|romin_latch ; 1        ; 0        ; 0        ; 0        ;
+-------------------------------------------+---------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No non-DPA dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths                            ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 0     ; 0    ;
; Unconstrained Input Port Paths  ; 0     ; 0    ;
; Unconstrained Output Ports      ; 11    ; 11   ;
; Unconstrained Output Port Paths ; 11    ; 11   ;
+---------------------------------+-------+------+


+------------------------------------+
; TimeQuest Timing Analyzer Messages ;
+------------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit TimeQuest Timing Analyzer
    Info: Version 15.0.0 Build 145 04/22/2015 SJ Full Version
    Info: Processing started: Sat Oct 13 19:05:55 2018
Info: Command: quartus_sta 2073_II -c 2073_II
Info: qsta_default_script.tcl version: #11
Info (11104): Parallel Compilation has detected 4 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 2 of the 2 physical processors detected instead.
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Warning (335093): TimeQuest Timing Analyzer is analyzing 9 combinational loops as latches.
Critical Warning (332012): Synopsys Design Constraints File file not found: '2073_II.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design.
Info (332142): No user constrained base clocks found in the design. Calling "derive_clocks -period 1.0"
Info (332105): Deriving Clocks
    Info (332105): create_clock -period 1.000 -name statectrl:U14|enled_latch statectrl:U14|enled_latch
    Info (332105): create_clock -period 1.000 -name statectrl:U14|enirin_latch statectrl:U14|enirin_latch
    Info (332105): create_clock -period 1.000 -name clk_divider:U1|clk_out clk_divider:U1|clk_out
    Info (332105): create_clock -period 1.000 -name clk_input clk_input
    Info (332105): create_clock -period 1.000 -name statectrl:U14|dbfbin_latch statectrl:U14|dbfbin_latch
    Info (332105): create_clock -period 1.000 -name ir:U5|instruction[10] ir:U5|instruction[10]
    Info (332105): create_clock -period 1.000 -name statectrl:U14|nextn_latch statectrl:U14|nextn_latch
    Info (332105): create_clock -period 1.000 -name statectrl:U14|enalu_latch statectrl:U14|enalu_latch
    Info (332105): create_clock -period 1.000 -name rom_new:U4|monostable_trigger:inst3|pulse rom_new:U4|monostable_trigger:inst3|pulse
    Info (332105): create_clock -period 1.000 -name statectrl:U14|romin_latch statectrl:U14|romin_latch
    Info (332105): create_clock -period 1.000 -name statectrl:U14|ramrd_latch statectrl:U14|ramrd_latch
    Info (332105): create_clock -period 1.000 -name statectrl:U14|ramwt_latch statectrl:U14|ramwt_latch
    Info (332105): create_clock -period 1.000 -name statectrl:U14|ramin_latch statectrl:U14|ramin_latch
    Info (332105): create_clock -period 1.000 -name clk_divider:U1|clk_led clk_divider:U1|clk_led
Info (332097): The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network.
    Info (332098): Cell: U5|ir_grcode[2]  from: dataa  to: combout
    Info (332098): Cell: U5|ir_grcode[3]  from: dataa  to: combout
Info (332143): No user constrained clock uncertainty found in the design. Calling "derive_clock_uncertainty"
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Info: Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow 1200mV 85C Model
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer.
Info (332146): Worst-case setup slack is -16.331
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):   -16.331            -181.924 statectrl:U14|enalu_latch 
    Info (332119):    -7.688            -113.049 statectrl:U14|enirin_latch 
    Info (332119):    -7.436             -51.024 statectrl:U14|dbfbin_latch 
    Info (332119):    -7.287             -54.543 statectrl:U14|ramin_latch 
    Info (332119):    -7.084              -7.683 statectrl:U14|ramwt_latch 
    Info (332119):    -6.154             -50.865 clk_divider:U1|clk_led 
    Info (332119):    -5.916              -5.916 statectrl:U14|enled_latch 
    Info (332119):    -5.534             -26.350 rom_new:U4|monostable_trigger:inst3|pulse 
    Info (332119):    -5.446            -155.139 ir:U5|instruction[10] 
    Info (332119):    -4.941            -141.649 clk_divider:U1|clk_out 
    Info (332119):    -2.612             -20.896 statectrl:U14|ramrd_latch 
    Info (332119):    -2.043             -25.300 clk_input 
    Info (332119):    -1.877             -15.016 statectrl:U14|nextn_latch 
Info (332146): Worst-case hold slack is -2.162
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -2.162              -2.424 clk_divider:U1|clk_out 
    Info (332119):    -0.653              -5.326 ir:U5|instruction[10] 
    Info (332119):    -0.008              -0.008 statectrl:U14|dbfbin_latch 
    Info (332119):     0.101               0.000 statectrl:U14|enalu_latch 
    Info (332119):     0.453               0.000 clk_input 
    Info (332119):     0.464               0.000 rom_new:U4|monostable_trigger:inst3|pulse 
    Info (332119):     0.497               0.000 statectrl:U14|enirin_latch 
    Info (332119):     0.541               0.000 statectrl:U14|nextn_latch 
    Info (332119):     0.609               0.000 statectrl:U14|ramwt_latch 
    Info (332119):     0.804               0.000 clk_divider:U1|clk_led 
    Info (332119):     0.830               0.000 statectrl:U14|enled_latch 
    Info (332119):     2.003               0.000 statectrl:U14|ramin_latch 
    Info (332119):     3.025               0.000 statectrl:U14|ramrd_latch 
Info (332146): Worst-case recovery slack is -1.881
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -1.881              -1.881 statectrl:U14|romin_latch 
    Info (332119):    -0.824              -2.472 clk_input 
Info (332146): Worst-case removal slack is 0.832
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.832               0.000 clk_input 
    Info (332119):     2.329               0.000 statectrl:U14|romin_latch 
Info (332146): Worst-case minimum pulse width slack is -3.201
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.201             -28.809 rom_new:U4|monostable_trigger:inst3|pulse 
    Info (332119):    -3.201             -25.608 statectrl:U14|ramrd_latch 
    Info (332119):    -3.201              -6.402 statectrl:U14|ramwt_latch 
    Info (332119):    -3.201              -3.201 statectrl:U14|enled_latch 
    Info (332119):    -3.000             -37.201 clk_input 
    Info (332119):    -1.487            -115.986 clk_divider:U1|clk_out 
    Info (332119):    -1.487             -72.748 ir:U5|instruction[10] 
    Info (332119):    -1.487             -25.279 statectrl:U14|enirin_latch 
    Info (332119):    -1.487             -19.331 clk_divider:U1|clk_led 
    Info (332119):    -1.487             -11.896 statectrl:U14|enalu_latch 
    Info (332119):    -1.487             -11.896 statectrl:U14|nextn_latch 
    Info (332119):    -1.487             -11.896 statectrl:U14|ramin_latch 
    Info (332119):    -1.487              -1.487 statectrl:U14|romin_latch 
    Info (332119):     0.271               0.000 statectrl:U14|dbfbin_latch 
Info: Analyzing Slow 1200mV 0C Model
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (332097): The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network.
    Info (332098): Cell: U5|ir_grcode[2]  from: dataa  to: combout
    Info (332098): Cell: U5|ir_grcode[3]  from: dataa  to: combout
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer.
Info (332146): Worst-case setup slack is -15.086
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):   -15.086            -170.662 statectrl:U14|enalu_latch 
    Info (332119):    -7.174             -49.458 statectrl:U14|dbfbin_latch 
    Info (332119):    -7.126            -104.342 statectrl:U14|enirin_latch 
    Info (332119):    -6.742             -50.242 statectrl:U14|ramin_latch 
    Info (332119):    -6.589              -7.148 statectrl:U14|ramwt_latch 
    Info (332119):    -5.648             -46.308 clk_divider:U1|clk_led 
    Info (332119):    -5.545              -5.545 statectrl:U14|enled_latch 
    Info (332119):    -5.234            -146.536 ir:U5|instruction[10] 
    Info (332119):    -5.184             -23.384 rom_new:U4|monostable_trigger:inst3|pulse 
    Info (332119):    -4.637            -128.287 clk_divider:U1|clk_out 
    Info (332119):    -2.285             -18.280 statectrl:U14|ramrd_latch 
    Info (332119):    -1.701             -20.784 clk_input 
    Info (332119):    -1.613             -12.904 statectrl:U14|nextn_latch 
Info (332146): Worst-case hold slack is -1.973
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -1.973              -2.145 clk_divider:U1|clk_out 
    Info (332119):    -0.710              -7.407 ir:U5|instruction[10] 
    Info (332119):    -0.028              -0.028 statectrl:U14|dbfbin_latch 
    Info (332119):     0.081               0.000 statectrl:U14|enalu_latch 
    Info (332119):     0.402               0.000 clk_input 
    Info (332119):     0.445               0.000 statectrl:U14|enirin_latch 
    Info (332119):     0.498               0.000 statectrl:U14|nextn_latch 
    Info (332119):     0.511               0.000 rom_new:U4|monostable_trigger:inst3|pulse 
    Info (332119):     0.570               0.000 statectrl:U14|ramwt_latch 
    Info (332119):     0.749               0.000 clk_divider:U1|clk_led 
    Info (332119):     0.843               0.000 statectrl:U14|enled_latch 
    Info (332119):     1.928               0.000 statectrl:U14|ramin_latch 
    Info (332119):     2.760               0.000 statectrl:U14|ramrd_latch 
Info (332146): Worst-case recovery slack is -1.597
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -1.597              -1.597 statectrl:U14|romin_latch 
    Info (332119):    -0.664              -1.992 clk_input 
Info (332146): Worst-case removal slack is 0.820
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.820               0.000 clk_input 
    Info (332119):     2.107               0.000 statectrl:U14|romin_latch 
Info (332146): Worst-case minimum pulse width slack is -3.201
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.201             -28.809 rom_new:U4|monostable_trigger:inst3|pulse 
    Info (332119):    -3.201             -25.608 statectrl:U14|ramrd_latch 
    Info (332119):    -3.201              -6.402 statectrl:U14|ramwt_latch 
    Info (332119):    -3.201              -3.201 statectrl:U14|enled_latch 
    Info (332119):    -3.000             -37.201 clk_input 
    Info (332119):    -1.487            -116.016 clk_divider:U1|clk_out 
    Info (332119):    -1.487             -74.703 ir:U5|instruction[10] 
    Info (332119):    -1.487             -25.279 statectrl:U14|enirin_latch 
    Info (332119):    -1.487             -19.331 clk_divider:U1|clk_led 
    Info (332119):    -1.487             -11.896 statectrl:U14|enalu_latch 
    Info (332119):    -1.487             -11.896 statectrl:U14|nextn_latch 
    Info (332119):    -1.487             -11.896 statectrl:U14|ramin_latch 
    Info (332119):    -1.487              -1.487 statectrl:U14|romin_latch 
    Info (332119):     0.102               0.000 statectrl:U14|dbfbin_latch 
Info: Analyzing Fast 1200mV 0C Model
Info (332097): The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network.
    Info (332098): Cell: U5|ir_grcode[2]  from: dataa  to: combout
    Info (332098): Cell: U5|ir_grcode[3]  from: dataa  to: combout
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer.
Info (332146): Worst-case setup slack is -6.849
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -6.849             -72.537 statectrl:U14|enalu_latch 
    Info (332119):    -3.149             -46.441 statectrl:U14|enirin_latch 
    Info (332119):    -2.986             -22.213 statectrl:U14|ramin_latch 
    Info (332119):    -2.893              -2.893 statectrl:U14|ramwt_latch 
    Info (332119):    -2.728             -18.228 statectrl:U14|dbfbin_latch 
    Info (332119):    -2.430              -2.430 statectrl:U14|enled_latch 
    Info (332119):    -2.240              -4.832 rom_new:U4|monostable_trigger:inst3|pulse 
    Info (332119):    -2.200             -61.044 ir:U5|instruction[10] 
    Info (332119):    -1.888             -14.504 clk_divider:U1|clk_led 
    Info (332119):    -1.552             -30.149 clk_divider:U1|clk_out 
    Info (332119):    -0.350              -1.830 clk_input 
    Info (332119):    -0.331              -2.648 statectrl:U14|nextn_latch 
    Info (332119):    -0.331              -2.648 statectrl:U14|ramrd_latch 
Info (332146): Worst-case hold slack is -0.988
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -0.988              -1.460 clk_divider:U1|clk_out 
    Info (332119):    -0.226              -1.889 ir:U5|instruction[10] 
    Info (332119):    -0.024              -0.024 rom_new:U4|monostable_trigger:inst3|pulse 
    Info (332119):    -0.016              -0.016 statectrl:U14|dbfbin_latch 
    Info (332119):     0.027               0.000 statectrl:U14|enalu_latch 
    Info (332119):     0.123               0.000 statectrl:U14|enled_latch 
    Info (332119):     0.186               0.000 clk_input 
    Info (332119):     0.208               0.000 statectrl:U14|enirin_latch 
    Info (332119):     0.210               0.000 statectrl:U14|ramwt_latch 
    Info (332119):     0.219               0.000 statectrl:U14|nextn_latch 
    Info (332119):     0.328               0.000 clk_divider:U1|clk_led 
    Info (332119):     0.766               0.000 statectrl:U14|ramin_latch 
    Info (332119):     1.046               0.000 statectrl:U14|ramrd_latch 
Info (332146): Worst-case recovery slack is -0.390
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -0.390              -1.170 clk_input 
    Info (332119):    -0.335              -0.335 statectrl:U14|romin_latch 
Info (332146): Worst-case removal slack is 0.361
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.361               0.000 clk_input 
    Info (332119):     1.065               0.000 statectrl:U14|romin_latch 
Info (332146): Worst-case minimum pulse width slack is -3.000
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.000             -27.475 clk_input 
    Info (332119):    -1.000             -78.000 clk_divider:U1|clk_out 
    Info (332119):    -1.000             -48.000 ir:U5|instruction[10] 
    Info (332119):    -1.000             -17.000 statectrl:U14|enirin_latch 
    Info (332119):    -1.000             -13.000 clk_divider:U1|clk_led 
    Info (332119):    -1.000              -9.000 rom_new:U4|monostable_trigger:inst3|pulse 
    Info (332119):    -1.000              -8.000 statectrl:U14|enalu_latch 
    Info (332119):    -1.000              -8.000 statectrl:U14|nextn_latch 
    Info (332119):    -1.000              -8.000 statectrl:U14|ramin_latch 
    Info (332119):    -1.000              -8.000 statectrl:U14|ramrd_latch 
    Info (332119):    -1.000              -2.000 statectrl:U14|ramwt_latch 
    Info (332119):    -1.000              -1.000 statectrl:U14|enled_latch 
    Info (332119):    -1.000              -1.000 statectrl:U14|romin_latch 
    Info (332119):     0.343               0.000 statectrl:U14|dbfbin_latch 
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 5 warnings
    Info: Peak virtual memory: 4863 megabytes
    Info: Processing ended: Sat Oct 13 19:06:11 2018
    Info: Elapsed time: 00:00:16
    Info: Total CPU time (on all processors): 00:00:08


