verilog work  "../pcie2axilite_bridge/rtl/axi_write_controller.v"
verilog work  "../pcie2axilite_bridge/rtl/axi_read_controller.v"
verilog work  "../pcie2axilite_bridge/rtl/tag_manager.v"
verilog work  "../pcie2axilite_bridge/rtl/s_axi_config.v"
verilog work  "../pcie2axilite_bridge/rtl/saxis_controller.v"
verilog work  "../pcie2axilite_bridge/rtl/maxi_controller.v"
verilog work  "../pcie2axilite_bridge/rtl/maxis_controller.v"
verilog work  "../pcie2axilite_bridge/rtl/pcie_2_axilite.v"
verilog blk_mem_gen_v8_0  "./verilog/blk_mem_gen_v8_0.v"
verilog work  "./verilog/blk_mem_gen_0.v"
verilog work  "./verilog/cq_axis_stimulus.v"
verilog work  "./verilog/pcie_2_axilite_tb.v" 