{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 184 04/29/2009 Service Pack 1 SJ Web Edition " "Info: Version 9.0 Build 184 04/29/2009 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Tue Dec 03 18:57:34 2019 " "Info: Processing started: Tue Dec 03 18:57:34 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off gpr -c gpr --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off gpr -c gpr --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "" "Warning: Timing Analysis is analyzing one or more combinational loops as latches" { { "Warning" "WTDB_COMB_LATCH_NODE" "a0\[0\]\$latch " "Warning: Node \"a0\[0\]\$latch\" is a latch" {  } { { "gpr.vhd" "" { Text "c:/altera/90sp1/quartus/ex4/gpr/gpr.vhd" 14 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "a0\[1\]\$latch " "Warning: Node \"a0\[1\]\$latch\" is a latch" {  } { { "gpr.vhd" "" { Text "c:/altera/90sp1/quartus/ex4/gpr/gpr.vhd" 14 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "a0\[2\]\$latch " "Warning: Node \"a0\[2\]\$latch\" is a latch" {  } { { "gpr.vhd" "" { Text "c:/altera/90sp1/quartus/ex4/gpr/gpr.vhd" 14 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "a0\[3\]\$latch " "Warning: Node \"a0\[3\]\$latch\" is a latch" {  } { { "gpr.vhd" "" { Text "c:/altera/90sp1/quartus/ex4/gpr/gpr.vhd" 14 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "a0\[4\]\$latch " "Warning: Node \"a0\[4\]\$latch\" is a latch" {  } { { "gpr.vhd" "" { Text "c:/altera/90sp1/quartus/ex4/gpr/gpr.vhd" 14 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "a0\[5\]\$latch " "Warning: Node \"a0\[5\]\$latch\" is a latch" {  } { { "gpr.vhd" "" { Text "c:/altera/90sp1/quartus/ex4/gpr/gpr.vhd" 14 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "a0\[6\]\$latch " "Warning: Node \"a0\[6\]\$latch\" is a latch" {  } { { "gpr.vhd" "" { Text "c:/altera/90sp1/quartus/ex4/gpr/gpr.vhd" 14 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "a0\[7\]\$latch " "Warning: Node \"a0\[7\]\$latch\" is a latch" {  } { { "gpr.vhd" "" { Text "c:/altera/90sp1/quartus/ex4/gpr/gpr.vhd" 14 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1}  } {  } 0 0 "Timing Analysis is analyzing one or more combinational loops as latches" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "clk " "Info: Assuming node \"clk\" is an undefined clock" {  } { { "gpr.vhd" "" { Text "c:/altera/90sp1/quartus/ex4/gpr/gpr.vhd" 5 -1 0 } } { "c:/altera/90sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "clk" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_SPECIAL_CLK" "wa\[1\] " "Info: Assuming node \"wa\[1\]\" is a latch enable and/or memory write/read enable. Will not compute fmax for this pin." {  } { { "gpr.vhd" "" { Text "c:/altera/90sp1/quartus/ex4/gpr/gpr.vhd" 6 -1 0 } }  } 0 0 "Assuming node \"%1!s!\" is a latch enable and/or memory write/read enable. Will not compute fmax for this pin." 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_SPECIAL_CLK" "ra\[1\] " "Info: Assuming node \"ra\[1\]\" is a latch enable and/or memory write/read enable. Will not compute fmax for this pin." {  } { { "gpr.vhd" "" { Text "c:/altera/90sp1/quartus/ex4/gpr/gpr.vhd" 6 -1 0 } }  } 0 0 "Assuming node \"%1!s!\" is a latch enable and/or memory write/read enable. Will not compute fmax for this pin." 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_SPECIAL_CLK" "wa\[0\] " "Info: Assuming node \"wa\[0\]\" is a latch enable and/or memory write/read enable. Will not compute fmax for this pin." {  } { { "gpr.vhd" "" { Text "c:/altera/90sp1/quartus/ex4/gpr/gpr.vhd" 6 -1 0 } }  } 0 0 "Assuming node \"%1!s!\" is a latch enable and/or memory write/read enable. Will not compute fmax for this pin." 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_SPECIAL_CLK" "we " "Info: Assuming node \"we\" is a latch enable and/or memory write/read enable. Will not compute fmax for this pin." {  } { { "gpr.vhd" "" { Text "c:/altera/90sp1/quartus/ex4/gpr/gpr.vhd" 5 -1 0 } }  } 0 0 "Assuming node \"%1!s!\" is a latch enable and/or memory write/read enable. Will not compute fmax for this pin." 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_SPECIAL_CLK" "ra\[0\] " "Info: Assuming node \"ra\[0\]\" is a latch enable and/or memory write/read enable. Will not compute fmax for this pin." {  } { { "gpr.vhd" "" { Text "c:/altera/90sp1/quartus/ex4/gpr/gpr.vhd" 6 -1 0 } }  } 0 0 "Assuming node \"%1!s!\" is a latch enable and/or memory write/read enable. Will not compute fmax for this pin." 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Warning" "WTAN_RIPPLE_OR_GATED_CLOCKS_FOUND" "2 " "Warning: Found 2 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" { { "Info" "ITAN_GATED_CLK" "a0\[7\]~49 " "Info: Detected gated clock \"a0\[7\]~49\" as buffer" {  } { { "gpr.vhd" "" { Text "c:/altera/90sp1/quartus/ex4/gpr/gpr.vhd" 14 -1 0 } } { "c:/altera/90sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "a0\[7\]~49" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "a0\[7\]~48 " "Info: Detected gated clock \"a0\[7\]~48\" as buffer" {  } { { "gpr.vhd" "" { Text "c:/altera/90sp1/quartus/ex4/gpr/gpr.vhd" 14 -1 0 } } { "c:/altera/90sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "a0\[7\]~48" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1}  } {  } 0 0 "Found %1!d! node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" 0 0 "" 0 -1}
{ "Info" "ITAN_NO_REG2REG_EXIST" "clk " "Info: No valid register-to-register data paths exist for clock \"clk\"" {  } {  } 0 0 "No valid register-to-register data paths exist for clock \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "a\[6\] wa\[0\] clk 8.746 ns register " "Info: tsu for register \"a\[6\]\" (data pin = \"wa\[0\]\", clock pin = \"clk\") is 8.746 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "11.452 ns + Longest pin register " "Info: + Longest pin to register delay is 11.452 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.469 ns) 1.469 ns wa\[0\] 1 CLK PIN_82 4 " "Info: 1: + IC(0.000 ns) + CELL(1.469 ns) = 1.469 ns; Loc. = PIN_82; Fanout = 4; CLK Node = 'wa\[0\]'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { wa[0] } "NODE_NAME" } } { "gpr.vhd" "" { Text "c:/altera/90sp1/quartus/ex4/gpr/gpr.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(6.460 ns) + CELL(0.292 ns) 8.221 ns a\[0\]~8 2 COMB LC_X10_Y4_N6 8 " "Info: 2: + IC(6.460 ns) + CELL(0.292 ns) = 8.221 ns; Loc. = LC_X10_Y4_N6; Fanout = 8; COMB Node = 'a\[0\]~8'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "6.752 ns" { wa[0] a[0]~8 } "NODE_NAME" } } { "gpr.vhd" "" { Text "c:/altera/90sp1/quartus/ex4/gpr/gpr.vhd" 12 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.364 ns) + CELL(0.867 ns) 11.452 ns a\[6\] 3 REG LC_X21_Y3_N6 1 " "Info: 3: + IC(2.364 ns) + CELL(0.867 ns) = 11.452 ns; Loc. = LC_X21_Y3_N6; Fanout = 1; REG Node = 'a\[6\]'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "3.231 ns" { a[0]~8 a[6] } "NODE_NAME" } } { "gpr.vhd" "" { Text "c:/altera/90sp1/quartus/ex4/gpr/gpr.vhd" 12 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.628 ns ( 22.95 % ) " "Info: Total cell delay = 2.628 ns ( 22.95 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "8.824 ns ( 77.05 % ) " "Info: Total interconnect delay = 8.824 ns ( 77.05 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "11.452 ns" { wa[0] a[0]~8 a[6] } "NODE_NAME" } } { "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "11.452 ns" { wa[0] {} wa[0]~out0 {} a[0]~8 {} a[6] {} } { 0.000ns 0.000ns 6.460ns 2.364ns } { 0.000ns 1.469ns 0.292ns 0.867ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.037 ns + " "Info: + Micro setup delay of destination is 0.037 ns" {  } { { "gpr.vhd" "" { Text "c:/altera/90sp1/quartus/ex4/gpr/gpr.vhd" 12 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 2.743 ns - Shortest register " "Info: - Shortest clock path from clock \"clk\" to destination register is 2.743 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.469 ns) 1.469 ns clk 1 CLK PIN_17 16 " "Info: 1: + IC(0.000 ns) + CELL(1.469 ns) = 1.469 ns; Loc. = PIN_17; Fanout = 16; CLK Node = 'clk'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "gpr.vhd" "" { Text "c:/altera/90sp1/quartus/ex4/gpr/gpr.vhd" 5 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.563 ns) + CELL(0.711 ns) 2.743 ns a\[6\] 2 REG LC_X21_Y3_N6 1 " "Info: 2: + IC(0.563 ns) + CELL(0.711 ns) = 2.743 ns; Loc. = LC_X21_Y3_N6; Fanout = 1; REG Node = 'a\[6\]'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.274 ns" { clk a[6] } "NODE_NAME" } } { "gpr.vhd" "" { Text "c:/altera/90sp1/quartus/ex4/gpr/gpr.vhd" 12 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.180 ns ( 79.48 % ) " "Info: Total cell delay = 2.180 ns ( 79.48 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.563 ns ( 20.52 % ) " "Info: Total interconnect delay = 0.563 ns ( 20.52 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.743 ns" { clk a[6] } "NODE_NAME" } } { "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "2.743 ns" { clk {} clk~out0 {} a[6] {} } { 0.000ns 0.000ns 0.563ns } { 0.000ns 1.469ns 0.711ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "11.452 ns" { wa[0] a[0]~8 a[6] } "NODE_NAME" } } { "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "11.452 ns" { wa[0] {} wa[0]~out0 {} a[0]~8 {} a[6] {} } { 0.000ns 0.000ns 6.460ns 2.364ns } { 0.000ns 1.469ns 0.292ns 0.867ns } "" } } { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.743 ns" { clk a[6] } "NODE_NAME" } } { "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "2.743 ns" { clk {} clk~out0 {} a[6] {} } { 0.000ns 0.000ns 0.563ns } { 0.000ns 1.469ns 0.711ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "ra\[1\] a0\[6\] a0\[6\]\$latch 15.137 ns register " "Info: tco from clock \"ra\[1\]\" to destination pin \"a0\[6\]\" through register \"a0\[6\]\$latch\" is 15.137 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "ra\[1\] source 9.600 ns + Longest register " "Info: + Longest clock path from clock \"ra\[1\]\" to source register is 9.600 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.469 ns) 1.469 ns ra\[1\] 1 CLK PIN_79 2 " "Info: 1: + IC(0.000 ns) + CELL(1.469 ns) = 1.469 ns; Loc. = PIN_79; Fanout = 2; CLK Node = 'ra\[1\]'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { ra[1] } "NODE_NAME" } } { "gpr.vhd" "" { Text "c:/altera/90sp1/quartus/ex4/gpr/gpr.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.635 ns) + CELL(0.292 ns) 4.396 ns a0\[7\]~48 2 COMB LC_X10_Y4_N1 1 " "Info: 2: + IC(2.635 ns) + CELL(0.292 ns) = 4.396 ns; Loc. = LC_X10_Y4_N1; Fanout = 1; COMB Node = 'a0\[7\]~48'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.927 ns" { ra[1] a0[7]~48 } "NODE_NAME" } } { "gpr.vhd" "" { Text "c:/altera/90sp1/quartus/ex4/gpr/gpr.vhd" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.182 ns) + CELL(0.114 ns) 4.692 ns a0\[7\]~49 3 COMB LC_X10_Y4_N2 8 " "Info: 3: + IC(0.182 ns) + CELL(0.114 ns) = 4.692 ns; Loc. = LC_X10_Y4_N2; Fanout = 8; COMB Node = 'a0\[7\]~49'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.296 ns" { a0[7]~48 a0[7]~49 } "NODE_NAME" } } { "gpr.vhd" "" { Text "c:/altera/90sp1/quartus/ex4/gpr/gpr.vhd" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.794 ns) + CELL(0.114 ns) 9.600 ns a0\[6\]\$latch 4 REG LC_X21_Y3_N9 1 " "Info: 4: + IC(4.794 ns) + CELL(0.114 ns) = 9.600 ns; Loc. = LC_X21_Y3_N9; Fanout = 1; REG Node = 'a0\[6\]\$latch'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "4.908 ns" { a0[7]~49 a0[6]$latch } "NODE_NAME" } } { "gpr.vhd" "" { Text "c:/altera/90sp1/quartus/ex4/gpr/gpr.vhd" 14 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.989 ns ( 20.72 % ) " "Info: Total cell delay = 1.989 ns ( 20.72 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "7.611 ns ( 79.28 % ) " "Info: Total interconnect delay = 7.611 ns ( 79.28 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "9.600 ns" { ra[1] a0[7]~48 a0[7]~49 a0[6]$latch } "NODE_NAME" } } { "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "9.600 ns" { ra[1] {} ra[1]~out0 {} a0[7]~48 {} a0[7]~49 {} a0[6]$latch {} } { 0.000ns 0.000ns 2.635ns 0.182ns 4.794ns } { 0.000ns 1.469ns 0.292ns 0.114ns 0.114ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.000 ns + " "Info: + Micro clock to output delay of source is 0.000 ns" {  } { { "gpr.vhd" "" { Text "c:/altera/90sp1/quartus/ex4/gpr/gpr.vhd" 14 0 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "5.537 ns + Longest register pin " "Info: + Longest register to pin delay is 5.537 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns a0\[6\]\$latch 1 REG LC_X21_Y3_N9 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X21_Y3_N9; Fanout = 1; REG Node = 'a0\[6\]\$latch'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { a0[6]$latch } "NODE_NAME" } } { "gpr.vhd" "" { Text "c:/altera/90sp1/quartus/ex4/gpr/gpr.vhd" 14 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.413 ns) + CELL(2.124 ns) 5.537 ns a0\[6\] 2 PIN PIN_28 0 " "Info: 2: + IC(3.413 ns) + CELL(2.124 ns) = 5.537 ns; Loc. = PIN_28; Fanout = 0; PIN Node = 'a0\[6\]'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "5.537 ns" { a0[6]$latch a0[6] } "NODE_NAME" } } { "gpr.vhd" "" { Text "c:/altera/90sp1/quartus/ex4/gpr/gpr.vhd" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.124 ns ( 38.36 % ) " "Info: Total cell delay = 2.124 ns ( 38.36 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.413 ns ( 61.64 % ) " "Info: Total interconnect delay = 3.413 ns ( 61.64 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "5.537 ns" { a0[6]$latch a0[6] } "NODE_NAME" } } { "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "5.537 ns" { a0[6]$latch {} a0[6] {} } { 0.000ns 3.413ns } { 0.000ns 2.124ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "9.600 ns" { ra[1] a0[7]~48 a0[7]~49 a0[6]$latch } "NODE_NAME" } } { "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "9.600 ns" { ra[1] {} ra[1]~out0 {} a0[7]~48 {} a0[7]~49 {} a0[6]$latch {} } { 0.000ns 0.000ns 2.635ns 0.182ns 4.794ns } { 0.000ns 1.469ns 0.292ns 0.114ns 0.114ns } "" } } { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "5.537 ns" { a0[6]$latch a0[6] } "NODE_NAME" } } { "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "5.537 ns" { a0[6]$latch {} a0[6] {} } { 0.000ns 3.413ns } { 0.000ns 2.124ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "a0\[1\]\$latch wa\[1\] ra\[1\] 0.295 ns register " "Info: th for register \"a0\[1\]\$latch\" (data pin = \"wa\[1\]\", clock pin = \"ra\[1\]\") is 0.295 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "ra\[1\] destination 9.552 ns + Longest register " "Info: + Longest clock path from clock \"ra\[1\]\" to destination register is 9.552 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.469 ns) 1.469 ns ra\[1\] 1 CLK PIN_79 2 " "Info: 1: + IC(0.000 ns) + CELL(1.469 ns) = 1.469 ns; Loc. = PIN_79; Fanout = 2; CLK Node = 'ra\[1\]'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { ra[1] } "NODE_NAME" } } { "gpr.vhd" "" { Text "c:/altera/90sp1/quartus/ex4/gpr/gpr.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.635 ns) + CELL(0.292 ns) 4.396 ns a0\[7\]~48 2 COMB LC_X10_Y4_N1 1 " "Info: 2: + IC(2.635 ns) + CELL(0.292 ns) = 4.396 ns; Loc. = LC_X10_Y4_N1; Fanout = 1; COMB Node = 'a0\[7\]~48'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.927 ns" { ra[1] a0[7]~48 } "NODE_NAME" } } { "gpr.vhd" "" { Text "c:/altera/90sp1/quartus/ex4/gpr/gpr.vhd" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.182 ns) + CELL(0.114 ns) 4.692 ns a0\[7\]~49 3 COMB LC_X10_Y4_N2 8 " "Info: 3: + IC(0.182 ns) + CELL(0.114 ns) = 4.692 ns; Loc. = LC_X10_Y4_N2; Fanout = 8; COMB Node = 'a0\[7\]~49'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.296 ns" { a0[7]~48 a0[7]~49 } "NODE_NAME" } } { "gpr.vhd" "" { Text "c:/altera/90sp1/quartus/ex4/gpr/gpr.vhd" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.746 ns) + CELL(0.114 ns) 9.552 ns a0\[1\]\$latch 4 REG LC_X8_Y3_N2 1 " "Info: 4: + IC(4.746 ns) + CELL(0.114 ns) = 9.552 ns; Loc. = LC_X8_Y3_N2; Fanout = 1; REG Node = 'a0\[1\]\$latch'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "4.860 ns" { a0[7]~49 a0[1]$latch } "NODE_NAME" } } { "gpr.vhd" "" { Text "c:/altera/90sp1/quartus/ex4/gpr/gpr.vhd" 14 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.989 ns ( 20.82 % ) " "Info: Total cell delay = 1.989 ns ( 20.82 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "7.563 ns ( 79.18 % ) " "Info: Total interconnect delay = 7.563 ns ( 79.18 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "9.552 ns" { ra[1] a0[7]~48 a0[7]~49 a0[1]$latch } "NODE_NAME" } } { "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "9.552 ns" { ra[1] {} ra[1]~out0 {} a0[7]~48 {} a0[7]~49 {} a0[1]$latch {} } { 0.000ns 0.000ns 2.635ns 0.182ns 4.746ns } { 0.000ns 1.469ns 0.292ns 0.114ns 0.114ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.000 ns + " "Info: + Micro hold delay of destination is 0.000 ns" {  } { { "gpr.vhd" "" { Text "c:/altera/90sp1/quartus/ex4/gpr/gpr.vhd" 14 0 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "9.257 ns - Shortest pin register " "Info: - Shortest pin to register delay is 9.257 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.475 ns) 1.475 ns wa\[1\] 1 CLK PIN_51 4 " "Info: 1: + IC(0.000 ns) + CELL(1.475 ns) = 1.475 ns; Loc. = PIN_51; Fanout = 4; CLK Node = 'wa\[1\]'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { wa[1] } "NODE_NAME" } } { "gpr.vhd" "" { Text "c:/altera/90sp1/quartus/ex4/gpr/gpr.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(5.111 ns) + CELL(0.442 ns) 7.028 ns a0\[0\]~46 2 COMB LC_X10_Y4_N7 8 " "Info: 2: + IC(5.111 ns) + CELL(0.442 ns) = 7.028 ns; Loc. = LC_X10_Y4_N7; Fanout = 8; COMB Node = 'a0\[0\]~46'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "5.553 ns" { wa[1] a0[0]~46 } "NODE_NAME" } } { "gpr.vhd" "" { Text "c:/altera/90sp1/quartus/ex4/gpr/gpr.vhd" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.182 ns) + CELL(0.114 ns) 7.324 ns a0\[1\]~50 3 COMB LC_X10_Y4_N8 1 " "Info: 3: + IC(0.182 ns) + CELL(0.114 ns) = 7.324 ns; Loc. = LC_X10_Y4_N8; Fanout = 1; COMB Node = 'a0\[1\]~50'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.296 ns" { a0[0]~46 a0[1]~50 } "NODE_NAME" } } { "gpr.vhd" "" { Text "c:/altera/90sp1/quartus/ex4/gpr/gpr.vhd" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.491 ns) + CELL(0.442 ns) 9.257 ns a0\[1\]\$latch 4 REG LC_X8_Y3_N2 1 " "Info: 4: + IC(1.491 ns) + CELL(0.442 ns) = 9.257 ns; Loc. = LC_X8_Y3_N2; Fanout = 1; REG Node = 'a0\[1\]\$latch'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.933 ns" { a0[1]~50 a0[1]$latch } "NODE_NAME" } } { "gpr.vhd" "" { Text "c:/altera/90sp1/quartus/ex4/gpr/gpr.vhd" 14 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.473 ns ( 26.71 % ) " "Info: Total cell delay = 2.473 ns ( 26.71 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "6.784 ns ( 73.29 % ) " "Info: Total interconnect delay = 6.784 ns ( 73.29 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "9.257 ns" { wa[1] a0[0]~46 a0[1]~50 a0[1]$latch } "NODE_NAME" } } { "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "9.257 ns" { wa[1] {} wa[1]~out0 {} a0[0]~46 {} a0[1]~50 {} a0[1]$latch {} } { 0.000ns 0.000ns 5.111ns 0.182ns 1.491ns } { 0.000ns 1.475ns 0.442ns 0.114ns 0.442ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "9.552 ns" { ra[1] a0[7]~48 a0[7]~49 a0[1]$latch } "NODE_NAME" } } { "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "9.552 ns" { ra[1] {} ra[1]~out0 {} a0[7]~48 {} a0[7]~49 {} a0[1]$latch {} } { 0.000ns 0.000ns 2.635ns 0.182ns 4.746ns } { 0.000ns 1.469ns 0.292ns 0.114ns 0.114ns } "" } } { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "9.257 ns" { wa[1] a0[0]~46 a0[1]~50 a0[1]$latch } "NODE_NAME" } } { "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "9.257 ns" { wa[1] {} wa[1]~out0 {} a0[0]~46 {} a0[1]~50 {} a0[1]$latch {} } { 0.000ns 0.000ns 5.111ns 0.182ns 1.491ns } { 0.000ns 1.475ns 0.442ns 0.114ns 0.442ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 11 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 11 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "194 " "Info: Peak virtual memory: 194 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Tue Dec 03 18:57:35 2019 " "Info: Processing ended: Tue Dec 03 18:57:35 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Info: Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
