// Copyright (C) 1991-2013 Altera Corporation
// Your use of Altera Corporation's design tools, logic functions 
// and other software and tools, and its AMPP partner logic 
// functions, and any output files from any of the foregoing 
// (including device programming or simulation files), and any 
// associated documentation or information are expressly subject 
// to the terms and conditions of the Altera Program License 
// Subscription Agreement, Altera MegaCore Function License 
// Agreement, or other applicable license agreement, including, 
// without limitation, that your use is for the sole purpose of 
// programming logic devices manufactured by Altera and sold by 
// Altera or its authorized distributors.  Please refer to the 
// applicable agreement for further details.

// VENDOR "Altera"
// PROGRAM "Quartus II 64-Bit"
// VERSION "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition"

// DATE "12/17/2025 18:40:50"

// 
// Device: Altera EP4CE115F29C7 Package FBGA780
// 

// 
// This Verilog file should be used for ModelSim-Altera (Verilog) only
// 

`timescale 1 ps/ 1 ps

module lab7part3 (
	clk,
	dbg_pc,
	dbg_r0,
	dbg_r1,
	dbg_mdr,
	dbg_mar,
	dbg_sp,
	r0SegLo,
	r0SegHi,
	r1SegLo,
	r1SegHi,
	pcSegLo,
	pcSegHi,
	spSegLo,
	spSegHi,
	zSeg);
input 	clk;
output 	[7:0] dbg_pc;
output 	[7:0] dbg_r0;
output 	[7:0] dbg_r1;
output 	[7:0] dbg_mdr;
output 	[7:0] dbg_mar;
output 	[7:0] dbg_sp;
output 	[0:6] r0SegLo;
output 	[0:6] r0SegHi;
output 	[0:6] r1SegLo;
output 	[0:6] r1SegHi;
output 	[0:6] pcSegLo;
output 	[0:6] pcSegHi;
output 	[0:6] spSegLo;
output 	[0:6] spSegHi;
output 	zSeg;

// Design Ports Information
// dbg_pc[0]	=>  Location: PIN_Y16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// dbg_pc[1]	=>  Location: PIN_AC19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// dbg_pc[2]	=>  Location: PIN_AE24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// dbg_pc[3]	=>  Location: PIN_AD19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// dbg_pc[4]	=>  Location: PIN_AE22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// dbg_pc[5]	=>  Location: PIN_AF22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// dbg_pc[6]	=>  Location: PIN_AC21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// dbg_pc[7]	=>  Location: PIN_Y17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// dbg_r0[0]	=>  Location: PIN_E28,	 I/O Standard: 2.5 V,	 Current Strength: Default
// dbg_r0[1]	=>  Location: PIN_F27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// dbg_r0[2]	=>  Location: PIN_F28,	 I/O Standard: 2.5 V,	 Current Strength: Default
// dbg_r0[3]	=>  Location: PIN_E27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// dbg_r0[4]	=>  Location: PIN_R22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// dbg_r0[5]	=>  Location: PIN_R21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// dbg_r0[6]	=>  Location: PIN_R24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// dbg_r0[7]	=>  Location: PIN_R27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// dbg_r1[0]	=>  Location: PIN_R23,	 I/O Standard: 2.5 V,	 Current Strength: Default
// dbg_r1[1]	=>  Location: PIN_R25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// dbg_r1[2]	=>  Location: PIN_T21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// dbg_r1[3]	=>  Location: PIN_P21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// dbg_r1[4]	=>  Location: PIN_R26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// dbg_r1[5]	=>  Location: PIN_T26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// dbg_r1[6]	=>  Location: PIN_R28,	 I/O Standard: 2.5 V,	 Current Strength: Default
// dbg_r1[7]	=>  Location: PIN_T22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// dbg_mdr[0]	=>  Location: PIN_M27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// dbg_mdr[1]	=>  Location: PIN_M26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// dbg_mdr[2]	=>  Location: PIN_N25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// dbg_mdr[3]	=>  Location: PIN_N26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// dbg_mdr[4]	=>  Location: PIN_P25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// dbg_mdr[5]	=>  Location: PIN_M23,	 I/O Standard: 2.5 V,	 Current Strength: Default
// dbg_mdr[6]	=>  Location: PIN_P26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// dbg_mdr[7]	=>  Location: PIN_M28,	 I/O Standard: 2.5 V,	 Current Strength: Default
// dbg_mar[0]	=>  Location: PIN_J25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// dbg_mar[1]	=>  Location: PIN_L24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// dbg_mar[2]	=>  Location: PIN_G27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// dbg_mar[3]	=>  Location: PIN_P27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// dbg_mar[4]	=>  Location: PIN_L23,	 I/O Standard: 2.5 V,	 Current Strength: Default
// dbg_mar[5]	=>  Location: PIN_L27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// dbg_mar[6]	=>  Location: PIN_G28,	 I/O Standard: 2.5 V,	 Current Strength: Default
// dbg_mar[7]	=>  Location: PIN_J26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// dbg_sp[0]	=>  Location: PIN_M25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// dbg_sp[1]	=>  Location: PIN_K27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// dbg_sp[2]	=>  Location: PIN_L28,	 I/O Standard: 2.5 V,	 Current Strength: Default
// dbg_sp[3]	=>  Location: PIN_K28,	 I/O Standard: 2.5 V,	 Current Strength: Default
// dbg_sp[4]	=>  Location: PIN_AH25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// dbg_sp[5]	=>  Location: PIN_AD25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// dbg_sp[6]	=>  Location: PIN_AH23,	 I/O Standard: 2.5 V,	 Current Strength: Default
// dbg_sp[7]	=>  Location: PIN_AF25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// r0SegLo[6]	=>  Location: PIN_H22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// r0SegLo[5]	=>  Location: PIN_J22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// r0SegLo[4]	=>  Location: PIN_L25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// r0SegLo[3]	=>  Location: PIN_L26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// r0SegLo[2]	=>  Location: PIN_E17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// r0SegLo[1]	=>  Location: PIN_F22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// r0SegLo[0]	=>  Location: PIN_G18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// r0SegHi[6]	=>  Location: PIN_U24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// r0SegHi[5]	=>  Location: PIN_U23,	 I/O Standard: 2.5 V,	 Current Strength: Default
// r0SegHi[4]	=>  Location: PIN_W25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// r0SegHi[3]	=>  Location: PIN_W22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// r0SegHi[2]	=>  Location: PIN_W21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// r0SegHi[1]	=>  Location: PIN_Y22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// r0SegHi[0]	=>  Location: PIN_M24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// r1SegLo[6]	=>  Location: PIN_W28,	 I/O Standard: 2.5 V,	 Current Strength: Default
// r1SegLo[5]	=>  Location: PIN_W27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// r1SegLo[4]	=>  Location: PIN_Y26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// r1SegLo[3]	=>  Location: PIN_W26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// r1SegLo[2]	=>  Location: PIN_Y25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// r1SegLo[1]	=>  Location: PIN_AA26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// r1SegLo[0]	=>  Location: PIN_AA25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// r1SegHi[6]	=>  Location: PIN_Y19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// r1SegHi[5]	=>  Location: PIN_AF23,	 I/O Standard: 2.5 V,	 Current Strength: Default
// r1SegHi[4]	=>  Location: PIN_AD24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// r1SegHi[3]	=>  Location: PIN_AA21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// r1SegHi[2]	=>  Location: PIN_AB20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// r1SegHi[1]	=>  Location: PIN_U21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// r1SegHi[0]	=>  Location: PIN_V21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pcSegLo[6]	=>  Location: PIN_AE18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pcSegLo[5]	=>  Location: PIN_AF19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pcSegLo[4]	=>  Location: PIN_AE19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pcSegLo[3]	=>  Location: PIN_AH21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pcSegLo[2]	=>  Location: PIN_AG21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pcSegLo[1]	=>  Location: PIN_AA19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pcSegLo[0]	=>  Location: PIN_AB19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pcSegHi[6]	=>  Location: PIN_AH18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pcSegHi[5]	=>  Location: PIN_AF18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pcSegHi[4]	=>  Location: PIN_AG19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pcSegHi[3]	=>  Location: PIN_AH19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pcSegHi[2]	=>  Location: PIN_AB18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pcSegHi[1]	=>  Location: PIN_AC18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pcSegHi[0]	=>  Location: PIN_AD18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// spSegLo[6]	=>  Location: PIN_AC17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// spSegLo[5]	=>  Location: PIN_AA15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// spSegLo[4]	=>  Location: PIN_AB15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// spSegLo[3]	=>  Location: PIN_AB17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// spSegLo[2]	=>  Location: PIN_AA16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// spSegLo[1]	=>  Location: PIN_AB16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// spSegLo[0]	=>  Location: PIN_AA17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// spSegHi[6]	=>  Location: PIN_AA14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// spSegHi[5]	=>  Location: PIN_AG18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// spSegHi[4]	=>  Location: PIN_AF17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// spSegHi[3]	=>  Location: PIN_AH17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// spSegHi[2]	=>  Location: PIN_AG17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// spSegHi[1]	=>  Location: PIN_AE17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// spSegHi[0]	=>  Location: PIN_AD17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// zSeg	=>  Location: PIN_F17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// clk	=>  Location: PIN_N21,	 I/O Standard: 2.5 V,	 Current Strength: Default


wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

tri1 devclrn;
tri1 devpor;
tri1 devoe;
wire \dbg_pc[0]~output_o ;
wire \dbg_pc[1]~output_o ;
wire \dbg_pc[2]~output_o ;
wire \dbg_pc[3]~output_o ;
wire \dbg_pc[4]~output_o ;
wire \dbg_pc[5]~output_o ;
wire \dbg_pc[6]~output_o ;
wire \dbg_pc[7]~output_o ;
wire \dbg_r0[0]~output_o ;
wire \dbg_r0[1]~output_o ;
wire \dbg_r0[2]~output_o ;
wire \dbg_r0[3]~output_o ;
wire \dbg_r0[4]~output_o ;
wire \dbg_r0[5]~output_o ;
wire \dbg_r0[6]~output_o ;
wire \dbg_r0[7]~output_o ;
wire \dbg_r1[0]~output_o ;
wire \dbg_r1[1]~output_o ;
wire \dbg_r1[2]~output_o ;
wire \dbg_r1[3]~output_o ;
wire \dbg_r1[4]~output_o ;
wire \dbg_r1[5]~output_o ;
wire \dbg_r1[6]~output_o ;
wire \dbg_r1[7]~output_o ;
wire \dbg_mdr[0]~output_o ;
wire \dbg_mdr[1]~output_o ;
wire \dbg_mdr[2]~output_o ;
wire \dbg_mdr[3]~output_o ;
wire \dbg_mdr[4]~output_o ;
wire \dbg_mdr[5]~output_o ;
wire \dbg_mdr[6]~output_o ;
wire \dbg_mdr[7]~output_o ;
wire \dbg_mar[0]~output_o ;
wire \dbg_mar[1]~output_o ;
wire \dbg_mar[2]~output_o ;
wire \dbg_mar[3]~output_o ;
wire \dbg_mar[4]~output_o ;
wire \dbg_mar[5]~output_o ;
wire \dbg_mar[6]~output_o ;
wire \dbg_mar[7]~output_o ;
wire \dbg_sp[0]~output_o ;
wire \dbg_sp[1]~output_o ;
wire \dbg_sp[2]~output_o ;
wire \dbg_sp[3]~output_o ;
wire \dbg_sp[4]~output_o ;
wire \dbg_sp[5]~output_o ;
wire \dbg_sp[6]~output_o ;
wire \dbg_sp[7]~output_o ;
wire \r0SegLo[6]~output_o ;
wire \r0SegLo[5]~output_o ;
wire \r0SegLo[4]~output_o ;
wire \r0SegLo[3]~output_o ;
wire \r0SegLo[2]~output_o ;
wire \r0SegLo[1]~output_o ;
wire \r0SegLo[0]~output_o ;
wire \r0SegHi[6]~output_o ;
wire \r0SegHi[5]~output_o ;
wire \r0SegHi[4]~output_o ;
wire \r0SegHi[3]~output_o ;
wire \r0SegHi[2]~output_o ;
wire \r0SegHi[1]~output_o ;
wire \r0SegHi[0]~output_o ;
wire \r1SegLo[6]~output_o ;
wire \r1SegLo[5]~output_o ;
wire \r1SegLo[4]~output_o ;
wire \r1SegLo[3]~output_o ;
wire \r1SegLo[2]~output_o ;
wire \r1SegLo[1]~output_o ;
wire \r1SegLo[0]~output_o ;
wire \r1SegHi[6]~output_o ;
wire \r1SegHi[5]~output_o ;
wire \r1SegHi[4]~output_o ;
wire \r1SegHi[3]~output_o ;
wire \r1SegHi[2]~output_o ;
wire \r1SegHi[1]~output_o ;
wire \r1SegHi[0]~output_o ;
wire \pcSegLo[6]~output_o ;
wire \pcSegLo[5]~output_o ;
wire \pcSegLo[4]~output_o ;
wire \pcSegLo[3]~output_o ;
wire \pcSegLo[2]~output_o ;
wire \pcSegLo[1]~output_o ;
wire \pcSegLo[0]~output_o ;
wire \pcSegHi[6]~output_o ;
wire \pcSegHi[5]~output_o ;
wire \pcSegHi[4]~output_o ;
wire \pcSegHi[3]~output_o ;
wire \pcSegHi[2]~output_o ;
wire \pcSegHi[1]~output_o ;
wire \pcSegHi[0]~output_o ;
wire \spSegLo[6]~output_o ;
wire \spSegLo[5]~output_o ;
wire \spSegLo[4]~output_o ;
wire \spSegLo[3]~output_o ;
wire \spSegLo[2]~output_o ;
wire \spSegLo[1]~output_o ;
wire \spSegLo[0]~output_o ;
wire \spSegHi[6]~output_o ;
wire \spSegHi[5]~output_o ;
wire \spSegHi[4]~output_o ;
wire \spSegHi[3]~output_o ;
wire \spSegHi[2]~output_o ;
wire \spSegHi[1]~output_o ;
wire \spSegHi[0]~output_o ;
wire \zSeg~output_o ;
wire \clk~input_o ;
wire \ALU|auto_generated|_~0_combout ;
wire \MUX_M|auto_generated|result_node[0]~0_combout ;
wire \ALU|auto_generated|result_int[0]~1_cout ;
wire \ALU|auto_generated|result_int[1]~2_combout ;
wire \ALU|auto_generated|op_1~0_combout ;
wire \r1_enable~combout ;
wire \MDR|dffs[0]~0_combout ;
wire \SP|auto_generated|counter_comb_bita0~combout ;
wire \SP|auto_generated|_~0_combout ;
wire \MUX_MAR|auto_generated|result_node[0]~0_combout ;
wire \MUX_MAR|auto_generated|result_node[0]~1_combout ;
wire \MUX_M|auto_generated|result_node[1]~1_combout ;
wire \ALU|auto_generated|_~1_combout ;
wire \ALU|auto_generated|result_int[1]~3 ;
wire \ALU|auto_generated|result_int[2]~4_combout ;
wire \ALU|auto_generated|op_1~1_combout ;
wire \MDR|dffs[1]~1_combout ;
wire \MUX_M|auto_generated|result_node[2]~2_combout ;
wire \ALU|auto_generated|_~2_combout ;
wire \ALU|auto_generated|result_int[2]~5 ;
wire \ALU|auto_generated|result_int[3]~6_combout ;
wire \ALU|auto_generated|op_1~2_combout ;
wire \MDR|dffs[2]~2_combout ;
wire \MUX_M|auto_generated|result_node[3]~3_combout ;
wire \ALU|auto_generated|_~3_combout ;
wire \ALU|auto_generated|result_int[3]~7 ;
wire \ALU|auto_generated|result_int[4]~8_combout ;
wire \ALU|auto_generated|op_1~3_combout ;
wire \MDR|dffs[3]~3_combout ;
wire \ALU|auto_generated|_~4_combout ;
wire \MUX_M|auto_generated|result_node[4]~4_combout ;
wire \ALU|auto_generated|result_int[4]~9 ;
wire \ALU|auto_generated|result_int[5]~10_combout ;
wire \ALU|auto_generated|op_1~4_combout ;
wire \MDR|dffs[4]~4_combout ;
wire \MUX_M|auto_generated|result_node[5]~5_combout ;
wire \ALU|auto_generated|_~5_combout ;
wire \ALU|auto_generated|result_int[5]~11 ;
wire \ALU|auto_generated|result_int[6]~12_combout ;
wire \ALU|auto_generated|op_1~5_combout ;
wire \MDR|dffs[5]~5_combout ;
wire \ALU|auto_generated|_~6_combout ;
wire \MUX_M|auto_generated|result_node[6]~6_combout ;
wire \ALU|auto_generated|result_int[6]~13 ;
wire \ALU|auto_generated|result_int[7]~14_combout ;
wire \ALU|auto_generated|op_1~6_combout ;
wire \MDR|dffs[6]~6_combout ;
wire \SP|auto_generated|counter_comb_bita0~COUT ;
wire \SP|auto_generated|counter_comb_bita1~combout ;
wire \SP|auto_generated|counter_comb_bita1~COUT ;
wire \SP|auto_generated|counter_comb_bita2~combout ;
wire \SP|auto_generated|counter_comb_bita2~COUT ;
wire \SP|auto_generated|counter_comb_bita3~combout ;
wire \SP|auto_generated|counter_comb_bita3~COUT ;
wire \SP|auto_generated|counter_comb_bita4~combout ;
wire \SP|auto_generated|counter_comb_bita4~COUT ;
wire \SP|auto_generated|counter_comb_bita5~combout ;
wire \SP|auto_generated|counter_comb_bita5~COUT ;
wire \SP|auto_generated|counter_comb_bita6~combout ;
wire \SP|auto_generated|counter_comb_bita6~COUT ;
wire \SP|auto_generated|counter_comb_bita7~combout ;
wire \PC|auto_generated|counter_comb_bita0~COUT ;
wire \PC|auto_generated|counter_comb_bita1~combout ;
wire \mux_z_d[0][0]~0_combout ;
wire \mux_z_d[0][0]~1_combout ;
wire \MUX_Z|auto_generated|result_node[0]~0_combout ;
wire \pc_load~combout ;
wire \PC|auto_generated|counter_comb_bita1~COUT ;
wire \PC|auto_generated|counter_comb_bita2~combout ;
wire \PC|auto_generated|counter_comb_bita2~COUT ;
wire \PC|auto_generated|counter_comb_bita3~combout ;
wire \PC|auto_generated|counter_comb_bita3~COUT ;
wire \PC|auto_generated|counter_comb_bita4~combout ;
wire \PC|auto_generated|counter_comb_bita4~COUT ;
wire \PC|auto_generated|counter_comb_bita5~combout ;
wire \PC|auto_generated|counter_comb_bita5~COUT ;
wire \PC|auto_generated|counter_comb_bita6~combout ;
wire \PC|auto_generated|counter_comb_bita6~COUT ;
wire \PC|auto_generated|counter_comb_bita7~combout ;
wire \MUX_MAR|auto_generated|result_node[7]~14_combout ;
wire \MUX_MAR|auto_generated|result_node[7]~15_combout ;
wire \MUX_MAR|auto_generated|result_node[6]~12_combout ;
wire \MUX_MAR|auto_generated|result_node[6]~13_combout ;
wire \MUX_MAR|auto_generated|result_node[5]~10_combout ;
wire \MUX_MAR|auto_generated|result_node[5]~11_combout ;
wire \MUX_MAR|auto_generated|result_node[4]~8_combout ;
wire \MUX_MAR|auto_generated|result_node[4]~9_combout ;
wire \MUX_MAR|auto_generated|result_node[3]~6_combout ;
wire \MUX_MAR|auto_generated|result_node[3]~7_combout ;
wire \MUX_MAR|auto_generated|result_node[2]~4_combout ;
wire \MUX_MAR|auto_generated|result_node[2]~5_combout ;
wire \MUX_MAR|auto_generated|result_node[1]~2_combout ;
wire \MUX_MAR|auto_generated|result_node[1]~3_combout ;
wire \USeq|uROM|srom|rom_block|auto_generated|q_a[12]~clkctrl_outclk ;
wire \IR|dffs[0]~1_combout ;
wire \IR|dffs[0]~2_combout ;
wire \r0_enable~combout ;
wire \ALU|auto_generated|_~7_combout ;
wire \MUX_M|auto_generated|result_node[7]~7_combout ;
wire \ALU|auto_generated|result_int[7]~15 ;
wire \ALU|auto_generated|result_int[8]~16_combout ;
wire \ALU|auto_generated|op_1~7_combout ;
wire \MDR|dffs[7]~7_combout ;
wire \MDR|dffs[7]~feeder_combout ;
wire \IR|dffs[7]~17_combout ;
wire \IR|dffs[7]~18_combout ;
wire \USeq|uPC_mux|auto_generated|result_node[7]~7_combout ;
wire \IR|dffs[6]~13_combout ;
wire \IR|dffs[6]~14_combout ;
wire \USeq|uPC_mux|auto_generated|result_node[6]~6_combout ;
wire \IR|dffs[5]~9_combout ;
wire \IR|dffs[5]~10_combout ;
wire \USeq|uPC_mux|auto_generated|result_node[5]~5_combout ;
wire \IR|dffs[4]~5_combout ;
wire \IR|dffs[4]~6_combout ;
wire \USeq|uPC_mux|auto_generated|result_node[4]~4_combout ;
wire \USeq|uPC_mux|auto_generated|result_node[3]~3_combout ;
wire \USeq|uPC_mux|auto_generated|result_node[2]~2_combout ;
wire \USeq|uPC_mux|auto_generated|result_node[1]~1_combout ;
wire \USeq|uPC_mux|auto_generated|result_node[0]~0_combout ;
wire \comb~0_combout ;
wire \comb~0clkctrl_outclk ;
wire \PC|auto_generated|counter_comb_bita0~combout ;
wire \R0_Display1|segment[6]~0_combout ;
wire \R0_Display1|segment[5]~1_combout ;
wire \R0_Display1|segment[4]~2_combout ;
wire \R0_Display1|segment[3]~3_combout ;
wire \R0_Display1|segment[2]~4_combout ;
wire \R0_Display1|segment[1]~5_combout ;
wire \R0_Display1|segment[0]~6_combout ;
wire \R0_Display2|segment[6]~0_combout ;
wire \R0_Display2|segment[5]~1_combout ;
wire \R0_Display2|segment[4]~2_combout ;
wire \R0_Display2|segment[3]~3_combout ;
wire \R0_Display2|segment[2]~4_combout ;
wire \R0_Display2|segment[1]~5_combout ;
wire \R0_Display2|segment[0]~6_combout ;
wire \R1_Display1|segment[6]~0_combout ;
wire \R1_Display1|segment[5]~1_combout ;
wire \R1_Display1|segment[4]~2_combout ;
wire \R1_Display1|segment[3]~3_combout ;
wire \R1_Display1|segment[2]~4_combout ;
wire \R1_Display1|segment[1]~5_combout ;
wire \R1_Display1|segment[0]~6_combout ;
wire \R1_Display2|segment[6]~0_combout ;
wire \R1_Display2|segment[5]~1_combout ;
wire \R1_Display2|segment[4]~2_combout ;
wire \R1_Display2|segment[3]~3_combout ;
wire \R1_Display2|segment[2]~4_combout ;
wire \R1_Display2|segment[1]~5_combout ;
wire \R1_Display2|segment[0]~6_combout ;
wire \PC_Display1|segment[6]~0_combout ;
wire \PC_Display1|segment[5]~1_combout ;
wire \PC_Display1|segment[4]~2_combout ;
wire \PC_Display1|segment[3]~3_combout ;
wire \PC_Display1|segment[2]~4_combout ;
wire \PC_Display1|segment[1]~5_combout ;
wire \PC_Display1|segment[0]~6_combout ;
wire \PC_Display2|segment[6]~0_combout ;
wire \PC_Display2|segment[5]~1_combout ;
wire \PC_Display2|segment[4]~2_combout ;
wire \PC_Display2|segment[3]~3_combout ;
wire \PC_Display2|segment[2]~4_combout ;
wire \PC_Display2|segment[1]~5_combout ;
wire \PC_Display2|segment[0]~6_combout ;
wire \SP_Display1|segment[6]~0_combout ;
wire \SP_Display1|segment[5]~1_combout ;
wire \SP_Display1|segment[4]~2_combout ;
wire \SP_Display1|segment[3]~3_combout ;
wire \SP_Display1|segment[2]~4_combout ;
wire \SP_Display1|segment[1]~5_combout ;
wire \SP_Display1|segment[0]~6_combout ;
wire \SP_Display2|segment[6]~0_combout ;
wire \SP_Display2|segment[5]~1_combout ;
wire \SP_Display2|segment[4]~2_combout ;
wire \SP_Display2|segment[3]~3_combout ;
wire \SP_Display2|segment[2]~4_combout ;
wire \SP_Display2|segment[1]~5_combout ;
wire \SP_Display2|segment[0]~6_combout ;
wire [7:0] \MAR|dffs ;
wire [28:0] \USeq|uROM|srom|rom_block|auto_generated|q_a ;
wire [7:0] \USeq|uPC|dffs ;
wire [7:0] \PC|auto_generated|counter_reg_bit ;
wire [7:0] \SP|auto_generated|counter_reg_bit ;
wire [7:0] \MEMORY|sram|ram_block|auto_generated|q_a ;
wire [0:0] \Z|dffs ;
wire [7:0] \R0|dffs ;
wire [7:0] \R1|dffs ;
wire [7:0] \MDR|dffs ;

wire [17:0] \MEMORY|sram|ram_block|auto_generated|ram_block1a0_PORTADATAOUT_bus ;
wire [35:0] \USeq|uROM|srom|rom_block|auto_generated|ram_block1a0_PORTADATAOUT_bus ;

assign \MEMORY|sram|ram_block|auto_generated|q_a [0] = \MEMORY|sram|ram_block|auto_generated|ram_block1a0_PORTADATAOUT_bus [0];
assign \MEMORY|sram|ram_block|auto_generated|q_a [1] = \MEMORY|sram|ram_block|auto_generated|ram_block1a0_PORTADATAOUT_bus [1];
assign \MEMORY|sram|ram_block|auto_generated|q_a [2] = \MEMORY|sram|ram_block|auto_generated|ram_block1a0_PORTADATAOUT_bus [2];
assign \MEMORY|sram|ram_block|auto_generated|q_a [3] = \MEMORY|sram|ram_block|auto_generated|ram_block1a0_PORTADATAOUT_bus [3];
assign \MEMORY|sram|ram_block|auto_generated|q_a [4] = \MEMORY|sram|ram_block|auto_generated|ram_block1a0_PORTADATAOUT_bus [4];
assign \MEMORY|sram|ram_block|auto_generated|q_a [5] = \MEMORY|sram|ram_block|auto_generated|ram_block1a0_PORTADATAOUT_bus [5];
assign \MEMORY|sram|ram_block|auto_generated|q_a [6] = \MEMORY|sram|ram_block|auto_generated|ram_block1a0_PORTADATAOUT_bus [6];
assign \MEMORY|sram|ram_block|auto_generated|q_a [7] = \MEMORY|sram|ram_block|auto_generated|ram_block1a0_PORTADATAOUT_bus [7];

assign \USeq|uROM|srom|rom_block|auto_generated|q_a [0] = \USeq|uROM|srom|rom_block|auto_generated|ram_block1a0_PORTADATAOUT_bus [0];
assign \USeq|uROM|srom|rom_block|auto_generated|q_a [1] = \USeq|uROM|srom|rom_block|auto_generated|ram_block1a0_PORTADATAOUT_bus [1];
assign \USeq|uROM|srom|rom_block|auto_generated|q_a [2] = \USeq|uROM|srom|rom_block|auto_generated|ram_block1a0_PORTADATAOUT_bus [2];
assign \USeq|uROM|srom|rom_block|auto_generated|q_a [3] = \USeq|uROM|srom|rom_block|auto_generated|ram_block1a0_PORTADATAOUT_bus [3];
assign \USeq|uROM|srom|rom_block|auto_generated|q_a [4] = \USeq|uROM|srom|rom_block|auto_generated|ram_block1a0_PORTADATAOUT_bus [4];
assign \USeq|uROM|srom|rom_block|auto_generated|q_a [5] = \USeq|uROM|srom|rom_block|auto_generated|ram_block1a0_PORTADATAOUT_bus [5];
assign \USeq|uROM|srom|rom_block|auto_generated|q_a [6] = \USeq|uROM|srom|rom_block|auto_generated|ram_block1a0_PORTADATAOUT_bus [6];
assign \USeq|uROM|srom|rom_block|auto_generated|q_a [7] = \USeq|uROM|srom|rom_block|auto_generated|ram_block1a0_PORTADATAOUT_bus [7];
assign \USeq|uROM|srom|rom_block|auto_generated|q_a [8] = \USeq|uROM|srom|rom_block|auto_generated|ram_block1a0_PORTADATAOUT_bus [8];
assign \USeq|uROM|srom|rom_block|auto_generated|q_a [9] = \USeq|uROM|srom|rom_block|auto_generated|ram_block1a0_PORTADATAOUT_bus [9];
assign \USeq|uROM|srom|rom_block|auto_generated|q_a [10] = \USeq|uROM|srom|rom_block|auto_generated|ram_block1a0_PORTADATAOUT_bus [10];
assign \USeq|uROM|srom|rom_block|auto_generated|q_a [11] = \USeq|uROM|srom|rom_block|auto_generated|ram_block1a0_PORTADATAOUT_bus [11];
assign \USeq|uROM|srom|rom_block|auto_generated|q_a [12] = \USeq|uROM|srom|rom_block|auto_generated|ram_block1a0_PORTADATAOUT_bus [12];
assign \USeq|uROM|srom|rom_block|auto_generated|q_a [13] = \USeq|uROM|srom|rom_block|auto_generated|ram_block1a0_PORTADATAOUT_bus [13];
assign \USeq|uROM|srom|rom_block|auto_generated|q_a [14] = \USeq|uROM|srom|rom_block|auto_generated|ram_block1a0_PORTADATAOUT_bus [14];
assign \USeq|uROM|srom|rom_block|auto_generated|q_a [15] = \USeq|uROM|srom|rom_block|auto_generated|ram_block1a0_PORTADATAOUT_bus [15];
assign \USeq|uROM|srom|rom_block|auto_generated|q_a [16] = \USeq|uROM|srom|rom_block|auto_generated|ram_block1a0_PORTADATAOUT_bus [16];
assign \USeq|uROM|srom|rom_block|auto_generated|q_a [17] = \USeq|uROM|srom|rom_block|auto_generated|ram_block1a0_PORTADATAOUT_bus [17];
assign \USeq|uROM|srom|rom_block|auto_generated|q_a [18] = \USeq|uROM|srom|rom_block|auto_generated|ram_block1a0_PORTADATAOUT_bus [18];
assign \USeq|uROM|srom|rom_block|auto_generated|q_a [19] = \USeq|uROM|srom|rom_block|auto_generated|ram_block1a0_PORTADATAOUT_bus [19];
assign \USeq|uROM|srom|rom_block|auto_generated|q_a [20] = \USeq|uROM|srom|rom_block|auto_generated|ram_block1a0_PORTADATAOUT_bus [20];
assign \USeq|uROM|srom|rom_block|auto_generated|q_a [21] = \USeq|uROM|srom|rom_block|auto_generated|ram_block1a0_PORTADATAOUT_bus [21];
assign \USeq|uROM|srom|rom_block|auto_generated|q_a [22] = \USeq|uROM|srom|rom_block|auto_generated|ram_block1a0_PORTADATAOUT_bus [22];
assign \USeq|uROM|srom|rom_block|auto_generated|q_a [23] = \USeq|uROM|srom|rom_block|auto_generated|ram_block1a0_PORTADATAOUT_bus [23];
assign \USeq|uROM|srom|rom_block|auto_generated|q_a [24] = \USeq|uROM|srom|rom_block|auto_generated|ram_block1a0_PORTADATAOUT_bus [24];
assign \USeq|uROM|srom|rom_block|auto_generated|q_a [25] = \USeq|uROM|srom|rom_block|auto_generated|ram_block1a0_PORTADATAOUT_bus [25];
assign \USeq|uROM|srom|rom_block|auto_generated|q_a [26] = \USeq|uROM|srom|rom_block|auto_generated|ram_block1a0_PORTADATAOUT_bus [26];
assign \USeq|uROM|srom|rom_block|auto_generated|q_a [28] = \USeq|uROM|srom|rom_block|auto_generated|ram_block1a0_PORTADATAOUT_bus [27];

// Location: IOOBUF_X96_Y0_N16
cycloneive_io_obuf \dbg_pc[0]~output (
	.i(\PC|auto_generated|counter_reg_bit [0]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\dbg_pc[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \dbg_pc[0]~output .bus_hold = "false";
defparam \dbg_pc[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X94_Y0_N9
cycloneive_io_obuf \dbg_pc[1]~output (
	.i(\PC|auto_generated|counter_reg_bit [1]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\dbg_pc[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \dbg_pc[1]~output .bus_hold = "false";
defparam \dbg_pc[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X100_Y0_N16
cycloneive_io_obuf \dbg_pc[2]~output (
	.i(\PC|auto_generated|counter_reg_bit [2]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\dbg_pc[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \dbg_pc[2]~output .bus_hold = "false";
defparam \dbg_pc[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X94_Y0_N2
cycloneive_io_obuf \dbg_pc[3]~output (
	.i(\PC|auto_generated|counter_reg_bit [3]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\dbg_pc[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \dbg_pc[3]~output .bus_hold = "false";
defparam \dbg_pc[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X96_Y0_N9
cycloneive_io_obuf \dbg_pc[4]~output (
	.i(\PC|auto_generated|counter_reg_bit [4]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\dbg_pc[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \dbg_pc[4]~output .bus_hold = "false";
defparam \dbg_pc[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X96_Y0_N2
cycloneive_io_obuf \dbg_pc[5]~output (
	.i(\PC|auto_generated|counter_reg_bit [5]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\dbg_pc[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \dbg_pc[5]~output .bus_hold = "false";
defparam \dbg_pc[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X102_Y0_N23
cycloneive_io_obuf \dbg_pc[6]~output (
	.i(\PC|auto_generated|counter_reg_bit [6]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\dbg_pc[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \dbg_pc[6]~output .bus_hold = "false";
defparam \dbg_pc[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X96_Y0_N23
cycloneive_io_obuf \dbg_pc[7]~output (
	.i(\PC|auto_generated|counter_reg_bit [7]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\dbg_pc[7]~output_o ),
	.obar());
// synopsys translate_off
defparam \dbg_pc[7]~output .bus_hold = "false";
defparam \dbg_pc[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y57_N23
cycloneive_io_obuf \dbg_r0[0]~output (
	.i(\R0|dffs [0]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\dbg_r0[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \dbg_r0[0]~output .bus_hold = "false";
defparam \dbg_r0[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y56_N16
cycloneive_io_obuf \dbg_r0[1]~output (
	.i(\R0|dffs [1]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\dbg_r0[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \dbg_r0[1]~output .bus_hold = "false";
defparam \dbg_r0[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y56_N23
cycloneive_io_obuf \dbg_r0[2]~output (
	.i(\R0|dffs [2]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\dbg_r0[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \dbg_r0[2]~output .bus_hold = "false";
defparam \dbg_r0[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y57_N16
cycloneive_io_obuf \dbg_r0[3]~output (
	.i(\R0|dffs [3]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\dbg_r0[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \dbg_r0[3]~output .bus_hold = "false";
defparam \dbg_r0[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y36_N16
cycloneive_io_obuf \dbg_r0[4]~output (
	.i(\R0|dffs [4]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\dbg_r0[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \dbg_r0[4]~output .bus_hold = "false";
defparam \dbg_r0[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y36_N9
cycloneive_io_obuf \dbg_r0[5]~output (
	.i(\R0|dffs [5]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\dbg_r0[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \dbg_r0[5]~output .bus_hold = "false";
defparam \dbg_r0[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y35_N23
cycloneive_io_obuf \dbg_r0[6]~output (
	.i(\R0|dffs [6]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\dbg_r0[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \dbg_r0[6]~output .bus_hold = "false";
defparam \dbg_r0[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y34_N16
cycloneive_io_obuf \dbg_r0[7]~output (
	.i(\R0|dffs [7]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\dbg_r0[7]~output_o ),
	.obar());
// synopsys translate_off
defparam \dbg_r0[7]~output .bus_hold = "false";
defparam \dbg_r0[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y35_N16
cycloneive_io_obuf \dbg_r1[0]~output (
	.i(\R1|dffs [0]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\dbg_r1[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \dbg_r1[0]~output .bus_hold = "false";
defparam \dbg_r1[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y33_N2
cycloneive_io_obuf \dbg_r1[1]~output (
	.i(\R1|dffs [1]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\dbg_r1[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \dbg_r1[1]~output .bus_hold = "false";
defparam \dbg_r1[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y32_N2
cycloneive_io_obuf \dbg_r1[2]~output (
	.i(\R1|dffs [2]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\dbg_r1[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \dbg_r1[2]~output .bus_hold = "false";
defparam \dbg_r1[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y36_N2
cycloneive_io_obuf \dbg_r1[3]~output (
	.i(\R1|dffs [3]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\dbg_r1[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \dbg_r1[3]~output .bus_hold = "false";
defparam \dbg_r1[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y33_N9
cycloneive_io_obuf \dbg_r1[4]~output (
	.i(\R1|dffs [4]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\dbg_r1[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \dbg_r1[4]~output .bus_hold = "false";
defparam \dbg_r1[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y31_N9
cycloneive_io_obuf \dbg_r1[5]~output (
	.i(\R1|dffs [5]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\dbg_r1[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \dbg_r1[5]~output .bus_hold = "false";
defparam \dbg_r1[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y34_N23
cycloneive_io_obuf \dbg_r1[6]~output (
	.i(\R1|dffs [6]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\dbg_r1[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \dbg_r1[6]~output .bus_hold = "false";
defparam \dbg_r1[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y32_N9
cycloneive_io_obuf \dbg_r1[7]~output (
	.i(\R1|dffs [7]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\dbg_r1[7]~output_o ),
	.obar());
// synopsys translate_off
defparam \dbg_r1[7]~output .bus_hold = "false";
defparam \dbg_r1[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y46_N9
cycloneive_io_obuf \dbg_mdr[0]~output (
	.i(\MDR|dffs [0]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\dbg_mdr[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \dbg_mdr[0]~output .bus_hold = "false";
defparam \dbg_mdr[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y46_N2
cycloneive_io_obuf \dbg_mdr[1]~output (
	.i(\MDR|dffs [1]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\dbg_mdr[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \dbg_mdr[1]~output .bus_hold = "false";
defparam \dbg_mdr[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y45_N23
cycloneive_io_obuf \dbg_mdr[2]~output (
	.i(\MDR|dffs [2]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\dbg_mdr[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \dbg_mdr[2]~output .bus_hold = "false";
defparam \dbg_mdr[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y44_N2
cycloneive_io_obuf \dbg_mdr[3]~output (
	.i(\MDR|dffs [3]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\dbg_mdr[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \dbg_mdr[3]~output .bus_hold = "false";
defparam \dbg_mdr[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y41_N9
cycloneive_io_obuf \dbg_mdr[4]~output (
	.i(\MDR|dffs [4]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\dbg_mdr[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \dbg_mdr[4]~output .bus_hold = "false";
defparam \dbg_mdr[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y40_N9
cycloneive_io_obuf \dbg_mdr[5]~output (
	.i(\MDR|dffs [5]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\dbg_mdr[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \dbg_mdr[5]~output .bus_hold = "false";
defparam \dbg_mdr[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y40_N2
cycloneive_io_obuf \dbg_mdr[6]~output (
	.i(\MDR|dffs [6]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\dbg_mdr[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \dbg_mdr[6]~output .bus_hold = "false";
defparam \dbg_mdr[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y45_N16
cycloneive_io_obuf \dbg_mdr[7]~output (
	.i(\MDR|dffs [7]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\dbg_mdr[7]~output_o ),
	.obar());
// synopsys translate_off
defparam \dbg_mdr[7]~output .bus_hold = "false";
defparam \dbg_mdr[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y51_N2
cycloneive_io_obuf \dbg_mar[0]~output (
	.i(\MAR|dffs [0]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\dbg_mar[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \dbg_mar[0]~output .bus_hold = "false";
defparam \dbg_mar[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y48_N2
cycloneive_io_obuf \dbg_mar[1]~output (
	.i(\MAR|dffs [1]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\dbg_mar[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \dbg_mar[1]~output .bus_hold = "false";
defparam \dbg_mar[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y52_N2
cycloneive_io_obuf \dbg_mar[2]~output (
	.i(\MAR|dffs [2]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\dbg_mar[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \dbg_mar[2]~output .bus_hold = "false";
defparam \dbg_mar[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y44_N9
cycloneive_io_obuf \dbg_mar[3]~output (
	.i(\MAR|dffs [3]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\dbg_mar[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \dbg_mar[3]~output .bus_hold = "false";
defparam \dbg_mar[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y49_N9
cycloneive_io_obuf \dbg_mar[4]~output (
	.i(\MAR|dffs [4]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\dbg_mar[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \dbg_mar[4]~output .bus_hold = "false";
defparam \dbg_mar[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y48_N9
cycloneive_io_obuf \dbg_mar[5]~output (
	.i(\MAR|dffs [5]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\dbg_mar[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \dbg_mar[5]~output .bus_hold = "false";
defparam \dbg_mar[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y52_N9
cycloneive_io_obuf \dbg_mar[6]~output (
	.i(\MAR|dffs [6]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\dbg_mar[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \dbg_mar[6]~output .bus_hold = "false";
defparam \dbg_mar[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y51_N9
cycloneive_io_obuf \dbg_mar[7]~output (
	.i(\MAR|dffs [7]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\dbg_mar[7]~output_o ),
	.obar());
// synopsys translate_off
defparam \dbg_mar[7]~output .bus_hold = "false";
defparam \dbg_mar[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y47_N23
cycloneive_io_obuf \dbg_sp[0]~output (
	.i(\SP|auto_generated|counter_reg_bit [0]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\dbg_sp[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \dbg_sp[0]~output .bus_hold = "false";
defparam \dbg_sp[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y50_N9
cycloneive_io_obuf \dbg_sp[1]~output (
	.i(\SP|auto_generated|counter_reg_bit [1]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\dbg_sp[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \dbg_sp[1]~output .bus_hold = "false";
defparam \dbg_sp[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y47_N16
cycloneive_io_obuf \dbg_sp[2]~output (
	.i(\SP|auto_generated|counter_reg_bit [2]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\dbg_sp[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \dbg_sp[2]~output .bus_hold = "false";
defparam \dbg_sp[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y49_N2
cycloneive_io_obuf \dbg_sp[3]~output (
	.i(\SP|auto_generated|counter_reg_bit [3]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\dbg_sp[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \dbg_sp[3]~output .bus_hold = "false";
defparam \dbg_sp[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X91_Y0_N16
cycloneive_io_obuf \dbg_sp[4]~output (
	.i(\SP|auto_generated|counter_reg_bit [4]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\dbg_sp[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \dbg_sp[4]~output .bus_hold = "false";
defparam \dbg_sp[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X100_Y0_N23
cycloneive_io_obuf \dbg_sp[5]~output (
	.i(\SP|auto_generated|counter_reg_bit [5]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\dbg_sp[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \dbg_sp[5]~output .bus_hold = "false";
defparam \dbg_sp[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X81_Y0_N16
cycloneive_io_obuf \dbg_sp[6]~output (
	.i(\SP|auto_generated|counter_reg_bit [6]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\dbg_sp[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \dbg_sp[6]~output .bus_hold = "false";
defparam \dbg_sp[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X83_Y0_N2
cycloneive_io_obuf \dbg_sp[7]~output (
	.i(\SP|auto_generated|counter_reg_bit [7]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\dbg_sp[7]~output_o ),
	.obar());
// synopsys translate_off
defparam \dbg_sp[7]~output .bus_hold = "false";
defparam \dbg_sp[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y69_N2
cycloneive_io_obuf \r0SegLo[6]~output (
	.i(\R0_Display1|segment[6]~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\r0SegLo[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \r0SegLo[6]~output .bus_hold = "false";
defparam \r0SegLo[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y67_N16
cycloneive_io_obuf \r0SegLo[5]~output (
	.i(\R0_Display1|segment[5]~1_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\r0SegLo[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \r0SegLo[5]~output .bus_hold = "false";
defparam \r0SegLo[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y54_N16
cycloneive_io_obuf \r0SegLo[4]~output (
	.i(\R0_Display1|segment[4]~2_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\r0SegLo[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \r0SegLo[4]~output .bus_hold = "false";
defparam \r0SegLo[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y50_N2
cycloneive_io_obuf \r0SegLo[3]~output (
	.i(\R0_Display1|segment[3]~3_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\r0SegLo[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \r0SegLo[3]~output .bus_hold = "false";
defparam \r0SegLo[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X67_Y73_N23
cycloneive_io_obuf \r0SegLo[2]~output (
	.i(\R0_Display1|segment[2]~4_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\r0SegLo[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \r0SegLo[2]~output .bus_hold = "false";
defparam \r0SegLo[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X107_Y73_N23
cycloneive_io_obuf \r0SegLo[1]~output (
	.i(\R0_Display1|segment[1]~5_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\r0SegLo[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \r0SegLo[1]~output .bus_hold = "false";
defparam \r0SegLo[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X69_Y73_N23
cycloneive_io_obuf \r0SegLo[0]~output (
	.i(\R0_Display1|segment[0]~6_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\r0SegLo[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \r0SegLo[0]~output .bus_hold = "false";
defparam \r0SegLo[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y28_N9
cycloneive_io_obuf \r0SegHi[6]~output (
	.i(\R0_Display2|segment[6]~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\r0SegHi[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \r0SegHi[6]~output .bus_hold = "false";
defparam \r0SegHi[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y22_N2
cycloneive_io_obuf \r0SegHi[5]~output (
	.i(\R0_Display2|segment[5]~1_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\r0SegHi[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \r0SegHi[5]~output .bus_hold = "false";
defparam \r0SegHi[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y20_N9
cycloneive_io_obuf \r0SegHi[4]~output (
	.i(\R0_Display2|segment[4]~2_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\r0SegHi[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \r0SegHi[4]~output .bus_hold = "false";
defparam \r0SegHi[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y30_N2
cycloneive_io_obuf \r0SegHi[3]~output (
	.i(\R0_Display2|segment[3]~3_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\r0SegHi[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \r0SegHi[3]~output .bus_hold = "false";
defparam \r0SegHi[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y25_N23
cycloneive_io_obuf \r0SegHi[2]~output (
	.i(\R0_Display2|segment[2]~4_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\r0SegHi[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \r0SegHi[2]~output .bus_hold = "false";
defparam \r0SegHi[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y30_N9
cycloneive_io_obuf \r0SegHi[1]~output (
	.i(\R0_Display2|segment[1]~5_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\r0SegHi[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \r0SegHi[1]~output .bus_hold = "false";
defparam \r0SegHi[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y41_N2
cycloneive_io_obuf \r0SegHi[0]~output (
	.i(\R0_Display2|segment[0]~6_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\r0SegHi[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \r0SegHi[0]~output .bus_hold = "false";
defparam \r0SegHi[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y21_N16
cycloneive_io_obuf \r1SegLo[6]~output (
	.i(\R1_Display1|segment[6]~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\r1SegLo[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \r1SegLo[6]~output .bus_hold = "false";
defparam \r1SegLo[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y20_N2
cycloneive_io_obuf \r1SegLo[5]~output (
	.i(\R1_Display1|segment[5]~1_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\r1SegLo[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \r1SegLo[5]~output .bus_hold = "false";
defparam \r1SegLo[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y18_N2
cycloneive_io_obuf \r1SegLo[4]~output (
	.i(\R1_Display1|segment[4]~2_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\r1SegLo[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \r1SegLo[4]~output .bus_hold = "false";
defparam \r1SegLo[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y19_N2
cycloneive_io_obuf \r1SegLo[3]~output (
	.i(\R1_Display1|segment[3]~3_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\r1SegLo[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \r1SegLo[3]~output .bus_hold = "false";
defparam \r1SegLo[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y19_N9
cycloneive_io_obuf \r1SegLo[2]~output (
	.i(\R1_Display1|segment[2]~4_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\r1SegLo[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \r1SegLo[2]~output .bus_hold = "false";
defparam \r1SegLo[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y16_N2
cycloneive_io_obuf \r1SegLo[1]~output (
	.i(\R1_Display1|segment[1]~5_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\r1SegLo[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \r1SegLo[1]~output .bus_hold = "false";
defparam \r1SegLo[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y17_N9
cycloneive_io_obuf \r1SegLo[0]~output (
	.i(\R1_Display1|segment[0]~6_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\r1SegLo[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \r1SegLo[0]~output .bus_hold = "false";
defparam \r1SegLo[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X105_Y0_N2
cycloneive_io_obuf \r1SegHi[6]~output (
	.i(\R1_Display2|segment[6]~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\r1SegHi[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \r1SegHi[6]~output .bus_hold = "false";
defparam \r1SegHi[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X105_Y0_N9
cycloneive_io_obuf \r1SegHi[5]~output (
	.i(\R1_Display2|segment[5]~1_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\r1SegHi[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \r1SegHi[5]~output .bus_hold = "false";
defparam \r1SegHi[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X105_Y0_N23
cycloneive_io_obuf \r1SegHi[4]~output (
	.i(\R1_Display2|segment[4]~2_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\r1SegHi[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \r1SegHi[4]~output .bus_hold = "false";
defparam \r1SegHi[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X111_Y0_N2
cycloneive_io_obuf \r1SegHi[3]~output (
	.i(\R1_Display2|segment[3]~3_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\r1SegHi[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \r1SegHi[3]~output .bus_hold = "false";
defparam \r1SegHi[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X100_Y0_N2
cycloneive_io_obuf \r1SegHi[2]~output (
	.i(\R1_Display2|segment[2]~4_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\r1SegHi[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \r1SegHi[2]~output .bus_hold = "false";
defparam \r1SegHi[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y29_N2
cycloneive_io_obuf \r1SegHi[1]~output (
	.i(\R1_Display2|segment[1]~5_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\r1SegHi[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \r1SegHi[1]~output .bus_hold = "false";
defparam \r1SegHi[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y25_N16
cycloneive_io_obuf \r1SegHi[0]~output (
	.i(\R1_Display2|segment[0]~6_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\r1SegHi[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \r1SegHi[0]~output .bus_hold = "false";
defparam \r1SegHi[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X79_Y0_N23
cycloneive_io_obuf \pcSegLo[6]~output (
	.i(\PC_Display1|segment[6]~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\pcSegLo[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \pcSegLo[6]~output .bus_hold = "false";
defparam \pcSegLo[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X83_Y0_N16
cycloneive_io_obuf \pcSegLo[5]~output (
	.i(\PC_Display1|segment[5]~1_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\pcSegLo[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \pcSegLo[5]~output .bus_hold = "false";
defparam \pcSegLo[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X83_Y0_N23
cycloneive_io_obuf \pcSegLo[4]~output (
	.i(\PC_Display1|segment[4]~2_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\pcSegLo[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \pcSegLo[4]~output .bus_hold = "false";
defparam \pcSegLo[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X74_Y0_N2
cycloneive_io_obuf \pcSegLo[3]~output (
	.i(\PC_Display1|segment[3]~3_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\pcSegLo[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \pcSegLo[3]~output .bus_hold = "false";
defparam \pcSegLo[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X74_Y0_N9
cycloneive_io_obuf \pcSegLo[2]~output (
	.i(\PC_Display1|segment[2]~4_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\pcSegLo[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \pcSegLo[2]~output .bus_hold = "false";
defparam \pcSegLo[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X107_Y0_N9
cycloneive_io_obuf \pcSegLo[1]~output (
	.i(\PC_Display1|segment[1]~5_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\pcSegLo[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \pcSegLo[1]~output .bus_hold = "false";
defparam \pcSegLo[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X98_Y0_N23
cycloneive_io_obuf \pcSegLo[0]~output (
	.i(\PC_Display1|segment[0]~6_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\pcSegLo[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \pcSegLo[0]~output .bus_hold = "false";
defparam \pcSegLo[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X69_Y0_N2
cycloneive_io_obuf \pcSegHi[6]~output (
	.i(\PC_Display2|segment[6]~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\pcSegHi[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \pcSegHi[6]~output .bus_hold = "false";
defparam \pcSegHi[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X79_Y0_N16
cycloneive_io_obuf \pcSegHi[5]~output (
	.i(\PC_Display2|segment[5]~1_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\pcSegHi[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \pcSegHi[5]~output .bus_hold = "false";
defparam \pcSegHi[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X72_Y0_N9
cycloneive_io_obuf \pcSegHi[4]~output (
	.i(\PC_Display2|segment[4]~2_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\pcSegHi[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \pcSegHi[4]~output .bus_hold = "false";
defparam \pcSegHi[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X72_Y0_N2
cycloneive_io_obuf \pcSegHi[3]~output (
	.i(\PC_Display2|segment[3]~3_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\pcSegHi[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \pcSegHi[3]~output .bus_hold = "false";
defparam \pcSegHi[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X98_Y0_N16
cycloneive_io_obuf \pcSegHi[2]~output (
	.i(\PC_Display2|segment[2]~4_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\pcSegHi[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \pcSegHi[2]~output .bus_hold = "false";
defparam \pcSegHi[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X87_Y0_N16
cycloneive_io_obuf \pcSegHi[1]~output (
	.i(\PC_Display2|segment[1]~5_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\pcSegHi[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \pcSegHi[1]~output .bus_hold = "false";
defparam \pcSegHi[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X85_Y0_N9
cycloneive_io_obuf \pcSegHi[0]~output (
	.i(\PC_Display2|segment[0]~6_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\pcSegHi[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \pcSegHi[0]~output .bus_hold = "false";
defparam \pcSegHi[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X74_Y0_N23
cycloneive_io_obuf \spSegLo[6]~output (
	.i(\SP_Display1|segment[6]~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\spSegLo[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \spSegLo[6]~output .bus_hold = "false";
defparam \spSegLo[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X67_Y0_N23
cycloneive_io_obuf \spSegLo[5]~output (
	.i(\SP_Display1|segment[5]~1_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\spSegLo[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \spSegLo[5]~output .bus_hold = "false";
defparam \spSegLo[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X67_Y0_N16
cycloneive_io_obuf \spSegLo[4]~output (
	.i(\SP_Display1|segment[4]~2_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\spSegLo[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \spSegLo[4]~output .bus_hold = "false";
defparam \spSegLo[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y0_N16
cycloneive_io_obuf \spSegLo[3]~output (
	.i(\SP_Display1|segment[3]~3_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\spSegLo[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \spSegLo[3]~output .bus_hold = "false";
defparam \spSegLo[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X65_Y0_N9
cycloneive_io_obuf \spSegLo[2]~output (
	.i(\SP_Display1|segment[2]~4_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\spSegLo[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \spSegLo[2]~output .bus_hold = "false";
defparam \spSegLo[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X65_Y0_N2
cycloneive_io_obuf \spSegLo[1]~output (
	.i(\SP_Display1|segment[1]~5_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\spSegLo[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \spSegLo[1]~output .bus_hold = "false";
defparam \spSegLo[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y0_N23
cycloneive_io_obuf \spSegLo[0]~output (
	.i(\SP_Display1|segment[0]~6_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\spSegLo[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \spSegLo[0]~output .bus_hold = "false";
defparam \spSegLo[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X54_Y0_N23
cycloneive_io_obuf \spSegHi[6]~output (
	.i(\SP_Display2|segment[6]~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\spSegHi[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \spSegHi[6]~output .bus_hold = "false";
defparam \spSegHi[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X69_Y0_N9
cycloneive_io_obuf \spSegHi[5]~output (
	.i(\SP_Display2|segment[5]~1_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\spSegHi[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \spSegHi[5]~output .bus_hold = "false";
defparam \spSegHi[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X67_Y0_N2
cycloneive_io_obuf \spSegHi[4]~output (
	.i(\SP_Display2|segment[4]~2_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\spSegHi[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \spSegHi[4]~output .bus_hold = "false";
defparam \spSegHi[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X62_Y0_N16
cycloneive_io_obuf \spSegHi[3]~output (
	.i(\SP_Display2|segment[3]~3_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\spSegHi[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \spSegHi[3]~output .bus_hold = "false";
defparam \spSegHi[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X62_Y0_N23
cycloneive_io_obuf \spSegHi[2]~output (
	.i(\SP_Display2|segment[2]~4_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\spSegHi[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \spSegHi[2]~output .bus_hold = "false";
defparam \spSegHi[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X67_Y0_N9
cycloneive_io_obuf \spSegHi[1]~output (
	.i(\SP_Display2|segment[1]~5_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\spSegHi[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \spSegHi[1]~output .bus_hold = "false";
defparam \spSegHi[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X74_Y0_N16
cycloneive_io_obuf \spSegHi[0]~output (
	.i(\SP_Display2|segment[0]~6_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\spSegHi[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \spSegHi[0]~output .bus_hold = "false";
defparam \spSegHi[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X67_Y73_N16
cycloneive_io_obuf \zSeg~output (
	.i(\Z|dffs [0]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\zSeg~output_o ),
	.obar());
// synopsys translate_off
defparam \zSeg~output .bus_hold = "false";
defparam \zSeg~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOIBUF_X115_Y42_N15
cycloneive_io_ibuf \clk~input (
	.i(clk),
	.ibar(gnd),
	.o(\clk~input_o ));
// synopsys translate_off
defparam \clk~input .bus_hold = "false";
defparam \clk~input .simulate_z_as = "z";
// synopsys translate_on

// Location: M9K_X104_Y43_N0
cycloneive_ram_block \USeq|uROM|srom|rom_block|auto_generated|ram_block1a0 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~input_o ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(36'b000000000000000000000000000000000000),
	.portaaddr({\USeq|uPC|dffs [7],\USeq|uPC|dffs [6],\USeq|uPC|dffs [5],\USeq|uPC|dffs [4],\USeq|uPC|dffs [3],\USeq|uPC|dffs [2],\USeq|uPC|dffs [1],\USeq|uPC|dffs [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(36'b000000000000000000000000000000000000),
	.portbaddr(8'b00000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\USeq|uROM|srom|rom_block|auto_generated|ram_block1a0_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \USeq|uROM|srom|rom_block|auto_generated|ram_block1a0 .data_interleave_offset_in_bits = 1;
defparam \USeq|uROM|srom|rom_block|auto_generated|ram_block1a0 .data_interleave_width_in_bits = 1;
defparam \USeq|uROM|srom|rom_block|auto_generated|ram_block1a0 .init_file = "ROM.mif";
defparam \USeq|uROM|srom|rom_block|auto_generated|ram_block1a0 .init_file_layout = "port_a";
defparam \USeq|uROM|srom|rom_block|auto_generated|ram_block1a0 .logical_ram_name = "f25lab7_useq:USeq|lpm_rom:uROM|altrom:srom|altsyncram:rom_block|altsyncram_qsv:auto_generated|ALTSYNCRAM";
defparam \USeq|uROM|srom|rom_block|auto_generated|ram_block1a0 .operation_mode = "rom";
defparam \USeq|uROM|srom|rom_block|auto_generated|ram_block1a0 .port_a_address_clear = "none";
defparam \USeq|uROM|srom|rom_block|auto_generated|ram_block1a0 .port_a_address_width = 8;
defparam \USeq|uROM|srom|rom_block|auto_generated|ram_block1a0 .port_a_byte_enable_clock = "none";
defparam \USeq|uROM|srom|rom_block|auto_generated|ram_block1a0 .port_a_data_out_clear = "none";
defparam \USeq|uROM|srom|rom_block|auto_generated|ram_block1a0 .port_a_data_out_clock = "clock0";
defparam \USeq|uROM|srom|rom_block|auto_generated|ram_block1a0 .port_a_data_width = 36;
defparam \USeq|uROM|srom|rom_block|auto_generated|ram_block1a0 .port_a_first_address = 0;
defparam \USeq|uROM|srom|rom_block|auto_generated|ram_block1a0 .port_a_first_bit_number = 0;
defparam \USeq|uROM|srom|rom_block|auto_generated|ram_block1a0 .port_a_last_address = 255;
defparam \USeq|uROM|srom|rom_block|auto_generated|ram_block1a0 .port_a_logical_ram_depth = 256;
defparam \USeq|uROM|srom|rom_block|auto_generated|ram_block1a0 .port_a_logical_ram_width = 29;
defparam \USeq|uROM|srom|rom_block|auto_generated|ram_block1a0 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \USeq|uROM|srom|rom_block|auto_generated|ram_block1a0 .port_a_write_enable_clock = "none";
defparam \USeq|uROM|srom|rom_block|auto_generated|ram_block1a0 .port_b_address_width = 8;
defparam \USeq|uROM|srom|rom_block|auto_generated|ram_block1a0 .port_b_data_width = 36;
defparam \USeq|uROM|srom|rom_block|auto_generated|ram_block1a0 .ram_block_type = "M9K";
defparam \USeq|uROM|srom|rom_block|auto_generated|ram_block1a0 .mem_init4 = 1024'h0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000F00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \USeq|uROM|srom|rom_block|auto_generated|ram_block1a0 .mem_init3 = 2048'h400010028000E30001000E20000180E10000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000020010001800D30000180D20008000D10000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000400010001000C20000180C10000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000010005000B20000100B1000000000000000000000000000000000000000000000000;
defparam \USeq|uROM|srom|rom_block|auto_generated|ram_block1a0 .mem_init2 = 2048'h0000000000000000000000000000000000000000000000000000000000000000000000040000010005000A20000100A100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000020000100050009200001009100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000040100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \USeq|uROM|srom|rom_block|auto_generated|ram_block1a0 .mem_init1 = 2048'h0000000000000C010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000602010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000600010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000080600010000000000000000000000000000000000000000000000000000000000000000;
defparam \USeq|uROM|srom|rom_block|auto_generated|ram_block1a0 .mem_init0 = 2048'h00000000000000000000000000000000000000002001000180034000014033000500032000010031000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000040001000108024000014023000500022000010021000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000040001000500012000010011000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001101000500003000010002000000001;
// synopsys translate_on

// Location: FF_X106_Y43_N13
dffeas \R0|dffs[0] (
	.clk(\clk~input_o ),
	.d(gnd),
	.asdata(\ALU|auto_generated|op_1~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\r0_enable~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\R0|dffs [0]),
	.prn(vcc));
// synopsys translate_off
defparam \R0|dffs[0] .is_wysiwyg = "true";
defparam \R0|dffs[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X106_Y43_N12
cycloneive_lcell_comb \ALU|auto_generated|_~0 (
// Equation(s):
// \ALU|auto_generated|_~0_combout  = \USeq|uROM|srom|rom_block|auto_generated|q_a [9] $ (((\IR|dffs[0]~2_combout  & ((\R0|dffs [0]))) # (!\IR|dffs[0]~2_combout  & (\R1|dffs [0]))))

	.dataa(\R1|dffs [0]),
	.datab(\USeq|uROM|srom|rom_block|auto_generated|q_a [9]),
	.datac(\R0|dffs [0]),
	.datad(\IR|dffs[0]~2_combout ),
	.cin(gnd),
	.combout(\ALU|auto_generated|_~0_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|auto_generated|_~0 .lut_mask = 16'h3C66;
defparam \ALU|auto_generated|_~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X107_Y43_N4
cycloneive_lcell_comb \MUX_M|auto_generated|result_node[0]~0 (
// Equation(s):
// \MUX_M|auto_generated|result_node[0]~0_combout  = (!\USeq|uROM|srom|rom_block|auto_generated|q_a [28] & ((\IR|dffs[0]~2_combout  & (\R1|dffs [0])) # (!\IR|dffs[0]~2_combout  & ((\R0|dffs [0])))))

	.dataa(\R1|dffs [0]),
	.datab(\R0|dffs [0]),
	.datac(\USeq|uROM|srom|rom_block|auto_generated|q_a [28]),
	.datad(\IR|dffs[0]~2_combout ),
	.cin(gnd),
	.combout(\MUX_M|auto_generated|result_node[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \MUX_M|auto_generated|result_node[0]~0 .lut_mask = 16'h0A0C;
defparam \MUX_M|auto_generated|result_node[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X107_Y43_N14
cycloneive_lcell_comb \ALU|auto_generated|result_int[0]~1 (
// Equation(s):
// \ALU|auto_generated|result_int[0]~1_cout  = CARRY(\USeq|uROM|srom|rom_block|auto_generated|q_a [9])

	.dataa(\USeq|uROM|srom|rom_block|auto_generated|q_a [9]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(),
	.cout(\ALU|auto_generated|result_int[0]~1_cout ));
// synopsys translate_off
defparam \ALU|auto_generated|result_int[0]~1 .lut_mask = 16'h00AA;
defparam \ALU|auto_generated|result_int[0]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X107_Y43_N16
cycloneive_lcell_comb \ALU|auto_generated|result_int[1]~2 (
// Equation(s):
// \ALU|auto_generated|result_int[1]~2_combout  = (\ALU|auto_generated|_~0_combout  & ((\MUX_M|auto_generated|result_node[0]~0_combout  & (\ALU|auto_generated|result_int[0]~1_cout  & VCC)) # (!\MUX_M|auto_generated|result_node[0]~0_combout  & 
// (!\ALU|auto_generated|result_int[0]~1_cout )))) # (!\ALU|auto_generated|_~0_combout  & ((\MUX_M|auto_generated|result_node[0]~0_combout  & (!\ALU|auto_generated|result_int[0]~1_cout )) # (!\MUX_M|auto_generated|result_node[0]~0_combout  & 
// ((\ALU|auto_generated|result_int[0]~1_cout ) # (GND)))))
// \ALU|auto_generated|result_int[1]~3  = CARRY((\ALU|auto_generated|_~0_combout  & (!\MUX_M|auto_generated|result_node[0]~0_combout  & !\ALU|auto_generated|result_int[0]~1_cout )) # (!\ALU|auto_generated|_~0_combout  & 
// ((!\ALU|auto_generated|result_int[0]~1_cout ) # (!\MUX_M|auto_generated|result_node[0]~0_combout ))))

	.dataa(\ALU|auto_generated|_~0_combout ),
	.datab(\MUX_M|auto_generated|result_node[0]~0_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\ALU|auto_generated|result_int[0]~1_cout ),
	.combout(\ALU|auto_generated|result_int[1]~2_combout ),
	.cout(\ALU|auto_generated|result_int[1]~3 ));
// synopsys translate_off
defparam \ALU|auto_generated|result_int[1]~2 .lut_mask = 16'h9617;
defparam \ALU|auto_generated|result_int[1]~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X106_Y43_N10
cycloneive_lcell_comb \ALU|auto_generated|op_1~0 (
// Equation(s):
// \ALU|auto_generated|op_1~0_combout  = (\USeq|uROM|srom|rom_block|auto_generated|q_a [17] & ((\ALU|auto_generated|result_int[1]~2_combout ))) # (!\USeq|uROM|srom|rom_block|auto_generated|q_a [17] & (\MDR|dffs [0]))

	.dataa(\USeq|uROM|srom|rom_block|auto_generated|q_a [17]),
	.datab(\MDR|dffs [0]),
	.datac(gnd),
	.datad(\ALU|auto_generated|result_int[1]~2_combout ),
	.cin(gnd),
	.combout(\ALU|auto_generated|op_1~0_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|auto_generated|op_1~0 .lut_mask = 16'hEE44;
defparam \ALU|auto_generated|op_1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X106_Y43_N16
cycloneive_lcell_comb r1_enable(
// Equation(s):
// \r1_enable~combout  = (\IR|dffs[0]~2_combout  & \USeq|uROM|srom|rom_block|auto_generated|q_a [18])

	.dataa(\IR|dffs[0]~2_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\USeq|uROM|srom|rom_block|auto_generated|q_a [18]),
	.cin(gnd),
	.combout(\r1_enable~combout ),
	.cout());
// synopsys translate_off
defparam r1_enable.lut_mask = 16'hAA00;
defparam r1_enable.sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X106_Y43_N9
dffeas \R1|dffs[0] (
	.clk(\clk~input_o ),
	.d(gnd),
	.asdata(\ALU|auto_generated|op_1~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\r1_enable~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\R1|dffs [0]),
	.prn(vcc));
// synopsys translate_off
defparam \R1|dffs[0] .is_wysiwyg = "true";
defparam \R1|dffs[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X105_Y43_N16
cycloneive_lcell_comb \MDR|dffs[0]~0 (
// Equation(s):
// \MDR|dffs[0]~0_combout  = (\IR|dffs[0]~2_combout  & (\R1|dffs [0])) # (!\IR|dffs[0]~2_combout  & ((\R0|dffs [0])))

	.dataa(\R1|dffs [0]),
	.datab(\R0|dffs [0]),
	.datac(gnd),
	.datad(\IR|dffs[0]~2_combout ),
	.cin(gnd),
	.combout(\MDR|dffs[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \MDR|dffs[0]~0 .lut_mask = 16'hAACC;
defparam \MDR|dffs[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X103_Y42_N10
cycloneive_lcell_comb \SP|auto_generated|counter_comb_bita0 (
// Equation(s):
// \SP|auto_generated|counter_comb_bita0~combout  = \SP|auto_generated|counter_reg_bit [0] $ (((VCC) # (!\USeq|uROM|srom|rom_block|auto_generated|q_a [25])))
// \SP|auto_generated|counter_comb_bita0~COUT  = CARRY(\SP|auto_generated|counter_reg_bit [0] $ (!\USeq|uROM|srom|rom_block|auto_generated|q_a [25]))

	.dataa(\SP|auto_generated|counter_reg_bit [0]),
	.datab(\USeq|uROM|srom|rom_block|auto_generated|q_a [25]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\SP|auto_generated|counter_comb_bita0~combout ),
	.cout(\SP|auto_generated|counter_comb_bita0~COUT ));
// synopsys translate_off
defparam \SP|auto_generated|counter_comb_bita0 .lut_mask = 16'h5599;
defparam \SP|auto_generated|counter_comb_bita0 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X103_Y42_N26
cycloneive_lcell_comb \SP|auto_generated|_~0 (
// Equation(s):
// \SP|auto_generated|_~0_combout  = (\USeq|uROM|srom|rom_block|auto_generated|q_a [23]) # (\USeq|uROM|srom|rom_block|auto_generated|q_a [24])

	.dataa(gnd),
	.datab(\USeq|uROM|srom|rom_block|auto_generated|q_a [23]),
	.datac(gnd),
	.datad(\USeq|uROM|srom|rom_block|auto_generated|q_a [24]),
	.cin(gnd),
	.combout(\SP|auto_generated|_~0_combout ),
	.cout());
// synopsys translate_off
defparam \SP|auto_generated|_~0 .lut_mask = 16'hFFCC;
defparam \SP|auto_generated|_~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X103_Y42_N11
dffeas \SP|auto_generated|counter_reg_bit[0] (
	.clk(\clk~input_o ),
	.d(\SP|auto_generated|counter_comb_bita0~combout ),
	.asdata(\MDR|dffs [0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\USeq|uROM|srom|rom_block|auto_generated|q_a [24]),
	.ena(\SP|auto_generated|_~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SP|auto_generated|counter_reg_bit [0]),
	.prn(vcc));
// synopsys translate_off
defparam \SP|auto_generated|counter_reg_bit[0] .is_wysiwyg = "true";
defparam \SP|auto_generated|counter_reg_bit[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X102_Y40_N24
cycloneive_lcell_comb \MUX_MAR|auto_generated|result_node[0]~0 (
// Equation(s):
// \MUX_MAR|auto_generated|result_node[0]~0_combout  = (\USeq|uROM|srom|rom_block|auto_generated|q_a [15] & (\SP|auto_generated|counter_reg_bit [0] & !\USeq|uROM|srom|rom_block|auto_generated|q_a [14])) # (!\USeq|uROM|srom|rom_block|auto_generated|q_a [15] & 
// ((\USeq|uROM|srom|rom_block|auto_generated|q_a [14])))

	.dataa(gnd),
	.datab(\SP|auto_generated|counter_reg_bit [0]),
	.datac(\USeq|uROM|srom|rom_block|auto_generated|q_a [15]),
	.datad(\USeq|uROM|srom|rom_block|auto_generated|q_a [14]),
	.cin(gnd),
	.combout(\MUX_MAR|auto_generated|result_node[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \MUX_MAR|auto_generated|result_node[0]~0 .lut_mask = 16'h0FC0;
defparam \MUX_MAR|auto_generated|result_node[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X103_Y40_N30
cycloneive_lcell_comb \MUX_MAR|auto_generated|result_node[0]~1 (
// Equation(s):
// \MUX_MAR|auto_generated|result_node[0]~1_combout  = (\MUX_MAR|auto_generated|result_node[0]~0_combout  & ((\MDR|dffs [0]) # ((\USeq|uROM|srom|rom_block|auto_generated|q_a [15])))) # (!\MUX_MAR|auto_generated|result_node[0]~0_combout  & 
// (((!\USeq|uROM|srom|rom_block|auto_generated|q_a [15] & \PC|auto_generated|counter_reg_bit [0]))))

	.dataa(\MDR|dffs [0]),
	.datab(\MUX_MAR|auto_generated|result_node[0]~0_combout ),
	.datac(\USeq|uROM|srom|rom_block|auto_generated|q_a [15]),
	.datad(\PC|auto_generated|counter_reg_bit [0]),
	.cin(gnd),
	.combout(\MUX_MAR|auto_generated|result_node[0]~1_combout ),
	.cout());
// synopsys translate_off
defparam \MUX_MAR|auto_generated|result_node[0]~1 .lut_mask = 16'hCBC8;
defparam \MUX_MAR|auto_generated|result_node[0]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X103_Y40_N31
dffeas \MAR|dffs[0] (
	.clk(\clk~input_o ),
	.d(\MUX_MAR|auto_generated|result_node[0]~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\USeq|uROM|srom|rom_block|auto_generated|q_a [16]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MAR|dffs [0]),
	.prn(vcc));
// synopsys translate_off
defparam \MAR|dffs[0] .is_wysiwyg = "true";
defparam \MAR|dffs[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X106_Y43_N0
cycloneive_lcell_comb \MUX_M|auto_generated|result_node[1]~1 (
// Equation(s):
// \MUX_M|auto_generated|result_node[1]~1_combout  = (!\USeq|uROM|srom|rom_block|auto_generated|q_a [28] & \MDR|dffs[1]~1_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\USeq|uROM|srom|rom_block|auto_generated|q_a [28]),
	.datad(\MDR|dffs[1]~1_combout ),
	.cin(gnd),
	.combout(\MUX_M|auto_generated|result_node[1]~1_combout ),
	.cout());
// synopsys translate_off
defparam \MUX_M|auto_generated|result_node[1]~1 .lut_mask = 16'h0F00;
defparam \MUX_M|auto_generated|result_node[1]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X106_Y43_N11
dffeas \R1|dffs[1] (
	.clk(\clk~input_o ),
	.d(gnd),
	.asdata(\ALU|auto_generated|op_1~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\r1_enable~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\R1|dffs [1]),
	.prn(vcc));
// synopsys translate_off
defparam \R1|dffs[1] .is_wysiwyg = "true";
defparam \R1|dffs[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X106_Y43_N6
cycloneive_lcell_comb \ALU|auto_generated|_~1 (
// Equation(s):
// \ALU|auto_generated|_~1_combout  = \USeq|uROM|srom|rom_block|auto_generated|q_a [9] $ (((\IR|dffs[0]~2_combout  & ((\R0|dffs [1]))) # (!\IR|dffs[0]~2_combout  & (\R1|dffs [1]))))

	.dataa(\R1|dffs [1]),
	.datab(\R0|dffs [1]),
	.datac(\IR|dffs[0]~2_combout ),
	.datad(\USeq|uROM|srom|rom_block|auto_generated|q_a [9]),
	.cin(gnd),
	.combout(\ALU|auto_generated|_~1_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|auto_generated|_~1 .lut_mask = 16'h35CA;
defparam \ALU|auto_generated|_~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X107_Y43_N18
cycloneive_lcell_comb \ALU|auto_generated|result_int[2]~4 (
// Equation(s):
// \ALU|auto_generated|result_int[2]~4_combout  = ((\MUX_M|auto_generated|result_node[1]~1_combout  $ (\ALU|auto_generated|_~1_combout  $ (!\ALU|auto_generated|result_int[1]~3 )))) # (GND)
// \ALU|auto_generated|result_int[2]~5  = CARRY((\MUX_M|auto_generated|result_node[1]~1_combout  & ((\ALU|auto_generated|_~1_combout ) # (!\ALU|auto_generated|result_int[1]~3 ))) # (!\MUX_M|auto_generated|result_node[1]~1_combout  & 
// (\ALU|auto_generated|_~1_combout  & !\ALU|auto_generated|result_int[1]~3 )))

	.dataa(\MUX_M|auto_generated|result_node[1]~1_combout ),
	.datab(\ALU|auto_generated|_~1_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\ALU|auto_generated|result_int[1]~3 ),
	.combout(\ALU|auto_generated|result_int[2]~4_combout ),
	.cout(\ALU|auto_generated|result_int[2]~5 ));
// synopsys translate_off
defparam \ALU|auto_generated|result_int[2]~4 .lut_mask = 16'h698E;
defparam \ALU|auto_generated|result_int[2]~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X106_Y43_N8
cycloneive_lcell_comb \ALU|auto_generated|op_1~1 (
// Equation(s):
// \ALU|auto_generated|op_1~1_combout  = (\USeq|uROM|srom|rom_block|auto_generated|q_a [17] & ((\ALU|auto_generated|result_int[2]~4_combout ))) # (!\USeq|uROM|srom|rom_block|auto_generated|q_a [17] & (\MDR|dffs [1]))

	.dataa(\USeq|uROM|srom|rom_block|auto_generated|q_a [17]),
	.datab(\MDR|dffs [1]),
	.datac(gnd),
	.datad(\ALU|auto_generated|result_int[2]~4_combout ),
	.cin(gnd),
	.combout(\ALU|auto_generated|op_1~1_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|auto_generated|op_1~1 .lut_mask = 16'hEE44;
defparam \ALU|auto_generated|op_1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X106_Y43_N3
dffeas \R0|dffs[1] (
	.clk(\clk~input_o ),
	.d(gnd),
	.asdata(\ALU|auto_generated|op_1~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\r0_enable~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\R0|dffs [1]),
	.prn(vcc));
// synopsys translate_off
defparam \R0|dffs[1] .is_wysiwyg = "true";
defparam \R0|dffs[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X105_Y43_N14
cycloneive_lcell_comb \MDR|dffs[1]~1 (
// Equation(s):
// \MDR|dffs[1]~1_combout  = (\IR|dffs[0]~2_combout  & ((\R1|dffs [1]))) # (!\IR|dffs[0]~2_combout  & (\R0|dffs [1]))

	.dataa(\R0|dffs [1]),
	.datab(\R1|dffs [1]),
	.datac(gnd),
	.datad(\IR|dffs[0]~2_combout ),
	.cin(gnd),
	.combout(\MDR|dffs[1]~1_combout ),
	.cout());
// synopsys translate_off
defparam \MDR|dffs[1]~1 .lut_mask = 16'hCCAA;
defparam \MDR|dffs[1]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X105_Y43_N2
cycloneive_lcell_comb \MUX_M|auto_generated|result_node[2]~2 (
// Equation(s):
// \MUX_M|auto_generated|result_node[2]~2_combout  = (\MDR|dffs[2]~2_combout  & !\USeq|uROM|srom|rom_block|auto_generated|q_a [28])

	.dataa(gnd),
	.datab(gnd),
	.datac(\MDR|dffs[2]~2_combout ),
	.datad(\USeq|uROM|srom|rom_block|auto_generated|q_a [28]),
	.cin(gnd),
	.combout(\MUX_M|auto_generated|result_node[2]~2_combout ),
	.cout());
// synopsys translate_off
defparam \MUX_M|auto_generated|result_node[2]~2 .lut_mask = 16'h00F0;
defparam \MUX_M|auto_generated|result_node[2]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X106_Y43_N17
dffeas \R0|dffs[2] (
	.clk(\clk~input_o ),
	.d(gnd),
	.asdata(\ALU|auto_generated|op_1~2_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\r0_enable~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\R0|dffs [2]),
	.prn(vcc));
// synopsys translate_off
defparam \R0|dffs[2] .is_wysiwyg = "true";
defparam \R0|dffs[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X106_Y43_N24
cycloneive_lcell_comb \ALU|auto_generated|_~2 (
// Equation(s):
// \ALU|auto_generated|_~2_combout  = \USeq|uROM|srom|rom_block|auto_generated|q_a [9] $ (((\IR|dffs[0]~2_combout  & ((\R0|dffs [2]))) # (!\IR|dffs[0]~2_combout  & (\R1|dffs [2]))))

	.dataa(\R1|dffs [2]),
	.datab(\R0|dffs [2]),
	.datac(\IR|dffs[0]~2_combout ),
	.datad(\USeq|uROM|srom|rom_block|auto_generated|q_a [9]),
	.cin(gnd),
	.combout(\ALU|auto_generated|_~2_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|auto_generated|_~2 .lut_mask = 16'h35CA;
defparam \ALU|auto_generated|_~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X107_Y43_N20
cycloneive_lcell_comb \ALU|auto_generated|result_int[3]~6 (
// Equation(s):
// \ALU|auto_generated|result_int[3]~6_combout  = (\MUX_M|auto_generated|result_node[2]~2_combout  & ((\ALU|auto_generated|_~2_combout  & (\ALU|auto_generated|result_int[2]~5  & VCC)) # (!\ALU|auto_generated|_~2_combout  & 
// (!\ALU|auto_generated|result_int[2]~5 )))) # (!\MUX_M|auto_generated|result_node[2]~2_combout  & ((\ALU|auto_generated|_~2_combout  & (!\ALU|auto_generated|result_int[2]~5 )) # (!\ALU|auto_generated|_~2_combout  & ((\ALU|auto_generated|result_int[2]~5 ) # 
// (GND)))))
// \ALU|auto_generated|result_int[3]~7  = CARRY((\MUX_M|auto_generated|result_node[2]~2_combout  & (!\ALU|auto_generated|_~2_combout  & !\ALU|auto_generated|result_int[2]~5 )) # (!\MUX_M|auto_generated|result_node[2]~2_combout  & 
// ((!\ALU|auto_generated|result_int[2]~5 ) # (!\ALU|auto_generated|_~2_combout ))))

	.dataa(\MUX_M|auto_generated|result_node[2]~2_combout ),
	.datab(\ALU|auto_generated|_~2_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\ALU|auto_generated|result_int[2]~5 ),
	.combout(\ALU|auto_generated|result_int[3]~6_combout ),
	.cout(\ALU|auto_generated|result_int[3]~7 ));
// synopsys translate_off
defparam \ALU|auto_generated|result_int[3]~6 .lut_mask = 16'h9617;
defparam \ALU|auto_generated|result_int[3]~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X106_Y43_N4
cycloneive_lcell_comb \ALU|auto_generated|op_1~2 (
// Equation(s):
// \ALU|auto_generated|op_1~2_combout  = (\USeq|uROM|srom|rom_block|auto_generated|q_a [17] & (\ALU|auto_generated|result_int[3]~6_combout )) # (!\USeq|uROM|srom|rom_block|auto_generated|q_a [17] & ((\MDR|dffs [2])))

	.dataa(\ALU|auto_generated|result_int[3]~6_combout ),
	.datab(\MDR|dffs [2]),
	.datac(\USeq|uROM|srom|rom_block|auto_generated|q_a [17]),
	.datad(gnd),
	.cin(gnd),
	.combout(\ALU|auto_generated|op_1~2_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|auto_generated|op_1~2 .lut_mask = 16'hACAC;
defparam \ALU|auto_generated|op_1~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X106_Y43_N5
dffeas \R1|dffs[2] (
	.clk(\clk~input_o ),
	.d(\ALU|auto_generated|op_1~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\r1_enable~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\R1|dffs [2]),
	.prn(vcc));
// synopsys translate_off
defparam \R1|dffs[2] .is_wysiwyg = "true";
defparam \R1|dffs[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X105_Y43_N8
cycloneive_lcell_comb \MDR|dffs[2]~2 (
// Equation(s):
// \MDR|dffs[2]~2_combout  = (\IR|dffs[0]~2_combout  & (\R1|dffs [2])) # (!\IR|dffs[0]~2_combout  & ((\R0|dffs [2])))

	.dataa(\R1|dffs [2]),
	.datab(\R0|dffs [2]),
	.datac(gnd),
	.datad(\IR|dffs[0]~2_combout ),
	.cin(gnd),
	.combout(\MDR|dffs[2]~2_combout ),
	.cout());
// synopsys translate_off
defparam \MDR|dffs[2]~2 .lut_mask = 16'hAACC;
defparam \MDR|dffs[2]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X107_Y43_N6
cycloneive_lcell_comb \MUX_M|auto_generated|result_node[3]~3 (
// Equation(s):
// \MUX_M|auto_generated|result_node[3]~3_combout  = (!\USeq|uROM|srom|rom_block|auto_generated|q_a [28] & \MDR|dffs[3]~3_combout )

	.dataa(\USeq|uROM|srom|rom_block|auto_generated|q_a [28]),
	.datab(gnd),
	.datac(gnd),
	.datad(\MDR|dffs[3]~3_combout ),
	.cin(gnd),
	.combout(\MUX_M|auto_generated|result_node[3]~3_combout ),
	.cout());
// synopsys translate_off
defparam \MUX_M|auto_generated|result_node[3]~3 .lut_mask = 16'h5500;
defparam \MUX_M|auto_generated|result_node[3]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X106_Y43_N19
dffeas \R0|dffs[3] (
	.clk(\clk~input_o ),
	.d(gnd),
	.asdata(\ALU|auto_generated|op_1~3_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\r0_enable~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\R0|dffs [3]),
	.prn(vcc));
// synopsys translate_off
defparam \R0|dffs[3] .is_wysiwyg = "true";
defparam \R0|dffs[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X106_Y43_N18
cycloneive_lcell_comb \ALU|auto_generated|_~3 (
// Equation(s):
// \ALU|auto_generated|_~3_combout  = \USeq|uROM|srom|rom_block|auto_generated|q_a [9] $ (((\IR|dffs[0]~2_combout  & ((\R0|dffs [3]))) # (!\IR|dffs[0]~2_combout  & (\R1|dffs [3]))))

	.dataa(\R1|dffs [3]),
	.datab(\IR|dffs[0]~2_combout ),
	.datac(\R0|dffs [3]),
	.datad(\USeq|uROM|srom|rom_block|auto_generated|q_a [9]),
	.cin(gnd),
	.combout(\ALU|auto_generated|_~3_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|auto_generated|_~3 .lut_mask = 16'h1DE2;
defparam \ALU|auto_generated|_~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X107_Y43_N22
cycloneive_lcell_comb \ALU|auto_generated|result_int[4]~8 (
// Equation(s):
// \ALU|auto_generated|result_int[4]~8_combout  = ((\MUX_M|auto_generated|result_node[3]~3_combout  $ (\ALU|auto_generated|_~3_combout  $ (!\ALU|auto_generated|result_int[3]~7 )))) # (GND)
// \ALU|auto_generated|result_int[4]~9  = CARRY((\MUX_M|auto_generated|result_node[3]~3_combout  & ((\ALU|auto_generated|_~3_combout ) # (!\ALU|auto_generated|result_int[3]~7 ))) # (!\MUX_M|auto_generated|result_node[3]~3_combout  & 
// (\ALU|auto_generated|_~3_combout  & !\ALU|auto_generated|result_int[3]~7 )))

	.dataa(\MUX_M|auto_generated|result_node[3]~3_combout ),
	.datab(\ALU|auto_generated|_~3_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\ALU|auto_generated|result_int[3]~7 ),
	.combout(\ALU|auto_generated|result_int[4]~8_combout ),
	.cout(\ALU|auto_generated|result_int[4]~9 ));
// synopsys translate_off
defparam \ALU|auto_generated|result_int[4]~8 .lut_mask = 16'h698E;
defparam \ALU|auto_generated|result_int[4]~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X106_Y43_N22
cycloneive_lcell_comb \ALU|auto_generated|op_1~3 (
// Equation(s):
// \ALU|auto_generated|op_1~3_combout  = (\USeq|uROM|srom|rom_block|auto_generated|q_a [17] & ((\ALU|auto_generated|result_int[4]~8_combout ))) # (!\USeq|uROM|srom|rom_block|auto_generated|q_a [17] & (\MDR|dffs [3]))

	.dataa(\MDR|dffs [3]),
	.datab(gnd),
	.datac(\USeq|uROM|srom|rom_block|auto_generated|q_a [17]),
	.datad(\ALU|auto_generated|result_int[4]~8_combout ),
	.cin(gnd),
	.combout(\ALU|auto_generated|op_1~3_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|auto_generated|op_1~3 .lut_mask = 16'hFA0A;
defparam \ALU|auto_generated|op_1~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X106_Y43_N23
dffeas \R1|dffs[3] (
	.clk(\clk~input_o ),
	.d(\ALU|auto_generated|op_1~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\r1_enable~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\R1|dffs [3]),
	.prn(vcc));
// synopsys translate_off
defparam \R1|dffs[3] .is_wysiwyg = "true";
defparam \R1|dffs[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X105_Y43_N26
cycloneive_lcell_comb \MDR|dffs[3]~3 (
// Equation(s):
// \MDR|dffs[3]~3_combout  = (\IR|dffs[0]~2_combout  & (\R1|dffs [3])) # (!\IR|dffs[0]~2_combout  & ((\R0|dffs [3])))

	.dataa(\R1|dffs [3]),
	.datab(\R0|dffs [3]),
	.datac(gnd),
	.datad(\IR|dffs[0]~2_combout ),
	.cin(gnd),
	.combout(\MDR|dffs[3]~3_combout ),
	.cout());
// synopsys translate_off
defparam \MDR|dffs[3]~3 .lut_mask = 16'hAACC;
defparam \MDR|dffs[3]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X106_Y43_N29
dffeas \R0|dffs[4] (
	.clk(\clk~input_o ),
	.d(gnd),
	.asdata(\ALU|auto_generated|op_1~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\r0_enable~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\R0|dffs [4]),
	.prn(vcc));
// synopsys translate_off
defparam \R0|dffs[4] .is_wysiwyg = "true";
defparam \R0|dffs[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X106_Y43_N28
cycloneive_lcell_comb \ALU|auto_generated|_~4 (
// Equation(s):
// \ALU|auto_generated|_~4_combout  = \USeq|uROM|srom|rom_block|auto_generated|q_a [9] $ (((\IR|dffs[0]~2_combout  & ((\R0|dffs [4]))) # (!\IR|dffs[0]~2_combout  & (\R1|dffs [4]))))

	.dataa(\IR|dffs[0]~2_combout ),
	.datab(\R1|dffs [4]),
	.datac(\R0|dffs [4]),
	.datad(\USeq|uROM|srom|rom_block|auto_generated|q_a [9]),
	.cin(gnd),
	.combout(\ALU|auto_generated|_~4_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|auto_generated|_~4 .lut_mask = 16'h1BE4;
defparam \ALU|auto_generated|_~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X105_Y43_N24
cycloneive_lcell_comb \MUX_M|auto_generated|result_node[4]~4 (
// Equation(s):
// \MUX_M|auto_generated|result_node[4]~4_combout  = (!\USeq|uROM|srom|rom_block|auto_generated|q_a [28] & \MDR|dffs[4]~4_combout )

	.dataa(gnd),
	.datab(\USeq|uROM|srom|rom_block|auto_generated|q_a [28]),
	.datac(gnd),
	.datad(\MDR|dffs[4]~4_combout ),
	.cin(gnd),
	.combout(\MUX_M|auto_generated|result_node[4]~4_combout ),
	.cout());
// synopsys translate_off
defparam \MUX_M|auto_generated|result_node[4]~4 .lut_mask = 16'h3300;
defparam \MUX_M|auto_generated|result_node[4]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X107_Y43_N24
cycloneive_lcell_comb \ALU|auto_generated|result_int[5]~10 (
// Equation(s):
// \ALU|auto_generated|result_int[5]~10_combout  = (\ALU|auto_generated|_~4_combout  & ((\MUX_M|auto_generated|result_node[4]~4_combout  & (\ALU|auto_generated|result_int[4]~9  & VCC)) # (!\MUX_M|auto_generated|result_node[4]~4_combout  & 
// (!\ALU|auto_generated|result_int[4]~9 )))) # (!\ALU|auto_generated|_~4_combout  & ((\MUX_M|auto_generated|result_node[4]~4_combout  & (!\ALU|auto_generated|result_int[4]~9 )) # (!\MUX_M|auto_generated|result_node[4]~4_combout  & 
// ((\ALU|auto_generated|result_int[4]~9 ) # (GND)))))
// \ALU|auto_generated|result_int[5]~11  = CARRY((\ALU|auto_generated|_~4_combout  & (!\MUX_M|auto_generated|result_node[4]~4_combout  & !\ALU|auto_generated|result_int[4]~9 )) # (!\ALU|auto_generated|_~4_combout  & ((!\ALU|auto_generated|result_int[4]~9 ) # 
// (!\MUX_M|auto_generated|result_node[4]~4_combout ))))

	.dataa(\ALU|auto_generated|_~4_combout ),
	.datab(\MUX_M|auto_generated|result_node[4]~4_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\ALU|auto_generated|result_int[4]~9 ),
	.combout(\ALU|auto_generated|result_int[5]~10_combout ),
	.cout(\ALU|auto_generated|result_int[5]~11 ));
// synopsys translate_off
defparam \ALU|auto_generated|result_int[5]~10 .lut_mask = 16'h9617;
defparam \ALU|auto_generated|result_int[5]~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X107_Y43_N0
cycloneive_lcell_comb \ALU|auto_generated|op_1~4 (
// Equation(s):
// \ALU|auto_generated|op_1~4_combout  = (\USeq|uROM|srom|rom_block|auto_generated|q_a [17] & ((\ALU|auto_generated|result_int[5]~10_combout ))) # (!\USeq|uROM|srom|rom_block|auto_generated|q_a [17] & (\MDR|dffs [4]))

	.dataa(\MDR|dffs [4]),
	.datab(gnd),
	.datac(\USeq|uROM|srom|rom_block|auto_generated|q_a [17]),
	.datad(\ALU|auto_generated|result_int[5]~10_combout ),
	.cin(gnd),
	.combout(\ALU|auto_generated|op_1~4_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|auto_generated|op_1~4 .lut_mask = 16'hFA0A;
defparam \ALU|auto_generated|op_1~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X107_Y43_N1
dffeas \R1|dffs[4] (
	.clk(\clk~input_o ),
	.d(\ALU|auto_generated|op_1~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\r1_enable~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\R1|dffs [4]),
	.prn(vcc));
// synopsys translate_off
defparam \R1|dffs[4] .is_wysiwyg = "true";
defparam \R1|dffs[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X105_Y43_N12
cycloneive_lcell_comb \MDR|dffs[4]~4 (
// Equation(s):
// \MDR|dffs[4]~4_combout  = (\IR|dffs[0]~2_combout  & (\R1|dffs [4])) # (!\IR|dffs[0]~2_combout  & ((\R0|dffs [4])))

	.dataa(\IR|dffs[0]~2_combout ),
	.datab(\R1|dffs [4]),
	.datac(gnd),
	.datad(\R0|dffs [4]),
	.cin(gnd),
	.combout(\MDR|dffs[4]~4_combout ),
	.cout());
// synopsys translate_off
defparam \MDR|dffs[4]~4 .lut_mask = 16'hDD88;
defparam \MDR|dffs[4]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X106_Y43_N14
cycloneive_lcell_comb \MUX_M|auto_generated|result_node[5]~5 (
// Equation(s):
// \MUX_M|auto_generated|result_node[5]~5_combout  = (!\USeq|uROM|srom|rom_block|auto_generated|q_a [28] & \MDR|dffs[5]~5_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\USeq|uROM|srom|rom_block|auto_generated|q_a [28]),
	.datad(\MDR|dffs[5]~5_combout ),
	.cin(gnd),
	.combout(\MUX_M|auto_generated|result_node[5]~5_combout ),
	.cout());
// synopsys translate_off
defparam \MUX_M|auto_generated|result_node[5]~5 .lut_mask = 16'h0F00;
defparam \MUX_M|auto_generated|result_node[5]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X107_Y43_N13
dffeas \R0|dffs[5] (
	.clk(\clk~input_o ),
	.d(gnd),
	.asdata(\ALU|auto_generated|op_1~5_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\r0_enable~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\R0|dffs [5]),
	.prn(vcc));
// synopsys translate_off
defparam \R0|dffs[5] .is_wysiwyg = "true";
defparam \R0|dffs[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X107_Y43_N12
cycloneive_lcell_comb \ALU|auto_generated|_~5 (
// Equation(s):
// \ALU|auto_generated|_~5_combout  = \USeq|uROM|srom|rom_block|auto_generated|q_a [9] $ (((\IR|dffs[0]~2_combout  & ((\R0|dffs [5]))) # (!\IR|dffs[0]~2_combout  & (\R1|dffs [5]))))

	.dataa(\R1|dffs [5]),
	.datab(\IR|dffs[0]~2_combout ),
	.datac(\R0|dffs [5]),
	.datad(\USeq|uROM|srom|rom_block|auto_generated|q_a [9]),
	.cin(gnd),
	.combout(\ALU|auto_generated|_~5_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|auto_generated|_~5 .lut_mask = 16'h1DE2;
defparam \ALU|auto_generated|_~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X107_Y43_N26
cycloneive_lcell_comb \ALU|auto_generated|result_int[6]~12 (
// Equation(s):
// \ALU|auto_generated|result_int[6]~12_combout  = ((\MUX_M|auto_generated|result_node[5]~5_combout  $ (\ALU|auto_generated|_~5_combout  $ (!\ALU|auto_generated|result_int[5]~11 )))) # (GND)
// \ALU|auto_generated|result_int[6]~13  = CARRY((\MUX_M|auto_generated|result_node[5]~5_combout  & ((\ALU|auto_generated|_~5_combout ) # (!\ALU|auto_generated|result_int[5]~11 ))) # (!\MUX_M|auto_generated|result_node[5]~5_combout  & 
// (\ALU|auto_generated|_~5_combout  & !\ALU|auto_generated|result_int[5]~11 )))

	.dataa(\MUX_M|auto_generated|result_node[5]~5_combout ),
	.datab(\ALU|auto_generated|_~5_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\ALU|auto_generated|result_int[5]~11 ),
	.combout(\ALU|auto_generated|result_int[6]~12_combout ),
	.cout(\ALU|auto_generated|result_int[6]~13 ));
// synopsys translate_off
defparam \ALU|auto_generated|result_int[6]~12 .lut_mask = 16'h698E;
defparam \ALU|auto_generated|result_int[6]~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X107_Y43_N10
cycloneive_lcell_comb \ALU|auto_generated|op_1~5 (
// Equation(s):
// \ALU|auto_generated|op_1~5_combout  = (\USeq|uROM|srom|rom_block|auto_generated|q_a [17] & (\ALU|auto_generated|result_int[6]~12_combout )) # (!\USeq|uROM|srom|rom_block|auto_generated|q_a [17] & ((\MDR|dffs [5])))

	.dataa(\USeq|uROM|srom|rom_block|auto_generated|q_a [17]),
	.datab(gnd),
	.datac(\ALU|auto_generated|result_int[6]~12_combout ),
	.datad(\MDR|dffs [5]),
	.cin(gnd),
	.combout(\ALU|auto_generated|op_1~5_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|auto_generated|op_1~5 .lut_mask = 16'hF5A0;
defparam \ALU|auto_generated|op_1~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X107_Y43_N11
dffeas \R1|dffs[5] (
	.clk(\clk~input_o ),
	.d(\ALU|auto_generated|op_1~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\r1_enable~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\R1|dffs [5]),
	.prn(vcc));
// synopsys translate_off
defparam \R1|dffs[5] .is_wysiwyg = "true";
defparam \R1|dffs[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X105_Y43_N10
cycloneive_lcell_comb \MDR|dffs[5]~5 (
// Equation(s):
// \MDR|dffs[5]~5_combout  = (\IR|dffs[0]~2_combout  & (\R1|dffs [5])) # (!\IR|dffs[0]~2_combout  & ((\R0|dffs [5])))

	.dataa(\IR|dffs[0]~2_combout ),
	.datab(\R1|dffs [5]),
	.datac(gnd),
	.datad(\R0|dffs [5]),
	.cin(gnd),
	.combout(\MDR|dffs[5]~5_combout ),
	.cout());
// synopsys translate_off
defparam \MDR|dffs[5]~5 .lut_mask = 16'hDD88;
defparam \MDR|dffs[5]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X107_Y43_N9
dffeas \R1|dffs[6] (
	.clk(\clk~input_o ),
	.d(\ALU|auto_generated|op_1~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\r1_enable~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\R1|dffs [6]),
	.prn(vcc));
// synopsys translate_off
defparam \R1|dffs[6] .is_wysiwyg = "true";
defparam \R1|dffs[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X106_Y43_N26
cycloneive_lcell_comb \ALU|auto_generated|_~6 (
// Equation(s):
// \ALU|auto_generated|_~6_combout  = \USeq|uROM|srom|rom_block|auto_generated|q_a [9] $ (((\IR|dffs[0]~2_combout  & ((\R0|dffs [6]))) # (!\IR|dffs[0]~2_combout  & (\R1|dffs [6]))))

	.dataa(\R1|dffs [6]),
	.datab(\IR|dffs[0]~2_combout ),
	.datac(\R0|dffs [6]),
	.datad(\USeq|uROM|srom|rom_block|auto_generated|q_a [9]),
	.cin(gnd),
	.combout(\ALU|auto_generated|_~6_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|auto_generated|_~6 .lut_mask = 16'h1DE2;
defparam \ALU|auto_generated|_~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X106_Y43_N20
cycloneive_lcell_comb \MUX_M|auto_generated|result_node[6]~6 (
// Equation(s):
// \MUX_M|auto_generated|result_node[6]~6_combout  = (!\USeq|uROM|srom|rom_block|auto_generated|q_a [28] & \MDR|dffs[6]~6_combout )

	.dataa(\USeq|uROM|srom|rom_block|auto_generated|q_a [28]),
	.datab(gnd),
	.datac(\MDR|dffs[6]~6_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\MUX_M|auto_generated|result_node[6]~6_combout ),
	.cout());
// synopsys translate_off
defparam \MUX_M|auto_generated|result_node[6]~6 .lut_mask = 16'h5050;
defparam \MUX_M|auto_generated|result_node[6]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X107_Y43_N28
cycloneive_lcell_comb \ALU|auto_generated|result_int[7]~14 (
// Equation(s):
// \ALU|auto_generated|result_int[7]~14_combout  = (\ALU|auto_generated|_~6_combout  & ((\MUX_M|auto_generated|result_node[6]~6_combout  & (\ALU|auto_generated|result_int[6]~13  & VCC)) # (!\MUX_M|auto_generated|result_node[6]~6_combout  & 
// (!\ALU|auto_generated|result_int[6]~13 )))) # (!\ALU|auto_generated|_~6_combout  & ((\MUX_M|auto_generated|result_node[6]~6_combout  & (!\ALU|auto_generated|result_int[6]~13 )) # (!\MUX_M|auto_generated|result_node[6]~6_combout  & 
// ((\ALU|auto_generated|result_int[6]~13 ) # (GND)))))
// \ALU|auto_generated|result_int[7]~15  = CARRY((\ALU|auto_generated|_~6_combout  & (!\MUX_M|auto_generated|result_node[6]~6_combout  & !\ALU|auto_generated|result_int[6]~13 )) # (!\ALU|auto_generated|_~6_combout  & ((!\ALU|auto_generated|result_int[6]~13 ) 
// # (!\MUX_M|auto_generated|result_node[6]~6_combout ))))

	.dataa(\ALU|auto_generated|_~6_combout ),
	.datab(\MUX_M|auto_generated|result_node[6]~6_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\ALU|auto_generated|result_int[6]~13 ),
	.combout(\ALU|auto_generated|result_int[7]~14_combout ),
	.cout(\ALU|auto_generated|result_int[7]~15 ));
// synopsys translate_off
defparam \ALU|auto_generated|result_int[7]~14 .lut_mask = 16'h9617;
defparam \ALU|auto_generated|result_int[7]~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X107_Y43_N8
cycloneive_lcell_comb \ALU|auto_generated|op_1~6 (
// Equation(s):
// \ALU|auto_generated|op_1~6_combout  = (\USeq|uROM|srom|rom_block|auto_generated|q_a [17] & ((\ALU|auto_generated|result_int[7]~14_combout ))) # (!\USeq|uROM|srom|rom_block|auto_generated|q_a [17] & (\MDR|dffs [6]))

	.dataa(gnd),
	.datab(\MDR|dffs [6]),
	.datac(\USeq|uROM|srom|rom_block|auto_generated|q_a [17]),
	.datad(\ALU|auto_generated|result_int[7]~14_combout ),
	.cin(gnd),
	.combout(\ALU|auto_generated|op_1~6_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|auto_generated|op_1~6 .lut_mask = 16'hFC0C;
defparam \ALU|auto_generated|op_1~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X106_Y43_N27
dffeas \R0|dffs[6] (
	.clk(\clk~input_o ),
	.d(gnd),
	.asdata(\ALU|auto_generated|op_1~6_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\r0_enable~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\R0|dffs [6]),
	.prn(vcc));
// synopsys translate_off
defparam \R0|dffs[6] .is_wysiwyg = "true";
defparam \R0|dffs[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X105_Y43_N0
cycloneive_lcell_comb \MDR|dffs[6]~6 (
// Equation(s):
// \MDR|dffs[6]~6_combout  = (\IR|dffs[0]~2_combout  & ((\R1|dffs [6]))) # (!\IR|dffs[0]~2_combout  & (\R0|dffs [6]))

	.dataa(\IR|dffs[0]~2_combout ),
	.datab(\R0|dffs [6]),
	.datac(gnd),
	.datad(\R1|dffs [6]),
	.cin(gnd),
	.combout(\MDR|dffs[6]~6_combout ),
	.cout());
// synopsys translate_off
defparam \MDR|dffs[6]~6 .lut_mask = 16'hEE44;
defparam \MDR|dffs[6]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X103_Y42_N12
cycloneive_lcell_comb \SP|auto_generated|counter_comb_bita1 (
// Equation(s):
// \SP|auto_generated|counter_comb_bita1~combout  = (\SP|auto_generated|counter_comb_bita0~COUT  & (\SP|auto_generated|counter_reg_bit [1] $ (((\USeq|uROM|srom|rom_block|auto_generated|q_a [25]) # (VCC))))) # (!\SP|auto_generated|counter_comb_bita0~COUT  & 
// ((\SP|auto_generated|counter_reg_bit [1]) # ((GND))))
// \SP|auto_generated|counter_comb_bita1~COUT  = CARRY((\SP|auto_generated|counter_reg_bit [1] $ (\USeq|uROM|srom|rom_block|auto_generated|q_a [25])) # (!\SP|auto_generated|counter_comb_bita0~COUT ))

	.dataa(\SP|auto_generated|counter_reg_bit [1]),
	.datab(\USeq|uROM|srom|rom_block|auto_generated|q_a [25]),
	.datac(gnd),
	.datad(vcc),
	.cin(\SP|auto_generated|counter_comb_bita0~COUT ),
	.combout(\SP|auto_generated|counter_comb_bita1~combout ),
	.cout(\SP|auto_generated|counter_comb_bita1~COUT ));
// synopsys translate_off
defparam \SP|auto_generated|counter_comb_bita1 .lut_mask = 16'h5A6F;
defparam \SP|auto_generated|counter_comb_bita1 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X103_Y42_N13
dffeas \SP|auto_generated|counter_reg_bit[1] (
	.clk(\clk~input_o ),
	.d(\SP|auto_generated|counter_comb_bita1~combout ),
	.asdata(\MDR|dffs [1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\USeq|uROM|srom|rom_block|auto_generated|q_a [24]),
	.ena(\SP|auto_generated|_~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SP|auto_generated|counter_reg_bit [1]),
	.prn(vcc));
// synopsys translate_off
defparam \SP|auto_generated|counter_reg_bit[1] .is_wysiwyg = "true";
defparam \SP|auto_generated|counter_reg_bit[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X103_Y42_N14
cycloneive_lcell_comb \SP|auto_generated|counter_comb_bita2 (
// Equation(s):
// \SP|auto_generated|counter_comb_bita2~combout  = (\SP|auto_generated|counter_comb_bita1~COUT  & (\SP|auto_generated|counter_reg_bit [2] & ((VCC)))) # (!\SP|auto_generated|counter_comb_bita1~COUT  & (\SP|auto_generated|counter_reg_bit [2] $ (((VCC) # 
// (!\USeq|uROM|srom|rom_block|auto_generated|q_a [25])))))
// \SP|auto_generated|counter_comb_bita2~COUT  = CARRY((!\SP|auto_generated|counter_comb_bita1~COUT  & (\SP|auto_generated|counter_reg_bit [2] $ (!\USeq|uROM|srom|rom_block|auto_generated|q_a [25]))))

	.dataa(\SP|auto_generated|counter_reg_bit [2]),
	.datab(\USeq|uROM|srom|rom_block|auto_generated|q_a [25]),
	.datac(gnd),
	.datad(vcc),
	.cin(\SP|auto_generated|counter_comb_bita1~COUT ),
	.combout(\SP|auto_generated|counter_comb_bita2~combout ),
	.cout(\SP|auto_generated|counter_comb_bita2~COUT ));
// synopsys translate_off
defparam \SP|auto_generated|counter_comb_bita2 .lut_mask = 16'hA509;
defparam \SP|auto_generated|counter_comb_bita2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X103_Y42_N15
dffeas \SP|auto_generated|counter_reg_bit[2] (
	.clk(\clk~input_o ),
	.d(\SP|auto_generated|counter_comb_bita2~combout ),
	.asdata(\MDR|dffs [2]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\USeq|uROM|srom|rom_block|auto_generated|q_a [24]),
	.ena(\SP|auto_generated|_~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SP|auto_generated|counter_reg_bit [2]),
	.prn(vcc));
// synopsys translate_off
defparam \SP|auto_generated|counter_reg_bit[2] .is_wysiwyg = "true";
defparam \SP|auto_generated|counter_reg_bit[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X103_Y42_N16
cycloneive_lcell_comb \SP|auto_generated|counter_comb_bita3 (
// Equation(s):
// \SP|auto_generated|counter_comb_bita3~combout  = (\SP|auto_generated|counter_comb_bita2~COUT  & (\SP|auto_generated|counter_reg_bit [3] $ (((\USeq|uROM|srom|rom_block|auto_generated|q_a [25]) # (VCC))))) # (!\SP|auto_generated|counter_comb_bita2~COUT  & 
// ((\SP|auto_generated|counter_reg_bit [3]) # ((GND))))
// \SP|auto_generated|counter_comb_bita3~COUT  = CARRY((\SP|auto_generated|counter_reg_bit [3] $ (\USeq|uROM|srom|rom_block|auto_generated|q_a [25])) # (!\SP|auto_generated|counter_comb_bita2~COUT ))

	.dataa(\SP|auto_generated|counter_reg_bit [3]),
	.datab(\USeq|uROM|srom|rom_block|auto_generated|q_a [25]),
	.datac(gnd),
	.datad(vcc),
	.cin(\SP|auto_generated|counter_comb_bita2~COUT ),
	.combout(\SP|auto_generated|counter_comb_bita3~combout ),
	.cout(\SP|auto_generated|counter_comb_bita3~COUT ));
// synopsys translate_off
defparam \SP|auto_generated|counter_comb_bita3 .lut_mask = 16'h5A6F;
defparam \SP|auto_generated|counter_comb_bita3 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X103_Y42_N17
dffeas \SP|auto_generated|counter_reg_bit[3] (
	.clk(\clk~input_o ),
	.d(\SP|auto_generated|counter_comb_bita3~combout ),
	.asdata(\MDR|dffs [3]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\USeq|uROM|srom|rom_block|auto_generated|q_a [24]),
	.ena(\SP|auto_generated|_~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SP|auto_generated|counter_reg_bit [3]),
	.prn(vcc));
// synopsys translate_off
defparam \SP|auto_generated|counter_reg_bit[3] .is_wysiwyg = "true";
defparam \SP|auto_generated|counter_reg_bit[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X103_Y42_N18
cycloneive_lcell_comb \SP|auto_generated|counter_comb_bita4 (
// Equation(s):
// \SP|auto_generated|counter_comb_bita4~combout  = (\SP|auto_generated|counter_comb_bita3~COUT  & (\SP|auto_generated|counter_reg_bit [4] & ((VCC)))) # (!\SP|auto_generated|counter_comb_bita3~COUT  & (\SP|auto_generated|counter_reg_bit [4] $ (((VCC) # 
// (!\USeq|uROM|srom|rom_block|auto_generated|q_a [25])))))
// \SP|auto_generated|counter_comb_bita4~COUT  = CARRY((!\SP|auto_generated|counter_comb_bita3~COUT  & (\SP|auto_generated|counter_reg_bit [4] $ (!\USeq|uROM|srom|rom_block|auto_generated|q_a [25]))))

	.dataa(\SP|auto_generated|counter_reg_bit [4]),
	.datab(\USeq|uROM|srom|rom_block|auto_generated|q_a [25]),
	.datac(gnd),
	.datad(vcc),
	.cin(\SP|auto_generated|counter_comb_bita3~COUT ),
	.combout(\SP|auto_generated|counter_comb_bita4~combout ),
	.cout(\SP|auto_generated|counter_comb_bita4~COUT ));
// synopsys translate_off
defparam \SP|auto_generated|counter_comb_bita4 .lut_mask = 16'hA509;
defparam \SP|auto_generated|counter_comb_bita4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X103_Y42_N19
dffeas \SP|auto_generated|counter_reg_bit[4] (
	.clk(\clk~input_o ),
	.d(\SP|auto_generated|counter_comb_bita4~combout ),
	.asdata(\MDR|dffs [4]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\USeq|uROM|srom|rom_block|auto_generated|q_a [24]),
	.ena(\SP|auto_generated|_~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SP|auto_generated|counter_reg_bit [4]),
	.prn(vcc));
// synopsys translate_off
defparam \SP|auto_generated|counter_reg_bit[4] .is_wysiwyg = "true";
defparam \SP|auto_generated|counter_reg_bit[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X103_Y42_N20
cycloneive_lcell_comb \SP|auto_generated|counter_comb_bita5 (
// Equation(s):
// \SP|auto_generated|counter_comb_bita5~combout  = (\SP|auto_generated|counter_comb_bita4~COUT  & (\SP|auto_generated|counter_reg_bit [5] $ (((\USeq|uROM|srom|rom_block|auto_generated|q_a [25]) # (VCC))))) # (!\SP|auto_generated|counter_comb_bita4~COUT  & 
// ((\SP|auto_generated|counter_reg_bit [5]) # ((GND))))
// \SP|auto_generated|counter_comb_bita5~COUT  = CARRY((\SP|auto_generated|counter_reg_bit [5] $ (\USeq|uROM|srom|rom_block|auto_generated|q_a [25])) # (!\SP|auto_generated|counter_comb_bita4~COUT ))

	.dataa(\SP|auto_generated|counter_reg_bit [5]),
	.datab(\USeq|uROM|srom|rom_block|auto_generated|q_a [25]),
	.datac(gnd),
	.datad(vcc),
	.cin(\SP|auto_generated|counter_comb_bita4~COUT ),
	.combout(\SP|auto_generated|counter_comb_bita5~combout ),
	.cout(\SP|auto_generated|counter_comb_bita5~COUT ));
// synopsys translate_off
defparam \SP|auto_generated|counter_comb_bita5 .lut_mask = 16'h5A6F;
defparam \SP|auto_generated|counter_comb_bita5 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X103_Y42_N21
dffeas \SP|auto_generated|counter_reg_bit[5] (
	.clk(\clk~input_o ),
	.d(\SP|auto_generated|counter_comb_bita5~combout ),
	.asdata(\MDR|dffs [5]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\USeq|uROM|srom|rom_block|auto_generated|q_a [24]),
	.ena(\SP|auto_generated|_~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SP|auto_generated|counter_reg_bit [5]),
	.prn(vcc));
// synopsys translate_off
defparam \SP|auto_generated|counter_reg_bit[5] .is_wysiwyg = "true";
defparam \SP|auto_generated|counter_reg_bit[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X103_Y42_N22
cycloneive_lcell_comb \SP|auto_generated|counter_comb_bita6 (
// Equation(s):
// \SP|auto_generated|counter_comb_bita6~combout  = (\SP|auto_generated|counter_comb_bita5~COUT  & (\SP|auto_generated|counter_reg_bit [6] & ((VCC)))) # (!\SP|auto_generated|counter_comb_bita5~COUT  & (\SP|auto_generated|counter_reg_bit [6] $ (((VCC) # 
// (!\USeq|uROM|srom|rom_block|auto_generated|q_a [25])))))
// \SP|auto_generated|counter_comb_bita6~COUT  = CARRY((!\SP|auto_generated|counter_comb_bita5~COUT  & (\SP|auto_generated|counter_reg_bit [6] $ (!\USeq|uROM|srom|rom_block|auto_generated|q_a [25]))))

	.dataa(\SP|auto_generated|counter_reg_bit [6]),
	.datab(\USeq|uROM|srom|rom_block|auto_generated|q_a [25]),
	.datac(gnd),
	.datad(vcc),
	.cin(\SP|auto_generated|counter_comb_bita5~COUT ),
	.combout(\SP|auto_generated|counter_comb_bita6~combout ),
	.cout(\SP|auto_generated|counter_comb_bita6~COUT ));
// synopsys translate_off
defparam \SP|auto_generated|counter_comb_bita6 .lut_mask = 16'hA509;
defparam \SP|auto_generated|counter_comb_bita6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X103_Y42_N23
dffeas \SP|auto_generated|counter_reg_bit[6] (
	.clk(\clk~input_o ),
	.d(\SP|auto_generated|counter_comb_bita6~combout ),
	.asdata(\MDR|dffs [6]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\USeq|uROM|srom|rom_block|auto_generated|q_a [24]),
	.ena(\SP|auto_generated|_~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SP|auto_generated|counter_reg_bit [6]),
	.prn(vcc));
// synopsys translate_off
defparam \SP|auto_generated|counter_reg_bit[6] .is_wysiwyg = "true";
defparam \SP|auto_generated|counter_reg_bit[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X103_Y42_N24
cycloneive_lcell_comb \SP|auto_generated|counter_comb_bita7 (
// Equation(s):
// \SP|auto_generated|counter_comb_bita7~combout  = \SP|auto_generated|counter_comb_bita6~COUT  $ (\SP|auto_generated|counter_reg_bit [7])

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\SP|auto_generated|counter_reg_bit [7]),
	.cin(\SP|auto_generated|counter_comb_bita6~COUT ),
	.combout(\SP|auto_generated|counter_comb_bita7~combout ),
	.cout());
// synopsys translate_off
defparam \SP|auto_generated|counter_comb_bita7 .lut_mask = 16'h0FF0;
defparam \SP|auto_generated|counter_comb_bita7 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X103_Y42_N25
dffeas \SP|auto_generated|counter_reg_bit[7] (
	.clk(\clk~input_o ),
	.d(\SP|auto_generated|counter_comb_bita7~combout ),
	.asdata(\MDR|dffs [7]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\USeq|uROM|srom|rom_block|auto_generated|q_a [24]),
	.ena(\SP|auto_generated|_~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SP|auto_generated|counter_reg_bit [7]),
	.prn(vcc));
// synopsys translate_off
defparam \SP|auto_generated|counter_reg_bit[7] .is_wysiwyg = "true";
defparam \SP|auto_generated|counter_reg_bit[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X103_Y40_N12
cycloneive_lcell_comb \PC|auto_generated|counter_comb_bita0 (
// Equation(s):
// \PC|auto_generated|counter_comb_bita0~combout  = \PC|auto_generated|counter_reg_bit [0] $ (VCC)
// \PC|auto_generated|counter_comb_bita0~COUT  = CARRY(\PC|auto_generated|counter_reg_bit [0])

	.dataa(\PC|auto_generated|counter_reg_bit [0]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\PC|auto_generated|counter_comb_bita0~combout ),
	.cout(\PC|auto_generated|counter_comb_bita0~COUT ));
// synopsys translate_off
defparam \PC|auto_generated|counter_comb_bita0 .lut_mask = 16'h55AA;
defparam \PC|auto_generated|counter_comb_bita0 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X103_Y40_N14
cycloneive_lcell_comb \PC|auto_generated|counter_comb_bita1 (
// Equation(s):
// \PC|auto_generated|counter_comb_bita1~combout  = (\PC|auto_generated|counter_reg_bit [1] & (!\PC|auto_generated|counter_comb_bita0~COUT )) # (!\PC|auto_generated|counter_reg_bit [1] & ((\PC|auto_generated|counter_comb_bita0~COUT ) # (GND)))
// \PC|auto_generated|counter_comb_bita1~COUT  = CARRY((!\PC|auto_generated|counter_comb_bita0~COUT ) # (!\PC|auto_generated|counter_reg_bit [1]))

	.dataa(gnd),
	.datab(\PC|auto_generated|counter_reg_bit [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\PC|auto_generated|counter_comb_bita0~COUT ),
	.combout(\PC|auto_generated|counter_comb_bita1~combout ),
	.cout(\PC|auto_generated|counter_comb_bita1~COUT ));
// synopsys translate_off
defparam \PC|auto_generated|counter_comb_bita1 .lut_mask = 16'h3C3F;
defparam \PC|auto_generated|counter_comb_bita1 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X105_Y43_N18
cycloneive_lcell_comb \mux_z_d[0][0]~0 (
// Equation(s):
// \mux_z_d[0][0]~0_combout  = (\MDR|dffs[1]~1_combout ) # ((\MDR|dffs[2]~2_combout ) # ((\MDR|dffs[3]~3_combout ) # (\MDR|dffs[0]~0_combout )))

	.dataa(\MDR|dffs[1]~1_combout ),
	.datab(\MDR|dffs[2]~2_combout ),
	.datac(\MDR|dffs[3]~3_combout ),
	.datad(\MDR|dffs[0]~0_combout ),
	.cin(gnd),
	.combout(\mux_z_d[0][0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \mux_z_d[0][0]~0 .lut_mask = 16'hFFFE;
defparam \mux_z_d[0][0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X105_Y43_N28
cycloneive_lcell_comb \mux_z_d[0][0]~1 (
// Equation(s):
// \mux_z_d[0][0]~1_combout  = (\MDR|dffs[4]~4_combout ) # ((\MDR|dffs[6]~6_combout ) # ((\MDR|dffs[7]~7_combout ) # (\MDR|dffs[5]~5_combout )))

	.dataa(\MDR|dffs[4]~4_combout ),
	.datab(\MDR|dffs[6]~6_combout ),
	.datac(\MDR|dffs[7]~7_combout ),
	.datad(\MDR|dffs[5]~5_combout ),
	.cin(gnd),
	.combout(\mux_z_d[0][0]~1_combout ),
	.cout());
// synopsys translate_off
defparam \mux_z_d[0][0]~1 .lut_mask = 16'hFFFE;
defparam \mux_z_d[0][0]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X103_Y43_N20
cycloneive_lcell_comb \MUX_Z|auto_generated|result_node[0]~0 (
// Equation(s):
// \MUX_Z|auto_generated|result_node[0]~0_combout  = \USeq|uROM|srom|rom_block|auto_generated|q_a [11] $ (((\mux_z_d[0][0]~0_combout ) # (\mux_z_d[0][0]~1_combout )))

	.dataa(\mux_z_d[0][0]~0_combout ),
	.datab(\mux_z_d[0][0]~1_combout ),
	.datac(\USeq|uROM|srom|rom_block|auto_generated|q_a [11]),
	.datad(gnd),
	.cin(gnd),
	.combout(\MUX_Z|auto_generated|result_node[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \MUX_Z|auto_generated|result_node[0]~0 .lut_mask = 16'h1E1E;
defparam \MUX_Z|auto_generated|result_node[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X103_Y43_N21
dffeas \Z|dffs[0] (
	.clk(\clk~input_o ),
	.d(\MUX_Z|auto_generated|result_node[0]~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\USeq|uROM|srom|rom_block|auto_generated|q_a [10]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Z|dffs [0]),
	.prn(vcc));
// synopsys translate_off
defparam \Z|dffs[0] .is_wysiwyg = "true";
defparam \Z|dffs[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X103_Y40_N8
cycloneive_lcell_comb pc_load(
// Equation(s):
// \pc_load~combout  = (\USeq|uROM|srom|rom_block|auto_generated|q_a [21]) # ((\USeq|uROM|srom|rom_block|auto_generated|q_a [26] & \Z|dffs [0]))

	.dataa(\USeq|uROM|srom|rom_block|auto_generated|q_a [21]),
	.datab(\USeq|uROM|srom|rom_block|auto_generated|q_a [26]),
	.datac(\Z|dffs [0]),
	.datad(gnd),
	.cin(gnd),
	.combout(\pc_load~combout ),
	.cout());
// synopsys translate_off
defparam pc_load.lut_mask = 16'hEAEA;
defparam pc_load.sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X103_Y40_N15
dffeas \PC|auto_generated|counter_reg_bit[1] (
	.clk(\comb~0clkctrl_outclk ),
	.d(\PC|auto_generated|counter_comb_bita1~combout ),
	.asdata(\MDR|dffs [1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\pc_load~combout ),
	.ena(\comb~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PC|auto_generated|counter_reg_bit [1]),
	.prn(vcc));
// synopsys translate_off
defparam \PC|auto_generated|counter_reg_bit[1] .is_wysiwyg = "true";
defparam \PC|auto_generated|counter_reg_bit[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X103_Y40_N16
cycloneive_lcell_comb \PC|auto_generated|counter_comb_bita2 (
// Equation(s):
// \PC|auto_generated|counter_comb_bita2~combout  = (\PC|auto_generated|counter_reg_bit [2] & (\PC|auto_generated|counter_comb_bita1~COUT  $ (GND))) # (!\PC|auto_generated|counter_reg_bit [2] & (!\PC|auto_generated|counter_comb_bita1~COUT  & VCC))
// \PC|auto_generated|counter_comb_bita2~COUT  = CARRY((\PC|auto_generated|counter_reg_bit [2] & !\PC|auto_generated|counter_comb_bita1~COUT ))

	.dataa(gnd),
	.datab(\PC|auto_generated|counter_reg_bit [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\PC|auto_generated|counter_comb_bita1~COUT ),
	.combout(\PC|auto_generated|counter_comb_bita2~combout ),
	.cout(\PC|auto_generated|counter_comb_bita2~COUT ));
// synopsys translate_off
defparam \PC|auto_generated|counter_comb_bita2 .lut_mask = 16'hC30C;
defparam \PC|auto_generated|counter_comb_bita2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X103_Y40_N17
dffeas \PC|auto_generated|counter_reg_bit[2] (
	.clk(\comb~0clkctrl_outclk ),
	.d(\PC|auto_generated|counter_comb_bita2~combout ),
	.asdata(\MDR|dffs [2]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\pc_load~combout ),
	.ena(\comb~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PC|auto_generated|counter_reg_bit [2]),
	.prn(vcc));
// synopsys translate_off
defparam \PC|auto_generated|counter_reg_bit[2] .is_wysiwyg = "true";
defparam \PC|auto_generated|counter_reg_bit[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X103_Y40_N18
cycloneive_lcell_comb \PC|auto_generated|counter_comb_bita3 (
// Equation(s):
// \PC|auto_generated|counter_comb_bita3~combout  = (\PC|auto_generated|counter_reg_bit [3] & (!\PC|auto_generated|counter_comb_bita2~COUT )) # (!\PC|auto_generated|counter_reg_bit [3] & ((\PC|auto_generated|counter_comb_bita2~COUT ) # (GND)))
// \PC|auto_generated|counter_comb_bita3~COUT  = CARRY((!\PC|auto_generated|counter_comb_bita2~COUT ) # (!\PC|auto_generated|counter_reg_bit [3]))

	.dataa(gnd),
	.datab(\PC|auto_generated|counter_reg_bit [3]),
	.datac(gnd),
	.datad(vcc),
	.cin(\PC|auto_generated|counter_comb_bita2~COUT ),
	.combout(\PC|auto_generated|counter_comb_bita3~combout ),
	.cout(\PC|auto_generated|counter_comb_bita3~COUT ));
// synopsys translate_off
defparam \PC|auto_generated|counter_comb_bita3 .lut_mask = 16'h3C3F;
defparam \PC|auto_generated|counter_comb_bita3 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X103_Y40_N19
dffeas \PC|auto_generated|counter_reg_bit[3] (
	.clk(\comb~0clkctrl_outclk ),
	.d(\PC|auto_generated|counter_comb_bita3~combout ),
	.asdata(\MDR|dffs [3]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\pc_load~combout ),
	.ena(\comb~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PC|auto_generated|counter_reg_bit [3]),
	.prn(vcc));
// synopsys translate_off
defparam \PC|auto_generated|counter_reg_bit[3] .is_wysiwyg = "true";
defparam \PC|auto_generated|counter_reg_bit[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X103_Y40_N20
cycloneive_lcell_comb \PC|auto_generated|counter_comb_bita4 (
// Equation(s):
// \PC|auto_generated|counter_comb_bita4~combout  = (\PC|auto_generated|counter_reg_bit [4] & (\PC|auto_generated|counter_comb_bita3~COUT  $ (GND))) # (!\PC|auto_generated|counter_reg_bit [4] & (!\PC|auto_generated|counter_comb_bita3~COUT  & VCC))
// \PC|auto_generated|counter_comb_bita4~COUT  = CARRY((\PC|auto_generated|counter_reg_bit [4] & !\PC|auto_generated|counter_comb_bita3~COUT ))

	.dataa(gnd),
	.datab(\PC|auto_generated|counter_reg_bit [4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\PC|auto_generated|counter_comb_bita3~COUT ),
	.combout(\PC|auto_generated|counter_comb_bita4~combout ),
	.cout(\PC|auto_generated|counter_comb_bita4~COUT ));
// synopsys translate_off
defparam \PC|auto_generated|counter_comb_bita4 .lut_mask = 16'hC30C;
defparam \PC|auto_generated|counter_comb_bita4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X103_Y40_N21
dffeas \PC|auto_generated|counter_reg_bit[4] (
	.clk(\comb~0clkctrl_outclk ),
	.d(\PC|auto_generated|counter_comb_bita4~combout ),
	.asdata(\MDR|dffs [4]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\pc_load~combout ),
	.ena(\comb~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PC|auto_generated|counter_reg_bit [4]),
	.prn(vcc));
// synopsys translate_off
defparam \PC|auto_generated|counter_reg_bit[4] .is_wysiwyg = "true";
defparam \PC|auto_generated|counter_reg_bit[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X103_Y40_N22
cycloneive_lcell_comb \PC|auto_generated|counter_comb_bita5 (
// Equation(s):
// \PC|auto_generated|counter_comb_bita5~combout  = (\PC|auto_generated|counter_reg_bit [5] & (!\PC|auto_generated|counter_comb_bita4~COUT )) # (!\PC|auto_generated|counter_reg_bit [5] & ((\PC|auto_generated|counter_comb_bita4~COUT ) # (GND)))
// \PC|auto_generated|counter_comb_bita5~COUT  = CARRY((!\PC|auto_generated|counter_comb_bita4~COUT ) # (!\PC|auto_generated|counter_reg_bit [5]))

	.dataa(\PC|auto_generated|counter_reg_bit [5]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\PC|auto_generated|counter_comb_bita4~COUT ),
	.combout(\PC|auto_generated|counter_comb_bita5~combout ),
	.cout(\PC|auto_generated|counter_comb_bita5~COUT ));
// synopsys translate_off
defparam \PC|auto_generated|counter_comb_bita5 .lut_mask = 16'h5A5F;
defparam \PC|auto_generated|counter_comb_bita5 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X103_Y40_N23
dffeas \PC|auto_generated|counter_reg_bit[5] (
	.clk(\comb~0clkctrl_outclk ),
	.d(\PC|auto_generated|counter_comb_bita5~combout ),
	.asdata(\MDR|dffs [5]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\pc_load~combout ),
	.ena(\comb~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PC|auto_generated|counter_reg_bit [5]),
	.prn(vcc));
// synopsys translate_off
defparam \PC|auto_generated|counter_reg_bit[5] .is_wysiwyg = "true";
defparam \PC|auto_generated|counter_reg_bit[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X103_Y40_N24
cycloneive_lcell_comb \PC|auto_generated|counter_comb_bita6 (
// Equation(s):
// \PC|auto_generated|counter_comb_bita6~combout  = (\PC|auto_generated|counter_reg_bit [6] & (\PC|auto_generated|counter_comb_bita5~COUT  $ (GND))) # (!\PC|auto_generated|counter_reg_bit [6] & (!\PC|auto_generated|counter_comb_bita5~COUT  & VCC))
// \PC|auto_generated|counter_comb_bita6~COUT  = CARRY((\PC|auto_generated|counter_reg_bit [6] & !\PC|auto_generated|counter_comb_bita5~COUT ))

	.dataa(gnd),
	.datab(\PC|auto_generated|counter_reg_bit [6]),
	.datac(gnd),
	.datad(vcc),
	.cin(\PC|auto_generated|counter_comb_bita5~COUT ),
	.combout(\PC|auto_generated|counter_comb_bita6~combout ),
	.cout(\PC|auto_generated|counter_comb_bita6~COUT ));
// synopsys translate_off
defparam \PC|auto_generated|counter_comb_bita6 .lut_mask = 16'hC30C;
defparam \PC|auto_generated|counter_comb_bita6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X103_Y40_N25
dffeas \PC|auto_generated|counter_reg_bit[6] (
	.clk(\comb~0clkctrl_outclk ),
	.d(\PC|auto_generated|counter_comb_bita6~combout ),
	.asdata(\MDR|dffs [6]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\pc_load~combout ),
	.ena(\comb~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PC|auto_generated|counter_reg_bit [6]),
	.prn(vcc));
// synopsys translate_off
defparam \PC|auto_generated|counter_reg_bit[6] .is_wysiwyg = "true";
defparam \PC|auto_generated|counter_reg_bit[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X103_Y40_N26
cycloneive_lcell_comb \PC|auto_generated|counter_comb_bita7 (
// Equation(s):
// \PC|auto_generated|counter_comb_bita7~combout  = \PC|auto_generated|counter_reg_bit [7] $ (\PC|auto_generated|counter_comb_bita6~COUT )

	.dataa(\PC|auto_generated|counter_reg_bit [7]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\PC|auto_generated|counter_comb_bita6~COUT ),
	.combout(\PC|auto_generated|counter_comb_bita7~combout ),
	.cout());
// synopsys translate_off
defparam \PC|auto_generated|counter_comb_bita7 .lut_mask = 16'h5A5A;
defparam \PC|auto_generated|counter_comb_bita7 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X103_Y40_N27
dffeas \PC|auto_generated|counter_reg_bit[7] (
	.clk(\comb~0clkctrl_outclk ),
	.d(\PC|auto_generated|counter_comb_bita7~combout ),
	.asdata(\MDR|dffs [7]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\pc_load~combout ),
	.ena(\comb~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PC|auto_generated|counter_reg_bit [7]),
	.prn(vcc));
// synopsys translate_off
defparam \PC|auto_generated|counter_reg_bit[7] .is_wysiwyg = "true";
defparam \PC|auto_generated|counter_reg_bit[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X103_Y40_N10
cycloneive_lcell_comb \MUX_MAR|auto_generated|result_node[7]~14 (
// Equation(s):
// \MUX_MAR|auto_generated|result_node[7]~14_combout  = (!\USeq|uROM|srom|rom_block|auto_generated|q_a [14] & ((\USeq|uROM|srom|rom_block|auto_generated|q_a [15] & (\SP|auto_generated|counter_reg_bit [7])) # (!\USeq|uROM|srom|rom_block|auto_generated|q_a 
// [15] & ((\PC|auto_generated|counter_reg_bit [7])))))

	.dataa(\SP|auto_generated|counter_reg_bit [7]),
	.datab(\USeq|uROM|srom|rom_block|auto_generated|q_a [15]),
	.datac(\PC|auto_generated|counter_reg_bit [7]),
	.datad(\USeq|uROM|srom|rom_block|auto_generated|q_a [14]),
	.cin(gnd),
	.combout(\MUX_MAR|auto_generated|result_node[7]~14_combout ),
	.cout());
// synopsys translate_off
defparam \MUX_MAR|auto_generated|result_node[7]~14 .lut_mask = 16'h00B8;
defparam \MUX_MAR|auto_generated|result_node[7]~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X103_Y40_N2
cycloneive_lcell_comb \MUX_MAR|auto_generated|result_node[7]~15 (
// Equation(s):
// \MUX_MAR|auto_generated|result_node[7]~15_combout  = (\MUX_MAR|auto_generated|result_node[7]~14_combout ) # ((\USeq|uROM|srom|rom_block|auto_generated|q_a [14] & (!\USeq|uROM|srom|rom_block|auto_generated|q_a [15] & \MDR|dffs [7])))

	.dataa(\USeq|uROM|srom|rom_block|auto_generated|q_a [14]),
	.datab(\USeq|uROM|srom|rom_block|auto_generated|q_a [15]),
	.datac(\MDR|dffs [7]),
	.datad(\MUX_MAR|auto_generated|result_node[7]~14_combout ),
	.cin(gnd),
	.combout(\MUX_MAR|auto_generated|result_node[7]~15_combout ),
	.cout());
// synopsys translate_off
defparam \MUX_MAR|auto_generated|result_node[7]~15 .lut_mask = 16'hFF20;
defparam \MUX_MAR|auto_generated|result_node[7]~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X103_Y40_N3
dffeas \MAR|dffs[7] (
	.clk(\clk~input_o ),
	.d(\MUX_MAR|auto_generated|result_node[7]~15_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\USeq|uROM|srom|rom_block|auto_generated|q_a [16]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MAR|dffs [7]),
	.prn(vcc));
// synopsys translate_off
defparam \MAR|dffs[7] .is_wysiwyg = "true";
defparam \MAR|dffs[7] .power_up = "low";
// synopsys translate_on

// Location: M9K_X104_Y42_N0
cycloneive_ram_block \MEMORY|sram|ram_block|auto_generated|ram_block1a0 (
	.portawe(\USeq|uROM|srom|rom_block|auto_generated|q_a [13]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~input_o ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,\MDR|dffs [7],\MDR|dffs [6],\MDR|dffs [5],\MDR|dffs [4],\MDR|dffs [3],\MDR|dffs [2],\MDR|dffs [1],\MDR|dffs [0]}),
	.portaaddr({\MAR|dffs [7],\MAR|dffs [6],\MAR|dffs [5],\MAR|dffs [4],\MAR|dffs [3],\MAR|dffs [2],\MAR|dffs [1],\MAR|dffs [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(18'b000000000000000000),
	.portbaddr(8'b00000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\MEMORY|sram|ram_block|auto_generated|ram_block1a0_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \MEMORY|sram|ram_block|auto_generated|ram_block1a0 .data_interleave_offset_in_bits = 1;
defparam \MEMORY|sram|ram_block|auto_generated|ram_block1a0 .data_interleave_width_in_bits = 1;
defparam \MEMORY|sram|ram_block|auto_generated|ram_block1a0 .init_file = "lab7_ram12.mif";
defparam \MEMORY|sram|ram_block|auto_generated|ram_block1a0 .init_file_layout = "port_a";
defparam \MEMORY|sram|ram_block|auto_generated|ram_block1a0 .logical_ram_name = "lpm_ram_dq:MEMORY|altram:sram|altsyncram:ram_block|altsyncram_qu91:auto_generated|ALTSYNCRAM";
defparam \MEMORY|sram|ram_block|auto_generated|ram_block1a0 .operation_mode = "single_port";
defparam \MEMORY|sram|ram_block|auto_generated|ram_block1a0 .port_a_address_clear = "none";
defparam \MEMORY|sram|ram_block|auto_generated|ram_block1a0 .port_a_address_width = 8;
defparam \MEMORY|sram|ram_block|auto_generated|ram_block1a0 .port_a_byte_enable_clock = "none";
defparam \MEMORY|sram|ram_block|auto_generated|ram_block1a0 .port_a_data_out_clear = "none";
defparam \MEMORY|sram|ram_block|auto_generated|ram_block1a0 .port_a_data_out_clock = "clock0";
defparam \MEMORY|sram|ram_block|auto_generated|ram_block1a0 .port_a_data_width = 18;
defparam \MEMORY|sram|ram_block|auto_generated|ram_block1a0 .port_a_first_address = 0;
defparam \MEMORY|sram|ram_block|auto_generated|ram_block1a0 .port_a_first_bit_number = 0;
defparam \MEMORY|sram|ram_block|auto_generated|ram_block1a0 .port_a_last_address = 255;
defparam \MEMORY|sram|ram_block|auto_generated|ram_block1a0 .port_a_logical_ram_depth = 256;
defparam \MEMORY|sram|ram_block|auto_generated|ram_block1a0 .port_a_logical_ram_width = 8;
defparam \MEMORY|sram|ram_block|auto_generated|ram_block1a0 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \MEMORY|sram|ram_block|auto_generated|ram_block1a0 .port_b_address_width = 8;
defparam \MEMORY|sram|ram_block|auto_generated|ram_block1a0 .port_b_data_width = 18;
defparam \MEMORY|sram|ram_block|auto_generated|ram_block1a0 .ram_block_type = "M9K";
defparam \MEMORY|sram|ram_block|auto_generated|ram_block1a0 .mem_init2 = 512'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \MEMORY|sram|ram_block|auto_generated|ram_block1a0 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \MEMORY|sram|ram_block|auto_generated|ram_block1a0 .mem_init0 = 2048'h000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000F00038400E00034400150004400D0000500010003D400B0;
// synopsys translate_on

// Location: FF_X105_Y43_N1
dffeas \MDR|dffs[6] (
	.clk(\clk~input_o ),
	.d(\MDR|dffs[6]~6_combout ),
	.asdata(\MEMORY|sram|ram_block|auto_generated|q_a [6]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\USeq|uROM|srom|rom_block|auto_generated|q_a [19]),
	.ena(\USeq|uROM|srom|rom_block|auto_generated|q_a [20]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MDR|dffs [6]),
	.prn(vcc));
// synopsys translate_off
defparam \MDR|dffs[6] .is_wysiwyg = "true";
defparam \MDR|dffs[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X103_Y40_N4
cycloneive_lcell_comb \MUX_MAR|auto_generated|result_node[6]~12 (
// Equation(s):
// \MUX_MAR|auto_generated|result_node[6]~12_combout  = (!\USeq|uROM|srom|rom_block|auto_generated|q_a [14] & ((\USeq|uROM|srom|rom_block|auto_generated|q_a [15] & (\SP|auto_generated|counter_reg_bit [6])) # (!\USeq|uROM|srom|rom_block|auto_generated|q_a 
// [15] & ((\PC|auto_generated|counter_reg_bit [6])))))

	.dataa(\USeq|uROM|srom|rom_block|auto_generated|q_a [14]),
	.datab(\SP|auto_generated|counter_reg_bit [6]),
	.datac(\USeq|uROM|srom|rom_block|auto_generated|q_a [15]),
	.datad(\PC|auto_generated|counter_reg_bit [6]),
	.cin(gnd),
	.combout(\MUX_MAR|auto_generated|result_node[6]~12_combout ),
	.cout());
// synopsys translate_off
defparam \MUX_MAR|auto_generated|result_node[6]~12 .lut_mask = 16'h4540;
defparam \MUX_MAR|auto_generated|result_node[6]~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X102_Y40_N6
cycloneive_lcell_comb \MUX_MAR|auto_generated|result_node[6]~13 (
// Equation(s):
// \MUX_MAR|auto_generated|result_node[6]~13_combout  = (\MUX_MAR|auto_generated|result_node[6]~12_combout ) # ((\USeq|uROM|srom|rom_block|auto_generated|q_a [14] & (\MDR|dffs [6] & !\USeq|uROM|srom|rom_block|auto_generated|q_a [15])))

	.dataa(\USeq|uROM|srom|rom_block|auto_generated|q_a [14]),
	.datab(\MDR|dffs [6]),
	.datac(\USeq|uROM|srom|rom_block|auto_generated|q_a [15]),
	.datad(\MUX_MAR|auto_generated|result_node[6]~12_combout ),
	.cin(gnd),
	.combout(\MUX_MAR|auto_generated|result_node[6]~13_combout ),
	.cout());
// synopsys translate_off
defparam \MUX_MAR|auto_generated|result_node[6]~13 .lut_mask = 16'hFF08;
defparam \MUX_MAR|auto_generated|result_node[6]~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X102_Y40_N7
dffeas \MAR|dffs[6] (
	.clk(\clk~input_o ),
	.d(\MUX_MAR|auto_generated|result_node[6]~13_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\USeq|uROM|srom|rom_block|auto_generated|q_a [16]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MAR|dffs [6]),
	.prn(vcc));
// synopsys translate_off
defparam \MAR|dffs[6] .is_wysiwyg = "true";
defparam \MAR|dffs[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X105_Y43_N11
dffeas \MDR|dffs[5] (
	.clk(\clk~input_o ),
	.d(\MDR|dffs[5]~5_combout ),
	.asdata(\MEMORY|sram|ram_block|auto_generated|q_a [5]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\USeq|uROM|srom|rom_block|auto_generated|q_a [19]),
	.ena(\USeq|uROM|srom|rom_block|auto_generated|q_a [20]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MDR|dffs [5]),
	.prn(vcc));
// synopsys translate_off
defparam \MDR|dffs[5] .is_wysiwyg = "true";
defparam \MDR|dffs[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X103_Y42_N4
cycloneive_lcell_comb \MUX_MAR|auto_generated|result_node[5]~10 (
// Equation(s):
// \MUX_MAR|auto_generated|result_node[5]~10_combout  = (\USeq|uROM|srom|rom_block|auto_generated|q_a [14] & (!\USeq|uROM|srom|rom_block|auto_generated|q_a [15])) # (!\USeq|uROM|srom|rom_block|auto_generated|q_a [14] & 
// (\USeq|uROM|srom|rom_block|auto_generated|q_a [15] & \SP|auto_generated|counter_reg_bit [5]))

	.dataa(\USeq|uROM|srom|rom_block|auto_generated|q_a [14]),
	.datab(gnd),
	.datac(\USeq|uROM|srom|rom_block|auto_generated|q_a [15]),
	.datad(\SP|auto_generated|counter_reg_bit [5]),
	.cin(gnd),
	.combout(\MUX_MAR|auto_generated|result_node[5]~10_combout ),
	.cout());
// synopsys translate_off
defparam \MUX_MAR|auto_generated|result_node[5]~10 .lut_mask = 16'h5A0A;
defparam \MUX_MAR|auto_generated|result_node[5]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X103_Y40_N28
cycloneive_lcell_comb \MUX_MAR|auto_generated|result_node[5]~11 (
// Equation(s):
// \MUX_MAR|auto_generated|result_node[5]~11_combout  = (\USeq|uROM|srom|rom_block|auto_generated|q_a [15] & (((\MUX_MAR|auto_generated|result_node[5]~10_combout )))) # (!\USeq|uROM|srom|rom_block|auto_generated|q_a [15] & 
// ((\MUX_MAR|auto_generated|result_node[5]~10_combout  & (\MDR|dffs [5])) # (!\MUX_MAR|auto_generated|result_node[5]~10_combout  & ((\PC|auto_generated|counter_reg_bit [5])))))

	.dataa(\MDR|dffs [5]),
	.datab(\USeq|uROM|srom|rom_block|auto_generated|q_a [15]),
	.datac(\PC|auto_generated|counter_reg_bit [5]),
	.datad(\MUX_MAR|auto_generated|result_node[5]~10_combout ),
	.cin(gnd),
	.combout(\MUX_MAR|auto_generated|result_node[5]~11_combout ),
	.cout());
// synopsys translate_off
defparam \MUX_MAR|auto_generated|result_node[5]~11 .lut_mask = 16'hEE30;
defparam \MUX_MAR|auto_generated|result_node[5]~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X103_Y40_N29
dffeas \MAR|dffs[5] (
	.clk(\clk~input_o ),
	.d(\MUX_MAR|auto_generated|result_node[5]~11_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\USeq|uROM|srom|rom_block|auto_generated|q_a [16]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MAR|dffs [5]),
	.prn(vcc));
// synopsys translate_off
defparam \MAR|dffs[5] .is_wysiwyg = "true";
defparam \MAR|dffs[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X105_Y43_N13
dffeas \MDR|dffs[4] (
	.clk(\clk~input_o ),
	.d(\MDR|dffs[4]~4_combout ),
	.asdata(\MEMORY|sram|ram_block|auto_generated|q_a [4]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\USeq|uROM|srom|rom_block|auto_generated|q_a [19]),
	.ena(\USeq|uROM|srom|rom_block|auto_generated|q_a [20]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MDR|dffs [4]),
	.prn(vcc));
// synopsys translate_off
defparam \MDR|dffs[4] .is_wysiwyg = "true";
defparam \MDR|dffs[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X102_Y40_N0
cycloneive_lcell_comb \MUX_MAR|auto_generated|result_node[4]~8 (
// Equation(s):
// \MUX_MAR|auto_generated|result_node[4]~8_combout  = (!\USeq|uROM|srom|rom_block|auto_generated|q_a [14] & ((\USeq|uROM|srom|rom_block|auto_generated|q_a [15] & (\SP|auto_generated|counter_reg_bit [4])) # (!\USeq|uROM|srom|rom_block|auto_generated|q_a [15] 
// & ((\PC|auto_generated|counter_reg_bit [4])))))

	.dataa(\SP|auto_generated|counter_reg_bit [4]),
	.datab(\USeq|uROM|srom|rom_block|auto_generated|q_a [15]),
	.datac(\PC|auto_generated|counter_reg_bit [4]),
	.datad(\USeq|uROM|srom|rom_block|auto_generated|q_a [14]),
	.cin(gnd),
	.combout(\MUX_MAR|auto_generated|result_node[4]~8_combout ),
	.cout());
// synopsys translate_off
defparam \MUX_MAR|auto_generated|result_node[4]~8 .lut_mask = 16'h00B8;
defparam \MUX_MAR|auto_generated|result_node[4]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X102_Y40_N8
cycloneive_lcell_comb \MUX_MAR|auto_generated|result_node[4]~9 (
// Equation(s):
// \MUX_MAR|auto_generated|result_node[4]~9_combout  = (\MUX_MAR|auto_generated|result_node[4]~8_combout ) # ((\USeq|uROM|srom|rom_block|auto_generated|q_a [14] & (\MDR|dffs [4] & !\USeq|uROM|srom|rom_block|auto_generated|q_a [15])))

	.dataa(\USeq|uROM|srom|rom_block|auto_generated|q_a [14]),
	.datab(\MDR|dffs [4]),
	.datac(\USeq|uROM|srom|rom_block|auto_generated|q_a [15]),
	.datad(\MUX_MAR|auto_generated|result_node[4]~8_combout ),
	.cin(gnd),
	.combout(\MUX_MAR|auto_generated|result_node[4]~9_combout ),
	.cout());
// synopsys translate_off
defparam \MUX_MAR|auto_generated|result_node[4]~9 .lut_mask = 16'hFF08;
defparam \MUX_MAR|auto_generated|result_node[4]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X102_Y40_N9
dffeas \MAR|dffs[4] (
	.clk(\clk~input_o ),
	.d(\MUX_MAR|auto_generated|result_node[4]~9_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\USeq|uROM|srom|rom_block|auto_generated|q_a [16]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MAR|dffs [4]),
	.prn(vcc));
// synopsys translate_off
defparam \MAR|dffs[4] .is_wysiwyg = "true";
defparam \MAR|dffs[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X105_Y43_N27
dffeas \MDR|dffs[3] (
	.clk(\clk~input_o ),
	.d(\MDR|dffs[3]~3_combout ),
	.asdata(\MEMORY|sram|ram_block|auto_generated|q_a [3]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\USeq|uROM|srom|rom_block|auto_generated|q_a [19]),
	.ena(\USeq|uROM|srom|rom_block|auto_generated|q_a [20]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MDR|dffs [3]),
	.prn(vcc));
// synopsys translate_off
defparam \MDR|dffs[3] .is_wysiwyg = "true";
defparam \MDR|dffs[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X102_Y40_N2
cycloneive_lcell_comb \MUX_MAR|auto_generated|result_node[3]~6 (
// Equation(s):
// \MUX_MAR|auto_generated|result_node[3]~6_combout  = (!\USeq|uROM|srom|rom_block|auto_generated|q_a [14] & ((\USeq|uROM|srom|rom_block|auto_generated|q_a [15] & (\SP|auto_generated|counter_reg_bit [3])) # (!\USeq|uROM|srom|rom_block|auto_generated|q_a [15] 
// & ((\PC|auto_generated|counter_reg_bit [3])))))

	.dataa(\USeq|uROM|srom|rom_block|auto_generated|q_a [14]),
	.datab(\SP|auto_generated|counter_reg_bit [3]),
	.datac(\USeq|uROM|srom|rom_block|auto_generated|q_a [15]),
	.datad(\PC|auto_generated|counter_reg_bit [3]),
	.cin(gnd),
	.combout(\MUX_MAR|auto_generated|result_node[3]~6_combout ),
	.cout());
// synopsys translate_off
defparam \MUX_MAR|auto_generated|result_node[3]~6 .lut_mask = 16'h4540;
defparam \MUX_MAR|auto_generated|result_node[3]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X102_Y40_N22
cycloneive_lcell_comb \MUX_MAR|auto_generated|result_node[3]~7 (
// Equation(s):
// \MUX_MAR|auto_generated|result_node[3]~7_combout  = (\MUX_MAR|auto_generated|result_node[3]~6_combout ) # ((\USeq|uROM|srom|rom_block|auto_generated|q_a [14] & (\MDR|dffs [3] & !\USeq|uROM|srom|rom_block|auto_generated|q_a [15])))

	.dataa(\USeq|uROM|srom|rom_block|auto_generated|q_a [14]),
	.datab(\MDR|dffs [3]),
	.datac(\USeq|uROM|srom|rom_block|auto_generated|q_a [15]),
	.datad(\MUX_MAR|auto_generated|result_node[3]~6_combout ),
	.cin(gnd),
	.combout(\MUX_MAR|auto_generated|result_node[3]~7_combout ),
	.cout());
// synopsys translate_off
defparam \MUX_MAR|auto_generated|result_node[3]~7 .lut_mask = 16'hFF08;
defparam \MUX_MAR|auto_generated|result_node[3]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X102_Y40_N23
dffeas \MAR|dffs[3] (
	.clk(\clk~input_o ),
	.d(\MUX_MAR|auto_generated|result_node[3]~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\USeq|uROM|srom|rom_block|auto_generated|q_a [16]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MAR|dffs [3]),
	.prn(vcc));
// synopsys translate_off
defparam \MAR|dffs[3] .is_wysiwyg = "true";
defparam \MAR|dffs[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X105_Y43_N9
dffeas \MDR|dffs[2] (
	.clk(\clk~input_o ),
	.d(\MDR|dffs[2]~2_combout ),
	.asdata(\MEMORY|sram|ram_block|auto_generated|q_a [2]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\USeq|uROM|srom|rom_block|auto_generated|q_a [19]),
	.ena(\USeq|uROM|srom|rom_block|auto_generated|q_a [20]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MDR|dffs [2]),
	.prn(vcc));
// synopsys translate_off
defparam \MDR|dffs[2] .is_wysiwyg = "true";
defparam \MDR|dffs[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X102_Y40_N12
cycloneive_lcell_comb \MUX_MAR|auto_generated|result_node[2]~4 (
// Equation(s):
// \MUX_MAR|auto_generated|result_node[2]~4_combout  = (!\USeq|uROM|srom|rom_block|auto_generated|q_a [14] & ((\USeq|uROM|srom|rom_block|auto_generated|q_a [15] & (\SP|auto_generated|counter_reg_bit [2])) # (!\USeq|uROM|srom|rom_block|auto_generated|q_a [15] 
// & ((\PC|auto_generated|counter_reg_bit [2])))))

	.dataa(\USeq|uROM|srom|rom_block|auto_generated|q_a [14]),
	.datab(\SP|auto_generated|counter_reg_bit [2]),
	.datac(\USeq|uROM|srom|rom_block|auto_generated|q_a [15]),
	.datad(\PC|auto_generated|counter_reg_bit [2]),
	.cin(gnd),
	.combout(\MUX_MAR|auto_generated|result_node[2]~4_combout ),
	.cout());
// synopsys translate_off
defparam \MUX_MAR|auto_generated|result_node[2]~4 .lut_mask = 16'h4540;
defparam \MUX_MAR|auto_generated|result_node[2]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X102_Y40_N4
cycloneive_lcell_comb \MUX_MAR|auto_generated|result_node[2]~5 (
// Equation(s):
// \MUX_MAR|auto_generated|result_node[2]~5_combout  = (\MUX_MAR|auto_generated|result_node[2]~4_combout ) # ((\USeq|uROM|srom|rom_block|auto_generated|q_a [14] & (!\USeq|uROM|srom|rom_block|auto_generated|q_a [15] & \MDR|dffs [2])))

	.dataa(\USeq|uROM|srom|rom_block|auto_generated|q_a [14]),
	.datab(\USeq|uROM|srom|rom_block|auto_generated|q_a [15]),
	.datac(\MDR|dffs [2]),
	.datad(\MUX_MAR|auto_generated|result_node[2]~4_combout ),
	.cin(gnd),
	.combout(\MUX_MAR|auto_generated|result_node[2]~5_combout ),
	.cout());
// synopsys translate_off
defparam \MUX_MAR|auto_generated|result_node[2]~5 .lut_mask = 16'hFF20;
defparam \MUX_MAR|auto_generated|result_node[2]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X102_Y40_N5
dffeas \MAR|dffs[2] (
	.clk(\clk~input_o ),
	.d(\MUX_MAR|auto_generated|result_node[2]~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\USeq|uROM|srom|rom_block|auto_generated|q_a [16]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MAR|dffs [2]),
	.prn(vcc));
// synopsys translate_off
defparam \MAR|dffs[2] .is_wysiwyg = "true";
defparam \MAR|dffs[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X105_Y43_N15
dffeas \MDR|dffs[1] (
	.clk(\clk~input_o ),
	.d(\MDR|dffs[1]~1_combout ),
	.asdata(\MEMORY|sram|ram_block|auto_generated|q_a [1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\USeq|uROM|srom|rom_block|auto_generated|q_a [19]),
	.ena(\USeq|uROM|srom|rom_block|auto_generated|q_a [20]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MDR|dffs [1]),
	.prn(vcc));
// synopsys translate_off
defparam \MDR|dffs[1] .is_wysiwyg = "true";
defparam \MDR|dffs[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X102_Y40_N14
cycloneive_lcell_comb \MUX_MAR|auto_generated|result_node[1]~2 (
// Equation(s):
// \MUX_MAR|auto_generated|result_node[1]~2_combout  = (\USeq|uROM|srom|rom_block|auto_generated|q_a [15] & (\SP|auto_generated|counter_reg_bit [1] & !\USeq|uROM|srom|rom_block|auto_generated|q_a [14])) # (!\USeq|uROM|srom|rom_block|auto_generated|q_a [15] & 
// ((\USeq|uROM|srom|rom_block|auto_generated|q_a [14])))

	.dataa(\SP|auto_generated|counter_reg_bit [1]),
	.datab(gnd),
	.datac(\USeq|uROM|srom|rom_block|auto_generated|q_a [15]),
	.datad(\USeq|uROM|srom|rom_block|auto_generated|q_a [14]),
	.cin(gnd),
	.combout(\MUX_MAR|auto_generated|result_node[1]~2_combout ),
	.cout());
// synopsys translate_off
defparam \MUX_MAR|auto_generated|result_node[1]~2 .lut_mask = 16'h0FA0;
defparam \MUX_MAR|auto_generated|result_node[1]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X103_Y40_N0
cycloneive_lcell_comb \MUX_MAR|auto_generated|result_node[1]~3 (
// Equation(s):
// \MUX_MAR|auto_generated|result_node[1]~3_combout  = (\USeq|uROM|srom|rom_block|auto_generated|q_a [15] & (((\MUX_MAR|auto_generated|result_node[1]~2_combout )))) # (!\USeq|uROM|srom|rom_block|auto_generated|q_a [15] & 
// ((\MUX_MAR|auto_generated|result_node[1]~2_combout  & (\MDR|dffs [1])) # (!\MUX_MAR|auto_generated|result_node[1]~2_combout  & ((\PC|auto_generated|counter_reg_bit [1])))))

	.dataa(\MDR|dffs [1]),
	.datab(\USeq|uROM|srom|rom_block|auto_generated|q_a [15]),
	.datac(\PC|auto_generated|counter_reg_bit [1]),
	.datad(\MUX_MAR|auto_generated|result_node[1]~2_combout ),
	.cin(gnd),
	.combout(\MUX_MAR|auto_generated|result_node[1]~3_combout ),
	.cout());
// synopsys translate_off
defparam \MUX_MAR|auto_generated|result_node[1]~3 .lut_mask = 16'hEE30;
defparam \MUX_MAR|auto_generated|result_node[1]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X103_Y40_N1
dffeas \MAR|dffs[1] (
	.clk(\clk~input_o ),
	.d(\MUX_MAR|auto_generated|result_node[1]~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\USeq|uROM|srom|rom_block|auto_generated|q_a [16]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MAR|dffs [1]),
	.prn(vcc));
// synopsys translate_off
defparam \MAR|dffs[1] .is_wysiwyg = "true";
defparam \MAR|dffs[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X105_Y43_N17
dffeas \MDR|dffs[0] (
	.clk(\clk~input_o ),
	.d(\MDR|dffs[0]~0_combout ),
	.asdata(\MEMORY|sram|ram_block|auto_generated|q_a [0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\USeq|uROM|srom|rom_block|auto_generated|q_a [19]),
	.ena(\USeq|uROM|srom|rom_block|auto_generated|q_a [20]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MDR|dffs [0]),
	.prn(vcc));
// synopsys translate_off
defparam \MDR|dffs[0] .is_wysiwyg = "true";
defparam \MDR|dffs[0] .power_up = "low";
// synopsys translate_on

// Location: CLKCTRL_G6
cycloneive_clkctrl \USeq|uROM|srom|rom_block|auto_generated|q_a[12]~clkctrl (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,\USeq|uROM|srom|rom_block|auto_generated|q_a [12]}),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\USeq|uROM|srom|rom_block|auto_generated|q_a[12]~clkctrl_outclk ));
// synopsys translate_off
defparam \USeq|uROM|srom|rom_block|auto_generated|q_a[12]~clkctrl .clock_type = "global clock";
defparam \USeq|uROM|srom|rom_block|auto_generated|q_a[12]~clkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: LCCOMB_X105_Y43_N4
cycloneive_lcell_comb \IR|dffs[0]~1 (
// Equation(s):
// \IR|dffs[0]~1_combout  = (GLOBAL(\USeq|uROM|srom|rom_block|auto_generated|q_a[12]~clkctrl_outclk ) & (\MDR|dffs [0])) # (!GLOBAL(\USeq|uROM|srom|rom_block|auto_generated|q_a[12]~clkctrl_outclk ) & ((\IR|dffs[0]~1_combout )))

	.dataa(\MDR|dffs [0]),
	.datab(gnd),
	.datac(\IR|dffs[0]~1_combout ),
	.datad(\USeq|uROM|srom|rom_block|auto_generated|q_a[12]~clkctrl_outclk ),
	.cin(gnd),
	.combout(\IR|dffs[0]~1_combout ),
	.cout());
// synopsys translate_off
defparam \IR|dffs[0]~1 .lut_mask = 16'hAAF0;
defparam \IR|dffs[0]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X105_Y43_N6
cycloneive_lcell_comb \IR|dffs[0]~2 (
// Equation(s):
// \IR|dffs[0]~2_combout  = (\USeq|uROM|srom|rom_block|auto_generated|q_a [12] & ((\MDR|dffs [0]))) # (!\USeq|uROM|srom|rom_block|auto_generated|q_a [12] & (\IR|dffs[0]~1_combout ))

	.dataa(\USeq|uROM|srom|rom_block|auto_generated|q_a [12]),
	.datab(gnd),
	.datac(\IR|dffs[0]~1_combout ),
	.datad(\MDR|dffs [0]),
	.cin(gnd),
	.combout(\IR|dffs[0]~2_combout ),
	.cout());
// synopsys translate_off
defparam \IR|dffs[0]~2 .lut_mask = 16'hFA50;
defparam \IR|dffs[0]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X106_Y43_N2
cycloneive_lcell_comb r0_enable(
// Equation(s):
// \r0_enable~combout  = (!\IR|dffs[0]~2_combout  & \USeq|uROM|srom|rom_block|auto_generated|q_a [18])

	.dataa(gnd),
	.datab(\IR|dffs[0]~2_combout ),
	.datac(gnd),
	.datad(\USeq|uROM|srom|rom_block|auto_generated|q_a [18]),
	.cin(gnd),
	.combout(\r0_enable~combout ),
	.cout());
// synopsys translate_off
defparam r0_enable.lut_mask = 16'h3300;
defparam r0_enable.sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X107_Y43_N7
dffeas \R0|dffs[7] (
	.clk(\clk~input_o ),
	.d(gnd),
	.asdata(\ALU|auto_generated|op_1~7_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\r0_enable~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\R0|dffs [7]),
	.prn(vcc));
// synopsys translate_off
defparam \R0|dffs[7] .is_wysiwyg = "true";
defparam \R0|dffs[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X106_Y43_N30
cycloneive_lcell_comb \ALU|auto_generated|_~7 (
// Equation(s):
// \ALU|auto_generated|_~7_combout  = \USeq|uROM|srom|rom_block|auto_generated|q_a [9] $ (((\IR|dffs[0]~2_combout  & (\R0|dffs [7])) # (!\IR|dffs[0]~2_combout  & ((\R1|dffs [7])))))

	.dataa(\USeq|uROM|srom|rom_block|auto_generated|q_a [9]),
	.datab(\R0|dffs [7]),
	.datac(\R1|dffs [7]),
	.datad(\IR|dffs[0]~2_combout ),
	.cin(gnd),
	.combout(\ALU|auto_generated|_~7_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|auto_generated|_~7 .lut_mask = 16'h665A;
defparam \ALU|auto_generated|_~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X108_Y43_N16
cycloneive_lcell_comb \MUX_M|auto_generated|result_node[7]~7 (
// Equation(s):
// \MUX_M|auto_generated|result_node[7]~7_combout  = (!\USeq|uROM|srom|rom_block|auto_generated|q_a [28] & \MDR|dffs[7]~7_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\USeq|uROM|srom|rom_block|auto_generated|q_a [28]),
	.datad(\MDR|dffs[7]~7_combout ),
	.cin(gnd),
	.combout(\MUX_M|auto_generated|result_node[7]~7_combout ),
	.cout());
// synopsys translate_off
defparam \MUX_M|auto_generated|result_node[7]~7 .lut_mask = 16'h0F00;
defparam \MUX_M|auto_generated|result_node[7]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X107_Y43_N30
cycloneive_lcell_comb \ALU|auto_generated|result_int[8]~16 (
// Equation(s):
// \ALU|auto_generated|result_int[8]~16_combout  = \ALU|auto_generated|_~7_combout  $ (\ALU|auto_generated|result_int[7]~15  $ (!\MUX_M|auto_generated|result_node[7]~7_combout ))

	.dataa(\ALU|auto_generated|_~7_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\MUX_M|auto_generated|result_node[7]~7_combout ),
	.cin(\ALU|auto_generated|result_int[7]~15 ),
	.combout(\ALU|auto_generated|result_int[8]~16_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|auto_generated|result_int[8]~16 .lut_mask = 16'h5AA5;
defparam \ALU|auto_generated|result_int[8]~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X107_Y43_N2
cycloneive_lcell_comb \ALU|auto_generated|op_1~7 (
// Equation(s):
// \ALU|auto_generated|op_1~7_combout  = (\USeq|uROM|srom|rom_block|auto_generated|q_a [17] & ((\ALU|auto_generated|result_int[8]~16_combout ))) # (!\USeq|uROM|srom|rom_block|auto_generated|q_a [17] & (\MDR|dffs [7]))

	.dataa(\USeq|uROM|srom|rom_block|auto_generated|q_a [17]),
	.datab(\MDR|dffs [7]),
	.datac(\ALU|auto_generated|result_int[8]~16_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\ALU|auto_generated|op_1~7_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|auto_generated|op_1~7 .lut_mask = 16'hE4E4;
defparam \ALU|auto_generated|op_1~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X107_Y43_N3
dffeas \R1|dffs[7] (
	.clk(\clk~input_o ),
	.d(\ALU|auto_generated|op_1~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\r1_enable~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\R1|dffs [7]),
	.prn(vcc));
// synopsys translate_off
defparam \R1|dffs[7] .is_wysiwyg = "true";
defparam \R1|dffs[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X109_Y43_N6
cycloneive_lcell_comb \MDR|dffs[7]~7 (
// Equation(s):
// \MDR|dffs[7]~7_combout  = (\IR|dffs[0]~2_combout  & (\R1|dffs [7])) # (!\IR|dffs[0]~2_combout  & ((\R0|dffs [7])))

	.dataa(gnd),
	.datab(\R1|dffs [7]),
	.datac(\IR|dffs[0]~2_combout ),
	.datad(\R0|dffs [7]),
	.cin(gnd),
	.combout(\MDR|dffs[7]~7_combout ),
	.cout());
// synopsys translate_off
defparam \MDR|dffs[7]~7 .lut_mask = 16'hCFC0;
defparam \MDR|dffs[7]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X109_Y43_N28
cycloneive_lcell_comb \MDR|dffs[7]~feeder (
// Equation(s):
// \MDR|dffs[7]~feeder_combout  = \MDR|dffs[7]~7_combout 

	.dataa(\MDR|dffs[7]~7_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\MDR|dffs[7]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \MDR|dffs[7]~feeder .lut_mask = 16'hAAAA;
defparam \MDR|dffs[7]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X109_Y43_N29
dffeas \MDR|dffs[7] (
	.clk(\clk~input_o ),
	.d(\MDR|dffs[7]~feeder_combout ),
	.asdata(\MEMORY|sram|ram_block|auto_generated|q_a [7]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\USeq|uROM|srom|rom_block|auto_generated|q_a [19]),
	.ena(\USeq|uROM|srom|rom_block|auto_generated|q_a [20]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MDR|dffs [7]),
	.prn(vcc));
// synopsys translate_off
defparam \MDR|dffs[7] .is_wysiwyg = "true";
defparam \MDR|dffs[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X109_Y43_N18
cycloneive_lcell_comb \IR|dffs[7]~17 (
// Equation(s):
// \IR|dffs[7]~17_combout  = (GLOBAL(\USeq|uROM|srom|rom_block|auto_generated|q_a[12]~clkctrl_outclk ) & ((\MDR|dffs [7]))) # (!GLOBAL(\USeq|uROM|srom|rom_block|auto_generated|q_a[12]~clkctrl_outclk ) & (\IR|dffs[7]~17_combout ))

	.dataa(gnd),
	.datab(\IR|dffs[7]~17_combout ),
	.datac(\MDR|dffs [7]),
	.datad(\USeq|uROM|srom|rom_block|auto_generated|q_a[12]~clkctrl_outclk ),
	.cin(gnd),
	.combout(\IR|dffs[7]~17_combout ),
	.cout());
// synopsys translate_off
defparam \IR|dffs[7]~17 .lut_mask = 16'hF0CC;
defparam \IR|dffs[7]~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X109_Y43_N24
cycloneive_lcell_comb \IR|dffs[7]~18 (
// Equation(s):
// \IR|dffs[7]~18_combout  = (\USeq|uROM|srom|rom_block|auto_generated|q_a [12] & (\MDR|dffs [7])) # (!\USeq|uROM|srom|rom_block|auto_generated|q_a [12] & ((\IR|dffs[7]~17_combout )))

	.dataa(\MDR|dffs [7]),
	.datab(\IR|dffs[7]~17_combout ),
	.datac(gnd),
	.datad(\USeq|uROM|srom|rom_block|auto_generated|q_a [12]),
	.cin(gnd),
	.combout(\IR|dffs[7]~18_combout ),
	.cout());
// synopsys translate_off
defparam \IR|dffs[7]~18 .lut_mask = 16'hAACC;
defparam \IR|dffs[7]~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X114_Y43_N28
cycloneive_lcell_comb \USeq|uPC_mux|auto_generated|result_node[7]~7 (
// Equation(s):
// \USeq|uPC_mux|auto_generated|result_node[7]~7_combout  = (\USeq|uROM|srom|rom_block|auto_generated|q_a [8] & (\IR|dffs[7]~18_combout )) # (!\USeq|uROM|srom|rom_block|auto_generated|q_a [8] & ((\USeq|uROM|srom|rom_block|auto_generated|q_a [7])))

	.dataa(\IR|dffs[7]~18_combout ),
	.datab(gnd),
	.datac(\USeq|uROM|srom|rom_block|auto_generated|q_a [7]),
	.datad(\USeq|uROM|srom|rom_block|auto_generated|q_a [8]),
	.cin(gnd),
	.combout(\USeq|uPC_mux|auto_generated|result_node[7]~7_combout ),
	.cout());
// synopsys translate_off
defparam \USeq|uPC_mux|auto_generated|result_node[7]~7 .lut_mask = 16'hAAF0;
defparam \USeq|uPC_mux|auto_generated|result_node[7]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X114_Y43_N29
dffeas \USeq|uPC|dffs[7] (
	.clk(\clk~input_o ),
	.d(\USeq|uPC_mux|auto_generated|result_node[7]~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\USeq|uPC|dffs [7]),
	.prn(vcc));
// synopsys translate_off
defparam \USeq|uPC|dffs[7] .is_wysiwyg = "true";
defparam \USeq|uPC|dffs[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X105_Y43_N30
cycloneive_lcell_comb \IR|dffs[6]~13 (
// Equation(s):
// \IR|dffs[6]~13_combout  = (GLOBAL(\USeq|uROM|srom|rom_block|auto_generated|q_a[12]~clkctrl_outclk ) & (\MDR|dffs [6])) # (!GLOBAL(\USeq|uROM|srom|rom_block|auto_generated|q_a[12]~clkctrl_outclk ) & ((\IR|dffs[6]~13_combout )))

	.dataa(gnd),
	.datab(\MDR|dffs [6]),
	.datac(\IR|dffs[6]~13_combout ),
	.datad(\USeq|uROM|srom|rom_block|auto_generated|q_a[12]~clkctrl_outclk ),
	.cin(gnd),
	.combout(\IR|dffs[6]~13_combout ),
	.cout());
// synopsys translate_off
defparam \IR|dffs[6]~13 .lut_mask = 16'hCCF0;
defparam \IR|dffs[6]~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X103_Y43_N0
cycloneive_lcell_comb \IR|dffs[6]~14 (
// Equation(s):
// \IR|dffs[6]~14_combout  = (\USeq|uROM|srom|rom_block|auto_generated|q_a [12] & (\MDR|dffs [6])) # (!\USeq|uROM|srom|rom_block|auto_generated|q_a [12] & ((\IR|dffs[6]~13_combout )))

	.dataa(gnd),
	.datab(\MDR|dffs [6]),
	.datac(\USeq|uROM|srom|rom_block|auto_generated|q_a [12]),
	.datad(\IR|dffs[6]~13_combout ),
	.cin(gnd),
	.combout(\IR|dffs[6]~14_combout ),
	.cout());
// synopsys translate_off
defparam \IR|dffs[6]~14 .lut_mask = 16'hCFC0;
defparam \IR|dffs[6]~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X103_Y43_N12
cycloneive_lcell_comb \USeq|uPC_mux|auto_generated|result_node[6]~6 (
// Equation(s):
// \USeq|uPC_mux|auto_generated|result_node[6]~6_combout  = (\USeq|uROM|srom|rom_block|auto_generated|q_a [8] & ((\IR|dffs[6]~14_combout ))) # (!\USeq|uROM|srom|rom_block|auto_generated|q_a [8] & (\USeq|uROM|srom|rom_block|auto_generated|q_a [6]))

	.dataa(gnd),
	.datab(\USeq|uROM|srom|rom_block|auto_generated|q_a [8]),
	.datac(\USeq|uROM|srom|rom_block|auto_generated|q_a [6]),
	.datad(\IR|dffs[6]~14_combout ),
	.cin(gnd),
	.combout(\USeq|uPC_mux|auto_generated|result_node[6]~6_combout ),
	.cout());
// synopsys translate_off
defparam \USeq|uPC_mux|auto_generated|result_node[6]~6 .lut_mask = 16'hFC30;
defparam \USeq|uPC_mux|auto_generated|result_node[6]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X103_Y43_N13
dffeas \USeq|uPC|dffs[6] (
	.clk(\clk~input_o ),
	.d(\USeq|uPC_mux|auto_generated|result_node[6]~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\USeq|uPC|dffs [6]),
	.prn(vcc));
// synopsys translate_off
defparam \USeq|uPC|dffs[6] .is_wysiwyg = "true";
defparam \USeq|uPC|dffs[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X105_Y43_N20
cycloneive_lcell_comb \IR|dffs[5]~9 (
// Equation(s):
// \IR|dffs[5]~9_combout  = (GLOBAL(\USeq|uROM|srom|rom_block|auto_generated|q_a[12]~clkctrl_outclk ) & (\MDR|dffs [5])) # (!GLOBAL(\USeq|uROM|srom|rom_block|auto_generated|q_a[12]~clkctrl_outclk ) & ((\IR|dffs[5]~9_combout )))

	.dataa(\MDR|dffs [5]),
	.datab(\IR|dffs[5]~9_combout ),
	.datac(gnd),
	.datad(\USeq|uROM|srom|rom_block|auto_generated|q_a[12]~clkctrl_outclk ),
	.cin(gnd),
	.combout(\IR|dffs[5]~9_combout ),
	.cout());
// synopsys translate_off
defparam \IR|dffs[5]~9 .lut_mask = 16'hAACC;
defparam \IR|dffs[5]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X103_Y43_N10
cycloneive_lcell_comb \IR|dffs[5]~10 (
// Equation(s):
// \IR|dffs[5]~10_combout  = (\USeq|uROM|srom|rom_block|auto_generated|q_a [12] & (\MDR|dffs [5])) # (!\USeq|uROM|srom|rom_block|auto_generated|q_a [12] & ((\IR|dffs[5]~9_combout )))

	.dataa(\USeq|uROM|srom|rom_block|auto_generated|q_a [12]),
	.datab(\MDR|dffs [5]),
	.datac(gnd),
	.datad(\IR|dffs[5]~9_combout ),
	.cin(gnd),
	.combout(\IR|dffs[5]~10_combout ),
	.cout());
// synopsys translate_off
defparam \IR|dffs[5]~10 .lut_mask = 16'hDD88;
defparam \IR|dffs[5]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X103_Y43_N22
cycloneive_lcell_comb \USeq|uPC_mux|auto_generated|result_node[5]~5 (
// Equation(s):
// \USeq|uPC_mux|auto_generated|result_node[5]~5_combout  = (\USeq|uROM|srom|rom_block|auto_generated|q_a [8] & (\IR|dffs[5]~10_combout )) # (!\USeq|uROM|srom|rom_block|auto_generated|q_a [8] & ((\USeq|uROM|srom|rom_block|auto_generated|q_a [5])))

	.dataa(gnd),
	.datab(\IR|dffs[5]~10_combout ),
	.datac(\USeq|uROM|srom|rom_block|auto_generated|q_a [5]),
	.datad(\USeq|uROM|srom|rom_block|auto_generated|q_a [8]),
	.cin(gnd),
	.combout(\USeq|uPC_mux|auto_generated|result_node[5]~5_combout ),
	.cout());
// synopsys translate_off
defparam \USeq|uPC_mux|auto_generated|result_node[5]~5 .lut_mask = 16'hCCF0;
defparam \USeq|uPC_mux|auto_generated|result_node[5]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X103_Y43_N23
dffeas \USeq|uPC|dffs[5] (
	.clk(\clk~input_o ),
	.d(\USeq|uPC_mux|auto_generated|result_node[5]~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\USeq|uPC|dffs [5]),
	.prn(vcc));
// synopsys translate_off
defparam \USeq|uPC|dffs[5] .is_wysiwyg = "true";
defparam \USeq|uPC|dffs[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X105_Y43_N22
cycloneive_lcell_comb \IR|dffs[4]~5 (
// Equation(s):
// \IR|dffs[4]~5_combout  = (GLOBAL(\USeq|uROM|srom|rom_block|auto_generated|q_a[12]~clkctrl_outclk ) & (\MDR|dffs [4])) # (!GLOBAL(\USeq|uROM|srom|rom_block|auto_generated|q_a[12]~clkctrl_outclk ) & ((\IR|dffs[4]~5_combout )))

	.dataa(gnd),
	.datab(\MDR|dffs [4]),
	.datac(\IR|dffs[4]~5_combout ),
	.datad(\USeq|uROM|srom|rom_block|auto_generated|q_a[12]~clkctrl_outclk ),
	.cin(gnd),
	.combout(\IR|dffs[4]~5_combout ),
	.cout());
// synopsys translate_off
defparam \IR|dffs[4]~5 .lut_mask = 16'hCCF0;
defparam \IR|dffs[4]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X103_Y43_N30
cycloneive_lcell_comb \IR|dffs[4]~6 (
// Equation(s):
// \IR|dffs[4]~6_combout  = (\USeq|uROM|srom|rom_block|auto_generated|q_a [12] & ((\MDR|dffs [4]))) # (!\USeq|uROM|srom|rom_block|auto_generated|q_a [12] & (\IR|dffs[4]~5_combout ))

	.dataa(gnd),
	.datab(\IR|dffs[4]~5_combout ),
	.datac(\USeq|uROM|srom|rom_block|auto_generated|q_a [12]),
	.datad(\MDR|dffs [4]),
	.cin(gnd),
	.combout(\IR|dffs[4]~6_combout ),
	.cout());
// synopsys translate_off
defparam \IR|dffs[4]~6 .lut_mask = 16'hFC0C;
defparam \IR|dffs[4]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X103_Y43_N14
cycloneive_lcell_comb \USeq|uPC_mux|auto_generated|result_node[4]~4 (
// Equation(s):
// \USeq|uPC_mux|auto_generated|result_node[4]~4_combout  = (\USeq|uROM|srom|rom_block|auto_generated|q_a [8] & ((\IR|dffs[4]~6_combout ))) # (!\USeq|uROM|srom|rom_block|auto_generated|q_a [8] & (\USeq|uROM|srom|rom_block|auto_generated|q_a [4]))

	.dataa(gnd),
	.datab(\USeq|uROM|srom|rom_block|auto_generated|q_a [8]),
	.datac(\USeq|uROM|srom|rom_block|auto_generated|q_a [4]),
	.datad(\IR|dffs[4]~6_combout ),
	.cin(gnd),
	.combout(\USeq|uPC_mux|auto_generated|result_node[4]~4_combout ),
	.cout());
// synopsys translate_off
defparam \USeq|uPC_mux|auto_generated|result_node[4]~4 .lut_mask = 16'hFC30;
defparam \USeq|uPC_mux|auto_generated|result_node[4]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X103_Y43_N15
dffeas \USeq|uPC|dffs[4] (
	.clk(\clk~input_o ),
	.d(\USeq|uPC_mux|auto_generated|result_node[4]~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\USeq|uPC|dffs [4]),
	.prn(vcc));
// synopsys translate_off
defparam \USeq|uPC|dffs[4] .is_wysiwyg = "true";
defparam \USeq|uPC|dffs[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X114_Y42_N10
cycloneive_lcell_comb \USeq|uPC_mux|auto_generated|result_node[3]~3 (
// Equation(s):
// \USeq|uPC_mux|auto_generated|result_node[3]~3_combout  = (\USeq|uROM|srom|rom_block|auto_generated|q_a [3] & !\USeq|uROM|srom|rom_block|auto_generated|q_a [8])

	.dataa(gnd),
	.datab(gnd),
	.datac(\USeq|uROM|srom|rom_block|auto_generated|q_a [3]),
	.datad(\USeq|uROM|srom|rom_block|auto_generated|q_a [8]),
	.cin(gnd),
	.combout(\USeq|uPC_mux|auto_generated|result_node[3]~3_combout ),
	.cout());
// synopsys translate_off
defparam \USeq|uPC_mux|auto_generated|result_node[3]~3 .lut_mask = 16'h00F0;
defparam \USeq|uPC_mux|auto_generated|result_node[3]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X114_Y42_N11
dffeas \USeq|uPC|dffs[3] (
	.clk(\clk~input_o ),
	.d(\USeq|uPC_mux|auto_generated|result_node[3]~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\USeq|uPC|dffs [3]),
	.prn(vcc));
// synopsys translate_off
defparam \USeq|uPC|dffs[3] .is_wysiwyg = "true";
defparam \USeq|uPC|dffs[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X114_Y42_N4
cycloneive_lcell_comb \USeq|uPC_mux|auto_generated|result_node[2]~2 (
// Equation(s):
// \USeq|uPC_mux|auto_generated|result_node[2]~2_combout  = (\USeq|uROM|srom|rom_block|auto_generated|q_a [2] & !\USeq|uROM|srom|rom_block|auto_generated|q_a [8])

	.dataa(gnd),
	.datab(gnd),
	.datac(\USeq|uROM|srom|rom_block|auto_generated|q_a [2]),
	.datad(\USeq|uROM|srom|rom_block|auto_generated|q_a [8]),
	.cin(gnd),
	.combout(\USeq|uPC_mux|auto_generated|result_node[2]~2_combout ),
	.cout());
// synopsys translate_off
defparam \USeq|uPC_mux|auto_generated|result_node[2]~2 .lut_mask = 16'h00F0;
defparam \USeq|uPC_mux|auto_generated|result_node[2]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X114_Y42_N5
dffeas \USeq|uPC|dffs[2] (
	.clk(\clk~input_o ),
	.d(\USeq|uPC_mux|auto_generated|result_node[2]~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\USeq|uPC|dffs [2]),
	.prn(vcc));
// synopsys translate_off
defparam \USeq|uPC|dffs[2] .is_wysiwyg = "true";
defparam \USeq|uPC|dffs[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X114_Y42_N26
cycloneive_lcell_comb \USeq|uPC_mux|auto_generated|result_node[1]~1 (
// Equation(s):
// \USeq|uPC_mux|auto_generated|result_node[1]~1_combout  = (\USeq|uROM|srom|rom_block|auto_generated|q_a [1] & !\USeq|uROM|srom|rom_block|auto_generated|q_a [8])

	.dataa(gnd),
	.datab(gnd),
	.datac(\USeq|uROM|srom|rom_block|auto_generated|q_a [1]),
	.datad(\USeq|uROM|srom|rom_block|auto_generated|q_a [8]),
	.cin(gnd),
	.combout(\USeq|uPC_mux|auto_generated|result_node[1]~1_combout ),
	.cout());
// synopsys translate_off
defparam \USeq|uPC_mux|auto_generated|result_node[1]~1 .lut_mask = 16'h00F0;
defparam \USeq|uPC_mux|auto_generated|result_node[1]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X114_Y42_N27
dffeas \USeq|uPC|dffs[1] (
	.clk(\clk~input_o ),
	.d(\USeq|uPC_mux|auto_generated|result_node[1]~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\USeq|uPC|dffs [1]),
	.prn(vcc));
// synopsys translate_off
defparam \USeq|uPC|dffs[1] .is_wysiwyg = "true";
defparam \USeq|uPC|dffs[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X114_Y42_N0
cycloneive_lcell_comb \USeq|uPC_mux|auto_generated|result_node[0]~0 (
// Equation(s):
// \USeq|uPC_mux|auto_generated|result_node[0]~0_combout  = (\USeq|uROM|srom|rom_block|auto_generated|q_a [0] & !\USeq|uROM|srom|rom_block|auto_generated|q_a [8])

	.dataa(gnd),
	.datab(gnd),
	.datac(\USeq|uROM|srom|rom_block|auto_generated|q_a [0]),
	.datad(\USeq|uROM|srom|rom_block|auto_generated|q_a [8]),
	.cin(gnd),
	.combout(\USeq|uPC_mux|auto_generated|result_node[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \USeq|uPC_mux|auto_generated|result_node[0]~0 .lut_mask = 16'h00F0;
defparam \USeq|uPC_mux|auto_generated|result_node[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X114_Y42_N1
dffeas \USeq|uPC|dffs[0] (
	.clk(\clk~input_o ),
	.d(\USeq|uPC_mux|auto_generated|result_node[0]~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\USeq|uPC|dffs [0]),
	.prn(vcc));
// synopsys translate_off
defparam \USeq|uPC|dffs[0] .is_wysiwyg = "true";
defparam \USeq|uPC|dffs[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X103_Y40_N6
cycloneive_lcell_comb \comb~0 (
// Equation(s):
// \comb~0_combout  = LCELL((\USeq|uROM|srom|rom_block|auto_generated|q_a [22]) # ((\USeq|uROM|srom|rom_block|auto_generated|q_a [21]) # ((\Z|dffs [0] & \USeq|uROM|srom|rom_block|auto_generated|q_a [26]))))

	.dataa(\USeq|uROM|srom|rom_block|auto_generated|q_a [22]),
	.datab(\Z|dffs [0]),
	.datac(\USeq|uROM|srom|rom_block|auto_generated|q_a [26]),
	.datad(\USeq|uROM|srom|rom_block|auto_generated|q_a [21]),
	.cin(gnd),
	.combout(\comb~0_combout ),
	.cout());
// synopsys translate_off
defparam \comb~0 .lut_mask = 16'hFFEA;
defparam \comb~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: CLKCTRL_G7
cycloneive_clkctrl \comb~0clkctrl (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,\comb~0_combout }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\comb~0clkctrl_outclk ));
// synopsys translate_off
defparam \comb~0clkctrl .clock_type = "global clock";
defparam \comb~0clkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: FF_X103_Y40_N13
dffeas \PC|auto_generated|counter_reg_bit[0] (
	.clk(\comb~0clkctrl_outclk ),
	.d(\PC|auto_generated|counter_comb_bita0~combout ),
	.asdata(\MDR|dffs [0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\pc_load~combout ),
	.ena(\comb~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PC|auto_generated|counter_reg_bit [0]),
	.prn(vcc));
// synopsys translate_off
defparam \PC|auto_generated|counter_reg_bit[0] .is_wysiwyg = "true";
defparam \PC|auto_generated|counter_reg_bit[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X112_Y57_N12
cycloneive_lcell_comb \R0_Display1|segment[6]~0 (
// Equation(s):
// \R0_Display1|segment[6]~0_combout  = (\R0|dffs [0] & (!\R0|dffs [3] & (\R0|dffs [1] $ (!\R0|dffs [2])))) # (!\R0|dffs [0] & (!\R0|dffs [1] & (\R0|dffs [3] $ (!\R0|dffs [2]))))

	.dataa(\R0|dffs [3]),
	.datab(\R0|dffs [1]),
	.datac(\R0|dffs [0]),
	.datad(\R0|dffs [2]),
	.cin(gnd),
	.combout(\R0_Display1|segment[6]~0_combout ),
	.cout());
// synopsys translate_off
defparam \R0_Display1|segment[6]~0 .lut_mask = 16'h4211;
defparam \R0_Display1|segment[6]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X112_Y57_N26
cycloneive_lcell_comb \R0_Display1|segment[5]~1 (
// Equation(s):
// \R0_Display1|segment[5]~1_combout  = (\R0|dffs [1] & (!\R0|dffs [3] & ((\R0|dffs [0]) # (!\R0|dffs [2])))) # (!\R0|dffs [1] & (\R0|dffs [0] & (\R0|dffs [3] $ (!\R0|dffs [2]))))

	.dataa(\R0|dffs [3]),
	.datab(\R0|dffs [1]),
	.datac(\R0|dffs [0]),
	.datad(\R0|dffs [2]),
	.cin(gnd),
	.combout(\R0_Display1|segment[5]~1_combout ),
	.cout());
// synopsys translate_off
defparam \R0_Display1|segment[5]~1 .lut_mask = 16'h6054;
defparam \R0_Display1|segment[5]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X114_Y54_N24
cycloneive_lcell_comb \R0_Display1|segment[4]~2 (
// Equation(s):
// \R0_Display1|segment[4]~2_combout  = (\R0|dffs [1] & (!\R0|dffs [3] & (\R0|dffs [0]))) # (!\R0|dffs [1] & ((\R0|dffs [2] & (!\R0|dffs [3])) # (!\R0|dffs [2] & ((\R0|dffs [0])))))

	.dataa(\R0|dffs [3]),
	.datab(\R0|dffs [0]),
	.datac(\R0|dffs [2]),
	.datad(\R0|dffs [1]),
	.cin(gnd),
	.combout(\R0_Display1|segment[4]~2_combout ),
	.cout());
// synopsys translate_off
defparam \R0_Display1|segment[4]~2 .lut_mask = 16'h445C;
defparam \R0_Display1|segment[4]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X114_Y54_N30
cycloneive_lcell_comb \R0_Display1|segment[3]~3 (
// Equation(s):
// \R0_Display1|segment[3]~3_combout  = (\R0|dffs [1] & ((\R0|dffs [0] & ((\R0|dffs [2]))) # (!\R0|dffs [0] & (\R0|dffs [3] & !\R0|dffs [2])))) # (!\R0|dffs [1] & (!\R0|dffs [3] & (\R0|dffs [0] $ (\R0|dffs [2]))))

	.dataa(\R0|dffs [3]),
	.datab(\R0|dffs [0]),
	.datac(\R0|dffs [2]),
	.datad(\R0|dffs [1]),
	.cin(gnd),
	.combout(\R0_Display1|segment[3]~3_combout ),
	.cout());
// synopsys translate_off
defparam \R0_Display1|segment[3]~3 .lut_mask = 16'hC214;
defparam \R0_Display1|segment[3]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X112_Y57_N24
cycloneive_lcell_comb \R0_Display1|segment[2]~4 (
// Equation(s):
// \R0_Display1|segment[2]~4_combout  = (\R0|dffs [3] & (\R0|dffs [2] & ((\R0|dffs [1]) # (!\R0|dffs [0])))) # (!\R0|dffs [3] & (\R0|dffs [1] & (!\R0|dffs [0] & !\R0|dffs [2])))

	.dataa(\R0|dffs [3]),
	.datab(\R0|dffs [1]),
	.datac(\R0|dffs [0]),
	.datad(\R0|dffs [2]),
	.cin(gnd),
	.combout(\R0_Display1|segment[2]~4_combout ),
	.cout());
// synopsys translate_off
defparam \R0_Display1|segment[2]~4 .lut_mask = 16'h8A04;
defparam \R0_Display1|segment[2]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X112_Y57_N14
cycloneive_lcell_comb \R0_Display1|segment[1]~5 (
// Equation(s):
// \R0_Display1|segment[1]~5_combout  = (\R0|dffs [3] & ((\R0|dffs [0] & (\R0|dffs [1])) # (!\R0|dffs [0] & ((\R0|dffs [2]))))) # (!\R0|dffs [3] & (\R0|dffs [2] & (\R0|dffs [1] $ (\R0|dffs [0]))))

	.dataa(\R0|dffs [3]),
	.datab(\R0|dffs [1]),
	.datac(\R0|dffs [0]),
	.datad(\R0|dffs [2]),
	.cin(gnd),
	.combout(\R0_Display1|segment[1]~5_combout ),
	.cout());
// synopsys translate_off
defparam \R0_Display1|segment[1]~5 .lut_mask = 16'h9E80;
defparam \R0_Display1|segment[1]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X112_Y57_N4
cycloneive_lcell_comb \R0_Display1|segment[0]~6 (
// Equation(s):
// \R0_Display1|segment[0]~6_combout  = (\R0|dffs [3] & (\R0|dffs [0] & (\R0|dffs [1] $ (\R0|dffs [2])))) # (!\R0|dffs [3] & (!\R0|dffs [1] & (\R0|dffs [0] $ (\R0|dffs [2]))))

	.dataa(\R0|dffs [3]),
	.datab(\R0|dffs [1]),
	.datac(\R0|dffs [0]),
	.datad(\R0|dffs [2]),
	.cin(gnd),
	.combout(\R0_Display1|segment[0]~6_combout ),
	.cout());
// synopsys translate_off
defparam \R0_Display1|segment[0]~6 .lut_mask = 16'h2190;
defparam \R0_Display1|segment[0]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X114_Y32_N28
cycloneive_lcell_comb \R0_Display2|segment[6]~0 (
// Equation(s):
// \R0_Display2|segment[6]~0_combout  = (\R0|dffs [4] & (!\R0|dffs [7] & (\R0|dffs [6] $ (!\R0|dffs [5])))) # (!\R0|dffs [4] & (!\R0|dffs [5] & (\R0|dffs [7] $ (!\R0|dffs [6]))))

	.dataa(\R0|dffs [7]),
	.datab(\R0|dffs [6]),
	.datac(\R0|dffs [5]),
	.datad(\R0|dffs [4]),
	.cin(gnd),
	.combout(\R0_Display2|segment[6]~0_combout ),
	.cout());
// synopsys translate_off
defparam \R0_Display2|segment[6]~0 .lut_mask = 16'h4109;
defparam \R0_Display2|segment[6]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X114_Y32_N6
cycloneive_lcell_comb \R0_Display2|segment[5]~1 (
// Equation(s):
// \R0_Display2|segment[5]~1_combout  = (\R0|dffs [6] & (\R0|dffs [4] & (\R0|dffs [7] $ (\R0|dffs [5])))) # (!\R0|dffs [6] & (!\R0|dffs [7] & ((\R0|dffs [5]) # (\R0|dffs [4]))))

	.dataa(\R0|dffs [7]),
	.datab(\R0|dffs [6]),
	.datac(\R0|dffs [5]),
	.datad(\R0|dffs [4]),
	.cin(gnd),
	.combout(\R0_Display2|segment[5]~1_combout ),
	.cout());
// synopsys translate_off
defparam \R0_Display2|segment[5]~1 .lut_mask = 16'h5910;
defparam \R0_Display2|segment[5]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X114_Y32_N8
cycloneive_lcell_comb \R0_Display2|segment[4]~2 (
// Equation(s):
// \R0_Display2|segment[4]~2_combout  = (\R0|dffs [5] & (!\R0|dffs [7] & ((\R0|dffs [4])))) # (!\R0|dffs [5] & ((\R0|dffs [6] & (!\R0|dffs [7])) # (!\R0|dffs [6] & ((\R0|dffs [4])))))

	.dataa(\R0|dffs [7]),
	.datab(\R0|dffs [6]),
	.datac(\R0|dffs [5]),
	.datad(\R0|dffs [4]),
	.cin(gnd),
	.combout(\R0_Display2|segment[4]~2_combout ),
	.cout());
// synopsys translate_off
defparam \R0_Display2|segment[4]~2 .lut_mask = 16'h5704;
defparam \R0_Display2|segment[4]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X114_Y32_N14
cycloneive_lcell_comb \R0_Display2|segment[3]~3 (
// Equation(s):
// \R0_Display2|segment[3]~3_combout  = (\R0|dffs [5] & ((\R0|dffs [6] & ((\R0|dffs [4]))) # (!\R0|dffs [6] & (\R0|dffs [7] & !\R0|dffs [4])))) # (!\R0|dffs [5] & (!\R0|dffs [7] & (\R0|dffs [6] $ (\R0|dffs [4]))))

	.dataa(\R0|dffs [7]),
	.datab(\R0|dffs [6]),
	.datac(\R0|dffs [5]),
	.datad(\R0|dffs [4]),
	.cin(gnd),
	.combout(\R0_Display2|segment[3]~3_combout ),
	.cout());
// synopsys translate_off
defparam \R0_Display2|segment[3]~3 .lut_mask = 16'hC124;
defparam \R0_Display2|segment[3]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X114_Y32_N20
cycloneive_lcell_comb \R0_Display2|segment[2]~4 (
// Equation(s):
// \R0_Display2|segment[2]~4_combout  = (\R0|dffs [7] & (\R0|dffs [6] & ((\R0|dffs [5]) # (!\R0|dffs [4])))) # (!\R0|dffs [7] & (!\R0|dffs [6] & (\R0|dffs [5] & !\R0|dffs [4])))

	.dataa(\R0|dffs [7]),
	.datab(\R0|dffs [6]),
	.datac(\R0|dffs [5]),
	.datad(\R0|dffs [4]),
	.cin(gnd),
	.combout(\R0_Display2|segment[2]~4_combout ),
	.cout());
// synopsys translate_off
defparam \R0_Display2|segment[2]~4 .lut_mask = 16'h8098;
defparam \R0_Display2|segment[2]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X114_Y32_N2
cycloneive_lcell_comb \R0_Display2|segment[1]~5 (
// Equation(s):
// \R0_Display2|segment[1]~5_combout  = (\R0|dffs [7] & ((\R0|dffs [4] & ((\R0|dffs [5]))) # (!\R0|dffs [4] & (\R0|dffs [6])))) # (!\R0|dffs [7] & (\R0|dffs [6] & (\R0|dffs [5] $ (\R0|dffs [4]))))

	.dataa(\R0|dffs [7]),
	.datab(\R0|dffs [6]),
	.datac(\R0|dffs [5]),
	.datad(\R0|dffs [4]),
	.cin(gnd),
	.combout(\R0_Display2|segment[1]~5_combout ),
	.cout());
// synopsys translate_off
defparam \R0_Display2|segment[1]~5 .lut_mask = 16'hA4C8;
defparam \R0_Display2|segment[1]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X114_Y41_N24
cycloneive_lcell_comb \R0_Display2|segment[0]~6 (
// Equation(s):
// \R0_Display2|segment[0]~6_combout  = (\R0|dffs [7] & (\R0|dffs [4] & (\R0|dffs [5] $ (\R0|dffs [6])))) # (!\R0|dffs [7] & (!\R0|dffs [5] & (\R0|dffs [4] $ (\R0|dffs [6]))))

	.dataa(\R0|dffs [4]),
	.datab(\R0|dffs [5]),
	.datac(\R0|dffs [7]),
	.datad(\R0|dffs [6]),
	.cin(gnd),
	.combout(\R0_Display2|segment[0]~6_combout ),
	.cout());
// synopsys translate_off
defparam \R0_Display2|segment[0]~6 .lut_mask = 16'h2182;
defparam \R0_Display2|segment[0]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X114_Y32_N24
cycloneive_lcell_comb \R1_Display1|segment[6]~0 (
// Equation(s):
// \R1_Display1|segment[6]~0_combout  = (\R1|dffs [0] & (!\R1|dffs [3] & (\R1|dffs [2] $ (!\R1|dffs [1])))) # (!\R1|dffs [0] & (!\R1|dffs [1] & (\R1|dffs [2] $ (!\R1|dffs [3]))))

	.dataa(\R1|dffs [2]),
	.datab(\R1|dffs [3]),
	.datac(\R1|dffs [0]),
	.datad(\R1|dffs [1]),
	.cin(gnd),
	.combout(\R1_Display1|segment[6]~0_combout ),
	.cout());
// synopsys translate_off
defparam \R1_Display1|segment[6]~0 .lut_mask = 16'h2019;
defparam \R1_Display1|segment[6]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X114_Y32_N18
cycloneive_lcell_comb \R1_Display1|segment[5]~1 (
// Equation(s):
// \R1_Display1|segment[5]~1_combout  = (\R1|dffs [2] & (\R1|dffs [0] & (\R1|dffs [3] $ (\R1|dffs [1])))) # (!\R1|dffs [2] & (!\R1|dffs [3] & ((\R1|dffs [0]) # (\R1|dffs [1]))))

	.dataa(\R1|dffs [2]),
	.datab(\R1|dffs [3]),
	.datac(\R1|dffs [0]),
	.datad(\R1|dffs [1]),
	.cin(gnd),
	.combout(\R1_Display1|segment[5]~1_combout ),
	.cout());
// synopsys translate_off
defparam \R1_Display1|segment[5]~1 .lut_mask = 16'h3190;
defparam \R1_Display1|segment[5]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X114_Y32_N12
cycloneive_lcell_comb \R1_Display1|segment[4]~2 (
// Equation(s):
// \R1_Display1|segment[4]~2_combout  = (\R1|dffs [1] & (((!\R1|dffs [3] & \R1|dffs [0])))) # (!\R1|dffs [1] & ((\R1|dffs [2] & (!\R1|dffs [3])) # (!\R1|dffs [2] & ((\R1|dffs [0])))))

	.dataa(\R1|dffs [2]),
	.datab(\R1|dffs [3]),
	.datac(\R1|dffs [0]),
	.datad(\R1|dffs [1]),
	.cin(gnd),
	.combout(\R1_Display1|segment[4]~2_combout ),
	.cout());
// synopsys translate_off
defparam \R1_Display1|segment[4]~2 .lut_mask = 16'h3072;
defparam \R1_Display1|segment[4]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X114_Y35_N8
cycloneive_lcell_comb \R1_Display1|segment[3]~3 (
// Equation(s):
// \R1_Display1|segment[3]~3_combout  = (\R1|dffs [1] & ((\R1|dffs [2] & (\R1|dffs [0])) # (!\R1|dffs [2] & (!\R1|dffs [0] & \R1|dffs [3])))) # (!\R1|dffs [1] & (!\R1|dffs [3] & (\R1|dffs [2] $ (\R1|dffs [0]))))

	.dataa(\R1|dffs [2]),
	.datab(\R1|dffs [1]),
	.datac(\R1|dffs [0]),
	.datad(\R1|dffs [3]),
	.cin(gnd),
	.combout(\R1_Display1|segment[3]~3_combout ),
	.cout());
// synopsys translate_off
defparam \R1_Display1|segment[3]~3 .lut_mask = 16'h8492;
defparam \R1_Display1|segment[3]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X114_Y35_N6
cycloneive_lcell_comb \R1_Display1|segment[2]~4 (
// Equation(s):
// \R1_Display1|segment[2]~4_combout  = (\R1|dffs [2] & (\R1|dffs [3] & ((\R1|dffs [1]) # (!\R1|dffs [0])))) # (!\R1|dffs [2] & (\R1|dffs [1] & (!\R1|dffs [0] & !\R1|dffs [3])))

	.dataa(\R1|dffs [2]),
	.datab(\R1|dffs [1]),
	.datac(\R1|dffs [0]),
	.datad(\R1|dffs [3]),
	.cin(gnd),
	.combout(\R1_Display1|segment[2]~4_combout ),
	.cout());
// synopsys translate_off
defparam \R1_Display1|segment[2]~4 .lut_mask = 16'h8A04;
defparam \R1_Display1|segment[2]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X114_Y32_N26
cycloneive_lcell_comb \R1_Display1|segment[1]~5 (
// Equation(s):
// \R1_Display1|segment[1]~5_combout  = (\R1|dffs [3] & ((\R1|dffs [0] & ((\R1|dffs [1]))) # (!\R1|dffs [0] & (\R1|dffs [2])))) # (!\R1|dffs [3] & (\R1|dffs [2] & (\R1|dffs [0] $ (\R1|dffs [1]))))

	.dataa(\R1|dffs [2]),
	.datab(\R1|dffs [3]),
	.datac(\R1|dffs [0]),
	.datad(\R1|dffs [1]),
	.cin(gnd),
	.combout(\R1_Display1|segment[1]~5_combout ),
	.cout());
// synopsys translate_off
defparam \R1_Display1|segment[1]~5 .lut_mask = 16'hCA28;
defparam \R1_Display1|segment[1]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X114_Y35_N4
cycloneive_lcell_comb \R1_Display1|segment[0]~6 (
// Equation(s):
// \R1_Display1|segment[0]~6_combout  = (\R1|dffs [2] & (!\R1|dffs [1] & (\R1|dffs [0] $ (!\R1|dffs [3])))) # (!\R1|dffs [2] & (\R1|dffs [0] & (\R1|dffs [1] $ (!\R1|dffs [3]))))

	.dataa(\R1|dffs [2]),
	.datab(\R1|dffs [1]),
	.datac(\R1|dffs [0]),
	.datad(\R1|dffs [3]),
	.cin(gnd),
	.combout(\R1_Display1|segment[0]~6_combout ),
	.cout());
// synopsys translate_off
defparam \R1_Display1|segment[0]~6 .lut_mask = 16'h6012;
defparam \R1_Display1|segment[0]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X114_Y32_N0
cycloneive_lcell_comb \R1_Display2|segment[6]~0 (
// Equation(s):
// \R1_Display2|segment[6]~0_combout  = (\R1|dffs [4] & (!\R1|dffs [7] & (\R1|dffs [6] $ (!\R1|dffs [5])))) # (!\R1|dffs [4] & (!\R1|dffs [5] & (\R1|dffs [6] $ (!\R1|dffs [7]))))

	.dataa(\R1|dffs [6]),
	.datab(\R1|dffs [4]),
	.datac(\R1|dffs [5]),
	.datad(\R1|dffs [7]),
	.cin(gnd),
	.combout(\R1_Display2|segment[6]~0_combout ),
	.cout());
// synopsys translate_off
defparam \R1_Display2|segment[6]~0 .lut_mask = 16'h0285;
defparam \R1_Display2|segment[6]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X111_Y32_N28
cycloneive_lcell_comb \R1_Display2|segment[5]~1 (
// Equation(s):
// \R1_Display2|segment[5]~1_combout  = (\R1|dffs [6] & (\R1|dffs [4] & (\R1|dffs [5] $ (\R1|dffs [7])))) # (!\R1|dffs [6] & (!\R1|dffs [7] & ((\R1|dffs [5]) # (\R1|dffs [4]))))

	.dataa(\R1|dffs [6]),
	.datab(\R1|dffs [5]),
	.datac(\R1|dffs [4]),
	.datad(\R1|dffs [7]),
	.cin(gnd),
	.combout(\R1_Display2|segment[5]~1_combout ),
	.cout());
// synopsys translate_off
defparam \R1_Display2|segment[5]~1 .lut_mask = 16'h20D4;
defparam \R1_Display2|segment[5]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X111_Y32_N14
cycloneive_lcell_comb \R1_Display2|segment[4]~2 (
// Equation(s):
// \R1_Display2|segment[4]~2_combout  = (\R1|dffs [5] & (((\R1|dffs [4] & !\R1|dffs [7])))) # (!\R1|dffs [5] & ((\R1|dffs [6] & ((!\R1|dffs [7]))) # (!\R1|dffs [6] & (\R1|dffs [4]))))

	.dataa(\R1|dffs [6]),
	.datab(\R1|dffs [5]),
	.datac(\R1|dffs [4]),
	.datad(\R1|dffs [7]),
	.cin(gnd),
	.combout(\R1_Display2|segment[4]~2_combout ),
	.cout());
// synopsys translate_off
defparam \R1_Display2|segment[4]~2 .lut_mask = 16'h10F2;
defparam \R1_Display2|segment[4]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X114_Y32_N22
cycloneive_lcell_comb \R1_Display2|segment[3]~3 (
// Equation(s):
// \R1_Display2|segment[3]~3_combout  = (\R1|dffs [5] & ((\R1|dffs [6] & (\R1|dffs [4])) # (!\R1|dffs [6] & (!\R1|dffs [4] & \R1|dffs [7])))) # (!\R1|dffs [5] & (!\R1|dffs [7] & (\R1|dffs [6] $ (\R1|dffs [4]))))

	.dataa(\R1|dffs [6]),
	.datab(\R1|dffs [4]),
	.datac(\R1|dffs [5]),
	.datad(\R1|dffs [7]),
	.cin(gnd),
	.combout(\R1_Display2|segment[3]~3_combout ),
	.cout());
// synopsys translate_off
defparam \R1_Display2|segment[3]~3 .lut_mask = 16'h9086;
defparam \R1_Display2|segment[3]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X114_Y32_N4
cycloneive_lcell_comb \R1_Display2|segment[2]~4 (
// Equation(s):
// \R1_Display2|segment[2]~4_combout  = (\R1|dffs [6] & (\R1|dffs [7] & ((\R1|dffs [5]) # (!\R1|dffs [4])))) # (!\R1|dffs [6] & (!\R1|dffs [4] & (\R1|dffs [5] & !\R1|dffs [7])))

	.dataa(\R1|dffs [6]),
	.datab(\R1|dffs [4]),
	.datac(\R1|dffs [5]),
	.datad(\R1|dffs [7]),
	.cin(gnd),
	.combout(\R1_Display2|segment[2]~4_combout ),
	.cout());
// synopsys translate_off
defparam \R1_Display2|segment[2]~4 .lut_mask = 16'hA210;
defparam \R1_Display2|segment[2]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X114_Y32_N30
cycloneive_lcell_comb \R1_Display2|segment[1]~5 (
// Equation(s):
// \R1_Display2|segment[1]~5_combout  = (\R1|dffs [5] & ((\R1|dffs [4] & ((\R1|dffs [7]))) # (!\R1|dffs [4] & (\R1|dffs [6])))) # (!\R1|dffs [5] & (\R1|dffs [6] & (\R1|dffs [4] $ (\R1|dffs [7]))))

	.dataa(\R1|dffs [6]),
	.datab(\R1|dffs [4]),
	.datac(\R1|dffs [5]),
	.datad(\R1|dffs [7]),
	.cin(gnd),
	.combout(\R1_Display2|segment[1]~5_combout ),
	.cout());
// synopsys translate_off
defparam \R1_Display2|segment[1]~5 .lut_mask = 16'hE228;
defparam \R1_Display2|segment[1]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X114_Y32_N16
cycloneive_lcell_comb \R1_Display2|segment[0]~6 (
// Equation(s):
// \R1_Display2|segment[0]~6_combout  = (\R1|dffs [6] & (!\R1|dffs [5] & (\R1|dffs [4] $ (!\R1|dffs [7])))) # (!\R1|dffs [6] & (\R1|dffs [4] & (\R1|dffs [5] $ (!\R1|dffs [7]))))

	.dataa(\R1|dffs [6]),
	.datab(\R1|dffs [4]),
	.datac(\R1|dffs [5]),
	.datad(\R1|dffs [7]),
	.cin(gnd),
	.combout(\R1_Display2|segment[0]~6_combout ),
	.cout());
// synopsys translate_off
defparam \R1_Display2|segment[0]~6 .lut_mask = 16'h4806;
defparam \R1_Display2|segment[0]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X95_Y1_N12
cycloneive_lcell_comb \PC_Display1|segment[6]~0 (
// Equation(s):
// \PC_Display1|segment[6]~0_combout  = (\PC|auto_generated|counter_reg_bit [0] & (!\PC|auto_generated|counter_reg_bit [3] & (\PC|auto_generated|counter_reg_bit [2] $ (!\PC|auto_generated|counter_reg_bit [1])))) # (!\PC|auto_generated|counter_reg_bit [0] & 
// (!\PC|auto_generated|counter_reg_bit [1] & (\PC|auto_generated|counter_reg_bit [2] $ (!\PC|auto_generated|counter_reg_bit [3]))))

	.dataa(\PC|auto_generated|counter_reg_bit [2]),
	.datab(\PC|auto_generated|counter_reg_bit [3]),
	.datac(\PC|auto_generated|counter_reg_bit [1]),
	.datad(\PC|auto_generated|counter_reg_bit [0]),
	.cin(gnd),
	.combout(\PC_Display1|segment[6]~0_combout ),
	.cout());
// synopsys translate_off
defparam \PC_Display1|segment[6]~0 .lut_mask = 16'h2109;
defparam \PC_Display1|segment[6]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X95_Y1_N14
cycloneive_lcell_comb \PC_Display1|segment[5]~1 (
// Equation(s):
// \PC_Display1|segment[5]~1_combout  = (\PC|auto_generated|counter_reg_bit [2] & (\PC|auto_generated|counter_reg_bit [0] & (\PC|auto_generated|counter_reg_bit [3] $ (\PC|auto_generated|counter_reg_bit [1])))) # (!\PC|auto_generated|counter_reg_bit [2] & 
// (!\PC|auto_generated|counter_reg_bit [3] & ((\PC|auto_generated|counter_reg_bit [1]) # (\PC|auto_generated|counter_reg_bit [0]))))

	.dataa(\PC|auto_generated|counter_reg_bit [2]),
	.datab(\PC|auto_generated|counter_reg_bit [3]),
	.datac(\PC|auto_generated|counter_reg_bit [1]),
	.datad(\PC|auto_generated|counter_reg_bit [0]),
	.cin(gnd),
	.combout(\PC_Display1|segment[5]~1_combout ),
	.cout());
// synopsys translate_off
defparam \PC_Display1|segment[5]~1 .lut_mask = 16'h3910;
defparam \PC_Display1|segment[5]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X95_Y1_N4
cycloneive_lcell_comb \PC_Display1|segment[4]~2 (
// Equation(s):
// \PC_Display1|segment[4]~2_combout  = (\PC|auto_generated|counter_reg_bit [1] & (((!\PC|auto_generated|counter_reg_bit [3] & \PC|auto_generated|counter_reg_bit [0])))) # (!\PC|auto_generated|counter_reg_bit [1] & ((\PC|auto_generated|counter_reg_bit [2] & 
// (!\PC|auto_generated|counter_reg_bit [3])) # (!\PC|auto_generated|counter_reg_bit [2] & ((\PC|auto_generated|counter_reg_bit [0])))))

	.dataa(\PC|auto_generated|counter_reg_bit [2]),
	.datab(\PC|auto_generated|counter_reg_bit [3]),
	.datac(\PC|auto_generated|counter_reg_bit [1]),
	.datad(\PC|auto_generated|counter_reg_bit [0]),
	.cin(gnd),
	.combout(\PC_Display1|segment[4]~2_combout ),
	.cout());
// synopsys translate_off
defparam \PC_Display1|segment[4]~2 .lut_mask = 16'h3702;
defparam \PC_Display1|segment[4]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X95_Y1_N26
cycloneive_lcell_comb \PC_Display1|segment[3]~3 (
// Equation(s):
// \PC_Display1|segment[3]~3_combout  = (\PC|auto_generated|counter_reg_bit [1] & ((\PC|auto_generated|counter_reg_bit [2] & ((\PC|auto_generated|counter_reg_bit [0]))) # (!\PC|auto_generated|counter_reg_bit [2] & (\PC|auto_generated|counter_reg_bit [3] & 
// !\PC|auto_generated|counter_reg_bit [0])))) # (!\PC|auto_generated|counter_reg_bit [1] & (!\PC|auto_generated|counter_reg_bit [3] & (\PC|auto_generated|counter_reg_bit [2] $ (\PC|auto_generated|counter_reg_bit [0]))))

	.dataa(\PC|auto_generated|counter_reg_bit [2]),
	.datab(\PC|auto_generated|counter_reg_bit [3]),
	.datac(\PC|auto_generated|counter_reg_bit [1]),
	.datad(\PC|auto_generated|counter_reg_bit [0]),
	.cin(gnd),
	.combout(\PC_Display1|segment[3]~3_combout ),
	.cout());
// synopsys translate_off
defparam \PC_Display1|segment[3]~3 .lut_mask = 16'hA142;
defparam \PC_Display1|segment[3]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X95_Y1_N20
cycloneive_lcell_comb \PC_Display1|segment[2]~4 (
// Equation(s):
// \PC_Display1|segment[2]~4_combout  = (\PC|auto_generated|counter_reg_bit [2] & (\PC|auto_generated|counter_reg_bit [3] & ((\PC|auto_generated|counter_reg_bit [1]) # (!\PC|auto_generated|counter_reg_bit [0])))) # (!\PC|auto_generated|counter_reg_bit [2] & 
// (!\PC|auto_generated|counter_reg_bit [3] & (\PC|auto_generated|counter_reg_bit [1] & !\PC|auto_generated|counter_reg_bit [0])))

	.dataa(\PC|auto_generated|counter_reg_bit [2]),
	.datab(\PC|auto_generated|counter_reg_bit [3]),
	.datac(\PC|auto_generated|counter_reg_bit [1]),
	.datad(\PC|auto_generated|counter_reg_bit [0]),
	.cin(gnd),
	.combout(\PC_Display1|segment[2]~4_combout ),
	.cout());
// synopsys translate_off
defparam \PC_Display1|segment[2]~4 .lut_mask = 16'h8098;
defparam \PC_Display1|segment[2]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X95_Y1_N18
cycloneive_lcell_comb \PC_Display1|segment[1]~5 (
// Equation(s):
// \PC_Display1|segment[1]~5_combout  = (\PC|auto_generated|counter_reg_bit [3] & ((\PC|auto_generated|counter_reg_bit [0] & ((\PC|auto_generated|counter_reg_bit [1]))) # (!\PC|auto_generated|counter_reg_bit [0] & (\PC|auto_generated|counter_reg_bit [2])))) 
// # (!\PC|auto_generated|counter_reg_bit [3] & (\PC|auto_generated|counter_reg_bit [2] & (\PC|auto_generated|counter_reg_bit [1] $ (\PC|auto_generated|counter_reg_bit [0]))))

	.dataa(\PC|auto_generated|counter_reg_bit [2]),
	.datab(\PC|auto_generated|counter_reg_bit [3]),
	.datac(\PC|auto_generated|counter_reg_bit [1]),
	.datad(\PC|auto_generated|counter_reg_bit [0]),
	.cin(gnd),
	.combout(\PC_Display1|segment[1]~5_combout ),
	.cout());
// synopsys translate_off
defparam \PC_Display1|segment[1]~5 .lut_mask = 16'hC2A8;
defparam \PC_Display1|segment[1]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X95_Y1_N24
cycloneive_lcell_comb \PC_Display1|segment[0]~6 (
// Equation(s):
// \PC_Display1|segment[0]~6_combout  = (\PC|auto_generated|counter_reg_bit [2] & (!\PC|auto_generated|counter_reg_bit [1] & (\PC|auto_generated|counter_reg_bit [3] $ (!\PC|auto_generated|counter_reg_bit [0])))) # (!\PC|auto_generated|counter_reg_bit [2] & 
// (\PC|auto_generated|counter_reg_bit [0] & (\PC|auto_generated|counter_reg_bit [3] $ (!\PC|auto_generated|counter_reg_bit [1]))))

	.dataa(\PC|auto_generated|counter_reg_bit [2]),
	.datab(\PC|auto_generated|counter_reg_bit [3]),
	.datac(\PC|auto_generated|counter_reg_bit [1]),
	.datad(\PC|auto_generated|counter_reg_bit [0]),
	.cin(gnd),
	.combout(\PC_Display1|segment[0]~6_combout ),
	.cout());
// synopsys translate_off
defparam \PC_Display1|segment[0]~6 .lut_mask = 16'h4902;
defparam \PC_Display1|segment[0]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X94_Y1_N20
cycloneive_lcell_comb \PC_Display2|segment[6]~0 (
// Equation(s):
// \PC_Display2|segment[6]~0_combout  = (\PC|auto_generated|counter_reg_bit [4] & (!\PC|auto_generated|counter_reg_bit [7] & (\PC|auto_generated|counter_reg_bit [5] $ (!\PC|auto_generated|counter_reg_bit [6])))) # (!\PC|auto_generated|counter_reg_bit [4] & 
// (!\PC|auto_generated|counter_reg_bit [5] & (\PC|auto_generated|counter_reg_bit [7] $ (!\PC|auto_generated|counter_reg_bit [6]))))

	.dataa(\PC|auto_generated|counter_reg_bit [7]),
	.datab(\PC|auto_generated|counter_reg_bit [5]),
	.datac(\PC|auto_generated|counter_reg_bit [4]),
	.datad(\PC|auto_generated|counter_reg_bit [6]),
	.cin(gnd),
	.combout(\PC_Display2|segment[6]~0_combout ),
	.cout());
// synopsys translate_off
defparam \PC_Display2|segment[6]~0 .lut_mask = 16'h4211;
defparam \PC_Display2|segment[6]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X94_Y1_N26
cycloneive_lcell_comb \PC_Display2|segment[5]~1 (
// Equation(s):
// \PC_Display2|segment[5]~1_combout  = (\PC|auto_generated|counter_reg_bit [5] & (!\PC|auto_generated|counter_reg_bit [7] & ((\PC|auto_generated|counter_reg_bit [4]) # (!\PC|auto_generated|counter_reg_bit [6])))) # (!\PC|auto_generated|counter_reg_bit [5] & 
// (\PC|auto_generated|counter_reg_bit [4] & (\PC|auto_generated|counter_reg_bit [7] $ (!\PC|auto_generated|counter_reg_bit [6]))))

	.dataa(\PC|auto_generated|counter_reg_bit [7]),
	.datab(\PC|auto_generated|counter_reg_bit [5]),
	.datac(\PC|auto_generated|counter_reg_bit [4]),
	.datad(\PC|auto_generated|counter_reg_bit [6]),
	.cin(gnd),
	.combout(\PC_Display2|segment[5]~1_combout ),
	.cout());
// synopsys translate_off
defparam \PC_Display2|segment[5]~1 .lut_mask = 16'h6054;
defparam \PC_Display2|segment[5]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X94_Y1_N0
cycloneive_lcell_comb \PC_Display2|segment[4]~2 (
// Equation(s):
// \PC_Display2|segment[4]~2_combout  = (\PC|auto_generated|counter_reg_bit [5] & (!\PC|auto_generated|counter_reg_bit [7] & (\PC|auto_generated|counter_reg_bit [4]))) # (!\PC|auto_generated|counter_reg_bit [5] & ((\PC|auto_generated|counter_reg_bit [6] & 
// (!\PC|auto_generated|counter_reg_bit [7])) # (!\PC|auto_generated|counter_reg_bit [6] & ((\PC|auto_generated|counter_reg_bit [4])))))

	.dataa(\PC|auto_generated|counter_reg_bit [7]),
	.datab(\PC|auto_generated|counter_reg_bit [5]),
	.datac(\PC|auto_generated|counter_reg_bit [4]),
	.datad(\PC|auto_generated|counter_reg_bit [6]),
	.cin(gnd),
	.combout(\PC_Display2|segment[4]~2_combout ),
	.cout());
// synopsys translate_off
defparam \PC_Display2|segment[4]~2 .lut_mask = 16'h5170;
defparam \PC_Display2|segment[4]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X94_Y1_N10
cycloneive_lcell_comb \PC_Display2|segment[3]~3 (
// Equation(s):
// \PC_Display2|segment[3]~3_combout  = (\PC|auto_generated|counter_reg_bit [5] & ((\PC|auto_generated|counter_reg_bit [4] & ((\PC|auto_generated|counter_reg_bit [6]))) # (!\PC|auto_generated|counter_reg_bit [4] & (\PC|auto_generated|counter_reg_bit [7] & 
// !\PC|auto_generated|counter_reg_bit [6])))) # (!\PC|auto_generated|counter_reg_bit [5] & (!\PC|auto_generated|counter_reg_bit [7] & (\PC|auto_generated|counter_reg_bit [4] $ (\PC|auto_generated|counter_reg_bit [6]))))

	.dataa(\PC|auto_generated|counter_reg_bit [7]),
	.datab(\PC|auto_generated|counter_reg_bit [5]),
	.datac(\PC|auto_generated|counter_reg_bit [4]),
	.datad(\PC|auto_generated|counter_reg_bit [6]),
	.cin(gnd),
	.combout(\PC_Display2|segment[3]~3_combout ),
	.cout());
// synopsys translate_off
defparam \PC_Display2|segment[3]~3 .lut_mask = 16'hC118;
defparam \PC_Display2|segment[3]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X94_Y1_N24
cycloneive_lcell_comb \PC_Display2|segment[2]~4 (
// Equation(s):
// \PC_Display2|segment[2]~4_combout  = (\PC|auto_generated|counter_reg_bit [7] & (\PC|auto_generated|counter_reg_bit [6] & ((\PC|auto_generated|counter_reg_bit [5]) # (!\PC|auto_generated|counter_reg_bit [4])))) # (!\PC|auto_generated|counter_reg_bit [7] & 
// (\PC|auto_generated|counter_reg_bit [5] & (!\PC|auto_generated|counter_reg_bit [4] & !\PC|auto_generated|counter_reg_bit [6])))

	.dataa(\PC|auto_generated|counter_reg_bit [7]),
	.datab(\PC|auto_generated|counter_reg_bit [5]),
	.datac(\PC|auto_generated|counter_reg_bit [4]),
	.datad(\PC|auto_generated|counter_reg_bit [6]),
	.cin(gnd),
	.combout(\PC_Display2|segment[2]~4_combout ),
	.cout());
// synopsys translate_off
defparam \PC_Display2|segment[2]~4 .lut_mask = 16'h8A04;
defparam \PC_Display2|segment[2]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X94_Y1_N18
cycloneive_lcell_comb \PC_Display2|segment[1]~5 (
// Equation(s):
// \PC_Display2|segment[1]~5_combout  = (\PC|auto_generated|counter_reg_bit [7] & ((\PC|auto_generated|counter_reg_bit [4] & (\PC|auto_generated|counter_reg_bit [5])) # (!\PC|auto_generated|counter_reg_bit [4] & ((\PC|auto_generated|counter_reg_bit [6]))))) 
// # (!\PC|auto_generated|counter_reg_bit [7] & (\PC|auto_generated|counter_reg_bit [6] & (\PC|auto_generated|counter_reg_bit [5] $ (\PC|auto_generated|counter_reg_bit [4]))))

	.dataa(\PC|auto_generated|counter_reg_bit [7]),
	.datab(\PC|auto_generated|counter_reg_bit [5]),
	.datac(\PC|auto_generated|counter_reg_bit [4]),
	.datad(\PC|auto_generated|counter_reg_bit [6]),
	.cin(gnd),
	.combout(\PC_Display2|segment[1]~5_combout ),
	.cout());
// synopsys translate_off
defparam \PC_Display2|segment[1]~5 .lut_mask = 16'h9E80;
defparam \PC_Display2|segment[1]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X94_Y1_N16
cycloneive_lcell_comb \PC_Display2|segment[0]~6 (
// Equation(s):
// \PC_Display2|segment[0]~6_combout  = (\PC|auto_generated|counter_reg_bit [7] & (\PC|auto_generated|counter_reg_bit [4] & (\PC|auto_generated|counter_reg_bit [5] $ (\PC|auto_generated|counter_reg_bit [6])))) # (!\PC|auto_generated|counter_reg_bit [7] & 
// (!\PC|auto_generated|counter_reg_bit [5] & (\PC|auto_generated|counter_reg_bit [4] $ (\PC|auto_generated|counter_reg_bit [6]))))

	.dataa(\PC|auto_generated|counter_reg_bit [7]),
	.datab(\PC|auto_generated|counter_reg_bit [5]),
	.datac(\PC|auto_generated|counter_reg_bit [4]),
	.datad(\PC|auto_generated|counter_reg_bit [6]),
	.cin(gnd),
	.combout(\PC_Display2|segment[0]~6_combout ),
	.cout());
// synopsys translate_off
defparam \PC_Display2|segment[0]~6 .lut_mask = 16'h2190;
defparam \PC_Display2|segment[0]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X102_Y39_N24
cycloneive_lcell_comb \SP_Display1|segment[6]~0 (
// Equation(s):
// \SP_Display1|segment[6]~0_combout  = (\SP|auto_generated|counter_reg_bit [0] & (!\SP|auto_generated|counter_reg_bit [3] & (\SP|auto_generated|counter_reg_bit [1] $ (!\SP|auto_generated|counter_reg_bit [2])))) # (!\SP|auto_generated|counter_reg_bit [0] & 
// (!\SP|auto_generated|counter_reg_bit [1] & (\SP|auto_generated|counter_reg_bit [2] $ (!\SP|auto_generated|counter_reg_bit [3]))))

	.dataa(\SP|auto_generated|counter_reg_bit [1]),
	.datab(\SP|auto_generated|counter_reg_bit [2]),
	.datac(\SP|auto_generated|counter_reg_bit [0]),
	.datad(\SP|auto_generated|counter_reg_bit [3]),
	.cin(gnd),
	.combout(\SP_Display1|segment[6]~0_combout ),
	.cout());
// synopsys translate_off
defparam \SP_Display1|segment[6]~0 .lut_mask = 16'h0491;
defparam \SP_Display1|segment[6]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X102_Y39_N26
cycloneive_lcell_comb \SP_Display1|segment[5]~1 (
// Equation(s):
// \SP_Display1|segment[5]~1_combout  = (\SP|auto_generated|counter_reg_bit [1] & (!\SP|auto_generated|counter_reg_bit [3] & ((\SP|auto_generated|counter_reg_bit [0]) # (!\SP|auto_generated|counter_reg_bit [2])))) # (!\SP|auto_generated|counter_reg_bit [1] & 
// (\SP|auto_generated|counter_reg_bit [0] & (\SP|auto_generated|counter_reg_bit [2] $ (!\SP|auto_generated|counter_reg_bit [3]))))

	.dataa(\SP|auto_generated|counter_reg_bit [1]),
	.datab(\SP|auto_generated|counter_reg_bit [2]),
	.datac(\SP|auto_generated|counter_reg_bit [0]),
	.datad(\SP|auto_generated|counter_reg_bit [3]),
	.cin(gnd),
	.combout(\SP_Display1|segment[5]~1_combout ),
	.cout());
// synopsys translate_off
defparam \SP_Display1|segment[5]~1 .lut_mask = 16'h40B2;
defparam \SP_Display1|segment[5]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X102_Y39_N8
cycloneive_lcell_comb \SP_Display1|segment[4]~2 (
// Equation(s):
// \SP_Display1|segment[4]~2_combout  = (\SP|auto_generated|counter_reg_bit [1] & (((\SP|auto_generated|counter_reg_bit [0] & !\SP|auto_generated|counter_reg_bit [3])))) # (!\SP|auto_generated|counter_reg_bit [1] & ((\SP|auto_generated|counter_reg_bit [2] & 
// ((!\SP|auto_generated|counter_reg_bit [3]))) # (!\SP|auto_generated|counter_reg_bit [2] & (\SP|auto_generated|counter_reg_bit [0]))))

	.dataa(\SP|auto_generated|counter_reg_bit [1]),
	.datab(\SP|auto_generated|counter_reg_bit [2]),
	.datac(\SP|auto_generated|counter_reg_bit [0]),
	.datad(\SP|auto_generated|counter_reg_bit [3]),
	.cin(gnd),
	.combout(\SP_Display1|segment[4]~2_combout ),
	.cout());
// synopsys translate_off
defparam \SP_Display1|segment[4]~2 .lut_mask = 16'h10F4;
defparam \SP_Display1|segment[4]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X102_Y39_N6
cycloneive_lcell_comb \SP_Display1|segment[3]~3 (
// Equation(s):
// \SP_Display1|segment[3]~3_combout  = (\SP|auto_generated|counter_reg_bit [1] & ((\SP|auto_generated|counter_reg_bit [2] & (\SP|auto_generated|counter_reg_bit [0])) # (!\SP|auto_generated|counter_reg_bit [2] & (!\SP|auto_generated|counter_reg_bit [0] & 
// \SP|auto_generated|counter_reg_bit [3])))) # (!\SP|auto_generated|counter_reg_bit [1] & (!\SP|auto_generated|counter_reg_bit [3] & (\SP|auto_generated|counter_reg_bit [2] $ (\SP|auto_generated|counter_reg_bit [0]))))

	.dataa(\SP|auto_generated|counter_reg_bit [1]),
	.datab(\SP|auto_generated|counter_reg_bit [2]),
	.datac(\SP|auto_generated|counter_reg_bit [0]),
	.datad(\SP|auto_generated|counter_reg_bit [3]),
	.cin(gnd),
	.combout(\SP_Display1|segment[3]~3_combout ),
	.cout());
// synopsys translate_off
defparam \SP_Display1|segment[3]~3 .lut_mask = 16'h8294;
defparam \SP_Display1|segment[3]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X102_Y39_N12
cycloneive_lcell_comb \SP_Display1|segment[2]~4 (
// Equation(s):
// \SP_Display1|segment[2]~4_combout  = (\SP|auto_generated|counter_reg_bit [2] & (\SP|auto_generated|counter_reg_bit [3] & ((\SP|auto_generated|counter_reg_bit [1]) # (!\SP|auto_generated|counter_reg_bit [0])))) # (!\SP|auto_generated|counter_reg_bit [2] & 
// (\SP|auto_generated|counter_reg_bit [1] & (!\SP|auto_generated|counter_reg_bit [0] & !\SP|auto_generated|counter_reg_bit [3])))

	.dataa(\SP|auto_generated|counter_reg_bit [1]),
	.datab(\SP|auto_generated|counter_reg_bit [2]),
	.datac(\SP|auto_generated|counter_reg_bit [0]),
	.datad(\SP|auto_generated|counter_reg_bit [3]),
	.cin(gnd),
	.combout(\SP_Display1|segment[2]~4_combout ),
	.cout());
// synopsys translate_off
defparam \SP_Display1|segment[2]~4 .lut_mask = 16'h8C02;
defparam \SP_Display1|segment[2]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X102_Y39_N22
cycloneive_lcell_comb \SP_Display1|segment[1]~5 (
// Equation(s):
// \SP_Display1|segment[1]~5_combout  = (\SP|auto_generated|counter_reg_bit [1] & ((\SP|auto_generated|counter_reg_bit [0] & ((\SP|auto_generated|counter_reg_bit [3]))) # (!\SP|auto_generated|counter_reg_bit [0] & (\SP|auto_generated|counter_reg_bit [2])))) 
// # (!\SP|auto_generated|counter_reg_bit [1] & (\SP|auto_generated|counter_reg_bit [2] & (\SP|auto_generated|counter_reg_bit [0] $ (\SP|auto_generated|counter_reg_bit [3]))))

	.dataa(\SP|auto_generated|counter_reg_bit [1]),
	.datab(\SP|auto_generated|counter_reg_bit [2]),
	.datac(\SP|auto_generated|counter_reg_bit [0]),
	.datad(\SP|auto_generated|counter_reg_bit [3]),
	.cin(gnd),
	.combout(\SP_Display1|segment[1]~5_combout ),
	.cout());
// synopsys translate_off
defparam \SP_Display1|segment[1]~5 .lut_mask = 16'hAC48;
defparam \SP_Display1|segment[1]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X102_Y39_N4
cycloneive_lcell_comb \SP_Display1|segment[0]~6 (
// Equation(s):
// \SP_Display1|segment[0]~6_combout  = (\SP|auto_generated|counter_reg_bit [2] & (!\SP|auto_generated|counter_reg_bit [1] & (\SP|auto_generated|counter_reg_bit [0] $ (!\SP|auto_generated|counter_reg_bit [3])))) # (!\SP|auto_generated|counter_reg_bit [2] & 
// (\SP|auto_generated|counter_reg_bit [0] & (\SP|auto_generated|counter_reg_bit [1] $ (!\SP|auto_generated|counter_reg_bit [3]))))

	.dataa(\SP|auto_generated|counter_reg_bit [1]),
	.datab(\SP|auto_generated|counter_reg_bit [2]),
	.datac(\SP|auto_generated|counter_reg_bit [0]),
	.datad(\SP|auto_generated|counter_reg_bit [3]),
	.cin(gnd),
	.combout(\SP_Display1|segment[0]~6_combout ),
	.cout());
// synopsys translate_off
defparam \SP_Display1|segment[0]~6 .lut_mask = 16'h6014;
defparam \SP_Display1|segment[0]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X73_Y1_N8
cycloneive_lcell_comb \SP_Display2|segment[6]~0 (
// Equation(s):
// \SP_Display2|segment[6]~0_combout  = (\SP|auto_generated|counter_reg_bit [4] & (!\SP|auto_generated|counter_reg_bit [7] & (\SP|auto_generated|counter_reg_bit [5] $ (!\SP|auto_generated|counter_reg_bit [6])))) # (!\SP|auto_generated|counter_reg_bit [4] & 
// (!\SP|auto_generated|counter_reg_bit [5] & (\SP|auto_generated|counter_reg_bit [7] $ (!\SP|auto_generated|counter_reg_bit [6]))))

	.dataa(\SP|auto_generated|counter_reg_bit [7]),
	.datab(\SP|auto_generated|counter_reg_bit [5]),
	.datac(\SP|auto_generated|counter_reg_bit [4]),
	.datad(\SP|auto_generated|counter_reg_bit [6]),
	.cin(gnd),
	.combout(\SP_Display2|segment[6]~0_combout ),
	.cout());
// synopsys translate_off
defparam \SP_Display2|segment[6]~0 .lut_mask = 16'h4211;
defparam \SP_Display2|segment[6]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X73_Y1_N26
cycloneive_lcell_comb \SP_Display2|segment[5]~1 (
// Equation(s):
// \SP_Display2|segment[5]~1_combout  = (\SP|auto_generated|counter_reg_bit [5] & (!\SP|auto_generated|counter_reg_bit [7] & ((\SP|auto_generated|counter_reg_bit [4]) # (!\SP|auto_generated|counter_reg_bit [6])))) # (!\SP|auto_generated|counter_reg_bit [5] & 
// (\SP|auto_generated|counter_reg_bit [4] & (\SP|auto_generated|counter_reg_bit [7] $ (!\SP|auto_generated|counter_reg_bit [6]))))

	.dataa(\SP|auto_generated|counter_reg_bit [7]),
	.datab(\SP|auto_generated|counter_reg_bit [5]),
	.datac(\SP|auto_generated|counter_reg_bit [4]),
	.datad(\SP|auto_generated|counter_reg_bit [6]),
	.cin(gnd),
	.combout(\SP_Display2|segment[5]~1_combout ),
	.cout());
// synopsys translate_off
defparam \SP_Display2|segment[5]~1 .lut_mask = 16'h6054;
defparam \SP_Display2|segment[5]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X73_Y1_N4
cycloneive_lcell_comb \SP_Display2|segment[4]~2 (
// Equation(s):
// \SP_Display2|segment[4]~2_combout  = (\SP|auto_generated|counter_reg_bit [5] & (!\SP|auto_generated|counter_reg_bit [7] & (\SP|auto_generated|counter_reg_bit [4]))) # (!\SP|auto_generated|counter_reg_bit [5] & ((\SP|auto_generated|counter_reg_bit [6] & 
// (!\SP|auto_generated|counter_reg_bit [7])) # (!\SP|auto_generated|counter_reg_bit [6] & ((\SP|auto_generated|counter_reg_bit [4])))))

	.dataa(\SP|auto_generated|counter_reg_bit [7]),
	.datab(\SP|auto_generated|counter_reg_bit [5]),
	.datac(\SP|auto_generated|counter_reg_bit [4]),
	.datad(\SP|auto_generated|counter_reg_bit [6]),
	.cin(gnd),
	.combout(\SP_Display2|segment[4]~2_combout ),
	.cout());
// synopsys translate_off
defparam \SP_Display2|segment[4]~2 .lut_mask = 16'h5170;
defparam \SP_Display2|segment[4]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X73_Y1_N22
cycloneive_lcell_comb \SP_Display2|segment[3]~3 (
// Equation(s):
// \SP_Display2|segment[3]~3_combout  = (\SP|auto_generated|counter_reg_bit [5] & ((\SP|auto_generated|counter_reg_bit [4] & ((\SP|auto_generated|counter_reg_bit [6]))) # (!\SP|auto_generated|counter_reg_bit [4] & (\SP|auto_generated|counter_reg_bit [7] & 
// !\SP|auto_generated|counter_reg_bit [6])))) # (!\SP|auto_generated|counter_reg_bit [5] & (!\SP|auto_generated|counter_reg_bit [7] & (\SP|auto_generated|counter_reg_bit [4] $ (\SP|auto_generated|counter_reg_bit [6]))))

	.dataa(\SP|auto_generated|counter_reg_bit [7]),
	.datab(\SP|auto_generated|counter_reg_bit [5]),
	.datac(\SP|auto_generated|counter_reg_bit [4]),
	.datad(\SP|auto_generated|counter_reg_bit [6]),
	.cin(gnd),
	.combout(\SP_Display2|segment[3]~3_combout ),
	.cout());
// synopsys translate_off
defparam \SP_Display2|segment[3]~3 .lut_mask = 16'hC118;
defparam \SP_Display2|segment[3]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X73_Y1_N12
cycloneive_lcell_comb \SP_Display2|segment[2]~4 (
// Equation(s):
// \SP_Display2|segment[2]~4_combout  = (\SP|auto_generated|counter_reg_bit [7] & (\SP|auto_generated|counter_reg_bit [6] & ((\SP|auto_generated|counter_reg_bit [5]) # (!\SP|auto_generated|counter_reg_bit [4])))) # (!\SP|auto_generated|counter_reg_bit [7] & 
// (\SP|auto_generated|counter_reg_bit [5] & (!\SP|auto_generated|counter_reg_bit [4] & !\SP|auto_generated|counter_reg_bit [6])))

	.dataa(\SP|auto_generated|counter_reg_bit [7]),
	.datab(\SP|auto_generated|counter_reg_bit [5]),
	.datac(\SP|auto_generated|counter_reg_bit [4]),
	.datad(\SP|auto_generated|counter_reg_bit [6]),
	.cin(gnd),
	.combout(\SP_Display2|segment[2]~4_combout ),
	.cout());
// synopsys translate_off
defparam \SP_Display2|segment[2]~4 .lut_mask = 16'h8A04;
defparam \SP_Display2|segment[2]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X73_Y1_N14
cycloneive_lcell_comb \SP_Display2|segment[1]~5 (
// Equation(s):
// \SP_Display2|segment[1]~5_combout  = (\SP|auto_generated|counter_reg_bit [7] & ((\SP|auto_generated|counter_reg_bit [4] & (\SP|auto_generated|counter_reg_bit [5])) # (!\SP|auto_generated|counter_reg_bit [4] & ((\SP|auto_generated|counter_reg_bit [6]))))) 
// # (!\SP|auto_generated|counter_reg_bit [7] & (\SP|auto_generated|counter_reg_bit [6] & (\SP|auto_generated|counter_reg_bit [5] $ (\SP|auto_generated|counter_reg_bit [4]))))

	.dataa(\SP|auto_generated|counter_reg_bit [7]),
	.datab(\SP|auto_generated|counter_reg_bit [5]),
	.datac(\SP|auto_generated|counter_reg_bit [4]),
	.datad(\SP|auto_generated|counter_reg_bit [6]),
	.cin(gnd),
	.combout(\SP_Display2|segment[1]~5_combout ),
	.cout());
// synopsys translate_off
defparam \SP_Display2|segment[1]~5 .lut_mask = 16'h9E80;
defparam \SP_Display2|segment[1]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X73_Y1_N28
cycloneive_lcell_comb \SP_Display2|segment[0]~6 (
// Equation(s):
// \SP_Display2|segment[0]~6_combout  = (\SP|auto_generated|counter_reg_bit [7] & (\SP|auto_generated|counter_reg_bit [4] & (\SP|auto_generated|counter_reg_bit [5] $ (\SP|auto_generated|counter_reg_bit [6])))) # (!\SP|auto_generated|counter_reg_bit [7] & 
// (!\SP|auto_generated|counter_reg_bit [5] & (\SP|auto_generated|counter_reg_bit [4] $ (\SP|auto_generated|counter_reg_bit [6]))))

	.dataa(\SP|auto_generated|counter_reg_bit [7]),
	.datab(\SP|auto_generated|counter_reg_bit [5]),
	.datac(\SP|auto_generated|counter_reg_bit [4]),
	.datad(\SP|auto_generated|counter_reg_bit [6]),
	.cin(gnd),
	.combout(\SP_Display2|segment[0]~6_combout ),
	.cout());
// synopsys translate_off
defparam \SP_Display2|segment[0]~6 .lut_mask = 16'h2190;
defparam \SP_Display2|segment[0]~6 .sum_lutc_input = "datac";
// synopsys translate_on

assign dbg_pc[0] = \dbg_pc[0]~output_o ;

assign dbg_pc[1] = \dbg_pc[1]~output_o ;

assign dbg_pc[2] = \dbg_pc[2]~output_o ;

assign dbg_pc[3] = \dbg_pc[3]~output_o ;

assign dbg_pc[4] = \dbg_pc[4]~output_o ;

assign dbg_pc[5] = \dbg_pc[5]~output_o ;

assign dbg_pc[6] = \dbg_pc[6]~output_o ;

assign dbg_pc[7] = \dbg_pc[7]~output_o ;

assign dbg_r0[0] = \dbg_r0[0]~output_o ;

assign dbg_r0[1] = \dbg_r0[1]~output_o ;

assign dbg_r0[2] = \dbg_r0[2]~output_o ;

assign dbg_r0[3] = \dbg_r0[3]~output_o ;

assign dbg_r0[4] = \dbg_r0[4]~output_o ;

assign dbg_r0[5] = \dbg_r0[5]~output_o ;

assign dbg_r0[6] = \dbg_r0[6]~output_o ;

assign dbg_r0[7] = \dbg_r0[7]~output_o ;

assign dbg_r1[0] = \dbg_r1[0]~output_o ;

assign dbg_r1[1] = \dbg_r1[1]~output_o ;

assign dbg_r1[2] = \dbg_r1[2]~output_o ;

assign dbg_r1[3] = \dbg_r1[3]~output_o ;

assign dbg_r1[4] = \dbg_r1[4]~output_o ;

assign dbg_r1[5] = \dbg_r1[5]~output_o ;

assign dbg_r1[6] = \dbg_r1[6]~output_o ;

assign dbg_r1[7] = \dbg_r1[7]~output_o ;

assign dbg_mdr[0] = \dbg_mdr[0]~output_o ;

assign dbg_mdr[1] = \dbg_mdr[1]~output_o ;

assign dbg_mdr[2] = \dbg_mdr[2]~output_o ;

assign dbg_mdr[3] = \dbg_mdr[3]~output_o ;

assign dbg_mdr[4] = \dbg_mdr[4]~output_o ;

assign dbg_mdr[5] = \dbg_mdr[5]~output_o ;

assign dbg_mdr[6] = \dbg_mdr[6]~output_o ;

assign dbg_mdr[7] = \dbg_mdr[7]~output_o ;

assign dbg_mar[0] = \dbg_mar[0]~output_o ;

assign dbg_mar[1] = \dbg_mar[1]~output_o ;

assign dbg_mar[2] = \dbg_mar[2]~output_o ;

assign dbg_mar[3] = \dbg_mar[3]~output_o ;

assign dbg_mar[4] = \dbg_mar[4]~output_o ;

assign dbg_mar[5] = \dbg_mar[5]~output_o ;

assign dbg_mar[6] = \dbg_mar[6]~output_o ;

assign dbg_mar[7] = \dbg_mar[7]~output_o ;

assign dbg_sp[0] = \dbg_sp[0]~output_o ;

assign dbg_sp[1] = \dbg_sp[1]~output_o ;

assign dbg_sp[2] = \dbg_sp[2]~output_o ;

assign dbg_sp[3] = \dbg_sp[3]~output_o ;

assign dbg_sp[4] = \dbg_sp[4]~output_o ;

assign dbg_sp[5] = \dbg_sp[5]~output_o ;

assign dbg_sp[6] = \dbg_sp[6]~output_o ;

assign dbg_sp[7] = \dbg_sp[7]~output_o ;

assign r0SegLo[6] = \r0SegLo[6]~output_o ;

assign r0SegLo[5] = \r0SegLo[5]~output_o ;

assign r0SegLo[4] = \r0SegLo[4]~output_o ;

assign r0SegLo[3] = \r0SegLo[3]~output_o ;

assign r0SegLo[2] = \r0SegLo[2]~output_o ;

assign r0SegLo[1] = \r0SegLo[1]~output_o ;

assign r0SegLo[0] = \r0SegLo[0]~output_o ;

assign r0SegHi[6] = \r0SegHi[6]~output_o ;

assign r0SegHi[5] = \r0SegHi[5]~output_o ;

assign r0SegHi[4] = \r0SegHi[4]~output_o ;

assign r0SegHi[3] = \r0SegHi[3]~output_o ;

assign r0SegHi[2] = \r0SegHi[2]~output_o ;

assign r0SegHi[1] = \r0SegHi[1]~output_o ;

assign r0SegHi[0] = \r0SegHi[0]~output_o ;

assign r1SegLo[6] = \r1SegLo[6]~output_o ;

assign r1SegLo[5] = \r1SegLo[5]~output_o ;

assign r1SegLo[4] = \r1SegLo[4]~output_o ;

assign r1SegLo[3] = \r1SegLo[3]~output_o ;

assign r1SegLo[2] = \r1SegLo[2]~output_o ;

assign r1SegLo[1] = \r1SegLo[1]~output_o ;

assign r1SegLo[0] = \r1SegLo[0]~output_o ;

assign r1SegHi[6] = \r1SegHi[6]~output_o ;

assign r1SegHi[5] = \r1SegHi[5]~output_o ;

assign r1SegHi[4] = \r1SegHi[4]~output_o ;

assign r1SegHi[3] = \r1SegHi[3]~output_o ;

assign r1SegHi[2] = \r1SegHi[2]~output_o ;

assign r1SegHi[1] = \r1SegHi[1]~output_o ;

assign r1SegHi[0] = \r1SegHi[0]~output_o ;

assign pcSegLo[6] = \pcSegLo[6]~output_o ;

assign pcSegLo[5] = \pcSegLo[5]~output_o ;

assign pcSegLo[4] = \pcSegLo[4]~output_o ;

assign pcSegLo[3] = \pcSegLo[3]~output_o ;

assign pcSegLo[2] = \pcSegLo[2]~output_o ;

assign pcSegLo[1] = \pcSegLo[1]~output_o ;

assign pcSegLo[0] = \pcSegLo[0]~output_o ;

assign pcSegHi[6] = \pcSegHi[6]~output_o ;

assign pcSegHi[5] = \pcSegHi[5]~output_o ;

assign pcSegHi[4] = \pcSegHi[4]~output_o ;

assign pcSegHi[3] = \pcSegHi[3]~output_o ;

assign pcSegHi[2] = \pcSegHi[2]~output_o ;

assign pcSegHi[1] = \pcSegHi[1]~output_o ;

assign pcSegHi[0] = \pcSegHi[0]~output_o ;

assign spSegLo[6] = \spSegLo[6]~output_o ;

assign spSegLo[5] = \spSegLo[5]~output_o ;

assign spSegLo[4] = \spSegLo[4]~output_o ;

assign spSegLo[3] = \spSegLo[3]~output_o ;

assign spSegLo[2] = \spSegLo[2]~output_o ;

assign spSegLo[1] = \spSegLo[1]~output_o ;

assign spSegLo[0] = \spSegLo[0]~output_o ;

assign spSegHi[6] = \spSegHi[6]~output_o ;

assign spSegHi[5] = \spSegHi[5]~output_o ;

assign spSegHi[4] = \spSegHi[4]~output_o ;

assign spSegHi[3] = \spSegHi[3]~output_o ;

assign spSegHi[2] = \spSegHi[2]~output_o ;

assign spSegHi[1] = \spSegHi[1]~output_o ;

assign spSegHi[0] = \spSegHi[0]~output_o ;

assign zSeg = \zSeg~output_o ;

endmodule
