// Seed: 34783436
module module_0 (
    output wor id_0,
    input supply0 id_1
);
  assign id_0 = ~id_1 - id_1;
  assign id_0 = 1'b0;
  assign id_0 = 1 - id_1;
  wire id_3;
  assign id_0 = "" && 1 != 1;
endmodule
module module_1 (
    output tri1 id_0,
    output tri id_1,
    output wire id_2,
    input tri1 id_3,
    input uwire id_4,
    input wire id_5,
    input supply1 id_6,
    output wire id_7,
    output supply1 id_8
    , id_26,
    input wor id_9,
    input wor id_10,
    input tri1 id_11,
    input wand id_12,
    output tri id_13,
    input supply0 id_14,
    output tri0 id_15,
    input tri1 id_16,
    input wand id_17,
    input uwire id_18,
    output wire id_19,
    output tri1 id_20,
    input wor id_21,
    input wor id_22,
    output wand id_23,
    output wire id_24
);
  assign id_26 = 1;
  assign id_8  = 1'd0;
  module_0(
      id_2, id_10
  );
endmodule
