var areaJSON='{"columns":["", "ALUTs", "FFs", "RAMs", "DSPs", "MLABs", "Details"], "debug_enabled":"true", "type":"module", "total_percent":[51.6634, 32.0985, 22.3968, 15.485, 28.8889], "total":[574735, 835957, 1815, 1664, 1215], "name":"Kernel System", "max_resources":[1866240, 3732480, 11721, 5760, 93312], "children":[{"name":"Static Partition", "type":"partition", "children":[{"name":"Board interface", "type":"resource", "data":[200000, 275150, 467, 0, 0], "details":[{"type":"text", "text":"Platform interface logic."}]}]}, {"name":"Global interconnect", "type":"resource", "data":[13691, 19807, 78, 0, 0], "details":[{"type":"text", "text":"Global interconnect for 2 global loads and 1 global store. Reduce number of global loads and stores to simplify global interconnect."}, {"type":"brief", "text":"For 2 global loads and 1 global store."}, {"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Global Memory Interconnect", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#hnj1476724450050"}]}]}, {"name":"System description ROM", "type":"resource", "data":[2, 71, 2, 0, 0], "details":[{"type":"text", "text":"This read-only memory contains information for the host about the system and about each kernel in the system, including kernel names, arguments, and attributes. The system description ROM ensures that the binary image on the FPGA is compatible with the host program."}, {"type":"brief", "text":"Contains information for the host."}]}, {"name":"Pipe and channel resources", "type":"group", "children":[{"name":"a.cl:74 (_PLoader_PFeeder_channel)", "type":"resource", "data":[11, 1542, 13, 0, 0], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl", "line":74}]], "details":[{"type":"text", "text":"Channel is implemented 512 bits wide by 256 deep."}, {"type":"brief", "text":"512b wide by 256 deep."}, {"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Channels", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#qah1476410829821"}]}]}, {"name":"a.cl:75 (_PFeeder_A_channel)", "type":"resource", "data":[11, 19974, 167, 0, 0], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl", "line":75}]], "details":[{"type":"text", "text":"Channel is implemented 6656 bits wide by 256 deep."}, {"type":"brief", "text":"6656b wide by 256 deep."}, {"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Channels", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#qah1476410829821"}]}]}, {"name":"a.cl:76 (_WLoader_WFeeder_channel)", "type":"resource", "data":[11, 1542, 13, 0, 0], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl", "line":76}]], "details":[{"type":"text", "text":"Channel is implemented 512 bits wide by 256 deep."}, {"type":"brief", "text":"512b wide by 256 deep."}, {"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Channels", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#qah1476410829821"}]}]}, {"name":"a.cl:77 (_WFeeder_B_channel)", "type":"resource", "data":[11, 12294, 103, 0, 0], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl", "line":77}]], "details":[{"type":"text", "text":"Channel is implemented 4096 bits wide by 256 deep."}, {"type":"brief", "text":"4096b wide by 256 deep."}, {"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Channels", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#qah1476410829821"}]}]}, {"name":"a.cl:78 (_Out_unloader_channel)", "type":"resource", "data":[11, 774, 7, 0, 0], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl", "line":78}]], "details":[{"type":"text", "text":"Channel is implemented 256 bits wide by 256 deep."}, {"type":"brief", "text":"256b wide by 256 deep."}, {"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Channels", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#qah1476410829821"}]}]}]}, {"name":"kernel_Out", "compute_units":1, "type":"function", "total_percent":[4.4875, 2.34086, 2.28773, 2.06467, 28.8889], "total_kernel_resources":[33006, 85389, 242, 1664, 534], "details":[{"type":"text", "text":"Number of compute units: 1"}, {"type":"text", "text":"Kernel attribute \'uses_global_work_offset\' not specified. Add \'__attribute__((uses_global_work_offset(0)))\' to reduce area utilization if the kernel will always be enqueued with a 0 or NULL global_work_offset argument in clEnqueueNDRangeKernel. Add \'__attribute__((uses_global_work_offset(1)))\' to hide this suggestion without affecting kernel functionality."}, {"type":"brief", "text":"1 compute unit.\\nKernel attribute \'uses_global_work_offset\' not specified. Add \'__attribute__((uses_global_work_offset(0)))\' to reduce area utilization if the kernel will always be enqueued with a 0 or NULL global_work_offset argument in clEnqueueNDRangeKernel. Add \'__attribute__((uses_global_work_offset(1)))\' to hide this suggestion without affecting kernel functionality."}], "children":[{"name":"Function overhead", "type":"resource", "data":[1463, 1467, 0, 0, 6], "details":[{"type":"text", "text":"Kernel dispatch logic."}, {"type":"brief", "text":"Kernel dispatch logic."}]}, {"name":"Coalesced Private Variables: \\n - \'_A_s0_ci_kx_ky_coo_mx_my_y_x\' (a.cl:483)\\n - \'_330\' (a.cl:639)\\n - \'_332\' (a.cl:641)\\n - \'_333\' (a.cl:642)\\n - \'_336\' (a.cl:645)\\n - \'_337\' (a.cl:646)\\n - \'_340\' (a.cl:649)\\n - \'_341\' (a.cl:650)", "type":"resource", "data":[7, 18, 0, 0, 0], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl", "line":483}], [{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl", "line":639}], [{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl", "line":641}], [{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl", "line":642}], [{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl", "line":645}], [{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl", "line":646}], [{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl", "line":649}], [{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl", "line":650}]], "details":[{"type":"text", "text":"Type: Register"}, {"type":"text", "text":"1 register of width 14 and depth 1"}, {"type":"brief", "text":"Register,\\n1 reg, 14 width by 1 depth"}]}, {"name":"Coalesced Private Variables: \\n - \'_C_pipe_base_temp\' (a.cl:475)\\n - \'_364\' (a.cl:687)", "type":"resource", "data":[7, 36, 0, 0, 0], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl", "line":475}], [{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl", "line":687}]], "details":[{"type":"text", "text":"Type: Register"}, {"type":"text", "text":"1 register of width 32 and depth 1"}, {"type":"brief", "text":"Register,\\n1 reg, 32 width by 1 depth"}]}, {"name":"Coalesced Private Variables: \\n - \'_C_pipe_iter_temp\' (a.cl:474)\\n - \'_380\' (a.cl:722)", "type":"resource", "data":[7, 36, 0, 0, 0], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl", "line":474}], [{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl", "line":722}]], "details":[{"type":"text", "text":"Type: Register"}, {"type":"text", "text":"1 register of width 32 and depth 1"}, {"type":"brief", "text":"Register,\\n1 reg, 32 width by 1 depth"}]}, {"name":"Coalesced Private Variables: \\n - \'_C_pipe_shreg\' (a.cl:465)\\n - \'_377\' (a.cl:715)", "type":"resource", "data":[56, 288, 0, 0, 0], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl", "line":465}], [{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl", "line":715}]], "details":[{"type":"text", "text":"Type: Register"}, {"type":"text", "text":"8 registers of width 32 and depth 1"}, {"type":"brief", "text":"Register,\\n8 regs, 32 width by 1 depth"}]}, {"name":"Coalesced Private Variables: \\n - \'_C_shreg\' (a.cl:464)\\n - \'_297\' (a.cl:584)", "type":"resource", "data":[0, 0, 104, 0, 0], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl", "line":464}], [{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl", "line":584}]], "details":[{"type":"text", "text":"Type: Shift Register (104 or fewer tap points)"}, {"type":"text", "text":"104 registers of width 32 and depth 256"}, {"type":"brief", "text":"Shift Register,\\n104 regs, 32 width by 256 depth"}]}, {"name":"Coalesced Private Variables: \\n - \'_C_shreg\' (a.cl:464)\\n - \'_C_pipe_shreg\' (a.cl:465)\\n - \'_297\' (a.cl:584)", "type":"resource", "data":[7, 13, 0, 0, 0], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl", "line":464}], [{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl", "line":465}], [{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl", "line":584}]], "details":[{"type":"text", "text":"Type: Register"}, {"type":"text", "text":"1 register of width 9 and depth 1"}, {"type":"brief", "text":"Register,\\n1 reg, 9 width by 1 depth"}]}, {"name":"Coalesced Private Variables: \\n - \'_PFeeder_A_channel_array\' (a.cl:472)\\n - \'_263\' (a.cl:525)\\n - \'_268\' (a.cl:537)\\n - \'_270\' (a.cl:540)", "type":"resource", "data":[1677, 8333, 0, 0, 0], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl", "line":472}], [{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl", "line":525}], [{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl", "line":537}], [{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl", "line":540}]], "details":[{"type":"text", "text":"Type: Register"}, {"type":"text", "text":"208 registers of width 32 and depth 1"}, {"type":"brief", "text":"Register,\\n208 regs, 32 width by 1 depth"}]}, {"name":"Coalesced Private Variables: \\n - \'_WFeeder_B_channel_array\' (a.cl:471)\\n - \'_272\' (a.cl:544)\\n - \'_277\' (a.cl:556)\\n - \'_279\' (a.cl:559)", "type":"resource", "data":[1559, 7143, 0, 0, 0], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl", "line":471}], [{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl", "line":544}], [{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl", "line":556}], [{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl", "line":559}]], "details":[{"type":"text", "text":"Type: Register"}, {"type":"text", "text":"128 registers of width 32 and depth 1"}, {"type":"brief", "text":"Register,\\n128 regs, 32 width by 1 depth"}]}, {"name":"Private Variable: \\n - \'_A_s0_ci_kx_ky_coo_mx_my_y_x\' (a.cl:483)", "type":"resource", "data":[24, 101, 0, 0, 0], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl", "line":483}]], "details":[{"type":"text", "text":"Type: Register"}, {"type":"text", "text":"1 register of width 32 and depth 1"}, {"type":"brief", "text":"Register,\\n1 reg, 32 width by 1 depth"}]}, {"name":"Private Variable: \\n - \'_A_s0_n_mk\' (a.cl:481)", "type":"resource", "data":[16, 130, 0, 0, 0], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl", "line":481}]], "details":[{"type":"text", "text":"Type: Register"}, {"type":"text", "text":"1 register of width 32"}, {"type":"text", "text":"1 register of width 33"}, {"type":"brief", "text":"Register,\\n1 reg, 32 width,\\n1 reg, 33 width"}]}, {"name":"Private Variable: \\n - \'_C_pipe_iter_temp\' (a.cl:474)", "type":"resource", "data":[8, 64, 0, 0, 0], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl", "line":474}]], "details":[{"type":"text", "text":"Type: Register"}, {"type":"text", "text":"1 register of width 32"}, {"type":"brief", "text":"Register,\\n1 reg, 32 width"}]}, {"name":"Private Variable: \\n - \'_C_pipe_shreg\' (a.cl:465)", "type":"resource", "data":[0, 0, 96, 0, 0], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl", "line":465}]], "details":[{"type":"text", "text":"Type: Shift Register (96 or fewer tap points)"}, {"type":"text", "text":"96 registers of width 32 and depth 256"}, {"type":"brief", "text":"Shift Register,\\n96 regs, 32 width by 256 depth"}]}, {"name":"kernel_Out.B0", "type":"basicblock", "children":[{"name":"State", "type":"resource", "data":[5, 286, 0, 0, 0], "details":[{"type":"brief", "text":"Live values and control logic"}, {"type":"text", "text":"Resources for live values and control logic. To reduce this area:", "details":[{"type":"text", "text":"reduce size of local variables"}, {"type":"text", "text":"reduce scope of local variables, localizing them as much as possible"}, {"type":"text", "text":"reduce number of nested loops"}]}], "children":[{"name":"No Source Line", "type":"resource", "data":[5, 222, 0, 0, 0]}, {"name":"a.cl:479", "type":"resource", "data":[0, 30, 0, 0, 0], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl", "line":479}]]}, {"name":"a.cl:481", "type":"resource", "data":[0, 34, 0, 0, 0], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl", "line":481}]]}]}, {"name":"Feedback", "type":"resource", "data":[7, 2, 0, 0, 0], "details":[{"type":"brief", "text":"Loop-carried dependencies"}, {"type":"text", "text":"Resources for loop-carried dependencies. To reduce this area:", "details":[{"type":"text", "text":"reduce number and size of loop-carried variables"}]}], "children":[{"name":"a.cl:461", "type":"resource", "data":[7, 2, 0, 0, 0], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl", "line":461}]]}]}, {"name":"Cluster logic", "type":"resource", "data":[9, 8, 0, 0, 1], "details":[{"type":"brief", "text":"Logic required to efficiently support sets of operations that do not stall"}, {"type":"text", "text":"Logic required to efficiently support sets of operations that do not stall. This area cannot be affected directly."}]}, {"name":"Computation", "type":"resource", "children":[{"name":"a.cl:478", "type":"resource", "data":[861, 361, 0, 0, 0], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl", "line":478}]], "children":[{"name":"32-bit Integer Divide", "type":"resource", "count":1, "data":[861, 361, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:481", "type":"resource", "data":[145, 2, 0, 0, 0], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl", "line":481}]], "children":[{"name":"32-bit Integer Add", "type":"resource", "count":1, "data":[29, 0, 0, 0, 0]}, {"name":"32-bit Integer Compare", "type":"resource", "count":2, "data":[70, 2, 0, 0, 0]}, {"name":"32-bit Select", "type":"resource", "count":1, "data":[15, 0, 0, 0, 0]}, {"name":"33-bit Integer Add", "type":"resource", "count":1, "data":[31, 0, 0, 0, 0]}], "replace_name":"true"}]}]}, {"name":"kernel_Out.B1", "type":"basicblock", "children":[{"name":"State", "type":"resource", "data":[1, 7, 0, 0, 0], "details":[{"type":"brief", "text":"Live values and control logic"}, {"type":"text", "text":"Resources for live values and control logic. To reduce this area:", "details":[{"type":"text", "text":"reduce size of local variables"}, {"type":"text", "text":"reduce scope of local variables, localizing them as much as possible"}, {"type":"text", "text":"reduce number of nested loops"}]}], "children":[{"name":"No Source Line", "type":"resource", "data":[1, 7, 0, 0, 0]}]}, {"name":"Feedback", "type":"resource", "data":[65, 9, 0, 0, 0], "details":[{"type":"brief", "text":"Loop-carried dependencies"}, {"type":"text", "text":"Resources for loop-carried dependencies. To reduce this area:", "details":[{"type":"text", "text":"reduce number and size of loop-carried variables"}]}], "children":[{"name":"a.cl:465", "type":"resource", "data":[4.25, 0, 0, 0, 0], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl", "line":465}]]}, {"name":"a.cl:474", "type":"resource", "data":[5.33333, 0, 0, 0, 0], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl", "line":474}]]}, {"name":"a.cl:476", "type":"resource", "data":[5.33333, 0, 0, 0, 0], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl", "line":476}]]}, {"name":"a.cl:481", "type":"resource", "data":[32, 9, 0, 0, 0], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl", "line":481}]]}, {"name":"a.cl:604", "type":"resource", "data":[4.25, 0, 0, 0, 0], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl", "line":604}]]}, {"name":"a.cl:633", "type":"resource", "data":[4.25, 0, 0, 0, 0], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl", "line":633}]]}, {"name":"a.cl:715", "type":"resource", "data":[4.25, 0, 0, 0, 0], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl", "line":715}]]}, {"name":"a.cl:723", "type":"resource", "data":[5.33333, 0, 0, 0, 0], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl", "line":723}]]}]}, {"name":"Cluster logic", "type":"resource", "data":[45, 74, 0, 0, 4], "details":[{"type":"brief", "text":"Logic required to efficiently support sets of operations that do not stall"}, {"type":"text", "text":"Logic required to efficiently support sets of operations that do not stall. This area cannot be affected directly."}]}, {"name":"Computation", "type":"resource", "children":[{"name":"a.cl:465", "type":"resource", "data":[6.75, 0, 0, 0, 0], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl", "line":465}]], "children":[{"name":"33-bit Select", "type":"resource", "count":1, "data":[6.75, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:481", "type":"resource", "data":[78, 1, 0, 0, 0], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl", "line":481}]], "children":[{"name":"1-bit And", "type":"resource", "count":2, "data":[2, 1, 0, 0, 0]}, {"name":"32-bit Integer Add", "type":"resource", "count":1, "data":[32, 0, 0, 0, 0]}, {"name":"33-bit Integer Add", "type":"resource", "count":1, "data":[33, 0, 0, 0, 0]}, {"name":"33-bit Integer Compare", "type":"resource", "count":1, "data":[11, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:483", "type":"resource", "data":[32, 0, 0, 0, 0], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl", "line":483}]], "children":[{"name":"32-bit Integer Add", "type":"resource", "count":1, "data":[32, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:604", "type":"resource", "data":[6.75, 0, 0, 0, 0], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl", "line":604}]], "children":[{"name":"33-bit Select", "type":"resource", "count":1, "data":[6.75, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:633", "type":"resource", "data":[6.75, 0, 0, 0, 0], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl", "line":633}]], "children":[{"name":"33-bit Select", "type":"resource", "count":1, "data":[6.75, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:715", "type":"resource", "data":[6.75, 0, 0, 0, 0], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl", "line":715}]], "children":[{"name":"33-bit Select", "type":"resource", "count":1, "data":[6.75, 0, 0, 0, 0]}], "replace_name":"true"}]}]}, {"name":"kernel_Out.B2", "type":"basicblock", "children":[{"name":"Feedback", "type":"resource", "data":[5, 8, 0, 0, 0], "details":[{"type":"brief", "text":"Loop-carried dependencies"}, {"type":"text", "text":"Resources for loop-carried dependencies. To reduce this area:", "details":[{"type":"text", "text":"reduce number and size of loop-carried variables"}]}], "children":[{"name":"a.cl:726", "type":"resource", "data":[5, 8, 0, 0, 0], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl", "line":726}]]}]}]}, {"name":"kernel_Out.B3", "type":"basicblock", "children":[{"name":"State", "type":"resource", "data":[3149, 59781, 33, 0, 523], "details":[{"type":"brief", "text":"Live values and control logic"}, {"type":"text", "text":"Resources for live values and control logic. To reduce this area:", "details":[{"type":"text", "text":"reduce size of local variables"}, {"type":"text", "text":"reduce scope of local variables, localizing them as much as possible"}, {"type":"text", "text":"reduce number of nested loops"}]}], "children":[{"name":"No Source Line", "type":"resource", "data":[3149, 59781, 33, 0, 523]}]}, {"name":"Feedback", "type":"resource", "data":[3987.96, 1858, 0, 0, 0], "details":[{"type":"brief", "text":"Loop-carried dependencies"}, {"type":"text", "text":"Resources for loop-carried dependencies. To reduce this area:", "details":[{"type":"text", "text":"reduce number and size of loop-carried variables"}]}], "children":[{"name":"a.cl:464", "type":"resource", "data":[468, 234, 0, 0, 0], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl", "line":464}]]}, {"name":"a.cl:465", "type":"resource", "data":[435.5, 216, 0, 0, 0], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl", "line":465}]]}, {"name":"a.cl:471", "type":"resource", "data":[35.4286, 0, 0, 0, 0], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl", "line":471}]]}, {"name":"a.cl:472", "type":"resource", "data":[75.4286, 0, 0, 0, 0], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl", "line":472}]]}, {"name":"a.cl:474", "type":"resource", "data":[0.215909, 0, 0, 0, 0], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl", "line":474}]]}, {"name":"a.cl:475", "type":"resource", "data":[0.215909, 0, 0, 0, 0], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl", "line":475}]]}, {"name":"a.cl:476", "type":"resource", "data":[0.215909, 0, 0, 0, 0], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl", "line":476}]]}, {"name":"a.cl:477", "type":"resource", "data":[0.0909091, 0, 0, 0, 0], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl", "line":477}]]}, {"name":"a.cl:481", "type":"resource", "data":[32, 51, 0, 0, 0], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl", "line":481}]]}, {"name":"a.cl:483", "type":"resource", "data":[8, 7, 0, 0, 0], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl", "line":483}]]}, {"name":"a.cl:498", "type":"resource", "data":[468, 234, 0, 0, 0], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl", "line":498}]]}, {"name":"a.cl:512", "type":"resource", "data":[11.4286, 0, 0, 0, 0], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl", "line":512}]]}, {"name":"a.cl:513", "type":"resource", "data":[35.4286, 0, 0, 0, 0], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl", "line":513}]]}, {"name":"a.cl:515", "type":"resource", "data":[11.4286, 0, 0, 0, 0], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl", "line":515}]]}, {"name":"a.cl:516", "type":"resource", "data":[75.4286, 0, 0, 0, 0], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl", "line":516}]]}, {"name":"a.cl:525", "type":"resource", "data":[11.4286, 0, 0, 0, 0], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl", "line":525}]]}, {"name":"a.cl:529", "type":"resource", "data":[11.4286, 0, 0, 0, 0], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl", "line":529}]]}, {"name":"a.cl:537", "type":"resource", "data":[11.4286, 0, 0, 0, 0], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl", "line":537}]]}, {"name":"a.cl:540", "type":"resource", "data":[11.4286, 0, 0, 0, 0], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl", "line":540}]]}, {"name":"a.cl:544", "type":"resource", "data":[11.4286, 0, 0, 0, 0], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl", "line":544}]]}, {"name":"a.cl:548", "type":"resource", "data":[11.4286, 0, 0, 0, 0], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl", "line":548}]]}, {"name":"a.cl:556", "type":"resource", "data":[11.4286, 0, 0, 0, 0], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl", "line":556}]]}, {"name":"a.cl:559", "type":"resource", "data":[11.4286, 0, 0, 0, 0], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl", "line":559}]]}, {"name":"a.cl:604", "type":"resource", "data":[469.25, 234, 0, 0, 0], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl", "line":604}]]}, {"name":"a.cl:609", "type":"resource", "data":[468, 234, 0, 0, 0], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl", "line":609}]]}, {"name":"a.cl:633", "type":"resource", "data":[3.25, 0, 0, 0, 0], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl", "line":633}]]}, {"name":"a.cl:669", "type":"resource", "data":[0.215909, 0, 0, 0, 0], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl", "line":669}]]}, {"name":"a.cl:670", "type":"resource", "data":[0.0909091, 0, 0, 0, 0], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl", "line":670}]]}, {"name":"a.cl:686", "type":"resource", "data":[0.215909, 0, 0, 0, 0], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl", "line":686}]]}, {"name":"a.cl:687", "type":"resource", "data":[0.0909091, 0, 0, 0, 0], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl", "line":687}]]}, {"name":"a.cl:708", "type":"resource", "data":[432.25, 216, 0, 0, 0], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl", "line":708}]]}, {"name":"a.cl:715", "type":"resource", "data":[1.25, 0, 0, 0, 0], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl", "line":715}]]}, {"name":"a.cl:716", "type":"resource", "data":[432.25, 216, 0, 0, 0], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl", "line":716}]]}, {"name":"a.cl:717", "type":"resource", "data":[432.25, 216, 0, 0, 0], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl", "line":717}]]}, {"name":"a.cl:721", "type":"resource", "data":[0.215909, 0, 0, 0, 0], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl", "line":721}]]}, {"name":"a.cl:722", "type":"resource", "data":[0.215909, 0, 0, 0, 0], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl", "line":722}]]}, {"name":"a.cl:723", "type":"resource", "data":[0.215909, 0, 0, 0, 0], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl", "line":723}]]}]}, {"name":"Cluster logic", "type":"resource", "data":[181, 322, 9, 0, 0], "details":[{"type":"brief", "text":"Logic required to efficiently support sets of operations that do not stall"}, {"type":"text", "text":"Logic required to efficiently support sets of operations that do not stall. This area cannot be affected directly."}]}, {"name":"Computation", "type":"resource", "children":[{"name":"No Source Line", "type":"resource", "data":[2, 0, 0, 0, 0], "debug":[[{"filename":"", "line":0}]], "children":[{"name":"1-bit And", "type":"resource", "count":1, "data":[1, 0, 0, 0, 0]}, {"name":"1-bit Or", "type":"resource", "count":1, "data":[1, 0, 0, 0, 0]}]}, {"name":"a.cl:464", "type":"resource", "data":[1.125, 0, 0, 0, 0], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl", "line":464}]], "children":[{"name":"9-bit Integer Subtract", "type":"resource", "count":1, "data":[1.125, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:465", "type":"resource", "data":[1.125, 0, 0, 0, 0], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl", "line":465}]], "children":[{"name":"9-bit Integer Subtract", "type":"resource", "count":1, "data":[1.125, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:471", "type":"resource", "data":[709, 176, 0, 0, 0], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl", "line":471}]], "children":[{"name":"32-bit Select", "type":"resource", "count":128, "data":[709, 176, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:472", "type":"resource", "data":[1394.08, 132, 0, 0, 0], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl", "line":472}]], "children":[{"name":"32-bit Select", "type":"resource", "count":208, "data":[1394.08, 132, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:481", "type":"resource", "data":[1, 0.5, 0, 0, 0], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl", "line":481}]], "children":[{"name":"1-bit Or", "type":"resource", "count":2, "data":[1, 0.5, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:483", "type":"resource", "data":[52, 0, 0, 0, 0], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl", "line":483}]], "children":[{"name":"1-bit And", "type":"resource", "count":1, "data":[1, 0, 0, 0, 0]}, {"name":"14-bit Integer Add", "type":"resource", "count":1, "data":[14, 0, 0, 0, 0]}, {"name":"14-bit Integer Compare", "type":"resource", "count":1, "data":[5, 0, 0, 0, 0]}, {"name":"32-bit Integer Add", "type":"resource", "count":1, "data":[32, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:498", "type":"resource", "data":[1.125, 0, 0, 0, 0], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl", "line":498}]], "children":[{"name":"9-bit Integer Subtract", "type":"resource", "count":1, "data":[1.125, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:509", "type":"resource", "data":[35.5, 1, 0, 0, 0], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl", "line":509}]], "children":[{"name":"1-bit Or", "type":"resource", "count":1, "data":[0.5, 0, 0, 0, 0]}, {"name":"32-bit Integer Compare", "type":"resource", "count":1, "data":[35, 1, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:512", "type":"resource", "data":[997, 320, 0, 0, 0], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl", "line":512}]], "children":[{"name":"32-bit Select", "type":"resource", "count":208, "data":[996, 320, 0, 0, 0]}, {"name":"Channel Read", "type":"resource", "count":1, "data":[1, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:513", "type":"resource", "data":[709, 176, 0, 0, 0], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl", "line":513}]], "children":[{"name":"32-bit Select", "type":"resource", "count":128, "data":[709, 176, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:515", "type":"resource", "data":[1655.83, 136, 0, 0, 0], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl", "line":515}]], "children":[{"name":"32-bit Select", "type":"resource", "count":288, "data":[1654.83, 136, 0, 0, 0]}, {"name":"Channel Read", "type":"resource", "count":1, "data":[1, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:516", "type":"resource", "data":[1394.08, 132, 0, 0, 0], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl", "line":516}]], "children":[{"name":"32-bit Select", "type":"resource", "count":208, "data":[1394.08, 132, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:525", "type":"resource", "data":[260.75, 4, 0, 0, 0], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl", "line":525}]], "children":[{"name":"32-bit Select", "type":"resource", "count":80, "data":[260.75, 4, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:529", "type":"resource", "data":[260.75, 4, 0, 0, 0], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl", "line":529}]], "children":[{"name":"32-bit Select", "type":"resource", "count":80, "data":[260.75, 4, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:537", "type":"resource", "data":[260.75, 4, 0, 0, 0], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl", "line":537}]], "children":[{"name":"32-bit Select", "type":"resource", "count":80, "data":[260.75, 4, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:540", "type":"resource", "data":[260.75, 4, 0, 0, 0], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl", "line":540}]], "children":[{"name":"32-bit Select", "type":"resource", "count":80, "data":[260.75, 4, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:544", "type":"resource", "data":[287, 144, 0, 0, 0], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl", "line":544}]], "children":[{"name":"32-bit Select", "type":"resource", "count":80, "data":[287, 144, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:548", "type":"resource", "data":[287, 144, 0, 0, 0], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl", "line":548}]], "children":[{"name":"32-bit Select", "type":"resource", "count":80, "data":[287, 144, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:556", "type":"resource", "data":[287, 144, 0, 0, 0], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl", "line":556}]], "children":[{"name":"32-bit Select", "type":"resource", "count":80, "data":[287, 144, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:559", "type":"resource", "data":[287, 144, 0, 0, 0], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl", "line":559}]], "children":[{"name":"32-bit Select", "type":"resource", "count":80, "data":[287, 144, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:564", "type":"resource", "data":[2026, 16, 0, 0, 0], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl", "line":564}]], "children":[{"name":"16-bit Integer Remainder", "type":"resource", "count":1, "data":[2026, 16, 0, 0, 0], "details":[{"type":"text", "text":"Implemented using inlined soft-IP."}]}], "replace_name":"true"}, {"name":"a.cl:566", "type":"resource", "data":[19, 1, 0, 0, 0], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl", "line":566}]], "children":[{"name":"16-bit Integer Compare", "type":"resource", "count":1, "data":[19, 1, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:567", "type":"resource", "data":[2026, 16, 0, 0, 0], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl", "line":567}]], "children":[{"name":"16-bit Integer Remainder", "type":"resource", "count":1, "data":[2026, 16, 0, 0, 0], "details":[{"type":"text", "text":"Implemented using inlined soft-IP."}]}], "replace_name":"true"}, {"name":"a.cl:573", "type":"resource", "data":[12, 1, 0, 0, 0], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl", "line":573}]], "children":[{"name":"1-bit And", "type":"resource", "count":1, "data":[1, 0, 0, 0, 0]}, {"name":"32-bit Integer Compare", "type":"resource", "count":1, "data":[3, 1, 0, 0, 0]}, {"name":"32-bit Or", "type":"resource", "count":1, "data":[8, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:575", "type":"resource", "data":[35, 1, 0, 0, 0], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl", "line":575}]], "children":[{"name":"32-bit Integer Compare", "type":"resource", "count":1, "data":[35, 1, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:576", "type":"resource", "data":[1, 1, 0, 0, 0], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl", "line":576}]], "children":[{"name":"1-bit And", "type":"resource", "count":1, "data":[1, 1, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:585", "type":"resource", "data":[3328, 3328, 0, 0, 0], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl", "line":585}]], "children":[{"name":"32-bit Select", "type":"resource", "count":104, "data":[3328, 3328, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:597", "type":"resource", "data":[0, 0, 0, 1664, 0], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl", "line":597}]], "children":[{"name":"Hardened Floating-Point Dot Product of Size 4", "type":"resource", "count":416, "data":[0, 0, 0, 1664, 0]}], "replace_name":"true"}, {"name":"a.cl:604", "type":"resource", "data":[1.125, 0, 0, 0, 0], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl", "line":604}]], "children":[{"name":"9-bit Integer Subtract", "type":"resource", "count":1, "data":[1.125, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:609", "type":"resource", "data":[1.125, 0, 0, 0, 0], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl", "line":609}]], "children":[{"name":"9-bit Integer Subtract", "type":"resource", "count":1, "data":[1.125, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:616", "type":"resource", "data":[67, 1, 0, 0, 0], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl", "line":616}]], "children":[{"name":"32-bit Integer Add", "type":"resource", "count":1, "data":[32, 0, 0, 0, 0]}, {"name":"32-bit Integer Compare", "type":"resource", "count":1, "data":[35, 1, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:619", "type":"resource", "data":[1, 1, 0, 0, 0], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl", "line":619}]], "children":[{"name":"32-bit Integer Compare", "type":"resource", "count":1, "data":[1, 1, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:620", "type":"resource", "data":[0.666667, 0.666667, 0, 0, 0], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl", "line":620}]], "children":[{"name":"1-bit And", "type":"resource", "count":2, "data":[0.666667, 0.666667, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:623", "type":"resource", "data":[3, 1, 0, 0, 0], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl", "line":623}]], "children":[{"name":"16-bit Integer Compare", "type":"resource", "count":1, "data":[3, 1, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:624", "type":"resource", "data":[1.16667, 0.666667, 0, 0, 0], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl", "line":624}]], "children":[{"name":"1-bit And", "type":"resource", "count":3, "data":[1.16667, 0.666667, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:627", "type":"resource", "data":[67, 1, 0, 0, 0], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl", "line":627}]], "children":[{"name":"32-bit Integer Add", "type":"resource", "count":1, "data":[32, 0, 0, 0, 0]}, {"name":"32-bit Integer Compare", "type":"resource", "count":1, "data":[35, 1, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:628", "type":"resource", "data":[1.16667, 0.666667, 0, 0, 0], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl", "line":628}]], "children":[{"name":"1-bit And", "type":"resource", "count":3, "data":[1.16667, 0.666667, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:629", "type":"resource", "data":[2704, 0, 0, 0, 0], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl", "line":629}]], "children":[{"name":"32-bit Select", "type":"resource", "count":104, "data":[2704, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:652", "type":"resource", "data":[3, 1, 0, 0, 0], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl", "line":652}]], "children":[{"name":"32-bit Integer Compare", "type":"resource", "count":1, "data":[3, 1, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:656", "type":"resource", "data":[0.75, 0.25, 0, 0, 0], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl", "line":656}]], "children":[{"name":"1-bit And", "type":"resource", "count":3, "data":[0.75, 0.25, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:659", "type":"resource", "data":[1, 0, 0, 0, 0], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl", "line":659}]], "children":[{"name":"16-bit Integer Compare", "type":"resource", "count":1, "data":[1, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:660", "type":"resource", "data":[0.75, 0.25, 0, 0, 0], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl", "line":660}]], "children":[{"name":"1-bit And", "type":"resource", "count":3, "data":[0.75, 0.25, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:663", "type":"resource", "data":[0.75, 0.25, 0, 0, 0], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl", "line":663}]], "children":[{"name":"1-bit And", "type":"resource", "count":3, "data":[0.75, 0.25, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:666", "type":"resource", "data":[0.75, 0.25, 0, 0, 0], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl", "line":666}]], "children":[{"name":"1-bit And", "type":"resource", "count":3, "data":[0.75, 0.25, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:667", "type":"resource", "data":[26, 0, 0, 0, 0], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl", "line":667}]], "children":[{"name":"32-bit Select", "type":"resource", "count":1, "data":[26, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:688", "type":"resource", "data":[32, 0, 0, 0, 0], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl", "line":688}]], "children":[{"name":"32-bit Integer Add", "type":"resource", "count":1, "data":[32, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:689", "type":"resource", "data":[35.5, 1.5, 0, 0, 0], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl", "line":689}]], "children":[{"name":"1-bit Or", "type":"resource", "count":1, "data":[0.5, 0.5, 0, 0, 0]}, {"name":"32-bit Integer Compare", "type":"resource", "count":1, "data":[35, 1, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:693", "type":"resource", "data":[3, 2, 0, 0, 0], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl", "line":693}]], "children":[{"name":"Channel Write", "type":"resource", "count":1, "data":[3, 2, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:708", "type":"resource", "data":[1.125, 0, 0, 0, 0], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl", "line":708}]], "children":[{"name":"9-bit Integer Subtract", "type":"resource", "count":1, "data":[1.125, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:716", "type":"resource", "data":[1.125, 0, 0, 0, 0], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl", "line":716}]], "children":[{"name":"9-bit Integer Subtract", "type":"resource", "count":1, "data":[1.125, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:717", "type":"resource", "data":[1.125, 0, 0, 0, 0], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl", "line":717}]], "children":[{"name":"9-bit Integer Subtract", "type":"resource", "count":1, "data":[1.125, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:722", "type":"resource", "data":[32, 0, 0, 0, 0], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl", "line":722}]], "children":[{"name":"32-bit Integer Add", "type":"resource", "count":1, "data":[32, 0, 0, 0, 0]}], "replace_name":"true"}]}]}]}, {"name":"kernel_PFeeder", "compute_units":1, "type":"function", "total_percent":[18.0917, 12.0114, 7.25276, 3.20792, 0], "total_kernel_resources":[215782, 270708, 376, 0, 419], "details":[{"type":"text", "text":"Number of compute units: 1"}, {"type":"text", "text":"Kernel attribute \'uses_global_work_offset\' not specified. Add \'__attribute__((uses_global_work_offset(0)))\' to reduce area utilization if the kernel will always be enqueued with a 0 or NULL global_work_offset argument in clEnqueueNDRangeKernel. Add \'__attribute__((uses_global_work_offset(1)))\' to hide this suggestion without affecting kernel functionality."}, {"type":"brief", "text":"1 compute unit.\\nKernel attribute \'uses_global_work_offset\' not specified. Add \'__attribute__((uses_global_work_offset(0)))\' to reduce area utilization if the kernel will always be enqueued with a 0 or NULL global_work_offset argument in clEnqueueNDRangeKernel. Add \'__attribute__((uses_global_work_offset(1)))\' to hide this suggestion without affecting kernel functionality."}], "children":[{"name":"Function overhead", "type":"resource", "data":[1463, 1467, 0, 0, 6], "details":[{"type":"text", "text":"Kernel dispatch logic."}, {"type":"brief", "text":"Kernel dispatch logic."}]}, {"name":"Coalesced Private Variables: \\n - \'_PFeeder_cycle_temp\' (a.cl:111)\\n - \'_122\' (a.cl:262)", "type":"resource", "data":[8, 64, 0, 0, 0], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl", "line":111}], [{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl", "line":262}]], "details":[{"type":"text", "text":"Type: Register"}, {"type":"text", "text":"1 register of width 32"}, {"type":"brief", "text":"Register,\\n1 reg, 32 width"}]}, {"name":"Coalesced Private Variables: \\n - \'_PFeeder_value_shreg\' (a.cl:108)\\n - \'_PFeeder_in_v_temp\' (a.cl:110)\\n - \'_30\' (a.cl:166)", "type":"resource", "data":[128, 1024, 0, 0, 0], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl", "line":108}], [{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl", "line":110}], [{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl", "line":166}]], "details":[{"type":"text", "text":"Type: Register"}, {"type":"text", "text":"16 registers of width 32"}, {"type":"brief", "text":"Register,\\n16 regs, 32 width"}]}, {"name":"Private Variable: \\n - \'_PFeeder_A_channel_array\' (a.cl:107)", "type":"resource", "data":[4368, 13312, 0, 0, 0], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl", "line":107}]], "details":[{"type":"text", "text":"Type: Register"}, {"type":"text", "text":"208 registers of width 32"}, {"type":"brief", "text":"Register,\\n208 regs, 32 width"}]}, {"name":"Private Variable: \\n - \'_PFeeder_s0_outermost_loop\' (a.cl:126)", "type":"resource", "data":[8, 66, 0, 0, 0], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl", "line":126}]], "details":[{"type":"text", "text":"Type: Register"}, {"type":"text", "text":"1 register of width 33"}, {"type":"brief", "text":"Register,\\n1 reg, 33 width"}]}, {"name":"a.cl:112 (_PFeeder_DB_0_ibuffer)", "type":"resource", "data":[0, 0, 169, 0, 0], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl", "line":112}]], "details":[{"type":"table", "Private memory":"Stall-Free", "Requested size":"294912 bytes", "Implemented size":"524288 bytes", "Number of banks":"16 (banked on bits 6, 7, 8, 9)", "Bank width":"512 bits", "Bank depth":"512 words", "Total replication":"1", "Additional information":[{"type":"text", "text":"Requested size 294912 bytes, implemented size 524288 bytes, stall-free, 13 reads and 13 writes. "}, {"type":"text", "text":"Banked on bits 6, 7, 8, 9 into 16 separate banks."}, {"type":"text", "text":"Reducing accesses to exactly one read and one write for all on-chip memory systems may increase overall system performance."}, {"type":"text", "text":"Private memory implemented in on-chip block RAM."}], "Reference":[{"type":"text", "text":"See %L for more information.", "links":[{"guide":"Best Practices Guide : Local Memory", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#chn1469549457114"}]}]}, {"type":"brief", "text":"Stall-Free,\\n294912B requested,\\n524288B implemented."}]}, {"name":"kernel_PFeeder.B0", "type":"basicblock", "children":[{"name":"State", "type":"resource", "data":[7, 320, 0, 0, 0], "details":[{"type":"brief", "text":"Live values and control logic"}, {"type":"text", "text":"Resources for live values and control logic. To reduce this area:", "details":[{"type":"text", "text":"reduce size of local variables"}, {"type":"text", "text":"reduce scope of local variables, localizing them as much as possible"}, {"type":"text", "text":"reduce number of nested loops"}]}], "children":[{"name":"No Source Line", "type":"resource", "data":[7, 254, 0, 0, 0]}, {"name":"a.cl:123", "type":"resource", "data":[0, 32, 0, 0, 0], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl", "line":123}]]}, {"name":"a.cl:126", "type":"resource", "data":[0, 34, 0, 0, 0], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl", "line":126}]]}]}, {"name":"Feedback", "type":"resource", "data":[7, 2, 0, 0, 0], "details":[{"type":"brief", "text":"Loop-carried dependencies"}, {"type":"text", "text":"Resources for loop-carried dependencies. To reduce this area:", "details":[{"type":"text", "text":"reduce number and size of loop-carried variables"}]}], "children":[{"name":"a.cl:105", "type":"resource", "data":[7, 2, 0, 0, 0], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl", "line":105}]]}]}, {"name":"Cluster logic", "type":"resource", "data":[9, 8, 0, 0, 1], "details":[{"type":"brief", "text":"Logic required to efficiently support sets of operations that do not stall"}, {"type":"text", "text":"Logic required to efficiently support sets of operations that do not stall. This area cannot be affected directly."}]}, {"name":"Computation", "type":"resource", "children":[{"name":"a.cl:123", "type":"resource", "data":[871.5, 361, 0, 0, 0], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl", "line":123}]], "children":[{"name":"32-bit Integer Add", "type":"resource", "count":1, "data":[10.5, 0, 0, 0, 0]}, {"name":"32-bit Integer Divide", "type":"resource", "count":1, "data":[861, 361, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:124", "type":"resource", "data":[10.5, 0, 0, 0, 0], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl", "line":124}]], "children":[{"name":"32-bit Integer Add", "type":"resource", "count":1, "data":[10.5, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:125", "type":"resource", "data":[21, 0, 0, 0, 0], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl", "line":125}]], "children":[{"name":"32-bit Integer Add", "type":"resource", "count":1, "data":[21, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:126", "type":"resource", "data":[146, 2, 0, 0, 0], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl", "line":126}]], "children":[{"name":"32-bit Integer Add", "type":"resource", "count":1, "data":[32, 0, 0, 0, 0]}, {"name":"32-bit Integer Compare", "type":"resource", "count":2, "data":[70, 2, 0, 0, 0]}, {"name":"32-bit Select", "type":"resource", "count":1, "data":[11, 0, 0, 0, 0]}, {"name":"33-bit Integer Add", "type":"resource", "count":1, "data":[33, 0, 0, 0, 0]}], "replace_name":"true"}]}]}, {"name":"kernel_PFeeder.B1", "type":"basicblock", "children":[{"name":"Feedback", "type":"resource", "data":[5, 8, 0, 0, 0], "details":[{"type":"brief", "text":"Loop-carried dependencies"}, {"type":"text", "text":"Resources for loop-carried dependencies. To reduce this area:", "details":[{"type":"text", "text":"reduce number and size of loop-carried variables"}]}], "children":[{"name":"a.cl:265", "type":"resource", "data":[5, 8, 0, 0, 0], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl", "line":265}]]}]}]}, {"name":"kernel_PFeeder.B2", "type":"basicblock", "children":[{"name":"State", "type":"resource", "data":[6582, 223552, 40, 0, 408], "details":[{"type":"brief", "text":"Live values and control logic"}, {"type":"text", "text":"Resources for live values and control logic. To reduce this area:", "details":[{"type":"text", "text":"reduce size of local variables"}, {"type":"text", "text":"reduce scope of local variables, localizing them as much as possible"}, {"type":"text", "text":"reduce number of nested loops"}]}], "children":[{"name":"No Source Line", "type":"resource", "data":[6582, 223552, 40, 0, 408]}]}, {"name":"Feedback", "type":"resource", "data":[5873, 9, 0, 0, 0], "details":[{"type":"brief", "text":"Loop-carried dependencies"}, {"type":"text", "text":"Resources for loop-carried dependencies. To reduce this area:", "details":[{"type":"text", "text":"reduce number and size of loop-carried variables"}]}], "children":[{"name":"a.cl:110", "type":"resource", "data":[416, 0, 0, 0, 0], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl", "line":110}]]}, {"name":"a.cl:111", "type":"resource", "data":[16, 0, 0, 0, 0], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl", "line":111}]]}, {"name":"a.cl:126", "type":"resource", "data":[16, 9, 0, 0, 0], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl", "line":126}]]}, {"name":"a.cl:257", "type":"resource", "data":[5425, 0, 0, 0, 0], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl", "line":257}]]}]}, {"name":"Cluster logic", "type":"resource", "data":[3390, 6745, 167, 0, 4], "details":[{"type":"brief", "text":"Logic required to efficiently support sets of operations that do not stall"}, {"type":"text", "text":"Logic required to efficiently support sets of operations that do not stall. This area cannot be affected directly."}]}, {"name":"Computation", "type":"resource", "children":[{"name":"No Source Line", "type":"resource", "data":[1988, 1204, 0, 0, 0], "debug":[[{"filename":"", "line":0}]], "children":[{"name":"32-bit Integer Add", "type":"resource", "count":14, "data":[448, 0, 0, 0, 0]}, {"name":"32-bit Integer Multiply", "type":"resource", "count":14, "data":[1540, 1204, 0, 0, 0]}]}, {"name":"a.cl:110", "type":"resource", "data":[416, 0, 0, 0, 0], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl", "line":110}]], "children":[{"name":"32-bit Select", "type":"resource", "count":16, "data":[416, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:126", "type":"resource", "data":[48, 1, 0, 0, 0], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl", "line":126}]], "children":[{"name":"1-bit And", "type":"resource", "count":3, "data":[3, 0, 0, 0, 0]}, {"name":"1-bit Xor", "type":"resource", "count":3, "data":[1, 1, 0, 0, 0]}, {"name":"33-bit Integer Add", "type":"resource", "count":1, "data":[33, 0, 0, 0, 0]}, {"name":"33-bit Integer Compare", "type":"resource", "count":1, "data":[11, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:132", "type":"resource", "data":[35, 1, 0, 0, 0], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl", "line":132}]], "children":[{"name":"32-bit Integer Compare", "type":"resource", "count":1, "data":[35, 1, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:133", "type":"resource", "data":[305, 83, 0, 0, 0], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl", "line":133}]], "children":[{"name":"32-bit Integer Divide", "type":"resource", "count":1, "data":[305, 83, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:137", "type":"resource", "data":[35, 1, 0, 0, 0], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl", "line":137}]], "children":[{"name":"32-bit Integer Compare", "type":"resource", "count":1, "data":[35, 1, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:138", "type":"resource", "data":[1, 0, 0, 0, 0], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl", "line":138}]], "children":[{"name":"1-bit And", "type":"resource", "count":1, "data":[1, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:141", "type":"resource", "data":[1, 0, 0, 0, 0], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl", "line":141}]], "children":[{"name":"Channel Read", "type":"resource", "count":1, "data":[1, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:178", "type":"resource", "data":[455, 13, 0, 0, 0], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl", "line":178}]], "children":[{"name":"32-bit Integer Compare", "type":"resource", "count":13, "data":[455, 13, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:185", "type":"resource", "data":[416, 0, 0, 0, 0], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl", "line":185}]], "children":[{"name":"32-bit Integer Add", "type":"resource", "count":13, "data":[416, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:187", "type":"resource", "data":[53677, 416, 0, 0, 0], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl", "line":187}]], "children":[{"name":"32-bit Integer Remainder", "type":"resource", "count":13, "data":[53677, 416, 0, 0, 0], "details":[{"type":"text", "text":"Implemented using inlined soft-IP."}]}], "replace_name":"true"}, {"name":"a.cl:189", "type":"resource", "data":[156, 21, 0, 0, 0], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl", "line":189}]], "children":[{"name":"1-bit And", "type":"resource", "count":13, "data":[13, 8, 0, 0, 0]}, {"name":"32-bit Integer Compare", "type":"resource", "count":13, "data":[143, 13, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:203", "type":"resource", "data":[11089, 4602, 0, 0, 0], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl", "line":203}]], "children":[{"name":"32-bit Integer Divide", "type":"resource", "count":13, "data":[11089, 4602, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:204", "type":"resource", "data":[5603, 1586, 0, 0, 0], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl", "line":204}]], "children":[{"name":"32-bit Integer Divide", "type":"resource", "count":13, "data":[5603, 1586, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:205", "type":"resource", "data":[55341, 1248, 0, 0, 0], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl", "line":205}]], "children":[{"name":"32-bit Integer Remainder", "type":"resource", "count":13, "data":[55341, 1248, 0, 0, 0], "details":[{"type":"text", "text":"Implemented using inlined soft-IP."}]}], "replace_name":"true"}, {"name":"a.cl:206", "type":"resource", "data":[52, 26, 0, 0, 0], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl", "line":206}]], "children":[{"name":"32-bit Integer Divide", "type":"resource", "count":13, "data":[52, 26, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:208", "type":"resource", "data":[52, 26, 0, 0, 0], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl", "line":208}]], "children":[{"name":"32-bit Integer Divide", "type":"resource", "count":13, "data":[52, 26, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:210", "type":"resource", "data":[455, 317, 0, 0, 0], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl", "line":210}]], "children":[{"name":"1-bit And", "type":"resource", "count":13, "data":[13, 5, 0, 0, 0]}, {"name":"Store", "type":"resource", "count":13, "data":[442, 312, 0, 0, 0], "details":[{"type":"text", "text":"Store uses a Local-pipelined never-stall LSU"}, {"type":"brief", "text":"Local-pipelined never-stall LSU"}, {"type":"text", "text":"Stall-free write to memory declared on %L.", "links":[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl", "line":"112"}]}, {"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}], "replace_name":"true"}, {"name":"a.cl:215", "type":"resource", "data":[3965, 1079, 0, 0, 0], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl", "line":215}]], "children":[{"name":"32-bit Integer Divide", "type":"resource", "count":13, "data":[3965, 1079, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:219", "type":"resource", "data":[455, 13, 0, 0, 0], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl", "line":219}]], "children":[{"name":"32-bit Integer Compare", "type":"resource", "count":13, "data":[455, 13, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:221", "type":"resource", "data":[455, 13, 0, 0, 0], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl", "line":221}]], "children":[{"name":"32-bit Integer Compare", "type":"resource", "count":13, "data":[455, 13, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:222", "type":"resource", "data":[13, 13, 0, 0, 0], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl", "line":222}]], "children":[{"name":"1-bit And", "type":"resource", "count":13, "data":[13, 13, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:231", "type":"resource", "data":[12, 12, 0, 0, 0], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl", "line":231}]], "children":[{"name":"1-bit Xor", "type":"resource", "count":13, "data":[12, 12, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:234", "type":"resource", "data":[1651, 507, 0, 0, 0], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl", "line":234}]], "children":[{"name":"32-bit Integer Divide", "type":"resource", "count":13, "data":[1651, 507, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:236", "type":"resource", "data":[46254, 403, 0, 0, 0], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl", "line":236}]], "children":[{"name":"32-bit Integer Remainder", "type":"resource", "count":13, "data":[46254, 403, 0, 0, 0], "details":[{"type":"text", "text":"Implemented using inlined soft-IP."}]}], "replace_name":"true"}, {"name":"a.cl:240", "type":"resource", "data":[3471, 6773, 0, 0, 0], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl", "line":240}]], "children":[{"name":"1-bit And", "type":"resource", "count":13, "data":[13, 0, 0, 0, 0]}, {"name":"Load", "type":"resource", "count":13, "data":[3458, 6773, 0, 0, 0], "details":[{"type":"text", "text":"Load uses a Local-pipelined never-stall LSU"}, {"type":"brief", "text":"Local-pipelined never-stall LSU"}, {"type":"text", "text":"Stall-free read from memory declared on %L.", "links":[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl", "line":"112"}]}, {"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}], "replace_name":"true"}, {"name":"a.cl:257", "type":"resource", "data":[6452, 5410, 0, 0, 0], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl", "line":257}]], "children":[{"name":"32-bit Select", "type":"resource", "count":208, "data":[6422, 5408, 0, 0, 0]}, {"name":"33-bit Select", "type":"resource", "count":1, "data":[27, 0, 0, 0, 0]}, {"name":"Channel Write", "type":"resource", "count":1, "data":[3, 2, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:262", "type":"resource", "data":[32, 0, 0, 0, 0], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl", "line":262}]], "children":[{"name":"32-bit Integer Add", "type":"resource", "count":1, "data":[32, 0, 0, 0, 0]}], "replace_name":"true"}]}]}]}, {"name":"kernel_PLoader", "compute_units":1, "type":"function", "total_percent":[0.503101, 0.339828, 0.197242, 0.375395, 0], "total_kernel_resources":[6102, 7362, 44, 0, 12], "details":[{"type":"text", "text":"Number of compute units: 1"}, {"type":"text", "text":"Kernel attribute \'uses_global_work_offset\' not specified. Add \'__attribute__((uses_global_work_offset(0)))\' to reduce area utilization if the kernel will always be enqueued with a 0 or NULL global_work_offset argument in clEnqueueNDRangeKernel. Add \'__attribute__((uses_global_work_offset(1)))\' to hide this suggestion without affecting kernel functionality."}, {"type":"brief", "text":"1 compute unit.\\nKernel attribute \'uses_global_work_offset\' not specified. Add \'__attribute__((uses_global_work_offset(0)))\' to reduce area utilization if the kernel will always be enqueued with a 0 or NULL global_work_offset argument in clEnqueueNDRangeKernel. Add \'__attribute__((uses_global_work_offset(1)))\' to hide this suggestion without affecting kernel functionality."}], "children":[{"name":"Function overhead", "type":"resource", "data":[1463, 1467, 0, 0, 6], "details":[{"type":"text", "text":"Kernel dispatch logic."}, {"type":"brief", "text":"Kernel dispatch logic."}]}, {"name":"Coalesced Private Variables: \\n - \'_4\' (a.cl:97)\\n - \'_addr_temp\' (a.cl:85)", "type":"resource", "data":[7, 36, 0, 0, 0], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl", "line":85}], [{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl", "line":97}]], "details":[{"type":"text", "text":"Type: Register"}, {"type":"text", "text":"1 register of width 32 and depth 1"}, {"type":"brief", "text":"Register,\\n1 reg, 32 width by 1 depth"}]}, {"name":"Private Variable: \\n - \'_PLoader_s0_mk_ci_kx_ky_mx_y_x_yyy_xxx\' (a.cl:90)", "type":"resource", "data":[7, 19, 0, 0, 0], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl", "line":90}]], "details":[{"type":"text", "text":"Type: Register"}, {"type":"text", "text":"1 register of width 15 and depth 1"}, {"type":"brief", "text":"Register,\\n1 reg, 15 width by 1 depth"}]}, {"name":"Private Variable: \\n - \'_PLoader_s0_n\' (a.cl:88)", "type":"resource", "data":[8, 66, 0, 0, 0], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl", "line":88}]], "details":[{"type":"text", "text":"Type: Register"}, {"type":"text", "text":"1 register of width 33"}, {"type":"brief", "text":"Register,\\n1 reg, 33 width"}]}, {"name":"kernel_PLoader.B0", "type":"basicblock", "children":[{"name":"State", "type":"resource", "data":[7, 262, 0, 0, 0], "details":[{"type":"brief", "text":"Live values and control logic"}, {"type":"text", "text":"Resources for live values and control logic. To reduce this area:", "details":[{"type":"text", "text":"reduce size of local variables"}, {"type":"text", "text":"reduce scope of local variables, localizing them as much as possible"}, {"type":"text", "text":"reduce number of nested loops"}]}], "children":[{"name":"No Source Line", "type":"resource", "data":[7, 228, 0, 0, 0]}, {"name":"a.cl:88", "type":"resource", "data":[0, 34, 0, 0, 0], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl", "line":88}]]}]}, {"name":"Feedback", "type":"resource", "data":[7, 2, 0, 0, 0], "details":[{"type":"brief", "text":"Loop-carried dependencies"}, {"type":"text", "text":"Resources for loop-carried dependencies. To reduce this area:", "details":[{"type":"text", "text":"reduce number and size of loop-carried variables"}]}], "children":[{"name":"a.cl:82", "type":"resource", "data":[7, 2, 0, 0, 0], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl", "line":82}]]}]}, {"name":"Cluster logic", "type":"resource", "data":[9, 8, 0, 0, 1], "details":[{"type":"brief", "text":"Logic required to efficiently support sets of operations that do not stall"}, {"type":"text", "text":"Logic required to efficiently support sets of operations that do not stall. This area cannot be affected directly."}]}, {"name":"Computation", "type":"resource", "children":[{"name":"a.cl:87", "type":"resource", "data":[861, 361, 0, 0, 0], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl", "line":87}]], "children":[{"name":"32-bit Integer Divide", "type":"resource", "count":1, "data":[861, 361, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:88", "type":"resource", "data":[151, 2, 0, 0, 0], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl", "line":88}]], "children":[{"name":"32-bit Integer Add", "type":"resource", "count":1, "data":[32, 0, 0, 0, 0]}, {"name":"32-bit Integer Compare", "type":"resource", "count":2, "data":[70, 2, 0, 0, 0]}, {"name":"32-bit Select", "type":"resource", "count":1, "data":[16, 0, 0, 0, 0]}, {"name":"33-bit Integer Add", "type":"resource", "count":1, "data":[33, 0, 0, 0, 0]}], "replace_name":"true"}]}]}, {"name":"kernel_PLoader.B1", "type":"basicblock", "children":[{"name":"State", "type":"resource", "data":[1, 7, 0, 0, 0], "details":[{"type":"brief", "text":"Live values and control logic"}, {"type":"text", "text":"Resources for live values and control logic. To reduce this area:", "details":[{"type":"text", "text":"reduce size of local variables"}, {"type":"text", "text":"reduce scope of local variables, localizing them as much as possible"}, {"type":"text", "text":"reduce number of nested loops"}]}], "children":[{"name":"No Source Line", "type":"resource", "data":[1, 7, 0, 0, 0]}]}, {"name":"Feedback", "type":"resource", "data":[33, 9, 0, 0, 0], "details":[{"type":"brief", "text":"Loop-carried dependencies"}, {"type":"text", "text":"Resources for loop-carried dependencies. To reduce this area:", "details":[{"type":"text", "text":"reduce number and size of loop-carried variables"}]}], "children":[{"name":"a.cl:85", "type":"resource", "data":[3.4, 0, 0, 0, 0], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl", "line":85}]]}, {"name":"a.cl:86", "type":"resource", "data":[3.4, 0, 0, 0, 0], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl", "line":86}]]}, {"name":"a.cl:88", "type":"resource", "data":[16, 9, 0, 0, 0], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl", "line":88}]]}, {"name":"a.cl:92", "type":"resource", "data":[3.4, 0, 0, 0, 0], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl", "line":92}]]}, {"name":"a.cl:97", "type":"resource", "data":[3.4, 0, 0, 0, 0], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl", "line":97}]]}, {"name":"a.cl:98", "type":"resource", "data":[3.4, 0, 0, 0, 0], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl", "line":98}]]}]}, {"name":"Cluster logic", "type":"resource", "data":[13, 10, 0, 0, 1], "details":[{"type":"brief", "text":"Logic required to efficiently support sets of operations that do not stall"}, {"type":"text", "text":"Logic required to efficiently support sets of operations that do not stall. This area cannot be affected directly."}]}, {"name":"Computation", "type":"resource", "children":[{"name":"a.cl:85", "type":"resource", "data":[5.4, 0, 0, 0, 0], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl", "line":85}]], "children":[{"name":"33-bit Select", "type":"resource", "count":1, "data":[5.4, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:86", "type":"resource", "data":[5.4, 0, 0, 0, 0], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl", "line":86}]], "children":[{"name":"33-bit Select", "type":"resource", "count":1, "data":[5.4, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:88", "type":"resource", "data":[46, 1, 0, 0, 0], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl", "line":88}]], "children":[{"name":"1-bit And", "type":"resource", "count":2, "data":[2, 1, 0, 0, 0]}, {"name":"33-bit Integer Add", "type":"resource", "count":1, "data":[33, 0, 0, 0, 0]}, {"name":"33-bit Integer Compare", "type":"resource", "count":1, "data":[11, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:92", "type":"resource", "data":[5.4, 0, 0, 0, 0], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl", "line":92}]], "children":[{"name":"33-bit Select", "type":"resource", "count":1, "data":[5.4, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:97", "type":"resource", "data":[5.4, 0, 0, 0, 0], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl", "line":97}]], "children":[{"name":"33-bit Select", "type":"resource", "count":1, "data":[5.4, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:98", "type":"resource", "data":[5.4, 0, 0, 0, 0], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl", "line":98}]], "children":[{"name":"33-bit Select", "type":"resource", "count":1, "data":[5.4, 0, 0, 0, 0]}], "replace_name":"true"}]}]}, {"name":"kernel_PLoader.B2", "type":"basicblock", "children":[{"name":"Feedback", "type":"resource", "data":[5, 8, 0, 0, 0], "details":[{"type":"brief", "text":"Loop-carried dependencies"}, {"type":"text", "text":"Resources for loop-carried dependencies. To reduce this area:", "details":[{"type":"text", "text":"reduce number and size of loop-carried variables"}]}], "children":[{"name":"a.cl:101", "type":"resource", "data":[5, 8, 0, 0, 0], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl", "line":101}]]}]}]}, {"name":"kernel_PLoader.B4", "type":"basicblock", "children":[{"name":"State", "type":"resource", "data":[86, 222, 2, 0, 0], "details":[{"type":"brief", "text":"Live values and control logic"}, {"type":"text", "text":"Resources for live values and control logic. To reduce this area:", "details":[{"type":"text", "text":"reduce size of local variables"}, {"type":"text", "text":"reduce scope of local variables, localizing them as much as possible"}, {"type":"text", "text":"reduce number of nested loops"}]}], "children":[{"name":"No Source Line", "type":"resource", "data":[86, 222, 2, 0, 0]}]}, {"name":"Feedback", "type":"resource", "data":[34, 25, 0, 0, 0], "details":[{"type":"brief", "text":"Loop-carried dependencies"}, {"type":"text", "text":"Resources for loop-carried dependencies. To reduce this area:", "details":[{"type":"text", "text":"reduce number and size of loop-carried variables"}]}], "children":[{"name":"a.cl:85", "type":"resource", "data":[0.4, 0, 0, 0, 0], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl", "line":85}]]}, {"name":"a.cl:86", "type":"resource", "data":[0.4, 0, 0, 0, 0], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl", "line":86}]]}, {"name":"a.cl:88", "type":"resource", "data":[25, 18, 0, 0, 0], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl", "line":88}]]}, {"name":"a.cl:90", "type":"resource", "data":[7, 7, 0, 0, 0], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl", "line":90}]]}, {"name":"a.cl:92", "type":"resource", "data":[0.4, 0, 0, 0, 0], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl", "line":92}]]}, {"name":"a.cl:97", "type":"resource", "data":[0.4, 0, 0, 0, 0], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl", "line":97}]]}, {"name":"a.cl:98", "type":"resource", "data":[0.4, 0, 0, 0, 0], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl", "line":98}]]}]}, {"name":"Cluster logic", "type":"resource", "data":[44, 75, 0, 0, 4], "details":[{"type":"brief", "text":"Logic required to efficiently support sets of operations that do not stall"}, {"type":"text", "text":"Logic required to efficiently support sets of operations that do not stall. This area cannot be affected directly."}]}, {"name":"Computation", "type":"resource", "children":[{"name":"No Source Line", "type":"resource", "data":[2, 1, 0, 0, 0], "debug":[[{"filename":"", "line":0}]], "children":[{"name":"1-bit And", "type":"resource", "count":1, "data":[1, 1, 0, 0, 0]}, {"name":"1-bit Or", "type":"resource", "count":1, "data":[1, 0, 0, 0, 0]}]}, {"name":"a.cl:90", "type":"resource", "data":[21, 0, 0, 0, 0], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl", "line":90}]], "children":[{"name":"1-bit And", "type":"resource", "count":1, "data":[1, 0, 0, 0, 0]}, {"name":"15-bit Integer Add", "type":"resource", "count":1, "data":[15, 0, 0, 0, 0]}, {"name":"15-bit Integer Compare", "type":"resource", "count":1, "data":[5, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:94", "type":"resource", "data":[3235, 4779, 42, 0, 0], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl", "line":94}]], "children":[{"name":"Load", "type":"resource", "count":1, "data":[3235, 4779, 42, 0, 0], "details":[{"type":"text", "text":"Load uses a Burst-coalesced cached LSU.  Load with a private 512 kilobit cache. Cache is not shared with any other load. It is flushed on kernel start. Use Dynamic Profiler to verify cache effectiveness. Other kernels should not be updating the data in global memory while this kernel is using it. Cache is created when memory access pattern is data-dependent or appears to be repetitive. Simplify access pattern or mark pointer as \'volatile\' to disable generation of this cache."}, {"type":"brief", "text":"Burst-coalesced cached LSU,\\nLoad with a private 512 kilobit cache"}]}], "replace_name":"true"}, {"name":"a.cl:95", "type":"resource", "data":[3, 2, 0, 0, 0], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl", "line":95}]], "children":[{"name":"Channel Write", "type":"resource", "count":1, "data":[3, 2, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:97", "type":"resource", "data":[32, 0, 0, 0, 0], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl", "line":97}]], "children":[{"name":"32-bit Integer Add", "type":"resource", "count":1, "data":[32, 0, 0, 0, 0]}], "replace_name":"true"}]}]}]}, {"name":"kernel_WFeeder", "compute_units":1, "type":"function", "total_percent":[7.99249, 5.175, 3.30467, 2.04761, 0], "total_kernel_resources":[92278, 123346, 240, 0, 215], "details":[{"type":"text", "text":"Number of compute units: 1"}, {"type":"text", "text":"Kernel attribute \'uses_global_work_offset\' not specified. Add \'__attribute__((uses_global_work_offset(0)))\' to reduce area utilization if the kernel will always be enqueued with a 0 or NULL global_work_offset argument in clEnqueueNDRangeKernel. Add \'__attribute__((uses_global_work_offset(1)))\' to hide this suggestion without affecting kernel functionality."}, {"type":"brief", "text":"1 compute unit.\\nKernel attribute \'uses_global_work_offset\' not specified. Add \'__attribute__((uses_global_work_offset(0)))\' to reduce area utilization if the kernel will always be enqueued with a 0 or NULL global_work_offset argument in clEnqueueNDRangeKernel. Add \'__attribute__((uses_global_work_offset(1)))\' to hide this suggestion without affecting kernel functionality."}], "children":[{"name":"Function overhead", "type":"resource", "data":[1463, 1467, 0, 0, 6], "details":[{"type":"text", "text":"Kernel dispatch logic."}, {"type":"brief", "text":"Kernel dispatch logic."}]}, {"name":"Coalesced Private Variables: \\n - \'_WFeeder_cycle_temp\' (a.cl:303)\\n - \'_247\' (a.cl:455)", "type":"resource", "data":[8, 64, 0, 0, 0], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl", "line":303}], [{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl", "line":455}]], "details":[{"type":"text", "text":"Type: Register"}, {"type":"text", "text":"1 register of width 32"}, {"type":"brief", "text":"Register,\\n1 reg, 32 width"}]}, {"name":"Coalesced Private Variables: \\n - \'_WFeeder_value_shreg\' (a.cl:300)\\n - \'_WFeeder_in_v_temp\' (a.cl:302)\\n - \'_154\' (a.cl:358)", "type":"resource", "data":[128, 1024, 0, 0, 0], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl", "line":300}], [{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl", "line":302}], [{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl", "line":358}]], "details":[{"type":"text", "text":"Type: Register"}, {"type":"text", "text":"16 registers of width 32"}, {"type":"brief", "text":"Register,\\n16 regs, 32 width"}]}, {"name":"Private Variable: \\n - \'_WFeeder_B_channel_array\' (a.cl:299)", "type":"resource", "data":[2448, 8192, 0, 0, 0], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl", "line":299}]], "details":[{"type":"text", "text":"Type: Register"}, {"type":"text", "text":"128 registers of width 32"}, {"type":"brief", "text":"Register,\\n128 regs, 32 width"}]}, {"name":"Private Variable: \\n - \'_WFeeder_s0_outermost_loop\' (a.cl:318)", "type":"resource", "data":[8, 66, 0, 0, 0], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl", "line":318}]], "details":[{"type":"text", "text":"Type: Register"}, {"type":"text", "text":"1 register of width 33"}, {"type":"brief", "text":"Register,\\n1 reg, 33 width"}]}, {"name":"a.cl:304 (_WFeeder_DB_0_ibuffer)", "type":"resource", "data":[0, 0, 104, 0, 0], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl", "line":304}]], "details":[{"type":"table", "Private memory":"Stall-Free", "Requested size":"147456 bytes", "Implemented size":"262144 bytes", "Number of banks":"8 (banked on bits 6, 7, 8)", "Bank width":"512 bits", "Bank depth":"512 words", "Total replication":"1", "Additional information":[{"type":"text", "text":"Requested size 147456 bytes, implemented size 262144 bytes, stall-free, 8 reads and 8 writes. "}, {"type":"text", "text":"Banked on bits 6, 7, 8 into 8 separate banks."}, {"type":"text", "text":"Reducing accesses to exactly one read and one write for all on-chip memory systems may increase overall system performance."}, {"type":"text", "text":"Private memory implemented in on-chip block RAM."}], "Reference":[{"type":"text", "text":"See %L for more information.", "links":[{"guide":"Best Practices Guide : Local Memory", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#chn1469549457114"}]}]}, {"type":"brief", "text":"Stall-Free,\\n147456B requested,\\n262144B implemented."}]}, {"name":"kernel_WFeeder.B0", "type":"basicblock", "children":[{"name":"State", "type":"resource", "data":[7, 320, 0, 0, 0], "details":[{"type":"brief", "text":"Live values and control logic"}, {"type":"text", "text":"Resources for live values and control logic. To reduce this area:", "details":[{"type":"text", "text":"reduce size of local variables"}, {"type":"text", "text":"reduce scope of local variables, localizing them as much as possible"}, {"type":"text", "text":"reduce number of nested loops"}]}], "children":[{"name":"No Source Line", "type":"resource", "data":[7, 254, 0, 0, 0]}, {"name":"a.cl:315", "type":"resource", "data":[0, 32, 0, 0, 0], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl", "line":315}]]}, {"name":"a.cl:318", "type":"resource", "data":[0, 34, 0, 0, 0], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl", "line":318}]]}]}, {"name":"Feedback", "type":"resource", "data":[7, 2, 0, 0, 0], "details":[{"type":"brief", "text":"Loop-carried dependencies"}, {"type":"text", "text":"Resources for loop-carried dependencies. To reduce this area:", "details":[{"type":"text", "text":"reduce number and size of loop-carried variables"}]}], "children":[{"name":"a.cl:297", "type":"resource", "data":[7, 2, 0, 0, 0], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl", "line":297}]]}]}, {"name":"Cluster logic", "type":"resource", "data":[9, 8, 0, 0, 1], "details":[{"type":"brief", "text":"Logic required to efficiently support sets of operations that do not stall"}, {"type":"text", "text":"Logic required to efficiently support sets of operations that do not stall. This area cannot be affected directly."}]}, {"name":"Computation", "type":"resource", "children":[{"name":"a.cl:315", "type":"resource", "data":[871.5, 361, 0, 0, 0], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl", "line":315}]], "children":[{"name":"32-bit Integer Add", "type":"resource", "count":1, "data":[10.5, 0, 0, 0, 0]}, {"name":"32-bit Integer Divide", "type":"resource", "count":1, "data":[861, 361, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:316", "type":"resource", "data":[10.5, 0, 0, 0, 0], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl", "line":316}]], "children":[{"name":"32-bit Integer Add", "type":"resource", "count":1, "data":[10.5, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:317", "type":"resource", "data":[21, 0, 0, 0, 0], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl", "line":317}]], "children":[{"name":"32-bit Integer Add", "type":"resource", "count":1, "data":[21, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:318", "type":"resource", "data":[146, 2, 0, 0, 0], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl", "line":318}]], "children":[{"name":"32-bit Integer Add", "type":"resource", "count":1, "data":[32, 0, 0, 0, 0]}, {"name":"32-bit Integer Compare", "type":"resource", "count":2, "data":[70, 2, 0, 0, 0]}, {"name":"32-bit Select", "type":"resource", "count":1, "data":[11, 0, 0, 0, 0]}, {"name":"33-bit Integer Add", "type":"resource", "count":1, "data":[33, 0, 0, 0, 0]}], "replace_name":"true"}]}]}, {"name":"kernel_WFeeder.B1", "type":"basicblock", "children":[{"name":"Feedback", "type":"resource", "data":[5, 8, 0, 0, 0], "details":[{"type":"brief", "text":"Loop-carried dependencies"}, {"type":"text", "text":"Resources for loop-carried dependencies. To reduce this area:", "details":[{"type":"text", "text":"reduce number and size of loop-carried variables"}]}], "children":[{"name":"a.cl:458", "type":"resource", "data":[5, 8, 0, 0, 0], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl", "line":458}]]}]}]}, {"name":"kernel_WFeeder.B2", "type":"basicblock", "children":[{"name":"State", "type":"resource", "data":[3638, 96742, 33, 0, 204], "details":[{"type":"brief", "text":"Live values and control logic"}, {"type":"text", "text":"Resources for live values and control logic. To reduce this area:", "details":[{"type":"text", "text":"reduce size of local variables"}, {"type":"text", "text":"reduce scope of local variables, localizing them as much as possible"}, {"type":"text", "text":"reduce number of nested loops"}]}], "children":[{"name":"No Source Line", "type":"resource", "data":[3638, 96742, 33, 0, 204]}]}, {"name":"Feedback", "type":"resource", "data":[3793, 9, 0, 0, 0], "details":[{"type":"brief", "text":"Loop-carried dependencies"}, {"type":"text", "text":"Resources for loop-carried dependencies. To reduce this area:", "details":[{"type":"text", "text":"reduce number and size of loop-carried variables"}]}], "children":[{"name":"a.cl:302", "type":"resource", "data":[416, 0, 0, 0, 0], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl", "line":302}]]}, {"name":"a.cl:303", "type":"resource", "data":[16, 0, 0, 0, 0], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl", "line":303}]]}, {"name":"a.cl:318", "type":"resource", "data":[16, 9, 0, 0, 0], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl", "line":318}]]}, {"name":"a.cl:450", "type":"resource", "data":[3345, 0, 0, 0, 0], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl", "line":450}]]}]}, {"name":"Cluster logic", "type":"resource", "data":[2109, 4184, 103, 0, 4], "details":[{"type":"brief", "text":"Logic required to efficiently support sets of operations that do not stall"}, {"type":"text", "text":"Logic required to efficiently support sets of operations that do not stall. This area cannot be affected directly."}]}, {"name":"Computation", "type":"resource", "children":[{"name":"No Source Line", "type":"resource", "data":[1278, 774, 0, 0, 0], "debug":[[{"filename":"", "line":0}]], "children":[{"name":"32-bit Integer Add", "type":"resource", "count":9, "data":[288, 0, 0, 0, 0]}, {"name":"32-bit Integer Multiply", "type":"resource", "count":9, "data":[990, 774, 0, 0, 0]}]}, {"name":"a.cl:302", "type":"resource", "data":[416, 0, 0, 0, 0], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl", "line":302}]], "children":[{"name":"32-bit Select", "type":"resource", "count":16, "data":[416, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:318", "type":"resource", "data":[48, 1, 0, 0, 0], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl", "line":318}]], "children":[{"name":"1-bit And", "type":"resource", "count":3, "data":[3, 0, 0, 0, 0]}, {"name":"1-bit Xor", "type":"resource", "count":3, "data":[1, 1, 0, 0, 0]}, {"name":"33-bit Integer Add", "type":"resource", "count":1, "data":[33, 0, 0, 0, 0]}, {"name":"33-bit Integer Compare", "type":"resource", "count":1, "data":[11, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:324", "type":"resource", "data":[35, 1, 0, 0, 0], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl", "line":324}]], "children":[{"name":"32-bit Integer Compare", "type":"resource", "count":1, "data":[35, 1, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:325", "type":"resource", "data":[305, 83, 0, 0, 0], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl", "line":325}]], "children":[{"name":"32-bit Integer Divide", "type":"resource", "count":1, "data":[305, 83, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:329", "type":"resource", "data":[35, 1, 0, 0, 0], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl", "line":329}]], "children":[{"name":"32-bit Integer Compare", "type":"resource", "count":1, "data":[35, 1, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:330", "type":"resource", "data":[1, 0, 0, 0, 0], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl", "line":330}]], "children":[{"name":"1-bit And", "type":"resource", "count":1, "data":[1, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:333", "type":"resource", "data":[1, 0, 0, 0, 0], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl", "line":333}]], "children":[{"name":"Channel Read", "type":"resource", "count":1, "data":[1, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:370", "type":"resource", "data":[280, 8, 0, 0, 0], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl", "line":370}]], "children":[{"name":"32-bit Integer Compare", "type":"resource", "count":8, "data":[280, 8, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:377", "type":"resource", "data":[256, 0, 0, 0, 0], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl", "line":377}]], "children":[{"name":"32-bit Integer Add", "type":"resource", "count":8, "data":[256, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:381", "type":"resource", "data":[16, 16, 0, 0, 0], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl", "line":381}]], "children":[{"name":"1-bit And", "type":"resource", "count":8, "data":[8, 8, 0, 0, 0]}, {"name":"32-bit Integer Compare", "type":"resource", "count":8, "data":[8, 8, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:395", "type":"resource", "data":[2048, 784, 0, 0, 0], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl", "line":395}]], "children":[{"name":"32-bit Integer Divide", "type":"resource", "count":8, "data":[2048, 784, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:397", "type":"resource", "data":[34056, 768, 0, 0, 0], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl", "line":397}]], "children":[{"name":"32-bit Integer Remainder", "type":"resource", "count":8, "data":[34056, 768, 0, 0, 0], "details":[{"type":"text", "text":"Implemented using inlined soft-IP."}]}], "replace_name":"true"}, {"name":"a.cl:402", "type":"resource", "data":[280, 192, 0, 0, 0], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl", "line":402}]], "children":[{"name":"1-bit And", "type":"resource", "count":8, "data":[8, 0, 0, 0, 0]}, {"name":"Store", "type":"resource", "count":8, "data":[272, 192, 0, 0, 0], "details":[{"type":"text", "text":"Store uses a Local-pipelined never-stall LSU"}, {"type":"brief", "text":"Local-pipelined never-stall LSU"}, {"type":"text", "text":"Stall-free write to memory declared on %L.", "links":[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl", "line":"304"}]}, {"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}], "replace_name":"true"}, {"name":"a.cl:407", "type":"resource", "data":[2440, 664, 0, 0, 0], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl", "line":407}]], "children":[{"name":"32-bit Integer Divide", "type":"resource", "count":8, "data":[2440, 664, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:411", "type":"resource", "data":[280, 8, 0, 0, 0], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl", "line":411}]], "children":[{"name":"32-bit Integer Compare", "type":"resource", "count":8, "data":[280, 8, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:413", "type":"resource", "data":[280, 8, 0, 0, 0], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl", "line":413}]], "children":[{"name":"32-bit Integer Compare", "type":"resource", "count":8, "data":[280, 8, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:414", "type":"resource", "data":[8, 8, 0, 0, 0], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl", "line":414}]], "children":[{"name":"1-bit And", "type":"resource", "count":8, "data":[8, 8, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:423", "type":"resource", "data":[3, 3, 0, 0, 0], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl", "line":423}]], "children":[{"name":"1-bit Xor", "type":"resource", "count":8, "data":[3, 3, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:426", "type":"resource", "data":[1016, 312, 0, 0, 0], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl", "line":426}]], "children":[{"name":"32-bit Integer Divide", "type":"resource", "count":8, "data":[1016, 312, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:428", "type":"resource", "data":[28464, 248, 0, 0, 0], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl", "line":428}]], "children":[{"name":"32-bit Integer Remainder", "type":"resource", "count":8, "data":[28464, 248, 0, 0, 0], "details":[{"type":"text", "text":"Implemented using inlined soft-IP."}]}], "replace_name":"true"}, {"name":"a.cl:433", "type":"resource", "data":[2136, 4168, 0, 0, 0], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl", "line":433}]], "children":[{"name":"1-bit And", "type":"resource", "count":8, "data":[8, 0, 0, 0, 0]}, {"name":"Load", "type":"resource", "count":8, "data":[2128, 4168, 0, 0, 0], "details":[{"type":"text", "text":"Load uses a Local-pipelined never-stall LSU"}, {"type":"brief", "text":"Local-pipelined never-stall LSU"}, {"type":"text", "text":"Stall-free read from memory declared on %L.", "links":[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl", "line":"304"}]}, {"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}], "replace_name":"true"}, {"name":"a.cl:450", "type":"resource", "data":[3892, 2850, 0, 0, 0], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl", "line":450}]], "children":[{"name":"32-bit Select", "type":"resource", "count":128, "data":[3862, 2848, 0, 0, 0]}, {"name":"33-bit Select", "type":"resource", "count":1, "data":[27, 0, 0, 0, 0]}, {"name":"Channel Write", "type":"resource", "count":1, "data":[3, 2, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:455", "type":"resource", "data":[32, 0, 0, 0, 0], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl", "line":455}]], "children":[{"name":"32-bit Integer Add", "type":"resource", "count":1, "data":[32, 0, 0, 0, 0]}], "replace_name":"true"}]}]}]}, {"name":"kernel_WLoader", "compute_units":1, "type":"function", "total_percent":[0.858601, 0.571631, 0.342989, 0.392458, 0], "total_kernel_resources":[10508, 12802, 46, 0, 8], "details":[{"type":"text", "text":"Number of compute units: 1"}, {"type":"text", "text":"Kernel attribute \'uses_global_work_offset\' not specified. Add \'__attribute__((uses_global_work_offset(0)))\' to reduce area utilization if the kernel will always be enqueued with a 0 or NULL global_work_offset argument in clEnqueueNDRangeKernel. Add \'__attribute__((uses_global_work_offset(1)))\' to hide this suggestion without affecting kernel functionality."}, {"type":"brief", "text":"1 compute unit.\\nKernel attribute \'uses_global_work_offset\' not specified. Add \'__attribute__((uses_global_work_offset(0)))\' to reduce area utilization if the kernel will always be enqueued with a 0 or NULL global_work_offset argument in clEnqueueNDRangeKernel. Add \'__attribute__((uses_global_work_offset(1)))\' to hide this suggestion without affecting kernel functionality."}], "children":[{"name":"Function overhead", "type":"resource", "data":[1463, 1467, 0, 0, 6], "details":[{"type":"text", "text":"Kernel dispatch logic."}, {"type":"brief", "text":"Kernel dispatch logic."}]}, {"name":"Coalesced Private Variables: \\n - \'_addr_temp\' (a.cl:276)\\n - \'_128\' (a.cl:289)", "type":"resource", "data":[24, 101, 0, 0, 0], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl", "line":276}], [{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl", "line":289}]], "details":[{"type":"text", "text":"Type: Register"}, {"type":"text", "text":"1 register of width 32 and depth 1"}, {"type":"brief", "text":"Register,\\n1 reg, 32 width by 1 depth"}]}, {"name":"Private Variable: \\n - \'_WLoader_s0_mk_ci_kx_ky_coo_my_cooo\' (a.cl:281)", "type":"resource", "data":[7, 19, 0, 0, 0], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl", "line":281}]], "details":[{"type":"text", "text":"Type: Register"}, {"type":"text", "text":"1 register of width 15 and depth 1"}, {"type":"brief", "text":"Register,\\n1 reg, 15 width by 1 depth"}]}, {"name":"Private Variable: \\n - \'_WLoader_s0_n\' (a.cl:279)", "type":"resource", "data":[8, 66, 0, 0, 0], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl", "line":279}]], "details":[{"type":"text", "text":"Type: Register"}, {"type":"text", "text":"1 register of width 33"}, {"type":"brief", "text":"Register,\\n1 reg, 33 width"}]}, {"name":"kernel_WLoader.B0", "type":"basicblock", "children":[{"name":"State", "type":"resource", "data":[7, 262, 0, 0, 0], "details":[{"type":"brief", "text":"Live values and control logic"}, {"type":"text", "text":"Resources for live values and control logic. To reduce this area:", "details":[{"type":"text", "text":"reduce size of local variables"}, {"type":"text", "text":"reduce scope of local variables, localizing them as much as possible"}, {"type":"text", "text":"reduce number of nested loops"}]}], "children":[{"name":"No Source Line", "type":"resource", "data":[7, 228, 0, 0, 0]}, {"name":"a.cl:279", "type":"resource", "data":[0, 34, 0, 0, 0], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl", "line":279}]]}]}, {"name":"Feedback", "type":"resource", "data":[7, 2, 0, 0, 0], "details":[{"type":"brief", "text":"Loop-carried dependencies"}, {"type":"text", "text":"Resources for loop-carried dependencies. To reduce this area:", "details":[{"type":"text", "text":"reduce number and size of loop-carried variables"}]}], "children":[{"name":"a.cl:273", "type":"resource", "data":[7, 2, 0, 0, 0], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl", "line":273}]]}]}, {"name":"Cluster logic", "type":"resource", "data":[9, 8, 0, 0, 1], "details":[{"type":"brief", "text":"Logic required to efficiently support sets of operations that do not stall"}, {"type":"text", "text":"Logic required to efficiently support sets of operations that do not stall. This area cannot be affected directly."}]}, {"name":"Computation", "type":"resource", "children":[{"name":"a.cl:278", "type":"resource", "data":[861, 361, 0, 0, 0], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl", "line":278}]], "children":[{"name":"32-bit Integer Divide", "type":"resource", "count":1, "data":[861, 361, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:279", "type":"resource", "data":[151, 2, 0, 0, 0], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl", "line":279}]], "children":[{"name":"32-bit Integer Add", "type":"resource", "count":1, "data":[32, 0, 0, 0, 0]}, {"name":"32-bit Integer Compare", "type":"resource", "count":2, "data":[70, 2, 0, 0, 0]}, {"name":"32-bit Select", "type":"resource", "count":1, "data":[16, 0, 0, 0, 0]}, {"name":"33-bit Integer Add", "type":"resource", "count":1, "data":[33, 0, 0, 0, 0]}], "replace_name":"true"}]}]}, {"name":"kernel_WLoader.B1", "type":"basicblock", "children":[{"name":"State", "type":"resource", "data":[1, 7, 0, 0, 0], "details":[{"type":"brief", "text":"Live values and control logic"}, {"type":"text", "text":"Resources for live values and control logic. To reduce this area:", "details":[{"type":"text", "text":"reduce size of local variables"}, {"type":"text", "text":"reduce scope of local variables, localizing them as much as possible"}, {"type":"text", "text":"reduce number of nested loops"}]}], "children":[{"name":"No Source Line", "type":"resource", "data":[1, 7, 0, 0, 0]}]}, {"name":"Feedback", "type":"resource", "data":[33, 9, 0, 0, 0], "details":[{"type":"brief", "text":"Loop-carried dependencies"}, {"type":"text", "text":"Resources for loop-carried dependencies. To reduce this area:", "details":[{"type":"text", "text":"reduce number and size of loop-carried variables"}]}], "children":[{"name":"a.cl:276", "type":"resource", "data":[3.4, 0, 0, 0, 0], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl", "line":276}]]}, {"name":"a.cl:277", "type":"resource", "data":[3.4, 0, 0, 0, 0], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl", "line":277}]]}, {"name":"a.cl:279", "type":"resource", "data":[16, 9, 0, 0, 0], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl", "line":279}]]}, {"name":"a.cl:283", "type":"resource", "data":[3.4, 0, 0, 0, 0], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl", "line":283}]]}, {"name":"a.cl:289", "type":"resource", "data":[3.4, 0, 0, 0, 0], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl", "line":289}]]}, {"name":"a.cl:290", "type":"resource", "data":[3.4, 0, 0, 0, 0], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl", "line":290}]]}]}, {"name":"Cluster logic", "type":"resource", "data":[13, 10, 0, 0, 1], "details":[{"type":"brief", "text":"Logic required to efficiently support sets of operations that do not stall"}, {"type":"text", "text":"Logic required to efficiently support sets of operations that do not stall. This area cannot be affected directly."}]}, {"name":"Computation", "type":"resource", "children":[{"name":"a.cl:276", "type":"resource", "data":[5.4, 0, 0, 0, 0], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl", "line":276}]], "children":[{"name":"33-bit Select", "type":"resource", "count":1, "data":[5.4, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:277", "type":"resource", "data":[5.4, 0, 0, 0, 0], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl", "line":277}]], "children":[{"name":"33-bit Select", "type":"resource", "count":1, "data":[5.4, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:279", "type":"resource", "data":[46, 1, 0, 0, 0], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl", "line":279}]], "children":[{"name":"1-bit And", "type":"resource", "count":2, "data":[2, 1, 0, 0, 0]}, {"name":"33-bit Integer Add", "type":"resource", "count":1, "data":[33, 0, 0, 0, 0]}, {"name":"33-bit Integer Compare", "type":"resource", "count":1, "data":[11, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:283", "type":"resource", "data":[5.4, 0, 0, 0, 0], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl", "line":283}]], "children":[{"name":"33-bit Select", "type":"resource", "count":1, "data":[5.4, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:289", "type":"resource", "data":[5.4, 0, 0, 0, 0], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl", "line":289}]], "children":[{"name":"33-bit Select", "type":"resource", "count":1, "data":[5.4, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:290", "type":"resource", "data":[5.4, 0, 0, 0, 0], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl", "line":290}]], "children":[{"name":"33-bit Select", "type":"resource", "count":1, "data":[5.4, 0, 0, 0, 0]}], "replace_name":"true"}]}]}, {"name":"kernel_WLoader.B2", "type":"basicblock", "children":[{"name":"Feedback", "type":"resource", "data":[5, 8, 0, 0, 0], "details":[{"type":"brief", "text":"Loop-carried dependencies"}, {"type":"text", "text":"Resources for loop-carried dependencies. To reduce this area:", "details":[{"type":"text", "text":"reduce number and size of loop-carried variables"}]}], "children":[{"name":"a.cl:293", "type":"resource", "data":[5, 8, 0, 0, 0], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl", "line":293}]]}]}]}, {"name":"kernel_WLoader.B4", "type":"basicblock", "children":[{"name":"State", "type":"resource", "data":[230, 5531, 2, 0, 0], "details":[{"type":"brief", "text":"Live values and control logic"}, {"type":"text", "text":"Resources for live values and control logic. To reduce this area:", "details":[{"type":"text", "text":"reduce size of local variables"}, {"type":"text", "text":"reduce scope of local variables, localizing them as much as possible"}, {"type":"text", "text":"reduce number of nested loops"}]}], "children":[{"name":"No Source Line", "type":"resource", "data":[230, 5531, 2, 0, 0]}]}, {"name":"Feedback", "type":"resource", "data":[34, 25, 0, 0, 0], "details":[{"type":"brief", "text":"Loop-carried dependencies"}, {"type":"text", "text":"Resources for loop-carried dependencies. To reduce this area:", "details":[{"type":"text", "text":"reduce number and size of loop-carried variables"}]}], "children":[{"name":"a.cl:276", "type":"resource", "data":[0.4, 0, 0, 0, 0], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl", "line":276}]]}, {"name":"a.cl:277", "type":"resource", "data":[0.4, 0, 0, 0, 0], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl", "line":277}]]}, {"name":"a.cl:279", "type":"resource", "data":[25, 18, 0, 0, 0], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl", "line":279}]]}, {"name":"a.cl:281", "type":"resource", "data":[7, 7, 0, 0, 0], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl", "line":281}]]}, {"name":"a.cl:283", "type":"resource", "data":[0.4, 0, 0, 0, 0], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl", "line":283}]]}, {"name":"a.cl:289", "type":"resource", "data":[0.4, 0, 0, 0, 0], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl", "line":289}]]}, {"name":"a.cl:290", "type":"resource", "data":[0.4, 0, 0, 0, 0], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl", "line":290}]]}]}, {"name":"Cluster logic", "type":"resource", "data":[47, 78, 2, 0, 0], "details":[{"type":"brief", "text":"Logic required to efficiently support sets of operations that do not stall"}, {"type":"text", "text":"Logic required to efficiently support sets of operations that do not stall. This area cannot be affected directly."}]}, {"name":"Computation", "type":"resource", "children":[{"name":"No Source Line", "type":"resource", "data":[2, 0, 0, 0, 0], "debug":[[{"filename":"", "line":0}]], "children":[{"name":"1-bit And", "type":"resource", "count":1, "data":[1, 0, 0, 0, 0]}, {"name":"1-bit Or", "type":"resource", "count":1, "data":[1, 0, 0, 0, 0]}]}, {"name":"a.cl:281", "type":"resource", "data":[21, 0, 0, 0, 0], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl", "line":281}]], "children":[{"name":"1-bit And", "type":"resource", "count":1, "data":[1, 0, 0, 0, 0]}, {"name":"15-bit Integer Add", "type":"resource", "count":1, "data":[15, 0, 0, 0, 0]}, {"name":"15-bit Integer Compare", "type":"resource", "count":1, "data":[5, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:284", "type":"resource", "data":[4242, 64, 0, 0, 0], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl", "line":284}]], "children":[{"name":"32-bit Integer Remainder", "type":"resource", "count":1, "data":[4242, 64, 0, 0, 0], "details":[{"type":"text", "text":"Implemented using inlined soft-IP."}]}], "replace_name":"true"}, {"name":"a.cl:286", "type":"resource", "data":[3235, 4779, 42, 0, 0], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl", "line":286}]], "children":[{"name":"Load", "type":"resource", "count":1, "data":[3235, 4779, 42, 0, 0], "details":[{"type":"text", "text":"Load uses a Burst-coalesced cached LSU.  Load with a private 512 kilobit cache. Cache is not shared with any other load. It is flushed on kernel start. Use Dynamic Profiler to verify cache effectiveness. Other kernels should not be updating the data in global memory while this kernel is using it. Cache is created when memory access pattern is data-dependent or appears to be repetitive. Simplify access pattern or mark pointer as \'volatile\' to disable generation of this cache."}, {"type":"brief", "text":"Burst-coalesced cached LSU,\\nLoad with a private 512 kilobit cache"}]}], "replace_name":"true"}, {"name":"a.cl:287", "type":"resource", "data":[3, 2, 0, 0, 0], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl", "line":287}]], "children":[{"name":"Channel Write", "type":"resource", "count":1, "data":[3, 2, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:289", "type":"resource", "data":[32, 0, 0, 0, 0], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl", "line":289}]], "children":[{"name":"32-bit Integer Add", "type":"resource", "count":1, "data":[32, 0, 0, 0, 0]}], "replace_name":"true"}]}]}]}, {"name":"kernel_unloader", "compute_units":1, "type":"function", "total_percent":[0.326879, 0.206351, 0.13921, 0.145039, 0], "total_kernel_resources":[3311, 5196, 17, 0, 27], "details":[{"type":"text", "text":"Number of compute units: 1"}, {"type":"text", "text":"Kernel attribute \'uses_global_work_offset\' not specified. Add \'__attribute__((uses_global_work_offset(0)))\' to reduce area utilization if the kernel will always be enqueued with a 0 or NULL global_work_offset argument in clEnqueueNDRangeKernel. Add \'__attribute__((uses_global_work_offset(1)))\' to hide this suggestion without affecting kernel functionality."}, {"type":"brief", "text":"1 compute unit.\\nKernel attribute \'uses_global_work_offset\' not specified. Add \'__attribute__((uses_global_work_offset(0)))\' to reduce area utilization if the kernel will always be enqueued with a 0 or NULL global_work_offset argument in clEnqueueNDRangeKernel. Add \'__attribute__((uses_global_work_offset(1)))\' to hide this suggestion without affecting kernel functionality."}], "children":[{"name":"Function overhead", "type":"resource", "data":[1463, 1467, 0, 0, 6], "details":[{"type":"text", "text":"Kernel dispatch logic."}, {"type":"brief", "text":"Kernel dispatch logic."}]}, {"name":"Coalesced Private Variables: \\n - \'_addr_temp\' (a.cl:733)\\n - \'_386\' (a.cl:745)", "type":"resource", "data":[7, 36, 0, 0, 0], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl", "line":733}], [{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl", "line":745}]], "details":[{"type":"text", "text":"Type: Register"}, {"type":"text", "text":"1 register of width 32 and depth 1"}, {"type":"brief", "text":"Register,\\n1 reg, 32 width by 1 depth"}]}, {"name":"Private Variable: \\n - \'_unloader_s0_n\' (a.cl:736)", "type":"resource", "data":[8, 66, 0, 0, 0], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl", "line":736}]], "details":[{"type":"text", "text":"Type: Register"}, {"type":"text", "text":"1 register of width 33"}, {"type":"brief", "text":"Register,\\n1 reg, 33 width"}]}, {"name":"Private Variable: \\n - \'_unloader_s0_yyy_xxx_coo_mx_my_y_x\' (a.cl:738)", "type":"resource", "data":[7, 17, 0, 0, 0], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl", "line":738}]], "details":[{"type":"text", "text":"Type: Register"}, {"type":"text", "text":"1 register of width 13 and depth 1"}, {"type":"brief", "text":"Register,\\n1 reg, 13 width by 1 depth"}]}, {"name":"kernel_unloader.B0", "type":"basicblock", "children":[{"name":"State", "type":"resource", "data":[7, 262, 0, 0, 0], "details":[{"type":"brief", "text":"Live values and control logic"}, {"type":"text", "text":"Resources for live values and control logic. To reduce this area:", "details":[{"type":"text", "text":"reduce size of local variables"}, {"type":"text", "text":"reduce scope of local variables, localizing them as much as possible"}, {"type":"text", "text":"reduce number of nested loops"}]}], "children":[{"name":"No Source Line", "type":"resource", "data":[7, 228, 0, 0, 0]}, {"name":"a.cl:736", "type":"resource", "data":[0, 34, 0, 0, 0], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl", "line":736}]]}]}, {"name":"Feedback", "type":"resource", "data":[7, 2, 0, 0, 0], "details":[{"type":"brief", "text":"Loop-carried dependencies"}, {"type":"text", "text":"Resources for loop-carried dependencies. To reduce this area:", "details":[{"type":"text", "text":"reduce number and size of loop-carried variables"}]}], "children":[{"name":"a.cl:730", "type":"resource", "data":[7, 2, 0, 0, 0], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl", "line":730}]]}]}, {"name":"Cluster logic", "type":"resource", "data":[9, 8, 0, 0, 1], "details":[{"type":"brief", "text":"Logic required to efficiently support sets of operations that do not stall"}, {"type":"text", "text":"Logic required to efficiently support sets of operations that do not stall. This area cannot be affected directly."}]}, {"name":"Computation", "type":"resource", "children":[{"name":"a.cl:735", "type":"resource", "data":[861, 361, 0, 0, 0], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl", "line":735}]], "children":[{"name":"32-bit Integer Divide", "type":"resource", "count":1, "data":[861, 361, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:736", "type":"resource", "data":[151, 2, 0, 0, 0], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl", "line":736}]], "children":[{"name":"32-bit Integer Add", "type":"resource", "count":1, "data":[32, 0, 0, 0, 0]}, {"name":"32-bit Integer Compare", "type":"resource", "count":2, "data":[70, 2, 0, 0, 0]}, {"name":"32-bit Select", "type":"resource", "count":1, "data":[16, 0, 0, 0, 0]}, {"name":"33-bit Integer Add", "type":"resource", "count":1, "data":[33, 0, 0, 0, 0]}], "replace_name":"true"}]}]}, {"name":"kernel_unloader.B1", "type":"basicblock", "children":[{"name":"State", "type":"resource", "data":[1, 7, 0, 0, 0], "details":[{"type":"brief", "text":"Live values and control logic"}, {"type":"text", "text":"Resources for live values and control logic. To reduce this area:", "details":[{"type":"text", "text":"reduce size of local variables"}, {"type":"text", "text":"reduce scope of local variables, localizing them as much as possible"}, {"type":"text", "text":"reduce number of nested loops"}]}], "children":[{"name":"No Source Line", "type":"resource", "data":[1, 7, 0, 0, 0]}]}, {"name":"Feedback", "type":"resource", "data":[33, 9, 0, 0, 0], "details":[{"type":"brief", "text":"Loop-carried dependencies"}, {"type":"text", "text":"Resources for loop-carried dependencies. To reduce this area:", "details":[{"type":"text", "text":"reduce number and size of loop-carried variables"}]}], "children":[{"name":"a.cl:733", "type":"resource", "data":[2.83333, 0, 0, 0, 0], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl", "line":733}]]}, {"name":"a.cl:734", "type":"resource", "data":[2.83333, 0, 0, 0, 0], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl", "line":734}]]}, {"name":"a.cl:736", "type":"resource", "data":[16, 9, 0, 0, 0], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl", "line":736}]]}, {"name":"a.cl:741", "type":"resource", "data":[2.83333, 0, 0, 0, 0], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl", "line":741}]]}, {"name":"a.cl:744", "type":"resource", "data":[2.83333, 0, 0, 0, 0], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl", "line":744}]]}, {"name":"a.cl:745", "type":"resource", "data":[2.83333, 0, 0, 0, 0], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl", "line":745}]]}, {"name":"a.cl:746", "type":"resource", "data":[2.83333, 0, 0, 0, 0], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl", "line":746}]]}]}, {"name":"Cluster logic", "type":"resource", "data":[13, 10, 0, 0, 1], "details":[{"type":"brief", "text":"Logic required to efficiently support sets of operations that do not stall"}, {"type":"text", "text":"Logic required to efficiently support sets of operations that do not stall. This area cannot be affected directly."}]}, {"name":"Computation", "type":"resource", "children":[{"name":"a.cl:733", "type":"resource", "data":[4.5, 0, 0, 0, 0], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl", "line":733}]], "children":[{"name":"33-bit Select", "type":"resource", "count":1, "data":[4.5, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:734", "type":"resource", "data":[4.5, 0, 0, 0, 0], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl", "line":734}]], "children":[{"name":"33-bit Select", "type":"resource", "count":1, "data":[4.5, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:736", "type":"resource", "data":[46, 1, 0, 0, 0], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl", "line":736}]], "children":[{"name":"1-bit And", "type":"resource", "count":2, "data":[2, 1, 0, 0, 0]}, {"name":"33-bit Integer Add", "type":"resource", "count":1, "data":[33, 0, 0, 0, 0]}, {"name":"33-bit Integer Compare", "type":"resource", "count":1, "data":[11, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:741", "type":"resource", "data":[4.5, 0, 0, 0, 0], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl", "line":741}]], "children":[{"name":"33-bit Select", "type":"resource", "count":1, "data":[4.5, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:744", "type":"resource", "data":[4.5, 0, 0, 0, 0], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl", "line":744}]], "children":[{"name":"33-bit Select", "type":"resource", "count":1, "data":[4.5, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:745", "type":"resource", "data":[4.5, 0, 0, 0, 0], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl", "line":745}]], "children":[{"name":"33-bit Select", "type":"resource", "count":1, "data":[4.5, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:746", "type":"resource", "data":[4.5, 0, 0, 0, 0], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl", "line":746}]], "children":[{"name":"33-bit Select", "type":"resource", "count":1, "data":[4.5, 0, 0, 0, 0]}], "replace_name":"true"}]}]}, {"name":"kernel_unloader.B2", "type":"basicblock", "children":[{"name":"Feedback", "type":"resource", "data":[5, 8, 0, 0, 0], "details":[{"type":"brief", "text":"Loop-carried dependencies"}, {"type":"text", "text":"Resources for loop-carried dependencies. To reduce this area:", "details":[{"type":"text", "text":"reduce number and size of loop-carried variables"}]}], "children":[{"name":"a.cl:749", "type":"resource", "data":[5, 8, 0, 0, 0], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl", "line":749}]]}]}]}, {"name":"kernel_unloader.B4", "type":"basicblock", "children":[{"name":"State", "type":"resource", "data":[43, 137, 0, 0, 1], "details":[{"type":"brief", "text":"Live values and control logic"}, {"type":"text", "text":"Resources for live values and control logic. To reduce this area:", "details":[{"type":"text", "text":"reduce size of local variables"}, {"type":"text", "text":"reduce scope of local variables, localizing them as much as possible"}, {"type":"text", "text":"reduce number of nested loops"}]}], "children":[{"name":"No Source Line", "type":"resource", "data":[43, 137, 0, 0, 1]}]}, {"name":"Feedback", "type":"resource", "data":[33, 22, 0, 0, 0], "details":[{"type":"brief", "text":"Loop-carried dependencies"}, {"type":"text", "text":"Resources for loop-carried dependencies. To reduce this area:", "details":[{"type":"text", "text":"reduce number and size of loop-carried variables"}]}], "children":[{"name":"a.cl:733", "type":"resource", "data":[0.333333, 0, 0, 0, 0], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl", "line":733}]]}, {"name":"a.cl:734", "type":"resource", "data":[0.333333, 0, 0, 0, 0], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl", "line":734}]]}, {"name":"a.cl:736", "type":"resource", "data":[24, 15, 0, 0, 0], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl", "line":736}]]}, {"name":"a.cl:738", "type":"resource", "data":[7, 7, 0, 0, 0], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl", "line":738}]]}, {"name":"a.cl:741", "type":"resource", "data":[0.333333, 0, 0, 0, 0], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl", "line":741}]]}, {"name":"a.cl:744", "type":"resource", "data":[0.333333, 0, 0, 0, 0], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl", "line":744}]]}, {"name":"a.cl:745", "type":"resource", "data":[0.333333, 0, 0, 0, 0], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl", "line":745}]]}, {"name":"a.cl:746", "type":"resource", "data":[0.333333, 0, 0, 0, 0], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl", "line":746}]]}]}, {"name":"Cluster logic", "type":"resource", "data":[189, 345, 0, 0, 18], "details":[{"type":"brief", "text":"Logic required to efficiently support sets of operations that do not stall"}, {"type":"text", "text":"Logic required to efficiently support sets of operations that do not stall. This area cannot be affected directly."}]}, {"name":"Computation", "type":"resource", "children":[{"name":"No Source Line", "type":"resource", "data":[2, 0, 0, 0, 0], "debug":[[{"filename":"", "line":0}]], "children":[{"name":"1-bit And", "type":"resource", "count":1, "data":[1, 0, 0, 0, 0]}, {"name":"1-bit Or", "type":"resource", "count":1, "data":[1, 0, 0, 0, 0]}]}, {"name":"a.cl:738", "type":"resource", "data":[18, 0, 0, 0, 0], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl", "line":738}]], "children":[{"name":"1-bit And", "type":"resource", "count":1, "data":[1, 0, 0, 0, 0]}, {"name":"13-bit Integer Add", "type":"resource", "count":1, "data":[13, 0, 0, 0, 0]}, {"name":"13-bit Integer Compare", "type":"resource", "count":1, "data":[4, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:740", "type":"resource", "data":[1, 0, 0, 0, 0], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl", "line":740}]], "children":[{"name":"Channel Read", "type":"resource", "count":1, "data":[1, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:743", "type":"resource", "data":[348, 2436, 17, 0, 0], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl", "line":743}]], "children":[{"name":"Store", "type":"resource", "count":1, "data":[348, 2436, 17, 0, 0], "details":[{"type":"text", "text":"Store uses a Burst-coalesced LSU"}, {"type":"brief", "text":"Burst-coalesced LSU"}]}], "replace_name":"true"}, {"name":"a.cl:745", "type":"resource", "data":[32, 0, 0, 0, 0], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl", "line":745}]], "children":[{"name":"32-bit Integer Add", "type":"resource", "count":1, "data":[32, 0, 0, 0, 0]}], "replace_name":"true"}]}]}]}]}';
var area_srcJSON='{"children":[{"children":[{"data":[200000,275150,467,0,0],"details":[{"text":"Platform interface logic.","type":"text"}],"name":"Board interface","type":"resource"}],"name":"Static Partition","type":"partition"},{"data":[13691,19807,78,0,0],"details":[{"text":"Global interconnect for 2 global loads and 1 global store. Reduce number of global loads and stores to simplify global interconnect.","type":"text"},{"text":"For 2 global loads and 1 global store.","type":"brief"},{"links":[{"guide":"Best Practices Guide : Global Memory Interconnect","link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#hnj1476724450050"}],"text":"See %L for more information","type":"text"}],"name":"Global interconnect","type":"resource"},{"data":[2,71,2,0,0],"details":[{"text":"This read-only memory contains information for the host about the system and about each kernel in the system, including kernel names, arguments, and attributes. The system description ROM ensures that the binary image on the FPGA is compatible with the host program.","type":"text"},{"text":"Contains information for the host.","type":"brief"}],"name":"System description ROM","type":"resource"},{"children":[{"data":[11,1542,13,0,0],"debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl","line":74}]],"details":[{"text":"Channel is implemented 512 bits wide by 256 deep.","type":"text"},{"text":"512b wide by 256 deep.","type":"brief"},{"links":[{"guide":"Best Practices Guide : Channels","link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#qah1476410829821"}],"text":"See %L for more information","type":"text"}],"name":"a.cl:74 (_PLoader_PFeeder_channel)","type":"resource"},{"data":[11,19974,167,0,0],"debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl","line":75}]],"details":[{"text":"Channel is implemented 6656 bits wide by 256 deep.","type":"text"},{"text":"6656b wide by 256 deep.","type":"brief"},{"links":[{"guide":"Best Practices Guide : Channels","link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#qah1476410829821"}],"text":"See %L for more information","type":"text"}],"name":"a.cl:75 (_PFeeder_A_channel)","type":"resource"},{"data":[11,1542,13,0,0],"debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl","line":76}]],"details":[{"text":"Channel is implemented 512 bits wide by 256 deep.","type":"text"},{"text":"512b wide by 256 deep.","type":"brief"},{"links":[{"guide":"Best Practices Guide : Channels","link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#qah1476410829821"}],"text":"See %L for more information","type":"text"}],"name":"a.cl:76 (_WLoader_WFeeder_channel)","type":"resource"},{"data":[11,12294,103,0,0],"debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl","line":77}]],"details":[{"text":"Channel is implemented 4096 bits wide by 256 deep.","type":"text"},{"text":"4096b wide by 256 deep.","type":"brief"},{"links":[{"guide":"Best Practices Guide : Channels","link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#qah1476410829821"}],"text":"See %L for more information","type":"text"}],"name":"a.cl:77 (_WFeeder_B_channel)","type":"resource"},{"data":[11,774,7,0,0],"debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl","line":78}]],"details":[{"text":"Channel is implemented 256 bits wide by 256 deep.","type":"text"},{"text":"256b wide by 256 deep.","type":"brief"},{"links":[{"guide":"Best Practices Guide : Channels","link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#qah1476410829821"}],"text":"See %L for more information","type":"text"}],"name":"a.cl:78 (_Out_unloader_channel)","type":"resource"}],"data":[55,36126,303,0,0],"name":"Pipe and channel resources","type":"group"},{"children":[{"data":[4299.96,2281,9,0,5],"details":[{"text":"Feedback+Cluster logic","type":"brief"}],"name":"Data control overhead","type":"resource"},{"data":[1463,1467,0,0,6],"details":[{"text":"Kernel dispatch logic.","type":"text"},{"text":"Kernel dispatch logic.","type":"brief"}],"name":"Function overhead","type":"resource"},{"data":[7,18,0,0,0],"details":[{"text":"Type: Register","type":"text"},{"text":"1 register of width 14 and depth 1","type":"text"},{"text":"Register,\\n1 reg, 14 width by 1 depth","type":"brief"}],"name":"Coalesced Private Variables: \\n - \'_A_s0_ci_kx_ky_coo_mx_my_y_x\' (a.cl:483)\\n - \'_330\' (a.cl:639)\\n - \'_332\' (a.cl:641)\\n - \'_333\' (a.cl:642)\\n - \'_336\' (a.cl:645)\\n - \'_337\' (a.cl:646)\\n - \'_340\' (a.cl:649)\\n - \'_341\' (a.cl:650)","type":"resource"},{"data":[7,36,0,0,0],"details":[{"text":"Type: Register","type":"text"},{"text":"1 register of width 32 and depth 1","type":"text"},{"text":"Register,\\n1 reg, 32 width by 1 depth","type":"brief"}],"name":"Coalesced Private Variables: \\n - \'_C_pipe_base_temp\' (a.cl:475)\\n - \'_364\' (a.cl:687)","type":"resource"},{"data":[7,36,0,0,0],"details":[{"text":"Type: Register","type":"text"},{"text":"1 register of width 32 and depth 1","type":"text"},{"text":"Register,\\n1 reg, 32 width by 1 depth","type":"brief"}],"name":"Coalesced Private Variables: \\n - \'_C_pipe_iter_temp\' (a.cl:474)\\n - \'_380\' (a.cl:722)","type":"resource"},{"data":[56,288,0,0,0],"details":[{"text":"Type: Register","type":"text"},{"text":"8 registers of width 32 and depth 1","type":"text"},{"text":"Register,\\n8 regs, 32 width by 1 depth","type":"brief"}],"name":"Coalesced Private Variables: \\n - \'_C_pipe_shreg\' (a.cl:465)\\n - \'_377\' (a.cl:715)","type":"resource"},{"data":[0,0,104,0,0],"details":[{"text":"Type: Shift Register (104 or fewer tap points)","type":"text"},{"text":"104 registers of width 32 and depth 256","type":"text"},{"text":"Shift Register,\\n104 regs, 32 width by 256 depth","type":"brief"}],"name":"Coalesced Private Variables: \\n - \'_C_shreg\' (a.cl:464)\\n - \'_297\' (a.cl:584)","type":"resource"},{"data":[7,13,0,0,0],"details":[{"text":"Type: Register","type":"text"},{"text":"1 register of width 9 and depth 1","type":"text"},{"text":"Register,\\n1 reg, 9 width by 1 depth","type":"brief"}],"name":"Coalesced Private Variables: \\n - \'_C_shreg\' (a.cl:464)\\n - \'_C_pipe_shreg\' (a.cl:465)\\n - \'_297\' (a.cl:584)","type":"resource"},{"data":[1677,8333,0,0,0],"details":[{"text":"Type: Register","type":"text"},{"text":"208 registers of width 32 and depth 1","type":"text"},{"text":"Register,\\n208 regs, 32 width by 1 depth","type":"brief"}],"name":"Coalesced Private Variables: \\n - \'_PFeeder_A_channel_array\' (a.cl:472)\\n - \'_263\' (a.cl:525)\\n - \'_268\' (a.cl:537)\\n - \'_270\' (a.cl:540)","type":"resource"},{"data":[1559,7143,0,0,0],"details":[{"text":"Type: Register","type":"text"},{"text":"128 registers of width 32 and depth 1","type":"text"},{"text":"Register,\\n128 regs, 32 width by 1 depth","type":"brief"}],"name":"Coalesced Private Variables: \\n - \'_WFeeder_B_channel_array\' (a.cl:471)\\n - \'_272\' (a.cl:544)\\n - \'_277\' (a.cl:556)\\n - \'_279\' (a.cl:559)","type":"resource"},{"data":[24,101,0,0,0],"details":[{"text":"Type: Register","type":"text"},{"text":"1 register of width 32 and depth 1","type":"text"},{"text":"Register,\\n1 reg, 32 width by 1 depth","type":"brief"}],"name":"Private Variable: \\n - \'_A_s0_ci_kx_ky_coo_mx_my_y_x\' (a.cl:483)","type":"resource"},{"data":[16,130,0,0,0],"details":[{"text":"Type: Register","type":"text"},{"text":"1 register of width 32","type":"text"},{"text":"1 register of width 33","type":"text"},{"text":"Register,\\n1 reg, 32 width,\\n1 reg, 33 width","type":"brief"}],"name":"Private Variable: \\n - \'_A_s0_n_mk\' (a.cl:481)","type":"resource"},{"data":[8,64,0,0,0],"details":[{"text":"Type: Register","type":"text"},{"text":"1 register of width 32","type":"text"},{"text":"Register,\\n1 reg, 32 width","type":"brief"}],"name":"Private Variable: \\n - \'_C_pipe_iter_temp\' (a.cl:474)","type":"resource"},{"data":[0,0,96,0,0],"details":[{"text":"Type: Shift Register (96 or fewer tap points)","type":"text"},{"text":"96 registers of width 32 and depth 256","type":"text"},{"text":"Shift Register,\\n96 regs, 32 width by 256 depth","type":"brief"}],"name":"Private Variable: \\n - \'_C_pipe_shreg\' (a.cl:465)","type":"resource"},{"children":[{"count":3,"data":[3155,60010,33,0,523],"debug":[[{"filename":"","line":0}]],"name":"State","type":"resource"},{"count":1,"data":[1,0,0,0,0],"debug":[[{"filename":"","line":0}]],"name":"1-bit And","type":"resource"},{"count":1,"data":[1,0,0,0,0],"debug":[[{"filename":"","line":0}]],"name":"1-bit Or","type":"resource"}],"data":[3157,60010,33,0,523],"name":"No Source Line","type":"resource"},{"children":[{"count":1,"data":[0,30,0,0,0],"debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl","line":479}]],"name":"State","type":"resource"}],"data":[0,30,0,0,0],"debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl","line":479}]],"name":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl:479","type":"resource"},{"children":[{"count":1,"data":[0,34,0,0,0],"debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl","line":481}]],"name":"State","type":"resource"},{"count":2,"data":[61,0,0,0,0],"debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl","line":481}]],"name":"32-bit Integer Add","type":"resource"},{"count":2,"data":[70,2,0,0,0],"debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl","line":481}]],"name":"32-bit Integer Compare","type":"resource"},{"count":1,"data":[15,0,0,0,0],"debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl","line":481}]],"name":"32-bit Select","type":"resource"},{"count":2,"data":[64,0,0,0,0],"debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl","line":481}]],"name":"33-bit Integer Add","type":"resource"},{"count":2,"data":[2,1,0,0,0],"debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl","line":481}]],"name":"1-bit And","type":"resource"},{"count":1,"data":[11,0,0,0,0],"debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl","line":481}]],"name":"33-bit Integer Compare","type":"resource"},{"count":2,"data":[1,0.5,0,0,0],"debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl","line":481}]],"name":"1-bit Or","type":"resource"}],"data":[224,37.5,0,0,0],"debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl","line":481}]],"name":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl:481","type":"resource"},{"children":[{"count":1,"data":[861,361,0,0,0],"debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl","line":478}]],"name":"32-bit Integer Divide","type":"resource"}],"data":[861,361,0,0,0],"debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl","line":478}]],"name":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl:478","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[6.75,0,0,0,0],"debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl","line":465}]],"name":"33-bit Select","type":"resource"},{"count":1,"data":[1.125,0,0,0,0],"debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl","line":465}]],"name":"9-bit Integer Subtract","type":"resource"}],"data":[7.875,0,0,0,0],"debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl","line":465}]],"name":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl:465","replace_name":"true","type":"resource"},{"children":[{"count":2,"data":[64,0,0,0,0],"debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl","line":483}]],"name":"32-bit Integer Add","type":"resource"},{"count":1,"data":[1,0,0,0,0],"debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl","line":483}]],"name":"1-bit And","type":"resource"},{"count":1,"data":[14,0,0,0,0],"debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl","line":483}]],"name":"14-bit Integer Add","type":"resource"},{"count":1,"data":[5,0,0,0,0],"debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl","line":483}]],"name":"14-bit Integer Compare","type":"resource"}],"data":[84,0,0,0,0],"debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl","line":483}]],"name":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl:483","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[6.75,0,0,0,0],"debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl","line":604}]],"name":"33-bit Select","type":"resource"},{"count":1,"data":[1.125,0,0,0,0],"debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl","line":604}]],"name":"9-bit Integer Subtract","type":"resource"}],"data":[7.875,0,0,0,0],"debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl","line":604}]],"name":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl:604","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[6.75,0,0,0,0],"debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl","line":633}]],"name":"33-bit Select","type":"resource"}],"data":[6.75,0,0,0,0],"debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl","line":633}]],"name":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl:633","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[6.75,0,0,0,0],"debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl","line":715}]],"name":"33-bit Select","type":"resource"}],"data":[6.75,0,0,0,0],"debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl","line":715}]],"name":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl:715","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[1.125,0,0,0,0],"debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl","line":464}]],"name":"9-bit Integer Subtract","type":"resource"}],"data":[1.125,0,0,0,0],"debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl","line":464}]],"name":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl:464","replace_name":"true","type":"resource"},{"children":[{"count":128,"data":[709,176,0,0,0],"debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl","line":471}]],"name":"32-bit Select","type":"resource"}],"data":[709,176,0,0,0],"debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl","line":471}]],"name":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl:471","replace_name":"true","type":"resource"},{"children":[{"count":208,"data":[1394.08,132,0,0,0],"debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl","line":472}]],"name":"32-bit Select","type":"resource"}],"data":[1394.08,132,0,0,0],"debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl","line":472}]],"name":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl:472","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[1.125,0,0,0,0],"debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl","line":498}]],"name":"9-bit Integer Subtract","type":"resource"}],"data":[1.125,0,0,0,0],"debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl","line":498}]],"name":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl:498","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[0.5,0,0,0,0],"debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl","line":509}]],"name":"1-bit Or","type":"resource"},{"count":1,"data":[35,1,0,0,0],"debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl","line":509}]],"name":"32-bit Integer Compare","type":"resource"}],"data":[35.5,1,0,0,0],"debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl","line":509}]],"name":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl:509","replace_name":"true","type":"resource"},{"children":[{"count":208,"data":[996,320,0,0,0],"debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl","line":512}]],"name":"32-bit Select","type":"resource"},{"count":1,"data":[1,0,0,0,0],"debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl","line":512}]],"name":"Channel Read","type":"resource"}],"data":[997,320,0,0,0],"debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl","line":512}]],"name":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl:512","replace_name":"true","type":"resource"},{"children":[{"count":128,"data":[709,176,0,0,0],"debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl","line":513}]],"name":"32-bit Select","type":"resource"}],"data":[709,176,0,0,0],"debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl","line":513}]],"name":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl:513","replace_name":"true","type":"resource"},{"children":[{"count":288,"data":[1654.83,136,0,0,0],"debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl","line":515}]],"name":"32-bit Select","type":"resource"},{"count":1,"data":[1,0,0,0,0],"debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl","line":515}]],"name":"Channel Read","type":"resource"}],"data":[1655.83,136,0,0,0],"debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl","line":515}]],"name":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl:515","replace_name":"true","type":"resource"},{"children":[{"count":208,"data":[1394.08,132,0,0,0],"debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl","line":516}]],"name":"32-bit Select","type":"resource"}],"data":[1394.08,132,0,0,0],"debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl","line":516}]],"name":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl:516","replace_name":"true","type":"resource"},{"children":[{"count":80,"data":[260.75,4,0,0,0],"debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl","line":525}]],"name":"32-bit Select","type":"resource"}],"data":[260.75,4,0,0,0],"debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl","line":525}]],"name":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl:525","replace_name":"true","type":"resource"},{"children":[{"count":80,"data":[260.75,4,0,0,0],"debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl","line":529}]],"name":"32-bit Select","type":"resource"}],"data":[260.75,4,0,0,0],"debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl","line":529}]],"name":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl:529","replace_name":"true","type":"resource"},{"children":[{"count":80,"data":[260.75,4,0,0,0],"debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl","line":537}]],"name":"32-bit Select","type":"resource"}],"data":[260.75,4,0,0,0],"debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl","line":537}]],"name":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl:537","replace_name":"true","type":"resource"},{"children":[{"count":80,"data":[260.75,4,0,0,0],"debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl","line":540}]],"name":"32-bit Select","type":"resource"}],"data":[260.75,4,0,0,0],"debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl","line":540}]],"name":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl:540","replace_name":"true","type":"resource"},{"children":[{"count":80,"data":[287,144,0,0,0],"debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl","line":544}]],"name":"32-bit Select","type":"resource"}],"data":[287,144,0,0,0],"debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl","line":544}]],"name":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl:544","replace_name":"true","type":"resource"},{"children":[{"count":80,"data":[287,144,0,0,0],"debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl","line":548}]],"name":"32-bit Select","type":"resource"}],"data":[287,144,0,0,0],"debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl","line":548}]],"name":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl:548","replace_name":"true","type":"resource"},{"children":[{"count":80,"data":[287,144,0,0,0],"debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl","line":556}]],"name":"32-bit Select","type":"resource"}],"data":[287,144,0,0,0],"debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl","line":556}]],"name":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl:556","replace_name":"true","type":"resource"},{"children":[{"count":80,"data":[287,144,0,0,0],"debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl","line":559}]],"name":"32-bit Select","type":"resource"}],"data":[287,144,0,0,0],"debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl","line":559}]],"name":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl:559","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[2026,16,0,0,0],"debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl","line":564}]],"name":"16-bit Integer Remainder","type":"resource"}],"data":[2026,16,0,0,0],"debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl","line":564}]],"name":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl:564","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[19,1,0,0,0],"debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl","line":566}]],"name":"16-bit Integer Compare","type":"resource"}],"data":[19,1,0,0,0],"debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl","line":566}]],"name":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl:566","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[2026,16,0,0,0],"debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl","line":567}]],"name":"16-bit Integer Remainder","type":"resource"}],"data":[2026,16,0,0,0],"debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl","line":567}]],"name":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl:567","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[1,0,0,0,0],"debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl","line":573}]],"name":"1-bit And","type":"resource"},{"count":1,"data":[3,1,0,0,0],"debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl","line":573}]],"name":"32-bit Integer Compare","type":"resource"},{"count":1,"data":[8,0,0,0,0],"debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl","line":573}]],"name":"32-bit Or","type":"resource"}],"data":[12,1,0,0,0],"debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl","line":573}]],"name":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl:573","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[35,1,0,0,0],"debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl","line":575}]],"name":"32-bit Integer Compare","type":"resource"}],"data":[35,1,0,0,0],"debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl","line":575}]],"name":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl:575","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[1,1,0,0,0],"debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl","line":576}]],"name":"1-bit And","type":"resource"}],"data":[1,1,0,0,0],"debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl","line":576}]],"name":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl:576","replace_name":"true","type":"resource"},{"children":[{"count":104,"data":[3328,3328,0,0,0],"debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl","line":585}]],"name":"32-bit Select","type":"resource"}],"data":[3328,3328,0,0,0],"debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl","line":585}]],"name":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl:585","replace_name":"true","type":"resource"},{"children":[{"count":416,"data":[0,0,0,1664,0],"debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl","line":597}]],"name":"Hardened Floating-Point Dot Product of Size 4","type":"resource"}],"data":[0,0,0,1664,0],"debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl","line":597}]],"name":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl:597","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[1.125,0,0,0,0],"debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl","line":609}]],"name":"9-bit Integer Subtract","type":"resource"}],"data":[1.125,0,0,0,0],"debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl","line":609}]],"name":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl:609","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[32,0,0,0,0],"debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl","line":616}]],"name":"32-bit Integer Add","type":"resource"},{"count":1,"data":[35,1,0,0,0],"debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl","line":616}]],"name":"32-bit Integer Compare","type":"resource"}],"data":[67,1,0,0,0],"debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl","line":616}]],"name":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl:616","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[1,1,0,0,0],"debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl","line":619}]],"name":"32-bit Integer Compare","type":"resource"}],"data":[1,1,0,0,0],"debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl","line":619}]],"name":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl:619","replace_name":"true","type":"resource"},{"children":[{"count":2,"data":[0.666667,0.666667,0,0,0],"debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl","line":620}]],"name":"1-bit And","type":"resource"}],"data":[0.666667,0.666667,0,0,0],"debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl","line":620}]],"name":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl:620","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[3,1,0,0,0],"debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl","line":623}]],"name":"16-bit Integer Compare","type":"resource"}],"data":[3,1,0,0,0],"debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl","line":623}]],"name":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl:623","replace_name":"true","type":"resource"},{"children":[{"count":3,"data":[1.16667,0.666667,0,0,0],"debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl","line":624}]],"name":"1-bit And","type":"resource"}],"data":[1.16667,0.666667,0,0,0],"debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl","line":624}]],"name":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl:624","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[32,0,0,0,0],"debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl","line":627}]],"name":"32-bit Integer Add","type":"resource"},{"count":1,"data":[35,1,0,0,0],"debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl","line":627}]],"name":"32-bit Integer Compare","type":"resource"}],"data":[67,1,0,0,0],"debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl","line":627}]],"name":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl:627","replace_name":"true","type":"resource"},{"children":[{"count":3,"data":[1.16667,0.666667,0,0,0],"debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl","line":628}]],"name":"1-bit And","type":"resource"}],"data":[1.16667,0.666667,0,0,0],"debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl","line":628}]],"name":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl:628","replace_name":"true","type":"resource"},{"children":[{"count":104,"data":[2704,0,0,0,0],"debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl","line":629}]],"name":"32-bit Select","type":"resource"}],"data":[2704,0,0,0,0],"debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl","line":629}]],"name":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl:629","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[3,1,0,0,0],"debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl","line":652}]],"name":"32-bit Integer Compare","type":"resource"}],"data":[3,1,0,0,0],"debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl","line":652}]],"name":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl:652","replace_name":"true","type":"resource"},{"children":[{"count":3,"data":[0.75,0.25,0,0,0],"debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl","line":656}]],"name":"1-bit And","type":"resource"}],"data":[0.75,0.25,0,0,0],"debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl","line":656}]],"name":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl:656","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[1,0,0,0,0],"debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl","line":659}]],"name":"16-bit Integer Compare","type":"resource"}],"data":[1,0,0,0,0],"debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl","line":659}]],"name":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl:659","replace_name":"true","type":"resource"},{"children":[{"count":3,"data":[0.75,0.25,0,0,0],"debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl","line":660}]],"name":"1-bit And","type":"resource"}],"data":[0.75,0.25,0,0,0],"debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl","line":660}]],"name":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl:660","replace_name":"true","type":"resource"},{"children":[{"count":3,"data":[0.75,0.25,0,0,0],"debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl","line":663}]],"name":"1-bit And","type":"resource"}],"data":[0.75,0.25,0,0,0],"debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl","line":663}]],"name":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl:663","replace_name":"true","type":"resource"},{"children":[{"count":3,"data":[0.75,0.25,0,0,0],"debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl","line":666}]],"name":"1-bit And","type":"resource"}],"data":[0.75,0.25,0,0,0],"debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl","line":666}]],"name":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl:666","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[26,0,0,0,0],"debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl","line":667}]],"name":"32-bit Select","type":"resource"}],"data":[26,0,0,0,0],"debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl","line":667}]],"name":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl:667","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[32,0,0,0,0],"debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl","line":688}]],"name":"32-bit Integer Add","type":"resource"}],"data":[32,0,0,0,0],"debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl","line":688}]],"name":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl:688","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[0.5,0.5,0,0,0],"debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl","line":689}]],"name":"1-bit Or","type":"resource"},{"count":1,"data":[35,1,0,0,0],"debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl","line":689}]],"name":"32-bit Integer Compare","type":"resource"}],"data":[35.5,1.5,0,0,0],"debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl","line":689}]],"name":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl:689","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[3,2,0,0,0],"debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl","line":693}]],"name":"Channel Write","type":"resource"}],"data":[3,2,0,0,0],"debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl","line":693}]],"name":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl:693","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[1.125,0,0,0,0],"debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl","line":708}]],"name":"9-bit Integer Subtract","type":"resource"}],"data":[1.125,0,0,0,0],"debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl","line":708}]],"name":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl:708","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[1.125,0,0,0,0],"debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl","line":716}]],"name":"9-bit Integer Subtract","type":"resource"}],"data":[1.125,0,0,0,0],"debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl","line":716}]],"name":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl:716","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[1.125,0,0,0,0],"debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl","line":717}]],"name":"9-bit Integer Subtract","type":"resource"}],"data":[1.125,0,0,0,0],"debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl","line":717}]],"name":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl:717","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[32,0,0,0,0],"debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl","line":722}]],"name":"32-bit Integer Add","type":"resource"}],"data":[32,0,0,0,0],"debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl","line":722}]],"name":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl:722","replace_name":"true","type":"resource"}],"compute_units":1,"data":[33005.950007,85389.000001,242,1664,534],"debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl","line":464}]],"details":[{"text":"Number of compute units: 1","type":"text"},{"text":"Kernel attribute \'uses_global_work_offset\' not specified. Add \'__attribute__((uses_global_work_offset(0)))\' to reduce area utilization if the kernel will always be enqueued with a 0 or NULL global_work_offset argument in clEnqueueNDRangeKernel. Add \'__attribute__((uses_global_work_offset(1)))\' to hide this suggestion without affecting kernel functionality.","type":"text"},{"text":"1 compute unit.\\nKernel attribute \'uses_global_work_offset\' not specified. Add \'__attribute__((uses_global_work_offset(0)))\' to reduce area utilization if the kernel will always be enqueued with a 0 or NULL global_work_offset argument in clEnqueueNDRangeKernel. Add \'__attribute__((uses_global_work_offset(1)))\' to hide this suggestion without affecting kernel functionality.","type":"brief"}],"name":"kernel_Out","total_kernel_resources":[33006,85389,242,1664,534],"total_percent":[4.4875,2.34086,2.28773,2.06467,28.8889],"type":"function"},{"children":[{"data":[9284,6772,167,0,5],"details":[{"text":"Feedback+Cluster logic","type":"brief"}],"name":"Data control overhead","type":"resource"},{"data":[1463,1467,0,0,6],"details":[{"text":"Kernel dispatch logic.","type":"text"},{"text":"Kernel dispatch logic.","type":"brief"}],"name":"Function overhead","type":"resource"},{"data":[8,64,0,0,0],"details":[{"text":"Type: Register","type":"text"},{"text":"1 register of width 32","type":"text"},{"text":"Register,\\n1 reg, 32 width","type":"brief"}],"name":"Coalesced Private Variables: \\n - \'_PFeeder_cycle_temp\' (a.cl:111)\\n - \'_122\' (a.cl:262)","type":"resource"},{"data":[128,1024,0,0,0],"details":[{"text":"Type: Register","type":"text"},{"text":"16 registers of width 32","type":"text"},{"text":"Register,\\n16 regs, 32 width","type":"brief"}],"name":"Coalesced Private Variables: \\n - \'_PFeeder_value_shreg\' (a.cl:108)\\n - \'_PFeeder_in_v_temp\' (a.cl:110)\\n - \'_30\' (a.cl:166)","type":"resource"},{"data":[4368,13312,0,0,0],"details":[{"text":"Type: Register","type":"text"},{"text":"208 registers of width 32","type":"text"},{"text":"Register,\\n208 regs, 32 width","type":"brief"}],"name":"Private Variable: \\n - \'_PFeeder_A_channel_array\' (a.cl:107)","type":"resource"},{"data":[8,66,0,0,0],"details":[{"text":"Type: Register","type":"text"},{"text":"1 register of width 33","type":"text"},{"text":"Register,\\n1 reg, 33 width","type":"brief"}],"name":"Private Variable: \\n - \'_PFeeder_s0_outermost_loop\' (a.cl:126)","type":"resource"},{"data":[0,0,169,0,0],"details":[{"Additional information":[{"text":"Requested size 294912 bytes, implemented size 524288 bytes, stall-free, 13 reads and 13 writes. ","type":"text"},{"text":"Banked on bits 6, 7, 8, 9 into 16 separate banks.","type":"text"},{"text":"Reducing accesses to exactly one read and one write for all on-chip memory systems may increase overall system performance.","type":"text"},{"text":"Private memory implemented in on-chip block RAM.","type":"text"}],"Bank depth":"512 words","Bank width":"512 bits","Implemented size":"524288 bytes","Number of banks":"16 (banked on bits 6, 7, 8, 9)","Private memory":"Stall-Free","Reference":[{"links":[{"guide":"Best Practices Guide : Local Memory","link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#chn1469549457114"}],"text":"See %L for more information.","type":"text"}],"Requested size":"294912 bytes","Total replication":1,"type":"table"},{"text":"Stall-Free,\\n294912B requested,\\n524288B implemented.","type":"brief"}],"name":"a.cl:112 (_PFeeder_DB_0_ibuffer)","type":"resource"},{"children":[{"count":2,"data":[6589,223806,40,0,408],"debug":[[{"filename":"","line":0}]],"name":"State","type":"resource"},{"count":14,"data":[448,0,0,0,0],"debug":[[{"filename":"","line":0}]],"name":"32-bit Integer Add","type":"resource"},{"count":14,"data":[1540,1204,0,0,0],"debug":[[{"filename":"","line":0}]],"name":"32-bit Integer Multiply","type":"resource"}],"data":[8577,225010,40,0,408],"name":"No Source Line","type":"resource"},{"children":[{"count":1,"data":[0,32,0,0,0],"debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl","line":123}]],"name":"State","type":"resource"},{"count":1,"data":[10.5,0,0,0,0],"debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl","line":123}]],"name":"32-bit Integer Add","type":"resource"},{"count":1,"data":[861,361,0,0,0],"debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl","line":123}]],"name":"32-bit Integer Divide","type":"resource"}],"data":[871.5,393,0,0,0],"debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl","line":123}]],"name":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl:123","type":"resource"},{"children":[{"count":1,"data":[0,34,0,0,0],"debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl","line":126}]],"name":"State","type":"resource"},{"count":1,"data":[32,0,0,0,0],"debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl","line":126}]],"name":"32-bit Integer Add","type":"resource"},{"count":2,"data":[70,2,0,0,0],"debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl","line":126}]],"name":"32-bit Integer Compare","type":"resource"},{"count":1,"data":[11,0,0,0,0],"debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl","line":126}]],"name":"32-bit Select","type":"resource"},{"count":2,"data":[66,0,0,0,0],"debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl","line":126}]],"name":"33-bit Integer Add","type":"resource"},{"count":3,"data":[3,0,0,0,0],"debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl","line":126}]],"name":"1-bit And","type":"resource"},{"count":3,"data":[1,1,0,0,0],"debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl","line":126}]],"name":"1-bit Xor","type":"resource"},{"count":1,"data":[11,0,0,0,0],"debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl","line":126}]],"name":"33-bit Integer Compare","type":"resource"}],"data":[194,37,0,0,0],"debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl","line":126}]],"name":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl:126","type":"resource"},{"children":[{"count":1,"data":[10.5,0,0,0,0],"debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl","line":124}]],"name":"32-bit Integer Add","type":"resource"}],"data":[10.5,0,0,0,0],"debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl","line":124}]],"name":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl:124","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[21,0,0,0,0],"debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl","line":125}]],"name":"32-bit Integer Add","type":"resource"}],"data":[21,0,0,0,0],"debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl","line":125}]],"name":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl:125","replace_name":"true","type":"resource"},{"children":[{"count":16,"data":[416,0,0,0,0],"debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl","line":110}]],"name":"32-bit Select","type":"resource"}],"data":[416,0,0,0,0],"debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl","line":110}]],"name":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl:110","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[35,1,0,0,0],"debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl","line":132}]],"name":"32-bit Integer Compare","type":"resource"}],"data":[35,1,0,0,0],"debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl","line":132}]],"name":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl:132","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[305,83,0,0,0],"debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl","line":133}]],"name":"32-bit Integer Divide","type":"resource"}],"data":[305,83,0,0,0],"debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl","line":133}]],"name":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl:133","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[35,1,0,0,0],"debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl","line":137}]],"name":"32-bit Integer Compare","type":"resource"}],"data":[35,1,0,0,0],"debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl","line":137}]],"name":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl:137","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[1,0,0,0,0],"debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl","line":138}]],"name":"1-bit And","type":"resource"}],"data":[1,0,0,0,0],"debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl","line":138}]],"name":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl:138","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[1,0,0,0,0],"debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl","line":141}]],"name":"Channel Read","type":"resource"}],"data":[1,0,0,0,0],"debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl","line":141}]],"name":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl:141","replace_name":"true","type":"resource"},{"children":[{"count":13,"data":[455,13,0,0,0],"debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl","line":178}]],"name":"32-bit Integer Compare","type":"resource"}],"data":[455,13,0,0,0],"debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl","line":178}]],"name":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl:178","replace_name":"true","type":"resource"},{"children":[{"count":13,"data":[416,0,0,0,0],"debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl","line":185}]],"name":"32-bit Integer Add","type":"resource"}],"data":[416,0,0,0,0],"debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl","line":185}]],"name":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl:185","replace_name":"true","type":"resource"},{"children":[{"count":13,"data":[53677,416,0,0,0],"debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl","line":187}]],"name":"32-bit Integer Remainder","type":"resource"}],"data":[53677,416,0,0,0],"debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl","line":187}]],"name":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl:187","replace_name":"true","type":"resource"},{"children":[{"count":13,"data":[13,8,0,0,0],"debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl","line":189}]],"name":"1-bit And","type":"resource"},{"count":13,"data":[143,13,0,0,0],"debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl","line":189}]],"name":"32-bit Integer Compare","type":"resource"}],"data":[156,21,0,0,0],"debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl","line":189}]],"name":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl:189","replace_name":"true","type":"resource"},{"children":[{"count":13,"data":[11089,4602,0,0,0],"debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl","line":203}]],"name":"32-bit Integer Divide","type":"resource"}],"data":[11089,4602,0,0,0],"debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl","line":203}]],"name":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl:203","replace_name":"true","type":"resource"},{"children":[{"count":13,"data":[5603,1586,0,0,0],"debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl","line":204}]],"name":"32-bit Integer Divide","type":"resource"}],"data":[5603,1586,0,0,0],"debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl","line":204}]],"name":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl:204","replace_name":"true","type":"resource"},{"children":[{"count":13,"data":[55341,1248,0,0,0],"debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl","line":205}]],"name":"32-bit Integer Remainder","type":"resource"}],"data":[55341,1248,0,0,0],"debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl","line":205}]],"name":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl:205","replace_name":"true","type":"resource"},{"children":[{"count":13,"data":[52,26,0,0,0],"debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl","line":206}]],"name":"32-bit Integer Divide","type":"resource"}],"data":[52,26,0,0,0],"debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl","line":206}]],"name":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl:206","replace_name":"true","type":"resource"},{"children":[{"count":13,"data":[52,26,0,0,0],"debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl","line":208}]],"name":"32-bit Integer Divide","type":"resource"}],"data":[52,26,0,0,0],"debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl","line":208}]],"name":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl:208","replace_name":"true","type":"resource"},{"children":[{"count":13,"data":[13,5,0,0,0],"debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl","line":210}]],"name":"1-bit And","type":"resource"},{"count":13,"data":[442,312,0,0,0],"debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl","line":210}]],"name":"Store","type":"resource"}],"data":[455,317,0,0,0],"debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl","line":210}]],"name":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl:210","replace_name":"true","type":"resource"},{"children":[{"count":13,"data":[3965,1079,0,0,0],"debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl","line":215}]],"name":"32-bit Integer Divide","type":"resource"}],"data":[3965,1079,0,0,0],"debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl","line":215}]],"name":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl:215","replace_name":"true","type":"resource"},{"children":[{"count":13,"data":[455,13,0,0,0],"debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl","line":219}]],"name":"32-bit Integer Compare","type":"resource"}],"data":[455,13,0,0,0],"debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl","line":219}]],"name":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl:219","replace_name":"true","type":"resource"},{"children":[{"count":13,"data":[455,13,0,0,0],"debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl","line":221}]],"name":"32-bit Integer Compare","type":"resource"}],"data":[455,13,0,0,0],"debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl","line":221}]],"name":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl:221","replace_name":"true","type":"resource"},{"children":[{"count":13,"data":[13,13,0,0,0],"debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl","line":222}]],"name":"1-bit And","type":"resource"}],"data":[13,13,0,0,0],"debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl","line":222}]],"name":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl:222","replace_name":"true","type":"resource"},{"children":[{"count":13,"data":[12,12,0,0,0],"debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl","line":231}]],"name":"1-bit Xor","type":"resource"}],"data":[12,12,0,0,0],"debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl","line":231}]],"name":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl:231","replace_name":"true","type":"resource"},{"children":[{"count":13,"data":[1651,507,0,0,0],"debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl","line":234}]],"name":"32-bit Integer Divide","type":"resource"}],"data":[1651,507,0,0,0],"debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl","line":234}]],"name":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl:234","replace_name":"true","type":"resource"},{"children":[{"count":13,"data":[46254,403,0,0,0],"debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl","line":236}]],"name":"32-bit Integer Remainder","type":"resource"}],"data":[46254,403,0,0,0],"debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl","line":236}]],"name":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl:236","replace_name":"true","type":"resource"},{"children":[{"count":13,"data":[13,0,0,0,0],"debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl","line":240}]],"name":"1-bit And","type":"resource"},{"count":13,"data":[3458,6773,0,0,0],"debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl","line":240}]],"name":"Load","type":"resource"}],"data":[3471,6773,0,0,0],"debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl","line":240}]],"name":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl:240","replace_name":"true","type":"resource"},{"children":[{"count":208,"data":[6422,5408,0,0,0],"debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl","line":257}]],"name":"32-bit Select","type":"resource"},{"count":1,"data":[27,0,0,0,0],"debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl","line":257}]],"name":"33-bit Select","type":"resource"},{"count":1,"data":[3,2,0,0,0],"debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl","line":257}]],"name":"Channel Write","type":"resource"}],"data":[6452,5410,0,0,0],"debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl","line":257}]],"name":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl:257","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[32,0,0,0,0],"debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl","line":262}]],"name":"32-bit Integer Add","type":"resource"}],"data":[32,0,0,0,0],"debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl","line":262}]],"name":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl:262","replace_name":"true","type":"resource"}],"compute_units":1,"data":[215782,270708,376,0,419],"debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl","line":107}]],"details":[{"text":"Number of compute units: 1","type":"text"},{"text":"Kernel attribute \'uses_global_work_offset\' not specified. Add \'__attribute__((uses_global_work_offset(0)))\' to reduce area utilization if the kernel will always be enqueued with a 0 or NULL global_work_offset argument in clEnqueueNDRangeKernel. Add \'__attribute__((uses_global_work_offset(1)))\' to hide this suggestion without affecting kernel functionality.","type":"text"},{"text":"1 compute unit.\\nKernel attribute \'uses_global_work_offset\' not specified. Add \'__attribute__((uses_global_work_offset(0)))\' to reduce area utilization if the kernel will always be enqueued with a 0 or NULL global_work_offset argument in clEnqueueNDRangeKernel. Add \'__attribute__((uses_global_work_offset(1)))\' to hide this suggestion without affecting kernel functionality.","type":"brief"}],"name":"kernel_PFeeder","total_kernel_resources":[215782,270708,376,0,419],"total_percent":[18.0917,12.0114,7.25276,3.20792,0],"type":"function"},{"children":[{"data":[145,137,0,0,6],"details":[{"text":"Feedback+Cluster logic","type":"brief"}],"name":"Data control overhead","type":"resource"},{"data":[1463,1467,0,0,6],"details":[{"text":"Kernel dispatch logic.","type":"text"},{"text":"Kernel dispatch logic.","type":"brief"}],"name":"Function overhead","type":"resource"},{"data":[7,36,0,0,0],"details":[{"text":"Type: Register","type":"text"},{"text":"1 register of width 32 and depth 1","type":"text"},{"text":"Register,\\n1 reg, 32 width by 1 depth","type":"brief"}],"name":"Coalesced Private Variables: \\n - \'_4\' (a.cl:97)\\n - \'_addr_temp\' (a.cl:85)","type":"resource"},{"data":[7,19,0,0,0],"details":[{"text":"Type: Register","type":"text"},{"text":"1 register of width 15 and depth 1","type":"text"},{"text":"Register,\\n1 reg, 15 width by 1 depth","type":"brief"}],"name":"Private Variable: \\n - \'_PLoader_s0_mk_ci_kx_ky_mx_y_x_yyy_xxx\' (a.cl:90)","type":"resource"},{"data":[8,66,0,0,0],"details":[{"text":"Type: Register","type":"text"},{"text":"1 register of width 33","type":"text"},{"text":"Register,\\n1 reg, 33 width","type":"brief"}],"name":"Private Variable: \\n - \'_PLoader_s0_n\' (a.cl:88)","type":"resource"},{"children":[{"count":3,"data":[94,457,2,0,0],"debug":[[{"filename":"","line":0}]],"name":"State","type":"resource"},{"count":1,"data":[1,1,0,0,0],"debug":[[{"filename":"","line":0}]],"name":"1-bit And","type":"resource"},{"count":1,"data":[1,0,0,0,0],"debug":[[{"filename":"","line":0}]],"name":"1-bit Or","type":"resource"}],"data":[96,458,2,0,0],"name":"No Source Line","type":"resource"},{"children":[{"count":1,"data":[0,34,0,0,0],"debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl","line":88}]],"name":"State","type":"resource"},{"count":1,"data":[32,0,0,0,0],"debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl","line":88}]],"name":"32-bit Integer Add","type":"resource"},{"count":2,"data":[70,2,0,0,0],"debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl","line":88}]],"name":"32-bit Integer Compare","type":"resource"},{"count":1,"data":[16,0,0,0,0],"debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl","line":88}]],"name":"32-bit Select","type":"resource"},{"count":2,"data":[66,0,0,0,0],"debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl","line":88}]],"name":"33-bit Integer Add","type":"resource"},{"count":2,"data":[2,1,0,0,0],"debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl","line":88}]],"name":"1-bit And","type":"resource"},{"count":1,"data":[11,0,0,0,0],"debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl","line":88}]],"name":"33-bit Integer Compare","type":"resource"}],"data":[197,37,0,0,0],"debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl","line":88}]],"name":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl:88","type":"resource"},{"children":[{"count":1,"data":[861,361,0,0,0],"debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl","line":87}]],"name":"32-bit Integer Divide","type":"resource"}],"data":[861,361,0,0,0],"debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl","line":87}]],"name":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl:87","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[5.4,0,0,0,0],"debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl","line":85}]],"name":"33-bit Select","type":"resource"}],"data":[5.4,0,0,0,0],"debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl","line":85}]],"name":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl:85","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[5.4,0,0,0,0],"debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl","line":86}]],"name":"33-bit Select","type":"resource"}],"data":[5.4,0,0,0,0],"debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl","line":86}]],"name":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl:86","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[5.4,0,0,0,0],"debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl","line":92}]],"name":"33-bit Select","type":"resource"}],"data":[5.4,0,0,0,0],"debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl","line":92}]],"name":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl:92","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[5.4,0,0,0,0],"debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl","line":97}]],"name":"33-bit Select","type":"resource"},{"count":1,"data":[32,0,0,0,0],"debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl","line":97}]],"name":"32-bit Integer Add","type":"resource"}],"data":[37.4,0,0,0,0],"debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl","line":97}]],"name":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl:97","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[5.4,0,0,0,0],"debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl","line":98}]],"name":"33-bit Select","type":"resource"}],"data":[5.4,0,0,0,0],"debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl","line":98}]],"name":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl:98","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[1,0,0,0,0],"debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl","line":90}]],"name":"1-bit And","type":"resource"},{"count":1,"data":[15,0,0,0,0],"debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl","line":90}]],"name":"15-bit Integer Add","type":"resource"},{"count":1,"data":[5,0,0,0,0],"debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl","line":90}]],"name":"15-bit Integer Compare","type":"resource"}],"data":[21,0,0,0,0],"debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl","line":90}]],"name":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl:90","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[3235,4779,42,0,0],"debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl","line":94}]],"name":"Load","type":"resource"}],"data":[3235,4779,42,0,0],"debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl","line":94}]],"name":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl:94","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[3,2,0,0,0],"debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl","line":95}]],"name":"Channel Write","type":"resource"}],"data":[3,2,0,0,0],"debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl","line":95}]],"name":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl:95","replace_name":"true","type":"resource"}],"compute_units":1,"data":[6102,7362,44,0,12],"debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl","line":85}]],"details":[{"text":"Number of compute units: 1","type":"text"},{"text":"Kernel attribute \'uses_global_work_offset\' not specified. Add \'__attribute__((uses_global_work_offset(0)))\' to reduce area utilization if the kernel will always be enqueued with a 0 or NULL global_work_offset argument in clEnqueueNDRangeKernel. Add \'__attribute__((uses_global_work_offset(1)))\' to hide this suggestion without affecting kernel functionality.","type":"text"},{"text":"1 compute unit.\\nKernel attribute \'uses_global_work_offset\' not specified. Add \'__attribute__((uses_global_work_offset(0)))\' to reduce area utilization if the kernel will always be enqueued with a 0 or NULL global_work_offset argument in clEnqueueNDRangeKernel. Add \'__attribute__((uses_global_work_offset(1)))\' to hide this suggestion without affecting kernel functionality.","type":"brief"}],"name":"kernel_PLoader","total_kernel_resources":[6102,7362,44,0,12],"total_percent":[0.503101,0.339828,0.197242,0.375395,0],"type":"function"},{"children":[{"data":[5923,4211,103,0,5],"details":[{"text":"Feedback+Cluster logic","type":"brief"}],"name":"Data control overhead","type":"resource"},{"data":[1463,1467,0,0,6],"details":[{"text":"Kernel dispatch logic.","type":"text"},{"text":"Kernel dispatch logic.","type":"brief"}],"name":"Function overhead","type":"resource"},{"data":[8,64,0,0,0],"details":[{"text":"Type: Register","type":"text"},{"text":"1 register of width 32","type":"text"},{"text":"Register,\\n1 reg, 32 width","type":"brief"}],"name":"Coalesced Private Variables: \\n - \'_WFeeder_cycle_temp\' (a.cl:303)\\n - \'_247\' (a.cl:455)","type":"resource"},{"data":[128,1024,0,0,0],"details":[{"text":"Type: Register","type":"text"},{"text":"16 registers of width 32","type":"text"},{"text":"Register,\\n16 regs, 32 width","type":"brief"}],"name":"Coalesced Private Variables: \\n - \'_WFeeder_value_shreg\' (a.cl:300)\\n - \'_WFeeder_in_v_temp\' (a.cl:302)\\n - \'_154\' (a.cl:358)","type":"resource"},{"data":[2448,8192,0,0,0],"details":[{"text":"Type: Register","type":"text"},{"text":"128 registers of width 32","type":"text"},{"text":"Register,\\n128 regs, 32 width","type":"brief"}],"name":"Private Variable: \\n - \'_WFeeder_B_channel_array\' (a.cl:299)","type":"resource"},{"data":[8,66,0,0,0],"details":[{"text":"Type: Register","type":"text"},{"text":"1 register of width 33","type":"text"},{"text":"Register,\\n1 reg, 33 width","type":"brief"}],"name":"Private Variable: \\n - \'_WFeeder_s0_outermost_loop\' (a.cl:318)","type":"resource"},{"data":[0,0,104,0,0],"details":[{"Additional information":[{"text":"Requested size 147456 bytes, implemented size 262144 bytes, stall-free, 8 reads and 8 writes. ","type":"text"},{"text":"Banked on bits 6, 7, 8 into 8 separate banks.","type":"text"},{"text":"Reducing accesses to exactly one read and one write for all on-chip memory systems may increase overall system performance.","type":"text"},{"text":"Private memory implemented in on-chip block RAM.","type":"text"}],"Bank depth":"512 words","Bank width":"512 bits","Implemented size":"262144 bytes","Number of banks":"8 (banked on bits 6, 7, 8)","Private memory":"Stall-Free","Reference":[{"links":[{"guide":"Best Practices Guide : Local Memory","link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#chn1469549457114"}],"text":"See %L for more information.","type":"text"}],"Requested size":"147456 bytes","Total replication":1,"type":"table"},{"text":"Stall-Free,\\n147456B requested,\\n262144B implemented.","type":"brief"}],"name":"a.cl:304 (_WFeeder_DB_0_ibuffer)","type":"resource"},{"children":[{"count":2,"data":[3645,96996,33,0,204],"debug":[[{"filename":"","line":0}]],"name":"State","type":"resource"},{"count":9,"data":[288,0,0,0,0],"debug":[[{"filename":"","line":0}]],"name":"32-bit Integer Add","type":"resource"},{"count":9,"data":[990,774,0,0,0],"debug":[[{"filename":"","line":0}]],"name":"32-bit Integer Multiply","type":"resource"}],"data":[4923,97770,33,0,204],"name":"No Source Line","type":"resource"},{"children":[{"count":1,"data":[0,32,0,0,0],"debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl","line":315}]],"name":"State","type":"resource"},{"count":1,"data":[10.5,0,0,0,0],"debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl","line":315}]],"name":"32-bit Integer Add","type":"resource"},{"count":1,"data":[861,361,0,0,0],"debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl","line":315}]],"name":"32-bit Integer Divide","type":"resource"}],"data":[871.5,393,0,0,0],"debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl","line":315}]],"name":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl:315","type":"resource"},{"children":[{"count":1,"data":[0,34,0,0,0],"debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl","line":318}]],"name":"State","type":"resource"},{"count":1,"data":[32,0,0,0,0],"debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl","line":318}]],"name":"32-bit Integer Add","type":"resource"},{"count":2,"data":[70,2,0,0,0],"debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl","line":318}]],"name":"32-bit Integer Compare","type":"resource"},{"count":1,"data":[11,0,0,0,0],"debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl","line":318}]],"name":"32-bit Select","type":"resource"},{"count":2,"data":[66,0,0,0,0],"debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl","line":318}]],"name":"33-bit Integer Add","type":"resource"},{"count":3,"data":[3,0,0,0,0],"debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl","line":318}]],"name":"1-bit And","type":"resource"},{"count":3,"data":[1,1,0,0,0],"debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl","line":318}]],"name":"1-bit Xor","type":"resource"},{"count":1,"data":[11,0,0,0,0],"debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl","line":318}]],"name":"33-bit Integer Compare","type":"resource"}],"data":[194,37,0,0,0],"debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl","line":318}]],"name":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl:318","type":"resource"},{"children":[{"count":1,"data":[10.5,0,0,0,0],"debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl","line":316}]],"name":"32-bit Integer Add","type":"resource"}],"data":[10.5,0,0,0,0],"debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl","line":316}]],"name":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl:316","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[21,0,0,0,0],"debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl","line":317}]],"name":"32-bit Integer Add","type":"resource"}],"data":[21,0,0,0,0],"debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl","line":317}]],"name":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl:317","replace_name":"true","type":"resource"},{"children":[{"count":16,"data":[416,0,0,0,0],"debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl","line":302}]],"name":"32-bit Select","type":"resource"}],"data":[416,0,0,0,0],"debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl","line":302}]],"name":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl:302","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[35,1,0,0,0],"debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl","line":324}]],"name":"32-bit Integer Compare","type":"resource"}],"data":[35,1,0,0,0],"debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl","line":324}]],"name":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl:324","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[305,83,0,0,0],"debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl","line":325}]],"name":"32-bit Integer Divide","type":"resource"}],"data":[305,83,0,0,0],"debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl","line":325}]],"name":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl:325","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[35,1,0,0,0],"debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl","line":329}]],"name":"32-bit Integer Compare","type":"resource"}],"data":[35,1,0,0,0],"debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl","line":329}]],"name":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl:329","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[1,0,0,0,0],"debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl","line":330}]],"name":"1-bit And","type":"resource"}],"data":[1,0,0,0,0],"debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl","line":330}]],"name":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl:330","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[1,0,0,0,0],"debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl","line":333}]],"name":"Channel Read","type":"resource"}],"data":[1,0,0,0,0],"debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl","line":333}]],"name":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl:333","replace_name":"true","type":"resource"},{"children":[{"count":8,"data":[280,8,0,0,0],"debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl","line":370}]],"name":"32-bit Integer Compare","type":"resource"}],"data":[280,8,0,0,0],"debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl","line":370}]],"name":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl:370","replace_name":"true","type":"resource"},{"children":[{"count":8,"data":[256,0,0,0,0],"debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl","line":377}]],"name":"32-bit Integer Add","type":"resource"}],"data":[256,0,0,0,0],"debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl","line":377}]],"name":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl:377","replace_name":"true","type":"resource"},{"children":[{"count":8,"data":[8,8,0,0,0],"debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl","line":381}]],"name":"1-bit And","type":"resource"},{"count":8,"data":[8,8,0,0,0],"debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl","line":381}]],"name":"32-bit Integer Compare","type":"resource"}],"data":[16,16,0,0,0],"debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl","line":381}]],"name":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl:381","replace_name":"true","type":"resource"},{"children":[{"count":8,"data":[2048,784,0,0,0],"debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl","line":395}]],"name":"32-bit Integer Divide","type":"resource"}],"data":[2048,784,0,0,0],"debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl","line":395}]],"name":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl:395","replace_name":"true","type":"resource"},{"children":[{"count":8,"data":[34056,768,0,0,0],"debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl","line":397}]],"name":"32-bit Integer Remainder","type":"resource"}],"data":[34056,768,0,0,0],"debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl","line":397}]],"name":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl:397","replace_name":"true","type":"resource"},{"children":[{"count":8,"data":[8,0,0,0,0],"debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl","line":402}]],"name":"1-bit And","type":"resource"},{"count":8,"data":[272,192,0,0,0],"debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl","line":402}]],"name":"Store","type":"resource"}],"data":[280,192,0,0,0],"debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl","line":402}]],"name":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl:402","replace_name":"true","type":"resource"},{"children":[{"count":8,"data":[2440,664,0,0,0],"debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl","line":407}]],"name":"32-bit Integer Divide","type":"resource"}],"data":[2440,664,0,0,0],"debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl","line":407}]],"name":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl:407","replace_name":"true","type":"resource"},{"children":[{"count":8,"data":[280,8,0,0,0],"debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl","line":411}]],"name":"32-bit Integer Compare","type":"resource"}],"data":[280,8,0,0,0],"debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl","line":411}]],"name":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl:411","replace_name":"true","type":"resource"},{"children":[{"count":8,"data":[280,8,0,0,0],"debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl","line":413}]],"name":"32-bit Integer Compare","type":"resource"}],"data":[280,8,0,0,0],"debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl","line":413}]],"name":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl:413","replace_name":"true","type":"resource"},{"children":[{"count":8,"data":[8,8,0,0,0],"debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl","line":414}]],"name":"1-bit And","type":"resource"}],"data":[8,8,0,0,0],"debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl","line":414}]],"name":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl:414","replace_name":"true","type":"resource"},{"children":[{"count":8,"data":[3,3,0,0,0],"debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl","line":423}]],"name":"1-bit Xor","type":"resource"}],"data":[3,3,0,0,0],"debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl","line":423}]],"name":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl:423","replace_name":"true","type":"resource"},{"children":[{"count":8,"data":[1016,312,0,0,0],"debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl","line":426}]],"name":"32-bit Integer Divide","type":"resource"}],"data":[1016,312,0,0,0],"debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl","line":426}]],"name":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl:426","replace_name":"true","type":"resource"},{"children":[{"count":8,"data":[28464,248,0,0,0],"debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl","line":428}]],"name":"32-bit Integer Remainder","type":"resource"}],"data":[28464,248,0,0,0],"debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl","line":428}]],"name":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl:428","replace_name":"true","type":"resource"},{"children":[{"count":8,"data":[8,0,0,0,0],"debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl","line":433}]],"name":"1-bit And","type":"resource"},{"count":8,"data":[2128,4168,0,0,0],"debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl","line":433}]],"name":"Load","type":"resource"}],"data":[2136,4168,0,0,0],"debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl","line":433}]],"name":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl:433","replace_name":"true","type":"resource"},{"children":[{"count":128,"data":[3862,2848,0,0,0],"debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl","line":450}]],"name":"32-bit Select","type":"resource"},{"count":1,"data":[27,0,0,0,0],"debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl","line":450}]],"name":"33-bit Select","type":"resource"},{"count":1,"data":[3,2,0,0,0],"debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl","line":450}]],"name":"Channel Write","type":"resource"}],"data":[3892,2850,0,0,0],"debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl","line":450}]],"name":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl:450","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[32,0,0,0,0],"debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl","line":455}]],"name":"32-bit Integer Add","type":"resource"}],"data":[32,0,0,0,0],"debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl","line":455}]],"name":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl:455","replace_name":"true","type":"resource"}],"compute_units":1,"data":[92278,123346,240,0,215],"debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl","line":299}]],"details":[{"text":"Number of compute units: 1","type":"text"},{"text":"Kernel attribute \'uses_global_work_offset\' not specified. Add \'__attribute__((uses_global_work_offset(0)))\' to reduce area utilization if the kernel will always be enqueued with a 0 or NULL global_work_offset argument in clEnqueueNDRangeKernel. Add \'__attribute__((uses_global_work_offset(1)))\' to hide this suggestion without affecting kernel functionality.","type":"text"},{"text":"1 compute unit.\\nKernel attribute \'uses_global_work_offset\' not specified. Add \'__attribute__((uses_global_work_offset(0)))\' to reduce area utilization if the kernel will always be enqueued with a 0 or NULL global_work_offset argument in clEnqueueNDRangeKernel. Add \'__attribute__((uses_global_work_offset(1)))\' to hide this suggestion without affecting kernel functionality.","type":"brief"}],"name":"kernel_WFeeder","total_kernel_resources":[92278,123346,240,0,215],"total_percent":[7.99249,5.175,3.30467,2.04761,0],"type":"function"},{"children":[{"data":[148,140,2,0,2],"details":[{"text":"Feedback+Cluster logic","type":"brief"}],"name":"Data control overhead","type":"resource"},{"data":[1463,1467,0,0,6],"details":[{"text":"Kernel dispatch logic.","type":"text"},{"text":"Kernel dispatch logic.","type":"brief"}],"name":"Function overhead","type":"resource"},{"data":[24,101,0,0,0],"details":[{"text":"Type: Register","type":"text"},{"text":"1 register of width 32 and depth 1","type":"text"},{"text":"Register,\\n1 reg, 32 width by 1 depth","type":"brief"}],"name":"Coalesced Private Variables: \\n - \'_addr_temp\' (a.cl:276)\\n - \'_128\' (a.cl:289)","type":"resource"},{"data":[7,19,0,0,0],"details":[{"text":"Type: Register","type":"text"},{"text":"1 register of width 15 and depth 1","type":"text"},{"text":"Register,\\n1 reg, 15 width by 1 depth","type":"brief"}],"name":"Private Variable: \\n - \'_WLoader_s0_mk_ci_kx_ky_coo_my_cooo\' (a.cl:281)","type":"resource"},{"data":[8,66,0,0,0],"details":[{"text":"Type: Register","type":"text"},{"text":"1 register of width 33","type":"text"},{"text":"Register,\\n1 reg, 33 width","type":"brief"}],"name":"Private Variable: \\n - \'_WLoader_s0_n\' (a.cl:279)","type":"resource"},{"children":[{"count":3,"data":[238,5766,2,0,0],"debug":[[{"filename":"","line":0}]],"name":"State","type":"resource"},{"count":1,"data":[1,0,0,0,0],"debug":[[{"filename":"","line":0}]],"name":"1-bit And","type":"resource"},{"count":1,"data":[1,0,0,0,0],"debug":[[{"filename":"","line":0}]],"name":"1-bit Or","type":"resource"}],"data":[240,5766,2,0,0],"name":"No Source Line","type":"resource"},{"children":[{"count":1,"data":[0,34,0,0,0],"debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl","line":279}]],"name":"State","type":"resource"},{"count":1,"data":[32,0,0,0,0],"debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl","line":279}]],"name":"32-bit Integer Add","type":"resource"},{"count":2,"data":[70,2,0,0,0],"debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl","line":279}]],"name":"32-bit Integer Compare","type":"resource"},{"count":1,"data":[16,0,0,0,0],"debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl","line":279}]],"name":"32-bit Select","type":"resource"},{"count":2,"data":[66,0,0,0,0],"debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl","line":279}]],"name":"33-bit Integer Add","type":"resource"},{"count":2,"data":[2,1,0,0,0],"debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl","line":279}]],"name":"1-bit And","type":"resource"},{"count":1,"data":[11,0,0,0,0],"debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl","line":279}]],"name":"33-bit Integer Compare","type":"resource"}],"data":[197,37,0,0,0],"debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl","line":279}]],"name":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl:279","type":"resource"},{"children":[{"count":1,"data":[861,361,0,0,0],"debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl","line":278}]],"name":"32-bit Integer Divide","type":"resource"}],"data":[861,361,0,0,0],"debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl","line":278}]],"name":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl:278","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[5.4,0,0,0,0],"debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl","line":276}]],"name":"33-bit Select","type":"resource"}],"data":[5.4,0,0,0,0],"debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl","line":276}]],"name":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl:276","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[5.4,0,0,0,0],"debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl","line":277}]],"name":"33-bit Select","type":"resource"}],"data":[5.4,0,0,0,0],"debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl","line":277}]],"name":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl:277","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[5.4,0,0,0,0],"debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl","line":283}]],"name":"33-bit Select","type":"resource"}],"data":[5.4,0,0,0,0],"debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl","line":283}]],"name":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl:283","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[5.4,0,0,0,0],"debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl","line":289}]],"name":"33-bit Select","type":"resource"},{"count":1,"data":[32,0,0,0,0],"debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl","line":289}]],"name":"32-bit Integer Add","type":"resource"}],"data":[37.4,0,0,0,0],"debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl","line":289}]],"name":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl:289","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[5.4,0,0,0,0],"debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl","line":290}]],"name":"33-bit Select","type":"resource"}],"data":[5.4,0,0,0,0],"debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl","line":290}]],"name":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl:290","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[1,0,0,0,0],"debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl","line":281}]],"name":"1-bit And","type":"resource"},{"count":1,"data":[15,0,0,0,0],"debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl","line":281}]],"name":"15-bit Integer Add","type":"resource"},{"count":1,"data":[5,0,0,0,0],"debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl","line":281}]],"name":"15-bit Integer Compare","type":"resource"}],"data":[21,0,0,0,0],"debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl","line":281}]],"name":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl:281","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[4242,64,0,0,0],"debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl","line":284}]],"name":"32-bit Integer Remainder","type":"resource"}],"data":[4242,64,0,0,0],"debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl","line":284}]],"name":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl:284","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[3235,4779,42,0,0],"debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl","line":286}]],"name":"Load","type":"resource"}],"data":[3235,4779,42,0,0],"debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl","line":286}]],"name":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl:286","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[3,2,0,0,0],"debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl","line":287}]],"name":"Channel Write","type":"resource"}],"data":[3,2,0,0,0],"debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl","line":287}]],"name":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl:287","replace_name":"true","type":"resource"}],"compute_units":1,"data":[10508,12802,46,0,8],"debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl","line":276}]],"details":[{"text":"Number of compute units: 1","type":"text"},{"text":"Kernel attribute \'uses_global_work_offset\' not specified. Add \'__attribute__((uses_global_work_offset(0)))\' to reduce area utilization if the kernel will always be enqueued with a 0 or NULL global_work_offset argument in clEnqueueNDRangeKernel. Add \'__attribute__((uses_global_work_offset(1)))\' to hide this suggestion without affecting kernel functionality.","type":"text"},{"text":"1 compute unit.\\nKernel attribute \'uses_global_work_offset\' not specified. Add \'__attribute__((uses_global_work_offset(0)))\' to reduce area utilization if the kernel will always be enqueued with a 0 or NULL global_work_offset argument in clEnqueueNDRangeKernel. Add \'__attribute__((uses_global_work_offset(1)))\' to hide this suggestion without affecting kernel functionality.","type":"brief"}],"name":"kernel_WLoader","total_kernel_resources":[10508,12802,46,0,8],"total_percent":[0.858601,0.571631,0.342989,0.392458,0],"type":"function"},{"children":[{"data":[289,404,0,0,20],"details":[{"text":"Feedback+Cluster logic","type":"brief"}],"name":"Data control overhead","type":"resource"},{"data":[1463,1467,0,0,6],"details":[{"text":"Kernel dispatch logic.","type":"text"},{"text":"Kernel dispatch logic.","type":"brief"}],"name":"Function overhead","type":"resource"},{"data":[7,36,0,0,0],"details":[{"text":"Type: Register","type":"text"},{"text":"1 register of width 32 and depth 1","type":"text"},{"text":"Register,\\n1 reg, 32 width by 1 depth","type":"brief"}],"name":"Coalesced Private Variables: \\n - \'_addr_temp\' (a.cl:733)\\n - \'_386\' (a.cl:745)","type":"resource"},{"data":[8,66,0,0,0],"details":[{"text":"Type: Register","type":"text"},{"text":"1 register of width 33","type":"text"},{"text":"Register,\\n1 reg, 33 width","type":"brief"}],"name":"Private Variable: \\n - \'_unloader_s0_n\' (a.cl:736)","type":"resource"},{"data":[7,17,0,0,0],"details":[{"text":"Type: Register","type":"text"},{"text":"1 register of width 13 and depth 1","type":"text"},{"text":"Register,\\n1 reg, 13 width by 1 depth","type":"brief"}],"name":"Private Variable: \\n - \'_unloader_s0_yyy_xxx_coo_mx_my_y_x\' (a.cl:738)","type":"resource"},{"children":[{"count":3,"data":[51,372,0,0,1],"debug":[[{"filename":"","line":0}]],"name":"State","type":"resource"},{"count":1,"data":[1,0,0,0,0],"debug":[[{"filename":"","line":0}]],"name":"1-bit And","type":"resource"},{"count":1,"data":[1,0,0,0,0],"debug":[[{"filename":"","line":0}]],"name":"1-bit Or","type":"resource"}],"data":[53,372,0,0,1],"name":"No Source Line","type":"resource"},{"children":[{"count":1,"data":[0,34,0,0,0],"debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl","line":736}]],"name":"State","type":"resource"},{"count":1,"data":[32,0,0,0,0],"debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl","line":736}]],"name":"32-bit Integer Add","type":"resource"},{"count":2,"data":[70,2,0,0,0],"debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl","line":736}]],"name":"32-bit Integer Compare","type":"resource"},{"count":1,"data":[16,0,0,0,0],"debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl","line":736}]],"name":"32-bit Select","type":"resource"},{"count":2,"data":[66,0,0,0,0],"debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl","line":736}]],"name":"33-bit Integer Add","type":"resource"},{"count":2,"data":[2,1,0,0,0],"debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl","line":736}]],"name":"1-bit And","type":"resource"},{"count":1,"data":[11,0,0,0,0],"debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl","line":736}]],"name":"33-bit Integer Compare","type":"resource"}],"data":[197,37,0,0,0],"debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl","line":736}]],"name":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl:736","type":"resource"},{"children":[{"count":1,"data":[861,361,0,0,0],"debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl","line":735}]],"name":"32-bit Integer Divide","type":"resource"}],"data":[861,361,0,0,0],"debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl","line":735}]],"name":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl:735","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[4.5,0,0,0,0],"debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl","line":733}]],"name":"33-bit Select","type":"resource"}],"data":[4.5,0,0,0,0],"debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl","line":733}]],"name":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl:733","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[4.5,0,0,0,0],"debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl","line":734}]],"name":"33-bit Select","type":"resource"}],"data":[4.5,0,0,0,0],"debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl","line":734}]],"name":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl:734","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[4.5,0,0,0,0],"debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl","line":741}]],"name":"33-bit Select","type":"resource"}],"data":[4.5,0,0,0,0],"debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl","line":741}]],"name":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl:741","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[4.5,0,0,0,0],"debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl","line":744}]],"name":"33-bit Select","type":"resource"}],"data":[4.5,0,0,0,0],"debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl","line":744}]],"name":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl:744","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[4.5,0,0,0,0],"debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl","line":745}]],"name":"33-bit Select","type":"resource"},{"count":1,"data":[32,0,0,0,0],"debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl","line":745}]],"name":"32-bit Integer Add","type":"resource"}],"data":[36.5,0,0,0,0],"debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl","line":745}]],"name":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl:745","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[4.5,0,0,0,0],"debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl","line":746}]],"name":"33-bit Select","type":"resource"}],"data":[4.5,0,0,0,0],"debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl","line":746}]],"name":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl:746","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[1,0,0,0,0],"debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl","line":738}]],"name":"1-bit And","type":"resource"},{"count":1,"data":[13,0,0,0,0],"debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl","line":738}]],"name":"13-bit Integer Add","type":"resource"},{"count":1,"data":[4,0,0,0,0],"debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl","line":738}]],"name":"13-bit Integer Compare","type":"resource"}],"data":[18,0,0,0,0],"debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl","line":738}]],"name":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl:738","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[1,0,0,0,0],"debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl","line":740}]],"name":"Channel Read","type":"resource"}],"data":[1,0,0,0,0],"debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl","line":740}]],"name":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl:740","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[348,2436,17,0,0],"debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl","line":743}]],"name":"Store","type":"resource"}],"data":[348,2436,17,0,0],"debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl","line":743}]],"name":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl:743","replace_name":"true","type":"resource"}],"compute_units":1,"data":[3311,5196,17,0,27],"debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl","line":733}]],"details":[{"text":"Number of compute units: 1","type":"text"},{"text":"Kernel attribute \'uses_global_work_offset\' not specified. Add \'__attribute__((uses_global_work_offset(0)))\' to reduce area utilization if the kernel will always be enqueued with a 0 or NULL global_work_offset argument in clEnqueueNDRangeKernel. Add \'__attribute__((uses_global_work_offset(1)))\' to hide this suggestion without affecting kernel functionality.","type":"text"},{"text":"1 compute unit.\\nKernel attribute \'uses_global_work_offset\' not specified. Add \'__attribute__((uses_global_work_offset(0)))\' to reduce area utilization if the kernel will always be enqueued with a 0 or NULL global_work_offset argument in clEnqueueNDRangeKernel. Add \'__attribute__((uses_global_work_offset(1)))\' to hide this suggestion without affecting kernel functionality.","type":"brief"}],"name":"kernel_unloader","total_kernel_resources":[3311,5196,17,0,27],"total_percent":[0.326879,0.206351,0.13921,0.145039,0],"type":"function"}],"columns":["","ALUTs","FFs","RAMs","DSPs","MLABs","Details"],"data":[374734.950007,560807.000001,1348,1664,1215],"debug_enabled":"true","max_resources":[1866240,3732480,11721,5760,93312],"name":"Kernel System","total":[574735,835957,1815,1664,1215],"total_percent":[51.6634,32.0985,22.3968,15.485,28.8889],"type":"module"}';
var mavJSON='{"nodes":[{"type":"kernel", "id":2, "name":"kernel_PLoader", "children":[{"type":"bb", "id":3, "name":"kernel_PLoader.B0", "details":[{"type":"table", "Latency":"20"}]}, {"type":"bb", "id":4, "name":"kernel_PLoader.B1", "details":[{"type":"table", "Latency":"10", "II":"1", "Subloops":"Yes", "Pipelined":"Yes", "Fmax Bottlenecks":"No", "Loop Info":"Entry to loop. ", "Loops To":"6"}]}, {"type":"bb", "id":5, "name":"kernel_PLoader.B2", "details":[{"type":"table", "Latency":"0"}]}, {"type":"bb", "id":6, "name":"kernel_PLoader.B3", "details":[{"type":"table", "Latency":"0", "II":"1", "Subloops":"Yes", "Pipelined":"Yes", "Fmax Bottlenecks":"No", "Loop Info":"Exit which branches back to loop. "}]}, {"type":"bb", "id":7, "name":"kernel_PLoader.B4", "children":[{"type":"inst", "id":8, "name":"Load", "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl", "line":94}]], "details":[{"type":"table", "Width":"512 bits", "Type":"Burst-coalesced cached", "Stall-free":"No", "Start Cycle":"11", "Latency":"185", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":9, "name":"Channel Write", "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl", "line":95}]], "details":[{"type":"table", "Width":"512 bits", "Depth":"256", "Stall-free":"No", "Start Cycle":"197", "Latency":"0", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Channels", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#qah1476410829821"}]}]}]}, {"type":"inst", "id":11, "name":"Loop Input", "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl", "line":90}]], "details":[{"type":"table", "Start Cycle":"0", "Latency":"1", "Loops To":"12"}]}, {"type":"inst", "id":12, "name":"Loop End", "details":[{"type":"table", "Start Cycle":"197", "Latency":"1"}]}], "details":[{"type":"table", "Latency":"197", "II":"1", "Subloops":"No", "Pipelined":"Yes", "Fmax Bottlenecks":"No", "Loop Info":""}]}]}, {"type":"kernel", "id":14, "name":"kernel_PFeeder", "children":[{"type":"bb", "id":15, "name":"kernel_PFeeder.B0", "details":[{"type":"table", "Latency":"22"}]}, {"type":"bb", "id":16, "name":"kernel_PFeeder.B1", "details":[{"type":"table", "Latency":"0"}]}, {"type":"bb", "id":17, "name":"kernel_PFeeder.B2", "children":[{"type":"inst", "id":18, "name":"Channel Read", "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl", "line":141}]], "details":[{"type":"table", "Width":"512 bits", "Depth":"256", "Stall-free":"No", "Start Cycle":"22", "Latency":"0", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Channels", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#qah1476410829821"}]}]}]}, {"type":"inst", "id":19, "name":"Store", "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl", "line":210}]], "details":[{"type":"table", "Width":"512 bits", "Type":"Local-pipelined never-stall", "Stall-free":"Yes", "Stores to":"_PFeeder_DB_0_ibuffer", "Start Cycle":"117", "Latency":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":20, "name":"Load", "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl", "line":240}]], "details":[{"type":"table", "Width":"512 bits", "Type":"Local-pipelined never-stall", "Stall-free":"Yes", "Loads from":"_PFeeder_DB_0_ibuffer", "Start Cycle":"118", "Latency":"4", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":21, "name":"Store", "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl", "line":210}]], "details":[{"type":"table", "Width":"512 bits", "Type":"Local-pipelined never-stall", "Stall-free":"Yes", "Stores to":"_PFeeder_DB_0_ibuffer", "Start Cycle":"119", "Latency":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":22, "name":"Load", "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl", "line":240}]], "details":[{"type":"table", "Width":"512 bits", "Type":"Local-pipelined never-stall", "Stall-free":"Yes", "Loads from":"_PFeeder_DB_0_ibuffer", "Start Cycle":"120", "Latency":"4", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":23, "name":"Store", "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl", "line":210}]], "details":[{"type":"table", "Width":"512 bits", "Type":"Local-pipelined never-stall", "Stall-free":"Yes", "Stores to":"_PFeeder_DB_0_ibuffer", "Start Cycle":"121", "Latency":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":24, "name":"Load", "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl", "line":240}]], "details":[{"type":"table", "Width":"512 bits", "Type":"Local-pipelined never-stall", "Stall-free":"Yes", "Loads from":"_PFeeder_DB_0_ibuffer", "Start Cycle":"122", "Latency":"4", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":25, "name":"Store", "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl", "line":210}]], "details":[{"type":"table", "Width":"512 bits", "Type":"Local-pipelined never-stall", "Stall-free":"Yes", "Stores to":"_PFeeder_DB_0_ibuffer", "Start Cycle":"123", "Latency":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":26, "name":"Load", "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl", "line":240}]], "details":[{"type":"table", "Width":"512 bits", "Type":"Local-pipelined never-stall", "Stall-free":"Yes", "Loads from":"_PFeeder_DB_0_ibuffer", "Start Cycle":"124", "Latency":"4", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":27, "name":"Store", "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl", "line":210}]], "details":[{"type":"table", "Width":"512 bits", "Type":"Local-pipelined never-stall", "Stall-free":"Yes", "Stores to":"_PFeeder_DB_0_ibuffer", "Start Cycle":"125", "Latency":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":28, "name":"Load", "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl", "line":240}]], "details":[{"type":"table", "Width":"512 bits", "Type":"Local-pipelined never-stall", "Stall-free":"Yes", "Loads from":"_PFeeder_DB_0_ibuffer", "Start Cycle":"126", "Latency":"4", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":29, "name":"Store", "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl", "line":210}]], "details":[{"type":"table", "Width":"512 bits", "Type":"Local-pipelined never-stall", "Stall-free":"Yes", "Stores to":"_PFeeder_DB_0_ibuffer", "Start Cycle":"127", "Latency":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":30, "name":"Load", "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl", "line":240}]], "details":[{"type":"table", "Width":"512 bits", "Type":"Local-pipelined never-stall", "Stall-free":"Yes", "Loads from":"_PFeeder_DB_0_ibuffer", "Start Cycle":"128", "Latency":"4", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":31, "name":"Store", "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl", "line":210}]], "details":[{"type":"table", "Width":"512 bits", "Type":"Local-pipelined never-stall", "Stall-free":"Yes", "Stores to":"_PFeeder_DB_0_ibuffer", "Start Cycle":"129", "Latency":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":32, "name":"Load", "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl", "line":240}]], "details":[{"type":"table", "Width":"512 bits", "Type":"Local-pipelined never-stall", "Stall-free":"Yes", "Loads from":"_PFeeder_DB_0_ibuffer", "Start Cycle":"130", "Latency":"4", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":33, "name":"Store", "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl", "line":210}]], "details":[{"type":"table", "Width":"512 bits", "Type":"Local-pipelined never-stall", "Stall-free":"Yes", "Stores to":"_PFeeder_DB_0_ibuffer", "Start Cycle":"131", "Latency":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":34, "name":"Load", "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl", "line":240}]], "details":[{"type":"table", "Width":"512 bits", "Type":"Local-pipelined never-stall", "Stall-free":"Yes", "Loads from":"_PFeeder_DB_0_ibuffer", "Start Cycle":"132", "Latency":"4", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":35, "name":"Store", "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl", "line":210}]], "details":[{"type":"table", "Width":"512 bits", "Type":"Local-pipelined never-stall", "Stall-free":"Yes", "Stores to":"_PFeeder_DB_0_ibuffer", "Start Cycle":"133", "Latency":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":36, "name":"Load", "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl", "line":240}]], "details":[{"type":"table", "Width":"512 bits", "Type":"Local-pipelined never-stall", "Stall-free":"Yes", "Loads from":"_PFeeder_DB_0_ibuffer", "Start Cycle":"134", "Latency":"4", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":37, "name":"Store", "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl", "line":210}]], "details":[{"type":"table", "Width":"512 bits", "Type":"Local-pipelined never-stall", "Stall-free":"Yes", "Stores to":"_PFeeder_DB_0_ibuffer", "Start Cycle":"135", "Latency":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":38, "name":"Load", "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl", "line":240}]], "details":[{"type":"table", "Width":"512 bits", "Type":"Local-pipelined never-stall", "Stall-free":"Yes", "Loads from":"_PFeeder_DB_0_ibuffer", "Start Cycle":"136", "Latency":"4", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":39, "name":"Store", "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl", "line":210}]], "details":[{"type":"table", "Width":"512 bits", "Type":"Local-pipelined never-stall", "Stall-free":"Yes", "Stores to":"_PFeeder_DB_0_ibuffer", "Start Cycle":"137", "Latency":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":40, "name":"Load", "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl", "line":240}]], "details":[{"type":"table", "Width":"512 bits", "Type":"Local-pipelined never-stall", "Stall-free":"Yes", "Loads from":"_PFeeder_DB_0_ibuffer", "Start Cycle":"138", "Latency":"4", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":41, "name":"Store", "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl", "line":210}]], "details":[{"type":"table", "Width":"512 bits", "Type":"Local-pipelined never-stall", "Stall-free":"Yes", "Stores to":"_PFeeder_DB_0_ibuffer", "Start Cycle":"139", "Latency":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":42, "name":"Load", "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl", "line":240}]], "details":[{"type":"table", "Width":"512 bits", "Type":"Local-pipelined never-stall", "Stall-free":"Yes", "Loads from":"_PFeeder_DB_0_ibuffer", "Start Cycle":"140", "Latency":"4", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":43, "name":"Store", "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl", "line":210}]], "details":[{"type":"table", "Width":"512 bits", "Type":"Local-pipelined never-stall", "Stall-free":"Yes", "Stores to":"_PFeeder_DB_0_ibuffer", "Start Cycle":"141", "Latency":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":44, "name":"Load", "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl", "line":240}]], "details":[{"type":"table", "Width":"512 bits", "Type":"Local-pipelined never-stall", "Stall-free":"Yes", "Loads from":"_PFeeder_DB_0_ibuffer", "Start Cycle":"142", "Latency":"4", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":45, "name":"Channel Write", "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl", "line":257}]], "details":[{"type":"table", "Width":"6656 bits", "Depth":"256", "Stall-free":"No", "Start Cycle":"153", "Latency":"0", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Channels", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#qah1476410829821"}]}]}]}, {"type":"inst", "id":47, "name":"Loop Input", "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl", "line":126}]], "details":[{"type":"table", "Start Cycle":"0", "Latency":"1", "Loops To":"48"}]}, {"type":"inst", "id":48, "name":"Loop End", "details":[{"type":"table", "Start Cycle":"153", "Latency":"1"}]}], "details":[{"type":"table", "Latency":"153", "II":"1", "Subloops":"No", "Pipelined":"Yes", "Fmax Bottlenecks":"No", "Loop Info":""}]}, {"type":"memtype", "id":49, "name":"Local Memory", "children":[{"type":"memsys", "id":50, "name":"_PFeeder_DB_0_ibuffer", "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl", "line":112}]], "details":[{"type":"table", "details":[{"type":"brief", "text":"294912B requested\\n524288B implemented"}], "Requested size":"294912 bytes", "Implemented size":"524288 bytes", "Number of banks":"16", "Bank width":"512 bits", "Bank depth":"512 words", "Total replication":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Local Memory", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#chn1469549457114"}]}]}]}]}]}, {"type":"kernel", "id":93, "name":"kernel_WLoader", "children":[{"type":"bb", "id":94, "name":"kernel_WLoader.B0", "details":[{"type":"table", "Latency":"20"}]}, {"type":"bb", "id":95, "name":"kernel_WLoader.B1", "details":[{"type":"table", "Latency":"10", "II":"1", "Subloops":"Yes", "Pipelined":"Yes", "Fmax Bottlenecks":"No", "Loop Info":"Entry to loop. ", "Loops To":"97"}]}, {"type":"bb", "id":96, "name":"kernel_WLoader.B2", "details":[{"type":"table", "Latency":"0"}]}, {"type":"bb", "id":97, "name":"kernel_WLoader.B3", "details":[{"type":"table", "Latency":"0", "II":"1", "Subloops":"Yes", "Pipelined":"Yes", "Fmax Bottlenecks":"No", "Loop Info":"Exit which branches back to loop. "}]}, {"type":"bb", "id":98, "name":"kernel_WLoader.B4", "children":[{"type":"inst", "id":99, "name":"Load", "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl", "line":286}]], "details":[{"type":"table", "Width":"512 bits", "Type":"Burst-coalesced cached", "Stall-free":"No", "Start Cycle":"78", "Latency":"185", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":100, "name":"Channel Write", "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl", "line":287}]], "details":[{"type":"table", "Width":"512 bits", "Depth":"256", "Stall-free":"No", "Start Cycle":"264", "Latency":"0", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Channels", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#qah1476410829821"}]}]}]}, {"type":"inst", "id":102, "name":"Loop Input", "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl", "line":281}]], "details":[{"type":"table", "Start Cycle":"0", "Latency":"1", "Loops To":"103"}]}, {"type":"inst", "id":103, "name":"Loop End", "details":[{"type":"table", "Start Cycle":"264", "Latency":"1"}]}], "details":[{"type":"table", "Latency":"264", "II":"1", "Subloops":"No", "Pipelined":"Yes", "Fmax Bottlenecks":"No", "Loop Info":""}]}]}, {"type":"kernel", "id":104, "name":"kernel_WFeeder", "children":[{"type":"bb", "id":105, "name":"kernel_WFeeder.B0", "details":[{"type":"table", "Latency":"22"}]}, {"type":"bb", "id":106, "name":"kernel_WFeeder.B1", "details":[{"type":"table", "Latency":"0"}]}, {"type":"bb", "id":107, "name":"kernel_WFeeder.B2", "children":[{"type":"inst", "id":108, "name":"Channel Read", "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl", "line":333}]], "details":[{"type":"table", "Width":"512 bits", "Depth":"256", "Stall-free":"No", "Start Cycle":"22", "Latency":"0", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Channels", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#qah1476410829821"}]}]}]}, {"type":"inst", "id":109, "name":"Store", "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl", "line":402}]], "details":[{"type":"table", "Width":"512 bits", "Type":"Local-pipelined never-stall", "Stall-free":"Yes", "Stores to":"_WFeeder_DB_0_ibuffer", "Start Cycle":"108", "Latency":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":110, "name":"Load", "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl", "line":433}]], "details":[{"type":"table", "Width":"512 bits", "Type":"Local-pipelined never-stall", "Stall-free":"Yes", "Loads from":"_WFeeder_DB_0_ibuffer", "Start Cycle":"109", "Latency":"4", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":111, "name":"Store", "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl", "line":402}]], "details":[{"type":"table", "Width":"512 bits", "Type":"Local-pipelined never-stall", "Stall-free":"Yes", "Stores to":"_WFeeder_DB_0_ibuffer", "Start Cycle":"110", "Latency":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":112, "name":"Load", "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl", "line":433}]], "details":[{"type":"table", "Width":"512 bits", "Type":"Local-pipelined never-stall", "Stall-free":"Yes", "Loads from":"_WFeeder_DB_0_ibuffer", "Start Cycle":"111", "Latency":"4", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":113, "name":"Store", "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl", "line":402}]], "details":[{"type":"table", "Width":"512 bits", "Type":"Local-pipelined never-stall", "Stall-free":"Yes", "Stores to":"_WFeeder_DB_0_ibuffer", "Start Cycle":"112", "Latency":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":114, "name":"Load", "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl", "line":433}]], "details":[{"type":"table", "Width":"512 bits", "Type":"Local-pipelined never-stall", "Stall-free":"Yes", "Loads from":"_WFeeder_DB_0_ibuffer", "Start Cycle":"113", "Latency":"4", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":115, "name":"Store", "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl", "line":402}]], "details":[{"type":"table", "Width":"512 bits", "Type":"Local-pipelined never-stall", "Stall-free":"Yes", "Stores to":"_WFeeder_DB_0_ibuffer", "Start Cycle":"114", "Latency":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":116, "name":"Load", "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl", "line":433}]], "details":[{"type":"table", "Width":"512 bits", "Type":"Local-pipelined never-stall", "Stall-free":"Yes", "Loads from":"_WFeeder_DB_0_ibuffer", "Start Cycle":"115", "Latency":"4", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":117, "name":"Store", "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl", "line":402}]], "details":[{"type":"table", "Width":"512 bits", "Type":"Local-pipelined never-stall", "Stall-free":"Yes", "Stores to":"_WFeeder_DB_0_ibuffer", "Start Cycle":"116", "Latency":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":118, "name":"Load", "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl", "line":433}]], "details":[{"type":"table", "Width":"512 bits", "Type":"Local-pipelined never-stall", "Stall-free":"Yes", "Loads from":"_WFeeder_DB_0_ibuffer", "Start Cycle":"117", "Latency":"4", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":119, "name":"Store", "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl", "line":402}]], "details":[{"type":"table", "Width":"512 bits", "Type":"Local-pipelined never-stall", "Stall-free":"Yes", "Stores to":"_WFeeder_DB_0_ibuffer", "Start Cycle":"118", "Latency":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":120, "name":"Load", "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl", "line":433}]], "details":[{"type":"table", "Width":"512 bits", "Type":"Local-pipelined never-stall", "Stall-free":"Yes", "Loads from":"_WFeeder_DB_0_ibuffer", "Start Cycle":"119", "Latency":"4", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":121, "name":"Store", "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl", "line":402}]], "details":[{"type":"table", "Width":"512 bits", "Type":"Local-pipelined never-stall", "Stall-free":"Yes", "Stores to":"_WFeeder_DB_0_ibuffer", "Start Cycle":"120", "Latency":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":122, "name":"Load", "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl", "line":433}]], "details":[{"type":"table", "Width":"512 bits", "Type":"Local-pipelined never-stall", "Stall-free":"Yes", "Loads from":"_WFeeder_DB_0_ibuffer", "Start Cycle":"121", "Latency":"4", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":123, "name":"Store", "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl", "line":402}]], "details":[{"type":"table", "Width":"512 bits", "Type":"Local-pipelined never-stall", "Stall-free":"Yes", "Stores to":"_WFeeder_DB_0_ibuffer", "Start Cycle":"122", "Latency":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":124, "name":"Load", "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl", "line":433}]], "details":[{"type":"table", "Width":"512 bits", "Type":"Local-pipelined never-stall", "Stall-free":"Yes", "Loads from":"_WFeeder_DB_0_ibuffer", "Start Cycle":"123", "Latency":"4", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":125, "name":"Channel Write", "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl", "line":450}]], "details":[{"type":"table", "Width":"4096 bits", "Depth":"256", "Stall-free":"No", "Start Cycle":"134", "Latency":"0", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Channels", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#qah1476410829821"}]}]}]}, {"type":"inst", "id":127, "name":"Loop Input", "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl", "line":318}]], "details":[{"type":"table", "Start Cycle":"0", "Latency":"1", "Loops To":"128"}]}, {"type":"inst", "id":128, "name":"Loop End", "details":[{"type":"table", "Start Cycle":"134", "Latency":"1"}]}], "details":[{"type":"table", "Latency":"134", "II":"1", "Subloops":"No", "Pipelined":"Yes", "Fmax Bottlenecks":"No", "Loop Info":""}]}, {"type":"memtype", "id":129, "name":"Local Memory", "children":[{"type":"memsys", "id":130, "name":"_WFeeder_DB_0_ibuffer", "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl", "line":304}]], "details":[{"type":"table", "details":[{"type":"brief", "text":"147456B requested\\n262144B implemented"}], "Requested size":"147456 bytes", "Implemented size":"262144 bytes", "Number of banks":"8", "Bank width":"512 bits", "Bank depth":"512 words", "Total replication":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Local Memory", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#chn1469549457114"}]}]}]}]}]}, {"type":"kernel", "id":155, "name":"kernel_Out", "children":[{"type":"bb", "id":156, "name":"kernel_Out.B0", "details":[{"type":"table", "Latency":"20"}]}, {"type":"bb", "id":157, "name":"kernel_Out.B1", "details":[{"type":"table", "Latency":"10", "II":"1", "Subloops":"Yes", "Pipelined":"Yes", "Fmax Bottlenecks":"No", "Loop Info":"Entry to loop. ", "Loops To":"160"}]}, {"type":"bb", "id":158, "name":"kernel_Out.B2", "details":[{"type":"table", "Latency":"0"}]}, {"type":"bb", "id":159, "name":"kernel_Out.B3", "children":[{"type":"inst", "id":161, "name":"Channel Read", "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl", "line":512}]], "details":[{"type":"table", "Width":"4096 bits", "Depth":"256", "Stall-free":"No", "Start Cycle":"43", "Latency":"0", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Channels", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#qah1476410829821"}]}]}]}, {"type":"inst", "id":162, "name":"Channel Read", "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl", "line":515}]], "details":[{"type":"table", "Width":"6656 bits", "Depth":"256", "Stall-free":"No", "Start Cycle":"43", "Latency":"0", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Channels", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#qah1476410829821"}]}]}]}, {"type":"inst", "id":163, "name":"Channel Write", "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl", "line":693}]], "details":[{"type":"table", "Width":"256 bits", "Depth":"256", "Stall-free":"No", "Start Cycle":"109", "Latency":"0", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Channels", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#qah1476410829821"}]}]}]}, {"type":"inst", "id":165, "name":"Loop Input", "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl", "line":483}]], "details":[{"type":"table", "Start Cycle":"0", "Latency":"1", "Loops To":"166"}]}, {"type":"inst", "id":166, "name":"Loop End", "details":[{"type":"table", "Start Cycle":"109", "Latency":"1"}]}], "details":[{"type":"table", "Latency":"109", "II":"1", "Subloops":"No", "Pipelined":"Yes", "Fmax Bottlenecks":"No", "Loop Info":""}]}, {"type":"bb", "id":160, "name":"kernel_Out.B4", "details":[{"type":"table", "Latency":"0", "II":"1", "Subloops":"Yes", "Pipelined":"Yes", "Fmax Bottlenecks":"No", "Loop Info":"Exit which branches back to loop. "}]}]}, {"type":"kernel", "id":167, "name":"kernel_unloader", "children":[{"type":"bb", "id":168, "name":"kernel_unloader.B0", "details":[{"type":"table", "Latency":"20"}]}, {"type":"bb", "id":169, "name":"kernel_unloader.B1", "details":[{"type":"table", "Latency":"10", "II":"1", "Subloops":"Yes", "Pipelined":"Yes", "Fmax Bottlenecks":"No", "Loop Info":"Entry to loop. ", "Loops To":"171"}]}, {"type":"bb", "id":170, "name":"kernel_unloader.B2", "details":[{"type":"table", "Latency":"0"}]}, {"type":"bb", "id":171, "name":"kernel_unloader.B3", "details":[{"type":"table", "Latency":"0", "II":"1", "Subloops":"Yes", "Pipelined":"Yes", "Fmax Bottlenecks":"No", "Loop Info":"Exit which branches back to loop. "}]}, {"type":"bb", "id":172, "name":"kernel_unloader.B4", "children":[{"type":"inst", "id":173, "name":"Channel Read", "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl", "line":740}]], "details":[{"type":"table", "Width":"256 bits", "Depth":"256", "Stall-free":"No", "Start Cycle":"10", "Latency":"0", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Channels", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#qah1476410829821"}]}]}]}, {"type":"inst", "id":174, "name":"Store", "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl", "line":743}]], "details":[{"type":"table", "Width":"256 bits", "Type":"Burst-coalesced", "Stall-free":"No", "Start Cycle":"16", "Latency":"2", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":175, "name":"Loop Input", "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl", "line":738}]], "details":[{"type":"table", "Start Cycle":"0", "Latency":"1", "Loops To":"176"}]}, {"type":"inst", "id":176, "name":"Loop End", "details":[{"type":"table", "Start Cycle":"18", "Latency":"1"}]}], "details":[{"type":"table", "Latency":"18", "II":"1", "Subloops":"No", "Pipelined":"Yes", "Fmax Bottlenecks":"No", "Loop Info":""}]}]}, {"type":"memtype", "id":1, "name":"Global Memory", "children":[{"type":"memsys", "id":13, "name":"DDR", "details":[{"type":"table", "Number of banks":"4"}]}]}, {"type":"channel", "id":164, "name":"_Out_unloader_channel", "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl", "line":460}]], "details":[{"type":"table", "Width":"256 bits", "Depth":"256"}]}, {"type":"channel", "id":46, "name":"_PFeeder_A_channel", "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl", "line":104}]], "details":[{"type":"table", "Width":"6656 bits", "Depth":"256"}]}, {"type":"channel", "id":10, "name":"_PLoader_PFeeder_channel", "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl", "line":81}]], "details":[{"type":"table", "Width":"512 bits", "Depth":"256"}]}, {"type":"channel", "id":126, "name":"_WFeeder_B_channel", "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl", "line":296}]], "details":[{"type":"table", "Width":"4096 bits", "Depth":"256"}]}, {"type":"channel", "id":101, "name":"_WLoader_WFeeder_channel", "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl", "line":272}]], "details":[{"type":"table", "Width":"512 bits", "Depth":"256"}]}], "links":[{"from":9, "to":10}, {"from":6, "to":4}, {"from":3, "to":4}, {"from":6, "to":5}, {"from":12, "to":6}, {"from":12, "to":11}, {"from":4, "to":11}, {"from":8, "to":12}, {"from":9, "to":12}, {"from":11, "to":8}, {"from":8, "to":9}, {"from":13, "to":8}, {"from":10, "to":18}, {"from":45, "to":46}, {"from":50, "to":20}, {"from":50, "to":22}, {"from":50, "to":24}, {"from":50, "to":26}, {"from":50, "to":28}, {"from":50, "to":30}, {"from":50, "to":32}, {"from":50, "to":34}, {"from":50, "to":36}, {"from":50, "to":38}, {"from":50, "to":40}, {"from":50, "to":42}, {"from":50, "to":44}, {"from":19, "to":50}, {"from":21, "to":50}, {"from":23, "to":50}, {"from":25, "to":50}, {"from":27, "to":50}, {"from":29, "to":50}, {"from":31, "to":50}, {"from":33, "to":50}, {"from":35, "to":50}, {"from":37, "to":50}, {"from":39, "to":50}, {"from":41, "to":50}, {"from":43, "to":50}, {"from":48, "to":16}, {"from":48, "to":47}, {"from":15, "to":47}, {"from":18, "to":48}, {"from":19, "to":48}, {"from":20, "to":48}, {"from":21, "to":48}, {"from":22, "to":48}, {"from":23, "to":48}, {"from":24, "to":48}, {"from":25, "to":48}, {"from":26, "to":48}, {"from":27, "to":48}, {"from":28, "to":48}, {"from":29, "to":48}, {"from":30, "to":48}, {"from":31, "to":48}, {"from":32, "to":48}, {"from":33, "to":48}, {"from":34, "to":48}, {"from":35, "to":48}, {"from":36, "to":48}, {"from":37, "to":48}, {"from":38, "to":48}, {"from":39, "to":48}, {"from":40, "to":48}, {"from":41, "to":48}, {"from":42, "to":48}, {"from":43, "to":48}, {"from":44, "to":48}, {"from":45, "to":48}, {"from":47, "to":18}, {"from":18, "to":19}, {"from":18, "to":20}, {"from":18, "to":21}, {"from":18, "to":22}, {"from":18, "to":23}, {"from":18, "to":24}, {"from":18, "to":25}, {"from":18, "to":26}, {"from":18, "to":27}, {"from":18, "to":28}, {"from":18, "to":29}, {"from":18, "to":30}, {"from":18, "to":31}, {"from":18, "to":32}, {"from":18, "to":33}, {"from":18, "to":34}, {"from":18, "to":35}, {"from":18, "to":36}, {"from":18, "to":37}, {"from":18, "to":38}, {"from":18, "to":39}, {"from":18, "to":40}, {"from":18, "to":41}, {"from":18, "to":42}, {"from":18, "to":43}, {"from":18, "to":44}, {"from":19, "to":45}, {"from":20, "to":45}, {"from":21, "to":45}, {"from":22, "to":45}, {"from":23, "to":45}, {"from":24, "to":45}, {"from":25, "to":45}, {"from":26, "to":45}, {"from":27, "to":45}, {"from":28, "to":45}, {"from":29, "to":45}, {"from":30, "to":45}, {"from":31, "to":45}, {"from":32, "to":45}, {"from":33, "to":45}, {"from":34, "to":45}, {"from":35, "to":45}, {"from":36, "to":45}, {"from":37, "to":45}, {"from":38, "to":45}, {"from":39, "to":45}, {"from":40, "to":45}, {"from":41, "to":45}, {"from":42, "to":45}, {"from":43, "to":45}, {"from":44, "to":45}, {"from":100, "to":101}, {"from":97, "to":95}, {"from":94, "to":95}, {"from":97, "to":96}, {"from":103, "to":97}, {"from":103, "to":102}, {"from":95, "to":102}, {"from":99, "to":103}, {"from":100, "to":103}, {"from":102, "to":99}, {"from":99, "to":100}, {"from":13, "to":99}, {"from":101, "to":108}, {"from":125, "to":126}, {"from":130, "to":110}, {"from":130, "to":112}, {"from":130, "to":114}, {"from":130, "to":116}, {"from":130, "to":118}, {"from":130, "to":120}, {"from":130, "to":122}, {"from":130, "to":124}, {"from":109, "to":130}, {"from":111, "to":130}, {"from":113, "to":130}, {"from":115, "to":130}, {"from":117, "to":130}, {"from":119, "to":130}, {"from":121, "to":130}, {"from":123, "to":130}, {"from":128, "to":106}, {"from":128, "to":127}, {"from":105, "to":127}, {"from":108, "to":128}, {"from":109, "to":128}, {"from":110, "to":128}, {"from":111, "to":128}, {"from":112, "to":128}, {"from":113, "to":128}, {"from":114, "to":128}, {"from":115, "to":128}, {"from":116, "to":128}, {"from":117, "to":128}, {"from":118, "to":128}, {"from":119, "to":128}, {"from":120, "to":128}, {"from":121, "to":128}, {"from":122, "to":128}, {"from":123, "to":128}, {"from":124, "to":128}, {"from":125, "to":128}, {"from":127, "to":108}, {"from":108, "to":109}, {"from":108, "to":110}, {"from":108, "to":111}, {"from":108, "to":112}, {"from":108, "to":113}, {"from":108, "to":114}, {"from":108, "to":115}, {"from":108, "to":116}, {"from":108, "to":117}, {"from":108, "to":118}, {"from":108, "to":119}, {"from":108, "to":120}, {"from":108, "to":121}, {"from":108, "to":122}, {"from":108, "to":123}, {"from":108, "to":124}, {"from":109, "to":125}, {"from":110, "to":125}, {"from":111, "to":125}, {"from":112, "to":125}, {"from":113, "to":125}, {"from":114, "to":125}, {"from":115, "to":125}, {"from":116, "to":125}, {"from":117, "to":125}, {"from":118, "to":125}, {"from":119, "to":125}, {"from":120, "to":125}, {"from":121, "to":125}, {"from":122, "to":125}, {"from":123, "to":125}, {"from":124, "to":125}, {"from":126, "to":161}, {"from":46, "to":162}, {"from":163, "to":164}, {"from":160, "to":157}, {"from":156, "to":157}, {"from":160, "to":158}, {"from":166, "to":165}, {"from":157, "to":165}, {"from":161, "to":166}, {"from":162, "to":166}, {"from":163, "to":166}, {"from":166, "to":160}, {"from":165, "to":161}, {"from":165, "to":162}, {"from":161, "to":163}, {"from":162, "to":163}, {"from":164, "to":173}, {"from":171, "to":169}, {"from":168, "to":169}, {"from":171, "to":170}, {"from":176, "to":171}, {"from":176, "to":175}, {"from":169, "to":175}, {"from":173, "to":176}, {"from":174, "to":176}, {"from":175, "to":173}, {"from":173, "to":174}, {"from":174, "to":13}]}';
var loopsJSON='{"columns":["", "Pipelined", "II", "Speculated iterations", "Details"], "children":[{"name":"Kernel: kernel_PLoader", "data":["", "", ""], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl", "line":81}]], "details":[{"type":"brief", "text":"Single work-item execution"}, {"type":"text", "text":"Single work-item execution"}, {"type":"text", "text":"Fmax bottlenck block: kernel_PLoader.B4"}, {"type":"text", "text":"Use the %L report to view more details", "links":[{"view":"Fmax II Report"}]}, {"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Kernels", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#ipp1476408832230"}]}], "children":[{"name":"kernel_PLoader.B1", "data":["Yes", ">=1", "4"], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl", "line":88}]], "details":[{"type":"brief", "text":" "}, {"type":"text", "text":"Hyper-Optimized loop structure: enabled."}, {"type":"text", "text":"Stallable instruction: n/a"}, {"type":"text", "text":"Maximum concurrent iterations: Capacity of loop", "details":[{"type":"text", "text":"Use the %L viewer to estimate capacity", "links":[{"view":"Fmax II Report"}]}]}, {"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Nested Loops", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#rfr1469543500580"}]}], "children":[{"name":"kernel_PLoader.B4", "data":["Yes", "~1", "0"], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl", "line":90}]], "details":[{"type":"brief", "text":" "}, {"type":"text", "text":"Hyper-Optimized loop structure: disabled."}, {"type":"text", "text":"II is an approximation due to the following stallable instructions:", "details":[{"type":"text", "text":"Load Operation (%L > %L)", "links":[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl", "line":"94"}, {"filename":"/glob/development-tools/versions/fpgasupportstack/d5005/2.0.1/inteldevstack/hld/share/lib/acl/opencl_lib.h", "line":"5274"}]}, {"type":"text", "text":"Channel Write Operation (%L)", "links":[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl", "line":"95"}]}]}, {"type":"text", "text":"Maximum concurrent iterations: Capacity of loop", "details":[{"type":"text", "text":"Use the %L viewer to estimate capacity", "links":[{"view":"Fmax II Report"}]}]}, {"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Loops in a Single Work-Item Kernel", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#wfa1476380079940"}]}], "children":[]}]}]}, {"name":"Kernel: kernel_PFeeder", "data":["", "", ""], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl", "line":104}]], "details":[{"type":"brief", "text":"Single work-item execution"}, {"type":"text", "text":"Single work-item execution"}, {"type":"text", "text":"Fmax bottlenck block: None"}, {"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Kernels", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#ipp1476408832230"}]}], "children":[{"name":"kernel_PFeeder.B2", "data":["Yes", "~1", "9"], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl", "line":126}]], "details":[{"type":"brief", "text":" "}, {"type":"text", "text":"Hyper-Optimized loop structure: enabled."}, {"type":"text", "text":"II is an approximation due to the following stallable instructions:", "details":[{"type":"text", "text":"Channel Read Operation (%L)", "links":[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl", "line":"141"}]}, {"type":"text", "text":"Channel Write Operation (%L)", "links":[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl", "line":"257"}]}]}, {"type":"text", "text":"Maximum concurrent iterations: Capacity of loop", "details":[{"type":"text", "text":"Use the %L viewer to estimate capacity", "links":[{"view":"Fmax II Report"}]}]}, {"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Loops in a Single Work-Item Kernel", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#wfa1476380079940"}]}], "children":[{"name":"Fully unrolled loop", "data":["n/a", "n/a", "n/a"], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl", "line":145}]], "details":[{"type":"brief", "text":"Unrolled by #pragma unroll"}, {"type":"text", "text":"Unrolled by #pragma unroll"}], "children":[]}]}]}, {"name":"Kernel: kernel_WLoader", "data":["", "", ""], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl", "line":272}]], "details":[{"type":"brief", "text":"Single work-item execution"}, {"type":"text", "text":"Single work-item execution"}, {"type":"text", "text":"Fmax bottlenck block: kernel_WLoader.B4"}, {"type":"text", "text":"Use the %L report to view more details", "links":[{"view":"Fmax II Report"}]}, {"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Kernels", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#ipp1476408832230"}]}], "children":[{"name":"kernel_WLoader.B1", "data":["Yes", ">=1", "4"], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl", "line":279}]], "details":[{"type":"brief", "text":" "}, {"type":"text", "text":"Hyper-Optimized loop structure: enabled."}, {"type":"text", "text":"Stallable instruction: n/a"}, {"type":"text", "text":"Maximum concurrent iterations: Capacity of loop", "details":[{"type":"text", "text":"Use the %L viewer to estimate capacity", "links":[{"view":"Fmax II Report"}]}]}, {"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Nested Loops", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#rfr1469543500580"}]}], "children":[{"name":"kernel_WLoader.B4", "data":["Yes", "~1", "0"], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl", "line":281}]], "details":[{"type":"brief", "text":" "}, {"type":"text", "text":"Hyper-Optimized loop structure: disabled."}, {"type":"text", "text":"II is an approximation due to the following stallable instructions:", "details":[{"type":"text", "text":"Load Operation (%L > %L)", "links":[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl", "line":"286"}, {"filename":"/glob/development-tools/versions/fpgasupportstack/d5005/2.0.1/inteldevstack/hld/share/lib/acl/opencl_lib.h", "line":"5274"}]}, {"type":"text", "text":"Channel Write Operation (%L)", "links":[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl", "line":"287"}]}]}, {"type":"text", "text":"Maximum concurrent iterations: Capacity of loop", "details":[{"type":"text", "text":"Use the %L viewer to estimate capacity", "links":[{"view":"Fmax II Report"}]}]}, {"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Loops in a Single Work-Item Kernel", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#wfa1476380079940"}]}], "children":[]}]}]}, {"name":"Kernel: kernel_WFeeder", "data":["", "", ""], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl", "line":296}]], "details":[{"type":"brief", "text":"Single work-item execution"}, {"type":"text", "text":"Single work-item execution"}, {"type":"text", "text":"Fmax bottlenck block: None"}, {"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Kernels", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#ipp1476408832230"}]}], "children":[{"name":"kernel_WFeeder.B2", "data":["Yes", "~1", "9"], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl", "line":318}]], "details":[{"type":"brief", "text":" "}, {"type":"text", "text":"Hyper-Optimized loop structure: enabled."}, {"type":"text", "text":"II is an approximation due to the following stallable instructions:", "details":[{"type":"text", "text":"Channel Read Operation (%L)", "links":[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl", "line":"333"}]}, {"type":"text", "text":"Channel Write Operation (%L)", "links":[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl", "line":"450"}]}]}, {"type":"text", "text":"Maximum concurrent iterations: Capacity of loop", "details":[{"type":"text", "text":"Use the %L viewer to estimate capacity", "links":[{"view":"Fmax II Report"}]}]}, {"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Loops in a Single Work-Item Kernel", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#wfa1476380079940"}]}], "children":[{"name":"Fully unrolled loop", "data":["n/a", "n/a", "n/a"], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl", "line":337}]], "details":[{"type":"brief", "text":"Unrolled by #pragma unroll"}, {"type":"text", "text":"Unrolled by #pragma unroll"}], "children":[]}]}]}, {"name":"Kernel: kernel_Out", "data":["", "", ""], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl", "line":460}]], "details":[{"type":"brief", "text":"Single work-item execution"}, {"type":"text", "text":"Single work-item execution"}, {"type":"text", "text":"Fmax bottlenck block: kernel_Out.B3"}, {"type":"text", "text":"Use the %L report to view more details", "links":[{"view":"Fmax II Report"}]}, {"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Kernels", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#ipp1476408832230"}]}], "children":[{"name":"kernel_Out.B1", "data":["Yes", ">=1", "4"], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl", "line":481}]], "details":[{"type":"brief", "text":" "}, {"type":"text", "text":"Hyper-Optimized loop structure: enabled."}, {"type":"text", "text":"Stallable instruction: n/a"}, {"type":"text", "text":"Maximum concurrent iterations: Capacity of loop", "details":[{"type":"text", "text":"Use the %L viewer to estimate capacity", "links":[{"view":"Fmax II Report"}]}]}, {"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Nested Loops", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#rfr1469543500580"}]}], "children":[{"name":"kernel_Out.B3", "data":["Yes", "~1", "0"], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl", "line":483}]], "details":[{"type":"brief", "text":" "}, {"type":"text", "text":"Hyper-Optimized loop structure: disabled."}, {"type":"text", "text":"II is an approximation due to the following stallable instructions:", "details":[{"type":"text", "text":"Channel Read Operation (%L)", "links":[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl", "line":"512"}]}, {"type":"text", "text":"Channel Read Operation (%L)", "links":[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl", "line":"515"}]}, {"type":"text", "text":"Channel Write Operation (%L)", "links":[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl", "line":"693"}]}]}, {"type":"text", "text":"Maximum concurrent iterations: Capacity of loop", "details":[{"type":"text", "text":"Use the %L viewer to estimate capacity", "links":[{"view":"Fmax II Report"}]}]}, {"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Loops in a Single Work-Item Kernel", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#wfa1476380079940"}]}], "children":[{"name":"Fully unrolled loop", "data":["n/a", "n/a", "n/a"], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl", "line":486}]], "details":[{"type":"brief", "text":"Unrolled by #pragma unroll"}, {"type":"text", "text":"Unrolled by #pragma unroll"}], "children":[{"name":"Fully unrolled loop", "data":["n/a", "n/a", "n/a"], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl", "line":489}]], "details":[{"type":"brief", "text":"Unrolled by #pragma unroll"}, {"type":"text", "text":"Unrolled by #pragma unroll"}], "children":[{"name":"Fully unrolled loop", "data":["n/a", "n/a", "n/a"], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl", "line":494}]], "details":[{"type":"brief", "text":"Unrolled by #pragma unroll"}, {"type":"text", "text":"Unrolled by #pragma unroll"}], "children":[]}]}]}, {"name":"Fully unrolled loop", "data":["n/a", "n/a", "n/a"], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl", "line":520}]], "details":[{"type":"brief", "text":"Unrolled by #pragma unroll"}, {"type":"text", "text":"Unrolled by #pragma unroll"}], "children":[{"name":"Fully unrolled loop", "data":["n/a", "n/a", "n/a"], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl", "line":523}]], "details":[{"type":"brief", "text":"Unrolled by #pragma unroll"}, {"type":"text", "text":"Unrolled by #pragma unroll"}], "children":[{"name":"Fully unrolled loop", "data":["n/a", "n/a", "n/a"], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl", "line":591}]], "details":[{"type":"brief", "text":"Unrolled by #pragma unroll"}, {"type":"text", "text":"Unrolled by #pragma unroll"}], "children":[]}, {"name":"Fully unrolled loop", "data":["n/a", "n/a", "n/a"], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl", "line":612}]], "details":[{"type":"brief", "text":"Unrolled by #pragma unroll"}, {"type":"text", "text":"Unrolled by #pragma unroll"}], "children":[]}]}]}, {"name":"Fully unrolled loop", "data":["n/a", "n/a", "n/a"], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl", "line":674}]], "details":[{"type":"brief", "text":"Unrolled by #pragma unroll"}, {"type":"text", "text":"Unrolled by #pragma unroll"}], "children":[{"name":"Fully unrolled loop", "data":["n/a", "n/a", "n/a"], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl", "line":679}]], "details":[{"type":"brief", "text":"Unrolled by #pragma unroll"}, {"type":"text", "text":"Unrolled by #pragma unroll"}], "children":[]}]}, {"name":"Fully unrolled loop", "data":["n/a", "n/a", "n/a"], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl", "line":697}]], "details":[{"type":"brief", "text":"Unrolled by #pragma unroll"}, {"type":"text", "text":"Unrolled by #pragma unroll"}], "children":[{"name":"Fully unrolled loop", "data":["n/a", "n/a", "n/a"], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl", "line":700}]], "details":[{"type":"brief", "text":"Unrolled by #pragma unroll"}, {"type":"text", "text":"Unrolled by #pragma unroll"}], "children":[{"name":"Fully unrolled loop", "data":["n/a", "n/a", "n/a"], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl", "line":703}]], "details":[{"type":"brief", "text":"Unrolled by #pragma unroll"}, {"type":"text", "text":"Unrolled by #pragma unroll"}], "children":[]}]}]}]}]}]}, {"name":"Kernel: kernel_unloader", "data":["", "", ""], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl", "line":729}]], "details":[{"type":"brief", "text":"Single work-item execution"}, {"type":"text", "text":"Single work-item execution"}, {"type":"text", "text":"Fmax bottlenck block: kernel_unloader.B4"}, {"type":"text", "text":"Use the %L report to view more details", "links":[{"view":"Fmax II Report"}]}, {"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Kernels", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#ipp1476408832230"}]}], "children":[{"name":"kernel_unloader.B1", "data":["Yes", ">=1", "4"], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl", "line":736}]], "details":[{"type":"brief", "text":" "}, {"type":"text", "text":"Hyper-Optimized loop structure: enabled."}, {"type":"text", "text":"Stallable instruction: n/a"}, {"type":"text", "text":"Maximum concurrent iterations: Capacity of loop", "details":[{"type":"text", "text":"Use the %L viewer to estimate capacity", "links":[{"view":"Fmax II Report"}]}]}, {"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Nested Loops", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#rfr1469543500580"}]}], "children":[{"name":"kernel_unloader.B4", "data":["Yes", "~1", "0"], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl", "line":738}]], "details":[{"type":"brief", "text":" "}, {"type":"text", "text":"Hyper-Optimized loop structure: disabled."}, {"type":"text", "text":"II is an approximation due to the following stallable instructions:", "details":[{"type":"text", "text":"Channel Read Operation (%L)", "links":[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl", "line":"740"}]}, {"type":"text", "text":"Store Operation (%L > %L)", "links":[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl", "line":"743"}, {"filename":"/glob/development-tools/versions/fpgasupportstack/d5005/2.0.1/inteldevstack/hld/share/lib/acl/opencl_lib.h", "line":"5705"}]}]}, {"type":"text", "text":"Maximum concurrent iterations: Capacity of loop", "details":[{"type":"text", "text":"Use the %L viewer to estimate capacity", "links":[{"view":"Fmax II Report"}]}]}, {"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Loops in a Single Work-Item Kernel", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#wfa1476380079940"}]}], "children":[]}]}]}]}';
var summaryJSON='{"performanceSummary":{"name":"Kernel Summary", "columns":["Kernel Name", "Kernel Type", "Autorun", "Workgroup Size", "# Compute Units", "Hyper-Optimized Handshaking"], "children":[{"name":"kernel_Out", "data":["Single work-item", "No", [1, 1, 1], 1, "Off"], "details":[{"type":"text", "text":"Kernel type: Single work-item"}, {"type":"text", "text":"Required workgroup size: (1, 1, 1)"}, {"type":"text", "text":"Maximum workgroup size: 1"}, {"type":"text", "text":"Hyper-optimized handshaking disabled due to instruction in Kernel kernel_PLoader"}], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl", "line":460}]]}, {"name":"kernel_PFeeder", "data":["Single work-item", "No", [1, 1, 1], 1, "Off"], "details":[{"type":"text", "text":"Kernel type: Single work-item"}, {"type":"text", "text":"Required workgroup size: (1, 1, 1)"}, {"type":"text", "text":"Maximum workgroup size: 1"}, {"type":"text", "text":"Hyper-optimized handshaking disabled due to instruction in Kernel kernel_PLoader"}], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl", "line":104}]]}, {"name":"kernel_PLoader", "data":["Single work-item", "No", [1, 1, 1], 1, "Off"], "details":[{"type":"text", "text":"Kernel type: Single work-item"}, {"type":"text", "text":"Required workgroup size: (1, 1, 1)"}, {"type":"text", "text":"Maximum workgroup size: 1"}, {"type":"text", "text":"Hyper-optimized handshaking disabled due to loop orchestration compiler optimization being disabled in loop kernel_PLoader.B4."}], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl", "line":81}]]}, {"name":"kernel_WFeeder", "data":["Single work-item", "No", [1, 1, 1], 1, "Off"], "details":[{"type":"text", "text":"Kernel type: Single work-item"}, {"type":"text", "text":"Required workgroup size: (1, 1, 1)"}, {"type":"text", "text":"Maximum workgroup size: 1"}, {"type":"text", "text":"Hyper-optimized handshaking disabled due to instruction in Kernel kernel_PLoader"}], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl", "line":296}]]}, {"name":"kernel_WLoader", "data":["Single work-item", "No", [1, 1, 1], 1, "Off"], "details":[{"type":"text", "text":"Kernel type: Single work-item"}, {"type":"text", "text":"Required workgroup size: (1, 1, 1)"}, {"type":"text", "text":"Maximum workgroup size: 1"}, {"type":"text", "text":"Hyper-optimized handshaking disabled due to instruction in Kernel kernel_PLoader"}], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl", "line":272}]]}, {"name":"kernel_unloader", "data":["Single work-item", "No", [1, 1, 1], 1, "Off"], "details":[{"type":"text", "text":"Kernel type: Single work-item"}, {"type":"text", "text":"Required workgroup size: (1, 1, 1)"}, {"type":"text", "text":"Maximum workgroup size: 1"}, {"type":"text", "text":"Hyper-optimized handshaking disabled due to instruction in Kernel kernel_PLoader"}], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl", "line":729}]]}]}, "estimatedResources":{"name":"Estimated Resource Usage", "columns":["Kernel Name", "ALUTs ", "FFs  ", "RAMs ", "DSPs ", "MLABs"], "children":[{"name":"kernel_Out", "data":[33006, 85389, 242, 1664, 534], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl", "line":460}]]}, {"name":"kernel_PFeeder", "data":[215782, 270708, 376, 0, 419], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl", "line":104}]]}, {"name":"kernel_PLoader", "data":[6102, 7362, 44, 0, 12], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl", "line":81}]]}, {"name":"kernel_WFeeder", "data":[92278, 123346, 240, 0, 215], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl", "line":296}]]}, {"name":"kernel_WLoader", "data":[10508, 12802, 46, 0, 8], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl", "line":272}]]}, {"name":"kernel_unloader", "data":[3311, 5196, 17, 0, 27], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl", "line":729}]]}, {"name":"Kernel Subtotal", "classes":["summary-highlight", "nohover"], "data":[360986, 504803, 965, 1664, 1215]}, {"name":"Global Interconnect", "classes":["summary-highlight", "nohover"], "data":[13691, 19807, 78, 0, 0]}, {"name":"Board Interface", "classes":["summary-highlight", "nohover"], "data":[200000, 275150, 467, 0, 0]}, {"name":"System description ROM", "classes":["summary-highlight", "nohover"], "data":[2, 71, 2, 0, 0]}, {"name":"Pipe and channel resources", "classes":["summary-highlight", "nohover"], "data":[55, 36126, 303, 0, 0]}, {"name":"Total", "classes":["summary-highlight", "nohover"], "data":[574734, 835957, 1815, 1664, 1215], "data_percent":[30.7964, 22.3968, 15.485, 28.8889]}, {"name":"Available", "classes":["summary-highlight", "nohover"], "data":[1866240, 3732480, 11721, 5760, 0]}]}, "compileWarnings":{"name":"Compile Warnings", "children":[{"name":"Load uses a Burst-coalesced cached LSU", "details":[{"type":"text", "text":"Load with a private 512 kilobit cache. Cache is not shared with any other load. It is flushed on kernel start. Use Dynamic Profiler to verify cache effectiveness. Other kernels should not be updating the data in global memory while this kernel is using it. Cache is created when memory access pattern is data-dependent or appears to be repetitive. Simplify access pattern or mark pointer as \'volatile\' to disable generation of this cache."}], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl", "line":94}]]}, {"name":"Load uses a Burst-coalesced cached LSU", "details":[{"type":"text", "text":"Load with a private 512 kilobit cache. Cache is not shared with any other load. It is flushed on kernel start. Use Dynamic Profiler to verify cache effectiveness. Other kernels should not be updating the data in global memory while this kernel is using it. Cache is created when memory access pattern is data-dependent or appears to be repetitive. Simplify access pattern or mark pointer as \'volatile\' to disable generation of this cache."}], "debug":[[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl", "line":286}]]}]}}';
var infoJSON='{"name":"Info","rows":[{"classes":["info-table"],"data":["a"],"name":"Project Name"},{"data":["Stratix 10, 1SX280HN2F43E2VG, dcp_bsp:pac_s10_dc"],"name":"Target Family, Device, Board"},{"data":["19.2.0 Build 57"],"name":"AOC Version"},{"data":["19.2.0 Build 57 Pro"],"name":"Quartus Version"},{"data":["aoc -v -profile -fpc -fp-relaxed -high-effort -board=pac_s10_dc -g a.cl -o a.aocx"],"name":"Command"},{"data":["Wed Dec 13 06:40:33 2023"],"name":"Reports Generated At"}]}';
var warningsJSON='{"rows":[]}';
var quartusJSON='{"quartusFitClockSummary":{"children":[{"details":[{"text":"This section contains a summary of the area and fmax data generated by compiling the kernels through Quartus. \nTo generate the data, run a Quartus compile on the project created for this design. \nTo run the Quartus compile, please run command without flag -c, -rtl or -march=emulator","type":"text"}],"name":"Run Quartus compile to populate this section. See details for more information."}],"name":"Quartus Fit Summary"}}';
var fmax_iiJSON='{"basicblocks":{"kernel_PLoader.B0":{"name":"kernel_PLoader.B0", "target_fmax":"Not specified", "target_ii":"Not specified", "achieved_fmax":"480.0", "achieved_ii":1, "latency":20, "max_interleaving":1, "is_fmax_bottleneck":"No", "is_loop_header":"No", "is_single_block_loop":"No", "loop_layer":0, "loop_location":{}}, "kernel_PLoader.B1":{"name":"kernel_PLoader.B1", "target_fmax":"Not specified", "target_ii":"Not specified", "achieved_fmax":"480.0", "achieved_ii":1, "latency":10, "max_interleaving":1, "is_fmax_bottleneck":"No", "is_loop_header":"Yes", "is_single_block_loop":"No", "loop_layer":1, "loop_location":{"details":[{"type":"text", "text":"Loop:  (%L)", "links":[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl", "line":"88"}]}]}}, "kernel_PLoader.B2":{"name":"kernel_PLoader.B2", "target_fmax":"Not specified", "target_ii":"Not specified", "achieved_fmax":"480.0", "achieved_ii":1, "latency":0, "max_interleaving":1, "is_fmax_bottleneck":"No", "is_loop_header":"No", "is_single_block_loop":"No", "loop_layer":0, "loop_location":{}}, "kernel_PLoader.B3":{"name":"kernel_PLoader.B3", "target_fmax":"Not specified", "target_ii":"Not specified", "achieved_fmax":"480.0", "achieved_ii":1, "latency":0, "max_interleaving":1, "is_fmax_bottleneck":"No", "is_loop_header":"No", "is_single_block_loop":"No", "loop_layer":1, "loop_location":{}}, "kernel_PLoader.B4":{"name":"kernel_PLoader.B4", "target_fmax":"Not specified", "target_ii":"Not specified", "achieved_fmax":"432.0", "achieved_ii":1, "latency":197, "max_interleaving":1, "is_fmax_bottleneck":"Yes", "is_loop_header":"Yes", "is_single_block_loop":"Yes", "loop_layer":2, "details":[{"type":"text", "text":"Variable on loop carried feedback path"}], "loop_location":{"details":[{"type":"text", "text":"Loop:  (%L)", "links":[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl", "line":"90"}]}]}}, "kernel_PFeeder.B0":{"name":"kernel_PFeeder.B0", "target_fmax":"Not specified", "target_ii":"Not specified", "achieved_fmax":"480.0", "achieved_ii":1, "latency":22, "max_interleaving":1, "is_fmax_bottleneck":"No", "is_loop_header":"No", "is_single_block_loop":"No", "loop_layer":0, "loop_location":{}}, "kernel_PFeeder.B1":{"name":"kernel_PFeeder.B1", "target_fmax":"Not specified", "target_ii":"Not specified", "achieved_fmax":"480.0", "achieved_ii":1, "latency":0, "max_interleaving":1, "is_fmax_bottleneck":"No", "is_loop_header":"No", "is_single_block_loop":"No", "loop_layer":0, "loop_location":{}}, "kernel_PFeeder.B2":{"name":"kernel_PFeeder.B2", "target_fmax":"Not specified", "target_ii":"Not specified", "achieved_fmax":"480.0", "achieved_ii":1, "latency":153, "max_interleaving":1, "is_fmax_bottleneck":"No", "is_loop_header":"Yes", "is_single_block_loop":"Yes", "loop_layer":1, "loop_location":{"details":[{"type":"text", "text":"Loop:  (%L)", "links":[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl", "line":"126"}]}]}}, "kernel_WLoader.B0":{"name":"kernel_WLoader.B0", "target_fmax":"Not specified", "target_ii":"Not specified", "achieved_fmax":"480.0", "achieved_ii":1, "latency":20, "max_interleaving":1, "is_fmax_bottleneck":"No", "is_loop_header":"No", "is_single_block_loop":"No", "loop_layer":0, "loop_location":{}}, "kernel_WLoader.B1":{"name":"kernel_WLoader.B1", "target_fmax":"Not specified", "target_ii":"Not specified", "achieved_fmax":"480.0", "achieved_ii":1, "latency":10, "max_interleaving":1, "is_fmax_bottleneck":"No", "is_loop_header":"Yes", "is_single_block_loop":"No", "loop_layer":1, "loop_location":{"details":[{"type":"text", "text":"Loop:  (%L)", "links":[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl", "line":"279"}]}]}}, "kernel_WLoader.B2":{"name":"kernel_WLoader.B2", "target_fmax":"Not specified", "target_ii":"Not specified", "achieved_fmax":"480.0", "achieved_ii":1, "latency":0, "max_interleaving":1, "is_fmax_bottleneck":"No", "is_loop_header":"No", "is_single_block_loop":"No", "loop_layer":0, "loop_location":{}}, "kernel_WLoader.B3":{"name":"kernel_WLoader.B3", "target_fmax":"Not specified", "target_ii":"Not specified", "achieved_fmax":"480.0", "achieved_ii":1, "latency":0, "max_interleaving":1, "is_fmax_bottleneck":"No", "is_loop_header":"No", "is_single_block_loop":"No", "loop_layer":1, "loop_location":{}}, "kernel_WLoader.B4":{"name":"kernel_WLoader.B4", "target_fmax":"Not specified", "target_ii":"Not specified", "achieved_fmax":"432.0", "achieved_ii":1, "latency":264, "max_interleaving":1, "is_fmax_bottleneck":"Yes", "is_loop_header":"Yes", "is_single_block_loop":"Yes", "loop_layer":2, "details":[{"type":"text", "text":"Variable on loop carried feedback path"}], "loop_location":{"details":[{"type":"text", "text":"Loop:  (%L)", "links":[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl", "line":"281"}]}]}}, "kernel_WFeeder.B0":{"name":"kernel_WFeeder.B0", "target_fmax":"Not specified", "target_ii":"Not specified", "achieved_fmax":"480.0", "achieved_ii":1, "latency":22, "max_interleaving":1, "is_fmax_bottleneck":"No", "is_loop_header":"No", "is_single_block_loop":"No", "loop_layer":0, "loop_location":{}}, "kernel_WFeeder.B1":{"name":"kernel_WFeeder.B1", "target_fmax":"Not specified", "target_ii":"Not specified", "achieved_fmax":"480.0", "achieved_ii":1, "latency":0, "max_interleaving":1, "is_fmax_bottleneck":"No", "is_loop_header":"No", "is_single_block_loop":"No", "loop_layer":0, "loop_location":{}}, "kernel_WFeeder.B2":{"name":"kernel_WFeeder.B2", "target_fmax":"Not specified", "target_ii":"Not specified", "achieved_fmax":"480.0", "achieved_ii":1, "latency":134, "max_interleaving":1, "is_fmax_bottleneck":"No", "is_loop_header":"Yes", "is_single_block_loop":"Yes", "loop_layer":1, "loop_location":{"details":[{"type":"text", "text":"Loop:  (%L)", "links":[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl", "line":"318"}]}]}}, "kernel_Out.B0":{"name":"kernel_Out.B0", "target_fmax":"Not specified", "target_ii":"Not specified", "achieved_fmax":"480.0", "achieved_ii":1, "latency":20, "max_interleaving":1, "is_fmax_bottleneck":"No", "is_loop_header":"No", "is_single_block_loop":"No", "loop_layer":0, "loop_location":{}}, "kernel_Out.B1":{"name":"kernel_Out.B1", "target_fmax":"Not specified", "target_ii":"Not specified", "achieved_fmax":"480.0", "achieved_ii":1, "latency":10, "max_interleaving":1, "is_fmax_bottleneck":"No", "is_loop_header":"Yes", "is_single_block_loop":"No", "loop_layer":1, "loop_location":{"details":[{"type":"text", "text":"Loop:  (%L)", "links":[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl", "line":"481"}]}]}}, "kernel_Out.B2":{"name":"kernel_Out.B2", "target_fmax":"Not specified", "target_ii":"Not specified", "achieved_fmax":"480.0", "achieved_ii":1, "latency":0, "max_interleaving":1, "is_fmax_bottleneck":"No", "is_loop_header":"No", "is_single_block_loop":"No", "loop_layer":0, "loop_location":{}}, "kernel_Out.B3":{"name":"kernel_Out.B3", "target_fmax":"Not specified", "target_ii":"Not specified", "achieved_fmax":"432.0", "achieved_ii":1, "latency":109, "max_interleaving":1, "is_fmax_bottleneck":"Yes", "is_loop_header":"Yes", "is_single_block_loop":"Yes", "loop_layer":2, "details":[{"type":"text", "text":"Variable on loop carried feedback path"}], "loop_location":{"details":[{"type":"text", "text":"Loop:  (%L)", "links":[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl", "line":"483"}]}]}}, "kernel_Out.B4":{"name":"kernel_Out.B4", "target_fmax":"Not specified", "target_ii":"Not specified", "achieved_fmax":"480.0", "achieved_ii":1, "latency":0, "max_interleaving":1, "is_fmax_bottleneck":"No", "is_loop_header":"No", "is_single_block_loop":"No", "loop_layer":1, "loop_location":{}}, "kernel_unloader.B0":{"name":"kernel_unloader.B0", "target_fmax":"Not specified", "target_ii":"Not specified", "achieved_fmax":"480.0", "achieved_ii":1, "latency":20, "max_interleaving":1, "is_fmax_bottleneck":"No", "is_loop_header":"No", "is_single_block_loop":"No", "loop_layer":0, "loop_location":{}}, "kernel_unloader.B1":{"name":"kernel_unloader.B1", "target_fmax":"Not specified", "target_ii":"Not specified", "achieved_fmax":"480.0", "achieved_ii":1, "latency":10, "max_interleaving":1, "is_fmax_bottleneck":"No", "is_loop_header":"Yes", "is_single_block_loop":"No", "loop_layer":1, "loop_location":{"details":[{"type":"text", "text":"Loop:  (%L)", "links":[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl", "line":"736"}]}]}}, "kernel_unloader.B2":{"name":"kernel_unloader.B2", "target_fmax":"Not specified", "target_ii":"Not specified", "achieved_fmax":"480.0", "achieved_ii":1, "latency":0, "max_interleaving":1, "is_fmax_bottleneck":"No", "is_loop_header":"No", "is_single_block_loop":"No", "loop_layer":0, "loop_location":{}}, "kernel_unloader.B3":{"name":"kernel_unloader.B3", "target_fmax":"Not specified", "target_ii":"Not specified", "achieved_fmax":"480.0", "achieved_ii":1, "latency":0, "max_interleaving":1, "is_fmax_bottleneck":"No", "is_loop_header":"No", "is_single_block_loop":"No", "loop_layer":1, "loop_location":{}}, "kernel_unloader.B4":{"name":"kernel_unloader.B4", "target_fmax":"Not specified", "target_ii":"Not specified", "achieved_fmax":"432.0", "achieved_ii":1, "latency":18, "max_interleaving":1, "is_fmax_bottleneck":"Yes", "is_loop_header":"Yes", "is_single_block_loop":"Yes", "loop_layer":2, "details":[{"type":"text", "text":"Variable on loop carried feedback path"}], "loop_location":{"details":[{"type":"text", "text":"Loop:  (%L)", "links":[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl", "line":"738"}]}]}}}, "functions":{"kernel_PLoader":{"debug":[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl", "line":81}], "loop_hierachy":{"kernel_PLoader__no_loop":["kernel_PLoader.B0", "kernel_PLoader.B2"], "kernel_PLoader.B1":["kernel_PLoader.B1", "kernel_PLoader.B4", "kernel_PLoader.B3"], "kernel_PLoader.B4":["kernel_PLoader.B4"]}}, "kernel_PFeeder":{"debug":[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl", "line":104}], "loop_hierachy":{"kernel_PFeeder__no_loop":["kernel_PFeeder.B0", "kernel_PFeeder.B1"], "kernel_PFeeder.B2":["kernel_PFeeder.B2"]}}, "kernel_WLoader":{"debug":[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl", "line":272}], "loop_hierachy":{"kernel_WLoader__no_loop":["kernel_WLoader.B0", "kernel_WLoader.B2"], "kernel_WLoader.B1":["kernel_WLoader.B1", "kernel_WLoader.B4", "kernel_WLoader.B3"], "kernel_WLoader.B4":["kernel_WLoader.B4"]}}, "kernel_WFeeder":{"debug":[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl", "line":296}], "loop_hierachy":{"kernel_WFeeder__no_loop":["kernel_WFeeder.B0", "kernel_WFeeder.B1"], "kernel_WFeeder.B2":["kernel_WFeeder.B2"]}}, "kernel_Out":{"debug":[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl", "line":460}], "loop_hierachy":{"kernel_Out__no_loop":["kernel_Out.B0", "kernel_Out.B2"], "kernel_Out.B1":["kernel_Out.B1", "kernel_Out.B3", "kernel_Out.B4"], "kernel_Out.B3":["kernel_Out.B3"]}}, "kernel_unloader":{"debug":[{"filename":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl", "line":729}], "loop_hierachy":{"kernel_unloader__no_loop":["kernel_unloader.B0", "kernel_unloader.B2"], "kernel_unloader.B1":["kernel_unloader.B1", "kernel_unloader.B4", "kernel_unloader.B3"], "kernel_unloader.B4":["kernel_unloader.B4"]}}}}';
var fileJSON=[{"path":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl", "name":"a.cl", "has_active_debug_locs":false, "absName":"/home/u146242/t2sp-s10/t2s/tests/performance/capsule/a.cl", "content":"/*OpenCL C x86-64-linux-avx-avx2-avx512-avx512_skylake-enable_synthesis-f16c-fma-intel_fpga-opencl-sse41*/\012#pragma OPENCL FP_CONTRACT ON\012#pragma OPENCL EXTENSION cl_khr_fp64 : enable\012#define float_from_bits(x) as_float(x)\012inline float nan_f32() { return NAN; }\012inline float neg_inf_f32() { return -INFINITY; }\012inline float inf_f32() { return INFINITY; }\012inline bool is_nan_f32(float x) {return isnan(x); }\012inline bool is_inf_f32(float x) {return isinf(x); }\012inline bool is_finite_f32(float x) {return isfinite(x); }\012#define sqrt_f32 sqrt \012#define sin_f32 sin \012#define cos_f32 cos \012#define exp_f32 exp \012#define log_f32 log \012#define abs_f32 fabs \012#define floor_f32 floor \012#define ceil_f32 ceil \012#define round_f32 round \012#define trunc_f32 trunc \012#define pow_f32 pow\012#define asin_f32 asin \012#define acos_f32 acos \012#define tan_f32 tan \012#define atan_f32 atan \012#define atan2_f32 atan2\012#define sinh_f32 sinh \012#define asinh_f32 asinh \012#define cosh_f32 cosh \012#define acosh_f32 acosh \012#define tanh_f32 tanh \012#define atanh_f32 atanh \012#define fast_inverse_f32 native_recip \012#define fast_inverse_sqrt_f32 native_rsqrt \012typedef float2 complex;\012typedef union { float4 t; float2 s[2]; } complex2;\012typedef union { float8 t; float2 s[4]; } complex4;\012typedef union { float16 t; float2 s[8]; } complex8;\012inline float2 conjugate_c32(float2 x) {return (float2)(x.s0, -x.s1); }\012inline float2 sqrt_c32(float2 x) {return (float2)(sqrt_f32(x.s0), 0.0f); }\012inline float2 fast_inverse_c32(float2 x) {return (float2)(fast_inverse_f32(x.s0), 0.0f); }\012inline float2 fast_inverse_sqrt_c32(float2 x) {return (float2)(fast_inverse_sqrt_f32(x.s0), 0.0f); }\012typedef double2 complexd;\012typedef union { double4 t; double2 s[2]; } complexd2;\012typedef union { double8 t; double2 s[4]; } complexd4;\012typedef union { double16 t; double2 s[8]; } complexd8;\012inline double2 conjugate_c64(double2 x) {return (double2)(x.s0, -x.s1); }\012#define __address_space___shared __local\012\012\012// ll suffix in OpenCL is reserved for 128-bit integers.\012#if defined __OPENCL_VERSION__\012#define ADD_INT64_T_SUFFIX(x) x##l\012#define ADD_UINT64_T_SUFFIX(x) x##ul\012// HLSL doesn't have any suffixes.\012#elif defined HLSL_VERSION\012#define ADD_INT64_T_SUFFIX(x) x\012#define ADD_UINT64_T_SUFFIX(x) x\012#else\012#define ADD_INT64_T_SUFFIX(x) x##ll\012#define ADD_UINT64_T_SUFFIX(x) x##ull\012#endif\012#pragma OPENCL EXTENSION cl_intel_channels : enable\012typedef union {\012bool __attribute__ ((aligned(16))) s[16];\012struct {bool s0,  s1,  s2,  s3,  s4,  s5,  s6,  s7,  s8,  s9,  sa,  sb,  sc,  sd,  se,  sf;};\012} bool16;\012typedef union {\012bool __attribute__ ((aligned(8))) s[8];\012struct {bool s0,  s1,  s2,  s3,  s4,  s5,  s6,  s7;};\012} bool8;\012typedef struct { float16 s[13]; } _cga;\012typedef struct { float16 s[8]; } _cga__1;\012channel float16 _PLoader_PFeeder_channel __attribute__((depth(256))) ;\012channel _cga _PFeeder_A_channel __attribute__((depth(256))) ;\012channel float16 _WLoader_WFeeder_channel __attribute__((depth(256))) ;\012channel _cga__1 _WFeeder_B_channel __attribute__((depth(256))) ;\012channel float8 _Out_unloader_channel __attribute__((depth(256))) ;\012// Address spaces for kernel_PLoader\012#define __address_space__P_serializer_mem_channel __global\012__kernel void kernel_PLoader(\012 const int _P_extent_1,\012 __address_space__P_serializer_mem_channel const float *restrict _P_serializer_mem_channel)\012{\012 int _addr_temp;\012 _addr_temp = 0;\012 int _0 = _P_extent_1 / 225;\012 for (int _PLoader_s0_n = 0; _PLoader_s0_n < 0 + _0; _PLoader_s0_n++)\012 {\012  for (int _PLoader_s0_mk_ci_kx_ky_mx_y_x_yyy_xxx = 0; _PLoader_s0_mk_ci_kx_ky_mx_y_x_yyy_xxx < 0 + 14976; _PLoader_s0_mk_ci_kx_ky_mx_y_x_yyy_xxx++)\012  {\012   int _1 = _addr_temp;\012   int _2 = _1 * 16;\012   float16 _3 = vload16(0, (__address_space__P_serializer_mem_channel float*)_P_serializer_mem_channel + _2);\012   write_channel_intel(_PLoader_PFeeder_channel, _3);\012   (void)_3;\012   int _4 = _1 + 1;\012   _addr_temp = _4;\012  } // for _PLoader_s0_mk_ci_kx_ky_mx_y_x_yyy_xxx\012 } // for _PLoader_s0_n\012} // kernel kernel_PLoader\012#undef __address_space__P_serializer_mem_channel\012// Address spaces for kernel_PFeeder\012__kernel void kernel_PFeeder(\012 const int _P_extent_1)\012{\012 _cga _PFeeder_A_channel_array;\012 float16 _PFeeder_value_shreg;\012 uint _PFeeder_time_stamp_shreg;\012 float16 _PFeeder_in_v_temp;\012 uint _PFeeder_cycle_temp;\012 float16 __attribute__((memory, numbanks(16), singlepump)) _PFeeder_DB_0_ibuffer[2][3][3][4][4][16];\012 #pragma unroll\012 for (int _PFeeder_s0_cooo_init = 0; _PFeeder_s0_cooo_init < 0 + 8; _PFeeder_s0_cooo_init++)\012 {\012  bool _5 = _PFeeder_s0_cooo_init == 0;\012  if (_5)\012  {\012   uint _6 = (uint)(ADD_UINT64_T_SUFFIX(432));\012   _PFeeder_cycle_temp = _6;\012  } // if _5\012 } // for _PFeeder_s0_cooo_init\012 int _7 = _P_extent_1 / 225;\012 int _8 = _7 * 18432;\012 int _9 = _8 + 2304;\012 for (int _PFeeder_s0_outermost_loop = 0; _PFeeder_s0_outermost_loop < 0 + _9; _PFeeder_s0_outermost_loop++)\012 {\012  uint _10 = (uint)(ADD_UINT64_T_SUFFIX(432));\012  uint _11 = _PFeeder_cycle_temp;\012  uint _12 = (uint)(ADD_UINT64_T_SUFFIX(2304));\012  uint _13 = _11 % _12;\012  bool _14 = _10 <= _13;\012  uint _15 = _11 / _12;\012  int _16 = (int)(_15);\012  int _17 = _P_extent_1 / 225;\012  int _18 = _17 * 8;\012  bool _19 = _16 < _18;\012  bool _20 = _14 && _19;\012  if (_20)\012  {\012   float16 __21 = read_channel_intel(_PLoader_PFeeder_channel);\012   _PFeeder_in_v_temp = __21;\012  } // if _20\012  #pragma unroll\012  for (int _PFeeder_s0_buf = 0; _PFeeder_s0_buf < 0 + 13; _PFeeder_s0_buf++)\012  {\012   bool _22 = _PFeeder_s0_buf == 0;\012   if (_22)\012   {\012    float16 _23 = _PFeeder_in_v_temp;\012    _PFeeder_value_shreg = _23;\012    (void)_23;\012    uint _24 = _PFeeder_cycle_temp;\012    _PFeeder_time_stamp_shreg = _24;\012    (void)_24;\012   } // if _22\012   else\012   {\012    float16 _26 = _PFeeder_value_shreg;\012    _PFeeder_value_shreg = _26;\012    (void)_26;\012    uint _28 = _PFeeder_time_stamp_shreg;\012    _PFeeder_time_stamp_shreg = _28;\012    (void)_28;\012   } // if _22 else\012   float16 _30 = _PFeeder_value_shreg;\012   float16 _31 = __fpga_reg(__fpga_reg(_30));\012   _PFeeder_value_shreg = _31;\012   (void)_31;\012   uint _33 = _PFeeder_time_stamp_shreg;\012   uint _34 = __fpga_reg(__fpga_reg(_33));\012   _PFeeder_time_stamp_shreg = _34;\012   (void)_34;\012   uint _35 = (uint)(ADD_UINT64_T_SUFFIX(432));\012   uint _37 = _PFeeder_time_stamp_shreg;\012   uint _38 = (uint)(ADD_UINT64_T_SUFFIX(2304));\012   uint _39 = _37 % _38;\012   bool _40 = _35 <= _39;\012   if (_40)\012   {\012    uint _42 = _PFeeder_time_stamp_shreg;\012    uint _43 = (uint)(ADD_UINT64_T_SUFFIX(2304));\012    uint _44 = _42 % _43;\012    uint _45 = (uint)(ADD_UINT64_T_SUFFIX(432));\012    uint _46 = _44 - _45;\012    uint _47 = (uint)(ADD_UINT64_T_SUFFIX(13));\012    uint _48 = _46 % _47;\012    int _49 = (int)(_48);\012    bool _50 = _PFeeder_s0_buf == _49;\012    if (_50)\012    {\012     float16 _52 = _PFeeder_value_shreg;\012     uint _54 = _PFeeder_time_stamp_shreg;\012     uint _55 = (uint)(ADD_UINT64_T_SUFFIX(2304));\012     uint _56 = _54 / _55;\012     uint _57 = (uint)(ADD_UINT64_T_SUFFIX(1));\012     uint _58 = _56 & _57;\012     bool _59 = (bool)(_58);\012     uint _61 = _54 % _55;\012     uint _62 = (uint)(ADD_UINT64_T_SUFFIX(432));\012     uint _63 = _61 - _62;\012     int _64 = (int)(_63);\012     int _65 = _64 / 624;\012     int _67 = _64 / 208;\012     int _68 = _67 % 3;\012     int _70 = _64 / 52;\012     int _71 = _70 & 3;\012     int _73 = _64 / 13;\012     int _74 = _73 & 3;\012     _PFeeder_DB_0_ibuffer[_59][_65][_68][_71][_74][_PFeeder_s0_buf] = _52;\012    } // if _50\012   } // if _40\012   uint _76 = _PFeeder_time_stamp_shreg;\012   uint _77 = (uint)(ADD_UINT64_T_SUFFIX(2304));\012   uint _78 = _76 / _77;\012   int _79 = (int)(_78);\012   int _80 = _P_extent_1 / 225;\012   int _81 = _80 * 8;\012   bool _82 = _79 <= _81;\012   uint _83 = (uint)(ADD_UINT64_T_SUFFIX(0));\012   bool _85 = _83 < _78;\012   bool _86 = _82 && _85;\012   if (_86)\012   {\012    uint _88 = _PFeeder_time_stamp_shreg;\012    uint _89 = (uint)(ADD_UINT64_T_SUFFIX(2304));\012    uint _90 = _88 / _89;\012    uint _91 = (uint)(ADD_UINT64_T_SUFFIX(1));\012    uint _92 = _90 & _91;\012    bool _93 = (bool)(_92);\012    bool _94 = !(_93);\012    uint _96 = _88 % _89;\012    int _97 = (int)(_96);\012    int _98 = _97 / 768;\012    int _100 = _97 >> 8;\012    int _101 = _100 % 3;\012    int _103 = _97 >> 4;\012    int _104 = _103 & 3;\012    int _106 = _97 & 3;\012    float16 _107 = _PFeeder_DB_0_ibuffer[_94][_98][_101][_104][_106][_PFeeder_s0_buf];\012    _PFeeder_A_channel_array.s[_PFeeder_s0_buf] = _107;\012    (void)_PFeeder_s0_buf;\012   } // if _86\012  } // for _PFeeder_s0_buf\012  uint _109 = _PFeeder_time_stamp_shreg;\012  uint _110 = (uint)(ADD_UINT64_T_SUFFIX(2304));\012  uint _111 = _109 / _110;\012  int _112 = (int)(_111);\012  int _113 = _P_extent_1 / 225;\012  int _114 = _113 * 8;\012  bool _115 = _112 <= _114;\012  uint _116 = (uint)(ADD_UINT64_T_SUFFIX(0));\012  bool _118 = _116 < _111;\012  bool _119 = _115 && _118;\012  if (_119)\012  {\012   write_channel_intel(_PFeeder_A_channel, _PFeeder_A_channel_array);\012   (void)_PFeeder_A_channel_array;\012  } // if _119\012  uint _120 = _PFeeder_cycle_temp;\012  uint _121 = (uint)(ADD_UINT64_T_SUFFIX(1));\012  uint _122 = _120 + _121;\012  _PFeeder_cycle_temp = _122;\012 } // for _PFeeder_s0_outermost_loop\012} // kernel kernel_PFeeder\012// Address spaces for kernel_WLoader\012#if 589824 <= MAX_CONSTANT_BUFFER_SIZE && 0 < MAX_CONSTANT_ARGS\012#define __address_space__W_serializer_mem_channel __constant\012#else\012#define __address_space__W_serializer_mem_channel __global\012#endif\012__kernel void kernel_WLoader(\012 const int _P_extent_1,\012 __address_space__W_serializer_mem_channel const float *restrict _W_serializer_mem_channel)\012{\012 int _addr_temp;\012 _addr_temp = 0;\012 int _123 = _P_extent_1 / 225;\012 for (int _WLoader_s0_n = 0; _WLoader_s0_n < 0 + _123; _WLoader_s0_n++)\012 {\012  for (int _WLoader_s0_mk_ci_kx_ky_coo_my_cooo = 0; _WLoader_s0_mk_ci_kx_ky_coo_my_cooo < 0 + 9216; _WLoader_s0_mk_ci_kx_ky_coo_my_cooo++)\012  {\012   int _124 = _addr_temp;\012   int _125 = _124 % 9216;\012   int _126 = _125 * 16;\012   float16 _127 = vload16(0, (__address_space__W_serializer_mem_channel float*)_W_serializer_mem_channel + _126);\012   write_channel_intel(_WLoader_WFeeder_channel, _127);\012   (void)_127;\012   int _128 = _124 + 1;\012   _addr_temp = _128;\012  } // for _WLoader_s0_mk_ci_kx_ky_coo_my_cooo\012 } // for _WLoader_s0_n\012} // kernel kernel_WLoader\012#undef __address_space__W_serializer_mem_channel\012// Address spaces for kernel_WFeeder\012__kernel void kernel_WFeeder(\012 const int _P_extent_1)\012{\012 _cga__1 _WFeeder_B_channel_array;\012 float16 _WFeeder_value_shreg;\012 uint _WFeeder_time_stamp_shreg;\012 float16 _WFeeder_in_v_temp;\012 uint _WFeeder_cycle_temp;\012 float16 __attribute__((memory, numbanks(8), singlepump)) _WFeeder_DB_0_ibuffer[2][3][3][4][4][8];\012 #pragma unroll\012 for (int _WFeeder_s0_yyy_xxx_init = 0; _WFeeder_s0_yyy_xxx_init < 0 + 13; _WFeeder_s0_yyy_xxx_init++)\012 {\012  bool _129 = _WFeeder_s0_yyy_xxx_init == 0;\012  if (_129)\012  {\012   uint _130 = (uint)(ADD_UINT64_T_SUFFIX(1152));\012   _WFeeder_cycle_temp = _130;\012  } // if _129\012 } // for _WFeeder_s0_yyy_xxx_init\012 int _131 = _P_extent_1 / 225;\012 int _132 = _131 * 18432;\012 int _133 = _132 + 2304;\012 for (int _WFeeder_s0_outermost_loop = 0; _WFeeder_s0_outermost_loop < 0 + _133; _WFeeder_s0_outermost_loop++)\012 {\012  uint _134 = (uint)(ADD_UINT64_T_SUFFIX(1152));\012  uint _135 = _WFeeder_cycle_temp;\012  uint _136 = (uint)(ADD_UINT64_T_SUFFIX(2304));\012  uint _137 = _135 % _136;\012  bool _138 = _134 <= _137;\012  uint _139 = _135 / _136;\012  int _140 = (int)(_139);\012  int _141 = _P_extent_1 / 225;\012  int _142 = _141 * 8;\012  bool _143 = _140 < _142;\012  bool _144 = _138 && _143;\012  if (_144)\012  {\012   float16 __145 = read_channel_intel(_WLoader_WFeeder_channel);\012   _WFeeder_in_v_temp = __145;\012  } // if _144\012  #pragma unroll\012  for (int _WFeeder_s0_buf = 0; _WFeeder_s0_buf < 0 + 8; _WFeeder_s0_buf++)\012  {\012   bool _146 = _WFeeder_s0_buf == 0;\012   if (_146)\012   {\012    float16 _147 = _WFeeder_in_v_temp;\012    _WFeeder_value_shreg = _147;\012    (void)_147;\012    uint _148 = _WFeeder_cycle_temp;\012    _WFeeder_time_stamp_shreg = _148;\012    (void)_148;\012   } // if _146\012   else\012   {\012    float16 _150 = _WFeeder_value_shreg;\012    _WFeeder_value_shreg = _150;\012    (void)_150;\012    uint _152 = _WFeeder_time_stamp_shreg;\012    _WFeeder_time_stamp_shreg = _152;\012    (void)_152;\012   } // if _146 else\012   float16 _154 = _WFeeder_value_shreg;\012   float16 _155 = __fpga_reg(__fpga_reg(_154));\012   _WFeeder_value_shreg = _155;\012   (void)_155;\012   uint _157 = _WFeeder_time_stamp_shreg;\012   uint _158 = __fpga_reg(__fpga_reg(_157));\012   _WFeeder_time_stamp_shreg = _158;\012   (void)_158;\012   uint _159 = (uint)(ADD_UINT64_T_SUFFIX(1152));\012   uint _161 = _WFeeder_time_stamp_shreg;\012   uint _162 = (uint)(ADD_UINT64_T_SUFFIX(2304));\012   uint _163 = _161 % _162;\012   bool _164 = _159 <= _163;\012   if (_164)\012   {\012    uint _166 = _WFeeder_time_stamp_shreg;\012    uint _167 = (uint)(ADD_UINT64_T_SUFFIX(2304));\012    uint _168 = _166 % _167;\012    uint _169 = (uint)(ADD_UINT64_T_SUFFIX(1152));\012    uint _170 = _168 - _169;\012    uint _171 = (uint)(ADD_UINT64_T_SUFFIX(7));\012    uint _172 = _170 & _171;\012    int _173 = (int)(_172);\012    bool _174 = _WFeeder_s0_buf == _173;\012    if (_174)\012    {\012     float16 _176 = _WFeeder_value_shreg;\012     uint _178 = _WFeeder_time_stamp_shreg;\012     uint _179 = (uint)(ADD_UINT64_T_SUFFIX(2304));\012     uint _180 = _178 / _179;\012     uint _181 = (uint)(ADD_UINT64_T_SUFFIX(1));\012     uint _182 = _180 & _181;\012     bool _183 = (bool)(_182);\012     uint _185 = _178 % _179;\012     uint _186 = (uint)(ADD_UINT64_T_SUFFIX(1152));\012     uint _187 = _185 - _186;\012     int _188 = (int)(_187);\012     int _189 = _188 / 384;\012     int _191 = _188 >> 7;\012     int _192 = _191 % 3;\012     int _194 = _188 >> 5;\012     int _195 = _194 & 3;\012     int _197 = _188 >> 3;\012     int _198 = _197 & 3;\012     _WFeeder_DB_0_ibuffer[_183][_189][_192][_195][_198][_WFeeder_s0_buf] = _176;\012    } // if _174\012   } // if _164\012   uint _200 = _WFeeder_time_stamp_shreg;\012   uint _201 = (uint)(ADD_UINT64_T_SUFFIX(2304));\012   uint _202 = _200 / _201;\012   int _203 = (int)(_202);\012   int _204 = _P_extent_1 / 225;\012   int _205 = _204 * 8;\012   bool _206 = _203 <= _205;\012   uint _207 = (uint)(ADD_UINT64_T_SUFFIX(0));\012   bool _209 = _207 < _202;\012   bool _210 = _206 && _209;\012   if (_210)\012   {\012    uint _212 = _WFeeder_time_stamp_shreg;\012    uint _213 = (uint)(ADD_UINT64_T_SUFFIX(2304));\012    uint _214 = _212 / _213;\012    uint _215 = (uint)(ADD_UINT64_T_SUFFIX(1));\012    uint _216 = _214 & _215;\012    bool _217 = (bool)(_216);\012    bool _218 = !(_217);\012    uint _220 = _212 % _213;\012    int _221 = (int)(_220);\012    int _222 = _221 / 768;\012    int _224 = _221 >> 8;\012    int _225 = _224 % 3;\012    int _227 = _221 >> 6;\012    int _228 = _227 & 3;\012    int _230 = _221 >> 2;\012    int _231 = _230 & 3;\012    float16 _232 = _WFeeder_DB_0_ibuffer[_218][_222][_225][_228][_231][_WFeeder_s0_buf];\012    _WFeeder_B_channel_array.s[_WFeeder_s0_buf] = _232;\012    (void)_WFeeder_s0_buf;\012   } // if _210\012  } // for _WFeeder_s0_buf\012  uint _234 = _WFeeder_time_stamp_shreg;\012  uint _235 = (uint)(ADD_UINT64_T_SUFFIX(2304));\012  uint _236 = _234 / _235;\012  int _237 = (int)(_236);\012  int _238 = _P_extent_1 / 225;\012  int _239 = _238 * 8;\012  bool _240 = _237 <= _239;\012  uint _241 = (uint)(ADD_UINT64_T_SUFFIX(0));\012  bool _243 = _241 < _236;\012  bool _244 = _240 && _243;\012  if (_244)\012  {\012   write_channel_intel(_WFeeder_B_channel, _WFeeder_B_channel_array);\012   (void)_WFeeder_B_channel_array;\012  } // if _244\012  uint _245 = _WFeeder_cycle_temp;\012  uint _246 = (uint)(ADD_UINT64_T_SUFFIX(1));\012  uint _247 = _245 + _246;\012  _WFeeder_cycle_temp = _247;\012 } // for _WFeeder_s0_outermost_loop\012} // kernel kernel_WFeeder\012// Address spaces for kernel_Out\012__kernel void kernel_Out(\012 const int _P_extent_1)\012{\012 // produce C\012 float _C_shreg[256][8][13];\012 float _C_pipe_shreg[8][3073];\012 // produce B\012 float16 _B_shreg[8];\012 float _C_temp[8][13];\012 // produce A\012 float16 _A_shreg[13];\012 _cga__1 _WFeeder_B_channel_array;\012 _cga _PFeeder_A_channel_array;\012 float _C_shreg_temp;\012 int _C_pipe_iter_temp;\012 int _C_pipe_base_temp;\012 _C_pipe_iter_temp = 3328;\012 _C_pipe_base_temp = 0;\012 int _248 = _P_extent_1 / 225;\012 int _249 = _248 * 4;\012 int _250 = _249 + 1;\012 for (int _A_s0_n_mk = 0; _A_s0_n_mk < 0 + _250; _A_s0_n_mk++)\012 {\012  for (int _A_s0_ci_kx_ky_coo_mx_my_y_x = 0; _A_s0_ci_kx_ky_coo_mx_my_y_x < 0 + 4608; _A_s0_ci_kx_ky_coo_mx_my_y_x++)\012  {\012   #pragma unroll\012   for (int _dummy__1_s0_yyy_xxx = 0; _dummy__1_s0_yyy_xxx < 0 + 13; _dummy__1_s0_yyy_xxx++)\012   {\012    #pragma unroll\012    for (int _dummy_s0_cooo = 0; _dummy_s0_cooo < 0 + 8; _dummy_s0_cooo++)\012    {\012     float _252 = _C_shreg[255][_dummy_s0_cooo][_dummy__1_s0_yyy_xxx];\012     _C_temp[_dummy_s0_cooo][_dummy__1_s0_yyy_xxx] = _252;\012     #pragma unroll\012     for (int _dummy__2_s0_l1 = 0; _dummy__2_s0_l1 < 0 + 255; _dummy__2_s0_l1++)\012     {\012      int _253 = 255 - _dummy__2_s0_l1;\012      int _254 = 254 - _dummy__2_s0_l1;\012      float _256 = _C_shreg[_254][_dummy_s0_cooo][_dummy__1_s0_yyy_xxx];\012      _C_shreg[_253][_dummy_s0_cooo][_dummy__1_s0_yyy_xxx] = _256;\012      (void)_256;\012     } // for _dummy__2_s0_l1\012     float _257 = _C_temp[_dummy_s0_cooo][_dummy__1_s0_yyy_xxx];\012     _C_shreg[0][_dummy_s0_cooo][_dummy__1_s0_yyy_xxx] = _257;\012     (void)_257;\012    } // for _dummy_s0_cooo\012   } // for _dummy__1_s0_yyy_xxx\012   int _258 = _P_extent_1 / 225;\012   int _259 = _258 * 4;\012   bool _260 = _A_s0_n_mk < _259;\012   if (_260)\012   {\012    _cga__1 __261 = read_channel_intel(_WFeeder_B_channel);\012    _WFeeder_B_channel_array = __261;\012    (void)__261;\012    _cga __262 = read_channel_intel(_PFeeder_A_channel);\012    _PFeeder_A_channel_array = __262;\012    (void)__262;\012   } // if _260\012   #pragma unroll\012   for (int _A_s0_yyy_xxx = 0; _A_s0_yyy_xxx < 0 + 13; _A_s0_yyy_xxx++)\012   {\012    #pragma unroll\012    for (int _A_s0_cooo = 0; _A_s0_cooo < 0 + 8; _A_s0_cooo++)\012    {\012     float16 _263;\012     bool _264 = _A_s0_cooo == 0;\012     if (_264)\012     {\012      float16 __265 = _PFeeder_A_channel_array.s[_A_s0_yyy_xxx];\012      _263 = __265;\012     } // if _264\012     else\012     {\012      float16 _267 = _A_shreg[_A_s0_yyy_xxx];\012      _263 = _267;\012     } // if _264 else\012     float16 _268 = _263;\012     _A_shreg[_A_s0_yyy_xxx] = _268;\012     (void)_268;\012     float16 _270 = _A_shreg[_A_s0_yyy_xxx];\012     float16 _271 = __fpga_reg(__fpga_reg(_270));\012     _A_shreg[_A_s0_yyy_xxx] = _271;\012     (void)_271;\012     float16 _272;\012     bool _273 = _A_s0_yyy_xxx == 0;\012     if (_273)\012     {\012      float16 __274 = _WFeeder_B_channel_array.s[_A_s0_cooo];\012      _272 = __274;\012     } // if _273\012     else\012     {\012      float16 _276 = _B_shreg[_A_s0_cooo];\012      _272 = _276;\012     } // if _273 else\012     float16 _277 = _272;\012     _B_shreg[_A_s0_cooo] = _277;\012     (void)_277;\012     float16 _279 = _B_shreg[_A_s0_cooo];\012     float16 _280 = __fpga_reg(__fpga_reg(_279));\012     _B_shreg[_A_s0_cooo] = _280;\012     (void)_280;\012     float _281;\012     int _282 = _A_s0_ci_kx_ky_coo_mx_my_y_x % 2304;\012     int _283 = _282 / 768;\012     bool _284 = _283 == 0;\012     int _285 = _A_s0_ci_kx_ky_coo_mx_my_y_x % 768;\012     int _286 = _285 >> 8;\012     bool _287 = _286 == 0;\012     bool _288 = _284 && _287;\012     int _289 = _A_s0_n_mk & 3;\012     bool _290 = _289 == 0;\012     bool _291 = _288 && _290;\012     int _292 = _A_s0_ci_kx_ky_coo_mx_my_y_x / 2304;\012     bool _293 = _292 == 0;\012     bool _294 = _291 && _293;\012     if (_294)\012     {\012      float _295 = float_from_bits(0 /* 0 */);\012      _281 = _295;\012     } // if _294\012     else\012     {\012      float _297 = _C_shreg[0][_A_s0_cooo][_A_s0_yyy_xxx];\012      float _298 = __fpga_reg(_297);\012      _281 = _298;\012     } // if _294 else\012     float _299 = _281;\012     _C_shreg_temp = _299;\012     #pragma unroll\012     for (int _A_s0_cii = 0; _A_s0_cii < 0 + 16; _A_s0_cii++)\012     {\012      float _300 = _C_shreg_temp;\012      float _302 = _A_shreg[_A_s0_yyy_xxx][_A_s0_cii];\012      float _304 = _B_shreg[_A_s0_cooo][_A_s0_cii];\012      float _305 = _302 * _304;\012      float _306 = _300 + _305;\012      _C_shreg_temp = _306;\012      int _307 = _A_s0_cii & 3;\012      bool _308 = _307 == 3;\012      if (_308)\012      {\012       float _309 = _C_shreg_temp;\012       float _310 = __fpga_reg(_309);\012       _C_shreg_temp = _310;\012      } // if _308\012     } // for _A_s0_cii\012     float _311 = _C_shreg_temp;\012     _C_shreg[0][_A_s0_cooo][_A_s0_yyy_xxx] = _311;\012     (void)_311;\012     #pragma unroll\012     for (int _A_s0_cii = 0; _A_s0_cii < 0 + 16; _A_s0_cii++)\012     {\012      bool _312 = _A_s0_cii == 15;\012      int _313 = _A_s0_ci_kx_ky_coo_mx_my_y_x / 2304;\012      bool _314 = _313 == 1;\012      bool _315 = _312 && _314;\012      int _316 = _A_s0_n_mk & 3;\012      bool _317 = _316 == 3;\012      bool _318 = _315 && _317;\012      int _319 = _A_s0_ci_kx_ky_coo_mx_my_y_x % 768;\012      int _320 = _319 >> 8;\012      bool _321 = _320 == 2;\012      bool _322 = _318 && _321;\012      int _323 = _A_s0_ci_kx_ky_coo_mx_my_y_x % 2304;\012      int _324 = _323 / 768;\012      bool _325 = _324 == 2;\012      bool _326 = _322 && _325;\012      if (_326)\012      {\012       int _327 = _A_s0_yyy_xxx * 256;\012       float _329 = _C_shreg[0][_A_s0_cooo][_A_s0_yyy_xxx];\012       _C_pipe_shreg[_A_s0_cooo][_327] = _329;\012       (void)_329;\012      } // if _326\012     } // for _A_s0_cii\012    } // for _A_s0_cooo\012   } // for _A_s0_yyy_xxx\012   int _330 = _A_s0_ci_kx_ky_coo_mx_my_y_x & 3;\012   bool _331 = _330 == 0;\012   int _332 = _A_s0_ci_kx_ky_coo_mx_my_y_x & 15;\012   int _333 = _332 >> 2;\012   bool _334 = _333 == 0;\012   bool _335 = _331 && _334;\012   int _336 = _A_s0_ci_kx_ky_coo_mx_my_y_x & 63;\012   int _337 = _336 >> 4;\012   bool _338 = _337 == 0;\012   bool _339 = _335 && _338;\012   int _340 = _A_s0_ci_kx_ky_coo_mx_my_y_x & 255;\012   int _341 = _340 >> 6;\012   bool _342 = _341 == 0;\012   bool _343 = _339 && _342;\012   int _344 = _A_s0_ci_kx_ky_coo_mx_my_y_x % 2304;\012   int _345 = _344 / 768;\012   bool _346 = _345 == 2;\012   bool _347 = _343 && _346;\012   int _348 = _A_s0_ci_kx_ky_coo_mx_my_y_x % 768;\012   int _349 = _348 >> 8;\012   bool _350 = _349 == 2;\012   bool _351 = _347 && _350;\012   int _352 = _A_s0_n_mk & 3;\012   bool _353 = _352 == 3;\012   bool _354 = _351 && _353;\012   int _355 = _A_s0_ci_kx_ky_coo_mx_my_y_x / 2304;\012   bool _356 = _355 == 1;\012   bool _357 = _354 && _356;\012   if (_357)\012   {\012    int _358 = _C_pipe_iter_temp;\012    _C_pipe_base_temp = _358;\012   } // if _357\012   float8 _Out_unloader_channel_temp;\012   #pragma unroll\012   for (int _C_pipe_b__126 = 0; _C_pipe_b__126 < 0 + 8; _C_pipe_b__126++)\012   {\012    float _360 = _C_pipe_shreg[_C_pipe_b__126][0];\012    _Out_unloader_channel_temp[_C_pipe_b__126] = _360;\012    #pragma unroll\012    for (int _C_pipe_b__126_dummy = 0; _C_pipe_b__126_dummy < 0 + 8; _C_pipe_b__126_dummy++)\012    {\012     float _361 = _Out_unloader_channel_temp[_C_pipe_b__126_dummy];\012     float _362 = __fpga_reg(__fpga_reg(_361));\012     _Out_unloader_channel_temp[_C_pipe_b__126_dummy] = _362;\012    } // for _C_pipe_b__126_dummy\012   } // for _C_pipe_b__126\012   int _363 = _C_pipe_iter_temp;\012   int _364 = _C_pipe_base_temp;\012   int _365 = _364 + 3328;\012   bool _366 = _363 < _365;\012   if (_366)\012   {\012    float8 _367 = _Out_unloader_channel_temp;\012    write_channel_intel(_Out_unloader_channel, _367);\012    (void)_367;\012   } // if _366\012   #pragma unroll\012   for (int _C_pipe_b__127 = 0; _C_pipe_b__127 < 0 + 8; _C_pipe_b__127++)\012   {\012    #pragma unroll\012    for (int _C_pipe_p__63 = 0; _C_pipe_p__63 < 0 + 12; _C_pipe_p__63++)\012    {\012     #pragma unroll\012     for (int _C_pipe_l__63 = 0; _C_pipe_l__63 < 0 + 255; _C_pipe_l__63++)\012     {\012      int _368 = _C_pipe_p__63 * 256;\012      int _369 = _368 + _C_pipe_l__63;\012      int _370 = _369 + 1;\012      float _372 = _C_pipe_shreg[_C_pipe_b__127][_370];\012      _C_pipe_shreg[_C_pipe_b__127][_369] = _372;\012      (void)_372;\012     } // for _C_pipe_l__63\012     int _373 = _C_pipe_p__63 * 256;\012     int _374 = _373 + 255;\012     int _375 = _373 + 256;\012     float _377 = _C_pipe_shreg[_C_pipe_b__127][_375];\012     float _378 = __fpga_reg(__fpga_reg(_377));\012     _C_pipe_shreg[_C_pipe_b__127][_374] = _378;\012     (void)_378;\012    } // for _C_pipe_p__63\012   } // for _C_pipe_b__127\012   int _379 = _C_pipe_iter_temp;\012   int _380 = _379 + 1;\012   _C_pipe_iter_temp = _380;\012  } // for _A_s0_ci_kx_ky_coo_mx_my_y_x\012 } // for _A_s0_n_mk\012} // kernel kernel_Out\012// Address spaces for kernel_unloader\012#define __address_space__unloader_mem_channel __global\012__kernel void kernel_unloader(\012 const int _P_extent_1,\012 __address_space__unloader_mem_channel float *restrict _unloader_mem_channel)\012{\012 int _addr_temp;\012 _addr_temp = 0;\012 int _381 = _P_extent_1 / 225;\012 for (int _unloader_s0_n = 0; _unloader_s0_n < 0 + _381; _unloader_s0_n++)\012 {\012  for (int _unloader_s0_yyy_xxx_coo_mx_my_y_x = 0; _unloader_s0_yyy_xxx_coo_mx_my_y_x < 0 + 3328; _unloader_s0_yyy_xxx_coo_mx_my_y_x++)\012  {\012   float8 __382 = read_channel_intel(_Out_unloader_channel);\012   int _383 = _addr_temp;\012   int _384 = _383 * 8;\012   vstore8(__382, 0, (__address_space__unloader_mem_channel float*)_unloader_mem_channel + _384);\012   int _385 = _addr_temp;\012   int _386 = _385 + 1;\012   _addr_temp = _386;\012  } // for _unloader_s0_yyy_xxx_coo_mx_my_y_x\012 } // for _unloader_s0_n\012} // kernel kernel_unloader\012#undef __address_space__unloader_mem_channel\012\012"}];
