From f0ed9d34bf54efdb9d69946007023998b6be1f5f Mon Sep 17 00:00:00 2001
From: Fugang Duan <b38611@freescale.com>
Date: Tue, 18 Aug 2015 09:53:45 +0800
Subject: [PATCH 0434/1691] MLK-10806 ARM: dts: imx7d-12x12-lpddr3-arm2: add BT
 pin config

commit f0ed9d34bf54efdb9d69946007023998b6be1f5f from
git://git.freescale.com/imx/linux-2.6-imx.git imx_4.1.15_1.0.0_ga

Add uart3 node and BT reg on pin config.

Signed-off-by: Fugang Duan <B38611@freescale.com>
(cherry picked from commit: 76a0d0595a15346ec954c14e0d4f777d218c0b15)
---
 arch/arm/boot/dts/imx7d-12x12-lpddr3-arm2.dts | 31 +++++++++++++++++++++++++++
 1 file changed, 31 insertions(+)

diff --git a/arch/arm/boot/dts/imx7d-12x12-lpddr3-arm2.dts b/arch/arm/boot/dts/imx7d-12x12-lpddr3-arm2.dts
index f5b43c5..e11803c 100644
--- a/arch/arm/boot/dts/imx7d-12x12-lpddr3-arm2.dts
+++ b/arch/arm/boot/dts/imx7d-12x12-lpddr3-arm2.dts
@@ -318,6 +318,7 @@
 				MX7D_PAD_ECSPI2_MOSI__GPIO4_IO21  0x80000000
 				MX7D_PAD_ECSPI2_MISO__GPIO4_IO22  0x80000000
 				MX7D_PAD_ECSPI2_SS0__GPIO4_IO23	  0x80000000
+				MX7D_PAD_ENET1_CRS__GPIO7_IO14    0x80000000  /* BT REG on */
 				MX7D_PAD_SD1_RESET_B__GPIO5_IO2   0x17059
 				MX7D_PAD_SD1_CD_B__GPIO5_IO0      0x17059
 				MX7D_PAD_SD1_WP__GPIO5_IO1        0x17059
@@ -407,6 +408,24 @@
 			>;
 		};
 
+		pinctrl_uart3_1: uart3grp-1 {
+			fsl,pins = <
+				MX7D_PAD_UART3_TX_DATA__UART3_DCE_TX    0x79
+				MX7D_PAD_UART3_RX_DATA__UART3_DCE_RX    0x79
+				MX7D_PAD_UART3_CTS_B__UART3_DCE_CTS     0x79
+				MX7D_PAD_UART3_RTS_B__UART3_DCE_RTS     0x79
+			>;
+		};
+
+		pinctrl_uart3dte_1: uart3dtegrp-1 {
+			fsl,pins = <
+				MX7D_PAD_UART3_TX_DATA__UART3_DTE_RX    0x79
+				MX7D_PAD_UART3_RX_DATA__UART3_DTE_TX    0x79
+				MX7D_PAD_UART3_RTS_B__UART3_DTE_CTS     0x79
+				MX7D_PAD_UART3_CTS_B__UART3_DTE_RTS     0x79
+			>;
+		};
+
 		pinctrl_usbotg1_vbus: usbotg1vbusgrp {
 			fsl,pins = <
 				MX7D_PAD_GPIO1_IO05__GPIO5_IO5    0x14
@@ -537,6 +556,18 @@
 	status = "okay";
 };
 
+&uart3 {
+	pinctrl-names = "default";
+	pinctrl-0 = <&pinctrl_uart3_1>;
+	fsl,uart-has-rtscts;
+	assigned-clocks = <&clks IMX7D_UART3_ROOT_SRC>;
+	assigned-clock-parents = <&clks IMX7D_PLL_SYS_MAIN_240M_CLK>;
+	status = "disabled";
+	/* for DTE mode, add below change */
+	/* fsl,dte-mode;*/
+	/* pinctrl-0 = <&pinctrl_uart3dte_1>; */
+};
+
 &usbotg1 {
 	vbus-supply = <&reg_usb_otg1_vbus>;
 	srp-disable;
-- 
1.9.1

