<<<<<<< HEAD:Labs/Midterm Lab/Assignment 2/Shameem_03_23_22_LPMAddSub/output_files/Shameem_03_23_22_LPMAddSub.map.summary
Analysis & Synthesis Status : Successful - Sun Mar 20 18:41:25 2022
Quartus Prime Version : 20.1.1 Build 720 11/11/2020 SJ Lite Edition
Revision Name : Shameem_03_23_22_LPMAddSub
Top-level Entity Name : Shameem_03_23_22_LPMAddSub
Family : Cyclone V
Logic utilization (in ALMs) : N/A
Total registers : 0
Total pins : 98
Total virtual pins : 0
Total block memory bits : 0
Total DSP Blocks : 0
Total HSSI RX PCSs : 0
Total HSSI PMA RX Deserializers : 0
Total HSSI TX PCSs : 0
Total HSSI PMA TX Serializers : 0
Total PLLs : 0
Total DLLs : 0
=======
Analysis & Synthesis Status : Failed - Fri Mar 11 23:59:52 2022
Quartus Prime Version : 20.1.1 Build 720 11/11/2020 SJ Lite Edition
Revision Name : Shameem_03092022_SRAM
Top-level Entity Name : Shameem_03092022_SRAM
Family : Cyclone V
Logic utilization (in ALMs) : N/A until Partition Merge
Total registers : N/A until Partition Merge
Total pins : N/A until Partition Merge
Total virtual pins : N/A until Partition Merge
Total block memory bits : N/A until Partition Merge
Total PLLs : N/A until Partition Merge
Total DLLs : N/A until Partition Merge
>>>>>>> de6422383e664b5f8d1ccefa82bf1cf47094556e:Labs/Lab 4/Shameem_03132022_SRAM/output_files/Shameem_03092022_SRAM.map.summary
