

================================================================
== Vitis HLS Report for 'write_data_DRAM'
================================================================
* Date:           Thu May  4 22:17:04 2023

* Version:        2022.1.2 (Build 3605665 on Fri Aug  5 22:52:02 MDT 2022)
* Project:        proj
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.300 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+-----+---------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline|
    |   min   |   max   |    min    |    max    | min | max |   Type  |
    +---------+---------+-----------+-----------+-----+-----+---------+
    |        9|        9|  90.000 ns|  90.000 ns|    3|    3|      yes|
    +---------+---------+-----------+-----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|    412|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    -|       -|      -|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       -|    132|    -|
|Register         |        -|    -|     618|     96|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    0|     618|    640|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|    0|      ~0|      1|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-----------------------------------+----------+----+---+----+------------+------------+
    |           Variable Name           | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------------------------+----------+----+---+----+------------+------------+
    |add_ln149_fu_172_p2                |         +|   0|  0|  71|          64|          64|
    |add_ln153_1_fu_225_p2              |         +|   0|  0|  71|          64|          64|
    |add_ln153_fu_215_p2                |         +|   0|  0|  42|          35|           4|
    |add_ln157_1_fu_277_p2              |         +|   0|  0|  71|          64|          64|
    |add_ln157_fu_267_p2                |         +|   0|  0|  42|          35|           5|
    |add_ln158_fu_302_p2                |         +|   0|  0|  39|          32|           1|
    |ap_block_state10_pp0_stage0_iter3  |       and|   0|  0|   2|           1|           1|
    |ap_block_state2_io                 |       and|   0|  0|   2|           1|           1|
    |ap_block_state2_pp0_stage1_iter0   |       and|   0|  0|   2|           1|           1|
    |ap_block_state3_pp0_stage2_iter0   |       and|   0|  0|   2|           1|           1|
    |ap_block_state4_pp0_stage0_iter1   |       and|   0|  0|   2|           1|           1|
    |ap_block_state5_io                 |       and|   0|  0|   2|           1|           1|
    |ap_block_state8_pp0_stage1_iter2   |       and|   0|  0|   2|           1|           1|
    |ap_block_state9_pp0_stage2_iter2   |       and|   0|  0|   2|           1|           1|
    |ap_condition_501                   |       and|   0|  0|   2|           1|           1|
    |ap_condition_506                   |       and|   0|  0|   2|           1|           1|
    |ap_condition_510                   |       and|   0|  0|   2|           1|           1|
    |ap_condition_513                   |       and|   0|  0|   2|           1|           1|
    |ap_condition_518                   |       and|   0|  0|   2|           1|           1|
    |ap_condition_522                   |       and|   0|  0|   2|           1|           1|
    |icmp_ln147_fu_150_p2               |      icmp|   0|  0|   8|           1|           1|
    |icmp_ln151_fu_198_p2               |      icmp|   0|  0|   8|           1|           1|
    |icmp_ln155_fu_250_p2               |      icmp|   0|  0|   8|           1|           1|
    |ap_block_pp0_stage0_01001          |        or|   0|  0|   2|           1|           1|
    |ap_block_pp0_stage0_11001          |        or|   0|  0|   2|           1|           1|
    |ap_block_pp0_stage0_subdone        |        or|   0|  0|   2|           1|           1|
    |ap_block_pp0_stage1_01001          |        or|   0|  0|   2|           1|           1|
    |ap_block_pp0_stage1_11001          |        or|   0|  0|   2|           1|           1|
    |ap_block_pp0_stage1_subdone        |        or|   0|  0|   2|           1|           1|
    |ap_block_pp0_stage2_01001          |        or|   0|  0|   2|           1|           1|
    |ap_block_pp0_stage2_11001          |        or|   0|  0|   2|           1|           1|
    |ap_block_pp0_stage2_subdone        |        or|   0|  0|   2|           1|           1|
    |ap_block_state3_io                 |        or|   0|  0|   2|           1|           1|
    |ap_block_state4_io                 |        or|   0|  0|   2|           1|           1|
    |ap_enable_pp0                      |       xor|   0|  0|   2|           1|           2|
    +-----------------------------------+----------+----+---+----+------------+------------+
    |Total                              |          |   0|  0| 412|         323|         232|
    +-----------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------+----+-----------+-----+-----------+
    |           Name          | LUT| Input Size| Bits| Total Bits|
    +-------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                |  20|          4|    1|          4|
    |ap_enable_reg_pp0_iter0  |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter3  |   9|          2|    1|          2|
    |ifm_blk_n_AW             |   9|          2|    1|          2|
    |ifm_blk_n_B              |   9|          2|    1|          2|
    |ifm_blk_n_W              |   9|          2|    1|          2|
    |m_axi_ifm_AWADDR         |  20|          4|   64|        256|
    |m_axi_ifm_WDATA          |  20|          4|   32|        128|
    |psum_DRAM_0_blk_n        |   9|          2|    1|          2|
    |psum_DRAM_1_blk_n        |   9|          2|    1|          2|
    |psum_DRAM_2_blk_n        |   9|          2|    1|          2|
    +-------------------------+----+-----------+-----+-----------+
    |Total                    | 132|         28|  105|        404|
    +-------------------------+----+-----------+-----+-----------+

    * Register: 
    +-----------------------------+----+----+-----+-----------+
    |             Name            | FF | LUT| Bits| Const Bits|
    +-----------------------------+----+----+-----+-----------+
    |DRAM_op_data_read_reg_313    |  64|   0|   64|          0|
    |ap_CS_fsm                    |   3|   0|    3|          0|
    |ap_enable_reg_pp0_iter0_reg  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1      |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2      |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3      |   1|   0|    1|          0|
    |count_test                   |  32|   0|   32|          0|
    |count_test_load_reg_323      |  32|   0|   32|          0|
    |icmp_ln147_reg_319           |   1|   0|    1|          0|
    |icmp_ln151_reg_341           |   1|   0|    1|          0|
    |icmp_ln155_reg_351           |   1|   0|    1|          0|
    |ifm_addr_1_reg_345           |  64|   0|   64|          0|
    |ifm_addr_2_reg_355           |  64|   0|   64|          0|
    |ifm_addr_reg_330             |  64|   0|   64|          0|
    |tmp_1_reg_336                |  32|   0|   32|          0|
    |tmp_3_reg_361                |  32|   0|   32|          0|
    |tmp_5_reg_366                |  32|   0|   32|          0|
    |icmp_ln147_reg_319           |  64|  32|    1|          0|
    |icmp_ln151_reg_341           |  64|  32|    1|          0|
    |icmp_ln155_reg_351           |  64|  32|    1|          0|
    +-----------------------------+----+----+-----+-----------+
    |Total                        | 618|  96|  429|          0|
    +-----------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------------+-----+-----+------------+-----------------+--------------+
|      RTL Ports      | Dir | Bits|  Protocol  |  Source Object  |    C Type    |
+---------------------+-----+-----+------------+-----------------+--------------+
|ap_clk               |   in|    1|  ap_ctrl_hs|  write_data_DRAM|  return value|
|ap_rst               |   in|    1|  ap_ctrl_hs|  write_data_DRAM|  return value|
|ap_start             |   in|    1|  ap_ctrl_hs|  write_data_DRAM|  return value|
|ap_done              |  out|    1|  ap_ctrl_hs|  write_data_DRAM|  return value|
|ap_idle              |  out|    1|  ap_ctrl_hs|  write_data_DRAM|  return value|
|ap_ready             |  out|    1|  ap_ctrl_hs|  write_data_DRAM|  return value|
|ap_ce                |   in|    1|  ap_ctrl_hs|  write_data_DRAM|  return value|
|ifm_blk_n_AW         |  out|    1|  ap_ctrl_hs|  write_data_DRAM|  return value|
|ifm_blk_n_W          |  out|    1|  ap_ctrl_hs|  write_data_DRAM|  return value|
|ifm_blk_n_B          |  out|    1|  ap_ctrl_hs|  write_data_DRAM|  return value|
|psum_DRAM_0_blk_n    |  out|    1|  ap_ctrl_hs|  write_data_DRAM|  return value|
|psum_DRAM_1_blk_n    |  out|    1|  ap_ctrl_hs|  write_data_DRAM|  return value|
|psum_DRAM_2_blk_n    |  out|    1|  ap_ctrl_hs|  write_data_DRAM|  return value|
|psum_DRAM_0_din      |  out|   32|  ap_ctrl_hs|  write_data_DRAM|  return value|
|psum_DRAM_0_full_n   |   in|    1|  ap_ctrl_hs|  write_data_DRAM|  return value|
|psum_DRAM_0_write    |  out|    1|  ap_ctrl_hs|  write_data_DRAM|  return value|
|psum_DRAM_1_din      |  out|   32|  ap_ctrl_hs|  write_data_DRAM|  return value|
|psum_DRAM_1_full_n   |   in|    1|  ap_ctrl_hs|  write_data_DRAM|  return value|
|psum_DRAM_1_write    |  out|    1|  ap_ctrl_hs|  write_data_DRAM|  return value|
|psum_DRAM_2_din      |  out|   32|  ap_ctrl_hs|  write_data_DRAM|  return value|
|psum_DRAM_2_full_n   |   in|    1|  ap_ctrl_hs|  write_data_DRAM|  return value|
|psum_DRAM_2_write    |  out|    1|  ap_ctrl_hs|  write_data_DRAM|  return value|
|m_axi_ifm_AWVALID    |  out|    1|       m_axi|              ifm|       pointer|
|m_axi_ifm_AWREADY    |   in|    1|       m_axi|              ifm|       pointer|
|m_axi_ifm_AWADDR     |  out|   64|       m_axi|              ifm|       pointer|
|m_axi_ifm_AWID       |  out|    1|       m_axi|              ifm|       pointer|
|m_axi_ifm_AWLEN      |  out|   32|       m_axi|              ifm|       pointer|
|m_axi_ifm_AWSIZE     |  out|    3|       m_axi|              ifm|       pointer|
|m_axi_ifm_AWBURST    |  out|    2|       m_axi|              ifm|       pointer|
|m_axi_ifm_AWLOCK     |  out|    2|       m_axi|              ifm|       pointer|
|m_axi_ifm_AWCACHE    |  out|    4|       m_axi|              ifm|       pointer|
|m_axi_ifm_AWPROT     |  out|    3|       m_axi|              ifm|       pointer|
|m_axi_ifm_AWQOS      |  out|    4|       m_axi|              ifm|       pointer|
|m_axi_ifm_AWREGION   |  out|    4|       m_axi|              ifm|       pointer|
|m_axi_ifm_AWUSER     |  out|    1|       m_axi|              ifm|       pointer|
|m_axi_ifm_WVALID     |  out|    1|       m_axi|              ifm|       pointer|
|m_axi_ifm_WREADY     |   in|    1|       m_axi|              ifm|       pointer|
|m_axi_ifm_WDATA      |  out|   32|       m_axi|              ifm|       pointer|
|m_axi_ifm_WSTRB      |  out|    4|       m_axi|              ifm|       pointer|
|m_axi_ifm_WLAST      |  out|    1|       m_axi|              ifm|       pointer|
|m_axi_ifm_WID        |  out|    1|       m_axi|              ifm|       pointer|
|m_axi_ifm_WUSER      |  out|    1|       m_axi|              ifm|       pointer|
|m_axi_ifm_ARVALID    |  out|    1|       m_axi|              ifm|       pointer|
|m_axi_ifm_ARREADY    |   in|    1|       m_axi|              ifm|       pointer|
|m_axi_ifm_ARADDR     |  out|   64|       m_axi|              ifm|       pointer|
|m_axi_ifm_ARID       |  out|    1|       m_axi|              ifm|       pointer|
|m_axi_ifm_ARLEN      |  out|   32|       m_axi|              ifm|       pointer|
|m_axi_ifm_ARSIZE     |  out|    3|       m_axi|              ifm|       pointer|
|m_axi_ifm_ARBURST    |  out|    2|       m_axi|              ifm|       pointer|
|m_axi_ifm_ARLOCK     |  out|    2|       m_axi|              ifm|       pointer|
|m_axi_ifm_ARCACHE    |  out|    4|       m_axi|              ifm|       pointer|
|m_axi_ifm_ARPROT     |  out|    3|       m_axi|              ifm|       pointer|
|m_axi_ifm_ARQOS      |  out|    4|       m_axi|              ifm|       pointer|
|m_axi_ifm_ARREGION   |  out|    4|       m_axi|              ifm|       pointer|
|m_axi_ifm_ARUSER     |  out|    1|       m_axi|              ifm|       pointer|
|m_axi_ifm_RVALID     |   in|    1|       m_axi|              ifm|       pointer|
|m_axi_ifm_RREADY     |  out|    1|       m_axi|              ifm|       pointer|
|m_axi_ifm_RDATA      |   in|   32|       m_axi|              ifm|       pointer|
|m_axi_ifm_RLAST      |   in|    1|       m_axi|              ifm|       pointer|
|m_axi_ifm_RID        |   in|    1|       m_axi|              ifm|       pointer|
|m_axi_ifm_RFIFONUM   |   in|    9|       m_axi|              ifm|       pointer|
|m_axi_ifm_RUSER      |   in|    1|       m_axi|              ifm|       pointer|
|m_axi_ifm_RRESP      |   in|    2|       m_axi|              ifm|       pointer|
|m_axi_ifm_BVALID     |   in|    1|       m_axi|              ifm|       pointer|
|m_axi_ifm_BREADY     |  out|    1|       m_axi|              ifm|       pointer|
|m_axi_ifm_BRESP      |   in|    2|       m_axi|              ifm|       pointer|
|m_axi_ifm_BID        |   in|    1|       m_axi|              ifm|       pointer|
|m_axi_ifm_BUSER      |   in|    1|       m_axi|              ifm|       pointer|
|psum_DRAM_1_dout     |   in|   32|     ap_fifo|      psum_DRAM_1|       pointer|
|psum_DRAM_1_empty_n  |   in|    1|     ap_fifo|      psum_DRAM_1|       pointer|
|psum_DRAM_1_read     |  out|    1|     ap_fifo|      psum_DRAM_1|       pointer|
|DRAM_op_data         |   in|   64|     ap_none|     DRAM_op_data|        scalar|
|psum_DRAM_0_dout     |   in|   32|     ap_fifo|      psum_DRAM_0|       pointer|
|psum_DRAM_0_empty_n  |   in|    1|     ap_fifo|      psum_DRAM_0|       pointer|
|psum_DRAM_0_read     |  out|    1|     ap_fifo|      psum_DRAM_0|       pointer|
|psum_DRAM_2_dout     |   in|   32|     ap_fifo|      psum_DRAM_2|       pointer|
|psum_DRAM_2_empty_n  |   in|    1|     ap_fifo|      psum_DRAM_2|       pointer|
|psum_DRAM_2_read     |  out|    1|     ap_fifo|      psum_DRAM_2|       pointer|
+---------------------+-----+-----+------------+-----------------+--------------+

