# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../riscv_microprocessor.srcs/sources_1/imports/new/generic_shifter.vhdl" \
"../../../../riscv_microprocessor.srcs/sources_1/new/RISCV_package.vhd" \
"../../../../riscv_microprocessor.srcs/sources_1/new/alu.vhd" \
"../../../../riscv_microprocessor.srcs/sources_1/new/branch_test_unit.vhd" \
"../../../../riscv_microprocessor.srcs/sources_1/imports/new/decoder_pkg.vhd" \
"../../../../riscv_microprocessor.srcs/sources_1/imports/new/generic_register.vhd" \
"../../../../riscv_microprocessor.srcs/sources_1/new/register_file.vhd" \
"../../../../riscv_microprocessor.srcs/sources_1/new/program_counter.vhd" \
"../../../../riscv_microprocessor.srcs/sources_1/new/datapath.vhd" \
"../../../../riscv_microprocessor.srcs/sources_1/new/decoder.vhd" \
"../../../../riscv_microprocessor.srcs/sim_1/new/register_file_testbench.vhd" \
"../../../../riscv_microprocessor.srcs/sim_1/new/program_counter_testbench.vhd" \
"../../../../riscv_microprocessor.srcs/sim_1/new/btu_testbench.vhd" \
"../../../../riscv_microprocessor.srcs/sim_1/new/alu_testbench.vhd" \
"../../../../riscv_microprocessor.srcs/sim_1/imports/ceng-442-test-benches/fullish_test.vhdl" \
"../../../../riscv_microprocessor.srcs/sim_1/imports/s101153258/RISCV_instruction_decoder_testbench.vhdl" \

# Do not sort compile order
nosort
