Analysis & Synthesis report for Trabalho_VHDL
Fri Nov 20 11:43:23 2015
Quartus II Version 9.1 Build 304 01/25/2010 Service Pack 1 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Registers Removed During Synthesis
  9. General Register Statistics
 10. Inverted Register Statistics
 11. Multiplexer Restructuring Statistics (Restructuring Performed)
 12. Source assignments for AUTO_PULSE_MOD:APM1|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|addcore:adder
 13. Parameter Settings for User Entity Instance: contador_clk:ISL1
 14. Parameter Settings for User Entity Instance: BUTTON_PRESS:BTP1
 15. Parameter Settings for User Entity Instance: AUTO_PULSE_MOD:APM1
 16. Parameter Settings for User Entity Instance: PWM:PWM1
 17. Parameter Settings for Inferred Entity Instance: AUTO_PULSE_MOD:APM1|lpm_mult:Mult0
 18. lpm_mult Parameter Settings by Entity Instance
 19. Port Connectivity Checks: "ADC_INTERFACE:ADC1"
 20. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2010 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+----------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                               ;
+-----------------------------+----------------------------------------------+
; Analysis & Synthesis Status ; Successful - Fri Nov 20 11:43:23 2015        ;
; Quartus II Version          ; 9.1 Build 304 01/25/2010 SP 1 SJ Web Edition ;
; Revision Name               ; Trabalho_VHDL                                ;
; Top-level Entity Name       ; Trabalho_VHDL                                ;
; Family                      ; MAX II                                       ;
; Total logic elements        ; 377                                          ;
; Total pins                  ; 15                                           ;
; Total virtual pins          ; 0                                            ;
; UFM blocks                  ; 0 / 1 ( 0 % )                                ;
+-----------------------------+----------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                        ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                     ; Setting            ; Default Value      ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                     ; EPM1270F256C5      ;                    ;
; Top-level entity name                                                      ; Trabalho_VHDL      ; Trabalho_VHDL      ;
; Family name                                                                ; MAX II             ; Stratix II         ;
; Use Generated Physical Constraints File                                    ; Off                ;                    ;
; Use smart compilation                                                      ; Off                ; Off                ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                                ; Off                ; Off                ;
; Restructure Multiplexers                                                   ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                                        ; Off                ; Off                ;
; Preserve fewer node names                                                  ; On                 ; On                 ;
; Disable OpenCore Plus hardware evaluation                                  ; Off                ; Off                ;
; Verilog Version                                                            ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                               ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                   ; Auto               ; Auto               ;
; Safe State Machine                                                         ; Off                ; Off                ;
; Extract Verilog State Machines                                             ; On                 ; On                 ;
; Extract VHDL State Machines                                                ; On                 ; On                 ;
; Ignore Verilog initial constructs                                          ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                 ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                             ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                    ; On                 ; On                 ;
; Parallel Synthesis                                                         ; On                 ; On                 ;
; NOT Gate Push-Back                                                         ; On                 ; On                 ;
; Power-Up Don't Care                                                        ; On                 ; On                 ;
; Remove Redundant Logic Cells                                               ; Off                ; Off                ;
; Remove Duplicate Registers                                                 ; On                 ; On                 ;
; Ignore CARRY Buffers                                                       ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                     ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                      ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                  ; Off                ; Off                ;
; Ignore LCELL Buffers                                                       ; Off                ; Off                ;
; Ignore SOFT Buffers                                                        ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                             ; Off                ; Off                ;
; Optimization Technique                                                     ; Balanced           ; Balanced           ;
; Carry Chain Length                                                         ; 70                 ; 70                 ;
; Auto Carry Chains                                                          ; On                 ; On                 ;
; Auto Open-Drain Pins                                                       ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                      ; Off                ; Off                ;
; Auto Shift Register Replacement                                            ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                              ; On                 ; On                 ;
; Allow Synchronous Control Signals                                          ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                     ; Off                ; Off                ;
; Auto Resource Sharing                                                      ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                        ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                          ; Off                ; Off                ;
; Show Parameter Settings Tables in Synthesis Report                         ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                         ; Off                ; Off                ;
; Synchronization Register Chain Length                                      ; 2                  ; 2                  ;
; PowerPlay Power Optimization                                               ; Normal compilation ; Normal compilation ;
; HDL message level                                                          ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                            ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                   ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                  ; 100                ; 100                ;
; Clock MUX Protection                                                       ; On                 ; On                 ;
; Block Design Naming                                                        ; Auto               ; Auto               ;
; Synthesis Effort                                                           ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal               ; On                 ; On                 ;
; Analysis & Synthesis Message Level                                         ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                ; Auto               ; Auto               ;
+----------------------------------------------------------------------------+--------------------+--------------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 4      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+----------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                 ;
+----------------------------------+-----------------+-----------------+-----------------------------------------------------------------+
; File Name with User-Entered Path ; Used in Netlist ; File Type       ; File Name with Absolute Path                                    ;
+----------------------------------+-----------------+-----------------+-----------------------------------------------------------------+
; Trabalho_VHDL.vhd                ; yes             ; User VHDL File  ; D:/AFFLz/Trabalho ISL/Trabalho_VHDL.vhd                         ;
; adc_interface.vhd                ; yes             ; User VHDL File  ; D:/AFFLz/Trabalho ISL/adc_interface.vhd                         ;
; auto_pulse_mod.vhd               ; yes             ; User VHDL File  ; D:/AFFLz/Trabalho ISL/auto_pulse_mod.vhd                        ;
; pacote.vhd                       ; yes             ; User VHDL File  ; D:/AFFLz/Trabalho ISL/pacote.vhd                                ;
; BUTTON_PRESS.vhd                 ; yes             ; User VHDL File  ; D:/AFFLz/Trabalho ISL/BUTTON_PRESS.vhd                          ;
; contador_clk.vhd                 ; yes             ; User VHDL File  ; D:/AFFLz/Trabalho ISL/contador_clk.vhd                          ;
; pwm.vhd                          ; yes             ; User VHDL File  ; D:/AFFLz/Trabalho ISL/pwm.vhd                                   ;
; lpm_mult.tdf                     ; yes             ; Megafunction    ; c:/altera/91sp1/quartus/libraries/megafunctions/lpm_mult.tdf    ;
; multcore.tdf                     ; yes             ; Megafunction    ; c:/altera/91sp1/quartus/libraries/megafunctions/multcore.tdf    ;
; mpar_add.tdf                     ; yes             ; Megafunction    ; c:/altera/91sp1/quartus/libraries/megafunctions/mpar_add.tdf    ;
; lpm_add_sub.tdf                  ; yes             ; Megafunction    ; c:/altera/91sp1/quartus/libraries/megafunctions/lpm_add_sub.tdf ;
; addcore.tdf                      ; yes             ; Megafunction    ; c:/altera/91sp1/quartus/libraries/megafunctions/addcore.tdf     ;
; a_csnbuffer.tdf                  ; yes             ; Megafunction    ; c:/altera/91sp1/quartus/libraries/megafunctions/a_csnbuffer.tdf ;
; altshift.tdf                     ; yes             ; Megafunction    ; c:/altera/91sp1/quartus/libraries/megafunctions/altshift.tdf    ;
+----------------------------------+-----------------+-----------------+-----------------------------------------------------------------+


+---------------------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                               ;
+---------------------------------------------+-----------------------------+
; Resource                                    ; Usage                       ;
+---------------------------------------------+-----------------------------+
; Total logic elements                        ; 377                         ;
;     -- Combinational with no register       ; 193                         ;
;     -- Register only                        ; 61                          ;
;     -- Combinational with a register        ; 123                         ;
;                                             ;                             ;
; Logic element usage by number of LUT inputs ;                             ;
;     -- 4 input functions                    ; 112                         ;
;     -- 3 input functions                    ; 33                          ;
;     -- 2 input functions                    ; 164                         ;
;     -- 1 input functions                    ; 7                           ;
;     -- 0 input functions                    ; 0                           ;
;                                             ;                             ;
; Logic elements by mode                      ;                             ;
;     -- normal mode                          ; 216                         ;
;     -- arithmetic mode                      ; 161                         ;
;     -- qfbk mode                            ; 0                           ;
;     -- register cascade mode                ; 0                           ;
;     -- synchronous clear/load mode          ; 92                          ;
;     -- asynchronous clear/load mode         ; 24                          ;
;                                             ;                             ;
; Total registers                             ; 184                         ;
; Total logic cells in carry chains           ; 168                         ;
; I/O pins                                    ; 15                          ;
; Maximum fan-out node                        ; contador_clk:ISL1|led_state ;
; Maximum fan-out                             ; 120                         ;
; Total fan-out                               ; 1296                        ;
; Average fan-out                             ; 3.31                        ;
+---------------------------------------------+-----------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                      ;
+-------------------------------+-------------+--------------+------------+------+--------------+--------------+-------------------+------------------+-----------------+------------+----------------------------------------------------------------------+--------------+
; Compilation Hierarchy Node    ; Logic Cells ; LC Registers ; UFM Blocks ; Pins ; Virtual Pins ; LUT-Only LCs ; Register-Only LCs ; LUT/Register LCs ; Carry Chain LCs ; Packed LCs ; Full Hierarchy Name                                                  ; Library Name ;
+-------------------------------+-------------+--------------+------------+------+--------------+--------------+-------------------+------------------+-----------------+------------+----------------------------------------------------------------------+--------------+
; |Trabalho_VHDL                ; 377 (7)     ; 184          ; 0          ; 15   ; 0            ; 193 (3)      ; 61 (0)            ; 123 (4)          ; 168 (0)         ; 0 (0)      ; |Trabalho_VHDL                                                       ; work         ;
;    |ADC_INTERFACE:ADC1|       ; 43 (43)     ; 32           ; 0          ; 0    ; 0            ; 11 (11)      ; 29 (29)           ; 3 (3)            ; 4 (4)           ; 0 (0)      ; |Trabalho_VHDL|ADC_INTERFACE:ADC1                                    ; work         ;
;    |AUTO_PULSE_MOD:APM1|      ; 50 (21)     ; 21           ; 0          ; 0    ; 0            ; 29 (0)       ; 1 (1)             ; 20 (20)          ; 17 (17)         ; 0 (0)      ; |Trabalho_VHDL|AUTO_PULSE_MOD:APM1                                   ; work         ;
;       |lpm_mult:Mult0|        ; 29 (0)      ; 0            ; 0          ; 0    ; 0            ; 29 (0)       ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |Trabalho_VHDL|AUTO_PULSE_MOD:APM1|lpm_mult:Mult0                    ; work         ;
;          |multcore:mult_core| ; 29 (29)     ; 0            ; 0          ; 0    ; 0            ; 29 (29)      ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |Trabalho_VHDL|AUTO_PULSE_MOD:APM1|lpm_mult:Mult0|multcore:mult_core ; work         ;
;    |BUTTON_PRESS:BTP1|        ; 119 (119)   ; 65           ; 0          ; 0    ; 0            ; 54 (54)      ; 31 (31)           ; 34 (34)          ; 64 (64)         ; 0 (0)      ; |Trabalho_VHDL|BUTTON_PRESS:BTP1                                     ; work         ;
;    |PWM:PWM1|                 ; 120 (120)   ; 33           ; 0          ; 0    ; 0            ; 87 (87)      ; 0 (0)             ; 33 (33)          ; 55 (55)         ; 0 (0)      ; |Trabalho_VHDL|PWM:PWM1                                              ; work         ;
;    |contador_clk:ISL1|        ; 38 (38)     ; 29           ; 0          ; 0    ; 0            ; 9 (9)        ; 0 (0)             ; 29 (29)          ; 28 (28)         ; 0 (0)      ; |Trabalho_VHDL|contador_clk:ISL1                                     ; work         ;
+-------------------------------+-------------+--------------+------------+------+--------------+--------------+-------------------+------------------+-----------------+------------+----------------------------------------------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+---------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                              ;
+----------------------------------------+----------------------------------------+
; Register name                          ; Reason for Removal                     ;
+----------------------------------------+----------------------------------------+
; AUTO_PULSE_MOD:APM1|PULSE_W_I[21..31]  ; Stuck at GND due to stuck port data_in ;
; BUTTON_PRESS:BTP1|LED                  ; Merged with BUTTON_PRESS:BTP1|ONS      ;
; Total Number of Removed Registers = 12 ;                                        ;
+----------------------------------------+----------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 184   ;
; Number of registers using Synchronous Clear  ; 92    ;
; Number of registers using Synchronous Load   ; 0     ;
; Number of registers using Asynchronous Clear ; 24    ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 47    ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+--------------------------------------------------+
; Inverted Register Statistics                     ;
+----------------------------------------+---------+
; Inverted Register                      ; Fan out ;
+----------------------------------------+---------+
; contador_clk:ISL1|led_state            ; 120     ;
; Total number of inverted registers = 1 ;         ;
+----------------------------------------+---------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                           ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+--------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                 ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+--------------------------------------------+
; 3:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |Trabalho_VHDL|BUTTON_PRESS:BTP1|count[26] ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+--------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for AUTO_PULSE_MOD:APM1|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|addcore:adder ;
+---------------------------+-------+------+--------------------------------------------------------------------------------------+
; Assignment                ; Value ; From ; To                                                                                   ;
+---------------------------+-------+------+--------------------------------------------------------------------------------------+
; SUPPRESS_DA_RULE_INTERNAL ; A103  ; -    ; -                                                                                    ;
+---------------------------+-------+------+--------------------------------------------------------------------------------------+


+----------------------------------------------------------------+
; Parameter Settings for User Entity Instance: contador_clk:ISL1 ;
+----------------+-------+---------------------------------------+
; Parameter Name ; Value ; Type                                  ;
+----------------+-------+---------------------------------------+
; valor_maximo   ; 128   ; Signed Integer                        ;
+----------------+-------+---------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------+
; Parameter Settings for User Entity Instance: BUTTON_PRESS:BTP1 ;
+----------------+-------+---------------------------------------+
; Parameter Name ; Value ; Type                                  ;
+----------------+-------+---------------------------------------+
; max            ; 24    ; Signed Integer                        ;
; onduty         ; 1     ; Signed Integer                        ;
+----------------+-------+---------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: AUTO_PULSE_MOD:APM1 ;
+----------------+---------+---------------------------------------+
; Parameter Name ; Value   ; Type                                  ;
+----------------+---------+---------------------------------------+
; period_w       ; 1333200 ; Signed Integer                        ;
+----------------+---------+---------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------+
; Parameter Settings for User Entity Instance: PWM:PWM1 ;
+----------------+---------+----------------------------+
; Parameter Name ; Value   ; Type                       ;
+----------------+---------+----------------------------+
; max_periodo    ; 1333200 ; Signed Integer             ;
+----------------+---------+----------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: AUTO_PULSE_MOD:APM1|lpm_mult:Mult0 ;
+------------------------------------------------+----------+-------------------------+
; Parameter Name                                 ; Value    ; Type                    ;
+------------------------------------------------+----------+-------------------------+
; AUTO_CARRY_CHAINS                              ; ON       ; AUTO_CARRY              ;
; IGNORE_CARRY_BUFFERS                           ; OFF      ; IGNORE_CARRY            ;
; AUTO_CASCADE_CHAINS                            ; ON       ; AUTO_CASCADE            ;
; IGNORE_CASCADE_BUFFERS                         ; OFF      ; IGNORE_CASCADE          ;
; LPM_WIDTHA                                     ; 13       ; Untyped                 ;
; LPM_WIDTHB                                     ; 8        ; Untyped                 ;
; LPM_WIDTHP                                     ; 21       ; Untyped                 ;
; LPM_WIDTHR                                     ; 21       ; Untyped                 ;
; LPM_WIDTHS                                     ; 1        ; Untyped                 ;
; LPM_REPRESENTATION                             ; UNSIGNED ; Untyped                 ;
; LPM_PIPELINE                                   ; 0        ; Untyped                 ;
; LATENCY                                        ; 0        ; Untyped                 ;
; INPUT_A_IS_CONSTANT                            ; YES      ; Untyped                 ;
; INPUT_B_IS_CONSTANT                            ; NO       ; Untyped                 ;
; USE_EAB                                        ; OFF      ; Untyped                 ;
; MAXIMIZE_SPEED                                 ; 6        ; Untyped                 ;
; DEVICE_FAMILY                                  ; MAX II   ; Untyped                 ;
; CARRY_CHAIN                                    ; MANUAL   ; Untyped                 ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT      ; TECH_MAPPER_APEX20K     ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO     ; Untyped                 ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0        ; Untyped                 ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0        ; Untyped                 ;
; CBXI_PARAMETER                                 ; NOTHING  ; Untyped                 ;
; INPUT_A_FIXED_VALUE                            ; Bx       ; Untyped                 ;
; INPUT_B_FIXED_VALUE                            ; Bx       ; Untyped                 ;
; USE_AHDL_IMPLEMENTATION                        ; OFF      ; Untyped                 ;
+------------------------------------------------+----------+-------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------+
; lpm_mult Parameter Settings by Entity Instance                             ;
+---------------------------------------+------------------------------------+
; Name                                  ; Value                              ;
+---------------------------------------+------------------------------------+
; Number of entity instances            ; 1                                  ;
; Entity Instance                       ; AUTO_PULSE_MOD:APM1|lpm_mult:Mult0 ;
;     -- LPM_WIDTHA                     ; 13                                 ;
;     -- LPM_WIDTHB                     ; 8                                  ;
;     -- LPM_WIDTHP                     ; 21                                 ;
;     -- LPM_REPRESENTATION             ; UNSIGNED                           ;
;     -- INPUT_A_IS_CONSTANT            ; YES                                ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                 ;
;     -- USE_EAB                        ; OFF                                ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                               ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                 ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                 ;
+---------------------------------------+------------------------------------+


+------------------------------------------------+
; Port Connectivity Checks: "ADC_INTERFACE:ADC1" ;
+-------------+-------+----------+---------------+
; Port        ; Type  ; Severity ; Details       ;
+-------------+-------+----------+---------------+
; nadc_access ; Input ; Info     ; Stuck at VCC  ;
+-------------+-------+----------+---------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus II Analysis & Synthesis
    Info: Version 9.1 Build 304 01/25/2010 Service Pack 1 SJ Web Edition
    Info: Processing started: Fri Nov 20 11:43:19 2015
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off Trabalho_VHDL -c Trabalho_VHDL
Info: Found 2 design units, including 1 entities, in source file dht11_interface.vhd
    Info: Found design unit 1: DHT11_INTERFACE-BEHAVIOR
    Info: Found entity 1: DHT11_INTERFACE
Info: Found 10 design units, including 5 entities, in source file flip_flops.vhd
    Info: Found design unit 1: flip_flop_sr_a-behavior
    Info: Found design unit 2: flip_flop_jk_a-behavior
    Info: Found design unit 3: flip_flop_sr_b-behavior
    Info: Found design unit 4: flip_flop_jk_b-behavior
    Info: Found design unit 5: flip_flop_d-behavior
    Info: Found entity 1: flip_flop_sr_a
    Info: Found entity 2: flip_flop_jk_a
    Info: Found entity 3: flip_flop_sr_b
    Info: Found entity 4: flip_flop_jk_b
    Info: Found entity 5: flip_flop_d
Info: Found 26 design units, including 13 entities, in source file portas_basicas.vhd
    Info: Found design unit 1: not_1-data_flow
    Info: Found design unit 2: and_2-data_flow
    Info: Found design unit 3: xor_2-data_flow
    Info: Found design unit 4: or_2-data_flow
    Info: Found design unit 5: nand_2-data_flow
    Info: Found design unit 6: xnor_2-data_flow
    Info: Found design unit 7: nor_2-data_flow
    Info: Found design unit 8: and_3-data_flow
    Info: Found design unit 9: xor_3-data_flow
    Info: Found design unit 10: or_3-data_flow
    Info: Found design unit 11: nand_3-data_flow
    Info: Found design unit 12: xnor_3-data_flow
    Info: Found design unit 13: nor_3-data_flow
    Info: Found entity 1: not_1
    Info: Found entity 2: and_2
    Info: Found entity 3: xor_2
    Info: Found entity 4: or_2
    Info: Found entity 5: nand_2
    Info: Found entity 6: xnor_2
    Info: Found entity 7: nor_2
    Info: Found entity 8: and_3
    Info: Found entity 9: xor_3
    Info: Found entity 10: or_3
    Info: Found entity 11: nand_3
    Info: Found entity 12: xnor_3
    Info: Found entity 13: nor_3
Info: Found 1 design units, including 0 entities, in source file praticano_vhdl.vhd
    Info: Found design unit 1: praticano_VHDL
Info: Found 4 design units, including 2 entities, in source file somadores.vhd
    Info: Found design unit 1: half_adder-structural
    Info: Found design unit 2: full_adder-structural
    Info: Found entity 1: half_adder
    Info: Found entity 2: full_adder
Info: Found 2 design units, including 1 entities, in source file trabalho_vhdl.vhd
    Info: Found design unit 1: Trabalho_VHDL-arch
    Info: Found entity 1: Trabalho_VHDL
Info: Found 2 design units, including 1 entities, in source file adc_interface.vhd
    Info: Found design unit 1: ADC_INTERFACE-ADC_CONT
    Info: Found entity 1: ADC_INTERFACE
Info: Found 2 design units, including 1 entities, in source file conversor_modulador_pulsos.vhd
    Info: Found design unit 1: conversor_modulador_pulsos-behavior
    Info: Found entity 1: conversor_modulador_pulsos
Info: Found 2 design units, including 1 entities, in source file scale_change.vhd
    Info: Found design unit 1: Scale_change-arch
    Info: Found entity 1: Scale_change
Info: Found 2 design units, including 1 entities, in source file auto_pulse_mod.vhd
    Info: Found design unit 1: AUTO_PULSE_MOD-behavior
    Info: Found entity 1: AUTO_PULSE_MOD
Info: Found 1 design units, including 0 entities, in source file pacote.vhd
    Info: Found design unit 1: pacote
Info: Found 2 design units, including 1 entities, in source file button_press.vhd
    Info: Found design unit 1: BUTTON_PRESS-behavior
    Info: Found entity 1: BUTTON_PRESS
Info: Found 2 design units, including 1 entities, in source file contador_clk.vhd
    Info: Found design unit 1: contador_clk-arch
    Info: Found entity 1: contador_clk
Info: Found 2 design units, including 1 entities, in source file pwm.vhd
    Info: Found design unit 1: PWM-behavior
    Info: Found entity 1: PWM
Info: Found 2 design units, including 1 entities, in source file filtro_digital.vhd
    Info: Found design unit 1: filtro_digital-behavior
    Info: Found entity 1: filtro_digital
Info: Elaborating entity "Trabalho_VHDL" for the top level hierarchy
Info: Elaborating entity "contador_clk" for hierarchy "contador_clk:ISL1"
Info: Elaborating entity "BUTTON_PRESS" for hierarchy "BUTTON_PRESS:BTP1"
Info: Elaborating entity "ADC_INTERFACE" for hierarchy "ADC_INTERFACE:ADC1"
Info: Elaborating entity "AUTO_PULSE_MOD" for hierarchy "AUTO_PULSE_MOD:APM1"
Info: Elaborating entity "PWM" for hierarchy "PWM:PWM1"
Info: Inferred 1 megafunctions from design logic
    Info: Inferred multiplier megafunction ("lpm_mult") from the following logic: "AUTO_PULSE_MOD:APM1|Mult0"
Info: Elaborated megafunction instantiation "AUTO_PULSE_MOD:APM1|lpm_mult:Mult0"
Info: Instantiated megafunction "AUTO_PULSE_MOD:APM1|lpm_mult:Mult0" with the following parameter:
    Info: Parameter "LPM_WIDTHA" = "13"
    Info: Parameter "LPM_WIDTHB" = "8"
    Info: Parameter "LPM_WIDTHP" = "21"
    Info: Parameter "LPM_WIDTHR" = "21"
    Info: Parameter "LPM_WIDTHS" = "1"
    Info: Parameter "LPM_REPRESENTATION" = "UNSIGNED"
    Info: Parameter "INPUT_A_IS_CONSTANT" = "YES"
    Info: Parameter "INPUT_B_IS_CONSTANT" = "NO"
    Info: Parameter "MAXIMIZE_SPEED" = "6"
Info: Elaborated megafunction instantiation "AUTO_PULSE_MOD:APM1|lpm_mult:Mult0|multcore:mult_core", which is child of megafunction instantiation "AUTO_PULSE_MOD:APM1|lpm_mult:Mult0"
Info: Elaborated megafunction instantiation "AUTO_PULSE_MOD:APM1|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder", which is child of megafunction instantiation "AUTO_PULSE_MOD:APM1|lpm_mult:Mult0"
Info: Elaborated megafunction instantiation "AUTO_PULSE_MOD:APM1|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]", which is child of megafunction instantiation "AUTO_PULSE_MOD:APM1|lpm_mult:Mult0"
Info: Elaborated megafunction instantiation "AUTO_PULSE_MOD:APM1|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|addcore:adder", which is child of megafunction instantiation "AUTO_PULSE_MOD:APM1|lpm_mult:Mult0"
Info: Elaborated megafunction instantiation "AUTO_PULSE_MOD:APM1|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|addcore:adder|a_csnbuffer:oflow_node", which is child of megafunction instantiation "AUTO_PULSE_MOD:APM1|lpm_mult:Mult0"
Info: Elaborated megafunction instantiation "AUTO_PULSE_MOD:APM1|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|addcore:adder|a_csnbuffer:result_node", which is child of megafunction instantiation "AUTO_PULSE_MOD:APM1|lpm_mult:Mult0"
Info: Elaborated megafunction instantiation "AUTO_PULSE_MOD:APM1|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|altshift:result_ext_latency_ffs", which is child of megafunction instantiation "AUTO_PULSE_MOD:APM1|lpm_mult:Mult0"
Info: Elaborated megafunction instantiation "AUTO_PULSE_MOD:APM1|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|altshift:carry_ext_latency_ffs", which is child of megafunction instantiation "AUTO_PULSE_MOD:APM1|lpm_mult:Mult0"
Info: Elaborated megafunction instantiation "AUTO_PULSE_MOD:APM1|lpm_mult:Mult0|altshift:external_latency_ffs", which is child of megafunction instantiation "AUTO_PULSE_MOD:APM1|lpm_mult:Mult0"
Info: Implemented 392 device resources after synthesis - the final resource count might be different
    Info: Implemented 7 input pins
    Info: Implemented 8 output pins
    Info: Implemented 377 logic cells
Info: Quartus II Analysis & Synthesis was successful. 0 errors, 0 warnings
    Info: Peak virtual memory: 230 megabytes
    Info: Processing ended: Fri Nov 20 11:43:23 2015
    Info: Elapsed time: 00:00:04
    Info: Total CPU time (on all processors): 00:00:03


