Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2021.2 (win64) Build 3367213 Tue Oct 19 02:48:09 MDT 2021
| Date         : Sat May 28 23:49:42 2022
| Host         : DESKTOP-O59LNIU running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file lcd_rgb_colorbar_timing_summary_routed.rpt -pb lcd_rgb_colorbar_timing_summary_routed.pb -rpx lcd_rgb_colorbar_timing_summary_routed.rpx -warn_on_violation
| Design       : lcd_rgb_colorbar
| Device       : 7z020-clg400
| Speed File   : -2  PRODUCTION 1.12 2019-11-22
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                       Violations  
---------  ----------------  --------------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell       39          
HPDR-1     Warning           Port pin direction inconsistency  21          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (339)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (99)
5. checking no_input_delay (4)
6. checking no_output_delay (26)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (339)
--------------------------
 There are 39 register/latch pins with no clock driven by root clock pin: sys_clk (HIGH)

 There are 25 register/latch pins with no clock driven by root clock pin: u_clk_div/clk_12_5m_reg/Q (HIGH)

 There are 25 register/latch pins with no clock driven by root clock pin: u_clk_div/clk_25m_reg/Q (HIGH)

 There are 25 register/latch pins with no clock driven by root clock pin: u_rd_id/lcd_id_reg[12]/Q (HIGH)

 There are 25 register/latch pins with no clock driven by root clock pin: u_rd_id/lcd_id_reg[13]/Q (HIGH)

 There are 25 register/latch pins with no clock driven by root clock pin: u_rd_id/lcd_id_reg[14]/Q (HIGH)

 There are 25 register/latch pins with no clock driven by root clock pin: u_rd_id/lcd_id_reg[1]/Q (HIGH)

 There are 25 register/latch pins with no clock driven by root clock pin: u_rd_id/lcd_id_reg[2]/Q (HIGH)

 There are 25 register/latch pins with no clock driven by root clock pin: u_rd_id/lcd_id_reg[3]/Q (HIGH)

 There are 25 register/latch pins with no clock driven by root clock pin: u_rd_id/lcd_id_reg[4]/Q (HIGH)

 There are 25 register/latch pins with no clock driven by root clock pin: u_rd_id/lcd_id_reg[6]/Q (HIGH)

 There are 25 register/latch pins with no clock driven by root clock pin: u_rd_id/lcd_id_reg[7]/Q (HIGH)

 There are 25 register/latch pins with no clock driven by root clock pin: u_rd_id/lcd_id_reg[8]/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (99)
-------------------------------------------------
 There are 99 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (4)
------------------------------
 There are 4 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (26)
--------------------------------
 There are 26 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0                  125          inf        0.000                      0                  125           NA           NA                      NA                    NA  


There are no user specified timing constraints.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay           125 Endpoints
Min Delay           125 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 u_rd_id/lcd_id_reg[12]/C
                            (rising edge-triggered cell FDCE)
  Destination:            lcd_rgb[15]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        16.869ns  (logic 6.285ns (37.257%)  route 10.584ns (62.743%))
  Logic Levels:           13  (CARRY4=4 FDCE=1 LUT1=1 LUT2=1 LUT3=1 LUT4=3 LUT6=1 OBUFT=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y58        FDCE                         0.000     0.000 r  u_rd_id/lcd_id_reg[12]/C
    SLICE_X112Y58        FDCE (Prop_fdce_C_Q)         0.433     0.433 r  u_rd_id/lcd_id_reg[12]/Q
                         net (fo=9, routed)           1.418     1.851    u_rd_id/lcd_id_reg_n_0_[12]
    SLICE_X112Y61        LUT4 (Prop_lut4_I2_O)        0.105     1.956 r  u_rd_id/data_req4__5_carry_i_10/O
                         net (fo=3, routed)           0.757     2.712    u_rd_id/data_req4__5_carry_i_10_n_0
    SLICE_X113Y62        LUT6 (Prop_lut6_I2_O)        0.105     2.817 r  u_rd_id/data_req4_carry_i_4/O
                         net (fo=45, routed)          1.381     4.199    u_rd_id/u_lcd_display/pixel_data3[6]
    SLICE_X107Y59        LUT2 (Prop_lut2_I0_O)        0.119     4.318 r  u_rd_id/data_req4__5_carry_i_6/O
                         net (fo=46, routed)          1.288     5.606    u_rd_id/data_req4__5_carry_i_6_0
    SLICE_X112Y62        LUT3 (Prop_lut3_I2_O)        0.267     5.873 r  u_rd_id/data_req4__5_carry_i_3/O
                         net (fo=1, routed)           0.000     5.873    u_lcd_drive/i__carry_i_9_1[2]
    SLICE_X112Y62        CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.207     6.080 r  u_lcd_drive/data_req4__5_carry/O[2]
                         net (fo=8, routed)           0.941     7.021    u_rd_id/i__carry__0_i_4[2]
    SLICE_X107Y62        CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.457     7.478 r  u_rd_id/data_req2_carry_i_9/CO[3]
                         net (fo=1, routed)           0.000     7.478    u_rd_id/data_req2_carry_i_9_n_0
    SLICE_X107Y63        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.265     7.743 r  u_rd_id/data_req2_carry__0_i_5/O[1]
                         net (fo=6, routed)           0.670     8.413    u_lcd_drive/lcd_en2_carry__0_0[1]
    SLICE_X105Y63        LUT4 (Prop_lut4_I0_O)        0.250     8.663 r  u_lcd_drive/lcd_en2_carry__0_i_4/O
                         net (fo=1, routed)           0.000     8.663    u_lcd_drive/lcd_en2_carry__0_i_4_n_0
    SLICE_X105Y63        CARRY4 (Prop_carry4_S[0]_CO[1])
                                                      0.380     9.043 r  u_lcd_drive/lcd_en2_carry__0/CO[1]
                         net (fo=4, routed)           0.549     9.592    u_lcd_drive/lcd_en2
    SLICE_X113Y64        LUT4 (Prop_lut4_I3_O)        0.275     9.867 r  u_lcd_drive/lcd_de_OBUF_inst_i_1/O
                         net (fo=2, routed)           0.627    10.494    u_lcd_drive/lcd_de_OBUF
    SLICE_X113Y69        LUT1 (Prop_lut1_I0_O)        0.105    10.599 f  u_lcd_drive/lcd_rgb_OBUFT[22]_inst_i_2/O
                         net (fo=24, routed)          2.953    13.552    lcd_rgb_IOBUF[15]_inst/T
    P16                  OBUFT (TriStatE_obuft_T_O)
                                                      3.317    16.869 r  lcd_rgb_IOBUF[15]_inst/OBUFT/O
                         net (fo=1, unset)            0.000    16.869    lcd_rgb[15]
    P16                                                               r  lcd_rgb[15] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_rd_id/lcd_id_reg[12]/C
                            (rising edge-triggered cell FDCE)
  Destination:            lcd_rgb[14]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        16.756ns  (logic 6.280ns (37.478%)  route 10.476ns (62.522%))
  Logic Levels:           13  (CARRY4=4 FDCE=1 LUT1=1 LUT2=1 LUT3=1 LUT4=3 LUT6=1 OBUFT=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y58        FDCE                         0.000     0.000 r  u_rd_id/lcd_id_reg[12]/C
    SLICE_X112Y58        FDCE (Prop_fdce_C_Q)         0.433     0.433 r  u_rd_id/lcd_id_reg[12]/Q
                         net (fo=9, routed)           1.418     1.851    u_rd_id/lcd_id_reg_n_0_[12]
    SLICE_X112Y61        LUT4 (Prop_lut4_I2_O)        0.105     1.956 r  u_rd_id/data_req4__5_carry_i_10/O
                         net (fo=3, routed)           0.757     2.712    u_rd_id/data_req4__5_carry_i_10_n_0
    SLICE_X113Y62        LUT6 (Prop_lut6_I2_O)        0.105     2.817 r  u_rd_id/data_req4_carry_i_4/O
                         net (fo=45, routed)          1.381     4.199    u_rd_id/u_lcd_display/pixel_data3[6]
    SLICE_X107Y59        LUT2 (Prop_lut2_I0_O)        0.119     4.318 r  u_rd_id/data_req4__5_carry_i_6/O
                         net (fo=46, routed)          1.288     5.606    u_rd_id/data_req4__5_carry_i_6_0
    SLICE_X112Y62        LUT3 (Prop_lut3_I2_O)        0.267     5.873 r  u_rd_id/data_req4__5_carry_i_3/O
                         net (fo=1, routed)           0.000     5.873    u_lcd_drive/i__carry_i_9_1[2]
    SLICE_X112Y62        CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.207     6.080 r  u_lcd_drive/data_req4__5_carry/O[2]
                         net (fo=8, routed)           0.941     7.021    u_rd_id/i__carry__0_i_4[2]
    SLICE_X107Y62        CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.457     7.478 r  u_rd_id/data_req2_carry_i_9/CO[3]
                         net (fo=1, routed)           0.000     7.478    u_rd_id/data_req2_carry_i_9_n_0
    SLICE_X107Y63        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.265     7.743 r  u_rd_id/data_req2_carry__0_i_5/O[1]
                         net (fo=6, routed)           0.670     8.413    u_lcd_drive/lcd_en2_carry__0_0[1]
    SLICE_X105Y63        LUT4 (Prop_lut4_I0_O)        0.250     8.663 r  u_lcd_drive/lcd_en2_carry__0_i_4/O
                         net (fo=1, routed)           0.000     8.663    u_lcd_drive/lcd_en2_carry__0_i_4_n_0
    SLICE_X105Y63        CARRY4 (Prop_carry4_S[0]_CO[1])
                                                      0.380     9.043 r  u_lcd_drive/lcd_en2_carry__0/CO[1]
                         net (fo=4, routed)           0.549     9.592    u_lcd_drive/lcd_en2
    SLICE_X113Y64        LUT4 (Prop_lut4_I3_O)        0.275     9.867 r  u_lcd_drive/lcd_de_OBUF_inst_i_1/O
                         net (fo=2, routed)           0.627    10.494    u_lcd_drive/lcd_de_OBUF
    SLICE_X113Y69        LUT1 (Prop_lut1_I0_O)        0.105    10.599 f  u_lcd_drive/lcd_rgb_OBUFT[22]_inst_i_2/O
                         net (fo=24, routed)          2.845    13.444    lcd_rgb_TRI[0]
    P15                  OBUFT (TriStatE_obuft_T_O)
                                                      3.312    16.756 r  lcd_rgb_OBUFT[14]_inst/O
                         net (fo=0)                   0.000    16.756    lcd_rgb[14]
    P15                                                               r  lcd_rgb[14] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_rd_id/lcd_id_reg[12]/C
                            (rising edge-triggered cell FDCE)
  Destination:            lcd_rgb[18]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        16.655ns  (logic 6.329ns (38.000%)  route 10.326ns (62.000%))
  Logic Levels:           13  (CARRY4=4 FDCE=1 LUT1=1 LUT2=1 LUT3=1 LUT4=3 LUT6=1 OBUFT=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y58        FDCE                         0.000     0.000 r  u_rd_id/lcd_id_reg[12]/C
    SLICE_X112Y58        FDCE (Prop_fdce_C_Q)         0.433     0.433 r  u_rd_id/lcd_id_reg[12]/Q
                         net (fo=9, routed)           1.418     1.851    u_rd_id/lcd_id_reg_n_0_[12]
    SLICE_X112Y61        LUT4 (Prop_lut4_I2_O)        0.105     1.956 r  u_rd_id/data_req4__5_carry_i_10/O
                         net (fo=3, routed)           0.757     2.712    u_rd_id/data_req4__5_carry_i_10_n_0
    SLICE_X113Y62        LUT6 (Prop_lut6_I2_O)        0.105     2.817 r  u_rd_id/data_req4_carry_i_4/O
                         net (fo=45, routed)          1.381     4.199    u_rd_id/u_lcd_display/pixel_data3[6]
    SLICE_X107Y59        LUT2 (Prop_lut2_I0_O)        0.119     4.318 r  u_rd_id/data_req4__5_carry_i_6/O
                         net (fo=46, routed)          1.288     5.606    u_rd_id/data_req4__5_carry_i_6_0
    SLICE_X112Y62        LUT3 (Prop_lut3_I2_O)        0.267     5.873 r  u_rd_id/data_req4__5_carry_i_3/O
                         net (fo=1, routed)           0.000     5.873    u_lcd_drive/i__carry_i_9_1[2]
    SLICE_X112Y62        CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.207     6.080 r  u_lcd_drive/data_req4__5_carry/O[2]
                         net (fo=8, routed)           0.941     7.021    u_rd_id/i__carry__0_i_4[2]
    SLICE_X107Y62        CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.457     7.478 r  u_rd_id/data_req2_carry_i_9/CO[3]
                         net (fo=1, routed)           0.000     7.478    u_rd_id/data_req2_carry_i_9_n_0
    SLICE_X107Y63        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.265     7.743 r  u_rd_id/data_req2_carry__0_i_5/O[1]
                         net (fo=6, routed)           0.670     8.413    u_lcd_drive/lcd_en2_carry__0_0[1]
    SLICE_X105Y63        LUT4 (Prop_lut4_I0_O)        0.250     8.663 r  u_lcd_drive/lcd_en2_carry__0_i_4/O
                         net (fo=1, routed)           0.000     8.663    u_lcd_drive/lcd_en2_carry__0_i_4_n_0
    SLICE_X105Y63        CARRY4 (Prop_carry4_S[0]_CO[1])
                                                      0.380     9.043 r  u_lcd_drive/lcd_en2_carry__0/CO[1]
                         net (fo=4, routed)           0.549     9.592    u_lcd_drive/lcd_en2
    SLICE_X113Y64        LUT4 (Prop_lut4_I3_O)        0.275     9.867 r  u_lcd_drive/lcd_de_OBUF_inst_i_1/O
                         net (fo=2, routed)           0.627    10.494    u_lcd_drive/lcd_de_OBUF
    SLICE_X113Y69        LUT1 (Prop_lut1_I0_O)        0.105    10.599 f  u_lcd_drive/lcd_rgb_OBUFT[22]_inst_i_2/O
                         net (fo=24, routed)          2.694    13.294    lcd_rgb_TRI[0]
    T14                  OBUFT (TriStatE_obuft_T_O)
                                                      3.361    16.655 r  lcd_rgb_OBUFT[18]_inst/O
                         net (fo=0)                   0.000    16.655    lcd_rgb[18]
    T14                                                               r  lcd_rgb[18] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_rd_id/lcd_id_reg[12]/C
                            (rising edge-triggered cell FDCE)
  Destination:            lcd_rgb[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        16.620ns  (logic 6.261ns (37.671%)  route 10.359ns (62.329%))
  Logic Levels:           13  (CARRY4=4 FDCE=1 LUT1=1 LUT2=1 LUT3=1 LUT4=3 LUT6=1 OBUFT=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y58        FDCE                         0.000     0.000 r  u_rd_id/lcd_id_reg[12]/C
    SLICE_X112Y58        FDCE (Prop_fdce_C_Q)         0.433     0.433 r  u_rd_id/lcd_id_reg[12]/Q
                         net (fo=9, routed)           1.418     1.851    u_rd_id/lcd_id_reg_n_0_[12]
    SLICE_X112Y61        LUT4 (Prop_lut4_I2_O)        0.105     1.956 r  u_rd_id/data_req4__5_carry_i_10/O
                         net (fo=3, routed)           0.757     2.712    u_rd_id/data_req4__5_carry_i_10_n_0
    SLICE_X113Y62        LUT6 (Prop_lut6_I2_O)        0.105     2.817 r  u_rd_id/data_req4_carry_i_4/O
                         net (fo=45, routed)          1.381     4.199    u_rd_id/u_lcd_display/pixel_data3[6]
    SLICE_X107Y59        LUT2 (Prop_lut2_I0_O)        0.119     4.318 r  u_rd_id/data_req4__5_carry_i_6/O
                         net (fo=46, routed)          1.288     5.606    u_rd_id/data_req4__5_carry_i_6_0
    SLICE_X112Y62        LUT3 (Prop_lut3_I2_O)        0.267     5.873 r  u_rd_id/data_req4__5_carry_i_3/O
                         net (fo=1, routed)           0.000     5.873    u_lcd_drive/i__carry_i_9_1[2]
    SLICE_X112Y62        CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.207     6.080 r  u_lcd_drive/data_req4__5_carry/O[2]
                         net (fo=8, routed)           0.941     7.021    u_rd_id/i__carry__0_i_4[2]
    SLICE_X107Y62        CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.457     7.478 r  u_rd_id/data_req2_carry_i_9/CO[3]
                         net (fo=1, routed)           0.000     7.478    u_rd_id/data_req2_carry_i_9_n_0
    SLICE_X107Y63        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.265     7.743 r  u_rd_id/data_req2_carry__0_i_5/O[1]
                         net (fo=6, routed)           0.670     8.413    u_lcd_drive/lcd_en2_carry__0_0[1]
    SLICE_X105Y63        LUT4 (Prop_lut4_I0_O)        0.250     8.663 r  u_lcd_drive/lcd_en2_carry__0_i_4/O
                         net (fo=1, routed)           0.000     8.663    u_lcd_drive/lcd_en2_carry__0_i_4_n_0
    SLICE_X105Y63        CARRY4 (Prop_carry4_S[0]_CO[1])
                                                      0.380     9.043 r  u_lcd_drive/lcd_en2_carry__0/CO[1]
                         net (fo=4, routed)           0.549     9.592    u_lcd_drive/lcd_en2
    SLICE_X113Y64        LUT4 (Prop_lut4_I3_O)        0.275     9.867 r  u_lcd_drive/lcd_de_OBUF_inst_i_1/O
                         net (fo=2, routed)           0.627    10.494    u_lcd_drive/lcd_de_OBUF
    SLICE_X113Y69        LUT1 (Prop_lut1_I0_O)        0.105    10.599 f  u_lcd_drive/lcd_rgb_OBUFT[22]_inst_i_2/O
                         net (fo=24, routed)          2.728    13.327    lcd_rgb_TRI[0]
    P18                  OBUFT (TriStatE_obuft_T_O)
                                                      3.293    16.620 r  lcd_rgb_OBUFT[6]_inst/O
                         net (fo=0)                   0.000    16.620    lcd_rgb[6]
    P18                                                               r  lcd_rgb[6] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_rd_id/lcd_id_reg[12]/C
                            (rising edge-triggered cell FDCE)
  Destination:            lcd_rgb[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        16.616ns  (logic 6.276ns (37.772%)  route 10.340ns (62.228%))
  Logic Levels:           13  (CARRY4=4 FDCE=1 LUT1=1 LUT2=1 LUT3=1 LUT4=3 LUT6=1 OBUFT=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y58        FDCE                         0.000     0.000 r  u_rd_id/lcd_id_reg[12]/C
    SLICE_X112Y58        FDCE (Prop_fdce_C_Q)         0.433     0.433 r  u_rd_id/lcd_id_reg[12]/Q
                         net (fo=9, routed)           1.418     1.851    u_rd_id/lcd_id_reg_n_0_[12]
    SLICE_X112Y61        LUT4 (Prop_lut4_I2_O)        0.105     1.956 r  u_rd_id/data_req4__5_carry_i_10/O
                         net (fo=3, routed)           0.757     2.712    u_rd_id/data_req4__5_carry_i_10_n_0
    SLICE_X113Y62        LUT6 (Prop_lut6_I2_O)        0.105     2.817 r  u_rd_id/data_req4_carry_i_4/O
                         net (fo=45, routed)          1.381     4.199    u_rd_id/u_lcd_display/pixel_data3[6]
    SLICE_X107Y59        LUT2 (Prop_lut2_I0_O)        0.119     4.318 r  u_rd_id/data_req4__5_carry_i_6/O
                         net (fo=46, routed)          1.288     5.606    u_rd_id/data_req4__5_carry_i_6_0
    SLICE_X112Y62        LUT3 (Prop_lut3_I2_O)        0.267     5.873 r  u_rd_id/data_req4__5_carry_i_3/O
                         net (fo=1, routed)           0.000     5.873    u_lcd_drive/i__carry_i_9_1[2]
    SLICE_X112Y62        CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.207     6.080 r  u_lcd_drive/data_req4__5_carry/O[2]
                         net (fo=8, routed)           0.941     7.021    u_rd_id/i__carry__0_i_4[2]
    SLICE_X107Y62        CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.457     7.478 r  u_rd_id/data_req2_carry_i_9/CO[3]
                         net (fo=1, routed)           0.000     7.478    u_rd_id/data_req2_carry_i_9_n_0
    SLICE_X107Y63        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.265     7.743 r  u_rd_id/data_req2_carry__0_i_5/O[1]
                         net (fo=6, routed)           0.670     8.413    u_lcd_drive/lcd_en2_carry__0_0[1]
    SLICE_X105Y63        LUT4 (Prop_lut4_I0_O)        0.250     8.663 r  u_lcd_drive/lcd_en2_carry__0_i_4/O
                         net (fo=1, routed)           0.000     8.663    u_lcd_drive/lcd_en2_carry__0_i_4_n_0
    SLICE_X105Y63        CARRY4 (Prop_carry4_S[0]_CO[1])
                                                      0.380     9.043 r  u_lcd_drive/lcd_en2_carry__0/CO[1]
                         net (fo=4, routed)           0.549     9.592    u_lcd_drive/lcd_en2
    SLICE_X113Y64        LUT4 (Prop_lut4_I3_O)        0.275     9.867 r  u_lcd_drive/lcd_de_OBUF_inst_i_1/O
                         net (fo=2, routed)           0.627    10.494    u_lcd_drive/lcd_de_OBUF
    SLICE_X113Y69        LUT1 (Prop_lut1_I0_O)        0.105    10.599 f  u_lcd_drive/lcd_rgb_OBUFT[22]_inst_i_2/O
                         net (fo=24, routed)          2.708    13.308    lcd_rgb_IOBUF[7]_inst/T
    N17                  OBUFT (TriStatE_obuft_T_O)
                                                      3.308    16.616 r  lcd_rgb_IOBUF[7]_inst/OBUFT/O
                         net (fo=1, unset)            0.000    16.616    lcd_rgb[7]
    N17                                                               r  lcd_rgb[7] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_rd_id/lcd_id_reg[12]/C
                            (rising edge-triggered cell FDCE)
  Destination:            lcd_rgb[19]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        16.539ns  (logic 6.324ns (38.233%)  route 10.216ns (61.767%))
  Logic Levels:           13  (CARRY4=4 FDCE=1 LUT1=1 LUT2=1 LUT3=1 LUT4=3 LUT6=1 OBUFT=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y58        FDCE                         0.000     0.000 r  u_rd_id/lcd_id_reg[12]/C
    SLICE_X112Y58        FDCE (Prop_fdce_C_Q)         0.433     0.433 r  u_rd_id/lcd_id_reg[12]/Q
                         net (fo=9, routed)           1.418     1.851    u_rd_id/lcd_id_reg_n_0_[12]
    SLICE_X112Y61        LUT4 (Prop_lut4_I2_O)        0.105     1.956 r  u_rd_id/data_req4__5_carry_i_10/O
                         net (fo=3, routed)           0.757     2.712    u_rd_id/data_req4__5_carry_i_10_n_0
    SLICE_X113Y62        LUT6 (Prop_lut6_I2_O)        0.105     2.817 r  u_rd_id/data_req4_carry_i_4/O
                         net (fo=45, routed)          1.381     4.199    u_rd_id/u_lcd_display/pixel_data3[6]
    SLICE_X107Y59        LUT2 (Prop_lut2_I0_O)        0.119     4.318 r  u_rd_id/data_req4__5_carry_i_6/O
                         net (fo=46, routed)          1.288     5.606    u_rd_id/data_req4__5_carry_i_6_0
    SLICE_X112Y62        LUT3 (Prop_lut3_I2_O)        0.267     5.873 r  u_rd_id/data_req4__5_carry_i_3/O
                         net (fo=1, routed)           0.000     5.873    u_lcd_drive/i__carry_i_9_1[2]
    SLICE_X112Y62        CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.207     6.080 r  u_lcd_drive/data_req4__5_carry/O[2]
                         net (fo=8, routed)           0.941     7.021    u_rd_id/i__carry__0_i_4[2]
    SLICE_X107Y62        CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.457     7.478 r  u_rd_id/data_req2_carry_i_9/CO[3]
                         net (fo=1, routed)           0.000     7.478    u_rd_id/data_req2_carry_i_9_n_0
    SLICE_X107Y63        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.265     7.743 r  u_rd_id/data_req2_carry__0_i_5/O[1]
                         net (fo=6, routed)           0.670     8.413    u_lcd_drive/lcd_en2_carry__0_0[1]
    SLICE_X105Y63        LUT4 (Prop_lut4_I0_O)        0.250     8.663 r  u_lcd_drive/lcd_en2_carry__0_i_4/O
                         net (fo=1, routed)           0.000     8.663    u_lcd_drive/lcd_en2_carry__0_i_4_n_0
    SLICE_X105Y63        CARRY4 (Prop_carry4_S[0]_CO[1])
                                                      0.380     9.043 r  u_lcd_drive/lcd_en2_carry__0/CO[1]
                         net (fo=4, routed)           0.549     9.592    u_lcd_drive/lcd_en2
    SLICE_X113Y64        LUT4 (Prop_lut4_I3_O)        0.275     9.867 r  u_lcd_drive/lcd_de_OBUF_inst_i_1/O
                         net (fo=2, routed)           0.627    10.494    u_lcd_drive/lcd_de_OBUF
    SLICE_X113Y69        LUT1 (Prop_lut1_I0_O)        0.105    10.599 f  u_lcd_drive/lcd_rgb_OBUFT[22]_inst_i_2/O
                         net (fo=24, routed)          2.584    13.184    lcd_rgb_TRI[0]
    T15                  OBUFT (TriStatE_obuft_T_O)
                                                      3.356    16.539 r  lcd_rgb_OBUFT[19]_inst/O
                         net (fo=0)                   0.000    16.539    lcd_rgb[19]
    T15                                                               r  lcd_rgb[19] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_rd_id/lcd_id_reg[12]/C
                            (rising edge-triggered cell FDCE)
  Destination:            lcd_rgb[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        16.519ns  (logic 6.287ns (38.059%)  route 10.232ns (61.941%))
  Logic Levels:           13  (CARRY4=4 FDCE=1 LUT1=1 LUT2=1 LUT3=1 LUT4=3 LUT6=1 OBUFT=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y58        FDCE                         0.000     0.000 r  u_rd_id/lcd_id_reg[12]/C
    SLICE_X112Y58        FDCE (Prop_fdce_C_Q)         0.433     0.433 r  u_rd_id/lcd_id_reg[12]/Q
                         net (fo=9, routed)           1.418     1.851    u_rd_id/lcd_id_reg_n_0_[12]
    SLICE_X112Y61        LUT4 (Prop_lut4_I2_O)        0.105     1.956 r  u_rd_id/data_req4__5_carry_i_10/O
                         net (fo=3, routed)           0.757     2.712    u_rd_id/data_req4__5_carry_i_10_n_0
    SLICE_X113Y62        LUT6 (Prop_lut6_I2_O)        0.105     2.817 r  u_rd_id/data_req4_carry_i_4/O
                         net (fo=45, routed)          1.381     4.199    u_rd_id/u_lcd_display/pixel_data3[6]
    SLICE_X107Y59        LUT2 (Prop_lut2_I0_O)        0.119     4.318 r  u_rd_id/data_req4__5_carry_i_6/O
                         net (fo=46, routed)          1.288     5.606    u_rd_id/data_req4__5_carry_i_6_0
    SLICE_X112Y62        LUT3 (Prop_lut3_I2_O)        0.267     5.873 r  u_rd_id/data_req4__5_carry_i_3/O
                         net (fo=1, routed)           0.000     5.873    u_lcd_drive/i__carry_i_9_1[2]
    SLICE_X112Y62        CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.207     6.080 r  u_lcd_drive/data_req4__5_carry/O[2]
                         net (fo=8, routed)           0.941     7.021    u_rd_id/i__carry__0_i_4[2]
    SLICE_X107Y62        CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.457     7.478 r  u_rd_id/data_req2_carry_i_9/CO[3]
                         net (fo=1, routed)           0.000     7.478    u_rd_id/data_req2_carry_i_9_n_0
    SLICE_X107Y63        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.265     7.743 r  u_rd_id/data_req2_carry__0_i_5/O[1]
                         net (fo=6, routed)           0.670     8.413    u_lcd_drive/lcd_en2_carry__0_0[1]
    SLICE_X105Y63        LUT4 (Prop_lut4_I0_O)        0.250     8.663 r  u_lcd_drive/lcd_en2_carry__0_i_4/O
                         net (fo=1, routed)           0.000     8.663    u_lcd_drive/lcd_en2_carry__0_i_4_n_0
    SLICE_X105Y63        CARRY4 (Prop_carry4_S[0]_CO[1])
                                                      0.380     9.043 r  u_lcd_drive/lcd_en2_carry__0/CO[1]
                         net (fo=4, routed)           0.549     9.592    u_lcd_drive/lcd_en2
    SLICE_X113Y64        LUT4 (Prop_lut4_I3_O)        0.275     9.867 r  u_lcd_drive/lcd_de_OBUF_inst_i_1/O
                         net (fo=2, routed)           0.627    10.494    u_lcd_drive/lcd_de_OBUF
    SLICE_X113Y69        LUT1 (Prop_lut1_I0_O)        0.105    10.599 f  u_lcd_drive/lcd_rgb_OBUFT[22]_inst_i_2/O
                         net (fo=24, routed)          2.601    13.200    lcd_rgb_TRI[0]
    W19                  OBUFT (TriStatE_obuft_T_O)
                                                      3.319    16.519 r  lcd_rgb_OBUFT[1]_inst/O
                         net (fo=0)                   0.000    16.519    lcd_rgb[1]
    W19                                                               r  lcd_rgb[1] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_rd_id/lcd_id_reg[12]/C
                            (rising edge-triggered cell FDCE)
  Destination:            lcd_rgb[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        16.512ns  (logic 6.290ns (38.096%)  route 10.222ns (61.904%))
  Logic Levels:           13  (CARRY4=4 FDCE=1 LUT1=1 LUT2=1 LUT3=1 LUT4=3 LUT6=1 OBUFT=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y58        FDCE                         0.000     0.000 r  u_rd_id/lcd_id_reg[12]/C
    SLICE_X112Y58        FDCE (Prop_fdce_C_Q)         0.433     0.433 r  u_rd_id/lcd_id_reg[12]/Q
                         net (fo=9, routed)           1.418     1.851    u_rd_id/lcd_id_reg_n_0_[12]
    SLICE_X112Y61        LUT4 (Prop_lut4_I2_O)        0.105     1.956 r  u_rd_id/data_req4__5_carry_i_10/O
                         net (fo=3, routed)           0.757     2.712    u_rd_id/data_req4__5_carry_i_10_n_0
    SLICE_X113Y62        LUT6 (Prop_lut6_I2_O)        0.105     2.817 r  u_rd_id/data_req4_carry_i_4/O
                         net (fo=45, routed)          1.381     4.199    u_rd_id/u_lcd_display/pixel_data3[6]
    SLICE_X107Y59        LUT2 (Prop_lut2_I0_O)        0.119     4.318 r  u_rd_id/data_req4__5_carry_i_6/O
                         net (fo=46, routed)          1.288     5.606    u_rd_id/data_req4__5_carry_i_6_0
    SLICE_X112Y62        LUT3 (Prop_lut3_I2_O)        0.267     5.873 r  u_rd_id/data_req4__5_carry_i_3/O
                         net (fo=1, routed)           0.000     5.873    u_lcd_drive/i__carry_i_9_1[2]
    SLICE_X112Y62        CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.207     6.080 r  u_lcd_drive/data_req4__5_carry/O[2]
                         net (fo=8, routed)           0.941     7.021    u_rd_id/i__carry__0_i_4[2]
    SLICE_X107Y62        CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.457     7.478 r  u_rd_id/data_req2_carry_i_9/CO[3]
                         net (fo=1, routed)           0.000     7.478    u_rd_id/data_req2_carry_i_9_n_0
    SLICE_X107Y63        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.265     7.743 r  u_rd_id/data_req2_carry__0_i_5/O[1]
                         net (fo=6, routed)           0.670     8.413    u_lcd_drive/lcd_en2_carry__0_0[1]
    SLICE_X105Y63        LUT4 (Prop_lut4_I0_O)        0.250     8.663 r  u_lcd_drive/lcd_en2_carry__0_i_4/O
                         net (fo=1, routed)           0.000     8.663    u_lcd_drive/lcd_en2_carry__0_i_4_n_0
    SLICE_X105Y63        CARRY4 (Prop_carry4_S[0]_CO[1])
                                                      0.380     9.043 r  u_lcd_drive/lcd_en2_carry__0/CO[1]
                         net (fo=4, routed)           0.549     9.592    u_lcd_drive/lcd_en2
    SLICE_X113Y64        LUT4 (Prop_lut4_I3_O)        0.275     9.867 r  u_lcd_drive/lcd_de_OBUF_inst_i_1/O
                         net (fo=2, routed)           0.627    10.494    u_lcd_drive/lcd_de_OBUF
    SLICE_X113Y69        LUT1 (Prop_lut1_I0_O)        0.105    10.599 f  u_lcd_drive/lcd_rgb_OBUFT[22]_inst_i_2/O
                         net (fo=24, routed)          2.590    13.190    lcd_rgb_TRI[0]
    W18                  OBUFT (TriStatE_obuft_T_O)
                                                      3.322    16.512 r  lcd_rgb_OBUFT[0]_inst/O
                         net (fo=0)                   0.000    16.512    lcd_rgb[0]
    W18                                                               r  lcd_rgb[0] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_rd_id/lcd_id_reg[12]/C
                            (rising edge-triggered cell FDCE)
  Destination:            lcd_rgb[9]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        16.408ns  (logic 6.303ns (38.416%)  route 10.105ns (61.584%))
  Logic Levels:           13  (CARRY4=4 FDCE=1 LUT1=1 LUT2=1 LUT3=1 LUT4=3 LUT6=1 OBUFT=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y58        FDCE                         0.000     0.000 r  u_rd_id/lcd_id_reg[12]/C
    SLICE_X112Y58        FDCE (Prop_fdce_C_Q)         0.433     0.433 r  u_rd_id/lcd_id_reg[12]/Q
                         net (fo=9, routed)           1.418     1.851    u_rd_id/lcd_id_reg_n_0_[12]
    SLICE_X112Y61        LUT4 (Prop_lut4_I2_O)        0.105     1.956 r  u_rd_id/data_req4__5_carry_i_10/O
                         net (fo=3, routed)           0.757     2.712    u_rd_id/data_req4__5_carry_i_10_n_0
    SLICE_X113Y62        LUT6 (Prop_lut6_I2_O)        0.105     2.817 r  u_rd_id/data_req4_carry_i_4/O
                         net (fo=45, routed)          1.381     4.199    u_rd_id/u_lcd_display/pixel_data3[6]
    SLICE_X107Y59        LUT2 (Prop_lut2_I0_O)        0.119     4.318 r  u_rd_id/data_req4__5_carry_i_6/O
                         net (fo=46, routed)          1.288     5.606    u_rd_id/data_req4__5_carry_i_6_0
    SLICE_X112Y62        LUT3 (Prop_lut3_I2_O)        0.267     5.873 r  u_rd_id/data_req4__5_carry_i_3/O
                         net (fo=1, routed)           0.000     5.873    u_lcd_drive/i__carry_i_9_1[2]
    SLICE_X112Y62        CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.207     6.080 r  u_lcd_drive/data_req4__5_carry/O[2]
                         net (fo=8, routed)           0.941     7.021    u_rd_id/i__carry__0_i_4[2]
    SLICE_X107Y62        CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.457     7.478 r  u_rd_id/data_req2_carry_i_9/CO[3]
                         net (fo=1, routed)           0.000     7.478    u_rd_id/data_req2_carry_i_9_n_0
    SLICE_X107Y63        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.265     7.743 r  u_rd_id/data_req2_carry__0_i_5/O[1]
                         net (fo=6, routed)           0.670     8.413    u_lcd_drive/lcd_en2_carry__0_0[1]
    SLICE_X105Y63        LUT4 (Prop_lut4_I0_O)        0.250     8.663 r  u_lcd_drive/lcd_en2_carry__0_i_4/O
                         net (fo=1, routed)           0.000     8.663    u_lcd_drive/lcd_en2_carry__0_i_4_n_0
    SLICE_X105Y63        CARRY4 (Prop_carry4_S[0]_CO[1])
                                                      0.380     9.043 r  u_lcd_drive/lcd_en2_carry__0/CO[1]
                         net (fo=4, routed)           0.549     9.592    u_lcd_drive/lcd_en2
    SLICE_X113Y64        LUT4 (Prop_lut4_I3_O)        0.275     9.867 r  u_lcd_drive/lcd_de_OBUF_inst_i_1/O
                         net (fo=2, routed)           0.627    10.494    u_lcd_drive/lcd_de_OBUF
    SLICE_X113Y69        LUT1 (Prop_lut1_I0_O)        0.105    10.599 f  u_lcd_drive/lcd_rgb_OBUFT[22]_inst_i_2/O
                         net (fo=24, routed)          2.473    13.073    lcd_rgb_TRI[0]
    V18                  OBUFT (TriStatE_obuft_T_O)
                                                      3.335    16.408 r  lcd_rgb_OBUFT[9]_inst/O
                         net (fo=0)                   0.000    16.408    lcd_rgb[9]
    V18                                                               r  lcd_rgb[9] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_rd_id/lcd_id_reg[12]/C
                            (rising edge-triggered cell FDCE)
  Destination:            lcd_rgb[8]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        16.387ns  (logic 6.311ns (38.512%)  route 10.076ns (61.488%))
  Logic Levels:           13  (CARRY4=4 FDCE=1 LUT1=1 LUT2=1 LUT3=1 LUT4=3 LUT6=1 OBUFT=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y58        FDCE                         0.000     0.000 r  u_rd_id/lcd_id_reg[12]/C
    SLICE_X112Y58        FDCE (Prop_fdce_C_Q)         0.433     0.433 r  u_rd_id/lcd_id_reg[12]/Q
                         net (fo=9, routed)           1.418     1.851    u_rd_id/lcd_id_reg_n_0_[12]
    SLICE_X112Y61        LUT4 (Prop_lut4_I2_O)        0.105     1.956 r  u_rd_id/data_req4__5_carry_i_10/O
                         net (fo=3, routed)           0.757     2.712    u_rd_id/data_req4__5_carry_i_10_n_0
    SLICE_X113Y62        LUT6 (Prop_lut6_I2_O)        0.105     2.817 r  u_rd_id/data_req4_carry_i_4/O
                         net (fo=45, routed)          1.381     4.199    u_rd_id/u_lcd_display/pixel_data3[6]
    SLICE_X107Y59        LUT2 (Prop_lut2_I0_O)        0.119     4.318 r  u_rd_id/data_req4__5_carry_i_6/O
                         net (fo=46, routed)          1.288     5.606    u_rd_id/data_req4__5_carry_i_6_0
    SLICE_X112Y62        LUT3 (Prop_lut3_I2_O)        0.267     5.873 r  u_rd_id/data_req4__5_carry_i_3/O
                         net (fo=1, routed)           0.000     5.873    u_lcd_drive/i__carry_i_9_1[2]
    SLICE_X112Y62        CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.207     6.080 r  u_lcd_drive/data_req4__5_carry/O[2]
                         net (fo=8, routed)           0.941     7.021    u_rd_id/i__carry__0_i_4[2]
    SLICE_X107Y62        CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.457     7.478 r  u_rd_id/data_req2_carry_i_9/CO[3]
                         net (fo=1, routed)           0.000     7.478    u_rd_id/data_req2_carry_i_9_n_0
    SLICE_X107Y63        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.265     7.743 r  u_rd_id/data_req2_carry__0_i_5/O[1]
                         net (fo=6, routed)           0.670     8.413    u_lcd_drive/lcd_en2_carry__0_0[1]
    SLICE_X105Y63        LUT4 (Prop_lut4_I0_O)        0.250     8.663 r  u_lcd_drive/lcd_en2_carry__0_i_4/O
                         net (fo=1, routed)           0.000     8.663    u_lcd_drive/lcd_en2_carry__0_i_4_n_0
    SLICE_X105Y63        CARRY4 (Prop_carry4_S[0]_CO[1])
                                                      0.380     9.043 r  u_lcd_drive/lcd_en2_carry__0/CO[1]
                         net (fo=4, routed)           0.549     9.592    u_lcd_drive/lcd_en2
    SLICE_X113Y64        LUT4 (Prop_lut4_I3_O)        0.275     9.867 r  u_lcd_drive/lcd_de_OBUF_inst_i_1/O
                         net (fo=2, routed)           0.627    10.494    u_lcd_drive/lcd_de_OBUF
    SLICE_X113Y69        LUT1 (Prop_lut1_I0_O)        0.105    10.599 f  u_lcd_drive/lcd_rgb_OBUFT[22]_inst_i_2/O
                         net (fo=24, routed)          2.445    13.044    lcd_rgb_TRI[0]
    V17                  OBUFT (TriStatE_obuft_T_O)
                                                      3.343    16.387 r  lcd_rgb_OBUFT[8]_inst/O
                         net (fo=0)                   0.000    16.387    lcd_rgb[8]
    V17                                                               r  lcd_rgb[8] (INOUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 u_lcd_drive/h_cnt_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            u_lcd_drive/h_cnt_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.332ns  (logic 0.186ns (56.041%)  route 0.146ns (43.959%))
  Logic Levels:           2  (FDCE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y60        FDCE                         0.000     0.000 r  u_lcd_drive/h_cnt_reg[0]/C
    SLICE_X107Y60        FDCE (Prop_fdce_C_Q)         0.141     0.141 r  u_lcd_drive/h_cnt_reg[0]/Q
                         net (fo=18, routed)          0.146     0.287    u_lcd_drive/h_cnt_reg[0]
    SLICE_X106Y60        LUT3 (Prop_lut3_I1_O)        0.045     0.332 r  u_lcd_drive/h_cnt[1]_i_1/O
                         net (fo=1, routed)           0.000     0.332    u_lcd_drive/p_0_in[1]
    SLICE_X106Y60        FDCE                                         r  u_lcd_drive/h_cnt_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_lcd_drive/v_cnt_reg[6]/C
                            (rising edge-triggered cell FDCE)
  Destination:            u_lcd_drive/v_cnt_reg[9]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.335ns  (logic 0.186ns (55.458%)  route 0.149ns (44.542%))
  Logic Levels:           2  (FDCE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y57        FDCE                         0.000     0.000 r  u_lcd_drive/v_cnt_reg[6]/C
    SLICE_X109Y57        FDCE (Prop_fdce_C_Q)         0.141     0.141 r  u_lcd_drive/v_cnt_reg[6]/Q
                         net (fo=11, routed)          0.149     0.290    u_lcd_drive/v_cnt_reg[10]_0[6]
    SLICE_X109Y57        LUT6 (Prop_lut6_I3_O)        0.045     0.335 r  u_lcd_drive/v_cnt[9]_i_1/O
                         net (fo=1, routed)           0.000     0.335    u_lcd_drive/v_cnt[9]_i_1_n_0
    SLICE_X109Y57        FDCE                                         r  u_lcd_drive/v_cnt_reg[9]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_lcd_drive/h_cnt_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            u_lcd_drive/h_cnt_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.336ns  (logic 0.186ns (55.301%)  route 0.150ns (44.699%))
  Logic Levels:           2  (FDCE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y60        FDCE                         0.000     0.000 r  u_lcd_drive/h_cnt_reg[0]/C
    SLICE_X107Y60        FDCE (Prop_fdce_C_Q)         0.141     0.141 r  u_lcd_drive/h_cnt_reg[0]/Q
                         net (fo=18, routed)          0.150     0.291    u_lcd_drive/h_cnt_reg[0]
    SLICE_X106Y60        LUT4 (Prop_lut4_I1_O)        0.045     0.336 r  u_lcd_drive/h_cnt[2]_i_1/O
                         net (fo=1, routed)           0.000     0.336    u_lcd_drive/h_cnt[2]_i_1_n_0
    SLICE_X106Y60        FDCE                                         r  u_lcd_drive/h_cnt_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_lcd_drive/h_cnt_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            u_lcd_drive/h_cnt_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.340ns  (logic 0.190ns (55.827%)  route 0.150ns (44.173%))
  Logic Levels:           2  (FDCE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y60        FDCE                         0.000     0.000 r  u_lcd_drive/h_cnt_reg[0]/C
    SLICE_X107Y60        FDCE (Prop_fdce_C_Q)         0.141     0.141 r  u_lcd_drive/h_cnt_reg[0]/Q
                         net (fo=18, routed)          0.150     0.291    u_lcd_drive/h_cnt_reg[0]
    SLICE_X106Y60        LUT5 (Prop_lut5_I2_O)        0.049     0.340 r  u_lcd_drive/h_cnt[3]_i_1/O
                         net (fo=1, routed)           0.000     0.340    u_lcd_drive/h_cnt[3]_i_1_n_0
    SLICE_X106Y60        FDCE                                         r  u_lcd_drive/h_cnt_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_lcd_drive/h_cnt_reg[8]/C
                            (rising edge-triggered cell FDCE)
  Destination:            u_lcd_drive/h_cnt_reg[9]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.353ns  (logic 0.227ns (64.302%)  route 0.126ns (35.698%))
  Logic Levels:           2  (FDCE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y63        FDCE                         0.000     0.000 r  u_lcd_drive/h_cnt_reg[8]/C
    SLICE_X106Y63        FDCE (Prop_fdce_C_Q)         0.128     0.128 r  u_lcd_drive/h_cnt_reg[8]/Q
                         net (fo=14, routed)          0.126     0.254    u_lcd_drive/Q[4]
    SLICE_X106Y63        LUT6 (Prop_lut6_I4_O)        0.099     0.353 r  u_lcd_drive/h_cnt[9]_i_1/O
                         net (fo=1, routed)           0.000     0.353    u_lcd_drive/h_cnt[9]_i_1_n_0
    SLICE_X106Y63        FDCE                                         r  u_lcd_drive/h_cnt_reg[9]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_lcd_drive/h_cnt_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            u_lcd_drive/h_cnt_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.353ns  (logic 0.186ns (52.683%)  route 0.167ns (47.317%))
  Logic Levels:           2  (FDCE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y60        FDCE                         0.000     0.000 r  u_lcd_drive/h_cnt_reg[1]/C
    SLICE_X106Y60        FDCE (Prop_fdce_C_Q)         0.141     0.141 r  u_lcd_drive/h_cnt_reg[1]/Q
                         net (fo=17, routed)          0.167     0.308    u_lcd_drive/h_cnt_reg[1]
    SLICE_X107Y60        LUT6 (Prop_lut6_I3_O)        0.045     0.353 r  u_lcd_drive/h_cnt[4]_i_1/O
                         net (fo=1, routed)           0.000     0.353    u_lcd_drive/h_cnt[4]_i_1_n_0
    SLICE_X107Y60        FDCE                                         r  u_lcd_drive/h_cnt_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_lcd_drive/v_cnt_reg[6]/C
                            (rising edge-triggered cell FDCE)
  Destination:            u_lcd_drive/v_cnt_reg[6]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.371ns  (logic 0.183ns (49.359%)  route 0.188ns (50.641%))
  Logic Levels:           2  (FDCE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y57        FDCE                         0.000     0.000 r  u_lcd_drive/v_cnt_reg[6]/C
    SLICE_X109Y57        FDCE (Prop_fdce_C_Q)         0.141     0.141 r  u_lcd_drive/v_cnt_reg[6]/Q
                         net (fo=11, routed)          0.188     0.329    u_lcd_drive/v_cnt_reg[10]_0[6]
    SLICE_X109Y57        LUT3 (Prop_lut3_I2_O)        0.042     0.371 r  u_lcd_drive/v_cnt[6]_i_1/O
                         net (fo=1, routed)           0.000     0.371    u_lcd_drive/v_cnt[6]_i_1_n_0
    SLICE_X109Y57        FDCE                                         r  u_lcd_drive/v_cnt_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_lcd_drive/v_cnt_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            u_lcd_drive/v_cnt_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.375ns  (logic 0.186ns (49.554%)  route 0.189ns (50.446%))
  Logic Levels:           2  (FDCE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y57        FDCE                         0.000     0.000 r  u_lcd_drive/v_cnt_reg[0]/C
    SLICE_X110Y57        FDCE (Prop_fdce_C_Q)         0.141     0.141 f  u_lcd_drive/v_cnt_reg[0]/Q
                         net (fo=12, routed)          0.189     0.330    u_lcd_drive/v_cnt_reg[10]_0[0]
    SLICE_X110Y57        LUT2 (Prop_lut2_I0_O)        0.045     0.375 r  u_lcd_drive/v_cnt[0]_i_1/O
                         net (fo=1, routed)           0.000     0.375    u_lcd_drive/p_0_in__0[0]
    SLICE_X110Y57        FDCE                                         r  u_lcd_drive/v_cnt_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_lcd_drive/h_cnt_reg[6]/C
                            (rising edge-triggered cell FDCE)
  Destination:            u_lcd_drive/h_cnt_reg[6]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.376ns  (logic 0.186ns (49.420%)  route 0.190ns (50.580%))
  Logic Levels:           2  (FDCE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y61        FDCE                         0.000     0.000 r  u_lcd_drive/h_cnt_reg[6]/C
    SLICE_X107Y61        FDCE (Prop_fdce_C_Q)         0.141     0.141 r  u_lcd_drive/h_cnt_reg[6]/Q
                         net (fo=16, routed)          0.190     0.331    u_lcd_drive/Q[2]
    SLICE_X107Y61        LUT3 (Prop_lut3_I2_O)        0.045     0.376 r  u_lcd_drive/h_cnt[6]_i_1/O
                         net (fo=1, routed)           0.000     0.376    u_lcd_drive/h_cnt[6]_i_1_n_0
    SLICE_X107Y61        FDCE                                         r  u_lcd_drive/h_cnt_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_clk_div/clk_25m_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            u_clk_div/clk_25m_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.382ns  (logic 0.209ns (54.727%)  route 0.173ns (45.273%))
  Logic Levels:           2  (FDCE=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y59        FDCE                         0.000     0.000 r  u_clk_div/clk_25m_reg/C
    SLICE_X112Y59        FDCE (Prop_fdce_C_Q)         0.164     0.164 f  u_clk_div/clk_25m_reg/Q
                         net (fo=2, routed)           0.173     0.337    u_clk_div/clk_25m
    SLICE_X112Y59        LUT1 (Prop_lut1_I0_O)        0.045     0.382 r  u_clk_div/clk_25m_i_1/O
                         net (fo=1, routed)           0.000     0.382    u_clk_div/clk_25m_i_1_n_0
    SLICE_X112Y59        FDCE                                         r  u_clk_div/clk_25m_reg/D
  -------------------------------------------------------------------    -------------------





