# Hi, I'm Arshita 👋  

🎓 **Electronics & Communication Engineering (ECE) student**  
💡 Interested in **VLSI Design, Digital Circuits, and Chip Design**  
🚀 On a journey to build skills and land a **20+ LPA VLSI role**  

---

## 🔧 Skills (Learning & Building)
- Digital Logic & Circuits  
- Verilog / VHDL  
- SystemVerilog & UVM (in progress)  
- Git & GitHub for projects  

---

## 📚 Current Focus
- Strengthening **Digital Circuits & CMOS fundamentals**  
- Practicing **Verilog coding** on simulation platforms  
- Sharing my projects & learnings here on GitHub  

---

## 📫 Connect with me
- ✉️ Email: *[arshita2412@gmail.com]*    

---

⭐️ *This profile will grow as I keep learning — stay tuned for my VLSI projects!*

<!--
**arshita-vlsi/arshita-vlsi** is a ✨ _special_ ✨ repository because its `README.md` (this file) appears on your GitHub profile.

Here are some ideas to get you started:

- 🔭 I’m currently working on ...
- 🌱 I’m currently learning ...
- 👯 I’m looking to collaborate on ...
- 🤔 I’m looking for help with ...
- 💬 Ask me about ...
- 📫 How to reach me: ...
- 😄 Pronouns: ...
- ⚡ Fun fact: ...
-->
