 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : mac_unit
Version: S-2021.06-SP1
Date   : Thu Nov 16 20:32:40 2023
****************************************

Operating Conditions: typical   Library: NangateOpenCellLibrary
Wire Load Model Mode: top

  Startpoint: in_a[24] (input port clocked by clk)
  Endpoint: mac_out[19]
            (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mac_unit           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                   0.000      0.000
  clock network delay (ideal)             0.000      0.000
  input external delay                    0.000      0.000 r
  in_a[24] (in)                           0.000      0.000 r
  U605/ZN (OR2_X2)                        0.044      0.044 r
  U502/ZN (OAI21_X1)                      0.039      0.084 f
  U578/ZN (OR2_X1)                        0.059      0.143 f
  U582/ZN (NAND2_X1)                      0.049      0.192 r
  U639/ZN (NAND2_X1)                      0.041      0.233 f
  U638/ZN (NAND2_X1)                      0.033      0.266 r
  U645/ZN (AND2_X2)                       0.060      0.326 r
  U564/ZN (INV_X1)                        0.055      0.381 f
  U741/ZN (OAI21_X1)                      0.048      0.429 r
  U742/ZN (OAI21_X1)                      0.037      0.466 f
  U595/ZN (NAND3_X1)                      0.036      0.502 r
  U449/ZN (AND3_X1)                       0.072      0.574 r
  U784/Z (MUX2_X1)                        0.088      0.662 f
  U789/ZN (INV_X1)                        0.037      0.699 r
  U587/ZN (XNOR2_X1)                      0.083      0.782 r
  U658/ZN (OR2_X2)                        0.068      0.850 r
  U871/Z (BUF_X2)                         0.072      0.922 r
  U959/ZN (OR2_X1)                        0.047      0.969 r
  U960/ZN (OAI21_X1)                      0.049      1.018 f
  U1056/ZN (AOI22_X1)                     0.070      1.088 r
  U1057/ZN (AND3_X1)                      0.063      1.150 r
  U1058/ZN (OR2_X1)                       0.037      1.188 r
  U1059/ZN (OAI211_X1)                    0.046      1.233 f
  U1061/ZN (NAND2_X1)                     0.039      1.273 r
  U1063/ZN (OAI21_X1)                     0.038      1.311 f
  U1066/ZN (AOI21_X1)                     0.057      1.368 r
  U624/ZN (OAI21_X1)                      0.043      1.410 f
  U459/ZN (AOI21_X1)                      0.062      1.472 r
  U395/Z (BUF_X1)                         0.065      1.537 r
  U1353/ZN (OAI21_X1)                     0.042      1.579 f
  U479/ZN (XNOR2_X1)                      0.061      1.639 f
  U1425/ZN (OR2_X1)                       0.056      1.696 f
  U1426/ZN (OAI21_X1)                     0.030      1.726 r
  mac_out[19] (out)                       0.002      1.728 r
  data arrival time                                  1.728

  clock clk (rise edge)                   0.000      0.000
  clock network delay (ideal)             0.000      0.000
  output external delay                   0.000      0.000
  data required time                                 0.000
  -----------------------------------------------------------
  data required time                                 0.000
  data arrival time                                 -1.728
  -----------------------------------------------------------
  slack (VIOLATED)                                  -1.728


1
