Project Informationu:\pt5201\work\tsc\pt5201_bb\detail_design_doc\pgadesign\bb3064\bb2_3064_datasel\bb2_datasel.rpt

MAX+plus II Compiler Report File
Version 9.4 12/10/1999
Compiled: 03/30/2000 13:53:13

Copyright (C) 1988-1999 Altera Corporation
Any megafunction design, and related net list (encrypted or decrypted),
support information, device programming or simulation file, and any other
associated documentation or information provided by Altera or a partner
under Altera's Megafunction Partnership Program may be used only to
program PLD devices (but not masked PLD devices) from Altera.  Any other
use of such megafunction design, net list, support information, device
programming or simulation file, or any other related documentation or
information is prohibited for any other purpose, including, but not
limited to modification, reverse engineering, de-compiling, or use with
any other silicon devices, unless such use is explicitly licensed under
a separate agreement with Altera or a megafunction partner.  Title to
the intellectual property, including patents, copyrights, trademarks,
trade secrets, or maskworks, embodied in any such megafunction design,
net list, support information, device programming or simulation file, or
any other related documentation or information provided by Altera or a
megafunction partner, remains with Altera, the megafunction partner, or
their respective licensors.  No other licenses, including any licenses
needed under any third party's intellectual property, are provided herein.



***** Project compilation was successful




** DEVICE SUMMARY **

Chip/                     Input   Output   Bidir         Shareable
POF       Device          Pins    Pins     Pins     LCs  Expanders  % Utilized

bb2_datasel
      EPM3064ATC100-10     47       13       0      44      3           68 %

User Pins:                 47       13       0  



Project Informationu:\pt5201\work\tsc\pt5201_bb\detail_design_doc\pgadesign\bb3064\bb2_3064_datasel\bb2_datasel.rpt

** PROJECT COMPILATION MESSAGES **

Info: Reserved unused input pin 'PIN23' for future use because it has a pin assignment -- pin is tri-stated and must be connected to your board
Info: Reserved unused input pin 'PIN21' for future use because it has a pin assignment -- pin is tri-stated and must be connected to your board
Info: Reserved unused input pin 'SPGBBPRG' for future use because it has a pin assignment -- pin is tri-stated and must be connected to your board
Info: Reserved unused input pin 'RD' for future use because it has a pin assignment -- pin is tri-stated and must be connected to your board
Info: Reserved unused input pin 'PSEN' for future use because it has a pin assignment -- pin is tri-stated and must be connected to your board
Info: Reserved unused input pin 'WEH' for future use because it has a pin assignment -- pin is tri-stated and must be connected to your board
Info: Reserved unused input pin 'ALE' for future use because it has a pin assignment -- pin is tri-stated and must be connected to your board


** PROJECT TIMING MESSAGES **

Warning: Timing characteristics of device EPM3064ATC100-10 are preliminary


Project Informationu:\pt5201\work\tsc\pt5201_bb\detail_design_doc\pgadesign\bb3064\bb2_3064_datasel\bb2_datasel.rpt

** AUTO GLOBAL SIGNALS **



INFO: Signal 'BB2OUTCLK' chosen for auto global Clock


Project Informationu:\pt5201\work\tsc\pt5201_bb\detail_design_doc\pgadesign\bb3064\bb2_3064_datasel\bb2_datasel.rpt

** PIN/LOCATION/CHIP ASSIGNMENTS **

                  Actual                  
    User       Assignments                
Assignments   (if different)     Node Name

bb2_datasel@93                    Ab15
bb2_datasel@92                    Ab16
bb2_datasel@31                    ALE
bb2_datasel@97                    BB2EN0
bb2_datasel@96                    BB2EN1
bb2_datasel@94                    BB2EN2
bb2_datasel@87                    BB2OUTCLK
bb2_datasel@14                    DAC2D0
bb2_datasel@13                    DAC2D1
bb2_datasel@12                    DAC2D2
bb2_datasel@10                    DAC2D3
bb2_datasel@9                     DAC2D4
bb2_datasel@8                     DAC2D5
bb2_datasel@6                     DAC2D6
bb2_datasel@100                   DAC2D7
bb2_datasel@99                    DAC2D8
bb2_datasel@98                    DAC2D9
bb2_datasel@30                    Db0
bb2_datasel@29                    Db1
bb2_datasel@25                    Db2
bb2_datasel@61                    F2OUT0
bb2_datasel@60                    F2OUT1
bb2_datasel@58                    F2OUT2
bb2_datasel@57                    F2OUT3
bb2_datasel@56                    F2OUT4
bb2_datasel@54                    F2OUT5
bb2_datasel@52                    F2OUT6
bb2_datasel@48                    F2OUT7
bb2_datasel@47                    F2OUT8
bb2_datasel@46                    F2OUT9
bb2_datasel@45                    F2OUT10
bb2_datasel@44                    F2OUT11
bb2_datasel@42                    F2OUT12
bb2_datasel@41                    F2OUT13
bb2_datasel@40                    F2OUT14
bb2_datasel@85                    F2OUT15
bb2_datasel@84                    F2OUT16
bb2_datasel@83                    F2OUT17
bb2_datasel@81                    F2OUT18
bb2_datasel@80                    F2OUT19
bb2_datasel@79                    F2OUT20
bb2_datasel@76                    F2OUT21
bb2_datasel@75                    F2OUT22
bb2_datasel@71                    F2OUT23
bb2_datasel@69                    F2OUT24
bb2_datasel@68                    F2OUT25
bb2_datasel@67                    F2OUT26
bb2_datasel@64                    F2OUT27
bb2_datasel@63                    F2OUT28
bb2_datasel@88                    F2OUT29
bb2_datasel@32                    nWELb
bb2_datasel@21                    PIN21
bb2_datasel@23                    PIN23
bb2_datasel@36                    PSEN
bb2_datasel@35                    RD
bb2_datasel@17                    SERDAC_CLK
bb2_datasel@16                    SERDAC_DI
bb2_datasel@19                    SERDAC_LD
bb2_datasel@20                    SPGBBPRG
bb2_datasel@37                    WEH


Project Informationu:\pt5201\work\tsc\pt5201_bb\detail_design_doc\pgadesign\bb3064\bb2_3064_datasel\bb2_datasel.rpt

** FILE HIERARCHY **



|74821:3|
|74821:2|
|74821:1|
|bb_serdac:56|
|bb_serdac:56|lpm_latch:12|


Device-Specific Information:u:\pt5201\work\tsc\pt5201_bb\detail_design_doc\pgadesign\bb3064\bb2_3064_datasel\bb2_datasel.rpt
bb2_datasel

***** Logic for device 'bb2_datasel' compiled without errors.




Device: EPM3064ATC100-10

Device Options:
    Turbo Bit                                    = ON
    Security Bit                                 = OFF
    Enable JTAG Support                        = ON
    User Code                                  = ffffffff
    MultiVolt I/O                              = OFF



Device-Specific Information:u:\pt5201\work\tsc\pt5201_bb\detail_design_doc\pgadesign\bb3064\bb2_3064_datasel\bb2_datasel.rpt
bb2_datasel

** ERROR SUMMARY **

Info: Chip 'bb2_datasel' in device 'EPM3064ATC100-10' has less than 20% of pins available for future logic changes -- if your project is likely to change, Altera recommends using a larger device
                                                                   
                                          B                        
                                          B                        
                                        F 2   F F F   F F F     F  
                D D D B B   B     V     2 O   2 2 2   2 2 2     2  
                A A A B B   B     C     O U   O O O V O O O     O  
                C C C 2 2   2 A A C     U T   U U U C U U U N N U  
                2 2 2 E E G E b b I G G T C G T T T C T T T . . T  
                D D D N N N N 1 1 N N N 2 L N 1 1 1 I 1 1 2 C C 2  
                7 8 9 0 1 D 2 5 6 T D D 9 K D 5 6 7 O 8 9 0 . . 1  
              ----------------------------------------------------_ 
             / 100  98  96  94  92  90  88  86  84  82  80  78  76   |_ 
            /     99  97  95  93  91  89  87  85  83  81  79  77    | 
      N.C. |  1                                                    75 | F2OUT22 
      N.C. |  2                                                    74 | GND 
     VCCIO |  3                                                    73 | #TDO 
      #TDI |  4                                                    72 | N.C. 
      N.C. |  5                                                    71 | F2OUT23 
    DAC2D6 |  6                                                    70 | N.C. 
      N.C. |  7                                                    69 | F2OUT24 
    DAC2D5 |  8                                                    68 | F2OUT25 
    DAC2D4 |  9                                                    67 | F2OUT26 
    DAC2D3 | 10                                                    66 | VCCIO 
       GND | 11                                                    65 | GND 
    DAC2D2 | 12                                                    64 | F2OUT27 
    DAC2D1 | 13                 EPM3064ATC100-10                   63 | F2OUT28 
    DAC2D0 | 14                                                    62 | #TCK 
      #TMS | 15                                                    61 | F2OUT0 
 SERDAC_DI | 16                                                    60 | F2OUT1 
SERDAC_CLK | 17                                                    59 | GND 
     VCCIO | 18                                                    58 | F2OUT2 
 SERDAC_LD | 19                                                    57 | F2OUT3 
  SPGBBPRG | 20                                                    56 | F2OUT4 
     PIN21 | 21                                                    55 | N.C. 
      N.C. | 22                                                    54 | F2OUT5 
     PIN23 | 23                                                    53 | N.C. 
      N.C. | 24                                                    52 | F2OUT6 
       Db2 | 25                                                    51 | VCCIO 
           |      27  29  31  33  35  37  39  41  43  45  47  49  _| 
            \   26  28  30  32  34  36  38  40  42  44  46  48  50   | 
             \----------------------------------------------------- 
                G N N D D A n G V R P W G V F F F G F F F F F N N  
                N . . b b L W N C D S E N C 2 2 2 N 2 2 2 2 2 . .  
                D C C 1 0 E E D C   E H D C O O O D O O O O O C C  
                  . .       L   I   N     I U U U   U U U U U . .  
                            b   O         N T T T   T T T T T      
                                          T 1 1 1   1 1 9 8 7      
                                            4 3 2   1 0            
                                                                   
                                                                   
                                                                   


N.C. = No Connect. This pin has no internal connection to the device.
VCCINT = Dedicated power pin, which MUST be connected to VCC (3.3 volts).
VCCIO = Dedicated power pin, which MUST be connected to VCC (3.3 volts).
GND = Dedicated ground pin or unused dedicated input, which MUST be connected to GND.
RESERVED = Unused I/O pin, which MUST be left unconnected.

^ = Dedicated configuration pin.
+ = Reserved configuration pin, which is tri-stated during user mode.
* = Reserved configuration pin, which drives out in user mode.
PDn = Power Down pin. 
@ = Special-purpose pin. 
# = JTAG Boundary-Scan Testing/In-System Programming or Configuration Pin. The JTAG inputs TMS and TDI should be tied to VCC and TCK should be tied to GND when not in use.
& = JTAG pin used for I/O. When used as user I/O, JTAG pins must be kept stable before and during configuration.  JTAG pin stability prevents accidental loading of JTAG instructions.


Device-Specific Information:u:\pt5201\work\tsc\pt5201_bb\detail_design_doc\pgadesign\bb3064\bb2_3064_datasel\bb2_datasel.rpt
bb2_datasel

** RESOURCE USAGE **

                                                Shareable     External
Logic Array Block     Logic Cells   I/O Pins    Expanders   Interconnect

A:     LC1 - LC16    10/16( 62%)  16/16(100%)   0/16(  0%)  33/36( 91%) 
B:    LC17 - LC32     6/16( 37%)  15/15(100%)   3/16( 18%)  12/36( 33%) 
C:    LC33 - LC48    12/16( 75%)  16/16(100%)   0/16(  0%)  14/36( 38%) 
D:    LC49 - LC64    16/16(100%)  15/15(100%)   0/16(  0%)  16/36( 44%) 


Total dedicated input pins used:                 2/4      ( 50%)
Total I/O pins used:                            62/62     (100%)
Total logic cells used:                         44/64     ( 68%)
Total shareable expanders used:                  3/64     (  4%)
Total Turbo logic cells used:                   44/64     ( 68%)
Total shareable expanders not available (n/a):   0/64     (  0%)
Average fan-in:                                  3.36
Total fan-in:                                   148

Total input pins required:                      47
Total output pins required:                     13
Total bidirectional pins required:               0
Total reserved pins required                     4
Total logic cells required:                     44
Total flipflops required:                       30
Total product terms required:                   70
Total logic cells lending parallel expanders:    0
Total shareable expanders in database:           3

Synthesized logic cells:                         1/  64   (  1%)



Device-Specific Information:u:\pt5201\work\tsc\pt5201_bb\detail_design_doc\pgadesign\bb3064\bb2_3064_datasel\bb2_datasel.rpt
bb2_datasel

** INPUTS **

                                         Shareable
                                         Expanders     Fan-In    Fan-Out
 Pin     LC  LAB  Primitive    Code   Total Shared n/a INP  FBK  OUT  FBK  Name
  93   (15)  (A)      INPUT               0      0   0    0    0    3    0  Ab15
  92   (16)  (A)      INPUT               0      0   0    0    0    3    0  Ab16
  31   (22)  (B)      INPUT               0      0   0    0    0    0    0  ALE
  97   (12)  (A)      INPUT               0      0   0    0    0   10    1  BB2EN0
  96   (13)  (A)      INPUT               0      0   0    0    0   10    1  BB2EN1
  94   (14)  (A)      INPUT               0      0   0    0    0   10    1  BB2EN2
  87      -   -       INPUT  G            0      0   0    0    0    0    0  BB2OUTCLK
  30   (23)  (B)      INPUT               0      0   0    0    0    1    0  Db0
  29   (24)  (B)      INPUT               0      0   0    0    0    1    0  Db1
  25   (25)  (B)      INPUT               0      0   0    0    0    1    0  Db2
  61   (47)  (C)      INPUT               0      0   0    0    0    0    1  F2OUT0
  60   (46)  (C)      INPUT               0      0   0    0    0    0    1  F2OUT1
  58   (45)  (C)      INPUT               0      0   0    0    0    0    1  F2OUT2
  57   (44)  (C)      INPUT               0      0   0    0    0    0    1  F2OUT3
  56   (43)  (C)      INPUT               0      0   0    0    0    0    1  F2OUT4
  54   (42)  (C)      INPUT               0      0   0    0    0    0    1  F2OUT5
  52   (41)  (C)      INPUT               0      0   0    0    0    0    1  F2OUT6
  48   (40)  (C)      INPUT               0      0   0    0    0    0    1  F2OUT7
  47   (39)  (C)      INPUT               0      0   0    0    0    0    1  F2OUT8
  46   (38)  (C)      INPUT               0      0   0    0    0    0    1  F2OUT9
  45   (37)  (C)      INPUT               0      0   0    0    0    0    1  F2OUT10
  44   (36)  (C)      INPUT               0      0   0    0    0    0    1  F2OUT11
  42   (35)  (C)      INPUT               0      0   0    0    0    0    1  F2OUT12
  41   (34)  (C)      INPUT               0      0   0    0    0    0    1  F2OUT13
  40   (33)  (C)      INPUT               0      0   0    0    0    0    1  F2OUT14
  85   (64)  (D)      INPUT               0      0   0    0    0    0    1  F2OUT15
  84   (63)  (D)      INPUT               0      0   0    0    0    0    1  F2OUT16
  83   (62)  (D)      INPUT               0      0   0    0    0    0    1  F2OUT17
  81   (61)  (D)      INPUT               0      0   0    0    0    0    1  F2OUT18
  80   (60)  (D)      INPUT               0      0   0    0    0    0    1  F2OUT19
  79   (59)  (D)      INPUT               0      0   0    0    0    0    1  F2OUT20
  76   (58)  (D)      INPUT               0      0   0    0    0    0    1  F2OUT21
  75   (57)  (D)      INPUT               0      0   0    0    0    0    1  F2OUT22
  71   (55)  (D)      INPUT               0      0   0    0    0    0    1  F2OUT23
  69   (54)  (D)      INPUT               0      0   0    0    0    0    1  F2OUT24
  68   (53)  (D)      INPUT               0      0   0    0    0    0    1  F2OUT25
  67   (52)  (D)      INPUT               0      0   0    0    0    0    1  F2OUT26
  64   (50)  (D)      INPUT               0      0   0    0    0    0    1  F2OUT27
  63   (49)  (D)      INPUT               0      0   0    0    0    0    1  F2OUT28
  88      -   -       INPUT               0      0   0    0    0    0    1  F2OUT29
  32   (21)  (B)      INPUT               0      0   0    0    0    3    0  nWELb
  21   (27)  (B)      INPUT               0      0   0    0    0    0    0  PIN21
  23   (26)  (B)      INPUT               0      0   0    0    0    0    0  PIN23
  36   (18)  (B)      INPUT               0      0   0    0    0    0    0  PSEN
  35   (19)  (B)      INPUT               0      0   0    0    0    0    0  RD
  20   (28)  (B)      INPUT               0      0   0    0    0    0    0  SPGBBPRG
  37   (17)  (B)      INPUT               0      0   0    0    0    0    0  WEH


Code:

s = Synthesized pin or logic cell
t = Turbo logic cell
+ = Synchronous flipflop
/ = Slow slew-rate output
! = NOT gate push-back
r = Fitter-inserted logic cell
G = Global Source. Fan-out destinations counted here do not include destinations
that are driven using global routing resources. Refer to the Auto Global Signals,
Clock Signals, Clear Signals, Synchronous Load Signals, and Synchronous Clear Signals
Sections of this Report File for information on which signals' fan-outs are used as
Clock, Clear, Preset, Output Enable, and synchronous Load signals.


Device-Specific Information:u:\pt5201\work\tsc\pt5201_bb\detail_design_doc\pgadesign\bb3064\bb2_3064_datasel\bb2_datasel.rpt
bb2_datasel

** OUTPUTS **

                                         Shareable
                                         Expanders     Fan-In    Fan-Out
 Pin     LC  LAB  Primitive    Code   Total Shared n/a INP  FBK  OUT  FBK  Name
  14      1    A        TRI      t        0      0   0    3    3    0    0  DAC2D0
  13      2    A        TRI      t        0      0   0    3    3    0    0  DAC2D1
  12      3    A        TRI      t        0      0   0    3    3    0    0  DAC2D2
  10      4    A        TRI      t        0      0   0    3    3    0    0  DAC2D3
   9      5    A        TRI      t        0      0   0    3    3    0    0  DAC2D4
   8      6    A        TRI      t        0      0   0    3    3    0    0  DAC2D5
   6      7    A        TRI      t        0      0   0    3    3    0    0  DAC2D6
 100      9    A        TRI      t        0      0   0    3    3    0    0  DAC2D7
  99     10    A        TRI      t        0      0   0    3    3    0    0  DAC2D8
  98     11    A        TRI      t        0      0   0    3    3    0    0  DAC2D9
  17     30    B     OUTPUT      t        1      0   0    4    1    1    0  SERDAC_CLK
  16     31    B     OUTPUT      t        1      0   0    4    1    1    0  SERDAC_DI
  19     29    B     OUTPUT      t        1      0   0    4    1    1    0  SERDAC_LD


Code:

s = Synthesized pin or logic cell
t = Turbo logic cell
+ = Synchronous flipflop
/ = Slow slew-rate output
! = NOT gate push-back
r = Fitter-inserted logic cell


Device-Specific Information:u:\pt5201\work\tsc\pt5201_bb\detail_design_doc\pgadesign\bb3064\bb2_3064_datasel\bb2_datasel.rpt
bb2_datasel

** BURIED LOGIC **

                                         Shareable
                                         Expanders     Fan-In    Fan-Out
 Pin     LC  LAB  Primitive    Code   Total Shared n/a INP  FBK  OUT  FBK  Name
 (40)    33    C       SOFT    s t        0      0   0    3    0    0    0  DAC2D9~1
 (21)    27    B       DFFE   +  t        0      0   0    1    0    1    0  |74821:1|:1
 (35)    19    B       DFFE   +  t        0      0   0    1    0    1    0  |74821:1|:6
   -     20    B       DFFE   +  t        0      0   0    1    0    1    0  |74821:1|:11
 (63)    49    D       DFFE   +  t        0      0   0    1    0    1    0  |74821:1|:14
 (69)    54    D       DFFE   +  t        0      0   0    1    0    1    0  |74821:1|:15
   -     51    D       DFFE   +  t        0      0   0    1    0    1    0  |74821:1|:18
 (67)    52    D       DFFE   +  t        0      0   0    1    0    1    0  |74821:1|:23
 (75)    57    D       DFFE   +  t        0      0   0    1    0    1    0  |74821:1|:26
 (80)    60    D       DFFE   +  t        0      0   0    1    0    1    0  |74821:1|:27
 (83)    62    D       DFFE   +  t        0      0   0    1    0    1    0  |74821:1|:30
 (64)    50    D       DFFE   +  t        0      0   0    1    0    1    0  |74821:2|:1
 (68)    53    D       DFFE   +  t        0      0   0    1    0    1    0  |74821:2|:6
 (71)    55    D       DFFE   +  t        0      0   0    1    0    1    0  |74821:2|:11
 (73)    56    D       DFFE   +  t        0      0   0    1    0    1    0  |74821:2|:14
 (76)    58    D       DFFE   +  t        0      0   0    1    0    1    0  |74821:2|:15
 (79)    59    D       DFFE   +  t        0      0   0    1    0    1    0  |74821:2|:18
 (85)    64    D       DFFE   +  t        0      0   0    1    0    1    0  |74821:2|:23
 (84)    63    D       DFFE   +  t        0      0   0    1    0    1    0  |74821:2|:26
 (81)    61    D       DFFE   +  t        0      0   0    1    0    1    0  |74821:2|:27
 (54)    42    C       DFFE   +  t        0      0   0    1    0    1    0  |74821:2|:30
 (57)    44    C       DFFE   +  t        0      0   0    1    0    1    0  |74821:3|:1
 (45)    37    C       DFFE   +  t        0      0   0    1    0    1    0  |74821:3|:6
 (46)    38    C       DFFE   +  t        0      0   0    1    0    1    0  |74821:3|:11
 (48)    40    C       DFFE   +  t        0      0   0    1    0    1    0  |74821:3|:14
 (52)    41    C       DFFE   +  t        0      0   0    1    0    1    0  |74821:3|:15
 (56)    43    C       DFFE   +  t        0      0   0    1    0    1    0  |74821:3|:18
 (62)    48    C       DFFE   +  t        0      0   0    1    0    1    0  |74821:3|:23
 (41)    34    C       DFFE   +  t        0      0   0    1    0    1    0  |74821:3|:26
 (47)    39    C       DFFE   +  t        0      0   0    1    0    1    0  |74821:3|:27
 (58)    45    C       DFFE   +  t        0      0   0    1    0    1    0  |74821:3|:30


Code:

s = Synthesized pin or logic cell
t = Turbo logic cell
+ = Synchronous flipflop
/ = Slow slew-rate output
! = NOT gate push-back
r = Fitter-inserted logic cell


Device-Specific Information:u:\pt5201\work\tsc\pt5201_bb\detail_design_doc\pgadesign\bb3064\bb2_3064_datasel\bb2_datasel.rpt
bb2_datasel

** LOGIC CELL INTERCONNECTIONS **

Logic Array Block 'A':

                             Logic cells placed in LAB 'A'
        +------------------- LC1 DAC2D0
        | +----------------- LC2 DAC2D1
        | | +--------------- LC3 DAC2D2
        | | | +------------- LC4 DAC2D3
        | | | | +----------- LC5 DAC2D4
        | | | | | +--------- LC6 DAC2D5
        | | | | | | +------- LC7 DAC2D6
        | | | | | | | +----- LC9 DAC2D7
        | | | | | | | | +--- LC10 DAC2D8
        | | | | | | | | | +- LC11 DAC2D9
        | | | | | | | | | | 
        | | | | | | | | | |   Other LABs fed by signals
        | | | | | | | | | |   that feed LAB 'A'
LC      | | | | | | | | | | | A B C D |     Logic cells that feed LAB 'A':

Pin
97   -> * * * * * * * * * * | * - * - | <-- BB2EN0
96   -> * * * * * * * * * * | * - * - | <-- BB2EN1
94   -> * * * * * * * * * * | * - * - | <-- BB2EN2
87   -> - - - - - - - - - - | - - - - | <-- BB2OUTCLK
88   -> - - - - - - - - - - | - - * - | <-- F2OUT29
LC27 -> - - - - - * - - - - | * - - - | <-- |74821:1|:1
LC19 -> - - - - * - - - - - | * - - - | <-- |74821:1|:6
LC20 -> - - * - - - - - - - | * - - - | <-- |74821:1|:11
LC49 -> - - - * - - - - - - | * - - - | <-- |74821:1|:14
LC54 -> - * - - - - - - - - | * - - - | <-- |74821:1|:15
LC51 -> * - - - - - - - - - | * - - - | <-- |74821:1|:18
LC52 -> - - - - - - - - * - | * - - - | <-- |74821:1|:23
LC57 -> - - - - - - - - - * | * - - - | <-- |74821:1|:26
LC60 -> - - - - - - - * - - | * - - - | <-- |74821:1|:27
LC62 -> - - - - - - * - - - | * - - - | <-- |74821:1|:30
LC50 -> - - - - - * - - - - | * - - - | <-- |74821:2|:1
LC53 -> - - - - * - - - - - | * - - - | <-- |74821:2|:6
LC55 -> - - * - - - - - - - | * - - - | <-- |74821:2|:11
LC56 -> - - - * - - - - - - | * - - - | <-- |74821:2|:14
LC58 -> - * - - - - - - - - | * - - - | <-- |74821:2|:15
LC59 -> * - - - - - - - - - | * - - - | <-- |74821:2|:18
LC64 -> - - - - - - - - * - | * - - - | <-- |74821:2|:23
LC63 -> - - - - - - - - - * | * - - - | <-- |74821:2|:26
LC61 -> - - - - - - - * - - | * - - - | <-- |74821:2|:27
LC42 -> - - - - - - * - - - | * - - - | <-- |74821:2|:30
LC44 -> - - - - - * - - - - | * - - - | <-- |74821:3|:1
LC37 -> - - - - * - - - - - | * - - - | <-- |74821:3|:6
LC38 -> - - * - - - - - - - | * - - - | <-- |74821:3|:11
LC40 -> - - - * - - - - - - | * - - - | <-- |74821:3|:14
LC41 -> - * - - - - - - - - | * - - - | <-- |74821:3|:15
LC43 -> * - - - - - - - - - | * - - - | <-- |74821:3|:18
LC48 -> - - - - - - - - * - | * - - - | <-- |74821:3|:23
LC34 -> - - - - - - - - - * | * - - - | <-- |74821:3|:26
LC39 -> - - - - - - - * - - | * - - - | <-- |74821:3|:27
LC45 -> - - - - - - * - - - | * - - - | <-- |74821:3|:30


* = The logic cell or pin is an input to the logic cell (or LAB) through the PIA.
- = The logic cell or pin is not an input to the logic cell (or LAB).


Device-Specific Information:u:\pt5201\work\tsc\pt5201_bb\detail_design_doc\pgadesign\bb3064\bb2_3064_datasel\bb2_datasel.rpt
bb2_datasel

** LOGIC CELL INTERCONNECTIONS **

Logic Array Block 'B':

                     Logic cells placed in LAB 'B'
        +----------- LC30 SERDAC_CLK
        | +--------- LC31 SERDAC_DI
        | | +------- LC29 SERDAC_LD
        | | | +----- LC27 |74821:1|:1
        | | | | +--- LC19 |74821:1|:6
        | | | | | +- LC20 |74821:1|:11
        | | | | | | 
        | | | | | |   Other LABs fed by signals
        | | | | | |   that feed LAB 'B'
LC      | | | | | | | A B C D |     Logic cells that feed LAB 'B':
LC30 -> * - - - - - | - * - - | <-- SERDAC_CLK
LC31 -> - * - - - - | - * - - | <-- SERDAC_DI
LC29 -> - - * - - - | - * - - | <-- SERDAC_LD

Pin
93   -> * * * - - - | - * - - | <-- Ab15
92   -> * * * - - - | - * - - | <-- Ab16
87   -> - - - - - - | - - - - | <-- BB2OUTCLK
30   -> * - - - - - | - * - - | <-- Db0
29   -> - * - - - - | - * - - | <-- Db1
25   -> - - * - - - | - * - - | <-- Db2
61   -> - - - * - - | - * - - | <-- F2OUT0
60   -> - - - - * - | - * - - | <-- F2OUT1
57   -> - - - - - * | - * - - | <-- F2OUT3
88   -> - - - - - - | - - * - | <-- F2OUT29
32   -> * * * - - - | - * - - | <-- nWELb


* = The logic cell or pin is an input to the logic cell (or LAB) through the PIA.
- = The logic cell or pin is not an input to the logic cell (or LAB).


Device-Specific Information:u:\pt5201\work\tsc\pt5201_bb\detail_design_doc\pgadesign\bb3064\bb2_3064_datasel\bb2_datasel.rpt
bb2_datasel

** LOGIC CELL INTERCONNECTIONS **

Logic Array Block 'C':

                                 Logic cells placed in LAB 'C'
        +----------------------- LC33 DAC2D9~1
        | +--------------------- LC42 |74821:2|:30
        | | +------------------- LC44 |74821:3|:1
        | | | +----------------- LC37 |74821:3|:6
        | | | | +--------------- LC38 |74821:3|:11
        | | | | | +------------- LC40 |74821:3|:14
        | | | | | | +----------- LC41 |74821:3|:15
        | | | | | | | +--------- LC43 |74821:3|:18
        | | | | | | | | +------- LC48 |74821:3|:23
        | | | | | | | | | +----- LC34 |74821:3|:26
        | | | | | | | | | | +--- LC39 |74821:3|:27
        | | | | | | | | | | | +- LC45 |74821:3|:30
        | | | | | | | | | | | | 
        | | | | | | | | | | | |   Other LABs fed by signals
        | | | | | | | | | | | |   that feed LAB 'C'
LC      | | | | | | | | | | | | | A B C D |     Logic cells that feed LAB 'C':

Pin
97   -> * - - - - - - - - - - - | * - * - | <-- BB2EN0
96   -> * - - - - - - - - - - - | * - * - | <-- BB2EN1
94   -> * - - - - - - - - - - - | * - * - | <-- BB2EN2
87   -> - - - - - - - - - - - - | - - - - | <-- BB2OUTCLK
80   -> - * - - - - - - - - - - | - - * - | <-- F2OUT19
79   -> - - * - - - - - - - - - | - - * - | <-- F2OUT20
76   -> - - - * - - - - - - - - | - - * - | <-- F2OUT21
75   -> - - - - - * - - - - - - | - - * - | <-- F2OUT22
71   -> - - - - * - - - - - - - | - - * - | <-- F2OUT23
69   -> - - - - - - * - - - - - | - - * - | <-- F2OUT24
68   -> - - - - - - - * - - - - | - - * - | <-- F2OUT25
67   -> - - - - - - - - - * - - | - - * - | <-- F2OUT26
64   -> - - - - - - - - * - - - | - - * - | <-- F2OUT27
63   -> - - - - - - - - - - * - | - - * - | <-- F2OUT28
88   -> - - - - - - - - - - - * | - - * - | <-- F2OUT29


* = The logic cell or pin is an input to the logic cell (or LAB) through the PIA.
- = The logic cell or pin is not an input to the logic cell (or LAB).


Device-Specific Information:u:\pt5201\work\tsc\pt5201_bb\detail_design_doc\pgadesign\bb3064\bb2_3064_datasel\bb2_datasel.rpt
bb2_datasel

** LOGIC CELL INTERCONNECTIONS **

Logic Array Block 'D':

                                         Logic cells placed in LAB 'D'
        +------------------------------- LC49 |74821:1|:14
        | +----------------------------- LC54 |74821:1|:15
        | | +--------------------------- LC51 |74821:1|:18
        | | | +------------------------- LC52 |74821:1|:23
        | | | | +----------------------- LC57 |74821:1|:26
        | | | | | +--------------------- LC60 |74821:1|:27
        | | | | | | +------------------- LC62 |74821:1|:30
        | | | | | | | +----------------- LC50 |74821:2|:1
        | | | | | | | | +--------------- LC53 |74821:2|:6
        | | | | | | | | | +------------- LC55 |74821:2|:11
        | | | | | | | | | | +----------- LC56 |74821:2|:14
        | | | | | | | | | | | +--------- LC58 |74821:2|:15
        | | | | | | | | | | | | +------- LC59 |74821:2|:18
        | | | | | | | | | | | | | +----- LC64 |74821:2|:23
        | | | | | | | | | | | | | | +--- LC63 |74821:2|:26
        | | | | | | | | | | | | | | | +- LC61 |74821:2|:27
        | | | | | | | | | | | | | | | | 
        | | | | | | | | | | | | | | | |   Other LABs fed by signals
        | | | | | | | | | | | | | | | |   that feed LAB 'D'
LC      | | | | | | | | | | | | | | | | | A B C D |     Logic cells that feed LAB 'D':

Pin
87   -> - - - - - - - - - - - - - - - - | - - - - | <-- BB2OUTCLK
58   -> * - - - - - - - - - - - - - - - | - - - * | <-- F2OUT2
56   -> - * - - - - - - - - - - - - - - | - - - * | <-- F2OUT4
54   -> - - * - - - - - - - - - - - - - | - - - * | <-- F2OUT5
52   -> - - - - * - - - - - - - - - - - | - - - * | <-- F2OUT6
48   -> - - - * - - - - - - - - - - - - | - - - * | <-- F2OUT7
47   -> - - - - - * - - - - - - - - - - | - - - * | <-- F2OUT8
46   -> - - - - - - * - - - - - - - - - | - - - * | <-- F2OUT9
45   -> - - - - - - - * - - - - - - - - | - - - * | <-- F2OUT10
44   -> - - - - - - - - * - - - - - - - | - - - * | <-- F2OUT11
42   -> - - - - - - - - - - * - - - - - | - - - * | <-- F2OUT12
41   -> - - - - - - - - - * - - - - - - | - - - * | <-- F2OUT13
40   -> - - - - - - - - - - - * - - - - | - - - * | <-- F2OUT14
85   -> - - - - - - - - - - - - * - - - | - - - * | <-- F2OUT15
84   -> - - - - - - - - - - - - - - * - | - - - * | <-- F2OUT16
83   -> - - - - - - - - - - - - - * - - | - - - * | <-- F2OUT17
81   -> - - - - - - - - - - - - - - - * | - - - * | <-- F2OUT18
88   -> - - - - - - - - - - - - - - - - | - - * - | <-- F2OUT29


* = The logic cell or pin is an input to the logic cell (or LAB) through the PIA.
- = The logic cell or pin is not an input to the logic cell (or LAB).


Device-Specific Information:u:\pt5201\work\tsc\pt5201_bb\detail_design_doc\pgadesign\bb3064\bb2_3064_datasel\bb2_datasel.rpt
bb2_datasel

** EQUATIONS **

Ab15     : INPUT;
Ab16     : INPUT;
ALE      : INPUT;
BB2EN0   : INPUT;
BB2EN1   : INPUT;
BB2EN2   : INPUT;
BB2OUTCLK : INPUT;
Db0      : INPUT;
Db1      : INPUT;
Db2      : INPUT;
F2OUT0   : INPUT;
F2OUT1   : INPUT;
F2OUT2   : INPUT;
F2OUT3   : INPUT;
F2OUT4   : INPUT;
F2OUT5   : INPUT;
F2OUT6   : INPUT;
F2OUT7   : INPUT;
F2OUT8   : INPUT;
F2OUT9   : INPUT;
F2OUT10  : INPUT;
F2OUT11  : INPUT;
F2OUT12  : INPUT;
F2OUT13  : INPUT;
F2OUT14  : INPUT;
F2OUT15  : INPUT;
F2OUT16  : INPUT;
F2OUT17  : INPUT;
F2OUT18  : INPUT;
F2OUT19  : INPUT;
F2OUT20  : INPUT;
F2OUT21  : INPUT;
F2OUT22  : INPUT;
F2OUT23  : INPUT;
F2OUT24  : INPUT;
F2OUT25  : INPUT;
F2OUT26  : INPUT;
F2OUT27  : INPUT;
F2OUT28  : INPUT;
F2OUT29  : INPUT;
nWELb    : INPUT;
PIN21    : INPUT;
PIN23    : INPUT;
PSEN     : INPUT;
RD       : INPUT;
SPGBBPRG : INPUT;
WEH      : INPUT;

-- Node name is 'DAC2D0' 
-- Equation name is 'DAC2D0', location is LC001, type is output.
DAC2D0   = TRI(_LC001,  _LC033);
_LC001   = LCELL( _EQ001 $  VCC);
  _EQ001 = !BB2EN0 & !_LC051
         # !BB2EN1 & !_LC059
         # !BB2EN2 & !_LC043;

-- Node name is 'DAC2D1' 
-- Equation name is 'DAC2D1', location is LC002, type is output.
DAC2D1   = TRI(_LC002,  _LC033);
_LC002   = LCELL( _EQ002 $  VCC);
  _EQ002 = !BB2EN0 & !_LC054
         # !BB2EN1 & !_LC058
         # !BB2EN2 & !_LC041;

-- Node name is 'DAC2D2' 
-- Equation name is 'DAC2D2', location is LC003, type is output.
DAC2D2   = TRI(_LC003,  _LC033);
_LC003   = LCELL( _EQ003 $  VCC);
  _EQ003 = !BB2EN0 & !_LC020
         # !BB2EN1 & !_LC055
         # !BB2EN2 & !_LC038;

-- Node name is 'DAC2D3' 
-- Equation name is 'DAC2D3', location is LC004, type is output.
DAC2D3   = TRI(_LC004,  _LC033);
_LC004   = LCELL( _EQ004 $  VCC);
  _EQ004 = !BB2EN0 & !_LC049
         # !BB2EN1 & !_LC056
         # !BB2EN2 & !_LC040;

-- Node name is 'DAC2D4' 
-- Equation name is 'DAC2D4', location is LC005, type is output.
DAC2D4   = TRI(_LC005,  _LC033);
_LC005   = LCELL( _EQ005 $  VCC);
  _EQ005 = !BB2EN0 & !_LC019
         # !BB2EN1 & !_LC053
         # !BB2EN2 & !_LC037;

-- Node name is 'DAC2D5' 
-- Equation name is 'DAC2D5', location is LC006, type is output.
DAC2D5   = TRI(_LC006,  _LC033);
_LC006   = LCELL( _EQ006 $  VCC);
  _EQ006 = !BB2EN0 & !_LC027
         # !BB2EN1 & !_LC050
         # !BB2EN2 & !_LC044;

-- Node name is 'DAC2D6' 
-- Equation name is 'DAC2D6', location is LC007, type is output.
DAC2D6   = TRI(_LC007,  _LC033);
_LC007   = LCELL( _EQ007 $  VCC);
  _EQ007 = !BB2EN0 & !_LC062
         # !BB2EN1 & !_LC042
         # !BB2EN2 & !_LC045;

-- Node name is 'DAC2D7' 
-- Equation name is 'DAC2D7', location is LC009, type is output.
DAC2D7   = TRI(_LC009,  _LC033);
_LC009   = LCELL( _EQ008 $  VCC);
  _EQ008 = !BB2EN0 & !_LC060
         # !BB2EN1 & !_LC061
         # !BB2EN2 & !_LC039;

-- Node name is 'DAC2D8' 
-- Equation name is 'DAC2D8', location is LC010, type is output.
DAC2D8   = TRI(_LC010,  _LC033);
_LC010   = LCELL( _EQ009 $  VCC);
  _EQ009 = !BB2EN0 & !_LC052
         # !BB2EN1 & !_LC064
         # !BB2EN2 & !_LC048;

-- Node name is 'DAC2D9~1' 
-- Equation name is 'DAC2D9~1', location is LC033, type is buried.
-- synthesized logic cell 
_LC033   = LCELL( _EQ010 $  VCC);
  _EQ010 =  BB2EN0 &  BB2EN1 &  BB2EN2;

-- Node name is 'DAC2D9' 
-- Equation name is 'DAC2D9', location is LC011, type is output.
DAC2D9   = TRI(_LC011,  _LC033);
_LC011   = LCELL( _EQ011 $  VCC);
  _EQ011 = !BB2EN0 & !_LC057
         # !BB2EN1 & !_LC063
         # !BB2EN2 & !_LC034;

-- Node name is 'SERDAC_CLK' = '|bb_serdac:56|LPM_LATCH:12|latches0' from file "lpm_latch.tdf" line 57, column 10
-- Equation name is 'SERDAC_CLK', type is output 
 SERDAC_CLK = LCELL( _EQ012 $  GND);
  _EQ012 =  Ab15 &  Ab16 &  Db0 & !nWELb
         #  SERDAC_CLK &  _X001;
  _X001  = EXP( Ab15 &  Ab16 & !Db0 & !nWELb);

-- Node name is 'SERDAC_DI' = '|bb_serdac:56|LPM_LATCH:12|latches1' from file "lpm_latch.tdf" line 57, column 10
-- Equation name is 'SERDAC_DI', type is output 
 SERDAC_DI = LCELL( _EQ013 $  GND);
  _EQ013 =  Ab15 &  Ab16 &  Db1 & !nWELb
         #  SERDAC_DI &  _X002;
  _X002  = EXP( Ab15 &  Ab16 & !Db1 & !nWELb);

-- Node name is 'SERDAC_LD' = '|bb_serdac:56|LPM_LATCH:12|latches2' from file "lpm_latch.tdf" line 57, column 10
-- Equation name is 'SERDAC_LD', type is output 
 SERDAC_LD = LCELL( _EQ014 $  GND);
  _EQ014 =  Ab15 &  Ab16 &  Db2 & !nWELb
         #  SERDAC_LD &  _X003;
  _X003  = EXP( Ab15 &  Ab16 & !Db2 & !nWELb);

-- Node name is '|74821:1|:1' 
-- Equation name is '_LC027', type is buried 
_LC027   = DFFE( F2OUT0 $  GND, GLOBAL( BB2OUTCLK),  VCC,  VCC,  VCC);

-- Node name is '|74821:1|:6' 
-- Equation name is '_LC019', type is buried 
_LC019   = DFFE( F2OUT1 $  GND, GLOBAL( BB2OUTCLK),  VCC,  VCC,  VCC);

-- Node name is '|74821:1|:11' 
-- Equation name is '_LC020', type is buried 
_LC020   = DFFE( F2OUT3 $  GND, GLOBAL( BB2OUTCLK),  VCC,  VCC,  VCC);

-- Node name is '|74821:1|:14' 
-- Equation name is '_LC049', type is buried 
_LC049   = DFFE( F2OUT2 $  GND, GLOBAL( BB2OUTCLK),  VCC,  VCC,  VCC);

-- Node name is '|74821:1|:15' 
-- Equation name is '_LC054', type is buried 
_LC054   = DFFE( F2OUT4 $  GND, GLOBAL( BB2OUTCLK),  VCC,  VCC,  VCC);

-- Node name is '|74821:1|:18' 
-- Equation name is '_LC051', type is buried 
_LC051   = DFFE( F2OUT5 $  GND, GLOBAL( BB2OUTCLK),  VCC,  VCC,  VCC);

-- Node name is '|74821:1|:23' 
-- Equation name is '_LC052', type is buried 
_LC052   = DFFE( F2OUT7 $  GND, GLOBAL( BB2OUTCLK),  VCC,  VCC,  VCC);

-- Node name is '|74821:1|:26' 
-- Equation name is '_LC057', type is buried 
_LC057   = DFFE( F2OUT6 $  GND, GLOBAL( BB2OUTCLK),  VCC,  VCC,  VCC);

-- Node name is '|74821:1|:27' 
-- Equation name is '_LC060', type is buried 
_LC060   = DFFE( F2OUT8 $  GND, GLOBAL( BB2OUTCLK),  VCC,  VCC,  VCC);

-- Node name is '|74821:1|:30' 
-- Equation name is '_LC062', type is buried 
_LC062   = DFFE( F2OUT9 $  GND, GLOBAL( BB2OUTCLK),  VCC,  VCC,  VCC);

-- Node name is '|74821:2|:1' 
-- Equation name is '_LC050', type is buried 
_LC050   = DFFE( F2OUT10 $  GND, GLOBAL( BB2OUTCLK),  VCC,  VCC,  VCC);

-- Node name is '|74821:2|:6' 
-- Equation name is '_LC053', type is buried 
_LC053   = DFFE( F2OUT11 $  GND, GLOBAL( BB2OUTCLK),  VCC,  VCC,  VCC);

-- Node name is '|74821:2|:11' 
-- Equation name is '_LC055', type is buried 
_LC055   = DFFE( F2OUT13 $  GND, GLOBAL( BB2OUTCLK),  VCC,  VCC,  VCC);

-- Node name is '|74821:2|:14' 
-- Equation name is '_LC056', type is buried 
_LC056   = DFFE( F2OUT12 $  GND, GLOBAL( BB2OUTCLK),  VCC,  VCC,  VCC);

-- Node name is '|74821:2|:15' 
-- Equation name is '_LC058', type is buried 
_LC058   = DFFE( F2OUT14 $  GND, GLOBAL( BB2OUTCLK),  VCC,  VCC,  VCC);

-- Node name is '|74821:2|:18' 
-- Equation name is '_LC059', type is buried 
_LC059   = DFFE( F2OUT15 $  GND, GLOBAL( BB2OUTCLK),  VCC,  VCC,  VCC);

-- Node name is '|74821:2|:23' 
-- Equation name is '_LC064', type is buried 
_LC064   = DFFE( F2OUT17 $  GND, GLOBAL( BB2OUTCLK),  VCC,  VCC,  VCC);

-- Node name is '|74821:2|:26' 
-- Equation name is '_LC063', type is buried 
_LC063   = DFFE( F2OUT16 $  GND, GLOBAL( BB2OUTCLK),  VCC,  VCC,  VCC);

-- Node name is '|74821:2|:27' 
-- Equation name is '_LC061', type is buried 
_LC061   = DFFE( F2OUT18 $  GND, GLOBAL( BB2OUTCLK),  VCC,  VCC,  VCC);

-- Node name is '|74821:2|:30' 
-- Equation name is '_LC042', type is buried 
_LC042   = DFFE( F2OUT19 $  GND, GLOBAL( BB2OUTCLK),  VCC,  VCC,  VCC);

-- Node name is '|74821:3|:1' 
-- Equation name is '_LC044', type is buried 
_LC044   = DFFE( F2OUT20 $  GND, GLOBAL( BB2OUTCLK),  VCC,  VCC,  VCC);

-- Node name is '|74821:3|:6' 
-- Equation name is '_LC037', type is buried 
_LC037   = DFFE( F2OUT21 $  GND, GLOBAL( BB2OUTCLK),  VCC,  VCC,  VCC);

-- Node name is '|74821:3|:11' 
-- Equation name is '_LC038', type is buried 
_LC038   = DFFE( F2OUT23 $  GND, GLOBAL( BB2OUTCLK),  VCC,  VCC,  VCC);

-- Node name is '|74821:3|:14' 
-- Equation name is '_LC040', type is buried 
_LC040   = DFFE( F2OUT22 $  GND, GLOBAL( BB2OUTCLK),  VCC,  VCC,  VCC);

-- Node name is '|74821:3|:15' 
-- Equation name is '_LC041', type is buried 
_LC041   = DFFE( F2OUT24 $  GND, GLOBAL( BB2OUTCLK),  VCC,  VCC,  VCC);

-- Node name is '|74821:3|:18' 
-- Equation name is '_LC043', type is buried 
_LC043   = DFFE( F2OUT25 $  GND, GLOBAL( BB2OUTCLK),  VCC,  VCC,  VCC);

-- Node name is '|74821:3|:23' 
-- Equation name is '_LC048', type is buried 
_LC048   = DFFE( F2OUT27 $  GND, GLOBAL( BB2OUTCLK),  VCC,  VCC,  VCC);

-- Node name is '|74821:3|:26' 
-- Equation name is '_LC034', type is buried 
_LC034   = DFFE( F2OUT26 $  GND, GLOBAL( BB2OUTCLK),  VCC,  VCC,  VCC);

-- Node name is '|74821:3|:27' 
-- Equation name is '_LC039', type is buried 
_LC039   = DFFE( F2OUT28 $  GND, GLOBAL( BB2OUTCLK),  VCC,  VCC,  VCC);

-- Node name is '|74821:3|:30' 
-- Equation name is '_LC045', type is buried 
_LC045   = DFFE( F2OUT29 $  GND, GLOBAL( BB2OUTCLK),  VCC,  VCC,  VCC);



--     Shareable expanders that are duplicated in multiple LABs:
--     (none)




Project Informationu:\pt5201\work\tsc\pt5201_bb\detail_design_doc\pgadesign\bb3064\bb2_3064_datasel\bb2_datasel.rpt

** COMPILATION SETTINGS & TIMES **

Processing Menu Commands
------------------------

Design Doctor                             = off

Logic Synthesis:

   Synthesis Type Used                    = Standard

   Default Synthesis Style                = NORMAL

      Logic option settings in 'NORMAL' style for 'MAX3000A' family

      DECOMPOSE_GATES                     = on
      DUPLICATE_LOGIC_EXTRACTION          = on
      MINIMIZATION                        = full
      MULTI_LEVEL_FACTORING               = on
      NOT_GATE_PUSH_BACK                  = on
      PARALLEL_EXPANDERS                  = off
      REDUCE_LOGIC                        = on
      REFACTORIZATION                     = on
      REGISTER_OPTIMIZATION               = on
      RESYNTHESIZE_NETWORK                = on
      SLOW_SLEW_RATE                      = off
      SOFT_BUFFER_INSERTION               = on
      SUBFACTOR_EXTRACTION                = on
      TURBO_BIT                           = on
      XOR_SYNTHESIS                       = on
      IGNORE_SOFT_BUFFERS                 = off
      USE_LPM_FOR_AHDL_OPERATORS          = off

   Other logic synthesis settings:

      Automatic Global Clock              = on
      Automatic Global Clear              = on
      Automatic Global Preset             = on
      Automatic Global Output Enable      = on
      Automatic Fast I/O                  = off
      Automatic Register Packing          = off
      Automatic Open-Drain Pins           = on
      Automatic Implement in EAB          = off
      One-Hot State Machine Encoding      = off
      Optimize                            = 5

Default Timing Specifications: None

Cut All Bidir Feedback Timing Paths       = on
Cut All Clear & Preset Timing Paths       = on

Ignore Timing Assignments                 = on

Functional SNF Extractor                  = off

Linked SNF Extractor                      = off
Timing SNF Extractor                      = on
Optimize Timing SNF                       = off
Generate AHDL TDO File                    = off
Fitter Settings                           = NORMAL
Smart Recompile                           = off
Total Recompile                           = off

Interfaces Menu Commands
------------------------

EDIF Netlist Writer                       = off
Verilog Netlist Writer                    = off
VHDL Netlist Writer                       = off

Compilation Times
-----------------

   Compiler Netlist Extractor             00:00:01
   Database Builder                       00:00:01
   Logic Synthesizer                      00:00:01
   Partitioner                            00:00:01
   Fitter                                 00:00:01
   Timing SNF Extractor                   00:00:01
   Assembler                              00:00:10
   --------------------------             --------
   Total Time                             00:00:16


Memory Allocated
-----------------

Peak memory allocated during compilation  = 5,614K
