Fitter report for Xmit
Tue Dec 13 20:23:14 2016
Quartus Prime Version 16.0.0 Build 211 04/27/2016 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Fitter Summary
  3. Fitter Settings
  4. Parallel Compilation
  5. I/O Assignment Warnings
  6. Fitter Netlist Optimizations
  7. Ignored Assignments
  8. Incremental Compilation Preservation Summary
  9. Incremental Compilation Partition Settings
 10. Incremental Compilation Placement Preservation
 11. Pin-Out File
 12. Fitter Resource Usage Summary
 13. Fitter Partition Statistics
 14. Input Pins
 15. Output Pins
 16. I/O Bank Usage
 17. All Package Pins
 18. Fitter Resource Utilization by Entity
 19. Delay Chain Summary
 20. Pad To Core Delay Chain Fanout
 21. Control Signals
 22. Global & Other Fast Signals
 23. Non-Global High Fan-Out Signals
 24. Fitter RAM Summary
 25. Routing Usage Summary
 26. I/O Rules Summary
 27. I/O Rules Details
 28. I/O Rules Matrix
 29. Fitter Device Options
 30. Operating Settings and Conditions
 31. Estimated Delay Added for Hold Timing Summary
 32. Estimated Delay Added for Hold Timing Details
 33. Fitter Messages
 34. Fitter Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2016 Altera Corporation. All rights reserved.
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, the Altera Quartus Prime License Agreement,
the Altera MegaCore Function License Agreement, or other 
applicable license agreement, including, without limitation, 
that your use is for the sole purpose of programming logic 
devices manufactured by Altera and sold by Altera or its 
authorized distributors.  Please refer to the applicable 
agreement for further details.



+-------------------------------------------------------------------------------+
; Fitter Summary                                                                ;
+---------------------------------+---------------------------------------------+
; Fitter Status                   ; Successful - Tue Dec 13 20:23:14 2016       ;
; Quartus Prime Version           ; 16.0.0 Build 211 04/27/2016 SJ Lite Edition ;
; Revision Name                   ; Xmit                                        ;
; Top-level Entity Name           ; xmitTop                                     ;
; Family                          ; Cyclone V                                   ;
; Device                          ; 5CEBA4F23C7                                 ;
; Timing Models                   ; Final                                       ;
; Logic utilization (in ALMs)     ; 727 / 18,480 ( 4 % )                        ;
; Total registers                 ; 1922                                        ;
; Total pins                      ; 81 / 224 ( 36 % )                           ;
; Total virtual pins              ; 0                                           ;
; Total block memory bits         ; 1,966,080 / 3,153,920 ( 62 % )              ;
; Total RAM Blocks                ; 240 / 308 ( 78 % )                          ;
; Total DSP Blocks                ; 0 / 66 ( 0 % )                              ;
; Total HSSI RX PCSs              ; 0                                           ;
; Total HSSI PMA RX Deserializers ; 0                                           ;
; Total HSSI TX PCSs              ; 0                                           ;
; Total HSSI PMA TX Serializers   ; 0                                           ;
; Total PLLs                      ; 0 / 4 ( 0 % )                               ;
; Total DLLs                      ; 0 / 4 ( 0 % )                               ;
+---------------------------------+---------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter Settings                                                                                                                                            ;
+----------------------------------------------------------------------------+---------------------------------------+---------------------------------------+
; Option                                                                     ; Setting                               ; Default Value                         ;
+----------------------------------------------------------------------------+---------------------------------------+---------------------------------------+
; Device                                                                     ; 5CEBA4F23C7                           ;                                       ;
; Minimum Core Junction Temperature                                          ; 0                                     ;                                       ;
; Maximum Core Junction Temperature                                          ; 85                                    ;                                       ;
; Use smart compilation                                                      ; Off                                   ; Off                                   ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On                                    ; On                                    ;
; Enable compact report table                                                ; Off                                   ; Off                                   ;
; Router Timing Optimization Level                                           ; Normal                                ; Normal                                ;
; Perform Clocking Topology Analysis During Routing                          ; Off                                   ; Off                                   ;
; Placement Effort Multiplier                                                ; 1.0                                   ; 1.0                                   ;
; Device initialization clock source                                         ; INIT_INTOSC                           ; INIT_INTOSC                           ;
; Optimize Hold Timing                                                       ; All Paths                             ; All Paths                             ;
; Optimize Multi-Corner Timing                                               ; On                                    ; On                                    ;
; Auto RAM to MLAB Conversion                                                ; On                                    ; On                                    ;
; Equivalent RAM and MLAB Power Up                                           ; Auto                                  ; Auto                                  ;
; Equivalent RAM and MLAB Paused Read Capabilities                           ; Care                                  ; Care                                  ;
; PowerPlay Power Optimization During Fitting                                ; Normal compilation                    ; Normal compilation                    ;
; SSN Optimization                                                           ; Off                                   ; Off                                   ;
; Optimize Timing                                                            ; Normal compilation                    ; Normal compilation                    ;
; Optimize Timing for ECOs                                                   ; Off                                   ; Off                                   ;
; Regenerate Full Fit Report During ECO Compiles                             ; Off                                   ; Off                                   ;
; Optimize IOC Register Placement for Timing                                 ; Normal                                ; Normal                                ;
; Final Placement Optimizations                                              ; Automatically                         ; Automatically                         ;
; Fitter Aggressive Routability Optimizations                                ; Automatically                         ; Automatically                         ;
; Fitter Initial Placement Seed                                              ; 1                                     ; 1                                     ;
; Periphery to Core Placement and Routing Optimization                       ; Off                                   ; Off                                   ;
; Weak Pull-Up Resistor                                                      ; Off                                   ; Off                                   ;
; Enable Bus-Hold Circuitry                                                  ; Off                                   ; Off                                   ;
; Auto Packed Registers                                                      ; Auto                                  ; Auto                                  ;
; Auto Delay Chains                                                          ; On                                    ; On                                    ;
; Auto Delay Chains for High Fanout Input Pins                               ; Off                                   ; Off                                   ;
; Treat Bidirectional Pin as Output Pin                                      ; Off                                   ; Off                                   ;
; Perform Physical Synthesis for Combinational Logic for Fitting             ; Off                                   ; Off                                   ;
; Perform Physical Synthesis for Combinational Logic for Performance         ; Off                                   ; Off                                   ;
; Perform Register Duplication for Performance                               ; Off                                   ; Off                                   ;
; Perform Register Retiming for Performance                                  ; Off                                   ; Off                                   ;
; Perform Asynchronous Signal Pipelining                                     ; Off                                   ; Off                                   ;
; Fitter Effort                                                              ; Auto Fit                              ; Auto Fit                              ;
; Physical Synthesis Effort Level                                            ; Normal                                ; Normal                                ;
; Logic Cell Insertion - Logic Duplication                                   ; Auto                                  ; Auto                                  ;
; Auto Register Duplication                                                  ; Auto                                  ; Auto                                  ;
; Auto Global Clock                                                          ; On                                    ; On                                    ;
; Auto Global Register Control Signals                                       ; On                                    ; On                                    ;
; Reserve all unused pins                                                    ; As input tri-stated with weak pull-up ; As input tri-stated with weak pull-up ;
; Synchronizer Identification                                                ; Auto                                  ; Auto                                  ;
; Enable Beneficial Skew Optimization                                        ; On                                    ; On                                    ;
; Optimize Design for Metastability                                          ; On                                    ; On                                    ;
; Active Serial clock source                                                 ; FREQ_100MHz                           ; FREQ_100MHz                           ;
; Force Fitter to Avoid Periphery Placement Warnings                         ; Off                                   ; Off                                   ;
; Clamping Diode                                                             ; Off                                   ; Off                                   ;
; Enable input tri-state on active configuration pins in user mode           ; Off                                   ; Off                                   ;
; Advanced Physical Optimization                                             ; On                                    ; On                                    ;
+----------------------------------------------------------------------------+---------------------------------------+---------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 4           ;
; Maximum allowed            ; 2           ;
;                            ;             ;
; Average used               ; 1.07        ;
; Maximum used               ; 2           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   7.2%      ;
+----------------------------+-------------+


+-----------------------------------------------------+
; I/O Assignment Warnings                             ;
+---------------------+-------------------------------+
; Pin Name            ; Reason                        ;
+---------------------+-------------------------------+
; phy_data_out[0]     ; Incomplete set of assignments ;
; phy_data_out[1]     ; Incomplete set of assignments ;
; phy_data_out[2]     ; Incomplete set of assignments ;
; phy_data_out[3]     ; Incomplete set of assignments ;
; phy_tx_en           ; Incomplete set of assignments ;
; m_discard_en        ; Incomplete set of assignments ;
; m_discard_frame[0]  ; Incomplete set of assignments ;
; m_discard_frame[1]  ; Incomplete set of assignments ;
; m_discard_frame[2]  ; Incomplete set of assignments ;
; m_discard_frame[3]  ; Incomplete set of assignments ;
; m_discard_frame[4]  ; Incomplete set of assignments ;
; m_discard_frame[5]  ; Incomplete set of assignments ;
; m_discard_frame[6]  ; Incomplete set of assignments ;
; m_discard_frame[7]  ; Incomplete set of assignments ;
; m_discard_frame[8]  ; Incomplete set of assignments ;
; m_discard_frame[9]  ; Incomplete set of assignments ;
; m_discard_frame[10] ; Incomplete set of assignments ;
; m_discard_frame[11] ; Incomplete set of assignments ;
; m_tx_frame[0]       ; Incomplete set of assignments ;
; m_tx_frame[1]       ; Incomplete set of assignments ;
; m_tx_frame[2]       ; Incomplete set of assignments ;
; m_tx_frame[3]       ; Incomplete set of assignments ;
; m_tx_frame[4]       ; Incomplete set of assignments ;
; m_tx_frame[5]       ; Incomplete set of assignments ;
; m_tx_frame[6]       ; Incomplete set of assignments ;
; m_tx_frame[7]       ; Incomplete set of assignments ;
; m_tx_frame[8]       ; Incomplete set of assignments ;
; m_tx_frame[9]       ; Incomplete set of assignments ;
; m_tx_frame[10]      ; Incomplete set of assignments ;
; m_tx_frame[11]      ; Incomplete set of assignments ;
; m_tx_frame[12]      ; Incomplete set of assignments ;
; m_tx_frame[13]      ; Incomplete set of assignments ;
; m_tx_frame[14]      ; Incomplete set of assignments ;
; m_tx_frame[15]      ; Incomplete set of assignments ;
; m_tx_frame[16]      ; Incomplete set of assignments ;
; m_tx_frame[17]      ; Incomplete set of assignments ;
; m_tx_frame[18]      ; Incomplete set of assignments ;
; m_tx_frame[19]      ; Incomplete set of assignments ;
; m_tx_frame[20]      ; Incomplete set of assignments ;
; m_tx_frame[21]      ; Incomplete set of assignments ;
; m_tx_frame[22]      ; Incomplete set of assignments ;
; m_tx_frame[23]      ; Incomplete set of assignments ;
; m_tx_done           ; Incomplete set of assignments ;
; clk_phy             ; Incomplete set of assignments ;
; reset               ; Incomplete set of assignments ;
; clk_sys             ; Incomplete set of assignments ;
; f_rec_data_valid    ; Incomplete set of assignments ;
; f_data_in[0]        ; Incomplete set of assignments ;
; f_data_in[4]        ; Incomplete set of assignments ;
; f_data_in[1]        ; Incomplete set of assignments ;
; f_data_in[5]        ; Incomplete set of assignments ;
; f_data_in[2]        ; Incomplete set of assignments ;
; f_data_in[6]        ; Incomplete set of assignments ;
; f_data_in[3]        ; Incomplete set of assignments ;
; f_data_in[7]        ; Incomplete set of assignments ;
; f_rec_frame_valid   ; Incomplete set of assignments ;
; f_ctrl_in[8]        ; Incomplete set of assignments ;
; f_ctrl_in[11]       ; Incomplete set of assignments ;
; f_ctrl_in[10]       ; Incomplete set of assignments ;
; f_ctrl_in[9]        ; Incomplete set of assignments ;
; f_ctrl_in[2]        ; Incomplete set of assignments ;
; f_ctrl_in[4]        ; Incomplete set of assignments ;
; f_ctrl_in[3]        ; Incomplete set of assignments ;
; f_ctrl_in[1]        ; Incomplete set of assignments ;
; f_ctrl_in[0]        ; Incomplete set of assignments ;
; f_ctrl_in[7]        ; Incomplete set of assignments ;
; f_ctrl_in[6]        ; Incomplete set of assignments ;
; f_ctrl_in[5]        ; Incomplete set of assignments ;
; f_hi_priority       ; Incomplete set of assignments ;
; f_ctrl_in[12]       ; Incomplete set of assignments ;
; f_ctrl_in[13]       ; Incomplete set of assignments ;
; f_ctrl_in[14]       ; Incomplete set of assignments ;
; f_ctrl_in[15]       ; Incomplete set of assignments ;
; f_ctrl_in[16]       ; Incomplete set of assignments ;
; f_ctrl_in[17]       ; Incomplete set of assignments ;
; f_ctrl_in[18]       ; Incomplete set of assignments ;
; f_ctrl_in[19]       ; Incomplete set of assignments ;
; f_ctrl_in[20]       ; Incomplete set of assignments ;
; f_ctrl_in[21]       ; Incomplete set of assignments ;
; f_ctrl_in[22]       ; Incomplete set of assignments ;
; f_ctrl_in[23]       ; Incomplete set of assignments ;
; phy_data_out[0]     ; Missing location assignment   ;
; phy_data_out[1]     ; Missing location assignment   ;
; phy_data_out[2]     ; Missing location assignment   ;
; phy_data_out[3]     ; Missing location assignment   ;
; phy_tx_en           ; Missing location assignment   ;
; m_discard_en        ; Missing location assignment   ;
; m_discard_frame[0]  ; Missing location assignment   ;
; m_discard_frame[1]  ; Missing location assignment   ;
; m_discard_frame[2]  ; Missing location assignment   ;
; m_discard_frame[3]  ; Missing location assignment   ;
; m_discard_frame[4]  ; Missing location assignment   ;
; m_discard_frame[5]  ; Missing location assignment   ;
; m_discard_frame[6]  ; Missing location assignment   ;
; m_discard_frame[7]  ; Missing location assignment   ;
; m_discard_frame[8]  ; Missing location assignment   ;
; m_discard_frame[9]  ; Missing location assignment   ;
; m_discard_frame[10] ; Missing location assignment   ;
; m_discard_frame[11] ; Missing location assignment   ;
; m_tx_frame[0]       ; Missing location assignment   ;
; m_tx_frame[1]       ; Missing location assignment   ;
; m_tx_frame[2]       ; Missing location assignment   ;
; m_tx_frame[3]       ; Missing location assignment   ;
; m_tx_frame[4]       ; Missing location assignment   ;
; m_tx_frame[5]       ; Missing location assignment   ;
; m_tx_frame[6]       ; Missing location assignment   ;
; m_tx_frame[7]       ; Missing location assignment   ;
; m_tx_frame[8]       ; Missing location assignment   ;
; m_tx_frame[9]       ; Missing location assignment   ;
; m_tx_frame[10]      ; Missing location assignment   ;
; m_tx_frame[11]      ; Missing location assignment   ;
; m_tx_frame[12]      ; Missing location assignment   ;
; m_tx_frame[13]      ; Missing location assignment   ;
; m_tx_frame[14]      ; Missing location assignment   ;
; m_tx_frame[15]      ; Missing location assignment   ;
; m_tx_frame[16]      ; Missing location assignment   ;
; m_tx_frame[17]      ; Missing location assignment   ;
; m_tx_frame[18]      ; Missing location assignment   ;
; m_tx_frame[19]      ; Missing location assignment   ;
; m_tx_frame[20]      ; Missing location assignment   ;
; m_tx_frame[21]      ; Missing location assignment   ;
; m_tx_frame[22]      ; Missing location assignment   ;
; m_tx_frame[23]      ; Missing location assignment   ;
; m_tx_done           ; Missing location assignment   ;
; clk_phy             ; Missing location assignment   ;
; reset               ; Missing location assignment   ;
; clk_sys             ; Missing location assignment   ;
; f_rec_data_valid    ; Missing location assignment   ;
; f_data_in[0]        ; Missing location assignment   ;
; f_data_in[4]        ; Missing location assignment   ;
; f_data_in[1]        ; Missing location assignment   ;
; f_data_in[5]        ; Missing location assignment   ;
; f_data_in[2]        ; Missing location assignment   ;
; f_data_in[6]        ; Missing location assignment   ;
; f_data_in[3]        ; Missing location assignment   ;
; f_data_in[7]        ; Missing location assignment   ;
; f_rec_frame_valid   ; Missing location assignment   ;
; f_ctrl_in[8]        ; Missing location assignment   ;
; f_ctrl_in[11]       ; Missing location assignment   ;
; f_ctrl_in[10]       ; Missing location assignment   ;
; f_ctrl_in[9]        ; Missing location assignment   ;
; f_ctrl_in[2]        ; Missing location assignment   ;
; f_ctrl_in[4]        ; Missing location assignment   ;
; f_ctrl_in[3]        ; Missing location assignment   ;
; f_ctrl_in[1]        ; Missing location assignment   ;
; f_ctrl_in[0]        ; Missing location assignment   ;
; f_ctrl_in[7]        ; Missing location assignment   ;
; f_ctrl_in[6]        ; Missing location assignment   ;
; f_ctrl_in[5]        ; Missing location assignment   ;
; f_hi_priority       ; Missing location assignment   ;
; f_ctrl_in[12]       ; Missing location assignment   ;
; f_ctrl_in[13]       ; Missing location assignment   ;
; f_ctrl_in[14]       ; Missing location assignment   ;
; f_ctrl_in[15]       ; Missing location assignment   ;
; f_ctrl_in[16]       ; Missing location assignment   ;
; f_ctrl_in[17]       ; Missing location assignment   ;
; f_ctrl_in[18]       ; Missing location assignment   ;
; f_ctrl_in[19]       ; Missing location assignment   ;
; f_ctrl_in[20]       ; Missing location assignment   ;
; f_ctrl_in[21]       ; Missing location assignment   ;
; f_ctrl_in[22]       ; Missing location assignment   ;
; f_ctrl_in[23]       ; Missing location assignment   ;
+---------------------+-------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter Netlist Optimizations                                                                                                                                                                                                                                                                                                                                                                                                                                    ;
+----------------------------------------------------------------------------------------------------------------------------------------+------------+---------------------------------------------------+----------------------------+-----------+----------------+--------------------------------------------------------------------------------------------------------------------------------------------------+------------------+-----------------------+
; Node                                                                                                                                   ; Action     ; Operation                                         ; Reason                     ; Node Port ; Node Port Name ; Destination Node                                                                                                                                 ; Destination Port ; Destination Port Name ;
+----------------------------------------------------------------------------------------------------------------------------------------+------------+---------------------------------------------------+----------------------------+-----------+----------------+--------------------------------------------------------------------------------------------------------------------------------------------------+------------------+-----------------------+
; clk_phy~inputCLKENA0                                                                                                                   ; Created    ; Placement                                         ; Fitter Periphery Placement ;           ;                ;                                                                                                                                                  ;                  ;                       ;
; clk_sys~inputCLKENA0                                                                                                                   ; Created    ; Placement                                         ; Fitter Periphery Placement ;           ;                ;                                                                                                                                                  ;                  ;                       ;
; reset~inputCLKENA0                                                                                                                     ; Created    ; Placement                                         ; Fitter Periphery Placement ;           ;                ;                                                                                                                                                  ;                  ;                       ;
; FIFO_1:stop_hi_fifo|dcfifo:dcfifo_component|dcfifo_q9q1:auto_generated|a_graycounter_pdc:wrptr_g1p|counter8a0                          ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; FIFO_1:stop_hi_fifo|dcfifo:dcfifo_component|dcfifo_q9q1:auto_generated|a_graycounter_pdc:wrptr_g1p|counter8a0~DUPLICATE                          ;                  ;                       ;
; FIFO_1:stop_hi_fifo|dcfifo:dcfifo_component|dcfifo_q9q1:auto_generated|a_graycounter_pdc:wrptr_g1p|counter8a1                          ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; FIFO_1:stop_hi_fifo|dcfifo:dcfifo_component|dcfifo_q9q1:auto_generated|a_graycounter_pdc:wrptr_g1p|counter8a1~DUPLICATE                          ;                  ;                       ;
; FIFO_1:stop_hi_fifo|dcfifo:dcfifo_component|dcfifo_q9q1:auto_generated|a_graycounter_pdc:wrptr_g1p|counter8a2                          ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; FIFO_1:stop_hi_fifo|dcfifo:dcfifo_component|dcfifo_q9q1:auto_generated|a_graycounter_pdc:wrptr_g1p|counter8a2~DUPLICATE                          ;                  ;                       ;
; FIFO_1:stop_hi_fifo|dcfifo:dcfifo_component|dcfifo_q9q1:auto_generated|a_graycounter_pdc:wrptr_g1p|counter8a5                          ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; FIFO_1:stop_hi_fifo|dcfifo:dcfifo_component|dcfifo_q9q1:auto_generated|a_graycounter_pdc:wrptr_g1p|counter8a5~DUPLICATE                          ;                  ;                       ;
; FIFO_1:stop_hi_fifo|dcfifo:dcfifo_component|dcfifo_q9q1:auto_generated|a_graycounter_pdc:wrptr_g1p|counter8a6                          ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; FIFO_1:stop_hi_fifo|dcfifo:dcfifo_component|dcfifo_q9q1:auto_generated|a_graycounter_pdc:wrptr_g1p|counter8a6~DUPLICATE                          ;                  ;                       ;
; FIFO_1:stop_hi_fifo|dcfifo:dcfifo_component|dcfifo_q9q1:auto_generated|a_graycounter_pdc:wrptr_g1p|counter8a7                          ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; FIFO_1:stop_hi_fifo|dcfifo:dcfifo_component|dcfifo_q9q1:auto_generated|a_graycounter_pdc:wrptr_g1p|counter8a7~DUPLICATE                          ;                  ;                       ;
; FIFO_1:stop_hi_fifo|dcfifo:dcfifo_component|dcfifo_q9q1:auto_generated|a_graycounter_pdc:wrptr_g1p|counter8a11                         ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; FIFO_1:stop_hi_fifo|dcfifo:dcfifo_component|dcfifo_q9q1:auto_generated|a_graycounter_pdc:wrptr_g1p|counter8a11~DUPLICATE                         ;                  ;                       ;
; FIFO_1:stop_hi_fifo|dcfifo:dcfifo_component|dcfifo_q9q1:auto_generated|a_graycounter_pdc:wrptr_g1p|counter8a12                         ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; FIFO_1:stop_hi_fifo|dcfifo:dcfifo_component|dcfifo_q9q1:auto_generated|a_graycounter_pdc:wrptr_g1p|counter8a12~DUPLICATE                         ;                  ;                       ;
; FIFO_1:stop_hi_fifo|dcfifo:dcfifo_component|dcfifo_q9q1:auto_generated|a_graycounter_tv6:rdptr_g1p|counter5a3                          ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; FIFO_1:stop_hi_fifo|dcfifo:dcfifo_component|dcfifo_q9q1:auto_generated|a_graycounter_tv6:rdptr_g1p|counter5a3~DUPLICATE                          ;                  ;                       ;
; FIFO_1:stop_hi_fifo|dcfifo:dcfifo_component|dcfifo_q9q1:auto_generated|a_graycounter_tv6:rdptr_g1p|counter5a6                          ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; FIFO_1:stop_hi_fifo|dcfifo:dcfifo_component|dcfifo_q9q1:auto_generated|a_graycounter_tv6:rdptr_g1p|counter5a6~DUPLICATE                          ;                  ;                       ;
; FIFO_1:stop_hi_fifo|dcfifo:dcfifo_component|dcfifo_q9q1:auto_generated|a_graycounter_tv6:rdptr_g1p|counter5a11                         ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; FIFO_1:stop_hi_fifo|dcfifo:dcfifo_component|dcfifo_q9q1:auto_generated|a_graycounter_tv6:rdptr_g1p|counter5a11~DUPLICATE                         ;                  ;                       ;
; FIFO_1:stop_hi_fifo|dcfifo:dcfifo_component|dcfifo_q9q1:auto_generated|a_graycounter_tv6:rdptr_g1p|counter5a13                         ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; FIFO_1:stop_hi_fifo|dcfifo:dcfifo_component|dcfifo_q9q1:auto_generated|a_graycounter_tv6:rdptr_g1p|counter5a13~DUPLICATE                         ;                  ;                       ;
; FIFO_1:stop_hi_fifo|dcfifo:dcfifo_component|dcfifo_q9q1:auto_generated|rdptr_g[0]                                                      ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; FIFO_1:stop_hi_fifo|dcfifo:dcfifo_component|dcfifo_q9q1:auto_generated|rdptr_g[0]~DUPLICATE                                                      ;                  ;                       ;
; FIFO_1:stop_hi_fifo|dcfifo:dcfifo_component|dcfifo_q9q1:auto_generated|rdptr_g[1]                                                      ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; FIFO_1:stop_hi_fifo|dcfifo:dcfifo_component|dcfifo_q9q1:auto_generated|rdptr_g[1]~DUPLICATE                                                      ;                  ;                       ;
; FIFO_1:stop_hi_fifo|dcfifo:dcfifo_component|dcfifo_q9q1:auto_generated|rdptr_g[6]                                                      ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; FIFO_1:stop_hi_fifo|dcfifo:dcfifo_component|dcfifo_q9q1:auto_generated|rdptr_g[6]~DUPLICATE                                                      ;                  ;                       ;
; FIFO_1:stop_hi_fifo|dcfifo:dcfifo_component|dcfifo_q9q1:auto_generated|wrptr_g[7]                                                      ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; FIFO_1:stop_hi_fifo|dcfifo:dcfifo_component|dcfifo_q9q1:auto_generated|wrptr_g[7]~DUPLICATE                                                      ;                  ;                       ;
; FIFO_1:stop_lo_fifo|dcfifo:dcfifo_component|dcfifo_q9q1:auto_generated|a_graycounter_pdc:wrptr_g1p|counter8a1                          ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; FIFO_1:stop_lo_fifo|dcfifo:dcfifo_component|dcfifo_q9q1:auto_generated|a_graycounter_pdc:wrptr_g1p|counter8a1~DUPLICATE                          ;                  ;                       ;
; FIFO_1:stop_lo_fifo|dcfifo:dcfifo_component|dcfifo_q9q1:auto_generated|a_graycounter_pdc:wrptr_g1p|counter8a3                          ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; FIFO_1:stop_lo_fifo|dcfifo:dcfifo_component|dcfifo_q9q1:auto_generated|a_graycounter_pdc:wrptr_g1p|counter8a3~DUPLICATE                          ;                  ;                       ;
; FIFO_1:stop_lo_fifo|dcfifo:dcfifo_component|dcfifo_q9q1:auto_generated|a_graycounter_pdc:wrptr_g1p|counter8a5                          ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; FIFO_1:stop_lo_fifo|dcfifo:dcfifo_component|dcfifo_q9q1:auto_generated|a_graycounter_pdc:wrptr_g1p|counter8a5~DUPLICATE                          ;                  ;                       ;
; FIFO_1:stop_lo_fifo|dcfifo:dcfifo_component|dcfifo_q9q1:auto_generated|a_graycounter_pdc:wrptr_g1p|counter8a6                          ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; FIFO_1:stop_lo_fifo|dcfifo:dcfifo_component|dcfifo_q9q1:auto_generated|a_graycounter_pdc:wrptr_g1p|counter8a6~DUPLICATE                          ;                  ;                       ;
; FIFO_1:stop_lo_fifo|dcfifo:dcfifo_component|dcfifo_q9q1:auto_generated|a_graycounter_pdc:wrptr_g1p|counter8a10                         ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; FIFO_1:stop_lo_fifo|dcfifo:dcfifo_component|dcfifo_q9q1:auto_generated|a_graycounter_pdc:wrptr_g1p|counter8a10~DUPLICATE                         ;                  ;                       ;
; FIFO_1:stop_lo_fifo|dcfifo:dcfifo_component|dcfifo_q9q1:auto_generated|a_graycounter_pdc:wrptr_g1p|counter8a11                         ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; FIFO_1:stop_lo_fifo|dcfifo:dcfifo_component|dcfifo_q9q1:auto_generated|a_graycounter_pdc:wrptr_g1p|counter8a11~DUPLICATE                         ;                  ;                       ;
; FIFO_1:stop_lo_fifo|dcfifo:dcfifo_component|dcfifo_q9q1:auto_generated|a_graycounter_pdc:wrptr_g1p|counter8a14                         ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; FIFO_1:stop_lo_fifo|dcfifo:dcfifo_component|dcfifo_q9q1:auto_generated|a_graycounter_pdc:wrptr_g1p|counter8a14~DUPLICATE                         ;                  ;                       ;
; FIFO_1:stop_lo_fifo|dcfifo:dcfifo_component|dcfifo_q9q1:auto_generated|a_graycounter_pdc:wrptr_g1p|counter8a15                         ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; FIFO_1:stop_lo_fifo|dcfifo:dcfifo_component|dcfifo_q9q1:auto_generated|a_graycounter_pdc:wrptr_g1p|counter8a15~DUPLICATE                         ;                  ;                       ;
; FIFO_1:stop_lo_fifo|dcfifo:dcfifo_component|dcfifo_q9q1:auto_generated|a_graycounter_pdc:wrptr_g1p|parity9                             ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; FIFO_1:stop_lo_fifo|dcfifo:dcfifo_component|dcfifo_q9q1:auto_generated|a_graycounter_pdc:wrptr_g1p|parity9~DUPLICATE                             ;                  ;                       ;
; FIFO_1:stop_lo_fifo|dcfifo:dcfifo_component|dcfifo_q9q1:auto_generated|a_graycounter_tv6:rdptr_g1p|counter5a1                          ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; FIFO_1:stop_lo_fifo|dcfifo:dcfifo_component|dcfifo_q9q1:auto_generated|a_graycounter_tv6:rdptr_g1p|counter5a1~DUPLICATE                          ;                  ;                       ;
; FIFO_1:stop_lo_fifo|dcfifo:dcfifo_component|dcfifo_q9q1:auto_generated|a_graycounter_tv6:rdptr_g1p|counter5a4                          ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; FIFO_1:stop_lo_fifo|dcfifo:dcfifo_component|dcfifo_q9q1:auto_generated|a_graycounter_tv6:rdptr_g1p|counter5a4~DUPLICATE                          ;                  ;                       ;
; FIFO_1:stop_lo_fifo|dcfifo:dcfifo_component|dcfifo_q9q1:auto_generated|a_graycounter_tv6:rdptr_g1p|counter5a7                          ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; FIFO_1:stop_lo_fifo|dcfifo:dcfifo_component|dcfifo_q9q1:auto_generated|a_graycounter_tv6:rdptr_g1p|counter5a7~DUPLICATE                          ;                  ;                       ;
; FIFO_1:stop_lo_fifo|dcfifo:dcfifo_component|dcfifo_q9q1:auto_generated|a_graycounter_tv6:rdptr_g1p|counter5a8                          ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; FIFO_1:stop_lo_fifo|dcfifo:dcfifo_component|dcfifo_q9q1:auto_generated|a_graycounter_tv6:rdptr_g1p|counter5a8~DUPLICATE                          ;                  ;                       ;
; FIFO_1:stop_lo_fifo|dcfifo:dcfifo_component|dcfifo_q9q1:auto_generated|a_graycounter_tv6:rdptr_g1p|counter5a11                         ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; FIFO_1:stop_lo_fifo|dcfifo:dcfifo_component|dcfifo_q9q1:auto_generated|a_graycounter_tv6:rdptr_g1p|counter5a11~DUPLICATE                         ;                  ;                       ;
; FIFO_1:stop_lo_fifo|dcfifo:dcfifo_component|dcfifo_q9q1:auto_generated|a_graycounter_tv6:rdptr_g1p|counter5a13                         ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; FIFO_1:stop_lo_fifo|dcfifo:dcfifo_component|dcfifo_q9q1:auto_generated|a_graycounter_tv6:rdptr_g1p|counter5a13~DUPLICATE                         ;                  ;                       ;
; FIFO_1:stop_lo_fifo|dcfifo:dcfifo_component|dcfifo_q9q1:auto_generated|a_graycounter_tv6:rdptr_g1p|counter5a14                         ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; FIFO_1:stop_lo_fifo|dcfifo:dcfifo_component|dcfifo_q9q1:auto_generated|a_graycounter_tv6:rdptr_g1p|counter5a14~DUPLICATE                         ;                  ;                       ;
; FIFO_1:stop_lo_fifo|dcfifo:dcfifo_component|dcfifo_q9q1:auto_generated|a_graycounter_tv6:rdptr_g1p|counter5a15                         ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; FIFO_1:stop_lo_fifo|dcfifo:dcfifo_component|dcfifo_q9q1:auto_generated|a_graycounter_tv6:rdptr_g1p|counter5a15~DUPLICATE                         ;                  ;                       ;
; FIFO_1:stop_lo_fifo|dcfifo:dcfifo_component|dcfifo_q9q1:auto_generated|a_graycounter_tv6:rdptr_g1p|parity6                             ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; FIFO_1:stop_lo_fifo|dcfifo:dcfifo_component|dcfifo_q9q1:auto_generated|a_graycounter_tv6:rdptr_g1p|parity6~DUPLICATE                             ;                  ;                       ;
; FIFO_1:stop_lo_fifo|dcfifo:dcfifo_component|dcfifo_q9q1:auto_generated|rdptr_g[3]                                                      ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; FIFO_1:stop_lo_fifo|dcfifo:dcfifo_component|dcfifo_q9q1:auto_generated|rdptr_g[3]~DUPLICATE                                                      ;                  ;                       ;
; FIFO_1:stop_lo_fifo|dcfifo:dcfifo_component|dcfifo_q9q1:auto_generated|rdptr_g[9]                                                      ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; FIFO_1:stop_lo_fifo|dcfifo:dcfifo_component|dcfifo_q9q1:auto_generated|rdptr_g[9]~DUPLICATE                                                      ;                  ;                       ;
; FIFO_1:stop_lo_fifo|dcfifo:dcfifo_component|dcfifo_q9q1:auto_generated|rdptr_g[10]                                                     ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; FIFO_1:stop_lo_fifo|dcfifo:dcfifo_component|dcfifo_q9q1:auto_generated|rdptr_g[10]~DUPLICATE                                                     ;                  ;                       ;
; FIFO_1:stop_lo_fifo|dcfifo:dcfifo_component|dcfifo_q9q1:auto_generated|rdptr_g[12]                                                     ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; FIFO_1:stop_lo_fifo|dcfifo:dcfifo_component|dcfifo_q9q1:auto_generated|rdptr_g[12]~DUPLICATE                                                     ;                  ;                       ;
; FIFO_1:stop_lo_fifo|dcfifo:dcfifo_component|dcfifo_q9q1:auto_generated|rdptr_g[13]                                                     ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; FIFO_1:stop_lo_fifo|dcfifo:dcfifo_component|dcfifo_q9q1:auto_generated|rdptr_g[13]~DUPLICATE                                                     ;                  ;                       ;
; FIFO_1:stop_lo_fifo|dcfifo:dcfifo_component|dcfifo_q9q1:auto_generated|wrptr_g[11]                                                     ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; FIFO_1:stop_lo_fifo|dcfifo:dcfifo_component|dcfifo_q9q1:auto_generated|wrptr_g[11]~DUPLICATE                                                     ;                  ;                       ;
; FIFO_1:stop_lo_fifo|dcfifo:dcfifo_component|dcfifo_q9q1:auto_generated|wrptr_g[12]                                                     ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; FIFO_1:stop_lo_fifo|dcfifo:dcfifo_component|dcfifo_q9q1:auto_generated|wrptr_g[12]~DUPLICATE                                                     ;                  ;                       ;
; ctrlFIFO:ctrl_hi_fifo|dcfifo:dcfifo_component|dcfifo_mls1:auto_generated|a_graycounter_pdc:wrptr_g1p|counter8a0                        ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; ctrlFIFO:ctrl_hi_fifo|dcfifo:dcfifo_component|dcfifo_mls1:auto_generated|a_graycounter_pdc:wrptr_g1p|counter8a0~DUPLICATE                        ;                  ;                       ;
; ctrlFIFO:ctrl_hi_fifo|dcfifo:dcfifo_component|dcfifo_mls1:auto_generated|a_graycounter_pdc:wrptr_g1p|counter8a2                        ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; ctrlFIFO:ctrl_hi_fifo|dcfifo:dcfifo_component|dcfifo_mls1:auto_generated|a_graycounter_pdc:wrptr_g1p|counter8a2~DUPLICATE                        ;                  ;                       ;
; ctrlFIFO:ctrl_hi_fifo|dcfifo:dcfifo_component|dcfifo_mls1:auto_generated|a_graycounter_pdc:wrptr_g1p|counter8a3                        ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; ctrlFIFO:ctrl_hi_fifo|dcfifo:dcfifo_component|dcfifo_mls1:auto_generated|a_graycounter_pdc:wrptr_g1p|counter8a3~DUPLICATE                        ;                  ;                       ;
; ctrlFIFO:ctrl_hi_fifo|dcfifo:dcfifo_component|dcfifo_mls1:auto_generated|a_graycounter_pdc:wrptr_g1p|counter8a4                        ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; ctrlFIFO:ctrl_hi_fifo|dcfifo:dcfifo_component|dcfifo_mls1:auto_generated|a_graycounter_pdc:wrptr_g1p|counter8a4~DUPLICATE                        ;                  ;                       ;
; ctrlFIFO:ctrl_hi_fifo|dcfifo:dcfifo_component|dcfifo_mls1:auto_generated|a_graycounter_pdc:wrptr_g1p|counter8a6                        ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; ctrlFIFO:ctrl_hi_fifo|dcfifo:dcfifo_component|dcfifo_mls1:auto_generated|a_graycounter_pdc:wrptr_g1p|counter8a6~DUPLICATE                        ;                  ;                       ;
; ctrlFIFO:ctrl_hi_fifo|dcfifo:dcfifo_component|dcfifo_mls1:auto_generated|a_graycounter_pdc:wrptr_g1p|counter8a7                        ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; ctrlFIFO:ctrl_hi_fifo|dcfifo:dcfifo_component|dcfifo_mls1:auto_generated|a_graycounter_pdc:wrptr_g1p|counter8a7~DUPLICATE                        ;                  ;                       ;
; ctrlFIFO:ctrl_hi_fifo|dcfifo:dcfifo_component|dcfifo_mls1:auto_generated|a_graycounter_pdc:wrptr_g1p|counter8a11                       ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; ctrlFIFO:ctrl_hi_fifo|dcfifo:dcfifo_component|dcfifo_mls1:auto_generated|a_graycounter_pdc:wrptr_g1p|counter8a11~DUPLICATE                       ;                  ;                       ;
; ctrlFIFO:ctrl_hi_fifo|dcfifo:dcfifo_component|dcfifo_mls1:auto_generated|a_graycounter_pdc:wrptr_g1p|counter8a12                       ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; ctrlFIFO:ctrl_hi_fifo|dcfifo:dcfifo_component|dcfifo_mls1:auto_generated|a_graycounter_pdc:wrptr_g1p|counter8a12~DUPLICATE                       ;                  ;                       ;
; ctrlFIFO:ctrl_hi_fifo|dcfifo:dcfifo_component|dcfifo_mls1:auto_generated|a_graycounter_pdc:wrptr_g1p|counter8a13                       ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; ctrlFIFO:ctrl_hi_fifo|dcfifo:dcfifo_component|dcfifo_mls1:auto_generated|a_graycounter_pdc:wrptr_g1p|counter8a13~DUPLICATE                       ;                  ;                       ;
; ctrlFIFO:ctrl_hi_fifo|dcfifo:dcfifo_component|dcfifo_mls1:auto_generated|a_graycounter_pdc:wrptr_g1p|counter8a14                       ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; ctrlFIFO:ctrl_hi_fifo|dcfifo:dcfifo_component|dcfifo_mls1:auto_generated|a_graycounter_pdc:wrptr_g1p|counter8a14~DUPLICATE                       ;                  ;                       ;
; ctrlFIFO:ctrl_hi_fifo|dcfifo:dcfifo_component|dcfifo_mls1:auto_generated|a_graycounter_tv6:rdptr_g1p|counter5a2                        ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; ctrlFIFO:ctrl_hi_fifo|dcfifo:dcfifo_component|dcfifo_mls1:auto_generated|a_graycounter_tv6:rdptr_g1p|counter5a2~DUPLICATE                        ;                  ;                       ;
; ctrlFIFO:ctrl_hi_fifo|dcfifo:dcfifo_component|dcfifo_mls1:auto_generated|a_graycounter_tv6:rdptr_g1p|counter5a5                        ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; ctrlFIFO:ctrl_hi_fifo|dcfifo:dcfifo_component|dcfifo_mls1:auto_generated|a_graycounter_tv6:rdptr_g1p|counter5a5~DUPLICATE                        ;                  ;                       ;
; ctrlFIFO:ctrl_hi_fifo|dcfifo:dcfifo_component|dcfifo_mls1:auto_generated|a_graycounter_tv6:rdptr_g1p|counter5a6                        ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; ctrlFIFO:ctrl_hi_fifo|dcfifo:dcfifo_component|dcfifo_mls1:auto_generated|a_graycounter_tv6:rdptr_g1p|counter5a6~DUPLICATE                        ;                  ;                       ;
; ctrlFIFO:ctrl_hi_fifo|dcfifo:dcfifo_component|dcfifo_mls1:auto_generated|a_graycounter_tv6:rdptr_g1p|counter5a7                        ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; ctrlFIFO:ctrl_hi_fifo|dcfifo:dcfifo_component|dcfifo_mls1:auto_generated|a_graycounter_tv6:rdptr_g1p|counter5a7~DUPLICATE                        ;                  ;                       ;
; ctrlFIFO:ctrl_hi_fifo|dcfifo:dcfifo_component|dcfifo_mls1:auto_generated|a_graycounter_tv6:rdptr_g1p|counter5a12                       ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; ctrlFIFO:ctrl_hi_fifo|dcfifo:dcfifo_component|dcfifo_mls1:auto_generated|a_graycounter_tv6:rdptr_g1p|counter5a12~DUPLICATE                       ;                  ;                       ;
; ctrlFIFO:ctrl_hi_fifo|dcfifo:dcfifo_component|dcfifo_mls1:auto_generated|rdptr_g[0]                                                    ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; ctrlFIFO:ctrl_hi_fifo|dcfifo:dcfifo_component|dcfifo_mls1:auto_generated|rdptr_g[0]~DUPLICATE                                                    ;                  ;                       ;
; ctrlFIFO:ctrl_hi_fifo|dcfifo:dcfifo_component|dcfifo_mls1:auto_generated|rdptr_g[1]                                                    ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; ctrlFIFO:ctrl_hi_fifo|dcfifo:dcfifo_component|dcfifo_mls1:auto_generated|rdptr_g[1]~DUPLICATE                                                    ;                  ;                       ;
; ctrlFIFO:ctrl_hi_fifo|dcfifo:dcfifo_component|dcfifo_mls1:auto_generated|rdptr_g[2]                                                    ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; ctrlFIFO:ctrl_hi_fifo|dcfifo:dcfifo_component|dcfifo_mls1:auto_generated|rdptr_g[2]~DUPLICATE                                                    ;                  ;                       ;
; ctrlFIFO:ctrl_hi_fifo|dcfifo:dcfifo_component|dcfifo_mls1:auto_generated|rdptr_g[6]                                                    ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; ctrlFIFO:ctrl_hi_fifo|dcfifo:dcfifo_component|dcfifo_mls1:auto_generated|rdptr_g[6]~DUPLICATE                                                    ;                  ;                       ;
; ctrlFIFO:ctrl_hi_fifo|dcfifo:dcfifo_component|dcfifo_mls1:auto_generated|rdptr_g[9]                                                    ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; ctrlFIFO:ctrl_hi_fifo|dcfifo:dcfifo_component|dcfifo_mls1:auto_generated|rdptr_g[9]~DUPLICATE                                                    ;                  ;                       ;
; ctrlFIFO:ctrl_hi_fifo|dcfifo:dcfifo_component|dcfifo_mls1:auto_generated|rdptr_g[13]                                                   ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; ctrlFIFO:ctrl_hi_fifo|dcfifo:dcfifo_component|dcfifo_mls1:auto_generated|rdptr_g[13]~DUPLICATE                                                   ;                  ;                       ;
; ctrlFIFO:ctrl_hi_fifo|dcfifo:dcfifo_component|dcfifo_mls1:auto_generated|wrptr_g[3]                                                    ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; ctrlFIFO:ctrl_hi_fifo|dcfifo:dcfifo_component|dcfifo_mls1:auto_generated|wrptr_g[3]~DUPLICATE                                                    ;                  ;                       ;
; ctrlFIFO:ctrl_hi_fifo|dcfifo:dcfifo_component|dcfifo_mls1:auto_generated|wrptr_g[9]                                                    ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; ctrlFIFO:ctrl_hi_fifo|dcfifo:dcfifo_component|dcfifo_mls1:auto_generated|wrptr_g[9]~DUPLICATE                                                    ;                  ;                       ;
; ctrlFIFO:ctrl_lo_fifo|dcfifo:dcfifo_component|dcfifo_mls1:auto_generated|a_graycounter_pdc:wrptr_g1p|counter8a0                        ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; ctrlFIFO:ctrl_lo_fifo|dcfifo:dcfifo_component|dcfifo_mls1:auto_generated|a_graycounter_pdc:wrptr_g1p|counter8a0~DUPLICATE                        ;                  ;                       ;
; ctrlFIFO:ctrl_lo_fifo|dcfifo:dcfifo_component|dcfifo_mls1:auto_generated|a_graycounter_pdc:wrptr_g1p|counter8a1                        ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; ctrlFIFO:ctrl_lo_fifo|dcfifo:dcfifo_component|dcfifo_mls1:auto_generated|a_graycounter_pdc:wrptr_g1p|counter8a1~DUPLICATE                        ;                  ;                       ;
; ctrlFIFO:ctrl_lo_fifo|dcfifo:dcfifo_component|dcfifo_mls1:auto_generated|a_graycounter_pdc:wrptr_g1p|counter8a2                        ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; ctrlFIFO:ctrl_lo_fifo|dcfifo:dcfifo_component|dcfifo_mls1:auto_generated|a_graycounter_pdc:wrptr_g1p|counter8a2~DUPLICATE                        ;                  ;                       ;
; ctrlFIFO:ctrl_lo_fifo|dcfifo:dcfifo_component|dcfifo_mls1:auto_generated|a_graycounter_pdc:wrptr_g1p|counter8a3                        ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; ctrlFIFO:ctrl_lo_fifo|dcfifo:dcfifo_component|dcfifo_mls1:auto_generated|a_graycounter_pdc:wrptr_g1p|counter8a3~DUPLICATE                        ;                  ;                       ;
; ctrlFIFO:ctrl_lo_fifo|dcfifo:dcfifo_component|dcfifo_mls1:auto_generated|a_graycounter_pdc:wrptr_g1p|counter8a4                        ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; ctrlFIFO:ctrl_lo_fifo|dcfifo:dcfifo_component|dcfifo_mls1:auto_generated|a_graycounter_pdc:wrptr_g1p|counter8a4~DUPLICATE                        ;                  ;                       ;
; ctrlFIFO:ctrl_lo_fifo|dcfifo:dcfifo_component|dcfifo_mls1:auto_generated|a_graycounter_pdc:wrptr_g1p|counter8a6                        ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; ctrlFIFO:ctrl_lo_fifo|dcfifo:dcfifo_component|dcfifo_mls1:auto_generated|a_graycounter_pdc:wrptr_g1p|counter8a6~DUPLICATE                        ;                  ;                       ;
; ctrlFIFO:ctrl_lo_fifo|dcfifo:dcfifo_component|dcfifo_mls1:auto_generated|a_graycounter_pdc:wrptr_g1p|counter8a8                        ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; ctrlFIFO:ctrl_lo_fifo|dcfifo:dcfifo_component|dcfifo_mls1:auto_generated|a_graycounter_pdc:wrptr_g1p|counter8a8~DUPLICATE                        ;                  ;                       ;
; ctrlFIFO:ctrl_lo_fifo|dcfifo:dcfifo_component|dcfifo_mls1:auto_generated|a_graycounter_pdc:wrptr_g1p|counter8a10                       ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; ctrlFIFO:ctrl_lo_fifo|dcfifo:dcfifo_component|dcfifo_mls1:auto_generated|a_graycounter_pdc:wrptr_g1p|counter8a10~DUPLICATE                       ;                  ;                       ;
; ctrlFIFO:ctrl_lo_fifo|dcfifo:dcfifo_component|dcfifo_mls1:auto_generated|a_graycounter_pdc:wrptr_g1p|counter8a11                       ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; ctrlFIFO:ctrl_lo_fifo|dcfifo:dcfifo_component|dcfifo_mls1:auto_generated|a_graycounter_pdc:wrptr_g1p|counter8a11~DUPLICATE                       ;                  ;                       ;
; ctrlFIFO:ctrl_lo_fifo|dcfifo:dcfifo_component|dcfifo_mls1:auto_generated|a_graycounter_pdc:wrptr_g1p|counter8a14                       ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; ctrlFIFO:ctrl_lo_fifo|dcfifo:dcfifo_component|dcfifo_mls1:auto_generated|a_graycounter_pdc:wrptr_g1p|counter8a14~DUPLICATE                       ;                  ;                       ;
; ctrlFIFO:ctrl_lo_fifo|dcfifo:dcfifo_component|dcfifo_mls1:auto_generated|a_graycounter_tv6:rdptr_g1p|counter5a0                        ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; ctrlFIFO:ctrl_lo_fifo|dcfifo:dcfifo_component|dcfifo_mls1:auto_generated|a_graycounter_tv6:rdptr_g1p|counter5a0~DUPLICATE                        ;                  ;                       ;
; ctrlFIFO:ctrl_lo_fifo|dcfifo:dcfifo_component|dcfifo_mls1:auto_generated|a_graycounter_tv6:rdptr_g1p|counter5a6                        ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; ctrlFIFO:ctrl_lo_fifo|dcfifo:dcfifo_component|dcfifo_mls1:auto_generated|a_graycounter_tv6:rdptr_g1p|counter5a6~DUPLICATE                        ;                  ;                       ;
; ctrlFIFO:ctrl_lo_fifo|dcfifo:dcfifo_component|dcfifo_mls1:auto_generated|rdptr_g[0]                                                    ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; ctrlFIFO:ctrl_lo_fifo|dcfifo:dcfifo_component|dcfifo_mls1:auto_generated|rdptr_g[0]~DUPLICATE                                                    ;                  ;                       ;
; ctrlFIFO:ctrl_lo_fifo|dcfifo:dcfifo_component|dcfifo_mls1:auto_generated|rdptr_g[8]                                                    ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; ctrlFIFO:ctrl_lo_fifo|dcfifo:dcfifo_component|dcfifo_mls1:auto_generated|rdptr_g[8]~DUPLICATE                                                    ;                  ;                       ;
; ctrlFIFO:ctrl_lo_fifo|dcfifo:dcfifo_component|dcfifo_mls1:auto_generated|rdptr_g[10]                                                   ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; ctrlFIFO:ctrl_lo_fifo|dcfifo:dcfifo_component|dcfifo_mls1:auto_generated|rdptr_g[10]~DUPLICATE                                                   ;                  ;                       ;
; ctrlFIFO:ctrl_lo_fifo|dcfifo:dcfifo_component|dcfifo_mls1:auto_generated|rdptr_g[11]                                                   ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; ctrlFIFO:ctrl_lo_fifo|dcfifo:dcfifo_component|dcfifo_mls1:auto_generated|rdptr_g[11]~DUPLICATE                                                   ;                  ;                       ;
; ctrlFIFO:ctrl_lo_fifo|dcfifo:dcfifo_component|dcfifo_mls1:auto_generated|rdptr_g[13]                                                   ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; ctrlFIFO:ctrl_lo_fifo|dcfifo:dcfifo_component|dcfifo_mls1:auto_generated|rdptr_g[13]~DUPLICATE                                                   ;                  ;                       ;
; ctrlFIFO:ctrl_lo_fifo|dcfifo:dcfifo_component|dcfifo_mls1:auto_generated|wrptr_g[1]                                                    ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; ctrlFIFO:ctrl_lo_fifo|dcfifo:dcfifo_component|dcfifo_mls1:auto_generated|wrptr_g[1]~DUPLICATE                                                    ;                  ;                       ;
; ctrlFIFO:ctrl_lo_fifo|dcfifo:dcfifo_component|dcfifo_mls1:auto_generated|wrptr_g[3]                                                    ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; ctrlFIFO:ctrl_lo_fifo|dcfifo:dcfifo_component|dcfifo_mls1:auto_generated|wrptr_g[3]~DUPLICATE                                                    ;                  ;                       ;
; ctrlFIFO:ctrl_lo_fifo|dcfifo:dcfifo_component|dcfifo_mls1:auto_generated|wrptr_g[8]                                                    ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; ctrlFIFO:ctrl_lo_fifo|dcfifo:dcfifo_component|dcfifo_mls1:auto_generated|wrptr_g[8]~DUPLICATE                                                    ;                  ;                       ;
; ctrlFIFO:ctrl_lo_fifo|dcfifo:dcfifo_component|dcfifo_mls1:auto_generated|wrptr_g[14]                                                   ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; ctrlFIFO:ctrl_lo_fifo|dcfifo:dcfifo_component|dcfifo_mls1:auto_generated|wrptr_g[14]~DUPLICATE                                                   ;                  ;                       ;
; dataFIFO:data_hi_fifo|dcfifo:dcfifo_component|dcfifo_qis1:auto_generated|a_graycounter_pdc:wrptr_g1p|counter8a1                        ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; dataFIFO:data_hi_fifo|dcfifo:dcfifo_component|dcfifo_qis1:auto_generated|a_graycounter_pdc:wrptr_g1p|counter8a1~DUPLICATE                        ;                  ;                       ;
; dataFIFO:data_hi_fifo|dcfifo:dcfifo_component|dcfifo_qis1:auto_generated|a_graycounter_pdc:wrptr_g1p|counter8a3                        ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; dataFIFO:data_hi_fifo|dcfifo:dcfifo_component|dcfifo_qis1:auto_generated|a_graycounter_pdc:wrptr_g1p|counter8a3~DUPLICATE                        ;                  ;                       ;
; dataFIFO:data_hi_fifo|dcfifo:dcfifo_component|dcfifo_qis1:auto_generated|a_graycounter_pdc:wrptr_g1p|counter8a4                        ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; dataFIFO:data_hi_fifo|dcfifo:dcfifo_component|dcfifo_qis1:auto_generated|a_graycounter_pdc:wrptr_g1p|counter8a4~DUPLICATE                        ;                  ;                       ;
; dataFIFO:data_hi_fifo|dcfifo:dcfifo_component|dcfifo_qis1:auto_generated|a_graycounter_pdc:wrptr_g1p|counter8a7                        ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; dataFIFO:data_hi_fifo|dcfifo:dcfifo_component|dcfifo_qis1:auto_generated|a_graycounter_pdc:wrptr_g1p|counter8a7~DUPLICATE                        ;                  ;                       ;
; dataFIFO:data_hi_fifo|dcfifo:dcfifo_component|dcfifo_qis1:auto_generated|a_graycounter_pdc:wrptr_g1p|counter8a8                        ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; dataFIFO:data_hi_fifo|dcfifo:dcfifo_component|dcfifo_qis1:auto_generated|a_graycounter_pdc:wrptr_g1p|counter8a8~DUPLICATE                        ;                  ;                       ;
; dataFIFO:data_hi_fifo|dcfifo:dcfifo_component|dcfifo_qis1:auto_generated|a_graycounter_pdc:wrptr_g1p|counter8a10                       ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; dataFIFO:data_hi_fifo|dcfifo:dcfifo_component|dcfifo_qis1:auto_generated|a_graycounter_pdc:wrptr_g1p|counter8a10~DUPLICATE                       ;                  ;                       ;
; dataFIFO:data_hi_fifo|dcfifo:dcfifo_component|dcfifo_qis1:auto_generated|a_graycounter_pdc:wrptr_g1p|counter8a11                       ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; dataFIFO:data_hi_fifo|dcfifo:dcfifo_component|dcfifo_qis1:auto_generated|a_graycounter_pdc:wrptr_g1p|counter8a11~DUPLICATE                       ;                  ;                       ;
; dataFIFO:data_hi_fifo|dcfifo:dcfifo_component|dcfifo_qis1:auto_generated|a_graycounter_pdc:wrptr_g1p|counter8a12                       ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; dataFIFO:data_hi_fifo|dcfifo:dcfifo_component|dcfifo_qis1:auto_generated|a_graycounter_pdc:wrptr_g1p|counter8a12~DUPLICATE                       ;                  ;                       ;
; dataFIFO:data_hi_fifo|dcfifo:dcfifo_component|dcfifo_qis1:auto_generated|a_graycounter_pdc:wrptr_g1p|counter8a13                       ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; dataFIFO:data_hi_fifo|dcfifo:dcfifo_component|dcfifo_qis1:auto_generated|a_graycounter_pdc:wrptr_g1p|counter8a13~DUPLICATE                       ;                  ;                       ;
; dataFIFO:data_hi_fifo|dcfifo:dcfifo_component|dcfifo_qis1:auto_generated|a_graycounter_pdc:wrptr_g1p|counter8a15                       ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; dataFIFO:data_hi_fifo|dcfifo:dcfifo_component|dcfifo_qis1:auto_generated|a_graycounter_pdc:wrptr_g1p|counter8a15~DUPLICATE                       ;                  ;                       ;
; dataFIFO:data_hi_fifo|dcfifo:dcfifo_component|dcfifo_qis1:auto_generated|a_graycounter_pdc:wrptr_g1p|parity9                           ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; dataFIFO:data_hi_fifo|dcfifo:dcfifo_component|dcfifo_qis1:auto_generated|a_graycounter_pdc:wrptr_g1p|parity9~DUPLICATE                           ;                  ;                       ;
; dataFIFO:data_hi_fifo|dcfifo:dcfifo_component|dcfifo_qis1:auto_generated|a_graycounter_tv6:rdptr_g1p|counter5a2                        ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; dataFIFO:data_hi_fifo|dcfifo:dcfifo_component|dcfifo_qis1:auto_generated|a_graycounter_tv6:rdptr_g1p|counter5a2~DUPLICATE                        ;                  ;                       ;
; dataFIFO:data_hi_fifo|dcfifo:dcfifo_component|dcfifo_qis1:auto_generated|a_graycounter_tv6:rdptr_g1p|counter5a6                        ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; dataFIFO:data_hi_fifo|dcfifo:dcfifo_component|dcfifo_qis1:auto_generated|a_graycounter_tv6:rdptr_g1p|counter5a6~DUPLICATE                        ;                  ;                       ;
; dataFIFO:data_hi_fifo|dcfifo:dcfifo_component|dcfifo_qis1:auto_generated|a_graycounter_tv6:rdptr_g1p|counter5a10                       ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; dataFIFO:data_hi_fifo|dcfifo:dcfifo_component|dcfifo_qis1:auto_generated|a_graycounter_tv6:rdptr_g1p|counter5a10~DUPLICATE                       ;                  ;                       ;
; dataFIFO:data_hi_fifo|dcfifo:dcfifo_component|dcfifo_qis1:auto_generated|a_graycounter_tv6:rdptr_g1p|counter5a11                       ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; dataFIFO:data_hi_fifo|dcfifo:dcfifo_component|dcfifo_qis1:auto_generated|a_graycounter_tv6:rdptr_g1p|counter5a11~DUPLICATE                       ;                  ;                       ;
; dataFIFO:data_hi_fifo|dcfifo:dcfifo_component|dcfifo_qis1:auto_generated|altsyncram_56d1:fifo_ram|out_address_reg_b[0]                 ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; dataFIFO:data_hi_fifo|dcfifo:dcfifo_component|dcfifo_qis1:auto_generated|altsyncram_56d1:fifo_ram|out_address_reg_b[0]~DUPLICATE                 ;                  ;                       ;
; dataFIFO:data_hi_fifo|dcfifo:dcfifo_component|dcfifo_qis1:auto_generated|rdptr_g[5]                                                    ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; dataFIFO:data_hi_fifo|dcfifo:dcfifo_component|dcfifo_qis1:auto_generated|rdptr_g[5]~DUPLICATE                                                    ;                  ;                       ;
; dataFIFO:data_hi_fifo|dcfifo:dcfifo_component|dcfifo_qis1:auto_generated|rdptr_g[8]                                                    ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; dataFIFO:data_hi_fifo|dcfifo:dcfifo_component|dcfifo_qis1:auto_generated|rdptr_g[8]~DUPLICATE                                                    ;                  ;                       ;
; dataFIFO:data_hi_fifo|dcfifo:dcfifo_component|dcfifo_qis1:auto_generated|rdptr_g[13]                                                   ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; dataFIFO:data_hi_fifo|dcfifo:dcfifo_component|dcfifo_qis1:auto_generated|rdptr_g[13]~DUPLICATE                                                   ;                  ;                       ;
; dataFIFO:data_hi_fifo|dcfifo:dcfifo_component|dcfifo_qis1:auto_generated|wrptr_g[1]                                                    ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; dataFIFO:data_hi_fifo|dcfifo:dcfifo_component|dcfifo_qis1:auto_generated|wrptr_g[1]~DUPLICATE                                                    ;                  ;                       ;
; dataFIFO:data_hi_fifo|dcfifo:dcfifo_component|dcfifo_qis1:auto_generated|wrptr_g[5]                                                    ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; dataFIFO:data_hi_fifo|dcfifo:dcfifo_component|dcfifo_qis1:auto_generated|wrptr_g[5]~DUPLICATE                                                    ;                  ;                       ;
; dataFIFO:data_hi_fifo|dcfifo:dcfifo_component|dcfifo_qis1:auto_generated|wrptr_g[13]                                                   ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; dataFIFO:data_hi_fifo|dcfifo:dcfifo_component|dcfifo_qis1:auto_generated|wrptr_g[13]~DUPLICATE                                                   ;                  ;                       ;
; dataFIFO:data_lo_fifo|dcfifo:dcfifo_component|dcfifo_qis1:auto_generated|a_graycounter_pdc:wrptr_g1p|counter8a1                        ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; dataFIFO:data_lo_fifo|dcfifo:dcfifo_component|dcfifo_qis1:auto_generated|a_graycounter_pdc:wrptr_g1p|counter8a1~DUPLICATE                        ;                  ;                       ;
; dataFIFO:data_lo_fifo|dcfifo:dcfifo_component|dcfifo_qis1:auto_generated|a_graycounter_pdc:wrptr_g1p|counter8a3                        ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; dataFIFO:data_lo_fifo|dcfifo:dcfifo_component|dcfifo_qis1:auto_generated|a_graycounter_pdc:wrptr_g1p|counter8a3~DUPLICATE                        ;                  ;                       ;
; dataFIFO:data_lo_fifo|dcfifo:dcfifo_component|dcfifo_qis1:auto_generated|a_graycounter_pdc:wrptr_g1p|counter8a6                        ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; dataFIFO:data_lo_fifo|dcfifo:dcfifo_component|dcfifo_qis1:auto_generated|a_graycounter_pdc:wrptr_g1p|counter8a6~DUPLICATE                        ;                  ;                       ;
; dataFIFO:data_lo_fifo|dcfifo:dcfifo_component|dcfifo_qis1:auto_generated|a_graycounter_pdc:wrptr_g1p|counter8a7                        ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; dataFIFO:data_lo_fifo|dcfifo:dcfifo_component|dcfifo_qis1:auto_generated|a_graycounter_pdc:wrptr_g1p|counter8a7~DUPLICATE                        ;                  ;                       ;
; dataFIFO:data_lo_fifo|dcfifo:dcfifo_component|dcfifo_qis1:auto_generated|a_graycounter_pdc:wrptr_g1p|counter8a9                        ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; dataFIFO:data_lo_fifo|dcfifo:dcfifo_component|dcfifo_qis1:auto_generated|a_graycounter_pdc:wrptr_g1p|counter8a9~DUPLICATE                        ;                  ;                       ;
; dataFIFO:data_lo_fifo|dcfifo:dcfifo_component|dcfifo_qis1:auto_generated|a_graycounter_pdc:wrptr_g1p|counter8a10                       ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; dataFIFO:data_lo_fifo|dcfifo:dcfifo_component|dcfifo_qis1:auto_generated|a_graycounter_pdc:wrptr_g1p|counter8a10~DUPLICATE                       ;                  ;                       ;
; dataFIFO:data_lo_fifo|dcfifo:dcfifo_component|dcfifo_qis1:auto_generated|a_graycounter_pdc:wrptr_g1p|counter8a12                       ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; dataFIFO:data_lo_fifo|dcfifo:dcfifo_component|dcfifo_qis1:auto_generated|a_graycounter_pdc:wrptr_g1p|counter8a12~DUPLICATE                       ;                  ;                       ;
; dataFIFO:data_lo_fifo|dcfifo:dcfifo_component|dcfifo_qis1:auto_generated|a_graycounter_pdc:wrptr_g1p|counter8a13                       ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; dataFIFO:data_lo_fifo|dcfifo:dcfifo_component|dcfifo_qis1:auto_generated|a_graycounter_pdc:wrptr_g1p|counter8a13~DUPLICATE                       ;                  ;                       ;
; dataFIFO:data_lo_fifo|dcfifo:dcfifo_component|dcfifo_qis1:auto_generated|a_graycounter_pdc:wrptr_g1p|counter8a15                       ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; dataFIFO:data_lo_fifo|dcfifo:dcfifo_component|dcfifo_qis1:auto_generated|a_graycounter_pdc:wrptr_g1p|counter8a15~DUPLICATE                       ;                  ;                       ;
; dataFIFO:data_lo_fifo|dcfifo:dcfifo_component|dcfifo_qis1:auto_generated|a_graycounter_pdc:wrptr_g1p|parity9                           ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; dataFIFO:data_lo_fifo|dcfifo:dcfifo_component|dcfifo_qis1:auto_generated|a_graycounter_pdc:wrptr_g1p|parity9~DUPLICATE                           ;                  ;                       ;
; dataFIFO:data_lo_fifo|dcfifo:dcfifo_component|dcfifo_qis1:auto_generated|a_graycounter_tv6:rdptr_g1p|counter5a0                        ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; dataFIFO:data_lo_fifo|dcfifo:dcfifo_component|dcfifo_qis1:auto_generated|a_graycounter_tv6:rdptr_g1p|counter5a0~DUPLICATE                        ;                  ;                       ;
; dataFIFO:data_lo_fifo|dcfifo:dcfifo_component|dcfifo_qis1:auto_generated|a_graycounter_tv6:rdptr_g1p|counter5a1                        ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; dataFIFO:data_lo_fifo|dcfifo:dcfifo_component|dcfifo_qis1:auto_generated|a_graycounter_tv6:rdptr_g1p|counter5a1~DUPLICATE                        ;                  ;                       ;
; dataFIFO:data_lo_fifo|dcfifo:dcfifo_component|dcfifo_qis1:auto_generated|a_graycounter_tv6:rdptr_g1p|counter5a4                        ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; dataFIFO:data_lo_fifo|dcfifo:dcfifo_component|dcfifo_qis1:auto_generated|a_graycounter_tv6:rdptr_g1p|counter5a4~DUPLICATE                        ;                  ;                       ;
; dataFIFO:data_lo_fifo|dcfifo:dcfifo_component|dcfifo_qis1:auto_generated|a_graycounter_tv6:rdptr_g1p|counter5a8                        ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; dataFIFO:data_lo_fifo|dcfifo:dcfifo_component|dcfifo_qis1:auto_generated|a_graycounter_tv6:rdptr_g1p|counter5a8~DUPLICATE                        ;                  ;                       ;
; dataFIFO:data_lo_fifo|dcfifo:dcfifo_component|dcfifo_qis1:auto_generated|a_graycounter_tv6:rdptr_g1p|counter5a11                       ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; dataFIFO:data_lo_fifo|dcfifo:dcfifo_component|dcfifo_qis1:auto_generated|a_graycounter_tv6:rdptr_g1p|counter5a11~DUPLICATE                       ;                  ;                       ;
; dataFIFO:data_lo_fifo|dcfifo:dcfifo_component|dcfifo_qis1:auto_generated|a_graycounter_tv6:rdptr_g1p|counter5a15                       ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; dataFIFO:data_lo_fifo|dcfifo:dcfifo_component|dcfifo_qis1:auto_generated|a_graycounter_tv6:rdptr_g1p|counter5a15~DUPLICATE                       ;                  ;                       ;
; dataFIFO:data_lo_fifo|dcfifo:dcfifo_component|dcfifo_qis1:auto_generated|rdptr_g[1]                                                    ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; dataFIFO:data_lo_fifo|dcfifo:dcfifo_component|dcfifo_qis1:auto_generated|rdptr_g[1]~DUPLICATE                                                    ;                  ;                       ;
; dataFIFO:data_lo_fifo|dcfifo:dcfifo_component|dcfifo_qis1:auto_generated|rdptr_g[2]                                                    ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; dataFIFO:data_lo_fifo|dcfifo:dcfifo_component|dcfifo_qis1:auto_generated|rdptr_g[2]~DUPLICATE                                                    ;                  ;                       ;
; dataFIFO:data_lo_fifo|dcfifo:dcfifo_component|dcfifo_qis1:auto_generated|rdptr_g[6]                                                    ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; dataFIFO:data_lo_fifo|dcfifo:dcfifo_component|dcfifo_qis1:auto_generated|rdptr_g[6]~DUPLICATE                                                    ;                  ;                       ;
; dataFIFO:data_lo_fifo|dcfifo:dcfifo_component|dcfifo_qis1:auto_generated|rdptr_g[14]                                                   ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; dataFIFO:data_lo_fifo|dcfifo:dcfifo_component|dcfifo_qis1:auto_generated|rdptr_g[14]~DUPLICATE                                                   ;                  ;                       ;
; dataFIFO:data_lo_fifo|dcfifo:dcfifo_component|dcfifo_qis1:auto_generated|wrptr_g[3]                                                    ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; dataFIFO:data_lo_fifo|dcfifo:dcfifo_component|dcfifo_qis1:auto_generated|wrptr_g[3]~DUPLICATE                                                    ;                  ;                       ;
; dataFIFO:data_lo_fifo|dcfifo:dcfifo_component|dcfifo_qis1:auto_generated|wrptr_g[4]                                                    ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; dataFIFO:data_lo_fifo|dcfifo:dcfifo_component|dcfifo_qis1:auto_generated|wrptr_g[4]~DUPLICATE                                                    ;                  ;                       ;
; dataFIFO:data_lo_fifo|dcfifo:dcfifo_component|dcfifo_qis1:auto_generated|wrptr_g[6]                                                    ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; dataFIFO:data_lo_fifo|dcfifo:dcfifo_component|dcfifo_qis1:auto_generated|wrptr_g[6]~DUPLICATE                                                    ;                  ;                       ;
; dataFIFO:data_lo_fifo|dcfifo:dcfifo_component|dcfifo_qis1:auto_generated|wrptr_g[9]                                                    ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; dataFIFO:data_lo_fifo|dcfifo:dcfifo_component|dcfifo_qis1:auto_generated|wrptr_g[9]~DUPLICATE                                                    ;                  ;                       ;
; dataFIFO:data_lo_fifo|dcfifo:dcfifo_component|dcfifo_qis1:auto_generated|wrptr_g[15]                                                   ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; dataFIFO:data_lo_fifo|dcfifo:dcfifo_component|dcfifo_qis1:auto_generated|wrptr_g[15]~DUPLICATE                                                   ;                  ;                       ;
; in_FSM:in_FSM_inst|FIFO_1:inbuff_priority|dcfifo:dcfifo_component|dcfifo_q9q1:auto_generated|a_graycounter_tv6:rdptr_g1p|counter5a0    ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; in_FSM:in_FSM_inst|FIFO_1:inbuff_priority|dcfifo:dcfifo_component|dcfifo_q9q1:auto_generated|a_graycounter_tv6:rdptr_g1p|counter5a0~DUPLICATE    ;                  ;                       ;
; in_FSM:in_FSM_inst|FIFO_1:inbuff_priority|dcfifo:dcfifo_component|dcfifo_q9q1:auto_generated|a_graycounter_tv6:rdptr_g1p|counter5a1    ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; in_FSM:in_FSM_inst|FIFO_1:inbuff_priority|dcfifo:dcfifo_component|dcfifo_q9q1:auto_generated|a_graycounter_tv6:rdptr_g1p|counter5a1~DUPLICATE    ;                  ;                       ;
; in_FSM:in_FSM_inst|FIFO_1:inbuff_priority|dcfifo:dcfifo_component|dcfifo_q9q1:auto_generated|a_graycounter_tv6:rdptr_g1p|counter5a2    ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; in_FSM:in_FSM_inst|FIFO_1:inbuff_priority|dcfifo:dcfifo_component|dcfifo_q9q1:auto_generated|a_graycounter_tv6:rdptr_g1p|counter5a2~DUPLICATE    ;                  ;                       ;
; in_FSM:in_FSM_inst|FIFO_1:inbuff_priority|dcfifo:dcfifo_component|dcfifo_q9q1:auto_generated|a_graycounter_tv6:rdptr_g1p|counter5a4    ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; in_FSM:in_FSM_inst|FIFO_1:inbuff_priority|dcfifo:dcfifo_component|dcfifo_q9q1:auto_generated|a_graycounter_tv6:rdptr_g1p|counter5a4~DUPLICATE    ;                  ;                       ;
; in_FSM:in_FSM_inst|FIFO_1:inbuff_priority|dcfifo:dcfifo_component|dcfifo_q9q1:auto_generated|a_graycounter_tv6:rdptr_g1p|counter5a5    ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; in_FSM:in_FSM_inst|FIFO_1:inbuff_priority|dcfifo:dcfifo_component|dcfifo_q9q1:auto_generated|a_graycounter_tv6:rdptr_g1p|counter5a5~DUPLICATE    ;                  ;                       ;
; in_FSM:in_FSM_inst|FIFO_1:inbuff_priority|dcfifo:dcfifo_component|dcfifo_q9q1:auto_generated|a_graycounter_tv6:rdptr_g1p|counter5a6    ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; in_FSM:in_FSM_inst|FIFO_1:inbuff_priority|dcfifo:dcfifo_component|dcfifo_q9q1:auto_generated|a_graycounter_tv6:rdptr_g1p|counter5a6~DUPLICATE    ;                  ;                       ;
; in_FSM:in_FSM_inst|FIFO_1:inbuff_priority|dcfifo:dcfifo_component|dcfifo_q9q1:auto_generated|a_graycounter_tv6:rdptr_g1p|counter5a7    ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; in_FSM:in_FSM_inst|FIFO_1:inbuff_priority|dcfifo:dcfifo_component|dcfifo_q9q1:auto_generated|a_graycounter_tv6:rdptr_g1p|counter5a7~DUPLICATE    ;                  ;                       ;
; in_FSM:in_FSM_inst|FIFO_1:inbuff_priority|dcfifo:dcfifo_component|dcfifo_q9q1:auto_generated|a_graycounter_tv6:rdptr_g1p|counter5a8    ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; in_FSM:in_FSM_inst|FIFO_1:inbuff_priority|dcfifo:dcfifo_component|dcfifo_q9q1:auto_generated|a_graycounter_tv6:rdptr_g1p|counter5a8~DUPLICATE    ;                  ;                       ;
; in_FSM:in_FSM_inst|FIFO_1:inbuff_priority|dcfifo:dcfifo_component|dcfifo_q9q1:auto_generated|a_graycounter_tv6:rdptr_g1p|counter5a9    ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; in_FSM:in_FSM_inst|FIFO_1:inbuff_priority|dcfifo:dcfifo_component|dcfifo_q9q1:auto_generated|a_graycounter_tv6:rdptr_g1p|counter5a9~DUPLICATE    ;                  ;                       ;
; in_FSM:in_FSM_inst|FIFO_1:inbuff_priority|dcfifo:dcfifo_component|dcfifo_q9q1:auto_generated|a_graycounter_tv6:rdptr_g1p|counter5a10   ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; in_FSM:in_FSM_inst|FIFO_1:inbuff_priority|dcfifo:dcfifo_component|dcfifo_q9q1:auto_generated|a_graycounter_tv6:rdptr_g1p|counter5a10~DUPLICATE   ;                  ;                       ;
; in_FSM:in_FSM_inst|FIFO_1:inbuff_priority|dcfifo:dcfifo_component|dcfifo_q9q1:auto_generated|a_graycounter_tv6:rdptr_g1p|counter5a11   ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; in_FSM:in_FSM_inst|FIFO_1:inbuff_priority|dcfifo:dcfifo_component|dcfifo_q9q1:auto_generated|a_graycounter_tv6:rdptr_g1p|counter5a11~DUPLICATE   ;                  ;                       ;
; in_FSM:in_FSM_inst|FIFO_1:inbuff_priority|dcfifo:dcfifo_component|dcfifo_q9q1:auto_generated|a_graycounter_tv6:rdptr_g1p|counter5a12   ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; in_FSM:in_FSM_inst|FIFO_1:inbuff_priority|dcfifo:dcfifo_component|dcfifo_q9q1:auto_generated|a_graycounter_tv6:rdptr_g1p|counter5a12~DUPLICATE   ;                  ;                       ;
; in_FSM:in_FSM_inst|FIFO_1:inbuff_priority|dcfifo:dcfifo_component|dcfifo_q9q1:auto_generated|a_graycounter_tv6:rdptr_g1p|counter5a13   ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; in_FSM:in_FSM_inst|FIFO_1:inbuff_priority|dcfifo:dcfifo_component|dcfifo_q9q1:auto_generated|a_graycounter_tv6:rdptr_g1p|counter5a13~DUPLICATE   ;                  ;                       ;
; in_FSM:in_FSM_inst|FIFO_1:inbuff_priority|dcfifo:dcfifo_component|dcfifo_q9q1:auto_generated|a_graycounter_tv6:rdptr_g1p|counter5a15   ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; in_FSM:in_FSM_inst|FIFO_1:inbuff_priority|dcfifo:dcfifo_component|dcfifo_q9q1:auto_generated|a_graycounter_tv6:rdptr_g1p|counter5a15~DUPLICATE   ;                  ;                       ;
; in_FSM:in_FSM_inst|FIFO_1:inbuff_stop|dcfifo:dcfifo_component|dcfifo_q9q1:auto_generated|a_graycounter_tv6:rdptr_g1p|counter5a0        ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; in_FSM:in_FSM_inst|FIFO_1:inbuff_stop|dcfifo:dcfifo_component|dcfifo_q9q1:auto_generated|a_graycounter_tv6:rdptr_g1p|counter5a0~DUPLICATE        ;                  ;                       ;
; in_FSM:in_FSM_inst|FIFO_1:inbuff_stop|dcfifo:dcfifo_component|dcfifo_q9q1:auto_generated|a_graycounter_tv6:rdptr_g1p|counter5a1        ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; in_FSM:in_FSM_inst|FIFO_1:inbuff_stop|dcfifo:dcfifo_component|dcfifo_q9q1:auto_generated|a_graycounter_tv6:rdptr_g1p|counter5a1~DUPLICATE        ;                  ;                       ;
; in_FSM:in_FSM_inst|FIFO_1:inbuff_stop|dcfifo:dcfifo_component|dcfifo_q9q1:auto_generated|a_graycounter_tv6:rdptr_g1p|counter5a5        ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; in_FSM:in_FSM_inst|FIFO_1:inbuff_stop|dcfifo:dcfifo_component|dcfifo_q9q1:auto_generated|a_graycounter_tv6:rdptr_g1p|counter5a5~DUPLICATE        ;                  ;                       ;
; in_FSM:in_FSM_inst|FIFO_1:inbuff_stop|dcfifo:dcfifo_component|dcfifo_q9q1:auto_generated|a_graycounter_tv6:rdptr_g1p|counter5a6        ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; in_FSM:in_FSM_inst|FIFO_1:inbuff_stop|dcfifo:dcfifo_component|dcfifo_q9q1:auto_generated|a_graycounter_tv6:rdptr_g1p|counter5a6~DUPLICATE        ;                  ;                       ;
; in_FSM:in_FSM_inst|FIFO_1:inbuff_stop|dcfifo:dcfifo_component|dcfifo_q9q1:auto_generated|a_graycounter_tv6:rdptr_g1p|counter5a8        ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; in_FSM:in_FSM_inst|FIFO_1:inbuff_stop|dcfifo:dcfifo_component|dcfifo_q9q1:auto_generated|a_graycounter_tv6:rdptr_g1p|counter5a8~DUPLICATE        ;                  ;                       ;
; in_FSM:in_FSM_inst|FIFO_1:inbuff_stop|dcfifo:dcfifo_component|dcfifo_q9q1:auto_generated|a_graycounter_tv6:rdptr_g1p|counter5a9        ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; in_FSM:in_FSM_inst|FIFO_1:inbuff_stop|dcfifo:dcfifo_component|dcfifo_q9q1:auto_generated|a_graycounter_tv6:rdptr_g1p|counter5a9~DUPLICATE        ;                  ;                       ;
; in_FSM:in_FSM_inst|FIFO_1:inbuff_stop|dcfifo:dcfifo_component|dcfifo_q9q1:auto_generated|a_graycounter_tv6:rdptr_g1p|counter5a11       ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; in_FSM:in_FSM_inst|FIFO_1:inbuff_stop|dcfifo:dcfifo_component|dcfifo_q9q1:auto_generated|a_graycounter_tv6:rdptr_g1p|counter5a11~DUPLICATE       ;                  ;                       ;
; in_FSM:in_FSM_inst|FIFO_1:inbuff_stop|dcfifo:dcfifo_component|dcfifo_q9q1:auto_generated|a_graycounter_tv6:rdptr_g1p|counter5a12       ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; in_FSM:in_FSM_inst|FIFO_1:inbuff_stop|dcfifo:dcfifo_component|dcfifo_q9q1:auto_generated|a_graycounter_tv6:rdptr_g1p|counter5a12~DUPLICATE       ;                  ;                       ;
; in_FSM:in_FSM_inst|FIFO_1:inbuff_stop|dcfifo:dcfifo_component|dcfifo_q9q1:auto_generated|a_graycounter_tv6:rdptr_g1p|counter5a13       ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; in_FSM:in_FSM_inst|FIFO_1:inbuff_stop|dcfifo:dcfifo_component|dcfifo_q9q1:auto_generated|a_graycounter_tv6:rdptr_g1p|counter5a13~DUPLICATE       ;                  ;                       ;
; in_FSM:in_FSM_inst|FIFO_1:inbuff_stop|dcfifo:dcfifo_component|dcfifo_q9q1:auto_generated|rdptr_g[0]                                    ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; in_FSM:in_FSM_inst|FIFO_1:inbuff_stop|dcfifo:dcfifo_component|dcfifo_q9q1:auto_generated|rdptr_g[0]~DUPLICATE                                    ;                  ;                       ;
; in_FSM:in_FSM_inst|FIFO_1:inbuff_stop|dcfifo:dcfifo_component|dcfifo_q9q1:auto_generated|rdptr_g[9]                                    ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; in_FSM:in_FSM_inst|FIFO_1:inbuff_stop|dcfifo:dcfifo_component|dcfifo_q9q1:auto_generated|rdptr_g[9]~DUPLICATE                                    ;                  ;                       ;
; in_FSM:in_FSM_inst|inbuff:inbuff_comp|dcfifo:dcfifo_component|dcfifo_2aq1:auto_generated|a_graycounter_sv6:rdptr_g1p|counter5a0        ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; in_FSM:in_FSM_inst|inbuff:inbuff_comp|dcfifo:dcfifo_component|dcfifo_2aq1:auto_generated|a_graycounter_sv6:rdptr_g1p|counter5a0~DUPLICATE        ;                  ;                       ;
; in_FSM:in_FSM_inst|inbuff:inbuff_comp|dcfifo:dcfifo_component|dcfifo_2aq1:auto_generated|a_graycounter_sv6:rdptr_g1p|counter5a2        ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; in_FSM:in_FSM_inst|inbuff:inbuff_comp|dcfifo:dcfifo_component|dcfifo_2aq1:auto_generated|a_graycounter_sv6:rdptr_g1p|counter5a2~DUPLICATE        ;                  ;                       ;
; in_FSM:in_FSM_inst|inbuff:inbuff_comp|dcfifo:dcfifo_component|dcfifo_2aq1:auto_generated|a_graycounter_sv6:rdptr_g1p|counter5a4        ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; in_FSM:in_FSM_inst|inbuff:inbuff_comp|dcfifo:dcfifo_component|dcfifo_2aq1:auto_generated|a_graycounter_sv6:rdptr_g1p|counter5a4~DUPLICATE        ;                  ;                       ;
; in_FSM:in_FSM_inst|inbuff:inbuff_comp|dcfifo:dcfifo_component|dcfifo_2aq1:auto_generated|a_graycounter_sv6:rdptr_g1p|counter5a5        ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; in_FSM:in_FSM_inst|inbuff:inbuff_comp|dcfifo:dcfifo_component|dcfifo_2aq1:auto_generated|a_graycounter_sv6:rdptr_g1p|counter5a5~DUPLICATE        ;                  ;                       ;
; in_FSM:in_FSM_inst|inbuff:inbuff_comp|dcfifo:dcfifo_component|dcfifo_2aq1:auto_generated|a_graycounter_sv6:rdptr_g1p|counter5a6        ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; in_FSM:in_FSM_inst|inbuff:inbuff_comp|dcfifo:dcfifo_component|dcfifo_2aq1:auto_generated|a_graycounter_sv6:rdptr_g1p|counter5a6~DUPLICATE        ;                  ;                       ;
; in_FSM:in_FSM_inst|inbuff:inbuff_comp|dcfifo:dcfifo_component|dcfifo_2aq1:auto_generated|a_graycounter_sv6:rdptr_g1p|counter5a7        ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; in_FSM:in_FSM_inst|inbuff:inbuff_comp|dcfifo:dcfifo_component|dcfifo_2aq1:auto_generated|a_graycounter_sv6:rdptr_g1p|counter5a7~DUPLICATE        ;                  ;                       ;
; in_FSM:in_FSM_inst|inbuff:inbuff_comp|dcfifo:dcfifo_component|dcfifo_2aq1:auto_generated|a_graycounter_sv6:rdptr_g1p|counter5a8        ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; in_FSM:in_FSM_inst|inbuff:inbuff_comp|dcfifo:dcfifo_component|dcfifo_2aq1:auto_generated|a_graycounter_sv6:rdptr_g1p|counter5a8~DUPLICATE        ;                  ;                       ;
; in_FSM:in_FSM_inst|inbuff:inbuff_comp|dcfifo:dcfifo_component|dcfifo_2aq1:auto_generated|a_graycounter_sv6:rdptr_g1p|counter5a9        ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; in_FSM:in_FSM_inst|inbuff:inbuff_comp|dcfifo:dcfifo_component|dcfifo_2aq1:auto_generated|a_graycounter_sv6:rdptr_g1p|counter5a9~DUPLICATE        ;                  ;                       ;
; in_FSM:in_FSM_inst|inbuff:inbuff_comp|dcfifo:dcfifo_component|dcfifo_2aq1:auto_generated|a_graycounter_sv6:rdptr_g1p|counter5a10       ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; in_FSM:in_FSM_inst|inbuff:inbuff_comp|dcfifo:dcfifo_component|dcfifo_2aq1:auto_generated|a_graycounter_sv6:rdptr_g1p|counter5a10~DUPLICATE       ;                  ;                       ;
; in_FSM:in_FSM_inst|inbuff:inbuff_comp|dcfifo:dcfifo_component|dcfifo_2aq1:auto_generated|a_graycounter_sv6:rdptr_g1p|counter5a12       ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; in_FSM:in_FSM_inst|inbuff:inbuff_comp|dcfifo:dcfifo_component|dcfifo_2aq1:auto_generated|a_graycounter_sv6:rdptr_g1p|counter5a12~DUPLICATE       ;                  ;                       ;
; in_FSM:in_FSM_inst|inbuff:inbuff_comp|dcfifo:dcfifo_component|dcfifo_2aq1:auto_generated|rdptr_g[2]                                    ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; in_FSM:in_FSM_inst|inbuff:inbuff_comp|dcfifo:dcfifo_component|dcfifo_2aq1:auto_generated|rdptr_g[2]~DUPLICATE                                    ;                  ;                       ;
; in_FSM:in_FSM_inst|inbuff:inbuff_comp|dcfifo:dcfifo_component|dcfifo_2aq1:auto_generated|rdptr_g[8]                                    ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; in_FSM:in_FSM_inst|inbuff:inbuff_comp|dcfifo:dcfifo_component|dcfifo_2aq1:auto_generated|rdptr_g[8]~DUPLICATE                                    ;                  ;                       ;
; in_FSM:in_FSM_inst|inbuffcon:inbuffcon_comp|dcfifo:dcfifo_component|dcfifo_ucq1:auto_generated|a_graycounter_sv6:rdptr_g1p|counter5a0  ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; in_FSM:in_FSM_inst|inbuffcon:inbuffcon_comp|dcfifo:dcfifo_component|dcfifo_ucq1:auto_generated|a_graycounter_sv6:rdptr_g1p|counter5a0~DUPLICATE  ;                  ;                       ;
; in_FSM:in_FSM_inst|inbuffcon:inbuffcon_comp|dcfifo:dcfifo_component|dcfifo_ucq1:auto_generated|a_graycounter_sv6:rdptr_g1p|counter5a1  ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; in_FSM:in_FSM_inst|inbuffcon:inbuffcon_comp|dcfifo:dcfifo_component|dcfifo_ucq1:auto_generated|a_graycounter_sv6:rdptr_g1p|counter5a1~DUPLICATE  ;                  ;                       ;
; in_FSM:in_FSM_inst|inbuffcon:inbuffcon_comp|dcfifo:dcfifo_component|dcfifo_ucq1:auto_generated|a_graycounter_sv6:rdptr_g1p|counter5a2  ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; in_FSM:in_FSM_inst|inbuffcon:inbuffcon_comp|dcfifo:dcfifo_component|dcfifo_ucq1:auto_generated|a_graycounter_sv6:rdptr_g1p|counter5a2~DUPLICATE  ;                  ;                       ;
; in_FSM:in_FSM_inst|inbuffcon:inbuffcon_comp|dcfifo:dcfifo_component|dcfifo_ucq1:auto_generated|a_graycounter_sv6:rdptr_g1p|counter5a5  ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; in_FSM:in_FSM_inst|inbuffcon:inbuffcon_comp|dcfifo:dcfifo_component|dcfifo_ucq1:auto_generated|a_graycounter_sv6:rdptr_g1p|counter5a5~DUPLICATE  ;                  ;                       ;
; in_FSM:in_FSM_inst|inbuffcon:inbuffcon_comp|dcfifo:dcfifo_component|dcfifo_ucq1:auto_generated|a_graycounter_sv6:rdptr_g1p|counter5a6  ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; in_FSM:in_FSM_inst|inbuffcon:inbuffcon_comp|dcfifo:dcfifo_component|dcfifo_ucq1:auto_generated|a_graycounter_sv6:rdptr_g1p|counter5a6~DUPLICATE  ;                  ;                       ;
; in_FSM:in_FSM_inst|inbuffcon:inbuffcon_comp|dcfifo:dcfifo_component|dcfifo_ucq1:auto_generated|a_graycounter_sv6:rdptr_g1p|counter5a7  ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; in_FSM:in_FSM_inst|inbuffcon:inbuffcon_comp|dcfifo:dcfifo_component|dcfifo_ucq1:auto_generated|a_graycounter_sv6:rdptr_g1p|counter5a7~DUPLICATE  ;                  ;                       ;
; in_FSM:in_FSM_inst|inbuffcon:inbuffcon_comp|dcfifo:dcfifo_component|dcfifo_ucq1:auto_generated|a_graycounter_sv6:rdptr_g1p|counter5a8  ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; in_FSM:in_FSM_inst|inbuffcon:inbuffcon_comp|dcfifo:dcfifo_component|dcfifo_ucq1:auto_generated|a_graycounter_sv6:rdptr_g1p|counter5a8~DUPLICATE  ;                  ;                       ;
; in_FSM:in_FSM_inst|inbuffcon:inbuffcon_comp|dcfifo:dcfifo_component|dcfifo_ucq1:auto_generated|a_graycounter_sv6:rdptr_g1p|counter5a9  ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; in_FSM:in_FSM_inst|inbuffcon:inbuffcon_comp|dcfifo:dcfifo_component|dcfifo_ucq1:auto_generated|a_graycounter_sv6:rdptr_g1p|counter5a9~DUPLICATE  ;                  ;                       ;
; in_FSM:in_FSM_inst|inbuffcon:inbuffcon_comp|dcfifo:dcfifo_component|dcfifo_ucq1:auto_generated|a_graycounter_sv6:rdptr_g1p|counter5a10 ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; in_FSM:in_FSM_inst|inbuffcon:inbuffcon_comp|dcfifo:dcfifo_component|dcfifo_ucq1:auto_generated|a_graycounter_sv6:rdptr_g1p|counter5a10~DUPLICATE ;                  ;                       ;
; in_FSM:in_FSM_inst|inbuffcon:inbuffcon_comp|dcfifo:dcfifo_component|dcfifo_ucq1:auto_generated|a_graycounter_sv6:rdptr_g1p|counter5a11 ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; in_FSM:in_FSM_inst|inbuffcon:inbuffcon_comp|dcfifo:dcfifo_component|dcfifo_ucq1:auto_generated|a_graycounter_sv6:rdptr_g1p|counter5a11~DUPLICATE ;                  ;                       ;
; in_FSM:in_FSM_inst|inbuffcon:inbuffcon_comp|dcfifo:dcfifo_component|dcfifo_ucq1:auto_generated|a_graycounter_sv6:rdptr_g1p|counter5a12 ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; in_FSM:in_FSM_inst|inbuffcon:inbuffcon_comp|dcfifo:dcfifo_component|dcfifo_ucq1:auto_generated|a_graycounter_sv6:rdptr_g1p|counter5a12~DUPLICATE ;                  ;                       ;
; in_FSM:in_FSM_inst|inbuffcon:inbuffcon_comp|dcfifo:dcfifo_component|dcfifo_ucq1:auto_generated|rdptr_g[3]                              ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; in_FSM:in_FSM_inst|inbuffcon:inbuffcon_comp|dcfifo:dcfifo_component|dcfifo_ucq1:auto_generated|rdptr_g[3]~DUPLICATE                              ;                  ;                       ;
; in_FSM:in_FSM_inst|inbuffcon:inbuffcon_comp|dcfifo:dcfifo_component|dcfifo_ucq1:auto_generated|rdptr_g[12]                             ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; in_FSM:in_FSM_inst|inbuffcon:inbuffcon_comp|dcfifo:dcfifo_component|dcfifo_ucq1:auto_generated|rdptr_g[12]~DUPLICATE                             ;                  ;                       ;
; in_FSM:in_FSM_inst|inbuffcon:inbuffcon_comp|dcfifo:dcfifo_component|dcfifo_ucq1:auto_generated|rdptr_g[14]                             ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; in_FSM:in_FSM_inst|inbuffcon:inbuffcon_comp|dcfifo:dcfifo_component|dcfifo_ucq1:auto_generated|rdptr_g[14]~DUPLICATE                             ;                  ;                       ;
; in_FSM:in_FSM_inst|pakstak:packetstack|currst.h                                                                                        ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; in_FSM:in_FSM_inst|pakstak:packetstack|currst.h~DUPLICATE                                                                                        ;                  ;                       ;
; in_FSM:in_FSM_inst|pakstak:packetstack|currst.j                                                                                        ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; in_FSM:in_FSM_inst|pakstak:packetstack|currst.j~DUPLICATE                                                                                        ;                  ;                       ;
; in_FSM:in_FSM_inst|pakstak:packetstack|currst.o                                                                                        ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; in_FSM:in_FSM_inst|pakstak:packetstack|currst.o~DUPLICATE                                                                                        ;                  ;                       ;
; in_FSM:in_FSM_inst|tren:transmitenable|curr.a                                                                                          ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; in_FSM:in_FSM_inst|tren:transmitenable|curr.a~DUPLICATE                                                                                          ;                  ;                       ;
+----------------------------------------------------------------------------------------------------------------------------------------+------------+---------------------------------------------------+----------------------------+-----------+----------------+--------------------------------------------------------------------------------------------------------------------------------------------------+------------------+-----------------------+


+-----------------------------------------------------------------------------------------+
; Ignored Assignments                                                                     ;
+----------+----------------+--------------+-------------+---------------+----------------+
; Name     ; Ignored Entity ; Ignored From ; Ignored To  ; Ignored Value ; Ignored Source ;
+----------+----------------+--------------+-------------+---------------+----------------+
; Location ;                ;              ; clk         ; PIN_Y2        ; QSF Assignment ;
; Location ;                ;              ; clk_out     ; PIN_AB22      ; QSF Assignment ;
; Location ;                ;              ; data_in[0]  ; PIN_AB28      ; QSF Assignment ;
; Location ;                ;              ; data_in[1]  ; PIN_AC28      ; QSF Assignment ;
; Location ;                ;              ; data_in[2]  ; PIN_AC27      ; QSF Assignment ;
; Location ;                ;              ; data_in[3]  ; PIN_AD27      ; QSF Assignment ;
; Location ;                ;              ; data_in[4]  ; PIN_AD26      ; QSF Assignment ;
; Location ;                ;              ; data_in[5]  ; PIN_AE26      ; QSF Assignment ;
; Location ;                ;              ; data_in[6]  ; PIN_AE25      ; QSF Assignment ;
; Location ;                ;              ; data_in[7]  ; PIN_AF25      ; QSF Assignment ;
; Location ;                ;              ; data_out[0] ; PIN_AB21      ; QSF Assignment ;
; Location ;                ;              ; data_out[1] ; PIN_AC21      ; QSF Assignment ;
; Location ;                ;              ; data_out[2] ; PIN_AD21      ; QSF Assignment ;
; Location ;                ;              ; data_out[3] ; PIN_AD15      ; QSF Assignment ;
; Location ;                ;              ; rst_n       ; PIN_M23       ; QSF Assignment ;
; Location ;                ;              ; rst_out     ; PIN_H15       ; QSF Assignment ;
+----------+----------------+--------------+-------------+---------------+----------------+


+---------------------------------------------------------------------------------------------------+
; Incremental Compilation Preservation Summary                                                      ;
+---------------------+---------------------+----------------------------+--------------------------+
; Type                ; Total [A + B]       ; From Design Partitions [A] ; From Rapid Recompile [B] ;
+---------------------+---------------------+----------------------------+--------------------------+
; Placement (by node) ;                     ;                            ;                          ;
;     -- Requested    ; 0.00 % ( 0 / 3231 ) ; 0.00 % ( 0 / 3231 )        ; 0.00 % ( 0 / 3231 )      ;
;     -- Achieved     ; 0.00 % ( 0 / 3231 ) ; 0.00 % ( 0 / 3231 )        ; 0.00 % ( 0 / 3231 )      ;
;                     ;                     ;                            ;                          ;
; Routing (by net)    ;                     ;                            ;                          ;
;     -- Requested    ; 0.00 % ( 0 / 0 )    ; 0.00 % ( 0 / 0 )           ; 0.00 % ( 0 / 0 )         ;
;     -- Achieved     ; 0.00 % ( 0 / 0 )    ; 0.00 % ( 0 / 0 )           ; 0.00 % ( 0 / 0 )         ;
+---------------------+---------------------+----------------------------+--------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Incremental Compilation Partition Settings                                                                                                                                             ;
+--------------------------------+----------------+-------------------+-------------------------+------------------------+------------------------------+--------------------------------+
; Partition Name                 ; Partition Type ; Netlist Type Used ; Preservation Level Used ; Netlist Type Requested ; Preservation Level Requested ; Contents                       ;
+--------------------------------+----------------+-------------------+-------------------------+------------------------+------------------------------+--------------------------------+
; Top                            ; User-created   ; Source File       ; N/A                     ; Source File            ; N/A                          ;                                ;
; hard_block:auto_generated_inst ; Auto-generated ; Source File       ; N/A                     ; Source File            ; N/A                          ; hard_block:auto_generated_inst ;
+--------------------------------+----------------+-------------------+-------------------------+------------------------+------------------------------+--------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------+
; Incremental Compilation Placement Preservation                                                                                     ;
+--------------------------------+-----------------------+-------------------------+-------------------+---------------------+-------+
; Partition Name                 ; Preservation Achieved ; Preservation Level Used ; Netlist Type Used ; Preservation Method ; Notes ;
+--------------------------------+-----------------------+-------------------------+-------------------+---------------------+-------+
; Top                            ; 0.00 % ( 0 / 3231 )   ; N/A                     ; Source File       ; N/A                 ;       ;
; hard_block:auto_generated_inst ; 0.00 % ( 0 / 0 )      ; N/A                     ; Source File       ; N/A                 ;       ;
+--------------------------------+-----------------------+-------------------------+-------------------+---------------------+-------+


+--------------+
; Pin-Out File ;
+--------------+
The pin-out file can be found in C:/altera_lite/16.0/xlit/Xmit/output_files/Xmit.pin.


+---------------------------------------------------------------------------------------------+
; Fitter Resource Usage Summary                                                               ;
+-------------------------------------------------------------+-----------------------+-------+
; Resource                                                    ; Usage                 ; %     ;
+-------------------------------------------------------------+-----------------------+-------+
; Logic utilization (ALMs needed / total ALMs on device)      ; 727 / 18,480          ; 4 %   ;
; ALMs needed [=A-B+C]                                        ; 727                   ;       ;
;     [A] ALMs used in final placement [=a+b+c+d]             ; 1,071 / 18,480        ; 6 %   ;
;         [a] ALMs used for LUT logic and registers           ; 363                   ;       ;
;         [b] ALMs used for LUT logic                         ; 231                   ;       ;
;         [c] ALMs used for registers                         ; 477                   ;       ;
;         [d] ALMs used for memory (up to half of total ALMs) ; 0                     ;       ;
;     [B] Estimate of ALMs recoverable by dense packing       ; 346 / 18,480          ; 2 %   ;
;     [C] Estimate of ALMs unavailable [=a+b+c+d]             ; 2 / 18,480            ; < 1 % ;
;         [a] Due to location constrained logic               ; 0                     ;       ;
;         [b] Due to LAB-wide signal conflicts                ; 0                     ;       ;
;         [c] Due to LAB input limits                         ; 2                     ;       ;
;         [d] Due to virtual I/Os                             ; 0                     ;       ;
;                                                             ;                       ;       ;
; Difficulty packing design                                   ; Low                   ;       ;
;                                                             ;                       ;       ;
; Total LABs:  partially or completely used                   ; 197 / 1,848           ; 11 %  ;
;     -- Logic LABs                                           ; 197                   ;       ;
;     -- Memory LABs (up to half of total LABs)               ; 0                     ;       ;
;                                                             ;                       ;       ;
; Combinational ALUT usage for logic                          ; 1,091                 ;       ;
;     -- 7 input functions                                    ; 0                     ;       ;
;     -- 6 input functions                                    ; 351                   ;       ;
;     -- 5 input functions                                    ; 86                    ;       ;
;     -- 4 input functions                                    ; 258                   ;       ;
;     -- <=3 input functions                                  ; 396                   ;       ;
; Combinational ALUT usage for route-throughs                 ; 354                   ;       ;
; Dedicated logic registers                                   ; 1,922                 ;       ;
;     -- By type:                                             ;                       ;       ;
;         -- Primary logic registers                          ; 1,678 / 36,960        ; 5 %   ;
;         -- Secondary logic registers                        ; 244 / 36,960          ; < 1 % ;
;     -- By function:                                         ;                       ;       ;
;         -- Design implementation registers                  ; 1,735                 ;       ;
;         -- Routing optimization registers                   ; 187                   ;       ;
;                                                             ;                       ;       ;
; Virtual pins                                                ; 0                     ;       ;
; I/O pins                                                    ; 81 / 224              ; 36 %  ;
;     -- Clock pins                                           ; 5 / 9                 ; 56 %  ;
;     -- Dedicated input pins                                 ; 0 / 11                ; 0 %   ;
;                                                             ;                       ;       ;
; Global signals                                              ; 3                     ;       ;
; M10K blocks                                                 ; 240 / 308             ; 78 %  ;
; Total MLAB memory bits                                      ; 0                     ;       ;
; Total block memory bits                                     ; 1,966,080 / 3,153,920 ; 62 %  ;
; Total block memory implementation bits                      ; 2,457,600 / 3,153,920 ; 78 %  ;
;                                                             ;                       ;       ;
; Total DSP Blocks                                            ; 0 / 66                ; 0 %   ;
;                                                             ;                       ;       ;
; Fractional PLLs                                             ; 0 / 4                 ; 0 %   ;
; Global clocks                                               ; 3 / 16                ; 19 %  ;
; Quadrant clocks                                             ; 0 / 88                ; 0 %   ;
; SERDES Transmitters                                         ; 0 / 68                ; 0 %   ;
; SERDES Receivers                                            ; 0 / 68                ; 0 %   ;
; JTAGs                                                       ; 0 / 1                 ; 0 %   ;
; ASMI blocks                                                 ; 0 / 1                 ; 0 %   ;
; CRC blocks                                                  ; 0 / 1                 ; 0 %   ;
; Remote update blocks                                        ; 0 / 1                 ; 0 %   ;
; Oscillator blocks                                           ; 0 / 1                 ; 0 %   ;
; Impedance control blocks                                    ; 0 / 3                 ; 0 %   ;
; Average interconnect usage (total/H/V)                      ; 8.6% / 8.8% / 8.0%    ;       ;
; Peak interconnect usage (total/H/V)                         ; 27.5% / 29.1% / 22.5% ;       ;
; Maximum fan-out                                             ; 2095                  ;       ;
; Highest non-global fan-out                                  ; 673                   ;       ;
; Total fan-out                                               ; 18876                 ;       ;
; Average fan-out                                             ; 5.00                  ;       ;
+-------------------------------------------------------------+-----------------------+-------+


+----------------------------------------------------------------------------------------------------------------------+
; Fitter Partition Statistics                                                                                          ;
+-------------------------------------------------------------+-----------------------+--------------------------------+
; Statistic                                                   ; Top                   ; hard_block:auto_generated_inst ;
+-------------------------------------------------------------+-----------------------+--------------------------------+
; Logic utilization (ALMs needed / total ALMs on device)      ; 727 / 18480 ( 4 % )   ; 0 / 18480 ( 0 % )              ;
; ALMs needed [=A-B+C]                                        ; 727                   ; 0                              ;
;     [A] ALMs used in final placement [=a+b+c+d]             ; 1071 / 18480 ( 6 % )  ; 0 / 18480 ( 0 % )              ;
;         [a] ALMs used for LUT logic and registers           ; 363                   ; 0                              ;
;         [b] ALMs used for LUT logic                         ; 231                   ; 0                              ;
;         [c] ALMs used for registers                         ; 477                   ; 0                              ;
;         [d] ALMs used for memory (up to half of total ALMs) ; 0                     ; 0                              ;
;     [B] Estimate of ALMs recoverable by dense packing       ; 346 / 18480 ( 2 % )   ; 0 / 18480 ( 0 % )              ;
;     [C] Estimate of ALMs unavailable [=a+b+c+d]             ; 2 / 18480 ( < 1 % )   ; 0 / 18480 ( 0 % )              ;
;         [a] Due to location constrained logic               ; 0                     ; 0                              ;
;         [b] Due to LAB-wide signal conflicts                ; 0                     ; 0                              ;
;         [c] Due to LAB input limits                         ; 2                     ; 0                              ;
;         [d] Due to virtual I/Os                             ; 0                     ; 0                              ;
;                                                             ;                       ;                                ;
; Difficulty packing design                                   ; Low                   ; Low                            ;
;                                                             ;                       ;                                ;
; Total LABs:  partially or completely used                   ; 197 / 1848 ( 11 % )   ; 0 / 1848 ( 0 % )               ;
;     -- Logic LABs                                           ; 197                   ; 0                              ;
;     -- Memory LABs (up to half of total LABs)               ; 0                     ; 0                              ;
;                                                             ;                       ;                                ;
; Combinational ALUT usage for logic                          ; 1091                  ; 0                              ;
;     -- 7 input functions                                    ; 0                     ; 0                              ;
;     -- 6 input functions                                    ; 351                   ; 0                              ;
;     -- 5 input functions                                    ; 86                    ; 0                              ;
;     -- 4 input functions                                    ; 258                   ; 0                              ;
;     -- <=3 input functions                                  ; 396                   ; 0                              ;
; Combinational ALUT usage for route-throughs                 ; 354                   ; 0                              ;
; Memory ALUT usage                                           ; 0                     ; 0                              ;
;     -- 64-address deep                                      ; 0                     ; 0                              ;
;     -- 32-address deep                                      ; 0                     ; 0                              ;
;                                                             ;                       ;                                ;
; Dedicated logic registers                                   ; 0                     ; 0                              ;
;     -- By type:                                             ;                       ;                                ;
;         -- Primary logic registers                          ; 1678 / 36960 ( 5 % )  ; 0 / 36960 ( 0 % )              ;
;         -- Secondary logic registers                        ; 244 / 36960 ( < 1 % ) ; 0 / 36960 ( 0 % )              ;
;     -- By function:                                         ;                       ;                                ;
;         -- Design implementation registers                  ; 1735                  ; 0                              ;
;         -- Routing optimization registers                   ; 187                   ; 0                              ;
;                                                             ;                       ;                                ;
;                                                             ;                       ;                                ;
; Virtual pins                                                ; 0                     ; 0                              ;
; I/O pins                                                    ; 81                    ; 0                              ;
; I/O registers                                               ; 0                     ; 0                              ;
; Total block memory bits                                     ; 1966080               ; 0                              ;
; Total block memory implementation bits                      ; 2457600               ; 0                              ;
; M10K block                                                  ; 240 / 308 ( 77 % )    ; 0 / 308 ( 0 % )                ;
; Clock enable block                                          ; 3 / 104 ( 2 % )       ; 0 / 104 ( 0 % )                ;
;                                                             ;                       ;                                ;
; Connections                                                 ;                       ;                                ;
;     -- Input Connections                                    ; 0                     ; 0                              ;
;     -- Registered Input Connections                         ; 0                     ; 0                              ;
;     -- Output Connections                                   ; 0                     ; 0                              ;
;     -- Registered Output Connections                        ; 0                     ; 0                              ;
;                                                             ;                       ;                                ;
; Internal Connections                                        ;                       ;                                ;
;     -- Total Connections                                    ; 23056                 ; 0                              ;
;     -- Registered Connections                               ; 13220                 ; 0                              ;
;                                                             ;                       ;                                ;
; External Connections                                        ;                       ;                                ;
;     -- Top                                                  ; 0                     ; 0                              ;
;     -- hard_block:auto_generated_inst                       ; 0                     ; 0                              ;
;                                                             ;                       ;                                ;
; Partition Interface                                         ;                       ;                                ;
;     -- Input Ports                                          ; 38                    ; 0                              ;
;     -- Output Ports                                         ; 43                    ; 0                              ;
;     -- Bidir Ports                                          ; 0                     ; 0                              ;
;                                                             ;                       ;                                ;
; Registered Ports                                            ;                       ;                                ;
;     -- Registered Input Ports                               ; 0                     ; 0                              ;
;     -- Registered Output Ports                              ; 0                     ; 0                              ;
;                                                             ;                       ;                                ;
; Port Connectivity                                           ;                       ;                                ;
;     -- Input Ports driven by GND                            ; 0                     ; 0                              ;
;     -- Output Ports driven by GND                           ; 0                     ; 0                              ;
;     -- Input Ports driven by VCC                            ; 0                     ; 0                              ;
;     -- Output Ports driven by VCC                           ; 0                     ; 0                              ;
;     -- Input Ports with no Source                           ; 0                     ; 0                              ;
;     -- Output Ports with no Source                          ; 0                     ; 0                              ;
;     -- Input Ports with no Fanout                           ; 0                     ; 0                              ;
;     -- Output Ports with no Fanout                          ; 0                     ; 0                              ;
+-------------------------------------------------------------+-----------------------+--------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Input Pins                                                                                                                                                                                                                                                                                       ;
+-------------------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+-----------------+----------+--------------+--------------+-------------+---------------------------+----------------------+-----------+
; Name              ; Pin # ; I/O Bank ; X coordinate ; Y coordinate ; Z coordinate ; Combinational Fan-Out ; Registered Fan-Out ; Global ; Input Register ; PCI I/O Enabled ; Bus Hold ; Weak Pull Up ; I/O Standard ; Termination ; Termination Control Block ; Location assigned by ; Slew Rate ;
+-------------------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+-----------------+----------+--------------+--------------+-------------+---------------------------+----------------------+-----------+
; clk_phy           ; N16   ; 5B       ; 54           ; 18           ; 43           ; 23                    ; 0                  ; yes    ; no             ; no              ; no       ; Off          ; 2.5 V        ; Off         ; --                        ; Fitter               ; no        ;
; clk_sys           ; P9    ; 3B       ; 29           ; 0            ; 17           ; 1709                  ; 0                  ; yes    ; no             ; no              ; no       ; Off          ; 2.5 V        ; Off         ; --                        ; Fitter               ; no        ;
; f_ctrl_in[0]      ; A9    ; 8A       ; 18           ; 45           ; 51           ; 33                    ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 2.5 V        ; Off         ; --                        ; Fitter               ; no        ;
; f_ctrl_in[10]     ; J8    ; 8A       ; 20           ; 45           ; 17           ; 33                    ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 2.5 V        ; Off         ; --                        ; Fitter               ; no        ;
; f_ctrl_in[11]     ; J7    ; 8A       ; 20           ; 45           ; 0            ; 33                    ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 2.5 V        ; Off         ; --                        ; Fitter               ; no        ;
; f_ctrl_in[12]     ; G6    ; 8A       ; 8            ; 45           ; 40           ; 32                    ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 2.5 V        ; Off         ; --                        ; Fitter               ; no        ;
; f_ctrl_in[13]     ; F7    ; 8A       ; 8            ; 45           ; 74           ; 32                    ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 2.5 V        ; Off         ; --                        ; Fitter               ; no        ;
; f_ctrl_in[14]     ; E9    ; 8A       ; 10           ; 45           ; 0            ; 32                    ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 2.5 V        ; Off         ; --                        ; Fitter               ; no        ;
; f_ctrl_in[15]     ; D6    ; 8A       ; 12           ; 45           ; 51           ; 32                    ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 2.5 V        ; Off         ; --                        ; Fitter               ; no        ;
; f_ctrl_in[16]     ; C6    ; 8A       ; 12           ; 45           ; 34           ; 32                    ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 2.5 V        ; Off         ; --                        ; Fitter               ; no        ;
; f_ctrl_in[17]     ; E7    ; 8A       ; 8            ; 45           ; 91           ; 32                    ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 2.5 V        ; Off         ; --                        ; Fitter               ; no        ;
; f_ctrl_in[18]     ; D13   ; 7A       ; 36           ; 45           ; 0            ; 32                    ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 2.5 V        ; Off         ; --                        ; Fitter               ; no        ;
; f_ctrl_in[19]     ; H6    ; 8A       ; 8            ; 45           ; 57           ; 32                    ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 2.5 V        ; Off         ; --                        ; Fitter               ; no        ;
; f_ctrl_in[1]      ; F10   ; 8A       ; 22           ; 45           ; 17           ; 33                    ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 2.5 V        ; Off         ; --                        ; Fitter               ; no        ;
; f_ctrl_in[20]     ; L8    ; 7A       ; 34           ; 45           ; 34           ; 32                    ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 2.5 V        ; Off         ; --                        ; Fitter               ; no        ;
; f_ctrl_in[21]     ; L7    ; 8A       ; 22           ; 45           ; 34           ; 32                    ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 2.5 V        ; Off         ; --                        ; Fitter               ; no        ;
; f_ctrl_in[22]     ; F12   ; 7A       ; 38           ; 45           ; 51           ; 32                    ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 2.5 V        ; Off         ; --                        ; Fitter               ; no        ;
; f_ctrl_in[23]     ; F9    ; 8A       ; 14           ; 45           ; 17           ; 32                    ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 2.5 V        ; Off         ; --                        ; Fitter               ; no        ;
; f_ctrl_in[2]      ; A10   ; 8A       ; 18           ; 45           ; 34           ; 33                    ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 2.5 V        ; Off         ; --                        ; Fitter               ; no        ;
; f_ctrl_in[3]      ; H8    ; 8A       ; 20           ; 45           ; 34           ; 33                    ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 2.5 V        ; Off         ; --                        ; Fitter               ; no        ;
; f_ctrl_in[4]      ; G10   ; 8A       ; 22           ; 45           ; 0            ; 33                    ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 2.5 V        ; Off         ; --                        ; Fitter               ; no        ;
; f_ctrl_in[5]      ; K7    ; 8A       ; 22           ; 45           ; 51           ; 33                    ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 2.5 V        ; Off         ; --                        ; Fitter               ; no        ;
; f_ctrl_in[6]      ; C9    ; 8A       ; 16           ; 45           ; 57           ; 33                    ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 2.5 V        ; Off         ; --                        ; Fitter               ; no        ;
; f_ctrl_in[7]      ; B6    ; 8A       ; 14           ; 45           ; 34           ; 33                    ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 2.5 V        ; Off         ; --                        ; Fitter               ; no        ;
; f_ctrl_in[8]      ; G8    ; 8A       ; 20           ; 45           ; 51           ; 33                    ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 2.5 V        ; Off         ; --                        ; Fitter               ; no        ;
; f_ctrl_in[9]      ; J9    ; 8A       ; 18           ; 45           ; 0            ; 33                    ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 2.5 V        ; Off         ; --                        ; Fitter               ; no        ;
; f_data_in[0]      ; R5    ; 3A       ; 10           ; 0            ; 40           ; 32                    ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 2.5 V        ; Off         ; --                        ; Fitter               ; no        ;
; f_data_in[1]      ; P6    ; 3A       ; 11           ; 0            ; 17           ; 32                    ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 2.5 V        ; Off         ; --                        ; Fitter               ; no        ;
; f_data_in[2]      ; W9    ; 3A       ; 11           ; 0            ; 34           ; 32                    ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 2.5 V        ; Off         ; --                        ; Fitter               ; no        ;
; f_data_in[3]      ; T7    ; 3A       ; 12           ; 0            ; 17           ; 32                    ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 2.5 V        ; Off         ; --                        ; Fitter               ; no        ;
; f_data_in[4]      ; N6    ; 3A       ; 11           ; 0            ; 0            ; 32                    ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 2.5 V        ; Off         ; --                        ; Fitter               ; no        ;
; f_data_in[5]      ; R6    ; 3A       ; 10           ; 0            ; 57           ; 32                    ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 2.5 V        ; Off         ; --                        ; Fitter               ; no        ;
; f_data_in[6]      ; U8    ; 3A       ; 10           ; 0            ; 74           ; 32                    ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 2.5 V        ; Off         ; --                        ; Fitter               ; no        ;
; f_data_in[7]      ; U7    ; 3A       ; 10           ; 0            ; 91           ; 32                    ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 2.5 V        ; Off         ; --                        ; Fitter               ; no        ;
; f_hi_priority     ; D3    ; 2A       ; 0            ; 20           ; 3            ; 64                    ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 2.5 V        ; Off         ; --                        ; Fitter               ; no        ;
; f_rec_data_valid  ; AA1   ; 2A       ; 0            ; 18           ; 94           ; 10                    ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 2.5 V        ; Off         ; --                        ; Fitter               ; no        ;
; f_rec_frame_valid ; G2    ; 2A       ; 0            ; 21           ; 3            ; 24                    ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 2.5 V        ; Off         ; --                        ; Fitter               ; no        ;
; reset             ; M16   ; 5B       ; 54           ; 18           ; 60           ; 2117                  ; 0                  ; yes    ; no             ; no              ; no       ; Off          ; 2.5 V        ; Off         ; --                        ; Fitter               ; no        ;
+-------------------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+-----------------+----------+--------------+--------------+-------------+---------------------------+----------------------+-----------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Output Pins                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;
+---------------------+-------+----------+--------------+--------------+--------------+-----------------+------------------------+-----------+-----------------+------------+---------------+----------+--------------+--------------+------------------+-----------------------------------+---------------------------+----------------------------+-----------------------------+---------------------+-----------------------------+----------------------+----------------------+---------------------+
; Name                ; Pin # ; I/O Bank ; X coordinate ; Y coordinate ; Z coordinate ; Output Register ; Output Enable Register ; Slew Rate ; PCI I/O Enabled ; Open Drain ; TRI Primitive ; Bus Hold ; Weak Pull Up ; I/O Standard ; Current Strength ; Termination                       ; Termination Control Block ; Output Buffer Pre-emphasis ; Voltage Output Differential ; Output Buffer Delay ; Output Buffer Delay Control ; Location assigned by ; Output Enable Source ; Output Enable Group ;
+---------------------+-------+----------+--------------+--------------+--------------+-----------------+------------------------+-----------+-----------------+------------+---------------+----------+--------------+--------------+------------------+-----------------------------------+---------------------------+----------------------------+-----------------------------+---------------------+-----------------------------+----------------------+----------------------+---------------------+
; m_discard_en        ; AA7   ; 3B       ; 18           ; 0            ; 51           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; m_discard_frame[0]  ; P19   ; 5A       ; 54           ; 17           ; 37           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; m_discard_frame[10] ; R21   ; 5A       ; 54           ; 16           ; 37           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; m_discard_frame[11] ; T18   ; 5A       ; 54           ; 14           ; 43           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; m_discard_frame[1]  ; D17   ; 7A       ; 50           ; 45           ; 0            ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; m_discard_frame[2]  ; L19   ; 5B       ; 54           ; 21           ; 3            ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; m_discard_frame[3]  ; R17   ; 5A       ; 54           ; 16           ; 20           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; m_discard_frame[4]  ; P18   ; 5A       ; 54           ; 17           ; 54           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; m_discard_frame[5]  ; K21   ; 5B       ; 54           ; 21           ; 37           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; m_discard_frame[6]  ; R22   ; 5A       ; 54           ; 15           ; 54           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; m_discard_frame[7]  ; Y16   ; 4A       ; 40           ; 0            ; 57           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; m_discard_frame[8]  ; Y21   ; 4A       ; 50           ; 0            ; 51           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; m_discard_frame[9]  ; P17   ; 5A       ; 54           ; 17           ; 20           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; m_tx_done           ; N21   ; 5B       ; 54           ; 18           ; 94           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; m_tx_frame[0]       ; K22   ; 5B       ; 54           ; 21           ; 54           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; m_tx_frame[10]      ; N20   ; 5B       ; 54           ; 18           ; 77           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; m_tx_frame[11]      ; L18   ; 5B       ; 54           ; 21           ; 20           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; m_tx_frame[12]      ; K20   ; 7A       ; 52           ; 45           ; 0            ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; m_tx_frame[13]      ; V13   ; 4A       ; 33           ; 0            ; 57           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; m_tx_frame[14]      ; AA14  ; 4A       ; 34           ; 0            ; 51           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; m_tx_frame[15]      ; B12   ; 7A       ; 36           ; 45           ; 34           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; m_tx_frame[16]      ; R16   ; 5A       ; 54           ; 16           ; 3            ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; m_tx_frame[17]      ; W21   ; 4A       ; 50           ; 0            ; 34           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; m_tx_frame[18]      ; A15   ; 7A       ; 46           ; 45           ; 74           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; m_tx_frame[19]      ; A8    ; 8A       ; 12           ; 45           ; 0            ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; m_tx_frame[1]       ; M21   ; 5B       ; 54           ; 20           ; 54           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; m_tx_frame[20]      ; G16   ; 7A       ; 50           ; 45           ; 51           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; m_tx_frame[21]      ; U13   ; 4A       ; 33           ; 0            ; 40           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; m_tx_frame[22]      ; U1    ; 2A       ; 0            ; 19           ; 20           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; m_tx_frame[23]      ; AA22  ; 4A       ; 46           ; 0            ; 34           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; m_tx_frame[2]       ; M22   ; 5B       ; 54           ; 19           ; 37           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; m_tx_frame[3]       ; R15   ; 5A       ; 54           ; 15           ; 20           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; m_tx_frame[4]       ; T20   ; 5A       ; 54           ; 14           ; 94           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; m_tx_frame[5]       ; L17   ; 5B       ; 54           ; 20           ; 20           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; m_tx_frame[6]       ; P22   ; 5A       ; 54           ; 16           ; 54           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; m_tx_frame[7]       ; T17   ; 5A       ; 54           ; 14           ; 60           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; m_tx_frame[8]       ; AA18  ; 4A       ; 43           ; 0            ; 34           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; m_tx_frame[9]       ; H13   ; 7A       ; 38           ; 45           ; 0            ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; phy_data_out[0]     ; K17   ; 5B       ; 54           ; 20           ; 3            ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; phy_data_out[1]     ; M20   ; 5B       ; 54           ; 20           ; 37           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; phy_data_out[2]     ; AB13  ; 4A       ; 33           ; 0            ; 91           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; phy_data_out[3]     ; AA2   ; 2A       ; 0            ; 18           ; 77           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; phy_tx_en           ; T13   ; 4A       ; 34           ; 0            ; 0            ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
+---------------------+-------+----------+--------------+--------------+--------------+-----------------+------------------------+-----------+-----------------+------------+---------------+----------+--------------+--------------+------------------+-----------------------------------+---------------------------+----------------------------+-----------------------------+---------------------+-----------------------------+----------------------+----------------------+---------------------+


+----------------------------------------------------------------------------+
; I/O Bank Usage                                                             ;
+----------+------------------+---------------+--------------+---------------+
; I/O Bank ; Usage            ; VCCIO Voltage ; VREF Voltage ; VCCPD Voltage ;
+----------+------------------+---------------+--------------+---------------+
; 2A       ; 5 / 16 ( 31 % )  ; 2.5V          ; --           ; 2.5V          ;
; 3A       ; 8 / 16 ( 50 % )  ; 2.5V          ; --           ; 2.5V          ;
; 3B       ; 2 / 32 ( 6 % )   ; 2.5V          ; --           ; 2.5V          ;
; 4A       ; 10 / 48 ( 21 % ) ; 2.5V          ; --           ; 2.5V          ;
; 5A       ; 12 / 16 ( 75 % ) ; 2.5V          ; --           ; 2.5V          ;
; 5B       ; 13 / 16 ( 81 % ) ; 2.5V          ; --           ; 2.5V          ;
; 7A       ; 9 / 48 ( 19 % )  ; 2.5V          ; --           ; 2.5V          ;
; 8A       ; 22 / 32 ( 69 % ) ; 2.5V          ; --           ; 2.5V          ;
+----------+------------------+---------------+--------------+---------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; All Package Pins                                                                                                                                                            ;
+----------+------------+----------+---------------------------------+--------+--------------+---------------------+--------------+-----------------+----------+--------------+
; Location ; Pad Number ; I/O Bank ; Pin Name/Usage                  ; Dir.   ; I/O Standard ; Voltage             ; I/O Type     ; User Assignment ; Bus Hold ; Weak Pull Up ;
+----------+------------+----------+---------------------------------+--------+--------------+---------------------+--------------+-----------------+----------+--------------+
; A1       ;            ;          ; GND                             ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; A2       ; 288        ; 9A       ; ^MSEL2                          ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; A3       ;            ; --       ; VCCBAT                          ; power  ;              ; 1.2V                ; --           ;                 ; --       ; --           ;
; A4       ; 290        ; 9A       ; ^nCONFIG                        ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; A5       ; 264        ; 8A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; A6       ;            ; 8A       ; VCCIO8A                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; A7       ; 273        ; 8A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; A8       ; 271        ; 8A       ; m_tx_frame[19]                  ; output ; 2.5 V        ;                     ; Column I/O   ; N               ; no       ; Off          ;
; A9       ; 262        ; 8A       ; f_ctrl_in[0]                    ; input  ; 2.5 V        ;                     ; Column I/O   ; N               ; no       ; Off          ;
; A10      ; 260        ; 8A       ; f_ctrl_in[2]                    ; input  ; 2.5 V        ;                     ; Column I/O   ; N               ; no       ; Off          ;
; A11      ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; A12      ; 242        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; A13      ; 230        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; A14      ; 218        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; A15      ; 216        ; 7A       ; m_tx_frame[18]                  ; output ; 2.5 V        ;                     ; Column I/O   ; N               ; no       ; Off          ;
; A16      ;            ; 7A       ; VCCIO7A                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; A17      ;            ;          ; NC                              ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; A18      ;            ;          ; NC                              ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; A19      ;            ;          ; NC                              ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; A20      ;            ;          ; NC                              ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; A21      ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; A22      ;            ;          ; NC                              ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; AA1      ; 29         ; 2A       ; f_rec_data_valid                ; input  ; 2.5 V        ;                     ; Row I/O      ; N               ; no       ; Off          ;
; AA2      ; 31         ; 2A       ; phy_data_out[3]                 ; output ; 2.5 V        ;                     ; Row I/O      ; N               ; no       ; Off          ;
; AA3      ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AA4      ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AA5      ; 53         ; 3A       ; ^AS_DATA2, DATA2                ;        ;              ;                     ; Weak Pull Up ;                 ; --       ; On           ;
; AA6      ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AA7      ; 79         ; 3B       ; m_discard_en                    ; output ; 2.5 V        ;                     ; Column I/O   ; N               ; no       ; Off          ;
; AA8      ; 82         ; 3B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AA9      ; 89         ; 3B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AA10     ; 87         ; 3B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AA11     ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AA12     ; 105        ; 3B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AA13     ; 113        ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AA14     ; 111        ; 4A       ; m_tx_frame[14]                  ; output ; 2.5 V        ;                     ; Column I/O   ; N               ; no       ; Off          ;
; AA15     ; 116        ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AA16     ;            ; 4A       ; VCCIO4A                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; AA17     ; 127        ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AA18     ; 129        ; 4A       ; m_tx_frame[8]                   ; output ; 2.5 V        ;                     ; Column I/O   ; N               ; no       ; Off          ;
; AA19     ; 130        ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AA20     ; 132        ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AA21     ;            ; 4A       ; VCCIO4A                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; AA22     ; 137        ; 4A       ; m_tx_frame[23]                  ; output ; 2.5 V        ;                     ; Column I/O   ; N               ; no       ; Off          ;
; AB1      ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AB2      ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AB3      ; 55         ; 3A       ; ^AS_DATA1, DATA1                ;        ;              ;                     ; Weak Pull Up ;                 ; --       ; On           ;
; AB4      ; 57         ; 3A       ; ^AS_DATA0, ASDO, DATA0          ;        ;              ;                     ; Weak Pull Up ;                 ; --       ; On           ;
; AB5      ; 76         ; 3B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AB6      ; 74         ; 3B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AB7      ; 81         ; 3B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AB8      ; 84         ; 3B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AB9      ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AB10     ; 98         ; 3B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AB11     ; 100        ; 3B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AB12     ; 108        ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AB13     ; 106        ; 4A       ; phy_data_out[2]                 ; output ; 2.5 V        ;                     ; Column I/O   ; N               ; no       ; Off          ;
; AB14     ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AB15     ; 114        ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AB16     ;            ; 4A       ; VREFB4AN0                       ; power  ;              ;                     ; --           ;                 ; --       ; --           ;
; AB17     ; 119        ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AB18     ; 121        ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AB19     ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AB20     ; 122        ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AB21     ; 124        ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AB22     ; 135        ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; B1       ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; B2       ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; B3       ;            ;          ; DNU                             ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; B4       ;            ;          ; DNU                             ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; B5       ; 266        ; 8A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; B6       ; 268        ; 8A       ; f_ctrl_in[7]                    ; input  ; 2.5 V        ;                     ; Column I/O   ; N               ; no       ; Off          ;
; B7       ; 270        ; 8A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; B8       ;            ; 8A       ; VREFB8AN0                       ; power  ;              ;                     ; --           ;                 ; --       ; --           ;
; B9       ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; B10      ; 263        ; 8A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; B11      ; 250        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; B12      ; 240        ; 7A       ; m_tx_frame[15]                  ; output ; 2.5 V        ;                     ; Column I/O   ; N               ; no       ; Off          ;
; B13      ; 228        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; B14      ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; B15      ; 225        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; B16      ; 204        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; B17      ;            ;          ; NC                              ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; B18      ;            ;          ; NC                              ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; B19      ;            ; 7A       ; VCCIO7A                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; B20      ;            ;          ; NC                              ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; B21      ;            ;          ; NC                              ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; B22      ;            ;          ; NC                              ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; C1       ; 16         ; 2A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; C2       ; 18         ; 2A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; C3       ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; C4       ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; C5       ; 292        ; 9A       ; ^GND                            ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; C6       ; 272        ; 8A       ; f_ctrl_in[16]                   ; input  ; 2.5 V        ;                     ; Column I/O   ; N               ; no       ; Off          ;
; C7       ;            ; 8A       ; VCCIO8A                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; C8       ; 278        ; 8A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; C9       ; 265        ; 8A       ; f_ctrl_in[6]                    ; input  ; 2.5 V        ;                     ; Column I/O   ; N               ; no       ; Off          ;
; C10      ;            ; 7A, 8A   ; VCCPD7A8A                       ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; C11      ; 248        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; C12      ;            ; 7A       ; VCCIO7A                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; C13      ; 241        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; C14      ;            ; 7A       ; VREFB7AN0                       ; power  ;              ;                     ; --           ;                 ; --       ; --           ;
; C15      ; 223        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; C16      ; 206        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; C17      ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; C18      ;            ;          ; NC                              ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; C19      ;            ;          ; NC                              ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; C20      ;            ;          ; NC                              ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; C21      ;            ;          ; NC                              ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; C22      ;            ; 7A       ; VCCIO7A                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; D1       ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; D2       ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; D3       ; 22         ; 2A       ; f_hi_priority                   ; input  ; 2.5 V        ;                     ; Row I/O      ; N               ; no       ; Off          ;
; D4       ;            ; 2A       ; VCCIO2A                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; D5       ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; D6       ; 274        ; 8A       ; f_ctrl_in[15]                   ; input  ; 2.5 V        ;                     ; Column I/O   ; N               ; no       ; Off          ;
; D7       ; 276        ; 8A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; D8       ;            ; 7A, 8A   ; VCCPD7A8A                       ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; D9       ; 277        ; 8A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; D10      ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; D11      ;            ; --       ; VCC_AUX                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; D12      ; 247        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; D13      ; 239        ; 7A       ; f_ctrl_in[18]                   ; input  ; 2.5 V        ;                     ; Column I/O   ; N               ; no       ; Off          ;
; D14      ;            ; 7A, 8A   ; VCCPD7A8A                       ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; D15      ;            ; 7A       ; VCCIO7A                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; D16      ;            ; 7A, 8A   ; VCCPD7A8A                       ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; D17      ; 207        ; 7A       ; m_discard_frame[1]              ; output ; 2.5 V        ;                     ; Column I/O   ; N               ; no       ; Off          ;
; D18      ;            ; --       ; VCC_AUX                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; D19      ;            ;          ; NC                              ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; D20      ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; D21      ;            ;          ; NC                              ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; D22      ;            ;          ; NC                              ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; E1       ;            ; 1A, 2A   ; VCCPD1A2A                       ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; E2       ; 20         ; 2A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; E3       ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; E4       ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; E5       ; 289        ; 9A       ; ^MSEL3                          ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; E6       ;            ; --       ; VCC_AUX                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; E7       ; 282        ; 8A       ; f_ctrl_in[17]                   ; input  ; 2.5 V        ;                     ; Column I/O   ; N               ; no       ; Off          ;
; E8       ;            ; 8A       ; VCCIO8A                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; E9       ; 275        ; 8A       ; f_ctrl_in[14]                   ; input  ; 2.5 V        ;                     ; Column I/O   ; N               ; no       ; Off          ;
; E10      ; 267        ; 8A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; E11      ;            ; 7A, 8A   ; VCCPD7A8A                       ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; E12      ; 249        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; E13      ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; E14      ; 231        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; E15      ; 215        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; E16      ; 209        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; E17      ;            ;          ; DNU                             ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; E18      ;            ; 7A       ; VCCIO7A                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; E19      ;            ;          ; NC                              ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; E20      ;            ;          ; NC                              ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; E21      ;            ;          ; NC                              ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; E22      ;            ;          ; NC                              ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; F1       ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; F2       ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; F3       ; 291        ; 9A       ; ^MSEL4                          ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; F4       ;            ; --       ; VCCA_FPLL                       ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; F5       ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; F6       ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; F7       ; 280        ; 8A       ; f_ctrl_in[13]                   ; input  ; 2.5 V        ;                     ; Column I/O   ; N               ; no       ; Off          ;
; F8       ;            ; --       ; VCCPGM                          ; power  ;              ; 1.8V/2.5V/3.0V/3.3V ; --           ;                 ; --       ; --           ;
; F9       ; 269        ; 8A       ; f_ctrl_in[23]                   ; input  ; 2.5 V        ;                     ; Column I/O   ; N               ; no       ; Off          ;
; F10      ; 253        ; 8A       ; f_ctrl_in[1]                    ; input  ; 2.5 V        ;                     ; Column I/O   ; N               ; no       ; Off          ;
; F11      ;            ; 7A       ; VCCIO7A                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; F12      ; 238        ; 7A       ; f_ctrl_in[22]                   ; input  ; 2.5 V        ;                     ; Column I/O   ; N               ; no       ; Off          ;
; F13      ; 233        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; F14      ; 226        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; F15      ; 217        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; F16      ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; F17      ; 202        ; 7A       ; ^GND                            ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; F18      ;            ;          ; NC                              ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; F19      ;            ;          ; NC                              ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; F20      ;            ;          ; NC                              ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; F21      ;            ; 7A       ; VCCIO7A                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; F22      ;            ;          ; NC                              ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; G1       ; 17         ; 2A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; G2       ; 19         ; 2A       ; f_rec_frame_valid               ; input  ; 2.5 V        ;                     ; Row I/O      ; N               ; no       ; Off          ;
; G3       ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; G4       ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; G5       ; 287        ; 9A       ; ^nCE                            ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; G6       ; 279        ; 8A       ; f_ctrl_in[12]                   ; input  ; 2.5 V        ;                     ; Column I/O   ; N               ; no       ; Off          ;
; G7       ;            ; 8A       ; VCCIO8A                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; G8       ; 258        ; 8A       ; f_ctrl_in[8]                    ; input  ; 2.5 V        ;                     ; Column I/O   ; N               ; no       ; Off          ;
; G9       ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; G10      ; 251        ; 8A       ; f_ctrl_in[4]                    ; input  ; 2.5 V        ;                     ; Column I/O   ; N               ; no       ; Off          ;
; G11      ; 236        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; G12      ; 245        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; G13      ; 237        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; G14      ;            ; 7A       ; VCCIO7A                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; G15      ; 224        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; G16      ; 210        ; 7A       ; m_tx_frame[20]                  ; output ; 2.5 V        ;                     ; Column I/O   ; N               ; no       ; Off          ;
; G17      ; 208        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; G18      ; 211        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; G19      ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; G20      ;            ;          ; NC                              ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; G21      ;            ;          ; NC                              ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; G22      ;            ;          ; NC                              ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; H1       ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; H2       ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; H3       ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; H4       ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; H5       ; 286        ; 9A       ; ^nSTATUS                        ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; H6       ; 281        ; 8A       ; f_ctrl_in[19]                   ; input  ; 2.5 V        ;                     ; Column I/O   ; N               ; no       ; Off          ;
; H7       ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; H8       ; 256        ; 8A       ; f_ctrl_in[3]                    ; input  ; 2.5 V        ;                     ; Column I/O   ; N               ; no       ; Off          ;
; H9       ; 261        ; 8A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; H10      ; 234        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; H11      ; 243        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; H12      ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; H13      ; 235        ; 7A       ; m_tx_frame[9]                   ; output ; 2.5 V        ;                     ; Column I/O   ; N               ; no       ; Off          ;
; H14      ; 227        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; H15      ; 221        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; H16      ; 219        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; H17      ;            ; 7A       ; VCCIO7A                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; H18      ; 213        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; H19      ;            ; --       ; VCCA_FPLL                       ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; H20      ;            ;          ; NC                              ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; H21      ;            ;          ; NC                              ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; H22      ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; J1       ;            ; 2A       ; VCCIO2A                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; J2       ;            ; 1A, 2A   ; VCCPD1A2A                       ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; J3       ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; J4       ;            ; --       ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; J5       ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; J6       ; 285        ; 9A       ; ^MSEL1                          ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; J7       ; 255        ; 8A       ; f_ctrl_in[11]                   ; input  ; 2.5 V        ;                     ; Column I/O   ; N               ; no       ; Off          ;
; J8       ; 257        ; 8A       ; f_ctrl_in[10]                   ; input  ; 2.5 V        ;                     ; Column I/O   ; N               ; no       ; Off          ;
; J9       ; 259        ; 8A       ; f_ctrl_in[9]                    ; input  ; 2.5 V        ;                     ; Column I/O   ; N               ; no       ; Off          ;
; J10      ;            ; --       ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; J11      ; 232        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; J12      ;            ; --       ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; J13      ; 229        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; J14      ;            ; --       ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; J15      ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; J16      ;            ; --       ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; J17      ; 220        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; J18      ; 214        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; J19      ; 212        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; J20      ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; J21      ;            ;          ; NC                              ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; J22      ;            ;          ; NC                              ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; K1       ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; K2       ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; K3       ;            ; --       ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; K4       ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; K5       ;            ; --       ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; K6       ; 284        ; 9A       ; ^CONF_DONE                      ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; K7       ; 254        ; 8A       ; f_ctrl_in[5]                    ; input  ; 2.5 V        ;                     ; Column I/O   ; N               ; no       ; Off          ;
; K8       ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; K9       ; 246        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; K10      ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; K11      ;            ; --       ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; K12      ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; K13      ;            ; --       ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; K14      ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; K15      ;            ; --       ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; K16      ; 222        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; K17      ; 178        ; 5B       ; phy_data_out[0]                 ; output ; 2.5 V        ;                     ; Row I/O      ; N               ; no       ; Off          ;
; K18      ;            ; 5B       ; VCCIO5B                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; K19      ; 205        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; K20      ; 203        ; 7A       ; m_tx_frame[12]                  ; output ; 2.5 V        ;                     ; Column I/O   ; N               ; no       ; Off          ;
; K21      ; 183        ; 5B       ; m_discard_frame[5]              ; output ; 2.5 V        ;                     ; Row I/O      ; N               ; no       ; Off          ;
; K22      ; 185        ; 5B       ; m_tx_frame[0]                   ; output ; 2.5 V        ;                     ; Row I/O      ; N               ; no       ; Off          ;
; L1       ; 21         ; 2A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; L2       ; 23         ; 2A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; L3       ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; L4       ;            ; --       ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; L5       ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; L6       ; 283        ; 9A       ; ^MSEL0                          ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; L7       ; 252        ; 8A       ; f_ctrl_in[21]                   ; input  ; 2.5 V        ;                     ; Column I/O   ; N               ; no       ; Off          ;
; L8       ; 244        ; 7A       ; f_ctrl_in[20]                   ; input  ; 2.5 V        ;                     ; Column I/O   ; N               ; no       ; Off          ;
; L9       ;            ;          ; DNU                             ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; L10      ;            ; --       ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; L11      ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; L12      ;            ; --       ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; L13      ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; L14      ;            ; --       ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; L15      ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; L16      ;            ; --       ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; L17      ; 180        ; 5B       ; m_tx_frame[5]                   ; output ; 2.5 V        ;                     ; Row I/O      ; N               ; no       ; Off          ;
; L18      ; 184        ; 5B       ; m_tx_frame[11]                  ; output ; 2.5 V        ;                     ; Row I/O      ; N               ; no       ; Off          ;
; L19      ; 182        ; 5B       ; m_discard_frame[2]              ; output ; 2.5 V        ;                     ; Row I/O      ; N               ; no       ; Off          ;
; L20      ;            ; 5B       ; VREFB5BN0                       ; power  ;              ;                     ; --           ;                 ; --       ; --           ;
; L21      ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; L22      ; 177        ; 5B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; M1       ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; M2       ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; M3       ;            ; --       ; VCCA_FPLL                       ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; M4       ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; M5       ; 48         ; 3A       ; #TDO                            ; output ;              ;                     ; --           ;                 ; --       ; --           ;
; M6       ; 70         ; 3A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; M7       ; 72         ; 3A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; M8       ; 86         ; 3B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; M9       ; 88         ; 3B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; M10      ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; M11      ;            ; --       ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; M12      ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; M13      ;            ; --       ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; M14      ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; M15      ;            ; --       ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; M16      ; 172        ; 5B       ; reset                           ; input  ; 2.5 V        ;                     ; Row I/O      ; N               ; no       ; Off          ;
; M17      ;            ; 5B       ; VCCPD5B                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; M18      ; 176        ; 5B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; M19      ;            ; 5B       ; VCCIO5B                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; M20      ; 179        ; 5B       ; phy_data_out[1]                 ; output ; 2.5 V        ;                     ; Row I/O      ; N               ; no       ; Off          ;
; M21      ; 181        ; 5B       ; m_tx_frame[1]                   ; output ; 2.5 V        ;                     ; Row I/O      ; N               ; no       ; Off          ;
; M22      ; 175        ; 5B       ; m_tx_frame[2]                   ; output ; 2.5 V        ;                     ; Row I/O      ; N               ; no       ; Off          ;
; N1       ; 24         ; 2A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; N2       ; 26         ; 2A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; N3       ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; N4       ;            ; --       ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; N5       ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; N6       ; 64         ; 3A       ; f_data_in[4]                    ; input  ; 2.5 V        ;                     ; Column I/O   ; N               ; no       ; Off          ;
; N7       ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; N8       ; 80         ; 3B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; N9       ; 104        ; 3B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; N10      ;            ; --       ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; N11      ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; N12      ;            ; --       ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; N13      ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; N14      ;            ; --       ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; N15      ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; N16      ; 170        ; 5B       ; clk_phy                         ; input  ; 2.5 V        ;                     ; Row I/O      ; N               ; no       ; Off          ;
; N17      ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; N18      ;            ; 5B       ; VCCPD5B                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; N19      ; 174        ; 5B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; N20      ; 171        ; 5B       ; m_tx_frame[10]                  ; output ; 2.5 V        ;                     ; Row I/O      ; N               ; no       ; Off          ;
; N21      ; 173        ; 5B       ; m_tx_done                       ; output ; 2.5 V        ;                     ; Row I/O      ; N               ; no       ; Off          ;
; N22      ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; P1       ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; P2       ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; P3       ;            ; --       ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; P4       ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; P5       ; 50         ; 3A       ; #TMS                            ; input  ;              ;                     ; --           ;                 ; --       ; --           ;
; P6       ; 62         ; 3A       ; f_data_in[1]                    ; input  ; 2.5 V        ;                     ; Column I/O   ; N               ; no       ; Off          ;
; P7       ; 73         ; 3A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; P8       ; 78         ; 3B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; P9       ; 102        ; 3B       ; clk_sys                         ; input  ; 2.5 V        ;                     ; Column I/O   ; N               ; no       ; Off          ;
; P10      ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; P11      ;            ; --       ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; P12      ; 97         ; 3B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; P13      ;            ; --       ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; P14      ; 142        ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; P15      ;            ; --       ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; P16      ; 167        ; 5A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; P17      ; 169        ; 5A       ; m_discard_frame[9]              ; output ; 2.5 V        ;                     ; Row I/O      ; N               ; no       ; Off          ;
; P18      ; 168        ; 5A       ; m_discard_frame[4]              ; output ; 2.5 V        ;                     ; Row I/O      ; N               ; no       ; Off          ;
; P19      ; 166        ; 5A       ; m_discard_frame[0]              ; output ; 2.5 V        ;                     ; Row I/O      ; N               ; no       ; Off          ;
; P20      ;            ; 5A       ; VCCIO5A                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; P21      ;            ; 5A       ; VCCPD5A                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; P22      ; 164        ; 5A       ; m_tx_frame[6]                   ; output ; 2.5 V        ;                     ; Row I/O      ; N               ; no       ; Off          ;
; R1       ;            ; 2A       ; VCCIO2A                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; R2       ;            ; 1A, 2A   ; VCCPD1A2A                       ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; R3       ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; R4       ; 49         ; 3A       ; ^nCSO, DATA4                    ;        ;              ;                     ; Weak Pull Up ;                 ; --       ; On           ;
; R5       ; 60         ; 3A       ; f_data_in[0]                    ; input  ; 2.5 V        ;                     ; Column I/O   ; N               ; no       ; Off          ;
; R6       ; 58         ; 3A       ; f_data_in[5]                    ; input  ; 2.5 V        ;                     ; Column I/O   ; N               ; no       ; Off          ;
; R7       ; 71         ; 3A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; R8       ;            ; 3B       ; VCCIO3B                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; R9       ; 93         ; 3B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; R10      ; 99         ; 3B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; R11      ; 101        ; 3B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; R12      ; 95         ; 3B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; R13      ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; R14      ; 144        ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; R15      ; 161        ; 5A       ; m_tx_frame[3]                   ; output ; 2.5 V        ;                     ; Row I/O      ; N               ; no       ; Off          ;
; R16      ; 163        ; 5A       ; m_tx_frame[16]                  ; output ; 2.5 V        ;                     ; Row I/O      ; N               ; no       ; Off          ;
; R17      ; 165        ; 5A       ; m_discard_frame[3]              ; output ; 2.5 V        ;                     ; Row I/O      ; N               ; no       ; Off          ;
; R18      ;            ; 5A       ; VCCIO5A                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; R19      ;            ; --       ; VCCPGM                          ; power  ;              ; 1.8V/2.5V/3.0V/3.3V ; --           ;                 ; --       ; --           ;
; R20      ;            ; 5A       ; VREFB5AN0                       ; power  ;              ;                     ; --           ;                 ; --       ; --           ;
; R21      ; 162        ; 5A       ; m_discard_frame[10]             ; output ; 2.5 V        ;                     ; Row I/O      ; N               ; no       ; Off          ;
; R22      ; 160        ; 5A       ; m_discard_frame[6]              ; output ; 2.5 V        ;                     ; Row I/O      ; N               ; no       ; Off          ;
; T1       ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; T2       ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; T3       ;            ; --       ; VCCA_FPLL                       ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; T4       ; 51         ; 3A       ; ^AS_DATA3, DATA3                ;        ;              ;                     ; Weak Pull Up ;                 ; --       ; On           ;
; T5       ;            ; --       ; VCCA_FPLL                       ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; T6       ;            ; 3A       ; VCCIO3A                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; T7       ; 66         ; 3A       ; f_data_in[3]                    ; input  ; 2.5 V        ;                     ; Column I/O   ; N               ; no       ; Off          ;
; T8       ; 68         ; 3A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; T9       ; 83         ; 3B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; T10      ; 91         ; 3B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; T11      ;            ; 3B       ; VCCIO3B                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; T12      ; 110        ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; T13      ; 112        ; 4A       ; phy_tx_en                       ; output ; 2.5 V        ;                     ; Column I/O   ; N               ; no       ; Off          ;
; T14      ; 126        ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; T15      ; 159        ; 5A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; T16      ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; T17      ; 157        ; 5A       ; m_tx_frame[7]                   ; output ; 2.5 V        ;                     ; Row I/O      ; N               ; no       ; Off          ;
; T18      ; 155        ; 5A       ; m_discard_frame[11]             ; output ; 2.5 V        ;                     ; Row I/O      ; N               ; no       ; Off          ;
; T19      ; 154        ; 5A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; T20      ; 156        ; 5A       ; m_tx_frame[4]                   ; output ; 2.5 V        ;                     ; Row I/O      ; N               ; no       ; Off          ;
; T21      ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; T22      ; 158        ; 5A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; U1       ; 25         ; 2A       ; m_tx_frame[22]                  ; output ; 2.5 V        ;                     ; Row I/O      ; N               ; no       ; Off          ;
; U2       ; 27         ; 2A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; U3       ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; U4       ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; U5       ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; U6       ; 67         ; 3A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; U7       ; 59         ; 3A       ; f_data_in[7]                    ; input  ; 2.5 V        ;                     ; Column I/O   ; N               ; no       ; Off          ;
; U8       ; 61         ; 3A       ; f_data_in[6]                    ; input  ; 2.5 V        ;                     ; Column I/O   ; N               ; no       ; Off          ;
; U9       ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; U10      ; 85         ; 3B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; U11      ; 94         ; 3B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; U12      ; 96         ; 3B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; U13      ; 109        ; 4A       ; m_tx_frame[21]                  ; output ; 2.5 V        ;                     ; Column I/O   ; N               ; no       ; Off          ;
; U14      ;            ; 4A       ; VCCIO4A                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; U15      ; 128        ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; U16      ; 150        ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; U17      ; 152        ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; U18      ;            ; --       ; VCCA_FPLL                       ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; U19      ;            ; 4A       ; VCCIO4A                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; U20      ; 153        ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; U21      ; 151        ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; U22      ; 146        ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; V1       ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; V2       ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; V3       ; 56         ; 3A       ; ^DCLK                           ;        ;              ;                     ; Weak Pull Up ;                 ; --       ; On           ;
; V4       ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; V5       ; 52         ; 3A       ; #TCK                            ; input  ;              ;                     ; --           ;                 ; --       ; --           ;
; V6       ; 69         ; 3A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; V7       ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; V8       ;            ; --       ; VCCPGM                          ; power  ;              ; 1.8V/2.5V/3.0V/3.3V ; --           ;                 ; --       ; --           ;
; V9       ; 75         ; 3B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; V10      ; 77         ; 3B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; V11      ;            ;          ; NC                              ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; V12      ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; V13      ; 107        ; 4A       ; m_tx_frame[13]                  ; output ; 2.5 V        ;                     ; Column I/O   ; N               ; no       ; Off          ;
; V14      ; 118        ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; V15      ; 120        ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; V16      ; 134        ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; V17      ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; V18      ; 149        ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; V19      ; 147        ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; V20      ; 131        ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; V21      ; 148        ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; V22      ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; W1       ;            ; 2A       ; VREFB2AN0                       ; power  ;              ;                     ; --           ;                 ; --       ; --           ;
; W2       ; 28         ; 2A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; W3       ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; W4       ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; W5       ; 54         ; 3A       ; #TDI                            ; input  ;              ;                     ; --           ;                 ; --       ; --           ;
; W6       ;            ; 3A       ; VCCPD3A                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; W7       ;            ; --       ; VCC_AUX                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; W8       ; 63         ; 3A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; W9       ; 65         ; 3A       ; f_data_in[2]                    ; input  ; 2.5 V        ;                     ; Column I/O   ; N               ; no       ; Off          ;
; W10      ;            ; 3B       ; VCCIO3B                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; W11      ;            ; 3B, 4A   ; VCCPD3B4A                       ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; W12      ;            ; 3B, 4A   ; VCCPD3B4A                       ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; W13      ;            ; --       ; VCC_AUX                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; W14      ;            ; 3B, 4A   ; VCCPD3B4A                       ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; W15      ;            ; 4A       ; VCCIO4A                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; W16      ; 136        ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; W17      ;            ; 3B, 4A   ; VCCPD3B4A                       ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; W18      ;            ; --       ; VCC_AUX                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; W19      ; 133        ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; W20      ;            ; 4A       ; VCCIO4A                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; W21      ; 145        ; 4A       ; m_tx_frame[17]                  ; output ; 2.5 V        ;                     ; Column I/O   ; N               ; no       ; Off          ;
; W22      ; 140        ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; Y1       ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; Y2       ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; Y3       ; 30         ; 2A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; Y4       ;            ; 2A       ; VCCIO2A                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; Y5       ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; Y6       ;            ;          ; NC                              ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; Y7       ;            ; 3A       ; VREFB3AN0                       ; power  ;              ;                     ; --           ;                 ; --       ; --           ;
; Y8       ;            ; 3A       ; VCCIO3A                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; Y9       ; 92         ; 3B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; Y10      ; 90         ; 3B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; Y11      ; 103        ; 3B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; Y12      ;            ; 3B       ; VREFB3BN0                       ; power  ;              ;                     ; --           ;                 ; --       ; --           ;
; Y13      ;            ; 3B       ; VCCIO3B                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; Y14      ; 115        ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; Y15      ; 117        ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; Y16      ; 123        ; 4A       ; m_discard_frame[7]              ; output ; 2.5 V        ;                     ; Column I/O   ; N               ; no       ; Off          ;
; Y17      ; 125        ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; Y18      ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; Y19      ; 141        ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; Y20      ; 139        ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; Y21      ; 143        ; 4A       ; m_discard_frame[8]              ; output ; 2.5 V        ;                     ; Column I/O   ; N               ; no       ; Off          ;
; Y22      ; 138        ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
+----------+------------+----------+---------------------------------+--------+--------------+---------------------+--------------+-----------------+----------+--------------+
Note: Pin directions (input, output or bidir) are based on device operating in user mode.


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
+-----------------------------------------------+----------------------+----------------------------------+---------------------------------------------------+----------------------------------+----------------------+---------------------+---------------------------+---------------+-------------------+-------+------------+------+--------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------+--------------+
; Compilation Hierarchy Node                    ; ALMs needed [=A-B+C] ; [A] ALMs used in final placement ; [B] Estimate of ALMs recoverable by dense packing ; [C] Estimate of ALMs unavailable ; ALMs used for memory ; Combinational ALUTs ; Dedicated Logic Registers ; I/O Registers ; Block Memory Bits ; M10Ks ; DSP Blocks ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                                                       ; Entity Name        ; Library Name ;
+-----------------------------------------------+----------------------+----------------------------------+---------------------------------------------------+----------------------------------+----------------------+---------------------+---------------------------+---------------+-------------------+-------+------------+------+--------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------+--------------+
; |xmitTop                                      ; 726.5 (2.8)          ; 1069.5 (2.8)                     ; 344.5 (0.0)                                       ; 1.5 (0.0)                        ; 0.0 (0.0)            ; 1091 (6)            ; 1922 (3)                  ; 0 (0)         ; 1966080           ; 240   ; 0          ; 81   ; 0            ; |xmitTop                                                                                                                                                  ; xmitTop            ; work         ;
;    |FIFO_1:stop_hi_fifo|                      ; 53.7 (0.0)           ; 86.5 (0.0)                       ; 32.8 (0.0)                                        ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 77 (0)              ; 174 (0)                   ; 0 (0)         ; 32768             ; 4     ; 0          ; 0    ; 0            ; |xmitTop|FIFO_1:stop_hi_fifo                                                                                                                              ; FIFO_1             ; work         ;
;       |dcfifo:dcfifo_component|               ; 53.7 (0.0)           ; 86.5 (0.0)                       ; 32.8 (0.0)                                        ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 77 (0)              ; 174 (0)                   ; 0 (0)         ; 32768             ; 4     ; 0          ; 0    ; 0            ; |xmitTop|FIFO_1:stop_hi_fifo|dcfifo:dcfifo_component                                                                                                      ; dcfifo             ; work         ;
;          |dcfifo_q9q1:auto_generated|         ; 53.7 (5.4)           ; 86.5 (21.0)                      ; 32.8 (15.6)                                       ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 77 (5)              ; 174 (52)                  ; 0 (0)         ; 32768             ; 4     ; 0          ; 0    ; 0            ; |xmitTop|FIFO_1:stop_hi_fifo|dcfifo:dcfifo_component|dcfifo_q9q1:auto_generated                                                                           ; dcfifo_q9q1        ; work         ;
;             |a_graycounter_pdc:wrptr_g1p|     ; 14.1 (14.1)          ; 14.1 (14.1)                      ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 25 (25)             ; 28 (28)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |xmitTop|FIFO_1:stop_hi_fifo|dcfifo:dcfifo_component|dcfifo_q9q1:auto_generated|a_graycounter_pdc:wrptr_g1p                                               ; a_graycounter_pdc  ; work         ;
;             |a_graycounter_tv6:rdptr_g1p|     ; 15.6 (15.6)          ; 16.9 (16.9)                      ; 1.3 (1.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 26 (26)             ; 24 (24)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |xmitTop|FIFO_1:stop_hi_fifo|dcfifo:dcfifo_component|dcfifo_q9q1:auto_generated|a_graycounter_tv6:rdptr_g1p                                               ; a_graycounter_tv6  ; work         ;
;             |alt_synch_pipe_rpl:rs_dgwp|      ; 3.8 (0.0)            ; 12.2 (0.0)                       ; 8.4 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 32 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |xmitTop|FIFO_1:stop_hi_fifo|dcfifo:dcfifo_component|dcfifo_q9q1:auto_generated|alt_synch_pipe_rpl:rs_dgwp                                                ; alt_synch_pipe_rpl ; work         ;
;                |dffpipe_ef9:dffpipe8|         ; 3.8 (3.8)            ; 12.2 (12.2)                      ; 8.4 (8.4)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 32 (32)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |xmitTop|FIFO_1:stop_hi_fifo|dcfifo:dcfifo_component|dcfifo_q9q1:auto_generated|alt_synch_pipe_rpl:rs_dgwp|dffpipe_ef9:dffpipe8                           ; dffpipe_ef9        ; work         ;
;             |alt_synch_pipe_spl:ws_dgrp|      ; 3.1 (0.0)            ; 10.6 (0.0)                       ; 7.5 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 32 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |xmitTop|FIFO_1:stop_hi_fifo|dcfifo:dcfifo_component|dcfifo_q9q1:auto_generated|alt_synch_pipe_spl:ws_dgrp                                                ; alt_synch_pipe_spl ; work         ;
;                |dffpipe_ff9:dffpipe11|        ; 3.1 (3.1)            ; 10.6 (10.6)                      ; 7.5 (7.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 32 (32)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |xmitTop|FIFO_1:stop_hi_fifo|dcfifo:dcfifo_component|dcfifo_q9q1:auto_generated|alt_synch_pipe_spl:ws_dgrp|dffpipe_ff9:dffpipe11                          ; dffpipe_ff9        ; work         ;
;             |altsyncram_m5d1:fifo_ram|        ; 4.3 (2.0)            ; 4.8 (2.9)                        ; 0.5 (0.9)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 7 (2)               ; 6 (6)                     ; 0 (0)         ; 32768             ; 4     ; 0          ; 0    ; 0            ; |xmitTop|FIFO_1:stop_hi_fifo|dcfifo:dcfifo_component|dcfifo_q9q1:auto_generated|altsyncram_m5d1:fifo_ram                                                  ; altsyncram_m5d1    ; work         ;
;                |decode_v07:decode6|           ; 1.3 (1.3)            ; 1.3 (1.3)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 4 (4)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |xmitTop|FIFO_1:stop_hi_fifo|dcfifo:dcfifo_component|dcfifo_q9q1:auto_generated|altsyncram_m5d1:fifo_ram|decode_v07:decode6                               ; decode_v07         ; work         ;
;                |mux_8r7:mux7|                 ; 0.7 (0.7)            ; 0.7 (0.7)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |xmitTop|FIFO_1:stop_hi_fifo|dcfifo:dcfifo_component|dcfifo_q9q1:auto_generated|altsyncram_m5d1:fifo_ram|mux_8r7:mux7                                     ; mux_8r7            ; work         ;
;             |cmpr_f06:rdempty_eq_comp|        ; 3.4 (3.4)            ; 3.5 (3.5)                        ; 0.1 (0.1)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 7 (7)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |xmitTop|FIFO_1:stop_hi_fifo|dcfifo:dcfifo_component|dcfifo_q9q1:auto_generated|cmpr_f06:rdempty_eq_comp                                                  ; cmpr_f06           ; work         ;
;             |cmpr_f06:wrfull_eq_comp|         ; 3.4 (3.4)            ; 3.4 (3.4)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 7 (7)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |xmitTop|FIFO_1:stop_hi_fifo|dcfifo:dcfifo_component|dcfifo_q9q1:auto_generated|cmpr_f06:wrfull_eq_comp                                                   ; cmpr_f06           ; work         ;
;    |FIFO_1:stop_lo_fifo|                      ; 52.3 (0.0)           ; 88.0 (0.0)                       ; 35.7 (0.0)                                        ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 77 (0)              ; 183 (0)                   ; 0 (0)         ; 32768             ; 4     ; 0          ; 0    ; 0            ; |xmitTop|FIFO_1:stop_lo_fifo                                                                                                                              ; FIFO_1             ; work         ;
;       |dcfifo:dcfifo_component|               ; 52.3 (0.0)           ; 88.0 (0.0)                       ; 35.7 (0.0)                                        ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 77 (0)              ; 183 (0)                   ; 0 (0)         ; 32768             ; 4     ; 0          ; 0    ; 0            ; |xmitTop|FIFO_1:stop_lo_fifo|dcfifo:dcfifo_component                                                                                                      ; dcfifo             ; work         ;
;          |dcfifo_q9q1:auto_generated|         ; 52.3 (3.7)           ; 88.0 (21.5)                      ; 35.7 (17.9)                                       ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 77 (5)              ; 183 (55)                  ; 0 (0)         ; 32768             ; 4     ; 0          ; 0    ; 0            ; |xmitTop|FIFO_1:stop_lo_fifo|dcfifo:dcfifo_component|dcfifo_q9q1:auto_generated                                                                           ; dcfifo_q9q1        ; work         ;
;             |a_graycounter_pdc:wrptr_g1p|     ; 14.5 (14.5)          ; 14.7 (14.7)                      ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 25 (25)             ; 29 (29)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |xmitTop|FIFO_1:stop_lo_fifo|dcfifo:dcfifo_component|dcfifo_q9q1:auto_generated|a_graycounter_pdc:wrptr_g1p                                               ; a_graycounter_pdc  ; work         ;
;             |a_graycounter_tv6:rdptr_g1p|     ; 15.8 (15.8)          ; 18.3 (18.3)                      ; 2.5 (2.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 26 (26)             ; 29 (29)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |xmitTop|FIFO_1:stop_lo_fifo|dcfifo:dcfifo_component|dcfifo_q9q1:auto_generated|a_graycounter_tv6:rdptr_g1p                                               ; a_graycounter_tv6  ; work         ;
;             |alt_synch_pipe_rpl:rs_dgwp|      ; 3.2 (0.0)            ; 12.5 (0.0)                       ; 9.3 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 32 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |xmitTop|FIFO_1:stop_lo_fifo|dcfifo:dcfifo_component|dcfifo_q9q1:auto_generated|alt_synch_pipe_rpl:rs_dgwp                                                ; alt_synch_pipe_rpl ; work         ;
;                |dffpipe_ef9:dffpipe8|         ; 3.2 (3.2)            ; 12.5 (12.5)                      ; 9.3 (9.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 32 (32)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |xmitTop|FIFO_1:stop_lo_fifo|dcfifo:dcfifo_component|dcfifo_q9q1:auto_generated|alt_synch_pipe_rpl:rs_dgwp|dffpipe_ef9:dffpipe8                           ; dffpipe_ef9        ; work         ;
;             |alt_synch_pipe_spl:ws_dgrp|      ; 3.3 (0.0)            ; 9.6 (0.0)                        ; 6.3 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 32 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |xmitTop|FIFO_1:stop_lo_fifo|dcfifo:dcfifo_component|dcfifo_q9q1:auto_generated|alt_synch_pipe_spl:ws_dgrp                                                ; alt_synch_pipe_spl ; work         ;
;                |dffpipe_ff9:dffpipe11|        ; 3.3 (3.3)            ; 9.6 (9.6)                        ; 6.3 (6.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 32 (32)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |xmitTop|FIFO_1:stop_lo_fifo|dcfifo:dcfifo_component|dcfifo_q9q1:auto_generated|alt_synch_pipe_spl:ws_dgrp|dffpipe_ff9:dffpipe11                          ; dffpipe_ff9        ; work         ;
;             |altsyncram_m5d1:fifo_ram|        ; 4.9 (2.5)            ; 4.9 (2.6)                        ; 0.0 (0.1)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 7 (2)               ; 6 (6)                     ; 0 (0)         ; 32768             ; 4     ; 0          ; 0    ; 0            ; |xmitTop|FIFO_1:stop_lo_fifo|dcfifo:dcfifo_component|dcfifo_q9q1:auto_generated|altsyncram_m5d1:fifo_ram                                                  ; altsyncram_m5d1    ; work         ;
;                |decode_v07:decode6|           ; 1.7 (1.7)            ; 1.7 (1.7)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 4 (4)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |xmitTop|FIFO_1:stop_lo_fifo|dcfifo:dcfifo_component|dcfifo_q9q1:auto_generated|altsyncram_m5d1:fifo_ram|decode_v07:decode6                               ; decode_v07         ; work         ;
;                |mux_8r7:mux7|                 ; 0.7 (0.7)            ; 0.7 (0.7)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |xmitTop|FIFO_1:stop_lo_fifo|dcfifo:dcfifo_component|dcfifo_q9q1:auto_generated|altsyncram_m5d1:fifo_ram|mux_8r7:mux7                                     ; mux_8r7            ; work         ;
;             |cmpr_f06:rdempty_eq_comp|        ; 3.3 (3.3)            ; 3.3 (3.3)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 7 (7)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |xmitTop|FIFO_1:stop_lo_fifo|dcfifo:dcfifo_component|dcfifo_q9q1:auto_generated|cmpr_f06:rdempty_eq_comp                                                  ; cmpr_f06           ; work         ;
;             |cmpr_f06:wrfull_eq_comp|         ; 3.2 (3.2)            ; 3.2 (3.2)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 7 (7)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |xmitTop|FIFO_1:stop_lo_fifo|dcfifo:dcfifo_component|dcfifo_q9q1:auto_generated|cmpr_f06:wrfull_eq_comp                                                   ; cmpr_f06           ; work         ;
;    |ctrlFIFO:ctrl_hi_fifo|                    ; 61.7 (0.0)           ; 103.2 (0.0)                      ; 41.5 (0.0)                                        ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 88 (0)              ; 181 (0)                   ; 0 (0)         ; 393216            ; 48    ; 0          ; 0    ; 0            ; |xmitTop|ctrlFIFO:ctrl_hi_fifo                                                                                                                            ; ctrlFIFO           ; work         ;
;       |dcfifo:dcfifo_component|               ; 61.7 (0.0)           ; 103.2 (0.0)                      ; 41.5 (0.0)                                        ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 88 (0)              ; 181 (0)                   ; 0 (0)         ; 393216            ; 48    ; 0          ; 0    ; 0            ; |xmitTop|ctrlFIFO:ctrl_hi_fifo|dcfifo:dcfifo_component                                                                                                    ; dcfifo             ; work         ;
;          |dcfifo_mls1:auto_generated|         ; 61.7 (6.2)           ; 103.2 (21.3)                     ; 41.5 (15.2)                                       ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 88 (5)              ; 181 (56)                  ; 0 (0)         ; 393216            ; 48    ; 0          ; 0    ; 0            ; |xmitTop|ctrlFIFO:ctrl_hi_fifo|dcfifo:dcfifo_component|dcfifo_mls1:auto_generated                                                                         ; dcfifo_mls1        ; work         ;
;             |a_graycounter_pdc:wrptr_g1p|     ; 13.7 (13.7)          ; 14.3 (14.3)                      ; 0.7 (0.7)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 25 (25)             ; 30 (30)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |xmitTop|ctrlFIFO:ctrl_hi_fifo|dcfifo:dcfifo_component|dcfifo_mls1:auto_generated|a_graycounter_pdc:wrptr_g1p                                             ; a_graycounter_pdc  ; work         ;
;             |a_graycounter_tv6:rdptr_g1p|     ; 14.7 (14.7)          ; 18.7 (18.7)                      ; 3.9 (3.9)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 26 (26)             ; 25 (25)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |xmitTop|ctrlFIFO:ctrl_hi_fifo|dcfifo:dcfifo_component|dcfifo_mls1:auto_generated|a_graycounter_tv6:rdptr_g1p                                             ; a_graycounter_tv6  ; work         ;
;             |alt_synch_pipe_tpl:rs_dgwp|      ; 4.2 (0.0)            ; 13.7 (0.0)                       ; 9.6 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 32 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |xmitTop|ctrlFIFO:ctrl_hi_fifo|dcfifo:dcfifo_component|dcfifo_mls1:auto_generated|alt_synch_pipe_tpl:rs_dgwp                                              ; alt_synch_pipe_tpl ; work         ;
;                |dffpipe_gf9:dffpipe8|         ; 4.2 (4.2)            ; 13.7 (13.7)                      ; 9.6 (9.6)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 32 (32)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |xmitTop|ctrlFIFO:ctrl_hi_fifo|dcfifo:dcfifo_component|dcfifo_mls1:auto_generated|alt_synch_pipe_tpl:rs_dgwp|dffpipe_gf9:dffpipe8                         ; dffpipe_gf9        ; work         ;
;             |alt_synch_pipe_upl:ws_dgrp|      ; 2.7 (0.0)            ; 11.7 (0.0)                       ; 9.1 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 32 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |xmitTop|ctrlFIFO:ctrl_hi_fifo|dcfifo:dcfifo_component|dcfifo_mls1:auto_generated|alt_synch_pipe_upl:ws_dgrp                                              ; alt_synch_pipe_upl ; work         ;
;                |dffpipe_hf9:dffpipe11|        ; 2.7 (2.7)            ; 11.7 (11.7)                      ; 9.1 (9.1)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 32 (32)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |xmitTop|ctrlFIFO:ctrl_hi_fifo|dcfifo:dcfifo_component|dcfifo_mls1:auto_generated|alt_synch_pipe_upl:ws_dgrp|dffpipe_hf9:dffpipe11                        ; dffpipe_hf9        ; work         ;
;             |altsyncram_09d1:fifo_ram|        ; 13.3 (2.7)           ; 16.1 (3.0)                       ; 2.8 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 18 (2)              ; 6 (6)                     ; 0 (0)         ; 393216            ; 48    ; 0          ; 0    ; 0            ; |xmitTop|ctrlFIFO:ctrl_hi_fifo|dcfifo:dcfifo_component|dcfifo_mls1:auto_generated|altsyncram_09d1:fifo_ram                                                ; altsyncram_09d1    ; work         ;
;                |decode_v07:decode6|           ; 1.4 (1.4)            ; 1.4 (1.4)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 4 (4)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |xmitTop|ctrlFIFO:ctrl_hi_fifo|dcfifo:dcfifo_component|dcfifo_mls1:auto_generated|altsyncram_09d1:fifo_ram|decode_v07:decode6                             ; decode_v07         ; work         ;
;                |mux_us7:mux7|                 ; 9.0 (9.0)            ; 11.7 (11.7)                      ; 2.7 (2.7)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 12 (12)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |xmitTop|ctrlFIFO:ctrl_hi_fifo|dcfifo:dcfifo_component|dcfifo_mls1:auto_generated|altsyncram_09d1:fifo_ram|mux_us7:mux7                                   ; mux_us7            ; work         ;
;             |cmpr_f06:rdempty_eq_comp|        ; 3.4 (3.4)            ; 3.8 (3.8)                        ; 0.4 (0.4)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 7 (7)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |xmitTop|ctrlFIFO:ctrl_hi_fifo|dcfifo:dcfifo_component|dcfifo_mls1:auto_generated|cmpr_f06:rdempty_eq_comp                                                ; cmpr_f06           ; work         ;
;             |cmpr_f06:wrfull_eq_comp|         ; 3.4 (3.4)            ; 3.4 (3.4)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 7 (7)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |xmitTop|ctrlFIFO:ctrl_hi_fifo|dcfifo:dcfifo_component|dcfifo_mls1:auto_generated|cmpr_f06:wrfull_eq_comp                                                 ; cmpr_f06           ; work         ;
;    |ctrlFIFO:ctrl_lo_fifo|                    ; 64.5 (0.0)           ; 99.3 (0.0)                       ; 36.3 (0.0)                                        ; 1.5 (0.0)                        ; 0.0 (0.0)            ; 88 (0)              ; 179 (0)                   ; 0 (0)         ; 393216            ; 48    ; 0          ; 0    ; 0            ; |xmitTop|ctrlFIFO:ctrl_lo_fifo                                                                                                                            ; ctrlFIFO           ; work         ;
;       |dcfifo:dcfifo_component|               ; 64.5 (0.0)           ; 99.3 (0.0)                       ; 36.3 (0.0)                                        ; 1.5 (0.0)                        ; 0.0 (0.0)            ; 88 (0)              ; 179 (0)                   ; 0 (0)         ; 393216            ; 48    ; 0          ; 0    ; 0            ; |xmitTop|ctrlFIFO:ctrl_lo_fifo|dcfifo:dcfifo_component                                                                                                    ; dcfifo             ; work         ;
;          |dcfifo_mls1:auto_generated|         ; 64.5 (3.9)           ; 99.3 (19.5)                      ; 36.3 (15.6)                                       ; 1.5 (0.0)                        ; 0.0 (0.0)            ; 88 (5)              ; 179 (57)                  ; 0 (0)         ; 393216            ; 48    ; 0          ; 0    ; 0            ; |xmitTop|ctrlFIFO:ctrl_lo_fifo|dcfifo:dcfifo_component|dcfifo_mls1:auto_generated                                                                         ; dcfifo_mls1        ; work         ;
;             |a_graycounter_pdc:wrptr_g1p|     ; 14.5 (14.5)          ; 14.5 (14.5)                      ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 25 (25)             ; 30 (30)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |xmitTop|ctrlFIFO:ctrl_lo_fifo|dcfifo:dcfifo_component|dcfifo_mls1:auto_generated|a_graycounter_pdc:wrptr_g1p                                             ; a_graycounter_pdc  ; work         ;
;             |a_graycounter_tv6:rdptr_g1p|     ; 16.2 (16.2)          ; 18.1 (18.1)                      ; 2.1 (2.1)                                         ; 0.3 (0.3)                        ; 0.0 (0.0)            ; 26 (26)             ; 22 (22)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |xmitTop|ctrlFIFO:ctrl_lo_fifo|dcfifo:dcfifo_component|dcfifo_mls1:auto_generated|a_graycounter_tv6:rdptr_g1p                                             ; a_graycounter_tv6  ; work         ;
;             |alt_synch_pipe_tpl:rs_dgwp|      ; 3.9 (0.0)            ; 13.1 (0.0)                       ; 9.2 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 32 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |xmitTop|ctrlFIFO:ctrl_lo_fifo|dcfifo:dcfifo_component|dcfifo_mls1:auto_generated|alt_synch_pipe_tpl:rs_dgwp                                              ; alt_synch_pipe_tpl ; work         ;
;                |dffpipe_gf9:dffpipe8|         ; 3.9 (3.9)            ; 13.1 (13.1)                      ; 9.2 (9.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 32 (32)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |xmitTop|ctrlFIFO:ctrl_lo_fifo|dcfifo:dcfifo_component|dcfifo_mls1:auto_generated|alt_synch_pipe_tpl:rs_dgwp|dffpipe_gf9:dffpipe8                         ; dffpipe_gf9        ; work         ;
;             |alt_synch_pipe_upl:ws_dgrp|      ; 2.8 (0.0)            ; 10.9 (0.0)                       ; 8.1 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 32 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |xmitTop|ctrlFIFO:ctrl_lo_fifo|dcfifo:dcfifo_component|dcfifo_mls1:auto_generated|alt_synch_pipe_upl:ws_dgrp                                              ; alt_synch_pipe_upl ; work         ;
;                |dffpipe_hf9:dffpipe11|        ; 2.8 (2.8)            ; 10.9 (10.9)                      ; 8.1 (8.1)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 32 (32)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |xmitTop|ctrlFIFO:ctrl_lo_fifo|dcfifo:dcfifo_component|dcfifo_mls1:auto_generated|alt_synch_pipe_upl:ws_dgrp|dffpipe_hf9:dffpipe11                        ; dffpipe_hf9        ; work         ;
;             |altsyncram_09d1:fifo_ram|        ; 16.2 (2.5)           ; 16.3 (3.0)                       ; 1.4 (0.8)                                         ; 1.3 (0.3)                        ; 0.0 (0.0)            ; 18 (2)              ; 6 (6)                     ; 0 (0)         ; 393216            ; 48    ; 0          ; 0    ; 0            ; |xmitTop|ctrlFIFO:ctrl_lo_fifo|dcfifo:dcfifo_component|dcfifo_mls1:auto_generated|altsyncram_09d1:fifo_ram                                                ; altsyncram_09d1    ; work         ;
;                |decode_v07:decode6|           ; 1.3 (1.3)            ; 1.3 (1.3)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 4 (4)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |xmitTop|ctrlFIFO:ctrl_lo_fifo|dcfifo:dcfifo_component|dcfifo_mls1:auto_generated|altsyncram_09d1:fifo_ram|decode_v07:decode6                             ; decode_v07         ; work         ;
;                |mux_us7:mux7|                 ; 12.0 (12.0)          ; 12.0 (12.0)                      ; 1.0 (1.0)                                         ; 1.0 (1.0)                        ; 0.0 (0.0)            ; 12 (12)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |xmitTop|ctrlFIFO:ctrl_lo_fifo|dcfifo:dcfifo_component|dcfifo_mls1:auto_generated|altsyncram_09d1:fifo_ram|mux_us7:mux7                                   ; mux_us7            ; work         ;
;             |cmpr_f06:rdempty_eq_comp|        ; 3.5 (3.5)            ; 3.5 (3.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 7 (7)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |xmitTop|ctrlFIFO:ctrl_lo_fifo|dcfifo:dcfifo_component|dcfifo_mls1:auto_generated|cmpr_f06:rdempty_eq_comp                                                ; cmpr_f06           ; work         ;
;             |cmpr_f06:wrfull_eq_comp|         ; 3.4 (3.4)            ; 3.4 (3.4)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 7 (7)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |xmitTop|ctrlFIFO:ctrl_lo_fifo|dcfifo:dcfifo_component|dcfifo_mls1:auto_generated|cmpr_f06:wrfull_eq_comp                                                 ; cmpr_f06           ; work         ;
;    |dataFIFO:data_hi_fifo|                    ; 83.6 (0.0)           ; 119.8 (0.0)                      ; 36.2 (0.0)                                        ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 128 (0)             ; 210 (0)                   ; 0 (0)         ; 262144            ; 32    ; 0          ; 0    ; 0            ; |xmitTop|dataFIFO:data_hi_fifo                                                                                                                            ; dataFIFO           ; work         ;
;       |dcfifo:dcfifo_component|               ; 83.6 (0.0)           ; 119.8 (0.0)                      ; 36.2 (0.0)                                        ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 128 (0)             ; 210 (0)                   ; 0 (0)         ; 262144            ; 32    ; 0          ; 0    ; 0            ; |xmitTop|dataFIFO:data_hi_fifo|dcfifo:dcfifo_component                                                                                                    ; dcfifo             ; work         ;
;          |dcfifo_qis1:auto_generated|         ; 83.6 (11.9)          ; 119.8 (27.3)                     ; 36.2 (15.4)                                       ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 128 (20)            ; 210 (54)                  ; 0 (0)         ; 262144            ; 32    ; 0          ; 0    ; 0            ; |xmitTop|dataFIFO:data_hi_fifo|dcfifo:dcfifo_component|dcfifo_qis1:auto_generated                                                                         ; dcfifo_qis1        ; work         ;
;             |a_gray2bin_uab:wrptr_g_gray2bin| ; 4.2 (4.2)            ; 5.7 (5.7)                        ; 1.5 (1.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 14 (14)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |xmitTop|dataFIFO:data_hi_fifo|dcfifo:dcfifo_component|dcfifo_qis1:auto_generated|a_gray2bin_uab:wrptr_g_gray2bin                                         ; a_gray2bin_uab     ; work         ;
;             |a_gray2bin_uab:ws_dgrp_gray2bin| ; 4.6 (4.6)            ; 5.0 (5.0)                        ; 0.4 (0.4)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 15 (15)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |xmitTop|dataFIFO:data_hi_fifo|dcfifo:dcfifo_component|dcfifo_qis1:auto_generated|a_gray2bin_uab:ws_dgrp_gray2bin                                         ; a_gray2bin_uab     ; work         ;
;             |a_graycounter_pdc:wrptr_g1p|     ; 13.8 (13.8)          ; 14.6 (14.6)                      ; 0.8 (0.8)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 25 (25)             ; 31 (31)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |xmitTop|dataFIFO:data_hi_fifo|dcfifo:dcfifo_component|dcfifo_qis1:auto_generated|a_graycounter_pdc:wrptr_g1p                                             ; a_graycounter_pdc  ; work         ;
;             |a_graycounter_tv6:rdptr_g1p|     ; 15.2 (15.2)          ; 17.0 (17.0)                      ; 1.9 (1.9)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 26 (26)             ; 24 (24)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |xmitTop|dataFIFO:data_hi_fifo|dcfifo:dcfifo_component|dcfifo_qis1:auto_generated|a_graycounter_tv6:rdptr_g1p                                             ; a_graycounter_tv6  ; work         ;
;             |alt_synch_pipe_ppl:rs_dgwp|      ; 4.4 (0.0)            ; 10.8 (0.0)                       ; 6.4 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 32 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |xmitTop|dataFIFO:data_hi_fifo|dcfifo:dcfifo_component|dcfifo_qis1:auto_generated|alt_synch_pipe_ppl:rs_dgwp                                              ; alt_synch_pipe_ppl ; work         ;
;                |dffpipe_bf9:dffpipe5|         ; 4.4 (4.4)            ; 10.8 (10.8)                      ; 6.4 (6.4)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 32 (32)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |xmitTop|dataFIFO:data_hi_fifo|dcfifo:dcfifo_component|dcfifo_qis1:auto_generated|alt_synch_pipe_ppl:rs_dgwp|dffpipe_bf9:dffpipe5                         ; dffpipe_bf9        ; work         ;
;             |alt_synch_pipe_qpl:ws_dgrp|      ; 5.1 (0.0)            ; 11.5 (0.0)                       ; 6.4 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 32 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |xmitTop|dataFIFO:data_hi_fifo|dcfifo:dcfifo_component|dcfifo_qis1:auto_generated|alt_synch_pipe_qpl:ws_dgrp                                              ; alt_synch_pipe_qpl ; work         ;
;                |dffpipe_df9:dffpipe9|         ; 5.1 (5.1)            ; 11.5 (11.5)                      ; 6.4 (6.4)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 32 (32)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |xmitTop|dataFIFO:data_hi_fifo|dcfifo:dcfifo_component|dcfifo_qis1:auto_generated|alt_synch_pipe_qpl:ws_dgrp|dffpipe_df9:dffpipe9                         ; dffpipe_df9        ; work         ;
;             |altsyncram_56d1:fifo_ram|        ; 9.3 (2.3)            ; 11.8 (3.2)                       ; 2.4 (0.8)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 14 (2)              ; 7 (7)                     ; 0 (0)         ; 262144            ; 32    ; 0          ; 0    ; 0            ; |xmitTop|dataFIFO:data_hi_fifo|dcfifo:dcfifo_component|dcfifo_qis1:auto_generated|altsyncram_56d1:fifo_ram                                                ; altsyncram_56d1    ; work         ;
;                |decode_v07:decode12|          ; 1.3 (1.3)            ; 1.8 (1.8)                        ; 0.4 (0.4)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 4 (4)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |xmitTop|dataFIFO:data_hi_fifo|dcfifo:dcfifo_component|dcfifo_qis1:auto_generated|altsyncram_56d1:fifo_ram|decode_v07:decode12                            ; decode_v07         ; work         ;
;                |mux_fr7:mux13|                ; 5.7 (5.7)            ; 6.8 (6.8)                        ; 1.2 (1.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 8 (8)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |xmitTop|dataFIFO:data_hi_fifo|dcfifo:dcfifo_component|dcfifo_qis1:auto_generated|altsyncram_56d1:fifo_ram|mux_fr7:mux13                                  ; mux_fr7            ; work         ;
;             |cmpr_f06:rdempty_eq_comp|        ; 3.4 (3.4)            ; 3.5 (3.5)                        ; 0.1 (0.1)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 7 (7)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |xmitTop|dataFIFO:data_hi_fifo|dcfifo:dcfifo_component|dcfifo_qis1:auto_generated|cmpr_f06:rdempty_eq_comp                                                ; cmpr_f06           ; work         ;
;             |cmpr_f06:wrfull_eq_comp|         ; 3.5 (3.5)            ; 3.7 (3.7)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 7 (7)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |xmitTop|dataFIFO:data_hi_fifo|dcfifo:dcfifo_component|dcfifo_qis1:auto_generated|cmpr_f06:wrfull_eq_comp                                                 ; cmpr_f06           ; work         ;
;             |dffpipe_cf9:ws_brp|              ; 4.2 (4.2)            ; 4.6 (4.6)                        ; 0.4 (0.4)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 15 (15)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |xmitTop|dataFIFO:data_hi_fifo|dcfifo:dcfifo_component|dcfifo_qis1:auto_generated|dffpipe_cf9:ws_brp                                                      ; dffpipe_cf9        ; work         ;
;             |dffpipe_cf9:ws_bwp|              ; 4.0 (4.0)            ; 4.3 (4.3)                        ; 0.3 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 15 (15)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |xmitTop|dataFIFO:data_hi_fifo|dcfifo:dcfifo_component|dcfifo_qis1:auto_generated|dffpipe_cf9:ws_bwp                                                      ; dffpipe_cf9        ; work         ;
;    |dataFIFO:data_lo_fifo|                    ; 86.8 (0.0)           ; 123.4 (0.0)                      ; 36.6 (0.0)                                        ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 128 (0)             ; 213 (0)                   ; 0 (0)         ; 262144            ; 32    ; 0          ; 0    ; 0            ; |xmitTop|dataFIFO:data_lo_fifo                                                                                                                            ; dataFIFO           ; work         ;
;       |dcfifo:dcfifo_component|               ; 86.8 (0.0)           ; 123.4 (0.0)                      ; 36.6 (0.0)                                        ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 128 (0)             ; 213 (0)                   ; 0 (0)         ; 262144            ; 32    ; 0          ; 0    ; 0            ; |xmitTop|dataFIFO:data_lo_fifo|dcfifo:dcfifo_component                                                                                                    ; dcfifo             ; work         ;
;          |dcfifo_qis1:auto_generated|         ; 86.8 (13.2)          ; 123.4 (25.6)                     ; 36.6 (12.4)                                       ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 128 (20)            ; 213 (57)                  ; 0 (0)         ; 262144            ; 32    ; 0          ; 0    ; 0            ; |xmitTop|dataFIFO:data_lo_fifo|dcfifo:dcfifo_component|dcfifo_qis1:auto_generated                                                                         ; dcfifo_qis1        ; work         ;
;             |a_gray2bin_uab:wrptr_g_gray2bin| ; 4.2 (4.2)            ; 5.3 (5.3)                        ; 1.2 (1.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 14 (14)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |xmitTop|dataFIFO:data_lo_fifo|dcfifo:dcfifo_component|dcfifo_qis1:auto_generated|a_gray2bin_uab:wrptr_g_gray2bin                                         ; a_gray2bin_uab     ; work         ;
;             |a_gray2bin_uab:ws_dgrp_gray2bin| ; 4.1 (4.1)            ; 5.9 (5.9)                        ; 1.8 (1.8)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 15 (15)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |xmitTop|dataFIFO:data_lo_fifo|dcfifo:dcfifo_component|dcfifo_qis1:auto_generated|a_gray2bin_uab:ws_dgrp_gray2bin                                         ; a_gray2bin_uab     ; work         ;
;             |a_graycounter_pdc:wrptr_g1p|     ; 13.6 (13.6)          ; 13.6 (13.6)                      ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 25 (25)             ; 30 (30)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |xmitTop|dataFIFO:data_lo_fifo|dcfifo:dcfifo_component|dcfifo_qis1:auto_generated|a_graycounter_pdc:wrptr_g1p                                             ; a_graycounter_pdc  ; work         ;
;             |a_graycounter_tv6:rdptr_g1p|     ; 14.8 (14.8)          ; 17.8 (17.8)                      ; 3.0 (3.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 26 (26)             ; 26 (26)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |xmitTop|dataFIFO:data_lo_fifo|dcfifo:dcfifo_component|dcfifo_qis1:auto_generated|a_graycounter_tv6:rdptr_g1p                                             ; a_graycounter_tv6  ; work         ;
;             |alt_synch_pipe_ppl:rs_dgwp|      ; 5.3 (0.0)            ; 13.6 (0.0)                       ; 8.3 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 32 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |xmitTop|dataFIFO:data_lo_fifo|dcfifo:dcfifo_component|dcfifo_qis1:auto_generated|alt_synch_pipe_ppl:rs_dgwp                                              ; alt_synch_pipe_ppl ; work         ;
;                |dffpipe_bf9:dffpipe5|         ; 5.3 (5.3)            ; 13.6 (13.6)                      ; 8.3 (8.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 32 (32)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |xmitTop|dataFIFO:data_lo_fifo|dcfifo:dcfifo_component|dcfifo_qis1:auto_generated|alt_synch_pipe_ppl:rs_dgwp|dffpipe_bf9:dffpipe5                         ; dffpipe_bf9        ; work         ;
;             |alt_synch_pipe_qpl:ws_dgrp|      ; 5.0 (0.0)            ; 12.0 (0.0)                       ; 7.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 32 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |xmitTop|dataFIFO:data_lo_fifo|dcfifo:dcfifo_component|dcfifo_qis1:auto_generated|alt_synch_pipe_qpl:ws_dgrp                                              ; alt_synch_pipe_qpl ; work         ;
;                |dffpipe_df9:dffpipe9|         ; 5.0 (5.0)            ; 12.0 (12.0)                      ; 7.0 (7.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 32 (32)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |xmitTop|dataFIFO:data_lo_fifo|dcfifo:dcfifo_component|dcfifo_qis1:auto_generated|alt_synch_pipe_qpl:ws_dgrp|dffpipe_df9:dffpipe9                         ; dffpipe_df9        ; work         ;
;             |altsyncram_56d1:fifo_ram|        ; 10.9 (2.6)           ; 12.2 (2.7)                       ; 1.3 (0.1)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 14 (2)              ; 6 (6)                     ; 0 (0)         ; 262144            ; 32    ; 0          ; 0    ; 0            ; |xmitTop|dataFIFO:data_lo_fifo|dcfifo:dcfifo_component|dcfifo_qis1:auto_generated|altsyncram_56d1:fifo_ram                                                ; altsyncram_56d1    ; work         ;
;                |decode_v07:decode12|          ; 1.7 (1.7)            ; 1.8 (1.8)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 4 (4)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |xmitTop|dataFIFO:data_lo_fifo|dcfifo:dcfifo_component|dcfifo_qis1:auto_generated|altsyncram_56d1:fifo_ram|decode_v07:decode12                            ; decode_v07         ; work         ;
;                |mux_fr7:mux13|                ; 6.7 (6.7)            ; 7.7 (7.7)                        ; 1.0 (1.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 8 (8)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |xmitTop|dataFIFO:data_lo_fifo|dcfifo:dcfifo_component|dcfifo_qis1:auto_generated|altsyncram_56d1:fifo_ram|mux_fr7:mux13                                  ; mux_fr7            ; work         ;
;             |cmpr_f06:rdempty_eq_comp|        ; 3.5 (3.5)            ; 4.1 (4.1)                        ; 0.6 (0.6)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 7 (7)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |xmitTop|dataFIFO:data_lo_fifo|dcfifo:dcfifo_component|dcfifo_qis1:auto_generated|cmpr_f06:rdempty_eq_comp                                                ; cmpr_f06           ; work         ;
;             |cmpr_f06:wrfull_eq_comp|         ; 3.4 (3.4)            ; 4.1 (4.1)                        ; 0.7 (0.7)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 7 (7)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |xmitTop|dataFIFO:data_lo_fifo|dcfifo:dcfifo_component|dcfifo_qis1:auto_generated|cmpr_f06:wrfull_eq_comp                                                 ; cmpr_f06           ; work         ;
;             |dffpipe_cf9:ws_brp|              ; 4.3 (4.3)            ; 4.4 (4.4)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 15 (15)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |xmitTop|dataFIFO:data_lo_fifo|dcfifo:dcfifo_component|dcfifo_qis1:auto_generated|dffpipe_cf9:ws_brp                                                      ; dffpipe_cf9        ; work         ;
;             |dffpipe_cf9:ws_bwp|              ; 4.0 (4.0)            ; 4.8 (4.8)                        ; 0.8 (0.8)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 15 (15)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |xmitTop|dataFIFO:data_lo_fifo|dcfifo:dcfifo_component|dcfifo_qis1:auto_generated|dffpipe_cf9:ws_bwp                                                      ; dffpipe_cf9        ; work         ;
;    |in_FSM:in_FSM_inst|                       ; 279.5 (22.3)         ; 398.8 (22.7)                     ; 119.3 (0.4)                                       ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 430 (32)            ; 730 (37)                  ; 0 (0)         ; 589824            ; 72    ; 0          ; 0    ; 0            ; |xmitTop|in_FSM:in_FSM_inst                                                                                                                               ; in_FSM             ; work         ;
;       |FIFO_1:inbuff_priority|                ; 52.8 (0.0)           ; 81.5 (0.0)                       ; 28.7 (0.0)                                        ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 76 (0)              ; 172 (0)                   ; 0 (0)         ; 32768             ; 4     ; 0          ; 0    ; 0            ; |xmitTop|in_FSM:in_FSM_inst|FIFO_1:inbuff_priority                                                                                                        ; FIFO_1             ; work         ;
;          |dcfifo:dcfifo_component|            ; 52.8 (0.0)           ; 81.5 (0.0)                       ; 28.7 (0.0)                                        ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 76 (0)              ; 172 (0)                   ; 0 (0)         ; 32768             ; 4     ; 0          ; 0    ; 0            ; |xmitTop|in_FSM:in_FSM_inst|FIFO_1:inbuff_priority|dcfifo:dcfifo_component                                                                                ; dcfifo             ; work         ;
;             |dcfifo_q9q1:auto_generated|      ; 52.8 (6.4)           ; 81.5 (19.1)                      ; 28.7 (12.7)                                       ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 76 (5)              ; 172 (48)                  ; 0 (0)         ; 32768             ; 4     ; 0          ; 0    ; 0            ; |xmitTop|in_FSM:in_FSM_inst|FIFO_1:inbuff_priority|dcfifo:dcfifo_component|dcfifo_q9q1:auto_generated                                                     ; dcfifo_q9q1        ; work         ;
;                |a_graycounter_pdc:wrptr_g1p|  ; 13.7 (13.7)          ; 13.7 (13.7)                      ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 24 (24)             ; 20 (20)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |xmitTop|in_FSM:in_FSM_inst|FIFO_1:inbuff_priority|dcfifo:dcfifo_component|dcfifo_q9q1:auto_generated|a_graycounter_pdc:wrptr_g1p                         ; a_graycounter_pdc  ; work         ;
;                |a_graycounter_tv6:rdptr_g1p|  ; 14.5 (14.5)          ; 15.1 (15.1)                      ; 0.6 (0.6)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 26 (26)             ; 34 (34)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |xmitTop|in_FSM:in_FSM_inst|FIFO_1:inbuff_priority|dcfifo:dcfifo_component|dcfifo_q9q1:auto_generated|a_graycounter_tv6:rdptr_g1p                         ; a_graycounter_tv6  ; work         ;
;                |alt_synch_pipe_rpl:rs_dgwp|   ; 3.3 (0.0)            ; 10.9 (0.0)                       ; 7.6 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 32 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |xmitTop|in_FSM:in_FSM_inst|FIFO_1:inbuff_priority|dcfifo:dcfifo_component|dcfifo_q9q1:auto_generated|alt_synch_pipe_rpl:rs_dgwp                          ; alt_synch_pipe_rpl ; work         ;
;                   |dffpipe_ef9:dffpipe8|      ; 3.3 (3.3)            ; 10.9 (10.9)                      ; 7.6 (7.6)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 32 (32)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |xmitTop|in_FSM:in_FSM_inst|FIFO_1:inbuff_priority|dcfifo:dcfifo_component|dcfifo_q9q1:auto_generated|alt_synch_pipe_rpl:rs_dgwp|dffpipe_ef9:dffpipe8     ; dffpipe_ef9        ; work         ;
;                |alt_synch_pipe_spl:ws_dgrp|   ; 3.8 (0.0)            ; 10.5 (0.0)                       ; 6.8 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 32 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |xmitTop|in_FSM:in_FSM_inst|FIFO_1:inbuff_priority|dcfifo:dcfifo_component|dcfifo_q9q1:auto_generated|alt_synch_pipe_spl:ws_dgrp                          ; alt_synch_pipe_spl ; work         ;
;                   |dffpipe_ff9:dffpipe11|     ; 3.8 (3.8)            ; 10.5 (10.5)                      ; 6.8 (6.8)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 32 (32)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |xmitTop|in_FSM:in_FSM_inst|FIFO_1:inbuff_priority|dcfifo:dcfifo_component|dcfifo_q9q1:auto_generated|alt_synch_pipe_spl:ws_dgrp|dffpipe_ff9:dffpipe11    ; dffpipe_ff9        ; work         ;
;                |altsyncram_m5d1:fifo_ram|     ; 3.8 (1.8)            ; 5.1 (3.0)                        ; 1.3 (1.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 7 (2)               ; 6 (6)                     ; 0 (0)         ; 32768             ; 4     ; 0          ; 0    ; 0            ; |xmitTop|in_FSM:in_FSM_inst|FIFO_1:inbuff_priority|dcfifo:dcfifo_component|dcfifo_q9q1:auto_generated|altsyncram_m5d1:fifo_ram                            ; altsyncram_m5d1    ; work         ;
;                   |decode_v07:decode6|        ; 1.4 (1.4)            ; 1.4 (1.4)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 4 (4)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |xmitTop|in_FSM:in_FSM_inst|FIFO_1:inbuff_priority|dcfifo:dcfifo_component|dcfifo_q9q1:auto_generated|altsyncram_m5d1:fifo_ram|decode_v07:decode6         ; decode_v07         ; work         ;
;                   |mux_8r7:mux7|              ; 0.5 (0.5)            ; 0.7 (0.7)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |xmitTop|in_FSM:in_FSM_inst|FIFO_1:inbuff_priority|dcfifo:dcfifo_component|dcfifo_q9q1:auto_generated|altsyncram_m5d1:fifo_ram|mux_8r7:mux7               ; mux_8r7            ; work         ;
;                |cmpr_f06:rdempty_eq_comp|     ; 3.5 (3.5)            ; 3.7 (3.7)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 7 (7)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |xmitTop|in_FSM:in_FSM_inst|FIFO_1:inbuff_priority|dcfifo:dcfifo_component|dcfifo_q9q1:auto_generated|cmpr_f06:rdempty_eq_comp                            ; cmpr_f06           ; work         ;
;                |cmpr_f06:wrfull_eq_comp|      ; 3.4 (3.4)            ; 3.4 (3.4)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 7 (7)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |xmitTop|in_FSM:in_FSM_inst|FIFO_1:inbuff_priority|dcfifo:dcfifo_component|dcfifo_q9q1:auto_generated|cmpr_f06:wrfull_eq_comp                             ; cmpr_f06           ; work         ;
;       |FIFO_1:inbuff_stop|                    ; 52.2 (0.0)           ; 86.0 (0.0)                       ; 33.8 (0.0)                                        ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 76 (0)              ; 169 (0)                   ; 0 (0)         ; 32768             ; 4     ; 0          ; 0    ; 0            ; |xmitTop|in_FSM:in_FSM_inst|FIFO_1:inbuff_stop                                                                                                            ; FIFO_1             ; work         ;
;          |dcfifo:dcfifo_component|            ; 52.2 (0.0)           ; 86.0 (0.0)                       ; 33.8 (0.0)                                        ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 76 (0)              ; 169 (0)                   ; 0 (0)         ; 32768             ; 4     ; 0          ; 0    ; 0            ; |xmitTop|in_FSM:in_FSM_inst|FIFO_1:inbuff_stop|dcfifo:dcfifo_component                                                                                    ; dcfifo             ; work         ;
;             |dcfifo_q9q1:auto_generated|      ; 52.2 (6.2)           ; 86.0 (21.4)                      ; 33.8 (15.2)                                       ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 76 (5)              ; 169 (50)                  ; 0 (0)         ; 32768             ; 4     ; 0          ; 0    ; 0            ; |xmitTop|in_FSM:in_FSM_inst|FIFO_1:inbuff_stop|dcfifo:dcfifo_component|dcfifo_q9q1:auto_generated                                                         ; dcfifo_q9q1        ; work         ;
;                |a_graycounter_pdc:wrptr_g1p|  ; 13.9 (13.9)          ; 14.4 (14.4)                      ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 24 (24)             ; 20 (20)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |xmitTop|in_FSM:in_FSM_inst|FIFO_1:inbuff_stop|dcfifo:dcfifo_component|dcfifo_q9q1:auto_generated|a_graycounter_pdc:wrptr_g1p                             ; a_graycounter_pdc  ; work         ;
;                |a_graycounter_tv6:rdptr_g1p|  ; 14.4 (14.4)          ; 15.3 (15.3)                      ; 0.8 (0.8)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 26 (26)             ; 29 (29)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |xmitTop|in_FSM:in_FSM_inst|FIFO_1:inbuff_stop|dcfifo:dcfifo_component|dcfifo_q9q1:auto_generated|a_graycounter_tv6:rdptr_g1p                             ; a_graycounter_tv6  ; work         ;
;                |alt_synch_pipe_rpl:rs_dgwp|   ; 3.2 (0.0)            ; 13.8 (0.0)                       ; 10.6 (0.0)                                        ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 32 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |xmitTop|in_FSM:in_FSM_inst|FIFO_1:inbuff_stop|dcfifo:dcfifo_component|dcfifo_q9q1:auto_generated|alt_synch_pipe_rpl:rs_dgwp                              ; alt_synch_pipe_rpl ; work         ;
;                   |dffpipe_ef9:dffpipe8|      ; 3.2 (3.2)            ; 13.8 (13.8)                      ; 10.6 (10.6)                                       ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 32 (32)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |xmitTop|in_FSM:in_FSM_inst|FIFO_1:inbuff_stop|dcfifo:dcfifo_component|dcfifo_q9q1:auto_generated|alt_synch_pipe_rpl:rs_dgwp|dffpipe_ef9:dffpipe8         ; dffpipe_ef9        ; work         ;
;                |alt_synch_pipe_spl:ws_dgrp|   ; 4.0 (0.0)            ; 10.2 (0.0)                       ; 6.2 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 32 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |xmitTop|in_FSM:in_FSM_inst|FIFO_1:inbuff_stop|dcfifo:dcfifo_component|dcfifo_q9q1:auto_generated|alt_synch_pipe_spl:ws_dgrp                              ; alt_synch_pipe_spl ; work         ;
;                   |dffpipe_ff9:dffpipe11|     ; 4.0 (4.0)            ; 10.2 (10.2)                      ; 6.2 (6.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 32 (32)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |xmitTop|in_FSM:in_FSM_inst|FIFO_1:inbuff_stop|dcfifo:dcfifo_component|dcfifo_q9q1:auto_generated|alt_synch_pipe_spl:ws_dgrp|dffpipe_ff9:dffpipe11        ; dffpipe_ff9        ; work         ;
;                |altsyncram_m5d1:fifo_ram|     ; 3.6 (1.6)            ; 3.9 (2.3)                        ; 0.3 (0.7)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 7 (2)               ; 6 (6)                     ; 0 (0)         ; 32768             ; 4     ; 0          ; 0    ; 0            ; |xmitTop|in_FSM:in_FSM_inst|FIFO_1:inbuff_stop|dcfifo:dcfifo_component|dcfifo_q9q1:auto_generated|altsyncram_m5d1:fifo_ram                                ; altsyncram_m5d1    ; work         ;
;                   |decode_v07:decode6|        ; 1.2 (1.2)            ; 1.2 (1.2)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 4 (4)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |xmitTop|in_FSM:in_FSM_inst|FIFO_1:inbuff_stop|dcfifo:dcfifo_component|dcfifo_q9q1:auto_generated|altsyncram_m5d1:fifo_ram|decode_v07:decode6             ; decode_v07         ; work         ;
;                   |mux_8r7:mux7|              ; 0.5 (0.5)            ; 0.5 (0.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |xmitTop|in_FSM:in_FSM_inst|FIFO_1:inbuff_stop|dcfifo:dcfifo_component|dcfifo_q9q1:auto_generated|altsyncram_m5d1:fifo_ram|mux_8r7:mux7                   ; mux_8r7            ; work         ;
;                |cmpr_f06:rdempty_eq_comp|     ; 3.5 (3.5)            ; 3.5 (3.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 7 (7)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |xmitTop|in_FSM:in_FSM_inst|FIFO_1:inbuff_stop|dcfifo:dcfifo_component|dcfifo_q9q1:auto_generated|cmpr_f06:rdempty_eq_comp                                ; cmpr_f06           ; work         ;
;                |cmpr_f06:wrfull_eq_comp|      ; 3.4 (3.4)            ; 3.5 (3.5)                        ; 0.1 (0.1)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 7 (7)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |xmitTop|in_FSM:in_FSM_inst|FIFO_1:inbuff_stop|dcfifo:dcfifo_component|dcfifo_q9q1:auto_generated|cmpr_f06:wrfull_eq_comp                                 ; cmpr_f06           ; work         ;
;       |discard_logic:dislog|                  ; 28.2 (28.2)          ; 29.0 (29.0)                      ; 0.8 (0.8)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 52 (52)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |xmitTop|in_FSM:in_FSM_inst|discard_logic:dislog                                                                                                          ; discard_logic      ; work         ;
;       |inbuff:inbuff_comp|                    ; 50.0 (0.0)           ; 73.5 (0.0)                       ; 23.5 (0.0)                                        ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 74 (0)              ; 158 (0)                   ; 0 (0)         ; 131072            ; 16    ; 0          ; 0    ; 0            ; |xmitTop|in_FSM:in_FSM_inst|inbuff:inbuff_comp                                                                                                            ; inbuff             ; work         ;
;          |dcfifo:dcfifo_component|            ; 50.0 (0.0)           ; 73.5 (0.0)                       ; 23.5 (0.0)                                        ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 74 (0)              ; 158 (0)                   ; 0 (0)         ; 131072            ; 16    ; 0          ; 0    ; 0            ; |xmitTop|in_FSM:in_FSM_inst|inbuff:inbuff_comp|dcfifo:dcfifo_component                                                                                    ; dcfifo             ; work         ;
;             |dcfifo_2aq1:auto_generated|      ; 50.0 (7.2)           ; 73.5 (18.9)                      ; 23.5 (11.8)                                       ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 74 (5)              ; 158 (47)                  ; 0 (0)         ; 131072            ; 16    ; 0          ; 0    ; 0            ; |xmitTop|in_FSM:in_FSM_inst|inbuff:inbuff_comp|dcfifo:dcfifo_component|dcfifo_2aq1:auto_generated                                                         ; dcfifo_2aq1        ; work         ;
;                |a_graycounter_odc:wrptr_g1p|  ; 13.6 (13.6)          ; 13.6 (13.6)                      ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 23 (23)             ; 19 (19)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |xmitTop|in_FSM:in_FSM_inst|inbuff:inbuff_comp|dcfifo:dcfifo_component|dcfifo_2aq1:auto_generated|a_graycounter_odc:wrptr_g1p                             ; a_graycounter_odc  ; work         ;
;                |a_graycounter_sv6:rdptr_g1p|  ; 14.1 (14.1)          ; 14.1 (14.1)                      ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 24 (24)             ; 29 (29)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |xmitTop|in_FSM:in_FSM_inst|inbuff:inbuff_comp|dcfifo:dcfifo_component|dcfifo_2aq1:auto_generated|a_graycounter_sv6:rdptr_g1p                             ; a_graycounter_sv6  ; work         ;
;                |alt_synch_pipe_dpl:rs_dgwp|   ; 4.5 (0.0)            ; 8.5 (0.0)                        ; 4.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 30 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |xmitTop|in_FSM:in_FSM_inst|inbuff:inbuff_comp|dcfifo:dcfifo_component|dcfifo_2aq1:auto_generated|alt_synch_pipe_dpl:rs_dgwp                              ; alt_synch_pipe_dpl ; work         ;
;                   |dffpipe_ue9:dffpipe14|     ; 4.5 (4.5)            ; 8.5 (8.5)                        ; 4.0 (4.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 30 (30)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |xmitTop|in_FSM:in_FSM_inst|inbuff:inbuff_comp|dcfifo:dcfifo_component|dcfifo_2aq1:auto_generated|alt_synch_pipe_dpl:rs_dgwp|dffpipe_ue9:dffpipe14        ; dffpipe_ue9        ; work         ;
;                |alt_synch_pipe_epl:ws_dgrp|   ; 1.1 (0.0)            ; 8.7 (0.0)                        ; 7.6 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 30 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |xmitTop|in_FSM:in_FSM_inst|inbuff:inbuff_comp|dcfifo:dcfifo_component|dcfifo_2aq1:auto_generated|alt_synch_pipe_epl:ws_dgrp                              ; alt_synch_pipe_epl ; work         ;
;                   |dffpipe_ve9:dffpipe17|     ; 1.1 (1.1)            ; 8.7 (8.7)                        ; 7.6 (7.6)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 30 (30)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |xmitTop|in_FSM:in_FSM_inst|inbuff:inbuff_comp|dcfifo:dcfifo_component|dcfifo_2aq1:auto_generated|alt_synch_pipe_epl:ws_dgrp|dffpipe_ve9:dffpipe17        ; dffpipe_ve9        ; work         ;
;                |altsyncram_26d1:fifo_ram|     ; 3.8 (1.3)            ; 4.0 (1.5)                        ; 0.3 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 11 (1)              ; 3 (3)                     ; 0 (0)         ; 131072            ; 16    ; 0          ; 0    ; 0            ; |xmitTop|in_FSM:in_FSM_inst|inbuff:inbuff_comp|dcfifo:dcfifo_component|dcfifo_2aq1:auto_generated|altsyncram_26d1:fifo_ram                                ; altsyncram_26d1    ; work         ;
;                   |decode_s07:wren_decode_a|  ; 0.5 (0.5)            ; 0.5 (0.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |xmitTop|in_FSM:in_FSM_inst|inbuff:inbuff_comp|dcfifo:dcfifo_component|dcfifo_2aq1:auto_generated|altsyncram_26d1:fifo_ram|decode_s07:wren_decode_a       ; decode_s07         ; work         ;
;                   |mux_cr7:mux13|             ; 2.0 (2.0)            ; 2.0 (2.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 8 (8)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |xmitTop|in_FSM:in_FSM_inst|inbuff:inbuff_comp|dcfifo:dcfifo_component|dcfifo_2aq1:auto_generated|altsyncram_26d1:fifo_ram|mux_cr7:mux13                  ; mux_cr7            ; work         ;
;                |cmpr_e06:rdempty_eq_comp|     ; 2.5 (2.5)            ; 2.7 (2.7)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 5 (5)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |xmitTop|in_FSM:in_FSM_inst|inbuff:inbuff_comp|dcfifo:dcfifo_component|dcfifo_2aq1:auto_generated|cmpr_e06:rdempty_eq_comp                                ; cmpr_e06           ; work         ;
;                |cmpr_e06:wrfull_eq_comp|      ; 3.0 (3.0)            ; 3.0 (3.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 6 (6)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |xmitTop|in_FSM:in_FSM_inst|inbuff:inbuff_comp|dcfifo:dcfifo_component|dcfifo_2aq1:auto_generated|cmpr_e06:wrfull_eq_comp                                 ; cmpr_e06           ; work         ;
;       |inbuffcon:inbuffcon_comp|              ; 56.5 (0.0)           ; 88.2 (0.0)                       ; 31.7 (0.0)                                        ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 90 (0)              ; 160 (0)                   ; 0 (0)         ; 393216            ; 48    ; 0          ; 0    ; 0            ; |xmitTop|in_FSM:in_FSM_inst|inbuffcon:inbuffcon_comp                                                                                                      ; inbuffcon          ; work         ;
;          |dcfifo:dcfifo_component|            ; 56.5 (0.0)           ; 88.2 (0.0)                       ; 31.7 (0.0)                                        ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 90 (0)              ; 160 (0)                   ; 0 (0)         ; 393216            ; 48    ; 0          ; 0    ; 0            ; |xmitTop|in_FSM:in_FSM_inst|inbuffcon:inbuffcon_comp|dcfifo:dcfifo_component                                                                              ; dcfifo             ; work         ;
;             |dcfifo_ucq1:auto_generated|      ; 56.5 (6.7)           ; 88.2 (20.8)                      ; 31.7 (14.1)                                       ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 90 (5)              ; 160 (48)                  ; 0 (0)         ; 393216            ; 48    ; 0          ; 0    ; 0            ; |xmitTop|in_FSM:in_FSM_inst|inbuffcon:inbuffcon_comp|dcfifo:dcfifo_component|dcfifo_ucq1:auto_generated                                                   ; dcfifo_ucq1        ; work         ;
;                |a_graycounter_odc:wrptr_g1p|  ; 14.0 (14.0)          ; 14.5 (14.5)                      ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 23 (23)             ; 19 (19)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |xmitTop|in_FSM:in_FSM_inst|inbuffcon:inbuffcon_comp|dcfifo:dcfifo_component|dcfifo_ucq1:auto_generated|a_graycounter_odc:wrptr_g1p                       ; a_graycounter_odc  ; work         ;
;                |a_graycounter_sv6:rdptr_g1p|  ; 14.0 (14.0)          ; 14.7 (14.7)                      ; 0.7 (0.7)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 24 (24)             ; 30 (30)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |xmitTop|in_FSM:in_FSM_inst|inbuffcon:inbuffcon_comp|dcfifo:dcfifo_component|dcfifo_ucq1:auto_generated|a_graycounter_sv6:rdptr_g1p                       ; a_graycounter_sv6  ; work         ;
;                |alt_synch_pipe_fpl:rs_dgwp|   ; 2.7 (0.0)            ; 11.9 (0.0)                       ; 9.3 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 30 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |xmitTop|in_FSM:in_FSM_inst|inbuffcon:inbuffcon_comp|dcfifo:dcfifo_component|dcfifo_ucq1:auto_generated|alt_synch_pipe_fpl:rs_dgwp                        ; alt_synch_pipe_fpl ; work         ;
;                   |dffpipe_7f9:dffpipe8|      ; 2.7 (2.7)            ; 11.9 (11.9)                      ; 9.3 (9.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 30 (30)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |xmitTop|in_FSM:in_FSM_inst|inbuffcon:inbuffcon_comp|dcfifo:dcfifo_component|dcfifo_ucq1:auto_generated|alt_synch_pipe_fpl:rs_dgwp|dffpipe_7f9:dffpipe8   ; dffpipe_7f9        ; work         ;
;                |alt_synch_pipe_mpl:ws_dgrp|   ; 2.9 (0.0)            ; 9.8 (0.0)                        ; 6.9 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 30 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |xmitTop|in_FSM:in_FSM_inst|inbuffcon:inbuffcon_comp|dcfifo:dcfifo_component|dcfifo_ucq1:auto_generated|alt_synch_pipe_mpl:ws_dgrp                        ; alt_synch_pipe_mpl ; work         ;
;                   |dffpipe_8f9:dffpipe11|     ; 2.9 (2.9)            ; 9.8 (9.8)                        ; 6.9 (6.9)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 30 (30)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |xmitTop|in_FSM:in_FSM_inst|inbuffcon:inbuffcon_comp|dcfifo:dcfifo_component|dcfifo_ucq1:auto_generated|alt_synch_pipe_mpl:ws_dgrp|dffpipe_8f9:dffpipe11  ; dffpipe_8f9        ; work         ;
;                |altsyncram_u8d1:fifo_ram|     ; 10.5 (1.3)           ; 10.8 (1.3)                       ; 0.3 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 27 (1)              ; 3 (3)                     ; 0 (0)         ; 393216            ; 48    ; 0          ; 0    ; 0            ; |xmitTop|in_FSM:in_FSM_inst|inbuffcon:inbuffcon_comp|dcfifo:dcfifo_component|dcfifo_ucq1:auto_generated|altsyncram_u8d1:fifo_ram                          ; altsyncram_u8d1    ; work         ;
;                   |decode_s07:decode6|        ; 0.3 (0.3)            ; 0.3 (0.3)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |xmitTop|in_FSM:in_FSM_inst|inbuffcon:inbuffcon_comp|dcfifo:dcfifo_component|dcfifo_ucq1:auto_generated|altsyncram_u8d1:fifo_ram|decode_s07:decode6       ; decode_s07         ; work         ;
;                   |decode_s07:wren_decode_a|  ; 0.3 (0.3)            ; 0.3 (0.3)                        ; 0.1 (0.1)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |xmitTop|in_FSM:in_FSM_inst|inbuffcon:inbuffcon_comp|dcfifo:dcfifo_component|dcfifo_ucq1:auto_generated|altsyncram_u8d1:fifo_ram|decode_s07:wren_decode_a ; decode_s07         ; work         ;
;                   |mux_qs7:mux7|              ; 8.7 (8.7)            ; 8.8 (8.8)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 24 (24)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |xmitTop|in_FSM:in_FSM_inst|inbuffcon:inbuffcon_comp|dcfifo:dcfifo_component|dcfifo_ucq1:auto_generated|altsyncram_u8d1:fifo_ram|mux_qs7:mux7             ; mux_qs7            ; work         ;
;                |cmpr_e06:rdempty_eq_comp|     ; 2.5 (2.5)            ; 2.7 (2.7)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 5 (5)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |xmitTop|in_FSM:in_FSM_inst|inbuffcon:inbuffcon_comp|dcfifo:dcfifo_component|dcfifo_ucq1:auto_generated|cmpr_e06:rdempty_eq_comp                          ; cmpr_e06           ; work         ;
;                |cmpr_e06:wrfull_eq_comp|      ; 3.0 (3.0)            ; 3.0 (3.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 6 (6)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |xmitTop|in_FSM:in_FSM_inst|inbuffcon:inbuffcon_comp|dcfifo:dcfifo_component|dcfifo_ucq1:auto_generated|cmpr_e06:wrfull_eq_comp                           ; cmpr_e06           ; work         ;
;       |pakstak:packetstack|                   ; 16.7 (16.7)          ; 17.0 (17.0)                      ; 0.3 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 28 (28)             ; 31 (31)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |xmitTop|in_FSM:in_FSM_inst|pakstak:packetstack                                                                                                           ; pakstak            ; work         ;
;       |tren:transmitenable|                   ; 1.0 (1.0)            ; 1.0 (1.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |xmitTop|in_FSM:in_FSM_inst|tren:transmitenable                                                                                                           ; tren               ; work         ;
;    |monitoring_logic:monitoring_logic_inst|   ; 4.5 (4.5)            ; 9.8 (9.8)                        ; 5.3 (5.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 26 (26)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |xmitTop|monitoring_logic:monitoring_logic_inst                                                                                                           ; monitoring_logic   ; work         ;
;    |out_FSM:output_FSM_inst|                  ; 27.3 (27.3)          ; 27.8 (27.8)                      ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 47 (47)             ; 20 (20)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |xmitTop|out_FSM:output_FSM_inst                                                                                                                          ; out_FSM            ; work         ;
;    |priority_FSM:priority_FSM_inst|           ; 9.6 (9.6)            ; 10.1 (10.1)                      ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 22 (22)             ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |xmitTop|priority_FSM:priority_FSM_inst                                                                                                                   ; priority_FSM       ; work         ;
+-----------------------------------------------+----------------------+----------------------------------+---------------------------------------------------+----------------------------------+----------------------+---------------------+---------------------------+---------------+-------------------+-------+------------+------+--------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+------------------------------------------------------------------------------------------------------------------------------------+
; Delay Chain Summary                                                                                                                ;
+---------------------+----------+----+------+------+----+------+-------+--------+------------------------+--------------------------+
; Name                ; Pin Type ; D1 ; D3_0 ; D3_1 ; D4 ; D5   ; D5 OE ; D5 OCT ; T11 (Postamble Gating) ; T11 (Postamble Ungating) ;
+---------------------+----------+----+------+------+----+------+-------+--------+------------------------+--------------------------+
; phy_data_out[0]     ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; phy_data_out[1]     ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; phy_data_out[2]     ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; phy_data_out[3]     ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; phy_tx_en           ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; m_discard_en        ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; m_discard_frame[0]  ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; m_discard_frame[1]  ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; m_discard_frame[2]  ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; m_discard_frame[3]  ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; m_discard_frame[4]  ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; m_discard_frame[5]  ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; m_discard_frame[6]  ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; m_discard_frame[7]  ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; m_discard_frame[8]  ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; m_discard_frame[9]  ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; m_discard_frame[10] ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; m_discard_frame[11] ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; m_tx_frame[0]       ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; m_tx_frame[1]       ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; m_tx_frame[2]       ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; m_tx_frame[3]       ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; m_tx_frame[4]       ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; m_tx_frame[5]       ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; m_tx_frame[6]       ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; m_tx_frame[7]       ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; m_tx_frame[8]       ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; m_tx_frame[9]       ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; m_tx_frame[10]      ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; m_tx_frame[11]      ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; m_tx_frame[12]      ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; m_tx_frame[13]      ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; m_tx_frame[14]      ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; m_tx_frame[15]      ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; m_tx_frame[16]      ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; m_tx_frame[17]      ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; m_tx_frame[18]      ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; m_tx_frame[19]      ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; m_tx_frame[20]      ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; m_tx_frame[21]      ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; m_tx_frame[22]      ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; m_tx_frame[23]      ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; m_tx_done           ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; clk_phy             ; Input    ; -- ; (0)  ; (0)  ; -- ; --   ; --    ; --     ; --                     ; --                       ;
; reset               ; Input    ; -- ; (0)  ; --   ; -- ; --   ; --    ; --     ; --                     ; --                       ;
; clk_sys             ; Input    ; -- ; (0)  ; --   ; -- ; --   ; --    ; --     ; --                     ; --                       ;
; f_rec_data_valid    ; Input    ; -- ; --   ; (0)  ; -- ; --   ; --    ; --     ; --                     ; --                       ;
; f_data_in[0]        ; Input    ; -- ; (0)  ; --   ; -- ; --   ; --    ; --     ; --                     ; --                       ;
; f_data_in[4]        ; Input    ; -- ; --   ; (0)  ; -- ; --   ; --    ; --     ; --                     ; --                       ;
; f_data_in[1]        ; Input    ; -- ; --   ; (0)  ; -- ; --   ; --    ; --     ; --                     ; --                       ;
; f_data_in[5]        ; Input    ; -- ; (0)  ; --   ; -- ; --   ; --    ; --     ; --                     ; --                       ;
; f_data_in[2]        ; Input    ; -- ; --   ; (0)  ; -- ; --   ; --    ; --     ; --                     ; --                       ;
; f_data_in[6]        ; Input    ; -- ; (0)  ; --   ; -- ; --   ; --    ; --     ; --                     ; --                       ;
; f_data_in[3]        ; Input    ; -- ; --   ; (0)  ; -- ; --   ; --    ; --     ; --                     ; --                       ;
; f_data_in[7]        ; Input    ; -- ; --   ; (0)  ; -- ; --   ; --    ; --     ; --                     ; --                       ;
; f_rec_frame_valid   ; Input    ; -- ; --   ; (0)  ; -- ; --   ; --    ; --     ; --                     ; --                       ;
; f_ctrl_in[8]        ; Input    ; -- ; --   ; (0)  ; -- ; --   ; --    ; --     ; --                     ; --                       ;
; f_ctrl_in[11]       ; Input    ; -- ; --   ; (0)  ; -- ; --   ; --    ; --     ; --                     ; --                       ;
; f_ctrl_in[10]       ; Input    ; -- ; (0)  ; --   ; -- ; --   ; --    ; --     ; --                     ; --                       ;
; f_ctrl_in[9]        ; Input    ; -- ; --   ; (0)  ; -- ; --   ; --    ; --     ; --                     ; --                       ;
; f_ctrl_in[2]        ; Input    ; -- ; (0)  ; --   ; -- ; --   ; --    ; --     ; --                     ; --                       ;
; f_ctrl_in[4]        ; Input    ; -- ; --   ; (0)  ; -- ; --   ; --    ; --     ; --                     ; --                       ;
; f_ctrl_in[3]        ; Input    ; -- ; (0)  ; (0)  ; -- ; --   ; --    ; --     ; --                     ; --                       ;
; f_ctrl_in[1]        ; Input    ; -- ; (0)  ; --   ; -- ; --   ; --    ; --     ; --                     ; --                       ;
; f_ctrl_in[0]        ; Input    ; -- ; --   ; (0)  ; -- ; --   ; --    ; --     ; --                     ; --                       ;
; f_ctrl_in[7]        ; Input    ; -- ; (0)  ; --   ; -- ; --   ; --    ; --     ; --                     ; --                       ;
; f_ctrl_in[6]        ; Input    ; -- ; (0)  ; --   ; -- ; --   ; --    ; --     ; --                     ; --                       ;
; f_ctrl_in[5]        ; Input    ; -- ; --   ; (0)  ; -- ; --   ; --    ; --     ; --                     ; --                       ;
; f_hi_priority       ; Input    ; -- ; (0)  ; --   ; -- ; --   ; --    ; --     ; --                     ; --                       ;
; f_ctrl_in[12]       ; Input    ; -- ; (0)  ; --   ; -- ; --   ; --    ; --     ; --                     ; --                       ;
; f_ctrl_in[13]       ; Input    ; -- ; (0)  ; --   ; -- ; --   ; --    ; --     ; --                     ; --                       ;
; f_ctrl_in[14]       ; Input    ; -- ; (0)  ; --   ; -- ; --   ; --    ; --     ; --                     ; --                       ;
; f_ctrl_in[15]       ; Input    ; -- ; --   ; (0)  ; -- ; --   ; --    ; --     ; --                     ; --                       ;
; f_ctrl_in[16]       ; Input    ; -- ; (0)  ; --   ; -- ; --   ; --    ; --     ; --                     ; --                       ;
; f_ctrl_in[17]       ; Input    ; -- ; --   ; (0)  ; -- ; --   ; --    ; --     ; --                     ; --                       ;
; f_ctrl_in[18]       ; Input    ; -- ; (0)  ; --   ; -- ; --   ; --    ; --     ; --                     ; --                       ;
; f_ctrl_in[19]       ; Input    ; -- ; (0)  ; --   ; -- ; --   ; --    ; --     ; --                     ; --                       ;
; f_ctrl_in[20]       ; Input    ; -- ; (0)  ; --   ; -- ; --   ; --    ; --     ; --                     ; --                       ;
; f_ctrl_in[21]       ; Input    ; -- ; (0)  ; --   ; -- ; --   ; --    ; --     ; --                     ; --                       ;
; f_ctrl_in[22]       ; Input    ; -- ; --   ; (0)  ; -- ; --   ; --    ; --     ; --                     ; --                       ;
; f_ctrl_in[23]       ; Input    ; -- ; --   ; (0)  ; -- ; --   ; --    ; --     ; --                     ; --                       ;
+---------------------+----------+----+------+------+----+------+-------+--------+------------------------+--------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Pad To Core Delay Chain Fanout                                                                                                                                                                   ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+---------+
; Source Pin / Fanout                                                                                                                                                ; Pad To Core Index ; Setting ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+---------+
; clk_phy                                                                                                                                                            ;                   ;         ;
;      - clk_phy_2~2                                                                                                                                                 ; 1                 ; 0       ;
;      - clk_phy_2~1                                                                                                                                                 ; 0                 ; 0       ;
; reset                                                                                                                                                              ;                   ;         ;
;      - dataFIFO:data_hi_fifo|dcfifo:dcfifo_component|dcfifo_qis1:auto_generated|altsyncram_56d1:fifo_ram|address_reg_b[0]                                          ; 0                 ; 0       ;
;      - dataFIFO:data_hi_fifo|dcfifo:dcfifo_component|dcfifo_qis1:auto_generated|altsyncram_56d1:fifo_ram|address_reg_b[1]                                          ; 0                 ; 0       ;
;      - dataFIFO:data_lo_fifo|dcfifo:dcfifo_component|dcfifo_qis1:auto_generated|altsyncram_56d1:fifo_ram|address_reg_b[0]                                          ; 0                 ; 0       ;
;      - dataFIFO:data_lo_fifo|dcfifo:dcfifo_component|dcfifo_qis1:auto_generated|altsyncram_56d1:fifo_ram|address_reg_b[1]                                          ; 0                 ; 0       ;
;      - FIFO_1:stop_hi_fifo|dcfifo:dcfifo_component|dcfifo_q9q1:auto_generated|altsyncram_m5d1:fifo_ram|address_reg_b[0]                                            ; 0                 ; 0       ;
;      - FIFO_1:stop_hi_fifo|dcfifo:dcfifo_component|dcfifo_q9q1:auto_generated|altsyncram_m5d1:fifo_ram|address_reg_b[1]                                            ; 0                 ; 0       ;
;      - FIFO_1:stop_lo_fifo|dcfifo:dcfifo_component|dcfifo_q9q1:auto_generated|altsyncram_m5d1:fifo_ram|address_reg_b[0]                                            ; 0                 ; 0       ;
;      - FIFO_1:stop_lo_fifo|dcfifo:dcfifo_component|dcfifo_q9q1:auto_generated|altsyncram_m5d1:fifo_ram|address_reg_b[1]                                            ; 0                 ; 0       ;
;      - in_FSM:in_FSM_inst|FIFO_1:inbuff_stop|dcfifo:dcfifo_component|dcfifo_q9q1:auto_generated|altsyncram_m5d1:fifo_ram|address_reg_b[0]                          ; 0                 ; 0       ;
;      - in_FSM:in_FSM_inst|FIFO_1:inbuff_stop|dcfifo:dcfifo_component|dcfifo_q9q1:auto_generated|altsyncram_m5d1:fifo_ram|address_reg_b[1]                          ; 0                 ; 0       ;
;      - ctrlFIFO:ctrl_hi_fifo|dcfifo:dcfifo_component|dcfifo_mls1:auto_generated|altsyncram_09d1:fifo_ram|address_reg_b[0]                                          ; 0                 ; 0       ;
;      - ctrlFIFO:ctrl_hi_fifo|dcfifo:dcfifo_component|dcfifo_mls1:auto_generated|altsyncram_09d1:fifo_ram|address_reg_b[1]                                          ; 0                 ; 0       ;
;      - ctrlFIFO:ctrl_lo_fifo|dcfifo:dcfifo_component|dcfifo_mls1:auto_generated|altsyncram_09d1:fifo_ram|address_reg_b[0]                                          ; 0                 ; 0       ;
;      - ctrlFIFO:ctrl_lo_fifo|dcfifo:dcfifo_component|dcfifo_mls1:auto_generated|altsyncram_09d1:fifo_ram|address_reg_b[1]                                          ; 0                 ; 0       ;
;      - in_FSM:in_FSM_inst|inbuff:inbuff_comp|dcfifo:dcfifo_component|dcfifo_2aq1:auto_generated|altsyncram_26d1:fifo_ram|address_reg_b[0]                          ; 0                 ; 0       ;
;      - in_FSM:in_FSM_inst|inbuffcon:inbuffcon_comp|dcfifo:dcfifo_component|dcfifo_ucq1:auto_generated|altsyncram_u8d1:fifo_ram|address_reg_b[0]                    ; 0                 ; 0       ;
;      - in_FSM:in_FSM_inst|FIFO_1:inbuff_priority|dcfifo:dcfifo_component|dcfifo_q9q1:auto_generated|altsyncram_m5d1:fifo_ram|address_reg_b[0]                      ; 0                 ; 0       ;
;      - in_FSM:in_FSM_inst|FIFO_1:inbuff_priority|dcfifo:dcfifo_component|dcfifo_q9q1:auto_generated|altsyncram_m5d1:fifo_ram|address_reg_b[1]                      ; 0                 ; 0       ;
;      - clk_phy_2~2                                                                                                                                                 ; 0                 ; 0       ;
;      - in_FSM:in_FSM_inst|pakstak:packetstack|outonl                                                                                                               ; 0                 ; 0       ;
;      - in_FSM:in_FSM_inst|pakstak:packetstack|inonl                                                                                                                ; 0                 ; 0       ;
;      - clk_phy_2~1                                                                                                                                                 ; 0                 ; 0       ;
; clk_sys                                                                                                                                                            ;                   ;         ;
; f_rec_data_valid                                                                                                                                                   ;                   ;         ;
;      - in_FSM:in_FSM_inst|inbuff:inbuff_comp|dcfifo:dcfifo_component|dcfifo_2aq1:auto_generated|altsyncram_26d1:fifo_ram|decode_s07:wren_decode_a|eq_node[1]       ; 1                 ; 0       ;
;      - in_FSM:in_FSM_inst|inbuff:inbuff_comp|dcfifo:dcfifo_component|dcfifo_2aq1:auto_generated|altsyncram_26d1:fifo_ram|decode_s07:wren_decode_a|eq_node[0]       ; 1                 ; 0       ;
;      - in_FSM:in_FSM_inst|FIFO_1:inbuff_stop|dcfifo:dcfifo_component|dcfifo_q9q1:auto_generated|altsyncram_m5d1:fifo_ram|decode_v07:decode6|w_anode608w[2]~0       ; 1                 ; 0       ;
;      - in_FSM:in_FSM_inst|FIFO_1:inbuff_stop|dcfifo:dcfifo_component|dcfifo_q9q1:auto_generated|altsyncram_m5d1:fifo_ram|decode_v07:decode6|w_anode621w[2]~0       ; 1                 ; 0       ;
;      - in_FSM:in_FSM_inst|FIFO_1:inbuff_stop|dcfifo:dcfifo_component|dcfifo_q9q1:auto_generated|altsyncram_m5d1:fifo_ram|decode_v07:decode6|w_anode629w[2]~0       ; 1                 ; 0       ;
;      - in_FSM:in_FSM_inst|FIFO_1:inbuff_stop|dcfifo:dcfifo_component|dcfifo_q9q1:auto_generated|altsyncram_m5d1:fifo_ram|decode_v07:decode6|w_anode637w[2]~0       ; 1                 ; 0       ;
;      - in_FSM:in_FSM_inst|inbuff:inbuff_comp|dcfifo:dcfifo_component|dcfifo_2aq1:auto_generated|valid_wrreq~0                                                      ; 1                 ; 0       ;
;      - in_FSM:in_FSM_inst|FIFO_1:inbuff_stop|dcfifo:dcfifo_component|dcfifo_q9q1:auto_generated|valid_wrreq~0                                                      ; 1                 ; 0       ;
;      - in_FSM:in_FSM_inst|inbuff:inbuff_comp|dcfifo:dcfifo_component|dcfifo_2aq1:auto_generated|a_graycounter_odc:wrptr_g1p|_~2                                    ; 1                 ; 0       ;
;      - in_FSM:in_FSM_inst|FIFO_1:inbuff_stop|dcfifo:dcfifo_component|dcfifo_q9q1:auto_generated|a_graycounter_pdc:wrptr_g1p|_~0                                    ; 1                 ; 0       ;
; f_data_in[0]                                                                                                                                                       ;                   ;         ;
;      - in_FSM:in_FSM_inst|inbuff:inbuff_comp|dcfifo:dcfifo_component|dcfifo_2aq1:auto_generated|altsyncram_26d1:fifo_ram|ram_block11a0                             ; 0                 ; 0       ;
;      - in_FSM:in_FSM_inst|inbuff:inbuff_comp|dcfifo:dcfifo_component|dcfifo_2aq1:auto_generated|altsyncram_26d1:fifo_ram|ram_block11a8                             ; 0                 ; 0       ;
;      - in_FSM:in_FSM_inst|inbuff:inbuff_comp|dcfifo:dcfifo_component|dcfifo_2aq1:auto_generated|altsyncram_26d1:fifo_ram|ram_block11a8                             ; 0                 ; 0       ;
;      - in_FSM:in_FSM_inst|inbuff:inbuff_comp|dcfifo:dcfifo_component|dcfifo_2aq1:auto_generated|altsyncram_26d1:fifo_ram|ram_block11a8                             ; 0                 ; 0       ;
;      - in_FSM:in_FSM_inst|inbuff:inbuff_comp|dcfifo:dcfifo_component|dcfifo_2aq1:auto_generated|altsyncram_26d1:fifo_ram|ram_block11a8                             ; 0                 ; 0       ;
;      - in_FSM:in_FSM_inst|inbuff:inbuff_comp|dcfifo:dcfifo_component|dcfifo_2aq1:auto_generated|altsyncram_26d1:fifo_ram|ram_block11a8                             ; 0                 ; 0       ;
;      - in_FSM:in_FSM_inst|inbuff:inbuff_comp|dcfifo:dcfifo_component|dcfifo_2aq1:auto_generated|altsyncram_26d1:fifo_ram|ram_block11a8                             ; 0                 ; 0       ;
;      - in_FSM:in_FSM_inst|inbuff:inbuff_comp|dcfifo:dcfifo_component|dcfifo_2aq1:auto_generated|altsyncram_26d1:fifo_ram|ram_block11a8                             ; 0                 ; 0       ;
;      - in_FSM:in_FSM_inst|inbuff:inbuff_comp|dcfifo:dcfifo_component|dcfifo_2aq1:auto_generated|altsyncram_26d1:fifo_ram|ram_block11a8                             ; 0                 ; 0       ;
;      - in_FSM:in_FSM_inst|inbuff:inbuff_comp|dcfifo:dcfifo_component|dcfifo_2aq1:auto_generated|altsyncram_26d1:fifo_ram|ram_block11a8                             ; 0                 ; 0       ;
;      - in_FSM:in_FSM_inst|inbuff:inbuff_comp|dcfifo:dcfifo_component|dcfifo_2aq1:auto_generated|altsyncram_26d1:fifo_ram|ram_block11a8                             ; 0                 ; 0       ;
;      - in_FSM:in_FSM_inst|inbuff:inbuff_comp|dcfifo:dcfifo_component|dcfifo_2aq1:auto_generated|altsyncram_26d1:fifo_ram|ram_block11a8                             ; 0                 ; 0       ;
;      - in_FSM:in_FSM_inst|inbuff:inbuff_comp|dcfifo:dcfifo_component|dcfifo_2aq1:auto_generated|altsyncram_26d1:fifo_ram|ram_block11a8                             ; 0                 ; 0       ;
;      - in_FSM:in_FSM_inst|inbuff:inbuff_comp|dcfifo:dcfifo_component|dcfifo_2aq1:auto_generated|altsyncram_26d1:fifo_ram|ram_block11a8                             ; 0                 ; 0       ;
;      - in_FSM:in_FSM_inst|inbuff:inbuff_comp|dcfifo:dcfifo_component|dcfifo_2aq1:auto_generated|altsyncram_26d1:fifo_ram|ram_block11a8                             ; 0                 ; 0       ;
;      - in_FSM:in_FSM_inst|inbuff:inbuff_comp|dcfifo:dcfifo_component|dcfifo_2aq1:auto_generated|altsyncram_26d1:fifo_ram|ram_block11a8                             ; 0                 ; 0       ;
;      - in_FSM:in_FSM_inst|inbuff:inbuff_comp|dcfifo:dcfifo_component|dcfifo_2aq1:auto_generated|altsyncram_26d1:fifo_ram|ram_block11a8                             ; 0                 ; 0       ;
;      - in_FSM:in_FSM_inst|inbuff:inbuff_comp|dcfifo:dcfifo_component|dcfifo_2aq1:auto_generated|altsyncram_26d1:fifo_ram|ram_block11a0                             ; 0                 ; 0       ;
;      - in_FSM:in_FSM_inst|inbuff:inbuff_comp|dcfifo:dcfifo_component|dcfifo_2aq1:auto_generated|altsyncram_26d1:fifo_ram|ram_block11a0                             ; 0                 ; 0       ;
;      - in_FSM:in_FSM_inst|inbuff:inbuff_comp|dcfifo:dcfifo_component|dcfifo_2aq1:auto_generated|altsyncram_26d1:fifo_ram|ram_block11a0                             ; 0                 ; 0       ;
;      - in_FSM:in_FSM_inst|inbuff:inbuff_comp|dcfifo:dcfifo_component|dcfifo_2aq1:auto_generated|altsyncram_26d1:fifo_ram|ram_block11a0                             ; 0                 ; 0       ;
;      - in_FSM:in_FSM_inst|inbuff:inbuff_comp|dcfifo:dcfifo_component|dcfifo_2aq1:auto_generated|altsyncram_26d1:fifo_ram|ram_block11a0                             ; 0                 ; 0       ;
;      - in_FSM:in_FSM_inst|inbuff:inbuff_comp|dcfifo:dcfifo_component|dcfifo_2aq1:auto_generated|altsyncram_26d1:fifo_ram|ram_block11a0                             ; 0                 ; 0       ;
;      - in_FSM:in_FSM_inst|inbuff:inbuff_comp|dcfifo:dcfifo_component|dcfifo_2aq1:auto_generated|altsyncram_26d1:fifo_ram|ram_block11a0                             ; 0                 ; 0       ;
;      - in_FSM:in_FSM_inst|inbuff:inbuff_comp|dcfifo:dcfifo_component|dcfifo_2aq1:auto_generated|altsyncram_26d1:fifo_ram|ram_block11a0                             ; 0                 ; 0       ;
;      - in_FSM:in_FSM_inst|inbuff:inbuff_comp|dcfifo:dcfifo_component|dcfifo_2aq1:auto_generated|altsyncram_26d1:fifo_ram|ram_block11a0                             ; 0                 ; 0       ;
;      - in_FSM:in_FSM_inst|inbuff:inbuff_comp|dcfifo:dcfifo_component|dcfifo_2aq1:auto_generated|altsyncram_26d1:fifo_ram|ram_block11a0                             ; 0                 ; 0       ;
;      - in_FSM:in_FSM_inst|inbuff:inbuff_comp|dcfifo:dcfifo_component|dcfifo_2aq1:auto_generated|altsyncram_26d1:fifo_ram|ram_block11a0                             ; 0                 ; 0       ;
;      - in_FSM:in_FSM_inst|inbuff:inbuff_comp|dcfifo:dcfifo_component|dcfifo_2aq1:auto_generated|altsyncram_26d1:fifo_ram|ram_block11a0                             ; 0                 ; 0       ;
;      - in_FSM:in_FSM_inst|inbuff:inbuff_comp|dcfifo:dcfifo_component|dcfifo_2aq1:auto_generated|altsyncram_26d1:fifo_ram|ram_block11a0                             ; 0                 ; 0       ;
;      - in_FSM:in_FSM_inst|inbuff:inbuff_comp|dcfifo:dcfifo_component|dcfifo_2aq1:auto_generated|altsyncram_26d1:fifo_ram|ram_block11a0                             ; 0                 ; 0       ;
;      - in_FSM:in_FSM_inst|inbuff:inbuff_comp|dcfifo:dcfifo_component|dcfifo_2aq1:auto_generated|altsyncram_26d1:fifo_ram|ram_block11a0                             ; 0                 ; 0       ;
; f_data_in[4]                                                                                                                                                       ;                   ;         ;
;      - in_FSM:in_FSM_inst|inbuff:inbuff_comp|dcfifo:dcfifo_component|dcfifo_2aq1:auto_generated|altsyncram_26d1:fifo_ram|ram_block11a4                             ; 1                 ; 0       ;
;      - in_FSM:in_FSM_inst|inbuff:inbuff_comp|dcfifo:dcfifo_component|dcfifo_2aq1:auto_generated|altsyncram_26d1:fifo_ram|ram_block11a12                            ; 1                 ; 0       ;
;      - in_FSM:in_FSM_inst|inbuff:inbuff_comp|dcfifo:dcfifo_component|dcfifo_2aq1:auto_generated|altsyncram_26d1:fifo_ram|ram_block11a12                            ; 1                 ; 0       ;
;      - in_FSM:in_FSM_inst|inbuff:inbuff_comp|dcfifo:dcfifo_component|dcfifo_2aq1:auto_generated|altsyncram_26d1:fifo_ram|ram_block11a12                            ; 1                 ; 0       ;
;      - in_FSM:in_FSM_inst|inbuff:inbuff_comp|dcfifo:dcfifo_component|dcfifo_2aq1:auto_generated|altsyncram_26d1:fifo_ram|ram_block11a12                            ; 1                 ; 0       ;
;      - in_FSM:in_FSM_inst|inbuff:inbuff_comp|dcfifo:dcfifo_component|dcfifo_2aq1:auto_generated|altsyncram_26d1:fifo_ram|ram_block11a12                            ; 1                 ; 0       ;
;      - in_FSM:in_FSM_inst|inbuff:inbuff_comp|dcfifo:dcfifo_component|dcfifo_2aq1:auto_generated|altsyncram_26d1:fifo_ram|ram_block11a12                            ; 1                 ; 0       ;
;      - in_FSM:in_FSM_inst|inbuff:inbuff_comp|dcfifo:dcfifo_component|dcfifo_2aq1:auto_generated|altsyncram_26d1:fifo_ram|ram_block11a12                            ; 1                 ; 0       ;
;      - in_FSM:in_FSM_inst|inbuff:inbuff_comp|dcfifo:dcfifo_component|dcfifo_2aq1:auto_generated|altsyncram_26d1:fifo_ram|ram_block11a12                            ; 1                 ; 0       ;
;      - in_FSM:in_FSM_inst|inbuff:inbuff_comp|dcfifo:dcfifo_component|dcfifo_2aq1:auto_generated|altsyncram_26d1:fifo_ram|ram_block11a12                            ; 1                 ; 0       ;
;      - in_FSM:in_FSM_inst|inbuff:inbuff_comp|dcfifo:dcfifo_component|dcfifo_2aq1:auto_generated|altsyncram_26d1:fifo_ram|ram_block11a12                            ; 1                 ; 0       ;
;      - in_FSM:in_FSM_inst|inbuff:inbuff_comp|dcfifo:dcfifo_component|dcfifo_2aq1:auto_generated|altsyncram_26d1:fifo_ram|ram_block11a12                            ; 1                 ; 0       ;
;      - in_FSM:in_FSM_inst|inbuff:inbuff_comp|dcfifo:dcfifo_component|dcfifo_2aq1:auto_generated|altsyncram_26d1:fifo_ram|ram_block11a12                            ; 1                 ; 0       ;
;      - in_FSM:in_FSM_inst|inbuff:inbuff_comp|dcfifo:dcfifo_component|dcfifo_2aq1:auto_generated|altsyncram_26d1:fifo_ram|ram_block11a12                            ; 1                 ; 0       ;
;      - in_FSM:in_FSM_inst|inbuff:inbuff_comp|dcfifo:dcfifo_component|dcfifo_2aq1:auto_generated|altsyncram_26d1:fifo_ram|ram_block11a12                            ; 1                 ; 0       ;
;      - in_FSM:in_FSM_inst|inbuff:inbuff_comp|dcfifo:dcfifo_component|dcfifo_2aq1:auto_generated|altsyncram_26d1:fifo_ram|ram_block11a12                            ; 1                 ; 0       ;
;      - in_FSM:in_FSM_inst|inbuff:inbuff_comp|dcfifo:dcfifo_component|dcfifo_2aq1:auto_generated|altsyncram_26d1:fifo_ram|ram_block11a12                            ; 1                 ; 0       ;
;      - in_FSM:in_FSM_inst|inbuff:inbuff_comp|dcfifo:dcfifo_component|dcfifo_2aq1:auto_generated|altsyncram_26d1:fifo_ram|ram_block11a4                             ; 1                 ; 0       ;
;      - in_FSM:in_FSM_inst|inbuff:inbuff_comp|dcfifo:dcfifo_component|dcfifo_2aq1:auto_generated|altsyncram_26d1:fifo_ram|ram_block11a4                             ; 1                 ; 0       ;
;      - in_FSM:in_FSM_inst|inbuff:inbuff_comp|dcfifo:dcfifo_component|dcfifo_2aq1:auto_generated|altsyncram_26d1:fifo_ram|ram_block11a4                             ; 1                 ; 0       ;
;      - in_FSM:in_FSM_inst|inbuff:inbuff_comp|dcfifo:dcfifo_component|dcfifo_2aq1:auto_generated|altsyncram_26d1:fifo_ram|ram_block11a4                             ; 1                 ; 0       ;
;      - in_FSM:in_FSM_inst|inbuff:inbuff_comp|dcfifo:dcfifo_component|dcfifo_2aq1:auto_generated|altsyncram_26d1:fifo_ram|ram_block11a4                             ; 1                 ; 0       ;
;      - in_FSM:in_FSM_inst|inbuff:inbuff_comp|dcfifo:dcfifo_component|dcfifo_2aq1:auto_generated|altsyncram_26d1:fifo_ram|ram_block11a4                             ; 1                 ; 0       ;
;      - in_FSM:in_FSM_inst|inbuff:inbuff_comp|dcfifo:dcfifo_component|dcfifo_2aq1:auto_generated|altsyncram_26d1:fifo_ram|ram_block11a4                             ; 1                 ; 0       ;
;      - in_FSM:in_FSM_inst|inbuff:inbuff_comp|dcfifo:dcfifo_component|dcfifo_2aq1:auto_generated|altsyncram_26d1:fifo_ram|ram_block11a4                             ; 1                 ; 0       ;
;      - in_FSM:in_FSM_inst|inbuff:inbuff_comp|dcfifo:dcfifo_component|dcfifo_2aq1:auto_generated|altsyncram_26d1:fifo_ram|ram_block11a4                             ; 1                 ; 0       ;
;      - in_FSM:in_FSM_inst|inbuff:inbuff_comp|dcfifo:dcfifo_component|dcfifo_2aq1:auto_generated|altsyncram_26d1:fifo_ram|ram_block11a4                             ; 1                 ; 0       ;
;      - in_FSM:in_FSM_inst|inbuff:inbuff_comp|dcfifo:dcfifo_component|dcfifo_2aq1:auto_generated|altsyncram_26d1:fifo_ram|ram_block11a4                             ; 1                 ; 0       ;
;      - in_FSM:in_FSM_inst|inbuff:inbuff_comp|dcfifo:dcfifo_component|dcfifo_2aq1:auto_generated|altsyncram_26d1:fifo_ram|ram_block11a4                             ; 1                 ; 0       ;
;      - in_FSM:in_FSM_inst|inbuff:inbuff_comp|dcfifo:dcfifo_component|dcfifo_2aq1:auto_generated|altsyncram_26d1:fifo_ram|ram_block11a4                             ; 1                 ; 0       ;
;      - in_FSM:in_FSM_inst|inbuff:inbuff_comp|dcfifo:dcfifo_component|dcfifo_2aq1:auto_generated|altsyncram_26d1:fifo_ram|ram_block11a4                             ; 1                 ; 0       ;
;      - in_FSM:in_FSM_inst|inbuff:inbuff_comp|dcfifo:dcfifo_component|dcfifo_2aq1:auto_generated|altsyncram_26d1:fifo_ram|ram_block11a4                             ; 1                 ; 0       ;
; f_data_in[1]                                                                                                                                                       ;                   ;         ;
;      - in_FSM:in_FSM_inst|inbuff:inbuff_comp|dcfifo:dcfifo_component|dcfifo_2aq1:auto_generated|altsyncram_26d1:fifo_ram|ram_block11a1                             ; 1                 ; 0       ;
;      - in_FSM:in_FSM_inst|inbuff:inbuff_comp|dcfifo:dcfifo_component|dcfifo_2aq1:auto_generated|altsyncram_26d1:fifo_ram|ram_block11a9                             ; 1                 ; 0       ;
;      - in_FSM:in_FSM_inst|inbuff:inbuff_comp|dcfifo:dcfifo_component|dcfifo_2aq1:auto_generated|altsyncram_26d1:fifo_ram|ram_block11a9                             ; 1                 ; 0       ;
;      - in_FSM:in_FSM_inst|inbuff:inbuff_comp|dcfifo:dcfifo_component|dcfifo_2aq1:auto_generated|altsyncram_26d1:fifo_ram|ram_block11a9                             ; 1                 ; 0       ;
;      - in_FSM:in_FSM_inst|inbuff:inbuff_comp|dcfifo:dcfifo_component|dcfifo_2aq1:auto_generated|altsyncram_26d1:fifo_ram|ram_block11a9                             ; 1                 ; 0       ;
;      - in_FSM:in_FSM_inst|inbuff:inbuff_comp|dcfifo:dcfifo_component|dcfifo_2aq1:auto_generated|altsyncram_26d1:fifo_ram|ram_block11a9                             ; 1                 ; 0       ;
;      - in_FSM:in_FSM_inst|inbuff:inbuff_comp|dcfifo:dcfifo_component|dcfifo_2aq1:auto_generated|altsyncram_26d1:fifo_ram|ram_block11a9                             ; 1                 ; 0       ;
;      - in_FSM:in_FSM_inst|inbuff:inbuff_comp|dcfifo:dcfifo_component|dcfifo_2aq1:auto_generated|altsyncram_26d1:fifo_ram|ram_block11a9                             ; 1                 ; 0       ;
;      - in_FSM:in_FSM_inst|inbuff:inbuff_comp|dcfifo:dcfifo_component|dcfifo_2aq1:auto_generated|altsyncram_26d1:fifo_ram|ram_block11a9                             ; 1                 ; 0       ;
;      - in_FSM:in_FSM_inst|inbuff:inbuff_comp|dcfifo:dcfifo_component|dcfifo_2aq1:auto_generated|altsyncram_26d1:fifo_ram|ram_block11a9                             ; 1                 ; 0       ;
;      - in_FSM:in_FSM_inst|inbuff:inbuff_comp|dcfifo:dcfifo_component|dcfifo_2aq1:auto_generated|altsyncram_26d1:fifo_ram|ram_block11a9                             ; 1                 ; 0       ;
;      - in_FSM:in_FSM_inst|inbuff:inbuff_comp|dcfifo:dcfifo_component|dcfifo_2aq1:auto_generated|altsyncram_26d1:fifo_ram|ram_block11a9                             ; 1                 ; 0       ;
;      - in_FSM:in_FSM_inst|inbuff:inbuff_comp|dcfifo:dcfifo_component|dcfifo_2aq1:auto_generated|altsyncram_26d1:fifo_ram|ram_block11a9                             ; 1                 ; 0       ;
;      - in_FSM:in_FSM_inst|inbuff:inbuff_comp|dcfifo:dcfifo_component|dcfifo_2aq1:auto_generated|altsyncram_26d1:fifo_ram|ram_block11a9                             ; 1                 ; 0       ;
;      - in_FSM:in_FSM_inst|inbuff:inbuff_comp|dcfifo:dcfifo_component|dcfifo_2aq1:auto_generated|altsyncram_26d1:fifo_ram|ram_block11a9                             ; 1                 ; 0       ;
;      - in_FSM:in_FSM_inst|inbuff:inbuff_comp|dcfifo:dcfifo_component|dcfifo_2aq1:auto_generated|altsyncram_26d1:fifo_ram|ram_block11a9                             ; 1                 ; 0       ;
;      - in_FSM:in_FSM_inst|inbuff:inbuff_comp|dcfifo:dcfifo_component|dcfifo_2aq1:auto_generated|altsyncram_26d1:fifo_ram|ram_block11a9                             ; 1                 ; 0       ;
;      - in_FSM:in_FSM_inst|inbuff:inbuff_comp|dcfifo:dcfifo_component|dcfifo_2aq1:auto_generated|altsyncram_26d1:fifo_ram|ram_block11a1                             ; 1                 ; 0       ;
;      - in_FSM:in_FSM_inst|inbuff:inbuff_comp|dcfifo:dcfifo_component|dcfifo_2aq1:auto_generated|altsyncram_26d1:fifo_ram|ram_block11a1                             ; 1                 ; 0       ;
;      - in_FSM:in_FSM_inst|inbuff:inbuff_comp|dcfifo:dcfifo_component|dcfifo_2aq1:auto_generated|altsyncram_26d1:fifo_ram|ram_block11a1                             ; 1                 ; 0       ;
;      - in_FSM:in_FSM_inst|inbuff:inbuff_comp|dcfifo:dcfifo_component|dcfifo_2aq1:auto_generated|altsyncram_26d1:fifo_ram|ram_block11a1                             ; 1                 ; 0       ;
;      - in_FSM:in_FSM_inst|inbuff:inbuff_comp|dcfifo:dcfifo_component|dcfifo_2aq1:auto_generated|altsyncram_26d1:fifo_ram|ram_block11a1                             ; 1                 ; 0       ;
;      - in_FSM:in_FSM_inst|inbuff:inbuff_comp|dcfifo:dcfifo_component|dcfifo_2aq1:auto_generated|altsyncram_26d1:fifo_ram|ram_block11a1                             ; 1                 ; 0       ;
;      - in_FSM:in_FSM_inst|inbuff:inbuff_comp|dcfifo:dcfifo_component|dcfifo_2aq1:auto_generated|altsyncram_26d1:fifo_ram|ram_block11a1                             ; 1                 ; 0       ;
;      - in_FSM:in_FSM_inst|inbuff:inbuff_comp|dcfifo:dcfifo_component|dcfifo_2aq1:auto_generated|altsyncram_26d1:fifo_ram|ram_block11a1                             ; 1                 ; 0       ;
;      - in_FSM:in_FSM_inst|inbuff:inbuff_comp|dcfifo:dcfifo_component|dcfifo_2aq1:auto_generated|altsyncram_26d1:fifo_ram|ram_block11a1                             ; 1                 ; 0       ;
;      - in_FSM:in_FSM_inst|inbuff:inbuff_comp|dcfifo:dcfifo_component|dcfifo_2aq1:auto_generated|altsyncram_26d1:fifo_ram|ram_block11a1                             ; 1                 ; 0       ;
;      - in_FSM:in_FSM_inst|inbuff:inbuff_comp|dcfifo:dcfifo_component|dcfifo_2aq1:auto_generated|altsyncram_26d1:fifo_ram|ram_block11a1                             ; 1                 ; 0       ;
;      - in_FSM:in_FSM_inst|inbuff:inbuff_comp|dcfifo:dcfifo_component|dcfifo_2aq1:auto_generated|altsyncram_26d1:fifo_ram|ram_block11a1                             ; 1                 ; 0       ;
;      - in_FSM:in_FSM_inst|inbuff:inbuff_comp|dcfifo:dcfifo_component|dcfifo_2aq1:auto_generated|altsyncram_26d1:fifo_ram|ram_block11a1                             ; 1                 ; 0       ;
;      - in_FSM:in_FSM_inst|inbuff:inbuff_comp|dcfifo:dcfifo_component|dcfifo_2aq1:auto_generated|altsyncram_26d1:fifo_ram|ram_block11a1                             ; 1                 ; 0       ;
;      - in_FSM:in_FSM_inst|inbuff:inbuff_comp|dcfifo:dcfifo_component|dcfifo_2aq1:auto_generated|altsyncram_26d1:fifo_ram|ram_block11a1                             ; 1                 ; 0       ;
; f_data_in[5]                                                                                                                                                       ;                   ;         ;
;      - in_FSM:in_FSM_inst|inbuff:inbuff_comp|dcfifo:dcfifo_component|dcfifo_2aq1:auto_generated|altsyncram_26d1:fifo_ram|ram_block11a5                             ; 0                 ; 0       ;
;      - in_FSM:in_FSM_inst|inbuff:inbuff_comp|dcfifo:dcfifo_component|dcfifo_2aq1:auto_generated|altsyncram_26d1:fifo_ram|ram_block11a13                            ; 0                 ; 0       ;
;      - in_FSM:in_FSM_inst|inbuff:inbuff_comp|dcfifo:dcfifo_component|dcfifo_2aq1:auto_generated|altsyncram_26d1:fifo_ram|ram_block11a13                            ; 0                 ; 0       ;
;      - in_FSM:in_FSM_inst|inbuff:inbuff_comp|dcfifo:dcfifo_component|dcfifo_2aq1:auto_generated|altsyncram_26d1:fifo_ram|ram_block11a13                            ; 0                 ; 0       ;
;      - in_FSM:in_FSM_inst|inbuff:inbuff_comp|dcfifo:dcfifo_component|dcfifo_2aq1:auto_generated|altsyncram_26d1:fifo_ram|ram_block11a13                            ; 0                 ; 0       ;
;      - in_FSM:in_FSM_inst|inbuff:inbuff_comp|dcfifo:dcfifo_component|dcfifo_2aq1:auto_generated|altsyncram_26d1:fifo_ram|ram_block11a13                            ; 0                 ; 0       ;
;      - in_FSM:in_FSM_inst|inbuff:inbuff_comp|dcfifo:dcfifo_component|dcfifo_2aq1:auto_generated|altsyncram_26d1:fifo_ram|ram_block11a13                            ; 0                 ; 0       ;
;      - in_FSM:in_FSM_inst|inbuff:inbuff_comp|dcfifo:dcfifo_component|dcfifo_2aq1:auto_generated|altsyncram_26d1:fifo_ram|ram_block11a13                            ; 0                 ; 0       ;
;      - in_FSM:in_FSM_inst|inbuff:inbuff_comp|dcfifo:dcfifo_component|dcfifo_2aq1:auto_generated|altsyncram_26d1:fifo_ram|ram_block11a13                            ; 0                 ; 0       ;
;      - in_FSM:in_FSM_inst|inbuff:inbuff_comp|dcfifo:dcfifo_component|dcfifo_2aq1:auto_generated|altsyncram_26d1:fifo_ram|ram_block11a13                            ; 0                 ; 0       ;
;      - in_FSM:in_FSM_inst|inbuff:inbuff_comp|dcfifo:dcfifo_component|dcfifo_2aq1:auto_generated|altsyncram_26d1:fifo_ram|ram_block11a13                            ; 0                 ; 0       ;
;      - in_FSM:in_FSM_inst|inbuff:inbuff_comp|dcfifo:dcfifo_component|dcfifo_2aq1:auto_generated|altsyncram_26d1:fifo_ram|ram_block11a13                            ; 0                 ; 0       ;
;      - in_FSM:in_FSM_inst|inbuff:inbuff_comp|dcfifo:dcfifo_component|dcfifo_2aq1:auto_generated|altsyncram_26d1:fifo_ram|ram_block11a13                            ; 0                 ; 0       ;
;      - in_FSM:in_FSM_inst|inbuff:inbuff_comp|dcfifo:dcfifo_component|dcfifo_2aq1:auto_generated|altsyncram_26d1:fifo_ram|ram_block11a13                            ; 0                 ; 0       ;
;      - in_FSM:in_FSM_inst|inbuff:inbuff_comp|dcfifo:dcfifo_component|dcfifo_2aq1:auto_generated|altsyncram_26d1:fifo_ram|ram_block11a13                            ; 0                 ; 0       ;
;      - in_FSM:in_FSM_inst|inbuff:inbuff_comp|dcfifo:dcfifo_component|dcfifo_2aq1:auto_generated|altsyncram_26d1:fifo_ram|ram_block11a13                            ; 0                 ; 0       ;
;      - in_FSM:in_FSM_inst|inbuff:inbuff_comp|dcfifo:dcfifo_component|dcfifo_2aq1:auto_generated|altsyncram_26d1:fifo_ram|ram_block11a13                            ; 0                 ; 0       ;
;      - in_FSM:in_FSM_inst|inbuff:inbuff_comp|dcfifo:dcfifo_component|dcfifo_2aq1:auto_generated|altsyncram_26d1:fifo_ram|ram_block11a5                             ; 0                 ; 0       ;
;      - in_FSM:in_FSM_inst|inbuff:inbuff_comp|dcfifo:dcfifo_component|dcfifo_2aq1:auto_generated|altsyncram_26d1:fifo_ram|ram_block11a5                             ; 0                 ; 0       ;
;      - in_FSM:in_FSM_inst|inbuff:inbuff_comp|dcfifo:dcfifo_component|dcfifo_2aq1:auto_generated|altsyncram_26d1:fifo_ram|ram_block11a5                             ; 0                 ; 0       ;
;      - in_FSM:in_FSM_inst|inbuff:inbuff_comp|dcfifo:dcfifo_component|dcfifo_2aq1:auto_generated|altsyncram_26d1:fifo_ram|ram_block11a5                             ; 0                 ; 0       ;
;      - in_FSM:in_FSM_inst|inbuff:inbuff_comp|dcfifo:dcfifo_component|dcfifo_2aq1:auto_generated|altsyncram_26d1:fifo_ram|ram_block11a5                             ; 0                 ; 0       ;
;      - in_FSM:in_FSM_inst|inbuff:inbuff_comp|dcfifo:dcfifo_component|dcfifo_2aq1:auto_generated|altsyncram_26d1:fifo_ram|ram_block11a5                             ; 0                 ; 0       ;
;      - in_FSM:in_FSM_inst|inbuff:inbuff_comp|dcfifo:dcfifo_component|dcfifo_2aq1:auto_generated|altsyncram_26d1:fifo_ram|ram_block11a5                             ; 0                 ; 0       ;
;      - in_FSM:in_FSM_inst|inbuff:inbuff_comp|dcfifo:dcfifo_component|dcfifo_2aq1:auto_generated|altsyncram_26d1:fifo_ram|ram_block11a5                             ; 0                 ; 0       ;
;      - in_FSM:in_FSM_inst|inbuff:inbuff_comp|dcfifo:dcfifo_component|dcfifo_2aq1:auto_generated|altsyncram_26d1:fifo_ram|ram_block11a5                             ; 0                 ; 0       ;
;      - in_FSM:in_FSM_inst|inbuff:inbuff_comp|dcfifo:dcfifo_component|dcfifo_2aq1:auto_generated|altsyncram_26d1:fifo_ram|ram_block11a5                             ; 0                 ; 0       ;
;      - in_FSM:in_FSM_inst|inbuff:inbuff_comp|dcfifo:dcfifo_component|dcfifo_2aq1:auto_generated|altsyncram_26d1:fifo_ram|ram_block11a5                             ; 0                 ; 0       ;
;      - in_FSM:in_FSM_inst|inbuff:inbuff_comp|dcfifo:dcfifo_component|dcfifo_2aq1:auto_generated|altsyncram_26d1:fifo_ram|ram_block11a5                             ; 0                 ; 0       ;
;      - in_FSM:in_FSM_inst|inbuff:inbuff_comp|dcfifo:dcfifo_component|dcfifo_2aq1:auto_generated|altsyncram_26d1:fifo_ram|ram_block11a5                             ; 0                 ; 0       ;
;      - in_FSM:in_FSM_inst|inbuff:inbuff_comp|dcfifo:dcfifo_component|dcfifo_2aq1:auto_generated|altsyncram_26d1:fifo_ram|ram_block11a5                             ; 0                 ; 0       ;
;      - in_FSM:in_FSM_inst|inbuff:inbuff_comp|dcfifo:dcfifo_component|dcfifo_2aq1:auto_generated|altsyncram_26d1:fifo_ram|ram_block11a5                             ; 0                 ; 0       ;
; f_data_in[2]                                                                                                                                                       ;                   ;         ;
;      - in_FSM:in_FSM_inst|inbuff:inbuff_comp|dcfifo:dcfifo_component|dcfifo_2aq1:auto_generated|altsyncram_26d1:fifo_ram|ram_block11a2                             ; 1                 ; 0       ;
;      - in_FSM:in_FSM_inst|inbuff:inbuff_comp|dcfifo:dcfifo_component|dcfifo_2aq1:auto_generated|altsyncram_26d1:fifo_ram|ram_block11a10                            ; 1                 ; 0       ;
;      - in_FSM:in_FSM_inst|inbuff:inbuff_comp|dcfifo:dcfifo_component|dcfifo_2aq1:auto_generated|altsyncram_26d1:fifo_ram|ram_block11a10                            ; 1                 ; 0       ;
;      - in_FSM:in_FSM_inst|inbuff:inbuff_comp|dcfifo:dcfifo_component|dcfifo_2aq1:auto_generated|altsyncram_26d1:fifo_ram|ram_block11a10                            ; 1                 ; 0       ;
;      - in_FSM:in_FSM_inst|inbuff:inbuff_comp|dcfifo:dcfifo_component|dcfifo_2aq1:auto_generated|altsyncram_26d1:fifo_ram|ram_block11a10                            ; 1                 ; 0       ;
;      - in_FSM:in_FSM_inst|inbuff:inbuff_comp|dcfifo:dcfifo_component|dcfifo_2aq1:auto_generated|altsyncram_26d1:fifo_ram|ram_block11a10                            ; 1                 ; 0       ;
;      - in_FSM:in_FSM_inst|inbuff:inbuff_comp|dcfifo:dcfifo_component|dcfifo_2aq1:auto_generated|altsyncram_26d1:fifo_ram|ram_block11a10                            ; 1                 ; 0       ;
;      - in_FSM:in_FSM_inst|inbuff:inbuff_comp|dcfifo:dcfifo_component|dcfifo_2aq1:auto_generated|altsyncram_26d1:fifo_ram|ram_block11a10                            ; 1                 ; 0       ;
;      - in_FSM:in_FSM_inst|inbuff:inbuff_comp|dcfifo:dcfifo_component|dcfifo_2aq1:auto_generated|altsyncram_26d1:fifo_ram|ram_block11a10                            ; 1                 ; 0       ;
;      - in_FSM:in_FSM_inst|inbuff:inbuff_comp|dcfifo:dcfifo_component|dcfifo_2aq1:auto_generated|altsyncram_26d1:fifo_ram|ram_block11a10                            ; 1                 ; 0       ;
;      - in_FSM:in_FSM_inst|inbuff:inbuff_comp|dcfifo:dcfifo_component|dcfifo_2aq1:auto_generated|altsyncram_26d1:fifo_ram|ram_block11a10                            ; 1                 ; 0       ;
;      - in_FSM:in_FSM_inst|inbuff:inbuff_comp|dcfifo:dcfifo_component|dcfifo_2aq1:auto_generated|altsyncram_26d1:fifo_ram|ram_block11a10                            ; 1                 ; 0       ;
;      - in_FSM:in_FSM_inst|inbuff:inbuff_comp|dcfifo:dcfifo_component|dcfifo_2aq1:auto_generated|altsyncram_26d1:fifo_ram|ram_block11a10                            ; 1                 ; 0       ;
;      - in_FSM:in_FSM_inst|inbuff:inbuff_comp|dcfifo:dcfifo_component|dcfifo_2aq1:auto_generated|altsyncram_26d1:fifo_ram|ram_block11a10                            ; 1                 ; 0       ;
;      - in_FSM:in_FSM_inst|inbuff:inbuff_comp|dcfifo:dcfifo_component|dcfifo_2aq1:auto_generated|altsyncram_26d1:fifo_ram|ram_block11a10                            ; 1                 ; 0       ;
;      - in_FSM:in_FSM_inst|inbuff:inbuff_comp|dcfifo:dcfifo_component|dcfifo_2aq1:auto_generated|altsyncram_26d1:fifo_ram|ram_block11a10                            ; 1                 ; 0       ;
;      - in_FSM:in_FSM_inst|inbuff:inbuff_comp|dcfifo:dcfifo_component|dcfifo_2aq1:auto_generated|altsyncram_26d1:fifo_ram|ram_block11a10                            ; 1                 ; 0       ;
;      - in_FSM:in_FSM_inst|inbuff:inbuff_comp|dcfifo:dcfifo_component|dcfifo_2aq1:auto_generated|altsyncram_26d1:fifo_ram|ram_block11a2                             ; 1                 ; 0       ;
;      - in_FSM:in_FSM_inst|inbuff:inbuff_comp|dcfifo:dcfifo_component|dcfifo_2aq1:auto_generated|altsyncram_26d1:fifo_ram|ram_block11a2                             ; 1                 ; 0       ;
;      - in_FSM:in_FSM_inst|inbuff:inbuff_comp|dcfifo:dcfifo_component|dcfifo_2aq1:auto_generated|altsyncram_26d1:fifo_ram|ram_block11a2                             ; 1                 ; 0       ;
;      - in_FSM:in_FSM_inst|inbuff:inbuff_comp|dcfifo:dcfifo_component|dcfifo_2aq1:auto_generated|altsyncram_26d1:fifo_ram|ram_block11a2                             ; 1                 ; 0       ;
;      - in_FSM:in_FSM_inst|inbuff:inbuff_comp|dcfifo:dcfifo_component|dcfifo_2aq1:auto_generated|altsyncram_26d1:fifo_ram|ram_block11a2                             ; 1                 ; 0       ;
;      - in_FSM:in_FSM_inst|inbuff:inbuff_comp|dcfifo:dcfifo_component|dcfifo_2aq1:auto_generated|altsyncram_26d1:fifo_ram|ram_block11a2                             ; 1                 ; 0       ;
;      - in_FSM:in_FSM_inst|inbuff:inbuff_comp|dcfifo:dcfifo_component|dcfifo_2aq1:auto_generated|altsyncram_26d1:fifo_ram|ram_block11a2                             ; 1                 ; 0       ;
;      - in_FSM:in_FSM_inst|inbuff:inbuff_comp|dcfifo:dcfifo_component|dcfifo_2aq1:auto_generated|altsyncram_26d1:fifo_ram|ram_block11a2                             ; 1                 ; 0       ;
;      - in_FSM:in_FSM_inst|inbuff:inbuff_comp|dcfifo:dcfifo_component|dcfifo_2aq1:auto_generated|altsyncram_26d1:fifo_ram|ram_block11a2                             ; 1                 ; 0       ;
;      - in_FSM:in_FSM_inst|inbuff:inbuff_comp|dcfifo:dcfifo_component|dcfifo_2aq1:auto_generated|altsyncram_26d1:fifo_ram|ram_block11a2                             ; 1                 ; 0       ;
;      - in_FSM:in_FSM_inst|inbuff:inbuff_comp|dcfifo:dcfifo_component|dcfifo_2aq1:auto_generated|altsyncram_26d1:fifo_ram|ram_block11a2                             ; 1                 ; 0       ;
;      - in_FSM:in_FSM_inst|inbuff:inbuff_comp|dcfifo:dcfifo_component|dcfifo_2aq1:auto_generated|altsyncram_26d1:fifo_ram|ram_block11a2                             ; 1                 ; 0       ;
;      - in_FSM:in_FSM_inst|inbuff:inbuff_comp|dcfifo:dcfifo_component|dcfifo_2aq1:auto_generated|altsyncram_26d1:fifo_ram|ram_block11a2                             ; 1                 ; 0       ;
;      - in_FSM:in_FSM_inst|inbuff:inbuff_comp|dcfifo:dcfifo_component|dcfifo_2aq1:auto_generated|altsyncram_26d1:fifo_ram|ram_block11a2                             ; 1                 ; 0       ;
;      - in_FSM:in_FSM_inst|inbuff:inbuff_comp|dcfifo:dcfifo_component|dcfifo_2aq1:auto_generated|altsyncram_26d1:fifo_ram|ram_block11a2                             ; 1                 ; 0       ;
; f_data_in[6]                                                                                                                                                       ;                   ;         ;
;      - in_FSM:in_FSM_inst|inbuff:inbuff_comp|dcfifo:dcfifo_component|dcfifo_2aq1:auto_generated|altsyncram_26d1:fifo_ram|ram_block11a6                             ; 0                 ; 0       ;
;      - in_FSM:in_FSM_inst|inbuff:inbuff_comp|dcfifo:dcfifo_component|dcfifo_2aq1:auto_generated|altsyncram_26d1:fifo_ram|ram_block11a14                            ; 0                 ; 0       ;
;      - in_FSM:in_FSM_inst|inbuff:inbuff_comp|dcfifo:dcfifo_component|dcfifo_2aq1:auto_generated|altsyncram_26d1:fifo_ram|ram_block11a14                            ; 0                 ; 0       ;
;      - in_FSM:in_FSM_inst|inbuff:inbuff_comp|dcfifo:dcfifo_component|dcfifo_2aq1:auto_generated|altsyncram_26d1:fifo_ram|ram_block11a14                            ; 0                 ; 0       ;
;      - in_FSM:in_FSM_inst|inbuff:inbuff_comp|dcfifo:dcfifo_component|dcfifo_2aq1:auto_generated|altsyncram_26d1:fifo_ram|ram_block11a14                            ; 0                 ; 0       ;
;      - in_FSM:in_FSM_inst|inbuff:inbuff_comp|dcfifo:dcfifo_component|dcfifo_2aq1:auto_generated|altsyncram_26d1:fifo_ram|ram_block11a14                            ; 0                 ; 0       ;
;      - in_FSM:in_FSM_inst|inbuff:inbuff_comp|dcfifo:dcfifo_component|dcfifo_2aq1:auto_generated|altsyncram_26d1:fifo_ram|ram_block11a14                            ; 0                 ; 0       ;
;      - in_FSM:in_FSM_inst|inbuff:inbuff_comp|dcfifo:dcfifo_component|dcfifo_2aq1:auto_generated|altsyncram_26d1:fifo_ram|ram_block11a14                            ; 0                 ; 0       ;
;      - in_FSM:in_FSM_inst|inbuff:inbuff_comp|dcfifo:dcfifo_component|dcfifo_2aq1:auto_generated|altsyncram_26d1:fifo_ram|ram_block11a14                            ; 0                 ; 0       ;
;      - in_FSM:in_FSM_inst|inbuff:inbuff_comp|dcfifo:dcfifo_component|dcfifo_2aq1:auto_generated|altsyncram_26d1:fifo_ram|ram_block11a14                            ; 0                 ; 0       ;
;      - in_FSM:in_FSM_inst|inbuff:inbuff_comp|dcfifo:dcfifo_component|dcfifo_2aq1:auto_generated|altsyncram_26d1:fifo_ram|ram_block11a14                            ; 0                 ; 0       ;
;      - in_FSM:in_FSM_inst|inbuff:inbuff_comp|dcfifo:dcfifo_component|dcfifo_2aq1:auto_generated|altsyncram_26d1:fifo_ram|ram_block11a14                            ; 0                 ; 0       ;
;      - in_FSM:in_FSM_inst|inbuff:inbuff_comp|dcfifo:dcfifo_component|dcfifo_2aq1:auto_generated|altsyncram_26d1:fifo_ram|ram_block11a14                            ; 0                 ; 0       ;
;      - in_FSM:in_FSM_inst|inbuff:inbuff_comp|dcfifo:dcfifo_component|dcfifo_2aq1:auto_generated|altsyncram_26d1:fifo_ram|ram_block11a14                            ; 0                 ; 0       ;
;      - in_FSM:in_FSM_inst|inbuff:inbuff_comp|dcfifo:dcfifo_component|dcfifo_2aq1:auto_generated|altsyncram_26d1:fifo_ram|ram_block11a14                            ; 0                 ; 0       ;
;      - in_FSM:in_FSM_inst|inbuff:inbuff_comp|dcfifo:dcfifo_component|dcfifo_2aq1:auto_generated|altsyncram_26d1:fifo_ram|ram_block11a14                            ; 0                 ; 0       ;
;      - in_FSM:in_FSM_inst|inbuff:inbuff_comp|dcfifo:dcfifo_component|dcfifo_2aq1:auto_generated|altsyncram_26d1:fifo_ram|ram_block11a14                            ; 0                 ; 0       ;
;      - in_FSM:in_FSM_inst|inbuff:inbuff_comp|dcfifo:dcfifo_component|dcfifo_2aq1:auto_generated|altsyncram_26d1:fifo_ram|ram_block11a6                             ; 0                 ; 0       ;
;      - in_FSM:in_FSM_inst|inbuff:inbuff_comp|dcfifo:dcfifo_component|dcfifo_2aq1:auto_generated|altsyncram_26d1:fifo_ram|ram_block11a6                             ; 0                 ; 0       ;
;      - in_FSM:in_FSM_inst|inbuff:inbuff_comp|dcfifo:dcfifo_component|dcfifo_2aq1:auto_generated|altsyncram_26d1:fifo_ram|ram_block11a6                             ; 0                 ; 0       ;
;      - in_FSM:in_FSM_inst|inbuff:inbuff_comp|dcfifo:dcfifo_component|dcfifo_2aq1:auto_generated|altsyncram_26d1:fifo_ram|ram_block11a6                             ; 0                 ; 0       ;
;      - in_FSM:in_FSM_inst|inbuff:inbuff_comp|dcfifo:dcfifo_component|dcfifo_2aq1:auto_generated|altsyncram_26d1:fifo_ram|ram_block11a6                             ; 0                 ; 0       ;
;      - in_FSM:in_FSM_inst|inbuff:inbuff_comp|dcfifo:dcfifo_component|dcfifo_2aq1:auto_generated|altsyncram_26d1:fifo_ram|ram_block11a6                             ; 0                 ; 0       ;
;      - in_FSM:in_FSM_inst|inbuff:inbuff_comp|dcfifo:dcfifo_component|dcfifo_2aq1:auto_generated|altsyncram_26d1:fifo_ram|ram_block11a6                             ; 0                 ; 0       ;
;      - in_FSM:in_FSM_inst|inbuff:inbuff_comp|dcfifo:dcfifo_component|dcfifo_2aq1:auto_generated|altsyncram_26d1:fifo_ram|ram_block11a6                             ; 0                 ; 0       ;
;      - in_FSM:in_FSM_inst|inbuff:inbuff_comp|dcfifo:dcfifo_component|dcfifo_2aq1:auto_generated|altsyncram_26d1:fifo_ram|ram_block11a6                             ; 0                 ; 0       ;
;      - in_FSM:in_FSM_inst|inbuff:inbuff_comp|dcfifo:dcfifo_component|dcfifo_2aq1:auto_generated|altsyncram_26d1:fifo_ram|ram_block11a6                             ; 0                 ; 0       ;
;      - in_FSM:in_FSM_inst|inbuff:inbuff_comp|dcfifo:dcfifo_component|dcfifo_2aq1:auto_generated|altsyncram_26d1:fifo_ram|ram_block11a6                             ; 0                 ; 0       ;
;      - in_FSM:in_FSM_inst|inbuff:inbuff_comp|dcfifo:dcfifo_component|dcfifo_2aq1:auto_generated|altsyncram_26d1:fifo_ram|ram_block11a6                             ; 0                 ; 0       ;
;      - in_FSM:in_FSM_inst|inbuff:inbuff_comp|dcfifo:dcfifo_component|dcfifo_2aq1:auto_generated|altsyncram_26d1:fifo_ram|ram_block11a6                             ; 0                 ; 0       ;
;      - in_FSM:in_FSM_inst|inbuff:inbuff_comp|dcfifo:dcfifo_component|dcfifo_2aq1:auto_generated|altsyncram_26d1:fifo_ram|ram_block11a6                             ; 0                 ; 0       ;
;      - in_FSM:in_FSM_inst|inbuff:inbuff_comp|dcfifo:dcfifo_component|dcfifo_2aq1:auto_generated|altsyncram_26d1:fifo_ram|ram_block11a6                             ; 0                 ; 0       ;
; f_data_in[3]                                                                                                                                                       ;                   ;         ;
;      - in_FSM:in_FSM_inst|inbuff:inbuff_comp|dcfifo:dcfifo_component|dcfifo_2aq1:auto_generated|altsyncram_26d1:fifo_ram|ram_block11a3                             ; 1                 ; 0       ;
;      - in_FSM:in_FSM_inst|inbuff:inbuff_comp|dcfifo:dcfifo_component|dcfifo_2aq1:auto_generated|altsyncram_26d1:fifo_ram|ram_block11a11                            ; 1                 ; 0       ;
;      - in_FSM:in_FSM_inst|inbuff:inbuff_comp|dcfifo:dcfifo_component|dcfifo_2aq1:auto_generated|altsyncram_26d1:fifo_ram|ram_block11a11                            ; 1                 ; 0       ;
;      - in_FSM:in_FSM_inst|inbuff:inbuff_comp|dcfifo:dcfifo_component|dcfifo_2aq1:auto_generated|altsyncram_26d1:fifo_ram|ram_block11a11                            ; 1                 ; 0       ;
;      - in_FSM:in_FSM_inst|inbuff:inbuff_comp|dcfifo:dcfifo_component|dcfifo_2aq1:auto_generated|altsyncram_26d1:fifo_ram|ram_block11a11                            ; 1                 ; 0       ;
;      - in_FSM:in_FSM_inst|inbuff:inbuff_comp|dcfifo:dcfifo_component|dcfifo_2aq1:auto_generated|altsyncram_26d1:fifo_ram|ram_block11a11                            ; 1                 ; 0       ;
;      - in_FSM:in_FSM_inst|inbuff:inbuff_comp|dcfifo:dcfifo_component|dcfifo_2aq1:auto_generated|altsyncram_26d1:fifo_ram|ram_block11a11                            ; 1                 ; 0       ;
;      - in_FSM:in_FSM_inst|inbuff:inbuff_comp|dcfifo:dcfifo_component|dcfifo_2aq1:auto_generated|altsyncram_26d1:fifo_ram|ram_block11a11                            ; 1                 ; 0       ;
;      - in_FSM:in_FSM_inst|inbuff:inbuff_comp|dcfifo:dcfifo_component|dcfifo_2aq1:auto_generated|altsyncram_26d1:fifo_ram|ram_block11a11                            ; 1                 ; 0       ;
;      - in_FSM:in_FSM_inst|inbuff:inbuff_comp|dcfifo:dcfifo_component|dcfifo_2aq1:auto_generated|altsyncram_26d1:fifo_ram|ram_block11a11                            ; 1                 ; 0       ;
;      - in_FSM:in_FSM_inst|inbuff:inbuff_comp|dcfifo:dcfifo_component|dcfifo_2aq1:auto_generated|altsyncram_26d1:fifo_ram|ram_block11a11                            ; 1                 ; 0       ;
;      - in_FSM:in_FSM_inst|inbuff:inbuff_comp|dcfifo:dcfifo_component|dcfifo_2aq1:auto_generated|altsyncram_26d1:fifo_ram|ram_block11a11                            ; 1                 ; 0       ;
;      - in_FSM:in_FSM_inst|inbuff:inbuff_comp|dcfifo:dcfifo_component|dcfifo_2aq1:auto_generated|altsyncram_26d1:fifo_ram|ram_block11a11                            ; 1                 ; 0       ;
;      - in_FSM:in_FSM_inst|inbuff:inbuff_comp|dcfifo:dcfifo_component|dcfifo_2aq1:auto_generated|altsyncram_26d1:fifo_ram|ram_block11a11                            ; 1                 ; 0       ;
;      - in_FSM:in_FSM_inst|inbuff:inbuff_comp|dcfifo:dcfifo_component|dcfifo_2aq1:auto_generated|altsyncram_26d1:fifo_ram|ram_block11a11                            ; 1                 ; 0       ;
;      - in_FSM:in_FSM_inst|inbuff:inbuff_comp|dcfifo:dcfifo_component|dcfifo_2aq1:auto_generated|altsyncram_26d1:fifo_ram|ram_block11a11                            ; 1                 ; 0       ;
;      - in_FSM:in_FSM_inst|inbuff:inbuff_comp|dcfifo:dcfifo_component|dcfifo_2aq1:auto_generated|altsyncram_26d1:fifo_ram|ram_block11a11                            ; 1                 ; 0       ;
;      - in_FSM:in_FSM_inst|inbuff:inbuff_comp|dcfifo:dcfifo_component|dcfifo_2aq1:auto_generated|altsyncram_26d1:fifo_ram|ram_block11a3                             ; 1                 ; 0       ;
;      - in_FSM:in_FSM_inst|inbuff:inbuff_comp|dcfifo:dcfifo_component|dcfifo_2aq1:auto_generated|altsyncram_26d1:fifo_ram|ram_block11a3                             ; 1                 ; 0       ;
;      - in_FSM:in_FSM_inst|inbuff:inbuff_comp|dcfifo:dcfifo_component|dcfifo_2aq1:auto_generated|altsyncram_26d1:fifo_ram|ram_block11a3                             ; 1                 ; 0       ;
;      - in_FSM:in_FSM_inst|inbuff:inbuff_comp|dcfifo:dcfifo_component|dcfifo_2aq1:auto_generated|altsyncram_26d1:fifo_ram|ram_block11a3                             ; 1                 ; 0       ;
;      - in_FSM:in_FSM_inst|inbuff:inbuff_comp|dcfifo:dcfifo_component|dcfifo_2aq1:auto_generated|altsyncram_26d1:fifo_ram|ram_block11a3                             ; 1                 ; 0       ;
;      - in_FSM:in_FSM_inst|inbuff:inbuff_comp|dcfifo:dcfifo_component|dcfifo_2aq1:auto_generated|altsyncram_26d1:fifo_ram|ram_block11a3                             ; 1                 ; 0       ;
;      - in_FSM:in_FSM_inst|inbuff:inbuff_comp|dcfifo:dcfifo_component|dcfifo_2aq1:auto_generated|altsyncram_26d1:fifo_ram|ram_block11a3                             ; 1                 ; 0       ;
;      - in_FSM:in_FSM_inst|inbuff:inbuff_comp|dcfifo:dcfifo_component|dcfifo_2aq1:auto_generated|altsyncram_26d1:fifo_ram|ram_block11a3                             ; 1                 ; 0       ;
;      - in_FSM:in_FSM_inst|inbuff:inbuff_comp|dcfifo:dcfifo_component|dcfifo_2aq1:auto_generated|altsyncram_26d1:fifo_ram|ram_block11a3                             ; 1                 ; 0       ;
;      - in_FSM:in_FSM_inst|inbuff:inbuff_comp|dcfifo:dcfifo_component|dcfifo_2aq1:auto_generated|altsyncram_26d1:fifo_ram|ram_block11a3                             ; 1                 ; 0       ;
;      - in_FSM:in_FSM_inst|inbuff:inbuff_comp|dcfifo:dcfifo_component|dcfifo_2aq1:auto_generated|altsyncram_26d1:fifo_ram|ram_block11a3                             ; 1                 ; 0       ;
;      - in_FSM:in_FSM_inst|inbuff:inbuff_comp|dcfifo:dcfifo_component|dcfifo_2aq1:auto_generated|altsyncram_26d1:fifo_ram|ram_block11a3                             ; 1                 ; 0       ;
;      - in_FSM:in_FSM_inst|inbuff:inbuff_comp|dcfifo:dcfifo_component|dcfifo_2aq1:auto_generated|altsyncram_26d1:fifo_ram|ram_block11a3                             ; 1                 ; 0       ;
;      - in_FSM:in_FSM_inst|inbuff:inbuff_comp|dcfifo:dcfifo_component|dcfifo_2aq1:auto_generated|altsyncram_26d1:fifo_ram|ram_block11a3                             ; 1                 ; 0       ;
;      - in_FSM:in_FSM_inst|inbuff:inbuff_comp|dcfifo:dcfifo_component|dcfifo_2aq1:auto_generated|altsyncram_26d1:fifo_ram|ram_block11a3                             ; 1                 ; 0       ;
; f_data_in[7]                                                                                                                                                       ;                   ;         ;
;      - in_FSM:in_FSM_inst|inbuff:inbuff_comp|dcfifo:dcfifo_component|dcfifo_2aq1:auto_generated|altsyncram_26d1:fifo_ram|ram_block11a7                             ; 1                 ; 0       ;
;      - in_FSM:in_FSM_inst|inbuff:inbuff_comp|dcfifo:dcfifo_component|dcfifo_2aq1:auto_generated|altsyncram_26d1:fifo_ram|ram_block11a15                            ; 1                 ; 0       ;
;      - in_FSM:in_FSM_inst|inbuff:inbuff_comp|dcfifo:dcfifo_component|dcfifo_2aq1:auto_generated|altsyncram_26d1:fifo_ram|ram_block11a15                            ; 1                 ; 0       ;
;      - in_FSM:in_FSM_inst|inbuff:inbuff_comp|dcfifo:dcfifo_component|dcfifo_2aq1:auto_generated|altsyncram_26d1:fifo_ram|ram_block11a15                            ; 1                 ; 0       ;
;      - in_FSM:in_FSM_inst|inbuff:inbuff_comp|dcfifo:dcfifo_component|dcfifo_2aq1:auto_generated|altsyncram_26d1:fifo_ram|ram_block11a15                            ; 1                 ; 0       ;
;      - in_FSM:in_FSM_inst|inbuff:inbuff_comp|dcfifo:dcfifo_component|dcfifo_2aq1:auto_generated|altsyncram_26d1:fifo_ram|ram_block11a15                            ; 1                 ; 0       ;
;      - in_FSM:in_FSM_inst|inbuff:inbuff_comp|dcfifo:dcfifo_component|dcfifo_2aq1:auto_generated|altsyncram_26d1:fifo_ram|ram_block11a15                            ; 1                 ; 0       ;
;      - in_FSM:in_FSM_inst|inbuff:inbuff_comp|dcfifo:dcfifo_component|dcfifo_2aq1:auto_generated|altsyncram_26d1:fifo_ram|ram_block11a15                            ; 1                 ; 0       ;
;      - in_FSM:in_FSM_inst|inbuff:inbuff_comp|dcfifo:dcfifo_component|dcfifo_2aq1:auto_generated|altsyncram_26d1:fifo_ram|ram_block11a15                            ; 1                 ; 0       ;
;      - in_FSM:in_FSM_inst|inbuff:inbuff_comp|dcfifo:dcfifo_component|dcfifo_2aq1:auto_generated|altsyncram_26d1:fifo_ram|ram_block11a15                            ; 1                 ; 0       ;
;      - in_FSM:in_FSM_inst|inbuff:inbuff_comp|dcfifo:dcfifo_component|dcfifo_2aq1:auto_generated|altsyncram_26d1:fifo_ram|ram_block11a15                            ; 1                 ; 0       ;
;      - in_FSM:in_FSM_inst|inbuff:inbuff_comp|dcfifo:dcfifo_component|dcfifo_2aq1:auto_generated|altsyncram_26d1:fifo_ram|ram_block11a15                            ; 1                 ; 0       ;
;      - in_FSM:in_FSM_inst|inbuff:inbuff_comp|dcfifo:dcfifo_component|dcfifo_2aq1:auto_generated|altsyncram_26d1:fifo_ram|ram_block11a15                            ; 1                 ; 0       ;
;      - in_FSM:in_FSM_inst|inbuff:inbuff_comp|dcfifo:dcfifo_component|dcfifo_2aq1:auto_generated|altsyncram_26d1:fifo_ram|ram_block11a15                            ; 1                 ; 0       ;
;      - in_FSM:in_FSM_inst|inbuff:inbuff_comp|dcfifo:dcfifo_component|dcfifo_2aq1:auto_generated|altsyncram_26d1:fifo_ram|ram_block11a15                            ; 1                 ; 0       ;
;      - in_FSM:in_FSM_inst|inbuff:inbuff_comp|dcfifo:dcfifo_component|dcfifo_2aq1:auto_generated|altsyncram_26d1:fifo_ram|ram_block11a15                            ; 1                 ; 0       ;
;      - in_FSM:in_FSM_inst|inbuff:inbuff_comp|dcfifo:dcfifo_component|dcfifo_2aq1:auto_generated|altsyncram_26d1:fifo_ram|ram_block11a15                            ; 1                 ; 0       ;
;      - in_FSM:in_FSM_inst|inbuff:inbuff_comp|dcfifo:dcfifo_component|dcfifo_2aq1:auto_generated|altsyncram_26d1:fifo_ram|ram_block11a7                             ; 1                 ; 0       ;
;      - in_FSM:in_FSM_inst|inbuff:inbuff_comp|dcfifo:dcfifo_component|dcfifo_2aq1:auto_generated|altsyncram_26d1:fifo_ram|ram_block11a7                             ; 1                 ; 0       ;
;      - in_FSM:in_FSM_inst|inbuff:inbuff_comp|dcfifo:dcfifo_component|dcfifo_2aq1:auto_generated|altsyncram_26d1:fifo_ram|ram_block11a7                             ; 1                 ; 0       ;
;      - in_FSM:in_FSM_inst|inbuff:inbuff_comp|dcfifo:dcfifo_component|dcfifo_2aq1:auto_generated|altsyncram_26d1:fifo_ram|ram_block11a7                             ; 1                 ; 0       ;
;      - in_FSM:in_FSM_inst|inbuff:inbuff_comp|dcfifo:dcfifo_component|dcfifo_2aq1:auto_generated|altsyncram_26d1:fifo_ram|ram_block11a7                             ; 1                 ; 0       ;
;      - in_FSM:in_FSM_inst|inbuff:inbuff_comp|dcfifo:dcfifo_component|dcfifo_2aq1:auto_generated|altsyncram_26d1:fifo_ram|ram_block11a7                             ; 1                 ; 0       ;
;      - in_FSM:in_FSM_inst|inbuff:inbuff_comp|dcfifo:dcfifo_component|dcfifo_2aq1:auto_generated|altsyncram_26d1:fifo_ram|ram_block11a7                             ; 1                 ; 0       ;
;      - in_FSM:in_FSM_inst|inbuff:inbuff_comp|dcfifo:dcfifo_component|dcfifo_2aq1:auto_generated|altsyncram_26d1:fifo_ram|ram_block11a7                             ; 1                 ; 0       ;
;      - in_FSM:in_FSM_inst|inbuff:inbuff_comp|dcfifo:dcfifo_component|dcfifo_2aq1:auto_generated|altsyncram_26d1:fifo_ram|ram_block11a7                             ; 1                 ; 0       ;
;      - in_FSM:in_FSM_inst|inbuff:inbuff_comp|dcfifo:dcfifo_component|dcfifo_2aq1:auto_generated|altsyncram_26d1:fifo_ram|ram_block11a7                             ; 1                 ; 0       ;
;      - in_FSM:in_FSM_inst|inbuff:inbuff_comp|dcfifo:dcfifo_component|dcfifo_2aq1:auto_generated|altsyncram_26d1:fifo_ram|ram_block11a7                             ; 1                 ; 0       ;
;      - in_FSM:in_FSM_inst|inbuff:inbuff_comp|dcfifo:dcfifo_component|dcfifo_2aq1:auto_generated|altsyncram_26d1:fifo_ram|ram_block11a7                             ; 1                 ; 0       ;
;      - in_FSM:in_FSM_inst|inbuff:inbuff_comp|dcfifo:dcfifo_component|dcfifo_2aq1:auto_generated|altsyncram_26d1:fifo_ram|ram_block11a7                             ; 1                 ; 0       ;
;      - in_FSM:in_FSM_inst|inbuff:inbuff_comp|dcfifo:dcfifo_component|dcfifo_2aq1:auto_generated|altsyncram_26d1:fifo_ram|ram_block11a7                             ; 1                 ; 0       ;
;      - in_FSM:in_FSM_inst|inbuff:inbuff_comp|dcfifo:dcfifo_component|dcfifo_2aq1:auto_generated|altsyncram_26d1:fifo_ram|ram_block11a7                             ; 1                 ; 0       ;
; f_rec_frame_valid                                                                                                                                                  ;                   ;         ;
;      - in_FSM:in_FSM_inst|inbuffcon:inbuffcon_comp|dcfifo:dcfifo_component|dcfifo_ucq1:auto_generated|altsyncram_u8d1:fifo_ram|decode_s07:wren_decode_a|eq_node[1] ; 1                 ; 0       ;
;      - in_FSM:in_FSM_inst|inbuffcon:inbuffcon_comp|dcfifo:dcfifo_component|dcfifo_ucq1:auto_generated|altsyncram_u8d1:fifo_ram|decode_s07:decode6|eq_node[0]       ; 1                 ; 0       ;
;      - in_FSM:in_FSM_inst|FIFO_1:inbuff_priority|dcfifo:dcfifo_component|dcfifo_q9q1:auto_generated|altsyncram_m5d1:fifo_ram|decode_v07:decode6|w_anode608w[2]~0   ; 1                 ; 0       ;
;      - in_FSM:in_FSM_inst|FIFO_1:inbuff_priority|dcfifo:dcfifo_component|dcfifo_q9q1:auto_generated|altsyncram_m5d1:fifo_ram|decode_v07:decode6|w_anode621w[2]~0   ; 1                 ; 0       ;
;      - in_FSM:in_FSM_inst|FIFO_1:inbuff_priority|dcfifo:dcfifo_component|dcfifo_q9q1:auto_generated|altsyncram_m5d1:fifo_ram|decode_v07:decode6|w_anode629w[2]~0   ; 1                 ; 0       ;
;      - in_FSM:in_FSM_inst|FIFO_1:inbuff_priority|dcfifo:dcfifo_component|dcfifo_q9q1:auto_generated|altsyncram_m5d1:fifo_ram|decode_v07:decode6|w_anode637w[2]~0   ; 1                 ; 0       ;
;      - in_FSM:in_FSM_inst|lastl                                                                                                                                    ; 1                 ; 0       ;
;      - in_FSM:in_FSM_inst|inbuffcon:inbuffcon_comp|dcfifo:dcfifo_component|dcfifo_ucq1:auto_generated|valid_wrreq~0                                                ; 1                 ; 0       ;
;      - in_FSM:in_FSM_inst|FIFO_1:inbuff_priority|dcfifo:dcfifo_component|dcfifo_q9q1:auto_generated|valid_wrreq~0                                                  ; 1                 ; 0       ;
;      - in_FSM:in_FSM_inst|cntit~0                                                                                                                                  ; 1                 ; 0       ;
;      - in_FSM:in_FSM_inst|cntit[3]~1                                                                                                                               ; 1                 ; 0       ;
;      - in_FSM:in_FSM_inst|cntit~2                                                                                                                                  ; 1                 ; 0       ;
;      - in_FSM:in_FSM_inst|cntit~3                                                                                                                                  ; 1                 ; 0       ;
;      - in_FSM:in_FSM_inst|cntit~4                                                                                                                                  ; 1                 ; 0       ;
;      - in_FSM:in_FSM_inst|cntit~5                                                                                                                                  ; 1                 ; 0       ;
;      - in_FSM:in_FSM_inst|cntit~6                                                                                                                                  ; 1                 ; 0       ;
;      - in_FSM:in_FSM_inst|cntit~7                                                                                                                                  ; 1                 ; 0       ;
;      - in_FSM:in_FSM_inst|cntit~8                                                                                                                                  ; 1                 ; 0       ;
;      - in_FSM:in_FSM_inst|cntit~9                                                                                                                                  ; 1                 ; 0       ;
;      - in_FSM:in_FSM_inst|cntit~10                                                                                                                                 ; 1                 ; 0       ;
;      - in_FSM:in_FSM_inst|cntit~11                                                                                                                                 ; 1                 ; 0       ;
;      - in_FSM:in_FSM_inst|cntit~12                                                                                                                                 ; 1                 ; 0       ;
;      - in_FSM:in_FSM_inst|inbuffcon:inbuffcon_comp|dcfifo:dcfifo_component|dcfifo_ucq1:auto_generated|a_graycounter_odc:wrptr_g1p|_~2                              ; 1                 ; 0       ;
;      - in_FSM:in_FSM_inst|FIFO_1:inbuff_priority|dcfifo:dcfifo_component|dcfifo_q9q1:auto_generated|a_graycounter_pdc:wrptr_g1p|_~0                                ; 1                 ; 0       ;
; f_ctrl_in[8]                                                                                                                                                       ;                   ;         ;
;      - in_FSM:in_FSM_inst|inbuffcon:inbuffcon_comp|dcfifo:dcfifo_component|dcfifo_ucq1:auto_generated|altsyncram_u8d1:fifo_ram|ram_block5a8                        ; 1                 ; 0       ;
;      - in_FSM:in_FSM_inst|inbuffcon:inbuffcon_comp|dcfifo:dcfifo_component|dcfifo_ucq1:auto_generated|altsyncram_u8d1:fifo_ram|ram_block5a32                       ; 1                 ; 0       ;
;      - in_FSM:in_FSM_inst|cntit~4                                                                                                                                  ; 1                 ; 0       ;
;      - in_FSM:in_FSM_inst|inbuffcon:inbuffcon_comp|dcfifo:dcfifo_component|dcfifo_ucq1:auto_generated|altsyncram_u8d1:fifo_ram|ram_block5a32                       ; 1                 ; 0       ;
;      - in_FSM:in_FSM_inst|inbuffcon:inbuffcon_comp|dcfifo:dcfifo_component|dcfifo_ucq1:auto_generated|altsyncram_u8d1:fifo_ram|ram_block5a32                       ; 1                 ; 0       ;
;      - in_FSM:in_FSM_inst|inbuffcon:inbuffcon_comp|dcfifo:dcfifo_component|dcfifo_ucq1:auto_generated|altsyncram_u8d1:fifo_ram|ram_block5a32                       ; 1                 ; 0       ;
;      - in_FSM:in_FSM_inst|inbuffcon:inbuffcon_comp|dcfifo:dcfifo_component|dcfifo_ucq1:auto_generated|altsyncram_u8d1:fifo_ram|ram_block5a32                       ; 1                 ; 0       ;
;      - in_FSM:in_FSM_inst|inbuffcon:inbuffcon_comp|dcfifo:dcfifo_component|dcfifo_ucq1:auto_generated|altsyncram_u8d1:fifo_ram|ram_block5a32                       ; 1                 ; 0       ;
;      - in_FSM:in_FSM_inst|inbuffcon:inbuffcon_comp|dcfifo:dcfifo_component|dcfifo_ucq1:auto_generated|altsyncram_u8d1:fifo_ram|ram_block5a32                       ; 1                 ; 0       ;
;      - in_FSM:in_FSM_inst|inbuffcon:inbuffcon_comp|dcfifo:dcfifo_component|dcfifo_ucq1:auto_generated|altsyncram_u8d1:fifo_ram|ram_block5a32                       ; 1                 ; 0       ;
;      - in_FSM:in_FSM_inst|inbuffcon:inbuffcon_comp|dcfifo:dcfifo_component|dcfifo_ucq1:auto_generated|altsyncram_u8d1:fifo_ram|ram_block5a32                       ; 1                 ; 0       ;
;      - in_FSM:in_FSM_inst|inbuffcon:inbuffcon_comp|dcfifo:dcfifo_component|dcfifo_ucq1:auto_generated|altsyncram_u8d1:fifo_ram|ram_block5a32                       ; 1                 ; 0       ;
;      - in_FSM:in_FSM_inst|inbuffcon:inbuffcon_comp|dcfifo:dcfifo_component|dcfifo_ucq1:auto_generated|altsyncram_u8d1:fifo_ram|ram_block5a32                       ; 1                 ; 0       ;
;      - in_FSM:in_FSM_inst|inbuffcon:inbuffcon_comp|dcfifo:dcfifo_component|dcfifo_ucq1:auto_generated|altsyncram_u8d1:fifo_ram|ram_block5a32                       ; 1                 ; 0       ;
;      - in_FSM:in_FSM_inst|inbuffcon:inbuffcon_comp|dcfifo:dcfifo_component|dcfifo_ucq1:auto_generated|altsyncram_u8d1:fifo_ram|ram_block5a32                       ; 1                 ; 0       ;
;      - in_FSM:in_FSM_inst|inbuffcon:inbuffcon_comp|dcfifo:dcfifo_component|dcfifo_ucq1:auto_generated|altsyncram_u8d1:fifo_ram|ram_block5a32                       ; 1                 ; 0       ;
;      - in_FSM:in_FSM_inst|inbuffcon:inbuffcon_comp|dcfifo:dcfifo_component|dcfifo_ucq1:auto_generated|altsyncram_u8d1:fifo_ram|ram_block5a32                       ; 1                 ; 0       ;
;      - in_FSM:in_FSM_inst|inbuffcon:inbuffcon_comp|dcfifo:dcfifo_component|dcfifo_ucq1:auto_generated|altsyncram_u8d1:fifo_ram|ram_block5a32                       ; 1                 ; 0       ;
;      - in_FSM:in_FSM_inst|inbuffcon:inbuffcon_comp|dcfifo:dcfifo_component|dcfifo_ucq1:auto_generated|altsyncram_u8d1:fifo_ram|ram_block5a8                        ; 1                 ; 0       ;
;      - in_FSM:in_FSM_inst|inbuffcon:inbuffcon_comp|dcfifo:dcfifo_component|dcfifo_ucq1:auto_generated|altsyncram_u8d1:fifo_ram|ram_block5a8                        ; 1                 ; 0       ;
;      - in_FSM:in_FSM_inst|inbuffcon:inbuffcon_comp|dcfifo:dcfifo_component|dcfifo_ucq1:auto_generated|altsyncram_u8d1:fifo_ram|ram_block5a8                        ; 1                 ; 0       ;
;      - in_FSM:in_FSM_inst|inbuffcon:inbuffcon_comp|dcfifo:dcfifo_component|dcfifo_ucq1:auto_generated|altsyncram_u8d1:fifo_ram|ram_block5a8                        ; 1                 ; 0       ;
;      - in_FSM:in_FSM_inst|inbuffcon:inbuffcon_comp|dcfifo:dcfifo_component|dcfifo_ucq1:auto_generated|altsyncram_u8d1:fifo_ram|ram_block5a8                        ; 1                 ; 0       ;
;      - in_FSM:in_FSM_inst|inbuffcon:inbuffcon_comp|dcfifo:dcfifo_component|dcfifo_ucq1:auto_generated|altsyncram_u8d1:fifo_ram|ram_block5a8                        ; 1                 ; 0       ;
;      - in_FSM:in_FSM_inst|inbuffcon:inbuffcon_comp|dcfifo:dcfifo_component|dcfifo_ucq1:auto_generated|altsyncram_u8d1:fifo_ram|ram_block5a8                        ; 1                 ; 0       ;
;      - in_FSM:in_FSM_inst|inbuffcon:inbuffcon_comp|dcfifo:dcfifo_component|dcfifo_ucq1:auto_generated|altsyncram_u8d1:fifo_ram|ram_block5a8                        ; 1                 ; 0       ;
;      - in_FSM:in_FSM_inst|inbuffcon:inbuffcon_comp|dcfifo:dcfifo_component|dcfifo_ucq1:auto_generated|altsyncram_u8d1:fifo_ram|ram_block5a8                        ; 1                 ; 0       ;
;      - in_FSM:in_FSM_inst|inbuffcon:inbuffcon_comp|dcfifo:dcfifo_component|dcfifo_ucq1:auto_generated|altsyncram_u8d1:fifo_ram|ram_block5a8                        ; 1                 ; 0       ;
;      - in_FSM:in_FSM_inst|inbuffcon:inbuffcon_comp|dcfifo:dcfifo_component|dcfifo_ucq1:auto_generated|altsyncram_u8d1:fifo_ram|ram_block5a8                        ; 1                 ; 0       ;
;      - in_FSM:in_FSM_inst|inbuffcon:inbuffcon_comp|dcfifo:dcfifo_component|dcfifo_ucq1:auto_generated|altsyncram_u8d1:fifo_ram|ram_block5a8                        ; 1                 ; 0       ;
;      - in_FSM:in_FSM_inst|inbuffcon:inbuffcon_comp|dcfifo:dcfifo_component|dcfifo_ucq1:auto_generated|altsyncram_u8d1:fifo_ram|ram_block5a8                        ; 1                 ; 0       ;
;      - in_FSM:in_FSM_inst|inbuffcon:inbuffcon_comp|dcfifo:dcfifo_component|dcfifo_ucq1:auto_generated|altsyncram_u8d1:fifo_ram|ram_block5a8                        ; 1                 ; 0       ;
;      - in_FSM:in_FSM_inst|inbuffcon:inbuffcon_comp|dcfifo:dcfifo_component|dcfifo_ucq1:auto_generated|altsyncram_u8d1:fifo_ram|ram_block5a8                        ; 1                 ; 0       ;
; f_ctrl_in[11]                                                                                                                                                      ;                   ;         ;
;      - in_FSM:in_FSM_inst|inbuffcon:inbuffcon_comp|dcfifo:dcfifo_component|dcfifo_ucq1:auto_generated|altsyncram_u8d1:fifo_ram|ram_block5a11                       ; 1                 ; 0       ;
;      - in_FSM:in_FSM_inst|inbuffcon:inbuffcon_comp|dcfifo:dcfifo_component|dcfifo_ucq1:auto_generated|altsyncram_u8d1:fifo_ram|ram_block5a35                       ; 1                 ; 0       ;
;      - in_FSM:in_FSM_inst|cntit~0                                                                                                                                  ; 1                 ; 0       ;
;      - in_FSM:in_FSM_inst|inbuffcon:inbuffcon_comp|dcfifo:dcfifo_component|dcfifo_ucq1:auto_generated|altsyncram_u8d1:fifo_ram|ram_block5a35                       ; 1                 ; 0       ;
;      - in_FSM:in_FSM_inst|inbuffcon:inbuffcon_comp|dcfifo:dcfifo_component|dcfifo_ucq1:auto_generated|altsyncram_u8d1:fifo_ram|ram_block5a35                       ; 1                 ; 0       ;
;      - in_FSM:in_FSM_inst|inbuffcon:inbuffcon_comp|dcfifo:dcfifo_component|dcfifo_ucq1:auto_generated|altsyncram_u8d1:fifo_ram|ram_block5a35                       ; 1                 ; 0       ;
;      - in_FSM:in_FSM_inst|inbuffcon:inbuffcon_comp|dcfifo:dcfifo_component|dcfifo_ucq1:auto_generated|altsyncram_u8d1:fifo_ram|ram_block5a35                       ; 1                 ; 0       ;
;      - in_FSM:in_FSM_inst|inbuffcon:inbuffcon_comp|dcfifo:dcfifo_component|dcfifo_ucq1:auto_generated|altsyncram_u8d1:fifo_ram|ram_block5a35                       ; 1                 ; 0       ;
;      - in_FSM:in_FSM_inst|inbuffcon:inbuffcon_comp|dcfifo:dcfifo_component|dcfifo_ucq1:auto_generated|altsyncram_u8d1:fifo_ram|ram_block5a35                       ; 1                 ; 0       ;
;      - in_FSM:in_FSM_inst|inbuffcon:inbuffcon_comp|dcfifo:dcfifo_component|dcfifo_ucq1:auto_generated|altsyncram_u8d1:fifo_ram|ram_block5a35                       ; 1                 ; 0       ;
;      - in_FSM:in_FSM_inst|inbuffcon:inbuffcon_comp|dcfifo:dcfifo_component|dcfifo_ucq1:auto_generated|altsyncram_u8d1:fifo_ram|ram_block5a35                       ; 1                 ; 0       ;
;      - in_FSM:in_FSM_inst|inbuffcon:inbuffcon_comp|dcfifo:dcfifo_component|dcfifo_ucq1:auto_generated|altsyncram_u8d1:fifo_ram|ram_block5a35                       ; 1                 ; 0       ;
;      - in_FSM:in_FSM_inst|inbuffcon:inbuffcon_comp|dcfifo:dcfifo_component|dcfifo_ucq1:auto_generated|altsyncram_u8d1:fifo_ram|ram_block5a35                       ; 1                 ; 0       ;
;      - in_FSM:in_FSM_inst|inbuffcon:inbuffcon_comp|dcfifo:dcfifo_component|dcfifo_ucq1:auto_generated|altsyncram_u8d1:fifo_ram|ram_block5a35                       ; 1                 ; 0       ;
;      - in_FSM:in_FSM_inst|inbuffcon:inbuffcon_comp|dcfifo:dcfifo_component|dcfifo_ucq1:auto_generated|altsyncram_u8d1:fifo_ram|ram_block5a35                       ; 1                 ; 0       ;
;      - in_FSM:in_FSM_inst|inbuffcon:inbuffcon_comp|dcfifo:dcfifo_component|dcfifo_ucq1:auto_generated|altsyncram_u8d1:fifo_ram|ram_block5a35                       ; 1                 ; 0       ;
;      - in_FSM:in_FSM_inst|inbuffcon:inbuffcon_comp|dcfifo:dcfifo_component|dcfifo_ucq1:auto_generated|altsyncram_u8d1:fifo_ram|ram_block5a35                       ; 1                 ; 0       ;
;      - in_FSM:in_FSM_inst|inbuffcon:inbuffcon_comp|dcfifo:dcfifo_component|dcfifo_ucq1:auto_generated|altsyncram_u8d1:fifo_ram|ram_block5a35                       ; 1                 ; 0       ;
;      - in_FSM:in_FSM_inst|inbuffcon:inbuffcon_comp|dcfifo:dcfifo_component|dcfifo_ucq1:auto_generated|altsyncram_u8d1:fifo_ram|ram_block5a11                       ; 1                 ; 0       ;
;      - in_FSM:in_FSM_inst|inbuffcon:inbuffcon_comp|dcfifo:dcfifo_component|dcfifo_ucq1:auto_generated|altsyncram_u8d1:fifo_ram|ram_block5a11                       ; 1                 ; 0       ;
;      - in_FSM:in_FSM_inst|inbuffcon:inbuffcon_comp|dcfifo:dcfifo_component|dcfifo_ucq1:auto_generated|altsyncram_u8d1:fifo_ram|ram_block5a11                       ; 1                 ; 0       ;
;      - in_FSM:in_FSM_inst|inbuffcon:inbuffcon_comp|dcfifo:dcfifo_component|dcfifo_ucq1:auto_generated|altsyncram_u8d1:fifo_ram|ram_block5a11                       ; 1                 ; 0       ;
;      - in_FSM:in_FSM_inst|inbuffcon:inbuffcon_comp|dcfifo:dcfifo_component|dcfifo_ucq1:auto_generated|altsyncram_u8d1:fifo_ram|ram_block5a11                       ; 1                 ; 0       ;
;      - in_FSM:in_FSM_inst|inbuffcon:inbuffcon_comp|dcfifo:dcfifo_component|dcfifo_ucq1:auto_generated|altsyncram_u8d1:fifo_ram|ram_block5a11                       ; 1                 ; 0       ;
;      - in_FSM:in_FSM_inst|inbuffcon:inbuffcon_comp|dcfifo:dcfifo_component|dcfifo_ucq1:auto_generated|altsyncram_u8d1:fifo_ram|ram_block5a11                       ; 1                 ; 0       ;
;      - in_FSM:in_FSM_inst|inbuffcon:inbuffcon_comp|dcfifo:dcfifo_component|dcfifo_ucq1:auto_generated|altsyncram_u8d1:fifo_ram|ram_block5a11                       ; 1                 ; 0       ;
;      - in_FSM:in_FSM_inst|inbuffcon:inbuffcon_comp|dcfifo:dcfifo_component|dcfifo_ucq1:auto_generated|altsyncram_u8d1:fifo_ram|ram_block5a11                       ; 1                 ; 0       ;
;      - in_FSM:in_FSM_inst|inbuffcon:inbuffcon_comp|dcfifo:dcfifo_component|dcfifo_ucq1:auto_generated|altsyncram_u8d1:fifo_ram|ram_block5a11                       ; 1                 ; 0       ;
;      - in_FSM:in_FSM_inst|inbuffcon:inbuffcon_comp|dcfifo:dcfifo_component|dcfifo_ucq1:auto_generated|altsyncram_u8d1:fifo_ram|ram_block5a11                       ; 1                 ; 0       ;
;      - in_FSM:in_FSM_inst|inbuffcon:inbuffcon_comp|dcfifo:dcfifo_component|dcfifo_ucq1:auto_generated|altsyncram_u8d1:fifo_ram|ram_block5a11                       ; 1                 ; 0       ;
;      - in_FSM:in_FSM_inst|inbuffcon:inbuffcon_comp|dcfifo:dcfifo_component|dcfifo_ucq1:auto_generated|altsyncram_u8d1:fifo_ram|ram_block5a11                       ; 1                 ; 0       ;
;      - in_FSM:in_FSM_inst|inbuffcon:inbuffcon_comp|dcfifo:dcfifo_component|dcfifo_ucq1:auto_generated|altsyncram_u8d1:fifo_ram|ram_block5a11                       ; 1                 ; 0       ;
;      - in_FSM:in_FSM_inst|inbuffcon:inbuffcon_comp|dcfifo:dcfifo_component|dcfifo_ucq1:auto_generated|altsyncram_u8d1:fifo_ram|ram_block5a11                       ; 1                 ; 0       ;
; f_ctrl_in[10]                                                                                                                                                      ;                   ;         ;
;      - in_FSM:in_FSM_inst|inbuffcon:inbuffcon_comp|dcfifo:dcfifo_component|dcfifo_ucq1:auto_generated|altsyncram_u8d1:fifo_ram|ram_block5a10                       ; 0                 ; 0       ;
;      - in_FSM:in_FSM_inst|inbuffcon:inbuffcon_comp|dcfifo:dcfifo_component|dcfifo_ucq1:auto_generated|altsyncram_u8d1:fifo_ram|ram_block5a34                       ; 0                 ; 0       ;
;      - in_FSM:in_FSM_inst|cntit~2                                                                                                                                  ; 0                 ; 0       ;
;      - in_FSM:in_FSM_inst|inbuffcon:inbuffcon_comp|dcfifo:dcfifo_component|dcfifo_ucq1:auto_generated|altsyncram_u8d1:fifo_ram|ram_block5a34                       ; 0                 ; 0       ;
;      - in_FSM:in_FSM_inst|inbuffcon:inbuffcon_comp|dcfifo:dcfifo_component|dcfifo_ucq1:auto_generated|altsyncram_u8d1:fifo_ram|ram_block5a34                       ; 0                 ; 0       ;
;      - in_FSM:in_FSM_inst|inbuffcon:inbuffcon_comp|dcfifo:dcfifo_component|dcfifo_ucq1:auto_generated|altsyncram_u8d1:fifo_ram|ram_block5a34                       ; 0                 ; 0       ;
;      - in_FSM:in_FSM_inst|inbuffcon:inbuffcon_comp|dcfifo:dcfifo_component|dcfifo_ucq1:auto_generated|altsyncram_u8d1:fifo_ram|ram_block5a34                       ; 0                 ; 0       ;
;      - in_FSM:in_FSM_inst|inbuffcon:inbuffcon_comp|dcfifo:dcfifo_component|dcfifo_ucq1:auto_generated|altsyncram_u8d1:fifo_ram|ram_block5a34                       ; 0                 ; 0       ;
;      - in_FSM:in_FSM_inst|inbuffcon:inbuffcon_comp|dcfifo:dcfifo_component|dcfifo_ucq1:auto_generated|altsyncram_u8d1:fifo_ram|ram_block5a34                       ; 0                 ; 0       ;
;      - in_FSM:in_FSM_inst|inbuffcon:inbuffcon_comp|dcfifo:dcfifo_component|dcfifo_ucq1:auto_generated|altsyncram_u8d1:fifo_ram|ram_block5a34                       ; 0                 ; 0       ;
;      - in_FSM:in_FSM_inst|inbuffcon:inbuffcon_comp|dcfifo:dcfifo_component|dcfifo_ucq1:auto_generated|altsyncram_u8d1:fifo_ram|ram_block5a34                       ; 0                 ; 0       ;
;      - in_FSM:in_FSM_inst|inbuffcon:inbuffcon_comp|dcfifo:dcfifo_component|dcfifo_ucq1:auto_generated|altsyncram_u8d1:fifo_ram|ram_block5a34                       ; 0                 ; 0       ;
;      - in_FSM:in_FSM_inst|inbuffcon:inbuffcon_comp|dcfifo:dcfifo_component|dcfifo_ucq1:auto_generated|altsyncram_u8d1:fifo_ram|ram_block5a34                       ; 0                 ; 0       ;
;      - in_FSM:in_FSM_inst|inbuffcon:inbuffcon_comp|dcfifo:dcfifo_component|dcfifo_ucq1:auto_generated|altsyncram_u8d1:fifo_ram|ram_block5a34                       ; 0                 ; 0       ;
;      - in_FSM:in_FSM_inst|inbuffcon:inbuffcon_comp|dcfifo:dcfifo_component|dcfifo_ucq1:auto_generated|altsyncram_u8d1:fifo_ram|ram_block5a34                       ; 0                 ; 0       ;
;      - in_FSM:in_FSM_inst|inbuffcon:inbuffcon_comp|dcfifo:dcfifo_component|dcfifo_ucq1:auto_generated|altsyncram_u8d1:fifo_ram|ram_block5a34                       ; 0                 ; 0       ;
;      - in_FSM:in_FSM_inst|inbuffcon:inbuffcon_comp|dcfifo:dcfifo_component|dcfifo_ucq1:auto_generated|altsyncram_u8d1:fifo_ram|ram_block5a34                       ; 0                 ; 0       ;
;      - in_FSM:in_FSM_inst|inbuffcon:inbuffcon_comp|dcfifo:dcfifo_component|dcfifo_ucq1:auto_generated|altsyncram_u8d1:fifo_ram|ram_block5a34                       ; 0                 ; 0       ;
;      - in_FSM:in_FSM_inst|inbuffcon:inbuffcon_comp|dcfifo:dcfifo_component|dcfifo_ucq1:auto_generated|altsyncram_u8d1:fifo_ram|ram_block5a10                       ; 0                 ; 0       ;
;      - in_FSM:in_FSM_inst|inbuffcon:inbuffcon_comp|dcfifo:dcfifo_component|dcfifo_ucq1:auto_generated|altsyncram_u8d1:fifo_ram|ram_block5a10                       ; 0                 ; 0       ;
;      - in_FSM:in_FSM_inst|inbuffcon:inbuffcon_comp|dcfifo:dcfifo_component|dcfifo_ucq1:auto_generated|altsyncram_u8d1:fifo_ram|ram_block5a10                       ; 0                 ; 0       ;
;      - in_FSM:in_FSM_inst|inbuffcon:inbuffcon_comp|dcfifo:dcfifo_component|dcfifo_ucq1:auto_generated|altsyncram_u8d1:fifo_ram|ram_block5a10                       ; 0                 ; 0       ;
;      - in_FSM:in_FSM_inst|inbuffcon:inbuffcon_comp|dcfifo:dcfifo_component|dcfifo_ucq1:auto_generated|altsyncram_u8d1:fifo_ram|ram_block5a10                       ; 0                 ; 0       ;
;      - in_FSM:in_FSM_inst|inbuffcon:inbuffcon_comp|dcfifo:dcfifo_component|dcfifo_ucq1:auto_generated|altsyncram_u8d1:fifo_ram|ram_block5a10                       ; 0                 ; 0       ;
;      - in_FSM:in_FSM_inst|inbuffcon:inbuffcon_comp|dcfifo:dcfifo_component|dcfifo_ucq1:auto_generated|altsyncram_u8d1:fifo_ram|ram_block5a10                       ; 0                 ; 0       ;
;      - in_FSM:in_FSM_inst|inbuffcon:inbuffcon_comp|dcfifo:dcfifo_component|dcfifo_ucq1:auto_generated|altsyncram_u8d1:fifo_ram|ram_block5a10                       ; 0                 ; 0       ;
;      - in_FSM:in_FSM_inst|inbuffcon:inbuffcon_comp|dcfifo:dcfifo_component|dcfifo_ucq1:auto_generated|altsyncram_u8d1:fifo_ram|ram_block5a10                       ; 0                 ; 0       ;
;      - in_FSM:in_FSM_inst|inbuffcon:inbuffcon_comp|dcfifo:dcfifo_component|dcfifo_ucq1:auto_generated|altsyncram_u8d1:fifo_ram|ram_block5a10                       ; 0                 ; 0       ;
;      - in_FSM:in_FSM_inst|inbuffcon:inbuffcon_comp|dcfifo:dcfifo_component|dcfifo_ucq1:auto_generated|altsyncram_u8d1:fifo_ram|ram_block5a10                       ; 0                 ; 0       ;
;      - in_FSM:in_FSM_inst|inbuffcon:inbuffcon_comp|dcfifo:dcfifo_component|dcfifo_ucq1:auto_generated|altsyncram_u8d1:fifo_ram|ram_block5a10                       ; 0                 ; 0       ;
;      - in_FSM:in_FSM_inst|inbuffcon:inbuffcon_comp|dcfifo:dcfifo_component|dcfifo_ucq1:auto_generated|altsyncram_u8d1:fifo_ram|ram_block5a10                       ; 0                 ; 0       ;
;      - in_FSM:in_FSM_inst|inbuffcon:inbuffcon_comp|dcfifo:dcfifo_component|dcfifo_ucq1:auto_generated|altsyncram_u8d1:fifo_ram|ram_block5a10                       ; 0                 ; 0       ;
;      - in_FSM:in_FSM_inst|inbuffcon:inbuffcon_comp|dcfifo:dcfifo_component|dcfifo_ucq1:auto_generated|altsyncram_u8d1:fifo_ram|ram_block5a10                       ; 0                 ; 0       ;
; f_ctrl_in[9]                                                                                                                                                       ;                   ;         ;
;      - in_FSM:in_FSM_inst|inbuffcon:inbuffcon_comp|dcfifo:dcfifo_component|dcfifo_ucq1:auto_generated|altsyncram_u8d1:fifo_ram|ram_block5a9                        ; 1                 ; 0       ;
;      - in_FSM:in_FSM_inst|inbuffcon:inbuffcon_comp|dcfifo:dcfifo_component|dcfifo_ucq1:auto_generated|altsyncram_u8d1:fifo_ram|ram_block5a33                       ; 1                 ; 0       ;
;      - in_FSM:in_FSM_inst|cntit~3                                                                                                                                  ; 1                 ; 0       ;
;      - in_FSM:in_FSM_inst|inbuffcon:inbuffcon_comp|dcfifo:dcfifo_component|dcfifo_ucq1:auto_generated|altsyncram_u8d1:fifo_ram|ram_block5a33                       ; 1                 ; 0       ;
;      - in_FSM:in_FSM_inst|inbuffcon:inbuffcon_comp|dcfifo:dcfifo_component|dcfifo_ucq1:auto_generated|altsyncram_u8d1:fifo_ram|ram_block5a33                       ; 1                 ; 0       ;
;      - in_FSM:in_FSM_inst|inbuffcon:inbuffcon_comp|dcfifo:dcfifo_component|dcfifo_ucq1:auto_generated|altsyncram_u8d1:fifo_ram|ram_block5a33                       ; 1                 ; 0       ;
;      - in_FSM:in_FSM_inst|inbuffcon:inbuffcon_comp|dcfifo:dcfifo_component|dcfifo_ucq1:auto_generated|altsyncram_u8d1:fifo_ram|ram_block5a33                       ; 1                 ; 0       ;
;      - in_FSM:in_FSM_inst|inbuffcon:inbuffcon_comp|dcfifo:dcfifo_component|dcfifo_ucq1:auto_generated|altsyncram_u8d1:fifo_ram|ram_block5a33                       ; 1                 ; 0       ;
;      - in_FSM:in_FSM_inst|inbuffcon:inbuffcon_comp|dcfifo:dcfifo_component|dcfifo_ucq1:auto_generated|altsyncram_u8d1:fifo_ram|ram_block5a33                       ; 1                 ; 0       ;
;      - in_FSM:in_FSM_inst|inbuffcon:inbuffcon_comp|dcfifo:dcfifo_component|dcfifo_ucq1:auto_generated|altsyncram_u8d1:fifo_ram|ram_block5a33                       ; 1                 ; 0       ;
;      - in_FSM:in_FSM_inst|inbuffcon:inbuffcon_comp|dcfifo:dcfifo_component|dcfifo_ucq1:auto_generated|altsyncram_u8d1:fifo_ram|ram_block5a33                       ; 1                 ; 0       ;
;      - in_FSM:in_FSM_inst|inbuffcon:inbuffcon_comp|dcfifo:dcfifo_component|dcfifo_ucq1:auto_generated|altsyncram_u8d1:fifo_ram|ram_block5a33                       ; 1                 ; 0       ;
;      - in_FSM:in_FSM_inst|inbuffcon:inbuffcon_comp|dcfifo:dcfifo_component|dcfifo_ucq1:auto_generated|altsyncram_u8d1:fifo_ram|ram_block5a33                       ; 1                 ; 0       ;
;      - in_FSM:in_FSM_inst|inbuffcon:inbuffcon_comp|dcfifo:dcfifo_component|dcfifo_ucq1:auto_generated|altsyncram_u8d1:fifo_ram|ram_block5a33                       ; 1                 ; 0       ;
;      - in_FSM:in_FSM_inst|inbuffcon:inbuffcon_comp|dcfifo:dcfifo_component|dcfifo_ucq1:auto_generated|altsyncram_u8d1:fifo_ram|ram_block5a33                       ; 1                 ; 0       ;
;      - in_FSM:in_FSM_inst|inbuffcon:inbuffcon_comp|dcfifo:dcfifo_component|dcfifo_ucq1:auto_generated|altsyncram_u8d1:fifo_ram|ram_block5a33                       ; 1                 ; 0       ;
;      - in_FSM:in_FSM_inst|inbuffcon:inbuffcon_comp|dcfifo:dcfifo_component|dcfifo_ucq1:auto_generated|altsyncram_u8d1:fifo_ram|ram_block5a33                       ; 1                 ; 0       ;
;      - in_FSM:in_FSM_inst|inbuffcon:inbuffcon_comp|dcfifo:dcfifo_component|dcfifo_ucq1:auto_generated|altsyncram_u8d1:fifo_ram|ram_block5a33                       ; 1                 ; 0       ;
;      - in_FSM:in_FSM_inst|inbuffcon:inbuffcon_comp|dcfifo:dcfifo_component|dcfifo_ucq1:auto_generated|altsyncram_u8d1:fifo_ram|ram_block5a9                        ; 1                 ; 0       ;
;      - in_FSM:in_FSM_inst|inbuffcon:inbuffcon_comp|dcfifo:dcfifo_component|dcfifo_ucq1:auto_generated|altsyncram_u8d1:fifo_ram|ram_block5a9                        ; 1                 ; 0       ;
;      - in_FSM:in_FSM_inst|inbuffcon:inbuffcon_comp|dcfifo:dcfifo_component|dcfifo_ucq1:auto_generated|altsyncram_u8d1:fifo_ram|ram_block5a9                        ; 1                 ; 0       ;
;      - in_FSM:in_FSM_inst|inbuffcon:inbuffcon_comp|dcfifo:dcfifo_component|dcfifo_ucq1:auto_generated|altsyncram_u8d1:fifo_ram|ram_block5a9                        ; 1                 ; 0       ;
;      - in_FSM:in_FSM_inst|inbuffcon:inbuffcon_comp|dcfifo:dcfifo_component|dcfifo_ucq1:auto_generated|altsyncram_u8d1:fifo_ram|ram_block5a9                        ; 1                 ; 0       ;
;      - in_FSM:in_FSM_inst|inbuffcon:inbuffcon_comp|dcfifo:dcfifo_component|dcfifo_ucq1:auto_generated|altsyncram_u8d1:fifo_ram|ram_block5a9                        ; 1                 ; 0       ;
;      - in_FSM:in_FSM_inst|inbuffcon:inbuffcon_comp|dcfifo:dcfifo_component|dcfifo_ucq1:auto_generated|altsyncram_u8d1:fifo_ram|ram_block5a9                        ; 1                 ; 0       ;
;      - in_FSM:in_FSM_inst|inbuffcon:inbuffcon_comp|dcfifo:dcfifo_component|dcfifo_ucq1:auto_generated|altsyncram_u8d1:fifo_ram|ram_block5a9                        ; 1                 ; 0       ;
;      - in_FSM:in_FSM_inst|inbuffcon:inbuffcon_comp|dcfifo:dcfifo_component|dcfifo_ucq1:auto_generated|altsyncram_u8d1:fifo_ram|ram_block5a9                        ; 1                 ; 0       ;
;      - in_FSM:in_FSM_inst|inbuffcon:inbuffcon_comp|dcfifo:dcfifo_component|dcfifo_ucq1:auto_generated|altsyncram_u8d1:fifo_ram|ram_block5a9                        ; 1                 ; 0       ;
;      - in_FSM:in_FSM_inst|inbuffcon:inbuffcon_comp|dcfifo:dcfifo_component|dcfifo_ucq1:auto_generated|altsyncram_u8d1:fifo_ram|ram_block5a9                        ; 1                 ; 0       ;
;      - in_FSM:in_FSM_inst|inbuffcon:inbuffcon_comp|dcfifo:dcfifo_component|dcfifo_ucq1:auto_generated|altsyncram_u8d1:fifo_ram|ram_block5a9                        ; 1                 ; 0       ;
;      - in_FSM:in_FSM_inst|inbuffcon:inbuffcon_comp|dcfifo:dcfifo_component|dcfifo_ucq1:auto_generated|altsyncram_u8d1:fifo_ram|ram_block5a9                        ; 1                 ; 0       ;
;      - in_FSM:in_FSM_inst|inbuffcon:inbuffcon_comp|dcfifo:dcfifo_component|dcfifo_ucq1:auto_generated|altsyncram_u8d1:fifo_ram|ram_block5a9                        ; 1                 ; 0       ;
;      - in_FSM:in_FSM_inst|inbuffcon:inbuffcon_comp|dcfifo:dcfifo_component|dcfifo_ucq1:auto_generated|altsyncram_u8d1:fifo_ram|ram_block5a9                        ; 1                 ; 0       ;
; f_ctrl_in[2]                                                                                                                                                       ;                   ;         ;
;      - in_FSM:in_FSM_inst|inbuffcon:inbuffcon_comp|dcfifo:dcfifo_component|dcfifo_ucq1:auto_generated|altsyncram_u8d1:fifo_ram|ram_block5a2                        ; 0                 ; 0       ;
;      - in_FSM:in_FSM_inst|inbuffcon:inbuffcon_comp|dcfifo:dcfifo_component|dcfifo_ucq1:auto_generated|altsyncram_u8d1:fifo_ram|ram_block5a26                       ; 0                 ; 0       ;
;      - in_FSM:in_FSM_inst|cntit~10                                                                                                                                 ; 0                 ; 0       ;
;      - in_FSM:in_FSM_inst|inbuffcon:inbuffcon_comp|dcfifo:dcfifo_component|dcfifo_ucq1:auto_generated|altsyncram_u8d1:fifo_ram|ram_block5a26                       ; 0                 ; 0       ;
;      - in_FSM:in_FSM_inst|inbuffcon:inbuffcon_comp|dcfifo:dcfifo_component|dcfifo_ucq1:auto_generated|altsyncram_u8d1:fifo_ram|ram_block5a26                       ; 0                 ; 0       ;
;      - in_FSM:in_FSM_inst|inbuffcon:inbuffcon_comp|dcfifo:dcfifo_component|dcfifo_ucq1:auto_generated|altsyncram_u8d1:fifo_ram|ram_block5a26                       ; 0                 ; 0       ;
;      - in_FSM:in_FSM_inst|inbuffcon:inbuffcon_comp|dcfifo:dcfifo_component|dcfifo_ucq1:auto_generated|altsyncram_u8d1:fifo_ram|ram_block5a26                       ; 0                 ; 0       ;
;      - in_FSM:in_FSM_inst|inbuffcon:inbuffcon_comp|dcfifo:dcfifo_component|dcfifo_ucq1:auto_generated|altsyncram_u8d1:fifo_ram|ram_block5a26                       ; 0                 ; 0       ;
;      - in_FSM:in_FSM_inst|inbuffcon:inbuffcon_comp|dcfifo:dcfifo_component|dcfifo_ucq1:auto_generated|altsyncram_u8d1:fifo_ram|ram_block5a26                       ; 0                 ; 0       ;
;      - in_FSM:in_FSM_inst|inbuffcon:inbuffcon_comp|dcfifo:dcfifo_component|dcfifo_ucq1:auto_generated|altsyncram_u8d1:fifo_ram|ram_block5a26                       ; 0                 ; 0       ;
;      - in_FSM:in_FSM_inst|inbuffcon:inbuffcon_comp|dcfifo:dcfifo_component|dcfifo_ucq1:auto_generated|altsyncram_u8d1:fifo_ram|ram_block5a26                       ; 0                 ; 0       ;
;      - in_FSM:in_FSM_inst|inbuffcon:inbuffcon_comp|dcfifo:dcfifo_component|dcfifo_ucq1:auto_generated|altsyncram_u8d1:fifo_ram|ram_block5a26                       ; 0                 ; 0       ;
;      - in_FSM:in_FSM_inst|inbuffcon:inbuffcon_comp|dcfifo:dcfifo_component|dcfifo_ucq1:auto_generated|altsyncram_u8d1:fifo_ram|ram_block5a26                       ; 0                 ; 0       ;
;      - in_FSM:in_FSM_inst|inbuffcon:inbuffcon_comp|dcfifo:dcfifo_component|dcfifo_ucq1:auto_generated|altsyncram_u8d1:fifo_ram|ram_block5a26                       ; 0                 ; 0       ;
;      - in_FSM:in_FSM_inst|inbuffcon:inbuffcon_comp|dcfifo:dcfifo_component|dcfifo_ucq1:auto_generated|altsyncram_u8d1:fifo_ram|ram_block5a26                       ; 0                 ; 0       ;
;      - in_FSM:in_FSM_inst|inbuffcon:inbuffcon_comp|dcfifo:dcfifo_component|dcfifo_ucq1:auto_generated|altsyncram_u8d1:fifo_ram|ram_block5a26                       ; 0                 ; 0       ;
;      - in_FSM:in_FSM_inst|inbuffcon:inbuffcon_comp|dcfifo:dcfifo_component|dcfifo_ucq1:auto_generated|altsyncram_u8d1:fifo_ram|ram_block5a26                       ; 0                 ; 0       ;
;      - in_FSM:in_FSM_inst|inbuffcon:inbuffcon_comp|dcfifo:dcfifo_component|dcfifo_ucq1:auto_generated|altsyncram_u8d1:fifo_ram|ram_block5a26                       ; 0                 ; 0       ;
;      - in_FSM:in_FSM_inst|inbuffcon:inbuffcon_comp|dcfifo:dcfifo_component|dcfifo_ucq1:auto_generated|altsyncram_u8d1:fifo_ram|ram_block5a2                        ; 0                 ; 0       ;
;      - in_FSM:in_FSM_inst|inbuffcon:inbuffcon_comp|dcfifo:dcfifo_component|dcfifo_ucq1:auto_generated|altsyncram_u8d1:fifo_ram|ram_block5a2                        ; 0                 ; 0       ;
;      - in_FSM:in_FSM_inst|inbuffcon:inbuffcon_comp|dcfifo:dcfifo_component|dcfifo_ucq1:auto_generated|altsyncram_u8d1:fifo_ram|ram_block5a2                        ; 0                 ; 0       ;
;      - in_FSM:in_FSM_inst|inbuffcon:inbuffcon_comp|dcfifo:dcfifo_component|dcfifo_ucq1:auto_generated|altsyncram_u8d1:fifo_ram|ram_block5a2                        ; 0                 ; 0       ;
;      - in_FSM:in_FSM_inst|inbuffcon:inbuffcon_comp|dcfifo:dcfifo_component|dcfifo_ucq1:auto_generated|altsyncram_u8d1:fifo_ram|ram_block5a2                        ; 0                 ; 0       ;
;      - in_FSM:in_FSM_inst|inbuffcon:inbuffcon_comp|dcfifo:dcfifo_component|dcfifo_ucq1:auto_generated|altsyncram_u8d1:fifo_ram|ram_block5a2                        ; 0                 ; 0       ;
;      - in_FSM:in_FSM_inst|inbuffcon:inbuffcon_comp|dcfifo:dcfifo_component|dcfifo_ucq1:auto_generated|altsyncram_u8d1:fifo_ram|ram_block5a2                        ; 0                 ; 0       ;
;      - in_FSM:in_FSM_inst|inbuffcon:inbuffcon_comp|dcfifo:dcfifo_component|dcfifo_ucq1:auto_generated|altsyncram_u8d1:fifo_ram|ram_block5a2                        ; 0                 ; 0       ;
;      - in_FSM:in_FSM_inst|inbuffcon:inbuffcon_comp|dcfifo:dcfifo_component|dcfifo_ucq1:auto_generated|altsyncram_u8d1:fifo_ram|ram_block5a2                        ; 0                 ; 0       ;
;      - in_FSM:in_FSM_inst|inbuffcon:inbuffcon_comp|dcfifo:dcfifo_component|dcfifo_ucq1:auto_generated|altsyncram_u8d1:fifo_ram|ram_block5a2                        ; 0                 ; 0       ;
;      - in_FSM:in_FSM_inst|inbuffcon:inbuffcon_comp|dcfifo:dcfifo_component|dcfifo_ucq1:auto_generated|altsyncram_u8d1:fifo_ram|ram_block5a2                        ; 0                 ; 0       ;
;      - in_FSM:in_FSM_inst|inbuffcon:inbuffcon_comp|dcfifo:dcfifo_component|dcfifo_ucq1:auto_generated|altsyncram_u8d1:fifo_ram|ram_block5a2                        ; 0                 ; 0       ;
;      - in_FSM:in_FSM_inst|inbuffcon:inbuffcon_comp|dcfifo:dcfifo_component|dcfifo_ucq1:auto_generated|altsyncram_u8d1:fifo_ram|ram_block5a2                        ; 0                 ; 0       ;
;      - in_FSM:in_FSM_inst|inbuffcon:inbuffcon_comp|dcfifo:dcfifo_component|dcfifo_ucq1:auto_generated|altsyncram_u8d1:fifo_ram|ram_block5a2                        ; 0                 ; 0       ;
;      - in_FSM:in_FSM_inst|inbuffcon:inbuffcon_comp|dcfifo:dcfifo_component|dcfifo_ucq1:auto_generated|altsyncram_u8d1:fifo_ram|ram_block5a2                        ; 0                 ; 0       ;
; f_ctrl_in[4]                                                                                                                                                       ;                   ;         ;
;      - in_FSM:in_FSM_inst|inbuffcon:inbuffcon_comp|dcfifo:dcfifo_component|dcfifo_ucq1:auto_generated|altsyncram_u8d1:fifo_ram|ram_block5a4                        ; 1                 ; 0       ;
;      - in_FSM:in_FSM_inst|inbuffcon:inbuffcon_comp|dcfifo:dcfifo_component|dcfifo_ucq1:auto_generated|altsyncram_u8d1:fifo_ram|ram_block5a28                       ; 1                 ; 0       ;
;      - in_FSM:in_FSM_inst|cntit~8                                                                                                                                  ; 1                 ; 0       ;
;      - in_FSM:in_FSM_inst|inbuffcon:inbuffcon_comp|dcfifo:dcfifo_component|dcfifo_ucq1:auto_generated|altsyncram_u8d1:fifo_ram|ram_block5a28                       ; 1                 ; 0       ;
;      - in_FSM:in_FSM_inst|inbuffcon:inbuffcon_comp|dcfifo:dcfifo_component|dcfifo_ucq1:auto_generated|altsyncram_u8d1:fifo_ram|ram_block5a28                       ; 1                 ; 0       ;
;      - in_FSM:in_FSM_inst|inbuffcon:inbuffcon_comp|dcfifo:dcfifo_component|dcfifo_ucq1:auto_generated|altsyncram_u8d1:fifo_ram|ram_block5a28                       ; 1                 ; 0       ;
;      - in_FSM:in_FSM_inst|inbuffcon:inbuffcon_comp|dcfifo:dcfifo_component|dcfifo_ucq1:auto_generated|altsyncram_u8d1:fifo_ram|ram_block5a28                       ; 1                 ; 0       ;
;      - in_FSM:in_FSM_inst|inbuffcon:inbuffcon_comp|dcfifo:dcfifo_component|dcfifo_ucq1:auto_generated|altsyncram_u8d1:fifo_ram|ram_block5a28                       ; 1                 ; 0       ;
;      - in_FSM:in_FSM_inst|inbuffcon:inbuffcon_comp|dcfifo:dcfifo_component|dcfifo_ucq1:auto_generated|altsyncram_u8d1:fifo_ram|ram_block5a28                       ; 1                 ; 0       ;
;      - in_FSM:in_FSM_inst|inbuffcon:inbuffcon_comp|dcfifo:dcfifo_component|dcfifo_ucq1:auto_generated|altsyncram_u8d1:fifo_ram|ram_block5a28                       ; 1                 ; 0       ;
;      - in_FSM:in_FSM_inst|inbuffcon:inbuffcon_comp|dcfifo:dcfifo_component|dcfifo_ucq1:auto_generated|altsyncram_u8d1:fifo_ram|ram_block5a28                       ; 1                 ; 0       ;
;      - in_FSM:in_FSM_inst|inbuffcon:inbuffcon_comp|dcfifo:dcfifo_component|dcfifo_ucq1:auto_generated|altsyncram_u8d1:fifo_ram|ram_block5a28                       ; 1                 ; 0       ;
;      - in_FSM:in_FSM_inst|inbuffcon:inbuffcon_comp|dcfifo:dcfifo_component|dcfifo_ucq1:auto_generated|altsyncram_u8d1:fifo_ram|ram_block5a28                       ; 1                 ; 0       ;
;      - in_FSM:in_FSM_inst|inbuffcon:inbuffcon_comp|dcfifo:dcfifo_component|dcfifo_ucq1:auto_generated|altsyncram_u8d1:fifo_ram|ram_block5a28                       ; 1                 ; 0       ;
;      - in_FSM:in_FSM_inst|inbuffcon:inbuffcon_comp|dcfifo:dcfifo_component|dcfifo_ucq1:auto_generated|altsyncram_u8d1:fifo_ram|ram_block5a28                       ; 1                 ; 0       ;
;      - in_FSM:in_FSM_inst|inbuffcon:inbuffcon_comp|dcfifo:dcfifo_component|dcfifo_ucq1:auto_generated|altsyncram_u8d1:fifo_ram|ram_block5a28                       ; 1                 ; 0       ;
;      - in_FSM:in_FSM_inst|inbuffcon:inbuffcon_comp|dcfifo:dcfifo_component|dcfifo_ucq1:auto_generated|altsyncram_u8d1:fifo_ram|ram_block5a28                       ; 1                 ; 0       ;
;      - in_FSM:in_FSM_inst|inbuffcon:inbuffcon_comp|dcfifo:dcfifo_component|dcfifo_ucq1:auto_generated|altsyncram_u8d1:fifo_ram|ram_block5a28                       ; 1                 ; 0       ;
;      - in_FSM:in_FSM_inst|inbuffcon:inbuffcon_comp|dcfifo:dcfifo_component|dcfifo_ucq1:auto_generated|altsyncram_u8d1:fifo_ram|ram_block5a4                        ; 1                 ; 0       ;
;      - in_FSM:in_FSM_inst|inbuffcon:inbuffcon_comp|dcfifo:dcfifo_component|dcfifo_ucq1:auto_generated|altsyncram_u8d1:fifo_ram|ram_block5a4                        ; 1                 ; 0       ;
;      - in_FSM:in_FSM_inst|inbuffcon:inbuffcon_comp|dcfifo:dcfifo_component|dcfifo_ucq1:auto_generated|altsyncram_u8d1:fifo_ram|ram_block5a4                        ; 1                 ; 0       ;
;      - in_FSM:in_FSM_inst|inbuffcon:inbuffcon_comp|dcfifo:dcfifo_component|dcfifo_ucq1:auto_generated|altsyncram_u8d1:fifo_ram|ram_block5a4                        ; 1                 ; 0       ;
;      - in_FSM:in_FSM_inst|inbuffcon:inbuffcon_comp|dcfifo:dcfifo_component|dcfifo_ucq1:auto_generated|altsyncram_u8d1:fifo_ram|ram_block5a4                        ; 1                 ; 0       ;
;      - in_FSM:in_FSM_inst|inbuffcon:inbuffcon_comp|dcfifo:dcfifo_component|dcfifo_ucq1:auto_generated|altsyncram_u8d1:fifo_ram|ram_block5a4                        ; 1                 ; 0       ;
;      - in_FSM:in_FSM_inst|inbuffcon:inbuffcon_comp|dcfifo:dcfifo_component|dcfifo_ucq1:auto_generated|altsyncram_u8d1:fifo_ram|ram_block5a4                        ; 1                 ; 0       ;
;      - in_FSM:in_FSM_inst|inbuffcon:inbuffcon_comp|dcfifo:dcfifo_component|dcfifo_ucq1:auto_generated|altsyncram_u8d1:fifo_ram|ram_block5a4                        ; 1                 ; 0       ;
;      - in_FSM:in_FSM_inst|inbuffcon:inbuffcon_comp|dcfifo:dcfifo_component|dcfifo_ucq1:auto_generated|altsyncram_u8d1:fifo_ram|ram_block5a4                        ; 1                 ; 0       ;
;      - in_FSM:in_FSM_inst|inbuffcon:inbuffcon_comp|dcfifo:dcfifo_component|dcfifo_ucq1:auto_generated|altsyncram_u8d1:fifo_ram|ram_block5a4                        ; 1                 ; 0       ;
;      - in_FSM:in_FSM_inst|inbuffcon:inbuffcon_comp|dcfifo:dcfifo_component|dcfifo_ucq1:auto_generated|altsyncram_u8d1:fifo_ram|ram_block5a4                        ; 1                 ; 0       ;
;      - in_FSM:in_FSM_inst|inbuffcon:inbuffcon_comp|dcfifo:dcfifo_component|dcfifo_ucq1:auto_generated|altsyncram_u8d1:fifo_ram|ram_block5a4                        ; 1                 ; 0       ;
;      - in_FSM:in_FSM_inst|inbuffcon:inbuffcon_comp|dcfifo:dcfifo_component|dcfifo_ucq1:auto_generated|altsyncram_u8d1:fifo_ram|ram_block5a4                        ; 1                 ; 0       ;
;      - in_FSM:in_FSM_inst|inbuffcon:inbuffcon_comp|dcfifo:dcfifo_component|dcfifo_ucq1:auto_generated|altsyncram_u8d1:fifo_ram|ram_block5a4                        ; 1                 ; 0       ;
;      - in_FSM:in_FSM_inst|inbuffcon:inbuffcon_comp|dcfifo:dcfifo_component|dcfifo_ucq1:auto_generated|altsyncram_u8d1:fifo_ram|ram_block5a4                        ; 1                 ; 0       ;
; f_ctrl_in[3]                                                                                                                                                       ;                   ;         ;
;      - in_FSM:in_FSM_inst|inbuffcon:inbuffcon_comp|dcfifo:dcfifo_component|dcfifo_ucq1:auto_generated|altsyncram_u8d1:fifo_ram|ram_block5a3                        ; 1                 ; 0       ;
;      - in_FSM:in_FSM_inst|inbuffcon:inbuffcon_comp|dcfifo:dcfifo_component|dcfifo_ucq1:auto_generated|altsyncram_u8d1:fifo_ram|ram_block5a27                       ; 0                 ; 0       ;
;      - in_FSM:in_FSM_inst|cntit~9                                                                                                                                  ; 0                 ; 0       ;
;      - in_FSM:in_FSM_inst|inbuffcon:inbuffcon_comp|dcfifo:dcfifo_component|dcfifo_ucq1:auto_generated|altsyncram_u8d1:fifo_ram|ram_block5a27                       ; 0                 ; 0       ;
;      - in_FSM:in_FSM_inst|inbuffcon:inbuffcon_comp|dcfifo:dcfifo_component|dcfifo_ucq1:auto_generated|altsyncram_u8d1:fifo_ram|ram_block5a27                       ; 0                 ; 0       ;
;      - in_FSM:in_FSM_inst|inbuffcon:inbuffcon_comp|dcfifo:dcfifo_component|dcfifo_ucq1:auto_generated|altsyncram_u8d1:fifo_ram|ram_block5a27                       ; 0                 ; 0       ;
;      - in_FSM:in_FSM_inst|inbuffcon:inbuffcon_comp|dcfifo:dcfifo_component|dcfifo_ucq1:auto_generated|altsyncram_u8d1:fifo_ram|ram_block5a27                       ; 0                 ; 0       ;
;      - in_FSM:in_FSM_inst|inbuffcon:inbuffcon_comp|dcfifo:dcfifo_component|dcfifo_ucq1:auto_generated|altsyncram_u8d1:fifo_ram|ram_block5a27                       ; 0                 ; 0       ;
;      - in_FSM:in_FSM_inst|inbuffcon:inbuffcon_comp|dcfifo:dcfifo_component|dcfifo_ucq1:auto_generated|altsyncram_u8d1:fifo_ram|ram_block5a27                       ; 0                 ; 0       ;
;      - in_FSM:in_FSM_inst|inbuffcon:inbuffcon_comp|dcfifo:dcfifo_component|dcfifo_ucq1:auto_generated|altsyncram_u8d1:fifo_ram|ram_block5a27                       ; 0                 ; 0       ;
;      - in_FSM:in_FSM_inst|inbuffcon:inbuffcon_comp|dcfifo:dcfifo_component|dcfifo_ucq1:auto_generated|altsyncram_u8d1:fifo_ram|ram_block5a27                       ; 0                 ; 0       ;
;      - in_FSM:in_FSM_inst|inbuffcon:inbuffcon_comp|dcfifo:dcfifo_component|dcfifo_ucq1:auto_generated|altsyncram_u8d1:fifo_ram|ram_block5a27                       ; 0                 ; 0       ;
;      - in_FSM:in_FSM_inst|inbuffcon:inbuffcon_comp|dcfifo:dcfifo_component|dcfifo_ucq1:auto_generated|altsyncram_u8d1:fifo_ram|ram_block5a27                       ; 0                 ; 0       ;
;      - in_FSM:in_FSM_inst|inbuffcon:inbuffcon_comp|dcfifo:dcfifo_component|dcfifo_ucq1:auto_generated|altsyncram_u8d1:fifo_ram|ram_block5a27                       ; 0                 ; 0       ;
;      - in_FSM:in_FSM_inst|inbuffcon:inbuffcon_comp|dcfifo:dcfifo_component|dcfifo_ucq1:auto_generated|altsyncram_u8d1:fifo_ram|ram_block5a27                       ; 0                 ; 0       ;
;      - in_FSM:in_FSM_inst|inbuffcon:inbuffcon_comp|dcfifo:dcfifo_component|dcfifo_ucq1:auto_generated|altsyncram_u8d1:fifo_ram|ram_block5a27                       ; 0                 ; 0       ;
;      - in_FSM:in_FSM_inst|inbuffcon:inbuffcon_comp|dcfifo:dcfifo_component|dcfifo_ucq1:auto_generated|altsyncram_u8d1:fifo_ram|ram_block5a27                       ; 0                 ; 0       ;
;      - in_FSM:in_FSM_inst|inbuffcon:inbuffcon_comp|dcfifo:dcfifo_component|dcfifo_ucq1:auto_generated|altsyncram_u8d1:fifo_ram|ram_block5a27                       ; 0                 ; 0       ;
;      - in_FSM:in_FSM_inst|inbuffcon:inbuffcon_comp|dcfifo:dcfifo_component|dcfifo_ucq1:auto_generated|altsyncram_u8d1:fifo_ram|ram_block5a3                        ; 1                 ; 0       ;
;      - in_FSM:in_FSM_inst|inbuffcon:inbuffcon_comp|dcfifo:dcfifo_component|dcfifo_ucq1:auto_generated|altsyncram_u8d1:fifo_ram|ram_block5a3                        ; 1                 ; 0       ;
;      - in_FSM:in_FSM_inst|inbuffcon:inbuffcon_comp|dcfifo:dcfifo_component|dcfifo_ucq1:auto_generated|altsyncram_u8d1:fifo_ram|ram_block5a3                        ; 1                 ; 0       ;
;      - in_FSM:in_FSM_inst|inbuffcon:inbuffcon_comp|dcfifo:dcfifo_component|dcfifo_ucq1:auto_generated|altsyncram_u8d1:fifo_ram|ram_block5a3                        ; 1                 ; 0       ;
;      - in_FSM:in_FSM_inst|inbuffcon:inbuffcon_comp|dcfifo:dcfifo_component|dcfifo_ucq1:auto_generated|altsyncram_u8d1:fifo_ram|ram_block5a3                        ; 1                 ; 0       ;
;      - in_FSM:in_FSM_inst|inbuffcon:inbuffcon_comp|dcfifo:dcfifo_component|dcfifo_ucq1:auto_generated|altsyncram_u8d1:fifo_ram|ram_block5a3                        ; 1                 ; 0       ;
;      - in_FSM:in_FSM_inst|inbuffcon:inbuffcon_comp|dcfifo:dcfifo_component|dcfifo_ucq1:auto_generated|altsyncram_u8d1:fifo_ram|ram_block5a3                        ; 1                 ; 0       ;
;      - in_FSM:in_FSM_inst|inbuffcon:inbuffcon_comp|dcfifo:dcfifo_component|dcfifo_ucq1:auto_generated|altsyncram_u8d1:fifo_ram|ram_block5a3                        ; 1                 ; 0       ;
;      - in_FSM:in_FSM_inst|inbuffcon:inbuffcon_comp|dcfifo:dcfifo_component|dcfifo_ucq1:auto_generated|altsyncram_u8d1:fifo_ram|ram_block5a3                        ; 1                 ; 0       ;
;      - in_FSM:in_FSM_inst|inbuffcon:inbuffcon_comp|dcfifo:dcfifo_component|dcfifo_ucq1:auto_generated|altsyncram_u8d1:fifo_ram|ram_block5a3                        ; 1                 ; 0       ;
;      - in_FSM:in_FSM_inst|inbuffcon:inbuffcon_comp|dcfifo:dcfifo_component|dcfifo_ucq1:auto_generated|altsyncram_u8d1:fifo_ram|ram_block5a3                        ; 1                 ; 0       ;
;      - in_FSM:in_FSM_inst|inbuffcon:inbuffcon_comp|dcfifo:dcfifo_component|dcfifo_ucq1:auto_generated|altsyncram_u8d1:fifo_ram|ram_block5a3                        ; 1                 ; 0       ;
;      - in_FSM:in_FSM_inst|inbuffcon:inbuffcon_comp|dcfifo:dcfifo_component|dcfifo_ucq1:auto_generated|altsyncram_u8d1:fifo_ram|ram_block5a3                        ; 1                 ; 0       ;
;      - in_FSM:in_FSM_inst|inbuffcon:inbuffcon_comp|dcfifo:dcfifo_component|dcfifo_ucq1:auto_generated|altsyncram_u8d1:fifo_ram|ram_block5a3                        ; 1                 ; 0       ;
;      - in_FSM:in_FSM_inst|inbuffcon:inbuffcon_comp|dcfifo:dcfifo_component|dcfifo_ucq1:auto_generated|altsyncram_u8d1:fifo_ram|ram_block5a3                        ; 1                 ; 0       ;
; f_ctrl_in[1]                                                                                                                                                       ;                   ;         ;
;      - in_FSM:in_FSM_inst|inbuffcon:inbuffcon_comp|dcfifo:dcfifo_component|dcfifo_ucq1:auto_generated|altsyncram_u8d1:fifo_ram|ram_block5a1                        ; 0                 ; 0       ;
;      - in_FSM:in_FSM_inst|inbuffcon:inbuffcon_comp|dcfifo:dcfifo_component|dcfifo_ucq1:auto_generated|altsyncram_u8d1:fifo_ram|ram_block5a25                       ; 0                 ; 0       ;
;      - in_FSM:in_FSM_inst|cntit~11                                                                                                                                 ; 0                 ; 0       ;
;      - in_FSM:in_FSM_inst|inbuffcon:inbuffcon_comp|dcfifo:dcfifo_component|dcfifo_ucq1:auto_generated|altsyncram_u8d1:fifo_ram|ram_block5a25                       ; 0                 ; 0       ;
;      - in_FSM:in_FSM_inst|inbuffcon:inbuffcon_comp|dcfifo:dcfifo_component|dcfifo_ucq1:auto_generated|altsyncram_u8d1:fifo_ram|ram_block5a25                       ; 0                 ; 0       ;
;      - in_FSM:in_FSM_inst|inbuffcon:inbuffcon_comp|dcfifo:dcfifo_component|dcfifo_ucq1:auto_generated|altsyncram_u8d1:fifo_ram|ram_block5a25                       ; 0                 ; 0       ;
;      - in_FSM:in_FSM_inst|inbuffcon:inbuffcon_comp|dcfifo:dcfifo_component|dcfifo_ucq1:auto_generated|altsyncram_u8d1:fifo_ram|ram_block5a25                       ; 0                 ; 0       ;
;      - in_FSM:in_FSM_inst|inbuffcon:inbuffcon_comp|dcfifo:dcfifo_component|dcfifo_ucq1:auto_generated|altsyncram_u8d1:fifo_ram|ram_block5a25                       ; 0                 ; 0       ;
;      - in_FSM:in_FSM_inst|inbuffcon:inbuffcon_comp|dcfifo:dcfifo_component|dcfifo_ucq1:auto_generated|altsyncram_u8d1:fifo_ram|ram_block5a25                       ; 0                 ; 0       ;
;      - in_FSM:in_FSM_inst|inbuffcon:inbuffcon_comp|dcfifo:dcfifo_component|dcfifo_ucq1:auto_generated|altsyncram_u8d1:fifo_ram|ram_block5a25                       ; 0                 ; 0       ;
;      - in_FSM:in_FSM_inst|inbuffcon:inbuffcon_comp|dcfifo:dcfifo_component|dcfifo_ucq1:auto_generated|altsyncram_u8d1:fifo_ram|ram_block5a25                       ; 0                 ; 0       ;
;      - in_FSM:in_FSM_inst|inbuffcon:inbuffcon_comp|dcfifo:dcfifo_component|dcfifo_ucq1:auto_generated|altsyncram_u8d1:fifo_ram|ram_block5a25                       ; 0                 ; 0       ;
;      - in_FSM:in_FSM_inst|inbuffcon:inbuffcon_comp|dcfifo:dcfifo_component|dcfifo_ucq1:auto_generated|altsyncram_u8d1:fifo_ram|ram_block5a25                       ; 0                 ; 0       ;
;      - in_FSM:in_FSM_inst|inbuffcon:inbuffcon_comp|dcfifo:dcfifo_component|dcfifo_ucq1:auto_generated|altsyncram_u8d1:fifo_ram|ram_block5a25                       ; 0                 ; 0       ;
;      - in_FSM:in_FSM_inst|inbuffcon:inbuffcon_comp|dcfifo:dcfifo_component|dcfifo_ucq1:auto_generated|altsyncram_u8d1:fifo_ram|ram_block5a25                       ; 0                 ; 0       ;
;      - in_FSM:in_FSM_inst|inbuffcon:inbuffcon_comp|dcfifo:dcfifo_component|dcfifo_ucq1:auto_generated|altsyncram_u8d1:fifo_ram|ram_block5a25                       ; 0                 ; 0       ;
;      - in_FSM:in_FSM_inst|inbuffcon:inbuffcon_comp|dcfifo:dcfifo_component|dcfifo_ucq1:auto_generated|altsyncram_u8d1:fifo_ram|ram_block5a25                       ; 0                 ; 0       ;
;      - in_FSM:in_FSM_inst|inbuffcon:inbuffcon_comp|dcfifo:dcfifo_component|dcfifo_ucq1:auto_generated|altsyncram_u8d1:fifo_ram|ram_block5a25                       ; 0                 ; 0       ;
;      - in_FSM:in_FSM_inst|inbuffcon:inbuffcon_comp|dcfifo:dcfifo_component|dcfifo_ucq1:auto_generated|altsyncram_u8d1:fifo_ram|ram_block5a1                        ; 0                 ; 0       ;
;      - in_FSM:in_FSM_inst|inbuffcon:inbuffcon_comp|dcfifo:dcfifo_component|dcfifo_ucq1:auto_generated|altsyncram_u8d1:fifo_ram|ram_block5a1                        ; 0                 ; 0       ;
;      - in_FSM:in_FSM_inst|inbuffcon:inbuffcon_comp|dcfifo:dcfifo_component|dcfifo_ucq1:auto_generated|altsyncram_u8d1:fifo_ram|ram_block5a1                        ; 0                 ; 0       ;
;      - in_FSM:in_FSM_inst|inbuffcon:inbuffcon_comp|dcfifo:dcfifo_component|dcfifo_ucq1:auto_generated|altsyncram_u8d1:fifo_ram|ram_block5a1                        ; 0                 ; 0       ;
;      - in_FSM:in_FSM_inst|inbuffcon:inbuffcon_comp|dcfifo:dcfifo_component|dcfifo_ucq1:auto_generated|altsyncram_u8d1:fifo_ram|ram_block5a1                        ; 0                 ; 0       ;
;      - in_FSM:in_FSM_inst|inbuffcon:inbuffcon_comp|dcfifo:dcfifo_component|dcfifo_ucq1:auto_generated|altsyncram_u8d1:fifo_ram|ram_block5a1                        ; 0                 ; 0       ;
;      - in_FSM:in_FSM_inst|inbuffcon:inbuffcon_comp|dcfifo:dcfifo_component|dcfifo_ucq1:auto_generated|altsyncram_u8d1:fifo_ram|ram_block5a1                        ; 0                 ; 0       ;
;      - in_FSM:in_FSM_inst|inbuffcon:inbuffcon_comp|dcfifo:dcfifo_component|dcfifo_ucq1:auto_generated|altsyncram_u8d1:fifo_ram|ram_block5a1                        ; 0                 ; 0       ;
;      - in_FSM:in_FSM_inst|inbuffcon:inbuffcon_comp|dcfifo:dcfifo_component|dcfifo_ucq1:auto_generated|altsyncram_u8d1:fifo_ram|ram_block5a1                        ; 0                 ; 0       ;
;      - in_FSM:in_FSM_inst|inbuffcon:inbuffcon_comp|dcfifo:dcfifo_component|dcfifo_ucq1:auto_generated|altsyncram_u8d1:fifo_ram|ram_block5a1                        ; 0                 ; 0       ;
;      - in_FSM:in_FSM_inst|inbuffcon:inbuffcon_comp|dcfifo:dcfifo_component|dcfifo_ucq1:auto_generated|altsyncram_u8d1:fifo_ram|ram_block5a1                        ; 0                 ; 0       ;
;      - in_FSM:in_FSM_inst|inbuffcon:inbuffcon_comp|dcfifo:dcfifo_component|dcfifo_ucq1:auto_generated|altsyncram_u8d1:fifo_ram|ram_block5a1                        ; 0                 ; 0       ;
;      - in_FSM:in_FSM_inst|inbuffcon:inbuffcon_comp|dcfifo:dcfifo_component|dcfifo_ucq1:auto_generated|altsyncram_u8d1:fifo_ram|ram_block5a1                        ; 0                 ; 0       ;
;      - in_FSM:in_FSM_inst|inbuffcon:inbuffcon_comp|dcfifo:dcfifo_component|dcfifo_ucq1:auto_generated|altsyncram_u8d1:fifo_ram|ram_block5a1                        ; 0                 ; 0       ;
;      - in_FSM:in_FSM_inst|inbuffcon:inbuffcon_comp|dcfifo:dcfifo_component|dcfifo_ucq1:auto_generated|altsyncram_u8d1:fifo_ram|ram_block5a1                        ; 0                 ; 0       ;
; f_ctrl_in[0]                                                                                                                                                       ;                   ;         ;
;      - in_FSM:in_FSM_inst|inbuffcon:inbuffcon_comp|dcfifo:dcfifo_component|dcfifo_ucq1:auto_generated|altsyncram_u8d1:fifo_ram|ram_block5a0                        ; 1                 ; 0       ;
;      - in_FSM:in_FSM_inst|inbuffcon:inbuffcon_comp|dcfifo:dcfifo_component|dcfifo_ucq1:auto_generated|altsyncram_u8d1:fifo_ram|ram_block5a24                       ; 1                 ; 0       ;
;      - in_FSM:in_FSM_inst|cntit~12                                                                                                                                 ; 1                 ; 0       ;
;      - in_FSM:in_FSM_inst|inbuffcon:inbuffcon_comp|dcfifo:dcfifo_component|dcfifo_ucq1:auto_generated|altsyncram_u8d1:fifo_ram|ram_block5a24                       ; 1                 ; 0       ;
;      - in_FSM:in_FSM_inst|inbuffcon:inbuffcon_comp|dcfifo:dcfifo_component|dcfifo_ucq1:auto_generated|altsyncram_u8d1:fifo_ram|ram_block5a24                       ; 1                 ; 0       ;
;      - in_FSM:in_FSM_inst|inbuffcon:inbuffcon_comp|dcfifo:dcfifo_component|dcfifo_ucq1:auto_generated|altsyncram_u8d1:fifo_ram|ram_block5a24                       ; 1                 ; 0       ;
;      - in_FSM:in_FSM_inst|inbuffcon:inbuffcon_comp|dcfifo:dcfifo_component|dcfifo_ucq1:auto_generated|altsyncram_u8d1:fifo_ram|ram_block5a24                       ; 1                 ; 0       ;
;      - in_FSM:in_FSM_inst|inbuffcon:inbuffcon_comp|dcfifo:dcfifo_component|dcfifo_ucq1:auto_generated|altsyncram_u8d1:fifo_ram|ram_block5a24                       ; 1                 ; 0       ;
;      - in_FSM:in_FSM_inst|inbuffcon:inbuffcon_comp|dcfifo:dcfifo_component|dcfifo_ucq1:auto_generated|altsyncram_u8d1:fifo_ram|ram_block5a24                       ; 1                 ; 0       ;
;      - in_FSM:in_FSM_inst|inbuffcon:inbuffcon_comp|dcfifo:dcfifo_component|dcfifo_ucq1:auto_generated|altsyncram_u8d1:fifo_ram|ram_block5a24                       ; 1                 ; 0       ;
;      - in_FSM:in_FSM_inst|inbuffcon:inbuffcon_comp|dcfifo:dcfifo_component|dcfifo_ucq1:auto_generated|altsyncram_u8d1:fifo_ram|ram_block5a24                       ; 1                 ; 0       ;
;      - in_FSM:in_FSM_inst|inbuffcon:inbuffcon_comp|dcfifo:dcfifo_component|dcfifo_ucq1:auto_generated|altsyncram_u8d1:fifo_ram|ram_block5a24                       ; 1                 ; 0       ;
;      - in_FSM:in_FSM_inst|inbuffcon:inbuffcon_comp|dcfifo:dcfifo_component|dcfifo_ucq1:auto_generated|altsyncram_u8d1:fifo_ram|ram_block5a24                       ; 1                 ; 0       ;
;      - in_FSM:in_FSM_inst|inbuffcon:inbuffcon_comp|dcfifo:dcfifo_component|dcfifo_ucq1:auto_generated|altsyncram_u8d1:fifo_ram|ram_block5a24                       ; 1                 ; 0       ;
;      - in_FSM:in_FSM_inst|inbuffcon:inbuffcon_comp|dcfifo:dcfifo_component|dcfifo_ucq1:auto_generated|altsyncram_u8d1:fifo_ram|ram_block5a24                       ; 1                 ; 0       ;
;      - in_FSM:in_FSM_inst|inbuffcon:inbuffcon_comp|dcfifo:dcfifo_component|dcfifo_ucq1:auto_generated|altsyncram_u8d1:fifo_ram|ram_block5a24                       ; 1                 ; 0       ;
;      - in_FSM:in_FSM_inst|inbuffcon:inbuffcon_comp|dcfifo:dcfifo_component|dcfifo_ucq1:auto_generated|altsyncram_u8d1:fifo_ram|ram_block5a24                       ; 1                 ; 0       ;
;      - in_FSM:in_FSM_inst|inbuffcon:inbuffcon_comp|dcfifo:dcfifo_component|dcfifo_ucq1:auto_generated|altsyncram_u8d1:fifo_ram|ram_block5a24                       ; 1                 ; 0       ;
;      - in_FSM:in_FSM_inst|inbuffcon:inbuffcon_comp|dcfifo:dcfifo_component|dcfifo_ucq1:auto_generated|altsyncram_u8d1:fifo_ram|ram_block5a0                        ; 1                 ; 0       ;
;      - in_FSM:in_FSM_inst|inbuffcon:inbuffcon_comp|dcfifo:dcfifo_component|dcfifo_ucq1:auto_generated|altsyncram_u8d1:fifo_ram|ram_block5a0                        ; 1                 ; 0       ;
;      - in_FSM:in_FSM_inst|inbuffcon:inbuffcon_comp|dcfifo:dcfifo_component|dcfifo_ucq1:auto_generated|altsyncram_u8d1:fifo_ram|ram_block5a0                        ; 1                 ; 0       ;
;      - in_FSM:in_FSM_inst|inbuffcon:inbuffcon_comp|dcfifo:dcfifo_component|dcfifo_ucq1:auto_generated|altsyncram_u8d1:fifo_ram|ram_block5a0                        ; 1                 ; 0       ;
;      - in_FSM:in_FSM_inst|inbuffcon:inbuffcon_comp|dcfifo:dcfifo_component|dcfifo_ucq1:auto_generated|altsyncram_u8d1:fifo_ram|ram_block5a0                        ; 1                 ; 0       ;
;      - in_FSM:in_FSM_inst|inbuffcon:inbuffcon_comp|dcfifo:dcfifo_component|dcfifo_ucq1:auto_generated|altsyncram_u8d1:fifo_ram|ram_block5a0                        ; 1                 ; 0       ;
;      - in_FSM:in_FSM_inst|inbuffcon:inbuffcon_comp|dcfifo:dcfifo_component|dcfifo_ucq1:auto_generated|altsyncram_u8d1:fifo_ram|ram_block5a0                        ; 1                 ; 0       ;
;      - in_FSM:in_FSM_inst|inbuffcon:inbuffcon_comp|dcfifo:dcfifo_component|dcfifo_ucq1:auto_generated|altsyncram_u8d1:fifo_ram|ram_block5a0                        ; 1                 ; 0       ;
;      - in_FSM:in_FSM_inst|inbuffcon:inbuffcon_comp|dcfifo:dcfifo_component|dcfifo_ucq1:auto_generated|altsyncram_u8d1:fifo_ram|ram_block5a0                        ; 1                 ; 0       ;
;      - in_FSM:in_FSM_inst|inbuffcon:inbuffcon_comp|dcfifo:dcfifo_component|dcfifo_ucq1:auto_generated|altsyncram_u8d1:fifo_ram|ram_block5a0                        ; 1                 ; 0       ;
;      - in_FSM:in_FSM_inst|inbuffcon:inbuffcon_comp|dcfifo:dcfifo_component|dcfifo_ucq1:auto_generated|altsyncram_u8d1:fifo_ram|ram_block5a0                        ; 1                 ; 0       ;
;      - in_FSM:in_FSM_inst|inbuffcon:inbuffcon_comp|dcfifo:dcfifo_component|dcfifo_ucq1:auto_generated|altsyncram_u8d1:fifo_ram|ram_block5a0                        ; 1                 ; 0       ;
;      - in_FSM:in_FSM_inst|inbuffcon:inbuffcon_comp|dcfifo:dcfifo_component|dcfifo_ucq1:auto_generated|altsyncram_u8d1:fifo_ram|ram_block5a0                        ; 1                 ; 0       ;
;      - in_FSM:in_FSM_inst|inbuffcon:inbuffcon_comp|dcfifo:dcfifo_component|dcfifo_ucq1:auto_generated|altsyncram_u8d1:fifo_ram|ram_block5a0                        ; 1                 ; 0       ;
;      - in_FSM:in_FSM_inst|inbuffcon:inbuffcon_comp|dcfifo:dcfifo_component|dcfifo_ucq1:auto_generated|altsyncram_u8d1:fifo_ram|ram_block5a0                        ; 1                 ; 0       ;
; f_ctrl_in[7]                                                                                                                                                       ;                   ;         ;
;      - in_FSM:in_FSM_inst|inbuffcon:inbuffcon_comp|dcfifo:dcfifo_component|dcfifo_ucq1:auto_generated|altsyncram_u8d1:fifo_ram|ram_block5a7                        ; 0                 ; 0       ;
;      - in_FSM:in_FSM_inst|inbuffcon:inbuffcon_comp|dcfifo:dcfifo_component|dcfifo_ucq1:auto_generated|altsyncram_u8d1:fifo_ram|ram_block5a31                       ; 0                 ; 0       ;
;      - in_FSM:in_FSM_inst|cntit~5                                                                                                                                  ; 0                 ; 0       ;
;      - in_FSM:in_FSM_inst|inbuffcon:inbuffcon_comp|dcfifo:dcfifo_component|dcfifo_ucq1:auto_generated|altsyncram_u8d1:fifo_ram|ram_block5a31                       ; 0                 ; 0       ;
;      - in_FSM:in_FSM_inst|inbuffcon:inbuffcon_comp|dcfifo:dcfifo_component|dcfifo_ucq1:auto_generated|altsyncram_u8d1:fifo_ram|ram_block5a31                       ; 0                 ; 0       ;
;      - in_FSM:in_FSM_inst|inbuffcon:inbuffcon_comp|dcfifo:dcfifo_component|dcfifo_ucq1:auto_generated|altsyncram_u8d1:fifo_ram|ram_block5a31                       ; 0                 ; 0       ;
;      - in_FSM:in_FSM_inst|inbuffcon:inbuffcon_comp|dcfifo:dcfifo_component|dcfifo_ucq1:auto_generated|altsyncram_u8d1:fifo_ram|ram_block5a31                       ; 0                 ; 0       ;
;      - in_FSM:in_FSM_inst|inbuffcon:inbuffcon_comp|dcfifo:dcfifo_component|dcfifo_ucq1:auto_generated|altsyncram_u8d1:fifo_ram|ram_block5a31                       ; 0                 ; 0       ;
;      - in_FSM:in_FSM_inst|inbuffcon:inbuffcon_comp|dcfifo:dcfifo_component|dcfifo_ucq1:auto_generated|altsyncram_u8d1:fifo_ram|ram_block5a31                       ; 0                 ; 0       ;
;      - in_FSM:in_FSM_inst|inbuffcon:inbuffcon_comp|dcfifo:dcfifo_component|dcfifo_ucq1:auto_generated|altsyncram_u8d1:fifo_ram|ram_block5a31                       ; 0                 ; 0       ;
;      - in_FSM:in_FSM_inst|inbuffcon:inbuffcon_comp|dcfifo:dcfifo_component|dcfifo_ucq1:auto_generated|altsyncram_u8d1:fifo_ram|ram_block5a31                       ; 0                 ; 0       ;
;      - in_FSM:in_FSM_inst|inbuffcon:inbuffcon_comp|dcfifo:dcfifo_component|dcfifo_ucq1:auto_generated|altsyncram_u8d1:fifo_ram|ram_block5a31                       ; 0                 ; 0       ;
;      - in_FSM:in_FSM_inst|inbuffcon:inbuffcon_comp|dcfifo:dcfifo_component|dcfifo_ucq1:auto_generated|altsyncram_u8d1:fifo_ram|ram_block5a31                       ; 0                 ; 0       ;
;      - in_FSM:in_FSM_inst|inbuffcon:inbuffcon_comp|dcfifo:dcfifo_component|dcfifo_ucq1:auto_generated|altsyncram_u8d1:fifo_ram|ram_block5a31                       ; 0                 ; 0       ;
;      - in_FSM:in_FSM_inst|inbuffcon:inbuffcon_comp|dcfifo:dcfifo_component|dcfifo_ucq1:auto_generated|altsyncram_u8d1:fifo_ram|ram_block5a31                       ; 0                 ; 0       ;
;      - in_FSM:in_FSM_inst|inbuffcon:inbuffcon_comp|dcfifo:dcfifo_component|dcfifo_ucq1:auto_generated|altsyncram_u8d1:fifo_ram|ram_block5a31                       ; 0                 ; 0       ;
;      - in_FSM:in_FSM_inst|inbuffcon:inbuffcon_comp|dcfifo:dcfifo_component|dcfifo_ucq1:auto_generated|altsyncram_u8d1:fifo_ram|ram_block5a31                       ; 0                 ; 0       ;
;      - in_FSM:in_FSM_inst|inbuffcon:inbuffcon_comp|dcfifo:dcfifo_component|dcfifo_ucq1:auto_generated|altsyncram_u8d1:fifo_ram|ram_block5a31                       ; 0                 ; 0       ;
;      - in_FSM:in_FSM_inst|inbuffcon:inbuffcon_comp|dcfifo:dcfifo_component|dcfifo_ucq1:auto_generated|altsyncram_u8d1:fifo_ram|ram_block5a7                        ; 0                 ; 0       ;
;      - in_FSM:in_FSM_inst|inbuffcon:inbuffcon_comp|dcfifo:dcfifo_component|dcfifo_ucq1:auto_generated|altsyncram_u8d1:fifo_ram|ram_block5a7                        ; 0                 ; 0       ;
;      - in_FSM:in_FSM_inst|inbuffcon:inbuffcon_comp|dcfifo:dcfifo_component|dcfifo_ucq1:auto_generated|altsyncram_u8d1:fifo_ram|ram_block5a7                        ; 0                 ; 0       ;
;      - in_FSM:in_FSM_inst|inbuffcon:inbuffcon_comp|dcfifo:dcfifo_component|dcfifo_ucq1:auto_generated|altsyncram_u8d1:fifo_ram|ram_block5a7                        ; 0                 ; 0       ;
;      - in_FSM:in_FSM_inst|inbuffcon:inbuffcon_comp|dcfifo:dcfifo_component|dcfifo_ucq1:auto_generated|altsyncram_u8d1:fifo_ram|ram_block5a7                        ; 0                 ; 0       ;
;      - in_FSM:in_FSM_inst|inbuffcon:inbuffcon_comp|dcfifo:dcfifo_component|dcfifo_ucq1:auto_generated|altsyncram_u8d1:fifo_ram|ram_block5a7                        ; 0                 ; 0       ;
;      - in_FSM:in_FSM_inst|inbuffcon:inbuffcon_comp|dcfifo:dcfifo_component|dcfifo_ucq1:auto_generated|altsyncram_u8d1:fifo_ram|ram_block5a7                        ; 0                 ; 0       ;
;      - in_FSM:in_FSM_inst|inbuffcon:inbuffcon_comp|dcfifo:dcfifo_component|dcfifo_ucq1:auto_generated|altsyncram_u8d1:fifo_ram|ram_block5a7                        ; 0                 ; 0       ;
;      - in_FSM:in_FSM_inst|inbuffcon:inbuffcon_comp|dcfifo:dcfifo_component|dcfifo_ucq1:auto_generated|altsyncram_u8d1:fifo_ram|ram_block5a7                        ; 0                 ; 0       ;
;      - in_FSM:in_FSM_inst|inbuffcon:inbuffcon_comp|dcfifo:dcfifo_component|dcfifo_ucq1:auto_generated|altsyncram_u8d1:fifo_ram|ram_block5a7                        ; 0                 ; 0       ;
;      - in_FSM:in_FSM_inst|inbuffcon:inbuffcon_comp|dcfifo:dcfifo_component|dcfifo_ucq1:auto_generated|altsyncram_u8d1:fifo_ram|ram_block5a7                        ; 0                 ; 0       ;
;      - in_FSM:in_FSM_inst|inbuffcon:inbuffcon_comp|dcfifo:dcfifo_component|dcfifo_ucq1:auto_generated|altsyncram_u8d1:fifo_ram|ram_block5a7                        ; 0                 ; 0       ;
;      - in_FSM:in_FSM_inst|inbuffcon:inbuffcon_comp|dcfifo:dcfifo_component|dcfifo_ucq1:auto_generated|altsyncram_u8d1:fifo_ram|ram_block5a7                        ; 0                 ; 0       ;
;      - in_FSM:in_FSM_inst|inbuffcon:inbuffcon_comp|dcfifo:dcfifo_component|dcfifo_ucq1:auto_generated|altsyncram_u8d1:fifo_ram|ram_block5a7                        ; 0                 ; 0       ;
;      - in_FSM:in_FSM_inst|inbuffcon:inbuffcon_comp|dcfifo:dcfifo_component|dcfifo_ucq1:auto_generated|altsyncram_u8d1:fifo_ram|ram_block5a7                        ; 0                 ; 0       ;
; f_ctrl_in[6]                                                                                                                                                       ;                   ;         ;
;      - in_FSM:in_FSM_inst|inbuffcon:inbuffcon_comp|dcfifo:dcfifo_component|dcfifo_ucq1:auto_generated|altsyncram_u8d1:fifo_ram|ram_block5a6                        ; 0                 ; 0       ;
;      - in_FSM:in_FSM_inst|inbuffcon:inbuffcon_comp|dcfifo:dcfifo_component|dcfifo_ucq1:auto_generated|altsyncram_u8d1:fifo_ram|ram_block5a30                       ; 0                 ; 0       ;
;      - in_FSM:in_FSM_inst|cntit~6                                                                                                                                  ; 0                 ; 0       ;
;      - in_FSM:in_FSM_inst|inbuffcon:inbuffcon_comp|dcfifo:dcfifo_component|dcfifo_ucq1:auto_generated|altsyncram_u8d1:fifo_ram|ram_block5a30                       ; 0                 ; 0       ;
;      - in_FSM:in_FSM_inst|inbuffcon:inbuffcon_comp|dcfifo:dcfifo_component|dcfifo_ucq1:auto_generated|altsyncram_u8d1:fifo_ram|ram_block5a30                       ; 0                 ; 0       ;
;      - in_FSM:in_FSM_inst|inbuffcon:inbuffcon_comp|dcfifo:dcfifo_component|dcfifo_ucq1:auto_generated|altsyncram_u8d1:fifo_ram|ram_block5a30                       ; 0                 ; 0       ;
;      - in_FSM:in_FSM_inst|inbuffcon:inbuffcon_comp|dcfifo:dcfifo_component|dcfifo_ucq1:auto_generated|altsyncram_u8d1:fifo_ram|ram_block5a30                       ; 0                 ; 0       ;
;      - in_FSM:in_FSM_inst|inbuffcon:inbuffcon_comp|dcfifo:dcfifo_component|dcfifo_ucq1:auto_generated|altsyncram_u8d1:fifo_ram|ram_block5a30                       ; 0                 ; 0       ;
;      - in_FSM:in_FSM_inst|inbuffcon:inbuffcon_comp|dcfifo:dcfifo_component|dcfifo_ucq1:auto_generated|altsyncram_u8d1:fifo_ram|ram_block5a30                       ; 0                 ; 0       ;
;      - in_FSM:in_FSM_inst|inbuffcon:inbuffcon_comp|dcfifo:dcfifo_component|dcfifo_ucq1:auto_generated|altsyncram_u8d1:fifo_ram|ram_block5a30                       ; 0                 ; 0       ;
;      - in_FSM:in_FSM_inst|inbuffcon:inbuffcon_comp|dcfifo:dcfifo_component|dcfifo_ucq1:auto_generated|altsyncram_u8d1:fifo_ram|ram_block5a30                       ; 0                 ; 0       ;
;      - in_FSM:in_FSM_inst|inbuffcon:inbuffcon_comp|dcfifo:dcfifo_component|dcfifo_ucq1:auto_generated|altsyncram_u8d1:fifo_ram|ram_block5a30                       ; 0                 ; 0       ;
;      - in_FSM:in_FSM_inst|inbuffcon:inbuffcon_comp|dcfifo:dcfifo_component|dcfifo_ucq1:auto_generated|altsyncram_u8d1:fifo_ram|ram_block5a30                       ; 0                 ; 0       ;
;      - in_FSM:in_FSM_inst|inbuffcon:inbuffcon_comp|dcfifo:dcfifo_component|dcfifo_ucq1:auto_generated|altsyncram_u8d1:fifo_ram|ram_block5a30                       ; 0                 ; 0       ;
;      - in_FSM:in_FSM_inst|inbuffcon:inbuffcon_comp|dcfifo:dcfifo_component|dcfifo_ucq1:auto_generated|altsyncram_u8d1:fifo_ram|ram_block5a30                       ; 0                 ; 0       ;
;      - in_FSM:in_FSM_inst|inbuffcon:inbuffcon_comp|dcfifo:dcfifo_component|dcfifo_ucq1:auto_generated|altsyncram_u8d1:fifo_ram|ram_block5a30                       ; 0                 ; 0       ;
;      - in_FSM:in_FSM_inst|inbuffcon:inbuffcon_comp|dcfifo:dcfifo_component|dcfifo_ucq1:auto_generated|altsyncram_u8d1:fifo_ram|ram_block5a30                       ; 0                 ; 0       ;
;      - in_FSM:in_FSM_inst|inbuffcon:inbuffcon_comp|dcfifo:dcfifo_component|dcfifo_ucq1:auto_generated|altsyncram_u8d1:fifo_ram|ram_block5a30                       ; 0                 ; 0       ;
;      - in_FSM:in_FSM_inst|inbuffcon:inbuffcon_comp|dcfifo:dcfifo_component|dcfifo_ucq1:auto_generated|altsyncram_u8d1:fifo_ram|ram_block5a6                        ; 0                 ; 0       ;
;      - in_FSM:in_FSM_inst|inbuffcon:inbuffcon_comp|dcfifo:dcfifo_component|dcfifo_ucq1:auto_generated|altsyncram_u8d1:fifo_ram|ram_block5a6                        ; 0                 ; 0       ;
;      - in_FSM:in_FSM_inst|inbuffcon:inbuffcon_comp|dcfifo:dcfifo_component|dcfifo_ucq1:auto_generated|altsyncram_u8d1:fifo_ram|ram_block5a6                        ; 0                 ; 0       ;
;      - in_FSM:in_FSM_inst|inbuffcon:inbuffcon_comp|dcfifo:dcfifo_component|dcfifo_ucq1:auto_generated|altsyncram_u8d1:fifo_ram|ram_block5a6                        ; 0                 ; 0       ;
;      - in_FSM:in_FSM_inst|inbuffcon:inbuffcon_comp|dcfifo:dcfifo_component|dcfifo_ucq1:auto_generated|altsyncram_u8d1:fifo_ram|ram_block5a6                        ; 0                 ; 0       ;
;      - in_FSM:in_FSM_inst|inbuffcon:inbuffcon_comp|dcfifo:dcfifo_component|dcfifo_ucq1:auto_generated|altsyncram_u8d1:fifo_ram|ram_block5a6                        ; 0                 ; 0       ;
;      - in_FSM:in_FSM_inst|inbuffcon:inbuffcon_comp|dcfifo:dcfifo_component|dcfifo_ucq1:auto_generated|altsyncram_u8d1:fifo_ram|ram_block5a6                        ; 0                 ; 0       ;
;      - in_FSM:in_FSM_inst|inbuffcon:inbuffcon_comp|dcfifo:dcfifo_component|dcfifo_ucq1:auto_generated|altsyncram_u8d1:fifo_ram|ram_block5a6                        ; 0                 ; 0       ;
;      - in_FSM:in_FSM_inst|inbuffcon:inbuffcon_comp|dcfifo:dcfifo_component|dcfifo_ucq1:auto_generated|altsyncram_u8d1:fifo_ram|ram_block5a6                        ; 0                 ; 0       ;
;      - in_FSM:in_FSM_inst|inbuffcon:inbuffcon_comp|dcfifo:dcfifo_component|dcfifo_ucq1:auto_generated|altsyncram_u8d1:fifo_ram|ram_block5a6                        ; 0                 ; 0       ;
;      - in_FSM:in_FSM_inst|inbuffcon:inbuffcon_comp|dcfifo:dcfifo_component|dcfifo_ucq1:auto_generated|altsyncram_u8d1:fifo_ram|ram_block5a6                        ; 0                 ; 0       ;
;      - in_FSM:in_FSM_inst|inbuffcon:inbuffcon_comp|dcfifo:dcfifo_component|dcfifo_ucq1:auto_generated|altsyncram_u8d1:fifo_ram|ram_block5a6                        ; 0                 ; 0       ;
;      - in_FSM:in_FSM_inst|inbuffcon:inbuffcon_comp|dcfifo:dcfifo_component|dcfifo_ucq1:auto_generated|altsyncram_u8d1:fifo_ram|ram_block5a6                        ; 0                 ; 0       ;
;      - in_FSM:in_FSM_inst|inbuffcon:inbuffcon_comp|dcfifo:dcfifo_component|dcfifo_ucq1:auto_generated|altsyncram_u8d1:fifo_ram|ram_block5a6                        ; 0                 ; 0       ;
;      - in_FSM:in_FSM_inst|inbuffcon:inbuffcon_comp|dcfifo:dcfifo_component|dcfifo_ucq1:auto_generated|altsyncram_u8d1:fifo_ram|ram_block5a6                        ; 0                 ; 0       ;
; f_ctrl_in[5]                                                                                                                                                       ;                   ;         ;
;      - in_FSM:in_FSM_inst|inbuffcon:inbuffcon_comp|dcfifo:dcfifo_component|dcfifo_ucq1:auto_generated|altsyncram_u8d1:fifo_ram|ram_block5a5                        ; 1                 ; 0       ;
;      - in_FSM:in_FSM_inst|inbuffcon:inbuffcon_comp|dcfifo:dcfifo_component|dcfifo_ucq1:auto_generated|altsyncram_u8d1:fifo_ram|ram_block5a29                       ; 1                 ; 0       ;
;      - in_FSM:in_FSM_inst|cntit~7                                                                                                                                  ; 1                 ; 0       ;
;      - in_FSM:in_FSM_inst|inbuffcon:inbuffcon_comp|dcfifo:dcfifo_component|dcfifo_ucq1:auto_generated|altsyncram_u8d1:fifo_ram|ram_block5a29                       ; 1                 ; 0       ;
;      - in_FSM:in_FSM_inst|inbuffcon:inbuffcon_comp|dcfifo:dcfifo_component|dcfifo_ucq1:auto_generated|altsyncram_u8d1:fifo_ram|ram_block5a29                       ; 1                 ; 0       ;
;      - in_FSM:in_FSM_inst|inbuffcon:inbuffcon_comp|dcfifo:dcfifo_component|dcfifo_ucq1:auto_generated|altsyncram_u8d1:fifo_ram|ram_block5a29                       ; 1                 ; 0       ;
;      - in_FSM:in_FSM_inst|inbuffcon:inbuffcon_comp|dcfifo:dcfifo_component|dcfifo_ucq1:auto_generated|altsyncram_u8d1:fifo_ram|ram_block5a29                       ; 1                 ; 0       ;
;      - in_FSM:in_FSM_inst|inbuffcon:inbuffcon_comp|dcfifo:dcfifo_component|dcfifo_ucq1:auto_generated|altsyncram_u8d1:fifo_ram|ram_block5a29                       ; 1                 ; 0       ;
;      - in_FSM:in_FSM_inst|inbuffcon:inbuffcon_comp|dcfifo:dcfifo_component|dcfifo_ucq1:auto_generated|altsyncram_u8d1:fifo_ram|ram_block5a29                       ; 1                 ; 0       ;
;      - in_FSM:in_FSM_inst|inbuffcon:inbuffcon_comp|dcfifo:dcfifo_component|dcfifo_ucq1:auto_generated|altsyncram_u8d1:fifo_ram|ram_block5a29                       ; 1                 ; 0       ;
;      - in_FSM:in_FSM_inst|inbuffcon:inbuffcon_comp|dcfifo:dcfifo_component|dcfifo_ucq1:auto_generated|altsyncram_u8d1:fifo_ram|ram_block5a29                       ; 1                 ; 0       ;
;      - in_FSM:in_FSM_inst|inbuffcon:inbuffcon_comp|dcfifo:dcfifo_component|dcfifo_ucq1:auto_generated|altsyncram_u8d1:fifo_ram|ram_block5a29                       ; 1                 ; 0       ;
;      - in_FSM:in_FSM_inst|inbuffcon:inbuffcon_comp|dcfifo:dcfifo_component|dcfifo_ucq1:auto_generated|altsyncram_u8d1:fifo_ram|ram_block5a29                       ; 1                 ; 0       ;
;      - in_FSM:in_FSM_inst|inbuffcon:inbuffcon_comp|dcfifo:dcfifo_component|dcfifo_ucq1:auto_generated|altsyncram_u8d1:fifo_ram|ram_block5a29                       ; 1                 ; 0       ;
;      - in_FSM:in_FSM_inst|inbuffcon:inbuffcon_comp|dcfifo:dcfifo_component|dcfifo_ucq1:auto_generated|altsyncram_u8d1:fifo_ram|ram_block5a29                       ; 1                 ; 0       ;
;      - in_FSM:in_FSM_inst|inbuffcon:inbuffcon_comp|dcfifo:dcfifo_component|dcfifo_ucq1:auto_generated|altsyncram_u8d1:fifo_ram|ram_block5a29                       ; 1                 ; 0       ;
;      - in_FSM:in_FSM_inst|inbuffcon:inbuffcon_comp|dcfifo:dcfifo_component|dcfifo_ucq1:auto_generated|altsyncram_u8d1:fifo_ram|ram_block5a29                       ; 1                 ; 0       ;
;      - in_FSM:in_FSM_inst|inbuffcon:inbuffcon_comp|dcfifo:dcfifo_component|dcfifo_ucq1:auto_generated|altsyncram_u8d1:fifo_ram|ram_block5a29                       ; 1                 ; 0       ;
;      - in_FSM:in_FSM_inst|inbuffcon:inbuffcon_comp|dcfifo:dcfifo_component|dcfifo_ucq1:auto_generated|altsyncram_u8d1:fifo_ram|ram_block5a5                        ; 1                 ; 0       ;
;      - in_FSM:in_FSM_inst|inbuffcon:inbuffcon_comp|dcfifo:dcfifo_component|dcfifo_ucq1:auto_generated|altsyncram_u8d1:fifo_ram|ram_block5a5                        ; 1                 ; 0       ;
;      - in_FSM:in_FSM_inst|inbuffcon:inbuffcon_comp|dcfifo:dcfifo_component|dcfifo_ucq1:auto_generated|altsyncram_u8d1:fifo_ram|ram_block5a5                        ; 1                 ; 0       ;
;      - in_FSM:in_FSM_inst|inbuffcon:inbuffcon_comp|dcfifo:dcfifo_component|dcfifo_ucq1:auto_generated|altsyncram_u8d1:fifo_ram|ram_block5a5                        ; 1                 ; 0       ;
;      - in_FSM:in_FSM_inst|inbuffcon:inbuffcon_comp|dcfifo:dcfifo_component|dcfifo_ucq1:auto_generated|altsyncram_u8d1:fifo_ram|ram_block5a5                        ; 1                 ; 0       ;
;      - in_FSM:in_FSM_inst|inbuffcon:inbuffcon_comp|dcfifo:dcfifo_component|dcfifo_ucq1:auto_generated|altsyncram_u8d1:fifo_ram|ram_block5a5                        ; 1                 ; 0       ;
;      - in_FSM:in_FSM_inst|inbuffcon:inbuffcon_comp|dcfifo:dcfifo_component|dcfifo_ucq1:auto_generated|altsyncram_u8d1:fifo_ram|ram_block5a5                        ; 1                 ; 0       ;
;      - in_FSM:in_FSM_inst|inbuffcon:inbuffcon_comp|dcfifo:dcfifo_component|dcfifo_ucq1:auto_generated|altsyncram_u8d1:fifo_ram|ram_block5a5                        ; 1                 ; 0       ;
;      - in_FSM:in_FSM_inst|inbuffcon:inbuffcon_comp|dcfifo:dcfifo_component|dcfifo_ucq1:auto_generated|altsyncram_u8d1:fifo_ram|ram_block5a5                        ; 1                 ; 0       ;
;      - in_FSM:in_FSM_inst|inbuffcon:inbuffcon_comp|dcfifo:dcfifo_component|dcfifo_ucq1:auto_generated|altsyncram_u8d1:fifo_ram|ram_block5a5                        ; 1                 ; 0       ;
;      - in_FSM:in_FSM_inst|inbuffcon:inbuffcon_comp|dcfifo:dcfifo_component|dcfifo_ucq1:auto_generated|altsyncram_u8d1:fifo_ram|ram_block5a5                        ; 1                 ; 0       ;
;      - in_FSM:in_FSM_inst|inbuffcon:inbuffcon_comp|dcfifo:dcfifo_component|dcfifo_ucq1:auto_generated|altsyncram_u8d1:fifo_ram|ram_block5a5                        ; 1                 ; 0       ;
;      - in_FSM:in_FSM_inst|inbuffcon:inbuffcon_comp|dcfifo:dcfifo_component|dcfifo_ucq1:auto_generated|altsyncram_u8d1:fifo_ram|ram_block5a5                        ; 1                 ; 0       ;
;      - in_FSM:in_FSM_inst|inbuffcon:inbuffcon_comp|dcfifo:dcfifo_component|dcfifo_ucq1:auto_generated|altsyncram_u8d1:fifo_ram|ram_block5a5                        ; 1                 ; 0       ;
;      - in_FSM:in_FSM_inst|inbuffcon:inbuffcon_comp|dcfifo:dcfifo_component|dcfifo_ucq1:auto_generated|altsyncram_u8d1:fifo_ram|ram_block5a5                        ; 1                 ; 0       ;
; f_hi_priority                                                                                                                                                      ;                   ;         ;
;      - in_FSM:in_FSM_inst|FIFO_1:inbuff_priority|dcfifo:dcfifo_component|dcfifo_q9q1:auto_generated|altsyncram_m5d1:fifo_ram|ram_block5a0                          ; 0                 ; 0       ;
;      - in_FSM:in_FSM_inst|FIFO_1:inbuff_priority|dcfifo:dcfifo_component|dcfifo_q9q1:auto_generated|altsyncram_m5d1:fifo_ram|ram_block5a1                          ; 0                 ; 0       ;
;      - in_FSM:in_FSM_inst|FIFO_1:inbuff_priority|dcfifo:dcfifo_component|dcfifo_q9q1:auto_generated|altsyncram_m5d1:fifo_ram|ram_block5a2                          ; 0                 ; 0       ;
;      - in_FSM:in_FSM_inst|FIFO_1:inbuff_priority|dcfifo:dcfifo_component|dcfifo_q9q1:auto_generated|altsyncram_m5d1:fifo_ram|ram_block5a3                          ; 0                 ; 0       ;
;      - in_FSM:in_FSM_inst|FIFO_1:inbuff_priority|dcfifo:dcfifo_component|dcfifo_q9q1:auto_generated|altsyncram_m5d1:fifo_ram|ram_block5a0                          ; 0                 ; 0       ;
;      - in_FSM:in_FSM_inst|FIFO_1:inbuff_priority|dcfifo:dcfifo_component|dcfifo_q9q1:auto_generated|altsyncram_m5d1:fifo_ram|ram_block5a0                          ; 0                 ; 0       ;
;      - in_FSM:in_FSM_inst|FIFO_1:inbuff_priority|dcfifo:dcfifo_component|dcfifo_q9q1:auto_generated|altsyncram_m5d1:fifo_ram|ram_block5a0                          ; 0                 ; 0       ;
;      - in_FSM:in_FSM_inst|FIFO_1:inbuff_priority|dcfifo:dcfifo_component|dcfifo_q9q1:auto_generated|altsyncram_m5d1:fifo_ram|ram_block5a0                          ; 0                 ; 0       ;
;      - in_FSM:in_FSM_inst|FIFO_1:inbuff_priority|dcfifo:dcfifo_component|dcfifo_q9q1:auto_generated|altsyncram_m5d1:fifo_ram|ram_block5a0                          ; 0                 ; 0       ;
;      - in_FSM:in_FSM_inst|FIFO_1:inbuff_priority|dcfifo:dcfifo_component|dcfifo_q9q1:auto_generated|altsyncram_m5d1:fifo_ram|ram_block5a0                          ; 0                 ; 0       ;
;      - in_FSM:in_FSM_inst|FIFO_1:inbuff_priority|dcfifo:dcfifo_component|dcfifo_q9q1:auto_generated|altsyncram_m5d1:fifo_ram|ram_block5a0                          ; 0                 ; 0       ;
;      - in_FSM:in_FSM_inst|FIFO_1:inbuff_priority|dcfifo:dcfifo_component|dcfifo_q9q1:auto_generated|altsyncram_m5d1:fifo_ram|ram_block5a0                          ; 0                 ; 0       ;
;      - in_FSM:in_FSM_inst|FIFO_1:inbuff_priority|dcfifo:dcfifo_component|dcfifo_q9q1:auto_generated|altsyncram_m5d1:fifo_ram|ram_block5a0                          ; 0                 ; 0       ;
;      - in_FSM:in_FSM_inst|FIFO_1:inbuff_priority|dcfifo:dcfifo_component|dcfifo_q9q1:auto_generated|altsyncram_m5d1:fifo_ram|ram_block5a0                          ; 0                 ; 0       ;
;      - in_FSM:in_FSM_inst|FIFO_1:inbuff_priority|dcfifo:dcfifo_component|dcfifo_q9q1:auto_generated|altsyncram_m5d1:fifo_ram|ram_block5a0                          ; 0                 ; 0       ;
;      - in_FSM:in_FSM_inst|FIFO_1:inbuff_priority|dcfifo:dcfifo_component|dcfifo_q9q1:auto_generated|altsyncram_m5d1:fifo_ram|ram_block5a0                          ; 0                 ; 0       ;
;      - in_FSM:in_FSM_inst|FIFO_1:inbuff_priority|dcfifo:dcfifo_component|dcfifo_q9q1:auto_generated|altsyncram_m5d1:fifo_ram|ram_block5a0                          ; 0                 ; 0       ;
;      - in_FSM:in_FSM_inst|FIFO_1:inbuff_priority|dcfifo:dcfifo_component|dcfifo_q9q1:auto_generated|altsyncram_m5d1:fifo_ram|ram_block5a0                          ; 0                 ; 0       ;
;      - in_FSM:in_FSM_inst|FIFO_1:inbuff_priority|dcfifo:dcfifo_component|dcfifo_q9q1:auto_generated|altsyncram_m5d1:fifo_ram|ram_block5a0                          ; 0                 ; 0       ;
;      - in_FSM:in_FSM_inst|FIFO_1:inbuff_priority|dcfifo:dcfifo_component|dcfifo_q9q1:auto_generated|altsyncram_m5d1:fifo_ram|ram_block5a1                          ; 0                 ; 0       ;
;      - in_FSM:in_FSM_inst|FIFO_1:inbuff_priority|dcfifo:dcfifo_component|dcfifo_q9q1:auto_generated|altsyncram_m5d1:fifo_ram|ram_block5a1                          ; 0                 ; 0       ;
;      - in_FSM:in_FSM_inst|FIFO_1:inbuff_priority|dcfifo:dcfifo_component|dcfifo_q9q1:auto_generated|altsyncram_m5d1:fifo_ram|ram_block5a1                          ; 0                 ; 0       ;
;      - in_FSM:in_FSM_inst|FIFO_1:inbuff_priority|dcfifo:dcfifo_component|dcfifo_q9q1:auto_generated|altsyncram_m5d1:fifo_ram|ram_block5a1                          ; 0                 ; 0       ;
;      - in_FSM:in_FSM_inst|FIFO_1:inbuff_priority|dcfifo:dcfifo_component|dcfifo_q9q1:auto_generated|altsyncram_m5d1:fifo_ram|ram_block5a1                          ; 0                 ; 0       ;
;      - in_FSM:in_FSM_inst|FIFO_1:inbuff_priority|dcfifo:dcfifo_component|dcfifo_q9q1:auto_generated|altsyncram_m5d1:fifo_ram|ram_block5a1                          ; 0                 ; 0       ;
;      - in_FSM:in_FSM_inst|FIFO_1:inbuff_priority|dcfifo:dcfifo_component|dcfifo_q9q1:auto_generated|altsyncram_m5d1:fifo_ram|ram_block5a1                          ; 0                 ; 0       ;
;      - in_FSM:in_FSM_inst|FIFO_1:inbuff_priority|dcfifo:dcfifo_component|dcfifo_q9q1:auto_generated|altsyncram_m5d1:fifo_ram|ram_block5a1                          ; 0                 ; 0       ;
;      - in_FSM:in_FSM_inst|FIFO_1:inbuff_priority|dcfifo:dcfifo_component|dcfifo_q9q1:auto_generated|altsyncram_m5d1:fifo_ram|ram_block5a1                          ; 0                 ; 0       ;
;      - in_FSM:in_FSM_inst|FIFO_1:inbuff_priority|dcfifo:dcfifo_component|dcfifo_q9q1:auto_generated|altsyncram_m5d1:fifo_ram|ram_block5a1                          ; 0                 ; 0       ;
;      - in_FSM:in_FSM_inst|FIFO_1:inbuff_priority|dcfifo:dcfifo_component|dcfifo_q9q1:auto_generated|altsyncram_m5d1:fifo_ram|ram_block5a1                          ; 0                 ; 0       ;
;      - in_FSM:in_FSM_inst|FIFO_1:inbuff_priority|dcfifo:dcfifo_component|dcfifo_q9q1:auto_generated|altsyncram_m5d1:fifo_ram|ram_block5a1                          ; 0                 ; 0       ;
;      - in_FSM:in_FSM_inst|FIFO_1:inbuff_priority|dcfifo:dcfifo_component|dcfifo_q9q1:auto_generated|altsyncram_m5d1:fifo_ram|ram_block5a1                          ; 0                 ; 0       ;
;      - in_FSM:in_FSM_inst|FIFO_1:inbuff_priority|dcfifo:dcfifo_component|dcfifo_q9q1:auto_generated|altsyncram_m5d1:fifo_ram|ram_block5a1                          ; 0                 ; 0       ;
;      - in_FSM:in_FSM_inst|FIFO_1:inbuff_priority|dcfifo:dcfifo_component|dcfifo_q9q1:auto_generated|altsyncram_m5d1:fifo_ram|ram_block5a1                          ; 0                 ; 0       ;
;      - in_FSM:in_FSM_inst|FIFO_1:inbuff_priority|dcfifo:dcfifo_component|dcfifo_q9q1:auto_generated|altsyncram_m5d1:fifo_ram|ram_block5a2                          ; 0                 ; 0       ;
;      - in_FSM:in_FSM_inst|FIFO_1:inbuff_priority|dcfifo:dcfifo_component|dcfifo_q9q1:auto_generated|altsyncram_m5d1:fifo_ram|ram_block5a2                          ; 0                 ; 0       ;
;      - in_FSM:in_FSM_inst|FIFO_1:inbuff_priority|dcfifo:dcfifo_component|dcfifo_q9q1:auto_generated|altsyncram_m5d1:fifo_ram|ram_block5a2                          ; 0                 ; 0       ;
;      - in_FSM:in_FSM_inst|FIFO_1:inbuff_priority|dcfifo:dcfifo_component|dcfifo_q9q1:auto_generated|altsyncram_m5d1:fifo_ram|ram_block5a2                          ; 0                 ; 0       ;
;      - in_FSM:in_FSM_inst|FIFO_1:inbuff_priority|dcfifo:dcfifo_component|dcfifo_q9q1:auto_generated|altsyncram_m5d1:fifo_ram|ram_block5a2                          ; 0                 ; 0       ;
;      - in_FSM:in_FSM_inst|FIFO_1:inbuff_priority|dcfifo:dcfifo_component|dcfifo_q9q1:auto_generated|altsyncram_m5d1:fifo_ram|ram_block5a2                          ; 0                 ; 0       ;
;      - in_FSM:in_FSM_inst|FIFO_1:inbuff_priority|dcfifo:dcfifo_component|dcfifo_q9q1:auto_generated|altsyncram_m5d1:fifo_ram|ram_block5a2                          ; 0                 ; 0       ;
;      - in_FSM:in_FSM_inst|FIFO_1:inbuff_priority|dcfifo:dcfifo_component|dcfifo_q9q1:auto_generated|altsyncram_m5d1:fifo_ram|ram_block5a2                          ; 0                 ; 0       ;
;      - in_FSM:in_FSM_inst|FIFO_1:inbuff_priority|dcfifo:dcfifo_component|dcfifo_q9q1:auto_generated|altsyncram_m5d1:fifo_ram|ram_block5a2                          ; 0                 ; 0       ;
;      - in_FSM:in_FSM_inst|FIFO_1:inbuff_priority|dcfifo:dcfifo_component|dcfifo_q9q1:auto_generated|altsyncram_m5d1:fifo_ram|ram_block5a2                          ; 0                 ; 0       ;
;      - in_FSM:in_FSM_inst|FIFO_1:inbuff_priority|dcfifo:dcfifo_component|dcfifo_q9q1:auto_generated|altsyncram_m5d1:fifo_ram|ram_block5a2                          ; 0                 ; 0       ;
;      - in_FSM:in_FSM_inst|FIFO_1:inbuff_priority|dcfifo:dcfifo_component|dcfifo_q9q1:auto_generated|altsyncram_m5d1:fifo_ram|ram_block5a2                          ; 0                 ; 0       ;
;      - in_FSM:in_FSM_inst|FIFO_1:inbuff_priority|dcfifo:dcfifo_component|dcfifo_q9q1:auto_generated|altsyncram_m5d1:fifo_ram|ram_block5a2                          ; 0                 ; 0       ;
;      - in_FSM:in_FSM_inst|FIFO_1:inbuff_priority|dcfifo:dcfifo_component|dcfifo_q9q1:auto_generated|altsyncram_m5d1:fifo_ram|ram_block5a2                          ; 0                 ; 0       ;
;      - in_FSM:in_FSM_inst|FIFO_1:inbuff_priority|dcfifo:dcfifo_component|dcfifo_q9q1:auto_generated|altsyncram_m5d1:fifo_ram|ram_block5a2                          ; 0                 ; 0       ;
;      - in_FSM:in_FSM_inst|FIFO_1:inbuff_priority|dcfifo:dcfifo_component|dcfifo_q9q1:auto_generated|altsyncram_m5d1:fifo_ram|ram_block5a3                          ; 0                 ; 0       ;
;      - in_FSM:in_FSM_inst|FIFO_1:inbuff_priority|dcfifo:dcfifo_component|dcfifo_q9q1:auto_generated|altsyncram_m5d1:fifo_ram|ram_block5a3                          ; 0                 ; 0       ;
;      - in_FSM:in_FSM_inst|FIFO_1:inbuff_priority|dcfifo:dcfifo_component|dcfifo_q9q1:auto_generated|altsyncram_m5d1:fifo_ram|ram_block5a3                          ; 0                 ; 0       ;
;      - in_FSM:in_FSM_inst|FIFO_1:inbuff_priority|dcfifo:dcfifo_component|dcfifo_q9q1:auto_generated|altsyncram_m5d1:fifo_ram|ram_block5a3                          ; 0                 ; 0       ;
;      - in_FSM:in_FSM_inst|FIFO_1:inbuff_priority|dcfifo:dcfifo_component|dcfifo_q9q1:auto_generated|altsyncram_m5d1:fifo_ram|ram_block5a3                          ; 0                 ; 0       ;
;      - in_FSM:in_FSM_inst|FIFO_1:inbuff_priority|dcfifo:dcfifo_component|dcfifo_q9q1:auto_generated|altsyncram_m5d1:fifo_ram|ram_block5a3                          ; 0                 ; 0       ;
;      - in_FSM:in_FSM_inst|FIFO_1:inbuff_priority|dcfifo:dcfifo_component|dcfifo_q9q1:auto_generated|altsyncram_m5d1:fifo_ram|ram_block5a3                          ; 0                 ; 0       ;
;      - in_FSM:in_FSM_inst|FIFO_1:inbuff_priority|dcfifo:dcfifo_component|dcfifo_q9q1:auto_generated|altsyncram_m5d1:fifo_ram|ram_block5a3                          ; 0                 ; 0       ;
;      - in_FSM:in_FSM_inst|FIFO_1:inbuff_priority|dcfifo:dcfifo_component|dcfifo_q9q1:auto_generated|altsyncram_m5d1:fifo_ram|ram_block5a3                          ; 0                 ; 0       ;
;      - in_FSM:in_FSM_inst|FIFO_1:inbuff_priority|dcfifo:dcfifo_component|dcfifo_q9q1:auto_generated|altsyncram_m5d1:fifo_ram|ram_block5a3                          ; 0                 ; 0       ;
;      - in_FSM:in_FSM_inst|FIFO_1:inbuff_priority|dcfifo:dcfifo_component|dcfifo_q9q1:auto_generated|altsyncram_m5d1:fifo_ram|ram_block5a3                          ; 0                 ; 0       ;
;      - in_FSM:in_FSM_inst|FIFO_1:inbuff_priority|dcfifo:dcfifo_component|dcfifo_q9q1:auto_generated|altsyncram_m5d1:fifo_ram|ram_block5a3                          ; 0                 ; 0       ;
;      - in_FSM:in_FSM_inst|FIFO_1:inbuff_priority|dcfifo:dcfifo_component|dcfifo_q9q1:auto_generated|altsyncram_m5d1:fifo_ram|ram_block5a3                          ; 0                 ; 0       ;
;      - in_FSM:in_FSM_inst|FIFO_1:inbuff_priority|dcfifo:dcfifo_component|dcfifo_q9q1:auto_generated|altsyncram_m5d1:fifo_ram|ram_block5a3                          ; 0                 ; 0       ;
;      - in_FSM:in_FSM_inst|FIFO_1:inbuff_priority|dcfifo:dcfifo_component|dcfifo_q9q1:auto_generated|altsyncram_m5d1:fifo_ram|ram_block5a3                          ; 0                 ; 0       ;
; f_ctrl_in[12]                                                                                                                                                      ;                   ;         ;
;      - in_FSM:in_FSM_inst|inbuffcon:inbuffcon_comp|dcfifo:dcfifo_component|dcfifo_ucq1:auto_generated|altsyncram_u8d1:fifo_ram|ram_block5a12                       ; 0                 ; 0       ;
;      - in_FSM:in_FSM_inst|inbuffcon:inbuffcon_comp|dcfifo:dcfifo_component|dcfifo_ucq1:auto_generated|altsyncram_u8d1:fifo_ram|ram_block5a36                       ; 0                 ; 0       ;
;      - in_FSM:in_FSM_inst|inbuffcon:inbuffcon_comp|dcfifo:dcfifo_component|dcfifo_ucq1:auto_generated|altsyncram_u8d1:fifo_ram|ram_block5a36                       ; 0                 ; 0       ;
;      - in_FSM:in_FSM_inst|inbuffcon:inbuffcon_comp|dcfifo:dcfifo_component|dcfifo_ucq1:auto_generated|altsyncram_u8d1:fifo_ram|ram_block5a36                       ; 0                 ; 0       ;
;      - in_FSM:in_FSM_inst|inbuffcon:inbuffcon_comp|dcfifo:dcfifo_component|dcfifo_ucq1:auto_generated|altsyncram_u8d1:fifo_ram|ram_block5a36                       ; 0                 ; 0       ;
;      - in_FSM:in_FSM_inst|inbuffcon:inbuffcon_comp|dcfifo:dcfifo_component|dcfifo_ucq1:auto_generated|altsyncram_u8d1:fifo_ram|ram_block5a36                       ; 0                 ; 0       ;
;      - in_FSM:in_FSM_inst|inbuffcon:inbuffcon_comp|dcfifo:dcfifo_component|dcfifo_ucq1:auto_generated|altsyncram_u8d1:fifo_ram|ram_block5a36                       ; 0                 ; 0       ;
;      - in_FSM:in_FSM_inst|inbuffcon:inbuffcon_comp|dcfifo:dcfifo_component|dcfifo_ucq1:auto_generated|altsyncram_u8d1:fifo_ram|ram_block5a36                       ; 0                 ; 0       ;
;      - in_FSM:in_FSM_inst|inbuffcon:inbuffcon_comp|dcfifo:dcfifo_component|dcfifo_ucq1:auto_generated|altsyncram_u8d1:fifo_ram|ram_block5a36                       ; 0                 ; 0       ;
;      - in_FSM:in_FSM_inst|inbuffcon:inbuffcon_comp|dcfifo:dcfifo_component|dcfifo_ucq1:auto_generated|altsyncram_u8d1:fifo_ram|ram_block5a36                       ; 0                 ; 0       ;
;      - in_FSM:in_FSM_inst|inbuffcon:inbuffcon_comp|dcfifo:dcfifo_component|dcfifo_ucq1:auto_generated|altsyncram_u8d1:fifo_ram|ram_block5a36                       ; 0                 ; 0       ;
;      - in_FSM:in_FSM_inst|inbuffcon:inbuffcon_comp|dcfifo:dcfifo_component|dcfifo_ucq1:auto_generated|altsyncram_u8d1:fifo_ram|ram_block5a36                       ; 0                 ; 0       ;
;      - in_FSM:in_FSM_inst|inbuffcon:inbuffcon_comp|dcfifo:dcfifo_component|dcfifo_ucq1:auto_generated|altsyncram_u8d1:fifo_ram|ram_block5a36                       ; 0                 ; 0       ;
;      - in_FSM:in_FSM_inst|inbuffcon:inbuffcon_comp|dcfifo:dcfifo_component|dcfifo_ucq1:auto_generated|altsyncram_u8d1:fifo_ram|ram_block5a36                       ; 0                 ; 0       ;
;      - in_FSM:in_FSM_inst|inbuffcon:inbuffcon_comp|dcfifo:dcfifo_component|dcfifo_ucq1:auto_generated|altsyncram_u8d1:fifo_ram|ram_block5a36                       ; 0                 ; 0       ;
;      - in_FSM:in_FSM_inst|inbuffcon:inbuffcon_comp|dcfifo:dcfifo_component|dcfifo_ucq1:auto_generated|altsyncram_u8d1:fifo_ram|ram_block5a36                       ; 0                 ; 0       ;
;      - in_FSM:in_FSM_inst|inbuffcon:inbuffcon_comp|dcfifo:dcfifo_component|dcfifo_ucq1:auto_generated|altsyncram_u8d1:fifo_ram|ram_block5a36                       ; 0                 ; 0       ;
;      - in_FSM:in_FSM_inst|inbuffcon:inbuffcon_comp|dcfifo:dcfifo_component|dcfifo_ucq1:auto_generated|altsyncram_u8d1:fifo_ram|ram_block5a12                       ; 0                 ; 0       ;
;      - in_FSM:in_FSM_inst|inbuffcon:inbuffcon_comp|dcfifo:dcfifo_component|dcfifo_ucq1:auto_generated|altsyncram_u8d1:fifo_ram|ram_block5a12                       ; 0                 ; 0       ;
;      - in_FSM:in_FSM_inst|inbuffcon:inbuffcon_comp|dcfifo:dcfifo_component|dcfifo_ucq1:auto_generated|altsyncram_u8d1:fifo_ram|ram_block5a12                       ; 0                 ; 0       ;
;      - in_FSM:in_FSM_inst|inbuffcon:inbuffcon_comp|dcfifo:dcfifo_component|dcfifo_ucq1:auto_generated|altsyncram_u8d1:fifo_ram|ram_block5a12                       ; 0                 ; 0       ;
;      - in_FSM:in_FSM_inst|inbuffcon:inbuffcon_comp|dcfifo:dcfifo_component|dcfifo_ucq1:auto_generated|altsyncram_u8d1:fifo_ram|ram_block5a12                       ; 0                 ; 0       ;
;      - in_FSM:in_FSM_inst|inbuffcon:inbuffcon_comp|dcfifo:dcfifo_component|dcfifo_ucq1:auto_generated|altsyncram_u8d1:fifo_ram|ram_block5a12                       ; 0                 ; 0       ;
;      - in_FSM:in_FSM_inst|inbuffcon:inbuffcon_comp|dcfifo:dcfifo_component|dcfifo_ucq1:auto_generated|altsyncram_u8d1:fifo_ram|ram_block5a12                       ; 0                 ; 0       ;
;      - in_FSM:in_FSM_inst|inbuffcon:inbuffcon_comp|dcfifo:dcfifo_component|dcfifo_ucq1:auto_generated|altsyncram_u8d1:fifo_ram|ram_block5a12                       ; 0                 ; 0       ;
;      - in_FSM:in_FSM_inst|inbuffcon:inbuffcon_comp|dcfifo:dcfifo_component|dcfifo_ucq1:auto_generated|altsyncram_u8d1:fifo_ram|ram_block5a12                       ; 0                 ; 0       ;
;      - in_FSM:in_FSM_inst|inbuffcon:inbuffcon_comp|dcfifo:dcfifo_component|dcfifo_ucq1:auto_generated|altsyncram_u8d1:fifo_ram|ram_block5a12                       ; 0                 ; 0       ;
;      - in_FSM:in_FSM_inst|inbuffcon:inbuffcon_comp|dcfifo:dcfifo_component|dcfifo_ucq1:auto_generated|altsyncram_u8d1:fifo_ram|ram_block5a12                       ; 0                 ; 0       ;
;      - in_FSM:in_FSM_inst|inbuffcon:inbuffcon_comp|dcfifo:dcfifo_component|dcfifo_ucq1:auto_generated|altsyncram_u8d1:fifo_ram|ram_block5a12                       ; 0                 ; 0       ;
;      - in_FSM:in_FSM_inst|inbuffcon:inbuffcon_comp|dcfifo:dcfifo_component|dcfifo_ucq1:auto_generated|altsyncram_u8d1:fifo_ram|ram_block5a12                       ; 0                 ; 0       ;
;      - in_FSM:in_FSM_inst|inbuffcon:inbuffcon_comp|dcfifo:dcfifo_component|dcfifo_ucq1:auto_generated|altsyncram_u8d1:fifo_ram|ram_block5a12                       ; 0                 ; 0       ;
;      - in_FSM:in_FSM_inst|inbuffcon:inbuffcon_comp|dcfifo:dcfifo_component|dcfifo_ucq1:auto_generated|altsyncram_u8d1:fifo_ram|ram_block5a12                       ; 0                 ; 0       ;
; f_ctrl_in[13]                                                                                                                                                      ;                   ;         ;
;      - in_FSM:in_FSM_inst|inbuffcon:inbuffcon_comp|dcfifo:dcfifo_component|dcfifo_ucq1:auto_generated|altsyncram_u8d1:fifo_ram|ram_block5a13                       ; 0                 ; 0       ;
;      - in_FSM:in_FSM_inst|inbuffcon:inbuffcon_comp|dcfifo:dcfifo_component|dcfifo_ucq1:auto_generated|altsyncram_u8d1:fifo_ram|ram_block5a37                       ; 0                 ; 0       ;
;      - in_FSM:in_FSM_inst|inbuffcon:inbuffcon_comp|dcfifo:dcfifo_component|dcfifo_ucq1:auto_generated|altsyncram_u8d1:fifo_ram|ram_block5a37                       ; 0                 ; 0       ;
;      - in_FSM:in_FSM_inst|inbuffcon:inbuffcon_comp|dcfifo:dcfifo_component|dcfifo_ucq1:auto_generated|altsyncram_u8d1:fifo_ram|ram_block5a37                       ; 0                 ; 0       ;
;      - in_FSM:in_FSM_inst|inbuffcon:inbuffcon_comp|dcfifo:dcfifo_component|dcfifo_ucq1:auto_generated|altsyncram_u8d1:fifo_ram|ram_block5a37                       ; 0                 ; 0       ;
;      - in_FSM:in_FSM_inst|inbuffcon:inbuffcon_comp|dcfifo:dcfifo_component|dcfifo_ucq1:auto_generated|altsyncram_u8d1:fifo_ram|ram_block5a37                       ; 0                 ; 0       ;
;      - in_FSM:in_FSM_inst|inbuffcon:inbuffcon_comp|dcfifo:dcfifo_component|dcfifo_ucq1:auto_generated|altsyncram_u8d1:fifo_ram|ram_block5a37                       ; 0                 ; 0       ;
;      - in_FSM:in_FSM_inst|inbuffcon:inbuffcon_comp|dcfifo:dcfifo_component|dcfifo_ucq1:auto_generated|altsyncram_u8d1:fifo_ram|ram_block5a37                       ; 0                 ; 0       ;
;      - in_FSM:in_FSM_inst|inbuffcon:inbuffcon_comp|dcfifo:dcfifo_component|dcfifo_ucq1:auto_generated|altsyncram_u8d1:fifo_ram|ram_block5a37                       ; 0                 ; 0       ;
;      - in_FSM:in_FSM_inst|inbuffcon:inbuffcon_comp|dcfifo:dcfifo_component|dcfifo_ucq1:auto_generated|altsyncram_u8d1:fifo_ram|ram_block5a37                       ; 0                 ; 0       ;
;      - in_FSM:in_FSM_inst|inbuffcon:inbuffcon_comp|dcfifo:dcfifo_component|dcfifo_ucq1:auto_generated|altsyncram_u8d1:fifo_ram|ram_block5a37                       ; 0                 ; 0       ;
;      - in_FSM:in_FSM_inst|inbuffcon:inbuffcon_comp|dcfifo:dcfifo_component|dcfifo_ucq1:auto_generated|altsyncram_u8d1:fifo_ram|ram_block5a37                       ; 0                 ; 0       ;
;      - in_FSM:in_FSM_inst|inbuffcon:inbuffcon_comp|dcfifo:dcfifo_component|dcfifo_ucq1:auto_generated|altsyncram_u8d1:fifo_ram|ram_block5a37                       ; 0                 ; 0       ;
;      - in_FSM:in_FSM_inst|inbuffcon:inbuffcon_comp|dcfifo:dcfifo_component|dcfifo_ucq1:auto_generated|altsyncram_u8d1:fifo_ram|ram_block5a37                       ; 0                 ; 0       ;
;      - in_FSM:in_FSM_inst|inbuffcon:inbuffcon_comp|dcfifo:dcfifo_component|dcfifo_ucq1:auto_generated|altsyncram_u8d1:fifo_ram|ram_block5a37                       ; 0                 ; 0       ;
;      - in_FSM:in_FSM_inst|inbuffcon:inbuffcon_comp|dcfifo:dcfifo_component|dcfifo_ucq1:auto_generated|altsyncram_u8d1:fifo_ram|ram_block5a37                       ; 0                 ; 0       ;
;      - in_FSM:in_FSM_inst|inbuffcon:inbuffcon_comp|dcfifo:dcfifo_component|dcfifo_ucq1:auto_generated|altsyncram_u8d1:fifo_ram|ram_block5a37                       ; 0                 ; 0       ;
;      - in_FSM:in_FSM_inst|inbuffcon:inbuffcon_comp|dcfifo:dcfifo_component|dcfifo_ucq1:auto_generated|altsyncram_u8d1:fifo_ram|ram_block5a13                       ; 0                 ; 0       ;
;      - in_FSM:in_FSM_inst|inbuffcon:inbuffcon_comp|dcfifo:dcfifo_component|dcfifo_ucq1:auto_generated|altsyncram_u8d1:fifo_ram|ram_block5a13                       ; 0                 ; 0       ;
;      - in_FSM:in_FSM_inst|inbuffcon:inbuffcon_comp|dcfifo:dcfifo_component|dcfifo_ucq1:auto_generated|altsyncram_u8d1:fifo_ram|ram_block5a13                       ; 0                 ; 0       ;
;      - in_FSM:in_FSM_inst|inbuffcon:inbuffcon_comp|dcfifo:dcfifo_component|dcfifo_ucq1:auto_generated|altsyncram_u8d1:fifo_ram|ram_block5a13                       ; 0                 ; 0       ;
;      - in_FSM:in_FSM_inst|inbuffcon:inbuffcon_comp|dcfifo:dcfifo_component|dcfifo_ucq1:auto_generated|altsyncram_u8d1:fifo_ram|ram_block5a13                       ; 0                 ; 0       ;
;      - in_FSM:in_FSM_inst|inbuffcon:inbuffcon_comp|dcfifo:dcfifo_component|dcfifo_ucq1:auto_generated|altsyncram_u8d1:fifo_ram|ram_block5a13                       ; 0                 ; 0       ;
;      - in_FSM:in_FSM_inst|inbuffcon:inbuffcon_comp|dcfifo:dcfifo_component|dcfifo_ucq1:auto_generated|altsyncram_u8d1:fifo_ram|ram_block5a13                       ; 0                 ; 0       ;
;      - in_FSM:in_FSM_inst|inbuffcon:inbuffcon_comp|dcfifo:dcfifo_component|dcfifo_ucq1:auto_generated|altsyncram_u8d1:fifo_ram|ram_block5a13                       ; 0                 ; 0       ;
;      - in_FSM:in_FSM_inst|inbuffcon:inbuffcon_comp|dcfifo:dcfifo_component|dcfifo_ucq1:auto_generated|altsyncram_u8d1:fifo_ram|ram_block5a13                       ; 0                 ; 0       ;
;      - in_FSM:in_FSM_inst|inbuffcon:inbuffcon_comp|dcfifo:dcfifo_component|dcfifo_ucq1:auto_generated|altsyncram_u8d1:fifo_ram|ram_block5a13                       ; 0                 ; 0       ;
;      - in_FSM:in_FSM_inst|inbuffcon:inbuffcon_comp|dcfifo:dcfifo_component|dcfifo_ucq1:auto_generated|altsyncram_u8d1:fifo_ram|ram_block5a13                       ; 0                 ; 0       ;
;      - in_FSM:in_FSM_inst|inbuffcon:inbuffcon_comp|dcfifo:dcfifo_component|dcfifo_ucq1:auto_generated|altsyncram_u8d1:fifo_ram|ram_block5a13                       ; 0                 ; 0       ;
;      - in_FSM:in_FSM_inst|inbuffcon:inbuffcon_comp|dcfifo:dcfifo_component|dcfifo_ucq1:auto_generated|altsyncram_u8d1:fifo_ram|ram_block5a13                       ; 0                 ; 0       ;
;      - in_FSM:in_FSM_inst|inbuffcon:inbuffcon_comp|dcfifo:dcfifo_component|dcfifo_ucq1:auto_generated|altsyncram_u8d1:fifo_ram|ram_block5a13                       ; 0                 ; 0       ;
;      - in_FSM:in_FSM_inst|inbuffcon:inbuffcon_comp|dcfifo:dcfifo_component|dcfifo_ucq1:auto_generated|altsyncram_u8d1:fifo_ram|ram_block5a13                       ; 0                 ; 0       ;
; f_ctrl_in[14]                                                                                                                                                      ;                   ;         ;
;      - in_FSM:in_FSM_inst|inbuffcon:inbuffcon_comp|dcfifo:dcfifo_component|dcfifo_ucq1:auto_generated|altsyncram_u8d1:fifo_ram|ram_block5a14                       ; 0                 ; 0       ;
;      - in_FSM:in_FSM_inst|inbuffcon:inbuffcon_comp|dcfifo:dcfifo_component|dcfifo_ucq1:auto_generated|altsyncram_u8d1:fifo_ram|ram_block5a38                       ; 0                 ; 0       ;
;      - in_FSM:in_FSM_inst|inbuffcon:inbuffcon_comp|dcfifo:dcfifo_component|dcfifo_ucq1:auto_generated|altsyncram_u8d1:fifo_ram|ram_block5a38                       ; 0                 ; 0       ;
;      - in_FSM:in_FSM_inst|inbuffcon:inbuffcon_comp|dcfifo:dcfifo_component|dcfifo_ucq1:auto_generated|altsyncram_u8d1:fifo_ram|ram_block5a38                       ; 0                 ; 0       ;
;      - in_FSM:in_FSM_inst|inbuffcon:inbuffcon_comp|dcfifo:dcfifo_component|dcfifo_ucq1:auto_generated|altsyncram_u8d1:fifo_ram|ram_block5a38                       ; 0                 ; 0       ;
;      - in_FSM:in_FSM_inst|inbuffcon:inbuffcon_comp|dcfifo:dcfifo_component|dcfifo_ucq1:auto_generated|altsyncram_u8d1:fifo_ram|ram_block5a38                       ; 0                 ; 0       ;
;      - in_FSM:in_FSM_inst|inbuffcon:inbuffcon_comp|dcfifo:dcfifo_component|dcfifo_ucq1:auto_generated|altsyncram_u8d1:fifo_ram|ram_block5a38                       ; 0                 ; 0       ;
;      - in_FSM:in_FSM_inst|inbuffcon:inbuffcon_comp|dcfifo:dcfifo_component|dcfifo_ucq1:auto_generated|altsyncram_u8d1:fifo_ram|ram_block5a38                       ; 0                 ; 0       ;
;      - in_FSM:in_FSM_inst|inbuffcon:inbuffcon_comp|dcfifo:dcfifo_component|dcfifo_ucq1:auto_generated|altsyncram_u8d1:fifo_ram|ram_block5a38                       ; 0                 ; 0       ;
;      - in_FSM:in_FSM_inst|inbuffcon:inbuffcon_comp|dcfifo:dcfifo_component|dcfifo_ucq1:auto_generated|altsyncram_u8d1:fifo_ram|ram_block5a38                       ; 0                 ; 0       ;
;      - in_FSM:in_FSM_inst|inbuffcon:inbuffcon_comp|dcfifo:dcfifo_component|dcfifo_ucq1:auto_generated|altsyncram_u8d1:fifo_ram|ram_block5a38                       ; 0                 ; 0       ;
;      - in_FSM:in_FSM_inst|inbuffcon:inbuffcon_comp|dcfifo:dcfifo_component|dcfifo_ucq1:auto_generated|altsyncram_u8d1:fifo_ram|ram_block5a38                       ; 0                 ; 0       ;
;      - in_FSM:in_FSM_inst|inbuffcon:inbuffcon_comp|dcfifo:dcfifo_component|dcfifo_ucq1:auto_generated|altsyncram_u8d1:fifo_ram|ram_block5a38                       ; 0                 ; 0       ;
;      - in_FSM:in_FSM_inst|inbuffcon:inbuffcon_comp|dcfifo:dcfifo_component|dcfifo_ucq1:auto_generated|altsyncram_u8d1:fifo_ram|ram_block5a38                       ; 0                 ; 0       ;
;      - in_FSM:in_FSM_inst|inbuffcon:inbuffcon_comp|dcfifo:dcfifo_component|dcfifo_ucq1:auto_generated|altsyncram_u8d1:fifo_ram|ram_block5a38                       ; 0                 ; 0       ;
;      - in_FSM:in_FSM_inst|inbuffcon:inbuffcon_comp|dcfifo:dcfifo_component|dcfifo_ucq1:auto_generated|altsyncram_u8d1:fifo_ram|ram_block5a38                       ; 0                 ; 0       ;
;      - in_FSM:in_FSM_inst|inbuffcon:inbuffcon_comp|dcfifo:dcfifo_component|dcfifo_ucq1:auto_generated|altsyncram_u8d1:fifo_ram|ram_block5a38                       ; 0                 ; 0       ;
;      - in_FSM:in_FSM_inst|inbuffcon:inbuffcon_comp|dcfifo:dcfifo_component|dcfifo_ucq1:auto_generated|altsyncram_u8d1:fifo_ram|ram_block5a14                       ; 0                 ; 0       ;
;      - in_FSM:in_FSM_inst|inbuffcon:inbuffcon_comp|dcfifo:dcfifo_component|dcfifo_ucq1:auto_generated|altsyncram_u8d1:fifo_ram|ram_block5a14                       ; 0                 ; 0       ;
;      - in_FSM:in_FSM_inst|inbuffcon:inbuffcon_comp|dcfifo:dcfifo_component|dcfifo_ucq1:auto_generated|altsyncram_u8d1:fifo_ram|ram_block5a14                       ; 0                 ; 0       ;
;      - in_FSM:in_FSM_inst|inbuffcon:inbuffcon_comp|dcfifo:dcfifo_component|dcfifo_ucq1:auto_generated|altsyncram_u8d1:fifo_ram|ram_block5a14                       ; 0                 ; 0       ;
;      - in_FSM:in_FSM_inst|inbuffcon:inbuffcon_comp|dcfifo:dcfifo_component|dcfifo_ucq1:auto_generated|altsyncram_u8d1:fifo_ram|ram_block5a14                       ; 0                 ; 0       ;
;      - in_FSM:in_FSM_inst|inbuffcon:inbuffcon_comp|dcfifo:dcfifo_component|dcfifo_ucq1:auto_generated|altsyncram_u8d1:fifo_ram|ram_block5a14                       ; 0                 ; 0       ;
;      - in_FSM:in_FSM_inst|inbuffcon:inbuffcon_comp|dcfifo:dcfifo_component|dcfifo_ucq1:auto_generated|altsyncram_u8d1:fifo_ram|ram_block5a14                       ; 0                 ; 0       ;
;      - in_FSM:in_FSM_inst|inbuffcon:inbuffcon_comp|dcfifo:dcfifo_component|dcfifo_ucq1:auto_generated|altsyncram_u8d1:fifo_ram|ram_block5a14                       ; 0                 ; 0       ;
;      - in_FSM:in_FSM_inst|inbuffcon:inbuffcon_comp|dcfifo:dcfifo_component|dcfifo_ucq1:auto_generated|altsyncram_u8d1:fifo_ram|ram_block5a14                       ; 0                 ; 0       ;
;      - in_FSM:in_FSM_inst|inbuffcon:inbuffcon_comp|dcfifo:dcfifo_component|dcfifo_ucq1:auto_generated|altsyncram_u8d1:fifo_ram|ram_block5a14                       ; 0                 ; 0       ;
;      - in_FSM:in_FSM_inst|inbuffcon:inbuffcon_comp|dcfifo:dcfifo_component|dcfifo_ucq1:auto_generated|altsyncram_u8d1:fifo_ram|ram_block5a14                       ; 0                 ; 0       ;
;      - in_FSM:in_FSM_inst|inbuffcon:inbuffcon_comp|dcfifo:dcfifo_component|dcfifo_ucq1:auto_generated|altsyncram_u8d1:fifo_ram|ram_block5a14                       ; 0                 ; 0       ;
;      - in_FSM:in_FSM_inst|inbuffcon:inbuffcon_comp|dcfifo:dcfifo_component|dcfifo_ucq1:auto_generated|altsyncram_u8d1:fifo_ram|ram_block5a14                       ; 0                 ; 0       ;
;      - in_FSM:in_FSM_inst|inbuffcon:inbuffcon_comp|dcfifo:dcfifo_component|dcfifo_ucq1:auto_generated|altsyncram_u8d1:fifo_ram|ram_block5a14                       ; 0                 ; 0       ;
;      - in_FSM:in_FSM_inst|inbuffcon:inbuffcon_comp|dcfifo:dcfifo_component|dcfifo_ucq1:auto_generated|altsyncram_u8d1:fifo_ram|ram_block5a14                       ; 0                 ; 0       ;
; f_ctrl_in[15]                                                                                                                                                      ;                   ;         ;
;      - in_FSM:in_FSM_inst|inbuffcon:inbuffcon_comp|dcfifo:dcfifo_component|dcfifo_ucq1:auto_generated|altsyncram_u8d1:fifo_ram|ram_block5a15                       ; 1                 ; 0       ;
;      - in_FSM:in_FSM_inst|inbuffcon:inbuffcon_comp|dcfifo:dcfifo_component|dcfifo_ucq1:auto_generated|altsyncram_u8d1:fifo_ram|ram_block5a39                       ; 1                 ; 0       ;
;      - in_FSM:in_FSM_inst|inbuffcon:inbuffcon_comp|dcfifo:dcfifo_component|dcfifo_ucq1:auto_generated|altsyncram_u8d1:fifo_ram|ram_block5a39                       ; 1                 ; 0       ;
;      - in_FSM:in_FSM_inst|inbuffcon:inbuffcon_comp|dcfifo:dcfifo_component|dcfifo_ucq1:auto_generated|altsyncram_u8d1:fifo_ram|ram_block5a39                       ; 1                 ; 0       ;
;      - in_FSM:in_FSM_inst|inbuffcon:inbuffcon_comp|dcfifo:dcfifo_component|dcfifo_ucq1:auto_generated|altsyncram_u8d1:fifo_ram|ram_block5a39                       ; 1                 ; 0       ;
;      - in_FSM:in_FSM_inst|inbuffcon:inbuffcon_comp|dcfifo:dcfifo_component|dcfifo_ucq1:auto_generated|altsyncram_u8d1:fifo_ram|ram_block5a39                       ; 1                 ; 0       ;
;      - in_FSM:in_FSM_inst|inbuffcon:inbuffcon_comp|dcfifo:dcfifo_component|dcfifo_ucq1:auto_generated|altsyncram_u8d1:fifo_ram|ram_block5a39                       ; 1                 ; 0       ;
;      - in_FSM:in_FSM_inst|inbuffcon:inbuffcon_comp|dcfifo:dcfifo_component|dcfifo_ucq1:auto_generated|altsyncram_u8d1:fifo_ram|ram_block5a39                       ; 1                 ; 0       ;
;      - in_FSM:in_FSM_inst|inbuffcon:inbuffcon_comp|dcfifo:dcfifo_component|dcfifo_ucq1:auto_generated|altsyncram_u8d1:fifo_ram|ram_block5a39                       ; 1                 ; 0       ;
;      - in_FSM:in_FSM_inst|inbuffcon:inbuffcon_comp|dcfifo:dcfifo_component|dcfifo_ucq1:auto_generated|altsyncram_u8d1:fifo_ram|ram_block5a39                       ; 1                 ; 0       ;
;      - in_FSM:in_FSM_inst|inbuffcon:inbuffcon_comp|dcfifo:dcfifo_component|dcfifo_ucq1:auto_generated|altsyncram_u8d1:fifo_ram|ram_block5a39                       ; 1                 ; 0       ;
;      - in_FSM:in_FSM_inst|inbuffcon:inbuffcon_comp|dcfifo:dcfifo_component|dcfifo_ucq1:auto_generated|altsyncram_u8d1:fifo_ram|ram_block5a39                       ; 1                 ; 0       ;
;      - in_FSM:in_FSM_inst|inbuffcon:inbuffcon_comp|dcfifo:dcfifo_component|dcfifo_ucq1:auto_generated|altsyncram_u8d1:fifo_ram|ram_block5a39                       ; 1                 ; 0       ;
;      - in_FSM:in_FSM_inst|inbuffcon:inbuffcon_comp|dcfifo:dcfifo_component|dcfifo_ucq1:auto_generated|altsyncram_u8d1:fifo_ram|ram_block5a39                       ; 1                 ; 0       ;
;      - in_FSM:in_FSM_inst|inbuffcon:inbuffcon_comp|dcfifo:dcfifo_component|dcfifo_ucq1:auto_generated|altsyncram_u8d1:fifo_ram|ram_block5a39                       ; 1                 ; 0       ;
;      - in_FSM:in_FSM_inst|inbuffcon:inbuffcon_comp|dcfifo:dcfifo_component|dcfifo_ucq1:auto_generated|altsyncram_u8d1:fifo_ram|ram_block5a39                       ; 1                 ; 0       ;
;      - in_FSM:in_FSM_inst|inbuffcon:inbuffcon_comp|dcfifo:dcfifo_component|dcfifo_ucq1:auto_generated|altsyncram_u8d1:fifo_ram|ram_block5a39                       ; 1                 ; 0       ;
;      - in_FSM:in_FSM_inst|inbuffcon:inbuffcon_comp|dcfifo:dcfifo_component|dcfifo_ucq1:auto_generated|altsyncram_u8d1:fifo_ram|ram_block5a15                       ; 1                 ; 0       ;
;      - in_FSM:in_FSM_inst|inbuffcon:inbuffcon_comp|dcfifo:dcfifo_component|dcfifo_ucq1:auto_generated|altsyncram_u8d1:fifo_ram|ram_block5a15                       ; 1                 ; 0       ;
;      - in_FSM:in_FSM_inst|inbuffcon:inbuffcon_comp|dcfifo:dcfifo_component|dcfifo_ucq1:auto_generated|altsyncram_u8d1:fifo_ram|ram_block5a15                       ; 1                 ; 0       ;
;      - in_FSM:in_FSM_inst|inbuffcon:inbuffcon_comp|dcfifo:dcfifo_component|dcfifo_ucq1:auto_generated|altsyncram_u8d1:fifo_ram|ram_block5a15                       ; 1                 ; 0       ;
;      - in_FSM:in_FSM_inst|inbuffcon:inbuffcon_comp|dcfifo:dcfifo_component|dcfifo_ucq1:auto_generated|altsyncram_u8d1:fifo_ram|ram_block5a15                       ; 1                 ; 0       ;
;      - in_FSM:in_FSM_inst|inbuffcon:inbuffcon_comp|dcfifo:dcfifo_component|dcfifo_ucq1:auto_generated|altsyncram_u8d1:fifo_ram|ram_block5a15                       ; 1                 ; 0       ;
;      - in_FSM:in_FSM_inst|inbuffcon:inbuffcon_comp|dcfifo:dcfifo_component|dcfifo_ucq1:auto_generated|altsyncram_u8d1:fifo_ram|ram_block5a15                       ; 1                 ; 0       ;
;      - in_FSM:in_FSM_inst|inbuffcon:inbuffcon_comp|dcfifo:dcfifo_component|dcfifo_ucq1:auto_generated|altsyncram_u8d1:fifo_ram|ram_block5a15                       ; 1                 ; 0       ;
;      - in_FSM:in_FSM_inst|inbuffcon:inbuffcon_comp|dcfifo:dcfifo_component|dcfifo_ucq1:auto_generated|altsyncram_u8d1:fifo_ram|ram_block5a15                       ; 1                 ; 0       ;
;      - in_FSM:in_FSM_inst|inbuffcon:inbuffcon_comp|dcfifo:dcfifo_component|dcfifo_ucq1:auto_generated|altsyncram_u8d1:fifo_ram|ram_block5a15                       ; 1                 ; 0       ;
;      - in_FSM:in_FSM_inst|inbuffcon:inbuffcon_comp|dcfifo:dcfifo_component|dcfifo_ucq1:auto_generated|altsyncram_u8d1:fifo_ram|ram_block5a15                       ; 1                 ; 0       ;
;      - in_FSM:in_FSM_inst|inbuffcon:inbuffcon_comp|dcfifo:dcfifo_component|dcfifo_ucq1:auto_generated|altsyncram_u8d1:fifo_ram|ram_block5a15                       ; 1                 ; 0       ;
;      - in_FSM:in_FSM_inst|inbuffcon:inbuffcon_comp|dcfifo:dcfifo_component|dcfifo_ucq1:auto_generated|altsyncram_u8d1:fifo_ram|ram_block5a15                       ; 1                 ; 0       ;
;      - in_FSM:in_FSM_inst|inbuffcon:inbuffcon_comp|dcfifo:dcfifo_component|dcfifo_ucq1:auto_generated|altsyncram_u8d1:fifo_ram|ram_block5a15                       ; 1                 ; 0       ;
;      - in_FSM:in_FSM_inst|inbuffcon:inbuffcon_comp|dcfifo:dcfifo_component|dcfifo_ucq1:auto_generated|altsyncram_u8d1:fifo_ram|ram_block5a15                       ; 1                 ; 0       ;
; f_ctrl_in[16]                                                                                                                                                      ;                   ;         ;
;      - in_FSM:in_FSM_inst|inbuffcon:inbuffcon_comp|dcfifo:dcfifo_component|dcfifo_ucq1:auto_generated|altsyncram_u8d1:fifo_ram|ram_block5a16                       ; 0                 ; 0       ;
;      - in_FSM:in_FSM_inst|inbuffcon:inbuffcon_comp|dcfifo:dcfifo_component|dcfifo_ucq1:auto_generated|altsyncram_u8d1:fifo_ram|ram_block5a40                       ; 0                 ; 0       ;
;      - in_FSM:in_FSM_inst|inbuffcon:inbuffcon_comp|dcfifo:dcfifo_component|dcfifo_ucq1:auto_generated|altsyncram_u8d1:fifo_ram|ram_block5a40                       ; 0                 ; 0       ;
;      - in_FSM:in_FSM_inst|inbuffcon:inbuffcon_comp|dcfifo:dcfifo_component|dcfifo_ucq1:auto_generated|altsyncram_u8d1:fifo_ram|ram_block5a40                       ; 0                 ; 0       ;
;      - in_FSM:in_FSM_inst|inbuffcon:inbuffcon_comp|dcfifo:dcfifo_component|dcfifo_ucq1:auto_generated|altsyncram_u8d1:fifo_ram|ram_block5a40                       ; 0                 ; 0       ;
;      - in_FSM:in_FSM_inst|inbuffcon:inbuffcon_comp|dcfifo:dcfifo_component|dcfifo_ucq1:auto_generated|altsyncram_u8d1:fifo_ram|ram_block5a40                       ; 0                 ; 0       ;
;      - in_FSM:in_FSM_inst|inbuffcon:inbuffcon_comp|dcfifo:dcfifo_component|dcfifo_ucq1:auto_generated|altsyncram_u8d1:fifo_ram|ram_block5a40                       ; 0                 ; 0       ;
;      - in_FSM:in_FSM_inst|inbuffcon:inbuffcon_comp|dcfifo:dcfifo_component|dcfifo_ucq1:auto_generated|altsyncram_u8d1:fifo_ram|ram_block5a40                       ; 0                 ; 0       ;
;      - in_FSM:in_FSM_inst|inbuffcon:inbuffcon_comp|dcfifo:dcfifo_component|dcfifo_ucq1:auto_generated|altsyncram_u8d1:fifo_ram|ram_block5a40                       ; 0                 ; 0       ;
;      - in_FSM:in_FSM_inst|inbuffcon:inbuffcon_comp|dcfifo:dcfifo_component|dcfifo_ucq1:auto_generated|altsyncram_u8d1:fifo_ram|ram_block5a40                       ; 0                 ; 0       ;
;      - in_FSM:in_FSM_inst|inbuffcon:inbuffcon_comp|dcfifo:dcfifo_component|dcfifo_ucq1:auto_generated|altsyncram_u8d1:fifo_ram|ram_block5a40                       ; 0                 ; 0       ;
;      - in_FSM:in_FSM_inst|inbuffcon:inbuffcon_comp|dcfifo:dcfifo_component|dcfifo_ucq1:auto_generated|altsyncram_u8d1:fifo_ram|ram_block5a40                       ; 0                 ; 0       ;
;      - in_FSM:in_FSM_inst|inbuffcon:inbuffcon_comp|dcfifo:dcfifo_component|dcfifo_ucq1:auto_generated|altsyncram_u8d1:fifo_ram|ram_block5a40                       ; 0                 ; 0       ;
;      - in_FSM:in_FSM_inst|inbuffcon:inbuffcon_comp|dcfifo:dcfifo_component|dcfifo_ucq1:auto_generated|altsyncram_u8d1:fifo_ram|ram_block5a40                       ; 0                 ; 0       ;
;      - in_FSM:in_FSM_inst|inbuffcon:inbuffcon_comp|dcfifo:dcfifo_component|dcfifo_ucq1:auto_generated|altsyncram_u8d1:fifo_ram|ram_block5a40                       ; 0                 ; 0       ;
;      - in_FSM:in_FSM_inst|inbuffcon:inbuffcon_comp|dcfifo:dcfifo_component|dcfifo_ucq1:auto_generated|altsyncram_u8d1:fifo_ram|ram_block5a40                       ; 0                 ; 0       ;
;      - in_FSM:in_FSM_inst|inbuffcon:inbuffcon_comp|dcfifo:dcfifo_component|dcfifo_ucq1:auto_generated|altsyncram_u8d1:fifo_ram|ram_block5a40                       ; 0                 ; 0       ;
;      - in_FSM:in_FSM_inst|inbuffcon:inbuffcon_comp|dcfifo:dcfifo_component|dcfifo_ucq1:auto_generated|altsyncram_u8d1:fifo_ram|ram_block5a16                       ; 0                 ; 0       ;
;      - in_FSM:in_FSM_inst|inbuffcon:inbuffcon_comp|dcfifo:dcfifo_component|dcfifo_ucq1:auto_generated|altsyncram_u8d1:fifo_ram|ram_block5a16                       ; 0                 ; 0       ;
;      - in_FSM:in_FSM_inst|inbuffcon:inbuffcon_comp|dcfifo:dcfifo_component|dcfifo_ucq1:auto_generated|altsyncram_u8d1:fifo_ram|ram_block5a16                       ; 0                 ; 0       ;
;      - in_FSM:in_FSM_inst|inbuffcon:inbuffcon_comp|dcfifo:dcfifo_component|dcfifo_ucq1:auto_generated|altsyncram_u8d1:fifo_ram|ram_block5a16                       ; 0                 ; 0       ;
;      - in_FSM:in_FSM_inst|inbuffcon:inbuffcon_comp|dcfifo:dcfifo_component|dcfifo_ucq1:auto_generated|altsyncram_u8d1:fifo_ram|ram_block5a16                       ; 0                 ; 0       ;
;      - in_FSM:in_FSM_inst|inbuffcon:inbuffcon_comp|dcfifo:dcfifo_component|dcfifo_ucq1:auto_generated|altsyncram_u8d1:fifo_ram|ram_block5a16                       ; 0                 ; 0       ;
;      - in_FSM:in_FSM_inst|inbuffcon:inbuffcon_comp|dcfifo:dcfifo_component|dcfifo_ucq1:auto_generated|altsyncram_u8d1:fifo_ram|ram_block5a16                       ; 0                 ; 0       ;
;      - in_FSM:in_FSM_inst|inbuffcon:inbuffcon_comp|dcfifo:dcfifo_component|dcfifo_ucq1:auto_generated|altsyncram_u8d1:fifo_ram|ram_block5a16                       ; 0                 ; 0       ;
;      - in_FSM:in_FSM_inst|inbuffcon:inbuffcon_comp|dcfifo:dcfifo_component|dcfifo_ucq1:auto_generated|altsyncram_u8d1:fifo_ram|ram_block5a16                       ; 0                 ; 0       ;
;      - in_FSM:in_FSM_inst|inbuffcon:inbuffcon_comp|dcfifo:dcfifo_component|dcfifo_ucq1:auto_generated|altsyncram_u8d1:fifo_ram|ram_block5a16                       ; 0                 ; 0       ;
;      - in_FSM:in_FSM_inst|inbuffcon:inbuffcon_comp|dcfifo:dcfifo_component|dcfifo_ucq1:auto_generated|altsyncram_u8d1:fifo_ram|ram_block5a16                       ; 0                 ; 0       ;
;      - in_FSM:in_FSM_inst|inbuffcon:inbuffcon_comp|dcfifo:dcfifo_component|dcfifo_ucq1:auto_generated|altsyncram_u8d1:fifo_ram|ram_block5a16                       ; 0                 ; 0       ;
;      - in_FSM:in_FSM_inst|inbuffcon:inbuffcon_comp|dcfifo:dcfifo_component|dcfifo_ucq1:auto_generated|altsyncram_u8d1:fifo_ram|ram_block5a16                       ; 0                 ; 0       ;
;      - in_FSM:in_FSM_inst|inbuffcon:inbuffcon_comp|dcfifo:dcfifo_component|dcfifo_ucq1:auto_generated|altsyncram_u8d1:fifo_ram|ram_block5a16                       ; 0                 ; 0       ;
;      - in_FSM:in_FSM_inst|inbuffcon:inbuffcon_comp|dcfifo:dcfifo_component|dcfifo_ucq1:auto_generated|altsyncram_u8d1:fifo_ram|ram_block5a16                       ; 0                 ; 0       ;
; f_ctrl_in[17]                                                                                                                                                      ;                   ;         ;
;      - in_FSM:in_FSM_inst|inbuffcon:inbuffcon_comp|dcfifo:dcfifo_component|dcfifo_ucq1:auto_generated|altsyncram_u8d1:fifo_ram|ram_block5a17                       ; 1                 ; 0       ;
;      - in_FSM:in_FSM_inst|inbuffcon:inbuffcon_comp|dcfifo:dcfifo_component|dcfifo_ucq1:auto_generated|altsyncram_u8d1:fifo_ram|ram_block5a41                       ; 1                 ; 0       ;
;      - in_FSM:in_FSM_inst|inbuffcon:inbuffcon_comp|dcfifo:dcfifo_component|dcfifo_ucq1:auto_generated|altsyncram_u8d1:fifo_ram|ram_block5a41                       ; 1                 ; 0       ;
;      - in_FSM:in_FSM_inst|inbuffcon:inbuffcon_comp|dcfifo:dcfifo_component|dcfifo_ucq1:auto_generated|altsyncram_u8d1:fifo_ram|ram_block5a41                       ; 1                 ; 0       ;
;      - in_FSM:in_FSM_inst|inbuffcon:inbuffcon_comp|dcfifo:dcfifo_component|dcfifo_ucq1:auto_generated|altsyncram_u8d1:fifo_ram|ram_block5a41                       ; 1                 ; 0       ;
;      - in_FSM:in_FSM_inst|inbuffcon:inbuffcon_comp|dcfifo:dcfifo_component|dcfifo_ucq1:auto_generated|altsyncram_u8d1:fifo_ram|ram_block5a41                       ; 1                 ; 0       ;
;      - in_FSM:in_FSM_inst|inbuffcon:inbuffcon_comp|dcfifo:dcfifo_component|dcfifo_ucq1:auto_generated|altsyncram_u8d1:fifo_ram|ram_block5a41                       ; 1                 ; 0       ;
;      - in_FSM:in_FSM_inst|inbuffcon:inbuffcon_comp|dcfifo:dcfifo_component|dcfifo_ucq1:auto_generated|altsyncram_u8d1:fifo_ram|ram_block5a41                       ; 1                 ; 0       ;
;      - in_FSM:in_FSM_inst|inbuffcon:inbuffcon_comp|dcfifo:dcfifo_component|dcfifo_ucq1:auto_generated|altsyncram_u8d1:fifo_ram|ram_block5a41                       ; 1                 ; 0       ;
;      - in_FSM:in_FSM_inst|inbuffcon:inbuffcon_comp|dcfifo:dcfifo_component|dcfifo_ucq1:auto_generated|altsyncram_u8d1:fifo_ram|ram_block5a41                       ; 1                 ; 0       ;
;      - in_FSM:in_FSM_inst|inbuffcon:inbuffcon_comp|dcfifo:dcfifo_component|dcfifo_ucq1:auto_generated|altsyncram_u8d1:fifo_ram|ram_block5a41                       ; 1                 ; 0       ;
;      - in_FSM:in_FSM_inst|inbuffcon:inbuffcon_comp|dcfifo:dcfifo_component|dcfifo_ucq1:auto_generated|altsyncram_u8d1:fifo_ram|ram_block5a41                       ; 1                 ; 0       ;
;      - in_FSM:in_FSM_inst|inbuffcon:inbuffcon_comp|dcfifo:dcfifo_component|dcfifo_ucq1:auto_generated|altsyncram_u8d1:fifo_ram|ram_block5a41                       ; 1                 ; 0       ;
;      - in_FSM:in_FSM_inst|inbuffcon:inbuffcon_comp|dcfifo:dcfifo_component|dcfifo_ucq1:auto_generated|altsyncram_u8d1:fifo_ram|ram_block5a41                       ; 1                 ; 0       ;
;      - in_FSM:in_FSM_inst|inbuffcon:inbuffcon_comp|dcfifo:dcfifo_component|dcfifo_ucq1:auto_generated|altsyncram_u8d1:fifo_ram|ram_block5a41                       ; 1                 ; 0       ;
;      - in_FSM:in_FSM_inst|inbuffcon:inbuffcon_comp|dcfifo:dcfifo_component|dcfifo_ucq1:auto_generated|altsyncram_u8d1:fifo_ram|ram_block5a41                       ; 1                 ; 0       ;
;      - in_FSM:in_FSM_inst|inbuffcon:inbuffcon_comp|dcfifo:dcfifo_component|dcfifo_ucq1:auto_generated|altsyncram_u8d1:fifo_ram|ram_block5a41                       ; 1                 ; 0       ;
;      - in_FSM:in_FSM_inst|inbuffcon:inbuffcon_comp|dcfifo:dcfifo_component|dcfifo_ucq1:auto_generated|altsyncram_u8d1:fifo_ram|ram_block5a17                       ; 1                 ; 0       ;
;      - in_FSM:in_FSM_inst|inbuffcon:inbuffcon_comp|dcfifo:dcfifo_component|dcfifo_ucq1:auto_generated|altsyncram_u8d1:fifo_ram|ram_block5a17                       ; 1                 ; 0       ;
;      - in_FSM:in_FSM_inst|inbuffcon:inbuffcon_comp|dcfifo:dcfifo_component|dcfifo_ucq1:auto_generated|altsyncram_u8d1:fifo_ram|ram_block5a17                       ; 1                 ; 0       ;
;      - in_FSM:in_FSM_inst|inbuffcon:inbuffcon_comp|dcfifo:dcfifo_component|dcfifo_ucq1:auto_generated|altsyncram_u8d1:fifo_ram|ram_block5a17                       ; 1                 ; 0       ;
;      - in_FSM:in_FSM_inst|inbuffcon:inbuffcon_comp|dcfifo:dcfifo_component|dcfifo_ucq1:auto_generated|altsyncram_u8d1:fifo_ram|ram_block5a17                       ; 1                 ; 0       ;
;      - in_FSM:in_FSM_inst|inbuffcon:inbuffcon_comp|dcfifo:dcfifo_component|dcfifo_ucq1:auto_generated|altsyncram_u8d1:fifo_ram|ram_block5a17                       ; 1                 ; 0       ;
;      - in_FSM:in_FSM_inst|inbuffcon:inbuffcon_comp|dcfifo:dcfifo_component|dcfifo_ucq1:auto_generated|altsyncram_u8d1:fifo_ram|ram_block5a17                       ; 1                 ; 0       ;
;      - in_FSM:in_FSM_inst|inbuffcon:inbuffcon_comp|dcfifo:dcfifo_component|dcfifo_ucq1:auto_generated|altsyncram_u8d1:fifo_ram|ram_block5a17                       ; 1                 ; 0       ;
;      - in_FSM:in_FSM_inst|inbuffcon:inbuffcon_comp|dcfifo:dcfifo_component|dcfifo_ucq1:auto_generated|altsyncram_u8d1:fifo_ram|ram_block5a17                       ; 1                 ; 0       ;
;      - in_FSM:in_FSM_inst|inbuffcon:inbuffcon_comp|dcfifo:dcfifo_component|dcfifo_ucq1:auto_generated|altsyncram_u8d1:fifo_ram|ram_block5a17                       ; 1                 ; 0       ;
;      - in_FSM:in_FSM_inst|inbuffcon:inbuffcon_comp|dcfifo:dcfifo_component|dcfifo_ucq1:auto_generated|altsyncram_u8d1:fifo_ram|ram_block5a17                       ; 1                 ; 0       ;
;      - in_FSM:in_FSM_inst|inbuffcon:inbuffcon_comp|dcfifo:dcfifo_component|dcfifo_ucq1:auto_generated|altsyncram_u8d1:fifo_ram|ram_block5a17                       ; 1                 ; 0       ;
;      - in_FSM:in_FSM_inst|inbuffcon:inbuffcon_comp|dcfifo:dcfifo_component|dcfifo_ucq1:auto_generated|altsyncram_u8d1:fifo_ram|ram_block5a17                       ; 1                 ; 0       ;
;      - in_FSM:in_FSM_inst|inbuffcon:inbuffcon_comp|dcfifo:dcfifo_component|dcfifo_ucq1:auto_generated|altsyncram_u8d1:fifo_ram|ram_block5a17                       ; 1                 ; 0       ;
;      - in_FSM:in_FSM_inst|inbuffcon:inbuffcon_comp|dcfifo:dcfifo_component|dcfifo_ucq1:auto_generated|altsyncram_u8d1:fifo_ram|ram_block5a17                       ; 1                 ; 0       ;
; f_ctrl_in[18]                                                                                                                                                      ;                   ;         ;
;      - in_FSM:in_FSM_inst|inbuffcon:inbuffcon_comp|dcfifo:dcfifo_component|dcfifo_ucq1:auto_generated|altsyncram_u8d1:fifo_ram|ram_block5a18                       ; 0                 ; 0       ;
;      - in_FSM:in_FSM_inst|inbuffcon:inbuffcon_comp|dcfifo:dcfifo_component|dcfifo_ucq1:auto_generated|altsyncram_u8d1:fifo_ram|ram_block5a42                       ; 0                 ; 0       ;
;      - in_FSM:in_FSM_inst|inbuffcon:inbuffcon_comp|dcfifo:dcfifo_component|dcfifo_ucq1:auto_generated|altsyncram_u8d1:fifo_ram|ram_block5a42                       ; 0                 ; 0       ;
;      - in_FSM:in_FSM_inst|inbuffcon:inbuffcon_comp|dcfifo:dcfifo_component|dcfifo_ucq1:auto_generated|altsyncram_u8d1:fifo_ram|ram_block5a42                       ; 0                 ; 0       ;
;      - in_FSM:in_FSM_inst|inbuffcon:inbuffcon_comp|dcfifo:dcfifo_component|dcfifo_ucq1:auto_generated|altsyncram_u8d1:fifo_ram|ram_block5a42                       ; 0                 ; 0       ;
;      - in_FSM:in_FSM_inst|inbuffcon:inbuffcon_comp|dcfifo:dcfifo_component|dcfifo_ucq1:auto_generated|altsyncram_u8d1:fifo_ram|ram_block5a42                       ; 0                 ; 0       ;
;      - in_FSM:in_FSM_inst|inbuffcon:inbuffcon_comp|dcfifo:dcfifo_component|dcfifo_ucq1:auto_generated|altsyncram_u8d1:fifo_ram|ram_block5a42                       ; 0                 ; 0       ;
;      - in_FSM:in_FSM_inst|inbuffcon:inbuffcon_comp|dcfifo:dcfifo_component|dcfifo_ucq1:auto_generated|altsyncram_u8d1:fifo_ram|ram_block5a42                       ; 0                 ; 0       ;
;      - in_FSM:in_FSM_inst|inbuffcon:inbuffcon_comp|dcfifo:dcfifo_component|dcfifo_ucq1:auto_generated|altsyncram_u8d1:fifo_ram|ram_block5a42                       ; 0                 ; 0       ;
;      - in_FSM:in_FSM_inst|inbuffcon:inbuffcon_comp|dcfifo:dcfifo_component|dcfifo_ucq1:auto_generated|altsyncram_u8d1:fifo_ram|ram_block5a42                       ; 0                 ; 0       ;
;      - in_FSM:in_FSM_inst|inbuffcon:inbuffcon_comp|dcfifo:dcfifo_component|dcfifo_ucq1:auto_generated|altsyncram_u8d1:fifo_ram|ram_block5a42                       ; 0                 ; 0       ;
;      - in_FSM:in_FSM_inst|inbuffcon:inbuffcon_comp|dcfifo:dcfifo_component|dcfifo_ucq1:auto_generated|altsyncram_u8d1:fifo_ram|ram_block5a42                       ; 0                 ; 0       ;
;      - in_FSM:in_FSM_inst|inbuffcon:inbuffcon_comp|dcfifo:dcfifo_component|dcfifo_ucq1:auto_generated|altsyncram_u8d1:fifo_ram|ram_block5a42                       ; 0                 ; 0       ;
;      - in_FSM:in_FSM_inst|inbuffcon:inbuffcon_comp|dcfifo:dcfifo_component|dcfifo_ucq1:auto_generated|altsyncram_u8d1:fifo_ram|ram_block5a42                       ; 0                 ; 0       ;
;      - in_FSM:in_FSM_inst|inbuffcon:inbuffcon_comp|dcfifo:dcfifo_component|dcfifo_ucq1:auto_generated|altsyncram_u8d1:fifo_ram|ram_block5a42                       ; 0                 ; 0       ;
;      - in_FSM:in_FSM_inst|inbuffcon:inbuffcon_comp|dcfifo:dcfifo_component|dcfifo_ucq1:auto_generated|altsyncram_u8d1:fifo_ram|ram_block5a42                       ; 0                 ; 0       ;
;      - in_FSM:in_FSM_inst|inbuffcon:inbuffcon_comp|dcfifo:dcfifo_component|dcfifo_ucq1:auto_generated|altsyncram_u8d1:fifo_ram|ram_block5a42                       ; 0                 ; 0       ;
;      - in_FSM:in_FSM_inst|inbuffcon:inbuffcon_comp|dcfifo:dcfifo_component|dcfifo_ucq1:auto_generated|altsyncram_u8d1:fifo_ram|ram_block5a18                       ; 0                 ; 0       ;
;      - in_FSM:in_FSM_inst|inbuffcon:inbuffcon_comp|dcfifo:dcfifo_component|dcfifo_ucq1:auto_generated|altsyncram_u8d1:fifo_ram|ram_block5a18                       ; 0                 ; 0       ;
;      - in_FSM:in_FSM_inst|inbuffcon:inbuffcon_comp|dcfifo:dcfifo_component|dcfifo_ucq1:auto_generated|altsyncram_u8d1:fifo_ram|ram_block5a18                       ; 0                 ; 0       ;
;      - in_FSM:in_FSM_inst|inbuffcon:inbuffcon_comp|dcfifo:dcfifo_component|dcfifo_ucq1:auto_generated|altsyncram_u8d1:fifo_ram|ram_block5a18                       ; 0                 ; 0       ;
;      - in_FSM:in_FSM_inst|inbuffcon:inbuffcon_comp|dcfifo:dcfifo_component|dcfifo_ucq1:auto_generated|altsyncram_u8d1:fifo_ram|ram_block5a18                       ; 0                 ; 0       ;
;      - in_FSM:in_FSM_inst|inbuffcon:inbuffcon_comp|dcfifo:dcfifo_component|dcfifo_ucq1:auto_generated|altsyncram_u8d1:fifo_ram|ram_block5a18                       ; 0                 ; 0       ;
;      - in_FSM:in_FSM_inst|inbuffcon:inbuffcon_comp|dcfifo:dcfifo_component|dcfifo_ucq1:auto_generated|altsyncram_u8d1:fifo_ram|ram_block5a18                       ; 0                 ; 0       ;
;      - in_FSM:in_FSM_inst|inbuffcon:inbuffcon_comp|dcfifo:dcfifo_component|dcfifo_ucq1:auto_generated|altsyncram_u8d1:fifo_ram|ram_block5a18                       ; 0                 ; 0       ;
;      - in_FSM:in_FSM_inst|inbuffcon:inbuffcon_comp|dcfifo:dcfifo_component|dcfifo_ucq1:auto_generated|altsyncram_u8d1:fifo_ram|ram_block5a18                       ; 0                 ; 0       ;
;      - in_FSM:in_FSM_inst|inbuffcon:inbuffcon_comp|dcfifo:dcfifo_component|dcfifo_ucq1:auto_generated|altsyncram_u8d1:fifo_ram|ram_block5a18                       ; 0                 ; 0       ;
;      - in_FSM:in_FSM_inst|inbuffcon:inbuffcon_comp|dcfifo:dcfifo_component|dcfifo_ucq1:auto_generated|altsyncram_u8d1:fifo_ram|ram_block5a18                       ; 0                 ; 0       ;
;      - in_FSM:in_FSM_inst|inbuffcon:inbuffcon_comp|dcfifo:dcfifo_component|dcfifo_ucq1:auto_generated|altsyncram_u8d1:fifo_ram|ram_block5a18                       ; 0                 ; 0       ;
;      - in_FSM:in_FSM_inst|inbuffcon:inbuffcon_comp|dcfifo:dcfifo_component|dcfifo_ucq1:auto_generated|altsyncram_u8d1:fifo_ram|ram_block5a18                       ; 0                 ; 0       ;
;      - in_FSM:in_FSM_inst|inbuffcon:inbuffcon_comp|dcfifo:dcfifo_component|dcfifo_ucq1:auto_generated|altsyncram_u8d1:fifo_ram|ram_block5a18                       ; 0                 ; 0       ;
;      - in_FSM:in_FSM_inst|inbuffcon:inbuffcon_comp|dcfifo:dcfifo_component|dcfifo_ucq1:auto_generated|altsyncram_u8d1:fifo_ram|ram_block5a18                       ; 0                 ; 0       ;
; f_ctrl_in[19]                                                                                                                                                      ;                   ;         ;
;      - in_FSM:in_FSM_inst|inbuffcon:inbuffcon_comp|dcfifo:dcfifo_component|dcfifo_ucq1:auto_generated|altsyncram_u8d1:fifo_ram|ram_block5a19                       ; 0                 ; 0       ;
;      - in_FSM:in_FSM_inst|inbuffcon:inbuffcon_comp|dcfifo:dcfifo_component|dcfifo_ucq1:auto_generated|altsyncram_u8d1:fifo_ram|ram_block5a43                       ; 0                 ; 0       ;
;      - in_FSM:in_FSM_inst|inbuffcon:inbuffcon_comp|dcfifo:dcfifo_component|dcfifo_ucq1:auto_generated|altsyncram_u8d1:fifo_ram|ram_block5a43                       ; 0                 ; 0       ;
;      - in_FSM:in_FSM_inst|inbuffcon:inbuffcon_comp|dcfifo:dcfifo_component|dcfifo_ucq1:auto_generated|altsyncram_u8d1:fifo_ram|ram_block5a43                       ; 0                 ; 0       ;
;      - in_FSM:in_FSM_inst|inbuffcon:inbuffcon_comp|dcfifo:dcfifo_component|dcfifo_ucq1:auto_generated|altsyncram_u8d1:fifo_ram|ram_block5a43                       ; 0                 ; 0       ;
;      - in_FSM:in_FSM_inst|inbuffcon:inbuffcon_comp|dcfifo:dcfifo_component|dcfifo_ucq1:auto_generated|altsyncram_u8d1:fifo_ram|ram_block5a43                       ; 0                 ; 0       ;
;      - in_FSM:in_FSM_inst|inbuffcon:inbuffcon_comp|dcfifo:dcfifo_component|dcfifo_ucq1:auto_generated|altsyncram_u8d1:fifo_ram|ram_block5a43                       ; 0                 ; 0       ;
;      - in_FSM:in_FSM_inst|inbuffcon:inbuffcon_comp|dcfifo:dcfifo_component|dcfifo_ucq1:auto_generated|altsyncram_u8d1:fifo_ram|ram_block5a43                       ; 0                 ; 0       ;
;      - in_FSM:in_FSM_inst|inbuffcon:inbuffcon_comp|dcfifo:dcfifo_component|dcfifo_ucq1:auto_generated|altsyncram_u8d1:fifo_ram|ram_block5a43                       ; 0                 ; 0       ;
;      - in_FSM:in_FSM_inst|inbuffcon:inbuffcon_comp|dcfifo:dcfifo_component|dcfifo_ucq1:auto_generated|altsyncram_u8d1:fifo_ram|ram_block5a43                       ; 0                 ; 0       ;
;      - in_FSM:in_FSM_inst|inbuffcon:inbuffcon_comp|dcfifo:dcfifo_component|dcfifo_ucq1:auto_generated|altsyncram_u8d1:fifo_ram|ram_block5a43                       ; 0                 ; 0       ;
;      - in_FSM:in_FSM_inst|inbuffcon:inbuffcon_comp|dcfifo:dcfifo_component|dcfifo_ucq1:auto_generated|altsyncram_u8d1:fifo_ram|ram_block5a43                       ; 0                 ; 0       ;
;      - in_FSM:in_FSM_inst|inbuffcon:inbuffcon_comp|dcfifo:dcfifo_component|dcfifo_ucq1:auto_generated|altsyncram_u8d1:fifo_ram|ram_block5a43                       ; 0                 ; 0       ;
;      - in_FSM:in_FSM_inst|inbuffcon:inbuffcon_comp|dcfifo:dcfifo_component|dcfifo_ucq1:auto_generated|altsyncram_u8d1:fifo_ram|ram_block5a43                       ; 0                 ; 0       ;
;      - in_FSM:in_FSM_inst|inbuffcon:inbuffcon_comp|dcfifo:dcfifo_component|dcfifo_ucq1:auto_generated|altsyncram_u8d1:fifo_ram|ram_block5a43                       ; 0                 ; 0       ;
;      - in_FSM:in_FSM_inst|inbuffcon:inbuffcon_comp|dcfifo:dcfifo_component|dcfifo_ucq1:auto_generated|altsyncram_u8d1:fifo_ram|ram_block5a43                       ; 0                 ; 0       ;
;      - in_FSM:in_FSM_inst|inbuffcon:inbuffcon_comp|dcfifo:dcfifo_component|dcfifo_ucq1:auto_generated|altsyncram_u8d1:fifo_ram|ram_block5a43                       ; 0                 ; 0       ;
;      - in_FSM:in_FSM_inst|inbuffcon:inbuffcon_comp|dcfifo:dcfifo_component|dcfifo_ucq1:auto_generated|altsyncram_u8d1:fifo_ram|ram_block5a19                       ; 0                 ; 0       ;
;      - in_FSM:in_FSM_inst|inbuffcon:inbuffcon_comp|dcfifo:dcfifo_component|dcfifo_ucq1:auto_generated|altsyncram_u8d1:fifo_ram|ram_block5a19                       ; 0                 ; 0       ;
;      - in_FSM:in_FSM_inst|inbuffcon:inbuffcon_comp|dcfifo:dcfifo_component|dcfifo_ucq1:auto_generated|altsyncram_u8d1:fifo_ram|ram_block5a19                       ; 0                 ; 0       ;
;      - in_FSM:in_FSM_inst|inbuffcon:inbuffcon_comp|dcfifo:dcfifo_component|dcfifo_ucq1:auto_generated|altsyncram_u8d1:fifo_ram|ram_block5a19                       ; 0                 ; 0       ;
;      - in_FSM:in_FSM_inst|inbuffcon:inbuffcon_comp|dcfifo:dcfifo_component|dcfifo_ucq1:auto_generated|altsyncram_u8d1:fifo_ram|ram_block5a19                       ; 0                 ; 0       ;
;      - in_FSM:in_FSM_inst|inbuffcon:inbuffcon_comp|dcfifo:dcfifo_component|dcfifo_ucq1:auto_generated|altsyncram_u8d1:fifo_ram|ram_block5a19                       ; 0                 ; 0       ;
;      - in_FSM:in_FSM_inst|inbuffcon:inbuffcon_comp|dcfifo:dcfifo_component|dcfifo_ucq1:auto_generated|altsyncram_u8d1:fifo_ram|ram_block5a19                       ; 0                 ; 0       ;
;      - in_FSM:in_FSM_inst|inbuffcon:inbuffcon_comp|dcfifo:dcfifo_component|dcfifo_ucq1:auto_generated|altsyncram_u8d1:fifo_ram|ram_block5a19                       ; 0                 ; 0       ;
;      - in_FSM:in_FSM_inst|inbuffcon:inbuffcon_comp|dcfifo:dcfifo_component|dcfifo_ucq1:auto_generated|altsyncram_u8d1:fifo_ram|ram_block5a19                       ; 0                 ; 0       ;
;      - in_FSM:in_FSM_inst|inbuffcon:inbuffcon_comp|dcfifo:dcfifo_component|dcfifo_ucq1:auto_generated|altsyncram_u8d1:fifo_ram|ram_block5a19                       ; 0                 ; 0       ;
;      - in_FSM:in_FSM_inst|inbuffcon:inbuffcon_comp|dcfifo:dcfifo_component|dcfifo_ucq1:auto_generated|altsyncram_u8d1:fifo_ram|ram_block5a19                       ; 0                 ; 0       ;
;      - in_FSM:in_FSM_inst|inbuffcon:inbuffcon_comp|dcfifo:dcfifo_component|dcfifo_ucq1:auto_generated|altsyncram_u8d1:fifo_ram|ram_block5a19                       ; 0                 ; 0       ;
;      - in_FSM:in_FSM_inst|inbuffcon:inbuffcon_comp|dcfifo:dcfifo_component|dcfifo_ucq1:auto_generated|altsyncram_u8d1:fifo_ram|ram_block5a19                       ; 0                 ; 0       ;
;      - in_FSM:in_FSM_inst|inbuffcon:inbuffcon_comp|dcfifo:dcfifo_component|dcfifo_ucq1:auto_generated|altsyncram_u8d1:fifo_ram|ram_block5a19                       ; 0                 ; 0       ;
;      - in_FSM:in_FSM_inst|inbuffcon:inbuffcon_comp|dcfifo:dcfifo_component|dcfifo_ucq1:auto_generated|altsyncram_u8d1:fifo_ram|ram_block5a19                       ; 0                 ; 0       ;
; f_ctrl_in[20]                                                                                                                                                      ;                   ;         ;
;      - in_FSM:in_FSM_inst|inbuffcon:inbuffcon_comp|dcfifo:dcfifo_component|dcfifo_ucq1:auto_generated|altsyncram_u8d1:fifo_ram|ram_block5a20                       ; 0                 ; 0       ;
;      - in_FSM:in_FSM_inst|inbuffcon:inbuffcon_comp|dcfifo:dcfifo_component|dcfifo_ucq1:auto_generated|altsyncram_u8d1:fifo_ram|ram_block5a44                       ; 0                 ; 0       ;
;      - in_FSM:in_FSM_inst|inbuffcon:inbuffcon_comp|dcfifo:dcfifo_component|dcfifo_ucq1:auto_generated|altsyncram_u8d1:fifo_ram|ram_block5a44                       ; 0                 ; 0       ;
;      - in_FSM:in_FSM_inst|inbuffcon:inbuffcon_comp|dcfifo:dcfifo_component|dcfifo_ucq1:auto_generated|altsyncram_u8d1:fifo_ram|ram_block5a44                       ; 0                 ; 0       ;
;      - in_FSM:in_FSM_inst|inbuffcon:inbuffcon_comp|dcfifo:dcfifo_component|dcfifo_ucq1:auto_generated|altsyncram_u8d1:fifo_ram|ram_block5a44                       ; 0                 ; 0       ;
;      - in_FSM:in_FSM_inst|inbuffcon:inbuffcon_comp|dcfifo:dcfifo_component|dcfifo_ucq1:auto_generated|altsyncram_u8d1:fifo_ram|ram_block5a44                       ; 0                 ; 0       ;
;      - in_FSM:in_FSM_inst|inbuffcon:inbuffcon_comp|dcfifo:dcfifo_component|dcfifo_ucq1:auto_generated|altsyncram_u8d1:fifo_ram|ram_block5a44                       ; 0                 ; 0       ;
;      - in_FSM:in_FSM_inst|inbuffcon:inbuffcon_comp|dcfifo:dcfifo_component|dcfifo_ucq1:auto_generated|altsyncram_u8d1:fifo_ram|ram_block5a44                       ; 0                 ; 0       ;
;      - in_FSM:in_FSM_inst|inbuffcon:inbuffcon_comp|dcfifo:dcfifo_component|dcfifo_ucq1:auto_generated|altsyncram_u8d1:fifo_ram|ram_block5a44                       ; 0                 ; 0       ;
;      - in_FSM:in_FSM_inst|inbuffcon:inbuffcon_comp|dcfifo:dcfifo_component|dcfifo_ucq1:auto_generated|altsyncram_u8d1:fifo_ram|ram_block5a44                       ; 0                 ; 0       ;
;      - in_FSM:in_FSM_inst|inbuffcon:inbuffcon_comp|dcfifo:dcfifo_component|dcfifo_ucq1:auto_generated|altsyncram_u8d1:fifo_ram|ram_block5a44                       ; 0                 ; 0       ;
;      - in_FSM:in_FSM_inst|inbuffcon:inbuffcon_comp|dcfifo:dcfifo_component|dcfifo_ucq1:auto_generated|altsyncram_u8d1:fifo_ram|ram_block5a44                       ; 0                 ; 0       ;
;      - in_FSM:in_FSM_inst|inbuffcon:inbuffcon_comp|dcfifo:dcfifo_component|dcfifo_ucq1:auto_generated|altsyncram_u8d1:fifo_ram|ram_block5a44                       ; 0                 ; 0       ;
;      - in_FSM:in_FSM_inst|inbuffcon:inbuffcon_comp|dcfifo:dcfifo_component|dcfifo_ucq1:auto_generated|altsyncram_u8d1:fifo_ram|ram_block5a44                       ; 0                 ; 0       ;
;      - in_FSM:in_FSM_inst|inbuffcon:inbuffcon_comp|dcfifo:dcfifo_component|dcfifo_ucq1:auto_generated|altsyncram_u8d1:fifo_ram|ram_block5a44                       ; 0                 ; 0       ;
;      - in_FSM:in_FSM_inst|inbuffcon:inbuffcon_comp|dcfifo:dcfifo_component|dcfifo_ucq1:auto_generated|altsyncram_u8d1:fifo_ram|ram_block5a44                       ; 0                 ; 0       ;
;      - in_FSM:in_FSM_inst|inbuffcon:inbuffcon_comp|dcfifo:dcfifo_component|dcfifo_ucq1:auto_generated|altsyncram_u8d1:fifo_ram|ram_block5a44                       ; 0                 ; 0       ;
;      - in_FSM:in_FSM_inst|inbuffcon:inbuffcon_comp|dcfifo:dcfifo_component|dcfifo_ucq1:auto_generated|altsyncram_u8d1:fifo_ram|ram_block5a20                       ; 0                 ; 0       ;
;      - in_FSM:in_FSM_inst|inbuffcon:inbuffcon_comp|dcfifo:dcfifo_component|dcfifo_ucq1:auto_generated|altsyncram_u8d1:fifo_ram|ram_block5a20                       ; 0                 ; 0       ;
;      - in_FSM:in_FSM_inst|inbuffcon:inbuffcon_comp|dcfifo:dcfifo_component|dcfifo_ucq1:auto_generated|altsyncram_u8d1:fifo_ram|ram_block5a20                       ; 0                 ; 0       ;
;      - in_FSM:in_FSM_inst|inbuffcon:inbuffcon_comp|dcfifo:dcfifo_component|dcfifo_ucq1:auto_generated|altsyncram_u8d1:fifo_ram|ram_block5a20                       ; 0                 ; 0       ;
;      - in_FSM:in_FSM_inst|inbuffcon:inbuffcon_comp|dcfifo:dcfifo_component|dcfifo_ucq1:auto_generated|altsyncram_u8d1:fifo_ram|ram_block5a20                       ; 0                 ; 0       ;
;      - in_FSM:in_FSM_inst|inbuffcon:inbuffcon_comp|dcfifo:dcfifo_component|dcfifo_ucq1:auto_generated|altsyncram_u8d1:fifo_ram|ram_block5a20                       ; 0                 ; 0       ;
;      - in_FSM:in_FSM_inst|inbuffcon:inbuffcon_comp|dcfifo:dcfifo_component|dcfifo_ucq1:auto_generated|altsyncram_u8d1:fifo_ram|ram_block5a20                       ; 0                 ; 0       ;
;      - in_FSM:in_FSM_inst|inbuffcon:inbuffcon_comp|dcfifo:dcfifo_component|dcfifo_ucq1:auto_generated|altsyncram_u8d1:fifo_ram|ram_block5a20                       ; 0                 ; 0       ;
;      - in_FSM:in_FSM_inst|inbuffcon:inbuffcon_comp|dcfifo:dcfifo_component|dcfifo_ucq1:auto_generated|altsyncram_u8d1:fifo_ram|ram_block5a20                       ; 0                 ; 0       ;
;      - in_FSM:in_FSM_inst|inbuffcon:inbuffcon_comp|dcfifo:dcfifo_component|dcfifo_ucq1:auto_generated|altsyncram_u8d1:fifo_ram|ram_block5a20                       ; 0                 ; 0       ;
;      - in_FSM:in_FSM_inst|inbuffcon:inbuffcon_comp|dcfifo:dcfifo_component|dcfifo_ucq1:auto_generated|altsyncram_u8d1:fifo_ram|ram_block5a20                       ; 0                 ; 0       ;
;      - in_FSM:in_FSM_inst|inbuffcon:inbuffcon_comp|dcfifo:dcfifo_component|dcfifo_ucq1:auto_generated|altsyncram_u8d1:fifo_ram|ram_block5a20                       ; 0                 ; 0       ;
;      - in_FSM:in_FSM_inst|inbuffcon:inbuffcon_comp|dcfifo:dcfifo_component|dcfifo_ucq1:auto_generated|altsyncram_u8d1:fifo_ram|ram_block5a20                       ; 0                 ; 0       ;
;      - in_FSM:in_FSM_inst|inbuffcon:inbuffcon_comp|dcfifo:dcfifo_component|dcfifo_ucq1:auto_generated|altsyncram_u8d1:fifo_ram|ram_block5a20                       ; 0                 ; 0       ;
;      - in_FSM:in_FSM_inst|inbuffcon:inbuffcon_comp|dcfifo:dcfifo_component|dcfifo_ucq1:auto_generated|altsyncram_u8d1:fifo_ram|ram_block5a20                       ; 0                 ; 0       ;
; f_ctrl_in[21]                                                                                                                                                      ;                   ;         ;
;      - in_FSM:in_FSM_inst|inbuffcon:inbuffcon_comp|dcfifo:dcfifo_component|dcfifo_ucq1:auto_generated|altsyncram_u8d1:fifo_ram|ram_block5a21                       ; 0                 ; 0       ;
;      - in_FSM:in_FSM_inst|inbuffcon:inbuffcon_comp|dcfifo:dcfifo_component|dcfifo_ucq1:auto_generated|altsyncram_u8d1:fifo_ram|ram_block5a45                       ; 0                 ; 0       ;
;      - in_FSM:in_FSM_inst|inbuffcon:inbuffcon_comp|dcfifo:dcfifo_component|dcfifo_ucq1:auto_generated|altsyncram_u8d1:fifo_ram|ram_block5a45                       ; 0                 ; 0       ;
;      - in_FSM:in_FSM_inst|inbuffcon:inbuffcon_comp|dcfifo:dcfifo_component|dcfifo_ucq1:auto_generated|altsyncram_u8d1:fifo_ram|ram_block5a45                       ; 0                 ; 0       ;
;      - in_FSM:in_FSM_inst|inbuffcon:inbuffcon_comp|dcfifo:dcfifo_component|dcfifo_ucq1:auto_generated|altsyncram_u8d1:fifo_ram|ram_block5a45                       ; 0                 ; 0       ;
;      - in_FSM:in_FSM_inst|inbuffcon:inbuffcon_comp|dcfifo:dcfifo_component|dcfifo_ucq1:auto_generated|altsyncram_u8d1:fifo_ram|ram_block5a45                       ; 0                 ; 0       ;
;      - in_FSM:in_FSM_inst|inbuffcon:inbuffcon_comp|dcfifo:dcfifo_component|dcfifo_ucq1:auto_generated|altsyncram_u8d1:fifo_ram|ram_block5a45                       ; 0                 ; 0       ;
;      - in_FSM:in_FSM_inst|inbuffcon:inbuffcon_comp|dcfifo:dcfifo_component|dcfifo_ucq1:auto_generated|altsyncram_u8d1:fifo_ram|ram_block5a45                       ; 0                 ; 0       ;
;      - in_FSM:in_FSM_inst|inbuffcon:inbuffcon_comp|dcfifo:dcfifo_component|dcfifo_ucq1:auto_generated|altsyncram_u8d1:fifo_ram|ram_block5a45                       ; 0                 ; 0       ;
;      - in_FSM:in_FSM_inst|inbuffcon:inbuffcon_comp|dcfifo:dcfifo_component|dcfifo_ucq1:auto_generated|altsyncram_u8d1:fifo_ram|ram_block5a45                       ; 0                 ; 0       ;
;      - in_FSM:in_FSM_inst|inbuffcon:inbuffcon_comp|dcfifo:dcfifo_component|dcfifo_ucq1:auto_generated|altsyncram_u8d1:fifo_ram|ram_block5a45                       ; 0                 ; 0       ;
;      - in_FSM:in_FSM_inst|inbuffcon:inbuffcon_comp|dcfifo:dcfifo_component|dcfifo_ucq1:auto_generated|altsyncram_u8d1:fifo_ram|ram_block5a45                       ; 0                 ; 0       ;
;      - in_FSM:in_FSM_inst|inbuffcon:inbuffcon_comp|dcfifo:dcfifo_component|dcfifo_ucq1:auto_generated|altsyncram_u8d1:fifo_ram|ram_block5a45                       ; 0                 ; 0       ;
;      - in_FSM:in_FSM_inst|inbuffcon:inbuffcon_comp|dcfifo:dcfifo_component|dcfifo_ucq1:auto_generated|altsyncram_u8d1:fifo_ram|ram_block5a45                       ; 0                 ; 0       ;
;      - in_FSM:in_FSM_inst|inbuffcon:inbuffcon_comp|dcfifo:dcfifo_component|dcfifo_ucq1:auto_generated|altsyncram_u8d1:fifo_ram|ram_block5a45                       ; 0                 ; 0       ;
;      - in_FSM:in_FSM_inst|inbuffcon:inbuffcon_comp|dcfifo:dcfifo_component|dcfifo_ucq1:auto_generated|altsyncram_u8d1:fifo_ram|ram_block5a45                       ; 0                 ; 0       ;
;      - in_FSM:in_FSM_inst|inbuffcon:inbuffcon_comp|dcfifo:dcfifo_component|dcfifo_ucq1:auto_generated|altsyncram_u8d1:fifo_ram|ram_block5a45                       ; 0                 ; 0       ;
;      - in_FSM:in_FSM_inst|inbuffcon:inbuffcon_comp|dcfifo:dcfifo_component|dcfifo_ucq1:auto_generated|altsyncram_u8d1:fifo_ram|ram_block5a21                       ; 0                 ; 0       ;
;      - in_FSM:in_FSM_inst|inbuffcon:inbuffcon_comp|dcfifo:dcfifo_component|dcfifo_ucq1:auto_generated|altsyncram_u8d1:fifo_ram|ram_block5a21                       ; 0                 ; 0       ;
;      - in_FSM:in_FSM_inst|inbuffcon:inbuffcon_comp|dcfifo:dcfifo_component|dcfifo_ucq1:auto_generated|altsyncram_u8d1:fifo_ram|ram_block5a21                       ; 0                 ; 0       ;
;      - in_FSM:in_FSM_inst|inbuffcon:inbuffcon_comp|dcfifo:dcfifo_component|dcfifo_ucq1:auto_generated|altsyncram_u8d1:fifo_ram|ram_block5a21                       ; 0                 ; 0       ;
;      - in_FSM:in_FSM_inst|inbuffcon:inbuffcon_comp|dcfifo:dcfifo_component|dcfifo_ucq1:auto_generated|altsyncram_u8d1:fifo_ram|ram_block5a21                       ; 0                 ; 0       ;
;      - in_FSM:in_FSM_inst|inbuffcon:inbuffcon_comp|dcfifo:dcfifo_component|dcfifo_ucq1:auto_generated|altsyncram_u8d1:fifo_ram|ram_block5a21                       ; 0                 ; 0       ;
;      - in_FSM:in_FSM_inst|inbuffcon:inbuffcon_comp|dcfifo:dcfifo_component|dcfifo_ucq1:auto_generated|altsyncram_u8d1:fifo_ram|ram_block5a21                       ; 0                 ; 0       ;
;      - in_FSM:in_FSM_inst|inbuffcon:inbuffcon_comp|dcfifo:dcfifo_component|dcfifo_ucq1:auto_generated|altsyncram_u8d1:fifo_ram|ram_block5a21                       ; 0                 ; 0       ;
;      - in_FSM:in_FSM_inst|inbuffcon:inbuffcon_comp|dcfifo:dcfifo_component|dcfifo_ucq1:auto_generated|altsyncram_u8d1:fifo_ram|ram_block5a21                       ; 0                 ; 0       ;
;      - in_FSM:in_FSM_inst|inbuffcon:inbuffcon_comp|dcfifo:dcfifo_component|dcfifo_ucq1:auto_generated|altsyncram_u8d1:fifo_ram|ram_block5a21                       ; 0                 ; 0       ;
;      - in_FSM:in_FSM_inst|inbuffcon:inbuffcon_comp|dcfifo:dcfifo_component|dcfifo_ucq1:auto_generated|altsyncram_u8d1:fifo_ram|ram_block5a21                       ; 0                 ; 0       ;
;      - in_FSM:in_FSM_inst|inbuffcon:inbuffcon_comp|dcfifo:dcfifo_component|dcfifo_ucq1:auto_generated|altsyncram_u8d1:fifo_ram|ram_block5a21                       ; 0                 ; 0       ;
;      - in_FSM:in_FSM_inst|inbuffcon:inbuffcon_comp|dcfifo:dcfifo_component|dcfifo_ucq1:auto_generated|altsyncram_u8d1:fifo_ram|ram_block5a21                       ; 0                 ; 0       ;
;      - in_FSM:in_FSM_inst|inbuffcon:inbuffcon_comp|dcfifo:dcfifo_component|dcfifo_ucq1:auto_generated|altsyncram_u8d1:fifo_ram|ram_block5a21                       ; 0                 ; 0       ;
;      - in_FSM:in_FSM_inst|inbuffcon:inbuffcon_comp|dcfifo:dcfifo_component|dcfifo_ucq1:auto_generated|altsyncram_u8d1:fifo_ram|ram_block5a21                       ; 0                 ; 0       ;
; f_ctrl_in[22]                                                                                                                                                      ;                   ;         ;
;      - in_FSM:in_FSM_inst|inbuffcon:inbuffcon_comp|dcfifo:dcfifo_component|dcfifo_ucq1:auto_generated|altsyncram_u8d1:fifo_ram|ram_block5a22                       ; 1                 ; 0       ;
;      - in_FSM:in_FSM_inst|inbuffcon:inbuffcon_comp|dcfifo:dcfifo_component|dcfifo_ucq1:auto_generated|altsyncram_u8d1:fifo_ram|ram_block5a46                       ; 1                 ; 0       ;
;      - in_FSM:in_FSM_inst|inbuffcon:inbuffcon_comp|dcfifo:dcfifo_component|dcfifo_ucq1:auto_generated|altsyncram_u8d1:fifo_ram|ram_block5a46                       ; 1                 ; 0       ;
;      - in_FSM:in_FSM_inst|inbuffcon:inbuffcon_comp|dcfifo:dcfifo_component|dcfifo_ucq1:auto_generated|altsyncram_u8d1:fifo_ram|ram_block5a46                       ; 1                 ; 0       ;
;      - in_FSM:in_FSM_inst|inbuffcon:inbuffcon_comp|dcfifo:dcfifo_component|dcfifo_ucq1:auto_generated|altsyncram_u8d1:fifo_ram|ram_block5a46                       ; 1                 ; 0       ;
;      - in_FSM:in_FSM_inst|inbuffcon:inbuffcon_comp|dcfifo:dcfifo_component|dcfifo_ucq1:auto_generated|altsyncram_u8d1:fifo_ram|ram_block5a46                       ; 1                 ; 0       ;
;      - in_FSM:in_FSM_inst|inbuffcon:inbuffcon_comp|dcfifo:dcfifo_component|dcfifo_ucq1:auto_generated|altsyncram_u8d1:fifo_ram|ram_block5a46                       ; 1                 ; 0       ;
;      - in_FSM:in_FSM_inst|inbuffcon:inbuffcon_comp|dcfifo:dcfifo_component|dcfifo_ucq1:auto_generated|altsyncram_u8d1:fifo_ram|ram_block5a46                       ; 1                 ; 0       ;
;      - in_FSM:in_FSM_inst|inbuffcon:inbuffcon_comp|dcfifo:dcfifo_component|dcfifo_ucq1:auto_generated|altsyncram_u8d1:fifo_ram|ram_block5a46                       ; 1                 ; 0       ;
;      - in_FSM:in_FSM_inst|inbuffcon:inbuffcon_comp|dcfifo:dcfifo_component|dcfifo_ucq1:auto_generated|altsyncram_u8d1:fifo_ram|ram_block5a46                       ; 1                 ; 0       ;
;      - in_FSM:in_FSM_inst|inbuffcon:inbuffcon_comp|dcfifo:dcfifo_component|dcfifo_ucq1:auto_generated|altsyncram_u8d1:fifo_ram|ram_block5a46                       ; 1                 ; 0       ;
;      - in_FSM:in_FSM_inst|inbuffcon:inbuffcon_comp|dcfifo:dcfifo_component|dcfifo_ucq1:auto_generated|altsyncram_u8d1:fifo_ram|ram_block5a46                       ; 1                 ; 0       ;
;      - in_FSM:in_FSM_inst|inbuffcon:inbuffcon_comp|dcfifo:dcfifo_component|dcfifo_ucq1:auto_generated|altsyncram_u8d1:fifo_ram|ram_block5a46                       ; 1                 ; 0       ;
;      - in_FSM:in_FSM_inst|inbuffcon:inbuffcon_comp|dcfifo:dcfifo_component|dcfifo_ucq1:auto_generated|altsyncram_u8d1:fifo_ram|ram_block5a46                       ; 1                 ; 0       ;
;      - in_FSM:in_FSM_inst|inbuffcon:inbuffcon_comp|dcfifo:dcfifo_component|dcfifo_ucq1:auto_generated|altsyncram_u8d1:fifo_ram|ram_block5a46                       ; 1                 ; 0       ;
;      - in_FSM:in_FSM_inst|inbuffcon:inbuffcon_comp|dcfifo:dcfifo_component|dcfifo_ucq1:auto_generated|altsyncram_u8d1:fifo_ram|ram_block5a46                       ; 1                 ; 0       ;
;      - in_FSM:in_FSM_inst|inbuffcon:inbuffcon_comp|dcfifo:dcfifo_component|dcfifo_ucq1:auto_generated|altsyncram_u8d1:fifo_ram|ram_block5a46                       ; 1                 ; 0       ;
;      - in_FSM:in_FSM_inst|inbuffcon:inbuffcon_comp|dcfifo:dcfifo_component|dcfifo_ucq1:auto_generated|altsyncram_u8d1:fifo_ram|ram_block5a22                       ; 1                 ; 0       ;
;      - in_FSM:in_FSM_inst|inbuffcon:inbuffcon_comp|dcfifo:dcfifo_component|dcfifo_ucq1:auto_generated|altsyncram_u8d1:fifo_ram|ram_block5a22                       ; 1                 ; 0       ;
;      - in_FSM:in_FSM_inst|inbuffcon:inbuffcon_comp|dcfifo:dcfifo_component|dcfifo_ucq1:auto_generated|altsyncram_u8d1:fifo_ram|ram_block5a22                       ; 1                 ; 0       ;
;      - in_FSM:in_FSM_inst|inbuffcon:inbuffcon_comp|dcfifo:dcfifo_component|dcfifo_ucq1:auto_generated|altsyncram_u8d1:fifo_ram|ram_block5a22                       ; 1                 ; 0       ;
;      - in_FSM:in_FSM_inst|inbuffcon:inbuffcon_comp|dcfifo:dcfifo_component|dcfifo_ucq1:auto_generated|altsyncram_u8d1:fifo_ram|ram_block5a22                       ; 1                 ; 0       ;
;      - in_FSM:in_FSM_inst|inbuffcon:inbuffcon_comp|dcfifo:dcfifo_component|dcfifo_ucq1:auto_generated|altsyncram_u8d1:fifo_ram|ram_block5a22                       ; 1                 ; 0       ;
;      - in_FSM:in_FSM_inst|inbuffcon:inbuffcon_comp|dcfifo:dcfifo_component|dcfifo_ucq1:auto_generated|altsyncram_u8d1:fifo_ram|ram_block5a22                       ; 1                 ; 0       ;
;      - in_FSM:in_FSM_inst|inbuffcon:inbuffcon_comp|dcfifo:dcfifo_component|dcfifo_ucq1:auto_generated|altsyncram_u8d1:fifo_ram|ram_block5a22                       ; 1                 ; 0       ;
;      - in_FSM:in_FSM_inst|inbuffcon:inbuffcon_comp|dcfifo:dcfifo_component|dcfifo_ucq1:auto_generated|altsyncram_u8d1:fifo_ram|ram_block5a22                       ; 1                 ; 0       ;
;      - in_FSM:in_FSM_inst|inbuffcon:inbuffcon_comp|dcfifo:dcfifo_component|dcfifo_ucq1:auto_generated|altsyncram_u8d1:fifo_ram|ram_block5a22                       ; 1                 ; 0       ;
;      - in_FSM:in_FSM_inst|inbuffcon:inbuffcon_comp|dcfifo:dcfifo_component|dcfifo_ucq1:auto_generated|altsyncram_u8d1:fifo_ram|ram_block5a22                       ; 1                 ; 0       ;
;      - in_FSM:in_FSM_inst|inbuffcon:inbuffcon_comp|dcfifo:dcfifo_component|dcfifo_ucq1:auto_generated|altsyncram_u8d1:fifo_ram|ram_block5a22                       ; 1                 ; 0       ;
;      - in_FSM:in_FSM_inst|inbuffcon:inbuffcon_comp|dcfifo:dcfifo_component|dcfifo_ucq1:auto_generated|altsyncram_u8d1:fifo_ram|ram_block5a22                       ; 1                 ; 0       ;
;      - in_FSM:in_FSM_inst|inbuffcon:inbuffcon_comp|dcfifo:dcfifo_component|dcfifo_ucq1:auto_generated|altsyncram_u8d1:fifo_ram|ram_block5a22                       ; 1                 ; 0       ;
;      - in_FSM:in_FSM_inst|inbuffcon:inbuffcon_comp|dcfifo:dcfifo_component|dcfifo_ucq1:auto_generated|altsyncram_u8d1:fifo_ram|ram_block5a22                       ; 1                 ; 0       ;
; f_ctrl_in[23]                                                                                                                                                      ;                   ;         ;
;      - in_FSM:in_FSM_inst|inbuffcon:inbuffcon_comp|dcfifo:dcfifo_component|dcfifo_ucq1:auto_generated|altsyncram_u8d1:fifo_ram|ram_block5a23                       ; 1                 ; 0       ;
;      - in_FSM:in_FSM_inst|inbuffcon:inbuffcon_comp|dcfifo:dcfifo_component|dcfifo_ucq1:auto_generated|altsyncram_u8d1:fifo_ram|ram_block5a47                       ; 1                 ; 0       ;
;      - in_FSM:in_FSM_inst|inbuffcon:inbuffcon_comp|dcfifo:dcfifo_component|dcfifo_ucq1:auto_generated|altsyncram_u8d1:fifo_ram|ram_block5a47                       ; 1                 ; 0       ;
;      - in_FSM:in_FSM_inst|inbuffcon:inbuffcon_comp|dcfifo:dcfifo_component|dcfifo_ucq1:auto_generated|altsyncram_u8d1:fifo_ram|ram_block5a47                       ; 1                 ; 0       ;
;      - in_FSM:in_FSM_inst|inbuffcon:inbuffcon_comp|dcfifo:dcfifo_component|dcfifo_ucq1:auto_generated|altsyncram_u8d1:fifo_ram|ram_block5a47                       ; 1                 ; 0       ;
;      - in_FSM:in_FSM_inst|inbuffcon:inbuffcon_comp|dcfifo:dcfifo_component|dcfifo_ucq1:auto_generated|altsyncram_u8d1:fifo_ram|ram_block5a47                       ; 1                 ; 0       ;
;      - in_FSM:in_FSM_inst|inbuffcon:inbuffcon_comp|dcfifo:dcfifo_component|dcfifo_ucq1:auto_generated|altsyncram_u8d1:fifo_ram|ram_block5a47                       ; 1                 ; 0       ;
;      - in_FSM:in_FSM_inst|inbuffcon:inbuffcon_comp|dcfifo:dcfifo_component|dcfifo_ucq1:auto_generated|altsyncram_u8d1:fifo_ram|ram_block5a47                       ; 1                 ; 0       ;
;      - in_FSM:in_FSM_inst|inbuffcon:inbuffcon_comp|dcfifo:dcfifo_component|dcfifo_ucq1:auto_generated|altsyncram_u8d1:fifo_ram|ram_block5a47                       ; 1                 ; 0       ;
;      - in_FSM:in_FSM_inst|inbuffcon:inbuffcon_comp|dcfifo:dcfifo_component|dcfifo_ucq1:auto_generated|altsyncram_u8d1:fifo_ram|ram_block5a47                       ; 1                 ; 0       ;
;      - in_FSM:in_FSM_inst|inbuffcon:inbuffcon_comp|dcfifo:dcfifo_component|dcfifo_ucq1:auto_generated|altsyncram_u8d1:fifo_ram|ram_block5a47                       ; 1                 ; 0       ;
;      - in_FSM:in_FSM_inst|inbuffcon:inbuffcon_comp|dcfifo:dcfifo_component|dcfifo_ucq1:auto_generated|altsyncram_u8d1:fifo_ram|ram_block5a47                       ; 1                 ; 0       ;
;      - in_FSM:in_FSM_inst|inbuffcon:inbuffcon_comp|dcfifo:dcfifo_component|dcfifo_ucq1:auto_generated|altsyncram_u8d1:fifo_ram|ram_block5a47                       ; 1                 ; 0       ;
;      - in_FSM:in_FSM_inst|inbuffcon:inbuffcon_comp|dcfifo:dcfifo_component|dcfifo_ucq1:auto_generated|altsyncram_u8d1:fifo_ram|ram_block5a47                       ; 1                 ; 0       ;
;      - in_FSM:in_FSM_inst|inbuffcon:inbuffcon_comp|dcfifo:dcfifo_component|dcfifo_ucq1:auto_generated|altsyncram_u8d1:fifo_ram|ram_block5a47                       ; 1                 ; 0       ;
;      - in_FSM:in_FSM_inst|inbuffcon:inbuffcon_comp|dcfifo:dcfifo_component|dcfifo_ucq1:auto_generated|altsyncram_u8d1:fifo_ram|ram_block5a47                       ; 1                 ; 0       ;
;      - in_FSM:in_FSM_inst|inbuffcon:inbuffcon_comp|dcfifo:dcfifo_component|dcfifo_ucq1:auto_generated|altsyncram_u8d1:fifo_ram|ram_block5a47                       ; 1                 ; 0       ;
;      - in_FSM:in_FSM_inst|inbuffcon:inbuffcon_comp|dcfifo:dcfifo_component|dcfifo_ucq1:auto_generated|altsyncram_u8d1:fifo_ram|ram_block5a23                       ; 1                 ; 0       ;
;      - in_FSM:in_FSM_inst|inbuffcon:inbuffcon_comp|dcfifo:dcfifo_component|dcfifo_ucq1:auto_generated|altsyncram_u8d1:fifo_ram|ram_block5a23                       ; 1                 ; 0       ;
;      - in_FSM:in_FSM_inst|inbuffcon:inbuffcon_comp|dcfifo:dcfifo_component|dcfifo_ucq1:auto_generated|altsyncram_u8d1:fifo_ram|ram_block5a23                       ; 1                 ; 0       ;
;      - in_FSM:in_FSM_inst|inbuffcon:inbuffcon_comp|dcfifo:dcfifo_component|dcfifo_ucq1:auto_generated|altsyncram_u8d1:fifo_ram|ram_block5a23                       ; 1                 ; 0       ;
;      - in_FSM:in_FSM_inst|inbuffcon:inbuffcon_comp|dcfifo:dcfifo_component|dcfifo_ucq1:auto_generated|altsyncram_u8d1:fifo_ram|ram_block5a23                       ; 1                 ; 0       ;
;      - in_FSM:in_FSM_inst|inbuffcon:inbuffcon_comp|dcfifo:dcfifo_component|dcfifo_ucq1:auto_generated|altsyncram_u8d1:fifo_ram|ram_block5a23                       ; 1                 ; 0       ;
;      - in_FSM:in_FSM_inst|inbuffcon:inbuffcon_comp|dcfifo:dcfifo_component|dcfifo_ucq1:auto_generated|altsyncram_u8d1:fifo_ram|ram_block5a23                       ; 1                 ; 0       ;
;      - in_FSM:in_FSM_inst|inbuffcon:inbuffcon_comp|dcfifo:dcfifo_component|dcfifo_ucq1:auto_generated|altsyncram_u8d1:fifo_ram|ram_block5a23                       ; 1                 ; 0       ;
;      - in_FSM:in_FSM_inst|inbuffcon:inbuffcon_comp|dcfifo:dcfifo_component|dcfifo_ucq1:auto_generated|altsyncram_u8d1:fifo_ram|ram_block5a23                       ; 1                 ; 0       ;
;      - in_FSM:in_FSM_inst|inbuffcon:inbuffcon_comp|dcfifo:dcfifo_component|dcfifo_ucq1:auto_generated|altsyncram_u8d1:fifo_ram|ram_block5a23                       ; 1                 ; 0       ;
;      - in_FSM:in_FSM_inst|inbuffcon:inbuffcon_comp|dcfifo:dcfifo_component|dcfifo_ucq1:auto_generated|altsyncram_u8d1:fifo_ram|ram_block5a23                       ; 1                 ; 0       ;
;      - in_FSM:in_FSM_inst|inbuffcon:inbuffcon_comp|dcfifo:dcfifo_component|dcfifo_ucq1:auto_generated|altsyncram_u8d1:fifo_ram|ram_block5a23                       ; 1                 ; 0       ;
;      - in_FSM:in_FSM_inst|inbuffcon:inbuffcon_comp|dcfifo:dcfifo_component|dcfifo_ucq1:auto_generated|altsyncram_u8d1:fifo_ram|ram_block5a23                       ; 1                 ; 0       ;
;      - in_FSM:in_FSM_inst|inbuffcon:inbuffcon_comp|dcfifo:dcfifo_component|dcfifo_ucq1:auto_generated|altsyncram_u8d1:fifo_ram|ram_block5a23                       ; 1                 ; 0       ;
;      - in_FSM:in_FSM_inst|inbuffcon:inbuffcon_comp|dcfifo:dcfifo_component|dcfifo_ucq1:auto_generated|altsyncram_u8d1:fifo_ram|ram_block5a23                       ; 1                 ; 0       ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+---------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Control Signals                                                                                                                                                                                                                                                                                                       ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------+---------+-----------------------------------------+--------+----------------------+------------------+---------------------------+
; Name                                                                                                                                                        ; Location             ; Fan-Out ; Usage                                   ; Global ; Global Resource Used ; Global Line Name ; Enable Signal Source Name ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------+---------+-----------------------------------------+--------+----------------------+------------------+---------------------------+
; FIFO_1:stop_hi_fifo|dcfifo:dcfifo_component|dcfifo_q9q1:auto_generated|altsyncram_m5d1:fifo_ram|decode_v07:decode6|w_anode608w[2]~0                         ; LABCELL_X31_Y16_N24  ; 1       ; Clock enable, Write enable              ; no     ; --                   ; --               ; --                        ;
; FIFO_1:stop_hi_fifo|dcfifo:dcfifo_component|dcfifo_q9q1:auto_generated|altsyncram_m5d1:fifo_ram|decode_v07:decode6|w_anode621w[2]~0                         ; LABCELL_X31_Y16_N57  ; 1       ; Clock enable, Write enable              ; no     ; --                   ; --               ; --                        ;
; FIFO_1:stop_hi_fifo|dcfifo:dcfifo_component|dcfifo_q9q1:auto_generated|altsyncram_m5d1:fifo_ram|decode_v07:decode6|w_anode629w[2]~0                         ; LABCELL_X31_Y16_N36  ; 1       ; Clock enable, Write enable              ; no     ; --                   ; --               ; --                        ;
; FIFO_1:stop_hi_fifo|dcfifo:dcfifo_component|dcfifo_q9q1:auto_generated|altsyncram_m5d1:fifo_ram|decode_v07:decode6|w_anode637w[2]~0                         ; LABCELL_X31_Y16_N3   ; 1       ; Clock enable, Write enable              ; no     ; --                   ; --               ; --                        ;
; FIFO_1:stop_hi_fifo|dcfifo:dcfifo_component|dcfifo_q9q1:auto_generated|valid_rdreq~0                                                                        ; LABCELL_X35_Y15_N42  ; 35      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; FIFO_1:stop_hi_fifo|dcfifo:dcfifo_component|dcfifo_q9q1:auto_generated|valid_wrreq~0                                                                        ; LABCELL_X31_Y16_N54  ; 25      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; FIFO_1:stop_lo_fifo|dcfifo:dcfifo_component|dcfifo_q9q1:auto_generated|altsyncram_m5d1:fifo_ram|decode_v07:decode6|w_anode608w[2]~0                         ; MLABCELL_X37_Y17_N51 ; 1       ; Clock enable, Write enable              ; no     ; --                   ; --               ; --                        ;
; FIFO_1:stop_lo_fifo|dcfifo:dcfifo_component|dcfifo_q9q1:auto_generated|altsyncram_m5d1:fifo_ram|decode_v07:decode6|w_anode621w[2]~0                         ; MLABCELL_X37_Y18_N30 ; 1       ; Clock enable, Write enable              ; no     ; --                   ; --               ; --                        ;
; FIFO_1:stop_lo_fifo|dcfifo:dcfifo_component|dcfifo_q9q1:auto_generated|altsyncram_m5d1:fifo_ram|decode_v07:decode6|w_anode629w[2]~0                         ; MLABCELL_X37_Y16_N0  ; 1       ; Clock enable, Write enable              ; no     ; --                   ; --               ; --                        ;
; FIFO_1:stop_lo_fifo|dcfifo:dcfifo_component|dcfifo_q9q1:auto_generated|altsyncram_m5d1:fifo_ram|decode_v07:decode6|w_anode637w[2]~0                         ; MLABCELL_X37_Y17_N3  ; 1       ; Clock enable, Write enable              ; no     ; --                   ; --               ; --                        ;
; FIFO_1:stop_lo_fifo|dcfifo:dcfifo_component|dcfifo_q9q1:auto_generated|valid_rdreq~0                                                                        ; LABCELL_X36_Y17_N27  ; 38      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; FIFO_1:stop_lo_fifo|dcfifo:dcfifo_component|dcfifo_q9q1:auto_generated|valid_wrreq~0                                                                        ; LABCELL_X36_Y16_N39  ; 27      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; clk_phy                                                                                                                                                     ; PIN_N16              ; 21      ; Clock                                   ; yes    ; Global Clock         ; GCLK11           ; --                        ;
; clk_phy_2~2                                                                                                                                                 ; MLABCELL_X37_Y18_N18 ; 673     ; Clock                                   ; no     ; --                   ; --               ; --                        ;
; clk_sys                                                                                                                                                     ; PIN_P9               ; 1637    ; Clock                                   ; yes    ; Global Clock         ; GCLK5            ; --                        ;
; ctrlFIFO:ctrl_hi_fifo|dcfifo:dcfifo_component|dcfifo_mls1:auto_generated|altsyncram_09d1:fifo_ram|decode_v07:decode6|w_anode608w[2]~0                       ; LABCELL_X44_Y14_N15  ; 12      ; Clock enable, Write enable              ; no     ; --                   ; --               ; --                        ;
; ctrlFIFO:ctrl_hi_fifo|dcfifo:dcfifo_component|dcfifo_mls1:auto_generated|altsyncram_09d1:fifo_ram|decode_v07:decode6|w_anode621w[2]~0                       ; LABCELL_X44_Y14_N27  ; 12      ; Clock enable, Write enable              ; no     ; --                   ; --               ; --                        ;
; ctrlFIFO:ctrl_hi_fifo|dcfifo:dcfifo_component|dcfifo_mls1:auto_generated|altsyncram_09d1:fifo_ram|decode_v07:decode6|w_anode629w[2]~0                       ; LABCELL_X44_Y14_N42  ; 12      ; Clock enable, Write enable              ; no     ; --                   ; --               ; --                        ;
; ctrlFIFO:ctrl_hi_fifo|dcfifo:dcfifo_component|dcfifo_mls1:auto_generated|altsyncram_09d1:fifo_ram|decode_v07:decode6|w_anode637w[2]~0                       ; LABCELL_X44_Y14_N54  ; 12      ; Clock enable, Write enable              ; no     ; --                   ; --               ; --                        ;
; ctrlFIFO:ctrl_hi_fifo|dcfifo:dcfifo_component|dcfifo_mls1:auto_generated|valid_rdreq~0                                                                      ; LABCELL_X44_Y15_N36  ; 82      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; ctrlFIFO:ctrl_hi_fifo|dcfifo:dcfifo_component|dcfifo_mls1:auto_generated|valid_wrreq~0                                                                      ; LABCELL_X44_Y14_N39  ; 26      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; ctrlFIFO:ctrl_lo_fifo|dcfifo:dcfifo_component|dcfifo_mls1:auto_generated|altsyncram_09d1:fifo_ram|decode_v07:decode6|w_anode608w[2]~0                       ; LABCELL_X41_Y20_N48  ; 12      ; Clock enable, Write enable              ; no     ; --                   ; --               ; --                        ;
; ctrlFIFO:ctrl_lo_fifo|dcfifo:dcfifo_component|dcfifo_mls1:auto_generated|altsyncram_09d1:fifo_ram|decode_v07:decode6|w_anode621w[2]~0                       ; LABCELL_X41_Y20_N18  ; 12      ; Clock enable, Write enable              ; no     ; --                   ; --               ; --                        ;
; ctrlFIFO:ctrl_lo_fifo|dcfifo:dcfifo_component|dcfifo_mls1:auto_generated|altsyncram_09d1:fifo_ram|decode_v07:decode6|w_anode629w[2]~0                       ; LABCELL_X41_Y22_N48  ; 12      ; Clock enable, Write enable              ; no     ; --                   ; --               ; --                        ;
; ctrlFIFO:ctrl_lo_fifo|dcfifo:dcfifo_component|dcfifo_mls1:auto_generated|altsyncram_09d1:fifo_ram|decode_v07:decode6|w_anode637w[2]~0                       ; LABCELL_X41_Y20_N57  ; 12      ; Clock enable, Write enable              ; no     ; --                   ; --               ; --                        ;
; ctrlFIFO:ctrl_lo_fifo|dcfifo:dcfifo_component|dcfifo_mls1:auto_generated|valid_rdreq~0                                                                      ; LABCELL_X41_Y19_N24  ; 81      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; ctrlFIFO:ctrl_lo_fifo|dcfifo:dcfifo_component|dcfifo_mls1:auto_generated|valid_wrreq~0                                                                      ; LABCELL_X41_Y22_N42  ; 28      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; dataFIFO:data_hi_fifo|dcfifo:dcfifo_component|dcfifo_qis1:auto_generated|altsyncram_56d1:fifo_ram|decode_v07:decode12|w_anode608w[2]~0                      ; LABCELL_X20_Y16_N12  ; 8       ; Clock enable, Write enable              ; no     ; --                   ; --               ; --                        ;
; dataFIFO:data_hi_fifo|dcfifo:dcfifo_component|dcfifo_qis1:auto_generated|altsyncram_56d1:fifo_ram|decode_v07:decode12|w_anode621w[2]~0                      ; LABCELL_X20_Y16_N15  ; 8       ; Clock enable, Write enable              ; no     ; --                   ; --               ; --                        ;
; dataFIFO:data_hi_fifo|dcfifo:dcfifo_component|dcfifo_qis1:auto_generated|altsyncram_56d1:fifo_ram|decode_v07:decode12|w_anode629w[2]~0                      ; LABCELL_X20_Y16_N54  ; 8       ; Clock enable, Write enable              ; no     ; --                   ; --               ; --                        ;
; dataFIFO:data_hi_fifo|dcfifo:dcfifo_component|dcfifo_qis1:auto_generated|altsyncram_56d1:fifo_ram|decode_v07:decode12|w_anode637w[2]~0                      ; LABCELL_X20_Y16_N51  ; 8       ; Clock enable, Write enable              ; no     ; --                   ; --               ; --                        ;
; dataFIFO:data_hi_fifo|dcfifo:dcfifo_component|dcfifo_qis1:auto_generated|valid_rdreq~0                                                                      ; LABCELL_X25_Y18_N27  ; 64      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; dataFIFO:data_hi_fifo|dcfifo:dcfifo_component|dcfifo_qis1:auto_generated|valid_wrreq~0                                                                      ; LABCELL_X21_Y16_N18  ; 28      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; dataFIFO:data_lo_fifo|dcfifo:dcfifo_component|dcfifo_qis1:auto_generated|altsyncram_56d1:fifo_ram|decode_v07:decode12|w_anode608w[2]~0                      ; LABCELL_X21_Y14_N45  ; 8       ; Clock enable, Write enable              ; no     ; --                   ; --               ; --                        ;
; dataFIFO:data_lo_fifo|dcfifo:dcfifo_component|dcfifo_qis1:auto_generated|altsyncram_56d1:fifo_ram|decode_v07:decode12|w_anode621w[2]~0                      ; LABCELL_X21_Y14_N36  ; 8       ; Clock enable, Write enable              ; no     ; --                   ; --               ; --                        ;
; dataFIFO:data_lo_fifo|dcfifo:dcfifo_component|dcfifo_qis1:auto_generated|altsyncram_56d1:fifo_ram|decode_v07:decode12|w_anode629w[2]~0                      ; LABCELL_X21_Y14_N54  ; 8       ; Clock enable, Write enable              ; no     ; --                   ; --               ; --                        ;
; dataFIFO:data_lo_fifo|dcfifo:dcfifo_component|dcfifo_qis1:auto_generated|altsyncram_56d1:fifo_ram|decode_v07:decode12|w_anode637w[2]~0                      ; LABCELL_X21_Y14_N39  ; 8       ; Clock enable, Write enable              ; no     ; --                   ; --               ; --                        ;
; dataFIFO:data_lo_fifo|dcfifo:dcfifo_component|dcfifo_qis1:auto_generated|valid_rdreq~0                                                                      ; LABCELL_X25_Y17_N12  ; 64      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; dataFIFO:data_lo_fifo|dcfifo:dcfifo_component|dcfifo_qis1:auto_generated|valid_wrreq~0                                                                      ; LABCELL_X21_Y14_N9   ; 30      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; f_rec_frame_valid                                                                                                                                           ; PIN_G2               ; 24      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; in_FSM:in_FSM_inst|FIFO_1:inbuff_priority|dcfifo:dcfifo_component|dcfifo_q9q1:auto_generated|altsyncram_m5d1:fifo_ram|decode_v07:decode6|w_anode608w[2]~0   ; MLABCELL_X4_Y21_N21  ; 1       ; Clock enable, Write enable              ; no     ; --                   ; --               ; --                        ;
; in_FSM:in_FSM_inst|FIFO_1:inbuff_priority|dcfifo:dcfifo_component|dcfifo_q9q1:auto_generated|altsyncram_m5d1:fifo_ram|decode_v07:decode6|w_anode621w[2]~0   ; MLABCELL_X4_Y21_N33  ; 1       ; Clock enable, Write enable              ; no     ; --                   ; --               ; --                        ;
; in_FSM:in_FSM_inst|FIFO_1:inbuff_priority|dcfifo:dcfifo_component|dcfifo_q9q1:auto_generated|altsyncram_m5d1:fifo_ram|decode_v07:decode6|w_anode629w[2]~0   ; MLABCELL_X4_Y21_N24  ; 1       ; Clock enable, Write enable              ; no     ; --                   ; --               ; --                        ;
; in_FSM:in_FSM_inst|FIFO_1:inbuff_priority|dcfifo:dcfifo_component|dcfifo_q9q1:auto_generated|altsyncram_m5d1:fifo_ram|decode_v07:decode6|w_anode637w[2]~0   ; MLABCELL_X4_Y21_N12  ; 1       ; Clock enable, Write enable              ; no     ; --                   ; --               ; --                        ;
; in_FSM:in_FSM_inst|FIFO_1:inbuff_priority|dcfifo:dcfifo_component|dcfifo_q9q1:auto_generated|valid_rdreq~0                                                  ; LABCELL_X5_Y22_N18   ; 32      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; in_FSM:in_FSM_inst|FIFO_1:inbuff_priority|dcfifo:dcfifo_component|dcfifo_q9q1:auto_generated|valid_wrreq~0                                                  ; LABCELL_X5_Y21_N6    ; 24      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; in_FSM:in_FSM_inst|FIFO_1:inbuff_stop|dcfifo:dcfifo_component|dcfifo_q9q1:auto_generated|altsyncram_m5d1:fifo_ram|decode_v07:decode6|w_anode608w[2]~0       ; LABCELL_X5_Y14_N6    ; 1       ; Clock enable, Write enable              ; no     ; --                   ; --               ; --                        ;
; in_FSM:in_FSM_inst|FIFO_1:inbuff_stop|dcfifo:dcfifo_component|dcfifo_q9q1:auto_generated|altsyncram_m5d1:fifo_ram|decode_v07:decode6|w_anode621w[2]~0       ; LABCELL_X5_Y14_N30   ; 1       ; Clock enable, Write enable              ; no     ; --                   ; --               ; --                        ;
; in_FSM:in_FSM_inst|FIFO_1:inbuff_stop|dcfifo:dcfifo_component|dcfifo_q9q1:auto_generated|altsyncram_m5d1:fifo_ram|decode_v07:decode6|w_anode629w[2]~0       ; LABCELL_X5_Y14_N0    ; 1       ; Clock enable, Write enable              ; no     ; --                   ; --               ; --                        ;
; in_FSM:in_FSM_inst|FIFO_1:inbuff_stop|dcfifo:dcfifo_component|dcfifo_q9q1:auto_generated|altsyncram_m5d1:fifo_ram|decode_v07:decode6|w_anode637w[2]~0       ; LABCELL_X5_Y14_N27   ; 1       ; Clock enable, Write enable              ; no     ; --                   ; --               ; --                        ;
; in_FSM:in_FSM_inst|FIFO_1:inbuff_stop|dcfifo:dcfifo_component|dcfifo_q9q1:auto_generated|valid_rdreq~0                                                      ; MLABCELL_X9_Y14_N27  ; 34      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; in_FSM:in_FSM_inst|FIFO_1:inbuff_stop|dcfifo:dcfifo_component|dcfifo_q9q1:auto_generated|valid_wrreq~0                                                      ; LABCELL_X5_Y14_N3    ; 24      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; in_FSM:in_FSM_inst|cntit[3]~1                                                                                                                               ; LABCELL_X16_Y33_N36  ; 12      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; in_FSM:in_FSM_inst|inbuff:inbuff_comp|dcfifo:dcfifo_component|dcfifo_2aq1:auto_generated|altsyncram_26d1:fifo_ram|decode_s07:wren_decode_a|eq_node[0]       ; LABCELL_X5_Y5_N9     ; 8       ; Clock enable, Write enable              ; no     ; --                   ; --               ; --                        ;
; in_FSM:in_FSM_inst|inbuff:inbuff_comp|dcfifo:dcfifo_component|dcfifo_2aq1:auto_generated|altsyncram_26d1:fifo_ram|decode_s07:wren_decode_a|eq_node[1]       ; LABCELL_X5_Y5_N54    ; 8       ; Clock enable, Write enable              ; no     ; --                   ; --               ; --                        ;
; in_FSM:in_FSM_inst|inbuff:inbuff_comp|dcfifo:dcfifo_component|dcfifo_2aq1:auto_generated|valid_rdreq~0                                                      ; LABCELL_X6_Y4_N12    ; 46      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; in_FSM:in_FSM_inst|inbuff:inbuff_comp|dcfifo:dcfifo_component|dcfifo_2aq1:auto_generated|valid_wrreq~0                                                      ; LABCELL_X5_Y5_N30    ; 24      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; in_FSM:in_FSM_inst|inbuffcon:inbuffcon_comp|dcfifo:dcfifo_component|dcfifo_ucq1:auto_generated|altsyncram_u8d1:fifo_ram|decode_s07:decode6|eq_node[0]       ; LABCELL_X17_Y36_N27  ; 24      ; Clock enable, Write enable              ; no     ; --                   ; --               ; --                        ;
; in_FSM:in_FSM_inst|inbuffcon:inbuffcon_comp|dcfifo:dcfifo_component|dcfifo_ucq1:auto_generated|altsyncram_u8d1:fifo_ram|decode_s07:wren_decode_a|eq_node[1] ; LABCELL_X17_Y36_N12  ; 24      ; Clock enable, Write enable              ; no     ; --                   ; --               ; --                        ;
; in_FSM:in_FSM_inst|inbuffcon:inbuffcon_comp|dcfifo:dcfifo_component|dcfifo_ucq1:auto_generated|valid_rdreq~0                                                ; LABCELL_X16_Y35_N12  ; 79      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; in_FSM:in_FSM_inst|inbuffcon:inbuffcon_comp|dcfifo:dcfifo_component|dcfifo_ucq1:auto_generated|valid_wrreq~0                                                ; LABCELL_X17_Y36_N0   ; 24      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; in_FSM:in_FSM_inst|pakstak:packetstack|currst~32                                                                                                            ; MLABCELL_X9_Y18_N42  ; 27      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; in_FSM:in_FSM_inst|pakstak:packetstack|process_3~0                                                                                                          ; MLABCELL_X9_Y18_N54  ; 2       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; out_FSM:output_FSM_inst|count_int[12]~0                                                                                                                     ; LABCELL_X32_Y18_N48  ; 15      ; Sync. clear                             ; no     ; --                   ; --               ; --                        ;
; priority_FSM:priority_FSM_inst|Selector0~1                                                                                                                  ; MLABCELL_X18_Y18_N57 ; 2       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; reset                                                                                                                                                       ; PIN_M16              ; 23      ; Clock enable, Latch enable, Sync. clear ; no     ; --                   ; --               ; --                        ;
; reset                                                                                                                                                       ; PIN_M16              ; 2095    ; Async. clear                            ; yes    ; Global Clock         ; GCLK8            ; --                        ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------+---------+-----------------------------------------+--------+----------------------+------------------+---------------------------+


+----------------------------------------------------------------------------------------------------+
; Global & Other Fast Signals                                                                        ;
+---------+----------+---------+----------------------+------------------+---------------------------+
; Name    ; Location ; Fan-Out ; Global Resource Used ; Global Line Name ; Enable Signal Source Name ;
+---------+----------+---------+----------------------+------------------+---------------------------+
; clk_phy ; PIN_N16  ; 21      ; Global Clock         ; GCLK11           ; --                        ;
; clk_sys ; PIN_P9   ; 1637    ; Global Clock         ; GCLK5            ; --                        ;
; reset   ; PIN_M16  ; 2095    ; Global Clock         ; GCLK8            ; --                        ;
+---------+----------+---------+----------------------+------------------+---------------------------+


+---------------------------------+
; Non-Global High Fan-Out Signals ;
+-------------+-------------------+
; Name        ; Fan-Out           ;
+-------------+-------------------+
; clk_phy_2~2 ; 673               ;
+-------------+-------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter RAM Summary                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ;
+------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------------+------------------------+-------------------------+------------------------+-------------------------+--------+-----------------------------+-----------------------------+-----------------------------+-----------------------------+---------------------+-------------+------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------+-----------------+-----------------+----------+------------------------+-----------------------+
; Name                                                                                                                               ; Type ; Mode             ; Clock Mode   ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Port A Input Registers ; Port A Output Registers ; Port B Input Registers ; Port B Output Registers ; Size   ; Implementation Port A Depth ; Implementation Port A Width ; Implementation Port B Depth ; Implementation Port B Width ; Implementation Bits ; M10K blocks ; MLAB cells ; MIF  ; Location                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ; Mixed Width RDW Mode ; Port A RDW Mode ; Port B RDW Mode ; ECC Mode ; ECC Pipeline Registers ; Fits in MLABs         ;
+------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------------+------------------------+-------------------------+------------------------+-------------------------+--------+-----------------------------+-----------------------------+-----------------------------+-----------------------------+---------------------+-------------+------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------+-----------------+-----------------+----------+------------------------+-----------------------+
; FIFO_1:stop_hi_fifo|dcfifo:dcfifo_component|dcfifo_q9q1:auto_generated|altsyncram_m5d1:fifo_ram|ALTSYNCRAM                         ; AUTO ; Simple Dual Port ; Dual Clocks  ; 32768        ; 1            ; 32768        ; 1            ; yes                    ; no                      ; yes                    ; yes                     ; 32768  ; 32768                       ; 1                           ; 32768                       ; 1                           ; 32768               ; 4           ; 0          ; None ; M10K_X30_Y15_N0, M10K_X30_Y16_N0, M10K_X30_Y18_N0, M10K_X30_Y17_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; Don't care           ; New data        ; New data        ; Off      ; No                     ; No - Address Too Wide ;
; FIFO_1:stop_lo_fifo|dcfifo:dcfifo_component|dcfifo_q9q1:auto_generated|altsyncram_m5d1:fifo_ram|ALTSYNCRAM                         ; AUTO ; Simple Dual Port ; Dual Clocks  ; 32768        ; 1            ; 32768        ; 1            ; yes                    ; no                      ; yes                    ; yes                     ; 32768  ; 32768                       ; 1                           ; 32768                       ; 1                           ; 32768               ; 4           ; 0          ; None ; M10K_X38_Y17_N0, M10K_X38_Y18_N0, M10K_X38_Y16_N0, M10K_X38_Y19_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; Don't care           ; New data        ; New data        ; Off      ; No                     ; No - Address Too Wide ;
; ctrlFIFO:ctrl_hi_fifo|dcfifo:dcfifo_component|dcfifo_mls1:auto_generated|altsyncram_09d1:fifo_ram|ALTSYNCRAM                       ; AUTO ; Simple Dual Port ; Dual Clocks  ; 32768        ; 24           ; 32768        ; 24           ; yes                    ; no                      ; yes                    ; yes                     ; 786432 ; 32768                       ; 12                          ; 32768                       ; 12                          ; 393216              ; 48          ; 0          ; None ; M10K_X46_Y8_N0, M10K_X38_Y12_N0, M10K_X46_Y6_N0, M10K_X38_Y7_N0, M10K_X51_Y14_N0, M10K_X30_Y14_N0, M10K_X38_Y13_N0, M10K_X46_Y17_N0, M10K_X46_Y9_N0, M10K_X51_Y9_N0, M10K_X51_Y11_N0, M10K_X46_Y11_N0, M10K_X46_Y10_N0, M10K_X51_Y15_N0, M10K_X51_Y13_N0, M10K_X51_Y12_N0, M10K_X38_Y8_N0, M10K_X46_Y14_N0, M10K_X51_Y17_N0, M10K_X51_Y8_N0, M10K_X46_Y12_N0, M10K_X46_Y13_N0, M10K_X46_Y16_N0, M10K_X51_Y16_N0, M10K_X46_Y5_N0, M10K_X38_Y4_N0, M10K_X46_Y7_N0, M10K_X38_Y10_N0, M10K_X38_Y2_N0, M10K_X38_Y6_N0, M10K_X46_Y3_N0, M10K_X46_Y2_N0, M10K_X38_Y14_N0, M10K_X46_Y4_N0, M10K_X46_Y15_N0, M10K_X51_Y18_N0, M10K_X38_Y3_N0, M10K_X38_Y15_N0, M10K_X46_Y18_N0, M10K_X38_Y9_N0, M10K_X38_Y11_N0, M10K_X51_Y4_N0, M10K_X38_Y5_N0, M10K_X51_Y6_N0, M10K_X51_Y7_N0, M10K_X51_Y5_N0, M10K_X51_Y10_N0, M10K_X51_Y3_N0                        ; Don't care           ; New data        ; New data        ; Off      ; No                     ; No - Address Too Wide ;
; ctrlFIFO:ctrl_lo_fifo|dcfifo:dcfifo_component|dcfifo_mls1:auto_generated|altsyncram_09d1:fifo_ram|ALTSYNCRAM                       ; AUTO ; Simple Dual Port ; Dual Clocks  ; 32768        ; 24           ; 32768        ; 24           ; yes                    ; no                      ; yes                    ; yes                     ; 786432 ; 32768                       ; 12                          ; 32768                       ; 12                          ; 393216              ; 48          ; 0          ; None ; M10K_X46_Y29_N0, M10K_X46_Y24_N0, M10K_X46_Y26_N0, M10K_X51_Y26_N0, M10K_X51_Y28_N0, M10K_X38_Y26_N0, M10K_X38_Y25_N0, M10K_X51_Y30_N0, M10K_X46_Y23_N0, M10K_X51_Y20_N0, M10K_X46_Y27_N0, M10K_X46_Y20_N0, M10K_X30_Y23_N0, M10K_X30_Y22_N0, M10K_X38_Y24_N0, M10K_X38_Y23_N0, M10K_X30_Y21_N0, M10K_X38_Y21_N0, M10K_X38_Y27_N0, M10K_X51_Y19_N0, M10K_X46_Y30_N0, M10K_X46_Y22_N0, M10K_X46_Y25_N0, M10K_X46_Y28_N0, M10K_X51_Y22_N0, M10K_X51_Y25_N0, M10K_X51_Y23_N0, M10K_X51_Y24_N0, M10K_X38_Y20_N0, M10K_X46_Y21_N0, M10K_X38_Y22_N0, M10K_X46_Y19_N0, M10K_X46_Y33_N0, M10K_X51_Y31_N0, M10K_X38_Y30_N0, M10K_X38_Y33_N0, M10K_X46_Y31_N0, M10K_X51_Y29_N0, M10K_X30_Y29_N0, M10K_X38_Y31_N0, M10K_X30_Y31_N0, M10K_X46_Y32_N0, M10K_X38_Y28_N0, M10K_X38_Y32_N0, M10K_X30_Y19_N0, M10K_X51_Y27_N0, M10K_X51_Y21_N0, M10K_X38_Y29_N0 ; Don't care           ; New data        ; New data        ; Off      ; No                     ; No - Address Too Wide ;
; dataFIFO:data_hi_fifo|dcfifo:dcfifo_component|dcfifo_qis1:auto_generated|altsyncram_56d1:fifo_ram|ALTSYNCRAM                       ; AUTO ; Simple Dual Port ; Dual Clocks  ; 32768        ; 8            ; 32768        ; 8            ; yes                    ; no                      ; yes                    ; yes                     ; 262144 ; 32768                       ; 8                           ; 32768                       ; 8                           ; 262144              ; 32          ; 0          ; None ; M10K_X30_Y28_N0, M10K_X11_Y23_N0, M10K_X22_Y25_N0, M10K_X22_Y28_N0, M10K_X11_Y18_N0, M10K_X22_Y17_N0, M10K_X11_Y16_N0, M10K_X22_Y18_N0, M10K_X3_Y19_N0, M10K_X11_Y17_N0, M10K_X3_Y18_N0, M10K_X11_Y19_N0, M10K_X22_Y27_N0, M10K_X11_Y21_N0, M10K_X11_Y26_N0, M10K_X30_Y27_N0, M10K_X30_Y24_N0, M10K_X22_Y21_N0, M10K_X11_Y25_N0, M10K_X30_Y25_N0, M10K_X11_Y22_N0, M10K_X11_Y20_N0, M10K_X3_Y20_N0, M10K_X30_Y20_N0, M10K_X22_Y24_N0, M10K_X22_Y22_N0, M10K_X22_Y23_N0, M10K_X11_Y24_N0, M10K_X22_Y26_N0, M10K_X22_Y19_N0, M10K_X22_Y20_N0, M10K_X30_Y26_N0                                                                                                                                                                                                                                                                                    ; Don't care           ; New data        ; New data        ; Off      ; No                     ; No - Address Too Wide ;
; dataFIFO:data_lo_fifo|dcfifo:dcfifo_component|dcfifo_qis1:auto_generated|altsyncram_56d1:fifo_ram|ALTSYNCRAM                       ; AUTO ; Simple Dual Port ; Dual Clocks  ; 32768        ; 8            ; 32768        ; 8            ; yes                    ; no                      ; yes                    ; yes                     ; 262144 ; 32768                       ; 8                           ; 32768                       ; 8                           ; 262144              ; 32          ; 0          ; None ; M10K_X22_Y3_N0, M10K_X22_Y8_N0, M10K_X30_Y6_N0, M10K_X22_Y10_N0, M10K_X30_Y4_N0, M10K_X30_Y7_N0, M10K_X30_Y5_N0, M10K_X22_Y12_N0, M10K_X22_Y11_N0, M10K_X22_Y7_N0, M10K_X22_Y5_N0, M10K_X11_Y11_N0, M10K_X22_Y6_N0, M10K_X30_Y9_N0, M10K_X30_Y11_N0, M10K_X30_Y12_N0, M10K_X30_Y3_N0, M10K_X22_Y14_N0, M10K_X22_Y4_N0, M10K_X30_Y10_N0, M10K_X11_Y10_N0, M10K_X11_Y9_N0, M10K_X22_Y9_N0, M10K_X30_Y8_N0, M10K_X22_Y13_N0, M10K_X22_Y16_N0, M10K_X30_Y13_N0, M10K_X11_Y12_N0, M10K_X11_Y14_N0, M10K_X11_Y13_N0, M10K_X22_Y15_N0, M10K_X11_Y15_N0                                                                                                                                                                                                                                                                                                ; Don't care           ; New data        ; New data        ; Off      ; No                     ; No - Address Too Wide ;
; in_FSM:in_FSM_inst|FIFO_1:inbuff_priority|dcfifo:dcfifo_component|dcfifo_q9q1:auto_generated|altsyncram_m5d1:fifo_ram|ALTSYNCRAM   ; AUTO ; Simple Dual Port ; Single Clock ; 32768        ; 1            ; 32768        ; 1            ; yes                    ; no                      ; yes                    ; yes                     ; 32768  ; 32768                       ; 1                           ; 32768                       ; 1                           ; 32768               ; 4           ; 0          ; None ; M10K_X3_Y21_N0, M10K_X3_Y24_N0, M10K_X3_Y23_N0, M10K_X3_Y22_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; Don't care           ; New data        ; New data        ; Off      ; No                     ; No - Address Too Wide ;
; in_FSM:in_FSM_inst|FIFO_1:inbuff_stop|dcfifo:dcfifo_component|dcfifo_q9q1:auto_generated|altsyncram_m5d1:fifo_ram|ALTSYNCRAM       ; AUTO ; Simple Dual Port ; Single Clock ; 32768        ; 1            ; 32768        ; 1            ; yes                    ; no                      ; yes                    ; yes                     ; 32768  ; 32768                       ; 1                           ; 32768                       ; 1                           ; 32768               ; 4           ; 0          ; None ; M10K_X3_Y15_N0, M10K_X3_Y17_N0, M10K_X3_Y14_N0, M10K_X3_Y16_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; Don't care           ; New data        ; New data        ; Off      ; No                     ; No - Address Too Wide ;
; in_FSM:in_FSM_inst|inbuff:inbuff_comp|dcfifo:dcfifo_component|dcfifo_2aq1:auto_generated|altsyncram_26d1:fifo_ram|ALTSYNCRAM       ; AUTO ; Simple Dual Port ; Single Clock ; 16384        ; 8            ; 16384        ; 8            ; yes                    ; no                      ; yes                    ; yes                     ; 131072 ; 16384                       ; 8                           ; 16384                       ; 8                           ; 131072              ; 16          ; 0          ; None ; M10K_X3_Y3_N0, M10K_X3_Y1_N0, M10K_X11_Y5_N0, M10K_X11_Y7_N0, M10K_X11_Y2_N0, M10K_X11_Y4_N0, M10K_X3_Y4_N0, M10K_X3_Y2_N0, M10K_X11_Y3_N0, M10K_X11_Y1_N0, M10K_X3_Y5_N0, M10K_X3_Y7_N0, M10K_X11_Y6_N0, M10K_X11_Y8_N0, M10K_X3_Y6_N0, M10K_X3_Y8_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ; Don't care           ; New data        ; New data        ; Off      ; No                     ; No - Address Too Wide ;
; in_FSM:in_FSM_inst|inbuffcon:inbuffcon_comp|dcfifo:dcfifo_component|dcfifo_ucq1:auto_generated|altsyncram_u8d1:fifo_ram|ALTSYNCRAM ; AUTO ; Simple Dual Port ; Single Clock ; 16384        ; 24           ; 16384        ; 24           ; yes                    ; no                      ; yes                    ; yes                     ; 393216 ; 16384                       ; 24                          ; 16384                       ; 24                          ; 393216              ; 48          ; 0          ; None ; M10K_X22_Y37_N0, M10K_X22_Y39_N0, M10K_X22_Y29_N0, M10K_X30_Y32_N0, M10K_X11_Y30_N0, M10K_X22_Y30_N0, M10K_X22_Y32_N0, M10K_X11_Y32_N0, M10K_X22_Y36_N0, M10K_X30_Y34_N0, M10K_X22_Y35_N0, M10K_X30_Y35_N0, M10K_X22_Y41_N0, M10K_X30_Y33_N0, M10K_X11_Y29_N0, M10K_X30_Y30_N0, M10K_X22_Y33_N0, M10K_X22_Y31_N0, M10K_X11_Y34_N0, M10K_X11_Y31_N0, M10K_X11_Y33_N0, M10K_X11_Y35_N0, M10K_X22_Y38_N0, M10K_X22_Y34_N0, M10K_X3_Y41_N0, M10K_X11_Y43_N0, M10K_X3_Y37_N0, M10K_X3_Y38_N0, M10K_X11_Y40_N0, M10K_X11_Y38_N0, M10K_X11_Y41_N0, M10K_X22_Y42_N0, M10K_X11_Y39_N0, M10K_X11_Y37_N0, M10K_X3_Y36_N0, M10K_X11_Y36_N0, M10K_X38_Y35_N0, M10K_X30_Y37_N0, M10K_X3_Y35_N0, M10K_X3_Y33_N0, M10K_X38_Y37_N0, M10K_X30_Y38_N0, M10K_X22_Y40_N0, M10K_X30_Y39_N0, M10K_X38_Y36_N0, M10K_X30_Y36_N0, M10K_X11_Y42_N0, M10K_X22_Y43_N0       ; Don't care           ; New data        ; New data        ; Off      ; No                     ; No - Address Too Wide ;
+------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------------+------------------------+-------------------------+------------------------+-------------------------+--------+-----------------------------+-----------------------------+-----------------------------+-----------------------------+---------------------+-------------+------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------+-----------------+-----------------+----------+------------------------+-----------------------+
Note: Fitter may spread logical memories into multiple blocks to improve timing. The actual required RAM blocks can be found in the Fitter Resource Usage section.


+---------------------------------------------------------+
; Routing Usage Summary                                   ;
+------------------------------+--------------------------+
; Routing Resource Type        ; Usage                    ;
+------------------------------+--------------------------+
; Block interconnects          ; 10,319 / 140,056 ( 7 % ) ;
; C12 interconnects            ; 457 / 6,048 ( 8 % )      ;
; C2 interconnects             ; 3,511 / 54,648 ( 6 % )   ;
; C4 interconnects             ; 2,205 / 25,920 ( 9 % )   ;
; DQS bus muxes                ; 0 / 17 ( 0 % )           ;
; DQS-18 I/O buses             ; 0 / 17 ( 0 % )           ;
; DQS-9 I/O buses              ; 0 / 17 ( 0 % )           ;
; Direct links                 ; 467 / 140,056 ( < 1 % )  ;
; Global clocks                ; 3 / 16 ( 19 % )          ;
; Local interconnects          ; 957 / 36,960 ( 3 % )     ;
; Quadrant clocks              ; 0 / 88 ( 0 % )           ;
; R14 interconnects            ; 944 / 5,984 ( 16 % )     ;
; R14/C12 interconnect drivers ; 1,124 / 9,504 ( 12 % )   ;
; R3 interconnects             ; 5,414 / 60,192 ( 9 % )   ;
; R6 interconnects             ; 7,880 / 127,072 ( 6 % )  ;
; Spine clocks                 ; 12 / 120 ( 10 % )        ;
; Wire stub REs                ; 0 / 7,344 ( 0 % )        ;
+------------------------------+--------------------------+


+------------------------------------------+
; I/O Rules Summary                        ;
+----------------------------------+-------+
; I/O Rules Statistic              ; Total ;
+----------------------------------+-------+
; Total I/O Rules                  ; 28    ;
; Number of I/O Rules Passed       ; 6     ;
; Number of I/O Rules Failed       ; 0     ;
; Number of I/O Rules Unchecked    ; 0     ;
; Number of I/O Rules Inapplicable ; 22    ;
+----------------------------------+-------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; I/O Rules Details                                                                                                                                                                                                                                                                 ;
+--------------+-----------+-----------------------------------+------------------------------------------------------------------------------------+----------+--------------------------------------------------------------------------+---------------------+-------------------+
; Status       ; ID        ; Category                          ; Rule Description                                                                   ; Severity ; Information                                                              ; Area                ; Extra Information ;
+--------------+-----------+-----------------------------------+------------------------------------------------------------------------------------+----------+--------------------------------------------------------------------------+---------------------+-------------------+
; Inapplicable ; IO_000001 ; Capacity Checks                   ; Number of pins in an I/O bank should not exceed the number of locations available. ; Critical ; No Location assignments found.                                           ; I/O                 ;                   ;
; Inapplicable ; IO_000002 ; Capacity Checks                   ; Number of clocks in an I/O bank should not exceed the number of clocks available.  ; Critical ; No Global Signal assignments found.                                      ; I/O                 ;                   ;
; Inapplicable ; IO_000003 ; Capacity Checks                   ; Number of pins in a Vrefgroup should not exceed the number of locations available. ; Critical ; No Location assignments found.                                           ; I/O                 ;                   ;
; Inapplicable ; IO_000004 ; Voltage Compatibility Checks      ; The I/O bank should support the requested VCCIO.                                   ; Critical ; No IOBANK_VCCIO assignments found.                                       ; I/O                 ;                   ;
; Inapplicable ; IO_000005 ; Voltage Compatibility Checks      ; The I/O bank should not have competing VREF values.                                ; Critical ; No VREF I/O Standard assignments found.                                  ; I/O                 ;                   ;
; Pass         ; IO_000006 ; Voltage Compatibility Checks      ; The I/O bank should not have competing VCCIO values.                               ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000007 ; Valid Location Checks             ; Checks for unavailable locations.                                                  ; Critical ; No Location assignments found.                                           ; I/O                 ;                   ;
; Inapplicable ; IO_000008 ; Valid Location Checks             ; Checks for reserved locations.                                                     ; Critical ; No reserved LogicLock region found.                                      ; I/O                 ;                   ;
; Pass         ; IO_000009 ; I/O Properties Checks for One I/O ; The location should support the requested I/O standard.                            ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Pass         ; IO_000010 ; I/O Properties Checks for One I/O ; The location should support the requested I/O direction.                           ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000011 ; I/O Properties Checks for One I/O ; The location should support the requested Current Strength.                        ; Critical ; No Current Strength assignments found.                                   ; I/O                 ;                   ;
; Pass         ; IO_000012 ; I/O Properties Checks for One I/O ; The location should support the requested On Chip Termination value.               ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000013 ; I/O Properties Checks for One I/O ; The location should support the requested Bus Hold value.                          ; Critical ; No Enable Bus-Hold Circuitry assignments found.                          ; I/O                 ;                   ;
; Inapplicable ; IO_000014 ; I/O Properties Checks for One I/O ; The location should support the requested Weak Pull Up value.                      ; Critical ; No Weak Pull-Up Resistor assignments found.                              ; I/O                 ;                   ;
; Inapplicable ; IO_000015 ; I/O Properties Checks for One I/O ; The location should support the requested PCI Clamp Diode.                         ; Critical ; No Clamping Diode assignments found.                                     ; I/O                 ;                   ;
; Inapplicable ; IO_000018 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Current Strength.                    ; Critical ; No Current Strength assignments found.                                   ; I/O                 ;                   ;
; Pass         ; IO_000019 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested On Chip Termination value.           ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000020 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested PCI Clamp Diode.                     ; Critical ; No Clamping Diode assignments found.                                     ; I/O                 ;                   ;
; Inapplicable ; IO_000021 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Weak Pull Up value.                  ; Critical ; No Weak Pull-Up Resistor assignments found.                              ; I/O                 ;                   ;
; Inapplicable ; IO_000022 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Bus Hold value.                      ; Critical ; No Enable Bus-Hold Circuitry assignments found.                          ; I/O                 ;                   ;
; Inapplicable ; IO_000023 ; I/O Properties Checks for One I/O ; The I/O standard should support the Open Drain value.                              ; Critical ; No open drain assignments found.                                         ; I/O                 ;                   ;
; Pass         ; IO_000024 ; I/O Properties Checks for One I/O ; The I/O direction should support the On Chip Termination value.                    ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000026 ; I/O Properties Checks for One I/O ; On Chip Termination and Current Strength should not be used at the same time.      ; Critical ; No Current Strength assignments found.                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000027 ; I/O Properties Checks for One I/O ; Weak Pull Up and Bus Hold should not be used at the same time.                     ; Critical ; No Enable Bus-Hold Circuitry or Weak Pull-Up Resistor assignments found. ; I/O                 ;                   ;
; Inapplicable ; IO_000045 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Slew Rate value.                     ; Critical ; No Slew Rate assignments found.                                          ; I/O                 ;                   ;
; Inapplicable ; IO_000046 ; I/O Properties Checks for One I/O ; The location should support the requested Slew Rate value.                         ; Critical ; No Slew Rate assignments found.                                          ; I/O                 ;                   ;
; Inapplicable ; IO_000047 ; I/O Properties Checks for One I/O ; On Chip Termination and Slew Rate should not be used at the same time.             ; Critical ; No Slew Rate assignments found.                                          ; I/O                 ;                   ;
; Inapplicable ; IO_000034 ; SI Related Distance Checks        ; Single-ended outputs should be 0 LAB row(s) away from a differential I/O.          ; High     ; No Differential I/O Standard assignments found.                          ; I/O                 ;                   ;
; ----         ; ----      ; Disclaimer                        ; OCT rules are checked but not reported.                                            ; None     ; ----                                                                     ; On Chip Termination ;                   ;
+--------------+-----------+-----------------------------------+------------------------------------------------------------------------------------+----------+--------------------------------------------------------------------------+---------------------+-------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; I/O Rules Matrix                                                                                                                                                                                                                                                                                                                                                                                                                               ;
+---------------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+-----------+-----------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+
; Pin/Rules           ; IO_000001    ; IO_000002    ; IO_000003    ; IO_000004    ; IO_000005    ; IO_000006 ; IO_000007    ; IO_000008    ; IO_000009 ; IO_000010 ; IO_000011    ; IO_000012    ; IO_000013    ; IO_000014    ; IO_000015    ; IO_000018    ; IO_000019    ; IO_000020    ; IO_000021    ; IO_000022    ; IO_000023    ; IO_000024    ; IO_000026    ; IO_000027    ; IO_000045    ; IO_000046    ; IO_000047    ; IO_000034    ;
+---------------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+-----------+-----------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+
; Total Pass          ; 0            ; 0            ; 0            ; 0            ; 0            ; 81        ; 0            ; 0            ; 81        ; 81        ; 0            ; 43           ; 0            ; 0            ; 0            ; 0            ; 43           ; 0            ; 0            ; 0            ; 0            ; 43           ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ;
; Total Unchecked     ; 0            ; 0            ; 0            ; 0            ; 0            ; 0         ; 0            ; 0            ; 0         ; 0         ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ;
; Total Inapplicable  ; 81           ; 81           ; 81           ; 81           ; 81           ; 0         ; 81           ; 81           ; 0         ; 0         ; 81           ; 38           ; 81           ; 81           ; 81           ; 81           ; 38           ; 81           ; 81           ; 81           ; 81           ; 38           ; 81           ; 81           ; 81           ; 81           ; 81           ; 81           ;
; Total Fail          ; 0            ; 0            ; 0            ; 0            ; 0            ; 0         ; 0            ; 0            ; 0         ; 0         ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ;
; phy_data_out[0]     ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; phy_data_out[1]     ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; phy_data_out[2]     ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; phy_data_out[3]     ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; phy_tx_en           ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; m_discard_en        ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; m_discard_frame[0]  ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; m_discard_frame[1]  ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; m_discard_frame[2]  ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; m_discard_frame[3]  ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; m_discard_frame[4]  ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; m_discard_frame[5]  ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; m_discard_frame[6]  ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; m_discard_frame[7]  ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; m_discard_frame[8]  ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; m_discard_frame[9]  ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; m_discard_frame[10] ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; m_discard_frame[11] ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; m_tx_frame[0]       ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; m_tx_frame[1]       ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; m_tx_frame[2]       ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; m_tx_frame[3]       ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; m_tx_frame[4]       ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; m_tx_frame[5]       ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; m_tx_frame[6]       ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; m_tx_frame[7]       ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; m_tx_frame[8]       ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; m_tx_frame[9]       ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; m_tx_frame[10]      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; m_tx_frame[11]      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; m_tx_frame[12]      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; m_tx_frame[13]      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; m_tx_frame[14]      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; m_tx_frame[15]      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; m_tx_frame[16]      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; m_tx_frame[17]      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; m_tx_frame[18]      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; m_tx_frame[19]      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; m_tx_frame[20]      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; m_tx_frame[21]      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; m_tx_frame[22]      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; m_tx_frame[23]      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; m_tx_done           ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; clk_phy             ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; reset               ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; clk_sys             ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; f_rec_data_valid    ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; f_data_in[0]        ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; f_data_in[4]        ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; f_data_in[1]        ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; f_data_in[5]        ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; f_data_in[2]        ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; f_data_in[6]        ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; f_data_in[3]        ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; f_data_in[7]        ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; f_rec_frame_valid   ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; f_ctrl_in[8]        ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; f_ctrl_in[11]       ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; f_ctrl_in[10]       ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; f_ctrl_in[9]        ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; f_ctrl_in[2]        ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; f_ctrl_in[4]        ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; f_ctrl_in[3]        ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; f_ctrl_in[1]        ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; f_ctrl_in[0]        ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; f_ctrl_in[7]        ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; f_ctrl_in[6]        ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; f_ctrl_in[5]        ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; f_hi_priority       ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; f_ctrl_in[12]       ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; f_ctrl_in[13]       ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; f_ctrl_in[14]       ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; f_ctrl_in[15]       ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; f_ctrl_in[16]       ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; f_ctrl_in[17]       ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; f_ctrl_in[18]       ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; f_ctrl_in[19]       ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; f_ctrl_in[20]       ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; f_ctrl_in[21]       ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; f_ctrl_in[22]       ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; f_ctrl_in[23]       ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
+---------------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+-----------+-----------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+


+------------------------------------------------------------------------------------------------+
; Fitter Device Options                                                                          ;
+------------------------------------------------------------------+-----------------------------+
; Option                                                           ; Setting                     ;
+------------------------------------------------------------------+-----------------------------+
; Enable user-supplied start-up clock (CLKUSR)                     ; Off                         ;
; Enable device-wide reset (DEV_CLRn)                              ; Off                         ;
; Enable device-wide output enable (DEV_OE)                        ; Off                         ;
; Enable INIT_DONE output                                          ; Off                         ;
; Configuration scheme                                             ; Passive Serial              ;
; Enable Error Detection CRC_ERROR pin                             ; Off                         ;
; Enable CvP_CONFDONE pin                                          ; Off                         ;
; Enable open drain on CRC_ERROR pin                               ; On                          ;
; Enable open drain on CvP_CONFDONE pin                            ; On                          ;
; Enable open drain on INIT_DONE pin                               ; On                          ;
; Enable open drain on Partial Reconfiguration pins                ; Off                         ;
; Enable open drain on nCEO pin                                    ; On                          ;
; Enable Partial Reconfiguration pins                              ; Off                         ;
; Enable input tri-state on active configuration pins in user mode ; Off                         ;
; Enable internal scrubbing                                        ; Off                         ;
; Active Serial clock source                                       ; 100 MHz Internal Oscillator ;
; Device initialization clock source                               ; Internal Oscillator         ;
; Configuration via Protocol                                       ; Off                         ;
; Configuration Voltage Level                                      ; Auto                        ;
; Force Configuration Voltage Level                                ; Off                         ;
; Enable nCEO output                                               ; Off                         ;
; Data[15..8]                                                      ; Unreserved                  ;
; Data[7..5]                                                       ; Unreserved                  ;
; Base pin-out file on sameframe device                            ; Off                         ;
+------------------------------------------------------------------+-----------------------------+


+------------------------------------+
; Operating Settings and Conditions  ;
+---------------------------+--------+
; Setting                   ; Value  ;
+---------------------------+--------+
; Nominal Core Voltage      ; 1.10 V ;
; Low Junction Temperature  ; 0 C   ;
; High Junction Temperature ; 85 C  ;
+---------------------------+--------+


+------------------------------------------------------------+
; Estimated Delay Added for Hold Timing Summary              ;
+-----------------+----------------------+-------------------+
; Source Clock(s) ; Destination Clock(s) ; Delay Added in ns ;
+-----------------+----------------------+-------------------+
; clk_phy,reset   ; clk_phy,reset        ; 6063.8            ;
; clk_sys         ; clk_sys              ; 316.7             ;
+-----------------+----------------------+-------------------+
Note: For more information on problematic transfers, consider running the Fitter again with the Optimize hold timing option (Settings Menu) turned off.
This will disable optimization of problematic paths and expose them for further analysis using the TimeQuest Timing Analyzer.


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Estimated Delay Added for Hold Timing Details                                                                                                                                                                                                                                ;
+-------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+-------------------+
; Source Register                                                                                                                     ; Destination Register                                                                                               ; Delay Added in ns ;
+-------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+-------------------+
; reset                                                                                                                               ; dataFIFO:data_lo_fifo|dcfifo:dcfifo_component|dcfifo_qis1:auto_generated|altsyncram_56d1:fifo_ram|address_reg_b[1] ; 4.077             ;
; dataFIFO:data_hi_fifo|dcfifo:dcfifo_component|dcfifo_qis1:auto_generated|dffpipe_cf9:ws_bwp|dffe8a[13]                              ; priority_FSM:priority_FSM_inst|my_state.s_hi                                                                       ; 3.855             ;
; dataFIFO:data_hi_fifo|dcfifo:dcfifo_component|dcfifo_qis1:auto_generated|dffpipe_cf9:ws_brp|dffe8a[13]                              ; priority_FSM:priority_FSM_inst|my_state.s_hi                                                                       ; 3.840             ;
; dataFIFO:data_hi_fifo|dcfifo:dcfifo_component|dcfifo_qis1:auto_generated|dffpipe_cf9:ws_brp|dffe8a[12]                              ; priority_FSM:priority_FSM_inst|my_state.s_hi                                                                       ; 3.823             ;
; dataFIFO:data_lo_fifo|dcfifo:dcfifo_component|dcfifo_qis1:auto_generated|a_graycounter_tv6:rdptr_g1p|counter5a8                     ; dataFIFO:data_lo_fifo|dcfifo:dcfifo_component|dcfifo_qis1:auto_generated|a_graycounter_tv6:rdptr_g1p|counter5a11   ; 3.807             ;
; dataFIFO:data_hi_fifo|dcfifo:dcfifo_component|dcfifo_qis1:auto_generated|dffpipe_cf9:ws_bwp|dffe8a[11]                              ; priority_FSM:priority_FSM_inst|my_state.s_hi                                                                       ; 3.736             ;
; FIFO_1:stop_hi_fifo|dcfifo:dcfifo_component|dcfifo_q9q1:auto_generated|a_graycounter_tv6:rdptr_g1p|counter5a8                       ; FIFO_1:stop_hi_fifo|dcfifo:dcfifo_component|dcfifo_q9q1:auto_generated|a_graycounter_tv6:rdptr_g1p|counter5a11     ; 3.681             ;
; dataFIFO:data_hi_fifo|dcfifo:dcfifo_component|dcfifo_qis1:auto_generated|dffpipe_cf9:ws_brp|dffe8a[9]                               ; priority_FSM:priority_FSM_inst|my_state.s_lo                                                                       ; 3.677             ;
; dataFIFO:data_hi_fifo|dcfifo:dcfifo_component|dcfifo_qis1:auto_generated|dffpipe_cf9:ws_brp|dffe8a[10]                              ; priority_FSM:priority_FSM_inst|my_state.s_lo                                                                       ; 3.589             ;
; dataFIFO:data_hi_fifo|dcfifo:dcfifo_component|dcfifo_qis1:auto_generated|dffpipe_cf9:ws_bwp|dffe8a[10]                              ; priority_FSM:priority_FSM_inst|my_state.s_lo                                                                       ; 3.578             ;
; dataFIFO:data_hi_fifo|dcfifo:dcfifo_component|dcfifo_qis1:auto_generated|dffpipe_cf9:ws_bwp|dffe8a[9]                               ; priority_FSM:priority_FSM_inst|my_state.s_lo                                                                       ; 3.556             ;
; ctrlFIFO:ctrl_lo_fifo|dcfifo:dcfifo_component|dcfifo_mls1:auto_generated|a_graycounter_tv6:rdptr_g1p|counter5a6                     ; ctrlFIFO:ctrl_lo_fifo|dcfifo:dcfifo_component|dcfifo_mls1:auto_generated|a_graycounter_tv6:rdptr_g1p|counter5a15   ; 3.524             ;
; dataFIFO:data_lo_fifo|dcfifo:dcfifo_component|dcfifo_qis1:auto_generated|a_graycounter_tv6:rdptr_g1p|counter5a3                     ; dataFIFO:data_lo_fifo|dcfifo:dcfifo_component|dcfifo_qis1:auto_generated|a_graycounter_tv6:rdptr_g1p|counter5a15   ; 3.523             ;
; ctrlFIFO:ctrl_lo_fifo|dcfifo:dcfifo_component|dcfifo_mls1:auto_generated|a_graycounter_tv6:rdptr_g1p|counter5a4                     ; ctrlFIFO:ctrl_lo_fifo|dcfifo:dcfifo_component|dcfifo_mls1:auto_generated|a_graycounter_tv6:rdptr_g1p|counter5a15   ; 3.520             ;
; ctrlFIFO:ctrl_lo_fifo|dcfifo:dcfifo_component|dcfifo_mls1:auto_generated|a_graycounter_tv6:rdptr_g1p|counter5a5                     ; ctrlFIFO:ctrl_lo_fifo|dcfifo:dcfifo_component|dcfifo_mls1:auto_generated|a_graycounter_tv6:rdptr_g1p|counter5a15   ; 3.517             ;
; dataFIFO:data_hi_fifo|dcfifo:dcfifo_component|dcfifo_qis1:auto_generated|dffpipe_cf9:ws_brp|dffe8a[8]                               ; priority_FSM:priority_FSM_inst|my_state.s_lo                                                                       ; 3.501             ;
; dataFIFO:data_hi_fifo|dcfifo:dcfifo_component|dcfifo_qis1:auto_generated|dffpipe_cf9:ws_brp|dffe8a[11]                              ; priority_FSM:priority_FSM_inst|my_state.s_hi                                                                       ; 3.497             ;
; dataFIFO:data_lo_fifo|dcfifo:dcfifo_component|dcfifo_qis1:auto_generated|a_graycounter_tv6:rdptr_g1p|counter5a5                     ; dataFIFO:data_lo_fifo|dcfifo:dcfifo_component|dcfifo_qis1:auto_generated|a_graycounter_tv6:rdptr_g1p|counter5a15   ; 3.493             ;
; dataFIFO:data_lo_fifo|dcfifo:dcfifo_component|dcfifo_qis1:auto_generated|a_graycounter_tv6:rdptr_g1p|counter5a6                     ; dataFIFO:data_lo_fifo|dcfifo:dcfifo_component|dcfifo_qis1:auto_generated|a_graycounter_tv6:rdptr_g1p|counter5a15   ; 3.487             ;
; dataFIFO:data_lo_fifo|dcfifo:dcfifo_component|dcfifo_qis1:auto_generated|a_graycounter_tv6:rdptr_g1p|counter5a4                     ; dataFIFO:data_lo_fifo|dcfifo:dcfifo_component|dcfifo_qis1:auto_generated|a_graycounter_tv6:rdptr_g1p|counter5a15   ; 3.456             ;
; dataFIFO:data_lo_fifo|dcfifo:dcfifo_component|dcfifo_qis1:auto_generated|a_graycounter_tv6:rdptr_g1p|counter5a7                     ; dataFIFO:data_lo_fifo|dcfifo:dcfifo_component|dcfifo_qis1:auto_generated|a_graycounter_tv6:rdptr_g1p|counter5a15   ; 3.433             ;
; dataFIFO:data_hi_fifo|dcfifo:dcfifo_component|dcfifo_qis1:auto_generated|dffpipe_cf9:ws_bwp|dffe8a[12]                              ; priority_FSM:priority_FSM_inst|my_state.s_hi                                                                       ; 3.405             ;
; ctrlFIFO:ctrl_lo_fifo|dcfifo:dcfifo_component|dcfifo_mls1:auto_generated|a_graycounter_tv6:rdptr_g1p|counter5a7                     ; ctrlFIFO:ctrl_lo_fifo|dcfifo:dcfifo_component|dcfifo_mls1:auto_generated|a_graycounter_tv6:rdptr_g1p|counter5a15   ; 3.373             ;
; dataFIFO:data_hi_fifo|dcfifo:dcfifo_component|dcfifo_qis1:auto_generated|dffpipe_cf9:ws_bwp|dffe8a[14]                              ; priority_FSM:priority_FSM_inst|my_state.s_lo                                                                       ; 3.338             ;
; dataFIFO:data_hi_fifo|dcfifo:dcfifo_component|dcfifo_qis1:auto_generated|dffpipe_cf9:ws_bwp|dffe8a[7]                               ; priority_FSM:priority_FSM_inst|my_state.s_lo                                                                       ; 3.336             ;
; ctrlFIFO:ctrl_lo_fifo|dcfifo:dcfifo_component|dcfifo_mls1:auto_generated|a_graycounter_tv6:rdptr_g1p|counter5a3                     ; ctrlFIFO:ctrl_lo_fifo|dcfifo:dcfifo_component|dcfifo_mls1:auto_generated|a_graycounter_tv6:rdptr_g1p|counter5a15   ; 3.314             ;
; dataFIFO:data_lo_fifo|dcfifo:dcfifo_component|dcfifo_qis1:auto_generated|alt_synch_pipe_ppl:rs_dgwp|dffpipe_bf9:dffpipe5|dffe7a[4]  ; dataFIFO:data_lo_fifo|dcfifo:dcfifo_component|dcfifo_qis1:auto_generated|a_graycounter_tv6:rdptr_g1p|counter5a15   ; 3.308             ;
; dataFIFO:data_lo_fifo|dcfifo:dcfifo_component|dcfifo_qis1:auto_generated|rdptr_g[4]                                                 ; dataFIFO:data_lo_fifo|dcfifo:dcfifo_component|dcfifo_qis1:auto_generated|a_graycounter_tv6:rdptr_g1p|counter5a15   ; 3.308             ;
; dataFIFO:data_lo_fifo|dcfifo:dcfifo_component|dcfifo_qis1:auto_generated|rdptr_g[7]                                                 ; dataFIFO:data_lo_fifo|dcfifo:dcfifo_component|dcfifo_qis1:auto_generated|a_graycounter_tv6:rdptr_g1p|counter5a15   ; 3.293             ;
; dataFIFO:data_hi_fifo|dcfifo:dcfifo_component|dcfifo_qis1:auto_generated|dffpipe_cf9:ws_bwp|dffe8a[5]                               ; priority_FSM:priority_FSM_inst|my_state.s_lo                                                                       ; 3.292             ;
; dataFIFO:data_lo_fifo|dcfifo:dcfifo_component|dcfifo_qis1:auto_generated|alt_synch_pipe_ppl:rs_dgwp|dffpipe_bf9:dffpipe5|dffe7a[9]  ; dataFIFO:data_lo_fifo|dcfifo:dcfifo_component|dcfifo_qis1:auto_generated|a_graycounter_tv6:rdptr_g1p|counter5a15   ; 3.291             ;
; dataFIFO:data_lo_fifo|dcfifo:dcfifo_component|dcfifo_qis1:auto_generated|rdptr_g[8]                                                 ; dataFIFO:data_lo_fifo|dcfifo:dcfifo_component|dcfifo_qis1:auto_generated|a_graycounter_tv6:rdptr_g1p|counter5a15   ; 3.283             ;
; dataFIFO:data_lo_fifo|dcfifo:dcfifo_component|dcfifo_qis1:auto_generated|a_graycounter_tv6:rdptr_g1p|counter5a0                     ; dataFIFO:data_lo_fifo|dcfifo:dcfifo_component|dcfifo_qis1:auto_generated|a_graycounter_tv6:rdptr_g1p|counter5a15   ; 3.275             ;
; FIFO_1:stop_lo_fifo|dcfifo:dcfifo_component|dcfifo_q9q1:auto_generated|rdptr_g[9]                                                   ; FIFO_1:stop_lo_fifo|dcfifo:dcfifo_component|dcfifo_q9q1:auto_generated|a_graycounter_tv6:rdptr_g1p|counter5a15     ; 3.263             ;
; FIFO_1:stop_lo_fifo|dcfifo:dcfifo_component|dcfifo_q9q1:auto_generated|alt_synch_pipe_rpl:rs_dgwp|dffpipe_ef9:dffpipe8|dffe10a[4]   ; FIFO_1:stop_lo_fifo|dcfifo:dcfifo_component|dcfifo_q9q1:auto_generated|a_graycounter_tv6:rdptr_g1p|counter5a15     ; 3.251             ;
; FIFO_1:stop_lo_fifo|dcfifo:dcfifo_component|dcfifo_q9q1:auto_generated|rdptr_g[8]                                                   ; FIFO_1:stop_lo_fifo|dcfifo:dcfifo_component|dcfifo_q9q1:auto_generated|a_graycounter_tv6:rdptr_g1p|counter5a15     ; 3.251             ;
; FIFO_1:stop_lo_fifo|dcfifo:dcfifo_component|dcfifo_q9q1:auto_generated|rdptr_g[4]                                                   ; FIFO_1:stop_lo_fifo|dcfifo:dcfifo_component|dcfifo_q9q1:auto_generated|a_graycounter_tv6:rdptr_g1p|counter5a15     ; 3.250             ;
; dataFIFO:data_hi_fifo|dcfifo:dcfifo_component|dcfifo_qis1:auto_generated|dffpipe_cf9:ws_brp|dffe8a[5]                               ; priority_FSM:priority_FSM_inst|my_state.s_lo                                                                       ; 3.248             ;
; dataFIFO:data_lo_fifo|dcfifo:dcfifo_component|dcfifo_qis1:auto_generated|alt_synch_pipe_ppl:rs_dgwp|dffpipe_bf9:dffpipe5|dffe7a[8]  ; dataFIFO:data_lo_fifo|dcfifo:dcfifo_component|dcfifo_qis1:auto_generated|a_graycounter_tv6:rdptr_g1p|counter5a15   ; 3.247             ;
; FIFO_1:stop_lo_fifo|dcfifo:dcfifo_component|dcfifo_q9q1:auto_generated|rdptr_g[7]                                                   ; FIFO_1:stop_lo_fifo|dcfifo:dcfifo_component|dcfifo_q9q1:auto_generated|a_graycounter_tv6:rdptr_g1p|counter5a15     ; 3.238             ;
; ctrlFIFO:ctrl_lo_fifo|dcfifo:dcfifo_component|dcfifo_mls1:auto_generated|a_graycounter_tv6:rdptr_g1p|counter5a0                     ; ctrlFIFO:ctrl_lo_fifo|dcfifo:dcfifo_component|dcfifo_mls1:auto_generated|a_graycounter_tv6:rdptr_g1p|counter5a15   ; 3.233             ;
; FIFO_1:stop_lo_fifo|dcfifo:dcfifo_component|dcfifo_q9q1:auto_generated|alt_synch_pipe_rpl:rs_dgwp|dffpipe_ef9:dffpipe8|dffe10a[3]   ; FIFO_1:stop_lo_fifo|dcfifo:dcfifo_component|dcfifo_q9q1:auto_generated|a_graycounter_tv6:rdptr_g1p|counter5a15     ; 3.219             ;
; FIFO_1:stop_lo_fifo|dcfifo:dcfifo_component|dcfifo_q9q1:auto_generated|alt_synch_pipe_rpl:rs_dgwp|dffpipe_ef9:dffpipe8|dffe10a[8]   ; FIFO_1:stop_lo_fifo|dcfifo:dcfifo_component|dcfifo_q9q1:auto_generated|a_graycounter_tv6:rdptr_g1p|counter5a15     ; 3.217             ;
; FIFO_1:stop_lo_fifo|dcfifo:dcfifo_component|dcfifo_q9q1:auto_generated|rdptr_g[3]                                                   ; FIFO_1:stop_lo_fifo|dcfifo:dcfifo_component|dcfifo_q9q1:auto_generated|a_graycounter_tv6:rdptr_g1p|counter5a15     ; 3.217             ;
; dataFIFO:data_lo_fifo|dcfifo:dcfifo_component|dcfifo_qis1:auto_generated|dffpipe_cf9:ws_bwp|dffe8a[13]                              ; priority_FSM:priority_FSM_inst|my_state.s_lo                                                                       ; 3.211             ;
; dataFIFO:data_hi_fifo|dcfifo:dcfifo_component|dcfifo_qis1:auto_generated|dffpipe_cf9:ws_brp|dffe8a[4]                               ; priority_FSM:priority_FSM_inst|my_state.s_lo                                                                       ; 3.205             ;
; FIFO_1:stop_lo_fifo|dcfifo:dcfifo_component|dcfifo_q9q1:auto_generated|rdptr_g[2]                                                   ; FIFO_1:stop_lo_fifo|dcfifo:dcfifo_component|dcfifo_q9q1:auto_generated|a_graycounter_tv6:rdptr_g1p|counter5a15     ; 3.203             ;
; dataFIFO:data_lo_fifo|dcfifo:dcfifo_component|dcfifo_qis1:auto_generated|rdptr_g[5]                                                 ; dataFIFO:data_lo_fifo|dcfifo:dcfifo_component|dcfifo_qis1:auto_generated|a_graycounter_tv6:rdptr_g1p|counter5a15   ; 3.200             ;
; FIFO_1:stop_lo_fifo|dcfifo:dcfifo_component|dcfifo_q9q1:auto_generated|alt_synch_pipe_rpl:rs_dgwp|dffpipe_ef9:dffpipe8|dffe10a[7]   ; FIFO_1:stop_lo_fifo|dcfifo:dcfifo_component|dcfifo_q9q1:auto_generated|a_graycounter_tv6:rdptr_g1p|counter5a15     ; 3.199             ;
; dataFIFO:data_hi_fifo|dcfifo:dcfifo_component|dcfifo_qis1:auto_generated|dffpipe_cf9:ws_brp|dffe8a[14]                              ; priority_FSM:priority_FSM_inst|my_state.s_lo                                                                       ; 3.198             ;
; dataFIFO:data_lo_fifo|dcfifo:dcfifo_component|dcfifo_qis1:auto_generated|rdptr_g[6]                                                 ; dataFIFO:data_lo_fifo|dcfifo:dcfifo_component|dcfifo_qis1:auto_generated|a_graycounter_tv6:rdptr_g1p|counter5a15   ; 3.190             ;
; FIFO_1:stop_lo_fifo|dcfifo:dcfifo_component|dcfifo_q9q1:auto_generated|a_graycounter_tv6:rdptr_g1p|counter5a8                       ; FIFO_1:stop_lo_fifo|dcfifo:dcfifo_component|dcfifo_q9q1:auto_generated|a_graycounter_tv6:rdptr_g1p|counter5a15     ; 3.185             ;
; dataFIFO:data_lo_fifo|dcfifo:dcfifo_component|dcfifo_qis1:auto_generated|dffpipe_cf9:ws_brp|dffe8a[12]                              ; priority_FSM:priority_FSM_inst|my_state.s_lo                                                                       ; 3.182             ;
; dataFIFO:data_lo_fifo|dcfifo:dcfifo_component|dcfifo_qis1:auto_generated|dffpipe_cf9:ws_brp|dffe8a[11]                              ; priority_FSM:priority_FSM_inst|my_state.s_lo                                                                       ; 3.167             ;
; FIFO_1:stop_lo_fifo|dcfifo:dcfifo_component|dcfifo_q9q1:auto_generated|alt_synch_pipe_rpl:rs_dgwp|dffpipe_ef9:dffpipe8|dffe10a[2]   ; FIFO_1:stop_lo_fifo|dcfifo:dcfifo_component|dcfifo_q9q1:auto_generated|a_graycounter_tv6:rdptr_g1p|counter5a15     ; 3.165             ;
; FIFO_1:stop_lo_fifo|dcfifo:dcfifo_component|dcfifo_q9q1:auto_generated|a_graycounter_tv6:rdptr_g1p|counter5a10                      ; FIFO_1:stop_lo_fifo|dcfifo:dcfifo_component|dcfifo_q9q1:auto_generated|a_graycounter_tv6:rdptr_g1p|counter5a15     ; 3.154             ;
; FIFO_1:stop_lo_fifo|dcfifo:dcfifo_component|dcfifo_q9q1:auto_generated|a_graycounter_tv6:rdptr_g1p|counter5a11                      ; FIFO_1:stop_lo_fifo|dcfifo:dcfifo_component|dcfifo_q9q1:auto_generated|a_graycounter_tv6:rdptr_g1p|counter5a15     ; 3.154             ;
; FIFO_1:stop_lo_fifo|dcfifo:dcfifo_component|dcfifo_q9q1:auto_generated|rdptr_g[6]                                                   ; FIFO_1:stop_lo_fifo|dcfifo:dcfifo_component|dcfifo_q9q1:auto_generated|a_graycounter_tv6:rdptr_g1p|counter5a15     ; 3.152             ;
; FIFO_1:stop_lo_fifo|dcfifo:dcfifo_component|dcfifo_q9q1:auto_generated|a_graycounter_tv6:rdptr_g1p|counter5a9                       ; FIFO_1:stop_lo_fifo|dcfifo:dcfifo_component|dcfifo_q9q1:auto_generated|a_graycounter_tv6:rdptr_g1p|counter5a15     ; 3.149             ;
; dataFIFO:data_lo_fifo|dcfifo:dcfifo_component|dcfifo_qis1:auto_generated|dffpipe_cf9:ws_bwp|dffe8a[11]                              ; priority_FSM:priority_FSM_inst|my_state.s_lo                                                                       ; 3.143             ;
; dataFIFO:data_lo_fifo|dcfifo:dcfifo_component|dcfifo_qis1:auto_generated|a_graycounter_tv6:rdptr_g1p|counter5a1                     ; dataFIFO:data_lo_fifo|dcfifo:dcfifo_component|dcfifo_qis1:auto_generated|a_graycounter_tv6:rdptr_g1p|counter5a15   ; 3.136             ;
; dataFIFO:data_hi_fifo|dcfifo:dcfifo_component|dcfifo_qis1:auto_generated|dffpipe_cf9:ws_bwp|dffe8a[4]                               ; priority_FSM:priority_FSM_inst|my_state.s_lo                                                                       ; 3.130             ;
; dataFIFO:data_hi_fifo|dcfifo:dcfifo_component|dcfifo_qis1:auto_generated|dffpipe_cf9:ws_bwp|dffe8a[8]                               ; priority_FSM:priority_FSM_inst|my_state.s_lo                                                                       ; 3.127             ;
; dataFIFO:data_lo_fifo|dcfifo:dcfifo_component|dcfifo_qis1:auto_generated|dffpipe_cf9:ws_brp|dffe8a[14]                              ; priority_FSM:priority_FSM_inst|my_state.s_lo                                                                       ; 3.113             ;
; FIFO_1:stop_lo_fifo|dcfifo:dcfifo_component|dcfifo_q9q1:auto_generated|rdptr_g[0]                                                   ; FIFO_1:stop_lo_fifo|dcfifo:dcfifo_component|dcfifo_q9q1:auto_generated|a_graycounter_tv6:rdptr_g1p|counter5a15     ; 3.103             ;
; dataFIFO:data_lo_fifo|dcfifo:dcfifo_component|dcfifo_qis1:auto_generated|dffpipe_cf9:ws_brp|dffe8a[9]                               ; priority_FSM:priority_FSM_inst|my_state.s_lo                                                                       ; 3.095             ;
; FIFO_1:stop_hi_fifo|dcfifo:dcfifo_component|dcfifo_q9q1:auto_generated|alt_synch_pipe_rpl:rs_dgwp|dffpipe_ef9:dffpipe8|dffe10a[4]   ; FIFO_1:stop_hi_fifo|dcfifo:dcfifo_component|dcfifo_q9q1:auto_generated|a_graycounter_tv6:rdptr_g1p|counter5a2      ; 3.092             ;
; FIFO_1:stop_hi_fifo|dcfifo:dcfifo_component|dcfifo_q9q1:auto_generated|rdptr_g[4]                                                   ; FIFO_1:stop_hi_fifo|dcfifo:dcfifo_component|dcfifo_q9q1:auto_generated|a_graycounter_tv6:rdptr_g1p|counter5a2      ; 3.090             ;
; ctrlFIFO:ctrl_hi_fifo|dcfifo:dcfifo_component|dcfifo_mls1:auto_generated|a_graycounter_tv6:rdptr_g1p|counter5a8                     ; ctrlFIFO:ctrl_hi_fifo|dcfifo:dcfifo_component|dcfifo_mls1:auto_generated|a_graycounter_tv6:rdptr_g1p|counter5a14   ; 3.088             ;
; dataFIFO:data_hi_fifo|dcfifo:dcfifo_component|dcfifo_qis1:auto_generated|dffpipe_cf9:ws_bwp|dffe8a[3]                               ; priority_FSM:priority_FSM_inst|my_state.s_lo                                                                       ; 3.084             ;
; dataFIFO:data_lo_fifo|dcfifo:dcfifo_component|dcfifo_qis1:auto_generated|dffpipe_cf9:ws_bwp|dffe8a[9]                               ; priority_FSM:priority_FSM_inst|my_state.s_lo                                                                       ; 3.078             ;
; FIFO_1:stop_hi_fifo|dcfifo:dcfifo_component|dcfifo_q9q1:auto_generated|rdptr_g[7]                                                   ; FIFO_1:stop_hi_fifo|dcfifo:dcfifo_component|dcfifo_q9q1:auto_generated|a_graycounter_tv6:rdptr_g1p|counter5a2      ; 3.076             ;
; dataFIFO:data_lo_fifo|dcfifo:dcfifo_component|dcfifo_qis1:auto_generated|dffpipe_cf9:ws_bwp|dffe8a[14]                              ; priority_FSM:priority_FSM_inst|my_state.s_lo                                                                       ; 3.075             ;
; dataFIFO:data_lo_fifo|dcfifo:dcfifo_component|dcfifo_qis1:auto_generated|alt_synch_pipe_ppl:rs_dgwp|dffpipe_bf9:dffpipe5|dffe7a[5]  ; dataFIFO:data_lo_fifo|dcfifo:dcfifo_component|dcfifo_qis1:auto_generated|a_graycounter_tv6:rdptr_g1p|counter5a15   ; 3.070             ;
; dataFIFO:data_lo_fifo|dcfifo:dcfifo_component|dcfifo_qis1:auto_generated|dffpipe_cf9:ws_bwp|dffe8a[12]                              ; priority_FSM:priority_FSM_inst|my_state.s_lo                                                                       ; 3.064             ;
; ctrlFIFO:ctrl_lo_fifo|dcfifo:dcfifo_component|dcfifo_mls1:auto_generated|alt_synch_pipe_tpl:rs_dgwp|dffpipe_gf9:dffpipe8|dffe10a[9] ; ctrlFIFO:ctrl_lo_fifo|dcfifo:dcfifo_component|dcfifo_mls1:auto_generated|a_graycounter_tv6:rdptr_g1p|counter5a15   ; 3.063             ;
; ctrlFIFO:ctrl_lo_fifo|dcfifo:dcfifo_component|dcfifo_mls1:auto_generated|alt_synch_pipe_tpl:rs_dgwp|dffpipe_gf9:dffpipe8|dffe10a[4] ; ctrlFIFO:ctrl_lo_fifo|dcfifo:dcfifo_component|dcfifo_mls1:auto_generated|a_graycounter_tv6:rdptr_g1p|counter5a15   ; 3.062             ;
; dataFIFO:data_hi_fifo|dcfifo:dcfifo_component|dcfifo_qis1:auto_generated|alt_synch_pipe_ppl:rs_dgwp|dffpipe_bf9:dffpipe5|dffe7a[9]  ; dataFIFO:data_hi_fifo|dcfifo:dcfifo_component|dcfifo_qis1:auto_generated|a_graycounter_tv6:rdptr_g1p|counter5a8    ; 3.062             ;
; dataFIFO:data_lo_fifo|dcfifo:dcfifo_component|dcfifo_qis1:auto_generated|alt_synch_pipe_ppl:rs_dgwp|dffpipe_bf9:dffpipe5|dffe7a[6]  ; dataFIFO:data_lo_fifo|dcfifo:dcfifo_component|dcfifo_qis1:auto_generated|a_graycounter_tv6:rdptr_g1p|counter5a15   ; 3.061             ;
; ctrlFIFO:ctrl_lo_fifo|dcfifo:dcfifo_component|dcfifo_mls1:auto_generated|rdptr_g[9]                                                 ; ctrlFIFO:ctrl_lo_fifo|dcfifo:dcfifo_component|dcfifo_mls1:auto_generated|a_graycounter_tv6:rdptr_g1p|counter5a15   ; 3.060             ;
; ctrlFIFO:ctrl_lo_fifo|dcfifo:dcfifo_component|dcfifo_mls1:auto_generated|rdptr_g[4]                                                 ; ctrlFIFO:ctrl_lo_fifo|dcfifo:dcfifo_component|dcfifo_mls1:auto_generated|a_graycounter_tv6:rdptr_g1p|counter5a15   ; 3.059             ;
; dataFIFO:data_hi_fifo|dcfifo:dcfifo_component|dcfifo_qis1:auto_generated|rdptr_g[3]                                                 ; dataFIFO:data_hi_fifo|dcfifo:dcfifo_component|dcfifo_qis1:auto_generated|a_graycounter_tv6:rdptr_g1p|counter5a8    ; 3.058             ;
; FIFO_1:stop_hi_fifo|dcfifo:dcfifo_component|dcfifo_q9q1:auto_generated|alt_synch_pipe_rpl:rs_dgwp|dffpipe_ef9:dffpipe8|dffe10a[8]   ; FIFO_1:stop_hi_fifo|dcfifo:dcfifo_component|dcfifo_q9q1:auto_generated|a_graycounter_tv6:rdptr_g1p|counter5a2      ; 3.054             ;
; dataFIFO:data_lo_fifo|dcfifo:dcfifo_component|dcfifo_qis1:auto_generated|a_graycounter_tv6:rdptr_g1p|counter5a2                     ; dataFIFO:data_lo_fifo|dcfifo:dcfifo_component|dcfifo_qis1:auto_generated|a_graycounter_tv6:rdptr_g1p|counter5a15   ; 3.053             ;
; dataFIFO:data_hi_fifo|dcfifo:dcfifo_component|dcfifo_qis1:auto_generated|dffpipe_cf9:ws_brp|dffe8a[2]                               ; priority_FSM:priority_FSM_inst|my_state.s_lo                                                                       ; 3.053             ;
; dataFIFO:data_lo_fifo|dcfifo:dcfifo_component|dcfifo_qis1:auto_generated|alt_synch_pipe_ppl:rs_dgwp|dffpipe_bf9:dffpipe5|dffe7a[10] ; dataFIFO:data_lo_fifo|dcfifo:dcfifo_component|dcfifo_qis1:auto_generated|a_graycounter_tv6:rdptr_g1p|counter5a15   ; 3.052             ;
; dataFIFO:data_lo_fifo|dcfifo:dcfifo_component|dcfifo_qis1:auto_generated|rdptr_g[10]                                                ; dataFIFO:data_lo_fifo|dcfifo:dcfifo_component|dcfifo_qis1:auto_generated|a_graycounter_tv6:rdptr_g1p|counter5a15   ; 3.050             ;
; ctrlFIFO:ctrl_lo_fifo|dcfifo:dcfifo_component|dcfifo_mls1:auto_generated|rdptr_g[7]                                                 ; ctrlFIFO:ctrl_lo_fifo|dcfifo:dcfifo_component|dcfifo_mls1:auto_generated|a_graycounter_tv6:rdptr_g1p|counter5a15   ; 3.049             ;
; ctrlFIFO:ctrl_lo_fifo|dcfifo:dcfifo_component|dcfifo_mls1:auto_generated|rdptr_g[8]                                                 ; ctrlFIFO:ctrl_lo_fifo|dcfifo:dcfifo_component|dcfifo_mls1:auto_generated|a_graycounter_tv6:rdptr_g1p|counter5a15   ; 3.049             ;
; FIFO_1:stop_lo_fifo|dcfifo:dcfifo_component|dcfifo_q9q1:auto_generated|a_graycounter_tv6:rdptr_g1p|counter5a3                       ; FIFO_1:stop_lo_fifo|dcfifo:dcfifo_component|dcfifo_q9q1:auto_generated|a_graycounter_tv6:rdptr_g1p|counter5a15     ; 3.048             ;
; FIFO_1:stop_hi_fifo|dcfifo:dcfifo_component|dcfifo_q9q1:auto_generated|alt_synch_pipe_rpl:rs_dgwp|dffpipe_ef9:dffpipe8|dffe10a[3]   ; FIFO_1:stop_hi_fifo|dcfifo:dcfifo_component|dcfifo_q9q1:auto_generated|a_graycounter_tv6:rdptr_g1p|counter5a2      ; 3.046             ;
; FIFO_1:stop_hi_fifo|dcfifo:dcfifo_component|dcfifo_q9q1:auto_generated|rdptr_g[3]                                                   ; FIFO_1:stop_hi_fifo|dcfifo:dcfifo_component|dcfifo_q9q1:auto_generated|a_graycounter_tv6:rdptr_g1p|counter5a2      ; 3.045             ;
; dataFIFO:data_lo_fifo|dcfifo:dcfifo_component|dcfifo_qis1:auto_generated|dffpipe_cf9:ws_brp|dffe8a[10]                              ; priority_FSM:priority_FSM_inst|my_state.s_lo                                                                       ; 3.042             ;
; dataFIFO:data_lo_fifo|dcfifo:dcfifo_component|dcfifo_qis1:auto_generated|dffpipe_cf9:ws_bwp|dffe8a[10]                              ; priority_FSM:priority_FSM_inst|my_state.s_lo                                                                       ; 3.041             ;
; dataFIFO:data_hi_fifo|dcfifo:dcfifo_component|dcfifo_qis1:auto_generated|dffpipe_cf9:ws_brp|dffe8a[7]                               ; priority_FSM:priority_FSM_inst|my_state.s_lo                                                                       ; 3.041             ;
; FIFO_1:stop_hi_fifo|dcfifo:dcfifo_component|dcfifo_q9q1:auto_generated|alt_synch_pipe_rpl:rs_dgwp|dffpipe_ef9:dffpipe8|dffe10a[7]   ; FIFO_1:stop_hi_fifo|dcfifo:dcfifo_component|dcfifo_q9q1:auto_generated|a_graycounter_tv6:rdptr_g1p|counter5a2      ; 3.040             ;
; dataFIFO:data_lo_fifo|dcfifo:dcfifo_component|dcfifo_qis1:auto_generated|rdptr_g[13]                                                ; dataFIFO:data_lo_fifo|dcfifo:dcfifo_component|dcfifo_qis1:auto_generated|a_graycounter_tv6:rdptr_g1p|counter5a15   ; 3.035             ;
; ctrlFIFO:ctrl_lo_fifo|dcfifo:dcfifo_component|dcfifo_mls1:auto_generated|alt_synch_pipe_tpl:rs_dgwp|dffpipe_gf9:dffpipe8|dffe10a[3] ; ctrlFIFO:ctrl_lo_fifo|dcfifo:dcfifo_component|dcfifo_mls1:auto_generated|a_graycounter_tv6:rdptr_g1p|counter5a15   ; 3.032             ;
; FIFO_1:stop_hi_fifo|dcfifo:dcfifo_component|dcfifo_q9q1:auto_generated|rdptr_g[1]                                                   ; FIFO_1:stop_hi_fifo|dcfifo:dcfifo_component|dcfifo_q9q1:auto_generated|a_graycounter_tv6:rdptr_g1p|counter5a2      ; 3.031             ;
; ctrlFIFO:ctrl_lo_fifo|dcfifo:dcfifo_component|dcfifo_mls1:auto_generated|rdptr_g[3]                                                 ; ctrlFIFO:ctrl_lo_fifo|dcfifo:dcfifo_component|dcfifo_mls1:auto_generated|a_graycounter_tv6:rdptr_g1p|counter5a15   ; 3.030             ;
+-------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+-------------------+
Note: This table only shows the top 100 path(s) that have the largest delay added for hold.


+-----------------+
; Fitter Messages ;
+-----------------+
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 2 of the 2 processors detected
Info (119006): Selected device 5CEBA4F23C7 for design "Xmit"
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Info (171003): Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time
Warning (292013): Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature.
Warning (15714): Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details
Info (176045): Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements.
Critical Warning (169085): No exact pin location assignment(s) for 81 pins of 81 total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report.
Info (184020): Starting Fitter periphery placement operations
Info (11191): Automatically promoted 3 clocks (3 global)
    Info (11162): clk_sys~inputCLKENA0 with 1579 fanout uses global clock CLKCTRL_G10
        Info (12525): This signal is driven by core routing -- it may be moved during placement to reduce routing delays
    Info (11162): reset~inputCLKENA0 with 1909 fanout uses global clock CLKCTRL_G8
    Info (11162): clk_phy~inputCLKENA0 with 21 fanout uses global clock CLKCTRL_G11
Warning (16406): 1 global input pin(s) will use non-dedicated clock routing
    Warning (16469): Source REFCLK I/O cannot be routed using dedicated clock routing for global clock driver clk_sys~inputCLKENA0, placed at CLKCTRL_G10
        Info (179012): Refclk input I/O pad clk_sys is placed onto PIN_P9
Info (184021): Fitter periphery placement operations ending: elapsed time is 00:00:00
Info (176233): Starting register packing
Warning (335093): TimeQuest Timing Analyzer is analyzing 1 combinational loops as latches. For more details, run the Check Timing command in the TimeQuest Timing Analyzer or view the "User-Specified and Inferred Latches" table in the Analysis & Synthesis report.
Info (332164): Evaluating HDL-embedded SDC commands
    Info (332165): Entity dcfifo_2aq1
        Info (332166): set_false_path -from *rdptr_g* -to *ws_dgrp|dffpipe_ve9:dffpipe17|dffe18a* 
        Info (332166): set_false_path -from *delayed_wrptr_g* -to *rs_dgwp|dffpipe_ue9:dffpipe14|dffe15a* 
    Info (332165): Entity dcfifo_mls1
        Info (332166): set_false_path -from *rdptr_g* -to *ws_dgrp|dffpipe_hf9:dffpipe11|dffe12a* 
        Info (332166): set_false_path -from *delayed_wrptr_g* -to *rs_dgwp|dffpipe_gf9:dffpipe8|dffe9a* 
    Info (332165): Entity dcfifo_q9q1
        Info (332166): set_false_path -from *rdptr_g* -to *ws_dgrp|dffpipe_ff9:dffpipe11|dffe12a* 
        Info (332166): set_false_path -from *delayed_wrptr_g* -to *rs_dgwp|dffpipe_ef9:dffpipe8|dffe9a* 
    Info (332165): Entity dcfifo_qis1
        Info (332166): set_false_path -from *rdptr_g* -to *ws_dgrp|dffpipe_df9:dffpipe9|dffe10a* 
        Info (332166): set_false_path -from *delayed_wrptr_g* -to *rs_dgwp|dffpipe_bf9:dffpipe5|dffe6a* 
    Info (332165): Entity dcfifo_ucq1
        Info (332166): set_false_path -from *rdptr_g* -to *ws_dgrp|dffpipe_8f9:dffpipe11|dffe12a* 
        Info (332166): set_false_path -from *delayed_wrptr_g* -to *rs_dgwp|dffpipe_7f9:dffpipe8|dffe9a* 
Critical Warning (332012): Synopsys Design Constraints File file not found: 'Xmit.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design.
Info (332144): No user constrained base clocks found in the design
Info (332097): The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network.
    Info (332098): Cell: clk_phy_2~2  from: datac  to: combout
Info (332143): No user constrained clock uncertainty found in the design. Calling "derive_clock_uncertainty"
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Info (332130): Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time.
Info (176235): Finished register packing
    Extra Info (176219): No registers were packed into other blocks
Warning (15705): Ignored locations or region assignments to the following nodes
    Warning (15706): Node "clk" is assigned to location or region, but does not exist in design
    Warning (15706): Node "clk_out" is assigned to location or region, but does not exist in design
    Warning (15706): Node "data_in[0]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "data_in[1]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "data_in[2]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "data_in[3]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "data_in[4]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "data_in[5]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "data_in[6]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "data_in[7]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "data_out[0]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "data_out[1]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "data_out[2]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "data_out[3]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "rst_n" is assigned to location or region, but does not exist in design
    Warning (15706): Node "rst_out" is assigned to location or region, but does not exist in design
Info (11798): Fitter preparation operations ending: elapsed time is 00:00:12
Info (170189): Fitter placement preparation operations beginning
Info (14951): The Fitter is using Advanced Physical Optimization.
Info (170190): Fitter placement preparation operations ending: elapsed time is 00:00:31
Info (170191): Fitter placement operations beginning
Info (170137): Fitter placement was successful
Info (170192): Fitter placement operations ending: elapsed time is 00:00:57
Info (170193): Fitter routing operations beginning
Info (170089): 6e+03 ns of routing delay (approximately 5.9% of available device routing delay) has been added to meet hold timing. For more information, refer to the Estimated Delay Added for Hold Timing section in the Fitter report.
Info (170195): Router estimated average interconnect usage is 8% of the available device resources
    Info (170196): Router estimated peak interconnect usage is 25% of the available device resources in the region that extends from location X33_Y11 to location X43_Y22
Info (170199): The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time.
    Info (170201): Optimizations that may affect the design's routability were skipped
Info (170194): Fitter routing operations ending: elapsed time is 00:02:40
Info (11888): Total time spent on timing analysis during the Fitter is 27.30 seconds.
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (11801): Fitter post-fit operations ending: elapsed time is 00:00:36
Warning (171167): Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information.
Info (144001): Generated suppressed messages file C:/altera_lite/16.0/xlit/Xmit/output_files/Xmit.fit.smsg
Info: Quartus Prime Fitter was successful. 0 errors, 27 warnings
    Info: Peak virtual memory: 2105 megabytes
    Info: Processing ended: Tue Dec 13 20:23:17 2016
    Info: Elapsed time: 00:05:21
    Info: Total CPU time (on all processors): 00:07:43


+----------------------------+
; Fitter Suppressed Messages ;
+----------------------------+
The suppressed messages can be found in C:/altera_lite/16.0/xlit/Xmit/output_files/Xmit.fit.smsg.


