# uart
Verilog UART (Universal Asynchronous Receiver/Transmitter)

## Project Goals
The goal with this project is to learn about cocotb

## State Machine
The state machine used in this project is:
	3 always block FSM - registered outputs
	https://www.sunburst-design.com/papers/CummingsSNUG2019SV\_FSM1.pdf

## Reset circuitry
Determine need for asynchronous resets
	http://www.sunburst-design.com/papers/CummingsSNUG2002SJ\_Resets.pdf
