// Seed: 2368630863
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  input wire id_5;
  inout wire id_4;
  inout wire id_3;
  inout wire id_2;
  output wire id_1;
  logic ["" : 1  ==  -1] id_6;
  wire [-1 : -1] id_7;
endmodule
module module_1 #(
    parameter id_0 = 32'd73,
    parameter id_2 = 32'd37
) (
    input wire _id_0
    , _id_2
);
  logic [id_0  ==  id_0 : id_0] id_3, id_4;
  parameter id_5 = 1;
  wire [-1 : {  id_2  ,  id_2  -  -1  }] id_6, id_7;
  parameter id_8 = id_5;
  wire id_9;
  module_0 modCall_1 (
      id_6,
      id_8,
      id_9,
      id_5,
      id_8
  );
  wire id_10;
endmodule
