#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "C:\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\va_math.vpi";
S_0000025435390780 .scope module, "tb_instruction_fetch" "tb_instruction_fetch" 2 3;
 .timescale -9 -12;
P_0000025435363440 .param/l "A_WIDTH" 0 2 6, +C4<00000000000000000000000000100000>;
P_0000025435363478 .param/l "I_WIDTH" 0 2 5, +C4<00000000000000000000000000100000>;
P_00000254353634b0 .param/l "PC_WIDTH" 0 2 7, +C4<00000000000000000000000000100000>;
v0000025435401fe0_0 .var "alu_pc_value", 31 0;
v0000025435401540_0 .var "change_pc", 0 0;
v0000025435400b40_0 .var "f_clk", 0 0;
v0000025435400e60_0 .var "f_rst_n", 0 0;
v0000025435402120_0 .var "i_ack", 0 0;
v00000254354019a0_0 .var "i_instr", 31 0;
v0000025435400aa0_0 .var "i_stall", 0 0;
v00000254354012c0_0 .net "o_addr_instr", 31 0, v0000025435390300_0;  1 drivers
v00000254354015e0_0 .net "o_ce", 0 0, v00000254353906c0_0;  1 drivers
v0000025435400640_0 .net "o_instr", 31 0, v0000025435390440_0;  1 drivers
v0000025435401680_0 .net "o_syn", 0 0, v000002543538fc20_0;  1 drivers
v0000025435401e00_0 .net "pc", 31 0, v000002543538f900_0;  1 drivers
S_0000025435389050 .scope task, "do_jump" "do_jump" 2 93, 2 93 0, S_0000025435390780;
 .timescale -9 -12;
v000002543538fd60_0 .var "new_pc", 31 0;
E_000002543538d470 .event posedge, v0000025435390260_0;
TD_tb_instruction_fetch.do_jump ;
    %load/vec4 v000002543538fd60_0;
    %store/vec4 v0000025435401fe0_0, 0, 32;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000025435401540_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000025435402120_0, 0, 1;
    %wait E_000002543538d470;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000025435401540_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000025435402120_0, 0, 1;
    %wait E_000002543538d470;
    %end;
S_00000254354000a0 .scope task, "do_reset" "do_reset" 2 54, 2 54 0, S_0000025435390780;
 .timescale -9 -12;
v00000254353903a0_0 .var/i "cycles", 31 0;
TD_tb_instruction_fetch.do_reset ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000025435400e60_0, 0, 1;
    %load/vec4 v00000254353903a0_0;
T_1.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_1.1, 5;
    %jmp/1 T_1.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_000002543538d470;
    %jmp T_1.0;
T_1.1 ;
    %pop/vec4 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000025435400e60_0, 0, 1;
    %wait E_000002543538d470;
    %end;
S_0000025435400230 .scope module, "dut" "instruction_fetch" 2 34, 3 4 0, S_0000025435390780;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "f_clk";
    .port_info 1 /INPUT 1 "f_rst_n";
    .port_info 2 /INPUT 32 "i_instr";
    .port_info 3 /OUTPUT 32 "o_instr";
    .port_info 4 /OUTPUT 32 "o_addr_instr";
    .port_info 5 /INPUT 1 "change_pc";
    .port_info 6 /INPUT 32 "alu_pc_value";
    .port_info 7 /OUTPUT 32 "pc";
    .port_info 8 /OUTPUT 1 "o_syn";
    .port_info 9 /INPUT 1 "i_ack";
    .port_info 10 /INPUT 1 "i_stall";
    .port_info 11 /OUTPUT 1 "o_ce";
P_0000025435394f80 .param/l "A_WIDTH" 0 3 6, +C4<00000000000000000000000000100000>;
P_0000025435394fb8 .param/l "I_WIDTH" 0 3 5, +C4<00000000000000000000000000100000>;
P_0000025435394ff0 .param/l "PC_WIDTH" 0 3 7, +C4<00000000000000000000000000100000>;
L_00000254353a2170 .functor OR 1, v000002543538fb80_0, v0000025435400aa0_0, C4<0>, C4<0>;
L_00000254353a2090 .functor AND 1, v000002543538fc20_0, L_0000025435400f00, C4<1>, C4<1>;
L_00000254353a2330 .functor OR 1, L_00000254353a2170, L_00000254353a2090, C4<0>, C4<0>;
L_00000254353a2720 .functor OR 1, L_00000254353a2330, L_0000025435401360, C4<0>, C4<0>;
v000002543538fe00_0 .net *"_ivl_11", 0 0, L_0000025435401360;  1 drivers
v000002543538f9a0_0 .net *"_ivl_3", 0 0, L_00000254353a2170;  1 drivers
v000002543538ffe0_0 .net *"_ivl_5", 0 0, L_0000025435400f00;  1 drivers
v00000254353904e0_0 .net *"_ivl_7", 0 0, L_00000254353a2090;  1 drivers
v0000025435390580_0 .net *"_ivl_9", 0 0, L_00000254353a2330;  1 drivers
v0000025435390120_0 .net "alu_pc_value", 31 0, v0000025435401fe0_0;  1 drivers
v000002543538fc20_0 .var "ce", 0 0;
v000002543538fea0_0 .var "ce_d", 0 0;
v000002543538fcc0_0 .net "change_pc", 0 0, v0000025435401540_0;  1 drivers
v0000025435390260_0 .net "f_clk", 0 0, v0000025435400b40_0;  1 drivers
v000002543538ff40_0 .net "f_rst_n", 0 0, v0000025435400e60_0;  1 drivers
v0000025435390080_0 .net "i_ack", 0 0, v0000025435402120_0;  1 drivers
v00000254353901c0_0 .var "i_addr_instr", 31 0;
v000002543538fae0_0 .net "i_instr", 31 0, v00000254354019a0_0;  1 drivers
v000002543538fa40_0 .net "i_stall", 0 0, v0000025435400aa0_0;  1 drivers
v0000025435390300_0 .var "o_addr_instr", 31 0;
v00000254353906c0_0 .var "o_ce", 0 0;
v0000025435390440_0 .var "o_instr", 31 0;
v000002543538f860_0 .net "o_syn", 0 0, v000002543538fc20_0;  alias, 1 drivers
v000002543538f900_0 .var "pc", 31 0;
v0000025435390620_0 .var "prev_pc", 31 0;
v000002543538f7c0_0 .net "stall", 0 0, L_00000254353a2720;  1 drivers
v000002543538fb80_0 .var "stall_fetch", 0 0;
E_000002543538e270/0 .event negedge, v000002543538ff40_0;
E_000002543538e270/1 .event posedge, v0000025435390260_0;
E_000002543538e270 .event/or E_000002543538e270/0, E_000002543538e270/1;
L_0000025435400f00 .reduce/nor v0000025435402120_0;
L_0000025435401360 .reduce/nor v000002543538fc20_0;
S_00000254354003c0 .scope task, "introduce_stall" "introduce_stall" 2 81, 2 81 0, S_0000025435390780;
 .timescale -9 -12;
v0000025435402080_0 .var/i "stall_cycles", 31 0;
TD_tb_instruction_fetch.introduce_stall ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000025435400aa0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000025435402120_0, 0, 1;
    %load/vec4 v0000025435402080_0;
T_2.2 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_2.3, 5;
    %jmp/1 T_2.3, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_000002543538d470;
    %jmp T_2.2;
T_2.3 ;
    %pop/vec4 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000025435400aa0_0, 0, 1;
    %wait E_000002543538d470;
    %end;
S_0000025435402560 .scope task, "send_instruction" "send_instruction" 2 65, 2 65 0, S_0000025435390780;
 .timescale -9 -12;
v0000025435401f40_0 .var "instr_val", 31 0;
TD_tb_instruction_fetch.send_instruction ;
    %load/vec4 v0000025435401f40_0;
    %store/vec4 v00000254354019a0_0, 0, 32;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000025435402120_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000025435400aa0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000025435401540_0, 0, 1;
    %wait E_000002543538d470;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000025435402120_0, 0, 1;
    %wait E_000002543538d470;
    %end;
    .scope S_0000025435400230;
T_4 ;
    %wait E_000002543538e270;
    %load/vec4 v000002543538ff40_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002543538fc20_0, 0;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v000002543538fcc0_0;
    %flag_set/vec4 9;
    %jmp/1 T_4.5, 9;
    %load/vec4 v0000025435390080_0;
    %flag_set/vec4 10;
    %flag_or 9, 10;
T_4.5;
    %flag_get/vec4 9;
    %jmp/0 T_4.4, 9;
    %load/vec4 v000002543538fa40_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/1 T_4.6, 9;
    %load/vec4 v000002543538fb80_0;
    %or;
T_4.6;
    %nor/r;
    %and;
T_4.4;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.2, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002543538fc20_0, 0;
    %jmp T_4.3;
T_4.2 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002543538fc20_0, 0;
T_4.3 ;
T_4.1 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0000025435400230;
T_5 ;
    %wait E_000002543538e270;
    %load/vec4 v000002543538ff40_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000025435390440_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000002543538f900_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v00000254353901c0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000025435390300_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000025435390620_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002543538fea0_0, 0;
    %jmp T_5.1;
T_5.0 ;
    %load/vec4 v000002543538fc20_0;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_5.6, 10;
    %load/vec4 v0000025435390080_0;
    %and;
T_5.6;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_5.5, 9;
    %load/vec4 v000002543538f7c0_0;
    %nor/r;
    %and;
T_5.5;
    %flag_set/vec4 8;
    %jmp/1 T_5.4, 8;
    %load/vec4 v000002543538f7c0_0;
    %flag_set/vec4 11;
    %flag_get/vec4 11;
    %jmp/0 T_5.8, 11;
    %load/vec4 v00000254353906c0_0;
    %nor/r;
    %and;
T_5.8;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_5.7, 10;
    %load/vec4 v000002543538fc20_0;
    %and;
T_5.7;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_5.4;
    %jmp/0xz  T_5.2, 8;
    %load/vec4 v0000025435390620_0;
    %assign/vec4 v00000254353901c0_0, 0;
    %load/vec4 v00000254353901c0_0;
    %assign/vec4 v0000025435390300_0, 0;
    %load/vec4 v000002543538fae0_0;
    %assign/vec4 v0000025435390440_0, 0;
T_5.2 ;
    %load/vec4 v000002543538f7c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.9, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000254353906c0_0, 0;
    %jmp T_5.10;
T_5.9 ;
    %load/vec4 v000002543538fea0_0;
    %assign/vec4 v00000254353906c0_0, 0;
T_5.10 ;
    %load/vec4 v0000025435390080_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.11, 8;
    %load/vec4 v000002543538f900_0;
    %assign/vec4 v0000025435390620_0, 0;
    %load/vec4 v000002543538fcc0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.13, 8;
    %load/vec4 v0000025435390120_0;
    %assign/vec4 v000002543538f900_0, 0;
    %jmp T_5.14;
T_5.13 ;
    %load/vec4 v000002543538f900_0;
    %addi 4, 0, 32;
    %assign/vec4 v000002543538f900_0, 0;
    %load/vec4 v000002543538fc20_0;
    %assign/vec4 v000002543538fea0_0, 0;
T_5.14 ;
T_5.11 ;
T_5.1 ;
    %jmp T_5;
    .thread T_5;
    .scope S_0000025435390780;
T_6 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000025435400b40_0, 0, 1;
    %end;
    .thread T_6;
    .scope S_0000025435390780;
T_7 ;
    %delay 5000, 0;
    %load/vec4 v0000025435400b40_0;
    %inv;
    %store/vec4 v0000025435400b40_0, 0, 1;
    %jmp T_7;
    .thread T_7;
    .scope S_0000025435390780;
T_8 ;
    %vpi_call 2 108 "$display", "Time |   rst  | addr_req | instr_in  | ack | stall | syn | ce_out | pc_out | fetched_instr" {0 0 0};
    %vpi_call 2 109 "$monitor", "%4t |   %b    | %h  | %h |  %b  |   %b   |  %b  |   %b    | %h | %h", $time, v0000025435400e60_0, v00000254354012c0_0, v00000254354019a0_0, v0000025435402120_0, v0000025435400aa0_0, v0000025435401680_0, v00000254354015e0_0, v0000025435401e00_0, v0000025435400640_0 {0 0 0};
    %end;
    .thread T_8;
    .scope S_0000025435390780;
T_9 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000254354019a0_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000025435402120_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000025435400aa0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000025435401540_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000025435401fe0_0, 0, 32;
    %pushi/vec4 2, 0, 32;
    %store/vec4 v00000254353903a0_0, 0, 32;
    %fork TD_tb_instruction_fetch.do_reset, S_00000254354000a0;
    %join;
    %pushi/vec4 2694881440, 0, 32;
    %store/vec4 v0000025435401f40_0, 0, 32;
    %fork TD_tb_instruction_fetch.send_instruction, S_0000025435402560;
    %join;
    %pushi/vec4 2981212593, 0, 32;
    %store/vec4 v0000025435401f40_0, 0, 32;
    %fork TD_tb_instruction_fetch.send_instruction, S_0000025435402560;
    %join;
    %pushi/vec4 3267543746, 0, 32;
    %store/vec4 v0000025435401f40_0, 0, 32;
    %fork TD_tb_instruction_fetch.send_instruction, S_0000025435402560;
    %join;
    %pushi/vec4 3, 0, 32;
    %store/vec4 v0000025435402080_0, 0, 32;
    %fork TD_tb_instruction_fetch.introduce_stall, S_00000254354003c0;
    %join;
    %pushi/vec4 3553874899, 0, 32;
    %store/vec4 v0000025435401f40_0, 0, 32;
    %fork TD_tb_instruction_fetch.send_instruction, S_0000025435402560;
    %join;
    %pushi/vec4 256, 0, 32;
    %store/vec4 v000002543538fd60_0, 0, 32;
    %fork TD_tb_instruction_fetch.do_jump, S_0000025435389050;
    %join;
    %pushi/vec4 3840206052, 0, 32;
    %store/vec4 v0000025435401f40_0, 0, 32;
    %fork TD_tb_instruction_fetch.send_instruction, S_0000025435402560;
    %join;
    %pushi/vec4 4126537205, 0, 32;
    %store/vec4 v0000025435401f40_0, 0, 32;
    %fork TD_tb_instruction_fetch.send_instruction, S_0000025435402560;
    %join;
    %delay 20000, 0;
    %vpi_call 2 145 "$display", "Test completed." {0 0 0};
    %vpi_call 2 146 "$finish" {0 0 0};
    %end;
    .thread T_9;
# The file index is used to find the file name in the following table.
:file_names 4;
    "N/A";
    "<interactive>";
    ".\tb_fetch.v";
    "./fetch.v";
