============================================================
  Generated by:           Genus(TM) Synthesis Solution 23.12-s086_1
  Generated on:           Apr 03 2025  02:59:19 pm
  Module:                 carry_select_adder_46814_32bits
  Operating conditions:   tt_025C_1v80 
  Interconnect mode:      global
  Area mode:              physical library
============================================================


Path 1: MET (193750 ps) Path Delay Check
     Startpoint: (F) B[18]
       Endpoint: (F) S[31]

                   Capture    Launch  
      Path Delay:+  200000         -  
      Drv Adjust:+       0         0  
         Arrival:=  200000            
                                      
   Required Time:=  200000            
       Data Path:-    6250            
           Slack:=  193750            

Exceptions/Constraints:
  max_delay            200000           constraints.sdc_line_1 

#-----------------------------------------------------------------------------------------------------------------------------------------------------
#                       Timing Point                         Flags     Arc     Edge          Cell            Fanout Load Trans Delay Arrival Instance 
#                                                                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------------------------------------------------------
  B[18]                                                      -       -         F     (arrival)                    3 11.3  1000     0       0    (-,-) 
  CSA_BLOCKS[3].RCA_C0/F1A/g28__6260/COUT                    -       A->COUT   F     sky130_fd_sc_hd__ha_1        1  7.9    86   601     601    (-,-) 
  CSA_BLOCKS[3].RCA_C0/full_adder_loop[1].FA/g65__4319/COUT  -       A->COUT   F     sky130_fd_sc_hd__fa_1        1  5.8    96   445    1047    (-,-) 
  CSA_BLOCKS[3].RCA_C0/full_adder_loop[2].FA/g65__8428/COUT  -       CIN->COUT F     sky130_fd_sc_hd__fa_1        1  5.8    96   396    1443    (-,-) 
  CSA_BLOCKS[3].RCA_C0/full_adder_loop[3].FA/g65__5526/COUT  -       CIN->COUT F     sky130_fd_sc_hd__fa_1        1  5.8    96   396    1839    (-,-) 
  CSA_BLOCKS[3].RCA_C0/full_adder_loop[4].FA/g65__6783/COUT  -       CIN->COUT F     sky130_fd_sc_hd__fa_1        1  5.8    96   396    2236    (-,-) 
  CSA_BLOCKS[3].RCA_C0/full_adder_loop[5].FA/g65__3680/COUT  -       CIN->COUT F     sky130_fd_sc_hd__fa_1        1  5.8    96   396    2632    (-,-) 
  CSA_BLOCKS[3].RCA_C0/full_adder_loop[6].FA/g65__1617/COUT  -       CIN->COUT F     sky130_fd_sc_hd__fa_1        1  5.8    96   396    3028    (-,-) 
  CSA_BLOCKS[3].RCA_C0/full_adder_loop[7].FA/g65__2802/COUT  -       CIN->COUT F     sky130_fd_sc_hd__fa_1        1  5.8    96   396    3424    (-,-) 
  CSA_BLOCKS[3].RCA_C0/full_adder_loop[8].FA/g65__1705/COUT  -       CIN->COUT F     sky130_fd_sc_hd__fa_1        1  5.8    96   396    3821    (-,-) 
  CSA_BLOCKS[3].RCA_C0/full_adder_loop[9].FA/g65__5122/COUT  -       CIN->COUT F     sky130_fd_sc_hd__fa_1        1  5.8    96   396    4217    (-,-) 
  CSA_BLOCKS[3].RCA_C0/full_adder_loop[10].FA/g65__8246/COUT -       CIN->COUT F     sky130_fd_sc_hd__fa_1        1  5.8    96   396    4613    (-,-) 
  CSA_BLOCKS[3].RCA_C0/full_adder_loop[11].FA/g65__7098/COUT -       CIN->COUT F     sky130_fd_sc_hd__fa_1        1  5.8    96   396    5010    (-,-) 
  CSA_BLOCKS[3].RCA_C0/full_adder_loop[12].FA/g65__6131/COUT -       CIN->COUT F     sky130_fd_sc_hd__fa_1        1  5.8    96   396    5406    (-,-) 
  CSA_BLOCKS[3].RCA_C0/full_adder_loop[13].FA/g65__1881/SUM  -       CIN->SUM  F     sky130_fd_sc_hd__fa_1        1  2.9    82   438    5844    (-,-) 
  g569__7098/X                                               -       A1->X     F     sky130_fd_sc_hd__mux2_2      1 51.3   158   406    6250    (-,-) 
  S[31]                                                      <<<     -         F     (port)                       -    -     -     0    6250    (-,-) 
#-----------------------------------------------------------------------------------------------------------------------------------------------------

