// As simple as it gets: 1-core system with 2 short processes

sys = {
    cores = {
        simpleCore = {
	    cores = 8;
            type = "Timing";
            dcache = "l1d";
            icache = "l1i";
        };
    };
    frequency = 3200;
    lineSize = 64;

    caches = {
        l1d = {
	    caches = 8;
            size = 65536;
            array = {
                type = "SetAssoc";
                ways = 4;
            };
        };
        l1i = {
	    caches = 8;
            size = 32768;
            array = {
                type = "SetAssoc";
                ways = 4;
            };
        };
        l2 = {
            caches = 8;
            size = 262144;
	    children = "l1i|l1d";
            array = {
                type = "SetAssoc";
                ways = 8;
            };
        };
        l3 = {
            caches = 1;
            size = 4194304;
	    children = "l2";
            array = {
                type = "SetAssoc";
                ways = 16;
            };
        };
    };

    mem = {
        type = "Ramulator";
        //ramulator_config = "/vagrant/ramulator/configs/HBM-config.cfg";
        ramulator_config = "/vagrant/ramulator/configs/DDR4-config.cfg";
        ramulator_stat_interval = 10000000;
        latency = 1;
    };
};

sim = {
    phaseLength = 10000;
    //attachDebugger = True;
    schedQuantum = 50;  // switch threads frequently
    procStatsFilter = "l1.*|l2.*|l3.*";
    parallelism = 8;
    //statsPrefix = "streamcluster";
    statsPrefix = "streamcluster.DDR4";
};

process0 = {
    command = "./streamcluster 10 20 128 16384 16384 1000 none output.txt 8";
};
