Classic Timing Analyzer report for THREE-STATE-GATE
Thu Apr 22 00:03:59 2021
Quartus II Version 8.1 Build 163 10/28/2008 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Timing Analyzer Settings
  4. tpd
  5. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2008 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+-----------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Summary                                                                                               ;
+------------------------------+-------+---------------+-------------+------+----+------------+----------+--------------+
; Type                         ; Slack ; Required Time ; Actual Time ; From ; To ; From Clock ; To Clock ; Failed Paths ;
+------------------------------+-------+---------------+-------------+------+----+------------+----------+--------------+
; Worst-case tpd               ; N/A   ; None          ; 9.790 ns    ; DIO1 ; Q1 ; --         ; --       ; 0            ;
; Total number of failed paths ;       ;               ;             ;      ;    ;            ;          ; 0            ;
+------------------------------+-------+---------------+-------------+------+----+------------+----------+--------------+


+--------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Settings                                                                                           ;
+---------------------------------------------------------------------+--------------------+------+----+-------------+
; Option                                                              ; Setting            ; From ; To ; Entity Name ;
+---------------------------------------------------------------------+--------------------+------+----+-------------+
; Device Name                                                         ; EP2C8Q208C7        ;      ;    ;             ;
; Timing Models                                                       ; Final              ;      ;    ;             ;
; Default hold multicycle                                             ; Same as Multicycle ;      ;    ;             ;
; Cut paths between unrelated clock domains                           ; On                 ;      ;    ;             ;
; Cut off read during write signal paths                              ; On                 ;      ;    ;             ;
; Cut off feedback from I/O pins                                      ; On                 ;      ;    ;             ;
; Report Combined Fast/Slow Timing                                    ; Off                ;      ;    ;             ;
; Ignore Clock Settings                                               ; Off                ;      ;    ;             ;
; Analyze latches as synchronous elements                             ; On                 ;      ;    ;             ;
; Enable Recovery/Removal analysis                                    ; Off                ;      ;    ;             ;
; Enable Clock Latency                                                ; Off                ;      ;    ;             ;
; Use TimeQuest Timing Analyzer                                       ; Off                ;      ;    ;             ;
; Minimum Core Junction Temperature                                   ; 0                  ;      ;    ;             ;
; Maximum Core Junction Temperature                                   ; 85                 ;      ;    ;             ;
; Number of source nodes to report per destination node               ; 10                 ;      ;    ;             ;
; Number of destination nodes to report                               ; 10                 ;      ;    ;             ;
; Number of paths to report                                           ; 200                ;      ;    ;             ;
; Report Minimum Timing Checks                                        ; Off                ;      ;    ;             ;
; Use Fast Timing Models                                              ; Off                ;      ;    ;             ;
; Report IO Paths Separately                                          ; Off                ;      ;    ;             ;
; Perform Multicorner Analysis                                        ; On                 ;      ;    ;             ;
; Reports the worst-case path for each clock domain and analysis      ; Off                ;      ;    ;             ;
; Removes common clock path pessimism (CCPP) during slack computation ; Off                ;      ;    ;             ;
; Output I/O Timing Endpoint                                          ; Near End           ;      ;    ;             ;
+---------------------------------------------------------------------+--------------------+------+----+-------------+


+---------------------------------------------------------------+
; tpd                                                           ;
+-------+-------------------+-----------------+----------+------+
; Slack ; Required P2P Time ; Actual P2P Time ; From     ; To   ;
+-------+-------------------+-----------------+----------+------+
; N/A   ; None              ; 9.790 ns        ; DIO1     ; Q1   ;
; N/A   ; None              ; 9.716 ns        ; DIO7     ; Q7   ;
; N/A   ; None              ; 9.671 ns        ; D7       ; DIO7 ;
; N/A   ; None              ; 9.307 ns        ; DIO2     ; Q2   ;
; N/A   ; None              ; 9.280 ns        ; D5       ; DIO5 ;
; N/A   ; None              ; 9.240 ns        ; D4       ; DIO4 ;
; N/A   ; None              ; 9.061 ns        ; D3       ; DIO3 ;
; N/A   ; None              ; 9.038 ns        ; DIO4     ; Q4   ;
; N/A   ; None              ; 9.017 ns        ; DIO3     ; Q3   ;
; N/A   ; None              ; 9.002 ns        ; D6       ; DIO6 ;
; N/A   ; None              ; 8.976 ns        ; D2       ; DIO2 ;
; N/A   ; None              ; 8.970 ns        ; DIO6     ; Q6   ;
; N/A   ; None              ; 8.960 ns        ; DIO5     ; Q5   ;
; N/A   ; None              ; 8.864 ns        ; DIO0     ; Q0   ;
; N/A   ; None              ; 6.249 ns        ; EN_read  ; Q4   ;
; N/A   ; None              ; 6.121 ns        ; EN_read  ; Q7   ;
; N/A   ; None              ; 6.111 ns        ; EN_read  ; Q2   ;
; N/A   ; None              ; 6.101 ns        ; EN_read  ; Q3   ;
; N/A   ; None              ; 5.644 ns        ; EN_write ; DIO7 ;
; N/A   ; None              ; 5.336 ns        ; EN_write ; DIO3 ;
; N/A   ; None              ; 5.075 ns        ; D1       ; DIO1 ;
; N/A   ; None              ; 5.061 ns        ; EN_read  ; Q1   ;
; N/A   ; None              ; 5.056 ns        ; EN_write ; DIO6 ;
; N/A   ; None              ; 5.022 ns        ; EN_write ; DIO1 ;
; N/A   ; None              ; 5.012 ns        ; EN_write ; DIO2 ;
; N/A   ; None              ; 4.989 ns        ; EN_write ; DIO4 ;
; N/A   ; None              ; 4.738 ns        ; D0       ; DIO0 ;
; N/A   ; None              ; 4.706 ns        ; EN_read  ; Q5   ;
; N/A   ; None              ; 4.689 ns        ; EN_read  ; Q0   ;
; N/A   ; None              ; 4.687 ns        ; EN_write ; DIO0 ;
; N/A   ; None              ; 4.686 ns        ; EN_read  ; Q6   ;
; N/A   ; None              ; 4.678 ns        ; EN_write ; DIO5 ;
+-------+-------------------+-----------------+----------+------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus II Classic Timing Analyzer
    Info: Version 8.1 Build 163 10/28/2008 SJ Web Edition
    Info: Processing started: Thu Apr 22 00:03:58 2021
Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off THREE-STATE-GATE -c THREE-STATE-GATE --timing_analysis_only
Info: Longest tpd from source pin "DIO1" to destination pin "Q1" is 9.790 ns
    Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PIN_12; Fanout = 1; PIN Node = 'DIO1'
    Info: 2: + IC(0.000 ns) + CELL(0.924 ns) = 0.924 ns; Loc. = IOC_X0_Y16_N1; Fanout = 1; COMB Node = 'DIO1~0'
    Info: 3: + IC(5.966 ns) + CELL(2.900 ns) = 9.790 ns; Loc. = PIN_43; Fanout = 0; PIN Node = 'Q1'
    Info: Total cell delay = 3.824 ns ( 39.06 % )
    Info: Total interconnect delay = 5.966 ns ( 60.94 % )
Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 0 warnings
    Info: Peak virtual memory: 196 megabytes
    Info: Processing ended: Thu Apr 22 00:03:59 2021
    Info: Elapsed time: 00:00:01
    Info: Total CPU time (on all processors): 00:00:00


