<!DOCTYPE html><html lang="en"><head><meta charset="utf-8"><meta name="viewport" content="width=device-width, initial-scale=1.0"><meta name="generator" content="rustdoc"><meta name="description" content="Control register for lane 0"><title>rp2040_pac::sio::interp0_ctrl_lane0 - Rust</title><script>if(window.location.protocol!=="file:")document.head.insertAdjacentHTML("beforeend","SourceSerif4-Regular-6b053e98.ttf.woff2,FiraSans-Italic-81dc35de.woff2,FiraSans-Regular-0fe48ade.woff2,FiraSans-MediumItalic-ccf7e434.woff2,FiraSans-Medium-e1aa3f0a.woff2,SourceCodePro-Regular-8badfe75.ttf.woff2,SourceCodePro-Semibold-aa29a496.ttf.woff2".split(",").map(f=>`<link rel="preload" as="font" type="font/woff2"href="../../../static.files/${f}">`).join(""))</script><link rel="stylesheet" href="../../../static.files/normalize-9960930a.css"><link rel="stylesheet" href="../../../static.files/rustdoc-ca0dd0c4.css"><meta name="rustdoc-vars" data-root-path="../../../" data-static-root-path="../../../static.files/" data-current-crate="rp2040_pac" data-themes="" data-resource-suffix="" data-rustdoc-version="1.93.1 (01f6ddf75 2026-02-11)" data-channel="1.93.1" data-search-js="search-9e2438ea.js" data-stringdex-js="stringdex-a3946164.js" data-settings-js="settings-c38705f0.js" ><script src="../../../static.files/storage-e2aeef58.js"></script><script defer src="../sidebar-items.js"></script><script defer src="../../../static.files/main-a410ff4d.js"></script><noscript><link rel="stylesheet" href="../../../static.files/noscript-263c88ec.css"></noscript><link rel="alternate icon" type="image/png" href="../../../static.files/favicon-32x32-eab170b8.png"><link rel="icon" type="image/svg+xml" href="../../../static.files/favicon-044be391.svg"></head><body class="rustdoc mod"><!--[if lte IE 11]><div class="warning">This old browser is unsupported and will most likely display funky things.</div><![endif]--><rustdoc-topbar><h2><a href="#">Module interp0_ctrl_lane0</a></h2></rustdoc-topbar><nav class="sidebar"><div class="sidebar-crate"><h2><a href="../../../rp2040_pac/index.html">rp2040_<wbr>pac</a><span class="version">0.6.0</span></h2></div><div class="sidebar-elems"><section id="rustdoc-toc"><h2 class="location"><a href="#">Module interp0_<wbr>ctrl_<wbr>lane0</a></h2><h3><a href="#structs">Module Items</a></h3><ul class="block"><li><a href="#structs" title="Structs">Structs</a></li><li><a href="#types" title="Type Aliases">Type Aliases</a></li></ul></section><div id="rustdoc-modnav"><h2><a href="../index.html">In rp2040_<wbr>pac::<wbr>sio</a></h2></div></div></nav><div class="sidebar-resizer" title="Drag to resize sidebar"></div><main><div class="width-limiter"><section id="main-content" class="content"><div class="main-heading"><div class="rustdoc-breadcrumbs"><a href="../../index.html">rp2040_pac</a>::<wbr><a href="../index.html">sio</a></div><h1>Module <span>interp0_<wbr>ctrl_<wbr>lane0</span>&nbsp;<button id="copy-path" title="Copy item path to clipboard">Copy item path</button></h1><rustdoc-toolbar></rustdoc-toolbar><span class="sub-heading"><a class="src" href="../../../src/rp2040_pac/sio/interp0_ctrl_lane0.rs.html#1-236">Source</a> </span></div><details class="toggle top-doc" open><summary class="hideme"><span>Expand description</span></summary><div class="docblock"><p>Control register for lane 0</p>
</div></details><h2 id="structs" class="section-header">Structs<a href="#structs" class="anchor">§</a></h2><dl class="item-table"><dt><a class="struct" href="struct.INTERP0_CTRL_LANE0_SPEC.html" title="struct rp2040_pac::sio::interp0_ctrl_lane0::INTERP0_CTRL_LANE0_SPEC">INTER<wbr>P0_<wbr>CTRL_<wbr>LANE0_<wbr>SPEC</a></dt><dd>Control register for lane 0</dd></dl><h2 id="types" class="section-header">Type Aliases<a href="#types" class="anchor">§</a></h2><dl class="item-table"><dt><a class="type" href="type.ADD_RAW_R.html" title="type rp2040_pac::sio::interp0_ctrl_lane0::ADD_RAW_R">ADD_<wbr>RAW_<wbr>R</a></dt><dd>Field <code>ADD_RAW</code> reader - If 1, mask + shift is bypassed for LANE0 result. This does not affect FULL result.</dd><dt><a class="type" href="type.ADD_RAW_W.html" title="type rp2040_pac::sio::interp0_ctrl_lane0::ADD_RAW_W">ADD_<wbr>RAW_<wbr>W</a></dt><dd>Field <code>ADD_RAW</code> writer - If 1, mask + shift is bypassed for LANE0 result. This does not affect FULL result.</dd><dt><a class="type" href="type.BLEND_R.html" title="type rp2040_pac::sio::interp0_ctrl_lane0::BLEND_R">BLEND_R</a></dt><dd>Field <code>BLEND</code> reader - Only present on INTERP0 on each core. If BLEND mode is enabled:</dd><dt><a class="type" href="type.BLEND_W.html" title="type rp2040_pac::sio::interp0_ctrl_lane0::BLEND_W">BLEND_W</a></dt><dd>Field <code>BLEND</code> writer - Only present on INTERP0 on each core. If BLEND mode is enabled:</dd><dt><a class="type" href="type.CROSS_INPUT_R.html" title="type rp2040_pac::sio::interp0_ctrl_lane0::CROSS_INPUT_R">CROSS_<wbr>INPUT_<wbr>R</a></dt><dd>Field <code>CROSS_INPUT</code> reader - If 1, feed the opposite lane’s accumulator into this lane’s shift + mask hardware.<br />
Takes effect even if ADD_RAW is set (the CROSS_INPUT mux is before the shift+mask bypass)</dd><dt><a class="type" href="type.CROSS_INPUT_W.html" title="type rp2040_pac::sio::interp0_ctrl_lane0::CROSS_INPUT_W">CROSS_<wbr>INPUT_<wbr>W</a></dt><dd>Field <code>CROSS_INPUT</code> writer - If 1, feed the opposite lane’s accumulator into this lane’s shift + mask hardware.<br />
Takes effect even if ADD_RAW is set (the CROSS_INPUT mux is before the shift+mask bypass)</dd><dt><a class="type" href="type.CROSS_RESULT_R.html" title="type rp2040_pac::sio::interp0_ctrl_lane0::CROSS_RESULT_R">CROSS_<wbr>RESULT_<wbr>R</a></dt><dd>Field <code>CROSS_RESULT</code> reader - If 1, feed the opposite lane’s result into this lane’s accumulator on POP.</dd><dt><a class="type" href="type.CROSS_RESULT_W.html" title="type rp2040_pac::sio::interp0_ctrl_lane0::CROSS_RESULT_W">CROSS_<wbr>RESULT_<wbr>W</a></dt><dd>Field <code>CROSS_RESULT</code> writer - If 1, feed the opposite lane’s result into this lane’s accumulator on POP.</dd><dt><a class="type" href="type.FORCE_MSB_R.html" title="type rp2040_pac::sio::interp0_ctrl_lane0::FORCE_MSB_R">FORCE_<wbr>MSB_<wbr>R</a></dt><dd>Field <code>FORCE_MSB</code> reader - ORed into bits 29:28 of the lane result presented to the processor on the bus.<br />
No effect on the internal 32-bit datapath. Handy for using a lane to generate sequence<br />
of pointers into flash or SRAM.</dd><dt><a class="type" href="type.FORCE_MSB_W.html" title="type rp2040_pac::sio::interp0_ctrl_lane0::FORCE_MSB_W">FORCE_<wbr>MSB_<wbr>W</a></dt><dd>Field <code>FORCE_MSB</code> writer - ORed into bits 29:28 of the lane result presented to the processor on the bus.<br />
No effect on the internal 32-bit datapath. Handy for using a lane to generate sequence<br />
of pointers into flash or SRAM.</dd><dt><a class="type" href="type.MASK_LSB_R.html" title="type rp2040_pac::sio::interp0_ctrl_lane0::MASK_LSB_R">MASK_<wbr>LSB_<wbr>R</a></dt><dd>Field <code>MASK_LSB</code> reader - The least-significant bit allowed to pass by the mask (inclusive)</dd><dt><a class="type" href="type.MASK_LSB_W.html" title="type rp2040_pac::sio::interp0_ctrl_lane0::MASK_LSB_W">MASK_<wbr>LSB_<wbr>W</a></dt><dd>Field <code>MASK_LSB</code> writer - The least-significant bit allowed to pass by the mask (inclusive)</dd><dt><a class="type" href="type.MASK_MSB_R.html" title="type rp2040_pac::sio::interp0_ctrl_lane0::MASK_MSB_R">MASK_<wbr>MSB_<wbr>R</a></dt><dd>Field <code>MASK_MSB</code> reader - The most-significant bit allowed to pass by the mask (inclusive)<br />
Setting MSB &lt; LSB may cause chip to turn inside-out</dd><dt><a class="type" href="type.MASK_MSB_W.html" title="type rp2040_pac::sio::interp0_ctrl_lane0::MASK_MSB_W">MASK_<wbr>MSB_<wbr>W</a></dt><dd>Field <code>MASK_MSB</code> writer - The most-significant bit allowed to pass by the mask (inclusive)<br />
Setting MSB &lt; LSB may cause chip to turn inside-out</dd><dt><a class="type" href="type.OVERF0_R.html" title="type rp2040_pac::sio::interp0_ctrl_lane0::OVERF0_R">OVER<wbr>F0_<wbr>R</a></dt><dd>Field <code>OVERF0</code> reader - Indicates if any masked-off MSBs in ACCUM0 are set.</dd><dt><a class="type" href="type.OVERF1_R.html" title="type rp2040_pac::sio::interp0_ctrl_lane0::OVERF1_R">OVER<wbr>F1_<wbr>R</a></dt><dd>Field <code>OVERF1</code> reader - Indicates if any masked-off MSBs in ACCUM1 are set.</dd><dt><a class="type" href="type.OVERF_R.html" title="type rp2040_pac::sio::interp0_ctrl_lane0::OVERF_R">OVERF_R</a></dt><dd>Field <code>OVERF</code> reader - Set if either OVERF0 or OVERF1 is set.</dd><dt><a class="type" href="type.R.html" title="type rp2040_pac::sio::interp0_ctrl_lane0::R">R</a></dt><dd>Register <code>INTERP0_CTRL_LANE0</code> reader</dd><dt><a class="type" href="type.SHIFT_R.html" title="type rp2040_pac::sio::interp0_ctrl_lane0::SHIFT_R">SHIFT_R</a></dt><dd>Field <code>SHIFT</code> reader - Logical right-shift applied to accumulator before masking</dd><dt><a class="type" href="type.SHIFT_W.html" title="type rp2040_pac::sio::interp0_ctrl_lane0::SHIFT_W">SHIFT_W</a></dt><dd>Field <code>SHIFT</code> writer - Logical right-shift applied to accumulator before masking</dd><dt><a class="type" href="type.SIGNED_R.html" title="type rp2040_pac::sio::interp0_ctrl_lane0::SIGNED_R">SIGNED_<wbr>R</a></dt><dd>Field <code>SIGNED</code> reader - If SIGNED is set, the shifted and masked accumulator value is sign-extended to 32 bits<br />
before adding to BASE0, and LANE0 PEEK/POP appear extended to 32 bits when read by processor.</dd><dt><a class="type" href="type.SIGNED_W.html" title="type rp2040_pac::sio::interp0_ctrl_lane0::SIGNED_W">SIGNED_<wbr>W</a></dt><dd>Field <code>SIGNED</code> writer - If SIGNED is set, the shifted and masked accumulator value is sign-extended to 32 bits<br />
before adding to BASE0, and LANE0 PEEK/POP appear extended to 32 bits when read by processor.</dd><dt><a class="type" href="type.W.html" title="type rp2040_pac::sio::interp0_ctrl_lane0::W">W</a></dt><dd>Register <code>INTERP0_CTRL_LANE0</code> writer</dd></dl></section></div></main></body></html>