# Note: This file is produced automatically, and will be overwritten the next
# time you press "Generate" in System Generator. 
#


namespace eval ::xilinx::dsp::planaheaddriver {
	set Compilation {IP Catalog}
	set CompilationFlow {IP}
	set CreateInterfaceDocument {off}
	set DSPDevice {xcvu37p}
	set DSPFamily {virtexuplusHBM}
	set DSPPackage {fsvh2892}
	set DSPSpeed {-2-e}
	set FPGAClockPeriod 5
	set GenerateTestBench 0
	set HDLLanguage {vhdl}
	set IPOOCCacheRootPath {/home/jackh/.Xilinx/Sysgen/SysgenVivado/lnx64.o/ip}
	set IP_Auto_Infer {1}
	set IP_Categories_Text {System_Generator_for_DSP}
	set IP_Common_Repos {0}
	set IP_Description {}
	set IP_Dir {}
	set IP_Library_Text {SysGen}
	set IP_LifeCycle_Menu {2}
	set IP_Logo {sysgen_icon_100.png}
	set IP_Name {}
	set IP_Revision {264272743}
	set IP_Socket_IP {0}
	set IP_Socket_IP_Proj_Path {}
	set IP_Vendor_Text {User_Company}
	set IP_Version_Text {1.0}
	set ImplStrategyName {Vivado Implementation Defaults}
	set PostProjectCreationProc {dsp_package_for_vivado_ip_integrator}
	set Project {pfb_fir_128c_2p_16i_8b_core}
	set ProjectFiles {
		{{conv_pkg.vhd} -lib {xil_defaultlib}}
		{{synth_reg.vhd} -lib {xil_defaultlib}}
		{{synth_reg_w_init.vhd} -lib {xil_defaultlib}}
		{{srl17e.vhd} -lib {xil_defaultlib}}
		{{srl33e.vhd} -lib {xil_defaultlib}}
		{{synth_reg_reg.vhd} -lib {xil_defaultlib}}
		{{single_reg_w_init.vhd} -lib {xil_defaultlib}}
		{{xlclockdriver_rd.vhd} -lib {xil_defaultlib}}
		{{vivado_ip.tcl}}
		{{xpm_110659_vivado.mem}}
		{{xpm_ba5f68_vivado.mem}}
		{{xpm_c0daff_vivado.mem}}
		{{xpm_3a7810_vivado.mem}}
		{{xpm_411e02_vivado.mem}}
		{{xpm_b4b942_vivado.mem}}
		{{xpm_ca20ab_vivado.mem}}
		{{xpm_ed981f_vivado.mem}}
		{{xpm_255fd5_vivado.mem}}
		{{xpm_e68269_vivado.mem}}
		{{xpm_2a5d65_vivado.mem}}
		{{xpm_9899cc_vivado.mem}}
		{{xpm_f57134_vivado.mem}}
		{{xpm_1ad90a_vivado.mem}}
		{{xpm_98c7d2_vivado.mem}}
		{{xpm_af9999_vivado.mem}}
		{{xpm_c4fb14_vivado.mem}}
		{{xpm_b9841a_vivado.mem}}
		{{xpm_0c89bb_vivado.mem}}
		{{xpm_1c72cb_vivado.mem}}
		{{xpm_b73e53_vivado.mem}}
		{{xpm_9ac554_vivado.mem}}
		{{xpm_ac5057_vivado.mem}}
		{{xpm_f06cdb_vivado.mem}}
		{{xpm_8be63b_vivado.mem}}
		{{xpm_0ceb5b_vivado.mem}}
		{{xpm_e789b2_vivado.mem}}
		{{xpm_df5d64_vivado.mem}}
		{{xpm_2d9349_vivado.mem}}
		{{xpm_b7c9e7_vivado.mem}}
		{{xpm_d204ec_vivado.mem}}
		{{xpm_7bc968_vivado.mem}}
		{{xpm_c6cc96_vivado.mem}}
		{{xpm_34535d_vivado.mem}}
		{{xpm_d4c7a6_vivado.mem}}
		{{xpm_43be36_vivado.mem}}
		{{xpm_14bce6_vivado.mem}}
		{{xpm_0c361d_vivado.mem}}
		{{xpm_283ed7_vivado.mem}}
		{{xpm_4bf0fa_vivado.mem}}
		{{xpm_08b222_vivado.mem}}
		{{xpm_ed9703_vivado.mem}}
		{{xpm_3a3d5f_vivado.mem}}
		{{xpm_b344e2_vivado.mem}}
		{{xpm_0fb00d_vivado.mem}}
		{{xpm_cf8a3e_vivado.mem}}
		{{xpm_d0f8ae_vivado.mem}}
		{{xpm_ea9eb2_vivado.mem}}
		{{xpm_d1eee9_vivado.mem}}
		{{xpm_726bd8_vivado.mem}}
		{{xpm_a9bdfe_vivado.mem}}
		{{xpm_947e8f_vivado.mem}}
		{{xpm_aedf6c_vivado.mem}}
		{{xpm_e42868_vivado.mem}}
		{{xpm_84e8f3_vivado.mem}}
		{{xpm_e8dd94_vivado.mem}}
		{{xpm_021593_vivado.mem}}
		{{xpm_69c178_vivado.mem}}
		{{xpm_9833f1_vivado.mem}}
		{{xpm_e0afe4_vivado.mem}}
		{{xpm_4963ce_vivado.mem}}
		{{xpm_fb4d1c_vivado.mem}}
		{{xpm_a79a0d_vivado.mem}}
		{{xpm_b96c2c_vivado.mem}}
		{{xpm_f01eb3_vivado.mem}}
		{{xpm_abc6ae_vivado.mem}}
		{{xpm_d500b2_vivado.mem}}
		{{xpm_b20015_vivado.mem}}
		{{xpm_05d666_vivado.mem}}
		{{xpm_13f590_vivado.mem}}
		{{xpm_c417d4_vivado.mem}}
		{{xpm_4af58f_vivado.mem}}
		{{xpm_328e24_vivado.mem}}
		{{xpm_c8c526_vivado.mem}}
		{{xpm_a9323a_vivado.mem}}
		{{xpm_0a7772_vivado.mem}}
		{{xpm_5f6bb1_vivado.mem}}
		{{xpm_00b087_vivado.mem}}
		{{xpm_150bd5_vivado.mem}}
		{{xpm_b43749_vivado.mem}}
		{{xpm_b1eb67_vivado.mem}}
		{{xpm_43a41e_vivado.mem}}
		{{xpm_98a141_vivado.mem}}
		{{xpm_1733e6_vivado.mem}}
		{{xpm_4d6651_vivado.mem}}
		{{xpm_561e54_vivado.mem}}
		{{xpm_cf09bb_vivado.mem}}
		{{xpm_192c97_vivado.mem}}
		{{xpm_bd644d_vivado.mem}}
		{{xpm_586d2a_vivado.mem}}
		{{xpm_7083af_vivado.mem}}
		{{xpm_f04b73_vivado.mem}}
		{{xpm_a65c4c_vivado.mem}}
		{{xpm_467716_vivado.mem}}
		{{xpm_a016ac_vivado.mem}}
		{{xpm_ad2933_vivado.mem}}
		{{xpm_8c9ae1_vivado.mem}}
		{{xpm_b28402_vivado.mem}}
		{{xpm_247f7b_vivado.mem}}
		{{xpm_af7ef3_vivado.mem}}
		{{xpm_7fa6ec_vivado.mem}}
		{{xpm_ff4846_vivado.mem}}
		{{xpm_59563c_vivado.mem}}
		{{xpm_3b9e91_vivado.mem}}
		{{xpm_99faea_vivado.mem}}
		{{xpm_f7e769_vivado.mem}}
		{{xpm_8cb5fc_vivado.mem}}
		{{xpm_734b4d_vivado.mem}}
		{{xpm_4b7499_vivado.mem}}
		{{xpm_e04056_vivado.mem}}
		{{xpm_dcaa60_vivado.mem}}
		{{xpm_b5c282_vivado.mem}}
		{{xpm_0be25d_vivado.mem}}
		{{xpm_6fccb8_vivado.mem}}
		{{xpm_2d5415_vivado.mem}}
		{{xpm_02fdd5_vivado.mem}}
		{{xpm_4459fd_vivado.mem}}
		{{xpm_bead97_vivado.mem}}
		{{xpm_68056a_vivado.mem}}
		{{xpm_189ade_vivado.mem}}
		{{xpm_43ced3_vivado.mem}}
		{{xpm_a5272c_vivado.mem}}
		{{xpm_90fd77_vivado.mem}}
		{{xpm_a0f2d2_vivado.mem}}
		{{xpm_e002b2_vivado.mem}}
		{{xpm_c1d816_vivado.mem}}
		{{xpm_1295bb_vivado.mem}}
		{{xpm_219022_vivado.mem}}
		{{xpm_e5b096_vivado.mem}}
		{{pfb_fir_128c_2p_16i_8b_core_entity_declarations.vhd} -lib {xil_defaultlib}}
		{{pfb_fir_128c_2p_16i_8b_core.vhd} -lib {xil_defaultlib}}
		{{pfb_fir_128c_2p_16i_8b_core_clock.xdc}}
		{{pfb_fir_128c_2p_16i_8b_core.xdc}}
	}
	set SimPeriod 1
	set SimTime 10
	set SimulationTime {255.00000000 ns}
	set SynthStrategyName {Vivado Synthesis Defaults}
	set SynthesisTool {Vivado}
	set TargetDir {/home/jackh/src/vla-dev/dsp/pfb_fir_128c_2p_16i_8b_core}
	set TopLevelModule {pfb_fir_128c_2p_16i_8b_core}
	set TopLevelSimulinkHandle 392961
	set VHDLLib {xil_defaultlib}
	set TopLevelPortInterface {}
	dict set TopLevelPortInterface sync Name {sync}
	dict set TopLevelPortInterface sync Type UFix_32_0
	dict set TopLevelPortInterface sync ArithmeticType xlUnsigned
	dict set TopLevelPortInterface sync BinaryPoint 0
	dict set TopLevelPortInterface sync Width 32
	dict set TopLevelPortInterface sync DatFile {pfb_fir_128c_2p_16i_8b_core_sync.dat}
	dict set TopLevelPortInterface sync IconText {sync}
	dict set TopLevelPortInterface sync Direction in
	dict set TopLevelPortInterface sync Period 1
	dict set TopLevelPortInterface sync Interface 0
	dict set TopLevelPortInterface sync InterfaceName {}
	dict set TopLevelPortInterface sync InterfaceString {DATA}
	dict set TopLevelPortInterface sync ClockDomain {pfb_fir_128c_2p_16i_8b_core}
	dict set TopLevelPortInterface sync Locs {}
	dict set TopLevelPortInterface sync IOStandard {}
	dict set TopLevelPortInterface pol_in0 Name {pol_in0}
	dict set TopLevelPortInterface pol_in0 Type UFix_128_0
	dict set TopLevelPortInterface pol_in0 ArithmeticType xlUnsigned
	dict set TopLevelPortInterface pol_in0 BinaryPoint 0
	dict set TopLevelPortInterface pol_in0 Width 128
	dict set TopLevelPortInterface pol_in0 DatFile {pfb_fir_128c_2p_16i_8b_core_pol_in0.dat}
	dict set TopLevelPortInterface pol_in0 IconText {pol_in0}
	dict set TopLevelPortInterface pol_in0 Direction in
	dict set TopLevelPortInterface pol_in0 Period 1
	dict set TopLevelPortInterface pol_in0 Interface 0
	dict set TopLevelPortInterface pol_in0 InterfaceName {}
	dict set TopLevelPortInterface pol_in0 InterfaceString {DATA}
	dict set TopLevelPortInterface pol_in0 ClockDomain {pfb_fir_128c_2p_16i_8b_core}
	dict set TopLevelPortInterface pol_in0 Locs {}
	dict set TopLevelPortInterface pol_in0 IOStandard {}
	dict set TopLevelPortInterface pol_in1 Name {pol_in1}
	dict set TopLevelPortInterface pol_in1 Type UFix_128_0
	dict set TopLevelPortInterface pol_in1 ArithmeticType xlUnsigned
	dict set TopLevelPortInterface pol_in1 BinaryPoint 0
	dict set TopLevelPortInterface pol_in1 Width 128
	dict set TopLevelPortInterface pol_in1 DatFile {pfb_fir_128c_2p_16i_8b_core_pol_in1.dat}
	dict set TopLevelPortInterface pol_in1 IconText {pol_in1}
	dict set TopLevelPortInterface pol_in1 Direction in
	dict set TopLevelPortInterface pol_in1 Period 1
	dict set TopLevelPortInterface pol_in1 Interface 0
	dict set TopLevelPortInterface pol_in1 InterfaceName {}
	dict set TopLevelPortInterface pol_in1 InterfaceString {DATA}
	dict set TopLevelPortInterface pol_in1 ClockDomain {pfb_fir_128c_2p_16i_8b_core}
	dict set TopLevelPortInterface pol_in1 Locs {}
	dict set TopLevelPortInterface pol_in1 IOStandard {}
	dict set TopLevelPortInterface pol_out1 Name {pol_out1}
	dict set TopLevelPortInterface pol_out1 Type UFix_288_0
	dict set TopLevelPortInterface pol_out1 ArithmeticType xlUnsigned
	dict set TopLevelPortInterface pol_out1 BinaryPoint 0
	dict set TopLevelPortInterface pol_out1 Width 288
	dict set TopLevelPortInterface pol_out1 DatFile {pfb_fir_128c_2p_16i_8b_core_pol_out1.dat}
	dict set TopLevelPortInterface pol_out1 IconText {pol_out1}
	dict set TopLevelPortInterface pol_out1 Direction out
	dict set TopLevelPortInterface pol_out1 Period 1
	dict set TopLevelPortInterface pol_out1 Interface 0
	dict set TopLevelPortInterface pol_out1 InterfaceName {}
	dict set TopLevelPortInterface pol_out1 InterfaceString {DATA}
	dict set TopLevelPortInterface pol_out1 ClockDomain {pfb_fir_128c_2p_16i_8b_core}
	dict set TopLevelPortInterface pol_out1 Locs {}
	dict set TopLevelPortInterface pol_out1 IOStandard {}
	dict set TopLevelPortInterface pol_out0 Name {pol_out0}
	dict set TopLevelPortInterface pol_out0 Type UFix_288_0
	dict set TopLevelPortInterface pol_out0 ArithmeticType xlUnsigned
	dict set TopLevelPortInterface pol_out0 BinaryPoint 0
	dict set TopLevelPortInterface pol_out0 Width 288
	dict set TopLevelPortInterface pol_out0 DatFile {pfb_fir_128c_2p_16i_8b_core_pol_out0.dat}
	dict set TopLevelPortInterface pol_out0 IconText {pol_out0}
	dict set TopLevelPortInterface pol_out0 Direction out
	dict set TopLevelPortInterface pol_out0 Period 1
	dict set TopLevelPortInterface pol_out0 Interface 0
	dict set TopLevelPortInterface pol_out0 InterfaceName {}
	dict set TopLevelPortInterface pol_out0 InterfaceString {DATA}
	dict set TopLevelPortInterface pol_out0 ClockDomain {pfb_fir_128c_2p_16i_8b_core}
	dict set TopLevelPortInterface pol_out0 Locs {}
	dict set TopLevelPortInterface pol_out0 IOStandard {}
	dict set TopLevelPortInterface sync_out Name {sync_out}
	dict set TopLevelPortInterface sync_out Type Bool
	dict set TopLevelPortInterface sync_out ArithmeticType xlUnsigned
	dict set TopLevelPortInterface sync_out BinaryPoint 0
	dict set TopLevelPortInterface sync_out Width 1
	dict set TopLevelPortInterface sync_out DatFile {pfb_fir_128c_2p_16i_8b_core_sync_out.dat}
	dict set TopLevelPortInterface sync_out IconText {sync_out}
	dict set TopLevelPortInterface sync_out Direction out
	dict set TopLevelPortInterface sync_out Period 1
	dict set TopLevelPortInterface sync_out Interface 0
	dict set TopLevelPortInterface sync_out InterfaceName {}
	dict set TopLevelPortInterface sync_out InterfaceString {DATA}
	dict set TopLevelPortInterface sync_out ClockDomain {pfb_fir_128c_2p_16i_8b_core}
	dict set TopLevelPortInterface sync_out Locs {}
	dict set TopLevelPortInterface sync_out IOStandard {}
	dict set TopLevelPortInterface clk Name {clk}
	dict set TopLevelPortInterface clk Type -
	dict set TopLevelPortInterface clk ArithmeticType xlUnsigned
	dict set TopLevelPortInterface clk BinaryPoint 0
	dict set TopLevelPortInterface clk Width 1
	dict set TopLevelPortInterface clk DatFile {}
	dict set TopLevelPortInterface clk Direction in
	dict set TopLevelPortInterface clk Period 1
	dict set TopLevelPortInterface clk Interface 6
	dict set TopLevelPortInterface clk InterfaceName {}
	dict set TopLevelPortInterface clk InterfaceString {CLOCK}
	dict set TopLevelPortInterface clk ClockDomain {pfb_fir_128c_2p_16i_8b_core}
	dict set TopLevelPortInterface clk Locs {}
	dict set TopLevelPortInterface clk IOStandard {}
	dict set TopLevelPortInterface clk AssociatedInterfaces {}
	dict set TopLevelPortInterface clk AssociatedResets {}
	set MemoryMappedPort {}
}

source SgPaProject.tcl
::xilinx::dsp::planaheadworker::dsp_create_project