v 20111111 1
P 100 7200 400 7200 1 0 0
{
T 300 7250 5 8 1 1 0 6 1
pinnumber=1
T 300 7150 5 8 0 1 0 8 1
pinseq=1
T 450 7200 9 8 1 1 0 0 1
pinlabel=PWRKEY
T 450 7200 5 8 0 1 0 2 1
pintype=pwr
}
P 100 6800 400 6800 1 0 0
{
T 300 6850 5 8 1 1 0 6 1
pinnumber=2
T 300 6750 5 8 0 1 0 8 1
pinseq=2
T 450 6800 9 8 1 1 0 0 1
pinlabel=PWRKEY_OUT
T 450 6800 5 8 0 1 0 2 1
pintype=pwr
}
P 100 6400 400 6400 1 0 0
{
T 300 6450 5 8 1 1 0 6 1
pinnumber=3
T 300 6350 5 8 0 1 0 8 1
pinseq=3
T 450 6400 9 8 1 1 0 0 1
pinlabel=DTR
T 450 6400 5 8 0 1 0 2 1
pintype=io
}
P 100 6000 400 6000 1 0 0
{
T 300 6050 5 8 1 1 0 6 1
pinnumber=4
T 300 5950 5 8 0 1 0 8 1
pinseq=4
T 450 6000 9 8 1 1 0 0 1
pinlabel=RI
T 450 6000 5 8 0 1 0 2 1
pintype=io
}
P 100 5600 400 5600 1 0 0
{
T 300 5650 5 8 1 1 0 6 1
pinnumber=5
T 300 5550 5 8 0 1 0 8 1
pinseq=5
T 450 5600 9 8 1 1 0 0 1
pinlabel=DCD
T 450 5600 5 8 0 1 0 2 1
pintype=io
}
P 100 5200 400 5200 1 0 0
{
T 300 5250 5 8 1 1 0 6 1
pinnumber=6
T 300 5150 5 8 0 1 0 8 1
pinseq=6
T 450 5200 9 8 1 1 0 0 1
pinlabel=DSR
T 450 5200 5 8 0 1 0 2 1
pintype=io
}
P 100 4800 400 4800 1 0 0
{
T 300 4850 5 8 1 1 0 6 1
pinnumber=7
T 300 4750 5 8 0 1 0 8 1
pinseq=7
T 450 4800 9 8 1 1 0 0 1
pinlabel=CTS
T 450 4800 5 8 0 1 0 2 1
pintype=io
}
P 100 4400 400 4400 1 0 0
{
T 300 4450 5 8 1 1 0 6 1
pinnumber=8
T 300 4350 5 8 0 1 0 8 1
pinseq=8
T 450 4400 9 8 1 1 0 0 1
pinlabel=RTS
T 450 4400 5 8 0 1 0 2 1
pintype=io
}
P 100 4000 400 4000 1 0 0
{
T 300 4050 5 8 1 1 0 6 1
pinnumber=9
T 300 3950 5 8 0 1 0 8 1
pinseq=9
T 450 4000 9 8 1 1 0 0 1
pinlabel=TXD
T 450 4000 5 8 0 1 0 2 1
pintype=io
}
P 100 3600 400 3600 1 0 0
{
T 300 3650 5 8 1 1 0 6 1
pinnumber=10
T 300 3550 5 8 0 1 0 8 1
pinseq=10
T 450 3600 9 8 1 1 0 0 1
pinlabel=RXD
T 450 3600 5 8 0 1 0 2 1
pintype=io
}
P 100 3200 400 3200 1 0 0
{
T 300 3250 5 8 1 1 0 6 1
pinnumber=11
T 300 3150 5 8 0 1 0 8 1
pinseq=11
T 450 3200 9 8 1 1 0 0 1
pinlabel=DISP_CLK
T 450 3200 5 8 0 1 0 2 1
pintype=clk
}
P 100 2800 400 2800 1 0 0
{
T 300 2850 5 8 1 1 0 6 1
pinnumber=12
T 300 2750 5 8 0 1 0 8 1
pinseq=12
T 450 2800 9 8 1 1 0 0 1
pinlabel=DISP_DATA
T 450 2800 5 8 0 1 0 2 1
pintype=io
}
P 100 2400 400 2400 1 0 0
{
T 300 2450 5 8 1 1 0 6 1
pinnumber=13
T 300 2350 5 8 0 1 0 8 1
pinseq=13
T 450 2400 9 8 1 1 0 0 1
pinlabel=DISP_D/C
T 450 2400 5 8 0 1 0 2 1
pintype=io
}
P 100 2000 400 2000 1 0 0
{
T 300 2050 5 8 1 1 0 6 1
pinnumber=14
T 300 1950 5 8 0 1 0 8 1
pinseq=14
T 450 2000 9 8 1 1 0 0 1
pinlabel=DISP_CS
T 450 2000 5 8 0 1 0 2 1
pintype=io
}
P 100 1600 400 1600 1 0 0
{
T 300 1650 5 8 1 1 0 6 1
pinnumber=15
T 300 1550 5 8 0 1 0 8 1
pinseq=15
T 450 1600 9 8 1 1 0 0 1
pinlabel=VDD_EXT
T 450 1600 5 8 0 1 0 2 1
pintype=pwr
}
P 100 1200 400 1200 1 0 0
{
T 300 1250 5 8 1 1 0 6 1
pinnumber=16
T 300 1150 5 8 0 1 0 8 1
pinseq=16
T 450 1200 9 8 1 1 0 0 1
pinlabel=NRESET
T 450 1200 5 8 0 1 0 2 1
pintype=in
}
P 100 800 400 800 1 0 0
{
T 300 850 5 8 1 1 0 6 1
pinnumber=17
T 300 750 5 8 0 1 0 8 1
pinseq=17
T 450 800 9 8 1 1 0 0 1
pinlabel=GND
T 450 800 5 8 0 1 0 2 1
pintype=pwr
}
P 1500 100 1500 400 1 0 0
{
T 1450 300 5 8 1 1 90 6 1
pinnumber=18
T 1550 300 5 8 0 1 90 8 1
pinseq=18
T 1500 450 9 8 1 1 90 0 1
pinlabel=GND
T 1500 450 5 8 0 1 90 2 1
pintype=pwr
}
P 1900 100 1900 400 1 0 0
{
T 1850 300 5 8 1 1 90 6 1
pinnumber=19
T 1950 300 5 8 0 1 90 8 1
pinseq=19
T 1900 450 9 8 1 1 90 0 1
pinlabel=MIC_P
T 1900 450 5 8 0 1 90 2 1
pintype=in
}
P 2300 100 2300 400 1 0 0
{
T 2250 300 5 8 1 1 90 6 1
pinnumber=20
T 2350 300 5 8 0 1 90 8 1
pinseq=20
T 2300 450 9 8 1 1 90 0 1
pinlabel=MIC_N
T 2300 450 5 8 0 1 90 2 1
pintype=in
}
P 2700 100 2700 400 1 0 0
{
T 2650 300 5 8 1 1 90 6 1
pinnumber=21
T 2750 300 5 8 0 1 90 8 1
pinseq=21
T 2700 450 9 8 1 1 90 0 1
pinlabel=SPK_P
T 2700 450 5 8 0 1 90 2 1
pintype=out
}
P 3100 100 3100 400 1 0 0
{
T 3050 300 5 8 1 1 90 6 1
pinnumber=22
T 3150 300 5 8 0 1 90 8 1
pinseq=22
T 3100 450 9 8 1 1 90 0 1
pinlabel=SPK_N
T 3100 450 5 8 0 1 90 2 1
pintype=out
}
P 3500 100 3500 400 1 0 0
{
T 3450 300 5 8 1 1 90 6 1
pinnumber=23
T 3550 300 5 8 0 1 90 8 1
pinseq=23
T 3500 450 9 8 1 1 90 0 1
pinlabel=LINEIN_R
T 3500 450 5 8 0 1 90 2 1
pintype=in
}
P 3900 100 3900 400 1 0 0
{
T 3850 300 5 8 1 1 90 6 1
pinnumber=24
T 3950 300 5 8 0 1 90 8 1
pinseq=24
T 3900 450 9 8 1 1 90 0 1
pinlabel=LINEIN_L
T 3900 450 5 8 0 1 90 2 1
pintype=in
}
P 4300 100 4300 400 1 0 0
{
T 4250 300 5 8 1 1 90 6 1
pinnumber=25
T 4350 300 5 8 0 1 90 8 1
pinseq=25
T 4300 450 9 8 1 1 90 0 1
pinlabel=ADC
T 4300 450 5 8 0 1 90 2 1
pintype=io
}
P 4700 100 4700 400 1 0 0
{
T 4650 300 5 8 1 1 90 6 1
pinnumber=26
T 4750 300 5 8 0 1 90 8 1
pinseq=26
T 4700 450 9 8 1 1 90 0 1
pinlabel=VRTC
T 4700 450 5 8 0 1 90 2 1
pintype=io
}
P 5100 100 5100 400 1 0 0
{
T 5050 300 5 8 1 1 90 6 1
pinnumber=27
T 5150 300 5 8 0 1 90 8 1
pinseq=27
T 5100 450 9 8 1 1 90 0 1
pinlabel=DBG_TXD
T 5100 450 5 8 0 1 90 2 1
pintype=io
}
P 5500 100 5500 400 1 0 0
{
T 5450 300 5 8 1 1 90 6 1
pinnumber=28
T 5550 300 5 8 0 1 90 8 1
pinseq=28
T 5500 450 9 8 1 1 90 0 1
pinlabel=DBG_RXD
T 5500 450 5 8 0 1 90 2 1
pintype=io
}
P 5900 100 5900 400 1 0 0
{
T 5850 300 5 8 1 1 90 6 1
pinnumber=29
T 5950 300 5 8 0 1 90 8 1
pinseq=29
T 5900 450 9 8 1 1 90 0 1
pinlabel=GND
T 5900 450 5 8 0 1 90 2 1
pintype=pwr
}
P 6300 100 6300 400 1 0 0
{
T 6250 300 5 8 1 1 90 6 1
pinnumber=30
T 6350 300 5 8 0 1 90 8 1
pinseq=30
T 6300 450 9 8 1 1 90 0 1
pinlabel=SIM_VDD
T 6300 450 5 8 0 1 90 2 1
pintype=pwr
}
P 6700 100 6700 400 1 0 0
{
T 6650 300 5 8 1 1 90 6 1
pinnumber=31
T 6750 300 5 8 0 1 90 8 1
pinseq=31
T 6700 450 9 8 1 1 90 0 1
pinlabel=SIM_DATA
T 6700 450 5 8 0 1 90 2 1
pintype=io
}
P 7100 100 7100 400 1 0 0
{
T 7050 300 5 8 1 1 90 6 1
pinnumber=32
T 7150 300 5 8 0 1 90 8 1
pinseq=32
T 7100 450 9 8 1 1 90 0 1
pinlabel=SIM_CLK
T 7100 450 5 8 0 1 90 2 1
pintype=clk
}
P 7500 100 7500 400 1 0 0
{
T 7450 300 5 8 1 1 90 6 1
pinnumber=33
T 7550 300 5 8 0 1 90 8 1
pinseq=33
T 7500 450 9 8 1 1 90 0 1
pinlabel=SIM_RST
T 7500 450 5 8 0 1 90 2 1
pintype=out
}
P 7900 100 7900 400 1 0 0
{
T 7850 300 5 8 1 1 90 6 1
pinnumber=34
T 7950 300 5 8 0 1 90 8 1
pinseq=34
T 7900 450 9 8 1 1 90 0 1
pinlabel=SIM_PRESENCE
T 7900 450 5 8 0 1 90 2 1
pintype=in
}
P 9200 7200 8900 7200 1 0 0
{
T 9000 7250 5 8 1 1 0 0 1
pinnumber=51
T 9000 7150 5 8 0 1 0 2 1
pinseq=35
T 8850 7200 9 8 1 1 0 6 1
pinlabel=GPIO10
T 8850 7200 5 8 0 1 0 8 1
pintype=io
}
P 9200 6800 8900 6800 1 0 0
{
T 9000 6850 5 8 1 1 0 0 1
pinnumber=50
T 9000 6750 5 8 0 1 0 2 1
pinseq=36
T 8850 6800 9 8 1 1 0 6 1
pinlabel=GPIO9/KBC1
T 8850 6800 5 8 0 1 0 8 1
pintype=io
}
P 9200 6400 8900 6400 1 0 0
{
T 9000 6450 5 8 1 1 0 0 1
pinnumber=49
T 9000 6350 5 8 0 1 0 2 1
pinseq=37
T 8850 6400 9 8 1 1 0 6 1
pinlabel=GPIO8/KBC2
T 8850 6400 5 8 0 1 0 8 1
pintype=io
}
P 9200 6000 8900 6000 1 0 0
{
T 9000 6050 5 8 1 1 0 0 1
pinnumber=48
T 9000 5950 5 8 0 1 0 2 1
pinseq=38
T 8850 6000 9 8 1 1 0 6 1
pinlabel=GPIO7/KBC3
T 8850 6000 5 8 0 1 0 8 1
pintype=io
}
P 9200 5600 8900 5600 1 0 0
{
T 9000 5650 5 8 1 1 0 0 1
pinnumber=47
T 9000 5550 5 8 0 1 0 2 1
pinseq=39
T 8850 5600 9 8 1 1 0 6 1
pinlabel=GPIO6/KBC4
T 8850 5600 5 8 0 1 0 8 1
pintype=io
}
P 9200 5200 8900 5200 1 0 0
{
T 9000 5250 5 8 1 1 0 0 1
pinnumber=46
T 9000 5150 5 8 0 1 0 2 1
pinseq=40
T 8850 5200 9 8 1 1 0 6 1
pinlabel=GND
T 8850 5200 5 8 0 1 0 8 1
pintype=pwr
}
P 9200 4800 8900 4800 1 0 0
{
T 9000 4850 5 8 1 1 0 0 1
pinnumber=45
T 9000 4750 5 8 0 1 0 2 1
pinseq=41
T 8850 4800 9 8 1 1 0 6 1
pinlabel=GND
T 8850 4800 5 8 0 1 0 8 1
pintype=pwr
}
P 9200 4400 8900 4400 1 0 0
{
T 9000 4450 5 8 1 1 0 0 1
pinnumber=44
T 9000 4350 5 8 0 1 0 2 1
pinseq=42
T 8850 4400 9 8 1 1 0 6 1
pinlabel=GPIO5/KBR0
T 8850 4400 5 8 0 1 0 8 1
pintype=io
}
P 9200 4000 8900 4000 1 0 0
{
T 9000 4050 5 8 1 1 0 0 1
pinnumber=43
T 9000 3950 5 8 0 1 0 2 1
pinseq=43
T 8850 4000 9 8 1 1 0 6 1
pinlabel=GPIO4/KBR1
T 8850 4000 5 8 0 1 0 8 1
pintype=io
}
P 9200 3600 8900 3600 1 0 0
{
T 9000 3650 5 8 1 1 0 0 1
pinnumber=42
T 9000 3550 5 8 0 1 0 2 1
pinseq=44
T 8850 3600 9 8 1 1 0 6 1
pinlabel=GPIO3/KBR2
T 8850 3600 5 8 0 1 0 8 1
pintype=io
}
P 9200 3200 8900 3200 1 0 0
{
T 9000 3250 5 8 1 1 0 0 1
pinnumber=41
T 9000 3150 5 8 0 1 0 2 1
pinseq=45
T 8850 3200 9 8 1 1 0 6 1
pinlabel=GPIO2/KBR3
T 8850 3200 5 8 0 1 0 8 1
pintype=io
}
P 9200 2800 8900 2800 1 0 0
{
T 9000 2850 5 8 1 1 0 0 1
pinnumber=40
T 9000 2750 5 8 0 1 0 2 1
pinseq=46
T 8850 2800 9 8 1 1 0 6 1
pinlabel=GPIO1/KBR4
T 8850 2800 5 8 0 1 0 8 1
pintype=io
}
P 9200 2400 8900 2400 1 0 0
{
T 9000 2450 5 8 1 1 0 0 1
pinnumber=39
T 9000 2350 5 8 0 1 0 2 1
pinseq=47
T 8850 2400 9 8 1 1 0 6 1
pinlabel=GND
T 8850 2400 5 8 0 1 0 8 1
pintype=pwr
}
P 9200 2000 8900 2000 1 0 0
{
T 9000 2050 5 8 1 1 0 0 1
pinnumber=38
T 9000 1950 5 8 0 1 0 2 1
pinseq=48
T 8850 2000 9 8 1 1 0 6 1
pinlabel=SCL
T 8850 2000 5 8 0 1 0 8 1
pintype=io
}
P 9200 1600 8900 1600 1 0 0
{
T 9000 1650 5 8 1 1 0 0 1
pinnumber=37
T 9000 1550 5 8 0 1 0 2 1
pinseq=49
T 8850 1600 9 8 1 1 0 6 1
pinlabel=SDA
T 8850 1600 5 8 0 1 0 8 1
pintype=io
}
P 9200 1200 8900 1200 1 0 0
{
T 9000 1250 5 8 1 1 0 0 1
pinnumber=36
T 9000 1150 5 8 0 1 0 2 1
pinseq=50
T 8850 1200 9 8 1 1 0 6 1
pinlabel=PWM2
T 8850 1200 5 8 0 1 0 8 1
pintype=out
}
P 9200 800 8900 800 1 0 0
{
T 9000 850 5 8 1 1 0 0 1
pinnumber=35
T 9000 750 5 8 0 1 0 2 1
pinseq=51
T 8850 800 9 8 1 1 0 6 1
pinlabel=PWM1
T 8850 800 5 8 0 1 0 8 1
pintype=out
}
P 1500 7900 1500 7600 1 0 0
{
T 1450 7700 5 8 1 1 90 0 1
pinnumber=68
T 1550 7700 5 8 0 1 90 2 1
pinseq=52
T 1500 7550 9 8 1 1 90 6 1
pinlabel=GPIO12
T 1500 7550 5 8 0 1 90 8 1
pintype=io
}
P 1900 7900 1900 7600 1 0 0
{
T 1850 7700 5 8 1 1 90 0 1
pinnumber=67
T 1950 7700 5 8 0 1 90 2 1
pinseq=53
T 1900 7550 9 8 1 1 90 6 1
pinlabel=GPIO11
T 1900 7550 5 8 0 1 90 8 1
pintype=io
}
P 2300 7900 2300 7600 1 0 0
{
T 2250 7700 5 8 1 1 90 0 1
pinnumber=66
T 2350 7700 5 8 0 1 90 2 1
pinseq=54
T 2300 7550 9 8 1 1 90 6 1
pinlabel=STATUS
T 2300 7550 5 8 0 1 90 8 1
pintype=out
}
P 2700 7900 2700 7600 1 0 0
{
T 2650 7700 5 8 1 1 90 0 1
pinnumber=65
T 2750 7700 5 8 0 1 90 2 1
pinseq=55
T 2700 7550 9 8 1 1 90 6 1
pinlabel=GND
T 2700 7550 5 8 0 1 90 8 1
pintype=pwr
}
P 3100 7900 3100 7600 1 0 0
{
T 3050 7700 5 8 1 1 90 0 1
pinnumber=64
T 3150 7700 5 8 0 1 90 2 1
pinseq=56
T 3100 7550 9 8 1 1 90 6 1
pinlabel=GND
T 3100 7550 5 8 0 1 90 8 1
pintype=pwr
}
P 3500 7900 3500 7600 1 0 0
{
T 3450 7700 5 8 1 1 90 0 1
pinnumber=63
T 3550 7700 5 8 0 1 90 2 1
pinseq=57
T 3500 7550 9 8 1 1 90 6 1
pinlabel=GND
T 3500 7550 5 8 0 1 90 8 1
pintype=pwr
}
P 3900 7900 3900 7600 1 0 0
{
T 3850 7700 5 8 1 1 90 0 1
pinnumber=62
T 3950 7700 5 8 0 1 90 2 1
pinseq=58
T 3900 7550 9 8 1 1 90 6 1
pinlabel=GND
T 3900 7550 5 8 0 1 90 8 1
pintype=pwr
}
P 4300 7900 4300 7600 1 0 0
{
T 4250 7700 5 8 1 1 90 0 1
pinnumber=61
T 4350 7700 5 8 0 1 90 2 1
pinseq=59
T 4300 7550 9 8 1 1 90 6 1
pinlabel=GND
T 4300 7550 5 8 0 1 90 8 1
pintype=pwr
}
P 4700 7900 4700 7600 1 0 0
{
T 4650 7700 5 8 1 1 90 0 1
pinnumber=60
T 4750 7700 5 8 0 1 90 2 1
pinseq=60
T 4700 7550 9 8 1 1 90 6 1
pinlabel=RF_ANT
T 4700 7550 5 8 0 1 90 8 1
pintype=io
}
P 5100 7900 5100 7600 1 0 0
{
T 5050 7700 5 8 1 1 90 0 1
pinnumber=59
T 5150 7700 5 8 0 1 90 2 1
pinseq=61
T 5100 7550 9 8 1 1 90 6 1
pinlabel=GND
T 5100 7550 5 8 0 1 90 8 1
pintype=pwr
}
P 5500 7900 5500 7600 1 0 0
{
T 5450 7700 5 8 1 1 90 0 1
pinnumber=58
T 5550 7700 5 8 0 1 90 2 1
pinseq=62
T 5500 7550 9 8 1 1 90 6 1
pinlabel=GND
T 5500 7550 5 8 0 1 90 8 1
pintype=pwr
}
P 5900 7900 5900 7600 1 0 0
{
T 5850 7700 5 8 1 1 90 0 1
pinnumber=57
T 5950 7700 5 8 0 1 90 2 1
pinseq=63
T 5900 7550 9 8 1 1 90 6 1
pinlabel=VBAT
T 5900 7550 5 8 0 1 90 8 1
pintype=pwr
}
P 6300 7900 6300 7600 1 0 0
{
T 6250 7700 5 8 1 1 90 0 1
pinnumber=56
T 6350 7700 5 8 0 1 90 2 1
pinseq=64
T 6300 7550 9 8 1 1 90 6 1
pinlabel=VBAT
T 6300 7550 5 8 0 1 90 8 1
pintype=pwr
}
P 6700 7900 6700 7600 1 0 0
{
T 6650 7700 5 8 1 1 90 0 1
pinnumber=55
T 6750 7700 5 8 0 1 90 2 1
pinseq=65
T 6700 7550 9 8 1 1 90 6 1
pinlabel=VBAT
T 6700 7550 5 8 0 1 90 8 1
pintype=pwr
}
P 7100 7900 7100 7600 1 0 0
{
T 7050 7700 5 8 1 1 90 0 1
pinnumber=54
T 7150 7700 5 8 0 1 90 2 1
pinseq=66
T 7100 7550 9 8 1 1 90 6 1
pinlabel=GND
T 7100 7550 5 8 0 1 90 8 1
pintype=pwr
}
P 7500 7900 7500 7600 1 0 0
{
T 7450 7700 5 8 1 1 90 0 1
pinnumber=53
T 7550 7700 5 8 0 1 90 2 1
pinseq=67
T 7500 7550 9 8 1 1 90 6 1
pinlabel=GND
T 7500 7550 5 8 0 1 90 8 1
pintype=pwr
}
P 7900 7900 7900 7600 1 0 0
{
T 7850 7700 5 8 1 1 90 0 1
pinnumber=52
T 7950 7700 5 8 0 1 90 2 1
pinseq=68
T 7900 7550 9 8 1 1 90 6 1
pinlabel=NETLIGHT
T 7900 7550 5 8 0 1 90 8 1
pintype=out
}
B 400 400 8500 7200 3 0 0 0 -1 -1 0 -1 -1 -1 -1 -1
T 8900 7700 8 10 1 1 0 6 1
refdes=U?
T 4450 3900 9 10 1 0 0 0 1
SIM900
T 4450 4200 5 10 0 0 0 0 1
device=SIM900
T 4450 4400 5 10 0 0 0 0 1
footprint=SIM900.fp
T 4450 4600 5 10 0 0 0 0 1
author=max taldykin
T 4450 4800 5 10 0 0 0 0 1
documentation=http://gsm-gate.ru/product/gsm-modul-simcom-sim900/
T 4450 5000 5 10 0 0 0 0 1
description=GSM modem
T 4450 5200 5 10 0 0 0 0 1
numslots=0
T 4450 5400 5 10 0 0 0 0 1
dist-license=PublicDomain
T 4450 5600 5 10 0 0 0 0 1
use-license=PublicDomain
