============================================================
  Generated by:           Encounter(R) RTL Compiler RC14.28 - v14.20-s067_1
  Generated on:           Jan 21 2019  10:19:30 pm
  Module:                 dsc_mul
  Technology library:     gscl45nm 
  Operating conditions:   typical (balanced_tree)
  Wireload mode:          enclosed
  Area mode:              timing library
============================================================

path   1:

                Pin                       Type       Fanout Load Slew Delay Arrival   
                                                            (fF) (ps)  (ps)   (ps)    
--------------------------------------------------------------------------------------
(clock clk)                             launch                                    0 R 
stoch2bin_stoch2bin_11_out_reg[1]/CLK                               0             0 R 
stoch2bin_stoch2bin_11_out_reg[1]/Q     DFFSR             1  1.5   10  +109     109 R 
drc_bufs2669/A                                                           +0     109   
drc_bufs2669/Y                          BUFX2             3 20.1   49   +61     169 R 
stoch2bin_csa_tree_add_666_129_groupi/in_4[1] 
  g2913/A                                                                +0     169   
  g2913/YC                              FAX1              1 12.7   68   +90     260 R 
  g2900/A                                                                +0     260   
  g2900/YS                              FAX1              1 10.3   56  +110     370 R 
  g2889/B                                                                +0     370   
  g2889/YS                              FAX1              1  8.8   27  +101     471 F 
  g2883/B                                                                +0     471   
  g2883/YC                              FAX1              1  7.1   29   +87     558 F 
  g2878/C                                                                +0     558   
  g2878/YS                              FAX1              1  8.8   27   +92     650 F 
  g2874/B                                                                +0     650   
  g2874/YC                              FAX1              1  7.1   29   +87     738 F 
  g2873/C                                                                +0     738   
  g2873/YC                              FAX1              1  7.1   29   +82     819 F 
  g2872/C                                                                +0     819   
  g2872/YC                              FAX1              1  7.1   29   +82     901 F 
  g2871/C                                                                +0     901   
  g2871/YS                              FAX1              1 10.0   30   +95     996 F 
stoch2bin_csa_tree_add_666_129_groupi/out_0[6] 
z[6]                                    out port                         +0     996 F 
(dsc_mul.sdc_line_15_21_1)              ext delay                      +100    1096 F 
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - 
(clock clk)                             capture                                5000 R 
                                        uncertainty                     -50    4950 R 
--------------------------------------------------------------------------------------
Cost Group   : 'clk' (path_group 'clk')
Timing slack :    3854ps 
Start-point  : stoch2bin_stoch2bin_11_out_reg[1]/CLK
End-point    : z[6]

path   2:

                Pin                       Type       Fanout Load Slew Delay Arrival   
                                                            (fF) (ps)  (ps)   (ps)    
--------------------------------------------------------------------------------------
(clock clk)                             launch                                    0 R 
stoch2bin_stoch2bin_11_out_reg[1]/CLK                               0             0 R 
stoch2bin_stoch2bin_11_out_reg[1]/Q     DFFSR             1  1.5   10  +109     109 R 
drc_bufs2669/A                                                           +0     109   
drc_bufs2669/Y                          BUFX2             3 20.1   49   +61     169 R 
stoch2bin_csa_tree_add_666_129_groupi/in_4[1] 
  g2913/A                                                                +0     169   
  g2913/YC                              FAX1              1 12.7   68   +90     260 R 
  g2900/A                                                                +0     260   
  g2900/YS                              FAX1              1 10.3   56  +110     370 R 
  g2889/B                                                                +0     370   
  g2889/YS                              FAX1              1  8.8   27  +101     471 F 
  g2883/B                                                                +0     471   
  g2883/YC                              FAX1              1  7.1   29   +87     558 F 
  g2878/C                                                                +0     558   
  g2878/YS                              FAX1              1  8.8   27   +92     650 F 
  g2874/B                                                                +0     650   
  g2874/YC                              FAX1              1  7.1   29   +87     738 F 
  g2873/C                                                                +0     738   
  g2873/YC                              FAX1              1  7.1   29   +82     819 F 
  g2872/C                                                                +0     819   
  g2872/YC                              FAX1              1  7.1   29   +82     901 F 
  g2871/C                                                                +0     901   
  g2871/YC                              FAX1              1 10.0   37   +88     988 F 
stoch2bin_csa_tree_add_666_129_groupi/out_0[7] 
z[7]                                    out port                         +0     988 F 
(dsc_mul.sdc_line_15)                   ext delay                      +100    1088 F 
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - 
(clock clk)                             capture                                5000 R 
                                        uncertainty                     -50    4950 R 
--------------------------------------------------------------------------------------
Cost Group   : 'clk' (path_group 'clk')
Timing slack :    3862ps 
Start-point  : stoch2bin_stoch2bin_11_out_reg[1]/CLK
End-point    : z[7]

path   3:

                Pin                       Type       Fanout Load Slew Delay Arrival   
                                                            (fF) (ps)  (ps)   (ps)    
--------------------------------------------------------------------------------------
(clock clk)                             launch                                    0 R 
stoch2bin_stoch2bin_11_out_reg[1]/CLK                               0             0 R 
stoch2bin_stoch2bin_11_out_reg[1]/Q     DFFSR             1  1.5   10  +109     109 R 
drc_bufs2669/A                                                           +0     109   
drc_bufs2669/Y                          BUFX2             3 20.1   49   +61     169 R 
stoch2bin_csa_tree_add_666_129_groupi/in_4[1] 
  g2913/A                                                                +0     169   
  g2913/YC                              FAX1              1 12.7   68   +90     260 R 
  g2900/A                                                                +0     260   
  g2900/YS                              FAX1              1 10.3   56  +110     370 R 
  g2889/B                                                                +0     370   
  g2889/YS                              FAX1              1  8.8   27  +101     471 F 
  g2883/B                                                                +0     471   
  g2883/YC                              FAX1              1  7.1   29   +87     558 F 
  g2878/C                                                                +0     558   
  g2878/YS                              FAX1              1  8.8   27   +92     650 F 
  g2874/B                                                                +0     650   
  g2874/YC                              FAX1              1  7.1   29   +87     738 F 
  g2873/C                                                                +0     738   
  g2873/YC                              FAX1              1  7.1   29   +82     819 F 
  g2872/C                                                                +0     819   
  g2872/YS                              FAX1              1 10.0   30   +95     914 F 
stoch2bin_csa_tree_add_666_129_groupi/out_0[5] 
z[5]                                    out port                         +0     914 F 
(dsc_mul.sdc_line_15_22_1)              ext delay                      +100    1014 F 
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - 
(clock clk)                             capture                                5000 R 
                                        uncertainty                     -50    4950 R 
--------------------------------------------------------------------------------------
Cost Group   : 'clk' (path_group 'clk')
Timing slack :    3936ps 
Start-point  : stoch2bin_stoch2bin_11_out_reg[1]/CLK
End-point    : z[5]

path   4:

                Pin                       Type       Fanout Load Slew Delay Arrival   
                                                            (fF) (ps)  (ps)   (ps)    
--------------------------------------------------------------------------------------
(clock clk)                             launch                                    0 R 
stoch2bin_stoch2bin_11_out_reg[1]/CLK                               0             0 R 
stoch2bin_stoch2bin_11_out_reg[1]/Q     DFFSR             1  1.5   10  +109     109 R 
drc_bufs2669/A                                                           +0     109   
drc_bufs2669/Y                          BUFX2             3 20.1   49   +61     169 R 
stoch2bin_csa_tree_add_666_129_groupi/in_4[1] 
  g2913/A                                                                +0     169   
  g2913/YC                              FAX1              1 12.7   68   +90     260 R 
  g2900/A                                                                +0     260   
  g2900/YS                              FAX1              1 10.3   56  +110     370 R 
  g2889/B                                                                +0     370   
  g2889/YS                              FAX1              1  8.8   27  +101     471 F 
  g2883/B                                                                +0     471   
  g2883/YC                              FAX1              1  7.1   29   +87     558 F 
  g2878/C                                                                +0     558   
  g2878/YS                              FAX1              1  8.8   27   +92     650 F 
  g2874/B                                                                +0     650   
  g2874/YC                              FAX1              1  7.1   29   +87     738 F 
  g2873/C                                                                +0     738   
  g2873/YS                              FAX1              1 10.0   30   +95     833 F 
stoch2bin_csa_tree_add_666_129_groupi/out_0[4] 
z[4]                                    out port                         +0     833 F 
(dsc_mul.sdc_line_15_23_1)              ext delay                      +100     933 F 
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - 
(clock clk)                             capture                                5000 R 
                                        uncertainty                     -50    4950 R 
--------------------------------------------------------------------------------------
Cost Group   : 'clk' (path_group 'clk')
Timing slack :    4017ps 
Start-point  : stoch2bin_stoch2bin_11_out_reg[1]/CLK
End-point    : z[4]

path   5:

                Pin                       Type       Fanout Load Slew Delay Arrival   
                                                            (fF) (ps)  (ps)   (ps)    
--------------------------------------------------------------------------------------
(clock clk)                             launch                                    0 R 
stoch2bin_stoch2bin_11_out_reg[1]/CLK                               0             0 R 
stoch2bin_stoch2bin_11_out_reg[1]/Q     DFFSR             1  1.5   10  +109     109 R 
drc_bufs2669/A                                                           +0     109   
drc_bufs2669/Y                          BUFX2             3 20.1   49   +61     169 R 
stoch2bin_csa_tree_add_666_129_groupi/in_4[1] 
  g2913/A                                                                +0     169   
  g2913/YC                              FAX1              1 12.7   68   +90     260 R 
  g2900/A                                                                +0     260   
  g2900/YS                              FAX1              1 10.3   56  +110     370 R 
  g2889/B                                                                +0     370   
  g2889/YS                              FAX1              1  8.8   27  +101     471 F 
  g2883/B                                                                +0     471   
  g2883/YC                              FAX1              1  7.1   29   +87     558 F 
  g2878/C                                                                +0     558   
  g2878/YS                              FAX1              1 10.3   56   +95     653 R 
  g2874/B                                                                +0     653   
  g2874/YS                              FAX1              1 10.0   30  +103     756 F 
stoch2bin_csa_tree_add_666_129_groupi/out_0[3] 
z[3]                                    out port                         +0     756 F 
(dsc_mul.sdc_line_15_24_1)              ext delay                      +100     856 F 
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - 
(clock clk)                             capture                                5000 R 
                                        uncertainty                     -50    4950 R 
--------------------------------------------------------------------------------------
Cost Group   : 'clk' (path_group 'clk')
Timing slack :    4094ps 
Start-point  : stoch2bin_stoch2bin_11_out_reg[1]/CLK
End-point    : z[3]

path   6:

                Pin                       Type       Fanout Load Slew Delay Arrival   
                                                            (fF) (ps)  (ps)   (ps)    
--------------------------------------------------------------------------------------
(clock clk)                             launch                                    0 R 
stoch2bin_stoch2bin_12_out_reg[0]/CLK                               0             0 R 
stoch2bin_stoch2bin_12_out_reg[0]/Q     DFFSR             1  1.5   10  +109     109 R 
drc_bufs2731/A                                                           +0     109   
drc_bufs2731/Y                          BUFX2             3 22.1   54   +64     172 R 
stoch2bin_csa_tree_add_666_129_groupi/in_3[0] 
  g2919/A                                                                +0     172   
  g2919/YC                              FAX1              1 12.7   68   +91     263 R 
  g2903/A                                                                +0     263   
  g2903/YS                              FAX1              1 12.7   67  +118     381 R 
  g2890/A                                                                +0     381   
  g2890/YS                              FAX1              1  8.2   46  +104     484 R 
  g2882/C                                                                +0     484   
  g2882/YC                              FAX1              1 10.3   57   +80     564 R 
  g2877/B                                                                +0     564   
  g2877/YS                              FAX1              1 10.0   30  +104     668 F 
stoch2bin_csa_tree_add_666_129_groupi/out_0[2] 
z[2]                                    out port                         +0     668 F 
(dsc_mul.sdc_line_15_25_1)              ext delay                      +100     768 F 
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - 
(clock clk)                             capture                                5000 R 
                                        uncertainty                     -50    4950 R 
--------------------------------------------------------------------------------------
Cost Group   : 'clk' (path_group 'clk')
Timing slack :    4182ps 
Start-point  : stoch2bin_stoch2bin_12_out_reg[0]/CLK
End-point    : z[2]

path   7:

                Pin                       Type       Fanout Load Slew Delay Arrival   
                                                            (fF) (ps)  (ps)   (ps)    
--------------------------------------------------------------------------------------
(clock clk)                             launch                                    0 R 
stoch2bin_stoch2bin_12_out_reg[0]/CLK                               0             0 R 
stoch2bin_stoch2bin_12_out_reg[0]/Q     DFFSR             1  1.5   10  +109     109 R 
drc_bufs2731/A                                                           +0     109   
drc_bufs2731/Y                          BUFX2             3 22.1   54   +64     172 R 
stoch2bin_csa_tree_add_666_129_groupi/in_3[0] 
  g2919/A                                                                +0     172   
  g2919/YC                              FAX1              1 12.7   68   +91     263 R 
  g2903/A                                                                +0     263   
  g2903/YS                              FAX1              1 12.7   67  +118     381 R 
  g2890/A                                                                +0     381   
  g2890/YS                              FAX1              1  8.2   46  +104     484 R 
  g2882/C                                                                +0     484   
  g2882/YS                              FAX1              1 10.0   30   +97     581 F 
stoch2bin_csa_tree_add_666_129_groupi/out_0[1] 
z[1]                                    out port                         +0     581 F 
(dsc_mul.sdc_line_15_26_1)              ext delay                      +100     681 F 
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - 
(clock clk)                             capture                                5000 R 
                                        uncertainty                     -50    4950 R 
--------------------------------------------------------------------------------------
Cost Group   : 'clk' (path_group 'clk')
Timing slack :    4269ps 
Start-point  : stoch2bin_stoch2bin_12_out_reg[0]/CLK
End-point    : z[1]

path   8:

                Pin                      Type       Fanout Load Slew Delay Arrival   
                                                           (fF) (ps)  (ps)   (ps)    
-------------------------------------------------------------------------------------
(clock clk)                            launch                                    0 R 
stoch2bin_stoch2bin_8_out_reg[0]/CLK                               0             0 R 
stoch2bin_stoch2bin_8_out_reg[0]/Q     DFFSR             1  1.5   10  +109     109 R 
drc_bufs2672/A                                                          +0     109   
drc_bufs2672/Y                         BUFX2             3 22.1   54   +64     172 R 
stoch2bin_csa_tree_add_666_129_groupi/in_7[0] 
  g2918/A                                                               +0     172   
  g2918/YS                             FAX1              1 12.7   67  +116     288 R 
  g2904/A                                                               +0     288   
  g2904/YS                             FAX1              1  8.2   46  +104     392 R 
  g2891/C                                                               +0     392   
  g2891/YS                             FAX1              1 10.0   30   +97     489 F 
stoch2bin_csa_tree_add_666_129_groupi/out_0[0] 
z[0]                                   out port                         +0     489 F 
(dsc_mul.sdc_line_15_27_1)             ext delay                      +100     589 F 
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
(clock clk)                            capture                                5000 R 
                                       uncertainty                     -50    4950 R 
-------------------------------------------------------------------------------------
Cost Group   : 'clk' (path_group 'clk')
Timing slack :    4361ps 
Start-point  : stoch2bin_stoch2bin_8_out_reg[0]/CLK
End-point    : z[0]

path   9:

             Pin                    Type       Fanout Load Slew Delay Arrival   
                                                      (fF) (ps)  (ps)   (ps)    
--------------------------------------------------------------------------------
(clock clk)                       launch                                    0 R 
prg_b_ctr4_out_reg[2]/CLK                                     0             0 R 
prg_b_ctr4_out_reg[2]/Q           DFFSR             1  1.5   10  +115     115 F 
drc_bufs2686/A                                                     +0     115   
drc_bufs2686/Y                    BUFX2             5 11.9   15   +43     158 F 
g2008/A                                                            +0     158   
g2008/Y                           AND2X1            2  5.3   26   +39     197 F 
g1991/A                                                            +0     197   
g1991/Y                           NOR2X1            1  1.5   22   +30     227 R 
drc_bufs2647/A                                                     +0     227   
drc_bufs2647/Y                    BUFX2             1  2.3    8   +34     261 R 
g1928/A                                                            +0     261   
g1928/Y                           AND2X1            1  2.7   34   +32     293 R 
g1812/A                                                            +0     293   
g1812/Y                           OAI21X1           1  2.3    6   +21     314 F 
g1767/A                                                            +0     314   
g1767/Y                           OR2X1             1  2.8   14   +41     355 F 
g1694/C                                                            +0     355   
g1694/Y                           NAND3X1           1  1.5   34   +29     383 R 
drc_bufs2643/A                                                     +0     383   
drc_bufs2643/Y                    BUFX2             1  2.7   10   +35     419 R 
g1657/B                                                            +0     419   
g1657/Y                           MUX2X1            1  2.6   12   +19     438 F 
g1616/B                                                            +0     438   
g1616/Y                           OAI21X1           1  2.0   36   +39     477 R 
shift_reg_b_shiftreg_reg[0]/D     DFFSR                            +0     477   
shift_reg_b_shiftreg_reg[0]/CLK   setup                       0   +83     560 R 
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - 
(clock clk)                       capture                                5000 R 
                                  uncertainty                     -50    4950 R 
--------------------------------------------------------------------------------
Cost Group   : 'clk' (path_group 'clk')
Timing slack :    4390ps 
Start-point  : prg_b_ctr4_out_reg[2]/CLK
End-point    : shift_reg_b_shiftreg_reg[0]/D

path  10:

             Pin                    Type       Fanout Load Slew Delay Arrival   
                                                      (fF) (ps)  (ps)   (ps)    
--------------------------------------------------------------------------------
(clock clk)                       launch                                    0 R 
prg_b_ctr4_out_reg[2]/CLK                                     0             0 R 
prg_b_ctr4_out_reg[2]/Q           DFFSR             1  1.5   10  +115     115 F 
drc_bufs2686/A                                                     +0     115   
drc_bufs2686/Y                    BUFX2             5 11.9   15   +43     158 F 
g2007/A                                                            +0     158   
g2007/Y                           AND2X1            2  5.3   26   +39     197 F 
g1992/A                                                            +0     197   
g1992/Y                           NOR2X1            1  1.5   22   +30     227 R 
drc_bufs2646/A                                                     +0     227   
drc_bufs2646/Y                    BUFX2             1  2.3    8   +34     261 R 
g1929/A                                                            +0     261   
g1929/Y                           AND2X1            1  2.7   34   +32     293 R 
g1813/A                                                            +0     293   
g1813/Y                           OAI21X1           1  2.3    6   +21     314 F 
g1768/A                                                            +0     314   
g1768/Y                           OR2X1             1  2.8   14   +41     355 F 
g1695/C                                                            +0     355   
g1695/Y                           NAND3X1           1  1.5   34   +29     383 R 
drc_bufs2640/A                                                     +0     383   
drc_bufs2640/Y                    BUFX2             1  2.8   10   +36     419 R 
g1640/A                                                            +0     419   
g1640/Y                           MUX2X1            1  1.5   19   +20     439 F 
g1639/A                                                            +0     439   
g1639/Y                           INVX1             1  2.0    0    +3     443 R 
shift_reg_a_shiftreg_reg[0]/D     DFFSR                            +0     443   
shift_reg_a_shiftreg_reg[0]/CLK   setup                       0   +70     513 R 
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - 
(clock clk)                       capture                                5000 R 
                                  uncertainty                     -50    4950 R 
--------------------------------------------------------------------------------
Cost Group   : 'clk' (path_group 'clk')
Timing slack :    4437ps 
Start-point  : prg_b_ctr4_out_reg[2]/CLK
End-point    : shift_reg_a_shiftreg_reg[0]/D
