m255
K4
z2
13
!s112 1.1
!i10d 8192
!i10e 25
!i10f 100
cModel Technology
Z0 dD:/Users/Legion/Quartus/Works_Verilog/Third year/5th semester/lab9
vcnt_div
Z1 DXx6 sv_std 3 std 0 22 AD7iAPLo6nTIKk<N0eo=D3
Z2 !s110 1698880636
!i10b 1
!s100 8:KR5cfNXz;=X]bVb@HS^3
I]43[?b?1Y3Y08W4UO>`1:1
Z3 VDg1SIo80bB@j0V0VzS_@n1
!s105 cnt_div_sv_unit
S1
R0
Z4 w1698880431
8D:/Users/Legion/Quartus/Works_Verilog/Third year/5th semester/lab9/cnt_div.sv
FD:/Users/Legion/Quartus/Works_Verilog/Third year/5th semester/lab9/cnt_div.sv
L0 1
Z5 OV;L;10.5b;63
r1
!s85 0
31
Z6 !s108 1698880636.000000
!s107 D:/Users/Legion/Quartus/Works_Verilog/Third year/5th semester/lab9/cnt_div.sv|
!s90 -reportprogress|300|-work|work|D:/Users/Legion/Quartus/Works_Verilog/Third year/5th semester/lab9/cnt_div.sv|
!i113 1
Z7 o-work work
Z8 tCvgOpt 0
vcnt_div_tb
R1
R2
!i10b 1
!s100 fiQ2Q_KFOHE`ZCgU9beWo1
I4MNXkG[X7L9VclEl1zh^d0
R3
!s105 cnt_div_tb_sv_unit
S1
R0
R4
8D:/Users/Legion/Quartus/Works_Verilog/Third year/5th semester/lab9/cnt_div_tb.sv
FD:/Users/Legion/Quartus/Works_Verilog/Third year/5th semester/lab9/cnt_div_tb.sv
L0 1
R5
r1
!s85 0
31
R6
!s107 D:/Users/Legion/Quartus/Works_Verilog/Third year/5th semester/lab9/cnt_div_tb.sv|
!s90 -reportprogress|300|-work|work|D:/Users/Legion/Quartus/Works_Verilog/Third year/5th semester/lab9/cnt_div_tb.sv|
!i113 1
R7
R8
vlab_1s
R1
R2
!i10b 1
!s100 Nn@B18:@R[V[zHI71]=k]0
Iez@<0G:JZWZVnKB;;:1IY1
R3
!s105 lab_1s_sv_unit
S1
R0
R4
8D:/Users/Legion/Quartus/Works_Verilog/Third year/5th semester/lab9/lab_1s.sv
FD:/Users/Legion/Quartus/Works_Verilog/Third year/5th semester/lab9/lab_1s.sv
L0 1
R5
r1
!s85 0
31
R6
!s107 D:/Users/Legion/Quartus/Works_Verilog/Third year/5th semester/lab9/lab_1s.sv|
!s90 -reportprogress|300|-work|work|D:/Users/Legion/Quartus/Works_Verilog/Third year/5th semester/lab9/lab_1s.sv|
!i113 1
R7
R8
vlab_1s_tb
R1
R2
!i10b 1
!s100 _N2P@o0[_@`9;d<4a@7ha3
I2MGalT70[@5<hPMaMgNUB2
R3
!s105 lab_1s_tb_sv_unit
S1
R0
Z9 w1698880432
8D:/Users/Legion/Quartus/Works_Verilog/Third year/5th semester/lab9/lab_1s_tb.sv
FD:/Users/Legion/Quartus/Works_Verilog/Third year/5th semester/lab9/lab_1s_tb.sv
L0 1
R5
r1
!s85 0
31
R6
!s107 D:/Users/Legion/Quartus/Works_Verilog/Third year/5th semester/lab9/lab_1s_tb.sv|
!s90 -reportprogress|300|-work|work|D:/Users/Legion/Quartus/Works_Verilog/Third year/5th semester/lab9/lab_1s_tb.sv|
!i113 1
R7
R8
vled_drv
R1
R2
!i10b 1
!s100 `eB1CVMlYS4b<_Z]azSJ42
IUUXX?Y78zm:5X<OFdgP?i3
R3
!s105 led_drv_sv_unit
S1
R0
R9
8D:/Users/Legion/Quartus/Works_Verilog/Third year/5th semester/lab9/led_drv.sv
FD:/Users/Legion/Quartus/Works_Verilog/Third year/5th semester/lab9/led_drv.sv
L0 1
R5
r1
!s85 0
31
R6
!s107 D:/Users/Legion/Quartus/Works_Verilog/Third year/5th semester/lab9/led_drv.sv|
!s90 -reportprogress|300|-work|work|D:/Users/Legion/Quartus/Works_Verilog/Third year/5th semester/lab9/led_drv.sv|
!i113 1
R7
R8
vled_drv_tb
R1
Z10 !s110 1698880637
!i10b 1
!s100 A9RSQh]BK]K]BGk9R05a31
I?iB`IB`K;DOf93o4UbXAV2
R3
!s105 led_drv_tb_sv_unit
S1
R0
w1698880554
8D:/Users/Legion/Quartus/Works_Verilog/Third year/5th semester/lab9/led_drv_tb.sv
FD:/Users/Legion/Quartus/Works_Verilog/Third year/5th semester/lab9/led_drv_tb.sv
L0 1
R5
r1
!s85 0
31
R6
!s107 D:/Users/Legion/Quartus/Works_Verilog/Third year/5th semester/lab9/led_drv_tb.sv|
!s90 -reportprogress|300|-work|work|D:/Users/Legion/Quartus/Works_Verilog/Third year/5th semester/lab9/led_drv_tb.sv|
!i113 1
R7
R8
vled_rg
R1
R10
!i10b 1
!s100 P1W4ZAlGRf>HE04nj[k?02
Iz83`Z0;aV<@o?0M=XTXG73
R3
!s105 led_rg_sv_unit
S1
R0
R4
8D:/Users/Legion/Quartus/Works_Verilog/Third year/5th semester/lab9/led_rg.sv
FD:/Users/Legion/Quartus/Works_Verilog/Third year/5th semester/lab9/led_rg.sv
L0 1
R5
r1
!s85 0
31
Z11 !s108 1698880637.000000
!s107 D:/Users/Legion/Quartus/Works_Verilog/Third year/5th semester/lab9/led_rg.sv|
!s90 -reportprogress|300|-work|work|D:/Users/Legion/Quartus/Works_Verilog/Third year/5th semester/lab9/led_rg.sv|
!i113 1
R7
R8
vrst_rg
R1
R10
!i10b 1
!s100 5BS_XL@_l6PD^egdPAVM:1
IDKML]FlX>PABU`jQefoQ=2
R3
!s105 rst_rg_sv_unit
S1
R0
R9
8D:/Users/Legion/Quartus/Works_Verilog/Third year/5th semester/lab9/rst_rg.sv
FD:/Users/Legion/Quartus/Works_Verilog/Third year/5th semester/lab9/rst_rg.sv
L0 1
R5
r1
!s85 0
31
R11
!s107 D:/Users/Legion/Quartus/Works_Verilog/Third year/5th semester/lab9/rst_rg.sv|
!s90 -reportprogress|300|-work|work|D:/Users/Legion/Quartus/Works_Verilog/Third year/5th semester/lab9/rst_rg.sv|
!i113 1
R7
R8
