// Seed: 2237430684
module module_0 (
    input tri1 id_0,
    input wor id_1,
    output supply0 id_2,
    input uwire id_3,
    output wor id_4,
    input tri0 id_5,
    input wor id_6,
    input uwire id_7,
    output wand id_8,
    input tri0 id_9,
    output wor id_10,
    output tri0 id_11,
    output uwire id_12,
    output tri id_13,
    input tri0 id_14,
    output wand id_15,
    input wire id_16
);
  assign id_12 = -1'h0;
endmodule
module module_1 (
    input tri0 id_0
);
  assign id_2 = id_0;
  module_0 modCall_1 (
      id_2,
      id_0,
      id_2,
      id_2,
      id_2,
      id_0,
      id_2,
      id_2,
      id_2,
      id_2,
      id_2,
      id_2,
      id_2,
      id_2,
      id_0,
      id_2,
      id_0
  );
  assign modCall_1.id_2 = 0;
  integer id_3;
  import id_4::*;
  assign id_3 = -1;
endmodule
