5 e 101 main 2 fsm2a.cdd main fsm2b.cdd main
8 /Users/trevorw/projects/covered/diags/verilog -t fsm -i main.fsm -vcd fsm2a.vcd -o fsm2a.cdd -y lib -v fsm2a.v -F fsm=state,next_state -D DUMP
3 0 $root "$root" NA 0 0 1
3 0 fsm "fsm" lib/fsm.v 1 37 1
2 1 23 110015 2e 1 100c 0 0 1 1 clock
2 2 23 90015 46 27 100a 1 0 1 18 0 1 0 0 0 0
2 3 23 36003f 5 1 100c 0 0 2 1 next_state
2 4 23 290032 1 32 1004 0 0 2 1 STATE_IDLE
2 5 23 210032 6 1a 10cc 3 4 2 18 0 3 3 3 0 0
2 6 23 210025 2 1 100c 0 0 1 1 reset
2 7 23 21003f 6 19 100c 5 6 2 18 0 3 3 3 0 0
2 8 23 18001c 0 1 1410 0 0 2 1 state
2 9 23 18003f 17 38 e 7 8
2 10 26 230026 3 1 100c 0 0 1 1 tail
2 11 26 230026 3 29 1008 10 0 1 18 0 1 0 0 0 0
2 12 26 1a001e 3 1 100c 0 0 1 1 valid
2 13 26 1a001e 3 29 1008 12 0 1 18 0 1 0 0 0 0
2 14 26 120015 3 1 100c 0 0 1 1 head
2 15 26 120015 3 29 1008 14 0 1 18 0 1 0 0 0 0
2 16 26 9000d 5 1 100c 0 0 2 1 state
2 17 26 9000d 5 29 1008 16 0 1 18 0 1 0 0 0 0
2 18 26 90015 7 2b 1008 15 17 1 18 0 1 0 0 0 0
2 19 26 9001e 7 2b 1008 13 18 1 18 0 1 0 0 0 0
2 20 26 90026 11 2b 100a 11 19 1 18 0 1 0 0 0 0
2 21 27 20006 8 3d 5002 0 0 1 18 0 1 0 0 0 0 $u0
2 22 0 0 8 1 100e 0 0 2 1 next_state
2 23 0 0 6 1 100e 0 0 2 1 state
1 STATE_IDLE 0 c0000 1 0 31 0 2 17 0 0 0 0 0
1 STATE_HEAD 0 c0000 1 0 31 0 2 17 1 0 0 0 0
1 STATE_DATA 0 c0000 1 0 31 0 2 17 2 0 0 0 0
1 STATE_TAIL 0 c0000 1 0 31 0 2 17 3 0 0 0 0
1 clock 9 a 1 0 0 0 1 17 1 1 1 1 0
1 reset 10 a 1 0 0 0 1 17 1 1 0 1 0
1 head 11 a 1 0 0 0 1 17 1 1 1 1 0
1 tail 12 a 1 0 0 0 1 17 1 1 1 1 0
1 valid 13 a 1 0 0 0 1 17 1 1 1 1 0
1 state 20 7000b 1 0 1 0 2 17 0 3 3 3 0
1 next_state 21 87000b 1 0 1 0 2 17 0 3 3 3 0
4 23 f 23 23
4 22 f 22 22
4 9 6 2 2
4 2 1 9 0
4 21 6 20 0
4 20 1 21 0
6 23 22 1  0 4 4 2 16 0 0  2 16 1 0  2 16 2 0  2 16 3 0  2 16 0 0  2 16 1 0  2 16 2 0  2 16 3 0   7  0 0 1  0 1 1  1 2 1  2 2 1  2 3 1  3 0 1  1 3 1
3 1 fsm.$u0 "fsm.$u0" lib/fsm.v 0 34 1
2 24 29 5000e 1 32 1004 0 0 2 1 STATE_IDLE
2 25 28 9000d 13 1 100e 0 0 2 1 state
2 26 29 0 8 2d 114e 24 25 1 18 0 1 1 1 0 0
2 27 30 5000e 1 32 1008 0 0 2 1 STATE_HEAD
2 28 30 0 5 2d 120e 27 25 1 18 0 1 1 1 0 0
2 29 31 5000e 1 32 1008 0 0 2 1 STATE_DATA
2 30 31 0 4 2d 120e 29 25 1 18 0 1 1 1 0 0
2 31 32 5000e 1 32 1008 0 0 2 1 STATE_TAIL
2 32 32 0 2 2d 120e 31 25 1 18 0 1 1 1 0 0
2 33 32 3d0046 1 32 1004 0 0 2 1 STATE_IDLE
2 34 32 300039 1 32 1008 0 0 2 1 STATE_HEAD
2 35 32 1f0039 1 1a 1104 33 34 2 18 0 3 3 0 0 0
2 36 32 28002b 1 1 1004 0 0 1 1 head
2 37 32 200024 1 1 1004 0 0 1 1 valid
2 38 32 20002b 1 8 1044 36 37 1 18 0 1 1 1 0 0
2 39 32 1f0046 1 19 1004 35 38 2 18 0 3 3 0 0 0
2 40 32 12001b 0 1 1410 0 0 2 1 next_state
2 41 32 120046 1 37 16 39 40
2 42 31 3d0046 1 32 1018 0 0 2 1 STATE_DATA
2 43 31 300039 1 32 1018 0 0 2 1 STATE_TAIL
2 44 31 1f0039 2 1a 1238 42 43 2 18 0 3 1 3 0 0
2 45 31 28002b 2 1 101c 0 0 1 1 tail
2 46 31 200024 1 1 1018 0 0 1 1 valid
2 47 31 20002b 2 8 133c 45 46 1 18 0 1 0 1 1 0
2 48 31 1f0046 2 19 1038 44 47 2 18 0 3 1 3 0 0
2 49 31 12001b 0 1 1410 0 0 2 1 next_state
2 50 31 120046 2 37 3a 48 49
2 51 30 3d0046 1 32 1008 0 0 2 1 STATE_DATA
2 52 30 300039 1 32 1008 0 0 2 1 STATE_TAIL
2 53 30 1f0039 1 1a 1208 51 52 2 18 0 3 1 3 0 0
2 54 30 28002b 1 1 101c 0 0 1 1 tail
2 55 30 200024 1 1 1018 0 0 1 1 valid
2 56 30 20002b 1 8 133c 54 55 1 18 0 1 0 1 1 0
2 57 30 1f0046 1 19 1038 53 56 2 18 0 3 1 3 0 0
2 58 30 12001b 0 1 1410 0 0 2 1 next_state
2 59 30 120046 1 37 3a 57 58
2 60 29 3d0046 1 32 1004 0 0 2 1 STATE_IDLE
2 61 29 300039 1 32 1008 0 0 2 1 STATE_HEAD
2 62 29 1f0039 3 1a 110c 60 61 2 18 0 3 3 1 0 0
2 63 29 28002b 3 1 100c 0 0 1 1 head
2 64 29 200024 3 1 100c 0 0 1 1 valid
2 65 29 20002b 3 8 124c 63 64 1 18 0 1 1 1 1 0
2 66 29 1f0046 3 19 100c 62 65 2 18 0 3 3 1 0 0
2 67 29 12001b 0 1 1410 0 0 2 1 next_state
2 68 29 120046 3 37 e 66 67
4 41 0 0 0
4 32 0 41 0
4 50 0 0 0
4 30 0 50 32
4 59 0 0 0
4 28 0 59 30
4 68 0 0 0
4 26 11 68 28
