// Seed: 1654166405
module module_0 (
    output supply1 id_0,
    output supply1 id_1,
    input  supply0 id_2
);
  assign id_0 = id_2;
endmodule
module module_1 #(
    parameter id_12 = 32'd27,
    parameter id_2  = 32'd67,
    parameter id_4  = 32'd56,
    parameter id_6  = 32'd97,
    parameter id_8  = 32'd53,
    parameter id_9  = 32'd86
) (
    input supply0 id_0,
    output supply1 id_1,
    output supply1 _id_2,
    input tri0 id_3,
    output tri0 _id_4,
    input tri id_5,
    input tri1 _id_6,
    input tri0 id_7,
    input uwire _id_8,
    input tri1 _id_9,
    output tri0 id_10
);
  logic [1 : id_4  &  id_2] _id_12 = -1;
  parameter id_13 = 1;
  wire id_14;
  logic id_15;
  wire [id_12 : id_9] id_16[id_6 : 1];
  wire [-1  !=?  id_8 : (  -1 'b0 )  &  id_9] id_17;
  module_0 modCall_1 (
      id_10,
      id_1,
      id_3
  );
  assign modCall_1.id_0 = 0;
  wire [id_9 : 1] id_18[-1 : 1];
  wire id_19;
  ;
endmodule
