Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.1 (win64) Build 5076996 Wed May 22 18:37:14 MDT 2024
| Date         : Wed Nov 13 13:28:51 2024
| Host         : ADITYA running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file clk_top_wrapper_control_sets_placed.rpt
| Design       : clk_top_wrapper
| Device       : xc7a100t
---------------------------------------------------------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    39 |
|    Minimum number of control sets                        |    39 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    20 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    39 |
| >= 0 to < 4        |     1 |
| >= 4 to < 6        |     2 |
| >= 6 to < 8        |     0 |
| >= 8 to < 10       |     0 |
| >= 10 to < 12      |     0 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     0 |
| >= 16              |    36 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |               1 |            1 |
| No           | No                    | Yes                    |             128 |          107 |
| No           | Yes                   | No                     |               0 |            0 |
| Yes          | No                    | No                     |               0 |            0 |
| Yes          | No                    | Yes                    |            1147 |          387 |
| Yes          | Yes                   | No                     |               0 |            0 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+--------------------------------------------+----------------------------------------------+------------------+------------------+----------------+--------------+
|                Clock Signal                |                 Enable Signal                | Set/Reset Signal | Slice Load Count | Bel Load Count | Bels / Slice |
+--------------------------------------------+----------------------------------------------+------------------+------------------+----------------+--------------+
|  top_inst/c_inst/FSM_onehot_state_reg[1]_0 |                                              |                  |                1 |              1 |         1.00 |
| ~clk_IBUF_BUFG                             | top_inst/c_inst/FSM_onehot_state[3]_i_1_n_0  | reset_IBUF       |                1 |              4 |         4.00 |
| ~clk_IBUF_BUFG                             | top_inst/rom_inst/FSM_onehot_state_reg[1][0] | reset_IBUF       |                1 |              4 |         4.00 |
|  clk_IBUF_BUFG                             | top_inst/rom_inst/bbstub_douta[27]_1[0]      | reset_IBUF       |               11 |             32 |         2.91 |
|  clk_IBUF_BUFG                             | top_inst/rom_inst/bbstub_douta[28]_6[0]      | reset_IBUF       |               13 |             32 |         2.46 |
|  clk_IBUF_BUFG                             | top_inst/rom_inst/bbstub_douta[25]_0[0]      | reset_IBUF       |               11 |             32 |         2.91 |
|  clk_IBUF_BUFG                             | top_inst/rom_inst/bbstub_douta[28]_1[0]      | reset_IBUF       |               10 |             32 |         3.20 |
|  clk_IBUF_BUFG                             | top_inst/rom_inst/bbstub_douta[27]_0[0]      | reset_IBUF       |               10 |             32 |         3.20 |
| ~clk_IBUF_BUFG                             | top_inst/st_inst/stack_mem[10][31]_i_1_n_0   | reset_IBUF       |                9 |             32 |         3.56 |
|  clk_IBUF_BUFG                             | top_inst/rom_inst/bbstub_douta[28][0]        | reset_IBUF       |               16 |             32 |         2.00 |
|  clk_IBUF_BUFG                             | top_inst/rom_inst/bbstub_douta[25]_1[0]      | reset_IBUF       |               11 |             32 |         2.91 |
|  clk_IBUF_BUFG                             | top_inst/rom_inst/bbstub_douta[28]_3[0]      | reset_IBUF       |               10 |             32 |         3.20 |
|  clk_IBUF_BUFG                             | top_inst/rom_inst/bbstub_douta[28]_0[0]      | reset_IBUF       |               12 |             32 |         2.67 |
|  clk_IBUF_BUFG                             | top_inst/rom_inst/bbstub_douta[28]_4[0]      | reset_IBUF       |                9 |             32 |         3.56 |
|  clk_IBUF_BUFG                             | top_inst/rom_inst/bbstub_douta[26][0]        | reset_IBUF       |                9 |             32 |         3.56 |
|  clk_IBUF_BUFG                             | top_inst/rom_inst/bbstub_douta[28]_2[0]      | reset_IBUF       |               10 |             32 |         3.20 |
|  clk_IBUF_BUFG                             | top_inst/rom_inst/bbstub_douta[28]_5[0]      | reset_IBUF       |               16 |             32 |         2.00 |
|  clk_IBUF_BUFG                             | top_inst/rom_inst/bbstub_douta[25][0]        | reset_IBUF       |               13 |             32 |         2.46 |
|  clk_IBUF_BUFG                             | top_inst/rom_inst/bbstub_douta[27][0]        | reset_IBUF       |               11 |             32 |         2.91 |
| ~clk_IBUF_BUFG                             | top_inst/rom_inst/FSM_onehot_state_reg[3][0] | reset_IBUF       |                9 |             32 |         3.56 |
| ~clk_IBUF_BUFG                             | top_inst/c_inst/Q[0]                         | reset_IBUF       |                7 |             32 |         4.57 |
| ~clk_IBUF_BUFG                             | top_inst/st_inst/stack_mem[0][31]_i_1_n_0    | reset_IBUF       |                7 |             32 |         4.57 |
| ~clk_IBUF_BUFG                             | top_inst/st_inst/stack_mem[11][31]_i_1_n_0   | reset_IBUF       |                6 |             32 |         5.33 |
| ~clk_IBUF_BUFG                             | top_inst/st_inst/stack_mem[12][31]_i_1_n_0   | reset_IBUF       |               13 |             32 |         2.46 |
| ~clk_IBUF_BUFG                             | top_inst/st_inst/stack_mem[13][31]_i_1_n_0   | reset_IBUF       |                8 |             32 |         4.00 |
| ~clk_IBUF_BUFG                             | top_inst/st_inst/stack_mem[14][31]_i_1_n_0   | reset_IBUF       |               14 |             32 |         2.29 |
| ~clk_IBUF_BUFG                             | top_inst/st_inst/stack_mem[7][31]_i_1_n_0    | reset_IBUF       |                9 |             32 |         3.56 |
| ~clk_IBUF_BUFG                             | top_inst/st_inst/stack_mem[15][31]_i_1_n_0   | reset_IBUF       |                6 |             32 |         5.33 |
| ~clk_IBUF_BUFG                             | top_inst/st_inst/stack_mem[6][31]_i_1_n_0    | reset_IBUF       |               16 |             32 |         2.00 |
| ~clk_IBUF_BUFG                             | top_inst/st_inst/stack_mem[8][31]_i_1_n_0    | reset_IBUF       |               10 |             32 |         3.20 |
| ~clk_IBUF_BUFG                             | top_inst/st_inst/stack_mem[3][31]_i_1_n_0    | reset_IBUF       |                9 |             32 |         3.56 |
| ~clk_IBUF_BUFG                             | top_inst/st_inst/stack_mem[9][31]_i_1_n_0    | reset_IBUF       |               17 |             32 |         1.88 |
| ~clk_IBUF_BUFG                             | top_inst/st_inst/stack_mem[1][31]_i_1_n_0    | reset_IBUF       |                7 |             32 |         4.57 |
| ~clk_IBUF_BUFG                             | top_inst/st_inst/stack_mem[5][31]_i_1_n_0    | reset_IBUF       |               10 |             32 |         3.20 |
| ~clk_IBUF_BUFG                             | top_inst/st_inst/stack_mem[2][31]_i_1_n_0    | reset_IBUF       |                8 |             32 |         4.00 |
| ~clk_IBUF_BUFG                             | top_inst/st_inst/stack_mem[4][31]_i_1_n_0    | reset_IBUF       |                8 |             32 |         4.00 |
| ~clk_IBUF_BUFG                             | top_inst/rom_inst/load_alu_out               | reset_IBUF       |               25 |             35 |         1.40 |
|  clk_IBUF_BUFG                             | top_inst/rom_inst/E[0]                       | reset_IBUF       |               15 |             48 |         3.20 |
| ~clk_IBUF_BUFG                             |                                              | reset_IBUF       |              107 |            128 |         1.20 |
+--------------------------------------------+----------------------------------------------+------------------+------------------+----------------+--------------+


