Running: C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\fuse.exe -intstyle ise -incremental -lib unisims_ver -lib unimacro_ver -lib xilinxcorelib_ver -lib secureip -o C:/Xilinx/Projects/MIPS_Core/MIPS_core_tester_isim_beh.exe -prj C:/Xilinx/Projects/MIPS_Core/MIPS_core_tester_beh.prj work.MIPS_core_tester work.glbl 
ISim P.20131013 (signature 0x7708f090)
Number of CPUs detected in this system: 4
Turning on mult-threading, number of parallel sub-compilation jobs: 8 
Determining compilation order of HDL files
Analyzing Verilog file "C:/Xilinx/Projects/MIPS_Core/../RegisterFile/RegFile32.v" into library work
Analyzing Verilog file "C:/Xilinx/Projects/MIPS_Core/../MipsExecution/SignExtend_16to32.v" into library work
Analyzing Verilog file "C:/Xilinx/Projects/MIPS_Core/../Lab6/mux2_5.v" into library work
Analyzing Verilog file "C:/Xilinx/Projects/MIPS_Core/../Lab6/mux2_32.v" into library work
Analyzing Verilog file "C:/Xilinx/Projects/MIPS_Core/../ALU/ALU_Control.v" into library work
Analyzing Verilog file "C:/Xilinx/Projects/MIPS_Core/../ALU/ALU.v" into library work
Analyzing Verilog file "C:/Xilinx/Projects/MIPS_Core/IMEM_128x8.v" into library work
Analyzing Verilog file "C:/Xilinx/Projects/MIPS_Core/DMEM_256x8.v" into library work
WARNING:HDLCompiler:991 - "C:/Xilinx/Projects/MIPS_Core/DMEM_256x8.v" Line 24: Event expressions must result in a singular type
Analyzing Verilog file "C:/Xilinx/Projects/MIPS_Core/../MipsExecution/CPU_EU.v" into library work
Analyzing Verilog file "C:/Xilinx/Projects/MIPS_Core/../ControlUnit/Control.v" into library work
Analyzing Verilog file "C:/Xilinx/Projects/MIPS_Core/MIPS_Core.v" into library work
Analyzing Verilog file "C:/Xilinx/Projects/MIPS_Core/MIPS_core_tester.v" into library work
Analyzing Verilog file "C:/Xilinx/14.7/ISE_DS/ISE//verilog/src/glbl.v" into library work
Starting static elaboration
Completed static elaboration
Compiling module IMEM_128x8
Compiling module Control
Compiling module Mux2to1_5bit
Compiling module RegFile32
Compiling module SignExtend_16to32
Compiling module Mux2to1_32bit
Compiling module ALU_Control
Compiling module ALU
Compiling module CPU_EU
Compiling module DMEM_256x8
Compiling module MIPS_Core
Compiling module MIPS_core_tester
Compiling module glbl
Time Resolution for simulation is 1ps.
Waiting for 4 sub-compilation(s) to finish...
Compiled 13 Verilog Units
Built simulation executable C:/Xilinx/Projects/MIPS_Core/MIPS_core_tester_isim_beh.exe
Fuse Memory Usage: 28148 KB
Fuse CPU Usage: 484 ms
