===-------------------------------------------------------------------------===
                         ... Execution time report ...
===-------------------------------------------------------------------------===
  Total Execution Time: 18.6692 seconds

  ----User Time----  ----Wall Time----  ----Name----
    4.5500 ( 19.4%)    4.5500 ( 24.4%)  FIR Parser
   10.3361 ( 44.1%)    7.2409 ( 38.8%)  'firrtl.circuit' Pipeline
    1.9369 (  8.3%)    0.9703 (  5.2%)    'firrtl.module' Pipeline
    1.7223 (  7.3%)    0.8627 (  4.6%)      CSE
    0.0011 (  0.0%)    0.0006 (  0.0%)        (A) DominanceInfo
    0.2098 (  0.9%)    0.1055 (  0.6%)      LowerCHIRRTL
    0.1471 (  0.6%)    0.1471 (  0.8%)    InferWidths
    0.7649 (  3.3%)    0.7649 (  4.1%)    InferResets
    0.0454 (  0.2%)    0.0454 (  0.2%)      (A) circt::firrtl::InstanceGraph
    0.0461 (  0.2%)    0.0461 (  0.2%)    PrefixModules
    0.6383 (  2.7%)    0.6383 (  3.4%)    LowerFIRRTLTypes
    2.8151 ( 12.0%)    1.4109 (  7.6%)    'firrtl.module' Pipeline
    1.0054 (  4.3%)    0.5269 (  2.8%)      ExpandWhens
    1.8050 (  7.7%)    0.9234 (  4.9%)      Canonicalizer
    0.4676 (  2.0%)    0.4676 (  2.5%)    Inliner
    1.6668 (  7.1%)    1.6668 (  8.9%)    IMConstProp
    0.0453 (  0.2%)    0.0453 (  0.2%)      (A) circt::firrtl::InstanceGraph
    0.0003 (  0.0%)    0.0003 (  0.0%)    BlackBoxReader
    1.4248 (  6.1%)    0.7141 (  3.8%)    'firrtl.module' Pipeline
    1.4221 (  6.1%)    0.7128 (  3.8%)      Canonicalizer
    0.4068 (  1.7%)    0.4068 (  2.2%)    CreateSiFiveMetadata
    1.2983 (  5.5%)    1.2983 (  7.0%)  LowerFIRRTLToHW
    0.3116 (  1.3%)    0.3116 (  1.7%)  HWMemSimImpl
    3.3751 ( 14.4%)    1.6876 (  9.0%)  'hw.module' Pipeline
    0.0871 (  0.4%)    0.0470 (  0.3%)    HWCleanup
    0.9311 (  4.0%)    0.4696 (  2.5%)    CSE
    0.0013 (  0.0%)    0.0008 (  0.0%)      (A) DominanceInfo
    1.8763 (  8.0%)    0.9557 (  5.1%)    Canonicalizer
    0.0192 (  0.1%)    0.0104 (  0.1%)    HWLegalizeModules
    0.4490 (  1.9%)    0.2342 (  1.3%)    PrettifyVerilog
    3.5724 ( 15.2%)    3.5724 ( 19.1%)  ExportVerilog
    0.0056 (  0.0%)    0.0056 (  0.0%)  Rest
   23.4521 (100.0%)   18.6692 (100.0%)  Total

{
  totalTime: 18.71,
  maxMemory: 810987520
}
