<dec f='llvm/llvm/lib/Target/AMDGPU/Disassembler/AMDGPUDisassembler.h' l='111' type='llvm::MCOperand llvm::AMDGPUDisassembler::decodeOperand_SReg_32_XEXEC_HI(unsigned int Val) const'/>
<use f='llvm/llvm/lib/Target/AMDGPU/Disassembler/AMDGPUDisassembler.cpp' l='129' macro='1' u='c' c='_ZL35DecodeSReg_32_XEXEC_HIRegisterClassRN4llvm6MCInstEjmPKv'/>
<def f='llvm/llvm/lib/Target/AMDGPU/Disassembler/AMDGPUDisassembler.cpp' l='774' ll='778' type='llvm::MCOperand llvm::AMDGPUDisassembler::decodeOperand_SReg_32_XEXEC_HI(unsigned int Val) const'/>
