{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1583019005605 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1583019005616 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Feb 29 18:30:05 2020 " "Processing started: Sat Feb 29 18:30:05 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1583019005616 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1583019005616 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off AESproject -c AESproject " "Command: quartus_map --read_settings_files=on --write_settings_files=off AESproject -c AESproject" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1583019005616 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1583019007314 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1583019007314 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "aesproject/synthesis/aesproject.vhd 2 1 " "Found 2 design units, including 1 entities, in source file aesproject/synthesis/aesproject.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 AESproject-rtl " "Found design unit 1: AESproject-rtl" {  } { { "AESproject/synthesis/AESproject.vhd" "" { Text "C:/Users/bilal/Documents/Embedded/AESproject/synthesis/AESproject.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1583019025410 ""} { "Info" "ISGN_ENTITY_NAME" "1 AESproject " "Found entity 1: AESproject" {  } { { "AESproject/synthesis/AESproject.vhd" "" { Text "C:/Users/bilal/Documents/Embedded/AESproject/synthesis/AESproject.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1583019025410 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1583019025410 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "aesproject/synthesis/submodules/altera_reset_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file aesproject/synthesis/submodules/altera_reset_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_controller " "Found entity 1: altera_reset_controller" {  } { { "AESproject/synthesis/submodules/altera_reset_controller.v" "" { Text "C:/Users/bilal/Documents/Embedded/AESproject/synthesis/submodules/altera_reset_controller.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1583019025428 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1583019025428 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "aesproject/synthesis/submodules/altera_reset_synchronizer.v 1 1 " "Found 1 design units, including 1 entities, in source file aesproject/synthesis/submodules/altera_reset_synchronizer.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_synchronizer " "Found entity 1: altera_reset_synchronizer" {  } { { "AESproject/synthesis/submodules/altera_reset_synchronizer.v" "" { Text "C:/Users/bilal/Documents/Embedded/AESproject/synthesis/submodules/altera_reset_synchronizer.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1583019025433 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1583019025433 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "aesproject/synthesis/submodules/aesproject_irq_mapper.sv 1 1 " "Found 1 design units, including 1 entities, in source file aesproject/synthesis/submodules/aesproject_irq_mapper.sv" { { "Info" "ISGN_ENTITY_NAME" "1 AESproject_irq_mapper " "Found entity 1: AESproject_irq_mapper" {  } { { "AESproject/synthesis/submodules/AESproject_irq_mapper.sv" "" { Text "C:/Users/bilal/Documents/Embedded/AESproject/synthesis/submodules/AESproject_irq_mapper.sv" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1583019025445 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1583019025445 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "aesproject/synthesis/submodules/aesproject_mm_interconnect_0.v 1 1 " "Found 1 design units, including 1 entities, in source file aesproject/synthesis/submodules/aesproject_mm_interconnect_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 AESproject_mm_interconnect_0 " "Found entity 1: AESproject_mm_interconnect_0" {  } { { "AESproject/synthesis/submodules/AESproject_mm_interconnect_0.v" "" { Text "C:/Users/bilal/Documents/Embedded/AESproject/synthesis/submodules/AESproject_mm_interconnect_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1583019025488 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1583019025488 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "aesproject/synthesis/submodules/aesproject_mm_interconnect_0_avalon_st_adapter.v 1 1 " "Found 1 design units, including 1 entities, in source file aesproject/synthesis/submodules/aesproject_mm_interconnect_0_avalon_st_adapter.v" { { "Info" "ISGN_ENTITY_NAME" "1 AESproject_mm_interconnect_0_avalon_st_adapter " "Found entity 1: AESproject_mm_interconnect_0_avalon_st_adapter" {  } { { "AESproject/synthesis/submodules/AESproject_mm_interconnect_0_avalon_st_adapter.v" "" { Text "C:/Users/bilal/Documents/Embedded/AESproject/synthesis/submodules/AESproject_mm_interconnect_0_avalon_st_adapter.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1583019025503 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1583019025503 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "aesproject/synthesis/submodules/aesproject_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file aesproject/synthesis/submodules/aesproject_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 AESproject_mm_interconnect_0_avalon_st_adapter_error_adapter_0 " "Found entity 1: AESproject_mm_interconnect_0_avalon_st_adapter_error_adapter_0" {  } { { "AESproject/synthesis/submodules/AESproject_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" "" { Text "C:/Users/bilal/Documents/Embedded/AESproject/synthesis/submodules/AESproject_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" 66 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1583019025515 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1583019025515 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "aesproject/synthesis/submodules/aesproject_mm_interconnect_0_rsp_mux_002.sv 1 1 " "Found 1 design units, including 1 entities, in source file aesproject/synthesis/submodules/aesproject_mm_interconnect_0_rsp_mux_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 AESproject_mm_interconnect_0_rsp_mux_002 " "Found entity 1: AESproject_mm_interconnect_0_rsp_mux_002" {  } { { "AESproject/synthesis/submodules/AESproject_mm_interconnect_0_rsp_mux_002.sv" "" { Text "C:/Users/bilal/Documents/Embedded/AESproject/synthesis/submodules/AESproject_mm_interconnect_0_rsp_mux_002.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1583019025531 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1583019025531 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "aesproject/synthesis/submodules/altera_merlin_arbitrator.sv 2 2 " "Found 2 design units, including 2 entities, in source file aesproject/synthesis/submodules/altera_merlin_arbitrator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_arbitrator " "Found entity 1: altera_merlin_arbitrator" {  } { { "AESproject/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "C:/Users/bilal/Documents/Embedded/AESproject/synthesis/submodules/altera_merlin_arbitrator.sv" 103 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1583019025539 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_arb_adder " "Found entity 2: altera_merlin_arb_adder" {  } { { "AESproject/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "C:/Users/bilal/Documents/Embedded/AESproject/synthesis/submodules/altera_merlin_arbitrator.sv" 228 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1583019025539 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1583019025539 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "aesproject/synthesis/submodules/aesproject_mm_interconnect_0_rsp_mux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file aesproject/synthesis/submodules/aesproject_mm_interconnect_0_rsp_mux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 AESproject_mm_interconnect_0_rsp_mux_001 " "Found entity 1: AESproject_mm_interconnect_0_rsp_mux_001" {  } { { "AESproject/synthesis/submodules/AESproject_mm_interconnect_0_rsp_mux_001.sv" "" { Text "C:/Users/bilal/Documents/Embedded/AESproject/synthesis/submodules/AESproject_mm_interconnect_0_rsp_mux_001.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1583019025558 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1583019025558 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "aesproject/synthesis/submodules/aesproject_mm_interconnect_0_rsp_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file aesproject/synthesis/submodules/aesproject_mm_interconnect_0_rsp_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 AESproject_mm_interconnect_0_rsp_mux " "Found entity 1: AESproject_mm_interconnect_0_rsp_mux" {  } { { "AESproject/synthesis/submodules/AESproject_mm_interconnect_0_rsp_mux.sv" "" { Text "C:/Users/bilal/Documents/Embedded/AESproject/synthesis/submodules/AESproject_mm_interconnect_0_rsp_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1583019025572 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1583019025572 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "aesproject/synthesis/submodules/aesproject_mm_interconnect_0_rsp_demux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file aesproject/synthesis/submodules/aesproject_mm_interconnect_0_rsp_demux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 AESproject_mm_interconnect_0_rsp_demux_001 " "Found entity 1: AESproject_mm_interconnect_0_rsp_demux_001" {  } { { "AESproject/synthesis/submodules/AESproject_mm_interconnect_0_rsp_demux_001.sv" "" { Text "C:/Users/bilal/Documents/Embedded/AESproject/synthesis/submodules/AESproject_mm_interconnect_0_rsp_demux_001.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1583019025585 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1583019025585 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "aesproject/synthesis/submodules/aesproject_mm_interconnect_0_rsp_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file aesproject/synthesis/submodules/aesproject_mm_interconnect_0_rsp_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 AESproject_mm_interconnect_0_rsp_demux " "Found entity 1: AESproject_mm_interconnect_0_rsp_demux" {  } { { "AESproject/synthesis/submodules/AESproject_mm_interconnect_0_rsp_demux.sv" "" { Text "C:/Users/bilal/Documents/Embedded/AESproject/synthesis/submodules/AESproject_mm_interconnect_0_rsp_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1583019025597 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1583019025597 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "aesproject/synthesis/submodules/aesproject_mm_interconnect_0_cmd_mux_004.sv 1 1 " "Found 1 design units, including 1 entities, in source file aesproject/synthesis/submodules/aesproject_mm_interconnect_0_cmd_mux_004.sv" { { "Info" "ISGN_ENTITY_NAME" "1 AESproject_mm_interconnect_0_cmd_mux_004 " "Found entity 1: AESproject_mm_interconnect_0_cmd_mux_004" {  } { { "AESproject/synthesis/submodules/AESproject_mm_interconnect_0_cmd_mux_004.sv" "" { Text "C:/Users/bilal/Documents/Embedded/AESproject/synthesis/submodules/AESproject_mm_interconnect_0_cmd_mux_004.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1583019025610 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1583019025610 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "aesproject/synthesis/submodules/aesproject_mm_interconnect_0_cmd_mux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file aesproject/synthesis/submodules/aesproject_mm_interconnect_0_cmd_mux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 AESproject_mm_interconnect_0_cmd_mux_001 " "Found entity 1: AESproject_mm_interconnect_0_cmd_mux_001" {  } { { "AESproject/synthesis/submodules/AESproject_mm_interconnect_0_cmd_mux_001.sv" "" { Text "C:/Users/bilal/Documents/Embedded/AESproject/synthesis/submodules/AESproject_mm_interconnect_0_cmd_mux_001.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1583019025623 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1583019025623 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "aesproject/synthesis/submodules/aesproject_mm_interconnect_0_cmd_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file aesproject/synthesis/submodules/aesproject_mm_interconnect_0_cmd_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 AESproject_mm_interconnect_0_cmd_mux " "Found entity 1: AESproject_mm_interconnect_0_cmd_mux" {  } { { "AESproject/synthesis/submodules/AESproject_mm_interconnect_0_cmd_mux.sv" "" { Text "C:/Users/bilal/Documents/Embedded/AESproject/synthesis/submodules/AESproject_mm_interconnect_0_cmd_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1583019025641 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1583019025641 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "aesproject/synthesis/submodules/aesproject_mm_interconnect_0_cmd_demux_002.sv 1 1 " "Found 1 design units, including 1 entities, in source file aesproject/synthesis/submodules/aesproject_mm_interconnect_0_cmd_demux_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 AESproject_mm_interconnect_0_cmd_demux_002 " "Found entity 1: AESproject_mm_interconnect_0_cmd_demux_002" {  } { { "AESproject/synthesis/submodules/AESproject_mm_interconnect_0_cmd_demux_002.sv" "" { Text "C:/Users/bilal/Documents/Embedded/AESproject/synthesis/submodules/AESproject_mm_interconnect_0_cmd_demux_002.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1583019025659 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1583019025659 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "aesproject/synthesis/submodules/aesproject_mm_interconnect_0_cmd_demux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file aesproject/synthesis/submodules/aesproject_mm_interconnect_0_cmd_demux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 AESproject_mm_interconnect_0_cmd_demux_001 " "Found entity 1: AESproject_mm_interconnect_0_cmd_demux_001" {  } { { "AESproject/synthesis/submodules/AESproject_mm_interconnect_0_cmd_demux_001.sv" "" { Text "C:/Users/bilal/Documents/Embedded/AESproject/synthesis/submodules/AESproject_mm_interconnect_0_cmd_demux_001.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1583019025672 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1583019025672 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "aesproject/synthesis/submodules/aesproject_mm_interconnect_0_cmd_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file aesproject/synthesis/submodules/aesproject_mm_interconnect_0_cmd_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 AESproject_mm_interconnect_0_cmd_demux " "Found entity 1: AESproject_mm_interconnect_0_cmd_demux" {  } { { "AESproject/synthesis/submodules/AESproject_mm_interconnect_0_cmd_demux.sv" "" { Text "C:/Users/bilal/Documents/Embedded/AESproject/synthesis/submodules/AESproject_mm_interconnect_0_cmd_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1583019025685 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1583019025685 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "aesproject/synthesis/submodules/altera_merlin_traffic_limiter.sv 1 1 " "Found 1 design units, including 1 entities, in source file aesproject/synthesis/submodules/altera_merlin_traffic_limiter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_traffic_limiter " "Found entity 1: altera_merlin_traffic_limiter" {  } { { "AESproject/synthesis/submodules/altera_merlin_traffic_limiter.sv" "" { Text "C:/Users/bilal/Documents/Embedded/AESproject/synthesis/submodules/altera_merlin_traffic_limiter.sv" 49 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1583019025706 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1583019025706 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "aesproject/synthesis/submodules/altera_merlin_reorder_memory.sv 2 2 " "Found 2 design units, including 2 entities, in source file aesproject/synthesis/submodules/altera_merlin_reorder_memory.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_reorder_memory " "Found entity 1: altera_merlin_reorder_memory" {  } { { "AESproject/synthesis/submodules/altera_merlin_reorder_memory.sv" "" { Text "C:/Users/bilal/Documents/Embedded/AESproject/synthesis/submodules/altera_merlin_reorder_memory.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1583019025725 ""} { "Info" "ISGN_ENTITY_NAME" "2 memory_pointer_controller " "Found entity 2: memory_pointer_controller" {  } { { "AESproject/synthesis/submodules/altera_merlin_reorder_memory.sv" "" { Text "C:/Users/bilal/Documents/Embedded/AESproject/synthesis/submodules/altera_merlin_reorder_memory.sv" 185 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1583019025725 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1583019025725 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "aesproject/synthesis/submodules/altera_avalon_sc_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file aesproject/synthesis/submodules/altera_avalon_sc_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_sc_fifo " "Found entity 1: altera_avalon_sc_fifo" {  } { { "AESproject/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "C:/Users/bilal/Documents/Embedded/AESproject/synthesis/submodules/altera_avalon_sc_fifo.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1583019025734 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1583019025734 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "aesproject/synthesis/submodules/altera_avalon_st_pipeline_base.v 1 1 " "Found 1 design units, including 1 entities, in source file aesproject/synthesis/submodules/altera_avalon_st_pipeline_base.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_pipeline_base " "Found entity 1: altera_avalon_st_pipeline_base" {  } { { "AESproject/synthesis/submodules/altera_avalon_st_pipeline_base.v" "" { Text "C:/Users/bilal/Documents/Embedded/AESproject/synthesis/submodules/altera_avalon_st_pipeline_base.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1583019025742 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1583019025742 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel AESproject_mm_interconnect_0_router_007.sv(48) " "Verilog HDL Declaration information at AESproject_mm_interconnect_0_router_007.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "AESproject/synthesis/submodules/AESproject_mm_interconnect_0_router_007.sv" "" { Text "C:/Users/bilal/Documents/Embedded/AESproject/synthesis/submodules/AESproject_mm_interconnect_0_router_007.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1583019025749 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel AESproject_mm_interconnect_0_router_007.sv(49) " "Verilog HDL Declaration information at AESproject_mm_interconnect_0_router_007.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "AESproject/synthesis/submodules/AESproject_mm_interconnect_0_router_007.sv" "" { Text "C:/Users/bilal/Documents/Embedded/AESproject/synthesis/submodules/AESproject_mm_interconnect_0_router_007.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1583019025750 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "aesproject/synthesis/submodules/aesproject_mm_interconnect_0_router_007.sv 2 2 " "Found 2 design units, including 2 entities, in source file aesproject/synthesis/submodules/aesproject_mm_interconnect_0_router_007.sv" { { "Info" "ISGN_ENTITY_NAME" "1 AESproject_mm_interconnect_0_router_007_default_decode " "Found entity 1: AESproject_mm_interconnect_0_router_007_default_decode" {  } { { "AESproject/synthesis/submodules/AESproject_mm_interconnect_0_router_007.sv" "" { Text "C:/Users/bilal/Documents/Embedded/AESproject/synthesis/submodules/AESproject_mm_interconnect_0_router_007.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1583019025753 ""} { "Info" "ISGN_ENTITY_NAME" "2 AESproject_mm_interconnect_0_router_007 " "Found entity 2: AESproject_mm_interconnect_0_router_007" {  } { { "AESproject/synthesis/submodules/AESproject_mm_interconnect_0_router_007.sv" "" { Text "C:/Users/bilal/Documents/Embedded/AESproject/synthesis/submodules/AESproject_mm_interconnect_0_router_007.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1583019025753 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1583019025753 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel AESproject_mm_interconnect_0_router_004.sv(48) " "Verilog HDL Declaration information at AESproject_mm_interconnect_0_router_004.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "AESproject/synthesis/submodules/AESproject_mm_interconnect_0_router_004.sv" "" { Text "C:/Users/bilal/Documents/Embedded/AESproject/synthesis/submodules/AESproject_mm_interconnect_0_router_004.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1583019025768 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel AESproject_mm_interconnect_0_router_004.sv(49) " "Verilog HDL Declaration information at AESproject_mm_interconnect_0_router_004.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "AESproject/synthesis/submodules/AESproject_mm_interconnect_0_router_004.sv" "" { Text "C:/Users/bilal/Documents/Embedded/AESproject/synthesis/submodules/AESproject_mm_interconnect_0_router_004.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1583019025769 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "aesproject/synthesis/submodules/aesproject_mm_interconnect_0_router_004.sv 2 2 " "Found 2 design units, including 2 entities, in source file aesproject/synthesis/submodules/aesproject_mm_interconnect_0_router_004.sv" { { "Info" "ISGN_ENTITY_NAME" "1 AESproject_mm_interconnect_0_router_004_default_decode " "Found entity 1: AESproject_mm_interconnect_0_router_004_default_decode" {  } { { "AESproject/synthesis/submodules/AESproject_mm_interconnect_0_router_004.sv" "" { Text "C:/Users/bilal/Documents/Embedded/AESproject/synthesis/submodules/AESproject_mm_interconnect_0_router_004.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1583019025771 ""} { "Info" "ISGN_ENTITY_NAME" "2 AESproject_mm_interconnect_0_router_004 " "Found entity 2: AESproject_mm_interconnect_0_router_004" {  } { { "AESproject/synthesis/submodules/AESproject_mm_interconnect_0_router_004.sv" "" { Text "C:/Users/bilal/Documents/Embedded/AESproject/synthesis/submodules/AESproject_mm_interconnect_0_router_004.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1583019025771 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1583019025771 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel AESproject_mm_interconnect_0_router_003.sv(48) " "Verilog HDL Declaration information at AESproject_mm_interconnect_0_router_003.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "AESproject/synthesis/submodules/AESproject_mm_interconnect_0_router_003.sv" "" { Text "C:/Users/bilal/Documents/Embedded/AESproject/synthesis/submodules/AESproject_mm_interconnect_0_router_003.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1583019025776 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel AESproject_mm_interconnect_0_router_003.sv(49) " "Verilog HDL Declaration information at AESproject_mm_interconnect_0_router_003.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "AESproject/synthesis/submodules/AESproject_mm_interconnect_0_router_003.sv" "" { Text "C:/Users/bilal/Documents/Embedded/AESproject/synthesis/submodules/AESproject_mm_interconnect_0_router_003.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1583019025777 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "aesproject/synthesis/submodules/aesproject_mm_interconnect_0_router_003.sv 2 2 " "Found 2 design units, including 2 entities, in source file aesproject/synthesis/submodules/aesproject_mm_interconnect_0_router_003.sv" { { "Info" "ISGN_ENTITY_NAME" "1 AESproject_mm_interconnect_0_router_003_default_decode " "Found entity 1: AESproject_mm_interconnect_0_router_003_default_decode" {  } { { "AESproject/synthesis/submodules/AESproject_mm_interconnect_0_router_003.sv" "" { Text "C:/Users/bilal/Documents/Embedded/AESproject/synthesis/submodules/AESproject_mm_interconnect_0_router_003.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1583019025780 ""} { "Info" "ISGN_ENTITY_NAME" "2 AESproject_mm_interconnect_0_router_003 " "Found entity 2: AESproject_mm_interconnect_0_router_003" {  } { { "AESproject/synthesis/submodules/AESproject_mm_interconnect_0_router_003.sv" "" { Text "C:/Users/bilal/Documents/Embedded/AESproject/synthesis/submodules/AESproject_mm_interconnect_0_router_003.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1583019025780 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1583019025780 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel AESproject_mm_interconnect_0_router_002.sv(48) " "Verilog HDL Declaration information at AESproject_mm_interconnect_0_router_002.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "AESproject/synthesis/submodules/AESproject_mm_interconnect_0_router_002.sv" "" { Text "C:/Users/bilal/Documents/Embedded/AESproject/synthesis/submodules/AESproject_mm_interconnect_0_router_002.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1583019025794 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel AESproject_mm_interconnect_0_router_002.sv(49) " "Verilog HDL Declaration information at AESproject_mm_interconnect_0_router_002.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "AESproject/synthesis/submodules/AESproject_mm_interconnect_0_router_002.sv" "" { Text "C:/Users/bilal/Documents/Embedded/AESproject/synthesis/submodules/AESproject_mm_interconnect_0_router_002.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1583019025795 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "aesproject/synthesis/submodules/aesproject_mm_interconnect_0_router_002.sv 2 2 " "Found 2 design units, including 2 entities, in source file aesproject/synthesis/submodules/aesproject_mm_interconnect_0_router_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 AESproject_mm_interconnect_0_router_002_default_decode " "Found entity 1: AESproject_mm_interconnect_0_router_002_default_decode" {  } { { "AESproject/synthesis/submodules/AESproject_mm_interconnect_0_router_002.sv" "" { Text "C:/Users/bilal/Documents/Embedded/AESproject/synthesis/submodules/AESproject_mm_interconnect_0_router_002.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1583019025798 ""} { "Info" "ISGN_ENTITY_NAME" "2 AESproject_mm_interconnect_0_router_002 " "Found entity 2: AESproject_mm_interconnect_0_router_002" {  } { { "AESproject/synthesis/submodules/AESproject_mm_interconnect_0_router_002.sv" "" { Text "C:/Users/bilal/Documents/Embedded/AESproject/synthesis/submodules/AESproject_mm_interconnect_0_router_002.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1583019025798 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1583019025798 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel AESproject_mm_interconnect_0_router_001.sv(48) " "Verilog HDL Declaration information at AESproject_mm_interconnect_0_router_001.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "AESproject/synthesis/submodules/AESproject_mm_interconnect_0_router_001.sv" "" { Text "C:/Users/bilal/Documents/Embedded/AESproject/synthesis/submodules/AESproject_mm_interconnect_0_router_001.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1583019025811 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel AESproject_mm_interconnect_0_router_001.sv(49) " "Verilog HDL Declaration information at AESproject_mm_interconnect_0_router_001.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "AESproject/synthesis/submodules/AESproject_mm_interconnect_0_router_001.sv" "" { Text "C:/Users/bilal/Documents/Embedded/AESproject/synthesis/submodules/AESproject_mm_interconnect_0_router_001.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1583019025811 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "aesproject/synthesis/submodules/aesproject_mm_interconnect_0_router_001.sv 2 2 " "Found 2 design units, including 2 entities, in source file aesproject/synthesis/submodules/aesproject_mm_interconnect_0_router_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 AESproject_mm_interconnect_0_router_001_default_decode " "Found entity 1: AESproject_mm_interconnect_0_router_001_default_decode" {  } { { "AESproject/synthesis/submodules/AESproject_mm_interconnect_0_router_001.sv" "" { Text "C:/Users/bilal/Documents/Embedded/AESproject/synthesis/submodules/AESproject_mm_interconnect_0_router_001.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1583019025815 ""} { "Info" "ISGN_ENTITY_NAME" "2 AESproject_mm_interconnect_0_router_001 " "Found entity 2: AESproject_mm_interconnect_0_router_001" {  } { { "AESproject/synthesis/submodules/AESproject_mm_interconnect_0_router_001.sv" "" { Text "C:/Users/bilal/Documents/Embedded/AESproject/synthesis/submodules/AESproject_mm_interconnect_0_router_001.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1583019025815 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1583019025815 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel AESproject_mm_interconnect_0_router.sv(48) " "Verilog HDL Declaration information at AESproject_mm_interconnect_0_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "AESproject/synthesis/submodules/AESproject_mm_interconnect_0_router.sv" "" { Text "C:/Users/bilal/Documents/Embedded/AESproject/synthesis/submodules/AESproject_mm_interconnect_0_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1583019025820 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel AESproject_mm_interconnect_0_router.sv(49) " "Verilog HDL Declaration information at AESproject_mm_interconnect_0_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "AESproject/synthesis/submodules/AESproject_mm_interconnect_0_router.sv" "" { Text "C:/Users/bilal/Documents/Embedded/AESproject/synthesis/submodules/AESproject_mm_interconnect_0_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1583019025821 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "aesproject/synthesis/submodules/aesproject_mm_interconnect_0_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file aesproject/synthesis/submodules/aesproject_mm_interconnect_0_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 AESproject_mm_interconnect_0_router_default_decode " "Found entity 1: AESproject_mm_interconnect_0_router_default_decode" {  } { { "AESproject/synthesis/submodules/AESproject_mm_interconnect_0_router.sv" "" { Text "C:/Users/bilal/Documents/Embedded/AESproject/synthesis/submodules/AESproject_mm_interconnect_0_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1583019025825 ""} { "Info" "ISGN_ENTITY_NAME" "2 AESproject_mm_interconnect_0_router " "Found entity 2: AESproject_mm_interconnect_0_router" {  } { { "AESproject/synthesis/submodules/AESproject_mm_interconnect_0_router.sv" "" { Text "C:/Users/bilal/Documents/Embedded/AESproject/synthesis/submodules/AESproject_mm_interconnect_0_router.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1583019025825 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1583019025825 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "aesproject/synthesis/submodules/altera_merlin_slave_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file aesproject/synthesis/submodules/altera_merlin_slave_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_agent " "Found entity 1: altera_merlin_slave_agent" {  } { { "AESproject/synthesis/submodules/altera_merlin_slave_agent.sv" "" { Text "C:/Users/bilal/Documents/Embedded/AESproject/synthesis/submodules/altera_merlin_slave_agent.sv" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1583019025840 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1583019025840 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "aesproject/synthesis/submodules/altera_merlin_burst_uncompressor.sv 1 1 " "Found 1 design units, including 1 entities, in source file aesproject/synthesis/submodules/altera_merlin_burst_uncompressor.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_uncompressor " "Found entity 1: altera_merlin_burst_uncompressor" {  } { { "AESproject/synthesis/submodules/altera_merlin_burst_uncompressor.sv" "" { Text "C:/Users/bilal/Documents/Embedded/AESproject/synthesis/submodules/altera_merlin_burst_uncompressor.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1583019025857 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1583019025857 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "aesproject/synthesis/submodules/altera_merlin_master_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file aesproject/synthesis/submodules/altera_merlin_master_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_agent " "Found entity 1: altera_merlin_master_agent" {  } { { "AESproject/synthesis/submodules/altera_merlin_master_agent.sv" "" { Text "C:/Users/bilal/Documents/Embedded/AESproject/synthesis/submodules/altera_merlin_master_agent.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1583019025872 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1583019025872 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "aesproject/synthesis/submodules/altera_merlin_slave_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file aesproject/synthesis/submodules/altera_merlin_slave_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_translator " "Found entity 1: altera_merlin_slave_translator" {  } { { "AESproject/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "C:/Users/bilal/Documents/Embedded/AESproject/synthesis/submodules/altera_merlin_slave_translator.sv" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1583019025886 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1583019025886 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "aesproject/synthesis/submodules/altera_merlin_master_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file aesproject/synthesis/submodules/altera_merlin_master_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_translator " "Found entity 1: altera_merlin_master_translator" {  } { { "AESproject/synthesis/submodules/altera_merlin_master_translator.sv" "" { Text "C:/Users/bilal/Documents/Embedded/AESproject/synthesis/submodules/altera_merlin_master_translator.sv" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1583019025903 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1583019025903 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "aesproject/synthesis/submodules/aesproject_timer_0.v 1 1 " "Found 1 design units, including 1 entities, in source file aesproject/synthesis/submodules/aesproject_timer_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 AESproject_timer_0 " "Found entity 1: AESproject_timer_0" {  } { { "AESproject/synthesis/submodules/AESproject_timer_0.v" "" { Text "C:/Users/bilal/Documents/Embedded/AESproject/synthesis/submodules/AESproject_timer_0.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1583019025911 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1583019025911 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "aesproject/synthesis/submodules/aesproject_sysid_qsys_0.v 1 1 " "Found 1 design units, including 1 entities, in source file aesproject/synthesis/submodules/aesproject_sysid_qsys_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 AESproject_sysid_qsys_0 " "Found entity 1: AESproject_sysid_qsys_0" {  } { { "AESproject/synthesis/submodules/AESproject_sysid_qsys_0.v" "" { Text "C:/Users/bilal/Documents/Embedded/AESproject/synthesis/submodules/AESproject_sysid_qsys_0.v" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1583019025924 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1583019025924 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "aesproject/synthesis/submodules/aesproject_onchip_memory.v 1 1 " "Found 1 design units, including 1 entities, in source file aesproject/synthesis/submodules/aesproject_onchip_memory.v" { { "Info" "ISGN_ENTITY_NAME" "1 AESproject_onchip_memory " "Found entity 1: AESproject_onchip_memory" {  } { { "AESproject/synthesis/submodules/AESproject_onchip_memory.v" "" { Text "C:/Users/bilal/Documents/Embedded/AESproject/synthesis/submodules/AESproject_onchip_memory.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1583019025932 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1583019025932 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "aesproject/synthesis/submodules/aesproject_nios2_qsys_0.v 1 1 " "Found 1 design units, including 1 entities, in source file aesproject/synthesis/submodules/aesproject_nios2_qsys_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 AESproject_nios2_qsys_0 " "Found entity 1: AESproject_nios2_qsys_0" {  } { { "AESproject/synthesis/submodules/AESproject_nios2_qsys_0.v" "" { Text "C:/Users/bilal/Documents/Embedded/AESproject/synthesis/submodules/AESproject_nios2_qsys_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1583019025945 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1583019025945 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "aesproject/synthesis/submodules/aesproject_nios2_qsys_0_cpu.v 24 24 " "Found 24 design units, including 24 entities, in source file aesproject/synthesis/submodules/aesproject_nios2_qsys_0_cpu.v" { { "Info" "ISGN_ENTITY_NAME" "1 AESproject_nios2_qsys_0_cpu_ic_data_module " "Found entity 1: AESproject_nios2_qsys_0_cpu_ic_data_module" {  } { { "AESproject/synthesis/submodules/AESproject_nios2_qsys_0_cpu.v" "" { Text "C:/Users/bilal/Documents/Embedded/AESproject/synthesis/submodules/AESproject_nios2_qsys_0_cpu.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1583019026840 ""} { "Info" "ISGN_ENTITY_NAME" "2 AESproject_nios2_qsys_0_cpu_ic_tag_module " "Found entity 2: AESproject_nios2_qsys_0_cpu_ic_tag_module" {  } { { "AESproject/synthesis/submodules/AESproject_nios2_qsys_0_cpu.v" "" { Text "C:/Users/bilal/Documents/Embedded/AESproject/synthesis/submodules/AESproject_nios2_qsys_0_cpu.v" 89 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1583019026840 ""} { "Info" "ISGN_ENTITY_NAME" "3 AESproject_nios2_qsys_0_cpu_bht_module " "Found entity 3: AESproject_nios2_qsys_0_cpu_bht_module" {  } { { "AESproject/synthesis/submodules/AESproject_nios2_qsys_0_cpu.v" "" { Text "C:/Users/bilal/Documents/Embedded/AESproject/synthesis/submodules/AESproject_nios2_qsys_0_cpu.v" 158 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1583019026840 ""} { "Info" "ISGN_ENTITY_NAME" "4 AESproject_nios2_qsys_0_cpu_register_bank_a_module " "Found entity 4: AESproject_nios2_qsys_0_cpu_register_bank_a_module" {  } { { "AESproject/synthesis/submodules/AESproject_nios2_qsys_0_cpu.v" "" { Text "C:/Users/bilal/Documents/Embedded/AESproject/synthesis/submodules/AESproject_nios2_qsys_0_cpu.v" 227 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1583019026840 ""} { "Info" "ISGN_ENTITY_NAME" "5 AESproject_nios2_qsys_0_cpu_register_bank_b_module " "Found entity 5: AESproject_nios2_qsys_0_cpu_register_bank_b_module" {  } { { "AESproject/synthesis/submodules/AESproject_nios2_qsys_0_cpu.v" "" { Text "C:/Users/bilal/Documents/Embedded/AESproject/synthesis/submodules/AESproject_nios2_qsys_0_cpu.v" 293 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1583019026840 ""} { "Info" "ISGN_ENTITY_NAME" "6 AESproject_nios2_qsys_0_cpu_nios2_oci_debug " "Found entity 6: AESproject_nios2_qsys_0_cpu_nios2_oci_debug" {  } { { "AESproject/synthesis/submodules/AESproject_nios2_qsys_0_cpu.v" "" { Text "C:/Users/bilal/Documents/Embedded/AESproject/synthesis/submodules/AESproject_nios2_qsys_0_cpu.v" 359 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1583019026840 ""} { "Info" "ISGN_ENTITY_NAME" "7 AESproject_nios2_qsys_0_cpu_nios2_oci_break " "Found entity 7: AESproject_nios2_qsys_0_cpu_nios2_oci_break" {  } { { "AESproject/synthesis/submodules/AESproject_nios2_qsys_0_cpu.v" "" { Text "C:/Users/bilal/Documents/Embedded/AESproject/synthesis/submodules/AESproject_nios2_qsys_0_cpu.v" 505 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1583019026840 ""} { "Info" "ISGN_ENTITY_NAME" "8 AESproject_nios2_qsys_0_cpu_nios2_oci_xbrk " "Found entity 8: AESproject_nios2_qsys_0_cpu_nios2_oci_xbrk" {  } { { "AESproject/synthesis/submodules/AESproject_nios2_qsys_0_cpu.v" "" { Text "C:/Users/bilal/Documents/Embedded/AESproject/synthesis/submodules/AESproject_nios2_qsys_0_cpu.v" 798 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1583019026840 ""} { "Info" "ISGN_ENTITY_NAME" "9 AESproject_nios2_qsys_0_cpu_nios2_oci_dbrk " "Found entity 9: AESproject_nios2_qsys_0_cpu_nios2_oci_dbrk" {  } { { "AESproject/synthesis/submodules/AESproject_nios2_qsys_0_cpu.v" "" { Text "C:/Users/bilal/Documents/Embedded/AESproject/synthesis/submodules/AESproject_nios2_qsys_0_cpu.v" 1059 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1583019026840 ""} { "Info" "ISGN_ENTITY_NAME" "10 AESproject_nios2_qsys_0_cpu_nios2_oci_itrace " "Found entity 10: AESproject_nios2_qsys_0_cpu_nios2_oci_itrace" {  } { { "AESproject/synthesis/submodules/AESproject_nios2_qsys_0_cpu.v" "" { Text "C:/Users/bilal/Documents/Embedded/AESproject/synthesis/submodules/AESproject_nios2_qsys_0_cpu.v" 1248 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1583019026840 ""} { "Info" "ISGN_ENTITY_NAME" "11 AESproject_nios2_qsys_0_cpu_nios2_oci_td_mode " "Found entity 11: AESproject_nios2_qsys_0_cpu_nios2_oci_td_mode" {  } { { "AESproject/synthesis/submodules/AESproject_nios2_qsys_0_cpu.v" "" { Text "C:/Users/bilal/Documents/Embedded/AESproject/synthesis/submodules/AESproject_nios2_qsys_0_cpu.v" 1431 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1583019026840 ""} { "Info" "ISGN_ENTITY_NAME" "12 AESproject_nios2_qsys_0_cpu_nios2_oci_dtrace " "Found entity 12: AESproject_nios2_qsys_0_cpu_nios2_oci_dtrace" {  } { { "AESproject/synthesis/submodules/AESproject_nios2_qsys_0_cpu.v" "" { Text "C:/Users/bilal/Documents/Embedded/AESproject/synthesis/submodules/AESproject_nios2_qsys_0_cpu.v" 1499 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1583019026840 ""} { "Info" "ISGN_ENTITY_NAME" "13 AESproject_nios2_qsys_0_cpu_nios2_oci_compute_input_tm_cnt " "Found entity 13: AESproject_nios2_qsys_0_cpu_nios2_oci_compute_input_tm_cnt" {  } { { "AESproject/synthesis/submodules/AESproject_nios2_qsys_0_cpu.v" "" { Text "C:/Users/bilal/Documents/Embedded/AESproject/synthesis/submodules/AESproject_nios2_qsys_0_cpu.v" 1581 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1583019026840 ""} { "Info" "ISGN_ENTITY_NAME" "14 AESproject_nios2_qsys_0_cpu_nios2_oci_fifo_wrptr_inc " "Found entity 14: AESproject_nios2_qsys_0_cpu_nios2_oci_fifo_wrptr_inc" {  } { { "AESproject/synthesis/submodules/AESproject_nios2_qsys_0_cpu.v" "" { Text "C:/Users/bilal/Documents/Embedded/AESproject/synthesis/submodules/AESproject_nios2_qsys_0_cpu.v" 1653 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1583019026840 ""} { "Info" "ISGN_ENTITY_NAME" "15 AESproject_nios2_qsys_0_cpu_nios2_oci_fifo_cnt_inc " "Found entity 15: AESproject_nios2_qsys_0_cpu_nios2_oci_fifo_cnt_inc" {  } { { "AESproject/synthesis/submodules/AESproject_nios2_qsys_0_cpu.v" "" { Text "C:/Users/bilal/Documents/Embedded/AESproject/synthesis/submodules/AESproject_nios2_qsys_0_cpu.v" 1696 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1583019026840 ""} { "Info" "ISGN_ENTITY_NAME" "16 AESproject_nios2_qsys_0_cpu_nios2_oci_fifo " "Found entity 16: AESproject_nios2_qsys_0_cpu_nios2_oci_fifo" {  } { { "AESproject/synthesis/submodules/AESproject_nios2_qsys_0_cpu.v" "" { Text "C:/Users/bilal/Documents/Embedded/AESproject/synthesis/submodules/AESproject_nios2_qsys_0_cpu.v" 1743 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1583019026840 ""} { "Info" "ISGN_ENTITY_NAME" "17 AESproject_nios2_qsys_0_cpu_nios2_oci_pib " "Found entity 17: AESproject_nios2_qsys_0_cpu_nios2_oci_pib" {  } { { "AESproject/synthesis/submodules/AESproject_nios2_qsys_0_cpu.v" "" { Text "C:/Users/bilal/Documents/Embedded/AESproject/synthesis/submodules/AESproject_nios2_qsys_0_cpu.v" 2229 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1583019026840 ""} { "Info" "ISGN_ENTITY_NAME" "18 AESproject_nios2_qsys_0_cpu_nios2_oci_im " "Found entity 18: AESproject_nios2_qsys_0_cpu_nios2_oci_im" {  } { { "AESproject/synthesis/submodules/AESproject_nios2_qsys_0_cpu.v" "" { Text "C:/Users/bilal/Documents/Embedded/AESproject/synthesis/submodules/AESproject_nios2_qsys_0_cpu.v" 2252 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1583019026840 ""} { "Info" "ISGN_ENTITY_NAME" "19 AESproject_nios2_qsys_0_cpu_nios2_performance_monitors " "Found entity 19: AESproject_nios2_qsys_0_cpu_nios2_performance_monitors" {  } { { "AESproject/synthesis/submodules/AESproject_nios2_qsys_0_cpu.v" "" { Text "C:/Users/bilal/Documents/Embedded/AESproject/synthesis/submodules/AESproject_nios2_qsys_0_cpu.v" 2322 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1583019026840 ""} { "Info" "ISGN_ENTITY_NAME" "20 AESproject_nios2_qsys_0_cpu_nios2_avalon_reg " "Found entity 20: AESproject_nios2_qsys_0_cpu_nios2_avalon_reg" {  } { { "AESproject/synthesis/submodules/AESproject_nios2_qsys_0_cpu.v" "" { Text "C:/Users/bilal/Documents/Embedded/AESproject/synthesis/submodules/AESproject_nios2_qsys_0_cpu.v" 2339 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1583019026840 ""} { "Info" "ISGN_ENTITY_NAME" "21 AESproject_nios2_qsys_0_cpu_ociram_sp_ram_module " "Found entity 21: AESproject_nios2_qsys_0_cpu_ociram_sp_ram_module" {  } { { "AESproject/synthesis/submodules/AESproject_nios2_qsys_0_cpu.v" "" { Text "C:/Users/bilal/Documents/Embedded/AESproject/synthesis/submodules/AESproject_nios2_qsys_0_cpu.v" 2432 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1583019026840 ""} { "Info" "ISGN_ENTITY_NAME" "22 AESproject_nios2_qsys_0_cpu_nios2_ocimem " "Found entity 22: AESproject_nios2_qsys_0_cpu_nios2_ocimem" {  } { { "AESproject/synthesis/submodules/AESproject_nios2_qsys_0_cpu.v" "" { Text "C:/Users/bilal/Documents/Embedded/AESproject/synthesis/submodules/AESproject_nios2_qsys_0_cpu.v" 2497 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1583019026840 ""} { "Info" "ISGN_ENTITY_NAME" "23 AESproject_nios2_qsys_0_cpu_nios2_oci " "Found entity 23: AESproject_nios2_qsys_0_cpu_nios2_oci" {  } { { "AESproject/synthesis/submodules/AESproject_nios2_qsys_0_cpu.v" "" { Text "C:/Users/bilal/Documents/Embedded/AESproject/synthesis/submodules/AESproject_nios2_qsys_0_cpu.v" 2678 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1583019026840 ""} { "Info" "ISGN_ENTITY_NAME" "24 AESproject_nios2_qsys_0_cpu " "Found entity 24: AESproject_nios2_qsys_0_cpu" {  } { { "AESproject/synthesis/submodules/AESproject_nios2_qsys_0_cpu.v" "" { Text "C:/Users/bilal/Documents/Embedded/AESproject/synthesis/submodules/AESproject_nios2_qsys_0_cpu.v" 3223 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1583019026840 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1583019026840 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "aesproject/synthesis/submodules/aesproject_nios2_qsys_0_cpu_debug_slave_sysclk.v 1 1 " "Found 1 design units, including 1 entities, in source file aesproject/synthesis/submodules/aesproject_nios2_qsys_0_cpu_debug_slave_sysclk.v" { { "Info" "ISGN_ENTITY_NAME" "1 AESproject_nios2_qsys_0_cpu_debug_slave_sysclk " "Found entity 1: AESproject_nios2_qsys_0_cpu_debug_slave_sysclk" {  } { { "AESproject/synthesis/submodules/AESproject_nios2_qsys_0_cpu_debug_slave_sysclk.v" "" { Text "C:/Users/bilal/Documents/Embedded/AESproject/synthesis/submodules/AESproject_nios2_qsys_0_cpu_debug_slave_sysclk.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1583019026849 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1583019026849 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "aesproject/synthesis/submodules/aesproject_nios2_qsys_0_cpu_debug_slave_tck.v 1 1 " "Found 1 design units, including 1 entities, in source file aesproject/synthesis/submodules/aesproject_nios2_qsys_0_cpu_debug_slave_tck.v" { { "Info" "ISGN_ENTITY_NAME" "1 AESproject_nios2_qsys_0_cpu_debug_slave_tck " "Found entity 1: AESproject_nios2_qsys_0_cpu_debug_slave_tck" {  } { { "AESproject/synthesis/submodules/AESproject_nios2_qsys_0_cpu_debug_slave_tck.v" "" { Text "C:/Users/bilal/Documents/Embedded/AESproject/synthesis/submodules/AESproject_nios2_qsys_0_cpu_debug_slave_tck.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1583019026863 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1583019026863 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "aesproject/synthesis/submodules/aesproject_nios2_qsys_0_cpu_debug_slave_wrapper.v 1 1 " "Found 1 design units, including 1 entities, in source file aesproject/synthesis/submodules/aesproject_nios2_qsys_0_cpu_debug_slave_wrapper.v" { { "Info" "ISGN_ENTITY_NAME" "1 AESproject_nios2_qsys_0_cpu_debug_slave_wrapper " "Found entity 1: AESproject_nios2_qsys_0_cpu_debug_slave_wrapper" {  } { { "AESproject/synthesis/submodules/AESproject_nios2_qsys_0_cpu_debug_slave_wrapper.v" "" { Text "C:/Users/bilal/Documents/Embedded/AESproject/synthesis/submodules/AESproject_nios2_qsys_0_cpu_debug_slave_wrapper.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1583019026878 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1583019026878 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "aesproject/synthesis/submodules/aesproject_nios2_qsys_0_cpu_mult_cell.v 1 1 " "Found 1 design units, including 1 entities, in source file aesproject/synthesis/submodules/aesproject_nios2_qsys_0_cpu_mult_cell.v" { { "Info" "ISGN_ENTITY_NAME" "1 AESproject_nios2_qsys_0_cpu_mult_cell " "Found entity 1: AESproject_nios2_qsys_0_cpu_mult_cell" {  } { { "AESproject/synthesis/submodules/AESproject_nios2_qsys_0_cpu_mult_cell.v" "" { Text "C:/Users/bilal/Documents/Embedded/AESproject/synthesis/submodules/AESproject_nios2_qsys_0_cpu_mult_cell.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1583019026893 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1583019026893 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "aesproject/synthesis/submodules/aesproject_nios2_qsys_0_cpu_test_bench.v 1 1 " "Found 1 design units, including 1 entities, in source file aesproject/synthesis/submodules/aesproject_nios2_qsys_0_cpu_test_bench.v" { { "Info" "ISGN_ENTITY_NAME" "1 AESproject_nios2_qsys_0_cpu_test_bench " "Found entity 1: AESproject_nios2_qsys_0_cpu_test_bench" {  } { { "AESproject/synthesis/submodules/AESproject_nios2_qsys_0_cpu_test_bench.v" "" { Text "C:/Users/bilal/Documents/Embedded/AESproject/synthesis/submodules/AESproject_nios2_qsys_0_cpu_test_bench.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1583019026914 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1583019026914 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "aesproject/synthesis/submodules/aesproject_jtag_uart_0.v 5 5 " "Found 5 design units, including 5 entities, in source file aesproject/synthesis/submodules/aesproject_jtag_uart_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 AESproject_jtag_uart_0_sim_scfifo_w " "Found entity 1: AESproject_jtag_uart_0_sim_scfifo_w" {  } { { "AESproject/synthesis/submodules/AESproject_jtag_uart_0.v" "" { Text "C:/Users/bilal/Documents/Embedded/AESproject/synthesis/submodules/AESproject_jtag_uart_0.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1583019026938 ""} { "Info" "ISGN_ENTITY_NAME" "2 AESproject_jtag_uart_0_scfifo_w " "Found entity 2: AESproject_jtag_uart_0_scfifo_w" {  } { { "AESproject/synthesis/submodules/AESproject_jtag_uart_0.v" "" { Text "C:/Users/bilal/Documents/Embedded/AESproject/synthesis/submodules/AESproject_jtag_uart_0.v" 78 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1583019026938 ""} { "Info" "ISGN_ENTITY_NAME" "3 AESproject_jtag_uart_0_sim_scfifo_r " "Found entity 3: AESproject_jtag_uart_0_sim_scfifo_r" {  } { { "AESproject/synthesis/submodules/AESproject_jtag_uart_0.v" "" { Text "C:/Users/bilal/Documents/Embedded/AESproject/synthesis/submodules/AESproject_jtag_uart_0.v" 164 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1583019026938 ""} { "Info" "ISGN_ENTITY_NAME" "4 AESproject_jtag_uart_0_scfifo_r " "Found entity 4: AESproject_jtag_uart_0_scfifo_r" {  } { { "AESproject/synthesis/submodules/AESproject_jtag_uart_0.v" "" { Text "C:/Users/bilal/Documents/Embedded/AESproject/synthesis/submodules/AESproject_jtag_uart_0.v" 243 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1583019026938 ""} { "Info" "ISGN_ENTITY_NAME" "5 AESproject_jtag_uart_0 " "Found entity 5: AESproject_jtag_uart_0" {  } { { "AESproject/synthesis/submodules/AESproject_jtag_uart_0.v" "" { Text "C:/Users/bilal/Documents/Embedded/AESproject/synthesis/submodules/AESproject_jtag_uart_0.v" 331 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1583019026938 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1583019026938 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "aesproject/synthesis/submodules/aesproject_epcs.v 3 3 " "Found 3 design units, including 3 entities, in source file aesproject/synthesis/submodules/aesproject_epcs.v" { { "Info" "ISGN_ENTITY_NAME" "1 AESproject_epcs_sub " "Found entity 1: AESproject_epcs_sub" {  } { { "AESproject/synthesis/submodules/AESproject_epcs.v" "" { Text "C:/Users/bilal/Documents/Embedded/AESproject/synthesis/submodules/AESproject_epcs.v" 41 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1583019026959 ""} { "Info" "ISGN_ENTITY_NAME" "2 tornado_AESproject_epcs_atom " "Found entity 2: tornado_AESproject_epcs_atom" {  } { { "AESproject/synthesis/submodules/AESproject_epcs.v" "" { Text "C:/Users/bilal/Documents/Embedded/AESproject/synthesis/submodules/AESproject_epcs.v" 425 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1583019026959 ""} { "Info" "ISGN_ENTITY_NAME" "3 AESproject_epcs " "Found entity 3: AESproject_epcs" {  } { { "AESproject/synthesis/submodules/AESproject_epcs.v" "" { Text "C:/Users/bilal/Documents/Embedded/AESproject/synthesis/submodules/AESproject_epcs.v" 484 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1583019026959 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1583019026959 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "aesproject/synthesis/submodules/aesproject_counter_0.v 1 1 " "Found 1 design units, including 1 entities, in source file aesproject/synthesis/submodules/aesproject_counter_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 AESproject_counter_0 " "Found entity 1: AESproject_counter_0" {  } { { "AESproject/synthesis/submodules/AESproject_counter_0.v" "" { Text "C:/Users/bilal/Documents/Embedded/AESproject/synthesis/submodules/AESproject_counter_0.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1583019026968 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1583019026968 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "aesproject/synthesis/submodules/aes_accelerator.vhd 2 1 " "Found 2 design units, including 1 entities, in source file aesproject/synthesis/submodules/aes_accelerator.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 aes_accelerator-struct " "Found design unit 1: aes_accelerator-struct" {  } { { "AESproject/synthesis/submodules/aes_accelerator.vhd" "" { Text "C:/Users/bilal/Documents/Embedded/AESproject/synthesis/submodules/aes_accelerator.vhd" 28 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1583019026980 ""} { "Info" "ISGN_ENTITY_NAME" "1 aes_accelerator " "Found entity 1: aes_accelerator" {  } { { "AESproject/synthesis/submodules/aes_accelerator.vhd" "" { Text "C:/Users/bilal/Documents/Embedded/AESproject/synthesis/submodules/aes_accelerator.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1583019026980 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1583019026980 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "aesproject/synthesis/submodules/aes_block.vhd 2 1 " "Found 2 design units, including 1 entities, in source file aesproject/synthesis/submodules/aes_block.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 aes_block-behav " "Found design unit 1: aes_block-behav" {  } { { "AESproject/synthesis/submodules/aes_block.vhd" "" { Text "C:/Users/bilal/Documents/Embedded/AESproject/synthesis/submodules/aes_block.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1583019026993 ""} { "Info" "ISGN_ENTITY_NAME" "1 aes_block " "Found entity 1: aes_block" {  } { { "AESproject/synthesis/submodules/aes_block.vhd" "" { Text "C:/Users/bilal/Documents/Embedded/AESproject/synthesis/submodules/aes_block.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1583019026993 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1583019026993 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "aesproject/synthesis/submodules/aes_custom.vhd 2 1 " "Found 2 design units, including 1 entities, in source file aesproject/synthesis/submodules/aes_custom.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 aes_custom-struct " "Found design unit 1: aes_custom-struct" {  } { { "AESproject/synthesis/submodules/aes_custom.vhd" "" { Text "C:/Users/bilal/Documents/Embedded/AESproject/synthesis/submodules/aes_custom.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1583019027000 ""} { "Info" "ISGN_ENTITY_NAME" "1 aes_custom " "Found entity 1: aes_custom" {  } { { "AESproject/synthesis/submodules/aes_custom.vhd" "" { Text "C:/Users/bilal/Documents/Embedded/AESproject/synthesis/submodules/aes_custom.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1583019027000 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1583019027000 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "aesproject/synthesis/submodules/aes_fsmd.vhd 2 1 " "Found 2 design units, including 1 entities, in source file aesproject/synthesis/submodules/aes_fsmd.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 aes_fsmd-fsmd " "Found design unit 1: aes_fsmd-fsmd" {  } { { "AESproject/synthesis/submodules/aes_fsmd.vhd" "" { Text "C:/Users/bilal/Documents/Embedded/AESproject/synthesis/submodules/aes_fsmd.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1583019027011 ""} { "Info" "ISGN_ENTITY_NAME" "1 aes_fsmd " "Found entity 1: aes_fsmd" {  } { { "AESproject/synthesis/submodules/aes_fsmd.vhd" "" { Text "C:/Users/bilal/Documents/Embedded/AESproject/synthesis/submodules/aes_fsmd.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1583019027011 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1583019027011 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "aesproject/synthesis/submodules/aes_stage.vhd 2 1 " "Found 2 design units, including 1 entities, in source file aesproject/synthesis/submodules/aes_stage.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 aes_stage-behav " "Found design unit 1: aes_stage-behav" {  } { { "AESproject/synthesis/submodules/aes_stage.vhd" "" { Text "C:/Users/bilal/Documents/Embedded/AESproject/synthesis/submodules/aes_stage.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1583019027021 ""} { "Info" "ISGN_ENTITY_NAME" "1 aes_stage " "Found entity 1: aes_stage" {  } { { "AESproject/synthesis/submodules/aes_stage.vhd" "" { Text "C:/Users/bilal/Documents/Embedded/AESproject/synthesis/submodules/aes_stage.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1583019027021 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1583019027021 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "aesproject/synthesis/submodules/aes_stage_last.vhd 2 1 " "Found 2 design units, including 1 entities, in source file aesproject/synthesis/submodules/aes_stage_last.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 aes_stage_last-behav " "Found design unit 1: aes_stage_last-behav" {  } { { "AESproject/synthesis/submodules/aes_stage_last.vhd" "" { Text "C:/Users/bilal/Documents/Embedded/AESproject/synthesis/submodules/aes_stage_last.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1583019027028 ""} { "Info" "ISGN_ENTITY_NAME" "1 aes_stage_last " "Found entity 1: aes_stage_last" {  } { { "AESproject/synthesis/submodules/aes_stage_last.vhd" "" { Text "C:/Users/bilal/Documents/Embedded/AESproject/synthesis/submodules/aes_stage_last.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1583019027028 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1583019027028 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "aesproject/synthesis/submodules/key_schedule.vhd 2 1 " "Found 2 design units, including 1 entities, in source file aesproject/synthesis/submodules/key_schedule.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 key_schedule-beh " "Found design unit 1: key_schedule-beh" {  } { { "AESproject/synthesis/submodules/key_schedule.vhd" "" { Text "C:/Users/bilal/Documents/Embedded/AESproject/synthesis/submodules/key_schedule.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1583019027039 ""} { "Info" "ISGN_ENTITY_NAME" "1 key_schedule " "Found entity 1: key_schedule" {  } { { "AESproject/synthesis/submodules/key_schedule.vhd" "" { Text "C:/Users/bilal/Documents/Embedded/AESproject/synthesis/submodules/key_schedule.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1583019027039 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1583019027039 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "aesproject/synthesis/submodules/pipe_reg.vhd 2 1 " "Found 2 design units, including 1 entities, in source file aesproject/synthesis/submodules/pipe_reg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 pipe_reg-bhv " "Found design unit 1: pipe_reg-bhv" {  } { { "AESproject/synthesis/submodules/pipe_reg.vhd" "" { Text "C:/Users/bilal/Documents/Embedded/AESproject/synthesis/submodules/pipe_reg.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1583019027045 ""} { "Info" "ISGN_ENTITY_NAME" "1 pipe_reg " "Found entity 1: pipe_reg" {  } { { "AESproject/synthesis/submodules/pipe_reg.vhd" "" { Text "C:/Users/bilal/Documents/Embedded/AESproject/synthesis/submodules/pipe_reg.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1583019027045 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1583019027045 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "aesproject/synthesis/submodules/sbox.vhd 2 1 " "Found 2 design units, including 1 entities, in source file aesproject/synthesis/submodules/sbox.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 sbox-Canright " "Found design unit 1: sbox-Canright" {  } { { "AESproject/synthesis/submodules/sbox.vhd" "" { Text "C:/Users/bilal/Documents/Embedded/AESproject/synthesis/submodules/sbox.vhd" 58 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1583019027057 ""} { "Info" "ISGN_ENTITY_NAME" "1 sbox " "Found entity 1: sbox" {  } { { "AESproject/synthesis/submodules/sbox.vhd" "" { Text "C:/Users/bilal/Documents/Embedded/AESproject/synthesis/submodules/sbox.vhd" 44 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1583019027057 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1583019027057 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "aesproject/synthesis/submodules/shift_mix.vhd 2 1 " "Found 2 design units, including 1 entities, in source file aesproject/synthesis/submodules/shift_mix.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 shift_mix-behav " "Found design unit 1: shift_mix-behav" {  } { { "AESproject/synthesis/submodules/shift_mix.vhd" "" { Text "C:/Users/bilal/Documents/Embedded/AESproject/synthesis/submodules/shift_mix.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1583019027064 ""} { "Info" "ISGN_ENTITY_NAME" "1 shift_mix " "Found entity 1: shift_mix" {  } { { "AESproject/synthesis/submodules/shift_mix.vhd" "" { Text "C:/Users/bilal/Documents/Embedded/AESproject/synthesis/submodules/shift_mix.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1583019027064 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1583019027064 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "aesproject/synthesis/submodules/shift_row.vhd 2 1 " "Found 2 design units, including 1 entities, in source file aesproject/synthesis/submodules/shift_row.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 shift_row-behav " "Found design unit 1: shift_row-behav" {  } { { "AESproject/synthesis/submodules/shift_row.vhd" "" { Text "C:/Users/bilal/Documents/Embedded/AESproject/synthesis/submodules/shift_row.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1583019027078 ""} { "Info" "ISGN_ENTITY_NAME" "1 shift_row " "Found entity 1: shift_row" {  } { { "AESproject/synthesis/submodules/shift_row.vhd" "" { Text "C:/Users/bilal/Documents/Embedded/AESproject/synthesis/submodules/shift_row.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1583019027078 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1583019027078 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "AESproject_epcs.v(402) " "Verilog HDL or VHDL warning at AESproject_epcs.v(402): conditional expression evaluates to a constant" {  } { { "AESproject/synthesis/submodules/AESproject_epcs.v" "" { Text "C:/Users/bilal/Documents/Embedded/AESproject/synthesis/submodules/AESproject_epcs.v" 402 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Analysis & Synthesis" 0 -1 1583019027141 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "AESproject " "Elaborating entity \"AESproject\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1583019027299 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "aes_accelerator aes_accelerator:aes_accelerator_0 " "Elaborating entity \"aes_accelerator\" for hierarchy \"aes_accelerator:aes_accelerator_0\"" {  } { { "AESproject/synthesis/AESproject.vhd" "aes_accelerator_0" { Text "C:/Users/bilal/Documents/Embedded/AESproject/synthesis/AESproject.vhd" 395 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1583019027375 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "dest_address_reg aes_accelerator.vhd(104) " "VHDL Process Statement warning at aes_accelerator.vhd(104): signal \"dest_address_reg\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "AESproject/synthesis/submodules/aes_accelerator.vhd" "" { Text "C:/Users/bilal/Documents/Embedded/AESproject/synthesis/submodules/aes_accelerator.vhd" 104 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1583019027384 "|AESproject|aes_accelerator:aes_accelerator_0"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "keys_reg aes_accelerator.vhd(106) " "VHDL Process Statement warning at aes_accelerator.vhd(106): signal \"keys_reg\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "AESproject/synthesis/submodules/aes_accelerator.vhd" "" { Text "C:/Users/bilal/Documents/Embedded/AESproject/synthesis/submodules/aes_accelerator.vhd" 106 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1583019027384 "|AESproject|aes_accelerator:aes_accelerator_0"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "inc_addr aes_accelerator.vhd(101) " "VHDL Process Statement warning at aes_accelerator.vhd(101): inferring latch(es) for signal or variable \"inc_addr\", which holds its previous value in one or more paths through the process" {  } { { "AESproject/synthesis/submodules/aes_accelerator.vhd" "" { Text "C:/Users/bilal/Documents/Embedded/AESproject/synthesis/submodules/aes_accelerator.vhd" 101 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1583019027388 "|AESproject|aes_accelerator:aes_accelerator_0"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "start_address_reg aes_accelerator.vhd(131) " "VHDL Process Statement warning at aes_accelerator.vhd(131): signal \"start_address_reg\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "AESproject/synthesis/submodules/aes_accelerator.vhd" "" { Text "C:/Users/bilal/Documents/Embedded/AESproject/synthesis/submodules/aes_accelerator.vhd" 131 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1583019027388 "|AESproject|aes_accelerator:aes_accelerator_0"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "data_length_reg aes_accelerator.vhd(132) " "VHDL Process Statement warning at aes_accelerator.vhd(132): signal \"data_length_reg\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "AESproject/synthesis/submodules/aes_accelerator.vhd" "" { Text "C:/Users/bilal/Documents/Embedded/AESproject/synthesis/submodules/aes_accelerator.vhd" 132 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1583019027388 "|AESproject|aes_accelerator:aes_accelerator_0"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "start aes_accelerator.vhd(133) " "VHDL Process Statement warning at aes_accelerator.vhd(133): signal \"start\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "AESproject/synthesis/submodules/aes_accelerator.vhd" "" { Text "C:/Users/bilal/Documents/Embedded/AESproject/synthesis/submodules/aes_accelerator.vhd" 133 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1583019027388 "|AESproject|aes_accelerator:aes_accelerator_0"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "done aes_accelerator.vhd(134) " "VHDL Process Statement warning at aes_accelerator.vhd(134): signal \"done\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "AESproject/synthesis/submodules/aes_accelerator.vhd" "" { Text "C:/Users/bilal/Documents/Embedded/AESproject/synthesis/submodules/aes_accelerator.vhd" 134 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1583019027388 "|AESproject|aes_accelerator:aes_accelerator_0"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "data_counter_reg aes_accelerator.vhd(178) " "VHDL Process Statement warning at aes_accelerator.vhd(178): signal \"data_counter_reg\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "AESproject/synthesis/submodules/aes_accelerator.vhd" "" { Text "C:/Users/bilal/Documents/Embedded/AESproject/synthesis/submodules/aes_accelerator.vhd" 178 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1583019027389 "|AESproject|aes_accelerator:aes_accelerator_0"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "result_reg aes_accelerator.vhd(224) " "VHDL Process Statement warning at aes_accelerator.vhd(224): signal \"result_reg\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "AESproject/synthesis/submodules/aes_accelerator.vhd" "" { Text "C:/Users/bilal/Documents/Embedded/AESproject/synthesis/submodules/aes_accelerator.vhd" 224 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1583019027395 "|AESproject|aes_accelerator:aes_accelerator_0"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "datas_reg aes_accelerator.vhd(225) " "VHDL Process Statement warning at aes_accelerator.vhd(225): signal \"datas_reg\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "AESproject/synthesis/submodules/aes_accelerator.vhd" "" { Text "C:/Users/bilal/Documents/Embedded/AESproject/synthesis/submodules/aes_accelerator.vhd" 225 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1583019027395 "|AESproject|aes_accelerator:aes_accelerator_0"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "dest_address_reg aes_accelerator.vhd(234) " "VHDL Process Statement warning at aes_accelerator.vhd(234): signal \"dest_address_reg\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "AESproject/synthesis/submodules/aes_accelerator.vhd" "" { Text "C:/Users/bilal/Documents/Embedded/AESproject/synthesis/submodules/aes_accelerator.vhd" 234 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1583019027395 "|AESproject|aes_accelerator:aes_accelerator_0"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "inc_addr aes_accelerator.vhd(263) " "VHDL Process Statement warning at aes_accelerator.vhd(263): signal \"inc_addr\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "AESproject/synthesis/submodules/aes_accelerator.vhd" "" { Text "C:/Users/bilal/Documents/Embedded/AESproject/synthesis/submodules/aes_accelerator.vhd" 263 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1583019027396 "|AESproject|aes_accelerator:aes_accelerator_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inc_addr aes_accelerator.vhd(101) " "Inferred latch for \"inc_addr\" at aes_accelerator.vhd(101)" {  } { { "AESproject/synthesis/submodules/aes_accelerator.vhd" "" { Text "C:/Users/bilal/Documents/Embedded/AESproject/synthesis/submodules/aes_accelerator.vhd" 101 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1583019027410 "|AESproject|aes_accelerator:aes_accelerator_0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "aes_fsmd aes_accelerator:aes_accelerator_0\|aes_fsmd:AES " "Elaborating entity \"aes_fsmd\" for hierarchy \"aes_accelerator:aes_accelerator_0\|aes_fsmd:AES\"" {  } { { "AESproject/synthesis/submodules/aes_accelerator.vhd" "AES" { Text "C:/Users/bilal/Documents/Embedded/AESproject/synthesis/submodules/aes_accelerator.vhd" 189 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1583019027503 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "out_reg aes_fsmd.vhd(109) " "VHDL Process Statement warning at aes_fsmd.vhd(109): signal \"out_reg\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "AESproject/synthesis/submodules/aes_fsmd.vhd" "" { Text "C:/Users/bilal/Documents/Embedded/AESproject/synthesis/submodules/aes_fsmd.vhd" 109 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1583019027511 "|AESproject|aes_accelerator:aes_accelerator_0|aes_fsmd:AES"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "aes_stage_last aes_accelerator:aes_accelerator_0\|aes_fsmd:AES\|aes_stage_last:AES_last " "Elaborating entity \"aes_stage_last\" for hierarchy \"aes_accelerator:aes_accelerator_0\|aes_fsmd:AES\|aes_stage_last:AES_last\"" {  } { { "AESproject/synthesis/submodules/aes_fsmd.vhd" "AES_last" { Text "C:/Users/bilal/Documents/Embedded/AESproject/synthesis/submodules/aes_fsmd.vhd" 139 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1583019027596 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sbox aes_accelerator:aes_accelerator_0\|aes_fsmd:AES\|aes_stage_last:AES_last\|sbox:\\sbox_16:15:sbox_map " "Elaborating entity \"sbox\" for hierarchy \"aes_accelerator:aes_accelerator_0\|aes_fsmd:AES\|aes_stage_last:AES_last\|sbox:\\sbox_16:15:sbox_map\"" {  } { { "AESproject/synthesis/submodules/aes_stage_last.vhd" "\\sbox_16:15:sbox_map" { Text "C:/Users/bilal/Documents/Embedded/AESproject/synthesis/submodules/aes_stage_last.vhd" 40 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1583019027645 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "shift_row aes_accelerator:aes_accelerator_0\|aes_fsmd:AES\|aes_stage_last:AES_last\|shift_row:shiftrow_s " "Elaborating entity \"shift_row\" for hierarchy \"aes_accelerator:aes_accelerator_0\|aes_fsmd:AES\|aes_stage_last:AES_last\|shift_row:shiftrow_s\"" {  } { { "AESproject/synthesis/submodules/aes_stage_last.vhd" "shiftrow_s" { Text "C:/Users/bilal/Documents/Embedded/AESproject/synthesis/submodules/aes_stage_last.vhd" 47 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1583019027818 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "aes_stage aes_accelerator:aes_accelerator_0\|aes_fsmd:AES\|aes_stage:AES_st " "Elaborating entity \"aes_stage\" for hierarchy \"aes_accelerator:aes_accelerator_0\|aes_fsmd:AES\|aes_stage:AES_st\"" {  } { { "AESproject/synthesis/submodules/aes_fsmd.vhd" "AES_st" { Text "C:/Users/bilal/Documents/Embedded/AESproject/synthesis/submodules/aes_fsmd.vhd" 146 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1583019027857 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "shift_mix aes_accelerator:aes_accelerator_0\|aes_fsmd:AES\|aes_stage:AES_st\|shift_mix:shiftrow_s " "Elaborating entity \"shift_mix\" for hierarchy \"aes_accelerator:aes_accelerator_0\|aes_fsmd:AES\|aes_stage:AES_st\|shift_mix:shiftrow_s\"" {  } { { "AESproject/synthesis/submodules/aes_stage.vhd" "shiftrow_s" { Text "C:/Users/bilal/Documents/Embedded/AESproject/synthesis/submodules/aes_stage.vhd" 48 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1583019028034 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "key_schedule aes_accelerator:aes_accelerator_0\|aes_fsmd:AES\|key_schedule:KSI " "Elaborating entity \"key_schedule\" for hierarchy \"aes_accelerator:aes_accelerator_0\|aes_fsmd:AES\|key_schedule:KSI\"" {  } { { "AESproject/synthesis/submodules/aes_fsmd.vhd" "KSI" { Text "C:/Users/bilal/Documents/Embedded/AESproject/synthesis/submodules/aes_fsmd.vhd" 153 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1583019028083 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pipe_reg aes_accelerator:aes_accelerator_0\|aes_fsmd:AES\|pipe_reg:REG_DATA " "Elaborating entity \"pipe_reg\" for hierarchy \"aes_accelerator:aes_accelerator_0\|aes_fsmd:AES\|pipe_reg:REG_DATA\"" {  } { { "AESproject/synthesis/submodules/aes_fsmd.vhd" "REG_DATA" { Text "C:/Users/bilal/Documents/Embedded/AESproject/synthesis/submodules/aes_fsmd.vhd" 160 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1583019028148 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "AESproject_counter_0 AESproject_counter_0:counter_0 " "Elaborating entity \"AESproject_counter_0\" for hierarchy \"AESproject_counter_0:counter_0\"" {  } { { "AESproject/synthesis/AESproject.vhd" "counter_0" { Text "C:/Users/bilal/Documents/Embedded/AESproject/synthesis/AESproject.vhd" 414 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1583019028199 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "AESproject_epcs AESproject_epcs:epcs " "Elaborating entity \"AESproject_epcs\" for hierarchy \"AESproject_epcs:epcs\"" {  } { { "AESproject/synthesis/AESproject.vhd" "epcs" { Text "C:/Users/bilal/Documents/Embedded/AESproject/synthesis/AESproject.vhd" 425 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1583019028262 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "AESproject_epcs_sub AESproject_epcs:epcs\|AESproject_epcs_sub:the_AESproject_epcs_sub " "Elaborating entity \"AESproject_epcs_sub\" for hierarchy \"AESproject_epcs:epcs\|AESproject_epcs_sub:the_AESproject_epcs_sub\"" {  } { { "AESproject/synthesis/submodules/AESproject_epcs.v" "the_AESproject_epcs_sub" { Text "C:/Users/bilal/Documents/Embedded/AESproject/synthesis/submodules/AESproject_epcs.v" 555 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1583019028307 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "tornado_AESproject_epcs_atom AESproject_epcs:epcs\|tornado_AESproject_epcs_atom:the_tornado_AESproject_epcs_atom " "Elaborating entity \"tornado_AESproject_epcs_atom\" for hierarchy \"AESproject_epcs:epcs\|tornado_AESproject_epcs_atom:the_tornado_AESproject_epcs_atom\"" {  } { { "AESproject/synthesis/submodules/AESproject_epcs.v" "the_tornado_AESproject_epcs_atom" { Text "C:/Users/bilal/Documents/Embedded/AESproject/synthesis/submodules/AESproject_epcs.v" 565 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1583019028357 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram AESproject_epcs:epcs\|altsyncram:the_boot_copier_rom " "Elaborating entity \"altsyncram\" for hierarchy \"AESproject_epcs:epcs\|altsyncram:the_boot_copier_rom\"" {  } { { "AESproject/synthesis/submodules/AESproject_epcs.v" "the_boot_copier_rom" { Text "C:/Users/bilal/Documents/Embedded/AESproject/synthesis/submodules/AESproject_epcs.v" 604 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1583019028672 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "AESproject_epcs:epcs\|altsyncram:the_boot_copier_rom " "Elaborated megafunction instantiation \"AESproject_epcs:epcs\|altsyncram:the_boot_copier_rom\"" {  } { { "AESproject/synthesis/submodules/AESproject_epcs.v" "" { Text "C:/Users/bilal/Documents/Embedded/AESproject/synthesis/submodules/AESproject_epcs.v" 604 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1583019028709 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "AESproject_epcs:epcs\|altsyncram:the_boot_copier_rom " "Instantiated megafunction \"AESproject_epcs:epcs\|altsyncram:the_boot_copier_rom\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 8 " "Parameter \"byte_size\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1583019028710 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file AESproject_epcs_boot_rom.hex " "Parameter \"init_file\" = \"AESproject_epcs_boot_rom.hex\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1583019028710 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1583019028710 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 256 " "Parameter \"numwords_a\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1583019028710 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1583019028710 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1583019028710 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1583019028710 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1583019028710 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 8 " "Parameter \"widthad_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1583019028710 ""}  } { { "AESproject/synthesis/submodules/AESproject_epcs.v" "" { Text "C:/Users/bilal/Documents/Embedded/AESproject/synthesis/submodules/AESproject_epcs.v" 604 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1583019028710 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_lsa1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_lsa1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_lsa1 " "Found entity 1: altsyncram_lsa1" {  } { { "db/altsyncram_lsa1.tdf" "" { Text "C:/Users/bilal/Documents/Embedded/db/altsyncram_lsa1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1583019028824 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1583019028824 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_lsa1 AESproject_epcs:epcs\|altsyncram:the_boot_copier_rom\|altsyncram_lsa1:auto_generated " "Elaborating entity \"altsyncram_lsa1\" for hierarchy \"AESproject_epcs:epcs\|altsyncram:the_boot_copier_rom\|altsyncram_lsa1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1583019028829 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "AESproject_jtag_uart_0 AESproject_jtag_uart_0:jtag_uart_0 " "Elaborating entity \"AESproject_jtag_uart_0\" for hierarchy \"AESproject_jtag_uart_0:jtag_uart_0\"" {  } { { "AESproject/synthesis/AESproject.vhd" "jtag_uart_0" { Text "C:/Users/bilal/Documents/Embedded/AESproject/synthesis/AESproject.vhd" 439 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1583019029164 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "AESproject_jtag_uart_0_scfifo_w AESproject_jtag_uart_0:jtag_uart_0\|AESproject_jtag_uart_0_scfifo_w:the_AESproject_jtag_uart_0_scfifo_w " "Elaborating entity \"AESproject_jtag_uart_0_scfifo_w\" for hierarchy \"AESproject_jtag_uart_0:jtag_uart_0\|AESproject_jtag_uart_0_scfifo_w:the_AESproject_jtag_uart_0_scfifo_w\"" {  } { { "AESproject/synthesis/submodules/AESproject_jtag_uart_0.v" "the_AESproject_jtag_uart_0_scfifo_w" { Text "C:/Users/bilal/Documents/Embedded/AESproject/synthesis/submodules/AESproject_jtag_uart_0.v" 420 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1583019029316 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo AESproject_jtag_uart_0:jtag_uart_0\|AESproject_jtag_uart_0_scfifo_w:the_AESproject_jtag_uart_0_scfifo_w\|scfifo:wfifo " "Elaborating entity \"scfifo\" for hierarchy \"AESproject_jtag_uart_0:jtag_uart_0\|AESproject_jtag_uart_0_scfifo_w:the_AESproject_jtag_uart_0_scfifo_w\|scfifo:wfifo\"" {  } { { "AESproject/synthesis/submodules/AESproject_jtag_uart_0.v" "wfifo" { Text "C:/Users/bilal/Documents/Embedded/AESproject/synthesis/submodules/AESproject_jtag_uart_0.v" 139 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1583019029731 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "AESproject_jtag_uart_0:jtag_uart_0\|AESproject_jtag_uart_0_scfifo_w:the_AESproject_jtag_uart_0_scfifo_w\|scfifo:wfifo " "Elaborated megafunction instantiation \"AESproject_jtag_uart_0:jtag_uart_0\|AESproject_jtag_uart_0_scfifo_w:the_AESproject_jtag_uart_0_scfifo_w\|scfifo:wfifo\"" {  } { { "AESproject/synthesis/submodules/AESproject_jtag_uart_0.v" "" { Text "C:/Users/bilal/Documents/Embedded/AESproject/synthesis/submodules/AESproject_jtag_uart_0.v" 139 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1583019029757 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "AESproject_jtag_uart_0:jtag_uart_0\|AESproject_jtag_uart_0_scfifo_w:the_AESproject_jtag_uart_0_scfifo_w\|scfifo:wfifo " "Instantiated megafunction \"AESproject_jtag_uart_0:jtag_uart_0\|AESproject_jtag_uart_0_scfifo_w:the_AESproject_jtag_uart_0_scfifo_w\|scfifo:wfifo\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint RAM_BLOCK_TYPE=AUTO " "Parameter \"lpm_hint\" = \"RAM_BLOCK_TYPE=AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1583019029757 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 256 " "Parameter \"lpm_numwords\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1583019029757 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead OFF " "Parameter \"lpm_showahead\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1583019029757 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type scfifo " "Parameter \"lpm_type\" = \"scfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1583019029757 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 8 " "Parameter \"lpm_width\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1583019029757 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 8 " "Parameter \"lpm_widthu\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1583019029757 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking OFF " "Parameter \"overflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1583019029757 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking OFF " "Parameter \"underflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1583019029757 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1583019029757 ""}  } { { "AESproject/synthesis/submodules/AESproject_jtag_uart_0.v" "" { Text "C:/Users/bilal/Documents/Embedded/AESproject/synthesis/submodules/AESproject_jtag_uart_0.v" 139 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1583019029757 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/scfifo_o391.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/scfifo_o391.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 scfifo_o391 " "Found entity 1: scfifo_o391" {  } { { "db/scfifo_o391.tdf" "" { Text "C:/Users/bilal/Documents/Embedded/db/scfifo_o391.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1583019029850 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1583019029850 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo_o391 AESproject_jtag_uart_0:jtag_uart_0\|AESproject_jtag_uart_0_scfifo_w:the_AESproject_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_o391:auto_generated " "Elaborating entity \"scfifo_o391\" for hierarchy \"AESproject_jtag_uart_0:jtag_uart_0\|AESproject_jtag_uart_0_scfifo_w:the_AESproject_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_o391:auto_generated\"" {  } { { "scfifo.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1583019029855 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_dpfifo_q871.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_dpfifo_q871.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_dpfifo_q871 " "Found entity 1: a_dpfifo_q871" {  } { { "db/a_dpfifo_q871.tdf" "" { Text "C:/Users/bilal/Documents/Embedded/db/a_dpfifo_q871.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1583019029907 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1583019029907 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_dpfifo_q871 AESproject_jtag_uart_0:jtag_uart_0\|AESproject_jtag_uart_0_scfifo_w:the_AESproject_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_o391:auto_generated\|a_dpfifo_q871:dpfifo " "Elaborating entity \"a_dpfifo_q871\" for hierarchy \"AESproject_jtag_uart_0:jtag_uart_0\|AESproject_jtag_uart_0_scfifo_w:the_AESproject_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_o391:auto_generated\|a_dpfifo_q871:dpfifo\"" {  } { { "db/scfifo_o391.tdf" "dpfifo" { Text "C:/Users/bilal/Documents/Embedded/db/scfifo_o391.tdf" 37 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1583019029915 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_fefifo_sdf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_fefifo_sdf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_fefifo_sdf " "Found entity 1: a_fefifo_sdf" {  } { { "db/a_fefifo_sdf.tdf" "" { Text "C:/Users/bilal/Documents/Embedded/db/a_fefifo_sdf.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1583019030006 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1583019030006 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_fefifo_sdf AESproject_jtag_uart_0:jtag_uart_0\|AESproject_jtag_uart_0_scfifo_w:the_AESproject_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_o391:auto_generated\|a_dpfifo_q871:dpfifo\|a_fefifo_sdf:fifo_state " "Elaborating entity \"a_fefifo_sdf\" for hierarchy \"AESproject_jtag_uart_0:jtag_uart_0\|AESproject_jtag_uart_0_scfifo_w:the_AESproject_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_o391:auto_generated\|a_dpfifo_q871:dpfifo\|a_fefifo_sdf:fifo_state\"" {  } { { "db/a_dpfifo_q871.tdf" "fifo_state" { Text "C:/Users/bilal/Documents/Embedded/db/a_dpfifo_q871.tdf" 42 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1583019030018 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_1h7.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_1h7.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_1h7 " "Found entity 1: cntr_1h7" {  } { { "db/cntr_1h7.tdf" "" { Text "C:/Users/bilal/Documents/Embedded/db/cntr_1h7.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1583019030129 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1583019030129 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_1h7 AESproject_jtag_uart_0:jtag_uart_0\|AESproject_jtag_uart_0_scfifo_w:the_AESproject_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_o391:auto_generated\|a_dpfifo_q871:dpfifo\|a_fefifo_sdf:fifo_state\|cntr_1h7:count_usedw " "Elaborating entity \"cntr_1h7\" for hierarchy \"AESproject_jtag_uart_0:jtag_uart_0\|AESproject_jtag_uart_0_scfifo_w:the_AESproject_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_o391:auto_generated\|a_dpfifo_q871:dpfifo\|a_fefifo_sdf:fifo_state\|cntr_1h7:count_usedw\"" {  } { { "db/a_fefifo_sdf.tdf" "count_usedw" { Text "C:/Users/bilal/Documents/Embedded/db/a_fefifo_sdf.tdf" 38 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1583019030143 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_hsu1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_hsu1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_hsu1 " "Found entity 1: altsyncram_hsu1" {  } { { "db/altsyncram_hsu1.tdf" "" { Text "C:/Users/bilal/Documents/Embedded/db/altsyncram_hsu1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1583019030239 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1583019030239 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_hsu1 AESproject_jtag_uart_0:jtag_uart_0\|AESproject_jtag_uart_0_scfifo_w:the_AESproject_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_o391:auto_generated\|a_dpfifo_q871:dpfifo\|altsyncram_hsu1:FIFOram " "Elaborating entity \"altsyncram_hsu1\" for hierarchy \"AESproject_jtag_uart_0:jtag_uart_0\|AESproject_jtag_uart_0_scfifo_w:the_AESproject_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_o391:auto_generated\|a_dpfifo_q871:dpfifo\|altsyncram_hsu1:FIFOram\"" {  } { { "db/a_dpfifo_q871.tdf" "FIFOram" { Text "C:/Users/bilal/Documents/Embedded/db/a_dpfifo_q871.tdf" 43 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1583019030249 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_lgb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_lgb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_lgb " "Found entity 1: cntr_lgb" {  } { { "db/cntr_lgb.tdf" "" { Text "C:/Users/bilal/Documents/Embedded/db/cntr_lgb.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1583019030344 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1583019030344 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_lgb AESproject_jtag_uart_0:jtag_uart_0\|AESproject_jtag_uart_0_scfifo_w:the_AESproject_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_o391:auto_generated\|a_dpfifo_q871:dpfifo\|cntr_lgb:rd_ptr_count " "Elaborating entity \"cntr_lgb\" for hierarchy \"AESproject_jtag_uart_0:jtag_uart_0\|AESproject_jtag_uart_0_scfifo_w:the_AESproject_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_o391:auto_generated\|a_dpfifo_q871:dpfifo\|cntr_lgb:rd_ptr_count\"" {  } { { "db/a_dpfifo_q871.tdf" "rd_ptr_count" { Text "C:/Users/bilal/Documents/Embedded/db/a_dpfifo_q871.tdf" 44 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1583019030356 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "AESproject_jtag_uart_0_scfifo_r AESproject_jtag_uart_0:jtag_uart_0\|AESproject_jtag_uart_0_scfifo_r:the_AESproject_jtag_uart_0_scfifo_r " "Elaborating entity \"AESproject_jtag_uart_0_scfifo_r\" for hierarchy \"AESproject_jtag_uart_0:jtag_uart_0\|AESproject_jtag_uart_0_scfifo_r:the_AESproject_jtag_uart_0_scfifo_r\"" {  } { { "AESproject/synthesis/submodules/AESproject_jtag_uart_0.v" "the_AESproject_jtag_uart_0_scfifo_r" { Text "C:/Users/bilal/Documents/Embedded/AESproject/synthesis/submodules/AESproject_jtag_uart_0.v" 434 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1583019030412 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_jtag_atlantic AESproject_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:AESproject_jtag_uart_0_alt_jtag_atlantic " "Elaborating entity \"alt_jtag_atlantic\" for hierarchy \"AESproject_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:AESproject_jtag_uart_0_alt_jtag_atlantic\"" {  } { { "AESproject/synthesis/submodules/AESproject_jtag_uart_0.v" "AESproject_jtag_uart_0_alt_jtag_atlantic" { Text "C:/Users/bilal/Documents/Embedded/AESproject/synthesis/submodules/AESproject_jtag_uart_0.v" 569 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1583019030929 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "AESproject_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:AESproject_jtag_uart_0_alt_jtag_atlantic " "Elaborated megafunction instantiation \"AESproject_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:AESproject_jtag_uart_0_alt_jtag_atlantic\"" {  } { { "AESproject/synthesis/submodules/AESproject_jtag_uart_0.v" "" { Text "C:/Users/bilal/Documents/Embedded/AESproject/synthesis/submodules/AESproject_jtag_uart_0.v" 569 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1583019030982 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "AESproject_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:AESproject_jtag_uart_0_alt_jtag_atlantic " "Instantiated megafunction \"AESproject_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:AESproject_jtag_uart_0_alt_jtag_atlantic\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "INSTANCE_ID 0 " "Parameter \"INSTANCE_ID\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1583019030982 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LOG2_RXFIFO_DEPTH 8 " "Parameter \"LOG2_RXFIFO_DEPTH\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1583019030982 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LOG2_TXFIFO_DEPTH 8 " "Parameter \"LOG2_TXFIFO_DEPTH\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1583019030982 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_AUTO_INSTANCE_INDEX YES " "Parameter \"SLD_AUTO_INSTANCE_INDEX\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1583019030982 ""}  } { { "AESproject/synthesis/submodules/AESproject_jtag_uart_0.v" "" { Text "C:/Users/bilal/Documents/Embedded/AESproject/synthesis/submodules/AESproject_jtag_uart_0.v" 569 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1583019030982 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter AESproject_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:AESproject_jtag_uart_0_alt_jtag_atlantic\|sld_jtag_endpoint_adapter:inst " "Elaborating entity \"sld_jtag_endpoint_adapter\" for hierarchy \"AESproject_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:AESproject_jtag_uart_0_alt_jtag_atlantic\|sld_jtag_endpoint_adapter:inst\"" {  } { { "alt_jtag_atlantic.v" "inst" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 276 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1583019031155 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter_impl AESproject_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:AESproject_jtag_uart_0_alt_jtag_atlantic\|sld_jtag_endpoint_adapter:inst\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst " "Elaborating entity \"sld_jtag_endpoint_adapter_impl\" for hierarchy \"AESproject_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:AESproject_jtag_uart_0_alt_jtag_atlantic\|sld_jtag_endpoint_adapter:inst\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst\"" {  } { { "sld_jtag_endpoint_adapter.vhd" "sld_jtag_endpoint_adapter_impl_inst" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd" 232 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1583019031356 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "AESproject_nios2_qsys_0 AESproject_nios2_qsys_0:nios2_qsys_0 " "Elaborating entity \"AESproject_nios2_qsys_0\" for hierarchy \"AESproject_nios2_qsys_0:nios2_qsys_0\"" {  } { { "AESproject/synthesis/AESproject.vhd" "nios2_qsys_0" { Text "C:/Users/bilal/Documents/Embedded/AESproject/synthesis/AESproject.vhd" 453 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1583019031438 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "AESproject_nios2_qsys_0_cpu AESproject_nios2_qsys_0:nios2_qsys_0\|AESproject_nios2_qsys_0_cpu:cpu " "Elaborating entity \"AESproject_nios2_qsys_0_cpu\" for hierarchy \"AESproject_nios2_qsys_0:nios2_qsys_0\|AESproject_nios2_qsys_0_cpu:cpu\"" {  } { { "AESproject/synthesis/submodules/AESproject_nios2_qsys_0.v" "cpu" { Text "C:/Users/bilal/Documents/Embedded/AESproject/synthesis/submodules/AESproject_nios2_qsys_0.v" 67 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1583019031515 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "AESproject_nios2_qsys_0_cpu_test_bench AESproject_nios2_qsys_0:nios2_qsys_0\|AESproject_nios2_qsys_0_cpu:cpu\|AESproject_nios2_qsys_0_cpu_test_bench:the_AESproject_nios2_qsys_0_cpu_test_bench " "Elaborating entity \"AESproject_nios2_qsys_0_cpu_test_bench\" for hierarchy \"AESproject_nios2_qsys_0:nios2_qsys_0\|AESproject_nios2_qsys_0_cpu:cpu\|AESproject_nios2_qsys_0_cpu_test_bench:the_AESproject_nios2_qsys_0_cpu_test_bench\"" {  } { { "AESproject/synthesis/submodules/AESproject_nios2_qsys_0_cpu.v" "the_AESproject_nios2_qsys_0_cpu_test_bench" { Text "C:/Users/bilal/Documents/Embedded/AESproject/synthesis/submodules/AESproject_nios2_qsys_0_cpu.v" 5500 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1583019032110 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "AESproject_nios2_qsys_0_cpu_ic_data_module AESproject_nios2_qsys_0:nios2_qsys_0\|AESproject_nios2_qsys_0_cpu:cpu\|AESproject_nios2_qsys_0_cpu_ic_data_module:AESproject_nios2_qsys_0_cpu_ic_data " "Elaborating entity \"AESproject_nios2_qsys_0_cpu_ic_data_module\" for hierarchy \"AESproject_nios2_qsys_0:nios2_qsys_0\|AESproject_nios2_qsys_0_cpu:cpu\|AESproject_nios2_qsys_0_cpu_ic_data_module:AESproject_nios2_qsys_0_cpu_ic_data\"" {  } { { "AESproject/synthesis/submodules/AESproject_nios2_qsys_0_cpu.v" "AESproject_nios2_qsys_0_cpu_ic_data" { Text "C:/Users/bilal/Documents/Embedded/AESproject/synthesis/submodules/AESproject_nios2_qsys_0_cpu.v" 6502 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1583019032186 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram AESproject_nios2_qsys_0:nios2_qsys_0\|AESproject_nios2_qsys_0_cpu:cpu\|AESproject_nios2_qsys_0_cpu_ic_data_module:AESproject_nios2_qsys_0_cpu_ic_data\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"AESproject_nios2_qsys_0:nios2_qsys_0\|AESproject_nios2_qsys_0_cpu:cpu\|AESproject_nios2_qsys_0_cpu_ic_data_module:AESproject_nios2_qsys_0_cpu_ic_data\|altsyncram:the_altsyncram\"" {  } { { "AESproject/synthesis/submodules/AESproject_nios2_qsys_0_cpu.v" "the_altsyncram" { Text "C:/Users/bilal/Documents/Embedded/AESproject/synthesis/submodules/AESproject_nios2_qsys_0_cpu.v" 61 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1583019032238 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_spj1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_spj1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_spj1 " "Found entity 1: altsyncram_spj1" {  } { { "db/altsyncram_spj1.tdf" "" { Text "C:/Users/bilal/Documents/Embedded/db/altsyncram_spj1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1583019032361 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1583019032361 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_spj1 AESproject_nios2_qsys_0:nios2_qsys_0\|AESproject_nios2_qsys_0_cpu:cpu\|AESproject_nios2_qsys_0_cpu_ic_data_module:AESproject_nios2_qsys_0_cpu_ic_data\|altsyncram:the_altsyncram\|altsyncram_spj1:auto_generated " "Elaborating entity \"altsyncram_spj1\" for hierarchy \"AESproject_nios2_qsys_0:nios2_qsys_0\|AESproject_nios2_qsys_0_cpu:cpu\|AESproject_nios2_qsys_0_cpu_ic_data_module:AESproject_nios2_qsys_0_cpu_ic_data\|altsyncram:the_altsyncram\|altsyncram_spj1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1583019032366 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "AESproject_nios2_qsys_0_cpu_ic_tag_module AESproject_nios2_qsys_0:nios2_qsys_0\|AESproject_nios2_qsys_0_cpu:cpu\|AESproject_nios2_qsys_0_cpu_ic_tag_module:AESproject_nios2_qsys_0_cpu_ic_tag " "Elaborating entity \"AESproject_nios2_qsys_0_cpu_ic_tag_module\" for hierarchy \"AESproject_nios2_qsys_0:nios2_qsys_0\|AESproject_nios2_qsys_0_cpu:cpu\|AESproject_nios2_qsys_0_cpu_ic_tag_module:AESproject_nios2_qsys_0_cpu_ic_tag\"" {  } { { "AESproject/synthesis/submodules/AESproject_nios2_qsys_0_cpu.v" "AESproject_nios2_qsys_0_cpu_ic_tag" { Text "C:/Users/bilal/Documents/Embedded/AESproject/synthesis/submodules/AESproject_nios2_qsys_0_cpu.v" 6568 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1583019032459 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram AESproject_nios2_qsys_0:nios2_qsys_0\|AESproject_nios2_qsys_0_cpu:cpu\|AESproject_nios2_qsys_0_cpu_ic_tag_module:AESproject_nios2_qsys_0_cpu_ic_tag\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"AESproject_nios2_qsys_0:nios2_qsys_0\|AESproject_nios2_qsys_0_cpu:cpu\|AESproject_nios2_qsys_0_cpu_ic_tag_module:AESproject_nios2_qsys_0_cpu_ic_tag\|altsyncram:the_altsyncram\"" {  } { { "AESproject/synthesis/submodules/AESproject_nios2_qsys_0_cpu.v" "the_altsyncram" { Text "C:/Users/bilal/Documents/Embedded/AESproject/synthesis/submodules/AESproject_nios2_qsys_0_cpu.v" 129 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1583019032501 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_pgj1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_pgj1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_pgj1 " "Found entity 1: altsyncram_pgj1" {  } { { "db/altsyncram_pgj1.tdf" "" { Text "C:/Users/bilal/Documents/Embedded/db/altsyncram_pgj1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1583019032612 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1583019032612 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_pgj1 AESproject_nios2_qsys_0:nios2_qsys_0\|AESproject_nios2_qsys_0_cpu:cpu\|AESproject_nios2_qsys_0_cpu_ic_tag_module:AESproject_nios2_qsys_0_cpu_ic_tag\|altsyncram:the_altsyncram\|altsyncram_pgj1:auto_generated " "Elaborating entity \"altsyncram_pgj1\" for hierarchy \"AESproject_nios2_qsys_0:nios2_qsys_0\|AESproject_nios2_qsys_0_cpu:cpu\|AESproject_nios2_qsys_0_cpu_ic_tag_module:AESproject_nios2_qsys_0_cpu_ic_tag\|altsyncram:the_altsyncram\|altsyncram_pgj1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1583019032618 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "AESproject_nios2_qsys_0_cpu_bht_module AESproject_nios2_qsys_0:nios2_qsys_0\|AESproject_nios2_qsys_0_cpu:cpu\|AESproject_nios2_qsys_0_cpu_bht_module:AESproject_nios2_qsys_0_cpu_bht " "Elaborating entity \"AESproject_nios2_qsys_0_cpu_bht_module\" for hierarchy \"AESproject_nios2_qsys_0:nios2_qsys_0\|AESproject_nios2_qsys_0_cpu:cpu\|AESproject_nios2_qsys_0_cpu_bht_module:AESproject_nios2_qsys_0_cpu_bht\"" {  } { { "AESproject/synthesis/submodules/AESproject_nios2_qsys_0_cpu.v" "AESproject_nios2_qsys_0_cpu_bht" { Text "C:/Users/bilal/Documents/Embedded/AESproject/synthesis/submodules/AESproject_nios2_qsys_0_cpu.v" 6766 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1583019032733 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram AESproject_nios2_qsys_0:nios2_qsys_0\|AESproject_nios2_qsys_0_cpu:cpu\|AESproject_nios2_qsys_0_cpu_bht_module:AESproject_nios2_qsys_0_cpu_bht\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"AESproject_nios2_qsys_0:nios2_qsys_0\|AESproject_nios2_qsys_0_cpu:cpu\|AESproject_nios2_qsys_0_cpu_bht_module:AESproject_nios2_qsys_0_cpu_bht\|altsyncram:the_altsyncram\"" {  } { { "AESproject/synthesis/submodules/AESproject_nios2_qsys_0_cpu.v" "the_altsyncram" { Text "C:/Users/bilal/Documents/Embedded/AESproject/synthesis/submodules/AESproject_nios2_qsys_0_cpu.v" 198 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1583019032785 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_pdj1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_pdj1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_pdj1 " "Found entity 1: altsyncram_pdj1" {  } { { "db/altsyncram_pdj1.tdf" "" { Text "C:/Users/bilal/Documents/Embedded/db/altsyncram_pdj1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1583019032891 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1583019032891 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_pdj1 AESproject_nios2_qsys_0:nios2_qsys_0\|AESproject_nios2_qsys_0_cpu:cpu\|AESproject_nios2_qsys_0_cpu_bht_module:AESproject_nios2_qsys_0_cpu_bht\|altsyncram:the_altsyncram\|altsyncram_pdj1:auto_generated " "Elaborating entity \"altsyncram_pdj1\" for hierarchy \"AESproject_nios2_qsys_0:nios2_qsys_0\|AESproject_nios2_qsys_0_cpu:cpu\|AESproject_nios2_qsys_0_cpu_bht_module:AESproject_nios2_qsys_0_cpu_bht\|altsyncram:the_altsyncram\|altsyncram_pdj1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1583019032897 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "AESproject_nios2_qsys_0_cpu_register_bank_a_module AESproject_nios2_qsys_0:nios2_qsys_0\|AESproject_nios2_qsys_0_cpu:cpu\|AESproject_nios2_qsys_0_cpu_register_bank_a_module:AESproject_nios2_qsys_0_cpu_register_bank_a " "Elaborating entity \"AESproject_nios2_qsys_0_cpu_register_bank_a_module\" for hierarchy \"AESproject_nios2_qsys_0:nios2_qsys_0\|AESproject_nios2_qsys_0_cpu:cpu\|AESproject_nios2_qsys_0_cpu_register_bank_a_module:AESproject_nios2_qsys_0_cpu_register_bank_a\"" {  } { { "AESproject/synthesis/submodules/AESproject_nios2_qsys_0_cpu.v" "AESproject_nios2_qsys_0_cpu_register_bank_a" { Text "C:/Users/bilal/Documents/Embedded/AESproject/synthesis/submodules/AESproject_nios2_qsys_0_cpu.v" 7722 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1583019032973 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram AESproject_nios2_qsys_0:nios2_qsys_0\|AESproject_nios2_qsys_0_cpu:cpu\|AESproject_nios2_qsys_0_cpu_register_bank_a_module:AESproject_nios2_qsys_0_cpu_register_bank_a\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"AESproject_nios2_qsys_0:nios2_qsys_0\|AESproject_nios2_qsys_0_cpu:cpu\|AESproject_nios2_qsys_0_cpu_register_bank_a_module:AESproject_nios2_qsys_0_cpu_register_bank_a\|altsyncram:the_altsyncram\"" {  } { { "AESproject/synthesis/submodules/AESproject_nios2_qsys_0_cpu.v" "the_altsyncram" { Text "C:/Users/bilal/Documents/Embedded/AESproject/synthesis/submodules/AESproject_nios2_qsys_0_cpu.v" 264 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1583019033020 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_voi1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_voi1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_voi1 " "Found entity 1: altsyncram_voi1" {  } { { "db/altsyncram_voi1.tdf" "" { Text "C:/Users/bilal/Documents/Embedded/db/altsyncram_voi1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1583019033156 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1583019033156 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_voi1 AESproject_nios2_qsys_0:nios2_qsys_0\|AESproject_nios2_qsys_0_cpu:cpu\|AESproject_nios2_qsys_0_cpu_register_bank_a_module:AESproject_nios2_qsys_0_cpu_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_voi1:auto_generated " "Elaborating entity \"altsyncram_voi1\" for hierarchy \"AESproject_nios2_qsys_0:nios2_qsys_0\|AESproject_nios2_qsys_0_cpu:cpu\|AESproject_nios2_qsys_0_cpu_register_bank_a_module:AESproject_nios2_qsys_0_cpu_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_voi1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1583019033161 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "AESproject_nios2_qsys_0_cpu_register_bank_b_module AESproject_nios2_qsys_0:nios2_qsys_0\|AESproject_nios2_qsys_0_cpu:cpu\|AESproject_nios2_qsys_0_cpu_register_bank_b_module:AESproject_nios2_qsys_0_cpu_register_bank_b " "Elaborating entity \"AESproject_nios2_qsys_0_cpu_register_bank_b_module\" for hierarchy \"AESproject_nios2_qsys_0:nios2_qsys_0\|AESproject_nios2_qsys_0_cpu:cpu\|AESproject_nios2_qsys_0_cpu_register_bank_b_module:AESproject_nios2_qsys_0_cpu_register_bank_b\"" {  } { { "AESproject/synthesis/submodules/AESproject_nios2_qsys_0_cpu.v" "AESproject_nios2_qsys_0_cpu_register_bank_b" { Text "C:/Users/bilal/Documents/Embedded/AESproject/synthesis/submodules/AESproject_nios2_qsys_0_cpu.v" 7740 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1583019033251 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "AESproject_nios2_qsys_0_cpu_mult_cell AESproject_nios2_qsys_0:nios2_qsys_0\|AESproject_nios2_qsys_0_cpu:cpu\|AESproject_nios2_qsys_0_cpu_mult_cell:the_AESproject_nios2_qsys_0_cpu_mult_cell " "Elaborating entity \"AESproject_nios2_qsys_0_cpu_mult_cell\" for hierarchy \"AESproject_nios2_qsys_0:nios2_qsys_0\|AESproject_nios2_qsys_0_cpu:cpu\|AESproject_nios2_qsys_0_cpu_mult_cell:the_AESproject_nios2_qsys_0_cpu_mult_cell\"" {  } { { "AESproject/synthesis/submodules/AESproject_nios2_qsys_0_cpu.v" "the_AESproject_nios2_qsys_0_cpu_mult_cell" { Text "C:/Users/bilal/Documents/Embedded/AESproject/synthesis/submodules/AESproject_nios2_qsys_0_cpu.v" 8325 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1583019033442 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_mult_add AESproject_nios2_qsys_0:nios2_qsys_0\|AESproject_nios2_qsys_0_cpu:cpu\|AESproject_nios2_qsys_0_cpu_mult_cell:the_AESproject_nios2_qsys_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1 " "Elaborating entity \"altera_mult_add\" for hierarchy \"AESproject_nios2_qsys_0:nios2_qsys_0\|AESproject_nios2_qsys_0_cpu:cpu\|AESproject_nios2_qsys_0_cpu_mult_cell:the_AESproject_nios2_qsys_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\"" {  } { { "AESproject/synthesis/submodules/AESproject_nios2_qsys_0_cpu_mult_cell.v" "the_altmult_add_p1" { Text "C:/Users/bilal/Documents/Embedded/AESproject/synthesis/submodules/AESproject_nios2_qsys_0_cpu_mult_cell.v" 63 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1583019033559 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altera_mult_add_37p2.v 1 1 " "Found 1 design units, including 1 entities, in source file db/altera_mult_add_37p2.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_mult_add_37p2 " "Found entity 1: altera_mult_add_37p2" {  } { { "db/altera_mult_add_37p2.v" "" { Text "C:/Users/bilal/Documents/Embedded/db/altera_mult_add_37p2.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1583019033683 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1583019033683 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_mult_add_37p2 AESproject_nios2_qsys_0:nios2_qsys_0\|AESproject_nios2_qsys_0_cpu:cpu\|AESproject_nios2_qsys_0_cpu_mult_cell:the_AESproject_nios2_qsys_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated " "Elaborating entity \"altera_mult_add_37p2\" for hierarchy \"AESproject_nios2_qsys_0:nios2_qsys_0\|AESproject_nios2_qsys_0_cpu:cpu\|AESproject_nios2_qsys_0_cpu_mult_cell:the_AESproject_nios2_qsys_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\"" {  } { { "altera_mult_add.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add.tdf" 454 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1583019033702 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_mult_add_rtl AESproject_nios2_qsys_0:nios2_qsys_0\|AESproject_nios2_qsys_0_cpu:cpu\|AESproject_nios2_qsys_0_cpu_mult_cell:the_AESproject_nios2_qsys_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1 " "Elaborating entity \"altera_mult_add_rtl\" for hierarchy \"AESproject_nios2_qsys_0:nios2_qsys_0\|AESproject_nios2_qsys_0_cpu:cpu\|AESproject_nios2_qsys_0_cpu_mult_cell:the_AESproject_nios2_qsys_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\"" {  } { { "db/altera_mult_add_37p2.v" "altera_mult_add_rtl1" { Text "C:/Users/bilal/Documents/Embedded/db/altera_mult_add_37p2.v" 116 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1583019033894 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_register_function AESproject_nios2_qsys_0:nios2_qsys_0\|AESproject_nios2_qsys_0_cpu:cpu\|AESproject_nios2_qsys_0_cpu_mult_cell:the_AESproject_nios2_qsys_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_register_function:signa_reg_block " "Elaborating entity \"ama_register_function\" for hierarchy \"AESproject_nios2_qsys_0:nios2_qsys_0\|AESproject_nios2_qsys_0_cpu:cpu\|AESproject_nios2_qsys_0_cpu_mult_cell:the_AESproject_nios2_qsys_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_register_function:signa_reg_block\"" {  } { { "altera_mult_add_rtl.v" "signa_reg_block" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 907 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1583019034000 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_data_split_reg_ext_function AESproject_nios2_qsys_0:nios2_qsys_0\|AESproject_nios2_qsys_0_cpu:cpu\|AESproject_nios2_qsys_0_cpu_mult_cell:the_AESproject_nios2_qsys_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split " "Elaborating entity \"ama_data_split_reg_ext_function\" for hierarchy \"AESproject_nios2_qsys_0:nios2_qsys_0\|AESproject_nios2_qsys_0_cpu:cpu\|AESproject_nios2_qsys_0_cpu_mult_cell:the_AESproject_nios2_qsys_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split\"" {  } { { "altera_mult_add_rtl.v" "dataa_split" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1023 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1583019034078 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_register_function AESproject_nios2_qsys_0:nios2_qsys_0\|AESproject_nios2_qsys_0_cpu:cpu\|AESproject_nios2_qsys_0_cpu_mult_cell:the_AESproject_nios2_qsys_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split\|ama_register_function:data_register_block_0 " "Elaborating entity \"ama_register_function\" for hierarchy \"AESproject_nios2_qsys_0:nios2_qsys_0\|AESproject_nios2_qsys_0_cpu:cpu\|AESproject_nios2_qsys_0_cpu_mult_cell:the_AESproject_nios2_qsys_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split\|ama_register_function:data_register_block_0\"" {  } { { "altera_mult_add_rtl.v" "data_register_block_0" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1989 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1583019034121 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_dynamic_signed_function AESproject_nios2_qsys_0:nios2_qsys_0\|AESproject_nios2_qsys_0_cpu:cpu\|AESproject_nios2_qsys_0_cpu_mult_cell:the_AESproject_nios2_qsys_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split\|ama_dynamic_signed_function:data0_signed_extension_block " "Elaborating entity \"ama_dynamic_signed_function\" for hierarchy \"AESproject_nios2_qsys_0:nios2_qsys_0\|AESproject_nios2_qsys_0_cpu:cpu\|AESproject_nios2_qsys_0_cpu_mult_cell:the_AESproject_nios2_qsys_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split\|ama_dynamic_signed_function:data0_signed_extension_block\"" {  } { { "altera_mult_add_rtl.v" "data0_signed_extension_block" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2145 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1583019034243 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_data_split_reg_ext_function AESproject_nios2_qsys_0:nios2_qsys_0\|AESproject_nios2_qsys_0_cpu:cpu\|AESproject_nios2_qsys_0_cpu_mult_cell:the_AESproject_nios2_qsys_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split " "Elaborating entity \"ama_data_split_reg_ext_function\" for hierarchy \"AESproject_nios2_qsys_0:nios2_qsys_0\|AESproject_nios2_qsys_0_cpu:cpu\|AESproject_nios2_qsys_0_cpu_mult_cell:the_AESproject_nios2_qsys_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split\"" {  } { { "altera_mult_add_rtl.v" "datac_split" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1113 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1583019034499 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_register_function AESproject_nios2_qsys_0:nios2_qsys_0\|AESproject_nios2_qsys_0_cpu:cpu\|AESproject_nios2_qsys_0_cpu_mult_cell:the_AESproject_nios2_qsys_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split\|ama_register_function:data_register_block_0 " "Elaborating entity \"ama_register_function\" for hierarchy \"AESproject_nios2_qsys_0:nios2_qsys_0\|AESproject_nios2_qsys_0_cpu:cpu\|AESproject_nios2_qsys_0_cpu_mult_cell:the_AESproject_nios2_qsys_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split\|ama_register_function:data_register_block_0\"" {  } { { "altera_mult_add_rtl.v" "data_register_block_0" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1989 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1583019034624 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_dynamic_signed_function AESproject_nios2_qsys_0:nios2_qsys_0\|AESproject_nios2_qsys_0_cpu:cpu\|AESproject_nios2_qsys_0_cpu_mult_cell:the_AESproject_nios2_qsys_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split\|ama_dynamic_signed_function:data0_signed_extension_block " "Elaborating entity \"ama_dynamic_signed_function\" for hierarchy \"AESproject_nios2_qsys_0:nios2_qsys_0\|AESproject_nios2_qsys_0_cpu:cpu\|AESproject_nios2_qsys_0_cpu_mult_cell:the_AESproject_nios2_qsys_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split\|ama_dynamic_signed_function:data0_signed_extension_block\"" {  } { { "altera_mult_add_rtl.v" "data0_signed_extension_block" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2145 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1583019034747 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_preadder_function AESproject_nios2_qsys_0:nios2_qsys_0\|AESproject_nios2_qsys_0_cpu:cpu\|AESproject_nios2_qsys_0_cpu_mult_cell:the_AESproject_nios2_qsys_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block " "Elaborating entity \"ama_preadder_function\" for hierarchy \"AESproject_nios2_qsys_0:nios2_qsys_0\|AESproject_nios2_qsys_0_cpu:cpu\|AESproject_nios2_qsys_0_cpu_mult_cell:the_AESproject_nios2_qsys_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\"" {  } { { "altera_mult_add_rtl.v" "preadder_block" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1265 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1583019034878 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_adder_function AESproject_nios2_qsys_0:nios2_qsys_0\|AESproject_nios2_qsys_0_cpu:cpu\|AESproject_nios2_qsys_0_cpu_mult_cell:the_AESproject_nios2_qsys_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0 " "Elaborating entity \"ama_adder_function\" for hierarchy \"AESproject_nios2_qsys_0:nios2_qsys_0\|AESproject_nios2_qsys_0_cpu:cpu\|AESproject_nios2_qsys_0_cpu_mult_cell:the_AESproject_nios2_qsys_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0\"" {  } { { "altera_mult_add_rtl.v" "preadder_adder_0" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 3264 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1583019034924 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_signed_extension_function AESproject_nios2_qsys_0:nios2_qsys_0\|AESproject_nios2_qsys_0_cpu:cpu\|AESproject_nios2_qsys_0_cpu_mult_cell:the_AESproject_nios2_qsys_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0\|ama_signed_extension_function:first_adder_ext_block_0 " "Elaborating entity \"ama_signed_extension_function\" for hierarchy \"AESproject_nios2_qsys_0:nios2_qsys_0\|AESproject_nios2_qsys_0_cpu:cpu\|AESproject_nios2_qsys_0_cpu_mult_cell:the_AESproject_nios2_qsys_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0\|ama_signed_extension_function:first_adder_ext_block_0\"" {  } { { "altera_mult_add_rtl.v" "first_adder_ext_block_0" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2705 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1583019034980 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_signed_extension_function AESproject_nios2_qsys_0:nios2_qsys_0\|AESproject_nios2_qsys_0_cpu:cpu\|AESproject_nios2_qsys_0_cpu_mult_cell:the_AESproject_nios2_qsys_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0\|ama_signed_extension_function:second_adder_ext_block_0 " "Elaborating entity \"ama_signed_extension_function\" for hierarchy \"AESproject_nios2_qsys_0:nios2_qsys_0\|AESproject_nios2_qsys_0_cpu:cpu\|AESproject_nios2_qsys_0_cpu_mult_cell:the_AESproject_nios2_qsys_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0\|ama_signed_extension_function:second_adder_ext_block_0\"" {  } { { "altera_mult_add_rtl.v" "second_adder_ext_block_0" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2738 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1583019035104 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_multiplier_function AESproject_nios2_qsys_0:nios2_qsys_0\|AESproject_nios2_qsys_0_cpu:cpu\|AESproject_nios2_qsys_0_cpu_mult_cell:the_AESproject_nios2_qsys_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block " "Elaborating entity \"ama_multiplier_function\" for hierarchy \"AESproject_nios2_qsys_0:nios2_qsys_0\|AESproject_nios2_qsys_0_cpu:cpu\|AESproject_nios2_qsys_0_cpu_mult_cell:the_AESproject_nios2_qsys_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\"" {  } { { "altera_mult_add_rtl.v" "multiplier_block" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1309 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1583019035744 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_register_function AESproject_nios2_qsys_0:nios2_qsys_0\|AESproject_nios2_qsys_0_cpu:cpu\|AESproject_nios2_qsys_0_cpu_mult_cell:the_AESproject_nios2_qsys_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|ama_register_function:multiplier_register_block_0 " "Elaborating entity \"ama_register_function\" for hierarchy \"AESproject_nios2_qsys_0:nios2_qsys_0\|AESproject_nios2_qsys_0_cpu:cpu\|AESproject_nios2_qsys_0_cpu_mult_cell:the_AESproject_nios2_qsys_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|ama_register_function:multiplier_register_block_0\"" {  } { { "altera_mult_add_rtl.v" "multiplier_register_block_0" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 3060 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1583019035955 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_register_function AESproject_nios2_qsys_0:nios2_qsys_0\|AESproject_nios2_qsys_0_cpu:cpu\|AESproject_nios2_qsys_0_cpu_mult_cell:the_AESproject_nios2_qsys_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|ama_register_function:multiplier_register_block_1 " "Elaborating entity \"ama_register_function\" for hierarchy \"AESproject_nios2_qsys_0:nios2_qsys_0\|AESproject_nios2_qsys_0_cpu:cpu\|AESproject_nios2_qsys_0_cpu_mult_cell:the_AESproject_nios2_qsys_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|ama_register_function:multiplier_register_block_1\"" {  } { { "altera_mult_add_rtl.v" "multiplier_register_block_1" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 3074 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1583019036222 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_adder_function AESproject_nios2_qsys_0:nios2_qsys_0\|AESproject_nios2_qsys_0_cpu:cpu\|AESproject_nios2_qsys_0_cpu_mult_cell:the_AESproject_nios2_qsys_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block " "Elaborating entity \"ama_adder_function\" for hierarchy \"AESproject_nios2_qsys_0:nios2_qsys_0\|AESproject_nios2_qsys_0_cpu:cpu\|AESproject_nios2_qsys_0_cpu_mult_cell:the_AESproject_nios2_qsys_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block\"" {  } { { "altera_mult_add_rtl.v" "final_adder_block" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1350 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1583019036311 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_signed_extension_function AESproject_nios2_qsys_0:nios2_qsys_0\|AESproject_nios2_qsys_0_cpu:cpu\|AESproject_nios2_qsys_0_cpu_mult_cell:the_AESproject_nios2_qsys_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block\|ama_signed_extension_function:first_adder_ext_block_0 " "Elaborating entity \"ama_signed_extension_function\" for hierarchy \"AESproject_nios2_qsys_0:nios2_qsys_0\|AESproject_nios2_qsys_0_cpu:cpu\|AESproject_nios2_qsys_0_cpu_mult_cell:the_AESproject_nios2_qsys_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block\|ama_signed_extension_function:first_adder_ext_block_0\"" {  } { { "altera_mult_add_rtl.v" "first_adder_ext_block_0" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2705 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1583019036394 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_signed_extension_function AESproject_nios2_qsys_0:nios2_qsys_0\|AESproject_nios2_qsys_0_cpu:cpu\|AESproject_nios2_qsys_0_cpu_mult_cell:the_AESproject_nios2_qsys_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block\|ama_signed_extension_function:second_adder_ext_block_0 " "Elaborating entity \"ama_signed_extension_function\" for hierarchy \"AESproject_nios2_qsys_0:nios2_qsys_0\|AESproject_nios2_qsys_0_cpu:cpu\|AESproject_nios2_qsys_0_cpu_mult_cell:the_AESproject_nios2_qsys_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block\|ama_signed_extension_function:second_adder_ext_block_0\"" {  } { { "altera_mult_add_rtl.v" "second_adder_ext_block_0" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2738 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1583019036491 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_register_function AESproject_nios2_qsys_0:nios2_qsys_0\|AESproject_nios2_qsys_0_cpu:cpu\|AESproject_nios2_qsys_0_cpu_mult_cell:the_AESproject_nios2_qsys_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_register_function:output_reg_block " "Elaborating entity \"ama_register_function\" for hierarchy \"AESproject_nios2_qsys_0:nios2_qsys_0\|AESproject_nios2_qsys_0_cpu:cpu\|AESproject_nios2_qsys_0_cpu_mult_cell:the_AESproject_nios2_qsys_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_register_function:output_reg_block\"" {  } { { "altera_mult_add_rtl.v" "output_reg_block" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1490 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1583019036593 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "AESproject_nios2_qsys_0_cpu_nios2_oci AESproject_nios2_qsys_0:nios2_qsys_0\|AESproject_nios2_qsys_0_cpu:cpu\|AESproject_nios2_qsys_0_cpu_nios2_oci:the_AESproject_nios2_qsys_0_cpu_nios2_oci " "Elaborating entity \"AESproject_nios2_qsys_0_cpu_nios2_oci\" for hierarchy \"AESproject_nios2_qsys_0:nios2_qsys_0\|AESproject_nios2_qsys_0_cpu:cpu\|AESproject_nios2_qsys_0_cpu_nios2_oci:the_AESproject_nios2_qsys_0_cpu_nios2_oci\"" {  } { { "AESproject/synthesis/submodules/AESproject_nios2_qsys_0_cpu.v" "the_AESproject_nios2_qsys_0_cpu_nios2_oci" { Text "C:/Users/bilal/Documents/Embedded/AESproject/synthesis/submodules/AESproject_nios2_qsys_0_cpu.v" 8733 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1583019040091 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "AESproject_nios2_qsys_0_cpu_nios2_oci_debug AESproject_nios2_qsys_0:nios2_qsys_0\|AESproject_nios2_qsys_0_cpu:cpu\|AESproject_nios2_qsys_0_cpu_nios2_oci:the_AESproject_nios2_qsys_0_cpu_nios2_oci\|AESproject_nios2_qsys_0_cpu_nios2_oci_debug:the_AESproject_nios2_qsys_0_cpu_nios2_oci_debug " "Elaborating entity \"AESproject_nios2_qsys_0_cpu_nios2_oci_debug\" for hierarchy \"AESproject_nios2_qsys_0:nios2_qsys_0\|AESproject_nios2_qsys_0_cpu:cpu\|AESproject_nios2_qsys_0_cpu_nios2_oci:the_AESproject_nios2_qsys_0_cpu_nios2_oci\|AESproject_nios2_qsys_0_cpu_nios2_oci_debug:the_AESproject_nios2_qsys_0_cpu_nios2_oci_debug\"" {  } { { "AESproject/synthesis/submodules/AESproject_nios2_qsys_0_cpu.v" "the_AESproject_nios2_qsys_0_cpu_nios2_oci_debug" { Text "C:/Users/bilal/Documents/Embedded/AESproject/synthesis/submodules/AESproject_nios2_qsys_0_cpu.v" 2895 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1583019040210 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_std_synchronizer AESproject_nios2_qsys_0:nios2_qsys_0\|AESproject_nios2_qsys_0_cpu:cpu\|AESproject_nios2_qsys_0_cpu_nios2_oci:the_AESproject_nios2_qsys_0_cpu_nios2_oci\|AESproject_nios2_qsys_0_cpu_nios2_oci_debug:the_AESproject_nios2_qsys_0_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer " "Elaborating entity \"altera_std_synchronizer\" for hierarchy \"AESproject_nios2_qsys_0:nios2_qsys_0\|AESproject_nios2_qsys_0_cpu:cpu\|AESproject_nios2_qsys_0_cpu_nios2_oci:the_AESproject_nios2_qsys_0_cpu_nios2_oci\|AESproject_nios2_qsys_0_cpu_nios2_oci_debug:the_AESproject_nios2_qsys_0_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\"" {  } { { "AESproject/synthesis/submodules/AESproject_nios2_qsys_0_cpu.v" "the_altera_std_synchronizer" { Text "C:/Users/bilal/Documents/Embedded/AESproject/synthesis/submodules/AESproject_nios2_qsys_0_cpu.v" 429 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1583019040378 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "AESproject_nios2_qsys_0_cpu_nios2_oci_break AESproject_nios2_qsys_0:nios2_qsys_0\|AESproject_nios2_qsys_0_cpu:cpu\|AESproject_nios2_qsys_0_cpu_nios2_oci:the_AESproject_nios2_qsys_0_cpu_nios2_oci\|AESproject_nios2_qsys_0_cpu_nios2_oci_break:the_AESproject_nios2_qsys_0_cpu_nios2_oci_break " "Elaborating entity \"AESproject_nios2_qsys_0_cpu_nios2_oci_break\" for hierarchy \"AESproject_nios2_qsys_0:nios2_qsys_0\|AESproject_nios2_qsys_0_cpu:cpu\|AESproject_nios2_qsys_0_cpu_nios2_oci:the_AESproject_nios2_qsys_0_cpu_nios2_oci\|AESproject_nios2_qsys_0_cpu_nios2_oci_break:the_AESproject_nios2_qsys_0_cpu_nios2_oci_break\"" {  } { { "AESproject/synthesis/submodules/AESproject_nios2_qsys_0_cpu.v" "the_AESproject_nios2_qsys_0_cpu_nios2_oci_break" { Text "C:/Users/bilal/Documents/Embedded/AESproject/synthesis/submodules/AESproject_nios2_qsys_0_cpu.v" 2925 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1583019040449 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "AESproject_nios2_qsys_0_cpu_nios2_oci_xbrk AESproject_nios2_qsys_0:nios2_qsys_0\|AESproject_nios2_qsys_0_cpu:cpu\|AESproject_nios2_qsys_0_cpu_nios2_oci:the_AESproject_nios2_qsys_0_cpu_nios2_oci\|AESproject_nios2_qsys_0_cpu_nios2_oci_xbrk:the_AESproject_nios2_qsys_0_cpu_nios2_oci_xbrk " "Elaborating entity \"AESproject_nios2_qsys_0_cpu_nios2_oci_xbrk\" for hierarchy \"AESproject_nios2_qsys_0:nios2_qsys_0\|AESproject_nios2_qsys_0_cpu:cpu\|AESproject_nios2_qsys_0_cpu_nios2_oci:the_AESproject_nios2_qsys_0_cpu_nios2_oci\|AESproject_nios2_qsys_0_cpu_nios2_oci_xbrk:the_AESproject_nios2_qsys_0_cpu_nios2_oci_xbrk\"" {  } { { "AESproject/synthesis/submodules/AESproject_nios2_qsys_0_cpu.v" "the_AESproject_nios2_qsys_0_cpu_nios2_oci_xbrk" { Text "C:/Users/bilal/Documents/Embedded/AESproject/synthesis/submodules/AESproject_nios2_qsys_0_cpu.v" 2948 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1583019040621 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "AESproject_nios2_qsys_0_cpu_nios2_oci_dbrk AESproject_nios2_qsys_0:nios2_qsys_0\|AESproject_nios2_qsys_0_cpu:cpu\|AESproject_nios2_qsys_0_cpu_nios2_oci:the_AESproject_nios2_qsys_0_cpu_nios2_oci\|AESproject_nios2_qsys_0_cpu_nios2_oci_dbrk:the_AESproject_nios2_qsys_0_cpu_nios2_oci_dbrk " "Elaborating entity \"AESproject_nios2_qsys_0_cpu_nios2_oci_dbrk\" for hierarchy \"AESproject_nios2_qsys_0:nios2_qsys_0\|AESproject_nios2_qsys_0_cpu:cpu\|AESproject_nios2_qsys_0_cpu_nios2_oci:the_AESproject_nios2_qsys_0_cpu_nios2_oci\|AESproject_nios2_qsys_0_cpu_nios2_oci_dbrk:the_AESproject_nios2_qsys_0_cpu_nios2_oci_dbrk\"" {  } { { "AESproject/synthesis/submodules/AESproject_nios2_qsys_0_cpu.v" "the_AESproject_nios2_qsys_0_cpu_nios2_oci_dbrk" { Text "C:/Users/bilal/Documents/Embedded/AESproject/synthesis/submodules/AESproject_nios2_qsys_0_cpu.v" 2975 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1583019040689 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "AESproject_nios2_qsys_0_cpu_nios2_oci_itrace AESproject_nios2_qsys_0:nios2_qsys_0\|AESproject_nios2_qsys_0_cpu:cpu\|AESproject_nios2_qsys_0_cpu_nios2_oci:the_AESproject_nios2_qsys_0_cpu_nios2_oci\|AESproject_nios2_qsys_0_cpu_nios2_oci_itrace:the_AESproject_nios2_qsys_0_cpu_nios2_oci_itrace " "Elaborating entity \"AESproject_nios2_qsys_0_cpu_nios2_oci_itrace\" for hierarchy \"AESproject_nios2_qsys_0:nios2_qsys_0\|AESproject_nios2_qsys_0_cpu:cpu\|AESproject_nios2_qsys_0_cpu_nios2_oci:the_AESproject_nios2_qsys_0_cpu_nios2_oci\|AESproject_nios2_qsys_0_cpu_nios2_oci_itrace:the_AESproject_nios2_qsys_0_cpu_nios2_oci_itrace\"" {  } { { "AESproject/synthesis/submodules/AESproject_nios2_qsys_0_cpu.v" "the_AESproject_nios2_qsys_0_cpu_nios2_oci_itrace" { Text "C:/Users/bilal/Documents/Embedded/AESproject/synthesis/submodules/AESproject_nios2_qsys_0_cpu.v" 3013 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1583019040762 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "AESproject_nios2_qsys_0_cpu_nios2_oci_dtrace AESproject_nios2_qsys_0:nios2_qsys_0\|AESproject_nios2_qsys_0_cpu:cpu\|AESproject_nios2_qsys_0_cpu_nios2_oci:the_AESproject_nios2_qsys_0_cpu_nios2_oci\|AESproject_nios2_qsys_0_cpu_nios2_oci_dtrace:the_AESproject_nios2_qsys_0_cpu_nios2_oci_dtrace " "Elaborating entity \"AESproject_nios2_qsys_0_cpu_nios2_oci_dtrace\" for hierarchy \"AESproject_nios2_qsys_0:nios2_qsys_0\|AESproject_nios2_qsys_0_cpu:cpu\|AESproject_nios2_qsys_0_cpu_nios2_oci:the_AESproject_nios2_qsys_0_cpu_nios2_oci\|AESproject_nios2_qsys_0_cpu_nios2_oci_dtrace:the_AESproject_nios2_qsys_0_cpu_nios2_oci_dtrace\"" {  } { { "AESproject/synthesis/submodules/AESproject_nios2_qsys_0_cpu.v" "the_AESproject_nios2_qsys_0_cpu_nios2_oci_dtrace" { Text "C:/Users/bilal/Documents/Embedded/AESproject/synthesis/submodules/AESproject_nios2_qsys_0_cpu.v" 3028 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1583019040832 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "AESproject_nios2_qsys_0_cpu_nios2_oci_td_mode AESproject_nios2_qsys_0:nios2_qsys_0\|AESproject_nios2_qsys_0_cpu:cpu\|AESproject_nios2_qsys_0_cpu_nios2_oci:the_AESproject_nios2_qsys_0_cpu_nios2_oci\|AESproject_nios2_qsys_0_cpu_nios2_oci_dtrace:the_AESproject_nios2_qsys_0_cpu_nios2_oci_dtrace\|AESproject_nios2_qsys_0_cpu_nios2_oci_td_mode:AESproject_nios2_qsys_0_cpu_nios2_oci_trc_ctrl_td_mode " "Elaborating entity \"AESproject_nios2_qsys_0_cpu_nios2_oci_td_mode\" for hierarchy \"AESproject_nios2_qsys_0:nios2_qsys_0\|AESproject_nios2_qsys_0_cpu:cpu\|AESproject_nios2_qsys_0_cpu_nios2_oci:the_AESproject_nios2_qsys_0_cpu_nios2_oci\|AESproject_nios2_qsys_0_cpu_nios2_oci_dtrace:the_AESproject_nios2_qsys_0_cpu_nios2_oci_dtrace\|AESproject_nios2_qsys_0_cpu_nios2_oci_td_mode:AESproject_nios2_qsys_0_cpu_nios2_oci_trc_ctrl_td_mode\"" {  } { { "AESproject/synthesis/submodules/AESproject_nios2_qsys_0_cpu.v" "AESproject_nios2_qsys_0_cpu_nios2_oci_trc_ctrl_td_mode" { Text "C:/Users/bilal/Documents/Embedded/AESproject/synthesis/submodules/AESproject_nios2_qsys_0_cpu.v" 1549 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1583019040964 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "AESproject_nios2_qsys_0_cpu_nios2_oci_fifo AESproject_nios2_qsys_0:nios2_qsys_0\|AESproject_nios2_qsys_0_cpu:cpu\|AESproject_nios2_qsys_0_cpu_nios2_oci:the_AESproject_nios2_qsys_0_cpu_nios2_oci\|AESproject_nios2_qsys_0_cpu_nios2_oci_fifo:the_AESproject_nios2_qsys_0_cpu_nios2_oci_fifo " "Elaborating entity \"AESproject_nios2_qsys_0_cpu_nios2_oci_fifo\" for hierarchy \"AESproject_nios2_qsys_0:nios2_qsys_0\|AESproject_nios2_qsys_0_cpu:cpu\|AESproject_nios2_qsys_0_cpu_nios2_oci:the_AESproject_nios2_qsys_0_cpu_nios2_oci\|AESproject_nios2_qsys_0_cpu_nios2_oci_fifo:the_AESproject_nios2_qsys_0_cpu_nios2_oci_fifo\"" {  } { { "AESproject/synthesis/submodules/AESproject_nios2_qsys_0_cpu.v" "the_AESproject_nios2_qsys_0_cpu_nios2_oci_fifo" { Text "C:/Users/bilal/Documents/Embedded/AESproject/synthesis/submodules/AESproject_nios2_qsys_0_cpu.v" 3043 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1583019041051 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "AESproject_nios2_qsys_0_cpu_nios2_oci_compute_input_tm_cnt AESproject_nios2_qsys_0:nios2_qsys_0\|AESproject_nios2_qsys_0_cpu:cpu\|AESproject_nios2_qsys_0_cpu_nios2_oci:the_AESproject_nios2_qsys_0_cpu_nios2_oci\|AESproject_nios2_qsys_0_cpu_nios2_oci_fifo:the_AESproject_nios2_qsys_0_cpu_nios2_oci_fifo\|AESproject_nios2_qsys_0_cpu_nios2_oci_compute_input_tm_cnt:the_AESproject_nios2_qsys_0_cpu_nios2_oci_compute_input_tm_cnt " "Elaborating entity \"AESproject_nios2_qsys_0_cpu_nios2_oci_compute_input_tm_cnt\" for hierarchy \"AESproject_nios2_qsys_0:nios2_qsys_0\|AESproject_nios2_qsys_0_cpu:cpu\|AESproject_nios2_qsys_0_cpu_nios2_oci:the_AESproject_nios2_qsys_0_cpu_nios2_oci\|AESproject_nios2_qsys_0_cpu_nios2_oci_fifo:the_AESproject_nios2_qsys_0_cpu_nios2_oci_fifo\|AESproject_nios2_qsys_0_cpu_nios2_oci_compute_input_tm_cnt:the_AESproject_nios2_qsys_0_cpu_nios2_oci_compute_input_tm_cnt\"" {  } { { "AESproject/synthesis/submodules/AESproject_nios2_qsys_0_cpu.v" "the_AESproject_nios2_qsys_0_cpu_nios2_oci_compute_input_tm_cnt" { Text "C:/Users/bilal/Documents/Embedded/AESproject/synthesis/submodules/AESproject_nios2_qsys_0_cpu.v" 1862 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1583019041160 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "AESproject_nios2_qsys_0_cpu_nios2_oci_fifo_wrptr_inc AESproject_nios2_qsys_0:nios2_qsys_0\|AESproject_nios2_qsys_0_cpu:cpu\|AESproject_nios2_qsys_0_cpu_nios2_oci:the_AESproject_nios2_qsys_0_cpu_nios2_oci\|AESproject_nios2_qsys_0_cpu_nios2_oci_fifo:the_AESproject_nios2_qsys_0_cpu_nios2_oci_fifo\|AESproject_nios2_qsys_0_cpu_nios2_oci_fifo_wrptr_inc:the_AESproject_nios2_qsys_0_cpu_nios2_oci_fifo_wrptr_inc " "Elaborating entity \"AESproject_nios2_qsys_0_cpu_nios2_oci_fifo_wrptr_inc\" for hierarchy \"AESproject_nios2_qsys_0:nios2_qsys_0\|AESproject_nios2_qsys_0_cpu:cpu\|AESproject_nios2_qsys_0_cpu_nios2_oci:the_AESproject_nios2_qsys_0_cpu_nios2_oci\|AESproject_nios2_qsys_0_cpu_nios2_oci_fifo:the_AESproject_nios2_qsys_0_cpu_nios2_oci_fifo\|AESproject_nios2_qsys_0_cpu_nios2_oci_fifo_wrptr_inc:the_AESproject_nios2_qsys_0_cpu_nios2_oci_fifo_wrptr_inc\"" {  } { { "AESproject/synthesis/submodules/AESproject_nios2_qsys_0_cpu.v" "the_AESproject_nios2_qsys_0_cpu_nios2_oci_fifo_wrptr_inc" { Text "C:/Users/bilal/Documents/Embedded/AESproject/synthesis/submodules/AESproject_nios2_qsys_0_cpu.v" 1871 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1583019041236 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "AESproject_nios2_qsys_0_cpu_nios2_oci_fifo_cnt_inc AESproject_nios2_qsys_0:nios2_qsys_0\|AESproject_nios2_qsys_0_cpu:cpu\|AESproject_nios2_qsys_0_cpu_nios2_oci:the_AESproject_nios2_qsys_0_cpu_nios2_oci\|AESproject_nios2_qsys_0_cpu_nios2_oci_fifo:the_AESproject_nios2_qsys_0_cpu_nios2_oci_fifo\|AESproject_nios2_qsys_0_cpu_nios2_oci_fifo_cnt_inc:the_AESproject_nios2_qsys_0_cpu_nios2_oci_fifo_cnt_inc " "Elaborating entity \"AESproject_nios2_qsys_0_cpu_nios2_oci_fifo_cnt_inc\" for hierarchy \"AESproject_nios2_qsys_0:nios2_qsys_0\|AESproject_nios2_qsys_0_cpu:cpu\|AESproject_nios2_qsys_0_cpu_nios2_oci:the_AESproject_nios2_qsys_0_cpu_nios2_oci\|AESproject_nios2_qsys_0_cpu_nios2_oci_fifo:the_AESproject_nios2_qsys_0_cpu_nios2_oci_fifo\|AESproject_nios2_qsys_0_cpu_nios2_oci_fifo_cnt_inc:the_AESproject_nios2_qsys_0_cpu_nios2_oci_fifo_cnt_inc\"" {  } { { "AESproject/synthesis/submodules/AESproject_nios2_qsys_0_cpu.v" "the_AESproject_nios2_qsys_0_cpu_nios2_oci_fifo_cnt_inc" { Text "C:/Users/bilal/Documents/Embedded/AESproject/synthesis/submodules/AESproject_nios2_qsys_0_cpu.v" 1880 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1583019041322 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "AESproject_nios2_qsys_0_cpu_nios2_oci_pib AESproject_nios2_qsys_0:nios2_qsys_0\|AESproject_nios2_qsys_0_cpu:cpu\|AESproject_nios2_qsys_0_cpu_nios2_oci:the_AESproject_nios2_qsys_0_cpu_nios2_oci\|AESproject_nios2_qsys_0_cpu_nios2_oci_pib:the_AESproject_nios2_qsys_0_cpu_nios2_oci_pib " "Elaborating entity \"AESproject_nios2_qsys_0_cpu_nios2_oci_pib\" for hierarchy \"AESproject_nios2_qsys_0:nios2_qsys_0\|AESproject_nios2_qsys_0_cpu:cpu\|AESproject_nios2_qsys_0_cpu_nios2_oci:the_AESproject_nios2_qsys_0_cpu_nios2_oci\|AESproject_nios2_qsys_0_cpu_nios2_oci_pib:the_AESproject_nios2_qsys_0_cpu_nios2_oci_pib\"" {  } { { "AESproject/synthesis/submodules/AESproject_nios2_qsys_0_cpu.v" "the_AESproject_nios2_qsys_0_cpu_nios2_oci_pib" { Text "C:/Users/bilal/Documents/Embedded/AESproject/synthesis/submodules/AESproject_nios2_qsys_0_cpu.v" 3048 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1583019041465 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "AESproject_nios2_qsys_0_cpu_nios2_oci_im AESproject_nios2_qsys_0:nios2_qsys_0\|AESproject_nios2_qsys_0_cpu:cpu\|AESproject_nios2_qsys_0_cpu_nios2_oci:the_AESproject_nios2_qsys_0_cpu_nios2_oci\|AESproject_nios2_qsys_0_cpu_nios2_oci_im:the_AESproject_nios2_qsys_0_cpu_nios2_oci_im " "Elaborating entity \"AESproject_nios2_qsys_0_cpu_nios2_oci_im\" for hierarchy \"AESproject_nios2_qsys_0:nios2_qsys_0\|AESproject_nios2_qsys_0_cpu:cpu\|AESproject_nios2_qsys_0_cpu_nios2_oci:the_AESproject_nios2_qsys_0_cpu_nios2_oci\|AESproject_nios2_qsys_0_cpu_nios2_oci_im:the_AESproject_nios2_qsys_0_cpu_nios2_oci_im\"" {  } { { "AESproject/synthesis/submodules/AESproject_nios2_qsys_0_cpu.v" "the_AESproject_nios2_qsys_0_cpu_nios2_oci_im" { Text "C:/Users/bilal/Documents/Embedded/AESproject/synthesis/submodules/AESproject_nios2_qsys_0_cpu.v" 3062 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1583019041546 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "AESproject_nios2_qsys_0_cpu_nios2_avalon_reg AESproject_nios2_qsys_0:nios2_qsys_0\|AESproject_nios2_qsys_0_cpu:cpu\|AESproject_nios2_qsys_0_cpu_nios2_oci:the_AESproject_nios2_qsys_0_cpu_nios2_oci\|AESproject_nios2_qsys_0_cpu_nios2_avalon_reg:the_AESproject_nios2_qsys_0_cpu_nios2_avalon_reg " "Elaborating entity \"AESproject_nios2_qsys_0_cpu_nios2_avalon_reg\" for hierarchy \"AESproject_nios2_qsys_0:nios2_qsys_0\|AESproject_nios2_qsys_0_cpu:cpu\|AESproject_nios2_qsys_0_cpu_nios2_oci:the_AESproject_nios2_qsys_0_cpu_nios2_oci\|AESproject_nios2_qsys_0_cpu_nios2_avalon_reg:the_AESproject_nios2_qsys_0_cpu_nios2_avalon_reg\"" {  } { { "AESproject/synthesis/submodules/AESproject_nios2_qsys_0_cpu.v" "the_AESproject_nios2_qsys_0_cpu_nios2_avalon_reg" { Text "C:/Users/bilal/Documents/Embedded/AESproject/synthesis/submodules/AESproject_nios2_qsys_0_cpu.v" 3081 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1583019041631 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "AESproject_nios2_qsys_0_cpu_nios2_ocimem AESproject_nios2_qsys_0:nios2_qsys_0\|AESproject_nios2_qsys_0_cpu:cpu\|AESproject_nios2_qsys_0_cpu_nios2_oci:the_AESproject_nios2_qsys_0_cpu_nios2_oci\|AESproject_nios2_qsys_0_cpu_nios2_ocimem:the_AESproject_nios2_qsys_0_cpu_nios2_ocimem " "Elaborating entity \"AESproject_nios2_qsys_0_cpu_nios2_ocimem\" for hierarchy \"AESproject_nios2_qsys_0:nios2_qsys_0\|AESproject_nios2_qsys_0_cpu:cpu\|AESproject_nios2_qsys_0_cpu_nios2_oci:the_AESproject_nios2_qsys_0_cpu_nios2_oci\|AESproject_nios2_qsys_0_cpu_nios2_ocimem:the_AESproject_nios2_qsys_0_cpu_nios2_ocimem\"" {  } { { "AESproject/synthesis/submodules/AESproject_nios2_qsys_0_cpu.v" "the_AESproject_nios2_qsys_0_cpu_nios2_ocimem" { Text "C:/Users/bilal/Documents/Embedded/AESproject/synthesis/submodules/AESproject_nios2_qsys_0_cpu.v" 3101 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1583019041727 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "AESproject_nios2_qsys_0_cpu_ociram_sp_ram_module AESproject_nios2_qsys_0:nios2_qsys_0\|AESproject_nios2_qsys_0_cpu:cpu\|AESproject_nios2_qsys_0_cpu_nios2_oci:the_AESproject_nios2_qsys_0_cpu_nios2_oci\|AESproject_nios2_qsys_0_cpu_nios2_ocimem:the_AESproject_nios2_qsys_0_cpu_nios2_ocimem\|AESproject_nios2_qsys_0_cpu_ociram_sp_ram_module:AESproject_nios2_qsys_0_cpu_ociram_sp_ram " "Elaborating entity \"AESproject_nios2_qsys_0_cpu_ociram_sp_ram_module\" for hierarchy \"AESproject_nios2_qsys_0:nios2_qsys_0\|AESproject_nios2_qsys_0_cpu:cpu\|AESproject_nios2_qsys_0_cpu_nios2_oci:the_AESproject_nios2_qsys_0_cpu_nios2_oci\|AESproject_nios2_qsys_0_cpu_nios2_ocimem:the_AESproject_nios2_qsys_0_cpu_nios2_ocimem\|AESproject_nios2_qsys_0_cpu_ociram_sp_ram_module:AESproject_nios2_qsys_0_cpu_ociram_sp_ram\"" {  } { { "AESproject/synthesis/submodules/AESproject_nios2_qsys_0_cpu.v" "AESproject_nios2_qsys_0_cpu_ociram_sp_ram" { Text "C:/Users/bilal/Documents/Embedded/AESproject/synthesis/submodules/AESproject_nios2_qsys_0_cpu.v" 2648 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1583019041896 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram AESproject_nios2_qsys_0:nios2_qsys_0\|AESproject_nios2_qsys_0_cpu:cpu\|AESproject_nios2_qsys_0_cpu_nios2_oci:the_AESproject_nios2_qsys_0_cpu_nios2_oci\|AESproject_nios2_qsys_0_cpu_nios2_ocimem:the_AESproject_nios2_qsys_0_cpu_nios2_ocimem\|AESproject_nios2_qsys_0_cpu_ociram_sp_ram_module:AESproject_nios2_qsys_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"AESproject_nios2_qsys_0:nios2_qsys_0\|AESproject_nios2_qsys_0_cpu:cpu\|AESproject_nios2_qsys_0_cpu_nios2_oci:the_AESproject_nios2_qsys_0_cpu_nios2_oci\|AESproject_nios2_qsys_0_cpu_nios2_ocimem:the_AESproject_nios2_qsys_0_cpu_nios2_ocimem\|AESproject_nios2_qsys_0_cpu_ociram_sp_ram_module:AESproject_nios2_qsys_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\"" {  } { { "AESproject/synthesis/submodules/AESproject_nios2_qsys_0_cpu.v" "the_altsyncram" { Text "C:/Users/bilal/Documents/Embedded/AESproject/synthesis/submodules/AESproject_nios2_qsys_0_cpu.v" 2472 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1583019041936 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_qid1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_qid1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_qid1 " "Found entity 1: altsyncram_qid1" {  } { { "db/altsyncram_qid1.tdf" "" { Text "C:/Users/bilal/Documents/Embedded/db/altsyncram_qid1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1583019042052 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1583019042052 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_qid1 AESproject_nios2_qsys_0:nios2_qsys_0\|AESproject_nios2_qsys_0_cpu:cpu\|AESproject_nios2_qsys_0_cpu_nios2_oci:the_AESproject_nios2_qsys_0_cpu_nios2_oci\|AESproject_nios2_qsys_0_cpu_nios2_ocimem:the_AESproject_nios2_qsys_0_cpu_nios2_ocimem\|AESproject_nios2_qsys_0_cpu_ociram_sp_ram_module:AESproject_nios2_qsys_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_qid1:auto_generated " "Elaborating entity \"altsyncram_qid1\" for hierarchy \"AESproject_nios2_qsys_0:nios2_qsys_0\|AESproject_nios2_qsys_0_cpu:cpu\|AESproject_nios2_qsys_0_cpu_nios2_oci:the_AESproject_nios2_qsys_0_cpu_nios2_oci\|AESproject_nios2_qsys_0_cpu_nios2_ocimem:the_AESproject_nios2_qsys_0_cpu_nios2_ocimem\|AESproject_nios2_qsys_0_cpu_ociram_sp_ram_module:AESproject_nios2_qsys_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_qid1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1583019042058 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "AESproject_nios2_qsys_0_cpu_debug_slave_wrapper AESproject_nios2_qsys_0:nios2_qsys_0\|AESproject_nios2_qsys_0_cpu:cpu\|AESproject_nios2_qsys_0_cpu_nios2_oci:the_AESproject_nios2_qsys_0_cpu_nios2_oci\|AESproject_nios2_qsys_0_cpu_debug_slave_wrapper:the_AESproject_nios2_qsys_0_cpu_debug_slave_wrapper " "Elaborating entity \"AESproject_nios2_qsys_0_cpu_debug_slave_wrapper\" for hierarchy \"AESproject_nios2_qsys_0:nios2_qsys_0\|AESproject_nios2_qsys_0_cpu:cpu\|AESproject_nios2_qsys_0_cpu_nios2_oci:the_AESproject_nios2_qsys_0_cpu_nios2_oci\|AESproject_nios2_qsys_0_cpu_debug_slave_wrapper:the_AESproject_nios2_qsys_0_cpu_debug_slave_wrapper\"" {  } { { "AESproject/synthesis/submodules/AESproject_nios2_qsys_0_cpu.v" "the_AESproject_nios2_qsys_0_cpu_debug_slave_wrapper" { Text "C:/Users/bilal/Documents/Embedded/AESproject/synthesis/submodules/AESproject_nios2_qsys_0_cpu.v" 3203 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1583019042110 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "AESproject_nios2_qsys_0_cpu_debug_slave_tck AESproject_nios2_qsys_0:nios2_qsys_0\|AESproject_nios2_qsys_0_cpu:cpu\|AESproject_nios2_qsys_0_cpu_nios2_oci:the_AESproject_nios2_qsys_0_cpu_nios2_oci\|AESproject_nios2_qsys_0_cpu_debug_slave_wrapper:the_AESproject_nios2_qsys_0_cpu_debug_slave_wrapper\|AESproject_nios2_qsys_0_cpu_debug_slave_tck:the_AESproject_nios2_qsys_0_cpu_debug_slave_tck " "Elaborating entity \"AESproject_nios2_qsys_0_cpu_debug_slave_tck\" for hierarchy \"AESproject_nios2_qsys_0:nios2_qsys_0\|AESproject_nios2_qsys_0_cpu:cpu\|AESproject_nios2_qsys_0_cpu_nios2_oci:the_AESproject_nios2_qsys_0_cpu_nios2_oci\|AESproject_nios2_qsys_0_cpu_debug_slave_wrapper:the_AESproject_nios2_qsys_0_cpu_debug_slave_wrapper\|AESproject_nios2_qsys_0_cpu_debug_slave_tck:the_AESproject_nios2_qsys_0_cpu_debug_slave_tck\"" {  } { { "AESproject/synthesis/submodules/AESproject_nios2_qsys_0_cpu_debug_slave_wrapper.v" "the_AESproject_nios2_qsys_0_cpu_debug_slave_tck" { Text "C:/Users/bilal/Documents/Embedded/AESproject/synthesis/submodules/AESproject_nios2_qsys_0_cpu_debug_slave_wrapper.v" 157 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1583019042140 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "AESproject_nios2_qsys_0_cpu_debug_slave_sysclk AESproject_nios2_qsys_0:nios2_qsys_0\|AESproject_nios2_qsys_0_cpu:cpu\|AESproject_nios2_qsys_0_cpu_nios2_oci:the_AESproject_nios2_qsys_0_cpu_nios2_oci\|AESproject_nios2_qsys_0_cpu_debug_slave_wrapper:the_AESproject_nios2_qsys_0_cpu_debug_slave_wrapper\|AESproject_nios2_qsys_0_cpu_debug_slave_sysclk:the_AESproject_nios2_qsys_0_cpu_debug_slave_sysclk " "Elaborating entity \"AESproject_nios2_qsys_0_cpu_debug_slave_sysclk\" for hierarchy \"AESproject_nios2_qsys_0:nios2_qsys_0\|AESproject_nios2_qsys_0_cpu:cpu\|AESproject_nios2_qsys_0_cpu_nios2_oci:the_AESproject_nios2_qsys_0_cpu_nios2_oci\|AESproject_nios2_qsys_0_cpu_debug_slave_wrapper:the_AESproject_nios2_qsys_0_cpu_debug_slave_wrapper\|AESproject_nios2_qsys_0_cpu_debug_slave_sysclk:the_AESproject_nios2_qsys_0_cpu_debug_slave_sysclk\"" {  } { { "AESproject/synthesis/submodules/AESproject_nios2_qsys_0_cpu_debug_slave_wrapper.v" "the_AESproject_nios2_qsys_0_cpu_debug_slave_sysclk" { Text "C:/Users/bilal/Documents/Embedded/AESproject/synthesis/submodules/AESproject_nios2_qsys_0_cpu_debug_slave_wrapper.v" 177 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1583019042229 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_basic AESproject_nios2_qsys_0:nios2_qsys_0\|AESproject_nios2_qsys_0_cpu:cpu\|AESproject_nios2_qsys_0_cpu_nios2_oci:the_AESproject_nios2_qsys_0_cpu_nios2_oci\|AESproject_nios2_qsys_0_cpu_debug_slave_wrapper:the_AESproject_nios2_qsys_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:AESproject_nios2_qsys_0_cpu_debug_slave_phy " "Elaborating entity \"sld_virtual_jtag_basic\" for hierarchy \"AESproject_nios2_qsys_0:nios2_qsys_0\|AESproject_nios2_qsys_0_cpu:cpu\|AESproject_nios2_qsys_0_cpu_nios2_oci:the_AESproject_nios2_qsys_0_cpu_nios2_oci\|AESproject_nios2_qsys_0_cpu_debug_slave_wrapper:the_AESproject_nios2_qsys_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:AESproject_nios2_qsys_0_cpu_debug_slave_phy\"" {  } { { "AESproject/synthesis/submodules/AESproject_nios2_qsys_0_cpu_debug_slave_wrapper.v" "AESproject_nios2_qsys_0_cpu_debug_slave_phy" { Text "C:/Users/bilal/Documents/Embedded/AESproject/synthesis/submodules/AESproject_nios2_qsys_0_cpu_debug_slave_wrapper.v" 207 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1583019042380 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_impl AESproject_nios2_qsys_0:nios2_qsys_0\|AESproject_nios2_qsys_0_cpu:cpu\|AESproject_nios2_qsys_0_cpu_nios2_oci:the_AESproject_nios2_qsys_0_cpu_nios2_oci\|AESproject_nios2_qsys_0_cpu_debug_slave_wrapper:the_AESproject_nios2_qsys_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:AESproject_nios2_qsys_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst " "Elaborating entity \"sld_virtual_jtag_impl\" for hierarchy \"AESproject_nios2_qsys_0:nios2_qsys_0\|AESproject_nios2_qsys_0_cpu:cpu\|AESproject_nios2_qsys_0_cpu_nios2_oci:the_AESproject_nios2_qsys_0_cpu_nios2_oci\|AESproject_nios2_qsys_0_cpu_debug_slave_wrapper:the_AESproject_nios2_qsys_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:AESproject_nios2_qsys_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\"" {  } { { "sld_virtual_jtag_basic.v" "sld_virtual_jtag_impl_inst" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 151 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1583019042412 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter AESproject_nios2_qsys_0:nios2_qsys_0\|AESproject_nios2_qsys_0_cpu:cpu\|AESproject_nios2_qsys_0_cpu_nios2_oci:the_AESproject_nios2_qsys_0_cpu_nios2_oci\|AESproject_nios2_qsys_0_cpu_debug_slave_wrapper:the_AESproject_nios2_qsys_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:AESproject_nios2_qsys_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter " "Elaborating entity \"sld_jtag_endpoint_adapter\" for hierarchy \"AESproject_nios2_qsys_0:nios2_qsys_0\|AESproject_nios2_qsys_0_cpu:cpu\|AESproject_nios2_qsys_0_cpu_nios2_oci:the_AESproject_nios2_qsys_0_cpu_nios2_oci\|AESproject_nios2_qsys_0_cpu_debug_slave_wrapper:the_AESproject_nios2_qsys_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:AESproject_nios2_qsys_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\"" {  } { { "sld_virtual_jtag_basic.v" "jtag_signal_adapter" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 414 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1583019042459 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter_impl AESproject_nios2_qsys_0:nios2_qsys_0\|AESproject_nios2_qsys_0_cpu:cpu\|AESproject_nios2_qsys_0_cpu_nios2_oci:the_AESproject_nios2_qsys_0_cpu_nios2_oci\|AESproject_nios2_qsys_0_cpu_debug_slave_wrapper:the_AESproject_nios2_qsys_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:AESproject_nios2_qsys_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst " "Elaborating entity \"sld_jtag_endpoint_adapter_impl\" for hierarchy \"AESproject_nios2_qsys_0:nios2_qsys_0\|AESproject_nios2_qsys_0_cpu:cpu\|AESproject_nios2_qsys_0_cpu_nios2_oci:the_AESproject_nios2_qsys_0_cpu_nios2_oci\|AESproject_nios2_qsys_0_cpu_debug_slave_wrapper:the_AESproject_nios2_qsys_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:AESproject_nios2_qsys_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst\"" {  } { { "sld_jtag_endpoint_adapter.vhd" "sld_jtag_endpoint_adapter_impl_inst" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd" 232 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1583019042498 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "AESproject_onchip_memory AESproject_onchip_memory:onchip_memory " "Elaborating entity \"AESproject_onchip_memory\" for hierarchy \"AESproject_onchip_memory:onchip_memory\"" {  } { { "AESproject/synthesis/AESproject.vhd" "onchip_memory" { Text "C:/Users/bilal/Documents/Embedded/AESproject/synthesis/AESproject.vhd" 484 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1583019042543 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram AESproject_onchip_memory:onchip_memory\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"AESproject_onchip_memory:onchip_memory\|altsyncram:the_altsyncram\"" {  } { { "AESproject/synthesis/submodules/AESproject_onchip_memory.v" "the_altsyncram" { Text "C:/Users/bilal/Documents/Embedded/AESproject/synthesis/submodules/AESproject_onchip_memory.v" 69 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1583019042582 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "AESproject_onchip_memory:onchip_memory\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"AESproject_onchip_memory:onchip_memory\|altsyncram:the_altsyncram\"" {  } { { "AESproject/synthesis/submodules/AESproject_onchip_memory.v" "" { Text "C:/Users/bilal/Documents/Embedded/AESproject/synthesis/submodules/AESproject_onchip_memory.v" 69 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1583019042611 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "AESproject_onchip_memory:onchip_memory\|altsyncram:the_altsyncram " "Instantiated megafunction \"AESproject_onchip_memory:onchip_memory\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 8 " "Parameter \"byte_size\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1583019042612 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file AESproject_onchip_memory.hex " "Parameter \"init_file\" = \"AESproject_onchip_memory.hex\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1583019042612 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1583019042612 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 25000 " "Parameter \"maximum_depth\" = \"25000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1583019042612 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 25000 " "Parameter \"numwords_a\" = \"25000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1583019042612 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1583019042612 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1583019042612 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1583019042612 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1583019042612 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a DONT_CARE " "Parameter \"read_during_write_mode_port_a\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1583019042612 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1583019042612 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 4 " "Parameter \"width_byteena_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1583019042612 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 15 " "Parameter \"widthad_a\" = \"15\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1583019042612 ""}  } { { "AESproject/synthesis/submodules/AESproject_onchip_memory.v" "" { Text "C:/Users/bilal/Documents/Embedded/AESproject/synthesis/submodules/AESproject_onchip_memory.v" 69 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1583019042612 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_ain1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_ain1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_ain1 " "Found entity 1: altsyncram_ain1" {  } { { "db/altsyncram_ain1.tdf" "" { Text "C:/Users/bilal/Documents/Embedded/db/altsyncram_ain1.tdf" 31 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1583019042736 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1583019042736 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_ain1 AESproject_onchip_memory:onchip_memory\|altsyncram:the_altsyncram\|altsyncram_ain1:auto_generated " "Elaborating entity \"altsyncram_ain1\" for hierarchy \"AESproject_onchip_memory:onchip_memory\|altsyncram:the_altsyncram\|altsyncram_ain1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1583019042743 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_8la.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_8la.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_8la " "Found entity 1: decode_8la" {  } { { "db/decode_8la.tdf" "" { Text "C:/Users/bilal/Documents/Embedded/db/decode_8la.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1583019043959 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1583019043959 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_8la AESproject_onchip_memory:onchip_memory\|altsyncram:the_altsyncram\|altsyncram_ain1:auto_generated\|decode_8la:decode3 " "Elaborating entity \"decode_8la\" for hierarchy \"AESproject_onchip_memory:onchip_memory\|altsyncram:the_altsyncram\|altsyncram_ain1:auto_generated\|decode_8la:decode3\"" {  } { { "db/altsyncram_ain1.tdf" "decode3" { Text "C:/Users/bilal/Documents/Embedded/db/altsyncram_ain1.tdf" 43 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1583019043965 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_5hb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_5hb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_5hb " "Found entity 1: mux_5hb" {  } { { "db/mux_5hb.tdf" "" { Text "C:/Users/bilal/Documents/Embedded/db/mux_5hb.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1583019044068 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1583019044068 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_5hb AESproject_onchip_memory:onchip_memory\|altsyncram:the_altsyncram\|altsyncram_ain1:auto_generated\|mux_5hb:mux2 " "Elaborating entity \"mux_5hb\" for hierarchy \"AESproject_onchip_memory:onchip_memory\|altsyncram:the_altsyncram\|altsyncram_ain1:auto_generated\|mux_5hb:mux2\"" {  } { { "db/altsyncram_ain1.tdf" "mux2" { Text "C:/Users/bilal/Documents/Embedded/db/altsyncram_ain1.tdf" 44 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1583019044074 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "AESproject_sysid_qsys_0 AESproject_sysid_qsys_0:sysid_qsys_0 " "Elaborating entity \"AESproject_sysid_qsys_0\" for hierarchy \"AESproject_sysid_qsys_0:sysid_qsys_0\"" {  } { { "AESproject/synthesis/AESproject.vhd" "sysid_qsys_0" { Text "C:/Users/bilal/Documents/Embedded/AESproject/synthesis/AESproject.vhd" 499 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1583019044731 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "AESproject_timer_0 AESproject_timer_0:timer_0 " "Elaborating entity \"AESproject_timer_0\" for hierarchy \"AESproject_timer_0:timer_0\"" {  } { { "AESproject/synthesis/AESproject.vhd" "timer_0" { Text "C:/Users/bilal/Documents/Embedded/AESproject/synthesis/AESproject.vhd" 507 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1583019044760 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "AESproject_mm_interconnect_0 AESproject_mm_interconnect_0:mm_interconnect_0 " "Elaborating entity \"AESproject_mm_interconnect_0\" for hierarchy \"AESproject_mm_interconnect_0:mm_interconnect_0\"" {  } { { "AESproject/synthesis/AESproject.vhd" "mm_interconnect_0" { Text "C:/Users/bilal/Documents/Embedded/AESproject/synthesis/AESproject.vhd" 531 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1583019044813 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator AESproject_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:aes_accelerator_0_avalon_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"AESproject_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:aes_accelerator_0_avalon_master_translator\"" {  } { { "AESproject/synthesis/submodules/AESproject_mm_interconnect_0.v" "aes_accelerator_0_avalon_master_translator" { Text "C:/Users/bilal/Documents/Embedded/AESproject/synthesis/submodules/AESproject_mm_interconnect_0.v" 813 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1583019045342 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator AESproject_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:nios2_qsys_0_data_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"AESproject_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:nios2_qsys_0_data_master_translator\"" {  } { { "AESproject/synthesis/submodules/AESproject_mm_interconnect_0.v" "nios2_qsys_0_data_master_translator" { Text "C:/Users/bilal/Documents/Embedded/AESproject/synthesis/submodules/AESproject_mm_interconnect_0.v" 873 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1583019045376 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator AESproject_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:nios2_qsys_0_instruction_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"AESproject_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:nios2_qsys_0_instruction_master_translator\"" {  } { { "AESproject/synthesis/submodules/AESproject_mm_interconnect_0.v" "nios2_qsys_0_instruction_master_translator" { Text "C:/Users/bilal/Documents/Embedded/AESproject/synthesis/submodules/AESproject_mm_interconnect_0.v" 933 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1583019045408 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator AESproject_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:onchip_memory_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"AESproject_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:onchip_memory_s1_translator\"" {  } { { "AESproject/synthesis/submodules/AESproject_mm_interconnect_0.v" "onchip_memory_s1_translator" { Text "C:/Users/bilal/Documents/Embedded/AESproject/synthesis/submodules/AESproject_mm_interconnect_0.v" 997 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1583019045449 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator AESproject_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:aes_accelerator_0_avalon_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"AESproject_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:aes_accelerator_0_avalon_slave_translator\"" {  } { { "AESproject/synthesis/submodules/AESproject_mm_interconnect_0.v" "aes_accelerator_0_avalon_slave_translator" { Text "C:/Users/bilal/Documents/Embedded/AESproject/synthesis/submodules/AESproject_mm_interconnect_0.v" 1061 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1583019045652 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator AESproject_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:nios2_qsys_0_debug_mem_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"AESproject_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:nios2_qsys_0_debug_mem_slave_translator\"" {  } { { "AESproject/synthesis/submodules/AESproject_mm_interconnect_0.v" "nios2_qsys_0_debug_mem_slave_translator" { Text "C:/Users/bilal/Documents/Embedded/AESproject/synthesis/submodules/AESproject_mm_interconnect_0.v" 1125 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1583019045702 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator AESproject_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:epcs_epcs_control_port_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"AESproject_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:epcs_epcs_control_port_translator\"" {  } { { "AESproject/synthesis/submodules/AESproject_mm_interconnect_0.v" "epcs_epcs_control_port_translator" { Text "C:/Users/bilal/Documents/Embedded/AESproject/synthesis/submodules/AESproject_mm_interconnect_0.v" 1189 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1583019045751 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator AESproject_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"AESproject_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator\"" {  } { { "AESproject/synthesis/submodules/AESproject_mm_interconnect_0.v" "jtag_uart_0_avalon_jtag_slave_translator" { Text "C:/Users/bilal/Documents/Embedded/AESproject/synthesis/submodules/AESproject_mm_interconnect_0.v" 1253 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1583019045798 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator AESproject_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:sysid_qsys_0_control_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"AESproject_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:sysid_qsys_0_control_slave_translator\"" {  } { { "AESproject/synthesis/submodules/AESproject_mm_interconnect_0.v" "sysid_qsys_0_control_slave_translator" { Text "C:/Users/bilal/Documents/Embedded/AESproject/synthesis/submodules/AESproject_mm_interconnect_0.v" 1317 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1583019045840 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator AESproject_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:counter_0_control_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"AESproject_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:counter_0_control_slave_translator\"" {  } { { "AESproject/synthesis/submodules/AESproject_mm_interconnect_0.v" "counter_0_control_slave_translator" { Text "C:/Users/bilal/Documents/Embedded/AESproject/synthesis/submodules/AESproject_mm_interconnect_0.v" 1381 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1583019045878 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator AESproject_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:timer_0_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"AESproject_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:timer_0_s1_translator\"" {  } { { "AESproject/synthesis/submodules/AESproject_mm_interconnect_0.v" "timer_0_s1_translator" { Text "C:/Users/bilal/Documents/Embedded/AESproject/synthesis/submodules/AESproject_mm_interconnect_0.v" 1445 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1583019045915 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent AESproject_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:aes_accelerator_0_avalon_master_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"AESproject_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:aes_accelerator_0_avalon_master_agent\"" {  } { { "AESproject/synthesis/submodules/AESproject_mm_interconnect_0.v" "aes_accelerator_0_avalon_master_agent" { Text "C:/Users/bilal/Documents/Embedded/AESproject/synthesis/submodules/AESproject_mm_interconnect_0.v" 1590 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1583019045991 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent AESproject_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:nios2_qsys_0_data_master_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"AESproject_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:nios2_qsys_0_data_master_agent\"" {  } { { "AESproject/synthesis/submodules/AESproject_mm_interconnect_0.v" "nios2_qsys_0_data_master_agent" { Text "C:/Users/bilal/Documents/Embedded/AESproject/synthesis/submodules/AESproject_mm_interconnect_0.v" 1671 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1583019046032 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent AESproject_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:nios2_qsys_0_instruction_master_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"AESproject_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:nios2_qsys_0_instruction_master_agent\"" {  } { { "AESproject/synthesis/submodules/AESproject_mm_interconnect_0.v" "nios2_qsys_0_instruction_master_agent" { Text "C:/Users/bilal/Documents/Embedded/AESproject/synthesis/submodules/AESproject_mm_interconnect_0.v" 1752 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1583019046060 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_agent AESproject_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:onchip_memory_s1_agent " "Elaborating entity \"altera_merlin_slave_agent\" for hierarchy \"AESproject_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:onchip_memory_s1_agent\"" {  } { { "AESproject/synthesis/submodules/AESproject_mm_interconnect_0.v" "onchip_memory_s1_agent" { Text "C:/Users/bilal/Documents/Embedded/AESproject/synthesis/submodules/AESproject_mm_interconnect_0.v" 1836 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1583019046086 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_uncompressor AESproject_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:onchip_memory_s1_agent\|altera_merlin_burst_uncompressor:uncompressor " "Elaborating entity \"altera_merlin_burst_uncompressor\" for hierarchy \"AESproject_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:onchip_memory_s1_agent\|altera_merlin_burst_uncompressor:uncompressor\"" {  } { { "AESproject/synthesis/submodules/altera_merlin_slave_agent.sv" "uncompressor" { Text "C:/Users/bilal/Documents/Embedded/AESproject/synthesis/submodules/altera_merlin_slave_agent.sv" 608 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1583019046132 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo AESproject_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:onchip_memory_s1_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"AESproject_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:onchip_memory_s1_agent_rsp_fifo\"" {  } { { "AESproject/synthesis/submodules/AESproject_mm_interconnect_0.v" "onchip_memory_s1_agent_rsp_fifo" { Text "C:/Users/bilal/Documents/Embedded/AESproject/synthesis/submodules/AESproject_mm_interconnect_0.v" 1877 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1583019046170 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "AESproject_mm_interconnect_0_router AESproject_mm_interconnect_0:mm_interconnect_0\|AESproject_mm_interconnect_0_router:router " "Elaborating entity \"AESproject_mm_interconnect_0_router\" for hierarchy \"AESproject_mm_interconnect_0:mm_interconnect_0\|AESproject_mm_interconnect_0_router:router\"" {  } { { "AESproject/synthesis/submodules/AESproject_mm_interconnect_0.v" "router" { Text "C:/Users/bilal/Documents/Embedded/AESproject/synthesis/submodules/AESproject_mm_interconnect_0.v" 2893 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1583019046406 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "AESproject_mm_interconnect_0_router_default_decode AESproject_mm_interconnect_0:mm_interconnect_0\|AESproject_mm_interconnect_0_router:router\|AESproject_mm_interconnect_0_router_default_decode:the_default_decode " "Elaborating entity \"AESproject_mm_interconnect_0_router_default_decode\" for hierarchy \"AESproject_mm_interconnect_0:mm_interconnect_0\|AESproject_mm_interconnect_0_router:router\|AESproject_mm_interconnect_0_router_default_decode:the_default_decode\"" {  } { { "AESproject/synthesis/submodules/AESproject_mm_interconnect_0_router.sv" "the_default_decode" { Text "C:/Users/bilal/Documents/Embedded/AESproject/synthesis/submodules/AESproject_mm_interconnect_0_router.sv" 174 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1583019046450 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "AESproject_mm_interconnect_0_router_001 AESproject_mm_interconnect_0:mm_interconnect_0\|AESproject_mm_interconnect_0_router_001:router_001 " "Elaborating entity \"AESproject_mm_interconnect_0_router_001\" for hierarchy \"AESproject_mm_interconnect_0:mm_interconnect_0\|AESproject_mm_interconnect_0_router_001:router_001\"" {  } { { "AESproject/synthesis/submodules/AESproject_mm_interconnect_0.v" "router_001" { Text "C:/Users/bilal/Documents/Embedded/AESproject/synthesis/submodules/AESproject_mm_interconnect_0.v" 2909 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1583019046473 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "AESproject_mm_interconnect_0_router_001_default_decode AESproject_mm_interconnect_0:mm_interconnect_0\|AESproject_mm_interconnect_0_router_001:router_001\|AESproject_mm_interconnect_0_router_001_default_decode:the_default_decode " "Elaborating entity \"AESproject_mm_interconnect_0_router_001_default_decode\" for hierarchy \"AESproject_mm_interconnect_0:mm_interconnect_0\|AESproject_mm_interconnect_0_router_001:router_001\|AESproject_mm_interconnect_0_router_001_default_decode:the_default_decode\"" {  } { { "AESproject/synthesis/submodules/AESproject_mm_interconnect_0_router_001.sv" "the_default_decode" { Text "C:/Users/bilal/Documents/Embedded/AESproject/synthesis/submodules/AESproject_mm_interconnect_0_router_001.sv" 192 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1583019046523 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "AESproject_mm_interconnect_0_router_002 AESproject_mm_interconnect_0:mm_interconnect_0\|AESproject_mm_interconnect_0_router_002:router_002 " "Elaborating entity \"AESproject_mm_interconnect_0_router_002\" for hierarchy \"AESproject_mm_interconnect_0:mm_interconnect_0\|AESproject_mm_interconnect_0_router_002:router_002\"" {  } { { "AESproject/synthesis/submodules/AESproject_mm_interconnect_0.v" "router_002" { Text "C:/Users/bilal/Documents/Embedded/AESproject/synthesis/submodules/AESproject_mm_interconnect_0.v" 2925 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1583019046551 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "AESproject_mm_interconnect_0_router_002_default_decode AESproject_mm_interconnect_0:mm_interconnect_0\|AESproject_mm_interconnect_0_router_002:router_002\|AESproject_mm_interconnect_0_router_002_default_decode:the_default_decode " "Elaborating entity \"AESproject_mm_interconnect_0_router_002_default_decode\" for hierarchy \"AESproject_mm_interconnect_0:mm_interconnect_0\|AESproject_mm_interconnect_0_router_002:router_002\|AESproject_mm_interconnect_0_router_002_default_decode:the_default_decode\"" {  } { { "AESproject/synthesis/submodules/AESproject_mm_interconnect_0_router_002.sv" "the_default_decode" { Text "C:/Users/bilal/Documents/Embedded/AESproject/synthesis/submodules/AESproject_mm_interconnect_0_router_002.sv" 182 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1583019046615 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "AESproject_mm_interconnect_0_router_003 AESproject_mm_interconnect_0:mm_interconnect_0\|AESproject_mm_interconnect_0_router_003:router_003 " "Elaborating entity \"AESproject_mm_interconnect_0_router_003\" for hierarchy \"AESproject_mm_interconnect_0:mm_interconnect_0\|AESproject_mm_interconnect_0_router_003:router_003\"" {  } { { "AESproject/synthesis/submodules/AESproject_mm_interconnect_0.v" "router_003" { Text "C:/Users/bilal/Documents/Embedded/AESproject/synthesis/submodules/AESproject_mm_interconnect_0.v" 2941 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1583019046644 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "AESproject_mm_interconnect_0_router_003_default_decode AESproject_mm_interconnect_0:mm_interconnect_0\|AESproject_mm_interconnect_0_router_003:router_003\|AESproject_mm_interconnect_0_router_003_default_decode:the_default_decode " "Elaborating entity \"AESproject_mm_interconnect_0_router_003_default_decode\" for hierarchy \"AESproject_mm_interconnect_0:mm_interconnect_0\|AESproject_mm_interconnect_0_router_003:router_003\|AESproject_mm_interconnect_0_router_003_default_decode:the_default_decode\"" {  } { { "AESproject/synthesis/submodules/AESproject_mm_interconnect_0_router_003.sv" "the_default_decode" { Text "C:/Users/bilal/Documents/Embedded/AESproject/synthesis/submodules/AESproject_mm_interconnect_0_router_003.sv" 178 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1583019046680 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "AESproject_mm_interconnect_0_router_004 AESproject_mm_interconnect_0:mm_interconnect_0\|AESproject_mm_interconnect_0_router_004:router_004 " "Elaborating entity \"AESproject_mm_interconnect_0_router_004\" for hierarchy \"AESproject_mm_interconnect_0:mm_interconnect_0\|AESproject_mm_interconnect_0_router_004:router_004\"" {  } { { "AESproject/synthesis/submodules/AESproject_mm_interconnect_0.v" "router_004" { Text "C:/Users/bilal/Documents/Embedded/AESproject/synthesis/submodules/AESproject_mm_interconnect_0.v" 2957 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1583019046706 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "AESproject_mm_interconnect_0_router_004_default_decode AESproject_mm_interconnect_0:mm_interconnect_0\|AESproject_mm_interconnect_0_router_004:router_004\|AESproject_mm_interconnect_0_router_004_default_decode:the_default_decode " "Elaborating entity \"AESproject_mm_interconnect_0_router_004_default_decode\" for hierarchy \"AESproject_mm_interconnect_0:mm_interconnect_0\|AESproject_mm_interconnect_0_router_004:router_004\|AESproject_mm_interconnect_0_router_004_default_decode:the_default_decode\"" {  } { { "AESproject/synthesis/submodules/AESproject_mm_interconnect_0_router_004.sv" "the_default_decode" { Text "C:/Users/bilal/Documents/Embedded/AESproject/synthesis/submodules/AESproject_mm_interconnect_0_router_004.sv" 178 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1583019046741 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "AESproject_mm_interconnect_0_router_007 AESproject_mm_interconnect_0:mm_interconnect_0\|AESproject_mm_interconnect_0_router_007:router_007 " "Elaborating entity \"AESproject_mm_interconnect_0_router_007\" for hierarchy \"AESproject_mm_interconnect_0:mm_interconnect_0\|AESproject_mm_interconnect_0_router_007:router_007\"" {  } { { "AESproject/synthesis/submodules/AESproject_mm_interconnect_0.v" "router_007" { Text "C:/Users/bilal/Documents/Embedded/AESproject/synthesis/submodules/AESproject_mm_interconnect_0.v" 3005 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1583019046796 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "AESproject_mm_interconnect_0_router_007_default_decode AESproject_mm_interconnect_0:mm_interconnect_0\|AESproject_mm_interconnect_0_router_007:router_007\|AESproject_mm_interconnect_0_router_007_default_decode:the_default_decode " "Elaborating entity \"AESproject_mm_interconnect_0_router_007_default_decode\" for hierarchy \"AESproject_mm_interconnect_0:mm_interconnect_0\|AESproject_mm_interconnect_0_router_007:router_007\|AESproject_mm_interconnect_0_router_007_default_decode:the_default_decode\"" {  } { { "AESproject/synthesis/submodules/AESproject_mm_interconnect_0_router_007.sv" "the_default_decode" { Text "C:/Users/bilal/Documents/Embedded/AESproject/synthesis/submodules/AESproject_mm_interconnect_0_router_007.sv" 173 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1583019046827 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_traffic_limiter AESproject_mm_interconnect_0:mm_interconnect_0\|altera_merlin_traffic_limiter:nios2_qsys_0_instruction_master_limiter " "Elaborating entity \"altera_merlin_traffic_limiter\" for hierarchy \"AESproject_mm_interconnect_0:mm_interconnect_0\|altera_merlin_traffic_limiter:nios2_qsys_0_instruction_master_limiter\"" {  } { { "AESproject/synthesis/submodules/AESproject_mm_interconnect_0.v" "nios2_qsys_0_instruction_master_limiter" { Text "C:/Users/bilal/Documents/Embedded/AESproject/synthesis/submodules/AESproject_mm_interconnect_0.v" 3119 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1583019047030 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "AESproject_mm_interconnect_0_cmd_demux AESproject_mm_interconnect_0:mm_interconnect_0\|AESproject_mm_interconnect_0_cmd_demux:cmd_demux " "Elaborating entity \"AESproject_mm_interconnect_0_cmd_demux\" for hierarchy \"AESproject_mm_interconnect_0:mm_interconnect_0\|AESproject_mm_interconnect_0_cmd_demux:cmd_demux\"" {  } { { "AESproject/synthesis/submodules/AESproject_mm_interconnect_0.v" "cmd_demux" { Text "C:/Users/bilal/Documents/Embedded/AESproject/synthesis/submodules/AESproject_mm_interconnect_0.v" 3136 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1583019047069 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "AESproject_mm_interconnect_0_cmd_demux_001 AESproject_mm_interconnect_0:mm_interconnect_0\|AESproject_mm_interconnect_0_cmd_demux_001:cmd_demux_001 " "Elaborating entity \"AESproject_mm_interconnect_0_cmd_demux_001\" for hierarchy \"AESproject_mm_interconnect_0:mm_interconnect_0\|AESproject_mm_interconnect_0_cmd_demux_001:cmd_demux_001\"" {  } { { "AESproject/synthesis/submodules/AESproject_mm_interconnect_0.v" "cmd_demux_001" { Text "C:/Users/bilal/Documents/Embedded/AESproject/synthesis/submodules/AESproject_mm_interconnect_0.v" 3201 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1583019047107 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "AESproject_mm_interconnect_0_cmd_demux_002 AESproject_mm_interconnect_0:mm_interconnect_0\|AESproject_mm_interconnect_0_cmd_demux_002:cmd_demux_002 " "Elaborating entity \"AESproject_mm_interconnect_0_cmd_demux_002\" for hierarchy \"AESproject_mm_interconnect_0:mm_interconnect_0\|AESproject_mm_interconnect_0_cmd_demux_002:cmd_demux_002\"" {  } { { "AESproject/synthesis/submodules/AESproject_mm_interconnect_0.v" "cmd_demux_002" { Text "C:/Users/bilal/Documents/Embedded/AESproject/synthesis/submodules/AESproject_mm_interconnect_0.v" 3236 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1583019047148 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "AESproject_mm_interconnect_0_cmd_mux AESproject_mm_interconnect_0:mm_interconnect_0\|AESproject_mm_interconnect_0_cmd_mux:cmd_mux " "Elaborating entity \"AESproject_mm_interconnect_0_cmd_mux\" for hierarchy \"AESproject_mm_interconnect_0:mm_interconnect_0\|AESproject_mm_interconnect_0_cmd_mux:cmd_mux\"" {  } { { "AESproject/synthesis/submodules/AESproject_mm_interconnect_0.v" "cmd_mux" { Text "C:/Users/bilal/Documents/Embedded/AESproject/synthesis/submodules/AESproject_mm_interconnect_0.v" 3265 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1583019047182 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator AESproject_mm_interconnect_0:mm_interconnect_0\|AESproject_mm_interconnect_0_cmd_mux:cmd_mux\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"AESproject_mm_interconnect_0:mm_interconnect_0\|AESproject_mm_interconnect_0_cmd_mux:cmd_mux\|altera_merlin_arbitrator:arb\"" {  } { { "AESproject/synthesis/submodules/AESproject_mm_interconnect_0_cmd_mux.sv" "arb" { Text "C:/Users/bilal/Documents/Embedded/AESproject/synthesis/submodules/AESproject_mm_interconnect_0_cmd_mux.sv" 301 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1583019047228 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder AESproject_mm_interconnect_0:mm_interconnect_0\|AESproject_mm_interconnect_0_cmd_mux:cmd_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"AESproject_mm_interconnect_0:mm_interconnect_0\|AESproject_mm_interconnect_0_cmd_mux:cmd_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "AESproject/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "C:/Users/bilal/Documents/Embedded/AESproject/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1583019047251 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "AESproject_mm_interconnect_0_cmd_mux_001 AESproject_mm_interconnect_0:mm_interconnect_0\|AESproject_mm_interconnect_0_cmd_mux_001:cmd_mux_001 " "Elaborating entity \"AESproject_mm_interconnect_0_cmd_mux_001\" for hierarchy \"AESproject_mm_interconnect_0:mm_interconnect_0\|AESproject_mm_interconnect_0_cmd_mux_001:cmd_mux_001\"" {  } { { "AESproject/synthesis/submodules/AESproject_mm_interconnect_0.v" "cmd_mux_001" { Text "C:/Users/bilal/Documents/Embedded/AESproject/synthesis/submodules/AESproject_mm_interconnect_0.v" 3288 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1583019047273 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator AESproject_mm_interconnect_0:mm_interconnect_0\|AESproject_mm_interconnect_0_cmd_mux_001:cmd_mux_001\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"AESproject_mm_interconnect_0:mm_interconnect_0\|AESproject_mm_interconnect_0_cmd_mux_001:cmd_mux_001\|altera_merlin_arbitrator:arb\"" {  } { { "AESproject/synthesis/submodules/AESproject_mm_interconnect_0_cmd_mux_001.sv" "arb" { Text "C:/Users/bilal/Documents/Embedded/AESproject/synthesis/submodules/AESproject_mm_interconnect_0_cmd_mux_001.sv" 287 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1583019047316 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder AESproject_mm_interconnect_0:mm_interconnect_0\|AESproject_mm_interconnect_0_cmd_mux_001:cmd_mux_001\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"AESproject_mm_interconnect_0:mm_interconnect_0\|AESproject_mm_interconnect_0_cmd_mux_001:cmd_mux_001\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "AESproject/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "C:/Users/bilal/Documents/Embedded/AESproject/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1583019047342 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "AESproject_mm_interconnect_0_cmd_mux_004 AESproject_mm_interconnect_0:mm_interconnect_0\|AESproject_mm_interconnect_0_cmd_mux_004:cmd_mux_004 " "Elaborating entity \"AESproject_mm_interconnect_0_cmd_mux_004\" for hierarchy \"AESproject_mm_interconnect_0:mm_interconnect_0\|AESproject_mm_interconnect_0_cmd_mux_004:cmd_mux_004\"" {  } { { "AESproject/synthesis/submodules/AESproject_mm_interconnect_0.v" "cmd_mux_004" { Text "C:/Users/bilal/Documents/Embedded/AESproject/synthesis/submodules/AESproject_mm_interconnect_0.v" 3351 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1583019047400 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "AESproject_mm_interconnect_0_rsp_demux AESproject_mm_interconnect_0:mm_interconnect_0\|AESproject_mm_interconnect_0_rsp_demux:rsp_demux " "Elaborating entity \"AESproject_mm_interconnect_0_rsp_demux\" for hierarchy \"AESproject_mm_interconnect_0:mm_interconnect_0\|AESproject_mm_interconnect_0_rsp_demux:rsp_demux\"" {  } { { "AESproject/synthesis/submodules/AESproject_mm_interconnect_0.v" "rsp_demux" { Text "C:/Users/bilal/Documents/Embedded/AESproject/synthesis/submodules/AESproject_mm_interconnect_0.v" 3448 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1583019047461 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "AESproject_mm_interconnect_0_rsp_demux_001 AESproject_mm_interconnect_0:mm_interconnect_0\|AESproject_mm_interconnect_0_rsp_demux_001:rsp_demux_001 " "Elaborating entity \"AESproject_mm_interconnect_0_rsp_demux_001\" for hierarchy \"AESproject_mm_interconnect_0:mm_interconnect_0\|AESproject_mm_interconnect_0_rsp_demux_001:rsp_demux_001\"" {  } { { "AESproject/synthesis/submodules/AESproject_mm_interconnect_0.v" "rsp_demux_001" { Text "C:/Users/bilal/Documents/Embedded/AESproject/synthesis/submodules/AESproject_mm_interconnect_0.v" 3471 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1583019047497 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "AESproject_mm_interconnect_0_rsp_mux AESproject_mm_interconnect_0:mm_interconnect_0\|AESproject_mm_interconnect_0_rsp_mux:rsp_mux " "Elaborating entity \"AESproject_mm_interconnect_0_rsp_mux\" for hierarchy \"AESproject_mm_interconnect_0:mm_interconnect_0\|AESproject_mm_interconnect_0_rsp_mux:rsp_mux\"" {  } { { "AESproject/synthesis/submodules/AESproject_mm_interconnect_0.v" "rsp_mux" { Text "C:/Users/bilal/Documents/Embedded/AESproject/synthesis/submodules/AESproject_mm_interconnect_0.v" 3619 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1583019047576 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "AESproject_mm_interconnect_0_rsp_mux_001 AESproject_mm_interconnect_0:mm_interconnect_0\|AESproject_mm_interconnect_0_rsp_mux_001:rsp_mux_001 " "Elaborating entity \"AESproject_mm_interconnect_0_rsp_mux_001\" for hierarchy \"AESproject_mm_interconnect_0:mm_interconnect_0\|AESproject_mm_interconnect_0_rsp_mux_001:rsp_mux_001\"" {  } { { "AESproject/synthesis/submodules/AESproject_mm_interconnect_0.v" "rsp_mux_001" { Text "C:/Users/bilal/Documents/Embedded/AESproject/synthesis/submodules/AESproject_mm_interconnect_0.v" 3684 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1583019047607 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator AESproject_mm_interconnect_0:mm_interconnect_0\|AESproject_mm_interconnect_0_rsp_mux_001:rsp_mux_001\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"AESproject_mm_interconnect_0:mm_interconnect_0\|AESproject_mm_interconnect_0_rsp_mux_001:rsp_mux_001\|altera_merlin_arbitrator:arb\"" {  } { { "AESproject/synthesis/submodules/AESproject_mm_interconnect_0_rsp_mux_001.sv" "arb" { Text "C:/Users/bilal/Documents/Embedded/AESproject/synthesis/submodules/AESproject_mm_interconnect_0_rsp_mux_001.sv" 422 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1583019047704 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder AESproject_mm_interconnect_0:mm_interconnect_0\|AESproject_mm_interconnect_0_rsp_mux_001:rsp_mux_001\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"AESproject_mm_interconnect_0:mm_interconnect_0\|AESproject_mm_interconnect_0_rsp_mux_001:rsp_mux_001\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "AESproject/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "C:/Users/bilal/Documents/Embedded/AESproject/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1583019047726 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "AESproject_mm_interconnect_0_rsp_mux_002 AESproject_mm_interconnect_0:mm_interconnect_0\|AESproject_mm_interconnect_0_rsp_mux_002:rsp_mux_002 " "Elaborating entity \"AESproject_mm_interconnect_0_rsp_mux_002\" for hierarchy \"AESproject_mm_interconnect_0:mm_interconnect_0\|AESproject_mm_interconnect_0_rsp_mux_002:rsp_mux_002\"" {  } { { "AESproject/synthesis/submodules/AESproject_mm_interconnect_0.v" "rsp_mux_002" { Text "C:/Users/bilal/Documents/Embedded/AESproject/synthesis/submodules/AESproject_mm_interconnect_0.v" 3719 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1583019047754 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator AESproject_mm_interconnect_0:mm_interconnect_0\|AESproject_mm_interconnect_0_rsp_mux_002:rsp_mux_002\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"AESproject_mm_interconnect_0:mm_interconnect_0\|AESproject_mm_interconnect_0_rsp_mux_002:rsp_mux_002\|altera_merlin_arbitrator:arb\"" {  } { { "AESproject/synthesis/submodules/AESproject_mm_interconnect_0_rsp_mux_002.sv" "arb" { Text "C:/Users/bilal/Documents/Embedded/AESproject/synthesis/submodules/AESproject_mm_interconnect_0_rsp_mux_002.sv" 342 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1583019047812 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder AESproject_mm_interconnect_0:mm_interconnect_0\|AESproject_mm_interconnect_0_rsp_mux_002:rsp_mux_002\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"AESproject_mm_interconnect_0:mm_interconnect_0\|AESproject_mm_interconnect_0_rsp_mux_002:rsp_mux_002\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "AESproject/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "C:/Users/bilal/Documents/Embedded/AESproject/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1583019047833 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "AESproject_mm_interconnect_0_avalon_st_adapter AESproject_mm_interconnect_0:mm_interconnect_0\|AESproject_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter " "Elaborating entity \"AESproject_mm_interconnect_0_avalon_st_adapter\" for hierarchy \"AESproject_mm_interconnect_0:mm_interconnect_0\|AESproject_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\"" {  } { { "AESproject/synthesis/submodules/AESproject_mm_interconnect_0.v" "avalon_st_adapter" { Text "C:/Users/bilal/Documents/Embedded/AESproject/synthesis/submodules/AESproject_mm_interconnect_0.v" 3748 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1583019047871 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "AESproject_mm_interconnect_0_avalon_st_adapter_error_adapter_0 AESproject_mm_interconnect_0:mm_interconnect_0\|AESproject_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\|AESproject_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0 " "Elaborating entity \"AESproject_mm_interconnect_0_avalon_st_adapter_error_adapter_0\" for hierarchy \"AESproject_mm_interconnect_0:mm_interconnect_0\|AESproject_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\|AESproject_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0\"" {  } { { "AESproject/synthesis/submodules/AESproject_mm_interconnect_0_avalon_st_adapter.v" "error_adapter_0" { Text "C:/Users/bilal/Documents/Embedded/AESproject/synthesis/submodules/AESproject_mm_interconnect_0_avalon_st_adapter.v" 200 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1583019047896 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "AESproject_irq_mapper AESproject_irq_mapper:irq_mapper " "Elaborating entity \"AESproject_irq_mapper\" for hierarchy \"AESproject_irq_mapper:irq_mapper\"" {  } { { "AESproject/synthesis/AESproject.vhd" "irq_mapper" { Text "C:/Users/bilal/Documents/Embedded/AESproject/synthesis/AESproject.vhd" 608 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1583019048016 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_controller altera_reset_controller:rst_controller " "Elaborating entity \"altera_reset_controller\" for hierarchy \"altera_reset_controller:rst_controller\"" {  } { { "AESproject/synthesis/AESproject.vhd" "rst_controller" { Text "C:/Users/bilal/Documents/Embedded/AESproject/synthesis/AESproject.vhd" 619 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1583019048112 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1\"" {  } { { "AESproject/synthesis/submodules/altera_reset_controller.v" "alt_rst_sync_uq1" { Text "C:/Users/bilal/Documents/Embedded/AESproject/synthesis/submodules/altera_reset_controller.v" 208 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1583019048137 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1\"" {  } { { "AESproject/synthesis/submodules/altera_reset_controller.v" "alt_rst_req_sync_uq1" { Text "C:/Users/bilal/Documents/Embedded/AESproject/synthesis/submodules/altera_reset_controller.v" 220 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1583019048160 ""}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "jdo the_AESproject_nios2_qsys_0_cpu_nios2_oci_itrace 38 16 " "Port \"jdo\" on the entity instantiation of \"the_AESproject_nios2_qsys_0_cpu_nios2_oci_itrace\" is connected to a signal of width 38. The formal width of the signal in the module is 16.  The extra bits will be ignored." {  } { { "AESproject/synthesis/submodules/AESproject_nios2_qsys_0_cpu.v" "the_AESproject_nios2_qsys_0_cpu_nios2_oci_itrace" { Text "C:/Users/bilal/Documents/Embedded/AESproject/synthesis/submodules/AESproject_nios2_qsys_0_cpu.v" 3013 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1583019050802 "|AESproject|AESproject_nios2_qsys_0:nios2_qsys_0|AESproject_nios2_qsys_0_cpu:cpu|AESproject_nios2_qsys_0_cpu_nios2_oci:the_AESproject_nios2_qsys_0_cpu_nios2_oci|AESproject_nios2_qsys_0_cpu_nios2_oci_itrace:the_AESproject_nios2_qsys_0_cpu_nios2_oci_itrace"}
{ "Info" "ISCI_START_SUPER_FABRIC_GEN" "alt_sld_fab " "Starting IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11170 "Starting IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1583019052116 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "2020.02.29.18:30:59 Progress: Loading sldade005bd/alt_sld_fab_wrapper_hw.tcl " "2020.02.29.18:30:59 Progress: Loading sldade005bd/alt_sld_fab_wrapper_hw.tcl" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1583019059422 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG " "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1583019064008 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH " "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1583019064291 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\" " "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1583019069401 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\" " "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1583019069614 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\" " "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1583019069862 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\" " "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1583019070146 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\" " "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1583019070167 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files " "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1583019070168 ""}
{ "Info" "ISCI_END_SUPER_FABRIC_GEN" "alt_sld_fab " "Finished IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11171 "Finished IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1583019070896 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldade005bd/alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sldade005bd/alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab " "Found entity 1: alt_sld_fab" {  } { { "db/ip/sldade005bd/alt_sld_fab.v" "" { Text "C:/Users/bilal/Documents/Embedded/db/ip/sldade005bd/alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1583019071261 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1583019071261 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldade005bd/submodules/alt_sld_fab_alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sldade005bd/submodules/alt_sld_fab_alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab " "Found entity 1: alt_sld_fab_alt_sld_fab" {  } { { "db/ip/sldade005bd/submodules/alt_sld_fab_alt_sld_fab.v" "" { Text "C:/Users/bilal/Documents/Embedded/db/ip/sldade005bd/submodules/alt_sld_fab_alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1583019071411 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1583019071411 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldade005bd/submodules/alt_sld_fab_alt_sld_fab_ident.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sldade005bd/submodules/alt_sld_fab_alt_sld_fab_ident.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_ident " "Found entity 1: alt_sld_fab_alt_sld_fab_ident" {  } { { "db/ip/sldade005bd/submodules/alt_sld_fab_alt_sld_fab_ident.sv" "" { Text "C:/Users/bilal/Documents/Embedded/db/ip/sldade005bd/submodules/alt_sld_fab_alt_sld_fab_ident.sv" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1583019071435 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1583019071435 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldade005bd/submodules/alt_sld_fab_alt_sld_fab_presplit.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sldade005bd/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_presplit " "Found entity 1: alt_sld_fab_alt_sld_fab_presplit" {  } { { "db/ip/sldade005bd/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" "" { Text "C:/Users/bilal/Documents/Embedded/db/ip/sldade005bd/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1583019071531 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1583019071531 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldade005bd/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd 2 1 " "Found 2 design units, including 1 entities, in source file db/ip/sldade005bd/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric-rtl " "Found design unit 1: alt_sld_fab_alt_sld_fab_sldfabric-rtl" {  } { { "db/ip/sldade005bd/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "C:/Users/bilal/Documents/Embedded/db/ip/sldade005bd/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 182 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1583019071666 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric " "Found entity 1: alt_sld_fab_alt_sld_fab_sldfabric" {  } { { "db/ip/sldade005bd/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "C:/Users/bilal/Documents/Embedded/db/ip/sldade005bd/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1583019071666 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1583019071666 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldade005bd/submodules/alt_sld_fab_alt_sld_fab_splitter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sldade005bd/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_splitter " "Found entity 1: alt_sld_fab_alt_sld_fab_splitter" {  } { { "db/ip/sldade005bd/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" "" { Text "C:/Users/bilal/Documents/Embedded/db/ip/sldade005bd/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1583019071784 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1583019071784 ""}
{ "Warning" "WSGN_USE_OPENCORE_PLUS" "" "Intel FPGA IP Evaluation Mode feature is turned on for the following cores" { { "Warning" "WSGN_FOUND_OCP_CORE" "Nios II Processor (6AF7_00A2) " "\"Nios II Processor (6AF7_00A2)\" will use the Intel FPGA IP Evaluation Mode feature" {  } {  } 0 12190 "\"%1!s!\" will use the Intel FPGA IP Evaluation Mode feature" 0 0 "Design Software" 0 -1 1583019085132 ""}  } {  } 0 12188 "Intel FPGA IP Evaluation Mode feature is turned on for the following cores" 0 0 "Analysis & Synthesis" 0 -1 1583019085132 ""}
{ "Warning" "WSCI_OPENCORE_USER_MSG_ROOT" "" "Messages from megafunction that supports Intel FPGA IP Evaluation Mode feature" { { "Warning" "WSCI_OPENCORE_USER_MSG_CORE_ROOT" "Nios II Processor " "Messages from megafunction that supports Intel FPGA IP Evaluation Mode feature Nios II Processor" { { "Warning" "WSCI_OPENCORE_USER_MSG_SUB" "The reset input will be asserted when the evaluation time expires " "The reset input will be asserted when the evaluation time expires" {  } {  } 0 265074 "%1!s!" 0 0 "Design Software" 0 -1 1583019085227 ""}  } {  } 0 265073 "Messages from megafunction that supports Intel FPGA IP Evaluation Mode feature %1!s!" 0 0 "Design Software" 0 -1 1583019085227 ""}  } {  } 0 265072 "Messages from megafunction that supports Intel FPGA IP Evaluation Mode feature" 0 0 "Analysis & Synthesis" 0 -1 1583019085227 ""}
{ "Warning" "WSCI_OPENCORE_HARD_TIMEOUT_INFO" "1 hour " "Megafunction that supports Intel FPGA IP Evaluation Mode feature will stop functioning in 1 hour after device is programmed" {  } {  } 0 265069 "Megafunction that supports Intel FPGA IP Evaluation Mode feature will stop functioning in %1!s! after device is programmed" 0 0 "Analysis & Synthesis" 0 -1 1583019085227 ""}
{ "Info" "ISCI_OPENCORE_SOFT_TIMEOUT_INF_INFO" "" "Evaluation period of megafunction that supports Intel FPGA IP Evaluation Mode feature can be extended indefinitely by using tethered operation" {  } {  } 0 265071 "Evaluation period of megafunction that supports Intel FPGA IP Evaluation Mode feature can be extended indefinitely by using tethered operation" 0 0 "Analysis & Synthesis" 0 -1 1583019085227 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "3 " "3 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1583019085257 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "aes_accelerator:aes_accelerator_0\|inc_addr " "Latch aes_accelerator:aes_accelerator_0\|inc_addr has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA AESproject_mm_interconnect_0:mm_interconnect_0\|AESproject_mm_interconnect_0_cmd_mux_001:cmd_mux_001\|saved_grant\[0\] " "Ports D and ENA on the latch are fed by the same signal AESproject_mm_interconnect_0:mm_interconnect_0\|AESproject_mm_interconnect_0_cmd_mux_001:cmd_mux_001\|saved_grant\[0\]" {  } { { "AESproject/synthesis/submodules/AESproject_mm_interconnect_0_cmd_mux_001.sv" "" { Text "C:/Users/bilal/Documents/Embedded/AESproject/synthesis/submodules/AESproject_mm_interconnect_0_cmd_mux_001.sv" 245 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1583019085552 ""}  } { { "AESproject/synthesis/submodules/aes_accelerator.vhd" "" { Text "C:/Users/bilal/Documents/Embedded/AESproject/synthesis/submodules/aes_accelerator.vhd" 47 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1583019085552 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "Top " "Timing-Driven Synthesis is running on partition \"Top\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1583019091427 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "201 " "201 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1583019103352 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "pzdyqx:nabboc " "Timing-Driven Synthesis is running on partition \"pzdyqx:nabboc\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1583019103833 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "sld_hub:auto_hub " "Timing-Driven Synthesis is running on partition \"sld_hub:auto_hub\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1583019104415 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/bilal/Documents/Embedded/output_files/AESproject.map.smsg " "Generated suppressed messages file C:/Users/bilal/Documents/Embedded/output_files/AESproject.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1583019105767 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "10 0 0 0 0 " "Adding 10 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1583019110486 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1583019110486 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "6827 " "Implemented 6827 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "5 " "Implemented 5 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1583019111429 ""} { "Info" "ICUT_CUT_TM_OPINS" "1 " "Implemented 1 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1583019111429 ""} { "Info" "ICUT_CUT_TM_LCELLS" "6496 " "Implemented 6496 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1583019111429 ""} { "Info" "ICUT_CUT_TM_RAMS" "320 " "Implemented 320 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1583019111429 ""} { "Info" "ICUT_CUT_TM_DSP_ELEM" "3 " "Implemented 3 DSP elements" {  } {  } 0 21062 "Implemented %1!d! DSP elements" 0 0 "Design Software" 0 -1 1583019111429 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1583019111429 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 25 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 25 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5080 " "Peak virtual memory: 5080 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1583019111547 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Feb 29 18:31:51 2020 " "Processing ended: Sat Feb 29 18:31:51 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1583019111547 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:01:46 " "Elapsed time: 00:01:46" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1583019111547 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:02:13 " "Total CPU time (on all processors): 00:02:13" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1583019111547 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1583019111547 ""}
