
reading lef ...

units:       1000
#layers:     13
#macros:     442
#vias:       25
#viarulegen: 25

reading def ...
defIn read 10000 components
defIn read 20000 components
defIn read 30000 components
defIn read 40000 components
defIn read 50000 components
defIn read 60000 components
defIn read 10000 nets

design:      picorv32a
die area:    ( 0 0 ) ( 671700 682420 )
trackPts:    12
defvias:     4
#components: 60898
#terminals:  427
#snets:      2
#nets:       17118

reading guide ...
guideIn read 100000 guides

#guides:     129710
Warning: met2 does not have viaDef align with layer direction, generating new viaDef via2_FR...
Warning: met4 does not have viaDef align with layer direction, generating new viaDef via4_FR...
done initConstraintLayerIdx
List of default vias:
  Layer mcon
    default via: L1M1_PR_MR
  Layer via
    default via: M1M2_PR
  Layer via2
    default via: via2_FR
  Layer via3
    default via: M3M4_PR_M
  Layer via4
    default via: via4_FR
Writing reference output def...

libcell analysis ...

instance analysis ...
  complete 10000 instances
  complete 20000 instances
  complete 30000 instances
  complete 40000 instances
  complete 50000 instances
  complete 60000 instances
#unique instances = 300

init region query ...
  complete 10000 insts
  complete 20000 insts
  complete 30000 insts
  complete 40000 insts
  complete 50000 insts
  complete 60000 insts
  complete FR_MASTERSLICE
  complete FR_VIA
  complete li1
  complete mcon
  complete met1
  complete via
  complete met2
  complete via2
  complete met3
  complete via3
  complete met4
  complete via4
  complete met5

FR_MASTERSLICE shape region query size = 0
FR_VIA shape region query size = 0
li1 shape region query size = 700292
mcon shape region query size = 703826
met1 shape region query size = 151492
via shape region query size = 4376
met2 shape region query size = 2431
via2 shape region query size = 4376
met3 shape region query size = 2354
via3 shape region query size = 4376
met4 shape region query size = 1153
via4 shape region query size = 41
met5 shape region query size = 59


start pin access
  complete 100 pins
  complete 200 pins
  complete 300 pins
  complete 400 pins
  complete 500 pins
  complete 600 pins
  complete 700 pins
  complete 800 pins
  complete 900 pins
  complete 1000 pins
  complete 1174 pins
  complete 100 unique inst patterns
  complete 200 unique inst patterns
  complete 294 unique inst patterns
  complete 1000 groups
  complete 2000 groups
  complete 3000 groups
  complete 4000 groups
  complete 5000 groups
  complete 6000 groups
  complete 7000 groups
  complete 8000 groups
  complete 9000 groups
  complete 10000 groups
  complete 16615 groups
Expt1 runtime (pin-level access point gen): 1.69514
Expt2 runtime (design-level access pattern gen): 0.579622
#scanned instances     = 60898
#unique  instances     = 300
#stdCellGenAp          = 6818
#stdCellValidPlanarAp  = 54
#stdCellValidViaAp     = 5132
#stdCellPinNoAp        = 0
#stdCellPinCnt         = 60931
#instTermValidViaApCnt = 0
#macroGenAp            = 0
#macroValidPlanarAp    = 0
#macroValidViaAp       = 0
#macroNoAp             = 0

complete pin access
cpu time = 00:00:08, elapsed time = 00:00:02, memory = 141.66 (MB), peak = 156.13 (MB)

post process guides ...
GCELLGRID X 0 DO 98 STEP 6900 ;
GCELLGRID Y 0 DO 97 STEP 6900 ;
  complete 10000 orig guides
  complete 20000 orig guides
  complete 30000 orig guides
  complete 40000 orig guides
  complete 50000 orig guides
  complete 60000 orig guides
  complete 70000 orig guides
  complete 80000 orig guides
  complete 90000 orig guides
  complete 100000 orig guides
  complete FR_MASTERSLICE
  complete FR_VIA
  complete li1
  complete mcon
  complete met1
  complete via
  complete met2
  complete via2
  complete met3
  complete via3
  complete met4
  complete via4
  complete met5
  complete 10000 nets

building cmap ... 

init guide query ...
  complete 10000 nets (guide)
  complete FR_MASTERSLICE (guide)
  complete FR_VIA (guide)
  complete li1 (guide)
  complete mcon (guide)
  complete met1 (guide)
  complete via (guide)
  complete met2 (guide)
  complete via2 (guide)
  complete met3 (guide)
  complete via3 (guide)
  complete met4 (guide)
  complete via4 (guide)
  complete met5 (guide)

FR_MASTERSLICE guide region query size = 0
FR_VIA guide region query size = 0
li1 guide region query size = 48399
mcon guide region query size = 0
met1 guide region query size = 41161
via guide region query size = 0
met2 guide region query size = 22374
via2 guide region query size = 0
met3 guide region query size = 1150
via3 guide region query size = 0
met4 guide region query size = 199
via4 guide region query size = 0
met5 guide region query size = 1

init gr pin query ...


start track assignment
Done with 70972 vertical wires in 2 frboxes and 42312 horizontal wires in 2 frboxes.
Done with 10716 vertical wires in 2 frboxes and 16123 horizontal wires in 2 frboxes.

complete track assignment
cpu time = 00:00:13, elapsed time = 00:00:06, memory = 256.11 (MB), peak = 471.65 (MB)

post processing ...

start routing data preparation
initVia2ViaMinLen_minSpc li1 (d2d, d2u, u2d, u2u) = (0, 0, 0, 370)
initVia2ViaMinLen_minSpc met1 (d2d, d2u, u2d, u2u) = (430, 445, 445, 460)
initVia2ViaMinLen_minSpc met2 (d2d, d2u, u2d, u2u) = (460, 485, 485, 630)
initVia2ViaMinLen_minSpc met3 (d2d, d2u, u2d, u2u) = (630, 655, 655, 680)
initVia2ViaMinLen_minSpc met4 (d2d, d2u, u2d, u2u) = (630, 1055, 1055, 3020)
initVia2ViaMinLen_minSpc met5 (d2d, d2u, u2d, u2u) = (1480, 0, 0, 0)
initVia2ViaMinLen_minimumcut li1 (d2d, d2u, u2d, u2u) = (0, 0, 0, 370)
initVia2ViaMinLen_minimumcut li1 zerolen (b, b, b, b) = (1, 1, 1, 1)
initVia2ViaMinLen_minimumcut met1 (d2d, d2u, u2d, u2u) = (430, 445, 445, 460)
initVia2ViaMinLen_minimumcut met1 zerolen (b, b, b, b) = (1, 1, 1, 1)
initVia2ViaMinLen_minimumcut met2 (d2d, d2u, u2d, u2u) = (460, 485, 485, 630)
initVia2ViaMinLen_minimumcut met2 zerolen (b, b, b, b) = (1, 1, 1, 1)
initVia2ViaMinLen_minimumcut met3 (d2d, d2u, u2d, u2u) = (630, 655, 655, 680)
initVia2ViaMinLen_minimumcut met3 zerolen (b, b, b, b) = (1, 1, 1, 1)
initVia2ViaMinLen_minimumcut met4 (d2d, d2u, u2d, u2u) = (630, 1055, 1055, 3020)
initVia2ViaMinLen_minimumcut met4 zerolen (b, b, b, b) = (1, 1, 1, 1)
initVia2ViaMinLen_minimumcut met5 (d2d, d2u, u2d, u2u) = (1480, 0, 0, 0)
initVia2ViaMinLen_minimumcut met5 zerolen (b, b, b, b) = (1, 1, 1, 1)
initVia2ViaMinLenNew_minSpc li1 (d2d-x, d2d-y, d2u-x, d2u-y, u2d-x, u2d-y, u2u-x, u2u-y) = (0, 0, 0, 0, 0, 0, 430, 370)
initVia2ViaMinLenNew_minSpc met1 (d2d-x, d2d-y, d2u-x, d2u-y, u2d-x, u2d-y, u2u-x, u2u-y) = (430, 370, 445, 385, 445, 385, 460, 460)
initVia2ViaMinLenNew_minSpc met2 (d2d-x, d2d-y, d2u-x, d2u-y, u2d-x, u2d-y, u2u-x, u2u-y) = (460, 460, 410, 485, 410, 485, 630, 630)
initVia2ViaMinLenNew_minSpc met3 (d2d-x, d2d-y, d2u-x, d2u-y, u2d-x, u2d-y, u2u-x, u2u-y) = (630, 630, 655, 625, 655, 625, 680, 630)
initVia2ViaMinLenNew_minSpc met4 (d2d-x, d2d-y, d2u-x, d2u-y, u2d-x, u2d-y, u2u-x, u2u-y) = (680, 630, 1055, 1055, 1055, 1055, 3020, 3020)
initVia2ViaMinLenNew_minSpc met5 (d2d-x, d2d-y, d2u-x, d2u-y, u2d-x, u2d-y, u2u-x, u2u-y) = (1480, 1480, 0, 0, 0, 0, 0, 0)
initVia2ViaMinLenNew_minimumcut li1 (d2d-x, d2d-y, d2u-x, d2u-y, u2d-x, u2d-y, u2u-x, u2u-y) = (0, 0, 0, 0, 0, 0, 430, 370)
initVia2ViaMinLenNew_minimumcut met1 (d2d-x, d2d-y, d2u-x, d2u-y, u2d-x, u2d-y, u2u-x, u2u-y) = (430, 370, 445, 385, 445, 385, 460, 460)
initVia2ViaMinLenNew_minimumcut met2 (d2d-x, d2d-y, d2u-x, d2u-y, u2d-x, u2d-y, u2u-x, u2u-y) = (460, 460, 410, 485, 410, 485, 630, 630)
initVia2ViaMinLenNew_minimumcut met3 (d2d-x, d2d-y, d2u-x, d2u-y, u2d-x, u2d-y, u2u-x, u2u-y) = (630, 630, 655, 625, 655, 625, 680, 630)
initVia2ViaMinLenNew_minimumcut met4 (d2d-x, d2d-y, d2u-x, d2u-y, u2d-x, u2d-y, u2u-x, u2u-y) = (680, 630, 1055, 1055, 1055, 1055, 3020, 3020)
initVia2ViaMinLenNew_minimumcut met5 (d2d-x, d2d-y, d2u-x, d2u-y, u2d-x, u2d-y, u2u-x, u2u-y) = (1480, 1480, 0, 0, 0, 0, 0, 0)
initVia2ViaMinLenNew_cutSpc li1 (d2d-x, d2d-y, d2u-x, d2u-y, u2d-x, u2d-y, u2u-x, u2u-y) = (0, 0, 0, 0, 0, 0, 430, 370)
initVia2ViaMinLenNew_cutSpc met1 (d2d-x, d2d-y, d2u-x, d2u-y, u2d-x, u2d-y, u2u-x, u2u-y) = (430, 370, 445, 385, 445, 385, 460, 460)
initVia2ViaMinLenNew_cutSpc met2 (d2d-x, d2d-y, d2u-x, d2u-y, u2d-x, u2d-y, u2u-x, u2u-y) = (460, 460, 410, 485, 410, 485, 630, 630)
initVia2ViaMinLenNew_cutSpc met3 (d2d-x, d2d-y, d2u-x, d2u-y, u2d-x, u2d-y, u2u-x, u2u-y) = (630, 630, 655, 625, 655, 625, 680, 630)
initVia2ViaMinLenNew_cutSpc met4 (d2d-x, d2d-y, d2u-x, d2u-y, u2d-x, u2d-y, u2u-x, u2u-y) = (680, 630, 1055, 1055, 1055, 1055, 3020, 3020)
initVia2ViaMinLenNew_cutSpc met5 (d2d-x, d2d-y, d2u-x, d2u-y, u2d-x, u2d-y, u2u-x, u2u-y) = (1600, 1600, 0, 0, 0, 0, 0, 0)
cpu time = 00:00:00, elapsed time = 00:00:00, memory = 256.12 (MB), peak = 471.65 (MB)

start detail routing ...
start 0th optimization iteration ...
    completing 10% with 0 violations
    elapsed time = 00:00:08, memory = 383.25 (MB)
    completing 20% with 0 violations
    elapsed time = 00:00:18, memory = 397.97 (MB)
    completing 30% with 3732 violations
    elapsed time = 00:00:26, memory = 358.41 (MB)
    completing 40% with 3732 violations
    elapsed time = 00:00:41, memory = 397.25 (MB)
    completing 50% with 3732 violations
    elapsed time = 00:00:53, memory = 401.89 (MB)
    completing 60% with 7998 violations
    elapsed time = 00:01:06, memory = 390.40 (MB)
    completing 70% with 7998 violations
    elapsed time = 00:01:18, memory = 407.89 (MB)
    completing 80% with 11899 violations
    elapsed time = 00:01:31, memory = 421.87 (MB)
    completing 90% with 11899 violations
    elapsed time = 00:01:49, memory = 426.93 (MB)
    completing 100% with 16208 violations
    elapsed time = 00:02:00, memory = 376.13 (MB)
  number of violations = 18359
cpu time = 00:07:37, elapsed time = 00:02:01, memory = 774.71 (MB), peak = 774.94 (MB)
total wire length = 1027119 um
total wire length on LAYER li1 = 573 um
total wire length on LAYER met1 = 465567 um
total wire length on LAYER met2 = 440134 um
total wire length on LAYER met3 = 96227 um
total wire length on LAYER met4 = 24553 um
total wire length on LAYER met5 = 63 um
total number of vias = 140726
up-via summary (total 140726):

-------------------------
 FR_MASTERSLICE         0
            li1     61740
           met1     74551
           met2      3946
           met3       487
           met4         2
-------------------------
                   140726


start 1st optimization iteration ...
    completing 10% with 18359 violations
    elapsed time = 00:00:08, memory = 814.89 (MB)
    completing 20% with 18359 violations
    elapsed time = 00:00:22, memory = 828.79 (MB)
    completing 30% with 16075 violations
    elapsed time = 00:00:29, memory = 830.05 (MB)
    completing 40% with 16075 violations
    elapsed time = 00:00:45, memory = 830.12 (MB)
    completing 50% with 16075 violations
    elapsed time = 00:01:00, memory = 832.44 (MB)
    completing 60% with 13440 violations
    elapsed time = 00:01:10, memory = 832.44 (MB)
    completing 70% with 13440 violations
    elapsed time = 00:01:27, memory = 832.44 (MB)
    completing 80% with 11804 violations
    elapsed time = 00:01:37, memory = 832.48 (MB)
    completing 90% with 11804 violations
    elapsed time = 00:01:55, memory = 832.48 (MB)
    completing 100% with 9711 violations
    elapsed time = 00:02:10, memory = 832.71 (MB)
  number of violations = 9737
cpu time = 00:08:22, elapsed time = 00:02:11, memory = 832.71 (MB), peak = 832.71 (MB)
total wire length = 1022240 um
total wire length on LAYER li1 = 530 um
total wire length on LAYER met1 = 462329 um
total wire length on LAYER met2 = 436951 um
total wire length on LAYER met3 = 97725 um
total wire length on LAYER met4 = 24646 um
total wire length on LAYER met5 = 57 um
total number of vias = 140341
up-via summary (total 140341):

-------------------------
 FR_MASTERSLICE         0
            li1     61710
           met1     73998
           met2      4135
           met3       496
           met4         2
-------------------------
                   140341


start 2nd optimization iteration ...
    completing 10% with 9737 violations
    elapsed time = 00:00:07, memory = 832.71 (MB)
    completing 20% with 9737 violations
    elapsed time = 00:00:22, memory = 832.72 (MB)
    completing 30% with 9512 violations
    elapsed time = 00:00:30, memory = 679.66 (MB)
    completing 40% with 9512 violations
    elapsed time = 00:00:44, memory = 813.73 (MB)
    completing 50% with 9512 violations
    elapsed time = 00:00:58, memory = 825.41 (MB)
    completing 60% with 9247 violations
    elapsed time = 00:01:05, memory = 816.34 (MB)
    completing 70% with 9247 violations
    elapsed time = 00:01:24, memory = 827.42 (MB)
    completing 80% with 9013 violations
    elapsed time = 00:01:35, memory = 804.57 (MB)
    completing 90% with 9013 violations
    elapsed time = 00:01:51, memory = 825.97 (MB)
    completing 100% with 8581 violations
    elapsed time = 00:02:06, memory = 830.61 (MB)
  number of violations = 8596
cpu time = 00:08:03, elapsed time = 00:02:07, memory = 830.61 (MB), peak = 835.81 (MB)
total wire length = 1020093 um
total wire length on LAYER li1 = 558 um
total wire length on LAYER met1 = 461187 um
total wire length on LAYER met2 = 435671 um
total wire length on LAYER met3 = 98065 um
total wire length on LAYER met4 = 24553 um
total wire length on LAYER met5 = 57 um
total number of vias = 140190
up-via summary (total 140190):

-------------------------
 FR_MASTERSLICE         0
            li1     61743
           met1     73866
           met2      4110
           met3       469
           met4         2
-------------------------
                   140190


start 3rd optimization iteration ...
    completing 10% with 8596 violations
    elapsed time = 00:00:06, memory = 830.61 (MB)
    completing 20% with 8596 violations
    elapsed time = 00:00:14, memory = 830.75 (MB)
    completing 30% with 6839 violations
    elapsed time = 00:00:20, memory = 822.08 (MB)
    completing 40% with 6839 violations
    elapsed time = 00:00:32, memory = 840.90 (MB)
    completing 50% with 6839 violations
    elapsed time = 00:00:39, memory = 841.32 (MB)
    completing 60% with 4795 violations
    elapsed time = 00:00:48, memory = 816.90 (MB)
    completing 70% with 4795 violations
    elapsed time = 00:00:55, memory = 829.57 (MB)
    completing 80% with 2891 violations
    elapsed time = 00:01:04, memory = 818.68 (MB)
    completing 90% with 2891 violations
    elapsed time = 00:01:13, memory = 825.74 (MB)
    completing 100% with 995 violations
    elapsed time = 00:01:19, memory = 672.70 (MB)
  number of violations = 1005
cpu time = 00:04:53, elapsed time = 00:01:19, memory = 672.70 (MB), peak = 846.71 (MB)
total wire length = 1017060 um
total wire length on LAYER li1 = 492 um
total wire length on LAYER met1 = 423850 um
total wire length on LAYER met2 = 432663 um
total wire length on LAYER met3 = 132994 um
total wire length on LAYER met4 = 27001 um
total wire length on LAYER met5 = 57 um
total number of vias = 143735
up-via summary (total 143735):

-------------------------
 FR_MASTERSLICE         0
            li1     61655
           met1     73837
           met2      7552
           met3       689
           met4         2
-------------------------
                   143735


start 4th optimization iteration ...
    completing 10% with 1005 violations
    elapsed time = 00:00:01, memory = 807.01 (MB)
    completing 20% with 1005 violations
    elapsed time = 00:00:02, memory = 821.37 (MB)
    completing 30% with 767 violations
    elapsed time = 00:00:04, memory = 780.88 (MB)
    completing 40% with 767 violations
    elapsed time = 00:00:06, memory = 822.64 (MB)
    completing 50% with 767 violations
    elapsed time = 00:00:08, memory = 828.82 (MB)
    completing 60% with 472 violations
    elapsed time = 00:00:09, memory = 817.16 (MB)
    completing 70% with 472 violations
    elapsed time = 00:00:11, memory = 817.43 (MB)
    completing 80% with 245 violations
    elapsed time = 00:00:13, memory = 823.36 (MB)
    completing 90% with 245 violations
    elapsed time = 00:00:15, memory = 827.28 (MB)
    completing 100% with 27 violations
    elapsed time = 00:00:16, memory = 773.40 (MB)
  number of violations = 27
cpu time = 00:01:00, elapsed time = 00:00:16, memory = 773.40 (MB), peak = 846.71 (MB)
total wire length = 1016892 um
total wire length on LAYER li1 = 485 um
total wire length on LAYER met1 = 421807 um
total wire length on LAYER met2 = 432347 um
total wire length on LAYER met3 = 134949 um
total wire length on LAYER met4 = 27245 um
total wire length on LAYER met5 = 57 um
total number of vias = 143802
up-via summary (total 143802):

-------------------------
 FR_MASTERSLICE         0
            li1     61642
           met1     73786
           met2      7662
           met3       710
           met4         2
-------------------------
                   143802


start 5th optimization iteration ...
    completing 10% with 27 violations
    elapsed time = 00:00:00, memory = 786.55 (MB)
    completing 20% with 27 violations
    elapsed time = 00:00:01, memory = 787.32 (MB)
    completing 30% with 20 violations
    elapsed time = 00:00:01, memory = 787.32 (MB)
    completing 40% with 20 violations
    elapsed time = 00:00:01, memory = 787.37 (MB)
    completing 50% with 20 violations
    elapsed time = 00:00:02, memory = 787.37 (MB)
    completing 60% with 19 violations
    elapsed time = 00:00:02, memory = 804.38 (MB)
    completing 70% with 19 violations
    elapsed time = 00:00:03, memory = 813.66 (MB)
    completing 80% with 17 violations
    elapsed time = 00:00:03, memory = 813.66 (MB)
    completing 90% with 17 violations
    elapsed time = 00:00:04, memory = 813.66 (MB)
    completing 100% with 2 violations
    elapsed time = 00:00:05, memory = 813.66 (MB)
  number of violations = 2
cpu time = 00:00:20, elapsed time = 00:00:05, memory = 813.66 (MB), peak = 846.71 (MB)
total wire length = 1016888 um
total wire length on LAYER li1 = 485 um
total wire length on LAYER met1 = 421803 um
total wire length on LAYER met2 = 432357 um
total wire length on LAYER met3 = 134939 um
total wire length on LAYER met4 = 27245 um
total wire length on LAYER met5 = 57 um
total number of vias = 143796
up-via summary (total 143796):

-------------------------
 FR_MASTERSLICE         0
            li1     61642
           met1     73782
           met2      7660
           met3       710
           met4         2
-------------------------
                   143796


start 6th optimization iteration ...
    completing 10% with 2 violations
    elapsed time = 00:00:00, memory = 813.66 (MB)
    completing 20% with 2 violations
    elapsed time = 00:00:00, memory = 813.89 (MB)
    completing 30% with 2 violations
    elapsed time = 00:00:01, memory = 813.89 (MB)
    completing 40% with 2 violations
    elapsed time = 00:00:01, memory = 813.89 (MB)
    completing 50% with 2 violations
    elapsed time = 00:00:01, memory = 813.89 (MB)
    completing 60% with 2 violations
    elapsed time = 00:00:02, memory = 813.89 (MB)
    completing 70% with 2 violations
    elapsed time = 00:00:02, memory = 813.89 (MB)
    completing 80% with 2 violations
    elapsed time = 00:00:04, memory = 813.92 (MB)
    completing 90% with 2 violations
    elapsed time = 00:00:04, memory = 813.92 (MB)
    completing 100% with 2 violations
    elapsed time = 00:00:05, memory = 813.92 (MB)
  number of violations = 2
cpu time = 00:00:17, elapsed time = 00:00:05, memory = 813.92 (MB), peak = 846.71 (MB)
total wire length = 1016888 um
total wire length on LAYER li1 = 485 um
total wire length on LAYER met1 = 421803 um
total wire length on LAYER met2 = 432357 um
total wire length on LAYER met3 = 134939 um
total wire length on LAYER met4 = 27245 um
total wire length on LAYER met5 = 57 um
total number of vias = 143796
up-via summary (total 143796):

-------------------------
 FR_MASTERSLICE         0
            li1     61642
           met1     73782
           met2      7660
           met3       710
           met4         2
-------------------------
                   143796


start 7th optimization iteration ...
    completing 10% with 2 violations
    elapsed time = 00:00:00, memory = 813.92 (MB)
    completing 20% with 2 violations
    elapsed time = 00:00:00, memory = 813.92 (MB)
    completing 30% with 2 violations
    elapsed time = 00:00:01, memory = 813.92 (MB)
    completing 40% with 2 violations
    elapsed time = 00:00:01, memory = 813.92 (MB)
    completing 50% with 2 violations
    elapsed time = 00:00:02, memory = 813.92 (MB)
    completing 60% with 2 violations
    elapsed time = 00:00:02, memory = 813.92 (MB)
    completing 70% with 2 violations
    elapsed time = 00:00:03, memory = 813.92 (MB)
    completing 80% with 1 violations
    elapsed time = 00:00:04, memory = 813.92 (MB)
    completing 90% with 1 violations
    elapsed time = 00:00:04, memory = 813.92 (MB)
    completing 100% with 1 violations
    elapsed time = 00:00:04, memory = 813.92 (MB)
  number of violations = 1
cpu time = 00:00:18, elapsed time = 00:00:05, memory = 813.92 (MB), peak = 846.71 (MB)
total wire length = 1016888 um
total wire length on LAYER li1 = 485 um
total wire length on LAYER met1 = 421796 um
total wire length on LAYER met2 = 432363 um
total wire length on LAYER met3 = 134940 um
total wire length on LAYER met4 = 27245 um
total wire length on LAYER met5 = 57 um
total number of vias = 143800
up-via summary (total 143800):

-------------------------
 FR_MASTERSLICE         0
            li1     61642
           met1     73786
           met2      7660
           met3       710
           met4         2
-------------------------
                   143800


start 8th optimization iteration ...
    completing 10% with 1 violations
    elapsed time = 00:00:00, memory = 813.92 (MB)
    completing 20% with 1 violations
    elapsed time = 00:00:00, memory = 813.92 (MB)
    completing 30% with 1 violations
    elapsed time = 00:00:00, memory = 813.92 (MB)
    completing 40% with 1 violations
    elapsed time = 00:00:01, memory = 813.92 (MB)
    completing 50% with 1 violations
    elapsed time = 00:00:01, memory = 813.92 (MB)
    completing 60% with 1 violations
    elapsed time = 00:00:02, memory = 813.92 (MB)
    completing 70% with 1 violations
    elapsed time = 00:00:02, memory = 813.92 (MB)
    completing 80% with 0 violations
    elapsed time = 00:00:03, memory = 813.92 (MB)
    completing 90% with 0 violations
    elapsed time = 00:00:03, memory = 813.92 (MB)
    completing 100% with 0 violations
    elapsed time = 00:00:04, memory = 813.92 (MB)
  number of violations = 0
cpu time = 00:00:16, elapsed time = 00:00:04, memory = 813.92 (MB), peak = 846.71 (MB)
total wire length = 1016888 um
total wire length on LAYER li1 = 485 um
total wire length on LAYER met1 = 421800 um
total wire length on LAYER met2 = 432359 um
total wire length on LAYER met3 = 134940 um
total wire length on LAYER met4 = 27245 um
total wire length on LAYER met5 = 57 um
total number of vias = 143799
up-via summary (total 143799):

-------------------------
 FR_MASTERSLICE         0
            li1     61642
           met1     73785
           met2      7660
           met3       710
           met4         2
-------------------------
                   143799


start 17th optimization iteration ...
    completing 10% with 0 violations
    elapsed time = 00:00:00, memory = 813.92 (MB)
    completing 20% with 0 violations
    elapsed time = 00:00:00, memory = 813.92 (MB)
    completing 30% with 0 violations
    elapsed time = 00:00:01, memory = 813.92 (MB)
    completing 40% with 0 violations
    elapsed time = 00:00:01, memory = 813.92 (MB)
    completing 50% with 0 violations
    elapsed time = 00:00:02, memory = 813.92 (MB)
    completing 60% with 0 violations
    elapsed time = 00:00:02, memory = 813.92 (MB)
    completing 70% with 0 violations
    elapsed time = 00:00:02, memory = 813.92 (MB)
    completing 80% with 0 violations
    elapsed time = 00:00:03, memory = 813.92 (MB)
    completing 90% with 0 violations
    elapsed time = 00:00:03, memory = 813.92 (MB)
    completing 100% with 0 violations
    elapsed time = 00:00:04, memory = 813.92 (MB)
  number of violations = 0
cpu time = 00:00:16, elapsed time = 00:00:04, memory = 813.92 (MB), peak = 846.71 (MB)
total wire length = 1016888 um
total wire length on LAYER li1 = 485 um
total wire length on LAYER met1 = 421800 um
total wire length on LAYER met2 = 432359 um
total wire length on LAYER met3 = 134940 um
total wire length on LAYER met4 = 27245 um
total wire length on LAYER met5 = 57 um
total number of vias = 143799
up-via summary (total 143799):

-------------------------
 FR_MASTERSLICE         0
            li1     61642
           met1     73785
           met2      7660
           met3       710
           met4         2
-------------------------
                   143799


start 25th optimization iteration ...
    completing 10% with 0 violations
    elapsed time = 00:00:00, memory = 813.92 (MB)
    completing 20% with 0 violations
    elapsed time = 00:00:00, memory = 813.92 (MB)
    completing 30% with 0 violations
    elapsed time = 00:00:01, memory = 813.92 (MB)
    completing 40% with 0 violations
    elapsed time = 00:00:01, memory = 813.92 (MB)
    completing 50% with 0 violations
    elapsed time = 00:00:02, memory = 813.92 (MB)
    completing 60% with 0 violations
    elapsed time = 00:00:03, memory = 813.92 (MB)
    completing 70% with 0 violations
    elapsed time = 00:00:03, memory = 813.92 (MB)
    completing 80% with 0 violations
    elapsed time = 00:00:03, memory = 813.92 (MB)
    completing 90% with 0 violations
    elapsed time = 00:00:04, memory = 813.92 (MB)
    completing 100% with 0 violations
    elapsed time = 00:00:04, memory = 813.92 (MB)
  number of violations = 0
cpu time = 00:00:18, elapsed time = 00:00:04, memory = 813.92 (MB), peak = 846.71 (MB)
total wire length = 1016888 um
total wire length on LAYER li1 = 485 um
total wire length on LAYER met1 = 421800 um
total wire length on LAYER met2 = 432359 um
total wire length on LAYER met3 = 134940 um
total wire length on LAYER met4 = 27245 um
total wire length on LAYER met5 = 57 um
total number of vias = 143799
up-via summary (total 143799):

-------------------------
 FR_MASTERSLICE         0
            li1     61642
           met1     73785
           met2      7660
           met3       710
           met4         2
-------------------------
                   143799


start 33rd optimization iteration ...
    completing 10% with 0 violations
    elapsed time = 00:00:00, memory = 813.92 (MB)
    completing 20% with 0 violations
    elapsed time = 00:00:00, memory = 813.92 (MB)
    completing 30% with 0 violations
    elapsed time = 00:00:01, memory = 813.92 (MB)
    completing 40% with 0 violations
    elapsed time = 00:00:01, memory = 813.92 (MB)
    completing 50% with 0 violations
    elapsed time = 00:00:02, memory = 813.92 (MB)
    completing 60% with 0 violations
    elapsed time = 00:00:02, memory = 813.92 (MB)
    completing 70% with 0 violations
    elapsed time = 00:00:03, memory = 813.92 (MB)
    completing 80% with 0 violations
    elapsed time = 00:00:03, memory = 813.92 (MB)
    completing 90% with 0 violations
    elapsed time = 00:00:04, memory = 813.92 (MB)
    completing 100% with 0 violations
    elapsed time = 00:00:05, memory = 813.92 (MB)
  number of violations = 0
cpu time = 00:00:19, elapsed time = 00:00:05, memory = 813.92 (MB), peak = 846.71 (MB)
total wire length = 1016888 um
total wire length on LAYER li1 = 485 um
total wire length on LAYER met1 = 421800 um
total wire length on LAYER met2 = 432359 um
total wire length on LAYER met3 = 134940 um
total wire length on LAYER met4 = 27245 um
total wire length on LAYER met5 = 57 um
total number of vias = 143799
up-via summary (total 143799):

-------------------------
 FR_MASTERSLICE         0
            li1     61642
           met1     73785
           met2      7660
           met3       710
           met4         2
-------------------------
                   143799


start 41st optimization iteration ...
    completing 10% with 0 violations
    elapsed time = 00:00:00, memory = 813.92 (MB)
    completing 20% with 0 violations
    elapsed time = 00:00:00, memory = 813.92 (MB)
    completing 30% with 0 violations
    elapsed time = 00:00:01, memory = 813.92 (MB)
    completing 40% with 0 violations
    elapsed time = 00:00:01, memory = 813.92 (MB)
    completing 50% with 0 violations
    elapsed time = 00:00:02, memory = 813.92 (MB)
    completing 60% with 0 violations
    elapsed time = 00:00:02, memory = 813.92 (MB)
    completing 70% with 0 violations
    elapsed time = 00:00:03, memory = 813.92 (MB)
    completing 80% with 0 violations
    elapsed time = 00:00:04, memory = 813.92 (MB)
    completing 90% with 0 violations
    elapsed time = 00:00:04, memory = 813.92 (MB)
    completing 100% with 0 violations
    elapsed time = 00:00:05, memory = 813.92 (MB)
  number of violations = 0
cpu time = 00:00:20, elapsed time = 00:00:05, memory = 813.92 (MB), peak = 846.71 (MB)
total wire length = 1016888 um
total wire length on LAYER li1 = 485 um
total wire length on LAYER met1 = 421800 um
total wire length on LAYER met2 = 432359 um
total wire length on LAYER met3 = 134940 um
total wire length on LAYER met4 = 27245 um
total wire length on LAYER met5 = 57 um
total number of vias = 143799
up-via summary (total 143799):

-------------------------
 FR_MASTERSLICE         0
            li1     61642
           met1     73785
           met2      7660
           met3       710
           met4         2
-------------------------
                   143799


start 49th optimization iteration ...
    completing 10% with 0 violations
    elapsed time = 00:00:00, memory = 813.92 (MB)
    completing 20% with 0 violations
    elapsed time = 00:00:01, memory = 813.92 (MB)
    completing 30% with 0 violations
    elapsed time = 00:00:01, memory = 813.92 (MB)
    completing 40% with 0 violations
    elapsed time = 00:00:02, memory = 813.92 (MB)
    completing 50% with 0 violations
    elapsed time = 00:00:02, memory = 813.92 (MB)
    completing 60% with 0 violations
    elapsed time = 00:00:03, memory = 813.92 (MB)
    completing 70% with 0 violations
    elapsed time = 00:00:03, memory = 813.92 (MB)
    completing 80% with 0 violations
    elapsed time = 00:00:04, memory = 813.92 (MB)
    completing 90% with 0 violations
    elapsed time = 00:00:04, memory = 813.92 (MB)
    completing 100% with 0 violations
    elapsed time = 00:00:05, memory = 813.92 (MB)
  number of violations = 0
cpu time = 00:00:20, elapsed time = 00:00:05, memory = 813.92 (MB), peak = 846.71 (MB)
total wire length = 1016888 um
total wire length on LAYER li1 = 485 um
total wire length on LAYER met1 = 421800 um
total wire length on LAYER met2 = 432359 um
total wire length on LAYER met3 = 134940 um
total wire length on LAYER met4 = 27245 um
total wire length on LAYER met5 = 57 um
total number of vias = 143799
up-via summary (total 143799):

-------------------------
 FR_MASTERSLICE         0
            li1     61642
           met1     73785
           met2      7660
           met3       710
           met4         2
-------------------------
                   143799


start 57th optimization iteration ...
    completing 10% with 0 violations
    elapsed time = 00:00:00, memory = 813.92 (MB)
    completing 20% with 0 violations
    elapsed time = 00:00:01, memory = 813.92 (MB)
    completing 30% with 0 violations
    elapsed time = 00:00:01, memory = 813.92 (MB)
    completing 40% with 0 violations
    elapsed time = 00:00:02, memory = 813.92 (MB)
    completing 50% with 0 violations
    elapsed time = 00:00:02, memory = 813.92 (MB)
    completing 60% with 0 violations
    elapsed time = 00:00:03, memory = 813.92 (MB)
    completing 70% with 0 violations
    elapsed time = 00:00:03, memory = 813.92 (MB)
    completing 80% with 0 violations
    elapsed time = 00:00:04, memory = 813.92 (MB)
    completing 90% with 0 violations
    elapsed time = 00:00:04, memory = 813.92 (MB)
    completing 100% with 0 violations
    elapsed time = 00:00:05, memory = 813.92 (MB)
  number of violations = 0
cpu time = 00:00:19, elapsed time = 00:00:05, memory = 813.92 (MB), peak = 846.71 (MB)
total wire length = 1016888 um
total wire length on LAYER li1 = 485 um
total wire length on LAYER met1 = 421800 um
total wire length on LAYER met2 = 432359 um
total wire length on LAYER met3 = 134940 um
total wire length on LAYER met4 = 27245 um
total wire length on LAYER met5 = 57 um
total number of vias = 143799
up-via summary (total 143799):

-------------------------
 FR_MASTERSLICE         0
            li1     61642
           met1     73785
           met2      7660
           met3       710
           met4         2
-------------------------
                   143799


complete detail routing
total wire length = 1016888 um
total wire length on LAYER li1 = 485 um
total wire length on LAYER met1 = 421800 um
total wire length on LAYER met2 = 432359 um
total wire length on LAYER met3 = 134940 um
total wire length on LAYER met4 = 27245 um
total wire length on LAYER met5 = 57 um
total number of vias = 143799
up-via summary (total 143799):

-------------------------
 FR_MASTERSLICE         0
            li1     61642
           met1     73785
           met2      7660
           met3       710
           met4         2
-------------------------
                   143799

cpu time = 00:33:05, elapsed time = 00:08:47, memory = 813.92 (MB), peak = 846.71 (MB)

post processing ...

Runtime taken (hrt): 540.7
