# _logic

## AND-Quad
Logic AND.4

![AND-Quad__1__1](/images/_logic__AND-Quad__1__1.png?raw=true) 
![AND-Quad__1__2](/images/_logic__AND-Quad__1__2.png?raw=true) 
![AND-Quad__2__1](/images/_logic__AND-Quad__1__1.png?raw=true) 
![AND-Quad__2__2](/images/_logic__AND-Quad__1__2.png?raw=true) 
![AND-Quad__3__1](/images/_logic__AND-Quad__1__1.png?raw=true) 
![AND-Quad__3__2](/images/_logic__AND-Quad__1__2.png?raw=true) 
![AND-Quad__4__1](/images/_logic__AND-Quad__1__1.png?raw=true) 
![AND-Quad__4__2](/images/_logic__AND-Quad__1__2.png?raw=true) 
![AND-Quad__5__1](/images/_logic__AND-Quad__5__1.png?raw=true) 
![AND-Quad__5__2](/images/_logic__AND-Quad__5__1.png?raw=true) 

## AND3-Triple
Logic AND3.3

![AND3-Triple__1__1](/images/_logic__AND3-Triple__1__1.png?raw=true) 
![AND3-Triple__1__2](/images/_logic__AND3-Triple__1__2.png?raw=true) 
![AND3-Triple__2__1](/images/_logic__AND3-Triple__1__1.png?raw=true) 
![AND3-Triple__2__2](/images/_logic__AND3-Triple__1__2.png?raw=true) 
![AND3-Triple__3__1](/images/_logic__AND3-Triple__1__1.png?raw=true) 
![AND3-Triple__3__2](/images/_logic__AND3-Triple__1__2.png?raw=true) 
![AND3-Triple__4__1](/images/_logic__AND-Quad__5__1.png?raw=true) 
![AND3-Triple__4__2](/images/_logic__AND-Quad__5__1.png?raw=true) 

## BUF-Hex
Logic BUF.6

![BUF-Hex__1__1](/images/_logic__BUF-Hex__1__1.png?raw=true) 
![BUF-Hex__1__2](/images/_logic__BUF-Hex__1__2.png?raw=true) 
![BUF-Hex__2__1](/images/_logic__BUF-Hex__1__1.png?raw=true) 
![BUF-Hex__2__2](/images/_logic__BUF-Hex__1__2.png?raw=true) 
![BUF-Hex__3__1](/images/_logic__BUF-Hex__1__1.png?raw=true) 
![BUF-Hex__3__2](/images/_logic__BUF-Hex__1__2.png?raw=true) 
![BUF-Hex__4__1](/images/_logic__BUF-Hex__1__1.png?raw=true) 
![BUF-Hex__4__2](/images/_logic__BUF-Hex__1__2.png?raw=true) 
![BUF-Hex__5__1](/images/_logic__BUF-Hex__1__1.png?raw=true) 
![BUF-Hex__5__2](/images/_logic__BUF-Hex__1__2.png?raw=true) 
![BUF-Hex__6__1](/images/_logic__BUF-Hex__1__1.png?raw=true) 
![BUF-Hex__6__2](/images/_logic__BUF-Hex__1__2.png?raw=true) 
![BUF-Hex__7__1](/images/_logic__AND-Quad__5__1.png?raw=true) 
![BUF-Hex__7__2](/images/_logic__AND-Quad__5__1.png?raw=true) 

## BUF-OpenColl-Hex
Logic BUF.6 OpenColl

![BUF-OpenColl-Hex__1__1](/images/_logic__BUF-OpenColl-Hex__1__1.png?raw=true) 
![BUF-OpenColl-Hex__1__2](/images/_logic__BUF-OpenColl-Hex__1__2.png?raw=true) 
![BUF-OpenColl-Hex__2__1](/images/_logic__BUF-OpenColl-Hex__1__1.png?raw=true) 
![BUF-OpenColl-Hex__2__2](/images/_logic__BUF-OpenColl-Hex__1__2.png?raw=true) 
![BUF-OpenColl-Hex__3__1](/images/_logic__BUF-OpenColl-Hex__1__1.png?raw=true) 
![BUF-OpenColl-Hex__3__2](/images/_logic__BUF-OpenColl-Hex__1__2.png?raw=true) 
![BUF-OpenColl-Hex__4__1](/images/_logic__BUF-OpenColl-Hex__1__1.png?raw=true) 
![BUF-OpenColl-Hex__4__2](/images/_logic__BUF-OpenColl-Hex__1__2.png?raw=true) 
![BUF-OpenColl-Hex__5__1](/images/_logic__BUF-OpenColl-Hex__1__1.png?raw=true) 
![BUF-OpenColl-Hex__5__2](/images/_logic__BUF-OpenColl-Hex__1__2.png?raw=true) 
![BUF-OpenColl-Hex__6__1](/images/_logic__BUF-OpenColl-Hex__1__1.png?raw=true) 
![BUF-OpenColl-Hex__6__2](/images/_logic__BUF-OpenColl-Hex__1__2.png?raw=true) 
![BUF-OpenColl-Hex__7__1](/images/_logic__AND-Quad__5__1.png?raw=true) 
![BUF-OpenColl-Hex__7__2](/images/_logic__AND-Quad__5__1.png?raw=true) 

## BUF-Schmitt-Hex
Logic BUF.6 Schmitt

![BUF-Schmitt-Hex__1__1](/images/_logic__BUF-Schmitt-Hex__1__1.png?raw=true) 
![BUF-Schmitt-Hex__1__2](/images/_logic__BUF-Schmitt-Hex__1__2.png?raw=true) 
![BUF-Schmitt-Hex__2__1](/images/_logic__BUF-Schmitt-Hex__2__1.png?raw=true) 
![BUF-Schmitt-Hex__2__2](/images/_logic__BUF-Schmitt-Hex__1__2.png?raw=true) 
![BUF-Schmitt-Hex__3__1](/images/_logic__BUF-Schmitt-Hex__2__1.png?raw=true) 
![BUF-Schmitt-Hex__3__2](/images/_logic__BUF-Schmitt-Hex__1__2.png?raw=true) 
![BUF-Schmitt-Hex__4__1](/images/_logic__BUF-Schmitt-Hex__4__1.png?raw=true) 
![BUF-Schmitt-Hex__4__2](/images/_logic__BUF-Schmitt-Hex__1__2.png?raw=true) 
![BUF-Schmitt-Hex__5__1](/images/_logic__BUF-Schmitt-Hex__4__1.png?raw=true) 
![BUF-Schmitt-Hex__5__2](/images/_logic__BUF-Schmitt-Hex__1__2.png?raw=true) 
![BUF-Schmitt-Hex__6__1](/images/_logic__BUF-Schmitt-Hex__2__1.png?raw=true) 
![BUF-Schmitt-Hex__6__2](/images/_logic__BUF-Schmitt-Hex__1__2.png?raw=true) 
![BUF-Schmitt-Hex__7__1](/images/_logic__BUF-Schmitt-Hex__7__1.png?raw=true) 
![BUF-Schmitt-Hex__7__2](/images/_logic__BUF-Schmitt-Hex__7__1.png?raw=true) 

## Flipflop-D-SchmittClock-Dual
Logic DFF.2 SchmittClock

![Flipflop-D-SchmittClock-Dual__1__1](/images/_logic__Flipflop-D-SchmittClock-Dual__1__1.png?raw=true) 
![Flipflop-D-SchmittClock-Dual__1__2](/images/_logic__Flipflop-D-SchmittClock-Dual__1__2.png?raw=true) 
![Flipflop-D-SchmittClock-Dual__2__1](/images/_logic__Flipflop-D-SchmittClock-Dual__1__1.png?raw=true) 
![Flipflop-D-SchmittClock-Dual__2__2](/images/_logic__Flipflop-D-SchmittClock-Dual__1__2.png?raw=true) 
![Flipflop-D-SchmittClock-Dual__3__1](/images/_logic__AND-Quad__5__1.png?raw=true) 
![Flipflop-D-SchmittClock-Dual__3__2](/images/_logic__AND-Quad__5__1.png?raw=true) 

## Flipflop-JK-Dual
Logic JKFF.2

![Flipflop-JK-Dual__1__1](/images/_logic__Flipflop-JK-Dual__1__1.png?raw=true) 
![Flipflop-JK-Dual__1__2](/images/_logic__Flipflop-JK-Dual__1__2.png?raw=true) 
![Flipflop-JK-Dual__2__1](/images/_logic__Flipflop-JK-Dual__1__1.png?raw=true) 
![Flipflop-JK-Dual__2__2](/images/_logic__Flipflop-JK-Dual__1__2.png?raw=true) 
![Flipflop-JK-Dual__3__1](/images/_logic__AND-Quad__5__1.png?raw=true) 
![Flipflop-JK-Dual__3__2](/images/_logic__AND-Quad__5__1.png?raw=true) 

## Flipflop-JK-InvClock-Dual
Logic JKFF.2 InvClock

![Flipflop-JK-InvClock-Dual__1__1](/images/_logic__Flipflop-JK-Dual__1__1.png?raw=true) 
![Flipflop-JK-InvClock-Dual__1__2](/images/_logic__Flipflop-JK-Dual__1__2.png?raw=true) 
![Flipflop-JK-InvClock-Dual__2__1](/images/_logic__Flipflop-JK-Dual__1__1.png?raw=true) 
![Flipflop-JK-InvClock-Dual__2__2](/images/_logic__Flipflop-JK-Dual__1__2.png?raw=true) 
![Flipflop-JK-InvClock-Dual__3__1](/images/_logic__AND-Quad__5__1.png?raw=true) 
![Flipflop-JK-InvClock-Dual__3__2](/images/_logic__AND-Quad__5__1.png?raw=true) 

## Flipflop-JK-SchmittClock-Dual
Logic JKFF.2 SchmittClock

![Flipflop-JK-SchmittClock-Dual__1__1](/images/_logic__Flipflop-JK-Dual__1__1.png?raw=true) 
![Flipflop-JK-SchmittClock-Dual__1__2](/images/_logic__Flipflop-JK-SchmittClock-Dual__1__2.png?raw=true) 
![Flipflop-JK-SchmittClock-Dual__2__1](/images/_logic__Flipflop-JK-Dual__1__1.png?raw=true) 
![Flipflop-JK-SchmittClock-Dual__2__2](/images/_logic__Flipflop-JK-SchmittClock-Dual__1__2.png?raw=true) 
![Flipflop-JK-SchmittClock-Dual__3__1](/images/_logic__AND-Quad__5__1.png?raw=true) 
![Flipflop-JK-SchmittClock-Dual__3__2](/images/_logic__AND-Quad__5__1.png?raw=true) 

## MagComp-4bit-Expand
Logic MagComp 4bit Expandable

![MagComp-4bit-Expand__1__1](/images/_logic__MagComp-4bit-Expand__1__1.png?raw=true) 
![MagComp-4bit-Expand__1__2](/images/_logic__MagComp-4bit-Expand__1__2.png?raw=true) 
![MagComp-4bit-Expand__2__1](/images/_logic__AND-Quad__5__1.png?raw=true) 
![MagComp-4bit-Expand__2__2](/images/_logic__AND-Quad__5__1.png?raw=true) 

## Mux-4bit-DualGanged
Logic Mux 4bit-2gang

![Mux-4bit-DualGanged__1__1](/images/_logic__Mux-4bit-DualGanged__1__1.png?raw=true) 
![Mux-4bit-DualGanged__1__2](/images/_logic__Mux-4bit-DualGanged__1__2.png?raw=true) 
![Mux-4bit-DualGanged__2__1](/images/_logic__AND-Quad__5__1.png?raw=true) 
![Mux-4bit-DualGanged__2__2](/images/_logic__AND-Quad__5__1.png?raw=true) 

## NAND-Quad
Logic NAND.4

![NAND-Quad__1__1](/images/_logic__NAND-Quad__1__1.png?raw=true) 
![NAND-Quad__1__2](/images/_logic__AND-Quad__1__2.png?raw=true) 
![NAND-Quad__2__1](/images/_logic__NAND-Quad__1__1.png?raw=true) 
![NAND-Quad__2__2](/images/_logic__AND-Quad__1__2.png?raw=true) 
![NAND-Quad__3__1](/images/_logic__NAND-Quad__1__1.png?raw=true) 
![NAND-Quad__3__2](/images/_logic__AND-Quad__1__2.png?raw=true) 
![NAND-Quad__4__1](/images/_logic__NAND-Quad__1__1.png?raw=true) 
![NAND-Quad__4__2](/images/_logic__AND-Quad__1__2.png?raw=true) 
![NAND-Quad__5__1](/images/_logic__AND-Quad__5__1.png?raw=true) 
![NAND-Quad__5__2](/images/_logic__AND-Quad__5__1.png?raw=true) 

## NAND3-Triple
Logic NAND3.3

![NAND3-Triple__1__1](/images/_logic__NAND3-Triple__1__1.png?raw=true) 
![NAND3-Triple__1__2](/images/_logic__AND3-Triple__1__2.png?raw=true) 
![NAND3-Triple__2__1](/images/_logic__NAND3-Triple__1__1.png?raw=true) 
![NAND3-Triple__2__2](/images/_logic__AND3-Triple__1__2.png?raw=true) 
![NAND3-Triple__3__1](/images/_logic__NAND3-Triple__1__1.png?raw=true) 
![NAND3-Triple__3__2](/images/_logic__AND3-Triple__1__2.png?raw=true) 
![NAND3-Triple__4__1](/images/_logic__AND-Quad__5__1.png?raw=true) 
![NAND3-Triple__4__2](/images/_logic__AND-Quad__5__1.png?raw=true) 

## NOR-Quad
Logic OR.4

![NOR-Quad__1__1](/images/_logic__NOR-Quad__1__1.png?raw=true) 
![NOR-Quad__1__2](/images/_logic__NOR-Quad__1__2.png?raw=true) 
![NOR-Quad__2__1](/images/_logic__NOR-Quad__1__1.png?raw=true) 
![NOR-Quad__2__2](/images/_logic__NOR-Quad__1__2.png?raw=true) 
![NOR-Quad__3__1](/images/_logic__NOR-Quad__1__1.png?raw=true) 
![NOR-Quad__3__2](/images/_logic__NOR-Quad__1__2.png?raw=true) 
![NOR-Quad__4__1](/images/_logic__NOR-Quad__1__1.png?raw=true) 
![NOR-Quad__4__2](/images/_logic__NOR-Quad__1__2.png?raw=true) 
![NOR-Quad__5__1](/images/_logic__AND-Quad__5__1.png?raw=true) 
![NOR-Quad__5__2](/images/_logic__AND-Quad__5__1.png?raw=true) 

## NOT-Hex
Logic NOT.6

![NOT-Hex__1__1](/images/_logic__NOT-Hex__1__1.png?raw=true) 
![NOT-Hex__1__2](/images/_logic__NOT-Hex__1__2.png?raw=true) 
![NOT-Hex__2__1](/images/_logic__NOT-Hex__1__1.png?raw=true) 
![NOT-Hex__2__2](/images/_logic__NOT-Hex__1__2.png?raw=true) 
![NOT-Hex__3__1](/images/_logic__NOT-Hex__1__1.png?raw=true) 
![NOT-Hex__3__2](/images/_logic__NOT-Hex__1__2.png?raw=true) 
![NOT-Hex__4__1](/images/_logic__NOT-Hex__1__1.png?raw=true) 
![NOT-Hex__4__2](/images/_logic__NOT-Hex__1__2.png?raw=true) 
![NOT-Hex__5__1](/images/_logic__NOT-Hex__1__1.png?raw=true) 
![NOT-Hex__5__2](/images/_logic__NOT-Hex__1__2.png?raw=true) 
![NOT-Hex__6__1](/images/_logic__NOT-Hex__1__1.png?raw=true) 
![NOT-Hex__6__2](/images/_logic__NOT-Hex__1__2.png?raw=true) 
![NOT-Hex__7__1](/images/_logic__AND-Quad__5__1.png?raw=true) 
![NOT-Hex__7__2](/images/_logic__AND-Quad__5__1.png?raw=true) 

## NOT-OpenColl-7
Logic NOT.7 OpenColl

![NOT-OpenColl-7__1__1](/images/_logic__NOT-OpenColl-7__1__1.png?raw=true) 
![NOT-OpenColl-7__1__2](/images/_logic__BUF-OpenColl-Hex__1__2.png?raw=true) 
![NOT-OpenColl-7__2__1](/images/_logic__NOT-OpenColl-7__1__1.png?raw=true) 
![NOT-OpenColl-7__2__2](/images/_logic__BUF-OpenColl-Hex__1__2.png?raw=true) 
![NOT-OpenColl-7__3__1](/images/_logic__NOT-OpenColl-7__1__1.png?raw=true) 
![NOT-OpenColl-7__3__2](/images/_logic__BUF-OpenColl-Hex__1__2.png?raw=true) 
![NOT-OpenColl-7__4__1](/images/_logic__NOT-OpenColl-7__1__1.png?raw=true) 
![NOT-OpenColl-7__4__2](/images/_logic__BUF-OpenColl-Hex__1__2.png?raw=true) 
![NOT-OpenColl-7__5__1](/images/_logic__NOT-OpenColl-7__1__1.png?raw=true) 
![NOT-OpenColl-7__5__2](/images/_logic__BUF-OpenColl-Hex__1__2.png?raw=true) 
![NOT-OpenColl-7__6__1](/images/_logic__NOT-OpenColl-7__1__1.png?raw=true) 
![NOT-OpenColl-7__6__2](/images/_logic__BUF-OpenColl-Hex__1__2.png?raw=true) 
![NOT-OpenColl-7__7__1](/images/_logic__NOT-OpenColl-7__1__1.png?raw=true) 
![NOT-OpenColl-7__7__2](/images/_logic__BUF-OpenColl-Hex__1__2.png?raw=true) 
![NOT-OpenColl-7__8__1](/images/_logic__AND-Quad__5__1.png?raw=true) 
![NOT-OpenColl-7__8__2](/images/_logic__AND-Quad__5__1.png?raw=true) 

## NOT-OpenColl-Hex
Logic NOT.6 OpenColl

![NOT-OpenColl-Hex__1__1](/images/_logic__NOT-OpenColl-7__1__1.png?raw=true) 
![NOT-OpenColl-Hex__1__2](/images/_logic__BUF-OpenColl-Hex__1__2.png?raw=true) 
![NOT-OpenColl-Hex__2__1](/images/_logic__NOT-OpenColl-7__1__1.png?raw=true) 
![NOT-OpenColl-Hex__2__2](/images/_logic__BUF-OpenColl-Hex__1__2.png?raw=true) 
![NOT-OpenColl-Hex__3__1](/images/_logic__NOT-OpenColl-7__1__1.png?raw=true) 
![NOT-OpenColl-Hex__3__2](/images/_logic__BUF-OpenColl-Hex__1__2.png?raw=true) 
![NOT-OpenColl-Hex__4__1](/images/_logic__NOT-OpenColl-7__1__1.png?raw=true) 
![NOT-OpenColl-Hex__4__2](/images/_logic__BUF-OpenColl-Hex__1__2.png?raw=true) 
![NOT-OpenColl-Hex__5__1](/images/_logic__NOT-OpenColl-7__1__1.png?raw=true) 
![NOT-OpenColl-Hex__5__2](/images/_logic__BUF-OpenColl-Hex__1__2.png?raw=true) 
![NOT-OpenColl-Hex__6__1](/images/_logic__NOT-OpenColl-7__1__1.png?raw=true) 
![NOT-OpenColl-Hex__6__2](/images/_logic__BUF-OpenColl-Hex__1__2.png?raw=true) 
![NOT-OpenColl-Hex__7__1](/images/_logic__AND-Quad__5__1.png?raw=true) 
![NOT-OpenColl-Hex__7__2](/images/_logic__AND-Quad__5__1.png?raw=true) 

## NOT-Schmitt-Hex
Logic NOT.6 Schmitt

![NOT-Schmitt-Hex__1__1](/images/_logic__NOT-Schmitt-Hex__1__1.png?raw=true) 
![NOT-Schmitt-Hex__1__2](/images/_logic__NOT-Schmitt-Hex__1__2.png?raw=true) 
![NOT-Schmitt-Hex__2__1](/images/_logic__NOT-Schmitt-Hex__2__1.png?raw=true) 
![NOT-Schmitt-Hex__2__2](/images/_logic__NOT-Schmitt-Hex__1__2.png?raw=true) 
![NOT-Schmitt-Hex__3__1](/images/_logic__NOT-Schmitt-Hex__2__1.png?raw=true) 
![NOT-Schmitt-Hex__3__2](/images/_logic__NOT-Schmitt-Hex__1__2.png?raw=true) 
![NOT-Schmitt-Hex__4__1](/images/_logic__NOT-Schmitt-Hex__4__1.png?raw=true) 
![NOT-Schmitt-Hex__4__2](/images/_logic__NOT-Schmitt-Hex__1__2.png?raw=true) 
![NOT-Schmitt-Hex__5__1](/images/_logic__NOT-Schmitt-Hex__4__1.png?raw=true) 
![NOT-Schmitt-Hex__5__2](/images/_logic__NOT-Schmitt-Hex__1__2.png?raw=true) 
![NOT-Schmitt-Hex__6__1](/images/_logic__NOT-Schmitt-Hex__2__1.png?raw=true) 
![NOT-Schmitt-Hex__6__2](/images/_logic__NOT-Schmitt-Hex__1__2.png?raw=true) 
![NOT-Schmitt-Hex__7__1](/images/_logic__BUF-Schmitt-Hex__7__1.png?raw=true) 
![NOT-Schmitt-Hex__7__2](/images/_logic__BUF-Schmitt-Hex__7__1.png?raw=true) 

## OR-Quad
Logic OR.4

![OR-Quad__1__1](/images/_logic__OR-Quad__1__1.png?raw=true) 
![OR-Quad__1__2](/images/_logic__NOR-Quad__1__2.png?raw=true) 
![OR-Quad__2__1](/images/_logic__OR-Quad__1__1.png?raw=true) 
![OR-Quad__2__2](/images/_logic__NOR-Quad__1__2.png?raw=true) 
![OR-Quad__3__1](/images/_logic__OR-Quad__1__1.png?raw=true) 
![OR-Quad__3__2](/images/_logic__NOR-Quad__1__2.png?raw=true) 
![OR-Quad__4__1](/images/_logic__OR-Quad__1__1.png?raw=true) 
![OR-Quad__4__2](/images/_logic__NOR-Quad__1__2.png?raw=true) 
![OR-Quad__5__1](/images/_logic__AND-Quad__5__1.png?raw=true) 
![OR-Quad__5__2](/images/_logic__AND-Quad__5__1.png?raw=true) 

## Shift-SIPO-8bit-InputAND
Logic Shift-SIPO-8bit

![Shift-SIPO-8bit-InputAND__1__1](/images/_logic__Shift-SIPO-8bit-InputAND__1__1.png?raw=true) 
![Shift-SIPO-8bit-InputAND__1__2](/images/_logic__Shift-SIPO-8bit-InputAND__1__2.png?raw=true) 
![Shift-SIPO-8bit-InputAND__2__1](/images/_logic__AND-Quad__5__1.png?raw=true) 
![Shift-SIPO-8bit-InputAND__2__2](/images/_logic__AND-Quad__5__1.png?raw=true) 

## Shift-SISPO-8bit-TrisLatch
Logic Shift-SISPO-8bit TrisLatch

![Shift-SISPO-8bit-TrisLatch__1__1](/images/_logic__Shift-SISPO-8bit-TrisLatch__1__1.png?raw=true) 
![Shift-SISPO-8bit-TrisLatch__1__2](/images/_logic__Shift-SISPO-8bit-TrisLatch__1__2.png?raw=true) 
![Shift-SISPO-8bit-TrisLatch__2__1](/images/_logic__AND-Quad__5__1.png?raw=true) 
![Shift-SISPO-8bit-TrisLatch__2__2](/images/_logic__AND-Quad__5__1.png?raw=true) 

## Shift-SPISO-8bit-ClockEn
Logic Shift-SPISO-8bit

![Shift-SPISO-8bit-ClockEn__1__1](/images/_logic__Shift-SPISO-8bit-ClockEn__1__1.png?raw=true) 
![Shift-SPISO-8bit-ClockEn__1__2](/images/_logic__Shift-SPISO-8bit-ClockEn__1__2.png?raw=true) 
![Shift-SPISO-8bit-ClockEn__2__1](/images/_logic__AND-Quad__5__1.png?raw=true) 
![Shift-SPISO-8bit-ClockEn__2__2](/images/_logic__AND-Quad__5__1.png?raw=true) 

## TransLatch-2bit-Dual
![TransLatch-2bit-Dual__1__1](/images/_logic__TransLatch-2bit-Dual__1__1.png?raw=true) 
![TransLatch-2bit-Dual__1__2](/images/_logic__TransLatch-2bit-Dual__1__2.png?raw=true) 
![TransLatch-2bit-Dual__2__1](/images/_logic__TransLatch-2bit-Dual__2__1.png?raw=true) 
![TransLatch-2bit-Dual__2__2](/images/_logic__TransLatch-2bit-Dual__1__2.png?raw=true) 
![TransLatch-2bit-Dual__3__1](/images/_logic__AND-Quad__5__1.png?raw=true) 
![TransLatch-2bit-Dual__3__2](/images/_logic__AND-Quad__5__1.png?raw=true) 

## XNOR-Quad
Logic XNOR.4

![XNOR-Quad__1__1](/images/_logic__XNOR-Quad__1__1.png?raw=true) 
![XNOR-Quad__1__2](/images/_logic__XNOR-Quad__1__2.png?raw=true) 
![XNOR-Quad__2__1](/images/_logic__XNOR-Quad__1__1.png?raw=true) 
![XNOR-Quad__2__2](/images/_logic__XNOR-Quad__1__2.png?raw=true) 
![XNOR-Quad__3__1](/images/_logic__XNOR-Quad__1__1.png?raw=true) 
![XNOR-Quad__3__2](/images/_logic__XNOR-Quad__1__2.png?raw=true) 
![XNOR-Quad__4__1](/images/_logic__XNOR-Quad__1__1.png?raw=true) 
![XNOR-Quad__4__2](/images/_logic__XNOR-Quad__1__2.png?raw=true) 
![XNOR-Quad__5__1](/images/_logic__AND-Quad__5__1.png?raw=true) 
![XNOR-Quad__5__2](/images/_logic__AND-Quad__5__1.png?raw=true) 

## XOR-Quad
Logic XOR.4

![XOR-Quad__1__1](/images/_logic__XOR-Quad__1__1.png?raw=true) 
![XOR-Quad__1__2](/images/_logic__XNOR-Quad__1__2.png?raw=true) 
![XOR-Quad__2__1](/images/_logic__XOR-Quad__1__1.png?raw=true) 
![XOR-Quad__2__2](/images/_logic__XNOR-Quad__1__2.png?raw=true) 
![XOR-Quad__3__1](/images/_logic__XOR-Quad__1__1.png?raw=true) 
![XOR-Quad__3__2](/images/_logic__XNOR-Quad__1__2.png?raw=true) 
![XOR-Quad__4__1](/images/_logic__XOR-Quad__1__1.png?raw=true) 
![XOR-Quad__4__2](/images/_logic__XNOR-Quad__1__2.png?raw=true) 
![XOR-Quad__5__1](/images/_logic__AND-Quad__5__1.png?raw=true) 
![XOR-Quad__5__2](/images/_logic__AND-Quad__5__1.png?raw=true) 

