<?xml version="1.0" encoding="UTF-8"?>
<!DOCTYPE reference
  PUBLIC "-//OASIS//DTD DITA Reference//EN" "reference.dtd">
<reference xmlns:ditaarch="http://dita.oasis-open.org/architecture/2005/" class="- topic/topic       reference/reference " ditaarch:DITAArchVersion="1.2" id="dlq1481136247263" xml:lang="en-us">
  <title class="- topic/title ">Revisions</title>
  <titlealts class="- topic/titlealts ">
    <navtitle class="- topic/navtitle ">Revisions</navtitle>
  </titlealts>
  <shortdesc class="- topic/shortdesc ">This appendix describes the technical changes between released issues of
    this book </shortdesc>
  <prolog class="- topic/prolog ">
    <permissions class="- topic/permissions " view="nonconfidential"/>
    
  </prolog>
  <refbody class="- topic/body        reference/refbody ">
    <section class="- topic/section ">
      <table class="- topic/table " colsep="0" frame="topbot" rowsep="0">
        <title class="- topic/title ">Issue 0000-00</title>
        <tgroup class="- topic/tgroup " cols="3" colsep="0" rowsep="0">
          <colspec class="- topic/colspec " colname="col1" colnum="1" colsep="0"/>
          <colspec class="- topic/colspec " colname="col2" colnum="2" colsep="0"/>
          <colspec class="- topic/colspec " colname="col3" colnum="3" colsep="0"/>
          <thead class="- topic/thead ">
            <row class="- topic/row " rowsep="1">
              <entry class="- topic/entry " colname="col1">Change</entry>
              <entry class="- topic/entry " colname="col2">Location</entry>
              <entry class="- topic/entry " colname="col3">Affects</entry>
            </row>
          </thead>
          <tbody class="- topic/tbody ">
            <row class="- topic/row " rowsep="0">
              <entry class="- topic/entry " colname="col1"><p class="- topic/p ">First release</p></entry>
              <entry class="- topic/entry " colname="col2">-</entry>
              <entry class="- topic/entry " colname="col3">-</entry>
            </row>
          </tbody>
        </tgroup>
      </table>
      <table class="- topic/table " colsep="0" frame="topbot" rowsep="0">
        <title class="- topic/title ">Differences between Issue 0000-00 and Issue 0100-00</title>
        <tgroup class="- topic/tgroup " cols="3" colsep="0" rowsep="0">
          <colspec class="- topic/colspec " colname="col1" colnum="1" colsep="0"/>
          <colspec class="- topic/colspec " colname="col2" colnum="2" colsep="0"/>
          <colspec class="- topic/colspec " colname="col3" colnum="3" colsep="0"/>
          <thead class="- topic/thead ">
            <row class="- topic/row " rowsep="1">
              <entry class="- topic/entry " colname="col1">Change</entry>
              <entry class="- topic/entry " colname="col2">Location</entry>
              <entry class="- topic/entry " colname="col3">Affects</entry>
            </row>
          </thead>
          <tbody class="- topic/tbody ">
            <row class="- topic/row " rowsep="0">
              <entry class="- topic/entry " colname="col1"><p class="- topic/p ">Added support for 128KB L2 cache size.</p></entry>
              <entry class="- topic/entry " colname="col2">Throughout document</entry>
              <entry class="- topic/entry " colname="col3">r1p0</entry>
            </row>
            <row class="- topic/row " rowsep="0">
              <entry class="- topic/entry " colname="col1"><p class="- topic/p ">Added note to indicate support
                for Dot Product instructions introduced in the Armv8.4 Extension.</p></entry>
              <entry class="- topic/entry " colname="col2"><xref class="- topic/xref " href="giq1479805174793.xml" type="reference">About the core<desc class="- topic/desc ">The <ph class="- topic/ph "><keyword class="- topic/keyword "><tm class="- topic/tm " tmtype="reg">Cortex</tm></keyword><keyword class="- topic/keyword ">‑A76</keyword></ph>     core is a high-performance and low-power <keyword class="- topic/keyword ">Arm</keyword> product that implements the <ph class="- topic/ph "><keyword class="- topic/keyword "><tm class="- topic/tm " tmtype="reg">Arm</tm>v8‑A</keyword></ph> architecture.</desc></xref></entry>
              <entry class="- topic/entry " colname="col3">r1p0</entry>
            </row>
            <row class="- topic/row " rowsep="0">
              <entry class="- topic/entry " colname="col1"><p class="- topic/p ">Updated BPIQ data location encoding table.</p></entry>
              <entry class="- topic/entry " colname="col2"><xref class="- topic/xref " href="udn1495216409619.xml" type="reference">Enyo Encoding for L1 instruction cache tag, L1 instruction cache data, L1 BTB, L1 GHB, L1 TLB instruction, and BPIQ<desc class="- topic/desc ">The following tables show the encoding required to select a given cache     line.</desc></xref></entry>
              <entry class="- topic/entry " colname="col3">r1p0</entry>
            </row>
            <row class="- topic/row " rowsep="0">
              <entry class="- topic/entry " colname="col1"><p class="- topic/p ">Updated replacement policy to dynamic biased replacement policy.</p></entry>
              <entry class="- topic/entry " colname="col2"><xref class="- topic/xref " href="lpk1477660907882.xml" type="concept">About the L2 memory system<desc class="- topic/desc ">The L2 memory subsystem consists of:</desc></xref></entry>
              <entry class="- topic/entry " colname="col3">r1p0</entry>
            </row>
            <row class="- topic/row " rowsep="0">
              <entry class="- topic/entry " colname="col1"><p class="- topic/p ">Updated reset values for
                ID_AA64ISAR0_EL1, IDAA64MMFR1_EL1, IDMMFR4_EL1, and MIDR_EL1.</p></entry>
              <entry class="- topic/entry " colname="col2"><xref class="- topic/xref " href="sbm1479387887957.xml" type="reference">Enyo/Deimos - AArch64 registers by functional group<desc class="- topic/desc ">This section identifies the AArch64 registers by their functional groups     and applies to the registers in the core that are implementation defined or have     micro-architectural bit fields. Reset values are provided for these registers. </desc></xref></entry>
              <entry class="- topic/entry " colname="col3">r1p0</entry>
            </row>
            <row class="- topic/row " rowsep="0">
              <entry class="- topic/entry " colname="col1"><p class="- topic/p ">Updated CCSIDR_EL1 encodings table.</p></entry>
              <entry class="- topic/entry " colname="col2"><xref class="- topic/xref " href="way1460466410970.xml" type="reference">CCSIDR_EL1, Cache Size ID Register, EL1<desc class="- topic/desc ">The CCSIDR_EL1 provides information about the architecture of the 		currently selected cache.</desc></xref></entry>
              <entry class="- topic/entry " colname="col3">r1p0</entry>
            </row>
            <row class="- topic/row " rowsep="0">
              <entry class="- topic/entry " colname="col1"><p class="- topic/p ">Updated CPUECTLR_EL1
                register description.</p></entry>
              <entry class="- topic/entry " colname="col2"><xref class="- topic/xref " href="vrj1494872408498.xml" type="reference">CPUECTLR_EL1, CPU Extended Control Register, EL1<desc class="- topic/desc ">The CPUECTLR_EL1 provides additional <term class="- topic/term " outputclass="archterm">IMPLEMENTATION DEFINED</term> configuration and control options 		for the core.</desc></xref></entry>
              <entry class="- topic/entry " colname="col3">r1p0</entry>
            </row>
            <row class="- topic/row " rowsep="0">
              <entry class="- topic/entry " colname="col1"><p class="- topic/p ">Updated bits [43:32] of
                ID_AA64ISAR0_EL1 register.</p></entry>
              <entry class="- topic/entry " colname="col2"><xref class="- topic/xref " href="geo1449222875800.xml" type="reference">ID_AA64ISAR0_EL1, AArch64 Instruction Set Attribute Register 0, EL1<desc class="- topic/desc ">The ID_AA64ISAR0_EL1 provides information about the instructions 		implemented in AArch64 state, including the instructions that are provided by the 		Cryptographic Extension. </desc></xref></entry>
              <entry class="- topic/entry " colname="col3">r1p0</entry>
            </row>
            <row class="- topic/row " rowsep="0">
              <entry class="- topic/entry " colname="col1"><p class="- topic/p ">Updated bits [15:12] of
                ID_AA64MMFR1_EL1 register.</p></entry>
              <entry class="- topic/entry " colname="col2"><xref class="- topic/xref " href="joh1445336307712.xml" type="reference">ID_AA64MMFR1_EL1, AArch64 Memory Model Feature Register 1, EL1<desc class="- topic/desc ">The ID_AA64MMFR1_EL1 provides information about the implemented memory model and memory management 		support in the AArch64 Execution state.</desc></xref></entry>
              <entry class="- topic/entry " colname="col3">r1p0</entry>
            </row>
            <row class="- topic/row " rowsep="0">
              <entry class="- topic/entry " colname="col1"><p class="- topic/p ">Added ID_ISAR6_EL1
                register.</p></entry>
              <entry class="- topic/entry " colname="col2"><xref class="- topic/xref " href="nwd1493817464437.xml" type="reference">ID_ISAR6_EL1, AArch32 Instruction Set Attribute Register 6, EL1<desc class="- topic/desc ">The ID_ISAR6_EL1 provides information about the instruction sets that     the core implements.</desc></xref></entry>
              <entry class="- topic/entry " colname="col3">r1p0</entry>
            </row>
            <row class="- topic/row " rowsep="0">
              <entry class="- topic/entry " colname="col1"><p class="- topic/p ">Added Activity Monitor Unit chapter.</p></entry>
              <entry class="- topic/entry " colname="col2"><xref class="- topic/xref " href="xqn1483519262366.xml" type="reference">Activity Monitor Unit<desc class="- topic/desc ">This chapter describes the <term class="- topic/term ">Activity Monitor       Unit</term> (AMU). </desc></xref></entry>
              <entry class="- topic/entry " colname="col3">All versions</entry>
            </row>
            <row class="- topic/row " rowsep="0">
              <entry class="- topic/entry " colname="col1"><p class="- topic/p ">Updated reset value for TRCIDR1 register.</p></entry>
              <entry class="- topic/entry " colname="col2"><xref class="- topic/xref " href="joh1440674636718.xml" type="reference">ETM register summary<desc class="- topic/desc ">This section summarizes the ETM trace unit registers.</desc></xref></entry>
              <entry class="- topic/entry " colname="col3">r1p0</entry>
            </row>
            <row class="- topic/row " rowsep="0">
              <entry class="- topic/entry " colname="col1"><p class="- topic/p ">Updated bits [3:0] of TRCIDR1 register.</p></entry>
              <entry class="- topic/entry " colname="col2"><xref class="- topic/xref " href="lau1443697865564.xml" type="reference">TRCIDR1, ID Register 1<desc class="- topic/desc ">The TRCIDR1 returns the base architecture of the trace unit.</desc></xref></entry>
              <entry class="- topic/entry " colname="col3">r1p0</entry>
            </row>
          </tbody>
        </tgroup>
      </table>
      <table class="- topic/table " colsep="0" frame="topbot" rowsep="0">
        <title class="- topic/title ">Differences between Issue 0100-00 and Issue 0200-00</title>
        <tgroup class="- topic/tgroup " cols="3" colsep="0" rowsep="0">
          <colspec class="- topic/colspec " colname="col1" colnum="1" colsep="0"/>
          <colspec class="- topic/colspec " colname="col2" colnum="2" colsep="0"/>
          <colspec class="- topic/colspec " colname="col3" colnum="3" colsep="0"/>
          <thead class="- topic/thead ">
            <row class="- topic/row " rowsep="1">
              <entry class="- topic/entry " colname="col1">Change</entry>
              <entry class="- topic/entry " colname="col2">Location</entry>
              <entry class="- topic/entry " colname="col3">Affects</entry>
            </row>
          </thead>
          <tbody class="- topic/tbody ">
            <row class="- topic/row " rowsep="0">
              <entry class="- topic/entry " colname="col1"><p class="- topic/p ">Fixed typographical errors.</p></entry>
              <entry class="- topic/entry " colname="col2">Throughout document</entry>
              <entry class="- topic/entry " colname="col3">-</entry>
            </row>
            <row class="- topic/row " rowsep="0">
              <entry class="- topic/entry " colname="col1"><p class="- topic/p ">Added information for L1 Prefetch History Table.</p></entry>
              <entry class="- topic/entry " colname="col2"><xref class="- topic/xref " href="alj1479748603888.xml#alj1479748603888/cache.protection.behavior" type="table">Table 1</xref></entry>
              <entry class="- topic/entry " colname="col3">r2p0</entry>
            </row>
            <row class="- topic/row " rowsep="0">
              <entry class="- topic/entry " colname="col1"><p class="- topic/p ">Updated ATCR_EL12 description.</p></entry>
              <entry class="- topic/entry " colname="col2"><xref class="- topic/xref " href="fxr1479387847713.xml#fxr1479387847713/standard.implem.defined.registers.aarch64" type="table">Table 1</xref></entry>
              <entry class="- topic/entry " colname="col3">r2p0</entry>
            </row>
            <row class="- topic/row " rowsep="0">
              <entry class="- topic/entry " colname="col1"><p class="- topic/p ">Updated reset value for ID_AA64PFR0_EL1.</p></entry>
              <entry class="- topic/entry " colname="col2"><xref class="- topic/xref " href="sbm1479387887957.xml" type="reference">Enyo/Deimos - AArch64 registers by functional group<desc class="- topic/desc ">This section identifies the AArch64 registers by their functional groups     and applies to the registers in the core that are implementation defined or have     micro-architectural bit fields. Reset values are provided for these registers. </desc></xref></entry>
              <entry class="- topic/entry " colname="col3">r2p0</entry>
            </row>
            <row class="- topic/row " rowsep="0">
              <entry class="- topic/entry " colname="col1"><p class="- topic/p ">Updated reset value for ID_PFR0_EL1.</p></entry>
              <entry class="- topic/entry " colname="col2"><xref class="- topic/xref " href="sbm1479387887957.xml" type="reference">Enyo/Deimos - AArch64 registers by functional group<desc class="- topic/desc ">This section identifies the AArch64 registers by their functional groups     and applies to the registers in the core that are implementation defined or have     micro-architectural bit fields. Reset values are provided for these registers. </desc></xref></entry>
              <entry class="- topic/entry " colname="col3">r2p0</entry>
            </row>
            <row class="- topic/row " rowsep="0">
              <entry class="- topic/entry " colname="col1"><p class="- topic/p ">Added new register ID_PFR2_EL1.</p></entry>
              <entry class="- topic/entry " colname="col2"><p class="- topic/p "><xref class="- topic/xref " href="sbm1479387887957.xml" type="reference">Enyo/Deimos - AArch64 registers by functional group<desc class="- topic/desc ">This section identifies the AArch64 registers by their functional groups     and applies to the registers in the core that are implementation defined or have     micro-architectural bit fields. Reset values are provided for these registers. </desc></xref></p><p class="- topic/p "><xref class="- topic/xref " href="uio1522946473820.xml" type="reference">ID_PFR2_EL1, AArch32 Processor Feature Register 2, EL1<desc class="- topic/desc ">The ID_PFR2_EL1 provides information about the programmers model and architecture extensions supported by the core.</desc></xref></p></entry>
              <entry class="- topic/entry " colname="col3">r2p0</entry>
            </row>
            <row class="- topic/row " rowsep="0">
              <entry class="- topic/entry " colname="col1"><p class="- topic/p ">Updated reset value for MIDR_EL1.</p></entry>
              <entry class="- topic/entry " colname="col2"><p class="- topic/p "><xref class="- topic/xref " href="sbm1479387887957.xml" type="reference">Enyo/Deimos - AArch64 registers by functional group<desc class="- topic/desc ">This section identifies the AArch64 registers by their functional groups     and applies to the registers in the core that are implementation defined or have     micro-architectural bit fields. Reset values are provided for these registers. </desc></xref></p><p class="- topic/p "><xref class="- topic/xref " href="mel1474024504742.xml" type="reference">MIDR_EL1, Main ID Register, EL1<desc class="- topic/desc ">The MIDR_EL1 provides identification information for the core,     including an implementer code for the device and a device ID number.</desc></xref></p></entry>
              <entry class="- topic/entry " colname="col3">r2p0</entry>
            </row>
            <row class="- topic/row " rowsep="0">
              <entry class="- topic/entry " colname="col1"><p class="- topic/p ">Added CSV2 and CSV3 fields to register.</p></entry>
              <entry class="- topic/entry " colname="col2"><xref class="- topic/xref " href="lau1443437525908.xml" type="reference">ID_AA64PFR0_EL1, AArch64 Processor Feature Register 0, EL1<desc class="- topic/desc ">The ID_AA64PFR0_EL1 provides additional information about implemented 		core features in AArch64.</desc></xref></entry>
              <entry class="- topic/entry " colname="col3">r2p0</entry>
            </row>
            <row class="- topic/row " rowsep="0">
              <entry class="- topic/entry " colname="col1"><p class="- topic/p ">Added CSV2 field to register.</p></entry>
              <entry class="- topic/entry " colname="col2"><xref class="- topic/xref " href="lau1443446043975.xml" type="reference">ID_PFR0_EL1, AArch32 Processor Feature Register 0, EL1<desc class="- topic/desc ">The ID_PFR0_EL1 provides top-level information about the instruction     sets supported by the core in AArch32.</desc></xref></entry>
              <entry class="- topic/entry " colname="col3">r2p0</entry>
            </row>
            <row class="- topic/row " rowsep="0">
              <entry class="- topic/entry " colname="col1"><p class="- topic/p ">Added TRCVMIDCCTLR0 register description.</p></entry>
              <entry class="- topic/entry " colname="col2"><xref class="- topic/xref " href="erm1513187212132.xml" type="reference">TRCVMIDCCTLR0, Virtual context identifier Comparator Control Register 0<desc class="- topic/desc ">The TRCVMIDCCTLR0 contains the Virtual machine identifier mask value for 		the TRCVMIDCVR0 register.</desc></xref></entry>
              <entry class="- topic/entry " colname="col3">r2p0</entry>
            </row>
          </tbody>
        </tgroup>
      </table>
      <table class="- topic/table " colsep="0" frame="topbot" rowsep="0">
        <title class="- topic/title ">Differences between Issue 0200-00 and Issue 0300-00</title>
        <tgroup class="- topic/tgroup " cols="3" colsep="0" rowsep="0">
          <colspec class="- topic/colspec " colname="col1" colnum="1" colsep="0"/>
          <colspec class="- topic/colspec " colname="col2" colnum="2" colsep="0"/>
          <colspec class="- topic/colspec " colname="col3" colnum="3" colsep="0"/>
          <thead class="- topic/thead ">
            <row class="- topic/row " rowsep="1">
              <entry class="- topic/entry " colname="col1">Change</entry>
              <entry class="- topic/entry " colname="col2">Location</entry>
              <entry class="- topic/entry " colname="col3">Affects</entry>
            </row>
          </thead>
          <tbody class="- topic/tbody ">
            <row class="- topic/row " rowsep="0">
              <entry class="- topic/entry " colname="col1"><p class="- topic/p ">Fixed typographical errors.</p></entry>
              <entry class="- topic/entry " colname="col2">Throughout document</entry>
              <entry class="- topic/entry " colname="col3">-</entry>
            </row>
            <row class="- topic/row " rowsep="0">
              <entry class="- topic/entry " colname="col1"><p class="- topic/p ">Added new register ID_AA64PFR1_EL1.</p></entry>
              <entry class="- topic/entry " colname="col2"><xref class="- topic/xref " href="erd1531743484728.xml" type="reference">ID_AA64PFR1_EL1, AArch64 Processor Feature Register 1, EL1<desc class="- topic/desc ">The ID_AA64PFR1_EL1 provides additional information about implemented 		core features in AArch64.</desc></xref></entry>
              <entry class="- topic/entry " colname="col3">r3p0</entry>
            </row>
            <row class="- topic/row " rowsep="0">
              <entry class="- topic/entry " colname="col1"><p class="- topic/p ">Updated reset value for ID_PFR2_EL1.</p></entry>
              <entry class="- topic/entry " colname="col2"><xref class="- topic/xref " href="sbm1479387887957.xml" type="reference">Enyo/Deimos - AArch64 registers by functional group<desc class="- topic/desc ">This section identifies the AArch64 registers by their functional groups     and applies to the registers in the core that are implementation defined or have     micro-architectural bit fields. Reset values are provided for these registers. </desc></xref></entry>
              <entry class="- topic/entry " colname="col3">r3p0</entry>
            </row>
            <row class="- topic/row " rowsep="0">
              <entry class="- topic/entry " colname="col1"><p class="- topic/p ">Updated reset value for MIDR_EL1.</p></entry>
              <entry class="- topic/entry " colname="col2"><xref class="- topic/xref " href="sbm1479387887957.xml" type="reference">Enyo/Deimos - AArch64 registers by functional group<desc class="- topic/desc ">This section identifies the AArch64 registers by their functional groups     and applies to the registers in the core that are implementation defined or have     micro-architectural bit fields. Reset values are provided for these registers. </desc></xref></entry>
              <entry class="- topic/entry " colname="col3">r3p0</entry>
            </row>
            <row class="- topic/row " rowsep="0">
              <entry class="- topic/entry " colname="col1"><p class="- topic/p ">Updated reset value for TRCIDR1.</p></entry>
              <entry class="- topic/entry " colname="col2"><xref class="- topic/xref " href="joh1440674636718.xml" type="reference">ETM register summary<desc class="- topic/desc ">This section summarizes the ETM trace unit registers.</desc></xref></entry>
              <entry class="- topic/entry " colname="col3">r3p0</entry>
            </row>
            <row class="- topic/row " rowsep="0">
              <entry class="- topic/entry " colname="col1"><p class="- topic/p ">Added SSBS field to ID_AA64PFR1_EL1.</p></entry>
              <entry class="- topic/entry " colname="col2"><p class="- topic/p "><xref class="- topic/xref " href="erd1531743484728.xml" type="reference">ID_AA64PFR1_EL1, AArch64 Processor Feature Register 1, EL1<desc class="- topic/desc ">The ID_AA64PFR1_EL1 provides additional information about implemented 		core features in AArch64.</desc></xref></p></entry>
              <entry class="- topic/entry " colname="col3">r3p0</entry>
            </row>
          </tbody>
        </tgroup>
      </table>
      <table class="- topic/table " colsep="0" frame="topbot" rowsep="0">
        <title class="- topic/title ">Differences between Issue 0300-00 and Issue 0301-00</title>
        <tgroup class="- topic/tgroup " cols="3" colsep="0" rowsep="0">
          <colspec class="- topic/colspec " colname="col1" colnum="1" colsep="0"/>
          <colspec class="- topic/colspec " colname="col2" colnum="2" colsep="0"/>
          <colspec class="- topic/colspec " colname="col3" colnum="3" colsep="0"/>
          <thead class="- topic/thead ">
            <row class="- topic/row " rowsep="1">
              <entry class="- topic/entry " colname="col1">Change</entry>
              <entry class="- topic/entry " colname="col2">Location</entry>
              <entry class="- topic/entry " colname="col3">Affects</entry>
            </row>
          </thead>
          <tbody class="- topic/tbody ">
            <row class="- topic/row " rowsep="0">
              <entry class="- topic/entry " colname="col1"><p class="- topic/p ">Updated reset value for MIDR_EL1.</p></entry>
              <entry class="- topic/entry " colname="col2"><xref class="- topic/xref " href="sbm1479387887957.xml" type="reference">Enyo/Deimos - AArch64 registers by functional group<desc class="- topic/desc ">This section identifies the AArch64 registers by their functional groups     and applies to the registers in the core that are implementation defined or have     micro-architectural bit fields. Reset values are provided for these registers. </desc></xref></entry>
              <entry class="- topic/entry " colname="col3">r3p1</entry>
            </row>
          </tbody>
        </tgroup>
      </table>
      
    </section>
  </refbody>
</reference>