

================================================================
== Vitis HLS Report for 'dot_prod_Pipeline_compute'
================================================================
* Date:           Fri Oct 11 17:28:54 2024

* Version:        2021.2 (Build 3367213 on Tue Oct 19 02:47:39 MDT 2021)
* Project:        dot_prod
* Solution:       solution (Vitis Kernel Flow Target)
* Product family: virtexuplus
* Target device:  xcvu9p-flgb2104-2-i


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  4.00 ns|  2.291 ns|     1.08 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+-----+---------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline|
    |   min   |   max   |    min    |    max    | min | max |   Type  |
    +---------+---------+-----------+-----------+-----+-----+---------+
    |       21|       21|  84.000 ns|  84.000 ns|   21|   21|       no|
    +---------+---------+-----------+-----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------+---------+---------+----------+-----------+-----------+------+----------+
        |           |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-----------+---------+---------+----------+-----------+-----------+------+----------+
        |- compute  |       19|       19|         5|          1|          1|    16|       yes|
        +-----------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+---------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT   | URAM|
+---------------------+---------+------+---------+---------+-----+
|DSP                  |        -|     -|        -|        -|    -|
|Expression           |        -|     -|        0|       69|    -|
|FIFO                 |        -|     -|        -|        -|    -|
|Instance             |        -|     3|      165|       49|    -|
|Memory               |        -|     -|        -|        -|    -|
|Multiplexer          |        -|     -|        -|       45|    -|
|Register             |        -|     -|      207|       32|    -|
+---------------------+---------+------+---------+---------+-----+
|Total                |        0|     3|      372|      195|    0|
+---------------------+---------+------+---------+---------+-----+
|Available SLR        |     1440|  2280|   788160|   394080|  320|
+---------------------+---------+------+---------+---------+-----+
|Utilization SLR (%)  |        0|    ~0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+
|Available            |     4320|  6840|  2364480|  1182240|  960|
+---------------------+---------+------+---------+---------+-----+
|Utilization (%)      |        0|    ~0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+

+ Detail: 
    * Instance: 
    +-----------------------+--------------------+---------+----+-----+----+-----+
    |        Instance       |       Module       | BRAM_18K| DSP|  FF | LUT| URAM|
    +-----------------------+--------------------+---------+----+-----+----+-----+
    |mul_32s_32s_32_2_1_U5  |mul_32s_32s_32_2_1  |        0|   3|  165|  49|    0|
    +-----------------------+--------------------+---------+----+-----+----+-----+
    |Total                  |                    |        0|   3|  165|  49|    0|
    +-----------------------+--------------------+---------+----+-----+----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-------------------------+----------+----+---+----+------------+------------+
    |      Variable Name      | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-------------------------+----------+----+---+----+------------+------------+
    |add_ln43_fu_94_p2        |         +|   0|  0|  12|           5|           1|
    |vout_buffer_1_fu_118_p2  |         +|   0|  0|  39|          32|          32|
    |ap_ext_blocking_n        |       and|   0|  0|   2|           2|           2|
    |ap_int_blocking_n        |       and|   0|  0|   2|           2|           2|
    |ap_str_blocking_n        |       and|   0|  0|   2|           2|           2|
    |icmp_ln43_fu_88_p2       |      icmp|   0|  0|  10|           5|           6|
    |ap_enable_pp0            |       xor|   0|  0|   2|           1|           2|
    +-------------------------+----------+----+---+----+------------+------------+
    |Total                    |          |   0|  0|  69|          49|          47|
    +-------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------+----+-----------+-----+-----------+
    |           Name          | LUT| Input Size| Bits| Total Bits|
    +-------------------------+----+-----------+-----+-----------+
    |ap_done_int              |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1  |   9|          2|    1|          2|
    |ap_sig_allocacmp_i       |   9|          2|    5|         10|
    |i_1_fu_38                |   9|          2|    5|         10|
    |vout_buffer_fu_34        |   9|          2|   32|         64|
    +-------------------------+----+-----------+-----+-----------+
    |Total                    |  45|         10|   44|         88|
    +-------------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------------+----+----+-----+-----------+
    |               Name               | FF | LUT| Bits| Const Bits|
    +----------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                         |   1|   0|    1|          0|
    |ap_done_reg                       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter4           |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter1_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter2_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter3_reg  |   1|   0|    1|          0|
    |i_1_fu_38                         |   5|   0|    5|          0|
    |icmp_ln43_reg_147                 |   1|   0|    1|          0|
    |mul_ln44_reg_171                  |  32|   0|   32|          0|
    |va_buffer_load_reg_161            |  32|   0|   32|          0|
    |vb_buffer_load_reg_166            |  32|   0|   32|          0|
    |vout_buffer_fu_34                 |  32|   0|   32|          0|
    |icmp_ln43_reg_147                 |  64|  32|    1|          0|
    +----------------------------------+----+----+-----+-----------+
    |Total                             | 207|  32|  144|          0|
    +----------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------------------+-----+-----+------------+---------------------------+--------------+
|        RTL Ports       | Dir | Bits|  Protocol  |       Source Object       |    C Type    |
+------------------------+-----+-----+------------+---------------------------+--------------+
|ap_clk                  |   in|    1|  ap_ctrl_hs|  dot_prod_Pipeline_compute|  return value|
|ap_rst                  |   in|    1|  ap_ctrl_hs|  dot_prod_Pipeline_compute|  return value|
|ap_start                |   in|    1|  ap_ctrl_hs|  dot_prod_Pipeline_compute|  return value|
|ap_done                 |  out|    1|  ap_ctrl_hs|  dot_prod_Pipeline_compute|  return value|
|ap_idle                 |  out|    1|  ap_ctrl_hs|  dot_prod_Pipeline_compute|  return value|
|ap_ready                |  out|    1|  ap_ctrl_hs|  dot_prod_Pipeline_compute|  return value|
|ap_ext_blocking_n       |  out|    1|  ap_ctrl_hs|  dot_prod_Pipeline_compute|  return value|
|ap_str_blocking_n       |  out|    1|  ap_ctrl_hs|  dot_prod_Pipeline_compute|  return value|
|ap_int_blocking_n       |  out|    1|  ap_ctrl_hs|  dot_prod_Pipeline_compute|  return value|
|va_buffer_address0      |  out|    4|   ap_memory|                  va_buffer|         array|
|va_buffer_ce0           |  out|    1|   ap_memory|                  va_buffer|         array|
|va_buffer_q0            |   in|   32|   ap_memory|                  va_buffer|         array|
|vb_buffer_address0      |  out|    4|   ap_memory|                  vb_buffer|         array|
|vb_buffer_ce0           |  out|    1|   ap_memory|                  vb_buffer|         array|
|vb_buffer_q0            |   in|   32|   ap_memory|                  vb_buffer|         array|
|vout_buffer_out         |  out|   32|      ap_vld|            vout_buffer_out|       pointer|
|vout_buffer_out_ap_vld  |  out|    1|      ap_vld|            vout_buffer_out|       pointer|
+------------------------+-----+-----+------------+---------------------------+--------------+

