#-----------------------------------------------------------
# Vivado v2017.2 (64-bit)
# SW Build 1909853 on Thu Jun 15 18:39:09 MDT 2017
# IP Build 1909766 on Thu Jun 15 19:58:00 MDT 2017
# Start of session at: Fri Apr 26 13:46:44 2019
# Process ID: 20376
# Current directory: F:/DSD-II/Exercise6/Exercise6
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent19452 F:\DSD-II\Exercise6\Exercise6\Exercise6.xpr
# Log file: F:/DSD-II/Exercise6/Exercise6/vivado.log
# Journal file: F:/DSD-II/Exercise6/Exercise6\vivado.jou
#-----------------------------------------------------------
start_gui
open_project F:/DSD-II/Exercise6/Exercise6/Exercise6.xpr
update_compile_order -fileset sources_1
launch_simulation
source WriteBack_stagetb.tcl
open_run synth_1 -name synth_1
# Disabling source management mode.  This is to allow the top design properties to be set without GUI intervention.
set_property source_mgmt_mode None [current_project]
set_property top Memory_Stage [current_fileset]
# Re-enabling previously disabled source management mode.
set_property source_mgmt_mode All [current_project]
# Disabling source management mode.  This is to allow the top design properties to be set without GUI intervention.
set_property source_mgmt_mode None [current_project]
set_property top Memory_StageTB [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
# Re-enabling previously disabled source management mode.
set_property source_mgmt_mode All [current_project]
update_compile_order -fileset sources_1
update_compile_order -fileset sim_1
launch_simulation
source Memory_StageTB.tcl
launch_simulation -mode post-synthesis -type timing
source Memory_StageTB.tcl
launch_simulation -mode post-implementation -type timing
source Memory_StageTB.tcl
current_sim simulation_2
relaunch_sim
current_sim simulation_3
report_utilization -name utilization_1
open_run impl_1
reset_run synth_1
launch_runs impl_1 -jobs 6
wait_on_run impl_1
open_run impl_1
report_utilization -name utilization_1
current_sim simulation_1
# Disabling source management mode.  This is to allow the top design properties to be set without GUI intervention.
set_property source_mgmt_mode None [current_project]
set_property top WriteBack_Stage [current_fileset]
# Re-enabling previously disabled source management mode.
set_property source_mgmt_mode All [current_project]
# Disabling source management mode.  This is to allow the top design properties to be set without GUI intervention.
set_property source_mgmt_mode None [current_project]
set_property top WriteBack_stagetb [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
# Re-enabling previously disabled source management mode.
set_property source_mgmt_mode All [current_project]
update_compile_order -fileset sources_1
update_compile_order -fileset sim_1
reset_run synth_1
launch_runs synth_1 -jobs 6
wait_on_run synth_1
current_design synth_1
create_project project_1 F:/DSD-II/Exercise6/project_1 -part xc7k70tfbv676-1
add_files -norecurse {F:/DSD-II/Exercise6/Exercise6/Exercise6.srcs/sources_1/new/WriteBack_Stage.vhd F:/DSD-II/Exercise6/Exercise6/Exercise6.srcs/sim_1/new/WriteBack_StageTB.vhd}
update_compile_order -fileset sources_1
launch_runs synth_1 -jobs 6
wait_on_run synth_1
open_run synth_1 -name synth_1
launch_simulation -mode post-synthesis -type timing
current_project Exercise6
current_project project_1
config_webtalk -user on
create_run synth_2 -flow {Vivado Synthesis 2017} -strategy {Vivado Synthesis Defaults}
current_run [get_runs synth_2]
set_property -name {STEPS.SYNTH_DESIGN.ARGS.MORE OPTIONS} -value {-mode out_of_context} -objects [get_runs synth_2]
launch_runs synth_2 -jobs 6
wait_on_run synth_2
launch_simulation -mode post-synthesis -type timing
check_syntax
create_run synth_3 -flow {Vivado Synthesis 2017} -strategy {Vivado Synthesis Defaults}
set_property -name {STEPS.SYNTH_DESIGN.ARGS.MORE OPTIONS} -value {-mode out_of_context} -objects [get_runs synth_3]
current_run [get_runs synth_3]
launch_runs synth_3 -jobs 6
wait_on_run synth_3
launch_simulation -mode post-synthesis -type timing
launch_simulation
source WriteBack_stagetb.tcl
