\t (00:00:01) allegro 16.6 S026 (v16-6-112BY) Windows 32
\t (00:00:01)     Journal start - Thu Oct 08 21:22:42 2015
\t (00:00:01)         Host=NTB User=Pavel Pid=2980 CPUs=4
\t (00:00:01) CmdLine= C:\Program Files (x86)\OrCAD\tools\pcb\bin\allegro.exe -mpssession Pavel D:\Dokumenty\buk\kati\board\Kati.brd
\t (00:00:01) 
\t (00:00:04) Opening existing design...
\d (00:00:04) Design opened: D:/DOKUMENTY/BUK/KATI/BOARD/Kati.brd
\i (00:00:04) trapsize 3354
\i (00:00:04) trapsize 3293
\i (00:00:04) trapsize 3364
\i (00:00:04) trapsize 3427
\i (00:00:04) trapsize 3427
\i (00:00:05) generaledit 
\i (00:00:42) xhilite 
\i (00:00:43) xname_flush 
\i (00:00:43) done 
\i (00:00:43) generaledit 
\i (00:01:34) color192 
\i (00:01:34) setwindow cvf.dialog
\i (00:01:34) cvf layer_mode
\i (00:01:34) setwindow pcb
\i (00:01:34) generaledit 
\i (00:01:36) setwindow cvf.dialog
\i (00:01:36) cvf layers_visible stack-up stack-up/bottom TRUE
\i (00:01:36) cvf layers_visible stack-up stack-up/bottom FALSE
\i (00:01:36) cvf layers_visible stack-up stack-up/soldermask_top TRUE
\i (00:01:37) cvf layers_visible stack-up stack-up/soldermask_top FALSE
\i (00:01:38) cvf layers_visible stack-up stack-up/top TRUE
\i (00:01:39) cvf apply
\i (00:01:40) cvf okay
\i (00:02:54) setwindow pcb
\i (00:02:54) save 
\i (00:02:55) fillin yes 
\i (00:02:55) generaledit 
\i (00:02:56) exit 
\t (00:02:56)     Journal end - Thu Oct 08 21:25:37 2015
