$date
	Sat May 13 15:48:53 2023
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module counter_tb $end
$var wire 4 ! count [3:0] $end
$var reg 1 " clear $end
$var reg 1 # clock $end
$scope module DUT $end
$var wire 1 " clear $end
$var wire 1 # clock $end
$var reg 4 $ count [3:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b0 $
0#
1"
b0 !
$end
#10
1#
0"
#20
b1 !
b1 $
0#
#30
1#
#40
b10 !
b10 $
0#
#50
1#
#60
b11 !
b11 $
0#
#70
1#
#80
b100 !
b100 $
0#
#90
1#
#100
b101 !
b101 $
0#
#110
1#
#120
b110 !
b110 $
0#
#130
1#
#140
b111 !
b111 $
0#
#150
1#
#160
b0 !
b0 $
0#
1"
