V 000035 56 403 1268928661298 AND2
(_unit AND2
	(_specify
		(_specparam tpdLH_A_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_A_to_Y real (0.1 0.1 0.1))
		(_specparam tpdLH_B_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_B_to_Y real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 884
			(_port A in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 885
			(_port B in )
			(_port Y out )
		)
	)
)
V 000036 56 404 1268928661309 AND2A
(_unit AND2A
	(_specify
		(_specparam tpdLH_A_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_A_to_Y real (0.1 0.1 0.1))
		(_specparam tpdLH_B_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_B_to_Y real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 925
			(_port A in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 926
			(_port B in )
			(_port Y out )
		)
	)
)
V 000036 56 404 1268928661314 AND2B
(_unit AND2B
	(_specify
		(_specparam tpdLH_A_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_A_to_Y real (0.1 0.1 0.1))
		(_specparam tpdLH_B_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_B_to_Y real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 967
			(_port A in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 968
			(_port B in )
			(_port Y out )
		)
	)
)
V 000035 56 574 1268928661319 AND3
(_unit AND3
	(_specify
		(_specparam tpdLH_A_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_A_to_Y real (0.1 0.1 0.1))
		(_specparam tpdLH_B_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_B_to_Y real (0.1 0.1 0.1))
		(_specparam tpdLH_C_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_C_to_Y real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 1011
			(_port A in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 1012
			(_port B in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 1013
			(_port C in )
			(_port Y out )
		)
	)
)
V 000036 56 575 1268928661325 AND3A
(_unit AND3A
	(_specify
		(_specparam tpdLH_A_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_A_to_Y real (0.1 0.1 0.1))
		(_specparam tpdLH_B_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_B_to_Y real (0.1 0.1 0.1))
		(_specparam tpdLH_C_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_C_to_Y real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 1057
			(_port A in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 1058
			(_port B in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 1059
			(_port C in )
			(_port Y out )
		)
	)
)
V 000036 56 575 1268928661340 AND3B
(_unit AND3B
	(_specify
		(_specparam tpdLH_A_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_A_to_Y real (0.1 0.1 0.1))
		(_specparam tpdLH_B_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_B_to_Y real (0.1 0.1 0.1))
		(_specparam tpdLH_C_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_C_to_Y real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 1104
			(_port A in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 1105
			(_port B in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 1106
			(_port C in )
			(_port Y out )
		)
	)
)
V 000036 56 575 1268928661345 AND3C
(_unit AND3C
	(_specify
		(_specparam tpdLH_A_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_A_to_Y real (0.1 0.1 0.1))
		(_specparam tpdLH_B_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_B_to_Y real (0.1 0.1 0.1))
		(_specparam tpdLH_C_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_C_to_Y real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 1152
			(_port A in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 1153
			(_port B in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 1154
			(_port C in )
			(_port Y out )
		)
	)
)
V 000035 56 574 1268928661350 AO12
(_unit AO12
	(_specify
		(_specparam tpdLH_A_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_A_to_Y real (0.1 0.1 0.1))
		(_specparam tpdLH_B_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_B_to_Y real (0.1 0.1 0.1))
		(_specparam tpdLH_C_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_C_to_Y real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 1205
			(_port A in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 1206
			(_port B in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 1207
			(_port C in )
			(_port Y out )
		)
	)
)
V 000035 56 574 1268928661355 AO13
(_unit AO13
	(_specify
		(_specparam tpdLH_A_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_A_to_Y real (0.1 0.1 0.1))
		(_specparam tpdLH_B_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_B_to_Y real (0.1 0.1 0.1))
		(_specparam tpdLH_C_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_C_to_Y real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 1254
			(_port A in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 1255
			(_port B in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 1256
			(_port C in )
			(_port Y out )
		)
	)
)
V 000035 56 574 1268928661371 AO14
(_unit AO14
	(_specify
		(_specparam tpdLH_A_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_A_to_Y real (0.1 0.1 0.1))
		(_specparam tpdLH_B_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_B_to_Y real (0.1 0.1 0.1))
		(_specparam tpdLH_C_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_C_to_Y real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 1307
			(_port A in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 1308
			(_port B in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 1309
			(_port C in )
			(_port Y out )
		)
	)
)
V 000035 56 574 1268928661387 AO15
(_unit AO15
	(_specify
		(_specparam tpdLH_A_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_A_to_Y real (0.1 0.1 0.1))
		(_specparam tpdLH_B_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_B_to_Y real (0.1 0.1 0.1))
		(_specparam tpdLH_C_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_C_to_Y real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 1360
			(_port A in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 1361
			(_port B in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 1362
			(_port C in )
			(_port Y out )
		)
	)
)
V 000035 56 574 1268928661392 AO16
(_unit AO16
	(_specify
		(_specparam tpdLH_A_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_A_to_Y real (0.1 0.1 0.1))
		(_specparam tpdLH_B_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_B_to_Y real (0.1 0.1 0.1))
		(_specparam tpdLH_C_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_C_to_Y real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 1409
			(_port A in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 1410
			(_port B in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 1411
			(_port C in )
			(_port Y out )
		)
	)
)
V 000035 56 574 1268928661397 AO17
(_unit AO17
	(_specify
		(_specparam tpdLH_A_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_A_to_Y real (0.1 0.1 0.1))
		(_specparam tpdLH_B_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_B_to_Y real (0.1 0.1 0.1))
		(_specparam tpdLH_C_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_C_to_Y real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 1462
			(_port A in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 1463
			(_port B in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 1464
			(_port C in )
			(_port Y out )
		)
	)
)
V 000035 56 574 1268928661402 AO18
(_unit AO18
	(_specify
		(_specparam tpdLH_A_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_A_to_Y real (0.1 0.1 0.1))
		(_specparam tpdLH_B_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_B_to_Y real (0.1 0.1 0.1))
		(_specparam tpdLH_C_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_C_to_Y real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 1512
			(_port A in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 1513
			(_port B in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 1514
			(_port C in )
			(_port Y out )
		)
	)
)
V 000034 56 573 1268928661407 AO1
(_unit AO1
	(_specify
		(_specparam tpdLH_A_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_A_to_Y real (0.1 0.1 0.1))
		(_specparam tpdLH_B_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_B_to_Y real (0.1 0.1 0.1))
		(_specparam tpdLH_C_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_C_to_Y real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 1557
			(_port A in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 1558
			(_port B in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 1559
			(_port C in )
			(_port Y out )
		)
	)
)
V 000035 56 574 1268928661418 AO1A
(_unit AO1A
	(_specify
		(_specparam tpdLH_A_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_A_to_Y real (0.1 0.1 0.1))
		(_specparam tpdLH_B_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_B_to_Y real (0.1 0.1 0.1))
		(_specparam tpdLH_C_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_C_to_Y real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 1603
			(_port A in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 1604
			(_port B in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 1605
			(_port C in )
			(_port Y out )
		)
	)
)
V 000035 56 574 1268928661423 AO1B
(_unit AO1B
	(_specify
		(_specparam tpdLH_A_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_A_to_Y real (0.1 0.1 0.1))
		(_specparam tpdLH_B_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_B_to_Y real (0.1 0.1 0.1))
		(_specparam tpdLH_C_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_C_to_Y real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 1649
			(_port A in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 1650
			(_port B in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 1651
			(_port C in )
			(_port Y out )
		)
	)
)
V 000035 56 574 1268928661428 AO1C
(_unit AO1C
	(_specify
		(_specparam tpdLH_A_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_A_to_Y real (0.1 0.1 0.1))
		(_specparam tpdLH_B_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_B_to_Y real (0.1 0.1 0.1))
		(_specparam tpdLH_C_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_C_to_Y real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 1696
			(_port A in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 1697
			(_port B in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 1698
			(_port C in )
			(_port Y out )
		)
	)
)
V 000035 56 574 1268928661433 AO1D
(_unit AO1D
	(_specify
		(_specparam tpdLH_A_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_A_to_Y real (0.1 0.1 0.1))
		(_specparam tpdLH_B_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_B_to_Y real (0.1 0.1 0.1))
		(_specparam tpdLH_C_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_C_to_Y real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 1743
			(_port A in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 1744
			(_port B in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 1745
			(_port C in )
			(_port Y out )
		)
	)
)
V 000035 56 574 1268928661438 AO1E
(_unit AO1E
	(_specify
		(_specparam tpdLH_A_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_A_to_Y real (0.1 0.1 0.1))
		(_specparam tpdLH_B_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_B_to_Y real (0.1 0.1 0.1))
		(_specparam tpdLH_C_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_C_to_Y real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 1791
			(_port A in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 1792
			(_port B in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 1793
			(_port C in )
			(_port Y out )
		)
	)
)
V 000035 56 574 1268928661443 AOI1
(_unit AOI1
	(_specify
		(_specparam tpdLH_A_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_A_to_Y real (0.1 0.1 0.1))
		(_specparam tpdLH_B_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_B_to_Y real (0.1 0.1 0.1))
		(_specparam tpdLH_C_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_C_to_Y real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 1836
			(_port A in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 1837
			(_port B in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 1838
			(_port C in )
			(_port Y out )
		)
	)
)
V 000036 56 575 1268928661450 AOI1A
(_unit AOI1A
	(_specify
		(_specparam tpdLH_A_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_A_to_Y real (0.1 0.1 0.1))
		(_specparam tpdLH_B_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_B_to_Y real (0.1 0.1 0.1))
		(_specparam tpdLH_C_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_C_to_Y real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 1882
			(_port A in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 1883
			(_port B in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 1884
			(_port C in )
			(_port Y out )
		)
	)
)
V 000036 56 575 1268928661466 AOI1B
(_unit AOI1B
	(_specify
		(_specparam tpdLH_A_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_A_to_Y real (0.1 0.1 0.1))
		(_specparam tpdLH_B_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_B_to_Y real (0.1 0.1 0.1))
		(_specparam tpdLH_C_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_C_to_Y real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 1928
			(_port A in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 1929
			(_port B in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 1930
			(_port C in )
			(_port Y out )
		)
	)
)
V 000036 56 575 1268928661471 AOI1C
(_unit AOI1C
	(_specify
		(_specparam tpdLH_A_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_A_to_Y real (0.1 0.1 0.1))
		(_specparam tpdLH_B_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_B_to_Y real (0.1 0.1 0.1))
		(_specparam tpdLH_C_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_C_to_Y real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 1975
			(_port A in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 1976
			(_port B in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 1977
			(_port C in )
			(_port Y out )
		)
	)
)
V 000036 56 575 1268928661481 AOI1D
(_unit AOI1D
	(_specify
		(_specparam tpdLH_A_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_A_to_Y real (0.1 0.1 0.1))
		(_specparam tpdLH_B_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_B_to_Y real (0.1 0.1 0.1))
		(_specparam tpdLH_C_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_C_to_Y real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 2023
			(_port A in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 2024
			(_port B in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 2025
			(_port C in )
			(_port Y out )
		)
	)
)
V 000035 56 574 1268928661497 AOI5
(_unit AOI5
	(_specify
		(_specparam tpdLH_A_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_A_to_Y real (0.1 0.1 0.1))
		(_specparam tpdLH_B_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_B_to_Y real (0.1 0.1 0.1))
		(_specparam tpdLH_C_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_C_to_Y real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 2072
			(_port A in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 2073
			(_port B in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 2074
			(_port C in )
			(_port Y out )
		)
	)
)
V 000034 56 573 1268928661527 AX1
(_unit AX1
	(_specify
		(_specparam tpdLH_A_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_A_to_Y real (0.1 0.1 0.1))
		(_specparam tpdLH_B_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_B_to_Y real (0.1 0.1 0.1))
		(_specparam tpdLH_C_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_C_to_Y real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 2118
			(_port A in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 2119
			(_port B in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 2120
			(_port C in )
			(_port Y out )
		)
	)
)
V 000035 56 574 1268928661532 AX1A
(_unit AX1A
	(_specify
		(_specparam tpdLH_A_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_A_to_Y real (0.1 0.1 0.1))
		(_specparam tpdLH_B_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_B_to_Y real (0.1 0.1 0.1))
		(_specparam tpdLH_C_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_C_to_Y real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 2164
			(_port A in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 2165
			(_port B in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 2166
			(_port C in )
			(_port Y out )
		)
	)
)
V 000035 56 574 1268928661537 AX1B
(_unit AX1B
	(_specify
		(_specparam tpdLH_A_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_A_to_Y real (0.1 0.1 0.1))
		(_specparam tpdLH_B_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_B_to_Y real (0.1 0.1 0.1))
		(_specparam tpdLH_C_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_C_to_Y real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 2211
			(_port A in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 2212
			(_port B in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 2213
			(_port C in )
			(_port Y out )
		)
	)
)
V 000035 56 574 1268928661542 AX1C
(_unit AX1C
	(_specify
		(_specparam tpdLH_A_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_A_to_Y real (0.1 0.1 0.1))
		(_specparam tpdLH_B_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_B_to_Y real (0.1 0.1 0.1))
		(_specparam tpdLH_C_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_C_to_Y real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 2256
			(_port A in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 2257
			(_port B in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 2258
			(_port C in )
			(_port Y out )
		)
	)
)
V 000035 56 574 1268928661547 AX1D
(_unit AX1D
	(_specify
		(_specparam tpdLH_A_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_A_to_Y real (0.1 0.1 0.1))
		(_specparam tpdLH_B_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_B_to_Y real (0.1 0.1 0.1))
		(_specparam tpdLH_C_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_C_to_Y real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 2303
			(_port A in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 2304
			(_port B in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 2305
			(_port C in )
			(_port Y out )
		)
	)
)
V 000035 56 574 1268928661552 AX1E
(_unit AX1E
	(_specify
		(_specparam tpdLH_A_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_A_to_Y real (0.1 0.1 0.1))
		(_specparam tpdLH_B_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_B_to_Y real (0.1 0.1 0.1))
		(_specparam tpdLH_C_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_C_to_Y real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 2348
			(_port A in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 2349
			(_port B in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 2350
			(_port C in )
			(_port Y out )
		)
	)
)
V 000035 56 574 1268928661559 AXO1
(_unit AXO1
	(_specify
		(_specparam tpdLH_A_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_A_to_Y real (0.1 0.1 0.1))
		(_specparam tpdLH_B_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_B_to_Y real (0.1 0.1 0.1))
		(_specparam tpdLH_C_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_C_to_Y real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 2396
			(_port A in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 2397
			(_port B in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 2398
			(_port C in )
			(_port Y out )
		)
	)
)
V 000035 56 574 1268928661564 AXO2
(_unit AXO2
	(_specify
		(_specparam tpdLH_A_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_A_to_Y real (0.1 0.1 0.1))
		(_specparam tpdLH_B_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_B_to_Y real (0.1 0.1 0.1))
		(_specparam tpdLH_C_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_C_to_Y real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 2445
			(_port A in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 2446
			(_port B in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 2447
			(_port C in )
			(_port Y out )
		)
	)
)
V 000035 56 574 1268928661569 AXO3
(_unit AXO3
	(_specify
		(_specparam tpdLH_A_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_A_to_Y real (0.1 0.1 0.1))
		(_specparam tpdLH_B_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_B_to_Y real (0.1 0.1 0.1))
		(_specparam tpdLH_C_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_C_to_Y real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 2493
			(_port A in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 2494
			(_port B in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 2495
			(_port C in )
			(_port Y out )
		)
	)
)
V 000035 56 574 1268928661575 AXO5
(_unit AXO5
	(_specify
		(_specparam tpdLH_A_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_A_to_Y real (0.1 0.1 0.1))
		(_specparam tpdLH_B_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_B_to_Y real (0.1 0.1 0.1))
		(_specparam tpdLH_C_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_C_to_Y real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 2542
			(_port A in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 2543
			(_port B in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 2544
			(_port C in )
			(_port Y out )
		)
	)
)
V 000035 56 574 1268928661591 AXO6
(_unit AXO6
	(_specify
		(_specparam tpdLH_A_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_A_to_Y real (0.1 0.1 0.1))
		(_specparam tpdLH_B_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_B_to_Y real (0.1 0.1 0.1))
		(_specparam tpdLH_C_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_C_to_Y real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 2590
			(_port A in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 2591
			(_port B in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 2592
			(_port C in )
			(_port Y out )
		)
	)
)
V 000035 56 574 1268928661605 AXO7
(_unit AXO7
	(_specify
		(_specparam tpdLH_A_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_A_to_Y real (0.1 0.1 0.1))
		(_specparam tpdLH_B_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_B_to_Y real (0.1 0.1 0.1))
		(_specparam tpdLH_C_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_C_to_Y real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 2639
			(_port A in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 2640
			(_port B in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 2641
			(_port C in )
			(_port Y out )
		)
	)
)
V 000036 56 575 1268928661610 AXOI1
(_unit AXOI1
	(_specify
		(_specparam tpdLH_A_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_A_to_Y real (0.1 0.1 0.1))
		(_specparam tpdLH_B_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_B_to_Y real (0.1 0.1 0.1))
		(_specparam tpdLH_C_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_C_to_Y real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 2687
			(_port A in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 2688
			(_port B in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 2689
			(_port C in )
			(_port Y out )
		)
	)
)
V 000036 56 575 1268928661615 AXOI2
(_unit AXOI2
	(_specify
		(_specparam tpdLH_A_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_A_to_Y real (0.1 0.1 0.1))
		(_specparam tpdLH_B_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_B_to_Y real (0.1 0.1 0.1))
		(_specparam tpdLH_C_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_C_to_Y real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 2736
			(_port A in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 2737
			(_port B in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 2738
			(_port C in )
			(_port Y out )
		)
	)
)
V 000036 56 575 1268928661620 AXOI3
(_unit AXOI3
	(_specify
		(_specparam tpdLH_A_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_A_to_Y real (0.1 0.1 0.1))
		(_specparam tpdLH_B_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_B_to_Y real (0.1 0.1 0.1))
		(_specparam tpdLH_C_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_C_to_Y real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 2784
			(_port A in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 2785
			(_port B in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 2786
			(_port C in )
			(_port Y out )
		)
	)
)
V 000036 56 575 1268928661625 AXOI4
(_unit AXOI4
	(_specify
		(_specparam tpdLH_A_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_A_to_Y real (0.1 0.1 0.1))
		(_specparam tpdLH_B_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_B_to_Y real (0.1 0.1 0.1))
		(_specparam tpdLH_C_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_C_to_Y real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 2832
			(_port A in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 2833
			(_port B in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 2834
			(_port C in )
			(_port Y out )
		)
	)
)
V 000036 56 575 1268928661638 AXOI5
(_unit AXOI5
	(_specify
		(_specparam tpdLH_A_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_A_to_Y real (0.1 0.1 0.1))
		(_specparam tpdLH_B_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_B_to_Y real (0.1 0.1 0.1))
		(_specparam tpdLH_C_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_C_to_Y real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 2881
			(_port A in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 2882
			(_port B in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 2883
			(_port C in )
			(_port Y out )
		)
	)
)
V 000036 56 575 1268928661643 AXOI7
(_unit AXOI7
	(_specify
		(_specparam tpdLH_A_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_A_to_Y real (0.1 0.1 0.1))
		(_specparam tpdLH_B_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_B_to_Y real (0.1 0.1 0.1))
		(_specparam tpdLH_C_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_C_to_Y real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 2930
			(_port A in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 2931
			(_port B in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 2932
			(_port C in )
			(_port Y out )
		)
	)
)
V 000037 56 1405 1268928661652 BIBUF
(_unit BIBUF
	(_specify
		(_specparam tpdLH_E_to_PAD real (0.0 0.0 0.0))
		(_specparam tpdHL_E_to_PAD real (0.0 0.0 0.0))
		(_specparam tpdLZ_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZL_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHZ_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZH_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdLH_D_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHL_D_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdLH_PAD_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_PAD_to_Y real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 2981
			(_port E in )
			(_port PAD out )
		)
		(_modpath parallel unknown 0 2983
			(_port D in )
			(_port PAD out )
		)
		(_modpath parallel unknown 0 2984
			(_port D in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 2985
			(_port E in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 2986
			(_port PAD in )
			(_port Y out )
		)
		(_tchk width 0 2988
			(_port PAD (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 2989
			(_port PAD (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 2990
			(_port D (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 2991
			(_port D (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 2992
			(_port E (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 2993
			(_port E (posedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000046 56 268 1268928661657 BIBUF_OPEND_MSS
(_unit BIBUF_OPEND_MSS
	(_specify
		(_modpath parallel unknown 0 3020
			(_port E in )
			(_port PAD out )
		)
		(_modpath parallel unknown 0 3022
			(_port E in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 3023
			(_port PAD in )
			(_port Y out )
		)
	)
)
V 000041 56 1409 1268928661668 BIBUF_MSS
(_unit BIBUF_MSS
	(_specify
		(_specparam tpdLH_E_to_PAD real (0.0 0.0 0.0))
		(_specparam tpdHL_E_to_PAD real (0.0 0.0 0.0))
		(_specparam tpdLZ_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZL_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHZ_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZH_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdLH_D_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHL_D_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdLH_PAD_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_PAD_to_Y real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 3070
			(_port E in )
			(_port PAD out )
		)
		(_modpath parallel unknown 0 3072
			(_port D in )
			(_port PAD out )
		)
		(_modpath parallel unknown 0 3073
			(_port D in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 3074
			(_port E in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 3075
			(_port PAD in )
			(_port Y out )
		)
		(_tchk width 0 3077
			(_port PAD (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 3078
			(_port PAD (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 3079
			(_port D (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 3080
			(_port D (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 3081
			(_port E (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 3082
			(_port E (posedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000042 56 1410 1268928661699 BIBUF_F_12
(_unit BIBUF_F_12
	(_specify
		(_specparam tpdLH_E_to_PAD real (0.0 0.0 0.0))
		(_specparam tpdHL_E_to_PAD real (0.0 0.0 0.0))
		(_specparam tpdLZ_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZL_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHZ_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZH_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdLH_D_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHL_D_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdLH_PAD_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_PAD_to_Y real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 3132
			(_port E in )
			(_port PAD out )
		)
		(_modpath parallel unknown 0 3134
			(_port D in )
			(_port PAD out )
		)
		(_modpath parallel unknown 0 3135
			(_port D in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 3136
			(_port E in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 3137
			(_port PAD in )
			(_port Y out )
		)
		(_tchk width 0 3139
			(_port PAD (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 3140
			(_port PAD (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 3141
			(_port D (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 3142
			(_port D (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 3143
			(_port E (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 3144
			(_port E (posedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000043 56 1411 1268928661704 BIBUF_F_12D
(_unit BIBUF_F_12D
	(_specify
		(_specparam tpdLH_E_to_PAD real (0.0 0.0 0.0))
		(_specparam tpdHL_E_to_PAD real (0.0 0.0 0.0))
		(_specparam tpdLZ_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZL_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHZ_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZH_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdLH_D_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHL_D_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdLH_PAD_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_PAD_to_Y real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 3195
			(_port E in )
			(_port PAD out )
		)
		(_modpath parallel unknown 0 3197
			(_port D in )
			(_port PAD out )
		)
		(_modpath parallel unknown 0 3198
			(_port D in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 3199
			(_port E in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 3200
			(_port PAD in )
			(_port Y out )
		)
		(_tchk width 0 3202
			(_port PAD (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 3203
			(_port PAD (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 3204
			(_port D (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 3205
			(_port D (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 3206
			(_port E (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 3207
			(_port E (posedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000043 56 1411 1268928661709 BIBUF_F_12U
(_unit BIBUF_F_12U
	(_specify
		(_specparam tpdLH_E_to_PAD real (0.0 0.0 0.0))
		(_specparam tpdHL_E_to_PAD real (0.0 0.0 0.0))
		(_specparam tpdLZ_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZL_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHZ_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZH_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdLH_D_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHL_D_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdLH_PAD_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_PAD_to_Y real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 3258
			(_port E in )
			(_port PAD out )
		)
		(_modpath parallel unknown 0 3260
			(_port D in )
			(_port PAD out )
		)
		(_modpath parallel unknown 0 3261
			(_port D in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 3262
			(_port E in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 3263
			(_port PAD in )
			(_port Y out )
		)
		(_tchk width 0 3265
			(_port PAD (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 3266
			(_port PAD (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 3267
			(_port D (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 3268
			(_port D (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 3269
			(_port E (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 3270
			(_port E (posedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000042 56 1410 1268928661714 BIBUF_F_16
(_unit BIBUF_F_16
	(_specify
		(_specparam tpdLH_E_to_PAD real (0.0 0.0 0.0))
		(_specparam tpdHL_E_to_PAD real (0.0 0.0 0.0))
		(_specparam tpdLZ_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZL_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHZ_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZH_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdLH_D_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHL_D_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdLH_PAD_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_PAD_to_Y real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 3320
			(_port E in )
			(_port PAD out )
		)
		(_modpath parallel unknown 0 3322
			(_port D in )
			(_port PAD out )
		)
		(_modpath parallel unknown 0 3323
			(_port D in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 3324
			(_port E in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 3325
			(_port PAD in )
			(_port Y out )
		)
		(_tchk width 0 3327
			(_port PAD (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 3328
			(_port PAD (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 3329
			(_port D (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 3330
			(_port D (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 3331
			(_port E (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 3332
			(_port E (posedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000043 56 1411 1268928661719 BIBUF_F_16D
(_unit BIBUF_F_16D
	(_specify
		(_specparam tpdLH_E_to_PAD real (0.0 0.0 0.0))
		(_specparam tpdHL_E_to_PAD real (0.0 0.0 0.0))
		(_specparam tpdLZ_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZL_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHZ_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZH_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdLH_D_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHL_D_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdLH_PAD_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_PAD_to_Y real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 3383
			(_port E in )
			(_port PAD out )
		)
		(_modpath parallel unknown 0 3385
			(_port D in )
			(_port PAD out )
		)
		(_modpath parallel unknown 0 3386
			(_port D in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 3387
			(_port E in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 3388
			(_port PAD in )
			(_port Y out )
		)
		(_tchk width 0 3390
			(_port PAD (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 3391
			(_port PAD (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 3392
			(_port D (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 3393
			(_port D (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 3394
			(_port E (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 3395
			(_port E (posedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000043 56 1411 1268928661724 BIBUF_F_16U
(_unit BIBUF_F_16U
	(_specify
		(_specparam tpdLH_E_to_PAD real (0.0 0.0 0.0))
		(_specparam tpdHL_E_to_PAD real (0.0 0.0 0.0))
		(_specparam tpdLZ_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZL_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHZ_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZH_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdLH_D_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHL_D_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdLH_PAD_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_PAD_to_Y real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 3446
			(_port E in )
			(_port PAD out )
		)
		(_modpath parallel unknown 0 3448
			(_port D in )
			(_port PAD out )
		)
		(_modpath parallel unknown 0 3449
			(_port D in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 3450
			(_port E in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 3451
			(_port PAD in )
			(_port Y out )
		)
		(_tchk width 0 3453
			(_port PAD (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 3454
			(_port PAD (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 3455
			(_port D (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 3456
			(_port D (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 3457
			(_port E (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 3458
			(_port E (posedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000042 56 1410 1268928661730 BIBUF_F_24
(_unit BIBUF_F_24
	(_specify
		(_specparam tpdLH_E_to_PAD real (0.0 0.0 0.0))
		(_specparam tpdHL_E_to_PAD real (0.0 0.0 0.0))
		(_specparam tpdLZ_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZL_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHZ_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZH_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdLH_D_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHL_D_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdLH_PAD_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_PAD_to_Y real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 3508
			(_port E in )
			(_port PAD out )
		)
		(_modpath parallel unknown 0 3510
			(_port D in )
			(_port PAD out )
		)
		(_modpath parallel unknown 0 3511
			(_port D in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 3512
			(_port E in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 3513
			(_port PAD in )
			(_port Y out )
		)
		(_tchk width 0 3515
			(_port PAD (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 3516
			(_port PAD (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 3517
			(_port D (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 3518
			(_port D (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 3519
			(_port E (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 3520
			(_port E (posedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000043 56 1411 1268928661735 BIBUF_F_24D
(_unit BIBUF_F_24D
	(_specify
		(_specparam tpdLH_E_to_PAD real (0.0 0.0 0.0))
		(_specparam tpdHL_E_to_PAD real (0.0 0.0 0.0))
		(_specparam tpdLZ_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZL_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHZ_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZH_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdLH_D_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHL_D_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdLH_PAD_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_PAD_to_Y real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 3571
			(_port E in )
			(_port PAD out )
		)
		(_modpath parallel unknown 0 3573
			(_port D in )
			(_port PAD out )
		)
		(_modpath parallel unknown 0 3574
			(_port D in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 3575
			(_port E in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 3576
			(_port PAD in )
			(_port Y out )
		)
		(_tchk width 0 3578
			(_port PAD (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 3579
			(_port PAD (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 3580
			(_port D (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 3581
			(_port D (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 3582
			(_port E (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 3583
			(_port E (posedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000043 56 1411 1268928661740 BIBUF_F_24U
(_unit BIBUF_F_24U
	(_specify
		(_specparam tpdLH_E_to_PAD real (0.0 0.0 0.0))
		(_specparam tpdHL_E_to_PAD real (0.0 0.0 0.0))
		(_specparam tpdLZ_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZL_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHZ_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZH_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdLH_D_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHL_D_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdLH_PAD_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_PAD_to_Y real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 3634
			(_port E in )
			(_port PAD out )
		)
		(_modpath parallel unknown 0 3636
			(_port D in )
			(_port PAD out )
		)
		(_modpath parallel unknown 0 3637
			(_port D in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 3638
			(_port E in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 3639
			(_port PAD in )
			(_port Y out )
		)
		(_tchk width 0 3641
			(_port PAD (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 3642
			(_port PAD (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 3643
			(_port D (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 3644
			(_port D (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 3645
			(_port E (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 3646
			(_port E (posedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000041 56 1409 1268928661746 BIBUF_F_8
(_unit BIBUF_F_8
	(_specify
		(_specparam tpdLH_E_to_PAD real (0.0 0.0 0.0))
		(_specparam tpdHL_E_to_PAD real (0.0 0.0 0.0))
		(_specparam tpdLZ_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZL_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHZ_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZH_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdLH_D_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHL_D_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdLH_PAD_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_PAD_to_Y real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 3696
			(_port E in )
			(_port PAD out )
		)
		(_modpath parallel unknown 0 3698
			(_port D in )
			(_port PAD out )
		)
		(_modpath parallel unknown 0 3699
			(_port D in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 3700
			(_port E in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 3701
			(_port PAD in )
			(_port Y out )
		)
		(_tchk width 0 3703
			(_port PAD (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 3704
			(_port PAD (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 3705
			(_port D (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 3706
			(_port D (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 3707
			(_port E (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 3708
			(_port E (posedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000042 56 1410 1268928661751 BIBUF_F_8D
(_unit BIBUF_F_8D
	(_specify
		(_specparam tpdLH_E_to_PAD real (0.0 0.0 0.0))
		(_specparam tpdHL_E_to_PAD real (0.0 0.0 0.0))
		(_specparam tpdLZ_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZL_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHZ_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZH_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdLH_D_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHL_D_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdLH_PAD_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_PAD_to_Y real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 3759
			(_port E in )
			(_port PAD out )
		)
		(_modpath parallel unknown 0 3761
			(_port D in )
			(_port PAD out )
		)
		(_modpath parallel unknown 0 3762
			(_port D in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 3763
			(_port E in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 3764
			(_port PAD in )
			(_port Y out )
		)
		(_tchk width 0 3766
			(_port PAD (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 3767
			(_port PAD (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 3768
			(_port D (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 3769
			(_port D (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 3770
			(_port E (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 3771
			(_port E (posedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000042 56 1410 1268928661763 BIBUF_F_8U
(_unit BIBUF_F_8U
	(_specify
		(_specparam tpdLH_E_to_PAD real (0.0 0.0 0.0))
		(_specparam tpdHL_E_to_PAD real (0.0 0.0 0.0))
		(_specparam tpdLZ_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZL_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHZ_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZH_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdLH_D_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHL_D_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdLH_PAD_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_PAD_to_Y real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 3822
			(_port E in )
			(_port PAD out )
		)
		(_modpath parallel unknown 0 3824
			(_port D in )
			(_port PAD out )
		)
		(_modpath parallel unknown 0 3825
			(_port D in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 3826
			(_port E in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 3827
			(_port PAD in )
			(_port Y out )
		)
		(_tchk width 0 3829
			(_port PAD (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 3830
			(_port PAD (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 3831
			(_port D (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 3832
			(_port D (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 3833
			(_port E (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 3834
			(_port E (posedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000046 56 1414 1268928661768 BIBUF_LVCMOS15
(_unit BIBUF_LVCMOS15
	(_specify
		(_specparam tpdLH_E_to_PAD real (0.0 0.0 0.0))
		(_specparam tpdHL_E_to_PAD real (0.0 0.0 0.0))
		(_specparam tpdLZ_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZL_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHZ_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZH_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdLH_D_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHL_D_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdLH_PAD_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_PAD_to_Y real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 3884
			(_port E in )
			(_port PAD out )
		)
		(_modpath parallel unknown 0 3886
			(_port D in )
			(_port PAD out )
		)
		(_modpath parallel unknown 0 3887
			(_port D in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 3888
			(_port E in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 3889
			(_port PAD in )
			(_port Y out )
		)
		(_tchk width 0 3891
			(_port PAD (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 3892
			(_port PAD (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 3893
			(_port D (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 3894
			(_port D (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 3895
			(_port E (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 3896
			(_port E (posedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000047 56 1415 1268928661793 BIBUF_LVCMOS15D
(_unit BIBUF_LVCMOS15D
	(_specify
		(_specparam tpdLH_E_to_PAD real (0.0 0.0 0.0))
		(_specparam tpdHL_E_to_PAD real (0.0 0.0 0.0))
		(_specparam tpdLZ_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZL_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHZ_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZH_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdLH_D_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHL_D_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdLH_PAD_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_PAD_to_Y real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 3947
			(_port E in )
			(_port PAD out )
		)
		(_modpath parallel unknown 0 3949
			(_port D in )
			(_port PAD out )
		)
		(_modpath parallel unknown 0 3950
			(_port D in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 3951
			(_port E in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 3952
			(_port PAD in )
			(_port Y out )
		)
		(_tchk width 0 3954
			(_port PAD (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 3955
			(_port PAD (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 3956
			(_port D (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 3957
			(_port D (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 3958
			(_port E (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 3959
			(_port E (posedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000047 56 1415 1268928661798 BIBUF_LVCMOS15U
(_unit BIBUF_LVCMOS15U
	(_specify
		(_specparam tpdLH_E_to_PAD real (0.0 0.0 0.0))
		(_specparam tpdHL_E_to_PAD real (0.0 0.0 0.0))
		(_specparam tpdLZ_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZL_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHZ_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZH_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdLH_D_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHL_D_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdLH_PAD_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_PAD_to_Y real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 4010
			(_port E in )
			(_port PAD out )
		)
		(_modpath parallel unknown 0 4012
			(_port D in )
			(_port PAD out )
		)
		(_modpath parallel unknown 0 4013
			(_port D in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 4014
			(_port E in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 4015
			(_port PAD in )
			(_port Y out )
		)
		(_tchk width 0 4017
			(_port PAD (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 4018
			(_port PAD (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 4019
			(_port D (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 4020
			(_port D (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 4021
			(_port E (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 4022
			(_port E (posedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000046 56 1414 1268928661803 BIBUF_LVCMOS18
(_unit BIBUF_LVCMOS18
	(_specify
		(_specparam tpdLH_E_to_PAD real (0.0 0.0 0.0))
		(_specparam tpdHL_E_to_PAD real (0.0 0.0 0.0))
		(_specparam tpdLZ_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZL_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHZ_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZH_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdLH_D_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHL_D_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdLH_PAD_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_PAD_to_Y real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 4072
			(_port E in )
			(_port PAD out )
		)
		(_modpath parallel unknown 0 4074
			(_port D in )
			(_port PAD out )
		)
		(_modpath parallel unknown 0 4075
			(_port D in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 4076
			(_port E in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 4077
			(_port PAD in )
			(_port Y out )
		)
		(_tchk width 0 4079
			(_port PAD (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 4080
			(_port PAD (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 4081
			(_port D (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 4082
			(_port D (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 4083
			(_port E (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 4084
			(_port E (posedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000047 56 1415 1268928661811 BIBUF_LVCMOS18D
(_unit BIBUF_LVCMOS18D
	(_specify
		(_specparam tpdLH_E_to_PAD real (0.0 0.0 0.0))
		(_specparam tpdHL_E_to_PAD real (0.0 0.0 0.0))
		(_specparam tpdLZ_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZL_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHZ_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZH_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdLH_D_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHL_D_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdLH_PAD_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_PAD_to_Y real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 4135
			(_port E in )
			(_port PAD out )
		)
		(_modpath parallel unknown 0 4137
			(_port D in )
			(_port PAD out )
		)
		(_modpath parallel unknown 0 4138
			(_port D in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 4139
			(_port E in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 4140
			(_port PAD in )
			(_port Y out )
		)
		(_tchk width 0 4142
			(_port PAD (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 4143
			(_port PAD (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 4144
			(_port D (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 4145
			(_port D (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 4146
			(_port E (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 4147
			(_port E (posedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000047 56 1415 1268928661816 BIBUF_LVCMOS18U
(_unit BIBUF_LVCMOS18U
	(_specify
		(_specparam tpdLH_E_to_PAD real (0.0 0.0 0.0))
		(_specparam tpdHL_E_to_PAD real (0.0 0.0 0.0))
		(_specparam tpdLZ_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZL_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHZ_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZH_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdLH_D_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHL_D_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdLH_PAD_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_PAD_to_Y real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 4198
			(_port E in )
			(_port PAD out )
		)
		(_modpath parallel unknown 0 4200
			(_port D in )
			(_port PAD out )
		)
		(_modpath parallel unknown 0 4201
			(_port D in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 4202
			(_port E in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 4203
			(_port PAD in )
			(_port Y out )
		)
		(_tchk width 0 4205
			(_port PAD (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 4206
			(_port PAD (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 4207
			(_port D (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 4208
			(_port D (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 4209
			(_port E (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 4210
			(_port E (posedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000046 56 1414 1268928661824 BIBUF_LVCMOS25
(_unit BIBUF_LVCMOS25
	(_specify
		(_specparam tpdLH_E_to_PAD real (0.0 0.0 0.0))
		(_specparam tpdHL_E_to_PAD real (0.0 0.0 0.0))
		(_specparam tpdLZ_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZL_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHZ_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZH_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdLH_D_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHL_D_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdLH_PAD_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_PAD_to_Y real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 4260
			(_port E in )
			(_port PAD out )
		)
		(_modpath parallel unknown 0 4262
			(_port D in )
			(_port PAD out )
		)
		(_modpath parallel unknown 0 4263
			(_port D in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 4264
			(_port E in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 4265
			(_port PAD in )
			(_port Y out )
		)
		(_tchk width 0 4267
			(_port PAD (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 4268
			(_port PAD (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 4269
			(_port D (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 4270
			(_port D (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 4271
			(_port E (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 4272
			(_port E (posedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000047 56 1415 1268928661829 BIBUF_LVCMOS25D
(_unit BIBUF_LVCMOS25D
	(_specify
		(_specparam tpdLH_E_to_PAD real (0.0 0.0 0.0))
		(_specparam tpdHL_E_to_PAD real (0.0 0.0 0.0))
		(_specparam tpdLZ_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZL_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHZ_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZH_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdLH_D_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHL_D_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdLH_PAD_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_PAD_to_Y real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 4323
			(_port E in )
			(_port PAD out )
		)
		(_modpath parallel unknown 0 4325
			(_port D in )
			(_port PAD out )
		)
		(_modpath parallel unknown 0 4326
			(_port D in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 4327
			(_port E in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 4328
			(_port PAD in )
			(_port Y out )
		)
		(_tchk width 0 4330
			(_port PAD (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 4331
			(_port PAD (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 4332
			(_port D (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 4333
			(_port D (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 4334
			(_port E (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 4335
			(_port E (posedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000047 56 1415 1268928661840 BIBUF_LVCMOS25U
(_unit BIBUF_LVCMOS25U
	(_specify
		(_specparam tpdLH_E_to_PAD real (0.0 0.0 0.0))
		(_specparam tpdHL_E_to_PAD real (0.0 0.0 0.0))
		(_specparam tpdLZ_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZL_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHZ_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZH_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdLH_D_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHL_D_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdLH_PAD_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_PAD_to_Y real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 4386
			(_port E in )
			(_port PAD out )
		)
		(_modpath parallel unknown 0 4388
			(_port D in )
			(_port PAD out )
		)
		(_modpath parallel unknown 0 4389
			(_port D in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 4390
			(_port E in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 4391
			(_port PAD in )
			(_port Y out )
		)
		(_tchk width 0 4393
			(_port PAD (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 4394
			(_port PAD (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 4395
			(_port D (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 4396
			(_port D (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 4397
			(_port E (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 4398
			(_port E (posedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000046 56 1414 1268928661845 BIBUF_LVCMOS33
(_unit BIBUF_LVCMOS33
	(_specify
		(_specparam tpdLH_E_to_PAD real (0.0 0.0 0.0))
		(_specparam tpdHL_E_to_PAD real (0.0 0.0 0.0))
		(_specparam tpdLZ_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZL_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHZ_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZH_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdLH_D_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHL_D_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdLH_PAD_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_PAD_to_Y real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 4448
			(_port E in )
			(_port PAD out )
		)
		(_modpath parallel unknown 0 4450
			(_port D in )
			(_port PAD out )
		)
		(_modpath parallel unknown 0 4451
			(_port D in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 4452
			(_port E in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 4453
			(_port PAD in )
			(_port Y out )
		)
		(_tchk width 0 4455
			(_port PAD (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 4456
			(_port PAD (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 4457
			(_port D (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 4458
			(_port D (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 4459
			(_port E (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 4460
			(_port E (posedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000047 56 1415 1268928661855 BIBUF_LVCMOS33D
(_unit BIBUF_LVCMOS33D
	(_specify
		(_specparam tpdLH_E_to_PAD real (0.0 0.0 0.0))
		(_specparam tpdHL_E_to_PAD real (0.0 0.0 0.0))
		(_specparam tpdLZ_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZL_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHZ_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZH_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdLH_D_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHL_D_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdLH_PAD_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_PAD_to_Y real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 4512
			(_port E in )
			(_port PAD out )
		)
		(_modpath parallel unknown 0 4514
			(_port D in )
			(_port PAD out )
		)
		(_modpath parallel unknown 0 4515
			(_port D in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 4516
			(_port E in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 4517
			(_port PAD in )
			(_port Y out )
		)
		(_tchk width 0 4519
			(_port PAD (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 4520
			(_port PAD (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 4521
			(_port D (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 4522
			(_port D (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 4523
			(_port E (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 4524
			(_port E (posedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000047 56 1415 1268928661860 BIBUF_LVCMOS33U
(_unit BIBUF_LVCMOS33U
	(_specify
		(_specparam tpdLH_E_to_PAD real (0.0 0.0 0.0))
		(_specparam tpdHL_E_to_PAD real (0.0 0.0 0.0))
		(_specparam tpdLZ_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZL_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHZ_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZH_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdLH_D_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHL_D_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdLH_PAD_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_PAD_to_Y real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 4576
			(_port E in )
			(_port PAD out )
		)
		(_modpath parallel unknown 0 4578
			(_port D in )
			(_port PAD out )
		)
		(_modpath parallel unknown 0 4579
			(_port D in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 4580
			(_port E in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 4581
			(_port PAD in )
			(_port Y out )
		)
		(_tchk width 0 4583
			(_port PAD (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 4584
			(_port PAD (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 4585
			(_port D (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 4586
			(_port D (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 4587
			(_port E (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 4588
			(_port E (posedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000045 56 1413 1268928661865 BIBUF_LVCMOS5
(_unit BIBUF_LVCMOS5
	(_specify
		(_specparam tpdLH_E_to_PAD real (0.0 0.0 0.0))
		(_specparam tpdHL_E_to_PAD real (0.0 0.0 0.0))
		(_specparam tpdLZ_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZL_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHZ_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZH_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdLH_D_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHL_D_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdLH_PAD_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_PAD_to_Y real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 4639
			(_port E in )
			(_port PAD out )
		)
		(_modpath parallel unknown 0 4641
			(_port D in )
			(_port PAD out )
		)
		(_modpath parallel unknown 0 4642
			(_port D in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 4643
			(_port E in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 4644
			(_port PAD in )
			(_port Y out )
		)
		(_tchk width 0 4646
			(_port PAD (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 4647
			(_port PAD (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 4648
			(_port D (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 4649
			(_port D (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 4650
			(_port E (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 4651
			(_port E (posedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000046 56 1414 1268928661872 BIBUF_LVCMOS5D
(_unit BIBUF_LVCMOS5D
	(_specify
		(_specparam tpdLH_E_to_PAD real (0.0 0.0 0.0))
		(_specparam tpdHL_E_to_PAD real (0.0 0.0 0.0))
		(_specparam tpdLZ_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZL_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHZ_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZH_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdLH_D_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHL_D_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdLH_PAD_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_PAD_to_Y real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 4702
			(_port E in )
			(_port PAD out )
		)
		(_modpath parallel unknown 0 4704
			(_port D in )
			(_port PAD out )
		)
		(_modpath parallel unknown 0 4705
			(_port D in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 4706
			(_port E in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 4707
			(_port PAD in )
			(_port Y out )
		)
		(_tchk width 0 4709
			(_port PAD (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 4710
			(_port PAD (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 4711
			(_port D (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 4712
			(_port D (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 4713
			(_port E (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 4714
			(_port E (posedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000046 56 1414 1268928661877 BIBUF_LVCMOS5U
(_unit BIBUF_LVCMOS5U
	(_specify
		(_specparam tpdLH_E_to_PAD real (0.0 0.0 0.0))
		(_specparam tpdHL_E_to_PAD real (0.0 0.0 0.0))
		(_specparam tpdLZ_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZL_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHZ_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZH_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdLH_D_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHL_D_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdLH_PAD_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_PAD_to_Y real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 4765
			(_port E in )
			(_port PAD out )
		)
		(_modpath parallel unknown 0 4767
			(_port D in )
			(_port PAD out )
		)
		(_modpath parallel unknown 0 4768
			(_port D in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 4769
			(_port E in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 4770
			(_port PAD in )
			(_port Y out )
		)
		(_tchk width 0 4772
			(_port PAD (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 4773
			(_port PAD (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 4774
			(_port D (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 4775
			(_port D (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 4776
			(_port E (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 4777
			(_port E (posedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000042 56 2319 1268928661882 BIBUF_LVDS
(_unit BIBUF_LVDS
	(_specify
		(_specparam tpdLH_E_to_PADP real (0.0 0.0 0.0))
		(_specparam tpdHL_E_to_PADP real (0.0 0.0 0.0))
		(_specparam tpdLZ_E_to_PADP real (0.1 0.1 0.1))
		(_specparam tpdZL_E_to_PADP real (0.1 0.1 0.1))
		(_specparam tpdHZ_E_to_PADP real (0.1 0.1 0.1))
		(_specparam tpdZH_E_to_PADP real (0.1 0.1 0.1))
		(_specparam tpdLH_E_to_PADN real (0.0 0.0 0.0))
		(_specparam tpdHL_E_to_PADN real (0.0 0.0 0.0))
		(_specparam tpdLZ_E_to_PADN real (0.1 0.1 0.1))
		(_specparam tpdZL_E_to_PADN real (0.1 0.1 0.1))
		(_specparam tpdHZ_E_to_PADN real (0.1 0.1 0.1))
		(_specparam tpdZH_E_to_PADN real (0.1 0.1 0.1))
		(_specparam tpdLH_D_to_PADP real (0.1 0.1 0.1))
		(_specparam tpdHL_D_to_PADP real (0.1 0.1 0.1))
		(_specparam tpdLH_D_to_PADN real (0.1 0.1 0.1))
		(_specparam tpdHL_D_to_PADN real (0.1 0.1 0.1))
		(_specparam tpdLH_PADP_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_PADP_to_Y real (0.1 0.1 0.1))
		(_specparam tpdLH_PADN_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_PADN_to_Y real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 4850
			(_port E in )
			(_port PADP out )
		)
		(_modpath parallel unknown 0 4851
			(_port E in )
			(_port PADN out )
		)
		(_modpath parallel unknown 0 4853
			(_port D in )
			(_port PADP out )
		)
		(_modpath parallel unknown 0 4854
			(_port D in )
			(_port PADN out )
		)
		(_modpath parallel unknown 0 4856
			(_port D in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 4857
			(_port E in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 4858
			(_port PADP in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 4859
			(_port PADN in )
			(_port Y out )
		)
		(_tchk width 0 4861
			(_port PADP (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 4862
			(_port PADP (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 4863
			(_port PADN (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 4864
			(_port PADN (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 4865
			(_port D (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 4866
			(_port D (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 4867
			(_port E (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 4868
			(_port E (posedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000041 56 1409 1268928661887 BIBUF_PCI
(_unit BIBUF_PCI
	(_specify
		(_specparam tpdLH_E_to_PAD real (0.0 0.0 0.0))
		(_specparam tpdHL_E_to_PAD real (0.0 0.0 0.0))
		(_specparam tpdLZ_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZL_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHZ_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZH_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdLH_D_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHL_D_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdLH_PAD_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_PAD_to_Y real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 4919
			(_port E in )
			(_port PAD out )
		)
		(_modpath parallel unknown 0 4921
			(_port D in )
			(_port PAD out )
		)
		(_modpath parallel unknown 0 4922
			(_port D in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 4923
			(_port E in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 4924
			(_port PAD in )
			(_port Y out )
		)
		(_tchk width 0 4926
			(_port PAD (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 4927
			(_port PAD (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 4928
			(_port D (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 4929
			(_port D (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 4930
			(_port E (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 4931
			(_port E (posedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000042 56 1410 1268928661892 BIBUF_PCIX
(_unit BIBUF_PCIX
	(_specify
		(_specparam tpdLH_E_to_PAD real (0.0 0.0 0.0))
		(_specparam tpdHL_E_to_PAD real (0.0 0.0 0.0))
		(_specparam tpdLZ_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZL_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHZ_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZH_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdLH_D_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHL_D_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdLH_PAD_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_PAD_to_Y real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 4981
			(_port E in )
			(_port PAD out )
		)
		(_modpath parallel unknown 0 4983
			(_port D in )
			(_port PAD out )
		)
		(_modpath parallel unknown 0 4984
			(_port D in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 4985
			(_port E in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 4986
			(_port PAD in )
			(_port Y out )
		)
		(_tchk width 0 4988
			(_port PAD (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 4989
			(_port PAD (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 4990
			(_port D (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 4991
			(_port D (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 4992
			(_port E (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 4993
			(_port E (posedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000042 56 1410 1268928661903 BIBUF_S_12
(_unit BIBUF_S_12
	(_specify
		(_specparam tpdLH_E_to_PAD real (0.0 0.0 0.0))
		(_specparam tpdHL_E_to_PAD real (0.0 0.0 0.0))
		(_specparam tpdLZ_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZL_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHZ_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZH_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdLH_D_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHL_D_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdLH_PAD_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_PAD_to_Y real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 5043
			(_port E in )
			(_port PAD out )
		)
		(_modpath parallel unknown 0 5045
			(_port D in )
			(_port PAD out )
		)
		(_modpath parallel unknown 0 5046
			(_port D in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 5047
			(_port E in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 5048
			(_port PAD in )
			(_port Y out )
		)
		(_tchk width 0 5050
			(_port PAD (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 5051
			(_port PAD (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 5052
			(_port D (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 5053
			(_port D (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 5054
			(_port E (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 5055
			(_port E (posedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000043 56 1411 1268928661919 BIBUF_S_12D
(_unit BIBUF_S_12D
	(_specify
		(_specparam tpdLH_E_to_PAD real (0.0 0.0 0.0))
		(_specparam tpdHL_E_to_PAD real (0.0 0.0 0.0))
		(_specparam tpdLZ_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZL_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHZ_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZH_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdLH_D_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHL_D_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdLH_PAD_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_PAD_to_Y real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 5106
			(_port E in )
			(_port PAD out )
		)
		(_modpath parallel unknown 0 5108
			(_port D in )
			(_port PAD out )
		)
		(_modpath parallel unknown 0 5109
			(_port D in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 5110
			(_port E in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 5111
			(_port PAD in )
			(_port Y out )
		)
		(_tchk width 0 5113
			(_port PAD (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 5114
			(_port PAD (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 5115
			(_port D (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 5116
			(_port D (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 5117
			(_port E (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 5118
			(_port E (posedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000043 56 1411 1268928661924 BIBUF_S_12U
(_unit BIBUF_S_12U
	(_specify
		(_specparam tpdLH_E_to_PAD real (0.0 0.0 0.0))
		(_specparam tpdHL_E_to_PAD real (0.0 0.0 0.0))
		(_specparam tpdLZ_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZL_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHZ_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZH_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdLH_D_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHL_D_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdLH_PAD_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_PAD_to_Y real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 5169
			(_port E in )
			(_port PAD out )
		)
		(_modpath parallel unknown 0 5171
			(_port D in )
			(_port PAD out )
		)
		(_modpath parallel unknown 0 5172
			(_port D in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 5173
			(_port E in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 5174
			(_port PAD in )
			(_port Y out )
		)
		(_tchk width 0 5176
			(_port PAD (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 5177
			(_port PAD (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 5178
			(_port D (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 5179
			(_port D (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 5180
			(_port E (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 5181
			(_port E (posedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000042 56 1410 1268928661929 BIBUF_S_16
(_unit BIBUF_S_16
	(_specify
		(_specparam tpdLH_E_to_PAD real (0.0 0.0 0.0))
		(_specparam tpdHL_E_to_PAD real (0.0 0.0 0.0))
		(_specparam tpdLZ_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZL_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHZ_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZH_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdLH_D_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHL_D_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdLH_PAD_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_PAD_to_Y real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 5231
			(_port E in )
			(_port PAD out )
		)
		(_modpath parallel unknown 0 5233
			(_port D in )
			(_port PAD out )
		)
		(_modpath parallel unknown 0 5234
			(_port D in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 5235
			(_port E in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 5236
			(_port PAD in )
			(_port Y out )
		)
		(_tchk width 0 5238
			(_port PAD (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 5239
			(_port PAD (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 5240
			(_port D (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 5241
			(_port D (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 5242
			(_port E (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 5243
			(_port E (posedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000043 56 1411 1268928661934 BIBUF_S_16D
(_unit BIBUF_S_16D
	(_specify
		(_specparam tpdLH_E_to_PAD real (0.0 0.0 0.0))
		(_specparam tpdHL_E_to_PAD real (0.0 0.0 0.0))
		(_specparam tpdLZ_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZL_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHZ_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZH_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdLH_D_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHL_D_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdLH_PAD_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_PAD_to_Y real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 5294
			(_port E in )
			(_port PAD out )
		)
		(_modpath parallel unknown 0 5296
			(_port D in )
			(_port PAD out )
		)
		(_modpath parallel unknown 0 5297
			(_port D in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 5298
			(_port E in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 5299
			(_port PAD in )
			(_port Y out )
		)
		(_tchk width 0 5301
			(_port PAD (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 5302
			(_port PAD (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 5303
			(_port D (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 5304
			(_port D (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 5305
			(_port E (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 5306
			(_port E (posedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000043 56 1411 1268928661939 BIBUF_S_16U
(_unit BIBUF_S_16U
	(_specify
		(_specparam tpdLH_E_to_PAD real (0.0 0.0 0.0))
		(_specparam tpdHL_E_to_PAD real (0.0 0.0 0.0))
		(_specparam tpdLZ_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZL_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHZ_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZH_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdLH_D_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHL_D_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdLH_PAD_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_PAD_to_Y real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 5357
			(_port E in )
			(_port PAD out )
		)
		(_modpath parallel unknown 0 5359
			(_port D in )
			(_port PAD out )
		)
		(_modpath parallel unknown 0 5360
			(_port D in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 5361
			(_port E in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 5362
			(_port PAD in )
			(_port Y out )
		)
		(_tchk width 0 5364
			(_port PAD (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 5365
			(_port PAD (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 5366
			(_port D (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 5367
			(_port D (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 5368
			(_port E (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 5369
			(_port E (posedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000042 56 1410 1268928661950 BIBUF_S_24
(_unit BIBUF_S_24
	(_specify
		(_specparam tpdLH_E_to_PAD real (0.0 0.0 0.0))
		(_specparam tpdHL_E_to_PAD real (0.0 0.0 0.0))
		(_specparam tpdLZ_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZL_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHZ_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZH_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdLH_D_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHL_D_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdLH_PAD_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_PAD_to_Y real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 5419
			(_port E in )
			(_port PAD out )
		)
		(_modpath parallel unknown 0 5421
			(_port D in )
			(_port PAD out )
		)
		(_modpath parallel unknown 0 5422
			(_port D in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 5423
			(_port E in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 5424
			(_port PAD in )
			(_port Y out )
		)
		(_tchk width 0 5426
			(_port PAD (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 5427
			(_port PAD (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 5428
			(_port D (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 5429
			(_port D (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 5430
			(_port E (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 5431
			(_port E (posedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000043 56 1411 1268928661955 BIBUF_S_24D
(_unit BIBUF_S_24D
	(_specify
		(_specparam tpdLH_E_to_PAD real (0.0 0.0 0.0))
		(_specparam tpdHL_E_to_PAD real (0.0 0.0 0.0))
		(_specparam tpdLZ_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZL_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHZ_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZH_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdLH_D_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHL_D_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdLH_PAD_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_PAD_to_Y real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 5482
			(_port E in )
			(_port PAD out )
		)
		(_modpath parallel unknown 0 5484
			(_port D in )
			(_port PAD out )
		)
		(_modpath parallel unknown 0 5485
			(_port D in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 5486
			(_port E in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 5487
			(_port PAD in )
			(_port Y out )
		)
		(_tchk width 0 5489
			(_port PAD (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 5490
			(_port PAD (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 5491
			(_port D (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 5492
			(_port D (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 5493
			(_port E (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 5494
			(_port E (posedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000043 56 1411 1268928661965 BIBUF_S_24U
(_unit BIBUF_S_24U
	(_specify
		(_specparam tpdLH_E_to_PAD real (0.0 0.0 0.0))
		(_specparam tpdHL_E_to_PAD real (0.0 0.0 0.0))
		(_specparam tpdLZ_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZL_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHZ_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZH_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdLH_D_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHL_D_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdLH_PAD_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_PAD_to_Y real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 5545
			(_port E in )
			(_port PAD out )
		)
		(_modpath parallel unknown 0 5547
			(_port D in )
			(_port PAD out )
		)
		(_modpath parallel unknown 0 5548
			(_port D in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 5549
			(_port E in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 5550
			(_port PAD in )
			(_port Y out )
		)
		(_tchk width 0 5552
			(_port PAD (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 5553
			(_port PAD (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 5554
			(_port D (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 5555
			(_port D (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 5556
			(_port E (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 5557
			(_port E (posedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000041 56 1409 1268928661970 BIBUF_S_8
(_unit BIBUF_S_8
	(_specify
		(_specparam tpdLH_E_to_PAD real (0.0 0.0 0.0))
		(_specparam tpdHL_E_to_PAD real (0.0 0.0 0.0))
		(_specparam tpdLZ_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZL_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHZ_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZH_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdLH_D_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHL_D_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdLH_PAD_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_PAD_to_Y real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 5607
			(_port E in )
			(_port PAD out )
		)
		(_modpath parallel unknown 0 5609
			(_port D in )
			(_port PAD out )
		)
		(_modpath parallel unknown 0 5610
			(_port D in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 5611
			(_port E in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 5612
			(_port PAD in )
			(_port Y out )
		)
		(_tchk width 0 5614
			(_port PAD (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 5615
			(_port PAD (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 5616
			(_port D (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 5617
			(_port D (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 5618
			(_port E (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 5619
			(_port E (posedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000042 56 1410 1268928661975 BIBUF_S_8D
(_unit BIBUF_S_8D
	(_specify
		(_specparam tpdLH_E_to_PAD real (0.0 0.0 0.0))
		(_specparam tpdHL_E_to_PAD real (0.0 0.0 0.0))
		(_specparam tpdLZ_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZL_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHZ_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZH_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdLH_D_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHL_D_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdLH_PAD_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_PAD_to_Y real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 5670
			(_port E in )
			(_port PAD out )
		)
		(_modpath parallel unknown 0 5672
			(_port D in )
			(_port PAD out )
		)
		(_modpath parallel unknown 0 5673
			(_port D in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 5674
			(_port E in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 5675
			(_port PAD in )
			(_port Y out )
		)
		(_tchk width 0 5677
			(_port PAD (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 5678
			(_port PAD (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 5679
			(_port D (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 5680
			(_port D (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 5681
			(_port E (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 5682
			(_port E (posedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000042 56 1410 1268928661981 BIBUF_S_8U
(_unit BIBUF_S_8U
	(_specify
		(_specparam tpdLH_E_to_PAD real (0.0 0.0 0.0))
		(_specparam tpdHL_E_to_PAD real (0.0 0.0 0.0))
		(_specparam tpdLZ_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZL_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHZ_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZH_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdLH_D_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHL_D_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdLH_PAD_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_PAD_to_Y real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 5733
			(_port E in )
			(_port PAD out )
		)
		(_modpath parallel unknown 0 5735
			(_port D in )
			(_port PAD out )
		)
		(_modpath parallel unknown 0 5736
			(_port D in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 5737
			(_port E in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 5738
			(_port PAD in )
			(_port Y out )
		)
		(_tchk width 0 5740
			(_port PAD (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 5741
			(_port PAD (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 5742
			(_port D (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 5743
			(_port D (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 5744
			(_port E (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 5745
			(_port E (posedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000037 56 402 1268928661986 CLKBUF
(_unit CLKBUF
	(_specify
		(_specparam tpdLH_PAD_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_PAD_to_Y real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 5784
			(_port PAD in )
			(_port Y out )
		)
		(_tchk width 0 5786
			(_port PAD (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 5787
			(_port PAD (posedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000046 56 411 1268928661991 CLKBUF_LVCMOS15
(_unit CLKBUF_LVCMOS15
	(_specify
		(_specparam tpdLH_PAD_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_PAD_to_Y real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 5826
			(_port PAD in )
			(_port Y out )
		)
		(_tchk width 0 5828
			(_port PAD (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 5829
			(_port PAD (posedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000046 56 411 1268928661996 CLKBUF_LVCMOS18
(_unit CLKBUF_LVCMOS18
	(_specify
		(_specparam tpdLH_PAD_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_PAD_to_Y real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 5868
			(_port PAD in )
			(_port Y out )
		)
		(_tchk width 0 5870
			(_port PAD (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 5871
			(_port PAD (posedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000046 56 411 1268928662001 CLKBUF_LVCMOS25
(_unit CLKBUF_LVCMOS25
	(_specify
		(_specparam tpdLH_PAD_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_PAD_to_Y real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 5910
			(_port PAD in )
			(_port Y out )
		)
		(_tchk width 0 5912
			(_port PAD (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 5913
			(_port PAD (posedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000046 56 411 1268928662013 CLKBUF_LVCMOS33
(_unit CLKBUF_LVCMOS33
	(_specify
		(_specparam tpdLH_PAD_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_PAD_to_Y real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 5952
			(_port PAD in )
			(_port Y out )
		)
		(_tchk width 0 5954
			(_port PAD (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 5955
			(_port PAD (posedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000045 56 410 1268928662043 CLKBUF_LVCMOS5
(_unit CLKBUF_LVCMOS5
	(_specify
		(_specparam tpdLH_PAD_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_PAD_to_Y real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 5995
			(_port PAD in )
			(_port Y out )
		)
		(_tchk width 0 5997
			(_port PAD (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 5998
			(_port PAD (posedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000042 56 719 1268928662059 CLKBUF_LVDS
(_unit CLKBUF_LVDS
	(_specify
		(_specparam LibName string \smartfusion\)
		(_specparam InputLoad$PADP integer 0)
		(_specparam InputLoad$PADN integer 0)
		(_specparam OutputLoad$Y integer 0)
		(_specparam MacroType string \clkbuf_lvds\)
		(_modpath parallel unknown 0 6052
			(_port PADP in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 6053
			(_port PADN in )
			(_port Y out )
		)
		(_tchk width 0 6055
			(_port PADP (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 6056
			(_port PADP (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 6057
			(_port PADN (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 6058
			(_port PADN (posedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000044 56 723 1268928662064 CLKBUF_LVPECL
(_unit CLKBUF_LVPECL
	(_specify
		(_specparam LibName string \smartfusion\)
		(_specparam InputLoad$PADP integer 0)
		(_specparam InputLoad$PADN integer 0)
		(_specparam OutputLoad$Y integer 0)
		(_specparam MacroType string \clkbuf_lvpecl\)
		(_modpath parallel unknown 0 6108
			(_port PADP in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 6109
			(_port PADN in )
			(_port Y out )
		)
		(_tchk width 0 6111
			(_port PADP (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 6112
			(_port PADP (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 6113
			(_port PADN (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 6114
			(_port PADN (posedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000041 56 406 1268928662069 CLKBUF_PCI
(_unit CLKBUF_PCI
	(_specify
		(_specparam tpdLH_PAD_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_PAD_to_Y real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 6155
			(_port PAD in )
			(_port Y out )
		)
		(_tchk width 0 6157
			(_port PAD (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 6158
			(_port PAD (posedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000042 56 407 1268928662075 CLKBUF_PCIX
(_unit CLKBUF_PCIX
	(_specify
		(_specparam tpdLH_PAD_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_PAD_to_Y real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 6197
			(_port PAD in )
			(_port Y out )
		)
		(_tchk width 0 6199
			(_port PAD (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 6200
			(_port PAD (posedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000035 56 811 1268928662091 DFI0
(_unit DFI0
	(_specify
		(_specparam tpdLH_CLK_to_QN real (0.1 0.1 0.1))
		(_specparam tpdHL_CLK_to_QN real (0.1 0.1 0.1))
		(_modpath parallel positive 0 6252
			(_port CLK in negedge)
			(_port QN out negedge)
			(_datain D in negedge)
		)
		(_tchk setup 0 6256
			(_port D (posedge))
			(_port CLK (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 6257
			(_port D (negedge))
			(_port CLK (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 6258
			(_port CLK (negedge))
			(_port D (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 6259
			(_port CLK (negedge))
			(_port D (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 6266
			(_port CLK (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 6267
			(_port CLK (negedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000038 56 1415 1268928662096 DFI0C0
(_unit DFI0C0
	(_specify
		(_specparam tpdLH_CLK_to_QN real (0.1 0.1 0.1))
		(_specparam tpdHL_CLK_to_QN real (0.1 0.1 0.1))
		(_specparam tpdLH_CLR_to_QN real (0.1 0.1 0.1))
		(_specparam tpdHL_CLR_to_QN real (0.1 0.1 0.1))
		(_modpath parallel positive 0 6328
			(_port CLK in negedge)
			(_port QN out negedge)
			(_datain D in negedge)
		)
		(_modpath parallel positive 0 6329
			(_port CLR in negedge)
			(_port QN out negedge)
		)
		(_tchk setup 0 6333
			(_port D (posedge))
			(_port CLK (negedge) (_code  1 Enable01))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 6334
			(_port D (negedge))
			(_port CLK (negedge) (_code  2 Enable01))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 6335
			(_port CLK (negedge) (_code  3 Enable01))
			(_port D (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 6336
			(_port CLK (negedge) (_code  4 Enable01))
			(_port D (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 6340
			(_port CLK (negedge))
			(_port CLR (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 6344
			(_port CLK (posedge) (_code  5 Enable05))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 6345
			(_port CLK (negedge) (_code  6 Enable05))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 6346
			(_port CLR (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk recovery 0 6350
			(_port CLR (posedge))
			(_port CLK (negedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000038 56 1415 1268928662101 DFI0C1
(_unit DFI0C1
	(_specify
		(_specparam tpdLH_CLK_to_QN real (0.1 0.1 0.1))
		(_specparam tpdHL_CLK_to_QN real (0.1 0.1 0.1))
		(_specparam tpdLH_CLR_to_QN real (0.1 0.1 0.1))
		(_specparam tpdHL_CLR_to_QN real (0.1 0.1 0.1))
		(_modpath parallel positive 0 6409
			(_port CLK in negedge)
			(_port QN out negedge)
			(_datain D in negedge)
		)
		(_modpath parallel positive 0 6410
			(_port CLR in posedge)
			(_port QN out posedge)
		)
		(_tchk setup 0 6414
			(_port D (posedge))
			(_port CLK (negedge) (_code  1 Enable01))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 6415
			(_port D (negedge))
			(_port CLK (negedge) (_code  2 Enable01))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 6416
			(_port CLK (negedge) (_code  3 Enable01))
			(_port D (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 6417
			(_port CLK (negedge) (_code  4 Enable01))
			(_port D (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 6421
			(_port CLK (negedge))
			(_port CLR (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 6425
			(_port CLK (posedge) (_code  5 Enable05))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 6426
			(_port CLK (negedge) (_code  6 Enable05))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 6427
			(_port CLR (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk recovery 0 6431
			(_port CLR (negedge))
			(_port CLK (negedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000038 56 1299 1268928662106 DFI0E0
(_unit DFI0E0
	(_specify
		(_specparam tpdLH_CLK_to_QN real (0.1 0.1 0.1))
		(_specparam tpdHL_CLK_to_QN real (0.1 0.1 0.1))
		(_modpath parallel positive 0 6486
			(_port CLK in negedge)
			(_port QN out negedge)
			(_datain D in negedge)
		)
		(_tchk setup 0 6490
			(_port D (posedge))
			(_port CLK (negedge) (_code  1 Enable01))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 6491
			(_port D (negedge))
			(_port CLK (negedge) (_code  2 Enable01))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 6492
			(_port CLK (negedge) (_code  3 Enable01))
			(_port D (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 6493
			(_port CLK (negedge) (_code  4 Enable01))
			(_port D (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 6497
			(_port E (posedge))
			(_port CLK (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 6498
			(_port CLK (negedge))
			(_port E (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 6499
			(_port E (negedge))
			(_port CLK (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 6500
			(_port CLK (negedge))
			(_port E (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 6504
			(_port CLK (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 6505
			(_port CLK (negedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000040 56 1946 1268928662111 DFI0E0C0
(_unit DFI0E0C0
	(_specify
		(_specparam tpdLH_CLK_to_QN real (0.1 0.1 0.1))
		(_specparam tpdHL_CLK_to_QN real (0.1 0.1 0.1))
		(_specparam tpdLH_CLR_to_QN real (0.1 0.1 0.1))
		(_specparam tpdHL_CLR_to_QN real (0.1 0.1 0.1))
		(_modpath parallel positive 0 6567
			(_port CLK in negedge)
			(_port QN out negedge)
			(_datain D in negedge)
		)
		(_modpath parallel positive 0 6568
			(_port CLR in negedge)
			(_port QN out negedge)
		)
		(_tchk setup 0 6572
			(_port D (posedge))
			(_port CLK (negedge) (_code  1 Enable01))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 6573
			(_port D (negedge))
			(_port CLK (negedge) (_code  2 Enable01))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 6574
			(_port CLK (negedge) (_code  3 Enable01))
			(_port D (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 6575
			(_port CLK (negedge) (_code  4 Enable01))
			(_port D (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 6579
			(_port E (posedge))
			(_port CLK (negedge) (_code  5 Enable05))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 6580
			(_port CLK (negedge) (_code  6 Enable05))
			(_port E (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 6581
			(_port E (negedge))
			(_port CLK (negedge) (_code  7 Enable05))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 6582
			(_port CLK (negedge) (_code  8 Enable05))
			(_port E (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 6583
			(_port CLK (negedge) (_code  9 Enable04))
			(_port CLR (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 6587
			(_port CLK (posedge) (_code  10 Enable05))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 6588
			(_port CLK (negedge) (_code  11 Enable05))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 6589
			(_port CLR (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk recovery 0 6593
			(_port CLR (posedge))
			(_port CLK (negedge) (_code  12 Enable04))
			(_register (NOTIFY_REG))
		)
	)
)
V 000040 56 1946 1268928662122 DFI0E0C1
(_unit DFI0E0C1
	(_specify
		(_specparam tpdLH_CLK_to_QN real (0.1 0.1 0.1))
		(_specparam tpdHL_CLK_to_QN real (0.1 0.1 0.1))
		(_specparam tpdLH_CLR_to_QN real (0.1 0.1 0.1))
		(_specparam tpdHL_CLR_to_QN real (0.1 0.1 0.1))
		(_modpath parallel positive 0 6653
			(_port CLK in negedge)
			(_port QN out negedge)
			(_datain D in negedge)
		)
		(_modpath parallel positive 0 6654
			(_port CLR in posedge)
			(_port QN out posedge)
		)
		(_tchk setup 0 6658
			(_port D (posedge))
			(_port CLK (negedge) (_code  1 Enable01))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 6659
			(_port D (negedge))
			(_port CLK (negedge) (_code  2 Enable01))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 6660
			(_port CLK (negedge) (_code  3 Enable01))
			(_port D (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 6661
			(_port CLK (negedge) (_code  4 Enable01))
			(_port D (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 6665
			(_port E (posedge))
			(_port CLK (negedge) (_code  5 Enable05))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 6666
			(_port CLK (negedge) (_code  6 Enable05))
			(_port E (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 6667
			(_port E (negedge))
			(_port CLK (negedge) (_code  7 Enable05))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 6668
			(_port CLK (negedge) (_code  8 Enable05))
			(_port E (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 6669
			(_port CLK (negedge) (_code  9 Enable04))
			(_port CLR (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 6673
			(_port CLK (posedge) (_code  10 Enable05))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 6674
			(_port CLK (negedge) (_code  11 Enable05))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 6675
			(_port CLR (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk recovery 0 6679
			(_port CLR (negedge))
			(_port CLK (negedge) (_code  12 Enable04))
			(_register (NOTIFY_REG))
		)
	)
)
V 000040 56 1946 1268928662127 DFI0E0P0
(_unit DFI0E0P0
	(_specify
		(_specparam tpdLH_CLK_to_QN real (0.1 0.1 0.1))
		(_specparam tpdHL_CLK_to_QN real (0.1 0.1 0.1))
		(_specparam tpdLH_PRE_to_QN real (0.1 0.1 0.1))
		(_specparam tpdHL_PRE_to_QN real (0.1 0.1 0.1))
		(_modpath parallel positive 0 6738
			(_port CLK in negedge)
			(_port QN out negedge)
			(_datain D in negedge)
		)
		(_modpath parallel positive 0 6739
			(_port PRE in negedge)
			(_port QN out negedge)
		)
		(_tchk setup 0 6743
			(_port D (posedge))
			(_port CLK (negedge) (_code  1 Enable01))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 6744
			(_port D (negedge))
			(_port CLK (negedge) (_code  2 Enable01))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 6745
			(_port CLK (negedge) (_code  3 Enable01))
			(_port D (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 6746
			(_port CLK (negedge) (_code  4 Enable01))
			(_port D (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 6750
			(_port E (posedge))
			(_port CLK (negedge) (_code  5 Enable05))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 6751
			(_port CLK (negedge) (_code  6 Enable05))
			(_port E (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 6752
			(_port E (negedge))
			(_port CLK (negedge) (_code  7 Enable05))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 6753
			(_port CLK (negedge) (_code  8 Enable05))
			(_port E (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 6755
			(_port CLK (negedge) (_code  9 Enable02))
			(_port PRE (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 6759
			(_port CLK (posedge) (_code  10 Enable05))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 6760
			(_port CLK (negedge) (_code  11 Enable05))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 6761
			(_port PRE (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk recovery 0 6765
			(_port PRE (posedge))
			(_port CLK (negedge) (_code  12 Enable02))
			(_register (NOTIFY_REG))
		)
	)
)
V 000040 56 1946 1268928662132 DFI0E0P1
(_unit DFI0E0P1
	(_specify
		(_specparam tpdLH_CLK_to_QN real (0.1 0.1 0.1))
		(_specparam tpdHL_CLK_to_QN real (0.1 0.1 0.1))
		(_specparam tpdLH_PRE_to_QN real (0.1 0.1 0.1))
		(_specparam tpdHL_PRE_to_QN real (0.1 0.1 0.1))
		(_modpath parallel positive 0 6825
			(_port CLK in negedge)
			(_port QN out negedge)
			(_datain D in negedge)
		)
		(_modpath parallel positive 0 6826
			(_port PRE in posedge)
			(_port QN out posedge)
		)
		(_tchk setup 0 6830
			(_port D (posedge))
			(_port CLK (negedge) (_code  1 Enable01))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 6831
			(_port D (negedge))
			(_port CLK (negedge) (_code  2 Enable01))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 6832
			(_port CLK (negedge) (_code  3 Enable01))
			(_port D (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 6833
			(_port CLK (negedge) (_code  4 Enable01))
			(_port D (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 6837
			(_port E (posedge))
			(_port CLK (negedge) (_code  5 Enable05))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 6838
			(_port CLK (negedge) (_code  6 Enable05))
			(_port E (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 6839
			(_port E (negedge))
			(_port CLK (negedge) (_code  7 Enable05))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 6840
			(_port CLK (negedge) (_code  8 Enable05))
			(_port E (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 6842
			(_port CLK (negedge) (_code  9 Enable02))
			(_port PRE (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 6846
			(_port CLK (posedge) (_code  10 Enable05))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 6847
			(_port CLK (negedge) (_code  11 Enable05))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 6848
			(_port PRE (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk recovery 0 6852
			(_port PRE (negedge))
			(_port CLK (negedge) (_code  12 Enable02))
			(_register (NOTIFY_REG))
		)
	)
)
V 000038 56 1299 1268928662153 DFI0E1
(_unit DFI0E1
	(_specify
		(_specparam tpdLH_CLK_to_QN real (0.1 0.1 0.1))
		(_specparam tpdHL_CLK_to_QN real (0.1 0.1 0.1))
		(_modpath parallel positive 0 6907
			(_port CLK in negedge)
			(_port QN out negedge)
			(_datain D in negedge)
		)
		(_tchk setup 0 6911
			(_port D (posedge))
			(_port CLK (negedge) (_code  1 Enable01))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 6912
			(_port D (negedge))
			(_port CLK (negedge) (_code  2 Enable01))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 6913
			(_port CLK (negedge) (_code  3 Enable01))
			(_port D (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 6914
			(_port CLK (negedge) (_code  4 Enable01))
			(_port D (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 6918
			(_port E (posedge))
			(_port CLK (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 6919
			(_port CLK (negedge))
			(_port E (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 6920
			(_port E (negedge))
			(_port CLK (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 6921
			(_port CLK (negedge))
			(_port E (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 6925
			(_port CLK (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 6926
			(_port CLK (negedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000040 56 1946 1268928662169 DFI0E1C0
(_unit DFI0E1C0
	(_specify
		(_specparam tpdLH_CLK_to_QN real (0.1 0.1 0.1))
		(_specparam tpdHL_CLK_to_QN real (0.1 0.1 0.1))
		(_specparam tpdLH_CLR_to_QN real (0.1 0.1 0.1))
		(_specparam tpdHL_CLR_to_QN real (0.1 0.1 0.1))
		(_modpath parallel positive 0 6988
			(_port CLK in negedge)
			(_port QN out negedge)
			(_datain D in negedge)
		)
		(_modpath parallel positive 0 6989
			(_port CLR in negedge)
			(_port QN out negedge)
		)
		(_tchk setup 0 6993
			(_port D (posedge))
			(_port CLK (negedge) (_code  1 Enable01))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 6994
			(_port D (negedge))
			(_port CLK (negedge) (_code  2 Enable01))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 6995
			(_port CLK (negedge) (_code  3 Enable01))
			(_port D (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 6996
			(_port CLK (negedge) (_code  4 Enable01))
			(_port D (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 7000
			(_port E (posedge))
			(_port CLK (negedge) (_code  5 Enable05))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 7001
			(_port CLK (negedge) (_code  6 Enable05))
			(_port E (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 7002
			(_port E (negedge))
			(_port CLK (negedge) (_code  7 Enable05))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 7003
			(_port CLK (negedge) (_code  8 Enable05))
			(_port E (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 7004
			(_port CLK (negedge) (_code  9 Enable04))
			(_port CLR (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 7008
			(_port CLK (posedge) (_code  10 Enable05))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 7009
			(_port CLK (negedge) (_code  11 Enable05))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 7010
			(_port CLR (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk recovery 0 7014
			(_port CLR (posedge))
			(_port CLK (negedge) (_code  12 Enable04))
			(_register (NOTIFY_REG))
		)
	)
)
V 000040 56 1946 1268928662174 DFI0E1C1
(_unit DFI0E1C1
	(_specify
		(_specparam tpdLH_CLK_to_QN real (0.1 0.1 0.1))
		(_specparam tpdHL_CLK_to_QN real (0.1 0.1 0.1))
		(_specparam tpdLH_CLR_to_QN real (0.1 0.1 0.1))
		(_specparam tpdHL_CLR_to_QN real (0.1 0.1 0.1))
		(_modpath parallel positive 0 7074
			(_port CLK in negedge)
			(_port QN out negedge)
			(_datain D in negedge)
		)
		(_modpath parallel positive 0 7075
			(_port CLR in posedge)
			(_port QN out posedge)
		)
		(_tchk setup 0 7079
			(_port D (posedge))
			(_port CLK (negedge) (_code  1 Enable01))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 7080
			(_port D (negedge))
			(_port CLK (negedge) (_code  2 Enable01))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 7081
			(_port CLK (negedge) (_code  3 Enable01))
			(_port D (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 7082
			(_port CLK (negedge) (_code  4 Enable01))
			(_port D (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 7086
			(_port E (posedge))
			(_port CLK (negedge) (_code  5 Enable05))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 7087
			(_port CLK (negedge) (_code  6 Enable05))
			(_port E (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 7088
			(_port E (negedge))
			(_port CLK (negedge) (_code  7 Enable05))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 7089
			(_port CLK (negedge) (_code  8 Enable05))
			(_port E (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 7090
			(_port CLK (negedge) (_code  9 Enable04))
			(_port CLR (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 7094
			(_port CLK (posedge) (_code  10 Enable05))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 7095
			(_port CLK (negedge) (_code  11 Enable05))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 7096
			(_port CLR (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk recovery 0 7100
			(_port CLR (negedge))
			(_port CLK (negedge) (_code  12 Enable04))
			(_register (NOTIFY_REG))
		)
	)
)
V 000040 56 1946 1268928662179 DFI0E1P0
(_unit DFI0E1P0
	(_specify
		(_specparam tpdLH_CLK_to_QN real (0.1 0.1 0.1))
		(_specparam tpdHL_CLK_to_QN real (0.1 0.1 0.1))
		(_specparam tpdLH_PRE_to_QN real (0.1 0.1 0.1))
		(_specparam tpdHL_PRE_to_QN real (0.1 0.1 0.1))
		(_modpath parallel positive 0 7159
			(_port CLK in negedge)
			(_port QN out negedge)
			(_datain D in negedge)
		)
		(_modpath parallel positive 0 7160
			(_port PRE in negedge)
			(_port QN out negedge)
		)
		(_tchk setup 0 7164
			(_port D (posedge))
			(_port CLK (negedge) (_code  1 Enable01))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 7165
			(_port D (negedge))
			(_port CLK (negedge) (_code  2 Enable01))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 7166
			(_port CLK (negedge) (_code  3 Enable01))
			(_port D (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 7167
			(_port CLK (negedge) (_code  4 Enable01))
			(_port D (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 7171
			(_port E (posedge))
			(_port CLK (negedge) (_code  5 Enable05))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 7172
			(_port CLK (negedge) (_code  6 Enable05))
			(_port E (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 7173
			(_port E (negedge))
			(_port CLK (negedge) (_code  7 Enable05))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 7174
			(_port CLK (negedge) (_code  8 Enable05))
			(_port E (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 7176
			(_port CLK (negedge) (_code  9 Enable02))
			(_port PRE (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 7180
			(_port CLK (posedge) (_code  10 Enable05))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 7181
			(_port CLK (negedge) (_code  11 Enable05))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 7182
			(_port PRE (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk recovery 0 7186
			(_port PRE (posedge))
			(_port CLK (negedge) (_code  12 Enable02))
			(_register (NOTIFY_REG))
		)
	)
)
V 000040 56 1946 1268928662184 DFI0E1P1
(_unit DFI0E1P1
	(_specify
		(_specparam tpdLH_CLK_to_QN real (0.1 0.1 0.1))
		(_specparam tpdHL_CLK_to_QN real (0.1 0.1 0.1))
		(_specparam tpdLH_PRE_to_QN real (0.1 0.1 0.1))
		(_specparam tpdHL_PRE_to_QN real (0.1 0.1 0.1))
		(_modpath parallel positive 0 7246
			(_port CLK in negedge)
			(_port QN out negedge)
			(_datain D in negedge)
		)
		(_modpath parallel positive 0 7247
			(_port PRE in posedge)
			(_port QN out posedge)
		)
		(_tchk setup 0 7251
			(_port D (posedge))
			(_port CLK (negedge) (_code  1 Enable01))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 7252
			(_port D (negedge))
			(_port CLK (negedge) (_code  2 Enable01))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 7253
			(_port CLK (negedge) (_code  3 Enable01))
			(_port D (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 7254
			(_port CLK (negedge) (_code  4 Enable01))
			(_port D (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 7258
			(_port E (posedge))
			(_port CLK (negedge) (_code  5 Enable05))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 7259
			(_port CLK (negedge) (_code  6 Enable05))
			(_port E (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 7260
			(_port E (negedge))
			(_port CLK (negedge) (_code  7 Enable05))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 7261
			(_port CLK (negedge) (_code  8 Enable05))
			(_port E (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 7263
			(_port CLK (negedge) (_code  9 Enable02))
			(_port PRE (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 7267
			(_port CLK (posedge) (_code  10 Enable05))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 7268
			(_port CLK (negedge) (_code  11 Enable05))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 7269
			(_port PRE (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk recovery 0 7273
			(_port PRE (negedge))
			(_port CLK (negedge) (_code  12 Enable02))
			(_register (NOTIFY_REG))
		)
	)
)
V 000038 56 1415 1268928662189 DFI0P0
(_unit DFI0P0
	(_specify
		(_specparam tpdLH_CLK_to_QN real (0.1 0.1 0.1))
		(_specparam tpdHL_CLK_to_QN real (0.1 0.1 0.1))
		(_specparam tpdLH_PRE_to_QN real (0.1 0.1 0.1))
		(_specparam tpdHL_PRE_to_QN real (0.1 0.1 0.1))
		(_modpath parallel positive 0 7330
			(_port CLK in negedge)
			(_port QN out negedge)
			(_datain D in negedge)
		)
		(_modpath parallel positive 0 7331
			(_port PRE in negedge)
			(_port QN out negedge)
		)
		(_tchk setup 0 7335
			(_port D (posedge))
			(_port CLK (negedge) (_code  1 Enable01))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 7336
			(_port D (negedge))
			(_port CLK (negedge) (_code  2 Enable01))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 7337
			(_port CLK (negedge) (_code  3 Enable01))
			(_port D (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 7338
			(_port CLK (negedge) (_code  4 Enable01))
			(_port D (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 7343
			(_port CLK (negedge))
			(_port PRE (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 7347
			(_port CLK (posedge) (_code  5 Enable05))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 7348
			(_port CLK (negedge) (_code  6 Enable05))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 7349
			(_port PRE (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk recovery 0 7353
			(_port PRE (posedge))
			(_port CLK (negedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000038 56 1415 1268928662194 DFI0P1
(_unit DFI0P1
	(_specify
		(_specparam tpdLH_CLK_to_QN real (0.1 0.1 0.1))
		(_specparam tpdHL_CLK_to_QN real (0.1 0.1 0.1))
		(_specparam tpdLH_PRE_to_QN real (0.1 0.1 0.1))
		(_specparam tpdHL_PRE_to_QN real (0.1 0.1 0.1))
		(_modpath parallel positive 0 7412
			(_port CLK in negedge)
			(_port QN out negedge)
			(_datain D in negedge)
		)
		(_modpath parallel positive 0 7413
			(_port PRE in posedge)
			(_port QN out posedge)
		)
		(_tchk setup 0 7417
			(_port D (posedge))
			(_port CLK (negedge) (_code  1 Enable01))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 7418
			(_port D (negedge))
			(_port CLK (negedge) (_code  2 Enable01))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 7419
			(_port CLK (negedge) (_code  3 Enable01))
			(_port D (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 7420
			(_port CLK (negedge) (_code  4 Enable01))
			(_port D (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 7425
			(_port CLK (negedge))
			(_port PRE (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 7429
			(_port CLK (posedge) (_code  5 Enable05))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 7430
			(_port CLK (negedge) (_code  6 Enable05))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 7431
			(_port PRE (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk recovery 0 7435
			(_port PRE (negedge))
			(_port CLK (negedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000040 56 2000 1268928662199 DFI0P1C1
(_unit DFI0P1C1
	(_specify
		(_specparam tpdLH_CLK_to_QN real (0.1 0.1 0.1))
		(_specparam tpdHL_CLK_to_QN real (0.1 0.1 0.1))
		(_specparam tpdLH_CLR_to_QN real (0.1 0.1 0.1))
		(_specparam tpdHL_CLR_to_QN real (0.1 0.1 0.1))
		(_specparam tpdLH_PRE_to_QN real (0.1 0.1 0.1))
		(_specparam tpdHL_PRE_to_QN real (0.1 0.1 0.1))
		(_modpath parallel positive 0 7498
			(_port CLK in negedge)
			(_port QN out negedge)
			(_datain D in negedge)
		)
		(_modpath parallel positive 0 7499
			(_port CLR in posedge)
			(_port QN out posedge)
		)
		(_modpath parallel positive 0 7500
			(_port PRE in posedge)
			(_port QN out posedge)
		)
		(_tchk setup 0 7504
			(_port D (posedge))
			(_port CLK (negedge) (_code  1 Enable01))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 7505
			(_port D (negedge))
			(_port CLK (negedge) (_code  2 Enable01))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 7506
			(_port CLK (negedge) (_code  3 Enable01))
			(_port D (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 7507
			(_port CLK (negedge) (_code  4 Enable01))
			(_port D (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 7512
			(_port CLK (negedge) (_code  5 Enable02))
			(_port PRE (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 7513
			(_port CLK (negedge) (_code  6 Enable04))
			(_port CLR (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 7517
			(_port CLK (posedge) (_code  7 Enable05))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 7518
			(_port CLK (negedge) (_code  8 Enable05))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 7519
			(_port CLR (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 7520
			(_port PRE (posedge) (_code  9 NTB*CLR))
			(_register (NOTIFY_REG))
		)
		(_tchk recovery 0 7524
			(_port PRE (negedge))
			(_port CLK (negedge) (_code  10 Enable02))
			(_register (NOTIFY_REG))
		)
		(_tchk recovery 0 7525
			(_port CLR (negedge))
			(_port CLK (negedge) (_code  11 Enable04))
			(_register (NOTIFY_REG))
		)
	)
)
V 000035 56 811 1268928662204 DFI1
(_unit DFI1
	(_specify
		(_specparam tpdLH_CLK_to_QN real (0.1 0.1 0.1))
		(_specparam tpdHL_CLK_to_QN real (0.1 0.1 0.1))
		(_modpath parallel positive 0 7576
			(_port CLK in posedge)
			(_port QN out posedge)
			(_datain D in posedge)
		)
		(_tchk setup 0 7580
			(_port D (posedge))
			(_port CLK (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 7581
			(_port D (negedge))
			(_port CLK (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 7582
			(_port CLK (posedge))
			(_port D (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 7583
			(_port CLK (posedge))
			(_port D (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 7590
			(_port CLK (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 7591
			(_port CLK (negedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000038 56 1415 1268928662209 DFI1C0
(_unit DFI1C0
	(_specify
		(_specparam tpdLH_CLK_to_QN real (0.1 0.1 0.1))
		(_specparam tpdHL_CLK_to_QN real (0.1 0.1 0.1))
		(_specparam tpdLH_CLR_to_QN real (0.1 0.1 0.1))
		(_specparam tpdHL_CLR_to_QN real (0.1 0.1 0.1))
		(_modpath parallel positive 0 7651
			(_port CLK in posedge)
			(_port QN out posedge)
			(_datain D in posedge)
		)
		(_modpath parallel positive 0 7652
			(_port CLR in negedge)
			(_port QN out negedge)
		)
		(_tchk setup 0 7656
			(_port D (posedge))
			(_port CLK (posedge) (_code  1 Enable01))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 7657
			(_port D (negedge))
			(_port CLK (posedge) (_code  2 Enable01))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 7658
			(_port CLK (posedge) (_code  3 Enable01))
			(_port D (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 7659
			(_port CLK (posedge) (_code  4 Enable01))
			(_port D (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 7663
			(_port CLK (posedge))
			(_port CLR (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 7667
			(_port CLK (posedge) (_code  5 Enable05))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 7668
			(_port CLK (negedge) (_code  6 Enable05))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 7669
			(_port CLR (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk recovery 0 7673
			(_port CLR (posedge))
			(_port CLK (posedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000038 56 1415 1268928662215 DFI1C1
(_unit DFI1C1
	(_specify
		(_specparam tpdLH_CLK_to_QN real (0.1 0.1 0.1))
		(_specparam tpdHL_CLK_to_QN real (0.1 0.1 0.1))
		(_specparam tpdLH_CLR_to_QN real (0.1 0.1 0.1))
		(_specparam tpdHL_CLR_to_QN real (0.1 0.1 0.1))
		(_modpath parallel positive 0 7731
			(_port CLK in posedge)
			(_port QN out posedge)
			(_datain D in posedge)
		)
		(_modpath parallel positive 0 7732
			(_port CLR in posedge)
			(_port QN out posedge)
		)
		(_tchk setup 0 7736
			(_port D (posedge))
			(_port CLK (posedge) (_code  1 Enable01))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 7737
			(_port D (negedge))
			(_port CLK (posedge) (_code  2 Enable01))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 7738
			(_port CLK (posedge) (_code  3 Enable01))
			(_port D (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 7739
			(_port CLK (posedge) (_code  4 Enable01))
			(_port D (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 7743
			(_port CLK (posedge))
			(_port CLR (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 7747
			(_port CLK (posedge) (_code  5 Enable05))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 7748
			(_port CLK (negedge) (_code  6 Enable05))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 7749
			(_port CLR (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk recovery 0 7753
			(_port CLR (negedge))
			(_port CLK (posedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000038 56 1299 1268928662220 DFI1E0
(_unit DFI1E0
	(_specify
		(_specparam tpdLH_CLK_to_QN real (0.1 0.1 0.1))
		(_specparam tpdHL_CLK_to_QN real (0.1 0.1 0.1))
		(_modpath parallel positive 0 7807
			(_port CLK in posedge)
			(_port QN out posedge)
			(_datain D in posedge)
		)
		(_tchk setup 0 7811
			(_port D (posedge))
			(_port CLK (posedge) (_code  1 Enable01))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 7812
			(_port D (negedge))
			(_port CLK (posedge) (_code  2 Enable01))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 7813
			(_port CLK (posedge) (_code  3 Enable01))
			(_port D (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 7814
			(_port CLK (posedge) (_code  4 Enable01))
			(_port D (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 7818
			(_port E (posedge))
			(_port CLK (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 7819
			(_port CLK (posedge))
			(_port E (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 7820
			(_port E (negedge))
			(_port CLK (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 7821
			(_port CLK (posedge))
			(_port E (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 7825
			(_port CLK (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 7826
			(_port CLK (negedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000040 56 1946 1268928662225 DFI1E0C0
(_unit DFI1E0C0
	(_specify
		(_specparam tpdLH_CLK_to_QN real (0.1 0.1 0.1))
		(_specparam tpdHL_CLK_to_QN real (0.1 0.1 0.1))
		(_specparam tpdLH_CLR_to_QN real (0.1 0.1 0.1))
		(_specparam tpdHL_CLR_to_QN real (0.1 0.1 0.1))
		(_modpath parallel positive 0 7887
			(_port CLK in posedge)
			(_port QN out posedge)
			(_datain D in posedge)
		)
		(_modpath parallel positive 0 7888
			(_port CLR in negedge)
			(_port QN out negedge)
		)
		(_tchk setup 0 7892
			(_port D (posedge))
			(_port CLK (posedge) (_code  1 Enable01))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 7893
			(_port D (negedge))
			(_port CLK (posedge) (_code  2 Enable01))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 7894
			(_port CLK (posedge) (_code  3 Enable01))
			(_port D (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 7895
			(_port CLK (posedge) (_code  4 Enable01))
			(_port D (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 7899
			(_port E (posedge))
			(_port CLK (posedge) (_code  5 Enable05))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 7900
			(_port CLK (posedge) (_code  6 Enable05))
			(_port E (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 7901
			(_port E (negedge))
			(_port CLK (posedge) (_code  7 Enable05))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 7902
			(_port CLK (posedge) (_code  8 Enable05))
			(_port E (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 7903
			(_port CLK (posedge) (_code  9 Enable04))
			(_port CLR (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 7907
			(_port CLK (posedge) (_code  10 Enable05))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 7908
			(_port CLK (negedge) (_code  11 Enable05))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 7909
			(_port CLR (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk recovery 0 7913
			(_port CLR (posedge))
			(_port CLK (posedge) (_code  12 Enable04))
			(_register (NOTIFY_REG))
		)
	)
)
V 000040 56 1946 1268928662230 DFI1E0C1
(_unit DFI1E0C1
	(_specify
		(_specparam tpdLH_CLK_to_QN real (0.1 0.1 0.1))
		(_specparam tpdHL_CLK_to_QN real (0.1 0.1 0.1))
		(_specparam tpdLH_CLR_to_QN real (0.1 0.1 0.1))
		(_specparam tpdHL_CLR_to_QN real (0.1 0.1 0.1))
		(_modpath parallel positive 0 7972
			(_port CLK in posedge)
			(_port QN out posedge)
			(_datain D in posedge)
		)
		(_modpath parallel positive 0 7973
			(_port CLR in posedge)
			(_port QN out posedge)
		)
		(_tchk setup 0 7977
			(_port D (posedge))
			(_port CLK (posedge) (_code  1 Enable01))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 7978
			(_port D (negedge))
			(_port CLK (posedge) (_code  2 Enable01))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 7979
			(_port CLK (posedge) (_code  3 Enable01))
			(_port D (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 7980
			(_port CLK (posedge) (_code  4 Enable01))
			(_port D (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 7984
			(_port E (posedge))
			(_port CLK (posedge) (_code  5 Enable05))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 7985
			(_port CLK (posedge) (_code  6 Enable05))
			(_port E (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 7986
			(_port E (negedge))
			(_port CLK (posedge) (_code  7 Enable05))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 7987
			(_port CLK (posedge) (_code  8 Enable05))
			(_port E (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 7988
			(_port CLK (posedge) (_code  9 Enable04))
			(_port CLR (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 7992
			(_port CLK (posedge) (_code  10 Enable05))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 7993
			(_port CLK (negedge) (_code  11 Enable05))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 7994
			(_port CLR (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk recovery 0 7998
			(_port CLR (negedge))
			(_port CLK (posedge) (_code  12 Enable04))
			(_register (NOTIFY_REG))
		)
	)
)
V 000040 56 1946 1268928662235 DFI1E0P0
(_unit DFI1E0P0
	(_specify
		(_specparam tpdLH_CLK_to_QN real (0.1 0.1 0.1))
		(_specparam tpdHL_CLK_to_QN real (0.1 0.1 0.1))
		(_specparam tpdLH_PRE_to_QN real (0.1 0.1 0.1))
		(_specparam tpdHL_PRE_to_QN real (0.1 0.1 0.1))
		(_modpath parallel positive 0 8056
			(_port CLK in posedge)
			(_port QN out posedge)
			(_datain D in posedge)
		)
		(_modpath parallel positive 0 8057
			(_port PRE in negedge)
			(_port QN out negedge)
		)
		(_tchk setup 0 8061
			(_port D (posedge))
			(_port CLK (posedge) (_code  1 Enable01))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 8062
			(_port D (negedge))
			(_port CLK (posedge) (_code  2 Enable01))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 8063
			(_port CLK (posedge) (_code  3 Enable01))
			(_port D (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 8064
			(_port CLK (posedge) (_code  4 Enable01))
			(_port D (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 8068
			(_port E (posedge))
			(_port CLK (posedge) (_code  5 Enable05))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 8069
			(_port CLK (posedge) (_code  6 Enable05))
			(_port E (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 8070
			(_port E (negedge))
			(_port CLK (posedge) (_code  7 Enable05))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 8071
			(_port CLK (posedge) (_code  8 Enable05))
			(_port E (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 8073
			(_port CLK (posedge) (_code  9 Enable02))
			(_port PRE (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 8077
			(_port CLK (posedge) (_code  10 Enable05))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 8078
			(_port CLK (negedge) (_code  11 Enable05))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 8079
			(_port PRE (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk recovery 0 8083
			(_port PRE (posedge))
			(_port CLK (posedge) (_code  12 Enable02))
			(_register (NOTIFY_REG))
		)
	)
)
V 000040 56 1946 1268928662240 DFI1E0P1
(_unit DFI1E0P1
	(_specify
		(_specparam tpdLH_CLK_to_QN real (0.1 0.1 0.1))
		(_specparam tpdHL_CLK_to_QN real (0.1 0.1 0.1))
		(_specparam tpdLH_PRE_to_QN real (0.1 0.1 0.1))
		(_specparam tpdHL_PRE_to_QN real (0.1 0.1 0.1))
		(_modpath parallel positive 0 8142
			(_port CLK in posedge)
			(_port QN out posedge)
			(_datain D in posedge)
		)
		(_modpath parallel positive 0 8143
			(_port PRE in posedge)
			(_port QN out posedge)
		)
		(_tchk setup 0 8147
			(_port D (posedge))
			(_port CLK (posedge) (_code  1 Enable01))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 8148
			(_port D (negedge))
			(_port CLK (posedge) (_code  2 Enable01))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 8149
			(_port CLK (posedge) (_code  3 Enable01))
			(_port D (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 8150
			(_port CLK (posedge) (_code  4 Enable01))
			(_port D (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 8154
			(_port E (posedge))
			(_port CLK (posedge) (_code  5 Enable05))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 8155
			(_port CLK (posedge) (_code  6 Enable05))
			(_port E (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 8156
			(_port E (negedge))
			(_port CLK (posedge) (_code  7 Enable05))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 8157
			(_port CLK (posedge) (_code  8 Enable05))
			(_port E (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 8159
			(_port CLK (posedge) (_code  9 Enable02))
			(_port PRE (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 8163
			(_port CLK (posedge) (_code  10 Enable05))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 8164
			(_port CLK (negedge) (_code  11 Enable05))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 8165
			(_port PRE (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk recovery 0 8169
			(_port PRE (negedge))
			(_port CLK (posedge) (_code  12 Enable02))
			(_register (NOTIFY_REG))
		)
	)
)
V 000038 56 1299 1268928662245 DFI1E1
(_unit DFI1E1
	(_specify
		(_specparam tpdLH_CLK_to_QN real (0.1 0.1 0.1))
		(_specparam tpdHL_CLK_to_QN real (0.1 0.1 0.1))
		(_modpath parallel positive 0 8223
			(_port CLK in posedge)
			(_port QN out posedge)
			(_datain D in posedge)
		)
		(_tchk setup 0 8227
			(_port D (posedge))
			(_port CLK (posedge) (_code  1 Enable01))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 8228
			(_port D (negedge))
			(_port CLK (posedge) (_code  2 Enable01))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 8229
			(_port CLK (posedge) (_code  3 Enable01))
			(_port D (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 8230
			(_port CLK (posedge) (_code  4 Enable01))
			(_port D (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 8234
			(_port E (posedge))
			(_port CLK (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 8235
			(_port CLK (posedge))
			(_port E (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 8236
			(_port E (negedge))
			(_port CLK (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 8237
			(_port CLK (posedge))
			(_port E (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 8241
			(_port CLK (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 8242
			(_port CLK (negedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000040 56 1946 1268928662250 DFI1E1C0
(_unit DFI1E1C0
	(_specify
		(_specparam tpdLH_CLK_to_QN real (0.1 0.1 0.1))
		(_specparam tpdHL_CLK_to_QN real (0.1 0.1 0.1))
		(_specparam tpdLH_CLR_to_QN real (0.1 0.1 0.1))
		(_specparam tpdHL_CLR_to_QN real (0.1 0.1 0.1))
		(_modpath parallel positive 0 8303
			(_port CLK in posedge)
			(_port QN out posedge)
			(_datain D in posedge)
		)
		(_modpath parallel positive 0 8304
			(_port CLR in negedge)
			(_port QN out negedge)
		)
		(_tchk setup 0 8308
			(_port D (posedge))
			(_port CLK (posedge) (_code  1 Enable01))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 8309
			(_port D (negedge))
			(_port CLK (posedge) (_code  2 Enable01))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 8310
			(_port CLK (posedge) (_code  3 Enable01))
			(_port D (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 8311
			(_port CLK (posedge) (_code  4 Enable01))
			(_port D (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 8315
			(_port E (posedge))
			(_port CLK (posedge) (_code  5 Enable05))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 8316
			(_port CLK (posedge) (_code  6 Enable05))
			(_port E (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 8317
			(_port E (negedge))
			(_port CLK (posedge) (_code  7 Enable05))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 8318
			(_port CLK (posedge) (_code  8 Enable05))
			(_port E (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 8319
			(_port CLK (posedge) (_code  9 Enable04))
			(_port CLR (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 8323
			(_port CLK (posedge) (_code  10 Enable05))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 8324
			(_port CLK (negedge) (_code  11 Enable05))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 8325
			(_port CLR (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk recovery 0 8329
			(_port CLR (posedge))
			(_port CLK (posedge) (_code  12 Enable04))
			(_register (NOTIFY_REG))
		)
	)
)
V 000040 56 1946 1268928662255 DFI1E1C1
(_unit DFI1E1C1
	(_specify
		(_specparam tpdLH_CLK_to_QN real (0.1 0.1 0.1))
		(_specparam tpdHL_CLK_to_QN real (0.1 0.1 0.1))
		(_specparam tpdLH_CLR_to_QN real (0.1 0.1 0.1))
		(_specparam tpdHL_CLR_to_QN real (0.1 0.1 0.1))
		(_modpath parallel positive 0 8388
			(_port CLK in posedge)
			(_port QN out posedge)
			(_datain D in posedge)
		)
		(_modpath parallel positive 0 8389
			(_port CLR in posedge)
			(_port QN out posedge)
		)
		(_tchk setup 0 8393
			(_port D (posedge))
			(_port CLK (posedge) (_code  1 Enable01))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 8394
			(_port D (negedge))
			(_port CLK (posedge) (_code  2 Enable01))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 8395
			(_port CLK (posedge) (_code  3 Enable01))
			(_port D (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 8396
			(_port CLK (posedge) (_code  4 Enable01))
			(_port D (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 8400
			(_port E (posedge))
			(_port CLK (posedge) (_code  5 Enable05))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 8401
			(_port CLK (posedge) (_code  6 Enable05))
			(_port E (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 8402
			(_port E (negedge))
			(_port CLK (posedge) (_code  7 Enable05))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 8403
			(_port CLK (posedge) (_code  8 Enable05))
			(_port E (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 8404
			(_port CLK (posedge) (_code  9 Enable04))
			(_port CLR (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 8408
			(_port CLK (posedge) (_code  10 Enable05))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 8409
			(_port CLK (negedge) (_code  11 Enable05))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 8410
			(_port CLR (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk recovery 0 8414
			(_port CLR (negedge))
			(_port CLK (posedge) (_code  12 Enable04))
			(_register (NOTIFY_REG))
		)
	)
)
V 000040 56 1946 1268928662260 DFI1E1P0
(_unit DFI1E1P0
	(_specify
		(_specparam tpdLH_CLK_to_QN real (0.1 0.1 0.1))
		(_specparam tpdHL_CLK_to_QN real (0.1 0.1 0.1))
		(_specparam tpdLH_PRE_to_QN real (0.1 0.1 0.1))
		(_specparam tpdHL_PRE_to_QN real (0.1 0.1 0.1))
		(_modpath parallel positive 0 8472
			(_port CLK in posedge)
			(_port QN out posedge)
			(_datain D in posedge)
		)
		(_modpath parallel positive 0 8473
			(_port PRE in negedge)
			(_port QN out negedge)
		)
		(_tchk setup 0 8477
			(_port D (posedge))
			(_port CLK (posedge) (_code  1 Enable01))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 8478
			(_port D (negedge))
			(_port CLK (posedge) (_code  2 Enable01))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 8479
			(_port CLK (posedge) (_code  3 Enable01))
			(_port D (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 8480
			(_port CLK (posedge) (_code  4 Enable01))
			(_port D (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 8484
			(_port E (posedge))
			(_port CLK (posedge) (_code  5 Enable05))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 8485
			(_port CLK (posedge) (_code  6 Enable05))
			(_port E (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 8486
			(_port E (negedge))
			(_port CLK (posedge) (_code  7 Enable05))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 8487
			(_port CLK (posedge) (_code  8 Enable05))
			(_port E (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 8489
			(_port CLK (posedge) (_code  9 Enable02))
			(_port PRE (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 8493
			(_port CLK (posedge) (_code  10 Enable05))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 8494
			(_port CLK (negedge) (_code  11 Enable05))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 8495
			(_port PRE (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk recovery 0 8499
			(_port PRE (posedge))
			(_port CLK (posedge) (_code  12 Enable02))
			(_register (NOTIFY_REG))
		)
	)
)
V 000040 56 1946 1268928662265 DFI1E1P1
(_unit DFI1E1P1
	(_specify
		(_specparam tpdLH_CLK_to_QN real (0.1 0.1 0.1))
		(_specparam tpdHL_CLK_to_QN real (0.1 0.1 0.1))
		(_specparam tpdLH_PRE_to_QN real (0.1 0.1 0.1))
		(_specparam tpdHL_PRE_to_QN real (0.1 0.1 0.1))
		(_modpath parallel positive 0 8558
			(_port CLK in posedge)
			(_port QN out posedge)
			(_datain D in posedge)
		)
		(_modpath parallel positive 0 8559
			(_port PRE in posedge)
			(_port QN out posedge)
		)
		(_tchk setup 0 8563
			(_port D (posedge))
			(_port CLK (posedge) (_code  1 Enable01))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 8564
			(_port D (negedge))
			(_port CLK (posedge) (_code  2 Enable01))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 8565
			(_port CLK (posedge) (_code  3 Enable01))
			(_port D (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 8566
			(_port CLK (posedge) (_code  4 Enable01))
			(_port D (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 8570
			(_port E (posedge))
			(_port CLK (posedge) (_code  5 Enable05))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 8571
			(_port CLK (posedge) (_code  6 Enable05))
			(_port E (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 8572
			(_port E (negedge))
			(_port CLK (posedge) (_code  7 Enable05))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 8573
			(_port CLK (posedge) (_code  8 Enable05))
			(_port E (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 8575
			(_port CLK (posedge) (_code  9 Enable02))
			(_port PRE (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 8579
			(_port CLK (posedge) (_code  10 Enable05))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 8580
			(_port CLK (negedge) (_code  11 Enable05))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 8581
			(_port PRE (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk recovery 0 8585
			(_port PRE (negedge))
			(_port CLK (posedge) (_code  12 Enable02))
			(_register (NOTIFY_REG))
		)
	)
)
V 000038 56 1415 1268928662278 DFI1P0
(_unit DFI1P0
	(_specify
		(_specparam tpdLH_CLK_to_QN real (0.1 0.1 0.1))
		(_specparam tpdHL_CLK_to_QN real (0.1 0.1 0.1))
		(_specparam tpdLH_PRE_to_QN real (0.1 0.1 0.1))
		(_specparam tpdHL_PRE_to_QN real (0.1 0.1 0.1))
		(_modpath parallel positive 0 8641
			(_port CLK in posedge)
			(_port QN out posedge)
			(_datain D in posedge)
		)
		(_modpath parallel positive 0 8642
			(_port PRE in negedge)
			(_port QN out negedge)
		)
		(_tchk setup 0 8646
			(_port D (posedge))
			(_port CLK (posedge) (_code  1 Enable01))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 8647
			(_port D (negedge))
			(_port CLK (posedge) (_code  2 Enable01))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 8648
			(_port CLK (posedge) (_code  3 Enable01))
			(_port D (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 8649
			(_port CLK (posedge) (_code  4 Enable01))
			(_port D (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 8654
			(_port CLK (posedge))
			(_port PRE (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 8658
			(_port CLK (posedge) (_code  5 Enable05))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 8659
			(_port CLK (negedge) (_code  6 Enable05))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 8660
			(_port PRE (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk recovery 0 8664
			(_port PRE (posedge))
			(_port CLK (posedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000038 56 1415 1268928662283 DFI1P1
(_unit DFI1P1
	(_specify
		(_specparam tpdLH_CLK_to_QN real (0.1 0.1 0.1))
		(_specparam tpdHL_CLK_to_QN real (0.1 0.1 0.1))
		(_specparam tpdLH_PRE_to_QN real (0.1 0.1 0.1))
		(_specparam tpdHL_PRE_to_QN real (0.1 0.1 0.1))
		(_modpath parallel positive 0 8722
			(_port CLK in posedge)
			(_port QN out posedge)
			(_datain D in posedge)
		)
		(_modpath parallel positive 0 8723
			(_port PRE in posedge)
			(_port QN out posedge)
		)
		(_tchk setup 0 8727
			(_port D (posedge))
			(_port CLK (posedge) (_code  1 Enable01))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 8728
			(_port D (negedge))
			(_port CLK (posedge) (_code  2 Enable01))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 8729
			(_port CLK (posedge) (_code  3 Enable01))
			(_port D (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 8730
			(_port CLK (posedge) (_code  4 Enable01))
			(_port D (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 8735
			(_port CLK (posedge))
			(_port PRE (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 8739
			(_port CLK (posedge) (_code  5 Enable05))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 8740
			(_port CLK (negedge) (_code  6 Enable05))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 8741
			(_port PRE (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk recovery 0 8745
			(_port PRE (negedge))
			(_port CLK (posedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000040 56 2000 1268928662288 DFI1P1C1
(_unit DFI1P1C1
	(_specify
		(_specparam tpdLH_CLK_to_QN real (0.1 0.1 0.1))
		(_specparam tpdHL_CLK_to_QN real (0.1 0.1 0.1))
		(_specparam tpdLH_CLR_to_QN real (0.1 0.1 0.1))
		(_specparam tpdHL_CLR_to_QN real (0.1 0.1 0.1))
		(_specparam tpdLH_PRE_to_QN real (0.1 0.1 0.1))
		(_specparam tpdHL_PRE_to_QN real (0.1 0.1 0.1))
		(_modpath parallel positive 0 8807
			(_port CLK in posedge)
			(_port QN out posedge)
			(_datain D in posedge)
		)
		(_modpath parallel positive 0 8808
			(_port CLR in posedge)
			(_port QN out posedge)
		)
		(_modpath parallel positive 0 8809
			(_port PRE in posedge)
			(_port QN out posedge)
		)
		(_tchk setup 0 8813
			(_port D (posedge))
			(_port CLK (posedge) (_code  1 Enable01))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 8814
			(_port D (negedge))
			(_port CLK (posedge) (_code  2 Enable01))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 8815
			(_port CLK (posedge) (_code  3 Enable01))
			(_port D (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 8816
			(_port CLK (posedge) (_code  4 Enable01))
			(_port D (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 8821
			(_port CLK (posedge) (_code  5 Enable02))
			(_port PRE (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 8822
			(_port CLK (posedge) (_code  6 Enable04))
			(_port CLR (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 8826
			(_port CLK (posedge) (_code  7 Enable05))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 8827
			(_port CLK (negedge) (_code  8 Enable05))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 8828
			(_port CLR (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 8829
			(_port PRE (posedge) (_code  9 NTB*CLR))
			(_register (NOTIFY_REG))
		)
		(_tchk recovery 0 8833
			(_port PRE (negedge))
			(_port CLK (posedge) (_code  10 Enable02))
			(_register (NOTIFY_REG))
		)
		(_tchk recovery 0 8834
			(_port CLR (negedge))
			(_port CLK (posedge) (_code  11 Enable04))
			(_register (NOTIFY_REG))
		)
	)
)
V 000035 56 808 1268928662293 DFN0
(_unit DFN0
	(_specify
		(_specparam tpdLH_CLK_to_Q real (0.1 0.1 0.1))
		(_specparam tpdHL_CLK_to_Q real (0.1 0.1 0.1))
		(_modpath parallel positive 0 8885
			(_port CLK in negedge)
			(_port Q out negedge)
			(_datain D in negedge)
		)
		(_tchk setup 0 8889
			(_port D (posedge))
			(_port CLK (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 8890
			(_port D (negedge))
			(_port CLK (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 8891
			(_port CLK (negedge))
			(_port D (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 8892
			(_port CLK (negedge))
			(_port D (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 8899
			(_port CLK (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 8900
			(_port CLK (negedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000038 56 1409 1268928662298 DFN0C0
(_unit DFN0C0
	(_specify
		(_specparam tpdLH_CLK_to_Q real (0.1 0.1 0.1))
		(_specparam tpdHL_CLK_to_Q real (0.1 0.1 0.1))
		(_specparam tpdLH_CLR_to_Q real (0.1 0.1 0.1))
		(_specparam tpdHL_CLR_to_Q real (0.1 0.1 0.1))
		(_modpath parallel positive 0 8960
			(_port CLK in negedge)
			(_port Q out negedge)
			(_datain D in negedge)
		)
		(_modpath parallel positive 0 8961
			(_port CLR in negedge)
			(_port Q out negedge)
		)
		(_tchk setup 0 8965
			(_port D (posedge))
			(_port CLK (negedge) (_code  1 Enable01))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 8966
			(_port D (negedge))
			(_port CLK (negedge) (_code  2 Enable01))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 8967
			(_port CLK (negedge) (_code  3 Enable01))
			(_port D (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 8968
			(_port CLK (negedge) (_code  4 Enable01))
			(_port D (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 8972
			(_port CLK (negedge))
			(_port CLR (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 8976
			(_port CLK (posedge) (_code  5 Enable05))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 8977
			(_port CLK (negedge) (_code  6 Enable05))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 8978
			(_port CLR (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk recovery 0 8982
			(_port CLR (posedge))
			(_port CLK (negedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000038 56 1409 1268928662303 DFN0C1
(_unit DFN0C1
	(_specify
		(_specparam tpdLH_CLK_to_Q real (0.1 0.1 0.1))
		(_specparam tpdHL_CLK_to_Q real (0.1 0.1 0.1))
		(_specparam tpdLH_CLR_to_Q real (0.1 0.1 0.1))
		(_specparam tpdHL_CLR_to_Q real (0.1 0.1 0.1))
		(_modpath parallel positive 0 9040
			(_port CLK in negedge)
			(_port Q out negedge)
			(_datain D in negedge)
		)
		(_modpath parallel positive 0 9041
			(_port CLR in posedge)
			(_port Q out posedge)
		)
		(_tchk setup 0 9045
			(_port D (posedge))
			(_port CLK (negedge) (_code  1 Enable01))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 9046
			(_port D (negedge))
			(_port CLK (negedge) (_code  2 Enable01))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 9047
			(_port CLK (negedge) (_code  3 Enable01))
			(_port D (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 9048
			(_port CLK (negedge) (_code  4 Enable01))
			(_port D (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 9052
			(_port CLK (negedge))
			(_port CLR (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 9056
			(_port CLK (posedge) (_code  5 Enable05))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 9057
			(_port CLK (negedge) (_code  6 Enable05))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 9058
			(_port CLR (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk recovery 0 9062
			(_port CLR (negedge))
			(_port CLK (negedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000038 56 1296 1268928662309 DFN0E0
(_unit DFN0E0
	(_specify
		(_specparam tpdLH_CLK_to_Q real (0.1 0.1 0.1))
		(_specparam tpdHL_CLK_to_Q real (0.1 0.1 0.1))
		(_modpath parallel positive 0 9116
			(_port CLK in negedge)
			(_port Q out negedge)
			(_datain D in negedge)
		)
		(_tchk setup 0 9120
			(_port D (posedge))
			(_port CLK (negedge) (_code  1 Enable01))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 9121
			(_port D (negedge))
			(_port CLK (negedge) (_code  2 Enable01))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 9122
			(_port CLK (negedge) (_code  3 Enable01))
			(_port D (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 9123
			(_port CLK (negedge) (_code  4 Enable01))
			(_port D (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 9127
			(_port E (posedge))
			(_port CLK (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 9128
			(_port CLK (negedge))
			(_port E (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 9129
			(_port E (negedge))
			(_port CLK (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 9130
			(_port CLK (negedge))
			(_port E (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 9134
			(_port CLK (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 9135
			(_port CLK (negedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000040 56 1940 1268928662314 DFN0E0C0
(_unit DFN0E0C0
	(_specify
		(_specparam tpdLH_CLK_to_Q real (0.1 0.1 0.1))
		(_specparam tpdHL_CLK_to_Q real (0.1 0.1 0.1))
		(_specparam tpdLH_CLR_to_Q real (0.1 0.1 0.1))
		(_specparam tpdHL_CLR_to_Q real (0.1 0.1 0.1))
		(_modpath parallel positive 0 9196
			(_port CLK in negedge)
			(_port Q out negedge)
			(_datain D in negedge)
		)
		(_modpath parallel positive 0 9197
			(_port CLR in negedge)
			(_port Q out negedge)
		)
		(_tchk setup 0 9201
			(_port D (posedge))
			(_port CLK (negedge) (_code  1 Enable01))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 9202
			(_port D (negedge))
			(_port CLK (negedge) (_code  2 Enable01))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 9203
			(_port CLK (negedge) (_code  3 Enable01))
			(_port D (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 9204
			(_port CLK (negedge) (_code  4 Enable01))
			(_port D (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 9208
			(_port E (posedge))
			(_port CLK (negedge) (_code  5 Enable05))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 9209
			(_port CLK (negedge) (_code  6 Enable05))
			(_port E (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 9210
			(_port E (negedge))
			(_port CLK (negedge) (_code  7 Enable05))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 9211
			(_port CLK (negedge) (_code  8 Enable05))
			(_port E (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 9212
			(_port CLK (negedge) (_code  9 Enable04))
			(_port CLR (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 9216
			(_port CLK (posedge) (_code  10 Enable05))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 9217
			(_port CLK (negedge) (_code  11 Enable05))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 9218
			(_port CLR (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk recovery 0 9222
			(_port CLR (posedge))
			(_port CLK (negedge) (_code  12 Enable04))
			(_register (NOTIFY_REG))
		)
	)
)
V 000040 56 1940 1268928662325 DFN0E0C1
(_unit DFN0E0C1
	(_specify
		(_specparam tpdLH_CLK_to_Q real (0.1 0.1 0.1))
		(_specparam tpdHL_CLK_to_Q real (0.1 0.1 0.1))
		(_specparam tpdLH_CLR_to_Q real (0.1 0.1 0.1))
		(_specparam tpdHL_CLR_to_Q real (0.1 0.1 0.1))
		(_modpath parallel positive 0 9281
			(_port CLK in negedge)
			(_port Q out negedge)
			(_datain D in negedge)
		)
		(_modpath parallel positive 0 9282
			(_port CLR in posedge)
			(_port Q out posedge)
		)
		(_tchk setup 0 9286
			(_port D (posedge))
			(_port CLK (negedge) (_code  1 Enable01))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 9287
			(_port D (negedge))
			(_port CLK (negedge) (_code  2 Enable01))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 9288
			(_port CLK (negedge) (_code  3 Enable01))
			(_port D (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 9289
			(_port CLK (negedge) (_code  4 Enable01))
			(_port D (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 9293
			(_port E (posedge))
			(_port CLK (negedge) (_code  5 Enable05))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 9294
			(_port CLK (negedge) (_code  6 Enable05))
			(_port E (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 9295
			(_port E (negedge))
			(_port CLK (negedge) (_code  7 Enable05))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 9296
			(_port CLK (negedge) (_code  8 Enable05))
			(_port E (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 9297
			(_port CLK (negedge) (_code  9 Enable04))
			(_port CLR (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 9301
			(_port CLK (posedge) (_code  10 Enable05))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 9302
			(_port CLK (negedge) (_code  11 Enable05))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 9303
			(_port CLR (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk recovery 0 9307
			(_port CLR (negedge))
			(_port CLK (negedge) (_code  12 Enable04))
			(_register (NOTIFY_REG))
		)
	)
)
V 000040 56 1940 1268928662330 DFN0E0P0
(_unit DFN0E0P0
	(_specify
		(_specparam tpdLH_CLK_to_Q real (0.1 0.1 0.1))
		(_specparam tpdHL_CLK_to_Q real (0.1 0.1 0.1))
		(_specparam tpdLH_PRE_to_Q real (0.1 0.1 0.1))
		(_specparam tpdHL_PRE_to_Q real (0.1 0.1 0.1))
		(_modpath parallel positive 0 9365
			(_port CLK in negedge)
			(_port Q out negedge)
			(_datain D in negedge)
		)
		(_modpath parallel positive 0 9366
			(_port PRE in negedge)
			(_port Q out negedge)
		)
		(_tchk setup 0 9370
			(_port D (posedge))
			(_port CLK (negedge) (_code  1 Enable01))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 9371
			(_port D (negedge))
			(_port CLK (negedge) (_code  2 Enable01))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 9372
			(_port CLK (negedge) (_code  3 Enable01))
			(_port D (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 9373
			(_port CLK (negedge) (_code  4 Enable01))
			(_port D (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 9377
			(_port E (posedge))
			(_port CLK (negedge) (_code  5 Enable05))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 9378
			(_port CLK (negedge) (_code  6 Enable05))
			(_port E (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 9379
			(_port E (negedge))
			(_port CLK (negedge) (_code  7 Enable05))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 9380
			(_port CLK (negedge) (_code  8 Enable05))
			(_port E (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 9382
			(_port CLK (negedge) (_code  9 Enable02))
			(_port PRE (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 9386
			(_port CLK (posedge) (_code  10 Enable05))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 9387
			(_port CLK (negedge) (_code  11 Enable05))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 9388
			(_port PRE (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk recovery 0 9392
			(_port PRE (posedge))
			(_port CLK (negedge) (_code  12 Enable02))
			(_register (NOTIFY_REG))
		)
	)
)
V 000040 56 1940 1268928662335 DFN0E0P1
(_unit DFN0E0P1
	(_specify
		(_specparam tpdLH_CLK_to_Q real (0.1 0.1 0.1))
		(_specparam tpdHL_CLK_to_Q real (0.1 0.1 0.1))
		(_specparam tpdLH_PRE_to_Q real (0.1 0.1 0.1))
		(_specparam tpdHL_PRE_to_Q real (0.1 0.1 0.1))
		(_modpath parallel positive 0 9451
			(_port CLK in negedge)
			(_port Q out negedge)
			(_datain D in negedge)
		)
		(_modpath parallel positive 0 9452
			(_port PRE in posedge)
			(_port Q out posedge)
		)
		(_tchk setup 0 9456
			(_port D (posedge))
			(_port CLK (negedge) (_code  1 Enable01))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 9457
			(_port D (negedge))
			(_port CLK (negedge) (_code  2 Enable01))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 9458
			(_port CLK (negedge) (_code  3 Enable01))
			(_port D (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 9459
			(_port CLK (negedge) (_code  4 Enable01))
			(_port D (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 9463
			(_port E (posedge))
			(_port CLK (negedge) (_code  5 Enable05))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 9464
			(_port CLK (negedge) (_code  6 Enable05))
			(_port E (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 9465
			(_port E (negedge))
			(_port CLK (negedge) (_code  7 Enable05))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 9466
			(_port CLK (negedge) (_code  8 Enable05))
			(_port E (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 9468
			(_port CLK (negedge) (_code  9 Enable02))
			(_port PRE (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 9472
			(_port CLK (posedge) (_code  10 Enable05))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 9473
			(_port CLK (negedge) (_code  11 Enable05))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 9474
			(_port PRE (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk recovery 0 9478
			(_port PRE (negedge))
			(_port CLK (negedge) (_code  12 Enable02))
			(_register (NOTIFY_REG))
		)
	)
)
V 000038 56 1296 1268928662340 DFN0E1
(_unit DFN0E1
	(_specify
		(_specparam tpdLH_CLK_to_Q real (0.1 0.1 0.1))
		(_specparam tpdHL_CLK_to_Q real (0.1 0.1 0.1))
		(_modpath parallel positive 0 9532
			(_port CLK in negedge)
			(_port Q out negedge)
			(_datain D in negedge)
		)
		(_tchk setup 0 9536
			(_port D (posedge))
			(_port CLK (negedge) (_code  1 Enable01))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 9537
			(_port D (negedge))
			(_port CLK (negedge) (_code  2 Enable01))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 9538
			(_port CLK (negedge) (_code  3 Enable01))
			(_port D (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 9539
			(_port CLK (negedge) (_code  4 Enable01))
			(_port D (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 9543
			(_port E (posedge))
			(_port CLK (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 9544
			(_port CLK (negedge))
			(_port E (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 9545
			(_port E (negedge))
			(_port CLK (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 9546
			(_port CLK (negedge))
			(_port E (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 9550
			(_port CLK (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 9551
			(_port CLK (negedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000040 56 1940 1268928662345 DFN0E1C0
(_unit DFN0E1C0
	(_specify
		(_specparam tpdLH_CLK_to_Q real (0.1 0.1 0.1))
		(_specparam tpdHL_CLK_to_Q real (0.1 0.1 0.1))
		(_specparam tpdLH_CLR_to_Q real (0.1 0.1 0.1))
		(_specparam tpdHL_CLR_to_Q real (0.1 0.1 0.1))
		(_modpath parallel positive 0 9612
			(_port CLK in negedge)
			(_port Q out negedge)
			(_datain D in negedge)
		)
		(_modpath parallel positive 0 9613
			(_port CLR in negedge)
			(_port Q out negedge)
		)
		(_tchk setup 0 9617
			(_port D (posedge))
			(_port CLK (negedge) (_code  1 Enable01))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 9618
			(_port D (negedge))
			(_port CLK (negedge) (_code  2 Enable01))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 9619
			(_port CLK (negedge) (_code  3 Enable01))
			(_port D (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 9620
			(_port CLK (negedge) (_code  4 Enable01))
			(_port D (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 9624
			(_port E (posedge))
			(_port CLK (negedge) (_code  5 Enable05))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 9625
			(_port CLK (negedge) (_code  6 Enable05))
			(_port E (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 9626
			(_port E (negedge))
			(_port CLK (negedge) (_code  7 Enable05))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 9627
			(_port CLK (negedge) (_code  8 Enable05))
			(_port E (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 9628
			(_port CLK (negedge) (_code  9 Enable04))
			(_port CLR (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 9632
			(_port CLK (posedge) (_code  10 Enable05))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 9633
			(_port CLK (negedge) (_code  11 Enable05))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 9634
			(_port CLR (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk recovery 0 9638
			(_port CLR (posedge))
			(_port CLK (negedge) (_code  12 Enable04))
			(_register (NOTIFY_REG))
		)
	)
)
V 000040 56 1940 1268928662350 DFN0E1C1
(_unit DFN0E1C1
	(_specify
		(_specparam tpdLH_CLK_to_Q real (0.1 0.1 0.1))
		(_specparam tpdHL_CLK_to_Q real (0.1 0.1 0.1))
		(_specparam tpdLH_CLR_to_Q real (0.1 0.1 0.1))
		(_specparam tpdHL_CLR_to_Q real (0.1 0.1 0.1))
		(_modpath parallel positive 0 9697
			(_port CLK in negedge)
			(_port Q out negedge)
			(_datain D in negedge)
		)
		(_modpath parallel positive 0 9698
			(_port CLR in posedge)
			(_port Q out posedge)
		)
		(_tchk setup 0 9702
			(_port D (posedge))
			(_port CLK (negedge) (_code  1 Enable01))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 9703
			(_port D (negedge))
			(_port CLK (negedge) (_code  2 Enable01))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 9704
			(_port CLK (negedge) (_code  3 Enable01))
			(_port D (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 9705
			(_port CLK (negedge) (_code  4 Enable01))
			(_port D (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 9709
			(_port E (posedge))
			(_port CLK (negedge) (_code  5 Enable05))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 9710
			(_port CLK (negedge) (_code  6 Enable05))
			(_port E (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 9711
			(_port E (negedge))
			(_port CLK (negedge) (_code  7 Enable05))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 9712
			(_port CLK (negedge) (_code  8 Enable05))
			(_port E (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 9713
			(_port CLK (negedge) (_code  9 Enable04))
			(_port CLR (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 9717
			(_port CLK (posedge) (_code  10 Enable05))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 9718
			(_port CLK (negedge) (_code  11 Enable05))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 9719
			(_port CLR (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk recovery 0 9723
			(_port CLR (negedge))
			(_port CLK (negedge) (_code  12 Enable04))
			(_register (NOTIFY_REG))
		)
	)
)
V 000040 56 1940 1268928662355 DFN0E1P0
(_unit DFN0E1P0
	(_specify
		(_specparam tpdLH_CLK_to_Q real (0.1 0.1 0.1))
		(_specparam tpdHL_CLK_to_Q real (0.1 0.1 0.1))
		(_specparam tpdLH_PRE_to_Q real (0.1 0.1 0.1))
		(_specparam tpdHL_PRE_to_Q real (0.1 0.1 0.1))
		(_modpath parallel positive 0 9781
			(_port CLK in negedge)
			(_port Q out negedge)
			(_datain D in negedge)
		)
		(_modpath parallel positive 0 9782
			(_port PRE in negedge)
			(_port Q out negedge)
		)
		(_tchk setup 0 9786
			(_port D (posedge))
			(_port CLK (negedge) (_code  1 Enable01))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 9787
			(_port D (negedge))
			(_port CLK (negedge) (_code  2 Enable01))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 9788
			(_port CLK (negedge) (_code  3 Enable01))
			(_port D (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 9789
			(_port CLK (negedge) (_code  4 Enable01))
			(_port D (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 9793
			(_port E (posedge))
			(_port CLK (negedge) (_code  5 Enable05))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 9794
			(_port CLK (negedge) (_code  6 Enable05))
			(_port E (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 9795
			(_port E (negedge))
			(_port CLK (negedge) (_code  7 Enable05))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 9796
			(_port CLK (negedge) (_code  8 Enable05))
			(_port E (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 9798
			(_port CLK (negedge) (_code  9 Enable02))
			(_port PRE (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 9802
			(_port CLK (posedge) (_code  10 Enable05))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 9803
			(_port CLK (negedge) (_code  11 Enable05))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 9804
			(_port PRE (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk recovery 0 9808
			(_port PRE (posedge))
			(_port CLK (negedge) (_code  12 Enable02))
			(_register (NOTIFY_REG))
		)
	)
)
V 000040 56 1940 1268928662360 DFN0E1P1
(_unit DFN0E1P1
	(_specify
		(_specparam tpdLH_CLK_to_Q real (0.1 0.1 0.1))
		(_specparam tpdHL_CLK_to_Q real (0.1 0.1 0.1))
		(_specparam tpdLH_PRE_to_Q real (0.1 0.1 0.1))
		(_specparam tpdHL_PRE_to_Q real (0.1 0.1 0.1))
		(_modpath parallel positive 0 9867
			(_port CLK in negedge)
			(_port Q out negedge)
			(_datain D in negedge)
		)
		(_modpath parallel positive 0 9868
			(_port PRE in posedge)
			(_port Q out posedge)
		)
		(_tchk setup 0 9872
			(_port D (posedge))
			(_port CLK (negedge) (_code  1 Enable01))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 9873
			(_port D (negedge))
			(_port CLK (negedge) (_code  2 Enable01))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 9874
			(_port CLK (negedge) (_code  3 Enable01))
			(_port D (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 9875
			(_port CLK (negedge) (_code  4 Enable01))
			(_port D (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 9879
			(_port E (posedge))
			(_port CLK (negedge) (_code  5 Enable05))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 9880
			(_port CLK (negedge) (_code  6 Enable05))
			(_port E (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 9881
			(_port E (negedge))
			(_port CLK (negedge) (_code  7 Enable05))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 9882
			(_port CLK (negedge) (_code  8 Enable05))
			(_port E (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 9884
			(_port CLK (negedge) (_code  9 Enable02))
			(_port PRE (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 9888
			(_port CLK (posedge) (_code  10 Enable05))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 9889
			(_port CLK (negedge) (_code  11 Enable05))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 9890
			(_port PRE (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk recovery 0 9894
			(_port PRE (negedge))
			(_port CLK (negedge) (_code  12 Enable02))
			(_register (NOTIFY_REG))
		)
	)
)
V 000038 56 1409 1268928662372 DFN0P0
(_unit DFN0P0
	(_specify
		(_specparam tpdLH_CLK_to_Q real (0.1 0.1 0.1))
		(_specparam tpdHL_CLK_to_Q real (0.1 0.1 0.1))
		(_specparam tpdLH_PRE_to_Q real (0.1 0.1 0.1))
		(_specparam tpdHL_PRE_to_Q real (0.1 0.1 0.1))
		(_modpath parallel positive 0 9950
			(_port CLK in negedge)
			(_port Q out negedge)
			(_datain D in negedge)
		)
		(_modpath parallel positive 0 9951
			(_port PRE in negedge)
			(_port Q out negedge)
		)
		(_tchk setup 0 9955
			(_port D (posedge))
			(_port CLK (negedge) (_code  1 Enable01))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 9956
			(_port D (negedge))
			(_port CLK (negedge) (_code  2 Enable01))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 9957
			(_port CLK (negedge) (_code  3 Enable01))
			(_port D (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 9958
			(_port CLK (negedge) (_code  4 Enable01))
			(_port D (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 9963
			(_port CLK (negedge))
			(_port PRE (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 9967
			(_port CLK (posedge) (_code  5 Enable05))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 9968
			(_port CLK (negedge) (_code  6 Enable05))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 9969
			(_port PRE (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk recovery 0 9973
			(_port PRE (posedge))
			(_port CLK (negedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000038 56 1420 1268928662377 DFN0P1
(_unit DFN0P1
	(_specify
		(_specparam tpdLH_CLK_to_Q real (0.1 0.1 0.1))
		(_specparam tpdHL_CLK_to_Q real (0.1 0.1 0.1))
		(_specparam tpdLH_PRE_to_Q real (0.1 0.1 0.1))
		(_specparam tpdHL_PRE_to_Q real (0.1 0.1 0.1))
		(_modpath parallel positive 0 10031
			(_port CLK in negedge)
			(_port Q out negedge)
			(_datain D in negedge)
		)
		(_modpath parallel positive 0 10032
			(_port PRE in posedge)
			(_port Q out posedge)
		)
		(_tchk setup 0 10036
			(_port D (posedge))
			(_port CLK (negedge) (_code  1 Enable01))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 10037
			(_port D (negedge))
			(_port CLK (negedge) (_code  2 Enable01))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 10038
			(_port CLK (negedge) (_code  3 Enable01))
			(_port D (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 10039
			(_port CLK (negedge) (_code  4 Enable01))
			(_port D (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 10044
			(_port CLK (negedge))
			(_port PRE (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 10048
			(_port CLK (posedge) (_code  5 Enable05))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 10049
			(_port CLK (negedge) (_code  6 Enable05))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 10050
			(_port PRE (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk recovery 0 10054
			(_port PRE (negedge))
			(_port CLK (negedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000040 56 2006 1268928662382 DFN0P1C1
(_unit DFN0P1C1
	(_specify
		(_specparam tpdLH_CLK_to_Q real (0.1 0.1 0.1))
		(_specparam tpdHL_CLK_to_Q real (0.1 0.1 0.1))
		(_specparam tpdLH_CLR_to_Q real (0.1 0.1 0.1))
		(_specparam tpdHL_CLR_to_Q real (0.1 0.1 0.1))
		(_specparam tpdLH_PRE_to_Q real (0.1 0.1 0.1))
		(_specparam tpdHL_PRE_to_Q real (0.1 0.1 0.1))
		(_modpath parallel positive 0 10116
			(_port CLK in negedge)
			(_port Q out negedge)
			(_datain D in negedge)
		)
		(_modpath parallel positive 0 10117
			(_port CLR in posedge)
			(_port Q out posedge)
		)
		(_modpath parallel positive 0 10118
			(_port PRE in posedge)
			(_port Q out posedge)
		)
		(_tchk setup 0 10122
			(_port D (posedge))
			(_port CLK (negedge) (_code  1 Enable01))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 10123
			(_port D (negedge))
			(_port CLK (negedge) (_code  2 Enable01))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 10124
			(_port CLK (negedge) (_code  3 Enable01))
			(_port D (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 10125
			(_port CLK (negedge) (_code  4 Enable01))
			(_port D (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 10130
			(_port CLK (negedge) (_code  5 Enable02))
			(_port PRE (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 10131
			(_port CLK (negedge) (_code  6 Enable04))
			(_port CLR (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 10135
			(_port CLK (posedge) (_code  7 Enable05))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 10136
			(_port CLK (negedge) (_code  8 Enable05))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 10137
			(_port CLR (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 10138
			(_port PRE (posedge) (_code  9 NTB*CLR))
			(_register (NOTIFY_REG))
		)
		(_tchk recovery 0 10142
			(_port PRE (negedge))
			(_port CLK (negedge) (_code  10 Enable02))
			(_register (NOTIFY_REG))
		)
		(_tchk recovery 0 10143
			(_port CLR (negedge))
			(_port CLK (negedge) (_code  11 Enable04))
			(_register (NOTIFY_REG))
		)
	)
)
V 000035 56 815 1268928662388 DFN1
(_unit DFN1
	(_specify
		(_specparam tpdLH_CLK_to_Q real (0.1 0.1 0.1))
		(_specparam tpdHL_CLK_to_Q real (0.1 0.1 0.1))
		(_modpath parallel positive 0 10193
			(_port CLK in posedge)
			(_port Q out posedge)
			(_datain D in posedge)
		)
		(_tchk setup 0 10197
			(_port D (posedge))
			(_port CLK (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 10198
			(_port D (negedge))
			(_port CLK (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 10199
			(_port CLK (posedge))
			(_port D (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 10200
			(_port CLK (posedge))
			(_port D (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 10207
			(_port CLK (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 10208
			(_port CLK (negedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000038 56 1420 1268928662393 DFN1C0
(_unit DFN1C0
	(_specify
		(_specparam tpdLH_CLK_to_Q real (0.1 0.1 0.1))
		(_specparam tpdHL_CLK_to_Q real (0.1 0.1 0.1))
		(_specparam tpdLH_CLR_to_Q real (0.1 0.1 0.1))
		(_specparam tpdHL_CLR_to_Q real (0.1 0.1 0.1))
		(_modpath parallel positive 0 10267
			(_port CLK in posedge)
			(_port Q out posedge)
			(_datain D in posedge)
		)
		(_modpath parallel positive 0 10268
			(_port CLR in negedge)
			(_port Q out negedge)
		)
		(_tchk setup 0 10272
			(_port D (posedge))
			(_port CLK (posedge) (_code  1 Enable01))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 10273
			(_port D (negedge))
			(_port CLK (posedge) (_code  2 Enable01))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 10274
			(_port CLK (posedge) (_code  3 Enable01))
			(_port D (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 10275
			(_port CLK (posedge) (_code  4 Enable01))
			(_port D (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 10279
			(_port CLK (posedge))
			(_port CLR (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 10283
			(_port CLK (posedge) (_code  5 Enable05))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 10284
			(_port CLK (negedge) (_code  6 Enable05))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 10285
			(_port CLR (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk recovery 0 10289
			(_port CLR (posedge))
			(_port CLK (posedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000038 56 1420 1268928662402 DFN1C1
(_unit DFN1C1
	(_specify
		(_specparam tpdLH_CLK_to_Q real (0.1 0.1 0.1))
		(_specparam tpdHL_CLK_to_Q real (0.1 0.1 0.1))
		(_specparam tpdLH_CLR_to_Q real (0.1 0.1 0.1))
		(_specparam tpdHL_CLR_to_Q real (0.1 0.1 0.1))
		(_modpath parallel positive 0 10344
			(_port CLK in posedge)
			(_port Q out posedge)
			(_datain D in posedge)
		)
		(_modpath parallel positive 0 10345
			(_port CLR in posedge)
			(_port Q out posedge)
		)
		(_tchk setup 0 10349
			(_port D (posedge))
			(_port CLK (posedge) (_code  1 Enable01))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 10350
			(_port D (negedge))
			(_port CLK (posedge) (_code  2 Enable01))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 10351
			(_port CLK (posedge) (_code  3 Enable01))
			(_port D (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 10352
			(_port CLK (posedge) (_code  4 Enable01))
			(_port D (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 10356
			(_port CLK (posedge))
			(_port CLR (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 10360
			(_port CLK (posedge) (_code  5 Enable05))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 10361
			(_port CLK (negedge) (_code  6 Enable05))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 10362
			(_port CLR (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk recovery 0 10366
			(_port CLR (negedge))
			(_port CLK (posedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000038 56 1307 1268928662407 DFN1E0
(_unit DFN1E0
	(_specify
		(_specparam tpdLH_CLK_to_Q real (0.1 0.1 0.1))
		(_specparam tpdHL_CLK_to_Q real (0.1 0.1 0.1))
		(_modpath parallel positive 0 10419
			(_port CLK in posedge)
			(_port Q out posedge)
			(_datain D in posedge)
		)
		(_tchk setup 0 10423
			(_port D (posedge))
			(_port CLK (posedge) (_code  1 Enable01))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 10424
			(_port D (negedge))
			(_port CLK (posedge) (_code  2 Enable01))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 10425
			(_port CLK (posedge) (_code  3 Enable01))
			(_port D (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 10426
			(_port CLK (posedge) (_code  4 Enable01))
			(_port D (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 10430
			(_port E (posedge))
			(_port CLK (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 10431
			(_port CLK (posedge))
			(_port E (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 10432
			(_port E (negedge))
			(_port CLK (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 10433
			(_port CLK (posedge))
			(_port E (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 10437
			(_port CLK (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 10438
			(_port CLK (negedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000040 56 1955 1268928662412 DFN1E0C0
(_unit DFN1E0C0
	(_specify
		(_specparam tpdLH_CLK_to_Q real (0.1 0.1 0.1))
		(_specparam tpdHL_CLK_to_Q real (0.1 0.1 0.1))
		(_specparam tpdLH_CLR_to_Q real (0.1 0.1 0.1))
		(_specparam tpdHL_CLR_to_Q real (0.1 0.1 0.1))
		(_modpath parallel positive 0 10498
			(_port CLK in posedge)
			(_port Q out posedge)
			(_datain D in posedge)
		)
		(_modpath parallel positive 0 10499
			(_port CLR in negedge)
			(_port Q out negedge)
		)
		(_tchk setup 0 10503
			(_port D (posedge))
			(_port CLK (posedge) (_code  1 Enable01))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 10504
			(_port D (negedge))
			(_port CLK (posedge) (_code  2 Enable01))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 10505
			(_port CLK (posedge) (_code  3 Enable01))
			(_port D (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 10506
			(_port CLK (posedge) (_code  4 Enable01))
			(_port D (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 10510
			(_port E (posedge))
			(_port CLK (posedge) (_code  5 Enable05))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 10511
			(_port CLK (posedge) (_code  6 Enable05))
			(_port E (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 10512
			(_port E (negedge))
			(_port CLK (posedge) (_code  7 Enable05))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 10513
			(_port CLK (posedge) (_code  8 Enable05))
			(_port E (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 10514
			(_port CLK (posedge) (_code  9 Enable04))
			(_port CLR (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 10518
			(_port CLK (posedge) (_code  10 Enable05))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 10519
			(_port CLK (negedge) (_code  11 Enable05))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 10520
			(_port CLR (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk recovery 0 10524
			(_port CLR (posedge))
			(_port CLK (posedge) (_code  12 Enable04))
			(_register (NOTIFY_REG))
		)
	)
)
V 000040 56 1955 1268928662418 DFN1E0C1
(_unit DFN1E0C1
	(_specify
		(_specparam tpdLH_CLK_to_Q real (0.1 0.1 0.1))
		(_specparam tpdHL_CLK_to_Q real (0.1 0.1 0.1))
		(_specparam tpdLH_CLR_to_Q real (0.1 0.1 0.1))
		(_specparam tpdHL_CLR_to_Q real (0.1 0.1 0.1))
		(_modpath parallel positive 0 10582
			(_port CLK in posedge)
			(_port Q out posedge)
			(_datain D in posedge)
		)
		(_modpath parallel positive 0 10583
			(_port CLR in posedge)
			(_port Q out posedge)
		)
		(_tchk setup 0 10587
			(_port D (posedge))
			(_port CLK (posedge) (_code  1 Enable01))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 10588
			(_port D (negedge))
			(_port CLK (posedge) (_code  2 Enable01))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 10589
			(_port CLK (posedge) (_code  3 Enable01))
			(_port D (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 10590
			(_port CLK (posedge) (_code  4 Enable01))
			(_port D (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 10594
			(_port E (posedge))
			(_port CLK (posedge) (_code  5 Enable05))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 10595
			(_port CLK (posedge) (_code  6 Enable05))
			(_port E (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 10596
			(_port E (negedge))
			(_port CLK (posedge) (_code  7 Enable05))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 10597
			(_port CLK (posedge) (_code  8 Enable05))
			(_port E (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 10598
			(_port CLK (posedge) (_code  9 Enable04))
			(_port CLR (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 10602
			(_port CLK (posedge) (_code  10 Enable05))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 10603
			(_port CLK (negedge) (_code  11 Enable05))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 10604
			(_port CLR (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk recovery 0 10608
			(_port CLR (negedge))
			(_port CLK (posedge) (_code  12 Enable04))
			(_register (NOTIFY_REG))
		)
	)
)
V 000040 56 1955 1268928662434 DFN1E0P0
(_unit DFN1E0P0
	(_specify
		(_specparam tpdLH_CLK_to_Q real (0.1 0.1 0.1))
		(_specparam tpdHL_CLK_to_Q real (0.1 0.1 0.1))
		(_specparam tpdLH_PRE_to_Q real (0.1 0.1 0.1))
		(_specparam tpdHL_PRE_to_Q real (0.1 0.1 0.1))
		(_modpath parallel positive 0 10665
			(_port CLK in posedge)
			(_port Q out posedge)
			(_datain D in posedge)
		)
		(_modpath parallel positive 0 10666
			(_port PRE in negedge)
			(_port Q out negedge)
		)
		(_tchk setup 0 10670
			(_port D (posedge))
			(_port CLK (posedge) (_code  1 Enable01))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 10671
			(_port D (negedge))
			(_port CLK (posedge) (_code  2 Enable01))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 10672
			(_port CLK (posedge) (_code  3 Enable01))
			(_port D (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 10673
			(_port CLK (posedge) (_code  4 Enable01))
			(_port D (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 10677
			(_port E (posedge))
			(_port CLK (posedge) (_code  5 Enable05))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 10678
			(_port CLK (posedge) (_code  6 Enable05))
			(_port E (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 10679
			(_port E (negedge))
			(_port CLK (posedge) (_code  7 Enable05))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 10680
			(_port CLK (posedge) (_code  8 Enable05))
			(_port E (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 10682
			(_port CLK (posedge) (_code  9 Enable02))
			(_port PRE (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 10686
			(_port CLK (posedge) (_code  10 Enable05))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 10687
			(_port CLK (negedge) (_code  11 Enable05))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 10688
			(_port PRE (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk recovery 0 10692
			(_port PRE (posedge))
			(_port CLK (posedge) (_code  12 Enable02))
			(_register (NOTIFY_REG))
		)
	)
)
V 000040 56 1955 1268928662449 DFN1E0P1
(_unit DFN1E0P1
	(_specify
		(_specparam tpdLH_CLK_to_Q real (0.1 0.1 0.1))
		(_specparam tpdHL_CLK_to_Q real (0.1 0.1 0.1))
		(_specparam tpdLH_PRE_to_Q real (0.1 0.1 0.1))
		(_specparam tpdHL_PRE_to_Q real (0.1 0.1 0.1))
		(_modpath parallel positive 0 10750
			(_port CLK in posedge)
			(_port Q out posedge)
			(_datain D in posedge)
		)
		(_modpath parallel positive 0 10751
			(_port PRE in posedge)
			(_port Q out posedge)
		)
		(_tchk setup 0 10755
			(_port D (posedge))
			(_port CLK (posedge) (_code  1 Enable01))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 10756
			(_port D (negedge))
			(_port CLK (posedge) (_code  2 Enable01))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 10757
			(_port CLK (posedge) (_code  3 Enable01))
			(_port D (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 10758
			(_port CLK (posedge) (_code  4 Enable01))
			(_port D (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 10762
			(_port E (posedge))
			(_port CLK (posedge) (_code  5 Enable05))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 10763
			(_port CLK (posedge) (_code  6 Enable05))
			(_port E (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 10764
			(_port E (negedge))
			(_port CLK (posedge) (_code  7 Enable05))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 10765
			(_port CLK (posedge) (_code  8 Enable05))
			(_port E (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 10767
			(_port CLK (posedge) (_code  9 Enable02))
			(_port PRE (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 10771
			(_port CLK (posedge) (_code  10 Enable05))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 10772
			(_port CLK (negedge) (_code  11 Enable05))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 10773
			(_port PRE (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk recovery 0 10777
			(_port PRE (negedge))
			(_port CLK (posedge) (_code  12 Enable02))
			(_register (NOTIFY_REG))
		)
	)
)
V 000038 56 1307 1268928662454 DFN1E1
(_unit DFN1E1
	(_specify
		(_specparam tpdLH_CLK_to_Q real (0.1 0.1 0.1))
		(_specparam tpdHL_CLK_to_Q real (0.1 0.1 0.1))
		(_modpath parallel positive 0 10830
			(_port CLK in posedge)
			(_port Q out posedge)
			(_datain D in posedge)
		)
		(_tchk setup 0 10834
			(_port D (posedge))
			(_port CLK (posedge) (_code  1 Enable01))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 10835
			(_port D (negedge))
			(_port CLK (posedge) (_code  2 Enable01))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 10836
			(_port CLK (posedge) (_code  3 Enable01))
			(_port D (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 10837
			(_port CLK (posedge) (_code  4 Enable01))
			(_port D (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 10841
			(_port E (posedge))
			(_port CLK (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 10842
			(_port CLK (posedge))
			(_port E (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 10843
			(_port E (negedge))
			(_port CLK (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 10844
			(_port CLK (posedge))
			(_port E (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 10848
			(_port CLK (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 10849
			(_port CLK (negedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000040 56 1955 1268928662459 DFN1E1C0
(_unit DFN1E1C0
	(_specify
		(_specparam tpdLH_CLK_to_Q real (0.1 0.1 0.1))
		(_specparam tpdHL_CLK_to_Q real (0.1 0.1 0.1))
		(_specparam tpdLH_CLR_to_Q real (0.1 0.1 0.1))
		(_specparam tpdHL_CLR_to_Q real (0.1 0.1 0.1))
		(_modpath parallel positive 0 10909
			(_port CLK in posedge)
			(_port Q out posedge)
			(_datain D in posedge)
		)
		(_modpath parallel positive 0 10910
			(_port CLR in negedge)
			(_port Q out negedge)
		)
		(_tchk setup 0 10914
			(_port D (posedge))
			(_port CLK (posedge) (_code  1 Enable01))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 10915
			(_port D (negedge))
			(_port CLK (posedge) (_code  2 Enable01))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 10916
			(_port CLK (posedge) (_code  3 Enable01))
			(_port D (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 10917
			(_port CLK (posedge) (_code  4 Enable01))
			(_port D (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 10921
			(_port E (posedge))
			(_port CLK (posedge) (_code  5 Enable05))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 10922
			(_port CLK (posedge) (_code  6 Enable05))
			(_port E (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 10923
			(_port E (negedge))
			(_port CLK (posedge) (_code  7 Enable05))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 10924
			(_port CLK (posedge) (_code  8 Enable05))
			(_port E (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 10925
			(_port CLK (posedge) (_code  9 Enable04))
			(_port CLR (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 10929
			(_port CLK (posedge) (_code  10 Enable05))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 10930
			(_port CLK (negedge) (_code  11 Enable05))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 10931
			(_port CLR (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk recovery 0 10935
			(_port CLR (posedge))
			(_port CLK (posedge) (_code  12 Enable04))
			(_register (NOTIFY_REG))
		)
	)
)
V 000040 56 1955 1268928662480 DFN1E1C1
(_unit DFN1E1C1
	(_specify
		(_specparam tpdLH_CLK_to_Q real (0.1 0.1 0.1))
		(_specparam tpdHL_CLK_to_Q real (0.1 0.1 0.1))
		(_specparam tpdLH_CLR_to_Q real (0.1 0.1 0.1))
		(_specparam tpdHL_CLR_to_Q real (0.1 0.1 0.1))
		(_modpath parallel positive 0 10993
			(_port CLK in posedge)
			(_port Q out posedge)
			(_datain D in posedge)
		)
		(_modpath parallel positive 0 10994
			(_port CLR in posedge)
			(_port Q out posedge)
		)
		(_tchk setup 0 10998
			(_port D (posedge))
			(_port CLK (posedge) (_code  1 Enable01))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 10999
			(_port D (negedge))
			(_port CLK (posedge) (_code  2 Enable01))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 11000
			(_port CLK (posedge) (_code  3 Enable01))
			(_port D (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 11001
			(_port CLK (posedge) (_code  4 Enable01))
			(_port D (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 11005
			(_port E (posedge))
			(_port CLK (posedge) (_code  5 Enable05))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 11006
			(_port CLK (posedge) (_code  6 Enable05))
			(_port E (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 11007
			(_port E (negedge))
			(_port CLK (posedge) (_code  7 Enable05))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 11008
			(_port CLK (posedge) (_code  8 Enable05))
			(_port E (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 11009
			(_port CLK (posedge) (_code  9 Enable04))
			(_port CLR (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 11013
			(_port CLK (posedge) (_code  10 Enable05))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 11014
			(_port CLK (negedge) (_code  11 Enable05))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 11015
			(_port CLR (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk recovery 0 11019
			(_port CLR (negedge))
			(_port CLK (posedge) (_code  12 Enable04))
			(_register (NOTIFY_REG))
		)
	)
)
V 000040 56 1955 1268928662496 DFN1E1P0
(_unit DFN1E1P0
	(_specify
		(_specparam tpdLH_CLK_to_Q real (0.1 0.1 0.1))
		(_specparam tpdHL_CLK_to_Q real (0.1 0.1 0.1))
		(_specparam tpdLH_PRE_to_Q real (0.1 0.1 0.1))
		(_specparam tpdHL_PRE_to_Q real (0.1 0.1 0.1))
		(_modpath parallel positive 0 11076
			(_port CLK in posedge)
			(_port Q out posedge)
			(_datain D in posedge)
		)
		(_modpath parallel positive 0 11077
			(_port PRE in negedge)
			(_port Q out negedge)
		)
		(_tchk setup 0 11081
			(_port D (posedge))
			(_port CLK (posedge) (_code  1 Enable01))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 11082
			(_port D (negedge))
			(_port CLK (posedge) (_code  2 Enable01))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 11083
			(_port CLK (posedge) (_code  3 Enable01))
			(_port D (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 11084
			(_port CLK (posedge) (_code  4 Enable01))
			(_port D (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 11088
			(_port E (posedge))
			(_port CLK (posedge) (_code  5 Enable05))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 11089
			(_port CLK (posedge) (_code  6 Enable05))
			(_port E (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 11090
			(_port E (negedge))
			(_port CLK (posedge) (_code  7 Enable05))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 11091
			(_port CLK (posedge) (_code  8 Enable05))
			(_port E (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 11093
			(_port CLK (posedge) (_code  9 Enable02))
			(_port PRE (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 11097
			(_port CLK (posedge) (_code  10 Enable05))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 11098
			(_port CLK (negedge) (_code  11 Enable05))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 11099
			(_port PRE (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk recovery 0 11103
			(_port PRE (posedge))
			(_port CLK (posedge) (_code  12 Enable02))
			(_register (NOTIFY_REG))
		)
	)
)
V 000040 56 1955 1268928662501 DFN1E1P1
(_unit DFN1E1P1
	(_specify
		(_specparam tpdLH_CLK_to_Q real (0.1 0.1 0.1))
		(_specparam tpdHL_CLK_to_Q real (0.1 0.1 0.1))
		(_specparam tpdLH_PRE_to_Q real (0.1 0.1 0.1))
		(_specparam tpdHL_PRE_to_Q real (0.1 0.1 0.1))
		(_modpath parallel positive 0 11161
			(_port CLK in posedge)
			(_port Q out posedge)
			(_datain D in posedge)
		)
		(_modpath parallel positive 0 11162
			(_port PRE in posedge)
			(_port Q out posedge)
		)
		(_tchk setup 0 11166
			(_port D (posedge))
			(_port CLK (posedge) (_code  1 Enable01))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 11167
			(_port D (negedge))
			(_port CLK (posedge) (_code  2 Enable01))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 11168
			(_port CLK (posedge) (_code  3 Enable01))
			(_port D (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 11169
			(_port CLK (posedge) (_code  4 Enable01))
			(_port D (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 11173
			(_port E (posedge))
			(_port CLK (posedge) (_code  5 Enable05))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 11174
			(_port CLK (posedge) (_code  6 Enable05))
			(_port E (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 11175
			(_port E (negedge))
			(_port CLK (posedge) (_code  7 Enable05))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 11176
			(_port CLK (posedge) (_code  8 Enable05))
			(_port E (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 11178
			(_port CLK (posedge) (_code  9 Enable02))
			(_port PRE (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 11182
			(_port CLK (posedge) (_code  10 Enable05))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 11183
			(_port CLK (negedge) (_code  11 Enable05))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 11184
			(_port PRE (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk recovery 0 11188
			(_port PRE (negedge))
			(_port CLK (posedge) (_code  12 Enable02))
			(_register (NOTIFY_REG))
		)
	)
)
V 000038 56 1420 1268928662506 DFN1P0
(_unit DFN1P0
	(_specify
		(_specparam tpdLH_CLK_to_Q real (0.1 0.1 0.1))
		(_specparam tpdHL_CLK_to_Q real (0.1 0.1 0.1))
		(_specparam tpdLH_PRE_to_Q real (0.1 0.1 0.1))
		(_specparam tpdHL_PRE_to_Q real (0.1 0.1 0.1))
		(_modpath parallel positive 0 11243
			(_port CLK in posedge)
			(_port Q out posedge)
			(_datain D in posedge)
		)
		(_modpath parallel positive 0 11244
			(_port PRE in negedge)
			(_port Q out negedge)
		)
		(_tchk setup 0 11248
			(_port D (posedge))
			(_port CLK (posedge) (_code  1 Enable01))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 11249
			(_port D (negedge))
			(_port CLK (posedge) (_code  2 Enable01))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 11250
			(_port CLK (posedge) (_code  3 Enable01))
			(_port D (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 11251
			(_port CLK (posedge) (_code  4 Enable01))
			(_port D (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 11256
			(_port CLK (posedge))
			(_port PRE (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 11260
			(_port CLK (posedge) (_code  5 Enable05))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 11261
			(_port CLK (negedge) (_code  6 Enable05))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 11262
			(_port PRE (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk recovery 0 11266
			(_port PRE (posedge))
			(_port CLK (posedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000038 56 1420 1268928662511 DFN1P1
(_unit DFN1P1
	(_specify
		(_specparam tpdLH_CLK_to_Q real (0.1 0.1 0.1))
		(_specparam tpdHL_CLK_to_Q real (0.1 0.1 0.1))
		(_specparam tpdLH_PRE_to_Q real (0.1 0.1 0.1))
		(_specparam tpdHL_PRE_to_Q real (0.1 0.1 0.1))
		(_modpath parallel positive 0 11323
			(_port CLK in posedge)
			(_port Q out posedge)
			(_datain D in posedge)
		)
		(_modpath parallel positive 0 11324
			(_port PRE in posedge)
			(_port Q out posedge)
		)
		(_tchk setup 0 11328
			(_port D (posedge))
			(_port CLK (posedge) (_code  1 Enable01))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 11329
			(_port D (negedge))
			(_port CLK (posedge) (_code  2 Enable01))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 11330
			(_port CLK (posedge) (_code  3 Enable01))
			(_port D (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 11331
			(_port CLK (posedge) (_code  4 Enable01))
			(_port D (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 11336
			(_port CLK (posedge))
			(_port PRE (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 11340
			(_port CLK (posedge) (_code  5 Enable05))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 11341
			(_port CLK (negedge) (_code  6 Enable05))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 11342
			(_port PRE (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk recovery 0 11346
			(_port PRE (negedge))
			(_port CLK (posedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000040 56 2006 1268928662516 DFN1P1C1
(_unit DFN1P1C1
	(_specify
		(_specparam tpdLH_CLK_to_Q real (0.1 0.1 0.1))
		(_specparam tpdHL_CLK_to_Q real (0.1 0.1 0.1))
		(_specparam tpdLH_CLR_to_Q real (0.1 0.1 0.1))
		(_specparam tpdHL_CLR_to_Q real (0.1 0.1 0.1))
		(_specparam tpdLH_PRE_to_Q real (0.1 0.1 0.1))
		(_specparam tpdHL_PRE_to_Q real (0.1 0.1 0.1))
		(_modpath parallel positive 0 11407
			(_port CLK in posedge)
			(_port Q out posedge)
			(_datain D in posedge)
		)
		(_modpath parallel positive 0 11408
			(_port CLR in posedge)
			(_port Q out posedge)
		)
		(_modpath parallel positive 0 11409
			(_port PRE in posedge)
			(_port Q out posedge)
		)
		(_tchk setup 0 11413
			(_port D (posedge))
			(_port CLK (posedge) (_code  1 Enable01))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 11414
			(_port D (negedge))
			(_port CLK (posedge) (_code  2 Enable01))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 11415
			(_port CLK (posedge) (_code  3 Enable01))
			(_port D (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 11416
			(_port CLK (posedge) (_code  4 Enable01))
			(_port D (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 11421
			(_port CLK (posedge) (_code  5 Enable02))
			(_port PRE (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 11422
			(_port CLK (posedge) (_code  6 Enable04))
			(_port CLR (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 11426
			(_port CLK (posedge) (_code  7 Enable05))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 11427
			(_port CLK (negedge) (_code  8 Enable05))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 11428
			(_port CLR (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 11429
			(_port PRE (posedge) (_code  9 NTB*CLR))
			(_register (NOTIFY_REG))
		)
		(_tchk recovery 0 11433
			(_port PRE (negedge))
			(_port CLK (posedge) (_code  10 Enable02))
			(_register (NOTIFY_REG))
		)
		(_tchk recovery 0 11434
			(_port CLR (negedge))
			(_port CLK (posedge) (_code  11 Enable04))
			(_register (NOTIFY_REG))
		)
	)
)
V 000036 56 1075 1268928662521 DLI0
(_unit DLI0
	(_specify
		(_specparam LibName string \smartfusion\)
		(_specparam macroType string \seq_dlatch\)
		(_specparam InputLoad$G real 0.0)
		(_specparam InputLoad$D real 0.0)
		(_specparam tpdLH_D_to_QN real (0.1 0.1 0.1))
		(_specparam tpdHL_D_to_QN real (0.1 0.1 0.1))
		(_specparam tpdLH_G_to_QN real (0.1 0.1 0.1))
		(_specparam tpdHL_G_to_QN real (0.1 0.1 0.1))
		(_modpath parallel unknown 0 11489
			(_code  1 NT*G)
			(_port D in )
			(_port QN out )
		)
		(_modpath parallel positive 0 11491
			(_port G in negedge)
			(_port QN out negedge)
			(_datain D in negedge)
		)
		(_tchk setup 0 11495
			(_port D (posedge))
			(_port G (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 11496
			(_port G (posedge))
			(_port D (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 11497
			(_port D (negedge))
			(_port G (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 11498
			(_port G (posedge))
			(_port D (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 11505
			(_port G (negedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000038 56 1803 1268928662526 DLI0C0
(_unit DLI0C0
	(_specify
		(_specparam LibName string \smartfusion\)
		(_specparam macroType string \seq_dlatch\)
		(_specparam InputLoad$G real 0.0)
		(_specparam InputLoad$D real 0.0)
		(_specparam tpdLH_D_to_QN real (0.1 0.1 0.1))
		(_specparam tpdHL_D_to_QN real (0.1 0.1 0.1))
		(_specparam tpdLH_G_to_QN real (0.1 0.1 0.1))
		(_specparam tpdHL_G_to_QN real (0.1 0.1 0.1))
		(_specparam tpdLH_CLR_to_QN real (0.1 0.1 0.1))
		(_specparam tpdHL_CLR_to_QN real (0.1 0.1 0.1))
		(_modpath parallel unknown 0 11568
			(_code  1 NT*G*AN*CLR)
			(_port D in )
			(_port QN out )
		)
		(_modpath parallel positive 0 11571
			(_code  2 Enable1)
			(_port G in negedge)
			(_port QN out negedge)
			(_datain D in negedge)
		)
		(_modpath parallel positive 0 11572
			(_port CLR in negedge)
			(_port QN out negedge)
		)
		(_modpath parallel positive 0 11573
			(_port CLR in posedge)
			(_port QN out posedge)
			(_datain D in posedge)
		)
		(_tchk setup 0 11577
			(_port D (posedge))
			(_port G (posedge) (_code  3 Enable1))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 11578
			(_port G (posedge) (_code  4 Enable1))
			(_port D (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 11579
			(_port D (negedge))
			(_port G (posedge) (_code  5 Enable1))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 11580
			(_port G (posedge) (_code  6 Enable1))
			(_port D (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 11587
			(_port G (negedge) (_code  7 Enable1))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 11588
			(_port CLR (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk recovery 0 11590
			(_port CLR (posedge))
			(_port G (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 11591
			(_port G (posedge))
			(_port CLR (posedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000038 56 1806 1268928662531 DLI0C1
(_unit DLI0C1
	(_specify
		(_specparam LibName string \smartfusion\)
		(_specparam macroType string \seq_dlatch\)
		(_specparam InputLoad$G real 0.0)
		(_specparam InputLoad$D real 0.0)
		(_specparam tpdLH_D_to_QN real (0.1 0.1 0.1))
		(_specparam tpdHL_D_to_QN real (0.1 0.1 0.1))
		(_specparam tpdLH_G_to_QN real (0.1 0.1 0.1))
		(_specparam tpdHL_G_to_QN real (0.1 0.1 0.1))
		(_specparam tpdLH_CLR_to_QN real (0.1 0.1 0.1))
		(_specparam tpdHL_CLR_to_QN real (0.1 0.1 0.1))
		(_modpath parallel unknown 0 11653
			(_code  1 NT*G*AN*NT*CLR)
			(_port D in )
			(_port QN out )
		)
		(_modpath parallel positive 0 11656
			(_code  2 Enable1)
			(_port G in negedge)
			(_port QN out negedge)
			(_datain D in negedge)
		)
		(_modpath parallel positive 0 11657
			(_port CLR in posedge)
			(_port QN out posedge)
		)
		(_modpath parallel positive 0 11658
			(_port CLR in negedge)
			(_port QN out negedge)
			(_datain D in negedge)
		)
		(_tchk setup 0 11662
			(_port D (posedge))
			(_port G (posedge) (_code  3 Enable1))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 11663
			(_port G (posedge) (_code  4 Enable1))
			(_port D (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 11664
			(_port D (negedge))
			(_port G (posedge) (_code  5 Enable1))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 11665
			(_port G (posedge) (_code  6 Enable1))
			(_port D (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 11672
			(_port G (negedge) (_code  7 Enable1))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 11673
			(_port CLR (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk recovery 0 11675
			(_port CLR (negedge))
			(_port G (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 11676
			(_port G (posedge))
			(_port CLR (negedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000038 56 1962 1268928662536 DLI0P0
(_unit DLI0P0
	(_specify
		(_specparam LibName string \smartfusion\)
		(_specparam macroType string \seq_dlatch\)
		(_specparam InputLoad$G real 0.0)
		(_specparam InputLoad$PRE real 0.0)
		(_specparam InputLoad$D real 0.0)
		(_specparam tpdLH_D_to_QN real (0.1 0.1 0.1))
		(_specparam tpdHL_D_to_QN real (0.1 0.1 0.1))
		(_specparam tpdLH_G_to_QN real (0.1 0.1 0.1))
		(_specparam tpdHL_G_to_QN real (0.1 0.1 0.1))
		(_specparam tpdLH_PRE_to_QN real (0.1 0.1 0.1))
		(_specparam tpdHL_PRE_to_QN real (0.1 0.1 0.1))
		(_modpath parallel unknown 0 11738
			(_code  1 NT*G*AN*PRE)
			(_port D in )
			(_port QN out )
		)
		(_modpath parallel positive 0 11741
			(_code  2 Enable1)
			(_port G in negedge)
			(_port QN out negedge)
			(_datain D in negedge)
		)
		(_modpath parallel positive 0 11742
			(_port PRE in negedge)
			(_port QN out negedge)
		)
		(_modpath parallel positive 0 11744
			(_code  3 NT*G)
			(_port PRE in posedge)
			(_port QN out posedge)
			(_datain D in posedge)
		)
		(_tchk setup 0 11748
			(_port D (posedge))
			(_port G (posedge) (_code  4 Enable1))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 11749
			(_port G (posedge) (_code  5 Enable1))
			(_port D (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 11750
			(_port D (negedge))
			(_port G (posedge) (_code  6 Enable1))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 11751
			(_port G (posedge) (_code  7 Enable1))
			(_port D (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 11758
			(_port G (negedge) (_code  8 Enable1))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 11759
			(_port PRE (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk recovery 0 11761
			(_port PRE (posedge))
			(_port G (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 11762
			(_port G (posedge))
			(_port PRE (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 11763
			(_port G (posedge))
			(_port PRE (posedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000038 56 1965 1268928662558 DLI0P1
(_unit DLI0P1
	(_specify
		(_specparam LibName string \smartfusion\)
		(_specparam macroType string \seq_dlatch\)
		(_specparam InputLoad$G real 0.0)
		(_specparam InputLoad$PRE real 0.0)
		(_specparam InputLoad$D real 0.0)
		(_specparam tpdLH_D_to_QN real (0.1 0.1 0.1))
		(_specparam tpdHL_D_to_QN real (0.1 0.1 0.1))
		(_specparam tpdLH_G_to_QN real (0.1 0.1 0.1))
		(_specparam tpdHL_G_to_QN real (0.1 0.1 0.1))
		(_specparam tpdLH_PRE_to_QN real (0.1 0.1 0.1))
		(_specparam tpdHL_PRE_to_QN real (0.1 0.1 0.1))
		(_modpath parallel unknown 0 11826
			(_code  1 NT*G*AN*NT*PRE)
			(_port D in )
			(_port QN out )
		)
		(_modpath parallel positive 0 11829
			(_code  2 Enable1)
			(_port G in negedge)
			(_port QN out negedge)
			(_datain D in negedge)
		)
		(_modpath parallel positive 0 11830
			(_port PRE in posedge)
			(_port QN out posedge)
		)
		(_modpath parallel positive 0 11832
			(_code  3 NT*G)
			(_port PRE in negedge)
			(_port QN out negedge)
			(_datain D in negedge)
		)
		(_tchk setup 0 11836
			(_port D (posedge))
			(_port G (posedge) (_code  4 Enable1))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 11837
			(_port G (posedge) (_code  5 Enable1))
			(_port D (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 11838
			(_port D (negedge))
			(_port G (posedge) (_code  6 Enable1))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 11839
			(_port G (posedge) (_code  7 Enable1))
			(_port D (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 11846
			(_port G (negedge) (_code  8 Enable1))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 11847
			(_port PRE (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk recovery 0 11849
			(_port PRE (negedge))
			(_port G (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 11850
			(_port G (posedge))
			(_port PRE (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 11851
			(_port G (posedge))
			(_port PRE (negedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000040 56 2730 1268928662563 DLI0P1C1
(_unit DLI0P1C1
	(_specify
		(_specparam LibName string \smartfusion\)
		(_specparam macroType string \seq_dlatch\)
		(_specparam InputLoad$G real 0.0)
		(_specparam InputLoad$PRE real 0.0)
		(_specparam InputLoad$D real 0.0)
		(_specparam tpdLH_D_to_QN real (0.1 0.1 0.1))
		(_specparam tpdHL_D_to_QN real (0.1 0.1 0.1))
		(_specparam tpdLH_G_to_QN real (0.1 0.1 0.1))
		(_specparam tpdHL_G_to_QN real (0.1 0.1 0.1))
		(_specparam tpdLH_CLR_to_QN real (0.1 0.1 0.1))
		(_specparam tpdHL_CLR_to_QN real (0.1 0.1 0.1))
		(_specparam tpdLH_PRE_to_QN real (0.1 0.1 0.1))
		(_specparam tpdHL_PRE_to_QN real (0.1 0.1 0.1))
		(_modpath parallel unknown 0 11919
			(_code  1 NT*G*AN*NT*CLR*AN*NT*PRE)
			(_port D in )
			(_port QN out )
		)
		(_modpath parallel positive 0 11922
			(_code  2 Enable1)
			(_port G in negedge)
			(_port QN out negedge)
			(_datain D in negedge)
		)
		(_modpath parallel positive 0 11923
			(_port CLR in posedge)
			(_port QN out posedge)
		)
		(_modpath parallel positive 0 11924
			(_port CLR in negedge)
			(_port QN out negedge)
			(_datain D in negedge)
		)
		(_modpath parallel positive 0 11926
			(_code  3 NT*CLR)
			(_port PRE in posedge)
			(_port QN out posedge)
		)
		(_modpath parallel positive 0 11928
			(_code  4 NT*G*AN*NT*CLR)
			(_port PRE in negedge)
			(_port QN out negedge)
			(_datain D in negedge)
		)
		(_tchk setup 0 11932
			(_port D (posedge))
			(_port G (posedge) (_code  5 Enable1))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 11933
			(_port G (posedge) (_code  6 Enable1))
			(_port D (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 11934
			(_port D (negedge))
			(_port G (posedge) (_code  7 Enable1))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 11935
			(_port G (posedge) (_code  8 Enable1))
			(_port D (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 11942
			(_port G (negedge) (_code  9 Enable1))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 11943
			(_port PRE (posedge) (_code  10 Enable3))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 11944
			(_port CLR (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk recovery 0 11946
			(_port PRE (negedge))
			(_port G (posedge) (_code  11 Enable3))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 11947
			(_port G (posedge) (_code  12 Enable3))
			(_port PRE (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk recovery 0 11948
			(_port CLR (negedge))
			(_port G (posedge) (_code  13 Enable5))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 11949
			(_port G (posedge) (_code  14 Enable5))
			(_port CLR (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 11950
			(_port G (posedge) (_code  15 Enable3))
			(_port PRE (negedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000036 56 1072 1268928662568 DLI1
(_unit DLI1
	(_specify
		(_specparam LibName string \smartfusion\)
		(_specparam macroType string \seq_dlatch\)
		(_specparam InputLoad$G real 0.0)
		(_specparam InputLoad$D real 0.0)
		(_specparam tpdLH_D_to_QN real (0.1 0.1 0.1))
		(_specparam tpdHL_D_to_QN real (0.1 0.1 0.1))
		(_specparam tpdLH_G_to_QN real (0.1 0.1 0.1))
		(_specparam tpdHL_G_to_QN real (0.1 0.1 0.1))
		(_modpath parallel unknown 0 12005
			(_code  1 G)
			(_port D in )
			(_port QN out )
		)
		(_modpath parallel positive 0 12007
			(_port G in posedge)
			(_port QN out posedge)
			(_datain D in posedge)
		)
		(_tchk setup 0 12011
			(_port D (posedge))
			(_port G (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 12012
			(_port G (negedge))
			(_port D (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 12013
			(_port D (negedge))
			(_port G (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 12014
			(_port G (negedge))
			(_port D (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 12021
			(_port G (posedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000038 56 1800 1268928662591 DLI1C0
(_unit DLI1C0
	(_specify
		(_specparam LibName string \smartfusion\)
		(_specparam macroType string \seq_dlatch\)
		(_specparam InputLoad$G real 0.0)
		(_specparam InputLoad$D real 0.0)
		(_specparam tpdLH_D_to_QN real (0.1 0.1 0.1))
		(_specparam tpdHL_D_to_QN real (0.1 0.1 0.1))
		(_specparam tpdLH_G_to_QN real (0.1 0.1 0.1))
		(_specparam tpdHL_G_to_QN real (0.1 0.1 0.1))
		(_specparam tpdLH_CLR_to_QN real (0.1 0.1 0.1))
		(_specparam tpdHL_CLR_to_QN real (0.1 0.1 0.1))
		(_modpath parallel unknown 0 12084
			(_code  1 G*AN*CLR)
			(_port D in )
			(_port QN out )
		)
		(_modpath parallel positive 0 12087
			(_code  2 Enable1)
			(_port G in posedge)
			(_port QN out posedge)
			(_datain D in posedge)
		)
		(_modpath parallel positive 0 12088
			(_port CLR in negedge)
			(_port QN out negedge)
		)
		(_modpath parallel positive 0 12089
			(_port CLR in posedge)
			(_port QN out posedge)
			(_datain D in posedge)
		)
		(_tchk setup 0 12093
			(_port D (posedge))
			(_port G (negedge) (_code  3 Enable1))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 12094
			(_port G (negedge) (_code  4 Enable1))
			(_port D (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 12095
			(_port D (negedge))
			(_port G (negedge) (_code  5 Enable1))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 12096
			(_port G (negedge) (_code  6 Enable1))
			(_port D (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 12103
			(_port G (posedge) (_code  7 Enable1))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 12104
			(_port CLR (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk recovery 0 12106
			(_port CLR (posedge))
			(_port G (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 12107
			(_port G (negedge))
			(_port CLR (posedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000038 56 1803 1268928662605 DLI1C1
(_unit DLI1C1
	(_specify
		(_specparam LibName string \smartfusion\)
		(_specparam macroType string \seq_dlatch\)
		(_specparam InputLoad$G real 0.0)
		(_specparam InputLoad$D real 0.0)
		(_specparam tpdLH_D_to_QN real (0.1 0.1 0.1))
		(_specparam tpdHL_D_to_QN real (0.1 0.1 0.1))
		(_specparam tpdLH_G_to_QN real (0.1 0.1 0.1))
		(_specparam tpdHL_G_to_QN real (0.1 0.1 0.1))
		(_specparam tpdLH_CLR_to_QN real (0.1 0.1 0.1))
		(_specparam tpdHL_CLR_to_QN real (0.1 0.1 0.1))
		(_modpath parallel unknown 0 12169
			(_code  1 G*AN*NT*CLR)
			(_port D in )
			(_port QN out )
		)
		(_modpath parallel positive 0 12172
			(_code  2 Enable1)
			(_port G in posedge)
			(_port QN out posedge)
			(_datain D in posedge)
		)
		(_modpath parallel positive 0 12173
			(_port CLR in posedge)
			(_port QN out posedge)
		)
		(_modpath parallel positive 0 12174
			(_port CLR in negedge)
			(_port QN out negedge)
			(_datain D in negedge)
		)
		(_tchk setup 0 12178
			(_port D (posedge))
			(_port G (negedge) (_code  3 Enable1))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 12179
			(_port G (negedge) (_code  4 Enable1))
			(_port D (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 12180
			(_port D (negedge))
			(_port G (negedge) (_code  5 Enable1))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 12181
			(_port G (negedge) (_code  6 Enable1))
			(_port D (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 12188
			(_port G (posedge) (_code  7 Enable1))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 12189
			(_port CLR (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk recovery 0 12191
			(_port CLR (negedge))
			(_port G (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 12192
			(_port G (negedge))
			(_port CLR (negedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000038 56 1956 1268928662610 DLI1P0
(_unit DLI1P0
	(_specify
		(_specparam LibName string \smartfusion\)
		(_specparam macroType string \seq_dlatch\)
		(_specparam InputLoad$G real 0.0)
		(_specparam InputLoad$PRE real 0.0)
		(_specparam InputLoad$D real 0.0)
		(_specparam tpdLH_D_to_QN real (0.1 0.1 0.1))
		(_specparam tpdHL_D_to_QN real (0.1 0.1 0.1))
		(_specparam tpdLH_G_to_QN real (0.1 0.1 0.1))
		(_specparam tpdHL_G_to_QN real (0.1 0.1 0.1))
		(_specparam tpdLH_PRE_to_QN real (0.1 0.1 0.1))
		(_specparam tpdHL_PRE_to_QN real (0.1 0.1 0.1))
		(_modpath parallel unknown 0 12254
			(_code  1 G*AN*PRE)
			(_port D in )
			(_port QN out )
		)
		(_modpath parallel positive 0 12257
			(_code  2 Enable1)
			(_port G in posedge)
			(_port QN out posedge)
			(_datain D in posedge)
		)
		(_modpath parallel positive 0 12258
			(_port PRE in negedge)
			(_port QN out negedge)
		)
		(_modpath parallel positive 0 12260
			(_code  3 G)
			(_port PRE in posedge)
			(_port QN out posedge)
			(_datain D in posedge)
		)
		(_tchk setup 0 12264
			(_port D (posedge))
			(_port G (negedge) (_code  4 Enable1))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 12265
			(_port G (negedge) (_code  5 Enable1))
			(_port D (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 12266
			(_port D (negedge))
			(_port G (negedge) (_code  6 Enable1))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 12267
			(_port G (negedge) (_code  7 Enable1))
			(_port D (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 12274
			(_port G (posedge) (_code  8 Enable1))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 12275
			(_port PRE (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk recovery 0 12277
			(_port PRE (posedge))
			(_port G (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 12278
			(_port G (negedge))
			(_port PRE (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 12279
			(_port G (negedge))
			(_port PRE (posedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000038 56 1959 1268928662621 DLI1P1
(_unit DLI1P1
	(_specify
		(_specparam LibName string \smartfusion\)
		(_specparam macroType string \seq_dlatch\)
		(_specparam InputLoad$G real 0.0)
		(_specparam InputLoad$PRE real 0.0)
		(_specparam InputLoad$D real 0.0)
		(_specparam tpdLH_D_to_QN real (0.1 0.1 0.1))
		(_specparam tpdHL_D_to_QN real (0.1 0.1 0.1))
		(_specparam tpdLH_G_to_QN real (0.1 0.1 0.1))
		(_specparam tpdHL_G_to_QN real (0.1 0.1 0.1))
		(_specparam tpdLH_PRE_to_QN real (0.1 0.1 0.1))
		(_specparam tpdHL_PRE_to_QN real (0.1 0.1 0.1))
		(_modpath parallel unknown 0 12342
			(_code  1 G*AN*NT*PRE)
			(_port D in )
			(_port QN out )
		)
		(_modpath parallel positive 0 12345
			(_code  2 Enable1)
			(_port G in posedge)
			(_port QN out posedge)
			(_datain D in posedge)
		)
		(_modpath parallel positive 0 12346
			(_port PRE in posedge)
			(_port QN out posedge)
		)
		(_modpath parallel positive 0 12348
			(_code  3 G)
			(_port PRE in negedge)
			(_port QN out negedge)
			(_datain D in negedge)
		)
		(_tchk setup 0 12352
			(_port D (posedge))
			(_port G (negedge) (_code  4 Enable1))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 12353
			(_port G (negedge) (_code  5 Enable1))
			(_port D (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 12354
			(_port D (negedge))
			(_port G (negedge) (_code  6 Enable1))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 12355
			(_port G (negedge) (_code  7 Enable1))
			(_port D (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 12362
			(_port G (posedge) (_code  8 Enable1))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 12363
			(_port PRE (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk recovery 0 12365
			(_port PRE (negedge))
			(_port G (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 12366
			(_port G (negedge))
			(_port PRE (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 12367
			(_port G (negedge))
			(_port PRE (negedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000040 56 2724 1268928662626 DLI1P1C1
(_unit DLI1P1C1
	(_specify
		(_specparam LibName string \smartfusion\)
		(_specparam macroType string \seq_dlatch\)
		(_specparam InputLoad$G real 0.0)
		(_specparam InputLoad$PRE real 0.0)
		(_specparam InputLoad$D real 0.0)
		(_specparam tpdLH_D_to_QN real (0.1 0.1 0.1))
		(_specparam tpdHL_D_to_QN real (0.1 0.1 0.1))
		(_specparam tpdLH_G_to_QN real (0.1 0.1 0.1))
		(_specparam tpdHL_G_to_QN real (0.1 0.1 0.1))
		(_specparam tpdLH_CLR_to_QN real (0.1 0.1 0.1))
		(_specparam tpdHL_CLR_to_QN real (0.1 0.1 0.1))
		(_specparam tpdLH_PRE_to_QN real (0.1 0.1 0.1))
		(_specparam tpdHL_PRE_to_QN real (0.1 0.1 0.1))
		(_modpath parallel unknown 0 12435
			(_code  1 G*AN*NT*CLR*AN*NT*PRE)
			(_port D in )
			(_port QN out )
		)
		(_modpath parallel positive 0 12438
			(_code  2 Enable1)
			(_port G in posedge)
			(_port QN out posedge)
			(_datain D in posedge)
		)
		(_modpath parallel positive 0 12439
			(_port CLR in posedge)
			(_port QN out posedge)
		)
		(_modpath parallel positive 0 12440
			(_port CLR in negedge)
			(_port QN out negedge)
			(_datain D in negedge)
		)
		(_modpath parallel positive 0 12442
			(_code  3 NT*CLR)
			(_port PRE in posedge)
			(_port QN out posedge)
		)
		(_modpath parallel positive 0 12444
			(_code  4 G*AN*NT*CLR)
			(_port PRE in negedge)
			(_port QN out negedge)
			(_datain D in negedge)
		)
		(_tchk setup 0 12448
			(_port D (posedge))
			(_port G (negedge) (_code  5 Enable1))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 12449
			(_port G (negedge) (_code  6 Enable1))
			(_port D (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 12450
			(_port D (negedge))
			(_port G (negedge) (_code  7 Enable1))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 12451
			(_port G (negedge) (_code  8 Enable1))
			(_port D (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 12458
			(_port G (posedge) (_code  9 Enable1))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 12459
			(_port PRE (posedge) (_code  10 Enable3))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 12460
			(_port CLR (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk recovery 0 12462
			(_port PRE (negedge))
			(_port G (negedge) (_code  11 Enable3))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 12463
			(_port G (negedge) (_code  12 Enable3))
			(_port PRE (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk recovery 0 12464
			(_port CLR (negedge))
			(_port G (negedge) (_code  13 Enable5))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 12465
			(_port G (negedge) (_code  14 Enable5))
			(_port CLR (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 12466
			(_port G (negedge) (_code  15 Enable3))
			(_port PRE (negedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000036 56 1069 1268928662631 DLN0
(_unit DLN0
	(_specify
		(_specparam LibName string \smartfusion\)
		(_specparam macroType string \seq_dlatch\)
		(_specparam InputLoad$G real 0.0)
		(_specparam InputLoad$D real 0.0)
		(_specparam tpdLH_D_to_Q real (0.1 0.1 0.1))
		(_specparam tpdHL_D_to_Q real (0.1 0.1 0.1))
		(_specparam tpdLH_G_to_Q real (0.1 0.1 0.1))
		(_specparam tpdHL_G_to_Q real (0.1 0.1 0.1))
		(_modpath parallel unknown 0 12520
			(_code  1 NT*G)
			(_port D in )
			(_port Q out )
		)
		(_modpath parallel positive 0 12522
			(_port G in negedge)
			(_port Q out negedge)
			(_datain D in negedge)
		)
		(_tchk setup 0 12526
			(_port D (posedge))
			(_port G (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 12527
			(_port G (posedge))
			(_port D (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 12528
			(_port D (negedge))
			(_port G (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 12529
			(_port G (posedge))
			(_port D (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 12536
			(_port G (negedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000038 56 1793 1268928662636 DLN0C0
(_unit DLN0C0
	(_specify
		(_specparam LibName string \smartfusion\)
		(_specparam macroType string \seq_dlatch\)
		(_specparam InputLoad$G real 0.0)
		(_specparam InputLoad$D real 0.0)
		(_specparam tpdLH_D_to_Q real (0.1 0.1 0.1))
		(_specparam tpdHL_D_to_Q real (0.1 0.1 0.1))
		(_specparam tpdLH_G_to_Q real (0.1 0.1 0.1))
		(_specparam tpdHL_G_to_Q real (0.1 0.1 0.1))
		(_specparam tpdLH_CLR_to_Q real (0.1 0.1 0.1))
		(_specparam tpdHL_CLR_to_Q real (0.1 0.1 0.1))
		(_modpath parallel unknown 0 12598
			(_code  1 NT*G*AN*CLR)
			(_port D in )
			(_port Q out )
		)
		(_modpath parallel positive 0 12601
			(_code  2 Enable1)
			(_port G in negedge)
			(_port Q out negedge)
			(_datain D in negedge)
		)
		(_modpath parallel positive 0 12602
			(_port CLR in negedge)
			(_port Q out negedge)
		)
		(_modpath parallel positive 0 12603
			(_port CLR in posedge)
			(_port Q out posedge)
			(_datain D in posedge)
		)
		(_tchk setup 0 12607
			(_port D (posedge))
			(_port G (posedge) (_code  3 Enable1))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 12608
			(_port G (posedge) (_code  4 Enable1))
			(_port D (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 12609
			(_port D (negedge))
			(_port G (posedge) (_code  5 Enable1))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 12610
			(_port G (posedge) (_code  6 Enable1))
			(_port D (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 12617
			(_port G (negedge) (_code  7 Enable1))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 12618
			(_port CLR (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk recovery 0 12620
			(_port CLR (posedge))
			(_port G (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 12621
			(_port G (posedge))
			(_port CLR (posedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000038 56 1796 1268928662641 DLN0C1
(_unit DLN0C1
	(_specify
		(_specparam LibName string \smartfusion\)
		(_specparam macroType string \seq_dlatch\)
		(_specparam InputLoad$G real 0.0)
		(_specparam InputLoad$D real 0.0)
		(_specparam tpdLH_D_to_Q real (0.1 0.1 0.1))
		(_specparam tpdHL_D_to_Q real (0.1 0.1 0.1))
		(_specparam tpdLH_G_to_Q real (0.1 0.1 0.1))
		(_specparam tpdHL_G_to_Q real (0.1 0.1 0.1))
		(_specparam tpdLH_CLR_to_Q real (0.1 0.1 0.1))
		(_specparam tpdHL_CLR_to_Q real (0.1 0.1 0.1))
		(_modpath parallel unknown 0 12682
			(_code  1 NT*G*AN*NT*CLR)
			(_port D in )
			(_port Q out )
		)
		(_modpath parallel positive 0 12685
			(_code  2 Enable1)
			(_port G in negedge)
			(_port Q out negedge)
			(_datain D in negedge)
		)
		(_modpath parallel positive 0 12686
			(_port CLR in posedge)
			(_port Q out posedge)
		)
		(_modpath parallel positive 0 12687
			(_port CLR in negedge)
			(_port Q out negedge)
			(_datain D in negedge)
		)
		(_tchk setup 0 12691
			(_port D (posedge))
			(_port G (posedge) (_code  3 Enable1))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 12692
			(_port G (posedge) (_code  4 Enable1))
			(_port D (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 12693
			(_port D (negedge))
			(_port G (posedge) (_code  5 Enable1))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 12694
			(_port G (posedge) (_code  6 Enable1))
			(_port D (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 12701
			(_port G (negedge) (_code  7 Enable1))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 12702
			(_port CLR (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk recovery 0 12704
			(_port CLR (negedge))
			(_port G (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 12705
			(_port G (posedge))
			(_port CLR (negedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000038 56 1952 1268928662646 DLN0P0
(_unit DLN0P0
	(_specify
		(_specparam LibName string \smartfusion\)
		(_specparam macroType string \seq_dlatch\)
		(_specparam InputLoad$G real 0.0)
		(_specparam InputLoad$PRE real 0.0)
		(_specparam InputLoad$D real 0.0)
		(_specparam tpdLH_D_to_Q real (0.1 0.1 0.1))
		(_specparam tpdHL_D_to_Q real (0.1 0.1 0.1))
		(_specparam tpdLH_G_to_Q real (0.1 0.1 0.1))
		(_specparam tpdHL_G_to_Q real (0.1 0.1 0.1))
		(_specparam tpdLH_PRE_to_Q real (0.1 0.1 0.1))
		(_specparam tpdHL_PRE_to_Q real (0.1 0.1 0.1))
		(_modpath parallel unknown 0 12766
			(_code  1 NT*G*AN*PRE)
			(_port D in )
			(_port Q out )
		)
		(_modpath parallel positive 0 12769
			(_code  2 Enable1)
			(_port G in negedge)
			(_port Q out negedge)
			(_datain D in negedge)
		)
		(_modpath parallel positive 0 12770
			(_port PRE in negedge)
			(_port Q out negedge)
		)
		(_modpath parallel positive 0 12772
			(_code  3 NT*G)
			(_port PRE in posedge)
			(_port Q out posedge)
			(_datain D in posedge)
		)
		(_tchk setup 0 12776
			(_port D (posedge))
			(_port G (posedge) (_code  4 Enable1))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 12777
			(_port G (posedge) (_code  5 Enable1))
			(_port D (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 12778
			(_port D (negedge))
			(_port G (posedge) (_code  6 Enable1))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 12779
			(_port G (posedge) (_code  7 Enable1))
			(_port D (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 12786
			(_port G (negedge) (_code  8 Enable1))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 12787
			(_port PRE (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk recovery 0 12789
			(_port PRE (posedge))
			(_port G (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 12790
			(_port G (posedge))
			(_port PRE (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 12791
			(_port G (posedge))
			(_port PRE (posedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000038 56 1955 1268928662651 DLN0P1
(_unit DLN0P1
	(_specify
		(_specparam LibName string \smartfusion\)
		(_specparam macroType string \seq_dlatch\)
		(_specparam InputLoad$G real 0.0)
		(_specparam InputLoad$PRE real 0.0)
		(_specparam InputLoad$D real 0.0)
		(_specparam tpdLH_D_to_Q real (0.1 0.1 0.1))
		(_specparam tpdHL_D_to_Q real (0.1 0.1 0.1))
		(_specparam tpdLH_G_to_Q real (0.1 0.1 0.1))
		(_specparam tpdHL_G_to_Q real (0.1 0.1 0.1))
		(_specparam tpdLH_PRE_to_Q real (0.1 0.1 0.1))
		(_specparam tpdHL_PRE_to_Q real (0.1 0.1 0.1))
		(_modpath parallel unknown 0 12853
			(_code  1 NT*G*AN*NT*PRE)
			(_port D in )
			(_port Q out )
		)
		(_modpath parallel positive 0 12856
			(_code  2 Enable1)
			(_port G in negedge)
			(_port Q out negedge)
			(_datain D in negedge)
		)
		(_modpath parallel positive 0 12857
			(_port PRE in posedge)
			(_port Q out posedge)
		)
		(_modpath parallel positive 0 12859
			(_code  3 NT*G)
			(_port PRE in negedge)
			(_port Q out negedge)
			(_datain D in negedge)
		)
		(_tchk setup 0 12863
			(_port D (posedge))
			(_port G (posedge) (_code  4 Enable1))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 12864
			(_port G (posedge) (_code  5 Enable1))
			(_port D (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 12865
			(_port D (negedge))
			(_port G (posedge) (_code  6 Enable1))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 12866
			(_port G (posedge) (_code  7 Enable1))
			(_port D (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 12873
			(_port G (negedge) (_code  8 Enable1))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 12874
			(_port PRE (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk recovery 0 12876
			(_port PRE (negedge))
			(_port G (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 12877
			(_port G (posedge))
			(_port PRE (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 12878
			(_port G (posedge))
			(_port PRE (negedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000040 56 2716 1268928662656 DLN0P1C1
(_unit DLN0P1C1
	(_specify
		(_specparam LibName string \smartfusion\)
		(_specparam macroType string \seq_dlatch\)
		(_specparam InputLoad$G real 0.0)
		(_specparam InputLoad$PRE real 0.0)
		(_specparam InputLoad$D real 0.0)
		(_specparam tpdLH_D_to_Q real (0.1 0.1 0.1))
		(_specparam tpdHL_D_to_Q real (0.1 0.1 0.1))
		(_specparam tpdLH_G_to_Q real (0.1 0.1 0.1))
		(_specparam tpdHL_G_to_Q real (0.1 0.1 0.1))
		(_specparam tpdLH_CLR_to_Q real (0.1 0.1 0.1))
		(_specparam tpdHL_CLR_to_Q real (0.1 0.1 0.1))
		(_specparam tpdLH_PRE_to_Q real (0.1 0.1 0.1))
		(_specparam tpdHL_PRE_to_Q real (0.1 0.1 0.1))
		(_modpath parallel unknown 0 12943
			(_code  1 NT*G*AN*NT*CLR*AN*NT*PRE)
			(_port D in )
			(_port Q out )
		)
		(_modpath parallel positive 0 12946
			(_code  2 Enable1)
			(_port G in negedge)
			(_port Q out negedge)
			(_datain D in negedge)
		)
		(_modpath parallel positive 0 12947
			(_port CLR in posedge)
			(_port Q out posedge)
		)
		(_modpath parallel positive 0 12948
			(_port CLR in negedge)
			(_port Q out negedge)
			(_datain D in negedge)
		)
		(_modpath parallel positive 0 12950
			(_code  3 NT*CLR)
			(_port PRE in posedge)
			(_port Q out posedge)
		)
		(_modpath parallel positive 0 12952
			(_code  4 NT*G*AN*NT*CLR)
			(_port PRE in negedge)
			(_port Q out negedge)
			(_datain D in negedge)
		)
		(_tchk setup 0 12956
			(_port D (posedge))
			(_port G (posedge) (_code  5 Enable1))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 12957
			(_port G (posedge) (_code  6 Enable1))
			(_port D (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 12958
			(_port D (negedge))
			(_port G (posedge) (_code  7 Enable1))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 12959
			(_port G (posedge) (_code  8 Enable1))
			(_port D (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 12963
			(_port G (negedge) (_code  9 Enable1))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 12964
			(_port PRE (posedge) (_code  10 Enable3))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 12965
			(_port CLR (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk recovery 0 12967
			(_port PRE (negedge))
			(_port G (posedge) (_code  11 Enable3))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 12968
			(_port G (posedge) (_code  12 Enable3))
			(_port PRE (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk recovery 0 12969
			(_port CLR (negedge))
			(_port G (posedge) (_code  13 Enable5))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 12970
			(_port G (posedge) (_code  14 Enable5))
			(_port CLR (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 12971
			(_port G (posedge) (_code  15 Enable3))
			(_port PRE (negedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000036 56 1066 1268928662669 DLN1
(_unit DLN1
	(_specify
		(_specparam LibName string \smartfusion\)
		(_specparam macroType string \seq_dlatch\)
		(_specparam InputLoad$G real 0.0)
		(_specparam InputLoad$D real 0.0)
		(_specparam tpdLH_D_to_Q real (0.1 0.1 0.1))
		(_specparam tpdHL_D_to_Q real (0.1 0.1 0.1))
		(_specparam tpdLH_G_to_Q real (0.1 0.1 0.1))
		(_specparam tpdHL_G_to_Q real (0.1 0.1 0.1))
		(_modpath parallel unknown 0 13025
			(_code  1 G)
			(_port D in )
			(_port Q out )
		)
		(_modpath parallel positive 0 13027
			(_port G in posedge)
			(_port Q out posedge)
			(_datain D in posedge)
		)
		(_tchk setup 0 13031
			(_port D (posedge))
			(_port G (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 13032
			(_port G (negedge))
			(_port D (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 13033
			(_port D (negedge))
			(_port G (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 13034
			(_port G (negedge))
			(_port D (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 13041
			(_port G (posedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000038 56 1790 1268928662674 DLN1C0
(_unit DLN1C0
	(_specify
		(_specparam LibName string \smartfusion\)
		(_specparam macroType string \seq_dlatch\)
		(_specparam InputLoad$G real 0.0)
		(_specparam InputLoad$D real 0.0)
		(_specparam tpdLH_D_to_Q real (0.1 0.1 0.1))
		(_specparam tpdHL_D_to_Q real (0.1 0.1 0.1))
		(_specparam tpdLH_G_to_Q real (0.1 0.1 0.1))
		(_specparam tpdHL_G_to_Q real (0.1 0.1 0.1))
		(_specparam tpdLH_CLR_to_Q real (0.1 0.1 0.1))
		(_specparam tpdHL_CLR_to_Q real (0.1 0.1 0.1))
		(_modpath parallel unknown 0 13103
			(_code  1 G*AN*CLR)
			(_port D in )
			(_port Q out )
		)
		(_modpath parallel positive 0 13106
			(_code  2 Enable1)
			(_port G in posedge)
			(_port Q out posedge)
			(_datain D in posedge)
		)
		(_modpath parallel positive 0 13107
			(_port CLR in negedge)
			(_port Q out negedge)
		)
		(_modpath parallel positive 0 13108
			(_port CLR in posedge)
			(_port Q out posedge)
			(_datain D in posedge)
		)
		(_tchk setup 0 13112
			(_port D (posedge))
			(_port G (negedge) (_code  3 Enable1))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 13113
			(_port G (negedge) (_code  4 Enable1))
			(_port D (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 13114
			(_port D (negedge))
			(_port G (negedge) (_code  5 Enable1))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 13115
			(_port G (negedge) (_code  6 Enable1))
			(_port D (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 13122
			(_port G (posedge) (_code  7 Enable1))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 13123
			(_port CLR (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk recovery 0 13125
			(_port CLR (posedge))
			(_port G (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 13126
			(_port G (negedge))
			(_port CLR (posedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000038 56 1793 1268928662679 DLN1C1
(_unit DLN1C1
	(_specify
		(_specparam LibName string \smartfusion\)
		(_specparam macroType string \seq_dlatch\)
		(_specparam InputLoad$G real 0.0)
		(_specparam InputLoad$D real 0.0)
		(_specparam tpdLH_D_to_Q real (0.1 0.1 0.1))
		(_specparam tpdHL_D_to_Q real (0.1 0.1 0.1))
		(_specparam tpdLH_G_to_Q real (0.1 0.1 0.1))
		(_specparam tpdHL_G_to_Q real (0.1 0.1 0.1))
		(_specparam tpdLH_CLR_to_Q real (0.1 0.1 0.1))
		(_specparam tpdHL_CLR_to_Q real (0.1 0.1 0.1))
		(_modpath parallel unknown 0 13185
			(_code  1 G*AN*NT*CLR)
			(_port D in )
			(_port Q out )
		)
		(_modpath parallel positive 0 13188
			(_code  2 Enable1)
			(_port G in posedge)
			(_port Q out posedge)
			(_datain D in posedge)
		)
		(_modpath parallel positive 0 13189
			(_port CLR in posedge)
			(_port Q out posedge)
		)
		(_modpath parallel positive 0 13190
			(_port CLR in negedge)
			(_port Q out negedge)
			(_datain D in negedge)
		)
		(_tchk setup 0 13194
			(_port D (posedge))
			(_port G (negedge) (_code  3 Enable1))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 13195
			(_port G (negedge) (_code  4 Enable1))
			(_port D (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 13196
			(_port D (negedge))
			(_port G (negedge) (_code  5 Enable1))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 13197
			(_port G (negedge) (_code  6 Enable1))
			(_port D (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 13201
			(_port G (posedge) (_code  7 Enable1))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 13202
			(_port CLR (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk recovery 0 13204
			(_port CLR (negedge))
			(_port G (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 13205
			(_port G (negedge))
			(_port CLR (negedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000038 56 1946 1268928662684 DLN1P0
(_unit DLN1P0
	(_specify
		(_specparam LibName string \smartfusion\)
		(_specparam macroType string \seq_dlatch\)
		(_specparam InputLoad$G real 0.0)
		(_specparam InputLoad$PRE real 0.0)
		(_specparam InputLoad$D real 0.0)
		(_specparam tpdLH_D_to_Q real (0.1 0.1 0.1))
		(_specparam tpdHL_D_to_Q real (0.1 0.1 0.1))
		(_specparam tpdLH_G_to_Q real (0.1 0.1 0.1))
		(_specparam tpdHL_G_to_Q real (0.1 0.1 0.1))
		(_specparam tpdLH_PRE_to_Q real (0.1 0.1 0.1))
		(_specparam tpdHL_PRE_to_Q real (0.1 0.1 0.1))
		(_modpath parallel unknown 0 13264
			(_code  1 G*AN*PRE)
			(_port D in )
			(_port Q out )
		)
		(_modpath parallel positive 0 13267
			(_code  2 Enable1)
			(_port G in posedge)
			(_port Q out posedge)
			(_datain D in posedge)
		)
		(_modpath parallel positive 0 13268
			(_port PRE in negedge)
			(_port Q out negedge)
		)
		(_modpath parallel positive 0 13270
			(_code  3 G)
			(_port PRE in posedge)
			(_port Q out posedge)
			(_datain D in posedge)
		)
		(_tchk setup 0 13274
			(_port D (posedge))
			(_port G (negedge) (_code  4 Enable1))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 13275
			(_port G (negedge) (_code  5 Enable1))
			(_port D (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 13276
			(_port D (negedge))
			(_port G (negedge) (_code  6 Enable1))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 13277
			(_port G (negedge) (_code  7 Enable1))
			(_port D (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 13281
			(_port G (posedge) (_code  8 Enable1))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 13282
			(_port PRE (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk recovery 0 13284
			(_port PRE (posedge))
			(_port G (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 13285
			(_port G (negedge))
			(_port PRE (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 13286
			(_port G (negedge))
			(_port PRE (posedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000038 56 1949 1268928662689 DLN1P1
(_unit DLN1P1
	(_specify
		(_specparam LibName string \smartfusion\)
		(_specparam macroType string \seq_dlatch\)
		(_specparam InputLoad$G real 0.0)
		(_specparam InputLoad$PRE real 0.0)
		(_specparam InputLoad$D real 0.0)
		(_specparam tpdLH_D_to_Q real (0.1 0.1 0.1))
		(_specparam tpdHL_D_to_Q real (0.1 0.1 0.1))
		(_specparam tpdLH_G_to_Q real (0.1 0.1 0.1))
		(_specparam tpdHL_G_to_Q real (0.1 0.1 0.1))
		(_specparam tpdLH_PRE_to_Q real (0.1 0.1 0.1))
		(_specparam tpdHL_PRE_to_Q real (0.1 0.1 0.1))
		(_modpath parallel unknown 0 13346
			(_code  1 G*AN*NT*PRE)
			(_port D in )
			(_port Q out )
		)
		(_modpath parallel positive 0 13349
			(_code  2 Enable1)
			(_port G in posedge)
			(_port Q out posedge)
			(_datain D in posedge)
		)
		(_modpath parallel positive 0 13350
			(_port PRE in posedge)
			(_port Q out posedge)
		)
		(_modpath parallel positive 0 13352
			(_code  3 G)
			(_port PRE in negedge)
			(_port Q out negedge)
			(_datain D in negedge)
		)
		(_tchk setup 0 13356
			(_port D (posedge))
			(_port G (negedge) (_code  4 Enable1))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 13357
			(_port G (negedge) (_code  5 Enable1))
			(_port D (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 13358
			(_port D (negedge))
			(_port G (negedge) (_code  6 Enable1))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 13359
			(_port G (negedge) (_code  7 Enable1))
			(_port D (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 13363
			(_port G (posedge) (_code  8 Enable1))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 13364
			(_port PRE (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk recovery 0 13366
			(_port PRE (negedge))
			(_port G (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 13367
			(_port G (negedge))
			(_port PRE (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 13368
			(_port G (negedge))
			(_port PRE (negedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000040 56 2710 1268928662694 DLN1P1C1
(_unit DLN1P1C1
	(_specify
		(_specparam LibName string \smartfusion\)
		(_specparam macroType string \seq_dlatch\)
		(_specparam InputLoad$G real 0.0)
		(_specparam InputLoad$PRE real 0.0)
		(_specparam InputLoad$D real 0.0)
		(_specparam tpdLH_D_to_Q real (0.1 0.1 0.1))
		(_specparam tpdHL_D_to_Q real (0.1 0.1 0.1))
		(_specparam tpdLH_G_to_Q real (0.1 0.1 0.1))
		(_specparam tpdHL_G_to_Q real (0.1 0.1 0.1))
		(_specparam tpdLH_CLR_to_Q real (0.1 0.1 0.1))
		(_specparam tpdHL_CLR_to_Q real (0.1 0.1 0.1))
		(_specparam tpdLH_PRE_to_Q real (0.1 0.1 0.1))
		(_specparam tpdHL_PRE_to_Q real (0.1 0.1 0.1))
		(_modpath parallel unknown 0 13433
			(_code  1 G*AN*NT*CLR*AN*NT*PRE)
			(_port D in )
			(_port Q out )
		)
		(_modpath parallel positive 0 13436
			(_code  2 Enable1)
			(_port G in posedge)
			(_port Q out posedge)
			(_datain D in posedge)
		)
		(_modpath parallel positive 0 13437
			(_port CLR in posedge)
			(_port Q out posedge)
		)
		(_modpath parallel positive 0 13438
			(_port CLR in negedge)
			(_port Q out negedge)
			(_datain D in negedge)
		)
		(_modpath parallel positive 0 13440
			(_code  3 NT*CLR)
			(_port PRE in posedge)
			(_port Q out posedge)
		)
		(_modpath parallel positive 0 13442
			(_code  4 G*AN*NT*CLR)
			(_port PRE in negedge)
			(_port Q out negedge)
			(_datain D in negedge)
		)
		(_tchk setup 0 13446
			(_port D (posedge))
			(_port G (negedge) (_code  5 Enable1))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 13447
			(_port G (negedge) (_code  6 Enable1))
			(_port D (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 13448
			(_port D (negedge))
			(_port G (negedge) (_code  7 Enable1))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 13449
			(_port G (negedge) (_code  8 Enable1))
			(_port D (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 13453
			(_port G (posedge) (_code  9 Enable1))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 13454
			(_port PRE (posedge) (_code  10 Enable3))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 13455
			(_port CLR (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk recovery 0 13457
			(_port PRE (negedge))
			(_port G (negedge) (_code  11 Enable3))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 13458
			(_port G (negedge) (_code  12 Enable3))
			(_port PRE (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk recovery 0 13459
			(_port CLR (negedge))
			(_port G (negedge) (_code  13 Enable5))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 13460
			(_port G (negedge) (_code  14 Enable5))
			(_port CLR (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 13461
			(_port G (negedge) (_code  15 Enable3))
			(_port PRE (negedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000033 56 66 1268928662699 GND
(_unit GND
	(_specify
		(_specparam MacroType string \comb\)
	)
)
V 000036 56 404 1268928662704 INBUF
(_unit INBUF
	(_specify
		(_specparam tpdLH_PAD_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_PAD_to_Y real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 13533
			(_port PAD in )
			(_port Y out )
		)
		(_tchk width 0 13535
			(_port PAD (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 13536
			(_port PAD (posedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000040 56 408 1268928662709 INBUF_MSS
(_unit INBUF_MSS
	(_specify
		(_specparam tpdLH_PAD_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_PAD_to_Y real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 13578
			(_port PAD in )
			(_port Y out )
		)
		(_tchk width 0 13580
			(_port PAD (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 13581
			(_port PAD (posedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000041 56 370 1268928662714 INBUF_MCCC
(_unit INBUF_MCCC
	(_specify
		(_specparam tpdLH_PAD_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_PAD_to_Y real (0.1 0.1 0.1))
		(_modpath parallel unknown 0 13621
			(_port PAD in )
			(_port Y out )
		)
		(_tchk width 0 13623
			(_port PAD (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 13624
			(_port PAD (posedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000045 56 413 1268928662719 INBUF_LVCMOS15
(_unit INBUF_LVCMOS15
	(_specify
		(_specparam tpdLH_PAD_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_PAD_to_Y real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 13663
			(_port PAD in )
			(_port Y out )
		)
		(_tchk width 0 13665
			(_port PAD (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 13666
			(_port PAD (posedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000046 56 414 1268928662724 INBUF_LVCMOS15D
(_unit INBUF_LVCMOS15D
	(_specify
		(_specparam tpdLH_PAD_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_PAD_to_Y real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 13706
			(_port PAD in )
			(_port Y out )
		)
		(_tchk width 0 13708
			(_port PAD (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 13709
			(_port PAD (posedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000046 56 414 1268928662730 INBUF_LVCMOS15U
(_unit INBUF_LVCMOS15U
	(_specify
		(_specparam tpdLH_PAD_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_PAD_to_Y real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 13749
			(_port PAD in )
			(_port Y out )
		)
		(_tchk width 0 13751
			(_port PAD (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 13752
			(_port PAD (posedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000045 56 413 1268928662735 INBUF_LVCMOS18
(_unit INBUF_LVCMOS18
	(_specify
		(_specparam tpdLH_PAD_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_PAD_to_Y real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 13791
			(_port PAD in )
			(_port Y out )
		)
		(_tchk width 0 13793
			(_port PAD (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 13794
			(_port PAD (posedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000046 56 414 1268928662740 INBUF_LVCMOS18D
(_unit INBUF_LVCMOS18D
	(_specify
		(_specparam tpdLH_PAD_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_PAD_to_Y real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 13834
			(_port PAD in )
			(_port Y out )
		)
		(_tchk width 0 13836
			(_port PAD (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 13837
			(_port PAD (posedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000046 56 414 1268928662745 INBUF_LVCMOS18U
(_unit INBUF_LVCMOS18U
	(_specify
		(_specparam tpdLH_PAD_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_PAD_to_Y real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 13877
			(_port PAD in )
			(_port Y out )
		)
		(_tchk width 0 13879
			(_port PAD (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 13880
			(_port PAD (posedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000045 56 413 1268928662750 INBUF_LVCMOS25
(_unit INBUF_LVCMOS25
	(_specify
		(_specparam tpdLH_PAD_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_PAD_to_Y real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 13919
			(_port PAD in )
			(_port Y out )
		)
		(_tchk width 0 13921
			(_port PAD (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 13922
			(_port PAD (posedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000046 56 414 1268928662755 INBUF_LVCMOS25D
(_unit INBUF_LVCMOS25D
	(_specify
		(_specparam tpdLH_PAD_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_PAD_to_Y real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 13962
			(_port PAD in )
			(_port Y out )
		)
		(_tchk width 0 13964
			(_port PAD (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 13965
			(_port PAD (posedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000046 56 414 1268928662763 INBUF_LVCMOS25U
(_unit INBUF_LVCMOS25U
	(_specify
		(_specparam tpdLH_PAD_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_PAD_to_Y real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 14005
			(_port PAD in )
			(_port Y out )
		)
		(_tchk width 0 14007
			(_port PAD (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 14008
			(_port PAD (posedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000045 56 413 1268928662768 INBUF_LVCMOS33
(_unit INBUF_LVCMOS33
	(_specify
		(_specparam tpdLH_PAD_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_PAD_to_Y real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 14047
			(_port PAD in )
			(_port Y out )
		)
		(_tchk width 0 14049
			(_port PAD (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 14050
			(_port PAD (posedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000046 56 414 1268928662773 INBUF_LVCMOS33D
(_unit INBUF_LVCMOS33D
	(_specify
		(_specparam tpdLH_PAD_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_PAD_to_Y real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 14091
			(_port PAD in )
			(_port Y out )
		)
		(_tchk width 0 14093
			(_port PAD (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 14094
			(_port PAD (posedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000046 56 414 1268928662778 INBUF_LVCMOS33U
(_unit INBUF_LVCMOS33U
	(_specify
		(_specparam tpdLH_PAD_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_PAD_to_Y real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 14135
			(_port PAD in )
			(_port Y out )
		)
		(_tchk width 0 14137
			(_port PAD (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 14138
			(_port PAD (posedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000044 56 412 1268928662783 INBUF_LVCMOS5
(_unit INBUF_LVCMOS5
	(_specify
		(_specparam tpdLH_PAD_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_PAD_to_Y real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 14178
			(_port PAD in )
			(_port Y out )
		)
		(_tchk width 0 14180
			(_port PAD (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 14181
			(_port PAD (posedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000045 56 413 1268928662788 INBUF_LVCMOS5D
(_unit INBUF_LVCMOS5D
	(_specify
		(_specparam tpdLH_PAD_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_PAD_to_Y real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 14221
			(_port PAD in )
			(_port Y out )
		)
		(_tchk width 0 14223
			(_port PAD (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 14224
			(_port PAD (posedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000045 56 413 1268928662794 INBUF_LVCMOS5U
(_unit INBUF_LVCMOS5U
	(_specify
		(_specparam tpdLH_PAD_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_PAD_to_Y real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 14264
			(_port PAD in )
			(_port Y out )
		)
		(_tchk width 0 14266
			(_port PAD (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 14267
			(_port PAD (posedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000041 56 723 1268928662799 INBUF_LVDS
(_unit INBUF_LVDS
	(_specify
		(_specparam LibName string \smartfusion\)
		(_specparam InputLoad$PADP integer 0)
		(_specparam InputLoad$PADN integer 0)
		(_specparam OutputLoad$Y integer 0)
		(_specparam MacroType string \inbuf_lvds\)
		(_modpath parallel unknown 0 14321
			(_port PADP in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 14322
			(_port PADN in )
			(_port Y out )
		)
		(_tchk width 0 14324
			(_port PADP (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 14325
			(_port PADP (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 14326
			(_port PADN (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 14327
			(_port PADN (posedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000046 56 683 1268928662809 INBUF_LVDS_MCCC
(_unit INBUF_LVDS_MCCC
	(_specify
		(_specparam LibName string \smartfusion\)
		(_specparam InputLoad$PADP integer 0)
		(_specparam InputLoad$PADN integer 0)
		(_specparam OutputLoad$Y integer 0)
		(_modpath parallel unknown 0 14382
			(_port PADP in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 14383
			(_port PADN in )
			(_port Y out )
		)
		(_tchk width 0 14385
			(_port PADP (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 14386
			(_port PADP (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 14387
			(_port PADN (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 14388
			(_port PADN (posedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000043 56 727 1268928662814 INBUF_LVPECL
(_unit INBUF_LVPECL
	(_specify
		(_specparam LibName string \smartfusion\)
		(_specparam InputLoad$PADP integer 0)
		(_specparam InputLoad$PADN integer 0)
		(_specparam OutputLoad$Y integer 0)
		(_specparam MacroType string \inbuf_lvpecl\)
		(_modpath parallel unknown 0 14441
			(_port PADP in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 14442
			(_port PADN in )
			(_port Y out )
		)
		(_tchk width 0 14444
			(_port PADP (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 14445
			(_port PADP (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 14446
			(_port PADN (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 14447
			(_port PADN (posedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000048 56 685 1268928662819 INBUF_LVPECL_MCCC
(_unit INBUF_LVPECL_MCCC
	(_specify
		(_specparam LibName string \smartfusion\)
		(_specparam InputLoad$PADP integer 0)
		(_specparam InputLoad$PADN integer 0)
		(_specparam OutputLoad$Y integer 0)
		(_modpath parallel unknown 0 14501
			(_port PADP in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 14502
			(_port PADN in )
			(_port Y out )
		)
		(_tchk width 0 14504
			(_port PADP (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 14505
			(_port PADP (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 14506
			(_port PADN (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 14507
			(_port PADN (posedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000040 56 408 1268928662824 INBUF_PCI
(_unit INBUF_PCI
	(_specify
		(_specparam tpdLH_PAD_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_PAD_to_Y real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 14546
			(_port PAD in )
			(_port Y out )
		)
		(_tchk width 0 14548
			(_port PAD (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 14549
			(_port PAD (posedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000041 56 409 1268928662829 INBUF_PCIX
(_unit INBUF_PCIX
	(_specify
		(_specparam tpdLH_PAD_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_PAD_to_Y real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 14588
			(_port PAD in )
			(_port Y out )
		)
		(_tchk width 0 14590
			(_port PAD (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 14591
			(_port PAD (posedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000034 56 236 1268928662834 INV
(_unit INV
	(_specify
		(_specparam tpdLH_A_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_A_to_Y real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 14629
			(_port A in )
			(_port Y out )
		)
	)
)
V 000035 56 577 1268928662839 MAJ3
(_unit MAJ3
	(_specify
		(_specparam tpdLH_A_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_A_to_Y real (0.1 0.1 0.1))
		(_specparam tpdLH_B_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_B_to_Y real (0.1 0.1 0.1))
		(_specparam tpdLH_C_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_C_to_Y real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 14675
			(_port A in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 14676
			(_port B in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 14677
			(_port C in )
			(_port Y out )
		)
	)
)
V 000036 56 578 1268928662844 MAJ3X
(_unit MAJ3X
	(_specify
		(_specparam tpdLH_A_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_A_to_Y real (0.1 0.1 0.1))
		(_specparam tpdLH_B_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_B_to_Y real (0.1 0.1 0.1))
		(_specparam tpdLH_C_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_C_to_Y real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 14728
			(_port A in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 14729
			(_port B in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 14730
			(_port C in )
			(_port Y out )
		)
	)
)
V 000037 56 579 1268928662849 MAJ3XI
(_unit MAJ3XI
	(_specify
		(_specparam tpdLH_A_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_A_to_Y real (0.1 0.1 0.1))
		(_specparam tpdLH_B_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_B_to_Y real (0.1 0.1 0.1))
		(_specparam tpdLH_C_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_C_to_Y real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 14781
			(_port A in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 14782
			(_port B in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 14783
			(_port C in )
			(_port Y out )
		)
	)
)
V 000035 56 577 1268928662854 MIN3
(_unit MIN3
	(_specify
		(_specparam tpdLH_A_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_A_to_Y real (0.1 0.1 0.1))
		(_specparam tpdLH_B_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_B_to_Y real (0.1 0.1 0.1))
		(_specparam tpdLH_C_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_C_to_Y real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 14832
			(_port A in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 14833
			(_port B in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 14834
			(_port C in )
			(_port Y out )
		)
	)
)
V 000036 56 578 1268928662859 MIN3X
(_unit MIN3X
	(_specify
		(_specparam tpdLH_A_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_A_to_Y real (0.1 0.1 0.1))
		(_specparam tpdLH_B_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_B_to_Y real (0.1 0.1 0.1))
		(_specparam tpdLH_C_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_C_to_Y real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 14885
			(_port A in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 14886
			(_port B in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 14887
			(_port C in )
			(_port Y out )
		)
	)
)
V 000037 56 579 1268928662864 MIN3XI
(_unit MIN3XI
	(_specify
		(_specparam tpdLH_A_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_A_to_Y real (0.1 0.1 0.1))
		(_specparam tpdLH_B_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_B_to_Y real (0.1 0.1 0.1))
		(_specparam tpdLH_C_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_C_to_Y real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 14938
			(_port A in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 14939
			(_port B in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 14940
			(_port C in )
			(_port Y out )
		)
	)
)
V 000034 56 576 1268928662871 MX2
(_unit MX2
	(_specify
		(_specparam tpdLH_A_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_A_to_Y real (0.1 0.1 0.1))
		(_specparam tpdLH_S_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_S_to_Y real (0.1 0.1 0.1))
		(_specparam tpdLH_B_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_B_to_Y real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 14983
			(_port A in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 14984
			(_port S in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 14985
			(_port B in )
			(_port Y out )
		)
	)
)
V 000035 56 577 1268928662876 MX2A
(_unit MX2A
	(_specify
		(_specparam tpdLH_A_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_A_to_Y real (0.1 0.1 0.1))
		(_specparam tpdLH_S_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_S_to_Y real (0.1 0.1 0.1))
		(_specparam tpdLH_B_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_B_to_Y real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 15029
			(_port A in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 15030
			(_port S in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 15031
			(_port B in )
			(_port Y out )
		)
	)
)
V 000035 56 577 1268928662881 MX2B
(_unit MX2B
	(_specify
		(_specparam tpdLH_A_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_A_to_Y real (0.1 0.1 0.1))
		(_specparam tpdLH_S_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_S_to_Y real (0.1 0.1 0.1))
		(_specparam tpdLH_B_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_B_to_Y real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 15075
			(_port A in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 15076
			(_port S in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 15077
			(_port B in )
			(_port Y out )
		)
	)
)
V 000035 56 577 1268928662886 MX2C
(_unit MX2C
	(_specify
		(_specparam tpdLH_A_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_A_to_Y real (0.1 0.1 0.1))
		(_specparam tpdLH_S_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_S_to_Y real (0.1 0.1 0.1))
		(_specparam tpdLH_B_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_B_to_Y real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 15122
			(_port A in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 15123
			(_port S in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 15124
			(_port B in )
			(_port Y out )
		)
	)
)
V 000036 56 408 1268928662891 NAND2
(_unit NAND2
	(_specify
		(_specparam tpdLH_A_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_A_to_Y real (0.1 0.1 0.1))
		(_specparam tpdLH_B_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_B_to_Y real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 15163
			(_port A in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 15164
			(_port B in )
			(_port Y out )
		)
	)
)
V 000037 56 409 1268928662902 NAND2A
(_unit NAND2A
	(_specify
		(_specparam tpdLH_A_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_A_to_Y real (0.1 0.1 0.1))
		(_specparam tpdLH_B_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_B_to_Y real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 15204
			(_port A in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 15205
			(_port B in )
			(_port Y out )
		)
	)
)
V 000037 56 409 1268928662907 NAND2B
(_unit NAND2B
	(_specify
		(_specparam tpdLH_A_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_A_to_Y real (0.1 0.1 0.1))
		(_specparam tpdLH_B_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_B_to_Y real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 15246
			(_port A in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 15247
			(_port B in )
			(_port Y out )
		)
	)
)
V 000036 56 578 1268928662934 NAND3
(_unit NAND3
	(_specify
		(_specparam tpdLH_A_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_A_to_Y real (0.1 0.1 0.1))
		(_specparam tpdLH_B_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_B_to_Y real (0.1 0.1 0.1))
		(_specparam tpdLH_C_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_C_to_Y real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 15290
			(_port A in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 15291
			(_port B in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 15292
			(_port C in )
			(_port Y out )
		)
	)
)
V 000037 56 579 1268928662939 NAND3A
(_unit NAND3A
	(_specify
		(_specparam tpdLH_A_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_A_to_Y real (0.1 0.1 0.1))
		(_specparam tpdLH_B_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_B_to_Y real (0.1 0.1 0.1))
		(_specparam tpdLH_C_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_C_to_Y real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 15336
			(_port A in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 15337
			(_port B in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 15338
			(_port C in )
			(_port Y out )
		)
	)
)
V 000037 56 579 1268928662950 NAND3B
(_unit NAND3B
	(_specify
		(_specparam tpdLH_A_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_A_to_Y real (0.1 0.1 0.1))
		(_specparam tpdLH_B_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_B_to_Y real (0.1 0.1 0.1))
		(_specparam tpdLH_C_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_C_to_Y real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 15383
			(_port A in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 15384
			(_port B in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 15385
			(_port C in )
			(_port Y out )
		)
	)
)
V 000037 56 579 1268928662955 NAND3C
(_unit NAND3C
	(_specify
		(_specparam tpdLH_A_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_A_to_Y real (0.1 0.1 0.1))
		(_specparam tpdLH_B_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_B_to_Y real (0.1 0.1 0.1))
		(_specparam tpdLH_C_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_C_to_Y real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 15431
			(_port A in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 15432
			(_port B in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 15433
			(_port C in )
			(_port Y out )
		)
	)
)
V 000035 56 407 1268928662960 NOR2
(_unit NOR2
	(_specify
		(_specparam tpdLH_A_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_A_to_Y real (0.1 0.1 0.1))
		(_specparam tpdLH_B_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_B_to_Y real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 15472
			(_port A in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 15473
			(_port B in )
			(_port Y out )
		)
	)
)
V 000036 56 408 1268928662965 NOR2A
(_unit NOR2A
	(_specify
		(_specparam tpdLH_A_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_A_to_Y real (0.1 0.1 0.1))
		(_specparam tpdLH_B_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_B_to_Y real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 15513
			(_port A in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 15514
			(_port B in )
			(_port Y out )
		)
	)
)
V 000036 56 408 1268928662982 NOR2B
(_unit NOR2B
	(_specify
		(_specparam tpdLH_A_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_A_to_Y real (0.1 0.1 0.1))
		(_specparam tpdLH_B_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_B_to_Y real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 15555
			(_port A in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 15556
			(_port B in )
			(_port Y out )
		)
	)
)
V 000035 56 577 1268928662987 NOR3
(_unit NOR3
	(_specify
		(_specparam tpdLH_A_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_A_to_Y real (0.1 0.1 0.1))
		(_specparam tpdLH_B_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_B_to_Y real (0.1 0.1 0.1))
		(_specparam tpdLH_C_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_C_to_Y real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 15599
			(_port A in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 15600
			(_port B in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 15601
			(_port C in )
			(_port Y out )
		)
	)
)
V 000036 56 578 1268928662992 NOR3A
(_unit NOR3A
	(_specify
		(_specparam tpdLH_A_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_A_to_Y real (0.1 0.1 0.1))
		(_specparam tpdLH_B_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_B_to_Y real (0.1 0.1 0.1))
		(_specparam tpdLH_C_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_C_to_Y real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 15645
			(_port A in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 15646
			(_port B in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 15647
			(_port C in )
			(_port Y out )
		)
	)
)
V 000036 56 578 1268928663012 NOR3B
(_unit NOR3B
	(_specify
		(_specparam tpdLH_A_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_A_to_Y real (0.1 0.1 0.1))
		(_specparam tpdLH_B_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_B_to_Y real (0.1 0.1 0.1))
		(_specparam tpdLH_C_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_C_to_Y real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 15692
			(_port A in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 15693
			(_port B in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 15694
			(_port C in )
			(_port Y out )
		)
	)
)
V 000036 56 578 1268928663027 NOR3C
(_unit NOR3C
	(_specify
		(_specparam tpdLH_A_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_A_to_Y real (0.1 0.1 0.1))
		(_specparam tpdLH_B_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_B_to_Y real (0.1 0.1 0.1))
		(_specparam tpdLH_C_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_C_to_Y real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 15740
			(_port A in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 15741
			(_port B in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 15742
			(_port C in )
			(_port Y out )
		)
	)
)
V 000034 56 576 1268928663032 OA1
(_unit OA1
	(_specify
		(_specparam tpdLH_A_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_A_to_Y real (0.1 0.1 0.1))
		(_specparam tpdLH_B_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_B_to_Y real (0.1 0.1 0.1))
		(_specparam tpdLH_C_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_C_to_Y real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 15785
			(_port A in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 15786
			(_port B in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 15787
			(_port C in )
			(_port Y out )
		)
	)
)
V 000035 56 577 1268928663044 OA1A
(_unit OA1A
	(_specify
		(_specparam tpdLH_A_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_A_to_Y real (0.1 0.1 0.1))
		(_specparam tpdLH_B_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_B_to_Y real (0.1 0.1 0.1))
		(_specparam tpdLH_C_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_C_to_Y real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 15831
			(_port A in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 15832
			(_port B in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 15833
			(_port C in )
			(_port Y out )
		)
	)
)
V 000035 56 577 1268928663049 OA1B
(_unit OA1B
	(_specify
		(_specparam tpdLH_C_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_C_to_Y real (0.1 0.1 0.1))
		(_specparam tpdLH_A_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_A_to_Y real (0.1 0.1 0.1))
		(_specparam tpdLH_B_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_B_to_Y real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 15877
			(_port C in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 15878
			(_port A in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 15879
			(_port B in )
			(_port Y out )
		)
	)
)
V 000035 56 577 1268928663054 OA1C
(_unit OA1C
	(_specify
		(_specparam tpdLH_A_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_A_to_Y real (0.1 0.1 0.1))
		(_specparam tpdLH_B_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_B_to_Y real (0.1 0.1 0.1))
		(_specparam tpdLH_C_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_C_to_Y real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 15924
			(_port A in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 15925
			(_port B in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 15926
			(_port C in )
			(_port Y out )
		)
	)
)
V 000035 56 577 1268928663059 OAI1
(_unit OAI1
	(_specify
		(_specparam tpdLH_A_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_A_to_Y real (0.1 0.1 0.1))
		(_specparam tpdLH_B_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_B_to_Y real (0.1 0.1 0.1))
		(_specparam tpdLH_C_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_C_to_Y real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 15969
			(_port A in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 15970
			(_port B in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 15971
			(_port C in )
			(_port Y out )
		)
	)
)
V 000034 56 406 1268928663074 OR2
(_unit OR2
	(_specify
		(_specparam tpdLH_A_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_A_to_Y real (0.1 0.1 0.1))
		(_specparam tpdLH_B_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_B_to_Y real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 16010
			(_port A in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 16011
			(_port B in )
			(_port Y out )
		)
	)
)
V 000035 56 407 1268928663079 OR2A
(_unit OR2A
	(_specify
		(_specparam tpdLH_A_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_A_to_Y real (0.1 0.1 0.1))
		(_specparam tpdLH_B_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_B_to_Y real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 16051
			(_port A in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 16052
			(_port B in )
			(_port Y out )
		)
	)
)
V 000035 56 407 1268928663091 OR2B
(_unit OR2B
	(_specify
		(_specparam tpdLH_A_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_A_to_Y real (0.1 0.1 0.1))
		(_specparam tpdLH_B_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_B_to_Y real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 16093
			(_port A in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 16094
			(_port B in )
			(_port Y out )
		)
	)
)
V 000034 56 576 1268928663096 OR3
(_unit OR3
	(_specify
		(_specparam tpdLH_A_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_A_to_Y real (0.1 0.1 0.1))
		(_specparam tpdLH_B_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_B_to_Y real (0.1 0.1 0.1))
		(_specparam tpdLH_C_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_C_to_Y real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 16137
			(_port A in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 16138
			(_port B in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 16139
			(_port C in )
			(_port Y out )
		)
	)
)
V 000035 56 577 1268928663101 OR3A
(_unit OR3A
	(_specify
		(_specparam tpdLH_A_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_A_to_Y real (0.1 0.1 0.1))
		(_specparam tpdLH_B_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_B_to_Y real (0.1 0.1 0.1))
		(_specparam tpdLH_C_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_C_to_Y real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 16183
			(_port A in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 16184
			(_port B in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 16185
			(_port C in )
			(_port Y out )
		)
	)
)
V 000035 56 577 1268928663106 OR3B
(_unit OR3B
	(_specify
		(_specparam tpdLH_A_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_A_to_Y real (0.1 0.1 0.1))
		(_specparam tpdLH_B_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_B_to_Y real (0.1 0.1 0.1))
		(_specparam tpdLH_C_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_C_to_Y real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 16230
			(_port A in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 16231
			(_port B in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 16232
			(_port C in )
			(_port Y out )
		)
	)
)
V 000035 56 577 1268928663121 OR3C
(_unit OR3C
	(_specify
		(_specparam tpdLH_A_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_A_to_Y real (0.1 0.1 0.1))
		(_specparam tpdLH_B_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_B_to_Y real (0.1 0.1 0.1))
		(_specparam tpdLH_C_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_C_to_Y real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 16278
			(_port A in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 16279
			(_port B in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 16280
			(_port C in )
			(_port Y out )
		)
	)
)
V 000037 56 401 1268928663126 OUTBUF
(_unit OUTBUF
	(_specify
		(_specparam tpdLH_D_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHL_D_to_PAD real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 16318
			(_port D in )
			(_port PAD out )
		)
		(_tchk width 0 16320
			(_port D (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 16321
			(_port D (posedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000041 56 405 1268928663153 OUTBUF_MSS
(_unit OUTBUF_MSS
	(_specify
		(_specparam tpdLH_D_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHL_D_to_PAD real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 16363
			(_port D in )
			(_port PAD out )
		)
		(_tchk width 0 16365
			(_port D (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 16366
			(_port D (posedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000042 56 406 1268928663158 OUTBUF_F_12
(_unit OUTBUF_F_12
	(_specify
		(_specparam tpdLH_D_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHL_D_to_PAD real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 16405
			(_port D in )
			(_port PAD out )
		)
		(_tchk width 0 16407
			(_port D (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 16408
			(_port D (posedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000042 56 406 1268928663163 OUTBUF_F_16
(_unit OUTBUF_F_16
	(_specify
		(_specparam tpdLH_D_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHL_D_to_PAD real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 16447
			(_port D in )
			(_port PAD out )
		)
		(_tchk width 0 16449
			(_port D (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 16450
			(_port D (posedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000042 56 406 1268928663168 OUTBUF_F_24
(_unit OUTBUF_F_24
	(_specify
		(_specparam tpdLH_D_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHL_D_to_PAD real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 16489
			(_port D in )
			(_port PAD out )
		)
		(_tchk width 0 16491
			(_port D (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 16492
			(_port D (posedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000041 56 405 1268928663184 OUTBUF_F_8
(_unit OUTBUF_F_8
	(_specify
		(_specparam tpdLH_D_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHL_D_to_PAD real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 16531
			(_port D in )
			(_port PAD out )
		)
		(_tchk width 0 16533
			(_port D (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 16534
			(_port D (posedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000046 56 410 1268928663189 OUTBUF_LVCMOS15
(_unit OUTBUF_LVCMOS15
	(_specify
		(_specparam tpdLH_D_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHL_D_to_PAD real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 16573
			(_port D in )
			(_port PAD out )
		)
		(_tchk width 0 16575
			(_port D (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 16576
			(_port D (posedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000046 56 410 1268928663194 OUTBUF_LVCMOS18
(_unit OUTBUF_LVCMOS18
	(_specify
		(_specparam tpdLH_D_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHL_D_to_PAD real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 16615
			(_port D in )
			(_port PAD out )
		)
		(_tchk width 0 16617
			(_port D (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 16618
			(_port D (posedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000046 56 410 1268928663199 OUTBUF_LVCMOS25
(_unit OUTBUF_LVCMOS25
	(_specify
		(_specparam tpdLH_D_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHL_D_to_PAD real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 16657
			(_port D in )
			(_port PAD out )
		)
		(_tchk width 0 16659
			(_port D (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 16660
			(_port D (posedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000046 56 410 1268928663204 OUTBUF_LVCMOS33
(_unit OUTBUF_LVCMOS33
	(_specify
		(_specparam tpdLH_D_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHL_D_to_PAD real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 16699
			(_port D in )
			(_port PAD out )
		)
		(_tchk width 0 16701
			(_port D (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 16702
			(_port D (posedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000045 56 409 1268928663209 OUTBUF_LVCMOS5
(_unit OUTBUF_LVCMOS5
	(_specify
		(_specparam tpdLH_D_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHL_D_to_PAD real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 16742
			(_port D in )
			(_port PAD out )
		)
		(_tchk width 0 16744
			(_port D (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 16745
			(_port D (posedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000042 56 549 1268928663214 OUTBUF_LVDS
(_unit OUTBUF_LVDS
	(_specify
		(_specparam LibName string \smartfusion\)
		(_specparam InputLoad$D integer 1)
		(_specparam OutputLoad$PADP integer 0)
		(_specparam OutputLoad$PADN integer 0)
		(_specparam MacroType string \io\)
		(_modpath parallel unknown 0 16787
			(_port D in )
			(_port PADP out )
		)
		(_modpath parallel unknown 0 16788
			(_port D in )
			(_port PADN out )
		)
		(_tchk width 0 16790
			(_port D (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 16791
			(_port D (posedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000044 56 551 1268928663219 OUTBUF_LVPECL
(_unit OUTBUF_LVPECL
	(_specify
		(_specparam LibName string \smartfusion\)
		(_specparam InputLoad$D integer 1)
		(_specparam OutputLoad$PADP integer 0)
		(_specparam OutputLoad$PADN integer 0)
		(_specparam MacroType string \io\)
		(_modpath parallel unknown 0 16833
			(_port D in )
			(_port PADP out )
		)
		(_modpath parallel unknown 0 16834
			(_port D in )
			(_port PADN out )
		)
		(_tchk width 0 16836
			(_port D (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 16837
			(_port D (posedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000041 56 405 1268928663224 OUTBUF_PCI
(_unit OUTBUF_PCI
	(_specify
		(_specparam tpdLH_D_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHL_D_to_PAD real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 16877
			(_port D in )
			(_port PAD out )
		)
		(_tchk width 0 16879
			(_port D (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 16880
			(_port D (posedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000042 56 406 1268928663229 OUTBUF_PCIX
(_unit OUTBUF_PCIX
	(_specify
		(_specparam tpdLH_D_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHL_D_to_PAD real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 16919
			(_port D in )
			(_port PAD out )
		)
		(_tchk width 0 16921
			(_port D (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 16922
			(_port D (posedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000042 56 406 1268928663234 OUTBUF_S_12
(_unit OUTBUF_S_12
	(_specify
		(_specparam tpdLH_D_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHL_D_to_PAD real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 16961
			(_port D in )
			(_port PAD out )
		)
		(_tchk width 0 16963
			(_port D (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 16964
			(_port D (posedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000042 56 406 1268928663239 OUTBUF_S_16
(_unit OUTBUF_S_16
	(_specify
		(_specparam tpdLH_D_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHL_D_to_PAD real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 17003
			(_port D in )
			(_port PAD out )
		)
		(_tchk width 0 17005
			(_port D (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 17006
			(_port D (posedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000042 56 406 1268928663244 OUTBUF_S_24
(_unit OUTBUF_S_24
	(_specify
		(_specparam tpdLH_D_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHL_D_to_PAD real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 17045
			(_port D in )
			(_port PAD out )
		)
		(_tchk width 0 17047
			(_port D (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 17048
			(_port D (posedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000041 56 405 1268928663249 OUTBUF_S_8
(_unit OUTBUF_S_8
	(_specify
		(_specparam tpdLH_D_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHL_D_to_PAD real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 17087
			(_port D in )
			(_port PAD out )
		)
		(_tchk width 0 17089
			(_port D (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 17090
			(_port D (posedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000038 56 930 1268928663254 TRIBUFF
(_unit TRIBUFF
	(_specify
		(_specparam tpdLH_E_to_PAD real (0.0 0.0 0.0))
		(_specparam tpdHL_E_to_PAD real (0.0 0.0 0.0))
		(_specparam tpdLZ_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZL_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHZ_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZH_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdLH_D_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHL_D_to_PAD real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 17136
			(_port E in )
			(_port PAD out )
		)
		(_modpath parallel unknown 0 17138
			(_port D in )
			(_port PAD out )
		)
		(_tchk width 0 17140
			(_port D (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 17141
			(_port D (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 17142
			(_port E (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 17143
			(_port E (posedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000042 56 934 1268928663259 TRIBUFF_MSS
(_unit TRIBUFF_MSS
	(_specify
		(_specparam tpdLH_E_to_PAD real (0.0 0.0 0.0))
		(_specparam tpdHL_E_to_PAD real (0.0 0.0 0.0))
		(_specparam tpdLZ_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZL_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHZ_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZH_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdLH_D_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHL_D_to_PAD real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 17192
			(_port E in )
			(_port PAD out )
		)
		(_modpath parallel unknown 0 17194
			(_port D in )
			(_port PAD out )
		)
		(_tchk width 0 17196
			(_port D (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 17197
			(_port D (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 17198
			(_port E (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 17199
			(_port E (posedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000043 56 935 1268928663264 TRIBUFF_F_12
(_unit TRIBUFF_F_12
	(_specify
		(_specparam tpdLH_E_to_PAD real (0.0 0.0 0.0))
		(_specparam tpdHL_E_to_PAD real (0.0 0.0 0.0))
		(_specparam tpdLZ_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZL_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHZ_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZH_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdLH_D_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHL_D_to_PAD real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 17245
			(_port E in )
			(_port PAD out )
		)
		(_modpath parallel unknown 0 17247
			(_port D in )
			(_port PAD out )
		)
		(_tchk width 0 17249
			(_port D (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 17250
			(_port D (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 17251
			(_port E (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 17252
			(_port E (posedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000044 56 936 1268928663269 TRIBUFF_F_12D
(_unit TRIBUFF_F_12D
	(_specify
		(_specparam tpdLH_E_to_PAD real (0.0 0.0 0.0))
		(_specparam tpdHL_E_to_PAD real (0.0 0.0 0.0))
		(_specparam tpdLZ_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZL_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHZ_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZH_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdLH_D_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHL_D_to_PAD real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 17299
			(_port E in )
			(_port PAD out )
		)
		(_modpath parallel unknown 0 17301
			(_port D in )
			(_port PAD out )
		)
		(_tchk width 0 17303
			(_port D (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 17304
			(_port D (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 17305
			(_port E (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 17306
			(_port E (posedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000044 56 936 1268928663274 TRIBUFF_F_12U
(_unit TRIBUFF_F_12U
	(_specify
		(_specparam tpdLH_E_to_PAD real (0.0 0.0 0.0))
		(_specparam tpdHL_E_to_PAD real (0.0 0.0 0.0))
		(_specparam tpdLZ_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZL_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHZ_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZH_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdLH_D_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHL_D_to_PAD real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 17353
			(_port E in )
			(_port PAD out )
		)
		(_modpath parallel unknown 0 17355
			(_port D in )
			(_port PAD out )
		)
		(_tchk width 0 17357
			(_port D (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 17358
			(_port D (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 17359
			(_port E (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 17360
			(_port E (posedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000043 56 935 1268928663279 TRIBUFF_F_16
(_unit TRIBUFF_F_16
	(_specify
		(_specparam tpdLH_E_to_PAD real (0.0 0.0 0.0))
		(_specparam tpdHL_E_to_PAD real (0.0 0.0 0.0))
		(_specparam tpdLZ_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZL_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHZ_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZH_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdLH_D_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHL_D_to_PAD real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 17406
			(_port E in )
			(_port PAD out )
		)
		(_modpath parallel unknown 0 17408
			(_port D in )
			(_port PAD out )
		)
		(_tchk width 0 17410
			(_port D (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 17411
			(_port D (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 17412
			(_port E (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 17413
			(_port E (posedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000044 56 936 1268928663284 TRIBUFF_F_16D
(_unit TRIBUFF_F_16D
	(_specify
		(_specparam tpdLH_E_to_PAD real (0.0 0.0 0.0))
		(_specparam tpdHL_E_to_PAD real (0.0 0.0 0.0))
		(_specparam tpdLZ_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZL_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHZ_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZH_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdLH_D_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHL_D_to_PAD real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 17460
			(_port E in )
			(_port PAD out )
		)
		(_modpath parallel unknown 0 17462
			(_port D in )
			(_port PAD out )
		)
		(_tchk width 0 17464
			(_port D (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 17465
			(_port D (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 17466
			(_port E (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 17467
			(_port E (posedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000044 56 936 1268928663293 TRIBUFF_F_16U
(_unit TRIBUFF_F_16U
	(_specify
		(_specparam tpdLH_E_to_PAD real (0.0 0.0 0.0))
		(_specparam tpdHL_E_to_PAD real (0.0 0.0 0.0))
		(_specparam tpdLZ_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZL_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHZ_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZH_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdLH_D_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHL_D_to_PAD real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 17514
			(_port E in )
			(_port PAD out )
		)
		(_modpath parallel unknown 0 17516
			(_port D in )
			(_port PAD out )
		)
		(_tchk width 0 17518
			(_port D (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 17519
			(_port D (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 17520
			(_port E (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 17521
			(_port E (posedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000043 56 935 1268928663298 TRIBUFF_F_24
(_unit TRIBUFF_F_24
	(_specify
		(_specparam tpdLH_E_to_PAD real (0.0 0.0 0.0))
		(_specparam tpdHL_E_to_PAD real (0.0 0.0 0.0))
		(_specparam tpdLZ_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZL_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHZ_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZH_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdLH_D_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHL_D_to_PAD real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 17567
			(_port E in )
			(_port PAD out )
		)
		(_modpath parallel unknown 0 17569
			(_port D in )
			(_port PAD out )
		)
		(_tchk width 0 17571
			(_port D (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 17572
			(_port D (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 17573
			(_port E (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 17574
			(_port E (posedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000044 56 936 1268928663303 TRIBUFF_F_24D
(_unit TRIBUFF_F_24D
	(_specify
		(_specparam tpdLH_E_to_PAD real (0.0 0.0 0.0))
		(_specparam tpdHL_E_to_PAD real (0.0 0.0 0.0))
		(_specparam tpdLZ_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZL_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHZ_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZH_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdLH_D_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHL_D_to_PAD real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 17621
			(_port E in )
			(_port PAD out )
		)
		(_modpath parallel unknown 0 17623
			(_port D in )
			(_port PAD out )
		)
		(_tchk width 0 17625
			(_port D (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 17626
			(_port D (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 17627
			(_port E (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 17628
			(_port E (posedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000044 56 936 1268928663310 TRIBUFF_F_24U
(_unit TRIBUFF_F_24U
	(_specify
		(_specparam tpdLH_E_to_PAD real (0.0 0.0 0.0))
		(_specparam tpdHL_E_to_PAD real (0.0 0.0 0.0))
		(_specparam tpdLZ_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZL_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHZ_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZH_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdLH_D_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHL_D_to_PAD real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 17675
			(_port E in )
			(_port PAD out )
		)
		(_modpath parallel unknown 0 17677
			(_port D in )
			(_port PAD out )
		)
		(_tchk width 0 17679
			(_port D (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 17680
			(_port D (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 17681
			(_port E (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 17682
			(_port E (posedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000042 56 934 1268928663340 TRIBUFF_F_8
(_unit TRIBUFF_F_8
	(_specify
		(_specparam tpdLH_E_to_PAD real (0.0 0.0 0.0))
		(_specparam tpdHL_E_to_PAD real (0.0 0.0 0.0))
		(_specparam tpdLZ_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZL_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHZ_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZH_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdLH_D_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHL_D_to_PAD real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 17728
			(_port E in )
			(_port PAD out )
		)
		(_modpath parallel unknown 0 17730
			(_port D in )
			(_port PAD out )
		)
		(_tchk width 0 17732
			(_port D (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 17733
			(_port D (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 17734
			(_port E (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 17735
			(_port E (posedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000043 56 935 1268928663345 TRIBUFF_F_8D
(_unit TRIBUFF_F_8D
	(_specify
		(_specparam tpdLH_E_to_PAD real (0.0 0.0 0.0))
		(_specparam tpdHL_E_to_PAD real (0.0 0.0 0.0))
		(_specparam tpdLZ_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZL_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHZ_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZH_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdLH_D_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHL_D_to_PAD real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 17782
			(_port E in )
			(_port PAD out )
		)
		(_modpath parallel unknown 0 17784
			(_port D in )
			(_port PAD out )
		)
		(_tchk width 0 17786
			(_port D (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 17787
			(_port D (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 17788
			(_port E (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 17789
			(_port E (posedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000043 56 935 1268928663357 TRIBUFF_F_8U
(_unit TRIBUFF_F_8U
	(_specify
		(_specparam tpdLH_E_to_PAD real (0.0 0.0 0.0))
		(_specparam tpdHL_E_to_PAD real (0.0 0.0 0.0))
		(_specparam tpdLZ_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZL_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHZ_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZH_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdLH_D_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHL_D_to_PAD real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 17836
			(_port E in )
			(_port PAD out )
		)
		(_modpath parallel unknown 0 17838
			(_port D in )
			(_port PAD out )
		)
		(_tchk width 0 17840
			(_port D (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 17841
			(_port D (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 17842
			(_port E (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 17843
			(_port E (posedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000047 56 939 1268928663372 TRIBUFF_LVCMOS15
(_unit TRIBUFF_LVCMOS15
	(_specify
		(_specparam tpdLH_E_to_PAD real (0.0 0.0 0.0))
		(_specparam tpdHL_E_to_PAD real (0.0 0.0 0.0))
		(_specparam tpdLZ_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZL_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHZ_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZH_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdLH_D_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHL_D_to_PAD real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 17889
			(_port E in )
			(_port PAD out )
		)
		(_modpath parallel unknown 0 17891
			(_port D in )
			(_port PAD out )
		)
		(_tchk width 0 17893
			(_port D (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 17894
			(_port D (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 17895
			(_port E (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 17896
			(_port E (posedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000048 56 940 1268928663377 TRIBUFF_LVCMOS15D
(_unit TRIBUFF_LVCMOS15D
	(_specify
		(_specparam tpdLH_E_to_PAD real (0.0 0.0 0.0))
		(_specparam tpdHL_E_to_PAD real (0.0 0.0 0.0))
		(_specparam tpdLZ_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZL_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHZ_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZH_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdLH_D_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHL_D_to_PAD real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 17943
			(_port E in )
			(_port PAD out )
		)
		(_modpath parallel unknown 0 17945
			(_port D in )
			(_port PAD out )
		)
		(_tchk width 0 17947
			(_port D (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 17948
			(_port D (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 17949
			(_port E (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 17950
			(_port E (posedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000048 56 940 1268928663388 TRIBUFF_LVCMOS15U
(_unit TRIBUFF_LVCMOS15U
	(_specify
		(_specparam tpdLH_E_to_PAD real (0.0 0.0 0.0))
		(_specparam tpdHL_E_to_PAD real (0.0 0.0 0.0))
		(_specparam tpdLZ_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZL_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHZ_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZH_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdLH_D_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHL_D_to_PAD real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 17997
			(_port E in )
			(_port PAD out )
		)
		(_modpath parallel unknown 0 17999
			(_port D in )
			(_port PAD out )
		)
		(_tchk width 0 18001
			(_port D (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 18002
			(_port D (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 18003
			(_port E (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 18004
			(_port E (posedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000047 56 939 1268928663402 TRIBUFF_LVCMOS18
(_unit TRIBUFF_LVCMOS18
	(_specify
		(_specparam tpdLH_E_to_PAD real (0.0 0.0 0.0))
		(_specparam tpdHL_E_to_PAD real (0.0 0.0 0.0))
		(_specparam tpdLZ_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZL_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHZ_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZH_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdLH_D_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHL_D_to_PAD real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 18050
			(_port E in )
			(_port PAD out )
		)
		(_modpath parallel unknown 0 18052
			(_port D in )
			(_port PAD out )
		)
		(_tchk width 0 18054
			(_port D (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 18055
			(_port D (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 18056
			(_port E (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 18057
			(_port E (posedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000048 56 940 1268928663418 TRIBUFF_LVCMOS18D
(_unit TRIBUFF_LVCMOS18D
	(_specify
		(_specparam tpdLH_E_to_PAD real (0.0 0.0 0.0))
		(_specparam tpdHL_E_to_PAD real (0.0 0.0 0.0))
		(_specparam tpdLZ_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZL_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHZ_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZH_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdLH_D_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHL_D_to_PAD real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 18104
			(_port E in )
			(_port PAD out )
		)
		(_modpath parallel unknown 0 18106
			(_port D in )
			(_port PAD out )
		)
		(_tchk width 0 18108
			(_port D (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 18109
			(_port D (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 18110
			(_port E (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 18111
			(_port E (posedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000048 56 940 1268928663423 TRIBUFF_LVCMOS18U
(_unit TRIBUFF_LVCMOS18U
	(_specify
		(_specparam tpdLH_E_to_PAD real (0.0 0.0 0.0))
		(_specparam tpdHL_E_to_PAD real (0.0 0.0 0.0))
		(_specparam tpdLZ_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZL_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHZ_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZH_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdLH_D_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHL_D_to_PAD real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 18158
			(_port E in )
			(_port PAD out )
		)
		(_modpath parallel unknown 0 18160
			(_port D in )
			(_port PAD out )
		)
		(_tchk width 0 18162
			(_port D (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 18163
			(_port D (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 18164
			(_port E (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 18165
			(_port E (posedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000047 56 939 1268928663428 TRIBUFF_LVCMOS25
(_unit TRIBUFF_LVCMOS25
	(_specify
		(_specparam tpdLH_E_to_PAD real (0.0 0.0 0.0))
		(_specparam tpdHL_E_to_PAD real (0.0 0.0 0.0))
		(_specparam tpdLZ_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZL_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHZ_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZH_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdLH_D_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHL_D_to_PAD real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 18211
			(_port E in )
			(_port PAD out )
		)
		(_modpath parallel unknown 0 18213
			(_port D in )
			(_port PAD out )
		)
		(_tchk width 0 18215
			(_port D (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 18216
			(_port D (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 18217
			(_port E (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 18218
			(_port E (posedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000048 56 940 1268928663433 TRIBUFF_LVCMOS25D
(_unit TRIBUFF_LVCMOS25D
	(_specify
		(_specparam tpdLH_E_to_PAD real (0.0 0.0 0.0))
		(_specparam tpdHL_E_to_PAD real (0.0 0.0 0.0))
		(_specparam tpdLZ_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZL_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHZ_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZH_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdLH_D_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHL_D_to_PAD real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 18265
			(_port E in )
			(_port PAD out )
		)
		(_modpath parallel unknown 0 18267
			(_port D in )
			(_port PAD out )
		)
		(_tchk width 0 18269
			(_port D (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 18270
			(_port D (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 18271
			(_port E (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 18272
			(_port E (posedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000048 56 940 1268928663438 TRIBUFF_LVCMOS25U
(_unit TRIBUFF_LVCMOS25U
	(_specify
		(_specparam tpdLH_E_to_PAD real (0.0 0.0 0.0))
		(_specparam tpdHL_E_to_PAD real (0.0 0.0 0.0))
		(_specparam tpdLZ_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZL_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHZ_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZH_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdLH_D_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHL_D_to_PAD real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 18319
			(_port E in )
			(_port PAD out )
		)
		(_modpath parallel unknown 0 18321
			(_port D in )
			(_port PAD out )
		)
		(_tchk width 0 18323
			(_port D (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 18324
			(_port D (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 18325
			(_port E (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 18326
			(_port E (posedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000047 56 939 1268928663449 TRIBUFF_LVCMOS33
(_unit TRIBUFF_LVCMOS33
	(_specify
		(_specparam tpdLH_E_to_PAD real (0.0 0.0 0.0))
		(_specparam tpdHL_E_to_PAD real (0.0 0.0 0.0))
		(_specparam tpdLZ_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZL_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHZ_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZH_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdLH_D_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHL_D_to_PAD real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 18372
			(_port E in )
			(_port PAD out )
		)
		(_modpath parallel unknown 0 18374
			(_port D in )
			(_port PAD out )
		)
		(_tchk width 0 18376
			(_port D (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 18377
			(_port D (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 18378
			(_port E (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 18379
			(_port E (posedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000048 56 940 1268928663466 TRIBUFF_LVCMOS33D
(_unit TRIBUFF_LVCMOS33D
	(_specify
		(_specparam tpdLH_E_to_PAD real (0.0 0.0 0.0))
		(_specparam tpdHL_E_to_PAD real (0.0 0.0 0.0))
		(_specparam tpdLZ_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZL_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHZ_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZH_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdLH_D_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHL_D_to_PAD real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 18427
			(_port E in )
			(_port PAD out )
		)
		(_modpath parallel unknown 0 18429
			(_port D in )
			(_port PAD out )
		)
		(_tchk width 0 18431
			(_port D (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 18432
			(_port D (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 18433
			(_port E (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 18434
			(_port E (posedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000048 56 940 1268928663471 TRIBUFF_LVCMOS33U
(_unit TRIBUFF_LVCMOS33U
	(_specify
		(_specparam tpdLH_E_to_PAD real (0.0 0.0 0.0))
		(_specparam tpdHL_E_to_PAD real (0.0 0.0 0.0))
		(_specparam tpdLZ_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZL_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHZ_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZH_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdLH_D_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHL_D_to_PAD real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 18482
			(_port E in )
			(_port PAD out )
		)
		(_modpath parallel unknown 0 18484
			(_port D in )
			(_port PAD out )
		)
		(_tchk width 0 18486
			(_port D (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 18487
			(_port D (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 18488
			(_port E (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 18489
			(_port E (posedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000046 56 938 1268928663476 TRIBUFF_LVCMOS5
(_unit TRIBUFF_LVCMOS5
	(_specify
		(_specparam tpdLH_E_to_PAD real (0.0 0.0 0.0))
		(_specparam tpdHL_E_to_PAD real (0.0 0.0 0.0))
		(_specparam tpdLZ_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZL_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHZ_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZH_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdLH_D_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHL_D_to_PAD real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 18536
			(_port E in )
			(_port PAD out )
		)
		(_modpath parallel unknown 0 18538
			(_port D in )
			(_port PAD out )
		)
		(_tchk width 0 18540
			(_port D (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 18541
			(_port D (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 18542
			(_port E (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 18543
			(_port E (posedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000047 56 939 1268928663481 TRIBUFF_LVCMOS5D
(_unit TRIBUFF_LVCMOS5D
	(_specify
		(_specparam tpdLH_E_to_PAD real (0.0 0.0 0.0))
		(_specparam tpdHL_E_to_PAD real (0.0 0.0 0.0))
		(_specparam tpdLZ_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZL_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHZ_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZH_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdLH_D_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHL_D_to_PAD real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 18590
			(_port E in )
			(_port PAD out )
		)
		(_modpath parallel unknown 0 18592
			(_port D in )
			(_port PAD out )
		)
		(_tchk width 0 18594
			(_port D (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 18595
			(_port D (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 18596
			(_port E (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 18597
			(_port E (posedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000047 56 939 1268928663486 TRIBUFF_LVCMOS5U
(_unit TRIBUFF_LVCMOS5U
	(_specify
		(_specparam tpdLH_E_to_PAD real (0.0 0.0 0.0))
		(_specparam tpdHL_E_to_PAD real (0.0 0.0 0.0))
		(_specparam tpdLZ_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZL_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHZ_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZH_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdLH_D_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHL_D_to_PAD real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 18644
			(_port E in )
			(_port PAD out )
		)
		(_modpath parallel unknown 0 18646
			(_port D in )
			(_port PAD out )
		)
		(_tchk width 0 18648
			(_port D (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 18649
			(_port D (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 18650
			(_port E (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 18651
			(_port E (posedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000044 56 1503 1268928663491 TRIBUFF_LVDS
(_unit TRIBUFF_LVDS
	(_specify
		(_specparam tpdLH_E_to_PADP real (0.0 0.0 0.0))
		(_specparam tpdHL_E_to_PADP real (0.0 0.0 0.0))
		(_specparam tpdLZ_E_to_PADP real (0.1 0.1 0.1))
		(_specparam tpdZL_E_to_PADP real (0.1 0.1 0.1))
		(_specparam tpdHZ_E_to_PADP real (0.1 0.1 0.1))
		(_specparam tpdZH_E_to_PADP real (0.1 0.1 0.1))
		(_specparam tpdLH_E_to_PADN real (0.0 0.0 0.0))
		(_specparam tpdHL_E_to_PADN real (0.0 0.0 0.0))
		(_specparam tpdLZ_E_to_PADN real (0.1 0.1 0.1))
		(_specparam tpdZL_E_to_PADN real (0.1 0.1 0.1))
		(_specparam tpdHZ_E_to_PADN real (0.1 0.1 0.1))
		(_specparam tpdZH_E_to_PADN real (0.1 0.1 0.1))
		(_specparam tpdLH_D_to_PADP real (0.1 0.1 0.1))
		(_specparam tpdHL_D_to_PADP real (0.1 0.1 0.1))
		(_specparam tpdLH_D_to_PADN real (0.1 0.1 0.1))
		(_specparam tpdHL_D_to_PADN real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 18707
			(_port E in )
			(_port PADP out )
		)
		(_modpath parallel unknown 0 18708
			(_port E in )
			(_port PADN out )
		)
		(_modpath parallel unknown 0 18710
			(_port D in )
			(_port PADP out )
		)
		(_modpath parallel unknown 0 18711
			(_port D in )
			(_port PADN out )
		)
		(_tchk width 0 18713
			(_port D (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 18714
			(_port D (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 18715
			(_port E (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 18716
			(_port E (posedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000042 56 934 1268928663496 TRIBUFF_PCI
(_unit TRIBUFF_PCI
	(_specify
		(_specparam tpdLH_E_to_PAD real (0.0 0.0 0.0))
		(_specparam tpdHL_E_to_PAD real (0.0 0.0 0.0))
		(_specparam tpdLZ_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZL_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHZ_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZH_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdLH_D_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHL_D_to_PAD real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 18763
			(_port E in )
			(_port PAD out )
		)
		(_modpath parallel unknown 0 18765
			(_port D in )
			(_port PAD out )
		)
		(_tchk width 0 18767
			(_port D (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 18768
			(_port D (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 18769
			(_port E (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 18770
			(_port E (posedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000043 56 935 1268928663501 TRIBUFF_PCIX
(_unit TRIBUFF_PCIX
	(_specify
		(_specparam tpdLH_E_to_PAD real (0.0 0.0 0.0))
		(_specparam tpdHL_E_to_PAD real (0.0 0.0 0.0))
		(_specparam tpdLZ_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZL_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHZ_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZH_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdLH_D_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHL_D_to_PAD real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 18816
			(_port E in )
			(_port PAD out )
		)
		(_modpath parallel unknown 0 18818
			(_port D in )
			(_port PAD out )
		)
		(_tchk width 0 18820
			(_port D (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 18821
			(_port D (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 18822
			(_port E (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 18823
			(_port E (posedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000043 56 935 1268928663506 TRIBUFF_S_12
(_unit TRIBUFF_S_12
	(_specify
		(_specparam tpdLH_E_to_PAD real (0.0 0.0 0.0))
		(_specparam tpdHL_E_to_PAD real (0.0 0.0 0.0))
		(_specparam tpdLZ_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZL_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHZ_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZH_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdLH_D_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHL_D_to_PAD real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 18869
			(_port E in )
			(_port PAD out )
		)
		(_modpath parallel unknown 0 18871
			(_port D in )
			(_port PAD out )
		)
		(_tchk width 0 18873
			(_port D (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 18874
			(_port D (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 18875
			(_port E (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 18876
			(_port E (posedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000044 56 936 1268928663511 TRIBUFF_S_12D
(_unit TRIBUFF_S_12D
	(_specify
		(_specparam tpdLH_E_to_PAD real (0.0 0.0 0.0))
		(_specparam tpdHL_E_to_PAD real (0.0 0.0 0.0))
		(_specparam tpdLZ_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZL_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHZ_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZH_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdLH_D_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHL_D_to_PAD real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 18923
			(_port E in )
			(_port PAD out )
		)
		(_modpath parallel unknown 0 18925
			(_port D in )
			(_port PAD out )
		)
		(_tchk width 0 18927
			(_port D (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 18928
			(_port D (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 18929
			(_port E (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 18930
			(_port E (posedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000044 56 936 1268928663516 TRIBUFF_S_12U
(_unit TRIBUFF_S_12U
	(_specify
		(_specparam tpdLH_E_to_PAD real (0.0 0.0 0.0))
		(_specparam tpdHL_E_to_PAD real (0.0 0.0 0.0))
		(_specparam tpdLZ_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZL_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHZ_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZH_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdLH_D_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHL_D_to_PAD real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 18977
			(_port E in )
			(_port PAD out )
		)
		(_modpath parallel unknown 0 18979
			(_port D in )
			(_port PAD out )
		)
		(_tchk width 0 18981
			(_port D (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 18982
			(_port D (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 18983
			(_port E (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 18984
			(_port E (posedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000043 56 935 1268928663521 TRIBUFF_S_16
(_unit TRIBUFF_S_16
	(_specify
		(_specparam tpdLH_E_to_PAD real (0.0 0.0 0.0))
		(_specparam tpdHL_E_to_PAD real (0.0 0.0 0.0))
		(_specparam tpdLZ_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZL_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHZ_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZH_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdLH_D_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHL_D_to_PAD real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 19030
			(_port E in )
			(_port PAD out )
		)
		(_modpath parallel unknown 0 19032
			(_port D in )
			(_port PAD out )
		)
		(_tchk width 0 19034
			(_port D (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 19035
			(_port D (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 19036
			(_port E (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 19037
			(_port E (posedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000044 56 936 1268928663526 TRIBUFF_S_16D
(_unit TRIBUFF_S_16D
	(_specify
		(_specparam tpdLH_E_to_PAD real (0.0 0.0 0.0))
		(_specparam tpdHL_E_to_PAD real (0.0 0.0 0.0))
		(_specparam tpdLZ_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZL_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHZ_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZH_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdLH_D_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHL_D_to_PAD real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 19084
			(_port E in )
			(_port PAD out )
		)
		(_modpath parallel unknown 0 19086
			(_port D in )
			(_port PAD out )
		)
		(_tchk width 0 19088
			(_port D (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 19089
			(_port D (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 19090
			(_port E (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 19091
			(_port E (posedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000044 56 936 1268928663531 TRIBUFF_S_16U
(_unit TRIBUFF_S_16U
	(_specify
		(_specparam tpdLH_E_to_PAD real (0.0 0.0 0.0))
		(_specparam tpdHL_E_to_PAD real (0.0 0.0 0.0))
		(_specparam tpdLZ_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZL_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHZ_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZH_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdLH_D_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHL_D_to_PAD real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 19138
			(_port E in )
			(_port PAD out )
		)
		(_modpath parallel unknown 0 19140
			(_port D in )
			(_port PAD out )
		)
		(_tchk width 0 19142
			(_port D (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 19143
			(_port D (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 19144
			(_port E (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 19145
			(_port E (posedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000043 56 935 1268928663536 TRIBUFF_S_24
(_unit TRIBUFF_S_24
	(_specify
		(_specparam tpdLH_E_to_PAD real (0.0 0.0 0.0))
		(_specparam tpdHL_E_to_PAD real (0.0 0.0 0.0))
		(_specparam tpdLZ_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZL_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHZ_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZH_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdLH_D_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHL_D_to_PAD real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 19191
			(_port E in )
			(_port PAD out )
		)
		(_modpath parallel unknown 0 19193
			(_port D in )
			(_port PAD out )
		)
		(_tchk width 0 19195
			(_port D (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 19196
			(_port D (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 19197
			(_port E (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 19198
			(_port E (posedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000044 56 936 1268928663541 TRIBUFF_S_24D
(_unit TRIBUFF_S_24D
	(_specify
		(_specparam tpdLH_E_to_PAD real (0.0 0.0 0.0))
		(_specparam tpdHL_E_to_PAD real (0.0 0.0 0.0))
		(_specparam tpdLZ_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZL_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHZ_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZH_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdLH_D_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHL_D_to_PAD real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 19245
			(_port E in )
			(_port PAD out )
		)
		(_modpath parallel unknown 0 19247
			(_port D in )
			(_port PAD out )
		)
		(_tchk width 0 19249
			(_port D (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 19250
			(_port D (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 19251
			(_port E (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 19252
			(_port E (posedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000044 56 936 1268928663546 TRIBUFF_S_24U
(_unit TRIBUFF_S_24U
	(_specify
		(_specparam tpdLH_E_to_PAD real (0.0 0.0 0.0))
		(_specparam tpdHL_E_to_PAD real (0.0 0.0 0.0))
		(_specparam tpdLZ_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZL_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHZ_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZH_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdLH_D_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHL_D_to_PAD real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 19299
			(_port E in )
			(_port PAD out )
		)
		(_modpath parallel unknown 0 19301
			(_port D in )
			(_port PAD out )
		)
		(_tchk width 0 19303
			(_port D (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 19304
			(_port D (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 19305
			(_port E (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 19306
			(_port E (posedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000042 56 934 1268928663551 TRIBUFF_S_8
(_unit TRIBUFF_S_8
	(_specify
		(_specparam tpdLH_E_to_PAD real (0.0 0.0 0.0))
		(_specparam tpdHL_E_to_PAD real (0.0 0.0 0.0))
		(_specparam tpdLZ_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZL_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHZ_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZH_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdLH_D_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHL_D_to_PAD real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 19352
			(_port E in )
			(_port PAD out )
		)
		(_modpath parallel unknown 0 19354
			(_port D in )
			(_port PAD out )
		)
		(_tchk width 0 19356
			(_port D (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 19357
			(_port D (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 19358
			(_port E (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 19359
			(_port E (posedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000043 56 935 1268928663556 TRIBUFF_S_8D
(_unit TRIBUFF_S_8D
	(_specify
		(_specparam tpdLH_E_to_PAD real (0.0 0.0 0.0))
		(_specparam tpdHL_E_to_PAD real (0.0 0.0 0.0))
		(_specparam tpdLZ_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZL_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHZ_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZH_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdLH_D_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHL_D_to_PAD real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 19406
			(_port E in )
			(_port PAD out )
		)
		(_modpath parallel unknown 0 19408
			(_port D in )
			(_port PAD out )
		)
		(_tchk width 0 19410
			(_port D (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 19411
			(_port D (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 19412
			(_port E (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 19413
			(_port E (posedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000043 56 935 1268928663561 TRIBUFF_S_8U
(_unit TRIBUFF_S_8U
	(_specify
		(_specparam tpdLH_E_to_PAD real (0.0 0.0 0.0))
		(_specparam tpdHL_E_to_PAD real (0.0 0.0 0.0))
		(_specparam tpdLZ_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZL_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHZ_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZH_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdLH_D_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHL_D_to_PAD real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 19460
			(_port E in )
			(_port PAD out )
		)
		(_modpath parallel unknown 0 19462
			(_port D in )
			(_port PAD out )
		)
		(_tchk width 0 19464
			(_port D (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 19465
			(_port D (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 19466
			(_port E (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 19467
			(_port E (posedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000033 56 66 1268928663566 VCC
(_unit VCC
	(_specify
		(_specparam MacroType string \comb\)
	)
)
V 000034 56 576 1268928663571 XA1
(_unit XA1
	(_specify
		(_specparam tpdLH_A_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_A_to_Y real (0.1 0.1 0.1))
		(_specparam tpdLH_B_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_B_to_Y real (0.1 0.1 0.1))
		(_specparam tpdLH_C_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_C_to_Y real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 19546
			(_port A in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 19547
			(_port B in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 19548
			(_port C in )
			(_port Y out )
		)
	)
)
V 000035 56 577 1268928663576 XA1A
(_unit XA1A
	(_specify
		(_specparam tpdLH_A_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_A_to_Y real (0.1 0.1 0.1))
		(_specparam tpdLH_B_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_B_to_Y real (0.1 0.1 0.1))
		(_specparam tpdLH_C_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_C_to_Y real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 19593
			(_port A in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 19594
			(_port B in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 19595
			(_port C in )
			(_port Y out )
		)
	)
)
V 000035 56 577 1268928663581 XA1B
(_unit XA1B
	(_specify
		(_specparam tpdLH_A_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_A_to_Y real (0.1 0.1 0.1))
		(_specparam tpdLH_B_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_B_to_Y real (0.1 0.1 0.1))
		(_specparam tpdLH_C_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_C_to_Y real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 19641
			(_port A in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 19642
			(_port B in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 19643
			(_port C in )
			(_port Y out )
		)
	)
)
V 000035 56 577 1268928663586 XA1C
(_unit XA1C
	(_specify
		(_specparam tpdLH_A_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_A_to_Y real (0.1 0.1 0.1))
		(_specparam tpdLH_B_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_B_to_Y real (0.1 0.1 0.1))
		(_specparam tpdLH_C_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_C_to_Y real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 19689
			(_port A in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 19690
			(_port B in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 19691
			(_port C in )
			(_port Y out )
		)
	)
)
V 000035 56 577 1268928663591 XAI1
(_unit XAI1
	(_specify
		(_specparam tpdLH_A_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_A_to_Y real (0.1 0.1 0.1))
		(_specparam tpdLH_B_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_B_to_Y real (0.1 0.1 0.1))
		(_specparam tpdLH_C_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_C_to_Y real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 19736
			(_port A in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 19737
			(_port B in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 19738
			(_port C in )
			(_port Y out )
		)
	)
)
V 000036 56 578 1268928663596 XAI1A
(_unit XAI1A
	(_specify
		(_specparam tpdLH_A_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_A_to_Y real (0.1 0.1 0.1))
		(_specparam tpdLH_B_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_B_to_Y real (0.1 0.1 0.1))
		(_specparam tpdLH_C_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_C_to_Y real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 19783
			(_port A in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 19784
			(_port B in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 19785
			(_port C in )
			(_port Y out )
		)
	)
)
V 000036 56 408 1268928663601 XNOR2
(_unit XNOR2
	(_specify
		(_specparam tpdLH_A_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_A_to_Y real (0.1 0.1 0.1))
		(_specparam tpdLH_B_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_B_to_Y real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 19826
			(_port A in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 19827
			(_port B in )
			(_port Y out )
		)
	)
)
V 000036 56 578 1268928663606 XNOR3
(_unit XNOR3
	(_specify
		(_specparam tpdLH_A_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_A_to_Y real (0.1 0.1 0.1))
		(_specparam tpdLH_B_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_B_to_Y real (0.1 0.1 0.1))
		(_specparam tpdLH_C_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_C_to_Y real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 19872
			(_port A in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 19873
			(_port B in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 19874
			(_port C in )
			(_port Y out )
		)
	)
)
V 000034 56 576 1268928663611 XO1
(_unit XO1
	(_specify
		(_specparam tpdLH_A_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_A_to_Y real (0.1 0.1 0.1))
		(_specparam tpdLH_B_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_B_to_Y real (0.1 0.1 0.1))
		(_specparam tpdLH_C_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_C_to_Y real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 19919
			(_port A in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 19920
			(_port B in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 19921
			(_port C in )
			(_port Y out )
		)
	)
)
V 000035 56 577 1268928663616 XO1A
(_unit XO1A
	(_specify
		(_specparam tpdLH_A_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_A_to_Y real (0.1 0.1 0.1))
		(_specparam tpdLH_B_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_B_to_Y real (0.1 0.1 0.1))
		(_specparam tpdLH_C_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_C_to_Y real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 19966
			(_port A in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 19967
			(_port B in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 19968
			(_port C in )
			(_port Y out )
		)
	)
)
V 000035 56 407 1268928663621 XOR2
(_unit XOR2
	(_specify
		(_specparam tpdLH_A_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_A_to_Y real (0.1 0.1 0.1))
		(_specparam tpdLH_B_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_B_to_Y real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 20009
			(_port A in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 20010
			(_port B in )
			(_port Y out )
		)
	)
)
V 000035 56 577 1268928663626 XOR3
(_unit XOR3
	(_specify
		(_specparam tpdLH_A_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_A_to_Y real (0.1 0.1 0.1))
		(_specparam tpdLH_B_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_B_to_Y real (0.1 0.1 0.1))
		(_specparam tpdLH_C_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_C_to_Y real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 20055
			(_port A in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 20056
			(_port B in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 20057
			(_port C in )
			(_port Y out )
		)
	)
)
V 000035 56 577 1268928663631 ZOR3
(_unit ZOR3
	(_specify
		(_specparam tpdLH_A_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_A_to_Y real (0.1 0.1 0.1))
		(_specparam tpdLH_B_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_B_to_Y real (0.1 0.1 0.1))
		(_specparam tpdLH_C_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_C_to_Y real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 20104
			(_port A in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 20105
			(_port B in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 20106
			(_port C in )
			(_port Y out )
		)
	)
)
V 000036 56 578 1268928663636 ZOR3I
(_unit ZOR3I
	(_specify
		(_specparam tpdLH_A_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_A_to_Y real (0.1 0.1 0.1))
		(_specparam tpdLH_B_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_B_to_Y real (0.1 0.1 0.1))
		(_specparam tpdLH_C_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_C_to_Y real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 20153
			(_port A in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 20154
			(_port B in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 20155
			(_port C in )
			(_port Y out )
		)
	)
)
V 000035 56 237 1268928663641 BUFF
(_unit BUFF
	(_specify
		(_specparam tpdLH_A_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_A_to_Y real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 20192
			(_port A in )
			(_port Y out )
		)
	)
)
V 000037 56 239 1268928663646 CLKINT
(_unit CLKINT
	(_specify
		(_specparam tpdLH_A_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_A_to_Y real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 20229
			(_port A in )
			(_port Y out )
		)
	)
)
V 000038 56 246 1268928663651 IOIN_IB
(_unit IOIN_IB
	(_specify
		(_specparam tpdLH_YIN_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_YIN_to_Y real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 20266
			(_port YIN in )
			(_port Y out )
		)
	)
)
V 000044 56 252 1268928663656 IOIN_IB_UUSER
(_unit IOIN_IB_UUSER
	(_specify
		(_specparam tpdLH_YIN_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_YIN_to_Y real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 20303
			(_port YIN in )
			(_port Y out )
		)
	)
)
V 000043 56 251 1268928663661 IOIN_IB_DIFF
(_unit IOIN_IB_DIFF
	(_specify
		(_specparam tpdLH_YIN_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_YIN_to_Y real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 20340
			(_port YIN in )
			(_port Y out )
		)
	)
)
V 000040 56 1443 1268928663666 IOIN_IRC
(_unit IOIN_IRC
	(_specify
		(_specparam tpdLH_ICLK_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_ICLK_to_Y real (0.1 0.1 0.1))
		(_specparam tpdLH_CLR_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_CLR_to_Y real (0.1 0.1 0.1))
		(_modpath parallel positive 0 20396
			(_port ICLK in posedge)
			(_port Y out posedge)
			(_datain YIN in posedge)
		)
		(_modpath parallel positive 0 20397
			(_port CLR in posedge)
			(_port Y out posedge)
		)
		(_tchk setup 0 20401
			(_port YIN (posedge))
			(_port ICLK (posedge) (_code  1 Enable01))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 20402
			(_port YIN (negedge))
			(_port ICLK (posedge) (_code  2 Enable01))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 20403
			(_port ICLK (posedge) (_code  3 Enable01))
			(_port YIN (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 20404
			(_port ICLK (posedge) (_code  4 Enable01))
			(_port YIN (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 20408
			(_port ICLK (posedge))
			(_port CLR (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 20412
			(_port ICLK (posedge) (_code  5 Enable05))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 20413
			(_port ICLK (negedge) (_code  6 Enable05))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 20414
			(_port CLR (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk recovery 0 20418
			(_port CLR (negedge))
			(_port ICLK (posedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000040 56 1443 1268928663671 IOIN_IRP
(_unit IOIN_IRP
	(_specify
		(_specparam tpdLH_ICLK_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_ICLK_to_Y real (0.1 0.1 0.1))
		(_specparam tpdLH_PRE_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_PRE_to_Y real (0.1 0.1 0.1))
		(_modpath parallel positive 0 20475
			(_port ICLK in posedge)
			(_port Y out posedge)
			(_datain YIN in posedge)
		)
		(_modpath parallel positive 0 20476
			(_port PRE in posedge)
			(_port Y out posedge)
		)
		(_tchk setup 0 20480
			(_port YIN (posedge))
			(_port ICLK (posedge) (_code  1 Enable01))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 20481
			(_port YIN (negedge))
			(_port ICLK (posedge) (_code  2 Enable01))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 20482
			(_port ICLK (posedge) (_code  3 Enable01))
			(_port YIN (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 20483
			(_port ICLK (posedge) (_code  4 Enable01))
			(_port YIN (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 20488
			(_port ICLK (posedge))
			(_port PRE (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 20492
			(_port ICLK (posedge) (_code  5 Enable05))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 20493
			(_port ICLK (negedge) (_code  6 Enable05))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 20494
			(_port PRE (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk recovery 0 20498
			(_port PRE (negedge))
			(_port ICLK (posedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000041 56 1989 1268928663676 IOIN_IREC
(_unit IOIN_IREC
	(_specify
		(_specparam tpdLH_ICLK_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_ICLK_to_Y real (0.1 0.1 0.1))
		(_specparam tpdLH_CLR_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_CLR_to_Y real (0.1 0.1 0.1))
		(_modpath parallel positive 0 20556
			(_port ICLK in posedge)
			(_port Y out posedge)
			(_datain YIN in posedge)
		)
		(_modpath parallel positive 0 20557
			(_port CLR in posedge)
			(_port Y out posedge)
		)
		(_tchk setup 0 20561
			(_port YIN (posedge))
			(_port ICLK (posedge) (_code  1 Enable01))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 20562
			(_port YIN (negedge))
			(_port ICLK (posedge) (_code  2 Enable01))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 20563
			(_port ICLK (posedge) (_code  3 Enable01))
			(_port YIN (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 20564
			(_port ICLK (posedge) (_code  4 Enable01))
			(_port YIN (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 20568
			(_port ICE (posedge))
			(_port ICLK (posedge) (_code  5 Enable05))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 20569
			(_port ICLK (posedge) (_code  6 Enable05))
			(_port ICE (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 20570
			(_port ICE (negedge))
			(_port ICLK (posedge) (_code  7 Enable05))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 20571
			(_port ICLK (posedge) (_code  8 Enable05))
			(_port ICE (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 20572
			(_port ICLK (posedge) (_code  9 Enable04))
			(_port CLR (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 20576
			(_port ICLK (posedge) (_code  10 Enable05))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 20577
			(_port ICLK (negedge) (_code  11 Enable05))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 20578
			(_port CLR (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk recovery 0 20582
			(_port CLR (negedge))
			(_port ICLK (posedge) (_code  12 Enable04))
			(_register (NOTIFY_REG))
		)
	)
)
V 000041 56 1989 1268928663681 IOIN_IREP
(_unit IOIN_IREP
	(_specify
		(_specparam tpdLH_ICLK_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_ICLK_to_Y real (0.1 0.1 0.1))
		(_specparam tpdLH_PRE_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_PRE_to_Y real (0.1 0.1 0.1))
		(_modpath parallel positive 0 20640
			(_port ICLK in posedge)
			(_port Y out posedge)
			(_datain YIN in posedge)
		)
		(_modpath parallel positive 0 20641
			(_port PRE in posedge)
			(_port Y out posedge)
		)
		(_tchk setup 0 20645
			(_port YIN (posedge))
			(_port ICLK (posedge) (_code  1 Enable01))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 20646
			(_port YIN (negedge))
			(_port ICLK (posedge) (_code  2 Enable01))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 20647
			(_port ICLK (posedge) (_code  3 Enable01))
			(_port YIN (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 20648
			(_port ICLK (posedge) (_code  4 Enable01))
			(_port YIN (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 20652
			(_port ICE (posedge))
			(_port ICLK (posedge) (_code  5 Enable05))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 20653
			(_port ICLK (posedge) (_code  6 Enable05))
			(_port ICE (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 20654
			(_port ICE (negedge))
			(_port ICLK (posedge) (_code  7 Enable05))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 20655
			(_port ICLK (posedge) (_code  8 Enable05))
			(_port ICE (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 20657
			(_port ICLK (posedge) (_code  9 Enable02))
			(_port PRE (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 20661
			(_port ICLK (posedge) (_code  10 Enable05))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 20662
			(_port ICLK (negedge) (_code  11 Enable05))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 20663
			(_port PRE (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk recovery 0 20667
			(_port PRE (negedge))
			(_port ICLK (posedge) (_code  12 Enable02))
			(_register (NOTIFY_REG))
		)
	)
)
V 000042 56 432 1268928663686 IOTRI_OB_EB
(_unit IOTRI_OB_EB
	(_specify
		(_specparam tpdLH_D_to_DOUT real (0.1 0.1 0.1))
		(_specparam tpdHL_D_to_DOUT real (0.1 0.1 0.1))
		(_specparam tpdLH_E_to_EOUT real (0.1 0.1 0.1))
		(_specparam tpdHL_E_to_EOUT real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 20708
			(_port D in )
			(_port DOUT out )
		)
		(_modpath parallel unknown 0 20709
			(_port E in )
			(_port EOUT out )
		)
	)
)
V 000048 56 438 1268928663691 IOTRI_OB_EB_UUSER
(_unit IOTRI_OB_EB_UUSER
	(_specify
		(_specparam tpdLH_D_to_DOUT real (0.1 0.1 0.1))
		(_specparam tpdHL_D_to_DOUT real (0.1 0.1 0.1))
		(_specparam tpdLH_E_to_EOUT real (0.1 0.1 0.1))
		(_specparam tpdHL_E_to_EOUT real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 20749
			(_port D in )
			(_port DOUT out )
		)
		(_modpath parallel unknown 0 20750
			(_port E in )
			(_port EOUT out )
		)
	)
)
V 000047 56 437 1268928663699 IOTRI_OB_EB_DIFF
(_unit IOTRI_OB_EB_DIFF
	(_specify
		(_specparam tpdLH_D_to_DOUT real (0.1 0.1 0.1))
		(_specparam tpdHL_D_to_DOUT real (0.1 0.1 0.1))
		(_specparam tpdLH_E_to_EOUT real (0.1 0.1 0.1))
		(_specparam tpdHL_E_to_EOUT real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 20789
			(_port D in )
			(_port DOUT out )
		)
		(_modpath parallel unknown 0 20790
			(_port E in )
			(_port EOUT out )
		)
	)
)
V 000044 56 1634 1268928663715 IOTRI_OB_ERC
(_unit IOTRI_OB_ERC
	(_specify
		(_specparam tpdLH_D_to_DOUT real (0.1 0.1 0.1))
		(_specparam tpdHL_D_to_DOUT real (0.1 0.1 0.1))
		(_specparam tpdLH_OCLK_to_EOUT real (0.1 0.1 0.1))
		(_specparam tpdHL_OCLK_to_EOUT real (0.1 0.1 0.1))
		(_specparam tpdLH_CLR_to_EOUT real (0.1 0.1 0.1))
		(_specparam tpdHL_CLR_to_EOUT real (0.1 0.1 0.1))
		(_modpath parallel unknown 0 20852
			(_port D in )
			(_port DOUT out )
		)
		(_modpath parallel positive 0 20856
			(_port OCLK in posedge)
			(_port EOUT out posedge)
			(_datain E in posedge)
		)
		(_modpath parallel positive 0 20857
			(_port CLR in posedge)
			(_port EOUT out posedge)
		)
		(_tchk setup 0 20861
			(_port E (posedge))
			(_port OCLK (posedge) (_code  1 Enable01))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 20862
			(_port E (negedge))
			(_port OCLK (posedge) (_code  2 Enable01))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 20863
			(_port OCLK (posedge) (_code  3 Enable01))
			(_port E (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 20864
			(_port OCLK (posedge) (_code  4 Enable01))
			(_port E (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 20868
			(_port OCLK (posedge))
			(_port CLR (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 20872
			(_port OCLK (posedge) (_code  5 Enable05))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 20873
			(_port OCLK (negedge) (_code  6 Enable05))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 20874
			(_port CLR (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk recovery 0 20878
			(_port CLR (negedge))
			(_port OCLK (posedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000044 56 1634 1268928663746 IOTRI_OB_ERP
(_unit IOTRI_OB_ERP
	(_specify
		(_specparam tpdLH_D_to_DOUT real (0.1 0.1 0.1))
		(_specparam tpdHL_D_to_DOUT real (0.1 0.1 0.1))
		(_specparam tpdLH_OCLK_to_EOUT real (0.1 0.1 0.1))
		(_specparam tpdHL_OCLK_to_EOUT real (0.1 0.1 0.1))
		(_specparam tpdLH_PRE_to_EOUT real (0.1 0.1 0.1))
		(_specparam tpdHL_PRE_to_EOUT real (0.1 0.1 0.1))
		(_modpath parallel unknown 0 20941
			(_port D in )
			(_port DOUT out )
		)
		(_modpath parallel positive 0 20945
			(_port OCLK in posedge)
			(_port EOUT out posedge)
			(_datain E in posedge)
		)
		(_modpath parallel positive 0 20946
			(_port PRE in posedge)
			(_port EOUT out posedge)
		)
		(_tchk setup 0 20950
			(_port E (posedge))
			(_port OCLK (posedge) (_code  1 Enable01))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 20951
			(_port E (negedge))
			(_port OCLK (posedge) (_code  2 Enable01))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 20952
			(_port OCLK (posedge) (_code  3 Enable01))
			(_port E (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 20953
			(_port OCLK (posedge) (_code  4 Enable01))
			(_port E (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 20958
			(_port OCLK (posedge))
			(_port PRE (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 20962
			(_port OCLK (posedge) (_code  5 Enable05))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 20963
			(_port OCLK (negedge) (_code  6 Enable05))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 20964
			(_port PRE (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk recovery 0 20968
			(_port PRE (negedge))
			(_port OCLK (posedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000045 56 2180 1268928663809 IOTRI_OB_EREC
(_unit IOTRI_OB_EREC
	(_specify
		(_specparam tpdLH_D_to_DOUT real (0.1 0.1 0.1))
		(_specparam tpdHL_D_to_DOUT real (0.1 0.1 0.1))
		(_specparam tpdLH_OCLK_to_EOUT real (0.1 0.1 0.1))
		(_specparam tpdHL_OCLK_to_EOUT real (0.1 0.1 0.1))
		(_specparam tpdLH_CLR_to_EOUT real (0.1 0.1 0.1))
		(_specparam tpdHL_CLR_to_EOUT real (0.1 0.1 0.1))
		(_modpath parallel unknown 0 21032
			(_port D in )
			(_port DOUT out )
		)
		(_modpath parallel positive 0 21036
			(_port OCLK in posedge)
			(_port EOUT out posedge)
			(_datain E in posedge)
		)
		(_modpath parallel positive 0 21037
			(_port CLR in posedge)
			(_port EOUT out posedge)
		)
		(_tchk setup 0 21041
			(_port E (posedge))
			(_port OCLK (posedge) (_code  1 Enable01))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 21042
			(_port E (negedge))
			(_port OCLK (posedge) (_code  2 Enable01))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 21043
			(_port OCLK (posedge) (_code  3 Enable01))
			(_port E (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 21044
			(_port OCLK (posedge) (_code  4 Enable01))
			(_port E (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 21048
			(_port OCE (posedge))
			(_port OCLK (posedge) (_code  5 Enable05))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 21049
			(_port OCLK (posedge) (_code  6 Enable05))
			(_port OCE (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 21050
			(_port OCE (negedge))
			(_port OCLK (posedge) (_code  7 Enable05))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 21051
			(_port OCLK (posedge) (_code  8 Enable05))
			(_port OCE (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 21052
			(_port OCLK (posedge) (_code  9 Enable04))
			(_port CLR (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 21056
			(_port OCLK (posedge) (_code  10 Enable05))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 21057
			(_port OCLK (negedge) (_code  11 Enable05))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 21058
			(_port CLR (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk recovery 0 21062
			(_port CLR (negedge))
			(_port OCLK (posedge) (_code  12 Enable04))
			(_register (NOTIFY_REG))
		)
	)
)
V 000045 56 2180 1268928663824 IOTRI_OB_EREP
(_unit IOTRI_OB_EREP
	(_specify
		(_specparam tpdLH_D_to_DOUT real (0.1 0.1 0.1))
		(_specparam tpdHL_D_to_DOUT real (0.1 0.1 0.1))
		(_specparam tpdLH_OCLK_to_EOUT real (0.1 0.1 0.1))
		(_specparam tpdHL_OCLK_to_EOUT real (0.1 0.1 0.1))
		(_specparam tpdLH_PRE_to_EOUT real (0.1 0.1 0.1))
		(_specparam tpdHL_PRE_to_EOUT real (0.1 0.1 0.1))
		(_modpath parallel unknown 0 21126
			(_port D in )
			(_port DOUT out )
		)
		(_modpath parallel positive 0 21130
			(_port OCLK in posedge)
			(_port EOUT out posedge)
			(_datain E in posedge)
		)
		(_modpath parallel positive 0 21131
			(_port PRE in posedge)
			(_port EOUT out posedge)
		)
		(_tchk setup 0 21135
			(_port E (posedge))
			(_port OCLK (posedge) (_code  1 Enable01))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 21136
			(_port E (negedge))
			(_port OCLK (posedge) (_code  2 Enable01))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 21137
			(_port OCLK (posedge) (_code  3 Enable01))
			(_port E (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 21138
			(_port OCLK (posedge) (_code  4 Enable01))
			(_port E (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 21142
			(_port OCE (posedge))
			(_port OCLK (posedge) (_code  5 Enable05))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 21143
			(_port OCLK (posedge) (_code  6 Enable05))
			(_port OCE (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 21144
			(_port OCE (negedge))
			(_port OCLK (posedge) (_code  7 Enable05))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 21145
			(_port OCLK (posedge) (_code  8 Enable05))
			(_port OCE (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 21147
			(_port OCLK (posedge) (_code  9 Enable02))
			(_port PRE (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 21151
			(_port OCLK (posedge) (_code  10 Enable05))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 21152
			(_port OCLK (negedge) (_code  11 Enable05))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 21153
			(_port PRE (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk recovery 0 21157
			(_port PRE (negedge))
			(_port OCLK (posedge) (_code  12 Enable02))
			(_register (NOTIFY_REG))
		)
	)
)
V 000044 56 1634 1268928663829 IOTRI_ORC_EB
(_unit IOTRI_ORC_EB
	(_specify
		(_specparam tpdLH_E_to_EOUT real (0.1 0.1 0.1))
		(_specparam tpdHL_E_to_EOUT real (0.1 0.1 0.1))
		(_specparam tpdLH_OCLK_to_DOUT real (0.1 0.1 0.1))
		(_specparam tpdHL_OCLK_to_DOUT real (0.1 0.1 0.1))
		(_specparam tpdLH_CLR_to_DOUT real (0.1 0.1 0.1))
		(_specparam tpdHL_CLR_to_DOUT real (0.1 0.1 0.1))
		(_modpath parallel unknown 0 21220
			(_port E in )
			(_port EOUT out )
		)
		(_modpath parallel positive 0 21224
			(_port OCLK in posedge)
			(_port DOUT out posedge)
			(_datain D in posedge)
		)
		(_modpath parallel positive 0 21225
			(_port CLR in posedge)
			(_port DOUT out posedge)
		)
		(_tchk setup 0 21229
			(_port D (posedge))
			(_port OCLK (posedge) (_code  1 Enable01))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 21230
			(_port D (negedge))
			(_port OCLK (posedge) (_code  2 Enable01))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 21231
			(_port OCLK (posedge) (_code  3 Enable01))
			(_port D (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 21232
			(_port OCLK (posedge) (_code  4 Enable01))
			(_port D (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 21236
			(_port OCLK (posedge))
			(_port CLR (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 21240
			(_port OCLK (posedge) (_code  5 Enable05))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 21241
			(_port OCLK (negedge) (_code  6 Enable05))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 21242
			(_port CLR (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk recovery 0 21246
			(_port CLR (negedge))
			(_port OCLK (posedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000044 56 1634 1268928663834 IOTRI_ORP_EB
(_unit IOTRI_ORP_EB
	(_specify
		(_specparam tpdLH_E_to_EOUT real (0.1 0.1 0.1))
		(_specparam tpdHL_E_to_EOUT real (0.1 0.1 0.1))
		(_specparam tpdLH_OCLK_to_DOUT real (0.1 0.1 0.1))
		(_specparam tpdHL_OCLK_to_DOUT real (0.1 0.1 0.1))
		(_specparam tpdLH_PRE_to_DOUT real (0.1 0.1 0.1))
		(_specparam tpdHL_PRE_to_DOUT real (0.1 0.1 0.1))
		(_modpath parallel unknown 0 21309
			(_port E in )
			(_port EOUT out )
		)
		(_modpath parallel positive 0 21313
			(_port OCLK in posedge)
			(_port DOUT out posedge)
			(_datain D in posedge)
		)
		(_modpath parallel positive 0 21314
			(_port PRE in posedge)
			(_port DOUT out posedge)
		)
		(_tchk setup 0 21318
			(_port D (posedge))
			(_port OCLK (posedge) (_code  1 Enable01))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 21319
			(_port D (negedge))
			(_port OCLK (posedge) (_code  2 Enable01))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 21320
			(_port OCLK (posedge) (_code  3 Enable01))
			(_port D (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 21321
			(_port OCLK (posedge) (_code  4 Enable01))
			(_port D (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 21326
			(_port OCLK (posedge))
			(_port PRE (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 21330
			(_port OCLK (posedge) (_code  5 Enable05))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 21331
			(_port OCLK (negedge) (_code  6 Enable05))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 21332
			(_port PRE (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk recovery 0 21336
			(_port PRE (negedge))
			(_port OCLK (posedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000045 56 2180 1268928663839 IOTRI_OREC_EB
(_unit IOTRI_OREC_EB
	(_specify
		(_specparam tpdLH_E_to_EOUT real (0.1 0.1 0.1))
		(_specparam tpdHL_E_to_EOUT real (0.1 0.1 0.1))
		(_specparam tpdLH_OCLK_to_DOUT real (0.1 0.1 0.1))
		(_specparam tpdHL_OCLK_to_DOUT real (0.1 0.1 0.1))
		(_specparam tpdLH_CLR_to_DOUT real (0.1 0.1 0.1))
		(_specparam tpdHL_CLR_to_DOUT real (0.1 0.1 0.1))
		(_modpath parallel unknown 0 21400
			(_port E in )
			(_port EOUT out )
		)
		(_modpath parallel positive 0 21404
			(_port OCLK in posedge)
			(_port DOUT out posedge)
			(_datain D in posedge)
		)
		(_modpath parallel positive 0 21405
			(_port CLR in posedge)
			(_port DOUT out posedge)
		)
		(_tchk setup 0 21409
			(_port D (posedge))
			(_port OCLK (posedge) (_code  1 Enable01))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 21410
			(_port D (negedge))
			(_port OCLK (posedge) (_code  2 Enable01))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 21411
			(_port OCLK (posedge) (_code  3 Enable01))
			(_port D (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 21412
			(_port OCLK (posedge) (_code  4 Enable01))
			(_port D (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 21416
			(_port OCE (posedge))
			(_port OCLK (posedge) (_code  5 Enable05))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 21417
			(_port OCLK (posedge) (_code  6 Enable05))
			(_port OCE (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 21418
			(_port OCE (negedge))
			(_port OCLK (posedge) (_code  7 Enable05))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 21419
			(_port OCLK (posedge) (_code  8 Enable05))
			(_port OCE (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 21420
			(_port OCLK (posedge) (_code  9 Enable04))
			(_port CLR (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 21424
			(_port OCLK (posedge) (_code  10 Enable05))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 21425
			(_port OCLK (negedge) (_code  11 Enable05))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 21426
			(_port CLR (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk recovery 0 21430
			(_port CLR (negedge))
			(_port OCLK (posedge) (_code  12 Enable04))
			(_register (NOTIFY_REG))
		)
	)
)
V 000045 56 2180 1268928663844 IOTRI_OREP_EB
(_unit IOTRI_OREP_EB
	(_specify
		(_specparam tpdLH_E_to_EOUT real (0.1 0.1 0.1))
		(_specparam tpdHL_E_to_EOUT real (0.1 0.1 0.1))
		(_specparam tpdLH_OCLK_to_DOUT real (0.1 0.1 0.1))
		(_specparam tpdHL_OCLK_to_DOUT real (0.1 0.1 0.1))
		(_specparam tpdLH_PRE_to_DOUT real (0.1 0.1 0.1))
		(_specparam tpdHL_PRE_to_DOUT real (0.1 0.1 0.1))
		(_modpath parallel unknown 0 21494
			(_port E in )
			(_port EOUT out )
		)
		(_modpath parallel positive 0 21498
			(_port OCLK in posedge)
			(_port DOUT out posedge)
			(_datain D in posedge)
		)
		(_modpath parallel positive 0 21499
			(_port PRE in posedge)
			(_port DOUT out posedge)
		)
		(_tchk setup 0 21503
			(_port D (posedge))
			(_port OCLK (posedge) (_code  1 Enable01))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 21504
			(_port D (negedge))
			(_port OCLK (posedge) (_code  2 Enable01))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 21505
			(_port OCLK (posedge) (_code  3 Enable01))
			(_port D (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 21506
			(_port OCLK (posedge) (_code  4 Enable01))
			(_port D (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 21510
			(_port OCE (posedge))
			(_port OCLK (posedge) (_code  5 Enable05))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 21511
			(_port OCLK (posedge) (_code  6 Enable05))
			(_port OCE (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 21512
			(_port OCE (negedge))
			(_port OCLK (posedge) (_code  7 Enable05))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 21513
			(_port OCLK (posedge) (_code  8 Enable05))
			(_port OCE (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 21515
			(_port OCLK (posedge) (_code  9 Enable02))
			(_port PRE (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 21519
			(_port OCLK (posedge) (_code  10 Enable05))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 21520
			(_port OCLK (negedge) (_code  11 Enable05))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 21521
			(_port PRE (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk recovery 0 21525
			(_port PRE (negedge))
			(_port OCLK (posedge) (_code  12 Enable02))
			(_register (NOTIFY_REG))
		)
	)
)
V 000045 56 2410 1268928663849 IOTRI_ORC_ERC
(_unit IOTRI_ORC_ERC
	(_specify
		(_specparam tpdLH_OCLK_to_DOUT real (0.1 0.1 0.1))
		(_specparam tpdHL_OCLK_to_DOUT real (0.1 0.1 0.1))
		(_specparam tpdLH_CLR_to_DOUT real (0.1 0.1 0.1))
		(_specparam tpdHL_CLR_to_DOUT real (0.1 0.1 0.1))
		(_specparam tpdLH_OCLK_to_EOUT real (0.1 0.1 0.1))
		(_specparam tpdHL_OCLK_to_EOUT real (0.1 0.1 0.1))
		(_specparam tpdLH_CLR_to_EOUT real (0.1 0.1 0.1))
		(_specparam tpdHL_CLR_to_EOUT real (0.1 0.1 0.1))
		(_specparam MacroType string \multi\)
		(_modpath parallel positive 0 21592
			(_port OCLK in posedge)
			(_port DOUT out posedge)
			(_datain D in posedge)
		)
		(_modpath parallel positive 0 21593
			(_port CLR in posedge)
			(_port DOUT out posedge)
		)
		(_tchk setup 0 21597
			(_port D (posedge))
			(_port OCLK (posedge) (_code  1 NTB*CLR))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 21598
			(_port D (negedge))
			(_port OCLK (posedge) (_code  2 NTB*CLR))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 21599
			(_port OCLK (posedge) (_code  3 NTB*CLR))
			(_port D (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 21600
			(_port OCLK (posedge) (_code  4 NTB*CLR))
			(_port D (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 21604
			(_port OCLK (posedge))
			(_port CLR (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 21608
			(_port OCLK (posedge) (_code  5 NTB*CLR))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 21609
			(_port OCLK (negedge) (_code  6 NTB*CLR))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 21610
			(_port CLR (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk recovery 0 21614
			(_port CLR (negedge))
			(_port OCLK (posedge))
			(_register (NOTIFY_REG))
		)
		(_modpath parallel positive 0 21619
			(_port OCLK in posedge)
			(_port EOUT out posedge)
			(_datain E in posedge)
		)
		(_modpath parallel positive 0 21620
			(_port CLR in posedge)
			(_port EOUT out posedge)
		)
		(_tchk setup 0 21624
			(_port E (posedge))
			(_port OCLK (posedge) (_code  7 NTB*CLR))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 21625
			(_port E (negedge))
			(_port OCLK (posedge) (_code  8 NTB*CLR))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 21626
			(_port OCLK (posedge) (_code  9 NTB*CLR))
			(_port E (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 21627
			(_port OCLK (posedge) (_code  10 NTB*CLR))
			(_port E (negedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000047 56 2970 1268928663871 IOTRI_OREC_EREC
(_unit IOTRI_OREC_EREC
	(_specify
		(_specparam tpdLH_OCLK_to_DOUT real (0.1 0.1 0.1))
		(_specparam tpdHL_OCLK_to_DOUT real (0.1 0.1 0.1))
		(_specparam tpdLH_CLR_to_DOUT real (0.1 0.1 0.1))
		(_specparam tpdHL_CLR_to_DOUT real (0.1 0.1 0.1))
		(_specparam tpdLH_OCLK_to_EOUT real (0.1 0.1 0.1))
		(_specparam tpdHL_OCLK_to_EOUT real (0.1 0.1 0.1))
		(_specparam tpdLH_CLR_to_EOUT real (0.1 0.1 0.1))
		(_specparam tpdHL_CLR_to_EOUT real (0.1 0.1 0.1))
		(_specparam MacroType string \multi\)
		(_modpath parallel positive 0 21703
			(_port OCLK in posedge)
			(_port DOUT out posedge)
			(_datain D in posedge)
		)
		(_modpath parallel positive 0 21704
			(_port CLR in posedge)
			(_port DOUT out posedge)
		)
		(_tchk setup 0 21708
			(_port D (posedge))
			(_port OCLK (posedge) (_code  1 Enable01))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 21709
			(_port D (negedge))
			(_port OCLK (posedge) (_code  2 Enable01))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 21710
			(_port OCLK (posedge) (_code  3 Enable01))
			(_port D (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 21711
			(_port OCLK (posedge) (_code  4 Enable01))
			(_port D (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 21715
			(_port OCE (posedge))
			(_port OCLK (posedge) (_code  5 Enable05))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 21716
			(_port OCLK (posedge) (_code  6 Enable05))
			(_port OCE (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 21717
			(_port OCE (negedge))
			(_port OCLK (posedge) (_code  7 Enable05))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 21718
			(_port OCLK (posedge) (_code  8 Enable05))
			(_port OCE (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 21719
			(_port OCLK (posedge) (_code  9 Enable04))
			(_port CLR (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 21723
			(_port OCLK (posedge) (_code  10 Enable05))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 21724
			(_port OCLK (negedge) (_code  11 Enable05))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 21725
			(_port CLR (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk recovery 0 21729
			(_port CLR (negedge))
			(_port OCLK (posedge) (_code  12 Enable04))
			(_register (NOTIFY_REG))
		)
		(_modpath parallel positive 0 21734
			(_port OCLK in posedge)
			(_port EOUT out posedge)
			(_datain E in posedge)
		)
		(_modpath parallel positive 0 21735
			(_port CLR in posedge)
			(_port EOUT out posedge)
		)
		(_tchk setup 0 21739
			(_port E (posedge))
			(_port OCLK (posedge) (_code  13 Enable01))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 21740
			(_port E (negedge))
			(_port OCLK (posedge) (_code  14 Enable01))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 21741
			(_port OCLK (posedge) (_code  15 Enable01))
			(_port E (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 21742
			(_port OCLK (posedge) (_code  16 Enable01))
			(_port E (negedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000045 56 2420 1268928663876 IOTRI_ORP_ERP
(_unit IOTRI_ORP_ERP
	(_specify
		(_specparam tpdLH_OCLK_to_DOUT real (0.1 0.1 0.1))
		(_specparam tpdHL_OCLK_to_DOUT real (0.1 0.1 0.1))
		(_specparam tpdLH_PRE_to_DOUT real (0.1 0.1 0.1))
		(_specparam tpdHL_PRE_to_DOUT real (0.1 0.1 0.1))
		(_specparam tpdLH_OCLK_to_EOUT real (0.1 0.1 0.1))
		(_specparam tpdHL_OCLK_to_EOUT real (0.1 0.1 0.1))
		(_specparam tpdLH_PRE_to_EOUT real (0.1 0.1 0.1))
		(_specparam tpdHL_PRE_to_EOUT real (0.1 0.1 0.1))
		(_specparam MacroType string \multi\)
		(_modpath parallel positive 0 21820
			(_port OCLK in posedge)
			(_port DOUT out posedge)
			(_datain D in posedge)
		)
		(_modpath parallel positive 0 21821
			(_port PRE in posedge)
			(_port DOUT out posedge)
		)
		(_tchk setup 0 21825
			(_port D (posedge))
			(_port OCLK (posedge) (_code  1 Enable01))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 21826
			(_port D (negedge))
			(_port OCLK (posedge) (_code  2 Enable01))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 21827
			(_port OCLK (posedge) (_code  3 Enable01))
			(_port D (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 21828
			(_port OCLK (posedge) (_code  4 Enable01))
			(_port D (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 21832
			(_port OCLK (posedge))
			(_port PRE (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 21836
			(_port OCLK (posedge) (_code  5 Enable05))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 21837
			(_port OCLK (negedge) (_code  6 Enable05))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 21838
			(_port PRE (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk recovery 0 21842
			(_port PRE (negedge))
			(_port OCLK (posedge))
			(_register (NOTIFY_REG))
		)
		(_modpath parallel positive 0 21846
			(_port OCLK in posedge)
			(_port EOUT out posedge)
			(_datain E in posedge)
		)
		(_modpath parallel positive 0 21847
			(_port PRE in posedge)
			(_port EOUT out posedge)
		)
		(_tchk setup 0 21851
			(_port E (posedge))
			(_port OCLK (posedge) (_code  7 Enable01))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 21852
			(_port E (negedge))
			(_port OCLK (posedge) (_code  8 Enable01))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 21853
			(_port OCLK (posedge) (_code  9 Enable01))
			(_port E (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 21854
			(_port OCLK (posedge) (_code  10 Enable01))
			(_port E (negedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000047 56 3476 1268928663887 IOTRI_OREP_EREP
(_unit IOTRI_OREP_EREP
	(_specify
		(_specparam tpdLH_OCLK_to_DOUT real (0.1 0.1 0.1))
		(_specparam tpdHL_OCLK_to_DOUT real (0.1 0.1 0.1))
		(_specparam tpdLH_PRE_to_DOUT real (0.1 0.1 0.1))
		(_specparam tpdHL_PRE_to_DOUT real (0.1 0.1 0.1))
		(_specparam tpdLH_OCLK_to_EOUT real (0.1 0.1 0.1))
		(_specparam tpdHL_OCLK_to_EOUT real (0.1 0.1 0.1))
		(_specparam tpdLH_PRE_to_EOUT real (0.1 0.1 0.1))
		(_specparam tpdHL_PRE_to_EOUT real (0.1 0.1 0.1))
		(_specparam MacroType string \multi\)
		(_modpath parallel positive 0 21932
			(_port OCLK in posedge)
			(_port DOUT out posedge)
			(_datain D in posedge)
		)
		(_modpath parallel positive 0 21933
			(_port PRE in posedge)
			(_port DOUT out posedge)
		)
		(_tchk setup 0 21937
			(_port D (posedge))
			(_port OCLK (posedge) (_code  1 Enable01))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 21938
			(_port D (negedge))
			(_port OCLK (posedge) (_code  2 Enable01))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 21939
			(_port OCLK (posedge) (_code  3 Enable01))
			(_port D (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 21940
			(_port OCLK (posedge) (_code  4 Enable01))
			(_port D (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 21944
			(_port OCE (posedge))
			(_port OCLK (posedge) (_code  5 Enable05))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 21945
			(_port OCLK (posedge) (_code  6 Enable05))
			(_port OCE (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 21946
			(_port OCE (negedge))
			(_port OCLK (posedge) (_code  7 Enable05))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 21947
			(_port OCLK (posedge) (_code  8 Enable05))
			(_port OCE (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 21949
			(_port OCLK (posedge) (_code  9 Enable02))
			(_port PRE (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 21953
			(_port OCLK (posedge) (_code  10 Enable05))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 21954
			(_port OCLK (negedge) (_code  11 Enable05))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 21955
			(_port PRE (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk recovery 0 21959
			(_port PRE (negedge))
			(_port OCLK (posedge) (_code  12 Enable02))
			(_register (NOTIFY_REG))
		)
		(_modpath parallel positive 0 21964
			(_port OCLK in posedge)
			(_port EOUT out posedge)
			(_datain E in posedge)
		)
		(_modpath parallel positive 0 21965
			(_port PRE in posedge)
			(_port EOUT out posedge)
		)
		(_tchk setup 0 21969
			(_port E (posedge))
			(_port OCLK (posedge) (_code  13 Enable01))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 21970
			(_port E (negedge))
			(_port OCLK (posedge) (_code  14 Enable01))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 21971
			(_port OCLK (posedge) (_code  15 Enable01))
			(_port E (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 21972
			(_port OCLK (posedge) (_code  16 Enable01))
			(_port E (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 21976
			(_port OCE (posedge))
			(_port OCLK (posedge) (_code  17 Enable05))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 21977
			(_port OCLK (posedge) (_code  18 Enable05))
			(_port OCE (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 21978
			(_port OCE (negedge))
			(_port OCLK (posedge) (_code  19 Enable05))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 21979
			(_port OCLK (posedge) (_code  20 Enable05))
			(_port OCE (negedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000044 56 610 1268928663892 IOBI_IB_OB_EB
(_unit IOBI_IB_OB_EB
	(_specify
		(_specparam tpdLH_D_to_DOUT real (0.1 0.1 0.1))
		(_specparam tpdHL_D_to_DOUT real (0.1 0.1 0.1))
		(_specparam tpdLH_E_to_EOUT real (0.1 0.1 0.1))
		(_specparam tpdHL_E_to_EOUT real (0.1 0.1 0.1))
		(_specparam tpdLH_YIN_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_YIN_to_Y real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 22025
			(_port D in )
			(_port DOUT out )
		)
		(_modpath parallel unknown 0 22026
			(_port E in )
			(_port EOUT out )
		)
		(_modpath parallel unknown 0 22027
			(_port YIN in )
			(_port Y out )
		)
	)
)
V 000050 56 616 1268928663902 IOBI_IB_OB_EB_UUSER
(_unit IOBI_IB_OB_EB_UUSER
	(_specify
		(_specparam tpdLH_D_to_DOUT real (0.1 0.1 0.1))
		(_specparam tpdHL_D_to_DOUT real (0.1 0.1 0.1))
		(_specparam tpdLH_E_to_EOUT real (0.1 0.1 0.1))
		(_specparam tpdHL_E_to_EOUT real (0.1 0.1 0.1))
		(_specparam tpdLH_YIN_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_YIN_to_Y real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 22070
			(_port D in )
			(_port DOUT out )
		)
		(_modpath parallel unknown 0 22071
			(_port E in )
			(_port EOUT out )
		)
		(_modpath parallel unknown 0 22072
			(_port YIN in )
			(_port Y out )
		)
	)
)
V 000049 56 615 1268928663907 IOBI_IB_OB_EB_DIFF
(_unit IOBI_IB_OB_EB_DIFF
	(_specify
		(_specparam tpdLH_D_to_DOUT real (0.1 0.1 0.1))
		(_specparam tpdHL_D_to_DOUT real (0.1 0.1 0.1))
		(_specparam tpdLH_E_to_EOUT real (0.1 0.1 0.1))
		(_specparam tpdHL_E_to_EOUT real (0.1 0.1 0.1))
		(_specparam tpdLH_YIN_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_YIN_to_Y real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 22114
			(_port D in )
			(_port DOUT out )
		)
		(_modpath parallel unknown 0 22115
			(_port E in )
			(_port EOUT out )
		)
		(_modpath parallel unknown 0 22116
			(_port YIN in )
			(_port Y out )
		)
	)
)
V 000046 56 1852 1268928663949 IOBI_IB_OB_ERC
(_unit IOBI_IB_OB_ERC
	(_specify
		(_specparam tpdLH_D_to_DOUT real (0.1 0.1 0.1))
		(_specparam tpdHL_D_to_DOUT real (0.1 0.1 0.1))
		(_specparam tpdLH_OCLK_to_EOUT real (0.1 0.1 0.1))
		(_specparam tpdHL_OCLK_to_EOUT real (0.1 0.1 0.1))
		(_specparam tpdLH_CLR_to_EOUT real (0.1 0.1 0.1))
		(_specparam tpdHL_CLR_to_EOUT real (0.1 0.1 0.1))
		(_specparam tpdLH_YIN_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_YIN_to_Y real (0.1 0.1 0.1))
		(_specparam MacroType string \multi\)
		(_modpath parallel unknown 0 22190
			(_port D in )
			(_port DOUT out )
		)
		(_modpath parallel positive 0 22197
			(_port OCLK in posedge)
			(_port EOUT out posedge)
			(_datain E in posedge)
		)
		(_modpath parallel positive 0 22198
			(_port CLR in posedge)
			(_port EOUT out posedge)
		)
		(_tchk setup 0 22202
			(_port E (posedge))
			(_port OCLK (posedge) (_code  1 Enable11))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 22203
			(_port E (negedge))
			(_port OCLK (posedge) (_code  2 Enable11))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 22204
			(_port OCLK (posedge) (_code  3 Enable11))
			(_port E (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 22205
			(_port OCLK (posedge) (_code  4 Enable11))
			(_port E (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 22209
			(_port OCLK (posedge))
			(_port CLR (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 22213
			(_port OCLK (posedge) (_code  5 Enable15))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 22214
			(_port OCLK (negedge) (_code  6 Enable15))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 22215
			(_port CLR (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk recovery 0 22219
			(_port CLR (negedge))
			(_port OCLK (posedge))
			(_register (NOTIFY_REG))
		)
		(_modpath parallel unknown 0 22224
			(_port YIN in )
			(_port Y out )
		)
	)
)
V 000047 56 2398 1268928663966 IOBI_IB_OB_EREC
(_unit IOBI_IB_OB_EREC
	(_specify
		(_specparam tpdLH_D_to_DOUT real (0.1 0.1 0.1))
		(_specparam tpdHL_D_to_DOUT real (0.1 0.1 0.1))
		(_specparam tpdLH_OCLK_to_EOUT real (0.1 0.1 0.1))
		(_specparam tpdHL_OCLK_to_EOUT real (0.1 0.1 0.1))
		(_specparam tpdLH_CLR_to_EOUT real (0.1 0.1 0.1))
		(_specparam tpdHL_CLR_to_EOUT real (0.1 0.1 0.1))
		(_specparam tpdLH_YIN_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_YIN_to_Y real (0.1 0.1 0.1))
		(_specparam MacroType string \multi\)
		(_modpath parallel unknown 0 22301
			(_port D in )
			(_port DOUT out )
		)
		(_modpath parallel positive 0 22308
			(_port OCLK in posedge)
			(_port EOUT out posedge)
			(_datain E in posedge)
		)
		(_modpath parallel positive 0 22309
			(_port CLR in posedge)
			(_port EOUT out posedge)
		)
		(_tchk setup 0 22313
			(_port E (posedge))
			(_port OCLK (posedge) (_code  1 Enable11))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 22314
			(_port E (negedge))
			(_port OCLK (posedge) (_code  2 Enable11))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 22315
			(_port OCLK (posedge) (_code  3 Enable11))
			(_port E (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 22316
			(_port OCLK (posedge) (_code  4 Enable11))
			(_port E (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 22320
			(_port OCE (posedge))
			(_port OCLK (posedge) (_code  5 Enable15))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 22321
			(_port OCLK (posedge) (_code  6 Enable15))
			(_port OCE (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 22322
			(_port OCE (negedge))
			(_port OCLK (posedge) (_code  7 Enable15))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 22323
			(_port OCLK (posedge) (_code  8 Enable15))
			(_port OCE (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 22324
			(_port OCLK (posedge) (_code  9 Enable14))
			(_port CLR (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 22328
			(_port OCLK (posedge) (_code  10 Enable15))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 22329
			(_port OCLK (negedge) (_code  11 Enable15))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 22330
			(_port CLR (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk recovery 0 22334
			(_port CLR (negedge))
			(_port OCLK (posedge) (_code  12 Enable14))
			(_register (NOTIFY_REG))
		)
		(_modpath parallel unknown 0 22339
			(_port YIN in )
			(_port Y out )
		)
	)
)
V 000046 56 1852 1268928663982 IOBI_IB_OB_ERP
(_unit IOBI_IB_OB_ERP
	(_specify
		(_specparam tpdLH_D_to_DOUT real (0.1 0.1 0.1))
		(_specparam tpdHL_D_to_DOUT real (0.1 0.1 0.1))
		(_specparam tpdLH_OCLK_to_EOUT real (0.1 0.1 0.1))
		(_specparam tpdHL_OCLK_to_EOUT real (0.1 0.1 0.1))
		(_specparam tpdLH_PRE_to_EOUT real (0.1 0.1 0.1))
		(_specparam tpdHL_PRE_to_EOUT real (0.1 0.1 0.1))
		(_specparam tpdLH_YIN_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_YIN_to_Y real (0.1 0.1 0.1))
		(_specparam MacroType string \multi\)
		(_modpath parallel unknown 0 22415
			(_port D in )
			(_port DOUT out )
		)
		(_modpath parallel positive 0 22422
			(_port OCLK in posedge)
			(_port EOUT out posedge)
			(_datain E in posedge)
		)
		(_modpath parallel positive 0 22423
			(_port PRE in posedge)
			(_port EOUT out posedge)
		)
		(_tchk setup 0 22427
			(_port E (posedge))
			(_port OCLK (posedge) (_code  1 Enable11))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 22428
			(_port E (negedge))
			(_port OCLK (posedge) (_code  2 Enable11))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 22429
			(_port OCLK (posedge) (_code  3 Enable11))
			(_port E (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 22430
			(_port OCLK (posedge) (_code  4 Enable11))
			(_port E (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 22435
			(_port OCLK (posedge))
			(_port PRE (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 22439
			(_port OCLK (posedge) (_code  5 Enable15))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 22440
			(_port OCLK (negedge) (_code  6 Enable15))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 22441
			(_port PRE (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk recovery 0 22445
			(_port PRE (negedge))
			(_port OCLK (posedge))
			(_register (NOTIFY_REG))
		)
		(_modpath parallel unknown 0 22450
			(_port YIN in )
			(_port Y out )
		)
	)
)
V 000047 56 2398 1268928663996 IOBI_IB_OB_EREP
(_unit IOBI_IB_OB_EREP
	(_specify
		(_specparam tpdLH_D_to_DOUT real (0.1 0.1 0.1))
		(_specparam tpdHL_D_to_DOUT real (0.1 0.1 0.1))
		(_specparam tpdLH_OCLK_to_EOUT real (0.1 0.1 0.1))
		(_specparam tpdHL_OCLK_to_EOUT real (0.1 0.1 0.1))
		(_specparam tpdLH_PRE_to_EOUT real (0.1 0.1 0.1))
		(_specparam tpdHL_PRE_to_EOUT real (0.1 0.1 0.1))
		(_specparam tpdLH_YIN_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_YIN_to_Y real (0.1 0.1 0.1))
		(_specparam MacroType string \multi\)
		(_modpath parallel unknown 0 22527
			(_port D in )
			(_port DOUT out )
		)
		(_modpath parallel positive 0 22534
			(_port OCLK in posedge)
			(_port EOUT out posedge)
			(_datain E in posedge)
		)
		(_modpath parallel positive 0 22535
			(_port PRE in posedge)
			(_port EOUT out posedge)
		)
		(_tchk setup 0 22539
			(_port E (posedge))
			(_port OCLK (posedge) (_code  1 Enable11))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 22540
			(_port E (negedge))
			(_port OCLK (posedge) (_code  2 Enable11))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 22541
			(_port OCLK (posedge) (_code  3 Enable11))
			(_port E (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 22542
			(_port OCLK (posedge) (_code  4 Enable11))
			(_port E (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 22546
			(_port OCE (posedge))
			(_port OCLK (posedge) (_code  5 Enable15))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 22547
			(_port OCLK (posedge) (_code  6 Enable15))
			(_port OCE (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 22548
			(_port OCE (negedge))
			(_port OCLK (posedge) (_code  7 Enable15))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 22549
			(_port OCLK (posedge) (_code  8 Enable15))
			(_port OCE (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 22551
			(_port OCLK (posedge) (_code  9 Enable12))
			(_port PRE (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 22555
			(_port OCLK (posedge) (_code  10 Enable15))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 22556
			(_port OCLK (negedge) (_code  11 Enable15))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 22557
			(_port PRE (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk recovery 0 22561
			(_port PRE (negedge))
			(_port OCLK (posedge) (_code  12 Enable12))
			(_register (NOTIFY_REG))
		)
		(_modpath parallel unknown 0 22566
			(_port YIN in )
			(_port Y out )
		)
	)
)
V 000045 56 1664 1268928664001 IOBI_IB_OD_EB
(_unit IOBI_IB_OD_EB
	(_specify
		(_modpath parallel unknown 0 22611
			(_port YIN in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 22612
			(_port E in )
			(_port EOUT out )
		)
		(_modpath parallel positive 0 22614
			(_port CLR in posedge)
			(_port DOUT out posedge)
		)
		(_modpath parallel unknown 0 22615
			(_port OCLK in )
			(_port DOUT out )
		)
		(_tchk setup 0 22621
			(_port DR (posedge))
			(_port OCLK (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 22622
			(_port DR (negedge))
			(_port OCLK (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 22623
			(_port OCLK (posedge))
			(_port DR (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 22624
			(_port OCLK (posedge))
			(_port DR (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 22626
			(_port DF (posedge))
			(_port OCLK (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 22627
			(_port DF (negedge))
			(_port OCLK (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 22628
			(_port OCLK (posedge))
			(_port DF (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 22629
			(_port OCLK (posedge))
			(_port DF (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk recovery 0 22631
			(_port CLR (negedge))
			(_port OCLK (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 22632
			(_port OCLK (posedge))
			(_port CLR (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 22636
			(_port OCLK (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 22637
			(_port OCLK (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 22638
			(_port CLR (posedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000046 56 1852 1268928664006 IOBI_IB_ORC_EB
(_unit IOBI_IB_ORC_EB
	(_specify
		(_specparam tpdLH_E_to_EOUT real (0.1 0.1 0.1))
		(_specparam tpdHL_E_to_EOUT real (0.1 0.1 0.1))
		(_specparam tpdLH_OCLK_to_DOUT real (0.1 0.1 0.1))
		(_specparam tpdHL_OCLK_to_DOUT real (0.1 0.1 0.1))
		(_specparam tpdLH_CLR_to_DOUT real (0.1 0.1 0.1))
		(_specparam tpdHL_CLR_to_DOUT real (0.1 0.1 0.1))
		(_specparam tpdLH_YIN_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_YIN_to_Y real (0.1 0.1 0.1))
		(_specparam MacroType string \multi\)
		(_modpath parallel unknown 0 22712
			(_port E in )
			(_port EOUT out )
		)
		(_modpath parallel positive 0 22719
			(_port OCLK in posedge)
			(_port DOUT out posedge)
			(_datain D in posedge)
		)
		(_modpath parallel positive 0 22720
			(_port CLR in posedge)
			(_port DOUT out posedge)
		)
		(_tchk setup 0 22724
			(_port D (posedge))
			(_port OCLK (posedge) (_code  1 Enable11))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 22725
			(_port D (negedge))
			(_port OCLK (posedge) (_code  2 Enable11))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 22726
			(_port OCLK (posedge) (_code  3 Enable11))
			(_port D (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 22727
			(_port OCLK (posedge) (_code  4 Enable11))
			(_port D (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 22731
			(_port OCLK (posedge))
			(_port CLR (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 22735
			(_port OCLK (posedge) (_code  5 Enable15))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 22736
			(_port OCLK (negedge) (_code  6 Enable15))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 22737
			(_port CLR (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk recovery 0 22741
			(_port CLR (negedge))
			(_port OCLK (posedge))
			(_register (NOTIFY_REG))
		)
		(_modpath parallel unknown 0 22746
			(_port YIN in )
			(_port Y out )
		)
	)
)
V 000047 56 2398 1268928664011 IOBI_IB_OREC_EB
(_unit IOBI_IB_OREC_EB
	(_specify
		(_specparam tpdLH_E_to_EOUT real (0.1 0.1 0.1))
		(_specparam tpdHL_E_to_EOUT real (0.1 0.1 0.1))
		(_specparam tpdLH_OCLK_to_DOUT real (0.1 0.1 0.1))
		(_specparam tpdHL_OCLK_to_DOUT real (0.1 0.1 0.1))
		(_specparam tpdLH_CLR_to_DOUT real (0.1 0.1 0.1))
		(_specparam tpdHL_CLR_to_DOUT real (0.1 0.1 0.1))
		(_specparam tpdLH_YIN_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_YIN_to_Y real (0.1 0.1 0.1))
		(_specparam MacroType string \multi\)
		(_modpath parallel unknown 0 22823
			(_port E in )
			(_port EOUT out )
		)
		(_modpath parallel positive 0 22830
			(_port OCLK in posedge)
			(_port DOUT out posedge)
			(_datain D in posedge)
		)
		(_modpath parallel positive 0 22831
			(_port CLR in posedge)
			(_port DOUT out posedge)
		)
		(_tchk setup 0 22835
			(_port D (posedge))
			(_port OCLK (posedge) (_code  1 Enable11))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 22836
			(_port D (negedge))
			(_port OCLK (posedge) (_code  2 Enable11))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 22837
			(_port OCLK (posedge) (_code  3 Enable11))
			(_port D (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 22838
			(_port OCLK (posedge) (_code  4 Enable11))
			(_port D (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 22842
			(_port OCE (posedge))
			(_port OCLK (posedge) (_code  5 Enable15))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 22843
			(_port OCLK (posedge) (_code  6 Enable15))
			(_port OCE (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 22844
			(_port OCE (negedge))
			(_port OCLK (posedge) (_code  7 Enable15))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 22845
			(_port OCLK (posedge) (_code  8 Enable15))
			(_port OCE (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 22846
			(_port OCLK (posedge) (_code  9 Enable14))
			(_port CLR (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 22850
			(_port OCLK (posedge) (_code  10 Enable15))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 22851
			(_port OCLK (negedge) (_code  11 Enable15))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 22852
			(_port CLR (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk recovery 0 22856
			(_port CLR (negedge))
			(_port OCLK (posedge) (_code  12 Enable14))
			(_register (NOTIFY_REG))
		)
		(_modpath parallel unknown 0 22861
			(_port YIN in )
			(_port Y out )
		)
	)
)
V 000046 56 1852 1268928664027 IOBI_IB_ORP_EB
(_unit IOBI_IB_ORP_EB
	(_specify
		(_specparam tpdLH_E_to_EOUT real (0.1 0.1 0.1))
		(_specparam tpdHL_E_to_EOUT real (0.1 0.1 0.1))
		(_specparam tpdLH_OCLK_to_DOUT real (0.1 0.1 0.1))
		(_specparam tpdHL_OCLK_to_DOUT real (0.1 0.1 0.1))
		(_specparam tpdLH_PRE_to_DOUT real (0.1 0.1 0.1))
		(_specparam tpdHL_PRE_to_DOUT real (0.1 0.1 0.1))
		(_specparam tpdLH_YIN_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_YIN_to_Y real (0.1 0.1 0.1))
		(_specparam MacroType string \multi\)
		(_modpath parallel unknown 0 22937
			(_port E in )
			(_port EOUT out )
		)
		(_modpath parallel positive 0 22944
			(_port OCLK in posedge)
			(_port DOUT out posedge)
			(_datain D in posedge)
		)
		(_modpath parallel positive 0 22945
			(_port PRE in posedge)
			(_port DOUT out posedge)
		)
		(_tchk setup 0 22949
			(_port D (posedge))
			(_port OCLK (posedge) (_code  1 Enable11))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 22950
			(_port D (negedge))
			(_port OCLK (posedge) (_code  2 Enable11))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 22951
			(_port OCLK (posedge) (_code  3 Enable11))
			(_port D (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 22952
			(_port OCLK (posedge) (_code  4 Enable11))
			(_port D (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 22957
			(_port OCLK (posedge))
			(_port PRE (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 22961
			(_port OCLK (posedge) (_code  5 Enable15))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 22962
			(_port OCLK (negedge) (_code  6 Enable15))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 22963
			(_port PRE (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk recovery 0 22967
			(_port PRE (negedge))
			(_port OCLK (posedge))
			(_register (NOTIFY_REG))
		)
		(_modpath parallel unknown 0 22972
			(_port YIN in )
			(_port Y out )
		)
	)
)
V 000047 56 2398 1268928664032 IOBI_IB_OREP_EB
(_unit IOBI_IB_OREP_EB
	(_specify
		(_specparam tpdLH_E_to_EOUT real (0.1 0.1 0.1))
		(_specparam tpdHL_E_to_EOUT real (0.1 0.1 0.1))
		(_specparam tpdLH_OCLK_to_DOUT real (0.1 0.1 0.1))
		(_specparam tpdHL_OCLK_to_DOUT real (0.1 0.1 0.1))
		(_specparam tpdLH_PRE_to_DOUT real (0.1 0.1 0.1))
		(_specparam tpdHL_PRE_to_DOUT real (0.1 0.1 0.1))
		(_specparam tpdLH_YIN_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_YIN_to_Y real (0.1 0.1 0.1))
		(_specparam MacroType string \multi\)
		(_modpath parallel unknown 0 23049
			(_port E in )
			(_port EOUT out )
		)
		(_modpath parallel positive 0 23056
			(_port OCLK in posedge)
			(_port DOUT out posedge)
			(_datain D in posedge)
		)
		(_modpath parallel positive 0 23057
			(_port PRE in posedge)
			(_port DOUT out posedge)
		)
		(_tchk setup 0 23061
			(_port D (posedge))
			(_port OCLK (posedge) (_code  1 Enable11))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 23062
			(_port D (negedge))
			(_port OCLK (posedge) (_code  2 Enable11))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 23063
			(_port OCLK (posedge) (_code  3 Enable11))
			(_port D (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 23064
			(_port OCLK (posedge) (_code  4 Enable11))
			(_port D (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 23068
			(_port OCE (posedge))
			(_port OCLK (posedge) (_code  5 Enable15))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 23069
			(_port OCLK (posedge) (_code  6 Enable15))
			(_port OCE (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 23070
			(_port OCE (negedge))
			(_port OCLK (posedge) (_code  7 Enable15))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 23071
			(_port OCLK (posedge) (_code  8 Enable15))
			(_port OCE (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 23073
			(_port OCLK (posedge) (_code  9 Enable12))
			(_port PRE (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 23077
			(_port OCLK (posedge) (_code  10 Enable15))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 23078
			(_port OCLK (negedge) (_code  11 Enable15))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 23079
			(_port PRE (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk recovery 0 23083
			(_port PRE (negedge))
			(_port OCLK (posedge) (_code  12 Enable12))
			(_register (NOTIFY_REG))
		)
		(_modpath parallel unknown 0 23088
			(_port YIN in )
			(_port Y out )
		)
	)
)
V 000047 56 2598 1268928664037 IOBI_IB_ORC_ERC
(_unit IOBI_IB_ORC_ERC
	(_specify
		(_specparam tpdLH_OCLK_to_DOUT real (0.1 0.1 0.1))
		(_specparam tpdHL_OCLK_to_DOUT real (0.1 0.1 0.1))
		(_specparam tpdLH_CLR_to_DOUT real (0.1 0.1 0.1))
		(_specparam tpdHL_CLR_to_DOUT real (0.1 0.1 0.1))
		(_specparam tpdLH_OCLK_to_EOUT real (0.1 0.1 0.1))
		(_specparam tpdHL_OCLK_to_EOUT real (0.1 0.1 0.1))
		(_specparam tpdLH_CLR_to_EOUT real (0.1 0.1 0.1))
		(_specparam tpdHL_CLR_to_EOUT real (0.1 0.1 0.1))
		(_specparam tpdLH_YIN_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_YIN_to_Y real (0.1 0.1 0.1))
		(_specparam MacroType string \multi\)
		(_modpath parallel positive 0 23170
			(_port OCLK in posedge)
			(_port DOUT out posedge)
			(_datain D in posedge)
		)
		(_modpath parallel positive 0 23171
			(_port CLR in posedge)
			(_port DOUT out posedge)
		)
		(_tchk setup 0 23175
			(_port D (posedge))
			(_port OCLK (posedge) (_code  1 Enable01))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 23176
			(_port D (negedge))
			(_port OCLK (posedge) (_code  2 Enable01))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 23177
			(_port OCLK (posedge) (_code  3 Enable01))
			(_port D (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 23178
			(_port OCLK (posedge) (_code  4 Enable01))
			(_port D (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 23182
			(_port OCLK (posedge))
			(_port CLR (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 23186
			(_port OCLK (posedge) (_code  5 Enable05))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 23187
			(_port OCLK (negedge) (_code  6 Enable05))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 23188
			(_port CLR (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk recovery 0 23192
			(_port CLR (negedge))
			(_port OCLK (posedge))
			(_register (NOTIFY_REG))
		)
		(_modpath parallel positive 0 23199
			(_port OCLK in posedge)
			(_port EOUT out posedge)
			(_datain E in posedge)
		)
		(_modpath parallel positive 0 23200
			(_port CLR in posedge)
			(_port EOUT out posedge)
		)
		(_tchk setup 0 23204
			(_port E (posedge))
			(_port OCLK (posedge) (_code  7 Enable01))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 23205
			(_port E (negedge))
			(_port OCLK (posedge) (_code  8 Enable01))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 23206
			(_port OCLK (posedge) (_code  9 Enable01))
			(_port E (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 23207
			(_port OCLK (posedge) (_code  10 Enable01))
			(_port E (negedge))
			(_register (NOTIFY_REG))
		)
		(_modpath parallel unknown 0 23212
			(_port YIN in )
			(_port Y out )
		)
	)
)
V 000049 56 3148 1268928664042 IOBI_IB_OREC_EREC
(_unit IOBI_IB_OREC_EREC
	(_specify
		(_specparam tpdLH_OCLK_to_DOUT real (0.1 0.1 0.1))
		(_specparam tpdHL_OCLK_to_DOUT real (0.1 0.1 0.1))
		(_specparam tpdLH_CLR_to_DOUT real (0.1 0.1 0.1))
		(_specparam tpdHL_CLR_to_DOUT real (0.1 0.1 0.1))
		(_specparam tpdLH_OCLK_to_EOUT real (0.1 0.1 0.1))
		(_specparam tpdHL_OCLK_to_EOUT real (0.1 0.1 0.1))
		(_specparam tpdLH_CLR_to_EOUT real (0.1 0.1 0.1))
		(_specparam tpdHL_CLR_to_EOUT real (0.1 0.1 0.1))
		(_specparam tpdLH_YIN_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_YIN_to_Y real (0.1 0.1 0.1))
		(_specparam MacroType string \multi\)
		(_modpath parallel positive 0 23295
			(_port OCLK in posedge)
			(_port DOUT out posedge)
			(_datain D in posedge)
		)
		(_modpath parallel positive 0 23296
			(_port CLR in posedge)
			(_port DOUT out posedge)
		)
		(_tchk setup 0 23300
			(_port D (posedge))
			(_port OCLK (posedge) (_code  1 Enable01))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 23301
			(_port D (negedge))
			(_port OCLK (posedge) (_code  2 Enable01))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 23302
			(_port OCLK (posedge) (_code  3 Enable01))
			(_port D (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 23303
			(_port OCLK (posedge) (_code  4 Enable01))
			(_port D (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 23307
			(_port OCE (posedge))
			(_port OCLK (posedge) (_code  5 Enable05))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 23308
			(_port OCLK (posedge) (_code  6 Enable05))
			(_port OCE (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 23309
			(_port OCE (negedge))
			(_port OCLK (posedge) (_code  7 Enable05))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 23310
			(_port OCLK (posedge) (_code  8 Enable05))
			(_port OCE (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 23311
			(_port OCLK (posedge) (_code  9 Enable04))
			(_port CLR (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 23315
			(_port OCLK (posedge) (_code  10 Enable05))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 23316
			(_port OCLK (negedge) (_code  11 Enable05))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 23317
			(_port CLR (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk recovery 0 23321
			(_port CLR (negedge))
			(_port OCLK (posedge) (_code  12 Enable04))
			(_register (NOTIFY_REG))
		)
		(_modpath parallel positive 0 23328
			(_port OCLK in posedge)
			(_port EOUT out posedge)
			(_datain E in posedge)
		)
		(_modpath parallel positive 0 23329
			(_port CLR in posedge)
			(_port EOUT out posedge)
		)
		(_tchk setup 0 23333
			(_port E (posedge))
			(_port OCLK (posedge) (_code  13 Enable01))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 23334
			(_port E (negedge))
			(_port OCLK (posedge) (_code  14 Enable01))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 23335
			(_port OCLK (posedge) (_code  15 Enable01))
			(_port E (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 23336
			(_port OCLK (posedge) (_code  16 Enable01))
			(_port E (negedge))
			(_register (NOTIFY_REG))
		)
		(_modpath parallel unknown 0 23341
			(_port YIN in )
			(_port Y out )
		)
	)
)
V 000047 56 2598 1268928664047 IOBI_IB_ORP_ERP
(_unit IOBI_IB_ORP_ERP
	(_specify
		(_specparam tpdLH_OCLK_to_DOUT real (0.1 0.1 0.1))
		(_specparam tpdHL_OCLK_to_DOUT real (0.1 0.1 0.1))
		(_specparam tpdLH_PRE_to_DOUT real (0.1 0.1 0.1))
		(_specparam tpdHL_PRE_to_DOUT real (0.1 0.1 0.1))
		(_specparam tpdLH_OCLK_to_EOUT real (0.1 0.1 0.1))
		(_specparam tpdHL_OCLK_to_EOUT real (0.1 0.1 0.1))
		(_specparam tpdLH_PRE_to_EOUT real (0.1 0.1 0.1))
		(_specparam tpdHL_PRE_to_EOUT real (0.1 0.1 0.1))
		(_specparam tpdLH_YIN_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_YIN_to_Y real (0.1 0.1 0.1))
		(_specparam MacroType string \multi\)
		(_modpath parallel positive 0 23422
			(_port OCLK in posedge)
			(_port DOUT out posedge)
			(_datain D in posedge)
		)
		(_modpath parallel positive 0 23423
			(_port PRE in posedge)
			(_port DOUT out posedge)
		)
		(_tchk setup 0 23427
			(_port D (posedge))
			(_port OCLK (posedge) (_code  1 Enable01))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 23428
			(_port D (negedge))
			(_port OCLK (posedge) (_code  2 Enable01))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 23429
			(_port OCLK (posedge) (_code  3 Enable01))
			(_port D (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 23430
			(_port OCLK (posedge) (_code  4 Enable01))
			(_port D (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 23435
			(_port OCLK (posedge))
			(_port PRE (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 23439
			(_port OCLK (posedge) (_code  5 Enable05))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 23440
			(_port OCLK (negedge) (_code  6 Enable05))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 23441
			(_port PRE (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk recovery 0 23445
			(_port PRE (negedge))
			(_port OCLK (posedge))
			(_register (NOTIFY_REG))
		)
		(_modpath parallel positive 0 23449
			(_port OCLK in posedge)
			(_port EOUT out posedge)
			(_datain E in posedge)
		)
		(_modpath parallel positive 0 23450
			(_port PRE in posedge)
			(_port EOUT out posedge)
		)
		(_tchk setup 0 23454
			(_port E (posedge))
			(_port OCLK (posedge) (_code  7 Enable01))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 23455
			(_port E (negedge))
			(_port OCLK (posedge) (_code  8 Enable01))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 23456
			(_port OCLK (posedge) (_code  9 Enable01))
			(_port E (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 23457
			(_port OCLK (posedge) (_code  10 Enable01))
			(_port E (negedge))
			(_register (NOTIFY_REG))
		)
		(_modpath parallel unknown 0 23464
			(_port YIN in )
			(_port Y out )
		)
	)
)
V 000049 56 3148 1268928664052 IOBI_IB_OREP_EREP
(_unit IOBI_IB_OREP_EREP
	(_specify
		(_specparam tpdLH_OCLK_to_DOUT real (0.1 0.1 0.1))
		(_specparam tpdHL_OCLK_to_DOUT real (0.1 0.1 0.1))
		(_specparam tpdLH_PRE_to_DOUT real (0.1 0.1 0.1))
		(_specparam tpdHL_PRE_to_DOUT real (0.1 0.1 0.1))
		(_specparam tpdLH_OCLK_to_EOUT real (0.1 0.1 0.1))
		(_specparam tpdHL_OCLK_to_EOUT real (0.1 0.1 0.1))
		(_specparam tpdLH_PRE_to_EOUT real (0.1 0.1 0.1))
		(_specparam tpdHL_PRE_to_EOUT real (0.1 0.1 0.1))
		(_specparam tpdLH_YIN_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_YIN_to_Y real (0.1 0.1 0.1))
		(_specparam MacroType string \multi\)
		(_modpath parallel positive 0 23547
			(_port OCLK in posedge)
			(_port DOUT out posedge)
			(_datain D in posedge)
		)
		(_modpath parallel positive 0 23548
			(_port PRE in posedge)
			(_port DOUT out posedge)
		)
		(_tchk setup 0 23552
			(_port D (posedge))
			(_port OCLK (posedge) (_code  1 Enable01))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 23553
			(_port D (negedge))
			(_port OCLK (posedge) (_code  2 Enable01))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 23554
			(_port OCLK (posedge) (_code  3 Enable01))
			(_port D (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 23555
			(_port OCLK (posedge) (_code  4 Enable01))
			(_port D (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 23559
			(_port OCE (posedge))
			(_port OCLK (posedge) (_code  5 Enable05))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 23560
			(_port OCLK (posedge) (_code  6 Enable05))
			(_port OCE (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 23561
			(_port OCE (negedge))
			(_port OCLK (posedge) (_code  7 Enable05))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 23562
			(_port OCLK (posedge) (_code  8 Enable05))
			(_port OCE (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 23564
			(_port OCLK (posedge) (_code  9 Enable02))
			(_port PRE (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 23568
			(_port OCLK (posedge) (_code  10 Enable05))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 23569
			(_port OCLK (negedge) (_code  11 Enable05))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 23570
			(_port PRE (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk recovery 0 23574
			(_port PRE (negedge))
			(_port OCLK (posedge) (_code  12 Enable02))
			(_register (NOTIFY_REG))
		)
		(_modpath parallel positive 0 23578
			(_port OCLK in posedge)
			(_port EOUT out posedge)
			(_datain E in posedge)
		)
		(_modpath parallel positive 0 23579
			(_port PRE in posedge)
			(_port EOUT out posedge)
		)
		(_tchk setup 0 23583
			(_port E (posedge))
			(_port OCLK (posedge) (_code  13 Enable01))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 23584
			(_port E (negedge))
			(_port OCLK (posedge) (_code  14 Enable01))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 23585
			(_port OCLK (posedge) (_code  15 Enable01))
			(_port E (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 23586
			(_port OCLK (posedge) (_code  16 Enable01))
			(_port E (negedge))
			(_register (NOTIFY_REG))
		)
		(_modpath parallel unknown 0 23592
			(_port YIN in )
			(_port Y out )
		)
	)
)
V 000046 56 1847 1268928664059 IOBI_IRC_OB_EB
(_unit IOBI_IRC_OB_EB
	(_specify
		(_specparam tpdLH_D_to_DOUT real (0.1 0.1 0.1))
		(_specparam tpdHL_D_to_DOUT real (0.1 0.1 0.1))
		(_specparam tpdLH_E_to_EOUT real (0.1 0.1 0.1))
		(_specparam tpdHL_E_to_EOUT real (0.1 0.1 0.1))
		(_specparam tpdLH_ICLK_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_ICLK_to_Y real (0.1 0.1 0.1))
		(_specparam tpdLH_CLR_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_CLR_to_Y real (0.1 0.1 0.1))
		(_specparam MacroType string \multi\)
		(_modpath parallel unknown 0 23668
			(_port D in )
			(_port DOUT out )
		)
		(_modpath parallel unknown 0 23673
			(_port E in )
			(_port EOUT out )
		)
		(_modpath parallel positive 0 23680
			(_port ICLK in posedge)
			(_port Y out posedge)
			(_datain YIN in posedge)
		)
		(_modpath parallel positive 0 23681
			(_port CLR in posedge)
			(_port Y out posedge)
		)
		(_tchk setup 0 23685
			(_port YIN (posedge))
			(_port ICLK (posedge) (_code  1 Enable21))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 23686
			(_port YIN (negedge))
			(_port ICLK (posedge) (_code  2 Enable21))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 23687
			(_port ICLK (posedge) (_code  3 Enable21))
			(_port YIN (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 23688
			(_port ICLK (posedge) (_code  4 Enable21))
			(_port YIN (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 23692
			(_port ICLK (posedge))
			(_port CLR (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 23696
			(_port ICLK (posedge) (_code  5 Enable25))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 23697
			(_port ICLK (negedge) (_code  6 Enable25))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 23698
			(_port CLR (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk recovery 0 23702
			(_port CLR (negedge))
			(_port ICLK (posedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000047 56 2393 1268928664064 IOBI_IREC_OB_EB
(_unit IOBI_IREC_OB_EB
	(_specify
		(_specparam tpdLH_D_to_DOUT real (0.1 0.1 0.1))
		(_specparam tpdHL_D_to_DOUT real (0.1 0.1 0.1))
		(_specparam tpdLH_E_to_EOUT real (0.1 0.1 0.1))
		(_specparam tpdHL_E_to_EOUT real (0.1 0.1 0.1))
		(_specparam tpdLH_ICLK_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_ICLK_to_Y real (0.1 0.1 0.1))
		(_specparam tpdLH_CLR_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_CLR_to_Y real (0.1 0.1 0.1))
		(_specparam MacroType string \multi\)
		(_modpath parallel unknown 0 23779
			(_port D in )
			(_port DOUT out )
		)
		(_modpath parallel unknown 0 23784
			(_port E in )
			(_port EOUT out )
		)
		(_modpath parallel positive 0 23791
			(_port ICLK in posedge)
			(_port Y out posedge)
			(_datain YIN in posedge)
		)
		(_modpath parallel positive 0 23792
			(_port CLR in posedge)
			(_port Y out posedge)
		)
		(_tchk setup 0 23796
			(_port YIN (posedge))
			(_port ICLK (posedge) (_code  1 Enable21))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 23797
			(_port YIN (negedge))
			(_port ICLK (posedge) (_code  2 Enable21))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 23798
			(_port ICLK (posedge) (_code  3 Enable21))
			(_port YIN (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 23799
			(_port ICLK (posedge) (_code  4 Enable21))
			(_port YIN (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 23803
			(_port ICE (posedge))
			(_port ICLK (posedge) (_code  5 Enable25))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 23804
			(_port ICLK (posedge) (_code  6 Enable25))
			(_port ICE (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 23805
			(_port ICE (negedge))
			(_port ICLK (posedge) (_code  7 Enable25))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 23806
			(_port ICLK (posedge) (_code  8 Enable25))
			(_port ICE (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 23807
			(_port ICLK (posedge) (_code  9 Enable24))
			(_port CLR (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 23811
			(_port ICLK (posedge) (_code  10 Enable25))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 23812
			(_port ICLK (negedge) (_code  11 Enable25))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 23813
			(_port CLR (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk recovery 0 23817
			(_port CLR (negedge))
			(_port ICLK (posedge) (_code  12 Enable24))
			(_register (NOTIFY_REG))
		)
	)
)
V 000046 56 1847 1268928664069 IOBI_IRP_OB_EB
(_unit IOBI_IRP_OB_EB
	(_specify
		(_specparam tpdLH_D_to_DOUT real (0.1 0.1 0.1))
		(_specparam tpdHL_D_to_DOUT real (0.1 0.1 0.1))
		(_specparam tpdLH_E_to_EOUT real (0.1 0.1 0.1))
		(_specparam tpdHL_E_to_EOUT real (0.1 0.1 0.1))
		(_specparam tpdLH_ICLK_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_ICLK_to_Y real (0.1 0.1 0.1))
		(_specparam tpdLH_PRE_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_PRE_to_Y real (0.1 0.1 0.1))
		(_specparam MacroType string \multi\)
		(_modpath parallel unknown 0 23893
			(_port D in )
			(_port DOUT out )
		)
		(_modpath parallel unknown 0 23898
			(_port E in )
			(_port EOUT out )
		)
		(_modpath parallel positive 0 23905
			(_port ICLK in posedge)
			(_port Y out posedge)
			(_datain YIN in posedge)
		)
		(_modpath parallel positive 0 23906
			(_port PRE in posedge)
			(_port Y out posedge)
		)
		(_tchk setup 0 23910
			(_port YIN (posedge))
			(_port ICLK (posedge) (_code  1 Enable21))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 23911
			(_port YIN (negedge))
			(_port ICLK (posedge) (_code  2 Enable21))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 23912
			(_port ICLK (posedge) (_code  3 Enable21))
			(_port YIN (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 23913
			(_port ICLK (posedge) (_code  4 Enable21))
			(_port YIN (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 23918
			(_port ICLK (posedge))
			(_port PRE (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 23922
			(_port ICLK (posedge) (_code  5 Enable25))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 23923
			(_port ICLK (negedge) (_code  6 Enable25))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 23924
			(_port PRE (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk recovery 0 23928
			(_port PRE (negedge))
			(_port ICLK (posedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000047 56 2393 1268928664074 IOBI_IREP_OB_EB
(_unit IOBI_IREP_OB_EB
	(_specify
		(_specparam tpdLH_D_to_DOUT real (0.1 0.1 0.1))
		(_specparam tpdHL_D_to_DOUT real (0.1 0.1 0.1))
		(_specparam tpdLH_E_to_EOUT real (0.1 0.1 0.1))
		(_specparam tpdHL_E_to_EOUT real (0.1 0.1 0.1))
		(_specparam tpdLH_ICLK_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_ICLK_to_Y real (0.1 0.1 0.1))
		(_specparam tpdLH_PRE_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_PRE_to_Y real (0.1 0.1 0.1))
		(_specparam MacroType string \multi\)
		(_modpath parallel unknown 0 24005
			(_port D in )
			(_port DOUT out )
		)
		(_modpath parallel unknown 0 24010
			(_port E in )
			(_port EOUT out )
		)
		(_modpath parallel positive 0 24017
			(_port ICLK in posedge)
			(_port Y out posedge)
			(_datain YIN in posedge)
		)
		(_modpath parallel positive 0 24018
			(_port PRE in posedge)
			(_port Y out posedge)
		)
		(_tchk setup 0 24022
			(_port YIN (posedge))
			(_port ICLK (posedge) (_code  1 Enable21))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 24023
			(_port YIN (negedge))
			(_port ICLK (posedge) (_code  2 Enable21))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 24024
			(_port ICLK (posedge) (_code  3 Enable21))
			(_port YIN (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 24025
			(_port ICLK (posedge) (_code  4 Enable21))
			(_port YIN (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 24029
			(_port ICE (posedge))
			(_port ICLK (posedge) (_code  5 Enable25))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 24030
			(_port ICLK (posedge) (_code  6 Enable25))
			(_port ICE (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 24031
			(_port ICE (negedge))
			(_port ICLK (posedge) (_code  7 Enable25))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 24032
			(_port ICLK (posedge) (_code  8 Enable25))
			(_port ICE (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 24034
			(_port ICLK (posedge) (_code  9 Enable22))
			(_port PRE (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 24038
			(_port ICLK (posedge) (_code  10 Enable25))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 24039
			(_port ICLK (negedge) (_code  11 Enable25))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 24040
			(_port PRE (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk recovery 0 24044
			(_port PRE (negedge))
			(_port ICLK (posedge) (_code  12 Enable22))
			(_register (NOTIFY_REG))
		)
	)
)
V 000047 56 3011 1268928664079 IOBI_IRC_OB_ERC
(_unit IOBI_IRC_OB_ERC
	(_specify
		(_specparam tpdLH_D_to_DOUT real (0.1 0.1 0.1))
		(_specparam tpdHL_D_to_DOUT real (0.1 0.1 0.1))
		(_specparam tpdLH_OCLK_to_EOUT real (0.1 0.1 0.1))
		(_specparam tpdHL_OCLK_to_EOUT real (0.1 0.1 0.1))
		(_specparam tpdLH_CLR_to_EOUT real (0.1 0.1 0.1))
		(_specparam tpdHL_CLR_to_EOUT real (0.1 0.1 0.1))
		(_specparam tpdLH_ICLK_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_ICLK_to_Y real (0.1 0.1 0.1))
		(_specparam tpdLH_CLR_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_CLR_to_Y real (0.1 0.1 0.1))
		(_specparam MacroType string \multi\)
		(_modpath parallel unknown 0 24123
			(_port D in )
			(_port DOUT out )
		)
		(_modpath parallel positive 0 24130
			(_port OCLK in posedge)
			(_port EOUT out posedge)
			(_datain E in posedge)
		)
		(_modpath parallel positive 0 24131
			(_port CLR in posedge)
			(_port EOUT out posedge)
		)
		(_tchk setup 0 24135
			(_port E (posedge))
			(_port OCLK (posedge) (_code  1 Enable11))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 24136
			(_port E (negedge))
			(_port OCLK (posedge) (_code  2 Enable11))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 24137
			(_port OCLK (posedge) (_code  3 Enable11))
			(_port E (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 24138
			(_port OCLK (posedge) (_code  4 Enable11))
			(_port E (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 24142
			(_port OCLK (posedge))
			(_port CLR (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 24146
			(_port OCLK (posedge) (_code  5 Enable15))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 24147
			(_port OCLK (negedge) (_code  6 Enable15))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 24148
			(_port CLR (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk recovery 0 24152
			(_port CLR (negedge))
			(_port OCLK (posedge))
			(_register (NOTIFY_REG))
		)
		(_modpath parallel positive 0 24156
			(_port ICLK in posedge)
			(_port Y out posedge)
			(_datain YIN in posedge)
		)
		(_modpath parallel positive 0 24157
			(_port CLR in posedge)
			(_port Y out posedge)
		)
		(_tchk setup 0 24161
			(_port YIN (posedge))
			(_port ICLK (posedge) (_code  7 Enable11))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 24162
			(_port YIN (negedge))
			(_port ICLK (posedge) (_code  8 Enable11))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 24163
			(_port ICLK (posedge) (_code  9 Enable11))
			(_port YIN (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 24164
			(_port ICLK (posedge) (_code  10 Enable11))
			(_port YIN (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 24166
			(_port ICLK (posedge))
			(_port CLR (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk recovery 0 24167
			(_port CLR (negedge))
			(_port ICLK (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 24169
			(_port ICLK (posedge) (_code  11 Enable12))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 24170
			(_port ICLK (negedge) (_code  12 Enable12))
			(_register (NOTIFY_REG))
		)
	)
)
V 000048 56 3640 1268928664090 IOBI_IREC_OB_ERC
(_unit IOBI_IREC_OB_ERC
	(_specify
		(_specparam tpdLH_D_to_DOUT real (0.1 0.1 0.1))
		(_specparam tpdHL_D_to_DOUT real (0.1 0.1 0.1))
		(_specparam tpdLH_OCLK_to_EOUT real (0.1 0.1 0.1))
		(_specparam tpdHL_OCLK_to_EOUT real (0.1 0.1 0.1))
		(_specparam tpdLH_CLR_to_EOUT real (0.1 0.1 0.1))
		(_specparam tpdHL_CLR_to_EOUT real (0.1 0.1 0.1))
		(_specparam tpdLH_ICLK_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_ICLK_to_Y real (0.1 0.1 0.1))
		(_specparam tpdLH_CLR_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_CLR_to_Y real (0.1 0.1 0.1))
		(_specparam MacroType string \multi\)
		(_modpath parallel unknown 0 24257
			(_port D in )
			(_port DOUT out )
		)
		(_modpath parallel positive 0 24264
			(_port OCLK in posedge)
			(_port EOUT out posedge)
			(_datain E in posedge)
		)
		(_modpath parallel positive 0 24265
			(_port CLR in posedge)
			(_port EOUT out posedge)
		)
		(_tchk setup 0 24269
			(_port E (posedge))
			(_port OCLK (posedge) (_code  1 Enable11))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 24270
			(_port E (negedge))
			(_port OCLK (posedge) (_code  2 Enable11))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 24271
			(_port OCLK (posedge) (_code  3 Enable11))
			(_port E (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 24272
			(_port OCLK (posedge) (_code  4 Enable11))
			(_port E (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 24276
			(_port OCLK (posedge))
			(_port CLR (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 24280
			(_port OCLK (posedge) (_code  5 Enable15))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 24281
			(_port OCLK (negedge) (_code  6 Enable15))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 24282
			(_port CLR (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk recovery 0 24286
			(_port CLR (negedge))
			(_port OCLK (posedge))
			(_register (NOTIFY_REG))
		)
		(_modpath parallel positive 0 24290
			(_port ICLK in posedge)
			(_port Y out posedge)
			(_datain YIN in posedge)
		)
		(_modpath parallel positive 0 24291
			(_port CLR in posedge)
			(_port Y out posedge)
		)
		(_tchk setup 0 24295
			(_port YIN (posedge))
			(_port ICLK (posedge) (_code  7 Enable21))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 24296
			(_port YIN (negedge))
			(_port ICLK (posedge) (_code  8 Enable21))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 24297
			(_port ICLK (posedge) (_code  9 Enable21))
			(_port YIN (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 24298
			(_port ICLK (posedge) (_code  10 Enable21))
			(_port YIN (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 24302
			(_port ICE (posedge))
			(_port ICLK (posedge) (_code  11 Enable15))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 24303
			(_port ICLK (posedge) (_code  12 Enable15))
			(_port ICE (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 24304
			(_port ICE (negedge))
			(_port ICLK (posedge) (_code  13 Enable15))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 24305
			(_port ICLK (posedge) (_code  14 Enable15))
			(_port ICE (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 24306
			(_port ICLK (posedge) (_code  15 Enable24))
			(_port CLR (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 24310
			(_port ICLK (posedge) (_code  16 Enable15))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 24311
			(_port ICLK (negedge) (_code  17 Enable15))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 24312
			(_port CLR (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk recovery 0 24316
			(_port CLR (negedge))
			(_port ICLK (posedge) (_code  18 Enable24))
			(_register (NOTIFY_REG))
		)
	)
)
V 000048 56 3640 1268928664095 IOBI_IRC_OB_EREC
(_unit IOBI_IRC_OB_EREC
	(_specify
		(_specparam tpdLH_D_to_DOUT real (0.1 0.1 0.1))
		(_specparam tpdHL_D_to_DOUT real (0.1 0.1 0.1))
		(_specparam tpdLH_OCLK_to_EOUT real (0.1 0.1 0.1))
		(_specparam tpdHL_OCLK_to_EOUT real (0.1 0.1 0.1))
		(_specparam tpdLH_CLR_to_EOUT real (0.1 0.1 0.1))
		(_specparam tpdHL_CLR_to_EOUT real (0.1 0.1 0.1))
		(_specparam tpdLH_ICLK_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_ICLK_to_Y real (0.1 0.1 0.1))
		(_specparam tpdLH_CLR_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_CLR_to_Y real (0.1 0.1 0.1))
		(_specparam MacroType string \multi\)
		(_modpath parallel unknown 0 24405
			(_port D in )
			(_port DOUT out )
		)
		(_modpath parallel positive 0 24412
			(_port OCLK in posedge)
			(_port EOUT out posedge)
			(_datain E in posedge)
		)
		(_modpath parallel positive 0 24413
			(_port CLR in posedge)
			(_port EOUT out posedge)
		)
		(_tchk setup 0 24417
			(_port E (posedge))
			(_port OCLK (posedge) (_code  1 Enable11))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 24418
			(_port E (negedge))
			(_port OCLK (posedge) (_code  2 Enable11))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 24419
			(_port OCLK (posedge) (_code  3 Enable11))
			(_port E (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 24420
			(_port OCLK (posedge) (_code  4 Enable11))
			(_port E (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 24424
			(_port OCE (posedge))
			(_port OCLK (posedge) (_code  5 Enable15))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 24425
			(_port OCLK (posedge) (_code  6 Enable15))
			(_port OCE (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 24426
			(_port OCE (negedge))
			(_port OCLK (posedge) (_code  7 Enable15))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 24427
			(_port OCLK (posedge) (_code  8 Enable15))
			(_port OCE (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 24428
			(_port OCLK (posedge) (_code  9 Enable14))
			(_port CLR (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 24432
			(_port OCLK (posedge) (_code  10 Enable15))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 24433
			(_port OCLK (negedge) (_code  11 Enable15))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 24434
			(_port CLR (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk recovery 0 24438
			(_port CLR (negedge))
			(_port OCLK (posedge) (_code  12 Enable14))
			(_register (NOTIFY_REG))
		)
		(_modpath parallel positive 0 24445
			(_port ICLK in posedge)
			(_port Y out posedge)
			(_datain YIN in posedge)
		)
		(_modpath parallel positive 0 24446
			(_port CLR in posedge)
			(_port Y out posedge)
		)
		(_tchk setup 0 24450
			(_port YIN (posedge))
			(_port ICLK (posedge) (_code  13 Enable21))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 24451
			(_port YIN (negedge))
			(_port ICLK (posedge) (_code  14 Enable21))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 24452
			(_port ICLK (posedge) (_code  15 Enable21))
			(_port YIN (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 24453
			(_port ICLK (posedge) (_code  16 Enable21))
			(_port YIN (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 24457
			(_port ICLK (posedge))
			(_port CLR (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 24461
			(_port ICLK (posedge) (_code  17 Enable25))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 24462
			(_port ICLK (negedge) (_code  18 Enable25))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 24463
			(_port CLR (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk recovery 0 24467
			(_port CLR (negedge))
			(_port ICLK (posedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000049 56 4189 1268928664100 IOBI_IREC_OB_EREC
(_unit IOBI_IREC_OB_EREC
	(_specify
		(_specparam tpdLH_D_to_DOUT real (0.1 0.1 0.1))
		(_specparam tpdHL_D_to_DOUT real (0.1 0.1 0.1))
		(_specparam tpdLH_OCLK_to_EOUT real (0.1 0.1 0.1))
		(_specparam tpdHL_OCLK_to_EOUT real (0.1 0.1 0.1))
		(_specparam tpdLH_CLR_to_EOUT real (0.1 0.1 0.1))
		(_specparam tpdHL_CLR_to_EOUT real (0.1 0.1 0.1))
		(_specparam tpdLH_ICLK_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_ICLK_to_Y real (0.1 0.1 0.1))
		(_specparam tpdLH_CLR_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_CLR_to_Y real (0.1 0.1 0.1))
		(_specparam MacroType string \multi\)
		(_modpath parallel unknown 0 24557
			(_port D in )
			(_port DOUT out )
		)
		(_modpath parallel positive 0 24564
			(_port OCLK in posedge)
			(_port EOUT out posedge)
			(_datain E in posedge)
		)
		(_modpath parallel positive 0 24565
			(_port CLR in posedge)
			(_port EOUT out posedge)
		)
		(_tchk setup 0 24569
			(_port E (posedge))
			(_port OCLK (posedge) (_code  1 Enable11))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 24570
			(_port E (negedge))
			(_port OCLK (posedge) (_code  2 Enable11))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 24571
			(_port OCLK (posedge) (_code  3 Enable11))
			(_port E (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 24572
			(_port OCLK (posedge) (_code  4 Enable11))
			(_port E (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 24576
			(_port OCE (posedge))
			(_port OCLK (posedge) (_code  5 Enable15))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 24577
			(_port OCLK (posedge) (_code  6 Enable15))
			(_port OCE (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 24578
			(_port OCE (negedge))
			(_port OCLK (posedge) (_code  7 Enable15))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 24579
			(_port OCLK (posedge) (_code  8 Enable15))
			(_port OCE (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 24580
			(_port OCLK (posedge) (_code  9 Enable14))
			(_port CLR (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 24584
			(_port OCLK (posedge) (_code  10 Enable15))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 24585
			(_port OCLK (negedge) (_code  11 Enable15))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 24586
			(_port CLR (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk recovery 0 24590
			(_port CLR (negedge))
			(_port OCLK (posedge) (_code  12 Enable14))
			(_register (NOTIFY_REG))
		)
		(_modpath parallel positive 0 24597
			(_port ICLK in posedge)
			(_port Y out posedge)
			(_datain YIN in posedge)
		)
		(_modpath parallel positive 0 24598
			(_port CLR in posedge)
			(_port Y out posedge)
		)
		(_tchk setup 0 24602
			(_port YIN (posedge))
			(_port ICLK (posedge) (_code  13 Enable21))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 24603
			(_port YIN (negedge))
			(_port ICLK (posedge) (_code  14 Enable21))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 24604
			(_port ICLK (posedge) (_code  15 Enable21))
			(_port YIN (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 24605
			(_port ICLK (posedge) (_code  16 Enable21))
			(_port YIN (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 24609
			(_port ICE (posedge))
			(_port ICLK (posedge) (_code  17 Enable25))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 24610
			(_port ICLK (posedge) (_code  18 Enable25))
			(_port ICE (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 24611
			(_port ICE (negedge))
			(_port ICLK (posedge) (_code  19 Enable25))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 24612
			(_port ICLK (posedge) (_code  20 Enable25))
			(_port ICE (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 24613
			(_port ICLK (posedge) (_code  21 Enable24))
			(_port CLR (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 24617
			(_port ICLK (posedge) (_code  22 Enable25))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 24618
			(_port ICLK (negedge) (_code  23 Enable25))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 24619
			(_port CLR (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk recovery 0 24623
			(_port CLR (negedge))
			(_port ICLK (posedge) (_code  24 Enable24))
			(_register (NOTIFY_REG))
		)
	)
)
V 000047 56 3011 1268928664105 IOBI_IRP_OB_ERP
(_unit IOBI_IRP_OB_ERP
	(_specify
		(_specparam tpdLH_D_to_DOUT real (0.1 0.1 0.1))
		(_specparam tpdHL_D_to_DOUT real (0.1 0.1 0.1))
		(_specparam tpdLH_OCLK_to_EOUT real (0.1 0.1 0.1))
		(_specparam tpdHL_OCLK_to_EOUT real (0.1 0.1 0.1))
		(_specparam tpdLH_PRE_to_EOUT real (0.1 0.1 0.1))
		(_specparam tpdHL_PRE_to_EOUT real (0.1 0.1 0.1))
		(_specparam tpdLH_ICLK_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_ICLK_to_Y real (0.1 0.1 0.1))
		(_specparam tpdLH_PRE_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_PRE_to_Y real (0.1 0.1 0.1))
		(_specparam MacroType string \multi\)
		(_modpath parallel unknown 0 24703
			(_port D in )
			(_port DOUT out )
		)
		(_modpath parallel positive 0 24710
			(_port OCLK in posedge)
			(_port EOUT out posedge)
			(_datain E in posedge)
		)
		(_modpath parallel positive 0 24711
			(_port PRE in posedge)
			(_port EOUT out posedge)
		)
		(_tchk setup 0 24715
			(_port E (posedge))
			(_port OCLK (posedge) (_code  1 Enable11))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 24716
			(_port E (negedge))
			(_port OCLK (posedge) (_code  2 Enable11))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 24717
			(_port OCLK (posedge) (_code  3 Enable11))
			(_port E (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 24718
			(_port OCLK (posedge) (_code  4 Enable11))
			(_port E (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 24723
			(_port OCLK (posedge))
			(_port PRE (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 24727
			(_port OCLK (posedge) (_code  5 Enable15))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 24728
			(_port OCLK (negedge) (_code  6 Enable15))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 24729
			(_port PRE (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk recovery 0 24733
			(_port PRE (negedge))
			(_port OCLK (posedge))
			(_register (NOTIFY_REG))
		)
		(_modpath parallel positive 0 24740
			(_port ICLK in posedge)
			(_port Y out posedge)
			(_datain YIN in posedge)
		)
		(_modpath parallel positive 0 24741
			(_port PRE in posedge)
			(_port Y out posedge)
		)
		(_tchk setup 0 24745
			(_port YIN (posedge))
			(_port ICLK (posedge) (_code  7 Enable11))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 24746
			(_port YIN (negedge))
			(_port ICLK (posedge) (_code  8 Enable11))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 24747
			(_port ICLK (posedge) (_code  9 Enable11))
			(_port YIN (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 24748
			(_port ICLK (posedge) (_code  10 Enable11))
			(_port YIN (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 24753
			(_port ICLK (posedge))
			(_port PRE (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 24757
			(_port ICLK (posedge) (_code  11 Enable15))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 24758
			(_port ICLK (negedge) (_code  12 Enable15))
			(_register (NOTIFY_REG))
		)
		(_tchk recovery 0 24762
			(_port PRE (negedge))
			(_port ICLK (posedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000048 56 3560 1268928664110 IOBI_IREP_OB_ERP
(_unit IOBI_IREP_OB_ERP
	(_specify
		(_specparam tpdLH_D_to_DOUT real (0.1 0.1 0.1))
		(_specparam tpdHL_D_to_DOUT real (0.1 0.1 0.1))
		(_specparam tpdLH_OCLK_to_EOUT real (0.1 0.1 0.1))
		(_specparam tpdHL_OCLK_to_EOUT real (0.1 0.1 0.1))
		(_specparam tpdLH_PRE_to_EOUT real (0.1 0.1 0.1))
		(_specparam tpdHL_PRE_to_EOUT real (0.1 0.1 0.1))
		(_specparam tpdLH_ICLK_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_ICLK_to_Y real (0.1 0.1 0.1))
		(_specparam tpdLH_PRE_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_PRE_to_Y real (0.1 0.1 0.1))
		(_specparam MacroType string \multi\)
		(_modpath parallel unknown 0 24848
			(_port D in )
			(_port DOUT out )
		)
		(_modpath parallel positive 0 24855
			(_port OCLK in posedge)
			(_port EOUT out posedge)
			(_datain E in posedge)
		)
		(_modpath parallel positive 0 24856
			(_port PRE in posedge)
			(_port EOUT out posedge)
		)
		(_tchk setup 0 24860
			(_port E (posedge))
			(_port OCLK (posedge) (_code  1 Enable11))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 24861
			(_port E (negedge))
			(_port OCLK (posedge) (_code  2 Enable11))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 24862
			(_port OCLK (posedge) (_code  3 Enable11))
			(_port E (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 24863
			(_port OCLK (posedge) (_code  4 Enable11))
			(_port E (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 24868
			(_port OCLK (posedge))
			(_port PRE (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 24872
			(_port OCLK (posedge) (_code  5 Enable15))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 24873
			(_port OCLK (negedge) (_code  6 Enable15))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 24874
			(_port PRE (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk recovery 0 24878
			(_port PRE (negedge))
			(_port OCLK (posedge))
			(_register (NOTIFY_REG))
		)
		(_modpath parallel positive 0 24885
			(_port ICLK in posedge)
			(_port Y out posedge)
			(_datain YIN in posedge)
		)
		(_modpath parallel positive 0 24886
			(_port PRE in posedge)
			(_port Y out posedge)
		)
		(_tchk setup 0 24890
			(_port YIN (posedge))
			(_port ICLK (posedge) (_code  7 Enable21))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 24891
			(_port YIN (negedge))
			(_port ICLK (posedge) (_code  8 Enable21))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 24892
			(_port ICLK (posedge) (_code  9 Enable21))
			(_port YIN (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 24893
			(_port ICLK (posedge) (_code  10 Enable21))
			(_port YIN (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 24897
			(_port ICE (posedge))
			(_port ICLK (posedge) (_code  11 Enable25))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 24898
			(_port ICLK (posedge) (_code  12 Enable25))
			(_port ICE (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 24899
			(_port ICE (negedge))
			(_port ICLK (posedge) (_code  13 Enable25))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 24900
			(_port ICLK (posedge) (_code  14 Enable25))
			(_port ICE (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 24902
			(_port ICLK (posedge) (_code  15 Enable22))
			(_port PRE (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 24906
			(_port ICLK (posedge) (_code  16 Enable25))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 24907
			(_port ICLK (negedge) (_code  17 Enable25))
			(_register (NOTIFY_REG))
		)
		(_tchk recovery 0 24911
			(_port PRE (negedge))
			(_port ICLK (posedge) (_code  18 Enable22))
			(_register (NOTIFY_REG))
		)
	)
)
V 000048 56 3560 1268928664121 IOBI_IRP_OB_EREP
(_unit IOBI_IRP_OB_EREP
	(_specify
		(_specparam tpdLH_D_to_DOUT real (0.1 0.1 0.1))
		(_specparam tpdHL_D_to_DOUT real (0.1 0.1 0.1))
		(_specparam tpdLH_OCLK_to_EOUT real (0.1 0.1 0.1))
		(_specparam tpdHL_OCLK_to_EOUT real (0.1 0.1 0.1))
		(_specparam tpdLH_PRE_to_EOUT real (0.1 0.1 0.1))
		(_specparam tpdHL_PRE_to_EOUT real (0.1 0.1 0.1))
		(_specparam tpdLH_ICLK_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_ICLK_to_Y real (0.1 0.1 0.1))
		(_specparam tpdLH_PRE_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_PRE_to_Y real (0.1 0.1 0.1))
		(_specparam MacroType string \multi\)
		(_modpath parallel unknown 0 24997
			(_port D in )
			(_port DOUT out )
		)
		(_modpath parallel positive 0 25004
			(_port OCLK in posedge)
			(_port EOUT out posedge)
			(_datain E in posedge)
		)
		(_modpath parallel positive 0 25005
			(_port PRE in posedge)
			(_port EOUT out posedge)
		)
		(_tchk setup 0 25009
			(_port E (posedge))
			(_port OCLK (posedge) (_code  1 Enable11))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 25010
			(_port E (negedge))
			(_port OCLK (posedge) (_code  2 Enable11))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 25011
			(_port OCLK (posedge) (_code  3 Enable11))
			(_port E (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 25012
			(_port OCLK (posedge) (_code  4 Enable11))
			(_port E (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 25016
			(_port OCE (posedge))
			(_port OCLK (posedge) (_code  5 Enable15))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 25017
			(_port OCLK (posedge) (_code  6 Enable15))
			(_port OCE (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 25018
			(_port OCE (negedge))
			(_port OCLK (posedge) (_code  7 Enable15))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 25019
			(_port OCLK (posedge) (_code  8 Enable15))
			(_port OCE (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 25021
			(_port OCLK (posedge) (_code  9 Enable12))
			(_port PRE (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 25025
			(_port OCLK (posedge) (_code  10 Enable15))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 25026
			(_port OCLK (negedge) (_code  11 Enable15))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 25027
			(_port PRE (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk recovery 0 25031
			(_port PRE (negedge))
			(_port OCLK (posedge) (_code  12 Enable12))
			(_register (NOTIFY_REG))
		)
		(_modpath parallel positive 0 25038
			(_port ICLK in posedge)
			(_port Y out posedge)
			(_datain YIN in posedge)
		)
		(_modpath parallel positive 0 25039
			(_port PRE in posedge)
			(_port Y out posedge)
		)
		(_tchk setup 0 25043
			(_port YIN (posedge))
			(_port ICLK (posedge) (_code  13 Enable21))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 25044
			(_port YIN (negedge))
			(_port ICLK (posedge) (_code  14 Enable21))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 25045
			(_port ICLK (posedge) (_code  15 Enable21))
			(_port YIN (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 25046
			(_port ICLK (posedge) (_code  16 Enable21))
			(_port YIN (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 25051
			(_port ICLK (posedge))
			(_port PRE (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 25055
			(_port ICLK (posedge) (_code  17 Enable25))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 25056
			(_port ICLK (negedge) (_code  18 Enable25))
			(_register (NOTIFY_REG))
		)
		(_tchk recovery 0 25060
			(_port PRE (negedge))
			(_port ICLK (posedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000049 56 4109 1268928664126 IOBI_IREP_OB_EREP
(_unit IOBI_IREP_OB_EREP
	(_specify
		(_specparam tpdLH_D_to_DOUT real (0.1 0.1 0.1))
		(_specparam tpdHL_D_to_DOUT real (0.1 0.1 0.1))
		(_specparam tpdLH_OCLK_to_EOUT real (0.1 0.1 0.1))
		(_specparam tpdHL_OCLK_to_EOUT real (0.1 0.1 0.1))
		(_specparam tpdLH_PRE_to_EOUT real (0.1 0.1 0.1))
		(_specparam tpdHL_PRE_to_EOUT real (0.1 0.1 0.1))
		(_specparam tpdLH_ICLK_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_ICLK_to_Y real (0.1 0.1 0.1))
		(_specparam tpdLH_PRE_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_PRE_to_Y real (0.1 0.1 0.1))
		(_specparam MacroType string \multi\)
		(_modpath parallel unknown 0 25146
			(_port D in )
			(_port DOUT out )
		)
		(_modpath parallel positive 0 25153
			(_port OCLK in posedge)
			(_port EOUT out posedge)
			(_datain E in posedge)
		)
		(_modpath parallel positive 0 25154
			(_port PRE in posedge)
			(_port EOUT out posedge)
		)
		(_tchk setup 0 25158
			(_port E (posedge))
			(_port OCLK (posedge) (_code  1 Enable11))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 25159
			(_port E (negedge))
			(_port OCLK (posedge) (_code  2 Enable11))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 25160
			(_port OCLK (posedge) (_code  3 Enable11))
			(_port E (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 25161
			(_port OCLK (posedge) (_code  4 Enable11))
			(_port E (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 25165
			(_port OCE (posedge))
			(_port OCLK (posedge) (_code  5 Enable15))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 25166
			(_port OCLK (posedge) (_code  6 Enable15))
			(_port OCE (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 25167
			(_port OCE (negedge))
			(_port OCLK (posedge) (_code  7 Enable15))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 25168
			(_port OCLK (posedge) (_code  8 Enable15))
			(_port OCE (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 25170
			(_port OCLK (posedge) (_code  9 Enable12))
			(_port PRE (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 25174
			(_port OCLK (posedge) (_code  10 Enable15))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 25175
			(_port OCLK (negedge) (_code  11 Enable15))
			(_register (NOTIFY_REG))
		)
		(_tchk recovery 0 25179
			(_port PRE (negedge))
			(_port OCLK (posedge) (_code  12 Enable12))
			(_register (NOTIFY_REG))
		)
		(_modpath parallel positive 0 25183
			(_port ICLK in posedge)
			(_port Y out posedge)
			(_datain YIN in posedge)
		)
		(_modpath parallel positive 0 25184
			(_port PRE in posedge)
			(_port Y out posedge)
		)
		(_tchk setup 0 25188
			(_port YIN (posedge))
			(_port ICLK (posedge) (_code  13 Enable21))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 25189
			(_port YIN (negedge))
			(_port ICLK (posedge) (_code  14 Enable21))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 25190
			(_port ICLK (posedge) (_code  15 Enable21))
			(_port YIN (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 25191
			(_port ICLK (posedge) (_code  16 Enable21))
			(_port YIN (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 25195
			(_port ICE (posedge))
			(_port ICLK (posedge) (_code  17 Enable25))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 25196
			(_port ICLK (posedge) (_code  18 Enable25))
			(_port ICE (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 25197
			(_port ICE (negedge))
			(_port ICLK (posedge) (_code  19 Enable25))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 25198
			(_port ICLK (posedge) (_code  20 Enable25))
			(_port ICE (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 25200
			(_port ICLK (posedge) (_code  21 Enable22))
			(_port PRE (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 25204
			(_port ICLK (posedge) (_code  22 Enable25))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 25205
			(_port ICLK (negedge) (_code  23 Enable25))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 25206
			(_port PRE (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk recovery 0 25210
			(_port PRE (negedge))
			(_port ICLK (posedge) (_code  24 Enable22))
			(_register (NOTIFY_REG))
		)
	)
)
V 000047 56 3011 1268928664138 IOBI_IRC_ORC_EB
(_unit IOBI_IRC_ORC_EB
	(_specify
		(_specparam tpdLH_E_to_EOUT real (0.1 0.1 0.1))
		(_specparam tpdHL_E_to_EOUT real (0.1 0.1 0.1))
		(_specparam tpdLH_OCLK_to_DOUT real (0.1 0.1 0.1))
		(_specparam tpdHL_OCLK_to_DOUT real (0.1 0.1 0.1))
		(_specparam tpdLH_CLR_to_DOUT real (0.1 0.1 0.1))
		(_specparam tpdHL_CLR_to_DOUT real (0.1 0.1 0.1))
		(_specparam tpdLH_ICLK_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_ICLK_to_Y real (0.1 0.1 0.1))
		(_specparam tpdLH_CLR_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_CLR_to_Y real (0.1 0.1 0.1))
		(_specparam MacroType string \multi\)
		(_modpath parallel unknown 0 25295
			(_port E in )
			(_port EOUT out )
		)
		(_modpath parallel positive 0 25300
			(_port OCLK in posedge)
			(_port DOUT out posedge)
			(_datain D in posedge)
		)
		(_modpath parallel positive 0 25301
			(_port CLR in posedge)
			(_port DOUT out posedge)
		)
		(_tchk setup 0 25305
			(_port D (posedge))
			(_port OCLK (posedge) (_code  1 Enable11))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 25306
			(_port D (negedge))
			(_port OCLK (posedge) (_code  2 Enable11))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 25307
			(_port OCLK (posedge) (_code  3 Enable11))
			(_port D (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 25308
			(_port OCLK (posedge) (_code  4 Enable11))
			(_port D (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 25312
			(_port OCLK (posedge))
			(_port CLR (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 25316
			(_port OCLK (posedge) (_code  5 Enable15))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 25317
			(_port OCLK (negedge) (_code  6 Enable15))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 25318
			(_port CLR (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk recovery 0 25322
			(_port CLR (negedge))
			(_port OCLK (posedge))
			(_register (NOTIFY_REG))
		)
		(_modpath parallel positive 0 25327
			(_port ICLK in posedge)
			(_port Y out posedge)
			(_datain YIN in posedge)
		)
		(_modpath parallel positive 0 25328
			(_port CLR in posedge)
			(_port Y out posedge)
		)
		(_tchk setup 0 25332
			(_port YIN (posedge))
			(_port ICLK (posedge) (_code  7 Enable21))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 25333
			(_port YIN (negedge))
			(_port ICLK (posedge) (_code  8 Enable21))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 25334
			(_port ICLK (posedge) (_code  9 Enable21))
			(_port YIN (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 25335
			(_port ICLK (posedge) (_code  10 Enable21))
			(_port YIN (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 25339
			(_port ICLK (posedge))
			(_port CLR (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 25343
			(_port ICLK (posedge) (_code  11 Enable25))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 25344
			(_port ICLK (negedge) (_code  12 Enable25))
			(_register (NOTIFY_REG))
		)
		(_tchk recovery 0 25348
			(_port CLR (negedge))
			(_port ICLK (posedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000048 56 3560 1268928664154 IOBI_IREC_ORC_EB
(_unit IOBI_IREC_ORC_EB
	(_specify
		(_specparam tpdLH_E_to_EOUT real (0.1 0.1 0.1))
		(_specparam tpdHL_E_to_EOUT real (0.1 0.1 0.1))
		(_specparam tpdLH_OCLK_to_DOUT real (0.1 0.1 0.1))
		(_specparam tpdHL_OCLK_to_DOUT real (0.1 0.1 0.1))
		(_specparam tpdLH_CLR_to_DOUT real (0.1 0.1 0.1))
		(_specparam tpdHL_CLR_to_DOUT real (0.1 0.1 0.1))
		(_specparam tpdLH_ICLK_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_ICLK_to_Y real (0.1 0.1 0.1))
		(_specparam tpdLH_CLR_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_CLR_to_Y real (0.1 0.1 0.1))
		(_specparam MacroType string \multi\)
		(_modpath parallel unknown 0 25433
			(_port E in )
			(_port EOUT out )
		)
		(_modpath parallel positive 0 25438
			(_port OCLK in posedge)
			(_port DOUT out posedge)
			(_datain D in posedge)
		)
		(_modpath parallel positive 0 25439
			(_port CLR in posedge)
			(_port DOUT out posedge)
		)
		(_tchk setup 0 25443
			(_port D (posedge))
			(_port OCLK (posedge) (_code  1 Enable11))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 25444
			(_port D (negedge))
			(_port OCLK (posedge) (_code  2 Enable11))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 25445
			(_port OCLK (posedge) (_code  3 Enable11))
			(_port D (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 25446
			(_port OCLK (posedge) (_code  4 Enable11))
			(_port D (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 25450
			(_port OCLK (posedge))
			(_port CLR (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 25454
			(_port OCLK (posedge) (_code  5 Enable15))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 25455
			(_port OCLK (negedge) (_code  6 Enable15))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 25456
			(_port CLR (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk recovery 0 25460
			(_port CLR (negedge))
			(_port OCLK (posedge))
			(_register (NOTIFY_REG))
		)
		(_modpath parallel positive 0 25467
			(_port ICLK in posedge)
			(_port Y out posedge)
			(_datain YIN in posedge)
		)
		(_modpath parallel positive 0 25468
			(_port CLR in posedge)
			(_port Y out posedge)
		)
		(_tchk setup 0 25472
			(_port YIN (posedge))
			(_port ICLK (posedge) (_code  7 Enable21))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 25473
			(_port YIN (negedge))
			(_port ICLK (posedge) (_code  8 Enable21))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 25474
			(_port ICLK (posedge) (_code  9 Enable21))
			(_port YIN (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 25475
			(_port ICLK (posedge) (_code  10 Enable21))
			(_port YIN (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 25479
			(_port ICE (posedge))
			(_port ICLK (posedge) (_code  11 Enable25))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 25480
			(_port ICLK (posedge) (_code  12 Enable25))
			(_port ICE (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 25481
			(_port ICE (negedge))
			(_port ICLK (posedge) (_code  13 Enable25))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 25482
			(_port ICLK (posedge) (_code  14 Enable25))
			(_port ICE (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 25483
			(_port ICLK (posedge) (_code  15 Enable24))
			(_port CLR (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 25487
			(_port ICLK (posedge) (_code  16 Enable25))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 25488
			(_port ICLK (negedge) (_code  17 Enable25))
			(_register (NOTIFY_REG))
		)
		(_tchk recovery 0 25492
			(_port CLR (negedge))
			(_port ICLK (posedge) (_code  18 Enable24))
			(_register (NOTIFY_REG))
		)
	)
)
V 000048 56 3560 1268928664168 IOBI_IRC_OREC_EB
(_unit IOBI_IRC_OREC_EB
	(_specify
		(_specparam tpdLH_E_to_EOUT real (0.1 0.1 0.1))
		(_specparam tpdHL_E_to_EOUT real (0.1 0.1 0.1))
		(_specparam tpdLH_OCLK_to_DOUT real (0.1 0.1 0.1))
		(_specparam tpdHL_OCLK_to_DOUT real (0.1 0.1 0.1))
		(_specparam tpdLH_CLR_to_DOUT real (0.1 0.1 0.1))
		(_specparam tpdHL_CLR_to_DOUT real (0.1 0.1 0.1))
		(_specparam tpdLH_ICLK_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_ICLK_to_Y real (0.1 0.1 0.1))
		(_specparam tpdLH_CLR_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_CLR_to_Y real (0.1 0.1 0.1))
		(_specparam MacroType string \multi\)
		(_modpath parallel unknown 0 25578
			(_port E in )
			(_port EOUT out )
		)
		(_modpath parallel positive 0 25583
			(_port OCLK in posedge)
			(_port DOUT out posedge)
			(_datain D in posedge)
		)
		(_modpath parallel positive 0 25584
			(_port CLR in posedge)
			(_port DOUT out posedge)
		)
		(_tchk setup 0 25588
			(_port D (posedge))
			(_port OCLK (posedge) (_code  1 Enable11))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 25589
			(_port D (negedge))
			(_port OCLK (posedge) (_code  2 Enable11))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 25590
			(_port OCLK (posedge) (_code  3 Enable11))
			(_port D (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 25591
			(_port OCLK (posedge) (_code  4 Enable11))
			(_port D (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 25595
			(_port OCE (posedge))
			(_port OCLK (posedge) (_code  5 Enable15))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 25596
			(_port OCLK (posedge) (_code  6 Enable15))
			(_port OCE (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 25597
			(_port OCE (negedge))
			(_port OCLK (posedge) (_code  7 Enable15))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 25598
			(_port OCLK (posedge) (_code  8 Enable15))
			(_port OCE (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 25599
			(_port OCLK (posedge) (_code  9 Enable14))
			(_port CLR (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 25603
			(_port OCLK (posedge) (_code  10 Enable15))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 25604
			(_port OCLK (negedge) (_code  11 Enable15))
			(_register (NOTIFY_REG))
		)
		(_tchk recovery 0 25608
			(_port CLR (negedge))
			(_port OCLK (posedge) (_code  12 Enable14))
			(_register (NOTIFY_REG))
		)
		(_modpath parallel positive 0 25613
			(_port ICLK in posedge)
			(_port Y out posedge)
			(_datain YIN in posedge)
		)
		(_modpath parallel positive 0 25614
			(_port CLR in posedge)
			(_port Y out posedge)
		)
		(_tchk setup 0 25618
			(_port YIN (posedge))
			(_port ICLK (posedge) (_code  13 Enable21))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 25619
			(_port YIN (negedge))
			(_port ICLK (posedge) (_code  14 Enable21))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 25620
			(_port ICLK (posedge) (_code  15 Enable21))
			(_port YIN (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 25621
			(_port ICLK (posedge) (_code  16 Enable21))
			(_port YIN (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 25625
			(_port ICLK (posedge))
			(_port CLR (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 25629
			(_port ICLK (posedge) (_code  17 Enable25))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 25630
			(_port ICLK (negedge) (_code  18 Enable25))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 25631
			(_port CLR (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk recovery 0 25635
			(_port CLR (negedge))
			(_port ICLK (posedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000049 56 4109 1268928664173 IOBI_IREC_OREC_EB
(_unit IOBI_IREC_OREC_EB
	(_specify
		(_specparam tpdLH_E_to_EOUT real (0.1 0.1 0.1))
		(_specparam tpdHL_E_to_EOUT real (0.1 0.1 0.1))
		(_specparam tpdLH_OCLK_to_DOUT real (0.1 0.1 0.1))
		(_specparam tpdHL_OCLK_to_DOUT real (0.1 0.1 0.1))
		(_specparam tpdLH_CLR_to_DOUT real (0.1 0.1 0.1))
		(_specparam tpdHL_CLR_to_DOUT real (0.1 0.1 0.1))
		(_specparam tpdLH_ICLK_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_ICLK_to_Y real (0.1 0.1 0.1))
		(_specparam tpdLH_CLR_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_CLR_to_Y real (0.1 0.1 0.1))
		(_specparam MacroType string \multi\)
		(_modpath parallel unknown 0 25720
			(_port E in )
			(_port EOUT out )
		)
		(_modpath parallel positive 0 25724
			(_port OCLK in posedge)
			(_port DOUT out posedge)
			(_datain D in posedge)
		)
		(_modpath parallel positive 0 25725
			(_port CLR in posedge)
			(_port DOUT out posedge)
		)
		(_tchk setup 0 25729
			(_port D (posedge))
			(_port OCLK (posedge) (_code  1 Enable11))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 25730
			(_port D (negedge))
			(_port OCLK (posedge) (_code  2 Enable11))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 25731
			(_port OCLK (posedge) (_code  3 Enable11))
			(_port D (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 25732
			(_port OCLK (posedge) (_code  4 Enable11))
			(_port D (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 25736
			(_port OCE (posedge))
			(_port OCLK (posedge) (_code  5 Enable15))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 25737
			(_port OCLK (posedge) (_code  6 Enable15))
			(_port OCE (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 25738
			(_port OCE (negedge))
			(_port OCLK (posedge) (_code  7 Enable15))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 25739
			(_port OCLK (posedge) (_code  8 Enable15))
			(_port OCE (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 25740
			(_port OCLK (posedge) (_code  9 Enable14))
			(_port CLR (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 25744
			(_port OCLK (posedge) (_code  10 Enable15))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 25745
			(_port OCLK (negedge) (_code  11 Enable15))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 25746
			(_port CLR (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk recovery 0 25750
			(_port CLR (negedge))
			(_port OCLK (posedge) (_code  12 Enable14))
			(_register (NOTIFY_REG))
		)
		(_modpath parallel positive 0 25755
			(_port ICLK in posedge)
			(_port Y out posedge)
			(_datain YIN in posedge)
		)
		(_modpath parallel positive 0 25756
			(_port CLR in posedge)
			(_port Y out posedge)
		)
		(_tchk setup 0 25760
			(_port YIN (posedge))
			(_port ICLK (posedge) (_code  13 Enable21))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 25761
			(_port YIN (negedge))
			(_port ICLK (posedge) (_code  14 Enable21))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 25762
			(_port ICLK (posedge) (_code  15 Enable21))
			(_port YIN (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 25763
			(_port ICLK (posedge) (_code  16 Enable21))
			(_port YIN (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 25767
			(_port ICE (posedge))
			(_port ICLK (posedge) (_code  17 Enable25))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 25768
			(_port ICLK (posedge) (_code  18 Enable25))
			(_port ICE (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 25769
			(_port ICE (negedge))
			(_port ICLK (posedge) (_code  19 Enable25))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 25770
			(_port ICLK (posedge) (_code  20 Enable25))
			(_port ICE (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 25771
			(_port ICLK (posedge) (_code  21 Enable24))
			(_port CLR (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 25775
			(_port ICLK (posedge) (_code  22 Enable25))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 25776
			(_port ICLK (negedge) (_code  23 Enable25))
			(_register (NOTIFY_REG))
		)
		(_tchk recovery 0 25780
			(_port CLR (negedge))
			(_port ICLK (posedge) (_code  24 Enable24))
			(_register (NOTIFY_REG))
		)
	)
)
V 000047 56 3011 1268928664184 IOBI_IRP_ORP_EB
(_unit IOBI_IRP_ORP_EB
	(_specify
		(_specparam tpdLH_E_to_EOUT real (0.1 0.1 0.1))
		(_specparam tpdHL_E_to_EOUT real (0.1 0.1 0.1))
		(_specparam tpdLH_OCLK_to_DOUT real (0.1 0.1 0.1))
		(_specparam tpdHL_OCLK_to_DOUT real (0.1 0.1 0.1))
		(_specparam tpdLH_PRE_to_DOUT real (0.1 0.1 0.1))
		(_specparam tpdHL_PRE_to_DOUT real (0.1 0.1 0.1))
		(_specparam tpdLH_ICLK_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_ICLK_to_Y real (0.1 0.1 0.1))
		(_specparam tpdLH_PRE_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_PRE_to_Y real (0.1 0.1 0.1))
		(_specparam MacroType string \multi\)
		(_modpath parallel unknown 0 25863
			(_port E in )
			(_port EOUT out )
		)
		(_modpath parallel positive 0 25868
			(_port OCLK in posedge)
			(_port DOUT out posedge)
			(_datain D in posedge)
		)
		(_modpath parallel positive 0 25869
			(_port PRE in posedge)
			(_port DOUT out posedge)
		)
		(_tchk setup 0 25873
			(_port D (posedge))
			(_port OCLK (posedge) (_code  1 Enable11))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 25874
			(_port D (negedge))
			(_port OCLK (posedge) (_code  2 Enable11))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 25875
			(_port OCLK (posedge) (_code  3 Enable11))
			(_port D (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 25876
			(_port OCLK (posedge) (_code  4 Enable11))
			(_port D (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 25881
			(_port OCLK (posedge))
			(_port PRE (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 25885
			(_port OCLK (posedge) (_code  5 Enable15))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 25886
			(_port OCLK (negedge) (_code  6 Enable15))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 25887
			(_port PRE (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk recovery 0 25891
			(_port PRE (negedge))
			(_port OCLK (posedge))
			(_register (NOTIFY_REG))
		)
		(_modpath parallel positive 0 25895
			(_port ICLK in posedge)
			(_port Y out posedge)
			(_datain YIN in posedge)
		)
		(_modpath parallel positive 0 25896
			(_port PRE in posedge)
			(_port Y out posedge)
		)
		(_tchk setup 0 25900
			(_port YIN (posedge))
			(_port ICLK (posedge) (_code  7 Enable21))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 25901
			(_port YIN (negedge))
			(_port ICLK (posedge) (_code  8 Enable21))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 25902
			(_port ICLK (posedge) (_code  9 Enable21))
			(_port YIN (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 25903
			(_port ICLK (posedge) (_code  10 Enable21))
			(_port YIN (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 25908
			(_port ICLK (posedge))
			(_port PRE (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 25912
			(_port ICLK (posedge) (_code  11 Enable25))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 25913
			(_port ICLK (negedge) (_code  12 Enable25))
			(_register (NOTIFY_REG))
		)
		(_tchk recovery 0 25917
			(_port PRE (negedge))
			(_port ICLK (posedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000048 56 3560 1268928664189 IOBI_IRP_OREP_EB
(_unit IOBI_IRP_OREP_EB
	(_specify
		(_specparam tpdLH_E_to_EOUT real (0.1 0.1 0.1))
		(_specparam tpdHL_E_to_EOUT real (0.1 0.1 0.1))
		(_specparam tpdLH_OCLK_to_DOUT real (0.1 0.1 0.1))
		(_specparam tpdHL_OCLK_to_DOUT real (0.1 0.1 0.1))
		(_specparam tpdLH_PRE_to_DOUT real (0.1 0.1 0.1))
		(_specparam tpdHL_PRE_to_DOUT real (0.1 0.1 0.1))
		(_specparam tpdLH_ICLK_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_ICLK_to_Y real (0.1 0.1 0.1))
		(_specparam tpdLH_PRE_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_PRE_to_Y real (0.1 0.1 0.1))
		(_specparam MacroType string \multi\)
		(_modpath parallel unknown 0 26002
			(_port E in )
			(_port EOUT out )
		)
		(_modpath parallel positive 0 26006
			(_port OCLK in posedge)
			(_port DOUT out posedge)
			(_datain D in posedge)
		)
		(_modpath parallel positive 0 26007
			(_port PRE in posedge)
			(_port DOUT out posedge)
		)
		(_tchk setup 0 26011
			(_port D (posedge))
			(_port OCLK (posedge) (_code  1 Enable11))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 26012
			(_port D (negedge))
			(_port OCLK (posedge) (_code  2 Enable11))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 26013
			(_port OCLK (posedge) (_code  3 Enable11))
			(_port D (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 26014
			(_port OCLK (posedge) (_code  4 Enable11))
			(_port D (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 26018
			(_port OCE (posedge))
			(_port OCLK (posedge) (_code  5 Enable15))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 26019
			(_port OCLK (posedge) (_code  6 Enable15))
			(_port OCE (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 26020
			(_port OCE (negedge))
			(_port OCLK (posedge) (_code  7 Enable15))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 26021
			(_port OCLK (posedge) (_code  8 Enable15))
			(_port OCE (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 26023
			(_port OCLK (posedge) (_code  9 Enable12))
			(_port PRE (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 26027
			(_port OCLK (posedge) (_code  10 Enable15))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 26028
			(_port OCLK (negedge) (_code  11 Enable15))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 26029
			(_port PRE (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk recovery 0 26033
			(_port PRE (negedge))
			(_port OCLK (posedge) (_code  12 Enable12))
			(_register (NOTIFY_REG))
		)
		(_modpath parallel positive 0 26038
			(_port ICLK in posedge)
			(_port Y out posedge)
			(_datain YIN in posedge)
		)
		(_modpath parallel positive 0 26039
			(_port PRE in posedge)
			(_port Y out posedge)
		)
		(_tchk setup 0 26043
			(_port YIN (posedge))
			(_port ICLK (posedge) (_code  13 Enable21))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 26044
			(_port YIN (negedge))
			(_port ICLK (posedge) (_code  14 Enable21))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 26045
			(_port ICLK (posedge) (_code  15 Enable21))
			(_port YIN (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 26046
			(_port ICLK (posedge) (_code  16 Enable21))
			(_port YIN (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 26051
			(_port ICLK (posedge))
			(_port PRE (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 26055
			(_port ICLK (posedge) (_code  17 Enable25))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 26056
			(_port ICLK (negedge) (_code  18 Enable25))
			(_register (NOTIFY_REG))
		)
		(_tchk recovery 0 26060
			(_port PRE (negedge))
			(_port ICLK (posedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000048 56 3560 1268928664215 IOBI_IREP_ORP_EB
(_unit IOBI_IREP_ORP_EB
	(_specify
		(_specparam tpdLH_E_to_EOUT real (0.1 0.1 0.1))
		(_specparam tpdHL_E_to_EOUT real (0.1 0.1 0.1))
		(_specparam tpdLH_OCLK_to_DOUT real (0.1 0.1 0.1))
		(_specparam tpdHL_OCLK_to_DOUT real (0.1 0.1 0.1))
		(_specparam tpdLH_PRE_to_DOUT real (0.1 0.1 0.1))
		(_specparam tpdHL_PRE_to_DOUT real (0.1 0.1 0.1))
		(_specparam tpdLH_ICLK_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_ICLK_to_Y real (0.1 0.1 0.1))
		(_specparam tpdLH_PRE_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_PRE_to_Y real (0.1 0.1 0.1))
		(_specparam MacroType string \multi\)
		(_modpath parallel unknown 0 26145
			(_port E in )
			(_port EOUT out )
		)
		(_modpath parallel positive 0 26149
			(_port OCLK in posedge)
			(_port DOUT out posedge)
			(_datain D in posedge)
		)
		(_modpath parallel positive 0 26150
			(_port PRE in posedge)
			(_port DOUT out posedge)
		)
		(_tchk setup 0 26154
			(_port D (posedge))
			(_port OCLK (posedge) (_code  1 Enable11))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 26155
			(_port D (negedge))
			(_port OCLK (posedge) (_code  2 Enable11))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 26156
			(_port OCLK (posedge) (_code  3 Enable11))
			(_port D (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 26157
			(_port OCLK (posedge) (_code  4 Enable11))
			(_port D (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 26162
			(_port OCLK (posedge))
			(_port PRE (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 26166
			(_port OCLK (posedge) (_code  5 Enable15))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 26167
			(_port OCLK (negedge) (_code  6 Enable15))
			(_register (NOTIFY_REG))
		)
		(_tchk recovery 0 26171
			(_port PRE (negedge))
			(_port OCLK (posedge))
			(_register (NOTIFY_REG))
		)
		(_modpath parallel positive 0 26175
			(_port ICLK in posedge)
			(_port Y out posedge)
			(_datain YIN in posedge)
		)
		(_modpath parallel positive 0 26176
			(_port PRE in posedge)
			(_port Y out posedge)
		)
		(_tchk setup 0 26180
			(_port YIN (posedge))
			(_port ICLK (posedge) (_code  7 Enable21))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 26181
			(_port YIN (negedge))
			(_port ICLK (posedge) (_code  8 Enable21))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 26182
			(_port ICLK (posedge) (_code  9 Enable21))
			(_port YIN (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 26183
			(_port ICLK (posedge) (_code  10 Enable21))
			(_port YIN (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 26187
			(_port ICE (posedge))
			(_port ICLK (posedge) (_code  11 Enable25))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 26188
			(_port ICLK (posedge) (_code  12 Enable25))
			(_port ICE (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 26189
			(_port ICE (negedge))
			(_port ICLK (posedge) (_code  13 Enable25))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 26190
			(_port ICLK (posedge) (_code  14 Enable25))
			(_port ICE (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 26192
			(_port ICLK (posedge) (_code  15 Enable22))
			(_port PRE (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 26196
			(_port ICLK (posedge) (_code  16 Enable25))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 26197
			(_port ICLK (negedge) (_code  17 Enable25))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 26198
			(_port PRE (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk recovery 0 26202
			(_port PRE (negedge))
			(_port ICLK (posedge) (_code  18 Enable22))
			(_register (NOTIFY_REG))
		)
	)
)
V 000049 56 4109 1268928664246 IOBI_IREP_OREP_EB
(_unit IOBI_IREP_OREP_EB
	(_specify
		(_specparam tpdLH_E_to_EOUT real (0.1 0.1 0.1))
		(_specparam tpdHL_E_to_EOUT real (0.1 0.1 0.1))
		(_specparam tpdLH_OCLK_to_DOUT real (0.1 0.1 0.1))
		(_specparam tpdHL_OCLK_to_DOUT real (0.1 0.1 0.1))
		(_specparam tpdLH_PRE_to_DOUT real (0.1 0.1 0.1))
		(_specparam tpdHL_PRE_to_DOUT real (0.1 0.1 0.1))
		(_specparam tpdLH_ICLK_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_ICLK_to_Y real (0.1 0.1 0.1))
		(_specparam tpdLH_PRE_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_PRE_to_Y real (0.1 0.1 0.1))
		(_specparam MacroType string \multi\)
		(_modpath parallel unknown 0 26289
			(_port E in )
			(_port EOUT out )
		)
		(_modpath parallel positive 0 26293
			(_port OCLK in posedge)
			(_port DOUT out posedge)
			(_datain D in posedge)
		)
		(_modpath parallel positive 0 26294
			(_port PRE in posedge)
			(_port DOUT out posedge)
		)
		(_tchk setup 0 26298
			(_port D (posedge))
			(_port OCLK (posedge) (_code  1 Enable11))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 26299
			(_port D (negedge))
			(_port OCLK (posedge) (_code  2 Enable11))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 26300
			(_port OCLK (posedge) (_code  3 Enable11))
			(_port D (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 26301
			(_port OCLK (posedge) (_code  4 Enable11))
			(_port D (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 26305
			(_port OCE (posedge))
			(_port OCLK (posedge) (_code  5 Enable15))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 26306
			(_port OCLK (posedge) (_code  6 Enable15))
			(_port OCE (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 26307
			(_port OCE (negedge))
			(_port OCLK (posedge) (_code  7 Enable15))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 26308
			(_port OCLK (posedge) (_code  8 Enable15))
			(_port OCE (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 26310
			(_port OCLK (posedge) (_code  9 Enable12))
			(_port PRE (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 26314
			(_port OCLK (posedge) (_code  10 Enable15))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 26315
			(_port OCLK (negedge) (_code  11 Enable15))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 26316
			(_port PRE (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk recovery 0 26320
			(_port PRE (negedge))
			(_port OCLK (posedge) (_code  12 Enable12))
			(_register (NOTIFY_REG))
		)
		(_modpath parallel positive 0 26324
			(_port ICLK in posedge)
			(_port Y out posedge)
			(_datain YIN in posedge)
		)
		(_modpath parallel positive 0 26325
			(_port PRE in posedge)
			(_port Y out posedge)
		)
		(_tchk setup 0 26329
			(_port YIN (posedge))
			(_port ICLK (posedge) (_code  13 Enable21))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 26330
			(_port YIN (negedge))
			(_port ICLK (posedge) (_code  14 Enable21))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 26331
			(_port ICLK (posedge) (_code  15 Enable21))
			(_port YIN (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 26332
			(_port ICLK (posedge) (_code  16 Enable21))
			(_port YIN (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 26336
			(_port ICE (posedge))
			(_port ICLK (posedge) (_code  17 Enable25))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 26337
			(_port ICLK (posedge) (_code  18 Enable25))
			(_port ICE (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 26338
			(_port ICE (negedge))
			(_port ICLK (posedge) (_code  19 Enable25))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 26339
			(_port ICLK (posedge) (_code  20 Enable25))
			(_port ICE (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 26341
			(_port ICLK (posedge) (_code  21 Enable22))
			(_port PRE (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 26345
			(_port ICLK (posedge) (_code  22 Enable25))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 26346
			(_port ICLK (negedge) (_code  23 Enable25))
			(_register (NOTIFY_REG))
		)
		(_tchk recovery 0 26349
			(_port PRE (negedge))
			(_port ICLK (posedge) (_code  24 Enable22))
			(_register (NOTIFY_REG))
		)
	)
)
V 000048 56 3840 1268928664293 IOBI_IRC_ORC_ERC
(_unit IOBI_IRC_ORC_ERC
	(_specify
		(_specparam tpdLH_OCLK_to_DOUT real (0.1 0.1 0.1))
		(_specparam tpdHL_OCLK_to_DOUT real (0.1 0.1 0.1))
		(_specparam tpdLH_CLR_to_DOUT real (0.1 0.1 0.1))
		(_specparam tpdHL_CLR_to_DOUT real (0.1 0.1 0.1))
		(_specparam tpdLH_OCLK_to_EOUT real (0.1 0.1 0.1))
		(_specparam tpdHL_OCLK_to_EOUT real (0.1 0.1 0.1))
		(_specparam tpdLH_CLR_to_EOUT real (0.1 0.1 0.1))
		(_specparam tpdHL_CLR_to_EOUT real (0.1 0.1 0.1))
		(_specparam tpdLH_ICLK_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_ICLK_to_Y real (0.1 0.1 0.1))
		(_specparam tpdLH_CLR_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_CLR_to_Y real (0.1 0.1 0.1))
		(_specparam MacroType string \multi\)
		(_modpath parallel positive 0 26443
			(_port OCLK in posedge)
			(_port DOUT out posedge)
			(_datain D in posedge)
		)
		(_modpath parallel positive 0 26444
			(_port CLR in posedge)
			(_port DOUT out posedge)
		)
		(_tchk setup 0 26448
			(_port D (posedge))
			(_port OCLK (posedge) (_code  1 Enable01))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 26449
			(_port D (negedge))
			(_port OCLK (posedge) (_code  2 Enable01))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 26450
			(_port OCLK (posedge) (_code  3 Enable01))
			(_port D (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 26451
			(_port OCLK (posedge) (_code  4 Enable01))
			(_port D (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 26455
			(_port OCLK (posedge))
			(_port CLR (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 26459
			(_port OCLK (posedge) (_code  5 Enable05))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 26460
			(_port OCLK (negedge) (_code  6 Enable05))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 26461
			(_port CLR (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk recovery 0 26465
			(_port CLR (negedge))
			(_port OCLK (posedge))
			(_register (NOTIFY_REG))
		)
		(_modpath parallel positive 0 26470
			(_port OCLK in posedge)
			(_port EOUT out posedge)
			(_datain E in posedge)
		)
		(_modpath parallel positive 0 26471
			(_port CLR in posedge)
			(_port EOUT out posedge)
		)
		(_tchk setup 0 26475
			(_port E (posedge))
			(_port OCLK (posedge) (_code  7 Enable11))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 26476
			(_port E (negedge))
			(_port OCLK (posedge) (_code  8 Enable11))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 26477
			(_port OCLK (posedge) (_code  9 Enable11))
			(_port E (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 26478
			(_port OCLK (posedge) (_code  10 Enable11))
			(_port E (negedge))
			(_register (NOTIFY_REG))
		)
		(_modpath parallel positive 0 26483
			(_port ICLK in posedge)
			(_port Y out posedge)
			(_datain YIN in posedge)
		)
		(_modpath parallel positive 0 26484
			(_port CLR in posedge)
			(_port Y out posedge)
		)
		(_tchk setup 0 26488
			(_port YIN (posedge))
			(_port ICLK (posedge) (_code  11 Enable21))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 26489
			(_port YIN (negedge))
			(_port ICLK (posedge) (_code  12 Enable21))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 26490
			(_port ICLK (posedge) (_code  13 Enable21))
			(_port YIN (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 26491
			(_port ICLK (posedge) (_code  14 Enable21))
			(_port YIN (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 26495
			(_port ICLK (posedge))
			(_port CLR (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 26499
			(_port ICLK (posedge) (_code  15 Enable25))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 26500
			(_port ICLK (negedge) (_code  16 Enable25))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 26501
			(_port CLR (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk recovery 0 26505
			(_port CLR (negedge))
			(_port ICLK (posedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000050 56 4310 1268928664340 IOBI_IRC_OREC_EREC
(_unit IOBI_IRC_OREC_EREC
	(_specify
		(_specparam tpdLH_OCLK_to_DOUT real (0.1 0.1 0.1))
		(_specparam tpdHL_OCLK_to_DOUT real (0.1 0.1 0.1))
		(_specparam tpdLH_CLR_to_DOUT real (0.1 0.1 0.1))
		(_specparam tpdHL_CLR_to_DOUT real (0.1 0.1 0.1))
		(_specparam tpdLH_OCLK_to_EOUT real (0.1 0.1 0.1))
		(_specparam tpdHL_OCLK_to_EOUT real (0.1 0.1 0.1))
		(_specparam tpdLH_CLR_to_EOUT real (0.1 0.1 0.1))
		(_specparam tpdHL_CLR_to_EOUT real (0.1 0.1 0.1))
		(_specparam tpdLH_ICLK_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_ICLK_to_Y real (0.1 0.1 0.1))
		(_specparam tpdLH_CLR_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_CLR_to_Y real (0.1 0.1 0.1))
		(_specparam MacroType string \multi\)
		(_modpath parallel positive 0 26602
			(_port OCLK in posedge)
			(_port DOUT out posedge)
			(_datain D in posedge)
		)
		(_modpath parallel positive 0 26603
			(_port CLR in posedge)
			(_port DOUT out posedge)
		)
		(_tchk setup 0 26607
			(_port D (posedge))
			(_port OCLK (posedge) (_code  1 Enable01))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 26608
			(_port D (negedge))
			(_port OCLK (posedge) (_code  2 Enable01))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 26609
			(_port OCLK (posedge) (_code  3 Enable01))
			(_port D (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 26610
			(_port OCLK (posedge) (_code  4 Enable01))
			(_port D (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 26614
			(_port OCE (posedge))
			(_port OCLK (posedge) (_code  5 Enable05))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 26615
			(_port OCLK (posedge) (_code  6 Enable05))
			(_port OCE (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 26616
			(_port OCE (negedge))
			(_port OCLK (posedge) (_code  7 Enable05))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 26617
			(_port OCLK (posedge) (_code  8 Enable05))
			(_port OCE (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 26618
			(_port OCLK (posedge) (_code  9 Enable04))
			(_port CLR (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 26622
			(_port OCLK (posedge) (_code  10 Enable05))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 26623
			(_port OCLK (negedge) (_code  11 Enable05))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 26624
			(_port CLR (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk recovery 0 26628
			(_port CLR (negedge))
			(_port OCLK (posedge) (_code  12 Enable04))
			(_register (NOTIFY_REG))
		)
		(_modpath parallel positive 0 26632
			(_port OCLK in posedge)
			(_port EOUT out posedge)
			(_datain E in posedge)
		)
		(_modpath parallel positive 0 26633
			(_port CLR in posedge)
			(_port EOUT out posedge)
		)
		(_tchk setup 0 26637
			(_port E (posedge))
			(_port OCLK (posedge) (_code  13 Enable11))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 26638
			(_port E (negedge))
			(_port OCLK (posedge) (_code  14 Enable11))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 26639
			(_port OCLK (posedge) (_code  15 Enable11))
			(_port E (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 26640
			(_port OCLK (posedge) (_code  16 Enable11))
			(_port E (negedge))
			(_register (NOTIFY_REG))
		)
		(_modpath parallel positive 0 26644
			(_port ICLK in posedge)
			(_port Y out posedge)
			(_datain YIN in posedge)
		)
		(_modpath parallel positive 0 26645
			(_port CLR in posedge)
			(_port Y out posedge)
		)
		(_tchk setup 0 26649
			(_port YIN (posedge))
			(_port ICLK (posedge) (_code  17 Enable21))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 26650
			(_port YIN (negedge))
			(_port ICLK (posedge) (_code  18 Enable21))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 26651
			(_port ICLK (posedge) (_code  19 Enable21))
			(_port YIN (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 26652
			(_port ICLK (posedge) (_code  20 Enable21))
			(_port YIN (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 26656
			(_port ICLK (posedge))
			(_port CLR (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 26660
			(_port ICLK (posedge) (_code  21 Enable25))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 26661
			(_port ICLK (negedge) (_code  22 Enable25))
			(_register (NOTIFY_REG))
		)
		(_tchk recovery 0 26665
			(_port CLR (negedge))
			(_port ICLK (posedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000049 56 4414 1268928664387 IOBI_IREC_ORC_ERC
(_unit IOBI_IREC_ORC_ERC
	(_specify
		(_specparam tpdLH_OCLK_to_DOUT real (0.1 0.1 0.1))
		(_specparam tpdHL_OCLK_to_DOUT real (0.1 0.1 0.1))
		(_specparam tpdLH_CLR_to_DOUT real (0.1 0.1 0.1))
		(_specparam tpdHL_CLR_to_DOUT real (0.1 0.1 0.1))
		(_specparam tpdLH_OCLK_to_EOUT real (0.1 0.1 0.1))
		(_specparam tpdHL_OCLK_to_EOUT real (0.1 0.1 0.1))
		(_specparam tpdLH_CLR_to_EOUT real (0.1 0.1 0.1))
		(_specparam tpdHL_CLR_to_EOUT real (0.1 0.1 0.1))
		(_specparam tpdLH_ICLK_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_ICLK_to_Y real (0.1 0.1 0.1))
		(_specparam tpdLH_CLR_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_CLR_to_Y real (0.1 0.1 0.1))
		(_specparam MacroType string \multi\)
		(_modpath parallel positive 0 26759
			(_port OCLK in posedge)
			(_port DOUT out posedge)
			(_datain D in posedge)
		)
		(_modpath parallel positive 0 26760
			(_port CLR in posedge)
			(_port DOUT out posedge)
		)
		(_tchk setup 0 26764
			(_port D (posedge))
			(_port OCLK (posedge) (_code  1 Enable01))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 26765
			(_port D (negedge))
			(_port OCLK (posedge) (_code  2 Enable01))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 26766
			(_port OCLK (posedge) (_code  3 Enable01))
			(_port D (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 26767
			(_port OCLK (posedge) (_code  4 Enable01))
			(_port D (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 26771
			(_port OCLK (posedge))
			(_port CLR (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 26775
			(_port OCLK (posedge) (_code  5 Enable05))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 26776
			(_port OCLK (negedge) (_code  6 Enable05))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 26777
			(_port CLR (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk recovery 0 26781
			(_port CLR (negedge))
			(_port OCLK (posedge))
			(_register (NOTIFY_REG))
		)
		(_modpath parallel positive 0 26786
			(_port OCLK in posedge)
			(_port EOUT out posedge)
			(_datain E in posedge)
		)
		(_modpath parallel positive 0 26787
			(_port CLR in posedge)
			(_port EOUT out posedge)
		)
		(_tchk setup 0 26791
			(_port E (posedge))
			(_port OCLK (posedge) (_code  7 Enable11))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 26792
			(_port E (negedge))
			(_port OCLK (posedge) (_code  8 Enable11))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 26793
			(_port OCLK (posedge) (_code  9 Enable11))
			(_port E (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 26794
			(_port OCLK (posedge) (_code  10 Enable11))
			(_port E (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 26798
			(_port OCLK (posedge))
			(_port CLR (negedge))
			(_register (NOTIFY_REG))
		)
		(_modpath parallel positive 0 26802
			(_port ICLK in posedge)
			(_port Y out posedge)
			(_datain YIN in posedge)
		)
		(_modpath parallel positive 0 26803
			(_port CLR in posedge)
			(_port Y out posedge)
		)
		(_tchk setup 0 26807
			(_port YIN (posedge))
			(_port ICLK (posedge) (_code  11 Enable21))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 26808
			(_port YIN (negedge))
			(_port ICLK (posedge) (_code  12 Enable21))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 26809
			(_port ICLK (posedge) (_code  13 Enable21))
			(_port YIN (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 26810
			(_port ICLK (posedge) (_code  14 Enable21))
			(_port YIN (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 26814
			(_port ICE (posedge))
			(_port ICLK (posedge) (_code  15 Enable25))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 26815
			(_port ICLK (posedge) (_code  16 Enable25))
			(_port ICE (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 26816
			(_port ICE (negedge))
			(_port ICLK (posedge) (_code  17 Enable25))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 26817
			(_port ICLK (posedge) (_code  18 Enable25))
			(_port ICE (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 26818
			(_port ICLK (posedge) (_code  19 Enable24))
			(_port CLR (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 26822
			(_port ICLK (posedge) (_code  20 Enable25))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 26823
			(_port ICLK (negedge) (_code  21 Enable25))
			(_register (NOTIFY_REG))
		)
		(_tchk recovery 0 26827
			(_port CLR (negedge))
			(_port ICLK (posedge) (_code  22 Enable24))
			(_register (NOTIFY_REG))
		)
	)
)
V 000051 56 4859 1268928664404 IOBI_IREC_OREC_EREC
(_unit IOBI_IREC_OREC_EREC
	(_specify
		(_specparam tpdLH_OCLK_to_DOUT real (0.1 0.1 0.1))
		(_specparam tpdHL_OCLK_to_DOUT real (0.1 0.1 0.1))
		(_specparam tpdLH_CLR_to_DOUT real (0.1 0.1 0.1))
		(_specparam tpdHL_CLR_to_DOUT real (0.1 0.1 0.1))
		(_specparam tpdLH_OCLK_to_EOUT real (0.1 0.1 0.1))
		(_specparam tpdHL_OCLK_to_EOUT real (0.1 0.1 0.1))
		(_specparam tpdLH_CLR_to_EOUT real (0.1 0.1 0.1))
		(_specparam tpdHL_CLR_to_EOUT real (0.1 0.1 0.1))
		(_specparam tpdLH_ICLK_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_ICLK_to_Y real (0.1 0.1 0.1))
		(_specparam tpdLH_CLR_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_CLR_to_Y real (0.1 0.1 0.1))
		(_specparam MacroType string \multi\)
		(_modpath parallel positive 0 26924
			(_port OCLK in posedge)
			(_port DOUT out posedge)
			(_datain D in posedge)
		)
		(_modpath parallel positive 0 26925
			(_port CLR in posedge)
			(_port DOUT out posedge)
		)
		(_tchk setup 0 26929
			(_port D (posedge))
			(_port OCLK (posedge) (_code  1 Enable01))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 26930
			(_port D (negedge))
			(_port OCLK (posedge) (_code  2 Enable01))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 26931
			(_port OCLK (posedge) (_code  3 Enable01))
			(_port D (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 26932
			(_port OCLK (posedge) (_code  4 Enable01))
			(_port D (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 26936
			(_port OCE (posedge))
			(_port OCLK (posedge) (_code  5 Enable05))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 26937
			(_port OCLK (posedge) (_code  6 Enable05))
			(_port OCE (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 26938
			(_port OCE (negedge))
			(_port OCLK (posedge) (_code  7 Enable05))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 26939
			(_port OCLK (posedge) (_code  8 Enable05))
			(_port OCE (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 26940
			(_port OCLK (posedge) (_code  9 Enable04))
			(_port CLR (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 26944
			(_port OCLK (posedge) (_code  10 Enable05))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 26945
			(_port OCLK (negedge) (_code  11 Enable05))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 26946
			(_port CLR (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk recovery 0 26950
			(_port CLR (negedge))
			(_port OCLK (posedge) (_code  12 Enable04))
			(_register (NOTIFY_REG))
		)
		(_modpath parallel positive 0 26954
			(_port OCLK in posedge)
			(_port EOUT out posedge)
			(_datain E in posedge)
		)
		(_modpath parallel positive 0 26955
			(_port CLR in posedge)
			(_port EOUT out posedge)
		)
		(_tchk setup 0 26959
			(_port E (posedge))
			(_port OCLK (posedge) (_code  13 Enable11))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 26960
			(_port E (negedge))
			(_port OCLK (posedge) (_code  14 Enable11))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 26961
			(_port OCLK (posedge) (_code  15 Enable11))
			(_port E (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 26962
			(_port OCLK (posedge) (_code  16 Enable11))
			(_port E (negedge))
			(_register (NOTIFY_REG))
		)
		(_modpath parallel positive 0 26967
			(_port ICLK in posedge)
			(_port Y out posedge)
			(_datain YIN in posedge)
		)
		(_modpath parallel positive 0 26968
			(_port CLR in posedge)
			(_port Y out posedge)
		)
		(_tchk setup 0 26972
			(_port YIN (posedge))
			(_port ICLK (posedge) (_code  17 Enable21))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 26973
			(_port YIN (negedge))
			(_port ICLK (posedge) (_code  18 Enable21))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 26974
			(_port ICLK (posedge) (_code  19 Enable21))
			(_port YIN (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 26975
			(_port ICLK (posedge) (_code  20 Enable21))
			(_port YIN (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 26979
			(_port ICE (posedge))
			(_port ICLK (posedge) (_code  21 Enable25))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 26980
			(_port ICLK (posedge) (_code  22 Enable25))
			(_port ICE (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 26981
			(_port ICE (negedge))
			(_port ICLK (posedge) (_code  23 Enable25))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 26982
			(_port ICLK (posedge) (_code  24 Enable25))
			(_port ICE (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 26983
			(_port ICLK (posedge) (_code  25 Enable24))
			(_port CLR (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 26987
			(_port ICLK (posedge) (_code  26 Enable25))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 26988
			(_port ICLK (negedge) (_code  27 Enable25))
			(_register (NOTIFY_REG))
		)
		(_tchk recovery 0 26992
			(_port CLR (negedge))
			(_port ICLK (posedge) (_code  28 Enable24))
			(_register (NOTIFY_REG))
		)
	)
)
V 000048 56 3865 1268928664409 IOBI_IRP_ORP_ERP
(_unit IOBI_IRP_ORP_ERP
	(_specify
		(_specparam tpdLH_OCLK_to_DOUT real (0.1 0.1 0.1))
		(_specparam tpdHL_OCLK_to_DOUT real (0.1 0.1 0.1))
		(_specparam tpdLH_PRE_to_DOUT real (0.1 0.1 0.1))
		(_specparam tpdHL_PRE_to_DOUT real (0.1 0.1 0.1))
		(_specparam tpdLH_OCLK_to_EOUT real (0.1 0.1 0.1))
		(_specparam tpdHL_OCLK_to_EOUT real (0.1 0.1 0.1))
		(_specparam tpdLH_PRE_to_EOUT real (0.1 0.1 0.1))
		(_specparam tpdHL_PRE_to_EOUT real (0.1 0.1 0.1))
		(_specparam tpdLH_ICLK_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_ICLK_to_Y real (0.1 0.1 0.1))
		(_specparam tpdLH_PRE_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_PRE_to_Y real (0.1 0.1 0.1))
		(_specparam MacroType string \multi\)
		(_modpath parallel positive 0 27086
			(_port OCLK in posedge)
			(_port DOUT out posedge)
			(_datain D in posedge)
		)
		(_modpath parallel positive 0 27087
			(_port PRE in posedge)
			(_port DOUT out posedge)
		)
		(_tchk setup 0 27091
			(_port D (posedge))
			(_port OCLK (posedge) (_code  1 Enable01))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 27092
			(_port D (negedge))
			(_port OCLK (posedge) (_code  2 Enable01))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 27093
			(_port OCLK (posedge) (_code  3 Enable01))
			(_port D (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 27094
			(_port OCLK (posedge) (_code  4 Enable01))
			(_port D (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 27099
			(_port OCLK (posedge))
			(_port PRE (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 27103
			(_port OCLK (posedge) (_code  5 Enable05))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 27104
			(_port OCLK (negedge) (_code  6 Enable05))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 27105
			(_port PRE (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk recovery 0 27109
			(_port PRE (negedge))
			(_port OCLK (posedge))
			(_register (NOTIFY_REG))
		)
		(_modpath parallel positive 0 27114
			(_port OCLK in posedge)
			(_port EOUT out posedge)
			(_datain E in posedge)
		)
		(_modpath parallel positive 0 27115
			(_port PRE in posedge)
			(_port EOUT out posedge)
		)
		(_tchk setup 0 27119
			(_port E (posedge))
			(_port OCLK (posedge) (_code  7 Enable11))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 27120
			(_port E (negedge))
			(_port OCLK (posedge) (_code  8 Enable11))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 27121
			(_port OCLK (posedge) (_code  9 Enable11))
			(_port E (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 27122
			(_port OCLK (posedge) (_code  10 Enable11))
			(_port E (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 27127
			(_port OCLK (posedge))
			(_port PRE (negedge))
			(_register (NOTIFY_REG))
		)
		(_modpath parallel positive 0 27132
			(_port ICLK in posedge)
			(_port Y out posedge)
			(_datain YIN in posedge)
		)
		(_modpath parallel positive 0 27133
			(_port PRE in posedge)
			(_port Y out posedge)
		)
		(_tchk setup 0 27137
			(_port YIN (posedge))
			(_port ICLK (posedge) (_code  11 Enable21))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 27138
			(_port YIN (negedge))
			(_port ICLK (posedge) (_code  12 Enable21))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 27139
			(_port ICLK (posedge) (_code  13 Enable21))
			(_port YIN (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 27140
			(_port ICLK (posedge) (_code  14 Enable21))
			(_port YIN (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 27145
			(_port ICLK (posedge))
			(_port PRE (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 27149
			(_port ICLK (posedge) (_code  15 Enable25))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 27150
			(_port ICLK (negedge) (_code  16 Enable25))
			(_register (NOTIFY_REG))
		)
		(_tchk recovery 0 27153
			(_port PRE (negedge))
			(_port ICLK (posedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000050 56 4310 1268928664434 IOBI_IRP_OREP_EREP
(_unit IOBI_IRP_OREP_EREP
	(_specify
		(_specparam tpdLH_OCLK_to_DOUT real (0.1 0.1 0.1))
		(_specparam tpdHL_OCLK_to_DOUT real (0.1 0.1 0.1))
		(_specparam tpdLH_PRE_to_DOUT real (0.1 0.1 0.1))
		(_specparam tpdHL_PRE_to_DOUT real (0.1 0.1 0.1))
		(_specparam tpdLH_OCLK_to_EOUT real (0.1 0.1 0.1))
		(_specparam tpdHL_OCLK_to_EOUT real (0.1 0.1 0.1))
		(_specparam tpdLH_PRE_to_EOUT real (0.1 0.1 0.1))
		(_specparam tpdHL_PRE_to_EOUT real (0.1 0.1 0.1))
		(_specparam tpdLH_ICLK_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_ICLK_to_Y real (0.1 0.1 0.1))
		(_specparam tpdLH_PRE_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_PRE_to_Y real (0.1 0.1 0.1))
		(_specparam MacroType string \multi\)
		(_modpath parallel positive 0 27246
			(_port OCLK in posedge)
			(_port DOUT out posedge)
			(_datain D in posedge)
		)
		(_modpath parallel positive 0 27247
			(_port PRE in posedge)
			(_port DOUT out posedge)
		)
		(_tchk setup 0 27251
			(_port D (posedge))
			(_port OCLK (posedge) (_code  1 Enable01))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 27252
			(_port D (negedge))
			(_port OCLK (posedge) (_code  2 Enable01))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 27253
			(_port OCLK (posedge) (_code  3 Enable01))
			(_port D (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 27254
			(_port OCLK (posedge) (_code  4 Enable01))
			(_port D (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 27258
			(_port OCE (posedge))
			(_port OCLK (posedge) (_code  5 Enable05))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 27259
			(_port OCLK (posedge) (_code  6 Enable05))
			(_port OCE (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 27260
			(_port OCE (negedge))
			(_port OCLK (posedge) (_code  7 Enable05))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 27261
			(_port OCLK (posedge) (_code  8 Enable05))
			(_port OCE (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 27263
			(_port OCLK (posedge) (_code  9 Enable02))
			(_port PRE (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 27267
			(_port OCLK (posedge) (_code  10 Enable05))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 27268
			(_port OCLK (negedge) (_code  11 Enable05))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 27269
			(_port PRE (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk recovery 0 27273
			(_port PRE (negedge))
			(_port OCLK (posedge) (_code  12 Enable02))
			(_register (NOTIFY_REG))
		)
		(_modpath parallel positive 0 27277
			(_port OCLK in posedge)
			(_port EOUT out posedge)
			(_datain E in posedge)
		)
		(_modpath parallel positive 0 27278
			(_port PRE in posedge)
			(_port EOUT out posedge)
		)
		(_tchk setup 0 27282
			(_port E (posedge))
			(_port OCLK (posedge) (_code  13 Enable11))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 27283
			(_port E (negedge))
			(_port OCLK (posedge) (_code  14 Enable11))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 27284
			(_port OCLK (posedge) (_code  15 Enable11))
			(_port E (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 27285
			(_port OCLK (posedge) (_code  16 Enable11))
			(_port E (negedge))
			(_register (NOTIFY_REG))
		)
		(_modpath parallel positive 0 27289
			(_port ICLK in posedge)
			(_port Y out posedge)
			(_datain YIN in posedge)
		)
		(_modpath parallel positive 0 27290
			(_port PRE in posedge)
			(_port Y out posedge)
		)
		(_tchk setup 0 27294
			(_port YIN (posedge))
			(_port ICLK (posedge) (_code  17 Enable21))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 27295
			(_port YIN (negedge))
			(_port ICLK (posedge) (_code  18 Enable21))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 27296
			(_port ICLK (posedge) (_code  19 Enable21))
			(_port YIN (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 27297
			(_port ICLK (posedge) (_code  20 Enable21))
			(_port YIN (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 27302
			(_port ICLK (posedge))
			(_port PRE (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 27306
			(_port ICLK (posedge) (_code  21 Enable25))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 27307
			(_port ICLK (negedge) (_code  22 Enable25))
			(_register (NOTIFY_REG))
		)
		(_tchk recovery 0 27311
			(_port PRE (negedge))
			(_port ICLK (posedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000049 56 4309 1268928664439 IOBI_IREP_ORP_ERP
(_unit IOBI_IREP_ORP_ERP
	(_specify
		(_specparam tpdLH_OCLK_to_DOUT real (0.1 0.1 0.1))
		(_specparam tpdHL_OCLK_to_DOUT real (0.1 0.1 0.1))
		(_specparam tpdLH_PRE_to_DOUT real (0.1 0.1 0.1))
		(_specparam tpdHL_PRE_to_DOUT real (0.1 0.1 0.1))
		(_specparam tpdLH_OCLK_to_EOUT real (0.1 0.1 0.1))
		(_specparam tpdHL_OCLK_to_EOUT real (0.1 0.1 0.1))
		(_specparam tpdLH_PRE_to_EOUT real (0.1 0.1 0.1))
		(_specparam tpdHL_PRE_to_EOUT real (0.1 0.1 0.1))
		(_specparam tpdLH_ICLK_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_ICLK_to_Y real (0.1 0.1 0.1))
		(_specparam tpdLH_PRE_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_PRE_to_Y real (0.1 0.1 0.1))
		(_specparam MacroType string \multi\)
		(_modpath parallel positive 0 27403
			(_port OCLK in posedge)
			(_port DOUT out posedge)
			(_datain D in posedge)
		)
		(_modpath parallel positive 0 27404
			(_port PRE in posedge)
			(_port DOUT out posedge)
		)
		(_tchk setup 0 27408
			(_port D (posedge))
			(_port OCLK (posedge) (_code  1 Enable01))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 27409
			(_port D (negedge))
			(_port OCLK (posedge) (_code  2 Enable01))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 27410
			(_port OCLK (posedge) (_code  3 Enable01))
			(_port D (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 27411
			(_port OCLK (posedge) (_code  4 Enable01))
			(_port D (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 27415
			(_port OCLK (posedge))
			(_port PRE (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 27419
			(_port OCLK (posedge) (_code  5 Enable05))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 27420
			(_port OCLK (negedge) (_code  6 Enable05))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 27421
			(_port PRE (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk recovery 0 27425
			(_port PRE (negedge))
			(_port OCLK (posedge))
			(_register (NOTIFY_REG))
		)
		(_modpath parallel positive 0 27429
			(_port OCLK in posedge)
			(_port EOUT out posedge)
			(_datain E in posedge)
		)
		(_modpath parallel positive 0 27430
			(_port PRE in posedge)
			(_port EOUT out posedge)
		)
		(_tchk setup 0 27434
			(_port E (posedge))
			(_port OCLK (posedge) (_code  7 Enable11))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 27435
			(_port E (negedge))
			(_port OCLK (posedge) (_code  8 Enable11))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 27436
			(_port OCLK (posedge) (_code  9 Enable11))
			(_port E (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 27437
			(_port OCLK (posedge) (_code  10 Enable11))
			(_port E (negedge))
			(_register (NOTIFY_REG))
		)
		(_modpath parallel positive 0 27441
			(_port ICLK in posedge)
			(_port Y out posedge)
			(_datain YIN in posedge)
		)
		(_modpath parallel positive 0 27442
			(_port PRE in posedge)
			(_port Y out posedge)
		)
		(_tchk setup 0 27446
			(_port YIN (posedge))
			(_port ICLK (posedge) (_code  11 Enable21))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 27447
			(_port YIN (negedge))
			(_port ICLK (posedge) (_code  12 Enable21))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 27448
			(_port ICLK (posedge) (_code  13 Enable21))
			(_port YIN (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 27449
			(_port ICLK (posedge) (_code  14 Enable21))
			(_port YIN (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 27453
			(_port ICE (posedge))
			(_port ICLK (posedge) (_code  15 Enable25))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 27454
			(_port ICLK (posedge) (_code  16 Enable25))
			(_port ICE (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 27455
			(_port ICE (negedge))
			(_port ICLK (posedge) (_code  17 Enable25))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 27456
			(_port ICLK (posedge) (_code  18 Enable25))
			(_port ICE (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 27458
			(_port ICLK (posedge) (_code  19 Enable22))
			(_port PRE (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 27462
			(_port ICLK (posedge) (_code  20 Enable25))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 27463
			(_port ICLK (negedge) (_code  21 Enable25))
			(_register (NOTIFY_REG))
		)
		(_tchk recovery 0 27467
			(_port PRE (negedge))
			(_port ICLK (posedge) (_code  22 Enable22))
			(_register (NOTIFY_REG))
		)
	)
)
V 000051 56 4859 1268928664450 IOBI_IREP_OREP_EREP
(_unit IOBI_IREP_OREP_EREP
	(_specify
		(_specparam tpdLH_OCLK_to_DOUT real (0.1 0.1 0.1))
		(_specparam tpdHL_OCLK_to_DOUT real (0.1 0.1 0.1))
		(_specparam tpdLH_PRE_to_DOUT real (0.1 0.1 0.1))
		(_specparam tpdHL_PRE_to_DOUT real (0.1 0.1 0.1))
		(_specparam tpdLH_OCLK_to_EOUT real (0.1 0.1 0.1))
		(_specparam tpdHL_OCLK_to_EOUT real (0.1 0.1 0.1))
		(_specparam tpdLH_PRE_to_EOUT real (0.1 0.1 0.1))
		(_specparam tpdHL_PRE_to_EOUT real (0.1 0.1 0.1))
		(_specparam tpdLH_ICLK_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_ICLK_to_Y real (0.1 0.1 0.1))
		(_specparam tpdLH_PRE_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_PRE_to_Y real (0.1 0.1 0.1))
		(_specparam MacroType string \multi\)
		(_modpath parallel positive 0 27567
			(_port OCLK in posedge)
			(_port DOUT out posedge)
			(_datain D in posedge)
		)
		(_modpath parallel positive 0 27568
			(_port PRE in posedge)
			(_port DOUT out posedge)
		)
		(_tchk setup 0 27572
			(_port D (posedge))
			(_port OCLK (posedge) (_code  1 Enable01))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 27573
			(_port D (negedge))
			(_port OCLK (posedge) (_code  2 Enable01))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 27574
			(_port OCLK (posedge) (_code  3 Enable01))
			(_port D (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 27575
			(_port OCLK (posedge) (_code  4 Enable01))
			(_port D (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 27579
			(_port OCE (posedge))
			(_port OCLK (posedge) (_code  5 Enable05))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 27580
			(_port OCLK (posedge) (_code  6 Enable05))
			(_port OCE (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 27581
			(_port OCE (negedge))
			(_port OCLK (posedge) (_code  7 Enable05))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 27582
			(_port OCLK (posedge) (_code  8 Enable05))
			(_port OCE (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 27584
			(_port OCLK (posedge) (_code  9 Enable02))
			(_port PRE (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 27588
			(_port OCLK (posedge) (_code  10 Enable05))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 27589
			(_port OCLK (negedge) (_code  11 Enable05))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 27590
			(_port PRE (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk recovery 0 27594
			(_port PRE (negedge))
			(_port OCLK (posedge) (_code  12 Enable02))
			(_register (NOTIFY_REG))
		)
		(_modpath parallel positive 0 27599
			(_port OCLK in posedge)
			(_port EOUT out posedge)
			(_datain E in posedge)
		)
		(_modpath parallel positive 0 27600
			(_port PRE in posedge)
			(_port EOUT out posedge)
		)
		(_tchk setup 0 27604
			(_port E (posedge))
			(_port OCLK (posedge) (_code  13 Enable11))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 27605
			(_port E (negedge))
			(_port OCLK (posedge) (_code  14 Enable11))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 27606
			(_port OCLK (posedge) (_code  15 Enable11))
			(_port E (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 27607
			(_port OCLK (posedge) (_code  16 Enable11))
			(_port E (negedge))
			(_register (NOTIFY_REG))
		)
		(_modpath parallel positive 0 27612
			(_port ICLK in posedge)
			(_port Y out posedge)
			(_datain YIN in posedge)
		)
		(_modpath parallel positive 0 27613
			(_port PRE in posedge)
			(_port Y out posedge)
		)
		(_tchk setup 0 27617
			(_port YIN (posedge))
			(_port ICLK (posedge) (_code  17 Enable21))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 27618
			(_port YIN (negedge))
			(_port ICLK (posedge) (_code  18 Enable21))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 27619
			(_port ICLK (posedge) (_code  19 Enable21))
			(_port YIN (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 27620
			(_port ICLK (posedge) (_code  20 Enable21))
			(_port YIN (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 27624
			(_port ICE (posedge))
			(_port ICLK (posedge) (_code  21 Enable25))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 27625
			(_port ICLK (posedge) (_code  22 Enable25))
			(_port ICE (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 27626
			(_port ICE (negedge))
			(_port ICLK (posedge) (_code  23 Enable25))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 27627
			(_port ICLK (posedge) (_code  24 Enable25))
			(_port ICE (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 27629
			(_port ICLK (posedge) (_code  25 Enable22))
			(_port PRE (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 27633
			(_port ICLK (posedge) (_code  26 Enable25))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 27634
			(_port ICLK (negedge) (_code  27 Enable25))
			(_register (NOTIFY_REG))
		)
		(_tchk recovery 0 27638
			(_port PRE (negedge))
			(_port ICLK (posedge) (_code  28 Enable22))
			(_register (NOTIFY_REG))
		)
	)
)
V 000039 56 447 1268928664455 IOPAD_IN
(_unit IOPAD_IN
	(_specify
		(_specparam tpdLH_PAD_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_PAD_to_Y real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_specparam PATHPULSE$PAD$Y real 0.1)
		(_modpath parallel unknown 0 27679
			(_port PAD in )
			(_port Y out )
		)
		(_tchk width 0 27681
			(_port PAD (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 27682
			(_port PAD (posedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000040 56 755 1268928664460 IOPADP_IN
(_unit IOPADP_IN
	(_specify
		(_specparam LibName string \smartfusion\)
		(_specparam InputLoad$PAD integer 1)
		(_specparam OutputLoad$Y integer 0)
		(_specparam MacroType string \io\)
		(_specparam PATHPULSE$N2PIN$Y real 0.1)
		(_specparam PATHPULSE$PAD$Y real 0.1)
		(_modpath parallel unknown 0 27720
			(_port PAD in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 27721
			(_port N2PIN in )
			(_port Y out )
		)
		(_tchk width 0 27724
			(_port N2PIN (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 27725
			(_port N2PIN (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 27726
			(_port PAD (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 27727
			(_port PAD (posedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000040 56 479 1268928664466 IOPADN_IN
(_unit IOPADN_IN
	(_specify
		(_specparam LibName string \smartfusion\)
		(_specparam InputLoad$PAD integer 1)
		(_specparam OutputLoad$Y integer 0)
		(_specparam MacroType string \io\)
		(_specparam PATHPULSE$PAD$N2POUT real 0.1)
		(_modpath parallel unknown 0 27765
			(_port PAD in )
			(_port N2POUT out )
		)
		(_tchk width 0 27767
			(_port PAD (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 27768
			(_port PAD (posedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000041 56 1012 1268928664480 IOPAD_TRI
(_unit IOPAD_TRI
	(_specify
		(_specparam tpdLH_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHL_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdLZ_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZL_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHZ_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZH_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdLH_D_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHL_D_to_PAD real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_specparam PATHPULSE$D$PAD real 0.1)
		(_specparam PATHPULSE$E$PAD real 0.1)
		(_modpath parallel unknown 0 27814
			(_port E in )
			(_port PAD out )
		)
		(_modpath parallel unknown 0 27816
			(_port D in )
			(_port PAD out )
		)
		(_tchk width 0 27819
			(_port D (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 27820
			(_port D (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 27821
			(_port E (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 27822
			(_port E (posedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000041 56 777 1268928664485 IOPADP_TRI
(_unit IOPADP_TRI
	(_specify
		(_specparam LibName string \smartfusion\)
		(_specparam OutputLoad$PAD integer 0)
		(_specparam InputLoad$D integer 1)
		(_specparam InputLoad$E integer 1)
		(_specparam MacroType string \io\)
		(_specparam PATHPULSE$D$PAD real 0.1)
		(_specparam PATHPULSE$E$PAD real 0.1)
		(_modpath parallel unknown 0 27862
			(_port E in )
			(_port PAD out )
		)
		(_modpath parallel unknown 0 27863
			(_port D in )
			(_port PAD out )
		)
		(_tchk width 0 27866
			(_port D (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 27867
			(_port D (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 27868
			(_port E (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 27869
			(_port E (posedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000041 56 782 1268928664513 IOPADN_TRI
(_unit IOPADN_TRI
	(_specify
		(_specparam LibName string \smartfusion\)
		(_specparam OutputLoad$PAD integer 0)
		(_specparam InputLoad$DB integer 1)
		(_specparam InputLoad$E integer 1)
		(_specparam MacroType string \io\)
		(_specparam PATHPULSE$DB$PAD real 0.1)
		(_specparam PATHPULSE$E$PAD real 0.1)
		(_modpath parallel unknown 0 27911
			(_port E in )
			(_port PAD out )
		)
		(_modpath parallel unknown 0 27912
			(_port DB in )
			(_port PAD out )
		)
		(_tchk width 0 27915
			(_port DB (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 27916
			(_port DB (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 27917
			(_port E (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 27918
			(_port E (posedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000040 56 1615 1268928664518 IOPAD_BI
(_unit IOPAD_BI
	(_specify
		(_specparam tpdLH_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHL_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdLZ_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZL_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHZ_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZH_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdLH_D_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHL_D_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdLH_PAD_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_PAD_to_Y real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_specparam PATHPULSE$D$PAD real 0.1)
		(_specparam PATHPULSE$E$PAD real 0.1)
		(_specparam PATHPULSE$D$Y real 0.1)
		(_specparam PATHPULSE$E$Y real 0.1)
		(_specparam PATHPULSE$PAD$Y real 0.1)
		(_modpath parallel unknown 0 27969
			(_port E in )
			(_port PAD out )
		)
		(_modpath parallel unknown 0 27971
			(_port D in )
			(_port PAD out )
		)
		(_modpath parallel unknown 0 27972
			(_port D in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 27973
			(_port E in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 27974
			(_port PAD in )
			(_port Y out )
		)
		(_tchk width 0 27980
			(_port PAD (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 27981
			(_port PAD (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 27982
			(_port D (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 27983
			(_port D (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 27984
			(_port E (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 27985
			(_port E (posedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000041 56 1962 1268928664523 IOPADP_BI
(_unit IOPADP_BI
	(_specify
		(_specparam tpdLH_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHL_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdLZ_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZL_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHZ_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZH_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdLH_D_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHL_D_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdLH_PAD_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_PAD_to_Y real (0.1 0.1 0.1))
		(_specparam tpdLH_N2PIN_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_N2PIN_to_Y real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_specparam PATHPULSE$D$PAD real 0.1)
		(_specparam PATHPULSE$E$PAD real 0.1)
		(_specparam PATHPULSE$PAD$Y real 0.1)
		(_specparam PATHPULSE$D$Y real 0.1)
		(_specparam PATHPULSE$E$Y real 0.1)
		(_modpath parallel unknown 0 28048
			(_port E in )
			(_port PAD out )
		)
		(_modpath parallel unknown 0 28049
			(_port D in )
			(_port PAD out )
		)
		(_modpath parallel unknown 0 28051
			(_port D in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 28052
			(_port E in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 28053
			(_port PAD in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 28054
			(_port N2PIN in )
			(_port Y out )
		)
		(_tchk width 0 28062
			(_port PAD (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 28063
			(_port PAD (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 28064
			(_port N2PIN (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 28065
			(_port N2PIN (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 28066
			(_port D (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 28067
			(_port D (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 28068
			(_port E (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 28069
			(_port E (posedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000041 56 1414 1268928664529 IOPADN_BI
(_unit IOPADN_BI
	(_specify
		(_specparam tpdLH_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHL_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdLZ_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZL_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHZ_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZH_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdLH_DB_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHL_DB_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdLH_PAD_to_N2POUT real (0.1 0.1 0.1))
		(_specparam tpdHL_PAD_to_N2POUT real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_specparam PATHPULSE$DB$PAD real 0.1)
		(_specparam PATHPULSE$E$PAD real 0.1)
		(_specparam PATHPULSE$PAD$N2POUT real 0.1)
		(_modpath parallel unknown 0 28122
			(_port E in )
			(_port PAD out )
		)
		(_modpath parallel unknown 0 28123
			(_port DB in )
			(_port PAD out )
		)
		(_modpath parallel unknown 0 28125
			(_port PAD in )
			(_port N2POUT out )
		)
		(_tchk width 0 28131
			(_port PAD (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 28132
			(_port PAD (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 28133
			(_port DB (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 28134
			(_port DB (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 28135
			(_port E (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 28136
			(_port E (posedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000041 56 449 1268928664534 IOPAD_IN_U
(_unit IOPAD_IN_U
	(_specify
		(_specparam tpdLH_PAD_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_PAD_to_Y real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_specparam PATHPULSE$PAD$Y real 0.1)
		(_modpath parallel unknown 0 28178
			(_port PAD in )
			(_port Y out )
		)
		(_tchk width 0 28180
			(_port PAD (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 28181
			(_port PAD (posedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000041 56 449 1268928664544 IOPAD_IN_D
(_unit IOPAD_IN_D
	(_specify
		(_specparam tpdLH_PAD_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_PAD_to_Y real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_specparam PATHPULSE$PAD$Y real 0.1)
		(_modpath parallel unknown 0 28222
			(_port PAD in )
			(_port Y out )
		)
		(_tchk width 0 28224
			(_port PAD (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 28225
			(_port PAD (posedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000043 56 1014 1268928664560 IOPAD_TRI_U
(_unit IOPAD_TRI_U
	(_specify
		(_specparam tpdLH_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHL_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdLZ_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZL_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHZ_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZH_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdLH_D_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHL_D_to_PAD real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_specparam PATHPULSE$D$PAD real 0.1)
		(_specparam PATHPULSE$E$PAD real 0.1)
		(_modpath parallel unknown 0 28272
			(_port E in )
			(_port PAD out )
		)
		(_modpath parallel unknown 0 28274
			(_port D in )
			(_port PAD out )
		)
		(_tchk width 0 28277
			(_port D (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 28278
			(_port D (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 28279
			(_port E (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 28280
			(_port E (posedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000043 56 1014 1268928664590 IOPAD_TRI_D
(_unit IOPAD_TRI_D
	(_specify
		(_specparam tpdLH_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHL_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdLZ_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZL_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHZ_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZH_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdLH_D_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHL_D_to_PAD real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_specparam PATHPULSE$D$PAD real 0.1)
		(_specparam PATHPULSE$E$PAD real 0.1)
		(_modpath parallel unknown 0 28328
			(_port E in )
			(_port PAD out )
		)
		(_modpath parallel unknown 0 28330
			(_port D in )
			(_port PAD out )
		)
		(_tchk width 0 28333
			(_port D (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 28334
			(_port D (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 28335
			(_port E (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 28336
			(_port E (posedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000042 56 1617 1268928664595 IOPAD_BI_U
(_unit IOPAD_BI_U
	(_specify
		(_specparam tpdLH_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHL_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdLZ_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZL_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHZ_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZH_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdLH_D_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHL_D_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdLH_PAD_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_PAD_to_Y real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_specparam PATHPULSE$D$PAD real 0.1)
		(_specparam PATHPULSE$E$PAD real 0.1)
		(_specparam PATHPULSE$D$Y real 0.1)
		(_specparam PATHPULSE$E$Y real 0.1)
		(_specparam PATHPULSE$PAD$Y real 0.1)
		(_modpath parallel unknown 0 28388
			(_port E in )
			(_port PAD out )
		)
		(_modpath parallel unknown 0 28390
			(_port D in )
			(_port PAD out )
		)
		(_modpath parallel unknown 0 28391
			(_port D in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 28392
			(_port E in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 28393
			(_port PAD in )
			(_port Y out )
		)
		(_tchk width 0 28399
			(_port PAD (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 28400
			(_port PAD (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 28401
			(_port D (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 28402
			(_port D (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 28403
			(_port E (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 28404
			(_port E (posedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000042 56 1617 1268928664600 IOPAD_BI_D
(_unit IOPAD_BI_D
	(_specify
		(_specparam tpdLH_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHL_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdLZ_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZL_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHZ_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZH_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdLH_D_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHL_D_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdLH_PAD_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_PAD_to_Y real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_specparam PATHPULSE$D$PAD real 0.1)
		(_specparam PATHPULSE$E$PAD real 0.1)
		(_specparam PATHPULSE$D$Y real 0.1)
		(_specparam PATHPULSE$E$Y real 0.1)
		(_specparam PATHPULSE$PAD$Y real 0.1)
		(_modpath parallel unknown 0 28456
			(_port E in )
			(_port PAD out )
		)
		(_modpath parallel unknown 0 28458
			(_port D in )
			(_port PAD out )
		)
		(_modpath parallel unknown 0 28459
			(_port D in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 28460
			(_port E in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 28461
			(_port PAD in )
			(_port Y out )
		)
		(_tchk width 0 28467
			(_port PAD (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 28468
			(_port PAD (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 28469
			(_port D (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 28470
			(_port D (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 28471
			(_port E (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 28472
			(_port E (posedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000041 56 451 1268928664607 IOPADN_OUT
(_unit IOPADN_OUT
	(_specify
		(_specparam tpdLH_DB_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHL_DB_to_PAD real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_specparam PATHPULSE$DB$PAD real 0.1)
		(_modpath parallel unknown 0 28512
			(_port DB in )
			(_port PAD out )
		)
		(_tchk width 0 28515
			(_port DB (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 28516
			(_port DB (posedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000041 56 1420 1268928664622 BIBUF_F_2
(_unit BIBUF_F_2
	(_specify
		(_specparam tpdLH_E_to_PAD real (0.0 0.0 0.0))
		(_specparam tpdHL_E_to_PAD real (0.0 0.0 0.0))
		(_specparam tpdLZ_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZL_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHZ_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZH_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdLH_D_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHL_D_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdLH_PAD_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_PAD_to_Y real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 28566
			(_port E in )
			(_port PAD out )
		)
		(_modpath parallel unknown 0 28568
			(_port D in )
			(_port PAD out )
		)
		(_modpath parallel unknown 0 28569
			(_port D in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 28570
			(_port E in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 28571
			(_port PAD in )
			(_port Y out )
		)
		(_tchk width 0 28573
			(_port PAD (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 28574
			(_port PAD (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 28575
			(_port D (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 28576
			(_port D (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 28577
			(_port E (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 28578
			(_port E (posedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000042 56 1421 1268928664638 BIBUF_F_2D
(_unit BIBUF_F_2D
	(_specify
		(_specparam tpdLH_E_to_PAD real (0.0 0.0 0.0))
		(_specparam tpdHL_E_to_PAD real (0.0 0.0 0.0))
		(_specparam tpdLZ_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZL_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHZ_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZH_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdLH_D_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHL_D_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdLH_PAD_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_PAD_to_Y real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 28629
			(_port E in )
			(_port PAD out )
		)
		(_modpath parallel unknown 0 28631
			(_port D in )
			(_port PAD out )
		)
		(_modpath parallel unknown 0 28632
			(_port D in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 28633
			(_port E in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 28634
			(_port PAD in )
			(_port Y out )
		)
		(_tchk width 0 28636
			(_port PAD (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 28637
			(_port PAD (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 28638
			(_port D (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 28639
			(_port D (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 28640
			(_port E (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 28641
			(_port E (posedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000042 56 1421 1268928664643 BIBUF_F_2U
(_unit BIBUF_F_2U
	(_specify
		(_specparam tpdLH_E_to_PAD real (0.0 0.0 0.0))
		(_specparam tpdHL_E_to_PAD real (0.0 0.0 0.0))
		(_specparam tpdLZ_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZL_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHZ_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZH_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdLH_D_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHL_D_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdLH_PAD_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_PAD_to_Y real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 28692
			(_port E in )
			(_port PAD out )
		)
		(_modpath parallel unknown 0 28694
			(_port D in )
			(_port PAD out )
		)
		(_modpath parallel unknown 0 28695
			(_port D in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 28696
			(_port E in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 28697
			(_port PAD in )
			(_port Y out )
		)
		(_tchk width 0 28699
			(_port PAD (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 28700
			(_port PAD (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 28701
			(_port D (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 28702
			(_port D (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 28703
			(_port E (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 28704
			(_port E (posedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000041 56 1420 1268928664668 BIBUF_F_4
(_unit BIBUF_F_4
	(_specify
		(_specparam tpdLH_E_to_PAD real (0.0 0.0 0.0))
		(_specparam tpdHL_E_to_PAD real (0.0 0.0 0.0))
		(_specparam tpdLZ_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZL_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHZ_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZH_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdLH_D_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHL_D_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdLH_PAD_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_PAD_to_Y real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 28754
			(_port E in )
			(_port PAD out )
		)
		(_modpath parallel unknown 0 28756
			(_port D in )
			(_port PAD out )
		)
		(_modpath parallel unknown 0 28757
			(_port D in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 28758
			(_port E in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 28759
			(_port PAD in )
			(_port Y out )
		)
		(_tchk width 0 28761
			(_port PAD (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 28762
			(_port PAD (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 28763
			(_port D (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 28764
			(_port D (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 28765
			(_port E (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 28766
			(_port E (posedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000042 56 1421 1268928664673 BIBUF_F_4D
(_unit BIBUF_F_4D
	(_specify
		(_specparam tpdLH_E_to_PAD real (0.0 0.0 0.0))
		(_specparam tpdHL_E_to_PAD real (0.0 0.0 0.0))
		(_specparam tpdLZ_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZL_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHZ_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZH_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdLH_D_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHL_D_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdLH_PAD_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_PAD_to_Y real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 28817
			(_port E in )
			(_port PAD out )
		)
		(_modpath parallel unknown 0 28819
			(_port D in )
			(_port PAD out )
		)
		(_modpath parallel unknown 0 28820
			(_port D in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 28821
			(_port E in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 28822
			(_port PAD in )
			(_port Y out )
		)
		(_tchk width 0 28824
			(_port PAD (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 28825
			(_port PAD (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 28826
			(_port D (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 28827
			(_port D (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 28828
			(_port E (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 28829
			(_port E (posedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000042 56 1421 1268928664685 BIBUF_F_4U
(_unit BIBUF_F_4U
	(_specify
		(_specparam tpdLH_E_to_PAD real (0.0 0.0 0.0))
		(_specparam tpdHL_E_to_PAD real (0.0 0.0 0.0))
		(_specparam tpdLZ_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZL_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHZ_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZH_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdLH_D_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHL_D_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdLH_PAD_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_PAD_to_Y real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 28880
			(_port E in )
			(_port PAD out )
		)
		(_modpath parallel unknown 0 28882
			(_port D in )
			(_port PAD out )
		)
		(_modpath parallel unknown 0 28883
			(_port D in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 28884
			(_port E in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 28885
			(_port PAD in )
			(_port Y out )
		)
		(_tchk width 0 28887
			(_port PAD (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 28888
			(_port PAD (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 28889
			(_port D (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 28890
			(_port D (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 28891
			(_port E (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 28892
			(_port E (posedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000041 56 1420 1268928664700 BIBUF_F_6
(_unit BIBUF_F_6
	(_specify
		(_specparam tpdLH_E_to_PAD real (0.0 0.0 0.0))
		(_specparam tpdHL_E_to_PAD real (0.0 0.0 0.0))
		(_specparam tpdLZ_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZL_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHZ_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZH_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdLH_D_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHL_D_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdLH_PAD_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_PAD_to_Y real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 28942
			(_port E in )
			(_port PAD out )
		)
		(_modpath parallel unknown 0 28944
			(_port D in )
			(_port PAD out )
		)
		(_modpath parallel unknown 0 28945
			(_port D in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 28946
			(_port E in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 28947
			(_port PAD in )
			(_port Y out )
		)
		(_tchk width 0 28949
			(_port PAD (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 28950
			(_port PAD (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 28951
			(_port D (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 28952
			(_port D (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 28953
			(_port E (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 28954
			(_port E (posedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000042 56 1421 1268928664705 BIBUF_F_6D
(_unit BIBUF_F_6D
	(_specify
		(_specparam tpdLH_E_to_PAD real (0.0 0.0 0.0))
		(_specparam tpdHL_E_to_PAD real (0.0 0.0 0.0))
		(_specparam tpdLZ_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZL_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHZ_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZH_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdLH_D_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHL_D_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdLH_PAD_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_PAD_to_Y real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 29005
			(_port E in )
			(_port PAD out )
		)
		(_modpath parallel unknown 0 29007
			(_port D in )
			(_port PAD out )
		)
		(_modpath parallel unknown 0 29008
			(_port D in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 29009
			(_port E in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 29010
			(_port PAD in )
			(_port Y out )
		)
		(_tchk width 0 29012
			(_port PAD (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 29013
			(_port PAD (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 29014
			(_port D (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 29015
			(_port D (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 29016
			(_port E (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 29017
			(_port E (posedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000042 56 1421 1268928664710 BIBUF_F_6U
(_unit BIBUF_F_6U
	(_specify
		(_specparam tpdLH_E_to_PAD real (0.0 0.0 0.0))
		(_specparam tpdHL_E_to_PAD real (0.0 0.0 0.0))
		(_specparam tpdLZ_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZL_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHZ_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZH_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdLH_D_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHL_D_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdLH_PAD_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_PAD_to_Y real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 29068
			(_port E in )
			(_port PAD out )
		)
		(_modpath parallel unknown 0 29070
			(_port D in )
			(_port PAD out )
		)
		(_modpath parallel unknown 0 29071
			(_port D in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 29072
			(_port E in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 29073
			(_port PAD in )
			(_port Y out )
		)
		(_tchk width 0 29075
			(_port PAD (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 29076
			(_port PAD (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 29077
			(_port D (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 29078
			(_port D (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 29079
			(_port E (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 29080
			(_port E (posedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000041 56 1420 1268928664716 BIBUF_S_2
(_unit BIBUF_S_2
	(_specify
		(_specparam tpdLH_E_to_PAD real (0.0 0.0 0.0))
		(_specparam tpdHL_E_to_PAD real (0.0 0.0 0.0))
		(_specparam tpdLZ_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZL_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHZ_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZH_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdLH_D_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHL_D_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdLH_PAD_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_PAD_to_Y real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 29130
			(_port E in )
			(_port PAD out )
		)
		(_modpath parallel unknown 0 29132
			(_port D in )
			(_port PAD out )
		)
		(_modpath parallel unknown 0 29133
			(_port D in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 29134
			(_port E in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 29135
			(_port PAD in )
			(_port Y out )
		)
		(_tchk width 0 29137
			(_port PAD (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 29138
			(_port PAD (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 29139
			(_port D (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 29140
			(_port D (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 29141
			(_port E (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 29142
			(_port E (posedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000042 56 1421 1268928664721 BIBUF_S_2D
(_unit BIBUF_S_2D
	(_specify
		(_specparam tpdLH_E_to_PAD real (0.0 0.0 0.0))
		(_specparam tpdHL_E_to_PAD real (0.0 0.0 0.0))
		(_specparam tpdLZ_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZL_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHZ_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZH_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdLH_D_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHL_D_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdLH_PAD_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_PAD_to_Y real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 29193
			(_port E in )
			(_port PAD out )
		)
		(_modpath parallel unknown 0 29195
			(_port D in )
			(_port PAD out )
		)
		(_modpath parallel unknown 0 29196
			(_port D in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 29197
			(_port E in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 29198
			(_port PAD in )
			(_port Y out )
		)
		(_tchk width 0 29200
			(_port PAD (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 29201
			(_port PAD (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 29202
			(_port D (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 29203
			(_port D (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 29204
			(_port E (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 29205
			(_port E (posedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000042 56 1421 1268928664726 BIBUF_S_2U
(_unit BIBUF_S_2U
	(_specify
		(_specparam tpdLH_E_to_PAD real (0.0 0.0 0.0))
		(_specparam tpdHL_E_to_PAD real (0.0 0.0 0.0))
		(_specparam tpdLZ_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZL_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHZ_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZH_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdLH_D_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHL_D_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdLH_PAD_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_PAD_to_Y real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 29256
			(_port E in )
			(_port PAD out )
		)
		(_modpath parallel unknown 0 29258
			(_port D in )
			(_port PAD out )
		)
		(_modpath parallel unknown 0 29259
			(_port D in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 29260
			(_port E in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 29261
			(_port PAD in )
			(_port Y out )
		)
		(_tchk width 0 29263
			(_port PAD (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 29264
			(_port PAD (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 29265
			(_port D (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 29266
			(_port D (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 29267
			(_port E (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 29268
			(_port E (posedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000041 56 1420 1268928664732 BIBUF_S_4
(_unit BIBUF_S_4
	(_specify
		(_specparam tpdLH_E_to_PAD real (0.0 0.0 0.0))
		(_specparam tpdHL_E_to_PAD real (0.0 0.0 0.0))
		(_specparam tpdLZ_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZL_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHZ_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZH_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdLH_D_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHL_D_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdLH_PAD_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_PAD_to_Y real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 29318
			(_port E in )
			(_port PAD out )
		)
		(_modpath parallel unknown 0 29320
			(_port D in )
			(_port PAD out )
		)
		(_modpath parallel unknown 0 29321
			(_port D in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 29322
			(_port E in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 29323
			(_port PAD in )
			(_port Y out )
		)
		(_tchk width 0 29325
			(_port PAD (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 29326
			(_port PAD (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 29327
			(_port D (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 29328
			(_port D (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 29329
			(_port E (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 29330
			(_port E (posedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000042 56 1421 1268928664737 BIBUF_S_4D
(_unit BIBUF_S_4D
	(_specify
		(_specparam tpdLH_E_to_PAD real (0.0 0.0 0.0))
		(_specparam tpdHL_E_to_PAD real (0.0 0.0 0.0))
		(_specparam tpdLZ_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZL_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHZ_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZH_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdLH_D_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHL_D_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdLH_PAD_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_PAD_to_Y real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 29381
			(_port E in )
			(_port PAD out )
		)
		(_modpath parallel unknown 0 29383
			(_port D in )
			(_port PAD out )
		)
		(_modpath parallel unknown 0 29384
			(_port D in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 29385
			(_port E in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 29386
			(_port PAD in )
			(_port Y out )
		)
		(_tchk width 0 29388
			(_port PAD (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 29389
			(_port PAD (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 29390
			(_port D (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 29391
			(_port D (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 29392
			(_port E (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 29393
			(_port E (posedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000042 56 1421 1268928664742 BIBUF_S_4U
(_unit BIBUF_S_4U
	(_specify
		(_specparam tpdLH_E_to_PAD real (0.0 0.0 0.0))
		(_specparam tpdHL_E_to_PAD real (0.0 0.0 0.0))
		(_specparam tpdLZ_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZL_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHZ_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZH_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdLH_D_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHL_D_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdLH_PAD_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_PAD_to_Y real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 29444
			(_port E in )
			(_port PAD out )
		)
		(_modpath parallel unknown 0 29446
			(_port D in )
			(_port PAD out )
		)
		(_modpath parallel unknown 0 29447
			(_port D in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 29448
			(_port E in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 29449
			(_port PAD in )
			(_port Y out )
		)
		(_tchk width 0 29451
			(_port PAD (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 29452
			(_port PAD (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 29453
			(_port D (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 29454
			(_port D (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 29455
			(_port E (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 29456
			(_port E (posedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000041 56 1420 1268928664747 BIBUF_S_6
(_unit BIBUF_S_6
	(_specify
		(_specparam tpdLH_E_to_PAD real (0.0 0.0 0.0))
		(_specparam tpdHL_E_to_PAD real (0.0 0.0 0.0))
		(_specparam tpdLZ_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZL_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHZ_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZH_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdLH_D_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHL_D_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdLH_PAD_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_PAD_to_Y real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 29506
			(_port E in )
			(_port PAD out )
		)
		(_modpath parallel unknown 0 29508
			(_port D in )
			(_port PAD out )
		)
		(_modpath parallel unknown 0 29509
			(_port D in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 29510
			(_port E in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 29511
			(_port PAD in )
			(_port Y out )
		)
		(_tchk width 0 29513
			(_port PAD (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 29514
			(_port PAD (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 29515
			(_port D (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 29516
			(_port D (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 29517
			(_port E (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 29518
			(_port E (posedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000042 56 1421 1268928664752 BIBUF_S_6D
(_unit BIBUF_S_6D
	(_specify
		(_specparam tpdLH_E_to_PAD real (0.0 0.0 0.0))
		(_specparam tpdHL_E_to_PAD real (0.0 0.0 0.0))
		(_specparam tpdLZ_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZL_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHZ_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZH_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdLH_D_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHL_D_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdLH_PAD_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_PAD_to_Y real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 29569
			(_port E in )
			(_port PAD out )
		)
		(_modpath parallel unknown 0 29571
			(_port D in )
			(_port PAD out )
		)
		(_modpath parallel unknown 0 29572
			(_port D in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 29573
			(_port E in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 29574
			(_port PAD in )
			(_port Y out )
		)
		(_tchk width 0 29576
			(_port PAD (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 29577
			(_port PAD (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 29578
			(_port D (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 29579
			(_port D (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 29580
			(_port E (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 29581
			(_port E (posedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000042 56 1421 1268928664757 BIBUF_S_6U
(_unit BIBUF_S_6U
	(_specify
		(_specparam tpdLH_E_to_PAD real (0.0 0.0 0.0))
		(_specparam tpdHL_E_to_PAD real (0.0 0.0 0.0))
		(_specparam tpdLZ_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZL_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHZ_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZH_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdLH_D_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHL_D_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdLH_PAD_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_PAD_to_Y real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 29632
			(_port E in )
			(_port PAD out )
		)
		(_modpath parallel unknown 0 29634
			(_port D in )
			(_port PAD out )
		)
		(_modpath parallel unknown 0 29635
			(_port D in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 29636
			(_port E in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 29637
			(_port PAD in )
			(_port Y out )
		)
		(_tchk width 0 29639
			(_port PAD (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 29640
			(_port PAD (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 29641
			(_port D (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 29642
			(_port D (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 29643
			(_port E (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 29644
			(_port E (posedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000041 56 405 1268928664762 OUTBUF_F_2
(_unit OUTBUF_F_2
	(_specify
		(_specparam tpdLH_D_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHL_D_to_PAD real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 29683
			(_port D in )
			(_port PAD out )
		)
		(_tchk width 0 29685
			(_port D (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 29686
			(_port D (posedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000041 56 405 1268928664767 OUTBUF_F_4
(_unit OUTBUF_F_4
	(_specify
		(_specparam tpdLH_D_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHL_D_to_PAD real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 29725
			(_port D in )
			(_port PAD out )
		)
		(_tchk width 0 29727
			(_port D (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 29728
			(_port D (posedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000041 56 405 1268928664809 OUTBUF_F_6
(_unit OUTBUF_F_6
	(_specify
		(_specparam tpdLH_D_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHL_D_to_PAD real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 29767
			(_port D in )
			(_port PAD out )
		)
		(_tchk width 0 29769
			(_port D (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 29770
			(_port D (posedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000041 56 405 1268928664887 OUTBUF_S_2
(_unit OUTBUF_S_2
	(_specify
		(_specparam tpdLH_D_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHL_D_to_PAD real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 29809
			(_port D in )
			(_port PAD out )
		)
		(_tchk width 0 29811
			(_port D (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 29812
			(_port D (posedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000041 56 405 1268928664892 OUTBUF_S_4
(_unit OUTBUF_S_4
	(_specify
		(_specparam tpdLH_D_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHL_D_to_PAD real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 29851
			(_port D in )
			(_port PAD out )
		)
		(_tchk width 0 29853
			(_port D (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 29854
			(_port D (posedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000041 56 405 1268928664897 OUTBUF_S_6
(_unit OUTBUF_S_6
	(_specify
		(_specparam tpdLH_D_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHL_D_to_PAD real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 29893
			(_port D in )
			(_port PAD out )
		)
		(_tchk width 0 29895
			(_port D (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 29896
			(_port D (posedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000042 56 934 1268928664918 TRIBUFF_F_2
(_unit TRIBUFF_F_2
	(_specify
		(_specparam tpdLH_E_to_PAD real (0.0 0.0 0.0))
		(_specparam tpdHL_E_to_PAD real (0.0 0.0 0.0))
		(_specparam tpdLZ_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZL_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHZ_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZH_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdLH_D_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHL_D_to_PAD real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 29942
			(_port E in )
			(_port PAD out )
		)
		(_modpath parallel unknown 0 29944
			(_port D in )
			(_port PAD out )
		)
		(_tchk width 0 29946
			(_port D (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 29947
			(_port D (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 29948
			(_port E (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 29949
			(_port E (posedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000043 56 935 1268928664934 TRIBUFF_F_2D
(_unit TRIBUFF_F_2D
	(_specify
		(_specparam tpdLH_E_to_PAD real (0.0 0.0 0.0))
		(_specparam tpdHL_E_to_PAD real (0.0 0.0 0.0))
		(_specparam tpdLZ_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZL_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHZ_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZH_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdLH_D_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHL_D_to_PAD real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 29996
			(_port E in )
			(_port PAD out )
		)
		(_modpath parallel unknown 0 29998
			(_port D in )
			(_port PAD out )
		)
		(_tchk width 0 30000
			(_port D (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 30001
			(_port D (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 30002
			(_port E (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 30003
			(_port E (posedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000043 56 935 1268928664965 TRIBUFF_F_2U
(_unit TRIBUFF_F_2U
	(_specify
		(_specparam tpdLH_E_to_PAD real (0.0 0.0 0.0))
		(_specparam tpdHL_E_to_PAD real (0.0 0.0 0.0))
		(_specparam tpdLZ_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZL_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHZ_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZH_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdLH_D_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHL_D_to_PAD real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 30049
			(_port E in )
			(_port PAD out )
		)
		(_modpath parallel unknown 0 30051
			(_port D in )
			(_port PAD out )
		)
		(_tchk width 0 30053
			(_port D (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 30054
			(_port D (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 30055
			(_port E (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 30056
			(_port E (posedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000042 56 934 1268928664981 TRIBUFF_F_4
(_unit TRIBUFF_F_4
	(_specify
		(_specparam tpdLH_E_to_PAD real (0.0 0.0 0.0))
		(_specparam tpdHL_E_to_PAD real (0.0 0.0 0.0))
		(_specparam tpdLZ_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZL_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHZ_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZH_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdLH_D_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHL_D_to_PAD real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 30102
			(_port E in )
			(_port PAD out )
		)
		(_modpath parallel unknown 0 30104
			(_port D in )
			(_port PAD out )
		)
		(_tchk width 0 30106
			(_port D (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 30107
			(_port D (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 30108
			(_port E (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 30109
			(_port E (posedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000043 56 935 1268928664986 TRIBUFF_F_4D
(_unit TRIBUFF_F_4D
	(_specify
		(_specparam tpdLH_E_to_PAD real (0.0 0.0 0.0))
		(_specparam tpdHL_E_to_PAD real (0.0 0.0 0.0))
		(_specparam tpdLZ_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZL_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHZ_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZH_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdLH_D_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHL_D_to_PAD real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 30156
			(_port E in )
			(_port PAD out )
		)
		(_modpath parallel unknown 0 30158
			(_port D in )
			(_port PAD out )
		)
		(_tchk width 0 30160
			(_port D (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 30161
			(_port D (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 30162
			(_port E (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 30163
			(_port E (posedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000043 56 935 1268928664991 TRIBUFF_F_4U
(_unit TRIBUFF_F_4U
	(_specify
		(_specparam tpdLH_E_to_PAD real (0.0 0.0 0.0))
		(_specparam tpdHL_E_to_PAD real (0.0 0.0 0.0))
		(_specparam tpdLZ_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZL_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHZ_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZH_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdLH_D_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHL_D_to_PAD real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 30210
			(_port E in )
			(_port PAD out )
		)
		(_modpath parallel unknown 0 30212
			(_port D in )
			(_port PAD out )
		)
		(_tchk width 0 30214
			(_port D (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 30215
			(_port D (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 30216
			(_port E (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 30217
			(_port E (posedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000042 56 934 1268928665012 TRIBUFF_F_6
(_unit TRIBUFF_F_6
	(_specify
		(_specparam tpdLH_E_to_PAD real (0.0 0.0 0.0))
		(_specparam tpdHL_E_to_PAD real (0.0 0.0 0.0))
		(_specparam tpdLZ_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZL_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHZ_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZH_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdLH_D_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHL_D_to_PAD real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 30263
			(_port E in )
			(_port PAD out )
		)
		(_modpath parallel unknown 0 30265
			(_port D in )
			(_port PAD out )
		)
		(_tchk width 0 30267
			(_port D (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 30268
			(_port D (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 30269
			(_port E (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 30270
			(_port E (posedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000043 56 935 1268928665028 TRIBUFF_F_6D
(_unit TRIBUFF_F_6D
	(_specify
		(_specparam tpdLH_E_to_PAD real (0.0 0.0 0.0))
		(_specparam tpdHL_E_to_PAD real (0.0 0.0 0.0))
		(_specparam tpdLZ_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZL_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHZ_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZH_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdLH_D_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHL_D_to_PAD real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 30317
			(_port E in )
			(_port PAD out )
		)
		(_modpath parallel unknown 0 30319
			(_port D in )
			(_port PAD out )
		)
		(_tchk width 0 30321
			(_port D (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 30322
			(_port D (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 30323
			(_port E (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 30324
			(_port E (posedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000043 56 935 1268928665033 TRIBUFF_F_6U
(_unit TRIBUFF_F_6U
	(_specify
		(_specparam tpdLH_E_to_PAD real (0.0 0.0 0.0))
		(_specparam tpdHL_E_to_PAD real (0.0 0.0 0.0))
		(_specparam tpdLZ_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZL_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHZ_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZH_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdLH_D_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHL_D_to_PAD real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 30371
			(_port E in )
			(_port PAD out )
		)
		(_modpath parallel unknown 0 30373
			(_port D in )
			(_port PAD out )
		)
		(_tchk width 0 30375
			(_port D (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 30376
			(_port D (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 30377
			(_port E (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 30378
			(_port E (posedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000042 56 934 1268928665038 TRIBUFF_S_2
(_unit TRIBUFF_S_2
	(_specify
		(_specparam tpdLH_E_to_PAD real (0.0 0.0 0.0))
		(_specparam tpdHL_E_to_PAD real (0.0 0.0 0.0))
		(_specparam tpdLZ_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZL_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHZ_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZH_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdLH_D_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHL_D_to_PAD real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 30424
			(_port E in )
			(_port PAD out )
		)
		(_modpath parallel unknown 0 30426
			(_port D in )
			(_port PAD out )
		)
		(_tchk width 0 30428
			(_port D (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 30429
			(_port D (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 30430
			(_port E (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 30431
			(_port E (posedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000043 56 935 1268928665043 TRIBUFF_S_2D
(_unit TRIBUFF_S_2D
	(_specify
		(_specparam tpdLH_E_to_PAD real (0.0 0.0 0.0))
		(_specparam tpdHL_E_to_PAD real (0.0 0.0 0.0))
		(_specparam tpdLZ_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZL_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHZ_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZH_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdLH_D_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHL_D_to_PAD real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 30478
			(_port E in )
			(_port PAD out )
		)
		(_modpath parallel unknown 0 30480
			(_port D in )
			(_port PAD out )
		)
		(_tchk width 0 30482
			(_port D (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 30483
			(_port D (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 30484
			(_port E (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 30485
			(_port E (posedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000043 56 935 1268928665059 TRIBUFF_S_2U
(_unit TRIBUFF_S_2U
	(_specify
		(_specparam tpdLH_E_to_PAD real (0.0 0.0 0.0))
		(_specparam tpdHL_E_to_PAD real (0.0 0.0 0.0))
		(_specparam tpdLZ_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZL_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHZ_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZH_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdLH_D_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHL_D_to_PAD real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 30532
			(_port E in )
			(_port PAD out )
		)
		(_modpath parallel unknown 0 30534
			(_port D in )
			(_port PAD out )
		)
		(_tchk width 0 30536
			(_port D (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 30537
			(_port D (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 30538
			(_port E (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 30539
			(_port E (posedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000042 56 934 1268928665074 TRIBUFF_S_4
(_unit TRIBUFF_S_4
	(_specify
		(_specparam tpdLH_E_to_PAD real (0.0 0.0 0.0))
		(_specparam tpdHL_E_to_PAD real (0.0 0.0 0.0))
		(_specparam tpdLZ_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZL_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHZ_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZH_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdLH_D_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHL_D_to_PAD real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 30585
			(_port E in )
			(_port PAD out )
		)
		(_modpath parallel unknown 0 30587
			(_port D in )
			(_port PAD out )
		)
		(_tchk width 0 30589
			(_port D (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 30590
			(_port D (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 30591
			(_port E (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 30592
			(_port E (posedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000043 56 935 1268928665106 TRIBUFF_S_4D
(_unit TRIBUFF_S_4D
	(_specify
		(_specparam tpdLH_E_to_PAD real (0.0 0.0 0.0))
		(_specparam tpdHL_E_to_PAD real (0.0 0.0 0.0))
		(_specparam tpdLZ_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZL_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHZ_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZH_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdLH_D_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHL_D_to_PAD real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 30639
			(_port E in )
			(_port PAD out )
		)
		(_modpath parallel unknown 0 30641
			(_port D in )
			(_port PAD out )
		)
		(_tchk width 0 30643
			(_port D (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 30644
			(_port D (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 30645
			(_port E (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 30646
			(_port E (posedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000043 56 935 1268928665138 TRIBUFF_S_4U
(_unit TRIBUFF_S_4U
	(_specify
		(_specparam tpdLH_E_to_PAD real (0.0 0.0 0.0))
		(_specparam tpdHL_E_to_PAD real (0.0 0.0 0.0))
		(_specparam tpdLZ_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZL_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHZ_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZH_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdLH_D_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHL_D_to_PAD real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 30693
			(_port E in )
			(_port PAD out )
		)
		(_modpath parallel unknown 0 30695
			(_port D in )
			(_port PAD out )
		)
		(_tchk width 0 30697
			(_port D (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 30698
			(_port D (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 30699
			(_port E (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 30700
			(_port E (posedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000042 56 934 1268928665143 TRIBUFF_S_6
(_unit TRIBUFF_S_6
	(_specify
		(_specparam tpdLH_E_to_PAD real (0.0 0.0 0.0))
		(_specparam tpdHL_E_to_PAD real (0.0 0.0 0.0))
		(_specparam tpdLZ_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZL_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHZ_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZH_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdLH_D_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHL_D_to_PAD real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 30746
			(_port E in )
			(_port PAD out )
		)
		(_modpath parallel unknown 0 30748
			(_port D in )
			(_port PAD out )
		)
		(_tchk width 0 30750
			(_port D (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 30751
			(_port D (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 30752
			(_port E (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 30753
			(_port E (posedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000043 56 935 1268928665148 TRIBUFF_S_6D
(_unit TRIBUFF_S_6D
	(_specify
		(_specparam tpdLH_E_to_PAD real (0.0 0.0 0.0))
		(_specparam tpdHL_E_to_PAD real (0.0 0.0 0.0))
		(_specparam tpdLZ_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZL_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHZ_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZH_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdLH_D_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHL_D_to_PAD real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 30800
			(_port E in )
			(_port PAD out )
		)
		(_modpath parallel unknown 0 30802
			(_port D in )
			(_port PAD out )
		)
		(_tchk width 0 30804
			(_port D (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 30805
			(_port D (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 30806
			(_port E (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 30807
			(_port E (posedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000043 56 935 1268928665153 TRIBUFF_S_6U
(_unit TRIBUFF_S_6U
	(_specify
		(_specparam tpdLH_E_to_PAD real (0.0 0.0 0.0))
		(_specparam tpdHL_E_to_PAD real (0.0 0.0 0.0))
		(_specparam tpdLZ_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZL_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHZ_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZH_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdLH_D_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHL_D_to_PAD real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 30854
			(_port E in )
			(_port PAD out )
		)
		(_modpath parallel unknown 0 30856
			(_port D in )
			(_port PAD out )
		)
		(_tchk width 0 30858
			(_port D (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 30859
			(_port D (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 30860
			(_port E (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 30861
			(_port E (posedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000035 56 237 1268928665168 BUFD
(_unit BUFD
	(_specify
		(_specparam tpdLH_A_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_A_to_Y real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 30899
			(_port A in )
			(_port Y out )
		)
	)
)
V 000035 56 237 1268928665173 INVD
(_unit INVD
	(_specify
		(_specparam tpdLH_A_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_A_to_Y real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 30936
			(_port A in )
			(_port Y out )
		)
	)
)
V 000038 56 837 1268928665178 IOIN_IR
(_unit IOIN_IR
	(_specify
		(_specparam tpdLH_ICLK_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_ICLK_to_Y real (0.1 0.1 0.1))
		(_modpath parallel positive 0 30985
			(_port ICLK in posedge)
			(_port Y out posedge)
			(_datain YIN in posedge)
		)
		(_tchk setup 0 30989
			(_port YIN (posedge))
			(_port ICLK (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 30990
			(_port YIN (negedge))
			(_port ICLK (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 30991
			(_port ICLK (posedge))
			(_port YIN (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 30992
			(_port ICLK (posedge))
			(_port YIN (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 30999
			(_port ICLK (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 31000
			(_port ICLK (negedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000040 56 1340 1268928665200 IOIN_IRE
(_unit IOIN_IRE
	(_specify
		(_specparam tpdLH_ICLK_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_ICLK_to_Y real (0.1 0.1 0.1))
		(_modpath parallel positive 0 31056
			(_port ICLK in posedge)
			(_port Y out posedge)
			(_datain YIN in posedge)
		)
		(_tchk setup 0 31060
			(_port YIN (posedge))
			(_port ICLK (posedge) (_code  1 Enable01))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 31061
			(_port YIN (negedge))
			(_port ICLK (posedge) (_code  2 Enable01))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 31062
			(_port ICLK (posedge) (_code  3 Enable01))
			(_port YIN (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 31063
			(_port ICLK (posedge) (_code  4 Enable01))
			(_port YIN (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 31067
			(_port ICE (posedge))
			(_port ICLK (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 31068
			(_port ICLK (posedge))
			(_port ICE (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 31069
			(_port ICE (negedge))
			(_port ICLK (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 31070
			(_port ICLK (posedge))
			(_port ICE (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 31074
			(_port ICLK (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 31075
			(_port ICLK (negedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000043 56 1019 1268928665205 IOTRI_OB_ER
(_unit IOTRI_OB_ER
	(_specify
		(_specparam tpdLH_D_to_DOUT real (0.1 0.1 0.1))
		(_specparam tpdHL_D_to_DOUT real (0.1 0.1 0.1))
		(_specparam tpdLH_OCLK_to_EOUT real (0.1 0.1 0.1))
		(_specparam tpdHL_OCLK_to_EOUT real (0.1 0.1 0.1))
		(_modpath parallel unknown 0 31134
			(_port D in )
			(_port DOUT out )
		)
		(_modpath parallel positive 0 31138
			(_port OCLK in posedge)
			(_port EOUT out posedge)
			(_datain E in posedge)
		)
		(_tchk setup 0 31142
			(_port E (posedge))
			(_port OCLK (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 31143
			(_port E (negedge))
			(_port OCLK (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 31144
			(_port OCLK (posedge))
			(_port E (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 31145
			(_port OCLK (posedge))
			(_port E (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 31152
			(_port OCLK (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 31153
			(_port OCLK (negedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000044 56 1522 1268928665210 IOTRI_OB_ERE
(_unit IOTRI_OB_ERE
	(_specify
		(_specparam tpdLH_D_to_DOUT real (0.1 0.1 0.1))
		(_specparam tpdHL_D_to_DOUT real (0.1 0.1 0.1))
		(_specparam tpdLH_OCLK_to_EOUT real (0.1 0.1 0.1))
		(_specparam tpdHL_OCLK_to_EOUT real (0.1 0.1 0.1))
		(_modpath parallel unknown 0 31215
			(_port D in )
			(_port DOUT out )
		)
		(_modpath parallel positive 0 31219
			(_port OCLK in posedge)
			(_port EOUT out posedge)
			(_datain E in posedge)
		)
		(_tchk setup 0 31223
			(_port E (posedge))
			(_port OCLK (posedge) (_code  1 Enable01))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 31224
			(_port E (negedge))
			(_port OCLK (posedge) (_code  2 Enable01))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 31225
			(_port OCLK (posedge) (_code  3 Enable01))
			(_port E (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 31226
			(_port OCLK (posedge) (_code  4 Enable01))
			(_port E (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 31230
			(_port OCE (posedge))
			(_port OCLK (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 31231
			(_port OCLK (posedge))
			(_port OCE (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 31232
			(_port OCE (negedge))
			(_port OCLK (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 31233
			(_port OCLK (posedge))
			(_port OCE (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 31237
			(_port OCLK (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 31238
			(_port OCLK (negedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000043 56 1019 1268928665216 IOTRI_OR_EB
(_unit IOTRI_OR_EB
	(_specify
		(_specparam tpdLH_E_to_EOUT real (0.1 0.1 0.1))
		(_specparam tpdHL_E_to_EOUT real (0.1 0.1 0.1))
		(_specparam tpdLH_OCLK_to_DOUT real (0.1 0.1 0.1))
		(_specparam tpdHL_OCLK_to_DOUT real (0.1 0.1 0.1))
		(_modpath parallel unknown 0 31297
			(_port E in )
			(_port EOUT out )
		)
		(_modpath parallel positive 0 31301
			(_port OCLK in posedge)
			(_port DOUT out posedge)
			(_datain D in posedge)
		)
		(_tchk setup 0 31305
			(_port D (posedge))
			(_port OCLK (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 31306
			(_port D (negedge))
			(_port OCLK (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 31307
			(_port OCLK (posedge))
			(_port D (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 31308
			(_port OCLK (posedge))
			(_port D (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 31315
			(_port OCLK (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 31316
			(_port OCLK (negedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000044 56 1522 1268928665221 IOTRI_ORE_EB
(_unit IOTRI_ORE_EB
	(_specify
		(_specparam tpdLH_E_to_EOUT real (0.1 0.1 0.1))
		(_specparam tpdHL_E_to_EOUT real (0.1 0.1 0.1))
		(_specparam tpdLH_OCLK_to_DOUT real (0.1 0.1 0.1))
		(_specparam tpdHL_OCLK_to_DOUT real (0.1 0.1 0.1))
		(_modpath parallel unknown 0 31378
			(_port E in )
			(_port EOUT out )
		)
		(_modpath parallel positive 0 31382
			(_port OCLK in posedge)
			(_port DOUT out posedge)
			(_datain D in posedge)
		)
		(_tchk setup 0 31386
			(_port D (posedge))
			(_port OCLK (posedge) (_code  1 Enable01))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 31387
			(_port D (negedge))
			(_port OCLK (posedge) (_code  2 Enable01))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 31388
			(_port OCLK (posedge) (_code  3 Enable01))
			(_port D (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 31389
			(_port OCLK (posedge) (_code  4 Enable01))
			(_port D (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 31393
			(_port OCE (posedge))
			(_port OCLK (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 31394
			(_port OCLK (posedge))
			(_port OCE (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 31395
			(_port OCE (negedge))
			(_port OCLK (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 31396
			(_port OCLK (posedge))
			(_port OCE (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 31400
			(_port OCLK (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 31401
			(_port OCLK (negedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000045 56 2107 1268928665226 IOTRI_ORE_ERE
(_unit IOTRI_ORE_ERE
	(_specify
		(_specparam tpdLH_OCLK_to_EOUT real (0.1 0.1 0.1))
		(_specparam tpdHL_OCLK_to_EOUT real (0.1 0.1 0.1))
		(_specparam tpdLH_OCLK_to_DOUT real (0.1 0.1 0.1))
		(_specparam tpdHL_OCLK_to_DOUT real (0.1 0.1 0.1))
		(_specparam MacroType string \multi\)
		(_modpath parallel positive 0 31476
			(_port OCLK in posedge)
			(_port EOUT out posedge)
			(_datain E in posedge)
		)
		(_tchk setup 0 31480
			(_port E (posedge))
			(_port OCLK (posedge) (_code  1 Enable01))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 31481
			(_port E (negedge))
			(_port OCLK (posedge) (_code  2 Enable01))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 31482
			(_port OCLK (posedge) (_code  3 Enable01))
			(_port E (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 31483
			(_port OCLK (posedge) (_code  4 Enable01))
			(_port E (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 31487
			(_port OCE (posedge))
			(_port OCLK (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 31488
			(_port OCLK (posedge))
			(_port OCE (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 31489
			(_port OCE (negedge))
			(_port OCLK (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 31490
			(_port OCLK (posedge))
			(_port OCE (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 31494
			(_port OCLK (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 31495
			(_port OCLK (negedge))
			(_register (NOTIFY_REG))
		)
		(_modpath parallel positive 0 31499
			(_port OCLK in posedge)
			(_port DOUT out posedge)
			(_datain D in posedge)
		)
		(_tchk setup 0 31503
			(_port D (posedge))
			(_port OCLK (posedge) (_code  5 Enable11))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 31504
			(_port D (negedge))
			(_port OCLK (posedge) (_code  6 Enable11))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 31505
			(_port OCLK (posedge) (_code  7 Enable11))
			(_port D (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 31506
			(_port OCLK (posedge) (_code  8 Enable11))
			(_port D (negedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000043 56 1523 1268928665231 IOTRI_OR_ER
(_unit IOTRI_OR_ER
	(_specify
		(_specparam tpdLH_OCLK_to_EOUT real (0.1 0.1 0.1))
		(_specparam tpdHL_OCLK_to_EOUT real (0.1 0.1 0.1))
		(_specparam tpdLH_OCLK_to_DOUT real (0.1 0.1 0.1))
		(_specparam tpdHL_OCLK_to_DOUT real (0.1 0.1 0.1))
		(_specparam MacroType string \multi\)
		(_modpath parallel positive 0 31567
			(_port OCLK in posedge)
			(_port EOUT out posedge)
			(_datain E in posedge)
		)
		(_tchk setup 0 31571
			(_port E (posedge))
			(_port OCLK (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 31572
			(_port E (negedge))
			(_port OCLK (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 31573
			(_port OCLK (posedge))
			(_port E (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 31574
			(_port OCLK (posedge))
			(_port E (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 31578
			(_port OCLK (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 31579
			(_port OCLK (negedge))
			(_register (NOTIFY_REG))
		)
		(_modpath parallel positive 0 31584
			(_port OCLK in posedge)
			(_port DOUT out posedge)
			(_datain D in posedge)
		)
		(_tchk setup 0 31588
			(_port D (posedge))
			(_port OCLK (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 31589
			(_port D (negedge))
			(_port OCLK (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 31590
			(_port OCLK (posedge))
			(_port D (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 31591
			(_port OCLK (posedge))
			(_port D (negedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000045 56 1237 1268928665236 IOBI_IB_OB_ER
(_unit IOBI_IB_OB_ER
	(_specify
		(_specparam tpdLH_D_to_DOUT real (0.1 0.1 0.1))
		(_specparam tpdHL_D_to_DOUT real (0.1 0.1 0.1))
		(_specparam tpdLH_YIN_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_YIN_to_Y real (0.1 0.1 0.1))
		(_specparam tpdLH_OCLK_to_EOUT real (0.1 0.1 0.1))
		(_specparam tpdHL_OCLK_to_EOUT real (0.1 0.1 0.1))
		(_specparam MacroType string \multi\)
		(_modpath parallel unknown 0 31653
			(_port D in )
			(_port DOUT out )
		)
		(_modpath parallel unknown 0 31658
			(_port YIN in )
			(_port Y out )
		)
		(_modpath parallel positive 0 31665
			(_port OCLK in posedge)
			(_port EOUT out posedge)
			(_datain E in posedge)
		)
		(_tchk setup 0 31669
			(_port E (posedge))
			(_port OCLK (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 31670
			(_port E (negedge))
			(_port OCLK (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 31671
			(_port OCLK (posedge))
			(_port E (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 31672
			(_port OCLK (posedge))
			(_port E (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 31679
			(_port OCLK (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 31680
			(_port OCLK (negedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000046 56 1740 1268928665241 IOBI_IB_OB_ERE
(_unit IOBI_IB_OB_ERE
	(_specify
		(_specparam tpdLH_D_to_DOUT real (0.1 0.1 0.1))
		(_specparam tpdHL_D_to_DOUT real (0.1 0.1 0.1))
		(_specparam tpdLH_YIN_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_YIN_to_Y real (0.1 0.1 0.1))
		(_specparam tpdLH_OCLK_to_EOUT real (0.1 0.1 0.1))
		(_specparam tpdHL_OCLK_to_EOUT real (0.1 0.1 0.1))
		(_specparam MacroType string \multi\)
		(_modpath parallel unknown 0 31752
			(_port D in )
			(_port DOUT out )
		)
		(_modpath parallel unknown 0 31757
			(_port YIN in )
			(_port Y out )
		)
		(_modpath parallel positive 0 31764
			(_port OCLK in posedge)
			(_port EOUT out posedge)
			(_datain E in posedge)
		)
		(_tchk setup 0 31768
			(_port E (posedge))
			(_port OCLK (posedge) (_code  1 Enable21))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 31769
			(_port E (negedge))
			(_port OCLK (posedge) (_code  2 Enable21))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 31770
			(_port OCLK (posedge) (_code  3 Enable21))
			(_port E (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 31771
			(_port OCLK (posedge) (_code  4 Enable21))
			(_port E (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 31775
			(_port OCE (posedge))
			(_port OCLK (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 31776
			(_port OCLK (posedge))
			(_port OCE (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 31777
			(_port OCE (negedge))
			(_port OCLK (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 31778
			(_port OCLK (posedge))
			(_port OCE (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 31782
			(_port OCLK (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 31783
			(_port OCLK (negedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000045 56 1099 1268928665246 IOBI_IB_OR_EB
(_unit IOBI_IB_OR_EB
	(_specify
		(_specparam tpdLH_E_to_EOUT real (0.1 0.1 0.1))
		(_specparam tpdHL_E_to_EOUT real (0.1 0.1 0.1))
		(_specparam tpdLH_OCLK_to_DOUT real (0.1 0.1 0.1))
		(_specparam tpdHL_OCLK_to_DOUT real (0.1 0.1 0.1))
		(_modpath parallel unknown 0 31844
			(_port E in )
			(_port EOUT out )
		)
		(_modpath parallel unknown 0 31846
			(_port YIN in )
			(_port Y out )
		)
		(_modpath parallel positive 0 31850
			(_port OCLK in posedge)
			(_port DOUT out posedge)
			(_datain D in posedge)
		)
		(_tchk setup 0 31854
			(_port D (posedge))
			(_port OCLK (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 31855
			(_port D (negedge))
			(_port OCLK (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 31856
			(_port OCLK (posedge))
			(_port D (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 31857
			(_port OCLK (posedge))
			(_port D (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 31864
			(_port OCLK (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 31865
			(_port OCLK (negedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000046 56 1740 1268928665251 IOBI_IB_ORE_EB
(_unit IOBI_IB_ORE_EB
	(_specify
		(_specparam tpdLH_E_to_EOUT real (0.1 0.1 0.1))
		(_specparam tpdHL_E_to_EOUT real (0.1 0.1 0.1))
		(_specparam tpdLH_YIN_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_YIN_to_Y real (0.1 0.1 0.1))
		(_specparam tpdLH_OCLK_to_DOUT real (0.1 0.1 0.1))
		(_specparam tpdHL_OCLK_to_DOUT real (0.1 0.1 0.1))
		(_specparam MacroType string \multi\)
		(_modpath parallel unknown 0 31939
			(_port E in )
			(_port EOUT out )
		)
		(_modpath parallel unknown 0 31944
			(_port YIN in )
			(_port Y out )
		)
		(_modpath parallel positive 0 31951
			(_port OCLK in posedge)
			(_port DOUT out posedge)
			(_datain D in posedge)
		)
		(_tchk setup 0 31955
			(_port D (posedge))
			(_port OCLK (posedge) (_code  1 Enable21))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 31956
			(_port D (negedge))
			(_port OCLK (posedge) (_code  2 Enable21))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 31957
			(_port OCLK (posedge) (_code  3 Enable21))
			(_port D (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 31958
			(_port OCLK (posedge) (_code  4 Enable21))
			(_port D (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 31962
			(_port OCE (posedge))
			(_port OCLK (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 31963
			(_port OCLK (posedge))
			(_port OCE (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 31964
			(_port OCE (negedge))
			(_port OCLK (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 31965
			(_port OCLK (posedge))
			(_port OCE (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 31969
			(_port OCLK (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 31970
			(_port OCLK (negedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000045 56 1701 1268928665256 IOBI_IB_OR_ER
(_unit IOBI_IB_OR_ER
	(_specify
		(_specparam tpdLH_YIN_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_YIN_to_Y real (0.1 0.1 0.1))
		(_specparam tpdLH_OCLK_to_DOUT real (0.1 0.1 0.1))
		(_specparam tpdHL_OCLK_to_DOUT real (0.1 0.1 0.1))
		(_specparam tpdLH_OCLK_to_EOUT real (0.1 0.1 0.1))
		(_specparam tpdHL_OCLK_to_EOUT real (0.1 0.1 0.1))
		(_specparam MacroType string \multi\)
		(_modpath parallel unknown 0 32035
			(_port YIN in )
			(_port Y out )
		)
		(_modpath parallel positive 0 32042
			(_port OCLK in posedge)
			(_port DOUT out posedge)
			(_datain D in posedge)
		)
		(_tchk setup 0 32046
			(_port D (posedge))
			(_port OCLK (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 32047
			(_port D (negedge))
			(_port OCLK (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 32048
			(_port OCLK (posedge))
			(_port D (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 32049
			(_port OCLK (posedge))
			(_port D (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 32056
			(_port OCLK (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 32057
			(_port OCLK (negedge))
			(_register (NOTIFY_REG))
		)
		(_modpath parallel positive 0 32062
			(_port OCLK in posedge)
			(_port EOUT out posedge)
			(_datain E in posedge)
		)
		(_tchk setup 0 32066
			(_port E (posedge))
			(_port OCLK (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 32067
			(_port E (negedge))
			(_port OCLK (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 32068
			(_port OCLK (posedge))
			(_port E (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 32069
			(_port OCLK (posedge))
			(_port E (negedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000047 56 2285 1268928665261 IOBI_IB_ORE_ERE
(_unit IOBI_IB_ORE_ERE
	(_specify
		(_specparam tpdLH_YIN_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_YIN_to_Y real (0.1 0.1 0.1))
		(_specparam tpdLH_OCLK_to_DOUT real (0.1 0.1 0.1))
		(_specparam tpdHL_OCLK_to_DOUT real (0.1 0.1 0.1))
		(_specparam tpdLH_OCLK_to_EOUT real (0.1 0.1 0.1))
		(_specparam tpdHL_OCLK_to_EOUT real (0.1 0.1 0.1))
		(_specparam MacroType string \multi\)
		(_modpath parallel unknown 0 32142
			(_port YIN in )
			(_port Y out )
		)
		(_modpath parallel positive 0 32147
			(_port OCLK in posedge)
			(_port DOUT out posedge)
			(_datain D in posedge)
		)
		(_tchk setup 0 32151
			(_port D (posedge))
			(_port OCLK (posedge) (_code  1 Enable11))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 32152
			(_port D (negedge))
			(_port OCLK (posedge) (_code  2 Enable11))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 32153
			(_port OCLK (posedge) (_code  3 Enable11))
			(_port D (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 32154
			(_port OCLK (posedge) (_code  4 Enable11))
			(_port D (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 32158
			(_port OCE (posedge))
			(_port OCLK (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 32159
			(_port OCLK (posedge))
			(_port OCE (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 32160
			(_port OCE (negedge))
			(_port OCLK (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 32161
			(_port OCLK (posedge))
			(_port OCE (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 32165
			(_port OCLK (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 32166
			(_port OCLK (negedge))
			(_register (NOTIFY_REG))
		)
		(_modpath parallel positive 0 32171
			(_port OCLK in posedge)
			(_port EOUT out posedge)
			(_datain E in posedge)
		)
		(_tchk setup 0 32175
			(_port E (posedge))
			(_port OCLK (posedge) (_code  5 Enable21))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 32176
			(_port E (negedge))
			(_port OCLK (posedge) (_code  6 Enable21))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 32177
			(_port OCLK (posedge) (_code  7 Enable21))
			(_port E (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 32178
			(_port OCLK (posedge) (_code  8 Enable21))
			(_port E (negedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000045 56 1241 1268928665266 IOBI_IR_OB_EB
(_unit IOBI_IR_OB_EB
	(_specify
		(_specparam tpdLH_D_to_DOUT real (0.1 0.1 0.1))
		(_specparam tpdHL_D_to_DOUT real (0.1 0.1 0.1))
		(_specparam tpdLH_E_to_EOUT real (0.1 0.1 0.1))
		(_specparam tpdHL_E_to_EOUT real (0.1 0.1 0.1))
		(_specparam tpdLH_ICLK_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_ICLK_to_Y real (0.1 0.1 0.1))
		(_specparam MacroType string \multi\)
		(_modpath parallel unknown 0 32238
			(_port D in )
			(_port DOUT out )
		)
		(_modpath parallel unknown 0 32243
			(_port E in )
			(_port EOUT out )
		)
		(_modpath parallel positive 0 32248
			(_port ICLK in posedge)
			(_port Y out posedge)
			(_datain YIN in posedge)
		)
		(_tchk setup 0 32252
			(_port YIN (posedge))
			(_port ICLK (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 32253
			(_port YIN (negedge))
			(_port ICLK (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 32254
			(_port ICLK (posedge))
			(_port YIN (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 32255
			(_port ICLK (posedge))
			(_port YIN (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 32262
			(_port ICLK (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 32263
			(_port ICLK (negedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000046 56 1744 1268928665271 IOBI_IRE_OB_EB
(_unit IOBI_IRE_OB_EB
	(_specify
		(_specparam tpdLH_D_to_DOUT real (0.1 0.1 0.1))
		(_specparam tpdHL_D_to_DOUT real (0.1 0.1 0.1))
		(_specparam tpdLH_E_to_EOUT real (0.1 0.1 0.1))
		(_specparam tpdHL_E_to_EOUT real (0.1 0.1 0.1))
		(_specparam tpdLH_ICLK_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_ICLK_to_Y real (0.1 0.1 0.1))
		(_specparam MacroType string \multi\)
		(_modpath parallel unknown 0 32332
			(_port D in )
			(_port DOUT out )
		)
		(_modpath parallel unknown 0 32336
			(_port E in )
			(_port EOUT out )
		)
		(_modpath parallel positive 0 32340
			(_port ICLK in posedge)
			(_port Y out posedge)
			(_datain YIN in posedge)
		)
		(_tchk setup 0 32344
			(_port YIN (posedge))
			(_port ICLK (posedge) (_code  1 Enable21))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 32345
			(_port YIN (negedge))
			(_port ICLK (posedge) (_code  2 Enable21))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 32346
			(_port ICLK (posedge) (_code  3 Enable21))
			(_port YIN (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 32347
			(_port ICLK (posedge) (_code  4 Enable21))
			(_port YIN (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 32351
			(_port ICE (posedge))
			(_port ICLK (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 32352
			(_port ICLK (posedge))
			(_port ICE (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 32353
			(_port ICE (negedge))
			(_port ICLK (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 32354
			(_port ICLK (posedge))
			(_port ICE (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 32358
			(_port ICLK (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 32359
			(_port ICLK (negedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000045 56 1867 1268928665276 IOBI_IR_OB_ER
(_unit IOBI_IR_OB_ER
	(_specify
		(_specparam tpdLH_D_to_DOUT real (0.1 0.1 0.1))
		(_specparam tpdHL_D_to_DOUT real (0.1 0.1 0.1))
		(_specparam tpdLH_OCLK_to_EOUT real (0.1 0.1 0.1))
		(_specparam tpdHL_OCLK_to_EOUT real (0.1 0.1 0.1))
		(_specparam tpdLH_ICLK_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_ICLK_to_Y real (0.1 0.1 0.1))
		(_specparam MacroType string \multi\)
		(_modpath parallel unknown 0 32426
			(_port D in )
			(_port DOUT out )
		)
		(_modpath parallel positive 0 32430
			(_port OCLK in posedge)
			(_port EOUT out posedge)
			(_datain E in posedge)
		)
		(_tchk setup 0 32434
			(_port E (posedge))
			(_port OCLK (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 32435
			(_port E (negedge))
			(_port OCLK (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 32436
			(_port OCLK (posedge))
			(_port E (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 32437
			(_port OCLK (posedge))
			(_port E (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 32444
			(_port OCLK (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 32445
			(_port OCLK (negedge))
			(_register (NOTIFY_REG))
		)
		(_modpath parallel positive 0 32450
			(_port ICLK in posedge)
			(_port Y out posedge)
			(_datain YIN in posedge)
		)
		(_tchk setup 0 32454
			(_port YIN (posedge))
			(_port ICLK (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 32455
			(_port YIN (negedge))
			(_port ICLK (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 32456
			(_port ICLK (posedge))
			(_port YIN (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 32457
			(_port ICLK (posedge))
			(_port YIN (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 32464
			(_port ICLK (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 32465
			(_port ICLK (negedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000046 56 2370 1268928665281 IOBI_IRE_OB_ER
(_unit IOBI_IRE_OB_ER
	(_specify
		(_specparam tpdLH_D_to_DOUT real (0.1 0.1 0.1))
		(_specparam tpdHL_D_to_DOUT real (0.1 0.1 0.1))
		(_specparam tpdLH_OCLK_to_EOUT real (0.1 0.1 0.1))
		(_specparam tpdHL_OCLK_to_EOUT real (0.1 0.1 0.1))
		(_specparam tpdLH_ICLK_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_ICLK_to_Y real (0.1 0.1 0.1))
		(_specparam MacroType string \multi\)
		(_modpath parallel unknown 0 32540
			(_port D in )
			(_port DOUT out )
		)
		(_modpath parallel positive 0 32545
			(_port OCLK in posedge)
			(_port EOUT out posedge)
			(_datain E in posedge)
		)
		(_tchk setup 0 32549
			(_port E (posedge))
			(_port OCLK (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 32550
			(_port E (negedge))
			(_port OCLK (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 32551
			(_port OCLK (posedge))
			(_port E (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 32552
			(_port OCLK (posedge))
			(_port E (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 32559
			(_port OCLK (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 32560
			(_port OCLK (negedge))
			(_register (NOTIFY_REG))
		)
		(_modpath parallel positive 0 32565
			(_port ICLK in posedge)
			(_port Y out posedge)
			(_datain YIN in posedge)
		)
		(_tchk setup 0 32569
			(_port YIN (posedge))
			(_port ICLK (posedge) (_code  1 Enable21))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 32570
			(_port YIN (negedge))
			(_port ICLK (posedge) (_code  2 Enable21))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 32571
			(_port ICLK (posedge) (_code  3 Enable21))
			(_port YIN (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 32572
			(_port ICLK (posedge) (_code  4 Enable21))
			(_port YIN (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 32576
			(_port ICE (posedge))
			(_port ICLK (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 32577
			(_port ICLK (posedge))
			(_port ICE (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 32578
			(_port ICE (negedge))
			(_port ICLK (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 32579
			(_port ICLK (posedge))
			(_port ICE (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 32583
			(_port ICLK (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 32584
			(_port ICLK (negedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000046 56 2370 1268928665286 IOBI_IR_OB_ERE
(_unit IOBI_IR_OB_ERE
	(_specify
		(_specparam tpdLH_D_to_DOUT real (0.1 0.1 0.1))
		(_specparam tpdHL_D_to_DOUT real (0.1 0.1 0.1))
		(_specparam tpdLH_OCLK_to_EOUT real (0.1 0.1 0.1))
		(_specparam tpdHL_OCLK_to_EOUT real (0.1 0.1 0.1))
		(_specparam tpdLH_ICLK_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_ICLK_to_Y real (0.1 0.1 0.1))
		(_specparam MacroType string \multi\)
		(_modpath parallel unknown 0 32656
			(_port D in )
			(_port DOUT out )
		)
		(_modpath parallel positive 0 32663
			(_port OCLK in posedge)
			(_port EOUT out posedge)
			(_datain E in posedge)
		)
		(_tchk setup 0 32667
			(_port E (posedge))
			(_port OCLK (posedge) (_code  1 Enable11))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 32668
			(_port E (negedge))
			(_port OCLK (posedge) (_code  2 Enable11))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 32669
			(_port OCLK (posedge) (_code  3 Enable11))
			(_port E (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 32670
			(_port OCLK (posedge) (_code  4 Enable11))
			(_port E (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 32674
			(_port OCE (posedge))
			(_port OCLK (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 32675
			(_port OCLK (posedge))
			(_port OCE (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 32676
			(_port OCE (negedge))
			(_port OCLK (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 32677
			(_port OCLK (posedge))
			(_port OCE (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 32681
			(_port OCLK (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 32682
			(_port OCLK (negedge))
			(_register (NOTIFY_REG))
		)
		(_modpath parallel positive 0 32687
			(_port ICLK in posedge)
			(_port Y out posedge)
			(_datain YIN in posedge)
		)
		(_tchk setup 0 32691
			(_port YIN (posedge))
			(_port ICLK (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 32692
			(_port YIN (negedge))
			(_port ICLK (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 32693
			(_port ICLK (posedge))
			(_port YIN (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 32694
			(_port ICLK (posedge))
			(_port YIN (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 32701
			(_port ICLK (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 32702
			(_port ICLK (negedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000047 56 2873 1268928665291 IOBI_IRE_OB_ERE
(_unit IOBI_IRE_OB_ERE
	(_specify
		(_specparam tpdLH_D_to_DOUT real (0.1 0.1 0.1))
		(_specparam tpdHL_D_to_DOUT real (0.1 0.1 0.1))
		(_specparam tpdLH_OCLK_to_EOUT real (0.1 0.1 0.1))
		(_specparam tpdHL_OCLK_to_EOUT real (0.1 0.1 0.1))
		(_specparam tpdLH_ICLK_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_ICLK_to_Y real (0.1 0.1 0.1))
		(_specparam MacroType string \multi\)
		(_modpath parallel unknown 0 32782
			(_port D in )
			(_port DOUT out )
		)
		(_modpath parallel positive 0 32786
			(_port OCLK in posedge)
			(_port EOUT out posedge)
			(_datain E in posedge)
		)
		(_tchk setup 0 32790
			(_port E (posedge))
			(_port OCLK (posedge) (_code  1 Enable11))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 32791
			(_port E (negedge))
			(_port OCLK (posedge) (_code  2 Enable11))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 32792
			(_port OCLK (posedge) (_code  3 Enable11))
			(_port E (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 32793
			(_port OCLK (posedge) (_code  4 Enable11))
			(_port E (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 32797
			(_port OCE (posedge))
			(_port OCLK (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 32798
			(_port OCLK (posedge))
			(_port OCE (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 32799
			(_port OCE (negedge))
			(_port OCLK (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 32800
			(_port OCLK (posedge))
			(_port OCE (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 32804
			(_port OCLK (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 32805
			(_port OCLK (negedge))
			(_register (NOTIFY_REG))
		)
		(_modpath parallel positive 0 32809
			(_port ICLK in posedge)
			(_port Y out posedge)
			(_datain YIN in posedge)
		)
		(_tchk setup 0 32813
			(_port YIN (posedge))
			(_port ICLK (posedge) (_code  5 Enable21))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 32814
			(_port YIN (negedge))
			(_port ICLK (posedge) (_code  6 Enable21))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 32815
			(_port ICLK (posedge) (_code  7 Enable21))
			(_port YIN (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 32816
			(_port ICLK (posedge) (_code  8 Enable21))
			(_port YIN (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 32820
			(_port ICE (posedge))
			(_port ICLK (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 32821
			(_port ICLK (posedge))
			(_port ICE (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 32822
			(_port ICE (negedge))
			(_port ICLK (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 32823
			(_port ICLK (posedge))
			(_port ICE (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 32827
			(_port ICLK (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 32828
			(_port ICLK (negedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000045 56 1867 1268928665296 IOBI_IR_OR_EB
(_unit IOBI_IR_OR_EB
	(_specify
		(_specparam tpdLH_E_to_EOUT real (0.1 0.1 0.1))
		(_specparam tpdHL_E_to_EOUT real (0.1 0.1 0.1))
		(_specparam tpdLH_OCLK_to_DOUT real (0.1 0.1 0.1))
		(_specparam tpdHL_OCLK_to_DOUT real (0.1 0.1 0.1))
		(_specparam tpdLH_ICLK_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_ICLK_to_Y real (0.1 0.1 0.1))
		(_specparam MacroType string \multi\)
		(_modpath parallel unknown 0 32893
			(_port E in )
			(_port EOUT out )
		)
		(_modpath parallel positive 0 32897
			(_port OCLK in posedge)
			(_port DOUT out posedge)
			(_datain D in posedge)
		)
		(_tchk setup 0 32901
			(_port D (posedge))
			(_port OCLK (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 32902
			(_port D (negedge))
			(_port OCLK (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 32903
			(_port OCLK (posedge))
			(_port D (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 32904
			(_port OCLK (posedge))
			(_port D (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 32911
			(_port OCLK (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 32912
			(_port OCLK (negedge))
			(_register (NOTIFY_REG))
		)
		(_modpath parallel positive 0 32916
			(_port ICLK in posedge)
			(_port Y out posedge)
			(_datain YIN in posedge)
		)
		(_tchk setup 0 32920
			(_port YIN (posedge))
			(_port ICLK (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 32921
			(_port YIN (negedge))
			(_port ICLK (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 32922
			(_port ICLK (posedge))
			(_port YIN (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 32923
			(_port ICLK (posedge))
			(_port YIN (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 32930
			(_port ICLK (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 32931
			(_port ICLK (negedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000046 56 2370 1268928665301 IOBI_IRE_OR_EB
(_unit IOBI_IRE_OR_EB
	(_specify
		(_specparam tpdLH_E_to_EOUT real (0.1 0.1 0.1))
		(_specparam tpdHL_E_to_EOUT real (0.1 0.1 0.1))
		(_specparam tpdLH_OCLK_to_DOUT real (0.1 0.1 0.1))
		(_specparam tpdHL_OCLK_to_DOUT real (0.1 0.1 0.1))
		(_specparam tpdLH_ICLK_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_ICLK_to_Y real (0.1 0.1 0.1))
		(_specparam MacroType string \multi\)
		(_modpath parallel unknown 0 33001
			(_port E in )
			(_port EOUT out )
		)
		(_modpath parallel positive 0 33006
			(_port OCLK in posedge)
			(_port DOUT out posedge)
			(_datain D in posedge)
		)
		(_tchk setup 0 33010
			(_port D (posedge))
			(_port OCLK (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 33011
			(_port D (negedge))
			(_port OCLK (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 33012
			(_port OCLK (posedge))
			(_port D (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 33013
			(_port OCLK (posedge))
			(_port D (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 33020
			(_port OCLK (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 33021
			(_port OCLK (negedge))
			(_register (NOTIFY_REG))
		)
		(_modpath parallel positive 0 33025
			(_port ICLK in posedge)
			(_port Y out posedge)
			(_datain YIN in posedge)
		)
		(_tchk setup 0 33029
			(_port YIN (posedge))
			(_port ICLK (posedge) (_code  1 Enable21))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 33030
			(_port YIN (negedge))
			(_port ICLK (posedge) (_code  2 Enable21))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 33031
			(_port ICLK (posedge) (_code  3 Enable21))
			(_port YIN (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 33032
			(_port ICLK (posedge) (_code  4 Enable21))
			(_port YIN (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 33036
			(_port ICE (posedge))
			(_port ICLK (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 33037
			(_port ICLK (posedge))
			(_port ICE (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 33038
			(_port ICE (negedge))
			(_port ICLK (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 33039
			(_port ICLK (posedge))
			(_port ICE (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 33043
			(_port ICLK (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 33044
			(_port ICLK (negedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000046 56 2370 1268928665306 IOBI_IR_ORE_EB
(_unit IOBI_IR_ORE_EB
	(_specify
		(_specparam tpdLH_E_to_EOUT real (0.1 0.1 0.1))
		(_specparam tpdHL_E_to_EOUT real (0.1 0.1 0.1))
		(_specparam tpdLH_OCLK_to_DOUT real (0.1 0.1 0.1))
		(_specparam tpdHL_OCLK_to_DOUT real (0.1 0.1 0.1))
		(_specparam tpdLH_ICLK_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_ICLK_to_Y real (0.1 0.1 0.1))
		(_specparam MacroType string \multi\)
		(_modpath parallel unknown 0 33113
			(_port E in )
			(_port EOUT out )
		)
		(_modpath parallel positive 0 33117
			(_port OCLK in posedge)
			(_port DOUT out posedge)
			(_datain D in posedge)
		)
		(_tchk setup 0 33121
			(_port D (posedge))
			(_port OCLK (posedge) (_code  1 Enable11))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 33122
			(_port D (negedge))
			(_port OCLK (posedge) (_code  2 Enable11))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 33123
			(_port OCLK (posedge) (_code  3 Enable11))
			(_port D (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 33124
			(_port OCLK (posedge) (_code  4 Enable11))
			(_port D (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 33128
			(_port OCE (posedge))
			(_port OCLK (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 33129
			(_port OCLK (posedge))
			(_port OCE (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 33130
			(_port OCE (negedge))
			(_port OCLK (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 33131
			(_port OCLK (posedge))
			(_port OCE (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 33135
			(_port OCLK (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 33136
			(_port OCLK (negedge))
			(_register (NOTIFY_REG))
		)
		(_modpath parallel positive 0 33140
			(_port ICLK in posedge)
			(_port Y out posedge)
			(_datain YIN in posedge)
		)
		(_tchk setup 0 33144
			(_port YIN (posedge))
			(_port ICLK (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 33145
			(_port YIN (negedge))
			(_port ICLK (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 33146
			(_port ICLK (posedge))
			(_port YIN (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 33147
			(_port ICLK (posedge))
			(_port YIN (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 33154
			(_port ICLK (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 33155
			(_port ICLK (negedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000047 56 2873 1268928665311 IOBI_IRE_ORE_EB
(_unit IOBI_IRE_ORE_EB
	(_specify
		(_specparam tpdLH_E_to_EOUT real (0.1 0.1 0.1))
		(_specparam tpdHL_E_to_EOUT real (0.1 0.1 0.1))
		(_specparam tpdLH_OCLK_to_DOUT real (0.1 0.1 0.1))
		(_specparam tpdHL_OCLK_to_DOUT real (0.1 0.1 0.1))
		(_specparam tpdLH_ICLK_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_ICLK_to_Y real (0.1 0.1 0.1))
		(_specparam MacroType string \multi\)
		(_modpath parallel unknown 0 33229
			(_port E in )
			(_port EOUT out )
		)
		(_modpath parallel positive 0 33234
			(_port OCLK in posedge)
			(_port DOUT out posedge)
			(_datain D in posedge)
		)
		(_tchk setup 0 33238
			(_port D (posedge))
			(_port OCLK (posedge) (_code  1 Enable11))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 33239
			(_port D (negedge))
			(_port OCLK (posedge) (_code  2 Enable11))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 33240
			(_port OCLK (posedge) (_code  3 Enable11))
			(_port D (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 33241
			(_port OCLK (posedge) (_code  4 Enable11))
			(_port D (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 33245
			(_port OCE (posedge))
			(_port OCLK (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 33246
			(_port OCLK (posedge))
			(_port OCE (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 33247
			(_port OCE (negedge))
			(_port OCLK (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 33248
			(_port OCLK (posedge))
			(_port OCE (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 33252
			(_port OCLK (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 33253
			(_port OCLK (negedge))
			(_register (NOTIFY_REG))
		)
		(_modpath parallel positive 0 33258
			(_port ICLK in posedge)
			(_port Y out posedge)
			(_datain YIN in posedge)
		)
		(_tchk setup 0 33262
			(_port YIN (posedge))
			(_port ICLK (posedge) (_code  5 Enable21))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 33263
			(_port YIN (negedge))
			(_port ICLK (posedge) (_code  6 Enable21))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 33264
			(_port ICLK (posedge) (_code  7 Enable21))
			(_port YIN (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 33265
			(_port ICLK (posedge) (_code  8 Enable21))
			(_port YIN (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 33269
			(_port ICE (posedge))
			(_port ICLK (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 33270
			(_port ICLK (posedge))
			(_port ICE (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 33271
			(_port ICE (negedge))
			(_port ICLK (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 33272
			(_port ICLK (posedge))
			(_port ICE (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 33276
			(_port ICLK (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 33277
			(_port ICLK (negedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000045 56 2331 1268928665316 IOBI_IR_OR_ER
(_unit IOBI_IR_OR_ER
	(_specify
		(_specparam tpdLH_OCLK_to_EOUT real (0.1 0.1 0.1))
		(_specparam tpdHL_OCLK_to_EOUT real (0.1 0.1 0.1))
		(_specparam tpdLH_OCLK_to_DOUT real (0.1 0.1 0.1))
		(_specparam tpdHL_OCLK_to_DOUT real (0.1 0.1 0.1))
		(_specparam tpdLH_ICLK_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_ICLK_to_Y real (0.1 0.1 0.1))
		(_specparam MacroType string \multi\)
		(_modpath parallel positive 0 33345
			(_port OCLK in posedge)
			(_port EOUT out posedge)
			(_datain E in posedge)
		)
		(_tchk setup 0 33349
			(_port E (posedge))
			(_port OCLK (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 33350
			(_port E (negedge))
			(_port OCLK (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 33351
			(_port OCLK (posedge))
			(_port E (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 33352
			(_port OCLK (posedge))
			(_port E (negedge))
			(_register (NOTIFY_REG))
		)
		(_modpath parallel positive 0 33354
			(_port OCLK in posedge)
			(_port DOUT out posedge)
			(_datain D in posedge)
		)
		(_tchk setup 0 33358
			(_port D (posedge))
			(_port OCLK (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 33359
			(_port D (negedge))
			(_port OCLK (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 33360
			(_port OCLK (posedge))
			(_port D (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 33361
			(_port OCLK (posedge))
			(_port D (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 33367
			(_port OCLK (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 33368
			(_port OCLK (negedge))
			(_register (NOTIFY_REG))
		)
		(_modpath parallel positive 0 33372
			(_port ICLK in posedge)
			(_port Y out posedge)
			(_datain YIN in posedge)
		)
		(_tchk setup 0 33376
			(_port YIN (posedge))
			(_port ICLK (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 33377
			(_port YIN (negedge))
			(_port ICLK (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 33378
			(_port ICLK (posedge))
			(_port YIN (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 33379
			(_port ICLK (posedge))
			(_port YIN (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 33384
			(_port ICLK (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 33385
			(_port ICLK (negedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000047 56 2915 1268928665321 IOBI_IR_ORE_ERE
(_unit IOBI_IR_ORE_ERE
	(_specify
		(_specparam tpdLH_OCLK_to_EOUT real (0.1 0.1 0.1))
		(_specparam tpdHL_OCLK_to_EOUT real (0.1 0.1 0.1))
		(_specparam tpdLH_OCLK_to_DOUT real (0.1 0.1 0.1))
		(_specparam tpdHL_OCLK_to_DOUT real (0.1 0.1 0.1))
		(_specparam tpdLH_ICLK_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_ICLK_to_Y real (0.1 0.1 0.1))
		(_specparam MacroType string \multi\)
		(_modpath parallel positive 0 33469
			(_port OCLK in posedge)
			(_port EOUT out posedge)
			(_datain E in posedge)
		)
		(_tchk setup 0 33473
			(_port E (posedge))
			(_port OCLK (posedge) (_code  1 Enable01))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 33474
			(_port E (negedge))
			(_port OCLK (posedge) (_code  2 Enable01))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 33475
			(_port OCLK (posedge) (_code  3 Enable01))
			(_port E (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 33476
			(_port OCLK (posedge) (_code  4 Enable01))
			(_port E (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 33480
			(_port OCE (posedge))
			(_port OCLK (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 33481
			(_port OCLK (posedge))
			(_port OCE (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 33482
			(_port OCE (negedge))
			(_port OCLK (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 33483
			(_port OCLK (posedge))
			(_port OCE (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 33487
			(_port OCLK (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 33488
			(_port OCLK (negedge))
			(_register (NOTIFY_REG))
		)
		(_modpath parallel positive 0 33492
			(_port OCLK in posedge)
			(_port DOUT out posedge)
			(_datain D in posedge)
		)
		(_tchk setup 0 33496
			(_port D (posedge))
			(_port OCLK (posedge) (_code  5 Enable11))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 33497
			(_port D (negedge))
			(_port OCLK (posedge) (_code  6 Enable11))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 33498
			(_port OCLK (posedge) (_code  7 Enable11))
			(_port D (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 33499
			(_port OCLK (posedge) (_code  8 Enable11))
			(_port D (negedge))
			(_register (NOTIFY_REG))
		)
		(_modpath parallel positive 0 33505
			(_port ICLK in posedge)
			(_port Y out posedge)
			(_datain YIN in posedge)
		)
		(_tchk setup 0 33509
			(_port YIN (posedge))
			(_port ICLK (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 33510
			(_port YIN (negedge))
			(_port ICLK (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 33511
			(_port ICLK (posedge))
			(_port YIN (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 33512
			(_port ICLK (posedge))
			(_port YIN (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 33519
			(_port ICLK (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 33520
			(_port ICLK (negedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000046 56 2834 1268928665326 IOBI_IRE_OR_ER
(_unit IOBI_IRE_OR_ER
	(_specify
		(_specparam tpdLH_OCLK_to_EOUT real (0.1 0.1 0.1))
		(_specparam tpdHL_OCLK_to_EOUT real (0.1 0.1 0.1))
		(_specparam tpdLH_OCLK_to_DOUT real (0.1 0.1 0.1))
		(_specparam tpdHL_OCLK_to_DOUT real (0.1 0.1 0.1))
		(_specparam tpdLH_ICLK_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_ICLK_to_Y real (0.1 0.1 0.1))
		(_specparam MacroType string \multi\)
		(_modpath parallel positive 0 33594
			(_port OCLK in posedge)
			(_port EOUT out posedge)
			(_datain E in posedge)
		)
		(_tchk setup 0 33598
			(_port E (posedge))
			(_port OCLK (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 33599
			(_port E (negedge))
			(_port OCLK (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 33600
			(_port OCLK (posedge))
			(_port E (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 33601
			(_port OCLK (posedge))
			(_port E (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 33608
			(_port OCLK (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 33609
			(_port OCLK (negedge))
			(_register (NOTIFY_REG))
		)
		(_modpath parallel positive 0 33613
			(_port OCLK in posedge)
			(_port DOUT out posedge)
			(_datain D in posedge)
		)
		(_tchk setup 0 33617
			(_port D (posedge))
			(_port OCLK (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 33618
			(_port D (negedge))
			(_port OCLK (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 33619
			(_port OCLK (posedge))
			(_port D (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 33620
			(_port OCLK (posedge))
			(_port D (negedge))
			(_register (NOTIFY_REG))
		)
		(_modpath parallel positive 0 33625
			(_port ICLK in posedge)
			(_port Y out posedge)
			(_datain YIN in posedge)
		)
		(_tchk setup 0 33629
			(_port YIN (posedge))
			(_port ICLK (posedge) (_code  1 Enable21))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 33630
			(_port YIN (negedge))
			(_port ICLK (posedge) (_code  2 Enable21))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 33631
			(_port ICLK (posedge) (_code  3 Enable21))
			(_port YIN (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 33632
			(_port ICLK (posedge) (_code  4 Enable21))
			(_port YIN (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 33636
			(_port ICE (posedge))
			(_port ICLK (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 33637
			(_port ICLK (posedge))
			(_port ICE (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 33638
			(_port ICE (negedge))
			(_port ICLK (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 33639
			(_port ICLK (posedge))
			(_port ICE (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 33643
			(_port ICLK (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 33644
			(_port ICLK (negedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000048 56 3421 1268928665331 IOBI_IRE_ORE_ERE
(_unit IOBI_IRE_ORE_ERE
	(_specify
		(_specparam tpdLH_OCLK_to_EOUT real (0.1 0.1 0.1))
		(_specparam tpdHL_OCLK_to_EOUT real (0.1 0.1 0.1))
		(_specparam tpdLH_OCLK_to_DOUT real (0.1 0.1 0.1))
		(_specparam tpdHL_OCLK_to_DOUT real (0.1 0.1 0.1))
		(_specparam tpdLH_ICLK_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_ICLK_to_Y real (0.1 0.1 0.1))
		(_specparam MacroType string \multi\)
		(_modpath parallel positive 0 33724
			(_port OCLK in posedge)
			(_port EOUT out posedge)
			(_datain E in posedge)
		)
		(_tchk setup 0 33728
			(_port E (posedge))
			(_port OCLK (posedge) (_code  1 Enable01))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 33729
			(_port E (negedge))
			(_port OCLK (posedge) (_code  2 Enable01))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 33730
			(_port OCLK (posedge) (_code  3 Enable01))
			(_port E (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 33731
			(_port OCLK (posedge) (_code  4 Enable01))
			(_port E (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 33735
			(_port OCE (posedge))
			(_port OCLK (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 33736
			(_port OCLK (posedge))
			(_port OCE (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 33737
			(_port OCE (negedge))
			(_port OCLK (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 33738
			(_port OCLK (posedge))
			(_port OCE (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 33742
			(_port OCLK (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 33743
			(_port OCLK (negedge))
			(_register (NOTIFY_REG))
		)
		(_modpath parallel positive 0 33747
			(_port OCLK in posedge)
			(_port DOUT out posedge)
			(_datain D in posedge)
		)
		(_tchk setup 0 33751
			(_port D (posedge))
			(_port OCLK (posedge) (_code  5 Enable11))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 33752
			(_port D (negedge))
			(_port OCLK (posedge) (_code  6 Enable11))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 33753
			(_port OCLK (posedge) (_code  7 Enable11))
			(_port D (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 33754
			(_port OCLK (posedge) (_code  8 Enable11))
			(_port D (negedge))
			(_register (NOTIFY_REG))
		)
		(_modpath parallel positive 0 33757
			(_port ICLK in posedge)
			(_port Y out posedge)
			(_datain YIN in posedge)
		)
		(_tchk setup 0 33761
			(_port YIN (posedge))
			(_port ICLK (posedge) (_code  9 Enable21))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 33762
			(_port YIN (negedge))
			(_port ICLK (posedge) (_code  10 Enable21))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 33763
			(_port ICLK (posedge) (_code  11 Enable21))
			(_port YIN (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 33764
			(_port ICLK (posedge) (_code  12 Enable21))
			(_port YIN (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 33768
			(_port ICE (posedge))
			(_port ICLK (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 33769
			(_port ICLK (posedge))
			(_port ICE (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 33770
			(_port ICE (negedge))
			(_port ICLK (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 33771
			(_port ICLK (posedge))
			(_port ICE (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 33775
			(_port ICLK (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 33776
			(_port ICLK (negedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000040 56 1419 1268928665336 CLKBIBUF
(_unit CLKBIBUF
	(_specify
		(_specparam tpdLH_E_to_PAD real (0.0 0.0 0.0))
		(_specparam tpdHL_E_to_PAD real (0.0 0.0 0.0))
		(_specparam tpdLZ_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZL_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHZ_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdZH_E_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdLH_D_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdHL_D_to_PAD real (0.1 0.1 0.1))
		(_specparam tpdLH_PAD_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_PAD_to_Y real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 33826
			(_port E in )
			(_port PAD out )
		)
		(_modpath parallel unknown 0 33828
			(_port D in )
			(_port PAD out )
		)
		(_modpath parallel unknown 0 33829
			(_port D in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 33830
			(_port E in )
			(_port Y out )
		)
		(_modpath parallel unknown 0 33831
			(_port PAD in )
			(_port Y out )
		)
		(_tchk width 0 33833
			(_port PAD (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 33834
			(_port PAD (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 33835
			(_port D (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 33836
			(_port D (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 33837
			(_port E (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 33838
			(_port E (posedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000039 56 1760 1268928665341 DDR_OUT
(_unit DDR_OUT
	(_specify
		(_specparam LibName string \smartfusion\)
		(_specparam InputLoad$DR integer 2)
		(_specparam InputLoad$DF integer 2)
		(_specparam InputLoad$CLR integer 6)
		(_specparam InputLoad$CLK integer 2)
		(_specparam OutputLoad$Q integer 2)
		(_specparam MacroType string \ddr_out\)
		(_modpath parallel unknown 0 33891
			(_port CLK in )
			(_port Q out )
		)
		(_modpath parallel positive 0 33892
			(_port CLR in posedge)
			(_port Q out posedge)
		)
		(_tchk setup 0 33896
			(_port DR (posedge))
			(_port CLK (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 33897
			(_port DR (negedge))
			(_port CLK (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 33898
			(_port CLK (posedge))
			(_port DR (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 33899
			(_port CLK (posedge))
			(_port DR (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 33901
			(_port DF (posedge))
			(_port CLK (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 33902
			(_port DF (negedge))
			(_port CLK (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 33903
			(_port CLK (posedge))
			(_port DF (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 33904
			(_port CLK (posedge))
			(_port DF (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 33909
			(_port CLK (posedge))
			(_port CLR (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 33913
			(_port CLK (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 33914
			(_port CLK (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 33915
			(_port CLR (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk recovery 0 33919
			(_port CLR (negedge))
			(_port CLK (posedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000039 56 2009 1268928665346 DDR_REG
(_unit DDR_REG
	(_specify
		(_specparam LibName string \smartfusion\)
		(_specparam InputLoad$YIN integer 2)
		(_specparam InputLoad$CLR integer 6)
		(_specparam InputLoad$ICLK integer 2)
		(_specparam OutputLoad$YR integer 2)
		(_specparam OutputLoad$YF integer 2)
		(_specparam MacroType string \ddr\)
		(_specparam SeqType string \flipflop\)
		(_modpath parallel positive 0 33972
			(_port CLK in posedge)
			(_port QR out posedge)
			(_datain D in posedge)
		)
		(_modpath parallel positive 0 33973
			(_port CLR in posedge)
			(_port QR out posedge)
		)
		(_modpath parallel unknown 0 33974
			(_port CLK in )
			(_port QF out )
		)
		(_modpath parallel positive 0 33975
			(_port CLR in posedge)
			(_port QF out posedge)
		)
		(_tchk setup 0 33979
			(_port D (posedge))
			(_port CLK (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 33980
			(_port D (negedge))
			(_port CLK (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 33981
			(_port CLK (posedge))
			(_port D (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 33982
			(_port CLK (posedge))
			(_port D (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 33984
			(_port D (posedge))
			(_port CLK (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 33985
			(_port D (negedge))
			(_port CLK (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 33986
			(_port CLK (negedge))
			(_port D (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 33987
			(_port CLK (negedge))
			(_port D (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 33993
			(_port CLK (posedge))
			(_port CLR (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 33997
			(_port CLK (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 33998
			(_port CLK (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 33999
			(_port CLR (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk recovery 0 34003
			(_port CLR (negedge))
			(_port CLK (posedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000045 56 1886 1268928665351 IOBI_ID_OB_EB
(_unit IOBI_ID_OB_EB
	(_specify
		(_modpath parallel unknown 0 34047
			(_port D in )
			(_port DOUT out )
		)
		(_modpath parallel unknown 0 34048
			(_port E in )
			(_port EOUT out )
		)
		(_modpath parallel positive 0 34050
			(_port CLR in posedge)
			(_port YF out posedge)
		)
		(_modpath parallel positive 0 34051
			(_port CLR in posedge)
			(_port YR out posedge)
		)
		(_modpath parallel unknown 0 34053
			(_port ICLK in )
			(_port YF out )
		)
		(_modpath parallel positive 0 34054
			(_port ICLK in posedge)
			(_port YR out posedge)
			(_datain YIN in posedge)
		)
		(_tchk setup 0 34058
			(_port YIN (posedge))
			(_port ICLK (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 34059
			(_port YIN (negedge))
			(_port ICLK (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 34060
			(_port ICLK (posedge))
			(_port YIN (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 34061
			(_port ICLK (posedge))
			(_port YIN (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 34063
			(_port YIN (posedge))
			(_port ICLK (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 34064
			(_port YIN (negedge))
			(_port ICLK (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 34065
			(_port ICLK (negedge))
			(_port YIN (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 34066
			(_port ICLK (negedge))
			(_port YIN (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk recovery 0 34068
			(_port CLR (negedge))
			(_port ICLK (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 34069
			(_port ICLK (posedge))
			(_port CLR (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 34073
			(_port ICLK (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 34074
			(_port ICLK (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 34075
			(_port CLR (posedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000045 56 3277 1268928665356 IOBI_ID_OD_EB
(_unit IOBI_ID_OD_EB
	(_specify
		(_modpath parallel positive 0 34124
			(_port ICLK in posedge)
			(_port YR out posedge)
			(_datain YIN in posedge)
		)
		(_modpath parallel positive 0 34125
			(_port CLR in posedge)
			(_port YR out posedge)
		)
		(_modpath parallel positive 0 34126
			(_port CLR in posedge)
			(_port YF out posedge)
		)
		(_modpath parallel unknown 0 34127
			(_port ICLK in )
			(_port YF out )
		)
		(_modpath parallel positive 0 34128
			(_port CLR in posedge)
			(_port DOUT out posedge)
		)
		(_modpath parallel unknown 0 34129
			(_port OCLK in )
			(_port DOUT out )
		)
		(_modpath parallel unknown 0 34130
			(_port E in )
			(_port EOUT out )
		)
		(_tchk setup 0 34134
			(_port YIN (posedge))
			(_port ICLK (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 34135
			(_port YIN (negedge))
			(_port ICLK (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 34136
			(_port ICLK (posedge))
			(_port YIN (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 34137
			(_port ICLK (posedge))
			(_port YIN (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 34139
			(_port YIN (posedge))
			(_port ICLK (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 34140
			(_port YIN (negedge))
			(_port ICLK (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 34141
			(_port ICLK (negedge))
			(_port YIN (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 34142
			(_port ICLK (negedge))
			(_port YIN (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 34148
			(_port ICLK (posedge))
			(_port CLR (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 34152
			(_port ICLK (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 34153
			(_port ICLK (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 34154
			(_port CLR (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk recovery 0 34158
			(_port CLR (negedge))
			(_port ICLK (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 34162
			(_port DR (posedge))
			(_port OCLK (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 34163
			(_port DR (negedge))
			(_port OCLK (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 34164
			(_port OCLK (posedge))
			(_port DR (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 34165
			(_port OCLK (posedge))
			(_port DR (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 34167
			(_port DF (posedge))
			(_port OCLK (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 34168
			(_port DF (negedge))
			(_port OCLK (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 34169
			(_port OCLK (posedge))
			(_port DF (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 34170
			(_port OCLK (posedge))
			(_port DF (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 34175
			(_port OCLK (posedge))
			(_port CLR (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 34179
			(_port OCLK (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 34180
			(_port OCLK (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 34181
			(_port CLR (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk recovery 0 34185
			(_port CLR (negedge))
			(_port OCLK (posedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000046 56 3711 1268928665361 IOBI_ID_OD_ERC
(_unit IOBI_ID_OD_ERC
	(_specify
		(_modpath parallel positive 0 34237
			(_port ICLK in posedge)
			(_port YR out posedge)
			(_datain YIN in posedge)
		)
		(_modpath parallel positive 0 34238
			(_port CLR in posedge)
			(_port YR out posedge)
		)
		(_modpath parallel positive 0 34239
			(_port CLR in posedge)
			(_port YF out posedge)
		)
		(_modpath parallel unknown 0 34240
			(_port ICLK in )
			(_port YF out )
		)
		(_modpath parallel positive 0 34241
			(_port CLR in posedge)
			(_port DOUT out posedge)
		)
		(_modpath parallel unknown 0 34242
			(_port OCLK in )
			(_port DOUT out )
		)
		(_modpath parallel positive 0 34243
			(_port CLR in posedge)
			(_port EOUT out posedge)
		)
		(_modpath parallel unknown 0 34244
			(_port OCLK in )
			(_port EOUT out )
		)
		(_tchk setup 0 34248
			(_port YIN (posedge))
			(_port ICLK (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 34249
			(_port YIN (negedge))
			(_port ICLK (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 34250
			(_port ICLK (posedge))
			(_port YIN (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 34251
			(_port ICLK (posedge))
			(_port YIN (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 34253
			(_port YIN (posedge))
			(_port ICLK (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 34254
			(_port YIN (negedge))
			(_port ICLK (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 34255
			(_port ICLK (negedge))
			(_port YIN (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 34256
			(_port ICLK (negedge))
			(_port YIN (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 34262
			(_port ICLK (posedge))
			(_port CLR (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 34266
			(_port ICLK (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 34267
			(_port ICLK (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 34268
			(_port CLR (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk recovery 0 34272
			(_port CLR (negedge))
			(_port ICLK (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 34275
			(_port DR (posedge))
			(_port OCLK (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 34276
			(_port DR (negedge))
			(_port OCLK (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 34277
			(_port OCLK (posedge))
			(_port DR (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 34278
			(_port OCLK (posedge))
			(_port DR (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 34280
			(_port DF (posedge))
			(_port OCLK (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 34281
			(_port DF (negedge))
			(_port OCLK (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 34282
			(_port OCLK (posedge))
			(_port DF (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 34283
			(_port OCLK (posedge))
			(_port DF (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 34288
			(_port OCLK (posedge))
			(_port CLR (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 34292
			(_port OCLK (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 34293
			(_port OCLK (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk recovery 0 34297
			(_port CLR (negedge))
			(_port OCLK (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 34299
			(_port E (posedge))
			(_port OCLK (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 34300
			(_port E (negedge))
			(_port OCLK (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 34301
			(_port OCLK (posedge))
			(_port E (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 34302
			(_port OCLK (posedge))
			(_port E (negedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000039 56 2041 1268928665366 IOIN_ID
(_unit IOIN_ID
	(_specify
		(_specparam LibName string \smartfusion\)
		(_specparam InputLoad$YIN integer 2)
		(_specparam InputLoad$CLR integer 6)
		(_specparam InputLoad$ICLK integer 2)
		(_specparam OutputLoad$YR integer 2)
		(_specparam OutputLoad$YF integer 2)
		(_specparam MacroType string \ddr\)
		(_specparam SeqType string \flipflop\)
		(_modpath parallel positive 0 34355
			(_port ICLK in posedge)
			(_port YR out posedge)
			(_datain YIN in posedge)
		)
		(_modpath parallel positive 0 34356
			(_port CLR in posedge)
			(_port YR out posedge)
		)
		(_modpath parallel unknown 0 34357
			(_port ICLK in )
			(_port YF out )
		)
		(_modpath parallel positive 0 34358
			(_port CLR in posedge)
			(_port YF out posedge)
		)
		(_tchk setup 0 34362
			(_port YIN (posedge))
			(_port ICLK (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 34363
			(_port YIN (negedge))
			(_port ICLK (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 34364
			(_port ICLK (posedge))
			(_port YIN (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 34365
			(_port ICLK (posedge))
			(_port YIN (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 34367
			(_port YIN (posedge))
			(_port ICLK (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 34368
			(_port YIN (negedge))
			(_port ICLK (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 34369
			(_port ICLK (negedge))
			(_port YIN (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 34370
			(_port ICLK (negedge))
			(_port YIN (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 34376
			(_port ICLK (posedge))
			(_port CLR (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 34380
			(_port ICLK (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 34381
			(_port ICLK (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 34382
			(_port CLR (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk recovery 0 34386
			(_port CLR (negedge))
			(_port ICLK (posedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000043 56 1903 1268928665371 IOTRI_OD_EB
(_unit IOTRI_OD_EB
	(_specify
		(_specparam LibName string \smartfusion\)
		(_specparam InputLoad$DR integer 2)
		(_specparam InputLoad$DF integer 2)
		(_specparam InputLoad$CLR integer 6)
		(_specparam InputLoad$OCLK integer 2)
		(_specparam OutputLoad$DOUT integer 2)
		(_specparam MacroType string \ddr\)
		(_specparam SeqType string \flipflop\)
		(_modpath parallel unknown 0 34440
			(_port OCLK in )
			(_port DOUT out )
		)
		(_modpath parallel positive 0 34441
			(_port CLR in posedge)
			(_port DOUT out posedge)
		)
		(_modpath parallel unknown 0 34442
			(_port E in )
			(_port EOUT out )
		)
		(_tchk setup 0 34446
			(_port DR (posedge))
			(_port OCLK (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 34447
			(_port DR (negedge))
			(_port OCLK (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 34448
			(_port OCLK (posedge))
			(_port DR (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 34449
			(_port OCLK (posedge))
			(_port DR (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 34451
			(_port DF (posedge))
			(_port OCLK (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 34452
			(_port DF (negedge))
			(_port OCLK (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 34453
			(_port OCLK (posedge))
			(_port DF (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 34454
			(_port OCLK (posedge))
			(_port DF (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 34460
			(_port OCLK (posedge))
			(_port CLR (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 34464
			(_port OCLK (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 34465
			(_port OCLK (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 34466
			(_port CLR (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk recovery 0 34470
			(_port CLR (negedge))
			(_port OCLK (posedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000044 56 2417 1268928665376 IOTRI_OD_ERC
(_unit IOTRI_OD_ERC
	(_specify
		(_specparam LibName string \smartfusion\)
		(_specparam InputLoad$DR integer 2)
		(_specparam InputLoad$DF integer 2)
		(_specparam InputLoad$CLR integer 6)
		(_specparam InputLoad$OCLK integer 2)
		(_specparam OutputLoad$DOUT integer 2)
		(_specparam MacroType string \ddr\)
		(_specparam SeqType string \flipflop\)
		(_modpath parallel unknown 0 34526
			(_port OCLK in )
			(_port DOUT out )
		)
		(_modpath parallel unknown 0 34527
			(_port OCLK in )
			(_port EOUT out )
		)
		(_modpath parallel positive 0 34528
			(_port CLR in posedge)
			(_port DOUT out posedge)
		)
		(_modpath parallel positive 0 34529
			(_port CLR in posedge)
			(_port EOUT out posedge)
		)
		(_tchk setup 0 34533
			(_port DR (posedge))
			(_port OCLK (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 34534
			(_port DR (negedge))
			(_port OCLK (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 34535
			(_port OCLK (posedge))
			(_port DR (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 34536
			(_port OCLK (posedge))
			(_port DR (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 34538
			(_port DF (posedge))
			(_port OCLK (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 34539
			(_port DF (negedge))
			(_port OCLK (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 34540
			(_port OCLK (posedge))
			(_port DF (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 34541
			(_port OCLK (posedge))
			(_port DF (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 34545
			(_port OCLK (posedge))
			(_port CLR (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 34549
			(_port OCLK (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 34550
			(_port OCLK (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 34551
			(_port CLR (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk recovery 0 34555
			(_port CLR (negedge))
			(_port OCLK (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 34557
			(_port E (posedge))
			(_port OCLK (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 34558
			(_port E (negedge))
			(_port OCLK (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 34559
			(_port OCLK (posedge))
			(_port E (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 34560
			(_port OCLK (posedge))
			(_port E (negedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000041 56 20968 1268928665381 FIFO4K18
(_unit FIFO4K18
	(_specify
		(_specparam LibName string \smartfusion\)
		(_modpath parallel positive 0 35449
			(_port RCLK in posedge)
			(_port RD0 out posedge)
			(_datain RD0 in posedge)
		)
		(_modpath parallel positive 0 35450
			(_port RCLK in posedge)
			(_port RD1 out posedge)
			(_datain RD1 in posedge)
		)
		(_modpath parallel positive 0 35451
			(_port RCLK in posedge)
			(_port RD2 out posedge)
			(_datain RD2 in posedge)
		)
		(_modpath parallel positive 0 35452
			(_port RCLK in posedge)
			(_port RD3 out posedge)
			(_datain RD3 in posedge)
		)
		(_modpath parallel positive 0 35453
			(_port RCLK in posedge)
			(_port RD4 out posedge)
			(_datain RD4 in posedge)
		)
		(_modpath parallel positive 0 35454
			(_port RCLK in posedge)
			(_port RD5 out posedge)
			(_datain RD5 in posedge)
		)
		(_modpath parallel positive 0 35455
			(_port RCLK in posedge)
			(_port RD6 out posedge)
			(_datain RD6 in posedge)
		)
		(_modpath parallel positive 0 35456
			(_port RCLK in posedge)
			(_port RD7 out posedge)
			(_datain RD7 in posedge)
		)
		(_modpath parallel positive 0 35457
			(_port RCLK in posedge)
			(_port RD8 out posedge)
			(_datain RD8 in posedge)
		)
		(_modpath parallel positive 0 35458
			(_port RCLK in posedge)
			(_port RD9 out posedge)
			(_datain RD9 in posedge)
		)
		(_modpath parallel positive 0 35459
			(_port RCLK in posedge)
			(_port RD10 out posedge)
			(_datain RD10 in posedge)
		)
		(_modpath parallel positive 0 35460
			(_port RCLK in posedge)
			(_port RD11 out posedge)
			(_datain RD11 in posedge)
		)
		(_modpath parallel positive 0 35461
			(_port RCLK in posedge)
			(_port RD12 out posedge)
			(_datain RD12 in posedge)
		)
		(_modpath parallel positive 0 35462
			(_port RCLK in posedge)
			(_port RD13 out posedge)
			(_datain RD13 in posedge)
		)
		(_modpath parallel positive 0 35463
			(_port RCLK in posedge)
			(_port RD14 out posedge)
			(_datain RD14 in posedge)
		)
		(_modpath parallel positive 0 35464
			(_port RCLK in posedge)
			(_port RD15 out posedge)
			(_datain RD15 in posedge)
		)
		(_modpath parallel positive 0 35465
			(_port RCLK in posedge)
			(_port RD16 out posedge)
			(_datain RD16 in posedge)
		)
		(_modpath parallel positive 0 35466
			(_port RCLK in posedge)
			(_port RD17 out posedge)
			(_datain RD17 in posedge)
		)
		(_modpath parallel positive 0 35468
			(_port RCLK in posedge)
			(_port EMPTY out posedge)
		)
		(_modpath parallel positive 0 35470
			(_code  19 AEMPTYP)
			(_port RCLK in posedge)
			(_port AEMPTY out posedge)
		)
		(_modpath parallel positive 0 35472
			(_code  20 NT*AFULLP)
			(_port RCLK in posedge)
			(_port AFULL out posedge)
		)
		(_modpath parallel positive 0 35475
			(_code  21 NT*AEMPTYP)
			(_port WCLK in posedge)
			(_port AEMPTY out posedge)
		)
		(_modpath parallel positive 0 35477
			(_code  22 AFULLP)
			(_port WCLK in posedge)
			(_port AFULL out posedge)
		)
		(_modpath parallel positive 0 35478
			(_port WCLK in posedge)
			(_port FULL out posedge)
		)
		(_modpath parallel positive 0 35480
			(_port RESET in negedge)
			(_port RD0 out negedge)
			(_datain RD0 in negedge)
		)
		(_modpath parallel positive 0 35481
			(_port RESET in negedge)
			(_port RD1 out negedge)
			(_datain RD1 in negedge)
		)
		(_modpath parallel positive 0 35482
			(_port RESET in negedge)
			(_port RD2 out negedge)
			(_datain RD2 in negedge)
		)
		(_modpath parallel positive 0 35483
			(_port RESET in negedge)
			(_port RD3 out negedge)
			(_datain RD3 in negedge)
		)
		(_modpath parallel positive 0 35484
			(_port RESET in negedge)
			(_port RD4 out negedge)
			(_datain RD4 in negedge)
		)
		(_modpath parallel positive 0 35485
			(_port RESET in negedge)
			(_port RD5 out negedge)
			(_datain RD5 in negedge)
		)
		(_modpath parallel positive 0 35486
			(_port RESET in negedge)
			(_port RD6 out negedge)
			(_datain RD6 in negedge)
		)
		(_modpath parallel positive 0 35487
			(_port RESET in negedge)
			(_port RD7 out negedge)
			(_datain RD7 in negedge)
		)
		(_modpath parallel positive 0 35488
			(_port RESET in negedge)
			(_port RD8 out negedge)
			(_datain RD8 in negedge)
		)
		(_modpath parallel positive 0 35489
			(_port RESET in negedge)
			(_port RD9 out negedge)
			(_datain RD9 in negedge)
		)
		(_modpath parallel positive 0 35490
			(_port RESET in negedge)
			(_port RD10 out negedge)
			(_datain RD10 in negedge)
		)
		(_modpath parallel positive 0 35491
			(_port RESET in negedge)
			(_port RD11 out negedge)
			(_datain RD11 in negedge)
		)
		(_modpath parallel positive 0 35492
			(_port RESET in negedge)
			(_port RD12 out negedge)
			(_datain RD12 in negedge)
		)
		(_modpath parallel positive 0 35493
			(_port RESET in negedge)
			(_port RD13 out negedge)
			(_datain RD13 in negedge)
		)
		(_modpath parallel positive 0 35494
			(_port RESET in negedge)
			(_port RD14 out negedge)
			(_datain RD14 in negedge)
		)
		(_modpath parallel positive 0 35495
			(_port RESET in negedge)
			(_port RD15 out negedge)
			(_datain RD15 in negedge)
		)
		(_modpath parallel positive 0 35496
			(_port RESET in negedge)
			(_port RD16 out negedge)
			(_datain RD16 in negedge)
		)
		(_modpath parallel positive 0 35497
			(_port RESET in negedge)
			(_port RD17 out negedge)
			(_datain RD17 in negedge)
		)
		(_modpath parallel positive 0 35499
			(_port RESET in negedge)
			(_port EMPTY out negedge)
		)
		(_modpath parallel positive 0 35500
			(_port RESET in negedge)
			(_port AEMPTY out negedge)
		)
		(_modpath parallel positive 0 35501
			(_port RESET in negedge)
			(_port FULL out negedge)
		)
		(_modpath parallel positive 0 35502
			(_port RESET in negedge)
			(_port AFULL out negedge)
		)
		(_tchk setup 0 35504
			(_port WD17 (posedge))
			(_port WCLK (posedge) (_code  23 WENABLE))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 35505
			(_port WD17 (negedge))
			(_port WCLK (posedge) (_code  24 WENABLE))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 35506
			(_port WCLK (posedge) (_code  25 WENABLE))
			(_port WD17 (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 35507
			(_port WCLK (posedge) (_code  26 WENABLE))
			(_port WD17 (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 35508
			(_port WD16 (posedge))
			(_port WCLK (posedge) (_code  27 WENABLE))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 35509
			(_port WD16 (negedge))
			(_port WCLK (posedge) (_code  28 WENABLE))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 35510
			(_port WCLK (posedge) (_code  29 WENABLE))
			(_port WD16 (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 35511
			(_port WCLK (posedge) (_code  30 WENABLE))
			(_port WD16 (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 35512
			(_port WD15 (posedge))
			(_port WCLK (posedge) (_code  31 WENABLE))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 35513
			(_port WD15 (negedge))
			(_port WCLK (posedge) (_code  32 WENABLE))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 35514
			(_port WCLK (posedge) (_code  33 WENABLE))
			(_port WD15 (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 35515
			(_port WCLK (posedge) (_code  34 WENABLE))
			(_port WD15 (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 35516
			(_port WD14 (posedge))
			(_port WCLK (posedge) (_code  35 WENABLE))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 35517
			(_port WD14 (negedge))
			(_port WCLK (posedge) (_code  36 WENABLE))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 35518
			(_port WCLK (posedge) (_code  37 WENABLE))
			(_port WD14 (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 35519
			(_port WCLK (posedge) (_code  38 WENABLE))
			(_port WD14 (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 35520
			(_port WD13 (posedge))
			(_port WCLK (posedge) (_code  39 WENABLE))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 35521
			(_port WD13 (negedge))
			(_port WCLK (posedge) (_code  40 WENABLE))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 35522
			(_port WCLK (posedge) (_code  41 WENABLE))
			(_port WD13 (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 35523
			(_port WCLK (posedge) (_code  42 WENABLE))
			(_port WD13 (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 35524
			(_port WD12 (posedge))
			(_port WCLK (posedge) (_code  43 WENABLE))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 35525
			(_port WD12 (negedge))
			(_port WCLK (posedge) (_code  44 WENABLE))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 35526
			(_port WCLK (posedge) (_code  45 WENABLE))
			(_port WD12 (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 35527
			(_port WCLK (posedge) (_code  46 WENABLE))
			(_port WD12 (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 35528
			(_port WD11 (posedge))
			(_port WCLK (posedge) (_code  47 WENABLE))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 35529
			(_port WD11 (negedge))
			(_port WCLK (posedge) (_code  48 WENABLE))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 35530
			(_port WCLK (posedge) (_code  49 WENABLE))
			(_port WD11 (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 35531
			(_port WCLK (posedge) (_code  50 WENABLE))
			(_port WD11 (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 35532
			(_port WD10 (posedge))
			(_port WCLK (posedge) (_code  51 WENABLE))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 35533
			(_port WD10 (negedge))
			(_port WCLK (posedge) (_code  52 WENABLE))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 35534
			(_port WCLK (posedge) (_code  53 WENABLE))
			(_port WD10 (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 35535
			(_port WCLK (posedge) (_code  54 WENABLE))
			(_port WD10 (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 35536
			(_port WD9 (posedge))
			(_port WCLK (posedge) (_code  55 WENABLE))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 35537
			(_port WD9 (negedge))
			(_port WCLK (posedge) (_code  56 WENABLE))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 35538
			(_port WCLK (posedge) (_code  57 WENABLE))
			(_port WD9 (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 35539
			(_port WCLK (posedge) (_code  58 WENABLE))
			(_port WD9 (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 35541
			(_port WD8 (posedge))
			(_port WCLK (posedge) (_code  59 WENABLE))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 35542
			(_port WD8 (negedge))
			(_port WCLK (posedge) (_code  60 WENABLE))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 35543
			(_port WCLK (posedge) (_code  61 WENABLE))
			(_port WD8 (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 35544
			(_port WCLK (posedge) (_code  62 WENABLE))
			(_port WD8 (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 35545
			(_port WD7 (posedge))
			(_port WCLK (posedge) (_code  63 WENABLE))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 35546
			(_port WD7 (negedge))
			(_port WCLK (posedge) (_code  64 WENABLE))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 35547
			(_port WCLK (posedge) (_code  65 WENABLE))
			(_port WD7 (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 35548
			(_port WCLK (posedge) (_code  66 WENABLE))
			(_port WD7 (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 35549
			(_port WD6 (posedge))
			(_port WCLK (posedge) (_code  67 WENABLE))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 35550
			(_port WD6 (negedge))
			(_port WCLK (posedge) (_code  68 WENABLE))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 35551
			(_port WCLK (posedge) (_code  69 WENABLE))
			(_port WD6 (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 35552
			(_port WCLK (posedge) (_code  70 WENABLE))
			(_port WD6 (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 35553
			(_port WD5 (posedge))
			(_port WCLK (posedge) (_code  71 WENABLE))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 35554
			(_port WD5 (negedge))
			(_port WCLK (posedge) (_code  72 WENABLE))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 35555
			(_port WCLK (posedge) (_code  73 WENABLE))
			(_port WD5 (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 35556
			(_port WCLK (posedge) (_code  74 WENABLE))
			(_port WD5 (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 35557
			(_port WD4 (posedge))
			(_port WCLK (posedge) (_code  75 WENABLE))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 35558
			(_port WD4 (negedge))
			(_port WCLK (posedge) (_code  76 WENABLE))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 35559
			(_port WCLK (posedge) (_code  77 WENABLE))
			(_port WD4 (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 35560
			(_port WCLK (posedge) (_code  78 WENABLE))
			(_port WD4 (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 35561
			(_port WD3 (posedge))
			(_port WCLK (posedge) (_code  79 WENABLE))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 35562
			(_port WD3 (negedge))
			(_port WCLK (posedge) (_code  80 WENABLE))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 35563
			(_port WCLK (posedge) (_code  81 WENABLE))
			(_port WD3 (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 35564
			(_port WCLK (posedge) (_code  82 WENABLE))
			(_port WD3 (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 35565
			(_port WD2 (posedge))
			(_port WCLK (posedge) (_code  83 WENABLE))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 35566
			(_port WD2 (negedge))
			(_port WCLK (posedge) (_code  84 WENABLE))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 35567
			(_port WCLK (posedge) (_code  85 WENABLE))
			(_port WD2 (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 35568
			(_port WCLK (posedge) (_code  86 WENABLE))
			(_port WD2 (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 35569
			(_port WD1 (posedge))
			(_port WCLK (posedge) (_code  87 WENABLE))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 35570
			(_port WD1 (negedge))
			(_port WCLK (posedge) (_code  88 WENABLE))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 35571
			(_port WCLK (posedge) (_code  89 WENABLE))
			(_port WD1 (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 35572
			(_port WCLK (posedge) (_code  90 WENABLE))
			(_port WD1 (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 35573
			(_port WD0 (posedge))
			(_port WCLK (posedge) (_code  91 WENABLE))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 35574
			(_port WD0 (negedge))
			(_port WCLK (posedge) (_code  92 WENABLE))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 35575
			(_port WCLK (posedge) (_code  93 WENABLE))
			(_port WD0 (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 35576
			(_port WCLK (posedge) (_code  94 WENABLE))
			(_port WD0 (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 35578
			(_port WEN (posedge))
			(_port WCLK (posedge) (_code  95 RESET))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 35579
			(_port WEN (negedge))
			(_port WCLK (posedge) (_code  96 RESET))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 35580
			(_port WCLK (posedge) (_code  97 RESET))
			(_port WEN (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 35581
			(_port WCLK (posedge) (_code  98 RESET))
			(_port WEN (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 35582
			(_port WBLK (posedge))
			(_port WCLK (posedge) (_code  99 RESET))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 35583
			(_port WBLK (negedge))
			(_port WCLK (posedge) (_code  100 RESET))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 35584
			(_port WCLK (posedge) (_code  101 RESET))
			(_port WBLK (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 35585
			(_port WCLK (posedge) (_code  102 RESET))
			(_port WBLK (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 35587
			(_port FSTOP (posedge))
			(_port WCLK (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 35588
			(_port FSTOP (negedge))
			(_port WCLK (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 35589
			(_port WCLK (posedge))
			(_port FSTOP (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 35590
			(_port WCLK (posedge))
			(_port FSTOP (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 35592
			(_port WW2 (posedge))
			(_port WCLK (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 35593
			(_port WW2 (negedge))
			(_port WCLK (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 35594
			(_port WCLK (posedge))
			(_port WW2 (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 35595
			(_port WCLK (posedge))
			(_port WW2 (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 35596
			(_port WW1 (posedge))
			(_port WCLK (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 35597
			(_port WW1 (negedge))
			(_port WCLK (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 35598
			(_port WCLK (posedge))
			(_port WW1 (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 35599
			(_port WCLK (posedge))
			(_port WW1 (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 35600
			(_port WW0 (posedge))
			(_port WCLK (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 35601
			(_port WW0 (negedge))
			(_port WCLK (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 35602
			(_port WCLK (posedge))
			(_port WW0 (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 35603
			(_port WCLK (posedge))
			(_port WW0 (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 35605
			(_port REN (posedge))
			(_port RCLK (posedge) (_code  103 RESET))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 35606
			(_port REN (negedge))
			(_port RCLK (posedge) (_code  104 RESET))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 35607
			(_port RCLK (posedge) (_code  105 RESET))
			(_port REN (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 35608
			(_port RCLK (posedge) (_code  106 RESET))
			(_port REN (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 35609
			(_port RBLK (posedge))
			(_port RCLK (posedge) (_code  107 RESET))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 35610
			(_port RBLK (negedge))
			(_port RCLK (posedge) (_code  108 RESET))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 35611
			(_port RCLK (posedge) (_code  109 RESET))
			(_port RBLK (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 35612
			(_port RCLK (posedge) (_code  110 RESET))
			(_port RBLK (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 35614
			(_port ESTOP (posedge))
			(_port RCLK (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 35615
			(_port ESTOP (negedge))
			(_port RCLK (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 35616
			(_port RCLK (posedge))
			(_port ESTOP (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 35617
			(_port RCLK (posedge))
			(_port ESTOP (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 35619
			(_port RW2 (posedge))
			(_port RCLK (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 35620
			(_port RW2 (negedge))
			(_port RCLK (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 35621
			(_port RCLK (posedge))
			(_port RW2 (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 35622
			(_port RCLK (posedge))
			(_port RW2 (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 35623
			(_port RW1 (posedge))
			(_port RCLK (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 35624
			(_port RW1 (negedge))
			(_port RCLK (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 35625
			(_port RCLK (posedge))
			(_port RW1 (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 35626
			(_port RCLK (posedge))
			(_port RW1 (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 35627
			(_port RW0 (posedge))
			(_port RCLK (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 35628
			(_port RW0 (negedge))
			(_port RCLK (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 35629
			(_port RCLK (posedge))
			(_port RW0 (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 35630
			(_port RCLK (posedge))
			(_port RW0 (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 35632
			(_port WCLK (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 35633
			(_port WCLK (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 35634
			(_port RCLK (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 35635
			(_port RCLK (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk recovery 0 35637
			(_port RESET (posedge))
			(_port WCLK (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk recovery 0 35638
			(_port RESET (posedge))
			(_port RCLK (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 35639
			(_port WCLK (posedge))
			(_port RESET (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 35640
			(_port RCLK (posedge))
			(_port RESET (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 35642
			(_port RESET (negedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000037 56 5351 1268928665386 UJTAG
(_unit UJTAG
	(_specify
		(_specparam LibName string \smartfusion\)
		(_modpath parallel positive 0 35815
			(_port TCK in negedge)
			(_port UIREG0 out negedge)
			(_datain UIREG0 in negedge)
		)
		(_modpath parallel positive 0 35816
			(_port TCK in negedge)
			(_port UIREG1 out negedge)
			(_datain UIREG1 in negedge)
		)
		(_modpath parallel positive 0 35817
			(_port TCK in negedge)
			(_port UIREG2 out negedge)
			(_datain UIREG2 in negedge)
		)
		(_modpath parallel positive 0 35818
			(_port TCK in negedge)
			(_port UIREG3 out negedge)
			(_datain UIREG3 in negedge)
		)
		(_modpath parallel positive 0 35819
			(_port TCK in negedge)
			(_port UIREG4 out negedge)
			(_datain UIREG4 in negedge)
		)
		(_modpath parallel positive 0 35820
			(_port TCK in negedge)
			(_port UIREG5 out negedge)
			(_datain UIREG5 in negedge)
		)
		(_modpath parallel positive 0 35821
			(_port TCK in negedge)
			(_port UIREG6 out negedge)
			(_datain UIREG6 in negedge)
		)
		(_modpath parallel positive 0 35822
			(_port TCK in negedge)
			(_port UIREG7 out negedge)
			(_datain UIREG7 in negedge)
		)
		(_modpath parallel positive 0 35824
			(_port TCK in posedge)
			(_port UDRCK out posedge)
		)
		(_modpath parallel positive 0 35825
			(_port TCK in negedge)
			(_port UDRCK out negedge)
		)
		(_modpath parallel positive 0 35827
			(_port TDI in posedge)
			(_port UTDI out posedge)
		)
		(_modpath parallel positive 0 35828
			(_port TDI in negedge)
			(_port UTDI out negedge)
		)
		(_modpath parallel positive 0 35830
			(_port TCK in negedge)
			(_port URSTB out negedge)
			(_datain URSTB in negedge)
		)
		(_modpath parallel positive 0 35831
			(_port TCK in negedge)
			(_port UDRSH out negedge)
			(_datain UDRSH in negedge)
		)
		(_modpath parallel positive 0 35832
			(_port TCK in negedge)
			(_port UDRCAP out negedge)
			(_datain UDRCAP in negedge)
		)
		(_modpath parallel positive 0 35833
			(_port TCK in negedge)
			(_port UDRUPD out negedge)
			(_datain UDRUPD in negedge)
		)
		(_modpath parallel positive 0 35835
			(_port TCK in negedge)
			(_port TDO out negedge)
			(_datain TDO in negedge)
		)
		(_modpath parallel positive 0 35837
			(_port TRSTB in negedge)
			(_port UIREG0 out negedge)
		)
		(_modpath parallel positive 0 35838
			(_port TRSTB in negedge)
			(_port UIREG1 out negedge)
		)
		(_modpath parallel positive 0 35839
			(_port TRSTB in negedge)
			(_port UIREG2 out negedge)
		)
		(_modpath parallel positive 0 35840
			(_port TRSTB in negedge)
			(_port UIREG3 out negedge)
		)
		(_modpath parallel positive 0 35841
			(_port TRSTB in negedge)
			(_port UIREG4 out negedge)
		)
		(_modpath parallel positive 0 35842
			(_port TRSTB in negedge)
			(_port UIREG5 out negedge)
		)
		(_modpath parallel positive 0 35843
			(_port TRSTB in negedge)
			(_port UIREG6 out negedge)
		)
		(_modpath parallel positive 0 35844
			(_port TRSTB in negedge)
			(_port UIREG7 out negedge)
		)
		(_modpath parallel positive 0 35846
			(_port TRSTB in negedge)
			(_port URSTB out negedge)
		)
		(_modpath parallel positive 0 35847
			(_port TRSTB in negedge)
			(_port UDRSH out negedge)
		)
		(_modpath parallel positive 0 35848
			(_port TRSTB in negedge)
			(_port UDRCAP out negedge)
		)
		(_modpath parallel positive 0 35849
			(_port TRSTB in negedge)
			(_port UDRUPD out negedge)
		)
		(_modpath parallel positive 0 35851
			(_port TRSTB in negedge)
			(_port TDO out negedge)
		)
		(_tchk setup 0 35853
			(_port TDI (posedge))
			(_port TCK (posedge) (_code  8 TRSTB))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 35854
			(_port TDI (negedge))
			(_port TCK (posedge) (_code  9 TRSTB))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 35855
			(_port TCK (posedge) (_code  10 TRSTB))
			(_port TDI (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 35856
			(_port TCK (posedge) (_code  11 TRSTB))
			(_port TDI (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 35858
			(_port TMS (posedge))
			(_port TCK (posedge) (_code  12 TRSTB))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 35859
			(_port TMS (negedge))
			(_port TCK (posedge) (_code  13 TRSTB))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 35860
			(_port TCK (posedge) (_code  14 TRSTB))
			(_port TMS (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 35861
			(_port TCK (posedge) (_code  15 TRSTB))
			(_port TMS (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 35863
			(_port UTDO (posedge))
			(_port TCK (negedge) (_code  16 TRSTB))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 35864
			(_port UTDO (negedge))
			(_port TCK (negedge) (_code  17 TRSTB))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 35865
			(_port TCK (negedge) (_code  18 TRSTB))
			(_port UTDO (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 35866
			(_port TCK (negedge) (_code  19 TRSTB))
			(_port UTDO (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk recovery 0 35868
			(_port TRSTB (posedge))
			(_port TCK (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 35869
			(_port TCK (posedge))
			(_port TRSTB (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 35871
			(_port TRSTB (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 35872
			(_port TCK (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 35873
			(_port TCK (negedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000040 56 34 1268928665391 CLKDIV_SDF
(_unit CLKDIV_SDF
	(_specify
	)
)
V 000041 56 263 1268928665400 CLKDLY_SDF
(_unit CLKDLY_SDF
	(_specify
		(_specparam tpdLH_CLK_to_GL integer (100 100 100))
		(_specparam tpdHL_CLK_to_GL integer (100 100 100))
		(_specparam PATHPULSE$CLK$GL integer 100)
		(_modpath parallel unknown 0 36204
			(_port CLK in )
			(_port GL out )
		)
	)
)
V 000037 56 239 1268928665405 PLLINT
(_unit PLLINT
	(_specify
		(_specparam tpdLH_A_to_Y real (0.0 0.0 0.0))
		(_specparam tpdHL_A_to_Y real (0.0 0.0 0.0))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 36240
			(_port A in )
			(_port Y out )
		)
	)
)
V 000039 56 447 1268928665414 INBUF_DA
(_unit INBUF_DA
	(_specify
		(_specparam tpdLH_PAD_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_PAD_to_Y real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_specparam PATHPULSE$PAD$Y real 0.1)
		(_modpath parallel unknown 0 36304
			(_port PAD in )
			(_port Y out )
		)
		(_tchk width 0 36307
			(_port PAD (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 36308
			(_port PAD (posedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000037 56 239 1268928665423 CLKSRC
(_unit CLKSRC
	(_specify
		(_specparam tpdLH_A_to_Y real (0.1 0.1 0.1))
		(_specparam tpdHL_A_to_Y real (0.1 0.1 0.1))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 36371
			(_port A in )
			(_port Y out )
		)
	)
)
V 000037 56 239 1268928665428 MSSINT
(_unit MSSINT
	(_specify
		(_specparam tpdLH_A_to_Y real (0.0 0.0 0.0))
		(_specparam tpdHL_A_to_Y real (0.0 0.0 0.0))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 36408
			(_port A in )
			(_port Y out )
		)
	)
)
V 000041 56 249 1268928665465 IOPAD_A_IN
(_unit IOPAD_A_IN
	(_specify
		(_specparam tpdLH_PAD_to_Y real (0.0 0.0 0.0))
		(_specparam tpdHL_PAD_to_Y real (0.0 0.0 0.0))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 38903
			(_port PAD in )
			(_port Y out )
		)
	)
)
V 000042 56 450 1268928665470 IOPAD_DA_IN
(_unit IOPAD_DA_IN
	(_specify
		(_specparam tpdLH_PAD_to_Y real (0.0 0.0 0.0))
		(_specparam tpdHL_PAD_to_Y real (0.0 0.0 0.0))
		(_specparam MacroType string \comb\)
		(_specparam PATHPULSE$PAD$Y real 0.1)
		(_modpath parallel unknown 0 38941
			(_port PAD in )
			(_port Y out )
		)
		(_tchk width 0 38943
			(_port PAD (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 38944
			(_port PAD (posedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000042 56 250 1268928665481 IOPAD_A_OUT
(_unit IOPAD_A_OUT
	(_specify
		(_specparam tpdLH_D_to_PAD real (0.0 0.0 0.0))
		(_specparam tpdHL_D_to_PAD real (0.0 0.0 0.0))
		(_specparam MacroType string \comb\)
		(_modpath parallel unknown 0 38982
			(_port D in )
			(_port PAD out )
		)
	)
)
V 000035 56 1348 1268928665547 PLL
(_unit PLL
	(_specify
		(_modpath parallel unknown 0 41065
			(_port CLKA in )
			(_port GLA out )
		)
		(_modpath parallel unknown 0 41066
			(_port EXTFB in )
			(_port GLA out )
		)
		(_modpath parallel unknown 0 41067
			(_port POWERDOWN in )
			(_port GLA out )
		)
		(_modpath parallel unknown 0 41069
			(_port CLKA in )
			(_port GLB out )
		)
		(_modpath parallel unknown 0 41070
			(_port EXTFB in )
			(_port GLB out )
		)
		(_modpath parallel unknown 0 41071
			(_port POWERDOWN in )
			(_port GLB out )
		)
		(_modpath parallel unknown 0 41073
			(_port CLKA in )
			(_port GLC out )
		)
		(_modpath parallel unknown 0 41074
			(_port EXTFB in )
			(_port GLC out )
		)
		(_modpath parallel unknown 0 41075
			(_port POWERDOWN in )
			(_port GLC out )
		)
		(_modpath parallel unknown 0 41077
			(_port CLKA in )
			(_port YB out )
		)
		(_modpath parallel unknown 0 41078
			(_port EXTFB in )
			(_port YB out )
		)
		(_modpath parallel unknown 0 41079
			(_port POWERDOWN in )
			(_port YB out )
		)
		(_modpath parallel unknown 0 41081
			(_port CLKA in )
			(_port YC out )
		)
		(_modpath parallel unknown 0 41082
			(_port EXTFB in )
			(_port YC out )
		)
		(_modpath parallel unknown 0 41083
			(_port POWERDOWN in )
			(_port YC out )
		)
		(_modpath parallel unknown 0 41085
			(_port CLKA in )
			(_port LOCK out )
		)
	)
)
V 000041 56 231 1268928665560 MSS_XTLOSC
(_unit MSS_XTLOSC
	(_specify
		(_specparam tpdLH_XTL_to_CLKOUT integer (100 100 100))
		(_specparam tpdHL_XTL_to_CLKOUT integer (100 100 100))
		(_modpath parallel unknown 0 41150
			(_port XTL in )
			(_port CLKOUT out )
		)
	)
)
V 000042 56 1394 1268928665584 MSS_CCC_IP
(_unit MSS_CCC_IP
	(_specify
		(_specparam LibName string \smartfusion\)
		(_modpath parallel unknown 0 41842
			(_port CLKA in )
			(_port GLA out )
		)
		(_modpath parallel unknown 0 41843
			(_port EXTFB in )
			(_port GLA out )
		)
		(_modpath parallel unknown 0 41845
			(_port CLKA in )
			(_port GLAMSS out )
		)
		(_modpath parallel unknown 0 41846
			(_port EXTFB in )
			(_port GLAMSS out )
		)
		(_modpath parallel unknown 0 41848
			(_port CLKA in )
			(_port GLB out )
		)
		(_modpath parallel unknown 0 41849
			(_port EXTFB in )
			(_port GLB out )
		)
		(_modpath parallel unknown 0 41851
			(_port CLKA in )
			(_port GLC out )
		)
		(_modpath parallel unknown 0 41852
			(_port EXTFB in )
			(_port GLC out )
		)
		(_modpath parallel unknown 0 41854
			(_port CLKA in )
			(_port MACCLK out )
		)
		(_modpath parallel unknown 0 41855
			(_port EXTFB in )
			(_port MACCLK out )
		)
		(_modpath parallel unknown 0 41857
			(_port CLKA in )
			(_port YB out )
		)
		(_modpath parallel unknown 0 41858
			(_port EXTFB in )
			(_port YB out )
		)
		(_modpath parallel unknown 0 41860
			(_port CLKA in )
			(_port YC out )
		)
		(_modpath parallel unknown 0 41861
			(_port EXTFB in )
			(_port YC out )
		)
		(_modpath parallel unknown 0 41863
			(_port CLKA in )
			(_port LOCK out )
		)
		(_modpath parallel unknown 0 41864
			(_port CLKA in )
			(_port LOCKMSS out )
		)
	)
)
V 000041 56 374 1268928665598 MSS_CCC_IF
(_unit MSS_CCC_IF
	(_specify
		(_modpath parallel unknown 0 42334
			(_port PIN1INT in )
			(_port PIN1 out )
		)
		(_modpath parallel unknown 0 42335
			(_port PIN2 in )
			(_port PIN2INT out )
		)
		(_modpath parallel unknown 0 42336
			(_port PIN3 in )
			(_port PIN3INT out )
		)
		(_modpath parallel unknown 0 42337
			(_port PIN4 in )
			(_port PIN4INT out )
		)
	)
)
V 000044 56 462 1268928665603 MSS_CCC_GL_IF
(_unit MSS_CCC_GL_IF
	(_specify
		(_modpath parallel unknown 0 42379
			(_port PIN1INT in )
			(_port PIN1 out )
		)
		(_modpath parallel unknown 0 42380
			(_port PIN2 in )
			(_port PIN2INT out )
		)
		(_modpath parallel unknown 0 42381
			(_port PIN3 in )
			(_port PIN3INT out )
		)
		(_modpath parallel unknown 0 42383
			(_port PIN4 in )
			(_port PIN4INT out )
		)
		(_modpath parallel unknown 0 42384
			(_port PIN5INT in )
			(_port PIN5 out )
		)
	)
)
V 000037 56 540 1268928665608 MSS_IF
(_unit MSS_IF
	(_specify
		(_modpath parallel unknown 0 42428
			(_port PIN1INT in )
			(_port PIN1 out )
		)
		(_modpath parallel unknown 0 42429
			(_port PIN2INT in )
			(_port PIN2 out )
		)
		(_modpath parallel unknown 0 42430
			(_port PIN3INT in )
			(_port PIN3 out )
		)
		(_modpath parallel unknown 0 42432
			(_port PIN4 in )
			(_port PIN4INT out )
		)
		(_modpath parallel unknown 0 42433
			(_port PIN5 in )
			(_port PIN5INT out )
		)
		(_modpath parallel unknown 0 42434
			(_port PIN6 in )
			(_port PIN6INT out )
		)
	)
)
V 000039 56 28736 1268928665622 RAM4K9
(_unit RAM4K9
	(_specify
		(_specparam LibName string \smartfusion\)
		(_modpath parallel positive 0 44424
			(_port CLKA in posedge)
			(_port DOUTA0 out posedge)
			(_datain DOUTA0 in posedge)
		)
		(_modpath parallel positive 0 44425
			(_port CLKA in posedge)
			(_port DOUTA1 out posedge)
			(_datain DOUTA1 in posedge)
		)
		(_modpath parallel positive 0 44426
			(_port CLKA in posedge)
			(_port DOUTA2 out posedge)
			(_datain DOUTA2 in posedge)
		)
		(_modpath parallel positive 0 44427
			(_port CLKA in posedge)
			(_port DOUTA3 out posedge)
			(_datain DOUTA3 in posedge)
		)
		(_modpath parallel positive 0 44428
			(_port CLKA in posedge)
			(_port DOUTA4 out posedge)
			(_datain DOUTA4 in posedge)
		)
		(_modpath parallel positive 0 44429
			(_port CLKA in posedge)
			(_port DOUTA5 out posedge)
			(_datain DOUTA5 in posedge)
		)
		(_modpath parallel positive 0 44430
			(_port CLKA in posedge)
			(_port DOUTA6 out posedge)
			(_datain DOUTA6 in posedge)
		)
		(_modpath parallel positive 0 44431
			(_port CLKA in posedge)
			(_port DOUTA7 out posedge)
			(_datain DOUTA7 in posedge)
		)
		(_modpath parallel positive 0 44432
			(_port CLKA in posedge)
			(_port DOUTA8 out posedge)
			(_datain DOUTA8 in posedge)
		)
		(_modpath parallel positive 0 44434
			(_port CLKB in posedge)
			(_port DOUTB0 out posedge)
			(_datain DOUTB0 in posedge)
		)
		(_modpath parallel positive 0 44435
			(_port CLKB in posedge)
			(_port DOUTB1 out posedge)
			(_datain DOUTB1 in posedge)
		)
		(_modpath parallel positive 0 44436
			(_port CLKB in posedge)
			(_port DOUTB2 out posedge)
			(_datain DOUTB2 in posedge)
		)
		(_modpath parallel positive 0 44437
			(_port CLKB in posedge)
			(_port DOUTB3 out posedge)
			(_datain DOUTB3 in posedge)
		)
		(_modpath parallel positive 0 44438
			(_port CLKB in posedge)
			(_port DOUTB4 out posedge)
			(_datain DOUTB4 in posedge)
		)
		(_modpath parallel positive 0 44439
			(_port CLKB in posedge)
			(_port DOUTB5 out posedge)
			(_datain DOUTB5 in posedge)
		)
		(_modpath parallel positive 0 44440
			(_port CLKB in posedge)
			(_port DOUTB6 out posedge)
			(_datain DOUTB6 in posedge)
		)
		(_modpath parallel positive 0 44441
			(_port CLKB in posedge)
			(_port DOUTB7 out posedge)
			(_datain DOUTB7 in posedge)
		)
		(_modpath parallel positive 0 44442
			(_port CLKB in posedge)
			(_port DOUTB8 out posedge)
			(_datain DOUTB8 in posedge)
		)
		(_modpath parallel positive 0 44445
			(_port RESET in negedge)
			(_port DOUTA0 out negedge)
		)
		(_modpath parallel positive 0 44446
			(_port RESET in negedge)
			(_port DOUTA1 out negedge)
		)
		(_modpath parallel positive 0 44447
			(_port RESET in negedge)
			(_port DOUTA2 out negedge)
		)
		(_modpath parallel positive 0 44448
			(_port RESET in negedge)
			(_port DOUTA3 out negedge)
		)
		(_modpath parallel positive 0 44449
			(_port RESET in negedge)
			(_port DOUTA4 out negedge)
		)
		(_modpath parallel positive 0 44450
			(_port RESET in negedge)
			(_port DOUTA5 out negedge)
		)
		(_modpath parallel positive 0 44451
			(_port RESET in negedge)
			(_port DOUTA6 out negedge)
		)
		(_modpath parallel positive 0 44452
			(_port RESET in negedge)
			(_port DOUTA7 out negedge)
		)
		(_modpath parallel positive 0 44453
			(_port RESET in negedge)
			(_port DOUTA8 out negedge)
		)
		(_modpath parallel positive 0 44455
			(_port RESET in negedge)
			(_port DOUTB0 out negedge)
		)
		(_modpath parallel positive 0 44456
			(_port RESET in negedge)
			(_port DOUTB1 out negedge)
		)
		(_modpath parallel positive 0 44457
			(_port RESET in negedge)
			(_port DOUTB2 out negedge)
		)
		(_modpath parallel positive 0 44458
			(_port RESET in negedge)
			(_port DOUTB3 out negedge)
		)
		(_modpath parallel positive 0 44459
			(_port RESET in negedge)
			(_port DOUTB4 out negedge)
		)
		(_modpath parallel positive 0 44460
			(_port RESET in negedge)
			(_port DOUTB5 out negedge)
		)
		(_modpath parallel positive 0 44461
			(_port RESET in negedge)
			(_port DOUTB6 out negedge)
		)
		(_modpath parallel positive 0 44462
			(_port RESET in negedge)
			(_port DOUTB7 out negedge)
		)
		(_modpath parallel positive 0 44463
			(_port RESET in negedge)
			(_port DOUTB8 out negedge)
		)
		(_tchk width 0 44466
			(_port CLKA (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 44467
			(_port CLKA (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 44468
			(_port CLKB (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 44469
			(_port CLKB (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 44472
			(_port ADDRA11 (posedge))
			(_port CLKA (posedge) (_code  5 BLKA_EN))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 44473
			(_port ADDRA11 (negedge))
			(_port CLKA (posedge) (_code  6 BLKA_EN))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 44474
			(_port CLKA (posedge) (_code  7 BLKA_EN))
			(_port ADDRA11 (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 44475
			(_port CLKA (posedge) (_code  8 BLKA_EN))
			(_port ADDRA11 (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 44476
			(_port ADDRA10 (posedge))
			(_port CLKA (posedge) (_code  9 BLKA_EN))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 44477
			(_port ADDRA10 (negedge))
			(_port CLKA (posedge) (_code  10 BLKA_EN))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 44478
			(_port CLKA (posedge) (_code  11 BLKA_EN))
			(_port ADDRA10 (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 44479
			(_port CLKA (posedge) (_code  12 BLKA_EN))
			(_port ADDRA10 (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 44480
			(_port ADDRA9 (posedge))
			(_port CLKA (posedge) (_code  13 BLKA_EN))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 44481
			(_port ADDRA9 (negedge))
			(_port CLKA (posedge) (_code  14 BLKA_EN))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 44482
			(_port CLKA (posedge) (_code  15 BLKA_EN))
			(_port ADDRA9 (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 44483
			(_port CLKA (posedge) (_code  16 BLKA_EN))
			(_port ADDRA9 (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 44484
			(_port ADDRA8 (posedge))
			(_port CLKA (posedge) (_code  17 BLKA_EN))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 44485
			(_port ADDRA8 (negedge))
			(_port CLKA (posedge) (_code  18 BLKA_EN))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 44486
			(_port CLKA (posedge) (_code  19 BLKA_EN))
			(_port ADDRA8 (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 44487
			(_port CLKA (posedge) (_code  20 BLKA_EN))
			(_port ADDRA8 (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 44488
			(_port ADDRA7 (posedge))
			(_port CLKA (posedge) (_code  21 BLKA_EN))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 44489
			(_port ADDRA7 (negedge))
			(_port CLKA (posedge) (_code  22 BLKA_EN))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 44490
			(_port CLKA (posedge) (_code  23 BLKA_EN))
			(_port ADDRA7 (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 44491
			(_port CLKA (posedge) (_code  24 BLKA_EN))
			(_port ADDRA7 (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 44492
			(_port ADDRA6 (posedge))
			(_port CLKA (posedge) (_code  25 BLKA_EN))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 44493
			(_port ADDRA6 (negedge))
			(_port CLKA (posedge) (_code  26 BLKA_EN))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 44494
			(_port CLKA (posedge) (_code  27 BLKA_EN))
			(_port ADDRA6 (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 44495
			(_port CLKA (posedge) (_code  28 BLKA_EN))
			(_port ADDRA6 (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 44496
			(_port ADDRA5 (posedge))
			(_port CLKA (posedge) (_code  29 BLKA_EN))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 44497
			(_port ADDRA5 (negedge))
			(_port CLKA (posedge) (_code  30 BLKA_EN))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 44498
			(_port CLKA (posedge) (_code  31 BLKA_EN))
			(_port ADDRA5 (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 44499
			(_port CLKA (posedge) (_code  32 BLKA_EN))
			(_port ADDRA5 (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 44500
			(_port ADDRA4 (posedge))
			(_port CLKA (posedge) (_code  33 BLKA_EN))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 44501
			(_port ADDRA4 (negedge))
			(_port CLKA (posedge) (_code  34 BLKA_EN))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 44502
			(_port CLKA (posedge) (_code  35 BLKA_EN))
			(_port ADDRA4 (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 44503
			(_port CLKA (posedge) (_code  36 BLKA_EN))
			(_port ADDRA4 (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 44504
			(_port ADDRA3 (posedge))
			(_port CLKA (posedge) (_code  37 BLKA_EN))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 44505
			(_port ADDRA3 (negedge))
			(_port CLKA (posedge) (_code  38 BLKA_EN))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 44506
			(_port CLKA (posedge) (_code  39 BLKA_EN))
			(_port ADDRA3 (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 44507
			(_port CLKA (posedge) (_code  40 BLKA_EN))
			(_port ADDRA3 (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 44508
			(_port ADDRA2 (posedge))
			(_port CLKA (posedge) (_code  41 BLKA_EN))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 44509
			(_port ADDRA2 (negedge))
			(_port CLKA (posedge) (_code  42 BLKA_EN))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 44510
			(_port CLKA (posedge) (_code  43 BLKA_EN))
			(_port ADDRA2 (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 44511
			(_port CLKA (posedge) (_code  44 BLKA_EN))
			(_port ADDRA2 (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 44512
			(_port ADDRA1 (posedge))
			(_port CLKA (posedge) (_code  45 BLKA_EN))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 44513
			(_port ADDRA1 (negedge))
			(_port CLKA (posedge) (_code  46 BLKA_EN))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 44514
			(_port CLKA (posedge) (_code  47 BLKA_EN))
			(_port ADDRA1 (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 44515
			(_port CLKA (posedge) (_code  48 BLKA_EN))
			(_port ADDRA1 (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 44516
			(_port ADDRA0 (posedge))
			(_port CLKA (posedge) (_code  49 BLKA_EN))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 44517
			(_port ADDRA0 (negedge))
			(_port CLKA (posedge) (_code  50 BLKA_EN))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 44518
			(_port CLKA (posedge) (_code  51 BLKA_EN))
			(_port ADDRA0 (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 44519
			(_port CLKA (posedge) (_code  52 BLKA_EN))
			(_port ADDRA0 (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 44521
			(_port DINA8 (posedge))
			(_port CLKA (posedge) (_code  53 BLKA_WEN))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 44522
			(_port DINA8 (negedge))
			(_port CLKA (posedge) (_code  54 BLKA_WEN))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 44523
			(_port CLKA (posedge) (_code  55 BLKA_WEN))
			(_port DINA8 (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 44524
			(_port CLKA (posedge) (_code  56 BLKA_WEN))
			(_port DINA8 (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 44525
			(_port DINA7 (posedge))
			(_port CLKA (posedge) (_code  57 BLKA_WEN))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 44526
			(_port DINA7 (negedge))
			(_port CLKA (posedge) (_code  58 BLKA_WEN))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 44527
			(_port CLKA (posedge) (_code  59 BLKA_WEN))
			(_port DINA7 (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 44528
			(_port CLKA (posedge) (_code  60 BLKA_WEN))
			(_port DINA7 (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 44529
			(_port DINA6 (posedge))
			(_port CLKA (posedge) (_code  61 BLKA_WEN))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 44530
			(_port DINA6 (negedge))
			(_port CLKA (posedge) (_code  62 BLKA_WEN))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 44531
			(_port CLKA (posedge) (_code  63 BLKA_WEN))
			(_port DINA6 (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 44532
			(_port CLKA (posedge) (_code  64 BLKA_WEN))
			(_port DINA6 (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 44533
			(_port DINA5 (posedge))
			(_port CLKA (posedge) (_code  65 BLKA_WEN))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 44534
			(_port DINA5 (negedge))
			(_port CLKA (posedge) (_code  66 BLKA_WEN))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 44535
			(_port CLKA (posedge) (_code  67 BLKA_WEN))
			(_port DINA5 (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 44536
			(_port CLKA (posedge) (_code  68 BLKA_WEN))
			(_port DINA5 (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 44537
			(_port DINA4 (posedge))
			(_port CLKA (posedge) (_code  69 BLKA_WEN))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 44538
			(_port DINA4 (negedge))
			(_port CLKA (posedge) (_code  70 BLKA_WEN))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 44539
			(_port CLKA (posedge) (_code  71 BLKA_WEN))
			(_port DINA4 (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 44540
			(_port CLKA (posedge) (_code  72 BLKA_WEN))
			(_port DINA4 (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 44541
			(_port DINA3 (posedge))
			(_port CLKA (posedge) (_code  73 BLKA_WEN))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 44542
			(_port DINA3 (negedge))
			(_port CLKA (posedge) (_code  74 BLKA_WEN))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 44543
			(_port CLKA (posedge) (_code  75 BLKA_WEN))
			(_port DINA3 (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 44544
			(_port CLKA (posedge) (_code  76 BLKA_WEN))
			(_port DINA3 (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 44545
			(_port DINA2 (posedge))
			(_port CLKA (posedge) (_code  77 BLKA_WEN))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 44546
			(_port DINA2 (negedge))
			(_port CLKA (posedge) (_code  78 BLKA_WEN))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 44547
			(_port CLKA (posedge) (_code  79 BLKA_WEN))
			(_port DINA2 (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 44548
			(_port CLKA (posedge) (_code  80 BLKA_WEN))
			(_port DINA2 (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 44549
			(_port DINA1 (posedge))
			(_port CLKA (posedge) (_code  81 BLKA_WEN))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 44550
			(_port DINA1 (negedge))
			(_port CLKA (posedge) (_code  82 BLKA_WEN))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 44551
			(_port CLKA (posedge) (_code  83 BLKA_WEN))
			(_port DINA1 (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 44552
			(_port CLKA (posedge) (_code  84 BLKA_WEN))
			(_port DINA1 (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 44553
			(_port DINA0 (posedge))
			(_port CLKA (posedge) (_code  85 BLKA_WEN))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 44554
			(_port DINA0 (negedge))
			(_port CLKA (posedge) (_code  86 BLKA_WEN))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 44555
			(_port CLKA (posedge) (_code  87 BLKA_WEN))
			(_port DINA0 (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 44556
			(_port CLKA (posedge) (_code  88 BLKA_WEN))
			(_port DINA0 (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 44559
			(_port WENA (posedge))
			(_port CLKA (posedge) (_code  89 RESET))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 44560
			(_port WENA (negedge))
			(_port CLKA (posedge) (_code  90 RESET))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 44561
			(_port CLKA (posedge) (_code  91 RESET))
			(_port WENA (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 44562
			(_port CLKA (posedge) (_code  92 RESET))
			(_port WENA (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 44564
			(_port BLKA (posedge))
			(_port CLKA (posedge) (_code  93 RESET))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 44565
			(_port BLKA (negedge))
			(_port CLKA (posedge) (_code  94 RESET))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 44566
			(_port CLKA (posedge) (_code  95 RESET))
			(_port BLKA (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 44567
			(_port CLKA (posedge) (_code  96 RESET))
			(_port BLKA (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk recovery 0 44569
			(_port RESET (posedge))
			(_port CLKA (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 44570
			(_port CLKA (posedge))
			(_port RESET (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk recovery 0 44572
			(_port RESET (posedge))
			(_port CLKB (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 44573
			(_port CLKB (posedge))
			(_port RESET (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 44575
			(_port RESET (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 44578
			(_port ADDRB11 (posedge))
			(_port CLKB (posedge) (_code  97 BLKB_EN))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 44579
			(_port ADDRB11 (negedge))
			(_port CLKB (posedge) (_code  98 BLKB_EN))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 44580
			(_port CLKB (posedge) (_code  99 BLKB_EN))
			(_port ADDRB11 (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 44581
			(_port CLKB (posedge) (_code  100 BLKB_EN))
			(_port ADDRB11 (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 44582
			(_port ADDRB10 (posedge))
			(_port CLKB (posedge) (_code  101 BLKB_EN))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 44583
			(_port ADDRB10 (negedge))
			(_port CLKB (posedge) (_code  102 BLKB_EN))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 44584
			(_port CLKB (posedge) (_code  103 BLKB_EN))
			(_port ADDRB10 (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 44585
			(_port CLKB (posedge) (_code  104 BLKB_EN))
			(_port ADDRB10 (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 44586
			(_port ADDRB9 (posedge))
			(_port CLKB (posedge) (_code  105 BLKB_EN))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 44587
			(_port ADDRB9 (negedge))
			(_port CLKB (posedge) (_code  106 BLKB_EN))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 44588
			(_port CLKB (posedge) (_code  107 BLKB_EN))
			(_port ADDRB9 (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 44589
			(_port CLKB (posedge) (_code  108 BLKB_EN))
			(_port ADDRB9 (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 44590
			(_port ADDRB8 (posedge))
			(_port CLKB (posedge) (_code  109 BLKB_EN))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 44591
			(_port ADDRB8 (negedge))
			(_port CLKB (posedge) (_code  110 BLKB_EN))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 44592
			(_port CLKB (posedge) (_code  111 BLKB_EN))
			(_port ADDRB8 (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 44593
			(_port CLKB (posedge) (_code  112 BLKB_EN))
			(_port ADDRB8 (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 44594
			(_port ADDRB7 (posedge))
			(_port CLKB (posedge) (_code  113 BLKB_EN))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 44595
			(_port ADDRB7 (negedge))
			(_port CLKB (posedge) (_code  114 BLKB_EN))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 44596
			(_port CLKB (posedge) (_code  115 BLKB_EN))
			(_port ADDRB7 (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 44597
			(_port CLKB (posedge) (_code  116 BLKB_EN))
			(_port ADDRB7 (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 44598
			(_port ADDRB6 (posedge))
			(_port CLKB (posedge) (_code  117 BLKB_EN))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 44599
			(_port ADDRB6 (negedge))
			(_port CLKB (posedge) (_code  118 BLKB_EN))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 44600
			(_port CLKB (posedge) (_code  119 BLKB_EN))
			(_port ADDRB6 (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 44601
			(_port CLKB (posedge) (_code  120 BLKB_EN))
			(_port ADDRB6 (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 44602
			(_port ADDRB5 (posedge))
			(_port CLKB (posedge) (_code  121 BLKB_EN))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 44603
			(_port ADDRB5 (negedge))
			(_port CLKB (posedge) (_code  122 BLKB_EN))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 44604
			(_port CLKB (posedge) (_code  123 BLKB_EN))
			(_port ADDRB5 (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 44605
			(_port CLKB (posedge) (_code  124 BLKB_EN))
			(_port ADDRB5 (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 44606
			(_port ADDRB4 (posedge))
			(_port CLKB (posedge) (_code  125 BLKB_EN))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 44607
			(_port ADDRB4 (negedge))
			(_port CLKB (posedge) (_code  126 BLKB_EN))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 44608
			(_port CLKB (posedge) (_code  127 BLKB_EN))
			(_port ADDRB4 (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 44609
			(_port CLKB (posedge) (_code  128 BLKB_EN))
			(_port ADDRB4 (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 44610
			(_port ADDRB3 (posedge))
			(_port CLKB (posedge) (_code  129 BLKB_EN))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 44611
			(_port ADDRB3 (negedge))
			(_port CLKB (posedge) (_code  130 BLKB_EN))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 44612
			(_port CLKB (posedge) (_code  131 BLKB_EN))
			(_port ADDRB3 (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 44613
			(_port CLKB (posedge) (_code  132 BLKB_EN))
			(_port ADDRB3 (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 44614
			(_port ADDRB2 (posedge))
			(_port CLKB (posedge) (_code  133 BLKB_EN))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 44615
			(_port ADDRB2 (negedge))
			(_port CLKB (posedge) (_code  134 BLKB_EN))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 44616
			(_port CLKB (posedge) (_code  135 BLKB_EN))
			(_port ADDRB2 (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 44617
			(_port CLKB (posedge) (_code  136 BLKB_EN))
			(_port ADDRB2 (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 44618
			(_port ADDRB1 (posedge))
			(_port CLKB (posedge) (_code  137 BLKB_EN))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 44619
			(_port ADDRB1 (negedge))
			(_port CLKB (posedge) (_code  138 BLKB_EN))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 44620
			(_port CLKB (posedge) (_code  139 BLKB_EN))
			(_port ADDRB1 (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 44621
			(_port CLKB (posedge) (_code  140 BLKB_EN))
			(_port ADDRB1 (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 44622
			(_port ADDRB0 (posedge))
			(_port CLKB (posedge) (_code  141 BLKB_EN))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 44623
			(_port ADDRB0 (negedge))
			(_port CLKB (posedge) (_code  142 BLKB_EN))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 44624
			(_port CLKB (posedge) (_code  143 BLKB_EN))
			(_port ADDRB0 (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 44625
			(_port CLKB (posedge) (_code  144 BLKB_EN))
			(_port ADDRB0 (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 44627
			(_port DINB8 (posedge))
			(_port CLKB (posedge) (_code  145 BLKB_WEN))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 44628
			(_port DINB8 (negedge))
			(_port CLKB (posedge) (_code  146 BLKB_WEN))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 44629
			(_port CLKB (posedge) (_code  147 BLKB_WEN))
			(_port DINB8 (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 44630
			(_port CLKB (posedge) (_code  148 BLKB_WEN))
			(_port DINB8 (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 44631
			(_port DINB7 (posedge))
			(_port CLKB (posedge) (_code  149 BLKB_WEN))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 44632
			(_port DINB7 (negedge))
			(_port CLKB (posedge) (_code  150 BLKB_WEN))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 44633
			(_port CLKB (posedge) (_code  151 BLKB_WEN))
			(_port DINB7 (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 44634
			(_port CLKB (posedge) (_code  152 BLKB_WEN))
			(_port DINB7 (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 44635
			(_port DINB6 (posedge))
			(_port CLKB (posedge) (_code  153 BLKB_WEN))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 44636
			(_port DINB6 (negedge))
			(_port CLKB (posedge) (_code  154 BLKB_WEN))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 44637
			(_port CLKB (posedge) (_code  155 BLKB_WEN))
			(_port DINB6 (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 44638
			(_port CLKB (posedge) (_code  156 BLKB_WEN))
			(_port DINB6 (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 44639
			(_port DINB5 (posedge))
			(_port CLKB (posedge) (_code  157 BLKB_WEN))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 44640
			(_port DINB5 (negedge))
			(_port CLKB (posedge) (_code  158 BLKB_WEN))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 44641
			(_port CLKB (posedge) (_code  159 BLKB_WEN))
			(_port DINB5 (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 44642
			(_port CLKB (posedge) (_code  160 BLKB_WEN))
			(_port DINB5 (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 44643
			(_port DINB4 (posedge))
			(_port CLKB (posedge) (_code  161 BLKB_WEN))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 44644
			(_port DINB4 (negedge))
			(_port CLKB (posedge) (_code  162 BLKB_WEN))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 44645
			(_port CLKB (posedge) (_code  163 BLKB_WEN))
			(_port DINB4 (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 44646
			(_port CLKB (posedge) (_code  164 BLKB_WEN))
			(_port DINB4 (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 44647
			(_port DINB3 (posedge))
			(_port CLKB (posedge) (_code  165 BLKB_WEN))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 44648
			(_port DINB3 (negedge))
			(_port CLKB (posedge) (_code  166 BLKB_WEN))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 44649
			(_port CLKB (posedge) (_code  167 BLKB_WEN))
			(_port DINB3 (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 44650
			(_port CLKB (posedge) (_code  168 BLKB_WEN))
			(_port DINB3 (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 44651
			(_port DINB2 (posedge))
			(_port CLKB (posedge) (_code  169 BLKB_WEN))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 44652
			(_port DINB2 (negedge))
			(_port CLKB (posedge) (_code  170 BLKB_WEN))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 44653
			(_port CLKB (posedge) (_code  171 BLKB_WEN))
			(_port DINB2 (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 44654
			(_port CLKB (posedge) (_code  172 BLKB_WEN))
			(_port DINB2 (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 44655
			(_port DINB1 (posedge))
			(_port CLKB (posedge) (_code  173 BLKB_WEN))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 44656
			(_port DINB1 (negedge))
			(_port CLKB (posedge) (_code  174 BLKB_WEN))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 44657
			(_port CLKB (posedge) (_code  175 BLKB_WEN))
			(_port DINB1 (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 44658
			(_port CLKB (posedge) (_code  176 BLKB_WEN))
			(_port DINB1 (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 44659
			(_port DINB0 (posedge))
			(_port CLKB (posedge) (_code  177 BLKB_WEN))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 44660
			(_port DINB0 (negedge))
			(_port CLKB (posedge) (_code  178 BLKB_WEN))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 44661
			(_port CLKB (posedge) (_code  179 BLKB_WEN))
			(_port DINB0 (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 44662
			(_port CLKB (posedge) (_code  180 BLKB_WEN))
			(_port DINB0 (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 44665
			(_port WENB (posedge))
			(_port CLKB (posedge) (_code  181 RESET))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 44666
			(_port WENB (negedge))
			(_port CLKB (posedge) (_code  182 RESET))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 44667
			(_port CLKB (posedge) (_code  183 RESET))
			(_port WENB (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 44668
			(_port CLKB (posedge) (_code  184 RESET))
			(_port WENB (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 44670
			(_port BLKB (posedge))
			(_port CLKB (posedge) (_code  185 RESET))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 44671
			(_port BLKB (negedge))
			(_port CLKB (posedge) (_code  186 RESET))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 44672
			(_port CLKB (posedge) (_code  187 RESET))
			(_port BLKB (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 44673
			(_port CLKB (posedge) (_code  188 RESET))
			(_port BLKB (negedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000042 56 24125 1268928665638 RAM512X18
(_unit RAM512X18
	(_specify
		(_specparam LibName string \smartfusion\)
		(_modpath parallel positive 0 44838
			(_port RCLK in posedge)
			(_port RD0 out posedge)
			(_datain RD0 in posedge)
		)
		(_modpath parallel positive 0 44839
			(_port RCLK in posedge)
			(_port RD1 out posedge)
			(_datain RD1 in posedge)
		)
		(_modpath parallel positive 0 44840
			(_port RCLK in posedge)
			(_port RD2 out posedge)
			(_datain RD2 in posedge)
		)
		(_modpath parallel positive 0 44841
			(_port RCLK in posedge)
			(_port RD3 out posedge)
			(_datain RD3 in posedge)
		)
		(_modpath parallel positive 0 44842
			(_port RCLK in posedge)
			(_port RD4 out posedge)
			(_datain RD4 in posedge)
		)
		(_modpath parallel positive 0 44843
			(_port RCLK in posedge)
			(_port RD5 out posedge)
			(_datain RD5 in posedge)
		)
		(_modpath parallel positive 0 44844
			(_port RCLK in posedge)
			(_port RD6 out posedge)
			(_datain RD6 in posedge)
		)
		(_modpath parallel positive 0 44845
			(_port RCLK in posedge)
			(_port RD7 out posedge)
			(_datain RD7 in posedge)
		)
		(_modpath parallel positive 0 44846
			(_port RCLK in posedge)
			(_port RD8 out posedge)
			(_datain RD8 in posedge)
		)
		(_modpath parallel positive 0 44847
			(_port RCLK in posedge)
			(_port RD9 out posedge)
			(_datain RD9 in posedge)
		)
		(_modpath parallel positive 0 44848
			(_port RCLK in posedge)
			(_port RD10 out posedge)
			(_datain RD10 in posedge)
		)
		(_modpath parallel positive 0 44849
			(_port RCLK in posedge)
			(_port RD11 out posedge)
			(_datain RD11 in posedge)
		)
		(_modpath parallel positive 0 44850
			(_port RCLK in posedge)
			(_port RD12 out posedge)
			(_datain RD12 in posedge)
		)
		(_modpath parallel positive 0 44851
			(_port RCLK in posedge)
			(_port RD13 out posedge)
			(_datain RD13 in posedge)
		)
		(_modpath parallel positive 0 44852
			(_port RCLK in posedge)
			(_port RD14 out posedge)
			(_datain RD14 in posedge)
		)
		(_modpath parallel positive 0 44853
			(_port RCLK in posedge)
			(_port RD15 out posedge)
			(_datain RD15 in posedge)
		)
		(_modpath parallel positive 0 44854
			(_port RCLK in posedge)
			(_port RD16 out posedge)
			(_datain RD16 in posedge)
		)
		(_modpath parallel positive 0 44855
			(_port RCLK in posedge)
			(_port RD17 out posedge)
			(_datain RD17 in posedge)
		)
		(_modpath parallel positive 0 44857
			(_port RESET in negedge)
			(_port RD0 out negedge)
		)
		(_modpath parallel positive 0 44858
			(_port RESET in negedge)
			(_port RD1 out negedge)
		)
		(_modpath parallel positive 0 44859
			(_port RESET in negedge)
			(_port RD2 out negedge)
		)
		(_modpath parallel positive 0 44860
			(_port RESET in negedge)
			(_port RD3 out negedge)
		)
		(_modpath parallel positive 0 44861
			(_port RESET in negedge)
			(_port RD4 out negedge)
		)
		(_modpath parallel positive 0 44862
			(_port RESET in negedge)
			(_port RD5 out negedge)
		)
		(_modpath parallel positive 0 44863
			(_port RESET in negedge)
			(_port RD6 out negedge)
		)
		(_modpath parallel positive 0 44864
			(_port RESET in negedge)
			(_port RD7 out negedge)
		)
		(_modpath parallel positive 0 44865
			(_port RESET in negedge)
			(_port RD8 out negedge)
		)
		(_modpath parallel positive 0 44866
			(_port RESET in negedge)
			(_port RD9 out negedge)
		)
		(_modpath parallel positive 0 44867
			(_port RESET in negedge)
			(_port RD10 out negedge)
		)
		(_modpath parallel positive 0 44868
			(_port RESET in negedge)
			(_port RD11 out negedge)
		)
		(_modpath parallel positive 0 44869
			(_port RESET in negedge)
			(_port RD12 out negedge)
		)
		(_modpath parallel positive 0 44870
			(_port RESET in negedge)
			(_port RD13 out negedge)
		)
		(_modpath parallel positive 0 44871
			(_port RESET in negedge)
			(_port RD14 out negedge)
		)
		(_modpath parallel positive 0 44872
			(_port RESET in negedge)
			(_port RD15 out negedge)
		)
		(_modpath parallel positive 0 44873
			(_port RESET in negedge)
			(_port RD16 out negedge)
		)
		(_modpath parallel positive 0 44874
			(_port RESET in negedge)
			(_port RD17 out negedge)
		)
		(_tchk setup 0 44877
			(_port RADDR8 (posedge))
			(_port RCLK (posedge) (_code  3 RENABLE))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 44878
			(_port RADDR8 (negedge))
			(_port RCLK (posedge) (_code  4 RENABLE))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 44879
			(_port RCLK (posedge) (_code  5 RENABLE))
			(_port RADDR8 (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 44880
			(_port RCLK (posedge) (_code  6 RENABLE))
			(_port RADDR8 (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 44881
			(_port RADDR7 (posedge))
			(_port RCLK (posedge) (_code  7 RENABLE))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 44882
			(_port RADDR7 (negedge))
			(_port RCLK (posedge) (_code  8 RENABLE))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 44883
			(_port RCLK (posedge) (_code  9 RENABLE))
			(_port RADDR7 (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 44884
			(_port RCLK (posedge) (_code  10 RENABLE))
			(_port RADDR7 (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 44885
			(_port RADDR6 (posedge))
			(_port RCLK (posedge) (_code  11 RENABLE))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 44886
			(_port RADDR6 (negedge))
			(_port RCLK (posedge) (_code  12 RENABLE))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 44887
			(_port RCLK (posedge) (_code  13 RENABLE))
			(_port RADDR6 (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 44888
			(_port RCLK (posedge) (_code  14 RENABLE))
			(_port RADDR6 (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 44889
			(_port RADDR5 (posedge))
			(_port RCLK (posedge) (_code  15 RENABLE))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 44890
			(_port RADDR5 (negedge))
			(_port RCLK (posedge) (_code  16 RENABLE))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 44891
			(_port RCLK (posedge) (_code  17 RENABLE))
			(_port RADDR5 (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 44892
			(_port RCLK (posedge) (_code  18 RENABLE))
			(_port RADDR5 (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 44893
			(_port RADDR4 (posedge))
			(_port RCLK (posedge) (_code  19 RENABLE))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 44894
			(_port RADDR4 (negedge))
			(_port RCLK (posedge) (_code  20 RENABLE))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 44895
			(_port RCLK (posedge) (_code  21 RENABLE))
			(_port RADDR4 (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 44896
			(_port RCLK (posedge) (_code  22 RENABLE))
			(_port RADDR4 (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 44897
			(_port RADDR3 (posedge))
			(_port RCLK (posedge) (_code  23 RENABLE))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 44898
			(_port RADDR3 (negedge))
			(_port RCLK (posedge) (_code  24 RENABLE))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 44899
			(_port RCLK (posedge) (_code  25 RENABLE))
			(_port RADDR3 (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 44900
			(_port RCLK (posedge) (_code  26 RENABLE))
			(_port RADDR3 (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 44901
			(_port RADDR2 (posedge))
			(_port RCLK (posedge) (_code  27 RENABLE))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 44902
			(_port RADDR2 (negedge))
			(_port RCLK (posedge) (_code  28 RENABLE))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 44903
			(_port RCLK (posedge) (_code  29 RENABLE))
			(_port RADDR2 (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 44904
			(_port RCLK (posedge) (_code  30 RENABLE))
			(_port RADDR2 (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 44905
			(_port RADDR1 (posedge))
			(_port RCLK (posedge) (_code  31 RENABLE))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 44906
			(_port RADDR1 (negedge))
			(_port RCLK (posedge) (_code  32 RENABLE))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 44907
			(_port RCLK (posedge) (_code  33 RENABLE))
			(_port RADDR1 (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 44908
			(_port RCLK (posedge) (_code  34 RENABLE))
			(_port RADDR1 (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 44909
			(_port RADDR0 (posedge))
			(_port RCLK (posedge) (_code  35 RENABLE))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 44910
			(_port RADDR0 (negedge))
			(_port RCLK (posedge) (_code  36 RENABLE))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 44911
			(_port RCLK (posedge) (_code  37 RENABLE))
			(_port RADDR0 (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 44912
			(_port RCLK (posedge) (_code  38 RENABLE))
			(_port RADDR0 (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 44914
			(_port REN (posedge))
			(_port RCLK (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 44915
			(_port REN (negedge))
			(_port RCLK (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 44916
			(_port RCLK (posedge))
			(_port REN (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 44917
			(_port RCLK (posedge))
			(_port REN (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 44920
			(_port WADDR8 (posedge))
			(_port WCLK (posedge) (_code  39 WENABLE))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 44921
			(_port WADDR8 (negedge))
			(_port WCLK (posedge) (_code  40 WENABLE))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 44922
			(_port WCLK (posedge) (_code  41 WENABLE))
			(_port WADDR8 (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 44923
			(_port WCLK (posedge) (_code  42 WENABLE))
			(_port WADDR8 (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 44924
			(_port WADDR7 (posedge))
			(_port WCLK (posedge) (_code  43 WENABLE))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 44925
			(_port WADDR7 (negedge))
			(_port WCLK (posedge) (_code  44 WENABLE))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 44926
			(_port WCLK (posedge) (_code  45 WENABLE))
			(_port WADDR7 (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 44927
			(_port WCLK (posedge) (_code  46 WENABLE))
			(_port WADDR7 (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 44928
			(_port WADDR6 (posedge))
			(_port WCLK (posedge) (_code  47 WENABLE))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 44929
			(_port WADDR6 (negedge))
			(_port WCLK (posedge) (_code  48 WENABLE))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 44930
			(_port WCLK (posedge) (_code  49 WENABLE))
			(_port WADDR6 (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 44931
			(_port WCLK (posedge) (_code  50 WENABLE))
			(_port WADDR6 (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 44932
			(_port WADDR5 (posedge))
			(_port WCLK (posedge) (_code  51 WENABLE))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 44933
			(_port WADDR5 (negedge))
			(_port WCLK (posedge) (_code  52 WENABLE))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 44934
			(_port WCLK (posedge) (_code  53 WENABLE))
			(_port WADDR5 (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 44935
			(_port WCLK (posedge) (_code  54 WENABLE))
			(_port WADDR5 (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 44936
			(_port WADDR4 (posedge))
			(_port WCLK (posedge) (_code  55 WENABLE))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 44937
			(_port WADDR4 (negedge))
			(_port WCLK (posedge) (_code  56 WENABLE))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 44938
			(_port WCLK (posedge) (_code  57 WENABLE))
			(_port WADDR4 (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 44939
			(_port WCLK (posedge) (_code  58 WENABLE))
			(_port WADDR4 (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 44940
			(_port WADDR3 (posedge))
			(_port WCLK (posedge) (_code  59 WENABLE))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 44941
			(_port WADDR3 (negedge))
			(_port WCLK (posedge) (_code  60 WENABLE))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 44942
			(_port WCLK (posedge) (_code  61 WENABLE))
			(_port WADDR3 (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 44943
			(_port WCLK (posedge) (_code  62 WENABLE))
			(_port WADDR3 (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 44944
			(_port WADDR2 (posedge))
			(_port WCLK (posedge) (_code  63 WENABLE))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 44945
			(_port WADDR2 (negedge))
			(_port WCLK (posedge) (_code  64 WENABLE))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 44946
			(_port WCLK (posedge) (_code  65 WENABLE))
			(_port WADDR2 (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 44947
			(_port WCLK (posedge) (_code  66 WENABLE))
			(_port WADDR2 (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 44948
			(_port WADDR1 (posedge))
			(_port WCLK (posedge) (_code  67 WENABLE))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 44949
			(_port WADDR1 (negedge))
			(_port WCLK (posedge) (_code  68 WENABLE))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 44950
			(_port WCLK (posedge) (_code  69 WENABLE))
			(_port WADDR1 (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 44951
			(_port WCLK (posedge) (_code  70 WENABLE))
			(_port WADDR1 (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 44952
			(_port WADDR0 (posedge))
			(_port WCLK (posedge) (_code  71 WENABLE))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 44953
			(_port WADDR0 (negedge))
			(_port WCLK (posedge) (_code  72 WENABLE))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 44954
			(_port WCLK (posedge) (_code  73 WENABLE))
			(_port WADDR0 (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 44955
			(_port WCLK (posedge) (_code  74 WENABLE))
			(_port WADDR0 (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 44957
			(_port WD17 (posedge))
			(_port WCLK (posedge) (_code  75 WENABLE))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 44958
			(_port WD17 (negedge))
			(_port WCLK (posedge) (_code  76 WENABLE))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 44959
			(_port WCLK (posedge) (_code  77 WENABLE))
			(_port WD17 (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 44960
			(_port WCLK (posedge) (_code  78 WENABLE))
			(_port WD17 (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 44961
			(_port WD16 (posedge))
			(_port WCLK (posedge) (_code  79 WENABLE))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 44962
			(_port WD16 (negedge))
			(_port WCLK (posedge) (_code  80 WENABLE))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 44963
			(_port WCLK (posedge) (_code  81 WENABLE))
			(_port WD16 (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 44964
			(_port WCLK (posedge) (_code  82 WENABLE))
			(_port WD16 (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 44965
			(_port WD15 (posedge))
			(_port WCLK (posedge) (_code  83 WENABLE))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 44966
			(_port WD15 (negedge))
			(_port WCLK (posedge) (_code  84 WENABLE))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 44967
			(_port WCLK (posedge) (_code  85 WENABLE))
			(_port WD15 (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 44968
			(_port WCLK (posedge) (_code  86 WENABLE))
			(_port WD15 (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 44969
			(_port WD14 (posedge))
			(_port WCLK (posedge) (_code  87 WENABLE))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 44970
			(_port WD14 (negedge))
			(_port WCLK (posedge) (_code  88 WENABLE))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 44971
			(_port WCLK (posedge) (_code  89 WENABLE))
			(_port WD14 (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 44972
			(_port WCLK (posedge) (_code  90 WENABLE))
			(_port WD14 (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 44973
			(_port WD13 (posedge))
			(_port WCLK (posedge) (_code  91 WENABLE))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 44974
			(_port WD13 (negedge))
			(_port WCLK (posedge) (_code  92 WENABLE))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 44975
			(_port WCLK (posedge) (_code  93 WENABLE))
			(_port WD13 (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 44976
			(_port WCLK (posedge) (_code  94 WENABLE))
			(_port WD13 (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 44977
			(_port WD12 (posedge))
			(_port WCLK (posedge) (_code  95 WENABLE))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 44978
			(_port WD12 (negedge))
			(_port WCLK (posedge) (_code  96 WENABLE))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 44979
			(_port WCLK (posedge) (_code  97 WENABLE))
			(_port WD12 (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 44980
			(_port WCLK (posedge) (_code  98 WENABLE))
			(_port WD12 (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 44981
			(_port WD11 (posedge))
			(_port WCLK (posedge) (_code  99 WENABLE))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 44982
			(_port WD11 (negedge))
			(_port WCLK (posedge) (_code  100 WENABLE))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 44983
			(_port WCLK (posedge) (_code  101 WENABLE))
			(_port WD11 (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 44984
			(_port WCLK (posedge) (_code  102 WENABLE))
			(_port WD11 (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 44985
			(_port WD10 (posedge))
			(_port WCLK (posedge) (_code  103 WENABLE))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 44986
			(_port WD10 (negedge))
			(_port WCLK (posedge) (_code  104 WENABLE))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 44987
			(_port WCLK (posedge) (_code  105 WENABLE))
			(_port WD10 (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 44988
			(_port WCLK (posedge) (_code  106 WENABLE))
			(_port WD10 (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 44989
			(_port WD9 (posedge))
			(_port WCLK (posedge) (_code  107 WENABLE))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 44990
			(_port WD9 (negedge))
			(_port WCLK (posedge) (_code  108 WENABLE))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 44991
			(_port WCLK (posedge) (_code  109 WENABLE))
			(_port WD9 (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 44992
			(_port WCLK (posedge) (_code  110 WENABLE))
			(_port WD9 (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 44994
			(_port WD8 (posedge))
			(_port WCLK (posedge) (_code  111 WENABLE))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 44995
			(_port WD8 (negedge))
			(_port WCLK (posedge) (_code  112 WENABLE))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 44996
			(_port WCLK (posedge) (_code  113 WENABLE))
			(_port WD8 (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 44997
			(_port WCLK (posedge) (_code  114 WENABLE))
			(_port WD8 (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 44998
			(_port WD7 (posedge))
			(_port WCLK (posedge) (_code  115 WENABLE))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 44999
			(_port WD7 (negedge))
			(_port WCLK (posedge) (_code  116 WENABLE))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 45000
			(_port WCLK (posedge) (_code  117 WENABLE))
			(_port WD7 (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 45001
			(_port WCLK (posedge) (_code  118 WENABLE))
			(_port WD7 (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 45002
			(_port WD6 (posedge))
			(_port WCLK (posedge) (_code  119 WENABLE))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 45003
			(_port WD6 (negedge))
			(_port WCLK (posedge) (_code  120 WENABLE))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 45004
			(_port WCLK (posedge) (_code  121 WENABLE))
			(_port WD6 (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 45005
			(_port WCLK (posedge) (_code  122 WENABLE))
			(_port WD6 (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 45006
			(_port WD5 (posedge))
			(_port WCLK (posedge) (_code  123 WENABLE))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 45007
			(_port WD5 (negedge))
			(_port WCLK (posedge) (_code  124 WENABLE))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 45008
			(_port WCLK (posedge) (_code  125 WENABLE))
			(_port WD5 (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 45009
			(_port WCLK (posedge) (_code  126 WENABLE))
			(_port WD5 (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 45010
			(_port WD4 (posedge))
			(_port WCLK (posedge) (_code  127 WENABLE))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 45011
			(_port WD4 (negedge))
			(_port WCLK (posedge) (_code  128 WENABLE))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 45012
			(_port WCLK (posedge) (_code  129 WENABLE))
			(_port WD4 (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 45013
			(_port WCLK (posedge) (_code  130 WENABLE))
			(_port WD4 (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 45014
			(_port WD3 (posedge))
			(_port WCLK (posedge) (_code  131 WENABLE))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 45015
			(_port WD3 (negedge))
			(_port WCLK (posedge) (_code  132 WENABLE))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 45016
			(_port WCLK (posedge) (_code  133 WENABLE))
			(_port WD3 (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 45017
			(_port WCLK (posedge) (_code  134 WENABLE))
			(_port WD3 (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 45018
			(_port WD2 (posedge))
			(_port WCLK (posedge) (_code  135 WENABLE))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 45019
			(_port WD2 (negedge))
			(_port WCLK (posedge) (_code  136 WENABLE))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 45020
			(_port WCLK (posedge) (_code  137 WENABLE))
			(_port WD2 (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 45021
			(_port WCLK (posedge) (_code  138 WENABLE))
			(_port WD2 (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 45022
			(_port WD1 (posedge))
			(_port WCLK (posedge) (_code  139 WENABLE))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 45023
			(_port WD1 (negedge))
			(_port WCLK (posedge) (_code  140 WENABLE))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 45024
			(_port WCLK (posedge) (_code  141 WENABLE))
			(_port WD1 (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 45025
			(_port WCLK (posedge) (_code  142 WENABLE))
			(_port WD1 (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 45026
			(_port WD0 (posedge))
			(_port WCLK (posedge) (_code  143 WENABLE))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 45027
			(_port WD0 (negedge))
			(_port WCLK (posedge) (_code  144 WENABLE))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 45028
			(_port WCLK (posedge) (_code  145 WENABLE))
			(_port WD0 (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 45029
			(_port WCLK (posedge) (_code  146 WENABLE))
			(_port WD0 (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 45031
			(_port WEN (posedge))
			(_port WCLK (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 45032
			(_port WEN (negedge))
			(_port WCLK (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 45033
			(_port WCLK (posedge))
			(_port WEN (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 45034
			(_port WCLK (posedge))
			(_port WEN (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk recovery 0 45036
			(_port RESET (posedge))
			(_port RCLK (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 45037
			(_port RCLK (posedge))
			(_port RESET (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk recovery 0 45039
			(_port RESET (posedge))
			(_port WCLK (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 45040
			(_port WCLK (posedge))
			(_port RESET (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 45042
			(_port RESET (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 45043
			(_port RCLK (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 45044
			(_port RCLK (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 45045
			(_port WCLK (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 45046
			(_port WCLK (negedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000043 56 28740 1268928665643 FLEXRAM4K9
(_unit FLEXRAM4K9
	(_specify
		(_specparam LibName string \smartfusion\)
		(_modpath parallel positive 0 45232
			(_port CLKA in posedge)
			(_port DOUTA0 out posedge)
			(_datain DOUTA0 in posedge)
		)
		(_modpath parallel positive 0 45233
			(_port CLKA in posedge)
			(_port DOUTA1 out posedge)
			(_datain DOUTA1 in posedge)
		)
		(_modpath parallel positive 0 45234
			(_port CLKA in posedge)
			(_port DOUTA2 out posedge)
			(_datain DOUTA2 in posedge)
		)
		(_modpath parallel positive 0 45235
			(_port CLKA in posedge)
			(_port DOUTA3 out posedge)
			(_datain DOUTA3 in posedge)
		)
		(_modpath parallel positive 0 45236
			(_port CLKA in posedge)
			(_port DOUTA4 out posedge)
			(_datain DOUTA4 in posedge)
		)
		(_modpath parallel positive 0 45237
			(_port CLKA in posedge)
			(_port DOUTA5 out posedge)
			(_datain DOUTA5 in posedge)
		)
		(_modpath parallel positive 0 45238
			(_port CLKA in posedge)
			(_port DOUTA6 out posedge)
			(_datain DOUTA6 in posedge)
		)
		(_modpath parallel positive 0 45239
			(_port CLKA in posedge)
			(_port DOUTA7 out posedge)
			(_datain DOUTA7 in posedge)
		)
		(_modpath parallel positive 0 45240
			(_port CLKA in posedge)
			(_port DOUTA8 out posedge)
			(_datain DOUTA8 in posedge)
		)
		(_modpath parallel positive 0 45242
			(_port CLKB in posedge)
			(_port DOUTB0 out posedge)
			(_datain DOUTB0 in posedge)
		)
		(_modpath parallel positive 0 45243
			(_port CLKB in posedge)
			(_port DOUTB1 out posedge)
			(_datain DOUTB1 in posedge)
		)
		(_modpath parallel positive 0 45244
			(_port CLKB in posedge)
			(_port DOUTB2 out posedge)
			(_datain DOUTB2 in posedge)
		)
		(_modpath parallel positive 0 45245
			(_port CLKB in posedge)
			(_port DOUTB3 out posedge)
			(_datain DOUTB3 in posedge)
		)
		(_modpath parallel positive 0 45246
			(_port CLKB in posedge)
			(_port DOUTB4 out posedge)
			(_datain DOUTB4 in posedge)
		)
		(_modpath parallel positive 0 45247
			(_port CLKB in posedge)
			(_port DOUTB5 out posedge)
			(_datain DOUTB5 in posedge)
		)
		(_modpath parallel positive 0 45248
			(_port CLKB in posedge)
			(_port DOUTB6 out posedge)
			(_datain DOUTB6 in posedge)
		)
		(_modpath parallel positive 0 45249
			(_port CLKB in posedge)
			(_port DOUTB7 out posedge)
			(_datain DOUTB7 in posedge)
		)
		(_modpath parallel positive 0 45250
			(_port CLKB in posedge)
			(_port DOUTB8 out posedge)
			(_datain DOUTB8 in posedge)
		)
		(_modpath parallel positive 0 45253
			(_port RESET in negedge)
			(_port DOUTA0 out negedge)
		)
		(_modpath parallel positive 0 45254
			(_port RESET in negedge)
			(_port DOUTA1 out negedge)
		)
		(_modpath parallel positive 0 45255
			(_port RESET in negedge)
			(_port DOUTA2 out negedge)
		)
		(_modpath parallel positive 0 45256
			(_port RESET in negedge)
			(_port DOUTA3 out negedge)
		)
		(_modpath parallel positive 0 45257
			(_port RESET in negedge)
			(_port DOUTA4 out negedge)
		)
		(_modpath parallel positive 0 45258
			(_port RESET in negedge)
			(_port DOUTA5 out negedge)
		)
		(_modpath parallel positive 0 45259
			(_port RESET in negedge)
			(_port DOUTA6 out negedge)
		)
		(_modpath parallel positive 0 45260
			(_port RESET in negedge)
			(_port DOUTA7 out negedge)
		)
		(_modpath parallel positive 0 45261
			(_port RESET in negedge)
			(_port DOUTA8 out negedge)
		)
		(_modpath parallel positive 0 45263
			(_port RESET in negedge)
			(_port DOUTB0 out negedge)
		)
		(_modpath parallel positive 0 45264
			(_port RESET in negedge)
			(_port DOUTB1 out negedge)
		)
		(_modpath parallel positive 0 45265
			(_port RESET in negedge)
			(_port DOUTB2 out negedge)
		)
		(_modpath parallel positive 0 45266
			(_port RESET in negedge)
			(_port DOUTB3 out negedge)
		)
		(_modpath parallel positive 0 45267
			(_port RESET in negedge)
			(_port DOUTB4 out negedge)
		)
		(_modpath parallel positive 0 45268
			(_port RESET in negedge)
			(_port DOUTB5 out negedge)
		)
		(_modpath parallel positive 0 45269
			(_port RESET in negedge)
			(_port DOUTB6 out negedge)
		)
		(_modpath parallel positive 0 45270
			(_port RESET in negedge)
			(_port DOUTB7 out negedge)
		)
		(_modpath parallel positive 0 45271
			(_port RESET in negedge)
			(_port DOUTB8 out negedge)
		)
		(_tchk width 0 45274
			(_port CLKA (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 45275
			(_port CLKA (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 45276
			(_port CLKB (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 45277
			(_port CLKB (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 45280
			(_port ADDRA11 (posedge))
			(_port CLKA (posedge) (_code  5 BLKA_EN))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 45281
			(_port ADDRA11 (negedge))
			(_port CLKA (posedge) (_code  6 BLKA_EN))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 45282
			(_port CLKA (posedge) (_code  7 BLKA_EN))
			(_port ADDRA11 (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 45283
			(_port CLKA (posedge) (_code  8 BLKA_EN))
			(_port ADDRA11 (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 45284
			(_port ADDRA10 (posedge))
			(_port CLKA (posedge) (_code  9 BLKA_EN))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 45285
			(_port ADDRA10 (negedge))
			(_port CLKA (posedge) (_code  10 BLKA_EN))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 45286
			(_port CLKA (posedge) (_code  11 BLKA_EN))
			(_port ADDRA10 (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 45287
			(_port CLKA (posedge) (_code  12 BLKA_EN))
			(_port ADDRA10 (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 45288
			(_port ADDRA9 (posedge))
			(_port CLKA (posedge) (_code  13 BLKA_EN))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 45289
			(_port ADDRA9 (negedge))
			(_port CLKA (posedge) (_code  14 BLKA_EN))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 45290
			(_port CLKA (posedge) (_code  15 BLKA_EN))
			(_port ADDRA9 (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 45291
			(_port CLKA (posedge) (_code  16 BLKA_EN))
			(_port ADDRA9 (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 45292
			(_port ADDRA8 (posedge))
			(_port CLKA (posedge) (_code  17 BLKA_EN))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 45293
			(_port ADDRA8 (negedge))
			(_port CLKA (posedge) (_code  18 BLKA_EN))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 45294
			(_port CLKA (posedge) (_code  19 BLKA_EN))
			(_port ADDRA8 (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 45295
			(_port CLKA (posedge) (_code  20 BLKA_EN))
			(_port ADDRA8 (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 45296
			(_port ADDRA7 (posedge))
			(_port CLKA (posedge) (_code  21 BLKA_EN))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 45297
			(_port ADDRA7 (negedge))
			(_port CLKA (posedge) (_code  22 BLKA_EN))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 45298
			(_port CLKA (posedge) (_code  23 BLKA_EN))
			(_port ADDRA7 (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 45299
			(_port CLKA (posedge) (_code  24 BLKA_EN))
			(_port ADDRA7 (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 45300
			(_port ADDRA6 (posedge))
			(_port CLKA (posedge) (_code  25 BLKA_EN))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 45301
			(_port ADDRA6 (negedge))
			(_port CLKA (posedge) (_code  26 BLKA_EN))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 45302
			(_port CLKA (posedge) (_code  27 BLKA_EN))
			(_port ADDRA6 (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 45303
			(_port CLKA (posedge) (_code  28 BLKA_EN))
			(_port ADDRA6 (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 45304
			(_port ADDRA5 (posedge))
			(_port CLKA (posedge) (_code  29 BLKA_EN))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 45305
			(_port ADDRA5 (negedge))
			(_port CLKA (posedge) (_code  30 BLKA_EN))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 45306
			(_port CLKA (posedge) (_code  31 BLKA_EN))
			(_port ADDRA5 (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 45307
			(_port CLKA (posedge) (_code  32 BLKA_EN))
			(_port ADDRA5 (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 45308
			(_port ADDRA4 (posedge))
			(_port CLKA (posedge) (_code  33 BLKA_EN))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 45309
			(_port ADDRA4 (negedge))
			(_port CLKA (posedge) (_code  34 BLKA_EN))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 45310
			(_port CLKA (posedge) (_code  35 BLKA_EN))
			(_port ADDRA4 (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 45311
			(_port CLKA (posedge) (_code  36 BLKA_EN))
			(_port ADDRA4 (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 45312
			(_port ADDRA3 (posedge))
			(_port CLKA (posedge) (_code  37 BLKA_EN))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 45313
			(_port ADDRA3 (negedge))
			(_port CLKA (posedge) (_code  38 BLKA_EN))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 45314
			(_port CLKA (posedge) (_code  39 BLKA_EN))
			(_port ADDRA3 (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 45315
			(_port CLKA (posedge) (_code  40 BLKA_EN))
			(_port ADDRA3 (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 45316
			(_port ADDRA2 (posedge))
			(_port CLKA (posedge) (_code  41 BLKA_EN))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 45317
			(_port ADDRA2 (negedge))
			(_port CLKA (posedge) (_code  42 BLKA_EN))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 45318
			(_port CLKA (posedge) (_code  43 BLKA_EN))
			(_port ADDRA2 (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 45319
			(_port CLKA (posedge) (_code  44 BLKA_EN))
			(_port ADDRA2 (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 45320
			(_port ADDRA1 (posedge))
			(_port CLKA (posedge) (_code  45 BLKA_EN))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 45321
			(_port ADDRA1 (negedge))
			(_port CLKA (posedge) (_code  46 BLKA_EN))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 45322
			(_port CLKA (posedge) (_code  47 BLKA_EN))
			(_port ADDRA1 (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 45323
			(_port CLKA (posedge) (_code  48 BLKA_EN))
			(_port ADDRA1 (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 45324
			(_port ADDRA0 (posedge))
			(_port CLKA (posedge) (_code  49 BLKA_EN))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 45325
			(_port ADDRA0 (negedge))
			(_port CLKA (posedge) (_code  50 BLKA_EN))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 45326
			(_port CLKA (posedge) (_code  51 BLKA_EN))
			(_port ADDRA0 (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 45327
			(_port CLKA (posedge) (_code  52 BLKA_EN))
			(_port ADDRA0 (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 45329
			(_port DINA8 (posedge))
			(_port CLKA (posedge) (_code  53 BLKA_WEN))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 45330
			(_port DINA8 (negedge))
			(_port CLKA (posedge) (_code  54 BLKA_WEN))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 45331
			(_port CLKA (posedge) (_code  55 BLKA_WEN))
			(_port DINA8 (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 45332
			(_port CLKA (posedge) (_code  56 BLKA_WEN))
			(_port DINA8 (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 45333
			(_port DINA7 (posedge))
			(_port CLKA (posedge) (_code  57 BLKA_WEN))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 45334
			(_port DINA7 (negedge))
			(_port CLKA (posedge) (_code  58 BLKA_WEN))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 45335
			(_port CLKA (posedge) (_code  59 BLKA_WEN))
			(_port DINA7 (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 45336
			(_port CLKA (posedge) (_code  60 BLKA_WEN))
			(_port DINA7 (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 45337
			(_port DINA6 (posedge))
			(_port CLKA (posedge) (_code  61 BLKA_WEN))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 45338
			(_port DINA6 (negedge))
			(_port CLKA (posedge) (_code  62 BLKA_WEN))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 45339
			(_port CLKA (posedge) (_code  63 BLKA_WEN))
			(_port DINA6 (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 45340
			(_port CLKA (posedge) (_code  64 BLKA_WEN))
			(_port DINA6 (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 45341
			(_port DINA5 (posedge))
			(_port CLKA (posedge) (_code  65 BLKA_WEN))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 45342
			(_port DINA5 (negedge))
			(_port CLKA (posedge) (_code  66 BLKA_WEN))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 45343
			(_port CLKA (posedge) (_code  67 BLKA_WEN))
			(_port DINA5 (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 45344
			(_port CLKA (posedge) (_code  68 BLKA_WEN))
			(_port DINA5 (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 45345
			(_port DINA4 (posedge))
			(_port CLKA (posedge) (_code  69 BLKA_WEN))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 45346
			(_port DINA4 (negedge))
			(_port CLKA (posedge) (_code  70 BLKA_WEN))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 45347
			(_port CLKA (posedge) (_code  71 BLKA_WEN))
			(_port DINA4 (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 45348
			(_port CLKA (posedge) (_code  72 BLKA_WEN))
			(_port DINA4 (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 45349
			(_port DINA3 (posedge))
			(_port CLKA (posedge) (_code  73 BLKA_WEN))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 45350
			(_port DINA3 (negedge))
			(_port CLKA (posedge) (_code  74 BLKA_WEN))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 45351
			(_port CLKA (posedge) (_code  75 BLKA_WEN))
			(_port DINA3 (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 45352
			(_port CLKA (posedge) (_code  76 BLKA_WEN))
			(_port DINA3 (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 45353
			(_port DINA2 (posedge))
			(_port CLKA (posedge) (_code  77 BLKA_WEN))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 45354
			(_port DINA2 (negedge))
			(_port CLKA (posedge) (_code  78 BLKA_WEN))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 45355
			(_port CLKA (posedge) (_code  79 BLKA_WEN))
			(_port DINA2 (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 45356
			(_port CLKA (posedge) (_code  80 BLKA_WEN))
			(_port DINA2 (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 45357
			(_port DINA1 (posedge))
			(_port CLKA (posedge) (_code  81 BLKA_WEN))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 45358
			(_port DINA1 (negedge))
			(_port CLKA (posedge) (_code  82 BLKA_WEN))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 45359
			(_port CLKA (posedge) (_code  83 BLKA_WEN))
			(_port DINA1 (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 45360
			(_port CLKA (posedge) (_code  84 BLKA_WEN))
			(_port DINA1 (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 45361
			(_port DINA0 (posedge))
			(_port CLKA (posedge) (_code  85 BLKA_WEN))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 45362
			(_port DINA0 (negedge))
			(_port CLKA (posedge) (_code  86 BLKA_WEN))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 45363
			(_port CLKA (posedge) (_code  87 BLKA_WEN))
			(_port DINA0 (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 45364
			(_port CLKA (posedge) (_code  88 BLKA_WEN))
			(_port DINA0 (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 45367
			(_port WENA (posedge))
			(_port CLKA (posedge) (_code  89 RESET))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 45368
			(_port WENA (negedge))
			(_port CLKA (posedge) (_code  90 RESET))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 45369
			(_port CLKA (posedge) (_code  91 RESET))
			(_port WENA (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 45370
			(_port CLKA (posedge) (_code  92 RESET))
			(_port WENA (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 45372
			(_port BLKA (posedge))
			(_port CLKA (posedge) (_code  93 RESET))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 45373
			(_port BLKA (negedge))
			(_port CLKA (posedge) (_code  94 RESET))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 45374
			(_port CLKA (posedge) (_code  95 RESET))
			(_port BLKA (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 45375
			(_port CLKA (posedge) (_code  96 RESET))
			(_port BLKA (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk recovery 0 45377
			(_port RESET (posedge))
			(_port CLKA (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 45378
			(_port CLKA (posedge))
			(_port RESET (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk recovery 0 45380
			(_port RESET (posedge))
			(_port CLKB (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 45381
			(_port CLKB (posedge))
			(_port RESET (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 45383
			(_port RESET (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 45386
			(_port ADDRB11 (posedge))
			(_port CLKB (posedge) (_code  97 BLKB_EN))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 45387
			(_port ADDRB11 (negedge))
			(_port CLKB (posedge) (_code  98 BLKB_EN))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 45388
			(_port CLKB (posedge) (_code  99 BLKB_EN))
			(_port ADDRB11 (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 45389
			(_port CLKB (posedge) (_code  100 BLKB_EN))
			(_port ADDRB11 (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 45390
			(_port ADDRB10 (posedge))
			(_port CLKB (posedge) (_code  101 BLKB_EN))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 45391
			(_port ADDRB10 (negedge))
			(_port CLKB (posedge) (_code  102 BLKB_EN))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 45392
			(_port CLKB (posedge) (_code  103 BLKB_EN))
			(_port ADDRB10 (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 45393
			(_port CLKB (posedge) (_code  104 BLKB_EN))
			(_port ADDRB10 (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 45394
			(_port ADDRB9 (posedge))
			(_port CLKB (posedge) (_code  105 BLKB_EN))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 45395
			(_port ADDRB9 (negedge))
			(_port CLKB (posedge) (_code  106 BLKB_EN))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 45396
			(_port CLKB (posedge) (_code  107 BLKB_EN))
			(_port ADDRB9 (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 45397
			(_port CLKB (posedge) (_code  108 BLKB_EN))
			(_port ADDRB9 (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 45398
			(_port ADDRB8 (posedge))
			(_port CLKB (posedge) (_code  109 BLKB_EN))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 45399
			(_port ADDRB8 (negedge))
			(_port CLKB (posedge) (_code  110 BLKB_EN))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 45400
			(_port CLKB (posedge) (_code  111 BLKB_EN))
			(_port ADDRB8 (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 45401
			(_port CLKB (posedge) (_code  112 BLKB_EN))
			(_port ADDRB8 (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 45402
			(_port ADDRB7 (posedge))
			(_port CLKB (posedge) (_code  113 BLKB_EN))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 45403
			(_port ADDRB7 (negedge))
			(_port CLKB (posedge) (_code  114 BLKB_EN))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 45404
			(_port CLKB (posedge) (_code  115 BLKB_EN))
			(_port ADDRB7 (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 45405
			(_port CLKB (posedge) (_code  116 BLKB_EN))
			(_port ADDRB7 (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 45406
			(_port ADDRB6 (posedge))
			(_port CLKB (posedge) (_code  117 BLKB_EN))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 45407
			(_port ADDRB6 (negedge))
			(_port CLKB (posedge) (_code  118 BLKB_EN))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 45408
			(_port CLKB (posedge) (_code  119 BLKB_EN))
			(_port ADDRB6 (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 45409
			(_port CLKB (posedge) (_code  120 BLKB_EN))
			(_port ADDRB6 (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 45410
			(_port ADDRB5 (posedge))
			(_port CLKB (posedge) (_code  121 BLKB_EN))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 45411
			(_port ADDRB5 (negedge))
			(_port CLKB (posedge) (_code  122 BLKB_EN))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 45412
			(_port CLKB (posedge) (_code  123 BLKB_EN))
			(_port ADDRB5 (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 45413
			(_port CLKB (posedge) (_code  124 BLKB_EN))
			(_port ADDRB5 (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 45414
			(_port ADDRB4 (posedge))
			(_port CLKB (posedge) (_code  125 BLKB_EN))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 45415
			(_port ADDRB4 (negedge))
			(_port CLKB (posedge) (_code  126 BLKB_EN))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 45416
			(_port CLKB (posedge) (_code  127 BLKB_EN))
			(_port ADDRB4 (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 45417
			(_port CLKB (posedge) (_code  128 BLKB_EN))
			(_port ADDRB4 (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 45418
			(_port ADDRB3 (posedge))
			(_port CLKB (posedge) (_code  129 BLKB_EN))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 45419
			(_port ADDRB3 (negedge))
			(_port CLKB (posedge) (_code  130 BLKB_EN))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 45420
			(_port CLKB (posedge) (_code  131 BLKB_EN))
			(_port ADDRB3 (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 45421
			(_port CLKB (posedge) (_code  132 BLKB_EN))
			(_port ADDRB3 (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 45422
			(_port ADDRB2 (posedge))
			(_port CLKB (posedge) (_code  133 BLKB_EN))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 45423
			(_port ADDRB2 (negedge))
			(_port CLKB (posedge) (_code  134 BLKB_EN))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 45424
			(_port CLKB (posedge) (_code  135 BLKB_EN))
			(_port ADDRB2 (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 45425
			(_port CLKB (posedge) (_code  136 BLKB_EN))
			(_port ADDRB2 (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 45426
			(_port ADDRB1 (posedge))
			(_port CLKB (posedge) (_code  137 BLKB_EN))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 45427
			(_port ADDRB1 (negedge))
			(_port CLKB (posedge) (_code  138 BLKB_EN))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 45428
			(_port CLKB (posedge) (_code  139 BLKB_EN))
			(_port ADDRB1 (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 45429
			(_port CLKB (posedge) (_code  140 BLKB_EN))
			(_port ADDRB1 (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 45430
			(_port ADDRB0 (posedge))
			(_port CLKB (posedge) (_code  141 BLKB_EN))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 45431
			(_port ADDRB0 (negedge))
			(_port CLKB (posedge) (_code  142 BLKB_EN))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 45432
			(_port CLKB (posedge) (_code  143 BLKB_EN))
			(_port ADDRB0 (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 45433
			(_port CLKB (posedge) (_code  144 BLKB_EN))
			(_port ADDRB0 (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 45435
			(_port DINB8 (posedge))
			(_port CLKB (posedge) (_code  145 BLKB_WEN))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 45436
			(_port DINB8 (negedge))
			(_port CLKB (posedge) (_code  146 BLKB_WEN))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 45437
			(_port CLKB (posedge) (_code  147 BLKB_WEN))
			(_port DINB8 (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 45438
			(_port CLKB (posedge) (_code  148 BLKB_WEN))
			(_port DINB8 (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 45439
			(_port DINB7 (posedge))
			(_port CLKB (posedge) (_code  149 BLKB_WEN))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 45440
			(_port DINB7 (negedge))
			(_port CLKB (posedge) (_code  150 BLKB_WEN))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 45441
			(_port CLKB (posedge) (_code  151 BLKB_WEN))
			(_port DINB7 (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 45442
			(_port CLKB (posedge) (_code  152 BLKB_WEN))
			(_port DINB7 (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 45443
			(_port DINB6 (posedge))
			(_port CLKB (posedge) (_code  153 BLKB_WEN))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 45444
			(_port DINB6 (negedge))
			(_port CLKB (posedge) (_code  154 BLKB_WEN))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 45445
			(_port CLKB (posedge) (_code  155 BLKB_WEN))
			(_port DINB6 (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 45446
			(_port CLKB (posedge) (_code  156 BLKB_WEN))
			(_port DINB6 (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 45447
			(_port DINB5 (posedge))
			(_port CLKB (posedge) (_code  157 BLKB_WEN))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 45448
			(_port DINB5 (negedge))
			(_port CLKB (posedge) (_code  158 BLKB_WEN))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 45449
			(_port CLKB (posedge) (_code  159 BLKB_WEN))
			(_port DINB5 (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 45450
			(_port CLKB (posedge) (_code  160 BLKB_WEN))
			(_port DINB5 (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 45451
			(_port DINB4 (posedge))
			(_port CLKB (posedge) (_code  161 BLKB_WEN))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 45452
			(_port DINB4 (negedge))
			(_port CLKB (posedge) (_code  162 BLKB_WEN))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 45453
			(_port CLKB (posedge) (_code  163 BLKB_WEN))
			(_port DINB4 (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 45454
			(_port CLKB (posedge) (_code  164 BLKB_WEN))
			(_port DINB4 (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 45455
			(_port DINB3 (posedge))
			(_port CLKB (posedge) (_code  165 BLKB_WEN))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 45456
			(_port DINB3 (negedge))
			(_port CLKB (posedge) (_code  166 BLKB_WEN))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 45457
			(_port CLKB (posedge) (_code  167 BLKB_WEN))
			(_port DINB3 (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 45458
			(_port CLKB (posedge) (_code  168 BLKB_WEN))
			(_port DINB3 (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 45459
			(_port DINB2 (posedge))
			(_port CLKB (posedge) (_code  169 BLKB_WEN))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 45460
			(_port DINB2 (negedge))
			(_port CLKB (posedge) (_code  170 BLKB_WEN))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 45461
			(_port CLKB (posedge) (_code  171 BLKB_WEN))
			(_port DINB2 (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 45462
			(_port CLKB (posedge) (_code  172 BLKB_WEN))
			(_port DINB2 (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 45463
			(_port DINB1 (posedge))
			(_port CLKB (posedge) (_code  173 BLKB_WEN))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 45464
			(_port DINB1 (negedge))
			(_port CLKB (posedge) (_code  174 BLKB_WEN))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 45465
			(_port CLKB (posedge) (_code  175 BLKB_WEN))
			(_port DINB1 (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 45466
			(_port CLKB (posedge) (_code  176 BLKB_WEN))
			(_port DINB1 (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 45467
			(_port DINB0 (posedge))
			(_port CLKB (posedge) (_code  177 BLKB_WEN))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 45468
			(_port DINB0 (negedge))
			(_port CLKB (posedge) (_code  178 BLKB_WEN))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 45469
			(_port CLKB (posedge) (_code  179 BLKB_WEN))
			(_port DINB0 (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 45470
			(_port CLKB (posedge) (_code  180 BLKB_WEN))
			(_port DINB0 (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 45473
			(_port WENB (posedge))
			(_port CLKB (posedge) (_code  181 RESET))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 45474
			(_port WENB (negedge))
			(_port CLKB (posedge) (_code  182 RESET))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 45475
			(_port CLKB (posedge) (_code  183 RESET))
			(_port WENB (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 45476
			(_port CLKB (posedge) (_code  184 RESET))
			(_port WENB (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 45478
			(_port BLKB (posedge))
			(_port CLKB (posedge) (_code  185 RESET))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 45479
			(_port BLKB (negedge))
			(_port CLKB (posedge) (_code  186 RESET))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 45480
			(_port CLKB (posedge) (_code  187 RESET))
			(_port BLKB (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 45481
			(_port CLKB (posedge) (_code  188 RESET))
			(_port BLKB (negedge))
			(_register (NOTIFY_REG))
		)
	)
)
V 000046 56 24129 1268928665668 FLEXRAM512X18
(_unit FLEXRAM512X18
	(_specify
		(_specparam LibName string \smartfusion\)
		(_modpath parallel positive 0 45644
			(_port RCLK in posedge)
			(_port RD0 out posedge)
			(_datain RD0 in posedge)
		)
		(_modpath parallel positive 0 45645
			(_port RCLK in posedge)
			(_port RD1 out posedge)
			(_datain RD1 in posedge)
		)
		(_modpath parallel positive 0 45646
			(_port RCLK in posedge)
			(_port RD2 out posedge)
			(_datain RD2 in posedge)
		)
		(_modpath parallel positive 0 45647
			(_port RCLK in posedge)
			(_port RD3 out posedge)
			(_datain RD3 in posedge)
		)
		(_modpath parallel positive 0 45648
			(_port RCLK in posedge)
			(_port RD4 out posedge)
			(_datain RD4 in posedge)
		)
		(_modpath parallel positive 0 45649
			(_port RCLK in posedge)
			(_port RD5 out posedge)
			(_datain RD5 in posedge)
		)
		(_modpath parallel positive 0 45650
			(_port RCLK in posedge)
			(_port RD6 out posedge)
			(_datain RD6 in posedge)
		)
		(_modpath parallel positive 0 45651
			(_port RCLK in posedge)
			(_port RD7 out posedge)
			(_datain RD7 in posedge)
		)
		(_modpath parallel positive 0 45652
			(_port RCLK in posedge)
			(_port RD8 out posedge)
			(_datain RD8 in posedge)
		)
		(_modpath parallel positive 0 45653
			(_port RCLK in posedge)
			(_port RD9 out posedge)
			(_datain RD9 in posedge)
		)
		(_modpath parallel positive 0 45654
			(_port RCLK in posedge)
			(_port RD10 out posedge)
			(_datain RD10 in posedge)
		)
		(_modpath parallel positive 0 45655
			(_port RCLK in posedge)
			(_port RD11 out posedge)
			(_datain RD11 in posedge)
		)
		(_modpath parallel positive 0 45656
			(_port RCLK in posedge)
			(_port RD12 out posedge)
			(_datain RD12 in posedge)
		)
		(_modpath parallel positive 0 45657
			(_port RCLK in posedge)
			(_port RD13 out posedge)
			(_datain RD13 in posedge)
		)
		(_modpath parallel positive 0 45658
			(_port RCLK in posedge)
			(_port RD14 out posedge)
			(_datain RD14 in posedge)
		)
		(_modpath parallel positive 0 45659
			(_port RCLK in posedge)
			(_port RD15 out posedge)
			(_datain RD15 in posedge)
		)
		(_modpath parallel positive 0 45660
			(_port RCLK in posedge)
			(_port RD16 out posedge)
			(_datain RD16 in posedge)
		)
		(_modpath parallel positive 0 45661
			(_port RCLK in posedge)
			(_port RD17 out posedge)
			(_datain RD17 in posedge)
		)
		(_modpath parallel positive 0 45663
			(_port RESET in negedge)
			(_port RD0 out negedge)
		)
		(_modpath parallel positive 0 45664
			(_port RESET in negedge)
			(_port RD1 out negedge)
		)
		(_modpath parallel positive 0 45665
			(_port RESET in negedge)
			(_port RD2 out negedge)
		)
		(_modpath parallel positive 0 45666
			(_port RESET in negedge)
			(_port RD3 out negedge)
		)
		(_modpath parallel positive 0 45667
			(_port RESET in negedge)
			(_port RD4 out negedge)
		)
		(_modpath parallel positive 0 45668
			(_port RESET in negedge)
			(_port RD5 out negedge)
		)
		(_modpath parallel positive 0 45669
			(_port RESET in negedge)
			(_port RD6 out negedge)
		)
		(_modpath parallel positive 0 45670
			(_port RESET in negedge)
			(_port RD7 out negedge)
		)
		(_modpath parallel positive 0 45671
			(_port RESET in negedge)
			(_port RD8 out negedge)
		)
		(_modpath parallel positive 0 45672
			(_port RESET in negedge)
			(_port RD9 out negedge)
		)
		(_modpath parallel positive 0 45673
			(_port RESET in negedge)
			(_port RD10 out negedge)
		)
		(_modpath parallel positive 0 45674
			(_port RESET in negedge)
			(_port RD11 out negedge)
		)
		(_modpath parallel positive 0 45675
			(_port RESET in negedge)
			(_port RD12 out negedge)
		)
		(_modpath parallel positive 0 45676
			(_port RESET in negedge)
			(_port RD13 out negedge)
		)
		(_modpath parallel positive 0 45677
			(_port RESET in negedge)
			(_port RD14 out negedge)
		)
		(_modpath parallel positive 0 45678
			(_port RESET in negedge)
			(_port RD15 out negedge)
		)
		(_modpath parallel positive 0 45679
			(_port RESET in negedge)
			(_port RD16 out negedge)
		)
		(_modpath parallel positive 0 45680
			(_port RESET in negedge)
			(_port RD17 out negedge)
		)
		(_tchk setup 0 45683
			(_port RADDR8 (posedge))
			(_port RCLK (posedge) (_code  3 RENABLE))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 45684
			(_port RADDR8 (negedge))
			(_port RCLK (posedge) (_code  4 RENABLE))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 45685
			(_port RCLK (posedge) (_code  5 RENABLE))
			(_port RADDR8 (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 45686
			(_port RCLK (posedge) (_code  6 RENABLE))
			(_port RADDR8 (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 45687
			(_port RADDR7 (posedge))
			(_port RCLK (posedge) (_code  7 RENABLE))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 45688
			(_port RADDR7 (negedge))
			(_port RCLK (posedge) (_code  8 RENABLE))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 45689
			(_port RCLK (posedge) (_code  9 RENABLE))
			(_port RADDR7 (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 45690
			(_port RCLK (posedge) (_code  10 RENABLE))
			(_port RADDR7 (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 45691
			(_port RADDR6 (posedge))
			(_port RCLK (posedge) (_code  11 RENABLE))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 45692
			(_port RADDR6 (negedge))
			(_port RCLK (posedge) (_code  12 RENABLE))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 45693
			(_port RCLK (posedge) (_code  13 RENABLE))
			(_port RADDR6 (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 45694
			(_port RCLK (posedge) (_code  14 RENABLE))
			(_port RADDR6 (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 45695
			(_port RADDR5 (posedge))
			(_port RCLK (posedge) (_code  15 RENABLE))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 45696
			(_port RADDR5 (negedge))
			(_port RCLK (posedge) (_code  16 RENABLE))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 45697
			(_port RCLK (posedge) (_code  17 RENABLE))
			(_port RADDR5 (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 45698
			(_port RCLK (posedge) (_code  18 RENABLE))
			(_port RADDR5 (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 45699
			(_port RADDR4 (posedge))
			(_port RCLK (posedge) (_code  19 RENABLE))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 45700
			(_port RADDR4 (negedge))
			(_port RCLK (posedge) (_code  20 RENABLE))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 45701
			(_port RCLK (posedge) (_code  21 RENABLE))
			(_port RADDR4 (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 45702
			(_port RCLK (posedge) (_code  22 RENABLE))
			(_port RADDR4 (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 45703
			(_port RADDR3 (posedge))
			(_port RCLK (posedge) (_code  23 RENABLE))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 45704
			(_port RADDR3 (negedge))
			(_port RCLK (posedge) (_code  24 RENABLE))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 45705
			(_port RCLK (posedge) (_code  25 RENABLE))
			(_port RADDR3 (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 45706
			(_port RCLK (posedge) (_code  26 RENABLE))
			(_port RADDR3 (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 45707
			(_port RADDR2 (posedge))
			(_port RCLK (posedge) (_code  27 RENABLE))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 45708
			(_port RADDR2 (negedge))
			(_port RCLK (posedge) (_code  28 RENABLE))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 45709
			(_port RCLK (posedge) (_code  29 RENABLE))
			(_port RADDR2 (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 45710
			(_port RCLK (posedge) (_code  30 RENABLE))
			(_port RADDR2 (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 45711
			(_port RADDR1 (posedge))
			(_port RCLK (posedge) (_code  31 RENABLE))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 45712
			(_port RADDR1 (negedge))
			(_port RCLK (posedge) (_code  32 RENABLE))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 45713
			(_port RCLK (posedge) (_code  33 RENABLE))
			(_port RADDR1 (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 45714
			(_port RCLK (posedge) (_code  34 RENABLE))
			(_port RADDR1 (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 45715
			(_port RADDR0 (posedge))
			(_port RCLK (posedge) (_code  35 RENABLE))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 45716
			(_port RADDR0 (negedge))
			(_port RCLK (posedge) (_code  36 RENABLE))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 45717
			(_port RCLK (posedge) (_code  37 RENABLE))
			(_port RADDR0 (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 45718
			(_port RCLK (posedge) (_code  38 RENABLE))
			(_port RADDR0 (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 45720
			(_port REN (posedge))
			(_port RCLK (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 45721
			(_port REN (negedge))
			(_port RCLK (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 45722
			(_port RCLK (posedge))
			(_port REN (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 45723
			(_port RCLK (posedge))
			(_port REN (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 45726
			(_port WADDR8 (posedge))
			(_port WCLK (posedge) (_code  39 WENABLE))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 45727
			(_port WADDR8 (negedge))
			(_port WCLK (posedge) (_code  40 WENABLE))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 45728
			(_port WCLK (posedge) (_code  41 WENABLE))
			(_port WADDR8 (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 45729
			(_port WCLK (posedge) (_code  42 WENABLE))
			(_port WADDR8 (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 45730
			(_port WADDR7 (posedge))
			(_port WCLK (posedge) (_code  43 WENABLE))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 45731
			(_port WADDR7 (negedge))
			(_port WCLK (posedge) (_code  44 WENABLE))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 45732
			(_port WCLK (posedge) (_code  45 WENABLE))
			(_port WADDR7 (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 45733
			(_port WCLK (posedge) (_code  46 WENABLE))
			(_port WADDR7 (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 45734
			(_port WADDR6 (posedge))
			(_port WCLK (posedge) (_code  47 WENABLE))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 45735
			(_port WADDR6 (negedge))
			(_port WCLK (posedge) (_code  48 WENABLE))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 45736
			(_port WCLK (posedge) (_code  49 WENABLE))
			(_port WADDR6 (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 45737
			(_port WCLK (posedge) (_code  50 WENABLE))
			(_port WADDR6 (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 45738
			(_port WADDR5 (posedge))
			(_port WCLK (posedge) (_code  51 WENABLE))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 45739
			(_port WADDR5 (negedge))
			(_port WCLK (posedge) (_code  52 WENABLE))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 45740
			(_port WCLK (posedge) (_code  53 WENABLE))
			(_port WADDR5 (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 45741
			(_port WCLK (posedge) (_code  54 WENABLE))
			(_port WADDR5 (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 45742
			(_port WADDR4 (posedge))
			(_port WCLK (posedge) (_code  55 WENABLE))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 45743
			(_port WADDR4 (negedge))
			(_port WCLK (posedge) (_code  56 WENABLE))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 45744
			(_port WCLK (posedge) (_code  57 WENABLE))
			(_port WADDR4 (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 45745
			(_port WCLK (posedge) (_code  58 WENABLE))
			(_port WADDR4 (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 45746
			(_port WADDR3 (posedge))
			(_port WCLK (posedge) (_code  59 WENABLE))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 45747
			(_port WADDR3 (negedge))
			(_port WCLK (posedge) (_code  60 WENABLE))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 45748
			(_port WCLK (posedge) (_code  61 WENABLE))
			(_port WADDR3 (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 45749
			(_port WCLK (posedge) (_code  62 WENABLE))
			(_port WADDR3 (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 45750
			(_port WADDR2 (posedge))
			(_port WCLK (posedge) (_code  63 WENABLE))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 45751
			(_port WADDR2 (negedge))
			(_port WCLK (posedge) (_code  64 WENABLE))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 45752
			(_port WCLK (posedge) (_code  65 WENABLE))
			(_port WADDR2 (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 45753
			(_port WCLK (posedge) (_code  66 WENABLE))
			(_port WADDR2 (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 45754
			(_port WADDR1 (posedge))
			(_port WCLK (posedge) (_code  67 WENABLE))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 45755
			(_port WADDR1 (negedge))
			(_port WCLK (posedge) (_code  68 WENABLE))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 45756
			(_port WCLK (posedge) (_code  69 WENABLE))
			(_port WADDR1 (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 45757
			(_port WCLK (posedge) (_code  70 WENABLE))
			(_port WADDR1 (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 45758
			(_port WADDR0 (posedge))
			(_port WCLK (posedge) (_code  71 WENABLE))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 45759
			(_port WADDR0 (negedge))
			(_port WCLK (posedge) (_code  72 WENABLE))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 45760
			(_port WCLK (posedge) (_code  73 WENABLE))
			(_port WADDR0 (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 45761
			(_port WCLK (posedge) (_code  74 WENABLE))
			(_port WADDR0 (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 45763
			(_port WD17 (posedge))
			(_port WCLK (posedge) (_code  75 WENABLE))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 45764
			(_port WD17 (negedge))
			(_port WCLK (posedge) (_code  76 WENABLE))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 45765
			(_port WCLK (posedge) (_code  77 WENABLE))
			(_port WD17 (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 45766
			(_port WCLK (posedge) (_code  78 WENABLE))
			(_port WD17 (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 45767
			(_port WD16 (posedge))
			(_port WCLK (posedge) (_code  79 WENABLE))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 45768
			(_port WD16 (negedge))
			(_port WCLK (posedge) (_code  80 WENABLE))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 45769
			(_port WCLK (posedge) (_code  81 WENABLE))
			(_port WD16 (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 45770
			(_port WCLK (posedge) (_code  82 WENABLE))
			(_port WD16 (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 45771
			(_port WD15 (posedge))
			(_port WCLK (posedge) (_code  83 WENABLE))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 45772
			(_port WD15 (negedge))
			(_port WCLK (posedge) (_code  84 WENABLE))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 45773
			(_port WCLK (posedge) (_code  85 WENABLE))
			(_port WD15 (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 45774
			(_port WCLK (posedge) (_code  86 WENABLE))
			(_port WD15 (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 45775
			(_port WD14 (posedge))
			(_port WCLK (posedge) (_code  87 WENABLE))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 45776
			(_port WD14 (negedge))
			(_port WCLK (posedge) (_code  88 WENABLE))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 45777
			(_port WCLK (posedge) (_code  89 WENABLE))
			(_port WD14 (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 45778
			(_port WCLK (posedge) (_code  90 WENABLE))
			(_port WD14 (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 45779
			(_port WD13 (posedge))
			(_port WCLK (posedge) (_code  91 WENABLE))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 45780
			(_port WD13 (negedge))
			(_port WCLK (posedge) (_code  92 WENABLE))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 45781
			(_port WCLK (posedge) (_code  93 WENABLE))
			(_port WD13 (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 45782
			(_port WCLK (posedge) (_code  94 WENABLE))
			(_port WD13 (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 45783
			(_port WD12 (posedge))
			(_port WCLK (posedge) (_code  95 WENABLE))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 45784
			(_port WD12 (negedge))
			(_port WCLK (posedge) (_code  96 WENABLE))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 45785
			(_port WCLK (posedge) (_code  97 WENABLE))
			(_port WD12 (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 45786
			(_port WCLK (posedge) (_code  98 WENABLE))
			(_port WD12 (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 45787
			(_port WD11 (posedge))
			(_port WCLK (posedge) (_code  99 WENABLE))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 45788
			(_port WD11 (negedge))
			(_port WCLK (posedge) (_code  100 WENABLE))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 45789
			(_port WCLK (posedge) (_code  101 WENABLE))
			(_port WD11 (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 45790
			(_port WCLK (posedge) (_code  102 WENABLE))
			(_port WD11 (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 45791
			(_port WD10 (posedge))
			(_port WCLK (posedge) (_code  103 WENABLE))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 45792
			(_port WD10 (negedge))
			(_port WCLK (posedge) (_code  104 WENABLE))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 45793
			(_port WCLK (posedge) (_code  105 WENABLE))
			(_port WD10 (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 45794
			(_port WCLK (posedge) (_code  106 WENABLE))
			(_port WD10 (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 45795
			(_port WD9 (posedge))
			(_port WCLK (posedge) (_code  107 WENABLE))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 45796
			(_port WD9 (negedge))
			(_port WCLK (posedge) (_code  108 WENABLE))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 45797
			(_port WCLK (posedge) (_code  109 WENABLE))
			(_port WD9 (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 45798
			(_port WCLK (posedge) (_code  110 WENABLE))
			(_port WD9 (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 45800
			(_port WD8 (posedge))
			(_port WCLK (posedge) (_code  111 WENABLE))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 45801
			(_port WD8 (negedge))
			(_port WCLK (posedge) (_code  112 WENABLE))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 45802
			(_port WCLK (posedge) (_code  113 WENABLE))
			(_port WD8 (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 45803
			(_port WCLK (posedge) (_code  114 WENABLE))
			(_port WD8 (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 45804
			(_port WD7 (posedge))
			(_port WCLK (posedge) (_code  115 WENABLE))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 45805
			(_port WD7 (negedge))
			(_port WCLK (posedge) (_code  116 WENABLE))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 45806
			(_port WCLK (posedge) (_code  117 WENABLE))
			(_port WD7 (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 45807
			(_port WCLK (posedge) (_code  118 WENABLE))
			(_port WD7 (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 45808
			(_port WD6 (posedge))
			(_port WCLK (posedge) (_code  119 WENABLE))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 45809
			(_port WD6 (negedge))
			(_port WCLK (posedge) (_code  120 WENABLE))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 45810
			(_port WCLK (posedge) (_code  121 WENABLE))
			(_port WD6 (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 45811
			(_port WCLK (posedge) (_code  122 WENABLE))
			(_port WD6 (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 45812
			(_port WD5 (posedge))
			(_port WCLK (posedge) (_code  123 WENABLE))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 45813
			(_port WD5 (negedge))
			(_port WCLK (posedge) (_code  124 WENABLE))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 45814
			(_port WCLK (posedge) (_code  125 WENABLE))
			(_port WD5 (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 45815
			(_port WCLK (posedge) (_code  126 WENABLE))
			(_port WD5 (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 45816
			(_port WD4 (posedge))
			(_port WCLK (posedge) (_code  127 WENABLE))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 45817
			(_port WD4 (negedge))
			(_port WCLK (posedge) (_code  128 WENABLE))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 45818
			(_port WCLK (posedge) (_code  129 WENABLE))
			(_port WD4 (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 45819
			(_port WCLK (posedge) (_code  130 WENABLE))
			(_port WD4 (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 45820
			(_port WD3 (posedge))
			(_port WCLK (posedge) (_code  131 WENABLE))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 45821
			(_port WD3 (negedge))
			(_port WCLK (posedge) (_code  132 WENABLE))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 45822
			(_port WCLK (posedge) (_code  133 WENABLE))
			(_port WD3 (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 45823
			(_port WCLK (posedge) (_code  134 WENABLE))
			(_port WD3 (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 45824
			(_port WD2 (posedge))
			(_port WCLK (posedge) (_code  135 WENABLE))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 45825
			(_port WD2 (negedge))
			(_port WCLK (posedge) (_code  136 WENABLE))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 45826
			(_port WCLK (posedge) (_code  137 WENABLE))
			(_port WD2 (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 45827
			(_port WCLK (posedge) (_code  138 WENABLE))
			(_port WD2 (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 45828
			(_port WD1 (posedge))
			(_port WCLK (posedge) (_code  139 WENABLE))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 45829
			(_port WD1 (negedge))
			(_port WCLK (posedge) (_code  140 WENABLE))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 45830
			(_port WCLK (posedge) (_code  141 WENABLE))
			(_port WD1 (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 45831
			(_port WCLK (posedge) (_code  142 WENABLE))
			(_port WD1 (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 45832
			(_port WD0 (posedge))
			(_port WCLK (posedge) (_code  143 WENABLE))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 45833
			(_port WD0 (negedge))
			(_port WCLK (posedge) (_code  144 WENABLE))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 45834
			(_port WCLK (posedge) (_code  145 WENABLE))
			(_port WD0 (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 45835
			(_port WCLK (posedge) (_code  146 WENABLE))
			(_port WD0 (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 45837
			(_port WEN (posedge))
			(_port WCLK (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk setup 0 45838
			(_port WEN (negedge))
			(_port WCLK (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 45839
			(_port WCLK (posedge))
			(_port WEN (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 45840
			(_port WCLK (posedge))
			(_port WEN (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk recovery 0 45842
			(_port RESET (posedge))
			(_port RCLK (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 45843
			(_port RCLK (posedge))
			(_port RESET (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk recovery 0 45845
			(_port RESET (posedge))
			(_port WCLK (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk hold 0 45846
			(_port WCLK (posedge))
			(_port RESET (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 45848
			(_port RESET (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 45849
			(_port RCLK (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 45850
			(_port RCLK (negedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 45851
			(_port WCLK (posedge))
			(_register (NOTIFY_REG))
		)
		(_tchk width 0 45852
			(_port WCLK (negedge))
			(_register (NOTIFY_REG))
		)
	)
)
