# SPI_SystemVerilog
SystemVerilog implementation of the SPI protocol, done to learn both concepts.

# Assumptions
* Mains and Nodes bring data into their internal memory via a ?-bit port and it takes 1 cycle to register this data. These ports are used in the testbench to simulate a host application.
