// Seed: 1547617516
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6
);
  input wire id_6;
  inout wire id_5;
  output wire id_4;
  output wire id_3;
  inout wire id_2;
  input wire id_1;
  assign id_5 = 1'b0;
  tri id_7, id_8, id_9, id_10 = 1;
  wire id_11, id_12, id_13;
endmodule
module module_1 ();
  wor id_1;
  module_0(
      id_1, id_1, id_1, id_1, id_1, id_1
  );
  wire id_2, id_4;
  assign id_3 = 1;
  always #id_5 id_5 = id_2;
  id_6(
      .id_0(1 >= id_2), .id_1(id_4), .id_2(id_2), .id_3(id_2), .id_4(1 + 1)
  );
  assign id_1 = 1;
  initial $display(1);
  wire id_7, id_8;
  wire id_9;
endmodule
