#-----------------------------------------------------------
# Vivado v2019.1 (64-bit)
# SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
# IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
# Start of session at: Thu Nov 18 13:51:10 2021
# Process ID: 13404
# Current directory: D:/moshushiyan/lab4_3
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent16828 D:\moshushiyan\lab4_3\lab4.xpr
# Log file: D:/moshushiyan/lab4_3/vivado.log
# Journal file: D:/moshushiyan/lab4_3\vivado.jou
#-----------------------------------------------------------
start_gui
open_project D:/moshushiyan/lab4_3/lab4.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Xilinx/Vivado/2019.1/data/ip'.
open_project: Time (s): cpu = 00:00:15 ; elapsed = 00:00:06 . Memory (MB): peak = 708.785 ; gain = 96.289
update_compile_order -fileset sources_1
open_hw
connect_hw_server
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210292A8B5E3A
set_property PROGRAM.FILE {D:/moshushiyan/lab4_3/lab4.runs/impl_1/all.bit} [get_hw_devices xc7a100t_0]
current_hw_device [get_hw_devices xc7a100t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {D:/moshushiyan/lab4_3/lab4.runs/impl_1/all.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
[Thu Nov 18 13:55:51 2021] Launched synth_1...
Run output will be captured here: D:/moshushiyan/lab4_3/lab4.runs/synth_1/runme.log
[Thu Nov 18 13:55:51 2021] Launched impl_1...
Run output will be captured here: D:/moshushiyan/lab4_3/lab4.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {D:/moshushiyan/lab4_3/lab4.runs/impl_1/all.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
[Thu Nov 18 14:18:32 2021] Launched synth_1...
Run output will be captured here: D:/moshushiyan/lab4_3/lab4.runs/synth_1/runme.log
[Thu Nov 18 14:18:32 2021] Launched impl_1...
Run output will be captured here: D:/moshushiyan/lab4_3/lab4.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {D:/moshushiyan/lab4_3/lab4.runs/impl_1/all.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
synth_design -rtl -name rtl_1
Command: synth_design -rtl -name rtl_1
Starting synth_design
Using part: xc7a100tcsg324-1
Top: all
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
WARNING: [Synth 8-2490] overwriting previous definition of module FD [D:/moshushiyan/lab4_3/lab4.srcs/sources_1/new/FD.v:23]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 2373.820 ; gain = 188.566
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'all' [D:/moshushiyan/lab4_3/lab4.srcs/sources_1/new/all.v:23]
INFO: [Synth 8-6157] synthesizing module 'DB' [D:/moshushiyan/lab4_3/lab4.srcs/sources_1/new/DB.v:23]
INFO: [Synth 8-6157] synthesizing module 'counter20' [D:/moshushiyan/lab4_3/lab4.srcs/sources_1/new/counter20.v:23]
	Parameter W bound to: 20 - type: integer 
	Parameter RST_VLU bound to: 0 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'counter20' (1#1) [D:/moshushiyan/lab4_3/lab4.srcs/sources_1/new/counter20.v:23]
INFO: [Synth 8-6155] done synthesizing module 'DB' (2#1) [D:/moshushiyan/lab4_3/lab4.srcs/sources_1/new/DB.v:23]
INFO: [Synth 8-6157] synthesizing module 'FDG' [D:/moshushiyan/lab4_3/lab4.srcs/sources_1/new/FDG.v:23]
	Parameter N bound to: 50000000 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'FDG' (3#1) [D:/moshushiyan/lab4_3/lab4.srcs/sources_1/new/FDG.v:23]
INFO: [Synth 8-6157] synthesizing module 'SYN' [D:/moshushiyan/lab4_3/lab4.srcs/sources_1/new/SYN.v:23]
INFO: [Synth 8-6155] done synthesizing module 'SYN' (4#1) [D:/moshushiyan/lab4_3/lab4.srcs/sources_1/new/SYN.v:23]
INFO: [Synth 8-6157] synthesizing module 'PS' [D:/moshushiyan/lab4_3/lab4.srcs/sources_1/new/PS.v:23]
INFO: [Synth 8-6155] done synthesizing module 'PS' (5#1) [D:/moshushiyan/lab4_3/lab4.srcs/sources_1/new/PS.v:23]
INFO: [Synth 8-6157] synthesizing module 'counter16' [D:/moshushiyan/lab4_3/lab4.srcs/sources_1/new/counter16.v:23]
	Parameter W bound to: 16 - type: integer 
	Parameter RST_VLU bound to: 0 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'counter16' (6#1) [D:/moshushiyan/lab4_3/lab4.srcs/sources_1/new/counter16.v:23]
INFO: [Synth 8-6157] synthesizing module 'DIS' [D:/moshushiyan/lab4_3/lab4.srcs/sources_1/new/DIS.v:23]
INFO: [Synth 8-6157] synthesizing module 'FD' [D:/moshushiyan/lab4_3/lab4.srcs/sources_1/new/FD.v:23]
	Parameter N bound to: 10000 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'FD' (7#1) [D:/moshushiyan/lab4_3/lab4.srcs/sources_1/new/FD.v:23]
INFO: [Synth 8-6157] synthesizing module 'counter' [D:/moshushiyan/lab4_3/lab4.srcs/sources_1/new/counter.v:23]
	Parameter W bound to: 2 - type: integer 
	Parameter RST_VLU bound to: 0 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'counter' (8#1) [D:/moshushiyan/lab4_3/lab4.srcs/sources_1/new/counter.v:23]
WARNING: [Synth 8-689] width (16) of port connection 'd' does not match port width (2) of module 'counter' [D:/moshushiyan/lab4_3/lab4.srcs/sources_1/new/DIS.v:34]
INFO: [Synth 8-6157] synthesizing module 'decode2' [D:/moshushiyan/lab4_3/lab4.srcs/sources_1/new/decode2.v:45]
INFO: [Synth 8-6155] done synthesizing module 'decode2' (9#1) [D:/moshushiyan/lab4_3/lab4.srcs/sources_1/new/decode2.v:45]
INFO: [Synth 8-6157] synthesizing module 'mux_4_1' [D:/moshushiyan/lab4_3/lab4.srcs/sources_1/new/mux_4_1.v:23]
INFO: [Synth 8-6155] done synthesizing module 'mux_4_1' (10#1) [D:/moshushiyan/lab4_3/lab4.srcs/sources_1/new/mux_4_1.v:23]
INFO: [Synth 8-6157] synthesizing module 'decode7' [D:/moshushiyan/lab4_3/lab4.srcs/sources_1/new/decode7.v:24]
INFO: [Synth 8-6155] done synthesizing module 'decode7' (11#1) [D:/moshushiyan/lab4_3/lab4.srcs/sources_1/new/decode7.v:24]
INFO: [Synth 8-6155] done synthesizing module 'DIS' (12#1) [D:/moshushiyan/lab4_3/lab4.srcs/sources_1/new/DIS.v:23]
INFO: [Synth 8-6155] done synthesizing module 'all' (13#1) [D:/moshushiyan/lab4_3/lab4.srcs/sources_1/new/all.v:23]
WARNING: [Synth 8-3331] design decode2 has unconnected port d[3]
WARNING: [Synth 8-3331] design decode2 has unconnected port d[2]
WARNING: [Synth 8-3331] design decode2 has unconnected port d[1]
WARNING: [Synth 8-3331] design decode2 has unconnected port d[0]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 2421.656 ; gain = 236.402
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 2439.586 ; gain = 254.332
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 2439.586 ; gain = 254.332
---------------------------------------------------------------------------------
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [D:/moshushiyan/lab4_3/lab4.srcs/constrs_1/new/alls.xdc]
Finished Parsing XDC File [D:/moshushiyan/lab4_3/lab4.srcs/constrs_1/new/alls.xdc]
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2558.684 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

RTL Elaboration Complete:  : Time (s): cpu = 00:00:15 ; elapsed = 00:00:10 . Memory (MB): peak = 2565.297 ; gain = 380.043
30 Infos, 6 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:25 ; elapsed = 00:00:23 . Memory (MB): peak = 2565.297 ; gain = 560.004
ERROR: [Labtoolstcl 44-513] HW Target shutdown. Closing target: localhost:3121/xilinx_tcf/Digilent/210292A8B5E3A
