# //  Questa Sim-64
# //  Version 10.4c_5 linux_x86_64 Nov 14 2015
# //
# //  Copyright 1991-2015 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  THIS WORK CONTAINS TRADE SECRET AND PROPRIETARY INFORMATION
# //  WHICH IS THE PROPERTY OF MENTOR GRAPHICS CORPORATION OR ITS
# //  LICENSORS AND IS SUBJECT TO LICENSE TERMS.
# //  THIS DOCUMENT CONTAINS TRADE SECRETS AND COMMERCIAL OR FINANCIAL
# //  INFORMATION THAT ARE PRIVILEGED, CONFIDENTIAL, AND EXEMPT FROM
# //  DISCLOSURE UNDER THE FREEDOM OF INFORMATION ACT, 5 U.S.C. SECTION 552.
# //  FURTHERMORE, THIS INFORMATION IS PROHIBITED FROM DISCLOSURE UNDER
# //  THE TRADE SECRETS ACT, 18 U.S.C. SECTION 1905.
# //
vsim -novopt work.tb_sigmoid
# vsim -novopt work.tb_sigmoid 
# Start time: 17:32:34 on Apr 01,2016
# ** Warning: (vsim-8891) All optimizations are turned off because the -novopt switch is in effect. This will cause your simulation to run very slowly. If you are using this switch to preserve visibility for Debug or PLI features please see the User's Manual section on Preserving Object Visibility with vopt.
# Refreshing /home/jfonseca/thesis/verilog/work.tb_sigmoid
# Loading work.tb_sigmoid
# Refreshing /home/jfonseca/thesis/verilog/work.sigmoid
# Loading work.sigmoid
do wave.do
run -all
# Simulation started at 0.000000
# Simulated           0 samples
# 
# Simulated        1000 samples
# 
# Simulated        2000 samples
# 
# Simulated        3000 samples
# 
# Simulated        4000 samples
# 
# Simulated        5000 samples
# 
# Simulated        6000 samples
# 
# Simulated        7000 samples
# 
# Simulated        8000 samples
# 
# Simulated        9000 samples
# 
# Simulated       10000 samples
# 
# Simulated       11000 samples
# 
# Simulated       12000 samples
# 
# Simulated       13000 samples
# 
# Simulated       14000 samples
# 
# Simulated       15000 samples
# 
# Simulated       16000 samples
# 
# Simulated       17000 samples
# 
# Simulated       18000 samples
# 
# Simulated       19000 samples
# 
# Simulated       20000 samples
# 
# Simulated       21000 samples
# 
# Simulated       22000 samples
# 
# Simulated       23000 samples
# 
# Simulated       24000 samples
# 
# Simulated       25000 samples
# 
# Simulated       26000 samples
# 
# Simulated       27000 samples
# 
# Simulated       28000 samples
# 
# Simulated       29000 samples
# 
# Simulated       30000 samples
# 
# Simulated       31000 samples
# 
# Simulated       32000 samples
# 
# Simulated       33000 samples
# 
# Simulated       34000 samples
# 
# Simulated       35000 samples
# 
# Simulated       36000 samples
# 
# Simulated       37000 samples
# 
# Simulated       38000 samples
# 
# Simulated       39000 samples
# 
# Simulated       40000 samples
# 
# ** Note: $stop    : tb_sigmoid.v(63)
#    Time: 8192500 ns  Iteration: 1  Instance: /tb_sigmoid
# Break in Module tb_sigmoid at tb_sigmoid.v line 63
vsim -novopt work.tb_sigmoid
# End time: 17:40:28 on Apr 01,2016, Elapsed time: 0:07:54
# Errors: 0, Warnings: 1
# vsim -novopt work.tb_sigmoid 
# Start time: 17:40:28 on Apr 01,2016
# ** Warning: (vsim-8891) All optimizations are turned off because the -novopt switch is in effect. This will cause your simulation to run very slowly. If you are using this switch to preserve visibility for Debug or PLI features please see the User's Manual section on Preserving Object Visibility with vopt.
# Refreshing /home/jfonseca/thesis/verilog/work.tb_sigmoid
# Loading work.tb_sigmoid
# Refreshing /home/jfonseca/thesis/verilog/work.sigmoid
# Loading work.sigmoid
do wave.do
run -all
# Simulation started at 0.000000
# Simulated           0 samples
# 
# Simulated        1000 samples
# 
# Simulated        2000 samples
# 
# Simulated        3000 samples
# 
# Simulated        4000 samples
# 
# Simulated        5000 samples
# 
# Simulated        6000 samples
# 
# Simulated        7000 samples
# 
# Simulated        8000 samples
# 
# Simulated        9000 samples
# 
# Simulated       10000 samples
# 
# Simulated       11000 samples
# 
# Simulated       12000 samples
# 
# Simulated       13000 samples
# 
# Simulated       14000 samples
# 
# Simulated       15000 samples
# 
# Simulated       16000 samples
# 
# Simulated       17000 samples
# 
# Simulated       18000 samples
# 
# Simulated       19000 samples
# 
# Simulated       20000 samples
# 
# Simulated       21000 samples
# 
# Simulated       22000 samples
# 
# Simulated       23000 samples
# 
# Simulated       24000 samples
# 
# Simulated       25000 samples
# 
# Simulated       26000 samples
# 
# Simulated       27000 samples
# 
# Simulated       28000 samples
# 
# Simulated       29000 samples
# 
# Simulated       30000 samples
# 
# Simulated       31000 samples
# 
# Simulated       32000 samples
# 
# Simulated       33000 samples
# 
# Simulated       34000 samples
# 
# Simulated       35000 samples
# 
# Simulated       36000 samples
# 
# Simulated       37000 samples
# 
# Simulated       38000 samples
# 
# Simulated       39000 samples
# 
# Simulated       40000 samples
# 
# ** Note: $stop    : tb_sigmoid.v(64)
#    Time: 16384700 ns  Iteration: 1  Instance: /tb_sigmoid
# Break in Module tb_sigmoid at tb_sigmoid.v line 64
vsim -voptargs=+acc work.tb_sigmoid
# End time: 17:48:34 on Apr 01,2016, Elapsed time: 0:08:06
# Errors: 0, Warnings: 1
# vsim -voptargs="+acc" work.tb_sigmoid 
# Start time: 17:48:34 on Apr 01,2016
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# Loading work.tb_sigmoid(fast)
# Loading work.sigmoid(fast)
do wave.do
run -all
# Simulation started at 0.000000
# Simulated           0 samples
# 
# Simulated        1000 samples
# 
# Simulated        2000 samples
# 
# Simulated        3000 samples
# 
# Simulated        4000 samples
# 
# Simulated        5000 samples
# 
# Simulated        6000 samples
# 
# Simulated        7000 samples
# 
# Simulated        8000 samples
# 
# Simulated        9000 samples
# 
# Simulated       10000 samples
# 
# Simulated       11000 samples
# 
# Simulated       12000 samples
# 
# Simulated       13000 samples
# 
# Simulated       14000 samples
# 
# Simulated       15000 samples
# 
# Simulated       16000 samples
# 
# Simulated       17000 samples
# 
# Simulated       18000 samples
# 
# Simulated       19000 samples
# 
# Simulated       20000 samples
# 
# Simulated       21000 samples
# 
# Simulated       22000 samples
# 
# Simulated       23000 samples
# 
# Simulated       24000 samples
# 
# Simulated       25000 samples
# 
# Simulated       26000 samples
# 
# Simulated       27000 samples
# 
# Simulated       28000 samples
# 
# Simulated       29000 samples
# 
# Simulated       30000 samples
# 
# Simulated       31000 samples
# 
# Simulated       32000 samples
# 
# Simulated       33000 samples
# 
# Simulated       34000 samples
# 
# Simulated       35000 samples
# 
# Simulated       36000 samples
# 
# Simulated       37000 samples
# 
# Simulated       38000 samples
# 
# Simulated       39000 samples
# 
# Simulated       40000 samples
# 
# ** Note: $stop    : tb_sigmoid.v(64)
#    Time: 16384700 ns  Iteration: 1  Instance: /tb_sigmoid
# Break in Module tb_sigmoid at tb_sigmoid.v line 64
vsim -voptargs=+acc work.tb_sigmoid
# End time: 18:01:05 on Apr 01,2016, Elapsed time: 0:12:31
# Errors: 0, Warnings: 0
# vsim -voptargs="+acc" work.tb_sigmoid 
# Start time: 18:01:05 on Apr 01,2016
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# Loading work.tb_sigmoid(fast)
# Loading work.sigmoid(fast)
do wave.do
run -all
# Simulation started at 0.000000
# Simulated           0 samples
# 
# Simulated        1000 samples
# 
# Simulated        2000 samples
# 
# Simulated        3000 samples
# 
# Simulated        4000 samples
# 
# Simulated        5000 samples
# 
# Simulated        6000 samples
# 
# Simulated        7000 samples
# 
# Simulated        8000 samples
# 
# Simulated        9000 samples
# 
# Simulated       10000 samples
# 
# Simulated       11000 samples
# 
# Simulated       12000 samples
# 
# Simulated       13000 samples
# 
# Simulated       14000 samples
# 
# Simulated       15000 samples
# 
# Simulated       16000 samples
# 
# Simulated       17000 samples
# 
# Simulated       18000 samples
# 
# Simulated       19000 samples
# 
# Simulated       20000 samples
# 
# Simulated       21000 samples
# 
# Simulated       22000 samples
# 
# Simulated       23000 samples
# 
# Simulated       24000 samples
# 
# Simulated       25000 samples
# 
# Simulated       26000 samples
# 
# Simulated       27000 samples
# 
# Simulated       28000 samples
# 
# Simulated       29000 samples
# 
# Simulated       30000 samples
# 
# Simulated       31000 samples
# 
# Simulated       32000 samples
# 
# Simulated       33000 samples
# 
# Simulated       34000 samples
# 
# Simulated       35000 samples
# 
# Simulated       36000 samples
# 
# Simulated       37000 samples
# 
# Simulated       38000 samples
# 
# Simulated       39000 samples
# 
# Simulated       40000 samples
# 
# ** Note: $stop    : tb_sigmoid.v(64)
#    Time: 16384700 ns  Iteration: 1  Instance: /tb_sigmoid
# Break in Module tb_sigmoid at tb_sigmoid.v line 64
