// Seed: 475070128
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  inout wire id_5;
  input wire id_4;
  inout wire id_3;
  inout wire id_2;
  output wire id_1;
  for (id_6 = id_3++; 1; id_1 = id_5) begin
    always @(posedge 1 && id_5) id_2 = id_4;
  end
  wire id_7;
endmodule
module module_1 (
    input  uwire id_0,
    input  wor   id_1,
    output tri   id_2
);
  wire id_4;
  wire id_5;
  module_0(
      id_4, id_4, id_5, id_4, id_4
  );
endmodule
