

================================================================
== Vivado HLS Report for 'conv2d_3x3_4chan_rev'
================================================================
* Date:           Tue Dec  3 11:19:07 2019

* Version:        2018.2 (Build 2258646 on Thu Jun 14 20:25:20 MDT 2018)
* Project:        final
* Solution:       bigger_II
* Product family: kintex7
* Target device:  xc7k325tffg676-2


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |   5.00|     4.950|        0.63|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +------+------+------+------+---------------------------------------------+
    |   Latency   |   Interval  |                   Pipeline                  |
    |  min |  max |  min |  max |                     Type                    |
    +------+------+------+------+---------------------------------------------+
    |  3077|  3078|  3072|  3072| loop rewind(delay=1 initiation interval(s)) |
    +------+------+------+------+---------------------------------------------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+------+------+----------+-----------+-----------+------+----------+
        |          |   Latency   | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name|  min |  max |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+------+------+----------+-----------+-----------+------+----------+
        |- L1_L2   |  3077|  3077|         9|          3|          1|  1024|    yes   |
        +----------+------+------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+--------+
|       Name      | BRAM_18K| DSP48E|   FF   |   LUT  |
+-----------------+---------+-------+--------+--------+
|DSP              |        -|      9|       -|       -|
|Expression       |        -|      -|       0|     620|
|FIFO             |        -|      -|       -|       -|
|Instance         |        -|      -|       0|      17|
|Memory           |        -|      -|       -|       -|
|Multiplexer      |        -|      -|       -|     307|
|Register         |        0|      -|    2095|      96|
+-----------------+---------+-------+--------+--------+
|Total            |        0|      9|    2095|    1040|
+-----------------+---------+-------+--------+--------+
|Available        |      890|    840|  407600|  203800|
+-----------------+---------+-------+--------+--------+
|Utilization (%)  |        0|      1|   ~0   |   ~0   |
+-----------------+---------+-------+--------+--------+

+ Detail: 
    * Instance: 
    +------------------------+-------------------+---------+-------+---+----+
    |        Instance        |       Module      | BRAM_18K| DSP48E| FF| LUT|
    +------------------------+-------------------+---------+-------+---+----+
    |CNN_mux_42_48_1_1_U152  |CNN_mux_42_48_1_1  |        0|      0|  0|  17|
    +------------------------+-------------------+---------+-------+---+----+
    |Total                   |                   |        0|      0|  0|  17|
    +------------------------+-------------------+---------+-------+---+----+

    * DSP48: 
    +---------------------------+----------------------+-----------+
    |          Instance         |        Module        | Expression|
    +---------------------------+----------------------+-----------+
    |CNN_mul_mul_18s_2g8j_U153  |CNN_mul_mul_18s_2g8j  |  i0 * i1  |
    |CNN_mul_mul_18s_2g8j_U154  |CNN_mul_mul_18s_2g8j  |  i0 * i1  |
    |CNN_mul_mul_18s_2g8j_U155  |CNN_mul_mul_18s_2g8j  |  i0 * i1  |
    |CNN_mul_mul_18s_2g8j_U156  |CNN_mul_mul_18s_2g8j  |  i0 * i1  |
    |CNN_mul_mul_18s_2g8j_U157  |CNN_mul_mul_18s_2g8j  |  i0 * i1  |
    |CNN_mul_mul_18s_2g8j_U158  |CNN_mul_mul_18s_2g8j  |  i0 * i1  |
    |CNN_mul_mul_18s_2g8j_U159  |CNN_mul_mul_18s_2g8j  |  i0 * i1  |
    |CNN_mul_mul_18s_2g8j_U160  |CNN_mul_mul_18s_2g8j  |  i0 * i1  |
    |CNN_mul_mul_18s_2g8j_U161  |CNN_mul_mul_18s_2g8j  |  i0 * i1  |
    +---------------------------+----------------------+-----------+

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------------+----------+-------+---+----+------------+------------+
    |           Variable Name          | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------------+----------+-------+---+----+------------+------------+
    |i_fu_806_p2                       |     +    |      0|  0|  16|           9|           1|
    |indvar_flatten_next_fu_883_p2     |     +    |      0|  0|  17|           1|          10|
    |k_fu_695_p2                       |     +    |      0|  0|  12|           1|           3|
    |p_Val2_10_8_i_fu_987_p2           |     +    |      0|  0|   8|          48|          48|
    |p_Val2_13_8_i_fu_1021_p2          |     +    |      0|  0|  57|          50|          50|
    |tmp1_fu_877_p2                    |     +    |      0|  0|  55|          48|          48|
    |tmp2_fu_903_p2                    |     +    |      0|  0|   8|          48|          48|
    |tmp3_fu_983_p2                    |     +    |      0|  0|   8|          48|          48|
    |tmp4_fu_949_p2                    |     +    |      0|  0|  55|          48|          48|
    |tmp5_fu_961_p2                    |     +    |      0|  0|   8|          48|          48|
    |tmp6_fu_955_p2                    |     +    |      0|  0|   8|          48|          48|
    |tmp_59_fu_745_p2                  |     +    |      0|  0|  17|           9|          10|
    |tmp_60_fu_763_p2                  |     +    |      0|  0|  18|          10|          11|
    |tmp_61_fu_775_p2                  |     +    |      0|  0|  18|          10|          11|
    |tmp_65_fu_1079_p2                 |     +    |      0|  0|   8|           8|           8|
    |tmp_fu_909_p2                     |     +    |      0|  0|   8|          48|          48|
    |tmp_s_fu_733_p2                   |     +    |      0|  0|  17|           8|          10|
    |x_4_8_i_fu_1106_p2                |     +    |      0|  0|  39|          32|           1|
    |y_4_8_i_fu_1095_p2                |     +    |      0|  0|  39|          32|           1|
    |tmp_64_fu_1073_p2                 |     -    |      0|  0|   8|           8|           8|
    |ap_condition_472                  |    and   |      0|  0|   2|           1|           1|
    |ap_condition_488                  |    and   |      0|  0|   2|           1|           1|
    |exitcond_flatten_fu_817_p2        |   icmp   |      0|  0|  13|          10|           2|
    |tmp_77_8_i_fu_1100_p2             |   icmp   |      0|  0|  18|          32|           4|
    |tmp_i_fu_811_p2                   |   icmp   |      0|  0|  13|           9|          10|
    |ap_block_pp0_stage0_11001         |    or    |      0|  0|   2|           1|           1|
    |ap_block_state1                   |    or    |      0|  0|   2|           1|           1|
    |ap_block_state8_pp0_stage0_iter2  |    or    |      0|  0|   2|           1|           1|
    |i_i_mid2_fu_701_p3                |  select  |      0|  0|   9|           1|           1|
    |k_i_mid2_fu_709_p3                |  select  |      0|  0|   3|           1|           3|
    |p_8_i_fu_1118_p3                  |  select  |      0|  0|  32|           1|           1|
    |p_x_1_8_i_fu_1111_p3              |  select  |      0|  0|  32|           1|          32|
    |x_i_mid2_fu_967_p3                |  select  |      0|  0|  32|           1|           1|
    |y_i_mid2_fu_975_p3                |  select  |      0|  0|  32|           1|           1|
    |ap_enable_pp0                     |    xor   |      0|  0|   2|           1|           2|
    +----------------------------------+----------+-------+---+----+------------+------------+
    |Total                             |          |      0|  0| 620|         625|         570|
    +----------------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +------------------------------------------------+----+-----------+-----+-----------+
    |                      Name                      | LUT| Input Size| Bits| Total Bits|
    +------------------------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                                       |  21|          5|    1|          5|
    |ap_done                                         |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter0                         |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter2                         |   9|          2|    1|          2|
    |ap_phi_mux_i_i_phi_fu_491_p6                    |  13|          3|    9|         27|
    |ap_phi_mux_indvar_flatten_phi_fu_519_p6         |  13|          3|   10|         30|
    |ap_phi_mux_k_i_phi_fu_505_p6                    |  13|          3|    3|          9|
    |ap_phi_mux_tmp_i1_phi_fu_476_p6                 |  13|          3|    1|          3|
    |ap_phi_reg_pp0_iter2_bias_0_V_load_phi_reg_671  |  13|          3|   48|        144|
    |ap_phi_reg_pp0_iter2_bias_1_V_load_phi_reg_659  |  13|          3|   48|        144|
    |ap_phi_reg_pp0_iter2_bias_2_V_load_phi_reg_647  |  13|          3|   48|        144|
    |ap_phi_reg_pp0_iter2_bias_3_V_load_phi_reg_635  |  13|          3|   48|        144|
    |bias_0_V_blk_n                                  |   9|          2|    1|          2|
    |bias_1_V_blk_n                                  |   9|          2|    1|          2|
    |bias_2_V_blk_n                                  |   9|          2|    1|          2|
    |bias_3_V_blk_n                                  |   9|          2|    1|          2|
    |i_i_reg_487                                     |   9|          2|    9|         18|
    |in_image_0_V_address0                           |  17|          4|   10|         40|
    |in_image_0_V_address1                           |  13|          3|   10|         30|
    |in_image_1_V_address0                           |  13|          3|   10|         30|
    |in_image_1_V_address1                           |  13|          3|   10|         30|
    |indvar_flatten_reg_515                          |   9|          2|   10|         20|
    |k_i_reg_501                                     |   9|          2|    3|          6|
    |rewind_ap_ready_reg                             |   9|          2|    1|          2|
    |tmp_i1_reg_472                                  |   9|          2|    1|          2|
    |x_i_reg_621                                     |   9|          2|   32|         64|
    |y_i_reg_607                                     |   9|          2|   32|         64|
    +------------------------------------------------+----+-----------+-----+-----------+
    |Total                                           | 307|         70|  351|        970|
    +------------------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +------------------------------------------------+----+----+-----+-----------+
    |                      Name                      | FF | LUT| Bits| Const Bits|
    +------------------------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                                       |   4|   0|    4|          0|
    |ap_done_reg                                     |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter0_reg                     |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1                         |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2                         |   1|   0|    1|          0|
    |ap_phi_reg_pp0_iter1_bias_0_V_load_phi_reg_671  |  48|   0|   48|          0|
    |ap_phi_reg_pp0_iter1_bias_1_V_load_phi_reg_659  |  48|   0|   48|          0|
    |ap_phi_reg_pp0_iter1_bias_2_V_load_phi_reg_647  |  48|   0|   48|          0|
    |ap_phi_reg_pp0_iter1_bias_3_V_load_phi_reg_635  |  48|   0|   48|          0|
    |ap_phi_reg_pp0_iter2_bias_0_V_load_phi_reg_671  |  48|   0|   48|          0|
    |ap_phi_reg_pp0_iter2_bias_1_V_load_phi_reg_659  |  48|   0|   48|          0|
    |ap_phi_reg_pp0_iter2_bias_2_V_load_phi_reg_647  |  48|   0|   48|          0|
    |ap_phi_reg_pp0_iter2_bias_3_V_load_phi_reg_635  |  48|   0|   48|          0|
    |arrayNo_cast_i_reg_1586                         |  31|   0|   31|          0|
    |bias_0_V_load_phi_reg_671                       |  48|   0|   48|          0|
    |bias_0_V_load_rewin_reg_592                     |  48|   0|   48|          0|
    |bias_1_V_load_phi_reg_659                       |  48|   0|   48|          0|
    |bias_1_V_load_rewin_reg_577                     |  48|   0|   48|          0|
    |bias_2_V_load_phi_reg_647                       |  48|   0|   48|          0|
    |bias_2_V_load_rewin_reg_562                     |  48|   0|   48|          0|
    |bias_3_V_load_phi_reg_635                       |  48|   0|   48|          0|
    |bias_3_V_load_rewin_reg_547                     |  48|   0|   48|          0|
    |do_init_reg_530                                 |   1|   0|    1|          0|
    |exitcond_flatten_reg_1410                       |   1|   0|    1|          0|
    |exitcond_flatten_reg_1410_pp0_iter1_reg         |   1|   0|    1|          0|
    |i_i_mid2_reg_1182                               |   9|   0|    9|          0|
    |i_i_reg_487                                     |   9|   0|    9|          0|
    |i_reg_1400                                      |   9|   0|    9|          0|
    |in_image_1_V_load_2_reg_1320                    |  25|   0|   25|          0|
    |in_image_1_V_load_3_reg_1395                    |  25|   0|   25|          0|
    |indvar_flatten_next_reg_1509                    |  10|   0|   10|          0|
    |indvar_flatten_reg_515                          |  10|   0|   10|          0|
    |k_i_mid2_reg_1188                               |   3|   0|    3|          0|
    |k_i_reg_501                                     |   3|   0|    3|          0|
    |kernel_0_V_load_reg_1280                        |  18|   0|   18|          0|
    |kernel_1_V_load_reg_1285                        |  18|   0|   18|          0|
    |kernel_2_V_load_reg_1355                        |  18|   0|   18|          0|
    |kernel_3_V_load_reg_1360                        |  18|   0|   18|          0|
    |kernel_4_V_load_reg_1365                        |  18|   0|   18|          0|
    |kernel_5_V_load_reg_1370                        |  18|   0|   18|          0|
    |kernel_6_V_load_reg_1310                        |  18|   0|   18|          0|
    |kernel_7_V_load_reg_1385                        |  18|   0|   18|          0|
    |kernel_8_V_load_reg_1390                        |  18|   0|   18|          0|
    |p_Val2_9_1_i_reg_1419                           |  41|   0|   41|          0|
    |p_Val2_9_2_i_reg_1459                           |  41|   0|   41|          0|
    |p_Val2_9_3_i_reg_1464                           |  41|   0|   41|          0|
    |p_Val2_9_4_i_reg_1514                           |  41|   0|   41|          0|
    |p_Val2_9_5_i_reg_1519                           |  41|   0|   41|          0|
    |p_Val2_9_6_i_reg_1444                           |  41|   0|   41|          0|
    |p_Val2_9_7_i_reg_1489                           |  41|   0|   41|          0|
    |p_Val2_9_8_i_reg_1524                           |  41|   0|   41|          0|
    |p_Val2_9_i_reg_1414                             |  41|   0|   41|          0|
    |reg_683                                         |  25|   0|   25|          0|
    |reg_687                                         |  25|   0|   25|          0|
    |reg_691                                         |  25|   0|   25|          0|
    |rewind_ap_ready_reg                             |   1|   0|    1|          0|
    |tmp1_reg_1504                                   |  41|   0|   48|          7|
    |tmp4_reg_1554                                   |  41|   0|   48|          7|
    |tmp5_reg_1559                                   |  41|   0|   48|          7|
    |tmp_16_reg_1250                                 |   2|   0|    2|          0|
    |tmp_50_i_reg_1195                               |   3|   0|   64|         61|
    |tmp_51_i_cast1_reg_1255                         |   9|   0|   11|          2|
    |tmp_51_i_reg_1205                               |   9|   0|   64|         55|
    |tmp_65_reg_1590                                 |   8|   0|    8|          0|
    |tmp_70_cast_reg_1220                            |  10|   0|   64|         54|
    |tmp_76_8_i_reg_1575                             |  48|   0|   48|          0|
    |tmp_i1_reg_472                                  |   1|   0|    1|          0|
    |tmp_i_reg_1405                                  |   1|   0|    1|          0|
    |tmp_reg_1529                                    |  41|   0|   48|          7|
    |x_i_mid2_reg_1564                               |  32|   0|   32|          0|
    |x_i_reg_621                                     |  32|   0|   32|          0|
    |y_i_mid2_reg_1570                               |  32|   0|   32|          0|
    |y_i_reg_607                                     |  32|   0|   32|          0|
    |k_i_mid2_reg_1188                               |  64|  32|    3|          0|
    |tmp_16_reg_1250                                 |  64|  32|    2|          0|
    |tmp_i1_reg_472                                  |  64|  32|    1|          0|
    +------------------------------------------------+----+----+-----+-----------+
    |Total                                           |2095|  96| 2109|        200|
    +------------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------------------+-----+-----+------------+----------------------+--------------+
|        RTL Ports       | Dir | Bits|  Protocol  |     Source Object    |    C Type    |
+------------------------+-----+-----+------------+----------------------+--------------+
|ap_clk                  |  in |    1| ap_ctrl_hs | conv2d_3x3_4chan_rev | return value |
|ap_rst                  |  in |    1| ap_ctrl_hs | conv2d_3x3_4chan_rev | return value |
|ap_start                |  in |    1| ap_ctrl_hs | conv2d_3x3_4chan_rev | return value |
|ap_done                 | out |    1| ap_ctrl_hs | conv2d_3x3_4chan_rev | return value |
|ap_continue             |  in |    1| ap_ctrl_hs | conv2d_3x3_4chan_rev | return value |
|ap_idle                 | out |    1| ap_ctrl_hs | conv2d_3x3_4chan_rev | return value |
|ap_ready                | out |    1| ap_ctrl_hs | conv2d_3x3_4chan_rev | return value |
|bias_0_V_dout           |  in |   48|   ap_fifo  |       bias_0_V       |    pointer   |
|bias_0_V_empty_n        |  in |    1|   ap_fifo  |       bias_0_V       |    pointer   |
|bias_0_V_read           | out |    1|   ap_fifo  |       bias_0_V       |    pointer   |
|bias_1_V_dout           |  in |   48|   ap_fifo  |       bias_1_V       |    pointer   |
|bias_1_V_empty_n        |  in |    1|   ap_fifo  |       bias_1_V       |    pointer   |
|bias_1_V_read           | out |    1|   ap_fifo  |       bias_1_V       |    pointer   |
|bias_2_V_dout           |  in |   48|   ap_fifo  |       bias_2_V       |    pointer   |
|bias_2_V_empty_n        |  in |    1|   ap_fifo  |       bias_2_V       |    pointer   |
|bias_2_V_read           | out |    1|   ap_fifo  |       bias_2_V       |    pointer   |
|bias_3_V_dout           |  in |   48|   ap_fifo  |       bias_3_V       |    pointer   |
|bias_3_V_empty_n        |  in |    1|   ap_fifo  |       bias_3_V       |    pointer   |
|bias_3_V_read           | out |    1|   ap_fifo  |       bias_3_V       |    pointer   |
|in_image_0_V_address0   | out |   10|  ap_memory |     in_image_0_V     |     array    |
|in_image_0_V_ce0        | out |    1|  ap_memory |     in_image_0_V     |     array    |
|in_image_0_V_q0         |  in |   25|  ap_memory |     in_image_0_V     |     array    |
|in_image_0_V_address1   | out |   10|  ap_memory |     in_image_0_V     |     array    |
|in_image_0_V_ce1        | out |    1|  ap_memory |     in_image_0_V     |     array    |
|in_image_0_V_q1         |  in |   25|  ap_memory |     in_image_0_V     |     array    |
|in_image_1_V_address0   | out |   10|  ap_memory |     in_image_1_V     |     array    |
|in_image_1_V_ce0        | out |    1|  ap_memory |     in_image_1_V     |     array    |
|in_image_1_V_q0         |  in |   25|  ap_memory |     in_image_1_V     |     array    |
|in_image_1_V_address1   | out |   10|  ap_memory |     in_image_1_V     |     array    |
|in_image_1_V_ce1        | out |    1|  ap_memory |     in_image_1_V     |     array    |
|in_image_1_V_q1         |  in |   25|  ap_memory |     in_image_1_V     |     array    |
|kernel_0_V_address0     | out |    2|  ap_memory |      kernel_0_V      |     array    |
|kernel_0_V_ce0          | out |    1|  ap_memory |      kernel_0_V      |     array    |
|kernel_0_V_q0           |  in |   18|  ap_memory |      kernel_0_V      |     array    |
|kernel_1_V_address0     | out |    2|  ap_memory |      kernel_1_V      |     array    |
|kernel_1_V_ce0          | out |    1|  ap_memory |      kernel_1_V      |     array    |
|kernel_1_V_q0           |  in |   18|  ap_memory |      kernel_1_V      |     array    |
|kernel_2_V_address0     | out |    2|  ap_memory |      kernel_2_V      |     array    |
|kernel_2_V_ce0          | out |    1|  ap_memory |      kernel_2_V      |     array    |
|kernel_2_V_q0           |  in |   18|  ap_memory |      kernel_2_V      |     array    |
|kernel_3_V_address0     | out |    2|  ap_memory |      kernel_3_V      |     array    |
|kernel_3_V_ce0          | out |    1|  ap_memory |      kernel_3_V      |     array    |
|kernel_3_V_q0           |  in |   18|  ap_memory |      kernel_3_V      |     array    |
|kernel_4_V_address0     | out |    2|  ap_memory |      kernel_4_V      |     array    |
|kernel_4_V_ce0          | out |    1|  ap_memory |      kernel_4_V      |     array    |
|kernel_4_V_q0           |  in |   18|  ap_memory |      kernel_4_V      |     array    |
|kernel_5_V_address0     | out |    2|  ap_memory |      kernel_5_V      |     array    |
|kernel_5_V_ce0          | out |    1|  ap_memory |      kernel_5_V      |     array    |
|kernel_5_V_q0           |  in |   18|  ap_memory |      kernel_5_V      |     array    |
|kernel_6_V_address0     | out |    2|  ap_memory |      kernel_6_V      |     array    |
|kernel_6_V_ce0          | out |    1|  ap_memory |      kernel_6_V      |     array    |
|kernel_6_V_q0           |  in |   18|  ap_memory |      kernel_6_V      |     array    |
|kernel_7_V_address0     | out |    2|  ap_memory |      kernel_7_V      |     array    |
|kernel_7_V_ce0          | out |    1|  ap_memory |      kernel_7_V      |     array    |
|kernel_7_V_q0           |  in |   18|  ap_memory |      kernel_7_V      |     array    |
|kernel_8_V_address0     | out |    2|  ap_memory |      kernel_8_V      |     array    |
|kernel_8_V_ce0          | out |    1|  ap_memory |      kernel_8_V      |     array    |
|kernel_8_V_q0           |  in |   18|  ap_memory |      kernel_8_V      |     array    |
|out_image_0_V_address0  | out |    7|  ap_memory |     out_image_0_V    |     array    |
|out_image_0_V_ce0       | out |    1|  ap_memory |     out_image_0_V    |     array    |
|out_image_0_V_we0       | out |    1|  ap_memory |     out_image_0_V    |     array    |
|out_image_0_V_d0        | out |   48|  ap_memory |     out_image_0_V    |     array    |
|out_image_1_V_address0  | out |    7|  ap_memory |     out_image_1_V    |     array    |
|out_image_1_V_ce0       | out |    1|  ap_memory |     out_image_1_V    |     array    |
|out_image_1_V_we0       | out |    1|  ap_memory |     out_image_1_V    |     array    |
|out_image_1_V_d0        | out |   48|  ap_memory |     out_image_1_V    |     array    |
|out_image_2_V_address0  | out |    7|  ap_memory |     out_image_2_V    |     array    |
|out_image_2_V_ce0       | out |    1|  ap_memory |     out_image_2_V    |     array    |
|out_image_2_V_we0       | out |    1|  ap_memory |     out_image_2_V    |     array    |
|out_image_2_V_d0        | out |   48|  ap_memory |     out_image_2_V    |     array    |
|out_image_3_V_address0  | out |    7|  ap_memory |     out_image_3_V    |     array    |
|out_image_3_V_ce0       | out |    1|  ap_memory |     out_image_3_V    |     array    |
|out_image_3_V_we0       | out |    1|  ap_memory |     out_image_3_V    |     array    |
|out_image_3_V_d0        | out |   48|  ap_memory |     out_image_3_V    |     array    |
|out_image_4_V_address0  | out |    7|  ap_memory |     out_image_4_V    |     array    |
|out_image_4_V_ce0       | out |    1|  ap_memory |     out_image_4_V    |     array    |
|out_image_4_V_we0       | out |    1|  ap_memory |     out_image_4_V    |     array    |
|out_image_4_V_d0        | out |   48|  ap_memory |     out_image_4_V    |     array    |
|out_image_5_V_address0  | out |    7|  ap_memory |     out_image_5_V    |     array    |
|out_image_5_V_ce0       | out |    1|  ap_memory |     out_image_5_V    |     array    |
|out_image_5_V_we0       | out |    1|  ap_memory |     out_image_5_V    |     array    |
|out_image_5_V_d0        | out |   48|  ap_memory |     out_image_5_V    |     array    |
|out_image_6_V_address0  | out |    7|  ap_memory |     out_image_6_V    |     array    |
|out_image_6_V_ce0       | out |    1|  ap_memory |     out_image_6_V    |     array    |
|out_image_6_V_we0       | out |    1|  ap_memory |     out_image_6_V    |     array    |
|out_image_6_V_d0        | out |   48|  ap_memory |     out_image_6_V    |     array    |
+------------------------+-----+-----+------------+----------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 3, depth = 9


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 10
* Pipeline : 1
  Pipeline-0 : II = 3, D = 9, States = { 2 3 4 5 6 7 8 9 10 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / true
3 --> 
	4  / true
4 --> 
	5  / true
5 --> 
	6  / true
6 --> 
	7  / true
7 --> 
	8  / true
8 --> 
	9  / true
9 --> 
	10  / true
10 --> 
	2  / true

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.87>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecInterface(i48* %bias_3_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 11 'specinterface' 'empty' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%empty_52 = call i32 (...)* @_ssdm_op_SpecInterface(i48* %bias_2_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 12 'specinterface' 'empty_52' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%empty_53 = call i32 (...)* @_ssdm_op_SpecInterface(i48* %bias_1_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 13 'specinterface' 'empty_53' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%empty_54 = call i32 (...)* @_ssdm_op_SpecInterface(i48* %bias_0_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 14 'specinterface' 'empty_54' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.87ns)   --->   "br label %rewind_header"   --->   Operation 15 'br' <Predicate = true> <Delay = 0.87>

State 2 <SV = 1> <Delay = 3.99>
ST_2 : Operation 16 [1/1] (0.00ns)   --->   "%tmp_i1 = phi i1 [ false, %entry ], [ %tmp_i, %._crit_edge.0147.i ], [ false, %.exit ]" [../src/CNN_final.cpp:197]   --->   Operation 16 'phi' 'tmp_i1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 17 [1/1] (0.00ns)   --->   "%i_i = phi i9 [ 0, %entry ], [ %i, %._crit_edge.0147.i ], [ 0, %.exit ]"   --->   Operation 17 'phi' 'i_i' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 18 [1/1] (0.00ns)   --->   "%k_i = phi i3 [ 0, %entry ], [ %k_i_mid2, %._crit_edge.0147.i ], [ 0, %.exit ]" [../src/CNN_final.cpp:197]   --->   Operation 18 'phi' 'k_i' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 19 [1/1] (0.93ns)   --->   "%k = add i3 1, %k_i" [../src/CNN_final.cpp:192]   --->   Operation 19 'add' 'k' <Predicate = true> <Delay = 0.93> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.51> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 20 [1/1] (0.37ns)   --->   "%i_i_mid2 = select i1 %tmp_i1, i9 0, i9 %i_i" [../src/CNN_final.cpp:197]   --->   Operation 20 'select' 'i_i_mid2' <Predicate = true> <Delay = 0.37> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.49> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 21 [1/1] (0.51ns)   --->   "%k_i_mid2 = select i1 %tmp_i1, i3 %k, i3 %k_i" [../src/CNN_final.cpp:197]   --->   Operation 21 'select' 'k_i_mid2' <Predicate = true> <Delay = 0.51> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.49> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 22 [1/1] (0.00ns)   --->   "%tmp_50_i = zext i3 %k_i_mid2 to i64" [../src/CNN_final.cpp:204]   --->   Operation 22 'zext' 'tmp_50_i' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 23 [1/1] (0.00ns)   --->   "%tmp_51_i = zext i9 %i_i_mid2 to i64" [../src/CNN_final.cpp:204]   --->   Operation 23 'zext' 'tmp_51_i' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 24 [1/1] (0.00ns)   --->   "%tmp_51_i_cast = zext i9 %i_i_mid2 to i10" [../src/CNN_final.cpp:197]   --->   Operation 24 'zext' 'tmp_51_i_cast' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 25 [1/1] (0.00ns)   --->   "%in_image_0_V_addr = getelementptr [980 x i25]* %in_image_0_V, i64 0, i64 %tmp_51_i" [../src/CNN_final.cpp:204]   --->   Operation 25 'getelementptr' 'in_image_0_V_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 26 [1/1] (1.35ns)   --->   "%tmp_s = add i10 196, %tmp_51_i_cast" [../src/CNN_final.cpp:197]   --->   Operation 26 'add' 'tmp_s' <Predicate = true> <Delay = 1.35> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.51> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 27 [1/1] (0.00ns)   --->   "%tmp_69_cast = zext i10 %tmp_s to i64" [../src/CNN_final.cpp:197]   --->   Operation 27 'zext' 'tmp_69_cast' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 28 [1/1] (0.00ns)   --->   "%in_image_0_V_addr_1 = getelementptr [980 x i25]* %in_image_0_V, i64 0, i64 %tmp_69_cast" [../src/CNN_final.cpp:197]   --->   Operation 28 'getelementptr' 'in_image_0_V_addr_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 29 [1/1] (1.35ns)   --->   "%tmp_59 = add i10 392, %tmp_51_i_cast" [../src/CNN_final.cpp:197]   --->   Operation 29 'add' 'tmp_59' <Predicate = true> <Delay = 1.35> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.51> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 30 [1/1] (0.00ns)   --->   "%tmp_70_cast = zext i10 %tmp_59 to i64" [../src/CNN_final.cpp:197]   --->   Operation 30 'zext' 'tmp_70_cast' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 31 [1/1] (0.00ns)   --->   "%in_image_1_V_addr_1 = getelementptr [784 x i25]* %in_image_1_V, i64 0, i64 %tmp_69_cast" [../src/CNN_final.cpp:197]   --->   Operation 31 'getelementptr' 'in_image_1_V_addr_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 32 [1/1] (0.00ns)   --->   "%in_image_1_V_addr_2 = getelementptr [784 x i25]* %in_image_1_V, i64 0, i64 %tmp_70_cast" [../src/CNN_final.cpp:197]   --->   Operation 32 'getelementptr' 'in_image_1_V_addr_2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 33 [1/1] (0.00ns)   --->   "%kernel_0_V_addr = getelementptr [4 x i18]* %kernel_0_V, i64 0, i64 %tmp_50_i" [../src/CNN_final.cpp:204]   --->   Operation 33 'getelementptr' 'kernel_0_V_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 34 [2/2] (1.14ns)   --->   "%kernel_0_V_load = load i18* %kernel_0_V_addr, align 4" [../src/CNN_final.cpp:204]   --->   Operation 34 'load' 'kernel_0_V_load' <Predicate = true> <Delay = 1.14> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 25> <Depth = 784> <RAM>
ST_2 : Operation 35 [2/2] (2.26ns)   --->   "%in_image_0_V_load = load i25* %in_image_0_V_addr, align 4" [../src/CNN_final.cpp:204]   --->   Operation 35 'load' 'in_image_0_V_load' <Predicate = true> <Delay = 2.26> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 25> <Depth = 784> <RAM>
ST_2 : Operation 36 [1/1] (0.00ns)   --->   "%kernel_1_V_addr = getelementptr [4 x i18]* %kernel_1_V, i64 0, i64 %tmp_50_i" [../src/CNN_final.cpp:204]   --->   Operation 36 'getelementptr' 'kernel_1_V_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 37 [2/2] (1.14ns)   --->   "%kernel_1_V_load = load i18* %kernel_1_V_addr, align 4" [../src/CNN_final.cpp:204]   --->   Operation 37 'load' 'kernel_1_V_load' <Predicate = true> <Delay = 1.14> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 25> <Depth = 784> <RAM>
ST_2 : Operation 38 [2/2] (2.26ns)   --->   "%in_image_0_V_load_1 = load i25* %in_image_0_V_addr_1, align 4" [../src/CNN_final.cpp:204]   --->   Operation 38 'load' 'in_image_0_V_load_1' <Predicate = true> <Delay = 2.26> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 25> <Depth = 784> <RAM>
ST_2 : Operation 39 [1/1] (0.00ns)   --->   "%kernel_6_V_addr = getelementptr [4 x i18]* %kernel_6_V, i64 0, i64 %tmp_50_i" [../src/CNN_final.cpp:204]   --->   Operation 39 'getelementptr' 'kernel_6_V_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 40 [2/2] (1.14ns)   --->   "%kernel_6_V_load = load i18* %kernel_6_V_addr, align 4" [../src/CNN_final.cpp:204]   --->   Operation 40 'load' 'kernel_6_V_load' <Predicate = true> <Delay = 1.14> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 25> <Depth = 784> <RAM>
ST_2 : Operation 41 [2/2] (2.26ns)   --->   "%in_image_1_V_load_1 = load i25* %in_image_1_V_addr_1, align 4" [../src/CNN_final.cpp:204]   --->   Operation 41 'load' 'in_image_1_V_load_1' <Predicate = true> <Delay = 2.26> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 25> <Depth = 784> <RAM>
ST_2 : Operation 42 [2/2] (2.26ns)   --->   "%in_image_1_V_load_2 = load i25* %in_image_1_V_addr_2, align 4" [../src/CNN_final.cpp:204]   --->   Operation 42 'load' 'in_image_1_V_load_2' <Predicate = true> <Delay = 2.26> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 25> <Depth = 784> <RAM>
ST_2 : Operation 43 [1/1] (0.00ns)   --->   "%tmp_16 = trunc i3 %k_i_mid2 to i2" [../src/CNN_final.cpp:197]   --->   Operation 43 'trunc' 'tmp_16' <Predicate = true> <Delay = 0.00>

State 3 <SV = 2> <Delay = 3.61>
ST_3 : Operation 44 [1/1] (0.00ns)   --->   "%tmp_51_i_cast1 = zext i9 %i_i_mid2 to i11" [../src/CNN_final.cpp:197]   --->   Operation 44 'zext' 'tmp_51_i_cast1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 45 [1/1] (0.00ns)   --->   "%in_image_0_V_addr_2 = getelementptr [980 x i25]* %in_image_0_V, i64 0, i64 %tmp_70_cast" [../src/CNN_final.cpp:197]   --->   Operation 45 'getelementptr' 'in_image_0_V_addr_2' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 46 [1/1] (1.35ns)   --->   "%tmp_60 = add i11 588, %tmp_51_i_cast1" [../src/CNN_final.cpp:197]   --->   Operation 46 'add' 'tmp_60' <Predicate = true> <Delay = 1.35> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.51> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 47 [1/1] (0.00ns)   --->   "%tmp_71_cast = sext i11 %tmp_60 to i64" [../src/CNN_final.cpp:197]   --->   Operation 47 'sext' 'tmp_71_cast' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 48 [1/1] (0.00ns)   --->   "%in_image_0_V_addr_3 = getelementptr [980 x i25]* %in_image_0_V, i64 0, i64 %tmp_71_cast" [../src/CNN_final.cpp:197]   --->   Operation 48 'getelementptr' 'in_image_0_V_addr_3' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 49 [1/1] (0.00ns)   --->   "%in_image_1_V_addr = getelementptr [784 x i25]* %in_image_1_V, i64 0, i64 %tmp_51_i" [../src/CNN_final.cpp:204]   --->   Operation 49 'getelementptr' 'in_image_1_V_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 50 [1/1] (0.00ns)   --->   "%in_image_1_V_addr_3 = getelementptr [784 x i25]* %in_image_1_V, i64 0, i64 %tmp_71_cast" [../src/CNN_final.cpp:197]   --->   Operation 50 'getelementptr' 'in_image_1_V_addr_3' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 51 [1/2] (1.14ns)   --->   "%kernel_0_V_load = load i18* %kernel_0_V_addr, align 4" [../src/CNN_final.cpp:204]   --->   Operation 51 'load' 'kernel_0_V_load' <Predicate = true> <Delay = 1.14> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 25> <Depth = 784> <RAM>
ST_3 : Operation 52 [1/2] (2.26ns)   --->   "%in_image_0_V_load = load i25* %in_image_0_V_addr, align 4" [../src/CNN_final.cpp:204]   --->   Operation 52 'load' 'in_image_0_V_load' <Predicate = true> <Delay = 2.26> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 25> <Depth = 784> <RAM>
ST_3 : Operation 53 [1/2] (1.14ns)   --->   "%kernel_1_V_load = load i18* %kernel_1_V_addr, align 4" [../src/CNN_final.cpp:204]   --->   Operation 53 'load' 'kernel_1_V_load' <Predicate = true> <Delay = 1.14> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 25> <Depth = 784> <RAM>
ST_3 : Operation 54 [1/2] (2.26ns)   --->   "%in_image_0_V_load_1 = load i25* %in_image_0_V_addr_1, align 4" [../src/CNN_final.cpp:204]   --->   Operation 54 'load' 'in_image_0_V_load_1' <Predicate = true> <Delay = 2.26> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 25> <Depth = 784> <RAM>
ST_3 : Operation 55 [1/1] (0.00ns)   --->   "%kernel_2_V_addr = getelementptr [4 x i18]* %kernel_2_V, i64 0, i64 %tmp_50_i" [../src/CNN_final.cpp:204]   --->   Operation 55 'getelementptr' 'kernel_2_V_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 56 [2/2] (1.14ns)   --->   "%kernel_2_V_load = load i18* %kernel_2_V_addr, align 4" [../src/CNN_final.cpp:204]   --->   Operation 56 'load' 'kernel_2_V_load' <Predicate = true> <Delay = 1.14> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 25> <Depth = 784> <RAM>
ST_3 : Operation 57 [2/2] (2.26ns)   --->   "%in_image_0_V_load_2 = load i25* %in_image_0_V_addr_2, align 4" [../src/CNN_final.cpp:204]   --->   Operation 57 'load' 'in_image_0_V_load_2' <Predicate = true> <Delay = 2.26> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 25> <Depth = 784> <RAM>
ST_3 : Operation 58 [1/1] (0.00ns)   --->   "%kernel_3_V_addr = getelementptr [4 x i18]* %kernel_3_V, i64 0, i64 %tmp_50_i" [../src/CNN_final.cpp:204]   --->   Operation 58 'getelementptr' 'kernel_3_V_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 59 [2/2] (1.14ns)   --->   "%kernel_3_V_load = load i18* %kernel_3_V_addr, align 4" [../src/CNN_final.cpp:204]   --->   Operation 59 'load' 'kernel_3_V_load' <Predicate = true> <Delay = 1.14> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 25> <Depth = 784> <RAM>
ST_3 : Operation 60 [2/2] (2.26ns)   --->   "%in_image_0_V_load_3 = load i25* %in_image_0_V_addr_3, align 4" [../src/CNN_final.cpp:204]   --->   Operation 60 'load' 'in_image_0_V_load_3' <Predicate = true> <Delay = 2.26> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 25> <Depth = 784> <RAM>
ST_3 : Operation 61 [1/1] (0.00ns)   --->   "%kernel_4_V_addr = getelementptr [4 x i18]* %kernel_4_V, i64 0, i64 %tmp_50_i" [../src/CNN_final.cpp:204]   --->   Operation 61 'getelementptr' 'kernel_4_V_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 62 [2/2] (1.14ns)   --->   "%kernel_4_V_load = load i18* %kernel_4_V_addr, align 4" [../src/CNN_final.cpp:204]   --->   Operation 62 'load' 'kernel_4_V_load' <Predicate = true> <Delay = 1.14> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 25> <Depth = 784> <RAM>
ST_3 : Operation 63 [1/1] (0.00ns)   --->   "%kernel_5_V_addr = getelementptr [4 x i18]* %kernel_5_V, i64 0, i64 %tmp_50_i" [../src/CNN_final.cpp:204]   --->   Operation 63 'getelementptr' 'kernel_5_V_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 64 [2/2] (1.14ns)   --->   "%kernel_5_V_load = load i18* %kernel_5_V_addr, align 4" [../src/CNN_final.cpp:204]   --->   Operation 64 'load' 'kernel_5_V_load' <Predicate = true> <Delay = 1.14> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 25> <Depth = 784> <RAM>
ST_3 : Operation 65 [2/2] (2.26ns)   --->   "%in_image_1_V_load = load i25* %in_image_1_V_addr, align 4" [../src/CNN_final.cpp:204]   --->   Operation 65 'load' 'in_image_1_V_load' <Predicate = true> <Delay = 2.26> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 25> <Depth = 784> <RAM>
ST_3 : Operation 66 [1/2] (1.14ns)   --->   "%kernel_6_V_load = load i18* %kernel_6_V_addr, align 4" [../src/CNN_final.cpp:204]   --->   Operation 66 'load' 'kernel_6_V_load' <Predicate = true> <Delay = 1.14> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 25> <Depth = 784> <RAM>
ST_3 : Operation 67 [1/2] (2.26ns)   --->   "%in_image_1_V_load_1 = load i25* %in_image_1_V_addr_1, align 4" [../src/CNN_final.cpp:204]   --->   Operation 67 'load' 'in_image_1_V_load_1' <Predicate = true> <Delay = 2.26> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 25> <Depth = 784> <RAM>
ST_3 : Operation 68 [1/1] (0.00ns)   --->   "%kernel_7_V_addr = getelementptr [4 x i18]* %kernel_7_V, i64 0, i64 %tmp_50_i" [../src/CNN_final.cpp:204]   --->   Operation 68 'getelementptr' 'kernel_7_V_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 69 [2/2] (1.14ns)   --->   "%kernel_7_V_load = load i18* %kernel_7_V_addr, align 4" [../src/CNN_final.cpp:204]   --->   Operation 69 'load' 'kernel_7_V_load' <Predicate = true> <Delay = 1.14> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 25> <Depth = 784> <RAM>
ST_3 : Operation 70 [1/2] (2.26ns)   --->   "%in_image_1_V_load_2 = load i25* %in_image_1_V_addr_2, align 4" [../src/CNN_final.cpp:204]   --->   Operation 70 'load' 'in_image_1_V_load_2' <Predicate = true> <Delay = 2.26> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 25> <Depth = 784> <RAM>
ST_3 : Operation 71 [1/1] (0.00ns)   --->   "%kernel_8_V_addr = getelementptr [4 x i18]* %kernel_8_V, i64 0, i64 %tmp_50_i" [../src/CNN_final.cpp:204]   --->   Operation 71 'getelementptr' 'kernel_8_V_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 72 [2/2] (1.14ns)   --->   "%kernel_8_V_load = load i18* %kernel_8_V_addr, align 4" [../src/CNN_final.cpp:204]   --->   Operation 72 'load' 'kernel_8_V_load' <Predicate = true> <Delay = 1.14> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 25> <Depth = 784> <RAM>
ST_3 : Operation 73 [2/2] (2.26ns)   --->   "%in_image_1_V_load_3 = load i25* %in_image_1_V_addr_3, align 4" [../src/CNN_final.cpp:204]   --->   Operation 73 'load' 'in_image_1_V_load_3' <Predicate = true> <Delay = 2.26> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 25> <Depth = 784> <RAM>

State 4 <SV = 3> <Delay = 4.95>
ST_4 : Operation 74 [1/1] (0.00ns)   --->   "%indvar_flatten = phi i10 [ 0, %entry ], [ %indvar_flatten_next, %._crit_edge.0147.i ], [ 0, %.exit ]"   --->   Operation 74 'phi' 'indvar_flatten' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 75 [1/1] (1.35ns)   --->   "%tmp_61 = add i11 784, %tmp_51_i_cast1" [../src/CNN_final.cpp:197]   --->   Operation 75 'add' 'tmp_61' <Predicate = true> <Delay = 1.35> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.51> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 76 [1/1] (0.00ns)   --->   "%tmp_72_cast = sext i11 %tmp_61 to i64" [../src/CNN_final.cpp:197]   --->   Operation 76 'sext' 'tmp_72_cast' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 77 [1/1] (0.00ns)   --->   "%in_image_0_V_addr_4 = getelementptr [980 x i25]* %in_image_0_V, i64 0, i64 %tmp_72_cast" [../src/CNN_final.cpp:197]   --->   Operation 77 'getelementptr' 'in_image_0_V_addr_4' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 78 [1/1] (0.00ns)   --->   "%OP1_V_i = sext i18 %kernel_0_V_load to i41" [../src/CNN_final.cpp:204]   --->   Operation 78 'sext' 'OP1_V_i' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 79 [1/1] (0.00ns)   --->   "%OP2_V_i = sext i25 %in_image_0_V_load to i41" [../src/CNN_final.cpp:204]   --->   Operation 79 'sext' 'OP2_V_i' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 80 [2/2] (4.95ns)   --->   "%p_Val2_9_i = mul i41 %OP1_V_i, %OP2_V_i" [../src/CNN_final.cpp:204]   --->   Operation 80 'mul' 'p_Val2_9_i' <Predicate = true> <Delay = 4.95> <Core = "DSP48">   --->   Core 61 'DSP48' <Latency = 4> <II = 1> <Delay = 1.44> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 81 [1/1] (0.00ns)   --->   "%OP1_V_1_i = sext i18 %kernel_1_V_load to i41" [../src/CNN_final.cpp:204]   --->   Operation 81 'sext' 'OP1_V_1_i' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 82 [1/1] (0.00ns)   --->   "%OP2_V_1_i = sext i25 %in_image_0_V_load_1 to i41" [../src/CNN_final.cpp:204]   --->   Operation 82 'sext' 'OP2_V_1_i' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 83 [2/2] (4.95ns)   --->   "%p_Val2_9_1_i = mul i41 %OP1_V_1_i, %OP2_V_1_i" [../src/CNN_final.cpp:204]   --->   Operation 83 'mul' 'p_Val2_9_1_i' <Predicate = true> <Delay = 4.95> <Core = "DSP48">   --->   Core 61 'DSP48' <Latency = 4> <II = 1> <Delay = 1.44> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 84 [1/2] (1.14ns)   --->   "%kernel_2_V_load = load i18* %kernel_2_V_addr, align 4" [../src/CNN_final.cpp:204]   --->   Operation 84 'load' 'kernel_2_V_load' <Predicate = true> <Delay = 1.14> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 25> <Depth = 784> <RAM>
ST_4 : Operation 85 [1/2] (2.26ns)   --->   "%in_image_0_V_load_2 = load i25* %in_image_0_V_addr_2, align 4" [../src/CNN_final.cpp:204]   --->   Operation 85 'load' 'in_image_0_V_load_2' <Predicate = true> <Delay = 2.26> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 25> <Depth = 784> <RAM>
ST_4 : Operation 86 [1/2] (1.14ns)   --->   "%kernel_3_V_load = load i18* %kernel_3_V_addr, align 4" [../src/CNN_final.cpp:204]   --->   Operation 86 'load' 'kernel_3_V_load' <Predicate = true> <Delay = 1.14> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 25> <Depth = 784> <RAM>
ST_4 : Operation 87 [1/2] (2.26ns)   --->   "%in_image_0_V_load_3 = load i25* %in_image_0_V_addr_3, align 4" [../src/CNN_final.cpp:204]   --->   Operation 87 'load' 'in_image_0_V_load_3' <Predicate = true> <Delay = 2.26> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 25> <Depth = 784> <RAM>
ST_4 : Operation 88 [1/2] (1.14ns)   --->   "%kernel_4_V_load = load i18* %kernel_4_V_addr, align 4" [../src/CNN_final.cpp:204]   --->   Operation 88 'load' 'kernel_4_V_load' <Predicate = true> <Delay = 1.14> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 25> <Depth = 784> <RAM>
ST_4 : Operation 89 [2/2] (2.26ns)   --->   "%in_image_0_V_load_4 = load i25* %in_image_0_V_addr_4, align 4" [../src/CNN_final.cpp:204]   --->   Operation 89 'load' 'in_image_0_V_load_4' <Predicate = true> <Delay = 2.26> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 25> <Depth = 784> <RAM>
ST_4 : Operation 90 [1/2] (1.14ns)   --->   "%kernel_5_V_load = load i18* %kernel_5_V_addr, align 4" [../src/CNN_final.cpp:204]   --->   Operation 90 'load' 'kernel_5_V_load' <Predicate = true> <Delay = 1.14> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 25> <Depth = 784> <RAM>
ST_4 : Operation 91 [1/2] (2.26ns)   --->   "%in_image_1_V_load = load i25* %in_image_1_V_addr, align 4" [../src/CNN_final.cpp:204]   --->   Operation 91 'load' 'in_image_1_V_load' <Predicate = true> <Delay = 2.26> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 25> <Depth = 784> <RAM>
ST_4 : Operation 92 [1/1] (0.00ns)   --->   "%OP1_V_6_i = sext i18 %kernel_6_V_load to i41" [../src/CNN_final.cpp:204]   --->   Operation 92 'sext' 'OP1_V_6_i' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 93 [1/1] (0.00ns)   --->   "%OP2_V_6_i = sext i25 %in_image_1_V_load_1 to i41" [../src/CNN_final.cpp:204]   --->   Operation 93 'sext' 'OP2_V_6_i' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 94 [2/2] (4.95ns)   --->   "%p_Val2_9_6_i = mul i41 %OP1_V_6_i, %OP2_V_6_i" [../src/CNN_final.cpp:204]   --->   Operation 94 'mul' 'p_Val2_9_6_i' <Predicate = true> <Delay = 4.95> <Core = "DSP48">   --->   Core 61 'DSP48' <Latency = 4> <II = 1> <Delay = 1.44> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 95 [1/2] (1.14ns)   --->   "%kernel_7_V_load = load i18* %kernel_7_V_addr, align 4" [../src/CNN_final.cpp:204]   --->   Operation 95 'load' 'kernel_7_V_load' <Predicate = true> <Delay = 1.14> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 25> <Depth = 784> <RAM>
ST_4 : Operation 96 [1/2] (1.14ns)   --->   "%kernel_8_V_load = load i18* %kernel_8_V_addr, align 4" [../src/CNN_final.cpp:204]   --->   Operation 96 'load' 'kernel_8_V_load' <Predicate = true> <Delay = 1.14> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 25> <Depth = 784> <RAM>
ST_4 : Operation 97 [1/2] (2.26ns)   --->   "%in_image_1_V_load_3 = load i25* %in_image_1_V_addr_3, align 4" [../src/CNN_final.cpp:204]   --->   Operation 97 'load' 'in_image_1_V_load_3' <Predicate = true> <Delay = 2.26> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 25> <Depth = 784> <RAM>
ST_4 : Operation 98 [1/1] (1.35ns)   --->   "%i = add i9 %i_i_mid2, 1" [../src/CNN_final.cpp:197]   --->   Operation 98 'add' 'i' <Predicate = true> <Delay = 1.35> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.51> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 99 [1/1] (0.98ns)   --->   "%tmp_i = icmp eq i9 %i, -256" [../src/CNN_final.cpp:197]   --->   Operation 99 'icmp' 'tmp_i' <Predicate = true> <Delay = 0.98> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.03> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 100 [1/1] (1.03ns)   --->   "%exitcond_flatten = icmp eq i10 %indvar_flatten, -1"   --->   Operation 100 'icmp' 'exitcond_flatten' <Predicate = true> <Delay = 1.03> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.03> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 101 [1/1] (0.00ns)   --->   "br label %rewind_header"   --->   Operation 101 'br' <Predicate = (exitcond_flatten)> <Delay = 0.00>

State 5 <SV = 4> <Delay = 4.95>
ST_5 : Operation 102 [1/2] (0.00ns)   --->   "%p_Val2_9_i = mul i41 %OP1_V_i, %OP2_V_i" [../src/CNN_final.cpp:204]   --->   Operation 102 'mul' 'p_Val2_9_i' <Predicate = true> <Delay = 0.00> <Core = "DSP48">   --->   Core 61 'DSP48' <Latency = 4> <II = 1> <Delay = 1.44> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 103 [1/2] (0.00ns)   --->   "%p_Val2_9_1_i = mul i41 %OP1_V_1_i, %OP2_V_1_i" [../src/CNN_final.cpp:204]   --->   Operation 103 'mul' 'p_Val2_9_1_i' <Predicate = true> <Delay = 0.00> <Core = "DSP48">   --->   Core 61 'DSP48' <Latency = 4> <II = 1> <Delay = 1.44> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 104 [1/1] (0.00ns)   --->   "%OP1_V_2_i = sext i18 %kernel_2_V_load to i41" [../src/CNN_final.cpp:204]   --->   Operation 104 'sext' 'OP1_V_2_i' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 105 [1/1] (0.00ns)   --->   "%OP2_V_2_i = sext i25 %in_image_0_V_load_2 to i41" [../src/CNN_final.cpp:204]   --->   Operation 105 'sext' 'OP2_V_2_i' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 106 [2/2] (4.95ns)   --->   "%p_Val2_9_2_i = mul i41 %OP1_V_2_i, %OP2_V_2_i" [../src/CNN_final.cpp:204]   --->   Operation 106 'mul' 'p_Val2_9_2_i' <Predicate = true> <Delay = 4.95> <Core = "DSP48">   --->   Core 61 'DSP48' <Latency = 4> <II = 1> <Delay = 1.44> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 107 [1/1] (0.00ns)   --->   "%OP1_V_3_i = sext i18 %kernel_3_V_load to i41" [../src/CNN_final.cpp:204]   --->   Operation 107 'sext' 'OP1_V_3_i' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 108 [1/1] (0.00ns)   --->   "%OP2_V_3_i = sext i25 %in_image_0_V_load_3 to i41" [../src/CNN_final.cpp:204]   --->   Operation 108 'sext' 'OP2_V_3_i' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 109 [2/2] (4.95ns)   --->   "%p_Val2_9_3_i = mul i41 %OP1_V_3_i, %OP2_V_3_i" [../src/CNN_final.cpp:204]   --->   Operation 109 'mul' 'p_Val2_9_3_i' <Predicate = true> <Delay = 4.95> <Core = "DSP48">   --->   Core 61 'DSP48' <Latency = 4> <II = 1> <Delay = 1.44> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 110 [1/2] (2.26ns)   --->   "%in_image_0_V_load_4 = load i25* %in_image_0_V_addr_4, align 4" [../src/CNN_final.cpp:204]   --->   Operation 110 'load' 'in_image_0_V_load_4' <Predicate = true> <Delay = 2.26> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 25> <Depth = 784> <RAM>
ST_5 : Operation 111 [1/2] (0.00ns)   --->   "%p_Val2_9_6_i = mul i41 %OP1_V_6_i, %OP2_V_6_i" [../src/CNN_final.cpp:204]   --->   Operation 111 'mul' 'p_Val2_9_6_i' <Predicate = true> <Delay = 0.00> <Core = "DSP48">   --->   Core 61 'DSP48' <Latency = 4> <II = 1> <Delay = 1.44> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 112 [1/1] (0.00ns)   --->   "%OP1_V_7_i = sext i18 %kernel_7_V_load to i41" [../src/CNN_final.cpp:204]   --->   Operation 112 'sext' 'OP1_V_7_i' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 113 [1/1] (0.00ns)   --->   "%OP2_V_7_i = sext i25 %in_image_1_V_load_2 to i41" [../src/CNN_final.cpp:204]   --->   Operation 113 'sext' 'OP2_V_7_i' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 114 [2/2] (4.95ns)   --->   "%p_Val2_9_7_i = mul i41 %OP1_V_7_i, %OP2_V_7_i" [../src/CNN_final.cpp:204]   --->   Operation 114 'mul' 'p_Val2_9_7_i' <Predicate = true> <Delay = 4.95> <Core = "DSP48">   --->   Core 61 'DSP48' <Latency = 4> <II = 1> <Delay = 1.44> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 6 <SV = 5> <Delay = 4.95>
ST_6 : Operation 115 [1/1] (0.00ns)   --->   "%tmp_68_i = call i48 @_ssdm_op_BitConcatenate.i48.i41.i7(i41 %p_Val2_9_i, i7 0)" [../src/CNN_final.cpp:204]   --->   Operation 115 'bitconcatenate' 'tmp_68_i' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 116 [1/1] (0.00ns)   --->   "%tmp_68_1_i = call i48 @_ssdm_op_BitConcatenate.i48.i41.i7(i41 %p_Val2_9_1_i, i7 0)" [../src/CNN_final.cpp:204]   --->   Operation 116 'bitconcatenate' 'tmp_68_1_i' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 117 [1/2] (0.00ns)   --->   "%p_Val2_9_2_i = mul i41 %OP1_V_2_i, %OP2_V_2_i" [../src/CNN_final.cpp:204]   --->   Operation 117 'mul' 'p_Val2_9_2_i' <Predicate = true> <Delay = 0.00> <Core = "DSP48">   --->   Core 61 'DSP48' <Latency = 4> <II = 1> <Delay = 1.44> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 118 [1/2] (0.00ns)   --->   "%p_Val2_9_3_i = mul i41 %OP1_V_3_i, %OP2_V_3_i" [../src/CNN_final.cpp:204]   --->   Operation 118 'mul' 'p_Val2_9_3_i' <Predicate = true> <Delay = 0.00> <Core = "DSP48">   --->   Core 61 'DSP48' <Latency = 4> <II = 1> <Delay = 1.44> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 119 [1/1] (0.00ns)   --->   "%OP1_V_4_i = sext i18 %kernel_4_V_load to i41" [../src/CNN_final.cpp:204]   --->   Operation 119 'sext' 'OP1_V_4_i' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 120 [1/1] (0.00ns)   --->   "%OP2_V_4_i = sext i25 %in_image_0_V_load_4 to i41" [../src/CNN_final.cpp:204]   --->   Operation 120 'sext' 'OP2_V_4_i' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 121 [2/2] (4.95ns)   --->   "%p_Val2_9_4_i = mul i41 %OP1_V_4_i, %OP2_V_4_i" [../src/CNN_final.cpp:204]   --->   Operation 121 'mul' 'p_Val2_9_4_i' <Predicate = true> <Delay = 4.95> <Core = "DSP48">   --->   Core 61 'DSP48' <Latency = 4> <II = 1> <Delay = 1.44> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 122 [1/1] (0.00ns)   --->   "%OP1_V_5_i = sext i18 %kernel_5_V_load to i41" [../src/CNN_final.cpp:204]   --->   Operation 122 'sext' 'OP1_V_5_i' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 123 [1/1] (0.00ns)   --->   "%OP2_V_5_i = sext i25 %in_image_1_V_load to i41" [../src/CNN_final.cpp:204]   --->   Operation 123 'sext' 'OP2_V_5_i' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 124 [2/2] (4.95ns)   --->   "%p_Val2_9_5_i = mul i41 %OP1_V_5_i, %OP2_V_5_i" [../src/CNN_final.cpp:204]   --->   Operation 124 'mul' 'p_Val2_9_5_i' <Predicate = true> <Delay = 4.95> <Core = "DSP48">   --->   Core 61 'DSP48' <Latency = 4> <II = 1> <Delay = 1.44> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 125 [1/2] (0.00ns)   --->   "%p_Val2_9_7_i = mul i41 %OP1_V_7_i, %OP2_V_7_i" [../src/CNN_final.cpp:204]   --->   Operation 125 'mul' 'p_Val2_9_7_i' <Predicate = true> <Delay = 0.00> <Core = "DSP48">   --->   Core 61 'DSP48' <Latency = 4> <II = 1> <Delay = 1.44> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 126 [1/1] (0.00ns)   --->   "%OP1_V_8_i = sext i18 %kernel_8_V_load to i41" [../src/CNN_final.cpp:204]   --->   Operation 126 'sext' 'OP1_V_8_i' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 127 [1/1] (0.00ns)   --->   "%OP2_V_8_i = sext i25 %in_image_1_V_load_3 to i41" [../src/CNN_final.cpp:204]   --->   Operation 127 'sext' 'OP2_V_8_i' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 128 [2/2] (4.95ns)   --->   "%p_Val2_9_8_i = mul i41 %OP1_V_8_i, %OP2_V_8_i" [../src/CNN_final.cpp:204]   --->   Operation 128 'mul' 'p_Val2_9_8_i' <Predicate = true> <Delay = 4.95> <Core = "DSP48">   --->   Core 61 'DSP48' <Latency = 4> <II = 1> <Delay = 1.44> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 129 [1/1] (1.64ns)   --->   "%tmp1 = add i48 %tmp_68_1_i, %tmp_68_i" [../src/CNN_final.cpp:204]   --->   Operation 129 'add' 'tmp1' <Predicate = true> <Delay = 1.64> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.51> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 130 [1/1] (1.35ns)   --->   "%indvar_flatten_next = add i10 1, %indvar_flatten"   --->   Operation 130 'add' 'indvar_flatten_next' <Predicate = true> <Delay = 1.35> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.51> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 7 <SV = 6> <Delay = 2.49>
ST_7 : Operation 131 [1/1] (0.00ns)   --->   "%do_init = phi i1 [ true, %entry ], [ false, %._crit_edge.0147.i ], [ true, %.exit ]"   --->   Operation 131 'phi' 'do_init' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 132 [1/1] (0.00ns)   --->   "%tmp_68_2_i = call i48 @_ssdm_op_BitConcatenate.i48.i41.i7(i41 %p_Val2_9_2_i, i7 0)" [../src/CNN_final.cpp:204]   --->   Operation 132 'bitconcatenate' 'tmp_68_2_i' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 133 [1/1] (0.00ns)   --->   "%tmp_68_3_i = call i48 @_ssdm_op_BitConcatenate.i48.i41.i7(i41 %p_Val2_9_3_i, i7 0)" [../src/CNN_final.cpp:204]   --->   Operation 133 'bitconcatenate' 'tmp_68_3_i' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 134 [1/2] (0.00ns)   --->   "%p_Val2_9_4_i = mul i41 %OP1_V_4_i, %OP2_V_4_i" [../src/CNN_final.cpp:204]   --->   Operation 134 'mul' 'p_Val2_9_4_i' <Predicate = true> <Delay = 0.00> <Core = "DSP48">   --->   Core 61 'DSP48' <Latency = 4> <II = 1> <Delay = 1.44> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 135 [1/2] (0.00ns)   --->   "%p_Val2_9_5_i = mul i41 %OP1_V_5_i, %OP2_V_5_i" [../src/CNN_final.cpp:204]   --->   Operation 135 'mul' 'p_Val2_9_5_i' <Predicate = true> <Delay = 0.00> <Core = "DSP48">   --->   Core 61 'DSP48' <Latency = 4> <II = 1> <Delay = 1.44> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 136 [1/2] (0.00ns)   --->   "%p_Val2_9_8_i = mul i41 %OP1_V_8_i, %OP2_V_8_i" [../src/CNN_final.cpp:204]   --->   Operation 136 'mul' 'p_Val2_9_8_i' <Predicate = true> <Delay = 0.00> <Core = "DSP48">   --->   Core 61 'DSP48' <Latency = 4> <II = 1> <Delay = 1.44> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 137 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp2 = add i48 %tmp_68_3_i, %tmp_68_2_i" [../src/CNN_final.cpp:204]   --->   Operation 137 'add' 'tmp2' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.97> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 138 [1/1] (2.49ns) (root node of TernaryAdder)   --->   "%tmp = add i48 %tmp1, %tmp2" [../src/CNN_final.cpp:204]   --->   Operation 138 'add' 'tmp' <Predicate = true> <Delay = 2.49> <Core = "TAddSub">   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.97> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>

State 8 <SV = 7> <Delay = 2.49>
ST_8 : Operation 139 [1/1] (0.00ns)   --->   "%bias_3_V_load_rewin = phi i48 [ undef, %entry ], [ %bias_3_V_load_phi, %._crit_edge.0147.i ], [ undef, %.exit ]"   --->   Operation 139 'phi' 'bias_3_V_load_rewin' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 140 [1/1] (0.00ns)   --->   "%bias_2_V_load_rewin = phi i48 [ undef, %entry ], [ %bias_2_V_load_phi, %._crit_edge.0147.i ], [ undef, %.exit ]"   --->   Operation 140 'phi' 'bias_2_V_load_rewin' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 141 [1/1] (0.00ns)   --->   "%bias_1_V_load_rewin = phi i48 [ undef, %entry ], [ %bias_1_V_load_phi, %._crit_edge.0147.i ], [ undef, %.exit ]"   --->   Operation 141 'phi' 'bias_1_V_load_rewin' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 142 [1/1] (0.00ns)   --->   "%bias_0_V_load_rewin = phi i48 [ undef, %entry ], [ %bias_0_V_load_phi, %._crit_edge.0147.i ], [ undef, %.exit ]"   --->   Operation 142 'phi' 'bias_0_V_load_rewin' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 143 [1/1] (0.87ns)   --->   "br i1 %do_init, label %rewind_init, label %.reset"   --->   Operation 143 'br' <Predicate = true> <Delay = 0.87>
ST_8 : Operation 144 [1/1] (2.18ns)   --->   "%bias_0_V_read = call i48 @_ssdm_op_Read.ap_fifo.i48P(i48* %bias_0_V)"   --->   Operation 144 'read' 'bias_0_V_read' <Predicate = (do_init)> <Delay = 2.18> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 2.46> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 48> <Depth = 0> <FIFO>
ST_8 : Operation 145 [1/1] (2.18ns)   --->   "%bias_1_V_read = call i48 @_ssdm_op_Read.ap_fifo.i48P(i48* %bias_1_V)"   --->   Operation 145 'read' 'bias_1_V_read' <Predicate = (do_init)> <Delay = 2.18> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 2.46> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 48> <Depth = 0> <FIFO>
ST_8 : Operation 146 [1/1] (2.18ns)   --->   "%bias_2_V_read = call i48 @_ssdm_op_Read.ap_fifo.i48P(i48* %bias_2_V)"   --->   Operation 146 'read' 'bias_2_V_read' <Predicate = (do_init)> <Delay = 2.18> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 2.46> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 48> <Depth = 0> <FIFO>
ST_8 : Operation 147 [1/1] (2.18ns)   --->   "%bias_3_V_read = call i48 @_ssdm_op_Read.ap_fifo.i48P(i48* %bias_3_V)"   --->   Operation 147 'read' 'bias_3_V_read' <Predicate = (do_init)> <Delay = 2.18> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 2.46> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 48> <Depth = 0> <FIFO>
ST_8 : Operation 148 [1/1] (0.87ns)   --->   "br label %.reset"   --->   Operation 148 'br' <Predicate = (do_init)> <Delay = 0.87>
ST_8 : Operation 149 [1/1] (0.00ns)   --->   "%tmp_68_4_i = call i48 @_ssdm_op_BitConcatenate.i48.i41.i7(i41 %p_Val2_9_4_i, i7 0)" [../src/CNN_final.cpp:204]   --->   Operation 149 'bitconcatenate' 'tmp_68_4_i' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 150 [1/1] (0.00ns)   --->   "%tmp_68_5_i = call i48 @_ssdm_op_BitConcatenate.i48.i41.i7(i41 %p_Val2_9_5_i, i7 0)" [../src/CNN_final.cpp:204]   --->   Operation 150 'bitconcatenate' 'tmp_68_5_i' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 151 [1/1] (0.00ns)   --->   "%tmp_68_6_i = call i48 @_ssdm_op_BitConcatenate.i48.i41.i7(i41 %p_Val2_9_6_i, i7 0)" [../src/CNN_final.cpp:204]   --->   Operation 151 'bitconcatenate' 'tmp_68_6_i' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 152 [1/1] (0.00ns)   --->   "%tmp_68_7_i = call i48 @_ssdm_op_BitConcatenate.i48.i41.i7(i41 %p_Val2_9_7_i, i7 0)" [../src/CNN_final.cpp:204]   --->   Operation 152 'bitconcatenate' 'tmp_68_7_i' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 153 [1/1] (0.00ns)   --->   "%tmp_68_8_i = call i48 @_ssdm_op_BitConcatenate.i48.i41.i7(i41 %p_Val2_9_8_i, i7 0)" [../src/CNN_final.cpp:204]   --->   Operation 153 'bitconcatenate' 'tmp_68_8_i' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 154 [1/1] (1.64ns)   --->   "%tmp4 = add i48 %tmp_68_5_i, %tmp_68_4_i" [../src/CNN_final.cpp:204]   --->   Operation 154 'add' 'tmp4' <Predicate = true> <Delay = 1.64> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.51> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 155 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp6 = add i48 %tmp_68_8_i, %tmp_68_7_i" [../src/CNN_final.cpp:204]   --->   Operation 155 'add' 'tmp6' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.97> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 156 [1/1] (2.49ns) (root node of TernaryAdder)   --->   "%tmp5 = add i48 %tmp_68_6_i, %tmp6" [../src/CNN_final.cpp:204]   --->   Operation 156 'add' 'tmp5' <Predicate = true> <Delay = 2.49> <Core = "TAddSub">   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.97> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>

State 9 <SV = 8> <Delay = 4.14>
ST_9 : Operation 157 [1/1] (0.00ns)   --->   "%y_i = phi i32 [ 0, %entry ], [ %p_8_i, %._crit_edge.0147.i ], [ 0, %.exit ]" [../src/CNN_final.cpp:210]   --->   Operation 157 'phi' 'y_i' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 158 [1/1] (0.00ns)   --->   "%x_i = phi i32 [ 0, %entry ], [ %p_x_1_8_i, %._crit_edge.0147.i ], [ 0, %.exit ]" [../src/CNN_final.cpp:210]   --->   Operation 158 'phi' 'x_i' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 159 [1/1] (0.00ns)   --->   "%bias_3_V_load_phi = phi i48 [ %bias_3_V_read, %rewind_init ], [ %bias_3_V_load_rewin, %rewind_header ]"   --->   Operation 159 'phi' 'bias_3_V_load_phi' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 160 [1/1] (0.00ns)   --->   "%bias_2_V_load_phi = phi i48 [ %bias_2_V_read, %rewind_init ], [ %bias_2_V_load_rewin, %rewind_header ]"   --->   Operation 160 'phi' 'bias_2_V_load_phi' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 161 [1/1] (0.00ns)   --->   "%bias_1_V_load_phi = phi i48 [ %bias_1_V_read, %rewind_init ], [ %bias_1_V_load_rewin, %rewind_header ]"   --->   Operation 161 'phi' 'bias_1_V_load_phi' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 162 [1/1] (0.00ns)   --->   "%bias_0_V_load_phi = phi i48 [ %bias_0_V_read, %rewind_init ], [ %bias_0_V_load_rewin, %rewind_header ]"   --->   Operation 162 'phi' 'bias_0_V_load_phi' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 163 [1/1] (0.49ns)   --->   "%x_i_mid2 = select i1 %tmp_i1, i32 0, i32 %x_i" [../src/CNN_final.cpp:197]   --->   Operation 163 'select' 'x_i_mid2' <Predicate = true> <Delay = 0.49> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.49> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 164 [1/1] (0.49ns)   --->   "%y_i_mid2 = select i1 %tmp_i1, i32 0, i32 %y_i" [../src/CNN_final.cpp:197]   --->   Operation 164 'select' 'y_i_mid2' <Predicate = true> <Delay = 0.49> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.49> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 165 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp3 = add i48 %tmp4, %tmp5" [../src/CNN_final.cpp:204]   --->   Operation 165 'add' 'tmp3' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.97> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 166 [1/1] (2.49ns) (root node of TernaryAdder)   --->   "%p_Val2_10_8_i = add i48 %tmp, %tmp3" [../src/CNN_final.cpp:204]   --->   Operation 166 'add' 'p_Val2_10_8_i' <Predicate = true> <Delay = 2.49> <Core = "TAddSub">   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.97> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 167 [1/1] (0.00ns)   --->   "%tmp_15 = trunc i32 %y_i_mid2 to i8" [../src/CNN_final.cpp:208]   --->   Operation 167 'trunc' 'tmp_15' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 168 [1/1] (0.00ns)   --->   "%tmp_73_8_i = call i50 @_ssdm_op_BitConcatenate.i50.i48.i2(i48 %p_Val2_10_8_i, i2 0)" [../src/CNN_final.cpp:208]   --->   Operation 168 'bitconcatenate' 'tmp_73_8_i' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 169 [1/1] (0.88ns)   --->   "%tmp_21 = call i48 @_ssdm_op_Mux.ap_auto.4i48.i2(i48 %bias_0_V_load_phi, i48 %bias_1_V_load_phi, i48 %bias_2_V_load_phi, i48 %bias_3_V_load_phi, i2 %tmp_16)" [../src/CNN_final.cpp:197]   --->   Operation 169 'mux' 'tmp_21' <Predicate = true> <Delay = 0.88> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 170 [1/1] (0.00ns)   --->   "%tmp_74_8_cast_i = sext i48 %tmp_21 to i50" [../src/CNN_final.cpp:208]   --->   Operation 170 'sext' 'tmp_74_8_cast_i' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 171 [1/1] (1.65ns)   --->   "%p_Val2_13_8_i = add i50 %tmp_74_8_cast_i, %tmp_73_8_i" [../src/CNN_final.cpp:208]   --->   Operation 171 'add' 'p_Val2_13_8_i' <Predicate = true> <Delay = 1.65> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.51> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 172 [1/1] (0.00ns)   --->   "%tmp_76_8_i = call i48 @_ssdm_op_PartSelect.i48.i50.i32.i32(i50 %p_Val2_13_8_i, i32 2, i32 49)" [../src/CNN_final.cpp:208]   --->   Operation 172 'partselect' 'tmp_76_8_i' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 173 [1/1] (0.00ns)   --->   "%arrayNo_cast_i = call i31 @_ssdm_op_PartSelect.i31.i32.i32.i32(i32 %x_i_mid2, i32 1, i32 31)" [../src/CNN_final.cpp:197]   --->   Operation 173 'partselect' 'arrayNo_cast_i' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 174 [1/1] (0.00ns)   --->   "%tmp_17 = trunc i32 %x_i_mid2 to i1" [../src/CNN_final.cpp:197]   --->   Operation 174 'trunc' 'tmp_17' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 175 [1/1] (0.00ns)   --->   "%tmp_62 = call i8 @_ssdm_op_BitConcatenate.i8.i3.i1.i4(i3 %k_i_mid2, i1 %tmp_17, i4 0)" [../src/CNN_final.cpp:197]   --->   Operation 175 'bitconcatenate' 'tmp_62' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 176 [1/1] (0.00ns)   --->   "%tmp_63 = call i5 @_ssdm_op_BitConcatenate.i5.i3.i1.i1(i3 %k_i_mid2, i1 %tmp_17, i1 false)" [../src/CNN_final.cpp:197]   --->   Operation 176 'bitconcatenate' 'tmp_63' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 177 [1/1] (0.00ns)   --->   "%p_shl1_cast = zext i5 %tmp_63 to i8" [../src/CNN_final.cpp:208]   --->   Operation 177 'zext' 'p_shl1_cast' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 178 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp_64 = sub i8 %tmp_62, %p_shl1_cast" [../src/CNN_final.cpp:208]   --->   Operation 178 'sub' 'tmp_64' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.97> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 179 [1/1] (1.94ns) (root node of TernaryAdder)   --->   "%tmp_65 = add i8 %tmp_64, %tmp_15" [../src/CNN_final.cpp:208]   --->   Operation 179 'add' 'tmp_65' <Predicate = true> <Delay = 1.94> <Core = "TAddSub">   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.97> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 180 [1/1] (0.86ns)   --->   "switch i31 %arrayNo_cast_i, label %branch6.i [
    i31 0, label %branch0.i
    i31 1, label %branch1.i
    i31 2, label %branch2.i
    i31 3, label %branch3.i
    i31 4, label %branch4.i
    i31 5, label %branch5.i
  ]" [../src/CNN_final.cpp:208]   --->   Operation 180 'switch' <Predicate = true> <Delay = 0.86>
ST_9 : Operation 181 [1/1] (0.00ns)   --->   "br i1 %exitcond_flatten, label %.exit, label %rewind_header"   --->   Operation 181 'br' <Predicate = true> <Delay = 0.00>

State 10 <SV = 9> <Delay = 3.29>
ST_10 : Operation 182 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([6 x i8]* @L1_L2_str)"   --->   Operation 182 'specloopname' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 183 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([3 x i8]* @p_str939) nounwind" [../src/CNN_final.cpp:198]   --->   Operation 183 'specloopname' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 184 [1/1] (0.00ns)   --->   "%tmp_47_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([3 x i8]* @p_str939)" [../src/CNN_final.cpp:198]   --->   Operation 184 'specregionbegin' 'tmp_47_i' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 185 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str131) nounwind" [../src/CNN_final.cpp:199]   --->   Operation 185 'specpipeline' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 186 [1/1] (0.00ns)   --->   "%tmp_76_cast = sext i8 %tmp_65 to i64" [../src/CNN_final.cpp:208]   --->   Operation 186 'sext' 'tmp_76_cast' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 187 [1/1] (0.00ns)   --->   "%out_image_0_V_addr = getelementptr [112 x i48]* %out_image_0_V, i64 0, i64 %tmp_76_cast" [../src/CNN_final.cpp:208]   --->   Operation 187 'getelementptr' 'out_image_0_V_addr' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 188 [1/1] (0.00ns)   --->   "%out_image_1_V_addr = getelementptr [112 x i48]* %out_image_1_V, i64 0, i64 %tmp_76_cast" [../src/CNN_final.cpp:208]   --->   Operation 188 'getelementptr' 'out_image_1_V_addr' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 189 [1/1] (0.00ns)   --->   "%out_image_2_V_addr = getelementptr [112 x i48]* %out_image_2_V, i64 0, i64 %tmp_76_cast" [../src/CNN_final.cpp:208]   --->   Operation 189 'getelementptr' 'out_image_2_V_addr' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 190 [1/1] (0.00ns)   --->   "%out_image_3_V_addr = getelementptr [112 x i48]* %out_image_3_V, i64 0, i64 %tmp_76_cast" [../src/CNN_final.cpp:208]   --->   Operation 190 'getelementptr' 'out_image_3_V_addr' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 191 [1/1] (0.00ns)   --->   "%out_image_4_V_addr = getelementptr [112 x i48]* %out_image_4_V, i64 0, i64 %tmp_76_cast" [../src/CNN_final.cpp:208]   --->   Operation 191 'getelementptr' 'out_image_4_V_addr' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 192 [1/1] (0.00ns)   --->   "%out_image_5_V_addr = getelementptr [112 x i48]* %out_image_5_V, i64 0, i64 %tmp_76_cast" [../src/CNN_final.cpp:208]   --->   Operation 192 'getelementptr' 'out_image_5_V_addr' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 193 [1/1] (0.00ns)   --->   "%out_image_6_V_addr = getelementptr [112 x i48]* %out_image_6_V, i64 0, i64 %tmp_76_cast" [../src/CNN_final.cpp:208]   --->   Operation 193 'getelementptr' 'out_image_6_V_addr' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 194 [1/1] (0.00ns)   --->   "%empty_56 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 1024, i64 1024, i64 1024)"   --->   Operation 194 'speclooptripcount' 'empty_56' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 195 [1/1] (2.26ns)   --->   "store i48 %tmp_76_8_i, i48* %out_image_5_V_addr, align 8" [../src/CNN_final.cpp:208]   --->   Operation 195 'store' <Predicate = (arrayNo_cast_i == 5)> <Delay = 2.26> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 25> <Depth = 784> <RAM>
ST_10 : Operation 196 [1/1] (0.00ns)   --->   "br label %._crit_edge.0147.i" [../src/CNN_final.cpp:208]   --->   Operation 196 'br' <Predicate = (arrayNo_cast_i == 5)> <Delay = 0.00>
ST_10 : Operation 197 [1/1] (2.26ns)   --->   "store i48 %tmp_76_8_i, i48* %out_image_4_V_addr, align 8" [../src/CNN_final.cpp:208]   --->   Operation 197 'store' <Predicate = (arrayNo_cast_i == 4)> <Delay = 2.26> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 25> <Depth = 784> <RAM>
ST_10 : Operation 198 [1/1] (0.00ns)   --->   "br label %._crit_edge.0147.i" [../src/CNN_final.cpp:208]   --->   Operation 198 'br' <Predicate = (arrayNo_cast_i == 4)> <Delay = 0.00>
ST_10 : Operation 199 [1/1] (2.26ns)   --->   "store i48 %tmp_76_8_i, i48* %out_image_3_V_addr, align 8" [../src/CNN_final.cpp:208]   --->   Operation 199 'store' <Predicate = (arrayNo_cast_i == 3)> <Delay = 2.26> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 25> <Depth = 784> <RAM>
ST_10 : Operation 200 [1/1] (0.00ns)   --->   "br label %._crit_edge.0147.i" [../src/CNN_final.cpp:208]   --->   Operation 200 'br' <Predicate = (arrayNo_cast_i == 3)> <Delay = 0.00>
ST_10 : Operation 201 [1/1] (2.26ns)   --->   "store i48 %tmp_76_8_i, i48* %out_image_2_V_addr, align 8" [../src/CNN_final.cpp:208]   --->   Operation 201 'store' <Predicate = (arrayNo_cast_i == 2)> <Delay = 2.26> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 25> <Depth = 784> <RAM>
ST_10 : Operation 202 [1/1] (0.00ns)   --->   "br label %._crit_edge.0147.i" [../src/CNN_final.cpp:208]   --->   Operation 202 'br' <Predicate = (arrayNo_cast_i == 2)> <Delay = 0.00>
ST_10 : Operation 203 [1/1] (2.26ns)   --->   "store i48 %tmp_76_8_i, i48* %out_image_1_V_addr, align 8" [../src/CNN_final.cpp:208]   --->   Operation 203 'store' <Predicate = (arrayNo_cast_i == 1)> <Delay = 2.26> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 25> <Depth = 784> <RAM>
ST_10 : Operation 204 [1/1] (0.00ns)   --->   "br label %._crit_edge.0147.i" [../src/CNN_final.cpp:208]   --->   Operation 204 'br' <Predicate = (arrayNo_cast_i == 1)> <Delay = 0.00>
ST_10 : Operation 205 [1/1] (2.26ns)   --->   "store i48 %tmp_76_8_i, i48* %out_image_0_V_addr, align 8" [../src/CNN_final.cpp:208]   --->   Operation 205 'store' <Predicate = (arrayNo_cast_i == 0)> <Delay = 2.26> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 25> <Depth = 784> <RAM>
ST_10 : Operation 206 [1/1] (0.00ns)   --->   "br label %._crit_edge.0147.i" [../src/CNN_final.cpp:208]   --->   Operation 206 'br' <Predicate = (arrayNo_cast_i == 0)> <Delay = 0.00>
ST_10 : Operation 207 [1/1] (2.26ns)   --->   "store i48 %tmp_76_8_i, i48* %out_image_6_V_addr, align 8" [../src/CNN_final.cpp:208]   --->   Operation 207 'store' <Predicate = (arrayNo_cast_i != 0 & arrayNo_cast_i != 1 & arrayNo_cast_i != 2 & arrayNo_cast_i != 3 & arrayNo_cast_i != 4 & arrayNo_cast_i != 5)> <Delay = 2.26> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 25> <Depth = 784> <RAM>
ST_10 : Operation 208 [1/1] (0.00ns)   --->   "br label %._crit_edge.0147.i" [../src/CNN_final.cpp:208]   --->   Operation 208 'br' <Predicate = (arrayNo_cast_i != 0 & arrayNo_cast_i != 1 & arrayNo_cast_i != 2 & arrayNo_cast_i != 3 & arrayNo_cast_i != 4 & arrayNo_cast_i != 5)> <Delay = 0.00>
ST_10 : Operation 209 [1/1] (1.51ns)   --->   "%y_4_8_i = add i32 %y_i_mid2, 1" [../src/CNN_final.cpp:209]   --->   Operation 209 'add' 'y_4_8_i' <Predicate = true> <Delay = 1.51> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.51> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 210 [1/1] (1.28ns)   --->   "%tmp_77_8_i = icmp eq i32 %y_4_8_i, 14" [../src/CNN_final.cpp:210]   --->   Operation 210 'icmp' 'tmp_77_8_i' <Predicate = true> <Delay = 1.28> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.03> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 211 [1/1] (1.51ns)   --->   "%x_4_8_i = add i32 %x_i_mid2, 1" [../src/CNN_final.cpp:213]   --->   Operation 211 'add' 'x_4_8_i' <Predicate = true> <Delay = 1.51> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.51> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 212 [1/1] (0.49ns)   --->   "%p_x_1_8_i = select i1 %tmp_77_8_i, i32 %x_4_8_i, i32 %x_i_mid2" [../src/CNN_final.cpp:210]   --->   Operation 212 'select' 'p_x_1_8_i' <Predicate = true> <Delay = 0.49> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.49> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 213 [1/1] (0.49ns)   --->   "%p_8_i = select i1 %tmp_77_8_i, i32 0, i32 %y_4_8_i" [../src/CNN_final.cpp:210]   --->   Operation 213 'select' 'p_8_i' <Predicate = true> <Delay = 0.49> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.49> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 214 [1/1] (0.00ns)   --->   "%empty_55 = call i32 (...)* @_ssdm_op_SpecRegionEnd([3 x i8]* @p_str939, i32 %tmp_47_i)" [../src/CNN_final.cpp:218]   --->   Operation 214 'specregionend' 'empty_55' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 215 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_Return()"   --->   Operation 215 'return' <Predicate = (exitcond_flatten)> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ in_image_0_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=1; private_global=0; MemPort=[11]; IO mode=ap_memory:ce=0
Port [ in_image_1_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=1; private_global=0; MemPort=[11]; IO mode=ap_memory:ce=0
Port [ kernel_0_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ kernel_1_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ kernel_2_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ kernel_3_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ kernel_4_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ kernel_5_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ kernel_6_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ kernel_7_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ kernel_8_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ bias_0_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ bias_1_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ bias_2_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ bias_3_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ out_image_0_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ out_image_1_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ out_image_2_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ out_image_3_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ out_image_4_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ out_image_5_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ out_image_6_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
empty               (specinterface    ) [ 00000000000]
empty_52            (specinterface    ) [ 00000000000]
empty_53            (specinterface    ) [ 00000000000]
empty_54            (specinterface    ) [ 00000000000]
StgValue_15         (br               ) [ 01111111111]
tmp_i1              (phi              ) [ 00111111111]
i_i                 (phi              ) [ 00101000001]
k_i                 (phi              ) [ 00101000001]
k                   (add              ) [ 00000000000]
i_i_mid2            (select           ) [ 00011000000]
k_i_mid2            (select           ) [ 01111111111]
tmp_50_i            (zext             ) [ 00010000000]
tmp_51_i            (zext             ) [ 00010000000]
tmp_51_i_cast       (zext             ) [ 00000000000]
in_image_0_V_addr   (getelementptr    ) [ 00010000000]
tmp_s               (add              ) [ 00000000000]
tmp_69_cast         (zext             ) [ 00000000000]
in_image_0_V_addr_1 (getelementptr    ) [ 00010000000]
tmp_59              (add              ) [ 00000000000]
tmp_70_cast         (zext             ) [ 00010000000]
in_image_1_V_addr_1 (getelementptr    ) [ 00010000000]
in_image_1_V_addr_2 (getelementptr    ) [ 00010000000]
kernel_0_V_addr     (getelementptr    ) [ 00010000000]
kernel_1_V_addr     (getelementptr    ) [ 00010000000]
kernel_6_V_addr     (getelementptr    ) [ 00010000000]
tmp_16              (trunc            ) [ 00111111110]
tmp_51_i_cast1      (zext             ) [ 00001000000]
in_image_0_V_addr_2 (getelementptr    ) [ 00001000000]
tmp_60              (add              ) [ 00000000000]
tmp_71_cast         (sext             ) [ 00000000000]
in_image_0_V_addr_3 (getelementptr    ) [ 00001000000]
in_image_1_V_addr   (getelementptr    ) [ 00001000000]
in_image_1_V_addr_3 (getelementptr    ) [ 00001000000]
kernel_0_V_load     (load             ) [ 00001000000]
in_image_0_V_load   (load             ) [ 00001000000]
kernel_1_V_load     (load             ) [ 00001000000]
in_image_0_V_load_1 (load             ) [ 00001000000]
kernel_2_V_addr     (getelementptr    ) [ 00001000000]
kernel_3_V_addr     (getelementptr    ) [ 00001000000]
kernel_4_V_addr     (getelementptr    ) [ 00001000000]
kernel_5_V_addr     (getelementptr    ) [ 00001000000]
kernel_6_V_load     (load             ) [ 00001000000]
in_image_1_V_load_1 (load             ) [ 00001000000]
kernel_7_V_addr     (getelementptr    ) [ 00001000000]
in_image_1_V_load_2 (load             ) [ 00101100000]
kernel_8_V_addr     (getelementptr    ) [ 00001000000]
indvar_flatten      (phi              ) [ 00111110001]
tmp_61              (add              ) [ 00000000000]
tmp_72_cast         (sext             ) [ 00000000000]
in_image_0_V_addr_4 (getelementptr    ) [ 00100100000]
OP1_V_i             (sext             ) [ 00100100000]
OP2_V_i             (sext             ) [ 00100100000]
OP1_V_1_i           (sext             ) [ 00100100000]
OP2_V_1_i           (sext             ) [ 00100100000]
kernel_2_V_load     (load             ) [ 00100100000]
in_image_0_V_load_2 (load             ) [ 00100100000]
kernel_3_V_load     (load             ) [ 00100100000]
in_image_0_V_load_3 (load             ) [ 00100100000]
kernel_4_V_load     (load             ) [ 00110110000]
kernel_5_V_load     (load             ) [ 00110110000]
in_image_1_V_load   (load             ) [ 00110110000]
OP1_V_6_i           (sext             ) [ 00100100000]
OP2_V_6_i           (sext             ) [ 00100100000]
kernel_7_V_load     (load             ) [ 00100100000]
kernel_8_V_load     (load             ) [ 00110110000]
in_image_1_V_load_3 (load             ) [ 00110110000]
i                   (add              ) [ 01111111111]
tmp_i               (icmp             ) [ 01111111111]
exitcond_flatten    (icmp             ) [ 00111111111]
StgValue_101        (br               ) [ 01111111111]
p_Val2_9_i          (mul              ) [ 00010010000]
p_Val2_9_1_i        (mul              ) [ 00010010000]
OP1_V_2_i           (sext             ) [ 00010010000]
OP2_V_2_i           (sext             ) [ 00010010000]
OP1_V_3_i           (sext             ) [ 00010010000]
OP2_V_3_i           (sext             ) [ 00010010000]
in_image_0_V_load_4 (load             ) [ 00010010000]
p_Val2_9_6_i        (mul              ) [ 00111011100]
OP1_V_7_i           (sext             ) [ 00010010000]
OP2_V_7_i           (sext             ) [ 00010010000]
tmp_68_i            (bitconcatenate   ) [ 00000000000]
tmp_68_1_i          (bitconcatenate   ) [ 00000000000]
p_Val2_9_2_i        (mul              ) [ 00001001000]
p_Val2_9_3_i        (mul              ) [ 00001001000]
OP1_V_4_i           (sext             ) [ 00001001000]
OP2_V_4_i           (sext             ) [ 00001001000]
OP1_V_5_i           (sext             ) [ 00001001000]
OP2_V_5_i           (sext             ) [ 00001001000]
p_Val2_9_7_i        (mul              ) [ 00101001100]
OP1_V_8_i           (sext             ) [ 00001001000]
OP2_V_8_i           (sext             ) [ 00001001000]
tmp1                (add              ) [ 00001001000]
indvar_flatten_next (add              ) [ 01111001111]
do_init             (phi              ) [ 00111111111]
tmp_68_2_i          (bitconcatenate   ) [ 00000000000]
tmp_68_3_i          (bitconcatenate   ) [ 00000000000]
p_Val2_9_4_i        (mul              ) [ 00100000100]
p_Val2_9_5_i        (mul              ) [ 00100000100]
p_Val2_9_8_i        (mul              ) [ 00100000100]
tmp2                (add              ) [ 00000000000]
tmp                 (add              ) [ 00110000110]
bias_3_V_load_rewin (phi              ) [ 00111111110]
bias_2_V_load_rewin (phi              ) [ 00111111110]
bias_1_V_load_rewin (phi              ) [ 00111111110]
bias_0_V_load_rewin (phi              ) [ 00111111110]
StgValue_143        (br               ) [ 00111111111]
bias_0_V_read       (read             ) [ 00111111111]
bias_1_V_read       (read             ) [ 00111111111]
bias_2_V_read       (read             ) [ 00111111111]
bias_3_V_read       (read             ) [ 00111111111]
StgValue_148        (br               ) [ 00111111111]
tmp_68_4_i          (bitconcatenate   ) [ 00000000000]
tmp_68_5_i          (bitconcatenate   ) [ 00000000000]
tmp_68_6_i          (bitconcatenate   ) [ 00000000000]
tmp_68_7_i          (bitconcatenate   ) [ 00000000000]
tmp_68_8_i          (bitconcatenate   ) [ 00000000000]
tmp4                (add              ) [ 00010000010]
tmp6                (add              ) [ 00000000000]
tmp5                (add              ) [ 00010000010]
y_i                 (phi              ) [ 00111111110]
x_i                 (phi              ) [ 00111111110]
bias_3_V_load_phi   (phi              ) [ 01111111111]
bias_2_V_load_phi   (phi              ) [ 01111111111]
bias_1_V_load_phi   (phi              ) [ 01111111111]
bias_0_V_load_phi   (phi              ) [ 01111111111]
x_i_mid2            (select           ) [ 00001000001]
y_i_mid2            (select           ) [ 00001000001]
tmp3                (add              ) [ 00000000000]
p_Val2_10_8_i       (add              ) [ 00000000000]
tmp_15              (trunc            ) [ 00000000000]
tmp_73_8_i          (bitconcatenate   ) [ 00000000000]
tmp_21              (mux              ) [ 00000000000]
tmp_74_8_cast_i     (sext             ) [ 00000000000]
p_Val2_13_8_i       (add              ) [ 00000000000]
tmp_76_8_i          (partselect       ) [ 00001000001]
arrayNo_cast_i      (partselect       ) [ 00001000001]
tmp_17              (trunc            ) [ 00000000000]
tmp_62              (bitconcatenate   ) [ 00000000000]
tmp_63              (bitconcatenate   ) [ 00000000000]
p_shl1_cast         (zext             ) [ 00000000000]
tmp_64              (sub              ) [ 00000000000]
tmp_65              (add              ) [ 00001000001]
StgValue_180        (switch           ) [ 00000000000]
StgValue_181        (br               ) [ 01111111111]
StgValue_182        (specloopname     ) [ 00000000000]
StgValue_183        (specloopname     ) [ 00000000000]
tmp_47_i            (specregionbegin  ) [ 00000000000]
StgValue_185        (specpipeline     ) [ 00000000000]
tmp_76_cast         (sext             ) [ 00000000000]
out_image_0_V_addr  (getelementptr    ) [ 00000000000]
out_image_1_V_addr  (getelementptr    ) [ 00000000000]
out_image_2_V_addr  (getelementptr    ) [ 00000000000]
out_image_3_V_addr  (getelementptr    ) [ 00000000000]
out_image_4_V_addr  (getelementptr    ) [ 00000000000]
out_image_5_V_addr  (getelementptr    ) [ 00000000000]
out_image_6_V_addr  (getelementptr    ) [ 00000000000]
empty_56            (speclooptripcount) [ 00000000000]
StgValue_195        (store            ) [ 00000000000]
StgValue_196        (br               ) [ 00000000000]
StgValue_197        (store            ) [ 00000000000]
StgValue_198        (br               ) [ 00000000000]
StgValue_199        (store            ) [ 00000000000]
StgValue_200        (br               ) [ 00000000000]
StgValue_201        (store            ) [ 00000000000]
StgValue_202        (br               ) [ 00000000000]
StgValue_203        (store            ) [ 00000000000]
StgValue_204        (br               ) [ 00000000000]
StgValue_205        (store            ) [ 00000000000]
StgValue_206        (br               ) [ 00000000000]
StgValue_207        (store            ) [ 00000000000]
StgValue_208        (br               ) [ 00000000000]
y_4_8_i             (add              ) [ 00000000000]
tmp_77_8_i          (icmp             ) [ 00000000000]
x_4_8_i             (add              ) [ 00000000000]
p_x_1_8_i           (select           ) [ 01111111110]
p_8_i               (select           ) [ 01111111110]
empty_55            (specregionend    ) [ 00000000000]
StgValue_215        (return           ) [ 00000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="in_image_0_V">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="in_image_0_V"/><MemPortTyVec>1 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="in_image_1_V">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="in_image_1_V"/><MemPortTyVec>1 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="kernel_0_V">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="kernel_0_V"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="kernel_1_V">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="kernel_1_V"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="kernel_2_V">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="kernel_2_V"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="kernel_3_V">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="kernel_3_V"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="kernel_4_V">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="kernel_4_V"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="kernel_5_V">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="kernel_5_V"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="kernel_6_V">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="kernel_6_V"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="kernel_7_V">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="kernel_7_V"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="kernel_8_V">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="kernel_8_V"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="22" class="1000" name="bias_0_V">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="bias_0_V"/></StgValue>
</bind>
</comp>

<comp id="24" class="1000" name="bias_1_V">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="bias_1_V"/></StgValue>
</bind>
</comp>

<comp id="26" class="1000" name="bias_2_V">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="bias_2_V"/></StgValue>
</bind>
</comp>

<comp id="28" class="1000" name="bias_3_V">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="bias_3_V"/></StgValue>
</bind>
</comp>

<comp id="30" class="1000" name="out_image_0_V">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="out_image_0_V"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="32" class="1000" name="out_image_1_V">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="out_image_1_V"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="34" class="1000" name="out_image_2_V">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="out_image_2_V"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="36" class="1000" name="out_image_3_V">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="out_image_3_V"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="38" class="1000" name="out_image_4_V">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="out_image_4_V"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="40" class="1000" name="out_image_5_V">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="out_image_5_V"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="42" class="1000" name="out_image_6_V">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="out_image_6_V"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="ap_fifo_str"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i48.i41.i7"/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="3"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="4"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_fifo.i48P"/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i50.i48.i2"/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Mux.ap_auto.4i48.i2"/></StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i48.i50.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="102" class="1001" name="const_102">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="104" class="1001" name="const_104">
<pin_list>
<pin id="105" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i31.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="106" class="1001" name="const_106">
<pin_list>
<pin id="107" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="108" class="1001" name="const_108">
<pin_list>
<pin id="109" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="110" class="1001" name="const_110">
<pin_list>
<pin id="111" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i8.i3.i1.i4"/></StgValue>
</bind>
</comp>

<comp id="112" class="1001" name="const_112">
<pin_list>
<pin id="113" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="114" class="1001" name="const_114">
<pin_list>
<pin id="115" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i5.i3.i1.i1"/></StgValue>
</bind>
</comp>

<comp id="116" class="1001" name="const_116">
<pin_list>
<pin id="117" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="118" class="1001" name="const_118">
<pin_list>
<pin id="119" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="120" class="1001" name="const_120">
<pin_list>
<pin id="121" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="122" class="1001" name="const_122">
<pin_list>
<pin id="123" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="124" class="1001" name="const_124">
<pin_list>
<pin id="125" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="126" class="1001" name="const_126">
<pin_list>
<pin id="127" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="128" class="1001" name="const_128">
<pin_list>
<pin id="129" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="130" class="1001" name="const_130">
<pin_list>
<pin id="131" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="L1_L2_str"/></StgValue>
</bind>
</comp>

<comp id="132" class="1001" name="const_132">
<pin_list>
<pin id="133" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str939"/></StgValue>
</bind>
</comp>

<comp id="134" class="1001" name="const_134">
<pin_list>
<pin id="135" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionBegin"/></StgValue>
</bind>
</comp>

<comp id="136" class="1001" name="const_136">
<pin_list>
<pin id="137" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="138" class="1001" name="const_138">
<pin_list>
<pin id="139" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="140" class="1001" name="const_140">
<pin_list>
<pin id="141" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str131"/></StgValue>
</bind>
</comp>

<comp id="142" class="1001" name="const_142">
<pin_list>
<pin id="143" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="144" class="1001" name="const_144">
<pin_list>
<pin id="145" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="146" class="1001" name="const_146">
<pin_list>
<pin id="147" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="148" class="1001" name="const_148">
<pin_list>
<pin id="149" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionEnd"/></StgValue>
</bind>
</comp>

<comp id="150" class="1004" name="bias_0_V_read_read_fu_150">
<pin_list>
<pin id="151" dir="0" index="0" bw="48" slack="0"/>
<pin id="152" dir="0" index="1" bw="48" slack="0"/>
<pin id="153" dir="1" index="2" bw="48" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="bias_0_V_read/8 "/>
</bind>
</comp>

<comp id="156" class="1004" name="bias_1_V_read_read_fu_156">
<pin_list>
<pin id="157" dir="0" index="0" bw="48" slack="0"/>
<pin id="158" dir="0" index="1" bw="48" slack="0"/>
<pin id="159" dir="1" index="2" bw="48" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="bias_1_V_read/8 "/>
</bind>
</comp>

<comp id="162" class="1004" name="bias_2_V_read_read_fu_162">
<pin_list>
<pin id="163" dir="0" index="0" bw="48" slack="0"/>
<pin id="164" dir="0" index="1" bw="48" slack="0"/>
<pin id="165" dir="1" index="2" bw="48" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="bias_2_V_read/8 "/>
</bind>
</comp>

<comp id="168" class="1004" name="bias_3_V_read_read_fu_168">
<pin_list>
<pin id="169" dir="0" index="0" bw="48" slack="0"/>
<pin id="170" dir="0" index="1" bw="48" slack="0"/>
<pin id="171" dir="1" index="2" bw="48" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="bias_3_V_read/8 "/>
</bind>
</comp>

<comp id="174" class="1004" name="in_image_0_V_addr_gep_fu_174">
<pin_list>
<pin id="175" dir="0" index="0" bw="25" slack="0"/>
<pin id="176" dir="0" index="1" bw="1" slack="0"/>
<pin id="177" dir="0" index="2" bw="9" slack="0"/>
<pin id="178" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="in_image_0_V_addr/2 "/>
</bind>
</comp>

<comp id="181" class="1004" name="in_image_0_V_addr_1_gep_fu_181">
<pin_list>
<pin id="182" dir="0" index="0" bw="25" slack="0"/>
<pin id="183" dir="0" index="1" bw="1" slack="0"/>
<pin id="184" dir="0" index="2" bw="10" slack="0"/>
<pin id="185" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="in_image_0_V_addr_1/2 "/>
</bind>
</comp>

<comp id="188" class="1004" name="in_image_1_V_addr_1_gep_fu_188">
<pin_list>
<pin id="189" dir="0" index="0" bw="25" slack="0"/>
<pin id="190" dir="0" index="1" bw="1" slack="0"/>
<pin id="191" dir="0" index="2" bw="10" slack="0"/>
<pin id="192" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="in_image_1_V_addr_1/2 "/>
</bind>
</comp>

<comp id="195" class="1004" name="in_image_1_V_addr_2_gep_fu_195">
<pin_list>
<pin id="196" dir="0" index="0" bw="25" slack="0"/>
<pin id="197" dir="0" index="1" bw="1" slack="0"/>
<pin id="198" dir="0" index="2" bw="10" slack="0"/>
<pin id="199" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="in_image_1_V_addr_2/2 "/>
</bind>
</comp>

<comp id="202" class="1004" name="kernel_0_V_addr_gep_fu_202">
<pin_list>
<pin id="203" dir="0" index="0" bw="18" slack="0"/>
<pin id="204" dir="0" index="1" bw="1" slack="0"/>
<pin id="205" dir="0" index="2" bw="3" slack="0"/>
<pin id="206" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="kernel_0_V_addr/2 "/>
</bind>
</comp>

<comp id="209" class="1004" name="grp_access_fu_209">
<pin_list>
<pin id="210" dir="0" index="0" bw="2" slack="0"/>
<pin id="211" dir="0" index="1" bw="18" slack="2147483647"/>
<pin id="212" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="213" dir="1" index="3" bw="18" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="kernel_0_V_load/2 "/>
</bind>
</comp>

<comp id="215" class="1004" name="grp_access_fu_215">
<pin_list>
<pin id="216" dir="0" index="0" bw="10" slack="0"/>
<pin id="217" dir="0" index="1" bw="25" slack="2147483647"/>
<pin id="218" dir="0" index="2" bw="0" slack="0"/>
<pin id="234" dir="0" index="4" bw="10" slack="2147483647"/>
<pin id="235" dir="0" index="5" bw="25" slack="2147483647"/>
<pin id="236" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="219" dir="1" index="3" bw="25" slack="1"/>
<pin id="237" dir="1" index="7" bw="25" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="in_image_0_V_load/2 in_image_0_V_load_1/2 in_image_0_V_load_2/3 in_image_0_V_load_3/3 in_image_0_V_load_4/4 "/>
</bind>
</comp>

<comp id="221" class="1004" name="kernel_1_V_addr_gep_fu_221">
<pin_list>
<pin id="222" dir="0" index="0" bw="18" slack="0"/>
<pin id="223" dir="0" index="1" bw="1" slack="0"/>
<pin id="224" dir="0" index="2" bw="3" slack="0"/>
<pin id="225" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="kernel_1_V_addr/2 "/>
</bind>
</comp>

<comp id="228" class="1004" name="grp_access_fu_228">
<pin_list>
<pin id="229" dir="0" index="0" bw="2" slack="0"/>
<pin id="230" dir="0" index="1" bw="18" slack="2147483647"/>
<pin id="231" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="232" dir="1" index="3" bw="18" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="kernel_1_V_load/2 "/>
</bind>
</comp>

<comp id="239" class="1004" name="kernel_6_V_addr_gep_fu_239">
<pin_list>
<pin id="240" dir="0" index="0" bw="18" slack="0"/>
<pin id="241" dir="0" index="1" bw="1" slack="0"/>
<pin id="242" dir="0" index="2" bw="3" slack="0"/>
<pin id="243" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="kernel_6_V_addr/2 "/>
</bind>
</comp>

<comp id="246" class="1004" name="grp_access_fu_246">
<pin_list>
<pin id="247" dir="0" index="0" bw="2" slack="0"/>
<pin id="248" dir="0" index="1" bw="18" slack="2147483647"/>
<pin id="249" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="250" dir="1" index="3" bw="18" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="kernel_6_V_load/2 "/>
</bind>
</comp>

<comp id="252" class="1004" name="grp_access_fu_252">
<pin_list>
<pin id="253" dir="0" index="0" bw="10" slack="0"/>
<pin id="254" dir="0" index="1" bw="25" slack="2147483647"/>
<pin id="255" dir="0" index="2" bw="0" slack="0"/>
<pin id="258" dir="0" index="4" bw="10" slack="2147483647"/>
<pin id="259" dir="0" index="5" bw="25" slack="2147483647"/>
<pin id="260" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="256" dir="1" index="3" bw="25" slack="1"/>
<pin id="261" dir="1" index="7" bw="25" slack="2"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="in_image_1_V_load_1/2 in_image_1_V_load_2/2 in_image_1_V_load/3 in_image_1_V_load_3/3 "/>
</bind>
</comp>

<comp id="263" class="1004" name="in_image_0_V_addr_2_gep_fu_263">
<pin_list>
<pin id="264" dir="0" index="0" bw="25" slack="0"/>
<pin id="265" dir="0" index="1" bw="1" slack="0"/>
<pin id="266" dir="0" index="2" bw="10" slack="1"/>
<pin id="267" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="in_image_0_V_addr_2/3 "/>
</bind>
</comp>

<comp id="270" class="1004" name="in_image_0_V_addr_3_gep_fu_270">
<pin_list>
<pin id="271" dir="0" index="0" bw="25" slack="0"/>
<pin id="272" dir="0" index="1" bw="1" slack="0"/>
<pin id="273" dir="0" index="2" bw="11" slack="0"/>
<pin id="274" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="in_image_0_V_addr_3/3 "/>
</bind>
</comp>

<comp id="277" class="1004" name="in_image_1_V_addr_gep_fu_277">
<pin_list>
<pin id="278" dir="0" index="0" bw="25" slack="0"/>
<pin id="279" dir="0" index="1" bw="1" slack="0"/>
<pin id="280" dir="0" index="2" bw="9" slack="1"/>
<pin id="281" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="in_image_1_V_addr/3 "/>
</bind>
</comp>

<comp id="284" class="1004" name="in_image_1_V_addr_3_gep_fu_284">
<pin_list>
<pin id="285" dir="0" index="0" bw="25" slack="0"/>
<pin id="286" dir="0" index="1" bw="1" slack="0"/>
<pin id="287" dir="0" index="2" bw="11" slack="0"/>
<pin id="288" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="in_image_1_V_addr_3/3 "/>
</bind>
</comp>

<comp id="291" class="1004" name="kernel_2_V_addr_gep_fu_291">
<pin_list>
<pin id="292" dir="0" index="0" bw="18" slack="0"/>
<pin id="293" dir="0" index="1" bw="1" slack="0"/>
<pin id="294" dir="0" index="2" bw="3" slack="1"/>
<pin id="295" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="kernel_2_V_addr/3 "/>
</bind>
</comp>

<comp id="298" class="1004" name="grp_access_fu_298">
<pin_list>
<pin id="299" dir="0" index="0" bw="2" slack="0"/>
<pin id="300" dir="0" index="1" bw="18" slack="2147483647"/>
<pin id="301" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="302" dir="1" index="3" bw="18" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="kernel_2_V_load/3 "/>
</bind>
</comp>

<comp id="305" class="1004" name="kernel_3_V_addr_gep_fu_305">
<pin_list>
<pin id="306" dir="0" index="0" bw="18" slack="0"/>
<pin id="307" dir="0" index="1" bw="1" slack="0"/>
<pin id="308" dir="0" index="2" bw="3" slack="1"/>
<pin id="309" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="kernel_3_V_addr/3 "/>
</bind>
</comp>

<comp id="312" class="1004" name="grp_access_fu_312">
<pin_list>
<pin id="313" dir="0" index="0" bw="2" slack="0"/>
<pin id="314" dir="0" index="1" bw="18" slack="2147483647"/>
<pin id="315" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="316" dir="1" index="3" bw="18" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="kernel_3_V_load/3 "/>
</bind>
</comp>

<comp id="319" class="1004" name="kernel_4_V_addr_gep_fu_319">
<pin_list>
<pin id="320" dir="0" index="0" bw="18" slack="0"/>
<pin id="321" dir="0" index="1" bw="1" slack="0"/>
<pin id="322" dir="0" index="2" bw="3" slack="1"/>
<pin id="323" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="kernel_4_V_addr/3 "/>
</bind>
</comp>

<comp id="326" class="1004" name="grp_access_fu_326">
<pin_list>
<pin id="327" dir="0" index="0" bw="2" slack="0"/>
<pin id="328" dir="0" index="1" bw="18" slack="2147483647"/>
<pin id="329" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="330" dir="1" index="3" bw="18" slack="2"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="kernel_4_V_load/3 "/>
</bind>
</comp>

<comp id="332" class="1004" name="kernel_5_V_addr_gep_fu_332">
<pin_list>
<pin id="333" dir="0" index="0" bw="18" slack="0"/>
<pin id="334" dir="0" index="1" bw="1" slack="0"/>
<pin id="335" dir="0" index="2" bw="3" slack="1"/>
<pin id="336" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="kernel_5_V_addr/3 "/>
</bind>
</comp>

<comp id="339" class="1004" name="grp_access_fu_339">
<pin_list>
<pin id="340" dir="0" index="0" bw="2" slack="0"/>
<pin id="341" dir="0" index="1" bw="18" slack="2147483647"/>
<pin id="342" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="343" dir="1" index="3" bw="18" slack="2"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="kernel_5_V_load/3 "/>
</bind>
</comp>

<comp id="346" class="1004" name="kernel_7_V_addr_gep_fu_346">
<pin_list>
<pin id="347" dir="0" index="0" bw="18" slack="0"/>
<pin id="348" dir="0" index="1" bw="1" slack="0"/>
<pin id="349" dir="0" index="2" bw="3" slack="1"/>
<pin id="350" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="kernel_7_V_addr/3 "/>
</bind>
</comp>

<comp id="353" class="1004" name="grp_access_fu_353">
<pin_list>
<pin id="354" dir="0" index="0" bw="2" slack="0"/>
<pin id="355" dir="0" index="1" bw="18" slack="2147483647"/>
<pin id="356" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="357" dir="1" index="3" bw="18" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="kernel_7_V_load/3 "/>
</bind>
</comp>

<comp id="359" class="1004" name="kernel_8_V_addr_gep_fu_359">
<pin_list>
<pin id="360" dir="0" index="0" bw="18" slack="0"/>
<pin id="361" dir="0" index="1" bw="1" slack="0"/>
<pin id="362" dir="0" index="2" bw="3" slack="1"/>
<pin id="363" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="kernel_8_V_addr/3 "/>
</bind>
</comp>

<comp id="366" class="1004" name="grp_access_fu_366">
<pin_list>
<pin id="367" dir="0" index="0" bw="2" slack="0"/>
<pin id="368" dir="0" index="1" bw="18" slack="2147483647"/>
<pin id="369" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="370" dir="1" index="3" bw="18" slack="2"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="kernel_8_V_load/3 "/>
</bind>
</comp>

<comp id="373" class="1004" name="in_image_0_V_addr_4_gep_fu_373">
<pin_list>
<pin id="374" dir="0" index="0" bw="25" slack="0"/>
<pin id="375" dir="0" index="1" bw="1" slack="0"/>
<pin id="376" dir="0" index="2" bw="11" slack="0"/>
<pin id="377" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="in_image_0_V_addr_4/4 "/>
</bind>
</comp>

<comp id="381" class="1004" name="out_image_0_V_addr_gep_fu_381">
<pin_list>
<pin id="382" dir="0" index="0" bw="48" slack="0"/>
<pin id="383" dir="0" index="1" bw="1" slack="0"/>
<pin id="384" dir="0" index="2" bw="8" slack="0"/>
<pin id="385" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="out_image_0_V_addr/10 "/>
</bind>
</comp>

<comp id="388" class="1004" name="out_image_1_V_addr_gep_fu_388">
<pin_list>
<pin id="389" dir="0" index="0" bw="48" slack="0"/>
<pin id="390" dir="0" index="1" bw="1" slack="0"/>
<pin id="391" dir="0" index="2" bw="8" slack="0"/>
<pin id="392" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="out_image_1_V_addr/10 "/>
</bind>
</comp>

<comp id="395" class="1004" name="out_image_2_V_addr_gep_fu_395">
<pin_list>
<pin id="396" dir="0" index="0" bw="48" slack="0"/>
<pin id="397" dir="0" index="1" bw="1" slack="0"/>
<pin id="398" dir="0" index="2" bw="8" slack="0"/>
<pin id="399" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="out_image_2_V_addr/10 "/>
</bind>
</comp>

<comp id="402" class="1004" name="out_image_3_V_addr_gep_fu_402">
<pin_list>
<pin id="403" dir="0" index="0" bw="48" slack="0"/>
<pin id="404" dir="0" index="1" bw="1" slack="0"/>
<pin id="405" dir="0" index="2" bw="8" slack="0"/>
<pin id="406" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="out_image_3_V_addr/10 "/>
</bind>
</comp>

<comp id="409" class="1004" name="out_image_4_V_addr_gep_fu_409">
<pin_list>
<pin id="410" dir="0" index="0" bw="48" slack="0"/>
<pin id="411" dir="0" index="1" bw="1" slack="0"/>
<pin id="412" dir="0" index="2" bw="8" slack="0"/>
<pin id="413" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="out_image_4_V_addr/10 "/>
</bind>
</comp>

<comp id="416" class="1004" name="out_image_5_V_addr_gep_fu_416">
<pin_list>
<pin id="417" dir="0" index="0" bw="48" slack="0"/>
<pin id="418" dir="0" index="1" bw="1" slack="0"/>
<pin id="419" dir="0" index="2" bw="8" slack="0"/>
<pin id="420" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="out_image_5_V_addr/10 "/>
</bind>
</comp>

<comp id="423" class="1004" name="out_image_6_V_addr_gep_fu_423">
<pin_list>
<pin id="424" dir="0" index="0" bw="48" slack="0"/>
<pin id="425" dir="0" index="1" bw="1" slack="0"/>
<pin id="426" dir="0" index="2" bw="8" slack="0"/>
<pin id="427" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="out_image_6_V_addr/10 "/>
</bind>
</comp>

<comp id="430" class="1004" name="StgValue_195_access_fu_430">
<pin_list>
<pin id="431" dir="0" index="0" bw="7" slack="0"/>
<pin id="432" dir="0" index="1" bw="48" slack="1"/>
<pin id="433" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="434" dir="1" index="3" bw="48" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_195/10 "/>
</bind>
</comp>

<comp id="436" class="1004" name="StgValue_197_access_fu_436">
<pin_list>
<pin id="437" dir="0" index="0" bw="7" slack="0"/>
<pin id="438" dir="0" index="1" bw="48" slack="1"/>
<pin id="439" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="440" dir="1" index="3" bw="48" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_197/10 "/>
</bind>
</comp>

<comp id="442" class="1004" name="StgValue_199_access_fu_442">
<pin_list>
<pin id="443" dir="0" index="0" bw="7" slack="0"/>
<pin id="444" dir="0" index="1" bw="48" slack="1"/>
<pin id="445" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="446" dir="1" index="3" bw="48" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_199/10 "/>
</bind>
</comp>

<comp id="448" class="1004" name="StgValue_201_access_fu_448">
<pin_list>
<pin id="449" dir="0" index="0" bw="7" slack="0"/>
<pin id="450" dir="0" index="1" bw="48" slack="1"/>
<pin id="451" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="452" dir="1" index="3" bw="48" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_201/10 "/>
</bind>
</comp>

<comp id="454" class="1004" name="StgValue_203_access_fu_454">
<pin_list>
<pin id="455" dir="0" index="0" bw="7" slack="0"/>
<pin id="456" dir="0" index="1" bw="48" slack="1"/>
<pin id="457" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="458" dir="1" index="3" bw="48" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_203/10 "/>
</bind>
</comp>

<comp id="460" class="1004" name="StgValue_205_access_fu_460">
<pin_list>
<pin id="461" dir="0" index="0" bw="7" slack="0"/>
<pin id="462" dir="0" index="1" bw="48" slack="1"/>
<pin id="463" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="464" dir="1" index="3" bw="48" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_205/10 "/>
</bind>
</comp>

<comp id="466" class="1004" name="StgValue_207_access_fu_466">
<pin_list>
<pin id="467" dir="0" index="0" bw="7" slack="0"/>
<pin id="468" dir="0" index="1" bw="48" slack="1"/>
<pin id="469" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="470" dir="1" index="3" bw="48" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_207/10 "/>
</bind>
</comp>

<comp id="472" class="1005" name="tmp_i1_reg_472">
<pin_list>
<pin id="473" dir="0" index="0" bw="1" slack="1"/>
<pin id="474" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp_i1 (phireg) "/>
</bind>
</comp>

<comp id="476" class="1004" name="tmp_i1_phi_fu_476">
<pin_list>
<pin id="477" dir="0" index="0" bw="1" slack="1"/>
<pin id="478" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="479" dir="0" index="2" bw="1" slack="1"/>
<pin id="480" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="481" dir="0" index="4" bw="1" slack="1"/>
<pin id="482" dir="0" index="5" bw="0" slack="2147483647"/>
<pin id="483" dir="1" index="6" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="tmp_i1/2 "/>
</bind>
</comp>

<comp id="487" class="1005" name="i_i_reg_487">
<pin_list>
<pin id="488" dir="0" index="0" bw="9" slack="1"/>
<pin id="489" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="i_i (phireg) "/>
</bind>
</comp>

<comp id="491" class="1004" name="i_i_phi_fu_491">
<pin_list>
<pin id="492" dir="0" index="0" bw="1" slack="1"/>
<pin id="493" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="494" dir="0" index="2" bw="9" slack="1"/>
<pin id="495" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="496" dir="0" index="4" bw="1" slack="1"/>
<pin id="497" dir="0" index="5" bw="0" slack="2147483647"/>
<pin id="498" dir="1" index="6" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i_i/2 "/>
</bind>
</comp>

<comp id="501" class="1005" name="k_i_reg_501">
<pin_list>
<pin id="502" dir="0" index="0" bw="3" slack="1"/>
<pin id="503" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="k_i (phireg) "/>
</bind>
</comp>

<comp id="505" class="1004" name="k_i_phi_fu_505">
<pin_list>
<pin id="506" dir="0" index="0" bw="1" slack="1"/>
<pin id="507" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="508" dir="0" index="2" bw="3" slack="0"/>
<pin id="509" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="510" dir="0" index="4" bw="1" slack="1"/>
<pin id="511" dir="0" index="5" bw="0" slack="2147483647"/>
<pin id="512" dir="1" index="6" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="k_i/2 "/>
</bind>
</comp>

<comp id="515" class="1005" name="indvar_flatten_reg_515">
<pin_list>
<pin id="516" dir="0" index="0" bw="10" slack="2"/>
<pin id="517" dir="1" index="1" bw="10" slack="2"/>
</pin_list>
<bind>
<opset="indvar_flatten (phireg) "/>
</bind>
</comp>

<comp id="519" class="1004" name="indvar_flatten_phi_fu_519">
<pin_list>
<pin id="520" dir="0" index="0" bw="1" slack="3"/>
<pin id="521" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="522" dir="0" index="2" bw="10" slack="1"/>
<pin id="523" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="524" dir="0" index="4" bw="1" slack="0"/>
<pin id="525" dir="0" index="5" bw="0" slack="2147483647"/>
<pin id="526" dir="1" index="6" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="indvar_flatten/4 "/>
</bind>
</comp>

<comp id="530" class="1005" name="do_init_reg_530">
<pin_list>
<pin id="531" dir="0" index="0" bw="1" slack="1"/>
<pin id="532" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="do_init (phireg) "/>
</bind>
</comp>

<comp id="535" class="1004" name="do_init_phi_fu_535">
<pin_list>
<pin id="536" dir="0" index="0" bw="1" slack="6"/>
<pin id="537" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="538" dir="0" index="2" bw="1" slack="1"/>
<pin id="539" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="540" dir="0" index="4" bw="1" slack="3"/>
<pin id="541" dir="0" index="5" bw="0" slack="2147483647"/>
<pin id="542" dir="1" index="6" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="do_init/7 "/>
</bind>
</comp>

<comp id="547" class="1005" name="bias_3_V_load_rewin_reg_547">
<pin_list>
<pin id="548" dir="0" index="0" bw="48" slack="1"/>
<pin id="549" dir="1" index="1" bw="48" slack="1"/>
</pin_list>
<bind>
<opset="bias_3_V_load_rewin (phireg) "/>
</bind>
</comp>

<comp id="551" class="1004" name="bias_3_V_load_rewin_phi_fu_551">
<pin_list>
<pin id="552" dir="0" index="0" bw="1" slack="7"/>
<pin id="553" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="554" dir="0" index="2" bw="48" slack="1"/>
<pin id="555" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="556" dir="0" index="4" bw="1" slack="4"/>
<pin id="557" dir="0" index="5" bw="0" slack="2147483647"/>
<pin id="558" dir="1" index="6" bw="48" slack="1"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="bias_3_V_load_rewin/8 "/>
</bind>
</comp>

<comp id="562" class="1005" name="bias_2_V_load_rewin_reg_562">
<pin_list>
<pin id="563" dir="0" index="0" bw="48" slack="1"/>
<pin id="564" dir="1" index="1" bw="48" slack="1"/>
</pin_list>
<bind>
<opset="bias_2_V_load_rewin (phireg) "/>
</bind>
</comp>

<comp id="566" class="1004" name="bias_2_V_load_rewin_phi_fu_566">
<pin_list>
<pin id="567" dir="0" index="0" bw="1" slack="7"/>
<pin id="568" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="569" dir="0" index="2" bw="48" slack="1"/>
<pin id="570" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="571" dir="0" index="4" bw="1" slack="4"/>
<pin id="572" dir="0" index="5" bw="0" slack="2147483647"/>
<pin id="573" dir="1" index="6" bw="48" slack="1"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="bias_2_V_load_rewin/8 "/>
</bind>
</comp>

<comp id="577" class="1005" name="bias_1_V_load_rewin_reg_577">
<pin_list>
<pin id="578" dir="0" index="0" bw="48" slack="1"/>
<pin id="579" dir="1" index="1" bw="48" slack="1"/>
</pin_list>
<bind>
<opset="bias_1_V_load_rewin (phireg) "/>
</bind>
</comp>

<comp id="581" class="1004" name="bias_1_V_load_rewin_phi_fu_581">
<pin_list>
<pin id="582" dir="0" index="0" bw="1" slack="7"/>
<pin id="583" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="584" dir="0" index="2" bw="48" slack="1"/>
<pin id="585" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="586" dir="0" index="4" bw="1" slack="4"/>
<pin id="587" dir="0" index="5" bw="0" slack="2147483647"/>
<pin id="588" dir="1" index="6" bw="48" slack="1"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="bias_1_V_load_rewin/8 "/>
</bind>
</comp>

<comp id="592" class="1005" name="bias_0_V_load_rewin_reg_592">
<pin_list>
<pin id="593" dir="0" index="0" bw="48" slack="1"/>
<pin id="594" dir="1" index="1" bw="48" slack="1"/>
</pin_list>
<bind>
<opset="bias_0_V_load_rewin (phireg) "/>
</bind>
</comp>

<comp id="596" class="1004" name="bias_0_V_load_rewin_phi_fu_596">
<pin_list>
<pin id="597" dir="0" index="0" bw="1" slack="7"/>
<pin id="598" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="599" dir="0" index="2" bw="48" slack="1"/>
<pin id="600" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="601" dir="0" index="4" bw="1" slack="4"/>
<pin id="602" dir="0" index="5" bw="0" slack="2147483647"/>
<pin id="603" dir="1" index="6" bw="48" slack="1"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="bias_0_V_load_rewin/8 "/>
</bind>
</comp>

<comp id="607" class="1005" name="y_i_reg_607">
<pin_list>
<pin id="608" dir="0" index="0" bw="32" slack="5"/>
<pin id="609" dir="1" index="1" bw="32" slack="5"/>
</pin_list>
<bind>
<opset="y_i (phireg) "/>
</bind>
</comp>

<comp id="611" class="1004" name="y_i_phi_fu_611">
<pin_list>
<pin id="612" dir="0" index="0" bw="1" slack="8"/>
<pin id="613" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="614" dir="0" index="2" bw="32" slack="1"/>
<pin id="615" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="616" dir="0" index="4" bw="1" slack="5"/>
<pin id="617" dir="0" index="5" bw="0" slack="2147483647"/>
<pin id="618" dir="1" index="6" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="y_i/9 "/>
</bind>
</comp>

<comp id="621" class="1005" name="x_i_reg_621">
<pin_list>
<pin id="622" dir="0" index="0" bw="32" slack="5"/>
<pin id="623" dir="1" index="1" bw="32" slack="5"/>
</pin_list>
<bind>
<opset="x_i (phireg) "/>
</bind>
</comp>

<comp id="625" class="1004" name="x_i_phi_fu_625">
<pin_list>
<pin id="626" dir="0" index="0" bw="1" slack="8"/>
<pin id="627" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="628" dir="0" index="2" bw="32" slack="1"/>
<pin id="629" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="630" dir="0" index="4" bw="1" slack="5"/>
<pin id="631" dir="0" index="5" bw="0" slack="2147483647"/>
<pin id="632" dir="1" index="6" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="x_i/9 "/>
</bind>
</comp>

<comp id="635" class="1005" name="bias_3_V_load_phi_reg_635">
<pin_list>
<pin id="636" dir="0" index="0" bw="48" slack="1"/>
<pin id="637" dir="1" index="1" bw="48" slack="1"/>
</pin_list>
<bind>
<opset="bias_3_V_load_phi (phireg) "/>
</bind>
</comp>

<comp id="639" class="1004" name="bias_3_V_load_phi_phi_fu_639">
<pin_list>
<pin id="640" dir="0" index="0" bw="48" slack="1"/>
<pin id="641" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="642" dir="0" index="2" bw="48" slack="1"/>
<pin id="643" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="644" dir="1" index="4" bw="48" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="bias_3_V_load_phi/9 "/>
</bind>
</comp>

<comp id="647" class="1005" name="bias_2_V_load_phi_reg_647">
<pin_list>
<pin id="648" dir="0" index="0" bw="48" slack="1"/>
<pin id="649" dir="1" index="1" bw="48" slack="1"/>
</pin_list>
<bind>
<opset="bias_2_V_load_phi (phireg) "/>
</bind>
</comp>

<comp id="651" class="1004" name="bias_2_V_load_phi_phi_fu_651">
<pin_list>
<pin id="652" dir="0" index="0" bw="48" slack="1"/>
<pin id="653" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="654" dir="0" index="2" bw="48" slack="1"/>
<pin id="655" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="656" dir="1" index="4" bw="48" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="bias_2_V_load_phi/9 "/>
</bind>
</comp>

<comp id="659" class="1005" name="bias_1_V_load_phi_reg_659">
<pin_list>
<pin id="660" dir="0" index="0" bw="48" slack="1"/>
<pin id="661" dir="1" index="1" bw="48" slack="1"/>
</pin_list>
<bind>
<opset="bias_1_V_load_phi (phireg) "/>
</bind>
</comp>

<comp id="663" class="1004" name="bias_1_V_load_phi_phi_fu_663">
<pin_list>
<pin id="664" dir="0" index="0" bw="48" slack="1"/>
<pin id="665" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="666" dir="0" index="2" bw="48" slack="1"/>
<pin id="667" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="668" dir="1" index="4" bw="48" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="bias_1_V_load_phi/9 "/>
</bind>
</comp>

<comp id="671" class="1005" name="bias_0_V_load_phi_reg_671">
<pin_list>
<pin id="672" dir="0" index="0" bw="48" slack="1"/>
<pin id="673" dir="1" index="1" bw="48" slack="1"/>
</pin_list>
<bind>
<opset="bias_0_V_load_phi (phireg) "/>
</bind>
</comp>

<comp id="675" class="1004" name="bias_0_V_load_phi_phi_fu_675">
<pin_list>
<pin id="676" dir="0" index="0" bw="48" slack="1"/>
<pin id="677" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="678" dir="0" index="2" bw="48" slack="1"/>
<pin id="679" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="680" dir="1" index="4" bw="48" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="bias_0_V_load_phi/9 "/>
</bind>
</comp>

<comp id="683" class="1005" name="reg_683">
<pin_list>
<pin id="684" dir="0" index="0" bw="25" slack="1"/>
<pin id="685" dir="1" index="1" bw="25" slack="1"/>
</pin_list>
<bind>
<opset="in_image_0_V_load in_image_0_V_load_2 in_image_0_V_load_4 "/>
</bind>
</comp>

<comp id="687" class="1005" name="reg_687">
<pin_list>
<pin id="688" dir="0" index="0" bw="25" slack="1"/>
<pin id="689" dir="1" index="1" bw="25" slack="1"/>
</pin_list>
<bind>
<opset="in_image_0_V_load_1 in_image_0_V_load_3 "/>
</bind>
</comp>

<comp id="691" class="1005" name="reg_691">
<pin_list>
<pin id="692" dir="0" index="0" bw="25" slack="1"/>
<pin id="693" dir="1" index="1" bw="25" slack="1"/>
</pin_list>
<bind>
<opset="in_image_1_V_load_1 in_image_1_V_load "/>
</bind>
</comp>

<comp id="695" class="1004" name="k_fu_695">
<pin_list>
<pin id="696" dir="0" index="0" bw="1" slack="0"/>
<pin id="697" dir="0" index="1" bw="3" slack="0"/>
<pin id="698" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="k/2 "/>
</bind>
</comp>

<comp id="701" class="1004" name="i_i_mid2_fu_701">
<pin_list>
<pin id="702" dir="0" index="0" bw="1" slack="0"/>
<pin id="703" dir="0" index="1" bw="9" slack="0"/>
<pin id="704" dir="0" index="2" bw="9" slack="0"/>
<pin id="705" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="i_i_mid2/2 "/>
</bind>
</comp>

<comp id="709" class="1004" name="k_i_mid2_fu_709">
<pin_list>
<pin id="710" dir="0" index="0" bw="1" slack="0"/>
<pin id="711" dir="0" index="1" bw="3" slack="0"/>
<pin id="712" dir="0" index="2" bw="3" slack="0"/>
<pin id="713" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="k_i_mid2/2 "/>
</bind>
</comp>

<comp id="717" class="1004" name="tmp_50_i_fu_717">
<pin_list>
<pin id="718" dir="0" index="0" bw="3" slack="0"/>
<pin id="719" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_50_i/2 "/>
</bind>
</comp>

<comp id="724" class="1004" name="tmp_51_i_fu_724">
<pin_list>
<pin id="725" dir="0" index="0" bw="9" slack="0"/>
<pin id="726" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_51_i/2 "/>
</bind>
</comp>

<comp id="729" class="1004" name="tmp_51_i_cast_fu_729">
<pin_list>
<pin id="730" dir="0" index="0" bw="9" slack="0"/>
<pin id="731" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_51_i_cast/2 "/>
</bind>
</comp>

<comp id="733" class="1004" name="tmp_s_fu_733">
<pin_list>
<pin id="734" dir="0" index="0" bw="9" slack="0"/>
<pin id="735" dir="0" index="1" bw="9" slack="0"/>
<pin id="736" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_s/2 "/>
</bind>
</comp>

<comp id="739" class="1004" name="tmp_69_cast_fu_739">
<pin_list>
<pin id="740" dir="0" index="0" bw="10" slack="0"/>
<pin id="741" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_69_cast/2 "/>
</bind>
</comp>

<comp id="745" class="1004" name="tmp_59_fu_745">
<pin_list>
<pin id="746" dir="0" index="0" bw="10" slack="0"/>
<pin id="747" dir="0" index="1" bw="9" slack="0"/>
<pin id="748" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_59/2 "/>
</bind>
</comp>

<comp id="751" class="1004" name="tmp_70_cast_fu_751">
<pin_list>
<pin id="752" dir="0" index="0" bw="10" slack="0"/>
<pin id="753" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_70_cast/2 "/>
</bind>
</comp>

<comp id="756" class="1004" name="tmp_16_fu_756">
<pin_list>
<pin id="757" dir="0" index="0" bw="3" slack="0"/>
<pin id="758" dir="1" index="1" bw="2" slack="7"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_16/2 "/>
</bind>
</comp>

<comp id="760" class="1004" name="tmp_51_i_cast1_fu_760">
<pin_list>
<pin id="761" dir="0" index="0" bw="9" slack="1"/>
<pin id="762" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_51_i_cast1/3 "/>
</bind>
</comp>

<comp id="763" class="1004" name="tmp_60_fu_763">
<pin_list>
<pin id="764" dir="0" index="0" bw="11" slack="0"/>
<pin id="765" dir="0" index="1" bw="9" slack="0"/>
<pin id="766" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_60/3 "/>
</bind>
</comp>

<comp id="769" class="1004" name="tmp_71_cast_fu_769">
<pin_list>
<pin id="770" dir="0" index="0" bw="11" slack="0"/>
<pin id="771" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_71_cast/3 "/>
</bind>
</comp>

<comp id="775" class="1004" name="tmp_61_fu_775">
<pin_list>
<pin id="776" dir="0" index="0" bw="11" slack="0"/>
<pin id="777" dir="0" index="1" bw="9" slack="1"/>
<pin id="778" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_61/4 "/>
</bind>
</comp>

<comp id="780" class="1004" name="tmp_72_cast_fu_780">
<pin_list>
<pin id="781" dir="0" index="0" bw="11" slack="0"/>
<pin id="782" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_72_cast/4 "/>
</bind>
</comp>

<comp id="785" class="1004" name="OP1_V_i_fu_785">
<pin_list>
<pin id="786" dir="0" index="0" bw="18" slack="1"/>
<pin id="787" dir="1" index="1" bw="41" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="OP1_V_i/4 "/>
</bind>
</comp>

<comp id="788" class="1004" name="OP2_V_i_fu_788">
<pin_list>
<pin id="789" dir="0" index="0" bw="25" slack="1"/>
<pin id="790" dir="1" index="1" bw="41" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="OP2_V_i/4 "/>
</bind>
</comp>

<comp id="792" class="1004" name="OP1_V_1_i_fu_792">
<pin_list>
<pin id="793" dir="0" index="0" bw="18" slack="1"/>
<pin id="794" dir="1" index="1" bw="41" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="OP1_V_1_i/4 "/>
</bind>
</comp>

<comp id="795" class="1004" name="OP2_V_1_i_fu_795">
<pin_list>
<pin id="796" dir="0" index="0" bw="25" slack="1"/>
<pin id="797" dir="1" index="1" bw="41" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="OP2_V_1_i/4 "/>
</bind>
</comp>

<comp id="799" class="1004" name="OP1_V_6_i_fu_799">
<pin_list>
<pin id="800" dir="0" index="0" bw="18" slack="1"/>
<pin id="801" dir="1" index="1" bw="41" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="OP1_V_6_i/4 "/>
</bind>
</comp>

<comp id="802" class="1004" name="OP2_V_6_i_fu_802">
<pin_list>
<pin id="803" dir="0" index="0" bw="25" slack="1"/>
<pin id="804" dir="1" index="1" bw="41" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="OP2_V_6_i/4 "/>
</bind>
</comp>

<comp id="806" class="1004" name="i_fu_806">
<pin_list>
<pin id="807" dir="0" index="0" bw="9" slack="2"/>
<pin id="808" dir="0" index="1" bw="1" slack="0"/>
<pin id="809" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i/4 "/>
</bind>
</comp>

<comp id="811" class="1004" name="tmp_i_fu_811">
<pin_list>
<pin id="812" dir="0" index="0" bw="9" slack="0"/>
<pin id="813" dir="0" index="1" bw="9" slack="0"/>
<pin id="814" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_i/4 "/>
</bind>
</comp>

<comp id="817" class="1004" name="exitcond_flatten_fu_817">
<pin_list>
<pin id="818" dir="0" index="0" bw="10" slack="0"/>
<pin id="819" dir="0" index="1" bw="10" slack="0"/>
<pin id="820" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond_flatten/4 "/>
</bind>
</comp>

<comp id="823" class="1004" name="OP1_V_2_i_fu_823">
<pin_list>
<pin id="824" dir="0" index="0" bw="18" slack="1"/>
<pin id="825" dir="1" index="1" bw="41" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="OP1_V_2_i/5 "/>
</bind>
</comp>

<comp id="826" class="1004" name="OP2_V_2_i_fu_826">
<pin_list>
<pin id="827" dir="0" index="0" bw="25" slack="1"/>
<pin id="828" dir="1" index="1" bw="41" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="OP2_V_2_i/5 "/>
</bind>
</comp>

<comp id="830" class="1004" name="OP1_V_3_i_fu_830">
<pin_list>
<pin id="831" dir="0" index="0" bw="18" slack="1"/>
<pin id="832" dir="1" index="1" bw="41" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="OP1_V_3_i/5 "/>
</bind>
</comp>

<comp id="833" class="1004" name="OP2_V_3_i_fu_833">
<pin_list>
<pin id="834" dir="0" index="0" bw="25" slack="1"/>
<pin id="835" dir="1" index="1" bw="41" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="OP2_V_3_i/5 "/>
</bind>
</comp>

<comp id="837" class="1004" name="OP1_V_7_i_fu_837">
<pin_list>
<pin id="838" dir="0" index="0" bw="18" slack="1"/>
<pin id="839" dir="1" index="1" bw="41" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="OP1_V_7_i/5 "/>
</bind>
</comp>

<comp id="840" class="1004" name="OP2_V_7_i_fu_840">
<pin_list>
<pin id="841" dir="0" index="0" bw="25" slack="2"/>
<pin id="842" dir="1" index="1" bw="41" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="OP2_V_7_i/5 "/>
</bind>
</comp>

<comp id="843" class="1004" name="tmp_68_i_fu_843">
<pin_list>
<pin id="844" dir="0" index="0" bw="48" slack="0"/>
<pin id="845" dir="0" index="1" bw="41" slack="1"/>
<pin id="846" dir="0" index="2" bw="1" slack="0"/>
<pin id="847" dir="1" index="3" bw="48" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_68_i/6 "/>
</bind>
</comp>

<comp id="850" class="1004" name="tmp_68_1_i_fu_850">
<pin_list>
<pin id="851" dir="0" index="0" bw="48" slack="0"/>
<pin id="852" dir="0" index="1" bw="41" slack="1"/>
<pin id="853" dir="0" index="2" bw="1" slack="0"/>
<pin id="854" dir="1" index="3" bw="48" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_68_1_i/6 "/>
</bind>
</comp>

<comp id="857" class="1004" name="OP1_V_4_i_fu_857">
<pin_list>
<pin id="858" dir="0" index="0" bw="18" slack="2"/>
<pin id="859" dir="1" index="1" bw="41" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="OP1_V_4_i/6 "/>
</bind>
</comp>

<comp id="860" class="1004" name="OP2_V_4_i_fu_860">
<pin_list>
<pin id="861" dir="0" index="0" bw="25" slack="1"/>
<pin id="862" dir="1" index="1" bw="41" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="OP2_V_4_i/6 "/>
</bind>
</comp>

<comp id="864" class="1004" name="OP1_V_5_i_fu_864">
<pin_list>
<pin id="865" dir="0" index="0" bw="18" slack="2"/>
<pin id="866" dir="1" index="1" bw="41" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="OP1_V_5_i/6 "/>
</bind>
</comp>

<comp id="867" class="1004" name="OP2_V_5_i_fu_867">
<pin_list>
<pin id="868" dir="0" index="0" bw="25" slack="2"/>
<pin id="869" dir="1" index="1" bw="41" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="OP2_V_5_i/6 "/>
</bind>
</comp>

<comp id="871" class="1004" name="OP1_V_8_i_fu_871">
<pin_list>
<pin id="872" dir="0" index="0" bw="18" slack="2"/>
<pin id="873" dir="1" index="1" bw="41" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="OP1_V_8_i/6 "/>
</bind>
</comp>

<comp id="874" class="1004" name="OP2_V_8_i_fu_874">
<pin_list>
<pin id="875" dir="0" index="0" bw="25" slack="2"/>
<pin id="876" dir="1" index="1" bw="41" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="OP2_V_8_i/6 "/>
</bind>
</comp>

<comp id="877" class="1004" name="tmp1_fu_877">
<pin_list>
<pin id="878" dir="0" index="0" bw="48" slack="0"/>
<pin id="879" dir="0" index="1" bw="48" slack="0"/>
<pin id="880" dir="1" index="2" bw="48" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp1/6 "/>
</bind>
</comp>

<comp id="883" class="1004" name="indvar_flatten_next_fu_883">
<pin_list>
<pin id="884" dir="0" index="0" bw="1" slack="0"/>
<pin id="885" dir="0" index="1" bw="10" slack="2"/>
<pin id="886" dir="1" index="2" bw="10" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="indvar_flatten_next/6 "/>
</bind>
</comp>

<comp id="889" class="1004" name="tmp_68_2_i_fu_889">
<pin_list>
<pin id="890" dir="0" index="0" bw="48" slack="0"/>
<pin id="891" dir="0" index="1" bw="41" slack="1"/>
<pin id="892" dir="0" index="2" bw="1" slack="0"/>
<pin id="893" dir="1" index="3" bw="48" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_68_2_i/7 "/>
</bind>
</comp>

<comp id="896" class="1004" name="tmp_68_3_i_fu_896">
<pin_list>
<pin id="897" dir="0" index="0" bw="48" slack="0"/>
<pin id="898" dir="0" index="1" bw="41" slack="1"/>
<pin id="899" dir="0" index="2" bw="1" slack="0"/>
<pin id="900" dir="1" index="3" bw="48" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_68_3_i/7 "/>
</bind>
</comp>

<comp id="903" class="1004" name="tmp2_fu_903">
<pin_list>
<pin id="904" dir="0" index="0" bw="48" slack="0"/>
<pin id="905" dir="0" index="1" bw="48" slack="0"/>
<pin id="906" dir="1" index="2" bw="48" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp2/7 "/>
</bind>
</comp>

<comp id="909" class="1004" name="tmp_fu_909">
<pin_list>
<pin id="910" dir="0" index="0" bw="48" slack="1"/>
<pin id="911" dir="0" index="1" bw="48" slack="0"/>
<pin id="912" dir="1" index="2" bw="48" slack="2"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp/7 "/>
</bind>
</comp>

<comp id="914" class="1004" name="tmp_68_4_i_fu_914">
<pin_list>
<pin id="915" dir="0" index="0" bw="48" slack="0"/>
<pin id="916" dir="0" index="1" bw="41" slack="1"/>
<pin id="917" dir="0" index="2" bw="1" slack="0"/>
<pin id="918" dir="1" index="3" bw="48" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_68_4_i/8 "/>
</bind>
</comp>

<comp id="921" class="1004" name="tmp_68_5_i_fu_921">
<pin_list>
<pin id="922" dir="0" index="0" bw="48" slack="0"/>
<pin id="923" dir="0" index="1" bw="41" slack="1"/>
<pin id="924" dir="0" index="2" bw="1" slack="0"/>
<pin id="925" dir="1" index="3" bw="48" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_68_5_i/8 "/>
</bind>
</comp>

<comp id="928" class="1004" name="tmp_68_6_i_fu_928">
<pin_list>
<pin id="929" dir="0" index="0" bw="48" slack="0"/>
<pin id="930" dir="0" index="1" bw="41" slack="3"/>
<pin id="931" dir="0" index="2" bw="1" slack="0"/>
<pin id="932" dir="1" index="3" bw="48" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_68_6_i/8 "/>
</bind>
</comp>

<comp id="935" class="1004" name="tmp_68_7_i_fu_935">
<pin_list>
<pin id="936" dir="0" index="0" bw="48" slack="0"/>
<pin id="937" dir="0" index="1" bw="41" slack="2"/>
<pin id="938" dir="0" index="2" bw="1" slack="0"/>
<pin id="939" dir="1" index="3" bw="48" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_68_7_i/8 "/>
</bind>
</comp>

<comp id="942" class="1004" name="tmp_68_8_i_fu_942">
<pin_list>
<pin id="943" dir="0" index="0" bw="48" slack="0"/>
<pin id="944" dir="0" index="1" bw="41" slack="1"/>
<pin id="945" dir="0" index="2" bw="1" slack="0"/>
<pin id="946" dir="1" index="3" bw="48" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_68_8_i/8 "/>
</bind>
</comp>

<comp id="949" class="1004" name="tmp4_fu_949">
<pin_list>
<pin id="950" dir="0" index="0" bw="48" slack="0"/>
<pin id="951" dir="0" index="1" bw="48" slack="0"/>
<pin id="952" dir="1" index="2" bw="48" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp4/8 "/>
</bind>
</comp>

<comp id="955" class="1004" name="tmp6_fu_955">
<pin_list>
<pin id="956" dir="0" index="0" bw="48" slack="0"/>
<pin id="957" dir="0" index="1" bw="48" slack="0"/>
<pin id="958" dir="1" index="2" bw="48" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp6/8 "/>
</bind>
</comp>

<comp id="961" class="1004" name="tmp5_fu_961">
<pin_list>
<pin id="962" dir="0" index="0" bw="48" slack="0"/>
<pin id="963" dir="0" index="1" bw="48" slack="0"/>
<pin id="964" dir="1" index="2" bw="48" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp5/8 "/>
</bind>
</comp>

<comp id="967" class="1004" name="x_i_mid2_fu_967">
<pin_list>
<pin id="968" dir="0" index="0" bw="1" slack="7"/>
<pin id="969" dir="0" index="1" bw="32" slack="0"/>
<pin id="970" dir="0" index="2" bw="32" slack="0"/>
<pin id="971" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="x_i_mid2/9 "/>
</bind>
</comp>

<comp id="975" class="1004" name="y_i_mid2_fu_975">
<pin_list>
<pin id="976" dir="0" index="0" bw="1" slack="7"/>
<pin id="977" dir="0" index="1" bw="32" slack="0"/>
<pin id="978" dir="0" index="2" bw="32" slack="0"/>
<pin id="979" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="y_i_mid2/9 "/>
</bind>
</comp>

<comp id="983" class="1004" name="tmp3_fu_983">
<pin_list>
<pin id="984" dir="0" index="0" bw="48" slack="1"/>
<pin id="985" dir="0" index="1" bw="48" slack="1"/>
<pin id="986" dir="1" index="2" bw="48" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp3/9 "/>
</bind>
</comp>

<comp id="987" class="1004" name="p_Val2_10_8_i_fu_987">
<pin_list>
<pin id="988" dir="0" index="0" bw="48" slack="2"/>
<pin id="989" dir="0" index="1" bw="48" slack="0"/>
<pin id="990" dir="1" index="2" bw="48" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="p_Val2_10_8_i/9 "/>
</bind>
</comp>

<comp id="992" class="1004" name="tmp_15_fu_992">
<pin_list>
<pin id="993" dir="0" index="0" bw="32" slack="0"/>
<pin id="994" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_15/9 "/>
</bind>
</comp>

<comp id="996" class="1004" name="tmp_73_8_i_fu_996">
<pin_list>
<pin id="997" dir="0" index="0" bw="50" slack="0"/>
<pin id="998" dir="0" index="1" bw="48" slack="0"/>
<pin id="999" dir="0" index="2" bw="1" slack="0"/>
<pin id="1000" dir="1" index="3" bw="50" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_73_8_i/9 "/>
</bind>
</comp>

<comp id="1004" class="1004" name="tmp_21_fu_1004">
<pin_list>
<pin id="1005" dir="0" index="0" bw="48" slack="0"/>
<pin id="1006" dir="0" index="1" bw="48" slack="0"/>
<pin id="1007" dir="0" index="2" bw="48" slack="0"/>
<pin id="1008" dir="0" index="3" bw="48" slack="0"/>
<pin id="1009" dir="0" index="4" bw="48" slack="0"/>
<pin id="1010" dir="0" index="5" bw="2" slack="7"/>
<pin id="1011" dir="1" index="6" bw="48" slack="0"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="tmp_21/9 "/>
</bind>
</comp>

<comp id="1017" class="1004" name="tmp_74_8_cast_i_fu_1017">
<pin_list>
<pin id="1018" dir="0" index="0" bw="48" slack="0"/>
<pin id="1019" dir="1" index="1" bw="50" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_74_8_cast_i/9 "/>
</bind>
</comp>

<comp id="1021" class="1004" name="p_Val2_13_8_i_fu_1021">
<pin_list>
<pin id="1022" dir="0" index="0" bw="48" slack="0"/>
<pin id="1023" dir="0" index="1" bw="50" slack="0"/>
<pin id="1024" dir="1" index="2" bw="50" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="p_Val2_13_8_i/9 "/>
</bind>
</comp>

<comp id="1027" class="1004" name="tmp_76_8_i_fu_1027">
<pin_list>
<pin id="1028" dir="0" index="0" bw="48" slack="0"/>
<pin id="1029" dir="0" index="1" bw="50" slack="0"/>
<pin id="1030" dir="0" index="2" bw="3" slack="0"/>
<pin id="1031" dir="0" index="3" bw="7" slack="0"/>
<pin id="1032" dir="1" index="4" bw="48" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_76_8_i/9 "/>
</bind>
</comp>

<comp id="1037" class="1004" name="arrayNo_cast_i_fu_1037">
<pin_list>
<pin id="1038" dir="0" index="0" bw="31" slack="0"/>
<pin id="1039" dir="0" index="1" bw="32" slack="0"/>
<pin id="1040" dir="0" index="2" bw="1" slack="0"/>
<pin id="1041" dir="0" index="3" bw="6" slack="0"/>
<pin id="1042" dir="1" index="4" bw="31" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="arrayNo_cast_i/9 "/>
</bind>
</comp>

<comp id="1047" class="1004" name="tmp_17_fu_1047">
<pin_list>
<pin id="1048" dir="0" index="0" bw="32" slack="0"/>
<pin id="1049" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_17/9 "/>
</bind>
</comp>

<comp id="1051" class="1004" name="tmp_62_fu_1051">
<pin_list>
<pin id="1052" dir="0" index="0" bw="8" slack="0"/>
<pin id="1053" dir="0" index="1" bw="3" slack="7"/>
<pin id="1054" dir="0" index="2" bw="1" slack="0"/>
<pin id="1055" dir="0" index="3" bw="1" slack="0"/>
<pin id="1056" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_62/9 "/>
</bind>
</comp>

<comp id="1060" class="1004" name="tmp_63_fu_1060">
<pin_list>
<pin id="1061" dir="0" index="0" bw="5" slack="0"/>
<pin id="1062" dir="0" index="1" bw="3" slack="7"/>
<pin id="1063" dir="0" index="2" bw="1" slack="0"/>
<pin id="1064" dir="0" index="3" bw="1" slack="0"/>
<pin id="1065" dir="1" index="4" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_63/9 "/>
</bind>
</comp>

<comp id="1069" class="1004" name="p_shl1_cast_fu_1069">
<pin_list>
<pin id="1070" dir="0" index="0" bw="5" slack="0"/>
<pin id="1071" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_shl1_cast/9 "/>
</bind>
</comp>

<comp id="1073" class="1004" name="tmp_64_fu_1073">
<pin_list>
<pin id="1074" dir="0" index="0" bw="8" slack="0"/>
<pin id="1075" dir="0" index="1" bw="5" slack="0"/>
<pin id="1076" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="tmp_64/9 "/>
</bind>
</comp>

<comp id="1079" class="1004" name="tmp_65_fu_1079">
<pin_list>
<pin id="1080" dir="0" index="0" bw="8" slack="0"/>
<pin id="1081" dir="0" index="1" bw="8" slack="0"/>
<pin id="1082" dir="1" index="2" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_65/9 "/>
</bind>
</comp>

<comp id="1085" class="1004" name="tmp_76_cast_fu_1085">
<pin_list>
<pin id="1086" dir="0" index="0" bw="8" slack="1"/>
<pin id="1087" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_76_cast/10 "/>
</bind>
</comp>

<comp id="1095" class="1004" name="y_4_8_i_fu_1095">
<pin_list>
<pin id="1096" dir="0" index="0" bw="32" slack="1"/>
<pin id="1097" dir="0" index="1" bw="1" slack="0"/>
<pin id="1098" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="y_4_8_i/10 "/>
</bind>
</comp>

<comp id="1100" class="1004" name="tmp_77_8_i_fu_1100">
<pin_list>
<pin id="1101" dir="0" index="0" bw="32" slack="0"/>
<pin id="1102" dir="0" index="1" bw="32" slack="0"/>
<pin id="1103" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_77_8_i/10 "/>
</bind>
</comp>

<comp id="1106" class="1004" name="x_4_8_i_fu_1106">
<pin_list>
<pin id="1107" dir="0" index="0" bw="32" slack="1"/>
<pin id="1108" dir="0" index="1" bw="1" slack="0"/>
<pin id="1109" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="x_4_8_i/10 "/>
</bind>
</comp>

<comp id="1111" class="1004" name="p_x_1_8_i_fu_1111">
<pin_list>
<pin id="1112" dir="0" index="0" bw="1" slack="0"/>
<pin id="1113" dir="0" index="1" bw="32" slack="0"/>
<pin id="1114" dir="0" index="2" bw="32" slack="1"/>
<pin id="1115" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="p_x_1_8_i/10 "/>
</bind>
</comp>

<comp id="1118" class="1004" name="p_8_i_fu_1118">
<pin_list>
<pin id="1119" dir="0" index="0" bw="1" slack="0"/>
<pin id="1120" dir="0" index="1" bw="32" slack="0"/>
<pin id="1121" dir="0" index="2" bw="32" slack="0"/>
<pin id="1122" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="p_8_i/10 "/>
</bind>
</comp>

<comp id="1126" class="1004" name="StgValue_215_fu_1126">
<pin_list>
<pin id="1127" dir="1" index="0" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="return(1203) " fcode="return"/>
<opset="StgValue_215/10 "/>
</bind>
</comp>

<comp id="1128" class="1007" name="grp_fu_1128">
<pin_list>
<pin id="1129" dir="0" index="0" bw="18" slack="0"/>
<pin id="1130" dir="0" index="1" bw="25" slack="0"/>
<pin id="1131" dir="1" index="2" bw="41" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="p_Val2_9_i/4 "/>
</bind>
</comp>

<comp id="1134" class="1007" name="grp_fu_1134">
<pin_list>
<pin id="1135" dir="0" index="0" bw="18" slack="0"/>
<pin id="1136" dir="0" index="1" bw="25" slack="0"/>
<pin id="1137" dir="1" index="2" bw="41" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="p_Val2_9_1_i/4 "/>
</bind>
</comp>

<comp id="1140" class="1007" name="grp_fu_1140">
<pin_list>
<pin id="1141" dir="0" index="0" bw="18" slack="0"/>
<pin id="1142" dir="0" index="1" bw="25" slack="0"/>
<pin id="1143" dir="1" index="2" bw="41" slack="3"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="p_Val2_9_6_i/4 "/>
</bind>
</comp>

<comp id="1146" class="1007" name="grp_fu_1146">
<pin_list>
<pin id="1147" dir="0" index="0" bw="18" slack="0"/>
<pin id="1148" dir="0" index="1" bw="25" slack="0"/>
<pin id="1149" dir="1" index="2" bw="41" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="p_Val2_9_2_i/5 "/>
</bind>
</comp>

<comp id="1152" class="1007" name="grp_fu_1152">
<pin_list>
<pin id="1153" dir="0" index="0" bw="18" slack="0"/>
<pin id="1154" dir="0" index="1" bw="25" slack="0"/>
<pin id="1155" dir="1" index="2" bw="41" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="p_Val2_9_3_i/5 "/>
</bind>
</comp>

<comp id="1158" class="1007" name="grp_fu_1158">
<pin_list>
<pin id="1159" dir="0" index="0" bw="18" slack="0"/>
<pin id="1160" dir="0" index="1" bw="25" slack="0"/>
<pin id="1161" dir="1" index="2" bw="41" slack="2"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="p_Val2_9_7_i/5 "/>
</bind>
</comp>

<comp id="1164" class="1007" name="grp_fu_1164">
<pin_list>
<pin id="1165" dir="0" index="0" bw="18" slack="0"/>
<pin id="1166" dir="0" index="1" bw="25" slack="0"/>
<pin id="1167" dir="1" index="2" bw="41" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="p_Val2_9_4_i/6 "/>
</bind>
</comp>

<comp id="1170" class="1007" name="grp_fu_1170">
<pin_list>
<pin id="1171" dir="0" index="0" bw="18" slack="0"/>
<pin id="1172" dir="0" index="1" bw="25" slack="0"/>
<pin id="1173" dir="1" index="2" bw="41" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="p_Val2_9_5_i/6 "/>
</bind>
</comp>

<comp id="1176" class="1007" name="grp_fu_1176">
<pin_list>
<pin id="1177" dir="0" index="0" bw="18" slack="0"/>
<pin id="1178" dir="0" index="1" bw="25" slack="0"/>
<pin id="1179" dir="1" index="2" bw="41" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="p_Val2_9_8_i/6 "/>
</bind>
</comp>

<comp id="1182" class="1005" name="i_i_mid2_reg_1182">
<pin_list>
<pin id="1183" dir="0" index="0" bw="9" slack="1"/>
<pin id="1184" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="i_i_mid2 "/>
</bind>
</comp>

<comp id="1188" class="1005" name="k_i_mid2_reg_1188">
<pin_list>
<pin id="1189" dir="0" index="0" bw="3" slack="0"/>
<pin id="1190" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opset="k_i_mid2 "/>
</bind>
</comp>

<comp id="1195" class="1005" name="tmp_50_i_reg_1195">
<pin_list>
<pin id="1196" dir="0" index="0" bw="64" slack="1"/>
<pin id="1197" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="tmp_50_i "/>
</bind>
</comp>

<comp id="1205" class="1005" name="tmp_51_i_reg_1205">
<pin_list>
<pin id="1206" dir="0" index="0" bw="64" slack="1"/>
<pin id="1207" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="tmp_51_i "/>
</bind>
</comp>

<comp id="1210" class="1005" name="in_image_0_V_addr_reg_1210">
<pin_list>
<pin id="1211" dir="0" index="0" bw="10" slack="1"/>
<pin id="1212" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="in_image_0_V_addr "/>
</bind>
</comp>

<comp id="1215" class="1005" name="in_image_0_V_addr_1_reg_1215">
<pin_list>
<pin id="1216" dir="0" index="0" bw="10" slack="1"/>
<pin id="1217" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="in_image_0_V_addr_1 "/>
</bind>
</comp>

<comp id="1220" class="1005" name="tmp_70_cast_reg_1220">
<pin_list>
<pin id="1221" dir="0" index="0" bw="64" slack="1"/>
<pin id="1222" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="tmp_70_cast "/>
</bind>
</comp>

<comp id="1225" class="1005" name="in_image_1_V_addr_1_reg_1225">
<pin_list>
<pin id="1226" dir="0" index="0" bw="10" slack="1"/>
<pin id="1227" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="in_image_1_V_addr_1 "/>
</bind>
</comp>

<comp id="1230" class="1005" name="in_image_1_V_addr_2_reg_1230">
<pin_list>
<pin id="1231" dir="0" index="0" bw="10" slack="1"/>
<pin id="1232" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="in_image_1_V_addr_2 "/>
</bind>
</comp>

<comp id="1235" class="1005" name="kernel_0_V_addr_reg_1235">
<pin_list>
<pin id="1236" dir="0" index="0" bw="2" slack="1"/>
<pin id="1237" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="kernel_0_V_addr "/>
</bind>
</comp>

<comp id="1240" class="1005" name="kernel_1_V_addr_reg_1240">
<pin_list>
<pin id="1241" dir="0" index="0" bw="2" slack="1"/>
<pin id="1242" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="kernel_1_V_addr "/>
</bind>
</comp>

<comp id="1245" class="1005" name="kernel_6_V_addr_reg_1245">
<pin_list>
<pin id="1246" dir="0" index="0" bw="2" slack="1"/>
<pin id="1247" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="kernel_6_V_addr "/>
</bind>
</comp>

<comp id="1250" class="1005" name="tmp_16_reg_1250">
<pin_list>
<pin id="1251" dir="0" index="0" bw="2" slack="7"/>
<pin id="1252" dir="1" index="1" bw="2" slack="7"/>
</pin_list>
<bind>
<opset="tmp_16 "/>
</bind>
</comp>

<comp id="1255" class="1005" name="tmp_51_i_cast1_reg_1255">
<pin_list>
<pin id="1256" dir="0" index="0" bw="11" slack="1"/>
<pin id="1257" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="tmp_51_i_cast1 "/>
</bind>
</comp>

<comp id="1260" class="1005" name="in_image_0_V_addr_2_reg_1260">
<pin_list>
<pin id="1261" dir="0" index="0" bw="10" slack="1"/>
<pin id="1262" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="in_image_0_V_addr_2 "/>
</bind>
</comp>

<comp id="1265" class="1005" name="in_image_0_V_addr_3_reg_1265">
<pin_list>
<pin id="1266" dir="0" index="0" bw="10" slack="1"/>
<pin id="1267" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="in_image_0_V_addr_3 "/>
</bind>
</comp>

<comp id="1270" class="1005" name="in_image_1_V_addr_reg_1270">
<pin_list>
<pin id="1271" dir="0" index="0" bw="10" slack="1"/>
<pin id="1272" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="in_image_1_V_addr "/>
</bind>
</comp>

<comp id="1275" class="1005" name="in_image_1_V_addr_3_reg_1275">
<pin_list>
<pin id="1276" dir="0" index="0" bw="10" slack="1"/>
<pin id="1277" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="in_image_1_V_addr_3 "/>
</bind>
</comp>

<comp id="1280" class="1005" name="kernel_0_V_load_reg_1280">
<pin_list>
<pin id="1281" dir="0" index="0" bw="18" slack="1"/>
<pin id="1282" dir="1" index="1" bw="18" slack="1"/>
</pin_list>
<bind>
<opset="kernel_0_V_load "/>
</bind>
</comp>

<comp id="1285" class="1005" name="kernel_1_V_load_reg_1285">
<pin_list>
<pin id="1286" dir="0" index="0" bw="18" slack="1"/>
<pin id="1287" dir="1" index="1" bw="18" slack="1"/>
</pin_list>
<bind>
<opset="kernel_1_V_load "/>
</bind>
</comp>

<comp id="1290" class="1005" name="kernel_2_V_addr_reg_1290">
<pin_list>
<pin id="1291" dir="0" index="0" bw="2" slack="1"/>
<pin id="1292" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="kernel_2_V_addr "/>
</bind>
</comp>

<comp id="1295" class="1005" name="kernel_3_V_addr_reg_1295">
<pin_list>
<pin id="1296" dir="0" index="0" bw="2" slack="1"/>
<pin id="1297" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="kernel_3_V_addr "/>
</bind>
</comp>

<comp id="1300" class="1005" name="kernel_4_V_addr_reg_1300">
<pin_list>
<pin id="1301" dir="0" index="0" bw="2" slack="1"/>
<pin id="1302" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="kernel_4_V_addr "/>
</bind>
</comp>

<comp id="1305" class="1005" name="kernel_5_V_addr_reg_1305">
<pin_list>
<pin id="1306" dir="0" index="0" bw="2" slack="1"/>
<pin id="1307" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="kernel_5_V_addr "/>
</bind>
</comp>

<comp id="1310" class="1005" name="kernel_6_V_load_reg_1310">
<pin_list>
<pin id="1311" dir="0" index="0" bw="18" slack="1"/>
<pin id="1312" dir="1" index="1" bw="18" slack="1"/>
</pin_list>
<bind>
<opset="kernel_6_V_load "/>
</bind>
</comp>

<comp id="1315" class="1005" name="kernel_7_V_addr_reg_1315">
<pin_list>
<pin id="1316" dir="0" index="0" bw="2" slack="1"/>
<pin id="1317" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="kernel_7_V_addr "/>
</bind>
</comp>

<comp id="1320" class="1005" name="in_image_1_V_load_2_reg_1320">
<pin_list>
<pin id="1321" dir="0" index="0" bw="25" slack="2"/>
<pin id="1322" dir="1" index="1" bw="25" slack="2"/>
</pin_list>
<bind>
<opset="in_image_1_V_load_2 "/>
</bind>
</comp>

<comp id="1325" class="1005" name="kernel_8_V_addr_reg_1325">
<pin_list>
<pin id="1326" dir="0" index="0" bw="2" slack="1"/>
<pin id="1327" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="kernel_8_V_addr "/>
</bind>
</comp>

<comp id="1330" class="1005" name="in_image_0_V_addr_4_reg_1330">
<pin_list>
<pin id="1331" dir="0" index="0" bw="10" slack="1"/>
<pin id="1332" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="in_image_0_V_addr_4 "/>
</bind>
</comp>

<comp id="1335" class="1005" name="OP1_V_i_reg_1335">
<pin_list>
<pin id="1336" dir="0" index="0" bw="41" slack="1"/>
<pin id="1337" dir="1" index="1" bw="41" slack="1"/>
</pin_list>
<bind>
<opset="OP1_V_i "/>
</bind>
</comp>

<comp id="1340" class="1005" name="OP2_V_i_reg_1340">
<pin_list>
<pin id="1341" dir="0" index="0" bw="41" slack="1"/>
<pin id="1342" dir="1" index="1" bw="41" slack="1"/>
</pin_list>
<bind>
<opset="OP2_V_i "/>
</bind>
</comp>

<comp id="1345" class="1005" name="OP1_V_1_i_reg_1345">
<pin_list>
<pin id="1346" dir="0" index="0" bw="41" slack="1"/>
<pin id="1347" dir="1" index="1" bw="41" slack="1"/>
</pin_list>
<bind>
<opset="OP1_V_1_i "/>
</bind>
</comp>

<comp id="1350" class="1005" name="OP2_V_1_i_reg_1350">
<pin_list>
<pin id="1351" dir="0" index="0" bw="41" slack="1"/>
<pin id="1352" dir="1" index="1" bw="41" slack="1"/>
</pin_list>
<bind>
<opset="OP2_V_1_i "/>
</bind>
</comp>

<comp id="1355" class="1005" name="kernel_2_V_load_reg_1355">
<pin_list>
<pin id="1356" dir="0" index="0" bw="18" slack="1"/>
<pin id="1357" dir="1" index="1" bw="18" slack="1"/>
</pin_list>
<bind>
<opset="kernel_2_V_load "/>
</bind>
</comp>

<comp id="1360" class="1005" name="kernel_3_V_load_reg_1360">
<pin_list>
<pin id="1361" dir="0" index="0" bw="18" slack="1"/>
<pin id="1362" dir="1" index="1" bw="18" slack="1"/>
</pin_list>
<bind>
<opset="kernel_3_V_load "/>
</bind>
</comp>

<comp id="1365" class="1005" name="kernel_4_V_load_reg_1365">
<pin_list>
<pin id="1366" dir="0" index="0" bw="18" slack="2"/>
<pin id="1367" dir="1" index="1" bw="18" slack="2"/>
</pin_list>
<bind>
<opset="kernel_4_V_load "/>
</bind>
</comp>

<comp id="1370" class="1005" name="kernel_5_V_load_reg_1370">
<pin_list>
<pin id="1371" dir="0" index="0" bw="18" slack="2"/>
<pin id="1372" dir="1" index="1" bw="18" slack="2"/>
</pin_list>
<bind>
<opset="kernel_5_V_load "/>
</bind>
</comp>

<comp id="1375" class="1005" name="OP1_V_6_i_reg_1375">
<pin_list>
<pin id="1376" dir="0" index="0" bw="41" slack="1"/>
<pin id="1377" dir="1" index="1" bw="41" slack="1"/>
</pin_list>
<bind>
<opset="OP1_V_6_i "/>
</bind>
</comp>

<comp id="1380" class="1005" name="OP2_V_6_i_reg_1380">
<pin_list>
<pin id="1381" dir="0" index="0" bw="41" slack="1"/>
<pin id="1382" dir="1" index="1" bw="41" slack="1"/>
</pin_list>
<bind>
<opset="OP2_V_6_i "/>
</bind>
</comp>

<comp id="1385" class="1005" name="kernel_7_V_load_reg_1385">
<pin_list>
<pin id="1386" dir="0" index="0" bw="18" slack="1"/>
<pin id="1387" dir="1" index="1" bw="18" slack="1"/>
</pin_list>
<bind>
<opset="kernel_7_V_load "/>
</bind>
</comp>

<comp id="1390" class="1005" name="kernel_8_V_load_reg_1390">
<pin_list>
<pin id="1391" dir="0" index="0" bw="18" slack="2"/>
<pin id="1392" dir="1" index="1" bw="18" slack="2"/>
</pin_list>
<bind>
<opset="kernel_8_V_load "/>
</bind>
</comp>

<comp id="1395" class="1005" name="in_image_1_V_load_3_reg_1395">
<pin_list>
<pin id="1396" dir="0" index="0" bw="25" slack="2"/>
<pin id="1397" dir="1" index="1" bw="25" slack="2"/>
</pin_list>
<bind>
<opset="in_image_1_V_load_3 "/>
</bind>
</comp>

<comp id="1400" class="1005" name="i_reg_1400">
<pin_list>
<pin id="1401" dir="0" index="0" bw="9" slack="1"/>
<pin id="1402" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="i "/>
</bind>
</comp>

<comp id="1405" class="1005" name="tmp_i_reg_1405">
<pin_list>
<pin id="1406" dir="0" index="0" bw="1" slack="1"/>
<pin id="1407" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp_i "/>
</bind>
</comp>

<comp id="1410" class="1005" name="exitcond_flatten_reg_1410">
<pin_list>
<pin id="1411" dir="0" index="0" bw="1" slack="1"/>
<pin id="1412" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="exitcond_flatten "/>
</bind>
</comp>

<comp id="1414" class="1005" name="p_Val2_9_i_reg_1414">
<pin_list>
<pin id="1415" dir="0" index="0" bw="41" slack="1"/>
<pin id="1416" dir="1" index="1" bw="41" slack="1"/>
</pin_list>
<bind>
<opset="p_Val2_9_i "/>
</bind>
</comp>

<comp id="1419" class="1005" name="p_Val2_9_1_i_reg_1419">
<pin_list>
<pin id="1420" dir="0" index="0" bw="41" slack="1"/>
<pin id="1421" dir="1" index="1" bw="41" slack="1"/>
</pin_list>
<bind>
<opset="p_Val2_9_1_i "/>
</bind>
</comp>

<comp id="1424" class="1005" name="OP1_V_2_i_reg_1424">
<pin_list>
<pin id="1425" dir="0" index="0" bw="41" slack="1"/>
<pin id="1426" dir="1" index="1" bw="41" slack="1"/>
</pin_list>
<bind>
<opset="OP1_V_2_i "/>
</bind>
</comp>

<comp id="1429" class="1005" name="OP2_V_2_i_reg_1429">
<pin_list>
<pin id="1430" dir="0" index="0" bw="41" slack="1"/>
<pin id="1431" dir="1" index="1" bw="41" slack="1"/>
</pin_list>
<bind>
<opset="OP2_V_2_i "/>
</bind>
</comp>

<comp id="1434" class="1005" name="OP1_V_3_i_reg_1434">
<pin_list>
<pin id="1435" dir="0" index="0" bw="41" slack="1"/>
<pin id="1436" dir="1" index="1" bw="41" slack="1"/>
</pin_list>
<bind>
<opset="OP1_V_3_i "/>
</bind>
</comp>

<comp id="1439" class="1005" name="OP2_V_3_i_reg_1439">
<pin_list>
<pin id="1440" dir="0" index="0" bw="41" slack="1"/>
<pin id="1441" dir="1" index="1" bw="41" slack="1"/>
</pin_list>
<bind>
<opset="OP2_V_3_i "/>
</bind>
</comp>

<comp id="1444" class="1005" name="p_Val2_9_6_i_reg_1444">
<pin_list>
<pin id="1445" dir="0" index="0" bw="41" slack="3"/>
<pin id="1446" dir="1" index="1" bw="41" slack="3"/>
</pin_list>
<bind>
<opset="p_Val2_9_6_i "/>
</bind>
</comp>

<comp id="1449" class="1005" name="OP1_V_7_i_reg_1449">
<pin_list>
<pin id="1450" dir="0" index="0" bw="41" slack="1"/>
<pin id="1451" dir="1" index="1" bw="41" slack="1"/>
</pin_list>
<bind>
<opset="OP1_V_7_i "/>
</bind>
</comp>

<comp id="1454" class="1005" name="OP2_V_7_i_reg_1454">
<pin_list>
<pin id="1455" dir="0" index="0" bw="41" slack="1"/>
<pin id="1456" dir="1" index="1" bw="41" slack="1"/>
</pin_list>
<bind>
<opset="OP2_V_7_i "/>
</bind>
</comp>

<comp id="1459" class="1005" name="p_Val2_9_2_i_reg_1459">
<pin_list>
<pin id="1460" dir="0" index="0" bw="41" slack="1"/>
<pin id="1461" dir="1" index="1" bw="41" slack="1"/>
</pin_list>
<bind>
<opset="p_Val2_9_2_i "/>
</bind>
</comp>

<comp id="1464" class="1005" name="p_Val2_9_3_i_reg_1464">
<pin_list>
<pin id="1465" dir="0" index="0" bw="41" slack="1"/>
<pin id="1466" dir="1" index="1" bw="41" slack="1"/>
</pin_list>
<bind>
<opset="p_Val2_9_3_i "/>
</bind>
</comp>

<comp id="1469" class="1005" name="OP1_V_4_i_reg_1469">
<pin_list>
<pin id="1470" dir="0" index="0" bw="41" slack="1"/>
<pin id="1471" dir="1" index="1" bw="41" slack="1"/>
</pin_list>
<bind>
<opset="OP1_V_4_i "/>
</bind>
</comp>

<comp id="1474" class="1005" name="OP2_V_4_i_reg_1474">
<pin_list>
<pin id="1475" dir="0" index="0" bw="41" slack="1"/>
<pin id="1476" dir="1" index="1" bw="41" slack="1"/>
</pin_list>
<bind>
<opset="OP2_V_4_i "/>
</bind>
</comp>

<comp id="1479" class="1005" name="OP1_V_5_i_reg_1479">
<pin_list>
<pin id="1480" dir="0" index="0" bw="41" slack="1"/>
<pin id="1481" dir="1" index="1" bw="41" slack="1"/>
</pin_list>
<bind>
<opset="OP1_V_5_i "/>
</bind>
</comp>

<comp id="1484" class="1005" name="OP2_V_5_i_reg_1484">
<pin_list>
<pin id="1485" dir="0" index="0" bw="41" slack="1"/>
<pin id="1486" dir="1" index="1" bw="41" slack="1"/>
</pin_list>
<bind>
<opset="OP2_V_5_i "/>
</bind>
</comp>

<comp id="1489" class="1005" name="p_Val2_9_7_i_reg_1489">
<pin_list>
<pin id="1490" dir="0" index="0" bw="41" slack="2"/>
<pin id="1491" dir="1" index="1" bw="41" slack="2"/>
</pin_list>
<bind>
<opset="p_Val2_9_7_i "/>
</bind>
</comp>

<comp id="1494" class="1005" name="OP1_V_8_i_reg_1494">
<pin_list>
<pin id="1495" dir="0" index="0" bw="41" slack="1"/>
<pin id="1496" dir="1" index="1" bw="41" slack="1"/>
</pin_list>
<bind>
<opset="OP1_V_8_i "/>
</bind>
</comp>

<comp id="1499" class="1005" name="OP2_V_8_i_reg_1499">
<pin_list>
<pin id="1500" dir="0" index="0" bw="41" slack="1"/>
<pin id="1501" dir="1" index="1" bw="41" slack="1"/>
</pin_list>
<bind>
<opset="OP2_V_8_i "/>
</bind>
</comp>

<comp id="1504" class="1005" name="tmp1_reg_1504">
<pin_list>
<pin id="1505" dir="0" index="0" bw="48" slack="1"/>
<pin id="1506" dir="1" index="1" bw="48" slack="1"/>
</pin_list>
<bind>
<opset="tmp1 "/>
</bind>
</comp>

<comp id="1509" class="1005" name="indvar_flatten_next_reg_1509">
<pin_list>
<pin id="1510" dir="0" index="0" bw="10" slack="1"/>
<pin id="1511" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="indvar_flatten_next "/>
</bind>
</comp>

<comp id="1514" class="1005" name="p_Val2_9_4_i_reg_1514">
<pin_list>
<pin id="1515" dir="0" index="0" bw="41" slack="1"/>
<pin id="1516" dir="1" index="1" bw="41" slack="1"/>
</pin_list>
<bind>
<opset="p_Val2_9_4_i "/>
</bind>
</comp>

<comp id="1519" class="1005" name="p_Val2_9_5_i_reg_1519">
<pin_list>
<pin id="1520" dir="0" index="0" bw="41" slack="1"/>
<pin id="1521" dir="1" index="1" bw="41" slack="1"/>
</pin_list>
<bind>
<opset="p_Val2_9_5_i "/>
</bind>
</comp>

<comp id="1524" class="1005" name="p_Val2_9_8_i_reg_1524">
<pin_list>
<pin id="1525" dir="0" index="0" bw="41" slack="1"/>
<pin id="1526" dir="1" index="1" bw="41" slack="1"/>
</pin_list>
<bind>
<opset="p_Val2_9_8_i "/>
</bind>
</comp>

<comp id="1529" class="1005" name="tmp_reg_1529">
<pin_list>
<pin id="1530" dir="0" index="0" bw="48" slack="2"/>
<pin id="1531" dir="1" index="1" bw="48" slack="2"/>
</pin_list>
<bind>
<opset="tmp "/>
</bind>
</comp>

<comp id="1534" class="1005" name="bias_0_V_read_reg_1534">
<pin_list>
<pin id="1535" dir="0" index="0" bw="48" slack="1"/>
<pin id="1536" dir="1" index="1" bw="48" slack="1"/>
</pin_list>
<bind>
<opset="bias_0_V_read "/>
</bind>
</comp>

<comp id="1539" class="1005" name="bias_1_V_read_reg_1539">
<pin_list>
<pin id="1540" dir="0" index="0" bw="48" slack="1"/>
<pin id="1541" dir="1" index="1" bw="48" slack="1"/>
</pin_list>
<bind>
<opset="bias_1_V_read "/>
</bind>
</comp>

<comp id="1544" class="1005" name="bias_2_V_read_reg_1544">
<pin_list>
<pin id="1545" dir="0" index="0" bw="48" slack="1"/>
<pin id="1546" dir="1" index="1" bw="48" slack="1"/>
</pin_list>
<bind>
<opset="bias_2_V_read "/>
</bind>
</comp>

<comp id="1549" class="1005" name="bias_3_V_read_reg_1549">
<pin_list>
<pin id="1550" dir="0" index="0" bw="48" slack="1"/>
<pin id="1551" dir="1" index="1" bw="48" slack="1"/>
</pin_list>
<bind>
<opset="bias_3_V_read "/>
</bind>
</comp>

<comp id="1554" class="1005" name="tmp4_reg_1554">
<pin_list>
<pin id="1555" dir="0" index="0" bw="48" slack="1"/>
<pin id="1556" dir="1" index="1" bw="48" slack="1"/>
</pin_list>
<bind>
<opset="tmp4 "/>
</bind>
</comp>

<comp id="1559" class="1005" name="tmp5_reg_1559">
<pin_list>
<pin id="1560" dir="0" index="0" bw="48" slack="1"/>
<pin id="1561" dir="1" index="1" bw="48" slack="1"/>
</pin_list>
<bind>
<opset="tmp5 "/>
</bind>
</comp>

<comp id="1564" class="1005" name="x_i_mid2_reg_1564">
<pin_list>
<pin id="1565" dir="0" index="0" bw="32" slack="1"/>
<pin id="1566" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="x_i_mid2 "/>
</bind>
</comp>

<comp id="1570" class="1005" name="y_i_mid2_reg_1570">
<pin_list>
<pin id="1571" dir="0" index="0" bw="32" slack="1"/>
<pin id="1572" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="y_i_mid2 "/>
</bind>
</comp>

<comp id="1575" class="1005" name="tmp_76_8_i_reg_1575">
<pin_list>
<pin id="1576" dir="0" index="0" bw="48" slack="1"/>
<pin id="1577" dir="1" index="1" bw="48" slack="1"/>
</pin_list>
<bind>
<opset="tmp_76_8_i "/>
</bind>
</comp>

<comp id="1586" class="1005" name="arrayNo_cast_i_reg_1586">
<pin_list>
<pin id="1587" dir="0" index="0" bw="31" slack="1"/>
<pin id="1588" dir="1" index="1" bw="31" slack="2147483647"/>
</pin_list>
<bind>
<opset="arrayNo_cast_i "/>
</bind>
</comp>

<comp id="1590" class="1005" name="tmp_65_reg_1590">
<pin_list>
<pin id="1591" dir="0" index="0" bw="8" slack="1"/>
<pin id="1592" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="tmp_65 "/>
</bind>
</comp>

<comp id="1595" class="1005" name="p_x_1_8_i_reg_1595">
<pin_list>
<pin id="1596" dir="0" index="0" bw="32" slack="1"/>
<pin id="1597" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="p_x_1_8_i "/>
</bind>
</comp>

<comp id="1600" class="1005" name="p_8_i_reg_1600">
<pin_list>
<pin id="1601" dir="0" index="0" bw="32" slack="1"/>
<pin id="1602" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="p_8_i "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="154"><net_src comp="92" pin="0"/><net_sink comp="150" pin=0"/></net>

<net id="155"><net_src comp="22" pin="0"/><net_sink comp="150" pin=1"/></net>

<net id="160"><net_src comp="92" pin="0"/><net_sink comp="156" pin=0"/></net>

<net id="161"><net_src comp="24" pin="0"/><net_sink comp="156" pin=1"/></net>

<net id="166"><net_src comp="92" pin="0"/><net_sink comp="162" pin=0"/></net>

<net id="167"><net_src comp="26" pin="0"/><net_sink comp="162" pin=1"/></net>

<net id="172"><net_src comp="92" pin="0"/><net_sink comp="168" pin=0"/></net>

<net id="173"><net_src comp="28" pin="0"/><net_sink comp="168" pin=1"/></net>

<net id="179"><net_src comp="0" pin="0"/><net_sink comp="174" pin=0"/></net>

<net id="180"><net_src comp="64" pin="0"/><net_sink comp="174" pin=1"/></net>

<net id="186"><net_src comp="0" pin="0"/><net_sink comp="181" pin=0"/></net>

<net id="187"><net_src comp="64" pin="0"/><net_sink comp="181" pin=1"/></net>

<net id="193"><net_src comp="2" pin="0"/><net_sink comp="188" pin=0"/></net>

<net id="194"><net_src comp="64" pin="0"/><net_sink comp="188" pin=1"/></net>

<net id="200"><net_src comp="2" pin="0"/><net_sink comp="195" pin=0"/></net>

<net id="201"><net_src comp="64" pin="0"/><net_sink comp="195" pin=1"/></net>

<net id="207"><net_src comp="4" pin="0"/><net_sink comp="202" pin=0"/></net>

<net id="208"><net_src comp="64" pin="0"/><net_sink comp="202" pin=1"/></net>

<net id="214"><net_src comp="202" pin="3"/><net_sink comp="209" pin=0"/></net>

<net id="220"><net_src comp="174" pin="3"/><net_sink comp="215" pin=0"/></net>

<net id="226"><net_src comp="6" pin="0"/><net_sink comp="221" pin=0"/></net>

<net id="227"><net_src comp="64" pin="0"/><net_sink comp="221" pin=1"/></net>

<net id="233"><net_src comp="221" pin="3"/><net_sink comp="228" pin=0"/></net>

<net id="238"><net_src comp="181" pin="3"/><net_sink comp="215" pin=2"/></net>

<net id="244"><net_src comp="16" pin="0"/><net_sink comp="239" pin=0"/></net>

<net id="245"><net_src comp="64" pin="0"/><net_sink comp="239" pin=1"/></net>

<net id="251"><net_src comp="239" pin="3"/><net_sink comp="246" pin=0"/></net>

<net id="257"><net_src comp="188" pin="3"/><net_sink comp="252" pin=0"/></net>

<net id="262"><net_src comp="195" pin="3"/><net_sink comp="252" pin=2"/></net>

<net id="268"><net_src comp="0" pin="0"/><net_sink comp="263" pin=0"/></net>

<net id="269"><net_src comp="64" pin="0"/><net_sink comp="263" pin=1"/></net>

<net id="275"><net_src comp="0" pin="0"/><net_sink comp="270" pin=0"/></net>

<net id="276"><net_src comp="64" pin="0"/><net_sink comp="270" pin=1"/></net>

<net id="282"><net_src comp="2" pin="0"/><net_sink comp="277" pin=0"/></net>

<net id="283"><net_src comp="64" pin="0"/><net_sink comp="277" pin=1"/></net>

<net id="289"><net_src comp="2" pin="0"/><net_sink comp="284" pin=0"/></net>

<net id="290"><net_src comp="64" pin="0"/><net_sink comp="284" pin=1"/></net>

<net id="296"><net_src comp="8" pin="0"/><net_sink comp="291" pin=0"/></net>

<net id="297"><net_src comp="64" pin="0"/><net_sink comp="291" pin=1"/></net>

<net id="303"><net_src comp="291" pin="3"/><net_sink comp="298" pin=0"/></net>

<net id="304"><net_src comp="263" pin="3"/><net_sink comp="215" pin=0"/></net>

<net id="310"><net_src comp="10" pin="0"/><net_sink comp="305" pin=0"/></net>

<net id="311"><net_src comp="64" pin="0"/><net_sink comp="305" pin=1"/></net>

<net id="317"><net_src comp="305" pin="3"/><net_sink comp="312" pin=0"/></net>

<net id="318"><net_src comp="270" pin="3"/><net_sink comp="215" pin=2"/></net>

<net id="324"><net_src comp="12" pin="0"/><net_sink comp="319" pin=0"/></net>

<net id="325"><net_src comp="64" pin="0"/><net_sink comp="319" pin=1"/></net>

<net id="331"><net_src comp="319" pin="3"/><net_sink comp="326" pin=0"/></net>

<net id="337"><net_src comp="14" pin="0"/><net_sink comp="332" pin=0"/></net>

<net id="338"><net_src comp="64" pin="0"/><net_sink comp="332" pin=1"/></net>

<net id="344"><net_src comp="332" pin="3"/><net_sink comp="339" pin=0"/></net>

<net id="345"><net_src comp="277" pin="3"/><net_sink comp="252" pin=0"/></net>

<net id="351"><net_src comp="18" pin="0"/><net_sink comp="346" pin=0"/></net>

<net id="352"><net_src comp="64" pin="0"/><net_sink comp="346" pin=1"/></net>

<net id="358"><net_src comp="346" pin="3"/><net_sink comp="353" pin=0"/></net>

<net id="364"><net_src comp="20" pin="0"/><net_sink comp="359" pin=0"/></net>

<net id="365"><net_src comp="64" pin="0"/><net_sink comp="359" pin=1"/></net>

<net id="371"><net_src comp="359" pin="3"/><net_sink comp="366" pin=0"/></net>

<net id="372"><net_src comp="284" pin="3"/><net_sink comp="252" pin=2"/></net>

<net id="378"><net_src comp="0" pin="0"/><net_sink comp="373" pin=0"/></net>

<net id="379"><net_src comp="64" pin="0"/><net_sink comp="373" pin=1"/></net>

<net id="380"><net_src comp="373" pin="3"/><net_sink comp="215" pin=0"/></net>

<net id="386"><net_src comp="30" pin="0"/><net_sink comp="381" pin=0"/></net>

<net id="387"><net_src comp="64" pin="0"/><net_sink comp="381" pin=1"/></net>

<net id="393"><net_src comp="32" pin="0"/><net_sink comp="388" pin=0"/></net>

<net id="394"><net_src comp="64" pin="0"/><net_sink comp="388" pin=1"/></net>

<net id="400"><net_src comp="34" pin="0"/><net_sink comp="395" pin=0"/></net>

<net id="401"><net_src comp="64" pin="0"/><net_sink comp="395" pin=1"/></net>

<net id="407"><net_src comp="36" pin="0"/><net_sink comp="402" pin=0"/></net>

<net id="408"><net_src comp="64" pin="0"/><net_sink comp="402" pin=1"/></net>

<net id="414"><net_src comp="38" pin="0"/><net_sink comp="409" pin=0"/></net>

<net id="415"><net_src comp="64" pin="0"/><net_sink comp="409" pin=1"/></net>

<net id="421"><net_src comp="40" pin="0"/><net_sink comp="416" pin=0"/></net>

<net id="422"><net_src comp="64" pin="0"/><net_sink comp="416" pin=1"/></net>

<net id="428"><net_src comp="42" pin="0"/><net_sink comp="423" pin=0"/></net>

<net id="429"><net_src comp="64" pin="0"/><net_sink comp="423" pin=1"/></net>

<net id="435"><net_src comp="416" pin="3"/><net_sink comp="430" pin=0"/></net>

<net id="441"><net_src comp="409" pin="3"/><net_sink comp="436" pin=0"/></net>

<net id="447"><net_src comp="402" pin="3"/><net_sink comp="442" pin=0"/></net>

<net id="453"><net_src comp="395" pin="3"/><net_sink comp="448" pin=0"/></net>

<net id="459"><net_src comp="388" pin="3"/><net_sink comp="454" pin=0"/></net>

<net id="465"><net_src comp="381" pin="3"/><net_sink comp="460" pin=0"/></net>

<net id="471"><net_src comp="423" pin="3"/><net_sink comp="466" pin=0"/></net>

<net id="475"><net_src comp="56" pin="0"/><net_sink comp="472" pin=0"/></net>

<net id="484"><net_src comp="472" pin="1"/><net_sink comp="476" pin=0"/></net>

<net id="485"><net_src comp="472" pin="1"/><net_sink comp="476" pin=4"/></net>

<net id="486"><net_src comp="476" pin="6"/><net_sink comp="472" pin=0"/></net>

<net id="490"><net_src comp="58" pin="0"/><net_sink comp="487" pin=0"/></net>

<net id="499"><net_src comp="487" pin="1"/><net_sink comp="491" pin=0"/></net>

<net id="500"><net_src comp="487" pin="1"/><net_sink comp="491" pin=4"/></net>

<net id="504"><net_src comp="60" pin="0"/><net_sink comp="501" pin=0"/></net>

<net id="513"><net_src comp="501" pin="1"/><net_sink comp="505" pin=0"/></net>

<net id="514"><net_src comp="501" pin="1"/><net_sink comp="505" pin=4"/></net>

<net id="518"><net_src comp="72" pin="0"/><net_sink comp="515" pin=0"/></net>

<net id="527"><net_src comp="515" pin="1"/><net_sink comp="519" pin=0"/></net>

<net id="528"><net_src comp="72" pin="0"/><net_sink comp="519" pin=4"/></net>

<net id="529"><net_src comp="519" pin="6"/><net_sink comp="515" pin=0"/></net>

<net id="533"><net_src comp="88" pin="0"/><net_sink comp="530" pin=0"/></net>

<net id="534"><net_src comp="56" pin="0"/><net_sink comp="530" pin=0"/></net>

<net id="543"><net_src comp="530" pin="1"/><net_sink comp="535" pin=0"/></net>

<net id="544"><net_src comp="530" pin="1"/><net_sink comp="535" pin=2"/></net>

<net id="545"><net_src comp="530" pin="1"/><net_sink comp="535" pin=4"/></net>

<net id="546"><net_src comp="535" pin="6"/><net_sink comp="530" pin=0"/></net>

<net id="550"><net_src comp="90" pin="0"/><net_sink comp="547" pin=0"/></net>

<net id="559"><net_src comp="547" pin="1"/><net_sink comp="551" pin=0"/></net>

<net id="560"><net_src comp="547" pin="1"/><net_sink comp="551" pin=4"/></net>

<net id="561"><net_src comp="551" pin="6"/><net_sink comp="547" pin=0"/></net>

<net id="565"><net_src comp="90" pin="0"/><net_sink comp="562" pin=0"/></net>

<net id="574"><net_src comp="562" pin="1"/><net_sink comp="566" pin=0"/></net>

<net id="575"><net_src comp="562" pin="1"/><net_sink comp="566" pin=4"/></net>

<net id="576"><net_src comp="566" pin="6"/><net_sink comp="562" pin=0"/></net>

<net id="580"><net_src comp="90" pin="0"/><net_sink comp="577" pin=0"/></net>

<net id="589"><net_src comp="577" pin="1"/><net_sink comp="581" pin=0"/></net>

<net id="590"><net_src comp="577" pin="1"/><net_sink comp="581" pin=4"/></net>

<net id="591"><net_src comp="581" pin="6"/><net_sink comp="577" pin=0"/></net>

<net id="595"><net_src comp="90" pin="0"/><net_sink comp="592" pin=0"/></net>

<net id="604"><net_src comp="592" pin="1"/><net_sink comp="596" pin=0"/></net>

<net id="605"><net_src comp="592" pin="1"/><net_sink comp="596" pin=4"/></net>

<net id="606"><net_src comp="596" pin="6"/><net_sink comp="592" pin=0"/></net>

<net id="610"><net_src comp="48" pin="0"/><net_sink comp="607" pin=0"/></net>

<net id="619"><net_src comp="607" pin="1"/><net_sink comp="611" pin=0"/></net>

<net id="620"><net_src comp="607" pin="1"/><net_sink comp="611" pin=4"/></net>

<net id="624"><net_src comp="48" pin="0"/><net_sink comp="621" pin=0"/></net>

<net id="633"><net_src comp="621" pin="1"/><net_sink comp="625" pin=0"/></net>

<net id="634"><net_src comp="621" pin="1"/><net_sink comp="625" pin=4"/></net>

<net id="638"><net_src comp="635" pin="1"/><net_sink comp="551" pin=2"/></net>

<net id="645"><net_src comp="547" pin="1"/><net_sink comp="639" pin=2"/></net>

<net id="646"><net_src comp="639" pin="4"/><net_sink comp="635" pin=0"/></net>

<net id="650"><net_src comp="647" pin="1"/><net_sink comp="566" pin=2"/></net>

<net id="657"><net_src comp="562" pin="1"/><net_sink comp="651" pin=2"/></net>

<net id="658"><net_src comp="651" pin="4"/><net_sink comp="647" pin=0"/></net>

<net id="662"><net_src comp="659" pin="1"/><net_sink comp="581" pin=2"/></net>

<net id="669"><net_src comp="577" pin="1"/><net_sink comp="663" pin=2"/></net>

<net id="670"><net_src comp="663" pin="4"/><net_sink comp="659" pin=0"/></net>

<net id="674"><net_src comp="671" pin="1"/><net_sink comp="596" pin=2"/></net>

<net id="681"><net_src comp="592" pin="1"/><net_sink comp="675" pin=2"/></net>

<net id="682"><net_src comp="675" pin="4"/><net_sink comp="671" pin=0"/></net>

<net id="686"><net_src comp="215" pin="3"/><net_sink comp="683" pin=0"/></net>

<net id="690"><net_src comp="215" pin="7"/><net_sink comp="687" pin=0"/></net>

<net id="694"><net_src comp="252" pin="3"/><net_sink comp="691" pin=0"/></net>

<net id="699"><net_src comp="62" pin="0"/><net_sink comp="695" pin=0"/></net>

<net id="700"><net_src comp="505" pin="6"/><net_sink comp="695" pin=1"/></net>

<net id="706"><net_src comp="476" pin="6"/><net_sink comp="701" pin=0"/></net>

<net id="707"><net_src comp="58" pin="0"/><net_sink comp="701" pin=1"/></net>

<net id="708"><net_src comp="491" pin="6"/><net_sink comp="701" pin=2"/></net>

<net id="714"><net_src comp="476" pin="6"/><net_sink comp="709" pin=0"/></net>

<net id="715"><net_src comp="695" pin="2"/><net_sink comp="709" pin=1"/></net>

<net id="716"><net_src comp="505" pin="6"/><net_sink comp="709" pin=2"/></net>

<net id="720"><net_src comp="709" pin="3"/><net_sink comp="717" pin=0"/></net>

<net id="721"><net_src comp="717" pin="1"/><net_sink comp="202" pin=2"/></net>

<net id="722"><net_src comp="717" pin="1"/><net_sink comp="221" pin=2"/></net>

<net id="723"><net_src comp="717" pin="1"/><net_sink comp="239" pin=2"/></net>

<net id="727"><net_src comp="701" pin="3"/><net_sink comp="724" pin=0"/></net>

<net id="728"><net_src comp="724" pin="1"/><net_sink comp="174" pin=2"/></net>

<net id="732"><net_src comp="701" pin="3"/><net_sink comp="729" pin=0"/></net>

<net id="737"><net_src comp="66" pin="0"/><net_sink comp="733" pin=0"/></net>

<net id="738"><net_src comp="729" pin="1"/><net_sink comp="733" pin=1"/></net>

<net id="742"><net_src comp="733" pin="2"/><net_sink comp="739" pin=0"/></net>

<net id="743"><net_src comp="739" pin="1"/><net_sink comp="181" pin=2"/></net>

<net id="744"><net_src comp="739" pin="1"/><net_sink comp="188" pin=2"/></net>

<net id="749"><net_src comp="68" pin="0"/><net_sink comp="745" pin=0"/></net>

<net id="750"><net_src comp="729" pin="1"/><net_sink comp="745" pin=1"/></net>

<net id="754"><net_src comp="745" pin="2"/><net_sink comp="751" pin=0"/></net>

<net id="755"><net_src comp="751" pin="1"/><net_sink comp="195" pin=2"/></net>

<net id="759"><net_src comp="709" pin="3"/><net_sink comp="756" pin=0"/></net>

<net id="767"><net_src comp="70" pin="0"/><net_sink comp="763" pin=0"/></net>

<net id="768"><net_src comp="760" pin="1"/><net_sink comp="763" pin=1"/></net>

<net id="772"><net_src comp="763" pin="2"/><net_sink comp="769" pin=0"/></net>

<net id="773"><net_src comp="769" pin="1"/><net_sink comp="270" pin=2"/></net>

<net id="774"><net_src comp="769" pin="1"/><net_sink comp="284" pin=2"/></net>

<net id="779"><net_src comp="74" pin="0"/><net_sink comp="775" pin=0"/></net>

<net id="783"><net_src comp="775" pin="2"/><net_sink comp="780" pin=0"/></net>

<net id="784"><net_src comp="780" pin="1"/><net_sink comp="373" pin=2"/></net>

<net id="791"><net_src comp="683" pin="1"/><net_sink comp="788" pin=0"/></net>

<net id="798"><net_src comp="687" pin="1"/><net_sink comp="795" pin=0"/></net>

<net id="805"><net_src comp="691" pin="1"/><net_sink comp="802" pin=0"/></net>

<net id="810"><net_src comp="76" pin="0"/><net_sink comp="806" pin=1"/></net>

<net id="815"><net_src comp="806" pin="2"/><net_sink comp="811" pin=0"/></net>

<net id="816"><net_src comp="78" pin="0"/><net_sink comp="811" pin=1"/></net>

<net id="821"><net_src comp="519" pin="6"/><net_sink comp="817" pin=0"/></net>

<net id="822"><net_src comp="80" pin="0"/><net_sink comp="817" pin=1"/></net>

<net id="829"><net_src comp="683" pin="1"/><net_sink comp="826" pin=0"/></net>

<net id="836"><net_src comp="687" pin="1"/><net_sink comp="833" pin=0"/></net>

<net id="848"><net_src comp="82" pin="0"/><net_sink comp="843" pin=0"/></net>

<net id="849"><net_src comp="84" pin="0"/><net_sink comp="843" pin=2"/></net>

<net id="855"><net_src comp="82" pin="0"/><net_sink comp="850" pin=0"/></net>

<net id="856"><net_src comp="84" pin="0"/><net_sink comp="850" pin=2"/></net>

<net id="863"><net_src comp="683" pin="1"/><net_sink comp="860" pin=0"/></net>

<net id="870"><net_src comp="691" pin="1"/><net_sink comp="867" pin=0"/></net>

<net id="881"><net_src comp="850" pin="3"/><net_sink comp="877" pin=0"/></net>

<net id="882"><net_src comp="843" pin="3"/><net_sink comp="877" pin=1"/></net>

<net id="887"><net_src comp="86" pin="0"/><net_sink comp="883" pin=0"/></net>

<net id="888"><net_src comp="515" pin="1"/><net_sink comp="883" pin=1"/></net>

<net id="894"><net_src comp="82" pin="0"/><net_sink comp="889" pin=0"/></net>

<net id="895"><net_src comp="84" pin="0"/><net_sink comp="889" pin=2"/></net>

<net id="901"><net_src comp="82" pin="0"/><net_sink comp="896" pin=0"/></net>

<net id="902"><net_src comp="84" pin="0"/><net_sink comp="896" pin=2"/></net>

<net id="907"><net_src comp="896" pin="3"/><net_sink comp="903" pin=0"/></net>

<net id="908"><net_src comp="889" pin="3"/><net_sink comp="903" pin=1"/></net>

<net id="913"><net_src comp="903" pin="2"/><net_sink comp="909" pin=1"/></net>

<net id="919"><net_src comp="82" pin="0"/><net_sink comp="914" pin=0"/></net>

<net id="920"><net_src comp="84" pin="0"/><net_sink comp="914" pin=2"/></net>

<net id="926"><net_src comp="82" pin="0"/><net_sink comp="921" pin=0"/></net>

<net id="927"><net_src comp="84" pin="0"/><net_sink comp="921" pin=2"/></net>

<net id="933"><net_src comp="82" pin="0"/><net_sink comp="928" pin=0"/></net>

<net id="934"><net_src comp="84" pin="0"/><net_sink comp="928" pin=2"/></net>

<net id="940"><net_src comp="82" pin="0"/><net_sink comp="935" pin=0"/></net>

<net id="941"><net_src comp="84" pin="0"/><net_sink comp="935" pin=2"/></net>

<net id="947"><net_src comp="82" pin="0"/><net_sink comp="942" pin=0"/></net>

<net id="948"><net_src comp="84" pin="0"/><net_sink comp="942" pin=2"/></net>

<net id="953"><net_src comp="921" pin="3"/><net_sink comp="949" pin=0"/></net>

<net id="954"><net_src comp="914" pin="3"/><net_sink comp="949" pin=1"/></net>

<net id="959"><net_src comp="942" pin="3"/><net_sink comp="955" pin=0"/></net>

<net id="960"><net_src comp="935" pin="3"/><net_sink comp="955" pin=1"/></net>

<net id="965"><net_src comp="928" pin="3"/><net_sink comp="961" pin=0"/></net>

<net id="966"><net_src comp="955" pin="2"/><net_sink comp="961" pin=1"/></net>

<net id="972"><net_src comp="472" pin="1"/><net_sink comp="967" pin=0"/></net>

<net id="973"><net_src comp="48" pin="0"/><net_sink comp="967" pin=1"/></net>

<net id="974"><net_src comp="625" pin="6"/><net_sink comp="967" pin=2"/></net>

<net id="980"><net_src comp="472" pin="1"/><net_sink comp="975" pin=0"/></net>

<net id="981"><net_src comp="48" pin="0"/><net_sink comp="975" pin=1"/></net>

<net id="982"><net_src comp="611" pin="6"/><net_sink comp="975" pin=2"/></net>

<net id="991"><net_src comp="983" pin="2"/><net_sink comp="987" pin=1"/></net>

<net id="995"><net_src comp="975" pin="3"/><net_sink comp="992" pin=0"/></net>

<net id="1001"><net_src comp="94" pin="0"/><net_sink comp="996" pin=0"/></net>

<net id="1002"><net_src comp="987" pin="2"/><net_sink comp="996" pin=1"/></net>

<net id="1003"><net_src comp="96" pin="0"/><net_sink comp="996" pin=2"/></net>

<net id="1012"><net_src comp="98" pin="0"/><net_sink comp="1004" pin=0"/></net>

<net id="1013"><net_src comp="675" pin="4"/><net_sink comp="1004" pin=1"/></net>

<net id="1014"><net_src comp="663" pin="4"/><net_sink comp="1004" pin=2"/></net>

<net id="1015"><net_src comp="651" pin="4"/><net_sink comp="1004" pin=3"/></net>

<net id="1016"><net_src comp="639" pin="4"/><net_sink comp="1004" pin=4"/></net>

<net id="1020"><net_src comp="1004" pin="6"/><net_sink comp="1017" pin=0"/></net>

<net id="1025"><net_src comp="1017" pin="1"/><net_sink comp="1021" pin=0"/></net>

<net id="1026"><net_src comp="996" pin="3"/><net_sink comp="1021" pin=1"/></net>

<net id="1033"><net_src comp="100" pin="0"/><net_sink comp="1027" pin=0"/></net>

<net id="1034"><net_src comp="1021" pin="2"/><net_sink comp="1027" pin=1"/></net>

<net id="1035"><net_src comp="52" pin="0"/><net_sink comp="1027" pin=2"/></net>

<net id="1036"><net_src comp="102" pin="0"/><net_sink comp="1027" pin=3"/></net>

<net id="1043"><net_src comp="104" pin="0"/><net_sink comp="1037" pin=0"/></net>

<net id="1044"><net_src comp="967" pin="3"/><net_sink comp="1037" pin=1"/></net>

<net id="1045"><net_src comp="106" pin="0"/><net_sink comp="1037" pin=2"/></net>

<net id="1046"><net_src comp="108" pin="0"/><net_sink comp="1037" pin=3"/></net>

<net id="1050"><net_src comp="967" pin="3"/><net_sink comp="1047" pin=0"/></net>

<net id="1057"><net_src comp="110" pin="0"/><net_sink comp="1051" pin=0"/></net>

<net id="1058"><net_src comp="1047" pin="1"/><net_sink comp="1051" pin=2"/></net>

<net id="1059"><net_src comp="112" pin="0"/><net_sink comp="1051" pin=3"/></net>

<net id="1066"><net_src comp="114" pin="0"/><net_sink comp="1060" pin=0"/></net>

<net id="1067"><net_src comp="1047" pin="1"/><net_sink comp="1060" pin=2"/></net>

<net id="1068"><net_src comp="56" pin="0"/><net_sink comp="1060" pin=3"/></net>

<net id="1072"><net_src comp="1060" pin="4"/><net_sink comp="1069" pin=0"/></net>

<net id="1077"><net_src comp="1051" pin="4"/><net_sink comp="1073" pin=0"/></net>

<net id="1078"><net_src comp="1069" pin="1"/><net_sink comp="1073" pin=1"/></net>

<net id="1083"><net_src comp="1073" pin="2"/><net_sink comp="1079" pin=0"/></net>

<net id="1084"><net_src comp="992" pin="1"/><net_sink comp="1079" pin=1"/></net>

<net id="1088"><net_src comp="1085" pin="1"/><net_sink comp="381" pin=2"/></net>

<net id="1089"><net_src comp="1085" pin="1"/><net_sink comp="388" pin=2"/></net>

<net id="1090"><net_src comp="1085" pin="1"/><net_sink comp="395" pin=2"/></net>

<net id="1091"><net_src comp="1085" pin="1"/><net_sink comp="402" pin=2"/></net>

<net id="1092"><net_src comp="1085" pin="1"/><net_sink comp="409" pin=2"/></net>

<net id="1093"><net_src comp="1085" pin="1"/><net_sink comp="416" pin=2"/></net>

<net id="1094"><net_src comp="1085" pin="1"/><net_sink comp="423" pin=2"/></net>

<net id="1099"><net_src comp="106" pin="0"/><net_sink comp="1095" pin=1"/></net>

<net id="1104"><net_src comp="1095" pin="2"/><net_sink comp="1100" pin=0"/></net>

<net id="1105"><net_src comp="146" pin="0"/><net_sink comp="1100" pin=1"/></net>

<net id="1110"><net_src comp="106" pin="0"/><net_sink comp="1106" pin=1"/></net>

<net id="1116"><net_src comp="1100" pin="2"/><net_sink comp="1111" pin=0"/></net>

<net id="1117"><net_src comp="1106" pin="2"/><net_sink comp="1111" pin=1"/></net>

<net id="1123"><net_src comp="1100" pin="2"/><net_sink comp="1118" pin=0"/></net>

<net id="1124"><net_src comp="48" pin="0"/><net_sink comp="1118" pin=1"/></net>

<net id="1125"><net_src comp="1095" pin="2"/><net_sink comp="1118" pin=2"/></net>

<net id="1132"><net_src comp="785" pin="1"/><net_sink comp="1128" pin=0"/></net>

<net id="1133"><net_src comp="788" pin="1"/><net_sink comp="1128" pin=1"/></net>

<net id="1138"><net_src comp="792" pin="1"/><net_sink comp="1134" pin=0"/></net>

<net id="1139"><net_src comp="795" pin="1"/><net_sink comp="1134" pin=1"/></net>

<net id="1144"><net_src comp="799" pin="1"/><net_sink comp="1140" pin=0"/></net>

<net id="1145"><net_src comp="802" pin="1"/><net_sink comp="1140" pin=1"/></net>

<net id="1150"><net_src comp="823" pin="1"/><net_sink comp="1146" pin=0"/></net>

<net id="1151"><net_src comp="826" pin="1"/><net_sink comp="1146" pin=1"/></net>

<net id="1156"><net_src comp="830" pin="1"/><net_sink comp="1152" pin=0"/></net>

<net id="1157"><net_src comp="833" pin="1"/><net_sink comp="1152" pin=1"/></net>

<net id="1162"><net_src comp="837" pin="1"/><net_sink comp="1158" pin=0"/></net>

<net id="1163"><net_src comp="840" pin="1"/><net_sink comp="1158" pin=1"/></net>

<net id="1168"><net_src comp="857" pin="1"/><net_sink comp="1164" pin=0"/></net>

<net id="1169"><net_src comp="860" pin="1"/><net_sink comp="1164" pin=1"/></net>

<net id="1174"><net_src comp="864" pin="1"/><net_sink comp="1170" pin=0"/></net>

<net id="1175"><net_src comp="867" pin="1"/><net_sink comp="1170" pin=1"/></net>

<net id="1180"><net_src comp="871" pin="1"/><net_sink comp="1176" pin=0"/></net>

<net id="1181"><net_src comp="874" pin="1"/><net_sink comp="1176" pin=1"/></net>

<net id="1185"><net_src comp="701" pin="3"/><net_sink comp="1182" pin=0"/></net>

<net id="1186"><net_src comp="1182" pin="1"/><net_sink comp="760" pin=0"/></net>

<net id="1187"><net_src comp="1182" pin="1"/><net_sink comp="806" pin=0"/></net>

<net id="1191"><net_src comp="709" pin="3"/><net_sink comp="1188" pin=0"/></net>

<net id="1192"><net_src comp="1188" pin="1"/><net_sink comp="505" pin=2"/></net>

<net id="1193"><net_src comp="1188" pin="1"/><net_sink comp="1051" pin=1"/></net>

<net id="1194"><net_src comp="1188" pin="1"/><net_sink comp="1060" pin=1"/></net>

<net id="1198"><net_src comp="717" pin="1"/><net_sink comp="1195" pin=0"/></net>

<net id="1199"><net_src comp="1195" pin="1"/><net_sink comp="291" pin=2"/></net>

<net id="1200"><net_src comp="1195" pin="1"/><net_sink comp="305" pin=2"/></net>

<net id="1201"><net_src comp="1195" pin="1"/><net_sink comp="319" pin=2"/></net>

<net id="1202"><net_src comp="1195" pin="1"/><net_sink comp="332" pin=2"/></net>

<net id="1203"><net_src comp="1195" pin="1"/><net_sink comp="346" pin=2"/></net>

<net id="1204"><net_src comp="1195" pin="1"/><net_sink comp="359" pin=2"/></net>

<net id="1208"><net_src comp="724" pin="1"/><net_sink comp="1205" pin=0"/></net>

<net id="1209"><net_src comp="1205" pin="1"/><net_sink comp="277" pin=2"/></net>

<net id="1213"><net_src comp="174" pin="3"/><net_sink comp="1210" pin=0"/></net>

<net id="1214"><net_src comp="1210" pin="1"/><net_sink comp="215" pin=0"/></net>

<net id="1218"><net_src comp="181" pin="3"/><net_sink comp="1215" pin=0"/></net>

<net id="1219"><net_src comp="1215" pin="1"/><net_sink comp="215" pin=2"/></net>

<net id="1223"><net_src comp="751" pin="1"/><net_sink comp="1220" pin=0"/></net>

<net id="1224"><net_src comp="1220" pin="1"/><net_sink comp="263" pin=2"/></net>

<net id="1228"><net_src comp="188" pin="3"/><net_sink comp="1225" pin=0"/></net>

<net id="1229"><net_src comp="1225" pin="1"/><net_sink comp="252" pin=0"/></net>

<net id="1233"><net_src comp="195" pin="3"/><net_sink comp="1230" pin=0"/></net>

<net id="1234"><net_src comp="1230" pin="1"/><net_sink comp="252" pin=2"/></net>

<net id="1238"><net_src comp="202" pin="3"/><net_sink comp="1235" pin=0"/></net>

<net id="1239"><net_src comp="1235" pin="1"/><net_sink comp="209" pin=0"/></net>

<net id="1243"><net_src comp="221" pin="3"/><net_sink comp="1240" pin=0"/></net>

<net id="1244"><net_src comp="1240" pin="1"/><net_sink comp="228" pin=0"/></net>

<net id="1248"><net_src comp="239" pin="3"/><net_sink comp="1245" pin=0"/></net>

<net id="1249"><net_src comp="1245" pin="1"/><net_sink comp="246" pin=0"/></net>

<net id="1253"><net_src comp="756" pin="1"/><net_sink comp="1250" pin=0"/></net>

<net id="1254"><net_src comp="1250" pin="1"/><net_sink comp="1004" pin=5"/></net>

<net id="1258"><net_src comp="760" pin="1"/><net_sink comp="1255" pin=0"/></net>

<net id="1259"><net_src comp="1255" pin="1"/><net_sink comp="775" pin=1"/></net>

<net id="1263"><net_src comp="263" pin="3"/><net_sink comp="1260" pin=0"/></net>

<net id="1264"><net_src comp="1260" pin="1"/><net_sink comp="215" pin=0"/></net>

<net id="1268"><net_src comp="270" pin="3"/><net_sink comp="1265" pin=0"/></net>

<net id="1269"><net_src comp="1265" pin="1"/><net_sink comp="215" pin=2"/></net>

<net id="1273"><net_src comp="277" pin="3"/><net_sink comp="1270" pin=0"/></net>

<net id="1274"><net_src comp="1270" pin="1"/><net_sink comp="252" pin=0"/></net>

<net id="1278"><net_src comp="284" pin="3"/><net_sink comp="1275" pin=0"/></net>

<net id="1279"><net_src comp="1275" pin="1"/><net_sink comp="252" pin=2"/></net>

<net id="1283"><net_src comp="209" pin="3"/><net_sink comp="1280" pin=0"/></net>

<net id="1284"><net_src comp="1280" pin="1"/><net_sink comp="785" pin=0"/></net>

<net id="1288"><net_src comp="228" pin="3"/><net_sink comp="1285" pin=0"/></net>

<net id="1289"><net_src comp="1285" pin="1"/><net_sink comp="792" pin=0"/></net>

<net id="1293"><net_src comp="291" pin="3"/><net_sink comp="1290" pin=0"/></net>

<net id="1294"><net_src comp="1290" pin="1"/><net_sink comp="298" pin=0"/></net>

<net id="1298"><net_src comp="305" pin="3"/><net_sink comp="1295" pin=0"/></net>

<net id="1299"><net_src comp="1295" pin="1"/><net_sink comp="312" pin=0"/></net>

<net id="1303"><net_src comp="319" pin="3"/><net_sink comp="1300" pin=0"/></net>

<net id="1304"><net_src comp="1300" pin="1"/><net_sink comp="326" pin=0"/></net>

<net id="1308"><net_src comp="332" pin="3"/><net_sink comp="1305" pin=0"/></net>

<net id="1309"><net_src comp="1305" pin="1"/><net_sink comp="339" pin=0"/></net>

<net id="1313"><net_src comp="246" pin="3"/><net_sink comp="1310" pin=0"/></net>

<net id="1314"><net_src comp="1310" pin="1"/><net_sink comp="799" pin=0"/></net>

<net id="1318"><net_src comp="346" pin="3"/><net_sink comp="1315" pin=0"/></net>

<net id="1319"><net_src comp="1315" pin="1"/><net_sink comp="353" pin=0"/></net>

<net id="1323"><net_src comp="252" pin="7"/><net_sink comp="1320" pin=0"/></net>

<net id="1324"><net_src comp="1320" pin="1"/><net_sink comp="840" pin=0"/></net>

<net id="1328"><net_src comp="359" pin="3"/><net_sink comp="1325" pin=0"/></net>

<net id="1329"><net_src comp="1325" pin="1"/><net_sink comp="366" pin=0"/></net>

<net id="1333"><net_src comp="373" pin="3"/><net_sink comp="1330" pin=0"/></net>

<net id="1334"><net_src comp="1330" pin="1"/><net_sink comp="215" pin=0"/></net>

<net id="1338"><net_src comp="785" pin="1"/><net_sink comp="1335" pin=0"/></net>

<net id="1339"><net_src comp="1335" pin="1"/><net_sink comp="1128" pin=0"/></net>

<net id="1343"><net_src comp="788" pin="1"/><net_sink comp="1340" pin=0"/></net>

<net id="1344"><net_src comp="1340" pin="1"/><net_sink comp="1128" pin=1"/></net>

<net id="1348"><net_src comp="792" pin="1"/><net_sink comp="1345" pin=0"/></net>

<net id="1349"><net_src comp="1345" pin="1"/><net_sink comp="1134" pin=0"/></net>

<net id="1353"><net_src comp="795" pin="1"/><net_sink comp="1350" pin=0"/></net>

<net id="1354"><net_src comp="1350" pin="1"/><net_sink comp="1134" pin=1"/></net>

<net id="1358"><net_src comp="298" pin="3"/><net_sink comp="1355" pin=0"/></net>

<net id="1359"><net_src comp="1355" pin="1"/><net_sink comp="823" pin=0"/></net>

<net id="1363"><net_src comp="312" pin="3"/><net_sink comp="1360" pin=0"/></net>

<net id="1364"><net_src comp="1360" pin="1"/><net_sink comp="830" pin=0"/></net>

<net id="1368"><net_src comp="326" pin="3"/><net_sink comp="1365" pin=0"/></net>

<net id="1369"><net_src comp="1365" pin="1"/><net_sink comp="857" pin=0"/></net>

<net id="1373"><net_src comp="339" pin="3"/><net_sink comp="1370" pin=0"/></net>

<net id="1374"><net_src comp="1370" pin="1"/><net_sink comp="864" pin=0"/></net>

<net id="1378"><net_src comp="799" pin="1"/><net_sink comp="1375" pin=0"/></net>

<net id="1379"><net_src comp="1375" pin="1"/><net_sink comp="1140" pin=0"/></net>

<net id="1383"><net_src comp="802" pin="1"/><net_sink comp="1380" pin=0"/></net>

<net id="1384"><net_src comp="1380" pin="1"/><net_sink comp="1140" pin=1"/></net>

<net id="1388"><net_src comp="353" pin="3"/><net_sink comp="1385" pin=0"/></net>

<net id="1389"><net_src comp="1385" pin="1"/><net_sink comp="837" pin=0"/></net>

<net id="1393"><net_src comp="366" pin="3"/><net_sink comp="1390" pin=0"/></net>

<net id="1394"><net_src comp="1390" pin="1"/><net_sink comp="871" pin=0"/></net>

<net id="1398"><net_src comp="252" pin="7"/><net_sink comp="1395" pin=0"/></net>

<net id="1399"><net_src comp="1395" pin="1"/><net_sink comp="874" pin=0"/></net>

<net id="1403"><net_src comp="806" pin="2"/><net_sink comp="1400" pin=0"/></net>

<net id="1404"><net_src comp="1400" pin="1"/><net_sink comp="491" pin=2"/></net>

<net id="1408"><net_src comp="811" pin="2"/><net_sink comp="1405" pin=0"/></net>

<net id="1409"><net_src comp="1405" pin="1"/><net_sink comp="476" pin=2"/></net>

<net id="1413"><net_src comp="817" pin="2"/><net_sink comp="1410" pin=0"/></net>

<net id="1417"><net_src comp="1128" pin="2"/><net_sink comp="1414" pin=0"/></net>

<net id="1418"><net_src comp="1414" pin="1"/><net_sink comp="843" pin=1"/></net>

<net id="1422"><net_src comp="1134" pin="2"/><net_sink comp="1419" pin=0"/></net>

<net id="1423"><net_src comp="1419" pin="1"/><net_sink comp="850" pin=1"/></net>

<net id="1427"><net_src comp="823" pin="1"/><net_sink comp="1424" pin=0"/></net>

<net id="1428"><net_src comp="1424" pin="1"/><net_sink comp="1146" pin=0"/></net>

<net id="1432"><net_src comp="826" pin="1"/><net_sink comp="1429" pin=0"/></net>

<net id="1433"><net_src comp="1429" pin="1"/><net_sink comp="1146" pin=1"/></net>

<net id="1437"><net_src comp="830" pin="1"/><net_sink comp="1434" pin=0"/></net>

<net id="1438"><net_src comp="1434" pin="1"/><net_sink comp="1152" pin=0"/></net>

<net id="1442"><net_src comp="833" pin="1"/><net_sink comp="1439" pin=0"/></net>

<net id="1443"><net_src comp="1439" pin="1"/><net_sink comp="1152" pin=1"/></net>

<net id="1447"><net_src comp="1140" pin="2"/><net_sink comp="1444" pin=0"/></net>

<net id="1448"><net_src comp="1444" pin="1"/><net_sink comp="928" pin=1"/></net>

<net id="1452"><net_src comp="837" pin="1"/><net_sink comp="1449" pin=0"/></net>

<net id="1453"><net_src comp="1449" pin="1"/><net_sink comp="1158" pin=0"/></net>

<net id="1457"><net_src comp="840" pin="1"/><net_sink comp="1454" pin=0"/></net>

<net id="1458"><net_src comp="1454" pin="1"/><net_sink comp="1158" pin=1"/></net>

<net id="1462"><net_src comp="1146" pin="2"/><net_sink comp="1459" pin=0"/></net>

<net id="1463"><net_src comp="1459" pin="1"/><net_sink comp="889" pin=1"/></net>

<net id="1467"><net_src comp="1152" pin="2"/><net_sink comp="1464" pin=0"/></net>

<net id="1468"><net_src comp="1464" pin="1"/><net_sink comp="896" pin=1"/></net>

<net id="1472"><net_src comp="857" pin="1"/><net_sink comp="1469" pin=0"/></net>

<net id="1473"><net_src comp="1469" pin="1"/><net_sink comp="1164" pin=0"/></net>

<net id="1477"><net_src comp="860" pin="1"/><net_sink comp="1474" pin=0"/></net>

<net id="1478"><net_src comp="1474" pin="1"/><net_sink comp="1164" pin=1"/></net>

<net id="1482"><net_src comp="864" pin="1"/><net_sink comp="1479" pin=0"/></net>

<net id="1483"><net_src comp="1479" pin="1"/><net_sink comp="1170" pin=0"/></net>

<net id="1487"><net_src comp="867" pin="1"/><net_sink comp="1484" pin=0"/></net>

<net id="1488"><net_src comp="1484" pin="1"/><net_sink comp="1170" pin=1"/></net>

<net id="1492"><net_src comp="1158" pin="2"/><net_sink comp="1489" pin=0"/></net>

<net id="1493"><net_src comp="1489" pin="1"/><net_sink comp="935" pin=1"/></net>

<net id="1497"><net_src comp="871" pin="1"/><net_sink comp="1494" pin=0"/></net>

<net id="1498"><net_src comp="1494" pin="1"/><net_sink comp="1176" pin=0"/></net>

<net id="1502"><net_src comp="874" pin="1"/><net_sink comp="1499" pin=0"/></net>

<net id="1503"><net_src comp="1499" pin="1"/><net_sink comp="1176" pin=1"/></net>

<net id="1507"><net_src comp="877" pin="2"/><net_sink comp="1504" pin=0"/></net>

<net id="1508"><net_src comp="1504" pin="1"/><net_sink comp="909" pin=0"/></net>

<net id="1512"><net_src comp="883" pin="2"/><net_sink comp="1509" pin=0"/></net>

<net id="1513"><net_src comp="1509" pin="1"/><net_sink comp="519" pin=2"/></net>

<net id="1517"><net_src comp="1164" pin="2"/><net_sink comp="1514" pin=0"/></net>

<net id="1518"><net_src comp="1514" pin="1"/><net_sink comp="914" pin=1"/></net>

<net id="1522"><net_src comp="1170" pin="2"/><net_sink comp="1519" pin=0"/></net>

<net id="1523"><net_src comp="1519" pin="1"/><net_sink comp="921" pin=1"/></net>

<net id="1527"><net_src comp="1176" pin="2"/><net_sink comp="1524" pin=0"/></net>

<net id="1528"><net_src comp="1524" pin="1"/><net_sink comp="942" pin=1"/></net>

<net id="1532"><net_src comp="909" pin="2"/><net_sink comp="1529" pin=0"/></net>

<net id="1533"><net_src comp="1529" pin="1"/><net_sink comp="987" pin=0"/></net>

<net id="1537"><net_src comp="150" pin="2"/><net_sink comp="1534" pin=0"/></net>

<net id="1538"><net_src comp="1534" pin="1"/><net_sink comp="675" pin=0"/></net>

<net id="1542"><net_src comp="156" pin="2"/><net_sink comp="1539" pin=0"/></net>

<net id="1543"><net_src comp="1539" pin="1"/><net_sink comp="663" pin=0"/></net>

<net id="1547"><net_src comp="162" pin="2"/><net_sink comp="1544" pin=0"/></net>

<net id="1548"><net_src comp="1544" pin="1"/><net_sink comp="651" pin=0"/></net>

<net id="1552"><net_src comp="168" pin="2"/><net_sink comp="1549" pin=0"/></net>

<net id="1553"><net_src comp="1549" pin="1"/><net_sink comp="639" pin=0"/></net>

<net id="1557"><net_src comp="949" pin="2"/><net_sink comp="1554" pin=0"/></net>

<net id="1558"><net_src comp="1554" pin="1"/><net_sink comp="983" pin=0"/></net>

<net id="1562"><net_src comp="961" pin="2"/><net_sink comp="1559" pin=0"/></net>

<net id="1563"><net_src comp="1559" pin="1"/><net_sink comp="983" pin=1"/></net>

<net id="1567"><net_src comp="967" pin="3"/><net_sink comp="1564" pin=0"/></net>

<net id="1568"><net_src comp="1564" pin="1"/><net_sink comp="1106" pin=0"/></net>

<net id="1569"><net_src comp="1564" pin="1"/><net_sink comp="1111" pin=2"/></net>

<net id="1573"><net_src comp="975" pin="3"/><net_sink comp="1570" pin=0"/></net>

<net id="1574"><net_src comp="1570" pin="1"/><net_sink comp="1095" pin=0"/></net>

<net id="1578"><net_src comp="1027" pin="4"/><net_sink comp="1575" pin=0"/></net>

<net id="1579"><net_src comp="1575" pin="1"/><net_sink comp="430" pin=1"/></net>

<net id="1580"><net_src comp="1575" pin="1"/><net_sink comp="436" pin=1"/></net>

<net id="1581"><net_src comp="1575" pin="1"/><net_sink comp="442" pin=1"/></net>

<net id="1582"><net_src comp="1575" pin="1"/><net_sink comp="448" pin=1"/></net>

<net id="1583"><net_src comp="1575" pin="1"/><net_sink comp="454" pin=1"/></net>

<net id="1584"><net_src comp="1575" pin="1"/><net_sink comp="460" pin=1"/></net>

<net id="1585"><net_src comp="1575" pin="1"/><net_sink comp="466" pin=1"/></net>

<net id="1589"><net_src comp="1037" pin="4"/><net_sink comp="1586" pin=0"/></net>

<net id="1593"><net_src comp="1079" pin="2"/><net_sink comp="1590" pin=0"/></net>

<net id="1594"><net_src comp="1590" pin="1"/><net_sink comp="1085" pin=0"/></net>

<net id="1598"><net_src comp="1111" pin="3"/><net_sink comp="1595" pin=0"/></net>

<net id="1599"><net_src comp="1595" pin="1"/><net_sink comp="625" pin=2"/></net>

<net id="1603"><net_src comp="1118" pin="3"/><net_sink comp="1600" pin=0"/></net>

<net id="1604"><net_src comp="1600" pin="1"/><net_sink comp="611" pin=2"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: kernel_0_V | {}
	Port: kernel_1_V | {}
	Port: kernel_2_V | {}
	Port: kernel_3_V | {}
	Port: kernel_4_V | {}
	Port: kernel_5_V | {}
	Port: kernel_6_V | {}
	Port: kernel_7_V | {}
	Port: kernel_8_V | {}
	Port: out_image_0_V | {10 }
	Port: out_image_1_V | {10 }
	Port: out_image_2_V | {10 }
	Port: out_image_3_V | {10 }
	Port: out_image_4_V | {10 }
	Port: out_image_5_V | {10 }
	Port: out_image_6_V | {10 }
 - Input state : 
	Port: conv2d_3x3_4chan_rev : in_image_0_V | {2 3 4 5 }
	Port: conv2d_3x3_4chan_rev : in_image_1_V | {2 3 4 }
	Port: conv2d_3x3_4chan_rev : kernel_0_V | {2 3 }
	Port: conv2d_3x3_4chan_rev : kernel_1_V | {2 3 }
	Port: conv2d_3x3_4chan_rev : kernel_2_V | {3 4 }
	Port: conv2d_3x3_4chan_rev : kernel_3_V | {3 4 }
	Port: conv2d_3x3_4chan_rev : kernel_4_V | {3 4 }
	Port: conv2d_3x3_4chan_rev : kernel_5_V | {3 4 }
	Port: conv2d_3x3_4chan_rev : kernel_6_V | {2 3 }
	Port: conv2d_3x3_4chan_rev : kernel_7_V | {3 4 }
	Port: conv2d_3x3_4chan_rev : kernel_8_V | {3 4 }
	Port: conv2d_3x3_4chan_rev : bias_0_V | {8 }
	Port: conv2d_3x3_4chan_rev : bias_1_V | {8 }
	Port: conv2d_3x3_4chan_rev : bias_2_V | {8 }
	Port: conv2d_3x3_4chan_rev : bias_3_V | {8 }
	Port: conv2d_3x3_4chan_rev : out_image_0_V | {}
	Port: conv2d_3x3_4chan_rev : out_image_1_V | {}
	Port: conv2d_3x3_4chan_rev : out_image_2_V | {}
	Port: conv2d_3x3_4chan_rev : out_image_3_V | {}
	Port: conv2d_3x3_4chan_rev : out_image_4_V | {}
	Port: conv2d_3x3_4chan_rev : out_image_5_V | {}
	Port: conv2d_3x3_4chan_rev : out_image_6_V | {}
  - Chain level:
	State 1
	State 2
		k : 1
		i_i_mid2 : 1
		k_i_mid2 : 2
		tmp_50_i : 3
		tmp_51_i : 2
		tmp_51_i_cast : 2
		in_image_0_V_addr : 3
		tmp_s : 3
		tmp_69_cast : 4
		in_image_0_V_addr_1 : 5
		tmp_59 : 3
		tmp_70_cast : 4
		in_image_1_V_addr_1 : 5
		in_image_1_V_addr_2 : 5
		kernel_0_V_addr : 4
		kernel_0_V_load : 5
		in_image_0_V_load : 4
		kernel_1_V_addr : 4
		kernel_1_V_load : 5
		in_image_0_V_load_1 : 6
		kernel_6_V_addr : 4
		kernel_6_V_load : 5
		in_image_1_V_load_1 : 6
		in_image_1_V_load_2 : 6
		tmp_16 : 3
	State 3
		tmp_60 : 1
		tmp_71_cast : 2
		in_image_0_V_addr_3 : 3
		in_image_1_V_addr_3 : 3
		kernel_2_V_load : 1
		in_image_0_V_load_2 : 1
		kernel_3_V_load : 1
		in_image_0_V_load_3 : 4
		kernel_4_V_load : 1
		kernel_5_V_load : 1
		in_image_1_V_load : 1
		kernel_7_V_load : 1
		kernel_8_V_load : 1
		in_image_1_V_load_3 : 4
	State 4
		tmp_72_cast : 1
		in_image_0_V_addr_4 : 2
		p_Val2_9_i : 1
		p_Val2_9_1_i : 1
		in_image_0_V_load_4 : 3
		p_Val2_9_6_i : 1
		tmp_i : 1
		exitcond_flatten : 1
	State 5
		p_Val2_9_2_i : 1
		p_Val2_9_3_i : 1
		p_Val2_9_7_i : 1
	State 6
		p_Val2_9_4_i : 1
		p_Val2_9_5_i : 1
		p_Val2_9_8_i : 1
		tmp1 : 1
	State 7
		tmp2 : 1
		tmp : 2
	State 8
		tmp4 : 1
		tmp6 : 1
		tmp5 : 2
	State 9
		x_i_mid2 : 1
		y_i_mid2 : 1
		p_Val2_10_8_i : 1
		tmp_15 : 2
		tmp_73_8_i : 2
		tmp_21 : 1
		tmp_74_8_cast_i : 2
		p_Val2_13_8_i : 3
		tmp_76_8_i : 4
		arrayNo_cast_i : 2
		tmp_17 : 2
		tmp_62 : 3
		tmp_63 : 3
		p_shl1_cast : 4
		tmp_64 : 5
		tmp_65 : 6
		StgValue_180 : 3
	State 10
		out_image_0_V_addr : 1
		out_image_1_V_addr : 1
		out_image_2_V_addr : 1
		out_image_3_V_addr : 1
		out_image_4_V_addr : 1
		out_image_5_V_addr : 1
		out_image_6_V_addr : 1
		StgValue_195 : 2
		StgValue_197 : 2
		StgValue_199 : 2
		StgValue_201 : 2
		StgValue_203 : 2
		StgValue_205 : 2
		StgValue_207 : 2
		tmp_77_8_i : 1
		p_x_1_8_i : 2
		p_8_i : 2
		empty_55 : 1


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|----------------------------|---------|---------|---------|
| Operation|       Functional Unit      |  DSP48E |    FF   |   LUT   |
|----------|----------------------------|---------|---------|---------|
|          |          k_fu_695          |    0    |    0    |    12   |
|          |        tmp_s_fu_733        |    0    |    0    |    16   |
|          |        tmp_59_fu_745       |    0    |    0    |    17   |
|          |        tmp_60_fu_763       |    0    |    0    |    18   |
|          |        tmp_61_fu_775       |    0    |    0    |    18   |
|          |          i_fu_806          |    0    |    0    |    16   |
|          |         tmp1_fu_877        |    0    |    0    |    55   |
|          | indvar_flatten_next_fu_883 |    0    |    0    |    17   |
|          |         tmp2_fu_903        |    0    |    0    |    8    |
|    add   |         tmp_fu_909         |    0    |    0    |    8    |
|          |         tmp4_fu_949        |    0    |    0    |    55   |
|          |         tmp6_fu_955        |    0    |    0    |    8    |
|          |         tmp5_fu_961        |    0    |    0    |    8    |
|          |         tmp3_fu_983        |    0    |    0    |    8    |
|          |    p_Val2_10_8_i_fu_987    |    0    |    0    |    8    |
|          |    p_Val2_13_8_i_fu_1021   |    0    |    0    |    57   |
|          |       tmp_65_fu_1079       |    0    |    0    |    8    |
|          |       y_4_8_i_fu_1095      |    0    |    0    |    39   |
|          |       x_4_8_i_fu_1106      |    0    |    0    |    39   |
|----------|----------------------------|---------|---------|---------|
|          |       i_i_mid2_fu_701      |    0    |    0    |    9    |
|          |       k_i_mid2_fu_709      |    0    |    0    |    3    |
|  select  |       x_i_mid2_fu_967      |    0    |    0    |    32   |
|          |       y_i_mid2_fu_975      |    0    |    0    |    32   |
|          |      p_x_1_8_i_fu_1111     |    0    |    0    |    32   |
|          |        p_8_i_fu_1118       |    0    |    0    |    32   |
|----------|----------------------------|---------|---------|---------|
|          |        tmp_i_fu_811        |    0    |    0    |    13   |
|   icmp   |   exitcond_flatten_fu_817  |    0    |    0    |    13   |
|          |     tmp_77_8_i_fu_1100     |    0    |    0    |    18   |
|----------|----------------------------|---------|---------|---------|
|    mux   |       tmp_21_fu_1004       |    0    |    0    |    17   |
|----------|----------------------------|---------|---------|---------|
|          |         grp_fu_1128        |    1    |    0    |    0    |
|          |         grp_fu_1134        |    1    |    0    |    0    |
|          |         grp_fu_1140        |    1    |    0    |    0    |
|          |         grp_fu_1146        |    1    |    0    |    0    |
|    mul   |         grp_fu_1152        |    1    |    0    |    0    |
|          |         grp_fu_1158        |    1    |    0    |    0    |
|          |         grp_fu_1164        |    1    |    0    |    0    |
|          |         grp_fu_1170        |    1    |    0    |    0    |
|          |         grp_fu_1176        |    1    |    0    |    0    |
|----------|----------------------------|---------|---------|---------|
|    sub   |       tmp_64_fu_1073       |    0    |    0    |    8    |
|----------|----------------------------|---------|---------|---------|
|          |  bias_0_V_read_read_fu_150 |    0    |    0    |    0    |
|   read   |  bias_1_V_read_read_fu_156 |    0    |    0    |    0    |
|          |  bias_2_V_read_read_fu_162 |    0    |    0    |    0    |
|          |  bias_3_V_read_read_fu_168 |    0    |    0    |    0    |
|----------|----------------------------|---------|---------|---------|
|          |       tmp_50_i_fu_717      |    0    |    0    |    0    |
|          |       tmp_51_i_fu_724      |    0    |    0    |    0    |
|          |    tmp_51_i_cast_fu_729    |    0    |    0    |    0    |
|   zext   |     tmp_69_cast_fu_739     |    0    |    0    |    0    |
|          |     tmp_70_cast_fu_751     |    0    |    0    |    0    |
|          |    tmp_51_i_cast1_fu_760   |    0    |    0    |    0    |
|          |     p_shl1_cast_fu_1069    |    0    |    0    |    0    |
|----------|----------------------------|---------|---------|---------|
|          |        tmp_16_fu_756       |    0    |    0    |    0    |
|   trunc  |        tmp_15_fu_992       |    0    |    0    |    0    |
|          |       tmp_17_fu_1047       |    0    |    0    |    0    |
|----------|----------------------------|---------|---------|---------|
|          |     tmp_71_cast_fu_769     |    0    |    0    |    0    |
|          |     tmp_72_cast_fu_780     |    0    |    0    |    0    |
|          |       OP1_V_i_fu_785       |    0    |    0    |    0    |
|          |       OP2_V_i_fu_788       |    0    |    0    |    0    |
|          |      OP1_V_1_i_fu_792      |    0    |    0    |    0    |
|          |      OP2_V_1_i_fu_795      |    0    |    0    |    0    |
|          |      OP1_V_6_i_fu_799      |    0    |    0    |    0    |
|          |      OP2_V_6_i_fu_802      |    0    |    0    |    0    |
|          |      OP1_V_2_i_fu_823      |    0    |    0    |    0    |
|          |      OP2_V_2_i_fu_826      |    0    |    0    |    0    |
|   sext   |      OP1_V_3_i_fu_830      |    0    |    0    |    0    |
|          |      OP2_V_3_i_fu_833      |    0    |    0    |    0    |
|          |      OP1_V_7_i_fu_837      |    0    |    0    |    0    |
|          |      OP2_V_7_i_fu_840      |    0    |    0    |    0    |
|          |      OP1_V_4_i_fu_857      |    0    |    0    |    0    |
|          |      OP2_V_4_i_fu_860      |    0    |    0    |    0    |
|          |      OP1_V_5_i_fu_864      |    0    |    0    |    0    |
|          |      OP2_V_5_i_fu_867      |    0    |    0    |    0    |
|          |      OP1_V_8_i_fu_871      |    0    |    0    |    0    |
|          |      OP2_V_8_i_fu_874      |    0    |    0    |    0    |
|          |   tmp_74_8_cast_i_fu_1017  |    0    |    0    |    0    |
|          |     tmp_76_cast_fu_1085    |    0    |    0    |    0    |
|----------|----------------------------|---------|---------|---------|
|          |       tmp_68_i_fu_843      |    0    |    0    |    0    |
|          |      tmp_68_1_i_fu_850     |    0    |    0    |    0    |
|          |      tmp_68_2_i_fu_889     |    0    |    0    |    0    |
|          |      tmp_68_3_i_fu_896     |    0    |    0    |    0    |
|          |      tmp_68_4_i_fu_914     |    0    |    0    |    0    |
|bitconcatenate|      tmp_68_5_i_fu_921     |    0    |    0    |    0    |
|          |      tmp_68_6_i_fu_928     |    0    |    0    |    0    |
|          |      tmp_68_7_i_fu_935     |    0    |    0    |    0    |
|          |      tmp_68_8_i_fu_942     |    0    |    0    |    0    |
|          |      tmp_73_8_i_fu_996     |    0    |    0    |    0    |
|          |       tmp_62_fu_1051       |    0    |    0    |    0    |
|          |       tmp_63_fu_1060       |    0    |    0    |    0    |
|----------|----------------------------|---------|---------|---------|
|partselect|     tmp_76_8_i_fu_1027     |    0    |    0    |    0    |
|          |   arrayNo_cast_i_fu_1037   |    0    |    0    |    0    |
|----------|----------------------------|---------|---------|---------|
|  return  |    StgValue_215_fu_1126    |    0    |    0    |    0    |
|----------|----------------------------|---------|---------|---------|
|   Total  |                            |    9    |    0    |   624   |
|----------|----------------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+----------------------------+--------+
|                            |   FF   |
+----------------------------+--------+
|     OP1_V_1_i_reg_1345     |   41   |
|     OP1_V_2_i_reg_1424     |   41   |
|     OP1_V_3_i_reg_1434     |   41   |
|     OP1_V_4_i_reg_1469     |   41   |
|     OP1_V_5_i_reg_1479     |   41   |
|     OP1_V_6_i_reg_1375     |   41   |
|     OP1_V_7_i_reg_1449     |   41   |
|     OP1_V_8_i_reg_1494     |   41   |
|      OP1_V_i_reg_1335      |   41   |
|     OP2_V_1_i_reg_1350     |   41   |
|     OP2_V_2_i_reg_1429     |   41   |
|     OP2_V_3_i_reg_1439     |   41   |
|     OP2_V_4_i_reg_1474     |   41   |
|     OP2_V_5_i_reg_1484     |   41   |
|     OP2_V_6_i_reg_1380     |   41   |
|     OP2_V_7_i_reg_1454     |   41   |
|     OP2_V_8_i_reg_1499     |   41   |
|      OP2_V_i_reg_1340      |   41   |
|   arrayNo_cast_i_reg_1586  |   31   |
|  bias_0_V_load_phi_reg_671 |   48   |
| bias_0_V_load_rewin_reg_592|   48   |
|   bias_0_V_read_reg_1534   |   48   |
|  bias_1_V_load_phi_reg_659 |   48   |
| bias_1_V_load_rewin_reg_577|   48   |
|   bias_1_V_read_reg_1539   |   48   |
|  bias_2_V_load_phi_reg_647 |   48   |
| bias_2_V_load_rewin_reg_562|   48   |
|   bias_2_V_read_reg_1544   |   48   |
|  bias_3_V_load_phi_reg_635 |   48   |
| bias_3_V_load_rewin_reg_547|   48   |
|   bias_3_V_read_reg_1549   |   48   |
|       do_init_reg_530      |    1   |
|  exitcond_flatten_reg_1410 |    1   |
|      i_i_mid2_reg_1182     |    9   |
|         i_i_reg_487        |    9   |
|         i_reg_1400         |    9   |
|in_image_0_V_addr_1_reg_1215|   10   |
|in_image_0_V_addr_2_reg_1260|   10   |
|in_image_0_V_addr_3_reg_1265|   10   |
|in_image_0_V_addr_4_reg_1330|   10   |
| in_image_0_V_addr_reg_1210 |   10   |
|in_image_1_V_addr_1_reg_1225|   10   |
|in_image_1_V_addr_2_reg_1230|   10   |
|in_image_1_V_addr_3_reg_1275|   10   |
| in_image_1_V_addr_reg_1270 |   10   |
|in_image_1_V_load_2_reg_1320|   25   |
|in_image_1_V_load_3_reg_1395|   25   |
|indvar_flatten_next_reg_1509|   10   |
|   indvar_flatten_reg_515   |   10   |
|      k_i_mid2_reg_1188     |    3   |
|         k_i_reg_501        |    3   |
|  kernel_0_V_addr_reg_1235  |    2   |
|  kernel_0_V_load_reg_1280  |   18   |
|  kernel_1_V_addr_reg_1240  |    2   |
|  kernel_1_V_load_reg_1285  |   18   |
|  kernel_2_V_addr_reg_1290  |    2   |
|  kernel_2_V_load_reg_1355  |   18   |
|  kernel_3_V_addr_reg_1295  |    2   |
|  kernel_3_V_load_reg_1360  |   18   |
|  kernel_4_V_addr_reg_1300  |    2   |
|  kernel_4_V_load_reg_1365  |   18   |
|  kernel_5_V_addr_reg_1305  |    2   |
|  kernel_5_V_load_reg_1370  |   18   |
|  kernel_6_V_addr_reg_1245  |    2   |
|  kernel_6_V_load_reg_1310  |   18   |
|  kernel_7_V_addr_reg_1315  |    2   |
|  kernel_7_V_load_reg_1385  |   18   |
|  kernel_8_V_addr_reg_1325  |    2   |
|  kernel_8_V_load_reg_1390  |   18   |
|       p_8_i_reg_1600       |   32   |
|    p_Val2_9_1_i_reg_1419   |   41   |
|    p_Val2_9_2_i_reg_1459   |   41   |
|    p_Val2_9_3_i_reg_1464   |   41   |
|    p_Val2_9_4_i_reg_1514   |   41   |
|    p_Val2_9_5_i_reg_1519   |   41   |
|    p_Val2_9_6_i_reg_1444   |   41   |
|    p_Val2_9_7_i_reg_1489   |   41   |
|    p_Val2_9_8_i_reg_1524   |   41   |
|     p_Val2_9_i_reg_1414    |   41   |
|     p_x_1_8_i_reg_1595     |   32   |
|           reg_683          |   25   |
|           reg_687          |   25   |
|           reg_691          |   25   |
|        tmp1_reg_1504       |   48   |
|        tmp4_reg_1554       |   48   |
|        tmp5_reg_1559       |   48   |
|       tmp_16_reg_1250      |    2   |
|      tmp_50_i_reg_1195     |   64   |
|   tmp_51_i_cast1_reg_1255  |   11   |
|      tmp_51_i_reg_1205     |   64   |
|       tmp_65_reg_1590      |    8   |
|    tmp_70_cast_reg_1220    |   64   |
|     tmp_76_8_i_reg_1575    |   48   |
|       tmp_i1_reg_472       |    1   |
|       tmp_i_reg_1405       |    1   |
|        tmp_reg_1529        |   48   |
|      x_i_mid2_reg_1564     |   32   |
|         x_i_reg_621        |   32   |
|      y_i_mid2_reg_1570     |   32   |
|         y_i_reg_607        |   32   |
+----------------------------+--------+
|            Total           |  2811  |
+----------------------------+--------+

* Multiplexer (MUX) list: 
|-----------------------------|------|------|------|--------||---------||---------|
|             Comp            |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-----------------------------|------|------|------|--------||---------||---------|
|      grp_access_fu_209      |  p0  |   2  |   2  |    4   ||    9    |
|      grp_access_fu_215      |  p0  |   6  |  10  |   60   ||    25   |
|      grp_access_fu_215      |  p2  |   4  |   0  |    0   ||    17   |
|      grp_access_fu_228      |  p0  |   2  |   2  |    4   ||    9    |
|      grp_access_fu_246      |  p0  |   2  |   2  |    4   ||    9    |
|      grp_access_fu_252      |  p0  |   4  |  10  |   40   ||    17   |
|      grp_access_fu_252      |  p2  |   4  |   0  |    0   ||    17   |
|      grp_access_fu_298      |  p0  |   2  |   2  |    4   ||    9    |
|      grp_access_fu_312      |  p0  |   2  |   2  |    4   ||    9    |
|      grp_access_fu_326      |  p0  |   2  |   2  |    4   ||    9    |
|      grp_access_fu_339      |  p0  |   2  |   2  |    4   ||    9    |
|      grp_access_fu_353      |  p0  |   2  |   2  |    4   ||    9    |
|      grp_access_fu_366      |  p0  |   2  |   2  |    4   ||    9    |
|        tmp_i1_reg_472       |  p0  |   2  |   1  |    2   ||    9    |
|    indvar_flatten_reg_515   |  p0  |   2  |  10  |   20   ||    9    |
|       do_init_reg_530       |  p0  |   3  |   1  |    3   ||    9    |
| bias_3_V_load_rewin_reg_547 |  p0  |   2  |  48  |   96   ||    9    |
| bias_2_V_load_rewin_reg_562 |  p0  |   2  |  48  |   96   ||    9    |
| bias_1_V_load_rewin_reg_577 |  p0  |   2  |  48  |   96   ||    9    |
| bias_0_V_load_rewin_reg_592 |  p0  |   2  |  48  |   96   ||    9    |
|         grp_fu_1128         |  p0  |   2  |  18  |   36   ||    9    |
|         grp_fu_1128         |  p1  |   2  |  25  |   50   ||    9    |
|         grp_fu_1134         |  p0  |   2  |  18  |   36   ||    9    |
|         grp_fu_1134         |  p1  |   2  |  25  |   50   ||    9    |
|         grp_fu_1140         |  p0  |   2  |  18  |   36   ||    9    |
|         grp_fu_1140         |  p1  |   2  |  25  |   50   ||    9    |
|         grp_fu_1146         |  p0  |   2  |  18  |   36   ||    9    |
|         grp_fu_1146         |  p1  |   2  |  25  |   50   ||    9    |
|         grp_fu_1152         |  p0  |   2  |  18  |   36   ||    9    |
|         grp_fu_1152         |  p1  |   2  |  25  |   50   ||    9    |
|         grp_fu_1158         |  p0  |   2  |  18  |   36   ||    9    |
|         grp_fu_1158         |  p1  |   2  |  25  |   50   ||    9    |
|         grp_fu_1164         |  p0  |   2  |  18  |   36   ||    9    |
|         grp_fu_1164         |  p1  |   2  |  25  |   50   ||    9    |
|         grp_fu_1170         |  p0  |   2  |  18  |   36   ||    9    |
|         grp_fu_1170         |  p1  |   2  |  25  |   50   ||    9    |
|         grp_fu_1176         |  p0  |   2  |  18  |   36   ||    9    |
|         grp_fu_1176         |  p1  |   2  |  25  |   50   ||    9    |
|-----------------------------|------|------|------|--------||---------||---------|
|            Total            |      |      |      |  1319  || 33.5273 ||   382   |
|-----------------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           | DSP48E |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    9   |    -   |    0   |   624  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |   33   |    -   |   382  |
|  Register |    -   |    -   |  2811  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    9   |   33   |  2811  |  1006  |
+-----------+--------+--------+--------+--------+
