<!DOCTYPE HTML PUBLIC "-//W3C//DTD HTML 4.0 Transitional//EN">
<html><head>
<meta http-equiv="Content-Type" content="text/html;charset=iso-8859-1"/>
<meta name="keywords" content="LLVM,Low Level Virtual Machine,C++,doxygen,API,documentation"/>
<meta name="description" content="C++ source code API documentation for LLVM."/>
<title>LLVM: AMDGPURegisterInfo.h File Reference</title>
<link href="doxygen.css" rel="stylesheet" type="text/css"/>
</head><body>
<p class="title">LLVM API Documentation</p>
<!-- Generated by Doxygen 1.8.6 -->
<div id="nav-path" class="navpath">
  <ul>
<li class="navelem"><a class="el" href="dir_4d9c1978b5f07b6adb33a8870a898946.html">llvm3.6</a></li><li class="navelem"><a class="el" href="dir_5fa7ecd8d95c317b32615506984470d8.html">lib</a></li><li class="navelem"><a class="el" href="dir_e05b01359e968234de0369341286fe1b.html">Target</a></li><li class="navelem"><a class="el" href="dir_425160c7594ba0b571d934f7a8c32ff5.html">R600</a></li>  </ul>
</div>
</div><!-- top -->
<div class="header">
  <div class="summary">
<a href="#nested-classes">Classes</a> &#124;
<a href="#namespaces">Namespaces</a> &#124;
<a href="#define-members">Macros</a>  </div>
  <div class="headertitle">
<div class="title">AMDGPURegisterInfo.h File Reference</div>  </div>
</div><!--header-->
<div class="contents">

<p>TargetRegisterInfo interface that is implemented by all hw codegen targets.  
<a href="#details">More...</a></p>
<div class="textblock"><code>#include &quot;<a class="el" href="BitVector_8h_source.html">llvm/ADT/BitVector.h</a>&quot;</code><br/>
<code>#include &quot;<a class="el" href="TargetRegisterInfo_8h_source.html">llvm/Target/TargetRegisterInfo.h</a>&quot;</code><br/>
<code>#include &quot;AMDGPUGenRegisterInfo.inc&quot;</code><br/>
</div><div class="textblock"><div class="dynheader">
Include dependency graph for AMDGPURegisterInfo.h:</div>
<div class="dyncontent">
<div class="center"><img src="AMDGPURegisterInfo_8h__incl.png" border="0" usemap="#AMDGPURegisterInfo_8h" alt=""/></div>
<map name="AMDGPURegisterInfo_8h" id="AMDGPURegisterInfo_8h">
<area shape="rect" id="node2" href="BitVector_8h.html" title="llvm/ADT/BitVector.h" alt="" coords="1374,415,1525,442"/><area shape="rect" id="node20" href="TargetRegisterInfo_8h.html" title="llvm/Target/TargetRegister\lInfo.h" alt="" coords="978,80,1163,121"/><area shape="rect" id="node3" href="Compiler_8h.html" title="llvm/Support/Compiler.h" alt="" coords="2209,736,2383,763"/><area shape="rect" id="node5" href="ErrorHandling_8h.html" title="llvm/Support/ErrorHandling.h" alt="" coords="745,497,951,524"/><area shape="rect" id="node13" href="MathExtras_8h.html" title="llvm/Support/MathExtras.h" alt="" coords="1697,572,1887,599"/><area shape="rect" id="node6" href="StringRef_8h.html" title="llvm/ADT/StringRef.h" alt="" coords="555,572,706,599"/><area shape="rect" id="node14" href="SwapByteOrder_8h.html" title="llvm/Support/SwapByteOrder.h" alt="" coords="1699,654,1917,681"/><area shape="rect" id="node21" href="ArrayRef_8h.html" title="llvm/ADT/ArrayRef.h" alt="" coords="2083,415,2229,442"/><area shape="rect" id="node32" href="MachineBasicBlock_8h.html" title="llvm/CodeGen/MachineBasic\lBlock.h" alt="" coords="1009,169,1212,211"/><area shape="rect" id="node45" href="MCRegisterInfo_8h.html" title="llvm/MC/MCRegisterInfo.h" alt="" coords="454,415,637,442"/><area shape="rect" id="node48" href="MachineValueType_8h.html" title="llvm/CodeGen/MachineValue\lType.h" alt="" coords="712,408,915,449"/><area shape="rect" id="node49" href="CallingConv_8h.html" title="llvm/IR/CallingConv.h" alt="" coords="1807,177,1959,203"/><area shape="rect" id="node22" href="None_8h.html" title="llvm/ADT/None.h" alt="" coords="2736,497,2864,524"/><area shape="rect" id="node23" href="STLExtras_8h.html" title="llvm/ADT/STLExtras.h" alt="" coords="2888,497,3045,524"/><area shape="rect" id="node27" href="SmallVector_8h.html" title="llvm/ADT/SmallVector.h" alt="" coords="2136,497,2307,524"/><area shape="rect" id="node28" href="iterator__range_8h.html" title="llvm/ADT/iterator_range.h" alt="" coords="782,572,967,599"/><area shape="rect" id="node29" href="AlignOf_8h.html" title="llvm/Support/AlignOf.h" alt="" coords="2384,654,2547,681"/><area shape="rect" id="node30" href="type__traits_8h.html" title="llvm/Support/type_traits.h" alt="" coords="1399,654,1585,681"/><area shape="rect" id="node33" href="GraphTraits_8h.html" title="llvm/ADT/GraphTraits.h" alt="" coords="1238,259,1405,285"/><area shape="rect" id="node34" href="MachineInstr_8h.html" title="llvm/CodeGen/MachineInstr.h" alt="" coords="1007,259,1214,285"/><area shape="rect" id="node35" href="DenseMapInfo_8h.html" title="llvm/ADT/DenseMapInfo.h" alt="" coords="1283,572,1469,599"/><area shape="rect" id="node37" href="ilist_8h.html" title="llvm/ADT/ilist.h" alt="" coords="1993,497,2108,524"/><area shape="rect" id="node38" href="ilist__node_8h.html" title="llvm/ADT/ilist_node.h" alt="" coords="1148,333,1303,360"/><area shape="rect" id="node39" href="MachineOperand_8h.html" title="llvm/CodeGen/MachineOperand.h" alt="" coords="93,572,328,599"/><area shape="rect" id="node40" href="DebugInfo_8h.html" title="llvm/IR/DebugInfo.h" alt="" coords="1205,415,1349,442"/><area shape="rect" id="node42" href="DebugLoc_8h.html" title="llvm/IR/DebugLoc.h" alt="" coords="114,333,257,360"/><area shape="rect" id="node43" href="InlineAsm_8h.html" title="llvm/IR/InlineAsm.h" alt="" coords="989,415,1131,442"/><area shape="rect" id="node44" href="MCInstrDesc_8h.html" title="llvm/MC/MCInstrDesc.h" alt="" coords="440,333,608,360"/><area shape="rect" id="node46" href="ArrayRecycler_8h.html" title="llvm/Support/ArrayRecycler.h" alt="" coords="1789,415,1993,442"/><area shape="rect" id="node47" href="TargetOpcodes_8h.html" title="llvm/Target/TargetOpcodes.h" alt="" coords="1327,333,1529,360"/><area shape="rect" id="node36" href="PointerLikeTypeTraits_8h.html" title="llvm/Support/PointerLike\lTypeTraits.h" alt="" coords="1039,647,1217,688"/><area shape="rect" id="node41" href="DenseMap_8h.html" title="llvm/ADT/DenseMap.h" alt="" coords="1451,497,1613,524"/></map>
</div>
</div><div class="textblock"><div class="dynheader">
This graph shows which files directly or indirectly include this file:</div>
<div class="dyncontent">
<div class="center"><img src="AMDGPURegisterInfo_8h__dep__incl.png" border="0" usemap="#AMDGPURegisterInfo_8hdep" alt=""/></div>
<map name="AMDGPURegisterInfo_8hdep" id="AMDGPURegisterInfo_8hdep">
<area shape="rect" id="node2" href="AMDGPUInstrInfo_8h.html" title="Contains the definition of a TargetInstrInfo class that is common to all AMD GPUs. " alt="" coords="4497,80,4639,107"/><area shape="rect" id="node6" href="AMDGPUInstrInfo_8cpp.html" title="Implementation of the TargetInstrInfo class that is common to all AMD GPUs. " alt="" coords="6298,304,6457,331"/><area shape="rect" id="node8" href="AMDGPURegisterInfo_8cpp.html" title="Parent TargetRegisterInfo class common to all hw codegen targets. " alt="" coords="6481,304,6663,331"/><area shape="rect" id="node16" href="AMDGPUISelDAGToDAG_8cpp.html" title="Defines an instruction selector for the AMDGPU target. " alt="" coords="1175,304,1377,331"/><area shape="rect" id="node17" href="AMDGPUISelLowering_8cpp.html" title="This is the parent TargetLowering class for hardware code gen targets. " alt="" coords="2257,229,2444,256"/><area shape="rect" id="node45" href="R600RegisterInfo_8h.html" title="Interface definition for R600RegisterInfo. " alt="" coords="5002,80,5142,107"/><area shape="rect" id="node46" href="SIRegisterInfo_8h.html" title="Interface definition for SIRegisterInfo. " alt="" coords="552,80,672,107"/><area shape="rect" id="node48" href="AMDGPUFrameLowering_8cpp.html" title="AMDGPUFrameLowering.cpp" alt="" coords="6537,80,6740,107"/><area shape="rect" id="node3" href="AMDGPUSubtarget_8h.html" title="AMDGPU specific subclass of TargetSubtarget. " alt="" coords="3246,155,3402,181"/><area shape="rect" id="node5" href="AMDGPUTargetMachine_8h.html" title="The AMDGPU TargetMachine interface definition for hw codgen targets. " alt="" coords="5705,229,5889,256"/><area shape="rect" id="node20" href="AMDILCFGStructurizer_8cpp.html" title="AMDILCFGStructurizer.cpp" alt="" coords="3724,229,3913,256"/><area shape="rect" id="node39" href="R600InstrInfo_8h.html" title="Interface definition for R600InstrInfo. " alt="" coords="5109,155,5227,181"/><area shape="rect" id="node41" href="SIInstrInfo_8h.html" title="Interface definition for SIInstrInfo. " alt="" coords="1534,155,1631,181"/><area shape="rect" id="node4" href="AMDGPUAsmPrinter_8cpp.html" title="AMDGPUAsmPrinter.cpp" alt="" coords="2055,229,2233,256"/><area shape="rect" id="node11" href="R600InstrInfo_8cpp.html" title="R600 Implementation of TargetInstrInfo. " alt="" coords="5962,304,6094,331"/><area shape="rect" id="node15" href="AMDGPUIntrinsicInfo_8cpp.html" title="AMDGPU Implementation of the IntrinsicInfo class. " alt="" coords="3297,229,3476,256"/><area shape="rect" id="node18" href="AMDGPUPromoteAlloca_8cpp.html" title="AMDGPUPromoteAlloca.cpp" alt="" coords="3500,229,3700,256"/><area shape="rect" id="node19" href="AMDGPUSubtarget_8cpp.html" title="Implements the AMDGPU specific subclass of TargetSubtarget. " alt="" coords="2503,304,2673,331"/><area shape="rect" id="node21" href="R600ClauseMergePass_8cpp.html" title="R600ClauseMergePass.cpp" alt="" coords="6015,229,6209,256"/><area shape="rect" id="node22" href="R600ControlFlowFinalizer_8cpp.html" title="R600ControlFlowFinalizer.cpp" alt="" coords="5015,229,5219,256"/><area shape="rect" id="node23" href="R600EmitClauseMarkers_8cpp.html" title="R600EmitClauseMarkers.cpp" alt="" coords="4107,229,4311,256"/><area shape="rect" id="node24" href="R600ExpandSpecialInstrs_8cpp.html" title="R600ExpandSpecialInstrs.cpp" alt="" coords="4782,229,4991,256"/><area shape="rect" id="node25" href="R600ISelLowering_8cpp.html" title="Custom DAG lowering for R600. " alt="" coords="4597,229,4757,256"/><area shape="rect" id="node26" href="R600MachineScheduler_8cpp.html" title="R600 Machine Scheduler interface. " alt="" coords="5080,304,5277,331"/><area shape="rect" id="node27" href="R600OptimizeVectorRegisters_8cpp.html" title="R600OptimizeVectorRegisters.cpp" alt="" coords="4336,229,4573,256"/><area shape="rect" id="node28" href="R600Packetizer_8cpp.html" title="R600Packetizer.cpp" alt="" coords="3938,229,4083,256"/><area shape="rect" id="node29" href="SIFixSGPRCopies_8cpp.html" title="SIFixSGPRCopies.cpp" alt="" coords="3017,229,3172,256"/><area shape="rect" id="node30" href="SIFoldOperands_8cpp.html" title="SIFoldOperands.cpp" alt="" coords="2468,229,2617,256"/><area shape="rect" id="node31" href="SIInsertWaits_8cpp.html" title="Insert wait instructions for memory reads and writes. " alt="" coords="1332,229,1463,256"/><area shape="rect" id="node32" href="SIISelLowering_8cpp.html" title="Custom DAG lowering for SI. " alt="" coords="1011,304,1151,331"/><area shape="rect" id="node33" href="SILowerControlFlow_8cpp.html" title="This pass lowers the pseudo control flow instructions to real machine instructions. " alt="" coords="1036,229,1207,256"/><area shape="rect" id="node34" href="SILowerI1Copies_8cpp.html" title="SILowerI1Copies.cpp" alt="" coords="2641,229,2793,256"/><area shape="rect" id="node35" href="SIMachineFunctionInfo_8cpp.html" title="SIMachineFunctionInfo.cpp" alt="" coords="1487,229,1678,256"/><area shape="rect" id="node36" href="SIPrepareScratchRegs_8cpp.html" title="SIPrepareScratchRegs.cpp" alt="" coords="821,229,1011,256"/><area shape="rect" id="node37" href="SIRegisterInfo_8cpp.html" title="SI implementation of the TargetRegisterInfo class. " alt="" coords="662,229,797,256"/><area shape="rect" id="node38" href="SIShrinkInstructions_8cpp.html" title="SIShrinkInstructions.cpp" alt="" coords="2818,229,2993,256"/><area shape="rect" id="node7" href="AMDGPUMCInstLower_8cpp.html" title="Code to lower AMDGPU MachineInstrs to their corresponding MCInst. " alt="" coords="5301,304,5488,331"/><area shape="rect" id="node9" href="AMDGPUTargetMachine_8cpp.html" title="The AMDGPU target machine contains all of the hardware specific information needed to emit code for R..." alt="" coords="4857,304,5055,331"/><area shape="rect" id="node10" href="AMDGPUTargetTransformInfo_8cpp.html" title="AMDGPUTargetTransformInfo.cpp" alt="" coords="5512,304,5744,331"/><area shape="rect" id="node12" href="R600RegisterInfo_8cpp.html" title="R600 implementation of the TargetRegisterInfo class. " alt="" coords="6119,304,6273,331"/><area shape="rect" id="node13" href="SIInstrInfo_8cpp.html" title="SI Implementation of TargetInstrInfo. " alt="" coords="1401,304,1513,331"/><area shape="rect" id="node14" href="AMDGPUTargetInfo_8cpp.html" title="AMDGPUTargetInfo.cpp" alt="" coords="5769,304,5938,331"/><area shape="rect" id="node40" href="R600MachineScheduler_8h.html" title="R600 Machine Scheduler interface. " alt="" coords="5346,229,5529,256"/><area shape="rect" id="node42" href="SIISelLowering_8h.html" title="SI DAG Lowering interface definition. " alt="" coords="1753,229,1879,256"/><area shape="rect" id="node43" href="SIFixSGPRLiveRanges_8cpp.html" title="SIFixSGPRLiveRanges.cpp" alt="" coords="352,229,536,256"/><area shape="rect" id="node44" href="SILoadStoreOptimizer_8cpp.html" title="SILoadStoreOptimizer.cpp" alt="" coords="38,229,226,256"/><area shape="rect" id="node47" href="SIMachineFunctionInfo_8h.html" title="SIMachineFunctionInfo.h" alt="" coords="735,155,910,181"/></map>
</div>
</div>
<p><a href="AMDGPURegisterInfo_8h_source.html">Go to the source code of this file.</a></p>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="nested-classes"></a>
Classes</h2></td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structllvm_1_1AMDGPURegisterInfo.html">llvm::AMDGPURegisterInfo</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="namespaces"></a>
Namespaces</h2></td></tr>
<tr class="memitem:namespacellvm"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacellvm.html">llvm</a></td></tr>
<tr class="memdesc:namespacellvm"><td class="mdescLeft">&#160;</td><td class="mdescRight">List of target independent CodeGen pass IDs. <br/></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="define-members"></a>
Macros</h2></td></tr>
<tr class="memitem:aedf089544bf9a9a8ce4dd3bff13bcca2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AMDGPURegisterInfo_8h.html#aedf089544bf9a9a8ce4dd3bff13bcca2">GET_REGINFO_HEADER</a></td></tr>
<tr class="separator:aedf089544bf9a9a8ce4dd3bff13bcca2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a08a185753458ada847ed2d41b47ac1d1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AMDGPURegisterInfo_8h.html#a08a185753458ada847ed2d41b47ac1d1">GET_REGINFO_ENUM</a></td></tr>
<tr class="separator:a08a185753458ada847ed2d41b47ac1d1"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<a name="details" id="details"></a><h2 class="groupheader">Detailed Description</h2>
<div class="textblock"><p>TargetRegisterInfo interface that is implemented by all hw codegen targets. </p>

<p>Definition in file <a class="el" href="AMDGPURegisterInfo_8h_source.html">AMDGPURegisterInfo.h</a>.</p>
</div><h2 class="groupheader">Macro Definition Documentation</h2>
<a class="anchor" id="a08a185753458ada847ed2d41b47ac1d1"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GET_REGINFO_ENUM</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="AMDGPURegisterInfo_8h_source.html#l00023">23</a> of file <a class="el" href="AMDGPURegisterInfo_8h_source.html">AMDGPURegisterInfo.h</a>.</p>

</div>
</div>
<a class="anchor" id="aedf089544bf9a9a8ce4dd3bff13bcca2"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GET_REGINFO_HEADER</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="AMDGPURegisterInfo_8h_source.html#l00022">22</a> of file <a class="el" href="AMDGPURegisterInfo_8h_source.html">AMDGPURegisterInfo.h</a>.</p>

</div>
</div>
</div><!-- contents -->
<hr>
<p class="footer">
Generated on Tue Dec 8 2015 00:59:46 for <a href="http://llvm.org/">LLVM</a> by
<a href="http://www.doxygen.org"><img src="doxygen.png" alt="Doxygen"
align="middle" border="0"/>1.8.6</a><br>
Copyright &copy; 2003-2014 University of Illinois at Urbana-Champaign.
All Rights Reserved.</p>
<hr>
<!--#include virtual="/attrib.incl" -->
</body>
</html>
