// Seed: 2137196569
module module_0 (
    input wire id_0,
    input wire id_1,
    input tri1 id_2,
    input supply1 id_3
);
  tri  id_5;
  wire id_6;
  assign module_1.type_4 = 0;
  assign id_5 = -1;
endmodule
module module_1 (
    input uwire id_0,
    input uwire id_1,
    input wor id_2,
    id_12,
    output uwire id_3,
    output logic id_4,
    output supply0 id_5,
    input wor id_6,
    output uwire id_7,
    input uwire id_8,
    output tri id_9,
    input wand void id_10
);
  always id_5 = id_0;
  assign id_4 = -1'b0;
  assign id_5 = id_8;
  module_0 modCall_1 (
      id_10,
      id_10,
      id_8,
      id_8
  );
  reg id_13, id_14, id_15 = 1, id_16, id_17;
  always begin : LABEL_0
    begin : LABEL_0
      id_4 <= id_17;
    end
  end
endmodule
