Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.1 (win64) Build 2902540 Wed May 27 19:54:49 MDT 2020
| Date         : Mon Apr  3 10:54:16 2023
| Host         : Xilinx-65 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file fsm_timing_summary_routed.rpt -pb fsm_timing_summary_routed.pb -rpx fsm_timing_summary_routed.rpx -warn_on_violation
| Design       : fsm
| Device       : 7z020-clg484
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (2)
6. checking no_output_delay (4)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (2)
------------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (4)
-------------------------------
 There are 4 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      6.336        0.000                      0                   58        0.226        0.000                      0                   58        4.500        0.000                       0                    30  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)       Period(ns)      Frequency(MHz)
-----  ------------       ----------      --------------
Clock  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
Clock               6.336        0.000                      0                   58        0.226        0.000                      0                   58        4.500        0.000                       0                    30  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  Clock
  To Clock:  Clock

Setup :            0  Failing Endpoints,  Worst Slack        6.336ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.226ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.336ns  (required time - arrival time)
  Source:                 key_counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by Clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FSM_onehot_present_state_reg[2]/CE
                            (rising edge-triggered cell FDCE clocked by Clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             Clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (Clock rise@10.000ns - Clock rise@0.000ns)
  Data Path Delay:        3.436ns  (logic 0.704ns (20.488%)  route 2.732ns (79.512%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.183ns = ( 15.183 - 10.000 ) 
    Source Clock Delay      (SCD):    5.641ns
    Clock Pessimism Removal (CPR):    0.434ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clock rise edge)      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  clk_IBUF_BUFG_inst/O
                         net (fo=29, routed)          1.879     5.641    clk_IBUF_BUFG
    SLICE_X113Y44        FDRE                                         r  key_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y44        FDRE (Prop_fdre_C_Q)         0.456     6.097 r  key_counter_reg[1]/Q
                         net (fo=4, routed)           1.121     7.219    key_counter_reg[1]
    SLICE_X112Y45        LUT6 (Prop_lut6_I1_O)        0.124     7.343 f  FSM_onehot_present_state[7]_i_4/O
                         net (fo=1, routed)           0.932     8.274    FSM_onehot_present_state[7]_i_4_n_0
    SLICE_X111Y47        LUT5 (Prop_lut5_I4_O)        0.124     8.398 r  FSM_onehot_present_state[7]_i_1/O
                         net (fo=9, routed)           0.679     9.078    btnDetection
    SLICE_X112Y49        FDCE                                         r  FSM_onehot_present_state_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock Clock rise edge)     10.000    10.000 r  
    Y9                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972    13.392    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.483 r  clk_IBUF_BUFG_inst/O
                         net (fo=29, routed)          1.700    15.183    clk_IBUF_BUFG
    SLICE_X112Y49        FDCE                                         r  FSM_onehot_present_state_reg[2]/C
                         clock pessimism              0.434    15.617    
                         clock uncertainty           -0.035    15.582    
    SLICE_X112Y49        FDCE (Setup_fdce_C_CE)      -0.169    15.413    FSM_onehot_present_state_reg[2]
  -------------------------------------------------------------------
                         required time                         15.413    
                         arrival time                          -9.078    
  -------------------------------------------------------------------
                         slack                                  6.336    

Slack (MET) :             6.336ns  (required time - arrival time)
  Source:                 key_counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by Clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FSM_onehot_present_state_reg[3]/CE
                            (rising edge-triggered cell FDCE clocked by Clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             Clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (Clock rise@10.000ns - Clock rise@0.000ns)
  Data Path Delay:        3.436ns  (logic 0.704ns (20.488%)  route 2.732ns (79.512%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.183ns = ( 15.183 - 10.000 ) 
    Source Clock Delay      (SCD):    5.641ns
    Clock Pessimism Removal (CPR):    0.434ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clock rise edge)      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  clk_IBUF_BUFG_inst/O
                         net (fo=29, routed)          1.879     5.641    clk_IBUF_BUFG
    SLICE_X113Y44        FDRE                                         r  key_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y44        FDRE (Prop_fdre_C_Q)         0.456     6.097 r  key_counter_reg[1]/Q
                         net (fo=4, routed)           1.121     7.219    key_counter_reg[1]
    SLICE_X112Y45        LUT6 (Prop_lut6_I1_O)        0.124     7.343 f  FSM_onehot_present_state[7]_i_4/O
                         net (fo=1, routed)           0.932     8.274    FSM_onehot_present_state[7]_i_4_n_0
    SLICE_X111Y47        LUT5 (Prop_lut5_I4_O)        0.124     8.398 r  FSM_onehot_present_state[7]_i_1/O
                         net (fo=9, routed)           0.679     9.078    btnDetection
    SLICE_X112Y49        FDCE                                         r  FSM_onehot_present_state_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock Clock rise edge)     10.000    10.000 r  
    Y9                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972    13.392    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.483 r  clk_IBUF_BUFG_inst/O
                         net (fo=29, routed)          1.700    15.183    clk_IBUF_BUFG
    SLICE_X112Y49        FDCE                                         r  FSM_onehot_present_state_reg[3]/C
                         clock pessimism              0.434    15.617    
                         clock uncertainty           -0.035    15.582    
    SLICE_X112Y49        FDCE (Setup_fdce_C_CE)      -0.169    15.413    FSM_onehot_present_state_reg[3]
  -------------------------------------------------------------------
                         required time                         15.413    
                         arrival time                          -9.078    
  -------------------------------------------------------------------
                         slack                                  6.336    

Slack (MET) :             6.336ns  (required time - arrival time)
  Source:                 key_counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by Clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FSM_onehot_present_state_reg[4]/CE
                            (rising edge-triggered cell FDCE clocked by Clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             Clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (Clock rise@10.000ns - Clock rise@0.000ns)
  Data Path Delay:        3.436ns  (logic 0.704ns (20.488%)  route 2.732ns (79.512%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.183ns = ( 15.183 - 10.000 ) 
    Source Clock Delay      (SCD):    5.641ns
    Clock Pessimism Removal (CPR):    0.434ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clock rise edge)      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  clk_IBUF_BUFG_inst/O
                         net (fo=29, routed)          1.879     5.641    clk_IBUF_BUFG
    SLICE_X113Y44        FDRE                                         r  key_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y44        FDRE (Prop_fdre_C_Q)         0.456     6.097 r  key_counter_reg[1]/Q
                         net (fo=4, routed)           1.121     7.219    key_counter_reg[1]
    SLICE_X112Y45        LUT6 (Prop_lut6_I1_O)        0.124     7.343 f  FSM_onehot_present_state[7]_i_4/O
                         net (fo=1, routed)           0.932     8.274    FSM_onehot_present_state[7]_i_4_n_0
    SLICE_X111Y47        LUT5 (Prop_lut5_I4_O)        0.124     8.398 r  FSM_onehot_present_state[7]_i_1/O
                         net (fo=9, routed)           0.679     9.078    btnDetection
    SLICE_X112Y49        FDCE                                         r  FSM_onehot_present_state_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock Clock rise edge)     10.000    10.000 r  
    Y9                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972    13.392    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.483 r  clk_IBUF_BUFG_inst/O
                         net (fo=29, routed)          1.700    15.183    clk_IBUF_BUFG
    SLICE_X112Y49        FDCE                                         r  FSM_onehot_present_state_reg[4]/C
                         clock pessimism              0.434    15.617    
                         clock uncertainty           -0.035    15.582    
    SLICE_X112Y49        FDCE (Setup_fdce_C_CE)      -0.169    15.413    FSM_onehot_present_state_reg[4]
  -------------------------------------------------------------------
                         required time                         15.413    
                         arrival time                          -9.078    
  -------------------------------------------------------------------
                         slack                                  6.336    

Slack (MET) :             6.336ns  (required time - arrival time)
  Source:                 key_counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by Clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FSM_onehot_present_state_reg[7]_lopt_replica/CE
                            (rising edge-triggered cell FDCE clocked by Clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             Clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (Clock rise@10.000ns - Clock rise@0.000ns)
  Data Path Delay:        3.436ns  (logic 0.704ns (20.488%)  route 2.732ns (79.512%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.183ns = ( 15.183 - 10.000 ) 
    Source Clock Delay      (SCD):    5.641ns
    Clock Pessimism Removal (CPR):    0.434ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clock rise edge)      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  clk_IBUF_BUFG_inst/O
                         net (fo=29, routed)          1.879     5.641    clk_IBUF_BUFG
    SLICE_X113Y44        FDRE                                         r  key_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y44        FDRE (Prop_fdre_C_Q)         0.456     6.097 r  key_counter_reg[1]/Q
                         net (fo=4, routed)           1.121     7.219    key_counter_reg[1]
    SLICE_X112Y45        LUT6 (Prop_lut6_I1_O)        0.124     7.343 f  FSM_onehot_present_state[7]_i_4/O
                         net (fo=1, routed)           0.932     8.274    FSM_onehot_present_state[7]_i_4_n_0
    SLICE_X111Y47        LUT5 (Prop_lut5_I4_O)        0.124     8.398 r  FSM_onehot_present_state[7]_i_1/O
                         net (fo=9, routed)           0.679     9.078    btnDetection
    SLICE_X112Y49        FDCE                                         r  FSM_onehot_present_state_reg[7]_lopt_replica/CE
  -------------------------------------------------------------------    -------------------

                         (clock Clock rise edge)     10.000    10.000 r  
    Y9                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972    13.392    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.483 r  clk_IBUF_BUFG_inst/O
                         net (fo=29, routed)          1.700    15.183    clk_IBUF_BUFG
    SLICE_X112Y49        FDCE                                         r  FSM_onehot_present_state_reg[7]_lopt_replica/C
                         clock pessimism              0.434    15.617    
                         clock uncertainty           -0.035    15.582    
    SLICE_X112Y49        FDCE (Setup_fdce_C_CE)      -0.169    15.413    FSM_onehot_present_state_reg[7]_lopt_replica
  -------------------------------------------------------------------
                         required time                         15.413    
                         arrival time                          -9.078    
  -------------------------------------------------------------------
                         slack                                  6.336    

Slack (MET) :             6.350ns  (required time - arrival time)
  Source:                 key_counter_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by Clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            key_counter_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by Clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             Clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (Clock rise@10.000ns - Clock rise@0.000ns)
  Data Path Delay:        3.176ns  (logic 1.230ns (38.724%)  route 1.946ns (61.276%))
  Logic Levels:           4  (CARRY4=3 LUT2=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.182ns = ( 15.182 - 10.000 ) 
    Source Clock Delay      (SCD):    5.641ns
    Clock Pessimism Removal (CPR):    0.434ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clock rise edge)      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  clk_IBUF_BUFG_inst/O
                         net (fo=29, routed)          1.879     5.641    clk_IBUF_BUFG
    SLICE_X113Y45        FDRE                                         r  key_counter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y45        FDRE (Prop_fdre_C_Q)         0.456     6.097 f  key_counter_reg[6]/Q
                         net (fo=3, routed)           1.001     7.099    key_counter_reg[6]
    SLICE_X112Y46        LUT2 (Prop_lut2_I0_O)        0.124     7.223 r  key_counter[0]_i_14/O
                         net (fo=1, routed)           0.000     7.223    key_counter[0]_i_14_n_0
    SLICE_X112Y46        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     7.599 r  key_counter_reg[0]_i_7/CO[3]
                         net (fo=1, routed)           0.000     7.599    key_counter_reg[0]_i_7_n_0
    SLICE_X112Y47        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.716 r  key_counter_reg[0]_i_3/CO[3]
                         net (fo=1, routed)           0.000     7.716    key_counter_reg[0]_i_3_n_0
    SLICE_X112Y48        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     7.873 r  key_counter_reg[0]_i_1/CO[1]
                         net (fo=20, routed)          0.945     8.818    sel
    SLICE_X113Y44        FDRE                                         r  key_counter_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock Clock rise edge)     10.000    10.000 r  
    Y9                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972    13.392    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.483 r  clk_IBUF_BUFG_inst/O
                         net (fo=29, routed)          1.699    15.182    clk_IBUF_BUFG
    SLICE_X113Y44        FDRE                                         r  key_counter_reg[0]/C
                         clock pessimism              0.434    15.616    
                         clock uncertainty           -0.035    15.581    
    SLICE_X113Y44        FDRE (Setup_fdre_C_CE)      -0.413    15.168    key_counter_reg[0]
  -------------------------------------------------------------------
                         required time                         15.168    
                         arrival time                          -8.818    
  -------------------------------------------------------------------
                         slack                                  6.350    

Slack (MET) :             6.350ns  (required time - arrival time)
  Source:                 key_counter_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by Clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            key_counter_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by Clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             Clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (Clock rise@10.000ns - Clock rise@0.000ns)
  Data Path Delay:        3.176ns  (logic 1.230ns (38.724%)  route 1.946ns (61.276%))
  Logic Levels:           4  (CARRY4=3 LUT2=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.182ns = ( 15.182 - 10.000 ) 
    Source Clock Delay      (SCD):    5.641ns
    Clock Pessimism Removal (CPR):    0.434ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clock rise edge)      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  clk_IBUF_BUFG_inst/O
                         net (fo=29, routed)          1.879     5.641    clk_IBUF_BUFG
    SLICE_X113Y45        FDRE                                         r  key_counter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y45        FDRE (Prop_fdre_C_Q)         0.456     6.097 f  key_counter_reg[6]/Q
                         net (fo=3, routed)           1.001     7.099    key_counter_reg[6]
    SLICE_X112Y46        LUT2 (Prop_lut2_I0_O)        0.124     7.223 r  key_counter[0]_i_14/O
                         net (fo=1, routed)           0.000     7.223    key_counter[0]_i_14_n_0
    SLICE_X112Y46        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     7.599 r  key_counter_reg[0]_i_7/CO[3]
                         net (fo=1, routed)           0.000     7.599    key_counter_reg[0]_i_7_n_0
    SLICE_X112Y47        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.716 r  key_counter_reg[0]_i_3/CO[3]
                         net (fo=1, routed)           0.000     7.716    key_counter_reg[0]_i_3_n_0
    SLICE_X112Y48        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     7.873 r  key_counter_reg[0]_i_1/CO[1]
                         net (fo=20, routed)          0.945     8.818    sel
    SLICE_X113Y44        FDRE                                         r  key_counter_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock Clock rise edge)     10.000    10.000 r  
    Y9                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972    13.392    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.483 r  clk_IBUF_BUFG_inst/O
                         net (fo=29, routed)          1.699    15.182    clk_IBUF_BUFG
    SLICE_X113Y44        FDRE                                         r  key_counter_reg[1]/C
                         clock pessimism              0.434    15.616    
                         clock uncertainty           -0.035    15.581    
    SLICE_X113Y44        FDRE (Setup_fdre_C_CE)      -0.413    15.168    key_counter_reg[1]
  -------------------------------------------------------------------
                         required time                         15.168    
                         arrival time                          -8.818    
  -------------------------------------------------------------------
                         slack                                  6.350    

Slack (MET) :             6.350ns  (required time - arrival time)
  Source:                 key_counter_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by Clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            key_counter_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by Clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             Clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (Clock rise@10.000ns - Clock rise@0.000ns)
  Data Path Delay:        3.176ns  (logic 1.230ns (38.724%)  route 1.946ns (61.276%))
  Logic Levels:           4  (CARRY4=3 LUT2=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.182ns = ( 15.182 - 10.000 ) 
    Source Clock Delay      (SCD):    5.641ns
    Clock Pessimism Removal (CPR):    0.434ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clock rise edge)      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  clk_IBUF_BUFG_inst/O
                         net (fo=29, routed)          1.879     5.641    clk_IBUF_BUFG
    SLICE_X113Y45        FDRE                                         r  key_counter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y45        FDRE (Prop_fdre_C_Q)         0.456     6.097 f  key_counter_reg[6]/Q
                         net (fo=3, routed)           1.001     7.099    key_counter_reg[6]
    SLICE_X112Y46        LUT2 (Prop_lut2_I0_O)        0.124     7.223 r  key_counter[0]_i_14/O
                         net (fo=1, routed)           0.000     7.223    key_counter[0]_i_14_n_0
    SLICE_X112Y46        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     7.599 r  key_counter_reg[0]_i_7/CO[3]
                         net (fo=1, routed)           0.000     7.599    key_counter_reg[0]_i_7_n_0
    SLICE_X112Y47        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.716 r  key_counter_reg[0]_i_3/CO[3]
                         net (fo=1, routed)           0.000     7.716    key_counter_reg[0]_i_3_n_0
    SLICE_X112Y48        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     7.873 r  key_counter_reg[0]_i_1/CO[1]
                         net (fo=20, routed)          0.945     8.818    sel
    SLICE_X113Y44        FDRE                                         r  key_counter_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock Clock rise edge)     10.000    10.000 r  
    Y9                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972    13.392    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.483 r  clk_IBUF_BUFG_inst/O
                         net (fo=29, routed)          1.699    15.182    clk_IBUF_BUFG
    SLICE_X113Y44        FDRE                                         r  key_counter_reg[2]/C
                         clock pessimism              0.434    15.616    
                         clock uncertainty           -0.035    15.581    
    SLICE_X113Y44        FDRE (Setup_fdre_C_CE)      -0.413    15.168    key_counter_reg[2]
  -------------------------------------------------------------------
                         required time                         15.168    
                         arrival time                          -8.818    
  -------------------------------------------------------------------
                         slack                                  6.350    

Slack (MET) :             6.350ns  (required time - arrival time)
  Source:                 key_counter_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by Clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            key_counter_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by Clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             Clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (Clock rise@10.000ns - Clock rise@0.000ns)
  Data Path Delay:        3.176ns  (logic 1.230ns (38.724%)  route 1.946ns (61.276%))
  Logic Levels:           4  (CARRY4=3 LUT2=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.182ns = ( 15.182 - 10.000 ) 
    Source Clock Delay      (SCD):    5.641ns
    Clock Pessimism Removal (CPR):    0.434ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clock rise edge)      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  clk_IBUF_BUFG_inst/O
                         net (fo=29, routed)          1.879     5.641    clk_IBUF_BUFG
    SLICE_X113Y45        FDRE                                         r  key_counter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y45        FDRE (Prop_fdre_C_Q)         0.456     6.097 f  key_counter_reg[6]/Q
                         net (fo=3, routed)           1.001     7.099    key_counter_reg[6]
    SLICE_X112Y46        LUT2 (Prop_lut2_I0_O)        0.124     7.223 r  key_counter[0]_i_14/O
                         net (fo=1, routed)           0.000     7.223    key_counter[0]_i_14_n_0
    SLICE_X112Y46        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     7.599 r  key_counter_reg[0]_i_7/CO[3]
                         net (fo=1, routed)           0.000     7.599    key_counter_reg[0]_i_7_n_0
    SLICE_X112Y47        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.716 r  key_counter_reg[0]_i_3/CO[3]
                         net (fo=1, routed)           0.000     7.716    key_counter_reg[0]_i_3_n_0
    SLICE_X112Y48        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     7.873 r  key_counter_reg[0]_i_1/CO[1]
                         net (fo=20, routed)          0.945     8.818    sel
    SLICE_X113Y44        FDRE                                         r  key_counter_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock Clock rise edge)     10.000    10.000 r  
    Y9                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972    13.392    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.483 r  clk_IBUF_BUFG_inst/O
                         net (fo=29, routed)          1.699    15.182    clk_IBUF_BUFG
    SLICE_X113Y44        FDRE                                         r  key_counter_reg[3]/C
                         clock pessimism              0.434    15.616    
                         clock uncertainty           -0.035    15.581    
    SLICE_X113Y44        FDRE (Setup_fdre_C_CE)      -0.413    15.168    key_counter_reg[3]
  -------------------------------------------------------------------
                         required time                         15.168    
                         arrival time                          -8.818    
  -------------------------------------------------------------------
                         slack                                  6.350    

Slack (MET) :             6.482ns  (required time - arrival time)
  Source:                 key_counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by Clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FSM_onehot_present_state_reg[0]/CE
                            (rising edge-triggered cell FDPE clocked by Clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             Clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (Clock rise@10.000ns - Clock rise@0.000ns)
  Data Path Delay:        3.254ns  (logic 0.704ns (21.638%)  route 2.550ns (78.362%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.183ns = ( 15.183 - 10.000 ) 
    Source Clock Delay      (SCD):    5.641ns
    Clock Pessimism Removal (CPR):    0.434ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clock rise edge)      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  clk_IBUF_BUFG_inst/O
                         net (fo=29, routed)          1.879     5.641    clk_IBUF_BUFG
    SLICE_X113Y44        FDRE                                         r  key_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y44        FDRE (Prop_fdre_C_Q)         0.456     6.097 r  key_counter_reg[1]/Q
                         net (fo=4, routed)           1.121     7.219    key_counter_reg[1]
    SLICE_X112Y45        LUT6 (Prop_lut6_I1_O)        0.124     7.343 f  FSM_onehot_present_state[7]_i_4/O
                         net (fo=1, routed)           0.932     8.274    FSM_onehot_present_state[7]_i_4_n_0
    SLICE_X111Y47        LUT5 (Prop_lut5_I4_O)        0.124     8.398 r  FSM_onehot_present_state[7]_i_1/O
                         net (fo=9, routed)           0.497     8.895    btnDetection
    SLICE_X113Y49        FDPE                                         r  FSM_onehot_present_state_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock Clock rise edge)     10.000    10.000 r  
    Y9                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972    13.392    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.483 r  clk_IBUF_BUFG_inst/O
                         net (fo=29, routed)          1.700    15.183    clk_IBUF_BUFG
    SLICE_X113Y49        FDPE                                         r  FSM_onehot_present_state_reg[0]/C
                         clock pessimism              0.434    15.617    
                         clock uncertainty           -0.035    15.582    
    SLICE_X113Y49        FDPE (Setup_fdpe_C_CE)      -0.205    15.377    FSM_onehot_present_state_reg[0]
  -------------------------------------------------------------------
                         required time                         15.377    
                         arrival time                          -8.895    
  -------------------------------------------------------------------
                         slack                                  6.482    

Slack (MET) :             6.482ns  (required time - arrival time)
  Source:                 key_counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by Clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FSM_onehot_present_state_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by Clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             Clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (Clock rise@10.000ns - Clock rise@0.000ns)
  Data Path Delay:        3.254ns  (logic 0.704ns (21.638%)  route 2.550ns (78.362%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.183ns = ( 15.183 - 10.000 ) 
    Source Clock Delay      (SCD):    5.641ns
    Clock Pessimism Removal (CPR):    0.434ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clock rise edge)      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  clk_IBUF_BUFG_inst/O
                         net (fo=29, routed)          1.879     5.641    clk_IBUF_BUFG
    SLICE_X113Y44        FDRE                                         r  key_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y44        FDRE (Prop_fdre_C_Q)         0.456     6.097 r  key_counter_reg[1]/Q
                         net (fo=4, routed)           1.121     7.219    key_counter_reg[1]
    SLICE_X112Y45        LUT6 (Prop_lut6_I1_O)        0.124     7.343 f  FSM_onehot_present_state[7]_i_4/O
                         net (fo=1, routed)           0.932     8.274    FSM_onehot_present_state[7]_i_4_n_0
    SLICE_X111Y47        LUT5 (Prop_lut5_I4_O)        0.124     8.398 r  FSM_onehot_present_state[7]_i_1/O
                         net (fo=9, routed)           0.497     8.895    btnDetection
    SLICE_X113Y49        FDCE                                         r  FSM_onehot_present_state_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock Clock rise edge)     10.000    10.000 r  
    Y9                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972    13.392    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.483 r  clk_IBUF_BUFG_inst/O
                         net (fo=29, routed)          1.700    15.183    clk_IBUF_BUFG
    SLICE_X113Y49        FDCE                                         r  FSM_onehot_present_state_reg[1]/C
                         clock pessimism              0.434    15.617    
                         clock uncertainty           -0.035    15.582    
    SLICE_X113Y49        FDCE (Setup_fdce_C_CE)      -0.205    15.377    FSM_onehot_present_state_reg[1]
  -------------------------------------------------------------------
                         required time                         15.377    
                         arrival time                          -8.895    
  -------------------------------------------------------------------
                         slack                                  6.482    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.226ns  (arrival time - required time)
  Source:                 FSM_onehot_present_state_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by Clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FSM_onehot_present_state_reg[0]/D
                            (rising edge-triggered cell FDPE clocked by Clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             Clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Clock rise@0.000ns - Clock rise@0.000ns)
  Data Path Delay:        0.312ns  (logic 0.141ns (45.190%)  route 0.171ns (54.810%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.106ns
    Source Clock Delay      (SCD):    1.588ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clock rise edge)      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  clk_IBUF_BUFG_inst/O
                         net (fo=29, routed)          0.641     1.588    clk_IBUF_BUFG
    SLICE_X111Y49        FDCE                                         r  FSM_onehot_present_state_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y49        FDCE (Prop_fdce_C_Q)         0.141     1.729 r  FSM_onehot_present_state_reg[7]/Q
                         net (fo=2, routed)           0.171     1.900    led_OBUF[3]
    SLICE_X113Y49        FDPE                                         r  FSM_onehot_present_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock Clock rise edge)      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk_IBUF_BUFG_inst/O
                         net (fo=29, routed)          0.912     2.106    clk_IBUF_BUFG
    SLICE_X113Y49        FDPE                                         r  FSM_onehot_present_state_reg[0]/C
                         clock pessimism             -0.502     1.604    
    SLICE_X113Y49        FDPE (Hold_fdpe_C_D)         0.070     1.674    FSM_onehot_present_state_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.674    
                         arrival time                           1.900    
  -------------------------------------------------------------------
                         slack                                  0.226    

Slack (MET) :             0.245ns  (arrival time - required time)
  Source:                 FSM_onehot_present_state_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by Clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FSM_onehot_present_state_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by Clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             Clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Clock rise@0.000ns - Clock rise@0.000ns)
  Data Path Delay:        0.311ns  (logic 0.141ns (45.298%)  route 0.170ns (54.702%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.106ns
    Source Clock Delay      (SCD):    1.588ns
    Clock Pessimism Removal (CPR):    0.518ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clock rise edge)      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  clk_IBUF_BUFG_inst/O
                         net (fo=29, routed)          0.641     1.588    clk_IBUF_BUFG
    SLICE_X111Y49        FDCE                                         r  FSM_onehot_present_state_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y49        FDCE (Prop_fdce_C_Q)         0.141     1.729 r  FSM_onehot_present_state_reg[5]/Q
                         net (fo=1, routed)           0.170     1.899    FSM_onehot_present_state_reg_n_0_[5]
    SLICE_X111Y49        FDCE                                         r  FSM_onehot_present_state_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock Clock rise edge)      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk_IBUF_BUFG_inst/O
                         net (fo=29, routed)          0.912     2.106    clk_IBUF_BUFG
    SLICE_X111Y49        FDCE                                         r  FSM_onehot_present_state_reg[6]/C
                         clock pessimism             -0.518     1.588    
    SLICE_X111Y49        FDCE (Hold_fdce_C_D)         0.066     1.654    FSM_onehot_present_state_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.654    
                         arrival time                           1.899    
  -------------------------------------------------------------------
                         slack                                  0.245    

Slack (MET) :             0.249ns  (arrival time - required time)
  Source:                 FSM_onehot_present_state_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by Clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FSM_onehot_present_state_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by Clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             Clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Clock rise@0.000ns - Clock rise@0.000ns)
  Data Path Delay:        0.335ns  (logic 0.164ns (48.930%)  route 0.171ns (51.070%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.106ns
    Source Clock Delay      (SCD):    1.588ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clock rise edge)      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  clk_IBUF_BUFG_inst/O
                         net (fo=29, routed)          0.641     1.588    clk_IBUF_BUFG
    SLICE_X112Y49        FDCE                                         r  FSM_onehot_present_state_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y49        FDCE (Prop_fdce_C_Q)         0.164     1.752 r  FSM_onehot_present_state_reg[4]/Q
                         net (fo=2, routed)           0.171     1.923    FSM_onehot_present_state_reg_n_0_[4]
    SLICE_X111Y49        FDCE                                         r  FSM_onehot_present_state_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock Clock rise edge)      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk_IBUF_BUFG_inst/O
                         net (fo=29, routed)          0.912     2.106    clk_IBUF_BUFG
    SLICE_X111Y49        FDCE                                         r  FSM_onehot_present_state_reg[5]/C
                         clock pessimism             -0.502     1.604    
    SLICE_X111Y49        FDCE (Hold_fdce_C_D)         0.070     1.674    FSM_onehot_present_state_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.674    
                         arrival time                           1.923    
  -------------------------------------------------------------------
                         slack                                  0.249    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 key_counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by Clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            key_counter_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by Clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             Clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Clock rise@0.000ns - Clock rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.424%)  route 0.120ns (32.576%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.105ns
    Source Clock Delay      (SCD):    1.587ns
    Clock Pessimism Removal (CPR):    0.518ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clock rise edge)      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  clk_IBUF_BUFG_inst/O
                         net (fo=29, routed)          0.640     1.587    clk_IBUF_BUFG
    SLICE_X113Y44        FDRE                                         r  key_counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y44        FDRE (Prop_fdre_C_Q)         0.141     1.728 r  key_counter_reg[3]/Q
                         net (fo=4, routed)           0.120     1.848    key_counter_reg[3]
    SLICE_X113Y44        CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.956 r  key_counter_reg[0]_i_2/O[3]
                         net (fo=1, routed)           0.000     1.956    key_counter_reg[0]_i_2_n_4
    SLICE_X113Y44        FDRE                                         r  key_counter_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock Clock rise edge)      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk_IBUF_BUFG_inst/O
                         net (fo=29, routed)          0.911     2.105    clk_IBUF_BUFG
    SLICE_X113Y44        FDRE                                         r  key_counter_reg[3]/C
                         clock pessimism             -0.518     1.587    
    SLICE_X113Y44        FDRE (Hold_fdre_C_D)         0.105     1.692    key_counter_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.692    
                         arrival time                           1.956    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.269ns  (arrival time - required time)
  Source:                 key_counter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by Clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            key_counter_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by Clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             Clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Clock rise@0.000ns - Clock rise@0.000ns)
  Data Path Delay:        0.374ns  (logic 0.252ns (67.467%)  route 0.122ns (32.533%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.105ns
    Source Clock Delay      (SCD):    1.587ns
    Clock Pessimism Removal (CPR):    0.518ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clock rise edge)      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  clk_IBUF_BUFG_inst/O
                         net (fo=29, routed)          0.640     1.587    clk_IBUF_BUFG
    SLICE_X113Y44        FDRE                                         r  key_counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y44        FDRE (Prop_fdre_C_Q)         0.141     1.728 r  key_counter_reg[2]/Q
                         net (fo=3, routed)           0.122     1.849    key_counter_reg[2]
    SLICE_X113Y44        CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.960 r  key_counter_reg[0]_i_2/O[2]
                         net (fo=1, routed)           0.000     1.960    key_counter_reg[0]_i_2_n_5
    SLICE_X113Y44        FDRE                                         r  key_counter_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock Clock rise edge)      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk_IBUF_BUFG_inst/O
                         net (fo=29, routed)          0.911     2.105    clk_IBUF_BUFG
    SLICE_X113Y44        FDRE                                         r  key_counter_reg[2]/C
                         clock pessimism             -0.518     1.587    
    SLICE_X113Y44        FDRE (Hold_fdre_C_D)         0.105     1.692    key_counter_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.692    
                         arrival time                           1.960    
  -------------------------------------------------------------------
                         slack                                  0.269    

Slack (MET) :             0.275ns  (arrival time - required time)
  Source:                 key_counter_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by Clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            key_counter_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by Clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             Clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Clock rise@0.000ns - Clock rise@0.000ns)
  Data Path Delay:        0.380ns  (logic 0.249ns (65.456%)  route 0.131ns (34.544%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.106ns
    Source Clock Delay      (SCD):    1.588ns
    Clock Pessimism Removal (CPR):    0.518ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clock rise edge)      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  clk_IBUF_BUFG_inst/O
                         net (fo=29, routed)          0.641     1.588    clk_IBUF_BUFG
    SLICE_X113Y47        FDRE                                         r  key_counter_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y47        FDRE (Prop_fdre_C_Q)         0.141     1.729 r  key_counter_reg[15]/Q
                         net (fo=3, routed)           0.131     1.860    key_counter_reg[15]
    SLICE_X113Y47        CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.968 r  key_counter_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.968    key_counter_reg[12]_i_1_n_4
    SLICE_X113Y47        FDRE                                         r  key_counter_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock Clock rise edge)      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk_IBUF_BUFG_inst/O
                         net (fo=29, routed)          0.912     2.106    clk_IBUF_BUFG
    SLICE_X113Y47        FDRE                                         r  key_counter_reg[15]/C
                         clock pessimism             -0.518     1.588    
    SLICE_X113Y47        FDRE (Hold_fdre_C_D)         0.105     1.693    key_counter_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.693    
                         arrival time                           1.968    
  -------------------------------------------------------------------
                         slack                                  0.275    

Slack (MET) :             0.276ns  (arrival time - required time)
  Source:                 key_counter_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by Clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            key_counter_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by Clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             Clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Clock rise@0.000ns - Clock rise@0.000ns)
  Data Path Delay:        0.381ns  (logic 0.249ns (65.279%)  route 0.132ns (34.721%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.105ns
    Source Clock Delay      (SCD):    1.587ns
    Clock Pessimism Removal (CPR):    0.518ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clock rise edge)      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  clk_IBUF_BUFG_inst/O
                         net (fo=29, routed)          0.640     1.587    clk_IBUF_BUFG
    SLICE_X113Y46        FDRE                                         r  key_counter_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y46        FDRE (Prop_fdre_C_Q)         0.141     1.728 r  key_counter_reg[11]/Q
                         net (fo=3, routed)           0.132     1.860    key_counter_reg[11]
    SLICE_X113Y46        CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.968 r  key_counter_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.968    key_counter_reg[8]_i_1_n_4
    SLICE_X113Y46        FDRE                                         r  key_counter_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock Clock rise edge)      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk_IBUF_BUFG_inst/O
                         net (fo=29, routed)          0.911     2.105    clk_IBUF_BUFG
    SLICE_X113Y46        FDRE                                         r  key_counter_reg[11]/C
                         clock pessimism             -0.518     1.587    
    SLICE_X113Y46        FDRE (Hold_fdre_C_D)         0.105     1.692    key_counter_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.692    
                         arrival time                           1.968    
  -------------------------------------------------------------------
                         slack                                  0.276    

Slack (MET) :             0.276ns  (arrival time - required time)
  Source:                 key_counter_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by Clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            key_counter_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by Clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             Clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Clock rise@0.000ns - Clock rise@0.000ns)
  Data Path Delay:        0.381ns  (logic 0.249ns (65.279%)  route 0.132ns (34.721%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.105ns
    Source Clock Delay      (SCD):    1.587ns
    Clock Pessimism Removal (CPR):    0.518ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clock rise edge)      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  clk_IBUF_BUFG_inst/O
                         net (fo=29, routed)          0.640     1.587    clk_IBUF_BUFG
    SLICE_X113Y45        FDRE                                         r  key_counter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y45        FDRE (Prop_fdre_C_Q)         0.141     1.728 r  key_counter_reg[7]/Q
                         net (fo=3, routed)           0.132     1.860    key_counter_reg[7]
    SLICE_X113Y45        CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.968 r  key_counter_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.968    key_counter_reg[4]_i_1_n_4
    SLICE_X113Y45        FDRE                                         r  key_counter_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock Clock rise edge)      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk_IBUF_BUFG_inst/O
                         net (fo=29, routed)          0.911     2.105    clk_IBUF_BUFG
    SLICE_X113Y45        FDRE                                         r  key_counter_reg[7]/C
                         clock pessimism             -0.518     1.587    
    SLICE_X113Y45        FDRE (Hold_fdre_C_D)         0.105     1.692    key_counter_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.692    
                         arrival time                           1.968    
  -------------------------------------------------------------------
                         slack                                  0.276    

Slack (MET) :             0.277ns  (arrival time - required time)
  Source:                 key_counter_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by Clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            key_counter_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by Clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             Clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Clock rise@0.000ns - Clock rise@0.000ns)
  Data Path Delay:        0.382ns  (logic 0.256ns (66.989%)  route 0.126ns (33.011%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.105ns
    Source Clock Delay      (SCD):    1.587ns
    Clock Pessimism Removal (CPR):    0.518ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clock rise edge)      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  clk_IBUF_BUFG_inst/O
                         net (fo=29, routed)          0.640     1.587    clk_IBUF_BUFG
    SLICE_X113Y45        FDRE                                         r  key_counter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y45        FDRE (Prop_fdre_C_Q)         0.141     1.728 r  key_counter_reg[4]/Q
                         net (fo=3, routed)           0.126     1.854    key_counter_reg[4]
    SLICE_X113Y45        CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.969 r  key_counter_reg[4]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.969    key_counter_reg[4]_i_1_n_7
    SLICE_X113Y45        FDRE                                         r  key_counter_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock Clock rise edge)      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk_IBUF_BUFG_inst/O
                         net (fo=29, routed)          0.911     2.105    clk_IBUF_BUFG
    SLICE_X113Y45        FDRE                                         r  key_counter_reg[4]/C
                         clock pessimism             -0.518     1.587    
    SLICE_X113Y45        FDRE (Hold_fdre_C_D)         0.105     1.692    key_counter_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.692    
                         arrival time                           1.969    
  -------------------------------------------------------------------
                         slack                                  0.277    

Slack (MET) :             0.279ns  (arrival time - required time)
  Source:                 key_counter_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by Clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            key_counter_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by Clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             Clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Clock rise@0.000ns - Clock rise@0.000ns)
  Data Path Delay:        0.384ns  (logic 0.256ns (66.595%)  route 0.128ns (33.405%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.106ns
    Source Clock Delay      (SCD):    1.588ns
    Clock Pessimism Removal (CPR):    0.518ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clock rise edge)      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  clk_IBUF_BUFG_inst/O
                         net (fo=29, routed)          0.641     1.588    clk_IBUF_BUFG
    SLICE_X113Y47        FDRE                                         r  key_counter_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y47        FDRE (Prop_fdre_C_Q)         0.141     1.729 r  key_counter_reg[12]/Q
                         net (fo=3, routed)           0.128     1.857    key_counter_reg[12]
    SLICE_X113Y47        CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.972 r  key_counter_reg[12]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.972    key_counter_reg[12]_i_1_n_7
    SLICE_X113Y47        FDRE                                         r  key_counter_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock Clock rise edge)      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk_IBUF_BUFG_inst/O
                         net (fo=29, routed)          0.912     2.106    clk_IBUF_BUFG
    SLICE_X113Y47        FDRE                                         r  key_counter_reg[12]/C
                         clock pessimism             -0.518     1.588    
    SLICE_X113Y47        FDRE (Hold_fdre_C_D)         0.105     1.693    key_counter_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.693    
                         arrival time                           1.972    
  -------------------------------------------------------------------
                         slack                                  0.279    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         Clock
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDPE/C   n/a            1.000         10.000      9.000      SLICE_X113Y49  FSM_onehot_present_state_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X113Y49  FSM_onehot_present_state_reg[1]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X112Y49  FSM_onehot_present_state_reg[2]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X112Y49  FSM_onehot_present_state_reg[3]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X112Y49  FSM_onehot_present_state_reg[4]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X111Y49  FSM_onehot_present_state_reg[5]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X111Y49  FSM_onehot_present_state_reg[6]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X111Y49  FSM_onehot_present_state_reg[7]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X112Y49  FSM_onehot_present_state_reg[7]_lopt_replica/C
Low Pulse Width   Slow    FDPE/C   n/a            0.500         5.000       4.500      SLICE_X113Y49  FSM_onehot_present_state_reg[0]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X113Y49  FSM_onehot_present_state_reg[1]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X112Y49  FSM_onehot_present_state_reg[2]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X112Y49  FSM_onehot_present_state_reg[3]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X112Y49  FSM_onehot_present_state_reg[4]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X111Y49  FSM_onehot_present_state_reg[5]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X111Y49  FSM_onehot_present_state_reg[6]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X111Y49  FSM_onehot_present_state_reg[7]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X112Y49  FSM_onehot_present_state_reg[7]_lopt_replica/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X113Y44  key_counter_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X113Y44  key_counter_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X113Y46  key_counter_reg[10]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X113Y46  key_counter_reg[11]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X113Y44  key_counter_reg[1]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X113Y44  key_counter_reg[2]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X113Y44  key_counter_reg[3]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X113Y45  key_counter_reg[4]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X113Y45  key_counter_reg[5]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X113Y45  key_counter_reg[6]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X113Y45  key_counter_reg[7]/C



