Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Tue Mar 24 16:05:41 2020
| Host         : ECEB-4022-02 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file BTPipeExample_timing_summary_routed.rpt -pb BTPipeExample_timing_summary_routed.pb -rpx BTPipeExample_timing_summary_routed.rpx -warn_on_violation
| Design       : BTPipeExample
| Device       : 7a75t-fgg484
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 54 register/latch pins with no clock driven by root clock pin: CVM300_CLK_OUT (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: CVM_Clk_reg/Q (HIGH)

 There are 50 register/latch pins with no clock driven by root clock pin: ClockGenerator1/FSM_Clk_reg/Q (HIGH)

 There are 25 register/latch pins with no clock driven by root clock pin: ClockGenerator1/ILA_Clk_reg/Q (HIGH)

 There are 78 register/latch pins with no clock driven by root clock pin: SPI_FSM_Clk_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: hostIF/core0/core0/a0/d0/lc4da648cb12eeeb24e4d199c1195ed93_reg[4]/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 406 pins that are not constrained for maximum delay. (HIGH)

 There are 76 pins that are not constrained for maximum delay due to constant clock. (MEDIUM)


5. checking no_input_delay
--------------------------
 There are 12 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 9 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.208        0.000                      0                 2155        0.051        0.000                      0                 2155        2.000        0.000                       0                   952  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock          Waveform(ns)         Period(ns)      Frequency(MHz)
-----          ------------         ----------      --------------
okUH0          {0.000 4.960}        9.920           100.806         
  mmcm0_clk0   {1.488 6.448}        9.920           100.806         
  mmcm0_clkfb  {0.000 4.960}        9.920           100.806         
sys_clk        {0.000 2.500}        5.000           200.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock              WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----              -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
okUH0                                                                                                                                                            2.960        0.000                       0                     1  
  mmcm0_clk0         1.339        0.000                      0                 1960        0.051        0.000                      0                 1960        3.710        0.000                       0                   922  
  mmcm0_clkfb                                                                                                                                                    7.765        0.000                       0                     3  
sys_clk              1.282        0.000                      0                   49        0.264        0.000                      0                   49        2.000        0.000                       0                    26  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
mmcm0_clk0    okUH0               4.607        0.000                      0                   35        1.029        0.000                      0                   35  
okUH0         mmcm0_clk0          0.208        0.000                      0                   20        1.283        0.000                      0                   20  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  mmcm0_clk0         mmcm0_clk0               6.287        0.000                      0                   91        0.426        0.000                      0                   91  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  okUH0
  To Clock:  okUH0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        2.960ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         okUH0
Waveform(ns):       { 0.000 4.960 }
Period(ns):         9.920
Sources:            { okUH[0] }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         9.920       8.671      MMCME2_ADV_X0Y1  hostIF/mmcm0/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       9.920       90.080     MMCME2_ADV_X0Y1  hostIF/mmcm0/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         4.960       2.960      MMCME2_ADV_X0Y1  hostIF/mmcm0/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         4.960       2.960      MMCME2_ADV_X0Y1  hostIF/mmcm0/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         4.960       2.960      MMCME2_ADV_X0Y1  hostIF/mmcm0/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         4.960       2.960      MMCME2_ADV_X0Y1  hostIF/mmcm0/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  mmcm0_clk0
  To Clock:  mmcm0_clk0

Setup :            0  Failing Endpoints,  Worst Slack        1.339ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.051ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.710ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.339ns  (required time - arrival time)
  Source:                 hostIF/core0/core0/a0/pm0/ram_1k_generate.v6.kcpsm6_rom/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Destination:            hostIF/core0/core0/a0/leeb76b405f165a9b4ab0606f3ea0b3c4_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Path Group:             mmcm0_clk0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.920ns  (mmcm0_clk0 rise@11.408ns - mmcm0_clk0 rise@1.488ns)
  Data Path Delay:        8.050ns  (logic 3.413ns (42.395%)  route 4.637ns (57.605%))
  Logic Levels:           4  (LUT3=1 LUT5=1 LUT6=1 RAMD32=1)
  Clock Path Skew:        -0.252ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.935ns = ( 9.473 - 11.408 ) 
    Source Clock Delay      (SCD):    -1.130ns = ( 0.358 - 1.488 ) 
    Clock Pessimism Removal (CPR):    0.552ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                      1.488     1.488 r  
    W19                                               0.000     1.488 r  okUH[0] (IN)
                         net (fo=0)                   0.000     1.488    hostIF/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         1.037     2.525 r  hostIF/hi_clk_bufg/O
                         net (fo=1, routed)           1.233     3.758    hostIF/okUH0_ibufg
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.069    -3.311 r  hostIF/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.710    -1.600    hostIF/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -1.504 r  hostIF/mmcm0_bufg/O
                         net (fo=920, routed)         1.862     0.358    hostIF/core0/core0/lec70dee01afd7ab45446d779af5292ff
    RAMB18_X0Y19         RAMB18E1                                     r  hostIF/core0/core0/a0/pm0/ram_1k_generate.v6.kcpsm6_rom/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y19         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[4])
                                                      2.454     2.812 r  hostIF/core0/core0/a0/pm0/ram_1k_generate.v6.kcpsm6_rom/DOADO[4]
                         net (fo=14, routed)          1.510     4.321    hostIF/core0/core0/a0/pc0/upper_reg_banks/ADDRA0
    SLICE_X6Y50          RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.150     4.471 f  hostIF/core0/core0/a0/pc0/upper_reg_banks/RAMA/O
                         net (fo=3, routed)           0.828     5.299    hostIF/core0/core0/a0/pc0/data_path_loop[4].output_data.sy_kk_mux_lut/I0
    SLICE_X7Y51          LUT5 (Prop_lut5_I0_O)        0.358     5.657 f  hostIF/core0/core0/a0/pc0/data_path_loop[4].output_data.sy_kk_mux_lut/LUT5/O
                         net (fo=20, routed)          0.948     6.605    hostIF/core0/core0/a0/l91f05f26d7832afb9cfdc67ea9d72301[4]
    SLICE_X9Y50          LUT6 (Prop_lut6_I0_O)        0.327     6.932 f  hostIF/core0/core0/l37dbd1aafb403530c46407234a8f7286[7]_i_2/O
                         net (fo=4, routed)           0.610     7.543    hostIF/core0/core0/l37dbd1aafb403530c46407234a8f7286[7]_i_2_n_0
    SLICE_X9Y49          LUT3 (Prop_lut3_I2_O)        0.124     7.667 r  hostIF/core0/core0/ld307737e57d50d07f937891de086bf8e_i_3/O
                         net (fo=10, routed)          0.741     8.408    hostIF/core0/core0/leeb76b405f165a9b4ab0606f3ea0b3c4[7]_i_1_n_0
    SLICE_X7Y50          FDRE                                         r  hostIF/core0/core0/a0/leeb76b405f165a9b4ab0606f3ea0b3c4_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                     11.408    11.408 r  
    W19                                               0.000    11.408 r  okUH[0] (IN)
                         net (fo=0)                   0.000    11.408    hostIF/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         0.903    12.311 r  hostIF/hi_clk_bufg/O
                         net (fo=1, routed)           1.162    13.473    hostIF/okUH0_ibufg
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.322     6.150 r  hostIF/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.630     7.780    hostIF/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.871 r  hostIF/mmcm0_bufg/O
                         net (fo=920, routed)         1.601     9.473    hostIF/core0/core0/lec70dee01afd7ab45446d779af5292ff
    SLICE_X7Y50          FDRE                                         r  hostIF/core0/core0/a0/leeb76b405f165a9b4ab0606f3ea0b3c4_reg[4]/C
                         clock pessimism              0.552    10.025    
                         clock uncertainty           -0.073     9.952    
    SLICE_X7Y50          FDRE (Setup_fdre_C_CE)      -0.205     9.747    hostIF/core0/core0/a0/leeb76b405f165a9b4ab0606f3ea0b3c4_reg[4]
  -------------------------------------------------------------------
                         required time                          9.747    
                         arrival time                          -8.408    
  -------------------------------------------------------------------
                         slack                                  1.339    

Slack (MET) :             1.339ns  (required time - arrival time)
  Source:                 hostIF/core0/core0/a0/pm0/ram_1k_generate.v6.kcpsm6_rom/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Destination:            hostIF/core0/core0/a0/leeb76b405f165a9b4ab0606f3ea0b3c4_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Path Group:             mmcm0_clk0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.920ns  (mmcm0_clk0 rise@11.408ns - mmcm0_clk0 rise@1.488ns)
  Data Path Delay:        8.050ns  (logic 3.413ns (42.395%)  route 4.637ns (57.605%))
  Logic Levels:           4  (LUT3=1 LUT5=1 LUT6=1 RAMD32=1)
  Clock Path Skew:        -0.252ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.935ns = ( 9.473 - 11.408 ) 
    Source Clock Delay      (SCD):    -1.130ns = ( 0.358 - 1.488 ) 
    Clock Pessimism Removal (CPR):    0.552ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                      1.488     1.488 r  
    W19                                               0.000     1.488 r  okUH[0] (IN)
                         net (fo=0)                   0.000     1.488    hostIF/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         1.037     2.525 r  hostIF/hi_clk_bufg/O
                         net (fo=1, routed)           1.233     3.758    hostIF/okUH0_ibufg
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.069    -3.311 r  hostIF/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.710    -1.600    hostIF/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -1.504 r  hostIF/mmcm0_bufg/O
                         net (fo=920, routed)         1.862     0.358    hostIF/core0/core0/lec70dee01afd7ab45446d779af5292ff
    RAMB18_X0Y19         RAMB18E1                                     r  hostIF/core0/core0/a0/pm0/ram_1k_generate.v6.kcpsm6_rom/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y19         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[4])
                                                      2.454     2.812 r  hostIF/core0/core0/a0/pm0/ram_1k_generate.v6.kcpsm6_rom/DOADO[4]
                         net (fo=14, routed)          1.510     4.321    hostIF/core0/core0/a0/pc0/upper_reg_banks/ADDRA0
    SLICE_X6Y50          RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.150     4.471 f  hostIF/core0/core0/a0/pc0/upper_reg_banks/RAMA/O
                         net (fo=3, routed)           0.828     5.299    hostIF/core0/core0/a0/pc0/data_path_loop[4].output_data.sy_kk_mux_lut/I0
    SLICE_X7Y51          LUT5 (Prop_lut5_I0_O)        0.358     5.657 f  hostIF/core0/core0/a0/pc0/data_path_loop[4].output_data.sy_kk_mux_lut/LUT5/O
                         net (fo=20, routed)          0.948     6.605    hostIF/core0/core0/a0/l91f05f26d7832afb9cfdc67ea9d72301[4]
    SLICE_X9Y50          LUT6 (Prop_lut6_I0_O)        0.327     6.932 f  hostIF/core0/core0/l37dbd1aafb403530c46407234a8f7286[7]_i_2/O
                         net (fo=4, routed)           0.610     7.543    hostIF/core0/core0/l37dbd1aafb403530c46407234a8f7286[7]_i_2_n_0
    SLICE_X9Y49          LUT3 (Prop_lut3_I2_O)        0.124     7.667 r  hostIF/core0/core0/ld307737e57d50d07f937891de086bf8e_i_3/O
                         net (fo=10, routed)          0.741     8.408    hostIF/core0/core0/leeb76b405f165a9b4ab0606f3ea0b3c4[7]_i_1_n_0
    SLICE_X7Y50          FDRE                                         r  hostIF/core0/core0/a0/leeb76b405f165a9b4ab0606f3ea0b3c4_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                     11.408    11.408 r  
    W19                                               0.000    11.408 r  okUH[0] (IN)
                         net (fo=0)                   0.000    11.408    hostIF/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         0.903    12.311 r  hostIF/hi_clk_bufg/O
                         net (fo=1, routed)           1.162    13.473    hostIF/okUH0_ibufg
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.322     6.150 r  hostIF/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.630     7.780    hostIF/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.871 r  hostIF/mmcm0_bufg/O
                         net (fo=920, routed)         1.601     9.473    hostIF/core0/core0/lec70dee01afd7ab45446d779af5292ff
    SLICE_X7Y50          FDRE                                         r  hostIF/core0/core0/a0/leeb76b405f165a9b4ab0606f3ea0b3c4_reg[5]/C
                         clock pessimism              0.552    10.025    
                         clock uncertainty           -0.073     9.952    
    SLICE_X7Y50          FDRE (Setup_fdre_C_CE)      -0.205     9.747    hostIF/core0/core0/a0/leeb76b405f165a9b4ab0606f3ea0b3c4_reg[5]
  -------------------------------------------------------------------
                         required time                          9.747    
                         arrival time                          -8.408    
  -------------------------------------------------------------------
                         slack                                  1.339    

Slack (MET) :             1.339ns  (required time - arrival time)
  Source:                 hostIF/core0/core0/a0/pm0/ram_1k_generate.v6.kcpsm6_rom/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Destination:            hostIF/core0/core0/a0/leeb76b405f165a9b4ab0606f3ea0b3c4_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Path Group:             mmcm0_clk0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.920ns  (mmcm0_clk0 rise@11.408ns - mmcm0_clk0 rise@1.488ns)
  Data Path Delay:        8.050ns  (logic 3.413ns (42.395%)  route 4.637ns (57.605%))
  Logic Levels:           4  (LUT3=1 LUT5=1 LUT6=1 RAMD32=1)
  Clock Path Skew:        -0.252ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.935ns = ( 9.473 - 11.408 ) 
    Source Clock Delay      (SCD):    -1.130ns = ( 0.358 - 1.488 ) 
    Clock Pessimism Removal (CPR):    0.552ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                      1.488     1.488 r  
    W19                                               0.000     1.488 r  okUH[0] (IN)
                         net (fo=0)                   0.000     1.488    hostIF/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         1.037     2.525 r  hostIF/hi_clk_bufg/O
                         net (fo=1, routed)           1.233     3.758    hostIF/okUH0_ibufg
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.069    -3.311 r  hostIF/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.710    -1.600    hostIF/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -1.504 r  hostIF/mmcm0_bufg/O
                         net (fo=920, routed)         1.862     0.358    hostIF/core0/core0/lec70dee01afd7ab45446d779af5292ff
    RAMB18_X0Y19         RAMB18E1                                     r  hostIF/core0/core0/a0/pm0/ram_1k_generate.v6.kcpsm6_rom/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y19         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[4])
                                                      2.454     2.812 r  hostIF/core0/core0/a0/pm0/ram_1k_generate.v6.kcpsm6_rom/DOADO[4]
                         net (fo=14, routed)          1.510     4.321    hostIF/core0/core0/a0/pc0/upper_reg_banks/ADDRA0
    SLICE_X6Y50          RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.150     4.471 f  hostIF/core0/core0/a0/pc0/upper_reg_banks/RAMA/O
                         net (fo=3, routed)           0.828     5.299    hostIF/core0/core0/a0/pc0/data_path_loop[4].output_data.sy_kk_mux_lut/I0
    SLICE_X7Y51          LUT5 (Prop_lut5_I0_O)        0.358     5.657 f  hostIF/core0/core0/a0/pc0/data_path_loop[4].output_data.sy_kk_mux_lut/LUT5/O
                         net (fo=20, routed)          0.948     6.605    hostIF/core0/core0/a0/l91f05f26d7832afb9cfdc67ea9d72301[4]
    SLICE_X9Y50          LUT6 (Prop_lut6_I0_O)        0.327     6.932 f  hostIF/core0/core0/l37dbd1aafb403530c46407234a8f7286[7]_i_2/O
                         net (fo=4, routed)           0.610     7.543    hostIF/core0/core0/l37dbd1aafb403530c46407234a8f7286[7]_i_2_n_0
    SLICE_X9Y49          LUT3 (Prop_lut3_I2_O)        0.124     7.667 r  hostIF/core0/core0/ld307737e57d50d07f937891de086bf8e_i_3/O
                         net (fo=10, routed)          0.741     8.408    hostIF/core0/core0/leeb76b405f165a9b4ab0606f3ea0b3c4[7]_i_1_n_0
    SLICE_X7Y50          FDRE                                         r  hostIF/core0/core0/a0/leeb76b405f165a9b4ab0606f3ea0b3c4_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                     11.408    11.408 r  
    W19                                               0.000    11.408 r  okUH[0] (IN)
                         net (fo=0)                   0.000    11.408    hostIF/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         0.903    12.311 r  hostIF/hi_clk_bufg/O
                         net (fo=1, routed)           1.162    13.473    hostIF/okUH0_ibufg
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.322     6.150 r  hostIF/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.630     7.780    hostIF/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.871 r  hostIF/mmcm0_bufg/O
                         net (fo=920, routed)         1.601     9.473    hostIF/core0/core0/lec70dee01afd7ab45446d779af5292ff
    SLICE_X7Y50          FDRE                                         r  hostIF/core0/core0/a0/leeb76b405f165a9b4ab0606f3ea0b3c4_reg[6]/C
                         clock pessimism              0.552    10.025    
                         clock uncertainty           -0.073     9.952    
    SLICE_X7Y50          FDRE (Setup_fdre_C_CE)      -0.205     9.747    hostIF/core0/core0/a0/leeb76b405f165a9b4ab0606f3ea0b3c4_reg[6]
  -------------------------------------------------------------------
                         required time                          9.747    
                         arrival time                          -8.408    
  -------------------------------------------------------------------
                         slack                                  1.339    

Slack (MET) :             1.339ns  (required time - arrival time)
  Source:                 hostIF/core0/core0/a0/pm0/ram_1k_generate.v6.kcpsm6_rom/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Destination:            hostIF/core0/core0/a0/leeb76b405f165a9b4ab0606f3ea0b3c4_reg[7]/CE
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Path Group:             mmcm0_clk0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.920ns  (mmcm0_clk0 rise@11.408ns - mmcm0_clk0 rise@1.488ns)
  Data Path Delay:        8.050ns  (logic 3.413ns (42.395%)  route 4.637ns (57.605%))
  Logic Levels:           4  (LUT3=1 LUT5=1 LUT6=1 RAMD32=1)
  Clock Path Skew:        -0.252ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.935ns = ( 9.473 - 11.408 ) 
    Source Clock Delay      (SCD):    -1.130ns = ( 0.358 - 1.488 ) 
    Clock Pessimism Removal (CPR):    0.552ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                      1.488     1.488 r  
    W19                                               0.000     1.488 r  okUH[0] (IN)
                         net (fo=0)                   0.000     1.488    hostIF/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         1.037     2.525 r  hostIF/hi_clk_bufg/O
                         net (fo=1, routed)           1.233     3.758    hostIF/okUH0_ibufg
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.069    -3.311 r  hostIF/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.710    -1.600    hostIF/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -1.504 r  hostIF/mmcm0_bufg/O
                         net (fo=920, routed)         1.862     0.358    hostIF/core0/core0/lec70dee01afd7ab45446d779af5292ff
    RAMB18_X0Y19         RAMB18E1                                     r  hostIF/core0/core0/a0/pm0/ram_1k_generate.v6.kcpsm6_rom/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y19         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[4])
                                                      2.454     2.812 r  hostIF/core0/core0/a0/pm0/ram_1k_generate.v6.kcpsm6_rom/DOADO[4]
                         net (fo=14, routed)          1.510     4.321    hostIF/core0/core0/a0/pc0/upper_reg_banks/ADDRA0
    SLICE_X6Y50          RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.150     4.471 f  hostIF/core0/core0/a0/pc0/upper_reg_banks/RAMA/O
                         net (fo=3, routed)           0.828     5.299    hostIF/core0/core0/a0/pc0/data_path_loop[4].output_data.sy_kk_mux_lut/I0
    SLICE_X7Y51          LUT5 (Prop_lut5_I0_O)        0.358     5.657 f  hostIF/core0/core0/a0/pc0/data_path_loop[4].output_data.sy_kk_mux_lut/LUT5/O
                         net (fo=20, routed)          0.948     6.605    hostIF/core0/core0/a0/l91f05f26d7832afb9cfdc67ea9d72301[4]
    SLICE_X9Y50          LUT6 (Prop_lut6_I0_O)        0.327     6.932 f  hostIF/core0/core0/l37dbd1aafb403530c46407234a8f7286[7]_i_2/O
                         net (fo=4, routed)           0.610     7.543    hostIF/core0/core0/l37dbd1aafb403530c46407234a8f7286[7]_i_2_n_0
    SLICE_X9Y49          LUT3 (Prop_lut3_I2_O)        0.124     7.667 r  hostIF/core0/core0/ld307737e57d50d07f937891de086bf8e_i_3/O
                         net (fo=10, routed)          0.741     8.408    hostIF/core0/core0/leeb76b405f165a9b4ab0606f3ea0b3c4[7]_i_1_n_0
    SLICE_X7Y50          FDRE                                         r  hostIF/core0/core0/a0/leeb76b405f165a9b4ab0606f3ea0b3c4_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                     11.408    11.408 r  
    W19                                               0.000    11.408 r  okUH[0] (IN)
                         net (fo=0)                   0.000    11.408    hostIF/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         0.903    12.311 r  hostIF/hi_clk_bufg/O
                         net (fo=1, routed)           1.162    13.473    hostIF/okUH0_ibufg
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.322     6.150 r  hostIF/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.630     7.780    hostIF/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.871 r  hostIF/mmcm0_bufg/O
                         net (fo=920, routed)         1.601     9.473    hostIF/core0/core0/lec70dee01afd7ab45446d779af5292ff
    SLICE_X7Y50          FDRE                                         r  hostIF/core0/core0/a0/leeb76b405f165a9b4ab0606f3ea0b3c4_reg[7]/C
                         clock pessimism              0.552    10.025    
                         clock uncertainty           -0.073     9.952    
    SLICE_X7Y50          FDRE (Setup_fdre_C_CE)      -0.205     9.747    hostIF/core0/core0/a0/leeb76b405f165a9b4ab0606f3ea0b3c4_reg[7]
  -------------------------------------------------------------------
                         required time                          9.747    
                         arrival time                          -8.408    
  -------------------------------------------------------------------
                         slack                                  1.339    

Slack (MET) :             1.493ns  (required time - arrival time)
  Source:                 hostIF/core0/core0/a0/pm0/ram_1k_generate.v6.kcpsm6_rom/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Destination:            hostIF/core0/core0/a0/l62a5479e7989ce7f4d5507c695cc69cf_reg/D
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Path Group:             mmcm0_clk0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.920ns  (mmcm0_clk0 rise@11.408ns - mmcm0_clk0 rise@1.488ns)
  Data Path Delay:        8.051ns  (logic 3.537ns (43.932%)  route 4.514ns (56.068%))
  Logic Levels:           5  (LUT2=1 LUT3=1 LUT5=1 LUT6=1 RAMD32=1)
  Clock Path Skew:        -0.331ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.014ns = ( 9.394 - 11.408 ) 
    Source Clock Delay      (SCD):    -1.130ns = ( 0.358 - 1.488 ) 
    Clock Pessimism Removal (CPR):    0.552ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                      1.488     1.488 r  
    W19                                               0.000     1.488 r  okUH[0] (IN)
                         net (fo=0)                   0.000     1.488    hostIF/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         1.037     2.525 r  hostIF/hi_clk_bufg/O
                         net (fo=1, routed)           1.233     3.758    hostIF/okUH0_ibufg
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.069    -3.311 r  hostIF/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.710    -1.600    hostIF/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -1.504 r  hostIF/mmcm0_bufg/O
                         net (fo=920, routed)         1.862     0.358    hostIF/core0/core0/lec70dee01afd7ab45446d779af5292ff
    RAMB18_X0Y19         RAMB18E1                                     r  hostIF/core0/core0/a0/pm0/ram_1k_generate.v6.kcpsm6_rom/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y19         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[4])
                                                      2.454     2.812 r  hostIF/core0/core0/a0/pm0/ram_1k_generate.v6.kcpsm6_rom/DOADO[4]
                         net (fo=14, routed)          1.510     4.321    hostIF/core0/core0/a0/pc0/upper_reg_banks/ADDRA0
    SLICE_X6Y50          RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.150     4.471 f  hostIF/core0/core0/a0/pc0/upper_reg_banks/RAMA/O
                         net (fo=3, routed)           0.828     5.299    hostIF/core0/core0/a0/pc0/data_path_loop[4].output_data.sy_kk_mux_lut/I0
    SLICE_X7Y51          LUT5 (Prop_lut5_I0_O)        0.358     5.657 f  hostIF/core0/core0/a0/pc0/data_path_loop[4].output_data.sy_kk_mux_lut/LUT5/O
                         net (fo=20, routed)          0.948     6.605    hostIF/core0/core0/a0/l91f05f26d7832afb9cfdc67ea9d72301[4]
    SLICE_X9Y50          LUT6 (Prop_lut6_I0_O)        0.327     6.932 f  hostIF/core0/core0/l37dbd1aafb403530c46407234a8f7286[7]_i_2/O
                         net (fo=4, routed)           0.610     7.543    hostIF/core0/core0/l37dbd1aafb403530c46407234a8f7286[7]_i_2_n_0
    SLICE_X9Y49          LUT3 (Prop_lut3_I2_O)        0.124     7.667 r  hostIF/core0/core0/ld307737e57d50d07f937891de086bf8e_i_3/O
                         net (fo=10, routed)          0.618     8.285    hostIF/core0/core0/leeb76b405f165a9b4ab0606f3ea0b3c4[7]_i_1_n_0
    SLICE_X9Y51          LUT2 (Prop_lut2_I1_O)        0.124     8.409 r  hostIF/core0/core0/l62a5479e7989ce7f4d5507c695cc69cf_i_1/O
                         net (fo=1, routed)           0.000     8.409    hostIF/core0/core0/l62a5479e7989ce7f4d5507c695cc69cf_i_1_n_0
    SLICE_X9Y51          FDRE                                         r  hostIF/core0/core0/a0/l62a5479e7989ce7f4d5507c695cc69cf_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                     11.408    11.408 r  
    W19                                               0.000    11.408 r  okUH[0] (IN)
                         net (fo=0)                   0.000    11.408    hostIF/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         0.903    12.311 r  hostIF/hi_clk_bufg/O
                         net (fo=1, routed)           1.162    13.473    hostIF/okUH0_ibufg
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.322     6.150 r  hostIF/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.630     7.780    hostIF/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.871 r  hostIF/mmcm0_bufg/O
                         net (fo=920, routed)         1.522     9.394    hostIF/core0/core0/lec70dee01afd7ab45446d779af5292ff
    SLICE_X9Y51          FDRE                                         r  hostIF/core0/core0/a0/l62a5479e7989ce7f4d5507c695cc69cf_reg/C
                         clock pessimism              0.552     9.946    
                         clock uncertainty           -0.073     9.873    
    SLICE_X9Y51          FDRE (Setup_fdre_C_D)        0.029     9.902    hostIF/core0/core0/a0/l62a5479e7989ce7f4d5507c695cc69cf_reg
  -------------------------------------------------------------------
                         required time                          9.902    
                         arrival time                          -8.409    
  -------------------------------------------------------------------
                         slack                                  1.493    

Slack (MET) :             1.513ns  (required time - arrival time)
  Source:                 hostIF/core0/core0/a0/pm0/ram_1k_generate.v6.kcpsm6_rom/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Destination:            hostIF/core0/core0/a0/la39f0fa2da4c97d33d78e5127153df61_reg/D
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Path Group:             mmcm0_clk0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.920ns  (mmcm0_clk0 rise@11.408ns - mmcm0_clk0 rise@1.488ns)
  Data Path Delay:        8.077ns  (logic 3.563ns (44.113%)  route 4.514ns (55.887%))
  Logic Levels:           5  (LUT2=1 LUT3=1 LUT5=1 LUT6=1 RAMD32=1)
  Clock Path Skew:        -0.331ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.014ns = ( 9.394 - 11.408 ) 
    Source Clock Delay      (SCD):    -1.130ns = ( 0.358 - 1.488 ) 
    Clock Pessimism Removal (CPR):    0.552ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                      1.488     1.488 r  
    W19                                               0.000     1.488 r  okUH[0] (IN)
                         net (fo=0)                   0.000     1.488    hostIF/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         1.037     2.525 r  hostIF/hi_clk_bufg/O
                         net (fo=1, routed)           1.233     3.758    hostIF/okUH0_ibufg
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.069    -3.311 r  hostIF/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.710    -1.600    hostIF/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -1.504 r  hostIF/mmcm0_bufg/O
                         net (fo=920, routed)         1.862     0.358    hostIF/core0/core0/lec70dee01afd7ab45446d779af5292ff
    RAMB18_X0Y19         RAMB18E1                                     r  hostIF/core0/core0/a0/pm0/ram_1k_generate.v6.kcpsm6_rom/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y19         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[4])
                                                      2.454     2.812 r  hostIF/core0/core0/a0/pm0/ram_1k_generate.v6.kcpsm6_rom/DOADO[4]
                         net (fo=14, routed)          1.510     4.321    hostIF/core0/core0/a0/pc0/upper_reg_banks/ADDRA0
    SLICE_X6Y50          RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.150     4.471 f  hostIF/core0/core0/a0/pc0/upper_reg_banks/RAMA/O
                         net (fo=3, routed)           0.828     5.299    hostIF/core0/core0/a0/pc0/data_path_loop[4].output_data.sy_kk_mux_lut/I0
    SLICE_X7Y51          LUT5 (Prop_lut5_I0_O)        0.358     5.657 f  hostIF/core0/core0/a0/pc0/data_path_loop[4].output_data.sy_kk_mux_lut/LUT5/O
                         net (fo=20, routed)          0.948     6.605    hostIF/core0/core0/a0/l91f05f26d7832afb9cfdc67ea9d72301[4]
    SLICE_X9Y50          LUT6 (Prop_lut6_I0_O)        0.327     6.932 f  hostIF/core0/core0/l37dbd1aafb403530c46407234a8f7286[7]_i_2/O
                         net (fo=4, routed)           0.610     7.543    hostIF/core0/core0/l37dbd1aafb403530c46407234a8f7286[7]_i_2_n_0
    SLICE_X9Y49          LUT3 (Prop_lut3_I2_O)        0.124     7.667 r  hostIF/core0/core0/ld307737e57d50d07f937891de086bf8e_i_3/O
                         net (fo=10, routed)          0.618     8.285    hostIF/core0/core0/leeb76b405f165a9b4ab0606f3ea0b3c4[7]_i_1_n_0
    SLICE_X9Y51          LUT2 (Prop_lut2_I1_O)        0.150     8.435 r  hostIF/core0/core0/la39f0fa2da4c97d33d78e5127153df61_i_1/O
                         net (fo=1, routed)           0.000     8.435    hostIF/core0/core0/la39f0fa2da4c97d33d78e5127153df61_i_1_n_0
    SLICE_X9Y51          FDRE                                         r  hostIF/core0/core0/a0/la39f0fa2da4c97d33d78e5127153df61_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                     11.408    11.408 r  
    W19                                               0.000    11.408 r  okUH[0] (IN)
                         net (fo=0)                   0.000    11.408    hostIF/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         0.903    12.311 r  hostIF/hi_clk_bufg/O
                         net (fo=1, routed)           1.162    13.473    hostIF/okUH0_ibufg
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.322     6.150 r  hostIF/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.630     7.780    hostIF/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.871 r  hostIF/mmcm0_bufg/O
                         net (fo=920, routed)         1.522     9.394    hostIF/core0/core0/lec70dee01afd7ab45446d779af5292ff
    SLICE_X9Y51          FDRE                                         r  hostIF/core0/core0/a0/la39f0fa2da4c97d33d78e5127153df61_reg/C
                         clock pessimism              0.552     9.946    
                         clock uncertainty           -0.073     9.873    
    SLICE_X9Y51          FDRE (Setup_fdre_C_D)        0.075     9.948    hostIF/core0/core0/a0/la39f0fa2da4c97d33d78e5127153df61_reg
  -------------------------------------------------------------------
                         required time                          9.948    
                         arrival time                          -8.435    
  -------------------------------------------------------------------
                         slack                                  1.513    

Slack (MET) :             1.522ns  (required time - arrival time)
  Source:                 hostIF/core0/core0/a0/pm0/ram_1k_generate.v6.kcpsm6_rom/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Destination:            hostIF/core0/core0/a0/l2ea20270d337eab6cb934503673af7d6_reg/D
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Path Group:             mmcm0_clk0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.920ns  (mmcm0_clk0 rise@11.408ns - mmcm0_clk0 rise@1.488ns)
  Data Path Delay:        8.070ns  (logic 3.537ns (43.829%)  route 4.533ns (56.171%))
  Logic Levels:           5  (LUT2=1 LUT3=1 LUT5=1 LUT6=1 RAMD32=1)
  Clock Path Skew:        -0.331ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.014ns = ( 9.394 - 11.408 ) 
    Source Clock Delay      (SCD):    -1.130ns = ( 0.358 - 1.488 ) 
    Clock Pessimism Removal (CPR):    0.552ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                      1.488     1.488 r  
    W19                                               0.000     1.488 r  okUH[0] (IN)
                         net (fo=0)                   0.000     1.488    hostIF/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         1.037     2.525 r  hostIF/hi_clk_bufg/O
                         net (fo=1, routed)           1.233     3.758    hostIF/okUH0_ibufg
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.069    -3.311 r  hostIF/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.710    -1.600    hostIF/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -1.504 r  hostIF/mmcm0_bufg/O
                         net (fo=920, routed)         1.862     0.358    hostIF/core0/core0/lec70dee01afd7ab45446d779af5292ff
    RAMB18_X0Y19         RAMB18E1                                     r  hostIF/core0/core0/a0/pm0/ram_1k_generate.v6.kcpsm6_rom/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y19         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[4])
                                                      2.454     2.812 r  hostIF/core0/core0/a0/pm0/ram_1k_generate.v6.kcpsm6_rom/DOADO[4]
                         net (fo=14, routed)          1.510     4.321    hostIF/core0/core0/a0/pc0/upper_reg_banks/ADDRA0
    SLICE_X6Y50          RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.150     4.471 f  hostIF/core0/core0/a0/pc0/upper_reg_banks/RAMA/O
                         net (fo=3, routed)           0.828     5.299    hostIF/core0/core0/a0/pc0/data_path_loop[4].output_data.sy_kk_mux_lut/I0
    SLICE_X7Y51          LUT5 (Prop_lut5_I0_O)        0.358     5.657 f  hostIF/core0/core0/a0/pc0/data_path_loop[4].output_data.sy_kk_mux_lut/LUT5/O
                         net (fo=20, routed)          0.948     6.605    hostIF/core0/core0/a0/l91f05f26d7832afb9cfdc67ea9d72301[4]
    SLICE_X9Y50          LUT6 (Prop_lut6_I0_O)        0.327     6.932 f  hostIF/core0/core0/l37dbd1aafb403530c46407234a8f7286[7]_i_2/O
                         net (fo=4, routed)           0.610     7.543    hostIF/core0/core0/l37dbd1aafb403530c46407234a8f7286[7]_i_2_n_0
    SLICE_X9Y49          LUT3 (Prop_lut3_I2_O)        0.124     7.667 r  hostIF/core0/core0/ld307737e57d50d07f937891de086bf8e_i_3/O
                         net (fo=10, routed)          0.637     8.304    hostIF/core0/core0/leeb76b405f165a9b4ab0606f3ea0b3c4[7]_i_1_n_0
    SLICE_X8Y51          LUT2 (Prop_lut2_I1_O)        0.124     8.428 r  hostIF/core0/core0/l2ea20270d337eab6cb934503673af7d6_i_1/O
                         net (fo=1, routed)           0.000     8.428    hostIF/core0/core0/l2ea20270d337eab6cb934503673af7d6_i_1_n_0
    SLICE_X8Y51          FDRE                                         r  hostIF/core0/core0/a0/l2ea20270d337eab6cb934503673af7d6_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                     11.408    11.408 r  
    W19                                               0.000    11.408 r  okUH[0] (IN)
                         net (fo=0)                   0.000    11.408    hostIF/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         0.903    12.311 r  hostIF/hi_clk_bufg/O
                         net (fo=1, routed)           1.162    13.473    hostIF/okUH0_ibufg
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.322     6.150 r  hostIF/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.630     7.780    hostIF/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.871 r  hostIF/mmcm0_bufg/O
                         net (fo=920, routed)         1.522     9.394    hostIF/core0/core0/lec70dee01afd7ab45446d779af5292ff
    SLICE_X8Y51          FDRE                                         r  hostIF/core0/core0/a0/l2ea20270d337eab6cb934503673af7d6_reg/C
                         clock pessimism              0.552     9.946    
                         clock uncertainty           -0.073     9.873    
    SLICE_X8Y51          FDRE (Setup_fdre_C_D)        0.077     9.950    hostIF/core0/core0/a0/l2ea20270d337eab6cb934503673af7d6_reg
  -------------------------------------------------------------------
                         required time                          9.950    
                         arrival time                          -8.428    
  -------------------------------------------------------------------
                         slack                                  1.522    

Slack (MET) :             1.531ns  (required time - arrival time)
  Source:                 hostIF/core0/core0/a0/pm0/ram_1k_generate.v6.kcpsm6_rom/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Destination:            hostIF/core0/core0/a0/l1c5ccc5ef4a526b8744d6b59c1d01a1b_reg/D
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Path Group:             mmcm0_clk0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.920ns  (mmcm0_clk0 rise@11.408ns - mmcm0_clk0 rise@1.488ns)
  Data Path Delay:        8.064ns  (logic 3.537ns (43.861%)  route 4.527ns (56.139%))
  Logic Levels:           5  (LUT3=1 LUT4=1 LUT5=1 LUT6=1 RAMD32=1)
  Clock Path Skew:        -0.328ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.011ns = ( 9.397 - 11.408 ) 
    Source Clock Delay      (SCD):    -1.130ns = ( 0.358 - 1.488 ) 
    Clock Pessimism Removal (CPR):    0.552ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                      1.488     1.488 r  
    W19                                               0.000     1.488 r  okUH[0] (IN)
                         net (fo=0)                   0.000     1.488    hostIF/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         1.037     2.525 r  hostIF/hi_clk_bufg/O
                         net (fo=1, routed)           1.233     3.758    hostIF/okUH0_ibufg
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.069    -3.311 r  hostIF/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.710    -1.600    hostIF/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -1.504 r  hostIF/mmcm0_bufg/O
                         net (fo=920, routed)         1.862     0.358    hostIF/core0/core0/lec70dee01afd7ab45446d779af5292ff
    RAMB18_X0Y19         RAMB18E1                                     r  hostIF/core0/core0/a0/pm0/ram_1k_generate.v6.kcpsm6_rom/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y19         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[4])
                                                      2.454     2.812 r  hostIF/core0/core0/a0/pm0/ram_1k_generate.v6.kcpsm6_rom/DOADO[4]
                         net (fo=14, routed)          1.510     4.321    hostIF/core0/core0/a0/pc0/upper_reg_banks/ADDRA0
    SLICE_X6Y50          RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.150     4.471 f  hostIF/core0/core0/a0/pc0/upper_reg_banks/RAMA/O
                         net (fo=3, routed)           0.828     5.299    hostIF/core0/core0/a0/pc0/data_path_loop[4].output_data.sy_kk_mux_lut/I0
    SLICE_X7Y51          LUT5 (Prop_lut5_I0_O)        0.358     5.657 f  hostIF/core0/core0/a0/pc0/data_path_loop[4].output_data.sy_kk_mux_lut/LUT5/O
                         net (fo=20, routed)          0.948     6.605    hostIF/core0/core0/a0/l91f05f26d7832afb9cfdc67ea9d72301[4]
    SLICE_X9Y50          LUT6 (Prop_lut6_I0_O)        0.327     6.932 f  hostIF/core0/core0/l37dbd1aafb403530c46407234a8f7286[7]_i_2/O
                         net (fo=4, routed)           0.610     7.543    hostIF/core0/core0/l37dbd1aafb403530c46407234a8f7286[7]_i_2_n_0
    SLICE_X9Y49          LUT3 (Prop_lut3_I2_O)        0.124     7.667 r  hostIF/core0/core0/ld307737e57d50d07f937891de086bf8e_i_3/O
                         net (fo=10, routed)          0.631     8.298    hostIF/core0/core0/leeb76b405f165a9b4ab0606f3ea0b3c4[7]_i_1_n_0
    SLICE_X10Y51         LUT4 (Prop_lut4_I1_O)        0.124     8.422 r  hostIF/core0/core0/l1c5ccc5ef4a526b8744d6b59c1d01a1b_i_1/O
                         net (fo=1, routed)           0.000     8.422    hostIF/core0/core0/l1c5ccc5ef4a526b8744d6b59c1d01a1b_i_1_n_0
    SLICE_X10Y51         FDRE                                         r  hostIF/core0/core0/a0/l1c5ccc5ef4a526b8744d6b59c1d01a1b_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                     11.408    11.408 r  
    W19                                               0.000    11.408 r  okUH[0] (IN)
                         net (fo=0)                   0.000    11.408    hostIF/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         0.903    12.311 r  hostIF/hi_clk_bufg/O
                         net (fo=1, routed)           1.162    13.473    hostIF/okUH0_ibufg
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.322     6.150 r  hostIF/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.630     7.780    hostIF/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.871 r  hostIF/mmcm0_bufg/O
                         net (fo=920, routed)         1.525     9.397    hostIF/core0/core0/lec70dee01afd7ab45446d779af5292ff
    SLICE_X10Y51         FDRE                                         r  hostIF/core0/core0/a0/l1c5ccc5ef4a526b8744d6b59c1d01a1b_reg/C
                         clock pessimism              0.552     9.949    
                         clock uncertainty           -0.073     9.876    
    SLICE_X10Y51         FDRE (Setup_fdre_C_D)        0.077     9.953    hostIF/core0/core0/a0/l1c5ccc5ef4a526b8744d6b59c1d01a1b_reg
  -------------------------------------------------------------------
                         required time                          9.953    
                         arrival time                          -8.422    
  -------------------------------------------------------------------
                         slack                                  1.531    

Slack (MET) :             1.537ns  (required time - arrival time)
  Source:                 hostIF/core0/core0/a0/pm0/ram_1k_generate.v6.kcpsm6_rom/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Destination:            hostIF/core0/core0/a0/ld307737e57d50d07f937891de086bf8e_reg/D
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Path Group:             mmcm0_clk0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.920ns  (mmcm0_clk0 rise@11.408ns - mmcm0_clk0 rise@1.488ns)
  Data Path Delay:        8.096ns  (logic 3.563ns (44.009%)  route 4.533ns (55.991%))
  Logic Levels:           5  (LUT2=1 LUT3=1 LUT5=1 LUT6=1 RAMD32=1)
  Clock Path Skew:        -0.331ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.014ns = ( 9.394 - 11.408 ) 
    Source Clock Delay      (SCD):    -1.130ns = ( 0.358 - 1.488 ) 
    Clock Pessimism Removal (CPR):    0.552ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                      1.488     1.488 r  
    W19                                               0.000     1.488 r  okUH[0] (IN)
                         net (fo=0)                   0.000     1.488    hostIF/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         1.037     2.525 r  hostIF/hi_clk_bufg/O
                         net (fo=1, routed)           1.233     3.758    hostIF/okUH0_ibufg
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.069    -3.311 r  hostIF/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.710    -1.600    hostIF/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -1.504 r  hostIF/mmcm0_bufg/O
                         net (fo=920, routed)         1.862     0.358    hostIF/core0/core0/lec70dee01afd7ab45446d779af5292ff
    RAMB18_X0Y19         RAMB18E1                                     r  hostIF/core0/core0/a0/pm0/ram_1k_generate.v6.kcpsm6_rom/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y19         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[4])
                                                      2.454     2.812 r  hostIF/core0/core0/a0/pm0/ram_1k_generate.v6.kcpsm6_rom/DOADO[4]
                         net (fo=14, routed)          1.510     4.321    hostIF/core0/core0/a0/pc0/upper_reg_banks/ADDRA0
    SLICE_X6Y50          RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.150     4.471 f  hostIF/core0/core0/a0/pc0/upper_reg_banks/RAMA/O
                         net (fo=3, routed)           0.828     5.299    hostIF/core0/core0/a0/pc0/data_path_loop[4].output_data.sy_kk_mux_lut/I0
    SLICE_X7Y51          LUT5 (Prop_lut5_I0_O)        0.358     5.657 f  hostIF/core0/core0/a0/pc0/data_path_loop[4].output_data.sy_kk_mux_lut/LUT5/O
                         net (fo=20, routed)          0.948     6.605    hostIF/core0/core0/a0/l91f05f26d7832afb9cfdc67ea9d72301[4]
    SLICE_X9Y50          LUT6 (Prop_lut6_I0_O)        0.327     6.932 f  hostIF/core0/core0/l37dbd1aafb403530c46407234a8f7286[7]_i_2/O
                         net (fo=4, routed)           0.610     7.543    hostIF/core0/core0/l37dbd1aafb403530c46407234a8f7286[7]_i_2_n_0
    SLICE_X9Y49          LUT3 (Prop_lut3_I2_O)        0.124     7.667 r  hostIF/core0/core0/ld307737e57d50d07f937891de086bf8e_i_3/O
                         net (fo=10, routed)          0.637     8.304    hostIF/core0/core0/leeb76b405f165a9b4ab0606f3ea0b3c4[7]_i_1_n_0
    SLICE_X8Y51          LUT2 (Prop_lut2_I1_O)        0.150     8.454 r  hostIF/core0/core0/ld307737e57d50d07f937891de086bf8e_i_2/O
                         net (fo=1, routed)           0.000     8.454    hostIF/core0/core0/ld307737e57d50d07f937891de086bf8e_i_2_n_0
    SLICE_X8Y51          FDRE                                         r  hostIF/core0/core0/a0/ld307737e57d50d07f937891de086bf8e_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                     11.408    11.408 r  
    W19                                               0.000    11.408 r  okUH[0] (IN)
                         net (fo=0)                   0.000    11.408    hostIF/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         0.903    12.311 r  hostIF/hi_clk_bufg/O
                         net (fo=1, routed)           1.162    13.473    hostIF/okUH0_ibufg
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.322     6.150 r  hostIF/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.630     7.780    hostIF/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.871 r  hostIF/mmcm0_bufg/O
                         net (fo=920, routed)         1.522     9.394    hostIF/core0/core0/lec70dee01afd7ab45446d779af5292ff
    SLICE_X8Y51          FDRE                                         r  hostIF/core0/core0/a0/ld307737e57d50d07f937891de086bf8e_reg/C
                         clock pessimism              0.552     9.946    
                         clock uncertainty           -0.073     9.873    
    SLICE_X8Y51          FDRE (Setup_fdre_C_D)        0.118     9.991    hostIF/core0/core0/a0/ld307737e57d50d07f937891de086bf8e_reg
  -------------------------------------------------------------------
                         required time                          9.991    
                         arrival time                          -8.454    
  -------------------------------------------------------------------
                         slack                                  1.537    

Slack (MET) :             1.636ns  (required time - arrival time)
  Source:                 hostIF/core0/core0/a0/pm0/ram_1k_generate.v6.kcpsm6_rom/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Destination:            hostIF/core0/core0/a0/l888ab100e6439863fc67425046d77a1e_reg/D
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Path Group:             mmcm0_clk0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.920ns  (mmcm0_clk0 rise@11.408ns - mmcm0_clk0 rise@1.488ns)
  Data Path Delay:        7.908ns  (logic 3.537ns (44.726%)  route 4.371ns (55.274%))
  Logic Levels:           5  (LUT3=1 LUT5=2 LUT6=1 RAMD32=1)
  Clock Path Skew:        -0.331ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.014ns = ( 9.394 - 11.408 ) 
    Source Clock Delay      (SCD):    -1.130ns = ( 0.358 - 1.488 ) 
    Clock Pessimism Removal (CPR):    0.552ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                      1.488     1.488 r  
    W19                                               0.000     1.488 r  okUH[0] (IN)
                         net (fo=0)                   0.000     1.488    hostIF/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         1.037     2.525 r  hostIF/hi_clk_bufg/O
                         net (fo=1, routed)           1.233     3.758    hostIF/okUH0_ibufg
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.069    -3.311 r  hostIF/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.710    -1.600    hostIF/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -1.504 r  hostIF/mmcm0_bufg/O
                         net (fo=920, routed)         1.862     0.358    hostIF/core0/core0/lec70dee01afd7ab45446d779af5292ff
    RAMB18_X0Y19         RAMB18E1                                     r  hostIF/core0/core0/a0/pm0/ram_1k_generate.v6.kcpsm6_rom/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y19         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[4])
                                                      2.454     2.812 r  hostIF/core0/core0/a0/pm0/ram_1k_generate.v6.kcpsm6_rom/DOADO[4]
                         net (fo=14, routed)          1.510     4.321    hostIF/core0/core0/a0/pc0/upper_reg_banks/ADDRA0
    SLICE_X6Y50          RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.150     4.471 r  hostIF/core0/core0/a0/pc0/upper_reg_banks/RAMA/O
                         net (fo=3, routed)           0.828     5.299    hostIF/core0/core0/a0/pc0/data_path_loop[4].output_data.sy_kk_mux_lut/I0
    SLICE_X7Y51          LUT5 (Prop_lut5_I0_O)        0.358     5.657 r  hostIF/core0/core0/a0/pc0/data_path_loop[4].output_data.sy_kk_mux_lut/LUT5/O
                         net (fo=20, routed)          0.948     6.605    hostIF/core0/core0/a0/l91f05f26d7832afb9cfdc67ea9d72301[4]
    SLICE_X9Y50          LUT6 (Prop_lut6_I0_O)        0.327     6.932 r  hostIF/core0/core0/l37dbd1aafb403530c46407234a8f7286[7]_i_2/O
                         net (fo=4, routed)           0.610     7.543    hostIF/core0/core0/l37dbd1aafb403530c46407234a8f7286[7]_i_2_n_0
    SLICE_X9Y49          LUT3 (Prop_lut3_I2_O)        0.124     7.667 f  hostIF/core0/core0/ld307737e57d50d07f937891de086bf8e_i_3/O
                         net (fo=10, routed)          0.475     8.142    hostIF/core0/core0/leeb76b405f165a9b4ab0606f3ea0b3c4[7]_i_1_n_0
    SLICE_X9Y50          LUT5 (Prop_lut5_I2_O)        0.124     8.266 r  hostIF/core0/core0/l888ab100e6439863fc67425046d77a1e_i_1/O
                         net (fo=1, routed)           0.000     8.266    hostIF/core0/core0/l888ab100e6439863fc67425046d77a1e_i_1_n_0
    SLICE_X9Y50          FDRE                                         r  hostIF/core0/core0/a0/l888ab100e6439863fc67425046d77a1e_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                     11.408    11.408 r  
    W19                                               0.000    11.408 r  okUH[0] (IN)
                         net (fo=0)                   0.000    11.408    hostIF/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         0.903    12.311 r  hostIF/hi_clk_bufg/O
                         net (fo=1, routed)           1.162    13.473    hostIF/okUH0_ibufg
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.322     6.150 r  hostIF/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.630     7.780    hostIF/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.871 r  hostIF/mmcm0_bufg/O
                         net (fo=920, routed)         1.522     9.394    hostIF/core0/core0/lec70dee01afd7ab45446d779af5292ff
    SLICE_X9Y50          FDRE                                         r  hostIF/core0/core0/a0/l888ab100e6439863fc67425046d77a1e_reg/C
                         clock pessimism              0.552     9.946    
                         clock uncertainty           -0.073     9.873    
    SLICE_X9Y50          FDRE (Setup_fdre_C_D)        0.029     9.902    hostIF/core0/core0/a0/l888ab100e6439863fc67425046d77a1e_reg
  -------------------------------------------------------------------
                         required time                          9.902    
                         arrival time                          -8.266    
  -------------------------------------------------------------------
                         slack                                  1.636    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.051ns  (arrival time - required time)
  Source:                 hostIF/core0/core0/a0/pc0/stack_zero_flop/C
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Destination:            hostIF/core0/core0/a0/pc0/shadow_zero_flag_flop/D
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Path Group:             mmcm0_clk0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mmcm0_clk0 rise@1.488ns - mmcm0_clk0 rise@1.488ns)
  Data Path Delay:        0.326ns  (logic 0.164ns (50.339%)  route 0.162ns (49.661%))
  Logic Levels:           0  
  Clock Path Skew:        0.199ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.785ns = ( 0.703 - 1.488 ) 
    Source Clock Delay      (SCD):    -0.481ns = ( 1.007 - 1.488 ) 
    Clock Pessimism Removal (CPR):    -0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                      1.488     1.488 r  
    W19                                               0.000     1.488 r  okUH[0] (IN)
                         net (fo=0)                   0.000     1.488    hostIF/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         0.265     1.753 r  hostIF/hi_clk_bufg/O
                         net (fo=1, routed)           0.440     2.193    hostIF/okUH0_ibufg
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.375    -0.182 r  hostIF/mmcm0/CLKOUT0
                         net (fo=1, routed)           0.495     0.313    hostIF/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.339 r  hostIF/mmcm0_bufg/O
                         net (fo=920, routed)         0.668     1.007    hostIF/core0/core0/lec70dee01afd7ab45446d779af5292ff
    SLICE_X6Y47          FDRE                                         r  hostIF/core0/core0/a0/pc0/stack_zero_flop/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y47          FDRE (Prop_fdre_C_Q)         0.164     1.171 r  hostIF/core0/core0/a0/pc0/stack_zero_flop/Q
                         net (fo=1, routed)           0.162     1.333    hostIF/core0/core0/a0/pc0/shadow_zero_value
    SLICE_X5Y50          FDRE                                         r  hostIF/core0/core0/a0/pc0/shadow_zero_flag_flop/D
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                      1.488     1.488 r  
    W19                                               0.000     1.488 r  okUH[0] (IN)
                         net (fo=0)                   0.000     1.488    hostIF/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         0.455     1.943 r  hostIF/hi_clk_bufg/O
                         net (fo=1, routed)           0.480     2.423    hostIF/okUH0_ibufg
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.161    -0.738 r  hostIF/mmcm0/CLKOUT0
                         net (fo=1, routed)           0.540    -0.199    hostIF/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.170 r  hostIF/mmcm0_bufg/O
                         net (fo=920, routed)         0.873     0.703    hostIF/core0/core0/lec70dee01afd7ab45446d779af5292ff
    SLICE_X5Y50          FDRE                                         r  hostIF/core0/core0/a0/pc0/shadow_zero_flag_flop/C
                         clock pessimism              0.504     1.206    
    SLICE_X5Y50          FDRE (Hold_fdre_C_D)         0.075     1.281    hostIF/core0/core0/a0/pc0/shadow_zero_flag_flop
  -------------------------------------------------------------------
                         required time                         -1.281    
                         arrival time                           1.333    
  -------------------------------------------------------------------
                         slack                                  0.051    

Slack (MET) :             0.060ns  (arrival time - required time)
  Source:                 hostIF/core0/core0/a0/pc0/address_loop[4].pc_flop/C
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Destination:            hostIF/core0/core0/a0/pc0/stack_ram_high/RAMA/I
                            (rising edge-triggered cell RAMD32 clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Path Group:             mmcm0_clk0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mmcm0_clk0 rise@1.488ns - mmcm0_clk0 rise@1.488ns)
  Data Path Delay:        0.220ns  (logic 0.141ns (64.051%)  route 0.079ns (35.949%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.713ns = ( 0.775 - 1.488 ) 
    Source Clock Delay      (SCD):    -0.481ns = ( 1.007 - 1.488 ) 
    Clock Pessimism Removal (CPR):    -0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                      1.488     1.488 r  
    W19                                               0.000     1.488 r  okUH[0] (IN)
                         net (fo=0)                   0.000     1.488    hostIF/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         0.265     1.753 r  hostIF/hi_clk_bufg/O
                         net (fo=1, routed)           0.440     2.193    hostIF/okUH0_ibufg
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.375    -0.182 r  hostIF/mmcm0/CLKOUT0
                         net (fo=1, routed)           0.495     0.313    hostIF/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.339 r  hostIF/mmcm0_bufg/O
                         net (fo=920, routed)         0.668     1.007    hostIF/core0/core0/lec70dee01afd7ab45446d779af5292ff
    SLICE_X7Y48          FDRE                                         r  hostIF/core0/core0/a0/pc0/address_loop[4].pc_flop/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y48          FDRE (Prop_fdre_C_Q)         0.141     1.148 r  hostIF/core0/core0/a0/pc0/address_loop[4].pc_flop/Q
                         net (fo=3, routed)           0.079     1.227    hostIF/core0/core0/a0/pc0/stack_ram_high/DIA0
    SLICE_X6Y48          RAMD32                                       r  hostIF/core0/core0/a0/pc0/stack_ram_high/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                      1.488     1.488 r  
    W19                                               0.000     1.488 r  okUH[0] (IN)
                         net (fo=0)                   0.000     1.488    hostIF/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         0.455     1.943 r  hostIF/hi_clk_bufg/O
                         net (fo=1, routed)           0.480     2.423    hostIF/okUH0_ibufg
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.161    -0.738 r  hostIF/mmcm0/CLKOUT0
                         net (fo=1, routed)           0.540    -0.199    hostIF/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.170 r  hostIF/mmcm0_bufg/O
                         net (fo=920, routed)         0.945     0.775    hostIF/core0/core0/a0/pc0/stack_ram_high/WCLK
    SLICE_X6Y48          RAMD32                                       r  hostIF/core0/core0/a0/pc0/stack_ram_high/RAMA/CLK
                         clock pessimism              0.245     1.020    
    SLICE_X6Y48          RAMD32 (Hold_ramd32_CLK_I)
                                                      0.147     1.167    hostIF/core0/core0/a0/pc0/stack_ram_high/RAMA
  -------------------------------------------------------------------
                         required time                         -1.167    
                         arrival time                           1.227    
  -------------------------------------------------------------------
                         slack                                  0.060    

Slack (MET) :             0.071ns  (arrival time - required time)
  Source:                 hostIF/core0/core0/a0/pc0/sx_addr4_flop/C
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Destination:            hostIF/core0/core0/a0/pc0/upper_reg_banks/RAMA/WADR4
                            (rising edge-triggered cell RAMD32 clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Path Group:             mmcm0_clk0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mmcm0_clk0 rise@1.488ns - mmcm0_clk0 rise@1.488ns)
  Data Path Delay:        0.287ns  (logic 0.141ns (49.183%)  route 0.146ns (50.817%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.785ns = ( 0.703 - 1.488 ) 
    Source Clock Delay      (SCD):    -0.548ns = ( 0.940 - 1.488 ) 
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                      1.488     1.488 r  
    W19                                               0.000     1.488 r  okUH[0] (IN)
                         net (fo=0)                   0.000     1.488    hostIF/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         0.265     1.753 r  hostIF/hi_clk_bufg/O
                         net (fo=1, routed)           0.440     2.193    hostIF/okUH0_ibufg
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.375    -0.182 r  hostIF/mmcm0/CLKOUT0
                         net (fo=1, routed)           0.495     0.313    hostIF/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.339 r  hostIF/mmcm0_bufg/O
                         net (fo=920, routed)         0.602     0.940    hostIF/core0/core0/lec70dee01afd7ab45446d779af5292ff
    SLICE_X5Y50          FDRE                                         r  hostIF/core0/core0/a0/pc0/sx_addr4_flop/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y50          FDRE (Prop_fdre_C_Q)         0.141     1.081 r  hostIF/core0/core0/a0/pc0/sx_addr4_flop/Q
                         net (fo=20, routed)          0.146     1.227    hostIF/core0/core0/a0/pc0/upper_reg_banks/ADDRD4
    SLICE_X6Y50          RAMD32                                       r  hostIF/core0/core0/a0/pc0/upper_reg_banks/RAMA/WADR4
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                      1.488     1.488 r  
    W19                                               0.000     1.488 r  okUH[0] (IN)
                         net (fo=0)                   0.000     1.488    hostIF/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         0.455     1.943 r  hostIF/hi_clk_bufg/O
                         net (fo=1, routed)           0.480     2.423    hostIF/okUH0_ibufg
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.161    -0.738 r  hostIF/mmcm0/CLKOUT0
                         net (fo=1, routed)           0.540    -0.199    hostIF/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.170 r  hostIF/mmcm0_bufg/O
                         net (fo=920, routed)         0.873     0.703    hostIF/core0/core0/a0/pc0/upper_reg_banks/WCLK
    SLICE_X6Y50          RAMD32                                       r  hostIF/core0/core0/a0/pc0/upper_reg_banks/RAMA/CLK
                         clock pessimism              0.254     0.956    
    SLICE_X6Y50          RAMD32 (Hold_ramd32_CLK_WADR4)
                                                      0.200     1.156    hostIF/core0/core0/a0/pc0/upper_reg_banks/RAMA
  -------------------------------------------------------------------
                         required time                         -1.156    
                         arrival time                           1.227    
  -------------------------------------------------------------------
                         slack                                  0.071    

Slack (MET) :             0.071ns  (arrival time - required time)
  Source:                 hostIF/core0/core0/a0/pc0/sx_addr4_flop/C
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Destination:            hostIF/core0/core0/a0/pc0/upper_reg_banks/RAMA_D1/WADR4
                            (rising edge-triggered cell RAMD32 clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Path Group:             mmcm0_clk0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mmcm0_clk0 rise@1.488ns - mmcm0_clk0 rise@1.488ns)
  Data Path Delay:        0.287ns  (logic 0.141ns (49.183%)  route 0.146ns (50.817%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.785ns = ( 0.703 - 1.488 ) 
    Source Clock Delay      (SCD):    -0.548ns = ( 0.940 - 1.488 ) 
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                      1.488     1.488 r  
    W19                                               0.000     1.488 r  okUH[0] (IN)
                         net (fo=0)                   0.000     1.488    hostIF/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         0.265     1.753 r  hostIF/hi_clk_bufg/O
                         net (fo=1, routed)           0.440     2.193    hostIF/okUH0_ibufg
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.375    -0.182 r  hostIF/mmcm0/CLKOUT0
                         net (fo=1, routed)           0.495     0.313    hostIF/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.339 r  hostIF/mmcm0_bufg/O
                         net (fo=920, routed)         0.602     0.940    hostIF/core0/core0/lec70dee01afd7ab45446d779af5292ff
    SLICE_X5Y50          FDRE                                         r  hostIF/core0/core0/a0/pc0/sx_addr4_flop/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y50          FDRE (Prop_fdre_C_Q)         0.141     1.081 r  hostIF/core0/core0/a0/pc0/sx_addr4_flop/Q
                         net (fo=20, routed)          0.146     1.227    hostIF/core0/core0/a0/pc0/upper_reg_banks/ADDRD4
    SLICE_X6Y50          RAMD32                                       r  hostIF/core0/core0/a0/pc0/upper_reg_banks/RAMA_D1/WADR4
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                      1.488     1.488 r  
    W19                                               0.000     1.488 r  okUH[0] (IN)
                         net (fo=0)                   0.000     1.488    hostIF/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         0.455     1.943 r  hostIF/hi_clk_bufg/O
                         net (fo=1, routed)           0.480     2.423    hostIF/okUH0_ibufg
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.161    -0.738 r  hostIF/mmcm0/CLKOUT0
                         net (fo=1, routed)           0.540    -0.199    hostIF/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.170 r  hostIF/mmcm0_bufg/O
                         net (fo=920, routed)         0.873     0.703    hostIF/core0/core0/a0/pc0/upper_reg_banks/WCLK
    SLICE_X6Y50          RAMD32                                       r  hostIF/core0/core0/a0/pc0/upper_reg_banks/RAMA_D1/CLK
                         clock pessimism              0.254     0.956    
    SLICE_X6Y50          RAMD32 (Hold_ramd32_CLK_WADR4)
                                                      0.200     1.156    hostIF/core0/core0/a0/pc0/upper_reg_banks/RAMA_D1
  -------------------------------------------------------------------
                         required time                         -1.156    
                         arrival time                           1.227    
  -------------------------------------------------------------------
                         slack                                  0.071    

Slack (MET) :             0.071ns  (arrival time - required time)
  Source:                 hostIF/core0/core0/a0/pc0/sx_addr4_flop/C
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Destination:            hostIF/core0/core0/a0/pc0/upper_reg_banks/RAMB/WADR4
                            (rising edge-triggered cell RAMD32 clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Path Group:             mmcm0_clk0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mmcm0_clk0 rise@1.488ns - mmcm0_clk0 rise@1.488ns)
  Data Path Delay:        0.287ns  (logic 0.141ns (49.183%)  route 0.146ns (50.817%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.785ns = ( 0.703 - 1.488 ) 
    Source Clock Delay      (SCD):    -0.548ns = ( 0.940 - 1.488 ) 
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                      1.488     1.488 r  
    W19                                               0.000     1.488 r  okUH[0] (IN)
                         net (fo=0)                   0.000     1.488    hostIF/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         0.265     1.753 r  hostIF/hi_clk_bufg/O
                         net (fo=1, routed)           0.440     2.193    hostIF/okUH0_ibufg
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.375    -0.182 r  hostIF/mmcm0/CLKOUT0
                         net (fo=1, routed)           0.495     0.313    hostIF/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.339 r  hostIF/mmcm0_bufg/O
                         net (fo=920, routed)         0.602     0.940    hostIF/core0/core0/lec70dee01afd7ab45446d779af5292ff
    SLICE_X5Y50          FDRE                                         r  hostIF/core0/core0/a0/pc0/sx_addr4_flop/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y50          FDRE (Prop_fdre_C_Q)         0.141     1.081 r  hostIF/core0/core0/a0/pc0/sx_addr4_flop/Q
                         net (fo=20, routed)          0.146     1.227    hostIF/core0/core0/a0/pc0/upper_reg_banks/ADDRD4
    SLICE_X6Y50          RAMD32                                       r  hostIF/core0/core0/a0/pc0/upper_reg_banks/RAMB/WADR4
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                      1.488     1.488 r  
    W19                                               0.000     1.488 r  okUH[0] (IN)
                         net (fo=0)                   0.000     1.488    hostIF/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         0.455     1.943 r  hostIF/hi_clk_bufg/O
                         net (fo=1, routed)           0.480     2.423    hostIF/okUH0_ibufg
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.161    -0.738 r  hostIF/mmcm0/CLKOUT0
                         net (fo=1, routed)           0.540    -0.199    hostIF/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.170 r  hostIF/mmcm0_bufg/O
                         net (fo=920, routed)         0.873     0.703    hostIF/core0/core0/a0/pc0/upper_reg_banks/WCLK
    SLICE_X6Y50          RAMD32                                       r  hostIF/core0/core0/a0/pc0/upper_reg_banks/RAMB/CLK
                         clock pessimism              0.254     0.956    
    SLICE_X6Y50          RAMD32 (Hold_ramd32_CLK_WADR4)
                                                      0.200     1.156    hostIF/core0/core0/a0/pc0/upper_reg_banks/RAMB
  -------------------------------------------------------------------
                         required time                         -1.156    
                         arrival time                           1.227    
  -------------------------------------------------------------------
                         slack                                  0.071    

Slack (MET) :             0.071ns  (arrival time - required time)
  Source:                 hostIF/core0/core0/a0/pc0/sx_addr4_flop/C
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Destination:            hostIF/core0/core0/a0/pc0/upper_reg_banks/RAMB_D1/WADR4
                            (rising edge-triggered cell RAMD32 clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Path Group:             mmcm0_clk0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mmcm0_clk0 rise@1.488ns - mmcm0_clk0 rise@1.488ns)
  Data Path Delay:        0.287ns  (logic 0.141ns (49.183%)  route 0.146ns (50.817%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.785ns = ( 0.703 - 1.488 ) 
    Source Clock Delay      (SCD):    -0.548ns = ( 0.940 - 1.488 ) 
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                      1.488     1.488 r  
    W19                                               0.000     1.488 r  okUH[0] (IN)
                         net (fo=0)                   0.000     1.488    hostIF/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         0.265     1.753 r  hostIF/hi_clk_bufg/O
                         net (fo=1, routed)           0.440     2.193    hostIF/okUH0_ibufg
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.375    -0.182 r  hostIF/mmcm0/CLKOUT0
                         net (fo=1, routed)           0.495     0.313    hostIF/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.339 r  hostIF/mmcm0_bufg/O
                         net (fo=920, routed)         0.602     0.940    hostIF/core0/core0/lec70dee01afd7ab45446d779af5292ff
    SLICE_X5Y50          FDRE                                         r  hostIF/core0/core0/a0/pc0/sx_addr4_flop/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y50          FDRE (Prop_fdre_C_Q)         0.141     1.081 r  hostIF/core0/core0/a0/pc0/sx_addr4_flop/Q
                         net (fo=20, routed)          0.146     1.227    hostIF/core0/core0/a0/pc0/upper_reg_banks/ADDRD4
    SLICE_X6Y50          RAMD32                                       r  hostIF/core0/core0/a0/pc0/upper_reg_banks/RAMB_D1/WADR4
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                      1.488     1.488 r  
    W19                                               0.000     1.488 r  okUH[0] (IN)
                         net (fo=0)                   0.000     1.488    hostIF/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         0.455     1.943 r  hostIF/hi_clk_bufg/O
                         net (fo=1, routed)           0.480     2.423    hostIF/okUH0_ibufg
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.161    -0.738 r  hostIF/mmcm0/CLKOUT0
                         net (fo=1, routed)           0.540    -0.199    hostIF/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.170 r  hostIF/mmcm0_bufg/O
                         net (fo=920, routed)         0.873     0.703    hostIF/core0/core0/a0/pc0/upper_reg_banks/WCLK
    SLICE_X6Y50          RAMD32                                       r  hostIF/core0/core0/a0/pc0/upper_reg_banks/RAMB_D1/CLK
                         clock pessimism              0.254     0.956    
    SLICE_X6Y50          RAMD32 (Hold_ramd32_CLK_WADR4)
                                                      0.200     1.156    hostIF/core0/core0/a0/pc0/upper_reg_banks/RAMB_D1
  -------------------------------------------------------------------
                         required time                         -1.156    
                         arrival time                           1.227    
  -------------------------------------------------------------------
                         slack                                  0.071    

Slack (MET) :             0.071ns  (arrival time - required time)
  Source:                 hostIF/core0/core0/a0/pc0/sx_addr4_flop/C
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Destination:            hostIF/core0/core0/a0/pc0/upper_reg_banks/RAMC/WADR4
                            (rising edge-triggered cell RAMD32 clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Path Group:             mmcm0_clk0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mmcm0_clk0 rise@1.488ns - mmcm0_clk0 rise@1.488ns)
  Data Path Delay:        0.287ns  (logic 0.141ns (49.183%)  route 0.146ns (50.817%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.785ns = ( 0.703 - 1.488 ) 
    Source Clock Delay      (SCD):    -0.548ns = ( 0.940 - 1.488 ) 
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                      1.488     1.488 r  
    W19                                               0.000     1.488 r  okUH[0] (IN)
                         net (fo=0)                   0.000     1.488    hostIF/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         0.265     1.753 r  hostIF/hi_clk_bufg/O
                         net (fo=1, routed)           0.440     2.193    hostIF/okUH0_ibufg
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.375    -0.182 r  hostIF/mmcm0/CLKOUT0
                         net (fo=1, routed)           0.495     0.313    hostIF/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.339 r  hostIF/mmcm0_bufg/O
                         net (fo=920, routed)         0.602     0.940    hostIF/core0/core0/lec70dee01afd7ab45446d779af5292ff
    SLICE_X5Y50          FDRE                                         r  hostIF/core0/core0/a0/pc0/sx_addr4_flop/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y50          FDRE (Prop_fdre_C_Q)         0.141     1.081 r  hostIF/core0/core0/a0/pc0/sx_addr4_flop/Q
                         net (fo=20, routed)          0.146     1.227    hostIF/core0/core0/a0/pc0/upper_reg_banks/ADDRD4
    SLICE_X6Y50          RAMD32                                       r  hostIF/core0/core0/a0/pc0/upper_reg_banks/RAMC/WADR4
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                      1.488     1.488 r  
    W19                                               0.000     1.488 r  okUH[0] (IN)
                         net (fo=0)                   0.000     1.488    hostIF/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         0.455     1.943 r  hostIF/hi_clk_bufg/O
                         net (fo=1, routed)           0.480     2.423    hostIF/okUH0_ibufg
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.161    -0.738 r  hostIF/mmcm0/CLKOUT0
                         net (fo=1, routed)           0.540    -0.199    hostIF/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.170 r  hostIF/mmcm0_bufg/O
                         net (fo=920, routed)         0.873     0.703    hostIF/core0/core0/a0/pc0/upper_reg_banks/WCLK
    SLICE_X6Y50          RAMD32                                       r  hostIF/core0/core0/a0/pc0/upper_reg_banks/RAMC/CLK
                         clock pessimism              0.254     0.956    
    SLICE_X6Y50          RAMD32 (Hold_ramd32_CLK_WADR4)
                                                      0.200     1.156    hostIF/core0/core0/a0/pc0/upper_reg_banks/RAMC
  -------------------------------------------------------------------
                         required time                         -1.156    
                         arrival time                           1.227    
  -------------------------------------------------------------------
                         slack                                  0.071    

Slack (MET) :             0.071ns  (arrival time - required time)
  Source:                 hostIF/core0/core0/a0/pc0/sx_addr4_flop/C
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Destination:            hostIF/core0/core0/a0/pc0/upper_reg_banks/RAMC_D1/WADR4
                            (rising edge-triggered cell RAMD32 clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Path Group:             mmcm0_clk0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mmcm0_clk0 rise@1.488ns - mmcm0_clk0 rise@1.488ns)
  Data Path Delay:        0.287ns  (logic 0.141ns (49.183%)  route 0.146ns (50.817%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.785ns = ( 0.703 - 1.488 ) 
    Source Clock Delay      (SCD):    -0.548ns = ( 0.940 - 1.488 ) 
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                      1.488     1.488 r  
    W19                                               0.000     1.488 r  okUH[0] (IN)
                         net (fo=0)                   0.000     1.488    hostIF/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         0.265     1.753 r  hostIF/hi_clk_bufg/O
                         net (fo=1, routed)           0.440     2.193    hostIF/okUH0_ibufg
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.375    -0.182 r  hostIF/mmcm0/CLKOUT0
                         net (fo=1, routed)           0.495     0.313    hostIF/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.339 r  hostIF/mmcm0_bufg/O
                         net (fo=920, routed)         0.602     0.940    hostIF/core0/core0/lec70dee01afd7ab45446d779af5292ff
    SLICE_X5Y50          FDRE                                         r  hostIF/core0/core0/a0/pc0/sx_addr4_flop/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y50          FDRE (Prop_fdre_C_Q)         0.141     1.081 r  hostIF/core0/core0/a0/pc0/sx_addr4_flop/Q
                         net (fo=20, routed)          0.146     1.227    hostIF/core0/core0/a0/pc0/upper_reg_banks/ADDRD4
    SLICE_X6Y50          RAMD32                                       r  hostIF/core0/core0/a0/pc0/upper_reg_banks/RAMC_D1/WADR4
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                      1.488     1.488 r  
    W19                                               0.000     1.488 r  okUH[0] (IN)
                         net (fo=0)                   0.000     1.488    hostIF/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         0.455     1.943 r  hostIF/hi_clk_bufg/O
                         net (fo=1, routed)           0.480     2.423    hostIF/okUH0_ibufg
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.161    -0.738 r  hostIF/mmcm0/CLKOUT0
                         net (fo=1, routed)           0.540    -0.199    hostIF/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.170 r  hostIF/mmcm0_bufg/O
                         net (fo=920, routed)         0.873     0.703    hostIF/core0/core0/a0/pc0/upper_reg_banks/WCLK
    SLICE_X6Y50          RAMD32                                       r  hostIF/core0/core0/a0/pc0/upper_reg_banks/RAMC_D1/CLK
                         clock pessimism              0.254     0.956    
    SLICE_X6Y50          RAMD32 (Hold_ramd32_CLK_WADR4)
                                                      0.200     1.156    hostIF/core0/core0/a0/pc0/upper_reg_banks/RAMC_D1
  -------------------------------------------------------------------
                         required time                         -1.156    
                         arrival time                           1.227    
  -------------------------------------------------------------------
                         slack                                  0.071    

Slack (MET) :             0.071ns  (arrival time - required time)
  Source:                 hostIF/core0/core0/a0/pc0/sx_addr4_flop/C
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Destination:            hostIF/core0/core0/a0/pc0/upper_reg_banks/RAMD/ADR4
                            (rising edge-triggered cell RAMS32 clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Path Group:             mmcm0_clk0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mmcm0_clk0 rise@1.488ns - mmcm0_clk0 rise@1.488ns)
  Data Path Delay:        0.287ns  (logic 0.141ns (49.183%)  route 0.146ns (50.817%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.785ns = ( 0.703 - 1.488 ) 
    Source Clock Delay      (SCD):    -0.548ns = ( 0.940 - 1.488 ) 
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                      1.488     1.488 r  
    W19                                               0.000     1.488 r  okUH[0] (IN)
                         net (fo=0)                   0.000     1.488    hostIF/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         0.265     1.753 r  hostIF/hi_clk_bufg/O
                         net (fo=1, routed)           0.440     2.193    hostIF/okUH0_ibufg
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.375    -0.182 r  hostIF/mmcm0/CLKOUT0
                         net (fo=1, routed)           0.495     0.313    hostIF/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.339 r  hostIF/mmcm0_bufg/O
                         net (fo=920, routed)         0.602     0.940    hostIF/core0/core0/lec70dee01afd7ab45446d779af5292ff
    SLICE_X5Y50          FDRE                                         r  hostIF/core0/core0/a0/pc0/sx_addr4_flop/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y50          FDRE (Prop_fdre_C_Q)         0.141     1.081 r  hostIF/core0/core0/a0/pc0/sx_addr4_flop/Q
                         net (fo=20, routed)          0.146     1.227    hostIF/core0/core0/a0/pc0/upper_reg_banks/ADDRD4
    SLICE_X6Y50          RAMS32                                       r  hostIF/core0/core0/a0/pc0/upper_reg_banks/RAMD/ADR4
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                      1.488     1.488 r  
    W19                                               0.000     1.488 r  okUH[0] (IN)
                         net (fo=0)                   0.000     1.488    hostIF/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         0.455     1.943 r  hostIF/hi_clk_bufg/O
                         net (fo=1, routed)           0.480     2.423    hostIF/okUH0_ibufg
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.161    -0.738 r  hostIF/mmcm0/CLKOUT0
                         net (fo=1, routed)           0.540    -0.199    hostIF/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.170 r  hostIF/mmcm0_bufg/O
                         net (fo=920, routed)         0.873     0.703    hostIF/core0/core0/a0/pc0/upper_reg_banks/WCLK
    SLICE_X6Y50          RAMS32                                       r  hostIF/core0/core0/a0/pc0/upper_reg_banks/RAMD/CLK
                         clock pessimism              0.254     0.956    
    SLICE_X6Y50          RAMS32 (Hold_rams32_CLK_ADR4)
                                                      0.200     1.156    hostIF/core0/core0/a0/pc0/upper_reg_banks/RAMD
  -------------------------------------------------------------------
                         required time                         -1.156    
                         arrival time                           1.227    
  -------------------------------------------------------------------
                         slack                                  0.071    

Slack (MET) :             0.071ns  (arrival time - required time)
  Source:                 hostIF/core0/core0/a0/pc0/sx_addr4_flop/C
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Destination:            hostIF/core0/core0/a0/pc0/upper_reg_banks/RAMD_D1/ADR4
                            (rising edge-triggered cell RAMS32 clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Path Group:             mmcm0_clk0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mmcm0_clk0 rise@1.488ns - mmcm0_clk0 rise@1.488ns)
  Data Path Delay:        0.287ns  (logic 0.141ns (49.183%)  route 0.146ns (50.817%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.785ns = ( 0.703 - 1.488 ) 
    Source Clock Delay      (SCD):    -0.548ns = ( 0.940 - 1.488 ) 
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                      1.488     1.488 r  
    W19                                               0.000     1.488 r  okUH[0] (IN)
                         net (fo=0)                   0.000     1.488    hostIF/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         0.265     1.753 r  hostIF/hi_clk_bufg/O
                         net (fo=1, routed)           0.440     2.193    hostIF/okUH0_ibufg
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.375    -0.182 r  hostIF/mmcm0/CLKOUT0
                         net (fo=1, routed)           0.495     0.313    hostIF/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.339 r  hostIF/mmcm0_bufg/O
                         net (fo=920, routed)         0.602     0.940    hostIF/core0/core0/lec70dee01afd7ab45446d779af5292ff
    SLICE_X5Y50          FDRE                                         r  hostIF/core0/core0/a0/pc0/sx_addr4_flop/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y50          FDRE (Prop_fdre_C_Q)         0.141     1.081 r  hostIF/core0/core0/a0/pc0/sx_addr4_flop/Q
                         net (fo=20, routed)          0.146     1.227    hostIF/core0/core0/a0/pc0/upper_reg_banks/ADDRD4
    SLICE_X6Y50          RAMS32                                       r  hostIF/core0/core0/a0/pc0/upper_reg_banks/RAMD_D1/ADR4
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                      1.488     1.488 r  
    W19                                               0.000     1.488 r  okUH[0] (IN)
                         net (fo=0)                   0.000     1.488    hostIF/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         0.455     1.943 r  hostIF/hi_clk_bufg/O
                         net (fo=1, routed)           0.480     2.423    hostIF/okUH0_ibufg
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.161    -0.738 r  hostIF/mmcm0/CLKOUT0
                         net (fo=1, routed)           0.540    -0.199    hostIF/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.170 r  hostIF/mmcm0_bufg/O
                         net (fo=920, routed)         0.873     0.703    hostIF/core0/core0/a0/pc0/upper_reg_banks/WCLK
    SLICE_X6Y50          RAMS32                                       r  hostIF/core0/core0/a0/pc0/upper_reg_banks/RAMD_D1/CLK
                         clock pessimism              0.254     0.956    
    SLICE_X6Y50          RAMS32 (Hold_rams32_CLK_ADR4)
                                                      0.200     1.156    hostIF/core0/core0/a0/pc0/upper_reg_banks/RAMD_D1
  -------------------------------------------------------------------
                         required time                         -1.156    
                         arrival time                           1.227    
  -------------------------------------------------------------------
                         slack                                  0.071    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         mmcm0_clk0
Waveform(ns):       { 1.488 6.448 }
Period(ns):         9.920
Sources:            { hostIF/mmcm0/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         9.920       6.976      RAMB18_X0Y18     hostIF/core0/core0/a0/cb0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.944         9.920       6.976      RAMB18_X0Y18     hostIF/core0/core0/a0/cb0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         9.920       7.344      RAMB36_X0Y8      FIFO_for_Counter_BTPipe_Interface/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         9.920       7.344      RAMB36_X0Y7      FIFO_for_Counter_BTPipe_Interface/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         9.920       7.344      RAMB36_X0Y10     FIFO_for_Counter_BTPipe_Interface/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         9.920       7.344      RAMB36_X0Y11     FIFO_for_Counter_BTPipe_Interface/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         9.920       7.344      RAMB36_X0Y13     FIFO_for_Counter_BTPipe_Interface/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         9.920       7.344      RAMB36_X0Y15     FIFO_for_Counter_BTPipe_Interface/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         9.920       7.344      RAMB18_X0Y24     FIFO_for_Counter_BTPipe_Interface/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         9.920       7.344      RAMB36_X0Y16     FIFO_for_Counter_BTPipe_Interface/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       9.920       203.440    MMCME2_ADV_X0Y1  hostIF/mmcm0/CLKOUT0
Low Pulse Width   Slow    RAMS64E/CLK         n/a            1.250         4.960       3.710      SLICE_X2Y50      hostIF/core0/core0/a0/pc0/data_path_loop[0].medium_spm.spm_ram/HIGH/CLK
Low Pulse Width   Slow    RAMS64E/CLK         n/a            1.250         4.960       3.710      SLICE_X2Y50      hostIF/core0/core0/a0/pc0/data_path_loop[0].medium_spm.spm_ram/LOW/CLK
Low Pulse Width   Slow    RAMS64E/CLK         n/a            1.250         4.960       3.710      SLICE_X2Y50      hostIF/core0/core0/a0/pc0/data_path_loop[1].medium_spm.spm_ram/HIGH/CLK
Low Pulse Width   Slow    RAMS64E/CLK         n/a            1.250         4.960       3.710      SLICE_X2Y50      hostIF/core0/core0/a0/pc0/data_path_loop[1].medium_spm.spm_ram/LOW/CLK
Low Pulse Width   Slow    RAMS64E/CLK         n/a            1.250         4.960       3.710      SLICE_X2Y49      hostIF/core0/core0/a0/pc0/data_path_loop[2].medium_spm.spm_ram/HIGH/CLK
Low Pulse Width   Slow    RAMS64E/CLK         n/a            1.250         4.960       3.710      SLICE_X2Y49      hostIF/core0/core0/a0/pc0/data_path_loop[2].medium_spm.spm_ram/LOW/CLK
Low Pulse Width   Slow    RAMS64E/CLK         n/a            1.250         4.960       3.710      SLICE_X2Y49      hostIF/core0/core0/a0/pc0/data_path_loop[3].medium_spm.spm_ram/HIGH/CLK
Low Pulse Width   Slow    RAMS64E/CLK         n/a            1.250         4.960       3.710      SLICE_X2Y49      hostIF/core0/core0/a0/pc0/data_path_loop[3].medium_spm.spm_ram/LOW/CLK
Low Pulse Width   Slow    RAMS64E/CLK         n/a            1.250         4.960       3.710      SLICE_X2Y51      hostIF/core0/core0/a0/pc0/data_path_loop[6].medium_spm.spm_ram/HIGH/CLK
Low Pulse Width   Slow    RAMS64E/CLK         n/a            1.250         4.960       3.710      SLICE_X2Y51      hostIF/core0/core0/a0/pc0/data_path_loop[6].medium_spm.spm_ram/LOW/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         4.960       3.710      SLICE_X6Y49      hostIF/core0/core0/a0/pc0/lower_reg_banks/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         4.960       3.710      SLICE_X6Y49      hostIF/core0/core0/a0/pc0/lower_reg_banks/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         4.960       3.710      SLICE_X6Y49      hostIF/core0/core0/a0/pc0/lower_reg_banks/RAMB/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         4.960       3.710      SLICE_X6Y49      hostIF/core0/core0/a0/pc0/lower_reg_banks/RAMB_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         4.960       3.710      SLICE_X6Y49      hostIF/core0/core0/a0/pc0/lower_reg_banks/RAMC/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         4.960       3.710      SLICE_X6Y49      hostIF/core0/core0/a0/pc0/lower_reg_banks/RAMC_D1/CLK
High Pulse Width  Fast    RAMS32/CLK          n/a            1.250         4.960       3.710      SLICE_X6Y49      hostIF/core0/core0/a0/pc0/lower_reg_banks/RAMD/CLK
High Pulse Width  Fast    RAMS32/CLK          n/a            1.250         4.960       3.710      SLICE_X6Y49      hostIF/core0/core0/a0/pc0/lower_reg_banks/RAMD_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         4.960       3.710      SLICE_X6Y48      hostIF/core0/core0/a0/pc0/stack_ram_high/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         4.960       3.710      SLICE_X6Y48      hostIF/core0/core0/a0/pc0/stack_ram_high/RAMA_D1/CLK



---------------------------------------------------------------------------------------------------
From Clock:  mmcm0_clkfb
  To Clock:  mmcm0_clkfb

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.765ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         mmcm0_clkfb
Waveform(ns):       { 0.000 4.960 }
Period(ns):         9.920
Sources:            { hostIF/mmcm0/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         9.920       7.765      BUFGCTRL_X0Y4    hostIF/mmcm0fb_bufg/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         9.920       8.671      MMCME2_ADV_X0Y1  hostIF/mmcm0/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         9.920       8.671      MMCME2_ADV_X0Y1  hostIF/mmcm0/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       9.920       90.080     MMCME2_ADV_X0Y1  hostIF/mmcm0/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       9.920       203.440    MMCME2_ADV_X0Y1  hostIF/mmcm0/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  sys_clk
  To Clock:  sys_clk

Setup :            0  Failing Endpoints,  Worst Slack        1.282ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.264ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        2.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.282ns  (required time - arrival time)
  Source:                 ClockGenerator1/ClkDivILA_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ClockGenerator1/ClkDivILA_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk rise@5.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        3.132ns  (logic 0.828ns (26.436%)  route 2.304ns (73.564%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.769ns = ( 9.769 - 5.000 ) 
    Source Clock Delay      (SCD):    5.062ns
    Clock Pessimism Removal (CPR):    0.266ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    W11                                               0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    ClockGenerator1/sys_clkp
    W11                  IBUFDS (Prop_ibufds_I_O)     1.017     1.017 r  ClockGenerator1/osc_clk/O
                         net (fo=1, routed)           2.324     3.341    ClockGenerator1_n_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.097     3.438 r  ClkDivILA_reg[23]_i_2/O
                         net (fo=25, routed)          1.624     5.062    ClockGenerator1/clk
    SLICE_X55Y97         FDRE                                         r  ClockGenerator1/ClkDivILA_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y97         FDRE (Prop_fdre_C_Q)         0.456     5.518 f  ClockGenerator1/ClkDivILA_reg[22]/Q
                         net (fo=3, routed)           1.018     6.536    ClockGenerator1/ClkDivILA[22]
    SLICE_X54Y93         LUT6 (Prop_lut6_I1_O)        0.124     6.660 f  ClockGenerator1/ClkDivILA[23]_i_6/O
                         net (fo=1, routed)           0.501     7.161    ClockGenerator1/ClkDivILA[23]_i_6_n_0
    SLICE_X54Y92         LUT6 (Prop_lut6_I5_O)        0.124     7.285 f  ClockGenerator1/ClkDivILA[23]_i_3/O
                         net (fo=1, routed)           0.161     7.446    ClockGenerator1/ClkDivILA[23]_i_3_n_0
    SLICE_X54Y92         LUT4 (Prop_lut4_I0_O)        0.124     7.570 r  ClockGenerator1/ClkDivILA[23]_i_1/O
                         net (fo=24, routed)          0.624     8.194    ClockGenerator1/ClkDivILA[23]_i_1_n_0
    SLICE_X54Y92         FDRE                                         r  ClockGenerator1/ClkDivILA_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    5.000     5.000 r  
    W11                                               0.000     5.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     5.000    ClockGenerator1/sys_clkp
    W11                  IBUFDS (Prop_ibufds_I_O)     0.973     5.973 r  ClockGenerator1/osc_clk/O
                         net (fo=1, routed)           2.204     8.177    ClockGenerator1_n_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.092     8.269 r  ClkDivILA_reg[23]_i_2/O
                         net (fo=25, routed)          1.500     9.769    ClockGenerator1/clk
    SLICE_X54Y92         FDRE                                         r  ClockGenerator1/ClkDivILA_reg[0]/C
                         clock pessimism              0.266    10.035    
                         clock uncertainty           -0.035    10.000    
    SLICE_X54Y92         FDRE (Setup_fdre_C_R)       -0.524     9.476    ClockGenerator1/ClkDivILA_reg[0]
  -------------------------------------------------------------------
                         required time                          9.476    
                         arrival time                          -8.194    
  -------------------------------------------------------------------
                         slack                                  1.282    

Slack (MET) :             1.334ns  (required time - arrival time)
  Source:                 ClockGenerator1/ClkDivILA_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ClockGenerator1/ClkDivILA_reg[17]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk rise@5.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        3.176ns  (logic 0.828ns (26.073%)  route 2.348ns (73.927%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.770ns = ( 9.770 - 5.000 ) 
    Source Clock Delay      (SCD):    5.062ns
    Clock Pessimism Removal (CPR):    0.266ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    W11                                               0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    ClockGenerator1/sys_clkp
    W11                  IBUFDS (Prop_ibufds_I_O)     1.017     1.017 r  ClockGenerator1/osc_clk/O
                         net (fo=1, routed)           2.324     3.341    ClockGenerator1_n_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.097     3.438 r  ClkDivILA_reg[23]_i_2/O
                         net (fo=25, routed)          1.624     5.062    ClockGenerator1/clk
    SLICE_X55Y97         FDRE                                         r  ClockGenerator1/ClkDivILA_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y97         FDRE (Prop_fdre_C_Q)         0.456     5.518 f  ClockGenerator1/ClkDivILA_reg[22]/Q
                         net (fo=3, routed)           1.018     6.536    ClockGenerator1/ClkDivILA[22]
    SLICE_X54Y93         LUT6 (Prop_lut6_I1_O)        0.124     6.660 f  ClockGenerator1/ClkDivILA[23]_i_6/O
                         net (fo=1, routed)           0.501     7.161    ClockGenerator1/ClkDivILA[23]_i_6_n_0
    SLICE_X54Y92         LUT6 (Prop_lut6_I5_O)        0.124     7.285 f  ClockGenerator1/ClkDivILA[23]_i_3/O
                         net (fo=1, routed)           0.161     7.446    ClockGenerator1/ClkDivILA[23]_i_3_n_0
    SLICE_X54Y92         LUT4 (Prop_lut4_I0_O)        0.124     7.570 r  ClockGenerator1/ClkDivILA[23]_i_1/O
                         net (fo=24, routed)          0.667     8.238    ClockGenerator1/ClkDivILA[23]_i_1_n_0
    SLICE_X55Y96         FDRE                                         r  ClockGenerator1/ClkDivILA_reg[17]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    5.000     5.000 r  
    W11                                               0.000     5.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     5.000    ClockGenerator1/sys_clkp
    W11                  IBUFDS (Prop_ibufds_I_O)     0.973     5.973 r  ClockGenerator1/osc_clk/O
                         net (fo=1, routed)           2.204     8.177    ClockGenerator1_n_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.092     8.269 r  ClkDivILA_reg[23]_i_2/O
                         net (fo=25, routed)          1.501     9.770    ClockGenerator1/clk
    SLICE_X55Y96         FDRE                                         r  ClockGenerator1/ClkDivILA_reg[17]/C
                         clock pessimism              0.266    10.036    
                         clock uncertainty           -0.035    10.001    
    SLICE_X55Y96         FDRE (Setup_fdre_C_R)       -0.429     9.572    ClockGenerator1/ClkDivILA_reg[17]
  -------------------------------------------------------------------
                         required time                          9.572    
                         arrival time                          -8.238    
  -------------------------------------------------------------------
                         slack                                  1.334    

Slack (MET) :             1.334ns  (required time - arrival time)
  Source:                 ClockGenerator1/ClkDivILA_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ClockGenerator1/ClkDivILA_reg[18]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk rise@5.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        3.176ns  (logic 0.828ns (26.073%)  route 2.348ns (73.927%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.770ns = ( 9.770 - 5.000 ) 
    Source Clock Delay      (SCD):    5.062ns
    Clock Pessimism Removal (CPR):    0.266ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    W11                                               0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    ClockGenerator1/sys_clkp
    W11                  IBUFDS (Prop_ibufds_I_O)     1.017     1.017 r  ClockGenerator1/osc_clk/O
                         net (fo=1, routed)           2.324     3.341    ClockGenerator1_n_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.097     3.438 r  ClkDivILA_reg[23]_i_2/O
                         net (fo=25, routed)          1.624     5.062    ClockGenerator1/clk
    SLICE_X55Y97         FDRE                                         r  ClockGenerator1/ClkDivILA_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y97         FDRE (Prop_fdre_C_Q)         0.456     5.518 f  ClockGenerator1/ClkDivILA_reg[22]/Q
                         net (fo=3, routed)           1.018     6.536    ClockGenerator1/ClkDivILA[22]
    SLICE_X54Y93         LUT6 (Prop_lut6_I1_O)        0.124     6.660 f  ClockGenerator1/ClkDivILA[23]_i_6/O
                         net (fo=1, routed)           0.501     7.161    ClockGenerator1/ClkDivILA[23]_i_6_n_0
    SLICE_X54Y92         LUT6 (Prop_lut6_I5_O)        0.124     7.285 f  ClockGenerator1/ClkDivILA[23]_i_3/O
                         net (fo=1, routed)           0.161     7.446    ClockGenerator1/ClkDivILA[23]_i_3_n_0
    SLICE_X54Y92         LUT4 (Prop_lut4_I0_O)        0.124     7.570 r  ClockGenerator1/ClkDivILA[23]_i_1/O
                         net (fo=24, routed)          0.667     8.238    ClockGenerator1/ClkDivILA[23]_i_1_n_0
    SLICE_X55Y96         FDRE                                         r  ClockGenerator1/ClkDivILA_reg[18]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    5.000     5.000 r  
    W11                                               0.000     5.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     5.000    ClockGenerator1/sys_clkp
    W11                  IBUFDS (Prop_ibufds_I_O)     0.973     5.973 r  ClockGenerator1/osc_clk/O
                         net (fo=1, routed)           2.204     8.177    ClockGenerator1_n_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.092     8.269 r  ClkDivILA_reg[23]_i_2/O
                         net (fo=25, routed)          1.501     9.770    ClockGenerator1/clk
    SLICE_X55Y96         FDRE                                         r  ClockGenerator1/ClkDivILA_reg[18]/C
                         clock pessimism              0.266    10.036    
                         clock uncertainty           -0.035    10.001    
    SLICE_X55Y96         FDRE (Setup_fdre_C_R)       -0.429     9.572    ClockGenerator1/ClkDivILA_reg[18]
  -------------------------------------------------------------------
                         required time                          9.572    
                         arrival time                          -8.238    
  -------------------------------------------------------------------
                         slack                                  1.334    

Slack (MET) :             1.334ns  (required time - arrival time)
  Source:                 ClockGenerator1/ClkDivILA_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ClockGenerator1/ClkDivILA_reg[19]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk rise@5.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        3.176ns  (logic 0.828ns (26.073%)  route 2.348ns (73.927%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.770ns = ( 9.770 - 5.000 ) 
    Source Clock Delay      (SCD):    5.062ns
    Clock Pessimism Removal (CPR):    0.266ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    W11                                               0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    ClockGenerator1/sys_clkp
    W11                  IBUFDS (Prop_ibufds_I_O)     1.017     1.017 r  ClockGenerator1/osc_clk/O
                         net (fo=1, routed)           2.324     3.341    ClockGenerator1_n_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.097     3.438 r  ClkDivILA_reg[23]_i_2/O
                         net (fo=25, routed)          1.624     5.062    ClockGenerator1/clk
    SLICE_X55Y97         FDRE                                         r  ClockGenerator1/ClkDivILA_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y97         FDRE (Prop_fdre_C_Q)         0.456     5.518 f  ClockGenerator1/ClkDivILA_reg[22]/Q
                         net (fo=3, routed)           1.018     6.536    ClockGenerator1/ClkDivILA[22]
    SLICE_X54Y93         LUT6 (Prop_lut6_I1_O)        0.124     6.660 f  ClockGenerator1/ClkDivILA[23]_i_6/O
                         net (fo=1, routed)           0.501     7.161    ClockGenerator1/ClkDivILA[23]_i_6_n_0
    SLICE_X54Y92         LUT6 (Prop_lut6_I5_O)        0.124     7.285 f  ClockGenerator1/ClkDivILA[23]_i_3/O
                         net (fo=1, routed)           0.161     7.446    ClockGenerator1/ClkDivILA[23]_i_3_n_0
    SLICE_X54Y92         LUT4 (Prop_lut4_I0_O)        0.124     7.570 r  ClockGenerator1/ClkDivILA[23]_i_1/O
                         net (fo=24, routed)          0.667     8.238    ClockGenerator1/ClkDivILA[23]_i_1_n_0
    SLICE_X55Y96         FDRE                                         r  ClockGenerator1/ClkDivILA_reg[19]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    5.000     5.000 r  
    W11                                               0.000     5.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     5.000    ClockGenerator1/sys_clkp
    W11                  IBUFDS (Prop_ibufds_I_O)     0.973     5.973 r  ClockGenerator1/osc_clk/O
                         net (fo=1, routed)           2.204     8.177    ClockGenerator1_n_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.092     8.269 r  ClkDivILA_reg[23]_i_2/O
                         net (fo=25, routed)          1.501     9.770    ClockGenerator1/clk
    SLICE_X55Y96         FDRE                                         r  ClockGenerator1/ClkDivILA_reg[19]/C
                         clock pessimism              0.266    10.036    
                         clock uncertainty           -0.035    10.001    
    SLICE_X55Y96         FDRE (Setup_fdre_C_R)       -0.429     9.572    ClockGenerator1/ClkDivILA_reg[19]
  -------------------------------------------------------------------
                         required time                          9.572    
                         arrival time                          -8.238    
  -------------------------------------------------------------------
                         slack                                  1.334    

Slack (MET) :             1.334ns  (required time - arrival time)
  Source:                 ClockGenerator1/ClkDivILA_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ClockGenerator1/ClkDivILA_reg[20]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk rise@5.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        3.176ns  (logic 0.828ns (26.073%)  route 2.348ns (73.927%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.770ns = ( 9.770 - 5.000 ) 
    Source Clock Delay      (SCD):    5.062ns
    Clock Pessimism Removal (CPR):    0.266ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    W11                                               0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    ClockGenerator1/sys_clkp
    W11                  IBUFDS (Prop_ibufds_I_O)     1.017     1.017 r  ClockGenerator1/osc_clk/O
                         net (fo=1, routed)           2.324     3.341    ClockGenerator1_n_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.097     3.438 r  ClkDivILA_reg[23]_i_2/O
                         net (fo=25, routed)          1.624     5.062    ClockGenerator1/clk
    SLICE_X55Y97         FDRE                                         r  ClockGenerator1/ClkDivILA_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y97         FDRE (Prop_fdre_C_Q)         0.456     5.518 f  ClockGenerator1/ClkDivILA_reg[22]/Q
                         net (fo=3, routed)           1.018     6.536    ClockGenerator1/ClkDivILA[22]
    SLICE_X54Y93         LUT6 (Prop_lut6_I1_O)        0.124     6.660 f  ClockGenerator1/ClkDivILA[23]_i_6/O
                         net (fo=1, routed)           0.501     7.161    ClockGenerator1/ClkDivILA[23]_i_6_n_0
    SLICE_X54Y92         LUT6 (Prop_lut6_I5_O)        0.124     7.285 f  ClockGenerator1/ClkDivILA[23]_i_3/O
                         net (fo=1, routed)           0.161     7.446    ClockGenerator1/ClkDivILA[23]_i_3_n_0
    SLICE_X54Y92         LUT4 (Prop_lut4_I0_O)        0.124     7.570 r  ClockGenerator1/ClkDivILA[23]_i_1/O
                         net (fo=24, routed)          0.667     8.238    ClockGenerator1/ClkDivILA[23]_i_1_n_0
    SLICE_X55Y96         FDRE                                         r  ClockGenerator1/ClkDivILA_reg[20]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    5.000     5.000 r  
    W11                                               0.000     5.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     5.000    ClockGenerator1/sys_clkp
    W11                  IBUFDS (Prop_ibufds_I_O)     0.973     5.973 r  ClockGenerator1/osc_clk/O
                         net (fo=1, routed)           2.204     8.177    ClockGenerator1_n_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.092     8.269 r  ClkDivILA_reg[23]_i_2/O
                         net (fo=25, routed)          1.501     9.770    ClockGenerator1/clk
    SLICE_X55Y96         FDRE                                         r  ClockGenerator1/ClkDivILA_reg[20]/C
                         clock pessimism              0.266    10.036    
                         clock uncertainty           -0.035    10.001    
    SLICE_X55Y96         FDRE (Setup_fdre_C_R)       -0.429     9.572    ClockGenerator1/ClkDivILA_reg[20]
  -------------------------------------------------------------------
                         required time                          9.572    
                         arrival time                          -8.238    
  -------------------------------------------------------------------
                         slack                                  1.334    

Slack (MET) :             1.377ns  (required time - arrival time)
  Source:                 ClockGenerator1/ClkDivILA_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ClockGenerator1/ClkDivILA_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk rise@5.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        3.132ns  (logic 0.828ns (26.436%)  route 2.304ns (73.564%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.769ns = ( 9.769 - 5.000 ) 
    Source Clock Delay      (SCD):    5.062ns
    Clock Pessimism Removal (CPR):    0.266ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    W11                                               0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    ClockGenerator1/sys_clkp
    W11                  IBUFDS (Prop_ibufds_I_O)     1.017     1.017 r  ClockGenerator1/osc_clk/O
                         net (fo=1, routed)           2.324     3.341    ClockGenerator1_n_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.097     3.438 r  ClkDivILA_reg[23]_i_2/O
                         net (fo=25, routed)          1.624     5.062    ClockGenerator1/clk
    SLICE_X55Y97         FDRE                                         r  ClockGenerator1/ClkDivILA_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y97         FDRE (Prop_fdre_C_Q)         0.456     5.518 f  ClockGenerator1/ClkDivILA_reg[22]/Q
                         net (fo=3, routed)           1.018     6.536    ClockGenerator1/ClkDivILA[22]
    SLICE_X54Y93         LUT6 (Prop_lut6_I1_O)        0.124     6.660 f  ClockGenerator1/ClkDivILA[23]_i_6/O
                         net (fo=1, routed)           0.501     7.161    ClockGenerator1/ClkDivILA[23]_i_6_n_0
    SLICE_X54Y92         LUT6 (Prop_lut6_I5_O)        0.124     7.285 f  ClockGenerator1/ClkDivILA[23]_i_3/O
                         net (fo=1, routed)           0.161     7.446    ClockGenerator1/ClkDivILA[23]_i_3_n_0
    SLICE_X54Y92         LUT4 (Prop_lut4_I0_O)        0.124     7.570 r  ClockGenerator1/ClkDivILA[23]_i_1/O
                         net (fo=24, routed)          0.624     8.194    ClockGenerator1/ClkDivILA[23]_i_1_n_0
    SLICE_X55Y92         FDRE                                         r  ClockGenerator1/ClkDivILA_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    5.000     5.000 r  
    W11                                               0.000     5.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     5.000    ClockGenerator1/sys_clkp
    W11                  IBUFDS (Prop_ibufds_I_O)     0.973     5.973 r  ClockGenerator1/osc_clk/O
                         net (fo=1, routed)           2.204     8.177    ClockGenerator1_n_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.092     8.269 r  ClkDivILA_reg[23]_i_2/O
                         net (fo=25, routed)          1.500     9.769    ClockGenerator1/clk
    SLICE_X55Y92         FDRE                                         r  ClockGenerator1/ClkDivILA_reg[1]/C
                         clock pessimism              0.266    10.035    
                         clock uncertainty           -0.035    10.000    
    SLICE_X55Y92         FDRE (Setup_fdre_C_R)       -0.429     9.571    ClockGenerator1/ClkDivILA_reg[1]
  -------------------------------------------------------------------
                         required time                          9.571    
                         arrival time                          -8.194    
  -------------------------------------------------------------------
                         slack                                  1.377    

Slack (MET) :             1.377ns  (required time - arrival time)
  Source:                 ClockGenerator1/ClkDivILA_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ClockGenerator1/ClkDivILA_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk rise@5.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        3.132ns  (logic 0.828ns (26.436%)  route 2.304ns (73.564%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.769ns = ( 9.769 - 5.000 ) 
    Source Clock Delay      (SCD):    5.062ns
    Clock Pessimism Removal (CPR):    0.266ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    W11                                               0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    ClockGenerator1/sys_clkp
    W11                  IBUFDS (Prop_ibufds_I_O)     1.017     1.017 r  ClockGenerator1/osc_clk/O
                         net (fo=1, routed)           2.324     3.341    ClockGenerator1_n_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.097     3.438 r  ClkDivILA_reg[23]_i_2/O
                         net (fo=25, routed)          1.624     5.062    ClockGenerator1/clk
    SLICE_X55Y97         FDRE                                         r  ClockGenerator1/ClkDivILA_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y97         FDRE (Prop_fdre_C_Q)         0.456     5.518 f  ClockGenerator1/ClkDivILA_reg[22]/Q
                         net (fo=3, routed)           1.018     6.536    ClockGenerator1/ClkDivILA[22]
    SLICE_X54Y93         LUT6 (Prop_lut6_I1_O)        0.124     6.660 f  ClockGenerator1/ClkDivILA[23]_i_6/O
                         net (fo=1, routed)           0.501     7.161    ClockGenerator1/ClkDivILA[23]_i_6_n_0
    SLICE_X54Y92         LUT6 (Prop_lut6_I5_O)        0.124     7.285 f  ClockGenerator1/ClkDivILA[23]_i_3/O
                         net (fo=1, routed)           0.161     7.446    ClockGenerator1/ClkDivILA[23]_i_3_n_0
    SLICE_X54Y92         LUT4 (Prop_lut4_I0_O)        0.124     7.570 r  ClockGenerator1/ClkDivILA[23]_i_1/O
                         net (fo=24, routed)          0.624     8.194    ClockGenerator1/ClkDivILA[23]_i_1_n_0
    SLICE_X55Y92         FDRE                                         r  ClockGenerator1/ClkDivILA_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    5.000     5.000 r  
    W11                                               0.000     5.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     5.000    ClockGenerator1/sys_clkp
    W11                  IBUFDS (Prop_ibufds_I_O)     0.973     5.973 r  ClockGenerator1/osc_clk/O
                         net (fo=1, routed)           2.204     8.177    ClockGenerator1_n_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.092     8.269 r  ClkDivILA_reg[23]_i_2/O
                         net (fo=25, routed)          1.500     9.769    ClockGenerator1/clk
    SLICE_X55Y92         FDRE                                         r  ClockGenerator1/ClkDivILA_reg[2]/C
                         clock pessimism              0.266    10.035    
                         clock uncertainty           -0.035    10.000    
    SLICE_X55Y92         FDRE (Setup_fdre_C_R)       -0.429     9.571    ClockGenerator1/ClkDivILA_reg[2]
  -------------------------------------------------------------------
                         required time                          9.571    
                         arrival time                          -8.194    
  -------------------------------------------------------------------
                         slack                                  1.377    

Slack (MET) :             1.377ns  (required time - arrival time)
  Source:                 ClockGenerator1/ClkDivILA_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ClockGenerator1/ClkDivILA_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk rise@5.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        3.132ns  (logic 0.828ns (26.436%)  route 2.304ns (73.564%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.769ns = ( 9.769 - 5.000 ) 
    Source Clock Delay      (SCD):    5.062ns
    Clock Pessimism Removal (CPR):    0.266ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    W11                                               0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    ClockGenerator1/sys_clkp
    W11                  IBUFDS (Prop_ibufds_I_O)     1.017     1.017 r  ClockGenerator1/osc_clk/O
                         net (fo=1, routed)           2.324     3.341    ClockGenerator1_n_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.097     3.438 r  ClkDivILA_reg[23]_i_2/O
                         net (fo=25, routed)          1.624     5.062    ClockGenerator1/clk
    SLICE_X55Y97         FDRE                                         r  ClockGenerator1/ClkDivILA_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y97         FDRE (Prop_fdre_C_Q)         0.456     5.518 f  ClockGenerator1/ClkDivILA_reg[22]/Q
                         net (fo=3, routed)           1.018     6.536    ClockGenerator1/ClkDivILA[22]
    SLICE_X54Y93         LUT6 (Prop_lut6_I1_O)        0.124     6.660 f  ClockGenerator1/ClkDivILA[23]_i_6/O
                         net (fo=1, routed)           0.501     7.161    ClockGenerator1/ClkDivILA[23]_i_6_n_0
    SLICE_X54Y92         LUT6 (Prop_lut6_I5_O)        0.124     7.285 f  ClockGenerator1/ClkDivILA[23]_i_3/O
                         net (fo=1, routed)           0.161     7.446    ClockGenerator1/ClkDivILA[23]_i_3_n_0
    SLICE_X54Y92         LUT4 (Prop_lut4_I0_O)        0.124     7.570 r  ClockGenerator1/ClkDivILA[23]_i_1/O
                         net (fo=24, routed)          0.624     8.194    ClockGenerator1/ClkDivILA[23]_i_1_n_0
    SLICE_X55Y92         FDRE                                         r  ClockGenerator1/ClkDivILA_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    5.000     5.000 r  
    W11                                               0.000     5.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     5.000    ClockGenerator1/sys_clkp
    W11                  IBUFDS (Prop_ibufds_I_O)     0.973     5.973 r  ClockGenerator1/osc_clk/O
                         net (fo=1, routed)           2.204     8.177    ClockGenerator1_n_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.092     8.269 r  ClkDivILA_reg[23]_i_2/O
                         net (fo=25, routed)          1.500     9.769    ClockGenerator1/clk
    SLICE_X55Y92         FDRE                                         r  ClockGenerator1/ClkDivILA_reg[3]/C
                         clock pessimism              0.266    10.035    
                         clock uncertainty           -0.035    10.000    
    SLICE_X55Y92         FDRE (Setup_fdre_C_R)       -0.429     9.571    ClockGenerator1/ClkDivILA_reg[3]
  -------------------------------------------------------------------
                         required time                          9.571    
                         arrival time                          -8.194    
  -------------------------------------------------------------------
                         slack                                  1.377    

Slack (MET) :             1.377ns  (required time - arrival time)
  Source:                 ClockGenerator1/ClkDivILA_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ClockGenerator1/ClkDivILA_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk rise@5.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        3.132ns  (logic 0.828ns (26.436%)  route 2.304ns (73.564%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.769ns = ( 9.769 - 5.000 ) 
    Source Clock Delay      (SCD):    5.062ns
    Clock Pessimism Removal (CPR):    0.266ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    W11                                               0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    ClockGenerator1/sys_clkp
    W11                  IBUFDS (Prop_ibufds_I_O)     1.017     1.017 r  ClockGenerator1/osc_clk/O
                         net (fo=1, routed)           2.324     3.341    ClockGenerator1_n_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.097     3.438 r  ClkDivILA_reg[23]_i_2/O
                         net (fo=25, routed)          1.624     5.062    ClockGenerator1/clk
    SLICE_X55Y97         FDRE                                         r  ClockGenerator1/ClkDivILA_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y97         FDRE (Prop_fdre_C_Q)         0.456     5.518 f  ClockGenerator1/ClkDivILA_reg[22]/Q
                         net (fo=3, routed)           1.018     6.536    ClockGenerator1/ClkDivILA[22]
    SLICE_X54Y93         LUT6 (Prop_lut6_I1_O)        0.124     6.660 f  ClockGenerator1/ClkDivILA[23]_i_6/O
                         net (fo=1, routed)           0.501     7.161    ClockGenerator1/ClkDivILA[23]_i_6_n_0
    SLICE_X54Y92         LUT6 (Prop_lut6_I5_O)        0.124     7.285 f  ClockGenerator1/ClkDivILA[23]_i_3/O
                         net (fo=1, routed)           0.161     7.446    ClockGenerator1/ClkDivILA[23]_i_3_n_0
    SLICE_X54Y92         LUT4 (Prop_lut4_I0_O)        0.124     7.570 r  ClockGenerator1/ClkDivILA[23]_i_1/O
                         net (fo=24, routed)          0.624     8.194    ClockGenerator1/ClkDivILA[23]_i_1_n_0
    SLICE_X55Y92         FDRE                                         r  ClockGenerator1/ClkDivILA_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    5.000     5.000 r  
    W11                                               0.000     5.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     5.000    ClockGenerator1/sys_clkp
    W11                  IBUFDS (Prop_ibufds_I_O)     0.973     5.973 r  ClockGenerator1/osc_clk/O
                         net (fo=1, routed)           2.204     8.177    ClockGenerator1_n_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.092     8.269 r  ClkDivILA_reg[23]_i_2/O
                         net (fo=25, routed)          1.500     9.769    ClockGenerator1/clk
    SLICE_X55Y92         FDRE                                         r  ClockGenerator1/ClkDivILA_reg[4]/C
                         clock pessimism              0.266    10.035    
                         clock uncertainty           -0.035    10.000    
    SLICE_X55Y92         FDRE (Setup_fdre_C_R)       -0.429     9.571    ClockGenerator1/ClkDivILA_reg[4]
  -------------------------------------------------------------------
                         required time                          9.571    
                         arrival time                          -8.194    
  -------------------------------------------------------------------
                         slack                                  1.377    

Slack (MET) :             1.444ns  (required time - arrival time)
  Source:                 ClockGenerator1/ClkDivILA_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ClockGenerator1/ClkDivILA_reg[21]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk rise@5.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        3.092ns  (logic 0.828ns (26.780%)  route 2.264ns (73.220%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.771ns = ( 9.771 - 5.000 ) 
    Source Clock Delay      (SCD):    5.062ns
    Clock Pessimism Removal (CPR):    0.291ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    W11                                               0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    ClockGenerator1/sys_clkp
    W11                  IBUFDS (Prop_ibufds_I_O)     1.017     1.017 r  ClockGenerator1/osc_clk/O
                         net (fo=1, routed)           2.324     3.341    ClockGenerator1_n_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.097     3.438 r  ClkDivILA_reg[23]_i_2/O
                         net (fo=25, routed)          1.624     5.062    ClockGenerator1/clk
    SLICE_X55Y97         FDRE                                         r  ClockGenerator1/ClkDivILA_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y97         FDRE (Prop_fdre_C_Q)         0.456     5.518 f  ClockGenerator1/ClkDivILA_reg[22]/Q
                         net (fo=3, routed)           1.018     6.536    ClockGenerator1/ClkDivILA[22]
    SLICE_X54Y93         LUT6 (Prop_lut6_I1_O)        0.124     6.660 f  ClockGenerator1/ClkDivILA[23]_i_6/O
                         net (fo=1, routed)           0.501     7.161    ClockGenerator1/ClkDivILA[23]_i_6_n_0
    SLICE_X54Y92         LUT6 (Prop_lut6_I5_O)        0.124     7.285 f  ClockGenerator1/ClkDivILA[23]_i_3/O
                         net (fo=1, routed)           0.161     7.446    ClockGenerator1/ClkDivILA[23]_i_3_n_0
    SLICE_X54Y92         LUT4 (Prop_lut4_I0_O)        0.124     7.570 r  ClockGenerator1/ClkDivILA[23]_i_1/O
                         net (fo=24, routed)          0.584     8.154    ClockGenerator1/ClkDivILA[23]_i_1_n_0
    SLICE_X55Y97         FDRE                                         r  ClockGenerator1/ClkDivILA_reg[21]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    5.000     5.000 r  
    W11                                               0.000     5.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     5.000    ClockGenerator1/sys_clkp
    W11                  IBUFDS (Prop_ibufds_I_O)     0.973     5.973 r  ClockGenerator1/osc_clk/O
                         net (fo=1, routed)           2.204     8.177    ClockGenerator1_n_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.092     8.269 r  ClkDivILA_reg[23]_i_2/O
                         net (fo=25, routed)          1.502     9.771    ClockGenerator1/clk
    SLICE_X55Y97         FDRE                                         r  ClockGenerator1/ClkDivILA_reg[21]/C
                         clock pessimism              0.291    10.062    
                         clock uncertainty           -0.035    10.027    
    SLICE_X55Y97         FDRE (Setup_fdre_C_R)       -0.429     9.598    ClockGenerator1/ClkDivILA_reg[21]
  -------------------------------------------------------------------
                         required time                          9.598    
                         arrival time                          -8.154    
  -------------------------------------------------------------------
                         slack                                  1.444    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 ClockGenerator1/ClkDivILA_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ClockGenerator1/ClkDivILA_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.424%)  route 0.120ns (32.576%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.197ns
    Source Clock Delay      (SCD):    1.826ns
    Clock Pessimism Removal (CPR):    0.371ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    W11                                               0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    ClockGenerator1/sys_clkp
    W11                  IBUFDS (Prop_ibufds_I_O)     0.444     0.444 r  ClockGenerator1/osc_clk/O
                         net (fo=1, routed)           0.793     1.237    ClockGenerator1_n_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.027     1.264 r  ClkDivILA_reg[23]_i_2/O
                         net (fo=25, routed)          0.562     1.826    ClockGenerator1/clk
    SLICE_X55Y94         FDRE                                         r  ClockGenerator1/ClkDivILA_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y94         FDRE (Prop_fdre_C_Q)         0.141     1.967 r  ClockGenerator1/ClkDivILA_reg[12]/Q
                         net (fo=2, routed)           0.120     2.087    ClockGenerator1/ClkDivILA[12]
    SLICE_X55Y94         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     2.195 r  ClockGenerator1/ClkDivILA0_carry__1/O[3]
                         net (fo=1, routed)           0.000     2.195    ClockGenerator1/data0[12]
    SLICE_X55Y94         FDRE                                         r  ClockGenerator1/ClkDivILA_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    W11                                               0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    ClockGenerator1/sys_clkp
    W11                  IBUFDS (Prop_ibufds_I_O)     0.480     0.480 r  ClockGenerator1/osc_clk/O
                         net (fo=1, routed)           0.855     1.335    ClockGenerator1_n_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     1.365 r  ClkDivILA_reg[23]_i_2/O
                         net (fo=25, routed)          0.832     2.197    ClockGenerator1/clk
    SLICE_X55Y94         FDRE                                         r  ClockGenerator1/ClkDivILA_reg[12]/C
                         clock pessimism             -0.371     1.826    
    SLICE_X55Y94         FDRE (Hold_fdre_C_D)         0.105     1.931    ClockGenerator1/ClkDivILA_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.931    
                         arrival time                           2.195    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 ClockGenerator1/ClkDivILA_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ClockGenerator1/ClkDivILA_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.424%)  route 0.120ns (32.576%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.197ns
    Source Clock Delay      (SCD):    1.826ns
    Clock Pessimism Removal (CPR):    0.371ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    W11                                               0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    ClockGenerator1/sys_clkp
    W11                  IBUFDS (Prop_ibufds_I_O)     0.444     0.444 r  ClockGenerator1/osc_clk/O
                         net (fo=1, routed)           0.793     1.237    ClockGenerator1_n_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.027     1.264 r  ClkDivILA_reg[23]_i_2/O
                         net (fo=25, routed)          0.562     1.826    ClockGenerator1/clk
    SLICE_X55Y95         FDRE                                         r  ClockGenerator1/ClkDivILA_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y95         FDRE (Prop_fdre_C_Q)         0.141     1.967 r  ClockGenerator1/ClkDivILA_reg[16]/Q
                         net (fo=2, routed)           0.120     2.087    ClockGenerator1/ClkDivILA[16]
    SLICE_X55Y95         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     2.195 r  ClockGenerator1/ClkDivILA0_carry__2/O[3]
                         net (fo=1, routed)           0.000     2.195    ClockGenerator1/data0[16]
    SLICE_X55Y95         FDRE                                         r  ClockGenerator1/ClkDivILA_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    W11                                               0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    ClockGenerator1/sys_clkp
    W11                  IBUFDS (Prop_ibufds_I_O)     0.480     0.480 r  ClockGenerator1/osc_clk/O
                         net (fo=1, routed)           0.855     1.335    ClockGenerator1_n_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     1.365 r  ClkDivILA_reg[23]_i_2/O
                         net (fo=25, routed)          0.832     2.197    ClockGenerator1/clk
    SLICE_X55Y95         FDRE                                         r  ClockGenerator1/ClkDivILA_reg[16]/C
                         clock pessimism             -0.371     1.826    
    SLICE_X55Y95         FDRE (Hold_fdre_C_D)         0.105     1.931    ClockGenerator1/ClkDivILA_reg[16]
  -------------------------------------------------------------------
                         required time                         -1.931    
                         arrival time                           2.195    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 ClockGenerator1/ClkDivILA_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ClockGenerator1/ClkDivILA_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.424%)  route 0.120ns (32.576%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.197ns
    Source Clock Delay      (SCD):    1.826ns
    Clock Pessimism Removal (CPR):    0.371ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    W11                                               0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    ClockGenerator1/sys_clkp
    W11                  IBUFDS (Prop_ibufds_I_O)     0.444     0.444 r  ClockGenerator1/osc_clk/O
                         net (fo=1, routed)           0.793     1.237    ClockGenerator1_n_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.027     1.264 r  ClkDivILA_reg[23]_i_2/O
                         net (fo=25, routed)          0.562     1.826    ClockGenerator1/clk
    SLICE_X55Y96         FDRE                                         r  ClockGenerator1/ClkDivILA_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y96         FDRE (Prop_fdre_C_Q)         0.141     1.967 r  ClockGenerator1/ClkDivILA_reg[20]/Q
                         net (fo=3, routed)           0.120     2.087    ClockGenerator1/ClkDivILA[20]
    SLICE_X55Y96         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     2.195 r  ClockGenerator1/ClkDivILA0_carry__3/O[3]
                         net (fo=1, routed)           0.000     2.195    ClockGenerator1/data0[20]
    SLICE_X55Y96         FDRE                                         r  ClockGenerator1/ClkDivILA_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    W11                                               0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    ClockGenerator1/sys_clkp
    W11                  IBUFDS (Prop_ibufds_I_O)     0.480     0.480 r  ClockGenerator1/osc_clk/O
                         net (fo=1, routed)           0.855     1.335    ClockGenerator1_n_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     1.365 r  ClkDivILA_reg[23]_i_2/O
                         net (fo=25, routed)          0.832     2.197    ClockGenerator1/clk
    SLICE_X55Y96         FDRE                                         r  ClockGenerator1/ClkDivILA_reg[20]/C
                         clock pessimism             -0.371     1.826    
    SLICE_X55Y96         FDRE (Hold_fdre_C_D)         0.105     1.931    ClockGenerator1/ClkDivILA_reg[20]
  -------------------------------------------------------------------
                         required time                         -1.931    
                         arrival time                           2.195    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 ClockGenerator1/ClkDivILA_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ClockGenerator1/ClkDivILA_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.424%)  route 0.120ns (32.576%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.197ns
    Source Clock Delay      (SCD):    1.826ns
    Clock Pessimism Removal (CPR):    0.371ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    W11                                               0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    ClockGenerator1/sys_clkp
    W11                  IBUFDS (Prop_ibufds_I_O)     0.444     0.444 r  ClockGenerator1/osc_clk/O
                         net (fo=1, routed)           0.793     1.237    ClockGenerator1_n_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.027     1.264 r  ClkDivILA_reg[23]_i_2/O
                         net (fo=25, routed)          0.562     1.826    ClockGenerator1/clk
    SLICE_X55Y93         FDRE                                         r  ClockGenerator1/ClkDivILA_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y93         FDRE (Prop_fdre_C_Q)         0.141     1.967 r  ClockGenerator1/ClkDivILA_reg[8]/Q
                         net (fo=2, routed)           0.120     2.087    ClockGenerator1/ClkDivILA[8]
    SLICE_X55Y93         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     2.195 r  ClockGenerator1/ClkDivILA0_carry__0/O[3]
                         net (fo=1, routed)           0.000     2.195    ClockGenerator1/data0[8]
    SLICE_X55Y93         FDRE                                         r  ClockGenerator1/ClkDivILA_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    W11                                               0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    ClockGenerator1/sys_clkp
    W11                  IBUFDS (Prop_ibufds_I_O)     0.480     0.480 r  ClockGenerator1/osc_clk/O
                         net (fo=1, routed)           0.855     1.335    ClockGenerator1_n_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     1.365 r  ClkDivILA_reg[23]_i_2/O
                         net (fo=25, routed)          0.832     2.197    ClockGenerator1/clk
    SLICE_X55Y93         FDRE                                         r  ClockGenerator1/ClkDivILA_reg[8]/C
                         clock pessimism             -0.371     1.826    
    SLICE_X55Y93         FDRE (Hold_fdre_C_D)         0.105     1.931    ClockGenerator1/ClkDivILA_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.931    
                         arrival time                           2.195    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 ClockGenerator1/ClkDivILA_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ClockGenerator1/ClkDivILA_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.372ns  (logic 0.256ns (68.766%)  route 0.116ns (31.234%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.197ns
    Source Clock Delay      (SCD):    1.826ns
    Clock Pessimism Removal (CPR):    0.371ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    W11                                               0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    ClockGenerator1/sys_clkp
    W11                  IBUFDS (Prop_ibufds_I_O)     0.444     0.444 r  ClockGenerator1/osc_clk/O
                         net (fo=1, routed)           0.793     1.237    ClockGenerator1_n_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.027     1.264 r  ClkDivILA_reg[23]_i_2/O
                         net (fo=25, routed)          0.562     1.826    ClockGenerator1/clk
    SLICE_X55Y95         FDRE                                         r  ClockGenerator1/ClkDivILA_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y95         FDRE (Prop_fdre_C_Q)         0.141     1.967 r  ClockGenerator1/ClkDivILA_reg[13]/Q
                         net (fo=2, routed)           0.116     2.083    ClockGenerator1/ClkDivILA[13]
    SLICE_X55Y95         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     2.198 r  ClockGenerator1/ClkDivILA0_carry__2/O[0]
                         net (fo=1, routed)           0.000     2.198    ClockGenerator1/data0[13]
    SLICE_X55Y95         FDRE                                         r  ClockGenerator1/ClkDivILA_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    W11                                               0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    ClockGenerator1/sys_clkp
    W11                  IBUFDS (Prop_ibufds_I_O)     0.480     0.480 r  ClockGenerator1/osc_clk/O
                         net (fo=1, routed)           0.855     1.335    ClockGenerator1_n_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     1.365 r  ClkDivILA_reg[23]_i_2/O
                         net (fo=25, routed)          0.832     2.197    ClockGenerator1/clk
    SLICE_X55Y95         FDRE                                         r  ClockGenerator1/ClkDivILA_reg[13]/C
                         clock pessimism             -0.371     1.826    
    SLICE_X55Y95         FDRE (Hold_fdre_C_D)         0.105     1.931    ClockGenerator1/ClkDivILA_reg[13]
  -------------------------------------------------------------------
                         required time                         -1.931    
                         arrival time                           2.198    
  -------------------------------------------------------------------
                         slack                                  0.267    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 ClockGenerator1/ClkDivILA_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ClockGenerator1/ClkDivILA_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.372ns  (logic 0.256ns (68.766%)  route 0.116ns (31.234%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.197ns
    Source Clock Delay      (SCD):    1.826ns
    Clock Pessimism Removal (CPR):    0.371ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    W11                                               0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    ClockGenerator1/sys_clkp
    W11                  IBUFDS (Prop_ibufds_I_O)     0.444     0.444 r  ClockGenerator1/osc_clk/O
                         net (fo=1, routed)           0.793     1.237    ClockGenerator1_n_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.027     1.264 r  ClkDivILA_reg[23]_i_2/O
                         net (fo=25, routed)          0.562     1.826    ClockGenerator1/clk
    SLICE_X55Y96         FDRE                                         r  ClockGenerator1/ClkDivILA_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y96         FDRE (Prop_fdre_C_Q)         0.141     1.967 r  ClockGenerator1/ClkDivILA_reg[17]/Q
                         net (fo=2, routed)           0.116     2.083    ClockGenerator1/ClkDivILA[17]
    SLICE_X55Y96         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     2.198 r  ClockGenerator1/ClkDivILA0_carry__3/O[0]
                         net (fo=1, routed)           0.000     2.198    ClockGenerator1/data0[17]
    SLICE_X55Y96         FDRE                                         r  ClockGenerator1/ClkDivILA_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    W11                                               0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    ClockGenerator1/sys_clkp
    W11                  IBUFDS (Prop_ibufds_I_O)     0.480     0.480 r  ClockGenerator1/osc_clk/O
                         net (fo=1, routed)           0.855     1.335    ClockGenerator1_n_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     1.365 r  ClkDivILA_reg[23]_i_2/O
                         net (fo=25, routed)          0.832     2.197    ClockGenerator1/clk
    SLICE_X55Y96         FDRE                                         r  ClockGenerator1/ClkDivILA_reg[17]/C
                         clock pessimism             -0.371     1.826    
    SLICE_X55Y96         FDRE (Hold_fdre_C_D)         0.105     1.931    ClockGenerator1/ClkDivILA_reg[17]
  -------------------------------------------------------------------
                         required time                         -1.931    
                         arrival time                           2.198    
  -------------------------------------------------------------------
                         slack                                  0.267    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 ClockGenerator1/ClkDivILA_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ClockGenerator1/ClkDivILA_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.372ns  (logic 0.256ns (68.766%)  route 0.116ns (31.234%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.197ns
    Source Clock Delay      (SCD):    1.826ns
    Clock Pessimism Removal (CPR):    0.371ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    W11                                               0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    ClockGenerator1/sys_clkp
    W11                  IBUFDS (Prop_ibufds_I_O)     0.444     0.444 r  ClockGenerator1/osc_clk/O
                         net (fo=1, routed)           0.793     1.237    ClockGenerator1_n_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.027     1.264 r  ClkDivILA_reg[23]_i_2/O
                         net (fo=25, routed)          0.562     1.826    ClockGenerator1/clk
    SLICE_X55Y94         FDRE                                         r  ClockGenerator1/ClkDivILA_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y94         FDRE (Prop_fdre_C_Q)         0.141     1.967 r  ClockGenerator1/ClkDivILA_reg[9]/Q
                         net (fo=2, routed)           0.116     2.083    ClockGenerator1/ClkDivILA[9]
    SLICE_X55Y94         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     2.198 r  ClockGenerator1/ClkDivILA0_carry__1/O[0]
                         net (fo=1, routed)           0.000     2.198    ClockGenerator1/data0[9]
    SLICE_X55Y94         FDRE                                         r  ClockGenerator1/ClkDivILA_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    W11                                               0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    ClockGenerator1/sys_clkp
    W11                  IBUFDS (Prop_ibufds_I_O)     0.480     0.480 r  ClockGenerator1/osc_clk/O
                         net (fo=1, routed)           0.855     1.335    ClockGenerator1_n_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     1.365 r  ClkDivILA_reg[23]_i_2/O
                         net (fo=25, routed)          0.832     2.197    ClockGenerator1/clk
    SLICE_X55Y94         FDRE                                         r  ClockGenerator1/ClkDivILA_reg[9]/C
                         clock pessimism             -0.371     1.826    
    SLICE_X55Y94         FDRE (Hold_fdre_C_D)         0.105     1.931    ClockGenerator1/ClkDivILA_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.931    
                         arrival time                           2.198    
  -------------------------------------------------------------------
                         slack                                  0.267    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 ClockGenerator1/ClkDivILA_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ClockGenerator1/ClkDivILA_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.372ns  (logic 0.252ns (67.654%)  route 0.120ns (32.346%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.197ns
    Source Clock Delay      (SCD):    1.826ns
    Clock Pessimism Removal (CPR):    0.371ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    W11                                               0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    ClockGenerator1/sys_clkp
    W11                  IBUFDS (Prop_ibufds_I_O)     0.444     0.444 r  ClockGenerator1/osc_clk/O
                         net (fo=1, routed)           0.793     1.237    ClockGenerator1_n_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.027     1.264 r  ClkDivILA_reg[23]_i_2/O
                         net (fo=25, routed)          0.562     1.826    ClockGenerator1/clk
    SLICE_X55Y95         FDRE                                         r  ClockGenerator1/ClkDivILA_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y95         FDRE (Prop_fdre_C_Q)         0.141     1.967 r  ClockGenerator1/ClkDivILA_reg[15]/Q
                         net (fo=2, routed)           0.120     2.087    ClockGenerator1/ClkDivILA[15]
    SLICE_X55Y95         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     2.198 r  ClockGenerator1/ClkDivILA0_carry__2/O[2]
                         net (fo=1, routed)           0.000     2.198    ClockGenerator1/data0[15]
    SLICE_X55Y95         FDRE                                         r  ClockGenerator1/ClkDivILA_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    W11                                               0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    ClockGenerator1/sys_clkp
    W11                  IBUFDS (Prop_ibufds_I_O)     0.480     0.480 r  ClockGenerator1/osc_clk/O
                         net (fo=1, routed)           0.855     1.335    ClockGenerator1_n_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     1.365 r  ClkDivILA_reg[23]_i_2/O
                         net (fo=25, routed)          0.832     2.197    ClockGenerator1/clk
    SLICE_X55Y95         FDRE                                         r  ClockGenerator1/ClkDivILA_reg[15]/C
                         clock pessimism             -0.371     1.826    
    SLICE_X55Y95         FDRE (Hold_fdre_C_D)         0.105     1.931    ClockGenerator1/ClkDivILA_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.931    
                         arrival time                           2.198    
  -------------------------------------------------------------------
                         slack                                  0.267    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 ClockGenerator1/ClkDivILA_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ClockGenerator1/ClkDivILA_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.372ns  (logic 0.252ns (67.654%)  route 0.120ns (32.346%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.197ns
    Source Clock Delay      (SCD):    1.826ns
    Clock Pessimism Removal (CPR):    0.371ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    W11                                               0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    ClockGenerator1/sys_clkp
    W11                  IBUFDS (Prop_ibufds_I_O)     0.444     0.444 r  ClockGenerator1/osc_clk/O
                         net (fo=1, routed)           0.793     1.237    ClockGenerator1_n_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.027     1.264 r  ClkDivILA_reg[23]_i_2/O
                         net (fo=25, routed)          0.562     1.826    ClockGenerator1/clk
    SLICE_X55Y96         FDRE                                         r  ClockGenerator1/ClkDivILA_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y96         FDRE (Prop_fdre_C_Q)         0.141     1.967 r  ClockGenerator1/ClkDivILA_reg[19]/Q
                         net (fo=2, routed)           0.120     2.087    ClockGenerator1/ClkDivILA[19]
    SLICE_X55Y96         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     2.198 r  ClockGenerator1/ClkDivILA0_carry__3/O[2]
                         net (fo=1, routed)           0.000     2.198    ClockGenerator1/data0[19]
    SLICE_X55Y96         FDRE                                         r  ClockGenerator1/ClkDivILA_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    W11                                               0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    ClockGenerator1/sys_clkp
    W11                  IBUFDS (Prop_ibufds_I_O)     0.480     0.480 r  ClockGenerator1/osc_clk/O
                         net (fo=1, routed)           0.855     1.335    ClockGenerator1_n_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     1.365 r  ClkDivILA_reg[23]_i_2/O
                         net (fo=25, routed)          0.832     2.197    ClockGenerator1/clk
    SLICE_X55Y96         FDRE                                         r  ClockGenerator1/ClkDivILA_reg[19]/C
                         clock pessimism             -0.371     1.826    
    SLICE_X55Y96         FDRE (Hold_fdre_C_D)         0.105     1.931    ClockGenerator1/ClkDivILA_reg[19]
  -------------------------------------------------------------------
                         required time                         -1.931    
                         arrival time                           2.198    
  -------------------------------------------------------------------
                         slack                                  0.267    

Slack (MET) :             0.268ns  (arrival time - required time)
  Source:                 ClockGenerator1/ClkDivILA_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ClockGenerator1/ClkDivILA_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.373ns  (logic 0.252ns (67.585%)  route 0.121ns (32.414%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.197ns
    Source Clock Delay      (SCD):    1.826ns
    Clock Pessimism Removal (CPR):    0.371ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    W11                                               0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    ClockGenerator1/sys_clkp
    W11                  IBUFDS (Prop_ibufds_I_O)     0.444     0.444 r  ClockGenerator1/osc_clk/O
                         net (fo=1, routed)           0.793     1.237    ClockGenerator1_n_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.027     1.264 r  ClkDivILA_reg[23]_i_2/O
                         net (fo=25, routed)          0.562     1.826    ClockGenerator1/clk
    SLICE_X55Y94         FDRE                                         r  ClockGenerator1/ClkDivILA_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y94         FDRE (Prop_fdre_C_Q)         0.141     1.967 r  ClockGenerator1/ClkDivILA_reg[11]/Q
                         net (fo=2, routed)           0.121     2.088    ClockGenerator1/ClkDivILA[11]
    SLICE_X55Y94         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     2.199 r  ClockGenerator1/ClkDivILA0_carry__1/O[2]
                         net (fo=1, routed)           0.000     2.199    ClockGenerator1/data0[11]
    SLICE_X55Y94         FDRE                                         r  ClockGenerator1/ClkDivILA_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    W11                                               0.000     0.000 r  sys_clkp (IN)
                         net (fo=0)                   0.000     0.000    ClockGenerator1/sys_clkp
    W11                  IBUFDS (Prop_ibufds_I_O)     0.480     0.480 r  ClockGenerator1/osc_clk/O
                         net (fo=1, routed)           0.855     1.335    ClockGenerator1_n_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     1.365 r  ClkDivILA_reg[23]_i_2/O
                         net (fo=25, routed)          0.832     2.197    ClockGenerator1/clk
    SLICE_X55Y94         FDRE                                         r  ClockGenerator1/ClkDivILA_reg[11]/C
                         clock pessimism             -0.371     1.826    
    SLICE_X55Y94         FDRE (Hold_fdre_C_D)         0.105     1.931    ClockGenerator1/ClkDivILA_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.931    
                         arrival time                           2.199    
  -------------------------------------------------------------------
                         slack                                  0.268    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { sys_clkp }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         5.000       2.845      BUFGCTRL_X0Y3  ClkDivILA_reg[23]_i_2/I
Min Period        n/a     FDRE/C   n/a            1.000         5.000       4.000      SLICE_X54Y92   ClockGenerator1/ClkDivILA_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         5.000       4.000      SLICE_X55Y94   ClockGenerator1/ClkDivILA_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         5.000       4.000      SLICE_X55Y94   ClockGenerator1/ClkDivILA_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         5.000       4.000      SLICE_X55Y94   ClockGenerator1/ClkDivILA_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         5.000       4.000      SLICE_X55Y95   ClockGenerator1/ClkDivILA_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         5.000       4.000      SLICE_X55Y95   ClockGenerator1/ClkDivILA_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         5.000       4.000      SLICE_X55Y95   ClockGenerator1/ClkDivILA_reg[15]/C
Min Period        n/a     FDRE/C   n/a            1.000         5.000       4.000      SLICE_X55Y95   ClockGenerator1/ClkDivILA_reg[16]/C
Min Period        n/a     FDRE/C   n/a            1.000         5.000       4.000      SLICE_X55Y96   ClockGenerator1/ClkDivILA_reg[17]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         2.500       2.000      SLICE_X54Y92   ClockGenerator1/ClkDivILA_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         2.500       2.000      SLICE_X54Y92   ClockGenerator1/ClkDivILA_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         2.500       2.000      SLICE_X55Y94   ClockGenerator1/ClkDivILA_reg[10]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         2.500       2.000      SLICE_X55Y94   ClockGenerator1/ClkDivILA_reg[11]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         2.500       2.000      SLICE_X55Y94   ClockGenerator1/ClkDivILA_reg[12]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         2.500       2.000      SLICE_X55Y95   ClockGenerator1/ClkDivILA_reg[13]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         2.500       2.000      SLICE_X55Y95   ClockGenerator1/ClkDivILA_reg[14]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         2.500       2.000      SLICE_X55Y95   ClockGenerator1/ClkDivILA_reg[15]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         2.500       2.000      SLICE_X55Y95   ClockGenerator1/ClkDivILA_reg[16]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         2.500       2.000      SLICE_X55Y96   ClockGenerator1/ClkDivILA_reg[17]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         2.500       2.000      SLICE_X54Y92   ClockGenerator1/ClkDivILA_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         2.500       2.000      SLICE_X54Y92   ClockGenerator1/ClkDivILA_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         2.500       2.000      SLICE_X55Y94   ClockGenerator1/ClkDivILA_reg[10]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         2.500       2.000      SLICE_X55Y94   ClockGenerator1/ClkDivILA_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         2.500       2.000      SLICE_X55Y94   ClockGenerator1/ClkDivILA_reg[11]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         2.500       2.000      SLICE_X55Y94   ClockGenerator1/ClkDivILA_reg[11]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         2.500       2.000      SLICE_X55Y94   ClockGenerator1/ClkDivILA_reg[12]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         2.500       2.000      SLICE_X55Y94   ClockGenerator1/ClkDivILA_reg[12]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         2.500       2.000      SLICE_X55Y95   ClockGenerator1/ClkDivILA_reg[13]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         2.500       2.000      SLICE_X55Y95   ClockGenerator1/ClkDivILA_reg[13]/C



---------------------------------------------------------------------------------------------------
From Clock:  mmcm0_clk0
  To Clock:  okUH0

Setup :            0  Failing Endpoints,  Worst Slack        4.607ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        1.029ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.607ns  (required time - arrival time)
  Source:                 hostIF/iob_regs[14].regvalid/C
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Destination:            okUHU[14]
                            (output port clocked by okUH0  {rise@0.000ns fall@4.960ns period=9.920ns})
  Path Group:             okUH0
  Path Type:              Max at Slow Process Corner
  Requirement:            8.432ns  (okUH0 rise@9.920ns - mmcm0_clk0 rise@1.488ns)
  Data Path Delay:        2.916ns  (logic 2.915ns (99.966%)  route 0.001ns (0.034%))
  Logic Levels:           1  (OBUFT=1)
  Output Delay:           2.000ns
  Clock Path Skew:        1.263ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 9.920 - 9.920 ) 
    Source Clock Delay      (SCD):    -1.263ns = ( 0.225 - 1.488 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.171ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                      1.488     1.488 r  
    W19                                               0.000     1.488 r  okUH[0] (IN)
                         net (fo=0)                   0.000     1.488    hostIF/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         1.037     2.525 r  hostIF/hi_clk_bufg/O
                         net (fo=1, routed)           1.233     3.758    hostIF/okUH0_ibufg
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.069    -3.311 r  hostIF/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.710    -1.600    hostIF/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -1.504 r  hostIF/mmcm0_bufg/O
                         net (fo=920, routed)         1.730     0.225    hostIF/mmcm0_0[0]
    OLOGIC_X0Y97         FDRE                                         r  hostIF/iob_regs[14].regvalid/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y97         FDRE (Prop_fdre_C_Q)         0.552     0.777 r  hostIF/iob_regs[14].regvalid/Q
                         net (fo=1, routed)           0.001     0.778    hostIF/iob_regs[14].iobf0/T
    R22                  OBUFT (TriStatD_obuft_T_O)
                                                      2.363     3.141 r  hostIF/iob_regs[14].iobf0/OBUFT/O
                         net (fo=1, unset)            0.000     3.141    okUHU[14]
    R22                                                               r  okUHU[14] (INOUT)
  -------------------------------------------------------------------    -------------------

                         (clock okUH0 rise edge)      9.920     9.920 r  
                         clock pessimism              0.000     9.920    
                         clock uncertainty           -0.171     9.749    
                         output delay                -2.000     7.749    
  -------------------------------------------------------------------
                         required time                          7.749    
                         arrival time                          -3.141    
  -------------------------------------------------------------------
                         slack                                  4.607    

Slack (MET) :             4.607ns  (required time - arrival time)
  Source:                 hostIF/iob_regs[15].regvalid/C
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Destination:            okUHU[15]
                            (output port clocked by okUH0  {rise@0.000ns fall@4.960ns period=9.920ns})
  Path Group:             okUH0
  Path Type:              Max at Slow Process Corner
  Requirement:            8.432ns  (okUH0 rise@9.920ns - mmcm0_clk0 rise@1.488ns)
  Data Path Delay:        2.916ns  (logic 2.915ns (99.966%)  route 0.001ns (0.034%))
  Logic Levels:           1  (OBUFT=1)
  Output Delay:           2.000ns
  Clock Path Skew:        1.263ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 9.920 - 9.920 ) 
    Source Clock Delay      (SCD):    -1.263ns = ( 0.225 - 1.488 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.171ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                      1.488     1.488 r  
    W19                                               0.000     1.488 r  okUH[0] (IN)
                         net (fo=0)                   0.000     1.488    hostIF/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         1.037     2.525 r  hostIF/hi_clk_bufg/O
                         net (fo=1, routed)           1.233     3.758    hostIF/okUH0_ibufg
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.069    -3.311 r  hostIF/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.710    -1.600    hostIF/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -1.504 r  hostIF/mmcm0_bufg/O
                         net (fo=920, routed)         1.730     0.225    hostIF/mmcm0_0[0]
    OLOGIC_X0Y98         FDRE                                         r  hostIF/iob_regs[15].regvalid/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y98         FDRE (Prop_fdre_C_Q)         0.552     0.777 r  hostIF/iob_regs[15].regvalid/Q
                         net (fo=1, routed)           0.001     0.778    hostIF/iob_regs[15].iobf0/T
    P22                  OBUFT (TriStatD_obuft_T_O)
                                                      2.363     3.141 r  hostIF/iob_regs[15].iobf0/OBUFT/O
                         net (fo=1, unset)            0.000     3.141    okUHU[15]
    P22                                                               r  okUHU[15] (INOUT)
  -------------------------------------------------------------------    -------------------

                         (clock okUH0 rise edge)      9.920     9.920 r  
                         clock pessimism              0.000     9.920    
                         clock uncertainty           -0.171     9.749    
                         output delay                -2.000     7.749    
  -------------------------------------------------------------------
                         required time                          7.749    
                         arrival time                          -3.141    
  -------------------------------------------------------------------
                         slack                                  4.607    

Slack (MET) :             4.607ns  (required time - arrival time)
  Source:                 hostIF/iob_regs[24].regvalid/C
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Destination:            okUHU[24]
                            (output port clocked by okUH0  {rise@0.000ns fall@4.960ns period=9.920ns})
  Path Group:             okUH0
  Path Type:              Max at Slow Process Corner
  Requirement:            8.432ns  (okUH0 rise@9.920ns - mmcm0_clk0 rise@1.488ns)
  Data Path Delay:        2.916ns  (logic 2.915ns (99.966%)  route 0.001ns (0.034%))
  Logic Levels:           1  (OBUFT=1)
  Output Delay:           2.000ns
  Clock Path Skew:        1.263ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 9.920 - 9.920 ) 
    Source Clock Delay      (SCD):    -1.263ns = ( 0.225 - 1.488 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.171ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                      1.488     1.488 r  
    W19                                               0.000     1.488 r  okUH[0] (IN)
                         net (fo=0)                   0.000     1.488    hostIF/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         1.037     2.525 r  hostIF/hi_clk_bufg/O
                         net (fo=1, routed)           1.233     3.758    hostIF/okUH0_ibufg
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.069    -3.311 r  hostIF/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.710    -1.600    hostIF/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -1.504 r  hostIF/mmcm0_bufg/O
                         net (fo=920, routed)         1.730     0.225    hostIF/mmcm0_0[0]
    OLOGIC_X0Y52         FDRE                                         r  hostIF/iob_regs[24].regvalid/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y52         FDRE (Prop_fdre_C_Q)         0.552     0.777 r  hostIF/iob_regs[24].regvalid/Q
                         net (fo=1, routed)           0.001     0.778    hostIF/iob_regs[24].iobf0/T
    P16                  OBUFT (TriStatD_obuft_T_O)
                                                      2.363     3.141 r  hostIF/iob_regs[24].iobf0/OBUFT/O
                         net (fo=1, unset)            0.000     3.141    okUHU[24]
    P16                                                               r  okUHU[24] (INOUT)
  -------------------------------------------------------------------    -------------------

                         (clock okUH0 rise edge)      9.920     9.920 r  
                         clock pessimism              0.000     9.920    
                         clock uncertainty           -0.171     9.749    
                         output delay                -2.000     7.749    
  -------------------------------------------------------------------
                         required time                          7.749    
                         arrival time                          -3.141    
  -------------------------------------------------------------------
                         slack                                  4.607    

Slack (MET) :             4.608ns  (required time - arrival time)
  Source:                 hostIF/iob_regs[12].regvalid/C
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Destination:            okUHU[12]
                            (output port clocked by okUH0  {rise@0.000ns fall@4.960ns period=9.920ns})
  Path Group:             okUH0
  Path Type:              Max at Slow Process Corner
  Requirement:            8.432ns  (okUH0 rise@9.920ns - mmcm0_clk0 rise@1.488ns)
  Data Path Delay:        2.916ns  (logic 2.915ns (99.966%)  route 0.001ns (0.034%))
  Logic Levels:           1  (OBUFT=1)
  Output Delay:           2.000ns
  Clock Path Skew:        1.264ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 9.920 - 9.920 ) 
    Source Clock Delay      (SCD):    -1.264ns = ( 0.224 - 1.488 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.171ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                      1.488     1.488 r  
    W19                                               0.000     1.488 r  okUH[0] (IN)
                         net (fo=0)                   0.000     1.488    hostIF/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         1.037     2.525 r  hostIF/hi_clk_bufg/O
                         net (fo=1, routed)           1.233     3.758    hostIF/okUH0_ibufg
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.069    -3.311 r  hostIF/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.710    -1.600    hostIF/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -1.504 r  hostIF/mmcm0_bufg/O
                         net (fo=920, routed)         1.729     0.224    hostIF/mmcm0_0[0]
    OLOGIC_X0Y95         FDRE                                         r  hostIF/iob_regs[12].regvalid/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y95         FDRE (Prop_fdre_C_Q)         0.552     0.776 r  hostIF/iob_regs[12].regvalid/Q
                         net (fo=1, routed)           0.001     0.777    hostIF/iob_regs[12].iobf0/T
    R21                  OBUFT (TriStatD_obuft_T_O)
                                                      2.363     3.140 r  hostIF/iob_regs[12].iobf0/OBUFT/O
                         net (fo=1, unset)            0.000     3.140    okUHU[12]
    R21                                                               r  okUHU[12] (INOUT)
  -------------------------------------------------------------------    -------------------

                         (clock okUH0 rise edge)      9.920     9.920 r  
                         clock pessimism              0.000     9.920    
                         clock uncertainty           -0.171     9.749    
                         output delay                -2.000     7.749    
  -------------------------------------------------------------------
                         required time                          7.749    
                         arrival time                          -3.140    
  -------------------------------------------------------------------
                         slack                                  4.608    

Slack (MET) :             4.608ns  (required time - arrival time)
  Source:                 hostIF/iob_regs[13].regvalid/C
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Destination:            okUHU[13]
                            (output port clocked by okUH0  {rise@0.000ns fall@4.960ns period=9.920ns})
  Path Group:             okUH0
  Path Type:              Max at Slow Process Corner
  Requirement:            8.432ns  (okUH0 rise@9.920ns - mmcm0_clk0 rise@1.488ns)
  Data Path Delay:        2.916ns  (logic 2.915ns (99.966%)  route 0.001ns (0.034%))
  Logic Levels:           1  (OBUFT=1)
  Output Delay:           2.000ns
  Clock Path Skew:        1.264ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 9.920 - 9.920 ) 
    Source Clock Delay      (SCD):    -1.264ns = ( 0.224 - 1.488 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.171ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                      1.488     1.488 r  
    W19                                               0.000     1.488 r  okUH[0] (IN)
                         net (fo=0)                   0.000     1.488    hostIF/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         1.037     2.525 r  hostIF/hi_clk_bufg/O
                         net (fo=1, routed)           1.233     3.758    hostIF/okUH0_ibufg
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.069    -3.311 r  hostIF/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.710    -1.600    hostIF/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -1.504 r  hostIF/mmcm0_bufg/O
                         net (fo=920, routed)         1.729     0.224    hostIF/mmcm0_0[0]
    OLOGIC_X0Y96         FDRE                                         r  hostIF/iob_regs[13].regvalid/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y96         FDRE (Prop_fdre_C_Q)         0.552     0.776 r  hostIF/iob_regs[13].regvalid/Q
                         net (fo=1, routed)           0.001     0.777    hostIF/iob_regs[13].iobf0/T
    P21                  OBUFT (TriStatD_obuft_T_O)
                                                      2.363     3.140 r  hostIF/iob_regs[13].iobf0/OBUFT/O
                         net (fo=1, unset)            0.000     3.140    okUHU[13]
    P21                                                               r  okUHU[13] (INOUT)
  -------------------------------------------------------------------    -------------------

                         (clock okUH0 rise edge)      9.920     9.920 r  
                         clock pessimism              0.000     9.920    
                         clock uncertainty           -0.171     9.749    
                         output delay                -2.000     7.749    
  -------------------------------------------------------------------
                         required time                          7.749    
                         arrival time                          -3.140    
  -------------------------------------------------------------------
                         slack                                  4.608    

Slack (MET) :             4.608ns  (required time - arrival time)
  Source:                 hostIF/iob_regs[22].regvalid/C
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Destination:            okUHU[22]
                            (output port clocked by okUH0  {rise@0.000ns fall@4.960ns period=9.920ns})
  Path Group:             okUH0
  Path Type:              Max at Slow Process Corner
  Requirement:            8.432ns  (okUH0 rise@9.920ns - mmcm0_clk0 rise@1.488ns)
  Data Path Delay:        2.916ns  (logic 2.915ns (99.966%)  route 0.001ns (0.034%))
  Logic Levels:           1  (OBUFT=1)
  Output Delay:           2.000ns
  Clock Path Skew:        1.264ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 9.920 - 9.920 ) 
    Source Clock Delay      (SCD):    -1.264ns = ( 0.224 - 1.488 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.171ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                      1.488     1.488 r  
    W19                                               0.000     1.488 r  okUH[0] (IN)
                         net (fo=0)                   0.000     1.488    hostIF/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         1.037     2.525 r  hostIF/hi_clk_bufg/O
                         net (fo=1, routed)           1.233     3.758    hostIF/okUH0_ibufg
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.069    -3.311 r  hostIF/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.710    -1.600    hostIF/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -1.504 r  hostIF/mmcm0_bufg/O
                         net (fo=920, routed)         1.729     0.224    hostIF/mmcm0_0[0]
    OLOGIC_X0Y53         FDRE                                         r  hostIF/iob_regs[22].regvalid/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y53         FDRE (Prop_fdre_C_Q)         0.552     0.776 r  hostIF/iob_regs[22].regvalid/Q
                         net (fo=1, routed)           0.001     0.777    hostIF/iob_regs[22].iobf0/T
    N14                  OBUFT (TriStatD_obuft_T_O)
                                                      2.363     3.140 r  hostIF/iob_regs[22].iobf0/OBUFT/O
                         net (fo=1, unset)            0.000     3.140    okUHU[22]
    N14                                                               r  okUHU[22] (INOUT)
  -------------------------------------------------------------------    -------------------

                         (clock okUH0 rise edge)      9.920     9.920 r  
                         clock pessimism              0.000     9.920    
                         clock uncertainty           -0.171     9.749    
                         output delay                -2.000     7.749    
  -------------------------------------------------------------------
                         required time                          7.749    
                         arrival time                          -3.140    
  -------------------------------------------------------------------
                         slack                                  4.608    

Slack (MET) :             4.609ns  (required time - arrival time)
  Source:                 hostIF/iob_regs[10].regvalid/C
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Destination:            okUHU[10]
                            (output port clocked by okUH0  {rise@0.000ns fall@4.960ns period=9.920ns})
  Path Group:             okUH0
  Path Type:              Max at Slow Process Corner
  Requirement:            8.432ns  (okUH0 rise@9.920ns - mmcm0_clk0 rise@1.488ns)
  Data Path Delay:        2.916ns  (logic 2.915ns (99.966%)  route 0.001ns (0.034%))
  Logic Levels:           1  (OBUFT=1)
  Output Delay:           2.000ns
  Clock Path Skew:        1.265ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 9.920 - 9.920 ) 
    Source Clock Delay      (SCD):    -1.265ns = ( 0.223 - 1.488 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.171ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                      1.488     1.488 r  
    W19                                               0.000     1.488 r  okUH[0] (IN)
                         net (fo=0)                   0.000     1.488    hostIF/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         1.037     2.525 r  hostIF/hi_clk_bufg/O
                         net (fo=1, routed)           1.233     3.758    hostIF/okUH0_ibufg
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.069    -3.311 r  hostIF/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.710    -1.600    hostIF/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -1.504 r  hostIF/mmcm0_bufg/O
                         net (fo=920, routed)         1.728     0.223    hostIF/mmcm0_0[0]
    OLOGIC_X0Y91         FDRE                                         r  hostIF/iob_regs[10].regvalid/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y91         FDRE (Prop_fdre_C_Q)         0.552     0.775 r  hostIF/iob_regs[10].regvalid/Q
                         net (fo=1, routed)           0.001     0.776    hostIF/iob_regs[10].iobf0/T
    U21                  OBUFT (TriStatD_obuft_T_O)
                                                      2.363     3.139 r  hostIF/iob_regs[10].iobf0/OBUFT/O
                         net (fo=1, unset)            0.000     3.139    okUHU[10]
    U21                                                               r  okUHU[10] (INOUT)
  -------------------------------------------------------------------    -------------------

                         (clock okUH0 rise edge)      9.920     9.920 r  
                         clock pessimism              0.000     9.920    
                         clock uncertainty           -0.171     9.749    
                         output delay                -2.000     7.749    
  -------------------------------------------------------------------
                         required time                          7.749    
                         arrival time                          -3.139    
  -------------------------------------------------------------------
                         slack                                  4.609    

Slack (MET) :             4.609ns  (required time - arrival time)
  Source:                 hostIF/iob_regs[11].regvalid/C
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Destination:            okUHU[11]
                            (output port clocked by okUH0  {rise@0.000ns fall@4.960ns period=9.920ns})
  Path Group:             okUH0
  Path Type:              Max at Slow Process Corner
  Requirement:            8.432ns  (okUH0 rise@9.920ns - mmcm0_clk0 rise@1.488ns)
  Data Path Delay:        2.916ns  (logic 2.915ns (99.966%)  route 0.001ns (0.034%))
  Logic Levels:           1  (OBUFT=1)
  Output Delay:           2.000ns
  Clock Path Skew:        1.265ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 9.920 - 9.920 ) 
    Source Clock Delay      (SCD):    -1.265ns = ( 0.223 - 1.488 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.171ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                      1.488     1.488 r  
    W19                                               0.000     1.488 r  okUH[0] (IN)
                         net (fo=0)                   0.000     1.488    hostIF/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         1.037     2.525 r  hostIF/hi_clk_bufg/O
                         net (fo=1, routed)           1.233     3.758    hostIF/okUH0_ibufg
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.069    -3.311 r  hostIF/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.710    -1.600    hostIF/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -1.504 r  hostIF/mmcm0_bufg/O
                         net (fo=920, routed)         1.728     0.223    hostIF/mmcm0_0[0]
    OLOGIC_X0Y92         FDRE                                         r  hostIF/iob_regs[11].regvalid/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y92         FDRE (Prop_fdre_C_Q)         0.552     0.775 r  hostIF/iob_regs[11].regvalid/Q
                         net (fo=1, routed)           0.001     0.776    hostIF/iob_regs[11].iobf0/T
    T21                  OBUFT (TriStatD_obuft_T_O)
                                                      2.363     3.139 r  hostIF/iob_regs[11].iobf0/OBUFT/O
                         net (fo=1, unset)            0.000     3.139    okUHU[11]
    T21                                                               r  okUHU[11] (INOUT)
  -------------------------------------------------------------------    -------------------

                         (clock okUH0 rise edge)      9.920     9.920 r  
                         clock pessimism              0.000     9.920    
                         clock uncertainty           -0.171     9.749    
                         output delay                -2.000     7.749    
  -------------------------------------------------------------------
                         required time                          7.749    
                         arrival time                          -3.139    
  -------------------------------------------------------------------
                         slack                                  4.609    

Slack (MET) :             4.609ns  (required time - arrival time)
  Source:                 hostIF/iob_regs[19].regvalid/C
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Destination:            okUHU[19]
                            (output port clocked by okUH0  {rise@0.000ns fall@4.960ns period=9.920ns})
  Path Group:             okUH0
  Path Type:              Max at Slow Process Corner
  Requirement:            8.432ns  (okUH0 rise@9.920ns - mmcm0_clk0 rise@1.488ns)
  Data Path Delay:        2.916ns  (logic 2.915ns (99.966%)  route 0.001ns (0.034%))
  Logic Levels:           1  (OBUFT=1)
  Output Delay:           2.000ns
  Clock Path Skew:        1.265ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 9.920 - 9.920 ) 
    Source Clock Delay      (SCD):    -1.265ns = ( 0.223 - 1.488 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.171ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                      1.488     1.488 r  
    W19                                               0.000     1.488 r  okUH[0] (IN)
                         net (fo=0)                   0.000     1.488    hostIF/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         1.037     2.525 r  hostIF/hi_clk_bufg/O
                         net (fo=1, routed)           1.233     3.758    hostIF/okUH0_ibufg
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.069    -3.311 r  hostIF/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.710    -1.600    hostIF/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -1.504 r  hostIF/mmcm0_bufg/O
                         net (fo=920, routed)         1.728     0.223    hostIF/mmcm0_0[0]
    OLOGIC_X0Y57         FDRE                                         r  hostIF/iob_regs[19].regvalid/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y57         FDRE (Prop_fdre_C_Q)         0.552     0.775 r  hostIF/iob_regs[19].regvalid/Q
                         net (fo=1, routed)           0.001     0.776    hostIF/iob_regs[19].iobf0/T
    P17                  OBUFT (TriStatD_obuft_T_O)
                                                      2.363     3.139 r  hostIF/iob_regs[19].iobf0/OBUFT/O
                         net (fo=1, unset)            0.000     3.139    okUHU[19]
    P17                                                               r  okUHU[19] (INOUT)
  -------------------------------------------------------------------    -------------------

                         (clock okUH0 rise edge)      9.920     9.920 r  
                         clock pessimism              0.000     9.920    
                         clock uncertainty           -0.171     9.749    
                         output delay                -2.000     7.749    
  -------------------------------------------------------------------
                         required time                          7.749    
                         arrival time                          -3.139    
  -------------------------------------------------------------------
                         slack                                  4.609    

Slack (MET) :             4.609ns  (required time - arrival time)
  Source:                 hostIF/iob_regs[21].regvalid/C
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Destination:            okUHU[21]
                            (output port clocked by okUH0  {rise@0.000ns fall@4.960ns period=9.920ns})
  Path Group:             okUH0
  Path Type:              Max at Slow Process Corner
  Requirement:            8.432ns  (okUH0 rise@9.920ns - mmcm0_clk0 rise@1.488ns)
  Data Path Delay:        2.916ns  (logic 2.915ns (99.966%)  route 0.001ns (0.034%))
  Logic Levels:           1  (OBUFT=1)
  Output Delay:           2.000ns
  Clock Path Skew:        1.265ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 9.920 - 9.920 ) 
    Source Clock Delay      (SCD):    -1.265ns = ( 0.223 - 1.488 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.171ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                      1.488     1.488 r  
    W19                                               0.000     1.488 r  okUH[0] (IN)
                         net (fo=0)                   0.000     1.488    hostIF/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         1.037     2.525 r  hostIF/hi_clk_bufg/O
                         net (fo=1, routed)           1.233     3.758    hostIF/okUH0_ibufg
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.069    -3.311 r  hostIF/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.710    -1.600    hostIF/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -1.504 r  hostIF/mmcm0_bufg/O
                         net (fo=920, routed)         1.728     0.223    hostIF/mmcm0_0[0]
    OLOGIC_X0Y58         FDRE                                         r  hostIF/iob_regs[21].regvalid/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y58         FDRE (Prop_fdre_C_Q)         0.552     0.775 r  hostIF/iob_regs[21].regvalid/Q
                         net (fo=1, routed)           0.001     0.776    hostIF/iob_regs[21].iobf0/T
    N17                  OBUFT (TriStatD_obuft_T_O)
                                                      2.363     3.139 r  hostIF/iob_regs[21].iobf0/OBUFT/O
                         net (fo=1, unset)            0.000     3.139    okUHU[21]
    N17                                                               r  okUHU[21] (INOUT)
  -------------------------------------------------------------------    -------------------

                         (clock okUH0 rise edge)      9.920     9.920 r  
                         clock pessimism              0.000     9.920    
                         clock uncertainty           -0.171     9.749    
                         output delay                -2.000     7.749    
  -------------------------------------------------------------------
                         required time                          7.749    
                         arrival time                          -3.139    
  -------------------------------------------------------------------
                         slack                                  4.609    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.029ns  (arrival time - required time)
  Source:                 hostIF/iob_regs[25].regvalid/C
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Destination:            okUHU[25]
                            (output port clocked by okUH0  {rise@0.000ns fall@4.960ns period=9.920ns})
  Path Group:             okUH0
  Path Type:              Min at Fast Process Corner
  Requirement:            -1.488ns  (okUH0 rise@0.000ns - mmcm0_clk0 rise@1.488ns)
  Data Path Delay:        0.768ns  (logic 0.767ns (99.870%)  route 0.001ns (0.130%))
  Logic Levels:           1  (OBUFT=1)
  Output Delay:           -0.500ns
  Clock Path Skew:        0.556ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    -0.556ns = ( 0.932 - 1.488 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.171ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                      1.488     1.488 r  
    W19                                               0.000     1.488 r  okUH[0] (IN)
                         net (fo=0)                   0.000     1.488    hostIF/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         0.265     1.753 r  hostIF/hi_clk_bufg/O
                         net (fo=1, routed)           0.440     2.193    hostIF/okUH0_ibufg
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.375    -0.182 r  hostIF/mmcm0/CLKOUT0
                         net (fo=1, routed)           0.495     0.313    hostIF/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.339 r  hostIF/mmcm0_bufg/O
                         net (fo=920, routed)         0.594     0.932    hostIF/mmcm0_0[0]
    OLOGIC_X0Y59         FDRE                                         r  hostIF/iob_regs[25].regvalid/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y59         FDRE (Prop_fdre_C_Q)         0.192     1.124 f  hostIF/iob_regs[25].regvalid/Q
                         net (fo=1, routed)           0.001     1.125    hostIF/iob_regs[25].iobf0/T
    T18                  OBUFT (TriStatE_obuft_T_O)
                                                      0.575     1.700 r  hostIF/iob_regs[25].iobf0/OBUFT/O
                         net (fo=1, unset)            0.000     1.700    okUHU[25]
    T18                                                               r  okUHU[25] (INOUT)
  -------------------------------------------------------------------    -------------------

                         (clock okUH0 rise edge)      0.000     0.000 r  
                         clock pessimism              0.000     0.000    
                         clock uncertainty            0.171     0.171    
                         output delay                 0.500     0.671    
  -------------------------------------------------------------------
                         required time                         -0.671    
                         arrival time                           1.700    
  -------------------------------------------------------------------
                         slack                                  1.029    

Slack (MET) :             1.030ns  (arrival time - required time)
  Source:                 hostIF/iob_regs[21].regvalid/C
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Destination:            okUHU[21]
                            (output port clocked by okUH0  {rise@0.000ns fall@4.960ns period=9.920ns})
  Path Group:             okUH0
  Path Type:              Min at Fast Process Corner
  Requirement:            -1.488ns  (okUH0 rise@0.000ns - mmcm0_clk0 rise@1.488ns)
  Data Path Delay:        0.769ns  (logic 0.768ns (99.870%)  route 0.001ns (0.130%))
  Logic Levels:           1  (OBUFT=1)
  Output Delay:           -0.500ns
  Clock Path Skew:        0.556ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    -0.556ns = ( 0.932 - 1.488 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.171ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                      1.488     1.488 r  
    W19                                               0.000     1.488 r  okUH[0] (IN)
                         net (fo=0)                   0.000     1.488    hostIF/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         0.265     1.753 r  hostIF/hi_clk_bufg/O
                         net (fo=1, routed)           0.440     2.193    hostIF/okUH0_ibufg
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.375    -0.182 r  hostIF/mmcm0/CLKOUT0
                         net (fo=1, routed)           0.495     0.313    hostIF/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.339 r  hostIF/mmcm0_bufg/O
                         net (fo=920, routed)         0.594     0.932    hostIF/mmcm0_0[0]
    OLOGIC_X0Y58         FDRE                                         r  hostIF/iob_regs[21].regvalid/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y58         FDRE (Prop_fdre_C_Q)         0.192     1.124 f  hostIF/iob_regs[21].regvalid/Q
                         net (fo=1, routed)           0.001     1.125    hostIF/iob_regs[21].iobf0/T
    N17                  OBUFT (TriStatE_obuft_T_O)
                                                      0.576     1.701 r  hostIF/iob_regs[21].iobf0/OBUFT/O
                         net (fo=1, unset)            0.000     1.701    okUHU[21]
    N17                                                               r  okUHU[21] (INOUT)
  -------------------------------------------------------------------    -------------------

                         (clock okUH0 rise edge)      0.000     0.000 r  
                         clock pessimism              0.000     0.000    
                         clock uncertainty            0.171     0.171    
                         output delay                 0.500     0.671    
  -------------------------------------------------------------------
                         required time                         -0.671    
                         arrival time                           1.701    
  -------------------------------------------------------------------
                         slack                                  1.030    

Slack (MET) :             1.033ns  (arrival time - required time)
  Source:                 hostIF/iob_regs[16].regvalid/C
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Destination:            okUHU[16]
                            (output port clocked by okUH0  {rise@0.000ns fall@4.960ns period=9.920ns})
  Path Group:             okUH0
  Path Type:              Min at Fast Process Corner
  Requirement:            -1.488ns  (okUH0 rise@0.000ns - mmcm0_clk0 rise@1.488ns)
  Data Path Delay:        0.772ns  (logic 0.771ns (99.870%)  route 0.001ns (0.130%))
  Logic Levels:           1  (OBUFT=1)
  Output Delay:           -0.500ns
  Clock Path Skew:        0.556ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    -0.556ns = ( 0.932 - 1.488 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.171ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                      1.488     1.488 r  
    W19                                               0.000     1.488 r  okUH[0] (IN)
                         net (fo=0)                   0.000     1.488    hostIF/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         0.265     1.753 r  hostIF/hi_clk_bufg/O
                         net (fo=1, routed)           0.440     2.193    hostIF/okUH0_ibufg
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.375    -0.182 r  hostIF/mmcm0/CLKOUT0
                         net (fo=1, routed)           0.495     0.313    hostIF/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.339 r  hostIF/mmcm0_bufg/O
                         net (fo=920, routed)         0.594     0.932    hostIF/mmcm0_0[0]
    OLOGIC_X0Y61         FDRE                                         r  hostIF/iob_regs[16].regvalid/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y61         FDRE (Prop_fdre_C_Q)         0.192     1.124 f  hostIF/iob_regs[16].regvalid/Q
                         net (fo=1, routed)           0.001     1.125    hostIF/iob_regs[16].iobf0/T
    R14                  OBUFT (TriStatE_obuft_T_O)
                                                      0.579     1.704 r  hostIF/iob_regs[16].iobf0/OBUFT/O
                         net (fo=1, unset)            0.000     1.704    okUHU[16]
    R14                                                               r  okUHU[16] (INOUT)
  -------------------------------------------------------------------    -------------------

                         (clock okUH0 rise edge)      0.000     0.000 r  
                         clock pessimism              0.000     0.000    
                         clock uncertainty            0.171     0.171    
                         output delay                 0.500     0.671    
  -------------------------------------------------------------------
                         required time                         -0.671    
                         arrival time                           1.704    
  -------------------------------------------------------------------
                         slack                                  1.033    

Slack (MET) :             1.033ns  (arrival time - required time)
  Source:                 hostIF/iob_regs[24].regvalid/C
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Destination:            okUHU[24]
                            (output port clocked by okUH0  {rise@0.000ns fall@4.960ns period=9.920ns})
  Path Group:             okUH0
  Path Type:              Min at Fast Process Corner
  Requirement:            -1.488ns  (okUH0 rise@0.000ns - mmcm0_clk0 rise@1.488ns)
  Data Path Delay:        0.770ns  (logic 0.769ns (99.870%)  route 0.001ns (0.130%))
  Logic Levels:           1  (OBUFT=1)
  Output Delay:           -0.500ns
  Clock Path Skew:        0.554ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    -0.554ns = ( 0.934 - 1.488 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.171ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                      1.488     1.488 r  
    W19                                               0.000     1.488 r  okUH[0] (IN)
                         net (fo=0)                   0.000     1.488    hostIF/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         0.265     1.753 r  hostIF/hi_clk_bufg/O
                         net (fo=1, routed)           0.440     2.193    hostIF/okUH0_ibufg
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.375    -0.182 r  hostIF/mmcm0/CLKOUT0
                         net (fo=1, routed)           0.495     0.313    hostIF/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.339 r  hostIF/mmcm0_bufg/O
                         net (fo=920, routed)         0.596     0.934    hostIF/mmcm0_0[0]
    OLOGIC_X0Y52         FDRE                                         r  hostIF/iob_regs[24].regvalid/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y52         FDRE (Prop_fdre_C_Q)         0.192     1.126 f  hostIF/iob_regs[24].regvalid/Q
                         net (fo=1, routed)           0.001     1.127    hostIF/iob_regs[24].iobf0/T
    P16                  OBUFT (TriStatE_obuft_T_O)
                                                      0.577     1.704 r  hostIF/iob_regs[24].iobf0/OBUFT/O
                         net (fo=1, unset)            0.000     1.704    okUHU[24]
    P16                                                               r  okUHU[24] (INOUT)
  -------------------------------------------------------------------    -------------------

                         (clock okUH0 rise edge)      0.000     0.000 r  
                         clock pessimism              0.000     0.000    
                         clock uncertainty            0.171     0.171    
                         output delay                 0.500     0.671    
  -------------------------------------------------------------------
                         required time                         -0.671    
                         arrival time                           1.704    
  -------------------------------------------------------------------
                         slack                                  1.033    

Slack (MET) :             1.038ns  (arrival time - required time)
  Source:                 hostIF/iob_regs[19].regvalid/C
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Destination:            okUHU[19]
                            (output port clocked by okUH0  {rise@0.000ns fall@4.960ns period=9.920ns})
  Path Group:             okUH0
  Path Type:              Min at Fast Process Corner
  Requirement:            -1.488ns  (okUH0 rise@0.000ns - mmcm0_clk0 rise@1.488ns)
  Data Path Delay:        0.777ns  (logic 0.776ns (99.871%)  route 0.001ns (0.129%))
  Logic Levels:           1  (OBUFT=1)
  Output Delay:           -0.500ns
  Clock Path Skew:        0.556ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    -0.556ns = ( 0.932 - 1.488 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.171ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                      1.488     1.488 r  
    W19                                               0.000     1.488 r  okUH[0] (IN)
                         net (fo=0)                   0.000     1.488    hostIF/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         0.265     1.753 r  hostIF/hi_clk_bufg/O
                         net (fo=1, routed)           0.440     2.193    hostIF/okUH0_ibufg
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.375    -0.182 r  hostIF/mmcm0/CLKOUT0
                         net (fo=1, routed)           0.495     0.313    hostIF/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.339 r  hostIF/mmcm0_bufg/O
                         net (fo=920, routed)         0.594     0.932    hostIF/mmcm0_0[0]
    OLOGIC_X0Y57         FDRE                                         r  hostIF/iob_regs[19].regvalid/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y57         FDRE (Prop_fdre_C_Q)         0.192     1.124 f  hostIF/iob_regs[19].regvalid/Q
                         net (fo=1, routed)           0.001     1.125    hostIF/iob_regs[19].iobf0/T
    P17                  OBUFT (TriStatE_obuft_T_O)
                                                      0.584     1.709 r  hostIF/iob_regs[19].iobf0/OBUFT/O
                         net (fo=1, unset)            0.000     1.709    okUHU[19]
    P17                                                               r  okUHU[19] (INOUT)
  -------------------------------------------------------------------    -------------------

                         (clock okUH0 rise edge)      0.000     0.000 r  
                         clock pessimism              0.000     0.000    
                         clock uncertainty            0.171     0.171    
                         output delay                 0.500     0.671    
  -------------------------------------------------------------------
                         required time                         -0.671    
                         arrival time                           1.709    
  -------------------------------------------------------------------
                         slack                                  1.038    

Slack (MET) :             1.049ns  (arrival time - required time)
  Source:                 hostIF/iob_regs[9].regvalid/C
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Destination:            okUHU[9]
                            (output port clocked by okUH0  {rise@0.000ns fall@4.960ns period=9.920ns})
  Path Group:             okUH0
  Path Type:              Min at Fast Process Corner
  Requirement:            -1.488ns  (okUH0 rise@0.000ns - mmcm0_clk0 rise@1.488ns)
  Data Path Delay:        0.788ns  (logic 0.787ns (99.873%)  route 0.001ns (0.127%))
  Logic Levels:           1  (OBUFT=1)
  Output Delay:           -0.500ns
  Clock Path Skew:        0.556ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    -0.556ns = ( 0.932 - 1.488 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.171ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                      1.488     1.488 r  
    W19                                               0.000     1.488 r  okUH[0] (IN)
                         net (fo=0)                   0.000     1.488    hostIF/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         0.265     1.753 r  hostIF/hi_clk_bufg/O
                         net (fo=1, routed)           0.440     2.193    hostIF/okUH0_ibufg
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.375    -0.182 r  hostIF/mmcm0/CLKOUT0
                         net (fo=1, routed)           0.495     0.313    hostIF/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.339 r  hostIF/mmcm0_bufg/O
                         net (fo=920, routed)         0.594     0.932    hostIF/mmcm0_0[0]
    OLOGIC_X0Y90         FDRE                                         r  hostIF/iob_regs[9].regvalid/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y90         FDRE (Prop_fdre_C_Q)         0.192     1.124 f  hostIF/iob_regs[9].regvalid/Q
                         net (fo=1, routed)           0.001     1.125    hostIF/iob_regs[9].iobf0/T
    P19                  OBUFT (TriStatE_obuft_T_O)
                                                      0.595     1.720 r  hostIF/iob_regs[9].iobf0/OBUFT/O
                         net (fo=1, unset)            0.000     1.720    okUHU[9]
    P19                                                               r  okUHU[9] (INOUT)
  -------------------------------------------------------------------    -------------------

                         (clock okUH0 rise edge)      0.000     0.000 r  
                         clock pessimism              0.000     0.000    
                         clock uncertainty            0.171     0.171    
                         output delay                 0.500     0.671    
  -------------------------------------------------------------------
                         required time                         -0.671    
                         arrival time                           1.720    
  -------------------------------------------------------------------
                         slack                                  1.049    

Slack (MET) :             1.054ns  (arrival time - required time)
  Source:                 hostIF/iob_regs[8].regvalid/C
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Destination:            okUHU[8]
                            (output port clocked by okUH0  {rise@0.000ns fall@4.960ns period=9.920ns})
  Path Group:             okUH0
  Path Type:              Min at Fast Process Corner
  Requirement:            -1.488ns  (okUH0 rise@0.000ns - mmcm0_clk0 rise@1.488ns)
  Data Path Delay:        0.793ns  (logic 0.792ns (99.874%)  route 0.001ns (0.126%))
  Logic Levels:           1  (OBUFT=1)
  Output Delay:           -0.500ns
  Clock Path Skew:        0.556ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    -0.556ns = ( 0.932 - 1.488 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.171ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                      1.488     1.488 r  
    W19                                               0.000     1.488 r  okUH[0] (IN)
                         net (fo=0)                   0.000     1.488    hostIF/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         0.265     1.753 r  hostIF/hi_clk_bufg/O
                         net (fo=1, routed)           0.440     2.193    hostIF/okUH0_ibufg
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.375    -0.182 r  hostIF/mmcm0/CLKOUT0
                         net (fo=1, routed)           0.495     0.313    hostIF/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.339 r  hostIF/mmcm0_bufg/O
                         net (fo=920, routed)         0.594     0.932    hostIF/mmcm0_0[0]
    OLOGIC_X0Y89         FDRE                                         r  hostIF/iob_regs[8].regvalid/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y89         FDRE (Prop_fdre_C_Q)         0.192     1.124 f  hostIF/iob_regs[8].regvalid/Q
                         net (fo=1, routed)           0.001     1.125    hostIF/iob_regs[8].iobf0/T
    R19                  OBUFT (TriStatE_obuft_T_O)
                                                      0.600     1.725 r  hostIF/iob_regs[8].iobf0/OBUFT/O
                         net (fo=1, unset)            0.000     1.725    okUHU[8]
    R19                                                               r  okUHU[8] (INOUT)
  -------------------------------------------------------------------    -------------------

                         (clock okUH0 rise edge)      0.000     0.000 r  
                         clock pessimism              0.000     0.000    
                         clock uncertainty            0.171     0.171    
                         output delay                 0.500     0.671    
  -------------------------------------------------------------------
                         required time                         -0.671    
                         arrival time                           1.725    
  -------------------------------------------------------------------
                         slack                                  1.054    

Slack (MET) :             1.058ns  (arrival time - required time)
  Source:                 hostIF/iob_regs[28].regvalid/C
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Destination:            okUHU[28]
                            (output port clocked by okUH0  {rise@0.000ns fall@4.960ns period=9.920ns})
  Path Group:             okUH0
  Path Type:              Min at Fast Process Corner
  Requirement:            -1.488ns  (okUH0 rise@0.000ns - mmcm0_clk0 rise@1.488ns)
  Data Path Delay:        0.797ns  (logic 0.796ns (99.874%)  route 0.001ns (0.126%))
  Logic Levels:           1  (OBUFT=1)
  Output Delay:           -0.500ns
  Clock Path Skew:        0.556ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    -0.556ns = ( 0.932 - 1.488 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.171ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                      1.488     1.488 r  
    W19                                               0.000     1.488 r  okUH[0] (IN)
                         net (fo=0)                   0.000     1.488    hostIF/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         0.265     1.753 r  hostIF/hi_clk_bufg/O
                         net (fo=1, routed)           0.440     2.193    hostIF/okUH0_ibufg
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.375    -0.182 r  hostIF/mmcm0/CLKOUT0
                         net (fo=1, routed)           0.495     0.313    hostIF/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.339 r  hostIF/mmcm0_bufg/O
                         net (fo=920, routed)         0.594     0.932    hostIF/mmcm0_0[0]
    OLOGIC_X0Y56         FDRE                                         r  hostIF/iob_regs[28].regvalid/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y56         FDRE (Prop_fdre_C_Q)         0.192     1.124 f  hostIF/iob_regs[28].regvalid/Q
                         net (fo=1, routed)           0.001     1.125    hostIF/iob_regs[28].iobf0/T
    P15                  OBUFT (TriStatE_obuft_T_O)
                                                      0.604     1.729 r  hostIF/iob_regs[28].iobf0/OBUFT/O
                         net (fo=1, unset)            0.000     1.729    okUHU[28]
    P15                                                               r  okUHU[28] (INOUT)
  -------------------------------------------------------------------    -------------------

                         (clock okUH0 rise edge)      0.000     0.000 r  
                         clock pessimism              0.000     0.000    
                         clock uncertainty            0.171     0.171    
                         output delay                 0.500     0.671    
  -------------------------------------------------------------------
                         required time                         -0.671    
                         arrival time                           1.729    
  -------------------------------------------------------------------
                         slack                                  1.058    

Slack (MET) :             1.058ns  (arrival time - required time)
  Source:                 hostIF/iob_regs[22].regvalid/C
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Destination:            okUHU[22]
                            (output port clocked by okUH0  {rise@0.000ns fall@4.960ns period=9.920ns})
  Path Group:             okUH0
  Path Type:              Min at Fast Process Corner
  Requirement:            -1.488ns  (okUH0 rise@0.000ns - mmcm0_clk0 rise@1.488ns)
  Data Path Delay:        0.796ns  (logic 0.795ns (99.874%)  route 0.001ns (0.126%))
  Logic Levels:           1  (OBUFT=1)
  Output Delay:           -0.500ns
  Clock Path Skew:        0.555ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    -0.555ns = ( 0.933 - 1.488 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.171ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                      1.488     1.488 r  
    W19                                               0.000     1.488 r  okUH[0] (IN)
                         net (fo=0)                   0.000     1.488    hostIF/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         0.265     1.753 r  hostIF/hi_clk_bufg/O
                         net (fo=1, routed)           0.440     2.193    hostIF/okUH0_ibufg
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.375    -0.182 r  hostIF/mmcm0/CLKOUT0
                         net (fo=1, routed)           0.495     0.313    hostIF/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.339 r  hostIF/mmcm0_bufg/O
                         net (fo=920, routed)         0.595     0.933    hostIF/mmcm0_0[0]
    OLOGIC_X0Y53         FDRE                                         r  hostIF/iob_regs[22].regvalid/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y53         FDRE (Prop_fdre_C_Q)         0.192     1.125 f  hostIF/iob_regs[22].regvalid/Q
                         net (fo=1, routed)           0.001     1.126    hostIF/iob_regs[22].iobf0/T
    N14                  OBUFT (TriStatE_obuft_T_O)
                                                      0.603     1.729 r  hostIF/iob_regs[22].iobf0/OBUFT/O
                         net (fo=1, unset)            0.000     1.729    okUHU[22]
    N14                                                               r  okUHU[22] (INOUT)
  -------------------------------------------------------------------    -------------------

                         (clock okUH0 rise edge)      0.000     0.000 r  
                         clock pessimism              0.000     0.000    
                         clock uncertainty            0.171     0.171    
                         output delay                 0.500     0.671    
  -------------------------------------------------------------------
                         required time                         -0.671    
                         arrival time                           1.729    
  -------------------------------------------------------------------
                         slack                                  1.058    

Slack (MET) :             1.059ns  (arrival time - required time)
  Source:                 hostIF/iob_regs[7].regvalid/C
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Destination:            okUHU[7]
                            (output port clocked by okUH0  {rise@0.000ns fall@4.960ns period=9.920ns})
  Path Group:             okUH0
  Path Type:              Min at Fast Process Corner
  Requirement:            -1.488ns  (okUH0 rise@0.000ns - mmcm0_clk0 rise@1.488ns)
  Data Path Delay:        0.798ns  (logic 0.797ns (99.875%)  route 0.001ns (0.125%))
  Logic Levels:           1  (OBUFT=1)
  Output Delay:           -0.500ns
  Clock Path Skew:        0.556ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    -0.556ns = ( 0.932 - 1.488 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.171ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                      1.488     1.488 r  
    W19                                               0.000     1.488 r  okUH[0] (IN)
                         net (fo=0)                   0.000     1.488    hostIF/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         0.265     1.753 r  hostIF/hi_clk_bufg/O
                         net (fo=1, routed)           0.440     2.193    hostIF/okUH0_ibufg
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.375    -0.182 r  hostIF/mmcm0/CLKOUT0
                         net (fo=1, routed)           0.495     0.313    hostIF/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.339 r  hostIF/mmcm0_bufg/O
                         net (fo=920, routed)         0.594     0.932    hostIF/mmcm0_0[0]
    OLOGIC_X0Y87         FDRE                                         r  hostIF/iob_regs[7].regvalid/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y87         FDRE (Prop_fdre_C_Q)         0.192     1.124 f  hostIF/iob_regs[7].regvalid/Q
                         net (fo=1, routed)           0.001     1.125    hostIF/iob_regs[7].iobf0/T
    T20                  OBUFT (TriStatE_obuft_T_O)
                                                      0.605     1.730 r  hostIF/iob_regs[7].iobf0/OBUFT/O
                         net (fo=1, unset)            0.000     1.730    okUHU[7]
    T20                                                               r  okUHU[7] (INOUT)
  -------------------------------------------------------------------    -------------------

                         (clock okUH0 rise edge)      0.000     0.000 r  
                         clock pessimism              0.000     0.000    
                         clock uncertainty            0.171     0.171    
                         output delay                 0.500     0.671    
  -------------------------------------------------------------------
                         required time                         -0.671    
                         arrival time                           1.730    
  -------------------------------------------------------------------
                         slack                                  1.059    





---------------------------------------------------------------------------------------------------
From Clock:  okUH0
  To Clock:  mmcm0_clk0

Setup :            0  Failing Endpoints,  Worst Slack        0.208ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        1.283ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.208ns  (required time - arrival time)
  Source:                 okUHU[0]
                            (input port clocked by okUH0  {rise@0.000ns fall@4.960ns period=9.920ns})
  Destination:            hostIF/iob_regs[0].regin0/D
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Path Group:             mmcm0_clk0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.408ns  (mmcm0_clk0 rise@11.408ns - okUH0 rise@0.000ns)
  Data Path Delay:        1.051ns  (logic 1.051ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            8.000ns
  Clock Path Skew:        -1.967ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.967ns = ( -0.479 - 1.488 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.171ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.098ns
  Timing Exception:       MultiCycle Path   Setup -end   2    

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock okUH0 rise edge)      0.000     0.000 r  
                         input delay                  8.000     8.000    
    AB22                                              0.000     8.000 r  okUHU[0] (INOUT)
                         net (fo=1, unset)            0.000     8.000    hostIF/iob_regs[0].iobf0/IO
    AB22                 IBUF (Prop_ibuf_I_O)         1.051     9.051 r  hostIF/iob_regs[0].iobf0/IBUF/O
                         net (fo=1, routed)           0.000     9.051    hostIF/iobf0_o_0
    ILOGIC_X0Y79         FDRE                                         r  hostIF/iob_regs[0].regin0/D
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                     11.408    11.408 r  
    W19                                               0.000    11.408 r  okUH[0] (IN)
                         net (fo=0)                   0.000    11.408    hostIF/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         0.903    12.311 r  hostIF/hi_clk_bufg/O
                         net (fo=1, routed)           1.162    13.473    hostIF/okUH0_ibufg
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.322     6.150 r  hostIF/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.630     7.780    hostIF/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.871 r  hostIF/mmcm0_bufg/O
                         net (fo=920, routed)         1.570     9.441    hostIF/mmcm0_0[0]
    ILOGIC_X0Y79         FDRE                                         r  hostIF/iob_regs[0].regin0/C
                         clock pessimism              0.000     9.441    
                         clock uncertainty           -0.171     9.270    
    ILOGIC_X0Y79         FDRE (Setup_fdre_C_D)       -0.011     9.259    hostIF/iob_regs[0].regin0
  -------------------------------------------------------------------
                         required time                          9.259    
                         arrival time                          -9.051    
  -------------------------------------------------------------------
                         slack                                  0.208    

Slack (MET) :             0.209ns  (required time - arrival time)
  Source:                 okUHU[1]
                            (input port clocked by okUH0  {rise@0.000ns fall@4.960ns period=9.920ns})
  Destination:            hostIF/iob_regs[1].regin0/D
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Path Group:             mmcm0_clk0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.408ns  (mmcm0_clk0 rise@11.408ns - okUH0 rise@0.000ns)
  Data Path Delay:        1.050ns  (logic 1.050ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            8.000ns
  Clock Path Skew:        -1.967ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.967ns = ( -0.479 - 1.488 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.171ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.098ns
  Timing Exception:       MultiCycle Path   Setup -end   2    

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock okUH0 rise edge)      0.000     0.000 r  
                         input delay                  8.000     8.000    
    AB21                                              0.000     8.000 r  okUHU[1] (INOUT)
                         net (fo=1, unset)            0.000     8.000    hostIF/iob_regs[1].iobf0/IO
    AB21                 IBUF (Prop_ibuf_I_O)         1.050     9.050 r  hostIF/iob_regs[1].iobf0/IBUF/O
                         net (fo=1, routed)           0.000     9.050    hostIF/iobf0_o_1
    ILOGIC_X0Y80         FDRE                                         r  hostIF/iob_regs[1].regin0/D
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                     11.408    11.408 r  
    W19                                               0.000    11.408 r  okUH[0] (IN)
                         net (fo=0)                   0.000    11.408    hostIF/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         0.903    12.311 r  hostIF/hi_clk_bufg/O
                         net (fo=1, routed)           1.162    13.473    hostIF/okUH0_ibufg
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.322     6.150 r  hostIF/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.630     7.780    hostIF/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.871 r  hostIF/mmcm0_bufg/O
                         net (fo=920, routed)         1.570     9.441    hostIF/mmcm0_0[0]
    ILOGIC_X0Y80         FDRE                                         r  hostIF/iob_regs[1].regin0/C
                         clock pessimism              0.000     9.441    
                         clock uncertainty           -0.171     9.270    
    ILOGIC_X0Y80         FDRE (Setup_fdre_C_D)       -0.011     9.259    hostIF/iob_regs[1].regin0
  -------------------------------------------------------------------
                         required time                          9.259    
                         arrival time                          -9.050    
  -------------------------------------------------------------------
                         slack                                  0.209    

Slack (MET) :             0.218ns  (required time - arrival time)
  Source:                 okUHU[3]
                            (input port clocked by okUH0  {rise@0.000ns fall@4.960ns period=9.920ns})
  Destination:            hostIF/iob_regs[3].regin0/D
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Path Group:             mmcm0_clk0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.408ns  (mmcm0_clk0 rise@11.408ns - okUH0 rise@0.000ns)
  Data Path Delay:        1.047ns  (logic 1.047ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            8.000ns
  Clock Path Skew:        -1.961ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.961ns = ( -0.473 - 1.488 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.171ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.098ns
  Timing Exception:       MultiCycle Path   Setup -end   2    

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock okUH0 rise edge)      0.000     0.000 r  
                         input delay                  8.000     8.000    
    AA21                                              0.000     8.000 r  okUHU[3] (INOUT)
                         net (fo=1, unset)            0.000     8.000    hostIF/iob_regs[3].iobf0/IO
    AA21                 IBUF (Prop_ibuf_I_O)         1.047     9.047 r  hostIF/iob_regs[3].iobf0/IBUF/O
                         net (fo=1, routed)           0.000     9.047    hostIF/iobf0_o_3
    ILOGIC_X0Y83         FDRE                                         r  hostIF/iob_regs[3].regin0/D
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                     11.408    11.408 r  
    W19                                               0.000    11.408 r  okUH[0] (IN)
                         net (fo=0)                   0.000    11.408    hostIF/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         0.903    12.311 r  hostIF/hi_clk_bufg/O
                         net (fo=1, routed)           1.162    13.473    hostIF/okUH0_ibufg
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.322     6.150 r  hostIF/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.630     7.780    hostIF/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.871 r  hostIF/mmcm0_bufg/O
                         net (fo=920, routed)         1.576     9.447    hostIF/mmcm0_0[0]
    ILOGIC_X0Y83         FDRE                                         r  hostIF/iob_regs[3].regin0/C
                         clock pessimism              0.000     9.447    
                         clock uncertainty           -0.171     9.276    
    ILOGIC_X0Y83         FDRE (Setup_fdre_C_D)       -0.011     9.265    hostIF/iob_regs[3].regin0
  -------------------------------------------------------------------
                         required time                          9.265    
                         arrival time                          -9.047    
  -------------------------------------------------------------------
                         slack                                  0.218    

Slack (MET) :             0.222ns  (required time - arrival time)
  Source:                 okUHU[4]
                            (input port clocked by okUH0  {rise@0.000ns fall@4.960ns period=9.920ns})
  Destination:            hostIF/iob_regs[4].regin0/D
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Path Group:             mmcm0_clk0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.408ns  (mmcm0_clk0 rise@11.408ns - okUH0 rise@0.000ns)
  Data Path Delay:        1.043ns  (logic 1.043ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            8.000ns
  Clock Path Skew:        -1.961ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.961ns = ( -0.473 - 1.488 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.171ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.098ns
  Timing Exception:       MultiCycle Path   Setup -end   2    

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock okUH0 rise edge)      0.000     0.000 r  
                         input delay                  8.000     8.000    
    AA20                                              0.000     8.000 r  okUHU[4] (INOUT)
                         net (fo=1, unset)            0.000     8.000    hostIF/iob_regs[4].iobf0/IO
    AA20                 IBUF (Prop_ibuf_I_O)         1.043     9.043 r  hostIF/iob_regs[4].iobf0/IBUF/O
                         net (fo=1, routed)           0.000     9.043    hostIF/iobf0_o_4
    ILOGIC_X0Y84         FDRE                                         r  hostIF/iob_regs[4].regin0/D
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                     11.408    11.408 r  
    W19                                               0.000    11.408 r  okUH[0] (IN)
                         net (fo=0)                   0.000    11.408    hostIF/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         0.903    12.311 r  hostIF/hi_clk_bufg/O
                         net (fo=1, routed)           1.162    13.473    hostIF/okUH0_ibufg
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.322     6.150 r  hostIF/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.630     7.780    hostIF/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.871 r  hostIF/mmcm0_bufg/O
                         net (fo=920, routed)         1.576     9.447    hostIF/mmcm0_0[0]
    ILOGIC_X0Y84         FDRE                                         r  hostIF/iob_regs[4].regin0/C
                         clock pessimism              0.000     9.447    
                         clock uncertainty           -0.171     9.276    
    ILOGIC_X0Y84         FDRE (Setup_fdre_C_D)       -0.011     9.265    hostIF/iob_regs[4].regin0
  -------------------------------------------------------------------
                         required time                          9.265    
                         arrival time                          -9.043    
  -------------------------------------------------------------------
                         slack                                  0.222    

Slack (MET) :             0.223ns  (required time - arrival time)
  Source:                 okUHU[2]
                            (input port clocked by okUH0  {rise@0.000ns fall@4.960ns period=9.920ns})
  Destination:            hostIF/iob_regs[2].regin0/D
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Path Group:             mmcm0_clk0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.408ns  (mmcm0_clk0 rise@11.408ns - okUH0 rise@0.000ns)
  Data Path Delay:        1.040ns  (logic 1.040ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            8.000ns
  Clock Path Skew:        -1.963ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.963ns = ( -0.475 - 1.488 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.171ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.098ns
  Timing Exception:       MultiCycle Path   Setup -end   2    

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock okUH0 rise edge)      0.000     0.000 r  
                         input delay                  8.000     8.000    
    Y22                                               0.000     8.000 r  okUHU[2] (INOUT)
                         net (fo=1, unset)            0.000     8.000    hostIF/iob_regs[2].iobf0/IO
    Y22                  IBUF (Prop_ibuf_I_O)         1.040     9.040 r  hostIF/iob_regs[2].iobf0/IBUF/O
                         net (fo=1, routed)           0.000     9.040    hostIF/iobf0_o_2
    ILOGIC_X0Y81         FDRE                                         r  hostIF/iob_regs[2].regin0/D
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                     11.408    11.408 r  
    W19                                               0.000    11.408 r  okUH[0] (IN)
                         net (fo=0)                   0.000    11.408    hostIF/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         0.903    12.311 r  hostIF/hi_clk_bufg/O
                         net (fo=1, routed)           1.162    13.473    hostIF/okUH0_ibufg
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.322     6.150 r  hostIF/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.630     7.780    hostIF/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.871 r  hostIF/mmcm0_bufg/O
                         net (fo=920, routed)         1.574     9.445    hostIF/mmcm0_0[0]
    ILOGIC_X0Y81         FDRE                                         r  hostIF/iob_regs[2].regin0/C
                         clock pessimism              0.000     9.445    
                         clock uncertainty           -0.171     9.274    
    ILOGIC_X0Y81         FDRE (Setup_fdre_C_D)       -0.011     9.263    hostIF/iob_regs[2].regin0
  -------------------------------------------------------------------
                         required time                          9.263    
                         arrival time                          -9.040    
  -------------------------------------------------------------------
                         slack                                  0.223    

Slack (MET) :             0.230ns  (required time - arrival time)
  Source:                 okUHU[6]
                            (input port clocked by okUH0  {rise@0.000ns fall@4.960ns period=9.920ns})
  Destination:            hostIF/iob_regs[6].regin0/D
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Path Group:             mmcm0_clk0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.408ns  (mmcm0_clk0 rise@11.408ns - okUH0 rise@0.000ns)
  Data Path Delay:        1.036ns  (logic 1.036ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            8.000ns
  Clock Path Skew:        -1.960ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.960ns = ( -0.472 - 1.488 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.171ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.098ns
  Timing Exception:       MultiCycle Path   Setup -end   2    

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock okUH0 rise edge)      0.000     0.000 r  
                         input delay                  8.000     8.000    
    W21                                               0.000     8.000 r  okUHU[6] (INOUT)
                         net (fo=1, unset)            0.000     8.000    hostIF/iob_regs[6].iobf0/IO
    W21                  IBUF (Prop_ibuf_I_O)         1.036     9.036 r  hostIF/iob_regs[6].iobf0/IBUF/O
                         net (fo=1, routed)           0.000     9.036    hostIF/iobf0_o_6
    ILOGIC_X0Y86         FDRE                                         r  hostIF/iob_regs[6].regin0/D
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                     11.408    11.408 r  
    W19                                               0.000    11.408 r  okUH[0] (IN)
                         net (fo=0)                   0.000    11.408    hostIF/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         0.903    12.311 r  hostIF/hi_clk_bufg/O
                         net (fo=1, routed)           1.162    13.473    hostIF/okUH0_ibufg
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.322     6.150 r  hostIF/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.630     7.780    hostIF/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.871 r  hostIF/mmcm0_bufg/O
                         net (fo=920, routed)         1.577     9.448    hostIF/mmcm0_0[0]
    ILOGIC_X0Y86         FDRE                                         r  hostIF/iob_regs[6].regin0/C
                         clock pessimism              0.000     9.448    
                         clock uncertainty           -0.171     9.277    
    ILOGIC_X0Y86         FDRE (Setup_fdre_C_D)       -0.011     9.266    hostIF/iob_regs[6].regin0
  -------------------------------------------------------------------
                         required time                          9.266    
                         arrival time                          -9.036    
  -------------------------------------------------------------------
                         slack                                  0.230    

Slack (MET) :             0.232ns  (required time - arrival time)
  Source:                 okUH[1]
                            (input port clocked by okUH0  {rise@0.000ns fall@4.960ns period=9.920ns})
  Destination:            hostIF/regctrlin0a/D
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Path Group:             mmcm0_clk0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.408ns  (mmcm0_clk0 rise@11.408ns - okUH0 rise@0.000ns)
  Data Path Delay:        1.025ns  (logic 1.025ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            8.000ns
  Clock Path Skew:        -1.968ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.968ns = ( -0.480 - 1.488 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.171ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.098ns
  Timing Exception:       MultiCycle Path   Setup -end   2    

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock okUH0 rise edge)      0.000     0.000 r  
                         input delay                  8.000     8.000    
    V18                                               0.000     8.000 r  okUH[1] (IN)
                         net (fo=0)                   0.000     8.000    okUH[1]
    V18                  IBUF (Prop_ibuf_I_O)         1.025     9.025 r  okUH_IBUF[1]_inst/O
                         net (fo=1, routed)           0.000     9.025    hostIF/okUH_IBUF[0]
    ILOGIC_X0Y72         FDRE                                         r  hostIF/regctrlin0a/D
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                     11.408    11.408 r  
    W19                                               0.000    11.408 r  okUH[0] (IN)
                         net (fo=0)                   0.000    11.408    hostIF/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         0.903    12.311 r  hostIF/hi_clk_bufg/O
                         net (fo=1, routed)           1.162    13.473    hostIF/okUH0_ibufg
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.322     6.150 r  hostIF/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.630     7.780    hostIF/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.871 r  hostIF/mmcm0_bufg/O
                         net (fo=920, routed)         1.569     9.440    hostIF/mmcm0_0[0]
    ILOGIC_X0Y72         FDRE                                         r  hostIF/regctrlin0a/C
                         clock pessimism              0.000     9.440    
                         clock uncertainty           -0.171     9.269    
    ILOGIC_X0Y72         FDRE (Setup_fdre_C_D)       -0.011     9.258    hostIF/regctrlin0a
  -------------------------------------------------------------------
                         required time                          9.258    
                         arrival time                          -9.025    
  -------------------------------------------------------------------
                         slack                                  0.232    

Slack (MET) :             0.236ns  (required time - arrival time)
  Source:                 okUHU[5]
                            (input port clocked by okUH0  {rise@0.000ns fall@4.960ns period=9.920ns})
  Destination:            hostIF/iob_regs[5].regin0/D
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Path Group:             mmcm0_clk0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.408ns  (mmcm0_clk0 rise@11.408ns - okUH0 rise@0.000ns)
  Data Path Delay:        1.030ns  (logic 1.030ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            8.000ns
  Clock Path Skew:        -1.960ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.960ns = ( -0.472 - 1.488 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.171ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.098ns
  Timing Exception:       MultiCycle Path   Setup -end   2    

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock okUH0 rise edge)      0.000     0.000 r  
                         input delay                  8.000     8.000    
    W22                                               0.000     8.000 r  okUHU[5] (INOUT)
                         net (fo=1, unset)            0.000     8.000    hostIF/iob_regs[5].iobf0/IO
    W22                  IBUF (Prop_ibuf_I_O)         1.030     9.030 r  hostIF/iob_regs[5].iobf0/IBUF/O
                         net (fo=1, routed)           0.000     9.030    hostIF/iobf0_o_5
    ILOGIC_X0Y85         FDRE                                         r  hostIF/iob_regs[5].regin0/D
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                     11.408    11.408 r  
    W19                                               0.000    11.408 r  okUH[0] (IN)
                         net (fo=0)                   0.000    11.408    hostIF/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         0.903    12.311 r  hostIF/hi_clk_bufg/O
                         net (fo=1, routed)           1.162    13.473    hostIF/okUH0_ibufg
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.322     6.150 r  hostIF/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.630     7.780    hostIF/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.871 r  hostIF/mmcm0_bufg/O
                         net (fo=920, routed)         1.577     9.448    hostIF/mmcm0_0[0]
    ILOGIC_X0Y85         FDRE                                         r  hostIF/iob_regs[5].regin0/C
                         clock pessimism              0.000     9.448    
                         clock uncertainty           -0.171     9.277    
    ILOGIC_X0Y85         FDRE (Setup_fdre_C_D)       -0.011     9.266    hostIF/iob_regs[5].regin0
  -------------------------------------------------------------------
                         required time                          9.266    
                         arrival time                          -9.030    
  -------------------------------------------------------------------
                         slack                                  0.236    

Slack (MET) :             0.241ns  (required time - arrival time)
  Source:                 okUHU[11]
                            (input port clocked by okUH0  {rise@0.000ns fall@4.960ns period=9.920ns})
  Destination:            hostIF/iob_regs[11].regin0/D
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Path Group:             mmcm0_clk0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.408ns  (mmcm0_clk0 rise@11.408ns - okUH0 rise@0.000ns)
  Data Path Delay:        1.028ns  (logic 1.028ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            8.000ns
  Clock Path Skew:        -1.957ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.957ns = ( -0.469 - 1.488 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.171ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.098ns
  Timing Exception:       MultiCycle Path   Setup -end   2    

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock okUH0 rise edge)      0.000     0.000 r  
                         input delay                  8.000     8.000    
    T21                                               0.000     8.000 r  okUHU[11] (INOUT)
                         net (fo=1, unset)            0.000     8.000    hostIF/iob_regs[11].iobf0/IO
    T21                  IBUF (Prop_ibuf_I_O)         1.028     9.028 r  hostIF/iob_regs[11].iobf0/IBUF/O
                         net (fo=1, routed)           0.000     9.028    hostIF/iobf0_o_11
    ILOGIC_X0Y92         FDRE                                         r  hostIF/iob_regs[11].regin0/D
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                     11.408    11.408 r  
    W19                                               0.000    11.408 r  okUH[0] (IN)
                         net (fo=0)                   0.000    11.408    hostIF/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         0.903    12.311 r  hostIF/hi_clk_bufg/O
                         net (fo=1, routed)           1.162    13.473    hostIF/okUH0_ibufg
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.322     6.150 r  hostIF/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.630     7.780    hostIF/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.871 r  hostIF/mmcm0_bufg/O
                         net (fo=920, routed)         1.580     9.451    hostIF/mmcm0_0[0]
    ILOGIC_X0Y92         FDRE                                         r  hostIF/iob_regs[11].regin0/C
                         clock pessimism              0.000     9.451    
                         clock uncertainty           -0.171     9.280    
    ILOGIC_X0Y92         FDRE (Setup_fdre_C_D)       -0.011     9.269    hostIF/iob_regs[11].regin0
  -------------------------------------------------------------------
                         required time                          9.269    
                         arrival time                          -9.028    
  -------------------------------------------------------------------
                         slack                                  0.241    

Slack (MET) :             0.242ns  (required time - arrival time)
  Source:                 okUH[3]
                            (input port clocked by okUH0  {rise@0.000ns fall@4.960ns period=9.920ns})
  Destination:            hostIF/regctrlin2a/D
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Path Group:             mmcm0_clk0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.408ns  (mmcm0_clk0 rise@11.408ns - okUH0 rise@0.000ns)
  Data Path Delay:        1.021ns  (logic 1.021ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            8.000ns
  Clock Path Skew:        -1.963ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.963ns = ( -0.475 - 1.488 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.171ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.098ns
  Timing Exception:       MultiCycle Path   Setup -end   2    

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock okUH0 rise edge)      0.000     0.000 r  
                         input delay                  8.000     8.000    
    W17                                               0.000     8.000 r  okUH[3] (IN)
                         net (fo=0)                   0.000     8.000    okUH[3]
    W17                  IBUF (Prop_ibuf_I_O)         1.021     9.021 r  okUH_IBUF[3]_inst/O
                         net (fo=1, routed)           0.000     9.021    hostIF/okUH_IBUF[2]
    ILOGIC_X0Y67         FDRE                                         r  hostIF/regctrlin2a/D
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                     11.408    11.408 r  
    W19                                               0.000    11.408 r  okUH[0] (IN)
                         net (fo=0)                   0.000    11.408    hostIF/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         0.903    12.311 r  hostIF/hi_clk_bufg/O
                         net (fo=1, routed)           1.162    13.473    hostIF/okUH0_ibufg
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.322     6.150 r  hostIF/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.630     7.780    hostIF/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.871 r  hostIF/mmcm0_bufg/O
                         net (fo=920, routed)         1.574     9.445    hostIF/mmcm0_0[0]
    ILOGIC_X0Y67         FDRE                                         r  hostIF/regctrlin2a/C
                         clock pessimism              0.000     9.445    
                         clock uncertainty           -0.171     9.274    
    ILOGIC_X0Y67         FDRE (Setup_fdre_C_D)       -0.011     9.263    hostIF/regctrlin2a
  -------------------------------------------------------------------
                         required time                          9.263    
                         arrival time                          -9.021    
  -------------------------------------------------------------------
                         slack                                  0.242    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.283ns  (arrival time - required time)
  Source:                 okUHU[9]
                            (input port clocked by okUH0  {rise@0.000ns fall@4.960ns period=9.920ns})
  Destination:            hostIF/iob_regs[9].regin0/D
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Path Group:             mmcm0_clk0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            1.488ns  (mmcm0_clk0 rise@11.408ns - okUH0 rise@9.920ns)
  Data Path Delay:        0.219ns  (logic 0.219ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            2.000ns
  Clock Path Skew:        -0.791ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.791ns = ( 0.697 - 1.488 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 9.920 - 9.920 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.171ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.098ns
  Timing Exception:       MultiCycle Path   Setup -end   2    

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock okUH0 rise edge)      9.920     9.920 r  
                         input delay                  2.000    11.920    
    P19                                               0.000    11.920 r  okUHU[9] (INOUT)
                         net (fo=1, unset)            0.000    11.920    hostIF/iob_regs[9].iobf0/IO
    P19                  IBUF (Prop_ibuf_I_O)         0.219    12.139 r  hostIF/iob_regs[9].iobf0/IBUF/O
                         net (fo=1, routed)           0.000    12.139    hostIF/iobf0_o_9
    ILOGIC_X0Y90         FDRE                                         r  hostIF/iob_regs[9].regin0/D
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                     11.408    11.408 r  
    W19                                               0.000    11.408 r  okUH[0] (IN)
                         net (fo=0)                   0.000    11.408    hostIF/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         0.455    11.863 r  hostIF/hi_clk_bufg/O
                         net (fo=1, routed)           0.480    12.343    hostIF/okUH0_ibufg
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.161     9.182 r  hostIF/mmcm0/CLKOUT0
                         net (fo=1, routed)           0.540     9.721    hostIF/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     9.750 r  hostIF/mmcm0_bufg/O
                         net (fo=920, routed)         0.867    10.617    hostIF/mmcm0_0[0]
    ILOGIC_X0Y90         FDRE                                         r  hostIF/iob_regs[9].regin0/C
                         clock pessimism              0.000    10.617    
                         clock uncertainty            0.171    10.788    
    ILOGIC_X0Y90         FDRE (Hold_fdre_C_D)         0.068    10.856    hostIF/iob_regs[9].regin0
  -------------------------------------------------------------------
                         required time                        -10.856    
                         arrival time                          12.139    
  -------------------------------------------------------------------
                         slack                                  1.283    

Slack (MET) :             1.287ns  (arrival time - required time)
  Source:                 okUHU[8]
                            (input port clocked by okUH0  {rise@0.000ns fall@4.960ns period=9.920ns})
  Destination:            hostIF/iob_regs[8].regin0/D
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Path Group:             mmcm0_clk0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            1.488ns  (mmcm0_clk0 rise@11.408ns - okUH0 rise@9.920ns)
  Data Path Delay:        0.223ns  (logic 0.223ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            2.000ns
  Clock Path Skew:        -0.791ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.791ns = ( 0.697 - 1.488 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 9.920 - 9.920 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.171ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.098ns
  Timing Exception:       MultiCycle Path   Setup -end   2    

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock okUH0 rise edge)      9.920     9.920 r  
                         input delay                  2.000    11.920    
    R19                                               0.000    11.920 r  okUHU[8] (INOUT)
                         net (fo=1, unset)            0.000    11.920    hostIF/iob_regs[8].iobf0/IO
    R19                  IBUF (Prop_ibuf_I_O)         0.223    12.143 r  hostIF/iob_regs[8].iobf0/IBUF/O
                         net (fo=1, routed)           0.000    12.143    hostIF/iobf0_o_8
    ILOGIC_X0Y89         FDRE                                         r  hostIF/iob_regs[8].regin0/D
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                     11.408    11.408 r  
    W19                                               0.000    11.408 r  okUH[0] (IN)
                         net (fo=0)                   0.000    11.408    hostIF/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         0.455    11.863 r  hostIF/hi_clk_bufg/O
                         net (fo=1, routed)           0.480    12.343    hostIF/okUH0_ibufg
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.161     9.182 r  hostIF/mmcm0/CLKOUT0
                         net (fo=1, routed)           0.540     9.721    hostIF/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     9.750 r  hostIF/mmcm0_bufg/O
                         net (fo=920, routed)         0.867    10.617    hostIF/mmcm0_0[0]
    ILOGIC_X0Y89         FDRE                                         r  hostIF/iob_regs[8].regin0/C
                         clock pessimism              0.000    10.617    
                         clock uncertainty            0.171    10.788    
    ILOGIC_X0Y89         FDRE (Hold_fdre_C_D)         0.068    10.856    hostIF/iob_regs[8].regin0
  -------------------------------------------------------------------
                         required time                        -10.856    
                         arrival time                          12.143    
  -------------------------------------------------------------------
                         slack                                  1.287    

Slack (MET) :             1.292ns  (arrival time - required time)
  Source:                 okUHU[15]
                            (input port clocked by okUH0  {rise@0.000ns fall@4.960ns period=9.920ns})
  Destination:            hostIF/iob_regs[15].regin0/D
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Path Group:             mmcm0_clk0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            1.488ns  (mmcm0_clk0 rise@11.408ns - okUH0 rise@9.920ns)
  Data Path Delay:        0.229ns  (logic 0.229ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            2.000ns
  Clock Path Skew:        -0.789ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.789ns = ( 0.699 - 1.488 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 9.920 - 9.920 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.171ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.098ns
  Timing Exception:       MultiCycle Path   Setup -end   2    

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock okUH0 rise edge)      9.920     9.920 r  
                         input delay                  2.000    11.920    
    P22                                               0.000    11.920 r  okUHU[15] (INOUT)
                         net (fo=1, unset)            0.000    11.920    hostIF/iob_regs[15].iobf0/IO
    P22                  IBUF (Prop_ibuf_I_O)         0.229    12.149 r  hostIF/iob_regs[15].iobf0/IBUF/O
                         net (fo=1, routed)           0.000    12.149    hostIF/iobf0_o_15
    ILOGIC_X0Y98         FDRE                                         r  hostIF/iob_regs[15].regin0/D
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                     11.408    11.408 r  
    W19                                               0.000    11.408 r  okUH[0] (IN)
                         net (fo=0)                   0.000    11.408    hostIF/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         0.455    11.863 r  hostIF/hi_clk_bufg/O
                         net (fo=1, routed)           0.480    12.343    hostIF/okUH0_ibufg
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.161     9.182 r  hostIF/mmcm0/CLKOUT0
                         net (fo=1, routed)           0.540     9.721    hostIF/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     9.750 r  hostIF/mmcm0_bufg/O
                         net (fo=920, routed)         0.869    10.619    hostIF/mmcm0_0[0]
    ILOGIC_X0Y98         FDRE                                         r  hostIF/iob_regs[15].regin0/C
                         clock pessimism              0.000    10.619    
                         clock uncertainty            0.171    10.790    
    ILOGIC_X0Y98         FDRE (Hold_fdre_C_D)         0.068    10.858    hostIF/iob_regs[15].regin0
  -------------------------------------------------------------------
                         required time                        -10.858    
                         arrival time                          12.149    
  -------------------------------------------------------------------
                         slack                                  1.292    

Slack (MET) :             1.292ns  (arrival time - required time)
  Source:                 okUHU[14]
                            (input port clocked by okUH0  {rise@0.000ns fall@4.960ns period=9.920ns})
  Destination:            hostIF/iob_regs[14].regin0/D
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Path Group:             mmcm0_clk0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            1.488ns  (mmcm0_clk0 rise@11.408ns - okUH0 rise@9.920ns)
  Data Path Delay:        0.230ns  (logic 0.230ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            2.000ns
  Clock Path Skew:        -0.789ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.789ns = ( 0.699 - 1.488 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 9.920 - 9.920 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.171ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.098ns
  Timing Exception:       MultiCycle Path   Setup -end   2    

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock okUH0 rise edge)      9.920     9.920 r  
                         input delay                  2.000    11.920    
    R22                                               0.000    11.920 r  okUHU[14] (INOUT)
                         net (fo=1, unset)            0.000    11.920    hostIF/iob_regs[14].iobf0/IO
    R22                  IBUF (Prop_ibuf_I_O)         0.230    12.150 r  hostIF/iob_regs[14].iobf0/IBUF/O
                         net (fo=1, routed)           0.000    12.150    hostIF/iobf0_o_14
    ILOGIC_X0Y97         FDRE                                         r  hostIF/iob_regs[14].regin0/D
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                     11.408    11.408 r  
    W19                                               0.000    11.408 r  okUH[0] (IN)
                         net (fo=0)                   0.000    11.408    hostIF/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         0.455    11.863 r  hostIF/hi_clk_bufg/O
                         net (fo=1, routed)           0.480    12.343    hostIF/okUH0_ibufg
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.161     9.182 r  hostIF/mmcm0/CLKOUT0
                         net (fo=1, routed)           0.540     9.721    hostIF/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     9.750 r  hostIF/mmcm0_bufg/O
                         net (fo=920, routed)         0.869    10.619    hostIF/mmcm0_0[0]
    ILOGIC_X0Y97         FDRE                                         r  hostIF/iob_regs[14].regin0/C
                         clock pessimism              0.000    10.619    
                         clock uncertainty            0.171    10.790    
    ILOGIC_X0Y97         FDRE (Hold_fdre_C_D)         0.068    10.858    hostIF/iob_regs[14].regin0
  -------------------------------------------------------------------
                         required time                        -10.858    
                         arrival time                          12.150    
  -------------------------------------------------------------------
                         slack                                  1.292    

Slack (MET) :             1.293ns  (arrival time - required time)
  Source:                 okUHU[12]
                            (input port clocked by okUH0  {rise@0.000ns fall@4.960ns period=9.920ns})
  Destination:            hostIF/iob_regs[12].regin0/D
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Path Group:             mmcm0_clk0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            1.488ns  (mmcm0_clk0 rise@11.408ns - okUH0 rise@9.920ns)
  Data Path Delay:        0.229ns  (logic 0.229ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            2.000ns
  Clock Path Skew:        -0.790ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.790ns = ( 0.698 - 1.488 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 9.920 - 9.920 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.171ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.098ns
  Timing Exception:       MultiCycle Path   Setup -end   2    

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock okUH0 rise edge)      9.920     9.920 r  
                         input delay                  2.000    11.920    
    R21                                               0.000    11.920 r  okUHU[12] (INOUT)
                         net (fo=1, unset)            0.000    11.920    hostIF/iob_regs[12].iobf0/IO
    R21                  IBUF (Prop_ibuf_I_O)         0.229    12.149 r  hostIF/iob_regs[12].iobf0/IBUF/O
                         net (fo=1, routed)           0.000    12.149    hostIF/iobf0_o_12
    ILOGIC_X0Y95         FDRE                                         r  hostIF/iob_regs[12].regin0/D
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                     11.408    11.408 r  
    W19                                               0.000    11.408 r  okUH[0] (IN)
                         net (fo=0)                   0.000    11.408    hostIF/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         0.455    11.863 r  hostIF/hi_clk_bufg/O
                         net (fo=1, routed)           0.480    12.343    hostIF/okUH0_ibufg
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.161     9.182 r  hostIF/mmcm0/CLKOUT0
                         net (fo=1, routed)           0.540     9.721    hostIF/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     9.750 r  hostIF/mmcm0_bufg/O
                         net (fo=920, routed)         0.868    10.618    hostIF/mmcm0_0[0]
    ILOGIC_X0Y95         FDRE                                         r  hostIF/iob_regs[12].regin0/C
                         clock pessimism              0.000    10.618    
                         clock uncertainty            0.171    10.789    
    ILOGIC_X0Y95         FDRE (Hold_fdre_C_D)         0.068    10.857    hostIF/iob_regs[12].regin0
  -------------------------------------------------------------------
                         required time                        -10.857    
                         arrival time                          12.149    
  -------------------------------------------------------------------
                         slack                                  1.293    

Slack (MET) :             1.293ns  (arrival time - required time)
  Source:                 okUHU[7]
                            (input port clocked by okUH0  {rise@0.000ns fall@4.960ns period=9.920ns})
  Destination:            hostIF/iob_regs[7].regin0/D
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Path Group:             mmcm0_clk0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            1.488ns  (mmcm0_clk0 rise@11.408ns - okUH0 rise@9.920ns)
  Data Path Delay:        0.229ns  (logic 0.229ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            2.000ns
  Clock Path Skew:        -0.791ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.791ns = ( 0.697 - 1.488 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 9.920 - 9.920 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.171ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.098ns
  Timing Exception:       MultiCycle Path   Setup -end   2    

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock okUH0 rise edge)      9.920     9.920 r  
                         input delay                  2.000    11.920    
    T20                                               0.000    11.920 r  okUHU[7] (INOUT)
                         net (fo=1, unset)            0.000    11.920    hostIF/iob_regs[7].iobf0/IO
    T20                  IBUF (Prop_ibuf_I_O)         0.229    12.149 r  hostIF/iob_regs[7].iobf0/IBUF/O
                         net (fo=1, routed)           0.000    12.149    hostIF/iobf0_o_7
    ILOGIC_X0Y87         FDRE                                         r  hostIF/iob_regs[7].regin0/D
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                     11.408    11.408 r  
    W19                                               0.000    11.408 r  okUH[0] (IN)
                         net (fo=0)                   0.000    11.408    hostIF/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         0.455    11.863 r  hostIF/hi_clk_bufg/O
                         net (fo=1, routed)           0.480    12.343    hostIF/okUH0_ibufg
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.161     9.182 r  hostIF/mmcm0/CLKOUT0
                         net (fo=1, routed)           0.540     9.721    hostIF/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     9.750 r  hostIF/mmcm0_bufg/O
                         net (fo=920, routed)         0.867    10.617    hostIF/mmcm0_0[0]
    ILOGIC_X0Y87         FDRE                                         r  hostIF/iob_regs[7].regin0/C
                         clock pessimism              0.000    10.617    
                         clock uncertainty            0.171    10.788    
    ILOGIC_X0Y87         FDRE (Hold_fdre_C_D)         0.068    10.856    hostIF/iob_regs[7].regin0
  -------------------------------------------------------------------
                         required time                        -10.856    
                         arrival time                          12.149    
  -------------------------------------------------------------------
                         slack                                  1.293    

Slack (MET) :             1.295ns  (arrival time - required time)
  Source:                 okUHU[13]
                            (input port clocked by okUH0  {rise@0.000ns fall@4.960ns period=9.920ns})
  Destination:            hostIF/iob_regs[13].regin0/D
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Path Group:             mmcm0_clk0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            1.488ns  (mmcm0_clk0 rise@11.408ns - okUH0 rise@9.920ns)
  Data Path Delay:        0.232ns  (logic 0.232ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            2.000ns
  Clock Path Skew:        -0.790ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.790ns = ( 0.698 - 1.488 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 9.920 - 9.920 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.171ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.098ns
  Timing Exception:       MultiCycle Path   Setup -end   2    

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock okUH0 rise edge)      9.920     9.920 r  
                         input delay                  2.000    11.920    
    P21                                               0.000    11.920 r  okUHU[13] (INOUT)
                         net (fo=1, unset)            0.000    11.920    hostIF/iob_regs[13].iobf0/IO
    P21                  IBUF (Prop_ibuf_I_O)         0.232    12.152 r  hostIF/iob_regs[13].iobf0/IBUF/O
                         net (fo=1, routed)           0.000    12.152    hostIF/iobf0_o_13
    ILOGIC_X0Y96         FDRE                                         r  hostIF/iob_regs[13].regin0/D
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                     11.408    11.408 r  
    W19                                               0.000    11.408 r  okUH[0] (IN)
                         net (fo=0)                   0.000    11.408    hostIF/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         0.455    11.863 r  hostIF/hi_clk_bufg/O
                         net (fo=1, routed)           0.480    12.343    hostIF/okUH0_ibufg
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.161     9.182 r  hostIF/mmcm0/CLKOUT0
                         net (fo=1, routed)           0.540     9.721    hostIF/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     9.750 r  hostIF/mmcm0_bufg/O
                         net (fo=920, routed)         0.868    10.618    hostIF/mmcm0_0[0]
    ILOGIC_X0Y96         FDRE                                         r  hostIF/iob_regs[13].regin0/C
                         clock pessimism              0.000    10.618    
                         clock uncertainty            0.171    10.789    
    ILOGIC_X0Y96         FDRE (Hold_fdre_C_D)         0.068    10.857    hostIF/iob_regs[13].regin0
  -------------------------------------------------------------------
                         required time                        -10.857    
                         arrival time                          12.152    
  -------------------------------------------------------------------
                         slack                                  1.295    

Slack (MET) :             1.319ns  (arrival time - required time)
  Source:                 okUHU[10]
                            (input port clocked by okUH0  {rise@0.000ns fall@4.960ns period=9.920ns})
  Destination:            hostIF/iob_regs[10].regin0/D
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Path Group:             mmcm0_clk0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            1.488ns  (mmcm0_clk0 rise@11.408ns - okUH0 rise@9.920ns)
  Data Path Delay:        0.254ns  (logic 0.254ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            2.000ns
  Clock Path Skew:        -0.791ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.791ns = ( 0.697 - 1.488 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 9.920 - 9.920 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.171ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.098ns
  Timing Exception:       MultiCycle Path   Setup -end   2    

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock okUH0 rise edge)      9.920     9.920 r  
                         input delay                  2.000    11.920    
    U21                                               0.000    11.920 r  okUHU[10] (INOUT)
                         net (fo=1, unset)            0.000    11.920    hostIF/iob_regs[10].iobf0/IO
    U21                  IBUF (Prop_ibuf_I_O)         0.254    12.174 r  hostIF/iob_regs[10].iobf0/IBUF/O
                         net (fo=1, routed)           0.000    12.174    hostIF/iobf0_o_10
    ILOGIC_X0Y91         FDRE                                         r  hostIF/iob_regs[10].regin0/D
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                     11.408    11.408 r  
    W19                                               0.000    11.408 r  okUH[0] (IN)
                         net (fo=0)                   0.000    11.408    hostIF/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         0.455    11.863 r  hostIF/hi_clk_bufg/O
                         net (fo=1, routed)           0.480    12.343    hostIF/okUH0_ibufg
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.161     9.182 r  hostIF/mmcm0/CLKOUT0
                         net (fo=1, routed)           0.540     9.721    hostIF/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     9.750 r  hostIF/mmcm0_bufg/O
                         net (fo=920, routed)         0.867    10.617    hostIF/mmcm0_0[0]
    ILOGIC_X0Y91         FDRE                                         r  hostIF/iob_regs[10].regin0/C
                         clock pessimism              0.000    10.617    
                         clock uncertainty            0.171    10.788    
    ILOGIC_X0Y91         FDRE (Hold_fdre_C_D)         0.068    10.856    hostIF/iob_regs[10].regin0
  -------------------------------------------------------------------
                         required time                        -10.856    
                         arrival time                          12.174    
  -------------------------------------------------------------------
                         slack                                  1.319    

Slack (MET) :             1.320ns  (arrival time - required time)
  Source:                 okUHU[11]
                            (input port clocked by okUH0  {rise@0.000ns fall@4.960ns period=9.920ns})
  Destination:            hostIF/iob_regs[11].regin0/D
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Path Group:             mmcm0_clk0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            1.488ns  (mmcm0_clk0 rise@11.408ns - okUH0 rise@9.920ns)
  Data Path Delay:        0.256ns  (logic 0.256ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            2.000ns
  Clock Path Skew:        -0.791ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.791ns = ( 0.697 - 1.488 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 9.920 - 9.920 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.171ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.098ns
  Timing Exception:       MultiCycle Path   Setup -end   2    

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock okUH0 rise edge)      9.920     9.920 r  
                         input delay                  2.000    11.920    
    T21                                               0.000    11.920 r  okUHU[11] (INOUT)
                         net (fo=1, unset)            0.000    11.920    hostIF/iob_regs[11].iobf0/IO
    T21                  IBUF (Prop_ibuf_I_O)         0.256    12.176 r  hostIF/iob_regs[11].iobf0/IBUF/O
                         net (fo=1, routed)           0.000    12.176    hostIF/iobf0_o_11
    ILOGIC_X0Y92         FDRE                                         r  hostIF/iob_regs[11].regin0/D
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                     11.408    11.408 r  
    W19                                               0.000    11.408 r  okUH[0] (IN)
                         net (fo=0)                   0.000    11.408    hostIF/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         0.455    11.863 r  hostIF/hi_clk_bufg/O
                         net (fo=1, routed)           0.480    12.343    hostIF/okUH0_ibufg
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.161     9.182 r  hostIF/mmcm0/CLKOUT0
                         net (fo=1, routed)           0.540     9.721    hostIF/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     9.750 r  hostIF/mmcm0_bufg/O
                         net (fo=920, routed)         0.867    10.617    hostIF/mmcm0_0[0]
    ILOGIC_X0Y92         FDRE                                         r  hostIF/iob_regs[11].regin0/C
                         clock pessimism              0.000    10.617    
                         clock uncertainty            0.171    10.788    
    ILOGIC_X0Y92         FDRE (Hold_fdre_C_D)         0.068    10.856    hostIF/iob_regs[11].regin0
  -------------------------------------------------------------------
                         required time                        -10.856    
                         arrival time                          12.176    
  -------------------------------------------------------------------
                         slack                                  1.320    

Slack (MET) :             1.324ns  (arrival time - required time)
  Source:                 okUHU[5]
                            (input port clocked by okUH0  {rise@0.000ns fall@4.960ns period=9.920ns})
  Destination:            hostIF/iob_regs[5].regin0/D
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Path Group:             mmcm0_clk0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            1.488ns  (mmcm0_clk0 rise@11.408ns - okUH0 rise@9.920ns)
  Data Path Delay:        0.258ns  (logic 0.258ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            2.000ns
  Clock Path Skew:        -0.793ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.793ns = ( 0.695 - 1.488 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 9.920 - 9.920 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.171ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.098ns
  Timing Exception:       MultiCycle Path   Setup -end   2    

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock okUH0 rise edge)      9.920     9.920 r  
                         input delay                  2.000    11.920    
    W22                                               0.000    11.920 r  okUHU[5] (INOUT)
                         net (fo=1, unset)            0.000    11.920    hostIF/iob_regs[5].iobf0/IO
    W22                  IBUF (Prop_ibuf_I_O)         0.258    12.178 r  hostIF/iob_regs[5].iobf0/IBUF/O
                         net (fo=1, routed)           0.000    12.178    hostIF/iobf0_o_5
    ILOGIC_X0Y85         FDRE                                         r  hostIF/iob_regs[5].regin0/D
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                     11.408    11.408 r  
    W19                                               0.000    11.408 r  okUH[0] (IN)
                         net (fo=0)                   0.000    11.408    hostIF/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         0.455    11.863 r  hostIF/hi_clk_bufg/O
                         net (fo=1, routed)           0.480    12.343    hostIF/okUH0_ibufg
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.161     9.182 r  hostIF/mmcm0/CLKOUT0
                         net (fo=1, routed)           0.540     9.721    hostIF/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     9.750 r  hostIF/mmcm0_bufg/O
                         net (fo=920, routed)         0.865    10.615    hostIF/mmcm0_0[0]
    ILOGIC_X0Y85         FDRE                                         r  hostIF/iob_regs[5].regin0/C
                         clock pessimism              0.000    10.615    
                         clock uncertainty            0.171    10.786    
    ILOGIC_X0Y85         FDRE (Hold_fdre_C_D)         0.068    10.854    hostIF/iob_regs[5].regin0
  -------------------------------------------------------------------
                         required time                        -10.854    
                         arrival time                          12.178    
  -------------------------------------------------------------------
                         slack                                  1.324    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  mmcm0_clk0
  To Clock:  mmcm0_clk0

Setup :            0  Failing Endpoints,  Worst Slack        6.287ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.426ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.287ns  (required time - arrival time)
  Source:                 hostIF/core0/core0/a0/lc6c6ff624aff6ea81df719a632099fd5_reg/C
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Destination:            hostIF/core0/core0/a0/l4f8cd1ab062f5571ff66db47e3d281bf_reg[14]/CLR
                            (recovery check against rising-edge clock mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            9.920ns  (mmcm0_clk0 rise@11.408ns - mmcm0_clk0 rise@1.488ns)
  Data Path Delay:        3.137ns  (logic 0.642ns (20.468%)  route 2.495ns (79.532%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.016ns = ( 9.392 - 11.408 ) 
    Source Clock Delay      (SCD):    -1.356ns = ( 0.132 - 1.488 ) 
    Clock Pessimism Removal (CPR):    0.642ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                      1.488     1.488 r  
    W19                                               0.000     1.488 r  okUH[0] (IN)
                         net (fo=0)                   0.000     1.488    hostIF/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         1.037     2.525 r  hostIF/hi_clk_bufg/O
                         net (fo=1, routed)           1.233     3.758    hostIF/okUH0_ibufg
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.069    -3.311 r  hostIF/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.710    -1.600    hostIF/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -1.504 r  hostIF/mmcm0_bufg/O
                         net (fo=920, routed)         1.636     0.132    hostIF/core0/core0/lec70dee01afd7ab45446d779af5292ff
    SLICE_X8Y66          FDRE                                         r  hostIF/core0/core0/a0/lc6c6ff624aff6ea81df719a632099fd5_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y66          FDRE (Prop_fdre_C_Q)         0.518     0.650 f  hostIF/core0/core0/a0/lc6c6ff624aff6ea81df719a632099fd5_reg/Q
                         net (fo=1, routed)           0.859     1.509    hostIF/core0/core0/a0/lc6c6ff624aff6ea81df719a632099fd5
    SLICE_X8Y66          LUT2 (Prop_lut2_I0_O)        0.124     1.633 f  hostIF/core0/core0/l9ca09c625f64b90bed25f2b6c26f6e53[3]_i_2/O
                         net (fo=60, routed)          1.635     3.269    hostIF/core0/core0/a0/lc12c7095b9bc056c60880aeb6055afb1
    SLICE_X9Y57          FDCE                                         f  hostIF/core0/core0/a0/l4f8cd1ab062f5571ff66db47e3d281bf_reg[14]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                     11.408    11.408 r  
    W19                                               0.000    11.408 r  okUH[0] (IN)
                         net (fo=0)                   0.000    11.408    hostIF/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         0.903    12.311 r  hostIF/hi_clk_bufg/O
                         net (fo=1, routed)           1.162    13.473    hostIF/okUH0_ibufg
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.322     6.150 r  hostIF/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.630     7.780    hostIF/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.871 r  hostIF/mmcm0_bufg/O
                         net (fo=920, routed)         1.520     9.392    hostIF/core0/core0/lec70dee01afd7ab45446d779af5292ff
    SLICE_X9Y57          FDCE                                         r  hostIF/core0/core0/a0/l4f8cd1ab062f5571ff66db47e3d281bf_reg[14]/C
                         clock pessimism              0.642    10.034    
                         clock uncertainty           -0.073     9.961    
    SLICE_X9Y57          FDCE (Recov_fdce_C_CLR)     -0.405     9.556    hostIF/core0/core0/a0/l4f8cd1ab062f5571ff66db47e3d281bf_reg[14]
  -------------------------------------------------------------------
                         required time                          9.556    
                         arrival time                          -3.269    
  -------------------------------------------------------------------
                         slack                                  6.287    

Slack (MET) :             6.330ns  (required time - arrival time)
  Source:                 hostIF/core0/core0/a0/cb0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Destination:            hostIF/core0/core0/a0/cb0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_fb_i_reg/PRE
                            (recovery check against rising-edge clock mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            9.920ns  (mmcm0_clk0 rise@11.408ns - mmcm0_clk0 rise@1.488ns)
  Data Path Delay:        3.132ns  (logic 0.718ns (22.928%)  route 2.414ns (77.072%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.848ns = ( 9.560 - 11.408 ) 
    Source Clock Delay      (SCD):    -1.173ns = ( 0.315 - 1.488 ) 
    Clock Pessimism Removal (CPR):    0.649ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                      1.488     1.488 r  
    W19                                               0.000     1.488 r  okUH[0] (IN)
                         net (fo=0)                   0.000     1.488    hostIF/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         1.037     2.525 r  hostIF/hi_clk_bufg/O
                         net (fo=1, routed)           1.233     3.758    hostIF/okUH0_ibufg
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.069    -3.311 r  hostIF/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.710    -1.600    hostIF/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -1.504 r  hostIF/mmcm0_bufg/O
                         net (fo=920, routed)         1.819     0.315    hostIF/core0/core0/a0/cb0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X9Y49          FDPE                                         r  hostIF/core0/core0/a0/cb0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y49          FDPE (Prop_fdpe_C_Q)         0.419     0.734 f  hostIF/core0/core0/a0/cb0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=8, routed)           1.176     1.910    hostIF/core0/core0/a0/cb0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X8Y46          LUT3 (Prop_lut3_I0_O)        0.299     2.209 f  hostIF/core0/core0/a0/cb0/U0/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_i_3/O
                         net (fo=27, routed)          1.237     3.447    hostIF/core0/core0/a0/cb0/U0/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_i_3_n_0
    SLICE_X9Y46          FDPE                                         f  hostIF/core0/core0/a0/cb0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_fb_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                     11.408    11.408 r  
    W19                                               0.000    11.408 r  okUH[0] (IN)
                         net (fo=0)                   0.000    11.408    hostIF/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         0.903    12.311 r  hostIF/hi_clk_bufg/O
                         net (fo=1, routed)           1.162    13.473    hostIF/okUH0_ibufg
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.322     6.150 r  hostIF/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.630     7.780    hostIF/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.871 r  hostIF/mmcm0_bufg/O
                         net (fo=920, routed)         1.689     9.560    hostIF/core0/core0/a0/cb0/U0/lec70dee01afd7ab45446d779af5292ff
    SLICE_X9Y46          FDPE                                         r  hostIF/core0/core0/a0/cb0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_fb_i_reg/C
                         clock pessimism              0.649    10.209    
                         clock uncertainty           -0.073    10.136    
    SLICE_X9Y46          FDPE (Recov_fdpe_C_PRE)     -0.359     9.777    hostIF/core0/core0/a0/cb0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_fb_i_reg
  -------------------------------------------------------------------
                         required time                          9.777    
                         arrival time                          -3.447    
  -------------------------------------------------------------------
                         slack                                  6.330    

Slack (MET) :             6.330ns  (required time - arrival time)
  Source:                 hostIF/core0/core0/a0/cb0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Destination:            hostIF/core0/core0/a0/cb0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_i_reg/PRE
                            (recovery check against rising-edge clock mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            9.920ns  (mmcm0_clk0 rise@11.408ns - mmcm0_clk0 rise@1.488ns)
  Data Path Delay:        3.132ns  (logic 0.718ns (22.928%)  route 2.414ns (77.072%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.848ns = ( 9.560 - 11.408 ) 
    Source Clock Delay      (SCD):    -1.173ns = ( 0.315 - 1.488 ) 
    Clock Pessimism Removal (CPR):    0.649ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                      1.488     1.488 r  
    W19                                               0.000     1.488 r  okUH[0] (IN)
                         net (fo=0)                   0.000     1.488    hostIF/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         1.037     2.525 r  hostIF/hi_clk_bufg/O
                         net (fo=1, routed)           1.233     3.758    hostIF/okUH0_ibufg
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.069    -3.311 r  hostIF/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.710    -1.600    hostIF/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -1.504 r  hostIF/mmcm0_bufg/O
                         net (fo=920, routed)         1.819     0.315    hostIF/core0/core0/a0/cb0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X9Y49          FDPE                                         r  hostIF/core0/core0/a0/cb0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y49          FDPE (Prop_fdpe_C_Q)         0.419     0.734 f  hostIF/core0/core0/a0/cb0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=8, routed)           1.176     1.910    hostIF/core0/core0/a0/cb0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X8Y46          LUT3 (Prop_lut3_I0_O)        0.299     2.209 f  hostIF/core0/core0/a0/cb0/U0/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_i_3/O
                         net (fo=27, routed)          1.237     3.447    hostIF/core0/core0/a0/cb0/U0/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_i_3_n_0
    SLICE_X9Y46          FDPE                                         f  hostIF/core0/core0/a0/cb0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                     11.408    11.408 r  
    W19                                               0.000    11.408 r  okUH[0] (IN)
                         net (fo=0)                   0.000    11.408    hostIF/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         0.903    12.311 r  hostIF/hi_clk_bufg/O
                         net (fo=1, routed)           1.162    13.473    hostIF/okUH0_ibufg
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.322     6.150 r  hostIF/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.630     7.780    hostIF/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.871 r  hostIF/mmcm0_bufg/O
                         net (fo=920, routed)         1.689     9.560    hostIF/core0/core0/a0/cb0/U0/lec70dee01afd7ab45446d779af5292ff
    SLICE_X9Y46          FDPE                                         r  hostIF/core0/core0/a0/cb0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_i_reg/C
                         clock pessimism              0.649    10.209    
                         clock uncertainty           -0.073    10.136    
    SLICE_X9Y46          FDPE (Recov_fdpe_C_PRE)     -0.359     9.777    hostIF/core0/core0/a0/cb0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_i_reg
  -------------------------------------------------------------------
                         required time                          9.777    
                         arrival time                          -3.447    
  -------------------------------------------------------------------
                         slack                                  6.330    

Slack (MET) :             6.331ns  (required time - arrival time)
  Source:                 hostIF/core0/core0/a0/lc6c6ff624aff6ea81df719a632099fd5_reg/C
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Destination:            hostIF/core0/core0/a0/l4f8cd1ab062f5571ff66db47e3d281bf_reg[10]/PRE
                            (recovery check against rising-edge clock mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            9.920ns  (mmcm0_clk0 rise@11.408ns - mmcm0_clk0 rise@1.488ns)
  Data Path Delay:        3.137ns  (logic 0.642ns (20.468%)  route 2.495ns (79.532%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.016ns = ( 9.392 - 11.408 ) 
    Source Clock Delay      (SCD):    -1.356ns = ( 0.132 - 1.488 ) 
    Clock Pessimism Removal (CPR):    0.642ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                      1.488     1.488 r  
    W19                                               0.000     1.488 r  okUH[0] (IN)
                         net (fo=0)                   0.000     1.488    hostIF/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         1.037     2.525 r  hostIF/hi_clk_bufg/O
                         net (fo=1, routed)           1.233     3.758    hostIF/okUH0_ibufg
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.069    -3.311 r  hostIF/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.710    -1.600    hostIF/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -1.504 r  hostIF/mmcm0_bufg/O
                         net (fo=920, routed)         1.636     0.132    hostIF/core0/core0/lec70dee01afd7ab45446d779af5292ff
    SLICE_X8Y66          FDRE                                         r  hostIF/core0/core0/a0/lc6c6ff624aff6ea81df719a632099fd5_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y66          FDRE (Prop_fdre_C_Q)         0.518     0.650 f  hostIF/core0/core0/a0/lc6c6ff624aff6ea81df719a632099fd5_reg/Q
                         net (fo=1, routed)           0.859     1.509    hostIF/core0/core0/a0/lc6c6ff624aff6ea81df719a632099fd5
    SLICE_X8Y66          LUT2 (Prop_lut2_I0_O)        0.124     1.633 f  hostIF/core0/core0/l9ca09c625f64b90bed25f2b6c26f6e53[3]_i_2/O
                         net (fo=60, routed)          1.635     3.269    hostIF/core0/core0/a0/lc12c7095b9bc056c60880aeb6055afb1
    SLICE_X8Y57          FDPE                                         f  hostIF/core0/core0/a0/l4f8cd1ab062f5571ff66db47e3d281bf_reg[10]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                     11.408    11.408 r  
    W19                                               0.000    11.408 r  okUH[0] (IN)
                         net (fo=0)                   0.000    11.408    hostIF/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         0.903    12.311 r  hostIF/hi_clk_bufg/O
                         net (fo=1, routed)           1.162    13.473    hostIF/okUH0_ibufg
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.322     6.150 r  hostIF/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.630     7.780    hostIF/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.871 r  hostIF/mmcm0_bufg/O
                         net (fo=920, routed)         1.520     9.392    hostIF/core0/core0/lec70dee01afd7ab45446d779af5292ff
    SLICE_X8Y57          FDPE                                         r  hostIF/core0/core0/a0/l4f8cd1ab062f5571ff66db47e3d281bf_reg[10]/C
                         clock pessimism              0.642    10.034    
                         clock uncertainty           -0.073     9.961    
    SLICE_X8Y57          FDPE (Recov_fdpe_C_PRE)     -0.361     9.600    hostIF/core0/core0/a0/l4f8cd1ab062f5571ff66db47e3d281bf_reg[10]
  -------------------------------------------------------------------
                         required time                          9.600    
                         arrival time                          -3.269    
  -------------------------------------------------------------------
                         slack                                  6.331    

Slack (MET) :             6.331ns  (required time - arrival time)
  Source:                 hostIF/core0/core0/a0/lc6c6ff624aff6ea81df719a632099fd5_reg/C
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Destination:            hostIF/core0/core0/a0/l4f8cd1ab062f5571ff66db47e3d281bf_reg[17]/PRE
                            (recovery check against rising-edge clock mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            9.920ns  (mmcm0_clk0 rise@11.408ns - mmcm0_clk0 rise@1.488ns)
  Data Path Delay:        3.137ns  (logic 0.642ns (20.468%)  route 2.495ns (79.532%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.016ns = ( 9.392 - 11.408 ) 
    Source Clock Delay      (SCD):    -1.356ns = ( 0.132 - 1.488 ) 
    Clock Pessimism Removal (CPR):    0.642ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                      1.488     1.488 r  
    W19                                               0.000     1.488 r  okUH[0] (IN)
                         net (fo=0)                   0.000     1.488    hostIF/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         1.037     2.525 r  hostIF/hi_clk_bufg/O
                         net (fo=1, routed)           1.233     3.758    hostIF/okUH0_ibufg
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.069    -3.311 r  hostIF/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.710    -1.600    hostIF/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -1.504 r  hostIF/mmcm0_bufg/O
                         net (fo=920, routed)         1.636     0.132    hostIF/core0/core0/lec70dee01afd7ab45446d779af5292ff
    SLICE_X8Y66          FDRE                                         r  hostIF/core0/core0/a0/lc6c6ff624aff6ea81df719a632099fd5_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y66          FDRE (Prop_fdre_C_Q)         0.518     0.650 f  hostIF/core0/core0/a0/lc6c6ff624aff6ea81df719a632099fd5_reg/Q
                         net (fo=1, routed)           0.859     1.509    hostIF/core0/core0/a0/lc6c6ff624aff6ea81df719a632099fd5
    SLICE_X8Y66          LUT2 (Prop_lut2_I0_O)        0.124     1.633 f  hostIF/core0/core0/l9ca09c625f64b90bed25f2b6c26f6e53[3]_i_2/O
                         net (fo=60, routed)          1.635     3.269    hostIF/core0/core0/a0/lc12c7095b9bc056c60880aeb6055afb1
    SLICE_X8Y57          FDPE                                         f  hostIF/core0/core0/a0/l4f8cd1ab062f5571ff66db47e3d281bf_reg[17]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                     11.408    11.408 r  
    W19                                               0.000    11.408 r  okUH[0] (IN)
                         net (fo=0)                   0.000    11.408    hostIF/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         0.903    12.311 r  hostIF/hi_clk_bufg/O
                         net (fo=1, routed)           1.162    13.473    hostIF/okUH0_ibufg
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.322     6.150 r  hostIF/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.630     7.780    hostIF/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.871 r  hostIF/mmcm0_bufg/O
                         net (fo=920, routed)         1.520     9.392    hostIF/core0/core0/lec70dee01afd7ab45446d779af5292ff
    SLICE_X8Y57          FDPE                                         r  hostIF/core0/core0/a0/l4f8cd1ab062f5571ff66db47e3d281bf_reg[17]/C
                         clock pessimism              0.642    10.034    
                         clock uncertainty           -0.073     9.961    
    SLICE_X8Y57          FDPE (Recov_fdpe_C_PRE)     -0.361     9.600    hostIF/core0/core0/a0/l4f8cd1ab062f5571ff66db47e3d281bf_reg[17]
  -------------------------------------------------------------------
                         required time                          9.600    
                         arrival time                          -3.269    
  -------------------------------------------------------------------
                         slack                                  6.331    

Slack (MET) :             6.331ns  (required time - arrival time)
  Source:                 hostIF/core0/core0/a0/lc6c6ff624aff6ea81df719a632099fd5_reg/C
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Destination:            hostIF/core0/core0/a0/l4f8cd1ab062f5571ff66db47e3d281bf_reg[3]/PRE
                            (recovery check against rising-edge clock mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            9.920ns  (mmcm0_clk0 rise@11.408ns - mmcm0_clk0 rise@1.488ns)
  Data Path Delay:        3.137ns  (logic 0.642ns (20.468%)  route 2.495ns (79.532%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.016ns = ( 9.392 - 11.408 ) 
    Source Clock Delay      (SCD):    -1.356ns = ( 0.132 - 1.488 ) 
    Clock Pessimism Removal (CPR):    0.642ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                      1.488     1.488 r  
    W19                                               0.000     1.488 r  okUH[0] (IN)
                         net (fo=0)                   0.000     1.488    hostIF/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         1.037     2.525 r  hostIF/hi_clk_bufg/O
                         net (fo=1, routed)           1.233     3.758    hostIF/okUH0_ibufg
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.069    -3.311 r  hostIF/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.710    -1.600    hostIF/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -1.504 r  hostIF/mmcm0_bufg/O
                         net (fo=920, routed)         1.636     0.132    hostIF/core0/core0/lec70dee01afd7ab45446d779af5292ff
    SLICE_X8Y66          FDRE                                         r  hostIF/core0/core0/a0/lc6c6ff624aff6ea81df719a632099fd5_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y66          FDRE (Prop_fdre_C_Q)         0.518     0.650 f  hostIF/core0/core0/a0/lc6c6ff624aff6ea81df719a632099fd5_reg/Q
                         net (fo=1, routed)           0.859     1.509    hostIF/core0/core0/a0/lc6c6ff624aff6ea81df719a632099fd5
    SLICE_X8Y66          LUT2 (Prop_lut2_I0_O)        0.124     1.633 f  hostIF/core0/core0/l9ca09c625f64b90bed25f2b6c26f6e53[3]_i_2/O
                         net (fo=60, routed)          1.635     3.269    hostIF/core0/core0/a0/lc12c7095b9bc056c60880aeb6055afb1
    SLICE_X8Y57          FDPE                                         f  hostIF/core0/core0/a0/l4f8cd1ab062f5571ff66db47e3d281bf_reg[3]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                     11.408    11.408 r  
    W19                                               0.000    11.408 r  okUH[0] (IN)
                         net (fo=0)                   0.000    11.408    hostIF/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         0.903    12.311 r  hostIF/hi_clk_bufg/O
                         net (fo=1, routed)           1.162    13.473    hostIF/okUH0_ibufg
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.322     6.150 r  hostIF/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.630     7.780    hostIF/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.871 r  hostIF/mmcm0_bufg/O
                         net (fo=920, routed)         1.520     9.392    hostIF/core0/core0/lec70dee01afd7ab45446d779af5292ff
    SLICE_X8Y57          FDPE                                         r  hostIF/core0/core0/a0/l4f8cd1ab062f5571ff66db47e3d281bf_reg[3]/C
                         clock pessimism              0.642    10.034    
                         clock uncertainty           -0.073     9.961    
    SLICE_X8Y57          FDPE (Recov_fdpe_C_PRE)     -0.361     9.600    hostIF/core0/core0/a0/l4f8cd1ab062f5571ff66db47e3d281bf_reg[3]
  -------------------------------------------------------------------
                         required time                          9.600    
                         arrival time                          -3.269    
  -------------------------------------------------------------------
                         slack                                  6.331    

Slack (MET) :             6.331ns  (required time - arrival time)
  Source:                 hostIF/core0/core0/a0/lc6c6ff624aff6ea81df719a632099fd5_reg/C
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Destination:            hostIF/core0/core0/a0/l8733ba0cb25077d8c78e1b1549a80eef_reg/CLR
                            (recovery check against rising-edge clock mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            9.920ns  (mmcm0_clk0 rise@11.408ns - mmcm0_clk0 rise@1.488ns)
  Data Path Delay:        3.137ns  (logic 0.642ns (20.468%)  route 2.495ns (79.532%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.016ns = ( 9.392 - 11.408 ) 
    Source Clock Delay      (SCD):    -1.356ns = ( 0.132 - 1.488 ) 
    Clock Pessimism Removal (CPR):    0.642ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                      1.488     1.488 r  
    W19                                               0.000     1.488 r  okUH[0] (IN)
                         net (fo=0)                   0.000     1.488    hostIF/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         1.037     2.525 r  hostIF/hi_clk_bufg/O
                         net (fo=1, routed)           1.233     3.758    hostIF/okUH0_ibufg
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.069    -3.311 r  hostIF/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.710    -1.600    hostIF/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -1.504 r  hostIF/mmcm0_bufg/O
                         net (fo=920, routed)         1.636     0.132    hostIF/core0/core0/lec70dee01afd7ab45446d779af5292ff
    SLICE_X8Y66          FDRE                                         r  hostIF/core0/core0/a0/lc6c6ff624aff6ea81df719a632099fd5_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y66          FDRE (Prop_fdre_C_Q)         0.518     0.650 f  hostIF/core0/core0/a0/lc6c6ff624aff6ea81df719a632099fd5_reg/Q
                         net (fo=1, routed)           0.859     1.509    hostIF/core0/core0/a0/lc6c6ff624aff6ea81df719a632099fd5
    SLICE_X8Y66          LUT2 (Prop_lut2_I0_O)        0.124     1.633 f  hostIF/core0/core0/l9ca09c625f64b90bed25f2b6c26f6e53[3]_i_2/O
                         net (fo=60, routed)          1.635     3.269    hostIF/core0/core0/a0/lc12c7095b9bc056c60880aeb6055afb1
    SLICE_X8Y57          FDCE                                         f  hostIF/core0/core0/a0/l8733ba0cb25077d8c78e1b1549a80eef_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                     11.408    11.408 r  
    W19                                               0.000    11.408 r  okUH[0] (IN)
                         net (fo=0)                   0.000    11.408    hostIF/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         0.903    12.311 r  hostIF/hi_clk_bufg/O
                         net (fo=1, routed)           1.162    13.473    hostIF/okUH0_ibufg
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.322     6.150 r  hostIF/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.630     7.780    hostIF/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.871 r  hostIF/mmcm0_bufg/O
                         net (fo=920, routed)         1.520     9.392    hostIF/core0/core0/lec70dee01afd7ab45446d779af5292ff
    SLICE_X8Y57          FDCE                                         r  hostIF/core0/core0/a0/l8733ba0cb25077d8c78e1b1549a80eef_reg/C
                         clock pessimism              0.642    10.034    
                         clock uncertainty           -0.073     9.961    
    SLICE_X8Y57          FDCE (Recov_fdce_C_CLR)     -0.361     9.600    hostIF/core0/core0/a0/l8733ba0cb25077d8c78e1b1549a80eef_reg
  -------------------------------------------------------------------
                         required time                          9.600    
                         arrival time                          -3.269    
  -------------------------------------------------------------------
                         slack                                  6.331    

Slack (MET) :             6.333ns  (required time - arrival time)
  Source:                 hostIF/core0/core0/a0/lc6c6ff624aff6ea81df719a632099fd5_reg/C
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Destination:            hostIF/core0/core0/a0/l4f8cd1ab062f5571ff66db47e3d281bf_reg[0]/PRE
                            (recovery check against rising-edge clock mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            9.920ns  (mmcm0_clk0 rise@11.408ns - mmcm0_clk0 rise@1.488ns)
  Data Path Delay:        3.137ns  (logic 0.642ns (20.468%)  route 2.495ns (79.532%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.016ns = ( 9.392 - 11.408 ) 
    Source Clock Delay      (SCD):    -1.356ns = ( 0.132 - 1.488 ) 
    Clock Pessimism Removal (CPR):    0.642ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                      1.488     1.488 r  
    W19                                               0.000     1.488 r  okUH[0] (IN)
                         net (fo=0)                   0.000     1.488    hostIF/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         1.037     2.525 r  hostIF/hi_clk_bufg/O
                         net (fo=1, routed)           1.233     3.758    hostIF/okUH0_ibufg
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.069    -3.311 r  hostIF/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.710    -1.600    hostIF/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -1.504 r  hostIF/mmcm0_bufg/O
                         net (fo=920, routed)         1.636     0.132    hostIF/core0/core0/lec70dee01afd7ab45446d779af5292ff
    SLICE_X8Y66          FDRE                                         r  hostIF/core0/core0/a0/lc6c6ff624aff6ea81df719a632099fd5_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y66          FDRE (Prop_fdre_C_Q)         0.518     0.650 f  hostIF/core0/core0/a0/lc6c6ff624aff6ea81df719a632099fd5_reg/Q
                         net (fo=1, routed)           0.859     1.509    hostIF/core0/core0/a0/lc6c6ff624aff6ea81df719a632099fd5
    SLICE_X8Y66          LUT2 (Prop_lut2_I0_O)        0.124     1.633 f  hostIF/core0/core0/l9ca09c625f64b90bed25f2b6c26f6e53[3]_i_2/O
                         net (fo=60, routed)          1.635     3.269    hostIF/core0/core0/a0/lc12c7095b9bc056c60880aeb6055afb1
    SLICE_X9Y57          FDPE                                         f  hostIF/core0/core0/a0/l4f8cd1ab062f5571ff66db47e3d281bf_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                     11.408    11.408 r  
    W19                                               0.000    11.408 r  okUH[0] (IN)
                         net (fo=0)                   0.000    11.408    hostIF/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         0.903    12.311 r  hostIF/hi_clk_bufg/O
                         net (fo=1, routed)           1.162    13.473    hostIF/okUH0_ibufg
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.322     6.150 r  hostIF/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.630     7.780    hostIF/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.871 r  hostIF/mmcm0_bufg/O
                         net (fo=920, routed)         1.520     9.392    hostIF/core0/core0/lec70dee01afd7ab45446d779af5292ff
    SLICE_X9Y57          FDPE                                         r  hostIF/core0/core0/a0/l4f8cd1ab062f5571ff66db47e3d281bf_reg[0]/C
                         clock pessimism              0.642    10.034    
                         clock uncertainty           -0.073     9.961    
    SLICE_X9Y57          FDPE (Recov_fdpe_C_PRE)     -0.359     9.602    hostIF/core0/core0/a0/l4f8cd1ab062f5571ff66db47e3d281bf_reg[0]
  -------------------------------------------------------------------
                         required time                          9.602    
                         arrival time                          -3.269    
  -------------------------------------------------------------------
                         slack                                  6.333    

Slack (MET) :             6.333ns  (required time - arrival time)
  Source:                 hostIF/core0/core0/a0/lc6c6ff624aff6ea81df719a632099fd5_reg/C
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Destination:            hostIF/core0/core0/a0/l4f8cd1ab062f5571ff66db47e3d281bf_reg[1]/PRE
                            (recovery check against rising-edge clock mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            9.920ns  (mmcm0_clk0 rise@11.408ns - mmcm0_clk0 rise@1.488ns)
  Data Path Delay:        3.137ns  (logic 0.642ns (20.468%)  route 2.495ns (79.532%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.016ns = ( 9.392 - 11.408 ) 
    Source Clock Delay      (SCD):    -1.356ns = ( 0.132 - 1.488 ) 
    Clock Pessimism Removal (CPR):    0.642ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                      1.488     1.488 r  
    W19                                               0.000     1.488 r  okUH[0] (IN)
                         net (fo=0)                   0.000     1.488    hostIF/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         1.037     2.525 r  hostIF/hi_clk_bufg/O
                         net (fo=1, routed)           1.233     3.758    hostIF/okUH0_ibufg
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.069    -3.311 r  hostIF/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.710    -1.600    hostIF/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -1.504 r  hostIF/mmcm0_bufg/O
                         net (fo=920, routed)         1.636     0.132    hostIF/core0/core0/lec70dee01afd7ab45446d779af5292ff
    SLICE_X8Y66          FDRE                                         r  hostIF/core0/core0/a0/lc6c6ff624aff6ea81df719a632099fd5_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y66          FDRE (Prop_fdre_C_Q)         0.518     0.650 f  hostIF/core0/core0/a0/lc6c6ff624aff6ea81df719a632099fd5_reg/Q
                         net (fo=1, routed)           0.859     1.509    hostIF/core0/core0/a0/lc6c6ff624aff6ea81df719a632099fd5
    SLICE_X8Y66          LUT2 (Prop_lut2_I0_O)        0.124     1.633 f  hostIF/core0/core0/l9ca09c625f64b90bed25f2b6c26f6e53[3]_i_2/O
                         net (fo=60, routed)          1.635     3.269    hostIF/core0/core0/a0/lc12c7095b9bc056c60880aeb6055afb1
    SLICE_X9Y57          FDPE                                         f  hostIF/core0/core0/a0/l4f8cd1ab062f5571ff66db47e3d281bf_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                     11.408    11.408 r  
    W19                                               0.000    11.408 r  okUH[0] (IN)
                         net (fo=0)                   0.000    11.408    hostIF/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         0.903    12.311 r  hostIF/hi_clk_bufg/O
                         net (fo=1, routed)           1.162    13.473    hostIF/okUH0_ibufg
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.322     6.150 r  hostIF/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.630     7.780    hostIF/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.871 r  hostIF/mmcm0_bufg/O
                         net (fo=920, routed)         1.520     9.392    hostIF/core0/core0/lec70dee01afd7ab45446d779af5292ff
    SLICE_X9Y57          FDPE                                         r  hostIF/core0/core0/a0/l4f8cd1ab062f5571ff66db47e3d281bf_reg[1]/C
                         clock pessimism              0.642    10.034    
                         clock uncertainty           -0.073     9.961    
    SLICE_X9Y57          FDPE (Recov_fdpe_C_PRE)     -0.359     9.602    hostIF/core0/core0/a0/l4f8cd1ab062f5571ff66db47e3d281bf_reg[1]
  -------------------------------------------------------------------
                         required time                          9.602    
                         arrival time                          -3.269    
  -------------------------------------------------------------------
                         slack                                  6.333    

Slack (MET) :             6.333ns  (required time - arrival time)
  Source:                 hostIF/core0/core0/a0/lc6c6ff624aff6ea81df719a632099fd5_reg/C
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Destination:            hostIF/core0/core0/a0/l4f8cd1ab062f5571ff66db47e3d281bf_reg[2]/PRE
                            (recovery check against rising-edge clock mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            9.920ns  (mmcm0_clk0 rise@11.408ns - mmcm0_clk0 rise@1.488ns)
  Data Path Delay:        3.137ns  (logic 0.642ns (20.468%)  route 2.495ns (79.532%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.016ns = ( 9.392 - 11.408 ) 
    Source Clock Delay      (SCD):    -1.356ns = ( 0.132 - 1.488 ) 
    Clock Pessimism Removal (CPR):    0.642ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                      1.488     1.488 r  
    W19                                               0.000     1.488 r  okUH[0] (IN)
                         net (fo=0)                   0.000     1.488    hostIF/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         1.037     2.525 r  hostIF/hi_clk_bufg/O
                         net (fo=1, routed)           1.233     3.758    hostIF/okUH0_ibufg
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.069    -3.311 r  hostIF/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.710    -1.600    hostIF/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -1.504 r  hostIF/mmcm0_bufg/O
                         net (fo=920, routed)         1.636     0.132    hostIF/core0/core0/lec70dee01afd7ab45446d779af5292ff
    SLICE_X8Y66          FDRE                                         r  hostIF/core0/core0/a0/lc6c6ff624aff6ea81df719a632099fd5_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y66          FDRE (Prop_fdre_C_Q)         0.518     0.650 f  hostIF/core0/core0/a0/lc6c6ff624aff6ea81df719a632099fd5_reg/Q
                         net (fo=1, routed)           0.859     1.509    hostIF/core0/core0/a0/lc6c6ff624aff6ea81df719a632099fd5
    SLICE_X8Y66          LUT2 (Prop_lut2_I0_O)        0.124     1.633 f  hostIF/core0/core0/l9ca09c625f64b90bed25f2b6c26f6e53[3]_i_2/O
                         net (fo=60, routed)          1.635     3.269    hostIF/core0/core0/a0/lc12c7095b9bc056c60880aeb6055afb1
    SLICE_X9Y57          FDPE                                         f  hostIF/core0/core0/a0/l4f8cd1ab062f5571ff66db47e3d281bf_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                     11.408    11.408 r  
    W19                                               0.000    11.408 r  okUH[0] (IN)
                         net (fo=0)                   0.000    11.408    hostIF/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         0.903    12.311 r  hostIF/hi_clk_bufg/O
                         net (fo=1, routed)           1.162    13.473    hostIF/okUH0_ibufg
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.322     6.150 r  hostIF/mmcm0/CLKOUT0
                         net (fo=1, routed)           1.630     7.780    hostIF/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.871 r  hostIF/mmcm0_bufg/O
                         net (fo=920, routed)         1.520     9.392    hostIF/core0/core0/lec70dee01afd7ab45446d779af5292ff
    SLICE_X9Y57          FDPE                                         r  hostIF/core0/core0/a0/l4f8cd1ab062f5571ff66db47e3d281bf_reg[2]/C
                         clock pessimism              0.642    10.034    
                         clock uncertainty           -0.073     9.961    
    SLICE_X9Y57          FDPE (Recov_fdpe_C_PRE)     -0.359     9.602    hostIF/core0/core0/a0/l4f8cd1ab062f5571ff66db47e3d281bf_reg[2]
  -------------------------------------------------------------------
                         required time                          9.602    
                         arrival time                          -3.269    
  -------------------------------------------------------------------
                         slack                                  6.333    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.426ns  (arrival time - required time)
  Source:                 hostIF/core0/core0/a0/cb0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
                            (rising edge-triggered cell FDPE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Destination:            hostIF/core0/core0/a0/cb0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i_reg/PRE
                            (removal check against rising-edge clock mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (mmcm0_clk0 rise@1.488ns - mmcm0_clk0 rise@1.488ns)
  Data Path Delay:        0.339ns  (logic 0.148ns (43.616%)  route 0.191ns (56.384%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.744ns = ( 0.744 - 1.488 ) 
    Source Clock Delay      (SCD):    -0.510ns = ( 0.978 - 1.488 ) 
    Clock Pessimism Removal (CPR):    -0.271ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                      1.488     1.488 r  
    W19                                               0.000     1.488 r  okUH[0] (IN)
                         net (fo=0)                   0.000     1.488    hostIF/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         0.265     1.753 r  hostIF/hi_clk_bufg/O
                         net (fo=1, routed)           0.440     2.193    hostIF/okUH0_ibufg
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.375    -0.182 r  hostIF/mmcm0/CLKOUT0
                         net (fo=1, routed)           0.495     0.313    hostIF/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.339 r  hostIF/mmcm0_bufg/O
                         net (fo=920, routed)         0.639     0.978    hostIF/core0/core0/a0/cb0/U0/lec70dee01afd7ab45446d779af5292ff
    SLICE_X8Y46          FDPE                                         r  hostIF/core0/core0/a0/cb0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y46          FDPE (Prop_fdpe_C_Q)         0.148     1.126 f  hostIF/core0/core0/a0/cb0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/Q
                         net (fo=3, routed)           0.191     1.317    hostIF/core0/core0/a0/cb0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_d2
    SLICE_X10Y46         FDPE                                         f  hostIF/core0/core0/a0/cb0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                      1.488     1.488 r  
    W19                                               0.000     1.488 r  okUH[0] (IN)
                         net (fo=0)                   0.000     1.488    hostIF/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         0.455     1.943 r  hostIF/hi_clk_bufg/O
                         net (fo=1, routed)           0.480     2.423    hostIF/okUH0_ibufg
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.161    -0.738 r  hostIF/mmcm0/CLKOUT0
                         net (fo=1, routed)           0.540    -0.199    hostIF/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.170 r  hostIF/mmcm0_bufg/O
                         net (fo=920, routed)         0.914     0.744    hostIF/core0/core0/a0/cb0/U0/lec70dee01afd7ab45446d779af5292ff
    SLICE_X10Y46         FDPE                                         r  hostIF/core0/core0/a0/cb0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i_reg/C
                         clock pessimism              0.271     1.015    
    SLICE_X10Y46         FDPE (Remov_fdpe_C_PRE)     -0.124     0.891    hostIF/core0/core0/a0/cb0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i_reg
  -------------------------------------------------------------------
                         required time                         -0.891    
                         arrival time                           1.317    
  -------------------------------------------------------------------
                         slack                                  0.426    

Slack (MET) :             0.426ns  (arrival time - required time)
  Source:                 hostIF/core0/core0/a0/cb0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
                            (rising edge-triggered cell FDPE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Destination:            hostIF/core0/core0/a0/cb0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i_reg/PRE
                            (removal check against rising-edge clock mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (mmcm0_clk0 rise@1.488ns - mmcm0_clk0 rise@1.488ns)
  Data Path Delay:        0.339ns  (logic 0.148ns (43.616%)  route 0.191ns (56.384%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.744ns = ( 0.744 - 1.488 ) 
    Source Clock Delay      (SCD):    -0.510ns = ( 0.978 - 1.488 ) 
    Clock Pessimism Removal (CPR):    -0.271ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                      1.488     1.488 r  
    W19                                               0.000     1.488 r  okUH[0] (IN)
                         net (fo=0)                   0.000     1.488    hostIF/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         0.265     1.753 r  hostIF/hi_clk_bufg/O
                         net (fo=1, routed)           0.440     2.193    hostIF/okUH0_ibufg
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.375    -0.182 r  hostIF/mmcm0/CLKOUT0
                         net (fo=1, routed)           0.495     0.313    hostIF/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.339 r  hostIF/mmcm0_bufg/O
                         net (fo=920, routed)         0.639     0.978    hostIF/core0/core0/a0/cb0/U0/lec70dee01afd7ab45446d779af5292ff
    SLICE_X8Y46          FDPE                                         r  hostIF/core0/core0/a0/cb0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y46          FDPE (Prop_fdpe_C_Q)         0.148     1.126 f  hostIF/core0/core0/a0/cb0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/Q
                         net (fo=3, routed)           0.191     1.317    hostIF/core0/core0/a0/cb0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_d2
    SLICE_X10Y46         FDPE                                         f  hostIF/core0/core0/a0/cb0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                      1.488     1.488 r  
    W19                                               0.000     1.488 r  okUH[0] (IN)
                         net (fo=0)                   0.000     1.488    hostIF/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         0.455     1.943 r  hostIF/hi_clk_bufg/O
                         net (fo=1, routed)           0.480     2.423    hostIF/okUH0_ibufg
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.161    -0.738 r  hostIF/mmcm0/CLKOUT0
                         net (fo=1, routed)           0.540    -0.199    hostIF/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.170 r  hostIF/mmcm0_bufg/O
                         net (fo=920, routed)         0.914     0.744    hostIF/core0/core0/a0/cb0/U0/lec70dee01afd7ab45446d779af5292ff
    SLICE_X10Y46         FDPE                                         r  hostIF/core0/core0/a0/cb0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i_reg/C
                         clock pessimism              0.271     1.015    
    SLICE_X10Y46         FDPE (Remov_fdpe_C_PRE)     -0.124     0.891    hostIF/core0/core0/a0/cb0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i_reg
  -------------------------------------------------------------------
                         required time                         -0.891    
                         arrival time                           1.317    
  -------------------------------------------------------------------
                         slack                                  0.426    

Slack (MET) :             0.516ns  (arrival time - required time)
  Source:                 hostIF/core0/core0/a0/cb0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Destination:            hostIF/core0/core0/a0/cb0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d1_reg/PRE
                            (removal check against rising-edge clock mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (mmcm0_clk0 rise@1.488ns - mmcm0_clk0 rise@1.488ns)
  Data Path Delay:        0.406ns  (logic 0.128ns (31.493%)  route 0.278ns (68.507%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.744ns = ( 0.744 - 1.488 ) 
    Source Clock Delay      (SCD):    -0.509ns = ( 0.979 - 1.488 ) 
    Clock Pessimism Removal (CPR):    -0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                      1.488     1.488 r  
    W19                                               0.000     1.488 r  okUH[0] (IN)
                         net (fo=0)                   0.000     1.488    hostIF/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         0.265     1.753 r  hostIF/hi_clk_bufg/O
                         net (fo=1, routed)           0.440     2.193    hostIF/okUH0_ibufg
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.375    -0.182 r  hostIF/mmcm0/CLKOUT0
                         net (fo=1, routed)           0.495     0.313    hostIF/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.339 r  hostIF/mmcm0_bufg/O
                         net (fo=920, routed)         0.640     0.979    hostIF/core0/core0/a0/cb0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X9Y49          FDPE                                         r  hostIF/core0/core0/a0/cb0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y49          FDPE (Prop_fdpe_C_Q)         0.128     1.107 f  hostIF/core0/core0/a0/cb0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=8, routed)           0.278     1.385    hostIF/core0/core0/a0/cb0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X8Y46          FDPE                                         f  hostIF/core0/core0/a0/cb0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d1_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                      1.488     1.488 r  
    W19                                               0.000     1.488 r  okUH[0] (IN)
                         net (fo=0)                   0.000     1.488    hostIF/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         0.455     1.943 r  hostIF/hi_clk_bufg/O
                         net (fo=1, routed)           0.480     2.423    hostIF/okUH0_ibufg
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.161    -0.738 r  hostIF/mmcm0/CLKOUT0
                         net (fo=1, routed)           0.540    -0.199    hostIF/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.170 r  hostIF/mmcm0_bufg/O
                         net (fo=920, routed)         0.914     0.744    hostIF/core0/core0/a0/cb0/U0/lec70dee01afd7ab45446d779af5292ff
    SLICE_X8Y46          FDPE                                         r  hostIF/core0/core0/a0/cb0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d1_reg/C
                         clock pessimism              0.250     0.994    
    SLICE_X8Y46          FDPE (Remov_fdpe_C_PRE)     -0.125     0.869    hostIF/core0/core0/a0/cb0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d1_reg
  -------------------------------------------------------------------
                         required time                         -0.869    
                         arrival time                           1.385    
  -------------------------------------------------------------------
                         slack                                  0.516    

Slack (MET) :             0.516ns  (arrival time - required time)
  Source:                 hostIF/core0/core0/a0/cb0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Destination:            hostIF/core0/core0/a0/cb0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/PRE
                            (removal check against rising-edge clock mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (mmcm0_clk0 rise@1.488ns - mmcm0_clk0 rise@1.488ns)
  Data Path Delay:        0.406ns  (logic 0.128ns (31.493%)  route 0.278ns (68.507%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.744ns = ( 0.744 - 1.488 ) 
    Source Clock Delay      (SCD):    -0.509ns = ( 0.979 - 1.488 ) 
    Clock Pessimism Removal (CPR):    -0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                      1.488     1.488 r  
    W19                                               0.000     1.488 r  okUH[0] (IN)
                         net (fo=0)                   0.000     1.488    hostIF/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         0.265     1.753 r  hostIF/hi_clk_bufg/O
                         net (fo=1, routed)           0.440     2.193    hostIF/okUH0_ibufg
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.375    -0.182 r  hostIF/mmcm0/CLKOUT0
                         net (fo=1, routed)           0.495     0.313    hostIF/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.339 r  hostIF/mmcm0_bufg/O
                         net (fo=920, routed)         0.640     0.979    hostIF/core0/core0/a0/cb0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X9Y49          FDPE                                         r  hostIF/core0/core0/a0/cb0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y49          FDPE (Prop_fdpe_C_Q)         0.128     1.107 f  hostIF/core0/core0/a0/cb0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=8, routed)           0.278     1.385    hostIF/core0/core0/a0/cb0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X8Y46          FDPE                                         f  hostIF/core0/core0/a0/cb0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                      1.488     1.488 r  
    W19                                               0.000     1.488 r  okUH[0] (IN)
                         net (fo=0)                   0.000     1.488    hostIF/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         0.455     1.943 r  hostIF/hi_clk_bufg/O
                         net (fo=1, routed)           0.480     2.423    hostIF/okUH0_ibufg
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.161    -0.738 r  hostIF/mmcm0/CLKOUT0
                         net (fo=1, routed)           0.540    -0.199    hostIF/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.170 r  hostIF/mmcm0_bufg/O
                         net (fo=920, routed)         0.914     0.744    hostIF/core0/core0/a0/cb0/U0/lec70dee01afd7ab45446d779af5292ff
    SLICE_X8Y46          FDPE                                         r  hostIF/core0/core0/a0/cb0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
                         clock pessimism              0.250     0.994    
    SLICE_X8Y46          FDPE (Remov_fdpe_C_PRE)     -0.125     0.869    hostIF/core0/core0/a0/cb0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg
  -------------------------------------------------------------------
                         required time                         -0.869    
                         arrival time                           1.385    
  -------------------------------------------------------------------
                         slack                                  0.516    

Slack (MET) :             0.516ns  (arrival time - required time)
  Source:                 hostIF/core0/core0/a0/cb0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Destination:            hostIF/core0/core0/a0/cb0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d3_reg/PRE
                            (removal check against rising-edge clock mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (mmcm0_clk0 rise@1.488ns - mmcm0_clk0 rise@1.488ns)
  Data Path Delay:        0.406ns  (logic 0.128ns (31.493%)  route 0.278ns (68.507%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.744ns = ( 0.744 - 1.488 ) 
    Source Clock Delay      (SCD):    -0.509ns = ( 0.979 - 1.488 ) 
    Clock Pessimism Removal (CPR):    -0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                      1.488     1.488 r  
    W19                                               0.000     1.488 r  okUH[0] (IN)
                         net (fo=0)                   0.000     1.488    hostIF/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         0.265     1.753 r  hostIF/hi_clk_bufg/O
                         net (fo=1, routed)           0.440     2.193    hostIF/okUH0_ibufg
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.375    -0.182 r  hostIF/mmcm0/CLKOUT0
                         net (fo=1, routed)           0.495     0.313    hostIF/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.339 r  hostIF/mmcm0_bufg/O
                         net (fo=920, routed)         0.640     0.979    hostIF/core0/core0/a0/cb0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X9Y49          FDPE                                         r  hostIF/core0/core0/a0/cb0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y49          FDPE (Prop_fdpe_C_Q)         0.128     1.107 f  hostIF/core0/core0/a0/cb0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=8, routed)           0.278     1.385    hostIF/core0/core0/a0/cb0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X8Y46          FDPE                                         f  hostIF/core0/core0/a0/cb0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d3_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                      1.488     1.488 r  
    W19                                               0.000     1.488 r  okUH[0] (IN)
                         net (fo=0)                   0.000     1.488    hostIF/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         0.455     1.943 r  hostIF/hi_clk_bufg/O
                         net (fo=1, routed)           0.480     2.423    hostIF/okUH0_ibufg
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.161    -0.738 r  hostIF/mmcm0/CLKOUT0
                         net (fo=1, routed)           0.540    -0.199    hostIF/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.170 r  hostIF/mmcm0_bufg/O
                         net (fo=920, routed)         0.914     0.744    hostIF/core0/core0/a0/cb0/U0/lec70dee01afd7ab45446d779af5292ff
    SLICE_X8Y46          FDPE                                         r  hostIF/core0/core0/a0/cb0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d3_reg/C
                         clock pessimism              0.250     0.994    
    SLICE_X8Y46          FDPE (Remov_fdpe_C_PRE)     -0.125     0.869    hostIF/core0/core0/a0/cb0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d3_reg
  -------------------------------------------------------------------
                         required time                         -0.869    
                         arrival time                           1.385    
  -------------------------------------------------------------------
                         slack                                  0.516    

Slack (MET) :             0.742ns  (arrival time - required time)
  Source:                 hostIF/core0/core0/a0/cb0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Destination:            hostIF/core0/core0/a0/cb0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]/CLR
                            (removal check against rising-edge clock mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (mmcm0_clk0 rise@1.488ns - mmcm0_clk0 rise@1.488ns)
  Data Path Delay:        0.684ns  (logic 0.186ns (27.200%)  route 0.498ns (72.800%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.009ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.744ns = ( 0.744 - 1.488 ) 
    Source Clock Delay      (SCD):    -0.482ns = ( 1.006 - 1.488 ) 
    Clock Pessimism Removal (CPR):    -0.271ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                      1.488     1.488 r  
    W19                                               0.000     1.488 r  okUH[0] (IN)
                         net (fo=0)                   0.000     1.488    hostIF/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         0.265     1.753 r  hostIF/hi_clk_bufg/O
                         net (fo=1, routed)           0.440     2.193    hostIF/okUH0_ibufg
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.375    -0.182 r  hostIF/mmcm0/CLKOUT0
                         net (fo=1, routed)           0.495     0.313    hostIF/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.339 r  hostIF/mmcm0_bufg/O
                         net (fo=920, routed)         0.667     1.006    hostIF/core0/core0/a0/cb0/U0/lec70dee01afd7ab45446d779af5292ff
    SLICE_X7Y46          FDRE                                         r  hostIF/core0/core0/a0/cb0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y46          FDRE (Prop_fdre_C_Q)         0.141     1.147 f  hostIF/core0/core0/a0/cb0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/Q
                         net (fo=5, routed)           0.264     1.411    hostIF/core0/core0/a0/cb0/U0/sckt_wr_rst_cc[0]
    SLICE_X8Y46          LUT3 (Prop_lut3_I1_O)        0.045     1.456 f  hostIF/core0/core0/a0/cb0/U0/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_i_3/O
                         net (fo=27, routed)          0.234     1.690    hostIF/core0/core0/a0/cb0/U0/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_i_3_n_0
    SLICE_X8Y45          FDCE                                         f  hostIF/core0/core0/a0/cb0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                      1.488     1.488 r  
    W19                                               0.000     1.488 r  okUH[0] (IN)
                         net (fo=0)                   0.000     1.488    hostIF/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         0.455     1.943 r  hostIF/hi_clk_bufg/O
                         net (fo=1, routed)           0.480     2.423    hostIF/okUH0_ibufg
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.161    -0.738 r  hostIF/mmcm0/CLKOUT0
                         net (fo=1, routed)           0.540    -0.199    hostIF/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.170 r  hostIF/mmcm0_bufg/O
                         net (fo=920, routed)         0.914     0.744    hostIF/core0/core0/a0/cb0/U0/lec70dee01afd7ab45446d779af5292ff
    SLICE_X8Y45          FDCE                                         r  hostIF/core0/core0/a0/cb0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]/C
                         clock pessimism              0.271     1.015    
    SLICE_X8Y45          FDCE (Remov_fdce_C_CLR)     -0.067     0.948    hostIF/core0/core0/a0/cb0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.948    
                         arrival time                           1.690    
  -------------------------------------------------------------------
                         slack                                  0.742    

Slack (MET) :             0.767ns  (arrival time - required time)
  Source:                 hostIF/core0/core0/a0/cb0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Destination:            hostIF/core0/core0/a0/cb0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[3]/CLR
                            (removal check against rising-edge clock mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (mmcm0_clk0 rise@1.488ns - mmcm0_clk0 rise@1.488ns)
  Data Path Delay:        0.684ns  (logic 0.186ns (27.200%)  route 0.498ns (72.800%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.009ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.744ns = ( 0.744 - 1.488 ) 
    Source Clock Delay      (SCD):    -0.482ns = ( 1.006 - 1.488 ) 
    Clock Pessimism Removal (CPR):    -0.271ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                      1.488     1.488 r  
    W19                                               0.000     1.488 r  okUH[0] (IN)
                         net (fo=0)                   0.000     1.488    hostIF/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         0.265     1.753 r  hostIF/hi_clk_bufg/O
                         net (fo=1, routed)           0.440     2.193    hostIF/okUH0_ibufg
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.375    -0.182 r  hostIF/mmcm0/CLKOUT0
                         net (fo=1, routed)           0.495     0.313    hostIF/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.339 r  hostIF/mmcm0_bufg/O
                         net (fo=920, routed)         0.667     1.006    hostIF/core0/core0/a0/cb0/U0/lec70dee01afd7ab45446d779af5292ff
    SLICE_X7Y46          FDRE                                         r  hostIF/core0/core0/a0/cb0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y46          FDRE (Prop_fdre_C_Q)         0.141     1.147 f  hostIF/core0/core0/a0/cb0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/Q
                         net (fo=5, routed)           0.264     1.411    hostIF/core0/core0/a0/cb0/U0/sckt_wr_rst_cc[0]
    SLICE_X8Y46          LUT3 (Prop_lut3_I1_O)        0.045     1.456 f  hostIF/core0/core0/a0/cb0/U0/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_i_3/O
                         net (fo=27, routed)          0.234     1.690    hostIF/core0/core0/a0/cb0/U0/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_i_3_n_0
    SLICE_X9Y45          FDCE                                         f  hostIF/core0/core0/a0/cb0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                      1.488     1.488 r  
    W19                                               0.000     1.488 r  okUH[0] (IN)
                         net (fo=0)                   0.000     1.488    hostIF/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         0.455     1.943 r  hostIF/hi_clk_bufg/O
                         net (fo=1, routed)           0.480     2.423    hostIF/okUH0_ibufg
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.161    -0.738 r  hostIF/mmcm0/CLKOUT0
                         net (fo=1, routed)           0.540    -0.199    hostIF/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.170 r  hostIF/mmcm0_bufg/O
                         net (fo=920, routed)         0.914     0.744    hostIF/core0/core0/a0/cb0/U0/lec70dee01afd7ab45446d779af5292ff
    SLICE_X9Y45          FDCE                                         r  hostIF/core0/core0/a0/cb0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[3]/C
                         clock pessimism              0.271     1.015    
    SLICE_X9Y45          FDCE (Remov_fdce_C_CLR)     -0.092     0.923    hostIF/core0/core0/a0/cb0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.923    
                         arrival time                           1.690    
  -------------------------------------------------------------------
                         slack                                  0.767    

Slack (MET) :             0.767ns  (arrival time - required time)
  Source:                 hostIF/core0/core0/a0/cb0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Destination:            hostIF/core0/core0/a0/cb0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]/CLR
                            (removal check against rising-edge clock mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (mmcm0_clk0 rise@1.488ns - mmcm0_clk0 rise@1.488ns)
  Data Path Delay:        0.684ns  (logic 0.186ns (27.200%)  route 0.498ns (72.800%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.009ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.744ns = ( 0.744 - 1.488 ) 
    Source Clock Delay      (SCD):    -0.482ns = ( 1.006 - 1.488 ) 
    Clock Pessimism Removal (CPR):    -0.271ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                      1.488     1.488 r  
    W19                                               0.000     1.488 r  okUH[0] (IN)
                         net (fo=0)                   0.000     1.488    hostIF/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         0.265     1.753 r  hostIF/hi_clk_bufg/O
                         net (fo=1, routed)           0.440     2.193    hostIF/okUH0_ibufg
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.375    -0.182 r  hostIF/mmcm0/CLKOUT0
                         net (fo=1, routed)           0.495     0.313    hostIF/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.339 r  hostIF/mmcm0_bufg/O
                         net (fo=920, routed)         0.667     1.006    hostIF/core0/core0/a0/cb0/U0/lec70dee01afd7ab45446d779af5292ff
    SLICE_X7Y46          FDRE                                         r  hostIF/core0/core0/a0/cb0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y46          FDRE (Prop_fdre_C_Q)         0.141     1.147 f  hostIF/core0/core0/a0/cb0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/Q
                         net (fo=5, routed)           0.264     1.411    hostIF/core0/core0/a0/cb0/U0/sckt_wr_rst_cc[0]
    SLICE_X8Y46          LUT3 (Prop_lut3_I1_O)        0.045     1.456 f  hostIF/core0/core0/a0/cb0/U0/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_i_3/O
                         net (fo=27, routed)          0.234     1.690    hostIF/core0/core0/a0/cb0/U0/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_i_3_n_0
    SLICE_X9Y45          FDCE                                         f  hostIF/core0/core0/a0/cb0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                      1.488     1.488 r  
    W19                                               0.000     1.488 r  okUH[0] (IN)
                         net (fo=0)                   0.000     1.488    hostIF/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         0.455     1.943 r  hostIF/hi_clk_bufg/O
                         net (fo=1, routed)           0.480     2.423    hostIF/okUH0_ibufg
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.161    -0.738 r  hostIF/mmcm0/CLKOUT0
                         net (fo=1, routed)           0.540    -0.199    hostIF/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.170 r  hostIF/mmcm0_bufg/O
                         net (fo=920, routed)         0.914     0.744    hostIF/core0/core0/a0/cb0/U0/lec70dee01afd7ab45446d779af5292ff
    SLICE_X9Y45          FDCE                                         r  hostIF/core0/core0/a0/cb0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]/C
                         clock pessimism              0.271     1.015    
    SLICE_X9Y45          FDCE (Remov_fdce_C_CLR)     -0.092     0.923    hostIF/core0/core0/a0/cb0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.923    
                         arrival time                           1.690    
  -------------------------------------------------------------------
                         slack                                  0.767    

Slack (MET) :             0.767ns  (arrival time - required time)
  Source:                 hostIF/core0/core0/a0/cb0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Destination:            hostIF/core0/core0/a0/cb0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[5]/CLR
                            (removal check against rising-edge clock mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (mmcm0_clk0 rise@1.488ns - mmcm0_clk0 rise@1.488ns)
  Data Path Delay:        0.684ns  (logic 0.186ns (27.200%)  route 0.498ns (72.800%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.009ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.744ns = ( 0.744 - 1.488 ) 
    Source Clock Delay      (SCD):    -0.482ns = ( 1.006 - 1.488 ) 
    Clock Pessimism Removal (CPR):    -0.271ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                      1.488     1.488 r  
    W19                                               0.000     1.488 r  okUH[0] (IN)
                         net (fo=0)                   0.000     1.488    hostIF/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         0.265     1.753 r  hostIF/hi_clk_bufg/O
                         net (fo=1, routed)           0.440     2.193    hostIF/okUH0_ibufg
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.375    -0.182 r  hostIF/mmcm0/CLKOUT0
                         net (fo=1, routed)           0.495     0.313    hostIF/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.339 r  hostIF/mmcm0_bufg/O
                         net (fo=920, routed)         0.667     1.006    hostIF/core0/core0/a0/cb0/U0/lec70dee01afd7ab45446d779af5292ff
    SLICE_X7Y46          FDRE                                         r  hostIF/core0/core0/a0/cb0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y46          FDRE (Prop_fdre_C_Q)         0.141     1.147 f  hostIF/core0/core0/a0/cb0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/Q
                         net (fo=5, routed)           0.264     1.411    hostIF/core0/core0/a0/cb0/U0/sckt_wr_rst_cc[0]
    SLICE_X8Y46          LUT3 (Prop_lut3_I1_O)        0.045     1.456 f  hostIF/core0/core0/a0/cb0/U0/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_i_3/O
                         net (fo=27, routed)          0.234     1.690    hostIF/core0/core0/a0/cb0/U0/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_i_3_n_0
    SLICE_X9Y45          FDCE                                         f  hostIF/core0/core0/a0/cb0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                      1.488     1.488 r  
    W19                                               0.000     1.488 r  okUH[0] (IN)
                         net (fo=0)                   0.000     1.488    hostIF/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         0.455     1.943 r  hostIF/hi_clk_bufg/O
                         net (fo=1, routed)           0.480     2.423    hostIF/okUH0_ibufg
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.161    -0.738 r  hostIF/mmcm0/CLKOUT0
                         net (fo=1, routed)           0.540    -0.199    hostIF/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.170 r  hostIF/mmcm0_bufg/O
                         net (fo=920, routed)         0.914     0.744    hostIF/core0/core0/a0/cb0/U0/lec70dee01afd7ab45446d779af5292ff
    SLICE_X9Y45          FDCE                                         r  hostIF/core0/core0/a0/cb0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[5]/C
                         clock pessimism              0.271     1.015    
    SLICE_X9Y45          FDCE (Remov_fdce_C_CLR)     -0.092     0.923    hostIF/core0/core0/a0/cb0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.923    
                         arrival time                           1.690    
  -------------------------------------------------------------------
                         slack                                  0.767    

Slack (MET) :             0.767ns  (arrival time - required time)
  Source:                 hostIF/core0/core0/a0/cb0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Destination:            hostIF/core0/core0/a0/cb0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[3]/CLR
                            (removal check against rising-edge clock mmcm0_clk0  {rise@1.488ns fall@6.448ns period=9.920ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (mmcm0_clk0 rise@1.488ns - mmcm0_clk0 rise@1.488ns)
  Data Path Delay:        0.684ns  (logic 0.186ns (27.200%)  route 0.498ns (72.800%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.009ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.744ns = ( 0.744 - 1.488 ) 
    Source Clock Delay      (SCD):    -0.482ns = ( 1.006 - 1.488 ) 
    Clock Pessimism Removal (CPR):    -0.271ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm0_clk0 rise edge)
                                                      1.488     1.488 r  
    W19                                               0.000     1.488 r  okUH[0] (IN)
                         net (fo=0)                   0.000     1.488    hostIF/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         0.265     1.753 r  hostIF/hi_clk_bufg/O
                         net (fo=1, routed)           0.440     2.193    hostIF/okUH0_ibufg
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.375    -0.182 r  hostIF/mmcm0/CLKOUT0
                         net (fo=1, routed)           0.495     0.313    hostIF/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.339 r  hostIF/mmcm0_bufg/O
                         net (fo=920, routed)         0.667     1.006    hostIF/core0/core0/a0/cb0/U0/lec70dee01afd7ab45446d779af5292ff
    SLICE_X7Y46          FDRE                                         r  hostIF/core0/core0/a0/cb0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y46          FDRE (Prop_fdre_C_Q)         0.141     1.147 f  hostIF/core0/core0/a0/cb0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/Q
                         net (fo=5, routed)           0.264     1.411    hostIF/core0/core0/a0/cb0/U0/sckt_wr_rst_cc[0]
    SLICE_X8Y46          LUT3 (Prop_lut3_I1_O)        0.045     1.456 f  hostIF/core0/core0/a0/cb0/U0/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_i_3/O
                         net (fo=27, routed)          0.234     1.690    hostIF/core0/core0/a0/cb0/U0/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_i_3_n_0
    SLICE_X9Y45          FDCE                                         f  hostIF/core0/core0/a0/cb0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock mmcm0_clk0 rise edge)
                                                      1.488     1.488 r  
    W19                                               0.000     1.488 r  okUH[0] (IN)
                         net (fo=0)                   0.000     1.488    hostIF/okUH[0]
    W19                  IBUF (Prop_ibuf_I_O)         0.455     1.943 r  hostIF/hi_clk_bufg/O
                         net (fo=1, routed)           0.480     2.423    hostIF/okUH0_ibufg
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.161    -0.738 r  hostIF/mmcm0/CLKOUT0
                         net (fo=1, routed)           0.540    -0.199    hostIF/mmcm0_clk0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.170 r  hostIF/mmcm0_bufg/O
                         net (fo=920, routed)         0.914     0.744    hostIF/core0/core0/a0/cb0/U0/lec70dee01afd7ab45446d779af5292ff
    SLICE_X9Y45          FDCE                                         r  hostIF/core0/core0/a0/cb0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[3]/C
                         clock pessimism              0.271     1.015    
    SLICE_X9Y45          FDCE (Remov_fdce_C_CLR)     -0.092     0.923    hostIF/core0/core0/a0/cb0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.923    
                         arrival time                           1.690    
  -------------------------------------------------------------------
                         slack                                  0.767    





