Release 14.7 ngdbuild P.20131013 (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

Command Line: /opt/Xilinx/14.7/ISE_DS/ISE/bin/lin64/unwrapped/ngdbuild -intstyle
ise -dd _ngo -aul -nt timestamp -uc
/home/ise/vmShared/VHDL/circuit/papilio_duo.ucf -p xc6slx9-tqg144-2 TopModul.ngc
TopModul.ngd

Reading NGO file "/home/ise/vmShared/VHDL/circuit/DUO_LX9/TopModul.ngc" ...
Gathering constraint information from source properties...
Done.

Annotating constraints to design from ucf file
"/home/ise/vmShared/VHDL/circuit/papilio_duo.ucf" ...
Resolving constraint associations...
Checking Constraint Associations...
WARNING:ConstraintSystem:56 - Constraint <TIMESPEC TS_Period_1 = PERIOD "CLK"
   31.25 ns HIGH 50%;> [/home/ise/vmShared/VHDL/circuit/papilio_duo.ucf(32)]:
   Unable to find an active 'TNM' or 'TimeGrp' constraint named 'CLK'.

INFO:ConstraintSystem:59 - Constraint <NET ext_pins_in(0)      LOC="P94"  |>
   [/home/ise/vmShared/VHDL/circuit/papilio_duo.ucf(33)]: NET "ext_pins_in(0)"
   not found.  Please verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

WARNING:ConstraintSystem - A target design object for the Locate constraint
   '<NET ext_pins_in(0)      LOC="P94"  |>
   [/home/ise/vmShared/VHDL/circuit/papilio_duo.ucf(33)]' could not be found and
   so the Locate constraint will be removed.

INFO:ConstraintSystem:59 - Constraint <IOSTANDARD=LVTTL;>
   [/home/ise/vmShared/VHDL/circuit/papilio_duo.ucf(33)]: NET "ext_pins_in(0)"
   not found.  Please verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

WARNING:ConstraintSystem:56 - Constraint <TIMESPEC TS_Period_2 = PERIOD "CLK"
   31.25 ns HIGH 50%;> [/home/ise/vmShared/VHDL/circuit/papilio_duo.ucf(34)]:
   Unable to find an active 'TNM' or 'TimeGrp' constraint named 'CLK'.

INFO:ConstraintSystem:59 - Constraint <NET TXD       LOC="P141" |>
   [/home/ise/vmShared/VHDL/circuit/papilio_duo.ucf(35)]: NET "TXD" not found. 
   Please verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

WARNING:ConstraintSystem - A target design object for the Locate constraint
   '<NET TXD       LOC="P141" |>
   [/home/ise/vmShared/VHDL/circuit/papilio_duo.ucf(35)]' could not be found and
   so the Locate constraint will be removed.

INFO:ConstraintSystem:59 - Constraint <IOSTANDARD=LVTTL |>
   [/home/ise/vmShared/VHDL/circuit/papilio_duo.ucf(35)]: NET "TXD" not found. 
   Please verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

INFO:ConstraintSystem:59 - Constraint <DRIVE=8 |>
   [/home/ise/vmShared/VHDL/circuit/papilio_duo.ucf(35)]: NET "TXD" not found. 
   Please verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

INFO:ConstraintSystem:59 - Constraint <SLEW=FAST;>
   [/home/ise/vmShared/VHDL/circuit/papilio_duo.ucf(35)]: NET "TXD" not found. 
   Please verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

INFO:ConstraintSystem:59 - Constraint <NET ext_pins_out(25)       LOC="P141" |>
   [/home/ise/vmShared/VHDL/circuit/papilio_duo.ucf(36)]: NET "ext_pins_out(25)"
   not found.  Please verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

WARNING:ConstraintSystem - A target design object for the Locate constraint
   '<NET ext_pins_out(25)       LOC="P141" |>
   [/home/ise/vmShared/VHDL/circuit/papilio_duo.ucf(36)]' could not be found and
   so the Locate constraint will be removed.

INFO:ConstraintSystem:59 - Constraint <IOSTANDARD=LVTTL |>
   [/home/ise/vmShared/VHDL/circuit/papilio_duo.ucf(36)]: NET "ext_pins_out(25)"
   not found.  Please verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

INFO:ConstraintSystem:59 - Constraint <DRIVE=8 |>
   [/home/ise/vmShared/VHDL/circuit/papilio_duo.ucf(36)]: NET "ext_pins_out(25)"
   not found.  Please verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

INFO:ConstraintSystem:59 - Constraint <SLEW=FAST;>
   [/home/ise/vmShared/VHDL/circuit/papilio_duo.ucf(36)]: NET "ext_pins_out(25)"
   not found.  Please verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

INFO:ConstraintSystem:59 - Constraint <NET RXD       LOC="P46" |>
   [/home/ise/vmShared/VHDL/circuit/papilio_duo.ucf(37)]: NET "RXD" not found. 
   Please verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

WARNING:ConstraintSystem - A target design object for the Locate constraint
   '<NET RXD       LOC="P46" |>
   [/home/ise/vmShared/VHDL/circuit/papilio_duo.ucf(37)]' could not be found and
   so the Locate constraint will be removed.

INFO:ConstraintSystem:59 - Constraint <IOSTANDARD=LVTTL |>
   [/home/ise/vmShared/VHDL/circuit/papilio_duo.ucf(37)]: NET "RXD" not found. 
   Please verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

INFO:ConstraintSystem:59 - Constraint <DRIVE=8 |>
   [/home/ise/vmShared/VHDL/circuit/papilio_duo.ucf(37)]: NET "RXD" not found. 
   Please verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

INFO:ConstraintSystem:59 - Constraint <SLEW=FAST;>
   [/home/ise/vmShared/VHDL/circuit/papilio_duo.ucf(37)]: NET "RXD" not found. 
   Please verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

INFO:ConstraintSystem:59 - Constraint <NET ext_pins_in(2)       LOC="P46" |>
   [/home/ise/vmShared/VHDL/circuit/papilio_duo.ucf(38)]: NET "ext_pins_in(2)"
   not found.  Please verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

WARNING:ConstraintSystem - A target design object for the Locate constraint
   '<NET ext_pins_in(2)       LOC="P46" |>
   [/home/ise/vmShared/VHDL/circuit/papilio_duo.ucf(38)]' could not be found and
   so the Locate constraint will be removed.

INFO:ConstraintSystem:59 - Constraint <IOSTANDARD=LVTTL |>
   [/home/ise/vmShared/VHDL/circuit/papilio_duo.ucf(38)]: NET "ext_pins_in(2)"
   not found.  Please verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

INFO:ConstraintSystem:59 - Constraint <DRIVE=8 |>
   [/home/ise/vmShared/VHDL/circuit/papilio_duo.ucf(38)]: NET "ext_pins_in(2)"
   not found.  Please verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

INFO:ConstraintSystem:59 - Constraint <SLEW=FAST;>
   [/home/ise/vmShared/VHDL/circuit/papilio_duo.ucf(38)]: NET "ext_pins_in(2)"
   not found.  Please verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

INFO:ConstraintSystem:59 - Constraint <NET alarm_bit         LOC="P132" |>
   [/home/ise/vmShared/VHDL/circuit/papilio_duo.ucf(52)]: NET "alarm_bit" not
   found.  Please verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

WARNING:ConstraintSystem - A target design object for the Locate constraint
   '<NET alarm_bit         LOC="P132" |>
   [/home/ise/vmShared/VHDL/circuit/papilio_duo.ucf(52)]' could not be found and
   so the Locate constraint will be removed.

INFO:ConstraintSystem:59 - Constraint <IOSTANDARD=LVTTL;>
   [/home/ise/vmShared/VHDL/circuit/papilio_duo.ucf(52)]: NET "alarm_bit" not
   found.  Please verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

INFO:ConstraintSystem:59 - Constraint <NET Arduino_16          LOC="P112" |>
   [/home/ise/vmShared/VHDL/circuit/papilio_duo.ucf(58)]: NET "Arduino_16" not
   found.  Please verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

WARNING:ConstraintSystem - A target design object for the Locate constraint
   '<NET Arduino_16          LOC="P112" |>
   [/home/ise/vmShared/VHDL/circuit/papilio_duo.ucf(58)]' could not be found and
   so the Locate constraint will be removed.

INFO:ConstraintSystem:59 - Constraint <IOSTANDARD=LVTTL;>
   [/home/ise/vmShared/VHDL/circuit/papilio_duo.ucf(58)]: NET "Arduino_16" not
   found.  Please verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

INFO:ConstraintSystem:59 - Constraint <NET Arduino_17          LOC="P111" |>
   [/home/ise/vmShared/VHDL/circuit/papilio_duo.ucf(59)]: NET "Arduino_17" not
   found.  Please verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

WARNING:ConstraintSystem - A target design object for the Locate constraint
   '<NET Arduino_17          LOC="P111" |>
   [/home/ise/vmShared/VHDL/circuit/papilio_duo.ucf(59)]' could not be found and
   so the Locate constraint will be removed.

INFO:ConstraintSystem:59 - Constraint <IOSTANDARD=LVTTL;>
   [/home/ise/vmShared/VHDL/circuit/papilio_duo.ucf(59)]: NET "Arduino_17" not
   found.  Please verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

INFO:ConstraintSystem:59 - Constraint <NET Arduino_18          LOC="P105" |>
   [/home/ise/vmShared/VHDL/circuit/papilio_duo.ucf(60)]: NET "Arduino_18" not
   found.  Please verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

WARNING:ConstraintSystem - A target design object for the Locate constraint
   '<NET Arduino_18          LOC="P105" |>
   [/home/ise/vmShared/VHDL/circuit/papilio_duo.ucf(60)]' could not be found and
   so the Locate constraint will be removed.

INFO:ConstraintSystem:59 - Constraint <IOSTANDARD=LVTTL;>
   [/home/ise/vmShared/VHDL/circuit/papilio_duo.ucf(60)]: NET "Arduino_18" not
   found.  Please verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

INFO:ConstraintSystem:59 - Constraint <NET Arduino_19          LOC="P102" |>
   [/home/ise/vmShared/VHDL/circuit/papilio_duo.ucf(61)]: NET "Arduino_19" not
   found.  Please verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

WARNING:ConstraintSystem - A target design object for the Locate constraint
   '<NET Arduino_19          LOC="P102" |>
   [/home/ise/vmShared/VHDL/circuit/papilio_duo.ucf(61)]' could not be found and
   so the Locate constraint will be removed.

INFO:ConstraintSystem:59 - Constraint <IOSTANDARD=LVTTL;>
   [/home/ise/vmShared/VHDL/circuit/papilio_duo.ucf(61)]: NET "Arduino_19" not
   found.  Please verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

INFO:ConstraintSystem:59 - Constraint <NET Arduino_20          LOC="P101" |>
   [/home/ise/vmShared/VHDL/circuit/papilio_duo.ucf(62)]: NET "Arduino_20" not
   found.  Please verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

WARNING:ConstraintSystem - A target design object for the Locate constraint
   '<NET Arduino_20          LOC="P101" |>
   [/home/ise/vmShared/VHDL/circuit/papilio_duo.ucf(62)]' could not be found and
   so the Locate constraint will be removed.

INFO:ConstraintSystem:59 - Constraint <IOSTANDARD=LVTTL;>
   [/home/ise/vmShared/VHDL/circuit/papilio_duo.ucf(62)]: NET "Arduino_20" not
   found.  Please verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

INFO:ConstraintSystem:59 - Constraint <NET Arduino_21          LOC="P100" |>
   [/home/ise/vmShared/VHDL/circuit/papilio_duo.ucf(63)]: NET "Arduino_21" not
   found.  Please verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

WARNING:ConstraintSystem - A target design object for the Locate constraint
   '<NET Arduino_21          LOC="P100" |>
   [/home/ise/vmShared/VHDL/circuit/papilio_duo.ucf(63)]' could not be found and
   so the Locate constraint will be removed.

INFO:ConstraintSystem:59 - Constraint <IOSTANDARD=LVTTL;>
   [/home/ise/vmShared/VHDL/circuit/papilio_duo.ucf(63)]: NET "Arduino_21" not
   found.  Please verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

INFO:ConstraintSystem:59 - Constraint <NET Arduino_22          LOC="P99"  |>
   [/home/ise/vmShared/VHDL/circuit/papilio_duo.ucf(65)]: NET "Arduino_22" not
   found.  Please verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

WARNING:ConstraintSystem - A target design object for the Locate constraint
   '<NET Arduino_22          LOC="P99"  |>
   [/home/ise/vmShared/VHDL/circuit/papilio_duo.ucf(65)]' could not be found and
   so the Locate constraint will be removed.

INFO:ConstraintSystem:59 - Constraint <IOSTANDARD=LVTTL;>
   [/home/ise/vmShared/VHDL/circuit/papilio_duo.ucf(65)]: NET "Arduino_22" not
   found.  Please verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

INFO:ConstraintSystem:59 - Constraint <NET Arduino_24          LOC="P97"  |>
   [/home/ise/vmShared/VHDL/circuit/papilio_duo.ucf(66)]: NET "Arduino_24" not
   found.  Please verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

WARNING:ConstraintSystem - A target design object for the Locate constraint
   '<NET Arduino_24          LOC="P97"  |>
   [/home/ise/vmShared/VHDL/circuit/papilio_duo.ucf(66)]' could not be found and
   so the Locate constraint will be removed.

INFO:ConstraintSystem:59 - Constraint <IOSTANDARD=LVTTL;>
   [/home/ise/vmShared/VHDL/circuit/papilio_duo.ucf(66)]: NET "Arduino_24" not
   found.  Please verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

INFO:ConstraintSystem:59 - Constraint <NET Arduino_26          LOC="P93"  |>
   [/home/ise/vmShared/VHDL/circuit/papilio_duo.ucf(67)]: NET "Arduino_26" not
   found.  Please verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

WARNING:ConstraintSystem - A target design object for the Locate constraint
   '<NET Arduino_26          LOC="P93"  |>
   [/home/ise/vmShared/VHDL/circuit/papilio_duo.ucf(67)]' could not be found and
   so the Locate constraint will be removed.

INFO:ConstraintSystem:59 - Constraint <IOSTANDARD=LVTTL;>
   [/home/ise/vmShared/VHDL/circuit/papilio_duo.ucf(67)]: NET "Arduino_26" not
   found.  Please verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

INFO:ConstraintSystem:59 - Constraint <NET Arduino_28          LOC="P88"  |>
   [/home/ise/vmShared/VHDL/circuit/papilio_duo.ucf(68)]: NET "Arduino_28" not
   found.  Please verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

WARNING:ConstraintSystem - A target design object for the Locate constraint
   '<NET Arduino_28          LOC="P88"  |>
   [/home/ise/vmShared/VHDL/circuit/papilio_duo.ucf(68)]' could not be found and
   so the Locate constraint will be removed.

INFO:ConstraintSystem:59 - Constraint <IOSTANDARD=LVTTL;>
   [/home/ise/vmShared/VHDL/circuit/papilio_duo.ucf(68)]: NET "Arduino_28" not
   found.  Please verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

INFO:ConstraintSystem:59 - Constraint <NET Arduino_30          LOC="P85"  |>
   [/home/ise/vmShared/VHDL/circuit/papilio_duo.ucf(69)]: NET "Arduino_30" not
   found.  Please verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

WARNING:ConstraintSystem - A target design object for the Locate constraint
   '<NET Arduino_30          LOC="P85"  |>
   [/home/ise/vmShared/VHDL/circuit/papilio_duo.ucf(69)]' could not be found and
   so the Locate constraint will be removed.

INFO:ConstraintSystem:59 - Constraint <IOSTANDARD=LVTTL;>
   [/home/ise/vmShared/VHDL/circuit/papilio_duo.ucf(69)]: NET "Arduino_30" not
   found.  Please verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

INFO:ConstraintSystem:59 - Constraint <NET Arduino_32          LOC="P83"  |>
   [/home/ise/vmShared/VHDL/circuit/papilio_duo.ucf(70)]: NET "Arduino_32" not
   found.  Please verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

WARNING:ConstraintSystem - A target design object for the Locate constraint
   '<NET Arduino_32          LOC="P83"  |>
   [/home/ise/vmShared/VHDL/circuit/papilio_duo.ucf(70)]' could not be found and
   so the Locate constraint will be removed.

INFO:ConstraintSystem:59 - Constraint <IOSTANDARD=LVTTL;>
   [/home/ise/vmShared/VHDL/circuit/papilio_duo.ucf(70)]: NET "Arduino_32" not
   found.  Please verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

INFO:ConstraintSystem:59 - Constraint <NET Arduino_34          LOC="P81"  |>
   [/home/ise/vmShared/VHDL/circuit/papilio_duo.ucf(71)]: NET "Arduino_34" not
   found.  Please verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

WARNING:ConstraintSystem - A target design object for the Locate constraint
   '<NET Arduino_34          LOC="P81"  |>
   [/home/ise/vmShared/VHDL/circuit/papilio_duo.ucf(71)]' could not be found and
   so the Locate constraint will be removed.

INFO:ConstraintSystem:59 - Constraint <IOSTANDARD=LVTTL;>
   [/home/ise/vmShared/VHDL/circuit/papilio_duo.ucf(71)]: NET "Arduino_34" not
   found.  Please verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

INFO:ConstraintSystem:59 - Constraint <NET Arduino_36          LOC="P79"  |>
   [/home/ise/vmShared/VHDL/circuit/papilio_duo.ucf(72)]: NET "Arduino_36" not
   found.  Please verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

WARNING:ConstraintSystem - A target design object for the Locate constraint
   '<NET Arduino_36          LOC="P79"  |>
   [/home/ise/vmShared/VHDL/circuit/papilio_duo.ucf(72)]' could not be found and
   so the Locate constraint will be removed.

INFO:ConstraintSystem:59 - Constraint <IOSTANDARD=LVTTL;>
   [/home/ise/vmShared/VHDL/circuit/papilio_duo.ucf(72)]: NET "Arduino_36" not
   found.  Please verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

INFO:ConstraintSystem:59 - Constraint <NET Arduino_38          LOC="P75"  |>
   [/home/ise/vmShared/VHDL/circuit/papilio_duo.ucf(73)]: NET "Arduino_38" not
   found.  Please verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

WARNING:ConstraintSystem - A target design object for the Locate constraint
   '<NET Arduino_38          LOC="P75"  |>
   [/home/ise/vmShared/VHDL/circuit/papilio_duo.ucf(73)]' could not be found and
   so the Locate constraint will be removed.

INFO:ConstraintSystem:59 - Constraint <IOSTANDARD=LVTTL;>
   [/home/ise/vmShared/VHDL/circuit/papilio_duo.ucf(73)]: NET "Arduino_38" not
   found.  Please verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

INFO:ConstraintSystem:59 - Constraint <NET Arduino_40          LOC="P67"  |>
   [/home/ise/vmShared/VHDL/circuit/papilio_duo.ucf(74)]: NET "Arduino_40" not
   found.  Please verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

WARNING:ConstraintSystem - A target design object for the Locate constraint
   '<NET Arduino_40          LOC="P67"  |>
   [/home/ise/vmShared/VHDL/circuit/papilio_duo.ucf(74)]' could not be found and
   so the Locate constraint will be removed.

INFO:ConstraintSystem:59 - Constraint <IOSTANDARD=LVTTL;>
   [/home/ise/vmShared/VHDL/circuit/papilio_duo.ucf(74)]: NET "Arduino_40" not
   found.  Please verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

INFO:ConstraintSystem:59 - Constraint <NET Arduino_42         LOC="P62"  |>
   [/home/ise/vmShared/VHDL/circuit/papilio_duo.ucf(75)]: NET "Arduino_42" not
   found.  Please verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

WARNING:ConstraintSystem - A target design object for the Locate constraint
   '<NET Arduino_42         LOC="P62"  |>
   [/home/ise/vmShared/VHDL/circuit/papilio_duo.ucf(75)]' could not be found and
   so the Locate constraint will be removed.

INFO:ConstraintSystem:59 - Constraint <IOSTANDARD=LVTTL;>
   [/home/ise/vmShared/VHDL/circuit/papilio_duo.ucf(75)]: NET "Arduino_42" not
   found.  Please verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

INFO:ConstraintSystem:59 - Constraint <NET Arduino_44         LOC="P59"  |>
   [/home/ise/vmShared/VHDL/circuit/papilio_duo.ucf(76)]: NET "Arduino_44" not
   found.  Please verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

WARNING:ConstraintSystem - A target design object for the Locate constraint
   '<NET Arduino_44         LOC="P59"  |>
   [/home/ise/vmShared/VHDL/circuit/papilio_duo.ucf(76)]' could not be found and
   so the Locate constraint will be removed.

INFO:ConstraintSystem:59 - Constraint <IOSTANDARD=LVTTL;>
   [/home/ise/vmShared/VHDL/circuit/papilio_duo.ucf(76)]: NET "Arduino_44" not
   found.  Please verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

INFO:ConstraintSystem:59 - Constraint <NET Arduino_46         LOC="P57"  |>
   [/home/ise/vmShared/VHDL/circuit/papilio_duo.ucf(77)]: NET "Arduino_46" not
   found.  Please verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

WARNING:ConstraintSystem - A target design object for the Locate constraint
   '<NET Arduino_46         LOC="P57"  |>
   [/home/ise/vmShared/VHDL/circuit/papilio_duo.ucf(77)]' could not be found and
   so the Locate constraint will be removed.

INFO:ConstraintSystem:59 - Constraint <IOSTANDARD=LVTTL;>
   [/home/ise/vmShared/VHDL/circuit/papilio_duo.ucf(77)]: NET "Arduino_46" not
   found.  Please verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

INFO:ConstraintSystem:59 - Constraint <NET Arduino_48         LOC="P55"  |>
   [/home/ise/vmShared/VHDL/circuit/papilio_duo.ucf(78)]: NET "Arduino_48" not
   found.  Please verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

WARNING:ConstraintSystem - A target design object for the Locate constraint
   '<NET Arduino_48         LOC="P55"  |>
   [/home/ise/vmShared/VHDL/circuit/papilio_duo.ucf(78)]' could not be found and
   so the Locate constraint will be removed.

INFO:ConstraintSystem:59 - Constraint <IOSTANDARD=LVTTL;>
   [/home/ise/vmShared/VHDL/circuit/papilio_duo.ucf(78)]: NET "Arduino_48" not
   found.  Please verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

INFO:ConstraintSystem:59 - Constraint <NET Arduino_50         LOC="P50"  |>
   [/home/ise/vmShared/VHDL/circuit/papilio_duo.ucf(79)]: NET "Arduino_50" not
   found.  Please verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

WARNING:ConstraintSystem - A target design object for the Locate constraint
   '<NET Arduino_50         LOC="P50"  |>
   [/home/ise/vmShared/VHDL/circuit/papilio_duo.ucf(79)]' could not be found and
   so the Locate constraint will be removed.

INFO:ConstraintSystem:59 - Constraint <IOSTANDARD=LVTTL;>
   [/home/ise/vmShared/VHDL/circuit/papilio_duo.ucf(79)]: NET "Arduino_50" not
   found.  Please verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

INFO:ConstraintSystem:59 - Constraint <NET Arduino_52         LOC="P47"  |>
   [/home/ise/vmShared/VHDL/circuit/papilio_duo.ucf(80)]: NET "Arduino_52" not
   found.  Please verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

WARNING:ConstraintSystem - A target design object for the Locate constraint
   '<NET Arduino_52         LOC="P47"  |>
   [/home/ise/vmShared/VHDL/circuit/papilio_duo.ucf(80)]' could not be found and
   so the Locate constraint will be removed.

INFO:ConstraintSystem:59 - Constraint <IOSTANDARD=LVTTL;>
   [/home/ise/vmShared/VHDL/circuit/papilio_duo.ucf(80)]: NET "Arduino_52" not
   found.  Please verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

INFO:ConstraintSystem:59 - Constraint <NET Arduino_23     LOC="P98"  |>
   [/home/ise/vmShared/VHDL/circuit/papilio_duo.ucf(82)]: NET "Arduino_23" not
   found.  Please verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

WARNING:ConstraintSystem - A target design object for the Locate constraint
   '<NET Arduino_23     LOC="P98"  |>
   [/home/ise/vmShared/VHDL/circuit/papilio_duo.ucf(82)]' could not be found and
   so the Locate constraint will be removed.

INFO:ConstraintSystem:59 - Constraint <IOSTANDARD=LVTTL ;>
   [/home/ise/vmShared/VHDL/circuit/papilio_duo.ucf(82)]: NET "Arduino_23" not
   found.  Please verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

INFO:ConstraintSystem:59 - Constraint <NET Arduino_25     LOC="P95" |>
   [/home/ise/vmShared/VHDL/circuit/papilio_duo.ucf(83)]: NET "Arduino_25" not
   found.  Please verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

WARNING:ConstraintSystem - A target design object for the Locate constraint
   '<NET Arduino_25     LOC="P95" |>
   [/home/ise/vmShared/VHDL/circuit/papilio_duo.ucf(83)]' could not be found and
   so the Locate constraint will be removed.

INFO:ConstraintSystem:59 - Constraint <IOSTANDARD=LVTTL ;>
   [/home/ise/vmShared/VHDL/circuit/papilio_duo.ucf(83)]: NET "Arduino_25" not
   found.  Please verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

INFO:ConstraintSystem:59 - Constraint <NET Arduino_27     LOC="P92"  |>
   [/home/ise/vmShared/VHDL/circuit/papilio_duo.ucf(84)]: NET "Arduino_27" not
   found.  Please verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

WARNING:ConstraintSystem - A target design object for the Locate constraint
   '<NET Arduino_27     LOC="P92"  |>
   [/home/ise/vmShared/VHDL/circuit/papilio_duo.ucf(84)]' could not be found and
   so the Locate constraint will be removed.

INFO:ConstraintSystem:59 - Constraint <IOSTANDARD=LVTTL ;>
   [/home/ise/vmShared/VHDL/circuit/papilio_duo.ucf(84)]: NET "Arduino_27" not
   found.  Please verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

INFO:ConstraintSystem:59 - Constraint <NET Arduino_29     LOC="P87"  |>
   [/home/ise/vmShared/VHDL/circuit/papilio_duo.ucf(85)]: NET "Arduino_29" not
   found.  Please verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

WARNING:ConstraintSystem - A target design object for the Locate constraint
   '<NET Arduino_29     LOC="P87"  |>
   [/home/ise/vmShared/VHDL/circuit/papilio_duo.ucf(85)]' could not be found and
   so the Locate constraint will be removed.

INFO:ConstraintSystem:59 - Constraint <IOSTANDARD=LVTTL ;>
   [/home/ise/vmShared/VHDL/circuit/papilio_duo.ucf(85)]: NET "Arduino_29" not
   found.  Please verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

INFO:ConstraintSystem:59 - Constraint <NET Arduino_31     LOC="P84"  |>
   [/home/ise/vmShared/VHDL/circuit/papilio_duo.ucf(86)]: NET "Arduino_31" not
   found.  Please verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

WARNING:ConstraintSystem - A target design object for the Locate constraint
   '<NET Arduino_31     LOC="P84"  |>
   [/home/ise/vmShared/VHDL/circuit/papilio_duo.ucf(86)]' could not be found and
   so the Locate constraint will be removed.

INFO:ConstraintSystem:59 - Constraint <IOSTANDARD=LVTTL ;>
   [/home/ise/vmShared/VHDL/circuit/papilio_duo.ucf(86)]: NET "Arduino_31" not
   found.  Please verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

INFO:ConstraintSystem:59 - Constraint <NET Arduino_33     LOC="P82"  |>
   [/home/ise/vmShared/VHDL/circuit/papilio_duo.ucf(87)]: NET "Arduino_33" not
   found.  Please verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

WARNING:ConstraintSystem - A target design object for the Locate constraint
   '<NET Arduino_33     LOC="P82"  |>
   [/home/ise/vmShared/VHDL/circuit/papilio_duo.ucf(87)]' could not be found and
   so the Locate constraint will be removed.

INFO:ConstraintSystem:59 - Constraint <IOSTANDARD=LVTTL ;>
   [/home/ise/vmShared/VHDL/circuit/papilio_duo.ucf(87)]: NET "Arduino_33" not
   found.  Please verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

INFO:ConstraintSystem:59 - Constraint <NET Arduino_35     LOC="P80"  |>
   [/home/ise/vmShared/VHDL/circuit/papilio_duo.ucf(88)]: NET "Arduino_35" not
   found.  Please verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

WARNING:ConstraintSystem - A target design object for the Locate constraint
   '<NET Arduino_35     LOC="P80"  |>
   [/home/ise/vmShared/VHDL/circuit/papilio_duo.ucf(88)]' could not be found and
   so the Locate constraint will be removed.

INFO:ConstraintSystem:59 - Constraint <IOSTANDARD=LVTTL ;>
   [/home/ise/vmShared/VHDL/circuit/papilio_duo.ucf(88)]: NET "Arduino_35" not
   found.  Please verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

INFO:ConstraintSystem:59 - Constraint <NET Arduino_37     LOC="P78"  |>
   [/home/ise/vmShared/VHDL/circuit/papilio_duo.ucf(89)]: NET "Arduino_37" not
   found.  Please verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

WARNING:ConstraintSystem - A target design object for the Locate constraint
   '<NET Arduino_37     LOC="P78"  |>
   [/home/ise/vmShared/VHDL/circuit/papilio_duo.ucf(89)]' could not be found and
   so the Locate constraint will be removed.

INFO:ConstraintSystem:59 - Constraint <IOSTANDARD=LVTTL ;>
   [/home/ise/vmShared/VHDL/circuit/papilio_duo.ucf(89)]: NET "Arduino_37" not
   found.  Please verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

INFO:ConstraintSystem:59 - Constraint <NET Arduino_39     LOC="P74"  |>
   [/home/ise/vmShared/VHDL/circuit/papilio_duo.ucf(90)]: NET "Arduino_39" not
   found.  Please verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

WARNING:ConstraintSystem - A target design object for the Locate constraint
   '<NET Arduino_39     LOC="P74"  |>
   [/home/ise/vmShared/VHDL/circuit/papilio_duo.ucf(90)]' could not be found and
   so the Locate constraint will be removed.

INFO:ConstraintSystem:59 - Constraint <IOSTANDARD=LVTTL ;>
   [/home/ise/vmShared/VHDL/circuit/papilio_duo.ucf(90)]: NET "Arduino_39" not
   found.  Please verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

INFO:ConstraintSystem:59 - Constraint <NET Arduino_41     LOC="P66"  |>
   [/home/ise/vmShared/VHDL/circuit/papilio_duo.ucf(91)]: NET "Arduino_41" not
   found.  Please verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

WARNING:ConstraintSystem - A target design object for the Locate constraint
   '<NET Arduino_41     LOC="P66"  |>
   [/home/ise/vmShared/VHDL/circuit/papilio_duo.ucf(91)]' could not be found and
   so the Locate constraint will be removed.

INFO:ConstraintSystem:59 - Constraint <IOSTANDARD=LVTTL ;>
   [/home/ise/vmShared/VHDL/circuit/papilio_duo.ucf(91)]: NET "Arduino_41" not
   found.  Please verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

INFO:ConstraintSystem:59 - Constraint <NET Arduino_43     LOC="P61"  |>
   [/home/ise/vmShared/VHDL/circuit/papilio_duo.ucf(92)]: NET "Arduino_43" not
   found.  Please verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

WARNING:ConstraintSystem - A target design object for the Locate constraint
   '<NET Arduino_43     LOC="P61"  |>
   [/home/ise/vmShared/VHDL/circuit/papilio_duo.ucf(92)]' could not be found and
   so the Locate constraint will be removed.

INFO:ConstraintSystem:59 - Constraint <IOSTANDARD=LVTTL ;>
   [/home/ise/vmShared/VHDL/circuit/papilio_duo.ucf(92)]: NET "Arduino_43" not
   found.  Please verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

INFO:ConstraintSystem:59 - Constraint <NET Arduino_45     LOC="P58"  |>
   [/home/ise/vmShared/VHDL/circuit/papilio_duo.ucf(93)]: NET "Arduino_45" not
   found.  Please verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

WARNING:ConstraintSystem - A target design object for the Locate constraint
   '<NET Arduino_45     LOC="P58"  |>
   [/home/ise/vmShared/VHDL/circuit/papilio_duo.ucf(93)]' could not be found and
   so the Locate constraint will be removed.

INFO:ConstraintSystem:59 - Constraint <IOSTANDARD=LVTTL ;>
   [/home/ise/vmShared/VHDL/circuit/papilio_duo.ucf(93)]: NET "Arduino_45" not
   found.  Please verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

INFO:ConstraintSystem:59 - Constraint <NET Arduino_47     LOC="P56"  |>
   [/home/ise/vmShared/VHDL/circuit/papilio_duo.ucf(94)]: NET "Arduino_47" not
   found.  Please verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

WARNING:ConstraintSystem - A target design object for the Locate constraint
   '<NET Arduino_47     LOC="P56"  |>
   [/home/ise/vmShared/VHDL/circuit/papilio_duo.ucf(94)]' could not be found and
   so the Locate constraint will be removed.

INFO:ConstraintSystem:59 - Constraint <IOSTANDARD=LVTTL ;>
   [/home/ise/vmShared/VHDL/circuit/papilio_duo.ucf(94)]: NET "Arduino_47" not
   found.  Please verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

INFO:ConstraintSystem:59 - Constraint <NET Arduino_49     LOC="P51"  |>
   [/home/ise/vmShared/VHDL/circuit/papilio_duo.ucf(95)]: NET "Arduino_49" not
   found.  Please verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

WARNING:ConstraintSystem - A target design object for the Locate constraint
   '<NET Arduino_49     LOC="P51"  |>
   [/home/ise/vmShared/VHDL/circuit/papilio_duo.ucf(95)]' could not be found and
   so the Locate constraint will be removed.

INFO:ConstraintSystem:59 - Constraint <IOSTANDARD=LVTTL ;>
   [/home/ise/vmShared/VHDL/circuit/papilio_duo.ucf(95)]: NET "Arduino_49" not
   found.  Please verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

INFO:ConstraintSystem:59 - Constraint <NET Arduino_51     LOC="P48"  |>
   [/home/ise/vmShared/VHDL/circuit/papilio_duo.ucf(96)]: NET "Arduino_51" not
   found.  Please verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

WARNING:ConstraintSystem - A target design object for the Locate constraint
   '<NET Arduino_51     LOC="P48"  |>
   [/home/ise/vmShared/VHDL/circuit/papilio_duo.ucf(96)]' could not be found and
   so the Locate constraint will be removed.

INFO:ConstraintSystem:59 - Constraint <IOSTANDARD=LVTTL ;>
   [/home/ise/vmShared/VHDL/circuit/papilio_duo.ucf(96)]: NET "Arduino_51" not
   found.  Please verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

INFO:ConstraintSystem:59 - Constraint <NET Arduino_53     LOC="P39"  |>
   [/home/ise/vmShared/VHDL/circuit/papilio_duo.ucf(97)]: NET "Arduino_53" not
   found.  Please verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

WARNING:ConstraintSystem - A target design object for the Locate constraint
   '<NET Arduino_53     LOC="P39"  |>
   [/home/ise/vmShared/VHDL/circuit/papilio_duo.ucf(97)]' could not be found and
   so the Locate constraint will be removed.

INFO:ConstraintSystem:59 - Constraint <IOSTANDARD=LVTTL ;>
   [/home/ise/vmShared/VHDL/circuit/papilio_duo.ucf(97)]: NET "Arduino_53" not
   found.  Please verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

INFO:ConstraintSystem:59 - Constraint <NET WA(0)          LOC="P116" |>
   [/home/ise/vmShared/VHDL/circuit/papilio_duo.ucf(100)]: NET "WA(0)" not
   found.  Please verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

WARNING:ConstraintSystem - A target design object for the Locate constraint
   '<NET WA(0)          LOC="P116" |>
   [/home/ise/vmShared/VHDL/circuit/papilio_duo.ucf(100)]' could not be found
   and so the Locate constraint will be removed.

INFO:ConstraintSystem:59 - Constraint <IOSTANDARD=LVTTL;>
   [/home/ise/vmShared/VHDL/circuit/papilio_duo.ucf(100)]: NET "WA(0)" not
   found.  Please verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

INFO:ConstraintSystem:59 - Constraint <NET WA(1)          LOC="P117" |>
   [/home/ise/vmShared/VHDL/circuit/papilio_duo.ucf(101)]: NET "WA(1)" not
   found.  Please verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

WARNING:ConstraintSystem - A target design object for the Locate constraint
   '<NET WA(1)          LOC="P117" |>
   [/home/ise/vmShared/VHDL/circuit/papilio_duo.ucf(101)]' could not be found
   and so the Locate constraint will be removed.

INFO:ConstraintSystem:59 - Constraint <IOSTANDARD=LVTTL;>
   [/home/ise/vmShared/VHDL/circuit/papilio_duo.ucf(101)]: NET "WA(1)" not
   found.  Please verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

INFO:ConstraintSystem:59 - Constraint <NET WA(2)          LOC="P118" |>
   [/home/ise/vmShared/VHDL/circuit/papilio_duo.ucf(102)]: NET "WA(2)" not
   found.  Please verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

WARNING:ConstraintSystem - A target design object for the Locate constraint
   '<NET WA(2)          LOC="P118" |>
   [/home/ise/vmShared/VHDL/circuit/papilio_duo.ucf(102)]' could not be found
   and so the Locate constraint will be removed.

INFO:ConstraintSystem:59 - Constraint <IOSTANDARD=LVTTL;>
   [/home/ise/vmShared/VHDL/circuit/papilio_duo.ucf(102)]: NET "WA(2)" not
   found.  Please verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

INFO:ConstraintSystem:59 - Constraint <NET WA(3)          LOC="P119" |>
   [/home/ise/vmShared/VHDL/circuit/papilio_duo.ucf(103)]: NET "WA(3)" not
   found.  Please verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

WARNING:ConstraintSystem - A target design object for the Locate constraint
   '<NET WA(3)          LOC="P119" |>
   [/home/ise/vmShared/VHDL/circuit/papilio_duo.ucf(103)]' could not be found
   and so the Locate constraint will be removed.

INFO:ConstraintSystem:59 - Constraint <IOSTANDARD=LVTTL;>
   [/home/ise/vmShared/VHDL/circuit/papilio_duo.ucf(103)]: NET "WA(3)" not
   found.  Please verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

INFO:ConstraintSystem:59 - Constraint <NET WA(4)          LOC="P120" |>
   [/home/ise/vmShared/VHDL/circuit/papilio_duo.ucf(104)]: NET "WA(4)" not
   found.  Please verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

WARNING:ConstraintSystem - A target design object for the Locate constraint
   '<NET WA(4)          LOC="P120" |>
   [/home/ise/vmShared/VHDL/circuit/papilio_duo.ucf(104)]' could not be found
   and so the Locate constraint will be removed.

INFO:ConstraintSystem:59 - Constraint <IOSTANDARD=LVTTL;>
   [/home/ise/vmShared/VHDL/circuit/papilio_duo.ucf(104)]: NET "WA(4)" not
   found.  Please verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

INFO:ConstraintSystem:59 - Constraint <NET WA(5)          LOC="P121" |>
   [/home/ise/vmShared/VHDL/circuit/papilio_duo.ucf(105)]: NET "WA(5)" not
   found.  Please verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

WARNING:ConstraintSystem - A target design object for the Locate constraint
   '<NET WA(5)          LOC="P121" |>
   [/home/ise/vmShared/VHDL/circuit/papilio_duo.ucf(105)]' could not be found
   and so the Locate constraint will be removed.

INFO:ConstraintSystem:59 - Constraint <IOSTANDARD=LVTTL;>
   [/home/ise/vmShared/VHDL/circuit/papilio_duo.ucf(105)]: NET "WA(5)" not
   found.  Please verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

INFO:ConstraintSystem:59 - Constraint <NET WA(6)          LOC="P123" |>
   [/home/ise/vmShared/VHDL/circuit/papilio_duo.ucf(106)]: NET "WA(6)" not
   found.  Please verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

WARNING:ConstraintSystem - A target design object for the Locate constraint
   '<NET WA(6)          LOC="P123" |>
   [/home/ise/vmShared/VHDL/circuit/papilio_duo.ucf(106)]' could not be found
   and so the Locate constraint will be removed.

INFO:ConstraintSystem:59 - Constraint <IOSTANDARD=LVTTL;>
   [/home/ise/vmShared/VHDL/circuit/papilio_duo.ucf(106)]: NET "WA(6)" not
   found.  Please verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

INFO:ConstraintSystem:59 - Constraint <NET WA(7)          LOC="P124" |>
   [/home/ise/vmShared/VHDL/circuit/papilio_duo.ucf(107)]: NET "WA(7)" not
   found.  Please verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

WARNING:ConstraintSystem - A target design object for the Locate constraint
   '<NET WA(7)          LOC="P124" |>
   [/home/ise/vmShared/VHDL/circuit/papilio_duo.ucf(107)]' could not be found
   and so the Locate constraint will be removed.

INFO:ConstraintSystem:59 - Constraint <IOSTANDARD=LVTTL;>
   [/home/ise/vmShared/VHDL/circuit/papilio_duo.ucf(107)]: NET "WA(7)" not
   found.  Please verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

INFO:ConstraintSystem:59 - Constraint <NET WA(8)          LOC="P126" |>
   [/home/ise/vmShared/VHDL/circuit/papilio_duo.ucf(108)]: NET "WA(8)" not
   found.  Please verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

WARNING:ConstraintSystem - A target design object for the Locate constraint
   '<NET WA(8)          LOC="P126" |>
   [/home/ise/vmShared/VHDL/circuit/papilio_duo.ucf(108)]' could not be found
   and so the Locate constraint will be removed.

INFO:ConstraintSystem:59 - Constraint <IOSTANDARD=LVTTL;>
   [/home/ise/vmShared/VHDL/circuit/papilio_duo.ucf(108)]: NET "WA(8)" not
   found.  Please verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

INFO:ConstraintSystem:59 - Constraint <NET WA(9)          LOC="P127" |>
   [/home/ise/vmShared/VHDL/circuit/papilio_duo.ucf(109)]: NET "WA(9)" not
   found.  Please verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

WARNING:ConstraintSystem - A target design object for the Locate constraint
   '<NET WA(9)          LOC="P127" |>
   [/home/ise/vmShared/VHDL/circuit/papilio_duo.ucf(109)]' could not be found
   and so the Locate constraint will be removed.

INFO:ConstraintSystem:59 - Constraint <IOSTANDARD=LVTTL;>
   [/home/ise/vmShared/VHDL/circuit/papilio_duo.ucf(109)]: NET "WA(9)" not
   found.  Please verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

INFO:ConstraintSystem:59 - Constraint <NET WA(10)         LOC="P131" |>
   [/home/ise/vmShared/VHDL/circuit/papilio_duo.ucf(110)]: NET "WA(10)" not
   found.  Please verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

WARNING:ConstraintSystem - A target design object for the Locate constraint
   '<NET WA(10)         LOC="P131" |>
   [/home/ise/vmShared/VHDL/circuit/papilio_duo.ucf(110)]' could not be found
   and so the Locate constraint will be removed.

INFO:ConstraintSystem:59 - Constraint <IOSTANDARD=LVTTL;>
   [/home/ise/vmShared/VHDL/circuit/papilio_duo.ucf(110)]: NET "WA(10)" not
   found.  Please verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

INFO:ConstraintSystem:59 - Constraint <NET WA(11)         LOC="P132" |>
   [/home/ise/vmShared/VHDL/circuit/papilio_duo.ucf(111)]: NET "WA(11)" not
   found.  Please verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

WARNING:ConstraintSystem - A target design object for the Locate constraint
   '<NET WA(11)         LOC="P132" |>
   [/home/ise/vmShared/VHDL/circuit/papilio_duo.ucf(111)]' could not be found
   and so the Locate constraint will be removed.

INFO:ConstraintSystem:59 - Constraint <IOSTANDARD=LVTTL;>
   [/home/ise/vmShared/VHDL/circuit/papilio_duo.ucf(111)]: NET "WA(11)" not
   found.  Please verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

INFO:ConstraintSystem:59 - Constraint <NET WA(12)         LOC="P133" |>
   [/home/ise/vmShared/VHDL/circuit/papilio_duo.ucf(112)]: NET "WA(12)" not
   found.  Please verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

WARNING:ConstraintSystem - A target design object for the Locate constraint
   '<NET WA(12)         LOC="P133" |>
   [/home/ise/vmShared/VHDL/circuit/papilio_duo.ucf(112)]' could not be found
   and so the Locate constraint will be removed.

INFO:ConstraintSystem:59 - Constraint <IOSTANDARD=LVTTL;>
   [/home/ise/vmShared/VHDL/circuit/papilio_duo.ucf(112)]: NET "WA(12)" not
   found.  Please verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

INFO:ConstraintSystem:59 - Constraint <NET WA(13)         LOC="P134" |>
   [/home/ise/vmShared/VHDL/circuit/papilio_duo.ucf(113)]: NET "WA(13)" not
   found.  Please verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

WARNING:ConstraintSystem - A target design object for the Locate constraint
   '<NET WA(13)         LOC="P134" |>
   [/home/ise/vmShared/VHDL/circuit/papilio_duo.ucf(113)]' could not be found
   and so the Locate constraint will be removed.

INFO:ConstraintSystem:59 - Constraint <IOSTANDARD=LVTTL;>
   [/home/ise/vmShared/VHDL/circuit/papilio_duo.ucf(113)]: NET "WA(13)" not
   found.  Please verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

INFO:ConstraintSystem:59 - Constraint <NET WB(7)          LOC="P115" |>
   [/home/ise/vmShared/VHDL/circuit/papilio_duo.ucf(115)]: NET "WB(7)" not
   found.  Please verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

WARNING:ConstraintSystem - A target design object for the Locate constraint
   '<NET WB(7)          LOC="P115" |>
   [/home/ise/vmShared/VHDL/circuit/papilio_duo.ucf(115)]' could not be found
   and so the Locate constraint will be removed.

INFO:ConstraintSystem:59 - Constraint <IOSTANDARD=LVTTL;>
   [/home/ise/vmShared/VHDL/circuit/papilio_duo.ucf(115)]: NET "WB(7)" not
   found.  Please verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

INFO:ConstraintSystem:59 - Constraint <NET WB(6)          LOC="P114" |>
   [/home/ise/vmShared/VHDL/circuit/papilio_duo.ucf(116)]: NET "WB(6)" not
   found.  Please verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

WARNING:ConstraintSystem - A target design object for the Locate constraint
   '<NET WB(6)          LOC="P114" |>
   [/home/ise/vmShared/VHDL/circuit/papilio_duo.ucf(116)]' could not be found
   and so the Locate constraint will be removed.

INFO:ConstraintSystem:59 - Constraint <IOSTANDARD=LVTTL;>
   [/home/ise/vmShared/VHDL/circuit/papilio_duo.ucf(116)]: NET "WB(6)" not
   found.  Please verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

INFO:ConstraintSystem:59 - Constraint <NET WB(5)          LOC="P112" |>
   [/home/ise/vmShared/VHDL/circuit/papilio_duo.ucf(117)]: NET "WB(5)" not
   found.  Please verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

WARNING:ConstraintSystem - A target design object for the Locate constraint
   '<NET WB(5)          LOC="P112" |>
   [/home/ise/vmShared/VHDL/circuit/papilio_duo.ucf(117)]' could not be found
   and so the Locate constraint will be removed.

INFO:ConstraintSystem:59 - Constraint <IOSTANDARD=LVTTL;>
   [/home/ise/vmShared/VHDL/circuit/papilio_duo.ucf(117)]: NET "WB(5)" not
   found.  Please verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

INFO:ConstraintSystem:59 - Constraint <NET WB(4)          LOC="P111" |>
   [/home/ise/vmShared/VHDL/circuit/papilio_duo.ucf(118)]: NET "WB(4)" not
   found.  Please verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

WARNING:ConstraintSystem - A target design object for the Locate constraint
   '<NET WB(4)          LOC="P111" |>
   [/home/ise/vmShared/VHDL/circuit/papilio_duo.ucf(118)]' could not be found
   and so the Locate constraint will be removed.

INFO:ConstraintSystem:59 - Constraint <IOSTANDARD=LVTTL;>
   [/home/ise/vmShared/VHDL/circuit/papilio_duo.ucf(118)]: NET "WB(4)" not
   found.  Please verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

INFO:ConstraintSystem:59 - Constraint <NET WB(3)          LOC="P105" |>
   [/home/ise/vmShared/VHDL/circuit/papilio_duo.ucf(119)]: NET "WB(3)" not
   found.  Please verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

WARNING:ConstraintSystem - A target design object for the Locate constraint
   '<NET WB(3)          LOC="P105" |>
   [/home/ise/vmShared/VHDL/circuit/papilio_duo.ucf(119)]' could not be found
   and so the Locate constraint will be removed.

INFO:ConstraintSystem:59 - Constraint <IOSTANDARD=LVTTL;>
   [/home/ise/vmShared/VHDL/circuit/papilio_duo.ucf(119)]: NET "WB(3)" not
   found.  Please verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

INFO:ConstraintSystem:59 - Constraint <NET WB(2)          LOC="P102" |>
   [/home/ise/vmShared/VHDL/circuit/papilio_duo.ucf(120)]: NET "WB(2)" not
   found.  Please verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

WARNING:ConstraintSystem - A target design object for the Locate constraint
   '<NET WB(2)          LOC="P102" |>
   [/home/ise/vmShared/VHDL/circuit/papilio_duo.ucf(120)]' could not be found
   and so the Locate constraint will be removed.

INFO:ConstraintSystem:59 - Constraint <IOSTANDARD=LVTTL;>
   [/home/ise/vmShared/VHDL/circuit/papilio_duo.ucf(120)]: NET "WB(2)" not
   found.  Please verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

INFO:ConstraintSystem:59 - Constraint <NET WB(1)          LOC="P101" |>
   [/home/ise/vmShared/VHDL/circuit/papilio_duo.ucf(121)]: NET "WB(1)" not
   found.  Please verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

WARNING:ConstraintSystem - A target design object for the Locate constraint
   '<NET WB(1)          LOC="P101" |>
   [/home/ise/vmShared/VHDL/circuit/papilio_duo.ucf(121)]' could not be found
   and so the Locate constraint will be removed.

INFO:ConstraintSystem:59 - Constraint <IOSTANDARD=LVTTL;>
   [/home/ise/vmShared/VHDL/circuit/papilio_duo.ucf(121)]: NET "WB(1)" not
   found.  Please verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

INFO:ConstraintSystem:59 - Constraint <NET WB(0)          LOC="P100" |>
   [/home/ise/vmShared/VHDL/circuit/papilio_duo.ucf(122)]: NET "WB(0)" not
   found.  Please verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

WARNING:ConstraintSystem - A target design object for the Locate constraint
   '<NET WB(0)          LOC="P100" |>
   [/home/ise/vmShared/VHDL/circuit/papilio_duo.ucf(122)]' could not be found
   and so the Locate constraint will be removed.

INFO:ConstraintSystem:59 - Constraint <IOSTANDARD=LVTTL;>
   [/home/ise/vmShared/VHDL/circuit/papilio_duo.ucf(122)]: NET "WB(0)" not
   found.  Please verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

INFO:ConstraintSystem:59 - Constraint <NET WC(0)          LOC="P99"  |>
   [/home/ise/vmShared/VHDL/circuit/papilio_duo.ucf(124)]: NET "WC(0)" not
   found.  Please verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

WARNING:ConstraintSystem - A target design object for the Locate constraint
   '<NET WC(0)          LOC="P99"  |>
   [/home/ise/vmShared/VHDL/circuit/papilio_duo.ucf(124)]' could not be found
   and so the Locate constraint will be removed.

INFO:ConstraintSystem:59 - Constraint <IOSTANDARD=LVTTL;>
   [/home/ise/vmShared/VHDL/circuit/papilio_duo.ucf(124)]: NET "WC(0)" not
   found.  Please verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

INFO:ConstraintSystem:59 - Constraint <NET WC(1)          LOC="P97"  |>
   [/home/ise/vmShared/VHDL/circuit/papilio_duo.ucf(125)]: NET "WC(1)" not
   found.  Please verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

WARNING:ConstraintSystem - A target design object for the Locate constraint
   '<NET WC(1)          LOC="P97"  |>
   [/home/ise/vmShared/VHDL/circuit/papilio_duo.ucf(125)]' could not be found
   and so the Locate constraint will be removed.

INFO:ConstraintSystem:59 - Constraint <IOSTANDARD=LVTTL;>
   [/home/ise/vmShared/VHDL/circuit/papilio_duo.ucf(125)]: NET "WC(1)" not
   found.  Please verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

INFO:ConstraintSystem:59 - Constraint <NET WC(2)          LOC="P93"  |>
   [/home/ise/vmShared/VHDL/circuit/papilio_duo.ucf(126)]: NET "WC(2)" not
   found.  Please verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

WARNING:ConstraintSystem - A target design object for the Locate constraint
   '<NET WC(2)          LOC="P93"  |>
   [/home/ise/vmShared/VHDL/circuit/papilio_duo.ucf(126)]' could not be found
   and so the Locate constraint will be removed.

INFO:ConstraintSystem:59 - Constraint <IOSTANDARD=LVTTL;>
   [/home/ise/vmShared/VHDL/circuit/papilio_duo.ucf(126)]: NET "WC(2)" not
   found.  Please verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

INFO:ConstraintSystem:59 - Constraint <NET WC(3)          LOC="P88"  |>
   [/home/ise/vmShared/VHDL/circuit/papilio_duo.ucf(127)]: NET "WC(3)" not
   found.  Please verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

WARNING:ConstraintSystem - A target design object for the Locate constraint
   '<NET WC(3)          LOC="P88"  |>
   [/home/ise/vmShared/VHDL/circuit/papilio_duo.ucf(127)]' could not be found
   and so the Locate constraint will be removed.

INFO:ConstraintSystem:59 - Constraint <IOSTANDARD=LVTTL;>
   [/home/ise/vmShared/VHDL/circuit/papilio_duo.ucf(127)]: NET "WC(3)" not
   found.  Please verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

INFO:ConstraintSystem:59 - Constraint <NET WC(4)          LOC="P85"  |>
   [/home/ise/vmShared/VHDL/circuit/papilio_duo.ucf(128)]: NET "WC(4)" not
   found.  Please verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

WARNING:ConstraintSystem - A target design object for the Locate constraint
   '<NET WC(4)          LOC="P85"  |>
   [/home/ise/vmShared/VHDL/circuit/papilio_duo.ucf(128)]' could not be found
   and so the Locate constraint will be removed.

INFO:ConstraintSystem:59 - Constraint <IOSTANDARD=LVTTL;>
   [/home/ise/vmShared/VHDL/circuit/papilio_duo.ucf(128)]: NET "WC(4)" not
   found.  Please verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

INFO:ConstraintSystem:59 - Constraint <NET WC(5)          LOC="P83"  |>
   [/home/ise/vmShared/VHDL/circuit/papilio_duo.ucf(129)]: NET "WC(5)" not
   found.  Please verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

WARNING:ConstraintSystem - A target design object for the Locate constraint
   '<NET WC(5)          LOC="P83"  |>
   [/home/ise/vmShared/VHDL/circuit/papilio_duo.ucf(129)]' could not be found
   and so the Locate constraint will be removed.

INFO:ConstraintSystem:59 - Constraint <IOSTANDARD=LVTTL;>
   [/home/ise/vmShared/VHDL/circuit/papilio_duo.ucf(129)]: NET "WC(5)" not
   found.  Please verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

INFO:ConstraintSystem:59 - Constraint <NET WC(6)          LOC="P81"  |>
   [/home/ise/vmShared/VHDL/circuit/papilio_duo.ucf(130)]: NET "WC(6)" not
   found.  Please verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

WARNING:ConstraintSystem - A target design object for the Locate constraint
   '<NET WC(6)          LOC="P81"  |>
   [/home/ise/vmShared/VHDL/circuit/papilio_duo.ucf(130)]' could not be found
   and so the Locate constraint will be removed.

INFO:ConstraintSystem:59 - Constraint <IOSTANDARD=LVTTL;>
   [/home/ise/vmShared/VHDL/circuit/papilio_duo.ucf(130)]: NET "WC(6)" not
   found.  Please verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

INFO:ConstraintSystem:59 - Constraint <NET WC(7)          LOC="P79"  |>
   [/home/ise/vmShared/VHDL/circuit/papilio_duo.ucf(131)]: NET "WC(7)" not
   found.  Please verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

WARNING:ConstraintSystem - A target design object for the Locate constraint
   '<NET WC(7)          LOC="P79"  |>
   [/home/ise/vmShared/VHDL/circuit/papilio_duo.ucf(131)]' could not be found
   and so the Locate constraint will be removed.

INFO:ConstraintSystem:59 - Constraint <IOSTANDARD=LVTTL;>
   [/home/ise/vmShared/VHDL/circuit/papilio_duo.ucf(131)]: NET "WC(7)" not
   found.  Please verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

INFO:ConstraintSystem:59 - Constraint <NET WC(8)          LOC="P75"  |>
   [/home/ise/vmShared/VHDL/circuit/papilio_duo.ucf(132)]: NET "WC(8)" not
   found.  Please verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

WARNING:ConstraintSystem - A target design object for the Locate constraint
   '<NET WC(8)          LOC="P75"  |>
   [/home/ise/vmShared/VHDL/circuit/papilio_duo.ucf(132)]' could not be found
   and so the Locate constraint will be removed.

INFO:ConstraintSystem:59 - Constraint <IOSTANDARD=LVTTL;>
   [/home/ise/vmShared/VHDL/circuit/papilio_duo.ucf(132)]: NET "WC(8)" not
   found.  Please verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

INFO:ConstraintSystem:59 - Constraint <NET WC(9)          LOC="P67"  |>
   [/home/ise/vmShared/VHDL/circuit/papilio_duo.ucf(133)]: NET "WC(9)" not
   found.  Please verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

WARNING:ConstraintSystem - A target design object for the Locate constraint
   '<NET WC(9)          LOC="P67"  |>
   [/home/ise/vmShared/VHDL/circuit/papilio_duo.ucf(133)]' could not be found
   and so the Locate constraint will be removed.

INFO:ConstraintSystem:59 - Constraint <IOSTANDARD=LVTTL;>
   [/home/ise/vmShared/VHDL/circuit/papilio_duo.ucf(133)]: NET "WC(9)" not
   found.  Please verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

INFO:ConstraintSystem:59 - Constraint <NET WC(10)         LOC="P62"  |>
   [/home/ise/vmShared/VHDL/circuit/papilio_duo.ucf(134)]: NET "WC(10)" not
   found.  Please verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

WARNING:ConstraintSystem - A target design object for the Locate constraint
   '<NET WC(10)         LOC="P62"  |>
   [/home/ise/vmShared/VHDL/circuit/papilio_duo.ucf(134)]' could not be found
   and so the Locate constraint will be removed.

INFO:ConstraintSystem:59 - Constraint <IOSTANDARD=LVTTL;>
   [/home/ise/vmShared/VHDL/circuit/papilio_duo.ucf(134)]: NET "WC(10)" not
   found.  Please verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

INFO:ConstraintSystem:59 - Constraint <NET WC(11)         LOC="P59"  |>
   [/home/ise/vmShared/VHDL/circuit/papilio_duo.ucf(135)]: NET "WC(11)" not
   found.  Please verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

WARNING:ConstraintSystem - A target design object for the Locate constraint
   '<NET WC(11)         LOC="P59"  |>
   [/home/ise/vmShared/VHDL/circuit/papilio_duo.ucf(135)]' could not be found
   and so the Locate constraint will be removed.

INFO:ConstraintSystem:59 - Constraint <IOSTANDARD=LVTTL;>
   [/home/ise/vmShared/VHDL/circuit/papilio_duo.ucf(135)]: NET "WC(11)" not
   found.  Please verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

INFO:ConstraintSystem:59 - Constraint <NET WC(12)         LOC="P57"  |>
   [/home/ise/vmShared/VHDL/circuit/papilio_duo.ucf(136)]: NET "WC(12)" not
   found.  Please verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

WARNING:ConstraintSystem - A target design object for the Locate constraint
   '<NET WC(12)         LOC="P57"  |>
   [/home/ise/vmShared/VHDL/circuit/papilio_duo.ucf(136)]' could not be found
   and so the Locate constraint will be removed.

INFO:ConstraintSystem:59 - Constraint <IOSTANDARD=LVTTL;>
   [/home/ise/vmShared/VHDL/circuit/papilio_duo.ucf(136)]: NET "WC(12)" not
   found.  Please verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

INFO:ConstraintSystem:59 - Constraint <NET WC(13)         LOC="P55"  |>
   [/home/ise/vmShared/VHDL/circuit/papilio_duo.ucf(137)]: NET "WC(13)" not
   found.  Please verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

WARNING:ConstraintSystem - A target design object for the Locate constraint
   '<NET WC(13)         LOC="P55"  |>
   [/home/ise/vmShared/VHDL/circuit/papilio_duo.ucf(137)]' could not be found
   and so the Locate constraint will be removed.

INFO:ConstraintSystem:59 - Constraint <IOSTANDARD=LVTTL;>
   [/home/ise/vmShared/VHDL/circuit/papilio_duo.ucf(137)]: NET "WC(13)" not
   found.  Please verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

INFO:ConstraintSystem:59 - Constraint <NET WC(14)         LOC="P50"  |>
   [/home/ise/vmShared/VHDL/circuit/papilio_duo.ucf(138)]: NET "WC(14)" not
   found.  Please verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

WARNING:ConstraintSystem - A target design object for the Locate constraint
   '<NET WC(14)         LOC="P50"  |>
   [/home/ise/vmShared/VHDL/circuit/papilio_duo.ucf(138)]' could not be found
   and so the Locate constraint will be removed.

INFO:ConstraintSystem:59 - Constraint <IOSTANDARD=LVTTL;>
   [/home/ise/vmShared/VHDL/circuit/papilio_duo.ucf(138)]: NET "WC(14)" not
   found.  Please verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

INFO:ConstraintSystem:59 - Constraint <NET WC(15)         LOC="P47"  |>
   [/home/ise/vmShared/VHDL/circuit/papilio_duo.ucf(139)]: NET "WC(15)" not
   found.  Please verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

WARNING:ConstraintSystem - A target design object for the Locate constraint
   '<NET WC(15)         LOC="P47"  |>
   [/home/ise/vmShared/VHDL/circuit/papilio_duo.ucf(139)]' could not be found
   and so the Locate constraint will be removed.

INFO:ConstraintSystem:59 - Constraint <IOSTANDARD=LVTTL;>
   [/home/ise/vmShared/VHDL/circuit/papilio_duo.ucf(139)]: NET "WC(15)" not
   found.  Please verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

INFO:ConstraintSystem:59 - Constraint <NET WD(15)     LOC="P98"  |>
   [/home/ise/vmShared/VHDL/circuit/papilio_duo.ucf(141)]: NET "WD(15)" not
   found.  Please verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

WARNING:ConstraintSystem - A target design object for the Locate constraint
   '<NET WD(15)     LOC="P98"  |>
   [/home/ise/vmShared/VHDL/circuit/papilio_duo.ucf(141)]' could not be found
   and so the Locate constraint will be removed.

INFO:ConstraintSystem:59 - Constraint <IOSTANDARD=LVTTL ;>
   [/home/ise/vmShared/VHDL/circuit/papilio_duo.ucf(141)]: NET "WD(15)" not
   found.  Please verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

INFO:ConstraintSystem:59 - Constraint <NET WD(14)     LOC="P95" |>
   [/home/ise/vmShared/VHDL/circuit/papilio_duo.ucf(142)]: NET "WD(14)" not
   found.  Please verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

WARNING:ConstraintSystem - A target design object for the Locate constraint
   '<NET WD(14)     LOC="P95" |>
   [/home/ise/vmShared/VHDL/circuit/papilio_duo.ucf(142)]' could not be found
   and so the Locate constraint will be removed.

INFO:ConstraintSystem:59 - Constraint <IOSTANDARD=LVTTL ;>
   [/home/ise/vmShared/VHDL/circuit/papilio_duo.ucf(142)]: NET "WD(14)" not
   found.  Please verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

INFO:ConstraintSystem:59 - Constraint <NET WD(13)     LOC="P92"  |>
   [/home/ise/vmShared/VHDL/circuit/papilio_duo.ucf(143)]: NET "WD(13)" not
   found.  Please verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

WARNING:ConstraintSystem - A target design object for the Locate constraint
   '<NET WD(13)     LOC="P92"  |>
   [/home/ise/vmShared/VHDL/circuit/papilio_duo.ucf(143)]' could not be found
   and so the Locate constraint will be removed.

INFO:ConstraintSystem:59 - Constraint <IOSTANDARD=LVTTL ;>
   [/home/ise/vmShared/VHDL/circuit/papilio_duo.ucf(143)]: NET "WD(13)" not
   found.  Please verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

INFO:ConstraintSystem:59 - Constraint <NET WD(12)     LOC="P87"  |>
   [/home/ise/vmShared/VHDL/circuit/papilio_duo.ucf(144)]: NET "WD(12)" not
   found.  Please verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

WARNING:ConstraintSystem - A target design object for the Locate constraint
   '<NET WD(12)     LOC="P87"  |>
   [/home/ise/vmShared/VHDL/circuit/papilio_duo.ucf(144)]' could not be found
   and so the Locate constraint will be removed.

INFO:ConstraintSystem:59 - Constraint <IOSTANDARD=LVTTL ;>
   [/home/ise/vmShared/VHDL/circuit/papilio_duo.ucf(144)]: NET "WD(12)" not
   found.  Please verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

INFO:ConstraintSystem:59 - Constraint <NET WD(11)     LOC="P84"  |>
   [/home/ise/vmShared/VHDL/circuit/papilio_duo.ucf(145)]: NET "WD(11)" not
   found.  Please verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

WARNING:ConstraintSystem - A target design object for the Locate constraint
   '<NET WD(11)     LOC="P84"  |>
   [/home/ise/vmShared/VHDL/circuit/papilio_duo.ucf(145)]' could not be found
   and so the Locate constraint will be removed.

INFO:ConstraintSystem:59 - Constraint <IOSTANDARD=LVTTL ;>
   [/home/ise/vmShared/VHDL/circuit/papilio_duo.ucf(145)]: NET "WD(11)" not
   found.  Please verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

INFO:ConstraintSystem:59 - Constraint <NET WD(10)     LOC="P82"  |>
   [/home/ise/vmShared/VHDL/circuit/papilio_duo.ucf(146)]: NET "WD(10)" not
   found.  Please verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

WARNING:ConstraintSystem - A target design object for the Locate constraint
   '<NET WD(10)     LOC="P82"  |>
   [/home/ise/vmShared/VHDL/circuit/papilio_duo.ucf(146)]' could not be found
   and so the Locate constraint will be removed.

INFO:ConstraintSystem:59 - Constraint <IOSTANDARD=LVTTL ;>
   [/home/ise/vmShared/VHDL/circuit/papilio_duo.ucf(146)]: NET "WD(10)" not
   found.  Please verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

INFO:ConstraintSystem:59 - Constraint <NET WD(9)     LOC="P80"  |>
   [/home/ise/vmShared/VHDL/circuit/papilio_duo.ucf(147)]: NET "WD(9)" not
   found.  Please verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

WARNING:ConstraintSystem - A target design object for the Locate constraint
   '<NET WD(9)     LOC="P80"  |>
   [/home/ise/vmShared/VHDL/circuit/papilio_duo.ucf(147)]' could not be found
   and so the Locate constraint will be removed.

INFO:ConstraintSystem:59 - Constraint <IOSTANDARD=LVTTL ;>
   [/home/ise/vmShared/VHDL/circuit/papilio_duo.ucf(147)]: NET "WD(9)" not
   found.  Please verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

INFO:ConstraintSystem:59 - Constraint <NET WD(8)     LOC="P78"  |>
   [/home/ise/vmShared/VHDL/circuit/papilio_duo.ucf(148)]: NET "WD(8)" not
   found.  Please verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

WARNING:ConstraintSystem - A target design object for the Locate constraint
   '<NET WD(8)     LOC="P78"  |>
   [/home/ise/vmShared/VHDL/circuit/papilio_duo.ucf(148)]' could not be found
   and so the Locate constraint will be removed.

INFO:ConstraintSystem:59 - Constraint <IOSTANDARD=LVTTL ;>
   [/home/ise/vmShared/VHDL/circuit/papilio_duo.ucf(148)]: NET "WD(8)" not
   found.  Please verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

INFO:ConstraintSystem:59 - Constraint <NET WD(7)     LOC="P74"  |>
   [/home/ise/vmShared/VHDL/circuit/papilio_duo.ucf(149)]: NET "WD(7)" not
   found.  Please verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

WARNING:ConstraintSystem - A target design object for the Locate constraint
   '<NET WD(7)     LOC="P74"  |>
   [/home/ise/vmShared/VHDL/circuit/papilio_duo.ucf(149)]' could not be found
   and so the Locate constraint will be removed.

INFO:ConstraintSystem:59 - Constraint <IOSTANDARD=LVTTL ;>
   [/home/ise/vmShared/VHDL/circuit/papilio_duo.ucf(149)]: NET "WD(7)" not
   found.  Please verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

INFO:ConstraintSystem:59 - Constraint <NET WD(6)     LOC="P66"  |>
   [/home/ise/vmShared/VHDL/circuit/papilio_duo.ucf(150)]: NET "WD(6)" not
   found.  Please verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

WARNING:ConstraintSystem - A target design object for the Locate constraint
   '<NET WD(6)     LOC="P66"  |>
   [/home/ise/vmShared/VHDL/circuit/papilio_duo.ucf(150)]' could not be found
   and so the Locate constraint will be removed.

INFO:ConstraintSystem:59 - Constraint <IOSTANDARD=LVTTL ;>
   [/home/ise/vmShared/VHDL/circuit/papilio_duo.ucf(150)]: NET "WD(6)" not
   found.  Please verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

INFO:ConstraintSystem:59 - Constraint <NET WD(5)     LOC="P61"  |>
   [/home/ise/vmShared/VHDL/circuit/papilio_duo.ucf(151)]: NET "WD(5)" not
   found.  Please verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

WARNING:ConstraintSystem - A target design object for the Locate constraint
   '<NET WD(5)     LOC="P61"  |>
   [/home/ise/vmShared/VHDL/circuit/papilio_duo.ucf(151)]' could not be found
   and so the Locate constraint will be removed.

INFO:ConstraintSystem:59 - Constraint <IOSTANDARD=LVTTL ;>
   [/home/ise/vmShared/VHDL/circuit/papilio_duo.ucf(151)]: NET "WD(5)" not
   found.  Please verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

INFO:ConstraintSystem:59 - Constraint <NET WD(4)     LOC="P58"  |>
   [/home/ise/vmShared/VHDL/circuit/papilio_duo.ucf(152)]: NET "WD(4)" not
   found.  Please verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

WARNING:ConstraintSystem - A target design object for the Locate constraint
   '<NET WD(4)     LOC="P58"  |>
   [/home/ise/vmShared/VHDL/circuit/papilio_duo.ucf(152)]' could not be found
   and so the Locate constraint will be removed.

INFO:ConstraintSystem:59 - Constraint <IOSTANDARD=LVTTL ;>
   [/home/ise/vmShared/VHDL/circuit/papilio_duo.ucf(152)]: NET "WD(4)" not
   found.  Please verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

INFO:ConstraintSystem:59 - Constraint <NET WD(3)     LOC="P56"  |>
   [/home/ise/vmShared/VHDL/circuit/papilio_duo.ucf(153)]: NET "WD(3)" not
   found.  Please verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

WARNING:ConstraintSystem - A target design object for the Locate constraint
   '<NET WD(3)     LOC="P56"  |>
   [/home/ise/vmShared/VHDL/circuit/papilio_duo.ucf(153)]' could not be found
   and so the Locate constraint will be removed.

INFO:ConstraintSystem:59 - Constraint <IOSTANDARD=LVTTL ;>
   [/home/ise/vmShared/VHDL/circuit/papilio_duo.ucf(153)]: NET "WD(3)" not
   found.  Please verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

INFO:ConstraintSystem:59 - Constraint <NET WD(2)     LOC="P51"  |>
   [/home/ise/vmShared/VHDL/circuit/papilio_duo.ucf(154)]: NET "WD(2)" not
   found.  Please verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

WARNING:ConstraintSystem - A target design object for the Locate constraint
   '<NET WD(2)     LOC="P51"  |>
   [/home/ise/vmShared/VHDL/circuit/papilio_duo.ucf(154)]' could not be found
   and so the Locate constraint will be removed.

INFO:ConstraintSystem:59 - Constraint <IOSTANDARD=LVTTL ;>
   [/home/ise/vmShared/VHDL/circuit/papilio_duo.ucf(154)]: NET "WD(2)" not
   found.  Please verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

INFO:ConstraintSystem:59 - Constraint <NET WD(1)     LOC="P48"  |>
   [/home/ise/vmShared/VHDL/circuit/papilio_duo.ucf(155)]: NET "WD(1)" not
   found.  Please verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

WARNING:ConstraintSystem - A target design object for the Locate constraint
   '<NET WD(1)     LOC="P48"  |>
   [/home/ise/vmShared/VHDL/circuit/papilio_duo.ucf(155)]' could not be found
   and so the Locate constraint will be removed.

INFO:ConstraintSystem:59 - Constraint <IOSTANDARD=LVTTL ;>
   [/home/ise/vmShared/VHDL/circuit/papilio_duo.ucf(155)]: NET "WD(1)" not
   found.  Please verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

INFO:ConstraintSystem:59 - Constraint <NET WD(0)     LOC="P39"  |>
   [/home/ise/vmShared/VHDL/circuit/papilio_duo.ucf(156)]: NET "WD(0)" not
   found.  Please verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

WARNING:ConstraintSystem - A target design object for the Locate constraint
   '<NET WD(0)     LOC="P39"  |>
   [/home/ise/vmShared/VHDL/circuit/papilio_duo.ucf(156)]' could not be found
   and so the Locate constraint will be removed.

INFO:ConstraintSystem:59 - Constraint <IOSTANDARD=LVTTL ;>
   [/home/ise/vmShared/VHDL/circuit/papilio_duo.ucf(156)]: NET "WD(0)" not
   found.  Please verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

INFO:ConstraintSystem:59 - Constraint <NET "sram_addr<0>" LOC = "P7" |>
   [/home/ise/vmShared/VHDL/circuit/papilio_duo.ucf(160)]: NET "sram_addr<0>"
   not found.  Please verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

WARNING:ConstraintSystem - A target design object for the Locate constraint
   '<NET "sram_addr<0>" LOC = "P7" |>
   [/home/ise/vmShared/VHDL/circuit/papilio_duo.ucf(160)]' could not be found
   and so the Locate constraint will be removed.

INFO:ConstraintSystem:59 - Constraint <IOSTANDARD=LVTTL |>
   [/home/ise/vmShared/VHDL/circuit/papilio_duo.ucf(160)]: NET "sram_addr<0>"
   not found.  Please verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

INFO:ConstraintSystem:59 - Constraint <SLEW=FAST;>
   [/home/ise/vmShared/VHDL/circuit/papilio_duo.ucf(160)]: NET "sram_addr<0>"
   not found.  Please verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

INFO:ConstraintSystem:59 - Constraint <NET "sram_addr<1>" LOC = "P8" |>
   [/home/ise/vmShared/VHDL/circuit/papilio_duo.ucf(161)]: NET "sram_addr<1>"
   not found.  Please verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

WARNING:ConstraintSystem - A target design object for the Locate constraint
   '<NET "sram_addr<1>" LOC = "P8" |>
   [/home/ise/vmShared/VHDL/circuit/papilio_duo.ucf(161)]' could not be found
   and so the Locate constraint will be removed.

INFO:ConstraintSystem:59 - Constraint <IOSTANDARD=LVTTL |>
   [/home/ise/vmShared/VHDL/circuit/papilio_duo.ucf(161)]: NET "sram_addr<1>"
   not found.  Please verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

INFO:ConstraintSystem:59 - Constraint <SLEW=FAST ;>
   [/home/ise/vmShared/VHDL/circuit/papilio_duo.ucf(161)]: NET "sram_addr<1>"
   not found.  Please verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

INFO:ConstraintSystem:59 - Constraint <NET "sram_addr<2>" LOC = "P9" |>
   [/home/ise/vmShared/VHDL/circuit/papilio_duo.ucf(162)]: NET "sram_addr<2>"
   not found.  Please verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

WARNING:ConstraintSystem - A target design object for the Locate constraint
   '<NET "sram_addr<2>" LOC = "P9" |>
   [/home/ise/vmShared/VHDL/circuit/papilio_duo.ucf(162)]' could not be found
   and so the Locate constraint will be removed.

INFO:ConstraintSystem:59 - Constraint <IOSTANDARD=LVTTL |>
   [/home/ise/vmShared/VHDL/circuit/papilio_duo.ucf(162)]: NET "sram_addr<2>"
   not found.  Please verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

INFO:ConstraintSystem:59 - Constraint <SLEW=FAST ;>
   [/home/ise/vmShared/VHDL/circuit/papilio_duo.ucf(162)]: NET "sram_addr<2>"
   not found.  Please verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

INFO:ConstraintSystem:59 - Constraint <NET "sram_addr<3>" LOC = "P10" |>
   [/home/ise/vmShared/VHDL/circuit/papilio_duo.ucf(163)]: NET "sram_addr<3>"
   not found.  Please verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

WARNING:ConstraintSystem - A target design object for the Locate constraint
   '<NET "sram_addr<3>" LOC = "P10" |>
   [/home/ise/vmShared/VHDL/circuit/papilio_duo.ucf(163)]' could not be found
   and so the Locate constraint will be removed.

INFO:ConstraintSystem:59 - Constraint <IOSTANDARD=LVTTL |>
   [/home/ise/vmShared/VHDL/circuit/papilio_duo.ucf(163)]: NET "sram_addr<3>"
   not found.  Please verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

INFO:ConstraintSystem:59 - Constraint <SLEW=FAST ;>
   [/home/ise/vmShared/VHDL/circuit/papilio_duo.ucf(163)]: NET "sram_addr<3>"
   not found.  Please verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

INFO:ConstraintSystem:59 - Constraint <NET "sram_addr<4>" LOC = "P11" |>
   [/home/ise/vmShared/VHDL/circuit/papilio_duo.ucf(164)]: NET "sram_addr<4>"
   not found.  Please verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

WARNING:ConstraintSystem - A target design object for the Locate constraint
   '<NET "sram_addr<4>" LOC = "P11" |>
   [/home/ise/vmShared/VHDL/circuit/papilio_duo.ucf(164)]' could not be found
   and so the Locate constraint will be removed.

INFO:ConstraintSystem:59 - Constraint <IOSTANDARD=LVTTL |>
   [/home/ise/vmShared/VHDL/circuit/papilio_duo.ucf(164)]: NET "sram_addr<4>"
   not found.  Please verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

INFO:ConstraintSystem:59 - Constraint <SLEW=FAST ;>
   [/home/ise/vmShared/VHDL/circuit/papilio_duo.ucf(164)]: NET "sram_addr<4>"
   not found.  Please verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

INFO:ConstraintSystem:59 - Constraint <NET "sram_addr<5>" LOC = "P5" |>
   [/home/ise/vmShared/VHDL/circuit/papilio_duo.ucf(165)]: NET "sram_addr<5>"
   not found.  Please verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

WARNING:ConstraintSystem - A target design object for the Locate constraint
   '<NET "sram_addr<5>" LOC = "P5" |>
   [/home/ise/vmShared/VHDL/circuit/papilio_duo.ucf(165)]' could not be found
   and so the Locate constraint will be removed.

INFO:ConstraintSystem:59 - Constraint <IOSTANDARD=LVTTL |>
   [/home/ise/vmShared/VHDL/circuit/papilio_duo.ucf(165)]: NET "sram_addr<5>"
   not found.  Please verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

INFO:ConstraintSystem:59 - Constraint <SLEW=FAST ;>
   [/home/ise/vmShared/VHDL/circuit/papilio_duo.ucf(165)]: NET "sram_addr<5>"
   not found.  Please verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

INFO:ConstraintSystem:59 - Constraint <NET "sram_addr<6>" LOC = "P2" |>
   [/home/ise/vmShared/VHDL/circuit/papilio_duo.ucf(166)]: NET "sram_addr<6>"
   not found.  Please verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

WARNING:ConstraintSystem - A target design object for the Locate constraint
   '<NET "sram_addr<6>" LOC = "P2" |>
   [/home/ise/vmShared/VHDL/circuit/papilio_duo.ucf(166)]' could not be found
   and so the Locate constraint will be removed.

INFO:ConstraintSystem:59 - Constraint <IOSTANDARD=LVTTL |>
   [/home/ise/vmShared/VHDL/circuit/papilio_duo.ucf(166)]: NET "sram_addr<6>"
   not found.  Please verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

INFO:ConstraintSystem:59 - Constraint <SLEW=FAST ;>
   [/home/ise/vmShared/VHDL/circuit/papilio_duo.ucf(166)]: NET "sram_addr<6>"
   not found.  Please verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

INFO:ConstraintSystem:59 - Constraint <NET "sram_addr<7>" LOC = "P1" |>
   [/home/ise/vmShared/VHDL/circuit/papilio_duo.ucf(167)]: NET "sram_addr<7>"
   not found.  Please verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

WARNING:ConstraintSystem - A target design object for the Locate constraint
   '<NET "sram_addr<7>" LOC = "P1" |>
   [/home/ise/vmShared/VHDL/circuit/papilio_duo.ucf(167)]' could not be found
   and so the Locate constraint will be removed.

INFO:ConstraintSystem:59 - Constraint <IOSTANDARD=LVTTL |>
   [/home/ise/vmShared/VHDL/circuit/papilio_duo.ucf(167)]: NET "sram_addr<7>"
   not found.  Please verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

INFO:ConstraintSystem:59 - Constraint <SLEW=FAST ;>
   [/home/ise/vmShared/VHDL/circuit/papilio_duo.ucf(167)]: NET "sram_addr<7>"
   not found.  Please verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

INFO:ConstraintSystem:59 - Constraint <NET "sram_addr<8>" LOC = "P143" |>
   [/home/ise/vmShared/VHDL/circuit/papilio_duo.ucf(168)]: NET "sram_addr<8>"
   not found.  Please verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

WARNING:ConstraintSystem - A target design object for the Locate constraint
   '<NET "sram_addr<8>" LOC = "P143" |>
   [/home/ise/vmShared/VHDL/circuit/papilio_duo.ucf(168)]' could not be found
   and so the Locate constraint will be removed.

INFO:ConstraintSystem:59 - Constraint <IOSTANDARD=LVTTL |>
   [/home/ise/vmShared/VHDL/circuit/papilio_duo.ucf(168)]: NET "sram_addr<8>"
   not found.  Please verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

INFO:ConstraintSystem:59 - Constraint <SLEW=FAST ;>
   [/home/ise/vmShared/VHDL/circuit/papilio_duo.ucf(168)]: NET "sram_addr<8>"
   not found.  Please verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

INFO:ConstraintSystem:59 - Constraint <NET "sram_addr<9>" LOC = "P142" |>
   [/home/ise/vmShared/VHDL/circuit/papilio_duo.ucf(169)]: NET "sram_addr<9>"
   not found.  Please verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

WARNING:ConstraintSystem - A target design object for the Locate constraint
   '<NET "sram_addr<9>" LOC = "P142" |>
   [/home/ise/vmShared/VHDL/circuit/papilio_duo.ucf(169)]' could not be found
   and so the Locate constraint will be removed.

INFO:ConstraintSystem:59 - Constraint <IOSTANDARD=LVTTL |>
   [/home/ise/vmShared/VHDL/circuit/papilio_duo.ucf(169)]: NET "sram_addr<9>"
   not found.  Please verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

INFO:ConstraintSystem:59 - Constraint <SLEW=FAST ;>
   [/home/ise/vmShared/VHDL/circuit/papilio_duo.ucf(169)]: NET "sram_addr<9>"
   not found.  Please verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

INFO:ConstraintSystem:59 - Constraint <NET "sram_addr<10>" LOC = "P43" |>
   [/home/ise/vmShared/VHDL/circuit/papilio_duo.ucf(170)]: NET "sram_addr<10>"
   not found.  Please verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

WARNING:ConstraintSystem - A target design object for the Locate constraint
   '<NET "sram_addr<10>" LOC = "P43" |>
   [/home/ise/vmShared/VHDL/circuit/papilio_duo.ucf(170)]' could not be found
   and so the Locate constraint will be removed.

INFO:ConstraintSystem:59 - Constraint <IOSTANDARD=LVTTL |>
   [/home/ise/vmShared/VHDL/circuit/papilio_duo.ucf(170)]: NET "sram_addr<10>"
   not found.  Please verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

INFO:ConstraintSystem:59 - Constraint <SLEW=FAST ;>
   [/home/ise/vmShared/VHDL/circuit/papilio_duo.ucf(170)]: NET "sram_addr<10>"
   not found.  Please verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

INFO:ConstraintSystem:59 - Constraint <NET "sram_addr<11>" LOC = "P41" |>
   [/home/ise/vmShared/VHDL/circuit/papilio_duo.ucf(171)]: NET "sram_addr<11>"
   not found.  Please verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

WARNING:ConstraintSystem - A target design object for the Locate constraint
   '<NET "sram_addr<11>" LOC = "P41" |>
   [/home/ise/vmShared/VHDL/circuit/papilio_duo.ucf(171)]' could not be found
   and so the Locate constraint will be removed.

INFO:ConstraintSystem:59 - Constraint <IOSTANDARD=LVTTL |>
   [/home/ise/vmShared/VHDL/circuit/papilio_duo.ucf(171)]: NET "sram_addr<11>"
   not found.  Please verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

INFO:ConstraintSystem:59 - Constraint <SLEW=FAST ;>
   [/home/ise/vmShared/VHDL/circuit/papilio_duo.ucf(171)]: NET "sram_addr<11>"
   not found.  Please verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

INFO:ConstraintSystem:59 - Constraint <NET "sram_addr<12>" LOC = "P40" |>
   [/home/ise/vmShared/VHDL/circuit/papilio_duo.ucf(172)]: NET "sram_addr<12>"
   not found.  Please verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

WARNING:ConstraintSystem - A target design object for the Locate constraint
   '<NET "sram_addr<12>" LOC = "P40" |>
   [/home/ise/vmShared/VHDL/circuit/papilio_duo.ucf(172)]' could not be found
   and so the Locate constraint will be removed.

INFO:ConstraintSystem:59 - Constraint <IOSTANDARD=LVTTL |>
   [/home/ise/vmShared/VHDL/circuit/papilio_duo.ucf(172)]: NET "sram_addr<12>"
   not found.  Please verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

INFO:ConstraintSystem:59 - Constraint <SLEW=FAST;>
   [/home/ise/vmShared/VHDL/circuit/papilio_duo.ucf(172)]: NET "sram_addr<12>"
   not found.  Please verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

INFO:ConstraintSystem:59 - Constraint <NET "sram_addr<13>" LOC = "P35" |>
   [/home/ise/vmShared/VHDL/circuit/papilio_duo.ucf(173)]: NET "sram_addr<13>"
   not found.  Please verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

WARNING:ConstraintSystem - A target design object for the Locate constraint
   '<NET "sram_addr<13>" LOC = "P35" |>
   [/home/ise/vmShared/VHDL/circuit/papilio_duo.ucf(173)]' could not be found
   and so the Locate constraint will be removed.

INFO:ConstraintSystem:59 - Constraint <IOSTANDARD=LVTTL |>
   [/home/ise/vmShared/VHDL/circuit/papilio_duo.ucf(173)]: NET "sram_addr<13>"
   not found.  Please verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

INFO:ConstraintSystem:59 - Constraint <SLEW=FAST ;>
   [/home/ise/vmShared/VHDL/circuit/papilio_duo.ucf(173)]: NET "sram_addr<13>"
   not found.  Please verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

INFO:ConstraintSystem:59 - Constraint <NET "sram_addr<14>" LOC = "P34" |>
   [/home/ise/vmShared/VHDL/circuit/papilio_duo.ucf(174)]: NET "sram_addr<14>"
   not found.  Please verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

WARNING:ConstraintSystem - A target design object for the Locate constraint
   '<NET "sram_addr<14>" LOC = "P34" |>
   [/home/ise/vmShared/VHDL/circuit/papilio_duo.ucf(174)]' could not be found
   and so the Locate constraint will be removed.

INFO:ConstraintSystem:59 - Constraint <IOSTANDARD=LVTTL |>
   [/home/ise/vmShared/VHDL/circuit/papilio_duo.ucf(174)]: NET "sram_addr<14>"
   not found.  Please verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

INFO:ConstraintSystem:59 - Constraint <SLEW=FAST ;>
   [/home/ise/vmShared/VHDL/circuit/papilio_duo.ucf(174)]: NET "sram_addr<14>"
   not found.  Please verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

INFO:ConstraintSystem:59 - Constraint <NET "sram_addr<15>" LOC = "P27" |>
   [/home/ise/vmShared/VHDL/circuit/papilio_duo.ucf(175)]: NET "sram_addr<15>"
   not found.  Please verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

WARNING:ConstraintSystem - A target design object for the Locate constraint
   '<NET "sram_addr<15>" LOC = "P27" |>
   [/home/ise/vmShared/VHDL/circuit/papilio_duo.ucf(175)]' could not be found
   and so the Locate constraint will be removed.

INFO:ConstraintSystem:59 - Constraint <IOSTANDARD=LVTTL |>
   [/home/ise/vmShared/VHDL/circuit/papilio_duo.ucf(175)]: NET "sram_addr<15>"
   not found.  Please verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

INFO:ConstraintSystem:59 - Constraint <SLEW=FAST ;>
   [/home/ise/vmShared/VHDL/circuit/papilio_duo.ucf(175)]: NET "sram_addr<15>"
   not found.  Please verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

INFO:ConstraintSystem:59 - Constraint <NET "sram_addr<16>" LOC = "P29" |>
   [/home/ise/vmShared/VHDL/circuit/papilio_duo.ucf(176)]: NET "sram_addr<16>"
   not found.  Please verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

WARNING:ConstraintSystem - A target design object for the Locate constraint
   '<NET "sram_addr<16>" LOC = "P29" |>
   [/home/ise/vmShared/VHDL/circuit/papilio_duo.ucf(176)]' could not be found
   and so the Locate constraint will be removed.

INFO:ConstraintSystem:59 - Constraint <IOSTANDARD=LVTTL |>
   [/home/ise/vmShared/VHDL/circuit/papilio_duo.ucf(176)]: NET "sram_addr<16>"
   not found.  Please verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

INFO:ConstraintSystem:59 - Constraint <SLEW=FAST ;>
   [/home/ise/vmShared/VHDL/circuit/papilio_duo.ucf(176)]: NET "sram_addr<16>"
   not found.  Please verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

INFO:ConstraintSystem:59 - Constraint <NET "sram_addr<17>" LOC = "P33" |>
   [/home/ise/vmShared/VHDL/circuit/papilio_duo.ucf(177)]: NET "sram_addr<17>"
   not found.  Please verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

WARNING:ConstraintSystem - A target design object for the Locate constraint
   '<NET "sram_addr<17>" LOC = "P33" |>
   [/home/ise/vmShared/VHDL/circuit/papilio_duo.ucf(177)]' could not be found
   and so the Locate constraint will be removed.

INFO:ConstraintSystem:59 - Constraint <IOSTANDARD=LVTTL |>
   [/home/ise/vmShared/VHDL/circuit/papilio_duo.ucf(177)]: NET "sram_addr<17>"
   not found.  Please verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

INFO:ConstraintSystem:59 - Constraint <SLEW=FAST ;>
   [/home/ise/vmShared/VHDL/circuit/papilio_duo.ucf(177)]: NET "sram_addr<17>"
   not found.  Please verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

INFO:ConstraintSystem:59 - Constraint <NET "sram_addr<18>" LOC = "P32" |>
   [/home/ise/vmShared/VHDL/circuit/papilio_duo.ucf(178)]: NET "sram_addr<18>"
   not found.  Please verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

WARNING:ConstraintSystem - A target design object for the Locate constraint
   '<NET "sram_addr<18>" LOC = "P32" |>
   [/home/ise/vmShared/VHDL/circuit/papilio_duo.ucf(178)]' could not be found
   and so the Locate constraint will be removed.

INFO:ConstraintSystem:59 - Constraint <IOSTANDARD=LVTTL |>
   [/home/ise/vmShared/VHDL/circuit/papilio_duo.ucf(178)]: NET "sram_addr<18>"
   not found.  Please verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

INFO:ConstraintSystem:59 - Constraint <SLEW=FAST ;>
   [/home/ise/vmShared/VHDL/circuit/papilio_duo.ucf(178)]: NET "sram_addr<18>"
   not found.  Please verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

INFO:ConstraintSystem:59 - Constraint <NET "ext_pins_out<50>" LOC = "P7" |>
   [/home/ise/vmShared/VHDL/circuit/papilio_duo.ucf(182)]: NET
   "ext_pins_out<50>" not found.  Please verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

WARNING:ConstraintSystem - A target design object for the Locate constraint
   '<NET "ext_pins_out<50>" LOC = "P7" |>
   [/home/ise/vmShared/VHDL/circuit/papilio_duo.ucf(182)]' could not be found
   and so the Locate constraint will be removed.

INFO:ConstraintSystem:59 - Constraint <IOSTANDARD=LVTTL |>
   [/home/ise/vmShared/VHDL/circuit/papilio_duo.ucf(182)]: NET
   "ext_pins_out<50>" not found.  Please verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

INFO:ConstraintSystem:59 - Constraint <SLEW=FAST;>
   [/home/ise/vmShared/VHDL/circuit/papilio_duo.ucf(182)]: NET
   "ext_pins_out<50>" not found.  Please verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

INFO:ConstraintSystem:59 - Constraint <NET "ext_pins_out<51>" LOC = "P8" |>
   [/home/ise/vmShared/VHDL/circuit/papilio_duo.ucf(183)]: NET
   "ext_pins_out<51>" not found.  Please verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

WARNING:ConstraintSystem - A target design object for the Locate constraint
   '<NET "ext_pins_out<51>" LOC = "P8" |>
   [/home/ise/vmShared/VHDL/circuit/papilio_duo.ucf(183)]' could not be found
   and so the Locate constraint will be removed.

INFO:ConstraintSystem:59 - Constraint <IOSTANDARD=LVTTL |>
   [/home/ise/vmShared/VHDL/circuit/papilio_duo.ucf(183)]: NET
   "ext_pins_out<51>" not found.  Please verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

INFO:ConstraintSystem:59 - Constraint <SLEW=FAST ;>
   [/home/ise/vmShared/VHDL/circuit/papilio_duo.ucf(183)]: NET
   "ext_pins_out<51>" not found.  Please verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

INFO:ConstraintSystem:59 - Constraint <NET "ext_pins_out<52>" LOC = "P9" |>
   [/home/ise/vmShared/VHDL/circuit/papilio_duo.ucf(184)]: NET
   "ext_pins_out<52>" not found.  Please verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

WARNING:ConstraintSystem - A target design object for the Locate constraint
   '<NET "ext_pins_out<52>" LOC = "P9" |>
   [/home/ise/vmShared/VHDL/circuit/papilio_duo.ucf(184)]' could not be found
   and so the Locate constraint will be removed.

INFO:ConstraintSystem:59 - Constraint <IOSTANDARD=LVTTL |>
   [/home/ise/vmShared/VHDL/circuit/papilio_duo.ucf(184)]: NET
   "ext_pins_out<52>" not found.  Please verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

INFO:ConstraintSystem:59 - Constraint <SLEW=FAST ;>
   [/home/ise/vmShared/VHDL/circuit/papilio_duo.ucf(184)]: NET
   "ext_pins_out<52>" not found.  Please verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

INFO:ConstraintSystem:59 - Constraint <NET "ext_pins_out<53>" LOC = "P10" |>
   [/home/ise/vmShared/VHDL/circuit/papilio_duo.ucf(185)]: NET
   "ext_pins_out<53>" not found.  Please verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

WARNING:ConstraintSystem - A target design object for the Locate constraint
   '<NET "ext_pins_out<53>" LOC = "P10" |>
   [/home/ise/vmShared/VHDL/circuit/papilio_duo.ucf(185)]' could not be found
   and so the Locate constraint will be removed.

INFO:ConstraintSystem:59 - Constraint <IOSTANDARD=LVTTL |>
   [/home/ise/vmShared/VHDL/circuit/papilio_duo.ucf(185)]: NET
   "ext_pins_out<53>" not found.  Please verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

INFO:ConstraintSystem:59 - Constraint <SLEW=FAST ;>
   [/home/ise/vmShared/VHDL/circuit/papilio_duo.ucf(185)]: NET
   "ext_pins_out<53>" not found.  Please verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

INFO:ConstraintSystem:59 - Constraint <NET "ext_pins_out<54>" LOC = "P11" |>
   [/home/ise/vmShared/VHDL/circuit/papilio_duo.ucf(186)]: NET
   "ext_pins_out<54>" not found.  Please verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

WARNING:ConstraintSystem - A target design object for the Locate constraint
   '<NET "ext_pins_out<54>" LOC = "P11" |>
   [/home/ise/vmShared/VHDL/circuit/papilio_duo.ucf(186)]' could not be found
   and so the Locate constraint will be removed.

INFO:ConstraintSystem:59 - Constraint <IOSTANDARD=LVTTL |>
   [/home/ise/vmShared/VHDL/circuit/papilio_duo.ucf(186)]: NET
   "ext_pins_out<54>" not found.  Please verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

INFO:ConstraintSystem:59 - Constraint <SLEW=FAST ;>
   [/home/ise/vmShared/VHDL/circuit/papilio_duo.ucf(186)]: NET
   "ext_pins_out<54>" not found.  Please verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

INFO:ConstraintSystem:59 - Constraint <NET "ext_pins_out<55>" LOC = "P5" |>
   [/home/ise/vmShared/VHDL/circuit/papilio_duo.ucf(187)]: NET
   "ext_pins_out<55>" not found.  Please verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

WARNING:ConstraintSystem - A target design object for the Locate constraint
   '<NET "ext_pins_out<55>" LOC = "P5" |>
   [/home/ise/vmShared/VHDL/circuit/papilio_duo.ucf(187)]' could not be found
   and so the Locate constraint will be removed.

INFO:ConstraintSystem:59 - Constraint <IOSTANDARD=LVTTL |>
   [/home/ise/vmShared/VHDL/circuit/papilio_duo.ucf(187)]: NET
   "ext_pins_out<55>" not found.  Please verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

INFO:ConstraintSystem:59 - Constraint <SLEW=FAST ;>
   [/home/ise/vmShared/VHDL/circuit/papilio_duo.ucf(187)]: NET
   "ext_pins_out<55>" not found.  Please verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

INFO:ConstraintSystem:59 - Constraint <NET "ext_pins_out<56>" LOC = "P2" |>
   [/home/ise/vmShared/VHDL/circuit/papilio_duo.ucf(188)]: NET
   "ext_pins_out<56>" not found.  Please verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

WARNING:ConstraintSystem - A target design object for the Locate constraint
   '<NET "ext_pins_out<56>" LOC = "P2" |>
   [/home/ise/vmShared/VHDL/circuit/papilio_duo.ucf(188)]' could not be found
   and so the Locate constraint will be removed.

INFO:ConstraintSystem:59 - Constraint <IOSTANDARD=LVTTL |>
   [/home/ise/vmShared/VHDL/circuit/papilio_duo.ucf(188)]: NET
   "ext_pins_out<56>" not found.  Please verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

INFO:ConstraintSystem:59 - Constraint <SLEW=FAST ;>
   [/home/ise/vmShared/VHDL/circuit/papilio_duo.ucf(188)]: NET
   "ext_pins_out<56>" not found.  Please verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

INFO:ConstraintSystem:59 - Constraint <NET "ext_pins_out<57>" LOC = "P1" |>
   [/home/ise/vmShared/VHDL/circuit/papilio_duo.ucf(189)]: NET
   "ext_pins_out<57>" not found.  Please verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

WARNING:ConstraintSystem - A target design object for the Locate constraint
   '<NET "ext_pins_out<57>" LOC = "P1" |>
   [/home/ise/vmShared/VHDL/circuit/papilio_duo.ucf(189)]' could not be found
   and so the Locate constraint will be removed.

INFO:ConstraintSystem:59 - Constraint <IOSTANDARD=LVTTL |>
   [/home/ise/vmShared/VHDL/circuit/papilio_duo.ucf(189)]: NET
   "ext_pins_out<57>" not found.  Please verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

INFO:ConstraintSystem:59 - Constraint <SLEW=FAST ;>
   [/home/ise/vmShared/VHDL/circuit/papilio_duo.ucf(189)]: NET
   "ext_pins_out<57>" not found.  Please verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

INFO:ConstraintSystem:59 - Constraint <NET "ext_pins_out<58>" LOC = "P143" |>
   [/home/ise/vmShared/VHDL/circuit/papilio_duo.ucf(190)]: NET
   "ext_pins_out<58>" not found.  Please verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

WARNING:ConstraintSystem - A target design object for the Locate constraint
   '<NET "ext_pins_out<58>" LOC = "P143" |>
   [/home/ise/vmShared/VHDL/circuit/papilio_duo.ucf(190)]' could not be found
   and so the Locate constraint will be removed.

INFO:ConstraintSystem:59 - Constraint <IOSTANDARD=LVTTL |>
   [/home/ise/vmShared/VHDL/circuit/papilio_duo.ucf(190)]: NET
   "ext_pins_out<58>" not found.  Please verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

INFO:ConstraintSystem:59 - Constraint <SLEW=FAST ;>
   [/home/ise/vmShared/VHDL/circuit/papilio_duo.ucf(190)]: NET
   "ext_pins_out<58>" not found.  Please verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

INFO:ConstraintSystem:59 - Constraint <NET "ext_pins_out<59>" LOC = "P142" |>
   [/home/ise/vmShared/VHDL/circuit/papilio_duo.ucf(191)]: NET
   "ext_pins_out<59>" not found.  Please verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

WARNING:ConstraintSystem - A target design object for the Locate constraint
   '<NET "ext_pins_out<59>" LOC = "P142" |>
   [/home/ise/vmShared/VHDL/circuit/papilio_duo.ucf(191)]' could not be found
   and so the Locate constraint will be removed.

INFO:ConstraintSystem:59 - Constraint <IOSTANDARD=LVTTL |>
   [/home/ise/vmShared/VHDL/circuit/papilio_duo.ucf(191)]: NET
   "ext_pins_out<59>" not found.  Please verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

INFO:ConstraintSystem:59 - Constraint <SLEW=FAST ;>
   [/home/ise/vmShared/VHDL/circuit/papilio_duo.ucf(191)]: NET
   "ext_pins_out<59>" not found.  Please verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

INFO:ConstraintSystem:59 - Constraint <NET "ext_pins_out<60>" LOC = "P43" |>
   [/home/ise/vmShared/VHDL/circuit/papilio_duo.ucf(192)]: NET
   "ext_pins_out<60>" not found.  Please verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

WARNING:ConstraintSystem - A target design object for the Locate constraint
   '<NET "ext_pins_out<60>" LOC = "P43" |>
   [/home/ise/vmShared/VHDL/circuit/papilio_duo.ucf(192)]' could not be found
   and so the Locate constraint will be removed.

INFO:ConstraintSystem:59 - Constraint <IOSTANDARD=LVTTL |>
   [/home/ise/vmShared/VHDL/circuit/papilio_duo.ucf(192)]: NET
   "ext_pins_out<60>" not found.  Please verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

INFO:ConstraintSystem:59 - Constraint <SLEW=FAST ;>
   [/home/ise/vmShared/VHDL/circuit/papilio_duo.ucf(192)]: NET
   "ext_pins_out<60>" not found.  Please verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

INFO:ConstraintSystem:59 - Constraint <NET "ext_pins_out<61>" LOC = "P41" |>
   [/home/ise/vmShared/VHDL/circuit/papilio_duo.ucf(193)]: NET
   "ext_pins_out<61>" not found.  Please verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

WARNING:ConstraintSystem - A target design object for the Locate constraint
   '<NET "ext_pins_out<61>" LOC = "P41" |>
   [/home/ise/vmShared/VHDL/circuit/papilio_duo.ucf(193)]' could not be found
   and so the Locate constraint will be removed.

INFO:ConstraintSystem:59 - Constraint <IOSTANDARD=LVTTL |>
   [/home/ise/vmShared/VHDL/circuit/papilio_duo.ucf(193)]: NET
   "ext_pins_out<61>" not found.  Please verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

INFO:ConstraintSystem:59 - Constraint <SLEW=FAST ;>
   [/home/ise/vmShared/VHDL/circuit/papilio_duo.ucf(193)]: NET
   "ext_pins_out<61>" not found.  Please verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

INFO:ConstraintSystem:59 - Constraint <NET "ext_pins_out<62>" LOC = "P40" |>
   [/home/ise/vmShared/VHDL/circuit/papilio_duo.ucf(194)]: NET
   "ext_pins_out<62>" not found.  Please verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

WARNING:ConstraintSystem - A target design object for the Locate constraint
   '<NET "ext_pins_out<62>" LOC = "P40" |>
   [/home/ise/vmShared/VHDL/circuit/papilio_duo.ucf(194)]' could not be found
   and so the Locate constraint will be removed.

INFO:ConstraintSystem:59 - Constraint <IOSTANDARD=LVTTL |>
   [/home/ise/vmShared/VHDL/circuit/papilio_duo.ucf(194)]: NET
   "ext_pins_out<62>" not found.  Please verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

INFO:ConstraintSystem:59 - Constraint <SLEW=FAST;>
   [/home/ise/vmShared/VHDL/circuit/papilio_duo.ucf(194)]: NET
   "ext_pins_out<62>" not found.  Please verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

INFO:ConstraintSystem:59 - Constraint <NET "ext_pins_out<63>" LOC = "P35" |>
   [/home/ise/vmShared/VHDL/circuit/papilio_duo.ucf(195)]: NET
   "ext_pins_out<63>" not found.  Please verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

WARNING:ConstraintSystem - A target design object for the Locate constraint
   '<NET "ext_pins_out<63>" LOC = "P35" |>
   [/home/ise/vmShared/VHDL/circuit/papilio_duo.ucf(195)]' could not be found
   and so the Locate constraint will be removed.

INFO:ConstraintSystem:59 - Constraint <IOSTANDARD=LVTTL |>
   [/home/ise/vmShared/VHDL/circuit/papilio_duo.ucf(195)]: NET
   "ext_pins_out<63>" not found.  Please verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

INFO:ConstraintSystem:59 - Constraint <SLEW=FAST ;>
   [/home/ise/vmShared/VHDL/circuit/papilio_duo.ucf(195)]: NET
   "ext_pins_out<63>" not found.  Please verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

INFO:ConstraintSystem:59 - Constraint <NET "ext_pins_out<64>" LOC = "P34" |>
   [/home/ise/vmShared/VHDL/circuit/papilio_duo.ucf(196)]: NET
   "ext_pins_out<64>" not found.  Please verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

WARNING:ConstraintSystem - A target design object for the Locate constraint
   '<NET "ext_pins_out<64>" LOC = "P34" |>
   [/home/ise/vmShared/VHDL/circuit/papilio_duo.ucf(196)]' could not be found
   and so the Locate constraint will be removed.

INFO:ConstraintSystem:59 - Constraint <IOSTANDARD=LVTTL |>
   [/home/ise/vmShared/VHDL/circuit/papilio_duo.ucf(196)]: NET
   "ext_pins_out<64>" not found.  Please verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

INFO:ConstraintSystem:59 - Constraint <SLEW=FAST ;>
   [/home/ise/vmShared/VHDL/circuit/papilio_duo.ucf(196)]: NET
   "ext_pins_out<64>" not found.  Please verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

INFO:ConstraintSystem:59 - Constraint <NET "ext_pins_out<65>" LOC = "P27" |>
   [/home/ise/vmShared/VHDL/circuit/papilio_duo.ucf(197)]: NET
   "ext_pins_out<65>" not found.  Please verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

WARNING:ConstraintSystem - A target design object for the Locate constraint
   '<NET "ext_pins_out<65>" LOC = "P27" |>
   [/home/ise/vmShared/VHDL/circuit/papilio_duo.ucf(197)]' could not be found
   and so the Locate constraint will be removed.

INFO:ConstraintSystem:59 - Constraint <IOSTANDARD=LVTTL |>
   [/home/ise/vmShared/VHDL/circuit/papilio_duo.ucf(197)]: NET
   "ext_pins_out<65>" not found.  Please verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

INFO:ConstraintSystem:59 - Constraint <SLEW=FAST ;>
   [/home/ise/vmShared/VHDL/circuit/papilio_duo.ucf(197)]: NET
   "ext_pins_out<65>" not found.  Please verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

INFO:ConstraintSystem:59 - Constraint <NET "ext_pins_out<66>" LOC = "P29" |>
   [/home/ise/vmShared/VHDL/circuit/papilio_duo.ucf(198)]: NET
   "ext_pins_out<66>" not found.  Please verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

WARNING:ConstraintSystem - A target design object for the Locate constraint
   '<NET "ext_pins_out<66>" LOC = "P29" |>
   [/home/ise/vmShared/VHDL/circuit/papilio_duo.ucf(198)]' could not be found
   and so the Locate constraint will be removed.

INFO:ConstraintSystem:59 - Constraint <IOSTANDARD=LVTTL |>
   [/home/ise/vmShared/VHDL/circuit/papilio_duo.ucf(198)]: NET
   "ext_pins_out<66>" not found.  Please verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

INFO:ConstraintSystem:59 - Constraint <SLEW=FAST ;>
   [/home/ise/vmShared/VHDL/circuit/papilio_duo.ucf(198)]: NET
   "ext_pins_out<66>" not found.  Please verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

INFO:ConstraintSystem:59 - Constraint <NET "ext_pins_out<67>" LOC = "P33" |>
   [/home/ise/vmShared/VHDL/circuit/papilio_duo.ucf(199)]: NET
   "ext_pins_out<67>" not found.  Please verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

WARNING:ConstraintSystem - A target design object for the Locate constraint
   '<NET "ext_pins_out<67>" LOC = "P33" |>
   [/home/ise/vmShared/VHDL/circuit/papilio_duo.ucf(199)]' could not be found
   and so the Locate constraint will be removed.

INFO:ConstraintSystem:59 - Constraint <IOSTANDARD=LVTTL |>
   [/home/ise/vmShared/VHDL/circuit/papilio_duo.ucf(199)]: NET
   "ext_pins_out<67>" not found.  Please verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

INFO:ConstraintSystem:59 - Constraint <SLEW=FAST ;>
   [/home/ise/vmShared/VHDL/circuit/papilio_duo.ucf(199)]: NET
   "ext_pins_out<67>" not found.  Please verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

INFO:ConstraintSystem:59 - Constraint <NET "ext_pins_out<68>" LOC = "P32" |>
   [/home/ise/vmShared/VHDL/circuit/papilio_duo.ucf(200)]: NET
   "ext_pins_out<68>" not found.  Please verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

WARNING:ConstraintSystem - A target design object for the Locate constraint
   '<NET "ext_pins_out<68>" LOC = "P32" |>
   [/home/ise/vmShared/VHDL/circuit/papilio_duo.ucf(200)]' could not be found
   and so the Locate constraint will be removed.

INFO:ConstraintSystem:59 - Constraint <IOSTANDARD=LVTTL |>
   [/home/ise/vmShared/VHDL/circuit/papilio_duo.ucf(200)]: NET
   "ext_pins_out<68>" not found.  Please verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

INFO:ConstraintSystem:59 - Constraint <SLEW=FAST ;>
   [/home/ise/vmShared/VHDL/circuit/papilio_duo.ucf(200)]: NET
   "ext_pins_out<68>" not found.  Please verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

INFO:ConstraintSystem:59 - Constraint <NET "ext_pins_out<69>" LOC = "P44" |>
   [/home/ise/vmShared/VHDL/circuit/papilio_duo.ucf(201)]: NET
   "ext_pins_out<69>" not found.  Please verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

WARNING:ConstraintSystem - A target design object for the Locate constraint
   '<NET "ext_pins_out<69>" LOC = "P44" |>
   [/home/ise/vmShared/VHDL/circuit/papilio_duo.ucf(201)]' could not be found
   and so the Locate constraint will be removed.

INFO:ConstraintSystem:59 - Constraint <IOSTANDARD=LVTTL |>
   [/home/ise/vmShared/VHDL/circuit/papilio_duo.ucf(201)]: NET
   "ext_pins_out<69>" not found.  Please verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

INFO:ConstraintSystem:59 - Constraint <SLEW=FAST ;>
   [/home/ise/vmShared/VHDL/circuit/papilio_duo.ucf(201)]: NET
   "ext_pins_out<69>" not found.  Please verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

INFO:ConstraintSystem:59 - Constraint <NET "ext_pins_out<70>" LOC = "P30" |>
   [/home/ise/vmShared/VHDL/circuit/papilio_duo.ucf(202)]: NET
   "ext_pins_out<70>" not found.  Please verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

WARNING:ConstraintSystem - A target design object for the Locate constraint
   '<NET "ext_pins_out<70>" LOC = "P30" |>
   [/home/ise/vmShared/VHDL/circuit/papilio_duo.ucf(202)]' could not be found
   and so the Locate constraint will be removed.

INFO:ConstraintSystem:59 - Constraint <IOSTANDARD=LVTTL |>
   [/home/ise/vmShared/VHDL/circuit/papilio_duo.ucf(202)]: NET
   "ext_pins_out<70>" not found.  Please verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

INFO:ConstraintSystem:59 - Constraint <SLEW=FAST ;>
   [/home/ise/vmShared/VHDL/circuit/papilio_duo.ucf(202)]: NET
   "ext_pins_out<70>" not found.  Please verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

INFO:ConstraintSystem:59 - Constraint <NET "sram_data<0>" LOC = "P14" |>
   [/home/ise/vmShared/VHDL/circuit/papilio_duo.ucf(205)]: NET "sram_data<0>"
   not found.  Please verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

WARNING:ConstraintSystem - A target design object for the Locate constraint
   '<NET "sram_data<0>" LOC = "P14" |>
   [/home/ise/vmShared/VHDL/circuit/papilio_duo.ucf(205)]' could not be found
   and so the Locate constraint will be removed.

INFO:ConstraintSystem:59 - Constraint <IOSTANDARD=LVTTL |>
   [/home/ise/vmShared/VHDL/circuit/papilio_duo.ucf(205)]: NET "sram_data<0>"
   not found.  Please verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

INFO:ConstraintSystem:59 - Constraint <SLEW=FAST ;>
   [/home/ise/vmShared/VHDL/circuit/papilio_duo.ucf(205)]: NET "sram_data<0>"
   not found.  Please verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

INFO:ConstraintSystem:59 - Constraint <NET "sram_data<1>" LOC = "P15" |>
   [/home/ise/vmShared/VHDL/circuit/papilio_duo.ucf(206)]: NET "sram_data<1>"
   not found.  Please verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

WARNING:ConstraintSystem - A target design object for the Locate constraint
   '<NET "sram_data<1>" LOC = "P15" |>
   [/home/ise/vmShared/VHDL/circuit/papilio_duo.ucf(206)]' could not be found
   and so the Locate constraint will be removed.

INFO:ConstraintSystem:59 - Constraint <IOSTANDARD=LVTTL |>
   [/home/ise/vmShared/VHDL/circuit/papilio_duo.ucf(206)]: NET "sram_data<1>"
   not found.  Please verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

INFO:ConstraintSystem:59 - Constraint <SLEW=FAST ;>
   [/home/ise/vmShared/VHDL/circuit/papilio_duo.ucf(206)]: NET "sram_data<1>"
   not found.  Please verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

INFO:ConstraintSystem:59 - Constraint <NET "sram_data<2>" LOC = "P16" |>
   [/home/ise/vmShared/VHDL/circuit/papilio_duo.ucf(207)]: NET "sram_data<2>"
   not found.  Please verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

WARNING:ConstraintSystem - A target design object for the Locate constraint
   '<NET "sram_data<2>" LOC = "P16" |>
   [/home/ise/vmShared/VHDL/circuit/papilio_duo.ucf(207)]' could not be found
   and so the Locate constraint will be removed.

INFO:ConstraintSystem:59 - Constraint <IOSTANDARD=LVTTL |>
   [/home/ise/vmShared/VHDL/circuit/papilio_duo.ucf(207)]: NET "sram_data<2>"
   not found.  Please verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

INFO:ConstraintSystem:59 - Constraint <SLEW=FAST ;>
   [/home/ise/vmShared/VHDL/circuit/papilio_duo.ucf(207)]: NET "sram_data<2>"
   not found.  Please verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

INFO:ConstraintSystem:59 - Constraint <NET "sram_data<3>" LOC = "P17" |>
   [/home/ise/vmShared/VHDL/circuit/papilio_duo.ucf(208)]: NET "sram_data<3>"
   not found.  Please verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

WARNING:ConstraintSystem - A target design object for the Locate constraint
   '<NET "sram_data<3>" LOC = "P17" |>
   [/home/ise/vmShared/VHDL/circuit/papilio_duo.ucf(208)]' could not be found
   and so the Locate constraint will be removed.

INFO:ConstraintSystem:59 - Constraint <IOSTANDARD=LVTTL |>
   [/home/ise/vmShared/VHDL/circuit/papilio_duo.ucf(208)]: NET "sram_data<3>"
   not found.  Please verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

INFO:ConstraintSystem:59 - Constraint <SLEW=FAST ;>
   [/home/ise/vmShared/VHDL/circuit/papilio_duo.ucf(208)]: NET "sram_data<3>"
   not found.  Please verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

INFO:ConstraintSystem:59 - Constraint <NET "sram_data<4>" LOC = "P21" |>
   [/home/ise/vmShared/VHDL/circuit/papilio_duo.ucf(209)]: NET "sram_data<4>"
   not found.  Please verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

WARNING:ConstraintSystem - A target design object for the Locate constraint
   '<NET "sram_data<4>" LOC = "P21" |>
   [/home/ise/vmShared/VHDL/circuit/papilio_duo.ucf(209)]' could not be found
   and so the Locate constraint will be removed.

INFO:ConstraintSystem:59 - Constraint <IOSTANDARD=LVTTL |>
   [/home/ise/vmShared/VHDL/circuit/papilio_duo.ucf(209)]: NET "sram_data<4>"
   not found.  Please verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

INFO:ConstraintSystem:59 - Constraint <SLEW=FAST ;>
   [/home/ise/vmShared/VHDL/circuit/papilio_duo.ucf(209)]: NET "sram_data<4>"
   not found.  Please verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

INFO:ConstraintSystem:59 - Constraint <NET "sram_data<5>" LOC = "P22" |>
   [/home/ise/vmShared/VHDL/circuit/papilio_duo.ucf(210)]: NET "sram_data<5>"
   not found.  Please verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

WARNING:ConstraintSystem - A target design object for the Locate constraint
   '<NET "sram_data<5>" LOC = "P22" |>
   [/home/ise/vmShared/VHDL/circuit/papilio_duo.ucf(210)]' could not be found
   and so the Locate constraint will be removed.

INFO:ConstraintSystem:59 - Constraint <IOSTANDARD=LVTTL |>
   [/home/ise/vmShared/VHDL/circuit/papilio_duo.ucf(210)]: NET "sram_data<5>"
   not found.  Please verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

INFO:ConstraintSystem:59 - Constraint <SLEW=FAST ;>
   [/home/ise/vmShared/VHDL/circuit/papilio_duo.ucf(210)]: NET "sram_data<5>"
   not found.  Please verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

INFO:ConstraintSystem:59 - Constraint <NET "sram_data<6>" LOC = "P23" |>
   [/home/ise/vmShared/VHDL/circuit/papilio_duo.ucf(211)]: NET "sram_data<6>"
   not found.  Please verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

WARNING:ConstraintSystem - A target design object for the Locate constraint
   '<NET "sram_data<6>" LOC = "P23" |>
   [/home/ise/vmShared/VHDL/circuit/papilio_duo.ucf(211)]' could not be found
   and so the Locate constraint will be removed.

INFO:ConstraintSystem:59 - Constraint <IOSTANDARD=LVTTL |>
   [/home/ise/vmShared/VHDL/circuit/papilio_duo.ucf(211)]: NET "sram_data<6>"
   not found.  Please verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

INFO:ConstraintSystem:59 - Constraint <SLEW=FAST ;>
   [/home/ise/vmShared/VHDL/circuit/papilio_duo.ucf(211)]: NET "sram_data<6>"
   not found.  Please verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

INFO:ConstraintSystem:59 - Constraint <NET "sram_data<7>" LOC = "P24" |>
   [/home/ise/vmShared/VHDL/circuit/papilio_duo.ucf(212)]: NET "sram_data<7>"
   not found.  Please verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

WARNING:ConstraintSystem - A target design object for the Locate constraint
   '<NET "sram_data<7>" LOC = "P24" |>
   [/home/ise/vmShared/VHDL/circuit/papilio_duo.ucf(212)]' could not be found
   and so the Locate constraint will be removed.

INFO:ConstraintSystem:59 - Constraint <IOSTANDARD=LVTTL |>
   [/home/ise/vmShared/VHDL/circuit/papilio_duo.ucf(212)]: NET "sram_data<7>"
   not found.  Please verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

INFO:ConstraintSystem:59 - Constraint <SLEW=FAST ;>
   [/home/ise/vmShared/VHDL/circuit/papilio_duo.ucf(212)]: NET "sram_data<7>"
   not found.  Please verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

INFO:ConstraintSystem:59 - Constraint <NET "ext_pins_inout<0>" LOC = "P14" |>
   [/home/ise/vmShared/VHDL/circuit/papilio_duo.ucf(214)]: NET
   "ext_pins_inout<0>" not found.  Please verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

WARNING:ConstraintSystem - A target design object for the Locate constraint
   '<NET "ext_pins_inout<0>" LOC = "P14" |>
   [/home/ise/vmShared/VHDL/circuit/papilio_duo.ucf(214)]' could not be found
   and so the Locate constraint will be removed.

INFO:ConstraintSystem:59 - Constraint <IOSTANDARD=LVTTL |>
   [/home/ise/vmShared/VHDL/circuit/papilio_duo.ucf(214)]: NET
   "ext_pins_inout<0>" not found.  Please verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

INFO:ConstraintSystem:59 - Constraint <SLEW=FAST ;>
   [/home/ise/vmShared/VHDL/circuit/papilio_duo.ucf(214)]: NET
   "ext_pins_inout<0>" not found.  Please verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

INFO:ConstraintSystem:59 - Constraint <NET "ext_pins_inout<1>" LOC = "P15" |>
   [/home/ise/vmShared/VHDL/circuit/papilio_duo.ucf(215)]: NET
   "ext_pins_inout<1>" not found.  Please verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

WARNING:ConstraintSystem - A target design object for the Locate constraint
   '<NET "ext_pins_inout<1>" LOC = "P15" |>
   [/home/ise/vmShared/VHDL/circuit/papilio_duo.ucf(215)]' could not be found
   and so the Locate constraint will be removed.

INFO:ConstraintSystem:59 - Constraint <IOSTANDARD=LVTTL |>
   [/home/ise/vmShared/VHDL/circuit/papilio_duo.ucf(215)]: NET
   "ext_pins_inout<1>" not found.  Please verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

INFO:ConstraintSystem:59 - Constraint <SLEW=FAST ;>
   [/home/ise/vmShared/VHDL/circuit/papilio_duo.ucf(215)]: NET
   "ext_pins_inout<1>" not found.  Please verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

INFO:ConstraintSystem:59 - Constraint <NET "ext_pins_inout<2>" LOC = "P16" |>
   [/home/ise/vmShared/VHDL/circuit/papilio_duo.ucf(216)]: NET
   "ext_pins_inout<2>" not found.  Please verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

WARNING:ConstraintSystem - A target design object for the Locate constraint
   '<NET "ext_pins_inout<2>" LOC = "P16" |>
   [/home/ise/vmShared/VHDL/circuit/papilio_duo.ucf(216)]' could not be found
   and so the Locate constraint will be removed.

INFO:ConstraintSystem:59 - Constraint <IOSTANDARD=LVTTL |>
   [/home/ise/vmShared/VHDL/circuit/papilio_duo.ucf(216)]: NET
   "ext_pins_inout<2>" not found.  Please verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

INFO:ConstraintSystem:59 - Constraint <SLEW=FAST ;>
   [/home/ise/vmShared/VHDL/circuit/papilio_duo.ucf(216)]: NET
   "ext_pins_inout<2>" not found.  Please verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

INFO:ConstraintSystem:59 - Constraint <NET "ext_pins_inout<3>" LOC = "P17" |>
   [/home/ise/vmShared/VHDL/circuit/papilio_duo.ucf(217)]: NET
   "ext_pins_inout<3>" not found.  Please verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

WARNING:ConstraintSystem - A target design object for the Locate constraint
   '<NET "ext_pins_inout<3>" LOC = "P17" |>
   [/home/ise/vmShared/VHDL/circuit/papilio_duo.ucf(217)]' could not be found
   and so the Locate constraint will be removed.

INFO:ConstraintSystem:59 - Constraint <IOSTANDARD=LVTTL |>
   [/home/ise/vmShared/VHDL/circuit/papilio_duo.ucf(217)]: NET
   "ext_pins_inout<3>" not found.  Please verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

INFO:ConstraintSystem:59 - Constraint <SLEW=FAST ;>
   [/home/ise/vmShared/VHDL/circuit/papilio_duo.ucf(217)]: NET
   "ext_pins_inout<3>" not found.  Please verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

INFO:ConstraintSystem:59 - Constraint <NET "ext_pins_inout<4>" LOC = "P21" |>
   [/home/ise/vmShared/VHDL/circuit/papilio_duo.ucf(218)]: NET
   "ext_pins_inout<4>" not found.  Please verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

WARNING:ConstraintSystem - A target design object for the Locate constraint
   '<NET "ext_pins_inout<4>" LOC = "P21" |>
   [/home/ise/vmShared/VHDL/circuit/papilio_duo.ucf(218)]' could not be found
   and so the Locate constraint will be removed.

INFO:ConstraintSystem:59 - Constraint <IOSTANDARD=LVTTL |>
   [/home/ise/vmShared/VHDL/circuit/papilio_duo.ucf(218)]: NET
   "ext_pins_inout<4>" not found.  Please verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

INFO:ConstraintSystem:59 - Constraint <SLEW=FAST ;>
   [/home/ise/vmShared/VHDL/circuit/papilio_duo.ucf(218)]: NET
   "ext_pins_inout<4>" not found.  Please verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

INFO:ConstraintSystem:59 - Constraint <NET "ext_pins_inout<5>" LOC = "P22" |>
   [/home/ise/vmShared/VHDL/circuit/papilio_duo.ucf(219)]: NET
   "ext_pins_inout<5>" not found.  Please verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

WARNING:ConstraintSystem - A target design object for the Locate constraint
   '<NET "ext_pins_inout<5>" LOC = "P22" |>
   [/home/ise/vmShared/VHDL/circuit/papilio_duo.ucf(219)]' could not be found
   and so the Locate constraint will be removed.

INFO:ConstraintSystem:59 - Constraint <IOSTANDARD=LVTTL |>
   [/home/ise/vmShared/VHDL/circuit/papilio_duo.ucf(219)]: NET
   "ext_pins_inout<5>" not found.  Please verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

INFO:ConstraintSystem:59 - Constraint <SLEW=FAST ;>
   [/home/ise/vmShared/VHDL/circuit/papilio_duo.ucf(219)]: NET
   "ext_pins_inout<5>" not found.  Please verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

INFO:ConstraintSystem:59 - Constraint <NET "ext_pins_inout<6>" LOC = "P23" |>
   [/home/ise/vmShared/VHDL/circuit/papilio_duo.ucf(220)]: NET
   "ext_pins_inout<6>" not found.  Please verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

WARNING:ConstraintSystem - A target design object for the Locate constraint
   '<NET "ext_pins_inout<6>" LOC = "P23" |>
   [/home/ise/vmShared/VHDL/circuit/papilio_duo.ucf(220)]' could not be found
   and so the Locate constraint will be removed.

INFO:ConstraintSystem:59 - Constraint <IOSTANDARD=LVTTL |>
   [/home/ise/vmShared/VHDL/circuit/papilio_duo.ucf(220)]: NET
   "ext_pins_inout<6>" not found.  Please verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

INFO:ConstraintSystem:59 - Constraint <SLEW=FAST ;>
   [/home/ise/vmShared/VHDL/circuit/papilio_duo.ucf(220)]: NET
   "ext_pins_inout<6>" not found.  Please verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

INFO:ConstraintSystem:59 - Constraint <NET "ext_pins_inout<7>" LOC = "P24" |>
   [/home/ise/vmShared/VHDL/circuit/papilio_duo.ucf(221)]: NET
   "ext_pins_inout<7>" not found.  Please verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

WARNING:ConstraintSystem - A target design object for the Locate constraint
   '<NET "ext_pins_inout<7>" LOC = "P24" |>
   [/home/ise/vmShared/VHDL/circuit/papilio_duo.ucf(221)]' could not be found
   and so the Locate constraint will be removed.

INFO:ConstraintSystem:59 - Constraint <IOSTANDARD=LVTTL |>
   [/home/ise/vmShared/VHDL/circuit/papilio_duo.ucf(221)]: NET
   "ext_pins_inout<7>" not found.  Please verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

INFO:ConstraintSystem:59 - Constraint <SLEW=FAST ;>
   [/home/ise/vmShared/VHDL/circuit/papilio_duo.ucf(221)]: NET
   "ext_pins_inout<7>" not found.  Please verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

INFO:ConstraintSystem:59 - Constraint <NET "ext_pins_inout<8>" LOC = "P131" |>
   [/home/ise/vmShared/VHDL/circuit/papilio_duo.ucf(223)]: NET
   "ext_pins_inout<8>" not found.  Please verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

WARNING:ConstraintSystem - A target design object for the Locate constraint
   '<NET "ext_pins_inout<8>" LOC = "P131" |>
   [/home/ise/vmShared/VHDL/circuit/papilio_duo.ucf(223)]' could not be found
   and so the Locate constraint will be removed.

INFO:ConstraintSystem:59 - Constraint <IOSTANDARD=LVTTL |>
   [/home/ise/vmShared/VHDL/circuit/papilio_duo.ucf(223)]: NET
   "ext_pins_inout<8>" not found.  Please verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

INFO:ConstraintSystem:59 - Constraint <SLEW=FAST ;>
   [/home/ise/vmShared/VHDL/circuit/papilio_duo.ucf(223)]: NET
   "ext_pins_inout<8>" not found.  Please verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

INFO:ConstraintSystem:59 - Constraint <NET "ext_pins_inout<9>" LOC = "P134" |>
   [/home/ise/vmShared/VHDL/circuit/papilio_duo.ucf(224)]: NET
   "ext_pins_inout<9>" not found.  Please verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

WARNING:ConstraintSystem - A target design object for the Locate constraint
   '<NET "ext_pins_inout<9>" LOC = "P134" |>
   [/home/ise/vmShared/VHDL/circuit/papilio_duo.ucf(224)]' could not be found
   and so the Locate constraint will be removed.

INFO:ConstraintSystem:59 - Constraint <IOSTANDARD=LVTTL |>
   [/home/ise/vmShared/VHDL/circuit/papilio_duo.ucf(224)]: NET
   "ext_pins_inout<9>" not found.  Please verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

INFO:ConstraintSystem:59 - Constraint <SLEW=FAST ;>
   [/home/ise/vmShared/VHDL/circuit/papilio_duo.ucf(224)]: NET
   "ext_pins_inout<9>" not found.  Please verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

INFO:ConstraintSystem:59 - Constraint <NET "ext_pins_inout<10>" LOC = "P132" |>
   [/home/ise/vmShared/VHDL/circuit/papilio_duo.ucf(225)]: NET
   "ext_pins_inout<10>" not found.  Please verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

WARNING:ConstraintSystem - A target design object for the Locate constraint
   '<NET "ext_pins_inout<10>" LOC = "P132" |>
   [/home/ise/vmShared/VHDL/circuit/papilio_duo.ucf(225)]' could not be found
   and so the Locate constraint will be removed.

INFO:ConstraintSystem:59 - Constraint <IOSTANDARD=LVTTL |>
   [/home/ise/vmShared/VHDL/circuit/papilio_duo.ucf(225)]: NET
   "ext_pins_inout<10>" not found.  Please verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

INFO:ConstraintSystem:59 - Constraint <SLEW=FAST ;>
   [/home/ise/vmShared/VHDL/circuit/papilio_duo.ucf(225)]: NET
   "ext_pins_inout<10>" not found.  Please verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

INFO:ConstraintSystem:59 - Constraint <NET "ext_pins_inout<11>" LOC = "P133" |>
   [/home/ise/vmShared/VHDL/circuit/papilio_duo.ucf(226)]: NET
   "ext_pins_inout<11>" not found.  Please verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

WARNING:ConstraintSystem - A target design object for the Locate constraint
   '<NET "ext_pins_inout<11>" LOC = "P133" |>
   [/home/ise/vmShared/VHDL/circuit/papilio_duo.ucf(226)]' could not be found
   and so the Locate constraint will be removed.

INFO:ConstraintSystem:59 - Constraint <IOSTANDARD=LVTTL |>
   [/home/ise/vmShared/VHDL/circuit/papilio_duo.ucf(226)]: NET
   "ext_pins_inout<11>" not found.  Please verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

INFO:ConstraintSystem:59 - Constraint <SLEW=FAST ;>
   [/home/ise/vmShared/VHDL/circuit/papilio_duo.ucf(226)]: NET
   "ext_pins_inout<11>" not found.  Please verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

INFO:ConstraintSystem:59 - Constraint <NET "sram_ce" LOC = "P12" |>
   [/home/ise/vmShared/VHDL/circuit/papilio_duo.ucf(229)]: NET "sram_ce" not
   found.  Please verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

WARNING:ConstraintSystem - A target design object for the Locate constraint
   '<NET "sram_ce" LOC = "P12" |>
   [/home/ise/vmShared/VHDL/circuit/papilio_duo.ucf(229)]' could not be found
   and so the Locate constraint will be removed.

INFO:ConstraintSystem:59 - Constraint <IOSTANDARD=LVTTL |>
   [/home/ise/vmShared/VHDL/circuit/papilio_duo.ucf(229)]: NET "sram_ce" not
   found.  Please verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

INFO:ConstraintSystem:59 - Constraint <SLEW=FAST;>
   [/home/ise/vmShared/VHDL/circuit/papilio_duo.ucf(229)]: NET "sram_ce" not
   found.  Please verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

INFO:ConstraintSystem:59 - Constraint <NET "ext_pins_out(19)" LOC = "P12" |>
   [/home/ise/vmShared/VHDL/circuit/papilio_duo.ucf(230)]: NET
   "ext_pins_out(19)" not found.  Please verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

WARNING:ConstraintSystem - A target design object for the Locate constraint
   '<NET "ext_pins_out(19)" LOC = "P12" |>
   [/home/ise/vmShared/VHDL/circuit/papilio_duo.ucf(230)]' could not be found
   and so the Locate constraint will be removed.

INFO:ConstraintSystem:59 - Constraint <IOSTANDARD=LVTTL |>
   [/home/ise/vmShared/VHDL/circuit/papilio_duo.ucf(230)]: NET
   "ext_pins_out(19)" not found.  Please verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

INFO:ConstraintSystem:59 - Constraint <SLEW=FAST;>
   [/home/ise/vmShared/VHDL/circuit/papilio_duo.ucf(230)]: NET
   "ext_pins_out(19)" not found.  Please verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

INFO:ConstraintSystem:59 - Constraint <NET "sram_we" LOC = "P6" |>
   [/home/ise/vmShared/VHDL/circuit/papilio_duo.ucf(231)]: NET "sram_we" not
   found.  Please verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

WARNING:ConstraintSystem - A target design object for the Locate constraint
   '<NET "sram_we" LOC = "P6" |>
   [/home/ise/vmShared/VHDL/circuit/papilio_duo.ucf(231)]' could not be found
   and so the Locate constraint will be removed.

INFO:ConstraintSystem:59 - Constraint <IOSTANDARD=LVTTL |>
   [/home/ise/vmShared/VHDL/circuit/papilio_duo.ucf(231)]: NET "sram_we" not
   found.  Please verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

INFO:ConstraintSystem:59 - Constraint <SLEW=FAST ;>
   [/home/ise/vmShared/VHDL/circuit/papilio_duo.ucf(231)]: NET "sram_we" not
   found.  Please verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

INFO:ConstraintSystem:59 - Constraint <NET "ext_pins_out(20)" LOC = "P6" |>
   [/home/ise/vmShared/VHDL/circuit/papilio_duo.ucf(232)]: NET
   "ext_pins_out(20)" not found.  Please verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

WARNING:ConstraintSystem - A target design object for the Locate constraint
   '<NET "ext_pins_out(20)" LOC = "P6" |>
   [/home/ise/vmShared/VHDL/circuit/papilio_duo.ucf(232)]' could not be found
   and so the Locate constraint will be removed.

INFO:ConstraintSystem:59 - Constraint <IOSTANDARD=LVTTL |>
   [/home/ise/vmShared/VHDL/circuit/papilio_duo.ucf(232)]: NET
   "ext_pins_out(20)" not found.  Please verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

INFO:ConstraintSystem:59 - Constraint <SLEW=FAST ;>
   [/home/ise/vmShared/VHDL/circuit/papilio_duo.ucf(232)]: NET
   "ext_pins_out(20)" not found.  Please verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

INFO:ConstraintSystem:59 - Constraint <NET "sram_oe" LOC = "P26" |>
   [/home/ise/vmShared/VHDL/circuit/papilio_duo.ucf(233)]: NET "sram_oe" not
   found.  Please verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

WARNING:ConstraintSystem - A target design object for the Locate constraint
   '<NET "sram_oe" LOC = "P26" |>
   [/home/ise/vmShared/VHDL/circuit/papilio_duo.ucf(233)]' could not be found
   and so the Locate constraint will be removed.

INFO:ConstraintSystem:59 - Constraint <IOSTANDARD=LVTTL |>
   [/home/ise/vmShared/VHDL/circuit/papilio_duo.ucf(233)]: NET "sram_oe" not
   found.  Please verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

INFO:ConstraintSystem:59 - Constraint <SLEW=FAST;>
   [/home/ise/vmShared/VHDL/circuit/papilio_duo.ucf(233)]: NET "sram_oe" not
   found.  Please verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

INFO:ConstraintSystem:59 - Constraint <NET "ext_pins_out(21)" LOC = "P26" |>
   [/home/ise/vmShared/VHDL/circuit/papilio_duo.ucf(234)]: NET
   "ext_pins_out(21)" not found.  Please verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

WARNING:ConstraintSystem - A target design object for the Locate constraint
   '<NET "ext_pins_out(21)" LOC = "P26" |>
   [/home/ise/vmShared/VHDL/circuit/papilio_duo.ucf(234)]' could not be found
   and so the Locate constraint will be removed.

INFO:ConstraintSystem:59 - Constraint <IOSTANDARD=LVTTL |>
   [/home/ise/vmShared/VHDL/circuit/papilio_duo.ucf(234)]: NET
   "ext_pins_out(21)" not found.  Please verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

INFO:ConstraintSystem:59 - Constraint <SLEW=FAST;>
   [/home/ise/vmShared/VHDL/circuit/papilio_duo.ucf(234)]: NET
   "ext_pins_out(21)" not found.  Please verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

INFO:ConstraintSystem:59 - Constraint <NET SPI_CS      LOC="P38"   |>
   [/home/ise/vmShared/VHDL/circuit/papilio_duo.ucf(236)]: NET "SPI_CS" not
   found.  Please verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

WARNING:ConstraintSystem - A target design object for the Locate constraint
   '<NET SPI_CS      LOC="P38"   |>
   [/home/ise/vmShared/VHDL/circuit/papilio_duo.ucf(236)]' could not be found
   and so the Locate constraint will be removed.

INFO:ConstraintSystem:59 - Constraint <IOSTANDARD=LVTTL |>
   [/home/ise/vmShared/VHDL/circuit/papilio_duo.ucf(236)]: NET "SPI_CS" not
   found.  Please verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

INFO:ConstraintSystem:59 - Constraint <DRIVE=8 |>
   [/home/ise/vmShared/VHDL/circuit/papilio_duo.ucf(236)]: NET "SPI_CS" not
   found.  Please verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

INFO:ConstraintSystem:59 - Constraint <SLEW=FAST;>
   [/home/ise/vmShared/VHDL/circuit/papilio_duo.ucf(236)]: NET "SPI_CS" not
   found.  Please verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

INFO:ConstraintSystem:59 - Constraint <NET ext_pins_out(24)      LOC="P38"   |>
   [/home/ise/vmShared/VHDL/circuit/papilio_duo.ucf(237)]: NET
   "ext_pins_out(24)" not found.  Please verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

WARNING:ConstraintSystem - A target design object for the Locate constraint
   '<NET ext_pins_out(24)      LOC="P38"   |>
   [/home/ise/vmShared/VHDL/circuit/papilio_duo.ucf(237)]' could not be found
   and so the Locate constraint will be removed.

INFO:ConstraintSystem:59 - Constraint <IOSTANDARD=LVTTL |>
   [/home/ise/vmShared/VHDL/circuit/papilio_duo.ucf(237)]: NET
   "ext_pins_out(24)" not found.  Please verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

INFO:ConstraintSystem:59 - Constraint <DRIVE=8 |>
   [/home/ise/vmShared/VHDL/circuit/papilio_duo.ucf(237)]: NET
   "ext_pins_out(24)" not found.  Please verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

INFO:ConstraintSystem:59 - Constraint <SLEW=FAST;>
   [/home/ise/vmShared/VHDL/circuit/papilio_duo.ucf(237)]: NET
   "ext_pins_out(24)" not found.  Please verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

INFO:ConstraintSystem:59 - Constraint <NET SPI_SCK     LOC="P70"  |>
   [/home/ise/vmShared/VHDL/circuit/papilio_duo.ucf(238)]: NET "SPI_SCK" not
   found.  Please verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

WARNING:ConstraintSystem - A target design object for the Locate constraint
   '<NET SPI_SCK     LOC="P70"  |>
   [/home/ise/vmShared/VHDL/circuit/papilio_duo.ucf(238)]' could not be found
   and so the Locate constraint will be removed.

INFO:ConstraintSystem:59 - Constraint <IOSTANDARD=LVTTL |>
   [/home/ise/vmShared/VHDL/circuit/papilio_duo.ucf(238)]: NET "SPI_SCK" not
   found.  Please verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

INFO:ConstraintSystem:59 - Constraint <DRIVE=8 |>
   [/home/ise/vmShared/VHDL/circuit/papilio_duo.ucf(238)]: NET "SPI_SCK" not
   found.  Please verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

INFO:ConstraintSystem:59 - Constraint <SLEW=FAST;>
   [/home/ise/vmShared/VHDL/circuit/papilio_duo.ucf(238)]: NET "SPI_SCK" not
   found.  Please verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

INFO:ConstraintSystem:59 - Constraint <NET ext_pins_out(22)     LOC="P70"  |>
   [/home/ise/vmShared/VHDL/circuit/papilio_duo.ucf(239)]: NET
   "ext_pins_out(22)" not found.  Please verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

WARNING:ConstraintSystem - A target design object for the Locate constraint
   '<NET ext_pins_out(22)     LOC="P70"  |>
   [/home/ise/vmShared/VHDL/circuit/papilio_duo.ucf(239)]' could not be found
   and so the Locate constraint will be removed.

INFO:ConstraintSystem:59 - Constraint <IOSTANDARD=LVTTL |>
   [/home/ise/vmShared/VHDL/circuit/papilio_duo.ucf(239)]: NET
   "ext_pins_out(22)" not found.  Please verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

INFO:ConstraintSystem:59 - Constraint <DRIVE=8 |>
   [/home/ise/vmShared/VHDL/circuit/papilio_duo.ucf(239)]: NET
   "ext_pins_out(22)" not found.  Please verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

INFO:ConstraintSystem:59 - Constraint <SLEW=FAST;>
   [/home/ise/vmShared/VHDL/circuit/papilio_duo.ucf(239)]: NET
   "ext_pins_out(22)" not found.  Please verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

INFO:ConstraintSystem:59 - Constraint <NET SPI_MOSI    LOC="P64"  |>
   [/home/ise/vmShared/VHDL/circuit/papilio_duo.ucf(240)]: NET "SPI_MOSI" not
   found.  Please verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

WARNING:ConstraintSystem - A target design object for the Locate constraint
   '<NET SPI_MOSI    LOC="P64"  |>
   [/home/ise/vmShared/VHDL/circuit/papilio_duo.ucf(240)]' could not be found
   and so the Locate constraint will be removed.

INFO:ConstraintSystem:59 - Constraint <IOSTANDARD=LVTTL |>
   [/home/ise/vmShared/VHDL/circuit/papilio_duo.ucf(240)]: NET "SPI_MOSI" not
   found.  Please verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

INFO:ConstraintSystem:59 - Constraint <DRIVE=8 |>
   [/home/ise/vmShared/VHDL/circuit/papilio_duo.ucf(240)]: NET "SPI_MOSI" not
   found.  Please verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

INFO:ConstraintSystem:59 - Constraint <SLEW=FAST;>
   [/home/ise/vmShared/VHDL/circuit/papilio_duo.ucf(240)]: NET "SPI_MOSI" not
   found.  Please verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

INFO:ConstraintSystem:59 - Constraint <NET ext_pins_out(23)    LOC="P64"  |>
   [/home/ise/vmShared/VHDL/circuit/papilio_duo.ucf(241)]: NET
   "ext_pins_out(23)" not found.  Please verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

WARNING:ConstraintSystem - A target design object for the Locate constraint
   '<NET ext_pins_out(23)    LOC="P64"  |>
   [/home/ise/vmShared/VHDL/circuit/papilio_duo.ucf(241)]' could not be found
   and so the Locate constraint will be removed.

INFO:ConstraintSystem:59 - Constraint <IOSTANDARD=LVTTL |>
   [/home/ise/vmShared/VHDL/circuit/papilio_duo.ucf(241)]: NET
   "ext_pins_out(23)" not found.  Please verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

INFO:ConstraintSystem:59 - Constraint <DRIVE=8 |>
   [/home/ise/vmShared/VHDL/circuit/papilio_duo.ucf(241)]: NET
   "ext_pins_out(23)" not found.  Please verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

INFO:ConstraintSystem:59 - Constraint <SLEW=FAST;>
   [/home/ise/vmShared/VHDL/circuit/papilio_duo.ucf(241)]: NET
   "ext_pins_out(23)" not found.  Please verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

INFO:ConstraintSystem:59 - Constraint <NET SPI_MISO    LOC="P65"  |>
   [/home/ise/vmShared/VHDL/circuit/papilio_duo.ucf(242)]: NET "SPI_MISO" not
   found.  Please verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

WARNING:ConstraintSystem - A target design object for the Locate constraint
   '<NET SPI_MISO    LOC="P65"  |>
   [/home/ise/vmShared/VHDL/circuit/papilio_duo.ucf(242)]' could not be found
   and so the Locate constraint will be removed.

INFO:ConstraintSystem:59 - Constraint <IOSTANDARD=LVTTL |>
   [/home/ise/vmShared/VHDL/circuit/papilio_duo.ucf(242)]: NET "SPI_MISO" not
   found.  Please verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

INFO:ConstraintSystem:59 - Constraint <DRIVE=8 |>
   [/home/ise/vmShared/VHDL/circuit/papilio_duo.ucf(242)]: NET "SPI_MISO" not
   found.  Please verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

INFO:ConstraintSystem:59 - Constraint <SLEW=FAST;>
   [/home/ise/vmShared/VHDL/circuit/papilio_duo.ucf(242)]: NET "SPI_MISO" not
   found.  Please verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

INFO:ConstraintSystem:59 - Constraint <NET ext_pins_in(1)    LOC="P65"  |>
   [/home/ise/vmShared/VHDL/circuit/papilio_duo.ucf(243)]: NET "ext_pins_in(1)"
   not found.  Please verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

WARNING:ConstraintSystem - A target design object for the Locate constraint
   '<NET ext_pins_in(1)    LOC="P65"  |>
   [/home/ise/vmShared/VHDL/circuit/papilio_duo.ucf(243)]' could not be found
   and so the Locate constraint will be removed.

INFO:ConstraintSystem:59 - Constraint <IOSTANDARD=LVTTL |>
   [/home/ise/vmShared/VHDL/circuit/papilio_duo.ucf(243)]: NET "ext_pins_in(1)"
   not found.  Please verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

INFO:ConstraintSystem:59 - Constraint <DRIVE=8 |>
   [/home/ise/vmShared/VHDL/circuit/papilio_duo.ucf(243)]: NET "ext_pins_in(1)"
   not found.  Please verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

INFO:ConstraintSystem:59 - Constraint <SLEW=FAST;>
   [/home/ise/vmShared/VHDL/circuit/papilio_duo.ucf(243)]: NET "ext_pins_in(1)"
   not found.  Please verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

INFO:ConstraintSystem:59 - Constraint <NET BD0_MPSSE_TCK LOC="P46" |>
   [/home/ise/vmShared/VHDL/circuit/papilio_duo.ucf(246)]: NET "BD0_MPSSE_TCK"
   not found.  Please verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

WARNING:ConstraintSystem - A target design object for the Locate constraint
   '<NET BD0_MPSSE_TCK LOC="P46" |>
   [/home/ise/vmShared/VHDL/circuit/papilio_duo.ucf(246)]' could not be found
   and so the Locate constraint will be removed.

INFO:ConstraintSystem:59 - Constraint <IOSTANDARD=LVTTL |>
   [/home/ise/vmShared/VHDL/circuit/papilio_duo.ucf(246)]: NET "BD0_MPSSE_TCK"
   not found.  Please verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

INFO:ConstraintSystem:59 - Constraint <DRIVE=8 |>
   [/home/ise/vmShared/VHDL/circuit/papilio_duo.ucf(246)]: NET "BD0_MPSSE_TCK"
   not found.  Please verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

INFO:ConstraintSystem:59 - Constraint <SLEW=SLOW;>
   [/home/ise/vmShared/VHDL/circuit/papilio_duo.ucf(246)]: NET "BD0_MPSSE_TCK"
   not found.  Please verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

INFO:ConstraintSystem:59 - Constraint <NET BD1_MPSSE_TDI LOC="P141" |>
   [/home/ise/vmShared/VHDL/circuit/papilio_duo.ucf(247)]: NET "BD1_MPSSE_TDI"
   not found.  Please verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

WARNING:ConstraintSystem - A target design object for the Locate constraint
   '<NET BD1_MPSSE_TDI LOC="P141" |>
   [/home/ise/vmShared/VHDL/circuit/papilio_duo.ucf(247)]' could not be found
   and so the Locate constraint will be removed.

INFO:ConstraintSystem:59 - Constraint <IOSTANDARD=LVTTL |>
   [/home/ise/vmShared/VHDL/circuit/papilio_duo.ucf(247)]: NET "BD1_MPSSE_TDI"
   not found.  Please verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

INFO:ConstraintSystem:59 - Constraint <DRIVE=8 |>
   [/home/ise/vmShared/VHDL/circuit/papilio_duo.ucf(247)]: NET "BD1_MPSSE_TDI"
   not found.  Please verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

INFO:ConstraintSystem:59 - Constraint <SLEW=SLOW;>
   [/home/ise/vmShared/VHDL/circuit/papilio_duo.ucf(247)]: NET "BD1_MPSSE_TDI"
   not found.  Please verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

INFO:ConstraintSystem:59 - Constraint <NET BD2_MPSSE_TDO LOC="P140" |>
   [/home/ise/vmShared/VHDL/circuit/papilio_duo.ucf(248)]: NET "BD2_MPSSE_TDO"
   not found.  Please verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

WARNING:ConstraintSystem - A target design object for the Locate constraint
   '<NET BD2_MPSSE_TDO LOC="P140" |>
   [/home/ise/vmShared/VHDL/circuit/papilio_duo.ucf(248)]' could not be found
   and so the Locate constraint will be removed.

INFO:ConstraintSystem:59 - Constraint <IOSTANDARD=LVTTL |>
   [/home/ise/vmShared/VHDL/circuit/papilio_duo.ucf(248)]: NET "BD2_MPSSE_TDO"
   not found.  Please verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

INFO:ConstraintSystem:59 - Constraint <DRIVE=8 |>
   [/home/ise/vmShared/VHDL/circuit/papilio_duo.ucf(248)]: NET "BD2_MPSSE_TDO"
   not found.  Please verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

INFO:ConstraintSystem:59 - Constraint <SLEW=SLOW;>
   [/home/ise/vmShared/VHDL/circuit/papilio_duo.ucf(248)]: NET "BD2_MPSSE_TDO"
   not found.  Please verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

INFO:ConstraintSystem:59 - Constraint <NET BD3_MPSSE_TMS LOC="P138" |>
   [/home/ise/vmShared/VHDL/circuit/papilio_duo.ucf(249)]: NET "BD3_MPSSE_TMS"
   not found.  Please verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

WARNING:ConstraintSystem - A target design object for the Locate constraint
   '<NET BD3_MPSSE_TMS LOC="P138" |>
   [/home/ise/vmShared/VHDL/circuit/papilio_duo.ucf(249)]' could not be found
   and so the Locate constraint will be removed.

INFO:ConstraintSystem:59 - Constraint <IOSTANDARD=LVTTL |>
   [/home/ise/vmShared/VHDL/circuit/papilio_duo.ucf(249)]: NET "BD3_MPSSE_TMS"
   not found.  Please verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

INFO:ConstraintSystem:59 - Constraint <DRIVE=8 |>
   [/home/ise/vmShared/VHDL/circuit/papilio_duo.ucf(249)]: NET "BD3_MPSSE_TMS"
   not found.  Please verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

INFO:ConstraintSystem:59 - Constraint <SLEW=SLOW;>
   [/home/ise/vmShared/VHDL/circuit/papilio_duo.ucf(249)]: NET "BD3_MPSSE_TMS"
   not found.  Please verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

INFO:ConstraintSystem:59 - Constraint <NET BD4_MPSSE_DTR LOC="P137" |>
   [/home/ise/vmShared/VHDL/circuit/papilio_duo.ucf(250)]: NET "BD4_MPSSE_DTR"
   not found.  Please verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

WARNING:ConstraintSystem - A target design object for the Locate constraint
   '<NET BD4_MPSSE_DTR LOC="P137" |>
   [/home/ise/vmShared/VHDL/circuit/papilio_duo.ucf(250)]' could not be found
   and so the Locate constraint will be removed.

INFO:ConstraintSystem:59 - Constraint <IOSTANDARD=LVTTL |>
   [/home/ise/vmShared/VHDL/circuit/papilio_duo.ucf(250)]: NET "BD4_MPSSE_DTR"
   not found.  Please verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

INFO:ConstraintSystem:59 - Constraint <DRIVE=8 |>
   [/home/ise/vmShared/VHDL/circuit/papilio_duo.ucf(250)]: NET "BD4_MPSSE_DTR"
   not found.  Please verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

INFO:ConstraintSystem:59 - Constraint <SLEW=SLOW;>
   [/home/ise/vmShared/VHDL/circuit/papilio_duo.ucf(250)]: NET "BD4_MPSSE_DTR"
   not found.  Please verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

INFO:ConstraintSystem:59 - Constraint <NET ARD_JTAG_TDI LOC="P88" |>
   [/home/ise/vmShared/VHDL/circuit/papilio_duo.ucf(253)]: NET "ARD_JTAG_TDI"
   not found.  Please verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

WARNING:ConstraintSystem - A target design object for the Locate constraint
   '<NET ARD_JTAG_TDI LOC="P88" |>
   [/home/ise/vmShared/VHDL/circuit/papilio_duo.ucf(253)]' could not be found
   and so the Locate constraint will be removed.

INFO:ConstraintSystem:59 - Constraint <IOSTANDARD=LVTTL |>
   [/home/ise/vmShared/VHDL/circuit/papilio_duo.ucf(253)]: NET "ARD_JTAG_TDI"
   not found.  Please verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

INFO:ConstraintSystem:59 - Constraint <DRIVE=8 |>
   [/home/ise/vmShared/VHDL/circuit/papilio_duo.ucf(253)]: NET "ARD_JTAG_TDI"
   not found.  Please verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

INFO:ConstraintSystem:59 - Constraint <SLEW=SLOW;>
   [/home/ise/vmShared/VHDL/circuit/papilio_duo.ucf(253)]: NET "ARD_JTAG_TDI"
   not found.  Please verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

INFO:ConstraintSystem:59 - Constraint <NET ARD_JTAG_TDO LOC="P85" |>
   [/home/ise/vmShared/VHDL/circuit/papilio_duo.ucf(254)]: NET "ARD_JTAG_TDO"
   not found.  Please verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

WARNING:ConstraintSystem - A target design object for the Locate constraint
   '<NET ARD_JTAG_TDO LOC="P85" |>
   [/home/ise/vmShared/VHDL/circuit/papilio_duo.ucf(254)]' could not be found
   and so the Locate constraint will be removed.

INFO:ConstraintSystem:59 - Constraint <IOSTANDARD=LVTTL |>
   [/home/ise/vmShared/VHDL/circuit/papilio_duo.ucf(254)]: NET "ARD_JTAG_TDO"
   not found.  Please verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

INFO:ConstraintSystem:59 - Constraint <DRIVE=8 |>
   [/home/ise/vmShared/VHDL/circuit/papilio_duo.ucf(254)]: NET "ARD_JTAG_TDO"
   not found.  Please verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

INFO:ConstraintSystem:59 - Constraint <SLEW=SLOW;>
   [/home/ise/vmShared/VHDL/circuit/papilio_duo.ucf(254)]: NET "ARD_JTAG_TDO"
   not found.  Please verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

INFO:ConstraintSystem:59 - Constraint <NET ARD_JTAG_TMS LOC="P83" |>
   [/home/ise/vmShared/VHDL/circuit/papilio_duo.ucf(255)]: NET "ARD_JTAG_TMS"
   not found.  Please verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

WARNING:ConstraintSystem - A target design object for the Locate constraint
   '<NET ARD_JTAG_TMS LOC="P83" |>
   [/home/ise/vmShared/VHDL/circuit/papilio_duo.ucf(255)]' could not be found
   and so the Locate constraint will be removed.

INFO:ConstraintSystem:59 - Constraint <IOSTANDARD=LVTTL |>
   [/home/ise/vmShared/VHDL/circuit/papilio_duo.ucf(255)]: NET "ARD_JTAG_TMS"
   not found.  Please verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

INFO:ConstraintSystem:59 - Constraint <DRIVE=8 |>
   [/home/ise/vmShared/VHDL/circuit/papilio_duo.ucf(255)]: NET "ARD_JTAG_TMS"
   not found.  Please verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

INFO:ConstraintSystem:59 - Constraint <SLEW=SLOW;>
   [/home/ise/vmShared/VHDL/circuit/papilio_duo.ucf(255)]: NET "ARD_JTAG_TMS"
   not found.  Please verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

INFO:ConstraintSystem:59 - Constraint <NET ARD_JTAG_TCK LOC="P81" |>
   [/home/ise/vmShared/VHDL/circuit/papilio_duo.ucf(256)]: NET "ARD_JTAG_TCK"
   not found.  Please verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

WARNING:ConstraintSystem - A target design object for the Locate constraint
   '<NET ARD_JTAG_TCK LOC="P81" |>
   [/home/ise/vmShared/VHDL/circuit/papilio_duo.ucf(256)]' could not be found
   and so the Locate constraint will be removed.

INFO:ConstraintSystem:59 - Constraint <IOSTANDARD=LVTTL |>
   [/home/ise/vmShared/VHDL/circuit/papilio_duo.ucf(256)]: NET "ARD_JTAG_TCK"
   not found.  Please verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

INFO:ConstraintSystem:59 - Constraint <DRIVE=8 |>
   [/home/ise/vmShared/VHDL/circuit/papilio_duo.ucf(256)]: NET "ARD_JTAG_TCK"
   not found.  Please verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

INFO:ConstraintSystem:59 - Constraint <SLEW=SLOW;>
   [/home/ise/vmShared/VHDL/circuit/papilio_duo.ucf(256)]: NET "ARD_JTAG_TCK"
   not found.  Please verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

INFO:ConstraintSystem:59 - Constraint <NET ARD_SPI_MISO LOC="P133" |>
   [/home/ise/vmShared/VHDL/circuit/papilio_duo.ucf(259)]: NET "ARD_SPI_MISO"
   not found.  Please verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

WARNING:ConstraintSystem - A target design object for the Locate constraint
   '<NET ARD_SPI_MISO LOC="P133" |>
   [/home/ise/vmShared/VHDL/circuit/papilio_duo.ucf(259)]' could not be found
   and so the Locate constraint will be removed.

INFO:ConstraintSystem:59 - Constraint <IOSTANDARD=LVTTL |>
   [/home/ise/vmShared/VHDL/circuit/papilio_duo.ucf(259)]: NET "ARD_SPI_MISO"
   not found.  Please verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

INFO:ConstraintSystem:59 - Constraint <DRIVE=8 |>
   [/home/ise/vmShared/VHDL/circuit/papilio_duo.ucf(259)]: NET "ARD_SPI_MISO"
   not found.  Please verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

INFO:ConstraintSystem:59 - Constraint <SLEW=SLOW;>
   [/home/ise/vmShared/VHDL/circuit/papilio_duo.ucf(259)]: NET "ARD_SPI_MISO"
   not found.  Please verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

INFO:ConstraintSystem:59 - Constraint <NET ARD_SPI_MOSI LOC="P132" |>
   [/home/ise/vmShared/VHDL/circuit/papilio_duo.ucf(260)]: NET "ARD_SPI_MOSI"
   not found.  Please verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

WARNING:ConstraintSystem - A target design object for the Locate constraint
   '<NET ARD_SPI_MOSI LOC="P132" |>
   [/home/ise/vmShared/VHDL/circuit/papilio_duo.ucf(260)]' could not be found
   and so the Locate constraint will be removed.

INFO:ConstraintSystem:59 - Constraint <IOSTANDARD=LVTTL |>
   [/home/ise/vmShared/VHDL/circuit/papilio_duo.ucf(260)]: NET "ARD_SPI_MOSI"
   not found.  Please verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

INFO:ConstraintSystem:59 - Constraint <DRIVE=8 |>
   [/home/ise/vmShared/VHDL/circuit/papilio_duo.ucf(260)]: NET "ARD_SPI_MOSI"
   not found.  Please verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

INFO:ConstraintSystem:59 - Constraint <SLEW=SLOW;>
   [/home/ise/vmShared/VHDL/circuit/papilio_duo.ucf(260)]: NET "ARD_SPI_MOSI"
   not found.  Please verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

INFO:ConstraintSystem:59 - Constraint <NET ARD_SPI_SCLK LOC="P134" |>
   [/home/ise/vmShared/VHDL/circuit/papilio_duo.ucf(261)]: NET "ARD_SPI_SCLK"
   not found.  Please verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

WARNING:ConstraintSystem - A target design object for the Locate constraint
   '<NET ARD_SPI_SCLK LOC="P134" |>
   [/home/ise/vmShared/VHDL/circuit/papilio_duo.ucf(261)]' could not be found
   and so the Locate constraint will be removed.

INFO:ConstraintSystem:59 - Constraint <IOSTANDARD=LVTTL |>
   [/home/ise/vmShared/VHDL/circuit/papilio_duo.ucf(261)]: NET "ARD_SPI_SCLK"
   not found.  Please verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

INFO:ConstraintSystem:59 - Constraint <DRIVE=8 |>
   [/home/ise/vmShared/VHDL/circuit/papilio_duo.ucf(261)]: NET "ARD_SPI_SCLK"
   not found.  Please verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

INFO:ConstraintSystem:59 - Constraint <SLEW=SLOW;>
   [/home/ise/vmShared/VHDL/circuit/papilio_duo.ucf(261)]: NET "ARD_SPI_SCLK"
   not found.  Please verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

INFO:ConstraintSystem:59 - Constraint <NET DRAGON_SPI_GND 	LOC="P78" |>
   [/home/ise/vmShared/VHDL/circuit/papilio_duo.ucf(264)]: NET "DRAGON_SPI_GND"
   not found.  Please verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

WARNING:ConstraintSystem - A target design object for the Locate constraint
   '<NET DRAGON_SPI_GND 	LOC="P78" |>
   [/home/ise/vmShared/VHDL/circuit/papilio_duo.ucf(264)]' could not be found
   and so the Locate constraint will be removed.

INFO:ConstraintSystem:59 - Constraint <IOSTANDARD=LVTTL |>
   [/home/ise/vmShared/VHDL/circuit/papilio_duo.ucf(264)]: NET "DRAGON_SPI_GND"
   not found.  Please verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

INFO:ConstraintSystem:59 - Constraint <DRIVE=8 |>
   [/home/ise/vmShared/VHDL/circuit/papilio_duo.ucf(264)]: NET "DRAGON_SPI_GND"
   not found.  Please verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

INFO:ConstraintSystem:59 - Constraint <SLEW=SLOW;>
   [/home/ise/vmShared/VHDL/circuit/papilio_duo.ucf(264)]: NET "DRAGON_SPI_GND"
   not found.  Please verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

INFO:ConstraintSystem:59 - Constraint <NET DRAGON_SPI_RESET LOC="P79" |>
   [/home/ise/vmShared/VHDL/circuit/papilio_duo.ucf(265)]: NET
   "DRAGON_SPI_RESET" not found.  Please verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

WARNING:ConstraintSystem - A target design object for the Locate constraint
   '<NET DRAGON_SPI_RESET LOC="P79" |>
   [/home/ise/vmShared/VHDL/circuit/papilio_duo.ucf(265)]' could not be found
   and so the Locate constraint will be removed.

INFO:ConstraintSystem:59 - Constraint <IOSTANDARD=LVTTL |>
   [/home/ise/vmShared/VHDL/circuit/papilio_duo.ucf(265)]: NET
   "DRAGON_SPI_RESET" not found.  Please verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

INFO:ConstraintSystem:59 - Constraint <DRIVE=8 |>
   [/home/ise/vmShared/VHDL/circuit/papilio_duo.ucf(265)]: NET
   "DRAGON_SPI_RESET" not found.  Please verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

INFO:ConstraintSystem:59 - Constraint <SLEW=SLOW;>
   [/home/ise/vmShared/VHDL/circuit/papilio_duo.ucf(265)]: NET
   "DRAGON_SPI_RESET" not found.  Please verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

INFO:ConstraintSystem:59 - Constraint <NET DRAGON_SPI_MOSI	LOC="P74" |>
   [/home/ise/vmShared/VHDL/circuit/papilio_duo.ucf(267)]: NET "DRAGON_SPI_MOSI"
   not found.  Please verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

WARNING:ConstraintSystem - A target design object for the Locate constraint
   '<NET DRAGON_SPI_MOSI	LOC="P74" |>
   [/home/ise/vmShared/VHDL/circuit/papilio_duo.ucf(267)]' could not be found
   and so the Locate constraint will be removed.

INFO:ConstraintSystem:59 - Constraint <IOSTANDARD=LVTTL |>
   [/home/ise/vmShared/VHDL/circuit/papilio_duo.ucf(267)]: NET "DRAGON_SPI_MOSI"
   not found.  Please verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

INFO:ConstraintSystem:59 - Constraint <DRIVE=8 |>
   [/home/ise/vmShared/VHDL/circuit/papilio_duo.ucf(267)]: NET "DRAGON_SPI_MOSI"
   not found.  Please verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

INFO:ConstraintSystem:59 - Constraint <SLEW=SLOW;>
   [/home/ise/vmShared/VHDL/circuit/papilio_duo.ucf(267)]: NET "DRAGON_SPI_MOSI"
   not found.  Please verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

INFO:ConstraintSystem:59 - Constraint <NET DRAGON_SPI_SCK	LOC="P75" |>
   [/home/ise/vmShared/VHDL/circuit/papilio_duo.ucf(268)]: NET "DRAGON_SPI_SCK"
   not found.  Please verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

WARNING:ConstraintSystem - A target design object for the Locate constraint
   '<NET DRAGON_SPI_SCK	LOC="P75" |>
   [/home/ise/vmShared/VHDL/circuit/papilio_duo.ucf(268)]' could not be found
   and so the Locate constraint will be removed.

INFO:ConstraintSystem:59 - Constraint <IOSTANDARD=LVTTL |>
   [/home/ise/vmShared/VHDL/circuit/papilio_duo.ucf(268)]: NET "DRAGON_SPI_SCK"
   not found.  Please verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

INFO:ConstraintSystem:59 - Constraint <DRIVE=8 |>
   [/home/ise/vmShared/VHDL/circuit/papilio_duo.ucf(268)]: NET "DRAGON_SPI_SCK"
   not found.  Please verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

INFO:ConstraintSystem:59 - Constraint <SLEW=SLOW;>
   [/home/ise/vmShared/VHDL/circuit/papilio_duo.ucf(268)]: NET "DRAGON_SPI_SCK"
   not found.  Please verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

INFO:ConstraintSystem:59 - Constraint <NET DRAGON_SPI_VTG	LOC="P66" |>
   [/home/ise/vmShared/VHDL/circuit/papilio_duo.ucf(269)]: NET "DRAGON_SPI_VTG"
   not found.  Please verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

WARNING:ConstraintSystem - A target design object for the Locate constraint
   '<NET DRAGON_SPI_VTG	LOC="P66" |>
   [/home/ise/vmShared/VHDL/circuit/papilio_duo.ucf(269)]' could not be found
   and so the Locate constraint will be removed.

INFO:ConstraintSystem:59 - Constraint <IOSTANDARD=LVTTL |>
   [/home/ise/vmShared/VHDL/circuit/papilio_duo.ucf(269)]: NET "DRAGON_SPI_VTG"
   not found.  Please verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

INFO:ConstraintSystem:59 - Constraint <DRIVE=24 |>
   [/home/ise/vmShared/VHDL/circuit/papilio_duo.ucf(269)]: NET "DRAGON_SPI_VTG"
   not found.  Please verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

INFO:ConstraintSystem:59 - Constraint <SLEW=SLOW;>
   [/home/ise/vmShared/VHDL/circuit/papilio_duo.ucf(269)]: NET "DRAGON_SPI_VTG"
   not found.  Please verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

INFO:ConstraintSystem:59 - Constraint <NET DRAGON_SPI_MISO	LOC="P67" |>
   [/home/ise/vmShared/VHDL/circuit/papilio_duo.ucf(270)]: NET "DRAGON_SPI_MISO"
   not found.  Please verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

WARNING:ConstraintSystem - A target design object for the Locate constraint
   '<NET DRAGON_SPI_MISO	LOC="P67" |>
   [/home/ise/vmShared/VHDL/circuit/papilio_duo.ucf(270)]' could not be found
   and so the Locate constraint will be removed.

INFO:ConstraintSystem:59 - Constraint <IOSTANDARD=LVTTL |>
   [/home/ise/vmShared/VHDL/circuit/papilio_duo.ucf(270)]: NET "DRAGON_SPI_MISO"
   not found.  Please verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

INFO:ConstraintSystem:59 - Constraint <DRIVE=8 |>
   [/home/ise/vmShared/VHDL/circuit/papilio_duo.ucf(270)]: NET "DRAGON_SPI_MISO"
   not found.  Please verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

INFO:ConstraintSystem:59 - Constraint <SLEW=SLOW;>
   [/home/ise/vmShared/VHDL/circuit/papilio_duo.ucf(270)]: NET "DRAGON_SPI_MISO"
   not found.  Please verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

INFO:ConstraintSystem:59 - Constraint <NET DRAGON_JTAG_TCK 		LOC="P47" |>
   [/home/ise/vmShared/VHDL/circuit/papilio_duo.ucf(273)]: NET "DRAGON_JTAG_TCK"
   not found.  Please verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

WARNING:ConstraintSystem - A target design object for the Locate constraint
   '<NET DRAGON_JTAG_TCK 		LOC="P47" |>
   [/home/ise/vmShared/VHDL/circuit/papilio_duo.ucf(273)]' could not be found
   and so the Locate constraint will be removed.

INFO:ConstraintSystem:59 - Constraint <IOSTANDARD=LVTTL |>
   [/home/ise/vmShared/VHDL/circuit/papilio_duo.ucf(273)]: NET "DRAGON_JTAG_TCK"
   not found.  Please verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

INFO:ConstraintSystem:59 - Constraint <DRIVE=8 |>
   [/home/ise/vmShared/VHDL/circuit/papilio_duo.ucf(273)]: NET "DRAGON_JTAG_TCK"
   not found.  Please verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

INFO:ConstraintSystem:59 - Constraint <SLEW=SLOW;>
   [/home/ise/vmShared/VHDL/circuit/papilio_duo.ucf(273)]: NET "DRAGON_JTAG_TCK"
   not found.  Please verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

INFO:ConstraintSystem:59 - Constraint <NET DRAGON_JTAG_GND 		LOC="P39" |>
   [/home/ise/vmShared/VHDL/circuit/papilio_duo.ucf(274)]: NET "DRAGON_JTAG_GND"
   not found.  Please verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

WARNING:ConstraintSystem - A target design object for the Locate constraint
   '<NET DRAGON_JTAG_GND 		LOC="P39" |>
   [/home/ise/vmShared/VHDL/circuit/papilio_duo.ucf(274)]' could not be found
   and so the Locate constraint will be removed.

INFO:ConstraintSystem:59 - Constraint <IOSTANDARD=LVTTL |>
   [/home/ise/vmShared/VHDL/circuit/papilio_duo.ucf(274)]: NET "DRAGON_JTAG_GND"
   not found.  Please verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

INFO:ConstraintSystem:59 - Constraint <DRIVE=8 |>
   [/home/ise/vmShared/VHDL/circuit/papilio_duo.ucf(274)]: NET "DRAGON_JTAG_GND"
   not found.  Please verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

INFO:ConstraintSystem:59 - Constraint <SLEW=SLOW;>
   [/home/ise/vmShared/VHDL/circuit/papilio_duo.ucf(274)]: NET "DRAGON_JTAG_GND"
   not found.  Please verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

INFO:ConstraintSystem:59 - Constraint <NET DRAGON_JTAG_TDO		LOC="P50" |>
   [/home/ise/vmShared/VHDL/circuit/papilio_duo.ucf(275)]: NET "DRAGON_JTAG_TDO"
   not found.  Please verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

WARNING:ConstraintSystem - A target design object for the Locate constraint
   '<NET DRAGON_JTAG_TDO		LOC="P50" |>
   [/home/ise/vmShared/VHDL/circuit/papilio_duo.ucf(275)]' could not be found
   and so the Locate constraint will be removed.

INFO:ConstraintSystem:59 - Constraint <IOSTANDARD=LVTTL |>
   [/home/ise/vmShared/VHDL/circuit/papilio_duo.ucf(275)]: NET "DRAGON_JTAG_TDO"
   not found.  Please verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

INFO:ConstraintSystem:59 - Constraint <DRIVE=8 |>
   [/home/ise/vmShared/VHDL/circuit/papilio_duo.ucf(275)]: NET "DRAGON_JTAG_TDO"
   not found.  Please verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

INFO:ConstraintSystem:59 - Constraint <SLEW=SLOW;>
   [/home/ise/vmShared/VHDL/circuit/papilio_duo.ucf(275)]: NET "DRAGON_JTAG_TDO"
   not found.  Please verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

INFO:ConstraintSystem:59 - Constraint <NET DRAGON_JTAG_VTG		LOC="P48" |>
   [/home/ise/vmShared/VHDL/circuit/papilio_duo.ucf(276)]: NET "DRAGON_JTAG_VTG"
   not found.  Please verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

WARNING:ConstraintSystem - A target design object for the Locate constraint
   '<NET DRAGON_JTAG_VTG		LOC="P48" |>
   [/home/ise/vmShared/VHDL/circuit/papilio_duo.ucf(276)]' could not be found
   and so the Locate constraint will be removed.

INFO:ConstraintSystem:59 - Constraint <IOSTANDARD=LVTTL |>
   [/home/ise/vmShared/VHDL/circuit/papilio_duo.ucf(276)]: NET "DRAGON_JTAG_VTG"
   not found.  Please verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

INFO:ConstraintSystem:59 - Constraint <DRIVE=24 |>
   [/home/ise/vmShared/VHDL/circuit/papilio_duo.ucf(276)]: NET "DRAGON_JTAG_VTG"
   not found.  Please verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

INFO:ConstraintSystem:59 - Constraint <SLEW=SLOW;>
   [/home/ise/vmShared/VHDL/circuit/papilio_duo.ucf(276)]: NET "DRAGON_JTAG_VTG"
   not found.  Please verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

INFO:ConstraintSystem:59 - Constraint <NET DRAGON_JTAG_TMS 		LOC="P55" |>
   [/home/ise/vmShared/VHDL/circuit/papilio_duo.ucf(277)]: NET "DRAGON_JTAG_TMS"
   not found.  Please verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

WARNING:ConstraintSystem - A target design object for the Locate constraint
   '<NET DRAGON_JTAG_TMS 		LOC="P55" |>
   [/home/ise/vmShared/VHDL/circuit/papilio_duo.ucf(277)]' could not be found
   and so the Locate constraint will be removed.

INFO:ConstraintSystem:59 - Constraint <IOSTANDARD=LVTTL |>
   [/home/ise/vmShared/VHDL/circuit/papilio_duo.ucf(277)]: NET "DRAGON_JTAG_TMS"
   not found.  Please verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

INFO:ConstraintSystem:59 - Constraint <DRIVE=8 |>
   [/home/ise/vmShared/VHDL/circuit/papilio_duo.ucf(277)]: NET "DRAGON_JTAG_TMS"
   not found.  Please verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

INFO:ConstraintSystem:59 - Constraint <SLEW=SLOW;>
   [/home/ise/vmShared/VHDL/circuit/papilio_duo.ucf(277)]: NET "DRAGON_JTAG_TMS"
   not found.  Please verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

INFO:ConstraintSystem:59 - Constraint <NET DRAGON_JTAG_RESET 	LOC="P51" |>
   [/home/ise/vmShared/VHDL/circuit/papilio_duo.ucf(278)]: NET
   "DRAGON_JTAG_RESET" not found.  Please verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

WARNING:ConstraintSystem - A target design object for the Locate constraint
   '<NET DRAGON_JTAG_RESET 	LOC="P51" |>
   [/home/ise/vmShared/VHDL/circuit/papilio_duo.ucf(278)]' could not be found
   and so the Locate constraint will be removed.

INFO:ConstraintSystem:59 - Constraint <IOSTANDARD=LVTTL |>
   [/home/ise/vmShared/VHDL/circuit/papilio_duo.ucf(278)]: NET
   "DRAGON_JTAG_RESET" not found.  Please verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

INFO:ConstraintSystem:59 - Constraint <DRIVE=8 |>
   [/home/ise/vmShared/VHDL/circuit/papilio_duo.ucf(278)]: NET
   "DRAGON_JTAG_RESET" not found.  Please verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

INFO:ConstraintSystem:59 - Constraint <SLEW=SLOW;>
   [/home/ise/vmShared/VHDL/circuit/papilio_duo.ucf(278)]: NET
   "DRAGON_JTAG_RESET" not found.  Please verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

INFO:ConstraintSystem:59 - Constraint <NET DRAGON_JTAG_TDI 		LOC="P59" |>
   [/home/ise/vmShared/VHDL/circuit/papilio_duo.ucf(280)]: NET "DRAGON_JTAG_TDI"
   not found.  Please verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

WARNING:ConstraintSystem - A target design object for the Locate constraint
   '<NET DRAGON_JTAG_TDI 		LOC="P59" |>
   [/home/ise/vmShared/VHDL/circuit/papilio_duo.ucf(280)]' could not be found
   and so the Locate constraint will be removed.

INFO:ConstraintSystem:59 - Constraint <IOSTANDARD=LVTTL |>
   [/home/ise/vmShared/VHDL/circuit/papilio_duo.ucf(280)]: NET "DRAGON_JTAG_TDI"
   not found.  Please verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

INFO:ConstraintSystem:59 - Constraint <DRIVE=8 |>
   [/home/ise/vmShared/VHDL/circuit/papilio_duo.ucf(280)]: NET "DRAGON_JTAG_TDI"
   not found.  Please verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

INFO:ConstraintSystem:59 - Constraint <SLEW=SLOW;>
   [/home/ise/vmShared/VHDL/circuit/papilio_duo.ucf(280)]: NET "DRAGON_JTAG_TDI"
   not found.  Please verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

INFO:ConstraintSystem:59 - Constraint <NET DRAGON_JTAG_GND2		LOC="P58" |>
   [/home/ise/vmShared/VHDL/circuit/papilio_duo.ucf(281)]: NET
   "DRAGON_JTAG_GND2" not found.  Please verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

WARNING:ConstraintSystem - A target design object for the Locate constraint
   '<NET DRAGON_JTAG_GND2		LOC="P58" |>
   [/home/ise/vmShared/VHDL/circuit/papilio_duo.ucf(281)]' could not be found
   and so the Locate constraint will be removed.

INFO:ConstraintSystem:59 - Constraint <IOSTANDARD=LVTTL |>
   [/home/ise/vmShared/VHDL/circuit/papilio_duo.ucf(281)]: NET
   "DRAGON_JTAG_GND2" not found.  Please verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

INFO:ConstraintSystem:59 - Constraint <DRIVE=8 |>
   [/home/ise/vmShared/VHDL/circuit/papilio_duo.ucf(281)]: NET
   "DRAGON_JTAG_GND2" not found.  Please verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

INFO:ConstraintSystem:59 - Constraint <SLEW=SLOW;>
   [/home/ise/vmShared/VHDL/circuit/papilio_duo.ucf(281)]: NET
   "DRAGON_JTAG_GND2" not found.  Please verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

INFO:ConstraintSystem:59 - Constraint <NET DUO_SW1		LOC="P104" |>
   [/home/ise/vmShared/VHDL/circuit/papilio_duo.ucf(284)]: NET "DUO_SW1" not
   found.  Please verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

WARNING:ConstraintSystem - A target design object for the Locate constraint
   '<NET DUO_SW1		LOC="P104" |>
   [/home/ise/vmShared/VHDL/circuit/papilio_duo.ucf(284)]' could not be found
   and so the Locate constraint will be removed.

INFO:ConstraintSystem:59 - Constraint <IOSTANDARD=LVTTL |>
   [/home/ise/vmShared/VHDL/circuit/papilio_duo.ucf(284)]: NET "DUO_SW1" not
   found.  Please verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

INFO:ConstraintSystem:59 - Constraint <DRIVE=8 |>
   [/home/ise/vmShared/VHDL/circuit/papilio_duo.ucf(284)]: NET "DUO_SW1" not
   found.  Please verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

INFO:ConstraintSystem:59 - Constraint <SLEW=SLOW;>
   [/home/ise/vmShared/VHDL/circuit/papilio_duo.ucf(284)]: NET "DUO_SW1" not
   found.  Please verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

INFO:ConstraintSystem:59 - Constraint <NET ARD_RESET 	LOC="P139" |>
   [/home/ise/vmShared/VHDL/circuit/papilio_duo.ucf(285)]: NET "ARD_RESET" not
   found.  Please verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

WARNING:ConstraintSystem - A target design object for the Locate constraint
   '<NET ARD_RESET 	LOC="P139" |>
   [/home/ise/vmShared/VHDL/circuit/papilio_duo.ucf(285)]' could not be found
   and so the Locate constraint will be removed.

INFO:ConstraintSystem:59 - Constraint <IOSTANDARD=LVTTL |>
   [/home/ise/vmShared/VHDL/circuit/papilio_duo.ucf(285)]: NET "ARD_RESET" not
   found.  Please verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

INFO:ConstraintSystem:59 - Constraint <DRIVE=8 |>
   [/home/ise/vmShared/VHDL/circuit/papilio_duo.ucf(285)]: NET "ARD_RESET" not
   found.  Please verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

INFO:ConstraintSystem:59 - Constraint <SLEW=SLOW;>
   [/home/ise/vmShared/VHDL/circuit/papilio_duo.ucf(285)]: NET "ARD_RESET" not
   found.  Please verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

INFO:ConstraintSystem:59 - Constraint <NET DUO_LED					LOC="P134" |>
   [/home/ise/vmShared/VHDL/circuit/papilio_duo.ucf(286)]: NET "DUO_LED" not
   found.  Please verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

WARNING:ConstraintSystem - A target design object for the Locate constraint
   '<NET DUO_LED					LOC="P134" |>
   [/home/ise/vmShared/VHDL/circuit/papilio_duo.ucf(286)]' could not be found
   and so the Locate constraint will be removed.

INFO:ConstraintSystem:59 - Constraint <IOSTANDARD=LVTTL |>
   [/home/ise/vmShared/VHDL/circuit/papilio_duo.ucf(286)]: NET "DUO_LED" not
   found.  Please verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

INFO:ConstraintSystem:59 - Constraint <DRIVE=8 |>
   [/home/ise/vmShared/VHDL/circuit/papilio_duo.ucf(286)]: NET "DUO_LED" not
   found.  Please verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

INFO:ConstraintSystem:59 - Constraint <SLEW=SLOW;>
   [/home/ise/vmShared/VHDL/circuit/papilio_duo.ucf(286)]: NET "DUO_LED" not
   found.  Please verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

Done...

Checking expanded design ...
WARNING:NgdBuild:470 - bidirect pad net 'dist_SCL' has no legal driver
WARNING:NgdBuild:470 - bidirect pad net 'dist_SDA' has no legal driver

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGDBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings: 205

Total memory usage is 408620 kilobytes

Writing NGD file "TopModul.ngd" ...
Total REAL time to NGDBUILD completion:  16 sec
Total CPU time to NGDBUILD completion:   15 sec

Writing NGDBUILD log file "TopModul.bld"...
