CAPI=1
[main]
description = "OpenCores VGA/LCD Controller core"

[verilog]
src_files =
 generic_dpram.v
 generic_spram.v
 timescale.v
 vga_clkgen.v
 vga_colproc.v
 vga_csm_pb.v
 vga_cur_cregs.v
 vga_curproc.v
 vga_enh_top.v
 vga_fifo_dc.v
 vga_fifo.v
 vga_pgen.v
 vga_tgen.v
 vga_vtim.v
 vga_wb_master.v
 vga_wb_slave.v
include_files =
 vga_defines.v

[provider]
name = opencores
repo_name = vga_lcd
repo_root = trunk/rtl/verilog
revision = 64
