<dec f='codebrowser/include/hw/pci/shpc.h' l='17' type='uint8_t *'/>
<offset>64</offset>
<doc f='codebrowser/include/hw/pci/shpc.h' l='16'>/* SHPC WRS: working register set */</doc>
<use f='codebrowser/hw/pci/shpc.c' l='137' u='r' c='shpc_get_status'/>
<use f='codebrowser/hw/pci/shpc.c' l='144' u='r' c='shpc_set_status'/>
<use f='codebrowser/hw/pci/shpc.c' l='159' u='r' c='shpc_interrupt_update'/>
<use f='codebrowser/hw/pci/shpc.c' l='160' u='r' c='shpc_interrupt_update'/>
<use f='codebrowser/hw/pci/shpc.c' l='166' u='r' c='shpc_interrupt_update'/>
<use f='codebrowser/hw/pci/shpc.c' l='170' u='r' c='shpc_interrupt_update'/>
<use f='codebrowser/hw/pci/shpc.c' l='183' u='r' c='shpc_set_sec_bus_speed'/>
<use f='codebrowser/hw/pci/shpc.c' l='184' u='r' c='shpc_set_sec_bus_speed'/>
<use f='codebrowser/hw/pci/shpc.c' l='187' u='r' c='shpc_set_sec_bus_speed'/>
<use f='codebrowser/hw/pci/shpc.c' l='197' u='r' c='shpc_reset'/>
<use f='codebrowser/hw/pci/shpc.c' l='198' u='r' c='shpc_reset'/>
<use f='codebrowser/hw/pci/shpc.c' l='199' u='r' c='shpc_reset'/>
<use f='codebrowser/hw/pci/shpc.c' l='200' u='r' c='shpc_reset'/>
<use f='codebrowser/hw/pci/shpc.c' l='201' u='r' c='shpc_reset'/>
<use f='codebrowser/hw/pci/shpc.c' l='202' u='r' c='shpc_reset'/>
<use f='codebrowser/hw/pci/shpc.c' l='207' u='r' c='shpc_reset'/>
<use f='codebrowser/hw/pci/shpc.c' l='211' u='r' c='shpc_reset'/>
<use f='codebrowser/hw/pci/shpc.c' l='212' u='r' c='shpc_reset'/>
<use f='codebrowser/hw/pci/shpc.c' l='214' u='r' c='shpc_reset'/>
<use f='codebrowser/hw/pci/shpc.c' l='244' u='r' c='shpc_invalid_command'/>
<use f='codebrowser/hw/pci/shpc.c' l='307' u='r' c='shpc_slot_command'/>
<use f='codebrowser/hw/pci/shpc.c' l='317' u='r' c='shpc_command'/>
<use f='codebrowser/hw/pci/shpc.c' l='326' u='r' c='shpc_command'/>
<use f='codebrowser/hw/pci/shpc.c' l='333' u='r' c='shpc_command'/>
<use f='codebrowser/hw/pci/shpc.c' l='389' u='r' c='shpc_command'/>
<use f='codebrowser/hw/pci/shpc.c' l='407' u='r' c='shpc_write'/>
<use f='codebrowser/hw/pci/shpc.c' l='407' u='r' c='shpc_write'/>
<use f='codebrowser/hw/pci/shpc.c' l='408' u='r' c='shpc_write'/>
<use f='codebrowser/hw/pci/shpc.c' l='423' u='r' c='shpc_read'/>
<use f='codebrowser/hw/pci/shpc.c' l='539' u='r' c='shpc_device_hotplug_cb'/>
<use f='codebrowser/hw/pci/shpc.c' l='545' u='r' c='shpc_device_hotplug_cb'/>
<use f='codebrowser/hw/pci/shpc.c' l='568' u='r' c='shpc_device_hot_unplug_request_cb'/>
<use f='codebrowser/hw/pci/shpc.c' l='576' u='r' c='shpc_device_hot_unplug_request_cb'/>
<use f='codebrowser/hw/pci/shpc.c' l='606' u='w' c='shpc_init'/>
<use f='codebrowser/hw/pci/shpc.c' l='613' u='r' c='shpc_init'/>
<use f='codebrowser/hw/pci/shpc.c' l='677' u='r' c='shpc_free'/>
<use f='codebrowser/hw/pci/shpc.c' l='692' u='r' c='shpc_cap_write_config'/>
<use f='codebrowser/hw/pci/shpc.c' l='704' u='r' c='shpc_save'/>
<use f='codebrowser/hw/pci/shpc.c' l='712' u='r' c='shpc_load'/>
