# SPDX-License-Identifier: GPL-2.0
%YAML 1.2
---
$id: http://devicetree.org/schemas/devfreq/imx-devfreq.yaml#
$schema: http://devicetree.org/meta-schemas/core.yaml#

title: i.MX DDR Controller

maintainers:
  - Leonard Crestez <leonard.crestez@nxp.com>

properties:
  compatible:
    items:
      - enum:
        - fsl,imx8mn-ddrc
        - fsl,imx8mm-ddrc
        - fsl,imx8mq-ddrc
      - const: fsl,imx8m-ddrc

  reg:
    maxItems: 1

  clocks:
    maxItems: 4

  clock-names:
    items:
      - const: dram_core
      - const: dram_pll
      - const: dram_alt
      - const: dram_apb

  operating-points-v2: true

  devfreq-events:
    description: Phandle of PMU node
    $ref: "/schemas/types.yaml#/definitions/phandle"

required:
  - reg
  - compatible
  - clocks
  - clock-names

additionalProperties: false

examples:
  - |
    #include <dt-bindings/clock/imx8mm-clock.h>
    ddrc: dram-controller@3d400000 {
        compatible = "fsl,imx8mm-ddrc", "fsl,imx8m-ddrc";
        reg = <0x3d400000 0x400000>;
        clock-names = "dram_core", "dram_pll", "dram_alt", "dram_apb";
        clocks = <&clk IMX8MM_CLK_DRAM_CORE>,
                 <&clk IMX8MM_DRAM_PLL>,
                 <&clk IMX8MM_CLK_DRAM_ALT>,
                 <&clk IMX8MM_CLK_DRAM_APB>;
        operating-points-v2 = <&ddrc_opp_table>;
    };
