<?xml version="1.0" encoding="UTF-8"?>
<BaliProject version="3.2" title="top" device="LFE5U-85F-6BG381C" default_implementation="impl">
    <Options/>
    <Implementation title="impl" dir="top_impl" description="impl" synthesis="synplify" default_strategy="Strategy1">
        <Options top="top"/>
        <Source name="ecp5pll.sv" type="Verilog" type_short="Verilog">
            <Options VerilogStandard="System Verilog"/>
        </Source>
        <Source name="top.v" type="Verilog" type_short="Verilog">
            <Options/>
        </Source>
        <Source name="top.lpf" type="Logic Preference" type_short="LPF">
            <Options/>
        </Source>
        <Source name="top.sdc" type="Synplify Design Constraints File" type_short="SDC">
            <Options/>
        </Source>
    </Implementation>
    <Strategy name="Strategy1" file="top1.sty"/>
</BaliProject>
