// Seed: 2940819433
module module_0;
  assign id_1 = 1;
  assign module_1.id_6 = 0;
endmodule
module module_1 (
    input wor id_0,
    input tri id_1,
    input supply1 id_2,
    input tri id_3,
    output logic id_4,
    input logic id_5,
    input logic id_6
);
  for (id_8 = 1'b0; 1'h0; id_4 = id_5) assign id_4 = id_6 << 1;
  reg   id_9;
  logic id_10;
  always id_9 <= id_10;
  assign id_10 = 1;
  module_0 modCall_1 ();
  assign id_10 = id_5;
  assign id_10 = id_6;
endmodule
