static int\r\nF_1 ( T_1 * V_1 , T_2 * V_2 , T_3 * V_3 , void * T_4 V_4 )\r\n{\r\nT_5 * V_5 ;\r\nT_3 * V_6 = NULL ;\r\nT_1 * V_7 ;\r\nT_6 V_8 ;\r\nT_6 V_9 ;\r\nF_2 ( V_2 -> V_10 , V_11 , L_1 ) ;\r\nF_2 ( V_2 -> V_10 , V_12 , L_1 ) ;\r\nF_2 ( V_2 -> V_10 , V_13 , L_2 ) ;\r\nF_3 ( V_2 -> V_10 , V_14 ) ;\r\nV_8 = F_4 ( V_1 , 0 ) ;\r\nV_9 = F_4 ( V_1 , 1 ) ;\r\nif ( V_3 ) {\r\nV_5 = F_5 ( V_3 , V_15 , V_1 , 0 , 2 , V_16 ) ;\r\nV_6 = F_6 ( V_5 , V_17 ) ;\r\nF_7 ( V_6 , V_18 , V_1 , 0 , 1 , V_8 ) ;\r\nF_7 ( V_6 , V_19 , V_1 , 1 , 1 , V_9 ) ;\r\n}\r\nV_7 = F_8 ( V_1 , 2 ) ;\r\nF_9 ( V_20 , V_7 , V_2 , V_3 ) ;\r\nreturn F_10 ( V_1 ) ;\r\n}\r\nvoid\r\nF_11 ( void )\r\n{\r\nstatic T_7 V_21 [] = {\r\n{ & V_18 ,\r\n{ L_3 , L_4 , V_22 , V_23 ,\r\nNULL , 0x0 , NULL , V_24 } } ,\r\n{ & V_19 ,\r\n{ L_5 , L_6 , V_22 , V_23 ,\r\nF_12 ( V_25 ) , 0x0 , NULL , V_24 } } ,\r\n} ;\r\nstatic T_8 * V_26 [] = {\r\n& V_17 ,\r\n} ;\r\nV_15 = F_13 ( L_7 , L_2 , L_8 ) ;\r\nF_14 ( V_15 , V_21 , F_15 ( V_21 ) ) ;\r\nF_16 ( V_26 , F_15 ( V_26 ) ) ;\r\nF_17 ( L_9 , F_1 , V_15 ) ;\r\n}\r\nvoid\r\nF_18 ( void )\r\n{\r\nT_9 V_27 ;\r\nV_27 = F_19 ( L_9 ) ;\r\nF_20 ( L_10 , V_28 , V_27 ) ;\r\nV_20 = F_21 ( L_11 , V_15 ) ;\r\n}
