
lifOSMQTT_MOVE_LINKER_freeRTOS.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000010c  0800c000  0800c000  0000c000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00008cac  0800c110  0800c110  0000c110  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000468  08014dbc  08014dbc  00014dbc  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08015224  08015224  000200ec  2**0
                  CONTENTS
  4 .ARM          00000008  08015224  08015224  00015224  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0801522c  0801522c  000200ec  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0801522c  0801522c  0001522c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08015230  08015230  00015230  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         000000ec  20000000  08015234  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000026d4  200000f0  08015320  000200f0  2**3
                  ALLOC
 10 ._user_heap_stack 00000604  200027c4  08015320  000227c4  2**0
                  ALLOC
 11 .ARM.attributes 00000029  00000000  00000000  000200ec  2**0
                  CONTENTS, READONLY
 12 .debug_info   000185f5  00000000  00000000  00020115  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00003cdc  00000000  00000000  0003870a  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00001490  00000000  00000000  0003c3e8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 00001320  00000000  00000000  0003d878  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0001b2fb  00000000  00000000  0003eb98  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00019102  00000000  00000000  00059e93  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000911eb  00000000  00000000  00072f95  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000050  00000000  00000000  00104180  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00005a44  00000000  00000000  001041d0  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

0800c110 <__do_global_dtors_aux>:
 800c110:	b510      	push	{r4, lr}
 800c112:	4c05      	ldr	r4, [pc, #20]	; (800c128 <__do_global_dtors_aux+0x18>)
 800c114:	7823      	ldrb	r3, [r4, #0]
 800c116:	b933      	cbnz	r3, 800c126 <__do_global_dtors_aux+0x16>
 800c118:	4b04      	ldr	r3, [pc, #16]	; (800c12c <__do_global_dtors_aux+0x1c>)
 800c11a:	b113      	cbz	r3, 800c122 <__do_global_dtors_aux+0x12>
 800c11c:	4804      	ldr	r0, [pc, #16]	; (800c130 <__do_global_dtors_aux+0x20>)
 800c11e:	f3af 8000 	nop.w
 800c122:	2301      	movs	r3, #1
 800c124:	7023      	strb	r3, [r4, #0]
 800c126:	bd10      	pop	{r4, pc}
 800c128:	200000f0 	.word	0x200000f0
 800c12c:	00000000 	.word	0x00000000
 800c130:	08014da4 	.word	0x08014da4

0800c134 <frame_dummy>:
 800c134:	b508      	push	{r3, lr}
 800c136:	4b03      	ldr	r3, [pc, #12]	; (800c144 <frame_dummy+0x10>)
 800c138:	b11b      	cbz	r3, 800c142 <frame_dummy+0xe>
 800c13a:	4903      	ldr	r1, [pc, #12]	; (800c148 <frame_dummy+0x14>)
 800c13c:	4803      	ldr	r0, [pc, #12]	; (800c14c <frame_dummy+0x18>)
 800c13e:	f3af 8000 	nop.w
 800c142:	bd08      	pop	{r3, pc}
 800c144:	00000000 	.word	0x00000000
 800c148:	200000f4 	.word	0x200000f4
 800c14c:	08014da4 	.word	0x08014da4

0800c150 <strlen>:
 800c150:	4603      	mov	r3, r0
 800c152:	f813 2b01 	ldrb.w	r2, [r3], #1
 800c156:	2a00      	cmp	r2, #0
 800c158:	d1fb      	bne.n	800c152 <strlen+0x2>
 800c15a:	1a18      	subs	r0, r3, r0
 800c15c:	3801      	subs	r0, #1
 800c15e:	4770      	bx	lr

0800c160 <__aeabi_uldivmod>:
 800c160:	b953      	cbnz	r3, 800c178 <__aeabi_uldivmod+0x18>
 800c162:	b94a      	cbnz	r2, 800c178 <__aeabi_uldivmod+0x18>
 800c164:	2900      	cmp	r1, #0
 800c166:	bf08      	it	eq
 800c168:	2800      	cmpeq	r0, #0
 800c16a:	bf1c      	itt	ne
 800c16c:	f04f 31ff 	movne.w	r1, #4294967295
 800c170:	f04f 30ff 	movne.w	r0, #4294967295
 800c174:	f000 b976 	b.w	800c464 <__aeabi_idiv0>
 800c178:	f1ad 0c08 	sub.w	ip, sp, #8
 800c17c:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 800c180:	f000 f806 	bl	800c190 <__udivmoddi4>
 800c184:	f8dd e004 	ldr.w	lr, [sp, #4]
 800c188:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800c18c:	b004      	add	sp, #16
 800c18e:	4770      	bx	lr

0800c190 <__udivmoddi4>:
 800c190:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800c194:	9e08      	ldr	r6, [sp, #32]
 800c196:	460d      	mov	r5, r1
 800c198:	4604      	mov	r4, r0
 800c19a:	4688      	mov	r8, r1
 800c19c:	2b00      	cmp	r3, #0
 800c19e:	d14d      	bne.n	800c23c <__udivmoddi4+0xac>
 800c1a0:	428a      	cmp	r2, r1
 800c1a2:	4694      	mov	ip, r2
 800c1a4:	d968      	bls.n	800c278 <__udivmoddi4+0xe8>
 800c1a6:	fab2 f282 	clz	r2, r2
 800c1aa:	b152      	cbz	r2, 800c1c2 <__udivmoddi4+0x32>
 800c1ac:	fa01 f302 	lsl.w	r3, r1, r2
 800c1b0:	f1c2 0120 	rsb	r1, r2, #32
 800c1b4:	fa20 f101 	lsr.w	r1, r0, r1
 800c1b8:	fa0c fc02 	lsl.w	ip, ip, r2
 800c1bc:	ea41 0803 	orr.w	r8, r1, r3
 800c1c0:	4094      	lsls	r4, r2
 800c1c2:	ea4f 411c 	mov.w	r1, ip, lsr #16
 800c1c6:	fbb8 f7f1 	udiv	r7, r8, r1
 800c1ca:	fa1f fe8c 	uxth.w	lr, ip
 800c1ce:	fb01 8817 	mls	r8, r1, r7, r8
 800c1d2:	fb07 f00e 	mul.w	r0, r7, lr
 800c1d6:	0c23      	lsrs	r3, r4, #16
 800c1d8:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 800c1dc:	4298      	cmp	r0, r3
 800c1de:	d90a      	bls.n	800c1f6 <__udivmoddi4+0x66>
 800c1e0:	eb1c 0303 	adds.w	r3, ip, r3
 800c1e4:	f107 35ff 	add.w	r5, r7, #4294967295
 800c1e8:	f080 811e 	bcs.w	800c428 <__udivmoddi4+0x298>
 800c1ec:	4298      	cmp	r0, r3
 800c1ee:	f240 811b 	bls.w	800c428 <__udivmoddi4+0x298>
 800c1f2:	3f02      	subs	r7, #2
 800c1f4:	4463      	add	r3, ip
 800c1f6:	1a1b      	subs	r3, r3, r0
 800c1f8:	fbb3 f0f1 	udiv	r0, r3, r1
 800c1fc:	fb01 3310 	mls	r3, r1, r0, r3
 800c200:	fb00 fe0e 	mul.w	lr, r0, lr
 800c204:	b2a4      	uxth	r4, r4
 800c206:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 800c20a:	45a6      	cmp	lr, r4
 800c20c:	d90a      	bls.n	800c224 <__udivmoddi4+0x94>
 800c20e:	eb1c 0404 	adds.w	r4, ip, r4
 800c212:	f100 33ff 	add.w	r3, r0, #4294967295
 800c216:	f080 8109 	bcs.w	800c42c <__udivmoddi4+0x29c>
 800c21a:	45a6      	cmp	lr, r4
 800c21c:	f240 8106 	bls.w	800c42c <__udivmoddi4+0x29c>
 800c220:	4464      	add	r4, ip
 800c222:	3802      	subs	r0, #2
 800c224:	2100      	movs	r1, #0
 800c226:	eba4 040e 	sub.w	r4, r4, lr
 800c22a:	ea40 4007 	orr.w	r0, r0, r7, lsl #16
 800c22e:	b11e      	cbz	r6, 800c238 <__udivmoddi4+0xa8>
 800c230:	2300      	movs	r3, #0
 800c232:	40d4      	lsrs	r4, r2
 800c234:	e9c6 4300 	strd	r4, r3, [r6]
 800c238:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800c23c:	428b      	cmp	r3, r1
 800c23e:	d908      	bls.n	800c252 <__udivmoddi4+0xc2>
 800c240:	2e00      	cmp	r6, #0
 800c242:	f000 80ee 	beq.w	800c422 <__udivmoddi4+0x292>
 800c246:	2100      	movs	r1, #0
 800c248:	e9c6 0500 	strd	r0, r5, [r6]
 800c24c:	4608      	mov	r0, r1
 800c24e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800c252:	fab3 f183 	clz	r1, r3
 800c256:	2900      	cmp	r1, #0
 800c258:	d14a      	bne.n	800c2f0 <__udivmoddi4+0x160>
 800c25a:	42ab      	cmp	r3, r5
 800c25c:	d302      	bcc.n	800c264 <__udivmoddi4+0xd4>
 800c25e:	4282      	cmp	r2, r0
 800c260:	f200 80fc 	bhi.w	800c45c <__udivmoddi4+0x2cc>
 800c264:	1a84      	subs	r4, r0, r2
 800c266:	eb65 0303 	sbc.w	r3, r5, r3
 800c26a:	2001      	movs	r0, #1
 800c26c:	4698      	mov	r8, r3
 800c26e:	2e00      	cmp	r6, #0
 800c270:	d0e2      	beq.n	800c238 <__udivmoddi4+0xa8>
 800c272:	e9c6 4800 	strd	r4, r8, [r6]
 800c276:	e7df      	b.n	800c238 <__udivmoddi4+0xa8>
 800c278:	b902      	cbnz	r2, 800c27c <__udivmoddi4+0xec>
 800c27a:	deff      	udf	#255	; 0xff
 800c27c:	fab2 f282 	clz	r2, r2
 800c280:	2a00      	cmp	r2, #0
 800c282:	f040 8091 	bne.w	800c3a8 <__udivmoddi4+0x218>
 800c286:	eba1 000c 	sub.w	r0, r1, ip
 800c28a:	2101      	movs	r1, #1
 800c28c:	ea4f 471c 	mov.w	r7, ip, lsr #16
 800c290:	fa1f fe8c 	uxth.w	lr, ip
 800c294:	fbb0 f3f7 	udiv	r3, r0, r7
 800c298:	fb07 0013 	mls	r0, r7, r3, r0
 800c29c:	0c25      	lsrs	r5, r4, #16
 800c29e:	ea45 4500 	orr.w	r5, r5, r0, lsl #16
 800c2a2:	fb0e f003 	mul.w	r0, lr, r3
 800c2a6:	42a8      	cmp	r0, r5
 800c2a8:	d908      	bls.n	800c2bc <__udivmoddi4+0x12c>
 800c2aa:	eb1c 0505 	adds.w	r5, ip, r5
 800c2ae:	f103 38ff 	add.w	r8, r3, #4294967295
 800c2b2:	d202      	bcs.n	800c2ba <__udivmoddi4+0x12a>
 800c2b4:	42a8      	cmp	r0, r5
 800c2b6:	f200 80ce 	bhi.w	800c456 <__udivmoddi4+0x2c6>
 800c2ba:	4643      	mov	r3, r8
 800c2bc:	1a2d      	subs	r5, r5, r0
 800c2be:	fbb5 f0f7 	udiv	r0, r5, r7
 800c2c2:	fb07 5510 	mls	r5, r7, r0, r5
 800c2c6:	fb0e fe00 	mul.w	lr, lr, r0
 800c2ca:	b2a4      	uxth	r4, r4
 800c2cc:	ea44 4405 	orr.w	r4, r4, r5, lsl #16
 800c2d0:	45a6      	cmp	lr, r4
 800c2d2:	d908      	bls.n	800c2e6 <__udivmoddi4+0x156>
 800c2d4:	eb1c 0404 	adds.w	r4, ip, r4
 800c2d8:	f100 35ff 	add.w	r5, r0, #4294967295
 800c2dc:	d202      	bcs.n	800c2e4 <__udivmoddi4+0x154>
 800c2de:	45a6      	cmp	lr, r4
 800c2e0:	f200 80b6 	bhi.w	800c450 <__udivmoddi4+0x2c0>
 800c2e4:	4628      	mov	r0, r5
 800c2e6:	eba4 040e 	sub.w	r4, r4, lr
 800c2ea:	ea40 4003 	orr.w	r0, r0, r3, lsl #16
 800c2ee:	e79e      	b.n	800c22e <__udivmoddi4+0x9e>
 800c2f0:	f1c1 0720 	rsb	r7, r1, #32
 800c2f4:	408b      	lsls	r3, r1
 800c2f6:	fa22 fc07 	lsr.w	ip, r2, r7
 800c2fa:	ea4c 0c03 	orr.w	ip, ip, r3
 800c2fe:	fa25 fa07 	lsr.w	sl, r5, r7
 800c302:	ea4f 491c 	mov.w	r9, ip, lsr #16
 800c306:	fbba f8f9 	udiv	r8, sl, r9
 800c30a:	fa20 f307 	lsr.w	r3, r0, r7
 800c30e:	fb09 aa18 	mls	sl, r9, r8, sl
 800c312:	408d      	lsls	r5, r1
 800c314:	fa1f fe8c 	uxth.w	lr, ip
 800c318:	431d      	orrs	r5, r3
 800c31a:	fa00 f301 	lsl.w	r3, r0, r1
 800c31e:	fb08 f00e 	mul.w	r0, r8, lr
 800c322:	0c2c      	lsrs	r4, r5, #16
 800c324:	ea44 440a 	orr.w	r4, r4, sl, lsl #16
 800c328:	42a0      	cmp	r0, r4
 800c32a:	fa02 f201 	lsl.w	r2, r2, r1
 800c32e:	d90b      	bls.n	800c348 <__udivmoddi4+0x1b8>
 800c330:	eb1c 0404 	adds.w	r4, ip, r4
 800c334:	f108 3aff 	add.w	sl, r8, #4294967295
 800c338:	f080 8088 	bcs.w	800c44c <__udivmoddi4+0x2bc>
 800c33c:	42a0      	cmp	r0, r4
 800c33e:	f240 8085 	bls.w	800c44c <__udivmoddi4+0x2bc>
 800c342:	f1a8 0802 	sub.w	r8, r8, #2
 800c346:	4464      	add	r4, ip
 800c348:	1a24      	subs	r4, r4, r0
 800c34a:	fbb4 f0f9 	udiv	r0, r4, r9
 800c34e:	fb09 4410 	mls	r4, r9, r0, r4
 800c352:	fb00 fe0e 	mul.w	lr, r0, lr
 800c356:	b2ad      	uxth	r5, r5
 800c358:	ea45 4404 	orr.w	r4, r5, r4, lsl #16
 800c35c:	45a6      	cmp	lr, r4
 800c35e:	d908      	bls.n	800c372 <__udivmoddi4+0x1e2>
 800c360:	eb1c 0404 	adds.w	r4, ip, r4
 800c364:	f100 35ff 	add.w	r5, r0, #4294967295
 800c368:	d26c      	bcs.n	800c444 <__udivmoddi4+0x2b4>
 800c36a:	45a6      	cmp	lr, r4
 800c36c:	d96a      	bls.n	800c444 <__udivmoddi4+0x2b4>
 800c36e:	3802      	subs	r0, #2
 800c370:	4464      	add	r4, ip
 800c372:	ea40 4008 	orr.w	r0, r0, r8, lsl #16
 800c376:	fba0 9502 	umull	r9, r5, r0, r2
 800c37a:	eba4 040e 	sub.w	r4, r4, lr
 800c37e:	42ac      	cmp	r4, r5
 800c380:	46c8      	mov	r8, r9
 800c382:	46ae      	mov	lr, r5
 800c384:	d356      	bcc.n	800c434 <__udivmoddi4+0x2a4>
 800c386:	d053      	beq.n	800c430 <__udivmoddi4+0x2a0>
 800c388:	2e00      	cmp	r6, #0
 800c38a:	d069      	beq.n	800c460 <__udivmoddi4+0x2d0>
 800c38c:	ebb3 0208 	subs.w	r2, r3, r8
 800c390:	eb64 040e 	sbc.w	r4, r4, lr
 800c394:	fa22 f301 	lsr.w	r3, r2, r1
 800c398:	fa04 f707 	lsl.w	r7, r4, r7
 800c39c:	431f      	orrs	r7, r3
 800c39e:	40cc      	lsrs	r4, r1
 800c3a0:	e9c6 7400 	strd	r7, r4, [r6]
 800c3a4:	2100      	movs	r1, #0
 800c3a6:	e747      	b.n	800c238 <__udivmoddi4+0xa8>
 800c3a8:	fa0c fc02 	lsl.w	ip, ip, r2
 800c3ac:	f1c2 0120 	rsb	r1, r2, #32
 800c3b0:	fa25 f301 	lsr.w	r3, r5, r1
 800c3b4:	ea4f 471c 	mov.w	r7, ip, lsr #16
 800c3b8:	fa20 f101 	lsr.w	r1, r0, r1
 800c3bc:	4095      	lsls	r5, r2
 800c3be:	430d      	orrs	r5, r1
 800c3c0:	fbb3 f1f7 	udiv	r1, r3, r7
 800c3c4:	fb07 3311 	mls	r3, r7, r1, r3
 800c3c8:	fa1f fe8c 	uxth.w	lr, ip
 800c3cc:	0c28      	lsrs	r0, r5, #16
 800c3ce:	ea40 4003 	orr.w	r0, r0, r3, lsl #16
 800c3d2:	fb01 f30e 	mul.w	r3, r1, lr
 800c3d6:	4283      	cmp	r3, r0
 800c3d8:	fa04 f402 	lsl.w	r4, r4, r2
 800c3dc:	d908      	bls.n	800c3f0 <__udivmoddi4+0x260>
 800c3de:	eb1c 0000 	adds.w	r0, ip, r0
 800c3e2:	f101 38ff 	add.w	r8, r1, #4294967295
 800c3e6:	d22f      	bcs.n	800c448 <__udivmoddi4+0x2b8>
 800c3e8:	4283      	cmp	r3, r0
 800c3ea:	d92d      	bls.n	800c448 <__udivmoddi4+0x2b8>
 800c3ec:	3902      	subs	r1, #2
 800c3ee:	4460      	add	r0, ip
 800c3f0:	1ac0      	subs	r0, r0, r3
 800c3f2:	fbb0 f3f7 	udiv	r3, r0, r7
 800c3f6:	fb07 0013 	mls	r0, r7, r3, r0
 800c3fa:	b2ad      	uxth	r5, r5
 800c3fc:	ea45 4500 	orr.w	r5, r5, r0, lsl #16
 800c400:	fb03 f00e 	mul.w	r0, r3, lr
 800c404:	42a8      	cmp	r0, r5
 800c406:	d908      	bls.n	800c41a <__udivmoddi4+0x28a>
 800c408:	eb1c 0505 	adds.w	r5, ip, r5
 800c40c:	f103 38ff 	add.w	r8, r3, #4294967295
 800c410:	d216      	bcs.n	800c440 <__udivmoddi4+0x2b0>
 800c412:	42a8      	cmp	r0, r5
 800c414:	d914      	bls.n	800c440 <__udivmoddi4+0x2b0>
 800c416:	3b02      	subs	r3, #2
 800c418:	4465      	add	r5, ip
 800c41a:	1a28      	subs	r0, r5, r0
 800c41c:	ea43 4101 	orr.w	r1, r3, r1, lsl #16
 800c420:	e738      	b.n	800c294 <__udivmoddi4+0x104>
 800c422:	4631      	mov	r1, r6
 800c424:	4630      	mov	r0, r6
 800c426:	e707      	b.n	800c238 <__udivmoddi4+0xa8>
 800c428:	462f      	mov	r7, r5
 800c42a:	e6e4      	b.n	800c1f6 <__udivmoddi4+0x66>
 800c42c:	4618      	mov	r0, r3
 800c42e:	e6f9      	b.n	800c224 <__udivmoddi4+0x94>
 800c430:	454b      	cmp	r3, r9
 800c432:	d2a9      	bcs.n	800c388 <__udivmoddi4+0x1f8>
 800c434:	ebb9 0802 	subs.w	r8, r9, r2
 800c438:	eb65 0e0c 	sbc.w	lr, r5, ip
 800c43c:	3801      	subs	r0, #1
 800c43e:	e7a3      	b.n	800c388 <__udivmoddi4+0x1f8>
 800c440:	4643      	mov	r3, r8
 800c442:	e7ea      	b.n	800c41a <__udivmoddi4+0x28a>
 800c444:	4628      	mov	r0, r5
 800c446:	e794      	b.n	800c372 <__udivmoddi4+0x1e2>
 800c448:	4641      	mov	r1, r8
 800c44a:	e7d1      	b.n	800c3f0 <__udivmoddi4+0x260>
 800c44c:	46d0      	mov	r8, sl
 800c44e:	e77b      	b.n	800c348 <__udivmoddi4+0x1b8>
 800c450:	4464      	add	r4, ip
 800c452:	3802      	subs	r0, #2
 800c454:	e747      	b.n	800c2e6 <__udivmoddi4+0x156>
 800c456:	3b02      	subs	r3, #2
 800c458:	4465      	add	r5, ip
 800c45a:	e72f      	b.n	800c2bc <__udivmoddi4+0x12c>
 800c45c:	4608      	mov	r0, r1
 800c45e:	e706      	b.n	800c26e <__udivmoddi4+0xde>
 800c460:	4631      	mov	r1, r6
 800c462:	e6e9      	b.n	800c238 <__udivmoddi4+0xa8>

0800c464 <__aeabi_idiv0>:
 800c464:	4770      	bx	lr
 800c466:	bf00      	nop

0800c468 <convertNumberToCharArray>:
 */
#include "extra_functions_for_work.h"
#include "main.h"
#include <stdlib.h>

char* convertNumberToCharArray(uint64_t number) {
 800c468:	b580      	push	{r7, lr}
 800c46a:	b088      	sub	sp, #32
 800c46c:	af00      	add	r7, sp, #0
 800c46e:	e9c7 0100 	strd	r0, r1, [r7]
    // Count the number of digits in the number
    uint64_t temp = number;
 800c472:	e9d7 2300 	ldrd	r2, r3, [r7]
 800c476:	e9c7 2306 	strd	r2, r3, [r7, #24]
    int numDigits = 1;
 800c47a:	2301      	movs	r3, #1
 800c47c:	617b      	str	r3, [r7, #20]
    while (temp /= 10) {
 800c47e:	e002      	b.n	800c486 <convertNumberToCharArray+0x1e>
        numDigits++;
 800c480:	697b      	ldr	r3, [r7, #20]
 800c482:	3301      	adds	r3, #1
 800c484:	617b      	str	r3, [r7, #20]
    while (temp /= 10) {
 800c486:	e9d7 0106 	ldrd	r0, r1, [r7, #24]
 800c48a:	f04f 020a 	mov.w	r2, #10
 800c48e:	f04f 0300 	mov.w	r3, #0
 800c492:	f7ff fe65 	bl	800c160 <__aeabi_uldivmod>
 800c496:	4602      	mov	r2, r0
 800c498:	460b      	mov	r3, r1
 800c49a:	e9c7 2306 	strd	r2, r3, [r7, #24]
 800c49e:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 800c4a2:	4313      	orrs	r3, r2
 800c4a4:	d1ec      	bne.n	800c480 <convertNumberToCharArray+0x18>
    }

    // Allocate memory for the character array (+1 for null-terminator)
    char* buffer = (char*)malloc((numDigits + 1) * sizeof(char));
 800c4a6:	697b      	ldr	r3, [r7, #20]
 800c4a8:	3301      	adds	r3, #1
 800c4aa:	4618      	mov	r0, r3
 800c4ac:	f007 fede 	bl	801426c <malloc>
 800c4b0:	4603      	mov	r3, r0
 800c4b2:	60fb      	str	r3, [r7, #12]
    if (buffer == NULL) {
 800c4b4:	68fb      	ldr	r3, [r7, #12]
 800c4b6:	2b00      	cmp	r3, #0
 800c4b8:	d101      	bne.n	800c4be <convertNumberToCharArray+0x56>
        // Error in memory allocation
        return NULL;
 800c4ba:	2300      	movs	r3, #0
 800c4bc:	e02b      	b.n	800c516 <convertNumberToCharArray+0xae>
    }

    // Convert each digit to its corresponding character representation
    int i = numDigits - 1;
 800c4be:	697b      	ldr	r3, [r7, #20]
 800c4c0:	3b01      	subs	r3, #1
 800c4c2:	613b      	str	r3, [r7, #16]
    while (number != 0) {
 800c4c4:	e01d      	b.n	800c502 <convertNumberToCharArray+0x9a>
        buffer[i--] = '0' + (number % 10);
 800c4c6:	e9d7 0100 	ldrd	r0, r1, [r7]
 800c4ca:	f04f 020a 	mov.w	r2, #10
 800c4ce:	f04f 0300 	mov.w	r3, #0
 800c4d2:	f7ff fe45 	bl	800c160 <__aeabi_uldivmod>
 800c4d6:	b2d2      	uxtb	r2, r2
 800c4d8:	693b      	ldr	r3, [r7, #16]
 800c4da:	1e59      	subs	r1, r3, #1
 800c4dc:	6139      	str	r1, [r7, #16]
 800c4de:	4619      	mov	r1, r3
 800c4e0:	68fb      	ldr	r3, [r7, #12]
 800c4e2:	440b      	add	r3, r1
 800c4e4:	3230      	adds	r2, #48	; 0x30
 800c4e6:	b2d2      	uxtb	r2, r2
 800c4e8:	701a      	strb	r2, [r3, #0]
        number /= 10;
 800c4ea:	e9d7 0100 	ldrd	r0, r1, [r7]
 800c4ee:	f04f 020a 	mov.w	r2, #10
 800c4f2:	f04f 0300 	mov.w	r3, #0
 800c4f6:	f7ff fe33 	bl	800c160 <__aeabi_uldivmod>
 800c4fa:	4602      	mov	r2, r0
 800c4fc:	460b      	mov	r3, r1
 800c4fe:	e9c7 2300 	strd	r2, r3, [r7]
    while (number != 0) {
 800c502:	e9d7 2300 	ldrd	r2, r3, [r7]
 800c506:	4313      	orrs	r3, r2
 800c508:	d1dd      	bne.n	800c4c6 <convertNumberToCharArray+0x5e>
    }

    buffer[numDigits] = '\0'; // Null-terminate the character array
 800c50a:	697b      	ldr	r3, [r7, #20]
 800c50c:	68fa      	ldr	r2, [r7, #12]
 800c50e:	4413      	add	r3, r2
 800c510:	2200      	movs	r2, #0
 800c512:	701a      	strb	r2, [r3, #0]

    return buffer;
 800c514:	68fb      	ldr	r3, [r7, #12]
}
 800c516:	4618      	mov	r0, r3
 800c518:	3720      	adds	r7, #32
 800c51a:	46bd      	mov	sp, r7
 800c51c:	bd80      	pop	{r7, pc}

0800c51e <jumpToAddress>:

void jumpToAddress(uint32_t ADDRESSTOGO){
 800c51e:	b580      	push	{r7, lr}
 800c520:	b086      	sub	sp, #24
 800c522:	af00      	add	r7, sp, #0
 800c524:	6078      	str	r0, [r7, #4]
	  uint32_t addresstojump;

	  addresstojump = *((volatile uint32_t*)(ADDRESSTOGO + 4));
 800c526:	687b      	ldr	r3, [r7, #4]
 800c528:	3304      	adds	r3, #4
 800c52a:	681b      	ldr	r3, [r3, #0]
 800c52c:	617b      	str	r3, [r7, #20]
	  HAL_DeInit();
 800c52e:	f002 fad9 	bl	800eae4 <HAL_DeInit>
	  HAL_RCC_DeInit();
 800c532:	f003 fb77 	bl	800fc24 <HAL_RCC_DeInit>
	  void (*GoToApp)(void);
	  GoToApp = (void (*) (void))addresstojump;
 800c536:	697b      	ldr	r3, [r7, #20]
 800c538:	613b      	str	r3, [r7, #16]
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 800c53a:	b672      	cpsid	i
}
 800c53c:	bf00      	nop
	  __disable_irq();
	  __set_MSP(*((volatile uint32_t*)ADDRESSTOGO));
 800c53e:	687b      	ldr	r3, [r7, #4]
 800c540:	681b      	ldr	r3, [r3, #0]
 800c542:	60fb      	str	r3, [r7, #12]
  \details Assigns the given value to the Main Stack Pointer (MSP).
  \param [in]    topOfMainStack  Main Stack Pointer value to set
 */
__STATIC_FORCEINLINE void __set_MSP(uint32_t topOfMainStack)
{
  __ASM volatile ("MSR msp, %0" : : "r" (topOfMainStack) : );
 800c544:	68fb      	ldr	r3, [r7, #12]
 800c546:	f383 8808 	msr	MSP, r3
}
 800c54a:	bf00      	nop
	  GoToApp();
 800c54c:	693b      	ldr	r3, [r7, #16]
 800c54e:	4798      	blx	r3
}
 800c550:	bf00      	nop
 800c552:	3718      	adds	r7, #24
 800c554:	46bd      	mov	sp, r7
 800c556:	bd80      	pop	{r7, pc}

0800c558 <vApplicationGetIdleTaskMemory>:
/* USER CODE BEGIN GET_IDLE_TASK_MEMORY */
static StaticTask_t xIdleTaskTCBBuffer;
static StackType_t xIdleStack[configMINIMAL_STACK_SIZE];

void vApplicationGetIdleTaskMemory( StaticTask_t **ppxIdleTaskTCBBuffer, StackType_t **ppxIdleTaskStackBuffer, uint32_t *pulIdleTaskStackSize )
{
 800c558:	b480      	push	{r7}
 800c55a:	b085      	sub	sp, #20
 800c55c:	af00      	add	r7, sp, #0
 800c55e:	60f8      	str	r0, [r7, #12]
 800c560:	60b9      	str	r1, [r7, #8]
 800c562:	607a      	str	r2, [r7, #4]
  *ppxIdleTaskTCBBuffer = &xIdleTaskTCBBuffer;
 800c564:	68fb      	ldr	r3, [r7, #12]
 800c566:	4a06      	ldr	r2, [pc, #24]	; (800c580 <vApplicationGetIdleTaskMemory+0x28>)
 800c568:	601a      	str	r2, [r3, #0]
  *ppxIdleTaskStackBuffer = &xIdleStack[0];
 800c56a:	68bb      	ldr	r3, [r7, #8]
 800c56c:	4a05      	ldr	r2, [pc, #20]	; (800c584 <vApplicationGetIdleTaskMemory+0x2c>)
 800c56e:	601a      	str	r2, [r3, #0]
  *pulIdleTaskStackSize = configMINIMAL_STACK_SIZE;
 800c570:	687b      	ldr	r3, [r7, #4]
 800c572:	2280      	movs	r2, #128	; 0x80
 800c574:	601a      	str	r2, [r3, #0]
  /* place for user code */
}
 800c576:	bf00      	nop
 800c578:	3714      	adds	r7, #20
 800c57a:	46bd      	mov	sp, r7
 800c57c:	bc80      	pop	{r7}
 800c57e:	4770      	bx	lr
 800c580:	2000010c 	.word	0x2000010c
 800c584:	200001c0 	.word	0x200001c0

0800c588 <printUcxoBaratia>:
	HD44780_SetCursor(column+8, row);
	HD44780_PrintStr("!");
	HD44780_SetCursor(6, 1);
	HD44780_PrintStr("-_-");
}
void printUcxoBaratia(uint8_t row, uint8_t column){
 800c588:	b580      	push	{r7, lr}
 800c58a:	b082      	sub	sp, #8
 800c58c:	af00      	add	r7, sp, #0
 800c58e:	4603      	mov	r3, r0
 800c590:	460a      	mov	r2, r1
 800c592:	71fb      	strb	r3, [r7, #7]
 800c594:	4613      	mov	r3, r2
 800c596:	71bb      	strb	r3, [r7, #6]
		HD44780_Clear();
 800c598:	f000 fc42 	bl	800ce20 <HD44780_Clear>
		HD44780_CreateSpecialChar(1, sGeo);
 800c59c:	494e      	ldr	r1, [pc, #312]	; (800c6d8 <printUcxoBaratia+0x150>)
 800c59e:	2001      	movs	r0, #1
 800c5a0:	f000 fc9c 	bl	800cedc <HD44780_CreateSpecialChar>
		HD44780_SetCursor(column, row);
 800c5a4:	79fa      	ldrb	r2, [r7, #7]
 800c5a6:	79bb      	ldrb	r3, [r7, #6]
 800c5a8:	4611      	mov	r1, r2
 800c5aa:	4618      	mov	r0, r3
 800c5ac:	f000 fc4e 	bl	800ce4c <HD44780_SetCursor>
		HD44780_PrintSpecialChar(1);
 800c5b0:	2001      	movs	r0, #1
 800c5b2:	f000 fcbc 	bl	800cf2e <HD44780_PrintSpecialChar>

		HD44780_CreateSpecialChar(2, xGeo);
 800c5b6:	4949      	ldr	r1, [pc, #292]	; (800c6dc <printUcxoBaratia+0x154>)
 800c5b8:	2002      	movs	r0, #2
 800c5ba:	f000 fc8f 	bl	800cedc <HD44780_CreateSpecialChar>
		HD44780_SetCursor(column+1, row);
 800c5be:	79bb      	ldrb	r3, [r7, #6]
 800c5c0:	3301      	adds	r3, #1
 800c5c2:	b2db      	uxtb	r3, r3
 800c5c4:	79fa      	ldrb	r2, [r7, #7]
 800c5c6:	4611      	mov	r1, r2
 800c5c8:	4618      	mov	r0, r3
 800c5ca:	f000 fc3f 	bl	800ce4c <HD44780_SetCursor>
		HD44780_PrintSpecialChar(2);
 800c5ce:	2002      	movs	r0, #2
 800c5d0:	f000 fcad 	bl	800cf2e <HD44780_PrintSpecialChar>

		HD44780_CreateSpecialChar(3, vGeo);
 800c5d4:	4942      	ldr	r1, [pc, #264]	; (800c6e0 <printUcxoBaratia+0x158>)
 800c5d6:	2003      	movs	r0, #3
 800c5d8:	f000 fc80 	bl	800cedc <HD44780_CreateSpecialChar>
		HD44780_SetCursor(column+2, row);
 800c5dc:	79bb      	ldrb	r3, [r7, #6]
 800c5de:	3302      	adds	r3, #2
 800c5e0:	b2db      	uxtb	r3, r3
 800c5e2:	79fa      	ldrb	r2, [r7, #7]
 800c5e4:	4611      	mov	r1, r2
 800c5e6:	4618      	mov	r0, r3
 800c5e8:	f000 fc30 	bl	800ce4c <HD44780_SetCursor>
		HD44780_PrintSpecialChar(3);
 800c5ec:	2003      	movs	r0, #3
 800c5ee:	f000 fc9e 	bl	800cf2e <HD44780_PrintSpecialChar>

		HD44780_CreateSpecialChar(4, aGeo);
 800c5f2:	493c      	ldr	r1, [pc, #240]	; (800c6e4 <printUcxoBaratia+0x15c>)
 800c5f4:	2004      	movs	r0, #4
 800c5f6:	f000 fc71 	bl	800cedc <HD44780_CreateSpecialChar>
		HD44780_SetCursor(column+3, row);
 800c5fa:	79bb      	ldrb	r3, [r7, #6]
 800c5fc:	3303      	adds	r3, #3
 800c5fe:	b2db      	uxtb	r3, r3
 800c600:	79fa      	ldrb	r2, [r7, #7]
 800c602:	4611      	mov	r1, r2
 800c604:	4618      	mov	r0, r3
 800c606:	f000 fc21 	bl	800ce4c <HD44780_SetCursor>
		HD44780_PrintSpecialChar(4);
 800c60a:	2004      	movs	r0, #4
 800c60c:	f000 fc8f 	bl	800cf2e <HD44780_PrintSpecialChar>

		HD44780_CreateSpecialChar(5, bGeo);
 800c610:	4935      	ldr	r1, [pc, #212]	; (800c6e8 <printUcxoBaratia+0x160>)
 800c612:	2005      	movs	r0, #5
 800c614:	f000 fc62 	bl	800cedc <HD44780_CreateSpecialChar>
		HD44780_SetCursor(column+5, row);
 800c618:	79bb      	ldrb	r3, [r7, #6]
 800c61a:	3305      	adds	r3, #5
 800c61c:	b2db      	uxtb	r3, r3
 800c61e:	79fa      	ldrb	r2, [r7, #7]
 800c620:	4611      	mov	r1, r2
 800c622:	4618      	mov	r0, r3
 800c624:	f000 fc12 	bl	800ce4c <HD44780_SetCursor>
		HD44780_PrintSpecialChar(5);
 800c628:	2005      	movs	r0, #5
 800c62a:	f000 fc80 	bl	800cf2e <HD44780_PrintSpecialChar>

		HD44780_SetCursor(column+6, row);
 800c62e:	79bb      	ldrb	r3, [r7, #6]
 800c630:	3306      	adds	r3, #6
 800c632:	b2db      	uxtb	r3, r3
 800c634:	79fa      	ldrb	r2, [r7, #7]
 800c636:	4611      	mov	r1, r2
 800c638:	4618      	mov	r0, r3
 800c63a:	f000 fc07 	bl	800ce4c <HD44780_SetCursor>
		HD44780_PrintSpecialChar(4);
 800c63e:	2004      	movs	r0, #4
 800c640:	f000 fc75 	bl	800cf2e <HD44780_PrintSpecialChar>

		HD44780_CreateSpecialChar(6, rGeo);
 800c644:	4929      	ldr	r1, [pc, #164]	; (800c6ec <printUcxoBaratia+0x164>)
 800c646:	2006      	movs	r0, #6
 800c648:	f000 fc48 	bl	800cedc <HD44780_CreateSpecialChar>
		HD44780_SetCursor(column+7, row);
 800c64c:	79bb      	ldrb	r3, [r7, #6]
 800c64e:	3307      	adds	r3, #7
 800c650:	b2db      	uxtb	r3, r3
 800c652:	79fa      	ldrb	r2, [r7, #7]
 800c654:	4611      	mov	r1, r2
 800c656:	4618      	mov	r0, r3
 800c658:	f000 fbf8 	bl	800ce4c <HD44780_SetCursor>
		HD44780_PrintSpecialChar(6);
 800c65c:	2006      	movs	r0, #6
 800c65e:	f000 fc66 	bl	800cf2e <HD44780_PrintSpecialChar>

		HD44780_SetCursor(column+8, row);
 800c662:	79bb      	ldrb	r3, [r7, #6]
 800c664:	3308      	adds	r3, #8
 800c666:	b2db      	uxtb	r3, r3
 800c668:	79fa      	ldrb	r2, [r7, #7]
 800c66a:	4611      	mov	r1, r2
 800c66c:	4618      	mov	r0, r3
 800c66e:	f000 fbed 	bl	800ce4c <HD44780_SetCursor>
		HD44780_PrintSpecialChar(4);
 800c672:	2004      	movs	r0, #4
 800c674:	f000 fc5b 	bl	800cf2e <HD44780_PrintSpecialChar>

		HD44780_CreateSpecialChar(7, tGeo);
 800c678:	491d      	ldr	r1, [pc, #116]	; (800c6f0 <printUcxoBaratia+0x168>)
 800c67a:	2007      	movs	r0, #7
 800c67c:	f000 fc2e 	bl	800cedc <HD44780_CreateSpecialChar>
		HD44780_SetCursor(column+9, row);
 800c680:	79bb      	ldrb	r3, [r7, #6]
 800c682:	3309      	adds	r3, #9
 800c684:	b2db      	uxtb	r3, r3
 800c686:	79fa      	ldrb	r2, [r7, #7]
 800c688:	4611      	mov	r1, r2
 800c68a:	4618      	mov	r0, r3
 800c68c:	f000 fbde 	bl	800ce4c <HD44780_SetCursor>
		HD44780_PrintSpecialChar(7);
 800c690:	2007      	movs	r0, #7
 800c692:	f000 fc4c 	bl	800cf2e <HD44780_PrintSpecialChar>

		HD44780_CreateSpecialChar(8, iGeo);
 800c696:	4917      	ldr	r1, [pc, #92]	; (800c6f4 <printUcxoBaratia+0x16c>)
 800c698:	2008      	movs	r0, #8
 800c69a:	f000 fc1f 	bl	800cedc <HD44780_CreateSpecialChar>
		HD44780_SetCursor(column+10, row);
 800c69e:	79bb      	ldrb	r3, [r7, #6]
 800c6a0:	330a      	adds	r3, #10
 800c6a2:	b2db      	uxtb	r3, r3
 800c6a4:	79fa      	ldrb	r2, [r7, #7]
 800c6a6:	4611      	mov	r1, r2
 800c6a8:	4618      	mov	r0, r3
 800c6aa:	f000 fbcf 	bl	800ce4c <HD44780_SetCursor>
		HD44780_PrintSpecialChar(8);
 800c6ae:	2008      	movs	r0, #8
 800c6b0:	f000 fc3d 	bl	800cf2e <HD44780_PrintSpecialChar>

		HD44780_SetCursor(column+11, row);
 800c6b4:	79bb      	ldrb	r3, [r7, #6]
 800c6b6:	330b      	adds	r3, #11
 800c6b8:	b2db      	uxtb	r3, r3
 800c6ba:	79fa      	ldrb	r2, [r7, #7]
 800c6bc:	4611      	mov	r1, r2
 800c6be:	4618      	mov	r0, r3
 800c6c0:	f000 fbc4 	bl	800ce4c <HD44780_SetCursor>
		HD44780_PrintSpecialChar(4);
 800c6c4:	2004      	movs	r0, #4
 800c6c6:	f000 fc32 	bl	800cf2e <HD44780_PrintSpecialChar>
		HD44780_PrintStr("!");
 800c6ca:	480b      	ldr	r0, [pc, #44]	; (800c6f8 <printUcxoBaratia+0x170>)
 800c6cc:	f000 fc3c 	bl	800cf48 <HD44780_PrintStr>

}
 800c6d0:	bf00      	nop
 800c6d2:	3708      	adds	r7, #8
 800c6d4:	46bd      	mov	sp, r7
 800c6d6:	bd80      	pop	{r7, pc}
 800c6d8:	20000008 	.word	0x20000008
 800c6dc:	20000010 	.word	0x20000010
 800c6e0:	20000058 	.word	0x20000058
 800c6e4:	20000020 	.word	0x20000020
 800c6e8:	20000028 	.word	0x20000028
 800c6ec:	20000060 	.word	0x20000060
 800c6f0:	20000048 	.word	0x20000048
 800c6f4:	20000030 	.word	0x20000030
 800c6f8:	08014dbc 	.word	0x08014dbc

0800c6fc <printBlansiAraa>:

void printBlansiAraa(uint8_t row, uint8_t column){
 800c6fc:	b580      	push	{r7, lr}
 800c6fe:	b082      	sub	sp, #8
 800c700:	af00      	add	r7, sp, #0
 800c702:	4603      	mov	r3, r0
 800c704:	460a      	mov	r2, r1
 800c706:	71fb      	strb	r3, [r7, #7]
 800c708:	4613      	mov	r3, r2
 800c70a:	71bb      	strb	r3, [r7, #6]

	HD44780_Clear();
 800c70c:	f000 fb88 	bl	800ce20 <HD44780_Clear>
	HD44780_CreateSpecialChar(1, bGeo); //b
 800c710:	4948      	ldr	r1, [pc, #288]	; (800c834 <printBlansiAraa+0x138>)
 800c712:	2001      	movs	r0, #1
 800c714:	f000 fbe2 	bl	800cedc <HD44780_CreateSpecialChar>
	HD44780_SetCursor(column, row);
 800c718:	79fa      	ldrb	r2, [r7, #7]
 800c71a:	79bb      	ldrb	r3, [r7, #6]
 800c71c:	4611      	mov	r1, r2
 800c71e:	4618      	mov	r0, r3
 800c720:	f000 fb94 	bl	800ce4c <HD44780_SetCursor>
	HD44780_PrintSpecialChar(1);
 800c724:	2001      	movs	r0, #1
 800c726:	f000 fc02 	bl	800cf2e <HD44780_PrintSpecialChar>

	HD44780_CreateSpecialChar(2, aGeo); //a
 800c72a:	4943      	ldr	r1, [pc, #268]	; (800c838 <printBlansiAraa+0x13c>)
 800c72c:	2002      	movs	r0, #2
 800c72e:	f000 fbd5 	bl	800cedc <HD44780_CreateSpecialChar>
	HD44780_SetCursor(column+1, row);
 800c732:	79bb      	ldrb	r3, [r7, #6]
 800c734:	3301      	adds	r3, #1
 800c736:	b2db      	uxtb	r3, r3
 800c738:	79fa      	ldrb	r2, [r7, #7]
 800c73a:	4611      	mov	r1, r2
 800c73c:	4618      	mov	r0, r3
 800c73e:	f000 fb85 	bl	800ce4c <HD44780_SetCursor>
	HD44780_PrintSpecialChar(2);
 800c742:	2002      	movs	r0, #2
 800c744:	f000 fbf3 	bl	800cf2e <HD44780_PrintSpecialChar>

	HD44780_CreateSpecialChar(3, lGeo); // l
 800c748:	493c      	ldr	r1, [pc, #240]	; (800c83c <printBlansiAraa+0x140>)
 800c74a:	2003      	movs	r0, #3
 800c74c:	f000 fbc6 	bl	800cedc <HD44780_CreateSpecialChar>
	HD44780_SetCursor(column+2, row);
 800c750:	79bb      	ldrb	r3, [r7, #6]
 800c752:	3302      	adds	r3, #2
 800c754:	b2db      	uxtb	r3, r3
 800c756:	79fa      	ldrb	r2, [r7, #7]
 800c758:	4611      	mov	r1, r2
 800c75a:	4618      	mov	r0, r3
 800c75c:	f000 fb76 	bl	800ce4c <HD44780_SetCursor>
	HD44780_PrintSpecialChar(3);
 800c760:	2003      	movs	r0, #3
 800c762:	f000 fbe4 	bl	800cf2e <HD44780_PrintSpecialChar>


	HD44780_SetCursor(column+3, row); //a
 800c766:	79bb      	ldrb	r3, [r7, #6]
 800c768:	3303      	adds	r3, #3
 800c76a:	b2db      	uxtb	r3, r3
 800c76c:	79fa      	ldrb	r2, [r7, #7]
 800c76e:	4611      	mov	r1, r2
 800c770:	4618      	mov	r0, r3
 800c772:	f000 fb6b 	bl	800ce4c <HD44780_SetCursor>
	HD44780_PrintSpecialChar(2);
 800c776:	2002      	movs	r0, #2
 800c778:	f000 fbd9 	bl	800cf2e <HD44780_PrintSpecialChar>

	HD44780_CreateSpecialChar(4, nGeo); //n
 800c77c:	4930      	ldr	r1, [pc, #192]	; (800c840 <printBlansiAraa+0x144>)
 800c77e:	2004      	movs	r0, #4
 800c780:	f000 fbac 	bl	800cedc <HD44780_CreateSpecialChar>
	HD44780_SetCursor(column+4, row);
 800c784:	79bb      	ldrb	r3, [r7, #6]
 800c786:	3304      	adds	r3, #4
 800c788:	b2db      	uxtb	r3, r3
 800c78a:	79fa      	ldrb	r2, [r7, #7]
 800c78c:	4611      	mov	r1, r2
 800c78e:	4618      	mov	r0, r3
 800c790:	f000 fb5c 	bl	800ce4c <HD44780_SetCursor>
	HD44780_PrintSpecialChar(4);
 800c794:	2004      	movs	r0, #4
 800c796:	f000 fbca 	bl	800cf2e <HD44780_PrintSpecialChar>

	HD44780_CreateSpecialChar(5, sGeo); //s
 800c79a:	492a      	ldr	r1, [pc, #168]	; (800c844 <printBlansiAraa+0x148>)
 800c79c:	2005      	movs	r0, #5
 800c79e:	f000 fb9d 	bl	800cedc <HD44780_CreateSpecialChar>
	HD44780_SetCursor(column+5, row);
 800c7a2:	79bb      	ldrb	r3, [r7, #6]
 800c7a4:	3305      	adds	r3, #5
 800c7a6:	b2db      	uxtb	r3, r3
 800c7a8:	79fa      	ldrb	r2, [r7, #7]
 800c7aa:	4611      	mov	r1, r2
 800c7ac:	4618      	mov	r0, r3
 800c7ae:	f000 fb4d 	bl	800ce4c <HD44780_SetCursor>
	HD44780_PrintSpecialChar(5);
 800c7b2:	2005      	movs	r0, #5
 800c7b4:	f000 fbbb 	bl	800cf2e <HD44780_PrintSpecialChar>

	HD44780_CreateSpecialChar(6, iGeo); //i
 800c7b8:	4923      	ldr	r1, [pc, #140]	; (800c848 <printBlansiAraa+0x14c>)
 800c7ba:	2006      	movs	r0, #6
 800c7bc:	f000 fb8e 	bl	800cedc <HD44780_CreateSpecialChar>
	HD44780_SetCursor(column+6, row);
 800c7c0:	79bb      	ldrb	r3, [r7, #6]
 800c7c2:	3306      	adds	r3, #6
 800c7c4:	b2db      	uxtb	r3, r3
 800c7c6:	79fa      	ldrb	r2, [r7, #7]
 800c7c8:	4611      	mov	r1, r2
 800c7ca:	4618      	mov	r0, r3
 800c7cc:	f000 fb3e 	bl	800ce4c <HD44780_SetCursor>
	HD44780_PrintSpecialChar(6);
 800c7d0:	2006      	movs	r0, #6
 800c7d2:	f000 fbac 	bl	800cf2e <HD44780_PrintSpecialChar>

	HD44780_SetCursor(column+8, row); //a
 800c7d6:	79bb      	ldrb	r3, [r7, #6]
 800c7d8:	3308      	adds	r3, #8
 800c7da:	b2db      	uxtb	r3, r3
 800c7dc:	79fa      	ldrb	r2, [r7, #7]
 800c7de:	4611      	mov	r1, r2
 800c7e0:	4618      	mov	r0, r3
 800c7e2:	f000 fb33 	bl	800ce4c <HD44780_SetCursor>
	HD44780_PrintSpecialChar(2);
 800c7e6:	2002      	movs	r0, #2
 800c7e8:	f000 fba1 	bl	800cf2e <HD44780_PrintSpecialChar>

	HD44780_CreateSpecialChar(7, rGeo);
 800c7ec:	4917      	ldr	r1, [pc, #92]	; (800c84c <printBlansiAraa+0x150>)
 800c7ee:	2007      	movs	r0, #7
 800c7f0:	f000 fb74 	bl	800cedc <HD44780_CreateSpecialChar>
	HD44780_SetCursor(column+9, row);
 800c7f4:	79bb      	ldrb	r3, [r7, #6]
 800c7f6:	3309      	adds	r3, #9
 800c7f8:	b2db      	uxtb	r3, r3
 800c7fa:	79fa      	ldrb	r2, [r7, #7]
 800c7fc:	4611      	mov	r1, r2
 800c7fe:	4618      	mov	r0, r3
 800c800:	f000 fb24 	bl	800ce4c <HD44780_SetCursor>
	HD44780_PrintSpecialChar(7);
 800c804:	2007      	movs	r0, #7
 800c806:	f000 fb92 	bl	800cf2e <HD44780_PrintSpecialChar>


	HD44780_SetCursor(column+10, row);//a
 800c80a:	79bb      	ldrb	r3, [r7, #6]
 800c80c:	330a      	adds	r3, #10
 800c80e:	b2db      	uxtb	r3, r3
 800c810:	79fa      	ldrb	r2, [r7, #7]
 800c812:	4611      	mov	r1, r2
 800c814:	4618      	mov	r0, r3
 800c816:	f000 fb19 	bl	800ce4c <HD44780_SetCursor>
	HD44780_PrintSpecialChar(2);
 800c81a:	2002      	movs	r0, #2
 800c81c:	f000 fb87 	bl	800cf2e <HD44780_PrintSpecialChar>

	HD44780_PrintSpecialChar(2);
 800c820:	2002      	movs	r0, #2
 800c822:	f000 fb84 	bl	800cf2e <HD44780_PrintSpecialChar>
	HD44780_PrintStr("!");
 800c826:	480a      	ldr	r0, [pc, #40]	; (800c850 <printBlansiAraa+0x154>)
 800c828:	f000 fb8e 	bl	800cf48 <HD44780_PrintStr>
}
 800c82c:	bf00      	nop
 800c82e:	3708      	adds	r7, #8
 800c830:	46bd      	mov	sp, r7
 800c832:	bd80      	pop	{r7, pc}
 800c834:	20000028 	.word	0x20000028
 800c838:	20000020 	.word	0x20000020
 800c83c:	20000038 	.word	0x20000038
 800c840:	20000000 	.word	0x20000000
 800c844:	20000008 	.word	0x20000008
 800c848:	20000030 	.word	0x20000030
 800c84c:	20000060 	.word	0x20000060
 800c850:	08014dbc 	.word	0x08014dbc

0800c854 <printMiadetBarati>:

void printMiadetBarati(uint8_t row, uint8_t column){
 800c854:	b580      	push	{r7, lr}
 800c856:	b082      	sub	sp, #8
 800c858:	af00      	add	r7, sp, #0
 800c85a:	4603      	mov	r3, r0
 800c85c:	460a      	mov	r2, r1
 800c85e:	71fb      	strb	r3, [r7, #7]
 800c860:	4613      	mov	r3, r2
 800c862:	71bb      	strb	r3, [r7, #6]
		HD44780_Clear();
 800c864:	f000 fadc 	bl	800ce20 <HD44780_Clear>
		HD44780_CreateSpecialChar(1, mGeo);
 800c868:	4959      	ldr	r1, [pc, #356]	; (800c9d0 <printMiadetBarati+0x17c>)
 800c86a:	2001      	movs	r0, #1
 800c86c:	f000 fb36 	bl	800cedc <HD44780_CreateSpecialChar>
		HD44780_SetCursor(column, row);
 800c870:	79fa      	ldrb	r2, [r7, #7]
 800c872:	79bb      	ldrb	r3, [r7, #6]
 800c874:	4611      	mov	r1, r2
 800c876:	4618      	mov	r0, r3
 800c878:	f000 fae8 	bl	800ce4c <HD44780_SetCursor>
		HD44780_PrintSpecialChar(1);
 800c87c:	2001      	movs	r0, #1
 800c87e:	f000 fb56 	bl	800cf2e <HD44780_PrintSpecialChar>
		HD44780_CreateSpecialChar(2, iGeo);
 800c882:	4954      	ldr	r1, [pc, #336]	; (800c9d4 <printMiadetBarati+0x180>)
 800c884:	2002      	movs	r0, #2
 800c886:	f000 fb29 	bl	800cedc <HD44780_CreateSpecialChar>
		HD44780_SetCursor(column+1, row);
 800c88a:	79bb      	ldrb	r3, [r7, #6]
 800c88c:	3301      	adds	r3, #1
 800c88e:	b2db      	uxtb	r3, r3
 800c890:	79fa      	ldrb	r2, [r7, #7]
 800c892:	4611      	mov	r1, r2
 800c894:	4618      	mov	r0, r3
 800c896:	f000 fad9 	bl	800ce4c <HD44780_SetCursor>
		HD44780_PrintSpecialChar(2);
 800c89a:	2002      	movs	r0, #2
 800c89c:	f000 fb47 	bl	800cf2e <HD44780_PrintSpecialChar>
		HD44780_CreateSpecialChar(3, aGeo);
 800c8a0:	494d      	ldr	r1, [pc, #308]	; (800c9d8 <printMiadetBarati+0x184>)
 800c8a2:	2003      	movs	r0, #3
 800c8a4:	f000 fb1a 	bl	800cedc <HD44780_CreateSpecialChar>
		HD44780_SetCursor(column+2, row);
 800c8a8:	79bb      	ldrb	r3, [r7, #6]
 800c8aa:	3302      	adds	r3, #2
 800c8ac:	b2db      	uxtb	r3, r3
 800c8ae:	79fa      	ldrb	r2, [r7, #7]
 800c8b0:	4611      	mov	r1, r2
 800c8b2:	4618      	mov	r0, r3
 800c8b4:	f000 faca 	bl	800ce4c <HD44780_SetCursor>
		HD44780_PrintSpecialChar(3);
 800c8b8:	2003      	movs	r0, #3
 800c8ba:	f000 fb38 	bl	800cf2e <HD44780_PrintSpecialChar>
		HD44780_CreateSpecialChar(4, dGeo);
 800c8be:	4947      	ldr	r1, [pc, #284]	; (800c9dc <printMiadetBarati+0x188>)
 800c8c0:	2004      	movs	r0, #4
 800c8c2:	f000 fb0b 	bl	800cedc <HD44780_CreateSpecialChar>
		HD44780_SetCursor(column+3, row);
 800c8c6:	79bb      	ldrb	r3, [r7, #6]
 800c8c8:	3303      	adds	r3, #3
 800c8ca:	b2db      	uxtb	r3, r3
 800c8cc:	79fa      	ldrb	r2, [r7, #7]
 800c8ce:	4611      	mov	r1, r2
 800c8d0:	4618      	mov	r0, r3
 800c8d2:	f000 fabb 	bl	800ce4c <HD44780_SetCursor>
		HD44780_PrintSpecialChar(4);
 800c8d6:	2004      	movs	r0, #4
 800c8d8:	f000 fb29 	bl	800cf2e <HD44780_PrintSpecialChar>
		HD44780_CreateSpecialChar(5, eGeo);
 800c8dc:	4940      	ldr	r1, [pc, #256]	; (800c9e0 <printMiadetBarati+0x18c>)
 800c8de:	2005      	movs	r0, #5
 800c8e0:	f000 fafc 	bl	800cedc <HD44780_CreateSpecialChar>
		HD44780_SetCursor(column+4, row);
 800c8e4:	79bb      	ldrb	r3, [r7, #6]
 800c8e6:	3304      	adds	r3, #4
 800c8e8:	b2db      	uxtb	r3, r3
 800c8ea:	79fa      	ldrb	r2, [r7, #7]
 800c8ec:	4611      	mov	r1, r2
 800c8ee:	4618      	mov	r0, r3
 800c8f0:	f000 faac 	bl	800ce4c <HD44780_SetCursor>
		HD44780_PrintSpecialChar(5);
 800c8f4:	2005      	movs	r0, #5
 800c8f6:	f000 fb1a 	bl	800cf2e <HD44780_PrintSpecialChar>
		HD44780_CreateSpecialChar(6, tGeo);
 800c8fa:	493a      	ldr	r1, [pc, #232]	; (800c9e4 <printMiadetBarati+0x190>)
 800c8fc:	2006      	movs	r0, #6
 800c8fe:	f000 faed 	bl	800cedc <HD44780_CreateSpecialChar>
		HD44780_SetCursor(column+5, row);
 800c902:	79bb      	ldrb	r3, [r7, #6]
 800c904:	3305      	adds	r3, #5
 800c906:	b2db      	uxtb	r3, r3
 800c908:	79fa      	ldrb	r2, [r7, #7]
 800c90a:	4611      	mov	r1, r2
 800c90c:	4618      	mov	r0, r3
 800c90e:	f000 fa9d 	bl	800ce4c <HD44780_SetCursor>
		HD44780_PrintSpecialChar(6);
 800c912:	2006      	movs	r0, #6
 800c914:	f000 fb0b 	bl	800cf2e <HD44780_PrintSpecialChar>
		HD44780_CreateSpecialChar(7, bGeo);
 800c918:	4933      	ldr	r1, [pc, #204]	; (800c9e8 <printMiadetBarati+0x194>)
 800c91a:	2007      	movs	r0, #7
 800c91c:	f000 fade 	bl	800cedc <HD44780_CreateSpecialChar>
		HD44780_SetCursor(column+7, row);
 800c920:	79bb      	ldrb	r3, [r7, #6]
 800c922:	3307      	adds	r3, #7
 800c924:	b2db      	uxtb	r3, r3
 800c926:	79fa      	ldrb	r2, [r7, #7]
 800c928:	4611      	mov	r1, r2
 800c92a:	4618      	mov	r0, r3
 800c92c:	f000 fa8e 	bl	800ce4c <HD44780_SetCursor>
		HD44780_PrintSpecialChar(7);
 800c930:	2007      	movs	r0, #7
 800c932:	f000 fafc 	bl	800cf2e <HD44780_PrintSpecialChar>
		HD44780_SetCursor(column+8, row);
 800c936:	79bb      	ldrb	r3, [r7, #6]
 800c938:	3308      	adds	r3, #8
 800c93a:	b2db      	uxtb	r3, r3
 800c93c:	79fa      	ldrb	r2, [r7, #7]
 800c93e:	4611      	mov	r1, r2
 800c940:	4618      	mov	r0, r3
 800c942:	f000 fa83 	bl	800ce4c <HD44780_SetCursor>
		HD44780_PrintSpecialChar(3);
 800c946:	2003      	movs	r0, #3
 800c948:	f000 faf1 	bl	800cf2e <HD44780_PrintSpecialChar>
		HD44780_CreateSpecialChar(8, rGeo);
 800c94c:	4927      	ldr	r1, [pc, #156]	; (800c9ec <printMiadetBarati+0x198>)
 800c94e:	2008      	movs	r0, #8
 800c950:	f000 fac4 	bl	800cedc <HD44780_CreateSpecialChar>
		HD44780_SetCursor(column+9, row);
 800c954:	79bb      	ldrb	r3, [r7, #6]
 800c956:	3309      	adds	r3, #9
 800c958:	b2db      	uxtb	r3, r3
 800c95a:	79fa      	ldrb	r2, [r7, #7]
 800c95c:	4611      	mov	r1, r2
 800c95e:	4618      	mov	r0, r3
 800c960:	f000 fa74 	bl	800ce4c <HD44780_SetCursor>
		HD44780_PrintSpecialChar(8);
 800c964:	2008      	movs	r0, #8
 800c966:	f000 fae2 	bl	800cf2e <HD44780_PrintSpecialChar>
		HD44780_SetCursor(column+10, row);
 800c96a:	79bb      	ldrb	r3, [r7, #6]
 800c96c:	330a      	adds	r3, #10
 800c96e:	b2db      	uxtb	r3, r3
 800c970:	79fa      	ldrb	r2, [r7, #7]
 800c972:	4611      	mov	r1, r2
 800c974:	4618      	mov	r0, r3
 800c976:	f000 fa69 	bl	800ce4c <HD44780_SetCursor>
		HD44780_PrintSpecialChar(3);
 800c97a:	2003      	movs	r0, #3
 800c97c:	f000 fad7 	bl	800cf2e <HD44780_PrintSpecialChar>
		HD44780_SetCursor(column+11, row);
 800c980:	79bb      	ldrb	r3, [r7, #6]
 800c982:	330b      	adds	r3, #11
 800c984:	b2db      	uxtb	r3, r3
 800c986:	79fa      	ldrb	r2, [r7, #7]
 800c988:	4611      	mov	r1, r2
 800c98a:	4618      	mov	r0, r3
 800c98c:	f000 fa5e 	bl	800ce4c <HD44780_SetCursor>
		HD44780_PrintSpecialChar(6);
 800c990:	2006      	movs	r0, #6
 800c992:	f000 facc 	bl	800cf2e <HD44780_PrintSpecialChar>
		HD44780_SetCursor(column+12, row);
 800c996:	79bb      	ldrb	r3, [r7, #6]
 800c998:	330c      	adds	r3, #12
 800c99a:	b2db      	uxtb	r3, r3
 800c99c:	79fa      	ldrb	r2, [r7, #7]
 800c99e:	4611      	mov	r1, r2
 800c9a0:	4618      	mov	r0, r3
 800c9a2:	f000 fa53 	bl	800ce4c <HD44780_SetCursor>
		HD44780_PrintSpecialChar(2);
 800c9a6:	2002      	movs	r0, #2
 800c9a8:	f000 fac1 	bl	800cf2e <HD44780_PrintSpecialChar>
		HD44780_SetCursor(column+2, row+1);
 800c9ac:	79bb      	ldrb	r3, [r7, #6]
 800c9ae:	3302      	adds	r3, #2
 800c9b0:	b2da      	uxtb	r2, r3
 800c9b2:	79fb      	ldrb	r3, [r7, #7]
 800c9b4:	3301      	adds	r3, #1
 800c9b6:	b2db      	uxtb	r3, r3
 800c9b8:	4619      	mov	r1, r3
 800c9ba:	4610      	mov	r0, r2
 800c9bc:	f000 fa46 	bl	800ce4c <HD44780_SetCursor>
		HD44780_PrintStr("0.10 GEL");
 800c9c0:	480b      	ldr	r0, [pc, #44]	; (800c9f0 <printMiadetBarati+0x19c>)
 800c9c2:	f000 fac1 	bl	800cf48 <HD44780_PrintStr>


}
 800c9c6:	bf00      	nop
 800c9c8:	3708      	adds	r7, #8
 800c9ca:	46bd      	mov	sp, r7
 800c9cc:	bd80      	pop	{r7, pc}
 800c9ce:	bf00      	nop
 800c9d0:	20000050 	.word	0x20000050
 800c9d4:	20000030 	.word	0x20000030
 800c9d8:	20000020 	.word	0x20000020
 800c9dc:	20000018 	.word	0x20000018
 800c9e0:	20000068 	.word	0x20000068
 800c9e4:	20000048 	.word	0x20000048
 800c9e8:	20000028 	.word	0x20000028
 800c9ec:	20000060 	.word	0x20000060
 800c9f0:	08014dc4 	.word	0x08014dc4

0800c9f4 <prinWarmateba>:

void prinWarmateba(uint8_t row, uint8_t column){
 800c9f4:	b580      	push	{r7, lr}
 800c9f6:	b082      	sub	sp, #8
 800c9f8:	af00      	add	r7, sp, #0
 800c9fa:	4603      	mov	r3, r0
 800c9fc:	460a      	mov	r2, r1
 800c9fe:	71fb      	strb	r3, [r7, #7]
 800ca00:	4613      	mov	r3, r2
 800ca02:	71bb      	strb	r3, [r7, #6]
		HD44780_Clear();
 800ca04:	f000 fa0c 	bl	800ce20 <HD44780_Clear>
		HD44780_CreateSpecialChar(1, wGeo);
 800ca08:	4939      	ldr	r1, [pc, #228]	; (800caf0 <prinWarmateba+0xfc>)
 800ca0a:	2001      	movs	r0, #1
 800ca0c:	f000 fa66 	bl	800cedc <HD44780_CreateSpecialChar>
		HD44780_SetCursor(column, row);
 800ca10:	79fa      	ldrb	r2, [r7, #7]
 800ca12:	79bb      	ldrb	r3, [r7, #6]
 800ca14:	4611      	mov	r1, r2
 800ca16:	4618      	mov	r0, r3
 800ca18:	f000 fa18 	bl	800ce4c <HD44780_SetCursor>
		HD44780_PrintSpecialChar(1);
 800ca1c:	2001      	movs	r0, #1
 800ca1e:	f000 fa86 	bl	800cf2e <HD44780_PrintSpecialChar>
		HD44780_CreateSpecialChar(2, aGeo);
 800ca22:	4934      	ldr	r1, [pc, #208]	; (800caf4 <prinWarmateba+0x100>)
 800ca24:	2002      	movs	r0, #2
 800ca26:	f000 fa59 	bl	800cedc <HD44780_CreateSpecialChar>
		HD44780_SetCursor(column+1, row);
 800ca2a:	79bb      	ldrb	r3, [r7, #6]
 800ca2c:	3301      	adds	r3, #1
 800ca2e:	b2db      	uxtb	r3, r3
 800ca30:	79fa      	ldrb	r2, [r7, #7]
 800ca32:	4611      	mov	r1, r2
 800ca34:	4618      	mov	r0, r3
 800ca36:	f000 fa09 	bl	800ce4c <HD44780_SetCursor>
		HD44780_PrintSpecialChar(2);
 800ca3a:	2002      	movs	r0, #2
 800ca3c:	f000 fa77 	bl	800cf2e <HD44780_PrintSpecialChar>
		HD44780_CreateSpecialChar(3, rGeo);
 800ca40:	492d      	ldr	r1, [pc, #180]	; (800caf8 <prinWarmateba+0x104>)
 800ca42:	2003      	movs	r0, #3
 800ca44:	f000 fa4a 	bl	800cedc <HD44780_CreateSpecialChar>
		HD44780_SetCursor(column+2, row);
 800ca48:	79bb      	ldrb	r3, [r7, #6]
 800ca4a:	3302      	adds	r3, #2
 800ca4c:	b2db      	uxtb	r3, r3
 800ca4e:	79fa      	ldrb	r2, [r7, #7]
 800ca50:	4611      	mov	r1, r2
 800ca52:	4618      	mov	r0, r3
 800ca54:	f000 f9fa 	bl	800ce4c <HD44780_SetCursor>
		HD44780_PrintSpecialChar(3);
 800ca58:	2003      	movs	r0, #3
 800ca5a:	f000 fa68 	bl	800cf2e <HD44780_PrintSpecialChar>
		HD44780_CreateSpecialChar(4, mGeo);
 800ca5e:	4927      	ldr	r1, [pc, #156]	; (800cafc <prinWarmateba+0x108>)
 800ca60:	2004      	movs	r0, #4
 800ca62:	f000 fa3b 	bl	800cedc <HD44780_CreateSpecialChar>
		HD44780_SetCursor(column+3, row);
 800ca66:	79bb      	ldrb	r3, [r7, #6]
 800ca68:	3303      	adds	r3, #3
 800ca6a:	b2db      	uxtb	r3, r3
 800ca6c:	79fa      	ldrb	r2, [r7, #7]
 800ca6e:	4611      	mov	r1, r2
 800ca70:	4618      	mov	r0, r3
 800ca72:	f000 f9eb 	bl	800ce4c <HD44780_SetCursor>
		HD44780_PrintSpecialChar(4);
 800ca76:	2004      	movs	r0, #4
 800ca78:	f000 fa59 	bl	800cf2e <HD44780_PrintSpecialChar>
		HD44780_PrintSpecialChar(2); // a
 800ca7c:	2002      	movs	r0, #2
 800ca7e:	f000 fa56 	bl	800cf2e <HD44780_PrintSpecialChar>
		HD44780_CreateSpecialChar(5, tGeo); //t
 800ca82:	491f      	ldr	r1, [pc, #124]	; (800cb00 <prinWarmateba+0x10c>)
 800ca84:	2005      	movs	r0, #5
 800ca86:	f000 fa29 	bl	800cedc <HD44780_CreateSpecialChar>
		HD44780_SetCursor(column+5, row);
 800ca8a:	79bb      	ldrb	r3, [r7, #6]
 800ca8c:	3305      	adds	r3, #5
 800ca8e:	b2db      	uxtb	r3, r3
 800ca90:	79fa      	ldrb	r2, [r7, #7]
 800ca92:	4611      	mov	r1, r2
 800ca94:	4618      	mov	r0, r3
 800ca96:	f000 f9d9 	bl	800ce4c <HD44780_SetCursor>
		HD44780_PrintSpecialChar(5);
 800ca9a:	2005      	movs	r0, #5
 800ca9c:	f000 fa47 	bl	800cf2e <HD44780_PrintSpecialChar>
		HD44780_CreateSpecialChar(6, eGeo); //e
 800caa0:	4918      	ldr	r1, [pc, #96]	; (800cb04 <prinWarmateba+0x110>)
 800caa2:	2006      	movs	r0, #6
 800caa4:	f000 fa1a 	bl	800cedc <HD44780_CreateSpecialChar>
		HD44780_SetCursor(column+6, row);
 800caa8:	79bb      	ldrb	r3, [r7, #6]
 800caaa:	3306      	adds	r3, #6
 800caac:	b2db      	uxtb	r3, r3
 800caae:	79fa      	ldrb	r2, [r7, #7]
 800cab0:	4611      	mov	r1, r2
 800cab2:	4618      	mov	r0, r3
 800cab4:	f000 f9ca 	bl	800ce4c <HD44780_SetCursor>
		HD44780_PrintSpecialChar(6);
 800cab8:	2006      	movs	r0, #6
 800caba:	f000 fa38 	bl	800cf2e <HD44780_PrintSpecialChar>
		HD44780_CreateSpecialChar(7, bGeo); //b
 800cabe:	4912      	ldr	r1, [pc, #72]	; (800cb08 <prinWarmateba+0x114>)
 800cac0:	2007      	movs	r0, #7
 800cac2:	f000 fa0b 	bl	800cedc <HD44780_CreateSpecialChar>
		HD44780_SetCursor(column+7, row);
 800cac6:	79bb      	ldrb	r3, [r7, #6]
 800cac8:	3307      	adds	r3, #7
 800caca:	b2db      	uxtb	r3, r3
 800cacc:	79fa      	ldrb	r2, [r7, #7]
 800cace:	4611      	mov	r1, r2
 800cad0:	4618      	mov	r0, r3
 800cad2:	f000 f9bb 	bl	800ce4c <HD44780_SetCursor>
		HD44780_PrintSpecialChar(7);
 800cad6:	2007      	movs	r0, #7
 800cad8:	f000 fa29 	bl	800cf2e <HD44780_PrintSpecialChar>
		HD44780_PrintSpecialChar(2);
 800cadc:	2002      	movs	r0, #2
 800cade:	f000 fa26 	bl	800cf2e <HD44780_PrintSpecialChar>
		HD44780_PrintStr("!");
 800cae2:	480a      	ldr	r0, [pc, #40]	; (800cb0c <prinWarmateba+0x118>)
 800cae4:	f000 fa30 	bl	800cf48 <HD44780_PrintStr>

}
 800cae8:	bf00      	nop
 800caea:	3708      	adds	r7, #8
 800caec:	46bd      	mov	sp, r7
 800caee:	bd80      	pop	{r7, pc}
 800caf0:	20000070 	.word	0x20000070
 800caf4:	20000020 	.word	0x20000020
 800caf8:	20000060 	.word	0x20000060
 800cafc:	20000050 	.word	0x20000050
 800cb00:	20000048 	.word	0x20000048
 800cb04:	20000068 	.word	0x20000068
 800cb08:	20000028 	.word	0x20000028
 800cb0c:	08014dbc 	.word	0x08014dbc

0800cb10 <printDaicadet>:
	HD44780_PrintSpecialChar(7);
	HD44780_SetCursor(column+7, row);
	HD44780_PrintStr("!");
}

void printDaicadet(uint8_t row, uint8_t column){
 800cb10:	b580      	push	{r7, lr}
 800cb12:	b082      	sub	sp, #8
 800cb14:	af00      	add	r7, sp, #0
 800cb16:	4603      	mov	r3, r0
 800cb18:	460a      	mov	r2, r1
 800cb1a:	71fb      	strb	r3, [r7, #7]
 800cb1c:	4613      	mov	r3, r2
 800cb1e:	71bb      	strb	r3, [r7, #6]
	HD44780_Clear();
 800cb20:	f000 f97e 	bl	800ce20 <HD44780_Clear>
	HD44780_CreateSpecialChar(1, dGeo);
 800cb24:	493a      	ldr	r1, [pc, #232]	; (800cc10 <printDaicadet+0x100>)
 800cb26:	2001      	movs	r0, #1
 800cb28:	f000 f9d8 	bl	800cedc <HD44780_CreateSpecialChar>
	HD44780_SetCursor(column, row);
 800cb2c:	79fa      	ldrb	r2, [r7, #7]
 800cb2e:	79bb      	ldrb	r3, [r7, #6]
 800cb30:	4611      	mov	r1, r2
 800cb32:	4618      	mov	r0, r3
 800cb34:	f000 f98a 	bl	800ce4c <HD44780_SetCursor>
	HD44780_PrintSpecialChar(1);
 800cb38:	2001      	movs	r0, #1
 800cb3a:	f000 f9f8 	bl	800cf2e <HD44780_PrintSpecialChar>
	HD44780_CreateSpecialChar(2, aGeo);
 800cb3e:	4935      	ldr	r1, [pc, #212]	; (800cc14 <printDaicadet+0x104>)
 800cb40:	2002      	movs	r0, #2
 800cb42:	f000 f9cb 	bl	800cedc <HD44780_CreateSpecialChar>
	HD44780_SetCursor(column+1, row);
 800cb46:	79bb      	ldrb	r3, [r7, #6]
 800cb48:	3301      	adds	r3, #1
 800cb4a:	b2db      	uxtb	r3, r3
 800cb4c:	79fa      	ldrb	r2, [r7, #7]
 800cb4e:	4611      	mov	r1, r2
 800cb50:	4618      	mov	r0, r3
 800cb52:	f000 f97b 	bl	800ce4c <HD44780_SetCursor>
	HD44780_PrintSpecialChar(2);
 800cb56:	2002      	movs	r0, #2
 800cb58:	f000 f9e9 	bl	800cf2e <HD44780_PrintSpecialChar>
	HD44780_CreateSpecialChar(3, iGeo);
 800cb5c:	492e      	ldr	r1, [pc, #184]	; (800cc18 <printDaicadet+0x108>)
 800cb5e:	2003      	movs	r0, #3
 800cb60:	f000 f9bc 	bl	800cedc <HD44780_CreateSpecialChar>
	HD44780_SetCursor(column+2, row);
 800cb64:	79bb      	ldrb	r3, [r7, #6]
 800cb66:	3302      	adds	r3, #2
 800cb68:	b2db      	uxtb	r3, r3
 800cb6a:	79fa      	ldrb	r2, [r7, #7]
 800cb6c:	4611      	mov	r1, r2
 800cb6e:	4618      	mov	r0, r3
 800cb70:	f000 f96c 	bl	800ce4c <HD44780_SetCursor>
	HD44780_PrintSpecialChar(3);
 800cb74:	2003      	movs	r0, #3
 800cb76:	f000 f9da 	bl	800cf2e <HD44780_PrintSpecialChar>
	HD44780_CreateSpecialChar(4, cGeo);
 800cb7a:	4928      	ldr	r1, [pc, #160]	; (800cc1c <printDaicadet+0x10c>)
 800cb7c:	2004      	movs	r0, #4
 800cb7e:	f000 f9ad 	bl	800cedc <HD44780_CreateSpecialChar>
	HD44780_SetCursor(column+3, row);
 800cb82:	79bb      	ldrb	r3, [r7, #6]
 800cb84:	3303      	adds	r3, #3
 800cb86:	b2db      	uxtb	r3, r3
 800cb88:	79fa      	ldrb	r2, [r7, #7]
 800cb8a:	4611      	mov	r1, r2
 800cb8c:	4618      	mov	r0, r3
 800cb8e:	f000 f95d 	bl	800ce4c <HD44780_SetCursor>
	HD44780_PrintSpecialChar(4);
 800cb92:	2004      	movs	r0, #4
 800cb94:	f000 f9cb 	bl	800cf2e <HD44780_PrintSpecialChar>
	HD44780_SetCursor(column+4, row);
 800cb98:	79bb      	ldrb	r3, [r7, #6]
 800cb9a:	3304      	adds	r3, #4
 800cb9c:	b2db      	uxtb	r3, r3
 800cb9e:	79fa      	ldrb	r2, [r7, #7]
 800cba0:	4611      	mov	r1, r2
 800cba2:	4618      	mov	r0, r3
 800cba4:	f000 f952 	bl	800ce4c <HD44780_SetCursor>
	HD44780_PrintSpecialChar(2);
 800cba8:	2002      	movs	r0, #2
 800cbaa:	f000 f9c0 	bl	800cf2e <HD44780_PrintSpecialChar>
	HD44780_SetCursor(column+5, row);
 800cbae:	79bb      	ldrb	r3, [r7, #6]
 800cbb0:	3305      	adds	r3, #5
 800cbb2:	b2db      	uxtb	r3, r3
 800cbb4:	79fa      	ldrb	r2, [r7, #7]
 800cbb6:	4611      	mov	r1, r2
 800cbb8:	4618      	mov	r0, r3
 800cbba:	f000 f947 	bl	800ce4c <HD44780_SetCursor>
	HD44780_PrintSpecialChar(1);
 800cbbe:	2001      	movs	r0, #1
 800cbc0:	f000 f9b5 	bl	800cf2e <HD44780_PrintSpecialChar>
	HD44780_CreateSpecialChar(5, eGeo);
 800cbc4:	4916      	ldr	r1, [pc, #88]	; (800cc20 <printDaicadet+0x110>)
 800cbc6:	2005      	movs	r0, #5
 800cbc8:	f000 f988 	bl	800cedc <HD44780_CreateSpecialChar>
	HD44780_SetCursor(column+6, row);
 800cbcc:	79bb      	ldrb	r3, [r7, #6]
 800cbce:	3306      	adds	r3, #6
 800cbd0:	b2db      	uxtb	r3, r3
 800cbd2:	79fa      	ldrb	r2, [r7, #7]
 800cbd4:	4611      	mov	r1, r2
 800cbd6:	4618      	mov	r0, r3
 800cbd8:	f000 f938 	bl	800ce4c <HD44780_SetCursor>
	HD44780_PrintSpecialChar(5);
 800cbdc:	2005      	movs	r0, #5
 800cbde:	f000 f9a6 	bl	800cf2e <HD44780_PrintSpecialChar>
	HD44780_CreateSpecialChar(6, tGeo);
 800cbe2:	4910      	ldr	r1, [pc, #64]	; (800cc24 <printDaicadet+0x114>)
 800cbe4:	2006      	movs	r0, #6
 800cbe6:	f000 f979 	bl	800cedc <HD44780_CreateSpecialChar>
	HD44780_SetCursor(column+7, row);
 800cbea:	79bb      	ldrb	r3, [r7, #6]
 800cbec:	3307      	adds	r3, #7
 800cbee:	b2db      	uxtb	r3, r3
 800cbf0:	79fa      	ldrb	r2, [r7, #7]
 800cbf2:	4611      	mov	r1, r2
 800cbf4:	4618      	mov	r0, r3
 800cbf6:	f000 f929 	bl	800ce4c <HD44780_SetCursor>
	HD44780_PrintSpecialChar(6);
 800cbfa:	2006      	movs	r0, #6
 800cbfc:	f000 f997 	bl	800cf2e <HD44780_PrintSpecialChar>
	HD44780_PrintStr("!");
 800cc00:	4809      	ldr	r0, [pc, #36]	; (800cc28 <printDaicadet+0x118>)
 800cc02:	f000 f9a1 	bl	800cf48 <HD44780_PrintStr>
}
 800cc06:	bf00      	nop
 800cc08:	3708      	adds	r7, #8
 800cc0a:	46bd      	mov	sp, r7
 800cc0c:	bd80      	pop	{r7, pc}
 800cc0e:	bf00      	nop
 800cc10:	20000018 	.word	0x20000018
 800cc14:	20000020 	.word	0x20000020
 800cc18:	20000030 	.word	0x20000030
 800cc1c:	20000040 	.word	0x20000040
 800cc20:	20000068 	.word	0x20000068
 800cc24:	20000048 	.word	0x20000048
 800cc28:	08014dbc 	.word	0x08014dbc

0800cc2c <printBalansi>:
	HD44780_SetCursor(column+8, row);
	HD44780_PrintSpecialChar(8);
	HD44780_PrintStr("!");
}

void printBalansi(uint8_t row, uint8_t column){
 800cc2c:	b580      	push	{r7, lr}
 800cc2e:	b082      	sub	sp, #8
 800cc30:	af00      	add	r7, sp, #0
 800cc32:	4603      	mov	r3, r0
 800cc34:	460a      	mov	r2, r1
 800cc36:	71fb      	strb	r3, [r7, #7]
 800cc38:	4613      	mov	r3, r2
 800cc3a:	71bb      	strb	r3, [r7, #6]
	HD44780_Clear();
 800cc3c:	f000 f8f0 	bl	800ce20 <HD44780_Clear>
	HD44780_CreateSpecialChar(1, bGeo);
 800cc40:	4934      	ldr	r1, [pc, #208]	; (800cd14 <printBalansi+0xe8>)
 800cc42:	2001      	movs	r0, #1
 800cc44:	f000 f94a 	bl	800cedc <HD44780_CreateSpecialChar>
	HD44780_SetCursor(column, row);
 800cc48:	79fa      	ldrb	r2, [r7, #7]
 800cc4a:	79bb      	ldrb	r3, [r7, #6]
 800cc4c:	4611      	mov	r1, r2
 800cc4e:	4618      	mov	r0, r3
 800cc50:	f000 f8fc 	bl	800ce4c <HD44780_SetCursor>
	HD44780_PrintSpecialChar(1);
 800cc54:	2001      	movs	r0, #1
 800cc56:	f000 f96a 	bl	800cf2e <HD44780_PrintSpecialChar>

	HD44780_CreateSpecialChar(2, aGeo);
 800cc5a:	492f      	ldr	r1, [pc, #188]	; (800cd18 <printBalansi+0xec>)
 800cc5c:	2002      	movs	r0, #2
 800cc5e:	f000 f93d 	bl	800cedc <HD44780_CreateSpecialChar>
	HD44780_SetCursor(column+1, row);
 800cc62:	79bb      	ldrb	r3, [r7, #6]
 800cc64:	3301      	adds	r3, #1
 800cc66:	b2db      	uxtb	r3, r3
 800cc68:	79fa      	ldrb	r2, [r7, #7]
 800cc6a:	4611      	mov	r1, r2
 800cc6c:	4618      	mov	r0, r3
 800cc6e:	f000 f8ed 	bl	800ce4c <HD44780_SetCursor>
	HD44780_PrintSpecialChar(2);
 800cc72:	2002      	movs	r0, #2
 800cc74:	f000 f95b 	bl	800cf2e <HD44780_PrintSpecialChar>

	HD44780_CreateSpecialChar(3, lGeo);
 800cc78:	4928      	ldr	r1, [pc, #160]	; (800cd1c <printBalansi+0xf0>)
 800cc7a:	2003      	movs	r0, #3
 800cc7c:	f000 f92e 	bl	800cedc <HD44780_CreateSpecialChar>
	HD44780_SetCursor(column+2, row);
 800cc80:	79bb      	ldrb	r3, [r7, #6]
 800cc82:	3302      	adds	r3, #2
 800cc84:	b2db      	uxtb	r3, r3
 800cc86:	79fa      	ldrb	r2, [r7, #7]
 800cc88:	4611      	mov	r1, r2
 800cc8a:	4618      	mov	r0, r3
 800cc8c:	f000 f8de 	bl	800ce4c <HD44780_SetCursor>
	HD44780_PrintSpecialChar(3);
 800cc90:	2003      	movs	r0, #3
 800cc92:	f000 f94c 	bl	800cf2e <HD44780_PrintSpecialChar>

	HD44780_PrintSpecialChar(2);
 800cc96:	2002      	movs	r0, #2
 800cc98:	f000 f949 	bl	800cf2e <HD44780_PrintSpecialChar>
	HD44780_SetCursor(column+3, row);
 800cc9c:	79bb      	ldrb	r3, [r7, #6]
 800cc9e:	3303      	adds	r3, #3
 800cca0:	b2db      	uxtb	r3, r3
 800cca2:	79fa      	ldrb	r2, [r7, #7]
 800cca4:	4611      	mov	r1, r2
 800cca6:	4618      	mov	r0, r3
 800cca8:	f000 f8d0 	bl	800ce4c <HD44780_SetCursor>

	HD44780_CreateSpecialChar(5, nGeo);
 800ccac:	491c      	ldr	r1, [pc, #112]	; (800cd20 <printBalansi+0xf4>)
 800ccae:	2005      	movs	r0, #5
 800ccb0:	f000 f914 	bl	800cedc <HD44780_CreateSpecialChar>
	HD44780_SetCursor(column+4, row);
 800ccb4:	79bb      	ldrb	r3, [r7, #6]
 800ccb6:	3304      	adds	r3, #4
 800ccb8:	b2db      	uxtb	r3, r3
 800ccba:	79fa      	ldrb	r2, [r7, #7]
 800ccbc:	4611      	mov	r1, r2
 800ccbe:	4618      	mov	r0, r3
 800ccc0:	f000 f8c4 	bl	800ce4c <HD44780_SetCursor>
	HD44780_PrintSpecialChar(5);
 800ccc4:	2005      	movs	r0, #5
 800ccc6:	f000 f932 	bl	800cf2e <HD44780_PrintSpecialChar>

	HD44780_CreateSpecialChar(6, sGeo);
 800ccca:	4916      	ldr	r1, [pc, #88]	; (800cd24 <printBalansi+0xf8>)
 800cccc:	2006      	movs	r0, #6
 800ccce:	f000 f905 	bl	800cedc <HD44780_CreateSpecialChar>
	HD44780_SetCursor(column+5, row);
 800ccd2:	79bb      	ldrb	r3, [r7, #6]
 800ccd4:	3305      	adds	r3, #5
 800ccd6:	b2db      	uxtb	r3, r3
 800ccd8:	79fa      	ldrb	r2, [r7, #7]
 800ccda:	4611      	mov	r1, r2
 800ccdc:	4618      	mov	r0, r3
 800ccde:	f000 f8b5 	bl	800ce4c <HD44780_SetCursor>
	HD44780_PrintSpecialChar(6);
 800cce2:	2006      	movs	r0, #6
 800cce4:	f000 f923 	bl	800cf2e <HD44780_PrintSpecialChar>

	HD44780_CreateSpecialChar(7, iGeo);
 800cce8:	490f      	ldr	r1, [pc, #60]	; (800cd28 <printBalansi+0xfc>)
 800ccea:	2007      	movs	r0, #7
 800ccec:	f000 f8f6 	bl	800cedc <HD44780_CreateSpecialChar>
	HD44780_SetCursor(column+6, row);
 800ccf0:	79bb      	ldrb	r3, [r7, #6]
 800ccf2:	3306      	adds	r3, #6
 800ccf4:	b2db      	uxtb	r3, r3
 800ccf6:	79fa      	ldrb	r2, [r7, #7]
 800ccf8:	4611      	mov	r1, r2
 800ccfa:	4618      	mov	r0, r3
 800ccfc:	f000 f8a6 	bl	800ce4c <HD44780_SetCursor>
	HD44780_PrintSpecialChar(7);
 800cd00:	2007      	movs	r0, #7
 800cd02:	f000 f914 	bl	800cf2e <HD44780_PrintSpecialChar>

	HD44780_PrintStr(": ");
 800cd06:	4809      	ldr	r0, [pc, #36]	; (800cd2c <printBalansi+0x100>)
 800cd08:	f000 f91e 	bl	800cf48 <HD44780_PrintStr>
}
 800cd0c:	bf00      	nop
 800cd0e:	3708      	adds	r7, #8
 800cd10:	46bd      	mov	sp, r7
 800cd12:	bd80      	pop	{r7, pc}
 800cd14:	20000028 	.word	0x20000028
 800cd18:	20000020 	.word	0x20000020
 800cd1c:	20000038 	.word	0x20000038
 800cd20:	20000000 	.word	0x20000000
 800cd24:	20000008 	.word	0x20000008
 800cd28:	20000030 	.word	0x20000030
 800cd2c:	08014dd0 	.word	0x08014dd0

0800cd30 <HD44780_Init>:
static void DelayUS(uint32_t);



void HD44780_Init(uint8_t rows)
{
 800cd30:	b580      	push	{r7, lr}
 800cd32:	b082      	sub	sp, #8
 800cd34:	af00      	add	r7, sp, #0
 800cd36:	4603      	mov	r3, r0
 800cd38:	71fb      	strb	r3, [r7, #7]
  dpRows = rows;
 800cd3a:	4a34      	ldr	r2, [pc, #208]	; (800ce0c <HD44780_Init+0xdc>)
 800cd3c:	79fb      	ldrb	r3, [r7, #7]
 800cd3e:	7013      	strb	r3, [r2, #0]

  dpBacklight = LCD_BACKLIGHT;
 800cd40:	4b33      	ldr	r3, [pc, #204]	; (800ce10 <HD44780_Init+0xe0>)
 800cd42:	2208      	movs	r2, #8
 800cd44:	701a      	strb	r2, [r3, #0]

  dpFunction = LCD_4BITMODE | LCD_1LINE | LCD_5x8DOTS;
 800cd46:	4b33      	ldr	r3, [pc, #204]	; (800ce14 <HD44780_Init+0xe4>)
 800cd48:	2200      	movs	r2, #0
 800cd4a:	701a      	strb	r2, [r3, #0]

  if (dpRows > 1)
 800cd4c:	4b2f      	ldr	r3, [pc, #188]	; (800ce0c <HD44780_Init+0xdc>)
 800cd4e:	781b      	ldrb	r3, [r3, #0]
 800cd50:	2b01      	cmp	r3, #1
 800cd52:	d907      	bls.n	800cd64 <HD44780_Init+0x34>
  {
    dpFunction |= LCD_2LINE;
 800cd54:	4b2f      	ldr	r3, [pc, #188]	; (800ce14 <HD44780_Init+0xe4>)
 800cd56:	781b      	ldrb	r3, [r3, #0]
 800cd58:	f043 0308 	orr.w	r3, r3, #8
 800cd5c:	b2da      	uxtb	r2, r3
 800cd5e:	4b2d      	ldr	r3, [pc, #180]	; (800ce14 <HD44780_Init+0xe4>)
 800cd60:	701a      	strb	r2, [r3, #0]
 800cd62:	e006      	b.n	800cd72 <HD44780_Init+0x42>
  }
  else
  {
    dpFunction |= LCD_5x10DOTS;
 800cd64:	4b2b      	ldr	r3, [pc, #172]	; (800ce14 <HD44780_Init+0xe4>)
 800cd66:	781b      	ldrb	r3, [r3, #0]
 800cd68:	f043 0304 	orr.w	r3, r3, #4
 800cd6c:	b2da      	uxtb	r2, r3
 800cd6e:	4b29      	ldr	r3, [pc, #164]	; (800ce14 <HD44780_Init+0xe4>)
 800cd70:	701a      	strb	r2, [r3, #0]
  }

  /* Wait for initialization */
  DelayInit();
 800cd72:	f000 f987 	bl	800d084 <DelayInit>
  HAL_Delay(50);
 800cd76:	2032      	movs	r0, #50	; 0x32
 800cd78:	f001 ff1e 	bl	800ebb8 <HAL_Delay>

  ExpanderWrite(dpBacklight);
 800cd7c:	4b24      	ldr	r3, [pc, #144]	; (800ce10 <HD44780_Init+0xe0>)
 800cd7e:	781b      	ldrb	r3, [r3, #0]
 800cd80:	4618      	mov	r0, r3
 800cd82:	f000 f945 	bl	800d010 <ExpanderWrite>
  HAL_Delay(1000);
 800cd86:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 800cd8a:	f001 ff15 	bl	800ebb8 <HAL_Delay>

  /* 4bit Mode */
  Write4Bits(0x03 << 4);
 800cd8e:	2030      	movs	r0, #48	; 0x30
 800cd90:	f000 f92c 	bl	800cfec <Write4Bits>
  DelayUS(4500);
 800cd94:	f241 1094 	movw	r0, #4500	; 0x1194
 800cd98:	f000 f99c 	bl	800d0d4 <DelayUS>

  Write4Bits(0x03 << 4);
 800cd9c:	2030      	movs	r0, #48	; 0x30
 800cd9e:	f000 f925 	bl	800cfec <Write4Bits>
  DelayUS(4500);
 800cda2:	f241 1094 	movw	r0, #4500	; 0x1194
 800cda6:	f000 f995 	bl	800d0d4 <DelayUS>

  Write4Bits(0x03 << 4);
 800cdaa:	2030      	movs	r0, #48	; 0x30
 800cdac:	f000 f91e 	bl	800cfec <Write4Bits>
  DelayUS(4500);
 800cdb0:	f241 1094 	movw	r0, #4500	; 0x1194
 800cdb4:	f000 f98e 	bl	800d0d4 <DelayUS>

  Write4Bits(0x02 << 4);
 800cdb8:	2020      	movs	r0, #32
 800cdba:	f000 f917 	bl	800cfec <Write4Bits>
  DelayUS(100);
 800cdbe:	2064      	movs	r0, #100	; 0x64
 800cdc0:	f000 f988 	bl	800d0d4 <DelayUS>

  /* Display Control */
  SendCommand(LCD_FUNCTIONSET | dpFunction);
 800cdc4:	4b13      	ldr	r3, [pc, #76]	; (800ce14 <HD44780_Init+0xe4>)
 800cdc6:	781b      	ldrb	r3, [r3, #0]
 800cdc8:	f043 0320 	orr.w	r3, r3, #32
 800cdcc:	b2db      	uxtb	r3, r3
 800cdce:	4618      	mov	r0, r3
 800cdd0:	f000 f8cf 	bl	800cf72 <SendCommand>

  dpControl = LCD_DISPLAYON | LCD_CURSOROFF | LCD_BLINKOFF;
 800cdd4:	4b10      	ldr	r3, [pc, #64]	; (800ce18 <HD44780_Init+0xe8>)
 800cdd6:	2204      	movs	r2, #4
 800cdd8:	701a      	strb	r2, [r3, #0]
  HD44780_Display();
 800cdda:	f000 f869 	bl	800ceb0 <HD44780_Display>
  HD44780_Clear();
 800cdde:	f000 f81f 	bl	800ce20 <HD44780_Clear>

  /* Display Mode */
  dpMode = LCD_ENTRYLEFT | LCD_ENTRYSHIFTDECREMENT;
 800cde2:	4b0e      	ldr	r3, [pc, #56]	; (800ce1c <HD44780_Init+0xec>)
 800cde4:	2202      	movs	r2, #2
 800cde6:	701a      	strb	r2, [r3, #0]
  SendCommand(LCD_ENTRYMODESET | dpMode);
 800cde8:	4b0c      	ldr	r3, [pc, #48]	; (800ce1c <HD44780_Init+0xec>)
 800cdea:	781b      	ldrb	r3, [r3, #0]
 800cdec:	f043 0304 	orr.w	r3, r3, #4
 800cdf0:	b2db      	uxtb	r3, r3
 800cdf2:	4618      	mov	r0, r3
 800cdf4:	f000 f8bd 	bl	800cf72 <SendCommand>
  DelayUS(4500);
 800cdf8:	f241 1094 	movw	r0, #4500	; 0x1194
 800cdfc:	f000 f96a 	bl	800d0d4 <DelayUS>



  HD44780_Home();
 800ce00:	f000 f819 	bl	800ce36 <HD44780_Home>
}
 800ce04:	bf00      	nop
 800ce06:	3708      	adds	r7, #8
 800ce08:	46bd      	mov	sp, r7
 800ce0a:	bd80      	pop	{r7, pc}
 800ce0c:	200003c3 	.word	0x200003c3
 800ce10:	200003c4 	.word	0x200003c4
 800ce14:	200003c0 	.word	0x200003c0
 800ce18:	200003c1 	.word	0x200003c1
 800ce1c:	200003c2 	.word	0x200003c2

0800ce20 <HD44780_Clear>:

void HD44780_Clear()
{
 800ce20:	b580      	push	{r7, lr}
 800ce22:	af00      	add	r7, sp, #0
  SendCommand(LCD_CLEARDISPLAY);
 800ce24:	2001      	movs	r0, #1
 800ce26:	f000 f8a4 	bl	800cf72 <SendCommand>
  DelayUS(2000);
 800ce2a:	f44f 60fa 	mov.w	r0, #2000	; 0x7d0
 800ce2e:	f000 f951 	bl	800d0d4 <DelayUS>
}
 800ce32:	bf00      	nop
 800ce34:	bd80      	pop	{r7, pc}

0800ce36 <HD44780_Home>:

void HD44780_Home()
{
 800ce36:	b580      	push	{r7, lr}
 800ce38:	af00      	add	r7, sp, #0
  SendCommand(LCD_RETURNHOME);
 800ce3a:	2002      	movs	r0, #2
 800ce3c:	f000 f899 	bl	800cf72 <SendCommand>
  DelayUS(2000);
 800ce40:	f44f 60fa 	mov.w	r0, #2000	; 0x7d0
 800ce44:	f000 f946 	bl	800d0d4 <DelayUS>
}
 800ce48:	bf00      	nop
 800ce4a:	bd80      	pop	{r7, pc}

0800ce4c <HD44780_SetCursor>:

void HD44780_SetCursor(uint8_t col, uint8_t row)
{
 800ce4c:	b590      	push	{r4, r7, lr}
 800ce4e:	b087      	sub	sp, #28
 800ce50:	af00      	add	r7, sp, #0
 800ce52:	4603      	mov	r3, r0
 800ce54:	460a      	mov	r2, r1
 800ce56:	71fb      	strb	r3, [r7, #7]
 800ce58:	4613      	mov	r3, r2
 800ce5a:	71bb      	strb	r3, [r7, #6]
  int row_offsets[] = { 0x00, 0x40, 0x14, 0x54 };
 800ce5c:	4b12      	ldr	r3, [pc, #72]	; (800cea8 <HD44780_SetCursor+0x5c>)
 800ce5e:	f107 0408 	add.w	r4, r7, #8
 800ce62:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 800ce64:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
  if (row >= dpRows)
 800ce68:	4b10      	ldr	r3, [pc, #64]	; (800ceac <HD44780_SetCursor+0x60>)
 800ce6a:	781b      	ldrb	r3, [r3, #0]
 800ce6c:	79ba      	ldrb	r2, [r7, #6]
 800ce6e:	429a      	cmp	r2, r3
 800ce70:	d303      	bcc.n	800ce7a <HD44780_SetCursor+0x2e>
  {
    row = dpRows-1;
 800ce72:	4b0e      	ldr	r3, [pc, #56]	; (800ceac <HD44780_SetCursor+0x60>)
 800ce74:	781b      	ldrb	r3, [r3, #0]
 800ce76:	3b01      	subs	r3, #1
 800ce78:	71bb      	strb	r3, [r7, #6]
  }
  SendCommand(LCD_SETDDRAMADDR | (col + row_offsets[row]));
 800ce7a:	79bb      	ldrb	r3, [r7, #6]
 800ce7c:	009b      	lsls	r3, r3, #2
 800ce7e:	3318      	adds	r3, #24
 800ce80:	443b      	add	r3, r7
 800ce82:	f853 3c10 	ldr.w	r3, [r3, #-16]
 800ce86:	b2da      	uxtb	r2, r3
 800ce88:	79fb      	ldrb	r3, [r7, #7]
 800ce8a:	4413      	add	r3, r2
 800ce8c:	b2db      	uxtb	r3, r3
 800ce8e:	b25b      	sxtb	r3, r3
 800ce90:	f063 037f 	orn	r3, r3, #127	; 0x7f
 800ce94:	b25b      	sxtb	r3, r3
 800ce96:	b2db      	uxtb	r3, r3
 800ce98:	4618      	mov	r0, r3
 800ce9a:	f000 f86a 	bl	800cf72 <SendCommand>
}
 800ce9e:	bf00      	nop
 800cea0:	371c      	adds	r7, #28
 800cea2:	46bd      	mov	sp, r7
 800cea4:	bd90      	pop	{r4, r7, pc}
 800cea6:	bf00      	nop
 800cea8:	08014dd4 	.word	0x08014dd4
 800ceac:	200003c3 	.word	0x200003c3

0800ceb0 <HD44780_Display>:
  dpControl &= ~LCD_DISPLAYON;
  SendCommand(LCD_DISPLAYCONTROL | dpControl);
}

void HD44780_Display()
{
 800ceb0:	b580      	push	{r7, lr}
 800ceb2:	af00      	add	r7, sp, #0
  dpControl |= LCD_DISPLAYON;
 800ceb4:	4b08      	ldr	r3, [pc, #32]	; (800ced8 <HD44780_Display+0x28>)
 800ceb6:	781b      	ldrb	r3, [r3, #0]
 800ceb8:	f043 0304 	orr.w	r3, r3, #4
 800cebc:	b2da      	uxtb	r2, r3
 800cebe:	4b06      	ldr	r3, [pc, #24]	; (800ced8 <HD44780_Display+0x28>)
 800cec0:	701a      	strb	r2, [r3, #0]
  SendCommand(LCD_DISPLAYCONTROL | dpControl);
 800cec2:	4b05      	ldr	r3, [pc, #20]	; (800ced8 <HD44780_Display+0x28>)
 800cec4:	781b      	ldrb	r3, [r3, #0]
 800cec6:	f043 0308 	orr.w	r3, r3, #8
 800ceca:	b2db      	uxtb	r3, r3
 800cecc:	4618      	mov	r0, r3
 800cece:	f000 f850 	bl	800cf72 <SendCommand>
}
 800ced2:	bf00      	nop
 800ced4:	bd80      	pop	{r7, pc}
 800ced6:	bf00      	nop
 800ced8:	200003c1 	.word	0x200003c1

0800cedc <HD44780_CreateSpecialChar>:
  dpMode &= ~LCD_ENTRYSHIFTINCREMENT;
  SendCommand(LCD_ENTRYMODESET | dpMode);
}

void HD44780_CreateSpecialChar(uint8_t location, uint8_t charmap[])
{
 800cedc:	b580      	push	{r7, lr}
 800cede:	b084      	sub	sp, #16
 800cee0:	af00      	add	r7, sp, #0
 800cee2:	4603      	mov	r3, r0
 800cee4:	6039      	str	r1, [r7, #0]
 800cee6:	71fb      	strb	r3, [r7, #7]
  location &= 0x7;
 800cee8:	79fb      	ldrb	r3, [r7, #7]
 800ceea:	f003 0307 	and.w	r3, r3, #7
 800ceee:	71fb      	strb	r3, [r7, #7]
  SendCommand(LCD_SETCGRAMADDR | (location << 3));
 800cef0:	79fb      	ldrb	r3, [r7, #7]
 800cef2:	00db      	lsls	r3, r3, #3
 800cef4:	b25b      	sxtb	r3, r3
 800cef6:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800cefa:	b25b      	sxtb	r3, r3
 800cefc:	b2db      	uxtb	r3, r3
 800cefe:	4618      	mov	r0, r3
 800cf00:	f000 f837 	bl	800cf72 <SendCommand>
  for (int i=0; i<8; i++)
 800cf04:	2300      	movs	r3, #0
 800cf06:	60fb      	str	r3, [r7, #12]
 800cf08:	e009      	b.n	800cf1e <HD44780_CreateSpecialChar+0x42>
  {
    SendChar(charmap[i]);
 800cf0a:	68fb      	ldr	r3, [r7, #12]
 800cf0c:	683a      	ldr	r2, [r7, #0]
 800cf0e:	4413      	add	r3, r2
 800cf10:	781b      	ldrb	r3, [r3, #0]
 800cf12:	4618      	mov	r0, r3
 800cf14:	f000 f83b 	bl	800cf8e <SendChar>
  for (int i=0; i<8; i++)
 800cf18:	68fb      	ldr	r3, [r7, #12]
 800cf1a:	3301      	adds	r3, #1
 800cf1c:	60fb      	str	r3, [r7, #12]
 800cf1e:	68fb      	ldr	r3, [r7, #12]
 800cf20:	2b07      	cmp	r3, #7
 800cf22:	ddf2      	ble.n	800cf0a <HD44780_CreateSpecialChar+0x2e>
  }
}
 800cf24:	bf00      	nop
 800cf26:	bf00      	nop
 800cf28:	3710      	adds	r7, #16
 800cf2a:	46bd      	mov	sp, r7
 800cf2c:	bd80      	pop	{r7, pc}

0800cf2e <HD44780_PrintSpecialChar>:

void HD44780_PrintSpecialChar(uint8_t index)
{
 800cf2e:	b580      	push	{r7, lr}
 800cf30:	b082      	sub	sp, #8
 800cf32:	af00      	add	r7, sp, #0
 800cf34:	4603      	mov	r3, r0
 800cf36:	71fb      	strb	r3, [r7, #7]
  SendChar(index);
 800cf38:	79fb      	ldrb	r3, [r7, #7]
 800cf3a:	4618      	mov	r0, r3
 800cf3c:	f000 f827 	bl	800cf8e <SendChar>
}
 800cf40:	bf00      	nop
 800cf42:	3708      	adds	r7, #8
 800cf44:	46bd      	mov	sp, r7
 800cf46:	bd80      	pop	{r7, pc}

0800cf48 <HD44780_PrintStr>:
{
  HD44780_CreateSpecialChar(char_num, rows);
}

void HD44780_PrintStr(const char c[])
{
 800cf48:	b580      	push	{r7, lr}
 800cf4a:	b082      	sub	sp, #8
 800cf4c:	af00      	add	r7, sp, #0
 800cf4e:	6078      	str	r0, [r7, #4]
  while(*c) SendChar(*c++);
 800cf50:	e006      	b.n	800cf60 <HD44780_PrintStr+0x18>
 800cf52:	687b      	ldr	r3, [r7, #4]
 800cf54:	1c5a      	adds	r2, r3, #1
 800cf56:	607a      	str	r2, [r7, #4]
 800cf58:	781b      	ldrb	r3, [r3, #0]
 800cf5a:	4618      	mov	r0, r3
 800cf5c:	f000 f817 	bl	800cf8e <SendChar>
 800cf60:	687b      	ldr	r3, [r7, #4]
 800cf62:	781b      	ldrb	r3, [r3, #0]
 800cf64:	2b00      	cmp	r3, #0
 800cf66:	d1f4      	bne.n	800cf52 <HD44780_PrintStr+0xa>
}
 800cf68:	bf00      	nop
 800cf6a:	bf00      	nop
 800cf6c:	3708      	adds	r7, #8
 800cf6e:	46bd      	mov	sp, r7
 800cf70:	bd80      	pop	{r7, pc}

0800cf72 <SendCommand>:
  dpBacklight=LCD_BACKLIGHT;
  ExpanderWrite(0);
}

static void SendCommand(uint8_t cmd)
{
 800cf72:	b580      	push	{r7, lr}
 800cf74:	b082      	sub	sp, #8
 800cf76:	af00      	add	r7, sp, #0
 800cf78:	4603      	mov	r3, r0
 800cf7a:	71fb      	strb	r3, [r7, #7]
  Send(cmd, 0);
 800cf7c:	79fb      	ldrb	r3, [r7, #7]
 800cf7e:	2100      	movs	r1, #0
 800cf80:	4618      	mov	r0, r3
 800cf82:	f000 f812 	bl	800cfaa <Send>
}
 800cf86:	bf00      	nop
 800cf88:	3708      	adds	r7, #8
 800cf8a:	46bd      	mov	sp, r7
 800cf8c:	bd80      	pop	{r7, pc}

0800cf8e <SendChar>:

static void SendChar(uint8_t ch)
{
 800cf8e:	b580      	push	{r7, lr}
 800cf90:	b082      	sub	sp, #8
 800cf92:	af00      	add	r7, sp, #0
 800cf94:	4603      	mov	r3, r0
 800cf96:	71fb      	strb	r3, [r7, #7]
  Send(ch, RS);
 800cf98:	79fb      	ldrb	r3, [r7, #7]
 800cf9a:	2101      	movs	r1, #1
 800cf9c:	4618      	mov	r0, r3
 800cf9e:	f000 f804 	bl	800cfaa <Send>
}
 800cfa2:	bf00      	nop
 800cfa4:	3708      	adds	r7, #8
 800cfa6:	46bd      	mov	sp, r7
 800cfa8:	bd80      	pop	{r7, pc}

0800cfaa <Send>:

static void Send(uint8_t value, uint8_t mode)
{
 800cfaa:	b580      	push	{r7, lr}
 800cfac:	b084      	sub	sp, #16
 800cfae:	af00      	add	r7, sp, #0
 800cfb0:	4603      	mov	r3, r0
 800cfb2:	460a      	mov	r2, r1
 800cfb4:	71fb      	strb	r3, [r7, #7]
 800cfb6:	4613      	mov	r3, r2
 800cfb8:	71bb      	strb	r3, [r7, #6]

  uint8_t highnib = value & 0xF0;
 800cfba:	79fb      	ldrb	r3, [r7, #7]
 800cfbc:	f023 030f 	bic.w	r3, r3, #15
 800cfc0:	73fb      	strb	r3, [r7, #15]
  uint8_t lownib = (value<<4) & 0xF0;
 800cfc2:	79fb      	ldrb	r3, [r7, #7]
 800cfc4:	011b      	lsls	r3, r3, #4
 800cfc6:	73bb      	strb	r3, [r7, #14]
  Write4Bits((highnib)|mode);
 800cfc8:	7bfa      	ldrb	r2, [r7, #15]
 800cfca:	79bb      	ldrb	r3, [r7, #6]
 800cfcc:	4313      	orrs	r3, r2
 800cfce:	b2db      	uxtb	r3, r3
 800cfd0:	4618      	mov	r0, r3
 800cfd2:	f000 f80b 	bl	800cfec <Write4Bits>
  Write4Bits((lownib)|mode);
 800cfd6:	7bba      	ldrb	r2, [r7, #14]
 800cfd8:	79bb      	ldrb	r3, [r7, #6]
 800cfda:	4313      	orrs	r3, r2
 800cfdc:	b2db      	uxtb	r3, r3
 800cfde:	4618      	mov	r0, r3
 800cfe0:	f000 f804 	bl	800cfec <Write4Bits>
}
 800cfe4:	bf00      	nop
 800cfe6:	3710      	adds	r7, #16
 800cfe8:	46bd      	mov	sp, r7
 800cfea:	bd80      	pop	{r7, pc}

0800cfec <Write4Bits>:

static void Write4Bits(uint8_t value)
{
 800cfec:	b580      	push	{r7, lr}
 800cfee:	b082      	sub	sp, #8
 800cff0:	af00      	add	r7, sp, #0
 800cff2:	4603      	mov	r3, r0
 800cff4:	71fb      	strb	r3, [r7, #7]
  ExpanderWrite(value);
 800cff6:	79fb      	ldrb	r3, [r7, #7]
 800cff8:	4618      	mov	r0, r3
 800cffa:	f000 f809 	bl	800d010 <ExpanderWrite>
  PulseEnable(value);
 800cffe:	79fb      	ldrb	r3, [r7, #7]
 800d000:	4618      	mov	r0, r3
 800d002:	f000 f821 	bl	800d048 <PulseEnable>
}
 800d006:	bf00      	nop
 800d008:	3708      	adds	r7, #8
 800d00a:	46bd      	mov	sp, r7
 800d00c:	bd80      	pop	{r7, pc}
	...

0800d010 <ExpanderWrite>:

static void ExpanderWrite(uint8_t _data)
{
 800d010:	b580      	push	{r7, lr}
 800d012:	b086      	sub	sp, #24
 800d014:	af02      	add	r7, sp, #8
 800d016:	4603      	mov	r3, r0
 800d018:	71fb      	strb	r3, [r7, #7]
  uint8_t data = _data | dpBacklight;
 800d01a:	4b09      	ldr	r3, [pc, #36]	; (800d040 <ExpanderWrite+0x30>)
 800d01c:	781a      	ldrb	r2, [r3, #0]
 800d01e:	79fb      	ldrb	r3, [r7, #7]
 800d020:	4313      	orrs	r3, r2
 800d022:	b2db      	uxtb	r3, r3
 800d024:	73fb      	strb	r3, [r7, #15]

  HAL_I2C_Master_Transmit(&hi2c1, DEVICE_ADDR, (uint8_t*)&data, 1, 10);
 800d026:	f107 020f 	add.w	r2, r7, #15
 800d02a:	230a      	movs	r3, #10
 800d02c:	9300      	str	r3, [sp, #0]
 800d02e:	2301      	movs	r3, #1
 800d030:	214e      	movs	r1, #78	; 0x4e
 800d032:	4804      	ldr	r0, [pc, #16]	; (800d044 <ExpanderWrite+0x34>)
 800d034:	f002 fa9e 	bl	800f574 <HAL_I2C_Master_Transmit>

}
 800d038:	bf00      	nop
 800d03a:	3710      	adds	r7, #16
 800d03c:	46bd      	mov	sp, r7
 800d03e:	bd80      	pop	{r7, pc}
 800d040:	200003c4 	.word	0x200003c4
 800d044:	2000059c 	.word	0x2000059c

0800d048 <PulseEnable>:

static void PulseEnable(uint8_t _data)
{
 800d048:	b580      	push	{r7, lr}
 800d04a:	b082      	sub	sp, #8
 800d04c:	af00      	add	r7, sp, #0
 800d04e:	4603      	mov	r3, r0
 800d050:	71fb      	strb	r3, [r7, #7]
  ExpanderWrite(_data | ENABLE);
 800d052:	79fb      	ldrb	r3, [r7, #7]
 800d054:	f043 0304 	orr.w	r3, r3, #4
 800d058:	b2db      	uxtb	r3, r3
 800d05a:	4618      	mov	r0, r3
 800d05c:	f7ff ffd8 	bl	800d010 <ExpanderWrite>
  DelayUS(20);
 800d060:	2014      	movs	r0, #20
 800d062:	f000 f837 	bl	800d0d4 <DelayUS>

  ExpanderWrite(_data & ~ENABLE);
 800d066:	79fb      	ldrb	r3, [r7, #7]
 800d068:	f023 0304 	bic.w	r3, r3, #4
 800d06c:	b2db      	uxtb	r3, r3
 800d06e:	4618      	mov	r0, r3
 800d070:	f7ff ffce 	bl	800d010 <ExpanderWrite>
  DelayUS(20);
 800d074:	2014      	movs	r0, #20
 800d076:	f000 f82d 	bl	800d0d4 <DelayUS>
}
 800d07a:	bf00      	nop
 800d07c:	3708      	adds	r7, #8
 800d07e:	46bd      	mov	sp, r7
 800d080:	bd80      	pop	{r7, pc}
	...

0800d084 <DelayInit>:

static void DelayInit(void)
{
 800d084:	b480      	push	{r7}
 800d086:	af00      	add	r7, sp, #0
  CoreDebug->DEMCR &= ~CoreDebug_DEMCR_TRCENA_Msk;
 800d088:	4b10      	ldr	r3, [pc, #64]	; (800d0cc <DelayInit+0x48>)
 800d08a:	68db      	ldr	r3, [r3, #12]
 800d08c:	4a0f      	ldr	r2, [pc, #60]	; (800d0cc <DelayInit+0x48>)
 800d08e:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 800d092:	60d3      	str	r3, [r2, #12]
  CoreDebug->DEMCR |=  CoreDebug_DEMCR_TRCENA_Msk;
 800d094:	4b0d      	ldr	r3, [pc, #52]	; (800d0cc <DelayInit+0x48>)
 800d096:	68db      	ldr	r3, [r3, #12]
 800d098:	4a0c      	ldr	r2, [pc, #48]	; (800d0cc <DelayInit+0x48>)
 800d09a:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 800d09e:	60d3      	str	r3, [r2, #12]

  DWT->CTRL &= ~DWT_CTRL_CYCCNTENA_Msk; //~0x00000001;
 800d0a0:	4b0b      	ldr	r3, [pc, #44]	; (800d0d0 <DelayInit+0x4c>)
 800d0a2:	681b      	ldr	r3, [r3, #0]
 800d0a4:	4a0a      	ldr	r2, [pc, #40]	; (800d0d0 <DelayInit+0x4c>)
 800d0a6:	f023 0301 	bic.w	r3, r3, #1
 800d0aa:	6013      	str	r3, [r2, #0]
  DWT->CTRL |=  DWT_CTRL_CYCCNTENA_Msk; //0x00000001;
 800d0ac:	4b08      	ldr	r3, [pc, #32]	; (800d0d0 <DelayInit+0x4c>)
 800d0ae:	681b      	ldr	r3, [r3, #0]
 800d0b0:	4a07      	ldr	r2, [pc, #28]	; (800d0d0 <DelayInit+0x4c>)
 800d0b2:	f043 0301 	orr.w	r3, r3, #1
 800d0b6:	6013      	str	r3, [r2, #0]

  DWT->CYCCNT = 0;
 800d0b8:	4b05      	ldr	r3, [pc, #20]	; (800d0d0 <DelayInit+0x4c>)
 800d0ba:	2200      	movs	r2, #0
 800d0bc:	605a      	str	r2, [r3, #4]

  /* 3 NO OPERATION instructions */
  __ASM volatile ("NOP");
 800d0be:	bf00      	nop
  __ASM volatile ("NOP");
 800d0c0:	bf00      	nop
  __ASM volatile ("NOP");
 800d0c2:	bf00      	nop
}
 800d0c4:	bf00      	nop
 800d0c6:	46bd      	mov	sp, r7
 800d0c8:	bc80      	pop	{r7}
 800d0ca:	4770      	bx	lr
 800d0cc:	e000edf0 	.word	0xe000edf0
 800d0d0:	e0001000 	.word	0xe0001000

0800d0d4 <DelayUS>:

static void DelayUS(uint32_t us) {
 800d0d4:	b480      	push	{r7}
 800d0d6:	b087      	sub	sp, #28
 800d0d8:	af00      	add	r7, sp, #0
 800d0da:	6078      	str	r0, [r7, #4]
  uint32_t cycles = (SystemCoreClock/1000000L)*us;
 800d0dc:	4b0d      	ldr	r3, [pc, #52]	; (800d114 <DelayUS+0x40>)
 800d0de:	681b      	ldr	r3, [r3, #0]
 800d0e0:	4a0d      	ldr	r2, [pc, #52]	; (800d118 <DelayUS+0x44>)
 800d0e2:	fba2 2303 	umull	r2, r3, r2, r3
 800d0e6:	0c9a      	lsrs	r2, r3, #18
 800d0e8:	687b      	ldr	r3, [r7, #4]
 800d0ea:	fb02 f303 	mul.w	r3, r2, r3
 800d0ee:	617b      	str	r3, [r7, #20]
  uint32_t start = DWT->CYCCNT;
 800d0f0:	4b0a      	ldr	r3, [pc, #40]	; (800d11c <DelayUS+0x48>)
 800d0f2:	685b      	ldr	r3, [r3, #4]
 800d0f4:	613b      	str	r3, [r7, #16]
  volatile uint32_t cnt;

  do
  {
    cnt = DWT->CYCCNT - start;
 800d0f6:	4b09      	ldr	r3, [pc, #36]	; (800d11c <DelayUS+0x48>)
 800d0f8:	685a      	ldr	r2, [r3, #4]
 800d0fa:	693b      	ldr	r3, [r7, #16]
 800d0fc:	1ad3      	subs	r3, r2, r3
 800d0fe:	60fb      	str	r3, [r7, #12]
  } while(cnt < cycles);
 800d100:	68fb      	ldr	r3, [r7, #12]
 800d102:	697a      	ldr	r2, [r7, #20]
 800d104:	429a      	cmp	r2, r3
 800d106:	d8f6      	bhi.n	800d0f6 <DelayUS+0x22>
}
 800d108:	bf00      	nop
 800d10a:	bf00      	nop
 800d10c:	371c      	adds	r7, #28
 800d10e:	46bd      	mov	sp, r7
 800d110:	bc80      	pop	{r7}
 800d112:	4770      	bx	lr
 800d114:	20000078 	.word	0x20000078
 800d118:	431bde83 	.word	0x431bde83
 800d11c:	e0001000 	.word	0xe0001000

0800d120 <HAL_UART_RxCpltCallback>:
osThreadId postenabledHandle;
osThreadId checkHandle;
osSemaphoreId semaphore_to_do_postHandle;
/* USER CODE BEGIN PV */
void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 800d120:	b580      	push	{r7, lr}
 800d122:	b084      	sub	sp, #16
 800d124:	af00      	add	r7, sp, #0
 800d126:	6078      	str	r0, [r7, #4]

BaseType_t xHigherPriorityTaskWoken;

  if (huart->Instance == USART1)
 800d128:	687b      	ldr	r3, [r7, #4]
 800d12a:	681b      	ldr	r3, [r3, #0]
 800d12c:	4a1d      	ldr	r2, [pc, #116]	; (800d1a4 <HAL_UART_RxCpltCallback+0x84>)
 800d12e:	4293      	cmp	r3, r2
 800d130:	d134      	bne.n	800d19c <HAL_UART_RxCpltCallback+0x7c>
  {
	xHigherPriorityTaskWoken = pdFALSE;
 800d132:	2300      	movs	r3, #0
 800d134:	60fb      	str	r3, [r7, #12]
	if(c == '<'){
 800d136:	4b1c      	ldr	r3, [pc, #112]	; (800d1a8 <HAL_UART_RxCpltCallback+0x88>)
 800d138:	781b      	ldrb	r3, [r3, #0]
 800d13a:	2b3c      	cmp	r3, #60	; 0x3c
 800d13c:	d102      	bne.n	800d144 <HAL_UART_RxCpltCallback+0x24>
		store_input_flag = 1;
 800d13e:	4b1b      	ldr	r3, [pc, #108]	; (800d1ac <HAL_UART_RxCpltCallback+0x8c>)
 800d140:	2201      	movs	r2, #1
 800d142:	701a      	strb	r2, [r3, #0]
	}

	if(store_input_flag){
 800d144:	4b19      	ldr	r3, [pc, #100]	; (800d1ac <HAL_UART_RxCpltCallback+0x8c>)
 800d146:	781b      	ldrb	r3, [r3, #0]
 800d148:	2b00      	cmp	r3, #0
 800d14a:	d008      	beq.n	800d15e <HAL_UART_RxCpltCallback+0x3e>
		BUFFER[i++] = c;
 800d14c:	4b18      	ldr	r3, [pc, #96]	; (800d1b0 <HAL_UART_RxCpltCallback+0x90>)
 800d14e:	681b      	ldr	r3, [r3, #0]
 800d150:	1c5a      	adds	r2, r3, #1
 800d152:	4917      	ldr	r1, [pc, #92]	; (800d1b0 <HAL_UART_RxCpltCallback+0x90>)
 800d154:	600a      	str	r2, [r1, #0]
 800d156:	4a14      	ldr	r2, [pc, #80]	; (800d1a8 <HAL_UART_RxCpltCallback+0x88>)
 800d158:	7811      	ldrb	r1, [r2, #0]
 800d15a:	4a16      	ldr	r2, [pc, #88]	; (800d1b4 <HAL_UART_RxCpltCallback+0x94>)
 800d15c:	54d1      	strb	r1, [r2, r3]
	}
	if(c == '!'){
 800d15e:	4b12      	ldr	r3, [pc, #72]	; (800d1a8 <HAL_UART_RxCpltCallback+0x88>)
 800d160:	781b      	ldrb	r3, [r3, #0]
 800d162:	2b21      	cmp	r3, #33	; 0x21
 800d164:	d115      	bne.n	800d192 <HAL_UART_RxCpltCallback+0x72>
		store_input_flag = 0;
 800d166:	4b11      	ldr	r3, [pc, #68]	; (800d1ac <HAL_UART_RxCpltCallback+0x8c>)
 800d168:	2200      	movs	r2, #0
 800d16a:	701a      	strb	r2, [r3, #0]


		xSemaphoreGiveFromISR(semaphore_to_enable_status_process, &xHigherPriorityTaskWoken );
 800d16c:	4b12      	ldr	r3, [pc, #72]	; (800d1b8 <HAL_UART_RxCpltCallback+0x98>)
 800d16e:	681b      	ldr	r3, [r3, #0]
 800d170:	f107 020c 	add.w	r2, r7, #12
 800d174:	4611      	mov	r1, r2
 800d176:	4618      	mov	r0, r3
 800d178:	f005 f8b6 	bl	80122e8 <xQueueGiveFromISR>

		portYIELD_FROM_ISR( xHigherPriorityTaskWoken );
 800d17c:	68fb      	ldr	r3, [r7, #12]
 800d17e:	2b00      	cmp	r3, #0
 800d180:	d007      	beq.n	800d192 <HAL_UART_RxCpltCallback+0x72>
 800d182:	4b0e      	ldr	r3, [pc, #56]	; (800d1bc <HAL_UART_RxCpltCallback+0x9c>)
 800d184:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800d188:	601a      	str	r2, [r3, #0]
 800d18a:	f3bf 8f4f 	dsb	sy
 800d18e:	f3bf 8f6f 	isb	sy
		//HAL_UART_Transmit(&huart1, BUFFER, strlen((char *)BUFFER), 50);
	}
	  HAL_UART_Receive_IT(&huart1, &c, 1);
 800d192:	2201      	movs	r2, #1
 800d194:	4904      	ldr	r1, [pc, #16]	; (800d1a8 <HAL_UART_RxCpltCallback+0x88>)
 800d196:	480a      	ldr	r0, [pc, #40]	; (800d1c0 <HAL_UART_RxCpltCallback+0xa0>)
 800d198:	f003 fd9b 	bl	8010cd2 <HAL_UART_Receive_IT>
  }
}
 800d19c:	bf00      	nop
 800d19e:	3710      	adds	r7, #16
 800d1a0:	46bd      	mov	sp, r7
 800d1a2:	bd80      	pop	{r7, pc}
 800d1a4:	40013800 	.word	0x40013800
 800d1a8:	200003c6 	.word	0x200003c6
 800d1ac:	200003c5 	.word	0x200003c5
 800d1b0:	2000047c 	.word	0x2000047c
 800d1b4:	20000440 	.word	0x20000440
 800d1b8:	20000580 	.word	0x20000580
 800d1bc:	e000ed04 	.word	0xe000ed04
 800d1c0:	20000648 	.word	0x20000648

0800d1c4 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 800d1c4:	b5b0      	push	{r4, r5, r7, lr}
 800d1c6:	b09e      	sub	sp, #120	; 0x78
 800d1c8:	af00      	add	r7, sp, #0
  __ASM volatile ("cpsid i" : : : "memory");
 800d1ca:	b672      	cpsid	i
}
 800d1cc:	bf00      	nop
  /* USER CODE BEGIN 1 */
	__disable_irq();
	SCB->VTOR = 0x800C000;
 800d1ce:	4b63      	ldr	r3, [pc, #396]	; (800d35c <main+0x198>)
 800d1d0:	4a63      	ldr	r2, [pc, #396]	; (800d360 <main+0x19c>)
 800d1d2:	609a      	str	r2, [r3, #8]
  __ASM volatile ("cpsie i" : : : "memory");
 800d1d4:	b662      	cpsie	i
}
 800d1d6:	bf00      	nop
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 800d1d8:	f001 fc6e 	bl	800eab8 <HAL_Init>

  /* USER CODE BEGIN Init */
  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 800d1dc:	f000 f8f0 	bl	800d3c0 <SystemClock_Config>

  /* USER CODE BEGIN SysInit */
  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 800d1e0:	f000 f9ec 	bl	800d5bc <MX_GPIO_Init>
  MX_I2C1_Init();
 800d1e4:	f000 f932 	bl	800d44c <MX_I2C1_Init>
  MX_SPI1_Init();
 800d1e8:	f000 f95e 	bl	800d4a8 <MX_SPI1_Init>
  MX_USART1_UART_Init();
 800d1ec:	f000 f992 	bl	800d514 <MX_USART1_UART_Init>
  MX_USART2_UART_Init();
 800d1f0:	f000 f9ba 	bl	800d568 <MX_USART2_UART_Init>
  /* USER CODE BEGIN 2 */
  MFRC522_Init();
 800d1f4:	f000 ff87 	bl	800e106 <MFRC522_Init>
  HD44780_Init(2);
 800d1f8:	2002      	movs	r0, #2
 800d1fa:	f7ff fd99 	bl	800cd30 <HD44780_Init>


  HAL_UART_Receive_IT(&huart1, &c, 1);
 800d1fe:	2201      	movs	r2, #1
 800d200:	4958      	ldr	r1, [pc, #352]	; (800d364 <main+0x1a0>)
 800d202:	4859      	ldr	r0, [pc, #356]	; (800d368 <main+0x1a4>)
 800d204:	f003 fd65 	bl	8010cd2 <HAL_UART_Receive_IT>

  version = *(__IO uint32_t *)versionAdress; // for version check
 800d208:	4b58      	ldr	r3, [pc, #352]	; (800d36c <main+0x1a8>)
 800d20a:	681b      	ldr	r3, [r3, #0]
 800d20c:	4a58      	ldr	r2, [pc, #352]	; (800d370 <main+0x1ac>)
 800d20e:	6013      	str	r3, [r2, #0]
  terminalID = *(uint64_t *)currentTerminalADRR;
 800d210:	4b58      	ldr	r3, [pc, #352]	; (800d374 <main+0x1b0>)
 800d212:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d216:	4958      	ldr	r1, [pc, #352]	; (800d378 <main+0x1b4>)
 800d218:	e9c1 2300 	strd	r2, r3, [r1]
  terminalStr = convertNumberToCharArray(terminalID);
 800d21c:	4b56      	ldr	r3, [pc, #344]	; (800d378 <main+0x1b4>)
 800d21e:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d222:	4610      	mov	r0, r2
 800d224:	4619      	mov	r1, r3
 800d226:	f7ff f91f 	bl	800c468 <convertNumberToCharArray>
 800d22a:	4603      	mov	r3, r0
 800d22c:	4a53      	ldr	r2, [pc, #332]	; (800d37c <main+0x1b8>)
 800d22e:	6013      	str	r3, [r2, #0]
//
 sprintf((char*) MQTT_CHECK_DATA, "{\"operationType\":\"check\",\"content\":{\"terminalID\":\"%s\",\"firmwareVersion\":%ld}}",terminalStr, version);
 800d230:	4b52      	ldr	r3, [pc, #328]	; (800d37c <main+0x1b8>)
 800d232:	681a      	ldr	r2, [r3, #0]
 800d234:	4b4e      	ldr	r3, [pc, #312]	; (800d370 <main+0x1ac>)
 800d236:	681b      	ldr	r3, [r3, #0]
 800d238:	4951      	ldr	r1, [pc, #324]	; (800d380 <main+0x1bc>)
 800d23a:	4852      	ldr	r0, [pc, #328]	; (800d384 <main+0x1c0>)
 800d23c:	f007 f98a 	bl	8014554 <siprintf>
 LENGTH_OF_CHECK_DATA = strlen((char*)MQTT_CHECK_DATA);
 800d240:	4850      	ldr	r0, [pc, #320]	; (800d384 <main+0x1c0>)
 800d242:	f7fe ff85 	bl	800c150 <strlen>
 800d246:	4603      	mov	r3, r0
 800d248:	461a      	mov	r2, r3
 800d24a:	4b4f      	ldr	r3, [pc, #316]	; (800d388 <main+0x1c4>)
 800d24c:	601a      	str	r2, [r3, #0]
  /* USER CODE BEGIN RTOS_MUTEX */
  /* USER CODE END RTOS_MUTEX */

  /* Create the semaphores(s) */
  /* definition and creation of semaphore_to_do_post */
  osSemaphoreDef(semaphore_to_do_post);
 800d24e:	2300      	movs	r3, #0
 800d250:	673b      	str	r3, [r7, #112]	; 0x70
 800d252:	2300      	movs	r3, #0
 800d254:	677b      	str	r3, [r7, #116]	; 0x74
  semaphore_to_do_postHandle = osSemaphoreCreate(osSemaphore(semaphore_to_do_post), 1);
 800d256:	f107 0370 	add.w	r3, r7, #112	; 0x70
 800d25a:	2101      	movs	r1, #1
 800d25c:	4618      	mov	r0, r3
 800d25e:	f004 fb5b 	bl	8011918 <osSemaphoreCreate>
 800d262:	4603      	mov	r3, r0
 800d264:	4a49      	ldr	r2, [pc, #292]	; (800d38c <main+0x1c8>)
 800d266:	6013      	str	r3, [r2, #0]

  /* USER CODE BEGIN RTOS_SEMAPHORES */
  semaphore_to_enable_status_process =  xSemaphoreCreateBinary();
 800d268:	2203      	movs	r2, #3
 800d26a:	2100      	movs	r1, #0
 800d26c:	2001      	movs	r0, #1
 800d26e:	f004 fee0 	bl	8012032 <xQueueGenericCreate>
 800d272:	4603      	mov	r3, r0
 800d274:	4a46      	ldr	r2, [pc, #280]	; (800d390 <main+0x1cc>)
 800d276:	6013      	str	r3, [r2, #0]
  semaphore_to_do_post = xSemaphoreCreateBinary();
 800d278:	2203      	movs	r2, #3
 800d27a:	2100      	movs	r1, #0
 800d27c:	2001      	movs	r0, #1
 800d27e:	f004 fed8 	bl	8012032 <xQueueGenericCreate>
 800d282:	4603      	mov	r3, r0
 800d284:	4a43      	ldr	r2, [pc, #268]	; (800d394 <main+0x1d0>)
 800d286:	6013      	str	r3, [r2, #0]


  status_event = xEventGroupCreate();
 800d288:	f004 fb78 	bl	801197c <xEventGroupCreate>
 800d28c:	4603      	mov	r3, r0
 800d28e:	4a42      	ldr	r2, [pc, #264]	; (800d398 <main+0x1d4>)
 800d290:	6013      	str	r3, [r2, #0]
  /* USER CODE BEGIN RTOS_QUEUES */
  /* USER CODE END RTOS_QUEUES */

  /* Create the thread(s) */
  /* definition and creation of read_cards */
  osThreadDef(read_cards, read_card_task, osPriorityNormal, 0, 254);
 800d292:	4b42      	ldr	r3, [pc, #264]	; (800d39c <main+0x1d8>)
 800d294:	f107 0454 	add.w	r4, r7, #84	; 0x54
 800d298:	461d      	mov	r5, r3
 800d29a:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 800d29c:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 800d29e:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 800d2a2:	e884 0007 	stmia.w	r4, {r0, r1, r2}
  read_cardsHandle = osThreadCreate(osThread(read_cards), NULL);
 800d2a6:	f107 0354 	add.w	r3, r7, #84	; 0x54
 800d2aa:	2100      	movs	r1, #0
 800d2ac:	4618      	mov	r0, r3
 800d2ae:	f004 fad3 	bl	8011858 <osThreadCreate>
 800d2b2:	4603      	mov	r3, r0
 800d2b4:	4a3a      	ldr	r2, [pc, #232]	; (800d3a0 <main+0x1dc>)
 800d2b6:	6013      	str	r3, [r2, #0]

  /* definition and creation of process_status */
  osThreadDef(process_status, process_status_task, osPriorityAboveNormal, 0, 200);
 800d2b8:	4b3a      	ldr	r3, [pc, #232]	; (800d3a4 <main+0x1e0>)
 800d2ba:	f107 0438 	add.w	r4, r7, #56	; 0x38
 800d2be:	461d      	mov	r5, r3
 800d2c0:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 800d2c2:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 800d2c4:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 800d2c8:	e884 0007 	stmia.w	r4, {r0, r1, r2}
  process_statusHandle = osThreadCreate(osThread(process_status), NULL);
 800d2cc:	f107 0338 	add.w	r3, r7, #56	; 0x38
 800d2d0:	2100      	movs	r1, #0
 800d2d2:	4618      	mov	r0, r3
 800d2d4:	f004 fac0 	bl	8011858 <osThreadCreate>
 800d2d8:	4603      	mov	r3, r0
 800d2da:	4a33      	ldr	r2, [pc, #204]	; (800d3a8 <main+0x1e4>)
 800d2dc:	6013      	str	r3, [r2, #0]

  /* definition and creation of postenabled */
  osThreadDef(postenabled, send_card_data_MQTT, osPriorityAboveNormal, 0, 128);
 800d2de:	4b33      	ldr	r3, [pc, #204]	; (800d3ac <main+0x1e8>)
 800d2e0:	f107 041c 	add.w	r4, r7, #28
 800d2e4:	461d      	mov	r5, r3
 800d2e6:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 800d2e8:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 800d2ea:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 800d2ee:	e884 0007 	stmia.w	r4, {r0, r1, r2}
  postenabledHandle = osThreadCreate(osThread(postenabled), NULL);
 800d2f2:	f107 031c 	add.w	r3, r7, #28
 800d2f6:	2100      	movs	r1, #0
 800d2f8:	4618      	mov	r0, r3
 800d2fa:	f004 faad 	bl	8011858 <osThreadCreate>
 800d2fe:	4603      	mov	r3, r0
 800d300:	4a2b      	ldr	r2, [pc, #172]	; (800d3b0 <main+0x1ec>)
 800d302:	6013      	str	r3, [r2, #0]

  /* definition and creation of check */
  osThreadDef(check, check_MQTT, osPriorityNormal, 0, 254);
 800d304:	4b2b      	ldr	r3, [pc, #172]	; (800d3b4 <main+0x1f0>)
 800d306:	463c      	mov	r4, r7
 800d308:	461d      	mov	r5, r3
 800d30a:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 800d30c:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 800d30e:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 800d312:	e884 0007 	stmia.w	r4, {r0, r1, r2}
  checkHandle = osThreadCreate(osThread(check), NULL);
 800d316:	463b      	mov	r3, r7
 800d318:	2100      	movs	r1, #0
 800d31a:	4618      	mov	r0, r3
 800d31c:	f004 fa9c 	bl	8011858 <osThreadCreate>
 800d320:	4603      	mov	r3, r0
 800d322:	4a25      	ldr	r2, [pc, #148]	; (800d3b8 <main+0x1f4>)
 800d324:	6013      	str	r3, [r2, #0]

  /* USER CODE BEGIN RTOS_THREADS */
  printMiadetBarati(0, 2);
 800d326:	2102      	movs	r1, #2
 800d328:	2000      	movs	r0, #0
 800d32a:	f7ff fa93 	bl	800c854 <printMiadetBarati>

  xEventGroupSetBits(status_event, card_read_allowed);
 800d32e:	4b1a      	ldr	r3, [pc, #104]	; (800d398 <main+0x1d4>)
 800d330:	681b      	ldr	r3, [r3, #0]
 800d332:	2101      	movs	r1, #1
 800d334:	4618      	mov	r0, r3
 800d336:	f004 fc41 	bl	8011bbc <xEventGroupSetBits>
  event_bits = xEventGroupGetBits(status_event);
 800d33a:	4b17      	ldr	r3, [pc, #92]	; (800d398 <main+0x1d4>)
 800d33c:	681b      	ldr	r3, [r3, #0]
 800d33e:	2100      	movs	r1, #0
 800d340:	4618      	mov	r0, r3
 800d342:	f004 fc03 	bl	8011b4c <xEventGroupClearBits>
 800d346:	4603      	mov	r3, r0
 800d348:	4a1c      	ldr	r2, [pc, #112]	; (800d3bc <main+0x1f8>)
 800d34a:	6013      	str	r3, [r2, #0]

  /* USER CODE END RTOS_THREADS */

  /* Start scheduler */
  osKernelStart();
 800d34c:	f004 fa7d 	bl	801184a <osKernelStart>
 800d350:	2300      	movs	r3, #0
  /* USER CODE BEGIN WHILE */
    /* USER CODE END WHILE */

    /* USER CODE BEGIN 3 */
  /* USER CODE END 3 */
}
 800d352:	4618      	mov	r0, r3
 800d354:	3778      	adds	r7, #120	; 0x78
 800d356:	46bd      	mov	sp, r7
 800d358:	bdb0      	pop	{r4, r5, r7, pc}
 800d35a:	bf00      	nop
 800d35c:	e000ed00 	.word	0xe000ed00
 800d360:	0800c000 	.word	0x0800c000
 800d364:	200003c6 	.word	0x200003c6
 800d368:	20000648 	.word	0x20000648
 800d36c:	0800bff0 	.word	0x0800bff0
 800d370:	200003c8 	.word	0x200003c8
 800d374:	0800b000 	.word	0x0800b000
 800d378:	200003d0 	.word	0x200003d0
 800d37c:	200003d8 	.word	0x200003d8
 800d380:	08014e14 	.word	0x08014e14
 800d384:	200003dc 	.word	0x200003dc
 800d388:	20000478 	.word	0x20000478
 800d38c:	200006e8 	.word	0x200006e8
 800d390:	20000580 	.word	0x20000580
 800d394:	20000584 	.word	0x20000584
 800d398:	20000594 	.word	0x20000594
 800d39c:	08014e64 	.word	0x08014e64
 800d3a0:	200006d8 	.word	0x200006d8
 800d3a4:	08014e80 	.word	0x08014e80
 800d3a8:	200006dc 	.word	0x200006dc
 800d3ac:	08014e9c 	.word	0x08014e9c
 800d3b0:	200006e0 	.word	0x200006e0
 800d3b4:	08014eb8 	.word	0x08014eb8
 800d3b8:	200006e4 	.word	0x200006e4
 800d3bc:	20000598 	.word	0x20000598

0800d3c0 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 800d3c0:	b580      	push	{r7, lr}
 800d3c2:	b090      	sub	sp, #64	; 0x40
 800d3c4:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800d3c6:	f107 0318 	add.w	r3, r7, #24
 800d3ca:	2228      	movs	r2, #40	; 0x28
 800d3cc:	2100      	movs	r1, #0
 800d3ce:	4618      	mov	r0, r3
 800d3d0:	f006 ff62 	bl	8014298 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 800d3d4:	1d3b      	adds	r3, r7, #4
 800d3d6:	2200      	movs	r2, #0
 800d3d8:	601a      	str	r2, [r3, #0]
 800d3da:	605a      	str	r2, [r3, #4]
 800d3dc:	609a      	str	r2, [r3, #8]
 800d3de:	60da      	str	r2, [r3, #12]
 800d3e0:	611a      	str	r2, [r3, #16]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 800d3e2:	2301      	movs	r3, #1
 800d3e4:	61bb      	str	r3, [r7, #24]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 800d3e6:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 800d3ea:	61fb      	str	r3, [r7, #28]
  RCC_OscInitStruct.HSEPredivValue = RCC_HSE_PREDIV_DIV1;
 800d3ec:	2300      	movs	r3, #0
 800d3ee:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 800d3f0:	2301      	movs	r3, #1
 800d3f2:	62bb      	str	r3, [r7, #40]	; 0x28
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 800d3f4:	2302      	movs	r3, #2
 800d3f6:	637b      	str	r3, [r7, #52]	; 0x34
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 800d3f8:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 800d3fc:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL9;
 800d3fe:	f44f 13e0 	mov.w	r3, #1835008	; 0x1c0000
 800d402:	63fb      	str	r3, [r7, #60]	; 0x3c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 800d404:	f107 0318 	add.w	r3, r7, #24
 800d408:	4618      	mov	r0, r3
 800d40a:	f002 fca5 	bl	800fd58 <HAL_RCC_OscConfig>
 800d40e:	4603      	mov	r3, r0
 800d410:	2b00      	cmp	r3, #0
 800d412:	d001      	beq.n	800d418 <SystemClock_Config+0x58>
  {
    Error_Handler();
 800d414:	f000 fb40 	bl	800da98 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 800d418:	230f      	movs	r3, #15
 800d41a:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 800d41c:	2302      	movs	r3, #2
 800d41e:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 800d420:	2300      	movs	r3, #0
 800d422:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 800d424:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800d428:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 800d42a:	2300      	movs	r3, #0
 800d42c:	617b      	str	r3, [r7, #20]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 800d42e:	1d3b      	adds	r3, r7, #4
 800d430:	2102      	movs	r1, #2
 800d432:	4618      	mov	r0, r3
 800d434:	f002 ff12 	bl	801025c <HAL_RCC_ClockConfig>
 800d438:	4603      	mov	r3, r0
 800d43a:	2b00      	cmp	r3, #0
 800d43c:	d001      	beq.n	800d442 <SystemClock_Config+0x82>
  {
    Error_Handler();
 800d43e:	f000 fb2b 	bl	800da98 <Error_Handler>
  }
}
 800d442:	bf00      	nop
 800d444:	3740      	adds	r7, #64	; 0x40
 800d446:	46bd      	mov	sp, r7
 800d448:	bd80      	pop	{r7, pc}
	...

0800d44c <MX_I2C1_Init>:
  * @brief I2C1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C1_Init(void)
{
 800d44c:	b580      	push	{r7, lr}
 800d44e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN I2C1_Init 0 */
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */
  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 800d450:	4b12      	ldr	r3, [pc, #72]	; (800d49c <MX_I2C1_Init+0x50>)
 800d452:	4a13      	ldr	r2, [pc, #76]	; (800d4a0 <MX_I2C1_Init+0x54>)
 800d454:	601a      	str	r2, [r3, #0]
  hi2c1.Init.ClockSpeed = 100000;
 800d456:	4b11      	ldr	r3, [pc, #68]	; (800d49c <MX_I2C1_Init+0x50>)
 800d458:	4a12      	ldr	r2, [pc, #72]	; (800d4a4 <MX_I2C1_Init+0x58>)
 800d45a:	605a      	str	r2, [r3, #4]
  hi2c1.Init.DutyCycle = I2C_DUTYCYCLE_2;
 800d45c:	4b0f      	ldr	r3, [pc, #60]	; (800d49c <MX_I2C1_Init+0x50>)
 800d45e:	2200      	movs	r2, #0
 800d460:	609a      	str	r2, [r3, #8]
  hi2c1.Init.OwnAddress1 = 0;
 800d462:	4b0e      	ldr	r3, [pc, #56]	; (800d49c <MX_I2C1_Init+0x50>)
 800d464:	2200      	movs	r2, #0
 800d466:	60da      	str	r2, [r3, #12]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 800d468:	4b0c      	ldr	r3, [pc, #48]	; (800d49c <MX_I2C1_Init+0x50>)
 800d46a:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 800d46e:	611a      	str	r2, [r3, #16]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 800d470:	4b0a      	ldr	r3, [pc, #40]	; (800d49c <MX_I2C1_Init+0x50>)
 800d472:	2200      	movs	r2, #0
 800d474:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2 = 0;
 800d476:	4b09      	ldr	r3, [pc, #36]	; (800d49c <MX_I2C1_Init+0x50>)
 800d478:	2200      	movs	r2, #0
 800d47a:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 800d47c:	4b07      	ldr	r3, [pc, #28]	; (800d49c <MX_I2C1_Init+0x50>)
 800d47e:	2200      	movs	r2, #0
 800d480:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 800d482:	4b06      	ldr	r3, [pc, #24]	; (800d49c <MX_I2C1_Init+0x50>)
 800d484:	2200      	movs	r2, #0
 800d486:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 800d488:	4804      	ldr	r0, [pc, #16]	; (800d49c <MX_I2C1_Init+0x50>)
 800d48a:	f001 ff2f 	bl	800f2ec <HAL_I2C_Init>
 800d48e:	4603      	mov	r3, r0
 800d490:	2b00      	cmp	r3, #0
 800d492:	d001      	beq.n	800d498 <MX_I2C1_Init+0x4c>
  {
    Error_Handler();
 800d494:	f000 fb00 	bl	800da98 <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */
  /* USER CODE END I2C1_Init 2 */

}
 800d498:	bf00      	nop
 800d49a:	bd80      	pop	{r7, pc}
 800d49c:	2000059c 	.word	0x2000059c
 800d4a0:	40005400 	.word	0x40005400
 800d4a4:	000186a0 	.word	0x000186a0

0800d4a8 <MX_SPI1_Init>:
  * @brief SPI1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI1_Init(void)
{
 800d4a8:	b580      	push	{r7, lr}
 800d4aa:	af00      	add	r7, sp, #0
  /* USER CODE END SPI1_Init 0 */

  /* USER CODE BEGIN SPI1_Init 1 */
  /* USER CODE END SPI1_Init 1 */
  /* SPI1 parameter configuration*/
  hspi1.Instance = SPI1;
 800d4ac:	4b17      	ldr	r3, [pc, #92]	; (800d50c <MX_SPI1_Init+0x64>)
 800d4ae:	4a18      	ldr	r2, [pc, #96]	; (800d510 <MX_SPI1_Init+0x68>)
 800d4b0:	601a      	str	r2, [r3, #0]
  hspi1.Init.Mode = SPI_MODE_MASTER;
 800d4b2:	4b16      	ldr	r3, [pc, #88]	; (800d50c <MX_SPI1_Init+0x64>)
 800d4b4:	f44f 7282 	mov.w	r2, #260	; 0x104
 800d4b8:	605a      	str	r2, [r3, #4]
  hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 800d4ba:	4b14      	ldr	r3, [pc, #80]	; (800d50c <MX_SPI1_Init+0x64>)
 800d4bc:	2200      	movs	r2, #0
 800d4be:	609a      	str	r2, [r3, #8]
  hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 800d4c0:	4b12      	ldr	r3, [pc, #72]	; (800d50c <MX_SPI1_Init+0x64>)
 800d4c2:	2200      	movs	r2, #0
 800d4c4:	60da      	str	r2, [r3, #12]
  hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 800d4c6:	4b11      	ldr	r3, [pc, #68]	; (800d50c <MX_SPI1_Init+0x64>)
 800d4c8:	2200      	movs	r2, #0
 800d4ca:	611a      	str	r2, [r3, #16]
  hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 800d4cc:	4b0f      	ldr	r3, [pc, #60]	; (800d50c <MX_SPI1_Init+0x64>)
 800d4ce:	2200      	movs	r2, #0
 800d4d0:	615a      	str	r2, [r3, #20]
  hspi1.Init.NSS = SPI_NSS_SOFT;
 800d4d2:	4b0e      	ldr	r3, [pc, #56]	; (800d50c <MX_SPI1_Init+0x64>)
 800d4d4:	f44f 7200 	mov.w	r2, #512	; 0x200
 800d4d8:	619a      	str	r2, [r3, #24]
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_16;
 800d4da:	4b0c      	ldr	r3, [pc, #48]	; (800d50c <MX_SPI1_Init+0x64>)
 800d4dc:	2218      	movs	r2, #24
 800d4de:	61da      	str	r2, [r3, #28]
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 800d4e0:	4b0a      	ldr	r3, [pc, #40]	; (800d50c <MX_SPI1_Init+0x64>)
 800d4e2:	2200      	movs	r2, #0
 800d4e4:	621a      	str	r2, [r3, #32]
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 800d4e6:	4b09      	ldr	r3, [pc, #36]	; (800d50c <MX_SPI1_Init+0x64>)
 800d4e8:	2200      	movs	r2, #0
 800d4ea:	625a      	str	r2, [r3, #36]	; 0x24
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 800d4ec:	4b07      	ldr	r3, [pc, #28]	; (800d50c <MX_SPI1_Init+0x64>)
 800d4ee:	2200      	movs	r2, #0
 800d4f0:	629a      	str	r2, [r3, #40]	; 0x28
  hspi1.Init.CRCPolynomial = 10;
 800d4f2:	4b06      	ldr	r3, [pc, #24]	; (800d50c <MX_SPI1_Init+0x64>)
 800d4f4:	220a      	movs	r2, #10
 800d4f6:	62da      	str	r2, [r3, #44]	; 0x2c
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 800d4f8:	4804      	ldr	r0, [pc, #16]	; (800d50c <MX_SPI1_Init+0x64>)
 800d4fa:	f003 f83d 	bl	8010578 <HAL_SPI_Init>
 800d4fe:	4603      	mov	r3, r0
 800d500:	2b00      	cmp	r3, #0
 800d502:	d001      	beq.n	800d508 <MX_SPI1_Init+0x60>
  {
    Error_Handler();
 800d504:	f000 fac8 	bl	800da98 <Error_Handler>
  }
  /* USER CODE BEGIN SPI1_Init 2 */
  /* USER CODE END SPI1_Init 2 */

}
 800d508:	bf00      	nop
 800d50a:	bd80      	pop	{r7, pc}
 800d50c:	200005f0 	.word	0x200005f0
 800d510:	40013000 	.word	0x40013000

0800d514 <MX_USART1_UART_Init>:
  * @brief USART1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART1_UART_Init(void)
{
 800d514:	b580      	push	{r7, lr}
 800d516:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART1_Init 0 */
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */
  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 800d518:	4b11      	ldr	r3, [pc, #68]	; (800d560 <MX_USART1_UART_Init+0x4c>)
 800d51a:	4a12      	ldr	r2, [pc, #72]	; (800d564 <MX_USART1_UART_Init+0x50>)
 800d51c:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 115200;
 800d51e:	4b10      	ldr	r3, [pc, #64]	; (800d560 <MX_USART1_UART_Init+0x4c>)
 800d520:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 800d524:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 800d526:	4b0e      	ldr	r3, [pc, #56]	; (800d560 <MX_USART1_UART_Init+0x4c>)
 800d528:	2200      	movs	r2, #0
 800d52a:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 800d52c:	4b0c      	ldr	r3, [pc, #48]	; (800d560 <MX_USART1_UART_Init+0x4c>)
 800d52e:	2200      	movs	r2, #0
 800d530:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 800d532:	4b0b      	ldr	r3, [pc, #44]	; (800d560 <MX_USART1_UART_Init+0x4c>)
 800d534:	2200      	movs	r2, #0
 800d536:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 800d538:	4b09      	ldr	r3, [pc, #36]	; (800d560 <MX_USART1_UART_Init+0x4c>)
 800d53a:	220c      	movs	r2, #12
 800d53c:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800d53e:	4b08      	ldr	r3, [pc, #32]	; (800d560 <MX_USART1_UART_Init+0x4c>)
 800d540:	2200      	movs	r2, #0
 800d542:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 800d544:	4b06      	ldr	r3, [pc, #24]	; (800d560 <MX_USART1_UART_Init+0x4c>)
 800d546:	2200      	movs	r2, #0
 800d548:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart1) != HAL_OK)
 800d54a:	4805      	ldr	r0, [pc, #20]	; (800d560 <MX_USART1_UART_Init+0x4c>)
 800d54c:	f003 faee 	bl	8010b2c <HAL_UART_Init>
 800d550:	4603      	mov	r3, r0
 800d552:	2b00      	cmp	r3, #0
 800d554:	d001      	beq.n	800d55a <MX_USART1_UART_Init+0x46>
  {
    Error_Handler();
 800d556:	f000 fa9f 	bl	800da98 <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */
  /* USER CODE END USART1_Init 2 */

}
 800d55a:	bf00      	nop
 800d55c:	bd80      	pop	{r7, pc}
 800d55e:	bf00      	nop
 800d560:	20000648 	.word	0x20000648
 800d564:	40013800 	.word	0x40013800

0800d568 <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 800d568:	b580      	push	{r7, lr}
 800d56a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART2_Init 0 */
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */
  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 800d56c:	4b11      	ldr	r3, [pc, #68]	; (800d5b4 <MX_USART2_UART_Init+0x4c>)
 800d56e:	4a12      	ldr	r2, [pc, #72]	; (800d5b8 <MX_USART2_UART_Init+0x50>)
 800d570:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 800d572:	4b10      	ldr	r3, [pc, #64]	; (800d5b4 <MX_USART2_UART_Init+0x4c>)
 800d574:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 800d578:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 800d57a:	4b0e      	ldr	r3, [pc, #56]	; (800d5b4 <MX_USART2_UART_Init+0x4c>)
 800d57c:	2200      	movs	r2, #0
 800d57e:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 800d580:	4b0c      	ldr	r3, [pc, #48]	; (800d5b4 <MX_USART2_UART_Init+0x4c>)
 800d582:	2200      	movs	r2, #0
 800d584:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 800d586:	4b0b      	ldr	r3, [pc, #44]	; (800d5b4 <MX_USART2_UART_Init+0x4c>)
 800d588:	2200      	movs	r2, #0
 800d58a:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 800d58c:	4b09      	ldr	r3, [pc, #36]	; (800d5b4 <MX_USART2_UART_Init+0x4c>)
 800d58e:	220c      	movs	r2, #12
 800d590:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800d592:	4b08      	ldr	r3, [pc, #32]	; (800d5b4 <MX_USART2_UART_Init+0x4c>)
 800d594:	2200      	movs	r2, #0
 800d596:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 800d598:	4b06      	ldr	r3, [pc, #24]	; (800d5b4 <MX_USART2_UART_Init+0x4c>)
 800d59a:	2200      	movs	r2, #0
 800d59c:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart2) != HAL_OK)
 800d59e:	4805      	ldr	r0, [pc, #20]	; (800d5b4 <MX_USART2_UART_Init+0x4c>)
 800d5a0:	f003 fac4 	bl	8010b2c <HAL_UART_Init>
 800d5a4:	4603      	mov	r3, r0
 800d5a6:	2b00      	cmp	r3, #0
 800d5a8:	d001      	beq.n	800d5ae <MX_USART2_UART_Init+0x46>
  {
    Error_Handler();
 800d5aa:	f000 fa75 	bl	800da98 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */
  /* USER CODE END USART2_Init 2 */

}
 800d5ae:	bf00      	nop
 800d5b0:	bd80      	pop	{r7, pc}
 800d5b2:	bf00      	nop
 800d5b4:	20000690 	.word	0x20000690
 800d5b8:	40004400 	.word	0x40004400

0800d5bc <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 800d5bc:	b580      	push	{r7, lr}
 800d5be:	b088      	sub	sp, #32
 800d5c0:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800d5c2:	f107 0310 	add.w	r3, r7, #16
 800d5c6:	2200      	movs	r2, #0
 800d5c8:	601a      	str	r2, [r3, #0]
 800d5ca:	605a      	str	r2, [r3, #4]
 800d5cc:	609a      	str	r2, [r3, #8]
 800d5ce:	60da      	str	r2, [r3, #12]
/* USER CODE BEGIN MX_GPIO_Init_1 */
/* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 800d5d0:	4b37      	ldr	r3, [pc, #220]	; (800d6b0 <MX_GPIO_Init+0xf4>)
 800d5d2:	699b      	ldr	r3, [r3, #24]
 800d5d4:	4a36      	ldr	r2, [pc, #216]	; (800d6b0 <MX_GPIO_Init+0xf4>)
 800d5d6:	f043 0310 	orr.w	r3, r3, #16
 800d5da:	6193      	str	r3, [r2, #24]
 800d5dc:	4b34      	ldr	r3, [pc, #208]	; (800d6b0 <MX_GPIO_Init+0xf4>)
 800d5de:	699b      	ldr	r3, [r3, #24]
 800d5e0:	f003 0310 	and.w	r3, r3, #16
 800d5e4:	60fb      	str	r3, [r7, #12]
 800d5e6:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 800d5e8:	4b31      	ldr	r3, [pc, #196]	; (800d6b0 <MX_GPIO_Init+0xf4>)
 800d5ea:	699b      	ldr	r3, [r3, #24]
 800d5ec:	4a30      	ldr	r2, [pc, #192]	; (800d6b0 <MX_GPIO_Init+0xf4>)
 800d5ee:	f043 0320 	orr.w	r3, r3, #32
 800d5f2:	6193      	str	r3, [r2, #24]
 800d5f4:	4b2e      	ldr	r3, [pc, #184]	; (800d6b0 <MX_GPIO_Init+0xf4>)
 800d5f6:	699b      	ldr	r3, [r3, #24]
 800d5f8:	f003 0320 	and.w	r3, r3, #32
 800d5fc:	60bb      	str	r3, [r7, #8]
 800d5fe:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 800d600:	4b2b      	ldr	r3, [pc, #172]	; (800d6b0 <MX_GPIO_Init+0xf4>)
 800d602:	699b      	ldr	r3, [r3, #24]
 800d604:	4a2a      	ldr	r2, [pc, #168]	; (800d6b0 <MX_GPIO_Init+0xf4>)
 800d606:	f043 0304 	orr.w	r3, r3, #4
 800d60a:	6193      	str	r3, [r2, #24]
 800d60c:	4b28      	ldr	r3, [pc, #160]	; (800d6b0 <MX_GPIO_Init+0xf4>)
 800d60e:	699b      	ldr	r3, [r3, #24]
 800d610:	f003 0304 	and.w	r3, r3, #4
 800d614:	607b      	str	r3, [r7, #4]
 800d616:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 800d618:	4b25      	ldr	r3, [pc, #148]	; (800d6b0 <MX_GPIO_Init+0xf4>)
 800d61a:	699b      	ldr	r3, [r3, #24]
 800d61c:	4a24      	ldr	r2, [pc, #144]	; (800d6b0 <MX_GPIO_Init+0xf4>)
 800d61e:	f043 0308 	orr.w	r3, r3, #8
 800d622:	6193      	str	r3, [r2, #24]
 800d624:	4b22      	ldr	r3, [pc, #136]	; (800d6b0 <MX_GPIO_Init+0xf4>)
 800d626:	699b      	ldr	r3, [r3, #24]
 800d628:	f003 0308 	and.w	r3, r3, #8
 800d62c:	603b      	str	r3, [r7, #0]
 800d62e:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, GPIO_PIN_13, GPIO_PIN_RESET);
 800d630:	2200      	movs	r2, #0
 800d632:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 800d636:	481f      	ldr	r0, [pc, #124]	; (800d6b4 <MX_GPIO_Init+0xf8>)
 800d638:	f001 fe26 	bl	800f288 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_4, GPIO_PIN_RESET);
 800d63c:	2200      	movs	r2, #0
 800d63e:	2110      	movs	r1, #16
 800d640:	481d      	ldr	r0, [pc, #116]	; (800d6b8 <MX_GPIO_Init+0xfc>)
 800d642:	f001 fe21 	bl	800f288 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, BUZZER_Pin|RELAY_Pin, GPIO_PIN_RESET);
 800d646:	2200      	movs	r2, #0
 800d648:	2103      	movs	r1, #3
 800d64a:	481c      	ldr	r0, [pc, #112]	; (800d6bc <MX_GPIO_Init+0x100>)
 800d64c:	f001 fe1c 	bl	800f288 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : PC13 */
  GPIO_InitStruct.Pin = GPIO_PIN_13;
 800d650:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 800d654:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800d656:	2301      	movs	r3, #1
 800d658:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800d65a:	2300      	movs	r3, #0
 800d65c:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800d65e:	2302      	movs	r3, #2
 800d660:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800d662:	f107 0310 	add.w	r3, r7, #16
 800d666:	4619      	mov	r1, r3
 800d668:	4812      	ldr	r0, [pc, #72]	; (800d6b4 <MX_GPIO_Init+0xf8>)
 800d66a:	f001 fc89 	bl	800ef80 <HAL_GPIO_Init>

  /*Configure GPIO pin : PA4 */
  GPIO_InitStruct.Pin = GPIO_PIN_4;
 800d66e:	2310      	movs	r3, #16
 800d670:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800d672:	2301      	movs	r3, #1
 800d674:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800d676:	2300      	movs	r3, #0
 800d678:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800d67a:	2302      	movs	r3, #2
 800d67c:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800d67e:	f107 0310 	add.w	r3, r7, #16
 800d682:	4619      	mov	r1, r3
 800d684:	480c      	ldr	r0, [pc, #48]	; (800d6b8 <MX_GPIO_Init+0xfc>)
 800d686:	f001 fc7b 	bl	800ef80 <HAL_GPIO_Init>

  /*Configure GPIO pins : BUZZER_Pin RELAY_Pin */
  GPIO_InitStruct.Pin = BUZZER_Pin|RELAY_Pin;
 800d68a:	2303      	movs	r3, #3
 800d68c:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800d68e:	2301      	movs	r3, #1
 800d690:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800d692:	2300      	movs	r3, #0
 800d694:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800d696:	2302      	movs	r3, #2
 800d698:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800d69a:	f107 0310 	add.w	r3, r7, #16
 800d69e:	4619      	mov	r1, r3
 800d6a0:	4806      	ldr	r0, [pc, #24]	; (800d6bc <MX_GPIO_Init+0x100>)
 800d6a2:	f001 fc6d 	bl	800ef80 <HAL_GPIO_Init>

/* USER CODE BEGIN MX_GPIO_Init_2 */
/* USER CODE END MX_GPIO_Init_2 */
}
 800d6a6:	bf00      	nop
 800d6a8:	3720      	adds	r7, #32
 800d6aa:	46bd      	mov	sp, r7
 800d6ac:	bd80      	pop	{r7, pc}
 800d6ae:	bf00      	nop
 800d6b0:	40021000 	.word	0x40021000
 800d6b4:	40011000 	.word	0x40011000
 800d6b8:	40010800 	.word	0x40010800
 800d6bc:	40010c00 	.word	0x40010c00

0800d6c0 <read_card_task>:
/* USER CODE END 4 */

/* USER CODE BEGIN Header_read_card_task */
/* USER CODE END Header_read_card_task */
void read_card_task(void const * argument)
{
 800d6c0:	b580      	push	{r7, lr}
 800d6c2:	b088      	sub	sp, #32
 800d6c4:	af02      	add	r7, sp, #8
 800d6c6:	6078      	str	r0, [r7, #4]
//		 MQTTPubToTopic(strlen((char*)MQTT_CHECK_DATA));
//		 HAL_UART_Transmit(&huart1, MQTT_CHECK_DATA, strlen((char*)MQTT_CHECK_DATA), 50);
//
//		 HAL_GPIO_TogglePin(GPIOC, GPIO_PIN_13);
//
		xEventGroupWaitBits(status_event, card_read_allowed, pdFALSE, pdTRUE, portMAX_DELAY); //( xEventGroup, uxBitsToWaitFor, xClearOnExit,  xWaitForAllBits, xTicksToWait )
 800d6c8:	4b37      	ldr	r3, [pc, #220]	; (800d7a8 <read_card_task+0xe8>)
 800d6ca:	6818      	ldr	r0, [r3, #0]
 800d6cc:	f04f 33ff 	mov.w	r3, #4294967295
 800d6d0:	9300      	str	r3, [sp, #0]
 800d6d2:	2301      	movs	r3, #1
 800d6d4:	2200      	movs	r2, #0
 800d6d6:	2101      	movs	r1, #1
 800d6d8:	f004 f96a 	bl	80119b0 <xEventGroupWaitBits>
		event_bits = xEventGroupGetBits(status_event);
 800d6dc:	4b32      	ldr	r3, [pc, #200]	; (800d7a8 <read_card_task+0xe8>)
 800d6de:	681b      	ldr	r3, [r3, #0]
 800d6e0:	2100      	movs	r1, #0
 800d6e2:	4618      	mov	r0, r3
 800d6e4:	f004 fa32 	bl	8011b4c <xEventGroupClearBits>
 800d6e8:	4603      	mov	r3, r0
 800d6ea:	4a30      	ldr	r2, [pc, #192]	; (800d7ac <read_card_task+0xec>)
 800d6ec:	6013      	str	r3, [r2, #0]
		uint8_t card_read_stat = cardOperationWithBlockedSector(postData);
 800d6ee:	4830      	ldr	r0, [pc, #192]	; (800d7b0 <read_card_task+0xf0>)
 800d6f0:	f000 fd4a 	bl	800e188 <cardOperationWithBlockedSector>
 800d6f4:	4603      	mov	r3, r0
 800d6f6:	73fb      	strb	r3, [r7, #15]
		 //printMiadetBarati(0, 2);
		uxHighWaterMark_for_card_read = uxTaskGetStackHighWaterMark( NULL );
 800d6f8:	2000      	movs	r0, #0
 800d6fa:	f005 feed 	bl	80134d8 <uxTaskGetStackHighWaterMark>
 800d6fe:	4603      	mov	r3, r0
 800d700:	4a2c      	ldr	r2, [pc, #176]	; (800d7b4 <read_card_task+0xf4>)
 800d702:	6013      	str	r3, [r2, #0]

		 if(card_read_stat){
 800d704:	7bfb      	ldrb	r3, [r7, #15]
 800d706:	2b00      	cmp	r3, #0
 800d708:	d049      	beq.n	800d79e <read_card_task+0xde>
			 uint8_t bpundCount = 0;
 800d70a:	2300      	movs	r3, #0
 800d70c:	75fb      	strb	r3, [r7, #23]
			 uint8_t postEnable = 0;
 800d70e:	2300      	movs	r3, #0
 800d710:	75bb      	strb	r3, [r7, #22]

			 LENGTH_OF_CARD_DATA = strlen((char*)postData);
 800d712:	4827      	ldr	r0, [pc, #156]	; (800d7b0 <read_card_task+0xf0>)
 800d714:	f7fe fd1c 	bl	800c150 <strlen>
 800d718:	4603      	mov	r3, r0
 800d71a:	461a      	mov	r2, r3
 800d71c:	4b26      	ldr	r3, [pc, #152]	; (800d7b8 <read_card_task+0xf8>)
 800d71e:	601a      	str	r2, [r3, #0]

			 for(int i = 0; i< LENGTH_OF_CARD_DATA+5; i++){
 800d720:	2300      	movs	r3, #0
 800d722:	613b      	str	r3, [r7, #16]
 800d724:	e011      	b.n	800d74a <read_card_task+0x8a>

				 if(postData[i]== '{' || postData[i] == '}'){
 800d726:	4a22      	ldr	r2, [pc, #136]	; (800d7b0 <read_card_task+0xf0>)
 800d728:	693b      	ldr	r3, [r7, #16]
 800d72a:	4413      	add	r3, r2
 800d72c:	781b      	ldrb	r3, [r3, #0]
 800d72e:	2b7b      	cmp	r3, #123	; 0x7b
 800d730:	d005      	beq.n	800d73e <read_card_task+0x7e>
 800d732:	4a1f      	ldr	r2, [pc, #124]	; (800d7b0 <read_card_task+0xf0>)
 800d734:	693b      	ldr	r3, [r7, #16]
 800d736:	4413      	add	r3, r2
 800d738:	781b      	ldrb	r3, [r3, #0]
 800d73a:	2b7d      	cmp	r3, #125	; 0x7d
 800d73c:	d102      	bne.n	800d744 <read_card_task+0x84>
					 bpundCount++;
 800d73e:	7dfb      	ldrb	r3, [r7, #23]
 800d740:	3301      	adds	r3, #1
 800d742:	75fb      	strb	r3, [r7, #23]
			 for(int i = 0; i< LENGTH_OF_CARD_DATA+5; i++){
 800d744:	693b      	ldr	r3, [r7, #16]
 800d746:	3301      	adds	r3, #1
 800d748:	613b      	str	r3, [r7, #16]
 800d74a:	4b1b      	ldr	r3, [pc, #108]	; (800d7b8 <read_card_task+0xf8>)
 800d74c:	681b      	ldr	r3, [r3, #0]
 800d74e:	3304      	adds	r3, #4
 800d750:	693a      	ldr	r2, [r7, #16]
 800d752:	429a      	cmp	r2, r3
 800d754:	dde7      	ble.n	800d726 <read_card_task+0x66>
				 }

			 }
			 if(bpundCount != 4){
 800d756:	7dfb      	ldrb	r3, [r7, #23]
 800d758:	2b04      	cmp	r3, #4
 800d75a:	d006      	beq.n	800d76a <read_card_task+0xaa>
				postEnable = 1;
 800d75c:	2301      	movs	r3, #1
 800d75e:	75bb      	strb	r3, [r7, #22]
				memset(postData, 0, sizeof(postData));
 800d760:	22fa      	movs	r2, #250	; 0xfa
 800d762:	2100      	movs	r1, #0
 800d764:	4812      	ldr	r0, [pc, #72]	; (800d7b0 <read_card_task+0xf0>)
 800d766:	f006 fd97 	bl	8014298 <memset>
			  }

			 if(postEnable == 0){
 800d76a:	7dbb      	ldrb	r3, [r7, #22]
 800d76c:	2b00      	cmp	r3, #0
 800d76e:	d116      	bne.n	800d79e <read_card_task+0xde>
				 CardReadSound();
 800d770:	f001 f86a 	bl	800e848 <CardReadSound>
				 uxHighWaterMark_for_card_read = uxTaskGetStackHighWaterMark( NULL );
 800d774:	2000      	movs	r0, #0
 800d776:	f005 feaf 	bl	80134d8 <uxTaskGetStackHighWaterMark>
 800d77a:	4603      	mov	r3, r0
 800d77c:	4a0d      	ldr	r2, [pc, #52]	; (800d7b4 <read_card_task+0xf4>)
 800d77e:	6013      	str	r3, [r2, #0]
				 //xEventGroupSetBits(status_event, card_read_NOT_allowed);
				 xEventGroupSetBits(status_event, make_card_request);
 800d780:	4b09      	ldr	r3, [pc, #36]	; (800d7a8 <read_card_task+0xe8>)
 800d782:	681b      	ldr	r3, [r3, #0]
 800d784:	2102      	movs	r1, #2
 800d786:	4618      	mov	r0, r3
 800d788:	f004 fa18 	bl	8011bbc <xEventGroupSetBits>
				 event_bits = xEventGroupGetBits(status_event);
 800d78c:	4b06      	ldr	r3, [pc, #24]	; (800d7a8 <read_card_task+0xe8>)
 800d78e:	681b      	ldr	r3, [r3, #0]
 800d790:	2100      	movs	r1, #0
 800d792:	4618      	mov	r0, r3
 800d794:	f004 f9da 	bl	8011b4c <xEventGroupClearBits>
 800d798:	4603      	mov	r3, r0
 800d79a:	4a04      	ldr	r2, [pc, #16]	; (800d7ac <read_card_task+0xec>)
 800d79c:	6013      	str	r3, [r2, #0]

			 }

		 }
		 osDelay(100);
 800d79e:	2064      	movs	r0, #100	; 0x64
 800d7a0:	f004 f8a6 	bl	80118f0 <osDelay>
	for(;;){
 800d7a4:	e790      	b.n	800d6c8 <read_card_task+0x8>
 800d7a6:	bf00      	nop
 800d7a8:	20000594 	.word	0x20000594
 800d7ac:	20000598 	.word	0x20000598
 800d7b0:	20000484 	.word	0x20000484
 800d7b4:	20000588 	.word	0x20000588
 800d7b8:	20000474 	.word	0x20000474

0800d7bc <vApplicationIdleHook>:
  /* USER CODE END 5 */
}

/* USER CODE BEGIN Header_process_status_task */
void vApplicationIdleHook( void )
{
 800d7bc:	b480      	push	{r7}
 800d7be:	af00      	add	r7, sp, #0
 /* This hook function does nothing but increment a counter. */
}
 800d7c0:	bf00      	nop
 800d7c2:	46bd      	mov	sp, r7
 800d7c4:	bc80      	pop	{r7}
 800d7c6:	4770      	bx	lr

0800d7c8 <process_status_task>:

/* USER CODE END Header_process_status_task */
void process_status_task(void const * argument)
{
 800d7c8:	b580      	push	{r7, lr}
 800d7ca:	b090      	sub	sp, #64	; 0x40
 800d7cc:	af00      	add	r7, sp, #0
 800d7ce:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN process_status_task */
	for(;;){
		xSemaphoreTake( semaphore_to_enable_status_process, portMAX_DELAY );
 800d7d0:	4b7a      	ldr	r3, [pc, #488]	; (800d9bc <process_status_task+0x1f4>)
 800d7d2:	681b      	ldr	r3, [r3, #0]
 800d7d4:	f04f 31ff 	mov.w	r1, #4294967295
 800d7d8:	4618      	mov	r0, r3
 800d7da:	f004 fe13 	bl	8012404 <xQueueSemaphoreTake>
		uxHighWaterMark_for_process_status = uxTaskGetStackHighWaterMark( NULL );
 800d7de:	2000      	movs	r0, #0
 800d7e0:	f005 fe7a 	bl	80134d8 <uxTaskGetStackHighWaterMark>
 800d7e4:	4603      	mov	r3, r0
 800d7e6:	4a76      	ldr	r2, [pc, #472]	; (800d9c0 <process_status_task+0x1f8>)
 800d7e8:	6013      	str	r3, [r2, #0]
		int Status = takeStatus(BUFFER, i);
 800d7ea:	4b76      	ldr	r3, [pc, #472]	; (800d9c4 <process_status_task+0x1fc>)
 800d7ec:	681b      	ldr	r3, [r3, #0]
 800d7ee:	4619      	mov	r1, r3
 800d7f0:	4875      	ldr	r0, [pc, #468]	; (800d9c8 <process_status_task+0x200>)
 800d7f2:	f001 f8bd 	bl	800e970 <takeStatus>
 800d7f6:	63f8      	str	r0, [r7, #60]	; 0x3c
		i = 0;
 800d7f8:	4b72      	ldr	r3, [pc, #456]	; (800d9c4 <process_status_task+0x1fc>)
 800d7fa:	2200      	movs	r2, #0
 800d7fc:	601a      	str	r2, [r3, #0]
		uint8_t dispData[50];
		//HAL_UART_Transmit(&huart1, BUFFER, sizeof BUFFER / sizeof BUFFER[0], 10);
		switch(Status){
 800d7fe:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800d800:	f5b3 7f96 	cmp.w	r3, #300	; 0x12c
 800d804:	f280 80c9 	bge.w	800d99a <process_status_task+0x1d2>
 800d808:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800d80a:	f5b3 7f91 	cmp.w	r3, #290	; 0x122
 800d80e:	dc0d      	bgt.n	800d82c <process_status_task+0x64>
 800d810:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800d812:	2bca      	cmp	r3, #202	; 0xca
 800d814:	d026      	beq.n	800d864 <process_status_task+0x9c>
 800d816:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800d818:	2bca      	cmp	r3, #202	; 0xca
 800d81a:	f300 80be 	bgt.w	800d99a <process_status_task+0x1d2>
 800d81e:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800d820:	2bc8      	cmp	r3, #200	; 0xc8
 800d822:	d044      	beq.n	800d8ae <process_status_task+0xe6>
 800d824:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800d826:	2bc9      	cmp	r3, #201	; 0xc9
 800d828:	d047      	beq.n	800d8ba <process_status_task+0xf2>
 800d82a:	e0b6      	b.n	800d99a <process_status_task+0x1d2>
 800d82c:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800d82e:	f2a3 1323 	subw	r3, r3, #291	; 0x123
 800d832:	2b08      	cmp	r3, #8
 800d834:	f200 80b1 	bhi.w	800d99a <process_status_task+0x1d2>
 800d838:	a201      	add	r2, pc, #4	; (adr r2, 800d840 <process_status_task+0x78>)
 800d83a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800d83e:	bf00      	nop
 800d840:	0800d953 	.word	0x0800d953
 800d844:	0800d99b 	.word	0x0800d99b
 800d848:	0800d929 	.word	0x0800d929
 800d84c:	0800d99b 	.word	0x0800d99b
 800d850:	0800d99b 	.word	0x0800d99b
 800d854:	0800d97d 	.word	0x0800d97d
 800d858:	0800d987 	.word	0x0800d987
 800d85c:	0800d99b 	.word	0x0800d99b
 800d860:	0800d991 	.word	0x0800d991
			case 202:
				HAL_GPIO_TogglePin(GPIOB, RELAY_Pin);
 800d864:	2102      	movs	r1, #2
 800d866:	4859      	ldr	r0, [pc, #356]	; (800d9cc <process_status_task+0x204>)
 800d868:	f001 fd26 	bl	800f2b8 <HAL_GPIO_TogglePin>
				AppruveSound();
 800d86c:	f000 ff9a 	bl	800e7a4 <AppruveSound>
				HAL_GPIO_WritePin(RELAY_GPIO_Port, RELAY_Pin, 1);
 800d870:	2201      	movs	r2, #1
 800d872:	2102      	movs	r1, #2
 800d874:	4855      	ldr	r0, [pc, #340]	; (800d9cc <process_status_task+0x204>)
 800d876:	f001 fd07 	bl	800f288 <HAL_GPIO_WritePin>
				prinWarmateba(0, 3);
 800d87a:	2103      	movs	r1, #3
 800d87c:	2000      	movs	r0, #0
 800d87e:	f7ff f8b9 	bl	800c9f4 <prinWarmateba>
				insert(postData);
 800d882:	4853      	ldr	r0, [pc, #332]	; (800d9d0 <process_status_task+0x208>)
 800d884:	f001 f82e 	bl	800e8e4 <insert>
				LENGTH_OF_CARD_DATA = strlen((char*)postData);
 800d888:	4851      	ldr	r0, [pc, #324]	; (800d9d0 <process_status_task+0x208>)
 800d88a:	f7fe fc61 	bl	800c150 <strlen>
 800d88e:	4603      	mov	r3, r0
 800d890:	461a      	mov	r2, r3
 800d892:	4b50      	ldr	r3, [pc, #320]	; (800d9d4 <process_status_task+0x20c>)
 800d894:	601a      	str	r2, [r3, #0]
				send_data_to_MQTT(LENGTH_OF_CARD_DATA, postData);
 800d896:	4b4f      	ldr	r3, [pc, #316]	; (800d9d4 <process_status_task+0x20c>)
 800d898:	681b      	ldr	r3, [r3, #0]
 800d89a:	494d      	ldr	r1, [pc, #308]	; (800d9d0 <process_status_task+0x208>)
 800d89c:	4618      	mov	r0, r3
 800d89e:	f000 f91d 	bl	800dadc <send_data_to_MQTT>
				MQTTPubToTopic(LENGTH_OF_CARD_DATA);
 800d8a2:	4b4c      	ldr	r3, [pc, #304]	; (800d9d4 <process_status_task+0x20c>)
 800d8a4:	681b      	ldr	r3, [r3, #0]
 800d8a6:	4618      	mov	r0, r3
 800d8a8:	f000 f8fc 	bl	800daa4 <MQTTPubToTopic>
				break;
 800d8ac:	e080      	b.n	800d9b0 <process_status_task+0x1e8>
			case 200:
				//AppruveSound();
				check++;
 800d8ae:	4b4a      	ldr	r3, [pc, #296]	; (800d9d8 <process_status_task+0x210>)
 800d8b0:	681b      	ldr	r3, [r3, #0]
 800d8b2:	3301      	adds	r3, #1
 800d8b4:	4a48      	ldr	r2, [pc, #288]	; (800d9d8 <process_status_task+0x210>)
 800d8b6:	6013      	str	r3, [r2, #0]
				break;
 800d8b8:	e07a      	b.n	800d9b0 <process_status_task+0x1e8>
			case 201:
				takeData(BUFFER, strlen((char*)BUFFER), dispData);
 800d8ba:	4843      	ldr	r0, [pc, #268]	; (800d9c8 <process_status_task+0x200>)
 800d8bc:	f7fe fc48 	bl	800c150 <strlen>
 800d8c0:	4603      	mov	r3, r0
 800d8c2:	4619      	mov	r1, r3
 800d8c4:	f107 0308 	add.w	r3, r7, #8
 800d8c8:	461a      	mov	r2, r3
 800d8ca:	483f      	ldr	r0, [pc, #252]	; (800d9c8 <process_status_task+0x200>)
 800d8cc:	f000 ffce 	bl	800e86c <takeData>
				printBalansi(0, 0);
 800d8d0:	2100      	movs	r1, #0
 800d8d2:	2000      	movs	r0, #0
 800d8d4:	f7ff f9aa 	bl	800cc2c <printBalansi>
				HD44780_PrintStr((char*) dispData);
 800d8d8:	f107 0308 	add.w	r3, r7, #8
 800d8dc:	4618      	mov	r0, r3
 800d8de:	f7ff fb33 	bl	800cf48 <HD44780_PrintStr>
				HAL_Delay(1000);
 800d8e2:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 800d8e6:	f001 f967 	bl	800ebb8 <HAL_Delay>
				HAL_GPIO_WritePin(RELAY_GPIO_Port, RELAY_Pin, 0);
 800d8ea:	2200      	movs	r2, #0
 800d8ec:	2102      	movs	r1, #2
 800d8ee:	4837      	ldr	r0, [pc, #220]	; (800d9cc <process_status_task+0x204>)
 800d8f0:	f001 fcca 	bl	800f288 <HAL_GPIO_WritePin>
				HAL_Delay(1000);
 800d8f4:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 800d8f8:	f001 f95e 	bl	800ebb8 <HAL_Delay>
				printMiadetBarati(0, 2);
 800d8fc:	2102      	movs	r1, #2
 800d8fe:	2000      	movs	r0, #0
 800d900:	f7fe ffa8 	bl	800c854 <printMiadetBarati>
				memset(postData, 0, sizeof(postData));
 800d904:	22fa      	movs	r2, #250	; 0xfa
 800d906:	2100      	movs	r1, #0
 800d908:	4831      	ldr	r0, [pc, #196]	; (800d9d0 <process_status_task+0x208>)
 800d90a:	f006 fcc5 	bl	8014298 <memset>
				uxHighWaterMark_for_process_status = uxTaskGetStackHighWaterMark( NULL );
 800d90e:	2000      	movs	r0, #0
 800d910:	f005 fde2 	bl	80134d8 <uxTaskGetStackHighWaterMark>
 800d914:	4603      	mov	r3, r0
 800d916:	4a2a      	ldr	r2, [pc, #168]	; (800d9c0 <process_status_task+0x1f8>)
 800d918:	6013      	str	r3, [r2, #0]
				xEventGroupSetBits(status_event, card_read_allowed);
 800d91a:	4b30      	ldr	r3, [pc, #192]	; (800d9dc <process_status_task+0x214>)
 800d91c:	681b      	ldr	r3, [r3, #0]
 800d91e:	2101      	movs	r1, #1
 800d920:	4618      	mov	r0, r3
 800d922:	f004 f94b 	bl	8011bbc <xEventGroupSetBits>
				break;
 800d926:	e043      	b.n	800d9b0 <process_status_task+0x1e8>
			case 293:

				HD44780_Clear();
 800d928:	f7ff fa7a 	bl	800ce20 <HD44780_Clear>
				HD44780_SetCursor(0, 0);
 800d92c:	2100      	movs	r1, #0
 800d92e:	2000      	movs	r0, #0
 800d930:	f7ff fa8c 	bl	800ce4c <HD44780_SetCursor>
				printUcxoBaratia(0,0);
 800d934:	2100      	movs	r1, #0
 800d936:	2000      	movs	r0, #0
 800d938:	f7fe fe26 	bl	800c588 <printUcxoBaratia>
				ErrorSound();
 800d93c:	f000 ff62 	bl	800e804 <ErrorSound>
				HAL_Delay(1000);
 800d940:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 800d944:	f001 f938 	bl	800ebb8 <HAL_Delay>
				printMiadetBarati(0, 2);
 800d948:	2102      	movs	r1, #2
 800d94a:	2000      	movs	r0, #0
 800d94c:	f7fe ff82 	bl	800c854 <printMiadetBarati>
				break;
 800d950:	e02e      	b.n	800d9b0 <process_status_task+0x1e8>
			case 291:
				HD44780_Clear();
 800d952:	f7ff fa65 	bl	800ce20 <HD44780_Clear>
				HD44780_SetCursor(0, 0);
 800d956:	2100      	movs	r1, #0
 800d958:	2000      	movs	r0, #0
 800d95a:	f7ff fa77 	bl	800ce4c <HD44780_SetCursor>
				printBlansiAraa(0, 0);
 800d95e:	2100      	movs	r1, #0
 800d960:	2000      	movs	r0, #0
 800d962:	f7fe fecb 	bl	800c6fc <printBlansiAraa>
				ErrorSound();
 800d966:	f000 ff4d 	bl	800e804 <ErrorSound>
				HAL_Delay(1000);
 800d96a:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 800d96e:	f001 f923 	bl	800ebb8 <HAL_Delay>
				printMiadetBarati(0, 2);
 800d972:	2102      	movs	r1, #2
 800d974:	2000      	movs	r0, #0
 800d976:	f7fe ff6d 	bl	800c854 <printMiadetBarati>
				break;
 800d97a:	e019      	b.n	800d9b0 <process_status_task+0x1e8>
			case 296:
				printMiadetBarati(0, 2);
 800d97c:	2102      	movs	r1, #2
 800d97e:	2000      	movs	r0, #0
 800d980:	f7fe ff68 	bl	800c854 <printMiadetBarati>
				break;
 800d984:	e014      	b.n	800d9b0 <process_status_task+0x1e8>
			case 297:
				printMiadetBarati(0, 2);
 800d986:	2102      	movs	r1, #2
 800d988:	2000      	movs	r0, #0
 800d98a:	f7fe ff63 	bl	800c854 <printMiadetBarati>
				break;
 800d98e:	e00f      	b.n	800d9b0 <process_status_task+0x1e8>
			case 299:

				printMiadetBarati(0, 2);
 800d990:	2102      	movs	r1, #2
 800d992:	2000      	movs	r0, #0
 800d994:	f7fe ff5e 	bl	800c854 <printMiadetBarati>
				break;
 800d998:	e00a      	b.n	800d9b0 <process_status_task+0x1e8>
			default:
				memset(dispData, 0, sizeof(dispData));
 800d99a:	f107 0308 	add.w	r3, r7, #8
 800d99e:	2232      	movs	r2, #50	; 0x32
 800d9a0:	2100      	movs	r1, #0
 800d9a2:	4618      	mov	r0, r3
 800d9a4:	f006 fc78 	bl	8014298 <memset>
				printMiadetBarati(0, 2);
 800d9a8:	2102      	movs	r1, #2
 800d9aa:	2000      	movs	r0, #0
 800d9ac:	f7fe ff52 	bl	800c854 <printMiadetBarati>

	  }
		memset(BUFFER, '\0', sizeof BUFFER / sizeof BUFFER[0]);
 800d9b0:	2232      	movs	r2, #50	; 0x32
 800d9b2:	2100      	movs	r1, #0
 800d9b4:	4804      	ldr	r0, [pc, #16]	; (800d9c8 <process_status_task+0x200>)
 800d9b6:	f006 fc6f 	bl	8014298 <memset>
	for(;;){
 800d9ba:	e709      	b.n	800d7d0 <process_status_task+0x8>
 800d9bc:	20000580 	.word	0x20000580
 800d9c0:	2000058c 	.word	0x2000058c
 800d9c4:	2000047c 	.word	0x2000047c
 800d9c8:	20000440 	.word	0x20000440
 800d9cc:	40010c00 	.word	0x40010c00
 800d9d0:	20000484 	.word	0x20000484
 800d9d4:	20000474 	.word	0x20000474
 800d9d8:	20000480 	.word	0x20000480
 800d9dc:	20000594 	.word	0x20000594

0800d9e0 <send_card_data_MQTT>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_send_card_data_MQTT */
void send_card_data_MQTT(void const * argument)
{
 800d9e0:	b580      	push	{r7, lr}
 800d9e2:	b086      	sub	sp, #24
 800d9e4:	af02      	add	r7, sp, #8
 800d9e6:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN send_card_data_MQTT */
  /* Infinite loop */
	const EventBits_t bits_to_wait = ( make_card_request | make_check_request );
 800d9e8:	230a      	movs	r3, #10
 800d9ea:	60fb      	str	r3, [r7, #12]
	EventBits_t xEventGroupValue;
	//xSemaphoreTake(semaphore_to_do_post, portMAX_DELAY);
	for(;;)
	{
		xEventGroupValue = xEventGroupWaitBits(status_event, bits_to_wait, pdTRUE, pdFALSE, portMAX_DELAY); //( xEventGroup, uxBitsToWaitFor, xClearOnExit,  xWaitForAllBits, xTicksToWait )
 800d9ec:	4b1b      	ldr	r3, [pc, #108]	; (800da5c <send_card_data_MQTT+0x7c>)
 800d9ee:	6818      	ldr	r0, [r3, #0]
 800d9f0:	f04f 33ff 	mov.w	r3, #4294967295
 800d9f4:	9300      	str	r3, [sp, #0]
 800d9f6:	2300      	movs	r3, #0
 800d9f8:	2201      	movs	r2, #1
 800d9fa:	68f9      	ldr	r1, [r7, #12]
 800d9fc:	f003 ffd8 	bl	80119b0 <xEventGroupWaitBits>
 800da00:	60b8      	str	r0, [r7, #8]

		if((xEventGroupValue & make_card_request) != 0){
 800da02:	68bb      	ldr	r3, [r7, #8]
 800da04:	f003 0302 	and.w	r3, r3, #2
 800da08:	2b00      	cmp	r3, #0
 800da0a:	d015      	beq.n	800da38 <send_card_data_MQTT+0x58>
			xEventGroupClearBits(status_event, card_read_allowed);
 800da0c:	4b13      	ldr	r3, [pc, #76]	; (800da5c <send_card_data_MQTT+0x7c>)
 800da0e:	681b      	ldr	r3, [r3, #0]
 800da10:	2101      	movs	r1, #1
 800da12:	4618      	mov	r0, r3
 800da14:	f004 f89a 	bl	8011b4c <xEventGroupClearBits>
			printDaicadet(0, 4);
 800da18:	2104      	movs	r1, #4
 800da1a:	2000      	movs	r0, #0
 800da1c:	f7ff f878 	bl	800cb10 <printDaicadet>
			send_data_to_MQTT(LENGTH_OF_CARD_DATA, postData);
 800da20:	4b0f      	ldr	r3, [pc, #60]	; (800da60 <send_card_data_MQTT+0x80>)
 800da22:	681b      	ldr	r3, [r3, #0]
 800da24:	490f      	ldr	r1, [pc, #60]	; (800da64 <send_card_data_MQTT+0x84>)
 800da26:	4618      	mov	r0, r3
 800da28:	f000 f858 	bl	800dadc <send_data_to_MQTT>
			xEventGroupSetBits(status_event, card_requst_made);
 800da2c:	4b0b      	ldr	r3, [pc, #44]	; (800da5c <send_card_data_MQTT+0x7c>)
 800da2e:	681b      	ldr	r3, [r3, #0]
 800da30:	2104      	movs	r1, #4
 800da32:	4618      	mov	r0, r3
 800da34:	f004 f8c2 	bl	8011bbc <xEventGroupSetBits>
		}

		if((xEventGroupValue & make_check_request) != 0){
 800da38:	68bb      	ldr	r3, [r7, #8]
 800da3a:	f003 0308 	and.w	r3, r3, #8
 800da3e:	2b00      	cmp	r3, #0
 800da40:	d005      	beq.n	800da4e <send_card_data_MQTT+0x6e>

			send_data_to_MQTT(LENGTH_OF_CHECK_DATA, MQTT_CHECK_DATA);
 800da42:	4b09      	ldr	r3, [pc, #36]	; (800da68 <send_card_data_MQTT+0x88>)
 800da44:	681b      	ldr	r3, [r3, #0]
 800da46:	4909      	ldr	r1, [pc, #36]	; (800da6c <send_card_data_MQTT+0x8c>)
 800da48:	4618      	mov	r0, r3
 800da4a:	f000 f847 	bl	800dadc <send_data_to_MQTT>
		}
		uxHighWaterMark_for_post_mqtt = uxTaskGetStackHighWaterMark( NULL );
 800da4e:	2000      	movs	r0, #0
 800da50:	f005 fd42 	bl	80134d8 <uxTaskGetStackHighWaterMark>
 800da54:	4603      	mov	r3, r0
 800da56:	4a06      	ldr	r2, [pc, #24]	; (800da70 <send_card_data_MQTT+0x90>)
 800da58:	6013      	str	r3, [r2, #0]
		xEventGroupValue = xEventGroupWaitBits(status_event, bits_to_wait, pdTRUE, pdFALSE, portMAX_DELAY); //( xEventGroup, uxBitsToWaitFor, xClearOnExit,  xWaitForAllBits, xTicksToWait )
 800da5a:	e7c7      	b.n	800d9ec <send_card_data_MQTT+0xc>
 800da5c:	20000594 	.word	0x20000594
 800da60:	20000474 	.word	0x20000474
 800da64:	20000484 	.word	0x20000484
 800da68:	20000478 	.word	0x20000478
 800da6c:	200003dc 	.word	0x200003dc
 800da70:	20000590 	.word	0x20000590

0800da74 <check_MQTT>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_check_MQTT */
void check_MQTT(void const * argument)
{
 800da74:	b580      	push	{r7, lr}
 800da76:	b084      	sub	sp, #16
 800da78:	af00      	add	r7, sp, #0
 800da7a:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN check_MQTT */
  /* Infinite loop */
  for(;;)
  {
	EventBits_t value_on_event = xEventGroupGetBits( status_event );
 800da7c:	4b05      	ldr	r3, [pc, #20]	; (800da94 <check_MQTT+0x20>)
 800da7e:	681b      	ldr	r3, [r3, #0]
 800da80:	2100      	movs	r1, #0
 800da82:	4618      	mov	r0, r3
 800da84:	f004 f862 	bl	8011b4c <xEventGroupClearBits>
 800da88:	60f8      	str	r0, [r7, #12]
    osDelay(500);
 800da8a:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 800da8e:	f003 ff2f 	bl	80118f0 <osDelay>
  {
 800da92:	e7f3      	b.n	800da7c <check_MQTT+0x8>
 800da94:	20000594 	.word	0x20000594

0800da98 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 800da98:	b480      	push	{r7}
 800da9a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN Error_Handler_Debug */
  /* USER CODE END Error_Handler_Debug */
}
 800da9c:	bf00      	nop
 800da9e:	46bd      	mov	sp, r7
 800daa0:	bc80      	pop	{r7}
 800daa2:	4770      	bx	lr

0800daa4 <MQTTPubToTopic>:
extern UART_HandleTypeDef huart1;
extern UART_HandleTypeDef huart2;

uint8_t MQTT_PUB[50];

void MQTTPubToTopic(int length){
 800daa4:	b580      	push	{r7, lr}
 800daa6:	b082      	sub	sp, #8
 800daa8:	af00      	add	r7, sp, #0
 800daaa:	6078      	str	r0, [r7, #4]
	//uint8_t status = 0;
	sprintf((char*) MQTT_PUB, "AT+QMTPUBEX=0,0,0,0,\""STR(backServer)"\",%d\r\n", (length));
 800daac:	687a      	ldr	r2, [r7, #4]
 800daae:	4908      	ldr	r1, [pc, #32]	; (800dad0 <MQTTPubToTopic+0x2c>)
 800dab0:	4808      	ldr	r0, [pc, #32]	; (800dad4 <MQTTPubToTopic+0x30>)
 800dab2:	f006 fd4f 	bl	8014554 <siprintf>


		HAL_UART_Transmit(&huart1, MQTT_PUB, sizeof MQTT_PUB / sizeof MQTT_PUB[0], 100);
 800dab6:	2364      	movs	r3, #100	; 0x64
 800dab8:	2232      	movs	r2, #50	; 0x32
 800daba:	4906      	ldr	r1, [pc, #24]	; (800dad4 <MQTTPubToTopic+0x30>)
 800dabc:	4806      	ldr	r0, [pc, #24]	; (800dad8 <MQTTPubToTopic+0x34>)
 800dabe:	f003 f885 	bl	8010bcc <HAL_UART_Transmit>

		//HAL_UART_Receive(&huart1, RXBuffer, 10, 100);

		//status = checkCommand(RXBuffer, (uint8_t*)">");
		HAL_Delay(30);
 800dac2:	201e      	movs	r0, #30
 800dac4:	f001 f878 	bl	800ebb8 <HAL_Delay>

}
 800dac8:	bf00      	nop
 800daca:	3708      	adds	r7, #8
 800dacc:	46bd      	mov	sp, r7
 800dace:	bd80      	pop	{r7, pc}
 800dad0:	08014ed4 	.word	0x08014ed4
 800dad4:	200006ec 	.word	0x200006ec
 800dad8:	20000648 	.word	0x20000648

0800dadc <send_data_to_MQTT>:
void send_data_to_MQTT(int length, uint8_t* data){
 800dadc:	b580      	push	{r7, lr}
 800dade:	b082      	sub	sp, #8
 800dae0:	af00      	add	r7, sp, #0
 800dae2:	6078      	str	r0, [r7, #4]
 800dae4:	6039      	str	r1, [r7, #0]
	MQTTPubToTopic(length);
 800dae6:	6878      	ldr	r0, [r7, #4]
 800dae8:	f7ff ffdc 	bl	800daa4 <MQTTPubToTopic>
	HAL_Delay(50);
 800daec:	2032      	movs	r0, #50	; 0x32
 800daee:	f001 f863 	bl	800ebb8 <HAL_Delay>

	HAL_UART_Transmit(&huart1, data, length, 100);
 800daf2:	687b      	ldr	r3, [r7, #4]
 800daf4:	b29a      	uxth	r2, r3
 800daf6:	2364      	movs	r3, #100	; 0x64
 800daf8:	6839      	ldr	r1, [r7, #0]
 800dafa:	4803      	ldr	r0, [pc, #12]	; (800db08 <send_data_to_MQTT+0x2c>)
 800dafc:	f003 f866 	bl	8010bcc <HAL_UART_Transmit>
}
 800db00:	bf00      	nop
 800db02:	3708      	adds	r7, #8
 800db04:	46bd      	mov	sp, r7
 800db06:	bd80      	pop	{r7, pc}
 800db08:	20000648 	.word	0x20000648

0800db0c <SPI1SendByte>:
uint8_t cardOperationWithBlockedSector(uint8_t* finalData);




uint8_t SPI1SendByte(uint8_t data) {
 800db0c:	b580      	push	{r7, lr}
 800db0e:	b086      	sub	sp, #24
 800db10:	af02      	add	r7, sp, #8
 800db12:	4603      	mov	r3, r0
 800db14:	71fb      	strb	r3, [r7, #7]
	unsigned char writeCommand[1];
	unsigned char readValue[1];
	writeCommand[0] = data;
 800db16:	79fb      	ldrb	r3, [r7, #7]
 800db18:	733b      	strb	r3, [r7, #12]
	HAL_SPI_TransmitReceive(&hspi1, (uint8_t*)&writeCommand, (uint8_t*)&readValue, 1, 10);
 800db1a:	f107 0208 	add.w	r2, r7, #8
 800db1e:	f107 010c 	add.w	r1, r7, #12
 800db22:	230a      	movs	r3, #10
 800db24:	9300      	str	r3, [sp, #0]
 800db26:	2301      	movs	r3, #1
 800db28:	4803      	ldr	r0, [pc, #12]	; (800db38 <SPI1SendByte+0x2c>)
 800db2a:	f002 fda9 	bl	8010680 <HAL_SPI_TransmitReceive>
	return readValue[0];
 800db2e:	7a3b      	ldrb	r3, [r7, #8]
}
 800db30:	4618      	mov	r0, r3
 800db32:	3710      	adds	r7, #16
 800db34:	46bd      	mov	sp, r7
 800db36:	bd80      	pop	{r7, pc}
 800db38:	200005f0 	.word	0x200005f0

0800db3c <SPI1_WriteReg>:

void SPI1_WriteReg(uint8_t address, uint8_t value) {
 800db3c:	b580      	push	{r7, lr}
 800db3e:	b082      	sub	sp, #8
 800db40:	af00      	add	r7, sp, #0
 800db42:	4603      	mov	r3, r0
 800db44:	460a      	mov	r2, r1
 800db46:	71fb      	strb	r3, [r7, #7]
 800db48:	4613      	mov	r3, r2
 800db4a:	71bb      	strb	r3, [r7, #6]
	cs_reset();
 800db4c:	2200      	movs	r2, #0
 800db4e:	2110      	movs	r1, #16
 800db50:	4809      	ldr	r0, [pc, #36]	; (800db78 <SPI1_WriteReg+0x3c>)
 800db52:	f001 fb99 	bl	800f288 <HAL_GPIO_WritePin>
	SPI1SendByte(address);
 800db56:	79fb      	ldrb	r3, [r7, #7]
 800db58:	4618      	mov	r0, r3
 800db5a:	f7ff ffd7 	bl	800db0c <SPI1SendByte>
	SPI1SendByte(value);
 800db5e:	79bb      	ldrb	r3, [r7, #6]
 800db60:	4618      	mov	r0, r3
 800db62:	f7ff ffd3 	bl	800db0c <SPI1SendByte>
	cs_set();
 800db66:	2201      	movs	r2, #1
 800db68:	2110      	movs	r1, #16
 800db6a:	4803      	ldr	r0, [pc, #12]	; (800db78 <SPI1_WriteReg+0x3c>)
 800db6c:	f001 fb8c 	bl	800f288 <HAL_GPIO_WritePin>
}
 800db70:	bf00      	nop
 800db72:	3708      	adds	r7, #8
 800db74:	46bd      	mov	sp, r7
 800db76:	bd80      	pop	{r7, pc}
 800db78:	40010800 	.word	0x40010800

0800db7c <SPI1_ReadReg>:

uint8_t SPI1_ReadReg(uint8_t address) {
 800db7c:	b580      	push	{r7, lr}
 800db7e:	b084      	sub	sp, #16
 800db80:	af00      	add	r7, sp, #0
 800db82:	4603      	mov	r3, r0
 800db84:	71fb      	strb	r3, [r7, #7]
	uint8_t	val;

	cs_reset();
 800db86:	2200      	movs	r2, #0
 800db88:	2110      	movs	r1, #16
 800db8a:	480b      	ldr	r0, [pc, #44]	; (800dbb8 <SPI1_ReadReg+0x3c>)
 800db8c:	f001 fb7c 	bl	800f288 <HAL_GPIO_WritePin>
	SPI1SendByte(address);
 800db90:	79fb      	ldrb	r3, [r7, #7]
 800db92:	4618      	mov	r0, r3
 800db94:	f7ff ffba 	bl	800db0c <SPI1SendByte>
	val = SPI1SendByte(0x00);
 800db98:	2000      	movs	r0, #0
 800db9a:	f7ff ffb7 	bl	800db0c <SPI1SendByte>
 800db9e:	4603      	mov	r3, r0
 800dba0:	73fb      	strb	r3, [r7, #15]
	cs_set();
 800dba2:	2201      	movs	r2, #1
 800dba4:	2110      	movs	r1, #16
 800dba6:	4804      	ldr	r0, [pc, #16]	; (800dbb8 <SPI1_ReadReg+0x3c>)
 800dba8:	f001 fb6e 	bl	800f288 <HAL_GPIO_WritePin>
	return val;
 800dbac:	7bfb      	ldrb	r3, [r7, #15]
}
 800dbae:	4618      	mov	r0, r3
 800dbb0:	3710      	adds	r7, #16
 800dbb2:	46bd      	mov	sp, r7
 800dbb4:	bd80      	pop	{r7, pc}
 800dbb6:	bf00      	nop
 800dbb8:	40010800 	.word	0x40010800

0800dbbc <MFRC522_WriteRegister>:

void MFRC522_WriteRegister(uint8_t addr, uint8_t val) {
 800dbbc:	b580      	push	{r7, lr}
 800dbbe:	b082      	sub	sp, #8
 800dbc0:	af00      	add	r7, sp, #0
 800dbc2:	4603      	mov	r3, r0
 800dbc4:	460a      	mov	r2, r1
 800dbc6:	71fb      	strb	r3, [r7, #7]
 800dbc8:	4613      	mov	r3, r2
 800dbca:	71bb      	strb	r3, [r7, #6]
	addr = (addr << 1) & 0x7E;															// Address format: 0XXXXXX0
 800dbcc:	79fb      	ldrb	r3, [r7, #7]
 800dbce:	005b      	lsls	r3, r3, #1
 800dbd0:	b2db      	uxtb	r3, r3
 800dbd2:	f003 037e 	and.w	r3, r3, #126	; 0x7e
 800dbd6:	71fb      	strb	r3, [r7, #7]
  SPI1_WriteReg(addr, val);
 800dbd8:	79ba      	ldrb	r2, [r7, #6]
 800dbda:	79fb      	ldrb	r3, [r7, #7]
 800dbdc:	4611      	mov	r1, r2
 800dbde:	4618      	mov	r0, r3
 800dbe0:	f7ff ffac 	bl	800db3c <SPI1_WriteReg>
}
 800dbe4:	bf00      	nop
 800dbe6:	3708      	adds	r7, #8
 800dbe8:	46bd      	mov	sp, r7
 800dbea:	bd80      	pop	{r7, pc}

0800dbec <MFRC522_ReadRegister>:

uint8_t MFRC522_ReadRegister(uint8_t addr) {
 800dbec:	b580      	push	{r7, lr}
 800dbee:	b084      	sub	sp, #16
 800dbf0:	af00      	add	r7, sp, #0
 800dbf2:	4603      	mov	r3, r0
 800dbf4:	71fb      	strb	r3, [r7, #7]
	uint8_t val;

	addr = ((addr << 1) & 0x7E) | 0x80;
 800dbf6:	79fb      	ldrb	r3, [r7, #7]
 800dbf8:	005b      	lsls	r3, r3, #1
 800dbfa:	b25b      	sxtb	r3, r3
 800dbfc:	f003 037e 	and.w	r3, r3, #126	; 0x7e
 800dc00:	b25b      	sxtb	r3, r3
 800dc02:	f063 037f 	orn	r3, r3, #127	; 0x7f
 800dc06:	b25b      	sxtb	r3, r3
 800dc08:	71fb      	strb	r3, [r7, #7]
	val = SPI1_ReadReg(addr);
 800dc0a:	79fb      	ldrb	r3, [r7, #7]
 800dc0c:	4618      	mov	r0, r3
 800dc0e:	f7ff ffb5 	bl	800db7c <SPI1_ReadReg>
 800dc12:	4603      	mov	r3, r0
 800dc14:	73fb      	strb	r3, [r7, #15]
	return val;	
 800dc16:	7bfb      	ldrb	r3, [r7, #15]
}
 800dc18:	4618      	mov	r0, r3
 800dc1a:	3710      	adds	r7, #16
 800dc1c:	46bd      	mov	sp, r7
 800dc1e:	bd80      	pop	{r7, pc}

0800dc20 <MFRC522_SetBitMask>:
		if (CardID[i] != CompareID[i]) return MI_ERR;
	}
	return MI_OK;
}

void MFRC522_SetBitMask(uint8_t reg, uint8_t mask) {
 800dc20:	b580      	push	{r7, lr}
 800dc22:	b082      	sub	sp, #8
 800dc24:	af00      	add	r7, sp, #0
 800dc26:	4603      	mov	r3, r0
 800dc28:	460a      	mov	r2, r1
 800dc2a:	71fb      	strb	r3, [r7, #7]
 800dc2c:	4613      	mov	r3, r2
 800dc2e:	71bb      	strb	r3, [r7, #6]
	MFRC522_WriteRegister(reg, MFRC522_ReadRegister(reg) | mask);
 800dc30:	79fb      	ldrb	r3, [r7, #7]
 800dc32:	4618      	mov	r0, r3
 800dc34:	f7ff ffda 	bl	800dbec <MFRC522_ReadRegister>
 800dc38:	4603      	mov	r3, r0
 800dc3a:	461a      	mov	r2, r3
 800dc3c:	79bb      	ldrb	r3, [r7, #6]
 800dc3e:	4313      	orrs	r3, r2
 800dc40:	b2da      	uxtb	r2, r3
 800dc42:	79fb      	ldrb	r3, [r7, #7]
 800dc44:	4611      	mov	r1, r2
 800dc46:	4618      	mov	r0, r3
 800dc48:	f7ff ffb8 	bl	800dbbc <MFRC522_WriteRegister>
}
 800dc4c:	bf00      	nop
 800dc4e:	3708      	adds	r7, #8
 800dc50:	46bd      	mov	sp, r7
 800dc52:	bd80      	pop	{r7, pc}

0800dc54 <MFRC522_ClearBitMask>:

void MFRC522_ClearBitMask(uint8_t reg, uint8_t mask){
 800dc54:	b580      	push	{r7, lr}
 800dc56:	b082      	sub	sp, #8
 800dc58:	af00      	add	r7, sp, #0
 800dc5a:	4603      	mov	r3, r0
 800dc5c:	460a      	mov	r2, r1
 800dc5e:	71fb      	strb	r3, [r7, #7]
 800dc60:	4613      	mov	r3, r2
 800dc62:	71bb      	strb	r3, [r7, #6]
	MFRC522_WriteRegister(reg, MFRC522_ReadRegister(reg) & (~mask));
 800dc64:	79fb      	ldrb	r3, [r7, #7]
 800dc66:	4618      	mov	r0, r3
 800dc68:	f7ff ffc0 	bl	800dbec <MFRC522_ReadRegister>
 800dc6c:	4603      	mov	r3, r0
 800dc6e:	b25a      	sxtb	r2, r3
 800dc70:	f997 3006 	ldrsb.w	r3, [r7, #6]
 800dc74:	43db      	mvns	r3, r3
 800dc76:	b25b      	sxtb	r3, r3
 800dc78:	4013      	ands	r3, r2
 800dc7a:	b25b      	sxtb	r3, r3
 800dc7c:	b2da      	uxtb	r2, r3
 800dc7e:	79fb      	ldrb	r3, [r7, #7]
 800dc80:	4611      	mov	r1, r2
 800dc82:	4618      	mov	r0, r3
 800dc84:	f7ff ff9a 	bl	800dbbc <MFRC522_WriteRegister>
}
 800dc88:	bf00      	nop
 800dc8a:	3708      	adds	r7, #8
 800dc8c:	46bd      	mov	sp, r7
 800dc8e:	bd80      	pop	{r7, pc}

0800dc90 <MFRC522_Request>:

uint8_t MFRC522_Request(uint8_t reqMode, uint8_t* TagType) {
 800dc90:	b580      	push	{r7, lr}
 800dc92:	b086      	sub	sp, #24
 800dc94:	af02      	add	r7, sp, #8
 800dc96:	4603      	mov	r3, r0
 800dc98:	6039      	str	r1, [r7, #0]
 800dc9a:	71fb      	strb	r3, [r7, #7]
	uint8_t status;  
	uint16_t backBits;																			// The received data bits

	MFRC522_WriteRegister(MFRC522_REG_BIT_FRAMING, 0x07);		// TxLastBists = BitFramingReg[2..0]
 800dc9c:	2107      	movs	r1, #7
 800dc9e:	200d      	movs	r0, #13
 800dca0:	f7ff ff8c 	bl	800dbbc <MFRC522_WriteRegister>
	TagType[0] = reqMode;
 800dca4:	683b      	ldr	r3, [r7, #0]
 800dca6:	79fa      	ldrb	r2, [r7, #7]
 800dca8:	701a      	strb	r2, [r3, #0]
	status = MFRC522_ToCard(PCD_TRANSCEIVE, TagType, 1, TagType, &backBits);
 800dcaa:	f107 030c 	add.w	r3, r7, #12
 800dcae:	9300      	str	r3, [sp, #0]
 800dcb0:	683b      	ldr	r3, [r7, #0]
 800dcb2:	2201      	movs	r2, #1
 800dcb4:	6839      	ldr	r1, [r7, #0]
 800dcb6:	200c      	movs	r0, #12
 800dcb8:	f000 f80f 	bl	800dcda <MFRC522_ToCard>
 800dcbc:	4603      	mov	r3, r0
 800dcbe:	73fb      	strb	r3, [r7, #15]
	if ((status != MI_OK) || (backBits != 0x10)) status = MI_ERR;
 800dcc0:	7bfb      	ldrb	r3, [r7, #15]
 800dcc2:	2b00      	cmp	r3, #0
 800dcc4:	d102      	bne.n	800dccc <MFRC522_Request+0x3c>
 800dcc6:	89bb      	ldrh	r3, [r7, #12]
 800dcc8:	2b10      	cmp	r3, #16
 800dcca:	d001      	beq.n	800dcd0 <MFRC522_Request+0x40>
 800dccc:	2302      	movs	r3, #2
 800dcce:	73fb      	strb	r3, [r7, #15]
	return status;
 800dcd0:	7bfb      	ldrb	r3, [r7, #15]
}
 800dcd2:	4618      	mov	r0, r3
 800dcd4:	3710      	adds	r7, #16
 800dcd6:	46bd      	mov	sp, r7
 800dcd8:	bd80      	pop	{r7, pc}

0800dcda <MFRC522_ToCard>:

uint8_t MFRC522_ToCard(uint8_t command, uint8_t* sendData, uint8_t sendLen, uint8_t* backData, uint16_t* backLen) {
 800dcda:	b590      	push	{r4, r7, lr}
 800dcdc:	b087      	sub	sp, #28
 800dcde:	af00      	add	r7, sp, #0
 800dce0:	60b9      	str	r1, [r7, #8]
 800dce2:	607b      	str	r3, [r7, #4]
 800dce4:	4603      	mov	r3, r0
 800dce6:	73fb      	strb	r3, [r7, #15]
 800dce8:	4613      	mov	r3, r2
 800dcea:	73bb      	strb	r3, [r7, #14]
	uint8_t status = MI_ERR;
 800dcec:	2302      	movs	r3, #2
 800dcee:	75fb      	strb	r3, [r7, #23]
	uint8_t irqEn = 0x00;
 800dcf0:	2300      	movs	r3, #0
 800dcf2:	75bb      	strb	r3, [r7, #22]
	uint8_t waitIRq = 0x00;
 800dcf4:	2300      	movs	r3, #0
 800dcf6:	757b      	strb	r3, [r7, #21]
	uint8_t lastBits;
	uint8_t n;
	uint16_t i;

	switch (command) {
 800dcf8:	7bfb      	ldrb	r3, [r7, #15]
 800dcfa:	2b0c      	cmp	r3, #12
 800dcfc:	d006      	beq.n	800dd0c <MFRC522_ToCard+0x32>
 800dcfe:	2b0e      	cmp	r3, #14
 800dd00:	d109      	bne.n	800dd16 <MFRC522_ToCard+0x3c>
		case PCD_AUTHENT: {
			irqEn = 0x12;
 800dd02:	2312      	movs	r3, #18
 800dd04:	75bb      	strb	r3, [r7, #22]
			waitIRq = 0x10;
 800dd06:	2310      	movs	r3, #16
 800dd08:	757b      	strb	r3, [r7, #21]
			break;
 800dd0a:	e005      	b.n	800dd18 <MFRC522_ToCard+0x3e>
		}
		case PCD_TRANSCEIVE: {
			irqEn = 0x77;
 800dd0c:	2377      	movs	r3, #119	; 0x77
 800dd0e:	75bb      	strb	r3, [r7, #22]
			waitIRq = 0x30;
 800dd10:	2330      	movs	r3, #48	; 0x30
 800dd12:	757b      	strb	r3, [r7, #21]
			break;
 800dd14:	e000      	b.n	800dd18 <MFRC522_ToCard+0x3e>
		}
		default:
		break;
 800dd16:	bf00      	nop
	}

	MFRC522_WriteRegister(MFRC522_REG_COMM_IE_N, irqEn | 0x80);
 800dd18:	7dbb      	ldrb	r3, [r7, #22]
 800dd1a:	f063 037f 	orn	r3, r3, #127	; 0x7f
 800dd1e:	b2db      	uxtb	r3, r3
 800dd20:	4619      	mov	r1, r3
 800dd22:	2002      	movs	r0, #2
 800dd24:	f7ff ff4a 	bl	800dbbc <MFRC522_WriteRegister>
	MFRC522_ClearBitMask(MFRC522_REG_COMM_IRQ, 0x80);
 800dd28:	2180      	movs	r1, #128	; 0x80
 800dd2a:	2004      	movs	r0, #4
 800dd2c:	f7ff ff92 	bl	800dc54 <MFRC522_ClearBitMask>
	MFRC522_SetBitMask(MFRC522_REG_FIFO_LEVEL, 0x80);
 800dd30:	2180      	movs	r1, #128	; 0x80
 800dd32:	200a      	movs	r0, #10
 800dd34:	f7ff ff74 	bl	800dc20 <MFRC522_SetBitMask>
	MFRC522_WriteRegister(MFRC522_REG_COMMAND, PCD_IDLE);
 800dd38:	2100      	movs	r1, #0
 800dd3a:	2001      	movs	r0, #1
 800dd3c:	f7ff ff3e 	bl	800dbbc <MFRC522_WriteRegister>

	// Writing data to the FIFO
	for (i = 0; i < sendLen; i++) MFRC522_WriteRegister(MFRC522_REG_FIFO_DATA, sendData[i]);
 800dd40:	2300      	movs	r3, #0
 800dd42:	827b      	strh	r3, [r7, #18]
 800dd44:	e00a      	b.n	800dd5c <MFRC522_ToCard+0x82>
 800dd46:	8a7b      	ldrh	r3, [r7, #18]
 800dd48:	68ba      	ldr	r2, [r7, #8]
 800dd4a:	4413      	add	r3, r2
 800dd4c:	781b      	ldrb	r3, [r3, #0]
 800dd4e:	4619      	mov	r1, r3
 800dd50:	2009      	movs	r0, #9
 800dd52:	f7ff ff33 	bl	800dbbc <MFRC522_WriteRegister>
 800dd56:	8a7b      	ldrh	r3, [r7, #18]
 800dd58:	3301      	adds	r3, #1
 800dd5a:	827b      	strh	r3, [r7, #18]
 800dd5c:	7bbb      	ldrb	r3, [r7, #14]
 800dd5e:	b29b      	uxth	r3, r3
 800dd60:	8a7a      	ldrh	r2, [r7, #18]
 800dd62:	429a      	cmp	r2, r3
 800dd64:	d3ef      	bcc.n	800dd46 <MFRC522_ToCard+0x6c>

	// Execute the command
	MFRC522_WriteRegister(MFRC522_REG_COMMAND, command);
 800dd66:	7bfb      	ldrb	r3, [r7, #15]
 800dd68:	4619      	mov	r1, r3
 800dd6a:	2001      	movs	r0, #1
 800dd6c:	f7ff ff26 	bl	800dbbc <MFRC522_WriteRegister>
	if (command == PCD_TRANSCEIVE) MFRC522_SetBitMask(MFRC522_REG_BIT_FRAMING, 0x80);		// StartSend=1,transmission of data starts 
 800dd70:	7bfb      	ldrb	r3, [r7, #15]
 800dd72:	2b0c      	cmp	r3, #12
 800dd74:	d103      	bne.n	800dd7e <MFRC522_ToCard+0xa4>
 800dd76:	2180      	movs	r1, #128	; 0x80
 800dd78:	200d      	movs	r0, #13
 800dd7a:	f7ff ff51 	bl	800dc20 <MFRC522_SetBitMask>

	// Waiting to receive data to complete
	i = 2000;	// i according to the clock frequency adjustment, the operator M1 card maximum waiting time 25ms
 800dd7e:	f44f 63fa 	mov.w	r3, #2000	; 0x7d0
 800dd82:	827b      	strh	r3, [r7, #18]
	do {
		// CommIrqReg[7..0]
		// Set1 TxIRq RxIRq IdleIRq HiAlerIRq LoAlertIRq ErrIRq TimerIRq
		n = MFRC522_ReadRegister(MFRC522_REG_COMM_IRQ);
 800dd84:	2004      	movs	r0, #4
 800dd86:	f7ff ff31 	bl	800dbec <MFRC522_ReadRegister>
 800dd8a:	4603      	mov	r3, r0
 800dd8c:	753b      	strb	r3, [r7, #20]
		i--;
 800dd8e:	8a7b      	ldrh	r3, [r7, #18]
 800dd90:	3b01      	subs	r3, #1
 800dd92:	827b      	strh	r3, [r7, #18]
	} while ((i!=0) && !(n&0x01) && !(n&waitIRq));
 800dd94:	8a7b      	ldrh	r3, [r7, #18]
 800dd96:	2b00      	cmp	r3, #0
 800dd98:	d00a      	beq.n	800ddb0 <MFRC522_ToCard+0xd6>
 800dd9a:	7d3b      	ldrb	r3, [r7, #20]
 800dd9c:	f003 0301 	and.w	r3, r3, #1
 800dda0:	2b00      	cmp	r3, #0
 800dda2:	d105      	bne.n	800ddb0 <MFRC522_ToCard+0xd6>
 800dda4:	7d3a      	ldrb	r2, [r7, #20]
 800dda6:	7d7b      	ldrb	r3, [r7, #21]
 800dda8:	4013      	ands	r3, r2
 800ddaa:	b2db      	uxtb	r3, r3
 800ddac:	2b00      	cmp	r3, #0
 800ddae:	d0e9      	beq.n	800dd84 <MFRC522_ToCard+0xaa>

	MFRC522_ClearBitMask(MFRC522_REG_BIT_FRAMING, 0x80);																// StartSend=0
 800ddb0:	2180      	movs	r1, #128	; 0x80
 800ddb2:	200d      	movs	r0, #13
 800ddb4:	f7ff ff4e 	bl	800dc54 <MFRC522_ClearBitMask>

	if (i != 0)  {
 800ddb8:	8a7b      	ldrh	r3, [r7, #18]
 800ddba:	2b00      	cmp	r3, #0
 800ddbc:	d057      	beq.n	800de6e <MFRC522_ToCard+0x194>
		if (!(MFRC522_ReadRegister(MFRC522_REG_ERROR) & 0x1B)) {
 800ddbe:	2006      	movs	r0, #6
 800ddc0:	f7ff ff14 	bl	800dbec <MFRC522_ReadRegister>
 800ddc4:	4603      	mov	r3, r0
 800ddc6:	f003 031b 	and.w	r3, r3, #27
 800ddca:	2b00      	cmp	r3, #0
 800ddcc:	d14d      	bne.n	800de6a <MFRC522_ToCard+0x190>
			status = MI_OK;
 800ddce:	2300      	movs	r3, #0
 800ddd0:	75fb      	strb	r3, [r7, #23]
			if (n & irqEn & 0x01) status = MI_NOTAGERR;
 800ddd2:	7d3a      	ldrb	r2, [r7, #20]
 800ddd4:	7dbb      	ldrb	r3, [r7, #22]
 800ddd6:	4013      	ands	r3, r2
 800ddd8:	b2db      	uxtb	r3, r3
 800ddda:	f003 0301 	and.w	r3, r3, #1
 800ddde:	2b00      	cmp	r3, #0
 800dde0:	d001      	beq.n	800dde6 <MFRC522_ToCard+0x10c>
 800dde2:	2301      	movs	r3, #1
 800dde4:	75fb      	strb	r3, [r7, #23]
			if (command == PCD_TRANSCEIVE) {
 800dde6:	7bfb      	ldrb	r3, [r7, #15]
 800dde8:	2b0c      	cmp	r3, #12
 800ddea:	d140      	bne.n	800de6e <MFRC522_ToCard+0x194>
				n = MFRC522_ReadRegister(MFRC522_REG_FIFO_LEVEL);
 800ddec:	200a      	movs	r0, #10
 800ddee:	f7ff fefd 	bl	800dbec <MFRC522_ReadRegister>
 800ddf2:	4603      	mov	r3, r0
 800ddf4:	753b      	strb	r3, [r7, #20]
				lastBits = MFRC522_ReadRegister(MFRC522_REG_CONTROL) & 0x07;
 800ddf6:	200c      	movs	r0, #12
 800ddf8:	f7ff fef8 	bl	800dbec <MFRC522_ReadRegister>
 800ddfc:	4603      	mov	r3, r0
 800ddfe:	f003 0307 	and.w	r3, r3, #7
 800de02:	747b      	strb	r3, [r7, #17]
				if (lastBits) *backLen = (n-1)*8+lastBits; else *backLen = n*8;
 800de04:	7c7b      	ldrb	r3, [r7, #17]
 800de06:	2b00      	cmp	r3, #0
 800de08:	d00b      	beq.n	800de22 <MFRC522_ToCard+0x148>
 800de0a:	7d3b      	ldrb	r3, [r7, #20]
 800de0c:	3b01      	subs	r3, #1
 800de0e:	b29b      	uxth	r3, r3
 800de10:	00db      	lsls	r3, r3, #3
 800de12:	b29a      	uxth	r2, r3
 800de14:	7c7b      	ldrb	r3, [r7, #17]
 800de16:	b29b      	uxth	r3, r3
 800de18:	4413      	add	r3, r2
 800de1a:	b29a      	uxth	r2, r3
 800de1c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800de1e:	801a      	strh	r2, [r3, #0]
 800de20:	e005      	b.n	800de2e <MFRC522_ToCard+0x154>
 800de22:	7d3b      	ldrb	r3, [r7, #20]
 800de24:	b29b      	uxth	r3, r3
 800de26:	00db      	lsls	r3, r3, #3
 800de28:	b29a      	uxth	r2, r3
 800de2a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800de2c:	801a      	strh	r2, [r3, #0]
				if (n == 0) n = 1;
 800de2e:	7d3b      	ldrb	r3, [r7, #20]
 800de30:	2b00      	cmp	r3, #0
 800de32:	d101      	bne.n	800de38 <MFRC522_ToCard+0x15e>
 800de34:	2301      	movs	r3, #1
 800de36:	753b      	strb	r3, [r7, #20]
				if (n > MFRC522_MAX_LEN) n = MFRC522_MAX_LEN;
 800de38:	7d3b      	ldrb	r3, [r7, #20]
 800de3a:	2b10      	cmp	r3, #16
 800de3c:	d901      	bls.n	800de42 <MFRC522_ToCard+0x168>
 800de3e:	2310      	movs	r3, #16
 800de40:	753b      	strb	r3, [r7, #20]
				for (i = 0; i < n; i++) backData[i] = MFRC522_ReadRegister(MFRC522_REG_FIFO_DATA);		// Reading the received data in FIFO
 800de42:	2300      	movs	r3, #0
 800de44:	827b      	strh	r3, [r7, #18]
 800de46:	e00a      	b.n	800de5e <MFRC522_ToCard+0x184>
 800de48:	8a7b      	ldrh	r3, [r7, #18]
 800de4a:	687a      	ldr	r2, [r7, #4]
 800de4c:	18d4      	adds	r4, r2, r3
 800de4e:	2009      	movs	r0, #9
 800de50:	f7ff fecc 	bl	800dbec <MFRC522_ReadRegister>
 800de54:	4603      	mov	r3, r0
 800de56:	7023      	strb	r3, [r4, #0]
 800de58:	8a7b      	ldrh	r3, [r7, #18]
 800de5a:	3301      	adds	r3, #1
 800de5c:	827b      	strh	r3, [r7, #18]
 800de5e:	7d3b      	ldrb	r3, [r7, #20]
 800de60:	b29b      	uxth	r3, r3
 800de62:	8a7a      	ldrh	r2, [r7, #18]
 800de64:	429a      	cmp	r2, r3
 800de66:	d3ef      	bcc.n	800de48 <MFRC522_ToCard+0x16e>
 800de68:	e001      	b.n	800de6e <MFRC522_ToCard+0x194>
			}
		} else status = MI_ERR;
 800de6a:	2302      	movs	r3, #2
 800de6c:	75fb      	strb	r3, [r7, #23]
	}
	return status;
 800de6e:	7dfb      	ldrb	r3, [r7, #23]
}
 800de70:	4618      	mov	r0, r3
 800de72:	371c      	adds	r7, #28
 800de74:	46bd      	mov	sp, r7
 800de76:	bd90      	pop	{r4, r7, pc}

0800de78 <MFRC522_Anticoll>:

uint8_t MFRC522_Anticoll(uint8_t* serNum) {
 800de78:	b580      	push	{r7, lr}
 800de7a:	b086      	sub	sp, #24
 800de7c:	af02      	add	r7, sp, #8
 800de7e:	6078      	str	r0, [r7, #4]
	uint8_t status;
	uint8_t i;
	uint8_t serNumCheck = 0;
 800de80:	2300      	movs	r3, #0
 800de82:	737b      	strb	r3, [r7, #13]
	uint16_t unLen;

	MFRC522_WriteRegister(MFRC522_REG_BIT_FRAMING, 0x00);												// TxLastBists = BitFramingReg[2..0]
 800de84:	2100      	movs	r1, #0
 800de86:	200d      	movs	r0, #13
 800de88:	f7ff fe98 	bl	800dbbc <MFRC522_WriteRegister>
	serNum[0] = PICC_ANTICOLL;
 800de8c:	687b      	ldr	r3, [r7, #4]
 800de8e:	2293      	movs	r2, #147	; 0x93
 800de90:	701a      	strb	r2, [r3, #0]
	serNum[1] = 0x20;
 800de92:	687b      	ldr	r3, [r7, #4]
 800de94:	3301      	adds	r3, #1
 800de96:	2220      	movs	r2, #32
 800de98:	701a      	strb	r2, [r3, #0]
	status = MFRC522_ToCard(PCD_TRANSCEIVE, serNum, 2, serNum, &unLen);
 800de9a:	f107 030a 	add.w	r3, r7, #10
 800de9e:	9300      	str	r3, [sp, #0]
 800dea0:	687b      	ldr	r3, [r7, #4]
 800dea2:	2202      	movs	r2, #2
 800dea4:	6879      	ldr	r1, [r7, #4]
 800dea6:	200c      	movs	r0, #12
 800dea8:	f7ff ff17 	bl	800dcda <MFRC522_ToCard>
 800deac:	4603      	mov	r3, r0
 800deae:	73fb      	strb	r3, [r7, #15]
	if (status == MI_OK) {
 800deb0:	7bfb      	ldrb	r3, [r7, #15]
 800deb2:	2b00      	cmp	r3, #0
 800deb4:	d118      	bne.n	800dee8 <MFRC522_Anticoll+0x70>
		// Check card serial number
		for (i = 0; i < 4; i++) serNumCheck ^= serNum[i];
 800deb6:	2300      	movs	r3, #0
 800deb8:	73bb      	strb	r3, [r7, #14]
 800deba:	e009      	b.n	800ded0 <MFRC522_Anticoll+0x58>
 800debc:	7bbb      	ldrb	r3, [r7, #14]
 800debe:	687a      	ldr	r2, [r7, #4]
 800dec0:	4413      	add	r3, r2
 800dec2:	781a      	ldrb	r2, [r3, #0]
 800dec4:	7b7b      	ldrb	r3, [r7, #13]
 800dec6:	4053      	eors	r3, r2
 800dec8:	737b      	strb	r3, [r7, #13]
 800deca:	7bbb      	ldrb	r3, [r7, #14]
 800decc:	3301      	adds	r3, #1
 800dece:	73bb      	strb	r3, [r7, #14]
 800ded0:	7bbb      	ldrb	r3, [r7, #14]
 800ded2:	2b03      	cmp	r3, #3
 800ded4:	d9f2      	bls.n	800debc <MFRC522_Anticoll+0x44>
		if (serNumCheck != serNum[i]) status = MI_ERR;
 800ded6:	7bbb      	ldrb	r3, [r7, #14]
 800ded8:	687a      	ldr	r2, [r7, #4]
 800deda:	4413      	add	r3, r2
 800dedc:	781b      	ldrb	r3, [r3, #0]
 800dede:	7b7a      	ldrb	r2, [r7, #13]
 800dee0:	429a      	cmp	r2, r3
 800dee2:	d001      	beq.n	800dee8 <MFRC522_Anticoll+0x70>
 800dee4:	2302      	movs	r3, #2
 800dee6:	73fb      	strb	r3, [r7, #15]
	}
	return status;
 800dee8:	7bfb      	ldrb	r3, [r7, #15]
} 
 800deea:	4618      	mov	r0, r3
 800deec:	3710      	adds	r7, #16
 800deee:	46bd      	mov	sp, r7
 800def0:	bd80      	pop	{r7, pc}

0800def2 <MFRC522_CalculateCRC>:

void MFRC522_CalculateCRC(uint8_t*  pIndata, uint8_t len, uint8_t* pOutData) {
 800def2:	b590      	push	{r4, r7, lr}
 800def4:	b087      	sub	sp, #28
 800def6:	af00      	add	r7, sp, #0
 800def8:	60f8      	str	r0, [r7, #12]
 800defa:	460b      	mov	r3, r1
 800defc:	607a      	str	r2, [r7, #4]
 800defe:	72fb      	strb	r3, [r7, #11]
	uint8_t i, n;

	MFRC522_ClearBitMask(MFRC522_REG_DIV_IRQ, 0x04);													// CRCIrq = 0
 800df00:	2104      	movs	r1, #4
 800df02:	2005      	movs	r0, #5
 800df04:	f7ff fea6 	bl	800dc54 <MFRC522_ClearBitMask>
	MFRC522_SetBitMask(MFRC522_REG_FIFO_LEVEL, 0x80);													// Clear the FIFO pointer
 800df08:	2180      	movs	r1, #128	; 0x80
 800df0a:	200a      	movs	r0, #10
 800df0c:	f7ff fe88 	bl	800dc20 <MFRC522_SetBitMask>
	// Write_MFRC522(CommandReg, PCD_IDLE);

	// Writing data to the FIFO	
	for (i = 0; i < len; i++) MFRC522_WriteRegister(MFRC522_REG_FIFO_DATA, *(pIndata+i));
 800df10:	2300      	movs	r3, #0
 800df12:	75fb      	strb	r3, [r7, #23]
 800df14:	e00a      	b.n	800df2c <MFRC522_CalculateCRC+0x3a>
 800df16:	7dfb      	ldrb	r3, [r7, #23]
 800df18:	68fa      	ldr	r2, [r7, #12]
 800df1a:	4413      	add	r3, r2
 800df1c:	781b      	ldrb	r3, [r3, #0]
 800df1e:	4619      	mov	r1, r3
 800df20:	2009      	movs	r0, #9
 800df22:	f7ff fe4b 	bl	800dbbc <MFRC522_WriteRegister>
 800df26:	7dfb      	ldrb	r3, [r7, #23]
 800df28:	3301      	adds	r3, #1
 800df2a:	75fb      	strb	r3, [r7, #23]
 800df2c:	7dfa      	ldrb	r2, [r7, #23]
 800df2e:	7afb      	ldrb	r3, [r7, #11]
 800df30:	429a      	cmp	r2, r3
 800df32:	d3f0      	bcc.n	800df16 <MFRC522_CalculateCRC+0x24>
	MFRC522_WriteRegister(MFRC522_REG_COMMAND, PCD_CALCCRC);
 800df34:	2103      	movs	r1, #3
 800df36:	2001      	movs	r0, #1
 800df38:	f7ff fe40 	bl	800dbbc <MFRC522_WriteRegister>

	// Wait CRC calculation is complete
	i = 0xFF;
 800df3c:	23ff      	movs	r3, #255	; 0xff
 800df3e:	75fb      	strb	r3, [r7, #23]
	do {
		n = MFRC522_ReadRegister(MFRC522_REG_DIV_IRQ);
 800df40:	2005      	movs	r0, #5
 800df42:	f7ff fe53 	bl	800dbec <MFRC522_ReadRegister>
 800df46:	4603      	mov	r3, r0
 800df48:	75bb      	strb	r3, [r7, #22]
		i--;
 800df4a:	7dfb      	ldrb	r3, [r7, #23]
 800df4c:	3b01      	subs	r3, #1
 800df4e:	75fb      	strb	r3, [r7, #23]
	} while ((i!=0) && !(n&0x04));																						// CRCIrq = 1
 800df50:	7dfb      	ldrb	r3, [r7, #23]
 800df52:	2b00      	cmp	r3, #0
 800df54:	d004      	beq.n	800df60 <MFRC522_CalculateCRC+0x6e>
 800df56:	7dbb      	ldrb	r3, [r7, #22]
 800df58:	f003 0304 	and.w	r3, r3, #4
 800df5c:	2b00      	cmp	r3, #0
 800df5e:	d0ef      	beq.n	800df40 <MFRC522_CalculateCRC+0x4e>

	// Read CRC calculation result
	pOutData[0] = MFRC522_ReadRegister(MFRC522_REG_CRC_RESULT_L);
 800df60:	2022      	movs	r0, #34	; 0x22
 800df62:	f7ff fe43 	bl	800dbec <MFRC522_ReadRegister>
 800df66:	4603      	mov	r3, r0
 800df68:	461a      	mov	r2, r3
 800df6a:	687b      	ldr	r3, [r7, #4]
 800df6c:	701a      	strb	r2, [r3, #0]
	pOutData[1] = MFRC522_ReadRegister(MFRC522_REG_CRC_RESULT_M);
 800df6e:	687b      	ldr	r3, [r7, #4]
 800df70:	1c5c      	adds	r4, r3, #1
 800df72:	2021      	movs	r0, #33	; 0x21
 800df74:	f7ff fe3a 	bl	800dbec <MFRC522_ReadRegister>
 800df78:	4603      	mov	r3, r0
 800df7a:	7023      	strb	r3, [r4, #0]
}
 800df7c:	bf00      	nop
 800df7e:	371c      	adds	r7, #28
 800df80:	46bd      	mov	sp, r7
 800df82:	bd90      	pop	{r4, r7, pc}

0800df84 <MFRC522_SelectTag>:

uint8_t MFRC522_SelectTag(uint8_t* serNum) {
 800df84:	b580      	push	{r7, lr}
 800df86:	b088      	sub	sp, #32
 800df88:	af02      	add	r7, sp, #8
 800df8a:	6078      	str	r0, [r7, #4]
	uint8_t status;
	uint8_t size;
	uint16_t recvBits;
	uint8_t buffer[9]; 

	buffer[0] = PICC_SElECTTAG;
 800df8c:	2393      	movs	r3, #147	; 0x93
 800df8e:	723b      	strb	r3, [r7, #8]
	buffer[1] = 0x70;
 800df90:	2370      	movs	r3, #112	; 0x70
 800df92:	727b      	strb	r3, [r7, #9]
	for (i = 0; i < 5; i++) buffer[i+2] = *(serNum+i);
 800df94:	2300      	movs	r3, #0
 800df96:	75fb      	strb	r3, [r7, #23]
 800df98:	e00c      	b.n	800dfb4 <MFRC522_SelectTag+0x30>
 800df9a:	7dfb      	ldrb	r3, [r7, #23]
 800df9c:	687a      	ldr	r2, [r7, #4]
 800df9e:	441a      	add	r2, r3
 800dfa0:	7dfb      	ldrb	r3, [r7, #23]
 800dfa2:	3302      	adds	r3, #2
 800dfa4:	7812      	ldrb	r2, [r2, #0]
 800dfa6:	3318      	adds	r3, #24
 800dfa8:	443b      	add	r3, r7
 800dfaa:	f803 2c10 	strb.w	r2, [r3, #-16]
 800dfae:	7dfb      	ldrb	r3, [r7, #23]
 800dfb0:	3301      	adds	r3, #1
 800dfb2:	75fb      	strb	r3, [r7, #23]
 800dfb4:	7dfb      	ldrb	r3, [r7, #23]
 800dfb6:	2b04      	cmp	r3, #4
 800dfb8:	d9ef      	bls.n	800df9a <MFRC522_SelectTag+0x16>
	MFRC522_CalculateCRC(buffer, 7, &buffer[7]);		//??
 800dfba:	f107 0308 	add.w	r3, r7, #8
 800dfbe:	1dda      	adds	r2, r3, #7
 800dfc0:	f107 0308 	add.w	r3, r7, #8
 800dfc4:	2107      	movs	r1, #7
 800dfc6:	4618      	mov	r0, r3
 800dfc8:	f7ff ff93 	bl	800def2 <MFRC522_CalculateCRC>
	status = MFRC522_ToCard(PCD_TRANSCEIVE, buffer, 9, buffer, &recvBits);
 800dfcc:	f107 0208 	add.w	r2, r7, #8
 800dfd0:	f107 0108 	add.w	r1, r7, #8
 800dfd4:	f107 0312 	add.w	r3, r7, #18
 800dfd8:	9300      	str	r3, [sp, #0]
 800dfda:	4613      	mov	r3, r2
 800dfdc:	2209      	movs	r2, #9
 800dfde:	200c      	movs	r0, #12
 800dfe0:	f7ff fe7b 	bl	800dcda <MFRC522_ToCard>
 800dfe4:	4603      	mov	r3, r0
 800dfe6:	757b      	strb	r3, [r7, #21]
	if ((status == MI_OK) && (recvBits == 0x18)) size = buffer[0]; else size = 0;
 800dfe8:	7d7b      	ldrb	r3, [r7, #21]
 800dfea:	2b00      	cmp	r3, #0
 800dfec:	d105      	bne.n	800dffa <MFRC522_SelectTag+0x76>
 800dfee:	8a7b      	ldrh	r3, [r7, #18]
 800dff0:	2b18      	cmp	r3, #24
 800dff2:	d102      	bne.n	800dffa <MFRC522_SelectTag+0x76>
 800dff4:	7a3b      	ldrb	r3, [r7, #8]
 800dff6:	75bb      	strb	r3, [r7, #22]
 800dff8:	e001      	b.n	800dffe <MFRC522_SelectTag+0x7a>
 800dffa:	2300      	movs	r3, #0
 800dffc:	75bb      	strb	r3, [r7, #22]
	return size;
 800dffe:	7dbb      	ldrb	r3, [r7, #22]
}
 800e000:	4618      	mov	r0, r3
 800e002:	3718      	adds	r7, #24
 800e004:	46bd      	mov	sp, r7
 800e006:	bd80      	pop	{r7, pc}

0800e008 <MFRC522_Auth>:

uint8_t MFRC522_Auth(uint8_t authMode, uint8_t BlockAddr, uint8_t* Sectorkey, uint8_t* serNum) {
 800e008:	b580      	push	{r7, lr}
 800e00a:	b08a      	sub	sp, #40	; 0x28
 800e00c:	af02      	add	r7, sp, #8
 800e00e:	60ba      	str	r2, [r7, #8]
 800e010:	607b      	str	r3, [r7, #4]
 800e012:	4603      	mov	r3, r0
 800e014:	73fb      	strb	r3, [r7, #15]
 800e016:	460b      	mov	r3, r1
 800e018:	73bb      	strb	r3, [r7, #14]
	uint16_t recvBits;
	uint8_t i;
	uint8_t buff[12]; 

	// Verify the command block address + sector + password + card serial number
	buff[0] = authMode;
 800e01a:	7bfb      	ldrb	r3, [r7, #15]
 800e01c:	743b      	strb	r3, [r7, #16]
	buff[1] = BlockAddr;
 800e01e:	7bbb      	ldrb	r3, [r7, #14]
 800e020:	747b      	strb	r3, [r7, #17]
	for (i = 0; i < 6; i++) buff[i+2] = *(Sectorkey+i);
 800e022:	2300      	movs	r3, #0
 800e024:	77bb      	strb	r3, [r7, #30]
 800e026:	e00c      	b.n	800e042 <MFRC522_Auth+0x3a>
 800e028:	7fbb      	ldrb	r3, [r7, #30]
 800e02a:	68ba      	ldr	r2, [r7, #8]
 800e02c:	441a      	add	r2, r3
 800e02e:	7fbb      	ldrb	r3, [r7, #30]
 800e030:	3302      	adds	r3, #2
 800e032:	7812      	ldrb	r2, [r2, #0]
 800e034:	3320      	adds	r3, #32
 800e036:	443b      	add	r3, r7
 800e038:	f803 2c10 	strb.w	r2, [r3, #-16]
 800e03c:	7fbb      	ldrb	r3, [r7, #30]
 800e03e:	3301      	adds	r3, #1
 800e040:	77bb      	strb	r3, [r7, #30]
 800e042:	7fbb      	ldrb	r3, [r7, #30]
 800e044:	2b05      	cmp	r3, #5
 800e046:	d9ef      	bls.n	800e028 <MFRC522_Auth+0x20>
	for (i=0; i<4; i++) buff[i+8] = *(serNum+i);
 800e048:	2300      	movs	r3, #0
 800e04a:	77bb      	strb	r3, [r7, #30]
 800e04c:	e00c      	b.n	800e068 <MFRC522_Auth+0x60>
 800e04e:	7fbb      	ldrb	r3, [r7, #30]
 800e050:	687a      	ldr	r2, [r7, #4]
 800e052:	441a      	add	r2, r3
 800e054:	7fbb      	ldrb	r3, [r7, #30]
 800e056:	3308      	adds	r3, #8
 800e058:	7812      	ldrb	r2, [r2, #0]
 800e05a:	3320      	adds	r3, #32
 800e05c:	443b      	add	r3, r7
 800e05e:	f803 2c10 	strb.w	r2, [r3, #-16]
 800e062:	7fbb      	ldrb	r3, [r7, #30]
 800e064:	3301      	adds	r3, #1
 800e066:	77bb      	strb	r3, [r7, #30]
 800e068:	7fbb      	ldrb	r3, [r7, #30]
 800e06a:	2b03      	cmp	r3, #3
 800e06c:	d9ef      	bls.n	800e04e <MFRC522_Auth+0x46>
	status = MFRC522_ToCard(PCD_AUTHENT, buff, 12, buff, &recvBits);
 800e06e:	f107 0210 	add.w	r2, r7, #16
 800e072:	f107 0110 	add.w	r1, r7, #16
 800e076:	f107 031c 	add.w	r3, r7, #28
 800e07a:	9300      	str	r3, [sp, #0]
 800e07c:	4613      	mov	r3, r2
 800e07e:	220c      	movs	r2, #12
 800e080:	200e      	movs	r0, #14
 800e082:	f7ff fe2a 	bl	800dcda <MFRC522_ToCard>
 800e086:	4603      	mov	r3, r0
 800e088:	77fb      	strb	r3, [r7, #31]
	if ((status != MI_OK) || (!(MFRC522_ReadRegister(MFRC522_REG_STATUS2) & 0x08))) status = MI_ERR;
 800e08a:	7ffb      	ldrb	r3, [r7, #31]
 800e08c:	2b00      	cmp	r3, #0
 800e08e:	d107      	bne.n	800e0a0 <MFRC522_Auth+0x98>
 800e090:	2008      	movs	r0, #8
 800e092:	f7ff fdab 	bl	800dbec <MFRC522_ReadRegister>
 800e096:	4603      	mov	r3, r0
 800e098:	f003 0308 	and.w	r3, r3, #8
 800e09c:	2b00      	cmp	r3, #0
 800e09e:	d101      	bne.n	800e0a4 <MFRC522_Auth+0x9c>
 800e0a0:	2302      	movs	r3, #2
 800e0a2:	77fb      	strb	r3, [r7, #31]
	return status;
 800e0a4:	7ffb      	ldrb	r3, [r7, #31]
}
 800e0a6:	4618      	mov	r0, r3
 800e0a8:	3720      	adds	r7, #32
 800e0aa:	46bd      	mov	sp, r7
 800e0ac:	bd80      	pop	{r7, pc}

0800e0ae <MFRC522_Read>:

uint8_t MFRC522_Read(uint8_t blockAddr, uint8_t* recvData) {
 800e0ae:	b580      	push	{r7, lr}
 800e0b0:	b086      	sub	sp, #24
 800e0b2:	af02      	add	r7, sp, #8
 800e0b4:	4603      	mov	r3, r0
 800e0b6:	6039      	str	r1, [r7, #0]
 800e0b8:	71fb      	strb	r3, [r7, #7]
	uint8_t status;
	uint16_t unLen;

	recvData[0] = PICC_READ;
 800e0ba:	683b      	ldr	r3, [r7, #0]
 800e0bc:	2230      	movs	r2, #48	; 0x30
 800e0be:	701a      	strb	r2, [r3, #0]
	recvData[1] = blockAddr;
 800e0c0:	683b      	ldr	r3, [r7, #0]
 800e0c2:	3301      	adds	r3, #1
 800e0c4:	79fa      	ldrb	r2, [r7, #7]
 800e0c6:	701a      	strb	r2, [r3, #0]
	MFRC522_CalculateCRC(recvData,2, &recvData[2]);
 800e0c8:	683b      	ldr	r3, [r7, #0]
 800e0ca:	3302      	adds	r3, #2
 800e0cc:	461a      	mov	r2, r3
 800e0ce:	2102      	movs	r1, #2
 800e0d0:	6838      	ldr	r0, [r7, #0]
 800e0d2:	f7ff ff0e 	bl	800def2 <MFRC522_CalculateCRC>
	status = MFRC522_ToCard(PCD_TRANSCEIVE, recvData, 4, recvData, &unLen);
 800e0d6:	f107 030c 	add.w	r3, r7, #12
 800e0da:	9300      	str	r3, [sp, #0]
 800e0dc:	683b      	ldr	r3, [r7, #0]
 800e0de:	2204      	movs	r2, #4
 800e0e0:	6839      	ldr	r1, [r7, #0]
 800e0e2:	200c      	movs	r0, #12
 800e0e4:	f7ff fdf9 	bl	800dcda <MFRC522_ToCard>
 800e0e8:	4603      	mov	r3, r0
 800e0ea:	73fb      	strb	r3, [r7, #15]
	if ((status != MI_OK) || (unLen != 0x90)) status = MI_ERR;
 800e0ec:	7bfb      	ldrb	r3, [r7, #15]
 800e0ee:	2b00      	cmp	r3, #0
 800e0f0:	d102      	bne.n	800e0f8 <MFRC522_Read+0x4a>
 800e0f2:	89bb      	ldrh	r3, [r7, #12]
 800e0f4:	2b90      	cmp	r3, #144	; 0x90
 800e0f6:	d001      	beq.n	800e0fc <MFRC522_Read+0x4e>
 800e0f8:	2302      	movs	r3, #2
 800e0fa:	73fb      	strb	r3, [r7, #15]
	return status;
 800e0fc:	7bfb      	ldrb	r3, [r7, #15]
}
 800e0fe:	4618      	mov	r0, r3
 800e100:	3710      	adds	r7, #16
 800e102:	46bd      	mov	sp, r7
 800e104:	bd80      	pop	{r7, pc}

0800e106 <MFRC522_Init>:
		if ((status != MI_OK) || (recvBits != 4) || ((buff[0] & 0x0F) != 0x0A)) status = MI_ERR;
	}
	return status;
}

void MFRC522_Init(void) {
 800e106:	b580      	push	{r7, lr}
 800e108:	af00      	add	r7, sp, #0
	MFRC522_Reset();
 800e10a:	f000 f820 	bl	800e14e <MFRC522_Reset>
	MFRC522_WriteRegister(MFRC522_REG_T_MODE, 0x8D);
 800e10e:	218d      	movs	r1, #141	; 0x8d
 800e110:	202a      	movs	r0, #42	; 0x2a
 800e112:	f7ff fd53 	bl	800dbbc <MFRC522_WriteRegister>
	MFRC522_WriteRegister(MFRC522_REG_T_PRESCALER, 0x3E);
 800e116:	213e      	movs	r1, #62	; 0x3e
 800e118:	202b      	movs	r0, #43	; 0x2b
 800e11a:	f7ff fd4f 	bl	800dbbc <MFRC522_WriteRegister>
	MFRC522_WriteRegister(MFRC522_REG_T_RELOAD_L, 30);           
 800e11e:	211e      	movs	r1, #30
 800e120:	202d      	movs	r0, #45	; 0x2d
 800e122:	f7ff fd4b 	bl	800dbbc <MFRC522_WriteRegister>
	MFRC522_WriteRegister(MFRC522_REG_T_RELOAD_H, 0);
 800e126:	2100      	movs	r1, #0
 800e128:	202c      	movs	r0, #44	; 0x2c
 800e12a:	f7ff fd47 	bl	800dbbc <MFRC522_WriteRegister>
	MFRC522_WriteRegister(MFRC522_REG_RF_CFG, 0x70);				// 48dB gain	
 800e12e:	2170      	movs	r1, #112	; 0x70
 800e130:	2026      	movs	r0, #38	; 0x26
 800e132:	f7ff fd43 	bl	800dbbc <MFRC522_WriteRegister>
	MFRC522_WriteRegister(MFRC522_REG_TX_AUTO, 0x40);
 800e136:	2140      	movs	r1, #64	; 0x40
 800e138:	2015      	movs	r0, #21
 800e13a:	f7ff fd3f 	bl	800dbbc <MFRC522_WriteRegister>
	MFRC522_WriteRegister(MFRC522_REG_MODE, 0x3D);
 800e13e:	213d      	movs	r1, #61	; 0x3d
 800e140:	2011      	movs	r0, #17
 800e142:	f7ff fd3b 	bl	800dbbc <MFRC522_WriteRegister>
	MFRC522_AntennaOn();																		// Open the antenna
 800e146:	f000 f80a 	bl	800e15e <MFRC522_AntennaOn>
}
 800e14a:	bf00      	nop
 800e14c:	bd80      	pop	{r7, pc}

0800e14e <MFRC522_Reset>:

void MFRC522_Reset(void) {
 800e14e:	b580      	push	{r7, lr}
 800e150:	af00      	add	r7, sp, #0
	MFRC522_WriteRegister(MFRC522_REG_COMMAND, PCD_RESETPHASE);
 800e152:	210f      	movs	r1, #15
 800e154:	2001      	movs	r0, #1
 800e156:	f7ff fd31 	bl	800dbbc <MFRC522_WriteRegister>
}
 800e15a:	bf00      	nop
 800e15c:	bd80      	pop	{r7, pc}

0800e15e <MFRC522_AntennaOn>:

void MFRC522_AntennaOn(void) {
 800e15e:	b580      	push	{r7, lr}
 800e160:	b082      	sub	sp, #8
 800e162:	af00      	add	r7, sp, #0
	uint8_t temp;

	temp = MFRC522_ReadRegister(MFRC522_REG_TX_CONTROL);
 800e164:	2014      	movs	r0, #20
 800e166:	f7ff fd41 	bl	800dbec <MFRC522_ReadRegister>
 800e16a:	4603      	mov	r3, r0
 800e16c:	71fb      	strb	r3, [r7, #7]
	if (!(temp & 0x03)) MFRC522_SetBitMask(MFRC522_REG_TX_CONTROL, 0x03);
 800e16e:	79fb      	ldrb	r3, [r7, #7]
 800e170:	f003 0303 	and.w	r3, r3, #3
 800e174:	2b00      	cmp	r3, #0
 800e176:	d103      	bne.n	800e180 <MFRC522_AntennaOn+0x22>
 800e178:	2103      	movs	r1, #3
 800e17a:	2014      	movs	r0, #20
 800e17c:	f7ff fd50 	bl	800dc20 <MFRC522_SetBitMask>
}
 800e180:	bf00      	nop
 800e182:	3708      	adds	r7, #8
 800e184:	46bd      	mov	sp, r7
 800e186:	bd80      	pop	{r7, pc}

0800e188 <cardOperationWithBlockedSector>:
	buff[1] = 0;
	MFRC522_CalculateCRC(buff, 2, &buff[2]);
	MFRC522_ToCard(PCD_TRANSCEIVE, buff, 4, buff, &unLen);
}

uint8_t cardOperationWithBlockedSector(uint8_t* finalData){
 800e188:	b5f0      	push	{r4, r5, r6, r7, lr}
 800e18a:	b0f1      	sub	sp, #452	; 0x1c4
 800e18c:	af0e      	add	r7, sp, #56	; 0x38
 800e18e:	f507 73c4 	add.w	r3, r7, #392	; 0x188
 800e192:	f5a3 73b2 	sub.w	r3, r3, #356	; 0x164
 800e196:	6018      	str	r0, [r3, #0]

	  uint8_t status;
	  uint8_t sectorKeyB[] = { 0xFA, 0xFB, 0xFC, 0x21, 0x01, 0x2A };
 800e198:	4aae      	ldr	r2, [pc, #696]	; (800e454 <cardOperationWithBlockedSector+0x2cc>)
 800e19a:	f507 73be 	add.w	r3, r7, #380	; 0x17c
 800e19e:	e892 0003 	ldmia.w	r2, {r0, r1}
 800e1a2:	6018      	str	r0, [r3, #0]
 800e1a4:	3304      	adds	r3, #4
 800e1a6:	8019      	strh	r1, [r3, #0]

	  uint8_t str[MFRC522_MAX_LEN];
	  uint8_t str1[128];
	  uint8_t l;
	  uint8_t cardIDStatus = 0;
 800e1a8:	2300      	movs	r3, #0
 800e1aa:	f887 3185 	strb.w	r3, [r7, #389]	; 0x185
	  uint8_t cardReadStatus = 0;
 800e1ae:	2300      	movs	r3, #0
 800e1b0:	f887 3184 	strb.w	r3, [r7, #388]	; 0x184
	  uint8_t IDBuff[128];
	  uint8_t ReadDataBuff[64];
	  if (cardIDStatus == 0) {
 800e1b4:	f897 3185 	ldrb.w	r3, [r7, #389]	; 0x185
 800e1b8:	2b00      	cmp	r3, #0
 800e1ba:	d13d      	bne.n	800e238 <cardOperationWithBlockedSector+0xb0>
	     MFRC522_Init();
 800e1bc:	f7ff ffa3 	bl	800e106 <MFRC522_Init>

	     if (!MFRC522_Request(PICC_REQIDL, str)) {
 800e1c0:	f507 73b6 	add.w	r3, r7, #364	; 0x16c
 800e1c4:	4619      	mov	r1, r3
 800e1c6:	2026      	movs	r0, #38	; 0x26
 800e1c8:	f7ff fd62 	bl	800dc90 <MFRC522_Request>
 800e1cc:	4603      	mov	r3, r0
 800e1ce:	2b00      	cmp	r3, #0
 800e1d0:	d132      	bne.n	800e238 <cardOperationWithBlockedSector+0xb0>
	       if (!MFRC522_Anticoll(str)) {
 800e1d2:	f507 73b6 	add.w	r3, r7, #364	; 0x16c
 800e1d6:	4618      	mov	r0, r3
 800e1d8:	f7ff fe4e 	bl	800de78 <MFRC522_Anticoll>
 800e1dc:	4603      	mov	r3, r0
 800e1de:	2b00      	cmp	r3, #0
 800e1e0:	d12a      	bne.n	800e238 <cardOperationWithBlockedSector+0xb0>

	         sprintf((char*) IDBuff, "{\"operationType\":\"payment\",\"content\":{\"terminalID\":\"%s\",\"cardID\":\"%x%x%x%x\",",terminalStr, str[0],str[1], str[2], str[3]);
 800e1e2:	4b9d      	ldr	r3, [pc, #628]	; (800e458 <cardOperationWithBlockedSector+0x2d0>)
 800e1e4:	681a      	ldr	r2, [r3, #0]
 800e1e6:	f897 316c 	ldrb.w	r3, [r7, #364]	; 0x16c
 800e1ea:	461d      	mov	r5, r3
 800e1ec:	f897 316d 	ldrb.w	r3, [r7, #365]	; 0x16d
 800e1f0:	f897 116e 	ldrb.w	r1, [r7, #366]	; 0x16e
 800e1f4:	f897 016f 	ldrb.w	r0, [r7, #367]	; 0x16f
 800e1f8:	4604      	mov	r4, r0
 800e1fa:	f107 006c 	add.w	r0, r7, #108	; 0x6c
 800e1fe:	9402      	str	r4, [sp, #8]
 800e200:	9101      	str	r1, [sp, #4]
 800e202:	9300      	str	r3, [sp, #0]
 800e204:	462b      	mov	r3, r5
 800e206:	4995      	ldr	r1, [pc, #596]	; (800e45c <cardOperationWithBlockedSector+0x2d4>)
 800e208:	f006 f9a4 	bl	8014554 <siprintf>

	         l = strlen((char*)IDBuff);
 800e20c:	f107 036c 	add.w	r3, r7, #108	; 0x6c
 800e210:	4618      	mov	r0, r3
 800e212:	f7fd ff9d 	bl	800c150 <strlen>
 800e216:	4603      	mov	r3, r0
 800e218:	f887 3186 	strb.w	r3, [r7, #390]	; 0x186

	         memcpy(finalData, IDBuff, l);
 800e21c:	f897 2186 	ldrb.w	r2, [r7, #390]	; 0x186
 800e220:	f107 016c 	add.w	r1, r7, #108	; 0x6c
 800e224:	f507 73c4 	add.w	r3, r7, #392	; 0x188
 800e228:	f5a3 73b2 	sub.w	r3, r3, #356	; 0x164
 800e22c:	6818      	ldr	r0, [r3, #0]
 800e22e:	f006 f825 	bl	801427c <memcpy>

	         cardIDStatus = 1;
 800e232:	2301      	movs	r3, #1
 800e234:	f887 3185 	strb.w	r3, [r7, #389]	; 0x185
	     }

	   }


	  HAL_Delay(20);
 800e238:	2014      	movs	r0, #20
 800e23a:	f000 fcbd 	bl	800ebb8 <HAL_Delay>
	  MFRC522_Init();
 800e23e:	f7ff ff62 	bl	800e106 <MFRC522_Init>
	  if (cardIDStatus == 1 && cardReadStatus == 0) {
 800e242:	f897 3185 	ldrb.w	r3, [r7, #389]	; 0x185
 800e246:	2b01      	cmp	r3, #1
 800e248:	f040 80ed 	bne.w	800e426 <cardOperationWithBlockedSector+0x29e>
 800e24c:	f897 3184 	ldrb.w	r3, [r7, #388]	; 0x184
 800e250:	2b00      	cmp	r3, #0
 800e252:	f040 80e8 	bne.w	800e426 <cardOperationWithBlockedSector+0x29e>
	    MFRC522_Init();
 800e256:	f7ff ff56 	bl	800e106 <MFRC522_Init>
	    status = MFRC522_Request(PICC_REQIDL, str);
 800e25a:	f507 73b6 	add.w	r3, r7, #364	; 0x16c
 800e25e:	4619      	mov	r1, r3
 800e260:	2026      	movs	r0, #38	; 0x26
 800e262:	f7ff fd15 	bl	800dc90 <MFRC522_Request>
 800e266:	4603      	mov	r3, r0
 800e268:	f887 3187 	strb.w	r3, [r7, #391]	; 0x187
	    if (status == MI_OK) {
 800e26c:	f897 3187 	ldrb.w	r3, [r7, #391]	; 0x187
 800e270:	2b00      	cmp	r3, #0
 800e272:	f040 80ce 	bne.w	800e412 <cardOperationWithBlockedSector+0x28a>
	      status = MFRC522_Anticoll(str);
 800e276:	f507 73b6 	add.w	r3, r7, #364	; 0x16c
 800e27a:	4618      	mov	r0, r3
 800e27c:	f7ff fdfc 	bl	800de78 <MFRC522_Anticoll>
 800e280:	4603      	mov	r3, r0
 800e282:	f887 3187 	strb.w	r3, [r7, #391]	; 0x187
	      if (status == MI_OK) {
 800e286:	f897 3187 	ldrb.w	r3, [r7, #391]	; 0x187
 800e28a:	2b00      	cmp	r3, #0
 800e28c:	f040 80b7 	bne.w	800e3fe <cardOperationWithBlockedSector+0x276>
	        status = MFRC522_SelectTag(str);
 800e290:	f507 73b6 	add.w	r3, r7, #364	; 0x16c
 800e294:	4618      	mov	r0, r3
 800e296:	f7ff fe75 	bl	800df84 <MFRC522_SelectTag>
 800e29a:	4603      	mov	r3, r0
 800e29c:	f887 3187 	strb.w	r3, [r7, #391]	; 0x187
	        if (status != 0) {
 800e2a0:	f897 3187 	ldrb.w	r3, [r7, #391]	; 0x187
 800e2a4:	2b00      	cmp	r3, #0
 800e2a6:	f000 80a0 	beq.w	800e3ea <cardOperationWithBlockedSector+0x262>
	          status = MFRC522_Auth(PICC_AUTHENT1B, 2, sectorKeyB,
 800e2aa:	f507 73b6 	add.w	r3, r7, #364	; 0x16c
 800e2ae:	f507 72be 	add.w	r2, r7, #380	; 0x17c
 800e2b2:	2102      	movs	r1, #2
 800e2b4:	2061      	movs	r0, #97	; 0x61
 800e2b6:	f7ff fea7 	bl	800e008 <MFRC522_Auth>
 800e2ba:	4603      	mov	r3, r0
 800e2bc:	f887 3187 	strb.w	r3, [r7, #391]	; 0x187
	              str); //authenticate card
	          if (status == MI_OK) {
 800e2c0:	f897 3187 	ldrb.w	r3, [r7, #391]	; 0x187
 800e2c4:	2b00      	cmp	r3, #0
 800e2c6:	f040 8086 	bne.w	800e3d6 <cardOperationWithBlockedSector+0x24e>
	            status = MFRC522_Read(2, str1); //read the 2 sector
 800e2ca:	f107 03ec 	add.w	r3, r7, #236	; 0xec
 800e2ce:	4619      	mov	r1, r3
 800e2d0:	2002      	movs	r0, #2
 800e2d2:	f7ff feec 	bl	800e0ae <MFRC522_Read>
 800e2d6:	4603      	mov	r3, r0
 800e2d8:	f887 3187 	strb.w	r3, [r7, #391]	; 0x187
	            if (status == MI_OK) {
 800e2dc:	f897 3187 	ldrb.w	r3, [r7, #391]	; 0x187
 800e2e0:	2b00      	cmp	r3, #0
 800e2e2:	d16e      	bne.n	800e3c2 <cardOperationWithBlockedSector+0x23a>

	              sprintf((char*) ReadDataBuff, "\"cardData\":\"%c%c%c%c%c%c%c%c%c%c%c%c%c%c%c%c\"}}", str1[0], str1[1], str1[2], str1[3], str1[4], str1[5], str1[6], str1[7], str1[8], str1[9], str1[10], str1[11],str1[12], str1[13], str1[14], str1[15]);
 800e2e4:	f897 30ec 	ldrb.w	r3, [r7, #236]	; 0xec
 800e2e8:	469c      	mov	ip, r3
 800e2ea:	f897 30ed 	ldrb.w	r3, [r7, #237]	; 0xed
 800e2ee:	469e      	mov	lr, r3
 800e2f0:	f897 30ee 	ldrb.w	r3, [r7, #238]	; 0xee
 800e2f4:	461c      	mov	r4, r3
 800e2f6:	f897 30ef 	ldrb.w	r3, [r7, #239]	; 0xef
 800e2fa:	461d      	mov	r5, r3
 800e2fc:	f897 30f0 	ldrb.w	r3, [r7, #240]	; 0xf0
 800e300:	461e      	mov	r6, r3
 800e302:	f897 30f1 	ldrb.w	r3, [r7, #241]	; 0xf1
 800e306:	623b      	str	r3, [r7, #32]
 800e308:	f897 30f2 	ldrb.w	r3, [r7, #242]	; 0xf2
 800e30c:	61fb      	str	r3, [r7, #28]
 800e30e:	f897 30f3 	ldrb.w	r3, [r7, #243]	; 0xf3
 800e312:	61bb      	str	r3, [r7, #24]
 800e314:	f897 30f4 	ldrb.w	r3, [r7, #244]	; 0xf4
 800e318:	617b      	str	r3, [r7, #20]
 800e31a:	f897 30f5 	ldrb.w	r3, [r7, #245]	; 0xf5
 800e31e:	613b      	str	r3, [r7, #16]
 800e320:	f897 30f6 	ldrb.w	r3, [r7, #246]	; 0xf6
 800e324:	60fb      	str	r3, [r7, #12]
 800e326:	f897 30f7 	ldrb.w	r3, [r7, #247]	; 0xf7
 800e32a:	60bb      	str	r3, [r7, #8]
 800e32c:	f897 30f8 	ldrb.w	r3, [r7, #248]	; 0xf8
 800e330:	607b      	str	r3, [r7, #4]
 800e332:	f897 30f9 	ldrb.w	r3, [r7, #249]	; 0xf9
 800e336:	4619      	mov	r1, r3
 800e338:	f897 30fa 	ldrb.w	r3, [r7, #250]	; 0xfa
 800e33c:	461a      	mov	r2, r3
 800e33e:	f897 30fb 	ldrb.w	r3, [r7, #251]	; 0xfb
 800e342:	f107 002c 	add.w	r0, r7, #44	; 0x2c
 800e346:	930d      	str	r3, [sp, #52]	; 0x34
 800e348:	920c      	str	r2, [sp, #48]	; 0x30
 800e34a:	910b      	str	r1, [sp, #44]	; 0x2c
 800e34c:	687a      	ldr	r2, [r7, #4]
 800e34e:	920a      	str	r2, [sp, #40]	; 0x28
 800e350:	68ba      	ldr	r2, [r7, #8]
 800e352:	9209      	str	r2, [sp, #36]	; 0x24
 800e354:	68fa      	ldr	r2, [r7, #12]
 800e356:	9208      	str	r2, [sp, #32]
 800e358:	693a      	ldr	r2, [r7, #16]
 800e35a:	9207      	str	r2, [sp, #28]
 800e35c:	697a      	ldr	r2, [r7, #20]
 800e35e:	9206      	str	r2, [sp, #24]
 800e360:	69ba      	ldr	r2, [r7, #24]
 800e362:	9205      	str	r2, [sp, #20]
 800e364:	69fa      	ldr	r2, [r7, #28]
 800e366:	9204      	str	r2, [sp, #16]
 800e368:	6a3b      	ldr	r3, [r7, #32]
 800e36a:	9303      	str	r3, [sp, #12]
 800e36c:	9602      	str	r6, [sp, #8]
 800e36e:	9501      	str	r5, [sp, #4]
 800e370:	9400      	str	r4, [sp, #0]
 800e372:	4673      	mov	r3, lr
 800e374:	4662      	mov	r2, ip
 800e376:	493a      	ldr	r1, [pc, #232]	; (800e460 <cardOperationWithBlockedSector+0x2d8>)
 800e378:	f006 f8ec 	bl	8014554 <siprintf>

	              memcpy(finalData + l, ReadDataBuff, strlen((char*)ReadDataBuff));
 800e37c:	f897 3186 	ldrb.w	r3, [r7, #390]	; 0x186
 800e380:	f507 72c4 	add.w	r2, r7, #392	; 0x188
 800e384:	f5a2 72b2 	sub.w	r2, r2, #356	; 0x164
 800e388:	6812      	ldr	r2, [r2, #0]
 800e38a:	18d4      	adds	r4, r2, r3
 800e38c:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 800e390:	4618      	mov	r0, r3
 800e392:	f7fd fedd 	bl	800c150 <strlen>
 800e396:	4602      	mov	r2, r0
 800e398:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 800e39c:	4619      	mov	r1, r3
 800e39e:	4620      	mov	r0, r4
 800e3a0:	f005 ff6c 	bl	801427c <memcpy>

	              l = l + strlen((char*)ReadDataBuff);
 800e3a4:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 800e3a8:	4618      	mov	r0, r3
 800e3aa:	f7fd fed1 	bl	800c150 <strlen>
 800e3ae:	4603      	mov	r3, r0
 800e3b0:	b2da      	uxtb	r2, r3
 800e3b2:	f897 3186 	ldrb.w	r3, [r7, #390]	; 0x186
 800e3b6:	4413      	add	r3, r2
 800e3b8:	f887 3186 	strb.w	r3, [r7, #390]	; 0x186

	              cardReadStatus = 1;
 800e3bc:	2301      	movs	r3, #1
 800e3be:	f887 3184 	strb.w	r3, [r7, #388]	; 0x184
	            }

	            if (status == MI_ERR) {
 800e3c2:	f897 3187 	ldrb.w	r3, [r7, #391]	; 0x187
 800e3c6:	2b02      	cmp	r3, #2
 800e3c8:	d105      	bne.n	800e3d6 <cardOperationWithBlockedSector+0x24e>
	              led(READ_ERR);
 800e3ca:	2005      	movs	r0, #5
 800e3cc:	f000 f84a 	bl	800e464 <led>
	              cardIDStatus = 0;
 800e3d0:	2300      	movs	r3, #0
 800e3d2:	f887 3185 	strb.w	r3, [r7, #389]	; 0x185

	            }
	          }
	          if (status != MI_OK) {
 800e3d6:	f897 3187 	ldrb.w	r3, [r7, #391]	; 0x187
 800e3da:	2b00      	cmp	r3, #0
 800e3dc:	d005      	beq.n	800e3ea <cardOperationWithBlockedSector+0x262>
	            led(AUTH_ERR);
 800e3de:	2004      	movs	r0, #4
 800e3e0:	f000 f840 	bl	800e464 <led>
	            cardIDStatus = 0;
 800e3e4:	2300      	movs	r3, #0
 800e3e6:	f887 3185 	strb.w	r3, [r7, #389]	; 0x185
	          }
	        }
	        if (status != MI_OK) {
 800e3ea:	f897 3187 	ldrb.w	r3, [r7, #391]	; 0x187
 800e3ee:	2b00      	cmp	r3, #0
 800e3f0:	d005      	beq.n	800e3fe <cardOperationWithBlockedSector+0x276>
	          led(TAG_SELECT_ERR);
 800e3f2:	2003      	movs	r0, #3
 800e3f4:	f000 f836 	bl	800e464 <led>
	          cardIDStatus = 0;
 800e3f8:	2300      	movs	r3, #0
 800e3fa:	f887 3185 	strb.w	r3, [r7, #389]	; 0x185
	        }

	      }
	      if (status != MI_OK) {
 800e3fe:	f897 3187 	ldrb.w	r3, [r7, #391]	; 0x187
 800e402:	2b00      	cmp	r3, #0
 800e404:	d005      	beq.n	800e412 <cardOperationWithBlockedSector+0x28a>
	        led(ANTICOL_ERR);
 800e406:	2002      	movs	r0, #2
 800e408:	f000 f82c 	bl	800e464 <led>
	        cardIDStatus = 0;
 800e40c:	2300      	movs	r3, #0
 800e40e:	f887 3185 	strb.w	r3, [r7, #389]	; 0x185

	      }

	    }
	    if (status != MI_OK) {
 800e412:	f897 3187 	ldrb.w	r3, [r7, #391]	; 0x187
 800e416:	2b00      	cmp	r3, #0
 800e418:	d005      	beq.n	800e426 <cardOperationWithBlockedSector+0x29e>
	      led(REQUEST_ERR);
 800e41a:	2001      	movs	r0, #1
 800e41c:	f000 f822 	bl	800e464 <led>
	      cardIDStatus = 0;
 800e420:	2300      	movs	r3, #0
 800e422:	f887 3185 	strb.w	r3, [r7, #389]	; 0x185
	    }
	  }
	  if(cardIDStatus == 1 && cardReadStatus == 1){
 800e426:	f897 3185 	ldrb.w	r3, [r7, #389]	; 0x185
 800e42a:	2b01      	cmp	r3, #1
 800e42c:	d10b      	bne.n	800e446 <cardOperationWithBlockedSector+0x2be>
 800e42e:	f897 3184 	ldrb.w	r3, [r7, #388]	; 0x184
 800e432:	2b01      	cmp	r3, #1
 800e434:	d107      	bne.n	800e446 <cardOperationWithBlockedSector+0x2be>

	      cardIDStatus = 0;
 800e436:	2300      	movs	r3, #0
 800e438:	f887 3185 	strb.w	r3, [r7, #389]	; 0x185
	      cardReadStatus = 0;
 800e43c:	2300      	movs	r3, #0
 800e43e:	f887 3184 	strb.w	r3, [r7, #388]	; 0x184
	      return 1;
 800e442:	2301      	movs	r3, #1
 800e444:	e000      	b.n	800e448 <cardOperationWithBlockedSector+0x2c0>
	    }
	  return 0;
 800e446:	2300      	movs	r3, #0
}
 800e448:	4618      	mov	r0, r3
 800e44a:	f507 77c6 	add.w	r7, r7, #396	; 0x18c
 800e44e:	46bd      	mov	sp, r7
 800e450:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800e452:	bf00      	nop
 800e454:	08014f84 	.word	0x08014f84
 800e458:	200003d8 	.word	0x200003d8
 800e45c:	08014f04 	.word	0x08014f04
 800e460:	08014f54 	.word	0x08014f54

0800e464 <led>:
  }
  else {
	  goto start;
  }
}
void led(uint8_t n) {
 800e464:	b580      	push	{r7, lr}
 800e466:	b084      	sub	sp, #16
 800e468:	af00      	add	r7, sp, #0
 800e46a:	4603      	mov	r3, r0
 800e46c:	71fb      	strb	r3, [r7, #7]
	for (uint8_t i = 0; i < n; i++) {
 800e46e:	2300      	movs	r3, #0
 800e470:	73fb      	strb	r3, [r7, #15]
 800e472:	e014      	b.n	800e49e <led+0x3a>
		HAL_GPIO_WritePin(GPIOC, GPIO_PIN_13, GPIO_PIN_RESET);    // LED1 ON
 800e474:	2200      	movs	r2, #0
 800e476:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 800e47a:	480d      	ldr	r0, [pc, #52]	; (800e4b0 <led+0x4c>)
 800e47c:	f000 ff04 	bl	800f288 <HAL_GPIO_WritePin>
		HAL_Delay(100);
 800e480:	2064      	movs	r0, #100	; 0x64
 800e482:	f000 fb99 	bl	800ebb8 <HAL_Delay>
		HAL_GPIO_WritePin(GPIOC, GPIO_PIN_13, GPIO_PIN_SET);    // LED1 OFF
 800e486:	2201      	movs	r2, #1
 800e488:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 800e48c:	4808      	ldr	r0, [pc, #32]	; (800e4b0 <led+0x4c>)
 800e48e:	f000 fefb 	bl	800f288 <HAL_GPIO_WritePin>
		HAL_Delay(100);
 800e492:	2064      	movs	r0, #100	; 0x64
 800e494:	f000 fb90 	bl	800ebb8 <HAL_Delay>
	for (uint8_t i = 0; i < n; i++) {
 800e498:	7bfb      	ldrb	r3, [r7, #15]
 800e49a:	3301      	adds	r3, #1
 800e49c:	73fb      	strb	r3, [r7, #15]
 800e49e:	7bfa      	ldrb	r2, [r7, #15]
 800e4a0:	79fb      	ldrb	r3, [r7, #7]
 800e4a2:	429a      	cmp	r2, r3
 800e4a4:	d3e6      	bcc.n	800e474 <led+0x10>
	}
}
 800e4a6:	bf00      	nop
 800e4a8:	bf00      	nop
 800e4aa:	3710      	adds	r7, #16
 800e4ac:	46bd      	mov	sp, r7
 800e4ae:	bd80      	pop	{r7, pc}
 800e4b0:	40011000 	.word	0x40011000

0800e4b4 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 800e4b4:	b580      	push	{r7, lr}
 800e4b6:	b084      	sub	sp, #16
 800e4b8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_AFIO_CLK_ENABLE();
 800e4ba:	4b18      	ldr	r3, [pc, #96]	; (800e51c <HAL_MspInit+0x68>)
 800e4bc:	699b      	ldr	r3, [r3, #24]
 800e4be:	4a17      	ldr	r2, [pc, #92]	; (800e51c <HAL_MspInit+0x68>)
 800e4c0:	f043 0301 	orr.w	r3, r3, #1
 800e4c4:	6193      	str	r3, [r2, #24]
 800e4c6:	4b15      	ldr	r3, [pc, #84]	; (800e51c <HAL_MspInit+0x68>)
 800e4c8:	699b      	ldr	r3, [r3, #24]
 800e4ca:	f003 0301 	and.w	r3, r3, #1
 800e4ce:	60bb      	str	r3, [r7, #8]
 800e4d0:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_PWR_CLK_ENABLE();
 800e4d2:	4b12      	ldr	r3, [pc, #72]	; (800e51c <HAL_MspInit+0x68>)
 800e4d4:	69db      	ldr	r3, [r3, #28]
 800e4d6:	4a11      	ldr	r2, [pc, #68]	; (800e51c <HAL_MspInit+0x68>)
 800e4d8:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800e4dc:	61d3      	str	r3, [r2, #28]
 800e4de:	4b0f      	ldr	r3, [pc, #60]	; (800e51c <HAL_MspInit+0x68>)
 800e4e0:	69db      	ldr	r3, [r3, #28]
 800e4e2:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800e4e6:	607b      	str	r3, [r7, #4]
 800e4e8:	687b      	ldr	r3, [r7, #4]

  /* System interrupt init*/
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 15, 0);
 800e4ea:	2200      	movs	r2, #0
 800e4ec:	210f      	movs	r1, #15
 800e4ee:	f06f 0001 	mvn.w	r0, #1
 800e4f2:	f000 fc5c 	bl	800edae <HAL_NVIC_SetPriority>

  /** NOJTAG: JTAG-DP Disabled and SW-DP Enabled
  */
  __HAL_AFIO_REMAP_SWJ_NOJTAG();
 800e4f6:	4b0a      	ldr	r3, [pc, #40]	; (800e520 <HAL_MspInit+0x6c>)
 800e4f8:	685b      	ldr	r3, [r3, #4]
 800e4fa:	60fb      	str	r3, [r7, #12]
 800e4fc:	68fb      	ldr	r3, [r7, #12]
 800e4fe:	f023 63e0 	bic.w	r3, r3, #117440512	; 0x7000000
 800e502:	60fb      	str	r3, [r7, #12]
 800e504:	68fb      	ldr	r3, [r7, #12]
 800e506:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 800e50a:	60fb      	str	r3, [r7, #12]
 800e50c:	4a04      	ldr	r2, [pc, #16]	; (800e520 <HAL_MspInit+0x6c>)
 800e50e:	68fb      	ldr	r3, [r7, #12]
 800e510:	6053      	str	r3, [r2, #4]

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 800e512:	bf00      	nop
 800e514:	3710      	adds	r7, #16
 800e516:	46bd      	mov	sp, r7
 800e518:	bd80      	pop	{r7, pc}
 800e51a:	bf00      	nop
 800e51c:	40021000 	.word	0x40021000
 800e520:	40010000 	.word	0x40010000

0800e524 <HAL_I2C_MspInit>:
* This function configures the hardware resources used in this example
* @param hi2c: I2C handle pointer
* @retval None
*/
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 800e524:	b580      	push	{r7, lr}
 800e526:	b088      	sub	sp, #32
 800e528:	af00      	add	r7, sp, #0
 800e52a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800e52c:	f107 0310 	add.w	r3, r7, #16
 800e530:	2200      	movs	r2, #0
 800e532:	601a      	str	r2, [r3, #0]
 800e534:	605a      	str	r2, [r3, #4]
 800e536:	609a      	str	r2, [r3, #8]
 800e538:	60da      	str	r2, [r3, #12]
  if(hi2c->Instance==I2C1)
 800e53a:	687b      	ldr	r3, [r7, #4]
 800e53c:	681b      	ldr	r3, [r3, #0]
 800e53e:	4a15      	ldr	r2, [pc, #84]	; (800e594 <HAL_I2C_MspInit+0x70>)
 800e540:	4293      	cmp	r3, r2
 800e542:	d123      	bne.n	800e58c <HAL_I2C_MspInit+0x68>
  {
  /* USER CODE BEGIN I2C1_MspInit 0 */

  /* USER CODE END I2C1_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 800e544:	4b14      	ldr	r3, [pc, #80]	; (800e598 <HAL_I2C_MspInit+0x74>)
 800e546:	699b      	ldr	r3, [r3, #24]
 800e548:	4a13      	ldr	r2, [pc, #76]	; (800e598 <HAL_I2C_MspInit+0x74>)
 800e54a:	f043 0308 	orr.w	r3, r3, #8
 800e54e:	6193      	str	r3, [r2, #24]
 800e550:	4b11      	ldr	r3, [pc, #68]	; (800e598 <HAL_I2C_MspInit+0x74>)
 800e552:	699b      	ldr	r3, [r3, #24]
 800e554:	f003 0308 	and.w	r3, r3, #8
 800e558:	60fb      	str	r3, [r7, #12]
 800e55a:	68fb      	ldr	r3, [r7, #12]
    /**I2C1 GPIO Configuration
    PB6     ------> I2C1_SCL
    PB7     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 800e55c:	23c0      	movs	r3, #192	; 0xc0
 800e55e:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 800e560:	2312      	movs	r3, #18
 800e562:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 800e564:	2303      	movs	r3, #3
 800e566:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800e568:	f107 0310 	add.w	r3, r7, #16
 800e56c:	4619      	mov	r1, r3
 800e56e:	480b      	ldr	r0, [pc, #44]	; (800e59c <HAL_I2C_MspInit+0x78>)
 800e570:	f000 fd06 	bl	800ef80 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 800e574:	4b08      	ldr	r3, [pc, #32]	; (800e598 <HAL_I2C_MspInit+0x74>)
 800e576:	69db      	ldr	r3, [r3, #28]
 800e578:	4a07      	ldr	r2, [pc, #28]	; (800e598 <HAL_I2C_MspInit+0x74>)
 800e57a:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 800e57e:	61d3      	str	r3, [r2, #28]
 800e580:	4b05      	ldr	r3, [pc, #20]	; (800e598 <HAL_I2C_MspInit+0x74>)
 800e582:	69db      	ldr	r3, [r3, #28]
 800e584:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 800e588:	60bb      	str	r3, [r7, #8]
 800e58a:	68bb      	ldr	r3, [r7, #8]
  /* USER CODE BEGIN I2C1_MspInit 1 */

  /* USER CODE END I2C1_MspInit 1 */
  }

}
 800e58c:	bf00      	nop
 800e58e:	3720      	adds	r7, #32
 800e590:	46bd      	mov	sp, r7
 800e592:	bd80      	pop	{r7, pc}
 800e594:	40005400 	.word	0x40005400
 800e598:	40021000 	.word	0x40021000
 800e59c:	40010c00 	.word	0x40010c00

0800e5a0 <HAL_SPI_MspInit>:
* This function configures the hardware resources used in this example
* @param hspi: SPI handle pointer
* @retval None
*/
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 800e5a0:	b580      	push	{r7, lr}
 800e5a2:	b088      	sub	sp, #32
 800e5a4:	af00      	add	r7, sp, #0
 800e5a6:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800e5a8:	f107 0310 	add.w	r3, r7, #16
 800e5ac:	2200      	movs	r2, #0
 800e5ae:	601a      	str	r2, [r3, #0]
 800e5b0:	605a      	str	r2, [r3, #4]
 800e5b2:	609a      	str	r2, [r3, #8]
 800e5b4:	60da      	str	r2, [r3, #12]
  if(hspi->Instance==SPI1)
 800e5b6:	687b      	ldr	r3, [r7, #4]
 800e5b8:	681b      	ldr	r3, [r3, #0]
 800e5ba:	4a1b      	ldr	r2, [pc, #108]	; (800e628 <HAL_SPI_MspInit+0x88>)
 800e5bc:	4293      	cmp	r3, r2
 800e5be:	d12f      	bne.n	800e620 <HAL_SPI_MspInit+0x80>
  {
  /* USER CODE BEGIN SPI1_MspInit 0 */

  /* USER CODE END SPI1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 800e5c0:	4b1a      	ldr	r3, [pc, #104]	; (800e62c <HAL_SPI_MspInit+0x8c>)
 800e5c2:	699b      	ldr	r3, [r3, #24]
 800e5c4:	4a19      	ldr	r2, [pc, #100]	; (800e62c <HAL_SPI_MspInit+0x8c>)
 800e5c6:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 800e5ca:	6193      	str	r3, [r2, #24]
 800e5cc:	4b17      	ldr	r3, [pc, #92]	; (800e62c <HAL_SPI_MspInit+0x8c>)
 800e5ce:	699b      	ldr	r3, [r3, #24]
 800e5d0:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 800e5d4:	60fb      	str	r3, [r7, #12]
 800e5d6:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800e5d8:	4b14      	ldr	r3, [pc, #80]	; (800e62c <HAL_SPI_MspInit+0x8c>)
 800e5da:	699b      	ldr	r3, [r3, #24]
 800e5dc:	4a13      	ldr	r2, [pc, #76]	; (800e62c <HAL_SPI_MspInit+0x8c>)
 800e5de:	f043 0304 	orr.w	r3, r3, #4
 800e5e2:	6193      	str	r3, [r2, #24]
 800e5e4:	4b11      	ldr	r3, [pc, #68]	; (800e62c <HAL_SPI_MspInit+0x8c>)
 800e5e6:	699b      	ldr	r3, [r3, #24]
 800e5e8:	f003 0304 	and.w	r3, r3, #4
 800e5ec:	60bb      	str	r3, [r7, #8]
 800e5ee:	68bb      	ldr	r3, [r7, #8]
    /**SPI1 GPIO Configuration
    PA5     ------> SPI1_SCK
    PA6     ------> SPI1_MISO
    PA7     ------> SPI1_MOSI
    */
    GPIO_InitStruct.Pin = GPIO_PIN_5|GPIO_PIN_7;
 800e5f0:	23a0      	movs	r3, #160	; 0xa0
 800e5f2:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800e5f4:	2302      	movs	r3, #2
 800e5f6:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 800e5f8:	2303      	movs	r3, #3
 800e5fa:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800e5fc:	f107 0310 	add.w	r3, r7, #16
 800e600:	4619      	mov	r1, r3
 800e602:	480b      	ldr	r0, [pc, #44]	; (800e630 <HAL_SPI_MspInit+0x90>)
 800e604:	f000 fcbc 	bl	800ef80 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_6;
 800e608:	2340      	movs	r3, #64	; 0x40
 800e60a:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 800e60c:	2300      	movs	r3, #0
 800e60e:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800e610:	2300      	movs	r3, #0
 800e612:	61bb      	str	r3, [r7, #24]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800e614:	f107 0310 	add.w	r3, r7, #16
 800e618:	4619      	mov	r1, r3
 800e61a:	4805      	ldr	r0, [pc, #20]	; (800e630 <HAL_SPI_MspInit+0x90>)
 800e61c:	f000 fcb0 	bl	800ef80 <HAL_GPIO_Init>
  /* USER CODE BEGIN SPI1_MspInit 1 */

  /* USER CODE END SPI1_MspInit 1 */
  }

}
 800e620:	bf00      	nop
 800e622:	3720      	adds	r7, #32
 800e624:	46bd      	mov	sp, r7
 800e626:	bd80      	pop	{r7, pc}
 800e628:	40013000 	.word	0x40013000
 800e62c:	40021000 	.word	0x40021000
 800e630:	40010800 	.word	0x40010800

0800e634 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 800e634:	b580      	push	{r7, lr}
 800e636:	b08a      	sub	sp, #40	; 0x28
 800e638:	af00      	add	r7, sp, #0
 800e63a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800e63c:	f107 0318 	add.w	r3, r7, #24
 800e640:	2200      	movs	r2, #0
 800e642:	601a      	str	r2, [r3, #0]
 800e644:	605a      	str	r2, [r3, #4]
 800e646:	609a      	str	r2, [r3, #8]
 800e648:	60da      	str	r2, [r3, #12]
  if(huart->Instance==USART1)
 800e64a:	687b      	ldr	r3, [r7, #4]
 800e64c:	681b      	ldr	r3, [r3, #0]
 800e64e:	4a3b      	ldr	r2, [pc, #236]	; (800e73c <HAL_UART_MspInit+0x108>)
 800e650:	4293      	cmp	r3, r2
 800e652:	d13a      	bne.n	800e6ca <HAL_UART_MspInit+0x96>
  {
  /* USER CODE BEGIN USART1_MspInit 0 */

  /* USER CODE END USART1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 800e654:	4b3a      	ldr	r3, [pc, #232]	; (800e740 <HAL_UART_MspInit+0x10c>)
 800e656:	699b      	ldr	r3, [r3, #24]
 800e658:	4a39      	ldr	r2, [pc, #228]	; (800e740 <HAL_UART_MspInit+0x10c>)
 800e65a:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 800e65e:	6193      	str	r3, [r2, #24]
 800e660:	4b37      	ldr	r3, [pc, #220]	; (800e740 <HAL_UART_MspInit+0x10c>)
 800e662:	699b      	ldr	r3, [r3, #24]
 800e664:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800e668:	617b      	str	r3, [r7, #20]
 800e66a:	697b      	ldr	r3, [r7, #20]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800e66c:	4b34      	ldr	r3, [pc, #208]	; (800e740 <HAL_UART_MspInit+0x10c>)
 800e66e:	699b      	ldr	r3, [r3, #24]
 800e670:	4a33      	ldr	r2, [pc, #204]	; (800e740 <HAL_UART_MspInit+0x10c>)
 800e672:	f043 0304 	orr.w	r3, r3, #4
 800e676:	6193      	str	r3, [r2, #24]
 800e678:	4b31      	ldr	r3, [pc, #196]	; (800e740 <HAL_UART_MspInit+0x10c>)
 800e67a:	699b      	ldr	r3, [r3, #24]
 800e67c:	f003 0304 	and.w	r3, r3, #4
 800e680:	613b      	str	r3, [r7, #16]
 800e682:	693b      	ldr	r3, [r7, #16]
    /**USART1 GPIO Configuration
    PA9     ------> USART1_TX
    PA10     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9;
 800e684:	f44f 7300 	mov.w	r3, #512	; 0x200
 800e688:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800e68a:	2302      	movs	r3, #2
 800e68c:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 800e68e:	2303      	movs	r3, #3
 800e690:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800e692:	f107 0318 	add.w	r3, r7, #24
 800e696:	4619      	mov	r1, r3
 800e698:	482a      	ldr	r0, [pc, #168]	; (800e744 <HAL_UART_MspInit+0x110>)
 800e69a:	f000 fc71 	bl	800ef80 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_10;
 800e69e:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800e6a2:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 800e6a4:	2300      	movs	r3, #0
 800e6a6:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800e6a8:	2300      	movs	r3, #0
 800e6aa:	623b      	str	r3, [r7, #32]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800e6ac:	f107 0318 	add.w	r3, r7, #24
 800e6b0:	4619      	mov	r1, r3
 800e6b2:	4824      	ldr	r0, [pc, #144]	; (800e744 <HAL_UART_MspInit+0x110>)
 800e6b4:	f000 fc64 	bl	800ef80 <HAL_GPIO_Init>

    /* USART1 interrupt Init */
    HAL_NVIC_SetPriority(USART1_IRQn, 5, 0);
 800e6b8:	2200      	movs	r2, #0
 800e6ba:	2105      	movs	r1, #5
 800e6bc:	2025      	movs	r0, #37	; 0x25
 800e6be:	f000 fb76 	bl	800edae <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART1_IRQn);
 800e6c2:	2025      	movs	r0, #37	; 0x25
 800e6c4:	f000 fb8f 	bl	800ede6 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }

}
 800e6c8:	e034      	b.n	800e734 <HAL_UART_MspInit+0x100>
  else if(huart->Instance==USART2)
 800e6ca:	687b      	ldr	r3, [r7, #4]
 800e6cc:	681b      	ldr	r3, [r3, #0]
 800e6ce:	4a1e      	ldr	r2, [pc, #120]	; (800e748 <HAL_UART_MspInit+0x114>)
 800e6d0:	4293      	cmp	r3, r2
 800e6d2:	d12f      	bne.n	800e734 <HAL_UART_MspInit+0x100>
    __HAL_RCC_USART2_CLK_ENABLE();
 800e6d4:	4b1a      	ldr	r3, [pc, #104]	; (800e740 <HAL_UART_MspInit+0x10c>)
 800e6d6:	69db      	ldr	r3, [r3, #28]
 800e6d8:	4a19      	ldr	r2, [pc, #100]	; (800e740 <HAL_UART_MspInit+0x10c>)
 800e6da:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 800e6de:	61d3      	str	r3, [r2, #28]
 800e6e0:	4b17      	ldr	r3, [pc, #92]	; (800e740 <HAL_UART_MspInit+0x10c>)
 800e6e2:	69db      	ldr	r3, [r3, #28]
 800e6e4:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800e6e8:	60fb      	str	r3, [r7, #12]
 800e6ea:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 800e6ec:	4b14      	ldr	r3, [pc, #80]	; (800e740 <HAL_UART_MspInit+0x10c>)
 800e6ee:	699b      	ldr	r3, [r3, #24]
 800e6f0:	4a13      	ldr	r2, [pc, #76]	; (800e740 <HAL_UART_MspInit+0x10c>)
 800e6f2:	f043 0304 	orr.w	r3, r3, #4
 800e6f6:	6193      	str	r3, [r2, #24]
 800e6f8:	4b11      	ldr	r3, [pc, #68]	; (800e740 <HAL_UART_MspInit+0x10c>)
 800e6fa:	699b      	ldr	r3, [r3, #24]
 800e6fc:	f003 0304 	and.w	r3, r3, #4
 800e700:	60bb      	str	r3, [r7, #8]
 800e702:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = GPIO_PIN_2;
 800e704:	2304      	movs	r3, #4
 800e706:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800e708:	2302      	movs	r3, #2
 800e70a:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 800e70c:	2303      	movs	r3, #3
 800e70e:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800e710:	f107 0318 	add.w	r3, r7, #24
 800e714:	4619      	mov	r1, r3
 800e716:	480b      	ldr	r0, [pc, #44]	; (800e744 <HAL_UART_MspInit+0x110>)
 800e718:	f000 fc32 	bl	800ef80 <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = GPIO_PIN_3;
 800e71c:	2308      	movs	r3, #8
 800e71e:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 800e720:	2300      	movs	r3, #0
 800e722:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800e724:	2300      	movs	r3, #0
 800e726:	623b      	str	r3, [r7, #32]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800e728:	f107 0318 	add.w	r3, r7, #24
 800e72c:	4619      	mov	r1, r3
 800e72e:	4805      	ldr	r0, [pc, #20]	; (800e744 <HAL_UART_MspInit+0x110>)
 800e730:	f000 fc26 	bl	800ef80 <HAL_GPIO_Init>
}
 800e734:	bf00      	nop
 800e736:	3728      	adds	r7, #40	; 0x28
 800e738:	46bd      	mov	sp, r7
 800e73a:	bd80      	pop	{r7, pc}
 800e73c:	40013800 	.word	0x40013800
 800e740:	40021000 	.word	0x40021000
 800e744:	40010800 	.word	0x40010800
 800e748:	40004400 	.word	0x40004400

0800e74c <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 800e74c:	b480      	push	{r7}
 800e74e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 800e750:	e7fe      	b.n	800e750 <NMI_Handler+0x4>

0800e752 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 800e752:	b480      	push	{r7}
 800e754:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 800e756:	e7fe      	b.n	800e756 <HardFault_Handler+0x4>

0800e758 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 800e758:	b480      	push	{r7}
 800e75a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 800e75c:	e7fe      	b.n	800e75c <MemManage_Handler+0x4>

0800e75e <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 800e75e:	b480      	push	{r7}
 800e760:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 800e762:	e7fe      	b.n	800e762 <BusFault_Handler+0x4>

0800e764 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 800e764:	b480      	push	{r7}
 800e766:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 800e768:	e7fe      	b.n	800e768 <UsageFault_Handler+0x4>

0800e76a <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 800e76a:	b480      	push	{r7}
 800e76c:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 800e76e:	bf00      	nop
 800e770:	46bd      	mov	sp, r7
 800e772:	bc80      	pop	{r7}
 800e774:	4770      	bx	lr

0800e776 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 800e776:	b580      	push	{r7, lr}
 800e778:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 800e77a:	f000 fa01 	bl	800eb80 <HAL_IncTick>
#if (INCLUDE_xTaskGetSchedulerState == 1 )
  if (xTaskGetSchedulerState() != taskSCHEDULER_NOT_STARTED)
 800e77e:	f004 ff1f 	bl	80135c0 <xTaskGetSchedulerState>
 800e782:	4603      	mov	r3, r0
 800e784:	2b01      	cmp	r3, #1
 800e786:	d001      	beq.n	800e78c <SysTick_Handler+0x16>
  {
#endif /* INCLUDE_xTaskGetSchedulerState */
  xPortSysTickHandler();
 800e788:	f005 fae6 	bl	8013d58 <xPortSysTickHandler>
  }
#endif /* INCLUDE_xTaskGetSchedulerState */
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 800e78c:	bf00      	nop
 800e78e:	bd80      	pop	{r7, pc}

0800e790 <USART1_IRQHandler>:

/**
  * @brief This function handles USART1 global interrupt.
  */
void USART1_IRQHandler(void)
{
 800e790:	b580      	push	{r7, lr}
 800e792:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART1_IRQn 0 */

  /* USER CODE END USART1_IRQn 0 */
  HAL_UART_IRQHandler(&huart1);
 800e794:	4802      	ldr	r0, [pc, #8]	; (800e7a0 <USART1_IRQHandler+0x10>)
 800e796:	f002 fac1 	bl	8010d1c <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART1_IRQn 1 */

  /* USER CODE END USART1_IRQn 1 */
}
 800e79a:	bf00      	nop
 800e79c:	bd80      	pop	{r7, pc}
 800e79e:	bf00      	nop
 800e7a0:	20000648 	.word	0x20000648

0800e7a4 <AppruveSound>:
#define resetAddress 0x08000000
#define STR_HELPER(x) #x
#define STR(x) STR_HELPER(x)
#define currentTerminal 164522975789130

void AppruveSound() {
 800e7a4:	b580      	push	{r7, lr}
 800e7a6:	af00      	add	r7, sp, #0
	HAL_GPIO_TogglePin(GPIOB, BUZZER_Pin);
 800e7a8:	2101      	movs	r1, #1
 800e7aa:	4815      	ldr	r0, [pc, #84]	; (800e800 <AppruveSound+0x5c>)
 800e7ac:	f000 fd84 	bl	800f2b8 <HAL_GPIO_TogglePin>
	HAL_Delay(80);
 800e7b0:	2050      	movs	r0, #80	; 0x50
 800e7b2:	f000 fa01 	bl	800ebb8 <HAL_Delay>
	HAL_GPIO_TogglePin(GPIOB, BUZZER_Pin);
 800e7b6:	2101      	movs	r1, #1
 800e7b8:	4811      	ldr	r0, [pc, #68]	; (800e800 <AppruveSound+0x5c>)
 800e7ba:	f000 fd7d 	bl	800f2b8 <HAL_GPIO_TogglePin>
	HAL_Delay(80);
 800e7be:	2050      	movs	r0, #80	; 0x50
 800e7c0:	f000 f9fa 	bl	800ebb8 <HAL_Delay>
	HAL_GPIO_TogglePin(GPIOB, BUZZER_Pin);
 800e7c4:	2101      	movs	r1, #1
 800e7c6:	480e      	ldr	r0, [pc, #56]	; (800e800 <AppruveSound+0x5c>)
 800e7c8:	f000 fd76 	bl	800f2b8 <HAL_GPIO_TogglePin>
	HAL_Delay(80);
 800e7cc:	2050      	movs	r0, #80	; 0x50
 800e7ce:	f000 f9f3 	bl	800ebb8 <HAL_Delay>
	HAL_GPIO_TogglePin(GPIOB, BUZZER_Pin);
 800e7d2:	2101      	movs	r1, #1
 800e7d4:	480a      	ldr	r0, [pc, #40]	; (800e800 <AppruveSound+0x5c>)
 800e7d6:	f000 fd6f 	bl	800f2b8 <HAL_GPIO_TogglePin>
	HAL_Delay(80);
 800e7da:	2050      	movs	r0, #80	; 0x50
 800e7dc:	f000 f9ec 	bl	800ebb8 <HAL_Delay>
	HAL_GPIO_TogglePin(GPIOB, BUZZER_Pin);
 800e7e0:	2101      	movs	r1, #1
 800e7e2:	4807      	ldr	r0, [pc, #28]	; (800e800 <AppruveSound+0x5c>)
 800e7e4:	f000 fd68 	bl	800f2b8 <HAL_GPIO_TogglePin>
	HAL_Delay(80);
 800e7e8:	2050      	movs	r0, #80	; 0x50
 800e7ea:	f000 f9e5 	bl	800ebb8 <HAL_Delay>
	HAL_GPIO_TogglePin(GPIOB, BUZZER_Pin);
 800e7ee:	2101      	movs	r1, #1
 800e7f0:	4803      	ldr	r0, [pc, #12]	; (800e800 <AppruveSound+0x5c>)
 800e7f2:	f000 fd61 	bl	800f2b8 <HAL_GPIO_TogglePin>
	HAL_Delay(80);
 800e7f6:	2050      	movs	r0, #80	; 0x50
 800e7f8:	f000 f9de 	bl	800ebb8 <HAL_Delay>
}
 800e7fc:	bf00      	nop
 800e7fe:	bd80      	pop	{r7, pc}
 800e800:	40010c00 	.word	0x40010c00

0800e804 <ErrorSound>:
	HAL_GPIO_TogglePin(GPIOB, RELAY_Pin);
	HAL_Delay(1000);
	HAL_GPIO_TogglePin(GPIOB, RELAY_Pin);

}
void ErrorSound() {
 800e804:	b580      	push	{r7, lr}
 800e806:	af00      	add	r7, sp, #0
	HAL_GPIO_TogglePin(GPIOB, BUZZER_Pin);
 800e808:	2101      	movs	r1, #1
 800e80a:	480e      	ldr	r0, [pc, #56]	; (800e844 <ErrorSound+0x40>)
 800e80c:	f000 fd54 	bl	800f2b8 <HAL_GPIO_TogglePin>
	HAL_Delay(1000);
 800e810:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 800e814:	f000 f9d0 	bl	800ebb8 <HAL_Delay>
	HAL_GPIO_TogglePin(GPIOB, BUZZER_Pin);
 800e818:	2101      	movs	r1, #1
 800e81a:	480a      	ldr	r0, [pc, #40]	; (800e844 <ErrorSound+0x40>)
 800e81c:	f000 fd4c 	bl	800f2b8 <HAL_GPIO_TogglePin>
	HAL_Delay(500);
 800e820:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 800e824:	f000 f9c8 	bl	800ebb8 <HAL_Delay>
	HAL_GPIO_TogglePin(GPIOB, BUZZER_Pin);
 800e828:	2101      	movs	r1, #1
 800e82a:	4806      	ldr	r0, [pc, #24]	; (800e844 <ErrorSound+0x40>)
 800e82c:	f000 fd44 	bl	800f2b8 <HAL_GPIO_TogglePin>
	HAL_Delay(1000);
 800e830:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 800e834:	f000 f9c0 	bl	800ebb8 <HAL_Delay>
	HAL_GPIO_TogglePin(GPIOB, BUZZER_Pin);
 800e838:	2101      	movs	r1, #1
 800e83a:	4802      	ldr	r0, [pc, #8]	; (800e844 <ErrorSound+0x40>)
 800e83c:	f000 fd3c 	bl	800f2b8 <HAL_GPIO_TogglePin>

}
 800e840:	bf00      	nop
 800e842:	bd80      	pop	{r7, pc}
 800e844:	40010c00 	.word	0x40010c00

0800e848 <CardReadSound>:
void CardReadSound() {
 800e848:	b580      	push	{r7, lr}
 800e84a:	af00      	add	r7, sp, #0
	HAL_GPIO_TogglePin(GPIOB, BUZZER_Pin);
 800e84c:	2101      	movs	r1, #1
 800e84e:	4806      	ldr	r0, [pc, #24]	; (800e868 <CardReadSound+0x20>)
 800e850:	f000 fd32 	bl	800f2b8 <HAL_GPIO_TogglePin>
	HAL_Delay(50);
 800e854:	2032      	movs	r0, #50	; 0x32
 800e856:	f000 f9af 	bl	800ebb8 <HAL_Delay>
	HAL_GPIO_TogglePin(GPIOB, BUZZER_Pin);
 800e85a:	2101      	movs	r1, #1
 800e85c:	4802      	ldr	r0, [pc, #8]	; (800e868 <CardReadSound+0x20>)
 800e85e:	f000 fd2b 	bl	800f2b8 <HAL_GPIO_TogglePin>

}
 800e862:	bf00      	nop
 800e864:	bd80      	pop	{r7, pc}
 800e866:	bf00      	nop
 800e868:	40010c00 	.word	0x40010c00

0800e86c <takeData>:

void takeData(uint8_t* data, int length, uint8_t* dataToDisplay){
 800e86c:	b480      	push	{r7}
 800e86e:	b089      	sub	sp, #36	; 0x24
 800e870:	af00      	add	r7, sp, #0
 800e872:	60f8      	str	r0, [r7, #12]
 800e874:	60b9      	str	r1, [r7, #8]
 800e876:	607a      	str	r2, [r7, #4]
	int i,k,j;
	k = 0;
 800e878:	2300      	movs	r3, #0
 800e87a:	61bb      	str	r3, [r7, #24]
	for(i =0; i< length; i++){
 800e87c:	2300      	movs	r3, #0
 800e87e:	61fb      	str	r3, [r7, #28]
 800e880:	e008      	b.n	800e894 <takeData+0x28>
	  if(data[i] == ',')
 800e882:	69fb      	ldr	r3, [r7, #28]
 800e884:	68fa      	ldr	r2, [r7, #12]
 800e886:	4413      	add	r3, r2
 800e888:	781b      	ldrb	r3, [r3, #0]
 800e88a:	2b2c      	cmp	r3, #44	; 0x2c
 800e88c:	d007      	beq.n	800e89e <takeData+0x32>
	for(i =0; i< length; i++){
 800e88e:	69fb      	ldr	r3, [r7, #28]
 800e890:	3301      	adds	r3, #1
 800e892:	61fb      	str	r3, [r7, #28]
 800e894:	69fa      	ldr	r2, [r7, #28]
 800e896:	68bb      	ldr	r3, [r7, #8]
 800e898:	429a      	cmp	r2, r3
 800e89a:	dbf2      	blt.n	800e882 <takeData+0x16>
 800e89c:	e000      	b.n	800e8a0 <takeData+0x34>
	  {
		  break;
 800e89e:	bf00      	nop
	  }
	}
	for(j = i + 1; j<length - 1; j++){
 800e8a0:	69fb      	ldr	r3, [r7, #28]
 800e8a2:	3301      	adds	r3, #1
 800e8a4:	617b      	str	r3, [r7, #20]
 800e8a6:	e00d      	b.n	800e8c4 <takeData+0x58>
		dataToDisplay[k++] = data[j];
 800e8a8:	697b      	ldr	r3, [r7, #20]
 800e8aa:	68fa      	ldr	r2, [r7, #12]
 800e8ac:	441a      	add	r2, r3
 800e8ae:	69bb      	ldr	r3, [r7, #24]
 800e8b0:	1c59      	adds	r1, r3, #1
 800e8b2:	61b9      	str	r1, [r7, #24]
 800e8b4:	4619      	mov	r1, r3
 800e8b6:	687b      	ldr	r3, [r7, #4]
 800e8b8:	440b      	add	r3, r1
 800e8ba:	7812      	ldrb	r2, [r2, #0]
 800e8bc:	701a      	strb	r2, [r3, #0]
	for(j = i + 1; j<length - 1; j++){
 800e8be:	697b      	ldr	r3, [r7, #20]
 800e8c0:	3301      	adds	r3, #1
 800e8c2:	617b      	str	r3, [r7, #20]
 800e8c4:	68bb      	ldr	r3, [r7, #8]
 800e8c6:	3b01      	subs	r3, #1
 800e8c8:	697a      	ldr	r2, [r7, #20]
 800e8ca:	429a      	cmp	r2, r3
 800e8cc:	dbec      	blt.n	800e8a8 <takeData+0x3c>
	}

	dataToDisplay[k] = '\0';
 800e8ce:	69bb      	ldr	r3, [r7, #24]
 800e8d0:	687a      	ldr	r2, [r7, #4]
 800e8d2:	4413      	add	r3, r2
 800e8d4:	2200      	movs	r2, #0
 800e8d6:	701a      	strb	r2, [r3, #0]

}
 800e8d8:	bf00      	nop
 800e8da:	3724      	adds	r7, #36	; 0x24
 800e8dc:	46bd      	mov	sp, r7
 800e8de:	bc80      	pop	{r7}
 800e8e0:	4770      	bx	lr
	...

0800e8e4 <insert>:

void insert(uint8_t* main){
 800e8e4:	b580      	push	{r7, lr}
 800e8e6:	b088      	sub	sp, #32
 800e8e8:	af00      	add	r7, sp, #0
 800e8ea:	6078      	str	r0, [r7, #4]

    int lenght = strlen((char*)main);
 800e8ec:	6878      	ldr	r0, [r7, #4]
 800e8ee:	f7fd fc2f 	bl	800c150 <strlen>
 800e8f2:	4603      	mov	r3, r0
 800e8f4:	61bb      	str	r3, [r7, #24]
    char* operationTypePtr = strstr((char*)main, "\"payment");
 800e8f6:	491c      	ldr	r1, [pc, #112]	; (800e968 <insert+0x84>)
 800e8f8:	6878      	ldr	r0, [r7, #4]
 800e8fa:	f005 fe58 	bl	80145ae <strstr>
 800e8fe:	6178      	str	r0, [r7, #20]
    char* value = strchr((char*)operationTypePtr, 'p');
 800e900:	2170      	movs	r1, #112	; 0x70
 800e902:	6978      	ldr	r0, [r7, #20]
 800e904:	f005 fe46 	bl	8014594 <strchr>
 800e908:	6138      	str	r0, [r7, #16]
    int index = value - (char*)main;
 800e90a:	693a      	ldr	r2, [r7, #16]
 800e90c:	687b      	ldr	r3, [r7, #4]
 800e90e:	1ad3      	subs	r3, r2, r3
 800e910:	60fb      	str	r3, [r7, #12]


    for(int i = lenght+4; i>index; i--){
 800e912:	69bb      	ldr	r3, [r7, #24]
 800e914:	3304      	adds	r3, #4
 800e916:	61fb      	str	r3, [r7, #28]
 800e918:	e00b      	b.n	800e932 <insert+0x4e>
        main[i] = main[i - 4];
 800e91a:	69fb      	ldr	r3, [r7, #28]
 800e91c:	3b04      	subs	r3, #4
 800e91e:	687a      	ldr	r2, [r7, #4]
 800e920:	441a      	add	r2, r3
 800e922:	69fb      	ldr	r3, [r7, #28]
 800e924:	6879      	ldr	r1, [r7, #4]
 800e926:	440b      	add	r3, r1
 800e928:	7812      	ldrb	r2, [r2, #0]
 800e92a:	701a      	strb	r2, [r3, #0]
    for(int i = lenght+4; i>index; i--){
 800e92c:	69fb      	ldr	r3, [r7, #28]
 800e92e:	3b01      	subs	r3, #1
 800e930:	61fb      	str	r3, [r7, #28]
 800e932:	69fa      	ldr	r2, [r7, #28]
 800e934:	68fb      	ldr	r3, [r7, #12]
 800e936:	429a      	cmp	r2, r3
 800e938:	dcef      	bgt.n	800e91a <insert+0x36>
    }

    char* valueStart = strchr((char*)operationTypePtr, '\"') + 1;
 800e93a:	2122      	movs	r1, #34	; 0x22
 800e93c:	6978      	ldr	r0, [r7, #20]
 800e93e:	f005 fe29 	bl	8014594 <strchr>
 800e942:	4603      	mov	r3, r0
 800e944:	3301      	adds	r3, #1
 800e946:	60bb      	str	r3, [r7, #8]
    strncpy((char*)valueStart, "makepayment", 11);
 800e948:	68bb      	ldr	r3, [r7, #8]
 800e94a:	4908      	ldr	r1, [pc, #32]	; (800e96c <insert+0x88>)
 800e94c:	461a      	mov	r2, r3
 800e94e:	460b      	mov	r3, r1
 800e950:	cb03      	ldmia	r3!, {r0, r1}
 800e952:	6010      	str	r0, [r2, #0]
 800e954:	6051      	str	r1, [r2, #4]
 800e956:	8819      	ldrh	r1, [r3, #0]
 800e958:	789b      	ldrb	r3, [r3, #2]
 800e95a:	8111      	strh	r1, [r2, #8]
 800e95c:	7293      	strb	r3, [r2, #10]

}
 800e95e:	bf00      	nop
 800e960:	3720      	adds	r7, #32
 800e962:	46bd      	mov	sp, r7
 800e964:	bd80      	pop	{r7, pc}
 800e966:	bf00      	nop
 800e968:	08015044 	.word	0x08015044
 800e96c:	08015050 	.word	0x08015050

0800e970 <takeStatus>:

int takeStatus(uint8_t* data, int length){
 800e970:	b580      	push	{r7, lr}
 800e972:	b086      	sub	sp, #24
 800e974:	af00      	add	r7, sp, #0
 800e976:	6078      	str	r0, [r7, #4]
 800e978:	6039      	str	r1, [r7, #0]
	int i;
	uint8_t STATUSSTR[3];
	for(i =0; i< length; i++){
 800e97a:	2300      	movs	r3, #0
 800e97c:	617b      	str	r3, [r7, #20]
 800e97e:	e008      	b.n	800e992 <takeStatus+0x22>
	  if(data[i] == '<')
 800e980:	697b      	ldr	r3, [r7, #20]
 800e982:	687a      	ldr	r2, [r7, #4]
 800e984:	4413      	add	r3, r2
 800e986:	781b      	ldrb	r3, [r3, #0]
 800e988:	2b3c      	cmp	r3, #60	; 0x3c
 800e98a:	d007      	beq.n	800e99c <takeStatus+0x2c>
	for(i =0; i< length; i++){
 800e98c:	697b      	ldr	r3, [r7, #20]
 800e98e:	3301      	adds	r3, #1
 800e990:	617b      	str	r3, [r7, #20]
 800e992:	697a      	ldr	r2, [r7, #20]
 800e994:	683b      	ldr	r3, [r7, #0]
 800e996:	429a      	cmp	r2, r3
 800e998:	dbf2      	blt.n	800e980 <takeStatus+0x10>
 800e99a:	e000      	b.n	800e99e <takeStatus+0x2e>
	  {
		  break;
 800e99c:	bf00      	nop
	  }
	}

	STATUSSTR[0] = data[i+1];
 800e99e:	697b      	ldr	r3, [r7, #20]
 800e9a0:	3301      	adds	r3, #1
 800e9a2:	687a      	ldr	r2, [r7, #4]
 800e9a4:	4413      	add	r3, r2
 800e9a6:	781b      	ldrb	r3, [r3, #0]
 800e9a8:	733b      	strb	r3, [r7, #12]
	STATUSSTR[1] = data[i+2];
 800e9aa:	697b      	ldr	r3, [r7, #20]
 800e9ac:	3302      	adds	r3, #2
 800e9ae:	687a      	ldr	r2, [r7, #4]
 800e9b0:	4413      	add	r3, r2
 800e9b2:	781b      	ldrb	r3, [r3, #0]
 800e9b4:	737b      	strb	r3, [r7, #13]
	STATUSSTR[2] = data[i+3];
 800e9b6:	697b      	ldr	r3, [r7, #20]
 800e9b8:	3303      	adds	r3, #3
 800e9ba:	687a      	ldr	r2, [r7, #4]
 800e9bc:	4413      	add	r3, r2
 800e9be:	781b      	ldrb	r3, [r3, #0]
 800e9c0:	73bb      	strb	r3, [r7, #14]
	if(STATUSSTR[0] == 'E' && STATUSSTR[1] == 'R' && STATUSSTR[2] == 'A'){
 800e9c2:	7b3b      	ldrb	r3, [r7, #12]
 800e9c4:	2b45      	cmp	r3, #69	; 0x45
 800e9c6:	d109      	bne.n	800e9dc <takeStatus+0x6c>
 800e9c8:	7b7b      	ldrb	r3, [r7, #13]
 800e9ca:	2b52      	cmp	r3, #82	; 0x52
 800e9cc:	d106      	bne.n	800e9dc <takeStatus+0x6c>
 800e9ce:	7bbb      	ldrb	r3, [r7, #14]
 800e9d0:	2b41      	cmp	r3, #65	; 0x41
 800e9d2:	d103      	bne.n	800e9dc <takeStatus+0x6c>
		jumpToAddress(resetAddress);
 800e9d4:	f04f 6000 	mov.w	r0, #134217728	; 0x8000000
 800e9d8:	f7fd fda1 	bl	800c51e <jumpToAddress>
	}
	int Status = atoi((char*)STATUSSTR);
 800e9dc:	f107 030c 	add.w	r3, r7, #12
 800e9e0:	4618      	mov	r0, r3
 800e9e2:	f005 fc13 	bl	801420c <atoi>
 800e9e6:	6138      	str	r0, [r7, #16]
	return Status;
 800e9e8:	693b      	ldr	r3, [r7, #16]

}
 800e9ea:	4618      	mov	r0, r3
 800e9ec:	3718      	adds	r7, #24
 800e9ee:	46bd      	mov	sp, r7
 800e9f0:	bd80      	pop	{r7, pc}
	...

0800e9f4 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 800e9f4:	b580      	push	{r7, lr}
 800e9f6:	b086      	sub	sp, #24
 800e9f8:	af00      	add	r7, sp, #0
 800e9fa:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 800e9fc:	4a14      	ldr	r2, [pc, #80]	; (800ea50 <_sbrk+0x5c>)
 800e9fe:	4b15      	ldr	r3, [pc, #84]	; (800ea54 <_sbrk+0x60>)
 800ea00:	1ad3      	subs	r3, r2, r3
 800ea02:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 800ea04:	697b      	ldr	r3, [r7, #20]
 800ea06:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 800ea08:	4b13      	ldr	r3, [pc, #76]	; (800ea58 <_sbrk+0x64>)
 800ea0a:	681b      	ldr	r3, [r3, #0]
 800ea0c:	2b00      	cmp	r3, #0
 800ea0e:	d102      	bne.n	800ea16 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 800ea10:	4b11      	ldr	r3, [pc, #68]	; (800ea58 <_sbrk+0x64>)
 800ea12:	4a12      	ldr	r2, [pc, #72]	; (800ea5c <_sbrk+0x68>)
 800ea14:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 800ea16:	4b10      	ldr	r3, [pc, #64]	; (800ea58 <_sbrk+0x64>)
 800ea18:	681a      	ldr	r2, [r3, #0]
 800ea1a:	687b      	ldr	r3, [r7, #4]
 800ea1c:	4413      	add	r3, r2
 800ea1e:	693a      	ldr	r2, [r7, #16]
 800ea20:	429a      	cmp	r2, r3
 800ea22:	d207      	bcs.n	800ea34 <_sbrk+0x40>
  {
    errno = ENOMEM;
 800ea24:	f005 fbf6 	bl	8014214 <__errno>
 800ea28:	4603      	mov	r3, r0
 800ea2a:	220c      	movs	r2, #12
 800ea2c:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 800ea2e:	f04f 33ff 	mov.w	r3, #4294967295
 800ea32:	e009      	b.n	800ea48 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 800ea34:	4b08      	ldr	r3, [pc, #32]	; (800ea58 <_sbrk+0x64>)
 800ea36:	681b      	ldr	r3, [r3, #0]
 800ea38:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 800ea3a:	4b07      	ldr	r3, [pc, #28]	; (800ea58 <_sbrk+0x64>)
 800ea3c:	681a      	ldr	r2, [r3, #0]
 800ea3e:	687b      	ldr	r3, [r7, #4]
 800ea40:	4413      	add	r3, r2
 800ea42:	4a05      	ldr	r2, [pc, #20]	; (800ea58 <_sbrk+0x64>)
 800ea44:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 800ea46:	68fb      	ldr	r3, [r7, #12]
}
 800ea48:	4618      	mov	r0, r3
 800ea4a:	3718      	adds	r7, #24
 800ea4c:	46bd      	mov	sp, r7
 800ea4e:	bd80      	pop	{r7, pc}
 800ea50:	20005000 	.word	0x20005000
 800ea54:	00000400 	.word	0x00000400
 800ea58:	20000720 	.word	0x20000720
 800ea5c:	200027c8 	.word	0x200027c8

0800ea60 <SystemInit>:
  * @note   This function should be used only after reset.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 800ea60:	b480      	push	{r7}
 800ea62:	af00      	add	r7, sp, #0

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#endif /* USER_VECT_TAB_ADDRESS */
}
 800ea64:	bf00      	nop
 800ea66:	46bd      	mov	sp, r7
 800ea68:	bc80      	pop	{r7}
 800ea6a:	4770      	bx	lr

0800ea6c <Reset_Handler>:
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:

/* Call the clock system initialization function.*/
    bl  SystemInit
 800ea6c:	f7ff fff8 	bl	800ea60 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 800ea70:	480b      	ldr	r0, [pc, #44]	; (800eaa0 <LoopFillZerobss+0xe>)
  ldr r1, =_edata
 800ea72:	490c      	ldr	r1, [pc, #48]	; (800eaa4 <LoopFillZerobss+0x12>)
  ldr r2, =_sidata
 800ea74:	4a0c      	ldr	r2, [pc, #48]	; (800eaa8 <LoopFillZerobss+0x16>)
  movs r3, #0
 800ea76:	2300      	movs	r3, #0
  b LoopCopyDataInit
 800ea78:	e002      	b.n	800ea80 <LoopCopyDataInit>

0800ea7a <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 800ea7a:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 800ea7c:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 800ea7e:	3304      	adds	r3, #4

0800ea80 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 800ea80:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 800ea82:	428c      	cmp	r4, r1
  bcc CopyDataInit
 800ea84:	d3f9      	bcc.n	800ea7a <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 800ea86:	4a09      	ldr	r2, [pc, #36]	; (800eaac <LoopFillZerobss+0x1a>)
  ldr r4, =_ebss
 800ea88:	4c09      	ldr	r4, [pc, #36]	; (800eab0 <LoopFillZerobss+0x1e>)
  movs r3, #0
 800ea8a:	2300      	movs	r3, #0
  b LoopFillZerobss
 800ea8c:	e001      	b.n	800ea92 <LoopFillZerobss>

0800ea8e <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 800ea8e:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 800ea90:	3204      	adds	r2, #4

0800ea92 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 800ea92:	42a2      	cmp	r2, r4
  bcc FillZerobss
 800ea94:	d3fb      	bcc.n	800ea8e <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 800ea96:	f005 fbc3 	bl	8014220 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 800ea9a:	f7fe fb93 	bl	800d1c4 <main>
  bx lr
 800ea9e:	4770      	bx	lr
  ldr r0, =_sdata
 800eaa0:	20000000 	.word	0x20000000
  ldr r1, =_edata
 800eaa4:	200000ec 	.word	0x200000ec
  ldr r2, =_sidata
 800eaa8:	08015234 	.word	0x08015234
  ldr r2, =_sbss
 800eaac:	200000f0 	.word	0x200000f0
  ldr r4, =_ebss
 800eab0:	200027c4 	.word	0x200027c4

0800eab4 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 800eab4:	e7fe      	b.n	800eab4 <ADC1_2_IRQHandler>
	...

0800eab8 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 800eab8:	b580      	push	{r7, lr}
 800eaba:	af00      	add	r7, sp, #0
    defined(STM32F102x6) || defined(STM32F102xB) || \
    defined(STM32F103x6) || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG) || \
    defined(STM32F105xC) || defined(STM32F107xC)

  /* Prefetch buffer is not available on value line devices */
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 800eabc:	4b08      	ldr	r3, [pc, #32]	; (800eae0 <HAL_Init+0x28>)
 800eabe:	681b      	ldr	r3, [r3, #0]
 800eac0:	4a07      	ldr	r2, [pc, #28]	; (800eae0 <HAL_Init+0x28>)
 800eac2:	f043 0310 	orr.w	r3, r3, #16
 800eac6:	6013      	str	r3, [r2, #0]
#endif
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 800eac8:	2003      	movs	r0, #3
 800eaca:	f000 f965 	bl	800ed98 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 800eace:	200f      	movs	r0, #15
 800ead0:	f000 f826 	bl	800eb20 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 800ead4:	f7ff fcee 	bl	800e4b4 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 800ead8:	2300      	movs	r3, #0
}
 800eada:	4618      	mov	r0, r3
 800eadc:	bd80      	pop	{r7, pc}
 800eade:	bf00      	nop
 800eae0:	40022000 	.word	0x40022000

0800eae4 <HAL_DeInit>:
  *        of time base.
  * @note This function is optional.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DeInit(void)
{
 800eae4:	b580      	push	{r7, lr}
 800eae6:	af00      	add	r7, sp, #0
  /* Reset of all peripherals */
  __HAL_RCC_APB1_FORCE_RESET();
 800eae8:	4b09      	ldr	r3, [pc, #36]	; (800eb10 <HAL_DeInit+0x2c>)
 800eaea:	f04f 32ff 	mov.w	r2, #4294967295
 800eaee:	611a      	str	r2, [r3, #16]
  __HAL_RCC_APB1_RELEASE_RESET();
 800eaf0:	4b07      	ldr	r3, [pc, #28]	; (800eb10 <HAL_DeInit+0x2c>)
 800eaf2:	2200      	movs	r2, #0
 800eaf4:	611a      	str	r2, [r3, #16]

  __HAL_RCC_APB2_FORCE_RESET();
 800eaf6:	4b06      	ldr	r3, [pc, #24]	; (800eb10 <HAL_DeInit+0x2c>)
 800eaf8:	f04f 32ff 	mov.w	r2, #4294967295
 800eafc:	60da      	str	r2, [r3, #12]
  __HAL_RCC_APB2_RELEASE_RESET();
 800eafe:	4b04      	ldr	r3, [pc, #16]	; (800eb10 <HAL_DeInit+0x2c>)
 800eb00:	2200      	movs	r2, #0
 800eb02:	60da      	str	r2, [r3, #12]
  __HAL_RCC_AHB_FORCE_RESET();
  __HAL_RCC_AHB_RELEASE_RESET();
#endif

  /* De-Init the low level hardware */
  HAL_MspDeInit();
 800eb04:	f000 f806 	bl	800eb14 <HAL_MspDeInit>

  /* Return function status */
  return HAL_OK;
 800eb08:	2300      	movs	r3, #0
}
 800eb0a:	4618      	mov	r0, r3
 800eb0c:	bd80      	pop	{r7, pc}
 800eb0e:	bf00      	nop
 800eb10:	40021000 	.word	0x40021000

0800eb14 <HAL_MspDeInit>:
/**
  * @brief  DeInitializes the MSP.
  * @retval None
  */
__weak void HAL_MspDeInit(void)
{
 800eb14:	b480      	push	{r7}
 800eb16:	af00      	add	r7, sp, #0
  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_MspDeInit could be implemented in the user file
   */
}
 800eb18:	bf00      	nop
 800eb1a:	46bd      	mov	sp, r7
 800eb1c:	bc80      	pop	{r7}
 800eb1e:	4770      	bx	lr

0800eb20 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 800eb20:	b580      	push	{r7, lr}
 800eb22:	b082      	sub	sp, #8
 800eb24:	af00      	add	r7, sp, #0
 800eb26:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 800eb28:	4b12      	ldr	r3, [pc, #72]	; (800eb74 <HAL_InitTick+0x54>)
 800eb2a:	681a      	ldr	r2, [r3, #0]
 800eb2c:	4b12      	ldr	r3, [pc, #72]	; (800eb78 <HAL_InitTick+0x58>)
 800eb2e:	781b      	ldrb	r3, [r3, #0]
 800eb30:	4619      	mov	r1, r3
 800eb32:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 800eb36:	fbb3 f3f1 	udiv	r3, r3, r1
 800eb3a:	fbb2 f3f3 	udiv	r3, r2, r3
 800eb3e:	4618      	mov	r0, r3
 800eb40:	f000 f95f 	bl	800ee02 <HAL_SYSTICK_Config>
 800eb44:	4603      	mov	r3, r0
 800eb46:	2b00      	cmp	r3, #0
 800eb48:	d001      	beq.n	800eb4e <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 800eb4a:	2301      	movs	r3, #1
 800eb4c:	e00e      	b.n	800eb6c <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 800eb4e:	687b      	ldr	r3, [r7, #4]
 800eb50:	2b0f      	cmp	r3, #15
 800eb52:	d80a      	bhi.n	800eb6a <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 800eb54:	2200      	movs	r2, #0
 800eb56:	6879      	ldr	r1, [r7, #4]
 800eb58:	f04f 30ff 	mov.w	r0, #4294967295
 800eb5c:	f000 f927 	bl	800edae <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 800eb60:	4a06      	ldr	r2, [pc, #24]	; (800eb7c <HAL_InitTick+0x5c>)
 800eb62:	687b      	ldr	r3, [r7, #4]
 800eb64:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 800eb66:	2300      	movs	r3, #0
 800eb68:	e000      	b.n	800eb6c <HAL_InitTick+0x4c>
    return HAL_ERROR;
 800eb6a:	2301      	movs	r3, #1
}
 800eb6c:	4618      	mov	r0, r3
 800eb6e:	3708      	adds	r7, #8
 800eb70:	46bd      	mov	sp, r7
 800eb72:	bd80      	pop	{r7, pc}
 800eb74:	20000078 	.word	0x20000078
 800eb78:	20000080 	.word	0x20000080
 800eb7c:	2000007c 	.word	0x2000007c

0800eb80 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 800eb80:	b480      	push	{r7}
 800eb82:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 800eb84:	4b05      	ldr	r3, [pc, #20]	; (800eb9c <HAL_IncTick+0x1c>)
 800eb86:	781b      	ldrb	r3, [r3, #0]
 800eb88:	461a      	mov	r2, r3
 800eb8a:	4b05      	ldr	r3, [pc, #20]	; (800eba0 <HAL_IncTick+0x20>)
 800eb8c:	681b      	ldr	r3, [r3, #0]
 800eb8e:	4413      	add	r3, r2
 800eb90:	4a03      	ldr	r2, [pc, #12]	; (800eba0 <HAL_IncTick+0x20>)
 800eb92:	6013      	str	r3, [r2, #0]
}
 800eb94:	bf00      	nop
 800eb96:	46bd      	mov	sp, r7
 800eb98:	bc80      	pop	{r7}
 800eb9a:	4770      	bx	lr
 800eb9c:	20000080 	.word	0x20000080
 800eba0:	20000724 	.word	0x20000724

0800eba4 <HAL_GetTick>:
  * @note  This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 800eba4:	b480      	push	{r7}
 800eba6:	af00      	add	r7, sp, #0
  return uwTick;
 800eba8:	4b02      	ldr	r3, [pc, #8]	; (800ebb4 <HAL_GetTick+0x10>)
 800ebaa:	681b      	ldr	r3, [r3, #0]
}
 800ebac:	4618      	mov	r0, r3
 800ebae:	46bd      	mov	sp, r7
 800ebb0:	bc80      	pop	{r7}
 800ebb2:	4770      	bx	lr
 800ebb4:	20000724 	.word	0x20000724

0800ebb8 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 800ebb8:	b580      	push	{r7, lr}
 800ebba:	b084      	sub	sp, #16
 800ebbc:	af00      	add	r7, sp, #0
 800ebbe:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 800ebc0:	f7ff fff0 	bl	800eba4 <HAL_GetTick>
 800ebc4:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 800ebc6:	687b      	ldr	r3, [r7, #4]
 800ebc8:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 800ebca:	68fb      	ldr	r3, [r7, #12]
 800ebcc:	f1b3 3fff 	cmp.w	r3, #4294967295
 800ebd0:	d005      	beq.n	800ebde <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 800ebd2:	4b0a      	ldr	r3, [pc, #40]	; (800ebfc <HAL_Delay+0x44>)
 800ebd4:	781b      	ldrb	r3, [r3, #0]
 800ebd6:	461a      	mov	r2, r3
 800ebd8:	68fb      	ldr	r3, [r7, #12]
 800ebda:	4413      	add	r3, r2
 800ebdc:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 800ebde:	bf00      	nop
 800ebe0:	f7ff ffe0 	bl	800eba4 <HAL_GetTick>
 800ebe4:	4602      	mov	r2, r0
 800ebe6:	68bb      	ldr	r3, [r7, #8]
 800ebe8:	1ad3      	subs	r3, r2, r3
 800ebea:	68fa      	ldr	r2, [r7, #12]
 800ebec:	429a      	cmp	r2, r3
 800ebee:	d8f7      	bhi.n	800ebe0 <HAL_Delay+0x28>
  {
  }
}
 800ebf0:	bf00      	nop
 800ebf2:	bf00      	nop
 800ebf4:	3710      	adds	r7, #16
 800ebf6:	46bd      	mov	sp, r7
 800ebf8:	bd80      	pop	{r7, pc}
 800ebfa:	bf00      	nop
 800ebfc:	20000080 	.word	0x20000080

0800ec00 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 800ec00:	b480      	push	{r7}
 800ec02:	b085      	sub	sp, #20
 800ec04:	af00      	add	r7, sp, #0
 800ec06:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 800ec08:	687b      	ldr	r3, [r7, #4]
 800ec0a:	f003 0307 	and.w	r3, r3, #7
 800ec0e:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 800ec10:	4b0c      	ldr	r3, [pc, #48]	; (800ec44 <__NVIC_SetPriorityGrouping+0x44>)
 800ec12:	68db      	ldr	r3, [r3, #12]
 800ec14:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 800ec16:	68ba      	ldr	r2, [r7, #8]
 800ec18:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 800ec1c:	4013      	ands	r3, r2
 800ec1e:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) );               /* Insert write key and priority group */
 800ec20:	68fb      	ldr	r3, [r7, #12]
 800ec22:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 800ec24:	68bb      	ldr	r3, [r7, #8]
 800ec26:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 800ec28:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 800ec2c:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 800ec30:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 800ec32:	4a04      	ldr	r2, [pc, #16]	; (800ec44 <__NVIC_SetPriorityGrouping+0x44>)
 800ec34:	68bb      	ldr	r3, [r7, #8]
 800ec36:	60d3      	str	r3, [r2, #12]
}
 800ec38:	bf00      	nop
 800ec3a:	3714      	adds	r7, #20
 800ec3c:	46bd      	mov	sp, r7
 800ec3e:	bc80      	pop	{r7}
 800ec40:	4770      	bx	lr
 800ec42:	bf00      	nop
 800ec44:	e000ed00 	.word	0xe000ed00

0800ec48 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 800ec48:	b480      	push	{r7}
 800ec4a:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 800ec4c:	4b04      	ldr	r3, [pc, #16]	; (800ec60 <__NVIC_GetPriorityGrouping+0x18>)
 800ec4e:	68db      	ldr	r3, [r3, #12]
 800ec50:	0a1b      	lsrs	r3, r3, #8
 800ec52:	f003 0307 	and.w	r3, r3, #7
}
 800ec56:	4618      	mov	r0, r3
 800ec58:	46bd      	mov	sp, r7
 800ec5a:	bc80      	pop	{r7}
 800ec5c:	4770      	bx	lr
 800ec5e:	bf00      	nop
 800ec60:	e000ed00 	.word	0xe000ed00

0800ec64 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800ec64:	b480      	push	{r7}
 800ec66:	b083      	sub	sp, #12
 800ec68:	af00      	add	r7, sp, #0
 800ec6a:	4603      	mov	r3, r0
 800ec6c:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800ec6e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800ec72:	2b00      	cmp	r3, #0
 800ec74:	db0b      	blt.n	800ec8e <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 800ec76:	79fb      	ldrb	r3, [r7, #7]
 800ec78:	f003 021f 	and.w	r2, r3, #31
 800ec7c:	4906      	ldr	r1, [pc, #24]	; (800ec98 <__NVIC_EnableIRQ+0x34>)
 800ec7e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800ec82:	095b      	lsrs	r3, r3, #5
 800ec84:	2001      	movs	r0, #1
 800ec86:	fa00 f202 	lsl.w	r2, r0, r2
 800ec8a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 800ec8e:	bf00      	nop
 800ec90:	370c      	adds	r7, #12
 800ec92:	46bd      	mov	sp, r7
 800ec94:	bc80      	pop	{r7}
 800ec96:	4770      	bx	lr
 800ec98:	e000e100 	.word	0xe000e100

0800ec9c <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 800ec9c:	b480      	push	{r7}
 800ec9e:	b083      	sub	sp, #12
 800eca0:	af00      	add	r7, sp, #0
 800eca2:	4603      	mov	r3, r0
 800eca4:	6039      	str	r1, [r7, #0]
 800eca6:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800eca8:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800ecac:	2b00      	cmp	r3, #0
 800ecae:	db0a      	blt.n	800ecc6 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800ecb0:	683b      	ldr	r3, [r7, #0]
 800ecb2:	b2da      	uxtb	r2, r3
 800ecb4:	490c      	ldr	r1, [pc, #48]	; (800ece8 <__NVIC_SetPriority+0x4c>)
 800ecb6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800ecba:	0112      	lsls	r2, r2, #4
 800ecbc:	b2d2      	uxtb	r2, r2
 800ecbe:	440b      	add	r3, r1
 800ecc0:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 800ecc4:	e00a      	b.n	800ecdc <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800ecc6:	683b      	ldr	r3, [r7, #0]
 800ecc8:	b2da      	uxtb	r2, r3
 800ecca:	4908      	ldr	r1, [pc, #32]	; (800ecec <__NVIC_SetPriority+0x50>)
 800eccc:	79fb      	ldrb	r3, [r7, #7]
 800ecce:	f003 030f 	and.w	r3, r3, #15
 800ecd2:	3b04      	subs	r3, #4
 800ecd4:	0112      	lsls	r2, r2, #4
 800ecd6:	b2d2      	uxtb	r2, r2
 800ecd8:	440b      	add	r3, r1
 800ecda:	761a      	strb	r2, [r3, #24]
}
 800ecdc:	bf00      	nop
 800ecde:	370c      	adds	r7, #12
 800ece0:	46bd      	mov	sp, r7
 800ece2:	bc80      	pop	{r7}
 800ece4:	4770      	bx	lr
 800ece6:	bf00      	nop
 800ece8:	e000e100 	.word	0xe000e100
 800ecec:	e000ed00 	.word	0xe000ed00

0800ecf0 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 800ecf0:	b480      	push	{r7}
 800ecf2:	b089      	sub	sp, #36	; 0x24
 800ecf4:	af00      	add	r7, sp, #0
 800ecf6:	60f8      	str	r0, [r7, #12]
 800ecf8:	60b9      	str	r1, [r7, #8]
 800ecfa:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 800ecfc:	68fb      	ldr	r3, [r7, #12]
 800ecfe:	f003 0307 	and.w	r3, r3, #7
 800ed02:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 800ed04:	69fb      	ldr	r3, [r7, #28]
 800ed06:	f1c3 0307 	rsb	r3, r3, #7
 800ed0a:	2b04      	cmp	r3, #4
 800ed0c:	bf28      	it	cs
 800ed0e:	2304      	movcs	r3, #4
 800ed10:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800ed12:	69fb      	ldr	r3, [r7, #28]
 800ed14:	3304      	adds	r3, #4
 800ed16:	2b06      	cmp	r3, #6
 800ed18:	d902      	bls.n	800ed20 <NVIC_EncodePriority+0x30>
 800ed1a:	69fb      	ldr	r3, [r7, #28]
 800ed1c:	3b03      	subs	r3, #3
 800ed1e:	e000      	b.n	800ed22 <NVIC_EncodePriority+0x32>
 800ed20:	2300      	movs	r3, #0
 800ed22:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800ed24:	f04f 32ff 	mov.w	r2, #4294967295
 800ed28:	69bb      	ldr	r3, [r7, #24]
 800ed2a:	fa02 f303 	lsl.w	r3, r2, r3
 800ed2e:	43da      	mvns	r2, r3
 800ed30:	68bb      	ldr	r3, [r7, #8]
 800ed32:	401a      	ands	r2, r3
 800ed34:	697b      	ldr	r3, [r7, #20]
 800ed36:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 800ed38:	f04f 31ff 	mov.w	r1, #4294967295
 800ed3c:	697b      	ldr	r3, [r7, #20]
 800ed3e:	fa01 f303 	lsl.w	r3, r1, r3
 800ed42:	43d9      	mvns	r1, r3
 800ed44:	687b      	ldr	r3, [r7, #4]
 800ed46:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800ed48:	4313      	orrs	r3, r2
         );
}
 800ed4a:	4618      	mov	r0, r3
 800ed4c:	3724      	adds	r7, #36	; 0x24
 800ed4e:	46bd      	mov	sp, r7
 800ed50:	bc80      	pop	{r7}
 800ed52:	4770      	bx	lr

0800ed54 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 800ed54:	b580      	push	{r7, lr}
 800ed56:	b082      	sub	sp, #8
 800ed58:	af00      	add	r7, sp, #0
 800ed5a:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 800ed5c:	687b      	ldr	r3, [r7, #4]
 800ed5e:	3b01      	subs	r3, #1
 800ed60:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 800ed64:	d301      	bcc.n	800ed6a <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 800ed66:	2301      	movs	r3, #1
 800ed68:	e00f      	b.n	800ed8a <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 800ed6a:	4a0a      	ldr	r2, [pc, #40]	; (800ed94 <SysTick_Config+0x40>)
 800ed6c:	687b      	ldr	r3, [r7, #4]
 800ed6e:	3b01      	subs	r3, #1
 800ed70:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 800ed72:	210f      	movs	r1, #15
 800ed74:	f04f 30ff 	mov.w	r0, #4294967295
 800ed78:	f7ff ff90 	bl	800ec9c <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 800ed7c:	4b05      	ldr	r3, [pc, #20]	; (800ed94 <SysTick_Config+0x40>)
 800ed7e:	2200      	movs	r2, #0
 800ed80:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 800ed82:	4b04      	ldr	r3, [pc, #16]	; (800ed94 <SysTick_Config+0x40>)
 800ed84:	2207      	movs	r2, #7
 800ed86:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 800ed88:	2300      	movs	r3, #0
}
 800ed8a:	4618      	mov	r0, r3
 800ed8c:	3708      	adds	r7, #8
 800ed8e:	46bd      	mov	sp, r7
 800ed90:	bd80      	pop	{r7, pc}
 800ed92:	bf00      	nop
 800ed94:	e000e010 	.word	0xe000e010

0800ed98 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 800ed98:	b580      	push	{r7, lr}
 800ed9a:	b082      	sub	sp, #8
 800ed9c:	af00      	add	r7, sp, #0
 800ed9e:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 800eda0:	6878      	ldr	r0, [r7, #4]
 800eda2:	f7ff ff2d 	bl	800ec00 <__NVIC_SetPriorityGrouping>
}
 800eda6:	bf00      	nop
 800eda8:	3708      	adds	r7, #8
 800edaa:	46bd      	mov	sp, r7
 800edac:	bd80      	pop	{r7, pc}

0800edae <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 800edae:	b580      	push	{r7, lr}
 800edb0:	b086      	sub	sp, #24
 800edb2:	af00      	add	r7, sp, #0
 800edb4:	4603      	mov	r3, r0
 800edb6:	60b9      	str	r1, [r7, #8]
 800edb8:	607a      	str	r2, [r7, #4]
 800edba:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 800edbc:	2300      	movs	r3, #0
 800edbe:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 800edc0:	f7ff ff42 	bl	800ec48 <__NVIC_GetPriorityGrouping>
 800edc4:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 800edc6:	687a      	ldr	r2, [r7, #4]
 800edc8:	68b9      	ldr	r1, [r7, #8]
 800edca:	6978      	ldr	r0, [r7, #20]
 800edcc:	f7ff ff90 	bl	800ecf0 <NVIC_EncodePriority>
 800edd0:	4602      	mov	r2, r0
 800edd2:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800edd6:	4611      	mov	r1, r2
 800edd8:	4618      	mov	r0, r3
 800edda:	f7ff ff5f 	bl	800ec9c <__NVIC_SetPriority>
}
 800edde:	bf00      	nop
 800ede0:	3718      	adds	r7, #24
 800ede2:	46bd      	mov	sp, r7
 800ede4:	bd80      	pop	{r7, pc}

0800ede6 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f10xxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800ede6:	b580      	push	{r7, lr}
 800ede8:	b082      	sub	sp, #8
 800edea:	af00      	add	r7, sp, #0
 800edec:	4603      	mov	r3, r0
 800edee:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 800edf0:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800edf4:	4618      	mov	r0, r3
 800edf6:	f7ff ff35 	bl	800ec64 <__NVIC_EnableIRQ>
}
 800edfa:	bf00      	nop
 800edfc:	3708      	adds	r7, #8
 800edfe:	46bd      	mov	sp, r7
 800ee00:	bd80      	pop	{r7, pc}

0800ee02 <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 800ee02:	b580      	push	{r7, lr}
 800ee04:	b082      	sub	sp, #8
 800ee06:	af00      	add	r7, sp, #0
 800ee08:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 800ee0a:	6878      	ldr	r0, [r7, #4]
 800ee0c:	f7ff ffa2 	bl	800ed54 <SysTick_Config>
 800ee10:	4603      	mov	r3, r0
}
 800ee12:	4618      	mov	r0, r3
 800ee14:	3708      	adds	r7, #8
 800ee16:	46bd      	mov	sp, r7
 800ee18:	bd80      	pop	{r7, pc}

0800ee1a <HAL_DMA_Abort>:
  * @param  hdma: pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 800ee1a:	b480      	push	{r7}
 800ee1c:	b085      	sub	sp, #20
 800ee1e:	af00      	add	r7, sp, #0
 800ee20:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 800ee22:	2300      	movs	r3, #0
 800ee24:	73fb      	strb	r3, [r7, #15]
  
  if(hdma->State != HAL_DMA_STATE_BUSY)
 800ee26:	687b      	ldr	r3, [r7, #4]
 800ee28:	f893 3021 	ldrb.w	r3, [r3, #33]	; 0x21
 800ee2c:	b2db      	uxtb	r3, r3
 800ee2e:	2b02      	cmp	r3, #2
 800ee30:	d008      	beq.n	800ee44 <HAL_DMA_Abort+0x2a>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 800ee32:	687b      	ldr	r3, [r7, #4]
 800ee34:	2204      	movs	r2, #4
 800ee36:	639a      	str	r2, [r3, #56]	; 0x38
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 800ee38:	687b      	ldr	r3, [r7, #4]
 800ee3a:	2200      	movs	r2, #0
 800ee3c:	f883 2020 	strb.w	r2, [r3, #32]
    
    return HAL_ERROR;
 800ee40:	2301      	movs	r3, #1
 800ee42:	e020      	b.n	800ee86 <HAL_DMA_Abort+0x6c>
  }
  else

  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 800ee44:	687b      	ldr	r3, [r7, #4]
 800ee46:	681b      	ldr	r3, [r3, #0]
 800ee48:	681a      	ldr	r2, [r3, #0]
 800ee4a:	687b      	ldr	r3, [r7, #4]
 800ee4c:	681b      	ldr	r3, [r3, #0]
 800ee4e:	f022 020e 	bic.w	r2, r2, #14
 800ee52:	601a      	str	r2, [r3, #0]
      
    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 800ee54:	687b      	ldr	r3, [r7, #4]
 800ee56:	681b      	ldr	r3, [r3, #0]
 800ee58:	681a      	ldr	r2, [r3, #0]
 800ee5a:	687b      	ldr	r3, [r7, #4]
 800ee5c:	681b      	ldr	r3, [r3, #0]
 800ee5e:	f022 0201 	bic.w	r2, r2, #1
 800ee62:	601a      	str	r2, [r3, #0]
      
    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << hdma->ChannelIndex);
 800ee64:	687b      	ldr	r3, [r7, #4]
 800ee66:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 800ee68:	687b      	ldr	r3, [r7, #4]
 800ee6a:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800ee6c:	2101      	movs	r1, #1
 800ee6e:	fa01 f202 	lsl.w	r2, r1, r2
 800ee72:	605a      	str	r2, [r3, #4]
  }
  /* Change the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 800ee74:	687b      	ldr	r3, [r7, #4]
 800ee76:	2201      	movs	r2, #1
 800ee78:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21

  /* Process Unlocked */
  __HAL_UNLOCK(hdma);      
 800ee7c:	687b      	ldr	r3, [r7, #4]
 800ee7e:	2200      	movs	r2, #0
 800ee80:	f883 2020 	strb.w	r2, [r3, #32]
  
  return status; 
 800ee84:	7bfb      	ldrb	r3, [r7, #15]
}
 800ee86:	4618      	mov	r0, r3
 800ee88:	3714      	adds	r7, #20
 800ee8a:	46bd      	mov	sp, r7
 800ee8c:	bc80      	pop	{r7}
 800ee8e:	4770      	bx	lr

0800ee90 <HAL_DMA_Abort_IT>:
  * @param  hdma  : pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{  
 800ee90:	b580      	push	{r7, lr}
 800ee92:	b084      	sub	sp, #16
 800ee94:	af00      	add	r7, sp, #0
 800ee96:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 800ee98:	2300      	movs	r3, #0
 800ee9a:	73fb      	strb	r3, [r7, #15]
  
  if(HAL_DMA_STATE_BUSY != hdma->State)
 800ee9c:	687b      	ldr	r3, [r7, #4]
 800ee9e:	f893 3021 	ldrb.w	r3, [r3, #33]	; 0x21
 800eea2:	b2db      	uxtb	r3, r3
 800eea4:	2b02      	cmp	r3, #2
 800eea6:	d005      	beq.n	800eeb4 <HAL_DMA_Abort_IT+0x24>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 800eea8:	687b      	ldr	r3, [r7, #4]
 800eeaa:	2204      	movs	r2, #4
 800eeac:	639a      	str	r2, [r3, #56]	; 0x38
        
    status = HAL_ERROR;
 800eeae:	2301      	movs	r3, #1
 800eeb0:	73fb      	strb	r3, [r7, #15]
 800eeb2:	e051      	b.n	800ef58 <HAL_DMA_Abort_IT+0xc8>
  }
  else
  { 
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 800eeb4:	687b      	ldr	r3, [r7, #4]
 800eeb6:	681b      	ldr	r3, [r3, #0]
 800eeb8:	681a      	ldr	r2, [r3, #0]
 800eeba:	687b      	ldr	r3, [r7, #4]
 800eebc:	681b      	ldr	r3, [r3, #0]
 800eebe:	f022 020e 	bic.w	r2, r2, #14
 800eec2:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 800eec4:	687b      	ldr	r3, [r7, #4]
 800eec6:	681b      	ldr	r3, [r3, #0]
 800eec8:	681a      	ldr	r2, [r3, #0]
 800eeca:	687b      	ldr	r3, [r7, #4]
 800eecc:	681b      	ldr	r3, [r3, #0]
 800eece:	f022 0201 	bic.w	r2, r2, #1
 800eed2:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_GI_FLAG_INDEX(hdma));
 800eed4:	687b      	ldr	r3, [r7, #4]
 800eed6:	681b      	ldr	r3, [r3, #0]
 800eed8:	4a22      	ldr	r2, [pc, #136]	; (800ef64 <HAL_DMA_Abort_IT+0xd4>)
 800eeda:	4293      	cmp	r3, r2
 800eedc:	d029      	beq.n	800ef32 <HAL_DMA_Abort_IT+0xa2>
 800eede:	687b      	ldr	r3, [r7, #4]
 800eee0:	681b      	ldr	r3, [r3, #0]
 800eee2:	4a21      	ldr	r2, [pc, #132]	; (800ef68 <HAL_DMA_Abort_IT+0xd8>)
 800eee4:	4293      	cmp	r3, r2
 800eee6:	d022      	beq.n	800ef2e <HAL_DMA_Abort_IT+0x9e>
 800eee8:	687b      	ldr	r3, [r7, #4]
 800eeea:	681b      	ldr	r3, [r3, #0]
 800eeec:	4a1f      	ldr	r2, [pc, #124]	; (800ef6c <HAL_DMA_Abort_IT+0xdc>)
 800eeee:	4293      	cmp	r3, r2
 800eef0:	d01a      	beq.n	800ef28 <HAL_DMA_Abort_IT+0x98>
 800eef2:	687b      	ldr	r3, [r7, #4]
 800eef4:	681b      	ldr	r3, [r3, #0]
 800eef6:	4a1e      	ldr	r2, [pc, #120]	; (800ef70 <HAL_DMA_Abort_IT+0xe0>)
 800eef8:	4293      	cmp	r3, r2
 800eefa:	d012      	beq.n	800ef22 <HAL_DMA_Abort_IT+0x92>
 800eefc:	687b      	ldr	r3, [r7, #4]
 800eefe:	681b      	ldr	r3, [r3, #0]
 800ef00:	4a1c      	ldr	r2, [pc, #112]	; (800ef74 <HAL_DMA_Abort_IT+0xe4>)
 800ef02:	4293      	cmp	r3, r2
 800ef04:	d00a      	beq.n	800ef1c <HAL_DMA_Abort_IT+0x8c>
 800ef06:	687b      	ldr	r3, [r7, #4]
 800ef08:	681b      	ldr	r3, [r3, #0]
 800ef0a:	4a1b      	ldr	r2, [pc, #108]	; (800ef78 <HAL_DMA_Abort_IT+0xe8>)
 800ef0c:	4293      	cmp	r3, r2
 800ef0e:	d102      	bne.n	800ef16 <HAL_DMA_Abort_IT+0x86>
 800ef10:	f44f 1380 	mov.w	r3, #1048576	; 0x100000
 800ef14:	e00e      	b.n	800ef34 <HAL_DMA_Abort_IT+0xa4>
 800ef16:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 800ef1a:	e00b      	b.n	800ef34 <HAL_DMA_Abort_IT+0xa4>
 800ef1c:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 800ef20:	e008      	b.n	800ef34 <HAL_DMA_Abort_IT+0xa4>
 800ef22:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 800ef26:	e005      	b.n	800ef34 <HAL_DMA_Abort_IT+0xa4>
 800ef28:	f44f 7380 	mov.w	r3, #256	; 0x100
 800ef2c:	e002      	b.n	800ef34 <HAL_DMA_Abort_IT+0xa4>
 800ef2e:	2310      	movs	r3, #16
 800ef30:	e000      	b.n	800ef34 <HAL_DMA_Abort_IT+0xa4>
 800ef32:	2301      	movs	r3, #1
 800ef34:	4a11      	ldr	r2, [pc, #68]	; (800ef7c <HAL_DMA_Abort_IT+0xec>)
 800ef36:	6053      	str	r3, [r2, #4]

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 800ef38:	687b      	ldr	r3, [r7, #4]
 800ef3a:	2201      	movs	r2, #1
 800ef3c:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 800ef40:	687b      	ldr	r3, [r7, #4]
 800ef42:	2200      	movs	r2, #0
 800ef44:	f883 2020 	strb.w	r2, [r3, #32]

    /* Call User Abort callback */
    if(hdma->XferAbortCallback != NULL)
 800ef48:	687b      	ldr	r3, [r7, #4]
 800ef4a:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800ef4c:	2b00      	cmp	r3, #0
 800ef4e:	d003      	beq.n	800ef58 <HAL_DMA_Abort_IT+0xc8>
    {
      hdma->XferAbortCallback(hdma);
 800ef50:	687b      	ldr	r3, [r7, #4]
 800ef52:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800ef54:	6878      	ldr	r0, [r7, #4]
 800ef56:	4798      	blx	r3
    } 
  }
  return status;
 800ef58:	7bfb      	ldrb	r3, [r7, #15]
}
 800ef5a:	4618      	mov	r0, r3
 800ef5c:	3710      	adds	r7, #16
 800ef5e:	46bd      	mov	sp, r7
 800ef60:	bd80      	pop	{r7, pc}
 800ef62:	bf00      	nop
 800ef64:	40020008 	.word	0x40020008
 800ef68:	4002001c 	.word	0x4002001c
 800ef6c:	40020030 	.word	0x40020030
 800ef70:	40020044 	.word	0x40020044
 800ef74:	40020058 	.word	0x40020058
 800ef78:	4002006c 	.word	0x4002006c
 800ef7c:	40020000 	.word	0x40020000

0800ef80 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 800ef80:	b480      	push	{r7}
 800ef82:	b08b      	sub	sp, #44	; 0x2c
 800ef84:	af00      	add	r7, sp, #0
 800ef86:	6078      	str	r0, [r7, #4]
 800ef88:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 800ef8a:	2300      	movs	r3, #0
 800ef8c:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t ioposition;
  uint32_t iocurrent;
  uint32_t temp;
  uint32_t config = 0x00u;
 800ef8e:	2300      	movs	r3, #0
 800ef90:	623b      	str	r3, [r7, #32]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 800ef92:	e169      	b.n	800f268 <HAL_GPIO_Init+0x2e8>
  {
    /* Get the IO position */
    ioposition = (0x01uL << position);
 800ef94:	2201      	movs	r2, #1
 800ef96:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800ef98:	fa02 f303 	lsl.w	r3, r2, r3
 800ef9c:	61fb      	str	r3, [r7, #28]

    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 800ef9e:	683b      	ldr	r3, [r7, #0]
 800efa0:	681b      	ldr	r3, [r3, #0]
 800efa2:	69fa      	ldr	r2, [r7, #28]
 800efa4:	4013      	ands	r3, r2
 800efa6:	61bb      	str	r3, [r7, #24]

    if (iocurrent == ioposition)
 800efa8:	69ba      	ldr	r2, [r7, #24]
 800efaa:	69fb      	ldr	r3, [r7, #28]
 800efac:	429a      	cmp	r2, r3
 800efae:	f040 8158 	bne.w	800f262 <HAL_GPIO_Init+0x2e2>
    {
      /* Check the Alternate function parameters */
      assert_param(IS_GPIO_AF_INSTANCE(GPIOx));

      /* Based on the required mode, filling config variable with MODEy[1:0] and CNFy[3:2] corresponding bits */
      switch (GPIO_Init->Mode)
 800efb2:	683b      	ldr	r3, [r7, #0]
 800efb4:	685b      	ldr	r3, [r3, #4]
 800efb6:	4a9a      	ldr	r2, [pc, #616]	; (800f220 <HAL_GPIO_Init+0x2a0>)
 800efb8:	4293      	cmp	r3, r2
 800efba:	d05e      	beq.n	800f07a <HAL_GPIO_Init+0xfa>
 800efbc:	4a98      	ldr	r2, [pc, #608]	; (800f220 <HAL_GPIO_Init+0x2a0>)
 800efbe:	4293      	cmp	r3, r2
 800efc0:	d875      	bhi.n	800f0ae <HAL_GPIO_Init+0x12e>
 800efc2:	4a98      	ldr	r2, [pc, #608]	; (800f224 <HAL_GPIO_Init+0x2a4>)
 800efc4:	4293      	cmp	r3, r2
 800efc6:	d058      	beq.n	800f07a <HAL_GPIO_Init+0xfa>
 800efc8:	4a96      	ldr	r2, [pc, #600]	; (800f224 <HAL_GPIO_Init+0x2a4>)
 800efca:	4293      	cmp	r3, r2
 800efcc:	d86f      	bhi.n	800f0ae <HAL_GPIO_Init+0x12e>
 800efce:	4a96      	ldr	r2, [pc, #600]	; (800f228 <HAL_GPIO_Init+0x2a8>)
 800efd0:	4293      	cmp	r3, r2
 800efd2:	d052      	beq.n	800f07a <HAL_GPIO_Init+0xfa>
 800efd4:	4a94      	ldr	r2, [pc, #592]	; (800f228 <HAL_GPIO_Init+0x2a8>)
 800efd6:	4293      	cmp	r3, r2
 800efd8:	d869      	bhi.n	800f0ae <HAL_GPIO_Init+0x12e>
 800efda:	4a94      	ldr	r2, [pc, #592]	; (800f22c <HAL_GPIO_Init+0x2ac>)
 800efdc:	4293      	cmp	r3, r2
 800efde:	d04c      	beq.n	800f07a <HAL_GPIO_Init+0xfa>
 800efe0:	4a92      	ldr	r2, [pc, #584]	; (800f22c <HAL_GPIO_Init+0x2ac>)
 800efe2:	4293      	cmp	r3, r2
 800efe4:	d863      	bhi.n	800f0ae <HAL_GPIO_Init+0x12e>
 800efe6:	4a92      	ldr	r2, [pc, #584]	; (800f230 <HAL_GPIO_Init+0x2b0>)
 800efe8:	4293      	cmp	r3, r2
 800efea:	d046      	beq.n	800f07a <HAL_GPIO_Init+0xfa>
 800efec:	4a90      	ldr	r2, [pc, #576]	; (800f230 <HAL_GPIO_Init+0x2b0>)
 800efee:	4293      	cmp	r3, r2
 800eff0:	d85d      	bhi.n	800f0ae <HAL_GPIO_Init+0x12e>
 800eff2:	2b12      	cmp	r3, #18
 800eff4:	d82a      	bhi.n	800f04c <HAL_GPIO_Init+0xcc>
 800eff6:	2b12      	cmp	r3, #18
 800eff8:	d859      	bhi.n	800f0ae <HAL_GPIO_Init+0x12e>
 800effa:	a201      	add	r2, pc, #4	; (adr r2, 800f000 <HAL_GPIO_Init+0x80>)
 800effc:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800f000:	0800f07b 	.word	0x0800f07b
 800f004:	0800f055 	.word	0x0800f055
 800f008:	0800f067 	.word	0x0800f067
 800f00c:	0800f0a9 	.word	0x0800f0a9
 800f010:	0800f0af 	.word	0x0800f0af
 800f014:	0800f0af 	.word	0x0800f0af
 800f018:	0800f0af 	.word	0x0800f0af
 800f01c:	0800f0af 	.word	0x0800f0af
 800f020:	0800f0af 	.word	0x0800f0af
 800f024:	0800f0af 	.word	0x0800f0af
 800f028:	0800f0af 	.word	0x0800f0af
 800f02c:	0800f0af 	.word	0x0800f0af
 800f030:	0800f0af 	.word	0x0800f0af
 800f034:	0800f0af 	.word	0x0800f0af
 800f038:	0800f0af 	.word	0x0800f0af
 800f03c:	0800f0af 	.word	0x0800f0af
 800f040:	0800f0af 	.word	0x0800f0af
 800f044:	0800f05d 	.word	0x0800f05d
 800f048:	0800f071 	.word	0x0800f071
 800f04c:	4a79      	ldr	r2, [pc, #484]	; (800f234 <HAL_GPIO_Init+0x2b4>)
 800f04e:	4293      	cmp	r3, r2
 800f050:	d013      	beq.n	800f07a <HAL_GPIO_Init+0xfa>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
          break;

        /* Parameters are checked with assert_param */
        default:
          break;
 800f052:	e02c      	b.n	800f0ae <HAL_GPIO_Init+0x12e>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_PP;
 800f054:	683b      	ldr	r3, [r7, #0]
 800f056:	68db      	ldr	r3, [r3, #12]
 800f058:	623b      	str	r3, [r7, #32]
          break;
 800f05a:	e029      	b.n	800f0b0 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_OD;
 800f05c:	683b      	ldr	r3, [r7, #0]
 800f05e:	68db      	ldr	r3, [r3, #12]
 800f060:	3304      	adds	r3, #4
 800f062:	623b      	str	r3, [r7, #32]
          break;
 800f064:	e024      	b.n	800f0b0 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_PP;
 800f066:	683b      	ldr	r3, [r7, #0]
 800f068:	68db      	ldr	r3, [r3, #12]
 800f06a:	3308      	adds	r3, #8
 800f06c:	623b      	str	r3, [r7, #32]
          break;
 800f06e:	e01f      	b.n	800f0b0 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_OD;
 800f070:	683b      	ldr	r3, [r7, #0]
 800f072:	68db      	ldr	r3, [r3, #12]
 800f074:	330c      	adds	r3, #12
 800f076:	623b      	str	r3, [r7, #32]
          break;
 800f078:	e01a      	b.n	800f0b0 <HAL_GPIO_Init+0x130>
          if (GPIO_Init->Pull == GPIO_NOPULL)
 800f07a:	683b      	ldr	r3, [r7, #0]
 800f07c:	689b      	ldr	r3, [r3, #8]
 800f07e:	2b00      	cmp	r3, #0
 800f080:	d102      	bne.n	800f088 <HAL_GPIO_Init+0x108>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_FLOATING;
 800f082:	2304      	movs	r3, #4
 800f084:	623b      	str	r3, [r7, #32]
          break;
 800f086:	e013      	b.n	800f0b0 <HAL_GPIO_Init+0x130>
          else if (GPIO_Init->Pull == GPIO_PULLUP)
 800f088:	683b      	ldr	r3, [r7, #0]
 800f08a:	689b      	ldr	r3, [r3, #8]
 800f08c:	2b01      	cmp	r3, #1
 800f08e:	d105      	bne.n	800f09c <HAL_GPIO_Init+0x11c>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 800f090:	2308      	movs	r3, #8
 800f092:	623b      	str	r3, [r7, #32]
            GPIOx->BSRR = ioposition;
 800f094:	687b      	ldr	r3, [r7, #4]
 800f096:	69fa      	ldr	r2, [r7, #28]
 800f098:	611a      	str	r2, [r3, #16]
          break;
 800f09a:	e009      	b.n	800f0b0 <HAL_GPIO_Init+0x130>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 800f09c:	2308      	movs	r3, #8
 800f09e:	623b      	str	r3, [r7, #32]
            GPIOx->BRR = ioposition;
 800f0a0:	687b      	ldr	r3, [r7, #4]
 800f0a2:	69fa      	ldr	r2, [r7, #28]
 800f0a4:	615a      	str	r2, [r3, #20]
          break;
 800f0a6:	e003      	b.n	800f0b0 <HAL_GPIO_Init+0x130>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
 800f0a8:	2300      	movs	r3, #0
 800f0aa:	623b      	str	r3, [r7, #32]
          break;
 800f0ac:	e000      	b.n	800f0b0 <HAL_GPIO_Init+0x130>
          break;
 800f0ae:	bf00      	nop
      }

      /* Check if the current bit belongs to first half or last half of the pin count number
       in order to address CRH or CRL register*/
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 800f0b0:	69bb      	ldr	r3, [r7, #24]
 800f0b2:	2bff      	cmp	r3, #255	; 0xff
 800f0b4:	d801      	bhi.n	800f0ba <HAL_GPIO_Init+0x13a>
 800f0b6:	687b      	ldr	r3, [r7, #4]
 800f0b8:	e001      	b.n	800f0be <HAL_GPIO_Init+0x13e>
 800f0ba:	687b      	ldr	r3, [r7, #4]
 800f0bc:	3304      	adds	r3, #4
 800f0be:	617b      	str	r3, [r7, #20]
      registeroffset = (iocurrent < GPIO_PIN_8) ? (position << 2u) : ((position - 8u) << 2u);
 800f0c0:	69bb      	ldr	r3, [r7, #24]
 800f0c2:	2bff      	cmp	r3, #255	; 0xff
 800f0c4:	d802      	bhi.n	800f0cc <HAL_GPIO_Init+0x14c>
 800f0c6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800f0c8:	009b      	lsls	r3, r3, #2
 800f0ca:	e002      	b.n	800f0d2 <HAL_GPIO_Init+0x152>
 800f0cc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800f0ce:	3b08      	subs	r3, #8
 800f0d0:	009b      	lsls	r3, r3, #2
 800f0d2:	613b      	str	r3, [r7, #16]

      /* Apply the new configuration of the pin to the register */
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 800f0d4:	697b      	ldr	r3, [r7, #20]
 800f0d6:	681a      	ldr	r2, [r3, #0]
 800f0d8:	210f      	movs	r1, #15
 800f0da:	693b      	ldr	r3, [r7, #16]
 800f0dc:	fa01 f303 	lsl.w	r3, r1, r3
 800f0e0:	43db      	mvns	r3, r3
 800f0e2:	401a      	ands	r2, r3
 800f0e4:	6a39      	ldr	r1, [r7, #32]
 800f0e6:	693b      	ldr	r3, [r7, #16]
 800f0e8:	fa01 f303 	lsl.w	r3, r1, r3
 800f0ec:	431a      	orrs	r2, r3
 800f0ee:	697b      	ldr	r3, [r7, #20]
 800f0f0:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 800f0f2:	683b      	ldr	r3, [r7, #0]
 800f0f4:	685b      	ldr	r3, [r3, #4]
 800f0f6:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800f0fa:	2b00      	cmp	r3, #0
 800f0fc:	f000 80b1 	beq.w	800f262 <HAL_GPIO_Init+0x2e2>
      {
        /* Enable AFIO Clock */
        __HAL_RCC_AFIO_CLK_ENABLE();
 800f100:	4b4d      	ldr	r3, [pc, #308]	; (800f238 <HAL_GPIO_Init+0x2b8>)
 800f102:	699b      	ldr	r3, [r3, #24]
 800f104:	4a4c      	ldr	r2, [pc, #304]	; (800f238 <HAL_GPIO_Init+0x2b8>)
 800f106:	f043 0301 	orr.w	r3, r3, #1
 800f10a:	6193      	str	r3, [r2, #24]
 800f10c:	4b4a      	ldr	r3, [pc, #296]	; (800f238 <HAL_GPIO_Init+0x2b8>)
 800f10e:	699b      	ldr	r3, [r3, #24]
 800f110:	f003 0301 	and.w	r3, r3, #1
 800f114:	60bb      	str	r3, [r7, #8]
 800f116:	68bb      	ldr	r3, [r7, #8]
        temp = AFIO->EXTICR[position >> 2u];
 800f118:	4a48      	ldr	r2, [pc, #288]	; (800f23c <HAL_GPIO_Init+0x2bc>)
 800f11a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800f11c:	089b      	lsrs	r3, r3, #2
 800f11e:	3302      	adds	r3, #2
 800f120:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800f124:	60fb      	str	r3, [r7, #12]
        CLEAR_BIT(temp, (0x0Fu) << (4u * (position & 0x03u)));
 800f126:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800f128:	f003 0303 	and.w	r3, r3, #3
 800f12c:	009b      	lsls	r3, r3, #2
 800f12e:	220f      	movs	r2, #15
 800f130:	fa02 f303 	lsl.w	r3, r2, r3
 800f134:	43db      	mvns	r3, r3
 800f136:	68fa      	ldr	r2, [r7, #12]
 800f138:	4013      	ands	r3, r2
 800f13a:	60fb      	str	r3, [r7, #12]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4u * (position & 0x03u)));
 800f13c:	687b      	ldr	r3, [r7, #4]
 800f13e:	4a40      	ldr	r2, [pc, #256]	; (800f240 <HAL_GPIO_Init+0x2c0>)
 800f140:	4293      	cmp	r3, r2
 800f142:	d013      	beq.n	800f16c <HAL_GPIO_Init+0x1ec>
 800f144:	687b      	ldr	r3, [r7, #4]
 800f146:	4a3f      	ldr	r2, [pc, #252]	; (800f244 <HAL_GPIO_Init+0x2c4>)
 800f148:	4293      	cmp	r3, r2
 800f14a:	d00d      	beq.n	800f168 <HAL_GPIO_Init+0x1e8>
 800f14c:	687b      	ldr	r3, [r7, #4]
 800f14e:	4a3e      	ldr	r2, [pc, #248]	; (800f248 <HAL_GPIO_Init+0x2c8>)
 800f150:	4293      	cmp	r3, r2
 800f152:	d007      	beq.n	800f164 <HAL_GPIO_Init+0x1e4>
 800f154:	687b      	ldr	r3, [r7, #4]
 800f156:	4a3d      	ldr	r2, [pc, #244]	; (800f24c <HAL_GPIO_Init+0x2cc>)
 800f158:	4293      	cmp	r3, r2
 800f15a:	d101      	bne.n	800f160 <HAL_GPIO_Init+0x1e0>
 800f15c:	2303      	movs	r3, #3
 800f15e:	e006      	b.n	800f16e <HAL_GPIO_Init+0x1ee>
 800f160:	2304      	movs	r3, #4
 800f162:	e004      	b.n	800f16e <HAL_GPIO_Init+0x1ee>
 800f164:	2302      	movs	r3, #2
 800f166:	e002      	b.n	800f16e <HAL_GPIO_Init+0x1ee>
 800f168:	2301      	movs	r3, #1
 800f16a:	e000      	b.n	800f16e <HAL_GPIO_Init+0x1ee>
 800f16c:	2300      	movs	r3, #0
 800f16e:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800f170:	f002 0203 	and.w	r2, r2, #3
 800f174:	0092      	lsls	r2, r2, #2
 800f176:	4093      	lsls	r3, r2
 800f178:	68fa      	ldr	r2, [r7, #12]
 800f17a:	4313      	orrs	r3, r2
 800f17c:	60fb      	str	r3, [r7, #12]
        AFIO->EXTICR[position >> 2u] = temp;
 800f17e:	492f      	ldr	r1, [pc, #188]	; (800f23c <HAL_GPIO_Init+0x2bc>)
 800f180:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800f182:	089b      	lsrs	r3, r3, #2
 800f184:	3302      	adds	r3, #2
 800f186:	68fa      	ldr	r2, [r7, #12]
 800f188:	f841 2023 	str.w	r2, [r1, r3, lsl #2]


        /* Enable or disable the rising trigger */
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 800f18c:	683b      	ldr	r3, [r7, #0]
 800f18e:	685b      	ldr	r3, [r3, #4]
 800f190:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 800f194:	2b00      	cmp	r3, #0
 800f196:	d006      	beq.n	800f1a6 <HAL_GPIO_Init+0x226>
        {
          SET_BIT(EXTI->RTSR, iocurrent);
 800f198:	4b2d      	ldr	r3, [pc, #180]	; (800f250 <HAL_GPIO_Init+0x2d0>)
 800f19a:	689a      	ldr	r2, [r3, #8]
 800f19c:	492c      	ldr	r1, [pc, #176]	; (800f250 <HAL_GPIO_Init+0x2d0>)
 800f19e:	69bb      	ldr	r3, [r7, #24]
 800f1a0:	4313      	orrs	r3, r2
 800f1a2:	608b      	str	r3, [r1, #8]
 800f1a4:	e006      	b.n	800f1b4 <HAL_GPIO_Init+0x234>
        }
        else
        {
          CLEAR_BIT(EXTI->RTSR, iocurrent);
 800f1a6:	4b2a      	ldr	r3, [pc, #168]	; (800f250 <HAL_GPIO_Init+0x2d0>)
 800f1a8:	689a      	ldr	r2, [r3, #8]
 800f1aa:	69bb      	ldr	r3, [r7, #24]
 800f1ac:	43db      	mvns	r3, r3
 800f1ae:	4928      	ldr	r1, [pc, #160]	; (800f250 <HAL_GPIO_Init+0x2d0>)
 800f1b0:	4013      	ands	r3, r2
 800f1b2:	608b      	str	r3, [r1, #8]
        }

        /* Enable or disable the falling trigger */
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 800f1b4:	683b      	ldr	r3, [r7, #0]
 800f1b6:	685b      	ldr	r3, [r3, #4]
 800f1b8:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 800f1bc:	2b00      	cmp	r3, #0
 800f1be:	d006      	beq.n	800f1ce <HAL_GPIO_Init+0x24e>
        {
          SET_BIT(EXTI->FTSR, iocurrent);
 800f1c0:	4b23      	ldr	r3, [pc, #140]	; (800f250 <HAL_GPIO_Init+0x2d0>)
 800f1c2:	68da      	ldr	r2, [r3, #12]
 800f1c4:	4922      	ldr	r1, [pc, #136]	; (800f250 <HAL_GPIO_Init+0x2d0>)
 800f1c6:	69bb      	ldr	r3, [r7, #24]
 800f1c8:	4313      	orrs	r3, r2
 800f1ca:	60cb      	str	r3, [r1, #12]
 800f1cc:	e006      	b.n	800f1dc <HAL_GPIO_Init+0x25c>
        }
        else
        {
          CLEAR_BIT(EXTI->FTSR, iocurrent);
 800f1ce:	4b20      	ldr	r3, [pc, #128]	; (800f250 <HAL_GPIO_Init+0x2d0>)
 800f1d0:	68da      	ldr	r2, [r3, #12]
 800f1d2:	69bb      	ldr	r3, [r7, #24]
 800f1d4:	43db      	mvns	r3, r3
 800f1d6:	491e      	ldr	r1, [pc, #120]	; (800f250 <HAL_GPIO_Init+0x2d0>)
 800f1d8:	4013      	ands	r3, r2
 800f1da:	60cb      	str	r3, [r1, #12]
        }

        /* Configure the event mask */
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 800f1dc:	683b      	ldr	r3, [r7, #0]
 800f1de:	685b      	ldr	r3, [r3, #4]
 800f1e0:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800f1e4:	2b00      	cmp	r3, #0
 800f1e6:	d006      	beq.n	800f1f6 <HAL_GPIO_Init+0x276>
        {
          SET_BIT(EXTI->EMR, iocurrent);
 800f1e8:	4b19      	ldr	r3, [pc, #100]	; (800f250 <HAL_GPIO_Init+0x2d0>)
 800f1ea:	685a      	ldr	r2, [r3, #4]
 800f1ec:	4918      	ldr	r1, [pc, #96]	; (800f250 <HAL_GPIO_Init+0x2d0>)
 800f1ee:	69bb      	ldr	r3, [r7, #24]
 800f1f0:	4313      	orrs	r3, r2
 800f1f2:	604b      	str	r3, [r1, #4]
 800f1f4:	e006      	b.n	800f204 <HAL_GPIO_Init+0x284>
        }
        else
        {
          CLEAR_BIT(EXTI->EMR, iocurrent);
 800f1f6:	4b16      	ldr	r3, [pc, #88]	; (800f250 <HAL_GPIO_Init+0x2d0>)
 800f1f8:	685a      	ldr	r2, [r3, #4]
 800f1fa:	69bb      	ldr	r3, [r7, #24]
 800f1fc:	43db      	mvns	r3, r3
 800f1fe:	4914      	ldr	r1, [pc, #80]	; (800f250 <HAL_GPIO_Init+0x2d0>)
 800f200:	4013      	ands	r3, r2
 800f202:	604b      	str	r3, [r1, #4]
        }

        /* Configure the interrupt mask */
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 800f204:	683b      	ldr	r3, [r7, #0]
 800f206:	685b      	ldr	r3, [r3, #4]
 800f208:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800f20c:	2b00      	cmp	r3, #0
 800f20e:	d021      	beq.n	800f254 <HAL_GPIO_Init+0x2d4>
        {
          SET_BIT(EXTI->IMR, iocurrent);
 800f210:	4b0f      	ldr	r3, [pc, #60]	; (800f250 <HAL_GPIO_Init+0x2d0>)
 800f212:	681a      	ldr	r2, [r3, #0]
 800f214:	490e      	ldr	r1, [pc, #56]	; (800f250 <HAL_GPIO_Init+0x2d0>)
 800f216:	69bb      	ldr	r3, [r7, #24]
 800f218:	4313      	orrs	r3, r2
 800f21a:	600b      	str	r3, [r1, #0]
 800f21c:	e021      	b.n	800f262 <HAL_GPIO_Init+0x2e2>
 800f21e:	bf00      	nop
 800f220:	10320000 	.word	0x10320000
 800f224:	10310000 	.word	0x10310000
 800f228:	10220000 	.word	0x10220000
 800f22c:	10210000 	.word	0x10210000
 800f230:	10120000 	.word	0x10120000
 800f234:	10110000 	.word	0x10110000
 800f238:	40021000 	.word	0x40021000
 800f23c:	40010000 	.word	0x40010000
 800f240:	40010800 	.word	0x40010800
 800f244:	40010c00 	.word	0x40010c00
 800f248:	40011000 	.word	0x40011000
 800f24c:	40011400 	.word	0x40011400
 800f250:	40010400 	.word	0x40010400
        }
        else
        {
          CLEAR_BIT(EXTI->IMR, iocurrent);
 800f254:	4b0b      	ldr	r3, [pc, #44]	; (800f284 <HAL_GPIO_Init+0x304>)
 800f256:	681a      	ldr	r2, [r3, #0]
 800f258:	69bb      	ldr	r3, [r7, #24]
 800f25a:	43db      	mvns	r3, r3
 800f25c:	4909      	ldr	r1, [pc, #36]	; (800f284 <HAL_GPIO_Init+0x304>)
 800f25e:	4013      	ands	r3, r2
 800f260:	600b      	str	r3, [r1, #0]
        }
      }
    }

	position++;
 800f262:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800f264:	3301      	adds	r3, #1
 800f266:	627b      	str	r3, [r7, #36]	; 0x24
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 800f268:	683b      	ldr	r3, [r7, #0]
 800f26a:	681a      	ldr	r2, [r3, #0]
 800f26c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800f26e:	fa22 f303 	lsr.w	r3, r2, r3
 800f272:	2b00      	cmp	r3, #0
 800f274:	f47f ae8e 	bne.w	800ef94 <HAL_GPIO_Init+0x14>
  }
}
 800f278:	bf00      	nop
 800f27a:	bf00      	nop
 800f27c:	372c      	adds	r7, #44	; 0x2c
 800f27e:	46bd      	mov	sp, r7
 800f280:	bc80      	pop	{r7}
 800f282:	4770      	bx	lr
 800f284:	40010400 	.word	0x40010400

0800f288 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 800f288:	b480      	push	{r7}
 800f28a:	b083      	sub	sp, #12
 800f28c:	af00      	add	r7, sp, #0
 800f28e:	6078      	str	r0, [r7, #4]
 800f290:	460b      	mov	r3, r1
 800f292:	807b      	strh	r3, [r7, #2]
 800f294:	4613      	mov	r3, r2
 800f296:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 800f298:	787b      	ldrb	r3, [r7, #1]
 800f29a:	2b00      	cmp	r3, #0
 800f29c:	d003      	beq.n	800f2a6 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 800f29e:	887a      	ldrh	r2, [r7, #2]
 800f2a0:	687b      	ldr	r3, [r7, #4]
 800f2a2:	611a      	str	r2, [r3, #16]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
  }
}
 800f2a4:	e003      	b.n	800f2ae <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
 800f2a6:	887b      	ldrh	r3, [r7, #2]
 800f2a8:	041a      	lsls	r2, r3, #16
 800f2aa:	687b      	ldr	r3, [r7, #4]
 800f2ac:	611a      	str	r2, [r3, #16]
}
 800f2ae:	bf00      	nop
 800f2b0:	370c      	adds	r7, #12
 800f2b2:	46bd      	mov	sp, r7
 800f2b4:	bc80      	pop	{r7}
 800f2b6:	4770      	bx	lr

0800f2b8 <HAL_GPIO_TogglePin>:
  * @param  GPIOx: where x can be (A..G depending on device used) to select the GPIO peripheral
  * @param  GPIO_Pin: Specifies the pins to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 800f2b8:	b480      	push	{r7}
 800f2ba:	b085      	sub	sp, #20
 800f2bc:	af00      	add	r7, sp, #0
 800f2be:	6078      	str	r0, [r7, #4]
 800f2c0:	460b      	mov	r3, r1
 800f2c2:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Output Data Register value */
  odr = GPIOx->ODR;
 800f2c4:	687b      	ldr	r3, [r7, #4]
 800f2c6:	68db      	ldr	r3, [r3, #12]
 800f2c8:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 800f2ca:	887a      	ldrh	r2, [r7, #2]
 800f2cc:	68fb      	ldr	r3, [r7, #12]
 800f2ce:	4013      	ands	r3, r2
 800f2d0:	041a      	lsls	r2, r3, #16
 800f2d2:	68fb      	ldr	r3, [r7, #12]
 800f2d4:	43d9      	mvns	r1, r3
 800f2d6:	887b      	ldrh	r3, [r7, #2]
 800f2d8:	400b      	ands	r3, r1
 800f2da:	431a      	orrs	r2, r3
 800f2dc:	687b      	ldr	r3, [r7, #4]
 800f2de:	611a      	str	r2, [r3, #16]
}
 800f2e0:	bf00      	nop
 800f2e2:	3714      	adds	r7, #20
 800f2e4:	46bd      	mov	sp, r7
 800f2e6:	bc80      	pop	{r7}
 800f2e8:	4770      	bx	lr
	...

0800f2ec <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 800f2ec:	b580      	push	{r7, lr}
 800f2ee:	b084      	sub	sp, #16
 800f2f0:	af00      	add	r7, sp, #0
 800f2f2:	6078      	str	r0, [r7, #4]
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 800f2f4:	687b      	ldr	r3, [r7, #4]
 800f2f6:	2b00      	cmp	r3, #0
 800f2f8:	d101      	bne.n	800f2fe <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 800f2fa:	2301      	movs	r3, #1
 800f2fc:	e12b      	b.n	800f556 <HAL_I2C_Init+0x26a>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 800f2fe:	687b      	ldr	r3, [r7, #4]
 800f300:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800f304:	b2db      	uxtb	r3, r3
 800f306:	2b00      	cmp	r3, #0
 800f308:	d106      	bne.n	800f318 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 800f30a:	687b      	ldr	r3, [r7, #4]
 800f30c:	2200      	movs	r2, #0
 800f30e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 800f312:	6878      	ldr	r0, [r7, #4]
 800f314:	f7ff f906 	bl	800e524 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 800f318:	687b      	ldr	r3, [r7, #4]
 800f31a:	2224      	movs	r2, #36	; 0x24
 800f31c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 800f320:	687b      	ldr	r3, [r7, #4]
 800f322:	681b      	ldr	r3, [r3, #0]
 800f324:	681a      	ldr	r2, [r3, #0]
 800f326:	687b      	ldr	r3, [r7, #4]
 800f328:	681b      	ldr	r3, [r3, #0]
 800f32a:	f022 0201 	bic.w	r2, r2, #1
 800f32e:	601a      	str	r2, [r3, #0]

  /*Reset I2C*/
  hi2c->Instance->CR1 |= I2C_CR1_SWRST;
 800f330:	687b      	ldr	r3, [r7, #4]
 800f332:	681b      	ldr	r3, [r3, #0]
 800f334:	681a      	ldr	r2, [r3, #0]
 800f336:	687b      	ldr	r3, [r7, #4]
 800f338:	681b      	ldr	r3, [r3, #0]
 800f33a:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 800f33e:	601a      	str	r2, [r3, #0]
  hi2c->Instance->CR1 &= ~I2C_CR1_SWRST;
 800f340:	687b      	ldr	r3, [r7, #4]
 800f342:	681b      	ldr	r3, [r3, #0]
 800f344:	681a      	ldr	r2, [r3, #0]
 800f346:	687b      	ldr	r3, [r7, #4]
 800f348:	681b      	ldr	r3, [r3, #0]
 800f34a:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 800f34e:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 800f350:	f001 f8cc 	bl	80104ec <HAL_RCC_GetPCLK1Freq>
 800f354:	60f8      	str	r0, [r7, #12]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 800f356:	687b      	ldr	r3, [r7, #4]
 800f358:	685b      	ldr	r3, [r3, #4]
 800f35a:	4a81      	ldr	r2, [pc, #516]	; (800f560 <HAL_I2C_Init+0x274>)
 800f35c:	4293      	cmp	r3, r2
 800f35e:	d807      	bhi.n	800f370 <HAL_I2C_Init+0x84>
 800f360:	68fb      	ldr	r3, [r7, #12]
 800f362:	4a80      	ldr	r2, [pc, #512]	; (800f564 <HAL_I2C_Init+0x278>)
 800f364:	4293      	cmp	r3, r2
 800f366:	bf94      	ite	ls
 800f368:	2301      	movls	r3, #1
 800f36a:	2300      	movhi	r3, #0
 800f36c:	b2db      	uxtb	r3, r3
 800f36e:	e006      	b.n	800f37e <HAL_I2C_Init+0x92>
 800f370:	68fb      	ldr	r3, [r7, #12]
 800f372:	4a7d      	ldr	r2, [pc, #500]	; (800f568 <HAL_I2C_Init+0x27c>)
 800f374:	4293      	cmp	r3, r2
 800f376:	bf94      	ite	ls
 800f378:	2301      	movls	r3, #1
 800f37a:	2300      	movhi	r3, #0
 800f37c:	b2db      	uxtb	r3, r3
 800f37e:	2b00      	cmp	r3, #0
 800f380:	d001      	beq.n	800f386 <HAL_I2C_Init+0x9a>
  {
    return HAL_ERROR;
 800f382:	2301      	movs	r3, #1
 800f384:	e0e7      	b.n	800f556 <HAL_I2C_Init+0x26a>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 800f386:	68fb      	ldr	r3, [r7, #12]
 800f388:	4a78      	ldr	r2, [pc, #480]	; (800f56c <HAL_I2C_Init+0x280>)
 800f38a:	fba2 2303 	umull	r2, r3, r2, r3
 800f38e:	0c9b      	lsrs	r3, r3, #18
 800f390:	60bb      	str	r3, [r7, #8]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 800f392:	687b      	ldr	r3, [r7, #4]
 800f394:	681b      	ldr	r3, [r3, #0]
 800f396:	685b      	ldr	r3, [r3, #4]
 800f398:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 800f39c:	687b      	ldr	r3, [r7, #4]
 800f39e:	681b      	ldr	r3, [r3, #0]
 800f3a0:	68ba      	ldr	r2, [r7, #8]
 800f3a2:	430a      	orrs	r2, r1
 800f3a4:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 800f3a6:	687b      	ldr	r3, [r7, #4]
 800f3a8:	681b      	ldr	r3, [r3, #0]
 800f3aa:	6a1b      	ldr	r3, [r3, #32]
 800f3ac:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 800f3b0:	687b      	ldr	r3, [r7, #4]
 800f3b2:	685b      	ldr	r3, [r3, #4]
 800f3b4:	4a6a      	ldr	r2, [pc, #424]	; (800f560 <HAL_I2C_Init+0x274>)
 800f3b6:	4293      	cmp	r3, r2
 800f3b8:	d802      	bhi.n	800f3c0 <HAL_I2C_Init+0xd4>
 800f3ba:	68bb      	ldr	r3, [r7, #8]
 800f3bc:	3301      	adds	r3, #1
 800f3be:	e009      	b.n	800f3d4 <HAL_I2C_Init+0xe8>
 800f3c0:	68bb      	ldr	r3, [r7, #8]
 800f3c2:	f44f 7296 	mov.w	r2, #300	; 0x12c
 800f3c6:	fb02 f303 	mul.w	r3, r2, r3
 800f3ca:	4a69      	ldr	r2, [pc, #420]	; (800f570 <HAL_I2C_Init+0x284>)
 800f3cc:	fba2 2303 	umull	r2, r3, r2, r3
 800f3d0:	099b      	lsrs	r3, r3, #6
 800f3d2:	3301      	adds	r3, #1
 800f3d4:	687a      	ldr	r2, [r7, #4]
 800f3d6:	6812      	ldr	r2, [r2, #0]
 800f3d8:	430b      	orrs	r3, r1
 800f3da:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 800f3dc:	687b      	ldr	r3, [r7, #4]
 800f3de:	681b      	ldr	r3, [r3, #0]
 800f3e0:	69db      	ldr	r3, [r3, #28]
 800f3e2:	f423 424f 	bic.w	r2, r3, #52992	; 0xcf00
 800f3e6:	f022 02ff 	bic.w	r2, r2, #255	; 0xff
 800f3ea:	687b      	ldr	r3, [r7, #4]
 800f3ec:	685b      	ldr	r3, [r3, #4]
 800f3ee:	495c      	ldr	r1, [pc, #368]	; (800f560 <HAL_I2C_Init+0x274>)
 800f3f0:	428b      	cmp	r3, r1
 800f3f2:	d819      	bhi.n	800f428 <HAL_I2C_Init+0x13c>
 800f3f4:	68fb      	ldr	r3, [r7, #12]
 800f3f6:	1e59      	subs	r1, r3, #1
 800f3f8:	687b      	ldr	r3, [r7, #4]
 800f3fa:	685b      	ldr	r3, [r3, #4]
 800f3fc:	005b      	lsls	r3, r3, #1
 800f3fe:	fbb1 f3f3 	udiv	r3, r1, r3
 800f402:	1c59      	adds	r1, r3, #1
 800f404:	f640 73fc 	movw	r3, #4092	; 0xffc
 800f408:	400b      	ands	r3, r1
 800f40a:	2b00      	cmp	r3, #0
 800f40c:	d00a      	beq.n	800f424 <HAL_I2C_Init+0x138>
 800f40e:	68fb      	ldr	r3, [r7, #12]
 800f410:	1e59      	subs	r1, r3, #1
 800f412:	687b      	ldr	r3, [r7, #4]
 800f414:	685b      	ldr	r3, [r3, #4]
 800f416:	005b      	lsls	r3, r3, #1
 800f418:	fbb1 f3f3 	udiv	r3, r1, r3
 800f41c:	3301      	adds	r3, #1
 800f41e:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800f422:	e051      	b.n	800f4c8 <HAL_I2C_Init+0x1dc>
 800f424:	2304      	movs	r3, #4
 800f426:	e04f      	b.n	800f4c8 <HAL_I2C_Init+0x1dc>
 800f428:	687b      	ldr	r3, [r7, #4]
 800f42a:	689b      	ldr	r3, [r3, #8]
 800f42c:	2b00      	cmp	r3, #0
 800f42e:	d111      	bne.n	800f454 <HAL_I2C_Init+0x168>
 800f430:	68fb      	ldr	r3, [r7, #12]
 800f432:	1e58      	subs	r0, r3, #1
 800f434:	687b      	ldr	r3, [r7, #4]
 800f436:	6859      	ldr	r1, [r3, #4]
 800f438:	460b      	mov	r3, r1
 800f43a:	005b      	lsls	r3, r3, #1
 800f43c:	440b      	add	r3, r1
 800f43e:	fbb0 f3f3 	udiv	r3, r0, r3
 800f442:	3301      	adds	r3, #1
 800f444:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800f448:	2b00      	cmp	r3, #0
 800f44a:	bf0c      	ite	eq
 800f44c:	2301      	moveq	r3, #1
 800f44e:	2300      	movne	r3, #0
 800f450:	b2db      	uxtb	r3, r3
 800f452:	e012      	b.n	800f47a <HAL_I2C_Init+0x18e>
 800f454:	68fb      	ldr	r3, [r7, #12]
 800f456:	1e58      	subs	r0, r3, #1
 800f458:	687b      	ldr	r3, [r7, #4]
 800f45a:	6859      	ldr	r1, [r3, #4]
 800f45c:	460b      	mov	r3, r1
 800f45e:	009b      	lsls	r3, r3, #2
 800f460:	440b      	add	r3, r1
 800f462:	0099      	lsls	r1, r3, #2
 800f464:	440b      	add	r3, r1
 800f466:	fbb0 f3f3 	udiv	r3, r0, r3
 800f46a:	3301      	adds	r3, #1
 800f46c:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800f470:	2b00      	cmp	r3, #0
 800f472:	bf0c      	ite	eq
 800f474:	2301      	moveq	r3, #1
 800f476:	2300      	movne	r3, #0
 800f478:	b2db      	uxtb	r3, r3
 800f47a:	2b00      	cmp	r3, #0
 800f47c:	d001      	beq.n	800f482 <HAL_I2C_Init+0x196>
 800f47e:	2301      	movs	r3, #1
 800f480:	e022      	b.n	800f4c8 <HAL_I2C_Init+0x1dc>
 800f482:	687b      	ldr	r3, [r7, #4]
 800f484:	689b      	ldr	r3, [r3, #8]
 800f486:	2b00      	cmp	r3, #0
 800f488:	d10e      	bne.n	800f4a8 <HAL_I2C_Init+0x1bc>
 800f48a:	68fb      	ldr	r3, [r7, #12]
 800f48c:	1e58      	subs	r0, r3, #1
 800f48e:	687b      	ldr	r3, [r7, #4]
 800f490:	6859      	ldr	r1, [r3, #4]
 800f492:	460b      	mov	r3, r1
 800f494:	005b      	lsls	r3, r3, #1
 800f496:	440b      	add	r3, r1
 800f498:	fbb0 f3f3 	udiv	r3, r0, r3
 800f49c:	3301      	adds	r3, #1
 800f49e:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800f4a2:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 800f4a6:	e00f      	b.n	800f4c8 <HAL_I2C_Init+0x1dc>
 800f4a8:	68fb      	ldr	r3, [r7, #12]
 800f4aa:	1e58      	subs	r0, r3, #1
 800f4ac:	687b      	ldr	r3, [r7, #4]
 800f4ae:	6859      	ldr	r1, [r3, #4]
 800f4b0:	460b      	mov	r3, r1
 800f4b2:	009b      	lsls	r3, r3, #2
 800f4b4:	440b      	add	r3, r1
 800f4b6:	0099      	lsls	r1, r3, #2
 800f4b8:	440b      	add	r3, r1
 800f4ba:	fbb0 f3f3 	udiv	r3, r0, r3
 800f4be:	3301      	adds	r3, #1
 800f4c0:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800f4c4:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 800f4c8:	6879      	ldr	r1, [r7, #4]
 800f4ca:	6809      	ldr	r1, [r1, #0]
 800f4cc:	4313      	orrs	r3, r2
 800f4ce:	61cb      	str	r3, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 800f4d0:	687b      	ldr	r3, [r7, #4]
 800f4d2:	681b      	ldr	r3, [r3, #0]
 800f4d4:	681b      	ldr	r3, [r3, #0]
 800f4d6:	f023 01c0 	bic.w	r1, r3, #192	; 0xc0
 800f4da:	687b      	ldr	r3, [r7, #4]
 800f4dc:	69da      	ldr	r2, [r3, #28]
 800f4de:	687b      	ldr	r3, [r7, #4]
 800f4e0:	6a1b      	ldr	r3, [r3, #32]
 800f4e2:	431a      	orrs	r2, r3
 800f4e4:	687b      	ldr	r3, [r7, #4]
 800f4e6:	681b      	ldr	r3, [r3, #0]
 800f4e8:	430a      	orrs	r2, r1
 800f4ea:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 800f4ec:	687b      	ldr	r3, [r7, #4]
 800f4ee:	681b      	ldr	r3, [r3, #0]
 800f4f0:	689b      	ldr	r3, [r3, #8]
 800f4f2:	f423 4303 	bic.w	r3, r3, #33536	; 0x8300
 800f4f6:	f023 03ff 	bic.w	r3, r3, #255	; 0xff
 800f4fa:	687a      	ldr	r2, [r7, #4]
 800f4fc:	6911      	ldr	r1, [r2, #16]
 800f4fe:	687a      	ldr	r2, [r7, #4]
 800f500:	68d2      	ldr	r2, [r2, #12]
 800f502:	4311      	orrs	r1, r2
 800f504:	687a      	ldr	r2, [r7, #4]
 800f506:	6812      	ldr	r2, [r2, #0]
 800f508:	430b      	orrs	r3, r1
 800f50a:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 800f50c:	687b      	ldr	r3, [r7, #4]
 800f50e:	681b      	ldr	r3, [r3, #0]
 800f510:	68db      	ldr	r3, [r3, #12]
 800f512:	f023 01ff 	bic.w	r1, r3, #255	; 0xff
 800f516:	687b      	ldr	r3, [r7, #4]
 800f518:	695a      	ldr	r2, [r3, #20]
 800f51a:	687b      	ldr	r3, [r7, #4]
 800f51c:	699b      	ldr	r3, [r3, #24]
 800f51e:	431a      	orrs	r2, r3
 800f520:	687b      	ldr	r3, [r7, #4]
 800f522:	681b      	ldr	r3, [r3, #0]
 800f524:	430a      	orrs	r2, r1
 800f526:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 800f528:	687b      	ldr	r3, [r7, #4]
 800f52a:	681b      	ldr	r3, [r3, #0]
 800f52c:	681a      	ldr	r2, [r3, #0]
 800f52e:	687b      	ldr	r3, [r7, #4]
 800f530:	681b      	ldr	r3, [r3, #0]
 800f532:	f042 0201 	orr.w	r2, r2, #1
 800f536:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 800f538:	687b      	ldr	r3, [r7, #4]
 800f53a:	2200      	movs	r2, #0
 800f53c:	641a      	str	r2, [r3, #64]	; 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 800f53e:	687b      	ldr	r3, [r7, #4]
 800f540:	2220      	movs	r2, #32
 800f542:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 800f546:	687b      	ldr	r3, [r7, #4]
 800f548:	2200      	movs	r2, #0
 800f54a:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 800f54c:	687b      	ldr	r3, [r7, #4]
 800f54e:	2200      	movs	r2, #0
 800f550:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 800f554:	2300      	movs	r3, #0
}
 800f556:	4618      	mov	r0, r3
 800f558:	3710      	adds	r7, #16
 800f55a:	46bd      	mov	sp, r7
 800f55c:	bd80      	pop	{r7, pc}
 800f55e:	bf00      	nop
 800f560:	000186a0 	.word	0x000186a0
 800f564:	001e847f 	.word	0x001e847f
 800f568:	003d08ff 	.word	0x003d08ff
 800f56c:	431bde83 	.word	0x431bde83
 800f570:	10624dd3 	.word	0x10624dd3

0800f574 <HAL_I2C_Master_Transmit>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Transmit(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800f574:	b580      	push	{r7, lr}
 800f576:	b088      	sub	sp, #32
 800f578:	af02      	add	r7, sp, #8
 800f57a:	60f8      	str	r0, [r7, #12]
 800f57c:	607a      	str	r2, [r7, #4]
 800f57e:	461a      	mov	r2, r3
 800f580:	460b      	mov	r3, r1
 800f582:	817b      	strh	r3, [r7, #10]
 800f584:	4613      	mov	r3, r2
 800f586:	813b      	strh	r3, [r7, #8]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 800f588:	f7ff fb0c 	bl	800eba4 <HAL_GetTick>
 800f58c:	6178      	str	r0, [r7, #20]

  if (hi2c->State == HAL_I2C_STATE_READY)
 800f58e:	68fb      	ldr	r3, [r7, #12]
 800f590:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800f594:	b2db      	uxtb	r3, r3
 800f596:	2b20      	cmp	r3, #32
 800f598:	f040 80e0 	bne.w	800f75c <HAL_I2C_Master_Transmit+0x1e8>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 800f59c:	697b      	ldr	r3, [r7, #20]
 800f59e:	9300      	str	r3, [sp, #0]
 800f5a0:	2319      	movs	r3, #25
 800f5a2:	2201      	movs	r2, #1
 800f5a4:	4970      	ldr	r1, [pc, #448]	; (800f768 <HAL_I2C_Master_Transmit+0x1f4>)
 800f5a6:	68f8      	ldr	r0, [r7, #12]
 800f5a8:	f000 f964 	bl	800f874 <I2C_WaitOnFlagUntilTimeout>
 800f5ac:	4603      	mov	r3, r0
 800f5ae:	2b00      	cmp	r3, #0
 800f5b0:	d001      	beq.n	800f5b6 <HAL_I2C_Master_Transmit+0x42>
    {
      return HAL_BUSY;
 800f5b2:	2302      	movs	r3, #2
 800f5b4:	e0d3      	b.n	800f75e <HAL_I2C_Master_Transmit+0x1ea>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 800f5b6:	68fb      	ldr	r3, [r7, #12]
 800f5b8:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800f5bc:	2b01      	cmp	r3, #1
 800f5be:	d101      	bne.n	800f5c4 <HAL_I2C_Master_Transmit+0x50>
 800f5c0:	2302      	movs	r3, #2
 800f5c2:	e0cc      	b.n	800f75e <HAL_I2C_Master_Transmit+0x1ea>
 800f5c4:	68fb      	ldr	r3, [r7, #12]
 800f5c6:	2201      	movs	r2, #1
 800f5c8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 800f5cc:	68fb      	ldr	r3, [r7, #12]
 800f5ce:	681b      	ldr	r3, [r3, #0]
 800f5d0:	681b      	ldr	r3, [r3, #0]
 800f5d2:	f003 0301 	and.w	r3, r3, #1
 800f5d6:	2b01      	cmp	r3, #1
 800f5d8:	d007      	beq.n	800f5ea <HAL_I2C_Master_Transmit+0x76>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 800f5da:	68fb      	ldr	r3, [r7, #12]
 800f5dc:	681b      	ldr	r3, [r3, #0]
 800f5de:	681a      	ldr	r2, [r3, #0]
 800f5e0:	68fb      	ldr	r3, [r7, #12]
 800f5e2:	681b      	ldr	r3, [r3, #0]
 800f5e4:	f042 0201 	orr.w	r2, r2, #1
 800f5e8:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 800f5ea:	68fb      	ldr	r3, [r7, #12]
 800f5ec:	681b      	ldr	r3, [r3, #0]
 800f5ee:	681a      	ldr	r2, [r3, #0]
 800f5f0:	68fb      	ldr	r3, [r7, #12]
 800f5f2:	681b      	ldr	r3, [r3, #0]
 800f5f4:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 800f5f8:	601a      	str	r2, [r3, #0]

    hi2c->State       = HAL_I2C_STATE_BUSY_TX;
 800f5fa:	68fb      	ldr	r3, [r7, #12]
 800f5fc:	2221      	movs	r2, #33	; 0x21
 800f5fe:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode        = HAL_I2C_MODE_MASTER;
 800f602:	68fb      	ldr	r3, [r7, #12]
 800f604:	2210      	movs	r2, #16
 800f606:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode   = HAL_I2C_ERROR_NONE;
 800f60a:	68fb      	ldr	r3, [r7, #12]
 800f60c:	2200      	movs	r2, #0
 800f60e:	641a      	str	r2, [r3, #64]	; 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 800f610:	68fb      	ldr	r3, [r7, #12]
 800f612:	687a      	ldr	r2, [r7, #4]
 800f614:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount   = Size;
 800f616:	68fb      	ldr	r3, [r7, #12]
 800f618:	893a      	ldrh	r2, [r7, #8]
 800f61a:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 800f61c:	68fb      	ldr	r3, [r7, #12]
 800f61e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800f620:	b29a      	uxth	r2, r3
 800f622:	68fb      	ldr	r3, [r7, #12]
 800f624:	851a      	strh	r2, [r3, #40]	; 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 800f626:	68fb      	ldr	r3, [r7, #12]
 800f628:	4a50      	ldr	r2, [pc, #320]	; (800f76c <HAL_I2C_Master_Transmit+0x1f8>)
 800f62a:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Send Slave Address */
    if (I2C_MasterRequestWrite(hi2c, DevAddress, Timeout, tickstart) != HAL_OK)
 800f62c:	8979      	ldrh	r1, [r7, #10]
 800f62e:	697b      	ldr	r3, [r7, #20]
 800f630:	6a3a      	ldr	r2, [r7, #32]
 800f632:	68f8      	ldr	r0, [r7, #12]
 800f634:	f000 f89c 	bl	800f770 <I2C_MasterRequestWrite>
 800f638:	4603      	mov	r3, r0
 800f63a:	2b00      	cmp	r3, #0
 800f63c:	d001      	beq.n	800f642 <HAL_I2C_Master_Transmit+0xce>
    {
      return HAL_ERROR;
 800f63e:	2301      	movs	r3, #1
 800f640:	e08d      	b.n	800f75e <HAL_I2C_Master_Transmit+0x1ea>
    }

    /* Clear ADDR flag */
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800f642:	2300      	movs	r3, #0
 800f644:	613b      	str	r3, [r7, #16]
 800f646:	68fb      	ldr	r3, [r7, #12]
 800f648:	681b      	ldr	r3, [r3, #0]
 800f64a:	695b      	ldr	r3, [r3, #20]
 800f64c:	613b      	str	r3, [r7, #16]
 800f64e:	68fb      	ldr	r3, [r7, #12]
 800f650:	681b      	ldr	r3, [r3, #0]
 800f652:	699b      	ldr	r3, [r3, #24]
 800f654:	613b      	str	r3, [r7, #16]
 800f656:	693b      	ldr	r3, [r7, #16]

    while (hi2c->XferSize > 0U)
 800f658:	e066      	b.n	800f728 <HAL_I2C_Master_Transmit+0x1b4>
    {
      /* Wait until TXE flag is set */
      if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 800f65a:	697a      	ldr	r2, [r7, #20]
 800f65c:	6a39      	ldr	r1, [r7, #32]
 800f65e:	68f8      	ldr	r0, [r7, #12]
 800f660:	f000 fa22 	bl	800faa8 <I2C_WaitOnTXEFlagUntilTimeout>
 800f664:	4603      	mov	r3, r0
 800f666:	2b00      	cmp	r3, #0
 800f668:	d00d      	beq.n	800f686 <HAL_I2C_Master_Transmit+0x112>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 800f66a:	68fb      	ldr	r3, [r7, #12]
 800f66c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800f66e:	2b04      	cmp	r3, #4
 800f670:	d107      	bne.n	800f682 <HAL_I2C_Master_Transmit+0x10e>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800f672:	68fb      	ldr	r3, [r7, #12]
 800f674:	681b      	ldr	r3, [r3, #0]
 800f676:	681a      	ldr	r2, [r3, #0]
 800f678:	68fb      	ldr	r3, [r7, #12]
 800f67a:	681b      	ldr	r3, [r3, #0]
 800f67c:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800f680:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 800f682:	2301      	movs	r3, #1
 800f684:	e06b      	b.n	800f75e <HAL_I2C_Master_Transmit+0x1ea>
      }

      /* Write data to DR */
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 800f686:	68fb      	ldr	r3, [r7, #12]
 800f688:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800f68a:	781a      	ldrb	r2, [r3, #0]
 800f68c:	68fb      	ldr	r3, [r7, #12]
 800f68e:	681b      	ldr	r3, [r3, #0]
 800f690:	611a      	str	r2, [r3, #16]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 800f692:	68fb      	ldr	r3, [r7, #12]
 800f694:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800f696:	1c5a      	adds	r2, r3, #1
 800f698:	68fb      	ldr	r3, [r7, #12]
 800f69a:	625a      	str	r2, [r3, #36]	; 0x24

      /* Update counter */
      hi2c->XferCount--;
 800f69c:	68fb      	ldr	r3, [r7, #12]
 800f69e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800f6a0:	b29b      	uxth	r3, r3
 800f6a2:	3b01      	subs	r3, #1
 800f6a4:	b29a      	uxth	r2, r3
 800f6a6:	68fb      	ldr	r3, [r7, #12]
 800f6a8:	855a      	strh	r2, [r3, #42]	; 0x2a
      hi2c->XferSize--;
 800f6aa:	68fb      	ldr	r3, [r7, #12]
 800f6ac:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800f6ae:	3b01      	subs	r3, #1
 800f6b0:	b29a      	uxth	r2, r3
 800f6b2:	68fb      	ldr	r3, [r7, #12]
 800f6b4:	851a      	strh	r2, [r3, #40]	; 0x28

      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET) && (hi2c->XferSize != 0U))
 800f6b6:	68fb      	ldr	r3, [r7, #12]
 800f6b8:	681b      	ldr	r3, [r3, #0]
 800f6ba:	695b      	ldr	r3, [r3, #20]
 800f6bc:	f003 0304 	and.w	r3, r3, #4
 800f6c0:	2b04      	cmp	r3, #4
 800f6c2:	d11b      	bne.n	800f6fc <HAL_I2C_Master_Transmit+0x188>
 800f6c4:	68fb      	ldr	r3, [r7, #12]
 800f6c6:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800f6c8:	2b00      	cmp	r3, #0
 800f6ca:	d017      	beq.n	800f6fc <HAL_I2C_Master_Transmit+0x188>
      {
        /* Write data to DR */
        hi2c->Instance->DR = *hi2c->pBuffPtr;
 800f6cc:	68fb      	ldr	r3, [r7, #12]
 800f6ce:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800f6d0:	781a      	ldrb	r2, [r3, #0]
 800f6d2:	68fb      	ldr	r3, [r7, #12]
 800f6d4:	681b      	ldr	r3, [r3, #0]
 800f6d6:	611a      	str	r2, [r3, #16]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 800f6d8:	68fb      	ldr	r3, [r7, #12]
 800f6da:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800f6dc:	1c5a      	adds	r2, r3, #1
 800f6de:	68fb      	ldr	r3, [r7, #12]
 800f6e0:	625a      	str	r2, [r3, #36]	; 0x24

        /* Update counter */
        hi2c->XferCount--;
 800f6e2:	68fb      	ldr	r3, [r7, #12]
 800f6e4:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800f6e6:	b29b      	uxth	r3, r3
 800f6e8:	3b01      	subs	r3, #1
 800f6ea:	b29a      	uxth	r2, r3
 800f6ec:	68fb      	ldr	r3, [r7, #12]
 800f6ee:	855a      	strh	r2, [r3, #42]	; 0x2a
        hi2c->XferSize--;
 800f6f0:	68fb      	ldr	r3, [r7, #12]
 800f6f2:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800f6f4:	3b01      	subs	r3, #1
 800f6f6:	b29a      	uxth	r2, r3
 800f6f8:	68fb      	ldr	r3, [r7, #12]
 800f6fa:	851a      	strh	r2, [r3, #40]	; 0x28
      }

      /* Wait until BTF flag is set */
      if (I2C_WaitOnBTFFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 800f6fc:	697a      	ldr	r2, [r7, #20]
 800f6fe:	6a39      	ldr	r1, [r7, #32]
 800f700:	68f8      	ldr	r0, [r7, #12]
 800f702:	f000 fa19 	bl	800fb38 <I2C_WaitOnBTFFlagUntilTimeout>
 800f706:	4603      	mov	r3, r0
 800f708:	2b00      	cmp	r3, #0
 800f70a:	d00d      	beq.n	800f728 <HAL_I2C_Master_Transmit+0x1b4>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 800f70c:	68fb      	ldr	r3, [r7, #12]
 800f70e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800f710:	2b04      	cmp	r3, #4
 800f712:	d107      	bne.n	800f724 <HAL_I2C_Master_Transmit+0x1b0>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800f714:	68fb      	ldr	r3, [r7, #12]
 800f716:	681b      	ldr	r3, [r3, #0]
 800f718:	681a      	ldr	r2, [r3, #0]
 800f71a:	68fb      	ldr	r3, [r7, #12]
 800f71c:	681b      	ldr	r3, [r3, #0]
 800f71e:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800f722:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 800f724:	2301      	movs	r3, #1
 800f726:	e01a      	b.n	800f75e <HAL_I2C_Master_Transmit+0x1ea>
    while (hi2c->XferSize > 0U)
 800f728:	68fb      	ldr	r3, [r7, #12]
 800f72a:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800f72c:	2b00      	cmp	r3, #0
 800f72e:	d194      	bne.n	800f65a <HAL_I2C_Master_Transmit+0xe6>
      }
    }

    /* Generate Stop */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800f730:	68fb      	ldr	r3, [r7, #12]
 800f732:	681b      	ldr	r3, [r3, #0]
 800f734:	681a      	ldr	r2, [r3, #0]
 800f736:	68fb      	ldr	r3, [r7, #12]
 800f738:	681b      	ldr	r3, [r3, #0]
 800f73a:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800f73e:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 800f740:	68fb      	ldr	r3, [r7, #12]
 800f742:	2220      	movs	r2, #32
 800f744:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 800f748:	68fb      	ldr	r3, [r7, #12]
 800f74a:	2200      	movs	r2, #0
 800f74c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800f750:	68fb      	ldr	r3, [r7, #12]
 800f752:	2200      	movs	r2, #0
 800f754:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_OK;
 800f758:	2300      	movs	r3, #0
 800f75a:	e000      	b.n	800f75e <HAL_I2C_Master_Transmit+0x1ea>
  }
  else
  {
    return HAL_BUSY;
 800f75c:	2302      	movs	r3, #2
  }
}
 800f75e:	4618      	mov	r0, r3
 800f760:	3718      	adds	r7, #24
 800f762:	46bd      	mov	sp, r7
 800f764:	bd80      	pop	{r7, pc}
 800f766:	bf00      	nop
 800f768:	00100002 	.word	0x00100002
 800f76c:	ffff0000 	.word	0xffff0000

0800f770 <I2C_MasterRequestWrite>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_MasterRequestWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint32_t Timeout, uint32_t Tickstart)
{
 800f770:	b580      	push	{r7, lr}
 800f772:	b088      	sub	sp, #32
 800f774:	af02      	add	r7, sp, #8
 800f776:	60f8      	str	r0, [r7, #12]
 800f778:	607a      	str	r2, [r7, #4]
 800f77a:	603b      	str	r3, [r7, #0]
 800f77c:	460b      	mov	r3, r1
 800f77e:	817b      	strh	r3, [r7, #10]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  uint32_t CurrentXferOptions = hi2c->XferOptions;
 800f780:	68fb      	ldr	r3, [r7, #12]
 800f782:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800f784:	617b      	str	r3, [r7, #20]

  /* Generate Start condition if first transfer */
  if ((CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_FIRST_FRAME) || (CurrentXferOptions == I2C_NO_OPTION_FRAME))
 800f786:	697b      	ldr	r3, [r7, #20]
 800f788:	2b08      	cmp	r3, #8
 800f78a:	d006      	beq.n	800f79a <I2C_MasterRequestWrite+0x2a>
 800f78c:	697b      	ldr	r3, [r7, #20]
 800f78e:	2b01      	cmp	r3, #1
 800f790:	d003      	beq.n	800f79a <I2C_MasterRequestWrite+0x2a>
 800f792:	697b      	ldr	r3, [r7, #20]
 800f794:	f513 3f80 	cmn.w	r3, #65536	; 0x10000
 800f798:	d108      	bne.n	800f7ac <I2C_MasterRequestWrite+0x3c>
  {
    /* Generate Start */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 800f79a:	68fb      	ldr	r3, [r7, #12]
 800f79c:	681b      	ldr	r3, [r3, #0]
 800f79e:	681a      	ldr	r2, [r3, #0]
 800f7a0:	68fb      	ldr	r3, [r7, #12]
 800f7a2:	681b      	ldr	r3, [r3, #0]
 800f7a4:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 800f7a8:	601a      	str	r2, [r3, #0]
 800f7aa:	e00b      	b.n	800f7c4 <I2C_MasterRequestWrite+0x54>
  }
  else if (hi2c->PreviousState == I2C_STATE_MASTER_BUSY_RX)
 800f7ac:	68fb      	ldr	r3, [r7, #12]
 800f7ae:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800f7b0:	2b12      	cmp	r3, #18
 800f7b2:	d107      	bne.n	800f7c4 <I2C_MasterRequestWrite+0x54>
  {
    /* Generate ReStart */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 800f7b4:	68fb      	ldr	r3, [r7, #12]
 800f7b6:	681b      	ldr	r3, [r3, #0]
 800f7b8:	681a      	ldr	r2, [r3, #0]
 800f7ba:	68fb      	ldr	r3, [r7, #12]
 800f7bc:	681b      	ldr	r3, [r3, #0]
 800f7be:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 800f7c2:	601a      	str	r2, [r3, #0]
  {
    /* Do nothing */
  }

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 800f7c4:	683b      	ldr	r3, [r7, #0]
 800f7c6:	9300      	str	r3, [sp, #0]
 800f7c8:	687b      	ldr	r3, [r7, #4]
 800f7ca:	2200      	movs	r2, #0
 800f7cc:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 800f7d0:	68f8      	ldr	r0, [r7, #12]
 800f7d2:	f000 f84f 	bl	800f874 <I2C_WaitOnFlagUntilTimeout>
 800f7d6:	4603      	mov	r3, r0
 800f7d8:	2b00      	cmp	r3, #0
 800f7da:	d00d      	beq.n	800f7f8 <I2C_MasterRequestWrite+0x88>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 800f7dc:	68fb      	ldr	r3, [r7, #12]
 800f7de:	681b      	ldr	r3, [r3, #0]
 800f7e0:	681b      	ldr	r3, [r3, #0]
 800f7e2:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800f7e6:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800f7ea:	d103      	bne.n	800f7f4 <I2C_MasterRequestWrite+0x84>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 800f7ec:	68fb      	ldr	r3, [r7, #12]
 800f7ee:	f44f 7200 	mov.w	r2, #512	; 0x200
 800f7f2:	641a      	str	r2, [r3, #64]	; 0x40
    }
    return HAL_TIMEOUT;
 800f7f4:	2303      	movs	r3, #3
 800f7f6:	e035      	b.n	800f864 <I2C_MasterRequestWrite+0xf4>
  }

  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 800f7f8:	68fb      	ldr	r3, [r7, #12]
 800f7fa:	691b      	ldr	r3, [r3, #16]
 800f7fc:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 800f800:	d108      	bne.n	800f814 <I2C_MasterRequestWrite+0xa4>
  {
    /* Send slave address */
    hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 800f802:	897b      	ldrh	r3, [r7, #10]
 800f804:	b2db      	uxtb	r3, r3
 800f806:	461a      	mov	r2, r3
 800f808:	68fb      	ldr	r3, [r7, #12]
 800f80a:	681b      	ldr	r3, [r3, #0]
 800f80c:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
 800f810:	611a      	str	r2, [r3, #16]
 800f812:	e01b      	b.n	800f84c <I2C_MasterRequestWrite+0xdc>
  }
  else
  {
    /* Send header of slave address */
    hi2c->Instance->DR = I2C_10BIT_HEADER_WRITE(DevAddress);
 800f814:	897b      	ldrh	r3, [r7, #10]
 800f816:	11db      	asrs	r3, r3, #7
 800f818:	b2db      	uxtb	r3, r3
 800f81a:	f003 0306 	and.w	r3, r3, #6
 800f81e:	b2db      	uxtb	r3, r3
 800f820:	f063 030f 	orn	r3, r3, #15
 800f824:	b2da      	uxtb	r2, r3
 800f826:	68fb      	ldr	r3, [r7, #12]
 800f828:	681b      	ldr	r3, [r3, #0]
 800f82a:	611a      	str	r2, [r3, #16]

    /* Wait until ADD10 flag is set */
    if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADD10, Timeout, Tickstart) != HAL_OK)
 800f82c:	683b      	ldr	r3, [r7, #0]
 800f82e:	687a      	ldr	r2, [r7, #4]
 800f830:	490e      	ldr	r1, [pc, #56]	; (800f86c <I2C_MasterRequestWrite+0xfc>)
 800f832:	68f8      	ldr	r0, [r7, #12]
 800f834:	f000 f898 	bl	800f968 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 800f838:	4603      	mov	r3, r0
 800f83a:	2b00      	cmp	r3, #0
 800f83c:	d001      	beq.n	800f842 <I2C_MasterRequestWrite+0xd2>
    {
      return HAL_ERROR;
 800f83e:	2301      	movs	r3, #1
 800f840:	e010      	b.n	800f864 <I2C_MasterRequestWrite+0xf4>
    }

    /* Send slave address */
    hi2c->Instance->DR = I2C_10BIT_ADDRESS(DevAddress);
 800f842:	897b      	ldrh	r3, [r7, #10]
 800f844:	b2da      	uxtb	r2, r3
 800f846:	68fb      	ldr	r3, [r7, #12]
 800f848:	681b      	ldr	r3, [r3, #0]
 800f84a:	611a      	str	r2, [r3, #16]
  }

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 800f84c:	683b      	ldr	r3, [r7, #0]
 800f84e:	687a      	ldr	r2, [r7, #4]
 800f850:	4907      	ldr	r1, [pc, #28]	; (800f870 <I2C_MasterRequestWrite+0x100>)
 800f852:	68f8      	ldr	r0, [r7, #12]
 800f854:	f000 f888 	bl	800f968 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 800f858:	4603      	mov	r3, r0
 800f85a:	2b00      	cmp	r3, #0
 800f85c:	d001      	beq.n	800f862 <I2C_MasterRequestWrite+0xf2>
  {
    return HAL_ERROR;
 800f85e:	2301      	movs	r3, #1
 800f860:	e000      	b.n	800f864 <I2C_MasterRequestWrite+0xf4>
  }

  return HAL_OK;
 800f862:	2300      	movs	r3, #0
}
 800f864:	4618      	mov	r0, r3
 800f866:	3718      	adds	r7, #24
 800f868:	46bd      	mov	sp, r7
 800f86a:	bd80      	pop	{r7, pc}
 800f86c:	00010008 	.word	0x00010008
 800f870:	00010002 	.word	0x00010002

0800f874 <I2C_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status, uint32_t Timeout, uint32_t Tickstart)
{
 800f874:	b580      	push	{r7, lr}
 800f876:	b084      	sub	sp, #16
 800f878:	af00      	add	r7, sp, #0
 800f87a:	60f8      	str	r0, [r7, #12]
 800f87c:	60b9      	str	r1, [r7, #8]
 800f87e:	603b      	str	r3, [r7, #0]
 800f880:	4613      	mov	r3, r2
 800f882:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 800f884:	e048      	b.n	800f918 <I2C_WaitOnFlagUntilTimeout+0xa4>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800f886:	683b      	ldr	r3, [r7, #0]
 800f888:	f1b3 3fff 	cmp.w	r3, #4294967295
 800f88c:	d044      	beq.n	800f918 <I2C_WaitOnFlagUntilTimeout+0xa4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800f88e:	f7ff f989 	bl	800eba4 <HAL_GetTick>
 800f892:	4602      	mov	r2, r0
 800f894:	69bb      	ldr	r3, [r7, #24]
 800f896:	1ad3      	subs	r3, r2, r3
 800f898:	683a      	ldr	r2, [r7, #0]
 800f89a:	429a      	cmp	r2, r3
 800f89c:	d302      	bcc.n	800f8a4 <I2C_WaitOnFlagUntilTimeout+0x30>
 800f89e:	683b      	ldr	r3, [r7, #0]
 800f8a0:	2b00      	cmp	r3, #0
 800f8a2:	d139      	bne.n	800f918 <I2C_WaitOnFlagUntilTimeout+0xa4>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == Status))
 800f8a4:	68bb      	ldr	r3, [r7, #8]
 800f8a6:	0c1b      	lsrs	r3, r3, #16
 800f8a8:	b2db      	uxtb	r3, r3
 800f8aa:	2b01      	cmp	r3, #1
 800f8ac:	d10d      	bne.n	800f8ca <I2C_WaitOnFlagUntilTimeout+0x56>
 800f8ae:	68fb      	ldr	r3, [r7, #12]
 800f8b0:	681b      	ldr	r3, [r3, #0]
 800f8b2:	695b      	ldr	r3, [r3, #20]
 800f8b4:	43da      	mvns	r2, r3
 800f8b6:	68bb      	ldr	r3, [r7, #8]
 800f8b8:	4013      	ands	r3, r2
 800f8ba:	b29b      	uxth	r3, r3
 800f8bc:	2b00      	cmp	r3, #0
 800f8be:	bf0c      	ite	eq
 800f8c0:	2301      	moveq	r3, #1
 800f8c2:	2300      	movne	r3, #0
 800f8c4:	b2db      	uxtb	r3, r3
 800f8c6:	461a      	mov	r2, r3
 800f8c8:	e00c      	b.n	800f8e4 <I2C_WaitOnFlagUntilTimeout+0x70>
 800f8ca:	68fb      	ldr	r3, [r7, #12]
 800f8cc:	681b      	ldr	r3, [r3, #0]
 800f8ce:	699b      	ldr	r3, [r3, #24]
 800f8d0:	43da      	mvns	r2, r3
 800f8d2:	68bb      	ldr	r3, [r7, #8]
 800f8d4:	4013      	ands	r3, r2
 800f8d6:	b29b      	uxth	r3, r3
 800f8d8:	2b00      	cmp	r3, #0
 800f8da:	bf0c      	ite	eq
 800f8dc:	2301      	moveq	r3, #1
 800f8de:	2300      	movne	r3, #0
 800f8e0:	b2db      	uxtb	r3, r3
 800f8e2:	461a      	mov	r2, r3
 800f8e4:	79fb      	ldrb	r3, [r7, #7]
 800f8e6:	429a      	cmp	r2, r3
 800f8e8:	d116      	bne.n	800f918 <I2C_WaitOnFlagUntilTimeout+0xa4>
        {
          hi2c->PreviousState     = I2C_STATE_NONE;
 800f8ea:	68fb      	ldr	r3, [r7, #12]
 800f8ec:	2200      	movs	r2, #0
 800f8ee:	631a      	str	r2, [r3, #48]	; 0x30
          hi2c->State             = HAL_I2C_STATE_READY;
 800f8f0:	68fb      	ldr	r3, [r7, #12]
 800f8f2:	2220      	movs	r2, #32
 800f8f4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
          hi2c->Mode              = HAL_I2C_MODE_NONE;
 800f8f8:	68fb      	ldr	r3, [r7, #12]
 800f8fa:	2200      	movs	r2, #0
 800f8fc:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
          hi2c->ErrorCode         |= HAL_I2C_ERROR_TIMEOUT;
 800f900:	68fb      	ldr	r3, [r7, #12]
 800f902:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800f904:	f043 0220 	orr.w	r2, r3, #32
 800f908:	68fb      	ldr	r3, [r7, #12]
 800f90a:	641a      	str	r2, [r3, #64]	; 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 800f90c:	68fb      	ldr	r3, [r7, #12]
 800f90e:	2200      	movs	r2, #0
 800f910:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

          return HAL_ERROR;
 800f914:	2301      	movs	r3, #1
 800f916:	e023      	b.n	800f960 <I2C_WaitOnFlagUntilTimeout+0xec>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 800f918:	68bb      	ldr	r3, [r7, #8]
 800f91a:	0c1b      	lsrs	r3, r3, #16
 800f91c:	b2db      	uxtb	r3, r3
 800f91e:	2b01      	cmp	r3, #1
 800f920:	d10d      	bne.n	800f93e <I2C_WaitOnFlagUntilTimeout+0xca>
 800f922:	68fb      	ldr	r3, [r7, #12]
 800f924:	681b      	ldr	r3, [r3, #0]
 800f926:	695b      	ldr	r3, [r3, #20]
 800f928:	43da      	mvns	r2, r3
 800f92a:	68bb      	ldr	r3, [r7, #8]
 800f92c:	4013      	ands	r3, r2
 800f92e:	b29b      	uxth	r3, r3
 800f930:	2b00      	cmp	r3, #0
 800f932:	bf0c      	ite	eq
 800f934:	2301      	moveq	r3, #1
 800f936:	2300      	movne	r3, #0
 800f938:	b2db      	uxtb	r3, r3
 800f93a:	461a      	mov	r2, r3
 800f93c:	e00c      	b.n	800f958 <I2C_WaitOnFlagUntilTimeout+0xe4>
 800f93e:	68fb      	ldr	r3, [r7, #12]
 800f940:	681b      	ldr	r3, [r3, #0]
 800f942:	699b      	ldr	r3, [r3, #24]
 800f944:	43da      	mvns	r2, r3
 800f946:	68bb      	ldr	r3, [r7, #8]
 800f948:	4013      	ands	r3, r2
 800f94a:	b29b      	uxth	r3, r3
 800f94c:	2b00      	cmp	r3, #0
 800f94e:	bf0c      	ite	eq
 800f950:	2301      	moveq	r3, #1
 800f952:	2300      	movne	r3, #0
 800f954:	b2db      	uxtb	r3, r3
 800f956:	461a      	mov	r2, r3
 800f958:	79fb      	ldrb	r3, [r7, #7]
 800f95a:	429a      	cmp	r2, r3
 800f95c:	d093      	beq.n	800f886 <I2C_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 800f95e:	2300      	movs	r3, #0
}
 800f960:	4618      	mov	r0, r3
 800f962:	3710      	adds	r7, #16
 800f964:	46bd      	mov	sp, r7
 800f966:	bd80      	pop	{r7, pc}

0800f968 <I2C_WaitOnMasterAddressFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnMasterAddressFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, uint32_t Timeout, uint32_t Tickstart)
{
 800f968:	b580      	push	{r7, lr}
 800f96a:	b084      	sub	sp, #16
 800f96c:	af00      	add	r7, sp, #0
 800f96e:	60f8      	str	r0, [r7, #12]
 800f970:	60b9      	str	r1, [r7, #8]
 800f972:	607a      	str	r2, [r7, #4]
 800f974:	603b      	str	r3, [r7, #0]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 800f976:	e071      	b.n	800fa5c <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
  {
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 800f978:	68fb      	ldr	r3, [r7, #12]
 800f97a:	681b      	ldr	r3, [r3, #0]
 800f97c:	695b      	ldr	r3, [r3, #20]
 800f97e:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800f982:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800f986:	d123      	bne.n	800f9d0 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x68>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800f988:	68fb      	ldr	r3, [r7, #12]
 800f98a:	681b      	ldr	r3, [r3, #0]
 800f98c:	681a      	ldr	r2, [r3, #0]
 800f98e:	68fb      	ldr	r3, [r7, #12]
 800f990:	681b      	ldr	r3, [r3, #0]
 800f992:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800f996:	601a      	str	r2, [r3, #0]

      /* Clear AF Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 800f998:	68fb      	ldr	r3, [r7, #12]
 800f99a:	681b      	ldr	r3, [r3, #0]
 800f99c:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 800f9a0:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 800f9a2:	68fb      	ldr	r3, [r7, #12]
 800f9a4:	2200      	movs	r2, #0
 800f9a6:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 800f9a8:	68fb      	ldr	r3, [r7, #12]
 800f9aa:	2220      	movs	r2, #32
 800f9ac:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 800f9b0:	68fb      	ldr	r3, [r7, #12]
 800f9b2:	2200      	movs	r2, #0
 800f9b4:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 800f9b8:	68fb      	ldr	r3, [r7, #12]
 800f9ba:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800f9bc:	f043 0204 	orr.w	r2, r3, #4
 800f9c0:	68fb      	ldr	r3, [r7, #12]
 800f9c2:	641a      	str	r2, [r3, #64]	; 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 800f9c4:	68fb      	ldr	r3, [r7, #12]
 800f9c6:	2200      	movs	r2, #0
 800f9c8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

      return HAL_ERROR;
 800f9cc:	2301      	movs	r3, #1
 800f9ce:	e067      	b.n	800faa0 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x138>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800f9d0:	687b      	ldr	r3, [r7, #4]
 800f9d2:	f1b3 3fff 	cmp.w	r3, #4294967295
 800f9d6:	d041      	beq.n	800fa5c <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800f9d8:	f7ff f8e4 	bl	800eba4 <HAL_GetTick>
 800f9dc:	4602      	mov	r2, r0
 800f9de:	683b      	ldr	r3, [r7, #0]
 800f9e0:	1ad3      	subs	r3, r2, r3
 800f9e2:	687a      	ldr	r2, [r7, #4]
 800f9e4:	429a      	cmp	r2, r3
 800f9e6:	d302      	bcc.n	800f9ee <I2C_WaitOnMasterAddressFlagUntilTimeout+0x86>
 800f9e8:	687b      	ldr	r3, [r7, #4]
 800f9ea:	2b00      	cmp	r3, #0
 800f9ec:	d136      	bne.n	800fa5c <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET))
 800f9ee:	68bb      	ldr	r3, [r7, #8]
 800f9f0:	0c1b      	lsrs	r3, r3, #16
 800f9f2:	b2db      	uxtb	r3, r3
 800f9f4:	2b01      	cmp	r3, #1
 800f9f6:	d10c      	bne.n	800fa12 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xaa>
 800f9f8:	68fb      	ldr	r3, [r7, #12]
 800f9fa:	681b      	ldr	r3, [r3, #0]
 800f9fc:	695b      	ldr	r3, [r3, #20]
 800f9fe:	43da      	mvns	r2, r3
 800fa00:	68bb      	ldr	r3, [r7, #8]
 800fa02:	4013      	ands	r3, r2
 800fa04:	b29b      	uxth	r3, r3
 800fa06:	2b00      	cmp	r3, #0
 800fa08:	bf14      	ite	ne
 800fa0a:	2301      	movne	r3, #1
 800fa0c:	2300      	moveq	r3, #0
 800fa0e:	b2db      	uxtb	r3, r3
 800fa10:	e00b      	b.n	800fa2a <I2C_WaitOnMasterAddressFlagUntilTimeout+0xc2>
 800fa12:	68fb      	ldr	r3, [r7, #12]
 800fa14:	681b      	ldr	r3, [r3, #0]
 800fa16:	699b      	ldr	r3, [r3, #24]
 800fa18:	43da      	mvns	r2, r3
 800fa1a:	68bb      	ldr	r3, [r7, #8]
 800fa1c:	4013      	ands	r3, r2
 800fa1e:	b29b      	uxth	r3, r3
 800fa20:	2b00      	cmp	r3, #0
 800fa22:	bf14      	ite	ne
 800fa24:	2301      	movne	r3, #1
 800fa26:	2300      	moveq	r3, #0
 800fa28:	b2db      	uxtb	r3, r3
 800fa2a:	2b00      	cmp	r3, #0
 800fa2c:	d016      	beq.n	800fa5c <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 800fa2e:	68fb      	ldr	r3, [r7, #12]
 800fa30:	2200      	movs	r2, #0
 800fa32:	631a      	str	r2, [r3, #48]	; 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 800fa34:	68fb      	ldr	r3, [r7, #12]
 800fa36:	2220      	movs	r2, #32
 800fa38:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 800fa3c:	68fb      	ldr	r3, [r7, #12]
 800fa3e:	2200      	movs	r2, #0
 800fa40:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 800fa44:	68fb      	ldr	r3, [r7, #12]
 800fa46:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800fa48:	f043 0220 	orr.w	r2, r3, #32
 800fa4c:	68fb      	ldr	r3, [r7, #12]
 800fa4e:	641a      	str	r2, [r3, #64]	; 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 800fa50:	68fb      	ldr	r3, [r7, #12]
 800fa52:	2200      	movs	r2, #0
 800fa54:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

          return HAL_ERROR;
 800fa58:	2301      	movs	r3, #1
 800fa5a:	e021      	b.n	800faa0 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x138>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 800fa5c:	68bb      	ldr	r3, [r7, #8]
 800fa5e:	0c1b      	lsrs	r3, r3, #16
 800fa60:	b2db      	uxtb	r3, r3
 800fa62:	2b01      	cmp	r3, #1
 800fa64:	d10c      	bne.n	800fa80 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x118>
 800fa66:	68fb      	ldr	r3, [r7, #12]
 800fa68:	681b      	ldr	r3, [r3, #0]
 800fa6a:	695b      	ldr	r3, [r3, #20]
 800fa6c:	43da      	mvns	r2, r3
 800fa6e:	68bb      	ldr	r3, [r7, #8]
 800fa70:	4013      	ands	r3, r2
 800fa72:	b29b      	uxth	r3, r3
 800fa74:	2b00      	cmp	r3, #0
 800fa76:	bf14      	ite	ne
 800fa78:	2301      	movne	r3, #1
 800fa7a:	2300      	moveq	r3, #0
 800fa7c:	b2db      	uxtb	r3, r3
 800fa7e:	e00b      	b.n	800fa98 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x130>
 800fa80:	68fb      	ldr	r3, [r7, #12]
 800fa82:	681b      	ldr	r3, [r3, #0]
 800fa84:	699b      	ldr	r3, [r3, #24]
 800fa86:	43da      	mvns	r2, r3
 800fa88:	68bb      	ldr	r3, [r7, #8]
 800fa8a:	4013      	ands	r3, r2
 800fa8c:	b29b      	uxth	r3, r3
 800fa8e:	2b00      	cmp	r3, #0
 800fa90:	bf14      	ite	ne
 800fa92:	2301      	movne	r3, #1
 800fa94:	2300      	moveq	r3, #0
 800fa96:	b2db      	uxtb	r3, r3
 800fa98:	2b00      	cmp	r3, #0
 800fa9a:	f47f af6d 	bne.w	800f978 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x10>
        }
      }
    }
  }
  return HAL_OK;
 800fa9e:	2300      	movs	r3, #0
}
 800faa0:	4618      	mov	r0, r3
 800faa2:	3710      	adds	r7, #16
 800faa4:	46bd      	mov	sp, r7
 800faa6:	bd80      	pop	{r7, pc}

0800faa8 <I2C_WaitOnTXEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 800faa8:	b580      	push	{r7, lr}
 800faaa:	b084      	sub	sp, #16
 800faac:	af00      	add	r7, sp, #0
 800faae:	60f8      	str	r0, [r7, #12]
 800fab0:	60b9      	str	r1, [r7, #8]
 800fab2:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 800fab4:	e034      	b.n	800fb20 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 800fab6:	68f8      	ldr	r0, [r7, #12]
 800fab8:	f000 f886 	bl	800fbc8 <I2C_IsAcknowledgeFailed>
 800fabc:	4603      	mov	r3, r0
 800fabe:	2b00      	cmp	r3, #0
 800fac0:	d001      	beq.n	800fac6 <I2C_WaitOnTXEFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 800fac2:	2301      	movs	r3, #1
 800fac4:	e034      	b.n	800fb30 <I2C_WaitOnTXEFlagUntilTimeout+0x88>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800fac6:	68bb      	ldr	r3, [r7, #8]
 800fac8:	f1b3 3fff 	cmp.w	r3, #4294967295
 800facc:	d028      	beq.n	800fb20 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800face:	f7ff f869 	bl	800eba4 <HAL_GetTick>
 800fad2:	4602      	mov	r2, r0
 800fad4:	687b      	ldr	r3, [r7, #4]
 800fad6:	1ad3      	subs	r3, r2, r3
 800fad8:	68ba      	ldr	r2, [r7, #8]
 800fada:	429a      	cmp	r2, r3
 800fadc:	d302      	bcc.n	800fae4 <I2C_WaitOnTXEFlagUntilTimeout+0x3c>
 800fade:	68bb      	ldr	r3, [r7, #8]
 800fae0:	2b00      	cmp	r3, #0
 800fae2:	d11d      	bne.n	800fb20 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET))
 800fae4:	68fb      	ldr	r3, [r7, #12]
 800fae6:	681b      	ldr	r3, [r3, #0]
 800fae8:	695b      	ldr	r3, [r3, #20]
 800faea:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800faee:	2b80      	cmp	r3, #128	; 0x80
 800faf0:	d016      	beq.n	800fb20 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 800faf2:	68fb      	ldr	r3, [r7, #12]
 800faf4:	2200      	movs	r2, #0
 800faf6:	631a      	str	r2, [r3, #48]	; 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 800faf8:	68fb      	ldr	r3, [r7, #12]
 800fafa:	2220      	movs	r2, #32
 800fafc:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 800fb00:	68fb      	ldr	r3, [r7, #12]
 800fb02:	2200      	movs	r2, #0
 800fb04:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 800fb08:	68fb      	ldr	r3, [r7, #12]
 800fb0a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800fb0c:	f043 0220 	orr.w	r2, r3, #32
 800fb10:	68fb      	ldr	r3, [r7, #12]
 800fb12:	641a      	str	r2, [r3, #64]	; 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 800fb14:	68fb      	ldr	r3, [r7, #12]
 800fb16:	2200      	movs	r2, #0
 800fb18:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

          return HAL_ERROR;
 800fb1c:	2301      	movs	r3, #1
 800fb1e:	e007      	b.n	800fb30 <I2C_WaitOnTXEFlagUntilTimeout+0x88>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 800fb20:	68fb      	ldr	r3, [r7, #12]
 800fb22:	681b      	ldr	r3, [r3, #0]
 800fb24:	695b      	ldr	r3, [r3, #20]
 800fb26:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800fb2a:	2b80      	cmp	r3, #128	; 0x80
 800fb2c:	d1c3      	bne.n	800fab6 <I2C_WaitOnTXEFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 800fb2e:	2300      	movs	r3, #0
}
 800fb30:	4618      	mov	r0, r3
 800fb32:	3710      	adds	r7, #16
 800fb34:	46bd      	mov	sp, r7
 800fb36:	bd80      	pop	{r7, pc}

0800fb38 <I2C_WaitOnBTFFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnBTFFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 800fb38:	b580      	push	{r7, lr}
 800fb3a:	b084      	sub	sp, #16
 800fb3c:	af00      	add	r7, sp, #0
 800fb3e:	60f8      	str	r0, [r7, #12]
 800fb40:	60b9      	str	r1, [r7, #8]
 800fb42:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 800fb44:	e034      	b.n	800fbb0 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 800fb46:	68f8      	ldr	r0, [r7, #12]
 800fb48:	f000 f83e 	bl	800fbc8 <I2C_IsAcknowledgeFailed>
 800fb4c:	4603      	mov	r3, r0
 800fb4e:	2b00      	cmp	r3, #0
 800fb50:	d001      	beq.n	800fb56 <I2C_WaitOnBTFFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 800fb52:	2301      	movs	r3, #1
 800fb54:	e034      	b.n	800fbc0 <I2C_WaitOnBTFFlagUntilTimeout+0x88>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800fb56:	68bb      	ldr	r3, [r7, #8]
 800fb58:	f1b3 3fff 	cmp.w	r3, #4294967295
 800fb5c:	d028      	beq.n	800fbb0 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800fb5e:	f7ff f821 	bl	800eba4 <HAL_GetTick>
 800fb62:	4602      	mov	r2, r0
 800fb64:	687b      	ldr	r3, [r7, #4]
 800fb66:	1ad3      	subs	r3, r2, r3
 800fb68:	68ba      	ldr	r2, [r7, #8]
 800fb6a:	429a      	cmp	r2, r3
 800fb6c:	d302      	bcc.n	800fb74 <I2C_WaitOnBTFFlagUntilTimeout+0x3c>
 800fb6e:	68bb      	ldr	r3, [r7, #8]
 800fb70:	2b00      	cmp	r3, #0
 800fb72:	d11d      	bne.n	800fbb0 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET))
 800fb74:	68fb      	ldr	r3, [r7, #12]
 800fb76:	681b      	ldr	r3, [r3, #0]
 800fb78:	695b      	ldr	r3, [r3, #20]
 800fb7a:	f003 0304 	and.w	r3, r3, #4
 800fb7e:	2b04      	cmp	r3, #4
 800fb80:	d016      	beq.n	800fbb0 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 800fb82:	68fb      	ldr	r3, [r7, #12]
 800fb84:	2200      	movs	r2, #0
 800fb86:	631a      	str	r2, [r3, #48]	; 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 800fb88:	68fb      	ldr	r3, [r7, #12]
 800fb8a:	2220      	movs	r2, #32
 800fb8c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 800fb90:	68fb      	ldr	r3, [r7, #12]
 800fb92:	2200      	movs	r2, #0
 800fb94:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 800fb98:	68fb      	ldr	r3, [r7, #12]
 800fb9a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800fb9c:	f043 0220 	orr.w	r2, r3, #32
 800fba0:	68fb      	ldr	r3, [r7, #12]
 800fba2:	641a      	str	r2, [r3, #64]	; 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 800fba4:	68fb      	ldr	r3, [r7, #12]
 800fba6:	2200      	movs	r2, #0
 800fba8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

          return HAL_ERROR;
 800fbac:	2301      	movs	r3, #1
 800fbae:	e007      	b.n	800fbc0 <I2C_WaitOnBTFFlagUntilTimeout+0x88>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 800fbb0:	68fb      	ldr	r3, [r7, #12]
 800fbb2:	681b      	ldr	r3, [r3, #0]
 800fbb4:	695b      	ldr	r3, [r3, #20]
 800fbb6:	f003 0304 	and.w	r3, r3, #4
 800fbba:	2b04      	cmp	r3, #4
 800fbbc:	d1c3      	bne.n	800fb46 <I2C_WaitOnBTFFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 800fbbe:	2300      	movs	r3, #0
}
 800fbc0:	4618      	mov	r0, r3
 800fbc2:	3710      	adds	r7, #16
 800fbc4:	46bd      	mov	sp, r7
 800fbc6:	bd80      	pop	{r7, pc}

0800fbc8 <I2C_IsAcknowledgeFailed>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsAcknowledgeFailed(I2C_HandleTypeDef *hi2c)
{
 800fbc8:	b480      	push	{r7}
 800fbca:	b083      	sub	sp, #12
 800fbcc:	af00      	add	r7, sp, #0
 800fbce:	6078      	str	r0, [r7, #4]
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 800fbd0:	687b      	ldr	r3, [r7, #4]
 800fbd2:	681b      	ldr	r3, [r3, #0]
 800fbd4:	695b      	ldr	r3, [r3, #20]
 800fbd6:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800fbda:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800fbde:	d11b      	bne.n	800fc18 <I2C_IsAcknowledgeFailed+0x50>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 800fbe0:	687b      	ldr	r3, [r7, #4]
 800fbe2:	681b      	ldr	r3, [r3, #0]
 800fbe4:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 800fbe8:	615a      	str	r2, [r3, #20]

    hi2c->PreviousState       = I2C_STATE_NONE;
 800fbea:	687b      	ldr	r3, [r7, #4]
 800fbec:	2200      	movs	r2, #0
 800fbee:	631a      	str	r2, [r3, #48]	; 0x30
    hi2c->State               = HAL_I2C_STATE_READY;
 800fbf0:	687b      	ldr	r3, [r7, #4]
 800fbf2:	2220      	movs	r2, #32
 800fbf4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode                = HAL_I2C_MODE_NONE;
 800fbf8:	687b      	ldr	r3, [r7, #4]
 800fbfa:	2200      	movs	r2, #0
 800fbfc:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 800fc00:	687b      	ldr	r3, [r7, #4]
 800fc02:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800fc04:	f043 0204 	orr.w	r2, r3, #4
 800fc08:	687b      	ldr	r3, [r7, #4]
 800fc0a:	641a      	str	r2, [r3, #64]	; 0x40

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800fc0c:	687b      	ldr	r3, [r7, #4]
 800fc0e:	2200      	movs	r2, #0
 800fc10:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_ERROR;
 800fc14:	2301      	movs	r3, #1
 800fc16:	e000      	b.n	800fc1a <I2C_IsAcknowledgeFailed+0x52>
  }
  return HAL_OK;
 800fc18:	2300      	movs	r3, #0
}
 800fc1a:	4618      	mov	r0, r3
 800fc1c:	370c      	adds	r7, #12
 800fc1e:	46bd      	mov	sp, r7
 800fc20:	bc80      	pop	{r7}
 800fc22:	4770      	bx	lr

0800fc24 <HAL_RCC_DeInit>:
  *            - Peripheral clocks
  *            - LSI, LSE and RTC clocks
  * @retval HAL_StatusTypeDef
  */
HAL_StatusTypeDef HAL_RCC_DeInit(void)
{
 800fc24:	b580      	push	{r7, lr}
 800fc26:	b082      	sub	sp, #8
 800fc28:	af00      	add	r7, sp, #0
  uint32_t tickstart;

  /* Get Start Tick */
  tickstart = HAL_GetTick();
 800fc2a:	f7fe ffbb 	bl	800eba4 <HAL_GetTick>
 800fc2e:	6078      	str	r0, [r7, #4]

  /* Set HSION bit */
  SET_BIT(RCC->CR, RCC_CR_HSION);
 800fc30:	4b45      	ldr	r3, [pc, #276]	; (800fd48 <HAL_RCC_DeInit+0x124>)
 800fc32:	681b      	ldr	r3, [r3, #0]
 800fc34:	4a44      	ldr	r2, [pc, #272]	; (800fd48 <HAL_RCC_DeInit+0x124>)
 800fc36:	f043 0301 	orr.w	r3, r3, #1
 800fc3a:	6013      	str	r3, [r2, #0]

  /* Wait till HSI is ready */
  while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == RESET)
 800fc3c:	e008      	b.n	800fc50 <HAL_RCC_DeInit+0x2c>
  {
    if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800fc3e:	f7fe ffb1 	bl	800eba4 <HAL_GetTick>
 800fc42:	4602      	mov	r2, r0
 800fc44:	687b      	ldr	r3, [r7, #4]
 800fc46:	1ad3      	subs	r3, r2, r3
 800fc48:	2b02      	cmp	r3, #2
 800fc4a:	d901      	bls.n	800fc50 <HAL_RCC_DeInit+0x2c>
    {
      return HAL_TIMEOUT;
 800fc4c:	2303      	movs	r3, #3
 800fc4e:	e077      	b.n	800fd40 <HAL_RCC_DeInit+0x11c>
  while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == RESET)
 800fc50:	4b3d      	ldr	r3, [pc, #244]	; (800fd48 <HAL_RCC_DeInit+0x124>)
 800fc52:	681b      	ldr	r3, [r3, #0]
 800fc54:	f003 0302 	and.w	r3, r3, #2
 800fc58:	2b00      	cmp	r3, #0
 800fc5a:	d0f0      	beq.n	800fc3e <HAL_RCC_DeInit+0x1a>
    }
  }

  /* Set HSITRIM bits to the reset value */
  MODIFY_REG(RCC->CR, RCC_CR_HSITRIM, (0x10U << RCC_CR_HSITRIM_Pos));
 800fc5c:	4b3a      	ldr	r3, [pc, #232]	; (800fd48 <HAL_RCC_DeInit+0x124>)
 800fc5e:	681b      	ldr	r3, [r3, #0]
 800fc60:	f023 03f8 	bic.w	r3, r3, #248	; 0xf8
 800fc64:	4a38      	ldr	r2, [pc, #224]	; (800fd48 <HAL_RCC_DeInit+0x124>)
 800fc66:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800fc6a:	6013      	str	r3, [r2, #0]

  /* Get Start Tick */
  tickstart = HAL_GetTick();
 800fc6c:	f7fe ff9a 	bl	800eba4 <HAL_GetTick>
 800fc70:	6078      	str	r0, [r7, #4]

  /* Reset CFGR register */
  CLEAR_REG(RCC->CFGR);
 800fc72:	4b35      	ldr	r3, [pc, #212]	; (800fd48 <HAL_RCC_DeInit+0x124>)
 800fc74:	2200      	movs	r2, #0
 800fc76:	605a      	str	r2, [r3, #4]

  /* Wait till clock switch is ready */
  while (READ_BIT(RCC->CFGR, RCC_CFGR_SWS) != RESET)
 800fc78:	e00a      	b.n	800fc90 <HAL_RCC_DeInit+0x6c>
  {
    if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 800fc7a:	f7fe ff93 	bl	800eba4 <HAL_GetTick>
 800fc7e:	4602      	mov	r2, r0
 800fc80:	687b      	ldr	r3, [r7, #4]
 800fc82:	1ad3      	subs	r3, r2, r3
 800fc84:	f241 3288 	movw	r2, #5000	; 0x1388
 800fc88:	4293      	cmp	r3, r2
 800fc8a:	d901      	bls.n	800fc90 <HAL_RCC_DeInit+0x6c>
    {
      return HAL_TIMEOUT;
 800fc8c:	2303      	movs	r3, #3
 800fc8e:	e057      	b.n	800fd40 <HAL_RCC_DeInit+0x11c>
  while (READ_BIT(RCC->CFGR, RCC_CFGR_SWS) != RESET)
 800fc90:	4b2d      	ldr	r3, [pc, #180]	; (800fd48 <HAL_RCC_DeInit+0x124>)
 800fc92:	685b      	ldr	r3, [r3, #4]
 800fc94:	f003 030c 	and.w	r3, r3, #12
 800fc98:	2b00      	cmp	r3, #0
 800fc9a:	d1ee      	bne.n	800fc7a <HAL_RCC_DeInit+0x56>
    }
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HSI_VALUE;
 800fc9c:	4b2b      	ldr	r3, [pc, #172]	; (800fd4c <HAL_RCC_DeInit+0x128>)
 800fc9e:	4a2c      	ldr	r2, [pc, #176]	; (800fd50 <HAL_RCC_DeInit+0x12c>)
 800fca0:	601a      	str	r2, [r3, #0]

  /* Adapt Systick interrupt period */
  if (HAL_InitTick(uwTickPrio) != HAL_OK)
 800fca2:	4b2c      	ldr	r3, [pc, #176]	; (800fd54 <HAL_RCC_DeInit+0x130>)
 800fca4:	681b      	ldr	r3, [r3, #0]
 800fca6:	4618      	mov	r0, r3
 800fca8:	f7fe ff3a 	bl	800eb20 <HAL_InitTick>
 800fcac:	4603      	mov	r3, r0
 800fcae:	2b00      	cmp	r3, #0
 800fcb0:	d001      	beq.n	800fcb6 <HAL_RCC_DeInit+0x92>
  {
    return HAL_ERROR;
 800fcb2:	2301      	movs	r3, #1
 800fcb4:	e044      	b.n	800fd40 <HAL_RCC_DeInit+0x11c>
  }

  /* Get Start Tick */
  tickstart = HAL_GetTick();
 800fcb6:	f7fe ff75 	bl	800eba4 <HAL_GetTick>
 800fcba:	6078      	str	r0, [r7, #4]

  /* Second step is to clear PLLON bit */
  CLEAR_BIT(RCC->CR, RCC_CR_PLLON);
 800fcbc:	4b22      	ldr	r3, [pc, #136]	; (800fd48 <HAL_RCC_DeInit+0x124>)
 800fcbe:	681b      	ldr	r3, [r3, #0]
 800fcc0:	4a21      	ldr	r2, [pc, #132]	; (800fd48 <HAL_RCC_DeInit+0x124>)
 800fcc2:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 800fcc6:	6013      	str	r3, [r2, #0]

  /* Wait till PLL is disabled */
  while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != RESET)
 800fcc8:	e008      	b.n	800fcdc <HAL_RCC_DeInit+0xb8>
  {
    if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800fcca:	f7fe ff6b 	bl	800eba4 <HAL_GetTick>
 800fcce:	4602      	mov	r2, r0
 800fcd0:	687b      	ldr	r3, [r7, #4]
 800fcd2:	1ad3      	subs	r3, r2, r3
 800fcd4:	2b02      	cmp	r3, #2
 800fcd6:	d901      	bls.n	800fcdc <HAL_RCC_DeInit+0xb8>
    {
      return HAL_TIMEOUT;
 800fcd8:	2303      	movs	r3, #3
 800fcda:	e031      	b.n	800fd40 <HAL_RCC_DeInit+0x11c>
  while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != RESET)
 800fcdc:	4b1a      	ldr	r3, [pc, #104]	; (800fd48 <HAL_RCC_DeInit+0x124>)
 800fcde:	681b      	ldr	r3, [r3, #0]
 800fce0:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800fce4:	2b00      	cmp	r3, #0
 800fce6:	d1f0      	bne.n	800fcca <HAL_RCC_DeInit+0xa6>
    }
  }

  /* Ensure to reset PLLSRC and PLLMUL bits */
  CLEAR_REG(RCC->CFGR);
 800fce8:	4b17      	ldr	r3, [pc, #92]	; (800fd48 <HAL_RCC_DeInit+0x124>)
 800fcea:	2200      	movs	r2, #0
 800fcec:	605a      	str	r2, [r3, #4]

  /* Get Start Tick */
  tickstart = HAL_GetTick();
 800fcee:	f7fe ff59 	bl	800eba4 <HAL_GetTick>
 800fcf2:	6078      	str	r0, [r7, #4]

  /* Reset HSEON & CSSON bits */
  CLEAR_BIT(RCC->CR, RCC_CR_HSEON | RCC_CR_CSSON);
 800fcf4:	4b14      	ldr	r3, [pc, #80]	; (800fd48 <HAL_RCC_DeInit+0x124>)
 800fcf6:	681b      	ldr	r3, [r3, #0]
 800fcf8:	4a13      	ldr	r2, [pc, #76]	; (800fd48 <HAL_RCC_DeInit+0x124>)
 800fcfa:	f423 2310 	bic.w	r3, r3, #589824	; 0x90000
 800fcfe:	6013      	str	r3, [r2, #0]

  /* Wait till HSE is disabled */
  while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != RESET)
 800fd00:	e008      	b.n	800fd14 <HAL_RCC_DeInit+0xf0>
  {
    if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 800fd02:	f7fe ff4f 	bl	800eba4 <HAL_GetTick>
 800fd06:	4602      	mov	r2, r0
 800fd08:	687b      	ldr	r3, [r7, #4]
 800fd0a:	1ad3      	subs	r3, r2, r3
 800fd0c:	2b64      	cmp	r3, #100	; 0x64
 800fd0e:	d901      	bls.n	800fd14 <HAL_RCC_DeInit+0xf0>
    {
      return HAL_TIMEOUT;
 800fd10:	2303      	movs	r3, #3
 800fd12:	e015      	b.n	800fd40 <HAL_RCC_DeInit+0x11c>
  while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != RESET)
 800fd14:	4b0c      	ldr	r3, [pc, #48]	; (800fd48 <HAL_RCC_DeInit+0x124>)
 800fd16:	681b      	ldr	r3, [r3, #0]
 800fd18:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800fd1c:	2b00      	cmp	r3, #0
 800fd1e:	d1f0      	bne.n	800fd02 <HAL_RCC_DeInit+0xde>
    }
  }

  /* Reset HSEBYP bit */
  CLEAR_BIT(RCC->CR, RCC_CR_HSEBYP);
 800fd20:	4b09      	ldr	r3, [pc, #36]	; (800fd48 <HAL_RCC_DeInit+0x124>)
 800fd22:	681b      	ldr	r3, [r3, #0]
 800fd24:	4a08      	ldr	r2, [pc, #32]	; (800fd48 <HAL_RCC_DeInit+0x124>)
 800fd26:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 800fd2a:	6013      	str	r3, [r2, #0]
  /* Reset CFGR2 register */
  CLEAR_REG(RCC->CFGR2);
#endif /* RCC_CFGR2_PREDIV1 */

  /* Reset all CSR flags */
  SET_BIT(RCC->CSR, RCC_CSR_RMVF);
 800fd2c:	4b06      	ldr	r3, [pc, #24]	; (800fd48 <HAL_RCC_DeInit+0x124>)
 800fd2e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800fd30:	4a05      	ldr	r2, [pc, #20]	; (800fd48 <HAL_RCC_DeInit+0x124>)
 800fd32:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 800fd36:	6253      	str	r3, [r2, #36]	; 0x24

  /* Disable all interrupts */
  CLEAR_REG(RCC->CIR);
 800fd38:	4b03      	ldr	r3, [pc, #12]	; (800fd48 <HAL_RCC_DeInit+0x124>)
 800fd3a:	2200      	movs	r2, #0
 800fd3c:	609a      	str	r2, [r3, #8]

  return HAL_OK;
 800fd3e:	2300      	movs	r3, #0
}
 800fd40:	4618      	mov	r0, r3
 800fd42:	3708      	adds	r7, #8
 800fd44:	46bd      	mov	sp, r7
 800fd46:	bd80      	pop	{r7, pc}
 800fd48:	40021000 	.word	0x40021000
 800fd4c:	20000078 	.word	0x20000078
 800fd50:	007a1200 	.word	0x007a1200
 800fd54:	2000007c 	.word	0x2000007c

0800fd58 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 800fd58:	b580      	push	{r7, lr}
 800fd5a:	b086      	sub	sp, #24
 800fd5c:	af00      	add	r7, sp, #0
 800fd5e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 800fd60:	687b      	ldr	r3, [r7, #4]
 800fd62:	2b00      	cmp	r3, #0
 800fd64:	d101      	bne.n	800fd6a <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 800fd66:	2301      	movs	r3, #1
 800fd68:	e272      	b.n	8010250 <HAL_RCC_OscConfig+0x4f8>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800fd6a:	687b      	ldr	r3, [r7, #4]
 800fd6c:	681b      	ldr	r3, [r3, #0]
 800fd6e:	f003 0301 	and.w	r3, r3, #1
 800fd72:	2b00      	cmp	r3, #0
 800fd74:	f000 8087 	beq.w	800fe86 <HAL_RCC_OscConfig+0x12e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 800fd78:	4b92      	ldr	r3, [pc, #584]	; (800ffc4 <HAL_RCC_OscConfig+0x26c>)
 800fd7a:	685b      	ldr	r3, [r3, #4]
 800fd7c:	f003 030c 	and.w	r3, r3, #12
 800fd80:	2b04      	cmp	r3, #4
 800fd82:	d00c      	beq.n	800fd9e <HAL_RCC_OscConfig+0x46>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 800fd84:	4b8f      	ldr	r3, [pc, #572]	; (800ffc4 <HAL_RCC_OscConfig+0x26c>)
 800fd86:	685b      	ldr	r3, [r3, #4]
 800fd88:	f003 030c 	and.w	r3, r3, #12
 800fd8c:	2b08      	cmp	r3, #8
 800fd8e:	d112      	bne.n	800fdb6 <HAL_RCC_OscConfig+0x5e>
 800fd90:	4b8c      	ldr	r3, [pc, #560]	; (800ffc4 <HAL_RCC_OscConfig+0x26c>)
 800fd92:	685b      	ldr	r3, [r3, #4]
 800fd94:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800fd98:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800fd9c:	d10b      	bne.n	800fdb6 <HAL_RCC_OscConfig+0x5e>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800fd9e:	4b89      	ldr	r3, [pc, #548]	; (800ffc4 <HAL_RCC_OscConfig+0x26c>)
 800fda0:	681b      	ldr	r3, [r3, #0]
 800fda2:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800fda6:	2b00      	cmp	r3, #0
 800fda8:	d06c      	beq.n	800fe84 <HAL_RCC_OscConfig+0x12c>
 800fdaa:	687b      	ldr	r3, [r7, #4]
 800fdac:	685b      	ldr	r3, [r3, #4]
 800fdae:	2b00      	cmp	r3, #0
 800fdb0:	d168      	bne.n	800fe84 <HAL_RCC_OscConfig+0x12c>
      {
        return HAL_ERROR;
 800fdb2:	2301      	movs	r3, #1
 800fdb4:	e24c      	b.n	8010250 <HAL_RCC_OscConfig+0x4f8>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 800fdb6:	687b      	ldr	r3, [r7, #4]
 800fdb8:	685b      	ldr	r3, [r3, #4]
 800fdba:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800fdbe:	d106      	bne.n	800fdce <HAL_RCC_OscConfig+0x76>
 800fdc0:	4b80      	ldr	r3, [pc, #512]	; (800ffc4 <HAL_RCC_OscConfig+0x26c>)
 800fdc2:	681b      	ldr	r3, [r3, #0]
 800fdc4:	4a7f      	ldr	r2, [pc, #508]	; (800ffc4 <HAL_RCC_OscConfig+0x26c>)
 800fdc6:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800fdca:	6013      	str	r3, [r2, #0]
 800fdcc:	e02e      	b.n	800fe2c <HAL_RCC_OscConfig+0xd4>
 800fdce:	687b      	ldr	r3, [r7, #4]
 800fdd0:	685b      	ldr	r3, [r3, #4]
 800fdd2:	2b00      	cmp	r3, #0
 800fdd4:	d10c      	bne.n	800fdf0 <HAL_RCC_OscConfig+0x98>
 800fdd6:	4b7b      	ldr	r3, [pc, #492]	; (800ffc4 <HAL_RCC_OscConfig+0x26c>)
 800fdd8:	681b      	ldr	r3, [r3, #0]
 800fdda:	4a7a      	ldr	r2, [pc, #488]	; (800ffc4 <HAL_RCC_OscConfig+0x26c>)
 800fddc:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800fde0:	6013      	str	r3, [r2, #0]
 800fde2:	4b78      	ldr	r3, [pc, #480]	; (800ffc4 <HAL_RCC_OscConfig+0x26c>)
 800fde4:	681b      	ldr	r3, [r3, #0]
 800fde6:	4a77      	ldr	r2, [pc, #476]	; (800ffc4 <HAL_RCC_OscConfig+0x26c>)
 800fde8:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 800fdec:	6013      	str	r3, [r2, #0]
 800fdee:	e01d      	b.n	800fe2c <HAL_RCC_OscConfig+0xd4>
 800fdf0:	687b      	ldr	r3, [r7, #4]
 800fdf2:	685b      	ldr	r3, [r3, #4]
 800fdf4:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 800fdf8:	d10c      	bne.n	800fe14 <HAL_RCC_OscConfig+0xbc>
 800fdfa:	4b72      	ldr	r3, [pc, #456]	; (800ffc4 <HAL_RCC_OscConfig+0x26c>)
 800fdfc:	681b      	ldr	r3, [r3, #0]
 800fdfe:	4a71      	ldr	r2, [pc, #452]	; (800ffc4 <HAL_RCC_OscConfig+0x26c>)
 800fe00:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 800fe04:	6013      	str	r3, [r2, #0]
 800fe06:	4b6f      	ldr	r3, [pc, #444]	; (800ffc4 <HAL_RCC_OscConfig+0x26c>)
 800fe08:	681b      	ldr	r3, [r3, #0]
 800fe0a:	4a6e      	ldr	r2, [pc, #440]	; (800ffc4 <HAL_RCC_OscConfig+0x26c>)
 800fe0c:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800fe10:	6013      	str	r3, [r2, #0]
 800fe12:	e00b      	b.n	800fe2c <HAL_RCC_OscConfig+0xd4>
 800fe14:	4b6b      	ldr	r3, [pc, #428]	; (800ffc4 <HAL_RCC_OscConfig+0x26c>)
 800fe16:	681b      	ldr	r3, [r3, #0]
 800fe18:	4a6a      	ldr	r2, [pc, #424]	; (800ffc4 <HAL_RCC_OscConfig+0x26c>)
 800fe1a:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800fe1e:	6013      	str	r3, [r2, #0]
 800fe20:	4b68      	ldr	r3, [pc, #416]	; (800ffc4 <HAL_RCC_OscConfig+0x26c>)
 800fe22:	681b      	ldr	r3, [r3, #0]
 800fe24:	4a67      	ldr	r2, [pc, #412]	; (800ffc4 <HAL_RCC_OscConfig+0x26c>)
 800fe26:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 800fe2a:	6013      	str	r3, [r2, #0]


      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 800fe2c:	687b      	ldr	r3, [r7, #4]
 800fe2e:	685b      	ldr	r3, [r3, #4]
 800fe30:	2b00      	cmp	r3, #0
 800fe32:	d013      	beq.n	800fe5c <HAL_RCC_OscConfig+0x104>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800fe34:	f7fe feb6 	bl	800eba4 <HAL_GetTick>
 800fe38:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800fe3a:	e008      	b.n	800fe4e <HAL_RCC_OscConfig+0xf6>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 800fe3c:	f7fe feb2 	bl	800eba4 <HAL_GetTick>
 800fe40:	4602      	mov	r2, r0
 800fe42:	693b      	ldr	r3, [r7, #16]
 800fe44:	1ad3      	subs	r3, r2, r3
 800fe46:	2b64      	cmp	r3, #100	; 0x64
 800fe48:	d901      	bls.n	800fe4e <HAL_RCC_OscConfig+0xf6>
          {
            return HAL_TIMEOUT;
 800fe4a:	2303      	movs	r3, #3
 800fe4c:	e200      	b.n	8010250 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800fe4e:	4b5d      	ldr	r3, [pc, #372]	; (800ffc4 <HAL_RCC_OscConfig+0x26c>)
 800fe50:	681b      	ldr	r3, [r3, #0]
 800fe52:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800fe56:	2b00      	cmp	r3, #0
 800fe58:	d0f0      	beq.n	800fe3c <HAL_RCC_OscConfig+0xe4>
 800fe5a:	e014      	b.n	800fe86 <HAL_RCC_OscConfig+0x12e>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800fe5c:	f7fe fea2 	bl	800eba4 <HAL_GetTick>
 800fe60:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800fe62:	e008      	b.n	800fe76 <HAL_RCC_OscConfig+0x11e>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 800fe64:	f7fe fe9e 	bl	800eba4 <HAL_GetTick>
 800fe68:	4602      	mov	r2, r0
 800fe6a:	693b      	ldr	r3, [r7, #16]
 800fe6c:	1ad3      	subs	r3, r2, r3
 800fe6e:	2b64      	cmp	r3, #100	; 0x64
 800fe70:	d901      	bls.n	800fe76 <HAL_RCC_OscConfig+0x11e>
          {
            return HAL_TIMEOUT;
 800fe72:	2303      	movs	r3, #3
 800fe74:	e1ec      	b.n	8010250 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800fe76:	4b53      	ldr	r3, [pc, #332]	; (800ffc4 <HAL_RCC_OscConfig+0x26c>)
 800fe78:	681b      	ldr	r3, [r3, #0]
 800fe7a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800fe7e:	2b00      	cmp	r3, #0
 800fe80:	d1f0      	bne.n	800fe64 <HAL_RCC_OscConfig+0x10c>
 800fe82:	e000      	b.n	800fe86 <HAL_RCC_OscConfig+0x12e>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800fe84:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800fe86:	687b      	ldr	r3, [r7, #4]
 800fe88:	681b      	ldr	r3, [r3, #0]
 800fe8a:	f003 0302 	and.w	r3, r3, #2
 800fe8e:	2b00      	cmp	r3, #0
 800fe90:	d063      	beq.n	800ff5a <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 800fe92:	4b4c      	ldr	r3, [pc, #304]	; (800ffc4 <HAL_RCC_OscConfig+0x26c>)
 800fe94:	685b      	ldr	r3, [r3, #4]
 800fe96:	f003 030c 	and.w	r3, r3, #12
 800fe9a:	2b00      	cmp	r3, #0
 800fe9c:	d00b      	beq.n	800feb6 <HAL_RCC_OscConfig+0x15e>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI_DIV2)))
 800fe9e:	4b49      	ldr	r3, [pc, #292]	; (800ffc4 <HAL_RCC_OscConfig+0x26c>)
 800fea0:	685b      	ldr	r3, [r3, #4]
 800fea2:	f003 030c 	and.w	r3, r3, #12
 800fea6:	2b08      	cmp	r3, #8
 800fea8:	d11c      	bne.n	800fee4 <HAL_RCC_OscConfig+0x18c>
 800feaa:	4b46      	ldr	r3, [pc, #280]	; (800ffc4 <HAL_RCC_OscConfig+0x26c>)
 800feac:	685b      	ldr	r3, [r3, #4]
 800feae:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800feb2:	2b00      	cmp	r3, #0
 800feb4:	d116      	bne.n	800fee4 <HAL_RCC_OscConfig+0x18c>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800feb6:	4b43      	ldr	r3, [pc, #268]	; (800ffc4 <HAL_RCC_OscConfig+0x26c>)
 800feb8:	681b      	ldr	r3, [r3, #0]
 800feba:	f003 0302 	and.w	r3, r3, #2
 800febe:	2b00      	cmp	r3, #0
 800fec0:	d005      	beq.n	800fece <HAL_RCC_OscConfig+0x176>
 800fec2:	687b      	ldr	r3, [r7, #4]
 800fec4:	691b      	ldr	r3, [r3, #16]
 800fec6:	2b01      	cmp	r3, #1
 800fec8:	d001      	beq.n	800fece <HAL_RCC_OscConfig+0x176>
      {
        return HAL_ERROR;
 800feca:	2301      	movs	r3, #1
 800fecc:	e1c0      	b.n	8010250 <HAL_RCC_OscConfig+0x4f8>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800fece:	4b3d      	ldr	r3, [pc, #244]	; (800ffc4 <HAL_RCC_OscConfig+0x26c>)
 800fed0:	681b      	ldr	r3, [r3, #0]
 800fed2:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 800fed6:	687b      	ldr	r3, [r7, #4]
 800fed8:	695b      	ldr	r3, [r3, #20]
 800feda:	00db      	lsls	r3, r3, #3
 800fedc:	4939      	ldr	r1, [pc, #228]	; (800ffc4 <HAL_RCC_OscConfig+0x26c>)
 800fede:	4313      	orrs	r3, r2
 800fee0:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800fee2:	e03a      	b.n	800ff5a <HAL_RCC_OscConfig+0x202>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 800fee4:	687b      	ldr	r3, [r7, #4]
 800fee6:	691b      	ldr	r3, [r3, #16]
 800fee8:	2b00      	cmp	r3, #0
 800feea:	d020      	beq.n	800ff2e <HAL_RCC_OscConfig+0x1d6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 800feec:	4b36      	ldr	r3, [pc, #216]	; (800ffc8 <HAL_RCC_OscConfig+0x270>)
 800feee:	2201      	movs	r2, #1
 800fef0:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800fef2:	f7fe fe57 	bl	800eba4 <HAL_GetTick>
 800fef6:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800fef8:	e008      	b.n	800ff0c <HAL_RCC_OscConfig+0x1b4>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800fefa:	f7fe fe53 	bl	800eba4 <HAL_GetTick>
 800fefe:	4602      	mov	r2, r0
 800ff00:	693b      	ldr	r3, [r7, #16]
 800ff02:	1ad3      	subs	r3, r2, r3
 800ff04:	2b02      	cmp	r3, #2
 800ff06:	d901      	bls.n	800ff0c <HAL_RCC_OscConfig+0x1b4>
          {
            return HAL_TIMEOUT;
 800ff08:	2303      	movs	r3, #3
 800ff0a:	e1a1      	b.n	8010250 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800ff0c:	4b2d      	ldr	r3, [pc, #180]	; (800ffc4 <HAL_RCC_OscConfig+0x26c>)
 800ff0e:	681b      	ldr	r3, [r3, #0]
 800ff10:	f003 0302 	and.w	r3, r3, #2
 800ff14:	2b00      	cmp	r3, #0
 800ff16:	d0f0      	beq.n	800fefa <HAL_RCC_OscConfig+0x1a2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800ff18:	4b2a      	ldr	r3, [pc, #168]	; (800ffc4 <HAL_RCC_OscConfig+0x26c>)
 800ff1a:	681b      	ldr	r3, [r3, #0]
 800ff1c:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 800ff20:	687b      	ldr	r3, [r7, #4]
 800ff22:	695b      	ldr	r3, [r3, #20]
 800ff24:	00db      	lsls	r3, r3, #3
 800ff26:	4927      	ldr	r1, [pc, #156]	; (800ffc4 <HAL_RCC_OscConfig+0x26c>)
 800ff28:	4313      	orrs	r3, r2
 800ff2a:	600b      	str	r3, [r1, #0]
 800ff2c:	e015      	b.n	800ff5a <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 800ff2e:	4b26      	ldr	r3, [pc, #152]	; (800ffc8 <HAL_RCC_OscConfig+0x270>)
 800ff30:	2200      	movs	r2, #0
 800ff32:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800ff34:	f7fe fe36 	bl	800eba4 <HAL_GetTick>
 800ff38:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800ff3a:	e008      	b.n	800ff4e <HAL_RCC_OscConfig+0x1f6>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800ff3c:	f7fe fe32 	bl	800eba4 <HAL_GetTick>
 800ff40:	4602      	mov	r2, r0
 800ff42:	693b      	ldr	r3, [r7, #16]
 800ff44:	1ad3      	subs	r3, r2, r3
 800ff46:	2b02      	cmp	r3, #2
 800ff48:	d901      	bls.n	800ff4e <HAL_RCC_OscConfig+0x1f6>
          {
            return HAL_TIMEOUT;
 800ff4a:	2303      	movs	r3, #3
 800ff4c:	e180      	b.n	8010250 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800ff4e:	4b1d      	ldr	r3, [pc, #116]	; (800ffc4 <HAL_RCC_OscConfig+0x26c>)
 800ff50:	681b      	ldr	r3, [r3, #0]
 800ff52:	f003 0302 	and.w	r3, r3, #2
 800ff56:	2b00      	cmp	r3, #0
 800ff58:	d1f0      	bne.n	800ff3c <HAL_RCC_OscConfig+0x1e4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800ff5a:	687b      	ldr	r3, [r7, #4]
 800ff5c:	681b      	ldr	r3, [r3, #0]
 800ff5e:	f003 0308 	and.w	r3, r3, #8
 800ff62:	2b00      	cmp	r3, #0
 800ff64:	d03a      	beq.n	800ffdc <HAL_RCC_OscConfig+0x284>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 800ff66:	687b      	ldr	r3, [r7, #4]
 800ff68:	699b      	ldr	r3, [r3, #24]
 800ff6a:	2b00      	cmp	r3, #0
 800ff6c:	d019      	beq.n	800ffa2 <HAL_RCC_OscConfig+0x24a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 800ff6e:	4b17      	ldr	r3, [pc, #92]	; (800ffcc <HAL_RCC_OscConfig+0x274>)
 800ff70:	2201      	movs	r2, #1
 800ff72:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800ff74:	f7fe fe16 	bl	800eba4 <HAL_GetTick>
 800ff78:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800ff7a:	e008      	b.n	800ff8e <HAL_RCC_OscConfig+0x236>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800ff7c:	f7fe fe12 	bl	800eba4 <HAL_GetTick>
 800ff80:	4602      	mov	r2, r0
 800ff82:	693b      	ldr	r3, [r7, #16]
 800ff84:	1ad3      	subs	r3, r2, r3
 800ff86:	2b02      	cmp	r3, #2
 800ff88:	d901      	bls.n	800ff8e <HAL_RCC_OscConfig+0x236>
        {
          return HAL_TIMEOUT;
 800ff8a:	2303      	movs	r3, #3
 800ff8c:	e160      	b.n	8010250 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800ff8e:	4b0d      	ldr	r3, [pc, #52]	; (800ffc4 <HAL_RCC_OscConfig+0x26c>)
 800ff90:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800ff92:	f003 0302 	and.w	r3, r3, #2
 800ff96:	2b00      	cmp	r3, #0
 800ff98:	d0f0      	beq.n	800ff7c <HAL_RCC_OscConfig+0x224>
        }
      }
      /*  To have a fully stabilized clock in the specified range, a software delay of 1ms
          should be added.*/
      RCC_Delay(1);
 800ff9a:	2001      	movs	r0, #1
 800ff9c:	f000 face 	bl	801053c <RCC_Delay>
 800ffa0:	e01c      	b.n	800ffdc <HAL_RCC_OscConfig+0x284>
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 800ffa2:	4b0a      	ldr	r3, [pc, #40]	; (800ffcc <HAL_RCC_OscConfig+0x274>)
 800ffa4:	2200      	movs	r2, #0
 800ffa6:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800ffa8:	f7fe fdfc 	bl	800eba4 <HAL_GetTick>
 800ffac:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 800ffae:	e00f      	b.n	800ffd0 <HAL_RCC_OscConfig+0x278>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800ffb0:	f7fe fdf8 	bl	800eba4 <HAL_GetTick>
 800ffb4:	4602      	mov	r2, r0
 800ffb6:	693b      	ldr	r3, [r7, #16]
 800ffb8:	1ad3      	subs	r3, r2, r3
 800ffba:	2b02      	cmp	r3, #2
 800ffbc:	d908      	bls.n	800ffd0 <HAL_RCC_OscConfig+0x278>
        {
          return HAL_TIMEOUT;
 800ffbe:	2303      	movs	r3, #3
 800ffc0:	e146      	b.n	8010250 <HAL_RCC_OscConfig+0x4f8>
 800ffc2:	bf00      	nop
 800ffc4:	40021000 	.word	0x40021000
 800ffc8:	42420000 	.word	0x42420000
 800ffcc:	42420480 	.word	0x42420480
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 800ffd0:	4b92      	ldr	r3, [pc, #584]	; (801021c <HAL_RCC_OscConfig+0x4c4>)
 800ffd2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800ffd4:	f003 0302 	and.w	r3, r3, #2
 800ffd8:	2b00      	cmp	r3, #0
 800ffda:	d1e9      	bne.n	800ffb0 <HAL_RCC_OscConfig+0x258>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 800ffdc:	687b      	ldr	r3, [r7, #4]
 800ffde:	681b      	ldr	r3, [r3, #0]
 800ffe0:	f003 0304 	and.w	r3, r3, #4
 800ffe4:	2b00      	cmp	r3, #0
 800ffe6:	f000 80a6 	beq.w	8010136 <HAL_RCC_OscConfig+0x3de>
  {
    FlagStatus       pwrclkchanged = RESET;
 800ffea:	2300      	movs	r3, #0
 800ffec:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 800ffee:	4b8b      	ldr	r3, [pc, #556]	; (801021c <HAL_RCC_OscConfig+0x4c4>)
 800fff0:	69db      	ldr	r3, [r3, #28]
 800fff2:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800fff6:	2b00      	cmp	r3, #0
 800fff8:	d10d      	bne.n	8010016 <HAL_RCC_OscConfig+0x2be>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800fffa:	4b88      	ldr	r3, [pc, #544]	; (801021c <HAL_RCC_OscConfig+0x4c4>)
 800fffc:	69db      	ldr	r3, [r3, #28]
 800fffe:	4a87      	ldr	r2, [pc, #540]	; (801021c <HAL_RCC_OscConfig+0x4c4>)
 8010000:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8010004:	61d3      	str	r3, [r2, #28]
 8010006:	4b85      	ldr	r3, [pc, #532]	; (801021c <HAL_RCC_OscConfig+0x4c4>)
 8010008:	69db      	ldr	r3, [r3, #28]
 801000a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 801000e:	60bb      	str	r3, [r7, #8]
 8010010:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8010012:	2301      	movs	r3, #1
 8010014:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8010016:	4b82      	ldr	r3, [pc, #520]	; (8010220 <HAL_RCC_OscConfig+0x4c8>)
 8010018:	681b      	ldr	r3, [r3, #0]
 801001a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 801001e:	2b00      	cmp	r3, #0
 8010020:	d118      	bne.n	8010054 <HAL_RCC_OscConfig+0x2fc>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8010022:	4b7f      	ldr	r3, [pc, #508]	; (8010220 <HAL_RCC_OscConfig+0x4c8>)
 8010024:	681b      	ldr	r3, [r3, #0]
 8010026:	4a7e      	ldr	r2, [pc, #504]	; (8010220 <HAL_RCC_OscConfig+0x4c8>)
 8010028:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 801002c:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 801002e:	f7fe fdb9 	bl	800eba4 <HAL_GetTick>
 8010032:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8010034:	e008      	b.n	8010048 <HAL_RCC_OscConfig+0x2f0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8010036:	f7fe fdb5 	bl	800eba4 <HAL_GetTick>
 801003a:	4602      	mov	r2, r0
 801003c:	693b      	ldr	r3, [r7, #16]
 801003e:	1ad3      	subs	r3, r2, r3
 8010040:	2b64      	cmp	r3, #100	; 0x64
 8010042:	d901      	bls.n	8010048 <HAL_RCC_OscConfig+0x2f0>
        {
          return HAL_TIMEOUT;
 8010044:	2303      	movs	r3, #3
 8010046:	e103      	b.n	8010250 <HAL_RCC_OscConfig+0x4f8>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8010048:	4b75      	ldr	r3, [pc, #468]	; (8010220 <HAL_RCC_OscConfig+0x4c8>)
 801004a:	681b      	ldr	r3, [r3, #0]
 801004c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8010050:	2b00      	cmp	r3, #0
 8010052:	d0f0      	beq.n	8010036 <HAL_RCC_OscConfig+0x2de>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8010054:	687b      	ldr	r3, [r7, #4]
 8010056:	68db      	ldr	r3, [r3, #12]
 8010058:	2b01      	cmp	r3, #1
 801005a:	d106      	bne.n	801006a <HAL_RCC_OscConfig+0x312>
 801005c:	4b6f      	ldr	r3, [pc, #444]	; (801021c <HAL_RCC_OscConfig+0x4c4>)
 801005e:	6a1b      	ldr	r3, [r3, #32]
 8010060:	4a6e      	ldr	r2, [pc, #440]	; (801021c <HAL_RCC_OscConfig+0x4c4>)
 8010062:	f043 0301 	orr.w	r3, r3, #1
 8010066:	6213      	str	r3, [r2, #32]
 8010068:	e02d      	b.n	80100c6 <HAL_RCC_OscConfig+0x36e>
 801006a:	687b      	ldr	r3, [r7, #4]
 801006c:	68db      	ldr	r3, [r3, #12]
 801006e:	2b00      	cmp	r3, #0
 8010070:	d10c      	bne.n	801008c <HAL_RCC_OscConfig+0x334>
 8010072:	4b6a      	ldr	r3, [pc, #424]	; (801021c <HAL_RCC_OscConfig+0x4c4>)
 8010074:	6a1b      	ldr	r3, [r3, #32]
 8010076:	4a69      	ldr	r2, [pc, #420]	; (801021c <HAL_RCC_OscConfig+0x4c4>)
 8010078:	f023 0301 	bic.w	r3, r3, #1
 801007c:	6213      	str	r3, [r2, #32]
 801007e:	4b67      	ldr	r3, [pc, #412]	; (801021c <HAL_RCC_OscConfig+0x4c4>)
 8010080:	6a1b      	ldr	r3, [r3, #32]
 8010082:	4a66      	ldr	r2, [pc, #408]	; (801021c <HAL_RCC_OscConfig+0x4c4>)
 8010084:	f023 0304 	bic.w	r3, r3, #4
 8010088:	6213      	str	r3, [r2, #32]
 801008a:	e01c      	b.n	80100c6 <HAL_RCC_OscConfig+0x36e>
 801008c:	687b      	ldr	r3, [r7, #4]
 801008e:	68db      	ldr	r3, [r3, #12]
 8010090:	2b05      	cmp	r3, #5
 8010092:	d10c      	bne.n	80100ae <HAL_RCC_OscConfig+0x356>
 8010094:	4b61      	ldr	r3, [pc, #388]	; (801021c <HAL_RCC_OscConfig+0x4c4>)
 8010096:	6a1b      	ldr	r3, [r3, #32]
 8010098:	4a60      	ldr	r2, [pc, #384]	; (801021c <HAL_RCC_OscConfig+0x4c4>)
 801009a:	f043 0304 	orr.w	r3, r3, #4
 801009e:	6213      	str	r3, [r2, #32]
 80100a0:	4b5e      	ldr	r3, [pc, #376]	; (801021c <HAL_RCC_OscConfig+0x4c4>)
 80100a2:	6a1b      	ldr	r3, [r3, #32]
 80100a4:	4a5d      	ldr	r2, [pc, #372]	; (801021c <HAL_RCC_OscConfig+0x4c4>)
 80100a6:	f043 0301 	orr.w	r3, r3, #1
 80100aa:	6213      	str	r3, [r2, #32]
 80100ac:	e00b      	b.n	80100c6 <HAL_RCC_OscConfig+0x36e>
 80100ae:	4b5b      	ldr	r3, [pc, #364]	; (801021c <HAL_RCC_OscConfig+0x4c4>)
 80100b0:	6a1b      	ldr	r3, [r3, #32]
 80100b2:	4a5a      	ldr	r2, [pc, #360]	; (801021c <HAL_RCC_OscConfig+0x4c4>)
 80100b4:	f023 0301 	bic.w	r3, r3, #1
 80100b8:	6213      	str	r3, [r2, #32]
 80100ba:	4b58      	ldr	r3, [pc, #352]	; (801021c <HAL_RCC_OscConfig+0x4c4>)
 80100bc:	6a1b      	ldr	r3, [r3, #32]
 80100be:	4a57      	ldr	r2, [pc, #348]	; (801021c <HAL_RCC_OscConfig+0x4c4>)
 80100c0:	f023 0304 	bic.w	r3, r3, #4
 80100c4:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 80100c6:	687b      	ldr	r3, [r7, #4]
 80100c8:	68db      	ldr	r3, [r3, #12]
 80100ca:	2b00      	cmp	r3, #0
 80100cc:	d015      	beq.n	80100fa <HAL_RCC_OscConfig+0x3a2>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80100ce:	f7fe fd69 	bl	800eba4 <HAL_GetTick>
 80100d2:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80100d4:	e00a      	b.n	80100ec <HAL_RCC_OscConfig+0x394>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80100d6:	f7fe fd65 	bl	800eba4 <HAL_GetTick>
 80100da:	4602      	mov	r2, r0
 80100dc:	693b      	ldr	r3, [r7, #16]
 80100de:	1ad3      	subs	r3, r2, r3
 80100e0:	f241 3288 	movw	r2, #5000	; 0x1388
 80100e4:	4293      	cmp	r3, r2
 80100e6:	d901      	bls.n	80100ec <HAL_RCC_OscConfig+0x394>
        {
          return HAL_TIMEOUT;
 80100e8:	2303      	movs	r3, #3
 80100ea:	e0b1      	b.n	8010250 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80100ec:	4b4b      	ldr	r3, [pc, #300]	; (801021c <HAL_RCC_OscConfig+0x4c4>)
 80100ee:	6a1b      	ldr	r3, [r3, #32]
 80100f0:	f003 0302 	and.w	r3, r3, #2
 80100f4:	2b00      	cmp	r3, #0
 80100f6:	d0ee      	beq.n	80100d6 <HAL_RCC_OscConfig+0x37e>
 80100f8:	e014      	b.n	8010124 <HAL_RCC_OscConfig+0x3cc>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80100fa:	f7fe fd53 	bl	800eba4 <HAL_GetTick>
 80100fe:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8010100:	e00a      	b.n	8010118 <HAL_RCC_OscConfig+0x3c0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8010102:	f7fe fd4f 	bl	800eba4 <HAL_GetTick>
 8010106:	4602      	mov	r2, r0
 8010108:	693b      	ldr	r3, [r7, #16]
 801010a:	1ad3      	subs	r3, r2, r3
 801010c:	f241 3288 	movw	r2, #5000	; 0x1388
 8010110:	4293      	cmp	r3, r2
 8010112:	d901      	bls.n	8010118 <HAL_RCC_OscConfig+0x3c0>
        {
          return HAL_TIMEOUT;
 8010114:	2303      	movs	r3, #3
 8010116:	e09b      	b.n	8010250 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8010118:	4b40      	ldr	r3, [pc, #256]	; (801021c <HAL_RCC_OscConfig+0x4c4>)
 801011a:	6a1b      	ldr	r3, [r3, #32]
 801011c:	f003 0302 	and.w	r3, r3, #2
 8010120:	2b00      	cmp	r3, #0
 8010122:	d1ee      	bne.n	8010102 <HAL_RCC_OscConfig+0x3aa>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 8010124:	7dfb      	ldrb	r3, [r7, #23]
 8010126:	2b01      	cmp	r3, #1
 8010128:	d105      	bne.n	8010136 <HAL_RCC_OscConfig+0x3de>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 801012a:	4b3c      	ldr	r3, [pc, #240]	; (801021c <HAL_RCC_OscConfig+0x4c4>)
 801012c:	69db      	ldr	r3, [r3, #28]
 801012e:	4a3b      	ldr	r2, [pc, #236]	; (801021c <HAL_RCC_OscConfig+0x4c4>)
 8010130:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8010134:	61d3      	str	r3, [r2, #28]

#endif /* RCC_CR_PLL2ON */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8010136:	687b      	ldr	r3, [r7, #4]
 8010138:	69db      	ldr	r3, [r3, #28]
 801013a:	2b00      	cmp	r3, #0
 801013c:	f000 8087 	beq.w	801024e <HAL_RCC_OscConfig+0x4f6>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8010140:	4b36      	ldr	r3, [pc, #216]	; (801021c <HAL_RCC_OscConfig+0x4c4>)
 8010142:	685b      	ldr	r3, [r3, #4]
 8010144:	f003 030c 	and.w	r3, r3, #12
 8010148:	2b08      	cmp	r3, #8
 801014a:	d061      	beq.n	8010210 <HAL_RCC_OscConfig+0x4b8>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 801014c:	687b      	ldr	r3, [r7, #4]
 801014e:	69db      	ldr	r3, [r3, #28]
 8010150:	2b02      	cmp	r3, #2
 8010152:	d146      	bne.n	80101e2 <HAL_RCC_OscConfig+0x48a>
        /* Check the parameters */
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8010154:	4b33      	ldr	r3, [pc, #204]	; (8010224 <HAL_RCC_OscConfig+0x4cc>)
 8010156:	2200      	movs	r2, #0
 8010158:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 801015a:	f7fe fd23 	bl	800eba4 <HAL_GetTick>
 801015e:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8010160:	e008      	b.n	8010174 <HAL_RCC_OscConfig+0x41c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8010162:	f7fe fd1f 	bl	800eba4 <HAL_GetTick>
 8010166:	4602      	mov	r2, r0
 8010168:	693b      	ldr	r3, [r7, #16]
 801016a:	1ad3      	subs	r3, r2, r3
 801016c:	2b02      	cmp	r3, #2
 801016e:	d901      	bls.n	8010174 <HAL_RCC_OscConfig+0x41c>
          {
            return HAL_TIMEOUT;
 8010170:	2303      	movs	r3, #3
 8010172:	e06d      	b.n	8010250 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8010174:	4b29      	ldr	r3, [pc, #164]	; (801021c <HAL_RCC_OscConfig+0x4c4>)
 8010176:	681b      	ldr	r3, [r3, #0]
 8010178:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 801017c:	2b00      	cmp	r3, #0
 801017e:	d1f0      	bne.n	8010162 <HAL_RCC_OscConfig+0x40a>
          }
        }

        /* Configure the HSE prediv factor --------------------------------*/
        /* It can be written only when the PLL is disabled. Not used in PLL source is different than HSE */
        if (RCC_OscInitStruct->PLL.PLLSource == RCC_PLLSOURCE_HSE)
 8010180:	687b      	ldr	r3, [r7, #4]
 8010182:	6a1b      	ldr	r3, [r3, #32]
 8010184:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8010188:	d108      	bne.n	801019c <HAL_RCC_OscConfig+0x444>
          /* Set PREDIV1 source */
          SET_BIT(RCC->CFGR2, RCC_OscInitStruct->Prediv1Source);
#endif /* RCC_CFGR2_PREDIV1SRC */

          /* Set PREDIV1 Value */
          __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 801018a:	4b24      	ldr	r3, [pc, #144]	; (801021c <HAL_RCC_OscConfig+0x4c4>)
 801018c:	685b      	ldr	r3, [r3, #4]
 801018e:	f423 3200 	bic.w	r2, r3, #131072	; 0x20000
 8010192:	687b      	ldr	r3, [r7, #4]
 8010194:	689b      	ldr	r3, [r3, #8]
 8010196:	4921      	ldr	r1, [pc, #132]	; (801021c <HAL_RCC_OscConfig+0x4c4>)
 8010198:	4313      	orrs	r3, r2
 801019a:	604b      	str	r3, [r1, #4]
        }

        /* Configure the main PLL clock source and multiplication factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 801019c:	4b1f      	ldr	r3, [pc, #124]	; (801021c <HAL_RCC_OscConfig+0x4c4>)
 801019e:	685b      	ldr	r3, [r3, #4]
 80101a0:	f423 1274 	bic.w	r2, r3, #3997696	; 0x3d0000
 80101a4:	687b      	ldr	r3, [r7, #4]
 80101a6:	6a19      	ldr	r1, [r3, #32]
 80101a8:	687b      	ldr	r3, [r7, #4]
 80101aa:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80101ac:	430b      	orrs	r3, r1
 80101ae:	491b      	ldr	r1, [pc, #108]	; (801021c <HAL_RCC_OscConfig+0x4c4>)
 80101b0:	4313      	orrs	r3, r2
 80101b2:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 80101b4:	4b1b      	ldr	r3, [pc, #108]	; (8010224 <HAL_RCC_OscConfig+0x4cc>)
 80101b6:	2201      	movs	r2, #1
 80101b8:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80101ba:	f7fe fcf3 	bl	800eba4 <HAL_GetTick>
 80101be:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 80101c0:	e008      	b.n	80101d4 <HAL_RCC_OscConfig+0x47c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80101c2:	f7fe fcef 	bl	800eba4 <HAL_GetTick>
 80101c6:	4602      	mov	r2, r0
 80101c8:	693b      	ldr	r3, [r7, #16]
 80101ca:	1ad3      	subs	r3, r2, r3
 80101cc:	2b02      	cmp	r3, #2
 80101ce:	d901      	bls.n	80101d4 <HAL_RCC_OscConfig+0x47c>
          {
            return HAL_TIMEOUT;
 80101d0:	2303      	movs	r3, #3
 80101d2:	e03d      	b.n	8010250 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 80101d4:	4b11      	ldr	r3, [pc, #68]	; (801021c <HAL_RCC_OscConfig+0x4c4>)
 80101d6:	681b      	ldr	r3, [r3, #0]
 80101d8:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80101dc:	2b00      	cmp	r3, #0
 80101de:	d0f0      	beq.n	80101c2 <HAL_RCC_OscConfig+0x46a>
 80101e0:	e035      	b.n	801024e <HAL_RCC_OscConfig+0x4f6>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80101e2:	4b10      	ldr	r3, [pc, #64]	; (8010224 <HAL_RCC_OscConfig+0x4cc>)
 80101e4:	2200      	movs	r2, #0
 80101e6:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80101e8:	f7fe fcdc 	bl	800eba4 <HAL_GetTick>
 80101ec:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80101ee:	e008      	b.n	8010202 <HAL_RCC_OscConfig+0x4aa>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80101f0:	f7fe fcd8 	bl	800eba4 <HAL_GetTick>
 80101f4:	4602      	mov	r2, r0
 80101f6:	693b      	ldr	r3, [r7, #16]
 80101f8:	1ad3      	subs	r3, r2, r3
 80101fa:	2b02      	cmp	r3, #2
 80101fc:	d901      	bls.n	8010202 <HAL_RCC_OscConfig+0x4aa>
          {
            return HAL_TIMEOUT;
 80101fe:	2303      	movs	r3, #3
 8010200:	e026      	b.n	8010250 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8010202:	4b06      	ldr	r3, [pc, #24]	; (801021c <HAL_RCC_OscConfig+0x4c4>)
 8010204:	681b      	ldr	r3, [r3, #0]
 8010206:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 801020a:	2b00      	cmp	r3, #0
 801020c:	d1f0      	bne.n	80101f0 <HAL_RCC_OscConfig+0x498>
 801020e:	e01e      	b.n	801024e <HAL_RCC_OscConfig+0x4f6>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8010210:	687b      	ldr	r3, [r7, #4]
 8010212:	69db      	ldr	r3, [r3, #28]
 8010214:	2b01      	cmp	r3, #1
 8010216:	d107      	bne.n	8010228 <HAL_RCC_OscConfig+0x4d0>
      {
        return HAL_ERROR;
 8010218:	2301      	movs	r3, #1
 801021a:	e019      	b.n	8010250 <HAL_RCC_OscConfig+0x4f8>
 801021c:	40021000 	.word	0x40021000
 8010220:	40007000 	.word	0x40007000
 8010224:	42420060 	.word	0x42420060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 8010228:	4b0b      	ldr	r3, [pc, #44]	; (8010258 <HAL_RCC_OscConfig+0x500>)
 801022a:	685b      	ldr	r3, [r3, #4]
 801022c:	60fb      	str	r3, [r7, #12]
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 801022e:	68fb      	ldr	r3, [r7, #12]
 8010230:	f403 3280 	and.w	r2, r3, #65536	; 0x10000
 8010234:	687b      	ldr	r3, [r7, #4]
 8010236:	6a1b      	ldr	r3, [r3, #32]
 8010238:	429a      	cmp	r2, r3
 801023a:	d106      	bne.n	801024a <HAL_RCC_OscConfig+0x4f2>
            (READ_BIT(pll_config, RCC_CFGR_PLLMULL) != RCC_OscInitStruct->PLL.PLLMUL))
 801023c:	68fb      	ldr	r3, [r7, #12]
 801023e:	f403 1270 	and.w	r2, r3, #3932160	; 0x3c0000
 8010242:	687b      	ldr	r3, [r7, #4]
 8010244:	6a5b      	ldr	r3, [r3, #36]	; 0x24
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8010246:	429a      	cmp	r2, r3
 8010248:	d001      	beq.n	801024e <HAL_RCC_OscConfig+0x4f6>
        {
          return HAL_ERROR;
 801024a:	2301      	movs	r3, #1
 801024c:	e000      	b.n	8010250 <HAL_RCC_OscConfig+0x4f8>
        }
      }
    }
  }

  return HAL_OK;
 801024e:	2300      	movs	r3, #0
}
 8010250:	4618      	mov	r0, r3
 8010252:	3718      	adds	r7, #24
 8010254:	46bd      	mov	sp, r7
 8010256:	bd80      	pop	{r7, pc}
 8010258:	40021000 	.word	0x40021000

0801025c <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 801025c:	b580      	push	{r7, lr}
 801025e:	b084      	sub	sp, #16
 8010260:	af00      	add	r7, sp, #0
 8010262:	6078      	str	r0, [r7, #4]
 8010264:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8010266:	687b      	ldr	r3, [r7, #4]
 8010268:	2b00      	cmp	r3, #0
 801026a:	d101      	bne.n	8010270 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 801026c:	2301      	movs	r3, #1
 801026e:	e0d0      	b.n	8010412 <HAL_RCC_ClockConfig+0x1b6>
  must be correctly programmed according to the frequency of the CPU clock
    (HCLK) of the device. */

#if defined(FLASH_ACR_LATENCY)
  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8010270:	4b6a      	ldr	r3, [pc, #424]	; (801041c <HAL_RCC_ClockConfig+0x1c0>)
 8010272:	681b      	ldr	r3, [r3, #0]
 8010274:	f003 0307 	and.w	r3, r3, #7
 8010278:	683a      	ldr	r2, [r7, #0]
 801027a:	429a      	cmp	r2, r3
 801027c:	d910      	bls.n	80102a0 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 801027e:	4b67      	ldr	r3, [pc, #412]	; (801041c <HAL_RCC_ClockConfig+0x1c0>)
 8010280:	681b      	ldr	r3, [r3, #0]
 8010282:	f023 0207 	bic.w	r2, r3, #7
 8010286:	4965      	ldr	r1, [pc, #404]	; (801041c <HAL_RCC_ClockConfig+0x1c0>)
 8010288:	683b      	ldr	r3, [r7, #0]
 801028a:	4313      	orrs	r3, r2
 801028c:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 801028e:	4b63      	ldr	r3, [pc, #396]	; (801041c <HAL_RCC_ClockConfig+0x1c0>)
 8010290:	681b      	ldr	r3, [r3, #0]
 8010292:	f003 0307 	and.w	r3, r3, #7
 8010296:	683a      	ldr	r2, [r7, #0]
 8010298:	429a      	cmp	r2, r3
 801029a:	d001      	beq.n	80102a0 <HAL_RCC_ClockConfig+0x44>
  {
    return HAL_ERROR;
 801029c:	2301      	movs	r3, #1
 801029e:	e0b8      	b.n	8010412 <HAL_RCC_ClockConfig+0x1b6>
  }
}

#endif /* FLASH_ACR_LATENCY */
/*-------------------------- HCLK Configuration --------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80102a0:	687b      	ldr	r3, [r7, #4]
 80102a2:	681b      	ldr	r3, [r3, #0]
 80102a4:	f003 0302 	and.w	r3, r3, #2
 80102a8:	2b00      	cmp	r3, #0
 80102aa:	d020      	beq.n	80102ee <HAL_RCC_ClockConfig+0x92>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
    a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80102ac:	687b      	ldr	r3, [r7, #4]
 80102ae:	681b      	ldr	r3, [r3, #0]
 80102b0:	f003 0304 	and.w	r3, r3, #4
 80102b4:	2b00      	cmp	r3, #0
 80102b6:	d005      	beq.n	80102c4 <HAL_RCC_ClockConfig+0x68>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 80102b8:	4b59      	ldr	r3, [pc, #356]	; (8010420 <HAL_RCC_ClockConfig+0x1c4>)
 80102ba:	685b      	ldr	r3, [r3, #4]
 80102bc:	4a58      	ldr	r2, [pc, #352]	; (8010420 <HAL_RCC_ClockConfig+0x1c4>)
 80102be:	f443 63e0 	orr.w	r3, r3, #1792	; 0x700
 80102c2:	6053      	str	r3, [r2, #4]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80102c4:	687b      	ldr	r3, [r7, #4]
 80102c6:	681b      	ldr	r3, [r3, #0]
 80102c8:	f003 0308 	and.w	r3, r3, #8
 80102cc:	2b00      	cmp	r3, #0
 80102ce:	d005      	beq.n	80102dc <HAL_RCC_ClockConfig+0x80>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 80102d0:	4b53      	ldr	r3, [pc, #332]	; (8010420 <HAL_RCC_ClockConfig+0x1c4>)
 80102d2:	685b      	ldr	r3, [r3, #4]
 80102d4:	4a52      	ldr	r2, [pc, #328]	; (8010420 <HAL_RCC_ClockConfig+0x1c4>)
 80102d6:	f443 5360 	orr.w	r3, r3, #14336	; 0x3800
 80102da:	6053      	str	r3, [r2, #4]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80102dc:	4b50      	ldr	r3, [pc, #320]	; (8010420 <HAL_RCC_ClockConfig+0x1c4>)
 80102de:	685b      	ldr	r3, [r3, #4]
 80102e0:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 80102e4:	687b      	ldr	r3, [r7, #4]
 80102e6:	689b      	ldr	r3, [r3, #8]
 80102e8:	494d      	ldr	r1, [pc, #308]	; (8010420 <HAL_RCC_ClockConfig+0x1c4>)
 80102ea:	4313      	orrs	r3, r2
 80102ec:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80102ee:	687b      	ldr	r3, [r7, #4]
 80102f0:	681b      	ldr	r3, [r3, #0]
 80102f2:	f003 0301 	and.w	r3, r3, #1
 80102f6:	2b00      	cmp	r3, #0
 80102f8:	d040      	beq.n	801037c <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80102fa:	687b      	ldr	r3, [r7, #4]
 80102fc:	685b      	ldr	r3, [r3, #4]
 80102fe:	2b01      	cmp	r3, #1
 8010300:	d107      	bne.n	8010312 <HAL_RCC_ClockConfig+0xb6>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8010302:	4b47      	ldr	r3, [pc, #284]	; (8010420 <HAL_RCC_ClockConfig+0x1c4>)
 8010304:	681b      	ldr	r3, [r3, #0]
 8010306:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 801030a:	2b00      	cmp	r3, #0
 801030c:	d115      	bne.n	801033a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 801030e:	2301      	movs	r3, #1
 8010310:	e07f      	b.n	8010412 <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8010312:	687b      	ldr	r3, [r7, #4]
 8010314:	685b      	ldr	r3, [r3, #4]
 8010316:	2b02      	cmp	r3, #2
 8010318:	d107      	bne.n	801032a <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 801031a:	4b41      	ldr	r3, [pc, #260]	; (8010420 <HAL_RCC_ClockConfig+0x1c4>)
 801031c:	681b      	ldr	r3, [r3, #0]
 801031e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8010322:	2b00      	cmp	r3, #0
 8010324:	d109      	bne.n	801033a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8010326:	2301      	movs	r3, #1
 8010328:	e073      	b.n	8010412 <HAL_RCC_ClockConfig+0x1b6>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 801032a:	4b3d      	ldr	r3, [pc, #244]	; (8010420 <HAL_RCC_ClockConfig+0x1c4>)
 801032c:	681b      	ldr	r3, [r3, #0]
 801032e:	f003 0302 	and.w	r3, r3, #2
 8010332:	2b00      	cmp	r3, #0
 8010334:	d101      	bne.n	801033a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8010336:	2301      	movs	r3, #1
 8010338:	e06b      	b.n	8010412 <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 801033a:	4b39      	ldr	r3, [pc, #228]	; (8010420 <HAL_RCC_ClockConfig+0x1c4>)
 801033c:	685b      	ldr	r3, [r3, #4]
 801033e:	f023 0203 	bic.w	r2, r3, #3
 8010342:	687b      	ldr	r3, [r7, #4]
 8010344:	685b      	ldr	r3, [r3, #4]
 8010346:	4936      	ldr	r1, [pc, #216]	; (8010420 <HAL_RCC_ClockConfig+0x1c4>)
 8010348:	4313      	orrs	r3, r2
 801034a:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 801034c:	f7fe fc2a 	bl	800eba4 <HAL_GetTick>
 8010350:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8010352:	e00a      	b.n	801036a <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8010354:	f7fe fc26 	bl	800eba4 <HAL_GetTick>
 8010358:	4602      	mov	r2, r0
 801035a:	68fb      	ldr	r3, [r7, #12]
 801035c:	1ad3      	subs	r3, r2, r3
 801035e:	f241 3288 	movw	r2, #5000	; 0x1388
 8010362:	4293      	cmp	r3, r2
 8010364:	d901      	bls.n	801036a <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8010366:	2303      	movs	r3, #3
 8010368:	e053      	b.n	8010412 <HAL_RCC_ClockConfig+0x1b6>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 801036a:	4b2d      	ldr	r3, [pc, #180]	; (8010420 <HAL_RCC_ClockConfig+0x1c4>)
 801036c:	685b      	ldr	r3, [r3, #4]
 801036e:	f003 020c 	and.w	r2, r3, #12
 8010372:	687b      	ldr	r3, [r7, #4]
 8010374:	685b      	ldr	r3, [r3, #4]
 8010376:	009b      	lsls	r3, r3, #2
 8010378:	429a      	cmp	r2, r3
 801037a:	d1eb      	bne.n	8010354 <HAL_RCC_ClockConfig+0xf8>
    }
  }

#if defined(FLASH_ACR_LATENCY)
  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 801037c:	4b27      	ldr	r3, [pc, #156]	; (801041c <HAL_RCC_ClockConfig+0x1c0>)
 801037e:	681b      	ldr	r3, [r3, #0]
 8010380:	f003 0307 	and.w	r3, r3, #7
 8010384:	683a      	ldr	r2, [r7, #0]
 8010386:	429a      	cmp	r2, r3
 8010388:	d210      	bcs.n	80103ac <HAL_RCC_ClockConfig+0x150>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 801038a:	4b24      	ldr	r3, [pc, #144]	; (801041c <HAL_RCC_ClockConfig+0x1c0>)
 801038c:	681b      	ldr	r3, [r3, #0]
 801038e:	f023 0207 	bic.w	r2, r3, #7
 8010392:	4922      	ldr	r1, [pc, #136]	; (801041c <HAL_RCC_ClockConfig+0x1c0>)
 8010394:	683b      	ldr	r3, [r7, #0]
 8010396:	4313      	orrs	r3, r2
 8010398:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 801039a:	4b20      	ldr	r3, [pc, #128]	; (801041c <HAL_RCC_ClockConfig+0x1c0>)
 801039c:	681b      	ldr	r3, [r3, #0]
 801039e:	f003 0307 	and.w	r3, r3, #7
 80103a2:	683a      	ldr	r2, [r7, #0]
 80103a4:	429a      	cmp	r2, r3
 80103a6:	d001      	beq.n	80103ac <HAL_RCC_ClockConfig+0x150>
  {
    return HAL_ERROR;
 80103a8:	2301      	movs	r3, #1
 80103aa:	e032      	b.n	8010412 <HAL_RCC_ClockConfig+0x1b6>
  }
}
#endif /* FLASH_ACR_LATENCY */

/*-------------------------- PCLK1 Configuration ---------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80103ac:	687b      	ldr	r3, [r7, #4]
 80103ae:	681b      	ldr	r3, [r3, #0]
 80103b0:	f003 0304 	and.w	r3, r3, #4
 80103b4:	2b00      	cmp	r3, #0
 80103b6:	d008      	beq.n	80103ca <HAL_RCC_ClockConfig+0x16e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 80103b8:	4b19      	ldr	r3, [pc, #100]	; (8010420 <HAL_RCC_ClockConfig+0x1c4>)
 80103ba:	685b      	ldr	r3, [r3, #4]
 80103bc:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 80103c0:	687b      	ldr	r3, [r7, #4]
 80103c2:	68db      	ldr	r3, [r3, #12]
 80103c4:	4916      	ldr	r1, [pc, #88]	; (8010420 <HAL_RCC_ClockConfig+0x1c4>)
 80103c6:	4313      	orrs	r3, r2
 80103c8:	604b      	str	r3, [r1, #4]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80103ca:	687b      	ldr	r3, [r7, #4]
 80103cc:	681b      	ldr	r3, [r3, #0]
 80103ce:	f003 0308 	and.w	r3, r3, #8
 80103d2:	2b00      	cmp	r3, #0
 80103d4:	d009      	beq.n	80103ea <HAL_RCC_ClockConfig+0x18e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 80103d6:	4b12      	ldr	r3, [pc, #72]	; (8010420 <HAL_RCC_ClockConfig+0x1c4>)
 80103d8:	685b      	ldr	r3, [r3, #4]
 80103da:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 80103de:	687b      	ldr	r3, [r7, #4]
 80103e0:	691b      	ldr	r3, [r3, #16]
 80103e2:	00db      	lsls	r3, r3, #3
 80103e4:	490e      	ldr	r1, [pc, #56]	; (8010420 <HAL_RCC_ClockConfig+0x1c4>)
 80103e6:	4313      	orrs	r3, r2
 80103e8:	604b      	str	r3, [r1, #4]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 80103ea:	f000 f821 	bl	8010430 <HAL_RCC_GetSysClockFreq>
 80103ee:	4602      	mov	r2, r0
 80103f0:	4b0b      	ldr	r3, [pc, #44]	; (8010420 <HAL_RCC_ClockConfig+0x1c4>)
 80103f2:	685b      	ldr	r3, [r3, #4]
 80103f4:	091b      	lsrs	r3, r3, #4
 80103f6:	f003 030f 	and.w	r3, r3, #15
 80103fa:	490a      	ldr	r1, [pc, #40]	; (8010424 <HAL_RCC_ClockConfig+0x1c8>)
 80103fc:	5ccb      	ldrb	r3, [r1, r3]
 80103fe:	fa22 f303 	lsr.w	r3, r2, r3
 8010402:	4a09      	ldr	r2, [pc, #36]	; (8010428 <HAL_RCC_ClockConfig+0x1cc>)
 8010404:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 8010406:	4b09      	ldr	r3, [pc, #36]	; (801042c <HAL_RCC_ClockConfig+0x1d0>)
 8010408:	681b      	ldr	r3, [r3, #0]
 801040a:	4618      	mov	r0, r3
 801040c:	f7fe fb88 	bl	800eb20 <HAL_InitTick>

  return HAL_OK;
 8010410:	2300      	movs	r3, #0
}
 8010412:	4618      	mov	r0, r3
 8010414:	3710      	adds	r7, #16
 8010416:	46bd      	mov	sp, r7
 8010418:	bd80      	pop	{r7, pc}
 801041a:	bf00      	nop
 801041c:	40022000 	.word	0x40022000
 8010420:	40021000 	.word	0x40021000
 8010424:	08015064 	.word	0x08015064
 8010428:	20000078 	.word	0x20000078
 801042c:	2000007c 	.word	0x2000007c

08010430 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8010430:	b480      	push	{r7}
 8010432:	b087      	sub	sp, #28
 8010434:	af00      	add	r7, sp, #0
#else
  static const uint8_t aPredivFactorTable[2U] = {1, 2};
#endif /*RCC_CFGR2_PREDIV1*/

#endif
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 8010436:	2300      	movs	r3, #0
 8010438:	60fb      	str	r3, [r7, #12]
 801043a:	2300      	movs	r3, #0
 801043c:	60bb      	str	r3, [r7, #8]
 801043e:	2300      	movs	r3, #0
 8010440:	617b      	str	r3, [r7, #20]
 8010442:	2300      	movs	r3, #0
 8010444:	607b      	str	r3, [r7, #4]
  uint32_t sysclockfreq = 0U;
 8010446:	2300      	movs	r3, #0
 8010448:	613b      	str	r3, [r7, #16]
#if defined(RCC_CFGR2_PREDIV1SRC)
  uint32_t prediv2 = 0U, pll2mul = 0U;
#endif /*RCC_CFGR2_PREDIV1SRC*/

  tmpreg = RCC->CFGR;
 801044a:	4b1e      	ldr	r3, [pc, #120]	; (80104c4 <HAL_RCC_GetSysClockFreq+0x94>)
 801044c:	685b      	ldr	r3, [r3, #4]
 801044e:	60fb      	str	r3, [r7, #12]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 8010450:	68fb      	ldr	r3, [r7, #12]
 8010452:	f003 030c 	and.w	r3, r3, #12
 8010456:	2b04      	cmp	r3, #4
 8010458:	d002      	beq.n	8010460 <HAL_RCC_GetSysClockFreq+0x30>
 801045a:	2b08      	cmp	r3, #8
 801045c:	d003      	beq.n	8010466 <HAL_RCC_GetSysClockFreq+0x36>
 801045e:	e027      	b.n	80104b0 <HAL_RCC_GetSysClockFreq+0x80>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 8010460:	4b19      	ldr	r3, [pc, #100]	; (80104c8 <HAL_RCC_GetSysClockFreq+0x98>)
 8010462:	613b      	str	r3, [r7, #16]
      break;
 8010464:	e027      	b.n	80104b6 <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 8010466:	68fb      	ldr	r3, [r7, #12]
 8010468:	0c9b      	lsrs	r3, r3, #18
 801046a:	f003 030f 	and.w	r3, r3, #15
 801046e:	4a17      	ldr	r2, [pc, #92]	; (80104cc <HAL_RCC_GetSysClockFreq+0x9c>)
 8010470:	5cd3      	ldrb	r3, [r2, r3]
 8010472:	607b      	str	r3, [r7, #4]
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 8010474:	68fb      	ldr	r3, [r7, #12]
 8010476:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 801047a:	2b00      	cmp	r3, #0
 801047c:	d010      	beq.n	80104a0 <HAL_RCC_GetSysClockFreq+0x70>
      {
#if defined(RCC_CFGR2_PREDIV1)
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV1) >> RCC_CFGR2_PREDIV1_Pos];
#else
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 801047e:	4b11      	ldr	r3, [pc, #68]	; (80104c4 <HAL_RCC_GetSysClockFreq+0x94>)
 8010480:	685b      	ldr	r3, [r3, #4]
 8010482:	0c5b      	lsrs	r3, r3, #17
 8010484:	f003 0301 	and.w	r3, r3, #1
 8010488:	4a11      	ldr	r2, [pc, #68]	; (80104d0 <HAL_RCC_GetSysClockFreq+0xa0>)
 801048a:	5cd3      	ldrb	r3, [r2, r3]
 801048c:	60bb      	str	r3, [r7, #8]
        {
          pllclk = pllclk / 2;
        }
#else
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV1 * PLLMUL */
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 801048e:	687b      	ldr	r3, [r7, #4]
 8010490:	4a0d      	ldr	r2, [pc, #52]	; (80104c8 <HAL_RCC_GetSysClockFreq+0x98>)
 8010492:	fb03 f202 	mul.w	r2, r3, r2
 8010496:	68bb      	ldr	r3, [r7, #8]
 8010498:	fbb2 f3f3 	udiv	r3, r2, r3
 801049c:	617b      	str	r3, [r7, #20]
 801049e:	e004      	b.n	80104aa <HAL_RCC_GetSysClockFreq+0x7a>
#endif /*RCC_CFGR2_PREDIV1SRC*/
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 80104a0:	687b      	ldr	r3, [r7, #4]
 80104a2:	4a0c      	ldr	r2, [pc, #48]	; (80104d4 <HAL_RCC_GetSysClockFreq+0xa4>)
 80104a4:	fb02 f303 	mul.w	r3, r2, r3
 80104a8:	617b      	str	r3, [r7, #20]
      }
      sysclockfreq = pllclk;
 80104aa:	697b      	ldr	r3, [r7, #20]
 80104ac:	613b      	str	r3, [r7, #16]
      break;
 80104ae:	e002      	b.n	80104b6 <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 80104b0:	4b05      	ldr	r3, [pc, #20]	; (80104c8 <HAL_RCC_GetSysClockFreq+0x98>)
 80104b2:	613b      	str	r3, [r7, #16]
      break;
 80104b4:	bf00      	nop
    }
  }
  return sysclockfreq;
 80104b6:	693b      	ldr	r3, [r7, #16]
}
 80104b8:	4618      	mov	r0, r3
 80104ba:	371c      	adds	r7, #28
 80104bc:	46bd      	mov	sp, r7
 80104be:	bc80      	pop	{r7}
 80104c0:	4770      	bx	lr
 80104c2:	bf00      	nop
 80104c4:	40021000 	.word	0x40021000
 80104c8:	007a1200 	.word	0x007a1200
 80104cc:	0801507c 	.word	0x0801507c
 80104d0:	0801508c 	.word	0x0801508c
 80104d4:	003d0900 	.word	0x003d0900

080104d8 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 80104d8:	b480      	push	{r7}
 80104da:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 80104dc:	4b02      	ldr	r3, [pc, #8]	; (80104e8 <HAL_RCC_GetHCLKFreq+0x10>)
 80104de:	681b      	ldr	r3, [r3, #0]
}
 80104e0:	4618      	mov	r0, r3
 80104e2:	46bd      	mov	sp, r7
 80104e4:	bc80      	pop	{r7}
 80104e6:	4770      	bx	lr
 80104e8:	20000078 	.word	0x20000078

080104ec <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 80104ec:	b580      	push	{r7, lr}
 80104ee:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 80104f0:	f7ff fff2 	bl	80104d8 <HAL_RCC_GetHCLKFreq>
 80104f4:	4602      	mov	r2, r0
 80104f6:	4b05      	ldr	r3, [pc, #20]	; (801050c <HAL_RCC_GetPCLK1Freq+0x20>)
 80104f8:	685b      	ldr	r3, [r3, #4]
 80104fa:	0a1b      	lsrs	r3, r3, #8
 80104fc:	f003 0307 	and.w	r3, r3, #7
 8010500:	4903      	ldr	r1, [pc, #12]	; (8010510 <HAL_RCC_GetPCLK1Freq+0x24>)
 8010502:	5ccb      	ldrb	r3, [r1, r3]
 8010504:	fa22 f303 	lsr.w	r3, r2, r3
}
 8010508:	4618      	mov	r0, r3
 801050a:	bd80      	pop	{r7, pc}
 801050c:	40021000 	.word	0x40021000
 8010510:	08015074 	.word	0x08015074

08010514 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8010514:	b580      	push	{r7, lr}
 8010516:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 8010518:	f7ff ffde 	bl	80104d8 <HAL_RCC_GetHCLKFreq>
 801051c:	4602      	mov	r2, r0
 801051e:	4b05      	ldr	r3, [pc, #20]	; (8010534 <HAL_RCC_GetPCLK2Freq+0x20>)
 8010520:	685b      	ldr	r3, [r3, #4]
 8010522:	0adb      	lsrs	r3, r3, #11
 8010524:	f003 0307 	and.w	r3, r3, #7
 8010528:	4903      	ldr	r1, [pc, #12]	; (8010538 <HAL_RCC_GetPCLK2Freq+0x24>)
 801052a:	5ccb      	ldrb	r3, [r1, r3]
 801052c:	fa22 f303 	lsr.w	r3, r2, r3
}
 8010530:	4618      	mov	r0, r3
 8010532:	bd80      	pop	{r7, pc}
 8010534:	40021000 	.word	0x40021000
 8010538:	08015074 	.word	0x08015074

0801053c <RCC_Delay>:
  * @brief  This function provides delay (in milliseconds) based on CPU cycles method.
  * @param  mdelay: specifies the delay time length, in milliseconds.
  * @retval None
  */
static void RCC_Delay(uint32_t mdelay)
{
 801053c:	b480      	push	{r7}
 801053e:	b085      	sub	sp, #20
 8010540:	af00      	add	r7, sp, #0
 8010542:	6078      	str	r0, [r7, #4]
  __IO uint32_t Delay = mdelay * (SystemCoreClock / 8U / 1000U);
 8010544:	4b0a      	ldr	r3, [pc, #40]	; (8010570 <RCC_Delay+0x34>)
 8010546:	681b      	ldr	r3, [r3, #0]
 8010548:	4a0a      	ldr	r2, [pc, #40]	; (8010574 <RCC_Delay+0x38>)
 801054a:	fba2 2303 	umull	r2, r3, r2, r3
 801054e:	0a5b      	lsrs	r3, r3, #9
 8010550:	687a      	ldr	r2, [r7, #4]
 8010552:	fb02 f303 	mul.w	r3, r2, r3
 8010556:	60fb      	str	r3, [r7, #12]
  do
  {
    __NOP();
 8010558:	bf00      	nop
  }
  while (Delay --);
 801055a:	68fb      	ldr	r3, [r7, #12]
 801055c:	1e5a      	subs	r2, r3, #1
 801055e:	60fa      	str	r2, [r7, #12]
 8010560:	2b00      	cmp	r3, #0
 8010562:	d1f9      	bne.n	8010558 <RCC_Delay+0x1c>
}
 8010564:	bf00      	nop
 8010566:	bf00      	nop
 8010568:	3714      	adds	r7, #20
 801056a:	46bd      	mov	sp, r7
 801056c:	bc80      	pop	{r7}
 801056e:	4770      	bx	lr
 8010570:	20000078 	.word	0x20000078
 8010574:	10624dd3 	.word	0x10624dd3

08010578 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 8010578:	b580      	push	{r7, lr}
 801057a:	b082      	sub	sp, #8
 801057c:	af00      	add	r7, sp, #0
 801057e:	6078      	str	r0, [r7, #4]
  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8010580:	687b      	ldr	r3, [r7, #4]
 8010582:	2b00      	cmp	r3, #0
 8010584:	d101      	bne.n	801058a <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 8010586:	2301      	movs	r3, #1
 8010588:	e076      	b.n	8010678 <HAL_SPI_Init+0x100>
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  /* TI mode is not supported on this device.
     TIMode parameter is mandatory equal to SPI_TIMODE_DISABLE */
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 801058a:	687b      	ldr	r3, [r7, #4]
 801058c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 801058e:	2b00      	cmp	r3, #0
 8010590:	d108      	bne.n	80105a4 <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 8010592:	687b      	ldr	r3, [r7, #4]
 8010594:	685b      	ldr	r3, [r3, #4]
 8010596:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 801059a:	d009      	beq.n	80105b0 <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 801059c:	687b      	ldr	r3, [r7, #4]
 801059e:	2200      	movs	r2, #0
 80105a0:	61da      	str	r2, [r3, #28]
 80105a2:	e005      	b.n	80105b0 <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 80105a4:	687b      	ldr	r3, [r7, #4]
 80105a6:	2200      	movs	r2, #0
 80105a8:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 80105aa:	687b      	ldr	r3, [r7, #4]
 80105ac:	2200      	movs	r2, #0
 80105ae:	615a      	str	r2, [r3, #20]
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80105b0:	687b      	ldr	r3, [r7, #4]
 80105b2:	2200      	movs	r2, #0
 80105b4:	629a      	str	r2, [r3, #40]	; 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 80105b6:	687b      	ldr	r3, [r7, #4]
 80105b8:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 80105bc:	b2db      	uxtb	r3, r3
 80105be:	2b00      	cmp	r3, #0
 80105c0:	d106      	bne.n	80105d0 <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 80105c2:	687b      	ldr	r3, [r7, #4]
 80105c4:	2200      	movs	r2, #0
 80105c6:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 80105ca:	6878      	ldr	r0, [r7, #4]
 80105cc:	f7fd ffe8 	bl	800e5a0 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 80105d0:	687b      	ldr	r3, [r7, #4]
 80105d2:	2202      	movs	r2, #2
 80105d4:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 80105d8:	687b      	ldr	r3, [r7, #4]
 80105da:	681b      	ldr	r3, [r3, #0]
 80105dc:	681a      	ldr	r2, [r3, #0]
 80105de:	687b      	ldr	r3, [r7, #4]
 80105e0:	681b      	ldr	r3, [r3, #0]
 80105e2:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 80105e6:	601a      	str	r2, [r3, #0]

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Data size, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 80105e8:	687b      	ldr	r3, [r7, #4]
 80105ea:	685b      	ldr	r3, [r3, #4]
 80105ec:	f403 7282 	and.w	r2, r3, #260	; 0x104
 80105f0:	687b      	ldr	r3, [r7, #4]
 80105f2:	689b      	ldr	r3, [r3, #8]
 80105f4:	f403 4304 	and.w	r3, r3, #33792	; 0x8400
 80105f8:	431a      	orrs	r2, r3
 80105fa:	687b      	ldr	r3, [r7, #4]
 80105fc:	68db      	ldr	r3, [r3, #12]
 80105fe:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8010602:	431a      	orrs	r2, r3
 8010604:	687b      	ldr	r3, [r7, #4]
 8010606:	691b      	ldr	r3, [r3, #16]
 8010608:	f003 0302 	and.w	r3, r3, #2
 801060c:	431a      	orrs	r2, r3
 801060e:	687b      	ldr	r3, [r7, #4]
 8010610:	695b      	ldr	r3, [r3, #20]
 8010612:	f003 0301 	and.w	r3, r3, #1
 8010616:	431a      	orrs	r2, r3
 8010618:	687b      	ldr	r3, [r7, #4]
 801061a:	699b      	ldr	r3, [r3, #24]
 801061c:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8010620:	431a      	orrs	r2, r3
 8010622:	687b      	ldr	r3, [r7, #4]
 8010624:	69db      	ldr	r3, [r3, #28]
 8010626:	f003 0338 	and.w	r3, r3, #56	; 0x38
 801062a:	431a      	orrs	r2, r3
 801062c:	687b      	ldr	r3, [r7, #4]
 801062e:	6a1b      	ldr	r3, [r3, #32]
 8010630:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8010634:	ea42 0103 	orr.w	r1, r2, r3
 8010638:	687b      	ldr	r3, [r7, #4]
 801063a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 801063c:	f403 5200 	and.w	r2, r3, #8192	; 0x2000
 8010640:	687b      	ldr	r3, [r7, #4]
 8010642:	681b      	ldr	r3, [r3, #0]
 8010644:	430a      	orrs	r2, r1
 8010646:	601a      	str	r2, [r3, #0]
                                  (hspi->Init.BaudRatePrescaler & SPI_CR1_BR_Msk) |
                                  (hspi->Init.FirstBit  & SPI_CR1_LSBFIRST) |
                                  (hspi->Init.CRCCalculation & SPI_CR1_CRCEN)));

  /* Configure : NSS management */
  WRITE_REG(hspi->Instance->CR2, ((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE));
 8010648:	687b      	ldr	r3, [r7, #4]
 801064a:	699b      	ldr	r3, [r3, #24]
 801064c:	0c1a      	lsrs	r2, r3, #16
 801064e:	687b      	ldr	r3, [r7, #4]
 8010650:	681b      	ldr	r3, [r3, #0]
 8010652:	f002 0204 	and.w	r2, r2, #4
 8010656:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 8010658:	687b      	ldr	r3, [r7, #4]
 801065a:	681b      	ldr	r3, [r3, #0]
 801065c:	69da      	ldr	r2, [r3, #28]
 801065e:	687b      	ldr	r3, [r7, #4]
 8010660:	681b      	ldr	r3, [r3, #0]
 8010662:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8010666:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8010668:	687b      	ldr	r3, [r7, #4]
 801066a:	2200      	movs	r2, #0
 801066c:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->State     = HAL_SPI_STATE_READY;
 801066e:	687b      	ldr	r3, [r7, #4]
 8010670:	2201      	movs	r2, #1
 8010672:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  return HAL_OK;
 8010676:	2300      	movs	r3, #0
}
 8010678:	4618      	mov	r0, r3
 801067a:	3708      	adds	r7, #8
 801067c:	46bd      	mov	sp, r7
 801067e:	bd80      	pop	{r7, pc}

08010680 <HAL_SPI_TransmitReceive>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_TransmitReceive(SPI_HandleTypeDef *hspi, uint8_t *pTxData, uint8_t *pRxData, uint16_t Size,
                                          uint32_t Timeout)
{
 8010680:	b580      	push	{r7, lr}
 8010682:	b08c      	sub	sp, #48	; 0x30
 8010684:	af00      	add	r7, sp, #0
 8010686:	60f8      	str	r0, [r7, #12]
 8010688:	60b9      	str	r1, [r7, #8]
 801068a:	607a      	str	r2, [r7, #4]
 801068c:	807b      	strh	r3, [r7, #2]
#if (USE_SPI_CRC != 0U)
  __IO uint32_t tmpreg = 0U;
#endif /* USE_SPI_CRC */

  /* Variable used to alternate Rx and Tx during transfer */
  uint32_t             txallowed = 1U;
 801068e:	2301      	movs	r3, #1
 8010690:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_StatusTypeDef    errorcode = HAL_OK;
 8010692:	2300      	movs	r3, #0
 8010694:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 8010698:	68fb      	ldr	r3, [r7, #12]
 801069a:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 801069e:	2b01      	cmp	r3, #1
 80106a0:	d101      	bne.n	80106a6 <HAL_SPI_TransmitReceive+0x26>
 80106a2:	2302      	movs	r3, #2
 80106a4:	e198      	b.n	80109d8 <HAL_SPI_TransmitReceive+0x358>
 80106a6:	68fb      	ldr	r3, [r7, #12]
 80106a8:	2201      	movs	r2, #1
 80106aa:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 80106ae:	f7fe fa79 	bl	800eba4 <HAL_GetTick>
 80106b2:	6278      	str	r0, [r7, #36]	; 0x24

  /* Init temporary variables */
  tmp_state           = hspi->State;
 80106b4:	68fb      	ldr	r3, [r7, #12]
 80106b6:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 80106ba:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
  tmp_mode            = hspi->Init.Mode;
 80106be:	68fb      	ldr	r3, [r7, #12]
 80106c0:	685b      	ldr	r3, [r3, #4]
 80106c2:	61fb      	str	r3, [r7, #28]
  initial_TxXferCount = Size;
 80106c4:	887b      	ldrh	r3, [r7, #2]
 80106c6:	837b      	strh	r3, [r7, #26]

  if (!((tmp_state == HAL_SPI_STATE_READY) || \
 80106c8:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 80106cc:	2b01      	cmp	r3, #1
 80106ce:	d00f      	beq.n	80106f0 <HAL_SPI_TransmitReceive+0x70>
 80106d0:	69fb      	ldr	r3, [r7, #28]
 80106d2:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 80106d6:	d107      	bne.n	80106e8 <HAL_SPI_TransmitReceive+0x68>
        ((tmp_mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) && (tmp_state == HAL_SPI_STATE_BUSY_RX))))
 80106d8:	68fb      	ldr	r3, [r7, #12]
 80106da:	689b      	ldr	r3, [r3, #8]
 80106dc:	2b00      	cmp	r3, #0
 80106de:	d103      	bne.n	80106e8 <HAL_SPI_TransmitReceive+0x68>
 80106e0:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 80106e4:	2b04      	cmp	r3, #4
 80106e6:	d003      	beq.n	80106f0 <HAL_SPI_TransmitReceive+0x70>
  {
    errorcode = HAL_BUSY;
 80106e8:	2302      	movs	r3, #2
 80106ea:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
    goto error;
 80106ee:	e16d      	b.n	80109cc <HAL_SPI_TransmitReceive+0x34c>
  }

  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0U))
 80106f0:	68bb      	ldr	r3, [r7, #8]
 80106f2:	2b00      	cmp	r3, #0
 80106f4:	d005      	beq.n	8010702 <HAL_SPI_TransmitReceive+0x82>
 80106f6:	687b      	ldr	r3, [r7, #4]
 80106f8:	2b00      	cmp	r3, #0
 80106fa:	d002      	beq.n	8010702 <HAL_SPI_TransmitReceive+0x82>
 80106fc:	887b      	ldrh	r3, [r7, #2]
 80106fe:	2b00      	cmp	r3, #0
 8010700:	d103      	bne.n	801070a <HAL_SPI_TransmitReceive+0x8a>
  {
    errorcode = HAL_ERROR;
 8010702:	2301      	movs	r3, #1
 8010704:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
    goto error;
 8010708:	e160      	b.n	80109cc <HAL_SPI_TransmitReceive+0x34c>
  }

  /* Don't overwrite in case of HAL_SPI_STATE_BUSY_RX */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 801070a:	68fb      	ldr	r3, [r7, #12]
 801070c:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8010710:	b2db      	uxtb	r3, r3
 8010712:	2b04      	cmp	r3, #4
 8010714:	d003      	beq.n	801071e <HAL_SPI_TransmitReceive+0x9e>
  {
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 8010716:	68fb      	ldr	r3, [r7, #12]
 8010718:	2205      	movs	r2, #5
 801071a:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  }

  /* Set the transaction information */
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 801071e:	68fb      	ldr	r3, [r7, #12]
 8010720:	2200      	movs	r2, #0
 8010722:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 8010724:	68fb      	ldr	r3, [r7, #12]
 8010726:	687a      	ldr	r2, [r7, #4]
 8010728:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->RxXferCount = Size;
 801072a:	68fb      	ldr	r3, [r7, #12]
 801072c:	887a      	ldrh	r2, [r7, #2]
 801072e:	87da      	strh	r2, [r3, #62]	; 0x3e
  hspi->RxXferSize  = Size;
 8010730:	68fb      	ldr	r3, [r7, #12]
 8010732:	887a      	ldrh	r2, [r7, #2]
 8010734:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->pTxBuffPtr  = (uint8_t *)pTxData;
 8010736:	68fb      	ldr	r3, [r7, #12]
 8010738:	68ba      	ldr	r2, [r7, #8]
 801073a:	631a      	str	r2, [r3, #48]	; 0x30
  hspi->TxXferCount = Size;
 801073c:	68fb      	ldr	r3, [r7, #12]
 801073e:	887a      	ldrh	r2, [r7, #2]
 8010740:	86da      	strh	r2, [r3, #54]	; 0x36
  hspi->TxXferSize  = Size;
 8010742:	68fb      	ldr	r3, [r7, #12]
 8010744:	887a      	ldrh	r2, [r7, #2]
 8010746:	869a      	strh	r2, [r3, #52]	; 0x34

  /*Init field not used in handle to zero */
  hspi->RxISR       = NULL;
 8010748:	68fb      	ldr	r3, [r7, #12]
 801074a:	2200      	movs	r2, #0
 801074c:	641a      	str	r2, [r3, #64]	; 0x40
  hspi->TxISR       = NULL;
 801074e:	68fb      	ldr	r3, [r7, #12]
 8010750:	2200      	movs	r2, #0
 8010752:	645a      	str	r2, [r3, #68]	; 0x44
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8010754:	68fb      	ldr	r3, [r7, #12]
 8010756:	681b      	ldr	r3, [r3, #0]
 8010758:	681b      	ldr	r3, [r3, #0]
 801075a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 801075e:	2b40      	cmp	r3, #64	; 0x40
 8010760:	d007      	beq.n	8010772 <HAL_SPI_TransmitReceive+0xf2>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8010762:	68fb      	ldr	r3, [r7, #12]
 8010764:	681b      	ldr	r3, [r3, #0]
 8010766:	681a      	ldr	r2, [r3, #0]
 8010768:	68fb      	ldr	r3, [r7, #12]
 801076a:	681b      	ldr	r3, [r3, #0]
 801076c:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8010770:	601a      	str	r2, [r3, #0]
  }

  /* Transmit and Receive data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 8010772:	68fb      	ldr	r3, [r7, #12]
 8010774:	68db      	ldr	r3, [r3, #12]
 8010776:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 801077a:	d17c      	bne.n	8010876 <HAL_SPI_TransmitReceive+0x1f6>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 801077c:	68fb      	ldr	r3, [r7, #12]
 801077e:	685b      	ldr	r3, [r3, #4]
 8010780:	2b00      	cmp	r3, #0
 8010782:	d002      	beq.n	801078a <HAL_SPI_TransmitReceive+0x10a>
 8010784:	8b7b      	ldrh	r3, [r7, #26]
 8010786:	2b01      	cmp	r3, #1
 8010788:	d16a      	bne.n	8010860 <HAL_SPI_TransmitReceive+0x1e0>
    {
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 801078a:	68fb      	ldr	r3, [r7, #12]
 801078c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 801078e:	881a      	ldrh	r2, [r3, #0]
 8010790:	68fb      	ldr	r3, [r7, #12]
 8010792:	681b      	ldr	r3, [r3, #0]
 8010794:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 8010796:	68fb      	ldr	r3, [r7, #12]
 8010798:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 801079a:	1c9a      	adds	r2, r3, #2
 801079c:	68fb      	ldr	r3, [r7, #12]
 801079e:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 80107a0:	68fb      	ldr	r3, [r7, #12]
 80107a2:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 80107a4:	b29b      	uxth	r3, r3
 80107a6:	3b01      	subs	r3, #1
 80107a8:	b29a      	uxth	r2, r3
 80107aa:	68fb      	ldr	r3, [r7, #12]
 80107ac:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 80107ae:	e057      	b.n	8010860 <HAL_SPI_TransmitReceive+0x1e0>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 80107b0:	68fb      	ldr	r3, [r7, #12]
 80107b2:	681b      	ldr	r3, [r3, #0]
 80107b4:	689b      	ldr	r3, [r3, #8]
 80107b6:	f003 0302 	and.w	r3, r3, #2
 80107ba:	2b02      	cmp	r3, #2
 80107bc:	d11b      	bne.n	80107f6 <HAL_SPI_TransmitReceive+0x176>
 80107be:	68fb      	ldr	r3, [r7, #12]
 80107c0:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 80107c2:	b29b      	uxth	r3, r3
 80107c4:	2b00      	cmp	r3, #0
 80107c6:	d016      	beq.n	80107f6 <HAL_SPI_TransmitReceive+0x176>
 80107c8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80107ca:	2b01      	cmp	r3, #1
 80107cc:	d113      	bne.n	80107f6 <HAL_SPI_TransmitReceive+0x176>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 80107ce:	68fb      	ldr	r3, [r7, #12]
 80107d0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80107d2:	881a      	ldrh	r2, [r3, #0]
 80107d4:	68fb      	ldr	r3, [r7, #12]
 80107d6:	681b      	ldr	r3, [r3, #0]
 80107d8:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 80107da:	68fb      	ldr	r3, [r7, #12]
 80107dc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80107de:	1c9a      	adds	r2, r3, #2
 80107e0:	68fb      	ldr	r3, [r7, #12]
 80107e2:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 80107e4:	68fb      	ldr	r3, [r7, #12]
 80107e6:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 80107e8:	b29b      	uxth	r3, r3
 80107ea:	3b01      	subs	r3, #1
 80107ec:	b29a      	uxth	r2, r3
 80107ee:	68fb      	ldr	r3, [r7, #12]
 80107f0:	86da      	strh	r2, [r3, #54]	; 0x36
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 80107f2:	2300      	movs	r3, #0
 80107f4:	62fb      	str	r3, [r7, #44]	; 0x2c
        }
#endif /* USE_SPI_CRC */
      }

      /* Check RXNE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 80107f6:	68fb      	ldr	r3, [r7, #12]
 80107f8:	681b      	ldr	r3, [r3, #0]
 80107fa:	689b      	ldr	r3, [r3, #8]
 80107fc:	f003 0301 	and.w	r3, r3, #1
 8010800:	2b01      	cmp	r3, #1
 8010802:	d119      	bne.n	8010838 <HAL_SPI_TransmitReceive+0x1b8>
 8010804:	68fb      	ldr	r3, [r7, #12]
 8010806:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8010808:	b29b      	uxth	r3, r3
 801080a:	2b00      	cmp	r3, #0
 801080c:	d014      	beq.n	8010838 <HAL_SPI_TransmitReceive+0x1b8>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 801080e:	68fb      	ldr	r3, [r7, #12]
 8010810:	681b      	ldr	r3, [r3, #0]
 8010812:	68da      	ldr	r2, [r3, #12]
 8010814:	68fb      	ldr	r3, [r7, #12]
 8010816:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8010818:	b292      	uxth	r2, r2
 801081a:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 801081c:	68fb      	ldr	r3, [r7, #12]
 801081e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8010820:	1c9a      	adds	r2, r3, #2
 8010822:	68fb      	ldr	r3, [r7, #12]
 8010824:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->RxXferCount--;
 8010826:	68fb      	ldr	r3, [r7, #12]
 8010828:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 801082a:	b29b      	uxth	r3, r3
 801082c:	3b01      	subs	r3, #1
 801082e:	b29a      	uxth	r2, r3
 8010830:	68fb      	ldr	r3, [r7, #12]
 8010832:	87da      	strh	r2, [r3, #62]	; 0x3e
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 8010834:	2301      	movs	r3, #1
 8010836:	62fb      	str	r3, [r7, #44]	; 0x2c
      }
      if (((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY))
 8010838:	f7fe f9b4 	bl	800eba4 <HAL_GetTick>
 801083c:	4602      	mov	r2, r0
 801083e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8010840:	1ad3      	subs	r3, r2, r3
 8010842:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8010844:	429a      	cmp	r2, r3
 8010846:	d80b      	bhi.n	8010860 <HAL_SPI_TransmitReceive+0x1e0>
 8010848:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 801084a:	f1b3 3fff 	cmp.w	r3, #4294967295
 801084e:	d007      	beq.n	8010860 <HAL_SPI_TransmitReceive+0x1e0>
      {
        errorcode = HAL_TIMEOUT;
 8010850:	2303      	movs	r3, #3
 8010852:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
        hspi->State = HAL_SPI_STATE_READY;
 8010856:	68fb      	ldr	r3, [r7, #12]
 8010858:	2201      	movs	r2, #1
 801085a:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
        goto error;
 801085e:	e0b5      	b.n	80109cc <HAL_SPI_TransmitReceive+0x34c>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8010860:	68fb      	ldr	r3, [r7, #12]
 8010862:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8010864:	b29b      	uxth	r3, r3
 8010866:	2b00      	cmp	r3, #0
 8010868:	d1a2      	bne.n	80107b0 <HAL_SPI_TransmitReceive+0x130>
 801086a:	68fb      	ldr	r3, [r7, #12]
 801086c:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 801086e:	b29b      	uxth	r3, r3
 8010870:	2b00      	cmp	r3, #0
 8010872:	d19d      	bne.n	80107b0 <HAL_SPI_TransmitReceive+0x130>
 8010874:	e080      	b.n	8010978 <HAL_SPI_TransmitReceive+0x2f8>
    }
  }
  /* Transmit and Receive data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8010876:	68fb      	ldr	r3, [r7, #12]
 8010878:	685b      	ldr	r3, [r3, #4]
 801087a:	2b00      	cmp	r3, #0
 801087c:	d002      	beq.n	8010884 <HAL_SPI_TransmitReceive+0x204>
 801087e:	8b7b      	ldrh	r3, [r7, #26]
 8010880:	2b01      	cmp	r3, #1
 8010882:	d16f      	bne.n	8010964 <HAL_SPI_TransmitReceive+0x2e4>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 8010884:	68fb      	ldr	r3, [r7, #12]
 8010886:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8010888:	68fb      	ldr	r3, [r7, #12]
 801088a:	681b      	ldr	r3, [r3, #0]
 801088c:	330c      	adds	r3, #12
 801088e:	7812      	ldrb	r2, [r2, #0]
 8010890:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 8010892:	68fb      	ldr	r3, [r7, #12]
 8010894:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8010896:	1c5a      	adds	r2, r3, #1
 8010898:	68fb      	ldr	r3, [r7, #12]
 801089a:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 801089c:	68fb      	ldr	r3, [r7, #12]
 801089e:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 80108a0:	b29b      	uxth	r3, r3
 80108a2:	3b01      	subs	r3, #1
 80108a4:	b29a      	uxth	r2, r3
 80108a6:	68fb      	ldr	r3, [r7, #12]
 80108a8:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 80108aa:	e05b      	b.n	8010964 <HAL_SPI_TransmitReceive+0x2e4>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 80108ac:	68fb      	ldr	r3, [r7, #12]
 80108ae:	681b      	ldr	r3, [r3, #0]
 80108b0:	689b      	ldr	r3, [r3, #8]
 80108b2:	f003 0302 	and.w	r3, r3, #2
 80108b6:	2b02      	cmp	r3, #2
 80108b8:	d11c      	bne.n	80108f4 <HAL_SPI_TransmitReceive+0x274>
 80108ba:	68fb      	ldr	r3, [r7, #12]
 80108bc:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 80108be:	b29b      	uxth	r3, r3
 80108c0:	2b00      	cmp	r3, #0
 80108c2:	d017      	beq.n	80108f4 <HAL_SPI_TransmitReceive+0x274>
 80108c4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80108c6:	2b01      	cmp	r3, #1
 80108c8:	d114      	bne.n	80108f4 <HAL_SPI_TransmitReceive+0x274>
      {
        *(__IO uint8_t *)&hspi->Instance->DR = (*hspi->pTxBuffPtr);
 80108ca:	68fb      	ldr	r3, [r7, #12]
 80108cc:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80108ce:	68fb      	ldr	r3, [r7, #12]
 80108d0:	681b      	ldr	r3, [r3, #0]
 80108d2:	330c      	adds	r3, #12
 80108d4:	7812      	ldrb	r2, [r2, #0]
 80108d6:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr++;
 80108d8:	68fb      	ldr	r3, [r7, #12]
 80108da:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80108dc:	1c5a      	adds	r2, r3, #1
 80108de:	68fb      	ldr	r3, [r7, #12]
 80108e0:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 80108e2:	68fb      	ldr	r3, [r7, #12]
 80108e4:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 80108e6:	b29b      	uxth	r3, r3
 80108e8:	3b01      	subs	r3, #1
 80108ea:	b29a      	uxth	r2, r3
 80108ec:	68fb      	ldr	r3, [r7, #12]
 80108ee:	86da      	strh	r2, [r3, #54]	; 0x36
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 80108f0:	2300      	movs	r3, #0
 80108f2:	62fb      	str	r3, [r7, #44]	; 0x2c
        }
#endif /* USE_SPI_CRC */
      }

      /* Wait until RXNE flag is reset */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 80108f4:	68fb      	ldr	r3, [r7, #12]
 80108f6:	681b      	ldr	r3, [r3, #0]
 80108f8:	689b      	ldr	r3, [r3, #8]
 80108fa:	f003 0301 	and.w	r3, r3, #1
 80108fe:	2b01      	cmp	r3, #1
 8010900:	d119      	bne.n	8010936 <HAL_SPI_TransmitReceive+0x2b6>
 8010902:	68fb      	ldr	r3, [r7, #12]
 8010904:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8010906:	b29b      	uxth	r3, r3
 8010908:	2b00      	cmp	r3, #0
 801090a:	d014      	beq.n	8010936 <HAL_SPI_TransmitReceive+0x2b6>
      {
        (*(uint8_t *)hspi->pRxBuffPtr) = hspi->Instance->DR;
 801090c:	68fb      	ldr	r3, [r7, #12]
 801090e:	681b      	ldr	r3, [r3, #0]
 8010910:	68da      	ldr	r2, [r3, #12]
 8010912:	68fb      	ldr	r3, [r7, #12]
 8010914:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8010916:	b2d2      	uxtb	r2, r2
 8010918:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr++;
 801091a:	68fb      	ldr	r3, [r7, #12]
 801091c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 801091e:	1c5a      	adds	r2, r3, #1
 8010920:	68fb      	ldr	r3, [r7, #12]
 8010922:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->RxXferCount--;
 8010924:	68fb      	ldr	r3, [r7, #12]
 8010926:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8010928:	b29b      	uxth	r3, r3
 801092a:	3b01      	subs	r3, #1
 801092c:	b29a      	uxth	r2, r3
 801092e:	68fb      	ldr	r3, [r7, #12]
 8010930:	87da      	strh	r2, [r3, #62]	; 0x3e
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 8010932:	2301      	movs	r3, #1
 8010934:	62fb      	str	r3, [r7, #44]	; 0x2c
      }
      if ((((HAL_GetTick() - tickstart) >=  Timeout) && ((Timeout != HAL_MAX_DELAY))) || (Timeout == 0U))
 8010936:	f7fe f935 	bl	800eba4 <HAL_GetTick>
 801093a:	4602      	mov	r2, r0
 801093c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 801093e:	1ad3      	subs	r3, r2, r3
 8010940:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8010942:	429a      	cmp	r2, r3
 8010944:	d803      	bhi.n	801094e <HAL_SPI_TransmitReceive+0x2ce>
 8010946:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8010948:	f1b3 3fff 	cmp.w	r3, #4294967295
 801094c:	d102      	bne.n	8010954 <HAL_SPI_TransmitReceive+0x2d4>
 801094e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8010950:	2b00      	cmp	r3, #0
 8010952:	d107      	bne.n	8010964 <HAL_SPI_TransmitReceive+0x2e4>
      {
        errorcode = HAL_TIMEOUT;
 8010954:	2303      	movs	r3, #3
 8010956:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
        hspi->State = HAL_SPI_STATE_READY;
 801095a:	68fb      	ldr	r3, [r7, #12]
 801095c:	2201      	movs	r2, #1
 801095e:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
        goto error;
 8010962:	e033      	b.n	80109cc <HAL_SPI_TransmitReceive+0x34c>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8010964:	68fb      	ldr	r3, [r7, #12]
 8010966:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8010968:	b29b      	uxth	r3, r3
 801096a:	2b00      	cmp	r3, #0
 801096c:	d19e      	bne.n	80108ac <HAL_SPI_TransmitReceive+0x22c>
 801096e:	68fb      	ldr	r3, [r7, #12]
 8010970:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8010972:	b29b      	uxth	r3, r3
 8010974:	2b00      	cmp	r3, #0
 8010976:	d199      	bne.n	80108ac <HAL_SPI_TransmitReceive+0x22c>
    }
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8010978:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 801097a:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 801097c:	68f8      	ldr	r0, [r7, #12]
 801097e:	f000 f8b7 	bl	8010af0 <SPI_EndRxTxTransaction>
 8010982:	4603      	mov	r3, r0
 8010984:	2b00      	cmp	r3, #0
 8010986:	d006      	beq.n	8010996 <HAL_SPI_TransmitReceive+0x316>
  {
    errorcode = HAL_ERROR;
 8010988:	2301      	movs	r3, #1
 801098a:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 801098e:	68fb      	ldr	r3, [r7, #12]
 8010990:	2220      	movs	r2, #32
 8010992:	655a      	str	r2, [r3, #84]	; 0x54
    goto error;
 8010994:	e01a      	b.n	80109cc <HAL_SPI_TransmitReceive+0x34c>
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 8010996:	68fb      	ldr	r3, [r7, #12]
 8010998:	689b      	ldr	r3, [r3, #8]
 801099a:	2b00      	cmp	r3, #0
 801099c:	d10a      	bne.n	80109b4 <HAL_SPI_TransmitReceive+0x334>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 801099e:	2300      	movs	r3, #0
 80109a0:	617b      	str	r3, [r7, #20]
 80109a2:	68fb      	ldr	r3, [r7, #12]
 80109a4:	681b      	ldr	r3, [r3, #0]
 80109a6:	68db      	ldr	r3, [r3, #12]
 80109a8:	617b      	str	r3, [r7, #20]
 80109aa:	68fb      	ldr	r3, [r7, #12]
 80109ac:	681b      	ldr	r3, [r3, #0]
 80109ae:	689b      	ldr	r3, [r3, #8]
 80109b0:	617b      	str	r3, [r7, #20]
 80109b2:	697b      	ldr	r3, [r7, #20]
  }

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 80109b4:	68fb      	ldr	r3, [r7, #12]
 80109b6:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80109b8:	2b00      	cmp	r3, #0
 80109ba:	d003      	beq.n	80109c4 <HAL_SPI_TransmitReceive+0x344>
  {
    errorcode = HAL_ERROR;
 80109bc:	2301      	movs	r3, #1
 80109be:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 80109c2:	e003      	b.n	80109cc <HAL_SPI_TransmitReceive+0x34c>
  }
  else
  {
    hspi->State = HAL_SPI_STATE_READY;
 80109c4:	68fb      	ldr	r3, [r7, #12]
 80109c6:	2201      	movs	r2, #1
 80109c8:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  }
  
error :
  __HAL_UNLOCK(hspi);
 80109cc:	68fb      	ldr	r3, [r7, #12]
 80109ce:	2200      	movs	r2, #0
 80109d0:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  return errorcode;
 80109d4:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
}
 80109d8:	4618      	mov	r0, r3
 80109da:	3730      	adds	r7, #48	; 0x30
 80109dc:	46bd      	mov	sp, r7
 80109de:	bd80      	pop	{r7, pc}

080109e0 <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 80109e0:	b580      	push	{r7, lr}
 80109e2:	b088      	sub	sp, #32
 80109e4:	af00      	add	r7, sp, #0
 80109e6:	60f8      	str	r0, [r7, #12]
 80109e8:	60b9      	str	r1, [r7, #8]
 80109ea:	603b      	str	r3, [r7, #0]
 80109ec:	4613      	mov	r3, r2
 80109ee:	71fb      	strb	r3, [r7, #7]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 80109f0:	f7fe f8d8 	bl	800eba4 <HAL_GetTick>
 80109f4:	4602      	mov	r2, r0
 80109f6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80109f8:	1a9b      	subs	r3, r3, r2
 80109fa:	683a      	ldr	r2, [r7, #0]
 80109fc:	4413      	add	r3, r2
 80109fe:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 8010a00:	f7fe f8d0 	bl	800eba4 <HAL_GetTick>
 8010a04:	61b8      	str	r0, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 8010a06:	4b39      	ldr	r3, [pc, #228]	; (8010aec <SPI_WaitFlagStateUntilTimeout+0x10c>)
 8010a08:	681b      	ldr	r3, [r3, #0]
 8010a0a:	015b      	lsls	r3, r3, #5
 8010a0c:	0d1b      	lsrs	r3, r3, #20
 8010a0e:	69fa      	ldr	r2, [r7, #28]
 8010a10:	fb02 f303 	mul.w	r3, r2, r3
 8010a14:	617b      	str	r3, [r7, #20]

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8010a16:	e054      	b.n	8010ac2 <SPI_WaitFlagStateUntilTimeout+0xe2>
  {
    if (Timeout != HAL_MAX_DELAY)
 8010a18:	683b      	ldr	r3, [r7, #0]
 8010a1a:	f1b3 3fff 	cmp.w	r3, #4294967295
 8010a1e:	d050      	beq.n	8010ac2 <SPI_WaitFlagStateUntilTimeout+0xe2>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 8010a20:	f7fe f8c0 	bl	800eba4 <HAL_GetTick>
 8010a24:	4602      	mov	r2, r0
 8010a26:	69bb      	ldr	r3, [r7, #24]
 8010a28:	1ad3      	subs	r3, r2, r3
 8010a2a:	69fa      	ldr	r2, [r7, #28]
 8010a2c:	429a      	cmp	r2, r3
 8010a2e:	d902      	bls.n	8010a36 <SPI_WaitFlagStateUntilTimeout+0x56>
 8010a30:	69fb      	ldr	r3, [r7, #28]
 8010a32:	2b00      	cmp	r3, #0
 8010a34:	d13d      	bne.n	8010ab2 <SPI_WaitFlagStateUntilTimeout+0xd2>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 8010a36:	68fb      	ldr	r3, [r7, #12]
 8010a38:	681b      	ldr	r3, [r3, #0]
 8010a3a:	685a      	ldr	r2, [r3, #4]
 8010a3c:	68fb      	ldr	r3, [r7, #12]
 8010a3e:	681b      	ldr	r3, [r3, #0]
 8010a40:	f022 02e0 	bic.w	r2, r2, #224	; 0xe0
 8010a44:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8010a46:	68fb      	ldr	r3, [r7, #12]
 8010a48:	685b      	ldr	r3, [r3, #4]
 8010a4a:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8010a4e:	d111      	bne.n	8010a74 <SPI_WaitFlagStateUntilTimeout+0x94>
 8010a50:	68fb      	ldr	r3, [r7, #12]
 8010a52:	689b      	ldr	r3, [r3, #8]
 8010a54:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8010a58:	d004      	beq.n	8010a64 <SPI_WaitFlagStateUntilTimeout+0x84>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8010a5a:	68fb      	ldr	r3, [r7, #12]
 8010a5c:	689b      	ldr	r3, [r3, #8]
 8010a5e:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8010a62:	d107      	bne.n	8010a74 <SPI_WaitFlagStateUntilTimeout+0x94>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 8010a64:	68fb      	ldr	r3, [r7, #12]
 8010a66:	681b      	ldr	r3, [r3, #0]
 8010a68:	681a      	ldr	r2, [r3, #0]
 8010a6a:	68fb      	ldr	r3, [r7, #12]
 8010a6c:	681b      	ldr	r3, [r3, #0]
 8010a6e:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8010a72:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8010a74:	68fb      	ldr	r3, [r7, #12]
 8010a76:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8010a78:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8010a7c:	d10f      	bne.n	8010a9e <SPI_WaitFlagStateUntilTimeout+0xbe>
        {
          SPI_RESET_CRC(hspi);
 8010a7e:	68fb      	ldr	r3, [r7, #12]
 8010a80:	681b      	ldr	r3, [r3, #0]
 8010a82:	681a      	ldr	r2, [r3, #0]
 8010a84:	68fb      	ldr	r3, [r7, #12]
 8010a86:	681b      	ldr	r3, [r3, #0]
 8010a88:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8010a8c:	601a      	str	r2, [r3, #0]
 8010a8e:	68fb      	ldr	r3, [r7, #12]
 8010a90:	681b      	ldr	r3, [r3, #0]
 8010a92:	681a      	ldr	r2, [r3, #0]
 8010a94:	68fb      	ldr	r3, [r7, #12]
 8010a96:	681b      	ldr	r3, [r3, #0]
 8010a98:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8010a9c:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 8010a9e:	68fb      	ldr	r3, [r7, #12]
 8010aa0:	2201      	movs	r2, #1
 8010aa2:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 8010aa6:	68fb      	ldr	r3, [r7, #12]
 8010aa8:	2200      	movs	r2, #0
 8010aaa:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

        return HAL_TIMEOUT;
 8010aae:	2303      	movs	r3, #3
 8010ab0:	e017      	b.n	8010ae2 <SPI_WaitFlagStateUntilTimeout+0x102>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 8010ab2:	697b      	ldr	r3, [r7, #20]
 8010ab4:	2b00      	cmp	r3, #0
 8010ab6:	d101      	bne.n	8010abc <SPI_WaitFlagStateUntilTimeout+0xdc>
      {
        tmp_timeout = 0U;
 8010ab8:	2300      	movs	r3, #0
 8010aba:	61fb      	str	r3, [r7, #28]
      }
      count--;
 8010abc:	697b      	ldr	r3, [r7, #20]
 8010abe:	3b01      	subs	r3, #1
 8010ac0:	617b      	str	r3, [r7, #20]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8010ac2:	68fb      	ldr	r3, [r7, #12]
 8010ac4:	681b      	ldr	r3, [r3, #0]
 8010ac6:	689a      	ldr	r2, [r3, #8]
 8010ac8:	68bb      	ldr	r3, [r7, #8]
 8010aca:	4013      	ands	r3, r2
 8010acc:	68ba      	ldr	r2, [r7, #8]
 8010ace:	429a      	cmp	r2, r3
 8010ad0:	bf0c      	ite	eq
 8010ad2:	2301      	moveq	r3, #1
 8010ad4:	2300      	movne	r3, #0
 8010ad6:	b2db      	uxtb	r3, r3
 8010ad8:	461a      	mov	r2, r3
 8010ada:	79fb      	ldrb	r3, [r7, #7]
 8010adc:	429a      	cmp	r2, r3
 8010ade:	d19b      	bne.n	8010a18 <SPI_WaitFlagStateUntilTimeout+0x38>
    }
  }

  return HAL_OK;
 8010ae0:	2300      	movs	r3, #0
}
 8010ae2:	4618      	mov	r0, r3
 8010ae4:	3720      	adds	r7, #32
 8010ae6:	46bd      	mov	sp, r7
 8010ae8:	bd80      	pop	{r7, pc}
 8010aea:	bf00      	nop
 8010aec:	20000078 	.word	0x20000078

08010af0 <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 8010af0:	b580      	push	{r7, lr}
 8010af2:	b086      	sub	sp, #24
 8010af4:	af02      	add	r7, sp, #8
 8010af6:	60f8      	str	r0, [r7, #12]
 8010af8:	60b9      	str	r1, [r7, #8]
 8010afa:	607a      	str	r2, [r7, #4]
  /* Control the BSY flag */
  if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 8010afc:	687b      	ldr	r3, [r7, #4]
 8010afe:	9300      	str	r3, [sp, #0]
 8010b00:	68bb      	ldr	r3, [r7, #8]
 8010b02:	2200      	movs	r2, #0
 8010b04:	2180      	movs	r1, #128	; 0x80
 8010b06:	68f8      	ldr	r0, [r7, #12]
 8010b08:	f7ff ff6a 	bl	80109e0 <SPI_WaitFlagStateUntilTimeout>
 8010b0c:	4603      	mov	r3, r0
 8010b0e:	2b00      	cmp	r3, #0
 8010b10:	d007      	beq.n	8010b22 <SPI_EndRxTxTransaction+0x32>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8010b12:	68fb      	ldr	r3, [r7, #12]
 8010b14:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8010b16:	f043 0220 	orr.w	r2, r3, #32
 8010b1a:	68fb      	ldr	r3, [r7, #12]
 8010b1c:	655a      	str	r2, [r3, #84]	; 0x54
    return HAL_TIMEOUT;
 8010b1e:	2303      	movs	r3, #3
 8010b20:	e000      	b.n	8010b24 <SPI_EndRxTxTransaction+0x34>
  }
  return HAL_OK;
 8010b22:	2300      	movs	r3, #0
}
 8010b24:	4618      	mov	r0, r3
 8010b26:	3710      	adds	r7, #16
 8010b28:	46bd      	mov	sp, r7
 8010b2a:	bd80      	pop	{r7, pc}

08010b2c <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8010b2c:	b580      	push	{r7, lr}
 8010b2e:	b082      	sub	sp, #8
 8010b30:	af00      	add	r7, sp, #0
 8010b32:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8010b34:	687b      	ldr	r3, [r7, #4]
 8010b36:	2b00      	cmp	r3, #0
 8010b38:	d101      	bne.n	8010b3e <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8010b3a:	2301      	movs	r3, #1
 8010b3c:	e042      	b.n	8010bc4 <HAL_UART_Init+0x98>
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
#if defined(USART_CR1_OVER8)
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));
#endif /* USART_CR1_OVER8 */

  if (huart->gState == HAL_UART_STATE_RESET)
 8010b3e:	687b      	ldr	r3, [r7, #4]
 8010b40:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8010b44:	b2db      	uxtb	r3, r3
 8010b46:	2b00      	cmp	r3, #0
 8010b48:	d106      	bne.n	8010b58 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8010b4a:	687b      	ldr	r3, [r7, #4]
 8010b4c:	2200      	movs	r2, #0
 8010b4e:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8010b52:	6878      	ldr	r0, [r7, #4]
 8010b54:	f7fd fd6e 	bl	800e634 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8010b58:	687b      	ldr	r3, [r7, #4]
 8010b5a:	2224      	movs	r2, #36	; 0x24
 8010b5c:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8010b60:	687b      	ldr	r3, [r7, #4]
 8010b62:	681b      	ldr	r3, [r3, #0]
 8010b64:	68da      	ldr	r2, [r3, #12]
 8010b66:	687b      	ldr	r3, [r7, #4]
 8010b68:	681b      	ldr	r3, [r3, #0]
 8010b6a:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8010b6e:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8010b70:	6878      	ldr	r0, [r7, #4]
 8010b72:	f000 fdc5 	bl	8011700 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8010b76:	687b      	ldr	r3, [r7, #4]
 8010b78:	681b      	ldr	r3, [r3, #0]
 8010b7a:	691a      	ldr	r2, [r3, #16]
 8010b7c:	687b      	ldr	r3, [r7, #4]
 8010b7e:	681b      	ldr	r3, [r3, #0]
 8010b80:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8010b84:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8010b86:	687b      	ldr	r3, [r7, #4]
 8010b88:	681b      	ldr	r3, [r3, #0]
 8010b8a:	695a      	ldr	r2, [r3, #20]
 8010b8c:	687b      	ldr	r3, [r7, #4]
 8010b8e:	681b      	ldr	r3, [r3, #0]
 8010b90:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8010b94:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 8010b96:	687b      	ldr	r3, [r7, #4]
 8010b98:	681b      	ldr	r3, [r3, #0]
 8010b9a:	68da      	ldr	r2, [r3, #12]
 8010b9c:	687b      	ldr	r3, [r7, #4]
 8010b9e:	681b      	ldr	r3, [r3, #0]
 8010ba0:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8010ba4:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8010ba6:	687b      	ldr	r3, [r7, #4]
 8010ba8:	2200      	movs	r2, #0
 8010baa:	645a      	str	r2, [r3, #68]	; 0x44
  huart->gState = HAL_UART_STATE_READY;
 8010bac:	687b      	ldr	r3, [r7, #4]
 8010bae:	2220      	movs	r2, #32
 8010bb0:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  huart->RxState = HAL_UART_STATE_READY;
 8010bb4:	687b      	ldr	r3, [r7, #4]
 8010bb6:	2220      	movs	r2, #32
 8010bb8:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8010bbc:	687b      	ldr	r3, [r7, #4]
 8010bbe:	2200      	movs	r2, #0
 8010bc0:	635a      	str	r2, [r3, #52]	; 0x34

  return HAL_OK;
 8010bc2:	2300      	movs	r3, #0
}
 8010bc4:	4618      	mov	r0, r3
 8010bc6:	3708      	adds	r7, #8
 8010bc8:	46bd      	mov	sp, r7
 8010bca:	bd80      	pop	{r7, pc}

08010bcc <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8010bcc:	b580      	push	{r7, lr}
 8010bce:	b08a      	sub	sp, #40	; 0x28
 8010bd0:	af02      	add	r7, sp, #8
 8010bd2:	60f8      	str	r0, [r7, #12]
 8010bd4:	60b9      	str	r1, [r7, #8]
 8010bd6:	603b      	str	r3, [r7, #0]
 8010bd8:	4613      	mov	r3, r2
 8010bda:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 8010bdc:	2300      	movs	r3, #0
 8010bde:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8010be0:	68fb      	ldr	r3, [r7, #12]
 8010be2:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8010be6:	b2db      	uxtb	r3, r3
 8010be8:	2b20      	cmp	r3, #32
 8010bea:	d16d      	bne.n	8010cc8 <HAL_UART_Transmit+0xfc>
  {
    if ((pData == NULL) || (Size == 0U))
 8010bec:	68bb      	ldr	r3, [r7, #8]
 8010bee:	2b00      	cmp	r3, #0
 8010bf0:	d002      	beq.n	8010bf8 <HAL_UART_Transmit+0x2c>
 8010bf2:	88fb      	ldrh	r3, [r7, #6]
 8010bf4:	2b00      	cmp	r3, #0
 8010bf6:	d101      	bne.n	8010bfc <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 8010bf8:	2301      	movs	r3, #1
 8010bfa:	e066      	b.n	8010cca <HAL_UART_Transmit+0xfe>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8010bfc:	68fb      	ldr	r3, [r7, #12]
 8010bfe:	2200      	movs	r2, #0
 8010c00:	645a      	str	r2, [r3, #68]	; 0x44
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8010c02:	68fb      	ldr	r3, [r7, #12]
 8010c04:	2221      	movs	r2, #33	; 0x21
 8010c06:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8010c0a:	f7fd ffcb 	bl	800eba4 <HAL_GetTick>
 8010c0e:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 8010c10:	68fb      	ldr	r3, [r7, #12]
 8010c12:	88fa      	ldrh	r2, [r7, #6]
 8010c14:	849a      	strh	r2, [r3, #36]	; 0x24
    huart->TxXferCount = Size;
 8010c16:	68fb      	ldr	r3, [r7, #12]
 8010c18:	88fa      	ldrh	r2, [r7, #6]
 8010c1a:	84da      	strh	r2, [r3, #38]	; 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8010c1c:	68fb      	ldr	r3, [r7, #12]
 8010c1e:	689b      	ldr	r3, [r3, #8]
 8010c20:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8010c24:	d108      	bne.n	8010c38 <HAL_UART_Transmit+0x6c>
 8010c26:	68fb      	ldr	r3, [r7, #12]
 8010c28:	691b      	ldr	r3, [r3, #16]
 8010c2a:	2b00      	cmp	r3, #0
 8010c2c:	d104      	bne.n	8010c38 <HAL_UART_Transmit+0x6c>
    {
      pdata8bits  = NULL;
 8010c2e:	2300      	movs	r3, #0
 8010c30:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 8010c32:	68bb      	ldr	r3, [r7, #8]
 8010c34:	61bb      	str	r3, [r7, #24]
 8010c36:	e003      	b.n	8010c40 <HAL_UART_Transmit+0x74>
    }
    else
    {
      pdata8bits  = pData;
 8010c38:	68bb      	ldr	r3, [r7, #8]
 8010c3a:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8010c3c:	2300      	movs	r3, #0
 8010c3e:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 8010c40:	e02a      	b.n	8010c98 <HAL_UART_Transmit+0xcc>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8010c42:	683b      	ldr	r3, [r7, #0]
 8010c44:	9300      	str	r3, [sp, #0]
 8010c46:	697b      	ldr	r3, [r7, #20]
 8010c48:	2200      	movs	r2, #0
 8010c4a:	2180      	movs	r1, #128	; 0x80
 8010c4c:	68f8      	ldr	r0, [r7, #12]
 8010c4e:	f000 fb14 	bl	801127a <UART_WaitOnFlagUntilTimeout>
 8010c52:	4603      	mov	r3, r0
 8010c54:	2b00      	cmp	r3, #0
 8010c56:	d001      	beq.n	8010c5c <HAL_UART_Transmit+0x90>
      {
        return HAL_TIMEOUT;
 8010c58:	2303      	movs	r3, #3
 8010c5a:	e036      	b.n	8010cca <HAL_UART_Transmit+0xfe>
      }
      if (pdata8bits == NULL)
 8010c5c:	69fb      	ldr	r3, [r7, #28]
 8010c5e:	2b00      	cmp	r3, #0
 8010c60:	d10b      	bne.n	8010c7a <HAL_UART_Transmit+0xae>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 8010c62:	69bb      	ldr	r3, [r7, #24]
 8010c64:	881b      	ldrh	r3, [r3, #0]
 8010c66:	461a      	mov	r2, r3
 8010c68:	68fb      	ldr	r3, [r7, #12]
 8010c6a:	681b      	ldr	r3, [r3, #0]
 8010c6c:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8010c70:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 8010c72:	69bb      	ldr	r3, [r7, #24]
 8010c74:	3302      	adds	r3, #2
 8010c76:	61bb      	str	r3, [r7, #24]
 8010c78:	e007      	b.n	8010c8a <HAL_UART_Transmit+0xbe>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 8010c7a:	69fb      	ldr	r3, [r7, #28]
 8010c7c:	781a      	ldrb	r2, [r3, #0]
 8010c7e:	68fb      	ldr	r3, [r7, #12]
 8010c80:	681b      	ldr	r3, [r3, #0]
 8010c82:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 8010c84:	69fb      	ldr	r3, [r7, #28]
 8010c86:	3301      	adds	r3, #1
 8010c88:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8010c8a:	68fb      	ldr	r3, [r7, #12]
 8010c8c:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8010c8e:	b29b      	uxth	r3, r3
 8010c90:	3b01      	subs	r3, #1
 8010c92:	b29a      	uxth	r2, r3
 8010c94:	68fb      	ldr	r3, [r7, #12]
 8010c96:	84da      	strh	r2, [r3, #38]	; 0x26
    while (huart->TxXferCount > 0U)
 8010c98:	68fb      	ldr	r3, [r7, #12]
 8010c9a:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8010c9c:	b29b      	uxth	r3, r3
 8010c9e:	2b00      	cmp	r3, #0
 8010ca0:	d1cf      	bne.n	8010c42 <HAL_UART_Transmit+0x76>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8010ca2:	683b      	ldr	r3, [r7, #0]
 8010ca4:	9300      	str	r3, [sp, #0]
 8010ca6:	697b      	ldr	r3, [r7, #20]
 8010ca8:	2200      	movs	r2, #0
 8010caa:	2140      	movs	r1, #64	; 0x40
 8010cac:	68f8      	ldr	r0, [r7, #12]
 8010cae:	f000 fae4 	bl	801127a <UART_WaitOnFlagUntilTimeout>
 8010cb2:	4603      	mov	r3, r0
 8010cb4:	2b00      	cmp	r3, #0
 8010cb6:	d001      	beq.n	8010cbc <HAL_UART_Transmit+0xf0>
    {
      return HAL_TIMEOUT;
 8010cb8:	2303      	movs	r3, #3
 8010cba:	e006      	b.n	8010cca <HAL_UART_Transmit+0xfe>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8010cbc:	68fb      	ldr	r3, [r7, #12]
 8010cbe:	2220      	movs	r2, #32
 8010cc0:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    return HAL_OK;
 8010cc4:	2300      	movs	r3, #0
 8010cc6:	e000      	b.n	8010cca <HAL_UART_Transmit+0xfe>
  }
  else
  {
    return HAL_BUSY;
 8010cc8:	2302      	movs	r3, #2
  }
}
 8010cca:	4618      	mov	r0, r3
 8010ccc:	3720      	adds	r7, #32
 8010cce:	46bd      	mov	sp, r7
 8010cd0:	bd80      	pop	{r7, pc}

08010cd2 <HAL_UART_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8010cd2:	b580      	push	{r7, lr}
 8010cd4:	b084      	sub	sp, #16
 8010cd6:	af00      	add	r7, sp, #0
 8010cd8:	60f8      	str	r0, [r7, #12]
 8010cda:	60b9      	str	r1, [r7, #8]
 8010cdc:	4613      	mov	r3, r2
 8010cde:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 8010ce0:	68fb      	ldr	r3, [r7, #12]
 8010ce2:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 8010ce6:	b2db      	uxtb	r3, r3
 8010ce8:	2b20      	cmp	r3, #32
 8010cea:	d112      	bne.n	8010d12 <HAL_UART_Receive_IT+0x40>
  {
    if ((pData == NULL) || (Size == 0U))
 8010cec:	68bb      	ldr	r3, [r7, #8]
 8010cee:	2b00      	cmp	r3, #0
 8010cf0:	d002      	beq.n	8010cf8 <HAL_UART_Receive_IT+0x26>
 8010cf2:	88fb      	ldrh	r3, [r7, #6]
 8010cf4:	2b00      	cmp	r3, #0
 8010cf6:	d101      	bne.n	8010cfc <HAL_UART_Receive_IT+0x2a>
    {
      return HAL_ERROR;
 8010cf8:	2301      	movs	r3, #1
 8010cfa:	e00b      	b.n	8010d14 <HAL_UART_Receive_IT+0x42>
    }

    /* Set Reception type to Standard reception */
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8010cfc:	68fb      	ldr	r3, [r7, #12]
 8010cfe:	2200      	movs	r2, #0
 8010d00:	631a      	str	r2, [r3, #48]	; 0x30

    return (UART_Start_Receive_IT(huart, pData, Size));
 8010d02:	88fb      	ldrh	r3, [r7, #6]
 8010d04:	461a      	mov	r2, r3
 8010d06:	68b9      	ldr	r1, [r7, #8]
 8010d08:	68f8      	ldr	r0, [r7, #12]
 8010d0a:	f000 fb24 	bl	8011356 <UART_Start_Receive_IT>
 8010d0e:	4603      	mov	r3, r0
 8010d10:	e000      	b.n	8010d14 <HAL_UART_Receive_IT+0x42>
  }
  else
  {
    return HAL_BUSY;
 8010d12:	2302      	movs	r3, #2
  }
}
 8010d14:	4618      	mov	r0, r3
 8010d16:	3710      	adds	r7, #16
 8010d18:	46bd      	mov	sp, r7
 8010d1a:	bd80      	pop	{r7, pc}

08010d1c <HAL_UART_IRQHandler>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 8010d1c:	b580      	push	{r7, lr}
 8010d1e:	b0ba      	sub	sp, #232	; 0xe8
 8010d20:	af00      	add	r7, sp, #0
 8010d22:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->SR);
 8010d24:	687b      	ldr	r3, [r7, #4]
 8010d26:	681b      	ldr	r3, [r3, #0]
 8010d28:	681b      	ldr	r3, [r3, #0]
 8010d2a:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 8010d2e:	687b      	ldr	r3, [r7, #4]
 8010d30:	681b      	ldr	r3, [r3, #0]
 8010d32:	68db      	ldr	r3, [r3, #12]
 8010d34:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8010d38:	687b      	ldr	r3, [r7, #4]
 8010d3a:	681b      	ldr	r3, [r3, #0]
 8010d3c:	695b      	ldr	r3, [r3, #20]
 8010d3e:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc
  uint32_t errorflags = 0x00U;
 8010d42:	2300      	movs	r3, #0
 8010d44:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
  uint32_t dmarequest = 0x00U;
 8010d48:	2300      	movs	r3, #0
 8010d4a:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_SR_PE | USART_SR_FE | USART_SR_ORE | USART_SR_NE));
 8010d4e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8010d52:	f003 030f 	and.w	r3, r3, #15
 8010d56:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
  if (errorflags == RESET)
 8010d5a:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 8010d5e:	2b00      	cmp	r3, #0
 8010d60:	d10f      	bne.n	8010d82 <HAL_UART_IRQHandler+0x66>
  {
    /* UART in mode Receiver -------------------------------------------------*/
    if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8010d62:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8010d66:	f003 0320 	and.w	r3, r3, #32
 8010d6a:	2b00      	cmp	r3, #0
 8010d6c:	d009      	beq.n	8010d82 <HAL_UART_IRQHandler+0x66>
 8010d6e:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8010d72:	f003 0320 	and.w	r3, r3, #32
 8010d76:	2b00      	cmp	r3, #0
 8010d78:	d003      	beq.n	8010d82 <HAL_UART_IRQHandler+0x66>
    {
      UART_Receive_IT(huart);
 8010d7a:	6878      	ldr	r0, [r7, #4]
 8010d7c:	f000 fc01 	bl	8011582 <UART_Receive_IT>
      return;
 8010d80:	e25b      	b.n	801123a <HAL_UART_IRQHandler+0x51e>
    }
  }

  /* If some errors occur */
  if ((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET)
 8010d82:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 8010d86:	2b00      	cmp	r3, #0
 8010d88:	f000 80de 	beq.w	8010f48 <HAL_UART_IRQHandler+0x22c>
 8010d8c:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8010d90:	f003 0301 	and.w	r3, r3, #1
 8010d94:	2b00      	cmp	r3, #0
 8010d96:	d106      	bne.n	8010da6 <HAL_UART_IRQHandler+0x8a>
                                || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 8010d98:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8010d9c:	f403 7390 	and.w	r3, r3, #288	; 0x120
 8010da0:	2b00      	cmp	r3, #0
 8010da2:	f000 80d1 	beq.w	8010f48 <HAL_UART_IRQHandler+0x22c>
  {
    /* UART parity error interrupt occurred ----------------------------------*/
    if (((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 8010da6:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8010daa:	f003 0301 	and.w	r3, r3, #1
 8010dae:	2b00      	cmp	r3, #0
 8010db0:	d00b      	beq.n	8010dca <HAL_UART_IRQHandler+0xae>
 8010db2:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8010db6:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8010dba:	2b00      	cmp	r3, #0
 8010dbc:	d005      	beq.n	8010dca <HAL_UART_IRQHandler+0xae>
    {
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 8010dbe:	687b      	ldr	r3, [r7, #4]
 8010dc0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8010dc2:	f043 0201 	orr.w	r2, r3, #1
 8010dc6:	687b      	ldr	r3, [r7, #4]
 8010dc8:	645a      	str	r2, [r3, #68]	; 0x44
    }

    /* UART noise error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8010dca:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8010dce:	f003 0304 	and.w	r3, r3, #4
 8010dd2:	2b00      	cmp	r3, #0
 8010dd4:	d00b      	beq.n	8010dee <HAL_UART_IRQHandler+0xd2>
 8010dd6:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8010dda:	f003 0301 	and.w	r3, r3, #1
 8010dde:	2b00      	cmp	r3, #0
 8010de0:	d005      	beq.n	8010dee <HAL_UART_IRQHandler+0xd2>
    {
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 8010de2:	687b      	ldr	r3, [r7, #4]
 8010de4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8010de6:	f043 0202 	orr.w	r2, r3, #2
 8010dea:	687b      	ldr	r3, [r7, #4]
 8010dec:	645a      	str	r2, [r3, #68]	; 0x44
    }

    /* UART frame error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8010dee:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8010df2:	f003 0302 	and.w	r3, r3, #2
 8010df6:	2b00      	cmp	r3, #0
 8010df8:	d00b      	beq.n	8010e12 <HAL_UART_IRQHandler+0xf6>
 8010dfa:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8010dfe:	f003 0301 	and.w	r3, r3, #1
 8010e02:	2b00      	cmp	r3, #0
 8010e04:	d005      	beq.n	8010e12 <HAL_UART_IRQHandler+0xf6>
    {
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 8010e06:	687b      	ldr	r3, [r7, #4]
 8010e08:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8010e0a:	f043 0204 	orr.w	r2, r3, #4
 8010e0e:	687b      	ldr	r3, [r7, #4]
 8010e10:	645a      	str	r2, [r3, #68]	; 0x44
    }

    /* UART Over-Run interrupt occurred --------------------------------------*/
    if (((isrflags & USART_SR_ORE) != RESET) && (((cr1its & USART_CR1_RXNEIE) != RESET)
 8010e12:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8010e16:	f003 0308 	and.w	r3, r3, #8
 8010e1a:	2b00      	cmp	r3, #0
 8010e1c:	d011      	beq.n	8010e42 <HAL_UART_IRQHandler+0x126>
 8010e1e:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8010e22:	f003 0320 	and.w	r3, r3, #32
 8010e26:	2b00      	cmp	r3, #0
 8010e28:	d105      	bne.n	8010e36 <HAL_UART_IRQHandler+0x11a>
                                                 || ((cr3its & USART_CR3_EIE) != RESET)))
 8010e2a:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8010e2e:	f003 0301 	and.w	r3, r3, #1
 8010e32:	2b00      	cmp	r3, #0
 8010e34:	d005      	beq.n	8010e42 <HAL_UART_IRQHandler+0x126>
    {
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 8010e36:	687b      	ldr	r3, [r7, #4]
 8010e38:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8010e3a:	f043 0208 	orr.w	r2, r3, #8
 8010e3e:	687b      	ldr	r3, [r7, #4]
 8010e40:	645a      	str	r2, [r3, #68]	; 0x44
    }

    /* Call UART Error Call back function if need be --------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8010e42:	687b      	ldr	r3, [r7, #4]
 8010e44:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8010e46:	2b00      	cmp	r3, #0
 8010e48:	f000 81f2 	beq.w	8011230 <HAL_UART_IRQHandler+0x514>
    {
      /* UART in mode Receiver -----------------------------------------------*/
      if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8010e4c:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8010e50:	f003 0320 	and.w	r3, r3, #32
 8010e54:	2b00      	cmp	r3, #0
 8010e56:	d008      	beq.n	8010e6a <HAL_UART_IRQHandler+0x14e>
 8010e58:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8010e5c:	f003 0320 	and.w	r3, r3, #32
 8010e60:	2b00      	cmp	r3, #0
 8010e62:	d002      	beq.n	8010e6a <HAL_UART_IRQHandler+0x14e>
      {
        UART_Receive_IT(huart);
 8010e64:	6878      	ldr	r0, [r7, #4]
 8010e66:	f000 fb8c 	bl	8011582 <UART_Receive_IT>
      }

      /* If Overrun error occurs, or if any error occurs in DMA mode reception,
         consider error as blocking */
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 8010e6a:	687b      	ldr	r3, [r7, #4]
 8010e6c:	681b      	ldr	r3, [r3, #0]
 8010e6e:	695b      	ldr	r3, [r3, #20]
 8010e70:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8010e74:	2b00      	cmp	r3, #0
 8010e76:	bf14      	ite	ne
 8010e78:	2301      	movne	r3, #1
 8010e7a:	2300      	moveq	r3, #0
 8010e7c:	b2db      	uxtb	r3, r3
 8010e7e:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 8010e82:	687b      	ldr	r3, [r7, #4]
 8010e84:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8010e86:	f003 0308 	and.w	r3, r3, #8
 8010e8a:	2b00      	cmp	r3, #0
 8010e8c:	d103      	bne.n	8010e96 <HAL_UART_IRQHandler+0x17a>
 8010e8e:	f8d7 30d4 	ldr.w	r3, [r7, #212]	; 0xd4
 8010e92:	2b00      	cmp	r3, #0
 8010e94:	d04f      	beq.n	8010f36 <HAL_UART_IRQHandler+0x21a>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 8010e96:	6878      	ldr	r0, [r7, #4]
 8010e98:	f000 fa96 	bl	80113c8 <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8010e9c:	687b      	ldr	r3, [r7, #4]
 8010e9e:	681b      	ldr	r3, [r3, #0]
 8010ea0:	695b      	ldr	r3, [r3, #20]
 8010ea2:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8010ea6:	2b00      	cmp	r3, #0
 8010ea8:	d041      	beq.n	8010f2e <HAL_UART_IRQHandler+0x212>
        {
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8010eaa:	687b      	ldr	r3, [r7, #4]
 8010eac:	681b      	ldr	r3, [r3, #0]
 8010eae:	3314      	adds	r3, #20
 8010eb0:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8010eb4:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 8010eb8:	e853 3f00 	ldrex	r3, [r3]
 8010ebc:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
   return(result);
 8010ec0:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 8010ec4:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8010ec8:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
 8010ecc:	687b      	ldr	r3, [r7, #4]
 8010ece:	681b      	ldr	r3, [r3, #0]
 8010ed0:	3314      	adds	r3, #20
 8010ed2:	f8d7 20d0 	ldr.w	r2, [r7, #208]	; 0xd0
 8010ed6:	f8c7 20a8 	str.w	r2, [r7, #168]	; 0xa8
 8010eda:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8010ede:	f8d7 10a4 	ldr.w	r1, [r7, #164]	; 0xa4
 8010ee2:	f8d7 20a8 	ldr.w	r2, [r7, #168]	; 0xa8
 8010ee6:	e841 2300 	strex	r3, r2, [r1]
 8010eea:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
   return(result);
 8010eee:	f8d7 30a0 	ldr.w	r3, [r7, #160]	; 0xa0
 8010ef2:	2b00      	cmp	r3, #0
 8010ef4:	d1d9      	bne.n	8010eaa <HAL_UART_IRQHandler+0x18e>

          /* Abort the UART DMA Rx channel */
          if (huart->hdmarx != NULL)
 8010ef6:	687b      	ldr	r3, [r7, #4]
 8010ef8:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8010efa:	2b00      	cmp	r3, #0
 8010efc:	d013      	beq.n	8010f26 <HAL_UART_IRQHandler+0x20a>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 8010efe:	687b      	ldr	r3, [r7, #4]
 8010f00:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8010f02:	4a7e      	ldr	r2, [pc, #504]	; (80110fc <HAL_UART_IRQHandler+0x3e0>)
 8010f04:	635a      	str	r2, [r3, #52]	; 0x34
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 8010f06:	687b      	ldr	r3, [r7, #4]
 8010f08:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8010f0a:	4618      	mov	r0, r3
 8010f0c:	f7fd ffc0 	bl	800ee90 <HAL_DMA_Abort_IT>
 8010f10:	4603      	mov	r3, r0
 8010f12:	2b00      	cmp	r3, #0
 8010f14:	d016      	beq.n	8010f44 <HAL_UART_IRQHandler+0x228>
            {
              /* Call Directly XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 8010f16:	687b      	ldr	r3, [r7, #4]
 8010f18:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8010f1a:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8010f1c:	687a      	ldr	r2, [r7, #4]
 8010f1e:	6bd2      	ldr	r2, [r2, #60]	; 0x3c
 8010f20:	4610      	mov	r0, r2
 8010f22:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8010f24:	e00e      	b.n	8010f44 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 8010f26:	6878      	ldr	r0, [r7, #4]
 8010f28:	f000 f993 	bl	8011252 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8010f2c:	e00a      	b.n	8010f44 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 8010f2e:	6878      	ldr	r0, [r7, #4]
 8010f30:	f000 f98f 	bl	8011252 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8010f34:	e006      	b.n	8010f44 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 8010f36:	6878      	ldr	r0, [r7, #4]
 8010f38:	f000 f98b 	bl	8011252 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8010f3c:	687b      	ldr	r3, [r7, #4]
 8010f3e:	2200      	movs	r2, #0
 8010f40:	645a      	str	r2, [r3, #68]	; 0x44
      }
    }
    return;
 8010f42:	e175      	b.n	8011230 <HAL_UART_IRQHandler+0x514>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8010f44:	bf00      	nop
    return;
 8010f46:	e173      	b.n	8011230 <HAL_UART_IRQHandler+0x514>
  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8010f48:	687b      	ldr	r3, [r7, #4]
 8010f4a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8010f4c:	2b01      	cmp	r3, #1
 8010f4e:	f040 814f 	bne.w	80111f0 <HAL_UART_IRQHandler+0x4d4>
      && ((isrflags & USART_SR_IDLE) != 0U)
 8010f52:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8010f56:	f003 0310 	and.w	r3, r3, #16
 8010f5a:	2b00      	cmp	r3, #0
 8010f5c:	f000 8148 	beq.w	80111f0 <HAL_UART_IRQHandler+0x4d4>
      && ((cr1its & USART_SR_IDLE) != 0U))
 8010f60:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8010f64:	f003 0310 	and.w	r3, r3, #16
 8010f68:	2b00      	cmp	r3, #0
 8010f6a:	f000 8141 	beq.w	80111f0 <HAL_UART_IRQHandler+0x4d4>
  {
    __HAL_UART_CLEAR_IDLEFLAG(huart);
 8010f6e:	2300      	movs	r3, #0
 8010f70:	60bb      	str	r3, [r7, #8]
 8010f72:	687b      	ldr	r3, [r7, #4]
 8010f74:	681b      	ldr	r3, [r3, #0]
 8010f76:	681b      	ldr	r3, [r3, #0]
 8010f78:	60bb      	str	r3, [r7, #8]
 8010f7a:	687b      	ldr	r3, [r7, #4]
 8010f7c:	681b      	ldr	r3, [r3, #0]
 8010f7e:	685b      	ldr	r3, [r3, #4]
 8010f80:	60bb      	str	r3, [r7, #8]
 8010f82:	68bb      	ldr	r3, [r7, #8]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8010f84:	687b      	ldr	r3, [r7, #4]
 8010f86:	681b      	ldr	r3, [r3, #0]
 8010f88:	695b      	ldr	r3, [r3, #20]
 8010f8a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8010f8e:	2b00      	cmp	r3, #0
 8010f90:	f000 80b6 	beq.w	8011100 <HAL_UART_IRQHandler+0x3e4>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 8010f94:	687b      	ldr	r3, [r7, #4]
 8010f96:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8010f98:	681b      	ldr	r3, [r3, #0]
 8010f9a:	685b      	ldr	r3, [r3, #4]
 8010f9c:	f8a7 30be 	strh.w	r3, [r7, #190]	; 0xbe
      if ((nb_remaining_rx_data > 0U)
 8010fa0:	f8b7 30be 	ldrh.w	r3, [r7, #190]	; 0xbe
 8010fa4:	2b00      	cmp	r3, #0
 8010fa6:	f000 8145 	beq.w	8011234 <HAL_UART_IRQHandler+0x518>
          && (nb_remaining_rx_data < huart->RxXferSize))
 8010faa:	687b      	ldr	r3, [r7, #4]
 8010fac:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 8010fae:	f8b7 20be 	ldrh.w	r2, [r7, #190]	; 0xbe
 8010fb2:	429a      	cmp	r2, r3
 8010fb4:	f080 813e 	bcs.w	8011234 <HAL_UART_IRQHandler+0x518>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 8010fb8:	687b      	ldr	r3, [r7, #4]
 8010fba:	f8b7 20be 	ldrh.w	r2, [r7, #190]	; 0xbe
 8010fbe:	85da      	strh	r2, [r3, #46]	; 0x2e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 8010fc0:	687b      	ldr	r3, [r7, #4]
 8010fc2:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8010fc4:	699b      	ldr	r3, [r3, #24]
 8010fc6:	2b20      	cmp	r3, #32
 8010fc8:	f000 8088 	beq.w	80110dc <HAL_UART_IRQHandler+0x3c0>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8010fcc:	687b      	ldr	r3, [r7, #4]
 8010fce:	681b      	ldr	r3, [r3, #0]
 8010fd0:	330c      	adds	r3, #12
 8010fd2:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8010fd6:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 8010fda:	e853 3f00 	ldrex	r3, [r3]
 8010fde:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
   return(result);
 8010fe2:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 8010fe6:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8010fea:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
 8010fee:	687b      	ldr	r3, [r7, #4]
 8010ff0:	681b      	ldr	r3, [r3, #0]
 8010ff2:	330c      	adds	r3, #12
 8010ff4:	f8d7 20b8 	ldr.w	r2, [r7, #184]	; 0xb8
 8010ff8:	f8c7 2094 	str.w	r2, [r7, #148]	; 0x94
 8010ffc:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8011000:	f8d7 1090 	ldr.w	r1, [r7, #144]	; 0x90
 8011004:	f8d7 2094 	ldr.w	r2, [r7, #148]	; 0x94
 8011008:	e841 2300 	strex	r3, r2, [r1]
 801100c:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
   return(result);
 8011010:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 8011014:	2b00      	cmp	r3, #0
 8011016:	d1d9      	bne.n	8010fcc <HAL_UART_IRQHandler+0x2b0>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8011018:	687b      	ldr	r3, [r7, #4]
 801101a:	681b      	ldr	r3, [r3, #0]
 801101c:	3314      	adds	r3, #20
 801101e:	677b      	str	r3, [r7, #116]	; 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8011020:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8011022:	e853 3f00 	ldrex	r3, [r3]
 8011026:	673b      	str	r3, [r7, #112]	; 0x70
   return(result);
 8011028:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 801102a:	f023 0301 	bic.w	r3, r3, #1
 801102e:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 8011032:	687b      	ldr	r3, [r7, #4]
 8011034:	681b      	ldr	r3, [r3, #0]
 8011036:	3314      	adds	r3, #20
 8011038:	f8d7 20b4 	ldr.w	r2, [r7, #180]	; 0xb4
 801103c:	f8c7 2080 	str.w	r2, [r7, #128]	; 0x80
 8011040:	67fb      	str	r3, [r7, #124]	; 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8011042:	6ff9      	ldr	r1, [r7, #124]	; 0x7c
 8011044:	f8d7 2080 	ldr.w	r2, [r7, #128]	; 0x80
 8011048:	e841 2300 	strex	r3, r2, [r1]
 801104c:	67bb      	str	r3, [r7, #120]	; 0x78
   return(result);
 801104e:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8011050:	2b00      	cmp	r3, #0
 8011052:	d1e1      	bne.n	8011018 <HAL_UART_IRQHandler+0x2fc>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8011054:	687b      	ldr	r3, [r7, #4]
 8011056:	681b      	ldr	r3, [r3, #0]
 8011058:	3314      	adds	r3, #20
 801105a:	663b      	str	r3, [r7, #96]	; 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 801105c:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 801105e:	e853 3f00 	ldrex	r3, [r3]
 8011062:	65fb      	str	r3, [r7, #92]	; 0x5c
   return(result);
 8011064:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8011066:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 801106a:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 801106e:	687b      	ldr	r3, [r7, #4]
 8011070:	681b      	ldr	r3, [r3, #0]
 8011072:	3314      	adds	r3, #20
 8011074:	f8d7 20b0 	ldr.w	r2, [r7, #176]	; 0xb0
 8011078:	66fa      	str	r2, [r7, #108]	; 0x6c
 801107a:	66bb      	str	r3, [r7, #104]	; 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 801107c:	6eb9      	ldr	r1, [r7, #104]	; 0x68
 801107e:	6efa      	ldr	r2, [r7, #108]	; 0x6c
 8011080:	e841 2300 	strex	r3, r2, [r1]
 8011084:	667b      	str	r3, [r7, #100]	; 0x64
   return(result);
 8011086:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8011088:	2b00      	cmp	r3, #0
 801108a:	d1e3      	bne.n	8011054 <HAL_UART_IRQHandler+0x338>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 801108c:	687b      	ldr	r3, [r7, #4]
 801108e:	2220      	movs	r2, #32
 8011090:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8011094:	687b      	ldr	r3, [r7, #4]
 8011096:	2200      	movs	r2, #0
 8011098:	631a      	str	r2, [r3, #48]	; 0x30

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 801109a:	687b      	ldr	r3, [r7, #4]
 801109c:	681b      	ldr	r3, [r3, #0]
 801109e:	330c      	adds	r3, #12
 80110a0:	64fb      	str	r3, [r7, #76]	; 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80110a2:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80110a4:	e853 3f00 	ldrex	r3, [r3]
 80110a8:	64bb      	str	r3, [r7, #72]	; 0x48
   return(result);
 80110aa:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 80110ac:	f023 0310 	bic.w	r3, r3, #16
 80110b0:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
 80110b4:	687b      	ldr	r3, [r7, #4]
 80110b6:	681b      	ldr	r3, [r3, #0]
 80110b8:	330c      	adds	r3, #12
 80110ba:	f8d7 20ac 	ldr.w	r2, [r7, #172]	; 0xac
 80110be:	65ba      	str	r2, [r7, #88]	; 0x58
 80110c0:	657b      	str	r3, [r7, #84]	; 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80110c2:	6d79      	ldr	r1, [r7, #84]	; 0x54
 80110c4:	6dba      	ldr	r2, [r7, #88]	; 0x58
 80110c6:	e841 2300 	strex	r3, r2, [r1]
 80110ca:	653b      	str	r3, [r7, #80]	; 0x50
   return(result);
 80110cc:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 80110ce:	2b00      	cmp	r3, #0
 80110d0:	d1e3      	bne.n	801109a <HAL_UART_IRQHandler+0x37e>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 80110d2:	687b      	ldr	r3, [r7, #4]
 80110d4:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80110d6:	4618      	mov	r0, r3
 80110d8:	f7fd fe9f 	bl	800ee1a <HAL_DMA_Abort>
        }

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
        In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 80110dc:	687b      	ldr	r3, [r7, #4]
 80110de:	2202      	movs	r2, #2
 80110e0:	635a      	str	r2, [r3, #52]	; 0x34
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 80110e2:	687b      	ldr	r3, [r7, #4]
 80110e4:	8d9a      	ldrh	r2, [r3, #44]	; 0x2c
 80110e6:	687b      	ldr	r3, [r7, #4]
 80110e8:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 80110ea:	b29b      	uxth	r3, r3
 80110ec:	1ad3      	subs	r3, r2, r3
 80110ee:	b29b      	uxth	r3, r3
 80110f0:	4619      	mov	r1, r3
 80110f2:	6878      	ldr	r0, [r7, #4]
 80110f4:	f000 f8b6 	bl	8011264 <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 80110f8:	e09c      	b.n	8011234 <HAL_UART_IRQHandler+0x518>
 80110fa:	bf00      	nop
 80110fc:	0801148d 	.word	0x0801148d
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 8011100:	687b      	ldr	r3, [r7, #4]
 8011102:	8d9a      	ldrh	r2, [r3, #44]	; 0x2c
 8011104:	687b      	ldr	r3, [r7, #4]
 8011106:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8011108:	b29b      	uxth	r3, r3
 801110a:	1ad3      	subs	r3, r2, r3
 801110c:	f8a7 30ce 	strh.w	r3, [r7, #206]	; 0xce
      if ((huart->RxXferCount > 0U)
 8011110:	687b      	ldr	r3, [r7, #4]
 8011112:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8011114:	b29b      	uxth	r3, r3
 8011116:	2b00      	cmp	r3, #0
 8011118:	f000 808e 	beq.w	8011238 <HAL_UART_IRQHandler+0x51c>
          && (nb_rx_data > 0U))
 801111c:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	; 0xce
 8011120:	2b00      	cmp	r3, #0
 8011122:	f000 8089 	beq.w	8011238 <HAL_UART_IRQHandler+0x51c>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8011126:	687b      	ldr	r3, [r7, #4]
 8011128:	681b      	ldr	r3, [r3, #0]
 801112a:	330c      	adds	r3, #12
 801112c:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 801112e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8011130:	e853 3f00 	ldrex	r3, [r3]
 8011134:	637b      	str	r3, [r7, #52]	; 0x34
   return(result);
 8011136:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8011138:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 801113c:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
 8011140:	687b      	ldr	r3, [r7, #4]
 8011142:	681b      	ldr	r3, [r3, #0]
 8011144:	330c      	adds	r3, #12
 8011146:	f8d7 20c8 	ldr.w	r2, [r7, #200]	; 0xc8
 801114a:	647a      	str	r2, [r7, #68]	; 0x44
 801114c:	643b      	str	r3, [r7, #64]	; 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 801114e:	6c39      	ldr	r1, [r7, #64]	; 0x40
 8011150:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 8011152:	e841 2300 	strex	r3, r2, [r1]
 8011156:	63fb      	str	r3, [r7, #60]	; 0x3c
   return(result);
 8011158:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 801115a:	2b00      	cmp	r3, #0
 801115c:	d1e3      	bne.n	8011126 <HAL_UART_IRQHandler+0x40a>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 801115e:	687b      	ldr	r3, [r7, #4]
 8011160:	681b      	ldr	r3, [r3, #0]
 8011162:	3314      	adds	r3, #20
 8011164:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8011166:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8011168:	e853 3f00 	ldrex	r3, [r3]
 801116c:	623b      	str	r3, [r7, #32]
   return(result);
 801116e:	6a3b      	ldr	r3, [r7, #32]
 8011170:	f023 0301 	bic.w	r3, r3, #1
 8011174:	f8c7 30c4 	str.w	r3, [r7, #196]	; 0xc4
 8011178:	687b      	ldr	r3, [r7, #4]
 801117a:	681b      	ldr	r3, [r3, #0]
 801117c:	3314      	adds	r3, #20
 801117e:	f8d7 20c4 	ldr.w	r2, [r7, #196]	; 0xc4
 8011182:	633a      	str	r2, [r7, #48]	; 0x30
 8011184:	62fb      	str	r3, [r7, #44]	; 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8011186:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 8011188:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 801118a:	e841 2300 	strex	r3, r2, [r1]
 801118e:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 8011190:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8011192:	2b00      	cmp	r3, #0
 8011194:	d1e3      	bne.n	801115e <HAL_UART_IRQHandler+0x442>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 8011196:	687b      	ldr	r3, [r7, #4]
 8011198:	2220      	movs	r2, #32
 801119a:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 801119e:	687b      	ldr	r3, [r7, #4]
 80111a0:	2200      	movs	r2, #0
 80111a2:	631a      	str	r2, [r3, #48]	; 0x30

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80111a4:	687b      	ldr	r3, [r7, #4]
 80111a6:	681b      	ldr	r3, [r3, #0]
 80111a8:	330c      	adds	r3, #12
 80111aa:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80111ac:	693b      	ldr	r3, [r7, #16]
 80111ae:	e853 3f00 	ldrex	r3, [r3]
 80111b2:	60fb      	str	r3, [r7, #12]
   return(result);
 80111b4:	68fb      	ldr	r3, [r7, #12]
 80111b6:	f023 0310 	bic.w	r3, r3, #16
 80111ba:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
 80111be:	687b      	ldr	r3, [r7, #4]
 80111c0:	681b      	ldr	r3, [r3, #0]
 80111c2:	330c      	adds	r3, #12
 80111c4:	f8d7 20c0 	ldr.w	r2, [r7, #192]	; 0xc0
 80111c8:	61fa      	str	r2, [r7, #28]
 80111ca:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80111cc:	69b9      	ldr	r1, [r7, #24]
 80111ce:	69fa      	ldr	r2, [r7, #28]
 80111d0:	e841 2300 	strex	r3, r2, [r1]
 80111d4:	617b      	str	r3, [r7, #20]
   return(result);
 80111d6:	697b      	ldr	r3, [r7, #20]
 80111d8:	2b00      	cmp	r3, #0
 80111da:	d1e3      	bne.n	80111a4 <HAL_UART_IRQHandler+0x488>

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 80111dc:	687b      	ldr	r3, [r7, #4]
 80111de:	2202      	movs	r2, #2
 80111e0:	635a      	str	r2, [r3, #52]	; 0x34
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 80111e2:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	; 0xce
 80111e6:	4619      	mov	r1, r3
 80111e8:	6878      	ldr	r0, [r7, #4]
 80111ea:	f000 f83b 	bl	8011264 <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 80111ee:	e023      	b.n	8011238 <HAL_UART_IRQHandler+0x51c>
    }
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 80111f0:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80111f4:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80111f8:	2b00      	cmp	r3, #0
 80111fa:	d009      	beq.n	8011210 <HAL_UART_IRQHandler+0x4f4>
 80111fc:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8011200:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8011204:	2b00      	cmp	r3, #0
 8011206:	d003      	beq.n	8011210 <HAL_UART_IRQHandler+0x4f4>
  {
    UART_Transmit_IT(huart);
 8011208:	6878      	ldr	r0, [r7, #4]
 801120a:	f000 f953 	bl	80114b4 <UART_Transmit_IT>
    return;
 801120e:	e014      	b.n	801123a <HAL_UART_IRQHandler+0x51e>
  }

  /* UART in mode Transmitter end --------------------------------------------*/
  if (((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 8011210:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8011214:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8011218:	2b00      	cmp	r3, #0
 801121a:	d00e      	beq.n	801123a <HAL_UART_IRQHandler+0x51e>
 801121c:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8011220:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8011224:	2b00      	cmp	r3, #0
 8011226:	d008      	beq.n	801123a <HAL_UART_IRQHandler+0x51e>
  {
    UART_EndTransmit_IT(huart);
 8011228:	6878      	ldr	r0, [r7, #4]
 801122a:	f000 f992 	bl	8011552 <UART_EndTransmit_IT>
    return;
 801122e:	e004      	b.n	801123a <HAL_UART_IRQHandler+0x51e>
    return;
 8011230:	bf00      	nop
 8011232:	e002      	b.n	801123a <HAL_UART_IRQHandler+0x51e>
      return;
 8011234:	bf00      	nop
 8011236:	e000      	b.n	801123a <HAL_UART_IRQHandler+0x51e>
      return;
 8011238:	bf00      	nop
  }
}
 801123a:	37e8      	adds	r7, #232	; 0xe8
 801123c:	46bd      	mov	sp, r7
 801123e:	bd80      	pop	{r7, pc}

08011240 <HAL_UART_TxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 8011240:	b480      	push	{r7}
 8011242:	b083      	sub	sp, #12
 8011244:	af00      	add	r7, sp, #0
 8011246:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxCpltCallback could be implemented in the user file
   */
}
 8011248:	bf00      	nop
 801124a:	370c      	adds	r7, #12
 801124c:	46bd      	mov	sp, r7
 801124e:	bc80      	pop	{r7}
 8011250:	4770      	bx	lr

08011252 <HAL_UART_ErrorCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 8011252:	b480      	push	{r7}
 8011254:	b083      	sub	sp, #12
 8011256:	af00      	add	r7, sp, #0
 8011258:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_ErrorCallback could be implemented in the user file
   */
}
 801125a:	bf00      	nop
 801125c:	370c      	adds	r7, #12
 801125e:	46bd      	mov	sp, r7
 8011260:	bc80      	pop	{r7}
 8011262:	4770      	bx	lr

08011264 <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 8011264:	b480      	push	{r7}
 8011266:	b083      	sub	sp, #12
 8011268:	af00      	add	r7, sp, #0
 801126a:	6078      	str	r0, [r7, #4]
 801126c:	460b      	mov	r3, r1
 801126e:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 8011270:	bf00      	nop
 8011272:	370c      	adds	r7, #12
 8011274:	46bd      	mov	sp, r7
 8011276:	bc80      	pop	{r7}
 8011278:	4770      	bx	lr

0801127a <UART_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                                     uint32_t Tickstart, uint32_t Timeout)
{
 801127a:	b580      	push	{r7, lr}
 801127c:	b090      	sub	sp, #64	; 0x40
 801127e:	af00      	add	r7, sp, #0
 8011280:	60f8      	str	r0, [r7, #12]
 8011282:	60b9      	str	r1, [r7, #8]
 8011284:	603b      	str	r3, [r7, #0]
 8011286:	4613      	mov	r3, r2
 8011288:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 801128a:	e050      	b.n	801132e <UART_WaitOnFlagUntilTimeout+0xb4>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 801128c:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 801128e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8011292:	d04c      	beq.n	801132e <UART_WaitOnFlagUntilTimeout+0xb4>
    {
      if ((Timeout == 0U) || ((HAL_GetTick() - Tickstart) > Timeout))
 8011294:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8011296:	2b00      	cmp	r3, #0
 8011298:	d007      	beq.n	80112aa <UART_WaitOnFlagUntilTimeout+0x30>
 801129a:	f7fd fc83 	bl	800eba4 <HAL_GetTick>
 801129e:	4602      	mov	r2, r0
 80112a0:	683b      	ldr	r3, [r7, #0]
 80112a2:	1ad3      	subs	r3, r2, r3
 80112a4:	6cba      	ldr	r2, [r7, #72]	; 0x48
 80112a6:	429a      	cmp	r2, r3
 80112a8:	d241      	bcs.n	801132e <UART_WaitOnFlagUntilTimeout+0xb4>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts for the interrupt process */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 80112aa:	68fb      	ldr	r3, [r7, #12]
 80112ac:	681b      	ldr	r3, [r3, #0]
 80112ae:	330c      	adds	r3, #12
 80112b0:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80112b2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80112b4:	e853 3f00 	ldrex	r3, [r3]
 80112b8:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 80112ba:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80112bc:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
 80112c0:	63fb      	str	r3, [r7, #60]	; 0x3c
 80112c2:	68fb      	ldr	r3, [r7, #12]
 80112c4:	681b      	ldr	r3, [r3, #0]
 80112c6:	330c      	adds	r3, #12
 80112c8:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 80112ca:	637a      	str	r2, [r7, #52]	; 0x34
 80112cc:	633b      	str	r3, [r7, #48]	; 0x30
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80112ce:	6b39      	ldr	r1, [r7, #48]	; 0x30
 80112d0:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 80112d2:	e841 2300 	strex	r3, r2, [r1]
 80112d6:	62fb      	str	r3, [r7, #44]	; 0x2c
   return(result);
 80112d8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80112da:	2b00      	cmp	r3, #0
 80112dc:	d1e5      	bne.n	80112aa <UART_WaitOnFlagUntilTimeout+0x30>
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80112de:	68fb      	ldr	r3, [r7, #12]
 80112e0:	681b      	ldr	r3, [r3, #0]
 80112e2:	3314      	adds	r3, #20
 80112e4:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80112e6:	697b      	ldr	r3, [r7, #20]
 80112e8:	e853 3f00 	ldrex	r3, [r3]
 80112ec:	613b      	str	r3, [r7, #16]
   return(result);
 80112ee:	693b      	ldr	r3, [r7, #16]
 80112f0:	f023 0301 	bic.w	r3, r3, #1
 80112f4:	63bb      	str	r3, [r7, #56]	; 0x38
 80112f6:	68fb      	ldr	r3, [r7, #12]
 80112f8:	681b      	ldr	r3, [r3, #0]
 80112fa:	3314      	adds	r3, #20
 80112fc:	6bba      	ldr	r2, [r7, #56]	; 0x38
 80112fe:	623a      	str	r2, [r7, #32]
 8011300:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8011302:	69f9      	ldr	r1, [r7, #28]
 8011304:	6a3a      	ldr	r2, [r7, #32]
 8011306:	e841 2300 	strex	r3, r2, [r1]
 801130a:	61bb      	str	r3, [r7, #24]
   return(result);
 801130c:	69bb      	ldr	r3, [r7, #24]
 801130e:	2b00      	cmp	r3, #0
 8011310:	d1e5      	bne.n	80112de <UART_WaitOnFlagUntilTimeout+0x64>

        huart->gState  = HAL_UART_STATE_READY;
 8011312:	68fb      	ldr	r3, [r7, #12]
 8011314:	2220      	movs	r2, #32
 8011316:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
        huart->RxState = HAL_UART_STATE_READY;
 801131a:	68fb      	ldr	r3, [r7, #12]
 801131c:	2220      	movs	r2, #32
 801131e:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

        /* Process Unlocked */
        __HAL_UNLOCK(huart);
 8011322:	68fb      	ldr	r3, [r7, #12]
 8011324:	2200      	movs	r2, #0
 8011326:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

        return HAL_TIMEOUT;
 801132a:	2303      	movs	r3, #3
 801132c:	e00f      	b.n	801134e <UART_WaitOnFlagUntilTimeout+0xd4>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 801132e:	68fb      	ldr	r3, [r7, #12]
 8011330:	681b      	ldr	r3, [r3, #0]
 8011332:	681a      	ldr	r2, [r3, #0]
 8011334:	68bb      	ldr	r3, [r7, #8]
 8011336:	4013      	ands	r3, r2
 8011338:	68ba      	ldr	r2, [r7, #8]
 801133a:	429a      	cmp	r2, r3
 801133c:	bf0c      	ite	eq
 801133e:	2301      	moveq	r3, #1
 8011340:	2300      	movne	r3, #0
 8011342:	b2db      	uxtb	r3, r3
 8011344:	461a      	mov	r2, r3
 8011346:	79fb      	ldrb	r3, [r7, #7]
 8011348:	429a      	cmp	r2, r3
 801134a:	d09f      	beq.n	801128c <UART_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 801134c:	2300      	movs	r3, #0
}
 801134e:	4618      	mov	r0, r3
 8011350:	3740      	adds	r7, #64	; 0x40
 8011352:	46bd      	mov	sp, r7
 8011354:	bd80      	pop	{r7, pc}

08011356 <UART_Start_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8011356:	b480      	push	{r7}
 8011358:	b085      	sub	sp, #20
 801135a:	af00      	add	r7, sp, #0
 801135c:	60f8      	str	r0, [r7, #12]
 801135e:	60b9      	str	r1, [r7, #8]
 8011360:	4613      	mov	r3, r2
 8011362:	80fb      	strh	r3, [r7, #6]
  huart->pRxBuffPtr = pData;
 8011364:	68fb      	ldr	r3, [r7, #12]
 8011366:	68ba      	ldr	r2, [r7, #8]
 8011368:	629a      	str	r2, [r3, #40]	; 0x28
  huart->RxXferSize = Size;
 801136a:	68fb      	ldr	r3, [r7, #12]
 801136c:	88fa      	ldrh	r2, [r7, #6]
 801136e:	859a      	strh	r2, [r3, #44]	; 0x2c
  huart->RxXferCount = Size;
 8011370:	68fb      	ldr	r3, [r7, #12]
 8011372:	88fa      	ldrh	r2, [r7, #6]
 8011374:	85da      	strh	r2, [r3, #46]	; 0x2e

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8011376:	68fb      	ldr	r3, [r7, #12]
 8011378:	2200      	movs	r2, #0
 801137a:	645a      	str	r2, [r3, #68]	; 0x44
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 801137c:	68fb      	ldr	r3, [r7, #12]
 801137e:	2222      	movs	r2, #34	; 0x22
 8011380:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

  if (huart->Init.Parity != UART_PARITY_NONE)
 8011384:	68fb      	ldr	r3, [r7, #12]
 8011386:	691b      	ldr	r3, [r3, #16]
 8011388:	2b00      	cmp	r3, #0
 801138a:	d007      	beq.n	801139c <UART_Start_Receive_IT+0x46>
  {
    /* Enable the UART Parity Error Interrupt */
    __HAL_UART_ENABLE_IT(huart, UART_IT_PE);
 801138c:	68fb      	ldr	r3, [r7, #12]
 801138e:	681b      	ldr	r3, [r3, #0]
 8011390:	68da      	ldr	r2, [r3, #12]
 8011392:	68fb      	ldr	r3, [r7, #12]
 8011394:	681b      	ldr	r3, [r3, #0]
 8011396:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 801139a:	60da      	str	r2, [r3, #12]
  }

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  __HAL_UART_ENABLE_IT(huart, UART_IT_ERR);
 801139c:	68fb      	ldr	r3, [r7, #12]
 801139e:	681b      	ldr	r3, [r3, #0]
 80113a0:	695a      	ldr	r2, [r3, #20]
 80113a2:	68fb      	ldr	r3, [r7, #12]
 80113a4:	681b      	ldr	r3, [r3, #0]
 80113a6:	f042 0201 	orr.w	r2, r2, #1
 80113aa:	615a      	str	r2, [r3, #20]

  /* Enable the UART Data Register not empty Interrupt */
  __HAL_UART_ENABLE_IT(huart, UART_IT_RXNE);
 80113ac:	68fb      	ldr	r3, [r7, #12]
 80113ae:	681b      	ldr	r3, [r3, #0]
 80113b0:	68da      	ldr	r2, [r3, #12]
 80113b2:	68fb      	ldr	r3, [r7, #12]
 80113b4:	681b      	ldr	r3, [r3, #0]
 80113b6:	f042 0220 	orr.w	r2, r2, #32
 80113ba:	60da      	str	r2, [r3, #12]

  return HAL_OK;
 80113bc:	2300      	movs	r3, #0
}
 80113be:	4618      	mov	r0, r3
 80113c0:	3714      	adds	r7, #20
 80113c2:	46bd      	mov	sp, r7
 80113c4:	bc80      	pop	{r7}
 80113c6:	4770      	bx	lr

080113c8 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 80113c8:	b480      	push	{r7}
 80113ca:	b095      	sub	sp, #84	; 0x54
 80113cc:	af00      	add	r7, sp, #0
 80113ce:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 80113d0:	687b      	ldr	r3, [r7, #4]
 80113d2:	681b      	ldr	r3, [r3, #0]
 80113d4:	330c      	adds	r3, #12
 80113d6:	637b      	str	r3, [r7, #52]	; 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80113d8:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80113da:	e853 3f00 	ldrex	r3, [r3]
 80113de:	633b      	str	r3, [r7, #48]	; 0x30
   return(result);
 80113e0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80113e2:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 80113e6:	64fb      	str	r3, [r7, #76]	; 0x4c
 80113e8:	687b      	ldr	r3, [r7, #4]
 80113ea:	681b      	ldr	r3, [r3, #0]
 80113ec:	330c      	adds	r3, #12
 80113ee:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 80113f0:	643a      	str	r2, [r7, #64]	; 0x40
 80113f2:	63fb      	str	r3, [r7, #60]	; 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80113f4:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
 80113f6:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 80113f8:	e841 2300 	strex	r3, r2, [r1]
 80113fc:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 80113fe:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8011400:	2b00      	cmp	r3, #0
 8011402:	d1e5      	bne.n	80113d0 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8011404:	687b      	ldr	r3, [r7, #4]
 8011406:	681b      	ldr	r3, [r3, #0]
 8011408:	3314      	adds	r3, #20
 801140a:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 801140c:	6a3b      	ldr	r3, [r7, #32]
 801140e:	e853 3f00 	ldrex	r3, [r3]
 8011412:	61fb      	str	r3, [r7, #28]
   return(result);
 8011414:	69fb      	ldr	r3, [r7, #28]
 8011416:	f023 0301 	bic.w	r3, r3, #1
 801141a:	64bb      	str	r3, [r7, #72]	; 0x48
 801141c:	687b      	ldr	r3, [r7, #4]
 801141e:	681b      	ldr	r3, [r3, #0]
 8011420:	3314      	adds	r3, #20
 8011422:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8011424:	62fa      	str	r2, [r7, #44]	; 0x2c
 8011426:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8011428:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 801142a:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 801142c:	e841 2300 	strex	r3, r2, [r1]
 8011430:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 8011432:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8011434:	2b00      	cmp	r3, #0
 8011436:	d1e5      	bne.n	8011404 <UART_EndRxTransfer+0x3c>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8011438:	687b      	ldr	r3, [r7, #4]
 801143a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 801143c:	2b01      	cmp	r3, #1
 801143e:	d119      	bne.n	8011474 <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8011440:	687b      	ldr	r3, [r7, #4]
 8011442:	681b      	ldr	r3, [r3, #0]
 8011444:	330c      	adds	r3, #12
 8011446:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8011448:	68fb      	ldr	r3, [r7, #12]
 801144a:	e853 3f00 	ldrex	r3, [r3]
 801144e:	60bb      	str	r3, [r7, #8]
   return(result);
 8011450:	68bb      	ldr	r3, [r7, #8]
 8011452:	f023 0310 	bic.w	r3, r3, #16
 8011456:	647b      	str	r3, [r7, #68]	; 0x44
 8011458:	687b      	ldr	r3, [r7, #4]
 801145a:	681b      	ldr	r3, [r3, #0]
 801145c:	330c      	adds	r3, #12
 801145e:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 8011460:	61ba      	str	r2, [r7, #24]
 8011462:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8011464:	6979      	ldr	r1, [r7, #20]
 8011466:	69ba      	ldr	r2, [r7, #24]
 8011468:	e841 2300 	strex	r3, r2, [r1]
 801146c:	613b      	str	r3, [r7, #16]
   return(result);
 801146e:	693b      	ldr	r3, [r7, #16]
 8011470:	2b00      	cmp	r3, #0
 8011472:	d1e5      	bne.n	8011440 <UART_EndRxTransfer+0x78>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8011474:	687b      	ldr	r3, [r7, #4]
 8011476:	2220      	movs	r2, #32
 8011478:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 801147c:	687b      	ldr	r3, [r7, #4]
 801147e:	2200      	movs	r2, #0
 8011480:	631a      	str	r2, [r3, #48]	; 0x30
}
 8011482:	bf00      	nop
 8011484:	3754      	adds	r7, #84	; 0x54
 8011486:	46bd      	mov	sp, r7
 8011488:	bc80      	pop	{r7}
 801148a:	4770      	bx	lr

0801148c <UART_DMAAbortOnError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 801148c:	b580      	push	{r7, lr}
 801148e:	b084      	sub	sp, #16
 8011490:	af00      	add	r7, sp, #0
 8011492:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8011494:	687b      	ldr	r3, [r7, #4]
 8011496:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8011498:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0x00U;
 801149a:	68fb      	ldr	r3, [r7, #12]
 801149c:	2200      	movs	r2, #0
 801149e:	85da      	strh	r2, [r3, #46]	; 0x2e
  huart->TxXferCount = 0x00U;
 80114a0:	68fb      	ldr	r3, [r7, #12]
 80114a2:	2200      	movs	r2, #0
 80114a4:	84da      	strh	r2, [r3, #38]	; 0x26
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 80114a6:	68f8      	ldr	r0, [r7, #12]
 80114a8:	f7ff fed3 	bl	8011252 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 80114ac:	bf00      	nop
 80114ae:	3710      	adds	r7, #16
 80114b0:	46bd      	mov	sp, r7
 80114b2:	bd80      	pop	{r7, pc}

080114b4 <UART_Transmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *huart)
{
 80114b4:	b480      	push	{r7}
 80114b6:	b085      	sub	sp, #20
 80114b8:	af00      	add	r7, sp, #0
 80114ba:	6078      	str	r0, [r7, #4]
  const uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 80114bc:	687b      	ldr	r3, [r7, #4]
 80114be:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 80114c2:	b2db      	uxtb	r3, r3
 80114c4:	2b21      	cmp	r3, #33	; 0x21
 80114c6:	d13e      	bne.n	8011546 <UART_Transmit_IT+0x92>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80114c8:	687b      	ldr	r3, [r7, #4]
 80114ca:	689b      	ldr	r3, [r3, #8]
 80114cc:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80114d0:	d114      	bne.n	80114fc <UART_Transmit_IT+0x48>
 80114d2:	687b      	ldr	r3, [r7, #4]
 80114d4:	691b      	ldr	r3, [r3, #16]
 80114d6:	2b00      	cmp	r3, #0
 80114d8:	d110      	bne.n	80114fc <UART_Transmit_IT+0x48>
    {
      tmp = (const uint16_t *) huart->pTxBuffPtr;
 80114da:	687b      	ldr	r3, [r7, #4]
 80114dc:	6a1b      	ldr	r3, [r3, #32]
 80114de:	60fb      	str	r3, [r7, #12]
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 80114e0:	68fb      	ldr	r3, [r7, #12]
 80114e2:	881b      	ldrh	r3, [r3, #0]
 80114e4:	461a      	mov	r2, r3
 80114e6:	687b      	ldr	r3, [r7, #4]
 80114e8:	681b      	ldr	r3, [r3, #0]
 80114ea:	f3c2 0208 	ubfx	r2, r2, #0, #9
 80114ee:	605a      	str	r2, [r3, #4]
      huart->pTxBuffPtr += 2U;
 80114f0:	687b      	ldr	r3, [r7, #4]
 80114f2:	6a1b      	ldr	r3, [r3, #32]
 80114f4:	1c9a      	adds	r2, r3, #2
 80114f6:	687b      	ldr	r3, [r7, #4]
 80114f8:	621a      	str	r2, [r3, #32]
 80114fa:	e008      	b.n	801150e <UART_Transmit_IT+0x5a>
    }
    else
    {
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 80114fc:	687b      	ldr	r3, [r7, #4]
 80114fe:	6a1b      	ldr	r3, [r3, #32]
 8011500:	1c59      	adds	r1, r3, #1
 8011502:	687a      	ldr	r2, [r7, #4]
 8011504:	6211      	str	r1, [r2, #32]
 8011506:	781a      	ldrb	r2, [r3, #0]
 8011508:	687b      	ldr	r3, [r7, #4]
 801150a:	681b      	ldr	r3, [r3, #0]
 801150c:	605a      	str	r2, [r3, #4]
    }

    if (--huart->TxXferCount == 0U)
 801150e:	687b      	ldr	r3, [r7, #4]
 8011510:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8011512:	b29b      	uxth	r3, r3
 8011514:	3b01      	subs	r3, #1
 8011516:	b29b      	uxth	r3, r3
 8011518:	687a      	ldr	r2, [r7, #4]
 801151a:	4619      	mov	r1, r3
 801151c:	84d1      	strh	r1, [r2, #38]	; 0x26
 801151e:	2b00      	cmp	r3, #0
 8011520:	d10f      	bne.n	8011542 <UART_Transmit_IT+0x8e>
    {
      /* Disable the UART Transmit Data Register Empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 8011522:	687b      	ldr	r3, [r7, #4]
 8011524:	681b      	ldr	r3, [r3, #0]
 8011526:	68da      	ldr	r2, [r3, #12]
 8011528:	687b      	ldr	r3, [r7, #4]
 801152a:	681b      	ldr	r3, [r3, #0]
 801152c:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8011530:	60da      	str	r2, [r3, #12]

      /* Enable the UART Transmit Complete Interrupt */
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 8011532:	687b      	ldr	r3, [r7, #4]
 8011534:	681b      	ldr	r3, [r3, #0]
 8011536:	68da      	ldr	r2, [r3, #12]
 8011538:	687b      	ldr	r3, [r7, #4]
 801153a:	681b      	ldr	r3, [r3, #0]
 801153c:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8011540:	60da      	str	r2, [r3, #12]
    }
    return HAL_OK;
 8011542:	2300      	movs	r3, #0
 8011544:	e000      	b.n	8011548 <UART_Transmit_IT+0x94>
  }
  else
  {
    return HAL_BUSY;
 8011546:	2302      	movs	r3, #2
  }
}
 8011548:	4618      	mov	r0, r3
 801154a:	3714      	adds	r7, #20
 801154c:	46bd      	mov	sp, r7
 801154e:	bc80      	pop	{r7}
 8011550:	4770      	bx	lr

08011552 <UART_EndTransmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 8011552:	b580      	push	{r7, lr}
 8011554:	b082      	sub	sp, #8
 8011556:	af00      	add	r7, sp, #0
 8011558:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 801155a:	687b      	ldr	r3, [r7, #4]
 801155c:	681b      	ldr	r3, [r3, #0]
 801155e:	68da      	ldr	r2, [r3, #12]
 8011560:	687b      	ldr	r3, [r7, #4]
 8011562:	681b      	ldr	r3, [r3, #0]
 8011564:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8011568:	60da      	str	r2, [r3, #12]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 801156a:	687b      	ldr	r3, [r7, #4]
 801156c:	2220      	movs	r2, #32
 801156e:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 8011572:	6878      	ldr	r0, [r7, #4]
 8011574:	f7ff fe64 	bl	8011240 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

  return HAL_OK;
 8011578:	2300      	movs	r3, #0
}
 801157a:	4618      	mov	r0, r3
 801157c:	3708      	adds	r7, #8
 801157e:	46bd      	mov	sp, r7
 8011580:	bd80      	pop	{r7, pc}

08011582 <UART_Receive_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
{
 8011582:	b580      	push	{r7, lr}
 8011584:	b08c      	sub	sp, #48	; 0x30
 8011586:	af00      	add	r7, sp, #0
 8011588:	6078      	str	r0, [r7, #4]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 801158a:	687b      	ldr	r3, [r7, #4]
 801158c:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 8011590:	b2db      	uxtb	r3, r3
 8011592:	2b22      	cmp	r3, #34	; 0x22
 8011594:	f040 80ae 	bne.w	80116f4 <UART_Receive_IT+0x172>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8011598:	687b      	ldr	r3, [r7, #4]
 801159a:	689b      	ldr	r3, [r3, #8]
 801159c:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80115a0:	d117      	bne.n	80115d2 <UART_Receive_IT+0x50>
 80115a2:	687b      	ldr	r3, [r7, #4]
 80115a4:	691b      	ldr	r3, [r3, #16]
 80115a6:	2b00      	cmp	r3, #0
 80115a8:	d113      	bne.n	80115d2 <UART_Receive_IT+0x50>
    {
      pdata8bits  = NULL;
 80115aa:	2300      	movs	r3, #0
 80115ac:	62fb      	str	r3, [r7, #44]	; 0x2c
      pdata16bits = (uint16_t *) huart->pRxBuffPtr;
 80115ae:	687b      	ldr	r3, [r7, #4]
 80115b0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80115b2:	62bb      	str	r3, [r7, #40]	; 0x28
      *pdata16bits = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 80115b4:	687b      	ldr	r3, [r7, #4]
 80115b6:	681b      	ldr	r3, [r3, #0]
 80115b8:	685b      	ldr	r3, [r3, #4]
 80115ba:	b29b      	uxth	r3, r3
 80115bc:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80115c0:	b29a      	uxth	r2, r3
 80115c2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80115c4:	801a      	strh	r2, [r3, #0]
      huart->pRxBuffPtr += 2U;
 80115c6:	687b      	ldr	r3, [r7, #4]
 80115c8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80115ca:	1c9a      	adds	r2, r3, #2
 80115cc:	687b      	ldr	r3, [r7, #4]
 80115ce:	629a      	str	r2, [r3, #40]	; 0x28
 80115d0:	e026      	b.n	8011620 <UART_Receive_IT+0x9e>
    }
    else
    {
      pdata8bits = (uint8_t *) huart->pRxBuffPtr;
 80115d2:	687b      	ldr	r3, [r7, #4]
 80115d4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80115d6:	62fb      	str	r3, [r7, #44]	; 0x2c
      pdata16bits  = NULL;
 80115d8:	2300      	movs	r3, #0
 80115da:	62bb      	str	r3, [r7, #40]	; 0x28

      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 80115dc:	687b      	ldr	r3, [r7, #4]
 80115de:	689b      	ldr	r3, [r3, #8]
 80115e0:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80115e4:	d007      	beq.n	80115f6 <UART_Receive_IT+0x74>
 80115e6:	687b      	ldr	r3, [r7, #4]
 80115e8:	689b      	ldr	r3, [r3, #8]
 80115ea:	2b00      	cmp	r3, #0
 80115ec:	d10a      	bne.n	8011604 <UART_Receive_IT+0x82>
 80115ee:	687b      	ldr	r3, [r7, #4]
 80115f0:	691b      	ldr	r3, [r3, #16]
 80115f2:	2b00      	cmp	r3, #0
 80115f4:	d106      	bne.n	8011604 <UART_Receive_IT+0x82>
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 80115f6:	687b      	ldr	r3, [r7, #4]
 80115f8:	681b      	ldr	r3, [r3, #0]
 80115fa:	685b      	ldr	r3, [r3, #4]
 80115fc:	b2da      	uxtb	r2, r3
 80115fe:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8011600:	701a      	strb	r2, [r3, #0]
 8011602:	e008      	b.n	8011616 <UART_Receive_IT+0x94>
      }
      else
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 8011604:	687b      	ldr	r3, [r7, #4]
 8011606:	681b      	ldr	r3, [r3, #0]
 8011608:	685b      	ldr	r3, [r3, #4]
 801160a:	b2db      	uxtb	r3, r3
 801160c:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8011610:	b2da      	uxtb	r2, r3
 8011612:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8011614:	701a      	strb	r2, [r3, #0]
      }
      huart->pRxBuffPtr += 1U;
 8011616:	687b      	ldr	r3, [r7, #4]
 8011618:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 801161a:	1c5a      	adds	r2, r3, #1
 801161c:	687b      	ldr	r3, [r7, #4]
 801161e:	629a      	str	r2, [r3, #40]	; 0x28
    }

    if (--huart->RxXferCount == 0U)
 8011620:	687b      	ldr	r3, [r7, #4]
 8011622:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8011624:	b29b      	uxth	r3, r3
 8011626:	3b01      	subs	r3, #1
 8011628:	b29b      	uxth	r3, r3
 801162a:	687a      	ldr	r2, [r7, #4]
 801162c:	4619      	mov	r1, r3
 801162e:	85d1      	strh	r1, [r2, #46]	; 0x2e
 8011630:	2b00      	cmp	r3, #0
 8011632:	d15d      	bne.n	80116f0 <UART_Receive_IT+0x16e>
    {
      /* Disable the UART Data Register not empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 8011634:	687b      	ldr	r3, [r7, #4]
 8011636:	681b      	ldr	r3, [r3, #0]
 8011638:	68da      	ldr	r2, [r3, #12]
 801163a:	687b      	ldr	r3, [r7, #4]
 801163c:	681b      	ldr	r3, [r3, #0]
 801163e:	f022 0220 	bic.w	r2, r2, #32
 8011642:	60da      	str	r2, [r3, #12]

      /* Disable the UART Parity Error Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 8011644:	687b      	ldr	r3, [r7, #4]
 8011646:	681b      	ldr	r3, [r3, #0]
 8011648:	68da      	ldr	r2, [r3, #12]
 801164a:	687b      	ldr	r3, [r7, #4]
 801164c:	681b      	ldr	r3, [r3, #0]
 801164e:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8011652:	60da      	str	r2, [r3, #12]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 8011654:	687b      	ldr	r3, [r7, #4]
 8011656:	681b      	ldr	r3, [r3, #0]
 8011658:	695a      	ldr	r2, [r3, #20]
 801165a:	687b      	ldr	r3, [r7, #4]
 801165c:	681b      	ldr	r3, [r3, #0]
 801165e:	f022 0201 	bic.w	r2, r2, #1
 8011662:	615a      	str	r2, [r3, #20]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 8011664:	687b      	ldr	r3, [r7, #4]
 8011666:	2220      	movs	r2, #32
 8011668:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

      /* Initialize type of RxEvent to Transfer Complete */
      huart->RxEventType = HAL_UART_RXEVENT_TC;
 801166c:	687b      	ldr	r3, [r7, #4]
 801166e:	2200      	movs	r2, #0
 8011670:	635a      	str	r2, [r3, #52]	; 0x34

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8011672:	687b      	ldr	r3, [r7, #4]
 8011674:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8011676:	2b01      	cmp	r3, #1
 8011678:	d135      	bne.n	80116e6 <UART_Receive_IT+0x164>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 801167a:	687b      	ldr	r3, [r7, #4]
 801167c:	2200      	movs	r2, #0
 801167e:	631a      	str	r2, [r3, #48]	; 0x30

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8011680:	687b      	ldr	r3, [r7, #4]
 8011682:	681b      	ldr	r3, [r3, #0]
 8011684:	330c      	adds	r3, #12
 8011686:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8011688:	697b      	ldr	r3, [r7, #20]
 801168a:	e853 3f00 	ldrex	r3, [r3]
 801168e:	613b      	str	r3, [r7, #16]
   return(result);
 8011690:	693b      	ldr	r3, [r7, #16]
 8011692:	f023 0310 	bic.w	r3, r3, #16
 8011696:	627b      	str	r3, [r7, #36]	; 0x24
 8011698:	687b      	ldr	r3, [r7, #4]
 801169a:	681b      	ldr	r3, [r3, #0]
 801169c:	330c      	adds	r3, #12
 801169e:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80116a0:	623a      	str	r2, [r7, #32]
 80116a2:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80116a4:	69f9      	ldr	r1, [r7, #28]
 80116a6:	6a3a      	ldr	r2, [r7, #32]
 80116a8:	e841 2300 	strex	r3, r2, [r1]
 80116ac:	61bb      	str	r3, [r7, #24]
   return(result);
 80116ae:	69bb      	ldr	r3, [r7, #24]
 80116b0:	2b00      	cmp	r3, #0
 80116b2:	d1e5      	bne.n	8011680 <UART_Receive_IT+0xfe>

        /* Check if IDLE flag is set */
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE))
 80116b4:	687b      	ldr	r3, [r7, #4]
 80116b6:	681b      	ldr	r3, [r3, #0]
 80116b8:	681b      	ldr	r3, [r3, #0]
 80116ba:	f003 0310 	and.w	r3, r3, #16
 80116be:	2b10      	cmp	r3, #16
 80116c0:	d10a      	bne.n	80116d8 <UART_Receive_IT+0x156>
        {
          /* Clear IDLE flag in ISR */
          __HAL_UART_CLEAR_IDLEFLAG(huart);
 80116c2:	2300      	movs	r3, #0
 80116c4:	60fb      	str	r3, [r7, #12]
 80116c6:	687b      	ldr	r3, [r7, #4]
 80116c8:	681b      	ldr	r3, [r3, #0]
 80116ca:	681b      	ldr	r3, [r3, #0]
 80116cc:	60fb      	str	r3, [r7, #12]
 80116ce:	687b      	ldr	r3, [r7, #4]
 80116d0:	681b      	ldr	r3, [r3, #0]
 80116d2:	685b      	ldr	r3, [r3, #4]
 80116d4:	60fb      	str	r3, [r7, #12]
 80116d6:	68fb      	ldr	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 80116d8:	687b      	ldr	r3, [r7, #4]
 80116da:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 80116dc:	4619      	mov	r1, r3
 80116de:	6878      	ldr	r0, [r7, #4]
 80116e0:	f7ff fdc0 	bl	8011264 <HAL_UARTEx_RxEventCallback>
 80116e4:	e002      	b.n	80116ec <UART_Receive_IT+0x16a>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxCpltCallback(huart);
#else
        /*Call legacy weak Rx complete callback*/
        HAL_UART_RxCpltCallback(huart);
 80116e6:	6878      	ldr	r0, [r7, #4]
 80116e8:	f7fb fd1a 	bl	800d120 <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }

      return HAL_OK;
 80116ec:	2300      	movs	r3, #0
 80116ee:	e002      	b.n	80116f6 <UART_Receive_IT+0x174>
    }
    return HAL_OK;
 80116f0:	2300      	movs	r3, #0
 80116f2:	e000      	b.n	80116f6 <UART_Receive_IT+0x174>
  }
  else
  {
    return HAL_BUSY;
 80116f4:	2302      	movs	r3, #2
  }
}
 80116f6:	4618      	mov	r0, r3
 80116f8:	3730      	adds	r7, #48	; 0x30
 80116fa:	46bd      	mov	sp, r7
 80116fc:	bd80      	pop	{r7, pc}
	...

08011700 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8011700:	b580      	push	{r7, lr}
 8011702:	b084      	sub	sp, #16
 8011704:	af00      	add	r7, sp, #0
 8011706:	6078      	str	r0, [r7, #4]
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8011708:	687b      	ldr	r3, [r7, #4]
 801170a:	681b      	ldr	r3, [r3, #0]
 801170c:	691b      	ldr	r3, [r3, #16]
 801170e:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 8011712:	687b      	ldr	r3, [r7, #4]
 8011714:	68da      	ldr	r2, [r3, #12]
 8011716:	687b      	ldr	r3, [r7, #4]
 8011718:	681b      	ldr	r3, [r3, #0]
 801171a:	430a      	orrs	r2, r1
 801171c:	611a      	str	r2, [r3, #16]
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
  MODIFY_REG(huart->Instance->CR1,
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);
#else
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode;
 801171e:	687b      	ldr	r3, [r7, #4]
 8011720:	689a      	ldr	r2, [r3, #8]
 8011722:	687b      	ldr	r3, [r7, #4]
 8011724:	691b      	ldr	r3, [r3, #16]
 8011726:	431a      	orrs	r2, r3
 8011728:	687b      	ldr	r3, [r7, #4]
 801172a:	695b      	ldr	r3, [r3, #20]
 801172c:	4313      	orrs	r3, r2
 801172e:	60bb      	str	r3, [r7, #8]
  MODIFY_REG(huart->Instance->CR1,
 8011730:	687b      	ldr	r3, [r7, #4]
 8011732:	681b      	ldr	r3, [r3, #0]
 8011734:	68db      	ldr	r3, [r3, #12]
 8011736:	f423 53b0 	bic.w	r3, r3, #5632	; 0x1600
 801173a:	f023 030c 	bic.w	r3, r3, #12
 801173e:	687a      	ldr	r2, [r7, #4]
 8011740:	6812      	ldr	r2, [r2, #0]
 8011742:	68b9      	ldr	r1, [r7, #8]
 8011744:	430b      	orrs	r3, r1
 8011746:	60d3      	str	r3, [r2, #12]
             tmpreg);
#endif /* USART_CR1_OVER8 */

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8011748:	687b      	ldr	r3, [r7, #4]
 801174a:	681b      	ldr	r3, [r3, #0]
 801174c:	695b      	ldr	r3, [r3, #20]
 801174e:	f423 7140 	bic.w	r1, r3, #768	; 0x300
 8011752:	687b      	ldr	r3, [r7, #4]
 8011754:	699a      	ldr	r2, [r3, #24]
 8011756:	687b      	ldr	r3, [r7, #4]
 8011758:	681b      	ldr	r3, [r3, #0]
 801175a:	430a      	orrs	r2, r1
 801175c:	615a      	str	r2, [r3, #20]


  if(huart->Instance == USART1)
 801175e:	687b      	ldr	r3, [r7, #4]
 8011760:	681b      	ldr	r3, [r3, #0]
 8011762:	4a2c      	ldr	r2, [pc, #176]	; (8011814 <UART_SetConfig+0x114>)
 8011764:	4293      	cmp	r3, r2
 8011766:	d103      	bne.n	8011770 <UART_SetConfig+0x70>
  {
    pclk = HAL_RCC_GetPCLK2Freq();
 8011768:	f7fe fed4 	bl	8010514 <HAL_RCC_GetPCLK2Freq>
 801176c:	60f8      	str	r0, [r7, #12]
 801176e:	e002      	b.n	8011776 <UART_SetConfig+0x76>
  }
  else
  {
    pclk = HAL_RCC_GetPCLK1Freq();
 8011770:	f7fe febc 	bl	80104ec <HAL_RCC_GetPCLK1Freq>
 8011774:	60f8      	str	r0, [r7, #12]
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
#else
  huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8011776:	68fa      	ldr	r2, [r7, #12]
 8011778:	4613      	mov	r3, r2
 801177a:	009b      	lsls	r3, r3, #2
 801177c:	4413      	add	r3, r2
 801177e:	009a      	lsls	r2, r3, #2
 8011780:	441a      	add	r2, r3
 8011782:	687b      	ldr	r3, [r7, #4]
 8011784:	685b      	ldr	r3, [r3, #4]
 8011786:	009b      	lsls	r3, r3, #2
 8011788:	fbb2 f3f3 	udiv	r3, r2, r3
 801178c:	4a22      	ldr	r2, [pc, #136]	; (8011818 <UART_SetConfig+0x118>)
 801178e:	fba2 2303 	umull	r2, r3, r2, r3
 8011792:	095b      	lsrs	r3, r3, #5
 8011794:	0119      	lsls	r1, r3, #4
 8011796:	68fa      	ldr	r2, [r7, #12]
 8011798:	4613      	mov	r3, r2
 801179a:	009b      	lsls	r3, r3, #2
 801179c:	4413      	add	r3, r2
 801179e:	009a      	lsls	r2, r3, #2
 80117a0:	441a      	add	r2, r3
 80117a2:	687b      	ldr	r3, [r7, #4]
 80117a4:	685b      	ldr	r3, [r3, #4]
 80117a6:	009b      	lsls	r3, r3, #2
 80117a8:	fbb2 f2f3 	udiv	r2, r2, r3
 80117ac:	4b1a      	ldr	r3, [pc, #104]	; (8011818 <UART_SetConfig+0x118>)
 80117ae:	fba3 0302 	umull	r0, r3, r3, r2
 80117b2:	095b      	lsrs	r3, r3, #5
 80117b4:	2064      	movs	r0, #100	; 0x64
 80117b6:	fb00 f303 	mul.w	r3, r0, r3
 80117ba:	1ad3      	subs	r3, r2, r3
 80117bc:	011b      	lsls	r3, r3, #4
 80117be:	3332      	adds	r3, #50	; 0x32
 80117c0:	4a15      	ldr	r2, [pc, #84]	; (8011818 <UART_SetConfig+0x118>)
 80117c2:	fba2 2303 	umull	r2, r3, r2, r3
 80117c6:	095b      	lsrs	r3, r3, #5
 80117c8:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 80117cc:	4419      	add	r1, r3
 80117ce:	68fa      	ldr	r2, [r7, #12]
 80117d0:	4613      	mov	r3, r2
 80117d2:	009b      	lsls	r3, r3, #2
 80117d4:	4413      	add	r3, r2
 80117d6:	009a      	lsls	r2, r3, #2
 80117d8:	441a      	add	r2, r3
 80117da:	687b      	ldr	r3, [r7, #4]
 80117dc:	685b      	ldr	r3, [r3, #4]
 80117de:	009b      	lsls	r3, r3, #2
 80117e0:	fbb2 f2f3 	udiv	r2, r2, r3
 80117e4:	4b0c      	ldr	r3, [pc, #48]	; (8011818 <UART_SetConfig+0x118>)
 80117e6:	fba3 0302 	umull	r0, r3, r3, r2
 80117ea:	095b      	lsrs	r3, r3, #5
 80117ec:	2064      	movs	r0, #100	; 0x64
 80117ee:	fb00 f303 	mul.w	r3, r0, r3
 80117f2:	1ad3      	subs	r3, r2, r3
 80117f4:	011b      	lsls	r3, r3, #4
 80117f6:	3332      	adds	r3, #50	; 0x32
 80117f8:	4a07      	ldr	r2, [pc, #28]	; (8011818 <UART_SetConfig+0x118>)
 80117fa:	fba2 2303 	umull	r2, r3, r2, r3
 80117fe:	095b      	lsrs	r3, r3, #5
 8011800:	f003 020f 	and.w	r2, r3, #15
 8011804:	687b      	ldr	r3, [r7, #4]
 8011806:	681b      	ldr	r3, [r3, #0]
 8011808:	440a      	add	r2, r1
 801180a:	609a      	str	r2, [r3, #8]
#endif /* USART_CR1_OVER8 */
}
 801180c:	bf00      	nop
 801180e:	3710      	adds	r7, #16
 8011810:	46bd      	mov	sp, r7
 8011812:	bd80      	pop	{r7, pc}
 8011814:	40013800 	.word	0x40013800
 8011818:	51eb851f 	.word	0x51eb851f

0801181c <makeFreeRtosPriority>:

extern void xPortSysTickHandler(void);

/* Convert from CMSIS type osPriority to FreeRTOS priority number */
static unsigned portBASE_TYPE makeFreeRtosPriority (osPriority priority)
{
 801181c:	b480      	push	{r7}
 801181e:	b085      	sub	sp, #20
 8011820:	af00      	add	r7, sp, #0
 8011822:	4603      	mov	r3, r0
 8011824:	80fb      	strh	r3, [r7, #6]
  unsigned portBASE_TYPE fpriority = tskIDLE_PRIORITY;
 8011826:	2300      	movs	r3, #0
 8011828:	60fb      	str	r3, [r7, #12]
  
  if (priority != osPriorityError) {
 801182a:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 801182e:	2b84      	cmp	r3, #132	; 0x84
 8011830:	d005      	beq.n	801183e <makeFreeRtosPriority+0x22>
    fpriority += (priority - osPriorityIdle);
 8011832:	f9b7 2006 	ldrsh.w	r2, [r7, #6]
 8011836:	68fb      	ldr	r3, [r7, #12]
 8011838:	4413      	add	r3, r2
 801183a:	3303      	adds	r3, #3
 801183c:	60fb      	str	r3, [r7, #12]
  }
  
  return fpriority;
 801183e:	68fb      	ldr	r3, [r7, #12]
}
 8011840:	4618      	mov	r0, r3
 8011842:	3714      	adds	r7, #20
 8011844:	46bd      	mov	sp, r7
 8011846:	bc80      	pop	{r7}
 8011848:	4770      	bx	lr

0801184a <osKernelStart>:
* @param  argument      pointer that is passed to the thread function as start argument.
* @retval status code that indicates the execution status of the function
* @note   MUST REMAIN UNCHANGED: \b osKernelStart shall be consistent in every CMSIS-RTOS.
*/
osStatus osKernelStart (void)
{
 801184a:	b580      	push	{r7, lr}
 801184c:	af00      	add	r7, sp, #0
  vTaskStartScheduler();
 801184e:	f001 f9c3 	bl	8012bd8 <vTaskStartScheduler>
  
  return osOK;
 8011852:	2300      	movs	r3, #0
}
 8011854:	4618      	mov	r0, r3
 8011856:	bd80      	pop	{r7, pc}

08011858 <osThreadCreate>:
* @param  argument      pointer that is passed to the thread function as start argument.
* @retval thread ID for reference by other functions or NULL in case of error.
* @note   MUST REMAIN UNCHANGED: \b osThreadCreate shall be consistent in every CMSIS-RTOS.
*/
osThreadId osThreadCreate (const osThreadDef_t *thread_def, void *argument)
{
 8011858:	b5f0      	push	{r4, r5, r6, r7, lr}
 801185a:	b089      	sub	sp, #36	; 0x24
 801185c:	af04      	add	r7, sp, #16
 801185e:	6078      	str	r0, [r7, #4]
 8011860:	6039      	str	r1, [r7, #0]
  TaskHandle_t handle;
  
#if( configSUPPORT_STATIC_ALLOCATION == 1 ) &&  ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
  if((thread_def->buffer != NULL) && (thread_def->controlblock != NULL)) {
 8011862:	687b      	ldr	r3, [r7, #4]
 8011864:	695b      	ldr	r3, [r3, #20]
 8011866:	2b00      	cmp	r3, #0
 8011868:	d020      	beq.n	80118ac <osThreadCreate+0x54>
 801186a:	687b      	ldr	r3, [r7, #4]
 801186c:	699b      	ldr	r3, [r3, #24]
 801186e:	2b00      	cmp	r3, #0
 8011870:	d01c      	beq.n	80118ac <osThreadCreate+0x54>
    handle = xTaskCreateStatic((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 8011872:	687b      	ldr	r3, [r7, #4]
 8011874:	685c      	ldr	r4, [r3, #4]
 8011876:	687b      	ldr	r3, [r7, #4]
 8011878:	681d      	ldr	r5, [r3, #0]
 801187a:	687b      	ldr	r3, [r7, #4]
 801187c:	691e      	ldr	r6, [r3, #16]
 801187e:	687b      	ldr	r3, [r7, #4]
 8011880:	f9b3 3008 	ldrsh.w	r3, [r3, #8]
 8011884:	4618      	mov	r0, r3
 8011886:	f7ff ffc9 	bl	801181c <makeFreeRtosPriority>
 801188a:	4601      	mov	r1, r0
              thread_def->stacksize, argument, makeFreeRtosPriority(thread_def->tpriority),
              thread_def->buffer, thread_def->controlblock);
 801188c:	687b      	ldr	r3, [r7, #4]
 801188e:	695b      	ldr	r3, [r3, #20]
 8011890:	687a      	ldr	r2, [r7, #4]
 8011892:	6992      	ldr	r2, [r2, #24]
    handle = xTaskCreateStatic((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 8011894:	9202      	str	r2, [sp, #8]
 8011896:	9301      	str	r3, [sp, #4]
 8011898:	9100      	str	r1, [sp, #0]
 801189a:	683b      	ldr	r3, [r7, #0]
 801189c:	4632      	mov	r2, r6
 801189e:	4629      	mov	r1, r5
 80118a0:	4620      	mov	r0, r4
 80118a2:	f000 ffbc 	bl	801281e <xTaskCreateStatic>
 80118a6:	4603      	mov	r3, r0
 80118a8:	60fb      	str	r3, [r7, #12]
 80118aa:	e01c      	b.n	80118e6 <osThreadCreate+0x8e>
  }
  else {
    if (xTaskCreate((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 80118ac:	687b      	ldr	r3, [r7, #4]
 80118ae:	685c      	ldr	r4, [r3, #4]
 80118b0:	687b      	ldr	r3, [r7, #4]
 80118b2:	681d      	ldr	r5, [r3, #0]
              thread_def->stacksize, argument, makeFreeRtosPriority(thread_def->tpriority),
 80118b4:	687b      	ldr	r3, [r7, #4]
 80118b6:	691b      	ldr	r3, [r3, #16]
    if (xTaskCreate((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 80118b8:	b29e      	uxth	r6, r3
 80118ba:	687b      	ldr	r3, [r7, #4]
 80118bc:	f9b3 3008 	ldrsh.w	r3, [r3, #8]
 80118c0:	4618      	mov	r0, r3
 80118c2:	f7ff ffab 	bl	801181c <makeFreeRtosPriority>
 80118c6:	4602      	mov	r2, r0
 80118c8:	f107 030c 	add.w	r3, r7, #12
 80118cc:	9301      	str	r3, [sp, #4]
 80118ce:	9200      	str	r2, [sp, #0]
 80118d0:	683b      	ldr	r3, [r7, #0]
 80118d2:	4632      	mov	r2, r6
 80118d4:	4629      	mov	r1, r5
 80118d6:	4620      	mov	r0, r4
 80118d8:	f000 fffd 	bl	80128d6 <xTaskCreate>
 80118dc:	4603      	mov	r3, r0
 80118de:	2b01      	cmp	r3, #1
 80118e0:	d001      	beq.n	80118e6 <osThreadCreate+0x8e>
              &handle) != pdPASS)  {
      return NULL;
 80118e2:	2300      	movs	r3, #0
 80118e4:	e000      	b.n	80118e8 <osThreadCreate+0x90>
                   &handle) != pdPASS)  {
    return NULL;
  }     
#endif
  
  return handle;
 80118e6:	68fb      	ldr	r3, [r7, #12]
}
 80118e8:	4618      	mov	r0, r3
 80118ea:	3714      	adds	r7, #20
 80118ec:	46bd      	mov	sp, r7
 80118ee:	bdf0      	pop	{r4, r5, r6, r7, pc}

080118f0 <osDelay>:
* @brief   Wait for Timeout (Time Delay)
* @param   millisec      time delay value
* @retval  status code that indicates the execution status of the function.
*/
osStatus osDelay (uint32_t millisec)
{
 80118f0:	b580      	push	{r7, lr}
 80118f2:	b084      	sub	sp, #16
 80118f4:	af00      	add	r7, sp, #0
 80118f6:	6078      	str	r0, [r7, #4]
#if INCLUDE_vTaskDelay
  TickType_t ticks = millisec / portTICK_PERIOD_MS;
 80118f8:	687b      	ldr	r3, [r7, #4]
 80118fa:	60fb      	str	r3, [r7, #12]
  
  vTaskDelay(ticks ? ticks : 1);          /* Minimum delay = 1 tick */
 80118fc:	68fb      	ldr	r3, [r7, #12]
 80118fe:	2b00      	cmp	r3, #0
 8011900:	d001      	beq.n	8011906 <osDelay+0x16>
 8011902:	68fb      	ldr	r3, [r7, #12]
 8011904:	e000      	b.n	8011908 <osDelay+0x18>
 8011906:	2301      	movs	r3, #1
 8011908:	4618      	mov	r0, r3
 801190a:	f001 f931 	bl	8012b70 <vTaskDelay>
  
  return osOK;
 801190e:	2300      	movs	r3, #0
#else
  (void) millisec;
  
  return osErrorResource;
#endif
}
 8011910:	4618      	mov	r0, r3
 8011912:	3710      	adds	r7, #16
 8011914:	46bd      	mov	sp, r7
 8011916:	bd80      	pop	{r7, pc}

08011918 <osSemaphoreCreate>:
* @param count         number of available resources.
* @retval  semaphore ID for reference by other functions or NULL in case of error.
* @note   MUST REMAIN UNCHANGED: \b osSemaphoreCreate shall be consistent in every CMSIS-RTOS.
*/
osSemaphoreId osSemaphoreCreate (const osSemaphoreDef_t *semaphore_def, int32_t count)
{ 
 8011918:	b580      	push	{r7, lr}
 801191a:	b086      	sub	sp, #24
 801191c:	af02      	add	r7, sp, #8
 801191e:	6078      	str	r0, [r7, #4]
 8011920:	6039      	str	r1, [r7, #0]
#if( configSUPPORT_STATIC_ALLOCATION == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )

  osSemaphoreId sema;
  
  if (semaphore_def->controlblock != NULL){
 8011922:	687b      	ldr	r3, [r7, #4]
 8011924:	685b      	ldr	r3, [r3, #4]
 8011926:	2b00      	cmp	r3, #0
 8011928:	d00f      	beq.n	801194a <osSemaphoreCreate+0x32>
    if (count == 1) {
 801192a:	683b      	ldr	r3, [r7, #0]
 801192c:	2b01      	cmp	r3, #1
 801192e:	d10a      	bne.n	8011946 <osSemaphoreCreate+0x2e>
      return xSemaphoreCreateBinaryStatic( semaphore_def->controlblock );
 8011930:	687b      	ldr	r3, [r7, #4]
 8011932:	685b      	ldr	r3, [r3, #4]
 8011934:	2203      	movs	r2, #3
 8011936:	9200      	str	r2, [sp, #0]
 8011938:	2200      	movs	r2, #0
 801193a:	2100      	movs	r1, #0
 801193c:	2001      	movs	r0, #1
 801193e:	f000 fb01 	bl	8011f44 <xQueueGenericCreateStatic>
 8011942:	4603      	mov	r3, r0
 8011944:	e016      	b.n	8011974 <osSemaphoreCreate+0x5c>
    }
    else {
#if (configUSE_COUNTING_SEMAPHORES == 1 )
      return xSemaphoreCreateCountingStatic( count, count, semaphore_def->controlblock );
#else
      return NULL;
 8011946:	2300      	movs	r3, #0
 8011948:	e014      	b.n	8011974 <osSemaphoreCreate+0x5c>
#endif
    }
  }
  else {
    if (count == 1) {
 801194a:	683b      	ldr	r3, [r7, #0]
 801194c:	2b01      	cmp	r3, #1
 801194e:	d110      	bne.n	8011972 <osSemaphoreCreate+0x5a>
      vSemaphoreCreateBinary(sema);
 8011950:	2203      	movs	r2, #3
 8011952:	2100      	movs	r1, #0
 8011954:	2001      	movs	r0, #1
 8011956:	f000 fb6c 	bl	8012032 <xQueueGenericCreate>
 801195a:	60f8      	str	r0, [r7, #12]
 801195c:	68fb      	ldr	r3, [r7, #12]
 801195e:	2b00      	cmp	r3, #0
 8011960:	d005      	beq.n	801196e <osSemaphoreCreate+0x56>
 8011962:	2300      	movs	r3, #0
 8011964:	2200      	movs	r2, #0
 8011966:	2100      	movs	r1, #0
 8011968:	68f8      	ldr	r0, [r7, #12]
 801196a:	f000 fbbf 	bl	80120ec <xQueueGenericSend>
      return sema;
 801196e:	68fb      	ldr	r3, [r7, #12]
 8011970:	e000      	b.n	8011974 <osSemaphoreCreate+0x5c>
    }
    else {
#if (configUSE_COUNTING_SEMAPHORES == 1 )	
      return xSemaphoreCreateCounting(count, count);
#else
      return NULL;
 8011972:	2300      	movs	r3, #0
#else
    return NULL;
#endif
  }
#endif
}
 8011974:	4618      	mov	r0, r3
 8011976:	3710      	adds	r7, #16
 8011978:	46bd      	mov	sp, r7
 801197a:	bd80      	pop	{r7, pc}

0801197c <xEventGroupCreate>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )

	EventGroupHandle_t xEventGroupCreate( void )
	{
 801197c:	b580      	push	{r7, lr}
 801197e:	b082      	sub	sp, #8
 8011980:	af00      	add	r7, sp, #0
	EventGroup_t *pxEventBits;

		/* Allocate the event group. */
		pxEventBits = ( EventGroup_t * ) pvPortMalloc( sizeof( EventGroup_t ) );
 8011982:	201c      	movs	r0, #28
 8011984:	f002 fa6a 	bl	8013e5c <pvPortMalloc>
 8011988:	6078      	str	r0, [r7, #4]

		if( pxEventBits != NULL )
 801198a:	687b      	ldr	r3, [r7, #4]
 801198c:	2b00      	cmp	r3, #0
 801198e:	d00a      	beq.n	80119a6 <xEventGroupCreate+0x2a>
		{
			pxEventBits->uxEventBits = 0;
 8011990:	687b      	ldr	r3, [r7, #4]
 8011992:	2200      	movs	r2, #0
 8011994:	601a      	str	r2, [r3, #0]
			vListInitialise( &( pxEventBits->xTasksWaitingForBits ) );
 8011996:	687b      	ldr	r3, [r7, #4]
 8011998:	3304      	adds	r3, #4
 801199a:	4618      	mov	r0, r3
 801199c:	f000 f9ba 	bl	8011d14 <vListInitialise>
			#if( configSUPPORT_STATIC_ALLOCATION == 1 )
			{
				/* Both static and dynamic allocation can be used, so note this
				event group was allocated statically in case the event group is
				later deleted. */
				pxEventBits->ucStaticallyAllocated = pdFALSE;
 80119a0:	687b      	ldr	r3, [r7, #4]
 80119a2:	2200      	movs	r2, #0
 80119a4:	761a      	strb	r2, [r3, #24]
		else
		{
			traceEVENT_GROUP_CREATE_FAILED();
		}

		return ( EventGroupHandle_t ) pxEventBits;
 80119a6:	687b      	ldr	r3, [r7, #4]
	}
 80119a8:	4618      	mov	r0, r3
 80119aa:	3708      	adds	r7, #8
 80119ac:	46bd      	mov	sp, r7
 80119ae:	bd80      	pop	{r7, pc}

080119b0 <xEventGroupWaitBits>:
	return uxReturn;
}
/*-----------------------------------------------------------*/

EventBits_t xEventGroupWaitBits( EventGroupHandle_t xEventGroup, const EventBits_t uxBitsToWaitFor, const BaseType_t xClearOnExit, const BaseType_t xWaitForAllBits, TickType_t xTicksToWait )
{
 80119b0:	b580      	push	{r7, lr}
 80119b2:	b090      	sub	sp, #64	; 0x40
 80119b4:	af00      	add	r7, sp, #0
 80119b6:	60f8      	str	r0, [r7, #12]
 80119b8:	60b9      	str	r1, [r7, #8]
 80119ba:	607a      	str	r2, [r7, #4]
 80119bc:	603b      	str	r3, [r7, #0]
EventGroup_t *pxEventBits = ( EventGroup_t * ) xEventGroup;
 80119be:	68fb      	ldr	r3, [r7, #12]
 80119c0:	637b      	str	r3, [r7, #52]	; 0x34
EventBits_t uxReturn, uxControlBits = 0;
 80119c2:	2300      	movs	r3, #0
 80119c4:	63bb      	str	r3, [r7, #56]	; 0x38
BaseType_t xWaitConditionMet, xAlreadyYielded;
BaseType_t xTimeoutOccurred = pdFALSE;
 80119c6:	2300      	movs	r3, #0
 80119c8:	633b      	str	r3, [r7, #48]	; 0x30

	/* Check the user is not attempting to wait on the bits used by the kernel
	itself, and that at least one bit is being requested. */
	configASSERT( xEventGroup );
 80119ca:	68fb      	ldr	r3, [r7, #12]
 80119cc:	2b00      	cmp	r3, #0
 80119ce:	d10a      	bne.n	80119e6 <xEventGroupWaitBits+0x36>

portFORCE_INLINE static void vPortRaiseBASEPRI( void )
{
uint32_t ulNewBASEPRI;

	__asm volatile
 80119d0:	f04f 0350 	mov.w	r3, #80	; 0x50
 80119d4:	f383 8811 	msr	BASEPRI, r3
 80119d8:	f3bf 8f6f 	isb	sy
 80119dc:	f3bf 8f4f 	dsb	sy
 80119e0:	623b      	str	r3, [r7, #32]
		"	msr basepri, %0											\n" \
		"	isb														\n" \
		"	dsb														\n" \
		:"=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);
}
 80119e2:	bf00      	nop
 80119e4:	e7fe      	b.n	80119e4 <xEventGroupWaitBits+0x34>
	configASSERT( ( uxBitsToWaitFor & eventEVENT_BITS_CONTROL_BYTES ) == 0 );
 80119e6:	68bb      	ldr	r3, [r7, #8]
 80119e8:	f003 437f 	and.w	r3, r3, #4278190080	; 0xff000000
 80119ec:	2b00      	cmp	r3, #0
 80119ee:	d00a      	beq.n	8011a06 <xEventGroupWaitBits+0x56>
	__asm volatile
 80119f0:	f04f 0350 	mov.w	r3, #80	; 0x50
 80119f4:	f383 8811 	msr	BASEPRI, r3
 80119f8:	f3bf 8f6f 	isb	sy
 80119fc:	f3bf 8f4f 	dsb	sy
 8011a00:	61fb      	str	r3, [r7, #28]
}
 8011a02:	bf00      	nop
 8011a04:	e7fe      	b.n	8011a04 <xEventGroupWaitBits+0x54>
	configASSERT( uxBitsToWaitFor != 0 );
 8011a06:	68bb      	ldr	r3, [r7, #8]
 8011a08:	2b00      	cmp	r3, #0
 8011a0a:	d10a      	bne.n	8011a22 <xEventGroupWaitBits+0x72>
	__asm volatile
 8011a0c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8011a10:	f383 8811 	msr	BASEPRI, r3
 8011a14:	f3bf 8f6f 	isb	sy
 8011a18:	f3bf 8f4f 	dsb	sy
 8011a1c:	61bb      	str	r3, [r7, #24]
}
 8011a1e:	bf00      	nop
 8011a20:	e7fe      	b.n	8011a20 <xEventGroupWaitBits+0x70>
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8011a22:	f001 fdcd 	bl	80135c0 <xTaskGetSchedulerState>
 8011a26:	4603      	mov	r3, r0
 8011a28:	2b00      	cmp	r3, #0
 8011a2a:	d102      	bne.n	8011a32 <xEventGroupWaitBits+0x82>
 8011a2c:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8011a2e:	2b00      	cmp	r3, #0
 8011a30:	d101      	bne.n	8011a36 <xEventGroupWaitBits+0x86>
 8011a32:	2301      	movs	r3, #1
 8011a34:	e000      	b.n	8011a38 <xEventGroupWaitBits+0x88>
 8011a36:	2300      	movs	r3, #0
 8011a38:	2b00      	cmp	r3, #0
 8011a3a:	d10a      	bne.n	8011a52 <xEventGroupWaitBits+0xa2>
	__asm volatile
 8011a3c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8011a40:	f383 8811 	msr	BASEPRI, r3
 8011a44:	f3bf 8f6f 	isb	sy
 8011a48:	f3bf 8f4f 	dsb	sy
 8011a4c:	617b      	str	r3, [r7, #20]
}
 8011a4e:	bf00      	nop
 8011a50:	e7fe      	b.n	8011a50 <xEventGroupWaitBits+0xa0>
	}
	#endif

	vTaskSuspendAll();
 8011a52:	f001 f92b 	bl	8012cac <vTaskSuspendAll>
	{
		const EventBits_t uxCurrentEventBits = pxEventBits->uxEventBits;
 8011a56:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8011a58:	681b      	ldr	r3, [r3, #0]
 8011a5a:	62fb      	str	r3, [r7, #44]	; 0x2c

		/* Check to see if the wait condition is already met or not. */
		xWaitConditionMet = prvTestWaitCondition( uxCurrentEventBits, uxBitsToWaitFor, xWaitForAllBits );
 8011a5c:	683a      	ldr	r2, [r7, #0]
 8011a5e:	68b9      	ldr	r1, [r7, #8]
 8011a60:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 8011a62:	f000 f936 	bl	8011cd2 <prvTestWaitCondition>
 8011a66:	62b8      	str	r0, [r7, #40]	; 0x28

		if( xWaitConditionMet != pdFALSE )
 8011a68:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8011a6a:	2b00      	cmp	r3, #0
 8011a6c:	d00e      	beq.n	8011a8c <xEventGroupWaitBits+0xdc>
		{
			/* The wait condition has already been met so there is no need to
			block. */
			uxReturn = uxCurrentEventBits;
 8011a6e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8011a70:	63fb      	str	r3, [r7, #60]	; 0x3c
			xTicksToWait = ( TickType_t ) 0;
 8011a72:	2300      	movs	r3, #0
 8011a74:	64bb      	str	r3, [r7, #72]	; 0x48

			/* Clear the wait bits if requested to do so. */
			if( xClearOnExit != pdFALSE )
 8011a76:	687b      	ldr	r3, [r7, #4]
 8011a78:	2b00      	cmp	r3, #0
 8011a7a:	d028      	beq.n	8011ace <xEventGroupWaitBits+0x11e>
			{
				pxEventBits->uxEventBits &= ~uxBitsToWaitFor;
 8011a7c:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8011a7e:	681a      	ldr	r2, [r3, #0]
 8011a80:	68bb      	ldr	r3, [r7, #8]
 8011a82:	43db      	mvns	r3, r3
 8011a84:	401a      	ands	r2, r3
 8011a86:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8011a88:	601a      	str	r2, [r3, #0]
 8011a8a:	e020      	b.n	8011ace <xEventGroupWaitBits+0x11e>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
		else if( xTicksToWait == ( TickType_t ) 0 )
 8011a8c:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8011a8e:	2b00      	cmp	r3, #0
 8011a90:	d104      	bne.n	8011a9c <xEventGroupWaitBits+0xec>
		{
			/* The wait condition has not been met, but no block time was
			specified, so just return the current value. */
			uxReturn = uxCurrentEventBits;
 8011a92:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8011a94:	63fb      	str	r3, [r7, #60]	; 0x3c
			xTimeoutOccurred = pdTRUE;
 8011a96:	2301      	movs	r3, #1
 8011a98:	633b      	str	r3, [r7, #48]	; 0x30
 8011a9a:	e018      	b.n	8011ace <xEventGroupWaitBits+0x11e>
		{
			/* The task is going to block to wait for its required bits to be
			set.  uxControlBits are used to remember the specified behaviour of
			this call to xEventGroupWaitBits() - for use when the event bits
			unblock the task. */
			if( xClearOnExit != pdFALSE )
 8011a9c:	687b      	ldr	r3, [r7, #4]
 8011a9e:	2b00      	cmp	r3, #0
 8011aa0:	d003      	beq.n	8011aaa <xEventGroupWaitBits+0xfa>
			{
				uxControlBits |= eventCLEAR_EVENTS_ON_EXIT_BIT;
 8011aa2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8011aa4:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8011aa8:	63bb      	str	r3, [r7, #56]	; 0x38
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			if( xWaitForAllBits != pdFALSE )
 8011aaa:	683b      	ldr	r3, [r7, #0]
 8011aac:	2b00      	cmp	r3, #0
 8011aae:	d003      	beq.n	8011ab8 <xEventGroupWaitBits+0x108>
			{
				uxControlBits |= eventWAIT_FOR_ALL_BITS;
 8011ab0:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8011ab2:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 8011ab6:	63bb      	str	r3, [r7, #56]	; 0x38
			}

			/* Store the bits that the calling task is waiting for in the
			task's event list item so the kernel knows when a match is
			found.  Then enter the blocked state. */
			vTaskPlaceOnUnorderedEventList( &( pxEventBits->xTasksWaitingForBits ), ( uxBitsToWaitFor | uxControlBits ), xTicksToWait );
 8011ab8:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8011aba:	1d18      	adds	r0, r3, #4
 8011abc:	68ba      	ldr	r2, [r7, #8]
 8011abe:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8011ac0:	4313      	orrs	r3, r2
 8011ac2:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8011ac4:	4619      	mov	r1, r3
 8011ac6:	f001 fadf 	bl	8013088 <vTaskPlaceOnUnorderedEventList>

			/* This is obsolete as it will get set after the task unblocks, but
			some compilers mistakenly generate a warning about the variable
			being returned without being set if it is not done. */
			uxReturn = 0;
 8011aca:	2300      	movs	r3, #0
 8011acc:	63fb      	str	r3, [r7, #60]	; 0x3c

			traceEVENT_GROUP_WAIT_BITS_BLOCK( xEventGroup, uxBitsToWaitFor );
		}
	}
	xAlreadyYielded = xTaskResumeAll();
 8011ace:	f001 f8fb 	bl	8012cc8 <xTaskResumeAll>
 8011ad2:	6278      	str	r0, [r7, #36]	; 0x24

	if( xTicksToWait != ( TickType_t ) 0 )
 8011ad4:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8011ad6:	2b00      	cmp	r3, #0
 8011ad8:	d031      	beq.n	8011b3e <xEventGroupWaitBits+0x18e>
	{
		if( xAlreadyYielded == pdFALSE )
 8011ada:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8011adc:	2b00      	cmp	r3, #0
 8011ade:	d107      	bne.n	8011af0 <xEventGroupWaitBits+0x140>
		{
			portYIELD_WITHIN_API();
 8011ae0:	4b19      	ldr	r3, [pc, #100]	; (8011b48 <xEventGroupWaitBits+0x198>)
 8011ae2:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8011ae6:	601a      	str	r2, [r3, #0]
 8011ae8:	f3bf 8f4f 	dsb	sy
 8011aec:	f3bf 8f6f 	isb	sy

		/* The task blocked to wait for its required bits to be set - at this
		point either the required bits were set or the block time expired.  If
		the required bits were set they will have been stored in the task's
		event list item, and they should now be retrieved then cleared. */
		uxReturn = uxTaskResetEventItemValue();
 8011af0:	f001 ff30 	bl	8013954 <uxTaskResetEventItemValue>
 8011af4:	63f8      	str	r0, [r7, #60]	; 0x3c

		if( ( uxReturn & eventUNBLOCKED_DUE_TO_BIT_SET ) == ( EventBits_t ) 0 )
 8011af6:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8011af8:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8011afc:	2b00      	cmp	r3, #0
 8011afe:	d11a      	bne.n	8011b36 <xEventGroupWaitBits+0x186>
		{
			taskENTER_CRITICAL();
 8011b00:	f002 f8ac 	bl	8013c5c <vPortEnterCritical>
			{
				/* The task timed out, just return the current event bit value. */
				uxReturn = pxEventBits->uxEventBits;
 8011b04:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8011b06:	681b      	ldr	r3, [r3, #0]
 8011b08:	63fb      	str	r3, [r7, #60]	; 0x3c

				/* It is possible that the event bits were updated between this
				task leaving the Blocked state and running again. */
				if( prvTestWaitCondition( uxReturn, uxBitsToWaitFor, xWaitForAllBits ) != pdFALSE )
 8011b0a:	683a      	ldr	r2, [r7, #0]
 8011b0c:	68b9      	ldr	r1, [r7, #8]
 8011b0e:	6bf8      	ldr	r0, [r7, #60]	; 0x3c
 8011b10:	f000 f8df 	bl	8011cd2 <prvTestWaitCondition>
 8011b14:	4603      	mov	r3, r0
 8011b16:	2b00      	cmp	r3, #0
 8011b18:	d009      	beq.n	8011b2e <xEventGroupWaitBits+0x17e>
				{
					if( xClearOnExit != pdFALSE )
 8011b1a:	687b      	ldr	r3, [r7, #4]
 8011b1c:	2b00      	cmp	r3, #0
 8011b1e:	d006      	beq.n	8011b2e <xEventGroupWaitBits+0x17e>
					{
						pxEventBits->uxEventBits &= ~uxBitsToWaitFor;
 8011b20:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8011b22:	681a      	ldr	r2, [r3, #0]
 8011b24:	68bb      	ldr	r3, [r7, #8]
 8011b26:	43db      	mvns	r3, r3
 8011b28:	401a      	ands	r2, r3
 8011b2a:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8011b2c:	601a      	str	r2, [r3, #0]
				}
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}
				xTimeoutOccurred = pdTRUE;
 8011b2e:	2301      	movs	r3, #1
 8011b30:	633b      	str	r3, [r7, #48]	; 0x30
			}
			taskEXIT_CRITICAL();
 8011b32:	f002 f8c3 	bl	8013cbc <vPortExitCritical>
		{
			/* The task unblocked because the bits were set. */
		}

		/* The task blocked so control bits may have been set. */
		uxReturn &= ~eventEVENT_BITS_CONTROL_BYTES;
 8011b36:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8011b38:	f023 437f 	bic.w	r3, r3, #4278190080	; 0xff000000
 8011b3c:	63fb      	str	r3, [r7, #60]	; 0x3c
	traceEVENT_GROUP_WAIT_BITS_END( xEventGroup, uxBitsToWaitFor, xTimeoutOccurred );

	/* Prevent compiler warnings when trace macros are not used. */
	( void ) xTimeoutOccurred;

	return uxReturn;
 8011b3e:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
}
 8011b40:	4618      	mov	r0, r3
 8011b42:	3740      	adds	r7, #64	; 0x40
 8011b44:	46bd      	mov	sp, r7
 8011b46:	bd80      	pop	{r7, pc}
 8011b48:	e000ed04 	.word	0xe000ed04

08011b4c <xEventGroupClearBits>:
/*-----------------------------------------------------------*/

EventBits_t xEventGroupClearBits( EventGroupHandle_t xEventGroup, const EventBits_t uxBitsToClear )
{
 8011b4c:	b580      	push	{r7, lr}
 8011b4e:	b086      	sub	sp, #24
 8011b50:	af00      	add	r7, sp, #0
 8011b52:	6078      	str	r0, [r7, #4]
 8011b54:	6039      	str	r1, [r7, #0]
EventGroup_t *pxEventBits = ( EventGroup_t * ) xEventGroup;
 8011b56:	687b      	ldr	r3, [r7, #4]
 8011b58:	617b      	str	r3, [r7, #20]
EventBits_t uxReturn;

	/* Check the user is not attempting to clear the bits used by the kernel
	itself. */
	configASSERT( xEventGroup );
 8011b5a:	687b      	ldr	r3, [r7, #4]
 8011b5c:	2b00      	cmp	r3, #0
 8011b5e:	d10a      	bne.n	8011b76 <xEventGroupClearBits+0x2a>
	__asm volatile
 8011b60:	f04f 0350 	mov.w	r3, #80	; 0x50
 8011b64:	f383 8811 	msr	BASEPRI, r3
 8011b68:	f3bf 8f6f 	isb	sy
 8011b6c:	f3bf 8f4f 	dsb	sy
 8011b70:	60fb      	str	r3, [r7, #12]
}
 8011b72:	bf00      	nop
 8011b74:	e7fe      	b.n	8011b74 <xEventGroupClearBits+0x28>
	configASSERT( ( uxBitsToClear & eventEVENT_BITS_CONTROL_BYTES ) == 0 );
 8011b76:	683b      	ldr	r3, [r7, #0]
 8011b78:	f003 437f 	and.w	r3, r3, #4278190080	; 0xff000000
 8011b7c:	2b00      	cmp	r3, #0
 8011b7e:	d00a      	beq.n	8011b96 <xEventGroupClearBits+0x4a>
	__asm volatile
 8011b80:	f04f 0350 	mov.w	r3, #80	; 0x50
 8011b84:	f383 8811 	msr	BASEPRI, r3
 8011b88:	f3bf 8f6f 	isb	sy
 8011b8c:	f3bf 8f4f 	dsb	sy
 8011b90:	60bb      	str	r3, [r7, #8]
}
 8011b92:	bf00      	nop
 8011b94:	e7fe      	b.n	8011b94 <xEventGroupClearBits+0x48>

	taskENTER_CRITICAL();
 8011b96:	f002 f861 	bl	8013c5c <vPortEnterCritical>
	{
		traceEVENT_GROUP_CLEAR_BITS( xEventGroup, uxBitsToClear );

		/* The value returned is the event group value prior to the bits being
		cleared. */
		uxReturn = pxEventBits->uxEventBits;
 8011b9a:	697b      	ldr	r3, [r7, #20]
 8011b9c:	681b      	ldr	r3, [r3, #0]
 8011b9e:	613b      	str	r3, [r7, #16]

		/* Clear the bits. */
		pxEventBits->uxEventBits &= ~uxBitsToClear;
 8011ba0:	697b      	ldr	r3, [r7, #20]
 8011ba2:	681a      	ldr	r2, [r3, #0]
 8011ba4:	683b      	ldr	r3, [r7, #0]
 8011ba6:	43db      	mvns	r3, r3
 8011ba8:	401a      	ands	r2, r3
 8011baa:	697b      	ldr	r3, [r7, #20]
 8011bac:	601a      	str	r2, [r3, #0]
	}
	taskEXIT_CRITICAL();
 8011bae:	f002 f885 	bl	8013cbc <vPortExitCritical>

	return uxReturn;
 8011bb2:	693b      	ldr	r3, [r7, #16]
}
 8011bb4:	4618      	mov	r0, r3
 8011bb6:	3718      	adds	r7, #24
 8011bb8:	46bd      	mov	sp, r7
 8011bba:	bd80      	pop	{r7, pc}

08011bbc <xEventGroupSetBits>:
	return uxReturn;
}
/*-----------------------------------------------------------*/

EventBits_t xEventGroupSetBits( EventGroupHandle_t xEventGroup, const EventBits_t uxBitsToSet )
{
 8011bbc:	b580      	push	{r7, lr}
 8011bbe:	b08e      	sub	sp, #56	; 0x38
 8011bc0:	af00      	add	r7, sp, #0
 8011bc2:	6078      	str	r0, [r7, #4]
 8011bc4:	6039      	str	r1, [r7, #0]
ListItem_t *pxListItem, *pxNext;
ListItem_t const *pxListEnd;
List_t *pxList;
EventBits_t uxBitsToClear = 0, uxBitsWaitedFor, uxControlBits;
 8011bc6:	2300      	movs	r3, #0
 8011bc8:	633b      	str	r3, [r7, #48]	; 0x30
EventGroup_t *pxEventBits = ( EventGroup_t * ) xEventGroup;
 8011bca:	687b      	ldr	r3, [r7, #4]
 8011bcc:	62bb      	str	r3, [r7, #40]	; 0x28
BaseType_t xMatchFound = pdFALSE;
 8011bce:	2300      	movs	r3, #0
 8011bd0:	62fb      	str	r3, [r7, #44]	; 0x2c

	/* Check the user is not attempting to set the bits used by the kernel
	itself. */
	configASSERT( xEventGroup );
 8011bd2:	687b      	ldr	r3, [r7, #4]
 8011bd4:	2b00      	cmp	r3, #0
 8011bd6:	d10a      	bne.n	8011bee <xEventGroupSetBits+0x32>
	__asm volatile
 8011bd8:	f04f 0350 	mov.w	r3, #80	; 0x50
 8011bdc:	f383 8811 	msr	BASEPRI, r3
 8011be0:	f3bf 8f6f 	isb	sy
 8011be4:	f3bf 8f4f 	dsb	sy
 8011be8:	613b      	str	r3, [r7, #16]
}
 8011bea:	bf00      	nop
 8011bec:	e7fe      	b.n	8011bec <xEventGroupSetBits+0x30>
	configASSERT( ( uxBitsToSet & eventEVENT_BITS_CONTROL_BYTES ) == 0 );
 8011bee:	683b      	ldr	r3, [r7, #0]
 8011bf0:	f003 437f 	and.w	r3, r3, #4278190080	; 0xff000000
 8011bf4:	2b00      	cmp	r3, #0
 8011bf6:	d00a      	beq.n	8011c0e <xEventGroupSetBits+0x52>
	__asm volatile
 8011bf8:	f04f 0350 	mov.w	r3, #80	; 0x50
 8011bfc:	f383 8811 	msr	BASEPRI, r3
 8011c00:	f3bf 8f6f 	isb	sy
 8011c04:	f3bf 8f4f 	dsb	sy
 8011c08:	60fb      	str	r3, [r7, #12]
}
 8011c0a:	bf00      	nop
 8011c0c:	e7fe      	b.n	8011c0c <xEventGroupSetBits+0x50>

	pxList = &( pxEventBits->xTasksWaitingForBits );
 8011c0e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8011c10:	3304      	adds	r3, #4
 8011c12:	627b      	str	r3, [r7, #36]	; 0x24
	pxListEnd = listGET_END_MARKER( pxList ); /*lint !e826 !e740 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8011c14:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8011c16:	3308      	adds	r3, #8
 8011c18:	623b      	str	r3, [r7, #32]
	vTaskSuspendAll();
 8011c1a:	f001 f847 	bl	8012cac <vTaskSuspendAll>
	{
		traceEVENT_GROUP_SET_BITS( xEventGroup, uxBitsToSet );

		pxListItem = listGET_HEAD_ENTRY( pxList );
 8011c1e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8011c20:	68db      	ldr	r3, [r3, #12]
 8011c22:	637b      	str	r3, [r7, #52]	; 0x34

		/* Set the bits. */
		pxEventBits->uxEventBits |= uxBitsToSet;
 8011c24:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8011c26:	681a      	ldr	r2, [r3, #0]
 8011c28:	683b      	ldr	r3, [r7, #0]
 8011c2a:	431a      	orrs	r2, r3
 8011c2c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8011c2e:	601a      	str	r2, [r3, #0]

		/* See if the new bit value should unblock any tasks. */
		while( pxListItem != pxListEnd )
 8011c30:	e03c      	b.n	8011cac <xEventGroupSetBits+0xf0>
		{
			pxNext = listGET_NEXT( pxListItem );
 8011c32:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8011c34:	685b      	ldr	r3, [r3, #4]
 8011c36:	61fb      	str	r3, [r7, #28]
			uxBitsWaitedFor = listGET_LIST_ITEM_VALUE( pxListItem );
 8011c38:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8011c3a:	681b      	ldr	r3, [r3, #0]
 8011c3c:	61bb      	str	r3, [r7, #24]
			xMatchFound = pdFALSE;
 8011c3e:	2300      	movs	r3, #0
 8011c40:	62fb      	str	r3, [r7, #44]	; 0x2c

			/* Split the bits waited for from the control bits. */
			uxControlBits = uxBitsWaitedFor & eventEVENT_BITS_CONTROL_BYTES;
 8011c42:	69bb      	ldr	r3, [r7, #24]
 8011c44:	f003 437f 	and.w	r3, r3, #4278190080	; 0xff000000
 8011c48:	617b      	str	r3, [r7, #20]
			uxBitsWaitedFor &= ~eventEVENT_BITS_CONTROL_BYTES;
 8011c4a:	69bb      	ldr	r3, [r7, #24]
 8011c4c:	f023 437f 	bic.w	r3, r3, #4278190080	; 0xff000000
 8011c50:	61bb      	str	r3, [r7, #24]

			if( ( uxControlBits & eventWAIT_FOR_ALL_BITS ) == ( EventBits_t ) 0 )
 8011c52:	697b      	ldr	r3, [r7, #20]
 8011c54:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 8011c58:	2b00      	cmp	r3, #0
 8011c5a:	d108      	bne.n	8011c6e <xEventGroupSetBits+0xb2>
			{
				/* Just looking for single bit being set. */
				if( ( uxBitsWaitedFor & pxEventBits->uxEventBits ) != ( EventBits_t ) 0 )
 8011c5c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8011c5e:	681a      	ldr	r2, [r3, #0]
 8011c60:	69bb      	ldr	r3, [r7, #24]
 8011c62:	4013      	ands	r3, r2
 8011c64:	2b00      	cmp	r3, #0
 8011c66:	d00b      	beq.n	8011c80 <xEventGroupSetBits+0xc4>
				{
					xMatchFound = pdTRUE;
 8011c68:	2301      	movs	r3, #1
 8011c6a:	62fb      	str	r3, [r7, #44]	; 0x2c
 8011c6c:	e008      	b.n	8011c80 <xEventGroupSetBits+0xc4>
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}
			}
			else if( ( uxBitsWaitedFor & pxEventBits->uxEventBits ) == uxBitsWaitedFor )
 8011c6e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8011c70:	681a      	ldr	r2, [r3, #0]
 8011c72:	69bb      	ldr	r3, [r7, #24]
 8011c74:	4013      	ands	r3, r2
 8011c76:	69ba      	ldr	r2, [r7, #24]
 8011c78:	429a      	cmp	r2, r3
 8011c7a:	d101      	bne.n	8011c80 <xEventGroupSetBits+0xc4>
			{
				/* All bits are set. */
				xMatchFound = pdTRUE;
 8011c7c:	2301      	movs	r3, #1
 8011c7e:	62fb      	str	r3, [r7, #44]	; 0x2c
			else
			{
				/* Need all bits to be set, but not all the bits were set. */
			}

			if( xMatchFound != pdFALSE )
 8011c80:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8011c82:	2b00      	cmp	r3, #0
 8011c84:	d010      	beq.n	8011ca8 <xEventGroupSetBits+0xec>
			{
				/* The bits match.  Should the bits be cleared on exit? */
				if( ( uxControlBits & eventCLEAR_EVENTS_ON_EXIT_BIT ) != ( EventBits_t ) 0 )
 8011c86:	697b      	ldr	r3, [r7, #20]
 8011c88:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8011c8c:	2b00      	cmp	r3, #0
 8011c8e:	d003      	beq.n	8011c98 <xEventGroupSetBits+0xdc>
				{
					uxBitsToClear |= uxBitsWaitedFor;
 8011c90:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8011c92:	69bb      	ldr	r3, [r7, #24]
 8011c94:	4313      	orrs	r3, r2
 8011c96:	633b      	str	r3, [r7, #48]	; 0x30
				/* Store the actual event flag value in the task's event list
				item before removing the task from the event list.  The
				eventUNBLOCKED_DUE_TO_BIT_SET bit is set so the task knows
				that is was unblocked due to its required bits matching, rather
				than because it timed out. */
				vTaskRemoveFromUnorderedEventList( pxListItem, pxEventBits->uxEventBits | eventUNBLOCKED_DUE_TO_BIT_SET );
 8011c98:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8011c9a:	681b      	ldr	r3, [r3, #0]
 8011c9c:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 8011ca0:	4619      	mov	r1, r3
 8011ca2:	6b78      	ldr	r0, [r7, #52]	; 0x34
 8011ca4:	f001 fa8e 	bl	80131c4 <vTaskRemoveFromUnorderedEventList>
			}

			/* Move onto the next list item.  Note pxListItem->pxNext is not
			used here as the list item may have been removed from the event list
			and inserted into the ready/pending reading list. */
			pxListItem = pxNext;
 8011ca8:	69fb      	ldr	r3, [r7, #28]
 8011caa:	637b      	str	r3, [r7, #52]	; 0x34
		while( pxListItem != pxListEnd )
 8011cac:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8011cae:	6a3b      	ldr	r3, [r7, #32]
 8011cb0:	429a      	cmp	r2, r3
 8011cb2:	d1be      	bne.n	8011c32 <xEventGroupSetBits+0x76>
		}

		/* Clear any bits that matched when the eventCLEAR_EVENTS_ON_EXIT_BIT
		bit was set in the control word. */
		pxEventBits->uxEventBits &= ~uxBitsToClear;
 8011cb4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8011cb6:	681a      	ldr	r2, [r3, #0]
 8011cb8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8011cba:	43db      	mvns	r3, r3
 8011cbc:	401a      	ands	r2, r3
 8011cbe:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8011cc0:	601a      	str	r2, [r3, #0]
	}
	( void ) xTaskResumeAll();
 8011cc2:	f001 f801 	bl	8012cc8 <xTaskResumeAll>

	return pxEventBits->uxEventBits;
 8011cc6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8011cc8:	681b      	ldr	r3, [r3, #0]
}
 8011cca:	4618      	mov	r0, r3
 8011ccc:	3738      	adds	r7, #56	; 0x38
 8011cce:	46bd      	mov	sp, r7
 8011cd0:	bd80      	pop	{r7, pc}

08011cd2 <prvTestWaitCondition>:
	( void ) xEventGroupClearBits( pvEventGroup, ( EventBits_t ) ulBitsToClear );
}
/*-----------------------------------------------------------*/

static BaseType_t prvTestWaitCondition( const EventBits_t uxCurrentEventBits, const EventBits_t uxBitsToWaitFor, const BaseType_t xWaitForAllBits )
{
 8011cd2:	b480      	push	{r7}
 8011cd4:	b087      	sub	sp, #28
 8011cd6:	af00      	add	r7, sp, #0
 8011cd8:	60f8      	str	r0, [r7, #12]
 8011cda:	60b9      	str	r1, [r7, #8]
 8011cdc:	607a      	str	r2, [r7, #4]
BaseType_t xWaitConditionMet = pdFALSE;
 8011cde:	2300      	movs	r3, #0
 8011ce0:	617b      	str	r3, [r7, #20]

	if( xWaitForAllBits == pdFALSE )
 8011ce2:	687b      	ldr	r3, [r7, #4]
 8011ce4:	2b00      	cmp	r3, #0
 8011ce6:	d107      	bne.n	8011cf8 <prvTestWaitCondition+0x26>
	{
		/* Task only has to wait for one bit within uxBitsToWaitFor to be
		set.  Is one already set? */
		if( ( uxCurrentEventBits & uxBitsToWaitFor ) != ( EventBits_t ) 0 )
 8011ce8:	68fa      	ldr	r2, [r7, #12]
 8011cea:	68bb      	ldr	r3, [r7, #8]
 8011cec:	4013      	ands	r3, r2
 8011cee:	2b00      	cmp	r3, #0
 8011cf0:	d00a      	beq.n	8011d08 <prvTestWaitCondition+0x36>
		{
			xWaitConditionMet = pdTRUE;
 8011cf2:	2301      	movs	r3, #1
 8011cf4:	617b      	str	r3, [r7, #20]
 8011cf6:	e007      	b.n	8011d08 <prvTestWaitCondition+0x36>
	}
	else
	{
		/* Task has to wait for all the bits in uxBitsToWaitFor to be set.
		Are they set already? */
		if( ( uxCurrentEventBits & uxBitsToWaitFor ) == uxBitsToWaitFor )
 8011cf8:	68fa      	ldr	r2, [r7, #12]
 8011cfa:	68bb      	ldr	r3, [r7, #8]
 8011cfc:	4013      	ands	r3, r2
 8011cfe:	68ba      	ldr	r2, [r7, #8]
 8011d00:	429a      	cmp	r2, r3
 8011d02:	d101      	bne.n	8011d08 <prvTestWaitCondition+0x36>
		{
			xWaitConditionMet = pdTRUE;
 8011d04:	2301      	movs	r3, #1
 8011d06:	617b      	str	r3, [r7, #20]
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	return xWaitConditionMet;
 8011d08:	697b      	ldr	r3, [r7, #20]
}
 8011d0a:	4618      	mov	r0, r3
 8011d0c:	371c      	adds	r7, #28
 8011d0e:	46bd      	mov	sp, r7
 8011d10:	bc80      	pop	{r7}
 8011d12:	4770      	bx	lr

08011d14 <vListInitialise>:
/*-----------------------------------------------------------
 * PUBLIC LIST API documented in list.h
 *----------------------------------------------------------*/

void vListInitialise( List_t * const pxList )
{
 8011d14:	b480      	push	{r7}
 8011d16:	b083      	sub	sp, #12
 8011d18:	af00      	add	r7, sp, #0
 8011d1a:	6078      	str	r0, [r7, #4]
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8011d1c:	687b      	ldr	r3, [r7, #4]
 8011d1e:	f103 0208 	add.w	r2, r3, #8
 8011d22:	687b      	ldr	r3, [r7, #4]
 8011d24:	605a      	str	r2, [r3, #4]

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
 8011d26:	687b      	ldr	r3, [r7, #4]
 8011d28:	f04f 32ff 	mov.w	r2, #4294967295
 8011d2c:	609a      	str	r2, [r3, #8]

	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );	/*lint !e826 !e740 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8011d2e:	687b      	ldr	r3, [r7, #4]
 8011d30:	f103 0208 	add.w	r2, r3, #8
 8011d34:	687b      	ldr	r3, [r7, #4]
 8011d36:	60da      	str	r2, [r3, #12]
	pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );/*lint !e826 !e740 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8011d38:	687b      	ldr	r3, [r7, #4]
 8011d3a:	f103 0208 	add.w	r2, r3, #8
 8011d3e:	687b      	ldr	r3, [r7, #4]
 8011d40:	611a      	str	r2, [r3, #16]

	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 8011d42:	687b      	ldr	r3, [r7, #4]
 8011d44:	2200      	movs	r2, #0
 8011d46:	601a      	str	r2, [r3, #0]

	/* Write known values into the list if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
	listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );
}
 8011d48:	bf00      	nop
 8011d4a:	370c      	adds	r7, #12
 8011d4c:	46bd      	mov	sp, r7
 8011d4e:	bc80      	pop	{r7}
 8011d50:	4770      	bx	lr

08011d52 <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
 8011d52:	b480      	push	{r7}
 8011d54:	b083      	sub	sp, #12
 8011d56:	af00      	add	r7, sp, #0
 8011d58:	6078      	str	r0, [r7, #4]
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pvContainer = NULL;
 8011d5a:	687b      	ldr	r3, [r7, #4]
 8011d5c:	2200      	movs	r2, #0
 8011d5e:	611a      	str	r2, [r3, #16]

	/* Write known values into the list item if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
	listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
 8011d60:	bf00      	nop
 8011d62:	370c      	adds	r7, #12
 8011d64:	46bd      	mov	sp, r7
 8011d66:	bc80      	pop	{r7}
 8011d68:	4770      	bx	lr

08011d6a <vListInsertEnd>:
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 8011d6a:	b480      	push	{r7}
 8011d6c:	b085      	sub	sp, #20
 8011d6e:	af00      	add	r7, sp, #0
 8011d70:	6078      	str	r0, [r7, #4]
 8011d72:	6039      	str	r1, [r7, #0]
ListItem_t * const pxIndex = pxList->pxIndex;
 8011d74:	687b      	ldr	r3, [r7, #4]
 8011d76:	685b      	ldr	r3, [r3, #4]
 8011d78:	60fb      	str	r3, [r7, #12]
	listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	listGET_OWNER_OF_NEXT_ENTRY(). */
	pxNewListItem->pxNext = pxIndex;
 8011d7a:	683b      	ldr	r3, [r7, #0]
 8011d7c:	68fa      	ldr	r2, [r7, #12]
 8011d7e:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 8011d80:	68fb      	ldr	r3, [r7, #12]
 8011d82:	689a      	ldr	r2, [r3, #8]
 8011d84:	683b      	ldr	r3, [r7, #0]
 8011d86:	609a      	str	r2, [r3, #8]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	pxIndex->pxPrevious->pxNext = pxNewListItem;
 8011d88:	68fb      	ldr	r3, [r7, #12]
 8011d8a:	689b      	ldr	r3, [r3, #8]
 8011d8c:	683a      	ldr	r2, [r7, #0]
 8011d8e:	605a      	str	r2, [r3, #4]
	pxIndex->pxPrevious = pxNewListItem;
 8011d90:	68fb      	ldr	r3, [r7, #12]
 8011d92:	683a      	ldr	r2, [r7, #0]
 8011d94:	609a      	str	r2, [r3, #8]

	/* Remember which list the item is in. */
	pxNewListItem->pvContainer = ( void * ) pxList;
 8011d96:	683b      	ldr	r3, [r7, #0]
 8011d98:	687a      	ldr	r2, [r7, #4]
 8011d9a:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 8011d9c:	687b      	ldr	r3, [r7, #4]
 8011d9e:	681b      	ldr	r3, [r3, #0]
 8011da0:	1c5a      	adds	r2, r3, #1
 8011da2:	687b      	ldr	r3, [r7, #4]
 8011da4:	601a      	str	r2, [r3, #0]
}
 8011da6:	bf00      	nop
 8011da8:	3714      	adds	r7, #20
 8011daa:	46bd      	mov	sp, r7
 8011dac:	bc80      	pop	{r7}
 8011dae:	4770      	bx	lr

08011db0 <vListInsert>:
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 8011db0:	b480      	push	{r7}
 8011db2:	b085      	sub	sp, #20
 8011db4:	af00      	add	r7, sp, #0
 8011db6:	6078      	str	r0, [r7, #4]
 8011db8:	6039      	str	r1, [r7, #0]
ListItem_t *pxIterator;
const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 8011dba:	683b      	ldr	r3, [r7, #0]
 8011dbc:	681b      	ldr	r3, [r3, #0]
 8011dbe:	60bb      	str	r3, [r7, #8]
	new list item should be placed after it.  This ensures that TCB's which are
	stored in ready lists (all of which have the same xItemValue value) get a
	share of the CPU.  However, if the xItemValue is the same as the back marker
	the iteration loop below will not end.  Therefore the value is checked
	first, and the algorithm slightly modified if necessary. */
	if( xValueOfInsertion == portMAX_DELAY )
 8011dc0:	68bb      	ldr	r3, [r7, #8]
 8011dc2:	f1b3 3fff 	cmp.w	r3, #4294967295
 8011dc6:	d103      	bne.n	8011dd0 <vListInsert+0x20>
	{
		pxIterator = pxList->xListEnd.pxPrevious;
 8011dc8:	687b      	ldr	r3, [r7, #4]
 8011dca:	691b      	ldr	r3, [r3, #16]
 8011dcc:	60fb      	str	r3, [r7, #12]
 8011dce:	e00c      	b.n	8011dea <vListInsert+0x3a>
			4) Using a queue or semaphore before it has been initialised or
			   before the scheduler has been started (are interrupts firing
			   before vTaskStartScheduler() has been called?).
		**********************************************************************/

		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8011dd0:	687b      	ldr	r3, [r7, #4]
 8011dd2:	3308      	adds	r3, #8
 8011dd4:	60fb      	str	r3, [r7, #12]
 8011dd6:	e002      	b.n	8011dde <vListInsert+0x2e>
 8011dd8:	68fb      	ldr	r3, [r7, #12]
 8011dda:	685b      	ldr	r3, [r3, #4]
 8011ddc:	60fb      	str	r3, [r7, #12]
 8011dde:	68fb      	ldr	r3, [r7, #12]
 8011de0:	685b      	ldr	r3, [r3, #4]
 8011de2:	681b      	ldr	r3, [r3, #0]
 8011de4:	68ba      	ldr	r2, [r7, #8]
 8011de6:	429a      	cmp	r2, r3
 8011de8:	d2f6      	bcs.n	8011dd8 <vListInsert+0x28>
			/* There is nothing to do here, just iterating to the wanted
			insertion position. */
		}
	}

	pxNewListItem->pxNext = pxIterator->pxNext;
 8011dea:	68fb      	ldr	r3, [r7, #12]
 8011dec:	685a      	ldr	r2, [r3, #4]
 8011dee:	683b      	ldr	r3, [r7, #0]
 8011df0:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 8011df2:	683b      	ldr	r3, [r7, #0]
 8011df4:	685b      	ldr	r3, [r3, #4]
 8011df6:	683a      	ldr	r2, [r7, #0]
 8011df8:	609a      	str	r2, [r3, #8]
	pxNewListItem->pxPrevious = pxIterator;
 8011dfa:	683b      	ldr	r3, [r7, #0]
 8011dfc:	68fa      	ldr	r2, [r7, #12]
 8011dfe:	609a      	str	r2, [r3, #8]
	pxIterator->pxNext = pxNewListItem;
 8011e00:	68fb      	ldr	r3, [r7, #12]
 8011e02:	683a      	ldr	r2, [r7, #0]
 8011e04:	605a      	str	r2, [r3, #4]

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pvContainer = ( void * ) pxList;
 8011e06:	683b      	ldr	r3, [r7, #0]
 8011e08:	687a      	ldr	r2, [r7, #4]
 8011e0a:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 8011e0c:	687b      	ldr	r3, [r7, #4]
 8011e0e:	681b      	ldr	r3, [r3, #0]
 8011e10:	1c5a      	adds	r2, r3, #1
 8011e12:	687b      	ldr	r3, [r7, #4]
 8011e14:	601a      	str	r2, [r3, #0]
}
 8011e16:	bf00      	nop
 8011e18:	3714      	adds	r7, #20
 8011e1a:	46bd      	mov	sp, r7
 8011e1c:	bc80      	pop	{r7}
 8011e1e:	4770      	bx	lr

08011e20 <uxListRemove>:
/*-----------------------------------------------------------*/

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
 8011e20:	b480      	push	{r7}
 8011e22:	b085      	sub	sp, #20
 8011e24:	af00      	add	r7, sp, #0
 8011e26:	6078      	str	r0, [r7, #4]
/* The list item knows which list it is in.  Obtain the list from the list
item. */
List_t * const pxList = ( List_t * ) pxItemToRemove->pvContainer;
 8011e28:	687b      	ldr	r3, [r7, #4]
 8011e2a:	691b      	ldr	r3, [r3, #16]
 8011e2c:	60fb      	str	r3, [r7, #12]

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 8011e2e:	687b      	ldr	r3, [r7, #4]
 8011e30:	685b      	ldr	r3, [r3, #4]
 8011e32:	687a      	ldr	r2, [r7, #4]
 8011e34:	6892      	ldr	r2, [r2, #8]
 8011e36:	609a      	str	r2, [r3, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 8011e38:	687b      	ldr	r3, [r7, #4]
 8011e3a:	689b      	ldr	r3, [r3, #8]
 8011e3c:	687a      	ldr	r2, [r7, #4]
 8011e3e:	6852      	ldr	r2, [r2, #4]
 8011e40:	605a      	str	r2, [r3, #4]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
 8011e42:	68fb      	ldr	r3, [r7, #12]
 8011e44:	685b      	ldr	r3, [r3, #4]
 8011e46:	687a      	ldr	r2, [r7, #4]
 8011e48:	429a      	cmp	r2, r3
 8011e4a:	d103      	bne.n	8011e54 <uxListRemove+0x34>
	{
		pxList->pxIndex = pxItemToRemove->pxPrevious;
 8011e4c:	687b      	ldr	r3, [r7, #4]
 8011e4e:	689a      	ldr	r2, [r3, #8]
 8011e50:	68fb      	ldr	r3, [r7, #12]
 8011e52:	605a      	str	r2, [r3, #4]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxItemToRemove->pvContainer = NULL;
 8011e54:	687b      	ldr	r3, [r7, #4]
 8011e56:	2200      	movs	r2, #0
 8011e58:	611a      	str	r2, [r3, #16]
	( pxList->uxNumberOfItems )--;
 8011e5a:	68fb      	ldr	r3, [r7, #12]
 8011e5c:	681b      	ldr	r3, [r3, #0]
 8011e5e:	1e5a      	subs	r2, r3, #1
 8011e60:	68fb      	ldr	r3, [r7, #12]
 8011e62:	601a      	str	r2, [r3, #0]

	return pxList->uxNumberOfItems;
 8011e64:	68fb      	ldr	r3, [r7, #12]
 8011e66:	681b      	ldr	r3, [r3, #0]
}
 8011e68:	4618      	mov	r0, r3
 8011e6a:	3714      	adds	r7, #20
 8011e6c:	46bd      	mov	sp, r7
 8011e6e:	bc80      	pop	{r7}
 8011e70:	4770      	bx	lr
	...

08011e74 <xQueueGenericReset>:
	}														\
	taskEXIT_CRITICAL()
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericReset( QueueHandle_t xQueue, BaseType_t xNewQueue )
{
 8011e74:	b580      	push	{r7, lr}
 8011e76:	b084      	sub	sp, #16
 8011e78:	af00      	add	r7, sp, #0
 8011e7a:	6078      	str	r0, [r7, #4]
 8011e7c:	6039      	str	r1, [r7, #0]
Queue_t * const pxQueue = ( Queue_t * ) xQueue;
 8011e7e:	687b      	ldr	r3, [r7, #4]
 8011e80:	60fb      	str	r3, [r7, #12]

	configASSERT( pxQueue );
 8011e82:	68fb      	ldr	r3, [r7, #12]
 8011e84:	2b00      	cmp	r3, #0
 8011e86:	d10a      	bne.n	8011e9e <xQueueGenericReset+0x2a>
	__asm volatile
 8011e88:	f04f 0350 	mov.w	r3, #80	; 0x50
 8011e8c:	f383 8811 	msr	BASEPRI, r3
 8011e90:	f3bf 8f6f 	isb	sy
 8011e94:	f3bf 8f4f 	dsb	sy
 8011e98:	60bb      	str	r3, [r7, #8]
}
 8011e9a:	bf00      	nop
 8011e9c:	e7fe      	b.n	8011e9c <xQueueGenericReset+0x28>

	taskENTER_CRITICAL();
 8011e9e:	f001 fedd 	bl	8013c5c <vPortEnterCritical>
	{
		pxQueue->pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize );
 8011ea2:	68fb      	ldr	r3, [r7, #12]
 8011ea4:	681a      	ldr	r2, [r3, #0]
 8011ea6:	68fb      	ldr	r3, [r7, #12]
 8011ea8:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8011eaa:	68f9      	ldr	r1, [r7, #12]
 8011eac:	6c09      	ldr	r1, [r1, #64]	; 0x40
 8011eae:	fb01 f303 	mul.w	r3, r1, r3
 8011eb2:	441a      	add	r2, r3
 8011eb4:	68fb      	ldr	r3, [r7, #12]
 8011eb6:	605a      	str	r2, [r3, #4]
		pxQueue->uxMessagesWaiting = ( UBaseType_t ) 0U;
 8011eb8:	68fb      	ldr	r3, [r7, #12]
 8011eba:	2200      	movs	r2, #0
 8011ebc:	639a      	str	r2, [r3, #56]	; 0x38
		pxQueue->pcWriteTo = pxQueue->pcHead;
 8011ebe:	68fb      	ldr	r3, [r7, #12]
 8011ec0:	681a      	ldr	r2, [r3, #0]
 8011ec2:	68fb      	ldr	r3, [r7, #12]
 8011ec4:	609a      	str	r2, [r3, #8]
		pxQueue->u.pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - ( UBaseType_t ) 1U ) * pxQueue->uxItemSize );
 8011ec6:	68fb      	ldr	r3, [r7, #12]
 8011ec8:	681a      	ldr	r2, [r3, #0]
 8011eca:	68fb      	ldr	r3, [r7, #12]
 8011ecc:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8011ece:	3b01      	subs	r3, #1
 8011ed0:	68f9      	ldr	r1, [r7, #12]
 8011ed2:	6c09      	ldr	r1, [r1, #64]	; 0x40
 8011ed4:	fb01 f303 	mul.w	r3, r1, r3
 8011ed8:	441a      	add	r2, r3
 8011eda:	68fb      	ldr	r3, [r7, #12]
 8011edc:	60da      	str	r2, [r3, #12]
		pxQueue->cRxLock = queueUNLOCKED;
 8011ede:	68fb      	ldr	r3, [r7, #12]
 8011ee0:	22ff      	movs	r2, #255	; 0xff
 8011ee2:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
		pxQueue->cTxLock = queueUNLOCKED;
 8011ee6:	68fb      	ldr	r3, [r7, #12]
 8011ee8:	22ff      	movs	r2, #255	; 0xff
 8011eea:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

		if( xNewQueue == pdFALSE )
 8011eee:	683b      	ldr	r3, [r7, #0]
 8011ef0:	2b00      	cmp	r3, #0
 8011ef2:	d114      	bne.n	8011f1e <xQueueGenericReset+0xaa>
			/* If there are tasks blocked waiting to read from the queue, then
			the tasks will remain blocked as after this function exits the queue
			will still be empty.  If there are tasks blocked waiting to write to
			the queue, then one should be unblocked as after this function exits
			it will be possible to write to it. */
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8011ef4:	68fb      	ldr	r3, [r7, #12]
 8011ef6:	691b      	ldr	r3, [r3, #16]
 8011ef8:	2b00      	cmp	r3, #0
 8011efa:	d01a      	beq.n	8011f32 <xQueueGenericReset+0xbe>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8011efc:	68fb      	ldr	r3, [r7, #12]
 8011efe:	3310      	adds	r3, #16
 8011f00:	4618      	mov	r0, r3
 8011f02:	f001 f8fd 	bl	8013100 <xTaskRemoveFromEventList>
 8011f06:	4603      	mov	r3, r0
 8011f08:	2b00      	cmp	r3, #0
 8011f0a:	d012      	beq.n	8011f32 <xQueueGenericReset+0xbe>
				{
					queueYIELD_IF_USING_PREEMPTION();
 8011f0c:	4b0c      	ldr	r3, [pc, #48]	; (8011f40 <xQueueGenericReset+0xcc>)
 8011f0e:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8011f12:	601a      	str	r2, [r3, #0]
 8011f14:	f3bf 8f4f 	dsb	sy
 8011f18:	f3bf 8f6f 	isb	sy
 8011f1c:	e009      	b.n	8011f32 <xQueueGenericReset+0xbe>
			}
		}
		else
		{
			/* Ensure the event queues start in the correct state. */
			vListInitialise( &( pxQueue->xTasksWaitingToSend ) );
 8011f1e:	68fb      	ldr	r3, [r7, #12]
 8011f20:	3310      	adds	r3, #16
 8011f22:	4618      	mov	r0, r3
 8011f24:	f7ff fef6 	bl	8011d14 <vListInitialise>
			vListInitialise( &( pxQueue->xTasksWaitingToReceive ) );
 8011f28:	68fb      	ldr	r3, [r7, #12]
 8011f2a:	3324      	adds	r3, #36	; 0x24
 8011f2c:	4618      	mov	r0, r3
 8011f2e:	f7ff fef1 	bl	8011d14 <vListInitialise>
		}
	}
	taskEXIT_CRITICAL();
 8011f32:	f001 fec3 	bl	8013cbc <vPortExitCritical>

	/* A value is returned for calling semantic consistency with previous
	versions. */
	return pdPASS;
 8011f36:	2301      	movs	r3, #1
}
 8011f38:	4618      	mov	r0, r3
 8011f3a:	3710      	adds	r7, #16
 8011f3c:	46bd      	mov	sp, r7
 8011f3e:	bd80      	pop	{r7, pc}
 8011f40:	e000ed04 	.word	0xe000ed04

08011f44 <xQueueGenericCreateStatic>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_STATIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreateStatic( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, StaticQueue_t *pxStaticQueue, const uint8_t ucQueueType )
	{
 8011f44:	b580      	push	{r7, lr}
 8011f46:	b08e      	sub	sp, #56	; 0x38
 8011f48:	af02      	add	r7, sp, #8
 8011f4a:	60f8      	str	r0, [r7, #12]
 8011f4c:	60b9      	str	r1, [r7, #8]
 8011f4e:	607a      	str	r2, [r7, #4]
 8011f50:	603b      	str	r3, [r7, #0]
	Queue_t *pxNewQueue;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 8011f52:	68fb      	ldr	r3, [r7, #12]
 8011f54:	2b00      	cmp	r3, #0
 8011f56:	d10a      	bne.n	8011f6e <xQueueGenericCreateStatic+0x2a>
	__asm volatile
 8011f58:	f04f 0350 	mov.w	r3, #80	; 0x50
 8011f5c:	f383 8811 	msr	BASEPRI, r3
 8011f60:	f3bf 8f6f 	isb	sy
 8011f64:	f3bf 8f4f 	dsb	sy
 8011f68:	62bb      	str	r3, [r7, #40]	; 0x28
}
 8011f6a:	bf00      	nop
 8011f6c:	e7fe      	b.n	8011f6c <xQueueGenericCreateStatic+0x28>

		/* The StaticQueue_t structure and the queue storage area must be
		supplied. */
		configASSERT( pxStaticQueue != NULL );
 8011f6e:	683b      	ldr	r3, [r7, #0]
 8011f70:	2b00      	cmp	r3, #0
 8011f72:	d10a      	bne.n	8011f8a <xQueueGenericCreateStatic+0x46>
	__asm volatile
 8011f74:	f04f 0350 	mov.w	r3, #80	; 0x50
 8011f78:	f383 8811 	msr	BASEPRI, r3
 8011f7c:	f3bf 8f6f 	isb	sy
 8011f80:	f3bf 8f4f 	dsb	sy
 8011f84:	627b      	str	r3, [r7, #36]	; 0x24
}
 8011f86:	bf00      	nop
 8011f88:	e7fe      	b.n	8011f88 <xQueueGenericCreateStatic+0x44>

		/* A queue storage area should be provided if the item size is not 0, and
		should not be provided if the item size is 0. */
		configASSERT( !( ( pucQueueStorage != NULL ) && ( uxItemSize == 0 ) ) );
 8011f8a:	687b      	ldr	r3, [r7, #4]
 8011f8c:	2b00      	cmp	r3, #0
 8011f8e:	d002      	beq.n	8011f96 <xQueueGenericCreateStatic+0x52>
 8011f90:	68bb      	ldr	r3, [r7, #8]
 8011f92:	2b00      	cmp	r3, #0
 8011f94:	d001      	beq.n	8011f9a <xQueueGenericCreateStatic+0x56>
 8011f96:	2301      	movs	r3, #1
 8011f98:	e000      	b.n	8011f9c <xQueueGenericCreateStatic+0x58>
 8011f9a:	2300      	movs	r3, #0
 8011f9c:	2b00      	cmp	r3, #0
 8011f9e:	d10a      	bne.n	8011fb6 <xQueueGenericCreateStatic+0x72>
	__asm volatile
 8011fa0:	f04f 0350 	mov.w	r3, #80	; 0x50
 8011fa4:	f383 8811 	msr	BASEPRI, r3
 8011fa8:	f3bf 8f6f 	isb	sy
 8011fac:	f3bf 8f4f 	dsb	sy
 8011fb0:	623b      	str	r3, [r7, #32]
}
 8011fb2:	bf00      	nop
 8011fb4:	e7fe      	b.n	8011fb4 <xQueueGenericCreateStatic+0x70>
		configASSERT( !( ( pucQueueStorage == NULL ) && ( uxItemSize != 0 ) ) );
 8011fb6:	687b      	ldr	r3, [r7, #4]
 8011fb8:	2b00      	cmp	r3, #0
 8011fba:	d102      	bne.n	8011fc2 <xQueueGenericCreateStatic+0x7e>
 8011fbc:	68bb      	ldr	r3, [r7, #8]
 8011fbe:	2b00      	cmp	r3, #0
 8011fc0:	d101      	bne.n	8011fc6 <xQueueGenericCreateStatic+0x82>
 8011fc2:	2301      	movs	r3, #1
 8011fc4:	e000      	b.n	8011fc8 <xQueueGenericCreateStatic+0x84>
 8011fc6:	2300      	movs	r3, #0
 8011fc8:	2b00      	cmp	r3, #0
 8011fca:	d10a      	bne.n	8011fe2 <xQueueGenericCreateStatic+0x9e>
	__asm volatile
 8011fcc:	f04f 0350 	mov.w	r3, #80	; 0x50
 8011fd0:	f383 8811 	msr	BASEPRI, r3
 8011fd4:	f3bf 8f6f 	isb	sy
 8011fd8:	f3bf 8f4f 	dsb	sy
 8011fdc:	61fb      	str	r3, [r7, #28]
}
 8011fde:	bf00      	nop
 8011fe0:	e7fe      	b.n	8011fe0 <xQueueGenericCreateStatic+0x9c>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticQueue_t or StaticSemaphore_t equals the size of
			the real queue and semaphore structures. */
			volatile size_t xSize = sizeof( StaticQueue_t );
 8011fe2:	2348      	movs	r3, #72	; 0x48
 8011fe4:	617b      	str	r3, [r7, #20]
			configASSERT( xSize == sizeof( Queue_t ) );
 8011fe6:	697b      	ldr	r3, [r7, #20]
 8011fe8:	2b48      	cmp	r3, #72	; 0x48
 8011fea:	d00a      	beq.n	8012002 <xQueueGenericCreateStatic+0xbe>
	__asm volatile
 8011fec:	f04f 0350 	mov.w	r3, #80	; 0x50
 8011ff0:	f383 8811 	msr	BASEPRI, r3
 8011ff4:	f3bf 8f6f 	isb	sy
 8011ff8:	f3bf 8f4f 	dsb	sy
 8011ffc:	61bb      	str	r3, [r7, #24]
}
 8011ffe:	bf00      	nop
 8012000:	e7fe      	b.n	8012000 <xQueueGenericCreateStatic+0xbc>
		#endif /* configASSERT_DEFINED */

		/* The address of a statically allocated queue was passed in, use it.
		The address of a statically allocated storage area was also passed in
		but is already set. */
		pxNewQueue = ( Queue_t * ) pxStaticQueue; /*lint !e740 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 8012002:	683b      	ldr	r3, [r7, #0]
 8012004:	62fb      	str	r3, [r7, #44]	; 0x2c

		if( pxNewQueue != NULL )
 8012006:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8012008:	2b00      	cmp	r3, #0
 801200a:	d00d      	beq.n	8012028 <xQueueGenericCreateStatic+0xe4>
			#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
			{
				/* Queues can be allocated wither statically or dynamically, so
				note this queue was allocated statically in case the queue is
				later deleted. */
				pxNewQueue->ucStaticallyAllocated = pdTRUE;
 801200c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 801200e:	2201      	movs	r2, #1
 8012010:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
			}
			#endif /* configSUPPORT_DYNAMIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 8012014:	f897 2038 	ldrb.w	r2, [r7, #56]	; 0x38
 8012018:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 801201a:	9300      	str	r3, [sp, #0]
 801201c:	4613      	mov	r3, r2
 801201e:	687a      	ldr	r2, [r7, #4]
 8012020:	68b9      	ldr	r1, [r7, #8]
 8012022:	68f8      	ldr	r0, [r7, #12]
 8012024:	f000 f843 	bl	80120ae <prvInitialiseNewQueue>
		else
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
		}

		return pxNewQueue;
 8012028:	6afb      	ldr	r3, [r7, #44]	; 0x2c
	}
 801202a:	4618      	mov	r0, r3
 801202c:	3730      	adds	r7, #48	; 0x30
 801202e:	46bd      	mov	sp, r7
 8012030:	bd80      	pop	{r7, pc}

08012032 <xQueueGenericCreate>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreate( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, const uint8_t ucQueueType )
	{
 8012032:	b580      	push	{r7, lr}
 8012034:	b08a      	sub	sp, #40	; 0x28
 8012036:	af02      	add	r7, sp, #8
 8012038:	60f8      	str	r0, [r7, #12]
 801203a:	60b9      	str	r1, [r7, #8]
 801203c:	4613      	mov	r3, r2
 801203e:	71fb      	strb	r3, [r7, #7]
	Queue_t *pxNewQueue;
	size_t xQueueSizeInBytes;
	uint8_t *pucQueueStorage;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 8012040:	68fb      	ldr	r3, [r7, #12]
 8012042:	2b00      	cmp	r3, #0
 8012044:	d10a      	bne.n	801205c <xQueueGenericCreate+0x2a>
	__asm volatile
 8012046:	f04f 0350 	mov.w	r3, #80	; 0x50
 801204a:	f383 8811 	msr	BASEPRI, r3
 801204e:	f3bf 8f6f 	isb	sy
 8012052:	f3bf 8f4f 	dsb	sy
 8012056:	613b      	str	r3, [r7, #16]
}
 8012058:	bf00      	nop
 801205a:	e7fe      	b.n	801205a <xQueueGenericCreate+0x28>

		if( uxItemSize == ( UBaseType_t ) 0 )
 801205c:	68bb      	ldr	r3, [r7, #8]
 801205e:	2b00      	cmp	r3, #0
 8012060:	d102      	bne.n	8012068 <xQueueGenericCreate+0x36>
		{
			/* There is not going to be a queue storage area. */
			xQueueSizeInBytes = ( size_t ) 0;
 8012062:	2300      	movs	r3, #0
 8012064:	61fb      	str	r3, [r7, #28]
 8012066:	e004      	b.n	8012072 <xQueueGenericCreate+0x40>
		}
		else
		{
			/* Allocate enough space to hold the maximum number of items that
			can be in the queue at any time. */
			xQueueSizeInBytes = ( size_t ) ( uxQueueLength * uxItemSize ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8012068:	68fb      	ldr	r3, [r7, #12]
 801206a:	68ba      	ldr	r2, [r7, #8]
 801206c:	fb02 f303 	mul.w	r3, r2, r3
 8012070:	61fb      	str	r3, [r7, #28]
		}

		pxNewQueue = ( Queue_t * ) pvPortMalloc( sizeof( Queue_t ) + xQueueSizeInBytes );
 8012072:	69fb      	ldr	r3, [r7, #28]
 8012074:	3348      	adds	r3, #72	; 0x48
 8012076:	4618      	mov	r0, r3
 8012078:	f001 fef0 	bl	8013e5c <pvPortMalloc>
 801207c:	61b8      	str	r0, [r7, #24]

		if( pxNewQueue != NULL )
 801207e:	69bb      	ldr	r3, [r7, #24]
 8012080:	2b00      	cmp	r3, #0
 8012082:	d00f      	beq.n	80120a4 <xQueueGenericCreate+0x72>
		{
			/* Jump past the queue structure to find the location of the queue
			storage area. */
			pucQueueStorage = ( ( uint8_t * ) pxNewQueue ) + sizeof( Queue_t );
 8012084:	69bb      	ldr	r3, [r7, #24]
 8012086:	3348      	adds	r3, #72	; 0x48
 8012088:	617b      	str	r3, [r7, #20]
			#if( configSUPPORT_STATIC_ALLOCATION == 1 )
			{
				/* Queues can be created either statically or dynamically, so
				note this task was created dynamically in case it is later
				deleted. */
				pxNewQueue->ucStaticallyAllocated = pdFALSE;
 801208a:	69bb      	ldr	r3, [r7, #24]
 801208c:	2200      	movs	r2, #0
 801208e:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
			}
			#endif /* configSUPPORT_STATIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 8012092:	79fa      	ldrb	r2, [r7, #7]
 8012094:	69bb      	ldr	r3, [r7, #24]
 8012096:	9300      	str	r3, [sp, #0]
 8012098:	4613      	mov	r3, r2
 801209a:	697a      	ldr	r2, [r7, #20]
 801209c:	68b9      	ldr	r1, [r7, #8]
 801209e:	68f8      	ldr	r0, [r7, #12]
 80120a0:	f000 f805 	bl	80120ae <prvInitialiseNewQueue>
		else
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
		}

		return pxNewQueue;
 80120a4:	69bb      	ldr	r3, [r7, #24]
	}
 80120a6:	4618      	mov	r0, r3
 80120a8:	3720      	adds	r7, #32
 80120aa:	46bd      	mov	sp, r7
 80120ac:	bd80      	pop	{r7, pc}

080120ae <prvInitialiseNewQueue>:

#endif /* configSUPPORT_STATIC_ALLOCATION */
/*-----------------------------------------------------------*/

static void prvInitialiseNewQueue( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, const uint8_t ucQueueType, Queue_t *pxNewQueue )
{
 80120ae:	b580      	push	{r7, lr}
 80120b0:	b084      	sub	sp, #16
 80120b2:	af00      	add	r7, sp, #0
 80120b4:	60f8      	str	r0, [r7, #12]
 80120b6:	60b9      	str	r1, [r7, #8]
 80120b8:	607a      	str	r2, [r7, #4]
 80120ba:	70fb      	strb	r3, [r7, #3]
	/* Remove compiler warnings about unused parameters should
	configUSE_TRACE_FACILITY not be set to 1. */
	( void ) ucQueueType;

	if( uxItemSize == ( UBaseType_t ) 0 )
 80120bc:	68bb      	ldr	r3, [r7, #8]
 80120be:	2b00      	cmp	r3, #0
 80120c0:	d103      	bne.n	80120ca <prvInitialiseNewQueue+0x1c>
	{
		/* No RAM was allocated for the queue storage area, but PC head cannot
		be set to NULL because NULL is used as a key to say the queue is used as
		a mutex.  Therefore just set pcHead to point to the queue as a benign
		value that is known to be within the memory map. */
		pxNewQueue->pcHead = ( int8_t * ) pxNewQueue;
 80120c2:	69bb      	ldr	r3, [r7, #24]
 80120c4:	69ba      	ldr	r2, [r7, #24]
 80120c6:	601a      	str	r2, [r3, #0]
 80120c8:	e002      	b.n	80120d0 <prvInitialiseNewQueue+0x22>
	}
	else
	{
		/* Set the head to the start of the queue storage area. */
		pxNewQueue->pcHead = ( int8_t * ) pucQueueStorage;
 80120ca:	69bb      	ldr	r3, [r7, #24]
 80120cc:	687a      	ldr	r2, [r7, #4]
 80120ce:	601a      	str	r2, [r3, #0]
	}

	/* Initialise the queue members as described where the queue type is
	defined. */
	pxNewQueue->uxLength = uxQueueLength;
 80120d0:	69bb      	ldr	r3, [r7, #24]
 80120d2:	68fa      	ldr	r2, [r7, #12]
 80120d4:	63da      	str	r2, [r3, #60]	; 0x3c
	pxNewQueue->uxItemSize = uxItemSize;
 80120d6:	69bb      	ldr	r3, [r7, #24]
 80120d8:	68ba      	ldr	r2, [r7, #8]
 80120da:	641a      	str	r2, [r3, #64]	; 0x40
	( void ) xQueueGenericReset( pxNewQueue, pdTRUE );
 80120dc:	2101      	movs	r1, #1
 80120de:	69b8      	ldr	r0, [r7, #24]
 80120e0:	f7ff fec8 	bl	8011e74 <xQueueGenericReset>
		pxNewQueue->pxQueueSetContainer = NULL;
	}
	#endif /* configUSE_QUEUE_SETS */

	traceQUEUE_CREATE( pxNewQueue );
}
 80120e4:	bf00      	nop
 80120e6:	3710      	adds	r7, #16
 80120e8:	46bd      	mov	sp, r7
 80120ea:	bd80      	pop	{r7, pc}

080120ec <xQueueGenericSend>:

#endif /* ( ( configUSE_COUNTING_SEMAPHORES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) ) */
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSend( QueueHandle_t xQueue, const void * const pvItemToQueue, TickType_t xTicksToWait, const BaseType_t xCopyPosition )
{
 80120ec:	b580      	push	{r7, lr}
 80120ee:	b08e      	sub	sp, #56	; 0x38
 80120f0:	af00      	add	r7, sp, #0
 80120f2:	60f8      	str	r0, [r7, #12]
 80120f4:	60b9      	str	r1, [r7, #8]
 80120f6:	607a      	str	r2, [r7, #4]
 80120f8:	603b      	str	r3, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE, xYieldRequired;
 80120fa:	2300      	movs	r3, #0
 80120fc:	637b      	str	r3, [r7, #52]	; 0x34
TimeOut_t xTimeOut;
Queue_t * const pxQueue = ( Queue_t * ) xQueue;
 80120fe:	68fb      	ldr	r3, [r7, #12]
 8012100:	633b      	str	r3, [r7, #48]	; 0x30

	configASSERT( pxQueue );
 8012102:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8012104:	2b00      	cmp	r3, #0
 8012106:	d10a      	bne.n	801211e <xQueueGenericSend+0x32>
	__asm volatile
 8012108:	f04f 0350 	mov.w	r3, #80	; 0x50
 801210c:	f383 8811 	msr	BASEPRI, r3
 8012110:	f3bf 8f6f 	isb	sy
 8012114:	f3bf 8f4f 	dsb	sy
 8012118:	62bb      	str	r3, [r7, #40]	; 0x28
}
 801211a:	bf00      	nop
 801211c:	e7fe      	b.n	801211c <xQueueGenericSend+0x30>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 801211e:	68bb      	ldr	r3, [r7, #8]
 8012120:	2b00      	cmp	r3, #0
 8012122:	d103      	bne.n	801212c <xQueueGenericSend+0x40>
 8012124:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8012126:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8012128:	2b00      	cmp	r3, #0
 801212a:	d101      	bne.n	8012130 <xQueueGenericSend+0x44>
 801212c:	2301      	movs	r3, #1
 801212e:	e000      	b.n	8012132 <xQueueGenericSend+0x46>
 8012130:	2300      	movs	r3, #0
 8012132:	2b00      	cmp	r3, #0
 8012134:	d10a      	bne.n	801214c <xQueueGenericSend+0x60>
	__asm volatile
 8012136:	f04f 0350 	mov.w	r3, #80	; 0x50
 801213a:	f383 8811 	msr	BASEPRI, r3
 801213e:	f3bf 8f6f 	isb	sy
 8012142:	f3bf 8f4f 	dsb	sy
 8012146:	627b      	str	r3, [r7, #36]	; 0x24
}
 8012148:	bf00      	nop
 801214a:	e7fe      	b.n	801214a <xQueueGenericSend+0x5e>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 801214c:	683b      	ldr	r3, [r7, #0]
 801214e:	2b02      	cmp	r3, #2
 8012150:	d103      	bne.n	801215a <xQueueGenericSend+0x6e>
 8012152:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8012154:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8012156:	2b01      	cmp	r3, #1
 8012158:	d101      	bne.n	801215e <xQueueGenericSend+0x72>
 801215a:	2301      	movs	r3, #1
 801215c:	e000      	b.n	8012160 <xQueueGenericSend+0x74>
 801215e:	2300      	movs	r3, #0
 8012160:	2b00      	cmp	r3, #0
 8012162:	d10a      	bne.n	801217a <xQueueGenericSend+0x8e>
	__asm volatile
 8012164:	f04f 0350 	mov.w	r3, #80	; 0x50
 8012168:	f383 8811 	msr	BASEPRI, r3
 801216c:	f3bf 8f6f 	isb	sy
 8012170:	f3bf 8f4f 	dsb	sy
 8012174:	623b      	str	r3, [r7, #32]
}
 8012176:	bf00      	nop
 8012178:	e7fe      	b.n	8012178 <xQueueGenericSend+0x8c>
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 801217a:	f001 fa21 	bl	80135c0 <xTaskGetSchedulerState>
 801217e:	4603      	mov	r3, r0
 8012180:	2b00      	cmp	r3, #0
 8012182:	d102      	bne.n	801218a <xQueueGenericSend+0x9e>
 8012184:	687b      	ldr	r3, [r7, #4]
 8012186:	2b00      	cmp	r3, #0
 8012188:	d101      	bne.n	801218e <xQueueGenericSend+0xa2>
 801218a:	2301      	movs	r3, #1
 801218c:	e000      	b.n	8012190 <xQueueGenericSend+0xa4>
 801218e:	2300      	movs	r3, #0
 8012190:	2b00      	cmp	r3, #0
 8012192:	d10a      	bne.n	80121aa <xQueueGenericSend+0xbe>
	__asm volatile
 8012194:	f04f 0350 	mov.w	r3, #80	; 0x50
 8012198:	f383 8811 	msr	BASEPRI, r3
 801219c:	f3bf 8f6f 	isb	sy
 80121a0:	f3bf 8f4f 	dsb	sy
 80121a4:	61fb      	str	r3, [r7, #28]
}
 80121a6:	bf00      	nop
 80121a8:	e7fe      	b.n	80121a8 <xQueueGenericSend+0xbc>
	/* This function relaxes the coding standard somewhat to allow return
	statements within the function itself.  This is done in the interest
	of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 80121aa:	f001 fd57 	bl	8013c5c <vPortEnterCritical>
		{
			/* Is there room on the queue now?  The running task must be the
			highest priority task wanting to access the queue.  If the head item
			in the queue is to be overwritten then it does not matter if the
			queue is full. */
			if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 80121ae:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80121b0:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 80121b2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80121b4:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80121b6:	429a      	cmp	r2, r3
 80121b8:	d302      	bcc.n	80121c0 <xQueueGenericSend+0xd4>
 80121ba:	683b      	ldr	r3, [r7, #0]
 80121bc:	2b02      	cmp	r3, #2
 80121be:	d129      	bne.n	8012214 <xQueueGenericSend+0x128>
			{
				traceQUEUE_SEND( pxQueue );
				xYieldRequired = prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 80121c0:	683a      	ldr	r2, [r7, #0]
 80121c2:	68b9      	ldr	r1, [r7, #8]
 80121c4:	6b38      	ldr	r0, [r7, #48]	; 0x30
 80121c6:	f000 fa40 	bl	801264a <prvCopyDataToQueue>
 80121ca:	62f8      	str	r0, [r7, #44]	; 0x2c
				}
				#else /* configUSE_QUEUE_SETS */
				{
					/* If there was a task waiting for data to arrive on the
					queue then unblock it now. */
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 80121cc:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80121ce:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80121d0:	2b00      	cmp	r3, #0
 80121d2:	d010      	beq.n	80121f6 <xQueueGenericSend+0x10a>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 80121d4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80121d6:	3324      	adds	r3, #36	; 0x24
 80121d8:	4618      	mov	r0, r3
 80121da:	f000 ff91 	bl	8013100 <xTaskRemoveFromEventList>
 80121de:	4603      	mov	r3, r0
 80121e0:	2b00      	cmp	r3, #0
 80121e2:	d013      	beq.n	801220c <xQueueGenericSend+0x120>
						{
							/* The unblocked task has a priority higher than
							our own so yield immediately.  Yes it is ok to do
							this from within the critical section - the kernel
							takes care of that. */
							queueYIELD_IF_USING_PREEMPTION();
 80121e4:	4b3f      	ldr	r3, [pc, #252]	; (80122e4 <xQueueGenericSend+0x1f8>)
 80121e6:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80121ea:	601a      	str	r2, [r3, #0]
 80121ec:	f3bf 8f4f 	dsb	sy
 80121f0:	f3bf 8f6f 	isb	sy
 80121f4:	e00a      	b.n	801220c <xQueueGenericSend+0x120>
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}
					}
					else if( xYieldRequired != pdFALSE )
 80121f6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80121f8:	2b00      	cmp	r3, #0
 80121fa:	d007      	beq.n	801220c <xQueueGenericSend+0x120>
					{
						/* This path is a special case that will only get
						executed if the task was holding multiple mutexes and
						the mutexes were given back in an order that is
						different to that in which they were taken. */
						queueYIELD_IF_USING_PREEMPTION();
 80121fc:	4b39      	ldr	r3, [pc, #228]	; (80122e4 <xQueueGenericSend+0x1f8>)
 80121fe:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8012202:	601a      	str	r2, [r3, #0]
 8012204:	f3bf 8f4f 	dsb	sy
 8012208:	f3bf 8f6f 	isb	sy
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif /* configUSE_QUEUE_SETS */

				taskEXIT_CRITICAL();
 801220c:	f001 fd56 	bl	8013cbc <vPortExitCritical>
				return pdPASS;
 8012210:	2301      	movs	r3, #1
 8012212:	e063      	b.n	80122dc <xQueueGenericSend+0x1f0>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 8012214:	687b      	ldr	r3, [r7, #4]
 8012216:	2b00      	cmp	r3, #0
 8012218:	d103      	bne.n	8012222 <xQueueGenericSend+0x136>
				{
					/* The queue was full and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 801221a:	f001 fd4f 	bl	8013cbc <vPortExitCritical>

					/* Return to the original privilege level before exiting
					the function. */
					traceQUEUE_SEND_FAILED( pxQueue );
					return errQUEUE_FULL;
 801221e:	2300      	movs	r3, #0
 8012220:	e05c      	b.n	80122dc <xQueueGenericSend+0x1f0>
				}
				else if( xEntryTimeSet == pdFALSE )
 8012222:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8012224:	2b00      	cmp	r3, #0
 8012226:	d106      	bne.n	8012236 <xQueueGenericSend+0x14a>
				{
					/* The queue was full and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 8012228:	f107 0314 	add.w	r3, r7, #20
 801222c:	4618      	mov	r0, r3
 801222e:	f001 f82b 	bl	8013288 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 8012232:	2301      	movs	r3, #1
 8012234:	637b      	str	r3, [r7, #52]	; 0x34
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 8012236:	f001 fd41 	bl	8013cbc <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 801223a:	f000 fd37 	bl	8012cac <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 801223e:	f001 fd0d 	bl	8013c5c <vPortEnterCritical>
 8012242:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8012244:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 8012248:	b25b      	sxtb	r3, r3
 801224a:	f1b3 3fff 	cmp.w	r3, #4294967295
 801224e:	d103      	bne.n	8012258 <xQueueGenericSend+0x16c>
 8012250:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8012252:	2200      	movs	r2, #0
 8012254:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8012258:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 801225a:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 801225e:	b25b      	sxtb	r3, r3
 8012260:	f1b3 3fff 	cmp.w	r3, #4294967295
 8012264:	d103      	bne.n	801226e <xQueueGenericSend+0x182>
 8012266:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8012268:	2200      	movs	r2, #0
 801226a:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 801226e:	f001 fd25 	bl	8013cbc <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 8012272:	1d3a      	adds	r2, r7, #4
 8012274:	f107 0314 	add.w	r3, r7, #20
 8012278:	4611      	mov	r1, r2
 801227a:	4618      	mov	r0, r3
 801227c:	f001 f81a 	bl	80132b4 <xTaskCheckForTimeOut>
 8012280:	4603      	mov	r3, r0
 8012282:	2b00      	cmp	r3, #0
 8012284:	d124      	bne.n	80122d0 <xQueueGenericSend+0x1e4>
		{
			if( prvIsQueueFull( pxQueue ) != pdFALSE )
 8012286:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8012288:	f000 fab1 	bl	80127ee <prvIsQueueFull>
 801228c:	4603      	mov	r3, r0
 801228e:	2b00      	cmp	r3, #0
 8012290:	d018      	beq.n	80122c4 <xQueueGenericSend+0x1d8>
			{
				traceBLOCKING_ON_QUEUE_SEND( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToSend ), xTicksToWait );
 8012292:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8012294:	3310      	adds	r3, #16
 8012296:	687a      	ldr	r2, [r7, #4]
 8012298:	4611      	mov	r1, r2
 801229a:	4618      	mov	r0, r3
 801229c:	f000 fed0 	bl	8013040 <vTaskPlaceOnEventList>
				/* Unlocking the queue means queue events can effect the
				event list.  It is possible that interrupts occurring now
				remove this task from the event list again - but as the
				scheduler is suspended the task will go onto the pending
				ready last instead of the actual ready list. */
				prvUnlockQueue( pxQueue );
 80122a0:	6b38      	ldr	r0, [r7, #48]	; 0x30
 80122a2:	f000 fa3c 	bl	801271e <prvUnlockQueue>
				/* Resuming the scheduler will move tasks from the pending
				ready list into the ready list - so it is feasible that this
				task is already in a ready list before it yields - in which
				case the yield will not cause a context switch unless there
				is also a higher priority task in the pending ready list. */
				if( xTaskResumeAll() == pdFALSE )
 80122a6:	f000 fd0f 	bl	8012cc8 <xTaskResumeAll>
 80122aa:	4603      	mov	r3, r0
 80122ac:	2b00      	cmp	r3, #0
 80122ae:	f47f af7c 	bne.w	80121aa <xQueueGenericSend+0xbe>
				{
					portYIELD_WITHIN_API();
 80122b2:	4b0c      	ldr	r3, [pc, #48]	; (80122e4 <xQueueGenericSend+0x1f8>)
 80122b4:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80122b8:	601a      	str	r2, [r3, #0]
 80122ba:	f3bf 8f4f 	dsb	sy
 80122be:	f3bf 8f6f 	isb	sy
 80122c2:	e772      	b.n	80121aa <xQueueGenericSend+0xbe>
				}
			}
			else
			{
				/* Try again. */
				prvUnlockQueue( pxQueue );
 80122c4:	6b38      	ldr	r0, [r7, #48]	; 0x30
 80122c6:	f000 fa2a 	bl	801271e <prvUnlockQueue>
				( void ) xTaskResumeAll();
 80122ca:	f000 fcfd 	bl	8012cc8 <xTaskResumeAll>
 80122ce:	e76c      	b.n	80121aa <xQueueGenericSend+0xbe>
			}
		}
		else
		{
			/* The timeout has expired. */
			prvUnlockQueue( pxQueue );
 80122d0:	6b38      	ldr	r0, [r7, #48]	; 0x30
 80122d2:	f000 fa24 	bl	801271e <prvUnlockQueue>
			( void ) xTaskResumeAll();
 80122d6:	f000 fcf7 	bl	8012cc8 <xTaskResumeAll>

			traceQUEUE_SEND_FAILED( pxQueue );
			return errQUEUE_FULL;
 80122da:	2300      	movs	r3, #0
		}
	}
}
 80122dc:	4618      	mov	r0, r3
 80122de:	3738      	adds	r7, #56	; 0x38
 80122e0:	46bd      	mov	sp, r7
 80122e2:	bd80      	pop	{r7, pc}
 80122e4:	e000ed04 	.word	0xe000ed04

080122e8 <xQueueGiveFromISR>:
	return xReturn;
}
/*-----------------------------------------------------------*/

BaseType_t xQueueGiveFromISR( QueueHandle_t xQueue, BaseType_t * const pxHigherPriorityTaskWoken )
{
 80122e8:	b580      	push	{r7, lr}
 80122ea:	b08e      	sub	sp, #56	; 0x38
 80122ec:	af00      	add	r7, sp, #0
 80122ee:	6078      	str	r0, [r7, #4]
 80122f0:	6039      	str	r1, [r7, #0]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = ( Queue_t * ) xQueue;
 80122f2:	687b      	ldr	r3, [r7, #4]
 80122f4:	633b      	str	r3, [r7, #48]	; 0x30
	item size is 0.  Don't directly wake a task that was blocked on a queue
	read, instead return a flag to say whether a context switch is required or
	not (i.e. has a task with a higher priority than us been woken by this
	post). */

	configASSERT( pxQueue );
 80122f6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80122f8:	2b00      	cmp	r3, #0
 80122fa:	d10a      	bne.n	8012312 <xQueueGiveFromISR+0x2a>
	__asm volatile
 80122fc:	f04f 0350 	mov.w	r3, #80	; 0x50
 8012300:	f383 8811 	msr	BASEPRI, r3
 8012304:	f3bf 8f6f 	isb	sy
 8012308:	f3bf 8f4f 	dsb	sy
 801230c:	623b      	str	r3, [r7, #32]
}
 801230e:	bf00      	nop
 8012310:	e7fe      	b.n	8012310 <xQueueGiveFromISR+0x28>

	/* xQueueGenericSendFromISR() should be used instead of xQueueGiveFromISR()
	if the item size is not 0. */
	configASSERT( pxQueue->uxItemSize == 0 );
 8012312:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8012314:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8012316:	2b00      	cmp	r3, #0
 8012318:	d00a      	beq.n	8012330 <xQueueGiveFromISR+0x48>
	__asm volatile
 801231a:	f04f 0350 	mov.w	r3, #80	; 0x50
 801231e:	f383 8811 	msr	BASEPRI, r3
 8012322:	f3bf 8f6f 	isb	sy
 8012326:	f3bf 8f4f 	dsb	sy
 801232a:	61fb      	str	r3, [r7, #28]
}
 801232c:	bf00      	nop
 801232e:	e7fe      	b.n	801232e <xQueueGiveFromISR+0x46>

	/* Normally a mutex would not be given from an interrupt, especially if
	there is a mutex holder, as priority inheritance makes no sense for an
	interrupts, only tasks. */
	configASSERT( !( ( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX ) && ( pxQueue->pxMutexHolder != NULL ) ) );
 8012330:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8012332:	681b      	ldr	r3, [r3, #0]
 8012334:	2b00      	cmp	r3, #0
 8012336:	d103      	bne.n	8012340 <xQueueGiveFromISR+0x58>
 8012338:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 801233a:	685b      	ldr	r3, [r3, #4]
 801233c:	2b00      	cmp	r3, #0
 801233e:	d101      	bne.n	8012344 <xQueueGiveFromISR+0x5c>
 8012340:	2301      	movs	r3, #1
 8012342:	e000      	b.n	8012346 <xQueueGiveFromISR+0x5e>
 8012344:	2300      	movs	r3, #0
 8012346:	2b00      	cmp	r3, #0
 8012348:	d10a      	bne.n	8012360 <xQueueGiveFromISR+0x78>
	__asm volatile
 801234a:	f04f 0350 	mov.w	r3, #80	; 0x50
 801234e:	f383 8811 	msr	BASEPRI, r3
 8012352:	f3bf 8f6f 	isb	sy
 8012356:	f3bf 8f4f 	dsb	sy
 801235a:	61bb      	str	r3, [r7, #24]
}
 801235c:	bf00      	nop
 801235e:	e7fe      	b.n	801235e <xQueueGiveFromISR+0x76>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 8012360:	f001 fd3e 	bl	8013de0 <vPortValidateInterruptPriority>

portFORCE_INLINE static uint32_t ulPortRaiseBASEPRI( void )
{
uint32_t ulOriginalBASEPRI, ulNewBASEPRI;

	__asm volatile
 8012364:	f3ef 8211 	mrs	r2, BASEPRI
 8012368:	f04f 0350 	mov.w	r3, #80	; 0x50
 801236c:	f383 8811 	msr	BASEPRI, r3
 8012370:	f3bf 8f6f 	isb	sy
 8012374:	f3bf 8f4f 	dsb	sy
 8012378:	617a      	str	r2, [r7, #20]
 801237a:	613b      	str	r3, [r7, #16]
		:"=r" (ulOriginalBASEPRI), "=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);

	/* This return will not be reached but is necessary to prevent compiler
	warnings. */
	return ulOriginalBASEPRI;
 801237c:	697b      	ldr	r3, [r7, #20]

	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 801237e:	62fb      	str	r3, [r7, #44]	; 0x2c
	{
		const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8012380:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8012382:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8012384:	62bb      	str	r3, [r7, #40]	; 0x28

		/* When the queue is used to implement a semaphore no data is ever
		moved through the queue but it is still valid to see if the queue 'has
		space'. */
		if( uxMessagesWaiting < pxQueue->uxLength )
 8012386:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8012388:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 801238a:	6aba      	ldr	r2, [r7, #40]	; 0x28
 801238c:	429a      	cmp	r2, r3
 801238e:	d22b      	bcs.n	80123e8 <xQueueGiveFromISR+0x100>
		{
			const int8_t cTxLock = pxQueue->cTxLock;
 8012390:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8012392:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8012396:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
			holder - and if there is a mutex holder then the mutex cannot be
			given from an ISR.  As this is the ISR version of the function it
			can be assumed there is no mutex holder and no need to determine if
			priority disinheritance is needed.  Simply increase the count of
			messages (semaphores) available. */
			pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 801239a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 801239c:	1c5a      	adds	r2, r3, #1
 801239e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80123a0:	639a      	str	r2, [r3, #56]	; 0x38

			/* The event list is not altered if the queue is locked.  This will
			be done when the queue is unlocked later. */
			if( cTxLock == queueUNLOCKED )
 80123a2:	f997 3027 	ldrsb.w	r3, [r7, #39]	; 0x27
 80123a6:	f1b3 3fff 	cmp.w	r3, #4294967295
 80123aa:	d112      	bne.n	80123d2 <xQueueGiveFromISR+0xea>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 80123ac:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80123ae:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80123b0:	2b00      	cmp	r3, #0
 80123b2:	d016      	beq.n	80123e2 <xQueueGiveFromISR+0xfa>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 80123b4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80123b6:	3324      	adds	r3, #36	; 0x24
 80123b8:	4618      	mov	r0, r3
 80123ba:	f000 fea1 	bl	8013100 <xTaskRemoveFromEventList>
 80123be:	4603      	mov	r3, r0
 80123c0:	2b00      	cmp	r3, #0
 80123c2:	d00e      	beq.n	80123e2 <xQueueGiveFromISR+0xfa>
						{
							/* The task waiting has a higher priority so record that a
							context	switch is required. */
							if( pxHigherPriorityTaskWoken != NULL )
 80123c4:	683b      	ldr	r3, [r7, #0]
 80123c6:	2b00      	cmp	r3, #0
 80123c8:	d00b      	beq.n	80123e2 <xQueueGiveFromISR+0xfa>
							{
								*pxHigherPriorityTaskWoken = pdTRUE;
 80123ca:	683b      	ldr	r3, [r7, #0]
 80123cc:	2201      	movs	r2, #1
 80123ce:	601a      	str	r2, [r3, #0]
 80123d0:	e007      	b.n	80123e2 <xQueueGiveFromISR+0xfa>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was posted while it was locked. */
				pxQueue->cTxLock = ( int8_t ) ( cTxLock + 1 );
 80123d2:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 80123d6:	3301      	adds	r3, #1
 80123d8:	b2db      	uxtb	r3, r3
 80123da:	b25a      	sxtb	r2, r3
 80123dc:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80123de:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
			}

			xReturn = pdPASS;
 80123e2:	2301      	movs	r3, #1
 80123e4:	637b      	str	r3, [r7, #52]	; 0x34
 80123e6:	e001      	b.n	80123ec <xQueueGiveFromISR+0x104>
		}
		else
		{
			traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
			xReturn = errQUEUE_FULL;
 80123e8:	2300      	movs	r3, #0
 80123ea:	637b      	str	r3, [r7, #52]	; 0x34
 80123ec:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80123ee:	60fb      	str	r3, [r7, #12]
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
	__asm volatile
 80123f0:	68fb      	ldr	r3, [r7, #12]
 80123f2:	f383 8811 	msr	BASEPRI, r3
	(
		"	msr basepri, %0	" :: "r" ( ulNewMaskValue ) : "memory"
	);
}
 80123f6:	bf00      	nop
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 80123f8:	6b7b      	ldr	r3, [r7, #52]	; 0x34
}
 80123fa:	4618      	mov	r0, r3
 80123fc:	3738      	adds	r7, #56	; 0x38
 80123fe:	46bd      	mov	sp, r7
 8012400:	bd80      	pop	{r7, pc}
	...

08012404 <xQueueSemaphoreTake>:
	}
}
/*-----------------------------------------------------------*/

BaseType_t xQueueSemaphoreTake( QueueHandle_t xQueue, TickType_t xTicksToWait )
{
 8012404:	b580      	push	{r7, lr}
 8012406:	b08e      	sub	sp, #56	; 0x38
 8012408:	af00      	add	r7, sp, #0
 801240a:	6078      	str	r0, [r7, #4]
 801240c:	6039      	str	r1, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE;
 801240e:	2300      	movs	r3, #0
 8012410:	637b      	str	r3, [r7, #52]	; 0x34
TimeOut_t xTimeOut;
Queue_t * const pxQueue = ( Queue_t * ) xQueue;
 8012412:	687b      	ldr	r3, [r7, #4]
 8012414:	62fb      	str	r3, [r7, #44]	; 0x2c

#if( configUSE_MUTEXES == 1 )
	BaseType_t xInheritanceOccurred = pdFALSE;
 8012416:	2300      	movs	r3, #0
 8012418:	633b      	str	r3, [r7, #48]	; 0x30
#endif

	/* Check the queue pointer is not NULL. */
	configASSERT( ( pxQueue ) );
 801241a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 801241c:	2b00      	cmp	r3, #0
 801241e:	d10a      	bne.n	8012436 <xQueueSemaphoreTake+0x32>
	__asm volatile
 8012420:	f04f 0350 	mov.w	r3, #80	; 0x50
 8012424:	f383 8811 	msr	BASEPRI, r3
 8012428:	f3bf 8f6f 	isb	sy
 801242c:	f3bf 8f4f 	dsb	sy
 8012430:	623b      	str	r3, [r7, #32]
}
 8012432:	bf00      	nop
 8012434:	e7fe      	b.n	8012434 <xQueueSemaphoreTake+0x30>

	/* Check this really is a semaphore, in which case the item size will be
	0. */
	configASSERT( pxQueue->uxItemSize == 0 );
 8012436:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8012438:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 801243a:	2b00      	cmp	r3, #0
 801243c:	d00a      	beq.n	8012454 <xQueueSemaphoreTake+0x50>
	__asm volatile
 801243e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8012442:	f383 8811 	msr	BASEPRI, r3
 8012446:	f3bf 8f6f 	isb	sy
 801244a:	f3bf 8f4f 	dsb	sy
 801244e:	61fb      	str	r3, [r7, #28]
}
 8012450:	bf00      	nop
 8012452:	e7fe      	b.n	8012452 <xQueueSemaphoreTake+0x4e>

	/* Cannot block if the scheduler is suspended. */
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8012454:	f001 f8b4 	bl	80135c0 <xTaskGetSchedulerState>
 8012458:	4603      	mov	r3, r0
 801245a:	2b00      	cmp	r3, #0
 801245c:	d102      	bne.n	8012464 <xQueueSemaphoreTake+0x60>
 801245e:	683b      	ldr	r3, [r7, #0]
 8012460:	2b00      	cmp	r3, #0
 8012462:	d101      	bne.n	8012468 <xQueueSemaphoreTake+0x64>
 8012464:	2301      	movs	r3, #1
 8012466:	e000      	b.n	801246a <xQueueSemaphoreTake+0x66>
 8012468:	2300      	movs	r3, #0
 801246a:	2b00      	cmp	r3, #0
 801246c:	d10a      	bne.n	8012484 <xQueueSemaphoreTake+0x80>
	__asm volatile
 801246e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8012472:	f383 8811 	msr	BASEPRI, r3
 8012476:	f3bf 8f6f 	isb	sy
 801247a:	f3bf 8f4f 	dsb	sy
 801247e:	61bb      	str	r3, [r7, #24]
}
 8012480:	bf00      	nop
 8012482:	e7fe      	b.n	8012482 <xQueueSemaphoreTake+0x7e>
	statements within the function itself.  This is done in the interest
	of execution time efficiency. */

	for( ;; )
	{
		taskENTER_CRITICAL();
 8012484:	f001 fbea 	bl	8013c5c <vPortEnterCritical>
		{
			/* Semaphores are queues with an item size of 0, and where the
			number of messages in the queue is the semaphore's count value. */
			const UBaseType_t uxSemaphoreCount = pxQueue->uxMessagesWaiting;
 8012488:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 801248a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 801248c:	62bb      	str	r3, [r7, #40]	; 0x28

			/* Is there data in the queue now?  To be running the calling task
			must be the highest priority task wanting to access the queue. */
			if( uxSemaphoreCount > ( UBaseType_t ) 0 )
 801248e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8012490:	2b00      	cmp	r3, #0
 8012492:	d024      	beq.n	80124de <xQueueSemaphoreTake+0xda>
			{
				traceQUEUE_RECEIVE( pxQueue );

				/* Semaphores are queues with a data size of zero and where the
				messages waiting is the semaphore's count.  Reduce the count. */
				pxQueue->uxMessagesWaiting = uxSemaphoreCount - ( UBaseType_t ) 1;
 8012494:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8012496:	1e5a      	subs	r2, r3, #1
 8012498:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 801249a:	639a      	str	r2, [r3, #56]	; 0x38

				#if ( configUSE_MUTEXES == 1 )
				{
					if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 801249c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 801249e:	681b      	ldr	r3, [r3, #0]
 80124a0:	2b00      	cmp	r3, #0
 80124a2:	d104      	bne.n	80124ae <xQueueSemaphoreTake+0xaa>
					{
						/* Record the information required to implement
						priority inheritance should it become necessary. */
						pxQueue->pxMutexHolder = ( int8_t * ) pvTaskIncrementMutexHeldCount(); /*lint !e961 Cast is not redundant as TaskHandle_t is a typedef. */
 80124a4:	f001 fa6e 	bl	8013984 <pvTaskIncrementMutexHeldCount>
 80124a8:	4602      	mov	r2, r0
 80124aa:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80124ac:	605a      	str	r2, [r3, #4]
				}
				#endif /* configUSE_MUTEXES */

				/* Check to see if other tasks are blocked waiting to give the
				semaphore, and if so, unblock the highest priority such task. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 80124ae:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80124b0:	691b      	ldr	r3, [r3, #16]
 80124b2:	2b00      	cmp	r3, #0
 80124b4:	d00f      	beq.n	80124d6 <xQueueSemaphoreTake+0xd2>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 80124b6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80124b8:	3310      	adds	r3, #16
 80124ba:	4618      	mov	r0, r3
 80124bc:	f000 fe20 	bl	8013100 <xTaskRemoveFromEventList>
 80124c0:	4603      	mov	r3, r0
 80124c2:	2b00      	cmp	r3, #0
 80124c4:	d007      	beq.n	80124d6 <xQueueSemaphoreTake+0xd2>
					{
						queueYIELD_IF_USING_PREEMPTION();
 80124c6:	4b54      	ldr	r3, [pc, #336]	; (8012618 <xQueueSemaphoreTake+0x214>)
 80124c8:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80124cc:	601a      	str	r2, [r3, #0]
 80124ce:	f3bf 8f4f 	dsb	sy
 80124d2:	f3bf 8f6f 	isb	sy
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				taskEXIT_CRITICAL();
 80124d6:	f001 fbf1 	bl	8013cbc <vPortExitCritical>
				return pdPASS;
 80124da:	2301      	movs	r3, #1
 80124dc:	e097      	b.n	801260e <xQueueSemaphoreTake+0x20a>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 80124de:	683b      	ldr	r3, [r7, #0]
 80124e0:	2b00      	cmp	r3, #0
 80124e2:	d111      	bne.n	8012508 <xQueueSemaphoreTake+0x104>
					/* For inheritance to have occurred there must have been an
					initial timeout, and an adjusted timeout cannot become 0, as
					if it were 0 the function would have exited. */
					#if( configUSE_MUTEXES == 1 )
					{
						configASSERT( xInheritanceOccurred == pdFALSE );
 80124e4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80124e6:	2b00      	cmp	r3, #0
 80124e8:	d00a      	beq.n	8012500 <xQueueSemaphoreTake+0xfc>
	__asm volatile
 80124ea:	f04f 0350 	mov.w	r3, #80	; 0x50
 80124ee:	f383 8811 	msr	BASEPRI, r3
 80124f2:	f3bf 8f6f 	isb	sy
 80124f6:	f3bf 8f4f 	dsb	sy
 80124fa:	617b      	str	r3, [r7, #20]
}
 80124fc:	bf00      	nop
 80124fe:	e7fe      	b.n	80124fe <xQueueSemaphoreTake+0xfa>
					}
					#endif /* configUSE_MUTEXES */

					/* The semaphore count was 0 and no block time is specified
					(or the block time has expired) so exit now. */
					taskEXIT_CRITICAL();
 8012500:	f001 fbdc 	bl	8013cbc <vPortExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
 8012504:	2300      	movs	r3, #0
 8012506:	e082      	b.n	801260e <xQueueSemaphoreTake+0x20a>
				}
				else if( xEntryTimeSet == pdFALSE )
 8012508:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 801250a:	2b00      	cmp	r3, #0
 801250c:	d106      	bne.n	801251c <xQueueSemaphoreTake+0x118>
				{
					/* The semaphore count was 0 and a block time was specified
					so configure the timeout structure ready to block. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 801250e:	f107 030c 	add.w	r3, r7, #12
 8012512:	4618      	mov	r0, r3
 8012514:	f000 feb8 	bl	8013288 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 8012518:	2301      	movs	r3, #1
 801251a:	637b      	str	r3, [r7, #52]	; 0x34
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 801251c:	f001 fbce 	bl	8013cbc <vPortExitCritical>

		/* Interrupts and other tasks can give to and take from the semaphore
		now the critical section has been exited. */

		vTaskSuspendAll();
 8012520:	f000 fbc4 	bl	8012cac <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 8012524:	f001 fb9a 	bl	8013c5c <vPortEnterCritical>
 8012528:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 801252a:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 801252e:	b25b      	sxtb	r3, r3
 8012530:	f1b3 3fff 	cmp.w	r3, #4294967295
 8012534:	d103      	bne.n	801253e <xQueueSemaphoreTake+0x13a>
 8012536:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8012538:	2200      	movs	r2, #0
 801253a:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 801253e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8012540:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8012544:	b25b      	sxtb	r3, r3
 8012546:	f1b3 3fff 	cmp.w	r3, #4294967295
 801254a:	d103      	bne.n	8012554 <xQueueSemaphoreTake+0x150>
 801254c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 801254e:	2200      	movs	r2, #0
 8012550:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8012554:	f001 fbb2 	bl	8013cbc <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 8012558:	463a      	mov	r2, r7
 801255a:	f107 030c 	add.w	r3, r7, #12
 801255e:	4611      	mov	r1, r2
 8012560:	4618      	mov	r0, r3
 8012562:	f000 fea7 	bl	80132b4 <xTaskCheckForTimeOut>
 8012566:	4603      	mov	r3, r0
 8012568:	2b00      	cmp	r3, #0
 801256a:	d132      	bne.n	80125d2 <xQueueSemaphoreTake+0x1ce>
		{
			/* A block time is specified and not expired.  If the semaphore
			count is 0 then enter the Blocked state to wait for a semaphore to
			become available.  As semaphores are implemented with queues the
			queue being empty is equivalent to the semaphore count being 0. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 801256c:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 801256e:	f000 f928 	bl	80127c2 <prvIsQueueEmpty>
 8012572:	4603      	mov	r3, r0
 8012574:	2b00      	cmp	r3, #0
 8012576:	d026      	beq.n	80125c6 <xQueueSemaphoreTake+0x1c2>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );

				#if ( configUSE_MUTEXES == 1 )
				{
					if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 8012578:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 801257a:	681b      	ldr	r3, [r3, #0]
 801257c:	2b00      	cmp	r3, #0
 801257e:	d109      	bne.n	8012594 <xQueueSemaphoreTake+0x190>
					{
						taskENTER_CRITICAL();
 8012580:	f001 fb6c 	bl	8013c5c <vPortEnterCritical>
						{
							xInheritanceOccurred = xTaskPriorityInherit( ( void * ) pxQueue->pxMutexHolder );
 8012584:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8012586:	685b      	ldr	r3, [r3, #4]
 8012588:	4618      	mov	r0, r3
 801258a:	f001 f837 	bl	80135fc <xTaskPriorityInherit>
 801258e:	6338      	str	r0, [r7, #48]	; 0x30
						}
						taskEXIT_CRITICAL();
 8012590:	f001 fb94 	bl	8013cbc <vPortExitCritical>
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif

				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 8012594:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8012596:	3324      	adds	r3, #36	; 0x24
 8012598:	683a      	ldr	r2, [r7, #0]
 801259a:	4611      	mov	r1, r2
 801259c:	4618      	mov	r0, r3
 801259e:	f000 fd4f 	bl	8013040 <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 80125a2:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 80125a4:	f000 f8bb 	bl	801271e <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 80125a8:	f000 fb8e 	bl	8012cc8 <xTaskResumeAll>
 80125ac:	4603      	mov	r3, r0
 80125ae:	2b00      	cmp	r3, #0
 80125b0:	f47f af68 	bne.w	8012484 <xQueueSemaphoreTake+0x80>
				{
					portYIELD_WITHIN_API();
 80125b4:	4b18      	ldr	r3, [pc, #96]	; (8012618 <xQueueSemaphoreTake+0x214>)
 80125b6:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80125ba:	601a      	str	r2, [r3, #0]
 80125bc:	f3bf 8f4f 	dsb	sy
 80125c0:	f3bf 8f6f 	isb	sy
 80125c4:	e75e      	b.n	8012484 <xQueueSemaphoreTake+0x80>
			}
			else
			{
				/* There was no timeout and the semaphore count was not 0, so
				attempt to take the semaphore again. */
				prvUnlockQueue( pxQueue );
 80125c6:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 80125c8:	f000 f8a9 	bl	801271e <prvUnlockQueue>
				( void ) xTaskResumeAll();
 80125cc:	f000 fb7c 	bl	8012cc8 <xTaskResumeAll>
 80125d0:	e758      	b.n	8012484 <xQueueSemaphoreTake+0x80>
			}
		}
		else
		{
			/* Timed out. */
			prvUnlockQueue( pxQueue );
 80125d2:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 80125d4:	f000 f8a3 	bl	801271e <prvUnlockQueue>
			( void ) xTaskResumeAll();
 80125d8:	f000 fb76 	bl	8012cc8 <xTaskResumeAll>

			/* If the semaphore count is 0 exit now as the timeout has
			expired.  Otherwise return to attempt to take the semaphore that is
			known to be available.  As semaphores are implemented by queues the
			queue being empty is equivalent to the semaphore count being 0. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 80125dc:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 80125de:	f000 f8f0 	bl	80127c2 <prvIsQueueEmpty>
 80125e2:	4603      	mov	r3, r0
 80125e4:	2b00      	cmp	r3, #0
 80125e6:	f43f af4d 	beq.w	8012484 <xQueueSemaphoreTake+0x80>
				#if ( configUSE_MUTEXES == 1 )
				{
					/* xInheritanceOccurred could only have be set if
					pxQueue->uxQueueType == queueQUEUE_IS_MUTEX so no need to
					test the mutex type again to check it is actually a mutex. */
					if( xInheritanceOccurred != pdFALSE )
 80125ea:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80125ec:	2b00      	cmp	r3, #0
 80125ee:	d00d      	beq.n	801260c <xQueueSemaphoreTake+0x208>
					{
						taskENTER_CRITICAL();
 80125f0:	f001 fb34 	bl	8013c5c <vPortEnterCritical>
							/* This task blocking on the mutex caused another
							task to inherit this task's priority.  Now this task
							has timed out the priority should be disinherited
							again, but only as low as the next highest priority
							task that is waiting for the same mutex. */
							uxHighestWaitingPriority = prvGetDisinheritPriorityAfterTimeout( pxQueue );
 80125f4:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 80125f6:	f000 f811 	bl	801261c <prvGetDisinheritPriorityAfterTimeout>
 80125fa:	6278      	str	r0, [r7, #36]	; 0x24
							vTaskPriorityDisinheritAfterTimeout( ( void * ) pxQueue->pxMutexHolder, uxHighestWaitingPriority );
 80125fc:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80125fe:	685b      	ldr	r3, [r3, #4]
 8012600:	6a79      	ldr	r1, [r7, #36]	; 0x24
 8012602:	4618      	mov	r0, r3
 8012604:	f001 f906 	bl	8013814 <vTaskPriorityDisinheritAfterTimeout>
						}
						taskEXIT_CRITICAL();
 8012608:	f001 fb58 	bl	8013cbc <vPortExitCritical>
					}
				}
				#endif /* configUSE_MUTEXES */

				traceQUEUE_RECEIVE_FAILED( pxQueue );
				return errQUEUE_EMPTY;
 801260c:	2300      	movs	r3, #0
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	}
}
 801260e:	4618      	mov	r0, r3
 8012610:	3738      	adds	r7, #56	; 0x38
 8012612:	46bd      	mov	sp, r7
 8012614:	bd80      	pop	{r7, pc}
 8012616:	bf00      	nop
 8012618:	e000ed04 	.word	0xe000ed04

0801261c <prvGetDisinheritPriorityAfterTimeout>:
/*-----------------------------------------------------------*/

#if( configUSE_MUTEXES == 1 )

	static UBaseType_t prvGetDisinheritPriorityAfterTimeout( const Queue_t * const pxQueue )
	{
 801261c:	b480      	push	{r7}
 801261e:	b085      	sub	sp, #20
 8012620:	af00      	add	r7, sp, #0
 8012622:	6078      	str	r0, [r7, #4]
		priority, but the waiting task times out, then the holder should
		disinherit the priority - but only down to the highest priority of any
		other tasks that are waiting for the same mutex.  For this purpose,
		return the priority of the highest priority task that is waiting for the
		mutex. */
		if( listCURRENT_LIST_LENGTH( &( pxQueue->xTasksWaitingToReceive ) ) > 0 )
 8012624:	687b      	ldr	r3, [r7, #4]
 8012626:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8012628:	2b00      	cmp	r3, #0
 801262a:	d006      	beq.n	801263a <prvGetDisinheritPriorityAfterTimeout+0x1e>
		{
			uxHighestPriorityOfWaitingTasks = configMAX_PRIORITIES - listGET_ITEM_VALUE_OF_HEAD_ENTRY( &( pxQueue->xTasksWaitingToReceive ) );
 801262c:	687b      	ldr	r3, [r7, #4]
 801262e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8012630:	681b      	ldr	r3, [r3, #0]
 8012632:	f1c3 0307 	rsb	r3, r3, #7
 8012636:	60fb      	str	r3, [r7, #12]
 8012638:	e001      	b.n	801263e <prvGetDisinheritPriorityAfterTimeout+0x22>
		}
		else
		{
			uxHighestPriorityOfWaitingTasks = tskIDLE_PRIORITY;
 801263a:	2300      	movs	r3, #0
 801263c:	60fb      	str	r3, [r7, #12]
		}

		return uxHighestPriorityOfWaitingTasks;
 801263e:	68fb      	ldr	r3, [r7, #12]
	}
 8012640:	4618      	mov	r0, r3
 8012642:	3714      	adds	r7, #20
 8012644:	46bd      	mov	sp, r7
 8012646:	bc80      	pop	{r7}
 8012648:	4770      	bx	lr

0801264a <prvCopyDataToQueue>:

#endif /* configUSE_MUTEXES */
/*-----------------------------------------------------------*/

static BaseType_t prvCopyDataToQueue( Queue_t * const pxQueue, const void *pvItemToQueue, const BaseType_t xPosition )
{
 801264a:	b580      	push	{r7, lr}
 801264c:	b086      	sub	sp, #24
 801264e:	af00      	add	r7, sp, #0
 8012650:	60f8      	str	r0, [r7, #12]
 8012652:	60b9      	str	r1, [r7, #8]
 8012654:	607a      	str	r2, [r7, #4]
BaseType_t xReturn = pdFALSE;
 8012656:	2300      	movs	r3, #0
 8012658:	617b      	str	r3, [r7, #20]
UBaseType_t uxMessagesWaiting;

	/* This function is called from a critical section. */

	uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 801265a:	68fb      	ldr	r3, [r7, #12]
 801265c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 801265e:	613b      	str	r3, [r7, #16]

	if( pxQueue->uxItemSize == ( UBaseType_t ) 0 )
 8012660:	68fb      	ldr	r3, [r7, #12]
 8012662:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8012664:	2b00      	cmp	r3, #0
 8012666:	d10d      	bne.n	8012684 <prvCopyDataToQueue+0x3a>
	{
		#if ( configUSE_MUTEXES == 1 )
		{
			if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 8012668:	68fb      	ldr	r3, [r7, #12]
 801266a:	681b      	ldr	r3, [r3, #0]
 801266c:	2b00      	cmp	r3, #0
 801266e:	d14d      	bne.n	801270c <prvCopyDataToQueue+0xc2>
			{
				/* The mutex is no longer being held. */
				xReturn = xTaskPriorityDisinherit( ( void * ) pxQueue->pxMutexHolder );
 8012670:	68fb      	ldr	r3, [r7, #12]
 8012672:	685b      	ldr	r3, [r3, #4]
 8012674:	4618      	mov	r0, r3
 8012676:	f001 f847 	bl	8013708 <xTaskPriorityDisinherit>
 801267a:	6178      	str	r0, [r7, #20]
				pxQueue->pxMutexHolder = NULL;
 801267c:	68fb      	ldr	r3, [r7, #12]
 801267e:	2200      	movs	r2, #0
 8012680:	605a      	str	r2, [r3, #4]
 8012682:	e043      	b.n	801270c <prvCopyDataToQueue+0xc2>
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configUSE_MUTEXES */
	}
	else if( xPosition == queueSEND_TO_BACK )
 8012684:	687b      	ldr	r3, [r7, #4]
 8012686:	2b00      	cmp	r3, #0
 8012688:	d119      	bne.n	80126be <prvCopyDataToQueue+0x74>
	{
		( void ) memcpy( ( void * ) pxQueue->pcWriteTo, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 MISRA exception as the casts are only redundant for some ports, plus previous logic ensures a null pointer can only be passed to memcpy() if the copy size is 0. */
 801268a:	68fb      	ldr	r3, [r7, #12]
 801268c:	6898      	ldr	r0, [r3, #8]
 801268e:	68fb      	ldr	r3, [r7, #12]
 8012690:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8012692:	461a      	mov	r2, r3
 8012694:	68b9      	ldr	r1, [r7, #8]
 8012696:	f001 fdf1 	bl	801427c <memcpy>
		pxQueue->pcWriteTo += pxQueue->uxItemSize;
 801269a:	68fb      	ldr	r3, [r7, #12]
 801269c:	689a      	ldr	r2, [r3, #8]
 801269e:	68fb      	ldr	r3, [r7, #12]
 80126a0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80126a2:	441a      	add	r2, r3
 80126a4:	68fb      	ldr	r3, [r7, #12]
 80126a6:	609a      	str	r2, [r3, #8]
		if( pxQueue->pcWriteTo >= pxQueue->pcTail ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 80126a8:	68fb      	ldr	r3, [r7, #12]
 80126aa:	689a      	ldr	r2, [r3, #8]
 80126ac:	68fb      	ldr	r3, [r7, #12]
 80126ae:	685b      	ldr	r3, [r3, #4]
 80126b0:	429a      	cmp	r2, r3
 80126b2:	d32b      	bcc.n	801270c <prvCopyDataToQueue+0xc2>
		{
			pxQueue->pcWriteTo = pxQueue->pcHead;
 80126b4:	68fb      	ldr	r3, [r7, #12]
 80126b6:	681a      	ldr	r2, [r3, #0]
 80126b8:	68fb      	ldr	r3, [r7, #12]
 80126ba:	609a      	str	r2, [r3, #8]
 80126bc:	e026      	b.n	801270c <prvCopyDataToQueue+0xc2>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		( void ) memcpy( ( void * ) pxQueue->u.pcReadFrom, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 80126be:	68fb      	ldr	r3, [r7, #12]
 80126c0:	68d8      	ldr	r0, [r3, #12]
 80126c2:	68fb      	ldr	r3, [r7, #12]
 80126c4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80126c6:	461a      	mov	r2, r3
 80126c8:	68b9      	ldr	r1, [r7, #8]
 80126ca:	f001 fdd7 	bl	801427c <memcpy>
		pxQueue->u.pcReadFrom -= pxQueue->uxItemSize;
 80126ce:	68fb      	ldr	r3, [r7, #12]
 80126d0:	68da      	ldr	r2, [r3, #12]
 80126d2:	68fb      	ldr	r3, [r7, #12]
 80126d4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80126d6:	425b      	negs	r3, r3
 80126d8:	441a      	add	r2, r3
 80126da:	68fb      	ldr	r3, [r7, #12]
 80126dc:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.pcReadFrom < pxQueue->pcHead ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 80126de:	68fb      	ldr	r3, [r7, #12]
 80126e0:	68da      	ldr	r2, [r3, #12]
 80126e2:	68fb      	ldr	r3, [r7, #12]
 80126e4:	681b      	ldr	r3, [r3, #0]
 80126e6:	429a      	cmp	r2, r3
 80126e8:	d207      	bcs.n	80126fa <prvCopyDataToQueue+0xb0>
		{
			pxQueue->u.pcReadFrom = ( pxQueue->pcTail - pxQueue->uxItemSize );
 80126ea:	68fb      	ldr	r3, [r7, #12]
 80126ec:	685a      	ldr	r2, [r3, #4]
 80126ee:	68fb      	ldr	r3, [r7, #12]
 80126f0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80126f2:	425b      	negs	r3, r3
 80126f4:	441a      	add	r2, r3
 80126f6:	68fb      	ldr	r3, [r7, #12]
 80126f8:	60da      	str	r2, [r3, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		if( xPosition == queueOVERWRITE )
 80126fa:	687b      	ldr	r3, [r7, #4]
 80126fc:	2b02      	cmp	r3, #2
 80126fe:	d105      	bne.n	801270c <prvCopyDataToQueue+0xc2>
		{
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 8012700:	693b      	ldr	r3, [r7, #16]
 8012702:	2b00      	cmp	r3, #0
 8012704:	d002      	beq.n	801270c <prvCopyDataToQueue+0xc2>
			{
				/* An item is not being added but overwritten, so subtract
				one from the recorded number of items in the queue so when
				one is added again below the number of recorded items remains
				correct. */
				--uxMessagesWaiting;
 8012706:	693b      	ldr	r3, [r7, #16]
 8012708:	3b01      	subs	r3, #1
 801270a:	613b      	str	r3, [r7, #16]
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 801270c:	693b      	ldr	r3, [r7, #16]
 801270e:	1c5a      	adds	r2, r3, #1
 8012710:	68fb      	ldr	r3, [r7, #12]
 8012712:	639a      	str	r2, [r3, #56]	; 0x38

	return xReturn;
 8012714:	697b      	ldr	r3, [r7, #20]
}
 8012716:	4618      	mov	r0, r3
 8012718:	3718      	adds	r7, #24
 801271a:	46bd      	mov	sp, r7
 801271c:	bd80      	pop	{r7, pc}

0801271e <prvUnlockQueue>:
	}
}
/*-----------------------------------------------------------*/

static void prvUnlockQueue( Queue_t * const pxQueue )
{
 801271e:	b580      	push	{r7, lr}
 8012720:	b084      	sub	sp, #16
 8012722:	af00      	add	r7, sp, #0
 8012724:	6078      	str	r0, [r7, #4]

	/* The lock counts contains the number of extra data items placed or
	removed from the queue while the queue was locked.  When a queue is
	locked items can be added or removed, but the event lists cannot be
	updated. */
	taskENTER_CRITICAL();
 8012726:	f001 fa99 	bl	8013c5c <vPortEnterCritical>
	{
		int8_t cTxLock = pxQueue->cTxLock;
 801272a:	687b      	ldr	r3, [r7, #4]
 801272c:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8012730:	73fb      	strb	r3, [r7, #15]

		/* See if data was added to the queue while it was locked. */
		while( cTxLock > queueLOCKED_UNMODIFIED )
 8012732:	e011      	b.n	8012758 <prvUnlockQueue+0x3a>
			}
			#else /* configUSE_QUEUE_SETS */
			{
				/* Tasks that are removed from the event list will get added to
				the pending ready list as the scheduler is still suspended. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8012734:	687b      	ldr	r3, [r7, #4]
 8012736:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8012738:	2b00      	cmp	r3, #0
 801273a:	d012      	beq.n	8012762 <prvUnlockQueue+0x44>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 801273c:	687b      	ldr	r3, [r7, #4]
 801273e:	3324      	adds	r3, #36	; 0x24
 8012740:	4618      	mov	r0, r3
 8012742:	f000 fcdd 	bl	8013100 <xTaskRemoveFromEventList>
 8012746:	4603      	mov	r3, r0
 8012748:	2b00      	cmp	r3, #0
 801274a:	d001      	beq.n	8012750 <prvUnlockQueue+0x32>
					{
						/* The task waiting has a higher priority so record that
						a context switch is required. */
						vTaskMissedYield();
 801274c:	f000 fe14 	bl	8013378 <vTaskMissedYield>
					break;
				}
			}
			#endif /* configUSE_QUEUE_SETS */

			--cTxLock;
 8012750:	7bfb      	ldrb	r3, [r7, #15]
 8012752:	3b01      	subs	r3, #1
 8012754:	b2db      	uxtb	r3, r3
 8012756:	73fb      	strb	r3, [r7, #15]
		while( cTxLock > queueLOCKED_UNMODIFIED )
 8012758:	f997 300f 	ldrsb.w	r3, [r7, #15]
 801275c:	2b00      	cmp	r3, #0
 801275e:	dce9      	bgt.n	8012734 <prvUnlockQueue+0x16>
 8012760:	e000      	b.n	8012764 <prvUnlockQueue+0x46>
					break;
 8012762:	bf00      	nop
		}

		pxQueue->cTxLock = queueUNLOCKED;
 8012764:	687b      	ldr	r3, [r7, #4]
 8012766:	22ff      	movs	r2, #255	; 0xff
 8012768:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
	}
	taskEXIT_CRITICAL();
 801276c:	f001 faa6 	bl	8013cbc <vPortExitCritical>

	/* Do the same for the Rx lock. */
	taskENTER_CRITICAL();
 8012770:	f001 fa74 	bl	8013c5c <vPortEnterCritical>
	{
		int8_t cRxLock = pxQueue->cRxLock;
 8012774:	687b      	ldr	r3, [r7, #4]
 8012776:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 801277a:	73bb      	strb	r3, [r7, #14]

		while( cRxLock > queueLOCKED_UNMODIFIED )
 801277c:	e011      	b.n	80127a2 <prvUnlockQueue+0x84>
		{
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 801277e:	687b      	ldr	r3, [r7, #4]
 8012780:	691b      	ldr	r3, [r3, #16]
 8012782:	2b00      	cmp	r3, #0
 8012784:	d012      	beq.n	80127ac <prvUnlockQueue+0x8e>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8012786:	687b      	ldr	r3, [r7, #4]
 8012788:	3310      	adds	r3, #16
 801278a:	4618      	mov	r0, r3
 801278c:	f000 fcb8 	bl	8013100 <xTaskRemoveFromEventList>
 8012790:	4603      	mov	r3, r0
 8012792:	2b00      	cmp	r3, #0
 8012794:	d001      	beq.n	801279a <prvUnlockQueue+0x7c>
				{
					vTaskMissedYield();
 8012796:	f000 fdef 	bl	8013378 <vTaskMissedYield>
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				--cRxLock;
 801279a:	7bbb      	ldrb	r3, [r7, #14]
 801279c:	3b01      	subs	r3, #1
 801279e:	b2db      	uxtb	r3, r3
 80127a0:	73bb      	strb	r3, [r7, #14]
		while( cRxLock > queueLOCKED_UNMODIFIED )
 80127a2:	f997 300e 	ldrsb.w	r3, [r7, #14]
 80127a6:	2b00      	cmp	r3, #0
 80127a8:	dce9      	bgt.n	801277e <prvUnlockQueue+0x60>
 80127aa:	e000      	b.n	80127ae <prvUnlockQueue+0x90>
			}
			else
			{
				break;
 80127ac:	bf00      	nop
			}
		}

		pxQueue->cRxLock = queueUNLOCKED;
 80127ae:	687b      	ldr	r3, [r7, #4]
 80127b0:	22ff      	movs	r2, #255	; 0xff
 80127b2:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
	}
	taskEXIT_CRITICAL();
 80127b6:	f001 fa81 	bl	8013cbc <vPortExitCritical>
}
 80127ba:	bf00      	nop
 80127bc:	3710      	adds	r7, #16
 80127be:	46bd      	mov	sp, r7
 80127c0:	bd80      	pop	{r7, pc}

080127c2 <prvIsQueueEmpty>:
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueEmpty( const Queue_t *pxQueue )
{
 80127c2:	b580      	push	{r7, lr}
 80127c4:	b084      	sub	sp, #16
 80127c6:	af00      	add	r7, sp, #0
 80127c8:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 80127ca:	f001 fa47 	bl	8013c5c <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t )  0 )
 80127ce:	687b      	ldr	r3, [r7, #4]
 80127d0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80127d2:	2b00      	cmp	r3, #0
 80127d4:	d102      	bne.n	80127dc <prvIsQueueEmpty+0x1a>
		{
			xReturn = pdTRUE;
 80127d6:	2301      	movs	r3, #1
 80127d8:	60fb      	str	r3, [r7, #12]
 80127da:	e001      	b.n	80127e0 <prvIsQueueEmpty+0x1e>
		}
		else
		{
			xReturn = pdFALSE;
 80127dc:	2300      	movs	r3, #0
 80127de:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 80127e0:	f001 fa6c 	bl	8013cbc <vPortExitCritical>

	return xReturn;
 80127e4:	68fb      	ldr	r3, [r7, #12]
}
 80127e6:	4618      	mov	r0, r3
 80127e8:	3710      	adds	r7, #16
 80127ea:	46bd      	mov	sp, r7
 80127ec:	bd80      	pop	{r7, pc}

080127ee <prvIsQueueFull>:
	return xReturn;
} /*lint !e818 xQueue could not be pointer to const because it is a typedef. */
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueFull( const Queue_t *pxQueue )
{
 80127ee:	b580      	push	{r7, lr}
 80127f0:	b084      	sub	sp, #16
 80127f2:	af00      	add	r7, sp, #0
 80127f4:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 80127f6:	f001 fa31 	bl	8013c5c <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == pxQueue->uxLength )
 80127fa:	687b      	ldr	r3, [r7, #4]
 80127fc:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 80127fe:	687b      	ldr	r3, [r7, #4]
 8012800:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8012802:	429a      	cmp	r2, r3
 8012804:	d102      	bne.n	801280c <prvIsQueueFull+0x1e>
		{
			xReturn = pdTRUE;
 8012806:	2301      	movs	r3, #1
 8012808:	60fb      	str	r3, [r7, #12]
 801280a:	e001      	b.n	8012810 <prvIsQueueFull+0x22>
		}
		else
		{
			xReturn = pdFALSE;
 801280c:	2300      	movs	r3, #0
 801280e:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 8012810:	f001 fa54 	bl	8013cbc <vPortExitCritical>

	return xReturn;
 8012814:	68fb      	ldr	r3, [r7, #12]
}
 8012816:	4618      	mov	r0, r3
 8012818:	3710      	adds	r7, #16
 801281a:	46bd      	mov	sp, r7
 801281c:	bd80      	pop	{r7, pc}

0801281e <xTaskCreateStatic>:
									const uint32_t ulStackDepth,
									void * const pvParameters,
									UBaseType_t uxPriority,
									StackType_t * const puxStackBuffer,
									StaticTask_t * const pxTaskBuffer )
	{
 801281e:	b580      	push	{r7, lr}
 8012820:	b08e      	sub	sp, #56	; 0x38
 8012822:	af04      	add	r7, sp, #16
 8012824:	60f8      	str	r0, [r7, #12]
 8012826:	60b9      	str	r1, [r7, #8]
 8012828:	607a      	str	r2, [r7, #4]
 801282a:	603b      	str	r3, [r7, #0]
	TCB_t *pxNewTCB;
	TaskHandle_t xReturn;

		configASSERT( puxStackBuffer != NULL );
 801282c:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 801282e:	2b00      	cmp	r3, #0
 8012830:	d10a      	bne.n	8012848 <xTaskCreateStatic+0x2a>
	__asm volatile
 8012832:	f04f 0350 	mov.w	r3, #80	; 0x50
 8012836:	f383 8811 	msr	BASEPRI, r3
 801283a:	f3bf 8f6f 	isb	sy
 801283e:	f3bf 8f4f 	dsb	sy
 8012842:	623b      	str	r3, [r7, #32]
}
 8012844:	bf00      	nop
 8012846:	e7fe      	b.n	8012846 <xTaskCreateStatic+0x28>
		configASSERT( pxTaskBuffer != NULL );
 8012848:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 801284a:	2b00      	cmp	r3, #0
 801284c:	d10a      	bne.n	8012864 <xTaskCreateStatic+0x46>
	__asm volatile
 801284e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8012852:	f383 8811 	msr	BASEPRI, r3
 8012856:	f3bf 8f6f 	isb	sy
 801285a:	f3bf 8f4f 	dsb	sy
 801285e:	61fb      	str	r3, [r7, #28]
}
 8012860:	bf00      	nop
 8012862:	e7fe      	b.n	8012862 <xTaskCreateStatic+0x44>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticTask_t equals the size of the real task
			structure. */
			volatile size_t xSize = sizeof( StaticTask_t );
 8012864:	23b4      	movs	r3, #180	; 0xb4
 8012866:	613b      	str	r3, [r7, #16]
			configASSERT( xSize == sizeof( TCB_t ) );
 8012868:	693b      	ldr	r3, [r7, #16]
 801286a:	2bb4      	cmp	r3, #180	; 0xb4
 801286c:	d00a      	beq.n	8012884 <xTaskCreateStatic+0x66>
	__asm volatile
 801286e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8012872:	f383 8811 	msr	BASEPRI, r3
 8012876:	f3bf 8f6f 	isb	sy
 801287a:	f3bf 8f4f 	dsb	sy
 801287e:	61bb      	str	r3, [r7, #24]
}
 8012880:	bf00      	nop
 8012882:	e7fe      	b.n	8012882 <xTaskCreateStatic+0x64>
		}
		#endif /* configASSERT_DEFINED */


		if( ( pxTaskBuffer != NULL ) && ( puxStackBuffer != NULL ) )
 8012884:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8012886:	2b00      	cmp	r3, #0
 8012888:	d01e      	beq.n	80128c8 <xTaskCreateStatic+0xaa>
 801288a:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 801288c:	2b00      	cmp	r3, #0
 801288e:	d01b      	beq.n	80128c8 <xTaskCreateStatic+0xaa>
		{
			/* The memory used for the task's TCB and stack are passed into this
			function - use them. */
			pxNewTCB = ( TCB_t * ) pxTaskBuffer; /*lint !e740 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 8012890:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8012892:	627b      	str	r3, [r7, #36]	; 0x24
			pxNewTCB->pxStack = ( StackType_t * ) puxStackBuffer;
 8012894:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8012896:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8012898:	631a      	str	r2, [r3, #48]	; 0x30

			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created statically in case the task is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskSTATICALLY_ALLOCATED_STACK_AND_TCB;
 801289a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 801289c:	2202      	movs	r2, #2
 801289e:	f883 20b1 	strb.w	r2, [r3, #177]	; 0xb1
			}
			#endif /* configSUPPORT_DYNAMIC_ALLOCATION */

			prvInitialiseNewTask( pxTaskCode, pcName, ulStackDepth, pvParameters, uxPriority, &xReturn, pxNewTCB, NULL );
 80128a2:	2300      	movs	r3, #0
 80128a4:	9303      	str	r3, [sp, #12]
 80128a6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80128a8:	9302      	str	r3, [sp, #8]
 80128aa:	f107 0314 	add.w	r3, r7, #20
 80128ae:	9301      	str	r3, [sp, #4]
 80128b0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80128b2:	9300      	str	r3, [sp, #0]
 80128b4:	683b      	ldr	r3, [r7, #0]
 80128b6:	687a      	ldr	r2, [r7, #4]
 80128b8:	68b9      	ldr	r1, [r7, #8]
 80128ba:	68f8      	ldr	r0, [r7, #12]
 80128bc:	f000 f850 	bl	8012960 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 80128c0:	6a78      	ldr	r0, [r7, #36]	; 0x24
 80128c2:	f000 f8eb 	bl	8012a9c <prvAddNewTaskToReadyList>
 80128c6:	e001      	b.n	80128cc <xTaskCreateStatic+0xae>
		}
		else
		{
			xReturn = NULL;
 80128c8:	2300      	movs	r3, #0
 80128ca:	617b      	str	r3, [r7, #20]
		}

		return xReturn;
 80128cc:	697b      	ldr	r3, [r7, #20]
	}
 80128ce:	4618      	mov	r0, r3
 80128d0:	3728      	adds	r7, #40	; 0x28
 80128d2:	46bd      	mov	sp, r7
 80128d4:	bd80      	pop	{r7, pc}

080128d6 <xTaskCreate>:
							const char * const pcName,		/*lint !e971 Unqualified char types are allowed for strings and single characters only. */
							const configSTACK_DEPTH_TYPE usStackDepth,
							void * const pvParameters,
							UBaseType_t uxPriority,
							TaskHandle_t * const pxCreatedTask )
	{
 80128d6:	b580      	push	{r7, lr}
 80128d8:	b08c      	sub	sp, #48	; 0x30
 80128da:	af04      	add	r7, sp, #16
 80128dc:	60f8      	str	r0, [r7, #12]
 80128de:	60b9      	str	r1, [r7, #8]
 80128e0:	603b      	str	r3, [r7, #0]
 80128e2:	4613      	mov	r3, r2
 80128e4:	80fb      	strh	r3, [r7, #6]
		#else /* portSTACK_GROWTH */
		{
		StackType_t *pxStack;

			/* Allocate space for the stack used by the task being created. */
			pxStack = ( StackType_t * ) pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 80128e6:	88fb      	ldrh	r3, [r7, #6]
 80128e8:	009b      	lsls	r3, r3, #2
 80128ea:	4618      	mov	r0, r3
 80128ec:	f001 fab6 	bl	8013e5c <pvPortMalloc>
 80128f0:	6178      	str	r0, [r7, #20]

			if( pxStack != NULL )
 80128f2:	697b      	ldr	r3, [r7, #20]
 80128f4:	2b00      	cmp	r3, #0
 80128f6:	d00e      	beq.n	8012916 <xTaskCreate+0x40>
			{
				/* Allocate space for the TCB. */
				pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) ); /*lint !e961 MISRA exception as the casts are only redundant for some paths. */
 80128f8:	20b4      	movs	r0, #180	; 0xb4
 80128fa:	f001 faaf 	bl	8013e5c <pvPortMalloc>
 80128fe:	61f8      	str	r0, [r7, #28]

				if( pxNewTCB != NULL )
 8012900:	69fb      	ldr	r3, [r7, #28]
 8012902:	2b00      	cmp	r3, #0
 8012904:	d003      	beq.n	801290e <xTaskCreate+0x38>
				{
					/* Store the stack location in the TCB. */
					pxNewTCB->pxStack = pxStack;
 8012906:	69fb      	ldr	r3, [r7, #28]
 8012908:	697a      	ldr	r2, [r7, #20]
 801290a:	631a      	str	r2, [r3, #48]	; 0x30
 801290c:	e005      	b.n	801291a <xTaskCreate+0x44>
				}
				else
				{
					/* The stack cannot be used as the TCB was not created.  Free
					it again. */
					vPortFree( pxStack );
 801290e:	6978      	ldr	r0, [r7, #20]
 8012910:	f001 fb68 	bl	8013fe4 <vPortFree>
 8012914:	e001      	b.n	801291a <xTaskCreate+0x44>
				}
			}
			else
			{
				pxNewTCB = NULL;
 8012916:	2300      	movs	r3, #0
 8012918:	61fb      	str	r3, [r7, #28]
			}
		}
		#endif /* portSTACK_GROWTH */

		if( pxNewTCB != NULL )
 801291a:	69fb      	ldr	r3, [r7, #28]
 801291c:	2b00      	cmp	r3, #0
 801291e:	d017      	beq.n	8012950 <xTaskCreate+0x7a>
		{
			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created dynamically in case it is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
 8012920:	69fb      	ldr	r3, [r7, #28]
 8012922:	2200      	movs	r2, #0
 8012924:	f883 20b1 	strb.w	r2, [r3, #177]	; 0xb1
			}
			#endif /* configSUPPORT_STATIC_ALLOCATION */

			prvInitialiseNewTask( pxTaskCode, pcName, ( uint32_t ) usStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 8012928:	88fa      	ldrh	r2, [r7, #6]
 801292a:	2300      	movs	r3, #0
 801292c:	9303      	str	r3, [sp, #12]
 801292e:	69fb      	ldr	r3, [r7, #28]
 8012930:	9302      	str	r3, [sp, #8]
 8012932:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8012934:	9301      	str	r3, [sp, #4]
 8012936:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8012938:	9300      	str	r3, [sp, #0]
 801293a:	683b      	ldr	r3, [r7, #0]
 801293c:	68b9      	ldr	r1, [r7, #8]
 801293e:	68f8      	ldr	r0, [r7, #12]
 8012940:	f000 f80e 	bl	8012960 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 8012944:	69f8      	ldr	r0, [r7, #28]
 8012946:	f000 f8a9 	bl	8012a9c <prvAddNewTaskToReadyList>
			xReturn = pdPASS;
 801294a:	2301      	movs	r3, #1
 801294c:	61bb      	str	r3, [r7, #24]
 801294e:	e002      	b.n	8012956 <xTaskCreate+0x80>
		}
		else
		{
			xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 8012950:	f04f 33ff 	mov.w	r3, #4294967295
 8012954:	61bb      	str	r3, [r7, #24]
		}

		return xReturn;
 8012956:	69bb      	ldr	r3, [r7, #24]
	}
 8012958:	4618      	mov	r0, r3
 801295a:	3720      	adds	r7, #32
 801295c:	46bd      	mov	sp, r7
 801295e:	bd80      	pop	{r7, pc}

08012960 <prvInitialiseNewTask>:
									void * const pvParameters,
									UBaseType_t uxPriority,
									TaskHandle_t * const pxCreatedTask,
									TCB_t *pxNewTCB,
									const MemoryRegion_t * const xRegions )
{
 8012960:	b580      	push	{r7, lr}
 8012962:	b088      	sub	sp, #32
 8012964:	af00      	add	r7, sp, #0
 8012966:	60f8      	str	r0, [r7, #12]
 8012968:	60b9      	str	r1, [r7, #8]
 801296a:	607a      	str	r2, [r7, #4]
 801296c:	603b      	str	r3, [r7, #0]

	/* Avoid dependency on memset() if it is not required. */
	#if( tskSET_NEW_STACKS_TO_KNOWN_VALUE == 1 )
	{
		/* Fill the stack with a known value to assist debugging. */
		( void ) memset( pxNewTCB->pxStack, ( int ) tskSTACK_FILL_BYTE, ( size_t ) ulStackDepth * sizeof( StackType_t ) );
 801296e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8012970:	6b18      	ldr	r0, [r3, #48]	; 0x30
 8012972:	687b      	ldr	r3, [r7, #4]
 8012974:	009b      	lsls	r3, r3, #2
 8012976:	461a      	mov	r2, r3
 8012978:	21a5      	movs	r1, #165	; 0xa5
 801297a:	f001 fc8d 	bl	8014298 <memset>
	grows from high memory to low (as per the 80x86) or vice versa.
	portSTACK_GROWTH is used to make the result positive or negative as required
	by the port. */
	#if( portSTACK_GROWTH < 0 )
	{
		pxTopOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
 801297e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8012980:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8012982:	687b      	ldr	r3, [r7, #4]
 8012984:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
 8012988:	3b01      	subs	r3, #1
 801298a:	009b      	lsls	r3, r3, #2
 801298c:	4413      	add	r3, r2
 801298e:	61bb      	str	r3, [r7, #24]
		pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type. */
 8012990:	69bb      	ldr	r3, [r7, #24]
 8012992:	f023 0307 	bic.w	r3, r3, #7
 8012996:	61bb      	str	r3, [r7, #24]

		/* Check the alignment of the calculated top of stack is correct. */
		configASSERT( ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack & ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) == 0UL ) );
 8012998:	69bb      	ldr	r3, [r7, #24]
 801299a:	f003 0307 	and.w	r3, r3, #7
 801299e:	2b00      	cmp	r3, #0
 80129a0:	d00a      	beq.n	80129b8 <prvInitialiseNewTask+0x58>
	__asm volatile
 80129a2:	f04f 0350 	mov.w	r3, #80	; 0x50
 80129a6:	f383 8811 	msr	BASEPRI, r3
 80129aa:	f3bf 8f6f 	isb	sy
 80129ae:	f3bf 8f4f 	dsb	sy
 80129b2:	617b      	str	r3, [r7, #20]
}
 80129b4:	bf00      	nop
 80129b6:	e7fe      	b.n	80129b6 <prvInitialiseNewTask+0x56>
		pxNewTCB->pxEndOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
	}
	#endif /* portSTACK_GROWTH */

	/* Store the task name in the TCB. */
	for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 80129b8:	2300      	movs	r3, #0
 80129ba:	61fb      	str	r3, [r7, #28]
 80129bc:	e012      	b.n	80129e4 <prvInitialiseNewTask+0x84>
	{
		pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 80129be:	68ba      	ldr	r2, [r7, #8]
 80129c0:	69fb      	ldr	r3, [r7, #28]
 80129c2:	4413      	add	r3, r2
 80129c4:	7819      	ldrb	r1, [r3, #0]
 80129c6:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 80129c8:	69fb      	ldr	r3, [r7, #28]
 80129ca:	4413      	add	r3, r2
 80129cc:	3334      	adds	r3, #52	; 0x34
 80129ce:	460a      	mov	r2, r1
 80129d0:	701a      	strb	r2, [r3, #0]

		/* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
		configMAX_TASK_NAME_LEN characters just in case the memory after the
		string is not accessible (extremely unlikely). */
		if( pcName[ x ] == 0x00 )
 80129d2:	68ba      	ldr	r2, [r7, #8]
 80129d4:	69fb      	ldr	r3, [r7, #28]
 80129d6:	4413      	add	r3, r2
 80129d8:	781b      	ldrb	r3, [r3, #0]
 80129da:	2b00      	cmp	r3, #0
 80129dc:	d006      	beq.n	80129ec <prvInitialiseNewTask+0x8c>
	for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 80129de:	69fb      	ldr	r3, [r7, #28]
 80129e0:	3301      	adds	r3, #1
 80129e2:	61fb      	str	r3, [r7, #28]
 80129e4:	69fb      	ldr	r3, [r7, #28]
 80129e6:	2b0f      	cmp	r3, #15
 80129e8:	d9e9      	bls.n	80129be <prvInitialiseNewTask+0x5e>
 80129ea:	e000      	b.n	80129ee <prvInitialiseNewTask+0x8e>
		{
			break;
 80129ec:	bf00      	nop
		}
	}

	/* Ensure the name string is terminated in the case that the string length
	was greater or equal to configMAX_TASK_NAME_LEN. */
	pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 80129ee:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80129f0:	2200      	movs	r2, #0
 80129f2:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43

	/* This is used as an array index so must ensure it's not too large.  First
	remove the privilege bit if one is present. */
	if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
 80129f6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80129f8:	2b06      	cmp	r3, #6
 80129fa:	d901      	bls.n	8012a00 <prvInitialiseNewTask+0xa0>
	{
		uxPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
 80129fc:	2306      	movs	r3, #6
 80129fe:	62bb      	str	r3, [r7, #40]	; 0x28
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxNewTCB->uxPriority = uxPriority;
 8012a00:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8012a02:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8012a04:	62da      	str	r2, [r3, #44]	; 0x2c
	#if ( configUSE_MUTEXES == 1 )
	{
		pxNewTCB->uxBasePriority = uxPriority;
 8012a06:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8012a08:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8012a0a:	645a      	str	r2, [r3, #68]	; 0x44
		pxNewTCB->uxMutexesHeld = 0;
 8012a0c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8012a0e:	2200      	movs	r2, #0
 8012a10:	649a      	str	r2, [r3, #72]	; 0x48
	}
	#endif /* configUSE_MUTEXES */

	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 8012a12:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8012a14:	3304      	adds	r3, #4
 8012a16:	4618      	mov	r0, r3
 8012a18:	f7ff f99b 	bl	8011d52 <vListInitialiseItem>
	vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 8012a1c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8012a1e:	3318      	adds	r3, #24
 8012a20:	4618      	mov	r0, r3
 8012a22:	f7ff f996 	bl	8011d52 <vListInitialiseItem>

	/* Set the pxNewTCB as a link back from the ListItem_t.  This is so we can get
	back to	the containing TCB from a generic item in a list. */
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 8012a26:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8012a28:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8012a2a:	611a      	str	r2, [r3, #16]

	/* Event lists are always in priority order. */
	listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8012a2c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8012a2e:	f1c3 0207 	rsb	r2, r3, #7
 8012a32:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8012a34:	619a      	str	r2, [r3, #24]
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 8012a36:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8012a38:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8012a3a:	625a      	str	r2, [r3, #36]	; 0x24
	}
	#endif

	#if ( configUSE_TASK_NOTIFICATIONS == 1 )
	{
		pxNewTCB->ulNotifiedValue = 0;
 8012a3c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8012a3e:	2200      	movs	r2, #0
 8012a40:	f8c3 20ac 	str.w	r2, [r3, #172]	; 0xac
		pxNewTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 8012a44:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8012a46:	2200      	movs	r2, #0
 8012a48:	f883 20b0 	strb.w	r2, [r3, #176]	; 0xb0
	#endif

	#if ( configUSE_NEWLIB_REENTRANT == 1 )
	{
		/* Initialise this task's Newlib reent structure. */
		_REENT_INIT_PTR( ( &( pxNewTCB->xNewLib_reent ) ) );
 8012a4c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8012a4e:	334c      	adds	r3, #76	; 0x4c
 8012a50:	2260      	movs	r2, #96	; 0x60
 8012a52:	2100      	movs	r1, #0
 8012a54:	4618      	mov	r0, r3
 8012a56:	f001 fc1f 	bl	8014298 <memset>
 8012a5a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8012a5c:	4a0c      	ldr	r2, [pc, #48]	; (8012a90 <prvInitialiseNewTask+0x130>)
 8012a5e:	651a      	str	r2, [r3, #80]	; 0x50
 8012a60:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8012a62:	4a0c      	ldr	r2, [pc, #48]	; (8012a94 <prvInitialiseNewTask+0x134>)
 8012a64:	655a      	str	r2, [r3, #84]	; 0x54
 8012a66:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8012a68:	4a0b      	ldr	r2, [pc, #44]	; (8012a98 <prvInitialiseNewTask+0x138>)
 8012a6a:	659a      	str	r2, [r3, #88]	; 0x58
	{
		pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters, xRunPrivileged );
	}
	#else /* portUSING_MPU_WRAPPERS */
	{
		pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 8012a6c:	683a      	ldr	r2, [r7, #0]
 8012a6e:	68f9      	ldr	r1, [r7, #12]
 8012a70:	69b8      	ldr	r0, [r7, #24]
 8012a72:	f001 f801 	bl	8013a78 <pxPortInitialiseStack>
 8012a76:	4602      	mov	r2, r0
 8012a78:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8012a7a:	601a      	str	r2, [r3, #0]
	}
	#endif /* portUSING_MPU_WRAPPERS */

	if( ( void * ) pxCreatedTask != NULL )
 8012a7c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8012a7e:	2b00      	cmp	r3, #0
 8012a80:	d002      	beq.n	8012a88 <prvInitialiseNewTask+0x128>
	{
		/* Pass the handle out in an anonymous way.  The handle can be used to
		change the created task's priority, delete the created task, etc.*/
		*pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 8012a82:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8012a84:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8012a86:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8012a88:	bf00      	nop
 8012a8a:	3720      	adds	r7, #32
 8012a8c:	46bd      	mov	sp, r7
 8012a8e:	bd80      	pop	{r7, pc}
 8012a90:	080150b0 	.word	0x080150b0
 8012a94:	080150d0 	.word	0x080150d0
 8012a98:	08015090 	.word	0x08015090

08012a9c <prvAddNewTaskToReadyList>:
/*-----------------------------------------------------------*/

static void prvAddNewTaskToReadyList( TCB_t *pxNewTCB )
{
 8012a9c:	b580      	push	{r7, lr}
 8012a9e:	b082      	sub	sp, #8
 8012aa0:	af00      	add	r7, sp, #0
 8012aa2:	6078      	str	r0, [r7, #4]
	/* Ensure interrupts don't access the task lists while the lists are being
	updated. */
	taskENTER_CRITICAL();
 8012aa4:	f001 f8da 	bl	8013c5c <vPortEnterCritical>
	{
		uxCurrentNumberOfTasks++;
 8012aa8:	4b2a      	ldr	r3, [pc, #168]	; (8012b54 <prvAddNewTaskToReadyList+0xb8>)
 8012aaa:	681b      	ldr	r3, [r3, #0]
 8012aac:	3301      	adds	r3, #1
 8012aae:	4a29      	ldr	r2, [pc, #164]	; (8012b54 <prvAddNewTaskToReadyList+0xb8>)
 8012ab0:	6013      	str	r3, [r2, #0]
		if( pxCurrentTCB == NULL )
 8012ab2:	4b29      	ldr	r3, [pc, #164]	; (8012b58 <prvAddNewTaskToReadyList+0xbc>)
 8012ab4:	681b      	ldr	r3, [r3, #0]
 8012ab6:	2b00      	cmp	r3, #0
 8012ab8:	d109      	bne.n	8012ace <prvAddNewTaskToReadyList+0x32>
		{
			/* There are no other tasks, or all the other tasks are in
			the suspended state - make this the current task. */
			pxCurrentTCB = pxNewTCB;
 8012aba:	4a27      	ldr	r2, [pc, #156]	; (8012b58 <prvAddNewTaskToReadyList+0xbc>)
 8012abc:	687b      	ldr	r3, [r7, #4]
 8012abe:	6013      	str	r3, [r2, #0]

			if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 8012ac0:	4b24      	ldr	r3, [pc, #144]	; (8012b54 <prvAddNewTaskToReadyList+0xb8>)
 8012ac2:	681b      	ldr	r3, [r3, #0]
 8012ac4:	2b01      	cmp	r3, #1
 8012ac6:	d110      	bne.n	8012aea <prvAddNewTaskToReadyList+0x4e>
			{
				/* This is the first task to be created so do the preliminary
				initialisation required.  We will not recover if this call
				fails, but we will report the failure. */
				prvInitialiseTaskLists();
 8012ac8:	f000 fc7c 	bl	80133c4 <prvInitialiseTaskLists>
 8012acc:	e00d      	b.n	8012aea <prvAddNewTaskToReadyList+0x4e>
		else
		{
			/* If the scheduler is not already running, make this task the
			current task if it is the highest priority task to be created
			so far. */
			if( xSchedulerRunning == pdFALSE )
 8012ace:	4b23      	ldr	r3, [pc, #140]	; (8012b5c <prvAddNewTaskToReadyList+0xc0>)
 8012ad0:	681b      	ldr	r3, [r3, #0]
 8012ad2:	2b00      	cmp	r3, #0
 8012ad4:	d109      	bne.n	8012aea <prvAddNewTaskToReadyList+0x4e>
			{
				if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 8012ad6:	4b20      	ldr	r3, [pc, #128]	; (8012b58 <prvAddNewTaskToReadyList+0xbc>)
 8012ad8:	681b      	ldr	r3, [r3, #0]
 8012ada:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8012adc:	687b      	ldr	r3, [r7, #4]
 8012ade:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8012ae0:	429a      	cmp	r2, r3
 8012ae2:	d802      	bhi.n	8012aea <prvAddNewTaskToReadyList+0x4e>
				{
					pxCurrentTCB = pxNewTCB;
 8012ae4:	4a1c      	ldr	r2, [pc, #112]	; (8012b58 <prvAddNewTaskToReadyList+0xbc>)
 8012ae6:	687b      	ldr	r3, [r7, #4]
 8012ae8:	6013      	str	r3, [r2, #0]
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

		uxTaskNumber++;
 8012aea:	4b1d      	ldr	r3, [pc, #116]	; (8012b60 <prvAddNewTaskToReadyList+0xc4>)
 8012aec:	681b      	ldr	r3, [r3, #0]
 8012aee:	3301      	adds	r3, #1
 8012af0:	4a1b      	ldr	r2, [pc, #108]	; (8012b60 <prvAddNewTaskToReadyList+0xc4>)
 8012af2:	6013      	str	r3, [r2, #0]
			pxNewTCB->uxTCBNumber = uxTaskNumber;
		}
		#endif /* configUSE_TRACE_FACILITY */
		traceTASK_CREATE( pxNewTCB );

		prvAddTaskToReadyList( pxNewTCB );
 8012af4:	687b      	ldr	r3, [r7, #4]
 8012af6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8012af8:	2201      	movs	r2, #1
 8012afa:	409a      	lsls	r2, r3
 8012afc:	4b19      	ldr	r3, [pc, #100]	; (8012b64 <prvAddNewTaskToReadyList+0xc8>)
 8012afe:	681b      	ldr	r3, [r3, #0]
 8012b00:	4313      	orrs	r3, r2
 8012b02:	4a18      	ldr	r2, [pc, #96]	; (8012b64 <prvAddNewTaskToReadyList+0xc8>)
 8012b04:	6013      	str	r3, [r2, #0]
 8012b06:	687b      	ldr	r3, [r7, #4]
 8012b08:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8012b0a:	4613      	mov	r3, r2
 8012b0c:	009b      	lsls	r3, r3, #2
 8012b0e:	4413      	add	r3, r2
 8012b10:	009b      	lsls	r3, r3, #2
 8012b12:	4a15      	ldr	r2, [pc, #84]	; (8012b68 <prvAddNewTaskToReadyList+0xcc>)
 8012b14:	441a      	add	r2, r3
 8012b16:	687b      	ldr	r3, [r7, #4]
 8012b18:	3304      	adds	r3, #4
 8012b1a:	4619      	mov	r1, r3
 8012b1c:	4610      	mov	r0, r2
 8012b1e:	f7ff f924 	bl	8011d6a <vListInsertEnd>

		portSETUP_TCB( pxNewTCB );
	}
	taskEXIT_CRITICAL();
 8012b22:	f001 f8cb 	bl	8013cbc <vPortExitCritical>

	if( xSchedulerRunning != pdFALSE )
 8012b26:	4b0d      	ldr	r3, [pc, #52]	; (8012b5c <prvAddNewTaskToReadyList+0xc0>)
 8012b28:	681b      	ldr	r3, [r3, #0]
 8012b2a:	2b00      	cmp	r3, #0
 8012b2c:	d00e      	beq.n	8012b4c <prvAddNewTaskToReadyList+0xb0>
	{
		/* If the created task is of a higher priority than the current task
		then it should run now. */
		if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
 8012b2e:	4b0a      	ldr	r3, [pc, #40]	; (8012b58 <prvAddNewTaskToReadyList+0xbc>)
 8012b30:	681b      	ldr	r3, [r3, #0]
 8012b32:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8012b34:	687b      	ldr	r3, [r7, #4]
 8012b36:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8012b38:	429a      	cmp	r2, r3
 8012b3a:	d207      	bcs.n	8012b4c <prvAddNewTaskToReadyList+0xb0>
		{
			taskYIELD_IF_USING_PREEMPTION();
 8012b3c:	4b0b      	ldr	r3, [pc, #44]	; (8012b6c <prvAddNewTaskToReadyList+0xd0>)
 8012b3e:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8012b42:	601a      	str	r2, [r3, #0]
 8012b44:	f3bf 8f4f 	dsb	sy
 8012b48:	f3bf 8f6f 	isb	sy
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8012b4c:	bf00      	nop
 8012b4e:	3708      	adds	r7, #8
 8012b50:	46bd      	mov	sp, r7
 8012b52:	bd80      	pop	{r7, pc}
 8012b54:	20000828 	.word	0x20000828
 8012b58:	20000728 	.word	0x20000728
 8012b5c:	20000834 	.word	0x20000834
 8012b60:	20000844 	.word	0x20000844
 8012b64:	20000830 	.word	0x20000830
 8012b68:	2000072c 	.word	0x2000072c
 8012b6c:	e000ed04 	.word	0xe000ed04

08012b70 <vTaskDelay>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelay == 1 )

	void vTaskDelay( const TickType_t xTicksToDelay )
	{
 8012b70:	b580      	push	{r7, lr}
 8012b72:	b084      	sub	sp, #16
 8012b74:	af00      	add	r7, sp, #0
 8012b76:	6078      	str	r0, [r7, #4]
	BaseType_t xAlreadyYielded = pdFALSE;
 8012b78:	2300      	movs	r3, #0
 8012b7a:	60fb      	str	r3, [r7, #12]

		/* A delay time of zero just forces a reschedule. */
		if( xTicksToDelay > ( TickType_t ) 0U )
 8012b7c:	687b      	ldr	r3, [r7, #4]
 8012b7e:	2b00      	cmp	r3, #0
 8012b80:	d017      	beq.n	8012bb2 <vTaskDelay+0x42>
		{
			configASSERT( uxSchedulerSuspended == 0 );
 8012b82:	4b13      	ldr	r3, [pc, #76]	; (8012bd0 <vTaskDelay+0x60>)
 8012b84:	681b      	ldr	r3, [r3, #0]
 8012b86:	2b00      	cmp	r3, #0
 8012b88:	d00a      	beq.n	8012ba0 <vTaskDelay+0x30>
	__asm volatile
 8012b8a:	f04f 0350 	mov.w	r3, #80	; 0x50
 8012b8e:	f383 8811 	msr	BASEPRI, r3
 8012b92:	f3bf 8f6f 	isb	sy
 8012b96:	f3bf 8f4f 	dsb	sy
 8012b9a:	60bb      	str	r3, [r7, #8]
}
 8012b9c:	bf00      	nop
 8012b9e:	e7fe      	b.n	8012b9e <vTaskDelay+0x2e>
			vTaskSuspendAll();
 8012ba0:	f000 f884 	bl	8012cac <vTaskSuspendAll>
				list or removed from the blocked list until the scheduler
				is resumed.

				This task cannot be in an event list as it is the currently
				executing task. */
				prvAddCurrentTaskToDelayedList( xTicksToDelay, pdFALSE );
 8012ba4:	2100      	movs	r1, #0
 8012ba6:	6878      	ldr	r0, [r7, #4]
 8012ba8:	f000 ff00 	bl	80139ac <prvAddCurrentTaskToDelayedList>
			}
			xAlreadyYielded = xTaskResumeAll();
 8012bac:	f000 f88c 	bl	8012cc8 <xTaskResumeAll>
 8012bb0:	60f8      	str	r0, [r7, #12]
			mtCOVERAGE_TEST_MARKER();
		}

		/* Force a reschedule if xTaskResumeAll has not already done so, we may
		have put ourselves to sleep. */
		if( xAlreadyYielded == pdFALSE )
 8012bb2:	68fb      	ldr	r3, [r7, #12]
 8012bb4:	2b00      	cmp	r3, #0
 8012bb6:	d107      	bne.n	8012bc8 <vTaskDelay+0x58>
		{
			portYIELD_WITHIN_API();
 8012bb8:	4b06      	ldr	r3, [pc, #24]	; (8012bd4 <vTaskDelay+0x64>)
 8012bba:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8012bbe:	601a      	str	r2, [r3, #0]
 8012bc0:	f3bf 8f4f 	dsb	sy
 8012bc4:	f3bf 8f6f 	isb	sy
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 8012bc8:	bf00      	nop
 8012bca:	3710      	adds	r7, #16
 8012bcc:	46bd      	mov	sp, r7
 8012bce:	bd80      	pop	{r7, pc}
 8012bd0:	20000850 	.word	0x20000850
 8012bd4:	e000ed04 	.word	0xe000ed04

08012bd8 <vTaskStartScheduler>:

#endif /* ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) ) */
/*-----------------------------------------------------------*/

void vTaskStartScheduler( void )
{
 8012bd8:	b580      	push	{r7, lr}
 8012bda:	b08a      	sub	sp, #40	; 0x28
 8012bdc:	af04      	add	r7, sp, #16
BaseType_t xReturn;

	/* Add the idle task at the lowest priority. */
	#if( configSUPPORT_STATIC_ALLOCATION == 1 )
	{
		StaticTask_t *pxIdleTaskTCBBuffer = NULL;
 8012bde:	2300      	movs	r3, #0
 8012be0:	60bb      	str	r3, [r7, #8]
		StackType_t *pxIdleTaskStackBuffer = NULL;
 8012be2:	2300      	movs	r3, #0
 8012be4:	607b      	str	r3, [r7, #4]
		uint32_t ulIdleTaskStackSize;

		/* The Idle task is created using user provided RAM - obtain the
		address of the RAM then create the idle task. */
		vApplicationGetIdleTaskMemory( &pxIdleTaskTCBBuffer, &pxIdleTaskStackBuffer, &ulIdleTaskStackSize );
 8012be6:	463a      	mov	r2, r7
 8012be8:	1d39      	adds	r1, r7, #4
 8012bea:	f107 0308 	add.w	r3, r7, #8
 8012bee:	4618      	mov	r0, r3
 8012bf0:	f7f9 fcb2 	bl	800c558 <vApplicationGetIdleTaskMemory>
		xIdleTaskHandle = xTaskCreateStatic(	prvIdleTask,
 8012bf4:	6839      	ldr	r1, [r7, #0]
 8012bf6:	687b      	ldr	r3, [r7, #4]
 8012bf8:	68ba      	ldr	r2, [r7, #8]
 8012bfa:	9202      	str	r2, [sp, #8]
 8012bfc:	9301      	str	r3, [sp, #4]
 8012bfe:	2300      	movs	r3, #0
 8012c00:	9300      	str	r3, [sp, #0]
 8012c02:	2300      	movs	r3, #0
 8012c04:	460a      	mov	r2, r1
 8012c06:	4921      	ldr	r1, [pc, #132]	; (8012c8c <vTaskStartScheduler+0xb4>)
 8012c08:	4821      	ldr	r0, [pc, #132]	; (8012c90 <vTaskStartScheduler+0xb8>)
 8012c0a:	f7ff fe08 	bl	801281e <xTaskCreateStatic>
 8012c0e:	4603      	mov	r3, r0
 8012c10:	4a20      	ldr	r2, [pc, #128]	; (8012c94 <vTaskStartScheduler+0xbc>)
 8012c12:	6013      	str	r3, [r2, #0]
												( void * ) NULL, /*lint !e961.  The cast is not redundant for all compilers. */
												( tskIDLE_PRIORITY | portPRIVILEGE_BIT ),
												pxIdleTaskStackBuffer,
												pxIdleTaskTCBBuffer ); /*lint !e961 MISRA exception, justified as it is not a redundant explicit cast to all supported compilers. */

		if( xIdleTaskHandle != NULL )
 8012c14:	4b1f      	ldr	r3, [pc, #124]	; (8012c94 <vTaskStartScheduler+0xbc>)
 8012c16:	681b      	ldr	r3, [r3, #0]
 8012c18:	2b00      	cmp	r3, #0
 8012c1a:	d002      	beq.n	8012c22 <vTaskStartScheduler+0x4a>
		{
			xReturn = pdPASS;
 8012c1c:	2301      	movs	r3, #1
 8012c1e:	617b      	str	r3, [r7, #20]
 8012c20:	e001      	b.n	8012c26 <vTaskStartScheduler+0x4e>
		}
		else
		{
			xReturn = pdFAIL;
 8012c22:	2300      	movs	r3, #0
 8012c24:	617b      	str	r3, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_TIMERS */

	if( xReturn == pdPASS )
 8012c26:	697b      	ldr	r3, [r7, #20]
 8012c28:	2b01      	cmp	r3, #1
 8012c2a:	d11b      	bne.n	8012c64 <vTaskStartScheduler+0x8c>
	__asm volatile
 8012c2c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8012c30:	f383 8811 	msr	BASEPRI, r3
 8012c34:	f3bf 8f6f 	isb	sy
 8012c38:	f3bf 8f4f 	dsb	sy
 8012c3c:	613b      	str	r3, [r7, #16]
}
 8012c3e:	bf00      	nop

		#if ( configUSE_NEWLIB_REENTRANT == 1 )
		{
			/* Switch Newlib's _impure_ptr variable to point to the _reent
			structure specific to the task that will run first. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
 8012c40:	4b15      	ldr	r3, [pc, #84]	; (8012c98 <vTaskStartScheduler+0xc0>)
 8012c42:	681b      	ldr	r3, [r3, #0]
 8012c44:	334c      	adds	r3, #76	; 0x4c
 8012c46:	4a15      	ldr	r2, [pc, #84]	; (8012c9c <vTaskStartScheduler+0xc4>)
 8012c48:	6013      	str	r3, [r2, #0]
		}
		#endif /* configUSE_NEWLIB_REENTRANT */

		xNextTaskUnblockTime = portMAX_DELAY;
 8012c4a:	4b15      	ldr	r3, [pc, #84]	; (8012ca0 <vTaskStartScheduler+0xc8>)
 8012c4c:	f04f 32ff 	mov.w	r2, #4294967295
 8012c50:	601a      	str	r2, [r3, #0]
		xSchedulerRunning = pdTRUE;
 8012c52:	4b14      	ldr	r3, [pc, #80]	; (8012ca4 <vTaskStartScheduler+0xcc>)
 8012c54:	2201      	movs	r2, #1
 8012c56:	601a      	str	r2, [r3, #0]
		xTickCount = ( TickType_t ) 0U;
 8012c58:	4b13      	ldr	r3, [pc, #76]	; (8012ca8 <vTaskStartScheduler+0xd0>)
 8012c5a:	2200      	movs	r2, #0
 8012c5c:	601a      	str	r2, [r3, #0]
		FreeRTOSConfig.h file. */
		portCONFIGURE_TIMER_FOR_RUN_TIME_STATS();

		/* Setting up the timer tick is hardware specific and thus in the
		portable interface. */
		if( xPortStartScheduler() != pdFALSE )
 8012c5e:	f000 ff8b 	bl	8013b78 <xPortStartScheduler>
	}

	/* Prevent compiler warnings if INCLUDE_xTaskGetIdleTaskHandle is set to 0,
	meaning xIdleTaskHandle is not used anywhere else. */
	( void ) xIdleTaskHandle;
}
 8012c62:	e00e      	b.n	8012c82 <vTaskStartScheduler+0xaa>
		configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
 8012c64:	697b      	ldr	r3, [r7, #20]
 8012c66:	f1b3 3fff 	cmp.w	r3, #4294967295
 8012c6a:	d10a      	bne.n	8012c82 <vTaskStartScheduler+0xaa>
	__asm volatile
 8012c6c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8012c70:	f383 8811 	msr	BASEPRI, r3
 8012c74:	f3bf 8f6f 	isb	sy
 8012c78:	f3bf 8f4f 	dsb	sy
 8012c7c:	60fb      	str	r3, [r7, #12]
}
 8012c7e:	bf00      	nop
 8012c80:	e7fe      	b.n	8012c80 <vTaskStartScheduler+0xa8>
}
 8012c82:	bf00      	nop
 8012c84:	3718      	adds	r7, #24
 8012c86:	46bd      	mov	sp, r7
 8012c88:	bd80      	pop	{r7, pc}
 8012c8a:	bf00      	nop
 8012c8c:	0801505c 	.word	0x0801505c
 8012c90:	08013391 	.word	0x08013391
 8012c94:	2000084c 	.word	0x2000084c
 8012c98:	20000728 	.word	0x20000728
 8012c9c:	20000088 	.word	0x20000088
 8012ca0:	20000848 	.word	0x20000848
 8012ca4:	20000834 	.word	0x20000834
 8012ca8:	2000082c 	.word	0x2000082c

08012cac <vTaskSuspendAll>:
	vPortEndScheduler();
}
/*----------------------------------------------------------*/

void vTaskSuspendAll( void )
{
 8012cac:	b480      	push	{r7}
 8012cae:	af00      	add	r7, sp, #0
	/* A critical section is not required as the variable is of type
	BaseType_t.  Please read Richard Barry's reply in the following link to a
	post in the FreeRTOS support forum before reporting this as a bug! -
	http://goo.gl/wu4acr */
	++uxSchedulerSuspended;
 8012cb0:	4b04      	ldr	r3, [pc, #16]	; (8012cc4 <vTaskSuspendAll+0x18>)
 8012cb2:	681b      	ldr	r3, [r3, #0]
 8012cb4:	3301      	adds	r3, #1
 8012cb6:	4a03      	ldr	r2, [pc, #12]	; (8012cc4 <vTaskSuspendAll+0x18>)
 8012cb8:	6013      	str	r3, [r2, #0]
}
 8012cba:	bf00      	nop
 8012cbc:	46bd      	mov	sp, r7
 8012cbe:	bc80      	pop	{r7}
 8012cc0:	4770      	bx	lr
 8012cc2:	bf00      	nop
 8012cc4:	20000850 	.word	0x20000850

08012cc8 <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
 8012cc8:	b580      	push	{r7, lr}
 8012cca:	b084      	sub	sp, #16
 8012ccc:	af00      	add	r7, sp, #0
TCB_t *pxTCB = NULL;
 8012cce:	2300      	movs	r3, #0
 8012cd0:	60fb      	str	r3, [r7, #12]
BaseType_t xAlreadyYielded = pdFALSE;
 8012cd2:	2300      	movs	r3, #0
 8012cd4:	60bb      	str	r3, [r7, #8]

	/* If uxSchedulerSuspended is zero then this function does not match a
	previous call to vTaskSuspendAll(). */
	configASSERT( uxSchedulerSuspended );
 8012cd6:	4b41      	ldr	r3, [pc, #260]	; (8012ddc <xTaskResumeAll+0x114>)
 8012cd8:	681b      	ldr	r3, [r3, #0]
 8012cda:	2b00      	cmp	r3, #0
 8012cdc:	d10a      	bne.n	8012cf4 <xTaskResumeAll+0x2c>
	__asm volatile
 8012cde:	f04f 0350 	mov.w	r3, #80	; 0x50
 8012ce2:	f383 8811 	msr	BASEPRI, r3
 8012ce6:	f3bf 8f6f 	isb	sy
 8012cea:	f3bf 8f4f 	dsb	sy
 8012cee:	603b      	str	r3, [r7, #0]
}
 8012cf0:	bf00      	nop
 8012cf2:	e7fe      	b.n	8012cf2 <xTaskResumeAll+0x2a>
	/* It is possible that an ISR caused a task to be removed from an event
	list while the scheduler was suspended.  If this was the case then the
	removed task will have been added to the xPendingReadyList.  Once the
	scheduler has been resumed it is safe to move all the pending ready
	tasks from this list into their appropriate ready list. */
	taskENTER_CRITICAL();
 8012cf4:	f000 ffb2 	bl	8013c5c <vPortEnterCritical>
	{
		--uxSchedulerSuspended;
 8012cf8:	4b38      	ldr	r3, [pc, #224]	; (8012ddc <xTaskResumeAll+0x114>)
 8012cfa:	681b      	ldr	r3, [r3, #0]
 8012cfc:	3b01      	subs	r3, #1
 8012cfe:	4a37      	ldr	r2, [pc, #220]	; (8012ddc <xTaskResumeAll+0x114>)
 8012d00:	6013      	str	r3, [r2, #0]

		if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8012d02:	4b36      	ldr	r3, [pc, #216]	; (8012ddc <xTaskResumeAll+0x114>)
 8012d04:	681b      	ldr	r3, [r3, #0]
 8012d06:	2b00      	cmp	r3, #0
 8012d08:	d161      	bne.n	8012dce <xTaskResumeAll+0x106>
		{
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 8012d0a:	4b35      	ldr	r3, [pc, #212]	; (8012de0 <xTaskResumeAll+0x118>)
 8012d0c:	681b      	ldr	r3, [r3, #0]
 8012d0e:	2b00      	cmp	r3, #0
 8012d10:	d05d      	beq.n	8012dce <xTaskResumeAll+0x106>
			{
				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8012d12:	e02e      	b.n	8012d72 <xTaskResumeAll+0xaa>
				{
					pxTCB = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) );
 8012d14:	4b33      	ldr	r3, [pc, #204]	; (8012de4 <xTaskResumeAll+0x11c>)
 8012d16:	68db      	ldr	r3, [r3, #12]
 8012d18:	68db      	ldr	r3, [r3, #12]
 8012d1a:	60fb      	str	r3, [r7, #12]
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8012d1c:	68fb      	ldr	r3, [r7, #12]
 8012d1e:	3318      	adds	r3, #24
 8012d20:	4618      	mov	r0, r3
 8012d22:	f7ff f87d 	bl	8011e20 <uxListRemove>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8012d26:	68fb      	ldr	r3, [r7, #12]
 8012d28:	3304      	adds	r3, #4
 8012d2a:	4618      	mov	r0, r3
 8012d2c:	f7ff f878 	bl	8011e20 <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 8012d30:	68fb      	ldr	r3, [r7, #12]
 8012d32:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8012d34:	2201      	movs	r2, #1
 8012d36:	409a      	lsls	r2, r3
 8012d38:	4b2b      	ldr	r3, [pc, #172]	; (8012de8 <xTaskResumeAll+0x120>)
 8012d3a:	681b      	ldr	r3, [r3, #0]
 8012d3c:	4313      	orrs	r3, r2
 8012d3e:	4a2a      	ldr	r2, [pc, #168]	; (8012de8 <xTaskResumeAll+0x120>)
 8012d40:	6013      	str	r3, [r2, #0]
 8012d42:	68fb      	ldr	r3, [r7, #12]
 8012d44:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8012d46:	4613      	mov	r3, r2
 8012d48:	009b      	lsls	r3, r3, #2
 8012d4a:	4413      	add	r3, r2
 8012d4c:	009b      	lsls	r3, r3, #2
 8012d4e:	4a27      	ldr	r2, [pc, #156]	; (8012dec <xTaskResumeAll+0x124>)
 8012d50:	441a      	add	r2, r3
 8012d52:	68fb      	ldr	r3, [r7, #12]
 8012d54:	3304      	adds	r3, #4
 8012d56:	4619      	mov	r1, r3
 8012d58:	4610      	mov	r0, r2
 8012d5a:	f7ff f806 	bl	8011d6a <vListInsertEnd>

					/* If the moved task has a priority higher than the current
					task then a yield must be performed. */
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8012d5e:	68fb      	ldr	r3, [r7, #12]
 8012d60:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8012d62:	4b23      	ldr	r3, [pc, #140]	; (8012df0 <xTaskResumeAll+0x128>)
 8012d64:	681b      	ldr	r3, [r3, #0]
 8012d66:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8012d68:	429a      	cmp	r2, r3
 8012d6a:	d302      	bcc.n	8012d72 <xTaskResumeAll+0xaa>
					{
						xYieldPending = pdTRUE;
 8012d6c:	4b21      	ldr	r3, [pc, #132]	; (8012df4 <xTaskResumeAll+0x12c>)
 8012d6e:	2201      	movs	r2, #1
 8012d70:	601a      	str	r2, [r3, #0]
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8012d72:	4b1c      	ldr	r3, [pc, #112]	; (8012de4 <xTaskResumeAll+0x11c>)
 8012d74:	681b      	ldr	r3, [r3, #0]
 8012d76:	2b00      	cmp	r3, #0
 8012d78:	d1cc      	bne.n	8012d14 <xTaskResumeAll+0x4c>
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( pxTCB != NULL )
 8012d7a:	68fb      	ldr	r3, [r7, #12]
 8012d7c:	2b00      	cmp	r3, #0
 8012d7e:	d001      	beq.n	8012d84 <xTaskResumeAll+0xbc>
					which may have prevented the next unblock time from being
					re-calculated, in which case re-calculate it now.  Mainly
					important for low power tickless implementations, where
					this can prevent an unnecessary exit from low power
					state. */
					prvResetNextTaskUnblockTime();
 8012d80:	f000 fbfa 	bl	8013578 <prvResetNextTaskUnblockTime>
				/* If any ticks occurred while the scheduler was suspended then
				they should be processed now.  This ensures the tick count does
				not	slip, and that any delayed tasks are resumed at the correct
				time. */
				{
					UBaseType_t uxPendedCounts = uxPendedTicks; /* Non-volatile copy. */
 8012d84:	4b1c      	ldr	r3, [pc, #112]	; (8012df8 <xTaskResumeAll+0x130>)
 8012d86:	681b      	ldr	r3, [r3, #0]
 8012d88:	607b      	str	r3, [r7, #4]

					if( uxPendedCounts > ( UBaseType_t ) 0U )
 8012d8a:	687b      	ldr	r3, [r7, #4]
 8012d8c:	2b00      	cmp	r3, #0
 8012d8e:	d010      	beq.n	8012db2 <xTaskResumeAll+0xea>
					{
						do
						{
							if( xTaskIncrementTick() != pdFALSE )
 8012d90:	f000 f836 	bl	8012e00 <xTaskIncrementTick>
 8012d94:	4603      	mov	r3, r0
 8012d96:	2b00      	cmp	r3, #0
 8012d98:	d002      	beq.n	8012da0 <xTaskResumeAll+0xd8>
							{
								xYieldPending = pdTRUE;
 8012d9a:	4b16      	ldr	r3, [pc, #88]	; (8012df4 <xTaskResumeAll+0x12c>)
 8012d9c:	2201      	movs	r2, #1
 8012d9e:	601a      	str	r2, [r3, #0]
							}
							else
							{
								mtCOVERAGE_TEST_MARKER();
							}
							--uxPendedCounts;
 8012da0:	687b      	ldr	r3, [r7, #4]
 8012da2:	3b01      	subs	r3, #1
 8012da4:	607b      	str	r3, [r7, #4]
						} while( uxPendedCounts > ( UBaseType_t ) 0U );
 8012da6:	687b      	ldr	r3, [r7, #4]
 8012da8:	2b00      	cmp	r3, #0
 8012daa:	d1f1      	bne.n	8012d90 <xTaskResumeAll+0xc8>

						uxPendedTicks = 0;
 8012dac:	4b12      	ldr	r3, [pc, #72]	; (8012df8 <xTaskResumeAll+0x130>)
 8012dae:	2200      	movs	r2, #0
 8012db0:	601a      	str	r2, [r3, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( xYieldPending != pdFALSE )
 8012db2:	4b10      	ldr	r3, [pc, #64]	; (8012df4 <xTaskResumeAll+0x12c>)
 8012db4:	681b      	ldr	r3, [r3, #0]
 8012db6:	2b00      	cmp	r3, #0
 8012db8:	d009      	beq.n	8012dce <xTaskResumeAll+0x106>
				{
					#if( configUSE_PREEMPTION != 0 )
					{
						xAlreadyYielded = pdTRUE;
 8012dba:	2301      	movs	r3, #1
 8012dbc:	60bb      	str	r3, [r7, #8]
					}
					#endif
					taskYIELD_IF_USING_PREEMPTION();
 8012dbe:	4b0f      	ldr	r3, [pc, #60]	; (8012dfc <xTaskResumeAll+0x134>)
 8012dc0:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8012dc4:	601a      	str	r2, [r3, #0]
 8012dc6:	f3bf 8f4f 	dsb	sy
 8012dca:	f3bf 8f6f 	isb	sy
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 8012dce:	f000 ff75 	bl	8013cbc <vPortExitCritical>

	return xAlreadyYielded;
 8012dd2:	68bb      	ldr	r3, [r7, #8]
}
 8012dd4:	4618      	mov	r0, r3
 8012dd6:	3710      	adds	r7, #16
 8012dd8:	46bd      	mov	sp, r7
 8012dda:	bd80      	pop	{r7, pc}
 8012ddc:	20000850 	.word	0x20000850
 8012de0:	20000828 	.word	0x20000828
 8012de4:	200007e8 	.word	0x200007e8
 8012de8:	20000830 	.word	0x20000830
 8012dec:	2000072c 	.word	0x2000072c
 8012df0:	20000728 	.word	0x20000728
 8012df4:	2000083c 	.word	0x2000083c
 8012df8:	20000838 	.word	0x20000838
 8012dfc:	e000ed04 	.word	0xe000ed04

08012e00 <xTaskIncrementTick>:

#endif /* INCLUDE_xTaskAbortDelay */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
 8012e00:	b580      	push	{r7, lr}
 8012e02:	b086      	sub	sp, #24
 8012e04:	af00      	add	r7, sp, #0
TCB_t * pxTCB;
TickType_t xItemValue;
BaseType_t xSwitchRequired = pdFALSE;
 8012e06:	2300      	movs	r3, #0
 8012e08:	617b      	str	r3, [r7, #20]

	/* Called by the portable layer each time a tick interrupt occurs.
	Increments the tick then checks to see if the new tick value will cause any
	tasks to be unblocked. */
	traceTASK_INCREMENT_TICK( xTickCount );
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8012e0a:	4b51      	ldr	r3, [pc, #324]	; (8012f50 <xTaskIncrementTick+0x150>)
 8012e0c:	681b      	ldr	r3, [r3, #0]
 8012e0e:	2b00      	cmp	r3, #0
 8012e10:	f040 808d 	bne.w	8012f2e <xTaskIncrementTick+0x12e>
	{
		/* Minor optimisation.  The tick count cannot change in this
		block. */
		const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
 8012e14:	4b4f      	ldr	r3, [pc, #316]	; (8012f54 <xTaskIncrementTick+0x154>)
 8012e16:	681b      	ldr	r3, [r3, #0]
 8012e18:	3301      	adds	r3, #1
 8012e1a:	613b      	str	r3, [r7, #16]

		/* Increment the RTOS tick, switching the delayed and overflowed
		delayed lists if it wraps to 0. */
		xTickCount = xConstTickCount;
 8012e1c:	4a4d      	ldr	r2, [pc, #308]	; (8012f54 <xTaskIncrementTick+0x154>)
 8012e1e:	693b      	ldr	r3, [r7, #16]
 8012e20:	6013      	str	r3, [r2, #0]

		if( xConstTickCount == ( TickType_t ) 0U ) /*lint !e774 'if' does not always evaluate to false as it is looking for an overflow. */
 8012e22:	693b      	ldr	r3, [r7, #16]
 8012e24:	2b00      	cmp	r3, #0
 8012e26:	d120      	bne.n	8012e6a <xTaskIncrementTick+0x6a>
		{
			taskSWITCH_DELAYED_LISTS();
 8012e28:	4b4b      	ldr	r3, [pc, #300]	; (8012f58 <xTaskIncrementTick+0x158>)
 8012e2a:	681b      	ldr	r3, [r3, #0]
 8012e2c:	681b      	ldr	r3, [r3, #0]
 8012e2e:	2b00      	cmp	r3, #0
 8012e30:	d00a      	beq.n	8012e48 <xTaskIncrementTick+0x48>
	__asm volatile
 8012e32:	f04f 0350 	mov.w	r3, #80	; 0x50
 8012e36:	f383 8811 	msr	BASEPRI, r3
 8012e3a:	f3bf 8f6f 	isb	sy
 8012e3e:	f3bf 8f4f 	dsb	sy
 8012e42:	603b      	str	r3, [r7, #0]
}
 8012e44:	bf00      	nop
 8012e46:	e7fe      	b.n	8012e46 <xTaskIncrementTick+0x46>
 8012e48:	4b43      	ldr	r3, [pc, #268]	; (8012f58 <xTaskIncrementTick+0x158>)
 8012e4a:	681b      	ldr	r3, [r3, #0]
 8012e4c:	60fb      	str	r3, [r7, #12]
 8012e4e:	4b43      	ldr	r3, [pc, #268]	; (8012f5c <xTaskIncrementTick+0x15c>)
 8012e50:	681b      	ldr	r3, [r3, #0]
 8012e52:	4a41      	ldr	r2, [pc, #260]	; (8012f58 <xTaskIncrementTick+0x158>)
 8012e54:	6013      	str	r3, [r2, #0]
 8012e56:	4a41      	ldr	r2, [pc, #260]	; (8012f5c <xTaskIncrementTick+0x15c>)
 8012e58:	68fb      	ldr	r3, [r7, #12]
 8012e5a:	6013      	str	r3, [r2, #0]
 8012e5c:	4b40      	ldr	r3, [pc, #256]	; (8012f60 <xTaskIncrementTick+0x160>)
 8012e5e:	681b      	ldr	r3, [r3, #0]
 8012e60:	3301      	adds	r3, #1
 8012e62:	4a3f      	ldr	r2, [pc, #252]	; (8012f60 <xTaskIncrementTick+0x160>)
 8012e64:	6013      	str	r3, [r2, #0]
 8012e66:	f000 fb87 	bl	8013578 <prvResetNextTaskUnblockTime>

		/* See if this tick has made a timeout expire.  Tasks are stored in
		the	queue in the order of their wake time - meaning once one task
		has been found whose block time has not expired there is no need to
		look any further down the list. */
		if( xConstTickCount >= xNextTaskUnblockTime )
 8012e6a:	4b3e      	ldr	r3, [pc, #248]	; (8012f64 <xTaskIncrementTick+0x164>)
 8012e6c:	681b      	ldr	r3, [r3, #0]
 8012e6e:	693a      	ldr	r2, [r7, #16]
 8012e70:	429a      	cmp	r2, r3
 8012e72:	d34d      	bcc.n	8012f10 <xTaskIncrementTick+0x110>
		{
			for( ;; )
			{
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8012e74:	4b38      	ldr	r3, [pc, #224]	; (8012f58 <xTaskIncrementTick+0x158>)
 8012e76:	681b      	ldr	r3, [r3, #0]
 8012e78:	681b      	ldr	r3, [r3, #0]
 8012e7a:	2b00      	cmp	r3, #0
 8012e7c:	d101      	bne.n	8012e82 <xTaskIncrementTick+0x82>
 8012e7e:	2301      	movs	r3, #1
 8012e80:	e000      	b.n	8012e84 <xTaskIncrementTick+0x84>
 8012e82:	2300      	movs	r3, #0
 8012e84:	2b00      	cmp	r3, #0
 8012e86:	d004      	beq.n	8012e92 <xTaskIncrementTick+0x92>
					/* The delayed list is empty.  Set xNextTaskUnblockTime
					to the maximum possible value so it is extremely
					unlikely that the
					if( xTickCount >= xNextTaskUnblockTime ) test will pass
					next time through. */
					xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8012e88:	4b36      	ldr	r3, [pc, #216]	; (8012f64 <xTaskIncrementTick+0x164>)
 8012e8a:	f04f 32ff 	mov.w	r2, #4294967295
 8012e8e:	601a      	str	r2, [r3, #0]
					break;
 8012e90:	e03e      	b.n	8012f10 <xTaskIncrementTick+0x110>
				{
					/* The delayed list is not empty, get the value of the
					item at the head of the delayed list.  This is the time
					at which the task at the head of the delayed list must
					be removed from the Blocked state. */
					pxTCB = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList );
 8012e92:	4b31      	ldr	r3, [pc, #196]	; (8012f58 <xTaskIncrementTick+0x158>)
 8012e94:	681b      	ldr	r3, [r3, #0]
 8012e96:	68db      	ldr	r3, [r3, #12]
 8012e98:	68db      	ldr	r3, [r3, #12]
 8012e9a:	60bb      	str	r3, [r7, #8]
					xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 8012e9c:	68bb      	ldr	r3, [r7, #8]
 8012e9e:	685b      	ldr	r3, [r3, #4]
 8012ea0:	607b      	str	r3, [r7, #4]

					if( xConstTickCount < xItemValue )
 8012ea2:	693a      	ldr	r2, [r7, #16]
 8012ea4:	687b      	ldr	r3, [r7, #4]
 8012ea6:	429a      	cmp	r2, r3
 8012ea8:	d203      	bcs.n	8012eb2 <xTaskIncrementTick+0xb2>
						/* It is not time to unblock this item yet, but the
						item value is the time at which the task at the head
						of the blocked list must be removed from the Blocked
						state -	so record the item value in
						xNextTaskUnblockTime. */
						xNextTaskUnblockTime = xItemValue;
 8012eaa:	4a2e      	ldr	r2, [pc, #184]	; (8012f64 <xTaskIncrementTick+0x164>)
 8012eac:	687b      	ldr	r3, [r7, #4]
 8012eae:	6013      	str	r3, [r2, #0]
						break;
 8012eb0:	e02e      	b.n	8012f10 <xTaskIncrementTick+0x110>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* It is time to remove the item from the Blocked state. */
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8012eb2:	68bb      	ldr	r3, [r7, #8]
 8012eb4:	3304      	adds	r3, #4
 8012eb6:	4618      	mov	r0, r3
 8012eb8:	f7fe ffb2 	bl	8011e20 <uxListRemove>

					/* Is the task waiting on an event also?  If so remove
					it from the event list. */
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 8012ebc:	68bb      	ldr	r3, [r7, #8]
 8012ebe:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8012ec0:	2b00      	cmp	r3, #0
 8012ec2:	d004      	beq.n	8012ece <xTaskIncrementTick+0xce>
					{
						( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8012ec4:	68bb      	ldr	r3, [r7, #8]
 8012ec6:	3318      	adds	r3, #24
 8012ec8:	4618      	mov	r0, r3
 8012eca:	f7fe ffa9 	bl	8011e20 <uxListRemove>
						mtCOVERAGE_TEST_MARKER();
					}

					/* Place the unblocked task into the appropriate ready
					list. */
					prvAddTaskToReadyList( pxTCB );
 8012ece:	68bb      	ldr	r3, [r7, #8]
 8012ed0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8012ed2:	2201      	movs	r2, #1
 8012ed4:	409a      	lsls	r2, r3
 8012ed6:	4b24      	ldr	r3, [pc, #144]	; (8012f68 <xTaskIncrementTick+0x168>)
 8012ed8:	681b      	ldr	r3, [r3, #0]
 8012eda:	4313      	orrs	r3, r2
 8012edc:	4a22      	ldr	r2, [pc, #136]	; (8012f68 <xTaskIncrementTick+0x168>)
 8012ede:	6013      	str	r3, [r2, #0]
 8012ee0:	68bb      	ldr	r3, [r7, #8]
 8012ee2:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8012ee4:	4613      	mov	r3, r2
 8012ee6:	009b      	lsls	r3, r3, #2
 8012ee8:	4413      	add	r3, r2
 8012eea:	009b      	lsls	r3, r3, #2
 8012eec:	4a1f      	ldr	r2, [pc, #124]	; (8012f6c <xTaskIncrementTick+0x16c>)
 8012eee:	441a      	add	r2, r3
 8012ef0:	68bb      	ldr	r3, [r7, #8]
 8012ef2:	3304      	adds	r3, #4
 8012ef4:	4619      	mov	r1, r3
 8012ef6:	4610      	mov	r0, r2
 8012ef8:	f7fe ff37 	bl	8011d6a <vListInsertEnd>
					{
						/* Preemption is on, but a context switch should
						only be performed if the unblocked task has a
						priority that is equal to or higher than the
						currently executing task. */
						if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8012efc:	68bb      	ldr	r3, [r7, #8]
 8012efe:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8012f00:	4b1b      	ldr	r3, [pc, #108]	; (8012f70 <xTaskIncrementTick+0x170>)
 8012f02:	681b      	ldr	r3, [r3, #0]
 8012f04:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8012f06:	429a      	cmp	r2, r3
 8012f08:	d3b4      	bcc.n	8012e74 <xTaskIncrementTick+0x74>
						{
							xSwitchRequired = pdTRUE;
 8012f0a:	2301      	movs	r3, #1
 8012f0c:	617b      	str	r3, [r7, #20]
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8012f0e:	e7b1      	b.n	8012e74 <xTaskIncrementTick+0x74>
		/* Tasks of equal priority to the currently running task will share
		processing time (time slice) if preemption is on, and the application
		writer has not explicitly turned time slicing off. */
		#if ( ( configUSE_PREEMPTION == 1 ) && ( configUSE_TIME_SLICING == 1 ) )
		{
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 8012f10:	4b17      	ldr	r3, [pc, #92]	; (8012f70 <xTaskIncrementTick+0x170>)
 8012f12:	681b      	ldr	r3, [r3, #0]
 8012f14:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8012f16:	4915      	ldr	r1, [pc, #84]	; (8012f6c <xTaskIncrementTick+0x16c>)
 8012f18:	4613      	mov	r3, r2
 8012f1a:	009b      	lsls	r3, r3, #2
 8012f1c:	4413      	add	r3, r2
 8012f1e:	009b      	lsls	r3, r3, #2
 8012f20:	440b      	add	r3, r1
 8012f22:	681b      	ldr	r3, [r3, #0]
 8012f24:	2b01      	cmp	r3, #1
 8012f26:	d907      	bls.n	8012f38 <xTaskIncrementTick+0x138>
			{
				xSwitchRequired = pdTRUE;
 8012f28:	2301      	movs	r3, #1
 8012f2a:	617b      	str	r3, [r7, #20]
 8012f2c:	e004      	b.n	8012f38 <xTaskIncrementTick+0x138>
		}
		#endif /* configUSE_TICK_HOOK */
	}
	else
	{
		++uxPendedTicks;
 8012f2e:	4b11      	ldr	r3, [pc, #68]	; (8012f74 <xTaskIncrementTick+0x174>)
 8012f30:	681b      	ldr	r3, [r3, #0]
 8012f32:	3301      	adds	r3, #1
 8012f34:	4a0f      	ldr	r2, [pc, #60]	; (8012f74 <xTaskIncrementTick+0x174>)
 8012f36:	6013      	str	r3, [r2, #0]
		#endif
	}

	#if ( configUSE_PREEMPTION == 1 )
	{
		if( xYieldPending != pdFALSE )
 8012f38:	4b0f      	ldr	r3, [pc, #60]	; (8012f78 <xTaskIncrementTick+0x178>)
 8012f3a:	681b      	ldr	r3, [r3, #0]
 8012f3c:	2b00      	cmp	r3, #0
 8012f3e:	d001      	beq.n	8012f44 <xTaskIncrementTick+0x144>
		{
			xSwitchRequired = pdTRUE;
 8012f40:	2301      	movs	r3, #1
 8012f42:	617b      	str	r3, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_PREEMPTION */

	return xSwitchRequired;
 8012f44:	697b      	ldr	r3, [r7, #20]
}
 8012f46:	4618      	mov	r0, r3
 8012f48:	3718      	adds	r7, #24
 8012f4a:	46bd      	mov	sp, r7
 8012f4c:	bd80      	pop	{r7, pc}
 8012f4e:	bf00      	nop
 8012f50:	20000850 	.word	0x20000850
 8012f54:	2000082c 	.word	0x2000082c
 8012f58:	200007e0 	.word	0x200007e0
 8012f5c:	200007e4 	.word	0x200007e4
 8012f60:	20000840 	.word	0x20000840
 8012f64:	20000848 	.word	0x20000848
 8012f68:	20000830 	.word	0x20000830
 8012f6c:	2000072c 	.word	0x2000072c
 8012f70:	20000728 	.word	0x20000728
 8012f74:	20000838 	.word	0x20000838
 8012f78:	2000083c 	.word	0x2000083c

08012f7c <vTaskSwitchContext>:

#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
 8012f7c:	b480      	push	{r7}
 8012f7e:	b087      	sub	sp, #28
 8012f80:	af00      	add	r7, sp, #0
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 8012f82:	4b29      	ldr	r3, [pc, #164]	; (8013028 <vTaskSwitchContext+0xac>)
 8012f84:	681b      	ldr	r3, [r3, #0]
 8012f86:	2b00      	cmp	r3, #0
 8012f88:	d003      	beq.n	8012f92 <vTaskSwitchContext+0x16>
	{
		/* The scheduler is currently suspended - do not allow a context
		switch. */
		xYieldPending = pdTRUE;
 8012f8a:	4b28      	ldr	r3, [pc, #160]	; (801302c <vTaskSwitchContext+0xb0>)
 8012f8c:	2201      	movs	r2, #1
 8012f8e:	601a      	str	r2, [r3, #0]
			structure specific to this task. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */
	}
}
 8012f90:	e044      	b.n	801301c <vTaskSwitchContext+0xa0>
		xYieldPending = pdFALSE;
 8012f92:	4b26      	ldr	r3, [pc, #152]	; (801302c <vTaskSwitchContext+0xb0>)
 8012f94:	2200      	movs	r2, #0
 8012f96:	601a      	str	r2, [r3, #0]
		taskSELECT_HIGHEST_PRIORITY_TASK();
 8012f98:	4b25      	ldr	r3, [pc, #148]	; (8013030 <vTaskSwitchContext+0xb4>)
 8012f9a:	681b      	ldr	r3, [r3, #0]
 8012f9c:	60fb      	str	r3, [r7, #12]
		__asm volatile ( "clz %0, %1" : "=r" ( ucReturn ) : "r" ( ulBitmap ) : "memory" );
 8012f9e:	68fb      	ldr	r3, [r7, #12]
 8012fa0:	fab3 f383 	clz	r3, r3
 8012fa4:	72fb      	strb	r3, [r7, #11]
		return ucReturn;
 8012fa6:	7afb      	ldrb	r3, [r7, #11]
 8012fa8:	f1c3 031f 	rsb	r3, r3, #31
 8012fac:	617b      	str	r3, [r7, #20]
 8012fae:	4921      	ldr	r1, [pc, #132]	; (8013034 <vTaskSwitchContext+0xb8>)
 8012fb0:	697a      	ldr	r2, [r7, #20]
 8012fb2:	4613      	mov	r3, r2
 8012fb4:	009b      	lsls	r3, r3, #2
 8012fb6:	4413      	add	r3, r2
 8012fb8:	009b      	lsls	r3, r3, #2
 8012fba:	440b      	add	r3, r1
 8012fbc:	681b      	ldr	r3, [r3, #0]
 8012fbe:	2b00      	cmp	r3, #0
 8012fc0:	d10a      	bne.n	8012fd8 <vTaskSwitchContext+0x5c>
	__asm volatile
 8012fc2:	f04f 0350 	mov.w	r3, #80	; 0x50
 8012fc6:	f383 8811 	msr	BASEPRI, r3
 8012fca:	f3bf 8f6f 	isb	sy
 8012fce:	f3bf 8f4f 	dsb	sy
 8012fd2:	607b      	str	r3, [r7, #4]
}
 8012fd4:	bf00      	nop
 8012fd6:	e7fe      	b.n	8012fd6 <vTaskSwitchContext+0x5a>
 8012fd8:	697a      	ldr	r2, [r7, #20]
 8012fda:	4613      	mov	r3, r2
 8012fdc:	009b      	lsls	r3, r3, #2
 8012fde:	4413      	add	r3, r2
 8012fe0:	009b      	lsls	r3, r3, #2
 8012fe2:	4a14      	ldr	r2, [pc, #80]	; (8013034 <vTaskSwitchContext+0xb8>)
 8012fe4:	4413      	add	r3, r2
 8012fe6:	613b      	str	r3, [r7, #16]
 8012fe8:	693b      	ldr	r3, [r7, #16]
 8012fea:	685b      	ldr	r3, [r3, #4]
 8012fec:	685a      	ldr	r2, [r3, #4]
 8012fee:	693b      	ldr	r3, [r7, #16]
 8012ff0:	605a      	str	r2, [r3, #4]
 8012ff2:	693b      	ldr	r3, [r7, #16]
 8012ff4:	685a      	ldr	r2, [r3, #4]
 8012ff6:	693b      	ldr	r3, [r7, #16]
 8012ff8:	3308      	adds	r3, #8
 8012ffa:	429a      	cmp	r2, r3
 8012ffc:	d104      	bne.n	8013008 <vTaskSwitchContext+0x8c>
 8012ffe:	693b      	ldr	r3, [r7, #16]
 8013000:	685b      	ldr	r3, [r3, #4]
 8013002:	685a      	ldr	r2, [r3, #4]
 8013004:	693b      	ldr	r3, [r7, #16]
 8013006:	605a      	str	r2, [r3, #4]
 8013008:	693b      	ldr	r3, [r7, #16]
 801300a:	685b      	ldr	r3, [r3, #4]
 801300c:	68db      	ldr	r3, [r3, #12]
 801300e:	4a0a      	ldr	r2, [pc, #40]	; (8013038 <vTaskSwitchContext+0xbc>)
 8013010:	6013      	str	r3, [r2, #0]
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
 8013012:	4b09      	ldr	r3, [pc, #36]	; (8013038 <vTaskSwitchContext+0xbc>)
 8013014:	681b      	ldr	r3, [r3, #0]
 8013016:	334c      	adds	r3, #76	; 0x4c
 8013018:	4a08      	ldr	r2, [pc, #32]	; (801303c <vTaskSwitchContext+0xc0>)
 801301a:	6013      	str	r3, [r2, #0]
}
 801301c:	bf00      	nop
 801301e:	371c      	adds	r7, #28
 8013020:	46bd      	mov	sp, r7
 8013022:	bc80      	pop	{r7}
 8013024:	4770      	bx	lr
 8013026:	bf00      	nop
 8013028:	20000850 	.word	0x20000850
 801302c:	2000083c 	.word	0x2000083c
 8013030:	20000830 	.word	0x20000830
 8013034:	2000072c 	.word	0x2000072c
 8013038:	20000728 	.word	0x20000728
 801303c:	20000088 	.word	0x20000088

08013040 <vTaskPlaceOnEventList>:
/*-----------------------------------------------------------*/

void vTaskPlaceOnEventList( List_t * const pxEventList, const TickType_t xTicksToWait )
{
 8013040:	b580      	push	{r7, lr}
 8013042:	b084      	sub	sp, #16
 8013044:	af00      	add	r7, sp, #0
 8013046:	6078      	str	r0, [r7, #4]
 8013048:	6039      	str	r1, [r7, #0]
	configASSERT( pxEventList );
 801304a:	687b      	ldr	r3, [r7, #4]
 801304c:	2b00      	cmp	r3, #0
 801304e:	d10a      	bne.n	8013066 <vTaskPlaceOnEventList+0x26>
	__asm volatile
 8013050:	f04f 0350 	mov.w	r3, #80	; 0x50
 8013054:	f383 8811 	msr	BASEPRI, r3
 8013058:	f3bf 8f6f 	isb	sy
 801305c:	f3bf 8f4f 	dsb	sy
 8013060:	60fb      	str	r3, [r7, #12]
}
 8013062:	bf00      	nop
 8013064:	e7fe      	b.n	8013064 <vTaskPlaceOnEventList+0x24>

	/* Place the event list item of the TCB in the appropriate event list.
	This is placed in the list in priority order so the highest priority task
	is the first to be woken by the event.  The queue that contains the event
	list is locked, preventing simultaneous access from interrupts. */
	vListInsert( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 8013066:	4b07      	ldr	r3, [pc, #28]	; (8013084 <vTaskPlaceOnEventList+0x44>)
 8013068:	681b      	ldr	r3, [r3, #0]
 801306a:	3318      	adds	r3, #24
 801306c:	4619      	mov	r1, r3
 801306e:	6878      	ldr	r0, [r7, #4]
 8013070:	f7fe fe9e 	bl	8011db0 <vListInsert>

	prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 8013074:	2101      	movs	r1, #1
 8013076:	6838      	ldr	r0, [r7, #0]
 8013078:	f000 fc98 	bl	80139ac <prvAddCurrentTaskToDelayedList>
}
 801307c:	bf00      	nop
 801307e:	3710      	adds	r7, #16
 8013080:	46bd      	mov	sp, r7
 8013082:	bd80      	pop	{r7, pc}
 8013084:	20000728 	.word	0x20000728

08013088 <vTaskPlaceOnUnorderedEventList>:
/*-----------------------------------------------------------*/

void vTaskPlaceOnUnorderedEventList( List_t * pxEventList, const TickType_t xItemValue, const TickType_t xTicksToWait )
{
 8013088:	b580      	push	{r7, lr}
 801308a:	b086      	sub	sp, #24
 801308c:	af00      	add	r7, sp, #0
 801308e:	60f8      	str	r0, [r7, #12]
 8013090:	60b9      	str	r1, [r7, #8]
 8013092:	607a      	str	r2, [r7, #4]
	configASSERT( pxEventList );
 8013094:	68fb      	ldr	r3, [r7, #12]
 8013096:	2b00      	cmp	r3, #0
 8013098:	d10a      	bne.n	80130b0 <vTaskPlaceOnUnorderedEventList+0x28>
	__asm volatile
 801309a:	f04f 0350 	mov.w	r3, #80	; 0x50
 801309e:	f383 8811 	msr	BASEPRI, r3
 80130a2:	f3bf 8f6f 	isb	sy
 80130a6:	f3bf 8f4f 	dsb	sy
 80130aa:	617b      	str	r3, [r7, #20]
}
 80130ac:	bf00      	nop
 80130ae:	e7fe      	b.n	80130ae <vTaskPlaceOnUnorderedEventList+0x26>

	/* THIS FUNCTION MUST BE CALLED WITH THE SCHEDULER SUSPENDED.  It is used by
	the event groups implementation. */
	configASSERT( uxSchedulerSuspended != 0 );
 80130b0:	4b11      	ldr	r3, [pc, #68]	; (80130f8 <vTaskPlaceOnUnorderedEventList+0x70>)
 80130b2:	681b      	ldr	r3, [r3, #0]
 80130b4:	2b00      	cmp	r3, #0
 80130b6:	d10a      	bne.n	80130ce <vTaskPlaceOnUnorderedEventList+0x46>
	__asm volatile
 80130b8:	f04f 0350 	mov.w	r3, #80	; 0x50
 80130bc:	f383 8811 	msr	BASEPRI, r3
 80130c0:	f3bf 8f6f 	isb	sy
 80130c4:	f3bf 8f4f 	dsb	sy
 80130c8:	613b      	str	r3, [r7, #16]
}
 80130ca:	bf00      	nop
 80130cc:	e7fe      	b.n	80130cc <vTaskPlaceOnUnorderedEventList+0x44>

	/* Store the item value in the event list item.  It is safe to access the
	event list item here as interrupts won't access the event list item of a
	task that is not in the Blocked state. */
	listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xEventListItem ), xItemValue | taskEVENT_LIST_ITEM_VALUE_IN_USE );
 80130ce:	4b0b      	ldr	r3, [pc, #44]	; (80130fc <vTaskPlaceOnUnorderedEventList+0x74>)
 80130d0:	681b      	ldr	r3, [r3, #0]
 80130d2:	68ba      	ldr	r2, [r7, #8]
 80130d4:	f042 4200 	orr.w	r2, r2, #2147483648	; 0x80000000
 80130d8:	619a      	str	r2, [r3, #24]
	/* Place the event list item of the TCB at the end of the appropriate event
	list.  It is safe to access the event list here because it is part of an
	event group implementation - and interrupts don't access event groups
	directly (instead they access them indirectly by pending function calls to
	the task level). */
	vListInsertEnd( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 80130da:	4b08      	ldr	r3, [pc, #32]	; (80130fc <vTaskPlaceOnUnorderedEventList+0x74>)
 80130dc:	681b      	ldr	r3, [r3, #0]
 80130de:	3318      	adds	r3, #24
 80130e0:	4619      	mov	r1, r3
 80130e2:	68f8      	ldr	r0, [r7, #12]
 80130e4:	f7fe fe41 	bl	8011d6a <vListInsertEnd>

	prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 80130e8:	2101      	movs	r1, #1
 80130ea:	6878      	ldr	r0, [r7, #4]
 80130ec:	f000 fc5e 	bl	80139ac <prvAddCurrentTaskToDelayedList>
}
 80130f0:	bf00      	nop
 80130f2:	3718      	adds	r7, #24
 80130f4:	46bd      	mov	sp, r7
 80130f6:	bd80      	pop	{r7, pc}
 80130f8:	20000850 	.word	0x20000850
 80130fc:	20000728 	.word	0x20000728

08013100 <xTaskRemoveFromEventList>:

#endif /* configUSE_TIMERS */
/*-----------------------------------------------------------*/

BaseType_t xTaskRemoveFromEventList( const List_t * const pxEventList )
{
 8013100:	b580      	push	{r7, lr}
 8013102:	b086      	sub	sp, #24
 8013104:	af00      	add	r7, sp, #0
 8013106:	6078      	str	r0, [r7, #4]
	get called - the lock count on the queue will get modified instead.  This
	means exclusive access to the event list is guaranteed here.

	This function assumes that a check has already been made to ensure that
	pxEventList is not empty. */
	pxUnblockedTCB = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxEventList );
 8013108:	687b      	ldr	r3, [r7, #4]
 801310a:	68db      	ldr	r3, [r3, #12]
 801310c:	68db      	ldr	r3, [r3, #12]
 801310e:	613b      	str	r3, [r7, #16]
	configASSERT( pxUnblockedTCB );
 8013110:	693b      	ldr	r3, [r7, #16]
 8013112:	2b00      	cmp	r3, #0
 8013114:	d10a      	bne.n	801312c <xTaskRemoveFromEventList+0x2c>
	__asm volatile
 8013116:	f04f 0350 	mov.w	r3, #80	; 0x50
 801311a:	f383 8811 	msr	BASEPRI, r3
 801311e:	f3bf 8f6f 	isb	sy
 8013122:	f3bf 8f4f 	dsb	sy
 8013126:	60fb      	str	r3, [r7, #12]
}
 8013128:	bf00      	nop
 801312a:	e7fe      	b.n	801312a <xTaskRemoveFromEventList+0x2a>
	( void ) uxListRemove( &( pxUnblockedTCB->xEventListItem ) );
 801312c:	693b      	ldr	r3, [r7, #16]
 801312e:	3318      	adds	r3, #24
 8013130:	4618      	mov	r0, r3
 8013132:	f7fe fe75 	bl	8011e20 <uxListRemove>

	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8013136:	4b1d      	ldr	r3, [pc, #116]	; (80131ac <xTaskRemoveFromEventList+0xac>)
 8013138:	681b      	ldr	r3, [r3, #0]
 801313a:	2b00      	cmp	r3, #0
 801313c:	d11c      	bne.n	8013178 <xTaskRemoveFromEventList+0x78>
	{
		( void ) uxListRemove( &( pxUnblockedTCB->xStateListItem ) );
 801313e:	693b      	ldr	r3, [r7, #16]
 8013140:	3304      	adds	r3, #4
 8013142:	4618      	mov	r0, r3
 8013144:	f7fe fe6c 	bl	8011e20 <uxListRemove>
		prvAddTaskToReadyList( pxUnblockedTCB );
 8013148:	693b      	ldr	r3, [r7, #16]
 801314a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 801314c:	2201      	movs	r2, #1
 801314e:	409a      	lsls	r2, r3
 8013150:	4b17      	ldr	r3, [pc, #92]	; (80131b0 <xTaskRemoveFromEventList+0xb0>)
 8013152:	681b      	ldr	r3, [r3, #0]
 8013154:	4313      	orrs	r3, r2
 8013156:	4a16      	ldr	r2, [pc, #88]	; (80131b0 <xTaskRemoveFromEventList+0xb0>)
 8013158:	6013      	str	r3, [r2, #0]
 801315a:	693b      	ldr	r3, [r7, #16]
 801315c:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 801315e:	4613      	mov	r3, r2
 8013160:	009b      	lsls	r3, r3, #2
 8013162:	4413      	add	r3, r2
 8013164:	009b      	lsls	r3, r3, #2
 8013166:	4a13      	ldr	r2, [pc, #76]	; (80131b4 <xTaskRemoveFromEventList+0xb4>)
 8013168:	441a      	add	r2, r3
 801316a:	693b      	ldr	r3, [r7, #16]
 801316c:	3304      	adds	r3, #4
 801316e:	4619      	mov	r1, r3
 8013170:	4610      	mov	r0, r2
 8013172:	f7fe fdfa 	bl	8011d6a <vListInsertEnd>
 8013176:	e005      	b.n	8013184 <xTaskRemoveFromEventList+0x84>
	}
	else
	{
		/* The delayed and ready lists cannot be accessed, so hold this task
		pending until the scheduler is resumed. */
		vListInsertEnd( &( xPendingReadyList ), &( pxUnblockedTCB->xEventListItem ) );
 8013178:	693b      	ldr	r3, [r7, #16]
 801317a:	3318      	adds	r3, #24
 801317c:	4619      	mov	r1, r3
 801317e:	480e      	ldr	r0, [pc, #56]	; (80131b8 <xTaskRemoveFromEventList+0xb8>)
 8013180:	f7fe fdf3 	bl	8011d6a <vListInsertEnd>
	}

	if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
 8013184:	693b      	ldr	r3, [r7, #16]
 8013186:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8013188:	4b0c      	ldr	r3, [pc, #48]	; (80131bc <xTaskRemoveFromEventList+0xbc>)
 801318a:	681b      	ldr	r3, [r3, #0]
 801318c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 801318e:	429a      	cmp	r2, r3
 8013190:	d905      	bls.n	801319e <xTaskRemoveFromEventList+0x9e>
	{
		/* Return true if the task removed from the event list has a higher
		priority than the calling task.  This allows the calling task to know if
		it should force a context switch now. */
		xReturn = pdTRUE;
 8013192:	2301      	movs	r3, #1
 8013194:	617b      	str	r3, [r7, #20]

		/* Mark that a yield is pending in case the user is not using the
		"xHigherPriorityTaskWoken" parameter to an ISR safe FreeRTOS function. */
		xYieldPending = pdTRUE;
 8013196:	4b0a      	ldr	r3, [pc, #40]	; (80131c0 <xTaskRemoveFromEventList+0xc0>)
 8013198:	2201      	movs	r2, #1
 801319a:	601a      	str	r2, [r3, #0]
 801319c:	e001      	b.n	80131a2 <xTaskRemoveFromEventList+0xa2>
	}
	else
	{
		xReturn = pdFALSE;
 801319e:	2300      	movs	r3, #0
 80131a0:	617b      	str	r3, [r7, #20]
		ensure it is updated at the earliest possible time. */
		prvResetNextTaskUnblockTime();
	}
	#endif

	return xReturn;
 80131a2:	697b      	ldr	r3, [r7, #20]
}
 80131a4:	4618      	mov	r0, r3
 80131a6:	3718      	adds	r7, #24
 80131a8:	46bd      	mov	sp, r7
 80131aa:	bd80      	pop	{r7, pc}
 80131ac:	20000850 	.word	0x20000850
 80131b0:	20000830 	.word	0x20000830
 80131b4:	2000072c 	.word	0x2000072c
 80131b8:	200007e8 	.word	0x200007e8
 80131bc:	20000728 	.word	0x20000728
 80131c0:	2000083c 	.word	0x2000083c

080131c4 <vTaskRemoveFromUnorderedEventList>:
/*-----------------------------------------------------------*/

void vTaskRemoveFromUnorderedEventList( ListItem_t * pxEventListItem, const TickType_t xItemValue )
{
 80131c4:	b580      	push	{r7, lr}
 80131c6:	b086      	sub	sp, #24
 80131c8:	af00      	add	r7, sp, #0
 80131ca:	6078      	str	r0, [r7, #4]
 80131cc:	6039      	str	r1, [r7, #0]
TCB_t *pxUnblockedTCB;

	/* THIS FUNCTION MUST BE CALLED WITH THE SCHEDULER SUSPENDED.  It is used by
	the event flags implementation. */
	configASSERT( uxSchedulerSuspended != pdFALSE );
 80131ce:	4b29      	ldr	r3, [pc, #164]	; (8013274 <vTaskRemoveFromUnorderedEventList+0xb0>)
 80131d0:	681b      	ldr	r3, [r3, #0]
 80131d2:	2b00      	cmp	r3, #0
 80131d4:	d10a      	bne.n	80131ec <vTaskRemoveFromUnorderedEventList+0x28>
	__asm volatile
 80131d6:	f04f 0350 	mov.w	r3, #80	; 0x50
 80131da:	f383 8811 	msr	BASEPRI, r3
 80131de:	f3bf 8f6f 	isb	sy
 80131e2:	f3bf 8f4f 	dsb	sy
 80131e6:	613b      	str	r3, [r7, #16]
}
 80131e8:	bf00      	nop
 80131ea:	e7fe      	b.n	80131ea <vTaskRemoveFromUnorderedEventList+0x26>

	/* Store the new item value in the event list. */
	listSET_LIST_ITEM_VALUE( pxEventListItem, xItemValue | taskEVENT_LIST_ITEM_VALUE_IN_USE );
 80131ec:	683b      	ldr	r3, [r7, #0]
 80131ee:	f043 4200 	orr.w	r2, r3, #2147483648	; 0x80000000
 80131f2:	687b      	ldr	r3, [r7, #4]
 80131f4:	601a      	str	r2, [r3, #0]

	/* Remove the event list form the event flag.  Interrupts do not access
	event flags. */
	pxUnblockedTCB = ( TCB_t * ) listGET_LIST_ITEM_OWNER( pxEventListItem );
 80131f6:	687b      	ldr	r3, [r7, #4]
 80131f8:	68db      	ldr	r3, [r3, #12]
 80131fa:	617b      	str	r3, [r7, #20]
	configASSERT( pxUnblockedTCB );
 80131fc:	697b      	ldr	r3, [r7, #20]
 80131fe:	2b00      	cmp	r3, #0
 8013200:	d10a      	bne.n	8013218 <vTaskRemoveFromUnorderedEventList+0x54>
	__asm volatile
 8013202:	f04f 0350 	mov.w	r3, #80	; 0x50
 8013206:	f383 8811 	msr	BASEPRI, r3
 801320a:	f3bf 8f6f 	isb	sy
 801320e:	f3bf 8f4f 	dsb	sy
 8013212:	60fb      	str	r3, [r7, #12]
}
 8013214:	bf00      	nop
 8013216:	e7fe      	b.n	8013216 <vTaskRemoveFromUnorderedEventList+0x52>
	( void ) uxListRemove( pxEventListItem );
 8013218:	6878      	ldr	r0, [r7, #4]
 801321a:	f7fe fe01 	bl	8011e20 <uxListRemove>

	/* Remove the task from the delayed list and add it to the ready list.  The
	scheduler is suspended so interrupts will not be accessing the ready
	lists. */
	( void ) uxListRemove( &( pxUnblockedTCB->xStateListItem ) );
 801321e:	697b      	ldr	r3, [r7, #20]
 8013220:	3304      	adds	r3, #4
 8013222:	4618      	mov	r0, r3
 8013224:	f7fe fdfc 	bl	8011e20 <uxListRemove>
	prvAddTaskToReadyList( pxUnblockedTCB );
 8013228:	697b      	ldr	r3, [r7, #20]
 801322a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 801322c:	2201      	movs	r2, #1
 801322e:	409a      	lsls	r2, r3
 8013230:	4b11      	ldr	r3, [pc, #68]	; (8013278 <vTaskRemoveFromUnorderedEventList+0xb4>)
 8013232:	681b      	ldr	r3, [r3, #0]
 8013234:	4313      	orrs	r3, r2
 8013236:	4a10      	ldr	r2, [pc, #64]	; (8013278 <vTaskRemoveFromUnorderedEventList+0xb4>)
 8013238:	6013      	str	r3, [r2, #0]
 801323a:	697b      	ldr	r3, [r7, #20]
 801323c:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 801323e:	4613      	mov	r3, r2
 8013240:	009b      	lsls	r3, r3, #2
 8013242:	4413      	add	r3, r2
 8013244:	009b      	lsls	r3, r3, #2
 8013246:	4a0d      	ldr	r2, [pc, #52]	; (801327c <vTaskRemoveFromUnorderedEventList+0xb8>)
 8013248:	441a      	add	r2, r3
 801324a:	697b      	ldr	r3, [r7, #20]
 801324c:	3304      	adds	r3, #4
 801324e:	4619      	mov	r1, r3
 8013250:	4610      	mov	r0, r2
 8013252:	f7fe fd8a 	bl	8011d6a <vListInsertEnd>

	if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
 8013256:	697b      	ldr	r3, [r7, #20]
 8013258:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 801325a:	4b09      	ldr	r3, [pc, #36]	; (8013280 <vTaskRemoveFromUnorderedEventList+0xbc>)
 801325c:	681b      	ldr	r3, [r3, #0]
 801325e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8013260:	429a      	cmp	r2, r3
 8013262:	d902      	bls.n	801326a <vTaskRemoveFromUnorderedEventList+0xa6>
	{
		/* The unblocked task has a priority above that of the calling task, so
		a context switch is required.  This function is called with the
		scheduler suspended so xYieldPending is set so the context switch
		occurs immediately that the scheduler is resumed (unsuspended). */
		xYieldPending = pdTRUE;
 8013264:	4b07      	ldr	r3, [pc, #28]	; (8013284 <vTaskRemoveFromUnorderedEventList+0xc0>)
 8013266:	2201      	movs	r2, #1
 8013268:	601a      	str	r2, [r3, #0]
	}
}
 801326a:	bf00      	nop
 801326c:	3718      	adds	r7, #24
 801326e:	46bd      	mov	sp, r7
 8013270:	bd80      	pop	{r7, pc}
 8013272:	bf00      	nop
 8013274:	20000850 	.word	0x20000850
 8013278:	20000830 	.word	0x20000830
 801327c:	2000072c 	.word	0x2000072c
 8013280:	20000728 	.word	0x20000728
 8013284:	2000083c 	.word	0x2000083c

08013288 <vTaskInternalSetTimeOutState>:
	taskEXIT_CRITICAL();
}
/*-----------------------------------------------------------*/

void vTaskInternalSetTimeOutState( TimeOut_t * const pxTimeOut )
{
 8013288:	b480      	push	{r7}
 801328a:	b083      	sub	sp, #12
 801328c:	af00      	add	r7, sp, #0
 801328e:	6078      	str	r0, [r7, #4]
	/* For internal use only as it does not use a critical section. */
	pxTimeOut->xOverflowCount = xNumOfOverflows;
 8013290:	4b06      	ldr	r3, [pc, #24]	; (80132ac <vTaskInternalSetTimeOutState+0x24>)
 8013292:	681a      	ldr	r2, [r3, #0]
 8013294:	687b      	ldr	r3, [r7, #4]
 8013296:	601a      	str	r2, [r3, #0]
	pxTimeOut->xTimeOnEntering = xTickCount;
 8013298:	4b05      	ldr	r3, [pc, #20]	; (80132b0 <vTaskInternalSetTimeOutState+0x28>)
 801329a:	681a      	ldr	r2, [r3, #0]
 801329c:	687b      	ldr	r3, [r7, #4]
 801329e:	605a      	str	r2, [r3, #4]
}
 80132a0:	bf00      	nop
 80132a2:	370c      	adds	r7, #12
 80132a4:	46bd      	mov	sp, r7
 80132a6:	bc80      	pop	{r7}
 80132a8:	4770      	bx	lr
 80132aa:	bf00      	nop
 80132ac:	20000840 	.word	0x20000840
 80132b0:	2000082c 	.word	0x2000082c

080132b4 <xTaskCheckForTimeOut>:
/*-----------------------------------------------------------*/

BaseType_t xTaskCheckForTimeOut( TimeOut_t * const pxTimeOut, TickType_t * const pxTicksToWait )
{
 80132b4:	b580      	push	{r7, lr}
 80132b6:	b088      	sub	sp, #32
 80132b8:	af00      	add	r7, sp, #0
 80132ba:	6078      	str	r0, [r7, #4]
 80132bc:	6039      	str	r1, [r7, #0]
BaseType_t xReturn;

	configASSERT( pxTimeOut );
 80132be:	687b      	ldr	r3, [r7, #4]
 80132c0:	2b00      	cmp	r3, #0
 80132c2:	d10a      	bne.n	80132da <xTaskCheckForTimeOut+0x26>
	__asm volatile
 80132c4:	f04f 0350 	mov.w	r3, #80	; 0x50
 80132c8:	f383 8811 	msr	BASEPRI, r3
 80132cc:	f3bf 8f6f 	isb	sy
 80132d0:	f3bf 8f4f 	dsb	sy
 80132d4:	613b      	str	r3, [r7, #16]
}
 80132d6:	bf00      	nop
 80132d8:	e7fe      	b.n	80132d8 <xTaskCheckForTimeOut+0x24>
	configASSERT( pxTicksToWait );
 80132da:	683b      	ldr	r3, [r7, #0]
 80132dc:	2b00      	cmp	r3, #0
 80132de:	d10a      	bne.n	80132f6 <xTaskCheckForTimeOut+0x42>
	__asm volatile
 80132e0:	f04f 0350 	mov.w	r3, #80	; 0x50
 80132e4:	f383 8811 	msr	BASEPRI, r3
 80132e8:	f3bf 8f6f 	isb	sy
 80132ec:	f3bf 8f4f 	dsb	sy
 80132f0:	60fb      	str	r3, [r7, #12]
}
 80132f2:	bf00      	nop
 80132f4:	e7fe      	b.n	80132f4 <xTaskCheckForTimeOut+0x40>

	taskENTER_CRITICAL();
 80132f6:	f000 fcb1 	bl	8013c5c <vPortEnterCritical>
	{
		/* Minor optimisation.  The tick count cannot change in this block. */
		const TickType_t xConstTickCount = xTickCount;
 80132fa:	4b1d      	ldr	r3, [pc, #116]	; (8013370 <xTaskCheckForTimeOut+0xbc>)
 80132fc:	681b      	ldr	r3, [r3, #0]
 80132fe:	61bb      	str	r3, [r7, #24]
		const TickType_t xElapsedTime = xConstTickCount - pxTimeOut->xTimeOnEntering;
 8013300:	687b      	ldr	r3, [r7, #4]
 8013302:	685b      	ldr	r3, [r3, #4]
 8013304:	69ba      	ldr	r2, [r7, #24]
 8013306:	1ad3      	subs	r3, r2, r3
 8013308:	617b      	str	r3, [r7, #20]
			}
			else
		#endif

		#if ( INCLUDE_vTaskSuspend == 1 )
			if( *pxTicksToWait == portMAX_DELAY )
 801330a:	683b      	ldr	r3, [r7, #0]
 801330c:	681b      	ldr	r3, [r3, #0]
 801330e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8013312:	d102      	bne.n	801331a <xTaskCheckForTimeOut+0x66>
			{
				/* If INCLUDE_vTaskSuspend is set to 1 and the block time
				specified is the maximum block time then the task should block
				indefinitely, and therefore never time out. */
				xReturn = pdFALSE;
 8013314:	2300      	movs	r3, #0
 8013316:	61fb      	str	r3, [r7, #28]
 8013318:	e023      	b.n	8013362 <xTaskCheckForTimeOut+0xae>
			}
			else
		#endif

		if( ( xNumOfOverflows != pxTimeOut->xOverflowCount ) && ( xConstTickCount >= pxTimeOut->xTimeOnEntering ) ) /*lint !e525 Indentation preferred as is to make code within pre-processor directives clearer. */
 801331a:	687b      	ldr	r3, [r7, #4]
 801331c:	681a      	ldr	r2, [r3, #0]
 801331e:	4b15      	ldr	r3, [pc, #84]	; (8013374 <xTaskCheckForTimeOut+0xc0>)
 8013320:	681b      	ldr	r3, [r3, #0]
 8013322:	429a      	cmp	r2, r3
 8013324:	d007      	beq.n	8013336 <xTaskCheckForTimeOut+0x82>
 8013326:	687b      	ldr	r3, [r7, #4]
 8013328:	685b      	ldr	r3, [r3, #4]
 801332a:	69ba      	ldr	r2, [r7, #24]
 801332c:	429a      	cmp	r2, r3
 801332e:	d302      	bcc.n	8013336 <xTaskCheckForTimeOut+0x82>
			/* The tick count is greater than the time at which
			vTaskSetTimeout() was called, but has also overflowed since
			vTaskSetTimeOut() was called.  It must have wrapped all the way
			around and gone past again. This passed since vTaskSetTimeout()
			was called. */
			xReturn = pdTRUE;
 8013330:	2301      	movs	r3, #1
 8013332:	61fb      	str	r3, [r7, #28]
 8013334:	e015      	b.n	8013362 <xTaskCheckForTimeOut+0xae>
		}
		else if( xElapsedTime < *pxTicksToWait ) /*lint !e961 Explicit casting is only redundant with some compilers, whereas others require it to prevent integer conversion errors. */
 8013336:	683b      	ldr	r3, [r7, #0]
 8013338:	681b      	ldr	r3, [r3, #0]
 801333a:	697a      	ldr	r2, [r7, #20]
 801333c:	429a      	cmp	r2, r3
 801333e:	d20b      	bcs.n	8013358 <xTaskCheckForTimeOut+0xa4>
		{
			/* Not a genuine timeout. Adjust parameters for time remaining. */
			*pxTicksToWait -= xElapsedTime;
 8013340:	683b      	ldr	r3, [r7, #0]
 8013342:	681a      	ldr	r2, [r3, #0]
 8013344:	697b      	ldr	r3, [r7, #20]
 8013346:	1ad2      	subs	r2, r2, r3
 8013348:	683b      	ldr	r3, [r7, #0]
 801334a:	601a      	str	r2, [r3, #0]
			vTaskInternalSetTimeOutState( pxTimeOut );
 801334c:	6878      	ldr	r0, [r7, #4]
 801334e:	f7ff ff9b 	bl	8013288 <vTaskInternalSetTimeOutState>
			xReturn = pdFALSE;
 8013352:	2300      	movs	r3, #0
 8013354:	61fb      	str	r3, [r7, #28]
 8013356:	e004      	b.n	8013362 <xTaskCheckForTimeOut+0xae>
		}
		else
		{
			*pxTicksToWait = 0;
 8013358:	683b      	ldr	r3, [r7, #0]
 801335a:	2200      	movs	r2, #0
 801335c:	601a      	str	r2, [r3, #0]
			xReturn = pdTRUE;
 801335e:	2301      	movs	r3, #1
 8013360:	61fb      	str	r3, [r7, #28]
		}
	}
	taskEXIT_CRITICAL();
 8013362:	f000 fcab 	bl	8013cbc <vPortExitCritical>

	return xReturn;
 8013366:	69fb      	ldr	r3, [r7, #28]
}
 8013368:	4618      	mov	r0, r3
 801336a:	3720      	adds	r7, #32
 801336c:	46bd      	mov	sp, r7
 801336e:	bd80      	pop	{r7, pc}
 8013370:	2000082c 	.word	0x2000082c
 8013374:	20000840 	.word	0x20000840

08013378 <vTaskMissedYield>:
/*-----------------------------------------------------------*/

void vTaskMissedYield( void )
{
 8013378:	b480      	push	{r7}
 801337a:	af00      	add	r7, sp, #0
	xYieldPending = pdTRUE;
 801337c:	4b03      	ldr	r3, [pc, #12]	; (801338c <vTaskMissedYield+0x14>)
 801337e:	2201      	movs	r2, #1
 8013380:	601a      	str	r2, [r3, #0]
}
 8013382:	bf00      	nop
 8013384:	46bd      	mov	sp, r7
 8013386:	bc80      	pop	{r7}
 8013388:	4770      	bx	lr
 801338a:	bf00      	nop
 801338c:	2000083c 	.word	0x2000083c

08013390 <prvIdleTask>:
 *
 * void prvIdleTask( void *pvParameters );
 *
 */
static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
 8013390:	b580      	push	{r7, lr}
 8013392:	b082      	sub	sp, #8
 8013394:	af00      	add	r7, sp, #0
 8013396:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* See if any tasks have deleted themselves - if so then the idle task
		is responsible for freeing the deleted task's TCB and stack. */
		prvCheckTasksWaitingTermination();
 8013398:	f000 f854 	bl	8013444 <prvCheckTasksWaitingTermination>

			A critical region is not required here as we are just reading from
			the list, and an occasional incorrect value will not matter.  If
			the ready list at the idle priority contains more than one task
			then a task other than the idle task is ready to execute. */
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
 801339c:	4b07      	ldr	r3, [pc, #28]	; (80133bc <prvIdleTask+0x2c>)
 801339e:	681b      	ldr	r3, [r3, #0]
 80133a0:	2b01      	cmp	r3, #1
 80133a2:	d907      	bls.n	80133b4 <prvIdleTask+0x24>
			{
				taskYIELD();
 80133a4:	4b06      	ldr	r3, [pc, #24]	; (80133c0 <prvIdleTask+0x30>)
 80133a6:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80133aa:	601a      	str	r2, [r3, #0]
 80133ac:	f3bf 8f4f 	dsb	sy
 80133b0:	f3bf 8f6f 	isb	sy
			/* Call the user defined function from within the idle task.  This
			allows the application designer to add background functionality
			without the overhead of a separate task.
			NOTE: vApplicationIdleHook() MUST NOT, UNDER ANY CIRCUMSTANCES,
			CALL A FUNCTION THAT MIGHT BLOCK. */
			vApplicationIdleHook();
 80133b4:	f7fa fa02 	bl	800d7bc <vApplicationIdleHook>
		prvCheckTasksWaitingTermination();
 80133b8:	e7ee      	b.n	8013398 <prvIdleTask+0x8>
 80133ba:	bf00      	nop
 80133bc:	2000072c 	.word	0x2000072c
 80133c0:	e000ed04 	.word	0xe000ed04

080133c4 <prvInitialiseTaskLists>:

#endif /* portUSING_MPU_WRAPPERS */
/*-----------------------------------------------------------*/

static void prvInitialiseTaskLists( void )
{
 80133c4:	b580      	push	{r7, lr}
 80133c6:	b082      	sub	sp, #8
 80133c8:	af00      	add	r7, sp, #0
UBaseType_t uxPriority;

	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 80133ca:	2300      	movs	r3, #0
 80133cc:	607b      	str	r3, [r7, #4]
 80133ce:	e00c      	b.n	80133ea <prvInitialiseTaskLists+0x26>
	{
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 80133d0:	687a      	ldr	r2, [r7, #4]
 80133d2:	4613      	mov	r3, r2
 80133d4:	009b      	lsls	r3, r3, #2
 80133d6:	4413      	add	r3, r2
 80133d8:	009b      	lsls	r3, r3, #2
 80133da:	4a12      	ldr	r2, [pc, #72]	; (8013424 <prvInitialiseTaskLists+0x60>)
 80133dc:	4413      	add	r3, r2
 80133de:	4618      	mov	r0, r3
 80133e0:	f7fe fc98 	bl	8011d14 <vListInitialise>
	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 80133e4:	687b      	ldr	r3, [r7, #4]
 80133e6:	3301      	adds	r3, #1
 80133e8:	607b      	str	r3, [r7, #4]
 80133ea:	687b      	ldr	r3, [r7, #4]
 80133ec:	2b06      	cmp	r3, #6
 80133ee:	d9ef      	bls.n	80133d0 <prvInitialiseTaskLists+0xc>
	}

	vListInitialise( &xDelayedTaskList1 );
 80133f0:	480d      	ldr	r0, [pc, #52]	; (8013428 <prvInitialiseTaskLists+0x64>)
 80133f2:	f7fe fc8f 	bl	8011d14 <vListInitialise>
	vListInitialise( &xDelayedTaskList2 );
 80133f6:	480d      	ldr	r0, [pc, #52]	; (801342c <prvInitialiseTaskLists+0x68>)
 80133f8:	f7fe fc8c 	bl	8011d14 <vListInitialise>
	vListInitialise( &xPendingReadyList );
 80133fc:	480c      	ldr	r0, [pc, #48]	; (8013430 <prvInitialiseTaskLists+0x6c>)
 80133fe:	f7fe fc89 	bl	8011d14 <vListInitialise>

	#if ( INCLUDE_vTaskDelete == 1 )
	{
		vListInitialise( &xTasksWaitingTermination );
 8013402:	480c      	ldr	r0, [pc, #48]	; (8013434 <prvInitialiseTaskLists+0x70>)
 8013404:	f7fe fc86 	bl	8011d14 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskDelete */

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		vListInitialise( &xSuspendedTaskList );
 8013408:	480b      	ldr	r0, [pc, #44]	; (8013438 <prvInitialiseTaskLists+0x74>)
 801340a:	f7fe fc83 	bl	8011d14 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskSuspend */

	/* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
	using list2. */
	pxDelayedTaskList = &xDelayedTaskList1;
 801340e:	4b0b      	ldr	r3, [pc, #44]	; (801343c <prvInitialiseTaskLists+0x78>)
 8013410:	4a05      	ldr	r2, [pc, #20]	; (8013428 <prvInitialiseTaskLists+0x64>)
 8013412:	601a      	str	r2, [r3, #0]
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
 8013414:	4b0a      	ldr	r3, [pc, #40]	; (8013440 <prvInitialiseTaskLists+0x7c>)
 8013416:	4a05      	ldr	r2, [pc, #20]	; (801342c <prvInitialiseTaskLists+0x68>)
 8013418:	601a      	str	r2, [r3, #0]
}
 801341a:	bf00      	nop
 801341c:	3708      	adds	r7, #8
 801341e:	46bd      	mov	sp, r7
 8013420:	bd80      	pop	{r7, pc}
 8013422:	bf00      	nop
 8013424:	2000072c 	.word	0x2000072c
 8013428:	200007b8 	.word	0x200007b8
 801342c:	200007cc 	.word	0x200007cc
 8013430:	200007e8 	.word	0x200007e8
 8013434:	200007fc 	.word	0x200007fc
 8013438:	20000814 	.word	0x20000814
 801343c:	200007e0 	.word	0x200007e0
 8013440:	200007e4 	.word	0x200007e4

08013444 <prvCheckTasksWaitingTermination>:
/*-----------------------------------------------------------*/

static void prvCheckTasksWaitingTermination( void )
{
 8013444:	b580      	push	{r7, lr}
 8013446:	b082      	sub	sp, #8
 8013448:	af00      	add	r7, sp, #0
	{
		TCB_t *pxTCB;

		/* uxDeletedTasksWaitingCleanUp is used to prevent vTaskSuspendAll()
		being called too often in the idle task. */
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 801344a:	e019      	b.n	8013480 <prvCheckTasksWaitingTermination+0x3c>
		{
			taskENTER_CRITICAL();
 801344c:	f000 fc06 	bl	8013c5c <vPortEnterCritical>
			{
				pxTCB = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) );
 8013450:	4b10      	ldr	r3, [pc, #64]	; (8013494 <prvCheckTasksWaitingTermination+0x50>)
 8013452:	68db      	ldr	r3, [r3, #12]
 8013454:	68db      	ldr	r3, [r3, #12]
 8013456:	607b      	str	r3, [r7, #4]
				( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8013458:	687b      	ldr	r3, [r7, #4]
 801345a:	3304      	adds	r3, #4
 801345c:	4618      	mov	r0, r3
 801345e:	f7fe fcdf 	bl	8011e20 <uxListRemove>
				--uxCurrentNumberOfTasks;
 8013462:	4b0d      	ldr	r3, [pc, #52]	; (8013498 <prvCheckTasksWaitingTermination+0x54>)
 8013464:	681b      	ldr	r3, [r3, #0]
 8013466:	3b01      	subs	r3, #1
 8013468:	4a0b      	ldr	r2, [pc, #44]	; (8013498 <prvCheckTasksWaitingTermination+0x54>)
 801346a:	6013      	str	r3, [r2, #0]
				--uxDeletedTasksWaitingCleanUp;
 801346c:	4b0b      	ldr	r3, [pc, #44]	; (801349c <prvCheckTasksWaitingTermination+0x58>)
 801346e:	681b      	ldr	r3, [r3, #0]
 8013470:	3b01      	subs	r3, #1
 8013472:	4a0a      	ldr	r2, [pc, #40]	; (801349c <prvCheckTasksWaitingTermination+0x58>)
 8013474:	6013      	str	r3, [r2, #0]
			}
			taskEXIT_CRITICAL();
 8013476:	f000 fc21 	bl	8013cbc <vPortExitCritical>

			prvDeleteTCB( pxTCB );
 801347a:	6878      	ldr	r0, [r7, #4]
 801347c:	f000 f848 	bl	8013510 <prvDeleteTCB>
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 8013480:	4b06      	ldr	r3, [pc, #24]	; (801349c <prvCheckTasksWaitingTermination+0x58>)
 8013482:	681b      	ldr	r3, [r3, #0]
 8013484:	2b00      	cmp	r3, #0
 8013486:	d1e1      	bne.n	801344c <prvCheckTasksWaitingTermination+0x8>
		}
	}
	#endif /* INCLUDE_vTaskDelete */
}
 8013488:	bf00      	nop
 801348a:	bf00      	nop
 801348c:	3708      	adds	r7, #8
 801348e:	46bd      	mov	sp, r7
 8013490:	bd80      	pop	{r7, pc}
 8013492:	bf00      	nop
 8013494:	200007fc 	.word	0x200007fc
 8013498:	20000828 	.word	0x20000828
 801349c:	20000810 	.word	0x20000810

080134a0 <prvTaskCheckFreeStackSpace>:
/*-----------------------------------------------------------*/

#if ( ( configUSE_TRACE_FACILITY == 1 ) || ( INCLUDE_uxTaskGetStackHighWaterMark == 1 ) )

	static uint16_t prvTaskCheckFreeStackSpace( const uint8_t * pucStackByte )
	{
 80134a0:	b480      	push	{r7}
 80134a2:	b085      	sub	sp, #20
 80134a4:	af00      	add	r7, sp, #0
 80134a6:	6078      	str	r0, [r7, #4]
	uint32_t ulCount = 0U;
 80134a8:	2300      	movs	r3, #0
 80134aa:	60fb      	str	r3, [r7, #12]

		while( *pucStackByte == ( uint8_t ) tskSTACK_FILL_BYTE )
 80134ac:	e005      	b.n	80134ba <prvTaskCheckFreeStackSpace+0x1a>
		{
			pucStackByte -= portSTACK_GROWTH;
 80134ae:	687b      	ldr	r3, [r7, #4]
 80134b0:	3301      	adds	r3, #1
 80134b2:	607b      	str	r3, [r7, #4]
			ulCount++;
 80134b4:	68fb      	ldr	r3, [r7, #12]
 80134b6:	3301      	adds	r3, #1
 80134b8:	60fb      	str	r3, [r7, #12]
		while( *pucStackByte == ( uint8_t ) tskSTACK_FILL_BYTE )
 80134ba:	687b      	ldr	r3, [r7, #4]
 80134bc:	781b      	ldrb	r3, [r3, #0]
 80134be:	2ba5      	cmp	r3, #165	; 0xa5
 80134c0:	d0f5      	beq.n	80134ae <prvTaskCheckFreeStackSpace+0xe>
		}

		ulCount /= ( uint32_t ) sizeof( StackType_t ); /*lint !e961 Casting is not redundant on smaller architectures. */
 80134c2:	68fb      	ldr	r3, [r7, #12]
 80134c4:	089b      	lsrs	r3, r3, #2
 80134c6:	60fb      	str	r3, [r7, #12]

		return ( uint16_t ) ulCount;
 80134c8:	68fb      	ldr	r3, [r7, #12]
 80134ca:	b29b      	uxth	r3, r3
	}
 80134cc:	4618      	mov	r0, r3
 80134ce:	3714      	adds	r7, #20
 80134d0:	46bd      	mov	sp, r7
 80134d2:	bc80      	pop	{r7}
 80134d4:	4770      	bx	lr
	...

080134d8 <uxTaskGetStackHighWaterMark>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_uxTaskGetStackHighWaterMark == 1 )

	UBaseType_t uxTaskGetStackHighWaterMark( TaskHandle_t xTask )
	{
 80134d8:	b580      	push	{r7, lr}
 80134da:	b086      	sub	sp, #24
 80134dc:	af00      	add	r7, sp, #0
 80134de:	6078      	str	r0, [r7, #4]
	TCB_t *pxTCB;
	uint8_t *pucEndOfStack;
	UBaseType_t uxReturn;

		pxTCB = prvGetTCBFromHandle( xTask );
 80134e0:	687b      	ldr	r3, [r7, #4]
 80134e2:	2b00      	cmp	r3, #0
 80134e4:	d102      	bne.n	80134ec <uxTaskGetStackHighWaterMark+0x14>
 80134e6:	4b09      	ldr	r3, [pc, #36]	; (801350c <uxTaskGetStackHighWaterMark+0x34>)
 80134e8:	681b      	ldr	r3, [r3, #0]
 80134ea:	e000      	b.n	80134ee <uxTaskGetStackHighWaterMark+0x16>
 80134ec:	687b      	ldr	r3, [r7, #4]
 80134ee:	617b      	str	r3, [r7, #20]

		#if portSTACK_GROWTH < 0
		{
			pucEndOfStack = ( uint8_t * ) pxTCB->pxStack;
 80134f0:	697b      	ldr	r3, [r7, #20]
 80134f2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80134f4:	613b      	str	r3, [r7, #16]
		{
			pucEndOfStack = ( uint8_t * ) pxTCB->pxEndOfStack;
		}
		#endif

		uxReturn = ( UBaseType_t ) prvTaskCheckFreeStackSpace( pucEndOfStack );
 80134f6:	6938      	ldr	r0, [r7, #16]
 80134f8:	f7ff ffd2 	bl	80134a0 <prvTaskCheckFreeStackSpace>
 80134fc:	4603      	mov	r3, r0
 80134fe:	60fb      	str	r3, [r7, #12]

		return uxReturn;
 8013500:	68fb      	ldr	r3, [r7, #12]
	}
 8013502:	4618      	mov	r0, r3
 8013504:	3718      	adds	r7, #24
 8013506:	46bd      	mov	sp, r7
 8013508:	bd80      	pop	{r7, pc}
 801350a:	bf00      	nop
 801350c:	20000728 	.word	0x20000728

08013510 <prvDeleteTCB>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

	static void prvDeleteTCB( TCB_t *pxTCB )
	{
 8013510:	b580      	push	{r7, lr}
 8013512:	b084      	sub	sp, #16
 8013514:	af00      	add	r7, sp, #0
 8013516:	6078      	str	r0, [r7, #4]

		/* Free up the memory allocated by the scheduler for the task.  It is up
		to the task to free any memory allocated at the application level. */
		#if ( configUSE_NEWLIB_REENTRANT == 1 )
		{
			_reclaim_reent( &( pxTCB->xNewLib_reent ) );
 8013518:	687b      	ldr	r3, [r7, #4]
 801351a:	334c      	adds	r3, #76	; 0x4c
 801351c:	4618      	mov	r0, r3
 801351e:	f000 ffad 	bl	801447c <_reclaim_reent>
		#elif( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 Macro has been consolidated for readability reasons. */
		{
			/* The task could have been allocated statically or dynamically, so
			check what was statically allocated before trying to free the
			memory. */
			if( pxTCB->ucStaticallyAllocated == tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB )
 8013522:	687b      	ldr	r3, [r7, #4]
 8013524:	f893 30b1 	ldrb.w	r3, [r3, #177]	; 0xb1
 8013528:	2b00      	cmp	r3, #0
 801352a:	d108      	bne.n	801353e <prvDeleteTCB+0x2e>
			{
				/* Both the stack and TCB were allocated dynamically, so both
				must be freed. */
				vPortFree( pxTCB->pxStack );
 801352c:	687b      	ldr	r3, [r7, #4]
 801352e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8013530:	4618      	mov	r0, r3
 8013532:	f000 fd57 	bl	8013fe4 <vPortFree>
				vPortFree( pxTCB );
 8013536:	6878      	ldr	r0, [r7, #4]
 8013538:	f000 fd54 	bl	8013fe4 <vPortFree>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
	}
 801353c:	e018      	b.n	8013570 <prvDeleteTCB+0x60>
			else if( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_ONLY )
 801353e:	687b      	ldr	r3, [r7, #4]
 8013540:	f893 30b1 	ldrb.w	r3, [r3, #177]	; 0xb1
 8013544:	2b01      	cmp	r3, #1
 8013546:	d103      	bne.n	8013550 <prvDeleteTCB+0x40>
				vPortFree( pxTCB );
 8013548:	6878      	ldr	r0, [r7, #4]
 801354a:	f000 fd4b 	bl	8013fe4 <vPortFree>
	}
 801354e:	e00f      	b.n	8013570 <prvDeleteTCB+0x60>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
 8013550:	687b      	ldr	r3, [r7, #4]
 8013552:	f893 30b1 	ldrb.w	r3, [r3, #177]	; 0xb1
 8013556:	2b02      	cmp	r3, #2
 8013558:	d00a      	beq.n	8013570 <prvDeleteTCB+0x60>
	__asm volatile
 801355a:	f04f 0350 	mov.w	r3, #80	; 0x50
 801355e:	f383 8811 	msr	BASEPRI, r3
 8013562:	f3bf 8f6f 	isb	sy
 8013566:	f3bf 8f4f 	dsb	sy
 801356a:	60fb      	str	r3, [r7, #12]
}
 801356c:	bf00      	nop
 801356e:	e7fe      	b.n	801356e <prvDeleteTCB+0x5e>
	}
 8013570:	bf00      	nop
 8013572:	3710      	adds	r7, #16
 8013574:	46bd      	mov	sp, r7
 8013576:	bd80      	pop	{r7, pc}

08013578 <prvResetNextTaskUnblockTime>:

#endif /* INCLUDE_vTaskDelete */
/*-----------------------------------------------------------*/

static void prvResetNextTaskUnblockTime( void )
{
 8013578:	b480      	push	{r7}
 801357a:	b083      	sub	sp, #12
 801357c:	af00      	add	r7, sp, #0
TCB_t *pxTCB;

	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 801357e:	4b0e      	ldr	r3, [pc, #56]	; (80135b8 <prvResetNextTaskUnblockTime+0x40>)
 8013580:	681b      	ldr	r3, [r3, #0]
 8013582:	681b      	ldr	r3, [r3, #0]
 8013584:	2b00      	cmp	r3, #0
 8013586:	d101      	bne.n	801358c <prvResetNextTaskUnblockTime+0x14>
 8013588:	2301      	movs	r3, #1
 801358a:	e000      	b.n	801358e <prvResetNextTaskUnblockTime+0x16>
 801358c:	2300      	movs	r3, #0
 801358e:	2b00      	cmp	r3, #0
 8013590:	d004      	beq.n	801359c <prvResetNextTaskUnblockTime+0x24>
	{
		/* The new current delayed list is empty.  Set xNextTaskUnblockTime to
		the maximum possible value so it is	extremely unlikely that the
		if( xTickCount >= xNextTaskUnblockTime ) test will pass until
		there is an item in the delayed list. */
		xNextTaskUnblockTime = portMAX_DELAY;
 8013592:	4b0a      	ldr	r3, [pc, #40]	; (80135bc <prvResetNextTaskUnblockTime+0x44>)
 8013594:	f04f 32ff 	mov.w	r2, #4294967295
 8013598:	601a      	str	r2, [r3, #0]
		which the task at the head of the delayed list should be removed
		from the Blocked state. */
		( pxTCB ) = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList );
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
	}
}
 801359a:	e008      	b.n	80135ae <prvResetNextTaskUnblockTime+0x36>
		( pxTCB ) = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList );
 801359c:	4b06      	ldr	r3, [pc, #24]	; (80135b8 <prvResetNextTaskUnblockTime+0x40>)
 801359e:	681b      	ldr	r3, [r3, #0]
 80135a0:	68db      	ldr	r3, [r3, #12]
 80135a2:	68db      	ldr	r3, [r3, #12]
 80135a4:	607b      	str	r3, [r7, #4]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 80135a6:	687b      	ldr	r3, [r7, #4]
 80135a8:	685b      	ldr	r3, [r3, #4]
 80135aa:	4a04      	ldr	r2, [pc, #16]	; (80135bc <prvResetNextTaskUnblockTime+0x44>)
 80135ac:	6013      	str	r3, [r2, #0]
}
 80135ae:	bf00      	nop
 80135b0:	370c      	adds	r7, #12
 80135b2:	46bd      	mov	sp, r7
 80135b4:	bc80      	pop	{r7}
 80135b6:	4770      	bx	lr
 80135b8:	200007e0 	.word	0x200007e0
 80135bc:	20000848 	.word	0x20000848

080135c0 <xTaskGetSchedulerState>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )

	BaseType_t xTaskGetSchedulerState( void )
	{
 80135c0:	b480      	push	{r7}
 80135c2:	b083      	sub	sp, #12
 80135c4:	af00      	add	r7, sp, #0
	BaseType_t xReturn;

		if( xSchedulerRunning == pdFALSE )
 80135c6:	4b0b      	ldr	r3, [pc, #44]	; (80135f4 <xTaskGetSchedulerState+0x34>)
 80135c8:	681b      	ldr	r3, [r3, #0]
 80135ca:	2b00      	cmp	r3, #0
 80135cc:	d102      	bne.n	80135d4 <xTaskGetSchedulerState+0x14>
		{
			xReturn = taskSCHEDULER_NOT_STARTED;
 80135ce:	2301      	movs	r3, #1
 80135d0:	607b      	str	r3, [r7, #4]
 80135d2:	e008      	b.n	80135e6 <xTaskGetSchedulerState+0x26>
		}
		else
		{
			if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 80135d4:	4b08      	ldr	r3, [pc, #32]	; (80135f8 <xTaskGetSchedulerState+0x38>)
 80135d6:	681b      	ldr	r3, [r3, #0]
 80135d8:	2b00      	cmp	r3, #0
 80135da:	d102      	bne.n	80135e2 <xTaskGetSchedulerState+0x22>
			{
				xReturn = taskSCHEDULER_RUNNING;
 80135dc:	2302      	movs	r3, #2
 80135de:	607b      	str	r3, [r7, #4]
 80135e0:	e001      	b.n	80135e6 <xTaskGetSchedulerState+0x26>
			}
			else
			{
				xReturn = taskSCHEDULER_SUSPENDED;
 80135e2:	2300      	movs	r3, #0
 80135e4:	607b      	str	r3, [r7, #4]
			}
		}

		return xReturn;
 80135e6:	687b      	ldr	r3, [r7, #4]
	}
 80135e8:	4618      	mov	r0, r3
 80135ea:	370c      	adds	r7, #12
 80135ec:	46bd      	mov	sp, r7
 80135ee:	bc80      	pop	{r7}
 80135f0:	4770      	bx	lr
 80135f2:	bf00      	nop
 80135f4:	20000834 	.word	0x20000834
 80135f8:	20000850 	.word	0x20000850

080135fc <xTaskPriorityInherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityInherit( TaskHandle_t const pxMutexHolder )
	{
 80135fc:	b580      	push	{r7, lr}
 80135fe:	b084      	sub	sp, #16
 8013600:	af00      	add	r7, sp, #0
 8013602:	6078      	str	r0, [r7, #4]
	TCB_t * const pxMutexHolderTCB = ( TCB_t * ) pxMutexHolder;
 8013604:	687b      	ldr	r3, [r7, #4]
 8013606:	60bb      	str	r3, [r7, #8]
	BaseType_t xReturn = pdFALSE;
 8013608:	2300      	movs	r3, #0
 801360a:	60fb      	str	r3, [r7, #12]

		/* If the mutex was given back by an interrupt while the queue was
		locked then the mutex holder might now be NULL.  _RB_ Is this still
		needed as interrupts can no longer use mutexes? */
		if( pxMutexHolder != NULL )
 801360c:	687b      	ldr	r3, [r7, #4]
 801360e:	2b00      	cmp	r3, #0
 8013610:	d06e      	beq.n	80136f0 <xTaskPriorityInherit+0xf4>
		{
			/* If the holder of the mutex has a priority below the priority of
			the task attempting to obtain the mutex then it will temporarily
			inherit the priority of the task attempting to obtain the mutex. */
			if( pxMutexHolderTCB->uxPriority < pxCurrentTCB->uxPriority )
 8013612:	68bb      	ldr	r3, [r7, #8]
 8013614:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8013616:	4b39      	ldr	r3, [pc, #228]	; (80136fc <xTaskPriorityInherit+0x100>)
 8013618:	681b      	ldr	r3, [r3, #0]
 801361a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 801361c:	429a      	cmp	r2, r3
 801361e:	d25e      	bcs.n	80136de <xTaskPriorityInherit+0xe2>
			{
				/* Adjust the mutex holder state to account for its new
				priority.  Only reset the event list item value if the value is
				not being used for anything else. */
				if( ( listGET_LIST_ITEM_VALUE( &( pxMutexHolderTCB->xEventListItem ) ) & taskEVENT_LIST_ITEM_VALUE_IN_USE ) == 0UL )
 8013620:	68bb      	ldr	r3, [r7, #8]
 8013622:	699b      	ldr	r3, [r3, #24]
 8013624:	2b00      	cmp	r3, #0
 8013626:	db06      	blt.n	8013636 <xTaskPriorityInherit+0x3a>
				{
					listSET_LIST_ITEM_VALUE( &( pxMutexHolderTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxCurrentTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8013628:	4b34      	ldr	r3, [pc, #208]	; (80136fc <xTaskPriorityInherit+0x100>)
 801362a:	681b      	ldr	r3, [r3, #0]
 801362c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 801362e:	f1c3 0207 	rsb	r2, r3, #7
 8013632:	68bb      	ldr	r3, [r7, #8]
 8013634:	619a      	str	r2, [r3, #24]
					mtCOVERAGE_TEST_MARKER();
				}

				/* If the task being modified is in the ready state it will need
				to be moved into a new list. */
				if( listIS_CONTAINED_WITHIN( &( pxReadyTasksLists[ pxMutexHolderTCB->uxPriority ] ), &( pxMutexHolderTCB->xStateListItem ) ) != pdFALSE )
 8013636:	68bb      	ldr	r3, [r7, #8]
 8013638:	6959      	ldr	r1, [r3, #20]
 801363a:	68bb      	ldr	r3, [r7, #8]
 801363c:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 801363e:	4613      	mov	r3, r2
 8013640:	009b      	lsls	r3, r3, #2
 8013642:	4413      	add	r3, r2
 8013644:	009b      	lsls	r3, r3, #2
 8013646:	4a2e      	ldr	r2, [pc, #184]	; (8013700 <xTaskPriorityInherit+0x104>)
 8013648:	4413      	add	r3, r2
 801364a:	4299      	cmp	r1, r3
 801364c:	d101      	bne.n	8013652 <xTaskPriorityInherit+0x56>
 801364e:	2301      	movs	r3, #1
 8013650:	e000      	b.n	8013654 <xTaskPriorityInherit+0x58>
 8013652:	2300      	movs	r3, #0
 8013654:	2b00      	cmp	r3, #0
 8013656:	d03a      	beq.n	80136ce <xTaskPriorityInherit+0xd2>
				{
					if( uxListRemove( &( pxMutexHolderTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8013658:	68bb      	ldr	r3, [r7, #8]
 801365a:	3304      	adds	r3, #4
 801365c:	4618      	mov	r0, r3
 801365e:	f7fe fbdf 	bl	8011e20 <uxListRemove>
 8013662:	4603      	mov	r3, r0
 8013664:	2b00      	cmp	r3, #0
 8013666:	d115      	bne.n	8013694 <xTaskPriorityInherit+0x98>
					{
						taskRESET_READY_PRIORITY( pxMutexHolderTCB->uxPriority );
 8013668:	68bb      	ldr	r3, [r7, #8]
 801366a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 801366c:	4924      	ldr	r1, [pc, #144]	; (8013700 <xTaskPriorityInherit+0x104>)
 801366e:	4613      	mov	r3, r2
 8013670:	009b      	lsls	r3, r3, #2
 8013672:	4413      	add	r3, r2
 8013674:	009b      	lsls	r3, r3, #2
 8013676:	440b      	add	r3, r1
 8013678:	681b      	ldr	r3, [r3, #0]
 801367a:	2b00      	cmp	r3, #0
 801367c:	d10a      	bne.n	8013694 <xTaskPriorityInherit+0x98>
 801367e:	68bb      	ldr	r3, [r7, #8]
 8013680:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8013682:	2201      	movs	r2, #1
 8013684:	fa02 f303 	lsl.w	r3, r2, r3
 8013688:	43da      	mvns	r2, r3
 801368a:	4b1e      	ldr	r3, [pc, #120]	; (8013704 <xTaskPriorityInherit+0x108>)
 801368c:	681b      	ldr	r3, [r3, #0]
 801368e:	4013      	ands	r3, r2
 8013690:	4a1c      	ldr	r2, [pc, #112]	; (8013704 <xTaskPriorityInherit+0x108>)
 8013692:	6013      	str	r3, [r2, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* Inherit the priority before being moved into the new list. */
					pxMutexHolderTCB->uxPriority = pxCurrentTCB->uxPriority;
 8013694:	4b19      	ldr	r3, [pc, #100]	; (80136fc <xTaskPriorityInherit+0x100>)
 8013696:	681b      	ldr	r3, [r3, #0]
 8013698:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 801369a:	68bb      	ldr	r3, [r7, #8]
 801369c:	62da      	str	r2, [r3, #44]	; 0x2c
					prvAddTaskToReadyList( pxMutexHolderTCB );
 801369e:	68bb      	ldr	r3, [r7, #8]
 80136a0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80136a2:	2201      	movs	r2, #1
 80136a4:	409a      	lsls	r2, r3
 80136a6:	4b17      	ldr	r3, [pc, #92]	; (8013704 <xTaskPriorityInherit+0x108>)
 80136a8:	681b      	ldr	r3, [r3, #0]
 80136aa:	4313      	orrs	r3, r2
 80136ac:	4a15      	ldr	r2, [pc, #84]	; (8013704 <xTaskPriorityInherit+0x108>)
 80136ae:	6013      	str	r3, [r2, #0]
 80136b0:	68bb      	ldr	r3, [r7, #8]
 80136b2:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80136b4:	4613      	mov	r3, r2
 80136b6:	009b      	lsls	r3, r3, #2
 80136b8:	4413      	add	r3, r2
 80136ba:	009b      	lsls	r3, r3, #2
 80136bc:	4a10      	ldr	r2, [pc, #64]	; (8013700 <xTaskPriorityInherit+0x104>)
 80136be:	441a      	add	r2, r3
 80136c0:	68bb      	ldr	r3, [r7, #8]
 80136c2:	3304      	adds	r3, #4
 80136c4:	4619      	mov	r1, r3
 80136c6:	4610      	mov	r0, r2
 80136c8:	f7fe fb4f 	bl	8011d6a <vListInsertEnd>
 80136cc:	e004      	b.n	80136d8 <xTaskPriorityInherit+0xdc>
				}
				else
				{
					/* Just inherit the priority. */
					pxMutexHolderTCB->uxPriority = pxCurrentTCB->uxPriority;
 80136ce:	4b0b      	ldr	r3, [pc, #44]	; (80136fc <xTaskPriorityInherit+0x100>)
 80136d0:	681b      	ldr	r3, [r3, #0]
 80136d2:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80136d4:	68bb      	ldr	r3, [r7, #8]
 80136d6:	62da      	str	r2, [r3, #44]	; 0x2c
				}

				traceTASK_PRIORITY_INHERIT( pxMutexHolderTCB, pxCurrentTCB->uxPriority );

				/* Inheritance occurred. */
				xReturn = pdTRUE;
 80136d8:	2301      	movs	r3, #1
 80136da:	60fb      	str	r3, [r7, #12]
 80136dc:	e008      	b.n	80136f0 <xTaskPriorityInherit+0xf4>
			}
			else
			{
				if( pxMutexHolderTCB->uxBasePriority < pxCurrentTCB->uxPriority )
 80136de:	68bb      	ldr	r3, [r7, #8]
 80136e0:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 80136e2:	4b06      	ldr	r3, [pc, #24]	; (80136fc <xTaskPriorityInherit+0x100>)
 80136e4:	681b      	ldr	r3, [r3, #0]
 80136e6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80136e8:	429a      	cmp	r2, r3
 80136ea:	d201      	bcs.n	80136f0 <xTaskPriorityInherit+0xf4>
					current priority of the mutex holder is not lower than the
					priority of the task attempting to take the mutex.
					Therefore the mutex holder must have already inherited a
					priority, but inheritance would have occurred if that had
					not been the case. */
					xReturn = pdTRUE;
 80136ec:	2301      	movs	r3, #1
 80136ee:	60fb      	str	r3, [r7, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 80136f0:	68fb      	ldr	r3, [r7, #12]
	}
 80136f2:	4618      	mov	r0, r3
 80136f4:	3710      	adds	r7, #16
 80136f6:	46bd      	mov	sp, r7
 80136f8:	bd80      	pop	{r7, pc}
 80136fa:	bf00      	nop
 80136fc:	20000728 	.word	0x20000728
 8013700:	2000072c 	.word	0x2000072c
 8013704:	20000830 	.word	0x20000830

08013708 <xTaskPriorityDisinherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityDisinherit( TaskHandle_t const pxMutexHolder )
	{
 8013708:	b580      	push	{r7, lr}
 801370a:	b086      	sub	sp, #24
 801370c:	af00      	add	r7, sp, #0
 801370e:	6078      	str	r0, [r7, #4]
	TCB_t * const pxTCB = ( TCB_t * ) pxMutexHolder;
 8013710:	687b      	ldr	r3, [r7, #4]
 8013712:	613b      	str	r3, [r7, #16]
	BaseType_t xReturn = pdFALSE;
 8013714:	2300      	movs	r3, #0
 8013716:	617b      	str	r3, [r7, #20]

		if( pxMutexHolder != NULL )
 8013718:	687b      	ldr	r3, [r7, #4]
 801371a:	2b00      	cmp	r3, #0
 801371c:	d06e      	beq.n	80137fc <xTaskPriorityDisinherit+0xf4>
		{
			/* A task can only have an inherited priority if it holds the mutex.
			If the mutex is held by a task then it cannot be given from an
			interrupt, and if a mutex is given by the holding task then it must
			be the running state task. */
			configASSERT( pxTCB == pxCurrentTCB );
 801371e:	4b3a      	ldr	r3, [pc, #232]	; (8013808 <xTaskPriorityDisinherit+0x100>)
 8013720:	681b      	ldr	r3, [r3, #0]
 8013722:	693a      	ldr	r2, [r7, #16]
 8013724:	429a      	cmp	r2, r3
 8013726:	d00a      	beq.n	801373e <xTaskPriorityDisinherit+0x36>
	__asm volatile
 8013728:	f04f 0350 	mov.w	r3, #80	; 0x50
 801372c:	f383 8811 	msr	BASEPRI, r3
 8013730:	f3bf 8f6f 	isb	sy
 8013734:	f3bf 8f4f 	dsb	sy
 8013738:	60fb      	str	r3, [r7, #12]
}
 801373a:	bf00      	nop
 801373c:	e7fe      	b.n	801373c <xTaskPriorityDisinherit+0x34>
			configASSERT( pxTCB->uxMutexesHeld );
 801373e:	693b      	ldr	r3, [r7, #16]
 8013740:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8013742:	2b00      	cmp	r3, #0
 8013744:	d10a      	bne.n	801375c <xTaskPriorityDisinherit+0x54>
	__asm volatile
 8013746:	f04f 0350 	mov.w	r3, #80	; 0x50
 801374a:	f383 8811 	msr	BASEPRI, r3
 801374e:	f3bf 8f6f 	isb	sy
 8013752:	f3bf 8f4f 	dsb	sy
 8013756:	60bb      	str	r3, [r7, #8]
}
 8013758:	bf00      	nop
 801375a:	e7fe      	b.n	801375a <xTaskPriorityDisinherit+0x52>
			( pxTCB->uxMutexesHeld )--;
 801375c:	693b      	ldr	r3, [r7, #16]
 801375e:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8013760:	1e5a      	subs	r2, r3, #1
 8013762:	693b      	ldr	r3, [r7, #16]
 8013764:	649a      	str	r2, [r3, #72]	; 0x48

			/* Has the holder of the mutex inherited the priority of another
			task? */
			if( pxTCB->uxPriority != pxTCB->uxBasePriority )
 8013766:	693b      	ldr	r3, [r7, #16]
 8013768:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 801376a:	693b      	ldr	r3, [r7, #16]
 801376c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 801376e:	429a      	cmp	r2, r3
 8013770:	d044      	beq.n	80137fc <xTaskPriorityDisinherit+0xf4>
			{
				/* Only disinherit if no other mutexes are held. */
				if( pxTCB->uxMutexesHeld == ( UBaseType_t ) 0 )
 8013772:	693b      	ldr	r3, [r7, #16]
 8013774:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8013776:	2b00      	cmp	r3, #0
 8013778:	d140      	bne.n	80137fc <xTaskPriorityDisinherit+0xf4>
					/* A task can only have an inherited priority if it holds
					the mutex.  If the mutex is held by a task then it cannot be
					given from an interrupt, and if a mutex is given by the
					holding task then it must be the running state task.  Remove
					the holding task from the ready list. */
					if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 801377a:	693b      	ldr	r3, [r7, #16]
 801377c:	3304      	adds	r3, #4
 801377e:	4618      	mov	r0, r3
 8013780:	f7fe fb4e 	bl	8011e20 <uxListRemove>
 8013784:	4603      	mov	r3, r0
 8013786:	2b00      	cmp	r3, #0
 8013788:	d115      	bne.n	80137b6 <xTaskPriorityDisinherit+0xae>
					{
						taskRESET_READY_PRIORITY( pxTCB->uxPriority );
 801378a:	693b      	ldr	r3, [r7, #16]
 801378c:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 801378e:	491f      	ldr	r1, [pc, #124]	; (801380c <xTaskPriorityDisinherit+0x104>)
 8013790:	4613      	mov	r3, r2
 8013792:	009b      	lsls	r3, r3, #2
 8013794:	4413      	add	r3, r2
 8013796:	009b      	lsls	r3, r3, #2
 8013798:	440b      	add	r3, r1
 801379a:	681b      	ldr	r3, [r3, #0]
 801379c:	2b00      	cmp	r3, #0
 801379e:	d10a      	bne.n	80137b6 <xTaskPriorityDisinherit+0xae>
 80137a0:	693b      	ldr	r3, [r7, #16]
 80137a2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80137a4:	2201      	movs	r2, #1
 80137a6:	fa02 f303 	lsl.w	r3, r2, r3
 80137aa:	43da      	mvns	r2, r3
 80137ac:	4b18      	ldr	r3, [pc, #96]	; (8013810 <xTaskPriorityDisinherit+0x108>)
 80137ae:	681b      	ldr	r3, [r3, #0]
 80137b0:	4013      	ands	r3, r2
 80137b2:	4a17      	ldr	r2, [pc, #92]	; (8013810 <xTaskPriorityDisinherit+0x108>)
 80137b4:	6013      	str	r3, [r2, #0]
					}

					/* Disinherit the priority before adding the task into the
					new	ready list. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					pxTCB->uxPriority = pxTCB->uxBasePriority;
 80137b6:	693b      	ldr	r3, [r7, #16]
 80137b8:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 80137ba:	693b      	ldr	r3, [r7, #16]
 80137bc:	62da      	str	r2, [r3, #44]	; 0x2c

					/* Reset the event list item value.  It cannot be in use for
					any other purpose if this task is running, and it must be
					running to give back the mutex. */
					listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 80137be:	693b      	ldr	r3, [r7, #16]
 80137c0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80137c2:	f1c3 0207 	rsb	r2, r3, #7
 80137c6:	693b      	ldr	r3, [r7, #16]
 80137c8:	619a      	str	r2, [r3, #24]
					prvAddTaskToReadyList( pxTCB );
 80137ca:	693b      	ldr	r3, [r7, #16]
 80137cc:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80137ce:	2201      	movs	r2, #1
 80137d0:	409a      	lsls	r2, r3
 80137d2:	4b0f      	ldr	r3, [pc, #60]	; (8013810 <xTaskPriorityDisinherit+0x108>)
 80137d4:	681b      	ldr	r3, [r3, #0]
 80137d6:	4313      	orrs	r3, r2
 80137d8:	4a0d      	ldr	r2, [pc, #52]	; (8013810 <xTaskPriorityDisinherit+0x108>)
 80137da:	6013      	str	r3, [r2, #0]
 80137dc:	693b      	ldr	r3, [r7, #16]
 80137de:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80137e0:	4613      	mov	r3, r2
 80137e2:	009b      	lsls	r3, r3, #2
 80137e4:	4413      	add	r3, r2
 80137e6:	009b      	lsls	r3, r3, #2
 80137e8:	4a08      	ldr	r2, [pc, #32]	; (801380c <xTaskPriorityDisinherit+0x104>)
 80137ea:	441a      	add	r2, r3
 80137ec:	693b      	ldr	r3, [r7, #16]
 80137ee:	3304      	adds	r3, #4
 80137f0:	4619      	mov	r1, r3
 80137f2:	4610      	mov	r0, r2
 80137f4:	f7fe fab9 	bl	8011d6a <vListInsertEnd>
					in an order different to that in which they were taken.
					If a context switch did not occur when the first mutex was
					returned, even if a task was waiting on it, then a context
					switch should occur when the last mutex is returned whether
					a task is waiting on it or not. */
					xReturn = pdTRUE;
 80137f8:	2301      	movs	r3, #1
 80137fa:	617b      	str	r3, [r7, #20]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 80137fc:	697b      	ldr	r3, [r7, #20]
	}
 80137fe:	4618      	mov	r0, r3
 8013800:	3718      	adds	r7, #24
 8013802:	46bd      	mov	sp, r7
 8013804:	bd80      	pop	{r7, pc}
 8013806:	bf00      	nop
 8013808:	20000728 	.word	0x20000728
 801380c:	2000072c 	.word	0x2000072c
 8013810:	20000830 	.word	0x20000830

08013814 <vTaskPriorityDisinheritAfterTimeout>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	void vTaskPriorityDisinheritAfterTimeout( TaskHandle_t const pxMutexHolder, UBaseType_t uxHighestPriorityWaitingTask )
	{
 8013814:	b580      	push	{r7, lr}
 8013816:	b088      	sub	sp, #32
 8013818:	af00      	add	r7, sp, #0
 801381a:	6078      	str	r0, [r7, #4]
 801381c:	6039      	str	r1, [r7, #0]
	TCB_t * const pxTCB = ( TCB_t * ) pxMutexHolder;
 801381e:	687b      	ldr	r3, [r7, #4]
 8013820:	61bb      	str	r3, [r7, #24]
	UBaseType_t uxPriorityUsedOnEntry, uxPriorityToUse;
	const UBaseType_t uxOnlyOneMutexHeld = ( UBaseType_t ) 1;
 8013822:	2301      	movs	r3, #1
 8013824:	617b      	str	r3, [r7, #20]

		if( pxMutexHolder != NULL )
 8013826:	687b      	ldr	r3, [r7, #4]
 8013828:	2b00      	cmp	r3, #0
 801382a:	f000 8088 	beq.w	801393e <vTaskPriorityDisinheritAfterTimeout+0x12a>
		{
			/* If pxMutexHolder is not NULL then the holder must hold at least
			one mutex. */
			configASSERT( pxTCB->uxMutexesHeld );
 801382e:	69bb      	ldr	r3, [r7, #24]
 8013830:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8013832:	2b00      	cmp	r3, #0
 8013834:	d10a      	bne.n	801384c <vTaskPriorityDisinheritAfterTimeout+0x38>
	__asm volatile
 8013836:	f04f 0350 	mov.w	r3, #80	; 0x50
 801383a:	f383 8811 	msr	BASEPRI, r3
 801383e:	f3bf 8f6f 	isb	sy
 8013842:	f3bf 8f4f 	dsb	sy
 8013846:	60fb      	str	r3, [r7, #12]
}
 8013848:	bf00      	nop
 801384a:	e7fe      	b.n	801384a <vTaskPriorityDisinheritAfterTimeout+0x36>

			/* Determine the priority to which the priority of the task that
			holds the mutex should be set.  This will be the greater of the
			holding task's base priority and the priority of the highest
			priority task that is waiting to obtain the mutex. */
			if( pxTCB->uxBasePriority < uxHighestPriorityWaitingTask )
 801384c:	69bb      	ldr	r3, [r7, #24]
 801384e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8013850:	683a      	ldr	r2, [r7, #0]
 8013852:	429a      	cmp	r2, r3
 8013854:	d902      	bls.n	801385c <vTaskPriorityDisinheritAfterTimeout+0x48>
			{
				uxPriorityToUse = uxHighestPriorityWaitingTask;
 8013856:	683b      	ldr	r3, [r7, #0]
 8013858:	61fb      	str	r3, [r7, #28]
 801385a:	e002      	b.n	8013862 <vTaskPriorityDisinheritAfterTimeout+0x4e>
			}
			else
			{
				uxPriorityToUse = pxTCB->uxBasePriority;
 801385c:	69bb      	ldr	r3, [r7, #24]
 801385e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8013860:	61fb      	str	r3, [r7, #28]
			}

			/* Does the priority need to change? */
			if( pxTCB->uxPriority != uxPriorityToUse )
 8013862:	69bb      	ldr	r3, [r7, #24]
 8013864:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8013866:	69fa      	ldr	r2, [r7, #28]
 8013868:	429a      	cmp	r2, r3
 801386a:	d068      	beq.n	801393e <vTaskPriorityDisinheritAfterTimeout+0x12a>
			{
				/* Only disinherit if no other mutexes are held.  This is a
				simplification in the priority inheritance implementation.  If
				the task that holds the mutex is also holding other mutexes then
				the other mutexes may have caused the priority inheritance. */
				if( pxTCB->uxMutexesHeld == uxOnlyOneMutexHeld )
 801386c:	69bb      	ldr	r3, [r7, #24]
 801386e:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8013870:	697a      	ldr	r2, [r7, #20]
 8013872:	429a      	cmp	r2, r3
 8013874:	d163      	bne.n	801393e <vTaskPriorityDisinheritAfterTimeout+0x12a>
				{
					/* If a task has timed out because it already holds the
					mutex it was trying to obtain then it cannot of inherited
					its own priority. */
					configASSERT( pxTCB != pxCurrentTCB );
 8013876:	4b34      	ldr	r3, [pc, #208]	; (8013948 <vTaskPriorityDisinheritAfterTimeout+0x134>)
 8013878:	681b      	ldr	r3, [r3, #0]
 801387a:	69ba      	ldr	r2, [r7, #24]
 801387c:	429a      	cmp	r2, r3
 801387e:	d10a      	bne.n	8013896 <vTaskPriorityDisinheritAfterTimeout+0x82>
	__asm volatile
 8013880:	f04f 0350 	mov.w	r3, #80	; 0x50
 8013884:	f383 8811 	msr	BASEPRI, r3
 8013888:	f3bf 8f6f 	isb	sy
 801388c:	f3bf 8f4f 	dsb	sy
 8013890:	60bb      	str	r3, [r7, #8]
}
 8013892:	bf00      	nop
 8013894:	e7fe      	b.n	8013894 <vTaskPriorityDisinheritAfterTimeout+0x80>

					/* Disinherit the priority, remembering the previous
					priority to facilitate determining the subject task's
					state. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					uxPriorityUsedOnEntry = pxTCB->uxPriority;
 8013896:	69bb      	ldr	r3, [r7, #24]
 8013898:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 801389a:	613b      	str	r3, [r7, #16]
					pxTCB->uxPriority = uxPriorityToUse;
 801389c:	69bb      	ldr	r3, [r7, #24]
 801389e:	69fa      	ldr	r2, [r7, #28]
 80138a0:	62da      	str	r2, [r3, #44]	; 0x2c

					/* Only reset the event list item value if the value is not
					being used for anything else. */
					if( ( listGET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ) ) & taskEVENT_LIST_ITEM_VALUE_IN_USE ) == 0UL )
 80138a2:	69bb      	ldr	r3, [r7, #24]
 80138a4:	699b      	ldr	r3, [r3, #24]
 80138a6:	2b00      	cmp	r3, #0
 80138a8:	db04      	blt.n	80138b4 <vTaskPriorityDisinheritAfterTimeout+0xa0>
					{
						listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriorityToUse ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 80138aa:	69fb      	ldr	r3, [r7, #28]
 80138ac:	f1c3 0207 	rsb	r2, r3, #7
 80138b0:	69bb      	ldr	r3, [r7, #24]
 80138b2:	619a      	str	r2, [r3, #24]
					then the task that holds the mutex could be in either the
					Ready, Blocked or Suspended states.  Only remove the task
					from its current state list if it is in the Ready state as
					the task's priority is going to change and there is one
					Ready list per priority. */
					if( listIS_CONTAINED_WITHIN( &( pxReadyTasksLists[ uxPriorityUsedOnEntry ] ), &( pxTCB->xStateListItem ) ) != pdFALSE )
 80138b4:	69bb      	ldr	r3, [r7, #24]
 80138b6:	6959      	ldr	r1, [r3, #20]
 80138b8:	693a      	ldr	r2, [r7, #16]
 80138ba:	4613      	mov	r3, r2
 80138bc:	009b      	lsls	r3, r3, #2
 80138be:	4413      	add	r3, r2
 80138c0:	009b      	lsls	r3, r3, #2
 80138c2:	4a22      	ldr	r2, [pc, #136]	; (801394c <vTaskPriorityDisinheritAfterTimeout+0x138>)
 80138c4:	4413      	add	r3, r2
 80138c6:	4299      	cmp	r1, r3
 80138c8:	d101      	bne.n	80138ce <vTaskPriorityDisinheritAfterTimeout+0xba>
 80138ca:	2301      	movs	r3, #1
 80138cc:	e000      	b.n	80138d0 <vTaskPriorityDisinheritAfterTimeout+0xbc>
 80138ce:	2300      	movs	r3, #0
 80138d0:	2b00      	cmp	r3, #0
 80138d2:	d034      	beq.n	801393e <vTaskPriorityDisinheritAfterTimeout+0x12a>
					{
						if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 80138d4:	69bb      	ldr	r3, [r7, #24]
 80138d6:	3304      	adds	r3, #4
 80138d8:	4618      	mov	r0, r3
 80138da:	f7fe faa1 	bl	8011e20 <uxListRemove>
 80138de:	4603      	mov	r3, r0
 80138e0:	2b00      	cmp	r3, #0
 80138e2:	d115      	bne.n	8013910 <vTaskPriorityDisinheritAfterTimeout+0xfc>
						{
							taskRESET_READY_PRIORITY( pxTCB->uxPriority );
 80138e4:	69bb      	ldr	r3, [r7, #24]
 80138e6:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80138e8:	4918      	ldr	r1, [pc, #96]	; (801394c <vTaskPriorityDisinheritAfterTimeout+0x138>)
 80138ea:	4613      	mov	r3, r2
 80138ec:	009b      	lsls	r3, r3, #2
 80138ee:	4413      	add	r3, r2
 80138f0:	009b      	lsls	r3, r3, #2
 80138f2:	440b      	add	r3, r1
 80138f4:	681b      	ldr	r3, [r3, #0]
 80138f6:	2b00      	cmp	r3, #0
 80138f8:	d10a      	bne.n	8013910 <vTaskPriorityDisinheritAfterTimeout+0xfc>
 80138fa:	69bb      	ldr	r3, [r7, #24]
 80138fc:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80138fe:	2201      	movs	r2, #1
 8013900:	fa02 f303 	lsl.w	r3, r2, r3
 8013904:	43da      	mvns	r2, r3
 8013906:	4b12      	ldr	r3, [pc, #72]	; (8013950 <vTaskPriorityDisinheritAfterTimeout+0x13c>)
 8013908:	681b      	ldr	r3, [r3, #0]
 801390a:	4013      	ands	r3, r2
 801390c:	4a10      	ldr	r2, [pc, #64]	; (8013950 <vTaskPriorityDisinheritAfterTimeout+0x13c>)
 801390e:	6013      	str	r3, [r2, #0]
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}

						prvAddTaskToReadyList( pxTCB );
 8013910:	69bb      	ldr	r3, [r7, #24]
 8013912:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8013914:	2201      	movs	r2, #1
 8013916:	409a      	lsls	r2, r3
 8013918:	4b0d      	ldr	r3, [pc, #52]	; (8013950 <vTaskPriorityDisinheritAfterTimeout+0x13c>)
 801391a:	681b      	ldr	r3, [r3, #0]
 801391c:	4313      	orrs	r3, r2
 801391e:	4a0c      	ldr	r2, [pc, #48]	; (8013950 <vTaskPriorityDisinheritAfterTimeout+0x13c>)
 8013920:	6013      	str	r3, [r2, #0]
 8013922:	69bb      	ldr	r3, [r7, #24]
 8013924:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8013926:	4613      	mov	r3, r2
 8013928:	009b      	lsls	r3, r3, #2
 801392a:	4413      	add	r3, r2
 801392c:	009b      	lsls	r3, r3, #2
 801392e:	4a07      	ldr	r2, [pc, #28]	; (801394c <vTaskPriorityDisinheritAfterTimeout+0x138>)
 8013930:	441a      	add	r2, r3
 8013932:	69bb      	ldr	r3, [r7, #24]
 8013934:	3304      	adds	r3, #4
 8013936:	4619      	mov	r1, r3
 8013938:	4610      	mov	r0, r2
 801393a:	f7fe fa16 	bl	8011d6a <vListInsertEnd>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 801393e:	bf00      	nop
 8013940:	3720      	adds	r7, #32
 8013942:	46bd      	mov	sp, r7
 8013944:	bd80      	pop	{r7, pc}
 8013946:	bf00      	nop
 8013948:	20000728 	.word	0x20000728
 801394c:	2000072c 	.word	0x2000072c
 8013950:	20000830 	.word	0x20000830

08013954 <uxTaskResetEventItemValue>:

#endif /* ( ( configGENERATE_RUN_TIME_STATS == 1 ) && ( configUSE_STATS_FORMATTING_FUNCTIONS > 0 ) && ( configSUPPORT_STATIC_ALLOCATION == 1 ) ) */
/*-----------------------------------------------------------*/

TickType_t uxTaskResetEventItemValue( void )
{
 8013954:	b480      	push	{r7}
 8013956:	b083      	sub	sp, #12
 8013958:	af00      	add	r7, sp, #0
TickType_t uxReturn;

	uxReturn = listGET_LIST_ITEM_VALUE( &( pxCurrentTCB->xEventListItem ) );
 801395a:	4b09      	ldr	r3, [pc, #36]	; (8013980 <uxTaskResetEventItemValue+0x2c>)
 801395c:	681b      	ldr	r3, [r3, #0]
 801395e:	699b      	ldr	r3, [r3, #24]
 8013960:	607b      	str	r3, [r7, #4]

	/* Reset the event list item to its normal value - so it can be used with
	queues and semaphores. */
	listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xEventListItem ), ( ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxCurrentTCB->uxPriority ) ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8013962:	4b07      	ldr	r3, [pc, #28]	; (8013980 <uxTaskResetEventItemValue+0x2c>)
 8013964:	681b      	ldr	r3, [r3, #0]
 8013966:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8013968:	4b05      	ldr	r3, [pc, #20]	; (8013980 <uxTaskResetEventItemValue+0x2c>)
 801396a:	681b      	ldr	r3, [r3, #0]
 801396c:	f1c2 0207 	rsb	r2, r2, #7
 8013970:	619a      	str	r2, [r3, #24]

	return uxReturn;
 8013972:	687b      	ldr	r3, [r7, #4]
}
 8013974:	4618      	mov	r0, r3
 8013976:	370c      	adds	r7, #12
 8013978:	46bd      	mov	sp, r7
 801397a:	bc80      	pop	{r7}
 801397c:	4770      	bx	lr
 801397e:	bf00      	nop
 8013980:	20000728 	.word	0x20000728

08013984 <pvTaskIncrementMutexHeldCount>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	void *pvTaskIncrementMutexHeldCount( void )
	{
 8013984:	b480      	push	{r7}
 8013986:	af00      	add	r7, sp, #0
		/* If xSemaphoreCreateMutex() is called before any tasks have been created
		then pxCurrentTCB will be NULL. */
		if( pxCurrentTCB != NULL )
 8013988:	4b07      	ldr	r3, [pc, #28]	; (80139a8 <pvTaskIncrementMutexHeldCount+0x24>)
 801398a:	681b      	ldr	r3, [r3, #0]
 801398c:	2b00      	cmp	r3, #0
 801398e:	d004      	beq.n	801399a <pvTaskIncrementMutexHeldCount+0x16>
		{
			( pxCurrentTCB->uxMutexesHeld )++;
 8013990:	4b05      	ldr	r3, [pc, #20]	; (80139a8 <pvTaskIncrementMutexHeldCount+0x24>)
 8013992:	681b      	ldr	r3, [r3, #0]
 8013994:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 8013996:	3201      	adds	r2, #1
 8013998:	649a      	str	r2, [r3, #72]	; 0x48
		}

		return pxCurrentTCB;
 801399a:	4b03      	ldr	r3, [pc, #12]	; (80139a8 <pvTaskIncrementMutexHeldCount+0x24>)
 801399c:	681b      	ldr	r3, [r3, #0]
	}
 801399e:	4618      	mov	r0, r3
 80139a0:	46bd      	mov	sp, r7
 80139a2:	bc80      	pop	{r7}
 80139a4:	4770      	bx	lr
 80139a6:	bf00      	nop
 80139a8:	20000728 	.word	0x20000728

080139ac <prvAddCurrentTaskToDelayedList>:
#endif /* configUSE_TASK_NOTIFICATIONS */
/*-----------------------------------------------------------*/


static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait, const BaseType_t xCanBlockIndefinitely )
{
 80139ac:	b580      	push	{r7, lr}
 80139ae:	b084      	sub	sp, #16
 80139b0:	af00      	add	r7, sp, #0
 80139b2:	6078      	str	r0, [r7, #4]
 80139b4:	6039      	str	r1, [r7, #0]
TickType_t xTimeToWake;
const TickType_t xConstTickCount = xTickCount;
 80139b6:	4b29      	ldr	r3, [pc, #164]	; (8013a5c <prvAddCurrentTaskToDelayedList+0xb0>)
 80139b8:	681b      	ldr	r3, [r3, #0]
 80139ba:	60fb      	str	r3, [r7, #12]
	}
	#endif

	/* Remove the task from the ready list before adding it to the blocked list
	as the same list item is used for both lists. */
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 80139bc:	4b28      	ldr	r3, [pc, #160]	; (8013a60 <prvAddCurrentTaskToDelayedList+0xb4>)
 80139be:	681b      	ldr	r3, [r3, #0]
 80139c0:	3304      	adds	r3, #4
 80139c2:	4618      	mov	r0, r3
 80139c4:	f7fe fa2c 	bl	8011e20 <uxListRemove>
 80139c8:	4603      	mov	r3, r0
 80139ca:	2b00      	cmp	r3, #0
 80139cc:	d10b      	bne.n	80139e6 <prvAddCurrentTaskToDelayedList+0x3a>
	{
		/* The current task must be in a ready list, so there is no need to
		check, and the port reset macro can be called directly. */
		portRESET_READY_PRIORITY( pxCurrentTCB->uxPriority, uxTopReadyPriority );
 80139ce:	4b24      	ldr	r3, [pc, #144]	; (8013a60 <prvAddCurrentTaskToDelayedList+0xb4>)
 80139d0:	681b      	ldr	r3, [r3, #0]
 80139d2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80139d4:	2201      	movs	r2, #1
 80139d6:	fa02 f303 	lsl.w	r3, r2, r3
 80139da:	43da      	mvns	r2, r3
 80139dc:	4b21      	ldr	r3, [pc, #132]	; (8013a64 <prvAddCurrentTaskToDelayedList+0xb8>)
 80139de:	681b      	ldr	r3, [r3, #0]
 80139e0:	4013      	ands	r3, r2
 80139e2:	4a20      	ldr	r2, [pc, #128]	; (8013a64 <prvAddCurrentTaskToDelayedList+0xb8>)
 80139e4:	6013      	str	r3, [r2, #0]
		mtCOVERAGE_TEST_MARKER();
	}

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 80139e6:	687b      	ldr	r3, [r7, #4]
 80139e8:	f1b3 3fff 	cmp.w	r3, #4294967295
 80139ec:	d10a      	bne.n	8013a04 <prvAddCurrentTaskToDelayedList+0x58>
 80139ee:	683b      	ldr	r3, [r7, #0]
 80139f0:	2b00      	cmp	r3, #0
 80139f2:	d007      	beq.n	8013a04 <prvAddCurrentTaskToDelayedList+0x58>
		{
			/* Add the task to the suspended task list instead of a delayed task
			list to ensure it is not woken by a timing event.  It will block
			indefinitely. */
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 80139f4:	4b1a      	ldr	r3, [pc, #104]	; (8013a60 <prvAddCurrentTaskToDelayedList+0xb4>)
 80139f6:	681b      	ldr	r3, [r3, #0]
 80139f8:	3304      	adds	r3, #4
 80139fa:	4619      	mov	r1, r3
 80139fc:	481a      	ldr	r0, [pc, #104]	; (8013a68 <prvAddCurrentTaskToDelayedList+0xbc>)
 80139fe:	f7fe f9b4 	bl	8011d6a <vListInsertEnd>

		/* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
		( void ) xCanBlockIndefinitely;
	}
	#endif /* INCLUDE_vTaskSuspend */
}
 8013a02:	e026      	b.n	8013a52 <prvAddCurrentTaskToDelayedList+0xa6>
			xTimeToWake = xConstTickCount + xTicksToWait;
 8013a04:	68fa      	ldr	r2, [r7, #12]
 8013a06:	687b      	ldr	r3, [r7, #4]
 8013a08:	4413      	add	r3, r2
 8013a0a:	60bb      	str	r3, [r7, #8]
			listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 8013a0c:	4b14      	ldr	r3, [pc, #80]	; (8013a60 <prvAddCurrentTaskToDelayedList+0xb4>)
 8013a0e:	681b      	ldr	r3, [r3, #0]
 8013a10:	68ba      	ldr	r2, [r7, #8]
 8013a12:	605a      	str	r2, [r3, #4]
			if( xTimeToWake < xConstTickCount )
 8013a14:	68ba      	ldr	r2, [r7, #8]
 8013a16:	68fb      	ldr	r3, [r7, #12]
 8013a18:	429a      	cmp	r2, r3
 8013a1a:	d209      	bcs.n	8013a30 <prvAddCurrentTaskToDelayedList+0x84>
				vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8013a1c:	4b13      	ldr	r3, [pc, #76]	; (8013a6c <prvAddCurrentTaskToDelayedList+0xc0>)
 8013a1e:	681a      	ldr	r2, [r3, #0]
 8013a20:	4b0f      	ldr	r3, [pc, #60]	; (8013a60 <prvAddCurrentTaskToDelayedList+0xb4>)
 8013a22:	681b      	ldr	r3, [r3, #0]
 8013a24:	3304      	adds	r3, #4
 8013a26:	4619      	mov	r1, r3
 8013a28:	4610      	mov	r0, r2
 8013a2a:	f7fe f9c1 	bl	8011db0 <vListInsert>
}
 8013a2e:	e010      	b.n	8013a52 <prvAddCurrentTaskToDelayedList+0xa6>
				vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8013a30:	4b0f      	ldr	r3, [pc, #60]	; (8013a70 <prvAddCurrentTaskToDelayedList+0xc4>)
 8013a32:	681a      	ldr	r2, [r3, #0]
 8013a34:	4b0a      	ldr	r3, [pc, #40]	; (8013a60 <prvAddCurrentTaskToDelayedList+0xb4>)
 8013a36:	681b      	ldr	r3, [r3, #0]
 8013a38:	3304      	adds	r3, #4
 8013a3a:	4619      	mov	r1, r3
 8013a3c:	4610      	mov	r0, r2
 8013a3e:	f7fe f9b7 	bl	8011db0 <vListInsert>
				if( xTimeToWake < xNextTaskUnblockTime )
 8013a42:	4b0c      	ldr	r3, [pc, #48]	; (8013a74 <prvAddCurrentTaskToDelayedList+0xc8>)
 8013a44:	681b      	ldr	r3, [r3, #0]
 8013a46:	68ba      	ldr	r2, [r7, #8]
 8013a48:	429a      	cmp	r2, r3
 8013a4a:	d202      	bcs.n	8013a52 <prvAddCurrentTaskToDelayedList+0xa6>
					xNextTaskUnblockTime = xTimeToWake;
 8013a4c:	4a09      	ldr	r2, [pc, #36]	; (8013a74 <prvAddCurrentTaskToDelayedList+0xc8>)
 8013a4e:	68bb      	ldr	r3, [r7, #8]
 8013a50:	6013      	str	r3, [r2, #0]
}
 8013a52:	bf00      	nop
 8013a54:	3710      	adds	r7, #16
 8013a56:	46bd      	mov	sp, r7
 8013a58:	bd80      	pop	{r7, pc}
 8013a5a:	bf00      	nop
 8013a5c:	2000082c 	.word	0x2000082c
 8013a60:	20000728 	.word	0x20000728
 8013a64:	20000830 	.word	0x20000830
 8013a68:	20000814 	.word	0x20000814
 8013a6c:	200007e4 	.word	0x200007e4
 8013a70:	200007e0 	.word	0x200007e0
 8013a74:	20000848 	.word	0x20000848

08013a78 <pxPortInitialiseStack>:

/*
 * See header file for description.
 */
StackType_t *pxPortInitialiseStack( StackType_t *pxTopOfStack, TaskFunction_t pxCode, void *pvParameters )
{
 8013a78:	b480      	push	{r7}
 8013a7a:	b085      	sub	sp, #20
 8013a7c:	af00      	add	r7, sp, #0
 8013a7e:	60f8      	str	r0, [r7, #12]
 8013a80:	60b9      	str	r1, [r7, #8]
 8013a82:	607a      	str	r2, [r7, #4]
	/* Simulate the stack frame as it would be created by a context switch
	interrupt. */
	pxTopOfStack--; /* Offset added to account for the way the MCU uses the stack on entry/exit of interrupts. */
 8013a84:	68fb      	ldr	r3, [r7, #12]
 8013a86:	3b04      	subs	r3, #4
 8013a88:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = portINITIAL_XPSR;	/* xPSR */
 8013a8a:	68fb      	ldr	r3, [r7, #12]
 8013a8c:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 8013a90:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 8013a92:	68fb      	ldr	r3, [r7, #12]
 8013a94:	3b04      	subs	r3, #4
 8013a96:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( ( StackType_t ) pxCode ) & portSTART_ADDRESS_MASK;	/* PC */
 8013a98:	68bb      	ldr	r3, [r7, #8]
 8013a9a:	f023 0201 	bic.w	r2, r3, #1
 8013a9e:	68fb      	ldr	r3, [r7, #12]
 8013aa0:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 8013aa2:	68fb      	ldr	r3, [r7, #12]
 8013aa4:	3b04      	subs	r3, #4
 8013aa6:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;	/* LR */
 8013aa8:	4a08      	ldr	r2, [pc, #32]	; (8013acc <pxPortInitialiseStack+0x54>)
 8013aaa:	68fb      	ldr	r3, [r7, #12]
 8013aac:	601a      	str	r2, [r3, #0]
	pxTopOfStack -= 5;	/* R12, R3, R2 and R1. */
 8013aae:	68fb      	ldr	r3, [r7, #12]
 8013ab0:	3b14      	subs	r3, #20
 8013ab2:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) pvParameters;	/* R0 */
 8013ab4:	687a      	ldr	r2, [r7, #4]
 8013ab6:	68fb      	ldr	r3, [r7, #12]
 8013ab8:	601a      	str	r2, [r3, #0]
	pxTopOfStack -= 8;	/* R11, R10, R9, R8, R7, R6, R5 and R4. */
 8013aba:	68fb      	ldr	r3, [r7, #12]
 8013abc:	3b20      	subs	r3, #32
 8013abe:	60fb      	str	r3, [r7, #12]

	return pxTopOfStack;
 8013ac0:	68fb      	ldr	r3, [r7, #12]
}
 8013ac2:	4618      	mov	r0, r3
 8013ac4:	3714      	adds	r7, #20
 8013ac6:	46bd      	mov	sp, r7
 8013ac8:	bc80      	pop	{r7}
 8013aca:	4770      	bx	lr
 8013acc:	08013ad1 	.word	0x08013ad1

08013ad0 <prvTaskExitError>:
/*-----------------------------------------------------------*/

static void prvTaskExitError( void )
{
 8013ad0:	b480      	push	{r7}
 8013ad2:	b085      	sub	sp, #20
 8013ad4:	af00      	add	r7, sp, #0
volatile uint32_t ulDummy = 0UL;
 8013ad6:	2300      	movs	r3, #0
 8013ad8:	607b      	str	r3, [r7, #4]
	its caller as there is nothing to return to.  If a task wants to exit it
	should instead call vTaskDelete( NULL ).

	Artificially force an assert() to be triggered if configASSERT() is
	defined, then stop here so application writers can catch the error. */
	configASSERT( uxCriticalNesting == ~0UL );
 8013ada:	4b12      	ldr	r3, [pc, #72]	; (8013b24 <prvTaskExitError+0x54>)
 8013adc:	681b      	ldr	r3, [r3, #0]
 8013ade:	f1b3 3fff 	cmp.w	r3, #4294967295
 8013ae2:	d00a      	beq.n	8013afa <prvTaskExitError+0x2a>
	__asm volatile
 8013ae4:	f04f 0350 	mov.w	r3, #80	; 0x50
 8013ae8:	f383 8811 	msr	BASEPRI, r3
 8013aec:	f3bf 8f6f 	isb	sy
 8013af0:	f3bf 8f4f 	dsb	sy
 8013af4:	60fb      	str	r3, [r7, #12]
}
 8013af6:	bf00      	nop
 8013af8:	e7fe      	b.n	8013af8 <prvTaskExitError+0x28>
	__asm volatile
 8013afa:	f04f 0350 	mov.w	r3, #80	; 0x50
 8013afe:	f383 8811 	msr	BASEPRI, r3
 8013b02:	f3bf 8f6f 	isb	sy
 8013b06:	f3bf 8f4f 	dsb	sy
 8013b0a:	60bb      	str	r3, [r7, #8]
}
 8013b0c:	bf00      	nop
	portDISABLE_INTERRUPTS();
	while( ulDummy == 0 )
 8013b0e:	bf00      	nop
 8013b10:	687b      	ldr	r3, [r7, #4]
 8013b12:	2b00      	cmp	r3, #0
 8013b14:	d0fc      	beq.n	8013b10 <prvTaskExitError+0x40>
		about code appearing after this function is called - making ulDummy
		volatile makes the compiler think the function could return and
		therefore not output an 'unreachable code' warning for code that appears
		after it. */
	}
}
 8013b16:	bf00      	nop
 8013b18:	bf00      	nop
 8013b1a:	3714      	adds	r7, #20
 8013b1c:	46bd      	mov	sp, r7
 8013b1e:	bc80      	pop	{r7}
 8013b20:	4770      	bx	lr
 8013b22:	bf00      	nop
 8013b24:	20000084 	.word	0x20000084
	...

08013b30 <SVC_Handler>:
/*-----------------------------------------------------------*/

void vPortSVCHandler( void )
{
	__asm volatile (
 8013b30:	4b07      	ldr	r3, [pc, #28]	; (8013b50 <pxCurrentTCBConst2>)
 8013b32:	6819      	ldr	r1, [r3, #0]
 8013b34:	6808      	ldr	r0, [r1, #0]
 8013b36:	e8b0 0ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp}
 8013b3a:	f380 8809 	msr	PSP, r0
 8013b3e:	f3bf 8f6f 	isb	sy
 8013b42:	f04f 0000 	mov.w	r0, #0
 8013b46:	f380 8811 	msr	BASEPRI, r0
 8013b4a:	f04e 0e0d 	orr.w	lr, lr, #13
 8013b4e:	4770      	bx	lr

08013b50 <pxCurrentTCBConst2>:
 8013b50:	20000728 	.word	0x20000728
					"	bx r14							\n"
					"									\n"
					"	.align 4						\n"
					"pxCurrentTCBConst2: .word pxCurrentTCB				\n"
				);
}
 8013b54:	bf00      	nop
 8013b56:	bf00      	nop

08013b58 <prvPortStartFirstTask>:
/*-----------------------------------------------------------*/

static void prvPortStartFirstTask( void )
{
	__asm volatile(
 8013b58:	4806      	ldr	r0, [pc, #24]	; (8013b74 <prvPortStartFirstTask+0x1c>)
 8013b5a:	6800      	ldr	r0, [r0, #0]
 8013b5c:	6800      	ldr	r0, [r0, #0]
 8013b5e:	f380 8808 	msr	MSP, r0
 8013b62:	b662      	cpsie	i
 8013b64:	b661      	cpsie	f
 8013b66:	f3bf 8f4f 	dsb	sy
 8013b6a:	f3bf 8f6f 	isb	sy
 8013b6e:	df00      	svc	0
 8013b70:	bf00      	nop
					" dsb					\n"
					" isb					\n"
					" svc 0					\n" /* System call to start first task. */
					" nop					\n"
				);
}
 8013b72:	bf00      	nop
 8013b74:	e000ed08 	.word	0xe000ed08

08013b78 <xPortStartScheduler>:

/*
 * See header file for description.
 */
BaseType_t xPortStartScheduler( void )
{
 8013b78:	b580      	push	{r7, lr}
 8013b7a:	b084      	sub	sp, #16
 8013b7c:	af00      	add	r7, sp, #0
	configASSERT( configMAX_SYSCALL_INTERRUPT_PRIORITY );

	#if( configASSERT_DEFINED == 1 )
	{
		volatile uint32_t ulOriginalPriority;
		volatile uint8_t * const pucFirstUserPriorityRegister = ( volatile uint8_t * const ) ( portNVIC_IP_REGISTERS_OFFSET_16 + portFIRST_USER_INTERRUPT_NUMBER );
 8013b7e:	4b32      	ldr	r3, [pc, #200]	; (8013c48 <xPortStartScheduler+0xd0>)
 8013b80:	60fb      	str	r3, [r7, #12]
		functions can be called.  ISR safe functions are those that end in
		"FromISR".  FreeRTOS maintains separate thread and ISR API functions to
		ensure interrupt entry is as fast and simple as possible.

		Save the interrupt priority value that is about to be clobbered. */
		ulOriginalPriority = *pucFirstUserPriorityRegister;
 8013b82:	68fb      	ldr	r3, [r7, #12]
 8013b84:	781b      	ldrb	r3, [r3, #0]
 8013b86:	b2db      	uxtb	r3, r3
 8013b88:	607b      	str	r3, [r7, #4]

		/* Determine the number of priority bits available.  First write to all
		possible bits. */
		*pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
 8013b8a:	68fb      	ldr	r3, [r7, #12]
 8013b8c:	22ff      	movs	r2, #255	; 0xff
 8013b8e:	701a      	strb	r2, [r3, #0]

		/* Read the value back to see how many bits stuck. */
		ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 8013b90:	68fb      	ldr	r3, [r7, #12]
 8013b92:	781b      	ldrb	r3, [r3, #0]
 8013b94:	b2db      	uxtb	r3, r3
 8013b96:	70fb      	strb	r3, [r7, #3]

		/* Use the same mask on the maximum system call priority. */
		ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 8013b98:	78fb      	ldrb	r3, [r7, #3]
 8013b9a:	b2db      	uxtb	r3, r3
 8013b9c:	f003 0350 	and.w	r3, r3, #80	; 0x50
 8013ba0:	b2da      	uxtb	r2, r3
 8013ba2:	4b2a      	ldr	r3, [pc, #168]	; (8013c4c <xPortStartScheduler+0xd4>)
 8013ba4:	701a      	strb	r2, [r3, #0]

		/* Calculate the maximum acceptable priority group value for the number
		of bits read back. */
		ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
 8013ba6:	4b2a      	ldr	r3, [pc, #168]	; (8013c50 <xPortStartScheduler+0xd8>)
 8013ba8:	2207      	movs	r2, #7
 8013baa:	601a      	str	r2, [r3, #0]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 8013bac:	e009      	b.n	8013bc2 <xPortStartScheduler+0x4a>
		{
			ulMaxPRIGROUPValue--;
 8013bae:	4b28      	ldr	r3, [pc, #160]	; (8013c50 <xPortStartScheduler+0xd8>)
 8013bb0:	681b      	ldr	r3, [r3, #0]
 8013bb2:	3b01      	subs	r3, #1
 8013bb4:	4a26      	ldr	r2, [pc, #152]	; (8013c50 <xPortStartScheduler+0xd8>)
 8013bb6:	6013      	str	r3, [r2, #0]
			ucMaxPriorityValue <<= ( uint8_t ) 0x01;
 8013bb8:	78fb      	ldrb	r3, [r7, #3]
 8013bba:	b2db      	uxtb	r3, r3
 8013bbc:	005b      	lsls	r3, r3, #1
 8013bbe:	b2db      	uxtb	r3, r3
 8013bc0:	70fb      	strb	r3, [r7, #3]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 8013bc2:	78fb      	ldrb	r3, [r7, #3]
 8013bc4:	b2db      	uxtb	r3, r3
 8013bc6:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8013bca:	2b80      	cmp	r3, #128	; 0x80
 8013bcc:	d0ef      	beq.n	8013bae <xPortStartScheduler+0x36>
		#ifdef configPRIO_BITS
		{
			/* Check the FreeRTOS configuration that defines the number of
			priority bits matches the number of priority bits actually queried
			from the hardware. */
			configASSERT( ( portMAX_PRIGROUP_BITS - ulMaxPRIGROUPValue ) == configPRIO_BITS );
 8013bce:	4b20      	ldr	r3, [pc, #128]	; (8013c50 <xPortStartScheduler+0xd8>)
 8013bd0:	681b      	ldr	r3, [r3, #0]
 8013bd2:	f1c3 0307 	rsb	r3, r3, #7
 8013bd6:	2b04      	cmp	r3, #4
 8013bd8:	d00a      	beq.n	8013bf0 <xPortStartScheduler+0x78>
	__asm volatile
 8013bda:	f04f 0350 	mov.w	r3, #80	; 0x50
 8013bde:	f383 8811 	msr	BASEPRI, r3
 8013be2:	f3bf 8f6f 	isb	sy
 8013be6:	f3bf 8f4f 	dsb	sy
 8013bea:	60bb      	str	r3, [r7, #8]
}
 8013bec:	bf00      	nop
 8013bee:	e7fe      	b.n	8013bee <xPortStartScheduler+0x76>
		}
		#endif

		/* Shift the priority group value back to its position within the AIRCR
		register. */
		ulMaxPRIGROUPValue <<= portPRIGROUP_SHIFT;
 8013bf0:	4b17      	ldr	r3, [pc, #92]	; (8013c50 <xPortStartScheduler+0xd8>)
 8013bf2:	681b      	ldr	r3, [r3, #0]
 8013bf4:	021b      	lsls	r3, r3, #8
 8013bf6:	4a16      	ldr	r2, [pc, #88]	; (8013c50 <xPortStartScheduler+0xd8>)
 8013bf8:	6013      	str	r3, [r2, #0]
		ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
 8013bfa:	4b15      	ldr	r3, [pc, #84]	; (8013c50 <xPortStartScheduler+0xd8>)
 8013bfc:	681b      	ldr	r3, [r3, #0]
 8013bfe:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 8013c02:	4a13      	ldr	r2, [pc, #76]	; (8013c50 <xPortStartScheduler+0xd8>)
 8013c04:	6013      	str	r3, [r2, #0]

		/* Restore the clobbered interrupt priority register to its original
		value. */
		*pucFirstUserPriorityRegister = ulOriginalPriority;
 8013c06:	687b      	ldr	r3, [r7, #4]
 8013c08:	b2da      	uxtb	r2, r3
 8013c0a:	68fb      	ldr	r3, [r7, #12]
 8013c0c:	701a      	strb	r2, [r3, #0]
	}
	#endif /* conifgASSERT_DEFINED */

	/* Make PendSV and SysTick the lowest priority interrupts. */
	portNVIC_SYSPRI2_REG |= portNVIC_PENDSV_PRI;
 8013c0e:	4b11      	ldr	r3, [pc, #68]	; (8013c54 <xPortStartScheduler+0xdc>)
 8013c10:	681b      	ldr	r3, [r3, #0]
 8013c12:	4a10      	ldr	r2, [pc, #64]	; (8013c54 <xPortStartScheduler+0xdc>)
 8013c14:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8013c18:	6013      	str	r3, [r2, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_SYSTICK_PRI;
 8013c1a:	4b0e      	ldr	r3, [pc, #56]	; (8013c54 <xPortStartScheduler+0xdc>)
 8013c1c:	681b      	ldr	r3, [r3, #0]
 8013c1e:	4a0d      	ldr	r2, [pc, #52]	; (8013c54 <xPortStartScheduler+0xdc>)
 8013c20:	f043 4370 	orr.w	r3, r3, #4026531840	; 0xf0000000
 8013c24:	6013      	str	r3, [r2, #0]

	/* Start the timer that generates the tick ISR.  Interrupts are disabled
	here already. */
	vPortSetupTimerInterrupt();
 8013c26:	f000 f8b9 	bl	8013d9c <vPortSetupTimerInterrupt>

	/* Initialise the critical nesting count ready for the first task. */
	uxCriticalNesting = 0;
 8013c2a:	4b0b      	ldr	r3, [pc, #44]	; (8013c58 <xPortStartScheduler+0xe0>)
 8013c2c:	2200      	movs	r2, #0
 8013c2e:	601a      	str	r2, [r3, #0]

	/* Start the first task. */
	prvPortStartFirstTask();
 8013c30:	f7ff ff92 	bl	8013b58 <prvPortStartFirstTask>
	exit error function to prevent compiler warnings about a static function
	not being called in the case that the application writer overrides this
	functionality by defining configTASK_RETURN_ADDRESS.  Call
	vTaskSwitchContext() so link time optimisation does not remove the
	symbol. */
	vTaskSwitchContext();
 8013c34:	f7ff f9a2 	bl	8012f7c <vTaskSwitchContext>
	prvTaskExitError();
 8013c38:	f7ff ff4a 	bl	8013ad0 <prvTaskExitError>

	/* Should not get here! */
	return 0;
 8013c3c:	2300      	movs	r3, #0
}
 8013c3e:	4618      	mov	r0, r3
 8013c40:	3710      	adds	r7, #16
 8013c42:	46bd      	mov	sp, r7
 8013c44:	bd80      	pop	{r7, pc}
 8013c46:	bf00      	nop
 8013c48:	e000e400 	.word	0xe000e400
 8013c4c:	20000854 	.word	0x20000854
 8013c50:	20000858 	.word	0x20000858
 8013c54:	e000ed20 	.word	0xe000ed20
 8013c58:	20000084 	.word	0x20000084

08013c5c <vPortEnterCritical>:
	configASSERT( uxCriticalNesting == 1000UL );
}
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
 8013c5c:	b480      	push	{r7}
 8013c5e:	b083      	sub	sp, #12
 8013c60:	af00      	add	r7, sp, #0
	__asm volatile
 8013c62:	f04f 0350 	mov.w	r3, #80	; 0x50
 8013c66:	f383 8811 	msr	BASEPRI, r3
 8013c6a:	f3bf 8f6f 	isb	sy
 8013c6e:	f3bf 8f4f 	dsb	sy
 8013c72:	607b      	str	r3, [r7, #4]
}
 8013c74:	bf00      	nop
	portDISABLE_INTERRUPTS();
	uxCriticalNesting++;
 8013c76:	4b0f      	ldr	r3, [pc, #60]	; (8013cb4 <vPortEnterCritical+0x58>)
 8013c78:	681b      	ldr	r3, [r3, #0]
 8013c7a:	3301      	adds	r3, #1
 8013c7c:	4a0d      	ldr	r2, [pc, #52]	; (8013cb4 <vPortEnterCritical+0x58>)
 8013c7e:	6013      	str	r3, [r2, #0]
	/* This is not the interrupt safe version of the enter critical function so
	assert() if it is being called from an interrupt context.  Only API
	functions that end in "FromISR" can be used in an interrupt.  Only assert if
	the critical nesting count is 1 to protect against recursive calls if the
	assert function also uses a critical section. */
	if( uxCriticalNesting == 1 )
 8013c80:	4b0c      	ldr	r3, [pc, #48]	; (8013cb4 <vPortEnterCritical+0x58>)
 8013c82:	681b      	ldr	r3, [r3, #0]
 8013c84:	2b01      	cmp	r3, #1
 8013c86:	d10f      	bne.n	8013ca8 <vPortEnterCritical+0x4c>
	{
		configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
 8013c88:	4b0b      	ldr	r3, [pc, #44]	; (8013cb8 <vPortEnterCritical+0x5c>)
 8013c8a:	681b      	ldr	r3, [r3, #0]
 8013c8c:	b2db      	uxtb	r3, r3
 8013c8e:	2b00      	cmp	r3, #0
 8013c90:	d00a      	beq.n	8013ca8 <vPortEnterCritical+0x4c>
	__asm volatile
 8013c92:	f04f 0350 	mov.w	r3, #80	; 0x50
 8013c96:	f383 8811 	msr	BASEPRI, r3
 8013c9a:	f3bf 8f6f 	isb	sy
 8013c9e:	f3bf 8f4f 	dsb	sy
 8013ca2:	603b      	str	r3, [r7, #0]
}
 8013ca4:	bf00      	nop
 8013ca6:	e7fe      	b.n	8013ca6 <vPortEnterCritical+0x4a>
	}
}
 8013ca8:	bf00      	nop
 8013caa:	370c      	adds	r7, #12
 8013cac:	46bd      	mov	sp, r7
 8013cae:	bc80      	pop	{r7}
 8013cb0:	4770      	bx	lr
 8013cb2:	bf00      	nop
 8013cb4:	20000084 	.word	0x20000084
 8013cb8:	e000ed04 	.word	0xe000ed04

08013cbc <vPortExitCritical>:
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
 8013cbc:	b480      	push	{r7}
 8013cbe:	b083      	sub	sp, #12
 8013cc0:	af00      	add	r7, sp, #0
	configASSERT( uxCriticalNesting );
 8013cc2:	4b11      	ldr	r3, [pc, #68]	; (8013d08 <vPortExitCritical+0x4c>)
 8013cc4:	681b      	ldr	r3, [r3, #0]
 8013cc6:	2b00      	cmp	r3, #0
 8013cc8:	d10a      	bne.n	8013ce0 <vPortExitCritical+0x24>
	__asm volatile
 8013cca:	f04f 0350 	mov.w	r3, #80	; 0x50
 8013cce:	f383 8811 	msr	BASEPRI, r3
 8013cd2:	f3bf 8f6f 	isb	sy
 8013cd6:	f3bf 8f4f 	dsb	sy
 8013cda:	607b      	str	r3, [r7, #4]
}
 8013cdc:	bf00      	nop
 8013cde:	e7fe      	b.n	8013cde <vPortExitCritical+0x22>
	uxCriticalNesting--;
 8013ce0:	4b09      	ldr	r3, [pc, #36]	; (8013d08 <vPortExitCritical+0x4c>)
 8013ce2:	681b      	ldr	r3, [r3, #0]
 8013ce4:	3b01      	subs	r3, #1
 8013ce6:	4a08      	ldr	r2, [pc, #32]	; (8013d08 <vPortExitCritical+0x4c>)
 8013ce8:	6013      	str	r3, [r2, #0]
	if( uxCriticalNesting == 0 )
 8013cea:	4b07      	ldr	r3, [pc, #28]	; (8013d08 <vPortExitCritical+0x4c>)
 8013cec:	681b      	ldr	r3, [r3, #0]
 8013cee:	2b00      	cmp	r3, #0
 8013cf0:	d105      	bne.n	8013cfe <vPortExitCritical+0x42>
 8013cf2:	2300      	movs	r3, #0
 8013cf4:	603b      	str	r3, [r7, #0]
	__asm volatile
 8013cf6:	683b      	ldr	r3, [r7, #0]
 8013cf8:	f383 8811 	msr	BASEPRI, r3
}
 8013cfc:	bf00      	nop
	{
		portENABLE_INTERRUPTS();
	}
}
 8013cfe:	bf00      	nop
 8013d00:	370c      	adds	r7, #12
 8013d02:	46bd      	mov	sp, r7
 8013d04:	bc80      	pop	{r7}
 8013d06:	4770      	bx	lr
 8013d08:	20000084 	.word	0x20000084
 8013d0c:	00000000 	.word	0x00000000

08013d10 <PendSV_Handler>:

void xPortPendSVHandler( void )
{
	/* This is a naked function. */

	__asm volatile
 8013d10:	f3ef 8009 	mrs	r0, PSP
 8013d14:	f3bf 8f6f 	isb	sy
 8013d18:	4b0d      	ldr	r3, [pc, #52]	; (8013d50 <pxCurrentTCBConst>)
 8013d1a:	681a      	ldr	r2, [r3, #0]
 8013d1c:	e920 0ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp}
 8013d20:	6010      	str	r0, [r2, #0]
 8013d22:	e92d 4008 	stmdb	sp!, {r3, lr}
 8013d26:	f04f 0050 	mov.w	r0, #80	; 0x50
 8013d2a:	f380 8811 	msr	BASEPRI, r0
 8013d2e:	f7ff f925 	bl	8012f7c <vTaskSwitchContext>
 8013d32:	f04f 0000 	mov.w	r0, #0
 8013d36:	f380 8811 	msr	BASEPRI, r0
 8013d3a:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
 8013d3e:	6819      	ldr	r1, [r3, #0]
 8013d40:	6808      	ldr	r0, [r1, #0]
 8013d42:	e8b0 0ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp}
 8013d46:	f380 8809 	msr	PSP, r0
 8013d4a:	f3bf 8f6f 	isb	sy
 8013d4e:	4770      	bx	lr

08013d50 <pxCurrentTCBConst>:
 8013d50:	20000728 	.word	0x20000728
	"										\n"
	"	.align 4							\n"
	"pxCurrentTCBConst: .word pxCurrentTCB	\n"
	::"i"(configMAX_SYSCALL_INTERRUPT_PRIORITY)
	);
}
 8013d54:	bf00      	nop
 8013d56:	bf00      	nop

08013d58 <xPortSysTickHandler>:
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
 8013d58:	b580      	push	{r7, lr}
 8013d5a:	b082      	sub	sp, #8
 8013d5c:	af00      	add	r7, sp, #0
	__asm volatile
 8013d5e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8013d62:	f383 8811 	msr	BASEPRI, r3
 8013d66:	f3bf 8f6f 	isb	sy
 8013d6a:	f3bf 8f4f 	dsb	sy
 8013d6e:	607b      	str	r3, [r7, #4]
}
 8013d70:	bf00      	nop
	save and then restore the interrupt mask value as its value is already
	known. */
	portDISABLE_INTERRUPTS();
	{
		/* Increment the RTOS tick. */
		if( xTaskIncrementTick() != pdFALSE )
 8013d72:	f7ff f845 	bl	8012e00 <xTaskIncrementTick>
 8013d76:	4603      	mov	r3, r0
 8013d78:	2b00      	cmp	r3, #0
 8013d7a:	d003      	beq.n	8013d84 <xPortSysTickHandler+0x2c>
		{
			/* A context switch is required.  Context switching is performed in
			the PendSV interrupt.  Pend the PendSV interrupt. */
			portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 8013d7c:	4b06      	ldr	r3, [pc, #24]	; (8013d98 <xPortSysTickHandler+0x40>)
 8013d7e:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8013d82:	601a      	str	r2, [r3, #0]
 8013d84:	2300      	movs	r3, #0
 8013d86:	603b      	str	r3, [r7, #0]
	__asm volatile
 8013d88:	683b      	ldr	r3, [r7, #0]
 8013d8a:	f383 8811 	msr	BASEPRI, r3
}
 8013d8e:	bf00      	nop
		}
	}
	portENABLE_INTERRUPTS();
}
 8013d90:	bf00      	nop
 8013d92:	3708      	adds	r7, #8
 8013d94:	46bd      	mov	sp, r7
 8013d96:	bd80      	pop	{r7, pc}
 8013d98:	e000ed04 	.word	0xe000ed04

08013d9c <vPortSetupTimerInterrupt>:
/*
 * Setup the systick timer to generate the tick interrupts at the required
 * frequency.
 */
__attribute__(( weak )) void vPortSetupTimerInterrupt( void )
{
 8013d9c:	b480      	push	{r7}
 8013d9e:	af00      	add	r7, sp, #0
		ulStoppedTimerCompensation = portMISSED_COUNTS_FACTOR / ( configCPU_CLOCK_HZ / configSYSTICK_CLOCK_HZ );
	}
	#endif /* configUSE_TICKLESS_IDLE */

	/* Stop and clear the SysTick. */
	portNVIC_SYSTICK_CTRL_REG = 0UL;
 8013da0:	4b0a      	ldr	r3, [pc, #40]	; (8013dcc <vPortSetupTimerInterrupt+0x30>)
 8013da2:	2200      	movs	r2, #0
 8013da4:	601a      	str	r2, [r3, #0]
	portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
 8013da6:	4b0a      	ldr	r3, [pc, #40]	; (8013dd0 <vPortSetupTimerInterrupt+0x34>)
 8013da8:	2200      	movs	r2, #0
 8013daa:	601a      	str	r2, [r3, #0]

	/* Configure SysTick to interrupt at the requested rate. */
	portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 8013dac:	4b09      	ldr	r3, [pc, #36]	; (8013dd4 <vPortSetupTimerInterrupt+0x38>)
 8013dae:	681b      	ldr	r3, [r3, #0]
 8013db0:	4a09      	ldr	r2, [pc, #36]	; (8013dd8 <vPortSetupTimerInterrupt+0x3c>)
 8013db2:	fba2 2303 	umull	r2, r3, r2, r3
 8013db6:	099b      	lsrs	r3, r3, #6
 8013db8:	4a08      	ldr	r2, [pc, #32]	; (8013ddc <vPortSetupTimerInterrupt+0x40>)
 8013dba:	3b01      	subs	r3, #1
 8013dbc:	6013      	str	r3, [r2, #0]
	portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
 8013dbe:	4b03      	ldr	r3, [pc, #12]	; (8013dcc <vPortSetupTimerInterrupt+0x30>)
 8013dc0:	2207      	movs	r2, #7
 8013dc2:	601a      	str	r2, [r3, #0]
}
 8013dc4:	bf00      	nop
 8013dc6:	46bd      	mov	sp, r7
 8013dc8:	bc80      	pop	{r7}
 8013dca:	4770      	bx	lr
 8013dcc:	e000e010 	.word	0xe000e010
 8013dd0:	e000e018 	.word	0xe000e018
 8013dd4:	20000078 	.word	0x20000078
 8013dd8:	10624dd3 	.word	0x10624dd3
 8013ddc:	e000e014 	.word	0xe000e014

08013de0 <vPortValidateInterruptPriority>:
/*-----------------------------------------------------------*/

#if( configASSERT_DEFINED == 1 )

	void vPortValidateInterruptPriority( void )
	{
 8013de0:	b480      	push	{r7}
 8013de2:	b085      	sub	sp, #20
 8013de4:	af00      	add	r7, sp, #0
	uint32_t ulCurrentInterrupt;
	uint8_t ucCurrentPriority;

		/* Obtain the number of the currently executing interrupt. */
		__asm volatile( "mrs %0, ipsr" : "=r"( ulCurrentInterrupt ) :: "memory" );
 8013de6:	f3ef 8305 	mrs	r3, IPSR
 8013dea:	60fb      	str	r3, [r7, #12]

		/* Is the interrupt number a user defined interrupt? */
		if( ulCurrentInterrupt >= portFIRST_USER_INTERRUPT_NUMBER )
 8013dec:	68fb      	ldr	r3, [r7, #12]
 8013dee:	2b0f      	cmp	r3, #15
 8013df0:	d914      	bls.n	8013e1c <vPortValidateInterruptPriority+0x3c>
		{
			/* Look up the interrupt's priority. */
			ucCurrentPriority = pcInterruptPriorityRegisters[ ulCurrentInterrupt ];
 8013df2:	4a16      	ldr	r2, [pc, #88]	; (8013e4c <vPortValidateInterruptPriority+0x6c>)
 8013df4:	68fb      	ldr	r3, [r7, #12]
 8013df6:	4413      	add	r3, r2
 8013df8:	781b      	ldrb	r3, [r3, #0]
 8013dfa:	72fb      	strb	r3, [r7, #11]
			interrupt entry is as fast and simple as possible.

			The following links provide detailed information:
			http://www.freertos.org/RTOS-Cortex-M3-M4.html
			http://www.freertos.org/FAQHelp.html */
			configASSERT( ucCurrentPriority >= ucMaxSysCallPriority );
 8013dfc:	4b14      	ldr	r3, [pc, #80]	; (8013e50 <vPortValidateInterruptPriority+0x70>)
 8013dfe:	781b      	ldrb	r3, [r3, #0]
 8013e00:	7afa      	ldrb	r2, [r7, #11]
 8013e02:	429a      	cmp	r2, r3
 8013e04:	d20a      	bcs.n	8013e1c <vPortValidateInterruptPriority+0x3c>
	__asm volatile
 8013e06:	f04f 0350 	mov.w	r3, #80	; 0x50
 8013e0a:	f383 8811 	msr	BASEPRI, r3
 8013e0e:	f3bf 8f6f 	isb	sy
 8013e12:	f3bf 8f4f 	dsb	sy
 8013e16:	607b      	str	r3, [r7, #4]
}
 8013e18:	bf00      	nop
 8013e1a:	e7fe      	b.n	8013e1a <vPortValidateInterruptPriority+0x3a>
		configuration then the correct setting can be achieved on all Cortex-M
		devices by calling NVIC_SetPriorityGrouping( 0 ); before starting the
		scheduler.  Note however that some vendor specific peripheral libraries
		assume a non-zero priority group setting, in which cases using a value
		of zero will result in unpredictable behaviour. */
		configASSERT( ( portAIRCR_REG & portPRIORITY_GROUP_MASK ) <= ulMaxPRIGROUPValue );
 8013e1c:	4b0d      	ldr	r3, [pc, #52]	; (8013e54 <vPortValidateInterruptPriority+0x74>)
 8013e1e:	681b      	ldr	r3, [r3, #0]
 8013e20:	f403 62e0 	and.w	r2, r3, #1792	; 0x700
 8013e24:	4b0c      	ldr	r3, [pc, #48]	; (8013e58 <vPortValidateInterruptPriority+0x78>)
 8013e26:	681b      	ldr	r3, [r3, #0]
 8013e28:	429a      	cmp	r2, r3
 8013e2a:	d90a      	bls.n	8013e42 <vPortValidateInterruptPriority+0x62>
	__asm volatile
 8013e2c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8013e30:	f383 8811 	msr	BASEPRI, r3
 8013e34:	f3bf 8f6f 	isb	sy
 8013e38:	f3bf 8f4f 	dsb	sy
 8013e3c:	603b      	str	r3, [r7, #0]
}
 8013e3e:	bf00      	nop
 8013e40:	e7fe      	b.n	8013e40 <vPortValidateInterruptPriority+0x60>
	}
 8013e42:	bf00      	nop
 8013e44:	3714      	adds	r7, #20
 8013e46:	46bd      	mov	sp, r7
 8013e48:	bc80      	pop	{r7}
 8013e4a:	4770      	bx	lr
 8013e4c:	e000e3f0 	.word	0xe000e3f0
 8013e50:	20000854 	.word	0x20000854
 8013e54:	e000ed0c 	.word	0xe000ed0c
 8013e58:	20000858 	.word	0x20000858

08013e5c <pvPortMalloc>:
static size_t xBlockAllocatedBit = 0;

/*-----------------------------------------------------------*/

void *pvPortMalloc( size_t xWantedSize )
{
 8013e5c:	b580      	push	{r7, lr}
 8013e5e:	b08a      	sub	sp, #40	; 0x28
 8013e60:	af00      	add	r7, sp, #0
 8013e62:	6078      	str	r0, [r7, #4]
BlockLink_t *pxBlock, *pxPreviousBlock, *pxNewBlockLink;
void *pvReturn = NULL;
 8013e64:	2300      	movs	r3, #0
 8013e66:	61fb      	str	r3, [r7, #28]

	vTaskSuspendAll();
 8013e68:	f7fe ff20 	bl	8012cac <vTaskSuspendAll>
	{
		/* If this is the first call to malloc then the heap will require
		initialisation to setup the list of free blocks. */
		if( pxEnd == NULL )
 8013e6c:	4b58      	ldr	r3, [pc, #352]	; (8013fd0 <pvPortMalloc+0x174>)
 8013e6e:	681b      	ldr	r3, [r3, #0]
 8013e70:	2b00      	cmp	r3, #0
 8013e72:	d101      	bne.n	8013e78 <pvPortMalloc+0x1c>
		{
			prvHeapInit();
 8013e74:	f000 f910 	bl	8014098 <prvHeapInit>

		/* Check the requested block size is not so large that the top bit is
		set.  The top bit of the block size member of the BlockLink_t structure
		is used to determine who owns the block - the application or the
		kernel, so it must be free. */
		if( ( xWantedSize & xBlockAllocatedBit ) == 0 )
 8013e78:	4b56      	ldr	r3, [pc, #344]	; (8013fd4 <pvPortMalloc+0x178>)
 8013e7a:	681a      	ldr	r2, [r3, #0]
 8013e7c:	687b      	ldr	r3, [r7, #4]
 8013e7e:	4013      	ands	r3, r2
 8013e80:	2b00      	cmp	r3, #0
 8013e82:	f040 808e 	bne.w	8013fa2 <pvPortMalloc+0x146>
		{
			/* The wanted size is increased so it can contain a BlockLink_t
			structure in addition to the requested amount of bytes. */
			if( xWantedSize > 0 )
 8013e86:	687b      	ldr	r3, [r7, #4]
 8013e88:	2b00      	cmp	r3, #0
 8013e8a:	d01d      	beq.n	8013ec8 <pvPortMalloc+0x6c>
			{
				xWantedSize += xHeapStructSize;
 8013e8c:	2208      	movs	r2, #8
 8013e8e:	687b      	ldr	r3, [r7, #4]
 8013e90:	4413      	add	r3, r2
 8013e92:	607b      	str	r3, [r7, #4]

				/* Ensure that blocks are always aligned to the required number
				of bytes. */
				if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 8013e94:	687b      	ldr	r3, [r7, #4]
 8013e96:	f003 0307 	and.w	r3, r3, #7
 8013e9a:	2b00      	cmp	r3, #0
 8013e9c:	d014      	beq.n	8013ec8 <pvPortMalloc+0x6c>
				{
					/* Byte alignment required. */
					xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
 8013e9e:	687b      	ldr	r3, [r7, #4]
 8013ea0:	f023 0307 	bic.w	r3, r3, #7
 8013ea4:	3308      	adds	r3, #8
 8013ea6:	607b      	str	r3, [r7, #4]
					configASSERT( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) == 0 );
 8013ea8:	687b      	ldr	r3, [r7, #4]
 8013eaa:	f003 0307 	and.w	r3, r3, #7
 8013eae:	2b00      	cmp	r3, #0
 8013eb0:	d00a      	beq.n	8013ec8 <pvPortMalloc+0x6c>
	__asm volatile
 8013eb2:	f04f 0350 	mov.w	r3, #80	; 0x50
 8013eb6:	f383 8811 	msr	BASEPRI, r3
 8013eba:	f3bf 8f6f 	isb	sy
 8013ebe:	f3bf 8f4f 	dsb	sy
 8013ec2:	617b      	str	r3, [r7, #20]
}
 8013ec4:	bf00      	nop
 8013ec6:	e7fe      	b.n	8013ec6 <pvPortMalloc+0x6a>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
 8013ec8:	687b      	ldr	r3, [r7, #4]
 8013eca:	2b00      	cmp	r3, #0
 8013ecc:	d069      	beq.n	8013fa2 <pvPortMalloc+0x146>
 8013ece:	4b42      	ldr	r3, [pc, #264]	; (8013fd8 <pvPortMalloc+0x17c>)
 8013ed0:	681b      	ldr	r3, [r3, #0]
 8013ed2:	687a      	ldr	r2, [r7, #4]
 8013ed4:	429a      	cmp	r2, r3
 8013ed6:	d864      	bhi.n	8013fa2 <pvPortMalloc+0x146>
			{
				/* Traverse the list from the start	(lowest address) block until
				one	of adequate size is found. */
				pxPreviousBlock = &xStart;
 8013ed8:	4b40      	ldr	r3, [pc, #256]	; (8013fdc <pvPortMalloc+0x180>)
 8013eda:	623b      	str	r3, [r7, #32]
				pxBlock = xStart.pxNextFreeBlock;
 8013edc:	4b3f      	ldr	r3, [pc, #252]	; (8013fdc <pvPortMalloc+0x180>)
 8013ede:	681b      	ldr	r3, [r3, #0]
 8013ee0:	627b      	str	r3, [r7, #36]	; 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 8013ee2:	e004      	b.n	8013eee <pvPortMalloc+0x92>
				{
					pxPreviousBlock = pxBlock;
 8013ee4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8013ee6:	623b      	str	r3, [r7, #32]
					pxBlock = pxBlock->pxNextFreeBlock;
 8013ee8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8013eea:	681b      	ldr	r3, [r3, #0]
 8013eec:	627b      	str	r3, [r7, #36]	; 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 8013eee:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8013ef0:	685b      	ldr	r3, [r3, #4]
 8013ef2:	687a      	ldr	r2, [r7, #4]
 8013ef4:	429a      	cmp	r2, r3
 8013ef6:	d903      	bls.n	8013f00 <pvPortMalloc+0xa4>
 8013ef8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8013efa:	681b      	ldr	r3, [r3, #0]
 8013efc:	2b00      	cmp	r3, #0
 8013efe:	d1f1      	bne.n	8013ee4 <pvPortMalloc+0x88>
				}

				/* If the end marker was reached then a block of adequate size
				was	not found. */
				if( pxBlock != pxEnd )
 8013f00:	4b33      	ldr	r3, [pc, #204]	; (8013fd0 <pvPortMalloc+0x174>)
 8013f02:	681b      	ldr	r3, [r3, #0]
 8013f04:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8013f06:	429a      	cmp	r2, r3
 8013f08:	d04b      	beq.n	8013fa2 <pvPortMalloc+0x146>
				{
					/* Return the memory space pointed to - jumping over the
					BlockLink_t structure at its start. */
					pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 8013f0a:	6a3b      	ldr	r3, [r7, #32]
 8013f0c:	681b      	ldr	r3, [r3, #0]
 8013f0e:	2208      	movs	r2, #8
 8013f10:	4413      	add	r3, r2
 8013f12:	61fb      	str	r3, [r7, #28]

					/* This block is being returned for use so must be taken out
					of the list of free blocks. */
					pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 8013f14:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8013f16:	681a      	ldr	r2, [r3, #0]
 8013f18:	6a3b      	ldr	r3, [r7, #32]
 8013f1a:	601a      	str	r2, [r3, #0]

					/* If the block is larger than required it can be split into
					two. */
					if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 8013f1c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8013f1e:	685a      	ldr	r2, [r3, #4]
 8013f20:	687b      	ldr	r3, [r7, #4]
 8013f22:	1ad2      	subs	r2, r2, r3
 8013f24:	2308      	movs	r3, #8
 8013f26:	005b      	lsls	r3, r3, #1
 8013f28:	429a      	cmp	r2, r3
 8013f2a:	d91f      	bls.n	8013f6c <pvPortMalloc+0x110>
					{
						/* This block is to be split into two.  Create a new
						block following the number of bytes requested. The void
						cast is used to prevent byte alignment warnings from the
						compiler. */
						pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
 8013f2c:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8013f2e:	687b      	ldr	r3, [r7, #4]
 8013f30:	4413      	add	r3, r2
 8013f32:	61bb      	str	r3, [r7, #24]
						configASSERT( ( ( ( size_t ) pxNewBlockLink ) & portBYTE_ALIGNMENT_MASK ) == 0 );
 8013f34:	69bb      	ldr	r3, [r7, #24]
 8013f36:	f003 0307 	and.w	r3, r3, #7
 8013f3a:	2b00      	cmp	r3, #0
 8013f3c:	d00a      	beq.n	8013f54 <pvPortMalloc+0xf8>
	__asm volatile
 8013f3e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8013f42:	f383 8811 	msr	BASEPRI, r3
 8013f46:	f3bf 8f6f 	isb	sy
 8013f4a:	f3bf 8f4f 	dsb	sy
 8013f4e:	613b      	str	r3, [r7, #16]
}
 8013f50:	bf00      	nop
 8013f52:	e7fe      	b.n	8013f52 <pvPortMalloc+0xf6>

						/* Calculate the sizes of two blocks split from the
						single block. */
						pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 8013f54:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8013f56:	685a      	ldr	r2, [r3, #4]
 8013f58:	687b      	ldr	r3, [r7, #4]
 8013f5a:	1ad2      	subs	r2, r2, r3
 8013f5c:	69bb      	ldr	r3, [r7, #24]
 8013f5e:	605a      	str	r2, [r3, #4]
						pxBlock->xBlockSize = xWantedSize;
 8013f60:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8013f62:	687a      	ldr	r2, [r7, #4]
 8013f64:	605a      	str	r2, [r3, #4]

						/* Insert the new block into the list of free blocks. */
						prvInsertBlockIntoFreeList( pxNewBlockLink );
 8013f66:	69b8      	ldr	r0, [r7, #24]
 8013f68:	f000 f8f8 	bl	801415c <prvInsertBlockIntoFreeList>
					else
					{
						mtCOVERAGE_TEST_MARKER();
					}

					xFreeBytesRemaining -= pxBlock->xBlockSize;
 8013f6c:	4b1a      	ldr	r3, [pc, #104]	; (8013fd8 <pvPortMalloc+0x17c>)
 8013f6e:	681a      	ldr	r2, [r3, #0]
 8013f70:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8013f72:	685b      	ldr	r3, [r3, #4]
 8013f74:	1ad3      	subs	r3, r2, r3
 8013f76:	4a18      	ldr	r2, [pc, #96]	; (8013fd8 <pvPortMalloc+0x17c>)
 8013f78:	6013      	str	r3, [r2, #0]

					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 8013f7a:	4b17      	ldr	r3, [pc, #92]	; (8013fd8 <pvPortMalloc+0x17c>)
 8013f7c:	681a      	ldr	r2, [r3, #0]
 8013f7e:	4b18      	ldr	r3, [pc, #96]	; (8013fe0 <pvPortMalloc+0x184>)
 8013f80:	681b      	ldr	r3, [r3, #0]
 8013f82:	429a      	cmp	r2, r3
 8013f84:	d203      	bcs.n	8013f8e <pvPortMalloc+0x132>
					{
						xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
 8013f86:	4b14      	ldr	r3, [pc, #80]	; (8013fd8 <pvPortMalloc+0x17c>)
 8013f88:	681b      	ldr	r3, [r3, #0]
 8013f8a:	4a15      	ldr	r2, [pc, #84]	; (8013fe0 <pvPortMalloc+0x184>)
 8013f8c:	6013      	str	r3, [r2, #0]
						mtCOVERAGE_TEST_MARKER();
					}

					/* The block is being returned - it is allocated and owned
					by the application and has no "next" block. */
					pxBlock->xBlockSize |= xBlockAllocatedBit;
 8013f8e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8013f90:	685a      	ldr	r2, [r3, #4]
 8013f92:	4b10      	ldr	r3, [pc, #64]	; (8013fd4 <pvPortMalloc+0x178>)
 8013f94:	681b      	ldr	r3, [r3, #0]
 8013f96:	431a      	orrs	r2, r3
 8013f98:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8013f9a:	605a      	str	r2, [r3, #4]
					pxBlock->pxNextFreeBlock = NULL;
 8013f9c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8013f9e:	2200      	movs	r2, #0
 8013fa0:	601a      	str	r2, [r3, #0]
			mtCOVERAGE_TEST_MARKER();
		}

		traceMALLOC( pvReturn, xWantedSize );
	}
	( void ) xTaskResumeAll();
 8013fa2:	f7fe fe91 	bl	8012cc8 <xTaskResumeAll>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif

	configASSERT( ( ( ( size_t ) pvReturn ) & ( size_t ) portBYTE_ALIGNMENT_MASK ) == 0 );
 8013fa6:	69fb      	ldr	r3, [r7, #28]
 8013fa8:	f003 0307 	and.w	r3, r3, #7
 8013fac:	2b00      	cmp	r3, #0
 8013fae:	d00a      	beq.n	8013fc6 <pvPortMalloc+0x16a>
	__asm volatile
 8013fb0:	f04f 0350 	mov.w	r3, #80	; 0x50
 8013fb4:	f383 8811 	msr	BASEPRI, r3
 8013fb8:	f3bf 8f6f 	isb	sy
 8013fbc:	f3bf 8f4f 	dsb	sy
 8013fc0:	60fb      	str	r3, [r7, #12]
}
 8013fc2:	bf00      	nop
 8013fc4:	e7fe      	b.n	8013fc4 <pvPortMalloc+0x168>
	return pvReturn;
 8013fc6:	69fb      	ldr	r3, [r7, #28]
}
 8013fc8:	4618      	mov	r0, r3
 8013fca:	3728      	adds	r7, #40	; 0x28
 8013fcc:	46bd      	mov	sp, r7
 8013fce:	bd80      	pop	{r7, pc}
 8013fd0:	200027a4 	.word	0x200027a4
 8013fd4:	200027b0 	.word	0x200027b0
 8013fd8:	200027a8 	.word	0x200027a8
 8013fdc:	2000279c 	.word	0x2000279c
 8013fe0:	200027ac 	.word	0x200027ac

08013fe4 <vPortFree>:
/*-----------------------------------------------------------*/

void vPortFree( void *pv )
{
 8013fe4:	b580      	push	{r7, lr}
 8013fe6:	b086      	sub	sp, #24
 8013fe8:	af00      	add	r7, sp, #0
 8013fea:	6078      	str	r0, [r7, #4]
uint8_t *puc = ( uint8_t * ) pv;
 8013fec:	687b      	ldr	r3, [r7, #4]
 8013fee:	617b      	str	r3, [r7, #20]
BlockLink_t *pxLink;

	if( pv != NULL )
 8013ff0:	687b      	ldr	r3, [r7, #4]
 8013ff2:	2b00      	cmp	r3, #0
 8013ff4:	d048      	beq.n	8014088 <vPortFree+0xa4>
	{
		/* The memory being freed will have an BlockLink_t structure immediately
		before it. */
		puc -= xHeapStructSize;
 8013ff6:	2308      	movs	r3, #8
 8013ff8:	425b      	negs	r3, r3
 8013ffa:	697a      	ldr	r2, [r7, #20]
 8013ffc:	4413      	add	r3, r2
 8013ffe:	617b      	str	r3, [r7, #20]

		/* This casting is to keep the compiler from issuing warnings. */
		pxLink = ( void * ) puc;
 8014000:	697b      	ldr	r3, [r7, #20]
 8014002:	613b      	str	r3, [r7, #16]

		/* Check the block is actually allocated. */
		configASSERT( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 );
 8014004:	693b      	ldr	r3, [r7, #16]
 8014006:	685a      	ldr	r2, [r3, #4]
 8014008:	4b21      	ldr	r3, [pc, #132]	; (8014090 <vPortFree+0xac>)
 801400a:	681b      	ldr	r3, [r3, #0]
 801400c:	4013      	ands	r3, r2
 801400e:	2b00      	cmp	r3, #0
 8014010:	d10a      	bne.n	8014028 <vPortFree+0x44>
	__asm volatile
 8014012:	f04f 0350 	mov.w	r3, #80	; 0x50
 8014016:	f383 8811 	msr	BASEPRI, r3
 801401a:	f3bf 8f6f 	isb	sy
 801401e:	f3bf 8f4f 	dsb	sy
 8014022:	60fb      	str	r3, [r7, #12]
}
 8014024:	bf00      	nop
 8014026:	e7fe      	b.n	8014026 <vPortFree+0x42>
		configASSERT( pxLink->pxNextFreeBlock == NULL );
 8014028:	693b      	ldr	r3, [r7, #16]
 801402a:	681b      	ldr	r3, [r3, #0]
 801402c:	2b00      	cmp	r3, #0
 801402e:	d00a      	beq.n	8014046 <vPortFree+0x62>
	__asm volatile
 8014030:	f04f 0350 	mov.w	r3, #80	; 0x50
 8014034:	f383 8811 	msr	BASEPRI, r3
 8014038:	f3bf 8f6f 	isb	sy
 801403c:	f3bf 8f4f 	dsb	sy
 8014040:	60bb      	str	r3, [r7, #8]
}
 8014042:	bf00      	nop
 8014044:	e7fe      	b.n	8014044 <vPortFree+0x60>

		if( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 )
 8014046:	693b      	ldr	r3, [r7, #16]
 8014048:	685a      	ldr	r2, [r3, #4]
 801404a:	4b11      	ldr	r3, [pc, #68]	; (8014090 <vPortFree+0xac>)
 801404c:	681b      	ldr	r3, [r3, #0]
 801404e:	4013      	ands	r3, r2
 8014050:	2b00      	cmp	r3, #0
 8014052:	d019      	beq.n	8014088 <vPortFree+0xa4>
		{
			if( pxLink->pxNextFreeBlock == NULL )
 8014054:	693b      	ldr	r3, [r7, #16]
 8014056:	681b      	ldr	r3, [r3, #0]
 8014058:	2b00      	cmp	r3, #0
 801405a:	d115      	bne.n	8014088 <vPortFree+0xa4>
			{
				/* The block is being returned to the heap - it is no longer
				allocated. */
				pxLink->xBlockSize &= ~xBlockAllocatedBit;
 801405c:	693b      	ldr	r3, [r7, #16]
 801405e:	685a      	ldr	r2, [r3, #4]
 8014060:	4b0b      	ldr	r3, [pc, #44]	; (8014090 <vPortFree+0xac>)
 8014062:	681b      	ldr	r3, [r3, #0]
 8014064:	43db      	mvns	r3, r3
 8014066:	401a      	ands	r2, r3
 8014068:	693b      	ldr	r3, [r7, #16]
 801406a:	605a      	str	r2, [r3, #4]

				vTaskSuspendAll();
 801406c:	f7fe fe1e 	bl	8012cac <vTaskSuspendAll>
				{
					/* Add this block to the list of free blocks. */
					xFreeBytesRemaining += pxLink->xBlockSize;
 8014070:	693b      	ldr	r3, [r7, #16]
 8014072:	685a      	ldr	r2, [r3, #4]
 8014074:	4b07      	ldr	r3, [pc, #28]	; (8014094 <vPortFree+0xb0>)
 8014076:	681b      	ldr	r3, [r3, #0]
 8014078:	4413      	add	r3, r2
 801407a:	4a06      	ldr	r2, [pc, #24]	; (8014094 <vPortFree+0xb0>)
 801407c:	6013      	str	r3, [r2, #0]
					traceFREE( pv, pxLink->xBlockSize );
					prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 801407e:	6938      	ldr	r0, [r7, #16]
 8014080:	f000 f86c 	bl	801415c <prvInsertBlockIntoFreeList>
				}
				( void ) xTaskResumeAll();
 8014084:	f7fe fe20 	bl	8012cc8 <xTaskResumeAll>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
}
 8014088:	bf00      	nop
 801408a:	3718      	adds	r7, #24
 801408c:	46bd      	mov	sp, r7
 801408e:	bd80      	pop	{r7, pc}
 8014090:	200027b0 	.word	0x200027b0
 8014094:	200027a8 	.word	0x200027a8

08014098 <prvHeapInit>:
	/* This just exists to keep the linker quiet. */
}
/*-----------------------------------------------------------*/

static void prvHeapInit( void )
{
 8014098:	b480      	push	{r7}
 801409a:	b085      	sub	sp, #20
 801409c:	af00      	add	r7, sp, #0
BlockLink_t *pxFirstFreeBlock;
uint8_t *pucAlignedHeap;
size_t uxAddress;
size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;
 801409e:	f44f 53fa 	mov.w	r3, #8000	; 0x1f40
 80140a2:	60bb      	str	r3, [r7, #8]

	/* Ensure the heap starts on a correctly aligned boundary. */
	uxAddress = ( size_t ) ucHeap;
 80140a4:	4b27      	ldr	r3, [pc, #156]	; (8014144 <prvHeapInit+0xac>)
 80140a6:	60fb      	str	r3, [r7, #12]

	if( ( uxAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 80140a8:	68fb      	ldr	r3, [r7, #12]
 80140aa:	f003 0307 	and.w	r3, r3, #7
 80140ae:	2b00      	cmp	r3, #0
 80140b0:	d00c      	beq.n	80140cc <prvHeapInit+0x34>
	{
		uxAddress += ( portBYTE_ALIGNMENT - 1 );
 80140b2:	68fb      	ldr	r3, [r7, #12]
 80140b4:	3307      	adds	r3, #7
 80140b6:	60fb      	str	r3, [r7, #12]
		uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 80140b8:	68fb      	ldr	r3, [r7, #12]
 80140ba:	f023 0307 	bic.w	r3, r3, #7
 80140be:	60fb      	str	r3, [r7, #12]
		xTotalHeapSize -= uxAddress - ( size_t ) ucHeap;
 80140c0:	68ba      	ldr	r2, [r7, #8]
 80140c2:	68fb      	ldr	r3, [r7, #12]
 80140c4:	1ad3      	subs	r3, r2, r3
 80140c6:	4a1f      	ldr	r2, [pc, #124]	; (8014144 <prvHeapInit+0xac>)
 80140c8:	4413      	add	r3, r2
 80140ca:	60bb      	str	r3, [r7, #8]
	}

	pucAlignedHeap = ( uint8_t * ) uxAddress;
 80140cc:	68fb      	ldr	r3, [r7, #12]
 80140ce:	607b      	str	r3, [r7, #4]

	/* xStart is used to hold a pointer to the first item in the list of free
	blocks.  The void cast is used to prevent compiler warnings. */
	xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 80140d0:	4a1d      	ldr	r2, [pc, #116]	; (8014148 <prvHeapInit+0xb0>)
 80140d2:	687b      	ldr	r3, [r7, #4]
 80140d4:	6013      	str	r3, [r2, #0]
	xStart.xBlockSize = ( size_t ) 0;
 80140d6:	4b1c      	ldr	r3, [pc, #112]	; (8014148 <prvHeapInit+0xb0>)
 80140d8:	2200      	movs	r2, #0
 80140da:	605a      	str	r2, [r3, #4]

	/* pxEnd is used to mark the end of the list of free blocks and is inserted
	at the end of the heap space. */
	uxAddress = ( ( size_t ) pucAlignedHeap ) + xTotalHeapSize;
 80140dc:	687b      	ldr	r3, [r7, #4]
 80140de:	68ba      	ldr	r2, [r7, #8]
 80140e0:	4413      	add	r3, r2
 80140e2:	60fb      	str	r3, [r7, #12]
	uxAddress -= xHeapStructSize;
 80140e4:	2208      	movs	r2, #8
 80140e6:	68fb      	ldr	r3, [r7, #12]
 80140e8:	1a9b      	subs	r3, r3, r2
 80140ea:	60fb      	str	r3, [r7, #12]
	uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 80140ec:	68fb      	ldr	r3, [r7, #12]
 80140ee:	f023 0307 	bic.w	r3, r3, #7
 80140f2:	60fb      	str	r3, [r7, #12]
	pxEnd = ( void * ) uxAddress;
 80140f4:	68fb      	ldr	r3, [r7, #12]
 80140f6:	4a15      	ldr	r2, [pc, #84]	; (801414c <prvHeapInit+0xb4>)
 80140f8:	6013      	str	r3, [r2, #0]
	pxEnd->xBlockSize = 0;
 80140fa:	4b14      	ldr	r3, [pc, #80]	; (801414c <prvHeapInit+0xb4>)
 80140fc:	681b      	ldr	r3, [r3, #0]
 80140fe:	2200      	movs	r2, #0
 8014100:	605a      	str	r2, [r3, #4]
	pxEnd->pxNextFreeBlock = NULL;
 8014102:	4b12      	ldr	r3, [pc, #72]	; (801414c <prvHeapInit+0xb4>)
 8014104:	681b      	ldr	r3, [r3, #0]
 8014106:	2200      	movs	r2, #0
 8014108:	601a      	str	r2, [r3, #0]

	/* To start with there is a single free block that is sized to take up the
	entire heap space, minus the space taken by pxEnd. */
	pxFirstFreeBlock = ( void * ) pucAlignedHeap;
 801410a:	687b      	ldr	r3, [r7, #4]
 801410c:	603b      	str	r3, [r7, #0]
	pxFirstFreeBlock->xBlockSize = uxAddress - ( size_t ) pxFirstFreeBlock;
 801410e:	683b      	ldr	r3, [r7, #0]
 8014110:	68fa      	ldr	r2, [r7, #12]
 8014112:	1ad2      	subs	r2, r2, r3
 8014114:	683b      	ldr	r3, [r7, #0]
 8014116:	605a      	str	r2, [r3, #4]
	pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
 8014118:	4b0c      	ldr	r3, [pc, #48]	; (801414c <prvHeapInit+0xb4>)
 801411a:	681a      	ldr	r2, [r3, #0]
 801411c:	683b      	ldr	r3, [r7, #0]
 801411e:	601a      	str	r2, [r3, #0]

	/* Only one block exists - and it covers the entire usable heap space. */
	xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 8014120:	683b      	ldr	r3, [r7, #0]
 8014122:	685b      	ldr	r3, [r3, #4]
 8014124:	4a0a      	ldr	r2, [pc, #40]	; (8014150 <prvHeapInit+0xb8>)
 8014126:	6013      	str	r3, [r2, #0]
	xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 8014128:	683b      	ldr	r3, [r7, #0]
 801412a:	685b      	ldr	r3, [r3, #4]
 801412c:	4a09      	ldr	r2, [pc, #36]	; (8014154 <prvHeapInit+0xbc>)
 801412e:	6013      	str	r3, [r2, #0]

	/* Work out the position of the top bit in a size_t variable. */
	xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
 8014130:	4b09      	ldr	r3, [pc, #36]	; (8014158 <prvHeapInit+0xc0>)
 8014132:	f04f 4200 	mov.w	r2, #2147483648	; 0x80000000
 8014136:	601a      	str	r2, [r3, #0]
}
 8014138:	bf00      	nop
 801413a:	3714      	adds	r7, #20
 801413c:	46bd      	mov	sp, r7
 801413e:	bc80      	pop	{r7}
 8014140:	4770      	bx	lr
 8014142:	bf00      	nop
 8014144:	2000085c 	.word	0x2000085c
 8014148:	2000279c 	.word	0x2000279c
 801414c:	200027a4 	.word	0x200027a4
 8014150:	200027ac 	.word	0x200027ac
 8014154:	200027a8 	.word	0x200027a8
 8014158:	200027b0 	.word	0x200027b0

0801415c <prvInsertBlockIntoFreeList>:
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( BlockLink_t *pxBlockToInsert )
{
 801415c:	b480      	push	{r7}
 801415e:	b085      	sub	sp, #20
 8014160:	af00      	add	r7, sp, #0
 8014162:	6078      	str	r0, [r7, #4]
BlockLink_t *pxIterator;
uint8_t *puc;

	/* Iterate through the list until a block is found that has a higher address
	than the block being inserted. */
	for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 8014164:	4b27      	ldr	r3, [pc, #156]	; (8014204 <prvInsertBlockIntoFreeList+0xa8>)
 8014166:	60fb      	str	r3, [r7, #12]
 8014168:	e002      	b.n	8014170 <prvInsertBlockIntoFreeList+0x14>
 801416a:	68fb      	ldr	r3, [r7, #12]
 801416c:	681b      	ldr	r3, [r3, #0]
 801416e:	60fb      	str	r3, [r7, #12]
 8014170:	68fb      	ldr	r3, [r7, #12]
 8014172:	681b      	ldr	r3, [r3, #0]
 8014174:	687a      	ldr	r2, [r7, #4]
 8014176:	429a      	cmp	r2, r3
 8014178:	d8f7      	bhi.n	801416a <prvInsertBlockIntoFreeList+0xe>
		/* Nothing to do here, just iterate to the right position. */
	}

	/* Do the block being inserted, and the block it is being inserted after
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxIterator;
 801417a:	68fb      	ldr	r3, [r7, #12]
 801417c:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 801417e:	68fb      	ldr	r3, [r7, #12]
 8014180:	685b      	ldr	r3, [r3, #4]
 8014182:	68ba      	ldr	r2, [r7, #8]
 8014184:	4413      	add	r3, r2
 8014186:	687a      	ldr	r2, [r7, #4]
 8014188:	429a      	cmp	r2, r3
 801418a:	d108      	bne.n	801419e <prvInsertBlockIntoFreeList+0x42>
	{
		pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 801418c:	68fb      	ldr	r3, [r7, #12]
 801418e:	685a      	ldr	r2, [r3, #4]
 8014190:	687b      	ldr	r3, [r7, #4]
 8014192:	685b      	ldr	r3, [r3, #4]
 8014194:	441a      	add	r2, r3
 8014196:	68fb      	ldr	r3, [r7, #12]
 8014198:	605a      	str	r2, [r3, #4]
		pxBlockToInsert = pxIterator;
 801419a:	68fb      	ldr	r3, [r7, #12]
 801419c:	607b      	str	r3, [r7, #4]
		mtCOVERAGE_TEST_MARKER();
	}

	/* Do the block being inserted, and the block it is being inserted before
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxBlockToInsert;
 801419e:	687b      	ldr	r3, [r7, #4]
 80141a0:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 80141a2:	687b      	ldr	r3, [r7, #4]
 80141a4:	685b      	ldr	r3, [r3, #4]
 80141a6:	68ba      	ldr	r2, [r7, #8]
 80141a8:	441a      	add	r2, r3
 80141aa:	68fb      	ldr	r3, [r7, #12]
 80141ac:	681b      	ldr	r3, [r3, #0]
 80141ae:	429a      	cmp	r2, r3
 80141b0:	d118      	bne.n	80141e4 <prvInsertBlockIntoFreeList+0x88>
	{
		if( pxIterator->pxNextFreeBlock != pxEnd )
 80141b2:	68fb      	ldr	r3, [r7, #12]
 80141b4:	681a      	ldr	r2, [r3, #0]
 80141b6:	4b14      	ldr	r3, [pc, #80]	; (8014208 <prvInsertBlockIntoFreeList+0xac>)
 80141b8:	681b      	ldr	r3, [r3, #0]
 80141ba:	429a      	cmp	r2, r3
 80141bc:	d00d      	beq.n	80141da <prvInsertBlockIntoFreeList+0x7e>
		{
			/* Form one big block from the two blocks. */
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 80141be:	687b      	ldr	r3, [r7, #4]
 80141c0:	685a      	ldr	r2, [r3, #4]
 80141c2:	68fb      	ldr	r3, [r7, #12]
 80141c4:	681b      	ldr	r3, [r3, #0]
 80141c6:	685b      	ldr	r3, [r3, #4]
 80141c8:	441a      	add	r2, r3
 80141ca:	687b      	ldr	r3, [r7, #4]
 80141cc:	605a      	str	r2, [r3, #4]
			pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 80141ce:	68fb      	ldr	r3, [r7, #12]
 80141d0:	681b      	ldr	r3, [r3, #0]
 80141d2:	681a      	ldr	r2, [r3, #0]
 80141d4:	687b      	ldr	r3, [r7, #4]
 80141d6:	601a      	str	r2, [r3, #0]
 80141d8:	e008      	b.n	80141ec <prvInsertBlockIntoFreeList+0x90>
		}
		else
		{
			pxBlockToInsert->pxNextFreeBlock = pxEnd;
 80141da:	4b0b      	ldr	r3, [pc, #44]	; (8014208 <prvInsertBlockIntoFreeList+0xac>)
 80141dc:	681a      	ldr	r2, [r3, #0]
 80141de:	687b      	ldr	r3, [r7, #4]
 80141e0:	601a      	str	r2, [r3, #0]
 80141e2:	e003      	b.n	80141ec <prvInsertBlockIntoFreeList+0x90>
		}
	}
	else
	{
		pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
 80141e4:	68fb      	ldr	r3, [r7, #12]
 80141e6:	681a      	ldr	r2, [r3, #0]
 80141e8:	687b      	ldr	r3, [r7, #4]
 80141ea:	601a      	str	r2, [r3, #0]

	/* If the block being inserted plugged a gab, so was merged with the block
	before and the block after, then it's pxNextFreeBlock pointer will have
	already been set, and should not be set here as that would make it point
	to itself. */
	if( pxIterator != pxBlockToInsert )
 80141ec:	68fa      	ldr	r2, [r7, #12]
 80141ee:	687b      	ldr	r3, [r7, #4]
 80141f0:	429a      	cmp	r2, r3
 80141f2:	d002      	beq.n	80141fa <prvInsertBlockIntoFreeList+0x9e>
	{
		pxIterator->pxNextFreeBlock = pxBlockToInsert;
 80141f4:	68fb      	ldr	r3, [r7, #12]
 80141f6:	687a      	ldr	r2, [r7, #4]
 80141f8:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 80141fa:	bf00      	nop
 80141fc:	3714      	adds	r7, #20
 80141fe:	46bd      	mov	sp, r7
 8014200:	bc80      	pop	{r7}
 8014202:	4770      	bx	lr
 8014204:	2000279c 	.word	0x2000279c
 8014208:	200027a4 	.word	0x200027a4

0801420c <atoi>:
 801420c:	220a      	movs	r2, #10
 801420e:	2100      	movs	r1, #0
 8014210:	f000 ba60 	b.w	80146d4 <strtol>

08014214 <__errno>:
 8014214:	4b01      	ldr	r3, [pc, #4]	; (801421c <__errno+0x8>)
 8014216:	6818      	ldr	r0, [r3, #0]
 8014218:	4770      	bx	lr
 801421a:	bf00      	nop
 801421c:	20000088 	.word	0x20000088

08014220 <__libc_init_array>:
 8014220:	b570      	push	{r4, r5, r6, lr}
 8014222:	2600      	movs	r6, #0
 8014224:	4d0c      	ldr	r5, [pc, #48]	; (8014258 <__libc_init_array+0x38>)
 8014226:	4c0d      	ldr	r4, [pc, #52]	; (801425c <__libc_init_array+0x3c>)
 8014228:	1b64      	subs	r4, r4, r5
 801422a:	10a4      	asrs	r4, r4, #2
 801422c:	42a6      	cmp	r6, r4
 801422e:	d109      	bne.n	8014244 <__libc_init_array+0x24>
 8014230:	f000 fdb8 	bl	8014da4 <_init>
 8014234:	2600      	movs	r6, #0
 8014236:	4d0a      	ldr	r5, [pc, #40]	; (8014260 <__libc_init_array+0x40>)
 8014238:	4c0a      	ldr	r4, [pc, #40]	; (8014264 <__libc_init_array+0x44>)
 801423a:	1b64      	subs	r4, r4, r5
 801423c:	10a4      	asrs	r4, r4, #2
 801423e:	42a6      	cmp	r6, r4
 8014240:	d105      	bne.n	801424e <__libc_init_array+0x2e>
 8014242:	bd70      	pop	{r4, r5, r6, pc}
 8014244:	f855 3b04 	ldr.w	r3, [r5], #4
 8014248:	4798      	blx	r3
 801424a:	3601      	adds	r6, #1
 801424c:	e7ee      	b.n	801422c <__libc_init_array+0xc>
 801424e:	f855 3b04 	ldr.w	r3, [r5], #4
 8014252:	4798      	blx	r3
 8014254:	3601      	adds	r6, #1
 8014256:	e7f2      	b.n	801423e <__libc_init_array+0x1e>
 8014258:	0801522c 	.word	0x0801522c
 801425c:	0801522c 	.word	0x0801522c
 8014260:	0801522c 	.word	0x0801522c
 8014264:	08015230 	.word	0x08015230

08014268 <__retarget_lock_acquire_recursive>:
 8014268:	4770      	bx	lr

0801426a <__retarget_lock_release_recursive>:
 801426a:	4770      	bx	lr

0801426c <malloc>:
 801426c:	4b02      	ldr	r3, [pc, #8]	; (8014278 <malloc+0xc>)
 801426e:	4601      	mov	r1, r0
 8014270:	6818      	ldr	r0, [r3, #0]
 8014272:	f000 b881 	b.w	8014378 <_malloc_r>
 8014276:	bf00      	nop
 8014278:	20000088 	.word	0x20000088

0801427c <memcpy>:
 801427c:	440a      	add	r2, r1
 801427e:	4291      	cmp	r1, r2
 8014280:	f100 33ff 	add.w	r3, r0, #4294967295
 8014284:	d100      	bne.n	8014288 <memcpy+0xc>
 8014286:	4770      	bx	lr
 8014288:	b510      	push	{r4, lr}
 801428a:	f811 4b01 	ldrb.w	r4, [r1], #1
 801428e:	4291      	cmp	r1, r2
 8014290:	f803 4f01 	strb.w	r4, [r3, #1]!
 8014294:	d1f9      	bne.n	801428a <memcpy+0xe>
 8014296:	bd10      	pop	{r4, pc}

08014298 <memset>:
 8014298:	4603      	mov	r3, r0
 801429a:	4402      	add	r2, r0
 801429c:	4293      	cmp	r3, r2
 801429e:	d100      	bne.n	80142a2 <memset+0xa>
 80142a0:	4770      	bx	lr
 80142a2:	f803 1b01 	strb.w	r1, [r3], #1
 80142a6:	e7f9      	b.n	801429c <memset+0x4>

080142a8 <_free_r>:
 80142a8:	b538      	push	{r3, r4, r5, lr}
 80142aa:	4605      	mov	r5, r0
 80142ac:	2900      	cmp	r1, #0
 80142ae:	d040      	beq.n	8014332 <_free_r+0x8a>
 80142b0:	f851 3c04 	ldr.w	r3, [r1, #-4]
 80142b4:	1f0c      	subs	r4, r1, #4
 80142b6:	2b00      	cmp	r3, #0
 80142b8:	bfb8      	it	lt
 80142ba:	18e4      	addlt	r4, r4, r3
 80142bc:	f000 fa14 	bl	80146e8 <__malloc_lock>
 80142c0:	4a1c      	ldr	r2, [pc, #112]	; (8014334 <_free_r+0x8c>)
 80142c2:	6813      	ldr	r3, [r2, #0]
 80142c4:	b933      	cbnz	r3, 80142d4 <_free_r+0x2c>
 80142c6:	6063      	str	r3, [r4, #4]
 80142c8:	6014      	str	r4, [r2, #0]
 80142ca:	4628      	mov	r0, r5
 80142cc:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 80142d0:	f000 ba10 	b.w	80146f4 <__malloc_unlock>
 80142d4:	42a3      	cmp	r3, r4
 80142d6:	d908      	bls.n	80142ea <_free_r+0x42>
 80142d8:	6820      	ldr	r0, [r4, #0]
 80142da:	1821      	adds	r1, r4, r0
 80142dc:	428b      	cmp	r3, r1
 80142de:	bf01      	itttt	eq
 80142e0:	6819      	ldreq	r1, [r3, #0]
 80142e2:	685b      	ldreq	r3, [r3, #4]
 80142e4:	1809      	addeq	r1, r1, r0
 80142e6:	6021      	streq	r1, [r4, #0]
 80142e8:	e7ed      	b.n	80142c6 <_free_r+0x1e>
 80142ea:	461a      	mov	r2, r3
 80142ec:	685b      	ldr	r3, [r3, #4]
 80142ee:	b10b      	cbz	r3, 80142f4 <_free_r+0x4c>
 80142f0:	42a3      	cmp	r3, r4
 80142f2:	d9fa      	bls.n	80142ea <_free_r+0x42>
 80142f4:	6811      	ldr	r1, [r2, #0]
 80142f6:	1850      	adds	r0, r2, r1
 80142f8:	42a0      	cmp	r0, r4
 80142fa:	d10b      	bne.n	8014314 <_free_r+0x6c>
 80142fc:	6820      	ldr	r0, [r4, #0]
 80142fe:	4401      	add	r1, r0
 8014300:	1850      	adds	r0, r2, r1
 8014302:	4283      	cmp	r3, r0
 8014304:	6011      	str	r1, [r2, #0]
 8014306:	d1e0      	bne.n	80142ca <_free_r+0x22>
 8014308:	6818      	ldr	r0, [r3, #0]
 801430a:	685b      	ldr	r3, [r3, #4]
 801430c:	4401      	add	r1, r0
 801430e:	6011      	str	r1, [r2, #0]
 8014310:	6053      	str	r3, [r2, #4]
 8014312:	e7da      	b.n	80142ca <_free_r+0x22>
 8014314:	d902      	bls.n	801431c <_free_r+0x74>
 8014316:	230c      	movs	r3, #12
 8014318:	602b      	str	r3, [r5, #0]
 801431a:	e7d6      	b.n	80142ca <_free_r+0x22>
 801431c:	6820      	ldr	r0, [r4, #0]
 801431e:	1821      	adds	r1, r4, r0
 8014320:	428b      	cmp	r3, r1
 8014322:	bf01      	itttt	eq
 8014324:	6819      	ldreq	r1, [r3, #0]
 8014326:	685b      	ldreq	r3, [r3, #4]
 8014328:	1809      	addeq	r1, r1, r0
 801432a:	6021      	streq	r1, [r4, #0]
 801432c:	6063      	str	r3, [r4, #4]
 801432e:	6054      	str	r4, [r2, #4]
 8014330:	e7cb      	b.n	80142ca <_free_r+0x22>
 8014332:	bd38      	pop	{r3, r4, r5, pc}
 8014334:	200027b8 	.word	0x200027b8

08014338 <sbrk_aligned>:
 8014338:	b570      	push	{r4, r5, r6, lr}
 801433a:	4e0e      	ldr	r6, [pc, #56]	; (8014374 <sbrk_aligned+0x3c>)
 801433c:	460c      	mov	r4, r1
 801433e:	6831      	ldr	r1, [r6, #0]
 8014340:	4605      	mov	r5, r0
 8014342:	b911      	cbnz	r1, 801434a <sbrk_aligned+0x12>
 8014344:	f000 f8f6 	bl	8014534 <_sbrk_r>
 8014348:	6030      	str	r0, [r6, #0]
 801434a:	4621      	mov	r1, r4
 801434c:	4628      	mov	r0, r5
 801434e:	f000 f8f1 	bl	8014534 <_sbrk_r>
 8014352:	1c43      	adds	r3, r0, #1
 8014354:	d00a      	beq.n	801436c <sbrk_aligned+0x34>
 8014356:	1cc4      	adds	r4, r0, #3
 8014358:	f024 0403 	bic.w	r4, r4, #3
 801435c:	42a0      	cmp	r0, r4
 801435e:	d007      	beq.n	8014370 <sbrk_aligned+0x38>
 8014360:	1a21      	subs	r1, r4, r0
 8014362:	4628      	mov	r0, r5
 8014364:	f000 f8e6 	bl	8014534 <_sbrk_r>
 8014368:	3001      	adds	r0, #1
 801436a:	d101      	bne.n	8014370 <sbrk_aligned+0x38>
 801436c:	f04f 34ff 	mov.w	r4, #4294967295
 8014370:	4620      	mov	r0, r4
 8014372:	bd70      	pop	{r4, r5, r6, pc}
 8014374:	200027bc 	.word	0x200027bc

08014378 <_malloc_r>:
 8014378:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 801437c:	1ccd      	adds	r5, r1, #3
 801437e:	f025 0503 	bic.w	r5, r5, #3
 8014382:	3508      	adds	r5, #8
 8014384:	2d0c      	cmp	r5, #12
 8014386:	bf38      	it	cc
 8014388:	250c      	movcc	r5, #12
 801438a:	2d00      	cmp	r5, #0
 801438c:	4607      	mov	r7, r0
 801438e:	db01      	blt.n	8014394 <_malloc_r+0x1c>
 8014390:	42a9      	cmp	r1, r5
 8014392:	d905      	bls.n	80143a0 <_malloc_r+0x28>
 8014394:	230c      	movs	r3, #12
 8014396:	2600      	movs	r6, #0
 8014398:	603b      	str	r3, [r7, #0]
 801439a:	4630      	mov	r0, r6
 801439c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80143a0:	4e2e      	ldr	r6, [pc, #184]	; (801445c <_malloc_r+0xe4>)
 80143a2:	f000 f9a1 	bl	80146e8 <__malloc_lock>
 80143a6:	6833      	ldr	r3, [r6, #0]
 80143a8:	461c      	mov	r4, r3
 80143aa:	bb34      	cbnz	r4, 80143fa <_malloc_r+0x82>
 80143ac:	4629      	mov	r1, r5
 80143ae:	4638      	mov	r0, r7
 80143b0:	f7ff ffc2 	bl	8014338 <sbrk_aligned>
 80143b4:	1c43      	adds	r3, r0, #1
 80143b6:	4604      	mov	r4, r0
 80143b8:	d14d      	bne.n	8014456 <_malloc_r+0xde>
 80143ba:	6834      	ldr	r4, [r6, #0]
 80143bc:	4626      	mov	r6, r4
 80143be:	2e00      	cmp	r6, #0
 80143c0:	d140      	bne.n	8014444 <_malloc_r+0xcc>
 80143c2:	6823      	ldr	r3, [r4, #0]
 80143c4:	4631      	mov	r1, r6
 80143c6:	4638      	mov	r0, r7
 80143c8:	eb04 0803 	add.w	r8, r4, r3
 80143cc:	f000 f8b2 	bl	8014534 <_sbrk_r>
 80143d0:	4580      	cmp	r8, r0
 80143d2:	d13a      	bne.n	801444a <_malloc_r+0xd2>
 80143d4:	6821      	ldr	r1, [r4, #0]
 80143d6:	3503      	adds	r5, #3
 80143d8:	1a6d      	subs	r5, r5, r1
 80143da:	f025 0503 	bic.w	r5, r5, #3
 80143de:	3508      	adds	r5, #8
 80143e0:	2d0c      	cmp	r5, #12
 80143e2:	bf38      	it	cc
 80143e4:	250c      	movcc	r5, #12
 80143e6:	4638      	mov	r0, r7
 80143e8:	4629      	mov	r1, r5
 80143ea:	f7ff ffa5 	bl	8014338 <sbrk_aligned>
 80143ee:	3001      	adds	r0, #1
 80143f0:	d02b      	beq.n	801444a <_malloc_r+0xd2>
 80143f2:	6823      	ldr	r3, [r4, #0]
 80143f4:	442b      	add	r3, r5
 80143f6:	6023      	str	r3, [r4, #0]
 80143f8:	e00e      	b.n	8014418 <_malloc_r+0xa0>
 80143fa:	6822      	ldr	r2, [r4, #0]
 80143fc:	1b52      	subs	r2, r2, r5
 80143fe:	d41e      	bmi.n	801443e <_malloc_r+0xc6>
 8014400:	2a0b      	cmp	r2, #11
 8014402:	d916      	bls.n	8014432 <_malloc_r+0xba>
 8014404:	1961      	adds	r1, r4, r5
 8014406:	42a3      	cmp	r3, r4
 8014408:	6025      	str	r5, [r4, #0]
 801440a:	bf18      	it	ne
 801440c:	6059      	strne	r1, [r3, #4]
 801440e:	6863      	ldr	r3, [r4, #4]
 8014410:	bf08      	it	eq
 8014412:	6031      	streq	r1, [r6, #0]
 8014414:	5162      	str	r2, [r4, r5]
 8014416:	604b      	str	r3, [r1, #4]
 8014418:	4638      	mov	r0, r7
 801441a:	f104 060b 	add.w	r6, r4, #11
 801441e:	f000 f969 	bl	80146f4 <__malloc_unlock>
 8014422:	f026 0607 	bic.w	r6, r6, #7
 8014426:	1d23      	adds	r3, r4, #4
 8014428:	1af2      	subs	r2, r6, r3
 801442a:	d0b6      	beq.n	801439a <_malloc_r+0x22>
 801442c:	1b9b      	subs	r3, r3, r6
 801442e:	50a3      	str	r3, [r4, r2]
 8014430:	e7b3      	b.n	801439a <_malloc_r+0x22>
 8014432:	6862      	ldr	r2, [r4, #4]
 8014434:	42a3      	cmp	r3, r4
 8014436:	bf0c      	ite	eq
 8014438:	6032      	streq	r2, [r6, #0]
 801443a:	605a      	strne	r2, [r3, #4]
 801443c:	e7ec      	b.n	8014418 <_malloc_r+0xa0>
 801443e:	4623      	mov	r3, r4
 8014440:	6864      	ldr	r4, [r4, #4]
 8014442:	e7b2      	b.n	80143aa <_malloc_r+0x32>
 8014444:	4634      	mov	r4, r6
 8014446:	6876      	ldr	r6, [r6, #4]
 8014448:	e7b9      	b.n	80143be <_malloc_r+0x46>
 801444a:	230c      	movs	r3, #12
 801444c:	4638      	mov	r0, r7
 801444e:	603b      	str	r3, [r7, #0]
 8014450:	f000 f950 	bl	80146f4 <__malloc_unlock>
 8014454:	e7a1      	b.n	801439a <_malloc_r+0x22>
 8014456:	6025      	str	r5, [r4, #0]
 8014458:	e7de      	b.n	8014418 <_malloc_r+0xa0>
 801445a:	bf00      	nop
 801445c:	200027b8 	.word	0x200027b8

08014460 <cleanup_glue>:
 8014460:	b538      	push	{r3, r4, r5, lr}
 8014462:	460c      	mov	r4, r1
 8014464:	6809      	ldr	r1, [r1, #0]
 8014466:	4605      	mov	r5, r0
 8014468:	b109      	cbz	r1, 801446e <cleanup_glue+0xe>
 801446a:	f7ff fff9 	bl	8014460 <cleanup_glue>
 801446e:	4621      	mov	r1, r4
 8014470:	4628      	mov	r0, r5
 8014472:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8014476:	f7ff bf17 	b.w	80142a8 <_free_r>
	...

0801447c <_reclaim_reent>:
 801447c:	4b2c      	ldr	r3, [pc, #176]	; (8014530 <_reclaim_reent+0xb4>)
 801447e:	b570      	push	{r4, r5, r6, lr}
 8014480:	681b      	ldr	r3, [r3, #0]
 8014482:	4604      	mov	r4, r0
 8014484:	4283      	cmp	r3, r0
 8014486:	d051      	beq.n	801452c <_reclaim_reent+0xb0>
 8014488:	6a43      	ldr	r3, [r0, #36]	; 0x24
 801448a:	b143      	cbz	r3, 801449e <_reclaim_reent+0x22>
 801448c:	68db      	ldr	r3, [r3, #12]
 801448e:	2b00      	cmp	r3, #0
 8014490:	d14a      	bne.n	8014528 <_reclaim_reent+0xac>
 8014492:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8014494:	6819      	ldr	r1, [r3, #0]
 8014496:	b111      	cbz	r1, 801449e <_reclaim_reent+0x22>
 8014498:	4620      	mov	r0, r4
 801449a:	f7ff ff05 	bl	80142a8 <_free_r>
 801449e:	6961      	ldr	r1, [r4, #20]
 80144a0:	b111      	cbz	r1, 80144a8 <_reclaim_reent+0x2c>
 80144a2:	4620      	mov	r0, r4
 80144a4:	f7ff ff00 	bl	80142a8 <_free_r>
 80144a8:	6a61      	ldr	r1, [r4, #36]	; 0x24
 80144aa:	b111      	cbz	r1, 80144b2 <_reclaim_reent+0x36>
 80144ac:	4620      	mov	r0, r4
 80144ae:	f7ff fefb 	bl	80142a8 <_free_r>
 80144b2:	6ba1      	ldr	r1, [r4, #56]	; 0x38
 80144b4:	b111      	cbz	r1, 80144bc <_reclaim_reent+0x40>
 80144b6:	4620      	mov	r0, r4
 80144b8:	f7ff fef6 	bl	80142a8 <_free_r>
 80144bc:	6be1      	ldr	r1, [r4, #60]	; 0x3c
 80144be:	b111      	cbz	r1, 80144c6 <_reclaim_reent+0x4a>
 80144c0:	4620      	mov	r0, r4
 80144c2:	f7ff fef1 	bl	80142a8 <_free_r>
 80144c6:	6c21      	ldr	r1, [r4, #64]	; 0x40
 80144c8:	b111      	cbz	r1, 80144d0 <_reclaim_reent+0x54>
 80144ca:	4620      	mov	r0, r4
 80144cc:	f7ff feec 	bl	80142a8 <_free_r>
 80144d0:	6de1      	ldr	r1, [r4, #92]	; 0x5c
 80144d2:	b111      	cbz	r1, 80144da <_reclaim_reent+0x5e>
 80144d4:	4620      	mov	r0, r4
 80144d6:	f7ff fee7 	bl	80142a8 <_free_r>
 80144da:	6da1      	ldr	r1, [r4, #88]	; 0x58
 80144dc:	b111      	cbz	r1, 80144e4 <_reclaim_reent+0x68>
 80144de:	4620      	mov	r0, r4
 80144e0:	f7ff fee2 	bl	80142a8 <_free_r>
 80144e4:	6b61      	ldr	r1, [r4, #52]	; 0x34
 80144e6:	b111      	cbz	r1, 80144ee <_reclaim_reent+0x72>
 80144e8:	4620      	mov	r0, r4
 80144ea:	f7ff fedd 	bl	80142a8 <_free_r>
 80144ee:	69a3      	ldr	r3, [r4, #24]
 80144f0:	b1e3      	cbz	r3, 801452c <_reclaim_reent+0xb0>
 80144f2:	4620      	mov	r0, r4
 80144f4:	6aa3      	ldr	r3, [r4, #40]	; 0x28
 80144f6:	4798      	blx	r3
 80144f8:	6ca1      	ldr	r1, [r4, #72]	; 0x48
 80144fa:	b1b9      	cbz	r1, 801452c <_reclaim_reent+0xb0>
 80144fc:	4620      	mov	r0, r4
 80144fe:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 8014502:	f7ff bfad 	b.w	8014460 <cleanup_glue>
 8014506:	5949      	ldr	r1, [r1, r5]
 8014508:	b941      	cbnz	r1, 801451c <_reclaim_reent+0xa0>
 801450a:	3504      	adds	r5, #4
 801450c:	6a63      	ldr	r3, [r4, #36]	; 0x24
 801450e:	2d80      	cmp	r5, #128	; 0x80
 8014510:	68d9      	ldr	r1, [r3, #12]
 8014512:	d1f8      	bne.n	8014506 <_reclaim_reent+0x8a>
 8014514:	4620      	mov	r0, r4
 8014516:	f7ff fec7 	bl	80142a8 <_free_r>
 801451a:	e7ba      	b.n	8014492 <_reclaim_reent+0x16>
 801451c:	680e      	ldr	r6, [r1, #0]
 801451e:	4620      	mov	r0, r4
 8014520:	f7ff fec2 	bl	80142a8 <_free_r>
 8014524:	4631      	mov	r1, r6
 8014526:	e7ef      	b.n	8014508 <_reclaim_reent+0x8c>
 8014528:	2500      	movs	r5, #0
 801452a:	e7ef      	b.n	801450c <_reclaim_reent+0x90>
 801452c:	bd70      	pop	{r4, r5, r6, pc}
 801452e:	bf00      	nop
 8014530:	20000088 	.word	0x20000088

08014534 <_sbrk_r>:
 8014534:	b538      	push	{r3, r4, r5, lr}
 8014536:	2300      	movs	r3, #0
 8014538:	4d05      	ldr	r5, [pc, #20]	; (8014550 <_sbrk_r+0x1c>)
 801453a:	4604      	mov	r4, r0
 801453c:	4608      	mov	r0, r1
 801453e:	602b      	str	r3, [r5, #0]
 8014540:	f7fa fa58 	bl	800e9f4 <_sbrk>
 8014544:	1c43      	adds	r3, r0, #1
 8014546:	d102      	bne.n	801454e <_sbrk_r+0x1a>
 8014548:	682b      	ldr	r3, [r5, #0]
 801454a:	b103      	cbz	r3, 801454e <_sbrk_r+0x1a>
 801454c:	6023      	str	r3, [r4, #0]
 801454e:	bd38      	pop	{r3, r4, r5, pc}
 8014550:	200027c0 	.word	0x200027c0

08014554 <siprintf>:
 8014554:	b40e      	push	{r1, r2, r3}
 8014556:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 801455a:	b500      	push	{lr}
 801455c:	b09c      	sub	sp, #112	; 0x70
 801455e:	ab1d      	add	r3, sp, #116	; 0x74
 8014560:	9002      	str	r0, [sp, #8]
 8014562:	9006      	str	r0, [sp, #24]
 8014564:	9107      	str	r1, [sp, #28]
 8014566:	9104      	str	r1, [sp, #16]
 8014568:	4808      	ldr	r0, [pc, #32]	; (801458c <siprintf+0x38>)
 801456a:	4909      	ldr	r1, [pc, #36]	; (8014590 <siprintf+0x3c>)
 801456c:	f853 2b04 	ldr.w	r2, [r3], #4
 8014570:	9105      	str	r1, [sp, #20]
 8014572:	6800      	ldr	r0, [r0, #0]
 8014574:	a902      	add	r1, sp, #8
 8014576:	9301      	str	r3, [sp, #4]
 8014578:	f000 f91e 	bl	80147b8 <_svfiprintf_r>
 801457c:	2200      	movs	r2, #0
 801457e:	9b02      	ldr	r3, [sp, #8]
 8014580:	701a      	strb	r2, [r3, #0]
 8014582:	b01c      	add	sp, #112	; 0x70
 8014584:	f85d eb04 	ldr.w	lr, [sp], #4
 8014588:	b003      	add	sp, #12
 801458a:	4770      	bx	lr
 801458c:	20000088 	.word	0x20000088
 8014590:	ffff0208 	.word	0xffff0208

08014594 <strchr>:
 8014594:	4603      	mov	r3, r0
 8014596:	b2c9      	uxtb	r1, r1
 8014598:	4618      	mov	r0, r3
 801459a:	f813 2b01 	ldrb.w	r2, [r3], #1
 801459e:	b112      	cbz	r2, 80145a6 <strchr+0x12>
 80145a0:	428a      	cmp	r2, r1
 80145a2:	d1f9      	bne.n	8014598 <strchr+0x4>
 80145a4:	4770      	bx	lr
 80145a6:	2900      	cmp	r1, #0
 80145a8:	bf18      	it	ne
 80145aa:	2000      	movne	r0, #0
 80145ac:	4770      	bx	lr

080145ae <strstr>:
 80145ae:	780a      	ldrb	r2, [r1, #0]
 80145b0:	b570      	push	{r4, r5, r6, lr}
 80145b2:	b96a      	cbnz	r2, 80145d0 <strstr+0x22>
 80145b4:	bd70      	pop	{r4, r5, r6, pc}
 80145b6:	429a      	cmp	r2, r3
 80145b8:	d109      	bne.n	80145ce <strstr+0x20>
 80145ba:	460c      	mov	r4, r1
 80145bc:	4605      	mov	r5, r0
 80145be:	f814 3f01 	ldrb.w	r3, [r4, #1]!
 80145c2:	2b00      	cmp	r3, #0
 80145c4:	d0f6      	beq.n	80145b4 <strstr+0x6>
 80145c6:	f815 6f01 	ldrb.w	r6, [r5, #1]!
 80145ca:	429e      	cmp	r6, r3
 80145cc:	d0f7      	beq.n	80145be <strstr+0x10>
 80145ce:	3001      	adds	r0, #1
 80145d0:	7803      	ldrb	r3, [r0, #0]
 80145d2:	2b00      	cmp	r3, #0
 80145d4:	d1ef      	bne.n	80145b6 <strstr+0x8>
 80145d6:	4618      	mov	r0, r3
 80145d8:	e7ec      	b.n	80145b4 <strstr+0x6>
	...

080145dc <_strtol_l.constprop.0>:
 80145dc:	2b01      	cmp	r3, #1
 80145de:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80145e2:	4680      	mov	r8, r0
 80145e4:	d001      	beq.n	80145ea <_strtol_l.constprop.0+0xe>
 80145e6:	2b24      	cmp	r3, #36	; 0x24
 80145e8:	d906      	bls.n	80145f8 <_strtol_l.constprop.0+0x1c>
 80145ea:	f7ff fe13 	bl	8014214 <__errno>
 80145ee:	2316      	movs	r3, #22
 80145f0:	6003      	str	r3, [r0, #0]
 80145f2:	2000      	movs	r0, #0
 80145f4:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80145f8:	460d      	mov	r5, r1
 80145fa:	4f35      	ldr	r7, [pc, #212]	; (80146d0 <_strtol_l.constprop.0+0xf4>)
 80145fc:	4628      	mov	r0, r5
 80145fe:	f815 4b01 	ldrb.w	r4, [r5], #1
 8014602:	5de6      	ldrb	r6, [r4, r7]
 8014604:	f016 0608 	ands.w	r6, r6, #8
 8014608:	d1f8      	bne.n	80145fc <_strtol_l.constprop.0+0x20>
 801460a:	2c2d      	cmp	r4, #45	; 0x2d
 801460c:	d12f      	bne.n	801466e <_strtol_l.constprop.0+0x92>
 801460e:	2601      	movs	r6, #1
 8014610:	782c      	ldrb	r4, [r5, #0]
 8014612:	1c85      	adds	r5, r0, #2
 8014614:	2b00      	cmp	r3, #0
 8014616:	d057      	beq.n	80146c8 <_strtol_l.constprop.0+0xec>
 8014618:	2b10      	cmp	r3, #16
 801461a:	d109      	bne.n	8014630 <_strtol_l.constprop.0+0x54>
 801461c:	2c30      	cmp	r4, #48	; 0x30
 801461e:	d107      	bne.n	8014630 <_strtol_l.constprop.0+0x54>
 8014620:	7828      	ldrb	r0, [r5, #0]
 8014622:	f000 00df 	and.w	r0, r0, #223	; 0xdf
 8014626:	2858      	cmp	r0, #88	; 0x58
 8014628:	d149      	bne.n	80146be <_strtol_l.constprop.0+0xe2>
 801462a:	2310      	movs	r3, #16
 801462c:	786c      	ldrb	r4, [r5, #1]
 801462e:	3502      	adds	r5, #2
 8014630:	2700      	movs	r7, #0
 8014632:	f106 4e00 	add.w	lr, r6, #2147483648	; 0x80000000
 8014636:	f10e 3eff 	add.w	lr, lr, #4294967295
 801463a:	fbbe f9f3 	udiv	r9, lr, r3
 801463e:	4638      	mov	r0, r7
 8014640:	fb03 ea19 	mls	sl, r3, r9, lr
 8014644:	f1a4 0c30 	sub.w	ip, r4, #48	; 0x30
 8014648:	f1bc 0f09 	cmp.w	ip, #9
 801464c:	d814      	bhi.n	8014678 <_strtol_l.constprop.0+0x9c>
 801464e:	4664      	mov	r4, ip
 8014650:	42a3      	cmp	r3, r4
 8014652:	dd22      	ble.n	801469a <_strtol_l.constprop.0+0xbe>
 8014654:	2f00      	cmp	r7, #0
 8014656:	db1d      	blt.n	8014694 <_strtol_l.constprop.0+0xb8>
 8014658:	4581      	cmp	r9, r0
 801465a:	d31b      	bcc.n	8014694 <_strtol_l.constprop.0+0xb8>
 801465c:	d101      	bne.n	8014662 <_strtol_l.constprop.0+0x86>
 801465e:	45a2      	cmp	sl, r4
 8014660:	db18      	blt.n	8014694 <_strtol_l.constprop.0+0xb8>
 8014662:	2701      	movs	r7, #1
 8014664:	fb00 4003 	mla	r0, r0, r3, r4
 8014668:	f815 4b01 	ldrb.w	r4, [r5], #1
 801466c:	e7ea      	b.n	8014644 <_strtol_l.constprop.0+0x68>
 801466e:	2c2b      	cmp	r4, #43	; 0x2b
 8014670:	bf04      	itt	eq
 8014672:	782c      	ldrbeq	r4, [r5, #0]
 8014674:	1c85      	addeq	r5, r0, #2
 8014676:	e7cd      	b.n	8014614 <_strtol_l.constprop.0+0x38>
 8014678:	f1a4 0c41 	sub.w	ip, r4, #65	; 0x41
 801467c:	f1bc 0f19 	cmp.w	ip, #25
 8014680:	d801      	bhi.n	8014686 <_strtol_l.constprop.0+0xaa>
 8014682:	3c37      	subs	r4, #55	; 0x37
 8014684:	e7e4      	b.n	8014650 <_strtol_l.constprop.0+0x74>
 8014686:	f1a4 0c61 	sub.w	ip, r4, #97	; 0x61
 801468a:	f1bc 0f19 	cmp.w	ip, #25
 801468e:	d804      	bhi.n	801469a <_strtol_l.constprop.0+0xbe>
 8014690:	3c57      	subs	r4, #87	; 0x57
 8014692:	e7dd      	b.n	8014650 <_strtol_l.constprop.0+0x74>
 8014694:	f04f 37ff 	mov.w	r7, #4294967295
 8014698:	e7e6      	b.n	8014668 <_strtol_l.constprop.0+0x8c>
 801469a:	2f00      	cmp	r7, #0
 801469c:	da07      	bge.n	80146ae <_strtol_l.constprop.0+0xd2>
 801469e:	2322      	movs	r3, #34	; 0x22
 80146a0:	4670      	mov	r0, lr
 80146a2:	f8c8 3000 	str.w	r3, [r8]
 80146a6:	2a00      	cmp	r2, #0
 80146a8:	d0a4      	beq.n	80145f4 <_strtol_l.constprop.0+0x18>
 80146aa:	1e69      	subs	r1, r5, #1
 80146ac:	e005      	b.n	80146ba <_strtol_l.constprop.0+0xde>
 80146ae:	b106      	cbz	r6, 80146b2 <_strtol_l.constprop.0+0xd6>
 80146b0:	4240      	negs	r0, r0
 80146b2:	2a00      	cmp	r2, #0
 80146b4:	d09e      	beq.n	80145f4 <_strtol_l.constprop.0+0x18>
 80146b6:	2f00      	cmp	r7, #0
 80146b8:	d1f7      	bne.n	80146aa <_strtol_l.constprop.0+0xce>
 80146ba:	6011      	str	r1, [r2, #0]
 80146bc:	e79a      	b.n	80145f4 <_strtol_l.constprop.0+0x18>
 80146be:	2430      	movs	r4, #48	; 0x30
 80146c0:	2b00      	cmp	r3, #0
 80146c2:	d1b5      	bne.n	8014630 <_strtol_l.constprop.0+0x54>
 80146c4:	2308      	movs	r3, #8
 80146c6:	e7b3      	b.n	8014630 <_strtol_l.constprop.0+0x54>
 80146c8:	2c30      	cmp	r4, #48	; 0x30
 80146ca:	d0a9      	beq.n	8014620 <_strtol_l.constprop.0+0x44>
 80146cc:	230a      	movs	r3, #10
 80146ce:	e7af      	b.n	8014630 <_strtol_l.constprop.0+0x54>
 80146d0:	080150f1 	.word	0x080150f1

080146d4 <strtol>:
 80146d4:	4613      	mov	r3, r2
 80146d6:	460a      	mov	r2, r1
 80146d8:	4601      	mov	r1, r0
 80146da:	4802      	ldr	r0, [pc, #8]	; (80146e4 <strtol+0x10>)
 80146dc:	6800      	ldr	r0, [r0, #0]
 80146de:	f7ff bf7d 	b.w	80145dc <_strtol_l.constprop.0>
 80146e2:	bf00      	nop
 80146e4:	20000088 	.word	0x20000088

080146e8 <__malloc_lock>:
 80146e8:	4801      	ldr	r0, [pc, #4]	; (80146f0 <__malloc_lock+0x8>)
 80146ea:	f7ff bdbd 	b.w	8014268 <__retarget_lock_acquire_recursive>
 80146ee:	bf00      	nop
 80146f0:	200027b4 	.word	0x200027b4

080146f4 <__malloc_unlock>:
 80146f4:	4801      	ldr	r0, [pc, #4]	; (80146fc <__malloc_unlock+0x8>)
 80146f6:	f7ff bdb8 	b.w	801426a <__retarget_lock_release_recursive>
 80146fa:	bf00      	nop
 80146fc:	200027b4 	.word	0x200027b4

08014700 <__ssputs_r>:
 8014700:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8014704:	688e      	ldr	r6, [r1, #8]
 8014706:	4682      	mov	sl, r0
 8014708:	429e      	cmp	r6, r3
 801470a:	460c      	mov	r4, r1
 801470c:	4690      	mov	r8, r2
 801470e:	461f      	mov	r7, r3
 8014710:	d838      	bhi.n	8014784 <__ssputs_r+0x84>
 8014712:	898a      	ldrh	r2, [r1, #12]
 8014714:	f412 6f90 	tst.w	r2, #1152	; 0x480
 8014718:	d032      	beq.n	8014780 <__ssputs_r+0x80>
 801471a:	6825      	ldr	r5, [r4, #0]
 801471c:	6909      	ldr	r1, [r1, #16]
 801471e:	3301      	adds	r3, #1
 8014720:	eba5 0901 	sub.w	r9, r5, r1
 8014724:	6965      	ldr	r5, [r4, #20]
 8014726:	444b      	add	r3, r9
 8014728:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 801472c:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 8014730:	106d      	asrs	r5, r5, #1
 8014732:	429d      	cmp	r5, r3
 8014734:	bf38      	it	cc
 8014736:	461d      	movcc	r5, r3
 8014738:	0553      	lsls	r3, r2, #21
 801473a:	d531      	bpl.n	80147a0 <__ssputs_r+0xa0>
 801473c:	4629      	mov	r1, r5
 801473e:	f7ff fe1b 	bl	8014378 <_malloc_r>
 8014742:	4606      	mov	r6, r0
 8014744:	b950      	cbnz	r0, 801475c <__ssputs_r+0x5c>
 8014746:	230c      	movs	r3, #12
 8014748:	f04f 30ff 	mov.w	r0, #4294967295
 801474c:	f8ca 3000 	str.w	r3, [sl]
 8014750:	89a3      	ldrh	r3, [r4, #12]
 8014752:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8014756:	81a3      	strh	r3, [r4, #12]
 8014758:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 801475c:	464a      	mov	r2, r9
 801475e:	6921      	ldr	r1, [r4, #16]
 8014760:	f7ff fd8c 	bl	801427c <memcpy>
 8014764:	89a3      	ldrh	r3, [r4, #12]
 8014766:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 801476a:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 801476e:	81a3      	strh	r3, [r4, #12]
 8014770:	6126      	str	r6, [r4, #16]
 8014772:	444e      	add	r6, r9
 8014774:	6026      	str	r6, [r4, #0]
 8014776:	463e      	mov	r6, r7
 8014778:	6165      	str	r5, [r4, #20]
 801477a:	eba5 0509 	sub.w	r5, r5, r9
 801477e:	60a5      	str	r5, [r4, #8]
 8014780:	42be      	cmp	r6, r7
 8014782:	d900      	bls.n	8014786 <__ssputs_r+0x86>
 8014784:	463e      	mov	r6, r7
 8014786:	4632      	mov	r2, r6
 8014788:	4641      	mov	r1, r8
 801478a:	6820      	ldr	r0, [r4, #0]
 801478c:	f000 fab8 	bl	8014d00 <memmove>
 8014790:	68a3      	ldr	r3, [r4, #8]
 8014792:	2000      	movs	r0, #0
 8014794:	1b9b      	subs	r3, r3, r6
 8014796:	60a3      	str	r3, [r4, #8]
 8014798:	6823      	ldr	r3, [r4, #0]
 801479a:	4433      	add	r3, r6
 801479c:	6023      	str	r3, [r4, #0]
 801479e:	e7db      	b.n	8014758 <__ssputs_r+0x58>
 80147a0:	462a      	mov	r2, r5
 80147a2:	f000 fac7 	bl	8014d34 <_realloc_r>
 80147a6:	4606      	mov	r6, r0
 80147a8:	2800      	cmp	r0, #0
 80147aa:	d1e1      	bne.n	8014770 <__ssputs_r+0x70>
 80147ac:	4650      	mov	r0, sl
 80147ae:	6921      	ldr	r1, [r4, #16]
 80147b0:	f7ff fd7a 	bl	80142a8 <_free_r>
 80147b4:	e7c7      	b.n	8014746 <__ssputs_r+0x46>
	...

080147b8 <_svfiprintf_r>:
 80147b8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80147bc:	4698      	mov	r8, r3
 80147be:	898b      	ldrh	r3, [r1, #12]
 80147c0:	4607      	mov	r7, r0
 80147c2:	061b      	lsls	r3, r3, #24
 80147c4:	460d      	mov	r5, r1
 80147c6:	4614      	mov	r4, r2
 80147c8:	b09d      	sub	sp, #116	; 0x74
 80147ca:	d50e      	bpl.n	80147ea <_svfiprintf_r+0x32>
 80147cc:	690b      	ldr	r3, [r1, #16]
 80147ce:	b963      	cbnz	r3, 80147ea <_svfiprintf_r+0x32>
 80147d0:	2140      	movs	r1, #64	; 0x40
 80147d2:	f7ff fdd1 	bl	8014378 <_malloc_r>
 80147d6:	6028      	str	r0, [r5, #0]
 80147d8:	6128      	str	r0, [r5, #16]
 80147da:	b920      	cbnz	r0, 80147e6 <_svfiprintf_r+0x2e>
 80147dc:	230c      	movs	r3, #12
 80147de:	603b      	str	r3, [r7, #0]
 80147e0:	f04f 30ff 	mov.w	r0, #4294967295
 80147e4:	e0d1      	b.n	801498a <_svfiprintf_r+0x1d2>
 80147e6:	2340      	movs	r3, #64	; 0x40
 80147e8:	616b      	str	r3, [r5, #20]
 80147ea:	2300      	movs	r3, #0
 80147ec:	9309      	str	r3, [sp, #36]	; 0x24
 80147ee:	2320      	movs	r3, #32
 80147f0:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 80147f4:	2330      	movs	r3, #48	; 0x30
 80147f6:	f04f 0901 	mov.w	r9, #1
 80147fa:	f8cd 800c 	str.w	r8, [sp, #12]
 80147fe:	f8df 81a4 	ldr.w	r8, [pc, #420]	; 80149a4 <_svfiprintf_r+0x1ec>
 8014802:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8014806:	4623      	mov	r3, r4
 8014808:	469a      	mov	sl, r3
 801480a:	f813 2b01 	ldrb.w	r2, [r3], #1
 801480e:	b10a      	cbz	r2, 8014814 <_svfiprintf_r+0x5c>
 8014810:	2a25      	cmp	r2, #37	; 0x25
 8014812:	d1f9      	bne.n	8014808 <_svfiprintf_r+0x50>
 8014814:	ebba 0b04 	subs.w	fp, sl, r4
 8014818:	d00b      	beq.n	8014832 <_svfiprintf_r+0x7a>
 801481a:	465b      	mov	r3, fp
 801481c:	4622      	mov	r2, r4
 801481e:	4629      	mov	r1, r5
 8014820:	4638      	mov	r0, r7
 8014822:	f7ff ff6d 	bl	8014700 <__ssputs_r>
 8014826:	3001      	adds	r0, #1
 8014828:	f000 80aa 	beq.w	8014980 <_svfiprintf_r+0x1c8>
 801482c:	9a09      	ldr	r2, [sp, #36]	; 0x24
 801482e:	445a      	add	r2, fp
 8014830:	9209      	str	r2, [sp, #36]	; 0x24
 8014832:	f89a 3000 	ldrb.w	r3, [sl]
 8014836:	2b00      	cmp	r3, #0
 8014838:	f000 80a2 	beq.w	8014980 <_svfiprintf_r+0x1c8>
 801483c:	2300      	movs	r3, #0
 801483e:	f04f 32ff 	mov.w	r2, #4294967295
 8014842:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8014846:	f10a 0a01 	add.w	sl, sl, #1
 801484a:	9304      	str	r3, [sp, #16]
 801484c:	9307      	str	r3, [sp, #28]
 801484e:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8014852:	931a      	str	r3, [sp, #104]	; 0x68
 8014854:	4654      	mov	r4, sl
 8014856:	2205      	movs	r2, #5
 8014858:	f814 1b01 	ldrb.w	r1, [r4], #1
 801485c:	4851      	ldr	r0, [pc, #324]	; (80149a4 <_svfiprintf_r+0x1ec>)
 801485e:	f000 fa41 	bl	8014ce4 <memchr>
 8014862:	9a04      	ldr	r2, [sp, #16]
 8014864:	b9d8      	cbnz	r0, 801489e <_svfiprintf_r+0xe6>
 8014866:	06d0      	lsls	r0, r2, #27
 8014868:	bf44      	itt	mi
 801486a:	2320      	movmi	r3, #32
 801486c:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8014870:	0711      	lsls	r1, r2, #28
 8014872:	bf44      	itt	mi
 8014874:	232b      	movmi	r3, #43	; 0x2b
 8014876:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 801487a:	f89a 3000 	ldrb.w	r3, [sl]
 801487e:	2b2a      	cmp	r3, #42	; 0x2a
 8014880:	d015      	beq.n	80148ae <_svfiprintf_r+0xf6>
 8014882:	4654      	mov	r4, sl
 8014884:	2000      	movs	r0, #0
 8014886:	f04f 0c0a 	mov.w	ip, #10
 801488a:	9a07      	ldr	r2, [sp, #28]
 801488c:	4621      	mov	r1, r4
 801488e:	f811 3b01 	ldrb.w	r3, [r1], #1
 8014892:	3b30      	subs	r3, #48	; 0x30
 8014894:	2b09      	cmp	r3, #9
 8014896:	d94e      	bls.n	8014936 <_svfiprintf_r+0x17e>
 8014898:	b1b0      	cbz	r0, 80148c8 <_svfiprintf_r+0x110>
 801489a:	9207      	str	r2, [sp, #28]
 801489c:	e014      	b.n	80148c8 <_svfiprintf_r+0x110>
 801489e:	eba0 0308 	sub.w	r3, r0, r8
 80148a2:	fa09 f303 	lsl.w	r3, r9, r3
 80148a6:	4313      	orrs	r3, r2
 80148a8:	46a2      	mov	sl, r4
 80148aa:	9304      	str	r3, [sp, #16]
 80148ac:	e7d2      	b.n	8014854 <_svfiprintf_r+0x9c>
 80148ae:	9b03      	ldr	r3, [sp, #12]
 80148b0:	1d19      	adds	r1, r3, #4
 80148b2:	681b      	ldr	r3, [r3, #0]
 80148b4:	9103      	str	r1, [sp, #12]
 80148b6:	2b00      	cmp	r3, #0
 80148b8:	bfbb      	ittet	lt
 80148ba:	425b      	neglt	r3, r3
 80148bc:	f042 0202 	orrlt.w	r2, r2, #2
 80148c0:	9307      	strge	r3, [sp, #28]
 80148c2:	9307      	strlt	r3, [sp, #28]
 80148c4:	bfb8      	it	lt
 80148c6:	9204      	strlt	r2, [sp, #16]
 80148c8:	7823      	ldrb	r3, [r4, #0]
 80148ca:	2b2e      	cmp	r3, #46	; 0x2e
 80148cc:	d10c      	bne.n	80148e8 <_svfiprintf_r+0x130>
 80148ce:	7863      	ldrb	r3, [r4, #1]
 80148d0:	2b2a      	cmp	r3, #42	; 0x2a
 80148d2:	d135      	bne.n	8014940 <_svfiprintf_r+0x188>
 80148d4:	9b03      	ldr	r3, [sp, #12]
 80148d6:	3402      	adds	r4, #2
 80148d8:	1d1a      	adds	r2, r3, #4
 80148da:	681b      	ldr	r3, [r3, #0]
 80148dc:	9203      	str	r2, [sp, #12]
 80148de:	2b00      	cmp	r3, #0
 80148e0:	bfb8      	it	lt
 80148e2:	f04f 33ff 	movlt.w	r3, #4294967295
 80148e6:	9305      	str	r3, [sp, #20]
 80148e8:	f8df a0bc 	ldr.w	sl, [pc, #188]	; 80149a8 <_svfiprintf_r+0x1f0>
 80148ec:	2203      	movs	r2, #3
 80148ee:	4650      	mov	r0, sl
 80148f0:	7821      	ldrb	r1, [r4, #0]
 80148f2:	f000 f9f7 	bl	8014ce4 <memchr>
 80148f6:	b140      	cbz	r0, 801490a <_svfiprintf_r+0x152>
 80148f8:	2340      	movs	r3, #64	; 0x40
 80148fa:	eba0 000a 	sub.w	r0, r0, sl
 80148fe:	fa03 f000 	lsl.w	r0, r3, r0
 8014902:	9b04      	ldr	r3, [sp, #16]
 8014904:	3401      	adds	r4, #1
 8014906:	4303      	orrs	r3, r0
 8014908:	9304      	str	r3, [sp, #16]
 801490a:	f814 1b01 	ldrb.w	r1, [r4], #1
 801490e:	2206      	movs	r2, #6
 8014910:	4826      	ldr	r0, [pc, #152]	; (80149ac <_svfiprintf_r+0x1f4>)
 8014912:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8014916:	f000 f9e5 	bl	8014ce4 <memchr>
 801491a:	2800      	cmp	r0, #0
 801491c:	d038      	beq.n	8014990 <_svfiprintf_r+0x1d8>
 801491e:	4b24      	ldr	r3, [pc, #144]	; (80149b0 <_svfiprintf_r+0x1f8>)
 8014920:	bb1b      	cbnz	r3, 801496a <_svfiprintf_r+0x1b2>
 8014922:	9b03      	ldr	r3, [sp, #12]
 8014924:	3307      	adds	r3, #7
 8014926:	f023 0307 	bic.w	r3, r3, #7
 801492a:	3308      	adds	r3, #8
 801492c:	9303      	str	r3, [sp, #12]
 801492e:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8014930:	4433      	add	r3, r6
 8014932:	9309      	str	r3, [sp, #36]	; 0x24
 8014934:	e767      	b.n	8014806 <_svfiprintf_r+0x4e>
 8014936:	460c      	mov	r4, r1
 8014938:	2001      	movs	r0, #1
 801493a:	fb0c 3202 	mla	r2, ip, r2, r3
 801493e:	e7a5      	b.n	801488c <_svfiprintf_r+0xd4>
 8014940:	2300      	movs	r3, #0
 8014942:	f04f 0c0a 	mov.w	ip, #10
 8014946:	4619      	mov	r1, r3
 8014948:	3401      	adds	r4, #1
 801494a:	9305      	str	r3, [sp, #20]
 801494c:	4620      	mov	r0, r4
 801494e:	f810 2b01 	ldrb.w	r2, [r0], #1
 8014952:	3a30      	subs	r2, #48	; 0x30
 8014954:	2a09      	cmp	r2, #9
 8014956:	d903      	bls.n	8014960 <_svfiprintf_r+0x1a8>
 8014958:	2b00      	cmp	r3, #0
 801495a:	d0c5      	beq.n	80148e8 <_svfiprintf_r+0x130>
 801495c:	9105      	str	r1, [sp, #20]
 801495e:	e7c3      	b.n	80148e8 <_svfiprintf_r+0x130>
 8014960:	4604      	mov	r4, r0
 8014962:	2301      	movs	r3, #1
 8014964:	fb0c 2101 	mla	r1, ip, r1, r2
 8014968:	e7f0      	b.n	801494c <_svfiprintf_r+0x194>
 801496a:	ab03      	add	r3, sp, #12
 801496c:	9300      	str	r3, [sp, #0]
 801496e:	462a      	mov	r2, r5
 8014970:	4638      	mov	r0, r7
 8014972:	4b10      	ldr	r3, [pc, #64]	; (80149b4 <_svfiprintf_r+0x1fc>)
 8014974:	a904      	add	r1, sp, #16
 8014976:	f3af 8000 	nop.w
 801497a:	1c42      	adds	r2, r0, #1
 801497c:	4606      	mov	r6, r0
 801497e:	d1d6      	bne.n	801492e <_svfiprintf_r+0x176>
 8014980:	89ab      	ldrh	r3, [r5, #12]
 8014982:	065b      	lsls	r3, r3, #25
 8014984:	f53f af2c 	bmi.w	80147e0 <_svfiprintf_r+0x28>
 8014988:	9809      	ldr	r0, [sp, #36]	; 0x24
 801498a:	b01d      	add	sp, #116	; 0x74
 801498c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8014990:	ab03      	add	r3, sp, #12
 8014992:	9300      	str	r3, [sp, #0]
 8014994:	462a      	mov	r2, r5
 8014996:	4638      	mov	r0, r7
 8014998:	4b06      	ldr	r3, [pc, #24]	; (80149b4 <_svfiprintf_r+0x1fc>)
 801499a:	a904      	add	r1, sp, #16
 801499c:	f000 f87c 	bl	8014a98 <_printf_i>
 80149a0:	e7eb      	b.n	801497a <_svfiprintf_r+0x1c2>
 80149a2:	bf00      	nop
 80149a4:	080151f1 	.word	0x080151f1
 80149a8:	080151f7 	.word	0x080151f7
 80149ac:	080151fb 	.word	0x080151fb
 80149b0:	00000000 	.word	0x00000000
 80149b4:	08014701 	.word	0x08014701

080149b8 <_printf_common>:
 80149b8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80149bc:	4616      	mov	r6, r2
 80149be:	4699      	mov	r9, r3
 80149c0:	688a      	ldr	r2, [r1, #8]
 80149c2:	690b      	ldr	r3, [r1, #16]
 80149c4:	4607      	mov	r7, r0
 80149c6:	4293      	cmp	r3, r2
 80149c8:	bfb8      	it	lt
 80149ca:	4613      	movlt	r3, r2
 80149cc:	6033      	str	r3, [r6, #0]
 80149ce:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 80149d2:	460c      	mov	r4, r1
 80149d4:	f8dd 8020 	ldr.w	r8, [sp, #32]
 80149d8:	b10a      	cbz	r2, 80149de <_printf_common+0x26>
 80149da:	3301      	adds	r3, #1
 80149dc:	6033      	str	r3, [r6, #0]
 80149de:	6823      	ldr	r3, [r4, #0]
 80149e0:	0699      	lsls	r1, r3, #26
 80149e2:	bf42      	ittt	mi
 80149e4:	6833      	ldrmi	r3, [r6, #0]
 80149e6:	3302      	addmi	r3, #2
 80149e8:	6033      	strmi	r3, [r6, #0]
 80149ea:	6825      	ldr	r5, [r4, #0]
 80149ec:	f015 0506 	ands.w	r5, r5, #6
 80149f0:	d106      	bne.n	8014a00 <_printf_common+0x48>
 80149f2:	f104 0a19 	add.w	sl, r4, #25
 80149f6:	68e3      	ldr	r3, [r4, #12]
 80149f8:	6832      	ldr	r2, [r6, #0]
 80149fa:	1a9b      	subs	r3, r3, r2
 80149fc:	42ab      	cmp	r3, r5
 80149fe:	dc28      	bgt.n	8014a52 <_printf_common+0x9a>
 8014a00:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 8014a04:	1e13      	subs	r3, r2, #0
 8014a06:	6822      	ldr	r2, [r4, #0]
 8014a08:	bf18      	it	ne
 8014a0a:	2301      	movne	r3, #1
 8014a0c:	0692      	lsls	r2, r2, #26
 8014a0e:	d42d      	bmi.n	8014a6c <_printf_common+0xb4>
 8014a10:	4649      	mov	r1, r9
 8014a12:	4638      	mov	r0, r7
 8014a14:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8014a18:	47c0      	blx	r8
 8014a1a:	3001      	adds	r0, #1
 8014a1c:	d020      	beq.n	8014a60 <_printf_common+0xa8>
 8014a1e:	6823      	ldr	r3, [r4, #0]
 8014a20:	68e5      	ldr	r5, [r4, #12]
 8014a22:	f003 0306 	and.w	r3, r3, #6
 8014a26:	2b04      	cmp	r3, #4
 8014a28:	bf18      	it	ne
 8014a2a:	2500      	movne	r5, #0
 8014a2c:	6832      	ldr	r2, [r6, #0]
 8014a2e:	f04f 0600 	mov.w	r6, #0
 8014a32:	68a3      	ldr	r3, [r4, #8]
 8014a34:	bf08      	it	eq
 8014a36:	1aad      	subeq	r5, r5, r2
 8014a38:	6922      	ldr	r2, [r4, #16]
 8014a3a:	bf08      	it	eq
 8014a3c:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8014a40:	4293      	cmp	r3, r2
 8014a42:	bfc4      	itt	gt
 8014a44:	1a9b      	subgt	r3, r3, r2
 8014a46:	18ed      	addgt	r5, r5, r3
 8014a48:	341a      	adds	r4, #26
 8014a4a:	42b5      	cmp	r5, r6
 8014a4c:	d11a      	bne.n	8014a84 <_printf_common+0xcc>
 8014a4e:	2000      	movs	r0, #0
 8014a50:	e008      	b.n	8014a64 <_printf_common+0xac>
 8014a52:	2301      	movs	r3, #1
 8014a54:	4652      	mov	r2, sl
 8014a56:	4649      	mov	r1, r9
 8014a58:	4638      	mov	r0, r7
 8014a5a:	47c0      	blx	r8
 8014a5c:	3001      	adds	r0, #1
 8014a5e:	d103      	bne.n	8014a68 <_printf_common+0xb0>
 8014a60:	f04f 30ff 	mov.w	r0, #4294967295
 8014a64:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8014a68:	3501      	adds	r5, #1
 8014a6a:	e7c4      	b.n	80149f6 <_printf_common+0x3e>
 8014a6c:	2030      	movs	r0, #48	; 0x30
 8014a6e:	18e1      	adds	r1, r4, r3
 8014a70:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 8014a74:	1c5a      	adds	r2, r3, #1
 8014a76:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 8014a7a:	4422      	add	r2, r4
 8014a7c:	3302      	adds	r3, #2
 8014a7e:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 8014a82:	e7c5      	b.n	8014a10 <_printf_common+0x58>
 8014a84:	2301      	movs	r3, #1
 8014a86:	4622      	mov	r2, r4
 8014a88:	4649      	mov	r1, r9
 8014a8a:	4638      	mov	r0, r7
 8014a8c:	47c0      	blx	r8
 8014a8e:	3001      	adds	r0, #1
 8014a90:	d0e6      	beq.n	8014a60 <_printf_common+0xa8>
 8014a92:	3601      	adds	r6, #1
 8014a94:	e7d9      	b.n	8014a4a <_printf_common+0x92>
	...

08014a98 <_printf_i>:
 8014a98:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8014a9c:	7e0f      	ldrb	r7, [r1, #24]
 8014a9e:	4691      	mov	r9, r2
 8014aa0:	2f78      	cmp	r7, #120	; 0x78
 8014aa2:	4680      	mov	r8, r0
 8014aa4:	460c      	mov	r4, r1
 8014aa6:	469a      	mov	sl, r3
 8014aa8:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 8014aaa:	f101 0243 	add.w	r2, r1, #67	; 0x43
 8014aae:	d807      	bhi.n	8014ac0 <_printf_i+0x28>
 8014ab0:	2f62      	cmp	r7, #98	; 0x62
 8014ab2:	d80a      	bhi.n	8014aca <_printf_i+0x32>
 8014ab4:	2f00      	cmp	r7, #0
 8014ab6:	f000 80d9 	beq.w	8014c6c <_printf_i+0x1d4>
 8014aba:	2f58      	cmp	r7, #88	; 0x58
 8014abc:	f000 80a4 	beq.w	8014c08 <_printf_i+0x170>
 8014ac0:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8014ac4:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 8014ac8:	e03a      	b.n	8014b40 <_printf_i+0xa8>
 8014aca:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 8014ace:	2b15      	cmp	r3, #21
 8014ad0:	d8f6      	bhi.n	8014ac0 <_printf_i+0x28>
 8014ad2:	a101      	add	r1, pc, #4	; (adr r1, 8014ad8 <_printf_i+0x40>)
 8014ad4:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8014ad8:	08014b31 	.word	0x08014b31
 8014adc:	08014b45 	.word	0x08014b45
 8014ae0:	08014ac1 	.word	0x08014ac1
 8014ae4:	08014ac1 	.word	0x08014ac1
 8014ae8:	08014ac1 	.word	0x08014ac1
 8014aec:	08014ac1 	.word	0x08014ac1
 8014af0:	08014b45 	.word	0x08014b45
 8014af4:	08014ac1 	.word	0x08014ac1
 8014af8:	08014ac1 	.word	0x08014ac1
 8014afc:	08014ac1 	.word	0x08014ac1
 8014b00:	08014ac1 	.word	0x08014ac1
 8014b04:	08014c53 	.word	0x08014c53
 8014b08:	08014b75 	.word	0x08014b75
 8014b0c:	08014c35 	.word	0x08014c35
 8014b10:	08014ac1 	.word	0x08014ac1
 8014b14:	08014ac1 	.word	0x08014ac1
 8014b18:	08014c75 	.word	0x08014c75
 8014b1c:	08014ac1 	.word	0x08014ac1
 8014b20:	08014b75 	.word	0x08014b75
 8014b24:	08014ac1 	.word	0x08014ac1
 8014b28:	08014ac1 	.word	0x08014ac1
 8014b2c:	08014c3d 	.word	0x08014c3d
 8014b30:	682b      	ldr	r3, [r5, #0]
 8014b32:	1d1a      	adds	r2, r3, #4
 8014b34:	681b      	ldr	r3, [r3, #0]
 8014b36:	602a      	str	r2, [r5, #0]
 8014b38:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8014b3c:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8014b40:	2301      	movs	r3, #1
 8014b42:	e0a4      	b.n	8014c8e <_printf_i+0x1f6>
 8014b44:	6820      	ldr	r0, [r4, #0]
 8014b46:	6829      	ldr	r1, [r5, #0]
 8014b48:	0606      	lsls	r6, r0, #24
 8014b4a:	f101 0304 	add.w	r3, r1, #4
 8014b4e:	d50a      	bpl.n	8014b66 <_printf_i+0xce>
 8014b50:	680e      	ldr	r6, [r1, #0]
 8014b52:	602b      	str	r3, [r5, #0]
 8014b54:	2e00      	cmp	r6, #0
 8014b56:	da03      	bge.n	8014b60 <_printf_i+0xc8>
 8014b58:	232d      	movs	r3, #45	; 0x2d
 8014b5a:	4276      	negs	r6, r6
 8014b5c:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8014b60:	230a      	movs	r3, #10
 8014b62:	485e      	ldr	r0, [pc, #376]	; (8014cdc <_printf_i+0x244>)
 8014b64:	e019      	b.n	8014b9a <_printf_i+0x102>
 8014b66:	680e      	ldr	r6, [r1, #0]
 8014b68:	f010 0f40 	tst.w	r0, #64	; 0x40
 8014b6c:	602b      	str	r3, [r5, #0]
 8014b6e:	bf18      	it	ne
 8014b70:	b236      	sxthne	r6, r6
 8014b72:	e7ef      	b.n	8014b54 <_printf_i+0xbc>
 8014b74:	682b      	ldr	r3, [r5, #0]
 8014b76:	6820      	ldr	r0, [r4, #0]
 8014b78:	1d19      	adds	r1, r3, #4
 8014b7a:	6029      	str	r1, [r5, #0]
 8014b7c:	0601      	lsls	r1, r0, #24
 8014b7e:	d501      	bpl.n	8014b84 <_printf_i+0xec>
 8014b80:	681e      	ldr	r6, [r3, #0]
 8014b82:	e002      	b.n	8014b8a <_printf_i+0xf2>
 8014b84:	0646      	lsls	r6, r0, #25
 8014b86:	d5fb      	bpl.n	8014b80 <_printf_i+0xe8>
 8014b88:	881e      	ldrh	r6, [r3, #0]
 8014b8a:	2f6f      	cmp	r7, #111	; 0x6f
 8014b8c:	bf0c      	ite	eq
 8014b8e:	2308      	moveq	r3, #8
 8014b90:	230a      	movne	r3, #10
 8014b92:	4852      	ldr	r0, [pc, #328]	; (8014cdc <_printf_i+0x244>)
 8014b94:	2100      	movs	r1, #0
 8014b96:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 8014b9a:	6865      	ldr	r5, [r4, #4]
 8014b9c:	2d00      	cmp	r5, #0
 8014b9e:	bfa8      	it	ge
 8014ba0:	6821      	ldrge	r1, [r4, #0]
 8014ba2:	60a5      	str	r5, [r4, #8]
 8014ba4:	bfa4      	itt	ge
 8014ba6:	f021 0104 	bicge.w	r1, r1, #4
 8014baa:	6021      	strge	r1, [r4, #0]
 8014bac:	b90e      	cbnz	r6, 8014bb2 <_printf_i+0x11a>
 8014bae:	2d00      	cmp	r5, #0
 8014bb0:	d04d      	beq.n	8014c4e <_printf_i+0x1b6>
 8014bb2:	4615      	mov	r5, r2
 8014bb4:	fbb6 f1f3 	udiv	r1, r6, r3
 8014bb8:	fb03 6711 	mls	r7, r3, r1, r6
 8014bbc:	5dc7      	ldrb	r7, [r0, r7]
 8014bbe:	f805 7d01 	strb.w	r7, [r5, #-1]!
 8014bc2:	4637      	mov	r7, r6
 8014bc4:	42bb      	cmp	r3, r7
 8014bc6:	460e      	mov	r6, r1
 8014bc8:	d9f4      	bls.n	8014bb4 <_printf_i+0x11c>
 8014bca:	2b08      	cmp	r3, #8
 8014bcc:	d10b      	bne.n	8014be6 <_printf_i+0x14e>
 8014bce:	6823      	ldr	r3, [r4, #0]
 8014bd0:	07de      	lsls	r6, r3, #31
 8014bd2:	d508      	bpl.n	8014be6 <_printf_i+0x14e>
 8014bd4:	6923      	ldr	r3, [r4, #16]
 8014bd6:	6861      	ldr	r1, [r4, #4]
 8014bd8:	4299      	cmp	r1, r3
 8014bda:	bfde      	ittt	le
 8014bdc:	2330      	movle	r3, #48	; 0x30
 8014bde:	f805 3c01 	strble.w	r3, [r5, #-1]
 8014be2:	f105 35ff 	addle.w	r5, r5, #4294967295
 8014be6:	1b52      	subs	r2, r2, r5
 8014be8:	6122      	str	r2, [r4, #16]
 8014bea:	464b      	mov	r3, r9
 8014bec:	4621      	mov	r1, r4
 8014bee:	4640      	mov	r0, r8
 8014bf0:	f8cd a000 	str.w	sl, [sp]
 8014bf4:	aa03      	add	r2, sp, #12
 8014bf6:	f7ff fedf 	bl	80149b8 <_printf_common>
 8014bfa:	3001      	adds	r0, #1
 8014bfc:	d14c      	bne.n	8014c98 <_printf_i+0x200>
 8014bfe:	f04f 30ff 	mov.w	r0, #4294967295
 8014c02:	b004      	add	sp, #16
 8014c04:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8014c08:	4834      	ldr	r0, [pc, #208]	; (8014cdc <_printf_i+0x244>)
 8014c0a:	f881 7045 	strb.w	r7, [r1, #69]	; 0x45
 8014c0e:	6829      	ldr	r1, [r5, #0]
 8014c10:	6823      	ldr	r3, [r4, #0]
 8014c12:	f851 6b04 	ldr.w	r6, [r1], #4
 8014c16:	6029      	str	r1, [r5, #0]
 8014c18:	061d      	lsls	r5, r3, #24
 8014c1a:	d514      	bpl.n	8014c46 <_printf_i+0x1ae>
 8014c1c:	07df      	lsls	r7, r3, #31
 8014c1e:	bf44      	itt	mi
 8014c20:	f043 0320 	orrmi.w	r3, r3, #32
 8014c24:	6023      	strmi	r3, [r4, #0]
 8014c26:	b91e      	cbnz	r6, 8014c30 <_printf_i+0x198>
 8014c28:	6823      	ldr	r3, [r4, #0]
 8014c2a:	f023 0320 	bic.w	r3, r3, #32
 8014c2e:	6023      	str	r3, [r4, #0]
 8014c30:	2310      	movs	r3, #16
 8014c32:	e7af      	b.n	8014b94 <_printf_i+0xfc>
 8014c34:	6823      	ldr	r3, [r4, #0]
 8014c36:	f043 0320 	orr.w	r3, r3, #32
 8014c3a:	6023      	str	r3, [r4, #0]
 8014c3c:	2378      	movs	r3, #120	; 0x78
 8014c3e:	4828      	ldr	r0, [pc, #160]	; (8014ce0 <_printf_i+0x248>)
 8014c40:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 8014c44:	e7e3      	b.n	8014c0e <_printf_i+0x176>
 8014c46:	0659      	lsls	r1, r3, #25
 8014c48:	bf48      	it	mi
 8014c4a:	b2b6      	uxthmi	r6, r6
 8014c4c:	e7e6      	b.n	8014c1c <_printf_i+0x184>
 8014c4e:	4615      	mov	r5, r2
 8014c50:	e7bb      	b.n	8014bca <_printf_i+0x132>
 8014c52:	682b      	ldr	r3, [r5, #0]
 8014c54:	6826      	ldr	r6, [r4, #0]
 8014c56:	1d18      	adds	r0, r3, #4
 8014c58:	6961      	ldr	r1, [r4, #20]
 8014c5a:	6028      	str	r0, [r5, #0]
 8014c5c:	0635      	lsls	r5, r6, #24
 8014c5e:	681b      	ldr	r3, [r3, #0]
 8014c60:	d501      	bpl.n	8014c66 <_printf_i+0x1ce>
 8014c62:	6019      	str	r1, [r3, #0]
 8014c64:	e002      	b.n	8014c6c <_printf_i+0x1d4>
 8014c66:	0670      	lsls	r0, r6, #25
 8014c68:	d5fb      	bpl.n	8014c62 <_printf_i+0x1ca>
 8014c6a:	8019      	strh	r1, [r3, #0]
 8014c6c:	2300      	movs	r3, #0
 8014c6e:	4615      	mov	r5, r2
 8014c70:	6123      	str	r3, [r4, #16]
 8014c72:	e7ba      	b.n	8014bea <_printf_i+0x152>
 8014c74:	682b      	ldr	r3, [r5, #0]
 8014c76:	2100      	movs	r1, #0
 8014c78:	1d1a      	adds	r2, r3, #4
 8014c7a:	602a      	str	r2, [r5, #0]
 8014c7c:	681d      	ldr	r5, [r3, #0]
 8014c7e:	6862      	ldr	r2, [r4, #4]
 8014c80:	4628      	mov	r0, r5
 8014c82:	f000 f82f 	bl	8014ce4 <memchr>
 8014c86:	b108      	cbz	r0, 8014c8c <_printf_i+0x1f4>
 8014c88:	1b40      	subs	r0, r0, r5
 8014c8a:	6060      	str	r0, [r4, #4]
 8014c8c:	6863      	ldr	r3, [r4, #4]
 8014c8e:	6123      	str	r3, [r4, #16]
 8014c90:	2300      	movs	r3, #0
 8014c92:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8014c96:	e7a8      	b.n	8014bea <_printf_i+0x152>
 8014c98:	462a      	mov	r2, r5
 8014c9a:	4649      	mov	r1, r9
 8014c9c:	4640      	mov	r0, r8
 8014c9e:	6923      	ldr	r3, [r4, #16]
 8014ca0:	47d0      	blx	sl
 8014ca2:	3001      	adds	r0, #1
 8014ca4:	d0ab      	beq.n	8014bfe <_printf_i+0x166>
 8014ca6:	6823      	ldr	r3, [r4, #0]
 8014ca8:	079b      	lsls	r3, r3, #30
 8014caa:	d413      	bmi.n	8014cd4 <_printf_i+0x23c>
 8014cac:	68e0      	ldr	r0, [r4, #12]
 8014cae:	9b03      	ldr	r3, [sp, #12]
 8014cb0:	4298      	cmp	r0, r3
 8014cb2:	bfb8      	it	lt
 8014cb4:	4618      	movlt	r0, r3
 8014cb6:	e7a4      	b.n	8014c02 <_printf_i+0x16a>
 8014cb8:	2301      	movs	r3, #1
 8014cba:	4632      	mov	r2, r6
 8014cbc:	4649      	mov	r1, r9
 8014cbe:	4640      	mov	r0, r8
 8014cc0:	47d0      	blx	sl
 8014cc2:	3001      	adds	r0, #1
 8014cc4:	d09b      	beq.n	8014bfe <_printf_i+0x166>
 8014cc6:	3501      	adds	r5, #1
 8014cc8:	68e3      	ldr	r3, [r4, #12]
 8014cca:	9903      	ldr	r1, [sp, #12]
 8014ccc:	1a5b      	subs	r3, r3, r1
 8014cce:	42ab      	cmp	r3, r5
 8014cd0:	dcf2      	bgt.n	8014cb8 <_printf_i+0x220>
 8014cd2:	e7eb      	b.n	8014cac <_printf_i+0x214>
 8014cd4:	2500      	movs	r5, #0
 8014cd6:	f104 0619 	add.w	r6, r4, #25
 8014cda:	e7f5      	b.n	8014cc8 <_printf_i+0x230>
 8014cdc:	08015202 	.word	0x08015202
 8014ce0:	08015213 	.word	0x08015213

08014ce4 <memchr>:
 8014ce4:	4603      	mov	r3, r0
 8014ce6:	b510      	push	{r4, lr}
 8014ce8:	b2c9      	uxtb	r1, r1
 8014cea:	4402      	add	r2, r0
 8014cec:	4293      	cmp	r3, r2
 8014cee:	4618      	mov	r0, r3
 8014cf0:	d101      	bne.n	8014cf6 <memchr+0x12>
 8014cf2:	2000      	movs	r0, #0
 8014cf4:	e003      	b.n	8014cfe <memchr+0x1a>
 8014cf6:	7804      	ldrb	r4, [r0, #0]
 8014cf8:	3301      	adds	r3, #1
 8014cfa:	428c      	cmp	r4, r1
 8014cfc:	d1f6      	bne.n	8014cec <memchr+0x8>
 8014cfe:	bd10      	pop	{r4, pc}

08014d00 <memmove>:
 8014d00:	4288      	cmp	r0, r1
 8014d02:	b510      	push	{r4, lr}
 8014d04:	eb01 0402 	add.w	r4, r1, r2
 8014d08:	d902      	bls.n	8014d10 <memmove+0x10>
 8014d0a:	4284      	cmp	r4, r0
 8014d0c:	4623      	mov	r3, r4
 8014d0e:	d807      	bhi.n	8014d20 <memmove+0x20>
 8014d10:	1e43      	subs	r3, r0, #1
 8014d12:	42a1      	cmp	r1, r4
 8014d14:	d008      	beq.n	8014d28 <memmove+0x28>
 8014d16:	f811 2b01 	ldrb.w	r2, [r1], #1
 8014d1a:	f803 2f01 	strb.w	r2, [r3, #1]!
 8014d1e:	e7f8      	b.n	8014d12 <memmove+0x12>
 8014d20:	4601      	mov	r1, r0
 8014d22:	4402      	add	r2, r0
 8014d24:	428a      	cmp	r2, r1
 8014d26:	d100      	bne.n	8014d2a <memmove+0x2a>
 8014d28:	bd10      	pop	{r4, pc}
 8014d2a:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 8014d2e:	f802 4d01 	strb.w	r4, [r2, #-1]!
 8014d32:	e7f7      	b.n	8014d24 <memmove+0x24>

08014d34 <_realloc_r>:
 8014d34:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8014d38:	4680      	mov	r8, r0
 8014d3a:	4614      	mov	r4, r2
 8014d3c:	460e      	mov	r6, r1
 8014d3e:	b921      	cbnz	r1, 8014d4a <_realloc_r+0x16>
 8014d40:	4611      	mov	r1, r2
 8014d42:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8014d46:	f7ff bb17 	b.w	8014378 <_malloc_r>
 8014d4a:	b92a      	cbnz	r2, 8014d58 <_realloc_r+0x24>
 8014d4c:	f7ff faac 	bl	80142a8 <_free_r>
 8014d50:	4625      	mov	r5, r4
 8014d52:	4628      	mov	r0, r5
 8014d54:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8014d58:	f000 f81b 	bl	8014d92 <_malloc_usable_size_r>
 8014d5c:	4284      	cmp	r4, r0
 8014d5e:	4607      	mov	r7, r0
 8014d60:	d802      	bhi.n	8014d68 <_realloc_r+0x34>
 8014d62:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 8014d66:	d812      	bhi.n	8014d8e <_realloc_r+0x5a>
 8014d68:	4621      	mov	r1, r4
 8014d6a:	4640      	mov	r0, r8
 8014d6c:	f7ff fb04 	bl	8014378 <_malloc_r>
 8014d70:	4605      	mov	r5, r0
 8014d72:	2800      	cmp	r0, #0
 8014d74:	d0ed      	beq.n	8014d52 <_realloc_r+0x1e>
 8014d76:	42bc      	cmp	r4, r7
 8014d78:	4622      	mov	r2, r4
 8014d7a:	4631      	mov	r1, r6
 8014d7c:	bf28      	it	cs
 8014d7e:	463a      	movcs	r2, r7
 8014d80:	f7ff fa7c 	bl	801427c <memcpy>
 8014d84:	4631      	mov	r1, r6
 8014d86:	4640      	mov	r0, r8
 8014d88:	f7ff fa8e 	bl	80142a8 <_free_r>
 8014d8c:	e7e1      	b.n	8014d52 <_realloc_r+0x1e>
 8014d8e:	4635      	mov	r5, r6
 8014d90:	e7df      	b.n	8014d52 <_realloc_r+0x1e>

08014d92 <_malloc_usable_size_r>:
 8014d92:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8014d96:	1f18      	subs	r0, r3, #4
 8014d98:	2b00      	cmp	r3, #0
 8014d9a:	bfbc      	itt	lt
 8014d9c:	580b      	ldrlt	r3, [r1, r0]
 8014d9e:	18c0      	addlt	r0, r0, r3
 8014da0:	4770      	bx	lr
	...

08014da4 <_init>:
 8014da4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8014da6:	bf00      	nop
 8014da8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8014daa:	bc08      	pop	{r3}
 8014dac:	469e      	mov	lr, r3
 8014dae:	4770      	bx	lr

08014db0 <_fini>:
 8014db0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8014db2:	bf00      	nop
 8014db4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8014db6:	bc08      	pop	{r3}
 8014db8:	469e      	mov	lr, r3
 8014dba:	4770      	bx	lr
