--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 1
-n 3 -fastpaths -xml top_module.twx top_module.ncd -o top_module.twr
top_module.pcf -ucf Nexys4DDR_Master.ucf

Design file:              top_module.ncd
Physical constraint file: top_module.pcf
Device,package,speed:     xc7a100t,csg324,C,-1 (PRODUCTION 1.10 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock clk
------------+------------+------------+------------+------------+------------------+--------+
            |Max Setup to|  Process   |Max Hold to |  Process   |                  | Clock  |
Source      | clk (edge) |   Corner   | clk (edge) |   Corner   |Internal Clock(s) | Phase  |
------------+------------+------------+------------+------------+------------------+--------+
dump_mem    |    2.524(R)|      SLOW  |    0.630(R)|      SLOW  |clk_BUFGP         |   0.000|
reset       |    1.075(R)|      FAST  |    0.502(R)|      SLOW  |clk_BUFGP         |   0.000|
------------+------------+------------+------------+------------+------------------+--------+

Clock clk to Pad
------------+-----------------+------------+-----------------+------------+------------------+--------+
            |Max (slowest) clk|  Process   |Min (fastest) clk|  Process   |                  | Clock  |
Destination |  (edge) to PAD  |   Corner   |  (edge) to PAD  |   Corner   |Internal Clock(s) | Phase  |
------------+-----------------+------------+-----------------+------------+------------------+--------+
seg<0>      |        19.323(R)|      SLOW  |         5.406(R)|      FAST  |clk_BUFGP         |   0.000|
seg<1>      |        18.915(R)|      SLOW  |         5.712(R)|      FAST  |clk_BUFGP         |   0.000|
seg<2>      |        18.808(R)|      SLOW  |         5.523(R)|      FAST  |clk_BUFGP         |   0.000|
seg<3>      |        19.684(R)|      SLOW  |         5.685(R)|      FAST  |clk_BUFGP         |   0.000|
seg<4>      |        19.331(R)|      SLOW  |         5.508(R)|      FAST  |clk_BUFGP         |   0.000|
seg<5>      |        19.255(R)|      SLOW  |         5.530(R)|      FAST  |clk_BUFGP         |   0.000|
seg<6>      |        19.047(R)|      SLOW  |         5.618(R)|      FAST  |clk_BUFGP         |   0.000|
------------+-----------------+------------+-----------------+------------+------------------+--------+

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    8.691|         |         |         |
---------------+---------+---------+---------+---------+

Pad to Pad
---------------+---------------+---------+
Source Pad     |Destination Pad|  Delay  |
---------------+---------------+---------+
dump_mem       |seg<0>         |   16.586|
dump_mem       |seg<1>         |   16.352|
dump_mem       |seg<2>         |   16.071|
dump_mem       |seg<3>         |   16.947|
dump_mem       |seg<4>         |   16.594|
dump_mem       |seg<5>         |   16.480|
dump_mem       |seg<6>         |   16.310|
---------------+---------------+---------+


Analysis completed Tue Dec 01 16:51:53 2015 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 618 MB



