
AVRASM ver. 2.1.43  C:\Users\laure\Documents\AVRStudio\Assembleur\Projet_AVR_ASSEMBLEUR_3BSIGE_2.0\Projet_AVR_ASSEMBLEUR_3BSIGE_2.0\Projet_AVR_ASSEMBLEUR_3BSIGE_2.0.asm Sun May 22 14:52:16 2016

[builtin](2): Including file 'C:\Program Files (x86)\Atmel\AVR Studio 5.0\avrassembler\include\m88def.inc'
                 
                 /*
                 
                 ;***** Created: 2011-02-09 12:03 ******* Source: ATmega88.xml ************
                 ;*************************************************************************
                 ;* A P P L I C A T I O N   N O T E   F O R   T H E   A V R   F A M I L Y
                 ;* 
                 ;* Number            : AVR000
                 ;* File Name         : "m88def.inc"
                 ;* Title             : Register/Bit Definitions for the ATmega88
                 ;* Date              : 2011-02-09
                 ;* Version           : 2.35
                 ;* Support E-mail    : avr@atmel.com
                 ;* Target MCU        : ATmega88
                 ;* 
                 ;* DESCRIPTION
                 ;* When including this file in the assembly program file, all I/O register 
                 ;* names and I/O register bit names appearing in the data book can be used.
                 ;* In addition, the six registers forming the three data pointers X, Y and 
                 ;* Z have been assigned names XL - ZH. Highest RAM address for Internal 
                 ;* SRAM is also defined 
                 ;* 
                 ;* The Register names are represented by their hexadecimal address.
                 ;* 
                 ;* The Register Bit names are represented by their bit number (0-7).
                 ;* 
                 ;* Please observe the difference in using the bit names with instructions
                 ;* such as "sbr"/"cbr" (set/clear bit in register) and "sbrs"/"sbrc"
                 ;* (skip if bit in register set/cleared). The following example illustrates
                 ;* this:
                 ;* 
                 ;* in    r16,PORTB             ;read PORTB latch
                 ;* sbr   r16,(1<<PB6)+(1<<PB5) ;set PB6 and PB5 (use masks, not bit#)
                 ;* out   PORTB,r16             ;output to PORTB
                 ;* 
                 ;* in    r16,TIFR              ;read the Timer Interrupt Flag Register
                 ;* sbrc  r16,TOV0              ;test the overflow flag (use bit#)
                 ;* rjmp  TOV0_is_set           ;jump if set
                 ;* ...                         ;otherwise do something else
                 ;*************************************************************************
                 
                 #ifndef _M88DEF_INC_
                 #define _M88DEF_INC_
                 
                 
                 #pragma partinc 0
                 
                 ; ***** SPECIFY DEVICE ***************************************************
                 .device ATmega88
                 #pragma AVRPART ADMIN PART_NAME ATmega88
                 .equ	SIGNATURE_000	= 0x1e
                 .equ	SIGNATURE_001	= 0x93
                 .equ	SIGNATURE_002	= 0x0a
                 
                 #pragma AVRPART CORE CORE_VERSION V2E
                 
                 
                 ; ***** I/O REGISTER DEFINITIONS *****************************************
                 ; NOTE:
                 ; Definitions marked "MEMORY MAPPED"are extended I/O ports
                 ; and cannot be used with IN/OUT instructions
                 .equ	UDR0	= 0xc6	; MEMORY MAPPED
                 .equ	UBRR0L	= 0xc4	; MEMORY MAPPED
                 .equ	UBRR0H	= 0xc5	; MEMORY MAPPED
                 .equ	UCSR0C	= 0xc2	; MEMORY MAPPED
                 .equ	UCSR0B	= 0xc1	; MEMORY MAPPED
                 .equ	UCSR0A	= 0xc0	; MEMORY MAPPED
                 .equ	TWAMR	= 0xbd	; MEMORY MAPPED
                 .equ	TWCR	= 0xbc	; MEMORY MAPPED
                 .equ	TWDR	= 0xbb	; MEMORY MAPPED
                 .equ	TWAR	= 0xba	; MEMORY MAPPED
                 .equ	TWSR	= 0xb9	; MEMORY MAPPED
                 .equ	TWBR	= 0xb8	; MEMORY MAPPED
                 .equ	ASSR	= 0xb6	; MEMORY MAPPED
                 .equ	OCR2B	= 0xb4	; MEMORY MAPPED
                 .equ	OCR2A	= 0xb3	; MEMORY MAPPED
                 .equ	TCNT2	= 0xb2	; MEMORY MAPPED
                 .equ	TCCR2B	= 0xb1	; MEMORY MAPPED
                 .equ	TCCR2A	= 0xb0	; MEMORY MAPPED
                 .equ	OCR1BL	= 0x8a	; MEMORY MAPPED
                 .equ	OCR1BH	= 0x8b	; MEMORY MAPPED
                 .equ	OCR1AL	= 0x88	; MEMORY MAPPED
                 .equ	OCR1AH	= 0x89	; MEMORY MAPPED
                 .equ	ICR1L	= 0x86	; MEMORY MAPPED
                 .equ	ICR1H	= 0x87	; MEMORY MAPPED
                 .equ	TCNT1L	= 0x84	; MEMORY MAPPED
                 .equ	TCNT1H	= 0x85	; MEMORY MAPPED
                 .equ	TCCR1C	= 0x82	; MEMORY MAPPED
                 .equ	TCCR1B	= 0x81	; MEMORY MAPPED
                 .equ	TCCR1A	= 0x80	; MEMORY MAPPED
                 .equ	DIDR1	= 0x7f	; MEMORY MAPPED
                 .equ	DIDR0	= 0x7e	; MEMORY MAPPED
                 .equ	ADMUX	= 0x7c	; MEMORY MAPPED
                 .equ	ADCSRB	= 0x7b	; MEMORY MAPPED
                 .equ	ADCSRA	= 0x7a	; MEMORY MAPPED
                 .equ	ADCH	= 0x79	; MEMORY MAPPED
                 .equ	ADCL	= 0x78	; MEMORY MAPPED
                 .equ	TIMSK2	= 0x70	; MEMORY MAPPED
                 .equ	TIMSK1	= 0x6f	; MEMORY MAPPED
                 .equ	TIMSK0	= 0x6e	; MEMORY MAPPED
                 .equ	PCMSK1	= 0x6c	; MEMORY MAPPED
                 .equ	PCMSK2	= 0x6d	; MEMORY MAPPED
                 .equ	PCMSK0	= 0x6b	; MEMORY MAPPED
                 .equ	EICRA	= 0x69	; MEMORY MAPPED
                 .equ	PCICR	= 0x68	; MEMORY MAPPED
                 .equ	OSCCAL	= 0x66	; MEMORY MAPPED
                 .equ	PRR	= 0x64	; MEMORY MAPPED
                 .equ	CLKPR	= 0x61	; MEMORY MAPPED
                 .equ	WDTCSR	= 0x60	; MEMORY MAPPED
                 .equ	SREG	= 0x3f
                 .equ	SPL	= 0x3d
                 .equ	SPH	= 0x3e
                 .equ	SPMCSR	= 0x37
                 .equ	MCUCR	= 0x35
                 .equ	MCUSR	= 0x34
                 .equ	SMCR	= 0x33
                 .equ	ACSR	= 0x30
                 .equ	SPDR	= 0x2e
                 .equ	SPSR	= 0x2d
                 .equ	SPCR	= 0x2c
                 .equ	GPIOR2	= 0x2b
                 .equ	GPIOR1	= 0x2a
                 .equ	OCR0B	= 0x28
                 .equ	OCR0A	= 0x27
                 .equ	TCNT0	= 0x26
                 .equ	TCCR0B	= 0x25
                 .equ	TCCR0A	= 0x24
                 .equ	GTCCR	= 0x23
                 .equ	EEARH	= 0x22
                 .equ	EEARL	= 0x21
                 .equ	EEDR	= 0x20
                 .equ	EECR	= 0x1f
                 .equ	GPIOR0	= 0x1e
                 .equ	EIMSK	= 0x1d
                 .equ	EIFR	= 0x1c
                 .equ	PCIFR	= 0x1b
                 .equ	TIFR2	= 0x17
                 .equ	TIFR1	= 0x16
                 .equ	TIFR0	= 0x15
                 .equ	PORTD	= 0x0b
                 .equ	DDRD	= 0x0a
                 .equ	PIND	= 0x09
                 .equ	PORTC	= 0x08
                 .equ	DDRC	= 0x07
                 .equ	PINC	= 0x06
                 .equ	PORTB	= 0x05
                 .equ	DDRB	= 0x04
                 .equ	PINB	= 0x03
                 
                 
                 ; ***** BIT DEFINITIONS **************************************************
                 
                 ; ***** USART0 ***********************
                 ; UDR0 - USART I/O Data Register
                 .equ	UDR0_0	= 0	; USART I/O Data Register bit 0
                 .equ	UDR0_1	= 1	; USART I/O Data Register bit 1
                 .equ	UDR0_2	= 2	; USART I/O Data Register bit 2
                 .equ	UDR0_3	= 3	; USART I/O Data Register bit 3
                 .equ	UDR0_4	= 4	; USART I/O Data Register bit 4
                 .equ	UDR0_5	= 5	; USART I/O Data Register bit 5
                 .equ	UDR0_6	= 6	; USART I/O Data Register bit 6
                 .equ	UDR0_7	= 7	; USART I/O Data Register bit 7
                 
                 ; UCSR0A - USART Control and Status Register A
                 .equ	MPCM0	= 0	; Multi-processor Communication Mode
                 .equ	U2X0	= 1	; Double the USART transmission speed
                 .equ	UPE0	= 2	; Parity Error
                 .equ	DOR0	= 3	; Data overRun
                 .equ	FE0	= 4	; Framing Error
                 .equ	UDRE0	= 5	; USART Data Register Empty
                 .equ	TXC0	= 6	; USART Transmitt Complete
                 .equ	RXC0	= 7	; USART Receive Complete
                 
                 ; UCSR0B - USART Control and Status Register B
                 .equ	TXB80	= 0	; Transmit Data Bit 8
                 .equ	RXB80	= 1	; Receive Data Bit 8
                 .equ	UCSZ02	= 2	; Character Size
                 .equ	TXEN0	= 3	; Transmitter Enable
                 .equ	RXEN0	= 4	; Receiver Enable
                 .equ	UDRIE0	= 5	; USART Data register Empty Interrupt Enable
                 .equ	TXCIE0	= 6	; TX Complete Interrupt Enable
                 .equ	RXCIE0	= 7	; RX Complete Interrupt Enable
                 
                 ; UCSR0C - USART Control and Status Register C
                 .equ	UCPOL0	= 0	; Clock Polarity
                 .equ	UCSZ00	= 1	; Character Size
                 .equ	UCPHA0	= UCSZ00	; For compatibility
                 .equ	UCSZ01	= 2	; Character Size
                 .equ	UDORD0	= UCSZ01	; For compatibility
                 .equ	USBS0	= 3	; Stop Bit Select
                 .equ	UPM00	= 4	; Parity Mode Bit 0
                 .equ	UPM01	= 5	; Parity Mode Bit 1
                 .equ	UMSEL00	= 6	; USART Mode Select
                 .equ	UMSEL0	= UMSEL00	; For compatibility
                 .equ	UMSEL01	= 7	; USART Mode Select
                 .equ	UMSEL1	= UMSEL01	; For compatibility
                 
                 ; UBRR0H - USART Baud Rate Register High Byte
                 .equ	UBRR8	= 0	; USART Baud Rate Register bit 8
                 .equ	UBRR9	= 1	; USART Baud Rate Register bit 9
                 .equ	UBRR10	= 2	; USART Baud Rate Register bit 10
                 .equ	UBRR11	= 3	; USART Baud Rate Register bit 11
                 
                 ; UBRR0L - USART Baud Rate Register Low Byte
                 .equ	_UBRR0	= 0	; USART Baud Rate Register bit 0
                 .equ	_UBRR1	= 1	; USART Baud Rate Register bit 1
                 .equ	UBRR2	= 2	; USART Baud Rate Register bit 2
                 .equ	UBRR3	= 3	; USART Baud Rate Register bit 3
                 .equ	UBRR4	= 4	; USART Baud Rate Register bit 4
                 .equ	UBRR5	= 5	; USART Baud Rate Register bit 5
                 .equ	UBRR6	= 6	; USART Baud Rate Register bit 6
                 .equ	UBRR7	= 7	; USART Baud Rate Register bit 7
                 
                 
                 ; ***** TWI **************************
                 ; TWAMR - TWI (Slave) Address Mask Register
                 .equ	TWAM0	= 1	; 
                 .equ	TWAMR0	= TWAM0	; For compatibility
                 .equ	TWAM1	= 2	; 
                 .equ	TWAMR1	= TWAM1	; For compatibility
                 .equ	TWAM2	= 3	; 
                 .equ	TWAMR2	= TWAM2	; For compatibility
                 .equ	TWAM3	= 4	; 
                 .equ	TWAMR3	= TWAM3	; For compatibility
                 .equ	TWAM4	= 5	; 
                 .equ	TWAMR4	= TWAM4	; For compatibility
                 .equ	TWAM5	= 6	; 
                 .equ	TWAMR5	= TWAM5	; For compatibility
                 .equ	TWAM6	= 7	; 
                 .equ	TWAMR6	= TWAM6	; For compatibility
                 
                 ; TWBR - TWI Bit Rate register
                 .equ	TWBR0	= 0	; 
                 .equ	TWBR1	= 1	; 
                 .equ	TWBR2	= 2	; 
                 .equ	TWBR3	= 3	; 
                 .equ	TWBR4	= 4	; 
                 .equ	TWBR5	= 5	; 
                 .equ	TWBR6	= 6	; 
                 .equ	TWBR7	= 7	; 
                 
                 ; TWCR - TWI Control Register
                 .equ	TWIE	= 0	; TWI Interrupt Enable
                 .equ	TWEN	= 2	; TWI Enable Bit
                 .equ	TWWC	= 3	; TWI Write Collition Flag
                 .equ	TWSTO	= 4	; TWI Stop Condition Bit
                 .equ	TWSTA	= 5	; TWI Start Condition Bit
                 .equ	TWEA	= 6	; TWI Enable Acknowledge Bit
                 .equ	TWINT	= 7	; TWI Interrupt Flag
                 
                 ; TWSR - TWI Status Register
                 .equ	TWPS0	= 0	; TWI Prescaler
                 .equ	TWPS1	= 1	; TWI Prescaler
                 .equ	TWS3	= 3	; TWI Status
                 .equ	TWS4	= 4	; TWI Status
                 .equ	TWS5	= 5	; TWI Status
                 .equ	TWS6	= 6	; TWI Status
                 .equ	TWS7	= 7	; TWI Status
                 
                 ; TWDR - TWI Data register
                 .equ	TWD0	= 0	; TWI Data Register Bit 0
                 .equ	TWD1	= 1	; TWI Data Register Bit 1
                 .equ	TWD2	= 2	; TWI Data Register Bit 2
                 .equ	TWD3	= 3	; TWI Data Register Bit 3
                 .equ	TWD4	= 4	; TWI Data Register Bit 4
                 .equ	TWD5	= 5	; TWI Data Register Bit 5
                 .equ	TWD6	= 6	; TWI Data Register Bit 6
                 .equ	TWD7	= 7	; TWI Data Register Bit 7
                 
                 ; TWAR - TWI (Slave) Address register
                 .equ	TWGCE	= 0	; TWI General Call Recognition Enable Bit
                 .equ	TWA0	= 1	; TWI (Slave) Address register Bit 0
                 .equ	TWA1	= 2	; TWI (Slave) Address register Bit 1
                 .equ	TWA2	= 3	; TWI (Slave) Address register Bit 2
                 .equ	TWA3	= 4	; TWI (Slave) Address register Bit 3
                 .equ	TWA4	= 5	; TWI (Slave) Address register Bit 4
                 .equ	TWA5	= 6	; TWI (Slave) Address register Bit 5
                 .equ	TWA6	= 7	; TWI (Slave) Address register Bit 6
                 
                 
                 ; ***** TIMER_COUNTER_1 **************
                 ; TIMSK1 - Timer/Counter Interrupt Mask Register
                 .equ	TOIE1	= 0	; Timer/Counter1 Overflow Interrupt Enable
                 .equ	OCIE1A	= 1	; Timer/Counter1 Output CompareA Match Interrupt Enable
                 .equ	OCIE1B	= 2	; Timer/Counter1 Output CompareB Match Interrupt Enable
                 .equ	ICIE1	= 5	; Timer/Counter1 Input Capture Interrupt Enable
                 
                 ; TIFR1 - Timer/Counter Interrupt Flag register
                 .equ	TOV1	= 0	; Timer/Counter1 Overflow Flag
                 .equ	OCF1A	= 1	; Output Compare Flag 1A
                 .equ	OCF1B	= 2	; Output Compare Flag 1B
                 .equ	ICF1	= 5	; Input Capture Flag 1
                 
                 ; TCCR1A - Timer/Counter1 Control Register A
                 .equ	WGM10	= 0	; Waveform Generation Mode
                 .equ	WGM11	= 1	; Waveform Generation Mode
                 .equ	COM1B0	= 4	; Compare Output Mode 1B, bit 0
                 .equ	COM1B1	= 5	; Compare Output Mode 1B, bit 1
                 .equ	COM1A0	= 6	; Comparet Ouput Mode 1A, bit 0
                 .equ	COM1A1	= 7	; Compare Output Mode 1A, bit 1
                 
                 ; TCCR1B - Timer/Counter1 Control Register B
                 .equ	CS10	= 0	; Prescaler source of Timer/Counter 1
                 .equ	CS11	= 1	; Prescaler source of Timer/Counter 1
                 .equ	CS12	= 2	; Prescaler source of Timer/Counter 1
                 .equ	WGM12	= 3	; Waveform Generation Mode
                 .equ	WGM13	= 4	; Waveform Generation Mode
                 .equ	ICES1	= 6	; Input Capture 1 Edge Select
                 .equ	ICNC1	= 7	; Input Capture 1 Noise Canceler
                 
                 ; TCCR1C - Timer/Counter1 Control Register C
                 .equ	FOC1B	= 6	; 
                 .equ	FOC1A	= 7	; 
                 
                 ; GTCCR - General Timer/Counter Control Register
                 .equ	PSRSYNC	= 0	; Prescaler Reset Timer/Counter1 and Timer/Counter0
                 .equ	TSM	= 7	; Timer/Counter Synchronization Mode
                 
                 
                 ; ***** TIMER_COUNTER_2 **************
                 ; TIMSK2 - Timer/Counter Interrupt Mask register
                 .equ	TOIE2	= 0	; Timer/Counter2 Overflow Interrupt Enable
                 .equ	TOIE2A	= TOIE2	; For compatibility
                 .equ	OCIE2A	= 1	; Timer/Counter2 Output Compare Match A Interrupt Enable
                 .equ	OCIE2B	= 2	; Timer/Counter2 Output Compare Match B Interrupt Enable
                 
                 ; TIFR2 - Timer/Counter Interrupt Flag Register
                 .equ	TOV2	= 0	; Timer/Counter2 Overflow Flag
                 .equ	OCF2A	= 1	; Output Compare Flag 2A
                 .equ	OCF2B	= 2	; Output Compare Flag 2B
                 
                 ; TCCR2A - Timer/Counter2 Control Register A
                 .equ	WGM20	= 0	; Waveform Genration Mode
                 .equ	WGM21	= 1	; Waveform Genration Mode
                 .equ	COM2B0	= 4	; Compare Output Mode bit 0
                 .equ	COM2B1	= 5	; Compare Output Mode bit 1
                 .equ	COM2A0	= 6	; Compare Output Mode bit 1
                 .equ	COM2A1	= 7	; Compare Output Mode bit 1
                 
                 ; TCCR2B - Timer/Counter2 Control Register B
                 .equ	CS20	= 0	; Clock Select bit 0
                 .equ	CS21	= 1	; Clock Select bit 1
                 .equ	CS22	= 2	; Clock Select bit 2
                 .equ	WGM22	= 3	; Waveform Generation Mode
                 .equ	FOC2B	= 6	; Force Output Compare B
                 .equ	FOC2A	= 7	; Force Output Compare A
                 
                 ; TCNT2 - Timer/Counter2
                 .equ	TCNT2_0	= 0	; Timer/Counter 2 bit 0
                 .equ	TCNT2_1	= 1	; Timer/Counter 2 bit 1
                 .equ	TCNT2_2	= 2	; Timer/Counter 2 bit 2
                 .equ	TCNT2_3	= 3	; Timer/Counter 2 bit 3
                 .equ	TCNT2_4	= 4	; Timer/Counter 2 bit 4
                 .equ	TCNT2_5	= 5	; Timer/Counter 2 bit 5
                 .equ	TCNT2_6	= 6	; Timer/Counter 2 bit 6
                 .equ	TCNT2_7	= 7	; Timer/Counter 2 bit 7
                 
                 ; OCR2A - Timer/Counter2 Output Compare Register A
                 .equ	OCR2A_0	= 0	; Timer/Counter2 Output Compare Register Bit 0
                 .equ	OCR2A_1	= 1	; Timer/Counter2 Output Compare Register Bit 1
                 .equ	OCR2A_2	= 2	; Timer/Counter2 Output Compare Register Bit 2
                 .equ	OCR2A_3	= 3	; Timer/Counter2 Output Compare Register Bit 3
                 .equ	OCR2A_4	= 4	; Timer/Counter2 Output Compare Register Bit 4
                 .equ	OCR2A_5	= 5	; Timer/Counter2 Output Compare Register Bit 5
                 .equ	OCR2A_6	= 6	; Timer/Counter2 Output Compare Register Bit 6
                 .equ	OCR2A_7	= 7	; Timer/Counter2 Output Compare Register Bit 7
                 
                 ; OCR2B - Timer/Counter2 Output Compare Register B
                 .equ	OCR2B_0	= 0	; Timer/Counter2 Output Compare Register Bit 0
                 .equ	OCR2B_1	= 1	; Timer/Counter2 Output Compare Register Bit 1
                 .equ	OCR2B_2	= 2	; Timer/Counter2 Output Compare Register Bit 2
                 .equ	OCR2B_3	= 3	; Timer/Counter2 Output Compare Register Bit 3
                 .equ	OCR2B_4	= 4	; Timer/Counter2 Output Compare Register Bit 4
                 .equ	OCR2B_5	= 5	; Timer/Counter2 Output Compare Register Bit 5
                 .equ	OCR2B_6	= 6	; Timer/Counter2 Output Compare Register Bit 6
                 .equ	OCR2B_7	= 7	; Timer/Counter2 Output Compare Register Bit 7
                 
                 ; ASSR - Asynchronous Status Register
                 .equ	TCR2BUB	= 0	; Timer/Counter Control Register2 Update Busy
                 .equ	TCR2AUB	= 1	; Timer/Counter Control Register2 Update Busy
                 .equ	OCR2BUB	= 2	; Output Compare Register 2 Update Busy
                 .equ	OCR2AUB	= 3	; Output Compare Register2 Update Busy
                 .equ	TCN2UB	= 4	; Timer/Counter2 Update Busy
                 .equ	AS2	= 5	; Asynchronous Timer/Counter2
                 .equ	EXCLK	= 6	; Enable External Clock Input
                 
                 ; GTCCR - General Timer Counter Control register
                 .equ	PSRASY	= 1	; Prescaler Reset Timer/Counter2
                 .equ	PSR2	= PSRASY	; For compatibility
                 ;.equ	TSM	= 7	; Timer/Counter Synchronization Mode
                 
                 
                 ; ***** AD_CONVERTER *****************
                 ; ADMUX - The ADC multiplexer Selection Register
                 .equ	MUX0	= 0	; Analog Channel and Gain Selection Bits
                 .equ	MUX1	= 1	; Analog Channel and Gain Selection Bits
                 .equ	MUX2	= 2	; Analog Channel and Gain Selection Bits
                 .equ	MUX3	= 3	; Analog Channel and Gain Selection Bits
                 .equ	ADLAR	= 5	; Left Adjust Result
                 .equ	REFS0	= 6	; Reference Selection Bit 0
                 .equ	REFS1	= 7	; Reference Selection Bit 1
                 
                 ; ADCSRA - The ADC Control and Status register A
                 .equ	ADPS0	= 0	; ADC  Prescaler Select Bits
                 .equ	ADPS1	= 1	; ADC  Prescaler Select Bits
                 .equ	ADPS2	= 2	; ADC  Prescaler Select Bits
                 .equ	ADIE	= 3	; ADC Interrupt Enable
                 .equ	ADIF	= 4	; ADC Interrupt Flag
                 .equ	ADATE	= 5	; ADC  Auto Trigger Enable
                 .equ	ADSC	= 6	; ADC Start Conversion
                 .equ	ADEN	= 7	; ADC Enable
                 
                 ; ADCSRB - The ADC Control and Status register B
                 .equ	ADTS0	= 0	; ADC Auto Trigger Source bit 0
                 .equ	ADTS1	= 1	; ADC Auto Trigger Source bit 1
                 .equ	ADTS2	= 2	; ADC Auto Trigger Source bit 2
                 .equ	ACME	= 6	; 
                 
                 ; ADCH - ADC Data Register High Byte
                 .equ	ADCH0	= 0	; ADC Data Register High Byte Bit 0
                 .equ	ADCH1	= 1	; ADC Data Register High Byte Bit 1
                 .equ	ADCH2	= 2	; ADC Data Register High Byte Bit 2
                 .equ	ADCH3	= 3	; ADC Data Register High Byte Bit 3
                 .equ	ADCH4	= 4	; ADC Data Register High Byte Bit 4
                 .equ	ADCH5	= 5	; ADC Data Register High Byte Bit 5
                 .equ	ADCH6	= 6	; ADC Data Register High Byte Bit 6
                 .equ	ADCH7	= 7	; ADC Data Register High Byte Bit 7
                 
                 ; ADCL - ADC Data Register Low Byte
                 .equ	ADCL0	= 0	; ADC Data Register Low Byte Bit 0
                 .equ	ADCL1	= 1	; ADC Data Register Low Byte Bit 1
                 .equ	ADCL2	= 2	; ADC Data Register Low Byte Bit 2
                 .equ	ADCL3	= 3	; ADC Data Register Low Byte Bit 3
                 .equ	ADCL4	= 4	; ADC Data Register Low Byte Bit 4
                 .equ	ADCL5	= 5	; ADC Data Register Low Byte Bit 5
                 .equ	ADCL6	= 6	; ADC Data Register Low Byte Bit 6
                 .equ	ADCL7	= 7	; ADC Data Register Low Byte Bit 7
                 
                 ; DIDR0 - Digital Input Disable Register
                 .equ	ADC0D	= 0	; 
                 .equ	ADC1D	= 1	; 
                 .equ	ADC2D	= 2	; 
                 .equ	ADC3D	= 3	; 
                 .equ	ADC4D	= 4	; 
                 .equ	ADC5D	= 5	; 
                 
                 
                 ; ***** ANALOG_COMPARATOR ************
                 ; ACSR - Analog Comparator Control And Status Register
                 .equ	ACIS0	= 0	; Analog Comparator Interrupt Mode Select bit 0
                 .equ	ACIS1	= 1	; Analog Comparator Interrupt Mode Select bit 1
                 .equ	ACIC	= 2	; Analog Comparator Input Capture Enable
                 .equ	ACIE	= 3	; Analog Comparator Interrupt Enable
                 .equ	ACI	= 4	; Analog Comparator Interrupt Flag
                 .equ	ACO	= 5	; Analog Compare Output
                 .equ	ACBG	= 6	; Analog Comparator Bandgap Select
                 .equ	ACD	= 7	; Analog Comparator Disable
                 
                 ; DIDR1 - Digital Input Disable Register 1
                 .equ	AIN0D	= 0	; AIN0 Digital Input Disable
                 .equ	AIN1D	= 1	; AIN1 Digital Input Disable
                 
                 
                 ; ***** PORTB ************************
                 ; PORTB - Port B Data Register
                 .equ	PORTB0	= 0	; Port B Data Register bit 0
                 .equ	PB0	= 0	; For compatibility
                 .equ	PORTB1	= 1	; Port B Data Register bit 1
                 .equ	PB1	= 1	; For compatibility
                 .equ	PORTB2	= 2	; Port B Data Register bit 2
                 .equ	PB2	= 2	; For compatibility
                 .equ	PORTB3	= 3	; Port B Data Register bit 3
                 .equ	PB3	= 3	; For compatibility
                 .equ	PORTB4	= 4	; Port B Data Register bit 4
                 .equ	PB4	= 4	; For compatibility
                 .equ	PORTB5	= 5	; Port B Data Register bit 5
                 .equ	PB5	= 5	; For compatibility
                 .equ	PORTB6	= 6	; Port B Data Register bit 6
                 .equ	PB6	= 6	; For compatibility
                 .equ	PORTB7	= 7	; Port B Data Register bit 7
                 .equ	PB7	= 7	; For compatibility
                 
                 ; DDRB - Port B Data Direction Register
                 .equ	DDB0	= 0	; Port B Data Direction Register bit 0
                 .equ	DDB1	= 1	; Port B Data Direction Register bit 1
                 .equ	DDB2	= 2	; Port B Data Direction Register bit 2
                 .equ	DDB3	= 3	; Port B Data Direction Register bit 3
                 .equ	DDB4	= 4	; Port B Data Direction Register bit 4
                 .equ	DDB5	= 5	; Port B Data Direction Register bit 5
                 .equ	DDB6	= 6	; Port B Data Direction Register bit 6
                 .equ	DDB7	= 7	; Port B Data Direction Register bit 7
                 
                 ; PINB - Port B Input Pins
                 .equ	PINB0	= 0	; Port B Input Pins bit 0
                 .equ	PINB1	= 1	; Port B Input Pins bit 1
                 .equ	PINB2	= 2	; Port B Input Pins bit 2
                 .equ	PINB3	= 3	; Port B Input Pins bit 3
                 .equ	PINB4	= 4	; Port B Input Pins bit 4
                 .equ	PINB5	= 5	; Port B Input Pins bit 5
                 .equ	PINB6	= 6	; Port B Input Pins bit 6
                 .equ	PINB7	= 7	; Port B Input Pins bit 7
                 
                 
                 ; ***** PORTC ************************
                 ; PORTC - Port C Data Register
                 .equ	PORTC0	= 0	; Port C Data Register bit 0
                 .equ	PC0	= 0	; For compatibility
                 .equ	PORTC1	= 1	; Port C Data Register bit 1
                 .equ	PC1	= 1	; For compatibility
                 .equ	PORTC2	= 2	; Port C Data Register bit 2
                 .equ	PC2	= 2	; For compatibility
                 .equ	PORTC3	= 3	; Port C Data Register bit 3
                 .equ	PC3	= 3	; For compatibility
                 .equ	PORTC4	= 4	; Port C Data Register bit 4
                 .equ	PC4	= 4	; For compatibility
                 .equ	PORTC5	= 5	; Port C Data Register bit 5
                 .equ	PC5	= 5	; For compatibility
                 .equ	PORTC6	= 6	; Port C Data Register bit 6
                 .equ	PC6	= 6	; For compatibility
                 
                 ; DDRC - Port C Data Direction Register
                 .equ	DDC0	= 0	; Port C Data Direction Register bit 0
                 .equ	DDC1	= 1	; Port C Data Direction Register bit 1
                 .equ	DDC2	= 2	; Port C Data Direction Register bit 2
                 .equ	DDC3	= 3	; Port C Data Direction Register bit 3
                 .equ	DDC4	= 4	; Port C Data Direction Register bit 4
                 .equ	DDC5	= 5	; Port C Data Direction Register bit 5
                 .equ	DDC6	= 6	; Port C Data Direction Register bit 6
                 
                 ; PINC - Port C Input Pins
                 .equ	PINC0	= 0	; Port C Input Pins bit 0
                 .equ	PINC1	= 1	; Port C Input Pins bit 1
                 .equ	PINC2	= 2	; Port C Input Pins bit 2
                 .equ	PINC3	= 3	; Port C Input Pins bit 3
                 .equ	PINC4	= 4	; Port C Input Pins bit 4
                 .equ	PINC5	= 5	; Port C Input Pins bit 5
                 .equ	PINC6	= 6	; Port C Input Pins bit 6
                 
                 
                 ; ***** PORTD ************************
                 ; PORTD - Port D Data Register
                 .equ	PORTD0	= 0	; Port D Data Register bit 0
                 .equ	PD0	= 0	; For compatibility
                 .equ	PORTD1	= 1	; Port D Data Register bit 1
                 .equ	PD1	= 1	; For compatibility
                 .equ	PORTD2	= 2	; Port D Data Register bit 2
                 .equ	PD2	= 2	; For compatibility
                 .equ	PORTD3	= 3	; Port D Data Register bit 3
                 .equ	PD3	= 3	; For compatibility
                 .equ	PORTD4	= 4	; Port D Data Register bit 4
                 .equ	PD4	= 4	; For compatibility
                 .equ	PORTD5	= 5	; Port D Data Register bit 5
                 .equ	PD5	= 5	; For compatibility
                 .equ	PORTD6	= 6	; Port D Data Register bit 6
                 .equ	PD6	= 6	; For compatibility
                 .equ	PORTD7	= 7	; Port D Data Register bit 7
                 .equ	PD7	= 7	; For compatibility
                 
                 ; DDRD - Port D Data Direction Register
                 .equ	DDD0	= 0	; Port D Data Direction Register bit 0
                 .equ	DDD1	= 1	; Port D Data Direction Register bit 1
                 .equ	DDD2	= 2	; Port D Data Direction Register bit 2
                 .equ	DDD3	= 3	; Port D Data Direction Register bit 3
                 .equ	DDD4	= 4	; Port D Data Direction Register bit 4
                 .equ	DDD5	= 5	; Port D Data Direction Register bit 5
                 .equ	DDD6	= 6	; Port D Data Direction Register bit 6
                 .equ	DDD7	= 7	; Port D Data Direction Register bit 7
                 
                 ; PIND - Port D Input Pins
                 .equ	PIND0	= 0	; Port D Input Pins bit 0
                 .equ	PIND1	= 1	; Port D Input Pins bit 1
                 .equ	PIND2	= 2	; Port D Input Pins bit 2
                 .equ	PIND3	= 3	; Port D Input Pins bit 3
                 .equ	PIND4	= 4	; Port D Input Pins bit 4
                 .equ	PIND5	= 5	; Port D Input Pins bit 5
                 .equ	PIND6	= 6	; Port D Input Pins bit 6
                 .equ	PIND7	= 7	; Port D Input Pins bit 7
                 
                 
                 ; ***** TIMER_COUNTER_0 **************
                 ; TIMSK0 - Timer/Counter0 Interrupt Mask Register
                 .equ	TOIE0	= 0	; Timer/Counter0 Overflow Interrupt Enable
                 .equ	OCIE0A	= 1	; Timer/Counter0 Output Compare Match A Interrupt Enable
                 .equ	OCIE0B	= 2	; Timer/Counter0 Output Compare Match B Interrupt Enable
                 
                 ; TIFR0 - Timer/Counter0 Interrupt Flag register
                 .equ	TOV0	= 0	; Timer/Counter0 Overflow Flag
                 .equ	OCF0A	= 1	; Timer/Counter0 Output Compare Flag 0A
                 .equ	OCF0B	= 2	; Timer/Counter0 Output Compare Flag 0B
                 
                 ; TCCR0A - Timer/Counter  Control Register A
                 .equ	WGM00	= 0	; Waveform Generation Mode
                 .equ	WGM01	= 1	; Waveform Generation Mode
                 .equ	COM0B0	= 4	; Compare Output Mode, Fast PWm
                 .equ	COM0B1	= 5	; Compare Output Mode, Fast PWm
                 .equ	COM0A0	= 6	; Compare Output Mode, Phase Correct PWM Mode
                 .equ	COM0A1	= 7	; Compare Output Mode, Phase Correct PWM Mode
                 
                 ; TCCR0B - Timer/Counter Control Register B
                 .equ	CS00	= 0	; Clock Select
                 .equ	CS01	= 1	; Clock Select
                 .equ	CS02	= 2	; Clock Select
                 .equ	WGM02	= 3	; 
                 .equ	FOC0B	= 6	; Force Output Compare B
                 .equ	FOC0A	= 7	; Force Output Compare A
                 
                 ; TCNT0 - Timer/Counter0
                 .equ	TCNT0_0	= 0	; 
                 .equ	TCNT0_1	= 1	; 
                 .equ	TCNT0_2	= 2	; 
                 .equ	TCNT0_3	= 3	; 
                 .equ	TCNT0_4	= 4	; 
                 .equ	TCNT0_5	= 5	; 
                 .equ	TCNT0_6	= 6	; 
                 .equ	TCNT0_7	= 7	; 
                 
                 ; OCR0A - Timer/Counter0 Output Compare Register
                 .equ	OCR0A_0	= 0	; 
                 .equ	OCR0A_1	= 1	; 
                 .equ	OCR0A_2	= 2	; 
                 .equ	OCR0A_3	= 3	; 
                 .equ	OCR0A_4	= 4	; 
                 .equ	OCR0A_5	= 5	; 
                 .equ	OCR0A_6	= 6	; 
                 .equ	OCR0A_7	= 7	; 
                 
                 ; OCR0B - Timer/Counter0 Output Compare Register
                 .equ	OCR0B_0	= 0	; 
                 .equ	OCR0B_1	= 1	; 
                 .equ	OCR0B_2	= 2	; 
                 .equ	OCR0B_3	= 3	; 
                 .equ	OCR0B_4	= 4	; 
                 .equ	OCR0B_5	= 5	; 
                 .equ	OCR0B_6	= 6	; 
                 .equ	OCR0B_7	= 7	; 
                 
                 ; GTCCR - General Timer/Counter Control Register
                 ;.equ	PSRSYNC	= 0	; Prescaler Reset Timer/Counter1 and Timer/Counter0
                 .equ	PSR10	= PSRSYNC	; For compatibility
                 ;.equ	TSM	= 7	; Timer/Counter Synchronization Mode
                 
                 
                 ; ***** EXTERNAL_INTERRUPT ***********
                 ; EICRA - External Interrupt Control Register
                 .equ	ISC00	= 0	; External Interrupt Sense Control 0 Bit 0
                 .equ	ISC01	= 1	; External Interrupt Sense Control 0 Bit 1
                 .equ	ISC10	= 2	; External Interrupt Sense Control 1 Bit 0
                 .equ	ISC11	= 3	; External Interrupt Sense Control 1 Bit 1
                 
                 ; EIMSK - External Interrupt Mask Register
                 .equ	INT0	= 0	; External Interrupt Request 0 Enable
                 .equ	INT1	= 1	; External Interrupt Request 1 Enable
                 
                 ; EIFR - External Interrupt Flag Register
                 .equ	INTF0	= 0	; External Interrupt Flag 0
                 .equ	INTF1	= 1	; External Interrupt Flag 1
                 
                 ; PCICR - Pin Change Interrupt Control Register
                 .equ	PCIE0	= 0	; Pin Change Interrupt Enable 0
                 .equ	PCIE1	= 1	; Pin Change Interrupt Enable 1
                 .equ	PCIE2	= 2	; Pin Change Interrupt Enable 2
                 
                 ; PCMSK2 - Pin Change Mask Register 2
                 .equ	PCINT16	= 0	; Pin Change Enable Mask 16
                 .equ	PCINT17	= 1	; Pin Change Enable Mask 17
                 .equ	PCINT18	= 2	; Pin Change Enable Mask 18
                 .equ	PCINT19	= 3	; Pin Change Enable Mask 19
                 .equ	PCINT20	= 4	; Pin Change Enable Mask 20
                 .equ	PCINT21	= 5	; Pin Change Enable Mask 21
                 .equ	PCINT22	= 6	; Pin Change Enable Mask 22
                 .equ	PCINT23	= 7	; Pin Change Enable Mask 23
                 
                 ; PCMSK1 - Pin Change Mask Register 1
                 .equ	PCINT8	= 0	; Pin Change Enable Mask 8
                 .equ	PCINT9	= 1	; Pin Change Enable Mask 9
                 .equ	PCINT10	= 2	; Pin Change Enable Mask 10
                 .equ	PCINT11	= 3	; Pin Change Enable Mask 11
                 .equ	PCINT12	= 4	; Pin Change Enable Mask 12
                 .equ	PCINT13	= 5	; Pin Change Enable Mask 13
                 .equ	PCINT14	= 6	; Pin Change Enable Mask 14
                 
                 ; PCMSK0 - Pin Change Mask Register 0
                 .equ	PCINT0	= 0	; Pin Change Enable Mask 0
                 .equ	PCINT1	= 1	; Pin Change Enable Mask 1
                 .equ	PCINT2	= 2	; Pin Change Enable Mask 2
                 .equ	PCINT3	= 3	; Pin Change Enable Mask 3
                 .equ	PCINT4	= 4	; Pin Change Enable Mask 4
                 .equ	PCINT5	= 5	; Pin Change Enable Mask 5
                 .equ	PCINT6	= 6	; Pin Change Enable Mask 6
                 .equ	PCINT7	= 7	; Pin Change Enable Mask 7
                 
                 ; PCIFR - Pin Change Interrupt Flag Register
                 .equ	PCIF0	= 0	; Pin Change Interrupt Flag 0
                 .equ	PCIF1	= 1	; Pin Change Interrupt Flag 1
                 .equ	PCIF2	= 2	; Pin Change Interrupt Flag 2
                 
                 
                 ; ***** SPI **************************
                 ; SPDR - SPI Data Register
                 .equ	SPDR0	= 0	; SPI Data Register bit 0
                 .equ	SPDR1	= 1	; SPI Data Register bit 1
                 .equ	SPDR2	= 2	; SPI Data Register bit 2
                 .equ	SPDR3	= 3	; SPI Data Register bit 3
                 .equ	SPDR4	= 4	; SPI Data Register bit 4
                 .equ	SPDR5	= 5	; SPI Data Register bit 5
                 .equ	SPDR6	= 6	; SPI Data Register bit 6
                 .equ	SPDR7	= 7	; SPI Data Register bit 7
                 
                 ; SPSR - SPI Status Register
                 .equ	SPI2X	= 0	; Double SPI Speed Bit
                 .equ	WCOL	= 6	; Write Collision Flag
                 .equ	SPIF	= 7	; SPI Interrupt Flag
                 
                 ; SPCR - SPI Control Register
                 .equ	SPR0	= 0	; SPI Clock Rate Select 0
                 .equ	SPR1	= 1	; SPI Clock Rate Select 1
                 .equ	CPHA	= 2	; Clock Phase
                 .equ	CPOL	= 3	; Clock polarity
                 .equ	MSTR	= 4	; Master/Slave Select
                 .equ	DORD	= 5	; Data Order
                 .equ	SPE	= 6	; SPI Enable
                 .equ	SPIE	= 7	; SPI Interrupt Enable
                 
                 
                 ; ***** CPU **************************
                 ; SREG - Status Register
                 .equ	SREG_C	= 0	; Carry Flag
                 .equ	SREG_Z	= 1	; Zero Flag
                 .equ	SREG_N	= 2	; Negative Flag
                 .equ	SREG_V	= 3	; Two's Complement Overflow Flag
                 .equ	SREG_S	= 4	; Sign Bit
                 .equ	SREG_H	= 5	; Half Carry Flag
                 .equ	SREG_T	= 6	; Bit Copy Storage
                 .equ	SREG_I	= 7	; Global Interrupt Enable
                 
                 ; OSCCAL - Oscillator Calibration Value
                 .equ	CAL0	= 0	; Oscillator Calibration Value Bit0
                 .equ	CAL1	= 1	; Oscillator Calibration Value Bit1
                 .equ	CAL2	= 2	; Oscillator Calibration Value Bit2
                 .equ	CAL3	= 3	; Oscillator Calibration Value Bit3
                 .equ	CAL4	= 4	; Oscillator Calibration Value Bit4
                 .equ	CAL5	= 5	; Oscillator Calibration Value Bit5
                 .equ	CAL6	= 6	; Oscillator Calibration Value Bit6
                 .equ	CAL7	= 7	; Oscillator Calibration Value Bit7
                 
                 ; CLKPR - Clock Prescale Register
                 .equ	CLKPS0	= 0	; Clock Prescaler Select Bit 0
                 .equ	CLKPS1	= 1	; Clock Prescaler Select Bit 1
                 .equ	CLKPS2	= 2	; Clock Prescaler Select Bit 2
                 .equ	CLKPS3	= 3	; Clock Prescaler Select Bit 3
                 .equ	CLKPCE	= 7	; Clock Prescaler Change Enable
                 
                 ; SPMCSR - Store Program Memory Control and Status Register
                 .equ	SELFPRGEN	= 0	; Self Programming Enable
                 .equ	PGERS	= 1	; Page Erase
                 .equ	PGWRT	= 2	; Page Write
                 .equ	BLBSET	= 3	; Boot Lock Bit Set
                 .equ	RWWSRE	= 4	; Read-While-Write section read enable
                 .equ	RWWSB	= 6	; Read-While-Write Section Busy
                 .equ	SPMIE	= 7	; SPM Interrupt Enable
                 
                 ; MCUCR - MCU Control Register
                 .equ	IVCE	= 0	; 
                 .equ	IVSEL	= 1	; 
                 .equ	PUD	= 4	; 
                 
                 ; MCUSR - MCU Status Register
                 .equ	PORF	= 0	; Power-on reset flag
                 .equ	EXTRF	= 1	; External Reset Flag
                 .equ	EXTREF	= EXTRF	; For compatibility
                 .equ	BORF	= 2	; Brown-out Reset Flag
                 .equ	WDRF	= 3	; Watchdog Reset Flag
                 
                 ; SMCR - 
                 .equ	SE	= 0	; 
                 .equ	SM0	= 1	; 
                 .equ	SM1	= 2	; 
                 .equ	SM2	= 3	; 
                 
                 ; GPIOR2 - General Purpose I/O Register 2
                 .equ	GPIOR20	= 0	; 
                 .equ	GPIOR21	= 1	; 
                 .equ	GPIOR22	= 2	; 
                 .equ	GPIOR23	= 3	; 
                 .equ	GPIOR24	= 4	; 
                 .equ	GPIOR25	= 5	; 
                 .equ	GPIOR26	= 6	; 
                 .equ	GPIOR27	= 7	; 
                 
                 ; GPIOR1 - General Purpose I/O Register 1
                 .equ	GPIOR10	= 0	; 
                 .equ	GPIOR11	= 1	; 
                 .equ	GPIOR12	= 2	; 
                 .equ	GPIOR13	= 3	; 
                 .equ	GPIOR14	= 4	; 
                 .equ	GPIOR15	= 5	; 
                 .equ	GPIOR16	= 6	; 
                 .equ	GPIOR17	= 7	; 
                 
                 ; GPIOR0 - General Purpose I/O Register 0
                 .equ	GPIOR00	= 0	; 
                 .equ	GPIOR01	= 1	; 
                 .equ	GPIOR02	= 2	; 
                 .equ	GPIOR03	= 3	; 
                 .equ	GPIOR04	= 4	; 
                 .equ	GPIOR05	= 5	; 
                 .equ	GPIOR06	= 6	; 
                 .equ	GPIOR07	= 7	; 
                 
                 ; PRR - Power Reduction Register
                 .equ	PRADC	= 0	; Power Reduction ADC
                 .equ	PRUSART0	= 1	; Power Reduction USART
                 .equ	PRSPI	= 2	; Power Reduction Serial Peripheral Interface
                 .equ	PRTIM1	= 3	; Power Reduction Timer/Counter1
                 .equ	PRTIM0	= 5	; Power Reduction Timer/Counter0
                 .equ	PRTIM2	= 6	; Power Reduction Timer/Counter2
                 .equ	PRTWI	= 7	; Power Reduction TWI
                 
                 
                 ; ***** WATCHDOG *********************
                 ; WDTCSR - Watchdog Timer Control Register
                 .equ	WDP0	= 0	; Watch Dog Timer Prescaler bit 0
                 .equ	WDP1	= 1	; Watch Dog Timer Prescaler bit 1
                 .equ	WDP2	= 2	; Watch Dog Timer Prescaler bit 2
                 .equ	WDE	= 3	; Watch Dog Enable
                 .equ	WDCE	= 4	; Watchdog Change Enable
                 .equ	WDP3	= 5	; Watchdog Timer Prescaler Bit 3
                 .equ	WDIE	= 6	; Watchdog Timeout Interrupt Enable
                 .equ	WDIF	= 7	; Watchdog Timeout Interrupt Flag
                 
                 
                 ; ***** EEPROM ***********************
                 ; EEARL - EEPROM Address Register Low Byte
                 .equ	EEAR0	= 0	; EEPROM Read/Write Access Bit 0
                 .equ	EEAR1	= 1	; EEPROM Read/Write Access Bit 1
                 .equ	EEAR2	= 2	; EEPROM Read/Write Access Bit 2
                 .equ	EEAR3	= 3	; EEPROM Read/Write Access Bit 3
                 .equ	EEAR4	= 4	; EEPROM Read/Write Access Bit 4
                 .equ	EEAR5	= 5	; EEPROM Read/Write Access Bit 5
                 .equ	EEAR6	= 6	; EEPROM Read/Write Access Bit 6
                 .equ	EEAR7	= 7	; EEPROM Read/Write Access Bit 7
                 
                 ; EEARH - EEPROM Address Register High Byte
                 .equ	EEAR8	= 0	; EEPROM Read/Write Access Bit 0
                 
                 ; EEDR - EEPROM Data Register
                 .equ	EEDR0	= 0	; EEPROM Data Register bit 0
                 .equ	EEDR1	= 1	; EEPROM Data Register bit 1
                 .equ	EEDR2	= 2	; EEPROM Data Register bit 2
                 .equ	EEDR3	= 3	; EEPROM Data Register bit 3
                 .equ	EEDR4	= 4	; EEPROM Data Register bit 4
                 .equ	EEDR5	= 5	; EEPROM Data Register bit 5
                 .equ	EEDR6	= 6	; EEPROM Data Register bit 6
                 .equ	EEDR7	= 7	; EEPROM Data Register bit 7
                 
                 ; EECR - EEPROM Control Register
                 .equ	EERE	= 0	; EEPROM Read Enable
                 .equ	EEPE	= 1	; EEPROM Write Enable
                 .equ	EEMPE	= 2	; EEPROM Master Write Enable
                 .equ	EERIE	= 3	; EEPROM Ready Interrupt Enable
                 .equ	EEPM0	= 4	; EEPROM Programming Mode Bit 0
                 .equ	EEPM1	= 5	; EEPROM Programming Mode Bit 1
                 
                 
                 
                 ; ***** LOCKSBITS ********************************************************
                 .equ	LB1	= 0	; Lock bit
                 .equ	LB2	= 1	; Lock bit
                 .equ	BLB01	= 2	; Boot Lock bit
                 .equ	BLB02	= 3	; Boot Lock bit
                 .equ	BLB11	= 4	; Boot lock bit
                 .equ	BLB12	= 5	; Boot lock bit
                 
                 
                 ; ***** FUSES ************************************************************
                 ; LOW fuse bits
                 .equ	CKSEL0	= 0	; Select Clock Source
                 .equ	CKSEL1	= 1	; Select Clock Source
                 .equ	CKSEL2	= 2	; Select Clock Source
                 .equ	CKSEL3	= 3	; Select Clock Source
                 .equ	SUT0	= 4	; Select start-up time
                 .equ	SUT1	= 5	; Select start-up time
                 .equ	CKOUT	= 6	; Clock output
                 .equ	CKDIV8	= 7	; Divide clock by 8
                 
                 ; HIGH fuse bits
                 .equ	BODLEVEL0	= 0	; Brown-out Detector trigger level
                 .equ	BODLEVEL1	= 1	; Brown-out Detector trigger level
                 .equ	BODLEVEL2	= 2	; Brown-out Detector trigger level
                 .equ	EESAVE	= 3	; EEPROM memory is preserved through chip erase
                 .equ	WDTON	= 4	; Watchdog Timer Always On
                 .equ	SPIEN	= 5	; Enable Serial programming and Data Downloading
                 .equ	DWEN	= 6	; debugWIRE Enable
                 .equ	RSTDISBL	= 7	; External reset disable
                 
                 ; EXTENDED fuse bits
                 .equ	BOOTRST	= 0	; Select reset vector
                 .equ	BOOTSZ0	= 1	; Select boot size
                 .equ	BOOTSZ1	= 2	; Select boot size
                 
                 
                 
                 ; ***** CPU REGISTER DEFINITIONS *****************************************
                 .def	XH	= r27
                 .def	XL	= r26
                 .def	YH	= r29
                 .def	YL	= r28
                 .def	ZH	= r31
                 .def	ZL	= r30
                 
                 
                 
                 ; ***** DATA MEMORY DECLARATIONS *****************************************
                 .equ	FLASHEND	= 0x0fff	; Note: Word address
                 .equ	IOEND	= 0x00ff
                 .equ	SRAM_START	= 0x0100
                 .equ	SRAM_SIZE	= 1024
                 .equ	RAMEND	= 0x04ff
                 .equ	XRAMEND	= 0x0000
                 .equ	E2END	= 0x01ff
                 .equ	EEPROMEND	= 0x01ff
                 .equ	EEADRBITS	= 9
                 #pragma AVRPART MEMORY PROG_FLASH 8192
                 #pragma AVRPART MEMORY EEPROM 512
                 #pragma AVRPART MEMORY INT_SRAM SIZE 1024
                 #pragma AVRPART MEMORY INT_SRAM START_ADDR 0x100
                 
                 
                 
                 ; ***** BOOTLOADER DECLARATIONS ******************************************
                 .equ	NRWW_START_ADDR	= 0xc00
                 .equ	NRWW_STOP_ADDR	= 0xfff
                 .equ	RWW_START_ADDR	= 0x0
                 .equ	RWW_STOP_ADDR	= 0xbff
                 .equ	PAGESIZE	= 32
                 .equ	FIRSTBOOTSTART	= 0xf80
                 .equ	SECONDBOOTSTART	= 0xf00
                 .equ	THIRDBOOTSTART	= 0xe00
                 .equ	FOURTHBOOTSTART	= 0xc00
                 .equ	SMALLBOOTSTART	= FIRSTBOOTSTART
                 .equ	LARGEBOOTSTART	= FOURTHBOOTSTART
                 
                 
                 
                 ; ***** INTERRUPT VECTORS ************************************************
                 .equ	INT0addr	= 0x0001	; External Interrupt Request 0
                 .equ	INT1addr	= 0x0002	; External Interrupt Request 1
                 .equ	PCI0addr	= 0x0003	; Pin Change Interrupt Request 0
                 .equ	PCI1addr	= 0x0004	; Pin Change Interrupt Request 0
                 .equ	PCI2addr	= 0x0005	; Pin Change Interrupt Request 1
                 .equ	WDTaddr	= 0x0006	; Watchdog Time-out Interrupt
                 .equ	OC2Aaddr	= 0x0007	; Timer/Counter2 Compare Match A
                 .equ	OC2Baddr	= 0x0008	; Timer/Counter2 Compare Match A
                 .equ	OVF2addr	= 0x0009	; Timer/Counter2 Overflow
                 .equ	ICP1addr	= 0x000a	; Timer/Counter1 Capture Event
                 .equ	OC1Aaddr	= 0x000b	; Timer/Counter1 Compare Match A
                 .equ	OC1Baddr	= 0x000c	; Timer/Counter1 Compare Match B
                 .equ	OVF1addr	= 0x000d	; Timer/Counter1 Overflow
                 .equ	OC0Aaddr	= 0x000e	; TimerCounter0 Compare Match A
                 .equ	OC0Baddr	= 0x000f	; TimerCounter0 Compare Match B
                 .equ	OVF0addr	= 0x0010	; Timer/Couner0 Overflow
                 .equ	SPIaddr	= 0x0011	; SPI Serial Transfer Complete
                 .equ	URXCaddr	= 0x0012	; USART Rx Complete
                 .equ	UDREaddr	= 0x0013	; USART, Data Register Empty
                 .equ	UTXCaddr	= 0x0014	; USART Tx Complete
                 .equ	ADCCaddr	= 0x0015	; ADC Conversion Complete
                 .equ	ERDYaddr	= 0x0016	; EEPROM Ready
                 .equ	ACIaddr	= 0x0017	; Analog Comparator
                 .equ	TWIaddr	= 0x0018	; Two-wire Serial Interface
                 .equ	SPMRaddr	= 0x0019	; Store Program Memory Read
                 
                 .equ	INT_VECTORS_SIZE	= 26	; size in words
                 
                 #endif  /* _M88DEF_INC_ */
                 
                 ; ***** END OF FILE ******************************************************
                 
                  * Projet_AVR_ASSEMBLEUR_3BSIGE_2.asm
                  *
                  *  Created: 19-05-16 09:45:52
                  *   Author: laurent
                  */ 
                  
                      //*******************************************************************************************//
                 	// On va travailler en mode de conversion sur 10Bits afin de pouvoir afficher les 10bits sur //
                    // les 4 afficheur 7 segments et utiliser galement la valeur de conversion pour le PWM pour //
                   // ce faire nous allons devoir travailler en justification  droite et devoir utilise un     //
                  // algorithme pour l'affichage et pour l'envoit de la valeur de conversion vers le PWM       //
                 //*******************************************************************************************//
                 
                 .def adclow = r0
                 .def adchigh = r1
                 .def tmp = r16
                 .def seg = r17
                 .def tmp2 = r18
                 .def mille =r19
                 .def cent = r20
                 .def dix = r21
                 .def unit = r22
                 .def passage = r23
                 .def cmpt = r24
                 .def passage_usart = r25
                 
                 .org 0  
000000 c01f      	rjmp start
                 .org 0x001
000001 c062      	rjmp Interrup_INT0
                 .org 0x00E 
00000e c070      	rjmp Timer_CTC_Mode
                 .org 0x015
000015 c0fd      	 rjmp ADC_COMPLETE
                 .org $20
                 
                 start:
                 
000020 e004      	ldi tmp, high(RAMEND) // Initialisation de la pile
000021 bf0e      	out SPH,tmp
000022 ef0f      	ldi tmp, low(RAMEND)
000023 bf0d      	out SPL,tmp
                 
                 	// Initialisation du PORTB
000024 ef0f      	ldi tmp,0b11111111 // Dfinition du PORTB comme sortie
000025 b904      	out DDRB,tmp
000026 982f      	cbi PORTB, 7	// LED OFF
                 
                 	// Initialisation du PORTC
000027 e10e      	ldi tmp,0b00011110 // Dfinition de PC 1 2 3 4 comme sortie et le PC0 comme entre le L'ADC
000028 b907      	out DDRC,tmp
                 	
                 	// Initialisation du PORTD
000029 b10a      	in tmp,DDRD		
00002a 6008      	ori tmp,0b00001000 // PD3 en output en PD2 en input, opration ralise avec masquage pour ne pas modifier PD0 et PD1 utiliss par l'usart
00002b b90a      	out DDRD,tmp	   //  PD3 tant utilis pour le PWM et PD2 pour l'interruption INT0
                 	
                 
                 	// Configuration de l'interruption 
00002c e002      	ldi tmp,0b00000010 // interruption sur flanc descendant de INTO
00002d 9300 0069 	sts	eicra,tmp
00002f e001      	ldi tmp,0b00000001 // activation de l'interruption sur INT0
000030 bb0d      	out eimsk,tmp
                 
                 	// Configuration de l'ADC
000031 e400      	ldi tmp,0b01000000 // on prend AVCC comme reference et justification  droite
000032 9300 007c 	sts admux,tmp
000034 e80c      	ldi tmp,0b10001100  // freq  1MHz/16==>62.500kHz et activation de l'interruption de fin de conversion
000035 9300 007a 	sts adcsra,tmp
000037 e000      	ldi tmp,0b00000000
000038 9300 007b 	sts adcsrb,tmp
                 
                 	// Configuration du timer
00003a e002      	ldi tmp, 0b00000010 // mise en place du timer en mode CTC
00003b bd04      	out TCCR0A, tmp
00003c e005      	ldi tmp, 0b00000101 // presacaler 1024 (incrmentation du timer0 toutes les 1,024 ms)
00003d bd05      	out TCCR0B,tmp
00003e e00a      	ldi tmp, 10	// valeur de comparaison pour gnration de l'interruption en mode CTC  (10 x 1,024 ms = 10,24 ms )
00003f bd07      	out OCR0A, tmp
000040 e002      	ldi tmp, 0b00000010 // activation de l'interruption sur comparaison avec OCR0A
000041 9300 006e 	sts TIMSK0, tmp
                 
                 	// Configuration du PWM
000043 e203      	ldi tmp, 0b00100011 // Compare Output Mode sur OC2B: Fast PWM Mode non inverting mode  and Fast PWM Mode with TOP = 0XFF
000044 9300 00b0 	sts TCCR2A, tmp
000046 e000      	ldi tmp,0b00000000 // Dsactivation du PWM par dfaut
000047 9300 00b1 	sts TCCR2B,tmp
000049 e000      	ldi tmp, 0b00000000 // Pas d'interruptions actives
00004a 9300 0070 	sts TIMSK2, tmp
00004c e001      	ldi tmp, 1 // Par dfaut valeur de comparaison pour gnration du PWM  1
00004d 9300 00b4 	sts OCR2B, tmp
                 
                 	// Configuration de l'usart
00004f e202      	ldi tmp,0b00100010 //receiver is ready to receive data, double vitesse
000050 9300 00c0 	sts UCSR0A,tmp
000052 e000      	ldi tmp,0b00000000 //Dsactivation du rcepteur et de l'metteur par dfaut
000053 9300 00c1 	sts UCSR0B,tmp
000055 e006      	ldi tmp,0b00000110 //Mode asynchrone, pas de bit de parit, 1 bit de stop, 8 bits de donnes
000056 9300 00c2 	sts UCSR0C,tmp
000058 e00c      	ldi tmp,0b00001100 //Baudrate = 9600bps
000059 9300 00c4 	sts UBRR0L,tmp
00005b e000      	ldi tmp,0b00000000
00005c 9300 00c5 	sts UBRR0H,tmp
                 	
                 	// Initialisation de passage,seg,cmpt et passage_usart  0
00005e 2777      	clr passage
00005f 2711      	clr seg
000060 2788      	clr cmpt
000061 2799      	clr passage_usart
000062 9478      	sei //Enable interrupts
                 	
000063 c0fb      	rjmp Main
                 	
                 Interrup_INT0:
                 
000064 3070      	cpi passage,0
000065 f471      	brne eteindre
000066 c000      	rjmp allumer
                 	
                 	allumer:
000067 9100 007a 	lds tmp, ADCSRA
000069 6400      	ori tmp, 0b01000000
00006a 9300 007a 	sts ADCSRA, tmp // Activation de ADC
00006c e001      	ldi tmp, 0b00000001 //no prescaler
00006d 9300 00b1 	sts TCCR2B,tmp //activation du timer 2 pour le PWM
00006f e108      	ldi tmp,0b00011000 //Activation du rcepteur et de l'metteur
000070 9300 00c1 	sts UCSR0B,tmp
000072 e071      	ldi passage,1
000073 9518      	reti	
                 
                 	eteindre:
000074 e80c      	ldi tmp,0b10001100 
000075 9300 007a 	sts adcsra,tmp //Dsactivation ADC
000077 e000      	ldi tmp, 0b00000000 //no clock source
000078 9300 00b1 	sts TCCR2B,tmp //dsactivation du timer 2 pour le PWM
00007a e000      	ldi tmp,0b00000000 //Dsactivation du recepteur et de l'metteur
00007b 9300 00c1 	sts UCSR0B,tmp
00007d e070      	ldi passage,0
00007e 9518      	reti
                 
                 Timer_CTC_Mode:
                 
00007f 9100 007a 	lds tmp, ADCSRA
000081 6400      	ori tmp, 0b01000000 // lancement de la conversion 
000082 9300 007a 	sts ADCSRA, tmp
                 
                 ledclignote:
000084 3070      	cpi passage, 0 //Vrifie si on est en mode STOP ou START
000085 f409      	brne ledclignote_5HZ //Si passage ==1 on est en mode START si passage==0 on est en mode STOP
000086 c004      	rjmp ledclignote_1HZ 
                 
                 ledclignote_5HZ:
000087 9583      	inc cmpt
000088 308a      	cpi cmpt, 10   // (10 x 10,24 ms = 102,4 ms) ==> 4,88 Hz
000089 f029      	breq clignote
00008a c006      	rjmp Affichage_val
                 
                 ledclignote_1HZ:
00008b 9583      	inc cmpt
00008c 3381      	cpi cmpt, 49  // (49 x 10,24ms = 501,76 ms) ==> 0,996 Hz
00008d f009      	breq clignote
00008e c002      	rjmp Affichage_val
                 
                 clignote:
00008f 2788      	clr cmpt
000090 9a1f      	sbi PINB,7 //Toggle de la LED 7
                 
                 
                 Affichage_val:
                 	
000091 b105      	in tmp, PORTB
000092 670f      	ori tmp, 0b01111111 //(1<<PB6)|(1<<PB5)|(1<<PB4)|(1<<PB3)|(1<<PB2)|(1<<PB1)|(1<<PB0) Extinction de tous les segments
000093 b905      	out PORTB, tmp
                 
000094 3070      	cpi passage,0 //Vrifie si on est en mode STOP ou START
000095 f529      	brne affichage //Si passage ==1 on est en mode start si passage==0 on est en mode stop
000096 c000      	rjmp affichage_stop
                 
                 	affichage_stop:
                 
000097 3010      	cpi seg,0
000098 f031      	breq afficheS
000099 3011      	cpi seg,1
00009a f059      	breq afficheT
00009b 3012      	cpi seg,2
00009c f081      	breq afficheO
00009d 3013      	cpi seg,3
00009e f0a9      	breq afficheP
                 	
                 	// Le code suivant consiste  afficher STOP sur les 4 Afficheur 7 SEGMENTS.
                 	afficheS:
                 
00009f ef0d      	ldi tmp,~(1<<PC1)//ldi tmp,0b11111101 // Allumage du SEGEMENT MILLE
0000a0 b908      	out portc,tmp
0000a1 b105      	in tmp,PORTB				
0000a2 7902      	andi tmp,0b10010010 //(1<<PB4)|(1<<PB1) Incription du S sur le 7 SEG
0000a3 b905      	out PORTB,tmp
0000a4 9513      	inc seg
0000a5 9518      	reti
                 	
                 	afficheT:
                 	
0000a6 ef0b      	ldi tmp,~(1<<PC2)//ldi tmp,0b11111011 // Allumage du SEGEMENT CENT
0000a7 b908      	out portc,tmp
0000a8 b105      	in tmp,PORTB				
0000a9 7f08      	andi tmp,0b11111000 //(1<<PB6)|(1<<PB5)|(1<<PB4)|(1<<PB3) Inscription du T sur le 7 SEG
0000aa b905      	out PORTB,tmp
0000ab 9513      	inc seg
0000ac 9518      	reti
                 	
                 	afficheO:
                 	
0000ad ef07      	ldi tmp,~(1<<PC3)//ldi tmp,0b11110111 // Allumage du SEGEMENT DIX
0000ae b908      	out portc,tmp
0000af b105      	in tmp,PORTB				
0000b0 7c00      	andi tmp,0b11000000 //(1<<PB6) Inscription du O sur le 7 SEG
0000b1 b905      	out PORTB,tmp
0000b2 9513      	inc seg
0000b3 9518      	reti
                 
                 	
                 	afficheP:
                 	
0000b4 ee0f      	ldi tmp,~(1<<PC4)//ldi tmp,0b11101111 // Allumage du SEGEMENT UNITE
0000b5 b908      	out portc,tmp
0000b6 b105      	in tmp,PORTB				
0000b7 780c      	andi tmp,0b10001100 //(1<<PB2)|(1<<PB3) Inscription du P sur le 7 SEG
0000b8 b905      	out PORTB,tmp
0000b9 e010      	ldi seg,0
0000ba 9518      	reti
                 
                 	affichage:
                 	
                 	affichage7seg:
0000bb 3010      	cpi seg,0
0000bc f031      	breq affiche_mille
0000bd 3011      	cpi seg,1
0000be f049      	breq affiche_cent
0000bf 3012      	cpi seg,2
0000c0 f061      	breq affiche_dix
0000c1 3013      	cpi seg,3
0000c2 f079      	breq affiche_unit
                 
                 	affiche_mille:
0000c3 ef0d      	ldi tmp,~(1<<PC1)//ldi tmp,0b11111101
0000c4 b908      	out portc,tmp // On commande le 7 segments affichant les milliers
0000c5 2f03      	mov tmp,mille
0000c6 9513      	inc seg
0000c7 c00f      	rjmp segment
                 
                 	affiche_cent:
0000c8 ef0b      	ldi tmp,~(1<<PC2)//ldi tmp,0b11111011
0000c9 b908      	out portc,tmp // On commande le 7 segments affichant les centaines
0000ca 2f04      	mov tmp,cent
0000cb 9513      	inc seg
0000cc c00a      	rjmp segment
                 
                 	affiche_dix:
0000cd ef07      	ldi tmp,~(1<<PC3)//ldi tmp,0b11110111
0000ce b908      	out portc,tmp // On commande le 7 segments affichant les dizaines
0000cf 2f05      	mov tmp,dix
0000d0 9513      	inc seg
0000d1 c005      	rjmp segment
                 
                 	affiche_unit:
0000d2 ee0f      	ldi tmp,~(1<<PC4)//ldi tmp,0b11101111
0000d3 b908      	out portc,tmp // On commande le 7 segments affichant les units
0000d4 2f06      	mov tmp,unit
0000d5 e010      	ldi seg,0
0000d6 c000      	rjmp segment
                 
                 
                 	segment:
0000d7 3000      	cpi tmp,0
0000d8 f091      	breq zero
0000d9 3001      	cpi tmp,1
0000da f0a1      	breq un
0000db 3002      	cpi tmp,2
0000dc f0b1      	breq deux
0000dd 3003      	cpi tmp,3
0000de f0c1      	breq trois
0000df 3004      	cpi tmp,4
0000e0 f0d1      	breq quatre
0000e1 3005      	cpi tmp,5
0000e2 f0e1      	breq cinq
0000e3 3006      	cpi tmp,6
0000e4 f0f1      	breq six
0000e5 3007      	cpi tmp,7
0000e6 f101      	breq sept
0000e7 3008      	cpi tmp,8
0000e8 f111      	breq huit
0000e9 3009      	cpi tmp,9
0000ea f121      	breq neuf
                 
                 
                 zero:
0000eb b105      	in tmp,PORTB				
0000ec 7c00      	andi tmp,0b11000000 //(1<<PB6) Inscription du 0 sur le 7 SEG
0000ed b905      	out PORTB,tmp
0000ee 9518      	reti
                 
                 un:
0000ef b105      	in tmp,PORTB				
0000f0 7f09      	andi tmp,0b11111001 //(1<<PB6)|(1<<PB5)|(1<<PB4)|(1<<PB3)|(1<<PB0) Inscription du 1 sur le 7 SEG
0000f1 b905      	out PORTB,tmp
0000f2 9518      	reti
                 
                 deux:
0000f3 b105      	in tmp,PORTB				
0000f4 7a04      	andi tmp,0b10100100 //(1<<PB5)|(1<<PB2) Inscription du 2 sur le 7 SEG
0000f5 b905      	out PORTB,tmp
0000f6 9518      	reti
                 
                 trois:
0000f7 b105      	in tmp,PORTB				
0000f8 7b00      	andi tmp,0b10110000 //(1<<PB5)|(1<<PB4) Inscription du 3 sur le 7 SEG
0000f9 b905      	out PORTB,tmp
0000fa 9518      	reti
                 
                 quatre:
0000fb b105      	in tmp,PORTB				
0000fc 7909      	andi tmp,0b10011001 //(1<<PB4)|(1<<PB3)|(1<<PB0) Inscription du 4 sur le 7 SEG
0000fd b905      	out PORTB,tmp
0000fe 9518      	reti
                 
                 cinq:
0000ff b105      	in tmp,PORTB
000100 7902      	andi tmp,0b10010010 //(1<<PB4)|(1<<PB1) Inscription de 5 sur le 7 SEG
000101 b905      	out PORTB,tmp
000102 9518      	reti
                 
                 six:
000103 b105      	in tmp,PORTB
000104 7802      	andi tmp,0b10000010 //(1<<PB1) Inscription de 6 sur le 7 SEG
000105 b905      	out PORTB,tmp
000106 9518      	reti
                 
                 sept:
000107 b105      	in tmp,PORTB
000108 7f08      	andi tmp,0b11111000 //(1<<PB6)|(1<<PB5)|(1<<PB4)|(1<<PB3) Inscription de 7 sur le 7 SEG
000109 b905      	out PORTB,tmp
00010a 9518      	reti
                 	
                 huit:
00010b b105      	in tmp,PORTB
00010c 7800      	andi tmp,0b10000000 //Inscription de 8 sur le 7 SEG
00010d b905      	out PORTB,tmp
00010e 9518      	reti
                 
                 neuf:
00010f b105      	in tmp,PORTB
000110 7900      	andi tmp,0b10010000 //(1<<PB4) Inscription de 9 sur le 7 SEG
000111 b905      	out PORTB,tmp
000112 9518      	reti
                 	
                 ADC_COMPLETE:
                 
000113 9000 0078 	lds adclow,adcl
000115 9010 0079 	lds adchigh,adch //Attention obligation de lire ADCL avant ADCH et obligation de lire les 2
000117 2d01      	mov tmp,adchigh // On charge la valeur de ADCH dans tmp
000118 e020      	ldi tmp2,0
                 	shift_left: // On effectue un dcalage de 6 vers la gauche de tmp
000119 0f00      	lsl tmp
00011a 9523      	inc tmp2
00011b 3026      	cpi tmp2,6
00011c f7e1      	brne shift_left
00011d 2d20      	mov tmp2,adclow // On charge la valeur de ADCL dans tmp2 et on effectue un dcalage de 2 vers la droite de tmp2
00011e 9526      	lsr tmp2
00011f 9526      	lsr tmp2
000120 2b02      	or tmp,tmp2 // On effectue un ou entre tmp et tmp2 (tmp contenant ADC9 et ADC8 et tmp2 contenant ADC7  ADC2)
                 
000121 9300 00b4 	sts OCR2B,tmp // On envoit dans OCR2B tmp qui contient ADC9  ADC2
                 
                 Decomposition_nombre:
                 	
                 	// Mise  0 des registes contenant le nombre dcompos  chaque dcomposition
000123 e030      	ldi mille,0
000124 e040      	ldi cent,0
000125 e050      	ldi dix,0
000126 e060      	ldi unit,0
                 
000127 2d00      	mov tmp,adclow // On commence par s'occuper des 8 bits de poids faible de l'ADC (de ADC0  ADC7) (contenus dans les regsitre ADCL)
                 	
                 
                 	centaines:  // On commence par dterminer la valeur des centaines
000128 5604      	subi tmp,100
000129 f010      	brcs ajout100 // On soustrait 100 du registre tmp qui contient les 8 bits de poids faible de l'ADC tant que le rsultat est positif
                 	inc_centaines: // Lorsdue le rsultat de la soustraction est ngatif on passe aux dizaines mais avant on ajoute 100 au registre
00012a 9543      	inc cent	  // A chaque fois que le rsultat est positif on incrmente de 1 la valeur du registre cent
00012b cffc      	rjmp centaines
                 
                 	ajout100:
00012c e624      	ldi tmp2,100 //On ajoute 100 lorsque on fait -100 et que le rsultat est ngatif
00012d 0f02      	add tmp,tmp2
00012e c000      	rjmp dizaines
                 
                 	dizaines:  // On dtermine la valeur des dizaines
00012f 500a      	subi tmp,10
000130 f010      	brcs ajout10 // On soustrait 10 du registre tmp qui contient les 8 bits de poids faible de l'ADC dont on a dj enlev les centaines tant que le rsultat est positif
                 	inc_dizaines: // Lorsque le rsultat de la soustraction est ngatif on passe aux unit mais avant on ajoute 10 au registre
000131 9553      	inc dix		 // A chaque fois que le rsultat est positif on incrmente de 1 la valeur du registre dix
000132 cffc      	rjmp dizaines
                 
                 	ajout10:
000133 e02a      	ldi tmp2,10 //On ajoute 10 lorsque on fait -10 et que le rsultat est ngatif
000134 0f02      	add tmp,tmp2
000135 c000      	rjmp unites
                 	
                 	unites:  // On dtermine la valeur des units
000136 2f60      	mov unit,tmp // Ayant dj soustrait les dizaines et les centaines, le registre tmp ne contient plus rien sauf les units
                 
                 	bits_poids_fort: // On s'occupe maintenant des deux bits de poids plus levs (ADC8 et ADC9) (contenus dans le registre ADCH)
000137 2d01      	mov tmp,adchigh
                 	
                 
                 	test512: // On commence par test si le bit ADC9 est  0 ou  1 
000138 2f20      	mov tmp2,tmp
000139 9526      	lsr tmp2
00013a 3021      	cpi tmp2,0b00000001
00013b f009      	breq ajouter512 // Si le bit ADC9 est  1 il faut ajouter 512  la valeur dcompose prcdemment sinon on test si le bit ADC8 est  0 ou  1
00013c c003      	rjmp test256
                 
                 	ajouter512: // Dans le cas ou ADC 9 est  1 on ajoute 512 aux diffrents registres contenant le nombre dcompos
                 
00013d 5f4b      	subi cent,-5
00013e 5f5f      	subi dix,-1
00013f 5f6e      	subi unit,-2
                 
                 
                 	test256: // Quelque soit l'tat du bit ADC9, on test le bit ADC8 est  0 ou  1
000140 e021      	ldi tmp2,0b00000001
000141 2320      	and tmp2,tmp
000142 3021      	cpi tmp2,0b00000001
000143 f009      	breq ajouter256 //Si le bit ADC8 est  1 il faut ajouter 256  la valeur dcompose prcdemment sinon on saute vers la fonction de report
000144 c004      	rjmp report
                 
                 	ajouter256: // Dans le cas ou ADC 8 est  1 on ajoute 256 aux diffrents registres contenant le nombre dcompos
                 	
000145 5f4e      	subi cent,-2
000146 5f5b      	subi dix,-5
000147 5f6a      	subi unit,-6
                 
000148 c000      	rjmp report 
                 
                 	report: // La fonction report  pour but de faire un report si la valeur du registre unit et/ou dix et/ou cent dpasse 10
000149 306a      	cpi unit,10
00014a f428      	brsh report_unites // Si la valeur contenue dans le registre des units est plus grande ou gale 10 on fait un report dans le registre dix
00014b 305a      	cpi dix,10
00014c f450      	brsh report_dizaines // Si la valeur contenue dans le registre des dizaines est plus grande ou gale 10 on fait un report dans le registre cent
00014d 304a      	cpi cent,10
00014e f468      	brsh report_centaines // Si la valeur contenue dans le registre des centaines est plus grande ou gale 10 on fait un report dans le registre mille
00014f 9518      	reti // Si il n'y a pas de report  faire on fait le retour d'interruption
                 	
                 	report_unites:
000150 506a      	subi unit,10
000151 9553      	inc dix
000152 305a      	cpi dix,10
000153 f418      	brsh report_dizaines
000154 304a      	cpi cent,10
000155 f430      	brsh report_centaines
000156 9518      	reti
                 
                 	report_dizaines:
000157 505a      	subi dix,10
000158 9543      	inc cent
000159 304a      	cpi cent,10
00015a f408      	brsh report_centaines
00015b 9518      	reti
                 
                 	report_centaines:
00015c 504a      	subi cent,10
00015d 9533      	inc mille
00015e 9518      	reti
                 
                 Main: // Programme principal
                 
                 USART_TEST:
00015f 3070      	cpi passage,0 // On test si l'on est en position start ou stop
000160 f3f1      	breq Main
000161 c000      	rjmp Reception_usart
                 
                 
                 Reception_usart: // Code pour reception sur USART
000162 9100 00c0 	lds tmp,UCSR0A
000164 7800      	andi tmp,0b10000000
000165 3800      	cpi tmp,0b10000000
000166 f481      	brne Emission_usart
000167 9100 00c6 	lds tmp,UDR0
000169 3703      	cpi tmp,115
00016a f461      	brne Emission_usart
00016b c000      	rjmp Reset
                 
                 Reset: // Arrt du programme par USART
00016c e80c      	ldi tmp,0b10001100 
00016d 9300 007a 	sts adcsra,tmp //Dsactivation ADC
00016f e000      	ldi tmp, 0b00000000 //no clock source
000170 9300 00b1 	sts TCCR2B,tmp //dsactivation du timer 2 pour le PWM
000172 e000      	ldi tmp,0b00000000 //Dsactivation du recepteur et de l'metteur
000173 9300 00c1 	sts UCSR0B,tmp
000175 e070      	ldi passage,0
000176 cfe8      	rjmp Main
                 
                 
                 Emission_usart: // Code pour emission sur USART
000177 9100 00c0 	lds tmp,UCSR0A
000179 7200      	andi tmp,0b00100000
00017a 3200      	cpi tmp,0b00100000 // On test la valeur contenue dans le bit UDREO du registre UCSR0A 
00017b f719      	brne Main		  // si le bit est  1 cela signifie que l'mission prcedente est termine et donc que l'on peut envoyer une nouvelle valeur sur l'usart
                 
                 Affichage_USART:
                 
00017c 9593      	inc passage_usart
                 
00017d 3091      	cpi passage_usart,1
00017e f071      	breq caract1
00017f 3092      	cpi passage_usart,2
000180 f079      	breq caract2
000181 3093      	cpi passage_usart,3
000182 f081      	breq caract3
000183 3094      	cpi passage_usart,4
000184 f091      	breq caract4
000185 3095      	cpi passage_usart,5
000186 f0a9      	breq caract5
000187 3096      	cpi passage_usart,6
000188 f0c1      	breq caract6
000189 3097      	cpi passage_usart,7
00018a f0d9      	breq caract7
00018b 3098      	cpi passage_usart,8
00018c f0f1      	breq caract8
                 
                 	caract1:
00018d 9210 00c6 	sts UDR0,adchigh // On envoit la valeur contenue dans le ADCH en binaire
00018f cfcf      	rjmp  Main
                 	caract2:
000190 9200 00c6 	sts UDR0,adclow // On envoit le valeur contenue dans le ADCL en binaire
000192 cfcc      	rjmp  Main
                 	caract3:
000193 e30b      	ldi tmp,59 //Affichage d'un ";"
000194 9300 00c6 	sts UDR0,tmp
000196 cfc8      	rjmp  Main
                 	caract4:
000197 2f03      	mov tmp,mille 
000198 5d00      	subi tmp,-48
000199 9300 00c6 	sts UDR0,tmp // On envoit la valeur contenue dans le registre des milliers en codage ASCII
00019b cfc3      	rjmp  Main
                 	caract5:
00019c 2f04      	mov tmp,cent 
00019d 5d00      	subi tmp,-48
00019e 9300 00c6 	sts UDR0,tmp // On envoit la valeur contenue dans le registre des centaines en codage ASCII
0001a0 cfbe      	rjmp  Main
                 	caract6:
0001a1 2f05      	mov tmp,dix
0001a2 5d00      	subi tmp,-48
0001a3 9300 00c6 	sts UDR0,tmp // On envoir la valeur contenue dans le registre des dizaines en codage ASCII
0001a5 cfb9      	rjmp  Main
                 	caract7:
0001a6 2f06      	mov tmp,unit
0001a7 5d00      	subi tmp,-48
0001a8 9300 00c6 	sts UDR0,tmp // On envoit la valeur contenue dans le registre des units en codage ASCII
0001aa cfb4      	rjmp Main
                 	caract8:
0001ab e00d      	ldi tmp,13 // carriage return 
0001ac 9300 00c6 	sts UDR0,tmp
0001ae e090      	ldi passage_usart,0
0001af cfaf      	rjmp Main
                 
                 	
0001b0 cfae      rjmp Main
                 
                 
                 
                 


RESOURCE USE INFORMATION
------------------------

Notice:
The register and instruction counts are symbol table hit counts,
and hence implicitly used resources are not counted, eg, the
'lpm' instruction without operands implicitly uses r0 and z,
none of which are counted.

x,y,z are separate entities in the symbol table and are
counted separately from r26..r31 here.

.dseg memory usage only counts static data declared with .byte

ATmega88 register use summary:
r0 :   4 r1 :   4 r2 :   0 r3 :   0 r4 :   0 r5 :   0 r6 :   0 r7 :   0 
r8 :   0 r9 :   0 r10:   0 r11:   0 r12:   0 r13:   0 r14:   0 r15:   0 
r16: 181 r17:  17 r18:  17 r19:   4 r20:  11 r21:  10 r22:   8 r23:   8 
r24:   6 r25:  11 r26:   0 r27:   0 r28:   0 r29:   0 r30:   0 r31:   0 
x  :   0 y  :   0 z  :   0 
Registers used: 12 out of 35 (34.3%)

ATmega88 instruction use summary:
.lds  :   0 .sts  :   0 adc   :   0 add   :   2 adiw  :   0 and   :   1 
andi  :  16 asr   :   0 bclr  :   0 bld   :   0 brbc  :   0 brbs  :   0 
brcc  :   0 brcs  :   2 break :   0 breq  :  31 brge  :   0 brhc  :   0 
brhs  :   0 brid  :   0 brie  :   0 brlo  :   0 brlt  :   0 brmi  :   0 
brne  :   7 brpl  :   0 brsh  :   6 brtc  :   0 brts  :   0 brvc  :   0 
brvs  :   0 bset  :   0 bst   :   0 cbi   :   1 cbr   :   0 clc   :   0 
clh   :   0 cli   :   0 cln   :   0 clr   :   5 cls   :   0 clt   :   0 
clv   :   0 clz   :   0 com   :   0 cp    :   0 cpc   :   0 cpi   :  44 
cpse  :   0 dec   :   0 eor   :   0 fmul  :   0 fmuls :   0 fmulsu:   0 
icall :   0 ijmp  :   0 in    :  16 inc   :  15 ld    :   0 ldd   :   0 
ldi   :  54 lds   :   7 lpm   :   0 lsl   :   1 lsr   :   3 mov   :  14 
movw  :   0 mul   :   0 muls  :   0 mulsu :   0 neg   :   0 nop   :   0 
or    :   1 ori   :   4 out   :  32 pop   :   0 push  :   0 rcall :   0 
ret   :   0 reti  :  20 rjmp  :  33 rol   :   0 ror   :   0 sbc   :   0 
sbci  :   0 sbi   :   1 sbic  :   0 sbis  :   0 sbiw  :   0 sbr   :   0 
sbrc  :   0 sbrs  :   0 sec   :   0 seh   :   0 sei   :   1 sen   :   0 
ser   :   0 ses   :   0 set   :   0 sev   :   0 sez   :   0 sleep :   0 
spm   :   0 st    :   0 std   :   0 sts   :  33 sub   :   0 subi  :  15 
swap  :   0 tst   :   0 wdr   :   0 
Instructions used: 26 out of 111 (23.4%)

ATmega88 memory use summary [bytes]:
Segment   Begin    End      Code   Data   Used    Size   Use%
---------------------------------------------------------------
[.cseg] 0x000000 0x000362    810      0    810    8192   9.9%
[.dseg] 0x000100 0x000100      0      0      0    1024   0.0%
[.eseg] 0x000000 0x000000      0      0      0     512   0.0%

Assembly complete, 0 errors, 0 warnings
