//! CPUID leaf contents. Expected values are spelled out from the AMD APM and the Zen 4 (family 19h
//! model 11h) leaves, independent of the constants in `cpuid.rs`.

use super::*;
use crate::testkit::Harness;

fn blank() -> Harness {
    Harness::new(&[0xf4])
}

fn cpuid(harness: &mut Harness, leaf: u32, subleaf: u32) -> [u32; 4] {
    // garbage in the upper halves: only EAX and ECX select, as the SDM says
    harness.cpu.gpr[RAX] = 0xdead_beef_0000_0000 | leaf as u64;
    harness.cpu.gpr[RCX] = 0xdead_beef_0000_0000 | subleaf as u64;
    harness.cpu.cpuid();
    [RAX, RBX, RCX, RDX].map(|register| harness.cpu.gpr[register] as u32)
}

fn bits(positions: &[u32]) -> u32 {
    positions.iter().fold(0, |value, bit| value | 1 << bit)
}

/// A machine with `logical` processors of `threads` threads per core, seen from `x2apic_id`.
fn with_topology(logical: u32, threads: u32, x2apic_id: u32) -> Harness {
    let mut harness = blank();
    harness.cpu.topology = CpuTopology {
        logical_processors: logical,
        threads_per_core: threads,
        x2apic_id,
    };
    harness
}

#[test]
fn leaf_0_reports_the_max_standard_leaf_and_vendor_string() {
    let mut h = blank();
    let [eax, ebx, ecx, edx] = cpuid(&mut h, 0, 0);
    assert_eq!(eax, 0x10);
    // "AuthenticAMD" comes back in EBX, EDX, ECX order.
    assert_eq!(
        [ebx, edx, ecx].map(u32::to_le_bytes).concat(),
        b"AuthenticAMD"
    );
}

#[test]
fn the_signature_is_family_19h_model_11h_stepping_1() {
    let mut h = blank();
    for leaf in [1, 0x8000_0001] {
        let [eax, ..] = cpuid(&mut h, leaf, 0);
        let (stepping, model, base_family) = (eax & 0xf, (eax >> 4) & 0xf, (eax >> 8) & 0xf);
        let (extended_model, extended_family) = ((eax >> 16) & 0xf, (eax >> 20) & 0xff);
        assert_eq!(
            (
                stepping,
                model,
                base_family,
                extended_model,
                extended_family
            ),
            (1, 1, 0xf, 1, 0xa)
        );
        assert_eq!(base_family + extended_family, 0x19);
        assert_eq!(model | extended_model << 4, 0x11);
        assert_eq!(eax, 0x00a1_0f11);
    }
}

#[test]
fn leaf_1_ebx_has_a_64_byte_clflush_line_and_the_processor_count_and_apic_id() {
    let mut h = blank();
    let [_, ebx, ..] = cpuid(&mut h, 1, 0);
    assert_eq!((ebx >> 8) & 0xff, 8, "CLFLUSH line size in 8-byte units");
    assert_eq!((ebx >> 16) & 0xff, 1, "logical processor count");
    assert_eq!(ebx >> 24, 0, "initial APIC id");
    assert_eq!(ebx & 0xff, 0, "brand index");
    let mut h = with_topology(12, 2, 0x105);
    let [_, ebx, ..] = cpuid(&mut h, 1, 0);
    assert_eq!((ebx >> 16) & 0xff, 12);
    assert_eq!(ebx >> 24, 0x05, "only the low 8 bits of the x2APIC id fit");
}

#[test]
fn leaf_1_edx_advertises_exactly_the_implemented_features() {
    let mut h = blank();
    let [_, _, _, edx] = cpuid(&mut h, 1, 0);
    // FPU DE PSE TSC MSR PAE MCE CX8 APIC SEP MTRR PGE MCA CMOV PAT PSE-36 CLFSH MMX FXSR SSE SSE2
    let expected = bits(&[
        0, 2, 3, 4, 5, 6, 7, 8, 9, 11, 12, 13, 14, 15, 16, 17, 19, 23, 24, 25, 26,
    ]);
    assert_eq!(edx, expected, "{edx:#034b}");
    assert_eq!(edx, 0x078b_fbfd);
    for (bit, name) in [
        (1, "VME"),
        (18, "PSN"),
        (21, "DS"),
        (22, "ACPI"),
        (27, "SS"),
        (28, "HTT"),
    ] {
        assert_eq!(edx & (1 << bit), 0, "{name} must not be advertised");
    }
}

#[test]
fn hyper_threading_follows_the_processor_count() {
    let mut h = blank();
    assert_eq!(cpuid(&mut h, 1, 0)[3] & (1 << 28), 0);
    let mut h = with_topology(2, 2, 0);
    assert_ne!(cpuid(&mut h, 1, 0)[3] & (1 << 28), 0);
    let mut h = with_topology(3, 1, 0);
    assert_ne!(
        cpuid(&mut h, 1, 0)[3] & (1 << 28),
        0,
        "several cores count too"
    );
}

#[test]
fn leaf_1_ecx_advertises_only_what_is_implemented() {
    let mut h = blank();
    let [_, _, ecx, _] = cpuid(&mut h, 1, 0);
    // SSE3 PCLMULQDQ MONITOR SSSE3 FMA CX16 PCID SSE4.1 SSE4.2 x2APIC MOVBE POPCNT TSC-deadline
    // AES XSAVE AVX F16C RDRAND
    let expected = bits(&[
        0, 1, 3, 9, 12, 13, 17, 19, 20, 21, 22, 23, 24, 25, 26, 28, 29, 30,
    ]);
    assert_eq!(
        ecx, expected,
        "no VMX, SMX, hypervisor or PDCM bit, and OSXSAVE only follows CR4"
    );
    h.cpu.cr4 |= CR4_OSXSAVE;
    assert_ne!(cpuid(&mut h, 1, 0)[2] & (1 << 27), 0);
    h.cpu.cr4 &= !CR4_OSXSAVE;
    assert_eq!(cpuid(&mut h, 1, 0)[2] & (1 << 27), 0);
}

#[test]
fn leaf_1_ignores_the_subleaf() {
    let mut h = blank();
    assert_eq!(cpuid(&mut h, 1, 0), cpuid(&mut h, 1, 7));
}

#[test]
fn leaf_5_describes_monitor_mwait() {
    let mut h = blank();
    assert_eq!(cpuid(&mut h, 5, 0), [64, 64, 0b11, 0]);
}

#[test]
fn leaf_6_has_only_the_always_running_apic_timer() {
    let mut h = blank();
    assert_eq!(cpuid(&mut h, 6, 0), [1 << 2, 0, 0, 0]);
}

#[test]
fn leaf_7_subleaf_0_features() {
    let mut h = blank();
    // FSGSBASE BMI1 AVX2 SMEP BMI2 ERMS INVPCID AVX512F AVX512DQ RDSEED ADX SMAP AVX512IFMA
    // CLFLUSHOPT CLWB AVX512CD SHA AVX512BW AVX512VL
    let ebx = bits(&[
        0, 3, 5, 7, 8, 9, 10, 16, 17, 18, 19, 20, 21, 23, 24, 28, 29, 30, 31,
    ]);
    // AVX512_VBMI UMIP AVX512_VBMI2 GFNI VAES VPCLMULQDQ AVX512_VNNI AVX512_BITALG
    // AVX512_VPOPCNTDQ RDPID
    let ecx = bits(&[1, 2, 6, 8, 9, 10, 11, 12, 14, 22]);
    // FSRM, then the speculation-control set: IBRS/IBPB, STIBP, L1D_FLUSH, ARCH_CAPABILITIES,
    // SSBD (see the module comment)
    let edx = bits(&[4, 26, 27, 28, 29, 31]);
    // EAX is the highest subleaf
    assert_eq!(cpuid(&mut h, 7, 0), [1, ebx, ecx, edx]);
}

#[test]
fn leaf_7_subleaf_1_has_avx512_bf16_and_nothing_else() {
    let mut h = blank();
    assert_eq!(cpuid(&mut h, 7, 1), [1 << 5, 0, 0, 0]);
    for subleaf in [2, 5, 0x8000_0000] {
        assert_eq!(cpuid(&mut h, 7, subleaf), [0, 0, 0, 0], "subleaf {subleaf}");
    }
}

#[test]
fn other_standard_leaves_are_zero() {
    let mut h = blank();
    for leaf in [2, 3, 4, 8, 0xa, 0xc, 0xe, 0xf, 0x10, 0x11, 0x14, 0x15, 0x1f] {
        assert_eq!(cpuid(&mut h, leaf, 0), [0, 0, 0, 0], "leaf {leaf:#x}");
    }
}

#[test]
fn leaf_0xb_describes_one_logical_processor_with_x2apic_id_0() {
    let mut h = blank();
    // SMT level: 0 shift bits, 1 thread, level type 1; core level: 1 bit (a one-bit field has to
    // exist to be well formed), 1 processor, type 2; then the invalid level.
    assert_eq!(cpuid(&mut h, 0xb, 0), [0, 1, 0x100, 0]);
    assert_eq!(cpuid(&mut h, 0xb, 1), [1, 1, 0x201, 0]);
    assert_eq!(cpuid(&mut h, 0xb, 2), [0, 0, 2, 0]);
}

#[test]
fn leaf_0xb_follows_the_configured_topology() {
    // 4 cores x 2 threads, the second thread of core 2: x2APIC id 0b101
    let mut h = with_topology(8, 2, 5);
    assert_eq!(cpuid(&mut h, 0xb, 0), [1, 2, 0x100, 5]);
    assert_eq!(cpuid(&mut h, 0xb, 1), [3, 8, 0x201, 5]);
    assert_eq!(cpuid(&mut h, 0xb, 2), [0, 0, 2, 5]);
    // 6 single-threaded cores: the package field needs 3 bits
    let mut h = with_topology(6, 1, 4);
    assert_eq!(cpuid(&mut h, 0xb, 0), [0, 1, 0x100, 4]);
    assert_eq!(cpuid(&mut h, 0xb, 1), [3, 6, 0x201, 4]);
}

#[test]
fn leaf_0xd_describes_the_xsave_area() {
    let mut h = blank();
    // supported XCR0 bits (x87, SSE, AVX, opmask, ZMM_Hi256, Hi16_ZMM), size for the enabled set,
    // size for all supported
    assert_eq!(cpuid(&mut h, 0xd, 0), [0xe7, 576, 2688, 0]);
    h.cpu.xcr0 = 7;
    assert_eq!(cpuid(&mut h, 0xd, 0), [0xe7, 832, 2688, 0]);
    h.cpu.xcr0 = 0xe7;
    assert_eq!(cpuid(&mut h, 0xd, 0), [0xe7, 2688, 2688, 0]);
    // xsaveopt, xsavec, xgetbv1, xsaves; EBX is the compacted size for the enabled set
    assert_eq!(cpuid(&mut h, 0xd, 1), [0xf, 2432, 0, 0]);
    h.cpu.xcr0 = 7;
    assert_eq!(cpuid(&mut h, 0xd, 1), [0xf, 832, 0, 0]);
    h.cpu.xcr0 = 0xe7;
    // component 2 (AVX): 256 bytes at offset 576
    assert_eq!(cpuid(&mut h, 0xd, 2), [256, 576, 0, 0]);
    assert_eq!(cpuid(&mut h, 0xd, 3), [0, 0, 0, 0]);
    assert_eq!(cpuid(&mut h, 0xd, 4), [0, 0, 0, 0]);
    // opmask: 64 bytes at 1088; ZMM_Hi256: 512 at 1152; Hi16_ZMM: 1024 at 1664
    assert_eq!(cpuid(&mut h, 0xd, 5), [64, 1088, 0, 0]);
    assert_eq!(cpuid(&mut h, 0xd, 6), [512, 1152, 0, 0]);
    assert_eq!(cpuid(&mut h, 0xd, 7), [1024, 1664, 0, 0]);
    assert_eq!(cpuid(&mut h, 0xd, 8), [0, 0, 0, 0]);
}

#[test]
fn hypervisor_leaves_are_absent() {
    let mut h = blank();
    for leaf in [0x4000_0000, 0x4000_0001, 0x4000_0100] {
        assert_eq!(cpuid(&mut h, leaf, 0), [0, 0, 0, 0], "leaf {leaf:#x}");
    }
}

#[test]
fn extended_leaf_0_reports_the_max_extended_leaf_and_vendor() {
    let mut h = blank();
    let [eax, ebx, ecx, edx] = cpuid(&mut h, 0x8000_0000, 0);
    assert_eq!(eax, 0x8000_0021);
    assert_eq!(
        [ebx, edx, ecx].map(u32::to_le_bytes).concat(),
        b"AuthenticAMD"
    );
}

#[test]
fn extended_leaf_1_ecx_has_lahf_svm_abm_prefetchw_and_topoext() {
    let mut h = blank();
    let [_, ebx, ecx, _] = cpuid(&mut h, 0x8000_0001, 0);
    assert_eq!(ebx, 0);
    // LAHF_LM SVM ABM 3DNOWPREFETCH TOPOEXT; no SSE4A, XOP, FMA4, IBS, LWP, PERFCTR_CORE
    assert_eq!(ecx, bits(&[0, 2, 5, 8, 22]));
    let mut h = with_topology(2, 2, 0);
    assert_eq!(
        cpuid(&mut h, 0x8000_0001, 0)[2],
        bits(&[0, 1, 2, 5, 8, 22]),
        "CMP_LEGACY"
    );
}

#[test]
fn extended_leaf_1_edx_has_syscall_nx_page1gb_rdtscp_long_mode_and_the_amd_aliases() {
    let mut h = blank();
    let [_, _, _, edx] = cpuid(&mut h, 0x8000_0001, 0);
    // SYSCALL NX PDPE1GB RDTSCP LM, then the aliased FPU TSC MSR PAE CX8 PGE CMOV PAT MMX FXSR
    let expected = bits(&[11, 20, 26, 27, 29, 0, 4, 5, 6, 8, 13, 15, 16, 23, 24]);
    assert_eq!(edx, expected, "{edx:#034b}");
    for (bit, name) in [
        (22, "MMXEXT"),
        (25, "FFXSR"),
        (30, "3DNOWEXT"),
        (31, "3DNOW"),
    ] {
        assert_eq!(edx & (1 << bit), 0, "{name}");
    }
}

#[test]
fn brand_string_spans_three_leaves() {
    let mut h = blank();
    let mut brand = Vec::new();
    for leaf in 0x8000_0002..=0x8000_0004 {
        for register in cpuid(&mut h, leaf, 0) {
            brand.extend_from_slice(&register.to_le_bytes());
        }
    }
    assert_eq!(brand.len(), 48);
    assert!(brand.starts_with(b"AMD EPYC-Genoa Processor\0"));
    assert!(
        brand[24..].iter().all(|&byte| byte == 0),
        "the rest is NUL padding"
    );
}

#[test]
fn l1_cache_leaf_describes_32k_8way_caches_with_64_byte_lines() {
    let mut h = blank();
    let [l1_dtlb_2m, l1_dtlb_4k, l1d, l1i] = cpuid(&mut h, 0x8000_0005, 0);
    assert_eq!(
        l1d, 0x2008_0140,
        "32 KiB, 8 ways, 1 line per tag, 64-byte lines"
    );
    assert_eq!(l1i, 0x2008_0140);
    // fully associative (0xff) 72-entry data and 64-entry instruction TLBs
    assert_eq!(l1_dtlb_2m, 0xff48_ff40);
    assert_eq!(l1_dtlb_4k, 0xff48_ff40);
}

#[test]
fn l2_and_l3_leaf_report_1m_8way_and_32m_16way() {
    let mut h = blank();
    let [l2_itlb, l2_dtlb, l2, l3] = cpuid(&mut h, 0x8000_0006, 0);
    assert_eq!(
        l2, 0x0400_6140,
        "1024 KiB, associativity code 6 (8 ways), 64-byte lines"
    );
    assert_eq!(
        l3, 0x0100_8140,
        "64 x 512 KiB, associativity code 8 (16 ways)"
    );
    assert_eq!((l2_itlb, l2_dtlb), (0x6c00_6200, 0x6c00_6200));
}

#[test]
fn advanced_power_leaf_marks_the_tsc_invariant_and_nothing_else() {
    let mut h = blank();
    assert_eq!(cpuid(&mut h, 0x8000_0007, 0), [0, 0, 0, 1 << 8]);
}

#[test]
fn address_size_leaf_reports_40_physical_and_48_virtual_bits_and_the_extensions() {
    let mut h = blank();
    let [eax, ebx, ecx, edx] = cpuid(&mut h, 0x8000_0008, 0);
    assert_eq!(eax & 0xff, 40);
    assert_eq!((eax >> 8) & 0xff, 48);
    assert_eq!(eax >> 16, 0);
    // CLZERO XSAVEERPTR WBNOINVD IBPB IBRS STIBP SSBD IBPB_RET
    assert_eq!(ebx, bits(&[0, 2, 9, 12, 14, 15, 24, 30]));
    assert_eq!((ecx, edx), (0, 0));
    // NC is the processor count minus one, ApicIdSize the bits the ids need
    let mut h = with_topology(8, 2, 0);
    assert_eq!(cpuid(&mut h, 0x8000_0008, 0)[2], 7 | 3 << 12);
    let mut h = with_topology(6, 1, 0);
    assert_eq!(cpuid(&mut h, 0x8000_0008, 0)[2], 5 | 3 << 12);
}

#[test]
fn leaf_0x8000000a_describes_svm() {
    let mut h = blank();
    let [revision, asids, ecx, features] = cpuid(&mut h, 0x8000_000a, 0);
    assert_eq!((revision, asids, ecx), (1, 64, 0));
    // nested paging, next-RIP save, VMCB clean bits, flush by ASID; decode assists, the pause
    // filter, AVIC, V_GIF, LBR virtualization and the TSC ratio MSR are not implemented
    assert_eq!(features, bits(&[0, 3, 5, 6]));
}

/// One subleaf of leaf 0x8000_001D as type, level, sharing threads, ways, sets, line size.
fn cache(harness: &mut Harness, subleaf: u32) -> (u32, u32, u32, u32, u32, u32) {
    let [eax, ebx, ecx, edx] = cpuid(harness, 0x8000_001d, subleaf);
    assert_eq!(edx, 0, "no WBINVD or inclusiveness flags");
    (
        eax & 0x1f,
        (eax >> 5) & 7,
        ((eax >> 14) & 0xfff) + 1,
        (ebx >> 22) + 1,
        ecx + 1,
        (ebx & 0xfff) + 1,
    )
}

#[test]
fn leaf_0x8000001d_enumerates_the_caches_with_their_sharing() {
    // 1 thread per core, one CPU: every cache is shared by that one thread
    let mut h = blank();
    assert_eq!(cache(&mut h, 0), (1, 1, 1, 8, 64, 64), "L1D 32 KiB");
    assert_eq!(cache(&mut h, 1), (2, 1, 1, 8, 64, 64), "L1I 32 KiB");
    assert_eq!(cache(&mut h, 2), (3, 2, 1, 8, 2048, 64), "L2 1 MiB");
    assert_eq!(cache(&mut h, 3), (3, 3, 1, 16, 32768, 64), "L3 32 MiB");
    assert_eq!(
        cpuid(&mut h, 0x8000_001d, 4),
        [0, 0, 0, 0],
        "type 0 ends the list"
    );
    assert_eq!(
        cpuid(&mut h, 0x8000_001d, 0)[0],
        0x121,
        "self-initializing, not fully associative"
    );
    // 32 threads, SMT2: L1/L2 are per core, the L3 is shared by the 16 threads of a die
    let mut h = with_topology(32, 2, 0);
    assert_eq!(cache(&mut h, 0).2, 2);
    assert_eq!(cache(&mut h, 2).2, 2);
    assert_eq!(cache(&mut h, 3).2, 16);
    let mut h = with_topology(4, 2, 0);
    assert_eq!(
        cache(&mut h, 3).2,
        4,
        "a small machine shares the L3 among all of it"
    );
}

#[test]
fn the_cache_leaves_agree_with_each_other() {
    let mut h = blank();
    let size_kib =
        |(_, _, _, ways, sets, line): (u32, u32, u32, u32, u32, u32)| ways * sets * line / 1024;
    let [_, _, l1d, l1i] = cpuid(&mut h, 0x8000_0005, 0);
    assert_eq!(l1d >> 24, size_kib(cache(&mut h, 0)));
    assert_eq!(l1i >> 24, size_kib(cache(&mut h, 1)));
    let [_, _, l2, l3] = cpuid(&mut h, 0x8000_0006, 0);
    assert_eq!(l2 >> 16, size_kib(cache(&mut h, 2)));
    assert_eq!(l3 >> 18, size_kib(cache(&mut h, 3)) / 512);
}

#[test]
fn leaf_0x8000001e_gives_the_extended_apic_id_and_core_numbering() {
    let mut h = blank();
    assert_eq!(cpuid(&mut h, 0x8000_001e, 0), [0, 0, 0, 0]);
    // second thread of core 2 in a 4-core SMT2 machine
    let mut h = with_topology(8, 2, 5);
    assert_eq!(cpuid(&mut h, 0x8000_001e, 0), [5, 1 << 8 | 2, 0, 0]);
    let mut h = with_topology(8, 2, 4);
    assert_eq!(
        cpuid(&mut h, 0x8000_001e, 0),
        [4, 1 << 8 | 2, 0, 0],
        "threads share a core id"
    );
}

#[test]
fn every_topology_leaf_describes_the_same_machine() {
    for (logical, threads) in [
        (1, 1),
        (2, 1),
        (2, 2),
        (4, 2),
        (8, 2),
        (6, 1),
        (16, 2),
        (64, 2),
    ] {
        for x2apic_id in 0..logical {
            let mut h = with_topology(logical, threads, x2apic_id);
            let [_, ebx, ..] = cpuid(&mut h, 1, 0);
            assert_eq!((ebx >> 16) & 0xff, logical);
            let [_, smt_count, smt_type, smt_id] = cpuid(&mut h, 0xb, 0);
            let [package_shift, package_count, package_type, package_id] = cpuid(&mut h, 0xb, 1);
            assert_eq!(smt_count, threads);
            assert_eq!(package_count, logical);
            assert_eq!((smt_type >> 8, package_type >> 8), (1, 2));
            assert_eq!((smt_id, package_id), (x2apic_id, x2apic_id));
            assert!(
                1 << package_shift >= logical,
                "{logical}: {package_shift} bits"
            );
            let [apic_id, topology, ..] = cpuid(&mut h, 0x8000_001e, 0);
            assert_eq!(apic_id, x2apic_id);
            assert_eq!(((topology >> 8) & 0xff) + 1, threads);
            assert_eq!(topology & 0xff, x2apic_id / threads, "core id");
            assert_eq!(cpuid(&mut h, 0x8000_0008, 0)[2] & 0xff, logical - 1);
        }
    }
}

#[test]
fn leaf_0x80000021_says_lfence_serializes_and_tsa_and_srso_cannot_happen() {
    let mut h = blank();
    assert_eq!(
        cpuid(&mut h, 0x8000_0021, 0),
        [bits(&[2, 27, 28, 29]), 0, 0, 0]
    );
}

#[test]
fn leaves_past_the_last_extended_leaf_and_the_unused_ones_are_zero() {
    let mut h = blank();
    for leaf in [
        0x8000_0009,
        0x8000_000b,
        0x8000_001a,
        0x8000_001b,
        0x8000_001c,
        0x8000_001f,
        0x8000_0020,
        0x8000_0022,
        0xffff_ffff,
    ] {
        assert_eq!(cpuid(&mut h, leaf, 0), [0, 0, 0, 0], "leaf {leaf:#x}");
    }
}

#[test]
fn the_leaf_is_taken_from_eax_only() {
    let mut h = blank();
    assert_eq!(cpuid(&mut h, 0, 0)[0], 0x10);
}

#[test]
fn advertised_instruction_sets_have_the_state_they_need() {
    // AVX-512 needs the three XSAVE components, XSAVEC/XSAVES the compacted-size field
    let mut h = blank();
    let [xcr0_supported, ..] = cpuid(&mut h, 0xd, 0);
    assert_eq!(xcr0_supported & 0xe0, 0xe0);
    assert_ne!(cpuid(&mut h, 7, 0)[1] & (1 << 16), 0, "AVX512F");
    assert_ne!(cpuid(&mut h, 0xd, 1)[0] & 0b1010, 0, "XSAVEC and XSAVES");
}
