// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and OpenCL
// Version: 2020.1
// Copyright (C) 1986-2020 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

#ifndef _Loop_for_Loop_proc_HH_
#define _Loop_for_Loop_proc_HH_

#include "systemc.h"
#include "AESL_pkg.h"


namespace ap_rtl {

struct Loop_for_Loop_proc : public sc_module {
    // Port declarations 17
    sc_in_clk ap_clk;
    sc_in< sc_logic > ap_rst;
    sc_in< sc_logic > ap_start;
    sc_out< sc_logic > ap_done;
    sc_in< sc_logic > ap_continue;
    sc_out< sc_logic > ap_idle;
    sc_out< sc_logic > ap_ready;
    sc_in< sc_lv<16> > a;
    sc_in< sc_lv<16> > b;
    sc_out< sc_lv<6> > in_r_address0;
    sc_out< sc_logic > in_r_ce0;
    sc_in< sc_lv<32> > in_r_q0;
    sc_in< sc_lv<32> > c;
    sc_out< sc_lv<6> > out_r_address0;
    sc_out< sc_logic > out_r_ce0;
    sc_out< sc_logic > out_r_we0;
    sc_out< sc_lv<32> > out_r_d0;


    // Module declarations
    Loop_for_Loop_proc(sc_module_name name);
    SC_HAS_PROCESS(Loop_for_Loop_proc);

    ~Loop_for_Loop_proc();

    sc_trace_file* mVcdFile;

    sc_signal< sc_logic > ap_done_reg;
    sc_signal< sc_lv<3> > ap_CS_fsm;
    sc_signal< sc_logic > ap_CS_fsm_state1;
    sc_signal< sc_lv<6> > i_0_i_i_reg_90;
    sc_signal< sc_lv<32> > sext_ln23_fu_101_p1;
    sc_signal< sc_lv<32> > sext_ln23_reg_157;
    sc_signal< bool > ap_block_state1;
    sc_signal< sc_lv<32> > res_fu_109_p2;
    sc_signal< sc_lv<32> > res_reg_162;
    sc_signal< sc_lv<32> > sext_ln23_1_fu_121_p1;
    sc_signal< sc_lv<32> > sext_ln23_1_reg_167;
    sc_signal< sc_lv<1> > icmp_ln15_fu_125_p2;
    sc_signal< sc_lv<1> > icmp_ln15_reg_172;
    sc_signal< sc_logic > ap_CS_fsm_pp0_stage0;
    sc_signal< bool > ap_block_state2_pp0_stage0_iter0;
    sc_signal< bool > ap_block_state3_pp0_stage0_iter1;
    sc_signal< bool > ap_block_state4_pp0_stage0_iter2;
    sc_signal< bool > ap_block_pp0_stage0_11001;
    sc_signal< sc_lv<1> > icmp_ln15_reg_172_pp0_iter1_reg;
    sc_signal< sc_lv<6> > i_fu_131_p2;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter0;
    sc_signal< sc_lv<64> > zext_ln18_fu_137_p1;
    sc_signal< sc_lv<64> > zext_ln18_reg_181;
    sc_signal< sc_lv<64> > zext_ln18_reg_181_pp0_iter1_reg;
    sc_signal< sc_lv<32> > mul_ln23_fu_142_p2;
    sc_signal< sc_lv<32> > mul_ln23_reg_191;
    sc_signal< bool > ap_block_pp0_stage0_subdone;
    sc_signal< sc_logic > ap_condition_pp0_exit_iter0_state2;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter1;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter2;
    sc_signal< bool > ap_block_pp0_stage0;
    sc_signal< sc_lv<32> > res_fu_109_p0;
    sc_signal< sc_lv<32> > res_fu_109_p1;
    sc_signal< sc_lv<17> > sext_ln23_1_cast_fu_105_p1;
    sc_signal< sc_lv<17> > add_ln23_1_fu_115_p2;
    sc_signal< sc_lv<32> > mul_ln23_fu_142_p0;
    sc_signal< sc_lv<16> > mul_ln23_fu_142_p1;
    sc_signal< sc_lv<32> > add_ln23_fu_147_p2;
    sc_signal< sc_logic > ap_CS_fsm_state5;
    sc_signal< sc_lv<3> > ap_NS_fsm;
    sc_signal< sc_logic > ap_idle_pp0;
    sc_signal< sc_logic > ap_enable_pp0;
    static const sc_logic ap_const_logic_1;
    static const sc_logic ap_const_logic_0;
    static const sc_lv<3> ap_ST_fsm_state1;
    static const sc_lv<3> ap_ST_fsm_pp0_stage0;
    static const sc_lv<3> ap_ST_fsm_state5;
    static const sc_lv<32> ap_const_lv32_0;
    static const bool ap_const_boolean_1;
    static const sc_lv<32> ap_const_lv32_1;
    static const bool ap_const_boolean_0;
    static const sc_lv<1> ap_const_lv1_0;
    static const sc_lv<1> ap_const_lv1_1;
    static const sc_lv<6> ap_const_lv6_0;
    static const sc_lv<17> ap_const_lv17_27;
    static const sc_lv<6> ap_const_lv6_3C;
    static const sc_lv<6> ap_const_lv6_1;
    static const sc_lv<32> ap_const_lv32_2;
    // Thread declarations
    void thread_ap_clk_no_reset_();
    void thread_add_ln23_1_fu_115_p2();
    void thread_add_ln23_fu_147_p2();
    void thread_ap_CS_fsm_pp0_stage0();
    void thread_ap_CS_fsm_state1();
    void thread_ap_CS_fsm_state5();
    void thread_ap_block_pp0_stage0();
    void thread_ap_block_pp0_stage0_11001();
    void thread_ap_block_pp0_stage0_subdone();
    void thread_ap_block_state1();
    void thread_ap_block_state2_pp0_stage0_iter0();
    void thread_ap_block_state3_pp0_stage0_iter1();
    void thread_ap_block_state4_pp0_stage0_iter2();
    void thread_ap_condition_pp0_exit_iter0_state2();
    void thread_ap_done();
    void thread_ap_enable_pp0();
    void thread_ap_idle();
    void thread_ap_idle_pp0();
    void thread_ap_ready();
    void thread_i_fu_131_p2();
    void thread_icmp_ln15_fu_125_p2();
    void thread_in_r_address0();
    void thread_in_r_ce0();
    void thread_mul_ln23_fu_142_p0();
    void thread_mul_ln23_fu_142_p1();
    void thread_mul_ln23_fu_142_p2();
    void thread_out_r_address0();
    void thread_out_r_ce0();
    void thread_out_r_d0();
    void thread_out_r_we0();
    void thread_res_fu_109_p0();
    void thread_res_fu_109_p1();
    void thread_res_fu_109_p2();
    void thread_sext_ln23_1_cast_fu_105_p1();
    void thread_sext_ln23_1_fu_121_p1();
    void thread_sext_ln23_fu_101_p1();
    void thread_zext_ln18_fu_137_p1();
    void thread_ap_NS_fsm();
};

}

using namespace ap_rtl;

#endif
