#ifndef HW_HEXAGON_H
#define HW_HEXAGON_H

#include "exec/memory.h"

struct hexagon_board_boot_info {
    uint64_t ram_size;
    const char *kernel_filename;
};

enum {
   HEXAGON_LPDDR,
   HEXAGON_IOMEM,
   HEXAGON_CONFIG_TABLE,
   HEXAGON_VTCM,
   HEXAGON_L2CFG,
   HEXAGON_TCM,
};

typedef enum {
  HEXAGON_COPROC_HVX = 0x01,
  HEXAGON_COPROC_RESERVED = 0x02,
} HexagonCoprocPresent;

typedef enum {
  HEXAGON_HVX_VEC_LEN_V2X_1 = 0x01,
  HEXAGON_HVX_VEC_LEN_V2X_2 = 0x02,
} HexagonVecLenSupported;

typedef enum {
  HEXAGON_L1_WRITE_THROUGH = 0x01,
  HEXAGON_L1_WRITE_BACK    = 0x02,
} HexagonL1WritePolicy;


/* Config table address bases represent bits [35:16].
 */
#define HEXAGON_CFG_ADDR_BASE(addr) ((addr >> 16) & 0x0fffff)

#define HEXAGON_DEFAULT_L2_TAG_SIZE (1024)
#define HEXAGON_DEFAULT_TLB_ENTRIES (128)
#define HEXAGON_DEFAULT_HVX_CONTEXTS (4)

/* TODO: make this default per-arch?
 */
#define HEXAGON_HVX_DEFAULT_VEC_LOG_LEN_BYTES (11)

struct hexagon_config_table {
    uint32_t l2tcm_base; /* Base address of L2TCM space */
    uint32_t reserved; /* Reserved */
    uint32_t subsystem_base; /* Base address of subsystem space */
    uint32_t etm_base; /* Base address of ETM space */
    uint32_t l2cfg_base; /* Base address of L2 configuration space */
    uint32_t silver_config_reg_base; /* Base address of coprocessor configuration register base */
    uint32_t l1s0_base; /* Base address of L1S */
    uint32_t axi2_lowaddr; /* Base address of AXI2 */
    uint32_t streamer_base; /* Base address of streamer base */
    uint32_t clade_base; /* Base address of Clade */
    uint32_t fastl2vic_base; /* Base address of fast L2VIC */
    uint32_t jtlb_size_entries; /* Number of entries in JTLB */
    uint32_t coproc_present; /* Coprocessor type */
    uint32_t ext_contexts; /* Number of extension execution contexts available */
    uint32_t vtcm_base; /* Base address of Hexagon Vector Tightly Coupled Memory (VTCM) */
    uint32_t vtcm_size_kb; /* Size of VTCM (in KB) */
    uint32_t l2tag_size; /* L2 tag size */
    uint32_t l2ecomem_size; /* Amount of physical L2 memory in released version */
    uint32_t thread_enable_mask; /* Hardware threads available on the core */
    uint32_t eccreg_base; /* Base address of the ECC registers */
    uint32_t l2line_sz; /* L2 line size */
    uint32_t tiny_core; /* Small Core processor (also implies audio extension) */
    uint32_t l2itcm_sz; /* Size of L2TCM */
    uint32_t l2itcm_base; /* Base address of L2-ITCM */
    uint32_t clade2_base; /* Base address of Clade2 */
    uint32_t dtm_present; /* DTM is present */
    uint32_t dma_version; /* Version of the DMA */
    uint32_t hvx_vec_log_length; /* Native HVX vector length in log of bytes */
    uint32_t core_id; /* Core ID of the multi-core */
    uint32_t core_count; /* Number of multi-core cores */

    uint32_t hmx_int8_spatial; /* FIXME: undocumented */
    uint32_t hmx_int8_depth; /* FIXME: undocumented */

    uint32_t v2x_mode; /* Supported HVX vector length, see HexagonVecLenSupported */

    uint32_t hmx_int8_rate; /* FIXME: undocumented */
    uint32_t hmx_fp16_spatial; /* FIXME: undocumented */
    uint32_t hmx_fp16_depth; /* FIXME: undocumented */
    uint32_t hmx_fp16_rate; /* FIXME: undocumented */
    uint32_t hmx_fp16_acc_frac; /* FIXME: undocumented */
    uint32_t hmx_fp16_acc_int; /* FIXME: undocumented */

    uint32_t acd_preset; /* Voltage droop mitigation technique parameter */
    uint32_t mnd_preset; /* Voltage droop mitigation technique parameter */
    uint32_t l1d_sz_kb; /* L1 data cache size (in KB) */
    uint32_t l1i_sz_kb; /* L1 instruction cache size in (KB) */
    uint32_t l1d_write_policy; /* L1 data cache write policy: see HexagonL1WritePolicy */
    uint32_t vtcm_bank_width; /* VTCM bank width  */
    uint32_t reserved2[3]; /* FIXME: undocumented 'ATOMICS VERSION', 'HVX IEEE', 'VICTIM CACHE MODE' */
    uint32_t hmx_cvt_mpy_size; /* FIXME: undocumented Size of the fractional multiplier in the HMX Covert */
    uint32_t axi3_lowaddr; /* FIXME: undocumented */
};
#endif
