{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1562739411667 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 15.0.0 Build 145 04/22/2015 SJ Web Edition " "Version 15.0.0 Build 145 04/22/2015 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1562739411675 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Jul 09 23:16:51 2019 " "Processing started: Tue Jul 09 23:16:51 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1562739411675 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1562739411675 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off processor -c processor " "Command: quartus_map --read_settings_files=on --write_settings_files=off processor -c processor" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1562739411676 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1562739412191 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reg_file.v 1 1 " "Found 1 design units, including 1 entities, in source file reg_file.v" { { "Info" "ISGN_ENTITY_NAME" "1 reg_file " "Found entity 1: reg_file" {  } { { "reg_file.v" "" { Text "D:/Documents/School/CSE_141L/Lab_2/reg_file.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1562739423041 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1562739423041 ""}
{ "Warning" "WSGN_MEGAFN_REPLACE" "mux processor.v " "Entity \"mux\" obtained from \"processor.v\" instead of from Quartus II megafunction library" {  } { { "processor.v" "" { Text "D:/Documents/School/CSE_141L/Lab_2/processor.v" 159 -1 0 } }  } 0 12090 "Entity \"%1!s!\" obtained from \"%2!s!\" instead of from Quartus II megafunction library" 0 0 "Quartus II" 0 -1 1562739423044 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "processor.v 3 3 " "Found 3 design units, including 3 entities, in source file processor.v" { { "Info" "ISGN_ENTITY_NAME" "1 processor " "Found entity 1: processor" {  } { { "processor.v" "" { Text "D:/Documents/School/CSE_141L/Lab_2/processor.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1562739423044 ""} { "Info" "ISGN_ENTITY_NAME" "2 sign_extend " "Found entity 2: sign_extend" {  } { { "processor.v" "" { Text "D:/Documents/School/CSE_141L/Lab_2/processor.v" 136 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1562739423044 ""} { "Info" "ISGN_ENTITY_NAME" "3 mux " "Found entity 3: mux" {  } { { "processor.v" "" { Text "D:/Documents/School/CSE_141L/Lab_2/processor.v" 159 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1562739423044 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1562739423044 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "testbench.v 1 1 " "Found 1 design units, including 1 entities, in source file testbench.v" { { "Info" "ISGN_ENTITY_NAME" "1 testbench " "Found entity 1: testbench" {  } { { "testbench.v" "" { Text "D:/Documents/School/CSE_141L/Lab_2/testbench.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1562739423051 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1562739423051 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "serial_buf.v 1 1 " "Found 1 design units, including 1 entities, in source file serial_buf.v" { { "Info" "ISGN_ENTITY_NAME" "1 serial_buffer " "Found entity 1: serial_buffer" {  } { { "serial_buf.v" "" { Text "D:/Documents/School/CSE_141L/Lab_2/serial_buf.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1562739423054 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1562739423054 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "inst_rom.v 1 1 " "Found 1 design units, including 1 entities, in source file inst_rom.v" { { "Info" "ISGN_ENTITY_NAME" "1 inst_rom " "Found entity 1: inst_rom" {  } { { "inst_rom.v" "" { Text "D:/Documents/School/CSE_141L/Lab_2/inst_rom.v" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1562739423057 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1562739423057 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "data_memory.v 1 1 " "Found 1 design units, including 1 entities, in source file data_memory.v" { { "Info" "ISGN_ENTITY_NAME" "1 data_memory " "Found entity 1: data_memory" {  } { { "data_memory.v" "" { Text "D:/Documents/School/CSE_141L/Lab_2/data_memory.v" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1562739423059 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1562739423059 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "async_memory.v 1 1 " "Found 1 design units, including 1 entities, in source file async_memory.v" { { "Info" "ISGN_ENTITY_NAME" "1 async_memory " "Found entity 1: async_memory" {  } { { "async_memory.v" "" { Text "D:/Documents/School/CSE_141L/Lab_2/async_memory.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1562739423062 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1562739423062 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu.v 1 1 " "Found 1 design units, including 1 entities, in source file alu.v" { { "Info" "ISGN_ENTITY_NAME" "1 alu " "Found entity 1: alu" {  } { { "alu.v" "" { Text "D:/Documents/School/CSE_141L/Lab_2/alu.v" 12 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1562739423065 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1562739423065 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "processor " "Elaborating entity \"processor\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1562739423118 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "inst_rom inst_rom:InstructionMemory " "Elaborating entity \"inst_rom\" for hierarchy \"inst_rom:InstructionMemory\"" {  } { { "processor.v" "InstructionMemory" { Text "D:/Documents/School/CSE_141L/Lab_2/processor.v" 48 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1562739423121 ""}
{ "Warning" "WVRFX_VERI_2111_UNCONVERTED" "0 0 255 inst_rom.v(31) " "Verilog HDL warning at inst_rom.v(31): number of words (0) in memory file does not match the number of elements in the address range \[0:255\]" {  } { { "inst_rom.v" "" { Text "D:/Documents/School/CSE_141L/Lab_2/inst_rom.v" 31 0 0 } }  } 0 10850 "Verilog HDL warning at %4!s!: number of words (%1!d!) in memory file does not match the number of elements in the address range \[%2!d!:%3!d!\]" 0 0 "Quartus II" 0 -1 1562739423125 "|processor|inst_rom:InstructionMemory"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "rom.data_a 0 inst_rom.v(24) " "Net \"rom.data_a\" at inst_rom.v(24) has no driver or initial value, using a default initial value '0'" {  } { { "inst_rom.v" "" { Text "D:/Documents/School/CSE_141L/Lab_2/inst_rom.v" 24 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1562739423134 "|processor|inst_rom:InstructionMemory"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "rom.waddr_a 0 inst_rom.v(24) " "Net \"rom.waddr_a\" at inst_rom.v(24) has no driver or initial value, using a default initial value '0'" {  } { { "inst_rom.v" "" { Text "D:/Documents/School/CSE_141L/Lab_2/inst_rom.v" 24 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1562739423134 "|processor|inst_rom:InstructionMemory"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "rom.we_a 0 inst_rom.v(24) " "Net \"rom.we_a\" at inst_rom.v(24) has no driver or initial value, using a default initial value '0'" {  } { { "inst_rom.v" "" { Text "D:/Documents/School/CSE_141L/Lab_2/inst_rom.v" 24 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1562739423134 "|processor|inst_rom:InstructionMemory"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux mux:InstructMux " "Elaborating entity \"mux\" for hierarchy \"mux:InstructMux\"" {  } { { "processor.v" "InstructMux" { Text "D:/Documents/School/CSE_141L/Lab_2/processor.v" 58 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1562739423146 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reg_file reg_file:RegisterFile " "Elaborating entity \"reg_file\" for hierarchy \"reg_file:RegisterFile\"" {  } { { "processor.v" "RegisterFile" { Text "D:/Documents/School/CSE_141L/Lab_2/processor.v" 78 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1562739423147 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sign_extend sign_extend:SignExt " "Elaborating entity \"sign_extend\" for hierarchy \"sign_extend:SignExt\"" {  } { { "processor.v" "SignExt" { Text "D:/Documents/School/CSE_141L/Lab_2/processor.v" 84 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1562739423162 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux mux:ALUMux " "Elaborating entity \"mux\" for hierarchy \"mux:ALUMux\"" {  } { { "processor.v" "ALUMux" { Text "D:/Documents/School/CSE_141L/Lab_2/processor.v" 93 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1562739423164 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alu alu:ALU " "Elaborating entity \"alu\" for hierarchy \"alu:ALU\"" {  } { { "processor.v" "ALU" { Text "D:/Documents/School/CSE_141L/Lab_2/processor.v" 102 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1562739423165 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "data_memory data_memory:DataMemory " "Elaborating entity \"data_memory\" for hierarchy \"data_memory:DataMemory\"" {  } { { "processor.v" "DataMemory" { Text "D:/Documents/School/CSE_141L/Lab_2/processor.v" 123 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1562739423168 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "async_memory data_memory:DataMemory\|async_memory:data_seg " "Elaborating entity \"async_memory\" for hierarchy \"data_memory:DataMemory\|async_memory:data_seg\"" {  } { { "data_memory.v" "data_seg" { Text "D:/Documents/School/CSE_141L/Lab_2/data_memory.v" 93 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1562739423170 ""}
{ "Warning" "WVRFX_VERI_2111_UNCONVERTED" "0 0 1023 async_memory.v(45) " "Verilog HDL warning at async_memory.v(45): number of words (0) in memory file does not match the number of elements in the address range \[0:1023\]" {  } { { "async_memory.v" "" { Text "D:/Documents/School/CSE_141L/Lab_2/async_memory.v" 45 0 0 } }  } 0 10850 "Verilog HDL warning at %4!s!: number of words (%1!d!) in memory file does not match the number of elements in the address range \[%2!d!:%3!d!\]" 0 0 "Quartus II" 0 -1 1562739423188 "|processor|data_memory:DataMemory|async_memory:data_seg"}
{ "Warning" "WVRFX_VERI_2111_UNCONVERTED" "0 0 1023 async_memory.v(46) " "Verilog HDL warning at async_memory.v(46): number of words (0) in memory file does not match the number of elements in the address range \[0:1023\]" {  } { { "async_memory.v" "" { Text "D:/Documents/School/CSE_141L/Lab_2/async_memory.v" 46 0 0 } }  } 0 10850 "Verilog HDL warning at %4!s!: number of words (%1!d!) in memory file does not match the number of elements in the address range \[%2!d!:%3!d!\]" 0 0 "Quartus II" 0 -1 1562739423189 "|processor|data_memory:DataMemory|async_memory:data_seg"}
{ "Warning" "WVRFX_VERI_2111_UNCONVERTED" "0 0 1023 async_memory.v(47) " "Verilog HDL warning at async_memory.v(47): number of words (0) in memory file does not match the number of elements in the address range \[0:1023\]" {  } { { "async_memory.v" "" { Text "D:/Documents/School/CSE_141L/Lab_2/async_memory.v" 47 0 0 } }  } 0 10850 "Verilog HDL warning at %4!s!: number of words (%1!d!) in memory file does not match the number of elements in the address range \[%2!d!:%3!d!\]" 0 0 "Quartus II" 0 -1 1562739423189 "|processor|data_memory:DataMemory|async_memory:data_seg"}
{ "Warning" "WVRFX_VERI_2111_UNCONVERTED" "0 0 1023 async_memory.v(48) " "Verilog HDL warning at async_memory.v(48): number of words (0) in memory file does not match the number of elements in the address range \[0:1023\]" {  } { { "async_memory.v" "" { Text "D:/Documents/School/CSE_141L/Lab_2/async_memory.v" 48 0 0 } }  } 0 10850 "Verilog HDL warning at %4!s!: number of words (%1!d!) in memory file does not match the number of elements in the address range \[%2!d!:%3!d!\]" 0 0 "Quartus II" 0 -1 1562739423190 "|processor|data_memory:DataMemory|async_memory:data_seg"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "async_memory data_memory:DataMemory\|async_memory:stack_seg " "Elaborating entity \"async_memory\" for hierarchy \"data_memory:DataMemory\|async_memory:stack_seg\"" {  } { { "data_memory.v" "stack_seg" { Text "D:/Documents/School/CSE_141L/Lab_2/data_memory.v" 111 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1562739423263 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "serial_buffer data_memory:DataMemory\|serial_buffer:ser " "Elaborating entity \"serial_buffer\" for hierarchy \"data_memory:DataMemory\|serial_buffer:ser\"" {  } { { "data_memory.v" "ser" { Text "D:/Documents/School/CSE_141L/Lab_2/data_memory.v" 135 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1562739423265 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "InstructMuxOut\[31\] " "Net \"InstructMuxOut\[31\]\" is missing source, defaulting to GND" {  } { { "processor.v" "InstructMuxOut\[31\]" { Text "D:/Documents/School/CSE_141L/Lab_2/processor.v" 51 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1562739423395 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "InstructMuxOut\[30\] " "Net \"InstructMuxOut\[30\]\" is missing source, defaulting to GND" {  } { { "processor.v" "InstructMuxOut\[30\]" { Text "D:/Documents/School/CSE_141L/Lab_2/processor.v" 51 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1562739423395 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "InstructMuxOut\[29\] " "Net \"InstructMuxOut\[29\]\" is missing source, defaulting to GND" {  } { { "processor.v" "InstructMuxOut\[29\]" { Text "D:/Documents/School/CSE_141L/Lab_2/processor.v" 51 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1562739423395 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "InstructMuxOut\[28\] " "Net \"InstructMuxOut\[28\]\" is missing source, defaulting to GND" {  } { { "processor.v" "InstructMuxOut\[28\]" { Text "D:/Documents/School/CSE_141L/Lab_2/processor.v" 51 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1562739423395 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "InstructMuxOut\[27\] " "Net \"InstructMuxOut\[27\]\" is missing source, defaulting to GND" {  } { { "processor.v" "InstructMuxOut\[27\]" { Text "D:/Documents/School/CSE_141L/Lab_2/processor.v" 51 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1562739423395 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "InstructMuxOut\[26\] " "Net \"InstructMuxOut\[26\]\" is missing source, defaulting to GND" {  } { { "processor.v" "InstructMuxOut\[26\]" { Text "D:/Documents/School/CSE_141L/Lab_2/processor.v" 51 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1562739423395 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "InstructMuxOut\[25\] " "Net \"InstructMuxOut\[25\]\" is missing source, defaulting to GND" {  } { { "processor.v" "InstructMuxOut\[25\]" { Text "D:/Documents/School/CSE_141L/Lab_2/processor.v" 51 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1562739423395 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "InstructMuxOut\[24\] " "Net \"InstructMuxOut\[24\]\" is missing source, defaulting to GND" {  } { { "processor.v" "InstructMuxOut\[24\]" { Text "D:/Documents/School/CSE_141L/Lab_2/processor.v" 51 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1562739423395 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "InstructMuxOut\[23\] " "Net \"InstructMuxOut\[23\]\" is missing source, defaulting to GND" {  } { { "processor.v" "InstructMuxOut\[23\]" { Text "D:/Documents/School/CSE_141L/Lab_2/processor.v" 51 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1562739423395 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "InstructMuxOut\[22\] " "Net \"InstructMuxOut\[22\]\" is missing source, defaulting to GND" {  } { { "processor.v" "InstructMuxOut\[22\]" { Text "D:/Documents/School/CSE_141L/Lab_2/processor.v" 51 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1562739423395 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "InstructMuxOut\[21\] " "Net \"InstructMuxOut\[21\]\" is missing source, defaulting to GND" {  } { { "processor.v" "InstructMuxOut\[21\]" { Text "D:/Documents/School/CSE_141L/Lab_2/processor.v" 51 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1562739423395 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "InstructMuxOut\[20\] " "Net \"InstructMuxOut\[20\]\" is missing source, defaulting to GND" {  } { { "processor.v" "InstructMuxOut\[20\]" { Text "D:/Documents/School/CSE_141L/Lab_2/processor.v" 51 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1562739423395 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "InstructMuxOut\[19\] " "Net \"InstructMuxOut\[19\]\" is missing source, defaulting to GND" {  } { { "processor.v" "InstructMuxOut\[19\]" { Text "D:/Documents/School/CSE_141L/Lab_2/processor.v" 51 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1562739423395 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "InstructMuxOut\[18\] " "Net \"InstructMuxOut\[18\]\" is missing source, defaulting to GND" {  } { { "processor.v" "InstructMuxOut\[18\]" { Text "D:/Documents/School/CSE_141L/Lab_2/processor.v" 51 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1562739423395 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "InstructMuxOut\[17\] " "Net \"InstructMuxOut\[17\]\" is missing source, defaulting to GND" {  } { { "processor.v" "InstructMuxOut\[17\]" { Text "D:/Documents/School/CSE_141L/Lab_2/processor.v" 51 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1562739423395 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "InstructMuxOut\[16\] " "Net \"InstructMuxOut\[16\]\" is missing source, defaulting to GND" {  } { { "processor.v" "InstructMuxOut\[16\]" { Text "D:/Documents/School/CSE_141L/Lab_2/processor.v" 51 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1562739423395 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "InstructMuxOut\[15\] " "Net \"InstructMuxOut\[15\]\" is missing source, defaulting to GND" {  } { { "processor.v" "InstructMuxOut\[15\]" { Text "D:/Documents/School/CSE_141L/Lab_2/processor.v" 51 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1562739423395 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "InstructMuxOut\[14\] " "Net \"InstructMuxOut\[14\]\" is missing source, defaulting to GND" {  } { { "processor.v" "InstructMuxOut\[14\]" { Text "D:/Documents/School/CSE_141L/Lab_2/processor.v" 51 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1562739423395 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "InstructMuxOut\[13\] " "Net \"InstructMuxOut\[13\]\" is missing source, defaulting to GND" {  } { { "processor.v" "InstructMuxOut\[13\]" { Text "D:/Documents/School/CSE_141L/Lab_2/processor.v" 51 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1562739423395 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "InstructMuxOut\[12\] " "Net \"InstructMuxOut\[12\]\" is missing source, defaulting to GND" {  } { { "processor.v" "InstructMuxOut\[12\]" { Text "D:/Documents/School/CSE_141L/Lab_2/processor.v" 51 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1562739423395 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "InstructMuxOut\[11\] " "Net \"InstructMuxOut\[11\]\" is missing source, defaulting to GND" {  } { { "processor.v" "InstructMuxOut\[11\]" { Text "D:/Documents/School/CSE_141L/Lab_2/processor.v" 51 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1562739423395 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "InstructMuxOut\[10\] " "Net \"InstructMuxOut\[10\]\" is missing source, defaulting to GND" {  } { { "processor.v" "InstructMuxOut\[10\]" { Text "D:/Documents/School/CSE_141L/Lab_2/processor.v" 51 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1562739423395 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "InstructMuxOut\[9\] " "Net \"InstructMuxOut\[9\]\" is missing source, defaulting to GND" {  } { { "processor.v" "InstructMuxOut\[9\]" { Text "D:/Documents/School/CSE_141L/Lab_2/processor.v" 51 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1562739423395 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "InstructMuxOut\[8\] " "Net \"InstructMuxOut\[8\]\" is missing source, defaulting to GND" {  } { { "processor.v" "InstructMuxOut\[8\]" { Text "D:/Documents/School/CSE_141L/Lab_2/processor.v" 51 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1562739423395 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "InstructMuxOut\[7\] " "Net \"InstructMuxOut\[7\]\" is missing source, defaulting to GND" {  } { { "processor.v" "InstructMuxOut\[7\]" { Text "D:/Documents/School/CSE_141L/Lab_2/processor.v" 51 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1562739423395 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "InstructMuxOut\[6\] " "Net \"InstructMuxOut\[6\]\" is missing source, defaulting to GND" {  } { { "processor.v" "InstructMuxOut\[6\]" { Text "D:/Documents/School/CSE_141L/Lab_2/processor.v" 51 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1562739423395 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "InstructMuxOut\[5\] " "Net \"InstructMuxOut\[5\]\" is missing source, defaulting to GND" {  } { { "processor.v" "InstructMuxOut\[5\]" { Text "D:/Documents/School/CSE_141L/Lab_2/processor.v" 51 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1562739423395 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1562739423395 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "InstructMuxOut\[31\] " "Net \"InstructMuxOut\[31\]\" is missing source, defaulting to GND" {  } { { "processor.v" "InstructMuxOut\[31\]" { Text "D:/Documents/School/CSE_141L/Lab_2/processor.v" 51 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1562739423401 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "InstructMuxOut\[30\] " "Net \"InstructMuxOut\[30\]\" is missing source, defaulting to GND" {  } { { "processor.v" "InstructMuxOut\[30\]" { Text "D:/Documents/School/CSE_141L/Lab_2/processor.v" 51 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1562739423401 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "InstructMuxOut\[29\] " "Net \"InstructMuxOut\[29\]\" is missing source, defaulting to GND" {  } { { "processor.v" "InstructMuxOut\[29\]" { Text "D:/Documents/School/CSE_141L/Lab_2/processor.v" 51 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1562739423401 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "InstructMuxOut\[28\] " "Net \"InstructMuxOut\[28\]\" is missing source, defaulting to GND" {  } { { "processor.v" "InstructMuxOut\[28\]" { Text "D:/Documents/School/CSE_141L/Lab_2/processor.v" 51 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1562739423401 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "InstructMuxOut\[27\] " "Net \"InstructMuxOut\[27\]\" is missing source, defaulting to GND" {  } { { "processor.v" "InstructMuxOut\[27\]" { Text "D:/Documents/School/CSE_141L/Lab_2/processor.v" 51 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1562739423401 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "InstructMuxOut\[26\] " "Net \"InstructMuxOut\[26\]\" is missing source, defaulting to GND" {  } { { "processor.v" "InstructMuxOut\[26\]" { Text "D:/Documents/School/CSE_141L/Lab_2/processor.v" 51 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1562739423401 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "InstructMuxOut\[25\] " "Net \"InstructMuxOut\[25\]\" is missing source, defaulting to GND" {  } { { "processor.v" "InstructMuxOut\[25\]" { Text "D:/Documents/School/CSE_141L/Lab_2/processor.v" 51 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1562739423401 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "InstructMuxOut\[24\] " "Net \"InstructMuxOut\[24\]\" is missing source, defaulting to GND" {  } { { "processor.v" "InstructMuxOut\[24\]" { Text "D:/Documents/School/CSE_141L/Lab_2/processor.v" 51 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1562739423401 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "InstructMuxOut\[23\] " "Net \"InstructMuxOut\[23\]\" is missing source, defaulting to GND" {  } { { "processor.v" "InstructMuxOut\[23\]" { Text "D:/Documents/School/CSE_141L/Lab_2/processor.v" 51 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1562739423401 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "InstructMuxOut\[22\] " "Net \"InstructMuxOut\[22\]\" is missing source, defaulting to GND" {  } { { "processor.v" "InstructMuxOut\[22\]" { Text "D:/Documents/School/CSE_141L/Lab_2/processor.v" 51 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1562739423401 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "InstructMuxOut\[21\] " "Net \"InstructMuxOut\[21\]\" is missing source, defaulting to GND" {  } { { "processor.v" "InstructMuxOut\[21\]" { Text "D:/Documents/School/CSE_141L/Lab_2/processor.v" 51 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1562739423401 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "InstructMuxOut\[20\] " "Net \"InstructMuxOut\[20\]\" is missing source, defaulting to GND" {  } { { "processor.v" "InstructMuxOut\[20\]" { Text "D:/Documents/School/CSE_141L/Lab_2/processor.v" 51 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1562739423401 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "InstructMuxOut\[19\] " "Net \"InstructMuxOut\[19\]\" is missing source, defaulting to GND" {  } { { "processor.v" "InstructMuxOut\[19\]" { Text "D:/Documents/School/CSE_141L/Lab_2/processor.v" 51 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1562739423401 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "InstructMuxOut\[18\] " "Net \"InstructMuxOut\[18\]\" is missing source, defaulting to GND" {  } { { "processor.v" "InstructMuxOut\[18\]" { Text "D:/Documents/School/CSE_141L/Lab_2/processor.v" 51 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1562739423401 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "InstructMuxOut\[17\] " "Net \"InstructMuxOut\[17\]\" is missing source, defaulting to GND" {  } { { "processor.v" "InstructMuxOut\[17\]" { Text "D:/Documents/School/CSE_141L/Lab_2/processor.v" 51 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1562739423401 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "InstructMuxOut\[16\] " "Net \"InstructMuxOut\[16\]\" is missing source, defaulting to GND" {  } { { "processor.v" "InstructMuxOut\[16\]" { Text "D:/Documents/School/CSE_141L/Lab_2/processor.v" 51 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1562739423401 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "InstructMuxOut\[15\] " "Net \"InstructMuxOut\[15\]\" is missing source, defaulting to GND" {  } { { "processor.v" "InstructMuxOut\[15\]" { Text "D:/Documents/School/CSE_141L/Lab_2/processor.v" 51 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1562739423401 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "InstructMuxOut\[14\] " "Net \"InstructMuxOut\[14\]\" is missing source, defaulting to GND" {  } { { "processor.v" "InstructMuxOut\[14\]" { Text "D:/Documents/School/CSE_141L/Lab_2/processor.v" 51 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1562739423401 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "InstructMuxOut\[13\] " "Net \"InstructMuxOut\[13\]\" is missing source, defaulting to GND" {  } { { "processor.v" "InstructMuxOut\[13\]" { Text "D:/Documents/School/CSE_141L/Lab_2/processor.v" 51 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1562739423401 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "InstructMuxOut\[12\] " "Net \"InstructMuxOut\[12\]\" is missing source, defaulting to GND" {  } { { "processor.v" "InstructMuxOut\[12\]" { Text "D:/Documents/School/CSE_141L/Lab_2/processor.v" 51 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1562739423401 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "InstructMuxOut\[11\] " "Net \"InstructMuxOut\[11\]\" is missing source, defaulting to GND" {  } { { "processor.v" "InstructMuxOut\[11\]" { Text "D:/Documents/School/CSE_141L/Lab_2/processor.v" 51 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1562739423401 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "InstructMuxOut\[10\] " "Net \"InstructMuxOut\[10\]\" is missing source, defaulting to GND" {  } { { "processor.v" "InstructMuxOut\[10\]" { Text "D:/Documents/School/CSE_141L/Lab_2/processor.v" 51 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1562739423401 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "InstructMuxOut\[9\] " "Net \"InstructMuxOut\[9\]\" is missing source, defaulting to GND" {  } { { "processor.v" "InstructMuxOut\[9\]" { Text "D:/Documents/School/CSE_141L/Lab_2/processor.v" 51 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1562739423401 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "InstructMuxOut\[8\] " "Net \"InstructMuxOut\[8\]\" is missing source, defaulting to GND" {  } { { "processor.v" "InstructMuxOut\[8\]" { Text "D:/Documents/School/CSE_141L/Lab_2/processor.v" 51 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1562739423401 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "InstructMuxOut\[7\] " "Net \"InstructMuxOut\[7\]\" is missing source, defaulting to GND" {  } { { "processor.v" "InstructMuxOut\[7\]" { Text "D:/Documents/School/CSE_141L/Lab_2/processor.v" 51 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1562739423401 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "InstructMuxOut\[6\] " "Net \"InstructMuxOut\[6\]\" is missing source, defaulting to GND" {  } { { "processor.v" "InstructMuxOut\[6\]" { Text "D:/Documents/School/CSE_141L/Lab_2/processor.v" 51 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1562739423401 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "InstructMuxOut\[5\] " "Net \"InstructMuxOut\[5\]\" is missing source, defaulting to GND" {  } { { "processor.v" "InstructMuxOut\[5\]" { Text "D:/Documents/School/CSE_141L/Lab_2/processor.v" 51 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1562739423401 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1562739423401 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "3 " "3 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Quartus II" 0 -1 1562739423877 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "serial_out\[0\] GND " "Pin \"serial_out\[0\]\" is stuck at GND" {  } { { "processor.v" "" { Text "D:/Documents/School/CSE_141L/Lab_2/processor.v" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1562739423896 "|processor|serial_out[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "serial_out\[1\] GND " "Pin \"serial_out\[1\]\" is stuck at GND" {  } { { "processor.v" "" { Text "D:/Documents/School/CSE_141L/Lab_2/processor.v" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1562739423896 "|processor|serial_out[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "serial_out\[2\] GND " "Pin \"serial_out\[2\]\" is stuck at GND" {  } { { "processor.v" "" { Text "D:/Documents/School/CSE_141L/Lab_2/processor.v" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1562739423896 "|processor|serial_out[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "serial_out\[3\] GND " "Pin \"serial_out\[3\]\" is stuck at GND" {  } { { "processor.v" "" { Text "D:/Documents/School/CSE_141L/Lab_2/processor.v" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1562739423896 "|processor|serial_out[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "serial_out\[4\] GND " "Pin \"serial_out\[4\]\" is stuck at GND" {  } { { "processor.v" "" { Text "D:/Documents/School/CSE_141L/Lab_2/processor.v" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1562739423896 "|processor|serial_out[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "serial_out\[5\] GND " "Pin \"serial_out\[5\]\" is stuck at GND" {  } { { "processor.v" "" { Text "D:/Documents/School/CSE_141L/Lab_2/processor.v" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1562739423896 "|processor|serial_out[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "serial_out\[6\] GND " "Pin \"serial_out\[6\]\" is stuck at GND" {  } { { "processor.v" "" { Text "D:/Documents/School/CSE_141L/Lab_2/processor.v" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1562739423896 "|processor|serial_out[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "serial_out\[7\] GND " "Pin \"serial_out\[7\]\" is stuck at GND" {  } { { "processor.v" "" { Text "D:/Documents/School/CSE_141L/Lab_2/processor.v" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1562739423896 "|processor|serial_out[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "serial_rden_out GND " "Pin \"serial_rden_out\" is stuck at GND" {  } { { "processor.v" "" { Text "D:/Documents/School/CSE_141L/Lab_2/processor.v" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1562739423896 "|processor|serial_rden_out"} { "Warning" "WMLS_MLS_STUCK_PIN" "serial_wren_out GND " "Pin \"serial_wren_out\" is stuck at GND" {  } { { "processor.v" "" { Text "D:/Documents/School/CSE_141L/Lab_2/processor.v" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1562739423896 "|processor|serial_wren_out"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1562739423896 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "1144 " "1144 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Quartus II" 0 -1 1562739423906 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1562739424101 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1562739424101 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "12 " "Design contains 12 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "clock " "No output dependent on input pin \"clock\"" {  } { { "processor.v" "" { Text "D:/Documents/School/CSE_141L/Lab_2/processor.v" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1562739424159 "|processor|clock"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "reset " "No output dependent on input pin \"reset\"" {  } { { "processor.v" "" { Text "D:/Documents/School/CSE_141L/Lab_2/processor.v" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1562739424159 "|processor|reset"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "serial_in\[0\] " "No output dependent on input pin \"serial_in\[0\]\"" {  } { { "processor.v" "" { Text "D:/Documents/School/CSE_141L/Lab_2/processor.v" 12 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1562739424159 "|processor|serial_in[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "serial_in\[1\] " "No output dependent on input pin \"serial_in\[1\]\"" {  } { { "processor.v" "" { Text "D:/Documents/School/CSE_141L/Lab_2/processor.v" 12 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1562739424159 "|processor|serial_in[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "serial_in\[2\] " "No output dependent on input pin \"serial_in\[2\]\"" {  } { { "processor.v" "" { Text "D:/Documents/School/CSE_141L/Lab_2/processor.v" 12 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1562739424159 "|processor|serial_in[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "serial_in\[3\] " "No output dependent on input pin \"serial_in\[3\]\"" {  } { { "processor.v" "" { Text "D:/Documents/School/CSE_141L/Lab_2/processor.v" 12 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1562739424159 "|processor|serial_in[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "serial_in\[4\] " "No output dependent on input pin \"serial_in\[4\]\"" {  } { { "processor.v" "" { Text "D:/Documents/School/CSE_141L/Lab_2/processor.v" 12 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1562739424159 "|processor|serial_in[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "serial_in\[5\] " "No output dependent on input pin \"serial_in\[5\]\"" {  } { { "processor.v" "" { Text "D:/Documents/School/CSE_141L/Lab_2/processor.v" 12 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1562739424159 "|processor|serial_in[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "serial_in\[6\] " "No output dependent on input pin \"serial_in\[6\]\"" {  } { { "processor.v" "" { Text "D:/Documents/School/CSE_141L/Lab_2/processor.v" 12 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1562739424159 "|processor|serial_in[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "serial_in\[7\] " "No output dependent on input pin \"serial_in\[7\]\"" {  } { { "processor.v" "" { Text "D:/Documents/School/CSE_141L/Lab_2/processor.v" 12 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1562739424159 "|processor|serial_in[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "serial_valid_in " "No output dependent on input pin \"serial_valid_in\"" {  } { { "processor.v" "" { Text "D:/Documents/School/CSE_141L/Lab_2/processor.v" 13 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1562739424159 "|processor|serial_valid_in"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "serial_ready_in " "No output dependent on input pin \"serial_ready_in\"" {  } { { "processor.v" "" { Text "D:/Documents/School/CSE_141L/Lab_2/processor.v" 14 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1562739424159 "|processor|serial_ready_in"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Quartus II" 0 -1 1562739424159 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "22 " "Implemented 22 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "12 " "Implemented 12 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1562739424160 ""} { "Info" "ICUT_CUT_TM_OPINS" "10 " "Implemented 10 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1562739424160 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1562739424160 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 91 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 91 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4821 " "Peak virtual memory: 4821 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1562739424196 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Jul 09 23:17:04 2019 " "Processing ended: Tue Jul 09 23:17:04 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1562739424196 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:13 " "Elapsed time: 00:00:13" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1562739424196 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:30 " "Total CPU time (on all processors): 00:00:30" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1562739424196 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1562739424196 ""}
