Analysis & Synthesis report for HPS_FPGA
Tue Oct 03 06:33:51 2023
Quartus Prime Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. Analysis & Synthesis DSP Block Usage Summary
 10. Analysis & Synthesis IP Cores Summary
 11. State Machine - |HPS_FPGA|NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:keys_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state
 12. State Machine - |HPS_FPGA|NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state
 13. State Machine - |HPS_FPGA|NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sw_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state
 14. State Machine - |HPS_FPGA|NUEVO_DESIGN:u0|NUEVO_DESIGN_SDRAM:sdram|m_state
 15. State Machine - |HPS_FPGA|NUEVO_DESIGN:u0|NUEVO_DESIGN_SDRAM:sdram|m_next
 16. State Machine - |HPS_FPGA|NUEVO_DESIGN:u0|NUEVO_DESIGN_SDRAM:sdram|i_state
 17. State Machine - |HPS_FPGA|NUEVO_DESIGN:u0|NUEVO_DESIGN_SDRAM:sdram|i_next
 18. State Machine - |HPS_FPGA|NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:leds_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state
 19. State Machine - |HPS_FPGA|NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:seg6_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state
 20. State Machine - |HPS_FPGA|NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:seg4_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state
 21. State Machine - |HPS_FPGA|NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:seg3_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state
 22. State Machine - |HPS_FPGA|NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:seg5_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state
 23. State Machine - |HPS_FPGA|NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:seg2_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state
 24. State Machine - |HPS_FPGA|NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:seg1_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state
 25. Registers Protected by Synthesis
 26. Registers Removed During Synthesis
 27. Removed Registers Triggering Further Register Optimizations
 28. General Register Statistics
 29. Inverted Register Statistics
 30. Registers Packed Into Inferred Megafunctions
 31. Multiplexer Restructuring Statistics (Restructuring Performed)
 32. Source assignments for NUEVO_DESIGN:u0|NUEVO_DESIGN_RAM:ram|altsyncram:the_altsyncram|altsyncram_2nm1:auto_generated
 33. Source assignments for NUEVO_DESIGN:u0|NUEVO_DESIGN_ROM:rom|altsyncram:the_altsyncram|altsyncram_gnm1:auto_generated
 34. Source assignments for NUEVO_DESIGN:u0|NUEVO_DESIGN_SDRAM:sdram
 35. Source assignments for NUEVO_DESIGN:u0|NUEVO_DESIGN_hps_0:hps_0|NUEVO_DESIGN_hps_0_hps_io:hps_io|NUEVO_DESIGN_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll
 36. Source assignments for NUEVO_DESIGN:u0|NUEVO_DESIGN_hps_0:hps_0|NUEVO_DESIGN_hps_0_hps_io:hps_io|NUEVO_DESIGN_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0
 37. Source assignments for NUEVO_DESIGN:u0|NUEVO_DESIGN_hps_0:hps_0|NUEVO_DESIGN_hps_0_hps_io:hps_io|NUEVO_DESIGN_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|altddio_out:clock_gen[0].umem_ck_pad
 38. Source assignments for NUEVO_DESIGN:u0|NUEVO_DESIGN_hps_0:hps_0|NUEVO_DESIGN_hps_0_hps_io:hps_io|NUEVO_DESIGN_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|altddio_out:clock_gen[0].umem_ck_pad|ddio_out_uqe:auto_generated
 39. Source assignments for NUEVO_DESIGN:u0|NUEVO_DESIGN_hps_0:hps_0|NUEVO_DESIGN_hps_0_hps_io:hps_io|NUEVO_DESIGN_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst
 40. Source assignments for NUEVO_DESIGN:u0|NUEVO_DESIGN_hps_0:hps_0|NUEVO_DESIGN_hps_0_hps_io:hps_io|NUEVO_DESIGN_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_hard_memory_controller_top_cyclonev:c0
 41. Source assignments for NUEVO_DESIGN:u0|NUEVO_DESIGN_hps_0:hps_0|NUEVO_DESIGN_hps_0_hps_io:hps_io|NUEVO_DESIGN_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct
 42. Source assignments for NUEVO_DESIGN:u0|NUEVO_DESIGN_hps_0:hps_0|NUEVO_DESIGN_hps_0_hps_io:hps_io|NUEVO_DESIGN_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_dll_cyclonev:dll
 43. Source assignments for NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|NUEVO_DESIGN_mm_interconnect_0_cmd_demux:cmd_demux
 44. Source assignments for NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|NUEVO_DESIGN_mm_interconnect_0_cmd_demux_001:cmd_demux_001
 45. Source assignments for NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|NUEVO_DESIGN_mm_interconnect_0_cmd_demux_001:cmd_demux_002
 46. Source assignments for NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|NUEVO_DESIGN_mm_interconnect_0_cmd_demux_003:cmd_demux_003
 47. Source assignments for NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|NUEVO_DESIGN_mm_interconnect_0_cmd_demux_003:cmd_demux_004
 48. Source assignments for NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|NUEVO_DESIGN_mm_interconnect_0_rsp_demux:rsp_demux
 49. Source assignments for NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|NUEVO_DESIGN_mm_interconnect_0_rsp_demux:rsp_demux_001
 50. Source assignments for NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|NUEVO_DESIGN_mm_interconnect_0_rsp_demux_002:rsp_demux_002
 51. Source assignments for NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|NUEVO_DESIGN_mm_interconnect_0_rsp_demux_003:rsp_demux_003
 52. Source assignments for NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|NUEVO_DESIGN_mm_interconnect_0_rsp_demux_003:rsp_demux_004
 53. Source assignments for NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|NUEVO_DESIGN_mm_interconnect_0_rsp_demux_003:rsp_demux_005
 54. Source assignments for NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|NUEVO_DESIGN_mm_interconnect_0_rsp_demux_003:rsp_demux_006
 55. Source assignments for NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|NUEVO_DESIGN_mm_interconnect_0_rsp_demux_003:rsp_demux_007
 56. Source assignments for NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|NUEVO_DESIGN_mm_interconnect_0_rsp_demux_003:rsp_demux_008
 57. Source assignments for NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|NUEVO_DESIGN_mm_interconnect_0_rsp_demux_003:rsp_demux_009
 58. Source assignments for NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|NUEVO_DESIGN_mm_interconnect_0_rsp_demux_003:rsp_demux_010
 59. Source assignments for NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|NUEVO_DESIGN_mm_interconnect_0_rsp_demux_003:rsp_demux_011
 60. Source assignments for NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_1:mm_interconnect_1|NUEVO_DESIGN_mm_interconnect_1_cmd_demux:cmd_demux
 61. Source assignments for NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_1:mm_interconnect_1|NUEVO_DESIGN_mm_interconnect_1_cmd_demux:rsp_demux
 62. Source assignments for NUEVO_DESIGN:u0|altera_reset_controller:rst_controller
 63. Source assignments for NUEVO_DESIGN:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1
 64. Source assignments for NUEVO_DESIGN:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1
 65. Source assignments for NUEVO_DESIGN:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1
 66. Source assignments for NUEVO_DESIGN:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_req_sync_uq1
 67. Source assignments for NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_40n1:auto_generated
 68. Parameter Settings for User Entity Instance: NUEVO_DESIGN:u0|NUEVO_DESIGN_RAM:ram
 69. Parameter Settings for User Entity Instance: NUEVO_DESIGN:u0|NUEVO_DESIGN_RAM:ram|altsyncram:the_altsyncram
 70. Parameter Settings for User Entity Instance: NUEVO_DESIGN:u0|NUEVO_DESIGN_ROM:rom
 71. Parameter Settings for User Entity Instance: NUEVO_DESIGN:u0|NUEVO_DESIGN_ROM:rom|altsyncram:the_altsyncram
 72. Parameter Settings for User Entity Instance: NUEVO_DESIGN:u0|NUEVO_DESIGN_hps_0:hps_0
 73. Parameter Settings for User Entity Instance: NUEVO_DESIGN:u0|NUEVO_DESIGN_hps_0:hps_0|NUEVO_DESIGN_hps_0_hps_io:hps_io|NUEVO_DESIGN_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll
 74. Parameter Settings for User Entity Instance: NUEVO_DESIGN:u0|NUEVO_DESIGN_hps_0:hps_0|NUEVO_DESIGN_hps_0_hps_io:hps_io|NUEVO_DESIGN_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0
 75. Parameter Settings for User Entity Instance: NUEVO_DESIGN:u0|NUEVO_DESIGN_hps_0:hps_0|NUEVO_DESIGN_hps_0_hps_io:hps_io|NUEVO_DESIGN_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy
 76. Parameter Settings for User Entity Instance: NUEVO_DESIGN:u0|NUEVO_DESIGN_hps_0:hps_0|NUEVO_DESIGN_hps_0_hps_io:hps_io|NUEVO_DESIGN_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc
 77. Parameter Settings for User Entity Instance: NUEVO_DESIGN:u0|NUEVO_DESIGN_hps_0:hps_0|NUEVO_DESIGN_hps_0_hps_io:hps_io|NUEVO_DESIGN_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads
 78. Parameter Settings for User Entity Instance: NUEVO_DESIGN:u0|NUEVO_DESIGN_hps_0:hps_0|NUEVO_DESIGN_hps_0_hps_io:hps_io|NUEVO_DESIGN_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads
 79. Parameter Settings for User Entity Instance: NUEVO_DESIGN:u0|NUEVO_DESIGN_hps_0:hps_0|NUEVO_DESIGN_hps_0_hps_io:hps_io|NUEVO_DESIGN_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[0].acv_ac_ldc
 80. Parameter Settings for User Entity Instance: NUEVO_DESIGN:u0|NUEVO_DESIGN_hps_0:hps_0|NUEVO_DESIGN_hps_0_hps_io:hps_io|NUEVO_DESIGN_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[1].acv_ac_ldc
 81. Parameter Settings for User Entity Instance: NUEVO_DESIGN:u0|NUEVO_DESIGN_hps_0:hps_0|NUEVO_DESIGN_hps_0_hps_io:hps_io|NUEVO_DESIGN_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[2].acv_ac_ldc
 82. Parameter Settings for User Entity Instance: NUEVO_DESIGN:u0|NUEVO_DESIGN_hps_0:hps_0|NUEVO_DESIGN_hps_0_hps_io:hps_io|NUEVO_DESIGN_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[3].acv_ac_ldc
 83. Parameter Settings for User Entity Instance: NUEVO_DESIGN:u0|NUEVO_DESIGN_hps_0:hps_0|NUEVO_DESIGN_hps_0_hps_io:hps_io|NUEVO_DESIGN_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[4].acv_ac_ldc
 84. Parameter Settings for User Entity Instance: NUEVO_DESIGN:u0|NUEVO_DESIGN_hps_0:hps_0|NUEVO_DESIGN_hps_0_hps_io:hps_io|NUEVO_DESIGN_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[5].acv_ac_ldc
 85. Parameter Settings for User Entity Instance: NUEVO_DESIGN:u0|NUEVO_DESIGN_hps_0:hps_0|NUEVO_DESIGN_hps_0_hps_io:hps_io|NUEVO_DESIGN_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[6].acv_ac_ldc
 86. Parameter Settings for User Entity Instance: NUEVO_DESIGN:u0|NUEVO_DESIGN_hps_0:hps_0|NUEVO_DESIGN_hps_0_hps_io:hps_io|NUEVO_DESIGN_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[7].acv_ac_ldc
 87. Parameter Settings for User Entity Instance: NUEVO_DESIGN:u0|NUEVO_DESIGN_hps_0:hps_0|NUEVO_DESIGN_hps_0_hps_io:hps_io|NUEVO_DESIGN_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[8].acv_ac_ldc
 88. Parameter Settings for User Entity Instance: NUEVO_DESIGN:u0|NUEVO_DESIGN_hps_0:hps_0|NUEVO_DESIGN_hps_0_hps_io:hps_io|NUEVO_DESIGN_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[9].acv_ac_ldc
 89. Parameter Settings for User Entity Instance: NUEVO_DESIGN:u0|NUEVO_DESIGN_hps_0:hps_0|NUEVO_DESIGN_hps_0_hps_io:hps_io|NUEVO_DESIGN_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[10].acv_ac_ldc
 90. Parameter Settings for User Entity Instance: NUEVO_DESIGN:u0|NUEVO_DESIGN_hps_0:hps_0|NUEVO_DESIGN_hps_0_hps_io:hps_io|NUEVO_DESIGN_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[11].acv_ac_ldc
 91. Parameter Settings for User Entity Instance: NUEVO_DESIGN:u0|NUEVO_DESIGN_hps_0:hps_0|NUEVO_DESIGN_hps_0_hps_io:hps_io|NUEVO_DESIGN_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[12].acv_ac_ldc
 92. Parameter Settings for User Entity Instance: NUEVO_DESIGN:u0|NUEVO_DESIGN_hps_0:hps_0|NUEVO_DESIGN_hps_0_hps_io:hps_io|NUEVO_DESIGN_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[13].acv_ac_ldc
 93. Parameter Settings for User Entity Instance: NUEVO_DESIGN:u0|NUEVO_DESIGN_hps_0:hps_0|NUEVO_DESIGN_hps_0_hps_io:hps_io|NUEVO_DESIGN_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[14].acv_ac_ldc
 94. Parameter Settings for User Entity Instance: NUEVO_DESIGN:u0|NUEVO_DESIGN_hps_0:hps_0|NUEVO_DESIGN_hps_0_hps_io:hps_io|NUEVO_DESIGN_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[15].acv_ac_ldc
 95. Parameter Settings for User Entity Instance: NUEVO_DESIGN:u0|NUEVO_DESIGN_hps_0:hps_0|NUEVO_DESIGN_hps_0_hps_io:hps_io|NUEVO_DESIGN_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[16].acv_ac_ldc
 96. Parameter Settings for User Entity Instance: NUEVO_DESIGN:u0|NUEVO_DESIGN_hps_0:hps_0|NUEVO_DESIGN_hps_0_hps_io:hps_io|NUEVO_DESIGN_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[17].acv_ac_ldc
 97. Parameter Settings for User Entity Instance: NUEVO_DESIGN:u0|NUEVO_DESIGN_hps_0:hps_0|NUEVO_DESIGN_hps_0_hps_io:hps_io|NUEVO_DESIGN_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[18].acv_ac_ldc
 98. Parameter Settings for User Entity Instance: NUEVO_DESIGN:u0|NUEVO_DESIGN_hps_0:hps_0|NUEVO_DESIGN_hps_0_hps_io:hps_io|NUEVO_DESIGN_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[19].acv_ac_ldc
 99. Parameter Settings for User Entity Instance: NUEVO_DESIGN:u0|NUEVO_DESIGN_hps_0:hps_0|NUEVO_DESIGN_hps_0_hps_io:hps_io|NUEVO_DESIGN_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[20].acv_ac_ldc
100. Parameter Settings for User Entity Instance: NUEVO_DESIGN:u0|NUEVO_DESIGN_hps_0:hps_0|NUEVO_DESIGN_hps_0_hps_io:hps_io|NUEVO_DESIGN_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[21].acv_ac_ldc
101. Parameter Settings for User Entity Instance: NUEVO_DESIGN:u0|NUEVO_DESIGN_hps_0:hps_0|NUEVO_DESIGN_hps_0_hps_io:hps_io|NUEVO_DESIGN_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[22].acv_ac_ldc
102. Parameter Settings for User Entity Instance: NUEVO_DESIGN:u0|NUEVO_DESIGN_hps_0:hps_0|NUEVO_DESIGN_hps_0_hps_io:hps_io|NUEVO_DESIGN_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_generic_ddio:uaddress_pad
103. Parameter Settings for User Entity Instance: NUEVO_DESIGN:u0|NUEVO_DESIGN_hps_0:hps_0|NUEVO_DESIGN_hps_0_hps_io:hps_io|NUEVO_DESIGN_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_generic_ddio:ubank_pad
104. Parameter Settings for User Entity Instance: NUEVO_DESIGN:u0|NUEVO_DESIGN_hps_0:hps_0|NUEVO_DESIGN_hps_0_hps_io:hps_io|NUEVO_DESIGN_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_generic_ddio:ucmd_pad
105. Parameter Settings for User Entity Instance: NUEVO_DESIGN:u0|NUEVO_DESIGN_hps_0:hps_0|NUEVO_DESIGN_hps_0_hps_io:hps_io|NUEVO_DESIGN_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_generic_ddio:ureset_n_pad
106. Parameter Settings for User Entity Instance: NUEVO_DESIGN:u0|NUEVO_DESIGN_hps_0:hps_0|NUEVO_DESIGN_hps_0_hps_io:hps_io|NUEVO_DESIGN_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|altddio_out:clock_gen[0].umem_ck_pad
107. Parameter Settings for User Entity Instance: NUEVO_DESIGN:u0|NUEVO_DESIGN_hps_0:hps_0|NUEVO_DESIGN_hps_0_hps_io:hps_io|NUEVO_DESIGN_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs
108. Parameter Settings for User Entity Instance: NUEVO_DESIGN:u0|NUEVO_DESIGN_hps_0:hps_0|NUEVO_DESIGN_hps_0_hps_io:hps_io|NUEVO_DESIGN_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst
109. Parameter Settings for User Entity Instance: NUEVO_DESIGN:u0|NUEVO_DESIGN_hps_0:hps_0|NUEVO_DESIGN_hps_0_hps_io:hps_io|NUEVO_DESIGN_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_hhp_qseq_synth_top:seq
110. Parameter Settings for User Entity Instance: NUEVO_DESIGN:u0|NUEVO_DESIGN_hps_0:hps_0|NUEVO_DESIGN_hps_0_hps_io:hps_io|NUEVO_DESIGN_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_hard_memory_controller_top_cyclonev:c0
111. Parameter Settings for User Entity Instance: NUEVO_DESIGN:u0|NUEVO_DESIGN_hps_0:hps_0|NUEVO_DESIGN_hps_0_hps_io:hps_io|NUEVO_DESIGN_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct
112. Parameter Settings for User Entity Instance: NUEVO_DESIGN:u0|NUEVO_DESIGN_hps_0:hps_0|NUEVO_DESIGN_hps_0_hps_io:hps_io|NUEVO_DESIGN_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_dll_cyclonev:dll
113. Parameter Settings for User Entity Instance: NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_qsys_0_data_master_translator
114. Parameter Settings for User Entity Instance: NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:ram_s1_translator
115. Parameter Settings for User Entity Instance: NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:timer_s1_translator
116. Parameter Settings for User Entity Instance: NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sdram_s1_translator
117. Parameter Settings for User Entity Instance: NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sw_s1_translator
118. Parameter Settings for User Entity Instance: NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:seg6_s1_translator
119. Parameter Settings for User Entity Instance: NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:seg5_s1_translator
120. Parameter Settings for User Entity Instance: NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:seg4_s1_translator
121. Parameter Settings for User Entity Instance: NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:seg3_s1_translator
122. Parameter Settings for User Entity Instance: NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:seg2_s1_translator
123. Parameter Settings for User Entity Instance: NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:seg1_s1_translator
124. Parameter Settings for User Entity Instance: NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:keys_s1_translator
125. Parameter Settings for User Entity Instance: NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:leds_s1_translator
126. Parameter Settings for User Entity Instance: NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_qsys_0_data_master_agent
127. Parameter Settings for User Entity Instance: NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_master_ni:hps_0_h2f_lw_axi_master_agent
128. Parameter Settings for User Entity Instance: NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_master_ni:hps_0_h2f_lw_axi_master_agent|altera_merlin_address_alignment:align_address_to_size
129. Parameter Settings for User Entity Instance: NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_master_ni:hps_0_h2f_axi_master_agent
130. Parameter Settings for User Entity Instance: NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_master_ni:hps_0_h2f_axi_master_agent|altera_merlin_address_alignment:align_address_to_size
131. Parameter Settings for User Entity Instance: NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:ram_s1_agent
132. Parameter Settings for User Entity Instance: NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:ram_s1_agent|altera_merlin_burst_uncompressor:uncompressor
133. Parameter Settings for User Entity Instance: NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ram_s1_agent_rsp_fifo
134. Parameter Settings for User Entity Instance: NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ram_s1_agent_rdata_fifo
135. Parameter Settings for User Entity Instance: NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:timer_s1_agent
136. Parameter Settings for User Entity Instance: NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:timer_s1_agent|altera_merlin_burst_uncompressor:uncompressor
137. Parameter Settings for User Entity Instance: NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rsp_fifo
138. Parameter Settings for User Entity Instance: NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rdata_fifo
139. Parameter Settings for User Entity Instance: NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent
140. Parameter Settings for User Entity Instance: NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor
141. Parameter Settings for User Entity Instance: NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo
142. Parameter Settings for User Entity Instance: NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo
143. Parameter Settings for User Entity Instance: NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sw_s1_agent
144. Parameter Settings for User Entity Instance: NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sw_s1_agent|altera_merlin_burst_uncompressor:uncompressor
145. Parameter Settings for User Entity Instance: NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sw_s1_agent_rsp_fifo
146. Parameter Settings for User Entity Instance: NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sw_s1_agent_rdata_fifo
147. Parameter Settings for User Entity Instance: NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:seg6_s1_agent
148. Parameter Settings for User Entity Instance: NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:seg6_s1_agent|altera_merlin_burst_uncompressor:uncompressor
149. Parameter Settings for User Entity Instance: NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:seg6_s1_agent_rsp_fifo
150. Parameter Settings for User Entity Instance: NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:seg6_s1_agent_rdata_fifo
151. Parameter Settings for User Entity Instance: NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:seg5_s1_agent
152. Parameter Settings for User Entity Instance: NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:seg5_s1_agent|altera_merlin_burst_uncompressor:uncompressor
153. Parameter Settings for User Entity Instance: NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:seg5_s1_agent_rsp_fifo
154. Parameter Settings for User Entity Instance: NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:seg5_s1_agent_rdata_fifo
155. Parameter Settings for User Entity Instance: NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:seg4_s1_agent
156. Parameter Settings for User Entity Instance: NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:seg4_s1_agent|altera_merlin_burst_uncompressor:uncompressor
157. Parameter Settings for User Entity Instance: NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:seg4_s1_agent_rsp_fifo
158. Parameter Settings for User Entity Instance: NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:seg4_s1_agent_rdata_fifo
159. Parameter Settings for User Entity Instance: NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:seg3_s1_agent
160. Parameter Settings for User Entity Instance: NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:seg3_s1_agent|altera_merlin_burst_uncompressor:uncompressor
161. Parameter Settings for User Entity Instance: NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:seg3_s1_agent_rsp_fifo
162. Parameter Settings for User Entity Instance: NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:seg3_s1_agent_rdata_fifo
163. Parameter Settings for User Entity Instance: NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:seg2_s1_agent
164. Parameter Settings for User Entity Instance: NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:seg2_s1_agent|altera_merlin_burst_uncompressor:uncompressor
165. Parameter Settings for User Entity Instance: NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:seg2_s1_agent_rsp_fifo
166. Parameter Settings for User Entity Instance: NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:seg2_s1_agent_rdata_fifo
167. Parameter Settings for User Entity Instance: NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:seg1_s1_agent
168. Parameter Settings for User Entity Instance: NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:seg1_s1_agent|altera_merlin_burst_uncompressor:uncompressor
169. Parameter Settings for User Entity Instance: NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:seg1_s1_agent_rsp_fifo
170. Parameter Settings for User Entity Instance: NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:seg1_s1_agent_rdata_fifo
171. Parameter Settings for User Entity Instance: NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:keys_s1_agent
172. Parameter Settings for User Entity Instance: NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:keys_s1_agent|altera_merlin_burst_uncompressor:uncompressor
173. Parameter Settings for User Entity Instance: NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:keys_s1_agent_rsp_fifo
174. Parameter Settings for User Entity Instance: NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:keys_s1_agent_rdata_fifo
175. Parameter Settings for User Entity Instance: NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:leds_s1_agent
176. Parameter Settings for User Entity Instance: NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:leds_s1_agent|altera_merlin_burst_uncompressor:uncompressor
177. Parameter Settings for User Entity Instance: NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:leds_s1_agent_rsp_fifo
178. Parameter Settings for User Entity Instance: NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:leds_s1_agent_rdata_fifo
179. Parameter Settings for User Entity Instance: NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|NUEVO_DESIGN_mm_interconnect_0_router:router|NUEVO_DESIGN_mm_interconnect_0_router_default_decode:the_default_decode
180. Parameter Settings for User Entity Instance: NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|NUEVO_DESIGN_mm_interconnect_0_router_001:router_001|NUEVO_DESIGN_mm_interconnect_0_router_001_default_decode:the_default_decode
181. Parameter Settings for User Entity Instance: NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|NUEVO_DESIGN_mm_interconnect_0_router_001:router_002|NUEVO_DESIGN_mm_interconnect_0_router_001_default_decode:the_default_decode
182. Parameter Settings for User Entity Instance: NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|NUEVO_DESIGN_mm_interconnect_0_router_003:router_003|NUEVO_DESIGN_mm_interconnect_0_router_003_default_decode:the_default_decode
183. Parameter Settings for User Entity Instance: NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|NUEVO_DESIGN_mm_interconnect_0_router_003:router_004|NUEVO_DESIGN_mm_interconnect_0_router_003_default_decode:the_default_decode
184. Parameter Settings for User Entity Instance: NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|NUEVO_DESIGN_mm_interconnect_0_router_005:router_005|NUEVO_DESIGN_mm_interconnect_0_router_005_default_decode:the_default_decode
185. Parameter Settings for User Entity Instance: NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|NUEVO_DESIGN_mm_interconnect_0_router_005:router_006|NUEVO_DESIGN_mm_interconnect_0_router_005_default_decode:the_default_decode
186. Parameter Settings for User Entity Instance: NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|NUEVO_DESIGN_mm_interconnect_0_router_007:router_007|NUEVO_DESIGN_mm_interconnect_0_router_007_default_decode:the_default_decode
187. Parameter Settings for User Entity Instance: NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|NUEVO_DESIGN_mm_interconnect_0_router_008:router_008|NUEVO_DESIGN_mm_interconnect_0_router_008_default_decode:the_default_decode
188. Parameter Settings for User Entity Instance: NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|NUEVO_DESIGN_mm_interconnect_0_router_008:router_009|NUEVO_DESIGN_mm_interconnect_0_router_008_default_decode:the_default_decode
189. Parameter Settings for User Entity Instance: NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|NUEVO_DESIGN_mm_interconnect_0_router_008:router_010|NUEVO_DESIGN_mm_interconnect_0_router_008_default_decode:the_default_decode
190. Parameter Settings for User Entity Instance: NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|NUEVO_DESIGN_mm_interconnect_0_router_008:router_011|NUEVO_DESIGN_mm_interconnect_0_router_008_default_decode:the_default_decode
191. Parameter Settings for User Entity Instance: NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|NUEVO_DESIGN_mm_interconnect_0_router_008:router_012|NUEVO_DESIGN_mm_interconnect_0_router_008_default_decode:the_default_decode
192. Parameter Settings for User Entity Instance: NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|NUEVO_DESIGN_mm_interconnect_0_router_008:router_013|NUEVO_DESIGN_mm_interconnect_0_router_008_default_decode:the_default_decode
193. Parameter Settings for User Entity Instance: NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|NUEVO_DESIGN_mm_interconnect_0_router_008:router_014|NUEVO_DESIGN_mm_interconnect_0_router_008_default_decode:the_default_decode
194. Parameter Settings for User Entity Instance: NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|NUEVO_DESIGN_mm_interconnect_0_router_008:router_015|NUEVO_DESIGN_mm_interconnect_0_router_008_default_decode:the_default_decode
195. Parameter Settings for User Entity Instance: NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|NUEVO_DESIGN_mm_interconnect_0_router_008:router_016|NUEVO_DESIGN_mm_interconnect_0_router_008_default_decode:the_default_decode
196. Parameter Settings for User Entity Instance: NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:hps_0_h2f_lw_axi_master_wr_limiter
197. Parameter Settings for User Entity Instance: NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:hps_0_h2f_lw_axi_master_rd_limiter
198. Parameter Settings for User Entity Instance: NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_s1_burst_adapter
199. Parameter Settings for User Entity Instance: NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter
200. Parameter Settings for User Entity Instance: NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_address_alignment:align_address_to_size
201. Parameter Settings for User Entity Instance: NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_burstwrap_increment:the_burstwrap_increment
202. Parameter Settings for User Entity Instance: NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min
203. Parameter Settings for User Entity Instance: NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ab_sub
204. Parameter Settings for User Entity Instance: NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ab_sub|altera_merlin_burst_adapter_adder:subtract
205. Parameter Settings for User Entity Instance: NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ac_sub
206. Parameter Settings for User Entity Instance: NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ac_sub|altera_merlin_burst_adapter_adder:subtract
207. Parameter Settings for User Entity Instance: NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:bc_sub
208. Parameter Settings for User Entity Instance: NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:bc_sub|altera_merlin_burst_adapter_adder:subtract
209. Parameter Settings for User Entity Instance: NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:da_sub
210. Parameter Settings for User Entity Instance: NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:da_sub|altera_merlin_burst_adapter_adder:subtract
211. Parameter Settings for User Entity Instance: NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:db_sub
212. Parameter Settings for User Entity Instance: NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:db_sub|altera_merlin_burst_adapter_adder:subtract
213. Parameter Settings for User Entity Instance: NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:dc_sub
214. Parameter Settings for User Entity Instance: NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:dc_sub|altera_merlin_burst_adapter_adder:subtract
215. Parameter Settings for User Entity Instance: NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sw_s1_burst_adapter
216. Parameter Settings for User Entity Instance: NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sw_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter
217. Parameter Settings for User Entity Instance: NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sw_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_address_alignment:align_address_to_size
218. Parameter Settings for User Entity Instance: NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sw_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_burstwrap_increment:the_burstwrap_increment
219. Parameter Settings for User Entity Instance: NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sw_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min
220. Parameter Settings for User Entity Instance: NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sw_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ab_sub
221. Parameter Settings for User Entity Instance: NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sw_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ab_sub|altera_merlin_burst_adapter_adder:subtract
222. Parameter Settings for User Entity Instance: NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sw_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ac_sub
223. Parameter Settings for User Entity Instance: NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sw_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ac_sub|altera_merlin_burst_adapter_adder:subtract
224. Parameter Settings for User Entity Instance: NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sw_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:bc_sub
225. Parameter Settings for User Entity Instance: NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sw_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:bc_sub|altera_merlin_burst_adapter_adder:subtract
226. Parameter Settings for User Entity Instance: NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sw_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:da_sub
227. Parameter Settings for User Entity Instance: NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sw_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:da_sub|altera_merlin_burst_adapter_adder:subtract
228. Parameter Settings for User Entity Instance: NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sw_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:db_sub
229. Parameter Settings for User Entity Instance: NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sw_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:db_sub|altera_merlin_burst_adapter_adder:subtract
230. Parameter Settings for User Entity Instance: NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sw_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:dc_sub
231. Parameter Settings for User Entity Instance: NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sw_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:dc_sub|altera_merlin_burst_adapter_adder:subtract
232. Parameter Settings for User Entity Instance: NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:seg6_s1_burst_adapter
233. Parameter Settings for User Entity Instance: NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:seg6_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter
234. Parameter Settings for User Entity Instance: NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:seg6_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_address_alignment:align_address_to_size
235. Parameter Settings for User Entity Instance: NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:seg6_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_burstwrap_increment:the_burstwrap_increment
236. Parameter Settings for User Entity Instance: NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:seg6_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min
237. Parameter Settings for User Entity Instance: NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:seg6_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ab_sub
238. Parameter Settings for User Entity Instance: NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:seg6_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ab_sub|altera_merlin_burst_adapter_adder:subtract
239. Parameter Settings for User Entity Instance: NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:seg6_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ac_sub
240. Parameter Settings for User Entity Instance: NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:seg6_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ac_sub|altera_merlin_burst_adapter_adder:subtract
241. Parameter Settings for User Entity Instance: NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:seg6_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:bc_sub
242. Parameter Settings for User Entity Instance: NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:seg6_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:bc_sub|altera_merlin_burst_adapter_adder:subtract
243. Parameter Settings for User Entity Instance: NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:seg6_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:da_sub
244. Parameter Settings for User Entity Instance: NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:seg6_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:da_sub|altera_merlin_burst_adapter_adder:subtract
245. Parameter Settings for User Entity Instance: NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:seg6_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:db_sub
246. Parameter Settings for User Entity Instance: NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:seg6_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:db_sub|altera_merlin_burst_adapter_adder:subtract
247. Parameter Settings for User Entity Instance: NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:seg6_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:dc_sub
248. Parameter Settings for User Entity Instance: NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:seg6_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:dc_sub|altera_merlin_burst_adapter_adder:subtract
249. Parameter Settings for User Entity Instance: NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:seg5_s1_burst_adapter
250. Parameter Settings for User Entity Instance: NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:seg5_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter
251. Parameter Settings for User Entity Instance: NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:seg5_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_address_alignment:align_address_to_size
252. Parameter Settings for User Entity Instance: NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:seg5_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_burstwrap_increment:the_burstwrap_increment
253. Parameter Settings for User Entity Instance: NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:seg5_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min
254. Parameter Settings for User Entity Instance: NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:seg5_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ab_sub
255. Parameter Settings for User Entity Instance: NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:seg5_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ab_sub|altera_merlin_burst_adapter_adder:subtract
256. Parameter Settings for User Entity Instance: NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:seg5_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ac_sub
257. Parameter Settings for User Entity Instance: NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:seg5_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ac_sub|altera_merlin_burst_adapter_adder:subtract
258. Parameter Settings for User Entity Instance: NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:seg5_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:bc_sub
259. Parameter Settings for User Entity Instance: NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:seg5_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:bc_sub|altera_merlin_burst_adapter_adder:subtract
260. Parameter Settings for User Entity Instance: NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:seg5_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:da_sub
261. Parameter Settings for User Entity Instance: NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:seg5_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:da_sub|altera_merlin_burst_adapter_adder:subtract
262. Parameter Settings for User Entity Instance: NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:seg5_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:db_sub
263. Parameter Settings for User Entity Instance: NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:seg5_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:db_sub|altera_merlin_burst_adapter_adder:subtract
264. Parameter Settings for User Entity Instance: NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:seg5_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:dc_sub
265. Parameter Settings for User Entity Instance: NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:seg5_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:dc_sub|altera_merlin_burst_adapter_adder:subtract
266. Parameter Settings for User Entity Instance: NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:seg4_s1_burst_adapter
267. Parameter Settings for User Entity Instance: NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:seg4_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter
268. Parameter Settings for User Entity Instance: NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:seg4_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_address_alignment:align_address_to_size
269. Parameter Settings for User Entity Instance: NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:seg4_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_burstwrap_increment:the_burstwrap_increment
270. Parameter Settings for User Entity Instance: NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:seg4_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min
271. Parameter Settings for User Entity Instance: NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:seg4_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ab_sub
272. Parameter Settings for User Entity Instance: NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:seg4_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ab_sub|altera_merlin_burst_adapter_adder:subtract
273. Parameter Settings for User Entity Instance: NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:seg4_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ac_sub
274. Parameter Settings for User Entity Instance: NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:seg4_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ac_sub|altera_merlin_burst_adapter_adder:subtract
275. Parameter Settings for User Entity Instance: NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:seg4_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:bc_sub
276. Parameter Settings for User Entity Instance: NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:seg4_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:bc_sub|altera_merlin_burst_adapter_adder:subtract
277. Parameter Settings for User Entity Instance: NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:seg4_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:da_sub
278. Parameter Settings for User Entity Instance: NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:seg4_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:da_sub|altera_merlin_burst_adapter_adder:subtract
279. Parameter Settings for User Entity Instance: NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:seg4_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:db_sub
280. Parameter Settings for User Entity Instance: NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:seg4_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:db_sub|altera_merlin_burst_adapter_adder:subtract
281. Parameter Settings for User Entity Instance: NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:seg4_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:dc_sub
282. Parameter Settings for User Entity Instance: NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:seg4_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:dc_sub|altera_merlin_burst_adapter_adder:subtract
283. Parameter Settings for User Entity Instance: NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:seg3_s1_burst_adapter
284. Parameter Settings for User Entity Instance: NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:seg3_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter
285. Parameter Settings for User Entity Instance: NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:seg3_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_address_alignment:align_address_to_size
286. Parameter Settings for User Entity Instance: NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:seg3_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_burstwrap_increment:the_burstwrap_increment
287. Parameter Settings for User Entity Instance: NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:seg3_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min
288. Parameter Settings for User Entity Instance: NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:seg3_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ab_sub
289. Parameter Settings for User Entity Instance: NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:seg3_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ab_sub|altera_merlin_burst_adapter_adder:subtract
290. Parameter Settings for User Entity Instance: NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:seg3_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ac_sub
291. Parameter Settings for User Entity Instance: NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:seg3_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ac_sub|altera_merlin_burst_adapter_adder:subtract
292. Parameter Settings for User Entity Instance: NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:seg3_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:bc_sub
293. Parameter Settings for User Entity Instance: NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:seg3_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:bc_sub|altera_merlin_burst_adapter_adder:subtract
294. Parameter Settings for User Entity Instance: NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:seg3_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:da_sub
295. Parameter Settings for User Entity Instance: NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:seg3_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:da_sub|altera_merlin_burst_adapter_adder:subtract
296. Parameter Settings for User Entity Instance: NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:seg3_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:db_sub
297. Parameter Settings for User Entity Instance: NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:seg3_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:db_sub|altera_merlin_burst_adapter_adder:subtract
298. Parameter Settings for User Entity Instance: NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:seg3_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:dc_sub
299. Parameter Settings for User Entity Instance: NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:seg3_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:dc_sub|altera_merlin_burst_adapter_adder:subtract
300. Parameter Settings for User Entity Instance: NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:seg2_s1_burst_adapter
301. Parameter Settings for User Entity Instance: NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:seg2_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter
302. Parameter Settings for User Entity Instance: NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:seg2_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_address_alignment:align_address_to_size
303. Parameter Settings for User Entity Instance: NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:seg2_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_burstwrap_increment:the_burstwrap_increment
304. Parameter Settings for User Entity Instance: NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:seg2_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min
305. Parameter Settings for User Entity Instance: NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:seg2_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ab_sub
306. Parameter Settings for User Entity Instance: NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:seg2_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ab_sub|altera_merlin_burst_adapter_adder:subtract
307. Parameter Settings for User Entity Instance: NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:seg2_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ac_sub
308. Parameter Settings for User Entity Instance: NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:seg2_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ac_sub|altera_merlin_burst_adapter_adder:subtract
309. Parameter Settings for User Entity Instance: NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:seg2_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:bc_sub
310. Parameter Settings for User Entity Instance: NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:seg2_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:bc_sub|altera_merlin_burst_adapter_adder:subtract
311. Parameter Settings for User Entity Instance: NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:seg2_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:da_sub
312. Parameter Settings for User Entity Instance: NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:seg2_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:da_sub|altera_merlin_burst_adapter_adder:subtract
313. Parameter Settings for User Entity Instance: NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:seg2_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:db_sub
314. Parameter Settings for User Entity Instance: NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:seg2_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:db_sub|altera_merlin_burst_adapter_adder:subtract
315. Parameter Settings for User Entity Instance: NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:seg2_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:dc_sub
316. Parameter Settings for User Entity Instance: NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:seg2_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:dc_sub|altera_merlin_burst_adapter_adder:subtract
317. Parameter Settings for User Entity Instance: NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:seg1_s1_burst_adapter
318. Parameter Settings for User Entity Instance: NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:seg1_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter
319. Parameter Settings for User Entity Instance: NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:seg1_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_address_alignment:align_address_to_size
320. Parameter Settings for User Entity Instance: NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:seg1_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_burstwrap_increment:the_burstwrap_increment
321. Parameter Settings for User Entity Instance: NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:seg1_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min
322. Parameter Settings for User Entity Instance: NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:seg1_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ab_sub
323. Parameter Settings for User Entity Instance: NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:seg1_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ab_sub|altera_merlin_burst_adapter_adder:subtract
324. Parameter Settings for User Entity Instance: NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:seg1_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ac_sub
325. Parameter Settings for User Entity Instance: NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:seg1_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ac_sub|altera_merlin_burst_adapter_adder:subtract
326. Parameter Settings for User Entity Instance: NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:seg1_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:bc_sub
327. Parameter Settings for User Entity Instance: NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:seg1_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:bc_sub|altera_merlin_burst_adapter_adder:subtract
328. Parameter Settings for User Entity Instance: NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:seg1_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:da_sub
329. Parameter Settings for User Entity Instance: NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:seg1_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:da_sub|altera_merlin_burst_adapter_adder:subtract
330. Parameter Settings for User Entity Instance: NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:seg1_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:db_sub
331. Parameter Settings for User Entity Instance: NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:seg1_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:db_sub|altera_merlin_burst_adapter_adder:subtract
332. Parameter Settings for User Entity Instance: NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:seg1_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:dc_sub
333. Parameter Settings for User Entity Instance: NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:seg1_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:dc_sub|altera_merlin_burst_adapter_adder:subtract
334. Parameter Settings for User Entity Instance: NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:keys_s1_burst_adapter
335. Parameter Settings for User Entity Instance: NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:keys_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter
336. Parameter Settings for User Entity Instance: NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:keys_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_address_alignment:align_address_to_size
337. Parameter Settings for User Entity Instance: NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:keys_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_burstwrap_increment:the_burstwrap_increment
338. Parameter Settings for User Entity Instance: NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:keys_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min
339. Parameter Settings for User Entity Instance: NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:keys_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ab_sub
340. Parameter Settings for User Entity Instance: NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:keys_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ab_sub|altera_merlin_burst_adapter_adder:subtract
341. Parameter Settings for User Entity Instance: NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:keys_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ac_sub
342. Parameter Settings for User Entity Instance: NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:keys_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ac_sub|altera_merlin_burst_adapter_adder:subtract
343. Parameter Settings for User Entity Instance: NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:keys_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:bc_sub
344. Parameter Settings for User Entity Instance: NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:keys_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:bc_sub|altera_merlin_burst_adapter_adder:subtract
345. Parameter Settings for User Entity Instance: NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:keys_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:da_sub
346. Parameter Settings for User Entity Instance: NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:keys_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:da_sub|altera_merlin_burst_adapter_adder:subtract
347. Parameter Settings for User Entity Instance: NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:keys_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:db_sub
348. Parameter Settings for User Entity Instance: NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:keys_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:db_sub|altera_merlin_burst_adapter_adder:subtract
349. Parameter Settings for User Entity Instance: NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:keys_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:dc_sub
350. Parameter Settings for User Entity Instance: NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:keys_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:dc_sub|altera_merlin_burst_adapter_adder:subtract
351. Parameter Settings for User Entity Instance: NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:leds_s1_burst_adapter
352. Parameter Settings for User Entity Instance: NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:leds_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter
353. Parameter Settings for User Entity Instance: NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:leds_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_address_alignment:align_address_to_size
354. Parameter Settings for User Entity Instance: NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:leds_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_burstwrap_increment:the_burstwrap_increment
355. Parameter Settings for User Entity Instance: NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:leds_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min
356. Parameter Settings for User Entity Instance: NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:leds_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ab_sub
357. Parameter Settings for User Entity Instance: NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:leds_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ab_sub|altera_merlin_burst_adapter_adder:subtract
358. Parameter Settings for User Entity Instance: NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:leds_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ac_sub
359. Parameter Settings for User Entity Instance: NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:leds_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ac_sub|altera_merlin_burst_adapter_adder:subtract
360. Parameter Settings for User Entity Instance: NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:leds_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:bc_sub
361. Parameter Settings for User Entity Instance: NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:leds_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:bc_sub|altera_merlin_burst_adapter_adder:subtract
362. Parameter Settings for User Entity Instance: NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:leds_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:da_sub
363. Parameter Settings for User Entity Instance: NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:leds_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:da_sub|altera_merlin_burst_adapter_adder:subtract
364. Parameter Settings for User Entity Instance: NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:leds_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:db_sub
365. Parameter Settings for User Entity Instance: NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:leds_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:db_sub|altera_merlin_burst_adapter_adder:subtract
366. Parameter Settings for User Entity Instance: NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:leds_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:dc_sub
367. Parameter Settings for User Entity Instance: NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:leds_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:dc_sub|altera_merlin_burst_adapter_adder:subtract
368. Parameter Settings for User Entity Instance: NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|NUEVO_DESIGN_mm_interconnect_0_cmd_mux_002:cmd_mux_002|altera_merlin_arbitrator:arb
369. Parameter Settings for User Entity Instance: NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|NUEVO_DESIGN_mm_interconnect_0_cmd_mux_002:cmd_mux_002|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder
370. Parameter Settings for User Entity Instance: NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|NUEVO_DESIGN_mm_interconnect_0_cmd_mux_003:cmd_mux_003|altera_merlin_arbitrator:arb
371. Parameter Settings for User Entity Instance: NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|NUEVO_DESIGN_mm_interconnect_0_cmd_mux_003:cmd_mux_003|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder
372. Parameter Settings for User Entity Instance: NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|NUEVO_DESIGN_mm_interconnect_0_cmd_mux_003:cmd_mux_004|altera_merlin_arbitrator:arb
373. Parameter Settings for User Entity Instance: NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|NUEVO_DESIGN_mm_interconnect_0_cmd_mux_003:cmd_mux_004|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder
374. Parameter Settings for User Entity Instance: NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|NUEVO_DESIGN_mm_interconnect_0_cmd_mux_003:cmd_mux_005|altera_merlin_arbitrator:arb
375. Parameter Settings for User Entity Instance: NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|NUEVO_DESIGN_mm_interconnect_0_cmd_mux_003:cmd_mux_005|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder
376. Parameter Settings for User Entity Instance: NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|NUEVO_DESIGN_mm_interconnect_0_cmd_mux_003:cmd_mux_006|altera_merlin_arbitrator:arb
377. Parameter Settings for User Entity Instance: NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|NUEVO_DESIGN_mm_interconnect_0_cmd_mux_003:cmd_mux_006|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder
378. Parameter Settings for User Entity Instance: NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|NUEVO_DESIGN_mm_interconnect_0_cmd_mux_003:cmd_mux_007|altera_merlin_arbitrator:arb
379. Parameter Settings for User Entity Instance: NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|NUEVO_DESIGN_mm_interconnect_0_cmd_mux_003:cmd_mux_007|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder
380. Parameter Settings for User Entity Instance: NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|NUEVO_DESIGN_mm_interconnect_0_cmd_mux_003:cmd_mux_008|altera_merlin_arbitrator:arb
381. Parameter Settings for User Entity Instance: NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|NUEVO_DESIGN_mm_interconnect_0_cmd_mux_003:cmd_mux_008|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder
382. Parameter Settings for User Entity Instance: NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|NUEVO_DESIGN_mm_interconnect_0_cmd_mux_003:cmd_mux_009|altera_merlin_arbitrator:arb
383. Parameter Settings for User Entity Instance: NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|NUEVO_DESIGN_mm_interconnect_0_cmd_mux_003:cmd_mux_009|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder
384. Parameter Settings for User Entity Instance: NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|NUEVO_DESIGN_mm_interconnect_0_cmd_mux_003:cmd_mux_010|altera_merlin_arbitrator:arb
385. Parameter Settings for User Entity Instance: NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|NUEVO_DESIGN_mm_interconnect_0_cmd_mux_003:cmd_mux_010|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder
386. Parameter Settings for User Entity Instance: NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|NUEVO_DESIGN_mm_interconnect_0_cmd_mux_003:cmd_mux_011|altera_merlin_arbitrator:arb
387. Parameter Settings for User Entity Instance: NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|NUEVO_DESIGN_mm_interconnect_0_cmd_mux_003:cmd_mux_011|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder
388. Parameter Settings for User Entity Instance: NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|NUEVO_DESIGN_mm_interconnect_0_rsp_mux:rsp_mux|altera_merlin_arbitrator:arb
389. Parameter Settings for User Entity Instance: NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|NUEVO_DESIGN_mm_interconnect_0_rsp_mux:rsp_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder
390. Parameter Settings for User Entity Instance: NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|NUEVO_DESIGN_mm_interconnect_0_rsp_mux_001:rsp_mux_001|altera_merlin_arbitrator:arb
391. Parameter Settings for User Entity Instance: NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|NUEVO_DESIGN_mm_interconnect_0_rsp_mux_001:rsp_mux_001|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder
392. Parameter Settings for User Entity Instance: NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|NUEVO_DESIGN_mm_interconnect_0_rsp_mux_001:rsp_mux_002|altera_merlin_arbitrator:arb
393. Parameter Settings for User Entity Instance: NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|NUEVO_DESIGN_mm_interconnect_0_rsp_mux_001:rsp_mux_002|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder
394. Parameter Settings for User Entity Instance: NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:nios2_qsys_0_data_master_to_sdram_s1_cmd_width_adapter
395. Parameter Settings for User Entity Instance: NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:nios2_qsys_0_data_master_to_sdram_s1_cmd_width_adapter|altera_merlin_address_alignment:check_and_align_address_to_size
396. Parameter Settings for User Entity Instance: NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:hps_0_h2f_axi_master_wr_to_sdram_s1_cmd_width_adapter
397. Parameter Settings for User Entity Instance: NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:hps_0_h2f_axi_master_wr_to_sdram_s1_cmd_width_adapter|altera_merlin_address_alignment:check_and_align_address_to_size
398. Parameter Settings for User Entity Instance: NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:hps_0_h2f_axi_master_rd_to_sdram_s1_cmd_width_adapter
399. Parameter Settings for User Entity Instance: NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:hps_0_h2f_axi_master_rd_to_sdram_s1_cmd_width_adapter|altera_merlin_address_alignment:check_and_align_address_to_size
400. Parameter Settings for User Entity Instance: NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_to_nios2_qsys_0_data_master_rsp_width_adapter
401. Parameter Settings for User Entity Instance: NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_to_nios2_qsys_0_data_master_rsp_width_adapter|altera_merlin_burst_uncompressor:uncompressor
402. Parameter Settings for User Entity Instance: NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_to_hps_0_h2f_axi_master_wr_rsp_width_adapter
403. Parameter Settings for User Entity Instance: NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_to_hps_0_h2f_axi_master_wr_rsp_width_adapter|altera_merlin_burst_uncompressor:uncompressor
404. Parameter Settings for User Entity Instance: NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_to_hps_0_h2f_axi_master_rd_rsp_width_adapter
405. Parameter Settings for User Entity Instance: NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_to_hps_0_h2f_axi_master_rd_rsp_width_adapter|altera_merlin_burst_uncompressor:uncompressor
406. Parameter Settings for User Entity Instance: NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|NUEVO_DESIGN_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter
407. Parameter Settings for User Entity Instance: NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|NUEVO_DESIGN_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_001
408. Parameter Settings for User Entity Instance: NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|NUEVO_DESIGN_mm_interconnect_0_avalon_st_adapter_002:avalon_st_adapter_002
409. Parameter Settings for User Entity Instance: NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|NUEVO_DESIGN_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_003
410. Parameter Settings for User Entity Instance: NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|NUEVO_DESIGN_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_004
411. Parameter Settings for User Entity Instance: NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|NUEVO_DESIGN_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_005
412. Parameter Settings for User Entity Instance: NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|NUEVO_DESIGN_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_006
413. Parameter Settings for User Entity Instance: NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|NUEVO_DESIGN_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_007
414. Parameter Settings for User Entity Instance: NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|NUEVO_DESIGN_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_008
415. Parameter Settings for User Entity Instance: NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|NUEVO_DESIGN_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_009
416. Parameter Settings for User Entity Instance: NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|NUEVO_DESIGN_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_010
417. Parameter Settings for User Entity Instance: NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|NUEVO_DESIGN_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_011
418. Parameter Settings for User Entity Instance: NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_1:mm_interconnect_1|altera_merlin_master_translator:nios2_qsys_0_instruction_master_translator
419. Parameter Settings for User Entity Instance: NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:rom_s1_translator
420. Parameter Settings for User Entity Instance: NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_1:mm_interconnect_1|altera_merlin_master_agent:nios2_qsys_0_instruction_master_agent
421. Parameter Settings for User Entity Instance: NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:rom_s1_agent
422. Parameter Settings for User Entity Instance: NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:rom_s1_agent|altera_merlin_burst_uncompressor:uncompressor
423. Parameter Settings for User Entity Instance: NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:rom_s1_agent_rsp_fifo
424. Parameter Settings for User Entity Instance: NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_1:mm_interconnect_1|NUEVO_DESIGN_mm_interconnect_1_router:router|NUEVO_DESIGN_mm_interconnect_1_router_default_decode:the_default_decode
425. Parameter Settings for User Entity Instance: NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_1:mm_interconnect_1|NUEVO_DESIGN_mm_interconnect_1_router_001:router_001|NUEVO_DESIGN_mm_interconnect_1_router_001_default_decode:the_default_decode
426. Parameter Settings for User Entity Instance: NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_1:mm_interconnect_1|NUEVO_DESIGN_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter
427. Parameter Settings for User Entity Instance: NUEVO_DESIGN:u0|altera_reset_controller:rst_controller
428. Parameter Settings for User Entity Instance: NUEVO_DESIGN:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1
429. Parameter Settings for User Entity Instance: NUEVO_DESIGN:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1
430. Parameter Settings for User Entity Instance: NUEVO_DESIGN:u0|altera_reset_controller:rst_controller_001
431. Parameter Settings for User Entity Instance: NUEVO_DESIGN:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1
432. Parameter Settings for User Entity Instance: NUEVO_DESIGN:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_req_sync_uq1
433. Parameter Settings for Inferred Entity Instance: NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|altsyncram:mem_rtl_0
434. altsyncram Parameter Settings by Entity Instance
435. Port Connectivity Checks: "NUEVO_DESIGN:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_req_sync_uq1"
436. Port Connectivity Checks: "NUEVO_DESIGN:u0|altera_reset_controller:rst_controller_001"
437. Port Connectivity Checks: "NUEVO_DESIGN:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1"
438. Port Connectivity Checks: "NUEVO_DESIGN:u0|altera_reset_controller:rst_controller"
439. Port Connectivity Checks: "NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_1:mm_interconnect_1|NUEVO_DESIGN_mm_interconnect_1_router_001:router_001|NUEVO_DESIGN_mm_interconnect_1_router_001_default_decode:the_default_decode"
440. Port Connectivity Checks: "NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_1:mm_interconnect_1|NUEVO_DESIGN_mm_interconnect_1_router:router|NUEVO_DESIGN_mm_interconnect_1_router_default_decode:the_default_decode"
441. Port Connectivity Checks: "NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:rom_s1_agent_rsp_fifo"
442. Port Connectivity Checks: "NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:rom_s1_agent"
443. Port Connectivity Checks: "NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_1:mm_interconnect_1|altera_merlin_master_agent:nios2_qsys_0_instruction_master_agent"
444. Port Connectivity Checks: "NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:rom_s1_translator"
445. Port Connectivity Checks: "NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_1:mm_interconnect_1|altera_merlin_master_translator:nios2_qsys_0_instruction_master_translator"
446. Port Connectivity Checks: "NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_to_hps_0_h2f_axi_master_rd_rsp_width_adapter"
447. Port Connectivity Checks: "NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_to_hps_0_h2f_axi_master_wr_rsp_width_adapter|altera_merlin_burst_uncompressor:uncompressor"
448. Port Connectivity Checks: "NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_to_hps_0_h2f_axi_master_wr_rsp_width_adapter"
449. Port Connectivity Checks: "NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_to_nios2_qsys_0_data_master_rsp_width_adapter|altera_merlin_burst_uncompressor:uncompressor"
450. Port Connectivity Checks: "NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_to_nios2_qsys_0_data_master_rsp_width_adapter"
451. Port Connectivity Checks: "NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:hps_0_h2f_axi_master_rd_to_sdram_s1_cmd_width_adapter"
452. Port Connectivity Checks: "NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:hps_0_h2f_axi_master_wr_to_sdram_s1_cmd_width_adapter|altera_merlin_address_alignment:check_and_align_address_to_size"
453. Port Connectivity Checks: "NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:hps_0_h2f_axi_master_wr_to_sdram_s1_cmd_width_adapter"
454. Port Connectivity Checks: "NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:nios2_qsys_0_data_master_to_sdram_s1_cmd_width_adapter|altera_merlin_address_alignment:check_and_align_address_to_size"
455. Port Connectivity Checks: "NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:nios2_qsys_0_data_master_to_sdram_s1_cmd_width_adapter"
456. Port Connectivity Checks: "NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|NUEVO_DESIGN_mm_interconnect_0_rsp_mux_001:rsp_mux_001|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder"
457. Port Connectivity Checks: "NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|NUEVO_DESIGN_mm_interconnect_0_rsp_mux:rsp_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder"
458. Port Connectivity Checks: "NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|NUEVO_DESIGN_mm_interconnect_0_cmd_mux_002:cmd_mux_002|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder"
459. Port Connectivity Checks: "NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sw_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min"
460. Port Connectivity Checks: "NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sw_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_address_alignment:align_address_to_size"
461. Port Connectivity Checks: "NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:dc_sub"
462. Port Connectivity Checks: "NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:db_sub"
463. Port Connectivity Checks: "NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:da_sub"
464. Port Connectivity Checks: "NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:bc_sub"
465. Port Connectivity Checks: "NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ac_sub"
466. Port Connectivity Checks: "NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ab_sub|altera_merlin_burst_adapter_adder:subtract"
467. Port Connectivity Checks: "NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ab_sub"
468. Port Connectivity Checks: "NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min"
469. Port Connectivity Checks: "NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_address_alignment:align_address_to_size"
470. Port Connectivity Checks: "NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|NUEVO_DESIGN_mm_interconnect_0_router_008:router_008|NUEVO_DESIGN_mm_interconnect_0_router_008_default_decode:the_default_decode"
471. Port Connectivity Checks: "NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|NUEVO_DESIGN_mm_interconnect_0_router_007:router_007|NUEVO_DESIGN_mm_interconnect_0_router_007_default_decode:the_default_decode"
472. Port Connectivity Checks: "NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|NUEVO_DESIGN_mm_interconnect_0_router_005:router_005|NUEVO_DESIGN_mm_interconnect_0_router_005_default_decode:the_default_decode"
473. Port Connectivity Checks: "NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|NUEVO_DESIGN_mm_interconnect_0_router_003:router_003|NUEVO_DESIGN_mm_interconnect_0_router_003_default_decode:the_default_decode"
474. Port Connectivity Checks: "NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|NUEVO_DESIGN_mm_interconnect_0_router_001:router_001|NUEVO_DESIGN_mm_interconnect_0_router_001_default_decode:the_default_decode"
475. Port Connectivity Checks: "NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|NUEVO_DESIGN_mm_interconnect_0_router:router|NUEVO_DESIGN_mm_interconnect_0_router_default_decode:the_default_decode"
476. Port Connectivity Checks: "NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:leds_s1_agent_rdata_fifo"
477. Port Connectivity Checks: "NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:leds_s1_agent_rsp_fifo"
478. Port Connectivity Checks: "NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:leds_s1_agent"
479. Port Connectivity Checks: "NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:keys_s1_agent_rdata_fifo"
480. Port Connectivity Checks: "NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:keys_s1_agent_rsp_fifo"
481. Port Connectivity Checks: "NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:keys_s1_agent"
482. Port Connectivity Checks: "NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:seg1_s1_agent_rdata_fifo"
483. Port Connectivity Checks: "NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:seg1_s1_agent_rsp_fifo"
484. Port Connectivity Checks: "NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:seg1_s1_agent"
485. Port Connectivity Checks: "NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:seg2_s1_agent_rdata_fifo"
486. Port Connectivity Checks: "NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:seg2_s1_agent_rsp_fifo"
487. Port Connectivity Checks: "NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:seg2_s1_agent"
488. Port Connectivity Checks: "NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:seg3_s1_agent_rdata_fifo"
489. Port Connectivity Checks: "NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:seg3_s1_agent_rsp_fifo"
490. Port Connectivity Checks: "NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:seg3_s1_agent"
491. Port Connectivity Checks: "NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:seg4_s1_agent_rdata_fifo"
492. Port Connectivity Checks: "NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:seg4_s1_agent_rsp_fifo"
493. Port Connectivity Checks: "NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:seg4_s1_agent"
494. Port Connectivity Checks: "NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:seg5_s1_agent_rdata_fifo"
495. Port Connectivity Checks: "NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:seg5_s1_agent_rsp_fifo"
496. Port Connectivity Checks: "NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:seg5_s1_agent"
497. Port Connectivity Checks: "NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:seg6_s1_agent_rdata_fifo"
498. Port Connectivity Checks: "NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:seg6_s1_agent_rsp_fifo"
499. Port Connectivity Checks: "NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:seg6_s1_agent"
500. Port Connectivity Checks: "NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sw_s1_agent_rdata_fifo"
501. Port Connectivity Checks: "NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sw_s1_agent_rsp_fifo"
502. Port Connectivity Checks: "NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sw_s1_agent"
503. Port Connectivity Checks: "NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo"
504. Port Connectivity Checks: "NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo"
505. Port Connectivity Checks: "NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent"
506. Port Connectivity Checks: "NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rdata_fifo"
507. Port Connectivity Checks: "NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rsp_fifo"
508. Port Connectivity Checks: "NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:timer_s1_agent"
509. Port Connectivity Checks: "NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ram_s1_agent_rdata_fifo"
510. Port Connectivity Checks: "NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ram_s1_agent_rsp_fifo"
511. Port Connectivity Checks: "NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:ram_s1_agent"
512. Port Connectivity Checks: "NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_master_ni:hps_0_h2f_axi_master_agent|altera_merlin_address_alignment:align_address_to_size"
513. Port Connectivity Checks: "NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_master_ni:hps_0_h2f_axi_master_agent"
514. Port Connectivity Checks: "NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_master_ni:hps_0_h2f_lw_axi_master_agent|altera_merlin_address_alignment:align_address_to_size"
515. Port Connectivity Checks: "NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_master_ni:hps_0_h2f_lw_axi_master_agent"
516. Port Connectivity Checks: "NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_qsys_0_data_master_agent"
517. Port Connectivity Checks: "NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:leds_s1_translator"
518. Port Connectivity Checks: "NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:keys_s1_translator"
519. Port Connectivity Checks: "NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:seg1_s1_translator"
520. Port Connectivity Checks: "NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:seg2_s1_translator"
521. Port Connectivity Checks: "NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:seg3_s1_translator"
522. Port Connectivity Checks: "NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:seg4_s1_translator"
523. Port Connectivity Checks: "NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:seg5_s1_translator"
524. Port Connectivity Checks: "NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:seg6_s1_translator"
525. Port Connectivity Checks: "NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sw_s1_translator"
526. Port Connectivity Checks: "NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sdram_s1_translator"
527. Port Connectivity Checks: "NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:timer_s1_translator"
528. Port Connectivity Checks: "NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:ram_s1_translator"
529. Port Connectivity Checks: "NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_qsys_0_data_master_translator"
530. Port Connectivity Checks: "NUEVO_DESIGN:u0|NUEVO_DESIGN_nios2_qsys_0:nios2_qsys_0"
531. Port Connectivity Checks: "NUEVO_DESIGN:u0|NUEVO_DESIGN_hps_0:hps_0|NUEVO_DESIGN_hps_0_hps_io:hps_io|NUEVO_DESIGN_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_hard_memory_controller_top_cyclonev:c0"
532. Port Connectivity Checks: "NUEVO_DESIGN:u0|NUEVO_DESIGN_hps_0:hps_0|NUEVO_DESIGN_hps_0_hps_io:hps_io|NUEVO_DESIGN_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst"
533. Port Connectivity Checks: "NUEVO_DESIGN:u0|NUEVO_DESIGN_hps_0:hps_0|NUEVO_DESIGN_hps_0_hps_io:hps_io|NUEVO_DESIGN_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs"
534. Port Connectivity Checks: "NUEVO_DESIGN:u0|NUEVO_DESIGN_hps_0:hps_0|NUEVO_DESIGN_hps_0_hps_io:hps_io|NUEVO_DESIGN_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_generic_ddio:ureset_n_pad"
535. Port Connectivity Checks: "NUEVO_DESIGN:u0|NUEVO_DESIGN_hps_0:hps_0|NUEVO_DESIGN_hps_0_hps_io:hps_io|NUEVO_DESIGN_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_generic_ddio:ucmd_pad"
536. Port Connectivity Checks: "NUEVO_DESIGN:u0|NUEVO_DESIGN_hps_0:hps_0|NUEVO_DESIGN_hps_0_hps_io:hps_io|NUEVO_DESIGN_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_generic_ddio:ubank_pad"
537. Port Connectivity Checks: "NUEVO_DESIGN:u0|NUEVO_DESIGN_hps_0:hps_0|NUEVO_DESIGN_hps_0_hps_io:hps_io|NUEVO_DESIGN_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_generic_ddio:uaddress_pad"
538. Port Connectivity Checks: "NUEVO_DESIGN:u0|NUEVO_DESIGN_hps_0:hps_0|NUEVO_DESIGN_hps_0_hps_io:hps_io|NUEVO_DESIGN_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[22].acv_ac_ldc"
539. Port Connectivity Checks: "NUEVO_DESIGN:u0|NUEVO_DESIGN_hps_0:hps_0|NUEVO_DESIGN_hps_0_hps_io:hps_io|NUEVO_DESIGN_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[21].acv_ac_ldc"
540. Port Connectivity Checks: "NUEVO_DESIGN:u0|NUEVO_DESIGN_hps_0:hps_0|NUEVO_DESIGN_hps_0_hps_io:hps_io|NUEVO_DESIGN_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[20].acv_ac_ldc"
541. Port Connectivity Checks: "NUEVO_DESIGN:u0|NUEVO_DESIGN_hps_0:hps_0|NUEVO_DESIGN_hps_0_hps_io:hps_io|NUEVO_DESIGN_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[19].acv_ac_ldc"
542. Port Connectivity Checks: "NUEVO_DESIGN:u0|NUEVO_DESIGN_hps_0:hps_0|NUEVO_DESIGN_hps_0_hps_io:hps_io|NUEVO_DESIGN_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[18].acv_ac_ldc"
543. Port Connectivity Checks: "NUEVO_DESIGN:u0|NUEVO_DESIGN_hps_0:hps_0|NUEVO_DESIGN_hps_0_hps_io:hps_io|NUEVO_DESIGN_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[17].acv_ac_ldc"
544. Port Connectivity Checks: "NUEVO_DESIGN:u0|NUEVO_DESIGN_hps_0:hps_0|NUEVO_DESIGN_hps_0_hps_io:hps_io|NUEVO_DESIGN_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[16].acv_ac_ldc"
545. Port Connectivity Checks: "NUEVO_DESIGN:u0|NUEVO_DESIGN_hps_0:hps_0|NUEVO_DESIGN_hps_0_hps_io:hps_io|NUEVO_DESIGN_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[15].acv_ac_ldc"
546. Port Connectivity Checks: "NUEVO_DESIGN:u0|NUEVO_DESIGN_hps_0:hps_0|NUEVO_DESIGN_hps_0_hps_io:hps_io|NUEVO_DESIGN_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[14].acv_ac_ldc"
547. Port Connectivity Checks: "NUEVO_DESIGN:u0|NUEVO_DESIGN_hps_0:hps_0|NUEVO_DESIGN_hps_0_hps_io:hps_io|NUEVO_DESIGN_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[13].acv_ac_ldc"
548. Port Connectivity Checks: "NUEVO_DESIGN:u0|NUEVO_DESIGN_hps_0:hps_0|NUEVO_DESIGN_hps_0_hps_io:hps_io|NUEVO_DESIGN_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[12].acv_ac_ldc"
549. Port Connectivity Checks: "NUEVO_DESIGN:u0|NUEVO_DESIGN_hps_0:hps_0|NUEVO_DESIGN_hps_0_hps_io:hps_io|NUEVO_DESIGN_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[11].acv_ac_ldc"
550. Port Connectivity Checks: "NUEVO_DESIGN:u0|NUEVO_DESIGN_hps_0:hps_0|NUEVO_DESIGN_hps_0_hps_io:hps_io|NUEVO_DESIGN_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[10].acv_ac_ldc"
551. Port Connectivity Checks: "NUEVO_DESIGN:u0|NUEVO_DESIGN_hps_0:hps_0|NUEVO_DESIGN_hps_0_hps_io:hps_io|NUEVO_DESIGN_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[9].acv_ac_ldc"
552. Port Connectivity Checks: "NUEVO_DESIGN:u0|NUEVO_DESIGN_hps_0:hps_0|NUEVO_DESIGN_hps_0_hps_io:hps_io|NUEVO_DESIGN_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[8].acv_ac_ldc"
553. Port Connectivity Checks: "NUEVO_DESIGN:u0|NUEVO_DESIGN_hps_0:hps_0|NUEVO_DESIGN_hps_0_hps_io:hps_io|NUEVO_DESIGN_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[7].acv_ac_ldc"
554. Port Connectivity Checks: "NUEVO_DESIGN:u0|NUEVO_DESIGN_hps_0:hps_0|NUEVO_DESIGN_hps_0_hps_io:hps_io|NUEVO_DESIGN_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[6].acv_ac_ldc"
555. Port Connectivity Checks: "NUEVO_DESIGN:u0|NUEVO_DESIGN_hps_0:hps_0|NUEVO_DESIGN_hps_0_hps_io:hps_io|NUEVO_DESIGN_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[5].acv_ac_ldc"
556. Port Connectivity Checks: "NUEVO_DESIGN:u0|NUEVO_DESIGN_hps_0:hps_0|NUEVO_DESIGN_hps_0_hps_io:hps_io|NUEVO_DESIGN_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[4].acv_ac_ldc"
557. Port Connectivity Checks: "NUEVO_DESIGN:u0|NUEVO_DESIGN_hps_0:hps_0|NUEVO_DESIGN_hps_0_hps_io:hps_io|NUEVO_DESIGN_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[3].acv_ac_ldc"
558. Port Connectivity Checks: "NUEVO_DESIGN:u0|NUEVO_DESIGN_hps_0:hps_0|NUEVO_DESIGN_hps_0_hps_io:hps_io|NUEVO_DESIGN_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[2].acv_ac_ldc"
559. Port Connectivity Checks: "NUEVO_DESIGN:u0|NUEVO_DESIGN_hps_0:hps_0|NUEVO_DESIGN_hps_0_hps_io:hps_io|NUEVO_DESIGN_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[1].acv_ac_ldc"
560. Port Connectivity Checks: "NUEVO_DESIGN:u0|NUEVO_DESIGN_hps_0:hps_0|NUEVO_DESIGN_hps_0_hps_io:hps_io|NUEVO_DESIGN_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[0].acv_ac_ldc"
561. Port Connectivity Checks: "NUEVO_DESIGN:u0|NUEVO_DESIGN_hps_0:hps_0|NUEVO_DESIGN_hps_0_hps_io:hps_io|NUEVO_DESIGN_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads"
562. Port Connectivity Checks: "NUEVO_DESIGN:u0|NUEVO_DESIGN_hps_0:hps_0|NUEVO_DESIGN_hps_0_hps_io:hps_io|NUEVO_DESIGN_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads"
563. Port Connectivity Checks: "NUEVO_DESIGN:u0|NUEVO_DESIGN_hps_0:hps_0|NUEVO_DESIGN_hps_0_hps_io:hps_io|NUEVO_DESIGN_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc"
564. Port Connectivity Checks: "NUEVO_DESIGN:u0|NUEVO_DESIGN_hps_0:hps_0|NUEVO_DESIGN_hps_0_hps_io:hps_io|NUEVO_DESIGN_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0"
565. Port Connectivity Checks: "NUEVO_DESIGN:u0|NUEVO_DESIGN_hps_0:hps_0|NUEVO_DESIGN_hps_0_hps_io:hps_io|NUEVO_DESIGN_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst"
566. Port Connectivity Checks: "NUEVO_DESIGN:u0|NUEVO_DESIGN_SDRAM:sdram|NUEVO_DESIGN_SDRAM_input_efifo_module:the_NUEVO_DESIGN_SDRAM_input_efifo_module"
567. Port Connectivity Checks: "NUEVO_DESIGN:u0|NUEVO_DESIGN_ROM:rom"
568. Port Connectivity Checks: "NUEVO_DESIGN:u0|NUEVO_DESIGN_RAM:ram"
569. Post-Synthesis Netlist Statistics for Top Partition
570. Post-Synthesis Netlist Statistics for Partition NUEVO_DESIGN_hps_0_hps_io_border:border
571. Post-Synthesis Netlist Statistics for Partition pzdyqx:nabboc
572. Elapsed Time Per Partition
573. Analysis & Synthesis Messages
574. Analysis & Synthesis Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2018  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details.



+-------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                  ;
+---------------------------------+---------------------------------------------+
; Analysis & Synthesis Status     ; Successful - Tue Oct 03 06:33:51 2023       ;
; Quartus Prime Version           ; 18.1.0 Build 625 09/12/2018 SJ Lite Edition ;
; Revision Name                   ; HPS_FPGA                                    ;
; Top-level Entity Name           ; HPS_FPGA                                    ;
; Family                          ; Cyclone V                                   ;
; Logic utilization (in ALMs)     ; N/A                                         ;
; Total registers                 ; 3909                                        ;
; Total pins                      ; 143                                         ;
; Total virtual pins              ; 0                                           ;
; Total block memory bits         ; 2,597,888                                   ;
; Total DSP Blocks                ; 2                                           ;
; Total HSSI RX PCSs              ; 0                                           ;
; Total HSSI PMA RX Deserializers ; 0                                           ;
; Total HSSI TX PCSs              ; 0                                           ;
; Total HSSI PMA TX Serializers   ; 0                                           ;
; Total PLLs                      ; 0                                           ;
; Total DLLs                      ; 1                                           ;
+---------------------------------+---------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                             ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                          ; Setting            ; Default Value      ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                          ; 5CSEMA5F31C6       ;                    ;
; Top-level entity name                                                           ; HPS_FPGA           ; HPS_FPGA           ;
; Family name                                                                     ; Cyclone V          ; Cyclone V          ;
; Maximum processors allowed for parallel compilation                             ; All                ;                    ;
; Use smart compilation                                                           ; Off                ; Off                ;
; Enable parallel Assembler and Timing Analyzer during compilation                ; On                 ; On                 ;
; Enable compact report table                                                     ; Off                ; Off                ;
; Restructure Multiplexers                                                        ; Auto               ; Auto               ;
; MLAB Add Timing Constraints For Mixed-Port Feed-Through Mode Setting Don't Care ; Off                ; Off                ;
; Create Debugging Nodes for IP Cores                                             ; Off                ; Off                ;
; Preserve fewer node names                                                       ; On                 ; On                 ;
; Intel FPGA IP Evaluation Mode                                                   ; Enable             ; Enable             ;
; Verilog Version                                                                 ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                                    ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                        ; Auto               ; Auto               ;
; Safe State Machine                                                              ; Off                ; Off                ;
; Extract Verilog State Machines                                                  ; On                 ; On                 ;
; Extract VHDL State Machines                                                     ; On                 ; On                 ;
; Ignore Verilog initial constructs                                               ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                      ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                                  ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                         ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                       ; On                 ; On                 ;
; Parallel Synthesis                                                              ; On                 ; On                 ;
; DSP Block Balancing                                                             ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                              ; On                 ; On                 ;
; Power-Up Don't Care                                                             ; On                 ; On                 ;
; Remove Redundant Logic Cells                                                    ; Off                ; Off                ;
; Remove Duplicate Registers                                                      ; On                 ; On                 ;
; Ignore CARRY Buffers                                                            ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                          ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                           ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                       ; Off                ; Off                ;
; Ignore LCELL Buffers                                                            ; Off                ; Off                ;
; Ignore SOFT Buffers                                                             ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                                  ; Off                ; Off                ;
; Optimization Technique                                                          ; Balanced           ; Balanced           ;
; Carry Chain Length                                                              ; 70                 ; 70                 ;
; Auto Carry Chains                                                               ; On                 ; On                 ;
; Auto Open-Drain Pins                                                            ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                           ; Off                ; Off                ;
; Auto ROM Replacement                                                            ; On                 ; On                 ;
; Auto RAM Replacement                                                            ; On                 ; On                 ;
; Auto DSP Block Replacement                                                      ; On                 ; On                 ;
; Auto Shift Register Replacement                                                 ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                                 ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                                   ; On                 ; On                 ;
; Strict RAM Replacement                                                          ; Off                ; Off                ;
; Allow Synchronous Control Signals                                               ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                           ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                                   ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                             ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                               ; Off                ; Off                ;
; Timing-Driven Synthesis                                                         ; On                 ; On                 ;
; Report Parameter Settings                                                       ; On                 ; On                 ;
; Report Source Assignments                                                       ; On                 ; On                 ;
; Report Connectivity Checks                                                      ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                              ; Off                ; Off                ;
; Synchronization Register Chain Length                                           ; 3                  ; 3                  ;
; Power Optimization During Synthesis                                             ; Normal compilation ; Normal compilation ;
; HDL message level                                                               ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                                 ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                        ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                              ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                       ; 100                ; 100                ;
; Clock MUX Protection                                                            ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                     ; Off                ; Off                ;
; Block Design Naming                                                             ; Auto               ; Auto               ;
; SDC constraint protection                                                       ; Off                ; Off                ;
; Synthesis Effort                                                                ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal                    ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                            ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                              ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                     ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                          ; On                 ; On                 ;
; Automatic Parallel Synthesis                                                    ; On                 ; On                 ;
; Partial Reconfiguration Bitstream ID                                            ; Off                ; Off                ;
+---------------------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 20          ;
; Maximum allowed            ; 14          ;
;                            ;             ;
; Average used               ; 1.66        ;
; Maximum used               ; 14          ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   5.5%      ;
;     Processor 3            ;   5.2%      ;
;     Processor 4            ;   5.0%      ;
;     Processor 5            ;   5.0%      ;
;     Processor 6            ;   5.0%      ;
;     Processor 7            ;   5.0%      ;
;     Processor 8            ;   5.0%      ;
;     Processor 9            ;   5.0%      ;
;     Processor 10           ;   5.0%      ;
;     Processor 11           ;   5.0%      ;
;     Processor 12           ;   5.0%      ;
;     Processor 13           ;   5.0%      ;
;     Processor 14           ;   5.0%      ;
+----------------------------+-------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                                                                                                                                                                                          ;
+----------------------------------------------------------------------------------------------------------------------------------------+-----------------+----------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------+--------------+
; File Name with User-Entered Path                                                                                                       ; Used in Netlist ; File Type                                    ; File Name with Absolute Path                                                                                                           ; Library      ;
+----------------------------------------------------------------------------------------------------------------------------------------+-----------------+----------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------+--------------+
; HPS_FPGA.sv                                                                                                                            ; yes             ; User SystemVerilog HDL File                  ; C:/Users/Zaet/Desktop/JAJA/NUEVO/HPS_FPGA.sv                                                                                           ;              ;
; c:/users/zaet/desktop/jaja/nuevo/db/ip/nuevo_design/nuevo_design.v                                                                     ; yes             ; Auto-Found Verilog HDL File                  ; c:/users/zaet/desktop/jaja/nuevo/db/ip/nuevo_design/nuevo_design.v                                                                     ; NUEVO_DESIGN ;
; c:/users/zaet/desktop/jaja/nuevo/db/ip/nuevo_design/submodules/nuevo_design_keys.v                                                     ; yes             ; Auto-Found Verilog HDL File                  ; c:/users/zaet/desktop/jaja/nuevo/db/ip/nuevo_design/submodules/nuevo_design_keys.v                                                     ; NUEVO_DESIGN ;
; c:/users/zaet/desktop/jaja/nuevo/db/ip/nuevo_design/submodules/nuevo_design_leds.v                                                     ; yes             ; Auto-Found Verilog HDL File                  ; c:/users/zaet/desktop/jaja/nuevo/db/ip/nuevo_design/submodules/nuevo_design_leds.v                                                     ; NUEVO_DESIGN ;
; c:/users/zaet/desktop/jaja/nuevo/db/ip/nuevo_design/submodules/nuevo_design_ram.v                                                      ; yes             ; Auto-Found Verilog HDL File                  ; c:/users/zaet/desktop/jaja/nuevo/db/ip/nuevo_design/submodules/nuevo_design_ram.v                                                      ; NUEVO_DESIGN ;
; c:/users/zaet/desktop/jaja/nuevo/db/ip/nuevo_design/submodules/nuevo_design_rom.v                                                      ; yes             ; Auto-Found Verilog HDL File                  ; c:/users/zaet/desktop/jaja/nuevo/db/ip/nuevo_design/submodules/nuevo_design_rom.v                                                      ; NUEVO_DESIGN ;
; c:/users/zaet/desktop/jaja/nuevo/db/ip/nuevo_design/submodules/nuevo_design_sdram.v                                                    ; yes             ; Auto-Found Verilog HDL File                  ; c:/users/zaet/desktop/jaja/nuevo/db/ip/nuevo_design/submodules/nuevo_design_sdram.v                                                    ; NUEVO_DESIGN ;
; c:/users/zaet/desktop/jaja/nuevo/db/ip/nuevo_design/submodules/nuevo_design_seg1.v                                                     ; yes             ; Auto-Found Verilog HDL File                  ; c:/users/zaet/desktop/jaja/nuevo/db/ip/nuevo_design/submodules/nuevo_design_seg1.v                                                     ; NUEVO_DESIGN ;
; c:/users/zaet/desktop/jaja/nuevo/db/ip/nuevo_design/submodules/nuevo_design_sw.v                                                       ; yes             ; Auto-Found Verilog HDL File                  ; c:/users/zaet/desktop/jaja/nuevo/db/ip/nuevo_design/submodules/nuevo_design_sw.v                                                       ; NUEVO_DESIGN ;
; c:/users/zaet/desktop/jaja/nuevo/db/ip/nuevo_design/submodules/nuevo_design_timer.v                                                    ; yes             ; Auto-Found Verilog HDL File                  ; c:/users/zaet/desktop/jaja/nuevo/db/ip/nuevo_design/submodules/nuevo_design_timer.v                                                    ; NUEVO_DESIGN ;
; c:/users/zaet/desktop/jaja/nuevo/db/ip/nuevo_design/submodules/nuevo_design_hps_0.v                                                    ; yes             ; Auto-Found Verilog HDL File                  ; c:/users/zaet/desktop/jaja/nuevo/db/ip/nuevo_design/submodules/nuevo_design_hps_0.v                                                    ; NUEVO_DESIGN ;
; c:/users/zaet/desktop/jaja/nuevo/db/ip/nuevo_design/submodules/nuevo_design_hps_0_fpga_interfaces.sv                                   ; yes             ; Auto-Found SystemVerilog HDL File            ; c:/users/zaet/desktop/jaja/nuevo/db/ip/nuevo_design/submodules/nuevo_design_hps_0_fpga_interfaces.sv                                   ; NUEVO_DESIGN ;
; c:/users/zaet/desktop/jaja/nuevo/db/ip/nuevo_design/submodules/nuevo_design_hps_0_hps_io.v                                             ; yes             ; Auto-Found Verilog HDL File                  ; c:/users/zaet/desktop/jaja/nuevo/db/ip/nuevo_design/submodules/nuevo_design_hps_0_hps_io.v                                             ; NUEVO_DESIGN ;
; c:/users/zaet/desktop/jaja/nuevo/db/ip/nuevo_design/submodules/nuevo_design_hps_0_hps_io_border.sv                                     ; yes             ; Auto-Found SystemVerilog HDL File            ; c:/users/zaet/desktop/jaja/nuevo/db/ip/nuevo_design/submodules/nuevo_design_hps_0_hps_io_border.sv                                     ; NUEVO_DESIGN ;
; c:/users/zaet/desktop/jaja/nuevo/db/ip/nuevo_design/submodules/nuevo_design_irq_mapper.sv                                              ; yes             ; Auto-Found SystemVerilog HDL File            ; c:/users/zaet/desktop/jaja/nuevo/db/ip/nuevo_design/submodules/nuevo_design_irq_mapper.sv                                              ; NUEVO_DESIGN ;
; c:/users/zaet/desktop/jaja/nuevo/db/ip/nuevo_design/submodules/nuevo_design_mm_interconnect_0.v                                        ; yes             ; Auto-Found Verilog HDL File                  ; c:/users/zaet/desktop/jaja/nuevo/db/ip/nuevo_design/submodules/nuevo_design_mm_interconnect_0.v                                        ; NUEVO_DESIGN ;
; c:/users/zaet/desktop/jaja/nuevo/db/ip/nuevo_design/submodules/nuevo_design_mm_interconnect_0_avalon_st_adapter.v                      ; yes             ; Auto-Found Verilog HDL File                  ; c:/users/zaet/desktop/jaja/nuevo/db/ip/nuevo_design/submodules/nuevo_design_mm_interconnect_0_avalon_st_adapter.v                      ; NUEVO_DESIGN ;
; c:/users/zaet/desktop/jaja/nuevo/db/ip/nuevo_design/submodules/nuevo_design_mm_interconnect_0_avalon_st_adapter_002.v                  ; yes             ; Auto-Found Verilog HDL File                  ; c:/users/zaet/desktop/jaja/nuevo/db/ip/nuevo_design/submodules/nuevo_design_mm_interconnect_0_avalon_st_adapter_002.v                  ; NUEVO_DESIGN ;
; c:/users/zaet/desktop/jaja/nuevo/db/ip/nuevo_design/submodules/nuevo_design_mm_interconnect_0_avalon_st_adapter_002_error_adapter_0.sv ; yes             ; Auto-Found SystemVerilog HDL File            ; c:/users/zaet/desktop/jaja/nuevo/db/ip/nuevo_design/submodules/nuevo_design_mm_interconnect_0_avalon_st_adapter_002_error_adapter_0.sv ; NUEVO_DESIGN ;
; c:/users/zaet/desktop/jaja/nuevo/db/ip/nuevo_design/submodules/nuevo_design_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv     ; yes             ; Auto-Found SystemVerilog HDL File            ; c:/users/zaet/desktop/jaja/nuevo/db/ip/nuevo_design/submodules/nuevo_design_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv     ; NUEVO_DESIGN ;
; c:/users/zaet/desktop/jaja/nuevo/db/ip/nuevo_design/submodules/nuevo_design_mm_interconnect_0_cmd_demux.sv                             ; yes             ; Auto-Found SystemVerilog HDL File            ; c:/users/zaet/desktop/jaja/nuevo/db/ip/nuevo_design/submodules/nuevo_design_mm_interconnect_0_cmd_demux.sv                             ; NUEVO_DESIGN ;
; c:/users/zaet/desktop/jaja/nuevo/db/ip/nuevo_design/submodules/nuevo_design_mm_interconnect_0_cmd_demux_001.sv                         ; yes             ; Auto-Found SystemVerilog HDL File            ; c:/users/zaet/desktop/jaja/nuevo/db/ip/nuevo_design/submodules/nuevo_design_mm_interconnect_0_cmd_demux_001.sv                         ; NUEVO_DESIGN ;
; c:/users/zaet/desktop/jaja/nuevo/db/ip/nuevo_design/submodules/nuevo_design_mm_interconnect_0_cmd_demux_003.sv                         ; yes             ; Auto-Found SystemVerilog HDL File            ; c:/users/zaet/desktop/jaja/nuevo/db/ip/nuevo_design/submodules/nuevo_design_mm_interconnect_0_cmd_demux_003.sv                         ; NUEVO_DESIGN ;
; c:/users/zaet/desktop/jaja/nuevo/db/ip/nuevo_design/submodules/nuevo_design_mm_interconnect_0_cmd_mux.sv                               ; yes             ; Auto-Found SystemVerilog HDL File            ; c:/users/zaet/desktop/jaja/nuevo/db/ip/nuevo_design/submodules/nuevo_design_mm_interconnect_0_cmd_mux.sv                               ; NUEVO_DESIGN ;
; c:/users/zaet/desktop/jaja/nuevo/db/ip/nuevo_design/submodules/nuevo_design_mm_interconnect_0_cmd_mux_002.sv                           ; yes             ; Auto-Found SystemVerilog HDL File            ; c:/users/zaet/desktop/jaja/nuevo/db/ip/nuevo_design/submodules/nuevo_design_mm_interconnect_0_cmd_mux_002.sv                           ; NUEVO_DESIGN ;
; c:/users/zaet/desktop/jaja/nuevo/db/ip/nuevo_design/submodules/nuevo_design_mm_interconnect_0_cmd_mux_003.sv                           ; yes             ; Auto-Found SystemVerilog HDL File            ; c:/users/zaet/desktop/jaja/nuevo/db/ip/nuevo_design/submodules/nuevo_design_mm_interconnect_0_cmd_mux_003.sv                           ; NUEVO_DESIGN ;
; c:/users/zaet/desktop/jaja/nuevo/db/ip/nuevo_design/submodules/nuevo_design_mm_interconnect_0_router.sv                                ; yes             ; Auto-Found SystemVerilog HDL File            ; c:/users/zaet/desktop/jaja/nuevo/db/ip/nuevo_design/submodules/nuevo_design_mm_interconnect_0_router.sv                                ; NUEVO_DESIGN ;
; c:/users/zaet/desktop/jaja/nuevo/db/ip/nuevo_design/submodules/nuevo_design_mm_interconnect_0_router_001.sv                            ; yes             ; Auto-Found SystemVerilog HDL File            ; c:/users/zaet/desktop/jaja/nuevo/db/ip/nuevo_design/submodules/nuevo_design_mm_interconnect_0_router_001.sv                            ; NUEVO_DESIGN ;
; c:/users/zaet/desktop/jaja/nuevo/db/ip/nuevo_design/submodules/nuevo_design_mm_interconnect_0_router_003.sv                            ; yes             ; Auto-Found SystemVerilog HDL File            ; c:/users/zaet/desktop/jaja/nuevo/db/ip/nuevo_design/submodules/nuevo_design_mm_interconnect_0_router_003.sv                            ; NUEVO_DESIGN ;
; c:/users/zaet/desktop/jaja/nuevo/db/ip/nuevo_design/submodules/nuevo_design_mm_interconnect_0_router_005.sv                            ; yes             ; Auto-Found SystemVerilog HDL File            ; c:/users/zaet/desktop/jaja/nuevo/db/ip/nuevo_design/submodules/nuevo_design_mm_interconnect_0_router_005.sv                            ; NUEVO_DESIGN ;
; c:/users/zaet/desktop/jaja/nuevo/db/ip/nuevo_design/submodules/nuevo_design_mm_interconnect_0_router_007.sv                            ; yes             ; Auto-Found SystemVerilog HDL File            ; c:/users/zaet/desktop/jaja/nuevo/db/ip/nuevo_design/submodules/nuevo_design_mm_interconnect_0_router_007.sv                            ; NUEVO_DESIGN ;
; c:/users/zaet/desktop/jaja/nuevo/db/ip/nuevo_design/submodules/nuevo_design_mm_interconnect_0_router_008.sv                            ; yes             ; Auto-Found SystemVerilog HDL File            ; c:/users/zaet/desktop/jaja/nuevo/db/ip/nuevo_design/submodules/nuevo_design_mm_interconnect_0_router_008.sv                            ; NUEVO_DESIGN ;
; c:/users/zaet/desktop/jaja/nuevo/db/ip/nuevo_design/submodules/nuevo_design_mm_interconnect_0_rsp_demux.sv                             ; yes             ; Auto-Found SystemVerilog HDL File            ; c:/users/zaet/desktop/jaja/nuevo/db/ip/nuevo_design/submodules/nuevo_design_mm_interconnect_0_rsp_demux.sv                             ; NUEVO_DESIGN ;
; c:/users/zaet/desktop/jaja/nuevo/db/ip/nuevo_design/submodules/nuevo_design_mm_interconnect_0_rsp_demux_002.sv                         ; yes             ; Auto-Found SystemVerilog HDL File            ; c:/users/zaet/desktop/jaja/nuevo/db/ip/nuevo_design/submodules/nuevo_design_mm_interconnect_0_rsp_demux_002.sv                         ; NUEVO_DESIGN ;
; c:/users/zaet/desktop/jaja/nuevo/db/ip/nuevo_design/submodules/nuevo_design_mm_interconnect_0_rsp_demux_003.sv                         ; yes             ; Auto-Found SystemVerilog HDL File            ; c:/users/zaet/desktop/jaja/nuevo/db/ip/nuevo_design/submodules/nuevo_design_mm_interconnect_0_rsp_demux_003.sv                         ; NUEVO_DESIGN ;
; c:/users/zaet/desktop/jaja/nuevo/db/ip/nuevo_design/submodules/nuevo_design_mm_interconnect_0_rsp_mux.sv                               ; yes             ; Auto-Found SystemVerilog HDL File            ; c:/users/zaet/desktop/jaja/nuevo/db/ip/nuevo_design/submodules/nuevo_design_mm_interconnect_0_rsp_mux.sv                               ; NUEVO_DESIGN ;
; c:/users/zaet/desktop/jaja/nuevo/db/ip/nuevo_design/submodules/nuevo_design_mm_interconnect_0_rsp_mux_001.sv                           ; yes             ; Auto-Found SystemVerilog HDL File            ; c:/users/zaet/desktop/jaja/nuevo/db/ip/nuevo_design/submodules/nuevo_design_mm_interconnect_0_rsp_mux_001.sv                           ; NUEVO_DESIGN ;
; c:/users/zaet/desktop/jaja/nuevo/db/ip/nuevo_design/submodules/nuevo_design_mm_interconnect_0_rsp_mux_003.sv                           ; yes             ; Auto-Found SystemVerilog HDL File            ; c:/users/zaet/desktop/jaja/nuevo/db/ip/nuevo_design/submodules/nuevo_design_mm_interconnect_0_rsp_mux_003.sv                           ; NUEVO_DESIGN ;
; c:/users/zaet/desktop/jaja/nuevo/db/ip/nuevo_design/submodules/nuevo_design_mm_interconnect_1.v                                        ; yes             ; Auto-Found Verilog HDL File                  ; c:/users/zaet/desktop/jaja/nuevo/db/ip/nuevo_design/submodules/nuevo_design_mm_interconnect_1.v                                        ; NUEVO_DESIGN ;
; c:/users/zaet/desktop/jaja/nuevo/db/ip/nuevo_design/submodules/nuevo_design_mm_interconnect_1_cmd_demux.sv                             ; yes             ; Auto-Found SystemVerilog HDL File            ; c:/users/zaet/desktop/jaja/nuevo/db/ip/nuevo_design/submodules/nuevo_design_mm_interconnect_1_cmd_demux.sv                             ; NUEVO_DESIGN ;
; c:/users/zaet/desktop/jaja/nuevo/db/ip/nuevo_design/submodules/nuevo_design_mm_interconnect_1_cmd_mux.sv                               ; yes             ; Auto-Found SystemVerilog HDL File            ; c:/users/zaet/desktop/jaja/nuevo/db/ip/nuevo_design/submodules/nuevo_design_mm_interconnect_1_cmd_mux.sv                               ; NUEVO_DESIGN ;
; c:/users/zaet/desktop/jaja/nuevo/db/ip/nuevo_design/submodules/nuevo_design_mm_interconnect_1_router.sv                                ; yes             ; Auto-Found SystemVerilog HDL File            ; c:/users/zaet/desktop/jaja/nuevo/db/ip/nuevo_design/submodules/nuevo_design_mm_interconnect_1_router.sv                                ; NUEVO_DESIGN ;
; c:/users/zaet/desktop/jaja/nuevo/db/ip/nuevo_design/submodules/nuevo_design_mm_interconnect_1_router_001.sv                            ; yes             ; Auto-Found SystemVerilog HDL File            ; c:/users/zaet/desktop/jaja/nuevo/db/ip/nuevo_design/submodules/nuevo_design_mm_interconnect_1_router_001.sv                            ; NUEVO_DESIGN ;
; c:/users/zaet/desktop/jaja/nuevo/db/ip/nuevo_design/submodules/nuevo_design_mm_interconnect_1_rsp_mux.sv                               ; yes             ; Auto-Found SystemVerilog HDL File            ; c:/users/zaet/desktop/jaja/nuevo/db/ip/nuevo_design/submodules/nuevo_design_mm_interconnect_1_rsp_mux.sv                               ; NUEVO_DESIGN ;
; c:/users/zaet/desktop/jaja/nuevo/db/ip/nuevo_design/submodules/nuevo_design_nios2_qsys_0.v                                             ; yes             ; Encrypted Auto-Found Verilog HDL File        ; c:/users/zaet/desktop/jaja/nuevo/db/ip/nuevo_design/submodules/nuevo_design_nios2_qsys_0.v                                             ; NUEVO_DESIGN ;
; c:/users/zaet/desktop/jaja/nuevo/db/ip/nuevo_design/submodules/nuevo_design_nios2_qsys_0_ic_tag_ram.mif                                ; yes             ; Auto-Found Memory Initialization File        ; c:/users/zaet/desktop/jaja/nuevo/db/ip/nuevo_design/submodules/nuevo_design_nios2_qsys_0_ic_tag_ram.mif                                ; NUEVO_DESIGN ;
; c:/users/zaet/desktop/jaja/nuevo/db/ip/nuevo_design/submodules/nuevo_design_nios2_qsys_0_mult_cell.v                                   ; yes             ; Auto-Found Verilog HDL File                  ; c:/users/zaet/desktop/jaja/nuevo/db/ip/nuevo_design/submodules/nuevo_design_nios2_qsys_0_mult_cell.v                                   ; NUEVO_DESIGN ;
; c:/users/zaet/desktop/jaja/nuevo/db/ip/nuevo_design/submodules/nuevo_design_nios2_qsys_0_rf_ram_a.mif                                  ; yes             ; Auto-Found Memory Initialization File        ; c:/users/zaet/desktop/jaja/nuevo/db/ip/nuevo_design/submodules/nuevo_design_nios2_qsys_0_rf_ram_a.mif                                  ; NUEVO_DESIGN ;
; c:/users/zaet/desktop/jaja/nuevo/db/ip/nuevo_design/submodules/nuevo_design_nios2_qsys_0_rf_ram_b.mif                                  ; yes             ; Auto-Found Memory Initialization File        ; c:/users/zaet/desktop/jaja/nuevo/db/ip/nuevo_design/submodules/nuevo_design_nios2_qsys_0_rf_ram_b.mif                                  ; NUEVO_DESIGN ;
; c:/users/zaet/desktop/jaja/nuevo/db/ip/nuevo_design/submodules/nuevo_design_nios2_qsys_0_test_bench.v                                  ; yes             ; Auto-Found Verilog HDL File                  ; c:/users/zaet/desktop/jaja/nuevo/db/ip/nuevo_design/submodules/nuevo_design_nios2_qsys_0_test_bench.v                                  ; NUEVO_DESIGN ;
; c:/users/zaet/desktop/jaja/nuevo/db/ip/nuevo_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv                          ; yes             ; Auto-Found SystemVerilog HDL File            ; c:/users/zaet/desktop/jaja/nuevo/db/ip/nuevo_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv                          ; NUEVO_DESIGN ;
; c:/users/zaet/desktop/jaja/nuevo/db/ip/nuevo_design/submodules/altera_avalon_sc_fifo.v                                                 ; yes             ; Auto-Found Verilog HDL File                  ; c:/users/zaet/desktop/jaja/nuevo/db/ip/nuevo_design/submodules/altera_avalon_sc_fifo.v                                                 ; NUEVO_DESIGN ;
; c:/users/zaet/desktop/jaja/nuevo/db/ip/nuevo_design/submodules/altera_mem_if_dll_cyclonev.sv                                           ; yes             ; Auto-Found SystemVerilog HDL File            ; c:/users/zaet/desktop/jaja/nuevo/db/ip/nuevo_design/submodules/altera_mem_if_dll_cyclonev.sv                                           ; NUEVO_DESIGN ;
; c:/users/zaet/desktop/jaja/nuevo/db/ip/nuevo_design/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv                    ; yes             ; Auto-Found SystemVerilog HDL File            ; c:/users/zaet/desktop/jaja/nuevo/db/ip/nuevo_design/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv                    ; NUEVO_DESIGN ;
; c:/users/zaet/desktop/jaja/nuevo/db/ip/nuevo_design/submodules/altera_mem_if_hhp_qseq_synth_top.v                                      ; yes             ; Auto-Found Verilog HDL File                  ; c:/users/zaet/desktop/jaja/nuevo/db/ip/nuevo_design/submodules/altera_mem_if_hhp_qseq_synth_top.v                                      ; NUEVO_DESIGN ;
; c:/users/zaet/desktop/jaja/nuevo/db/ip/nuevo_design/submodules/altera_mem_if_oct_cyclonev.sv                                           ; yes             ; Auto-Found SystemVerilog HDL File            ; c:/users/zaet/desktop/jaja/nuevo/db/ip/nuevo_design/submodules/altera_mem_if_oct_cyclonev.sv                                           ; NUEVO_DESIGN ;
; c:/users/zaet/desktop/jaja/nuevo/db/ip/nuevo_design/submodules/altera_merlin_address_alignment.sv                                      ; yes             ; Auto-Found SystemVerilog HDL File            ; c:/users/zaet/desktop/jaja/nuevo/db/ip/nuevo_design/submodules/altera_merlin_address_alignment.sv                                      ; NUEVO_DESIGN ;
; c:/users/zaet/desktop/jaja/nuevo/db/ip/nuevo_design/submodules/altera_merlin_arbitrator.sv                                             ; yes             ; Auto-Found SystemVerilog HDL File            ; c:/users/zaet/desktop/jaja/nuevo/db/ip/nuevo_design/submodules/altera_merlin_arbitrator.sv                                             ; NUEVO_DESIGN ;
; c:/users/zaet/desktop/jaja/nuevo/db/ip/nuevo_design/submodules/altera_merlin_axi_master_ni.sv                                          ; yes             ; Auto-Found SystemVerilog HDL File            ; c:/users/zaet/desktop/jaja/nuevo/db/ip/nuevo_design/submodules/altera_merlin_axi_master_ni.sv                                          ; NUEVO_DESIGN ;
; c:/users/zaet/desktop/jaja/nuevo/db/ip/nuevo_design/submodules/altera_merlin_burst_adapter.sv                                          ; yes             ; Auto-Found SystemVerilog HDL File            ; c:/users/zaet/desktop/jaja/nuevo/db/ip/nuevo_design/submodules/altera_merlin_burst_adapter.sv                                          ; NUEVO_DESIGN ;
; c:/users/zaet/desktop/jaja/nuevo/db/ip/nuevo_design/submodules/altera_merlin_burst_adapter_13_1.sv                                     ; yes             ; Auto-Found SystemVerilog HDL File            ; c:/users/zaet/desktop/jaja/nuevo/db/ip/nuevo_design/submodules/altera_merlin_burst_adapter_13_1.sv                                     ; NUEVO_DESIGN ;
; c:/users/zaet/desktop/jaja/nuevo/db/ip/nuevo_design/submodules/altera_merlin_burst_uncompressor.sv                                     ; yes             ; Auto-Found SystemVerilog HDL File            ; c:/users/zaet/desktop/jaja/nuevo/db/ip/nuevo_design/submodules/altera_merlin_burst_uncompressor.sv                                     ; NUEVO_DESIGN ;
; c:/users/zaet/desktop/jaja/nuevo/db/ip/nuevo_design/submodules/altera_merlin_master_agent.sv                                           ; yes             ; Auto-Found SystemVerilog HDL File            ; c:/users/zaet/desktop/jaja/nuevo/db/ip/nuevo_design/submodules/altera_merlin_master_agent.sv                                           ; NUEVO_DESIGN ;
; c:/users/zaet/desktop/jaja/nuevo/db/ip/nuevo_design/submodules/altera_merlin_master_translator.sv                                      ; yes             ; Auto-Found SystemVerilog HDL File            ; c:/users/zaet/desktop/jaja/nuevo/db/ip/nuevo_design/submodules/altera_merlin_master_translator.sv                                      ; NUEVO_DESIGN ;
; c:/users/zaet/desktop/jaja/nuevo/db/ip/nuevo_design/submodules/altera_merlin_slave_agent.sv                                            ; yes             ; Auto-Found SystemVerilog HDL File            ; c:/users/zaet/desktop/jaja/nuevo/db/ip/nuevo_design/submodules/altera_merlin_slave_agent.sv                                            ; NUEVO_DESIGN ;
; c:/users/zaet/desktop/jaja/nuevo/db/ip/nuevo_design/submodules/altera_merlin_slave_translator.sv                                       ; yes             ; Auto-Found SystemVerilog HDL File            ; c:/users/zaet/desktop/jaja/nuevo/db/ip/nuevo_design/submodules/altera_merlin_slave_translator.sv                                       ; NUEVO_DESIGN ;
; c:/users/zaet/desktop/jaja/nuevo/db/ip/nuevo_design/submodules/altera_merlin_traffic_limiter.sv                                        ; yes             ; Auto-Found SystemVerilog HDL File            ; c:/users/zaet/desktop/jaja/nuevo/db/ip/nuevo_design/submodules/altera_merlin_traffic_limiter.sv                                        ; NUEVO_DESIGN ;
; c:/users/zaet/desktop/jaja/nuevo/db/ip/nuevo_design/submodules/altera_merlin_width_adapter.sv                                          ; yes             ; Auto-Found SystemVerilog HDL File            ; c:/users/zaet/desktop/jaja/nuevo/db/ip/nuevo_design/submodules/altera_merlin_width_adapter.sv                                          ; NUEVO_DESIGN ;
; c:/users/zaet/desktop/jaja/nuevo/db/ip/nuevo_design/submodules/altera_reset_controller.v                                               ; yes             ; Auto-Found Verilog HDL File                  ; c:/users/zaet/desktop/jaja/nuevo/db/ip/nuevo_design/submodules/altera_reset_controller.v                                               ; NUEVO_DESIGN ;
; c:/users/zaet/desktop/jaja/nuevo/db/ip/nuevo_design/submodules/altera_reset_synchronizer.v                                             ; yes             ; Auto-Found Verilog HDL File                  ; c:/users/zaet/desktop/jaja/nuevo/db/ip/nuevo_design/submodules/altera_reset_synchronizer.v                                             ; NUEVO_DESIGN ;
; c:/users/zaet/desktop/jaja/nuevo/db/ip/nuevo_design/submodules/hps_sdram.v                                                             ; yes             ; Auto-Found Verilog HDL File                  ; c:/users/zaet/desktop/jaja/nuevo/db/ip/nuevo_design/submodules/hps_sdram.v                                                             ; NUEVO_DESIGN ;
; c:/users/zaet/desktop/jaja/nuevo/db/ip/nuevo_design/submodules/hps_sdram_p0.sv                                                         ; yes             ; Auto-Found SystemVerilog HDL File            ; c:/users/zaet/desktop/jaja/nuevo/db/ip/nuevo_design/submodules/hps_sdram_p0.sv                                                         ; NUEVO_DESIGN ;
; c:/users/zaet/desktop/jaja/nuevo/db/ip/nuevo_design/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v                                   ; yes             ; Auto-Found Verilog HDL File                  ; c:/users/zaet/desktop/jaja/nuevo/db/ip/nuevo_design/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v                                   ; NUEVO_DESIGN ;
; c:/users/zaet/desktop/jaja/nuevo/db/ip/nuevo_design/submodules/hps_sdram_p0_acv_hard_io_pads.v                                         ; yes             ; Auto-Found Verilog HDL File                  ; c:/users/zaet/desktop/jaja/nuevo/db/ip/nuevo_design/submodules/hps_sdram_p0_acv_hard_io_pads.v                                         ; NUEVO_DESIGN ;
; c:/users/zaet/desktop/jaja/nuevo/db/ip/nuevo_design/submodules/hps_sdram_p0_acv_hard_memphy.v                                          ; yes             ; Auto-Found Verilog HDL File                  ; c:/users/zaet/desktop/jaja/nuevo/db/ip/nuevo_design/submodules/hps_sdram_p0_acv_hard_memphy.v                                          ; NUEVO_DESIGN ;
; c:/users/zaet/desktop/jaja/nuevo/db/ip/nuevo_design/submodules/hps_sdram_p0_acv_ldc.v                                                  ; yes             ; Auto-Found Verilog HDL File                  ; c:/users/zaet/desktop/jaja/nuevo/db/ip/nuevo_design/submodules/hps_sdram_p0_acv_ldc.v                                                  ; NUEVO_DESIGN ;
; c:/users/zaet/desktop/jaja/nuevo/db/ip/nuevo_design/submodules/hps_sdram_p0_altdqdqs.v                                                 ; yes             ; Auto-Found Verilog HDL File                  ; c:/users/zaet/desktop/jaja/nuevo/db/ip/nuevo_design/submodules/hps_sdram_p0_altdqdqs.v                                                 ; NUEVO_DESIGN ;
; c:/users/zaet/desktop/jaja/nuevo/db/ip/nuevo_design/submodules/hps_sdram_p0_clock_pair_generator.v                                     ; yes             ; Auto-Found Verilog HDL File                  ; c:/users/zaet/desktop/jaja/nuevo/db/ip/nuevo_design/submodules/hps_sdram_p0_clock_pair_generator.v                                     ; NUEVO_DESIGN ;
; c:/users/zaet/desktop/jaja/nuevo/db/ip/nuevo_design/submodules/hps_sdram_p0_generic_ddio.v                                             ; yes             ; Auto-Found Verilog HDL File                  ; c:/users/zaet/desktop/jaja/nuevo/db/ip/nuevo_design/submodules/hps_sdram_p0_generic_ddio.v                                             ; NUEVO_DESIGN ;
; c:/users/zaet/desktop/jaja/nuevo/db/ip/nuevo_design/submodules/hps_sdram_pll.sv                                                        ; yes             ; Auto-Found SystemVerilog HDL File            ; c:/users/zaet/desktop/jaja/nuevo/db/ip/nuevo_design/submodules/hps_sdram_pll.sv                                                        ; NUEVO_DESIGN ;
; altsyncram.tdf                                                                                                                         ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf                                                                  ;              ;
; stratix_ram_block.inc                                                                                                                  ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/stratix_ram_block.inc                                                           ;              ;
; lpm_mux.inc                                                                                                                            ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_mux.inc                                                                     ;              ;
; lpm_decode.inc                                                                                                                         ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_decode.inc                                                                  ;              ;
; aglobal181.inc                                                                                                                         ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/aglobal181.inc                                                                  ;              ;
; a_rdenreg.inc                                                                                                                          ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/a_rdenreg.inc                                                                   ;              ;
; altrom.inc                                                                                                                             ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altrom.inc                                                                      ;              ;
; altram.inc                                                                                                                             ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altram.inc                                                                      ;              ;
; altdpram.inc                                                                                                                           ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altdpram.inc                                                                    ;              ;
; db/altsyncram_2nm1.tdf                                                                                                                 ; yes             ; Auto-Generated Megafunction                  ; C:/Users/Zaet/Desktop/JAJA/NUEVO/db/altsyncram_2nm1.tdf                                                                                ;              ;
; NUEVO_DESIGN_RAM.hex                                                                                                                   ; yes             ; Auto-Found Memory Initialization File        ; NUEVO_DESIGN_RAM.hex                                                                                                                   ;              ;
; db/decode_ala.tdf                                                                                                                      ; yes             ; Auto-Generated Megafunction                  ; C:/Users/Zaet/Desktop/JAJA/NUEVO/db/decode_ala.tdf                                                                                     ;              ;
; db/mux_7hb.tdf                                                                                                                         ; yes             ; Auto-Generated Megafunction                  ; C:/Users/Zaet/Desktop/JAJA/NUEVO/db/mux_7hb.tdf                                                                                        ;              ;
; db/altsyncram_gnm1.tdf                                                                                                                 ; yes             ; Auto-Generated Megafunction                  ; C:/Users/Zaet/Desktop/JAJA/NUEVO/db/altsyncram_gnm1.tdf                                                                                ;              ;
; NUEVO_DESIGN_ROM.hex                                                                                                                   ; yes             ; Auto-Found Memory Initialization File        ; NUEVO_DESIGN_ROM.hex                                                                                                                   ;              ;
; altddio_out.tdf                                                                                                                        ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altddio_out.tdf                                                                 ;              ;
; stratix_ddio.inc                                                                                                                       ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/stratix_ddio.inc                                                                ;              ;
; cyclone_ddio.inc                                                                                                                       ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/cyclone_ddio.inc                                                                ;              ;
; stratix_lcell.inc                                                                                                                      ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/stratix_lcell.inc                                                               ;              ;
; db/ddio_out_uqe.tdf                                                                                                                    ; yes             ; Auto-Generated Megafunction                  ; C:/Users/Zaet/Desktop/JAJA/NUEVO/db/ddio_out_uqe.tdf                                                                                   ;              ;
; db/altsyncram_spj1.tdf                                                                                                                 ; yes             ; Auto-Generated Megafunction                  ; C:/Users/Zaet/Desktop/JAJA/NUEVO/db/altsyncram_spj1.tdf                                                                                ;              ;
; db/altsyncram_aio1.tdf                                                                                                                 ; yes             ; Auto-Generated Megafunction                  ; C:/Users/Zaet/Desktop/JAJA/NUEVO/db/altsyncram_aio1.tdf                                                                                ;              ;
; db/altsyncram_b8o1.tdf                                                                                                                 ; yes             ; Auto-Generated Megafunction                  ; C:/Users/Zaet/Desktop/JAJA/NUEVO/db/altsyncram_b8o1.tdf                                                                                ;              ;
; db/altsyncram_c8o1.tdf                                                                                                                 ; yes             ; Auto-Generated Megafunction                  ; C:/Users/Zaet/Desktop/JAJA/NUEVO/db/altsyncram_c8o1.tdf                                                                                ;              ;
; altera_mult_add.tdf                                                                                                                    ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add.tdf                                                             ;              ;
; db/altera_mult_add_ujt2.v                                                                                                              ; yes             ; Auto-Generated Megafunction                  ; C:/Users/Zaet/Desktop/JAJA/NUEVO/db/altera_mult_add_ujt2.v                                                                             ;              ;
; altera_mult_add_rtl.v                                                                                                                  ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v                                                           ;              ;
; db/altera_mult_add_0kt2.v                                                                                                              ; yes             ; Auto-Generated Megafunction                  ; C:/Users/Zaet/Desktop/JAJA/NUEVO/db/altera_mult_add_0kt2.v                                                                             ;              ;
; pzdyqx.vhd                                                                                                                             ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/pzdyqx.vhd                                                                      ;              ;
; sld_hub.vhd                                                                                                                            ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_hub.vhd                                                                     ; altera_sld   ;
; db/ip/sldad98b768/alt_sld_fab.v                                                                                                        ; yes             ; Encrypted Auto-Found Verilog HDL File        ; C:/Users/Zaet/Desktop/JAJA/NUEVO/db/ip/sldad98b768/alt_sld_fab.v                                                                       ; alt_sld_fab  ;
; db/ip/sldad98b768/submodules/alt_sld_fab_alt_sld_fab.v                                                                                 ; yes             ; Encrypted Auto-Found Verilog HDL File        ; C:/Users/Zaet/Desktop/JAJA/NUEVO/db/ip/sldad98b768/submodules/alt_sld_fab_alt_sld_fab.v                                                ; alt_sld_fab  ;
; db/ip/sldad98b768/submodules/alt_sld_fab_alt_sld_fab_ident.sv                                                                          ; yes             ; Auto-Found SystemVerilog HDL File            ; C:/Users/Zaet/Desktop/JAJA/NUEVO/db/ip/sldad98b768/submodules/alt_sld_fab_alt_sld_fab_ident.sv                                         ; alt_sld_fab  ;
; db/ip/sldad98b768/submodules/alt_sld_fab_alt_sld_fab_presplit.sv                                                                       ; yes             ; Encrypted Auto-Found SystemVerilog HDL File  ; C:/Users/Zaet/Desktop/JAJA/NUEVO/db/ip/sldad98b768/submodules/alt_sld_fab_alt_sld_fab_presplit.sv                                      ; alt_sld_fab  ;
; db/ip/sldad98b768/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd                                                                     ; yes             ; Encrypted Auto-Found VHDL File               ; C:/Users/Zaet/Desktop/JAJA/NUEVO/db/ip/sldad98b768/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd                                    ; alt_sld_fab  ;
; db/ip/sldad98b768/submodules/alt_sld_fab_alt_sld_fab_splitter.sv                                                                       ; yes             ; Encrypted Auto-Found SystemVerilog HDL File  ; C:/Users/Zaet/Desktop/JAJA/NUEVO/db/ip/sldad98b768/submodules/alt_sld_fab_alt_sld_fab_splitter.sv                                      ; alt_sld_fab  ;
; sld_jtag_hub.vhd                                                                                                                       ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_jtag_hub.vhd                                                                ;              ;
; sld_rom_sr.vhd                                                                                                                         ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_rom_sr.vhd                                                                  ;              ;
; db/altsyncram_40n1.tdf                                                                                                                 ; yes             ; Auto-Generated Megafunction                  ; C:/Users/Zaet/Desktop/JAJA/NUEVO/db/altsyncram_40n1.tdf                                                                                ;              ;
+----------------------------------------------------------------------------------------------------------------------------------------+-----------------+----------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------+--------------+


+-------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                 ;
+---------------------------------------------+---------------+
; Resource                                    ; Usage         ;
+---------------------------------------------+---------------+
; Estimate of Logic utilization (ALMs needed) ; 3181          ;
;                                             ;               ;
; Combinational ALUT usage for logic          ; 5212          ;
;     -- 7 input functions                    ; 54            ;
;     -- 6 input functions                    ; 690           ;
;     -- 5 input functions                    ; 1085          ;
;     -- 4 input functions                    ; 1398          ;
;     -- <=3 input functions                  ; 1985          ;
;                                             ;               ;
; Dedicated logic registers                   ; 3829          ;
;                                             ;               ;
; I/O pins                                    ; 143           ;
; I/O registers                               ; 80            ;
; Total MLAB memory bits                      ; 0             ;
; Total block memory bits                     ; 2597888       ;
;                                             ;               ;
; Total DSP Blocks                            ; 2             ;
;                                             ;               ;
; Total DLLs                                  ; 1             ;
; Maximum fan-out node                        ; clk_clk~input ;
; Maximum fan-out                             ; 4128          ;
; Total fan-out                               ; 44479         ;
; Average fan-out                             ; 4.41          ;
+---------------------------------------------+---------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ;
+-----------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------+--------------+
; Compilation Hierarchy Node                                                                                                              ; Combinational ALUTs ; Dedicated Logic Registers ; Block Memory Bits ; DSP Blocks ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                                                                                                                                                                                                                                                                  ; Entity Name                                       ; Library Name ;
+-----------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------+--------------+
; |HPS_FPGA                                                                                                                               ; 5212 (1)            ; 3829 (0)                  ; 2597888           ; 2          ; 143  ; 0            ; |HPS_FPGA                                                                                                                                                                                                                                                                                                                                                            ; HPS_FPGA                                          ; work         ;
;    |NUEVO_DESIGN:u0|                                                                                                                    ; 5028 (0)            ; 3680 (0)                  ; 2597888           ; 2          ; 0    ; 0            ; |HPS_FPGA|NUEVO_DESIGN:u0                                                                                                                                                                                                                                                                                                                                            ; NUEVO_DESIGN                                      ; NUEVO_DESIGN ;
;       |NUEVO_DESIGN_KEYS:keys|                                                                                                          ; 4 (4)               ; 4 (4)                     ; 0                 ; 0          ; 0    ; 0            ; |HPS_FPGA|NUEVO_DESIGN:u0|NUEVO_DESIGN_KEYS:keys                                                                                                                                                                                                                                                                                                                     ; NUEVO_DESIGN_KEYS                                 ; NUEVO_DESIGN ;
;       |NUEVO_DESIGN_LEDS:leds|                                                                                                          ; 11 (11)             ; 10 (10)                   ; 0                 ; 0          ; 0    ; 0            ; |HPS_FPGA|NUEVO_DESIGN:u0|NUEVO_DESIGN_LEDS:leds                                                                                                                                                                                                                                                                                                                     ; NUEVO_DESIGN_LEDS                                 ; NUEVO_DESIGN ;
;       |NUEVO_DESIGN_RAM:ram|                                                                                                            ; 105 (0)             ; 3 (0)                     ; 1280000           ; 0          ; 0    ; 0            ; |HPS_FPGA|NUEVO_DESIGN:u0|NUEVO_DESIGN_RAM:ram                                                                                                                                                                                                                                                                                                                       ; NUEVO_DESIGN_RAM                                  ; NUEVO_DESIGN ;
;          |altsyncram:the_altsyncram|                                                                                                    ; 105 (0)             ; 3 (0)                     ; 1280000           ; 0          ; 0    ; 0            ; |HPS_FPGA|NUEVO_DESIGN:u0|NUEVO_DESIGN_RAM:ram|altsyncram:the_altsyncram                                                                                                                                                                                                                                                                                             ; altsyncram                                        ; work         ;
;             |altsyncram_2nm1:auto_generated|                                                                                            ; 105 (0)             ; 3 (3)                     ; 1280000           ; 0          ; 0    ; 0            ; |HPS_FPGA|NUEVO_DESIGN:u0|NUEVO_DESIGN_RAM:ram|altsyncram:the_altsyncram|altsyncram_2nm1:auto_generated                                                                                                                                                                                                                                                              ; altsyncram_2nm1                                   ; work         ;
;                |decode_ala:decode3|                                                                                                     ; 5 (5)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |HPS_FPGA|NUEVO_DESIGN:u0|NUEVO_DESIGN_RAM:ram|altsyncram:the_altsyncram|altsyncram_2nm1:auto_generated|decode_ala:decode3                                                                                                                                                                                                                                           ; decode_ala                                        ; work         ;
;                |mux_7hb:mux2|                                                                                                           ; 100 (100)           ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |HPS_FPGA|NUEVO_DESIGN:u0|NUEVO_DESIGN_RAM:ram|altsyncram:the_altsyncram|altsyncram_2nm1:auto_generated|mux_7hb:mux2                                                                                                                                                                                                                                                 ; mux_7hb                                           ; work         ;
;       |NUEVO_DESIGN_ROM:rom|                                                                                                            ; 100 (0)             ; 3 (0)                     ; 1280000           ; 0          ; 0    ; 0            ; |HPS_FPGA|NUEVO_DESIGN:u0|NUEVO_DESIGN_ROM:rom                                                                                                                                                                                                                                                                                                                       ; NUEVO_DESIGN_ROM                                  ; NUEVO_DESIGN ;
;          |altsyncram:the_altsyncram|                                                                                                    ; 100 (0)             ; 3 (0)                     ; 1280000           ; 0          ; 0    ; 0            ; |HPS_FPGA|NUEVO_DESIGN:u0|NUEVO_DESIGN_ROM:rom|altsyncram:the_altsyncram                                                                                                                                                                                                                                                                                             ; altsyncram                                        ; work         ;
;             |altsyncram_gnm1:auto_generated|                                                                                            ; 100 (0)             ; 3 (3)                     ; 1280000           ; 0          ; 0    ; 0            ; |HPS_FPGA|NUEVO_DESIGN:u0|NUEVO_DESIGN_ROM:rom|altsyncram:the_altsyncram|altsyncram_gnm1:auto_generated                                                                                                                                                                                                                                                              ; altsyncram_gnm1                                   ; work         ;
;                |mux_7hb:mux2|                                                                                                           ; 100 (100)           ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |HPS_FPGA|NUEVO_DESIGN:u0|NUEVO_DESIGN_ROM:rom|altsyncram:the_altsyncram|altsyncram_gnm1:auto_generated|mux_7hb:mux2                                                                                                                                                                                                                                                 ; mux_7hb                                           ; work         ;
;       |NUEVO_DESIGN_SDRAM:sdram|                                                                                                        ; 213 (161)           ; 249 (157)                 ; 0                 ; 0          ; 0    ; 0            ; |HPS_FPGA|NUEVO_DESIGN:u0|NUEVO_DESIGN_SDRAM:sdram                                                                                                                                                                                                                                                                                                                   ; NUEVO_DESIGN_SDRAM                                ; NUEVO_DESIGN ;
;          |NUEVO_DESIGN_SDRAM_input_efifo_module:the_NUEVO_DESIGN_SDRAM_input_efifo_module|                                              ; 52 (52)             ; 92 (92)                   ; 0                 ; 0          ; 0    ; 0            ; |HPS_FPGA|NUEVO_DESIGN:u0|NUEVO_DESIGN_SDRAM:sdram|NUEVO_DESIGN_SDRAM_input_efifo_module:the_NUEVO_DESIGN_SDRAM_input_efifo_module                                                                                                                                                                                                                                   ; NUEVO_DESIGN_SDRAM_input_efifo_module             ; NUEVO_DESIGN ;
;       |NUEVO_DESIGN_SEG1:seg1|                                                                                                          ; 8 (8)               ; 7 (7)                     ; 0                 ; 0          ; 0    ; 0            ; |HPS_FPGA|NUEVO_DESIGN:u0|NUEVO_DESIGN_SEG1:seg1                                                                                                                                                                                                                                                                                                                     ; NUEVO_DESIGN_SEG1                                 ; NUEVO_DESIGN ;
;       |NUEVO_DESIGN_SEG1:seg2|                                                                                                          ; 8 (8)               ; 7 (7)                     ; 0                 ; 0          ; 0    ; 0            ; |HPS_FPGA|NUEVO_DESIGN:u0|NUEVO_DESIGN_SEG1:seg2                                                                                                                                                                                                                                                                                                                     ; NUEVO_DESIGN_SEG1                                 ; NUEVO_DESIGN ;
;       |NUEVO_DESIGN_SEG1:seg3|                                                                                                          ; 8 (8)               ; 7 (7)                     ; 0                 ; 0          ; 0    ; 0            ; |HPS_FPGA|NUEVO_DESIGN:u0|NUEVO_DESIGN_SEG1:seg3                                                                                                                                                                                                                                                                                                                     ; NUEVO_DESIGN_SEG1                                 ; NUEVO_DESIGN ;
;       |NUEVO_DESIGN_SEG1:seg4|                                                                                                          ; 8 (8)               ; 7 (7)                     ; 0                 ; 0          ; 0    ; 0            ; |HPS_FPGA|NUEVO_DESIGN:u0|NUEVO_DESIGN_SEG1:seg4                                                                                                                                                                                                                                                                                                                     ; NUEVO_DESIGN_SEG1                                 ; NUEVO_DESIGN ;
;       |NUEVO_DESIGN_SEG1:seg5|                                                                                                          ; 8 (8)               ; 7 (7)                     ; 0                 ; 0          ; 0    ; 0            ; |HPS_FPGA|NUEVO_DESIGN:u0|NUEVO_DESIGN_SEG1:seg5                                                                                                                                                                                                                                                                                                                     ; NUEVO_DESIGN_SEG1                                 ; NUEVO_DESIGN ;
;       |NUEVO_DESIGN_SEG1:seg6|                                                                                                          ; 8 (8)               ; 7 (7)                     ; 0                 ; 0          ; 0    ; 0            ; |HPS_FPGA|NUEVO_DESIGN:u0|NUEVO_DESIGN_SEG1:seg6                                                                                                                                                                                                                                                                                                                     ; NUEVO_DESIGN_SEG1                                 ; NUEVO_DESIGN ;
;       |NUEVO_DESIGN_SW:sw|                                                                                                              ; 10 (10)             ; 10 (10)                   ; 0                 ; 0          ; 0    ; 0            ; |HPS_FPGA|NUEVO_DESIGN:u0|NUEVO_DESIGN_SW:sw                                                                                                                                                                                                                                                                                                                         ; NUEVO_DESIGN_SW                                   ; NUEVO_DESIGN ;
;       |NUEVO_DESIGN_TIMER:timer|                                                                                                        ; 106 (106)           ; 120 (120)                 ; 0                 ; 0          ; 0    ; 0            ; |HPS_FPGA|NUEVO_DESIGN:u0|NUEVO_DESIGN_TIMER:timer                                                                                                                                                                                                                                                                                                                   ; NUEVO_DESIGN_TIMER                                ; NUEVO_DESIGN ;
;       |NUEVO_DESIGN_hps_0:hps_0|                                                                                                        ; 1 (0)               ; 9 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |HPS_FPGA|NUEVO_DESIGN:u0|NUEVO_DESIGN_hps_0:hps_0                                                                                                                                                                                                                                                                                                                   ; NUEVO_DESIGN_hps_0                                ; NUEVO_DESIGN ;
;          |NUEVO_DESIGN_hps_0_fpga_interfaces:fpga_interfaces|                                                                           ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |HPS_FPGA|NUEVO_DESIGN:u0|NUEVO_DESIGN_hps_0:hps_0|NUEVO_DESIGN_hps_0_fpga_interfaces:fpga_interfaces                                                                                                                                                                                                                                                                ; NUEVO_DESIGN_hps_0_fpga_interfaces                ; NUEVO_DESIGN ;
;          |NUEVO_DESIGN_hps_0_hps_io:hps_io|                                                                                             ; 1 (0)               ; 9 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |HPS_FPGA|NUEVO_DESIGN:u0|NUEVO_DESIGN_hps_0:hps_0|NUEVO_DESIGN_hps_0_hps_io:hps_io                                                                                                                                                                                                                                                                                  ; NUEVO_DESIGN_hps_0_hps_io                         ; NUEVO_DESIGN ;
;             |NUEVO_DESIGN_hps_0_hps_io_border:border|                                                                                   ; 1 (1)               ; 9 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |HPS_FPGA|NUEVO_DESIGN:u0|NUEVO_DESIGN_hps_0:hps_0|NUEVO_DESIGN_hps_0_hps_io:hps_io|NUEVO_DESIGN_hps_0_hps_io_border:border                                                                                                                                                                                                                                          ; NUEVO_DESIGN_hps_0_hps_io_border                  ; NUEVO_DESIGN ;
;                |hps_sdram:hps_sdram_inst|                                                                                               ; 0 (0)               ; 9 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |HPS_FPGA|NUEVO_DESIGN:u0|NUEVO_DESIGN_hps_0:hps_0|NUEVO_DESIGN_hps_0_hps_io:hps_io|NUEVO_DESIGN_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst                                                                                                                                                                                                                 ; hps_sdram                                         ; NUEVO_DESIGN ;
;                   |altera_mem_if_dll_cyclonev:dll|                                                                                      ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |HPS_FPGA|NUEVO_DESIGN:u0|NUEVO_DESIGN_hps_0:hps_0|NUEVO_DESIGN_hps_0_hps_io:hps_io|NUEVO_DESIGN_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_dll_cyclonev:dll                                                                                                                                                                                  ; altera_mem_if_dll_cyclonev                        ; NUEVO_DESIGN ;
;                   |altera_mem_if_hard_memory_controller_top_cyclonev:c0|                                                                ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |HPS_FPGA|NUEVO_DESIGN:u0|NUEVO_DESIGN_hps_0:hps_0|NUEVO_DESIGN_hps_0_hps_io:hps_io|NUEVO_DESIGN_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_hard_memory_controller_top_cyclonev:c0                                                                                                                                                            ; altera_mem_if_hard_memory_controller_top_cyclonev ; NUEVO_DESIGN ;
;                   |altera_mem_if_oct_cyclonev:oct|                                                                                      ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |HPS_FPGA|NUEVO_DESIGN:u0|NUEVO_DESIGN_hps_0:hps_0|NUEVO_DESIGN_hps_0_hps_io:hps_io|NUEVO_DESIGN_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct                                                                                                                                                                                  ; altera_mem_if_oct_cyclonev                        ; NUEVO_DESIGN ;
;                   |hps_sdram_p0:p0|                                                                                                     ; 0 (0)               ; 9 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |HPS_FPGA|NUEVO_DESIGN:u0|NUEVO_DESIGN_hps_0:hps_0|NUEVO_DESIGN_hps_0_hps_io:hps_io|NUEVO_DESIGN_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0                                                                                                                                                                                                 ; hps_sdram_p0                                      ; NUEVO_DESIGN ;
;                      |hps_sdram_p0_acv_hard_memphy:umemphy|                                                                             ; 0 (0)               ; 9 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |HPS_FPGA|NUEVO_DESIGN:u0|NUEVO_DESIGN_hps_0:hps_0|NUEVO_DESIGN_hps_0_hps_io:hps_io|NUEVO_DESIGN_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy                                                                                                                                                            ; hps_sdram_p0_acv_hard_memphy                      ; NUEVO_DESIGN ;
;                         |hps_sdram_p0_acv_hard_io_pads:uio_pads|                                                                        ; 0 (0)               ; 9 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |HPS_FPGA|NUEVO_DESIGN:u0|NUEVO_DESIGN_hps_0:hps_0|NUEVO_DESIGN_hps_0_hps_io:hps_io|NUEVO_DESIGN_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads                                                                                                                     ; hps_sdram_p0_acv_hard_io_pads                     ; NUEVO_DESIGN ;
;                            |hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|                                                         ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |HPS_FPGA|NUEVO_DESIGN:u0|NUEVO_DESIGN_hps_0:hps_0|NUEVO_DESIGN_hps_0_hps_io:hps_io|NUEVO_DESIGN_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads                                                                  ; hps_sdram_p0_acv_hard_addr_cmd_pads               ; NUEVO_DESIGN ;
;                               |altddio_out:clock_gen[0].umem_ck_pad|                                                                    ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |HPS_FPGA|NUEVO_DESIGN:u0|NUEVO_DESIGN_hps_0:hps_0|NUEVO_DESIGN_hps_0_hps_io:hps_io|NUEVO_DESIGN_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|altddio_out:clock_gen[0].umem_ck_pad                             ; altddio_out                                       ; work         ;
;                                  |ddio_out_uqe:auto_generated|                                                                          ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |HPS_FPGA|NUEVO_DESIGN:u0|NUEVO_DESIGN_hps_0:hps_0|NUEVO_DESIGN_hps_0_hps_io:hps_io|NUEVO_DESIGN_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|altddio_out:clock_gen[0].umem_ck_pad|ddio_out_uqe:auto_generated ; ddio_out_uqe                                      ; work         ;
;                               |hps_sdram_p0_acv_ldc:address_gen[0].acv_ac_ldc|                                                          ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |HPS_FPGA|NUEVO_DESIGN:u0|NUEVO_DESIGN_hps_0:hps_0|NUEVO_DESIGN_hps_0_hps_io:hps_io|NUEVO_DESIGN_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[0].acv_ac_ldc                   ; hps_sdram_p0_acv_ldc                              ; NUEVO_DESIGN ;
;                               |hps_sdram_p0_acv_ldc:address_gen[10].acv_ac_ldc|                                                         ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |HPS_FPGA|NUEVO_DESIGN:u0|NUEVO_DESIGN_hps_0:hps_0|NUEVO_DESIGN_hps_0_hps_io:hps_io|NUEVO_DESIGN_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[10].acv_ac_ldc                  ; hps_sdram_p0_acv_ldc                              ; NUEVO_DESIGN ;
;                               |hps_sdram_p0_acv_ldc:address_gen[11].acv_ac_ldc|                                                         ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |HPS_FPGA|NUEVO_DESIGN:u0|NUEVO_DESIGN_hps_0:hps_0|NUEVO_DESIGN_hps_0_hps_io:hps_io|NUEVO_DESIGN_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[11].acv_ac_ldc                  ; hps_sdram_p0_acv_ldc                              ; NUEVO_DESIGN ;
;                               |hps_sdram_p0_acv_ldc:address_gen[12].acv_ac_ldc|                                                         ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |HPS_FPGA|NUEVO_DESIGN:u0|NUEVO_DESIGN_hps_0:hps_0|NUEVO_DESIGN_hps_0_hps_io:hps_io|NUEVO_DESIGN_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[12].acv_ac_ldc                  ; hps_sdram_p0_acv_ldc                              ; NUEVO_DESIGN ;
;                               |hps_sdram_p0_acv_ldc:address_gen[13].acv_ac_ldc|                                                         ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |HPS_FPGA|NUEVO_DESIGN:u0|NUEVO_DESIGN_hps_0:hps_0|NUEVO_DESIGN_hps_0_hps_io:hps_io|NUEVO_DESIGN_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[13].acv_ac_ldc                  ; hps_sdram_p0_acv_ldc                              ; NUEVO_DESIGN ;
;                               |hps_sdram_p0_acv_ldc:address_gen[14].acv_ac_ldc|                                                         ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |HPS_FPGA|NUEVO_DESIGN:u0|NUEVO_DESIGN_hps_0:hps_0|NUEVO_DESIGN_hps_0_hps_io:hps_io|NUEVO_DESIGN_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[14].acv_ac_ldc                  ; hps_sdram_p0_acv_ldc                              ; NUEVO_DESIGN ;
;                               |hps_sdram_p0_acv_ldc:address_gen[15].acv_ac_ldc|                                                         ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |HPS_FPGA|NUEVO_DESIGN:u0|NUEVO_DESIGN_hps_0:hps_0|NUEVO_DESIGN_hps_0_hps_io:hps_io|NUEVO_DESIGN_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[15].acv_ac_ldc                  ; hps_sdram_p0_acv_ldc                              ; NUEVO_DESIGN ;
;                               |hps_sdram_p0_acv_ldc:address_gen[16].acv_ac_ldc|                                                         ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |HPS_FPGA|NUEVO_DESIGN:u0|NUEVO_DESIGN_hps_0:hps_0|NUEVO_DESIGN_hps_0_hps_io:hps_io|NUEVO_DESIGN_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[16].acv_ac_ldc                  ; hps_sdram_p0_acv_ldc                              ; NUEVO_DESIGN ;
;                               |hps_sdram_p0_acv_ldc:address_gen[17].acv_ac_ldc|                                                         ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |HPS_FPGA|NUEVO_DESIGN:u0|NUEVO_DESIGN_hps_0:hps_0|NUEVO_DESIGN_hps_0_hps_io:hps_io|NUEVO_DESIGN_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[17].acv_ac_ldc                  ; hps_sdram_p0_acv_ldc                              ; NUEVO_DESIGN ;
;                               |hps_sdram_p0_acv_ldc:address_gen[18].acv_ac_ldc|                                                         ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |HPS_FPGA|NUEVO_DESIGN:u0|NUEVO_DESIGN_hps_0:hps_0|NUEVO_DESIGN_hps_0_hps_io:hps_io|NUEVO_DESIGN_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[18].acv_ac_ldc                  ; hps_sdram_p0_acv_ldc                              ; NUEVO_DESIGN ;
;                               |hps_sdram_p0_acv_ldc:address_gen[19].acv_ac_ldc|                                                         ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |HPS_FPGA|NUEVO_DESIGN:u0|NUEVO_DESIGN_hps_0:hps_0|NUEVO_DESIGN_hps_0_hps_io:hps_io|NUEVO_DESIGN_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[19].acv_ac_ldc                  ; hps_sdram_p0_acv_ldc                              ; NUEVO_DESIGN ;
;                               |hps_sdram_p0_acv_ldc:address_gen[1].acv_ac_ldc|                                                          ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |HPS_FPGA|NUEVO_DESIGN:u0|NUEVO_DESIGN_hps_0:hps_0|NUEVO_DESIGN_hps_0_hps_io:hps_io|NUEVO_DESIGN_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[1].acv_ac_ldc                   ; hps_sdram_p0_acv_ldc                              ; NUEVO_DESIGN ;
;                               |hps_sdram_p0_acv_ldc:address_gen[20].acv_ac_ldc|                                                         ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |HPS_FPGA|NUEVO_DESIGN:u0|NUEVO_DESIGN_hps_0:hps_0|NUEVO_DESIGN_hps_0_hps_io:hps_io|NUEVO_DESIGN_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[20].acv_ac_ldc                  ; hps_sdram_p0_acv_ldc                              ; NUEVO_DESIGN ;
;                               |hps_sdram_p0_acv_ldc:address_gen[21].acv_ac_ldc|                                                         ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |HPS_FPGA|NUEVO_DESIGN:u0|NUEVO_DESIGN_hps_0:hps_0|NUEVO_DESIGN_hps_0_hps_io:hps_io|NUEVO_DESIGN_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[21].acv_ac_ldc                  ; hps_sdram_p0_acv_ldc                              ; NUEVO_DESIGN ;
;                               |hps_sdram_p0_acv_ldc:address_gen[22].acv_ac_ldc|                                                         ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |HPS_FPGA|NUEVO_DESIGN:u0|NUEVO_DESIGN_hps_0:hps_0|NUEVO_DESIGN_hps_0_hps_io:hps_io|NUEVO_DESIGN_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[22].acv_ac_ldc                  ; hps_sdram_p0_acv_ldc                              ; NUEVO_DESIGN ;
;                               |hps_sdram_p0_acv_ldc:address_gen[2].acv_ac_ldc|                                                          ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |HPS_FPGA|NUEVO_DESIGN:u0|NUEVO_DESIGN_hps_0:hps_0|NUEVO_DESIGN_hps_0_hps_io:hps_io|NUEVO_DESIGN_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[2].acv_ac_ldc                   ; hps_sdram_p0_acv_ldc                              ; NUEVO_DESIGN ;
;                               |hps_sdram_p0_acv_ldc:address_gen[3].acv_ac_ldc|                                                          ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |HPS_FPGA|NUEVO_DESIGN:u0|NUEVO_DESIGN_hps_0:hps_0|NUEVO_DESIGN_hps_0_hps_io:hps_io|NUEVO_DESIGN_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[3].acv_ac_ldc                   ; hps_sdram_p0_acv_ldc                              ; NUEVO_DESIGN ;
;                               |hps_sdram_p0_acv_ldc:address_gen[4].acv_ac_ldc|                                                          ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |HPS_FPGA|NUEVO_DESIGN:u0|NUEVO_DESIGN_hps_0:hps_0|NUEVO_DESIGN_hps_0_hps_io:hps_io|NUEVO_DESIGN_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[4].acv_ac_ldc                   ; hps_sdram_p0_acv_ldc                              ; NUEVO_DESIGN ;
;                               |hps_sdram_p0_acv_ldc:address_gen[5].acv_ac_ldc|                                                          ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |HPS_FPGA|NUEVO_DESIGN:u0|NUEVO_DESIGN_hps_0:hps_0|NUEVO_DESIGN_hps_0_hps_io:hps_io|NUEVO_DESIGN_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[5].acv_ac_ldc                   ; hps_sdram_p0_acv_ldc                              ; NUEVO_DESIGN ;
;                               |hps_sdram_p0_acv_ldc:address_gen[6].acv_ac_ldc|                                                          ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |HPS_FPGA|NUEVO_DESIGN:u0|NUEVO_DESIGN_hps_0:hps_0|NUEVO_DESIGN_hps_0_hps_io:hps_io|NUEVO_DESIGN_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[6].acv_ac_ldc                   ; hps_sdram_p0_acv_ldc                              ; NUEVO_DESIGN ;
;                               |hps_sdram_p0_acv_ldc:address_gen[7].acv_ac_ldc|                                                          ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |HPS_FPGA|NUEVO_DESIGN:u0|NUEVO_DESIGN_hps_0:hps_0|NUEVO_DESIGN_hps_0_hps_io:hps_io|NUEVO_DESIGN_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[7].acv_ac_ldc                   ; hps_sdram_p0_acv_ldc                              ; NUEVO_DESIGN ;
;                               |hps_sdram_p0_acv_ldc:address_gen[8].acv_ac_ldc|                                                          ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |HPS_FPGA|NUEVO_DESIGN:u0|NUEVO_DESIGN_hps_0:hps_0|NUEVO_DESIGN_hps_0_hps_io:hps_io|NUEVO_DESIGN_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[8].acv_ac_ldc                   ; hps_sdram_p0_acv_ldc                              ; NUEVO_DESIGN ;
;                               |hps_sdram_p0_acv_ldc:address_gen[9].acv_ac_ldc|                                                          ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |HPS_FPGA|NUEVO_DESIGN:u0|NUEVO_DESIGN_hps_0:hps_0|NUEVO_DESIGN_hps_0_hps_io:hps_io|NUEVO_DESIGN_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[9].acv_ac_ldc                   ; hps_sdram_p0_acv_ldc                              ; NUEVO_DESIGN ;
;                               |hps_sdram_p0_clock_pair_generator:clock_gen[0].uclk_generator|                                           ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |HPS_FPGA|NUEVO_DESIGN:u0|NUEVO_DESIGN_hps_0:hps_0|NUEVO_DESIGN_hps_0_hps_io:hps_io|NUEVO_DESIGN_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_clock_pair_generator:clock_gen[0].uclk_generator    ; hps_sdram_p0_clock_pair_generator                 ; NUEVO_DESIGN ;
;                               |hps_sdram_p0_generic_ddio:uaddress_pad|                                                                  ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |HPS_FPGA|NUEVO_DESIGN:u0|NUEVO_DESIGN_hps_0:hps_0|NUEVO_DESIGN_hps_0_hps_io:hps_io|NUEVO_DESIGN_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_generic_ddio:uaddress_pad                           ; hps_sdram_p0_generic_ddio                         ; NUEVO_DESIGN ;
;                               |hps_sdram_p0_generic_ddio:ubank_pad|                                                                     ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |HPS_FPGA|NUEVO_DESIGN:u0|NUEVO_DESIGN_hps_0:hps_0|NUEVO_DESIGN_hps_0_hps_io:hps_io|NUEVO_DESIGN_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_generic_ddio:ubank_pad                              ; hps_sdram_p0_generic_ddio                         ; NUEVO_DESIGN ;
;                               |hps_sdram_p0_generic_ddio:ucmd_pad|                                                                      ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |HPS_FPGA|NUEVO_DESIGN:u0|NUEVO_DESIGN_hps_0:hps_0|NUEVO_DESIGN_hps_0_hps_io:hps_io|NUEVO_DESIGN_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_generic_ddio:ucmd_pad                               ; hps_sdram_p0_generic_ddio                         ; NUEVO_DESIGN ;
;                               |hps_sdram_p0_generic_ddio:ureset_n_pad|                                                                  ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |HPS_FPGA|NUEVO_DESIGN:u0|NUEVO_DESIGN_hps_0:hps_0|NUEVO_DESIGN_hps_0_hps_io:hps_io|NUEVO_DESIGN_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_generic_ddio:ureset_n_pad                           ; hps_sdram_p0_generic_ddio                         ; NUEVO_DESIGN ;
;                            |hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|                                                             ; 0 (0)               ; 9 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |HPS_FPGA|NUEVO_DESIGN:u0|NUEVO_DESIGN_hps_0:hps_0|NUEVO_DESIGN_hps_0_hps_io:hps_io|NUEVO_DESIGN_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs                                                                      ; hps_sdram_p0_altdqdqs                             ; NUEVO_DESIGN ;
;                               |altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|                                             ; 0 (0)               ; 9 (9)                     ; 0                 ; 0          ; 0    ; 0            ; |HPS_FPGA|NUEVO_DESIGN:u0|NUEVO_DESIGN_hps_0:hps_0|NUEVO_DESIGN_hps_0_hps_io:hps_io|NUEVO_DESIGN_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst          ; altdq_dqs2_acv_connect_to_hard_phy_cyclonev       ; NUEVO_DESIGN ;
;                         |hps_sdram_p0_acv_ldc:memphy_ldc|                                                                               ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |HPS_FPGA|NUEVO_DESIGN:u0|NUEVO_DESIGN_hps_0:hps_0|NUEVO_DESIGN_hps_0_hps_io:hps_io|NUEVO_DESIGN_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc                                                                                                                            ; hps_sdram_p0_acv_ldc                              ; NUEVO_DESIGN ;
;                   |hps_sdram_pll:pll|                                                                                                   ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |HPS_FPGA|NUEVO_DESIGN:u0|NUEVO_DESIGN_hps_0:hps_0|NUEVO_DESIGN_hps_0_hps_io:hps_io|NUEVO_DESIGN_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll                                                                                                                                                                                               ; hps_sdram_pll                                     ; NUEVO_DESIGN ;
;       |NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|                                                                                ; 3546 (0)            ; 2317 (0)                  ; 128               ; 0          ; 0    ; 0            ; |HPS_FPGA|NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0                                                                                                                                                                                                                                                                                           ; NUEVO_DESIGN_mm_interconnect_0                    ; NUEVO_DESIGN ;
;          |NUEVO_DESIGN_mm_interconnect_0_cmd_demux:cmd_demux|                                                                           ; 27 (27)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |HPS_FPGA|NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|NUEVO_DESIGN_mm_interconnect_0_cmd_demux:cmd_demux                                                                                                                                                                                                                                        ; NUEVO_DESIGN_mm_interconnect_0_cmd_demux          ; NUEVO_DESIGN ;
;          |NUEVO_DESIGN_mm_interconnect_0_cmd_demux_001:cmd_demux_001|                                                                   ; 32 (32)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |HPS_FPGA|NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|NUEVO_DESIGN_mm_interconnect_0_cmd_demux_001:cmd_demux_001                                                                                                                                                                                                                                ; NUEVO_DESIGN_mm_interconnect_0_cmd_demux_001      ; NUEVO_DESIGN ;
;          |NUEVO_DESIGN_mm_interconnect_0_cmd_demux_001:cmd_demux_002|                                                                   ; 26 (26)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |HPS_FPGA|NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|NUEVO_DESIGN_mm_interconnect_0_cmd_demux_001:cmd_demux_002                                                                                                                                                                                                                                ; NUEVO_DESIGN_mm_interconnect_0_cmd_demux_001      ; NUEVO_DESIGN ;
;          |NUEVO_DESIGN_mm_interconnect_0_cmd_mux_002:cmd_mux_002|                                                                       ; 208 (202)           ; 7 (4)                     ; 0                 ; 0          ; 0    ; 0            ; |HPS_FPGA|NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|NUEVO_DESIGN_mm_interconnect_0_cmd_mux_002:cmd_mux_002                                                                                                                                                                                                                                    ; NUEVO_DESIGN_mm_interconnect_0_cmd_mux_002        ; NUEVO_DESIGN ;
;             |altera_merlin_arbitrator:arb|                                                                                              ; 6 (6)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |HPS_FPGA|NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|NUEVO_DESIGN_mm_interconnect_0_cmd_mux_002:cmd_mux_002|altera_merlin_arbitrator:arb                                                                                                                                                                                                       ; altera_merlin_arbitrator                          ; NUEVO_DESIGN ;
;          |NUEVO_DESIGN_mm_interconnect_0_cmd_mux_003:cmd_mux_003|                                                                       ; 46 (41)             ; 7 (4)                     ; 0                 ; 0          ; 0    ; 0            ; |HPS_FPGA|NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|NUEVO_DESIGN_mm_interconnect_0_cmd_mux_003:cmd_mux_003                                                                                                                                                                                                                                    ; NUEVO_DESIGN_mm_interconnect_0_cmd_mux_003        ; NUEVO_DESIGN ;
;             |altera_merlin_arbitrator:arb|                                                                                              ; 5 (5)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |HPS_FPGA|NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|NUEVO_DESIGN_mm_interconnect_0_cmd_mux_003:cmd_mux_003|altera_merlin_arbitrator:arb                                                                                                                                                                                                       ; altera_merlin_arbitrator                          ; NUEVO_DESIGN ;
;          |NUEVO_DESIGN_mm_interconnect_0_cmd_mux_003:cmd_mux_004|                                                                       ; 54 (48)             ; 7 (4)                     ; 0                 ; 0          ; 0    ; 0            ; |HPS_FPGA|NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|NUEVO_DESIGN_mm_interconnect_0_cmd_mux_003:cmd_mux_004                                                                                                                                                                                                                                    ; NUEVO_DESIGN_mm_interconnect_0_cmd_mux_003        ; NUEVO_DESIGN ;
;             |altera_merlin_arbitrator:arb|                                                                                              ; 6 (6)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |HPS_FPGA|NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|NUEVO_DESIGN_mm_interconnect_0_cmd_mux_003:cmd_mux_004|altera_merlin_arbitrator:arb                                                                                                                                                                                                       ; altera_merlin_arbitrator                          ; NUEVO_DESIGN ;
;          |NUEVO_DESIGN_mm_interconnect_0_cmd_mux_003:cmd_mux_005|                                                                       ; 55 (49)             ; 7 (4)                     ; 0                 ; 0          ; 0    ; 0            ; |HPS_FPGA|NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|NUEVO_DESIGN_mm_interconnect_0_cmd_mux_003:cmd_mux_005                                                                                                                                                                                                                                    ; NUEVO_DESIGN_mm_interconnect_0_cmd_mux_003        ; NUEVO_DESIGN ;
;             |altera_merlin_arbitrator:arb|                                                                                              ; 6 (6)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |HPS_FPGA|NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|NUEVO_DESIGN_mm_interconnect_0_cmd_mux_003:cmd_mux_005|altera_merlin_arbitrator:arb                                                                                                                                                                                                       ; altera_merlin_arbitrator                          ; NUEVO_DESIGN ;
;          |NUEVO_DESIGN_mm_interconnect_0_cmd_mux_003:cmd_mux_006|                                                                       ; 55 (49)             ; 7 (4)                     ; 0                 ; 0          ; 0    ; 0            ; |HPS_FPGA|NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|NUEVO_DESIGN_mm_interconnect_0_cmd_mux_003:cmd_mux_006                                                                                                                                                                                                                                    ; NUEVO_DESIGN_mm_interconnect_0_cmd_mux_003        ; NUEVO_DESIGN ;
;             |altera_merlin_arbitrator:arb|                                                                                              ; 6 (6)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |HPS_FPGA|NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|NUEVO_DESIGN_mm_interconnect_0_cmd_mux_003:cmd_mux_006|altera_merlin_arbitrator:arb                                                                                                                                                                                                       ; altera_merlin_arbitrator                          ; NUEVO_DESIGN ;
;          |NUEVO_DESIGN_mm_interconnect_0_cmd_mux_003:cmd_mux_007|                                                                       ; 54 (48)             ; 7 (4)                     ; 0                 ; 0          ; 0    ; 0            ; |HPS_FPGA|NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|NUEVO_DESIGN_mm_interconnect_0_cmd_mux_003:cmd_mux_007                                                                                                                                                                                                                                    ; NUEVO_DESIGN_mm_interconnect_0_cmd_mux_003        ; NUEVO_DESIGN ;
;             |altera_merlin_arbitrator:arb|                                                                                              ; 6 (6)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |HPS_FPGA|NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|NUEVO_DESIGN_mm_interconnect_0_cmd_mux_003:cmd_mux_007|altera_merlin_arbitrator:arb                                                                                                                                                                                                       ; altera_merlin_arbitrator                          ; NUEVO_DESIGN ;
;          |NUEVO_DESIGN_mm_interconnect_0_cmd_mux_003:cmd_mux_008|                                                                       ; 54 (48)             ; 7 (4)                     ; 0                 ; 0          ; 0    ; 0            ; |HPS_FPGA|NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|NUEVO_DESIGN_mm_interconnect_0_cmd_mux_003:cmd_mux_008                                                                                                                                                                                                                                    ; NUEVO_DESIGN_mm_interconnect_0_cmd_mux_003        ; NUEVO_DESIGN ;
;             |altera_merlin_arbitrator:arb|                                                                                              ; 6 (6)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |HPS_FPGA|NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|NUEVO_DESIGN_mm_interconnect_0_cmd_mux_003:cmd_mux_008|altera_merlin_arbitrator:arb                                                                                                                                                                                                       ; altera_merlin_arbitrator                          ; NUEVO_DESIGN ;
;          |NUEVO_DESIGN_mm_interconnect_0_cmd_mux_003:cmd_mux_009|                                                                       ; 55 (49)             ; 7 (4)                     ; 0                 ; 0          ; 0    ; 0            ; |HPS_FPGA|NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|NUEVO_DESIGN_mm_interconnect_0_cmd_mux_003:cmd_mux_009                                                                                                                                                                                                                                    ; NUEVO_DESIGN_mm_interconnect_0_cmd_mux_003        ; NUEVO_DESIGN ;
;             |altera_merlin_arbitrator:arb|                                                                                              ; 6 (6)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |HPS_FPGA|NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|NUEVO_DESIGN_mm_interconnect_0_cmd_mux_003:cmd_mux_009|altera_merlin_arbitrator:arb                                                                                                                                                                                                       ; altera_merlin_arbitrator                          ; NUEVO_DESIGN ;
;          |NUEVO_DESIGN_mm_interconnect_0_cmd_mux_003:cmd_mux_010|                                                                       ; 40 (35)             ; 5 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |HPS_FPGA|NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|NUEVO_DESIGN_mm_interconnect_0_cmd_mux_003:cmd_mux_010                                                                                                                                                                                                                                    ; NUEVO_DESIGN_mm_interconnect_0_cmd_mux_003        ; NUEVO_DESIGN ;
;             |altera_merlin_arbitrator:arb|                                                                                              ; 5 (5)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |HPS_FPGA|NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|NUEVO_DESIGN_mm_interconnect_0_cmd_mux_003:cmd_mux_010|altera_merlin_arbitrator:arb                                                                                                                                                                                                       ; altera_merlin_arbitrator                          ; NUEVO_DESIGN ;
;          |NUEVO_DESIGN_mm_interconnect_0_cmd_mux_003:cmd_mux_011|                                                                       ; 56 (50)             ; 7 (4)                     ; 0                 ; 0          ; 0    ; 0            ; |HPS_FPGA|NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|NUEVO_DESIGN_mm_interconnect_0_cmd_mux_003:cmd_mux_011                                                                                                                                                                                                                                    ; NUEVO_DESIGN_mm_interconnect_0_cmd_mux_003        ; NUEVO_DESIGN ;
;             |altera_merlin_arbitrator:arb|                                                                                              ; 6 (6)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |HPS_FPGA|NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|NUEVO_DESIGN_mm_interconnect_0_cmd_mux_003:cmd_mux_011|altera_merlin_arbitrator:arb                                                                                                                                                                                                       ; altera_merlin_arbitrator                          ; NUEVO_DESIGN ;
;          |NUEVO_DESIGN_mm_interconnect_0_router:router|                                                                                 ; 17 (17)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |HPS_FPGA|NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|NUEVO_DESIGN_mm_interconnect_0_router:router                                                                                                                                                                                                                                              ; NUEVO_DESIGN_mm_interconnect_0_router             ; NUEVO_DESIGN ;
;          |NUEVO_DESIGN_mm_interconnect_0_router_001:router_001|                                                                         ; 14 (14)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |HPS_FPGA|NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|NUEVO_DESIGN_mm_interconnect_0_router_001:router_001                                                                                                                                                                                                                                      ; NUEVO_DESIGN_mm_interconnect_0_router_001         ; NUEVO_DESIGN ;
;          |NUEVO_DESIGN_mm_interconnect_0_router_001:router_002|                                                                         ; 12 (12)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |HPS_FPGA|NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|NUEVO_DESIGN_mm_interconnect_0_router_001:router_002                                                                                                                                                                                                                                      ; NUEVO_DESIGN_mm_interconnect_0_router_001         ; NUEVO_DESIGN ;
;          |NUEVO_DESIGN_mm_interconnect_0_rsp_demux_002:rsp_demux_002|                                                                   ; 5 (5)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |HPS_FPGA|NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|NUEVO_DESIGN_mm_interconnect_0_rsp_demux_002:rsp_demux_002                                                                                                                                                                                                                                ; NUEVO_DESIGN_mm_interconnect_0_rsp_demux_002      ; NUEVO_DESIGN ;
;          |NUEVO_DESIGN_mm_interconnect_0_rsp_demux_003:rsp_demux_003|                                                                   ; 5 (5)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |HPS_FPGA|NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|NUEVO_DESIGN_mm_interconnect_0_rsp_demux_003:rsp_demux_003                                                                                                                                                                                                                                ; NUEVO_DESIGN_mm_interconnect_0_rsp_demux_003      ; NUEVO_DESIGN ;
;          |NUEVO_DESIGN_mm_interconnect_0_rsp_demux_003:rsp_demux_004|                                                                   ; 4 (4)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |HPS_FPGA|NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|NUEVO_DESIGN_mm_interconnect_0_rsp_demux_003:rsp_demux_004                                                                                                                                                                                                                                ; NUEVO_DESIGN_mm_interconnect_0_rsp_demux_003      ; NUEVO_DESIGN ;
;          |NUEVO_DESIGN_mm_interconnect_0_rsp_demux_003:rsp_demux_005|                                                                   ; 6 (6)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |HPS_FPGA|NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|NUEVO_DESIGN_mm_interconnect_0_rsp_demux_003:rsp_demux_005                                                                                                                                                                                                                                ; NUEVO_DESIGN_mm_interconnect_0_rsp_demux_003      ; NUEVO_DESIGN ;
;          |NUEVO_DESIGN_mm_interconnect_0_rsp_demux_003:rsp_demux_006|                                                                   ; 5 (5)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |HPS_FPGA|NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|NUEVO_DESIGN_mm_interconnect_0_rsp_demux_003:rsp_demux_006                                                                                                                                                                                                                                ; NUEVO_DESIGN_mm_interconnect_0_rsp_demux_003      ; NUEVO_DESIGN ;
;          |NUEVO_DESIGN_mm_interconnect_0_rsp_demux_003:rsp_demux_007|                                                                   ; 6 (6)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |HPS_FPGA|NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|NUEVO_DESIGN_mm_interconnect_0_rsp_demux_003:rsp_demux_007                                                                                                                                                                                                                                ; NUEVO_DESIGN_mm_interconnect_0_rsp_demux_003      ; NUEVO_DESIGN ;
;          |NUEVO_DESIGN_mm_interconnect_0_rsp_demux_003:rsp_demux_008|                                                                   ; 5 (5)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |HPS_FPGA|NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|NUEVO_DESIGN_mm_interconnect_0_rsp_demux_003:rsp_demux_008                                                                                                                                                                                                                                ; NUEVO_DESIGN_mm_interconnect_0_rsp_demux_003      ; NUEVO_DESIGN ;
;          |NUEVO_DESIGN_mm_interconnect_0_rsp_demux_003:rsp_demux_009|                                                                   ; 4 (4)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |HPS_FPGA|NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|NUEVO_DESIGN_mm_interconnect_0_rsp_demux_003:rsp_demux_009                                                                                                                                                                                                                                ; NUEVO_DESIGN_mm_interconnect_0_rsp_demux_003      ; NUEVO_DESIGN ;
;          |NUEVO_DESIGN_mm_interconnect_0_rsp_demux_003:rsp_demux_010|                                                                   ; 2 (2)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |HPS_FPGA|NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|NUEVO_DESIGN_mm_interconnect_0_rsp_demux_003:rsp_demux_010                                                                                                                                                                                                                                ; NUEVO_DESIGN_mm_interconnect_0_rsp_demux_003      ; NUEVO_DESIGN ;
;          |NUEVO_DESIGN_mm_interconnect_0_rsp_demux_003:rsp_demux_011|                                                                   ; 4 (4)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |HPS_FPGA|NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|NUEVO_DESIGN_mm_interconnect_0_rsp_demux_003:rsp_demux_011                                                                                                                                                                                                                                ; NUEVO_DESIGN_mm_interconnect_0_rsp_demux_003      ; NUEVO_DESIGN ;
;          |NUEVO_DESIGN_mm_interconnect_0_rsp_mux:rsp_mux|                                                                               ; 175 (175)           ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |HPS_FPGA|NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|NUEVO_DESIGN_mm_interconnect_0_rsp_mux:rsp_mux                                                                                                                                                                                                                                            ; NUEVO_DESIGN_mm_interconnect_0_rsp_mux            ; NUEVO_DESIGN ;
;          |NUEVO_DESIGN_mm_interconnect_0_rsp_mux_001:rsp_mux_001|                                                                       ; 86 (86)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |HPS_FPGA|NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|NUEVO_DESIGN_mm_interconnect_0_rsp_mux_001:rsp_mux_001                                                                                                                                                                                                                                    ; NUEVO_DESIGN_mm_interconnect_0_rsp_mux_001        ; NUEVO_DESIGN ;
;          |NUEVO_DESIGN_mm_interconnect_0_rsp_mux_001:rsp_mux_002|                                                                       ; 136 (136)           ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |HPS_FPGA|NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|NUEVO_DESIGN_mm_interconnect_0_rsp_mux_001:rsp_mux_002                                                                                                                                                                                                                                    ; NUEVO_DESIGN_mm_interconnect_0_rsp_mux_001        ; NUEVO_DESIGN ;
;          |altera_avalon_sc_fifo:keys_s1_agent_rdata_fifo|                                                                               ; 9 (9)               ; 10 (10)                   ; 0                 ; 0          ; 0    ; 0            ; |HPS_FPGA|NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:keys_s1_agent_rdata_fifo                                                                                                                                                                                                                                            ; altera_avalon_sc_fifo                             ; NUEVO_DESIGN ;
;          |altera_avalon_sc_fifo:keys_s1_agent_rsp_fifo|                                                                                 ; 26 (26)             ; 46 (46)                   ; 0                 ; 0          ; 0    ; 0            ; |HPS_FPGA|NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:keys_s1_agent_rsp_fifo                                                                                                                                                                                                                                              ; altera_avalon_sc_fifo                             ; NUEVO_DESIGN ;
;          |altera_avalon_sc_fifo:leds_s1_agent_rdata_fifo|                                                                               ; 15 (15)             ; 22 (22)                   ; 0                 ; 0          ; 0    ; 0            ; |HPS_FPGA|NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:leds_s1_agent_rdata_fifo                                                                                                                                                                                                                                            ; altera_avalon_sc_fifo                             ; NUEVO_DESIGN ;
;          |altera_avalon_sc_fifo:leds_s1_agent_rsp_fifo|                                                                                 ; 30 (30)             ; 52 (52)                   ; 0                 ; 0          ; 0    ; 0            ; |HPS_FPGA|NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:leds_s1_agent_rsp_fifo                                                                                                                                                                                                                                              ; altera_avalon_sc_fifo                             ; NUEVO_DESIGN ;
;          |altera_avalon_sc_fifo:ram_s1_agent_rdata_fifo|                                                                                ; 35 (35)             ; 66 (66)                   ; 0                 ; 0          ; 0    ; 0            ; |HPS_FPGA|NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ram_s1_agent_rdata_fifo                                                                                                                                                                                                                                             ; altera_avalon_sc_fifo                             ; NUEVO_DESIGN ;
;          |altera_avalon_sc_fifo:ram_s1_agent_rsp_fifo|                                                                                  ; 5 (5)               ; 4 (4)                     ; 0                 ; 0          ; 0    ; 0            ; |HPS_FPGA|NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ram_s1_agent_rsp_fifo                                                                                                                                                                                                                                               ; altera_avalon_sc_fifo                             ; NUEVO_DESIGN ;
;          |altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|                                                                              ; 16 (16)             ; 26 (26)                   ; 128               ; 0          ; 0    ; 0            ; |HPS_FPGA|NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo                                                                                                                                                                                                                                           ; altera_avalon_sc_fifo                             ; NUEVO_DESIGN ;
;             |altsyncram:mem_rtl_0|                                                                                                      ; 0 (0)               ; 0 (0)                     ; 128               ; 0          ; 0    ; 0            ; |HPS_FPGA|NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|altsyncram:mem_rtl_0                                                                                                                                                                                                                      ; altsyncram                                        ; work         ;
;                |altsyncram_40n1:auto_generated|                                                                                         ; 0 (0)               ; 0 (0)                     ; 128               ; 0          ; 0    ; 0            ; |HPS_FPGA|NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_40n1:auto_generated                                                                                                                                                                                       ; altsyncram_40n1                                   ; work         ;
;          |altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|                                                                                ; 55 (55)             ; 312 (312)                 ; 0                 ; 0          ; 0    ; 0            ; |HPS_FPGA|NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo                                                                                                                                                                                                                                             ; altera_avalon_sc_fifo                             ; NUEVO_DESIGN ;
;          |altera_avalon_sc_fifo:seg1_s1_agent_rdata_fifo|                                                                               ; 11 (11)             ; 16 (16)                   ; 0                 ; 0          ; 0    ; 0            ; |HPS_FPGA|NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:seg1_s1_agent_rdata_fifo                                                                                                                                                                                                                                            ; altera_avalon_sc_fifo                             ; NUEVO_DESIGN ;
;          |altera_avalon_sc_fifo:seg1_s1_agent_rsp_fifo|                                                                                 ; 31 (31)             ; 52 (52)                   ; 0                 ; 0          ; 0    ; 0            ; |HPS_FPGA|NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:seg1_s1_agent_rsp_fifo                                                                                                                                                                                                                                              ; altera_avalon_sc_fifo                             ; NUEVO_DESIGN ;
;          |altera_avalon_sc_fifo:seg2_s1_agent_rdata_fifo|                                                                               ; 11 (11)             ; 16 (16)                   ; 0                 ; 0          ; 0    ; 0            ; |HPS_FPGA|NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:seg2_s1_agent_rdata_fifo                                                                                                                                                                                                                                            ; altera_avalon_sc_fifo                             ; NUEVO_DESIGN ;
;          |altera_avalon_sc_fifo:seg2_s1_agent_rsp_fifo|                                                                                 ; 30 (30)             ; 52 (52)                   ; 0                 ; 0          ; 0    ; 0            ; |HPS_FPGA|NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:seg2_s1_agent_rsp_fifo                                                                                                                                                                                                                                              ; altera_avalon_sc_fifo                             ; NUEVO_DESIGN ;
;          |altera_avalon_sc_fifo:seg3_s1_agent_rdata_fifo|                                                                               ; 11 (11)             ; 16 (16)                   ; 0                 ; 0          ; 0    ; 0            ; |HPS_FPGA|NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:seg3_s1_agent_rdata_fifo                                                                                                                                                                                                                                            ; altera_avalon_sc_fifo                             ; NUEVO_DESIGN ;
;          |altera_avalon_sc_fifo:seg3_s1_agent_rsp_fifo|                                                                                 ; 30 (30)             ; 52 (52)                   ; 0                 ; 0          ; 0    ; 0            ; |HPS_FPGA|NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:seg3_s1_agent_rsp_fifo                                                                                                                                                                                                                                              ; altera_avalon_sc_fifo                             ; NUEVO_DESIGN ;
;          |altera_avalon_sc_fifo:seg4_s1_agent_rdata_fifo|                                                                               ; 11 (11)             ; 16 (16)                   ; 0                 ; 0          ; 0    ; 0            ; |HPS_FPGA|NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:seg4_s1_agent_rdata_fifo                                                                                                                                                                                                                                            ; altera_avalon_sc_fifo                             ; NUEVO_DESIGN ;
;          |altera_avalon_sc_fifo:seg4_s1_agent_rsp_fifo|                                                                                 ; 30 (30)             ; 52 (52)                   ; 0                 ; 0          ; 0    ; 0            ; |HPS_FPGA|NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:seg4_s1_agent_rsp_fifo                                                                                                                                                                                                                                              ; altera_avalon_sc_fifo                             ; NUEVO_DESIGN ;
;          |altera_avalon_sc_fifo:seg5_s1_agent_rdata_fifo|                                                                               ; 11 (11)             ; 16 (16)                   ; 0                 ; 0          ; 0    ; 0            ; |HPS_FPGA|NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:seg5_s1_agent_rdata_fifo                                                                                                                                                                                                                                            ; altera_avalon_sc_fifo                             ; NUEVO_DESIGN ;
;          |altera_avalon_sc_fifo:seg5_s1_agent_rsp_fifo|                                                                                 ; 30 (30)             ; 52 (52)                   ; 0                 ; 0          ; 0    ; 0            ; |HPS_FPGA|NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:seg5_s1_agent_rsp_fifo                                                                                                                                                                                                                                              ; altera_avalon_sc_fifo                             ; NUEVO_DESIGN ;
;          |altera_avalon_sc_fifo:seg6_s1_agent_rdata_fifo|                                                                               ; 11 (11)             ; 16 (16)                   ; 0                 ; 0          ; 0    ; 0            ; |HPS_FPGA|NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:seg6_s1_agent_rdata_fifo                                                                                                                                                                                                                                            ; altera_avalon_sc_fifo                             ; NUEVO_DESIGN ;
;          |altera_avalon_sc_fifo:seg6_s1_agent_rsp_fifo|                                                                                 ; 30 (30)             ; 52 (52)                   ; 0                 ; 0          ; 0    ; 0            ; |HPS_FPGA|NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:seg6_s1_agent_rsp_fifo                                                                                                                                                                                                                                              ; altera_avalon_sc_fifo                             ; NUEVO_DESIGN ;
;          |altera_avalon_sc_fifo:sw_s1_agent_rdata_fifo|                                                                                 ; 14 (14)             ; 22 (22)                   ; 0                 ; 0          ; 0    ; 0            ; |HPS_FPGA|NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sw_s1_agent_rdata_fifo                                                                                                                                                                                                                                              ; altera_avalon_sc_fifo                             ; NUEVO_DESIGN ;
;          |altera_avalon_sc_fifo:sw_s1_agent_rsp_fifo|                                                                                   ; 30 (30)             ; 52 (52)                   ; 0                 ; 0          ; 0    ; 0            ; |HPS_FPGA|NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sw_s1_agent_rsp_fifo                                                                                                                                                                                                                                                ; altera_avalon_sc_fifo                             ; NUEVO_DESIGN ;
;          |altera_avalon_sc_fifo:timer_s1_agent_rdata_fifo|                                                                              ; 20 (20)             ; 34 (34)                   ; 0                 ; 0          ; 0    ; 0            ; |HPS_FPGA|NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rdata_fifo                                                                                                                                                                                                                                           ; altera_avalon_sc_fifo                             ; NUEVO_DESIGN ;
;          |altera_avalon_sc_fifo:timer_s1_agent_rsp_fifo|                                                                                ; 5 (5)               ; 4 (4)                     ; 0                 ; 0          ; 0    ; 0            ; |HPS_FPGA|NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rsp_fifo                                                                                                                                                                                                                                             ; altera_avalon_sc_fifo                             ; NUEVO_DESIGN ;
;          |altera_merlin_axi_master_ni:hps_0_h2f_axi_master_agent|                                                                       ; 119 (51)            ; 32 (6)                    ; 0                 ; 0          ; 0    ; 0            ; |HPS_FPGA|NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_master_ni:hps_0_h2f_axi_master_agent                                                                                                                                                                                                                                    ; altera_merlin_axi_master_ni                       ; NUEVO_DESIGN ;
;             |altera_merlin_address_alignment:align_address_to_size|                                                                     ; 68 (68)             ; 26 (26)                   ; 0                 ; 0          ; 0    ; 0            ; |HPS_FPGA|NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_master_ni:hps_0_h2f_axi_master_agent|altera_merlin_address_alignment:align_address_to_size                                                                                                                                                                              ; altera_merlin_address_alignment                   ; NUEVO_DESIGN ;
;          |altera_merlin_axi_master_ni:hps_0_h2f_lw_axi_master_agent|                                                                    ; 93 (59)             ; 16 (8)                    ; 0                 ; 0          ; 0    ; 0            ; |HPS_FPGA|NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_master_ni:hps_0_h2f_lw_axi_master_agent                                                                                                                                                                                                                                 ; altera_merlin_axi_master_ni                       ; NUEVO_DESIGN ;
;             |altera_merlin_address_alignment:align_address_to_size|                                                                     ; 34 (34)             ; 8 (8)                     ; 0                 ; 0          ; 0    ; 0            ; |HPS_FPGA|NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_master_ni:hps_0_h2f_lw_axi_master_agent|altera_merlin_address_alignment:align_address_to_size                                                                                                                                                                           ; altera_merlin_address_alignment                   ; NUEVO_DESIGN ;
;          |altera_merlin_burst_adapter:keys_s1_burst_adapter|                                                                            ; 71 (0)              ; 62 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |HPS_FPGA|NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:keys_s1_burst_adapter                                                                                                                                                                                                                                         ; altera_merlin_burst_adapter                       ; NUEVO_DESIGN ;
;             |altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|                                           ; 71 (70)             ; 62 (62)                   ; 0                 ; 0          ; 0    ; 0            ; |HPS_FPGA|NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:keys_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter                                                                                                                                                         ; altera_merlin_burst_adapter_13_1                  ; NUEVO_DESIGN ;
;                |altera_merlin_address_alignment:align_address_to_size|                                                                  ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |HPS_FPGA|NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:keys_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_address_alignment:align_address_to_size                                                                                                   ; altera_merlin_address_alignment                   ; NUEVO_DESIGN ;
;          |altera_merlin_burst_adapter:leds_s1_burst_adapter|                                                                            ; 77 (0)              ; 76 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |HPS_FPGA|NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:leds_s1_burst_adapter                                                                                                                                                                                                                                         ; altera_merlin_burst_adapter                       ; NUEVO_DESIGN ;
;             |altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|                                           ; 77 (76)             ; 76 (76)                   ; 0                 ; 0          ; 0    ; 0            ; |HPS_FPGA|NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:leds_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter                                                                                                                                                         ; altera_merlin_burst_adapter_13_1                  ; NUEVO_DESIGN ;
;                |altera_merlin_address_alignment:align_address_to_size|                                                                  ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |HPS_FPGA|NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:leds_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_address_alignment:align_address_to_size                                                                                                   ; altera_merlin_address_alignment                   ; NUEVO_DESIGN ;
;          |altera_merlin_burst_adapter:sdram_s1_burst_adapter|                                                                           ; 155 (0)             ; 132 (0)                   ; 0                 ; 0          ; 0    ; 0            ; |HPS_FPGA|NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_s1_burst_adapter                                                                                                                                                                                                                                        ; altera_merlin_burst_adapter                       ; NUEVO_DESIGN ;
;             |altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|                                           ; 155 (154)           ; 132 (132)                 ; 0                 ; 0          ; 0    ; 0            ; |HPS_FPGA|NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter                                                                                                                                                        ; altera_merlin_burst_adapter_13_1                  ; NUEVO_DESIGN ;
;                |altera_merlin_address_alignment:align_address_to_size|                                                                  ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |HPS_FPGA|NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_address_alignment:align_address_to_size                                                                                                  ; altera_merlin_address_alignment                   ; NUEVO_DESIGN ;
;          |altera_merlin_burst_adapter:seg1_s1_burst_adapter|                                                                            ; 78 (0)              ; 73 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |HPS_FPGA|NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:seg1_s1_burst_adapter                                                                                                                                                                                                                                         ; altera_merlin_burst_adapter                       ; NUEVO_DESIGN ;
;             |altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|                                           ; 78 (77)             ; 73 (73)                   ; 0                 ; 0          ; 0    ; 0            ; |HPS_FPGA|NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:seg1_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter                                                                                                                                                         ; altera_merlin_burst_adapter_13_1                  ; NUEVO_DESIGN ;
;                |altera_merlin_address_alignment:align_address_to_size|                                                                  ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |HPS_FPGA|NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:seg1_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_address_alignment:align_address_to_size                                                                                                   ; altera_merlin_address_alignment                   ; NUEVO_DESIGN ;
;          |altera_merlin_burst_adapter:seg2_s1_burst_adapter|                                                                            ; 78 (0)              ; 73 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |HPS_FPGA|NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:seg2_s1_burst_adapter                                                                                                                                                                                                                                         ; altera_merlin_burst_adapter                       ; NUEVO_DESIGN ;
;             |altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|                                           ; 78 (77)             ; 73 (73)                   ; 0                 ; 0          ; 0    ; 0            ; |HPS_FPGA|NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:seg2_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter                                                                                                                                                         ; altera_merlin_burst_adapter_13_1                  ; NUEVO_DESIGN ;
;                |altera_merlin_address_alignment:align_address_to_size|                                                                  ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |HPS_FPGA|NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:seg2_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_address_alignment:align_address_to_size                                                                                                   ; altera_merlin_address_alignment                   ; NUEVO_DESIGN ;
;          |altera_merlin_burst_adapter:seg3_s1_burst_adapter|                                                                            ; 78 (0)              ; 73 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |HPS_FPGA|NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:seg3_s1_burst_adapter                                                                                                                                                                                                                                         ; altera_merlin_burst_adapter                       ; NUEVO_DESIGN ;
;             |altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|                                           ; 78 (77)             ; 73 (73)                   ; 0                 ; 0          ; 0    ; 0            ; |HPS_FPGA|NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:seg3_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter                                                                                                                                                         ; altera_merlin_burst_adapter_13_1                  ; NUEVO_DESIGN ;
;                |altera_merlin_address_alignment:align_address_to_size|                                                                  ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |HPS_FPGA|NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:seg3_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_address_alignment:align_address_to_size                                                                                                   ; altera_merlin_address_alignment                   ; NUEVO_DESIGN ;
;          |altera_merlin_burst_adapter:seg4_s1_burst_adapter|                                                                            ; 79 (0)              ; 73 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |HPS_FPGA|NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:seg4_s1_burst_adapter                                                                                                                                                                                                                                         ; altera_merlin_burst_adapter                       ; NUEVO_DESIGN ;
;             |altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|                                           ; 79 (78)             ; 73 (73)                   ; 0                 ; 0          ; 0    ; 0            ; |HPS_FPGA|NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:seg4_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter                                                                                                                                                         ; altera_merlin_burst_adapter_13_1                  ; NUEVO_DESIGN ;
;                |altera_merlin_address_alignment:align_address_to_size|                                                                  ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |HPS_FPGA|NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:seg4_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_address_alignment:align_address_to_size                                                                                                   ; altera_merlin_address_alignment                   ; NUEVO_DESIGN ;
;          |altera_merlin_burst_adapter:seg5_s1_burst_adapter|                                                                            ; 78 (0)              ; 73 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |HPS_FPGA|NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:seg5_s1_burst_adapter                                                                                                                                                                                                                                         ; altera_merlin_burst_adapter                       ; NUEVO_DESIGN ;
;             |altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|                                           ; 78 (77)             ; 73 (73)                   ; 0                 ; 0          ; 0    ; 0            ; |HPS_FPGA|NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:seg5_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter                                                                                                                                                         ; altera_merlin_burst_adapter_13_1                  ; NUEVO_DESIGN ;
;                |altera_merlin_address_alignment:align_address_to_size|                                                                  ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |HPS_FPGA|NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:seg5_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_address_alignment:align_address_to_size                                                                                                   ; altera_merlin_address_alignment                   ; NUEVO_DESIGN ;
;          |altera_merlin_burst_adapter:seg6_s1_burst_adapter|                                                                            ; 78 (0)              ; 74 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |HPS_FPGA|NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:seg6_s1_burst_adapter                                                                                                                                                                                                                                         ; altera_merlin_burst_adapter                       ; NUEVO_DESIGN ;
;             |altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|                                           ; 78 (77)             ; 74 (74)                   ; 0                 ; 0          ; 0    ; 0            ; |HPS_FPGA|NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:seg6_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter                                                                                                                                                         ; altera_merlin_burst_adapter_13_1                  ; NUEVO_DESIGN ;
;                |altera_merlin_address_alignment:align_address_to_size|                                                                  ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |HPS_FPGA|NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:seg6_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_address_alignment:align_address_to_size                                                                                                   ; altera_merlin_address_alignment                   ; NUEVO_DESIGN ;
;          |altera_merlin_burst_adapter:sw_s1_burst_adapter|                                                                              ; 79 (0)              ; 66 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |HPS_FPGA|NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sw_s1_burst_adapter                                                                                                                                                                                                                                           ; altera_merlin_burst_adapter                       ; NUEVO_DESIGN ;
;             |altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|                                           ; 79 (78)             ; 66 (66)                   ; 0                 ; 0          ; 0    ; 0            ; |HPS_FPGA|NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sw_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter                                                                                                                                                           ; altera_merlin_burst_adapter_13_1                  ; NUEVO_DESIGN ;
;                |altera_merlin_address_alignment:align_address_to_size|                                                                  ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |HPS_FPGA|NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sw_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_address_alignment:align_address_to_size                                                                                                     ; altera_merlin_address_alignment                   ; NUEVO_DESIGN ;
;          |altera_merlin_master_agent:nios2_qsys_0_data_master_agent|                                                                    ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |HPS_FPGA|NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_qsys_0_data_master_agent                                                                                                                                                                                                                                 ; altera_merlin_master_agent                        ; NUEVO_DESIGN ;
;          |altera_merlin_master_translator:nios2_qsys_0_data_master_translator|                                                          ; 2 (2)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |HPS_FPGA|NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_qsys_0_data_master_translator                                                                                                                                                                                                                       ; altera_merlin_master_translator                   ; NUEVO_DESIGN ;
;          |altera_merlin_slave_agent:keys_s1_agent|                                                                                      ; 27 (7)              ; 8 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |HPS_FPGA|NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:keys_s1_agent                                                                                                                                                                                                                                                   ; altera_merlin_slave_agent                         ; NUEVO_DESIGN ;
;             |altera_merlin_burst_uncompressor:uncompressor|                                                                             ; 20 (20)             ; 8 (8)                     ; 0                 ; 0          ; 0    ; 0            ; |HPS_FPGA|NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:keys_s1_agent|altera_merlin_burst_uncompressor:uncompressor                                                                                                                                                                                                     ; altera_merlin_burst_uncompressor                  ; NUEVO_DESIGN ;
;          |altera_merlin_slave_agent:leds_s1_agent|                                                                                      ; 30 (10)             ; 8 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |HPS_FPGA|NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:leds_s1_agent                                                                                                                                                                                                                                                   ; altera_merlin_slave_agent                         ; NUEVO_DESIGN ;
;             |altera_merlin_burst_uncompressor:uncompressor|                                                                             ; 20 (20)             ; 8 (8)                     ; 0                 ; 0          ; 0    ; 0            ; |HPS_FPGA|NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:leds_s1_agent|altera_merlin_burst_uncompressor:uncompressor                                                                                                                                                                                                     ; altera_merlin_burst_uncompressor                  ; NUEVO_DESIGN ;
;          |altera_merlin_slave_agent:ram_s1_agent|                                                                                       ; 4 (4)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |HPS_FPGA|NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:ram_s1_agent                                                                                                                                                                                                                                                    ; altera_merlin_slave_agent                         ; NUEVO_DESIGN ;
;          |altera_merlin_slave_agent:sdram_s1_agent|                                                                                     ; 65 (9)              ; 15 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |HPS_FPGA|NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent                                                                                                                                                                                                                                                  ; altera_merlin_slave_agent                         ; NUEVO_DESIGN ;
;             |altera_merlin_burst_uncompressor:uncompressor|                                                                             ; 56 (56)             ; 15 (15)                   ; 0                 ; 0          ; 0    ; 0            ; |HPS_FPGA|NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor                                                                                                                                                                                                    ; altera_merlin_burst_uncompressor                  ; NUEVO_DESIGN ;
;          |altera_merlin_slave_agent:seg1_s1_agent|                                                                                      ; 28 (9)              ; 8 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |HPS_FPGA|NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:seg1_s1_agent                                                                                                                                                                                                                                                   ; altera_merlin_slave_agent                         ; NUEVO_DESIGN ;
;             |altera_merlin_burst_uncompressor:uncompressor|                                                                             ; 19 (19)             ; 8 (8)                     ; 0                 ; 0          ; 0    ; 0            ; |HPS_FPGA|NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:seg1_s1_agent|altera_merlin_burst_uncompressor:uncompressor                                                                                                                                                                                                     ; altera_merlin_burst_uncompressor                  ; NUEVO_DESIGN ;
;          |altera_merlin_slave_agent:seg2_s1_agent|                                                                                      ; 29 (9)              ; 8 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |HPS_FPGA|NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:seg2_s1_agent                                                                                                                                                                                                                                                   ; altera_merlin_slave_agent                         ; NUEVO_DESIGN ;
;             |altera_merlin_burst_uncompressor:uncompressor|                                                                             ; 20 (20)             ; 8 (8)                     ; 0                 ; 0          ; 0    ; 0            ; |HPS_FPGA|NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:seg2_s1_agent|altera_merlin_burst_uncompressor:uncompressor                                                                                                                                                                                                     ; altera_merlin_burst_uncompressor                  ; NUEVO_DESIGN ;
;          |altera_merlin_slave_agent:seg3_s1_agent|                                                                                      ; 29 (9)              ; 8 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |HPS_FPGA|NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:seg3_s1_agent                                                                                                                                                                                                                                                   ; altera_merlin_slave_agent                         ; NUEVO_DESIGN ;
;             |altera_merlin_burst_uncompressor:uncompressor|                                                                             ; 20 (20)             ; 8 (8)                     ; 0                 ; 0          ; 0    ; 0            ; |HPS_FPGA|NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:seg3_s1_agent|altera_merlin_burst_uncompressor:uncompressor                                                                                                                                                                                                     ; altera_merlin_burst_uncompressor                  ; NUEVO_DESIGN ;
;          |altera_merlin_slave_agent:seg4_s1_agent|                                                                                      ; 29 (9)              ; 8 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |HPS_FPGA|NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:seg4_s1_agent                                                                                                                                                                                                                                                   ; altera_merlin_slave_agent                         ; NUEVO_DESIGN ;
;             |altera_merlin_burst_uncompressor:uncompressor|                                                                             ; 20 (20)             ; 8 (8)                     ; 0                 ; 0          ; 0    ; 0            ; |HPS_FPGA|NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:seg4_s1_agent|altera_merlin_burst_uncompressor:uncompressor                                                                                                                                                                                                     ; altera_merlin_burst_uncompressor                  ; NUEVO_DESIGN ;
;          |altera_merlin_slave_agent:seg5_s1_agent|                                                                                      ; 29 (9)              ; 8 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |HPS_FPGA|NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:seg5_s1_agent                                                                                                                                                                                                                                                   ; altera_merlin_slave_agent                         ; NUEVO_DESIGN ;
;             |altera_merlin_burst_uncompressor:uncompressor|                                                                             ; 20 (20)             ; 8 (8)                     ; 0                 ; 0          ; 0    ; 0            ; |HPS_FPGA|NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:seg5_s1_agent|altera_merlin_burst_uncompressor:uncompressor                                                                                                                                                                                                     ; altera_merlin_burst_uncompressor                  ; NUEVO_DESIGN ;
;          |altera_merlin_slave_agent:seg6_s1_agent|                                                                                      ; 29 (9)              ; 8 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |HPS_FPGA|NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:seg6_s1_agent                                                                                                                                                                                                                                                   ; altera_merlin_slave_agent                         ; NUEVO_DESIGN ;
;             |altera_merlin_burst_uncompressor:uncompressor|                                                                             ; 20 (20)             ; 8 (8)                     ; 0                 ; 0          ; 0    ; 0            ; |HPS_FPGA|NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:seg6_s1_agent|altera_merlin_burst_uncompressor:uncompressor                                                                                                                                                                                                     ; altera_merlin_burst_uncompressor                  ; NUEVO_DESIGN ;
;          |altera_merlin_slave_agent:sw_s1_agent|                                                                                        ; 29 (9)              ; 8 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |HPS_FPGA|NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sw_s1_agent                                                                                                                                                                                                                                                     ; altera_merlin_slave_agent                         ; NUEVO_DESIGN ;
;             |altera_merlin_burst_uncompressor:uncompressor|                                                                             ; 20 (20)             ; 8 (8)                     ; 0                 ; 0          ; 0    ; 0            ; |HPS_FPGA|NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sw_s1_agent|altera_merlin_burst_uncompressor:uncompressor                                                                                                                                                                                                       ; altera_merlin_burst_uncompressor                  ; NUEVO_DESIGN ;
;          |altera_merlin_slave_agent:timer_s1_agent|                                                                                     ; 5 (5)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |HPS_FPGA|NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:timer_s1_agent                                                                                                                                                                                                                                                  ; altera_merlin_slave_agent                         ; NUEVO_DESIGN ;
;          |altera_merlin_slave_translator:keys_s1_translator|                                                                            ; 6 (6)               ; 7 (7)                     ; 0                 ; 0          ; 0    ; 0            ; |HPS_FPGA|NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:keys_s1_translator                                                                                                                                                                                                                                         ; altera_merlin_slave_translator                    ; NUEVO_DESIGN ;
;          |altera_merlin_slave_translator:leds_s1_translator|                                                                            ; 5 (5)               ; 13 (13)                   ; 0                 ; 0          ; 0    ; 0            ; |HPS_FPGA|NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:leds_s1_translator                                                                                                                                                                                                                                         ; altera_merlin_slave_translator                    ; NUEVO_DESIGN ;
;          |altera_merlin_slave_translator:ram_s1_translator|                                                                             ; 2 (2)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |HPS_FPGA|NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:ram_s1_translator                                                                                                                                                                                                                                          ; altera_merlin_slave_translator                    ; NUEVO_DESIGN ;
;          |altera_merlin_slave_translator:seg1_s1_translator|                                                                            ; 6 (6)               ; 10 (10)                   ; 0                 ; 0          ; 0    ; 0            ; |HPS_FPGA|NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:seg1_s1_translator                                                                                                                                                                                                                                         ; altera_merlin_slave_translator                    ; NUEVO_DESIGN ;
;          |altera_merlin_slave_translator:seg2_s1_translator|                                                                            ; 6 (6)               ; 10 (10)                   ; 0                 ; 0          ; 0    ; 0            ; |HPS_FPGA|NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:seg2_s1_translator                                                                                                                                                                                                                                         ; altera_merlin_slave_translator                    ; NUEVO_DESIGN ;
;          |altera_merlin_slave_translator:seg3_s1_translator|                                                                            ; 6 (6)               ; 10 (10)                   ; 0                 ; 0          ; 0    ; 0            ; |HPS_FPGA|NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:seg3_s1_translator                                                                                                                                                                                                                                         ; altera_merlin_slave_translator                    ; NUEVO_DESIGN ;
;          |altera_merlin_slave_translator:seg4_s1_translator|                                                                            ; 6 (6)               ; 10 (10)                   ; 0                 ; 0          ; 0    ; 0            ; |HPS_FPGA|NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:seg4_s1_translator                                                                                                                                                                                                                                         ; altera_merlin_slave_translator                    ; NUEVO_DESIGN ;
;          |altera_merlin_slave_translator:seg5_s1_translator|                                                                            ; 6 (6)               ; 10 (10)                   ; 0                 ; 0          ; 0    ; 0            ; |HPS_FPGA|NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:seg5_s1_translator                                                                                                                                                                                                                                         ; altera_merlin_slave_translator                    ; NUEVO_DESIGN ;
;          |altera_merlin_slave_translator:seg6_s1_translator|                                                                            ; 6 (6)               ; 10 (10)                   ; 0                 ; 0          ; 0    ; 0            ; |HPS_FPGA|NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:seg6_s1_translator                                                                                                                                                                                                                                         ; altera_merlin_slave_translator                    ; NUEVO_DESIGN ;
;          |altera_merlin_slave_translator:sw_s1_translator|                                                                              ; 6 (6)               ; 13 (13)                   ; 0                 ; 0          ; 0    ; 0            ; |HPS_FPGA|NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sw_s1_translator                                                                                                                                                                                                                                           ; altera_merlin_slave_translator                    ; NUEVO_DESIGN ;
;          |altera_merlin_slave_translator:timer_s1_translator|                                                                           ; 6 (6)               ; 19 (19)                   ; 0                 ; 0          ; 0    ; 0            ; |HPS_FPGA|NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:timer_s1_translator                                                                                                                                                                                                                                        ; altera_merlin_slave_translator                    ; NUEVO_DESIGN ;
;          |altera_merlin_traffic_limiter:hps_0_h2f_lw_axi_master_rd_limiter|                                                             ; 10 (10)             ; 16 (16)                   ; 0                 ; 0          ; 0    ; 0            ; |HPS_FPGA|NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:hps_0_h2f_lw_axi_master_rd_limiter                                                                                                                                                                                                                          ; altera_merlin_traffic_limiter                     ; NUEVO_DESIGN ;
;          |altera_merlin_traffic_limiter:hps_0_h2f_lw_axi_master_wr_limiter|                                                             ; 14 (14)             ; 15 (15)                   ; 0                 ; 0          ; 0    ; 0            ; |HPS_FPGA|NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:hps_0_h2f_lw_axi_master_wr_limiter                                                                                                                                                                                                                          ; altera_merlin_traffic_limiter                     ; NUEVO_DESIGN ;
;          |altera_merlin_width_adapter:hps_0_h2f_axi_master_rd_to_sdram_s1_cmd_width_adapter|                                            ; 11 (11)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |HPS_FPGA|NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:hps_0_h2f_axi_master_rd_to_sdram_s1_cmd_width_adapter                                                                                                                                                                                                         ; altera_merlin_width_adapter                       ; NUEVO_DESIGN ;
;          |altera_merlin_width_adapter:hps_0_h2f_axi_master_wr_to_sdram_s1_cmd_width_adapter|                                            ; 86 (84)             ; 37 (37)                   ; 0                 ; 0          ; 0    ; 0            ; |HPS_FPGA|NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:hps_0_h2f_axi_master_wr_to_sdram_s1_cmd_width_adapter                                                                                                                                                                                                         ; altera_merlin_width_adapter                       ; NUEVO_DESIGN ;
;             |altera_merlin_address_alignment:check_and_align_address_to_size|                                                           ; 2 (2)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |HPS_FPGA|NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:hps_0_h2f_axi_master_wr_to_sdram_s1_cmd_width_adapter|altera_merlin_address_alignment:check_and_align_address_to_size                                                                                                                                         ; altera_merlin_address_alignment                   ; NUEVO_DESIGN ;
;          |altera_merlin_width_adapter:nios2_qsys_0_data_master_to_sdram_s1_cmd_width_adapter|                                           ; 61 (61)             ; 35 (35)                   ; 0                 ; 0          ; 0    ; 0            ; |HPS_FPGA|NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:nios2_qsys_0_data_master_to_sdram_s1_cmd_width_adapter                                                                                                                                                                                                        ; altera_merlin_width_adapter                       ; NUEVO_DESIGN ;
;          |altera_merlin_width_adapter:sdram_s1_to_hps_0_h2f_axi_master_rd_rsp_width_adapter|                                            ; 118 (118)           ; 48 (48)                   ; 0                 ; 0          ; 0    ; 0            ; |HPS_FPGA|NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_to_hps_0_h2f_axi_master_rd_rsp_width_adapter                                                                                                                                                                                                         ; altera_merlin_width_adapter                       ; NUEVO_DESIGN ;
;          |altera_merlin_width_adapter:sdram_s1_to_hps_0_h2f_axi_master_wr_rsp_width_adapter|                                            ; 14 (14)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |HPS_FPGA|NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_to_hps_0_h2f_axi_master_wr_rsp_width_adapter                                                                                                                                                                                                         ; altera_merlin_width_adapter                       ; NUEVO_DESIGN ;
;          |altera_merlin_width_adapter:sdram_s1_to_nios2_qsys_0_data_master_rsp_width_adapter|                                           ; 17 (17)             ; 16 (16)                   ; 0                 ; 0          ; 0    ; 0            ; |HPS_FPGA|NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_to_nios2_qsys_0_data_master_rsp_width_adapter                                                                                                                                                                                                        ; altera_merlin_width_adapter                       ; NUEVO_DESIGN ;
;       |NUEVO_DESIGN_mm_interconnect_1:mm_interconnect_1|                                                                                ; 3 (0)               ; 4 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |HPS_FPGA|NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_1:mm_interconnect_1                                                                                                                                                                                                                                                                                           ; NUEVO_DESIGN_mm_interconnect_1                    ; NUEVO_DESIGN ;
;          |altera_avalon_sc_fifo:rom_s1_agent_rsp_fifo|                                                                                  ; 2 (2)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |HPS_FPGA|NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:rom_s1_agent_rsp_fifo                                                                                                                                                                                                                                               ; altera_avalon_sc_fifo                             ; NUEVO_DESIGN ;
;          |altera_merlin_master_agent:nios2_qsys_0_instruction_master_agent|                                                             ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |HPS_FPGA|NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_1:mm_interconnect_1|altera_merlin_master_agent:nios2_qsys_0_instruction_master_agent                                                                                                                                                                                                                          ; altera_merlin_master_agent                        ; NUEVO_DESIGN ;
;          |altera_merlin_slave_translator:rom_s1_translator|                                                                             ; 1 (1)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |HPS_FPGA|NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:rom_s1_translator                                                                                                                                                                                                                                          ; altera_merlin_slave_translator                    ; NUEVO_DESIGN ;
;       |NUEVO_DESIGN_nios2_qsys_0:nios2_qsys_0|                                                                                          ; 875 (859)           ; 890 (842)                 ; 37760             ; 2          ; 0    ; 0            ; |HPS_FPGA|NUEVO_DESIGN:u0|NUEVO_DESIGN_nios2_qsys_0:nios2_qsys_0                                                                                                                                                                                                                                                                                                     ; NUEVO_DESIGN_nios2_qsys_0                         ; NUEVO_DESIGN ;
;          |NUEVO_DESIGN_nios2_qsys_0_ic_data_module:NUEVO_DESIGN_nios2_qsys_0_ic_data|                                                   ; 0 (0)               ; 0 (0)                     ; 32768             ; 0          ; 0    ; 0            ; |HPS_FPGA|NUEVO_DESIGN:u0|NUEVO_DESIGN_nios2_qsys_0:nios2_qsys_0|NUEVO_DESIGN_nios2_qsys_0_ic_data_module:NUEVO_DESIGN_nios2_qsys_0_ic_data                                                                                                                                                                                                                          ; NUEVO_DESIGN_nios2_qsys_0_ic_data_module          ; NUEVO_DESIGN ;
;             |altsyncram:the_altsyncram|                                                                                                 ; 0 (0)               ; 0 (0)                     ; 32768             ; 0          ; 0    ; 0            ; |HPS_FPGA|NUEVO_DESIGN:u0|NUEVO_DESIGN_nios2_qsys_0:nios2_qsys_0|NUEVO_DESIGN_nios2_qsys_0_ic_data_module:NUEVO_DESIGN_nios2_qsys_0_ic_data|altsyncram:the_altsyncram                                                                                                                                                                                                ; altsyncram                                        ; work         ;
;                |altsyncram_spj1:auto_generated|                                                                                         ; 0 (0)               ; 0 (0)                     ; 32768             ; 0          ; 0    ; 0            ; |HPS_FPGA|NUEVO_DESIGN:u0|NUEVO_DESIGN_nios2_qsys_0:nios2_qsys_0|NUEVO_DESIGN_nios2_qsys_0_ic_data_module:NUEVO_DESIGN_nios2_qsys_0_ic_data|altsyncram:the_altsyncram|altsyncram_spj1:auto_generated                                                                                                                                                                 ; altsyncram_spj1                                   ; work         ;
;          |NUEVO_DESIGN_nios2_qsys_0_ic_tag_module:NUEVO_DESIGN_nios2_qsys_0_ic_tag|                                                     ; 0 (0)               ; 0 (0)                     ; 2944              ; 0          ; 0    ; 0            ; |HPS_FPGA|NUEVO_DESIGN:u0|NUEVO_DESIGN_nios2_qsys_0:nios2_qsys_0|NUEVO_DESIGN_nios2_qsys_0_ic_tag_module:NUEVO_DESIGN_nios2_qsys_0_ic_tag                                                                                                                                                                                                                            ; NUEVO_DESIGN_nios2_qsys_0_ic_tag_module           ; NUEVO_DESIGN ;
;             |altsyncram:the_altsyncram|                                                                                                 ; 0 (0)               ; 0 (0)                     ; 2944              ; 0          ; 0    ; 0            ; |HPS_FPGA|NUEVO_DESIGN:u0|NUEVO_DESIGN_nios2_qsys_0:nios2_qsys_0|NUEVO_DESIGN_nios2_qsys_0_ic_tag_module:NUEVO_DESIGN_nios2_qsys_0_ic_tag|altsyncram:the_altsyncram                                                                                                                                                                                                  ; altsyncram                                        ; work         ;
;                |altsyncram_aio1:auto_generated|                                                                                         ; 0 (0)               ; 0 (0)                     ; 2944              ; 0          ; 0    ; 0            ; |HPS_FPGA|NUEVO_DESIGN:u0|NUEVO_DESIGN_nios2_qsys_0:nios2_qsys_0|NUEVO_DESIGN_nios2_qsys_0_ic_tag_module:NUEVO_DESIGN_nios2_qsys_0_ic_tag|altsyncram:the_altsyncram|altsyncram_aio1:auto_generated                                                                                                                                                                   ; altsyncram_aio1                                   ; work         ;
;          |NUEVO_DESIGN_nios2_qsys_0_mult_cell:the_NUEVO_DESIGN_nios2_qsys_0_mult_cell|                                                  ; 16 (16)             ; 48 (0)                    ; 0                 ; 2          ; 0    ; 0            ; |HPS_FPGA|NUEVO_DESIGN:u0|NUEVO_DESIGN_nios2_qsys_0:nios2_qsys_0|NUEVO_DESIGN_nios2_qsys_0_mult_cell:the_NUEVO_DESIGN_nios2_qsys_0_mult_cell                                                                                                                                                                                                                         ; NUEVO_DESIGN_nios2_qsys_0_mult_cell               ; NUEVO_DESIGN ;
;             |altera_mult_add:the_altmult_add_part_1|                                                                                    ; 0 (0)               ; 32 (0)                    ; 0                 ; 1          ; 0    ; 0            ; |HPS_FPGA|NUEVO_DESIGN:u0|NUEVO_DESIGN_nios2_qsys_0:nios2_qsys_0|NUEVO_DESIGN_nios2_qsys_0_mult_cell:the_NUEVO_DESIGN_nios2_qsys_0_mult_cell|altera_mult_add:the_altmult_add_part_1                                                                                                                                                                                  ; altera_mult_add                                   ; work         ;
;                |altera_mult_add_ujt2:auto_generated|                                                                                    ; 0 (0)               ; 32 (0)                    ; 0                 ; 1          ; 0    ; 0            ; |HPS_FPGA|NUEVO_DESIGN:u0|NUEVO_DESIGN_nios2_qsys_0:nios2_qsys_0|NUEVO_DESIGN_nios2_qsys_0_mult_cell:the_NUEVO_DESIGN_nios2_qsys_0_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_ujt2:auto_generated                                                                                                                                              ; altera_mult_add_ujt2                              ; work         ;
;                   |altera_mult_add_rtl:altera_mult_add_rtl1|                                                                            ; 0 (0)               ; 32 (0)                    ; 0                 ; 1          ; 0    ; 0            ; |HPS_FPGA|NUEVO_DESIGN:u0|NUEVO_DESIGN_nios2_qsys_0:nios2_qsys_0|NUEVO_DESIGN_nios2_qsys_0_mult_cell:the_NUEVO_DESIGN_nios2_qsys_0_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_ujt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1                                                                                                     ; altera_mult_add_rtl                               ; work         ;
;                      |ama_multiplier_function:multiplier_block|                                                                         ; 0 (0)               ; 32 (0)                    ; 0                 ; 1          ; 0    ; 0            ; |HPS_FPGA|NUEVO_DESIGN:u0|NUEVO_DESIGN_nios2_qsys_0:nios2_qsys_0|NUEVO_DESIGN_nios2_qsys_0_mult_cell:the_NUEVO_DESIGN_nios2_qsys_0_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_ujt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block                                                            ; ama_multiplier_function                           ; work         ;
;                         |ama_register_function:multiplier_register_block_0|                                                             ; 0 (0)               ; 32 (32)                   ; 0                 ; 0          ; 0    ; 0            ; |HPS_FPGA|NUEVO_DESIGN:u0|NUEVO_DESIGN_nios2_qsys_0:nios2_qsys_0|NUEVO_DESIGN_nios2_qsys_0_mult_cell:the_NUEVO_DESIGN_nios2_qsys_0_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_ujt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0          ; ama_register_function                             ; work         ;
;             |altera_mult_add:the_altmult_add_part_2|                                                                                    ; 0 (0)               ; 16 (0)                    ; 0                 ; 1          ; 0    ; 0            ; |HPS_FPGA|NUEVO_DESIGN:u0|NUEVO_DESIGN_nios2_qsys_0:nios2_qsys_0|NUEVO_DESIGN_nios2_qsys_0_mult_cell:the_NUEVO_DESIGN_nios2_qsys_0_mult_cell|altera_mult_add:the_altmult_add_part_2                                                                                                                                                                                  ; altera_mult_add                                   ; work         ;
;                |altera_mult_add_0kt2:auto_generated|                                                                                    ; 0 (0)               ; 16 (0)                    ; 0                 ; 1          ; 0    ; 0            ; |HPS_FPGA|NUEVO_DESIGN:u0|NUEVO_DESIGN_nios2_qsys_0:nios2_qsys_0|NUEVO_DESIGN_nios2_qsys_0_mult_cell:the_NUEVO_DESIGN_nios2_qsys_0_mult_cell|altera_mult_add:the_altmult_add_part_2|altera_mult_add_0kt2:auto_generated                                                                                                                                              ; altera_mult_add_0kt2                              ; work         ;
;                   |altera_mult_add_rtl:altera_mult_add_rtl1|                                                                            ; 0 (0)               ; 16 (0)                    ; 0                 ; 1          ; 0    ; 0            ; |HPS_FPGA|NUEVO_DESIGN:u0|NUEVO_DESIGN_nios2_qsys_0:nios2_qsys_0|NUEVO_DESIGN_nios2_qsys_0_mult_cell:the_NUEVO_DESIGN_nios2_qsys_0_mult_cell|altera_mult_add:the_altmult_add_part_2|altera_mult_add_0kt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1                                                                                                     ; altera_mult_add_rtl                               ; work         ;
;                      |ama_multiplier_function:multiplier_block|                                                                         ; 0 (0)               ; 16 (0)                    ; 0                 ; 1          ; 0    ; 0            ; |HPS_FPGA|NUEVO_DESIGN:u0|NUEVO_DESIGN_nios2_qsys_0:nios2_qsys_0|NUEVO_DESIGN_nios2_qsys_0_mult_cell:the_NUEVO_DESIGN_nios2_qsys_0_mult_cell|altera_mult_add:the_altmult_add_part_2|altera_mult_add_0kt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block                                                            ; ama_multiplier_function                           ; work         ;
;                         |ama_register_function:multiplier_register_block_0|                                                             ; 0 (0)               ; 16 (16)                   ; 0                 ; 0          ; 0    ; 0            ; |HPS_FPGA|NUEVO_DESIGN:u0|NUEVO_DESIGN_nios2_qsys_0:nios2_qsys_0|NUEVO_DESIGN_nios2_qsys_0_mult_cell:the_NUEVO_DESIGN_nios2_qsys_0_mult_cell|altera_mult_add:the_altmult_add_part_2|altera_mult_add_0kt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0          ; ama_register_function                             ; work         ;
;          |NUEVO_DESIGN_nios2_qsys_0_register_bank_a_module:NUEVO_DESIGN_nios2_qsys_0_register_bank_a|                                   ; 0 (0)               ; 0 (0)                     ; 1024              ; 0          ; 0    ; 0            ; |HPS_FPGA|NUEVO_DESIGN:u0|NUEVO_DESIGN_nios2_qsys_0:nios2_qsys_0|NUEVO_DESIGN_nios2_qsys_0_register_bank_a_module:NUEVO_DESIGN_nios2_qsys_0_register_bank_a                                                                                                                                                                                                          ; NUEVO_DESIGN_nios2_qsys_0_register_bank_a_module  ; NUEVO_DESIGN ;
;             |altsyncram:the_altsyncram|                                                                                                 ; 0 (0)               ; 0 (0)                     ; 1024              ; 0          ; 0    ; 0            ; |HPS_FPGA|NUEVO_DESIGN:u0|NUEVO_DESIGN_nios2_qsys_0:nios2_qsys_0|NUEVO_DESIGN_nios2_qsys_0_register_bank_a_module:NUEVO_DESIGN_nios2_qsys_0_register_bank_a|altsyncram:the_altsyncram                                                                                                                                                                                ; altsyncram                                        ; work         ;
;                |altsyncram_b8o1:auto_generated|                                                                                         ; 0 (0)               ; 0 (0)                     ; 1024              ; 0          ; 0    ; 0            ; |HPS_FPGA|NUEVO_DESIGN:u0|NUEVO_DESIGN_nios2_qsys_0:nios2_qsys_0|NUEVO_DESIGN_nios2_qsys_0_register_bank_a_module:NUEVO_DESIGN_nios2_qsys_0_register_bank_a|altsyncram:the_altsyncram|altsyncram_b8o1:auto_generated                                                                                                                                                 ; altsyncram_b8o1                                   ; work         ;
;          |NUEVO_DESIGN_nios2_qsys_0_register_bank_b_module:NUEVO_DESIGN_nios2_qsys_0_register_bank_b|                                   ; 0 (0)               ; 0 (0)                     ; 1024              ; 0          ; 0    ; 0            ; |HPS_FPGA|NUEVO_DESIGN:u0|NUEVO_DESIGN_nios2_qsys_0:nios2_qsys_0|NUEVO_DESIGN_nios2_qsys_0_register_bank_b_module:NUEVO_DESIGN_nios2_qsys_0_register_bank_b                                                                                                                                                                                                          ; NUEVO_DESIGN_nios2_qsys_0_register_bank_b_module  ; NUEVO_DESIGN ;
;             |altsyncram:the_altsyncram|                                                                                                 ; 0 (0)               ; 0 (0)                     ; 1024              ; 0          ; 0    ; 0            ; |HPS_FPGA|NUEVO_DESIGN:u0|NUEVO_DESIGN_nios2_qsys_0:nios2_qsys_0|NUEVO_DESIGN_nios2_qsys_0_register_bank_b_module:NUEVO_DESIGN_nios2_qsys_0_register_bank_b|altsyncram:the_altsyncram                                                                                                                                                                                ; altsyncram                                        ; work         ;
;                |altsyncram_c8o1:auto_generated|                                                                                         ; 0 (0)               ; 0 (0)                     ; 1024              ; 0          ; 0    ; 0            ; |HPS_FPGA|NUEVO_DESIGN:u0|NUEVO_DESIGN_nios2_qsys_0:nios2_qsys_0|NUEVO_DESIGN_nios2_qsys_0_register_bank_b_module:NUEVO_DESIGN_nios2_qsys_0_register_bank_b|altsyncram:the_altsyncram|altsyncram_c8o1:auto_generated                                                                                                                                                 ; altsyncram_c8o1                                   ; work         ;
;       |altera_reset_controller:rst_controller_001|                                                                                      ; 0 (0)               ; 3 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |HPS_FPGA|NUEVO_DESIGN:u0|altera_reset_controller:rst_controller_001                                                                                                                                                                                                                                                                                                 ; altera_reset_controller                           ; NUEVO_DESIGN ;
;          |altera_reset_synchronizer:alt_rst_sync_uq1|                                                                                   ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |HPS_FPGA|NUEVO_DESIGN:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1                                                                                                                                                                                                                                                      ; altera_reset_synchronizer                         ; NUEVO_DESIGN ;
;       |altera_reset_controller:rst_controller|                                                                                          ; 6 (5)               ; 16 (10)                   ; 0                 ; 0          ; 0    ; 0            ; |HPS_FPGA|NUEVO_DESIGN:u0|altera_reset_controller:rst_controller                                                                                                                                                                                                                                                                                                     ; altera_reset_controller                           ; NUEVO_DESIGN ;
;          |altera_reset_synchronizer:alt_rst_req_sync_uq1|                                                                               ; 1 (1)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |HPS_FPGA|NUEVO_DESIGN:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1                                                                                                                                                                                                                                                      ; altera_reset_synchronizer                         ; NUEVO_DESIGN ;
;          |altera_reset_synchronizer:alt_rst_sync_uq1|                                                                                   ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |HPS_FPGA|NUEVO_DESIGN:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1                                                                                                                                                                                                                                                          ; altera_reset_synchronizer                         ; NUEVO_DESIGN ;
;    |pzdyqx:nabboc|                                                                                                                      ; 94 (0)              ; 72 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |HPS_FPGA|pzdyqx:nabboc                                                                                                                                                                                                                                                                                                                                              ; pzdyqx                                            ; work         ;
;       |pzdyqx_impl:pzdyqx_impl_inst|                                                                                                    ; 94 (12)             ; 72 (9)                    ; 0                 ; 0          ; 0    ; 0            ; |HPS_FPGA|pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst                                                                                                                                                                                                                                                                                                                 ; pzdyqx_impl                                       ; work         ;
;          |GHVD5181:\stratixiii_BITP7563_gen_0:stratixiii_BITP7563_gen_1|                                                                ; 49 (24)             ; 28 (8)                    ; 0                 ; 0          ; 0    ; 0            ; |HPS_FPGA|pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|GHVD5181:\stratixiii_BITP7563_gen_0:stratixiii_BITP7563_gen_1                                                                                                                                                                                                                                                   ; GHVD5181                                          ; work         ;
;             |LQYT7093:MBPH5020|                                                                                                         ; 25 (25)             ; 20 (20)                   ; 0                 ; 0          ; 0    ; 0            ; |HPS_FPGA|pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|GHVD5181:\stratixiii_BITP7563_gen_0:stratixiii_BITP7563_gen_1|LQYT7093:MBPH5020                                                                                                                                                                                                                                 ; LQYT7093                                          ; work         ;
;          |KIFI3548:TPOO7242|                                                                                                            ; 1 (1)               ; 13 (13)                   ; 0                 ; 0          ; 0    ; 0            ; |HPS_FPGA|pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|KIFI3548:TPOO7242                                                                                                                                                                                                                                                                                               ; KIFI3548                                          ; work         ;
;          |LQYT7093:LRYQ7721|                                                                                                            ; 18 (18)             ; 13 (13)                   ; 0                 ; 0          ; 0    ; 0            ; |HPS_FPGA|pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|LQYT7093:LRYQ7721                                                                                                                                                                                                                                                                                               ; LQYT7093                                          ; work         ;
;          |PUDL0439:ESUL0435|                                                                                                            ; 14 (14)             ; 9 (9)                     ; 0                 ; 0          ; 0    ; 0            ; |HPS_FPGA|pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435                                                                                                                                                                                                                                                                                               ; PUDL0439                                          ; work         ;
;    |sld_hub:auto_hub|                                                                                                                   ; 89 (1)              ; 77 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |HPS_FPGA|sld_hub:auto_hub                                                                                                                                                                                                                                                                                                                                           ; sld_hub                                           ; altera_sld   ;
;       |alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric| ; 88 (0)              ; 77 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |HPS_FPGA|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric                                                                                                                                                                                                           ; alt_sld_fab_with_jtag_input                       ; altera_sld   ;
;          |alt_sld_fab:instrumentation_fabric|                                                                                           ; 88 (0)              ; 77 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |HPS_FPGA|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric                                                                                                                                                                        ; alt_sld_fab                                       ; alt_sld_fab  ;
;             |alt_sld_fab_alt_sld_fab:alt_sld_fab|                                                                                       ; 88 (1)              ; 77 (5)                    ; 0                 ; 0          ; 0    ; 0            ; |HPS_FPGA|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab                                                                                                                                    ; alt_sld_fab_alt_sld_fab                           ; alt_sld_fab  ;
;                |alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|                                                                            ; 87 (0)              ; 72 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |HPS_FPGA|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric                                                                                        ; alt_sld_fab_alt_sld_fab_sldfabric                 ; alt_sld_fab  ;
;                   |sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|                                                                        ; 87 (55)             ; 72 (44)                   ; 0                 ; 0          ; 0    ; 0            ; |HPS_FPGA|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub                                           ; sld_jtag_hub                                      ; work         ;
;                      |sld_rom_sr:hub_info_reg|                                                                                          ; 14 (14)             ; 9 (9)                     ; 0                 ; 0          ; 0    ; 0            ; |HPS_FPGA|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg                   ; sld_rom_sr                                        ; work         ;
;                      |sld_shadow_jsm:shadow_jsm|                                                                                        ; 18 (18)             ; 19 (19)                   ; 0                 ; 0          ; 0    ; 0            ; |HPS_FPGA|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm                 ; sld_shadow_jsm                                    ; altera_sld   ;
+-----------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                                                                                                                                                                                 ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+---------+------------------------------------------+
; Name                                                                                                                                                                                                                  ; Type ; Mode             ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size    ; MIF                                      ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+---------+------------------------------------------+
; NUEVO_DESIGN:u0|NUEVO_DESIGN_RAM:ram|altsyncram:the_altsyncram|altsyncram_2nm1:auto_generated|ALTSYNCRAM                                                                                                              ; AUTO ; Single Port      ; 40000        ; 32           ; --           ; --           ; 1280000 ; NUEVO_DESIGN_RAM.hex                     ;
; NUEVO_DESIGN:u0|NUEVO_DESIGN_ROM:rom|altsyncram:the_altsyncram|altsyncram_gnm1:auto_generated|ALTSYNCRAM                                                                                                              ; AUTO ; Single Port      ; 40000        ; 32           ; --           ; --           ; 1280000 ; NUEVO_DESIGN_ROM.hex                     ;
; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_40n1:auto_generated|ALTSYNCRAM                                       ; AUTO ; Simple Dual Port ; 8            ; 16           ; 8            ; 16           ; 128     ; None                                     ;
; NUEVO_DESIGN:u0|NUEVO_DESIGN_nios2_qsys_0:nios2_qsys_0|NUEVO_DESIGN_nios2_qsys_0_ic_data_module:NUEVO_DESIGN_nios2_qsys_0_ic_data|altsyncram:the_altsyncram|altsyncram_spj1:auto_generated|ALTSYNCRAM                 ; AUTO ; Simple Dual Port ; 1024         ; 32           ; 1024         ; 32           ; 32768   ; None                                     ;
; NUEVO_DESIGN:u0|NUEVO_DESIGN_nios2_qsys_0:nios2_qsys_0|NUEVO_DESIGN_nios2_qsys_0_ic_tag_module:NUEVO_DESIGN_nios2_qsys_0_ic_tag|altsyncram:the_altsyncram|altsyncram_aio1:auto_generated|ALTSYNCRAM                   ; AUTO ; Simple Dual Port ; 128          ; 23           ; 128          ; 23           ; 2944    ; NUEVO_DESIGN_nios2_qsys_0_ic_tag_ram.mif ;
; NUEVO_DESIGN:u0|NUEVO_DESIGN_nios2_qsys_0:nios2_qsys_0|NUEVO_DESIGN_nios2_qsys_0_register_bank_a_module:NUEVO_DESIGN_nios2_qsys_0_register_bank_a|altsyncram:the_altsyncram|altsyncram_b8o1:auto_generated|ALTSYNCRAM ; AUTO ; Simple Dual Port ; 32           ; 32           ; 32           ; 32           ; 1024    ; NUEVO_DESIGN_nios2_qsys_0_rf_ram_a.mif   ;
; NUEVO_DESIGN:u0|NUEVO_DESIGN_nios2_qsys_0:nios2_qsys_0|NUEVO_DESIGN_nios2_qsys_0_register_bank_b_module:NUEVO_DESIGN_nios2_qsys_0_register_bank_b|altsyncram:the_altsyncram|altsyncram_c8o1:auto_generated|ALTSYNCRAM ; AUTO ; Simple Dual Port ; 32           ; 32           ; 32           ; 32           ; 1024    ; NUEVO_DESIGN_nios2_qsys_0_rf_ram_b.mif   ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+---------+------------------------------------------+


+-----------------------------------------------+
; Analysis & Synthesis DSP Block Usage Summary  ;
+---------------------------------+-------------+
; Statistic                       ; Number Used ;
+---------------------------------+-------------+
; Two Independent 18x18           ; 2           ;
; Total number of DSP blocks      ; 2           ;
;                                 ;             ;
; Fixed Point Unsigned Multiplier ; 2           ;
+---------------------------------+-------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis IP Cores Summary                                                                                                                                                                                                                                                                                                                                                                                     ;
+--------+------------------------------------+---------+--------------+---------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------+
; Vendor ; IP Core Name                       ; Version ; Release Date ; License Type  ; Entity Instance                                                                                                                                                                                                                                                               ; IP Include File                                    ;
+--------+------------------------------------+---------+--------------+---------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------+
; Altera ; Signal Tap                         ; N/A     ; N/A          ; Licensed      ; |HPS_FPGA|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric                                                                                 ;                                                    ;
; Altera ; Signal Tap                         ; N/A     ; N/A          ; Licensed      ; |HPS_FPGA|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab                                             ;                                                    ;
; Altera ; Signal Tap                         ; N/A     ; N/A          ; Licensed      ; |HPS_FPGA|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_presplit:presplit   ;                                                    ;
; Altera ; Signal Tap                         ; N/A     ; N/A          ; Licensed      ; |HPS_FPGA|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric ;                                                    ;
; Altera ; Signal Tap                         ; N/A     ; N/A          ; Licensed      ; |HPS_FPGA|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_splitter:splitter   ;                                                    ;
; N/A    ; Qsys                               ; 18.1    ; N/A          ; N/A           ; |HPS_FPGA|NUEVO_DESIGN:u0                                                                                                                                                                                                                                                     ; C:/Users/Zaet/Desktop/JAJA/NUEVO/NUEVO_DESIGN.qsys ;
; Altera ; altera_hps                         ; 18.1    ; N/A          ; N/A           ; |HPS_FPGA|NUEVO_DESIGN:u0|NUEVO_DESIGN_hps_0:hps_0                                                                                                                                                                                                                            ; C:/Users/Zaet/Desktop/JAJA/NUEVO/NUEVO_DESIGN.qsys ;
; Altera ; altera_hps_io                      ; 18.1    ; N/A          ; N/A           ; |HPS_FPGA|NUEVO_DESIGN:u0|NUEVO_DESIGN_hps_0:hps_0|NUEVO_DESIGN_hps_0_hps_io:hps_io                                                                                                                                                                                           ; C:/Users/Zaet/Desktop/JAJA/NUEVO/NUEVO_DESIGN.qsys ;
; Altera ; altera_irq_mapper                  ; 18.1    ; N/A          ; N/A           ; |HPS_FPGA|NUEVO_DESIGN:u0|NUEVO_DESIGN_irq_mapper:irq_mapper                                                                                                                                                                                                                  ; C:/Users/Zaet/Desktop/JAJA/NUEVO/NUEVO_DESIGN.qsys ;
; Altera ; altera_avalon_pio                  ; 18.1    ; N/A          ; N/A           ; |HPS_FPGA|NUEVO_DESIGN:u0|NUEVO_DESIGN_KEYS:keys                                                                                                                                                                                                                              ; C:/Users/Zaet/Desktop/JAJA/NUEVO/NUEVO_DESIGN.qsys ;
; Altera ; altera_avalon_pio                  ; 18.1    ; N/A          ; N/A           ; |HPS_FPGA|NUEVO_DESIGN:u0|NUEVO_DESIGN_LEDS:leds                                                                                                                                                                                                                              ; C:/Users/Zaet/Desktop/JAJA/NUEVO/NUEVO_DESIGN.qsys ;
; Altera ; altera_mm_interconnect             ; 18.1    ; N/A          ; N/A           ; |HPS_FPGA|NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0                                                                                                                                                                                                    ; C:/Users/Zaet/Desktop/JAJA/NUEVO/NUEVO_DESIGN.qsys ;
; Altera ; altera_avalon_st_adapter           ; 18.1    ; N/A          ; N/A           ; |HPS_FPGA|NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|NUEVO_DESIGN_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter                                                                                                                                 ; C:/Users/Zaet/Desktop/JAJA/NUEVO/NUEVO_DESIGN.qsys ;
; Altera ; error_adapter                      ; 18.1    ; N/A          ; N/A           ; |HPS_FPGA|NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|NUEVO_DESIGN_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter|NUEVO_DESIGN_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0                                                ; C:/Users/Zaet/Desktop/JAJA/NUEVO/NUEVO_DESIGN.qsys ;
; Altera ; altera_avalon_st_adapter           ; 18.1    ; N/A          ; N/A           ; |HPS_FPGA|NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|NUEVO_DESIGN_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_001                                                                                                                             ; C:/Users/Zaet/Desktop/JAJA/NUEVO/NUEVO_DESIGN.qsys ;
; Altera ; error_adapter                      ; 18.1    ; N/A          ; N/A           ; |HPS_FPGA|NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|NUEVO_DESIGN_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_001|NUEVO_DESIGN_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0                                            ; C:/Users/Zaet/Desktop/JAJA/NUEVO/NUEVO_DESIGN.qsys ;
; Altera ; altera_avalon_st_adapter           ; 18.1    ; N/A          ; N/A           ; |HPS_FPGA|NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|NUEVO_DESIGN_mm_interconnect_0_avalon_st_adapter_002:avalon_st_adapter_002                                                                                                                         ; C:/Users/Zaet/Desktop/JAJA/NUEVO/NUEVO_DESIGN.qsys ;
; Altera ; error_adapter                      ; 18.1    ; N/A          ; N/A           ; |HPS_FPGA|NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|NUEVO_DESIGN_mm_interconnect_0_avalon_st_adapter_002:avalon_st_adapter_002|NUEVO_DESIGN_mm_interconnect_0_avalon_st_adapter_002_error_adapter_0:error_adapter_0                                    ; C:/Users/Zaet/Desktop/JAJA/NUEVO/NUEVO_DESIGN.qsys ;
; Altera ; altera_avalon_st_adapter           ; 18.1    ; N/A          ; N/A           ; |HPS_FPGA|NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|NUEVO_DESIGN_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_003                                                                                                                             ; C:/Users/Zaet/Desktop/JAJA/NUEVO/NUEVO_DESIGN.qsys ;
; Altera ; error_adapter                      ; 18.1    ; N/A          ; N/A           ; |HPS_FPGA|NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|NUEVO_DESIGN_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_003|NUEVO_DESIGN_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0                                            ; C:/Users/Zaet/Desktop/JAJA/NUEVO/NUEVO_DESIGN.qsys ;
; Altera ; altera_avalon_st_adapter           ; 18.1    ; N/A          ; N/A           ; |HPS_FPGA|NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|NUEVO_DESIGN_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_004                                                                                                                             ; C:/Users/Zaet/Desktop/JAJA/NUEVO/NUEVO_DESIGN.qsys ;
; Altera ; error_adapter                      ; 18.1    ; N/A          ; N/A           ; |HPS_FPGA|NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|NUEVO_DESIGN_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_004|NUEVO_DESIGN_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0                                            ; C:/Users/Zaet/Desktop/JAJA/NUEVO/NUEVO_DESIGN.qsys ;
; Altera ; altera_avalon_st_adapter           ; 18.1    ; N/A          ; N/A           ; |HPS_FPGA|NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|NUEVO_DESIGN_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_005                                                                                                                             ; C:/Users/Zaet/Desktop/JAJA/NUEVO/NUEVO_DESIGN.qsys ;
; Altera ; error_adapter                      ; 18.1    ; N/A          ; N/A           ; |HPS_FPGA|NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|NUEVO_DESIGN_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_005|NUEVO_DESIGN_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0                                            ; C:/Users/Zaet/Desktop/JAJA/NUEVO/NUEVO_DESIGN.qsys ;
; Altera ; altera_avalon_st_adapter           ; 18.1    ; N/A          ; N/A           ; |HPS_FPGA|NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|NUEVO_DESIGN_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_006                                                                                                                             ; C:/Users/Zaet/Desktop/JAJA/NUEVO/NUEVO_DESIGN.qsys ;
; Altera ; error_adapter                      ; 18.1    ; N/A          ; N/A           ; |HPS_FPGA|NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|NUEVO_DESIGN_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_006|NUEVO_DESIGN_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0                                            ; C:/Users/Zaet/Desktop/JAJA/NUEVO/NUEVO_DESIGN.qsys ;
; Altera ; altera_avalon_st_adapter           ; 18.1    ; N/A          ; N/A           ; |HPS_FPGA|NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|NUEVO_DESIGN_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_007                                                                                                                             ; C:/Users/Zaet/Desktop/JAJA/NUEVO/NUEVO_DESIGN.qsys ;
; Altera ; error_adapter                      ; 18.1    ; N/A          ; N/A           ; |HPS_FPGA|NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|NUEVO_DESIGN_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_007|NUEVO_DESIGN_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0                                            ; C:/Users/Zaet/Desktop/JAJA/NUEVO/NUEVO_DESIGN.qsys ;
; Altera ; altera_avalon_st_adapter           ; 18.1    ; N/A          ; N/A           ; |HPS_FPGA|NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|NUEVO_DESIGN_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_008                                                                                                                             ; C:/Users/Zaet/Desktop/JAJA/NUEVO/NUEVO_DESIGN.qsys ;
; Altera ; error_adapter                      ; 18.1    ; N/A          ; N/A           ; |HPS_FPGA|NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|NUEVO_DESIGN_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_008|NUEVO_DESIGN_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0                                            ; C:/Users/Zaet/Desktop/JAJA/NUEVO/NUEVO_DESIGN.qsys ;
; Altera ; altera_avalon_st_adapter           ; 18.1    ; N/A          ; N/A           ; |HPS_FPGA|NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|NUEVO_DESIGN_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_009                                                                                                                             ; C:/Users/Zaet/Desktop/JAJA/NUEVO/NUEVO_DESIGN.qsys ;
; Altera ; error_adapter                      ; 18.1    ; N/A          ; N/A           ; |HPS_FPGA|NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|NUEVO_DESIGN_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_009|NUEVO_DESIGN_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0                                            ; C:/Users/Zaet/Desktop/JAJA/NUEVO/NUEVO_DESIGN.qsys ;
; Altera ; altera_avalon_st_adapter           ; 18.1    ; N/A          ; N/A           ; |HPS_FPGA|NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|NUEVO_DESIGN_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_010                                                                                                                             ; C:/Users/Zaet/Desktop/JAJA/NUEVO/NUEVO_DESIGN.qsys ;
; Altera ; error_adapter                      ; 18.1    ; N/A          ; N/A           ; |HPS_FPGA|NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|NUEVO_DESIGN_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_010|NUEVO_DESIGN_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0                                            ; C:/Users/Zaet/Desktop/JAJA/NUEVO/NUEVO_DESIGN.qsys ;
; Altera ; altera_avalon_st_adapter           ; 18.1    ; N/A          ; N/A           ; |HPS_FPGA|NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|NUEVO_DESIGN_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_011                                                                                                                             ; C:/Users/Zaet/Desktop/JAJA/NUEVO/NUEVO_DESIGN.qsys ;
; Altera ; error_adapter                      ; 18.1    ; N/A          ; N/A           ; |HPS_FPGA|NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|NUEVO_DESIGN_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_011|NUEVO_DESIGN_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0                                            ; C:/Users/Zaet/Desktop/JAJA/NUEVO/NUEVO_DESIGN.qsys ;
; Altera ; altera_merlin_demultiplexer        ; 18.1    ; N/A          ; N/A           ; |HPS_FPGA|NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|NUEVO_DESIGN_mm_interconnect_0_cmd_demux:cmd_demux                                                                                                                                                 ; C:/Users/Zaet/Desktop/JAJA/NUEVO/NUEVO_DESIGN.qsys ;
; Altera ; altera_merlin_demultiplexer        ; 18.1    ; N/A          ; N/A           ; |HPS_FPGA|NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|NUEVO_DESIGN_mm_interconnect_0_cmd_demux_001:cmd_demux_001                                                                                                                                         ; C:/Users/Zaet/Desktop/JAJA/NUEVO/NUEVO_DESIGN.qsys ;
; Altera ; altera_merlin_demultiplexer        ; 18.1    ; N/A          ; N/A           ; |HPS_FPGA|NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|NUEVO_DESIGN_mm_interconnect_0_cmd_demux_001:cmd_demux_002                                                                                                                                         ; C:/Users/Zaet/Desktop/JAJA/NUEVO/NUEVO_DESIGN.qsys ;
; Altera ; altera_merlin_demultiplexer        ; 18.1    ; N/A          ; N/A           ; |HPS_FPGA|NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|NUEVO_DESIGN_mm_interconnect_0_cmd_demux_003:cmd_demux_003                                                                                                                                         ; C:/Users/Zaet/Desktop/JAJA/NUEVO/NUEVO_DESIGN.qsys ;
; Altera ; altera_merlin_demultiplexer        ; 18.1    ; N/A          ; N/A           ; |HPS_FPGA|NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|NUEVO_DESIGN_mm_interconnect_0_cmd_demux_003:cmd_demux_004                                                                                                                                         ; C:/Users/Zaet/Desktop/JAJA/NUEVO/NUEVO_DESIGN.qsys ;
; Altera ; altera_merlin_multiplexer          ; 18.1    ; N/A          ; N/A           ; |HPS_FPGA|NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|NUEVO_DESIGN_mm_interconnect_0_cmd_mux:cmd_mux                                                                                                                                                     ; C:/Users/Zaet/Desktop/JAJA/NUEVO/NUEVO_DESIGN.qsys ;
; Altera ; altera_merlin_multiplexer          ; 18.1    ; N/A          ; N/A           ; |HPS_FPGA|NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|NUEVO_DESIGN_mm_interconnect_0_cmd_mux:cmd_mux_001                                                                                                                                                 ; C:/Users/Zaet/Desktop/JAJA/NUEVO/NUEVO_DESIGN.qsys ;
; Altera ; altera_merlin_multiplexer          ; 18.1    ; N/A          ; N/A           ; |HPS_FPGA|NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|NUEVO_DESIGN_mm_interconnect_0_cmd_mux_002:cmd_mux_002                                                                                                                                             ; C:/Users/Zaet/Desktop/JAJA/NUEVO/NUEVO_DESIGN.qsys ;
; Altera ; altera_merlin_multiplexer          ; 18.1    ; N/A          ; N/A           ; |HPS_FPGA|NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|NUEVO_DESIGN_mm_interconnect_0_cmd_mux_003:cmd_mux_003                                                                                                                                             ; C:/Users/Zaet/Desktop/JAJA/NUEVO/NUEVO_DESIGN.qsys ;
; Altera ; altera_merlin_multiplexer          ; 18.1    ; N/A          ; N/A           ; |HPS_FPGA|NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|NUEVO_DESIGN_mm_interconnect_0_cmd_mux_003:cmd_mux_004                                                                                                                                             ; C:/Users/Zaet/Desktop/JAJA/NUEVO/NUEVO_DESIGN.qsys ;
; Altera ; altera_merlin_multiplexer          ; 18.1    ; N/A          ; N/A           ; |HPS_FPGA|NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|NUEVO_DESIGN_mm_interconnect_0_cmd_mux_003:cmd_mux_005                                                                                                                                             ; C:/Users/Zaet/Desktop/JAJA/NUEVO/NUEVO_DESIGN.qsys ;
; Altera ; altera_merlin_multiplexer          ; 18.1    ; N/A          ; N/A           ; |HPS_FPGA|NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|NUEVO_DESIGN_mm_interconnect_0_cmd_mux_003:cmd_mux_006                                                                                                                                             ; C:/Users/Zaet/Desktop/JAJA/NUEVO/NUEVO_DESIGN.qsys ;
; Altera ; altera_merlin_multiplexer          ; 18.1    ; N/A          ; N/A           ; |HPS_FPGA|NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|NUEVO_DESIGN_mm_interconnect_0_cmd_mux_003:cmd_mux_007                                                                                                                                             ; C:/Users/Zaet/Desktop/JAJA/NUEVO/NUEVO_DESIGN.qsys ;
; Altera ; altera_merlin_multiplexer          ; 18.1    ; N/A          ; N/A           ; |HPS_FPGA|NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|NUEVO_DESIGN_mm_interconnect_0_cmd_mux_003:cmd_mux_008                                                                                                                                             ; C:/Users/Zaet/Desktop/JAJA/NUEVO/NUEVO_DESIGN.qsys ;
; Altera ; altera_merlin_multiplexer          ; 18.1    ; N/A          ; N/A           ; |HPS_FPGA|NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|NUEVO_DESIGN_mm_interconnect_0_cmd_mux_003:cmd_mux_009                                                                                                                                             ; C:/Users/Zaet/Desktop/JAJA/NUEVO/NUEVO_DESIGN.qsys ;
; Altera ; altera_merlin_multiplexer          ; 18.1    ; N/A          ; N/A           ; |HPS_FPGA|NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|NUEVO_DESIGN_mm_interconnect_0_cmd_mux_003:cmd_mux_010                                                                                                                                             ; C:/Users/Zaet/Desktop/JAJA/NUEVO/NUEVO_DESIGN.qsys ;
; Altera ; altera_merlin_multiplexer          ; 18.1    ; N/A          ; N/A           ; |HPS_FPGA|NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|NUEVO_DESIGN_mm_interconnect_0_cmd_mux_003:cmd_mux_011                                                                                                                                             ; C:/Users/Zaet/Desktop/JAJA/NUEVO/NUEVO_DESIGN.qsys ;
; Altera ; altera_merlin_axi_master_ni        ; 18.1    ; N/A          ; N/A           ; |HPS_FPGA|NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_master_ni:hps_0_h2f_axi_master_agent                                                                                                                                             ; C:/Users/Zaet/Desktop/JAJA/NUEVO/NUEVO_DESIGN.qsys ;
; Altera ; altera_merlin_width_adapter        ; 18.1    ; N/A          ; N/A           ; |HPS_FPGA|NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:hps_0_h2f_axi_master_rd_to_sdram_s1_cmd_width_adapter                                                                                                                  ; C:/Users/Zaet/Desktop/JAJA/NUEVO/NUEVO_DESIGN.qsys ;
; Altera ; altera_merlin_width_adapter        ; 18.1    ; N/A          ; N/A           ; |HPS_FPGA|NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:hps_0_h2f_axi_master_wr_to_sdram_s1_cmd_width_adapter                                                                                                                  ; C:/Users/Zaet/Desktop/JAJA/NUEVO/NUEVO_DESIGN.qsys ;
; Altera ; altera_merlin_axi_master_ni        ; 18.1    ; N/A          ; N/A           ; |HPS_FPGA|NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_master_ni:hps_0_h2f_lw_axi_master_agent                                                                                                                                          ; C:/Users/Zaet/Desktop/JAJA/NUEVO/NUEVO_DESIGN.qsys ;
; Altera ; altera_merlin_traffic_limiter      ; 18.1    ; N/A          ; N/A           ; |HPS_FPGA|NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:hps_0_h2f_lw_axi_master_rd_limiter                                                                                                                                   ; C:/Users/Zaet/Desktop/JAJA/NUEVO/NUEVO_DESIGN.qsys ;
; Altera ; altera_merlin_traffic_limiter      ; 18.1    ; N/A          ; N/A           ; |HPS_FPGA|NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:hps_0_h2f_lw_axi_master_wr_limiter                                                                                                                                   ; C:/Users/Zaet/Desktop/JAJA/NUEVO/NUEVO_DESIGN.qsys ;
; Altera ; altera_merlin_slave_agent          ; 18.1    ; N/A          ; N/A           ; |HPS_FPGA|NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:keys_s1_agent                                                                                                                                                            ; C:/Users/Zaet/Desktop/JAJA/NUEVO/NUEVO_DESIGN.qsys ;
; Altera ; altera_avalon_sc_fifo              ; 18.1    ; N/A          ; N/A           ; |HPS_FPGA|NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:keys_s1_agent_rdata_fifo                                                                                                                                                     ; C:/Users/Zaet/Desktop/JAJA/NUEVO/NUEVO_DESIGN.qsys ;
; Altera ; altera_avalon_sc_fifo              ; 18.1    ; N/A          ; N/A           ; |HPS_FPGA|NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:keys_s1_agent_rsp_fifo                                                                                                                                                       ; C:/Users/Zaet/Desktop/JAJA/NUEVO/NUEVO_DESIGN.qsys ;
; Altera ; altera_merlin_burst_adapter        ; 18.1    ; N/A          ; N/A           ; |HPS_FPGA|NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:keys_s1_burst_adapter                                                                                                                                                  ; C:/Users/Zaet/Desktop/JAJA/NUEVO/NUEVO_DESIGN.qsys ;
; Altera ; altera_merlin_slave_translator     ; 18.1    ; N/A          ; N/A           ; |HPS_FPGA|NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:keys_s1_translator                                                                                                                                                  ; C:/Users/Zaet/Desktop/JAJA/NUEVO/NUEVO_DESIGN.qsys ;
; Altera ; altera_merlin_slave_agent          ; 18.1    ; N/A          ; N/A           ; |HPS_FPGA|NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:leds_s1_agent                                                                                                                                                            ; C:/Users/Zaet/Desktop/JAJA/NUEVO/NUEVO_DESIGN.qsys ;
; Altera ; altera_avalon_sc_fifo              ; 18.1    ; N/A          ; N/A           ; |HPS_FPGA|NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:leds_s1_agent_rdata_fifo                                                                                                                                                     ; C:/Users/Zaet/Desktop/JAJA/NUEVO/NUEVO_DESIGN.qsys ;
; Altera ; altera_avalon_sc_fifo              ; 18.1    ; N/A          ; N/A           ; |HPS_FPGA|NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:leds_s1_agent_rsp_fifo                                                                                                                                                       ; C:/Users/Zaet/Desktop/JAJA/NUEVO/NUEVO_DESIGN.qsys ;
; Altera ; altera_merlin_burst_adapter        ; 18.1    ; N/A          ; N/A           ; |HPS_FPGA|NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:leds_s1_burst_adapter                                                                                                                                                  ; C:/Users/Zaet/Desktop/JAJA/NUEVO/NUEVO_DESIGN.qsys ;
; Altera ; altera_merlin_slave_translator     ; 18.1    ; N/A          ; N/A           ; |HPS_FPGA|NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:leds_s1_translator                                                                                                                                                  ; C:/Users/Zaet/Desktop/JAJA/NUEVO/NUEVO_DESIGN.qsys ;
; Altera ; altera_merlin_master_agent         ; 18.1    ; N/A          ; N/A           ; |HPS_FPGA|NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_qsys_0_data_master_agent                                                                                                                                          ; C:/Users/Zaet/Desktop/JAJA/NUEVO/NUEVO_DESIGN.qsys ;
; Altera ; altera_merlin_width_adapter        ; 18.1    ; N/A          ; N/A           ; |HPS_FPGA|NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:nios2_qsys_0_data_master_to_sdram_s1_cmd_width_adapter                                                                                                                 ; C:/Users/Zaet/Desktop/JAJA/NUEVO/NUEVO_DESIGN.qsys ;
; Altera ; altera_merlin_master_translator    ; 18.1    ; N/A          ; N/A           ; |HPS_FPGA|NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_qsys_0_data_master_translator                                                                                                                                ; C:/Users/Zaet/Desktop/JAJA/NUEVO/NUEVO_DESIGN.qsys ;
; Altera ; altera_merlin_slave_agent          ; 18.1    ; N/A          ; N/A           ; |HPS_FPGA|NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:ram_s1_agent                                                                                                                                                             ; C:/Users/Zaet/Desktop/JAJA/NUEVO/NUEVO_DESIGN.qsys ;
; Altera ; altera_avalon_sc_fifo              ; 18.1    ; N/A          ; N/A           ; |HPS_FPGA|NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ram_s1_agent_rdata_fifo                                                                                                                                                      ; C:/Users/Zaet/Desktop/JAJA/NUEVO/NUEVO_DESIGN.qsys ;
; Altera ; altera_avalon_sc_fifo              ; 18.1    ; N/A          ; N/A           ; |HPS_FPGA|NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ram_s1_agent_rsp_fifo                                                                                                                                                        ; C:/Users/Zaet/Desktop/JAJA/NUEVO/NUEVO_DESIGN.qsys ;
; Altera ; altera_merlin_slave_translator     ; 18.1    ; N/A          ; N/A           ; |HPS_FPGA|NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:ram_s1_translator                                                                                                                                                   ; C:/Users/Zaet/Desktop/JAJA/NUEVO/NUEVO_DESIGN.qsys ;
; Altera ; altera_merlin_router               ; 18.1    ; N/A          ; N/A           ; |HPS_FPGA|NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|NUEVO_DESIGN_mm_interconnect_0_router:router                                                                                                                                                       ; C:/Users/Zaet/Desktop/JAJA/NUEVO/NUEVO_DESIGN.qsys ;
; Altera ; altera_merlin_router               ; 18.1    ; N/A          ; N/A           ; |HPS_FPGA|NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|NUEVO_DESIGN_mm_interconnect_0_router_001:router_001                                                                                                                                               ; C:/Users/Zaet/Desktop/JAJA/NUEVO/NUEVO_DESIGN.qsys ;
; Altera ; altera_merlin_router               ; 18.1    ; N/A          ; N/A           ; |HPS_FPGA|NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|NUEVO_DESIGN_mm_interconnect_0_router_001:router_002                                                                                                                                               ; C:/Users/Zaet/Desktop/JAJA/NUEVO/NUEVO_DESIGN.qsys ;
; Altera ; altera_merlin_router               ; 18.1    ; N/A          ; N/A           ; |HPS_FPGA|NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|NUEVO_DESIGN_mm_interconnect_0_router_003:router_003                                                                                                                                               ; C:/Users/Zaet/Desktop/JAJA/NUEVO/NUEVO_DESIGN.qsys ;
; Altera ; altera_merlin_router               ; 18.1    ; N/A          ; N/A           ; |HPS_FPGA|NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|NUEVO_DESIGN_mm_interconnect_0_router_003:router_004                                                                                                                                               ; C:/Users/Zaet/Desktop/JAJA/NUEVO/NUEVO_DESIGN.qsys ;
; Altera ; altera_merlin_router               ; 18.1    ; N/A          ; N/A           ; |HPS_FPGA|NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|NUEVO_DESIGN_mm_interconnect_0_router_005:router_005                                                                                                                                               ; C:/Users/Zaet/Desktop/JAJA/NUEVO/NUEVO_DESIGN.qsys ;
; Altera ; altera_merlin_router               ; 18.1    ; N/A          ; N/A           ; |HPS_FPGA|NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|NUEVO_DESIGN_mm_interconnect_0_router_005:router_006                                                                                                                                               ; C:/Users/Zaet/Desktop/JAJA/NUEVO/NUEVO_DESIGN.qsys ;
; Altera ; altera_merlin_router               ; 18.1    ; N/A          ; N/A           ; |HPS_FPGA|NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|NUEVO_DESIGN_mm_interconnect_0_router_007:router_007                                                                                                                                               ; C:/Users/Zaet/Desktop/JAJA/NUEVO/NUEVO_DESIGN.qsys ;
; Altera ; altera_merlin_router               ; 18.1    ; N/A          ; N/A           ; |HPS_FPGA|NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|NUEVO_DESIGN_mm_interconnect_0_router_008:router_008                                                                                                                                               ; C:/Users/Zaet/Desktop/JAJA/NUEVO/NUEVO_DESIGN.qsys ;
; Altera ; altera_merlin_router               ; 18.1    ; N/A          ; N/A           ; |HPS_FPGA|NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|NUEVO_DESIGN_mm_interconnect_0_router_008:router_009                                                                                                                                               ; C:/Users/Zaet/Desktop/JAJA/NUEVO/NUEVO_DESIGN.qsys ;
; Altera ; altera_merlin_router               ; 18.1    ; N/A          ; N/A           ; |HPS_FPGA|NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|NUEVO_DESIGN_mm_interconnect_0_router_008:router_010                                                                                                                                               ; C:/Users/Zaet/Desktop/JAJA/NUEVO/NUEVO_DESIGN.qsys ;
; Altera ; altera_merlin_router               ; 18.1    ; N/A          ; N/A           ; |HPS_FPGA|NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|NUEVO_DESIGN_mm_interconnect_0_router_008:router_011                                                                                                                                               ; C:/Users/Zaet/Desktop/JAJA/NUEVO/NUEVO_DESIGN.qsys ;
; Altera ; altera_merlin_router               ; 18.1    ; N/A          ; N/A           ; |HPS_FPGA|NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|NUEVO_DESIGN_mm_interconnect_0_router_008:router_012                                                                                                                                               ; C:/Users/Zaet/Desktop/JAJA/NUEVO/NUEVO_DESIGN.qsys ;
; Altera ; altera_merlin_router               ; 18.1    ; N/A          ; N/A           ; |HPS_FPGA|NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|NUEVO_DESIGN_mm_interconnect_0_router_008:router_013                                                                                                                                               ; C:/Users/Zaet/Desktop/JAJA/NUEVO/NUEVO_DESIGN.qsys ;
; Altera ; altera_merlin_router               ; 18.1    ; N/A          ; N/A           ; |HPS_FPGA|NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|NUEVO_DESIGN_mm_interconnect_0_router_008:router_014                                                                                                                                               ; C:/Users/Zaet/Desktop/JAJA/NUEVO/NUEVO_DESIGN.qsys ;
; Altera ; altera_merlin_router               ; 18.1    ; N/A          ; N/A           ; |HPS_FPGA|NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|NUEVO_DESIGN_mm_interconnect_0_router_008:router_015                                                                                                                                               ; C:/Users/Zaet/Desktop/JAJA/NUEVO/NUEVO_DESIGN.qsys ;
; Altera ; altera_merlin_router               ; 18.1    ; N/A          ; N/A           ; |HPS_FPGA|NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|NUEVO_DESIGN_mm_interconnect_0_router_008:router_016                                                                                                                                               ; C:/Users/Zaet/Desktop/JAJA/NUEVO/NUEVO_DESIGN.qsys ;
; Altera ; altera_merlin_demultiplexer        ; 18.1    ; N/A          ; N/A           ; |HPS_FPGA|NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|NUEVO_DESIGN_mm_interconnect_0_rsp_demux:rsp_demux                                                                                                                                                 ; C:/Users/Zaet/Desktop/JAJA/NUEVO/NUEVO_DESIGN.qsys ;
; Altera ; altera_merlin_demultiplexer        ; 18.1    ; N/A          ; N/A           ; |HPS_FPGA|NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|NUEVO_DESIGN_mm_interconnect_0_rsp_demux:rsp_demux_001                                                                                                                                             ; C:/Users/Zaet/Desktop/JAJA/NUEVO/NUEVO_DESIGN.qsys ;
; Altera ; altera_merlin_demultiplexer        ; 18.1    ; N/A          ; N/A           ; |HPS_FPGA|NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|NUEVO_DESIGN_mm_interconnect_0_rsp_demux_002:rsp_demux_002                                                                                                                                         ; C:/Users/Zaet/Desktop/JAJA/NUEVO/NUEVO_DESIGN.qsys ;
; Altera ; altera_merlin_demultiplexer        ; 18.1    ; N/A          ; N/A           ; |HPS_FPGA|NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|NUEVO_DESIGN_mm_interconnect_0_rsp_demux_003:rsp_demux_003                                                                                                                                         ; C:/Users/Zaet/Desktop/JAJA/NUEVO/NUEVO_DESIGN.qsys ;
; Altera ; altera_merlin_demultiplexer        ; 18.1    ; N/A          ; N/A           ; |HPS_FPGA|NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|NUEVO_DESIGN_mm_interconnect_0_rsp_demux_003:rsp_demux_004                                                                                                                                         ; C:/Users/Zaet/Desktop/JAJA/NUEVO/NUEVO_DESIGN.qsys ;
; Altera ; altera_merlin_demultiplexer        ; 18.1    ; N/A          ; N/A           ; |HPS_FPGA|NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|NUEVO_DESIGN_mm_interconnect_0_rsp_demux_003:rsp_demux_005                                                                                                                                         ; C:/Users/Zaet/Desktop/JAJA/NUEVO/NUEVO_DESIGN.qsys ;
; Altera ; altera_merlin_demultiplexer        ; 18.1    ; N/A          ; N/A           ; |HPS_FPGA|NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|NUEVO_DESIGN_mm_interconnect_0_rsp_demux_003:rsp_demux_006                                                                                                                                         ; C:/Users/Zaet/Desktop/JAJA/NUEVO/NUEVO_DESIGN.qsys ;
; Altera ; altera_merlin_demultiplexer        ; 18.1    ; N/A          ; N/A           ; |HPS_FPGA|NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|NUEVO_DESIGN_mm_interconnect_0_rsp_demux_003:rsp_demux_007                                                                                                                                         ; C:/Users/Zaet/Desktop/JAJA/NUEVO/NUEVO_DESIGN.qsys ;
; Altera ; altera_merlin_demultiplexer        ; 18.1    ; N/A          ; N/A           ; |HPS_FPGA|NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|NUEVO_DESIGN_mm_interconnect_0_rsp_demux_003:rsp_demux_008                                                                                                                                         ; C:/Users/Zaet/Desktop/JAJA/NUEVO/NUEVO_DESIGN.qsys ;
; Altera ; altera_merlin_demultiplexer        ; 18.1    ; N/A          ; N/A           ; |HPS_FPGA|NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|NUEVO_DESIGN_mm_interconnect_0_rsp_demux_003:rsp_demux_009                                                                                                                                         ; C:/Users/Zaet/Desktop/JAJA/NUEVO/NUEVO_DESIGN.qsys ;
; Altera ; altera_merlin_demultiplexer        ; 18.1    ; N/A          ; N/A           ; |HPS_FPGA|NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|NUEVO_DESIGN_mm_interconnect_0_rsp_demux_003:rsp_demux_010                                                                                                                                         ; C:/Users/Zaet/Desktop/JAJA/NUEVO/NUEVO_DESIGN.qsys ;
; Altera ; altera_merlin_demultiplexer        ; 18.1    ; N/A          ; N/A           ; |HPS_FPGA|NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|NUEVO_DESIGN_mm_interconnect_0_rsp_demux_003:rsp_demux_011                                                                                                                                         ; C:/Users/Zaet/Desktop/JAJA/NUEVO/NUEVO_DESIGN.qsys ;
; Altera ; altera_merlin_multiplexer          ; 18.1    ; N/A          ; N/A           ; |HPS_FPGA|NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|NUEVO_DESIGN_mm_interconnect_0_rsp_mux:rsp_mux                                                                                                                                                     ; C:/Users/Zaet/Desktop/JAJA/NUEVO/NUEVO_DESIGN.qsys ;
; Altera ; altera_merlin_multiplexer          ; 18.1    ; N/A          ; N/A           ; |HPS_FPGA|NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|NUEVO_DESIGN_mm_interconnect_0_rsp_mux_001:rsp_mux_001                                                                                                                                             ; C:/Users/Zaet/Desktop/JAJA/NUEVO/NUEVO_DESIGN.qsys ;
; Altera ; altera_merlin_multiplexer          ; 18.1    ; N/A          ; N/A           ; |HPS_FPGA|NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|NUEVO_DESIGN_mm_interconnect_0_rsp_mux_001:rsp_mux_002                                                                                                                                             ; C:/Users/Zaet/Desktop/JAJA/NUEVO/NUEVO_DESIGN.qsys ;
; Altera ; altera_merlin_multiplexer          ; 18.1    ; N/A          ; N/A           ; |HPS_FPGA|NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|NUEVO_DESIGN_mm_interconnect_0_rsp_mux_003:rsp_mux_003                                                                                                                                             ; C:/Users/Zaet/Desktop/JAJA/NUEVO/NUEVO_DESIGN.qsys ;
; Altera ; altera_merlin_multiplexer          ; 18.1    ; N/A          ; N/A           ; |HPS_FPGA|NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|NUEVO_DESIGN_mm_interconnect_0_rsp_mux_003:rsp_mux_004                                                                                                                                             ; C:/Users/Zaet/Desktop/JAJA/NUEVO/NUEVO_DESIGN.qsys ;
; Altera ; altera_merlin_slave_agent          ; 18.1    ; N/A          ; N/A           ; |HPS_FPGA|NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent                                                                                                                                                           ; C:/Users/Zaet/Desktop/JAJA/NUEVO/NUEVO_DESIGN.qsys ;
; Altera ; altera_avalon_sc_fifo              ; 18.1    ; N/A          ; N/A           ; |HPS_FPGA|NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo                                                                                                                                                    ; C:/Users/Zaet/Desktop/JAJA/NUEVO/NUEVO_DESIGN.qsys ;
; Altera ; altera_avalon_sc_fifo              ; 18.1    ; N/A          ; N/A           ; |HPS_FPGA|NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo                                                                                                                                                      ; C:/Users/Zaet/Desktop/JAJA/NUEVO/NUEVO_DESIGN.qsys ;
; Altera ; altera_merlin_burst_adapter        ; 18.1    ; N/A          ; N/A           ; |HPS_FPGA|NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_s1_burst_adapter                                                                                                                                                 ; C:/Users/Zaet/Desktop/JAJA/NUEVO/NUEVO_DESIGN.qsys ;
; Altera ; altera_merlin_width_adapter        ; 18.1    ; N/A          ; N/A           ; |HPS_FPGA|NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_to_hps_0_h2f_axi_master_rd_rsp_width_adapter                                                                                                                  ; C:/Users/Zaet/Desktop/JAJA/NUEVO/NUEVO_DESIGN.qsys ;
; Altera ; altera_merlin_width_adapter        ; 18.1    ; N/A          ; N/A           ; |HPS_FPGA|NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_to_hps_0_h2f_axi_master_wr_rsp_width_adapter                                                                                                                  ; C:/Users/Zaet/Desktop/JAJA/NUEVO/NUEVO_DESIGN.qsys ;
; Altera ; altera_merlin_width_adapter        ; 18.1    ; N/A          ; N/A           ; |HPS_FPGA|NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_to_nios2_qsys_0_data_master_rsp_width_adapter                                                                                                                 ; C:/Users/Zaet/Desktop/JAJA/NUEVO/NUEVO_DESIGN.qsys ;
; Altera ; altera_merlin_slave_translator     ; 18.1    ; N/A          ; N/A           ; |HPS_FPGA|NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sdram_s1_translator                                                                                                                                                 ; C:/Users/Zaet/Desktop/JAJA/NUEVO/NUEVO_DESIGN.qsys ;
; Altera ; altera_merlin_slave_agent          ; 18.1    ; N/A          ; N/A           ; |HPS_FPGA|NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:seg1_s1_agent                                                                                                                                                            ; C:/Users/Zaet/Desktop/JAJA/NUEVO/NUEVO_DESIGN.qsys ;
; Altera ; altera_avalon_sc_fifo              ; 18.1    ; N/A          ; N/A           ; |HPS_FPGA|NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:seg1_s1_agent_rdata_fifo                                                                                                                                                     ; C:/Users/Zaet/Desktop/JAJA/NUEVO/NUEVO_DESIGN.qsys ;
; Altera ; altera_avalon_sc_fifo              ; 18.1    ; N/A          ; N/A           ; |HPS_FPGA|NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:seg1_s1_agent_rsp_fifo                                                                                                                                                       ; C:/Users/Zaet/Desktop/JAJA/NUEVO/NUEVO_DESIGN.qsys ;
; Altera ; altera_merlin_burst_adapter        ; 18.1    ; N/A          ; N/A           ; |HPS_FPGA|NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:seg1_s1_burst_adapter                                                                                                                                                  ; C:/Users/Zaet/Desktop/JAJA/NUEVO/NUEVO_DESIGN.qsys ;
; Altera ; altera_merlin_slave_translator     ; 18.1    ; N/A          ; N/A           ; |HPS_FPGA|NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:seg1_s1_translator                                                                                                                                                  ; C:/Users/Zaet/Desktop/JAJA/NUEVO/NUEVO_DESIGN.qsys ;
; Altera ; altera_merlin_slave_agent          ; 18.1    ; N/A          ; N/A           ; |HPS_FPGA|NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:seg2_s1_agent                                                                                                                                                            ; C:/Users/Zaet/Desktop/JAJA/NUEVO/NUEVO_DESIGN.qsys ;
; Altera ; altera_avalon_sc_fifo              ; 18.1    ; N/A          ; N/A           ; |HPS_FPGA|NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:seg2_s1_agent_rdata_fifo                                                                                                                                                     ; C:/Users/Zaet/Desktop/JAJA/NUEVO/NUEVO_DESIGN.qsys ;
; Altera ; altera_avalon_sc_fifo              ; 18.1    ; N/A          ; N/A           ; |HPS_FPGA|NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:seg2_s1_agent_rsp_fifo                                                                                                                                                       ; C:/Users/Zaet/Desktop/JAJA/NUEVO/NUEVO_DESIGN.qsys ;
; Altera ; altera_merlin_burst_adapter        ; 18.1    ; N/A          ; N/A           ; |HPS_FPGA|NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:seg2_s1_burst_adapter                                                                                                                                                  ; C:/Users/Zaet/Desktop/JAJA/NUEVO/NUEVO_DESIGN.qsys ;
; Altera ; altera_merlin_slave_translator     ; 18.1    ; N/A          ; N/A           ; |HPS_FPGA|NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:seg2_s1_translator                                                                                                                                                  ; C:/Users/Zaet/Desktop/JAJA/NUEVO/NUEVO_DESIGN.qsys ;
; Altera ; altera_merlin_slave_agent          ; 18.1    ; N/A          ; N/A           ; |HPS_FPGA|NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:seg3_s1_agent                                                                                                                                                            ; C:/Users/Zaet/Desktop/JAJA/NUEVO/NUEVO_DESIGN.qsys ;
; Altera ; altera_avalon_sc_fifo              ; 18.1    ; N/A          ; N/A           ; |HPS_FPGA|NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:seg3_s1_agent_rdata_fifo                                                                                                                                                     ; C:/Users/Zaet/Desktop/JAJA/NUEVO/NUEVO_DESIGN.qsys ;
; Altera ; altera_avalon_sc_fifo              ; 18.1    ; N/A          ; N/A           ; |HPS_FPGA|NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:seg3_s1_agent_rsp_fifo                                                                                                                                                       ; C:/Users/Zaet/Desktop/JAJA/NUEVO/NUEVO_DESIGN.qsys ;
; Altera ; altera_merlin_burst_adapter        ; 18.1    ; N/A          ; N/A           ; |HPS_FPGA|NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:seg3_s1_burst_adapter                                                                                                                                                  ; C:/Users/Zaet/Desktop/JAJA/NUEVO/NUEVO_DESIGN.qsys ;
; Altera ; altera_merlin_slave_translator     ; 18.1    ; N/A          ; N/A           ; |HPS_FPGA|NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:seg3_s1_translator                                                                                                                                                  ; C:/Users/Zaet/Desktop/JAJA/NUEVO/NUEVO_DESIGN.qsys ;
; Altera ; altera_merlin_slave_agent          ; 18.1    ; N/A          ; N/A           ; |HPS_FPGA|NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:seg4_s1_agent                                                                                                                                                            ; C:/Users/Zaet/Desktop/JAJA/NUEVO/NUEVO_DESIGN.qsys ;
; Altera ; altera_avalon_sc_fifo              ; 18.1    ; N/A          ; N/A           ; |HPS_FPGA|NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:seg4_s1_agent_rdata_fifo                                                                                                                                                     ; C:/Users/Zaet/Desktop/JAJA/NUEVO/NUEVO_DESIGN.qsys ;
; Altera ; altera_avalon_sc_fifo              ; 18.1    ; N/A          ; N/A           ; |HPS_FPGA|NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:seg4_s1_agent_rsp_fifo                                                                                                                                                       ; C:/Users/Zaet/Desktop/JAJA/NUEVO/NUEVO_DESIGN.qsys ;
; Altera ; altera_merlin_burst_adapter        ; 18.1    ; N/A          ; N/A           ; |HPS_FPGA|NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:seg4_s1_burst_adapter                                                                                                                                                  ; C:/Users/Zaet/Desktop/JAJA/NUEVO/NUEVO_DESIGN.qsys ;
; Altera ; altera_merlin_slave_translator     ; 18.1    ; N/A          ; N/A           ; |HPS_FPGA|NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:seg4_s1_translator                                                                                                                                                  ; C:/Users/Zaet/Desktop/JAJA/NUEVO/NUEVO_DESIGN.qsys ;
; Altera ; altera_merlin_slave_agent          ; 18.1    ; N/A          ; N/A           ; |HPS_FPGA|NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:seg5_s1_agent                                                                                                                                                            ; C:/Users/Zaet/Desktop/JAJA/NUEVO/NUEVO_DESIGN.qsys ;
; Altera ; altera_avalon_sc_fifo              ; 18.1    ; N/A          ; N/A           ; |HPS_FPGA|NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:seg5_s1_agent_rdata_fifo                                                                                                                                                     ; C:/Users/Zaet/Desktop/JAJA/NUEVO/NUEVO_DESIGN.qsys ;
; Altera ; altera_avalon_sc_fifo              ; 18.1    ; N/A          ; N/A           ; |HPS_FPGA|NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:seg5_s1_agent_rsp_fifo                                                                                                                                                       ; C:/Users/Zaet/Desktop/JAJA/NUEVO/NUEVO_DESIGN.qsys ;
; Altera ; altera_merlin_burst_adapter        ; 18.1    ; N/A          ; N/A           ; |HPS_FPGA|NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:seg5_s1_burst_adapter                                                                                                                                                  ; C:/Users/Zaet/Desktop/JAJA/NUEVO/NUEVO_DESIGN.qsys ;
; Altera ; altera_merlin_slave_translator     ; 18.1    ; N/A          ; N/A           ; |HPS_FPGA|NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:seg5_s1_translator                                                                                                                                                  ; C:/Users/Zaet/Desktop/JAJA/NUEVO/NUEVO_DESIGN.qsys ;
; Altera ; altera_merlin_slave_agent          ; 18.1    ; N/A          ; N/A           ; |HPS_FPGA|NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:seg6_s1_agent                                                                                                                                                            ; C:/Users/Zaet/Desktop/JAJA/NUEVO/NUEVO_DESIGN.qsys ;
; Altera ; altera_avalon_sc_fifo              ; 18.1    ; N/A          ; N/A           ; |HPS_FPGA|NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:seg6_s1_agent_rdata_fifo                                                                                                                                                     ; C:/Users/Zaet/Desktop/JAJA/NUEVO/NUEVO_DESIGN.qsys ;
; Altera ; altera_avalon_sc_fifo              ; 18.1    ; N/A          ; N/A           ; |HPS_FPGA|NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:seg6_s1_agent_rsp_fifo                                                                                                                                                       ; C:/Users/Zaet/Desktop/JAJA/NUEVO/NUEVO_DESIGN.qsys ;
; Altera ; altera_merlin_burst_adapter        ; 18.1    ; N/A          ; N/A           ; |HPS_FPGA|NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:seg6_s1_burst_adapter                                                                                                                                                  ; C:/Users/Zaet/Desktop/JAJA/NUEVO/NUEVO_DESIGN.qsys ;
; Altera ; altera_merlin_slave_translator     ; 18.1    ; N/A          ; N/A           ; |HPS_FPGA|NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:seg6_s1_translator                                                                                                                                                  ; C:/Users/Zaet/Desktop/JAJA/NUEVO/NUEVO_DESIGN.qsys ;
; Altera ; altera_merlin_slave_agent          ; 18.1    ; N/A          ; N/A           ; |HPS_FPGA|NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sw_s1_agent                                                                                                                                                              ; C:/Users/Zaet/Desktop/JAJA/NUEVO/NUEVO_DESIGN.qsys ;
; Altera ; altera_avalon_sc_fifo              ; 18.1    ; N/A          ; N/A           ; |HPS_FPGA|NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sw_s1_agent_rdata_fifo                                                                                                                                                       ; C:/Users/Zaet/Desktop/JAJA/NUEVO/NUEVO_DESIGN.qsys ;
; Altera ; altera_avalon_sc_fifo              ; 18.1    ; N/A          ; N/A           ; |HPS_FPGA|NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sw_s1_agent_rsp_fifo                                                                                                                                                         ; C:/Users/Zaet/Desktop/JAJA/NUEVO/NUEVO_DESIGN.qsys ;
; Altera ; altera_merlin_burst_adapter        ; 18.1    ; N/A          ; N/A           ; |HPS_FPGA|NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sw_s1_burst_adapter                                                                                                                                                    ; C:/Users/Zaet/Desktop/JAJA/NUEVO/NUEVO_DESIGN.qsys ;
; Altera ; altera_merlin_slave_translator     ; 18.1    ; N/A          ; N/A           ; |HPS_FPGA|NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sw_s1_translator                                                                                                                                                    ; C:/Users/Zaet/Desktop/JAJA/NUEVO/NUEVO_DESIGN.qsys ;
; Altera ; altera_merlin_slave_agent          ; 18.1    ; N/A          ; N/A           ; |HPS_FPGA|NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:timer_s1_agent                                                                                                                                                           ; C:/Users/Zaet/Desktop/JAJA/NUEVO/NUEVO_DESIGN.qsys ;
; Altera ; altera_avalon_sc_fifo              ; 18.1    ; N/A          ; N/A           ; |HPS_FPGA|NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rdata_fifo                                                                                                                                                    ; C:/Users/Zaet/Desktop/JAJA/NUEVO/NUEVO_DESIGN.qsys ;
; Altera ; altera_avalon_sc_fifo              ; 18.1    ; N/A          ; N/A           ; |HPS_FPGA|NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rsp_fifo                                                                                                                                                      ; C:/Users/Zaet/Desktop/JAJA/NUEVO/NUEVO_DESIGN.qsys ;
; Altera ; altera_merlin_slave_translator     ; 18.1    ; N/A          ; N/A           ; |HPS_FPGA|NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:timer_s1_translator                                                                                                                                                 ; C:/Users/Zaet/Desktop/JAJA/NUEVO/NUEVO_DESIGN.qsys ;
; Altera ; altera_mm_interconnect             ; 18.1    ; N/A          ; N/A           ; |HPS_FPGA|NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_1:mm_interconnect_1                                                                                                                                                                                                    ; C:/Users/Zaet/Desktop/JAJA/NUEVO/NUEVO_DESIGN.qsys ;
; Altera ; altera_avalon_st_adapter           ; 18.1    ; N/A          ; N/A           ; |HPS_FPGA|NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_1:mm_interconnect_1|NUEVO_DESIGN_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter                                                                                                                                 ; C:/Users/Zaet/Desktop/JAJA/NUEVO/NUEVO_DESIGN.qsys ;
; Altera ; error_adapter                      ; 18.1    ; N/A          ; N/A           ; |HPS_FPGA|NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_1:mm_interconnect_1|NUEVO_DESIGN_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter|NUEVO_DESIGN_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0                                                ; C:/Users/Zaet/Desktop/JAJA/NUEVO/NUEVO_DESIGN.qsys ;
; Altera ; altera_merlin_demultiplexer        ; 18.1    ; N/A          ; N/A           ; |HPS_FPGA|NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_1:mm_interconnect_1|NUEVO_DESIGN_mm_interconnect_1_cmd_demux:cmd_demux                                                                                                                                                 ; C:/Users/Zaet/Desktop/JAJA/NUEVO/NUEVO_DESIGN.qsys ;
; Altera ; altera_merlin_multiplexer          ; 18.1    ; N/A          ; N/A           ; |HPS_FPGA|NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_1:mm_interconnect_1|NUEVO_DESIGN_mm_interconnect_1_cmd_mux:cmd_mux                                                                                                                                                     ; C:/Users/Zaet/Desktop/JAJA/NUEVO/NUEVO_DESIGN.qsys ;
; Altera ; altera_merlin_master_agent         ; 18.1    ; N/A          ; N/A           ; |HPS_FPGA|NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_1:mm_interconnect_1|altera_merlin_master_agent:nios2_qsys_0_instruction_master_agent                                                                                                                                   ; C:/Users/Zaet/Desktop/JAJA/NUEVO/NUEVO_DESIGN.qsys ;
; Altera ; altera_merlin_master_translator    ; 18.1    ; N/A          ; N/A           ; |HPS_FPGA|NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_1:mm_interconnect_1|altera_merlin_master_translator:nios2_qsys_0_instruction_master_translator                                                                                                                         ; C:/Users/Zaet/Desktop/JAJA/NUEVO/NUEVO_DESIGN.qsys ;
; Altera ; altera_merlin_slave_agent          ; 18.1    ; N/A          ; N/A           ; |HPS_FPGA|NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:rom_s1_agent                                                                                                                                                             ; C:/Users/Zaet/Desktop/JAJA/NUEVO/NUEVO_DESIGN.qsys ;
; Altera ; altera_avalon_sc_fifo              ; 18.1    ; N/A          ; N/A           ; |HPS_FPGA|NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:rom_s1_agent_rsp_fifo                                                                                                                                                        ; C:/Users/Zaet/Desktop/JAJA/NUEVO/NUEVO_DESIGN.qsys ;
; Altera ; altera_merlin_slave_translator     ; 18.1    ; N/A          ; N/A           ; |HPS_FPGA|NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:rom_s1_translator                                                                                                                                                   ; C:/Users/Zaet/Desktop/JAJA/NUEVO/NUEVO_DESIGN.qsys ;
; Altera ; altera_merlin_router               ; 18.1    ; N/A          ; N/A           ; |HPS_FPGA|NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_1:mm_interconnect_1|NUEVO_DESIGN_mm_interconnect_1_router:router                                                                                                                                                       ; C:/Users/Zaet/Desktop/JAJA/NUEVO/NUEVO_DESIGN.qsys ;
; Altera ; altera_merlin_router               ; 18.1    ; N/A          ; N/A           ; |HPS_FPGA|NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_1:mm_interconnect_1|NUEVO_DESIGN_mm_interconnect_1_router_001:router_001                                                                                                                                               ; C:/Users/Zaet/Desktop/JAJA/NUEVO/NUEVO_DESIGN.qsys ;
; Altera ; altera_merlin_demultiplexer        ; 18.1    ; N/A          ; N/A           ; |HPS_FPGA|NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_1:mm_interconnect_1|NUEVO_DESIGN_mm_interconnect_1_cmd_demux:rsp_demux                                                                                                                                                 ; C:/Users/Zaet/Desktop/JAJA/NUEVO/NUEVO_DESIGN.qsys ;
; Altera ; altera_merlin_multiplexer          ; 18.1    ; N/A          ; N/A           ; |HPS_FPGA|NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_1:mm_interconnect_1|NUEVO_DESIGN_mm_interconnect_1_rsp_mux:rsp_mux                                                                                                                                                     ; C:/Users/Zaet/Desktop/JAJA/NUEVO/NUEVO_DESIGN.qsys ;
; Altera ; Nios II Processor (6AF7_00A2)      ; N/A     ; Apr 2009     ; OpenCore Plus ; |HPS_FPGA|NUEVO_DESIGN:u0|NUEVO_DESIGN_nios2_qsys_0:nios2_qsys_0                                                                                                                                                                                                              ;                                                    ;
; Altera ; Nios II Processor (6AF7_00A2)      ; N/A     ; Apr 2009     ; OpenCore Plus ; |HPS_FPGA|NUEVO_DESIGN:u0|NUEVO_DESIGN_nios2_qsys_0:nios2_qsys_0|NUEVO_DESIGN_nios2_qsys_0_ic_data_module:NUEVO_DESIGN_nios2_qsys_0_ic_data                                                                                                                                   ;                                                    ;
; Altera ; Nios II Processor (6AF7_00A2)      ; N/A     ; Apr 2009     ; OpenCore Plus ; |HPS_FPGA|NUEVO_DESIGN:u0|NUEVO_DESIGN_nios2_qsys_0:nios2_qsys_0|NUEVO_DESIGN_nios2_qsys_0_ic_tag_module:NUEVO_DESIGN_nios2_qsys_0_ic_tag                                                                                                                                     ;                                                    ;
; Altera ; Nios II Processor (6AF7_00A2)      ; N/A     ; Apr 2009     ; OpenCore Plus ; |HPS_FPGA|NUEVO_DESIGN:u0|NUEVO_DESIGN_nios2_qsys_0:nios2_qsys_0|NUEVO_DESIGN_nios2_qsys_0_register_bank_a_module:NUEVO_DESIGN_nios2_qsys_0_register_bank_a                                                                                                                   ;                                                    ;
; Altera ; Nios II Processor (6AF7_00A2)      ; N/A     ; Apr 2009     ; OpenCore Plus ; |HPS_FPGA|NUEVO_DESIGN:u0|NUEVO_DESIGN_nios2_qsys_0:nios2_qsys_0|NUEVO_DESIGN_nios2_qsys_0_register_bank_b_module:NUEVO_DESIGN_nios2_qsys_0_register_bank_b                                                                                                                   ;                                                    ;
; Altera ; altera_avalon_onchip_memory2       ; 18.1    ; N/A          ; N/A           ; |HPS_FPGA|NUEVO_DESIGN:u0|NUEVO_DESIGN_RAM:ram                                                                                                                                                                                                                                ; C:/Users/Zaet/Desktop/JAJA/NUEVO/NUEVO_DESIGN.qsys ;
; Altera ; altera_avalon_onchip_memory2       ; 18.1    ; N/A          ; N/A           ; |HPS_FPGA|NUEVO_DESIGN:u0|NUEVO_DESIGN_ROM:rom                                                                                                                                                                                                                                ; C:/Users/Zaet/Desktop/JAJA/NUEVO/NUEVO_DESIGN.qsys ;
; Altera ; altera_reset_controller            ; 18.1    ; N/A          ; N/A           ; |HPS_FPGA|NUEVO_DESIGN:u0|altera_reset_controller:rst_controller                                                                                                                                                                                                              ; C:/Users/Zaet/Desktop/JAJA/NUEVO/NUEVO_DESIGN.qsys ;
; Altera ; altera_reset_controller            ; 18.1    ; N/A          ; N/A           ; |HPS_FPGA|NUEVO_DESIGN:u0|altera_reset_controller:rst_controller_001                                                                                                                                                                                                          ; C:/Users/Zaet/Desktop/JAJA/NUEVO/NUEVO_DESIGN.qsys ;
; Altera ; altera_avalon_new_sdram_controller ; 18.1    ; N/A          ; N/A           ; |HPS_FPGA|NUEVO_DESIGN:u0|NUEVO_DESIGN_SDRAM:sdram                                                                                                                                                                                                                            ; C:/Users/Zaet/Desktop/JAJA/NUEVO/NUEVO_DESIGN.qsys ;
; Altera ; altera_avalon_pio                  ; 18.1    ; N/A          ; N/A           ; |HPS_FPGA|NUEVO_DESIGN:u0|NUEVO_DESIGN_SEG1:seg1                                                                                                                                                                                                                              ; C:/Users/Zaet/Desktop/JAJA/NUEVO/NUEVO_DESIGN.qsys ;
; Altera ; altera_avalon_pio                  ; 18.1    ; N/A          ; N/A           ; |HPS_FPGA|NUEVO_DESIGN:u0|NUEVO_DESIGN_SEG1:seg2                                                                                                                                                                                                                              ; C:/Users/Zaet/Desktop/JAJA/NUEVO/NUEVO_DESIGN.qsys ;
; Altera ; altera_avalon_pio                  ; 18.1    ; N/A          ; N/A           ; |HPS_FPGA|NUEVO_DESIGN:u0|NUEVO_DESIGN_SEG1:seg3                                                                                                                                                                                                                              ; C:/Users/Zaet/Desktop/JAJA/NUEVO/NUEVO_DESIGN.qsys ;
; Altera ; altera_avalon_pio                  ; 18.1    ; N/A          ; N/A           ; |HPS_FPGA|NUEVO_DESIGN:u0|NUEVO_DESIGN_SEG1:seg4                                                                                                                                                                                                                              ; C:/Users/Zaet/Desktop/JAJA/NUEVO/NUEVO_DESIGN.qsys ;
; Altera ; altera_avalon_pio                  ; 18.1    ; N/A          ; N/A           ; |HPS_FPGA|NUEVO_DESIGN:u0|NUEVO_DESIGN_SEG1:seg5                                                                                                                                                                                                                              ; C:/Users/Zaet/Desktop/JAJA/NUEVO/NUEVO_DESIGN.qsys ;
; Altera ; altera_avalon_pio                  ; 18.1    ; N/A          ; N/A           ; |HPS_FPGA|NUEVO_DESIGN:u0|NUEVO_DESIGN_SEG1:seg6                                                                                                                                                                                                                              ; C:/Users/Zaet/Desktop/JAJA/NUEVO/NUEVO_DESIGN.qsys ;
; Altera ; altera_avalon_pio                  ; 18.1    ; N/A          ; N/A           ; |HPS_FPGA|NUEVO_DESIGN:u0|NUEVO_DESIGN_SW:sw                                                                                                                                                                                                                                  ; C:/Users/Zaet/Desktop/JAJA/NUEVO/NUEVO_DESIGN.qsys ;
; Altera ; altera_avalon_timer                ; 18.1    ; N/A          ; N/A           ; |HPS_FPGA|NUEVO_DESIGN:u0|NUEVO_DESIGN_TIMER:timer                                                                                                                                                                                                                            ; C:/Users/Zaet/Desktop/JAJA/NUEVO/NUEVO_DESIGN.qsys ;
+--------+------------------------------------+---------+--------------+---------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------+
OpenCore Plus Hardware Evaluation feature is turned on for all cores in the design.


Encoding Type:  One-Hot
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |HPS_FPGA|NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:keys_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state ;
+-----------------------------+---------------+-----------------------------+-----------------------+--------------------------------------------------------------------------------------------------------------------------------+
; Name                        ; state.ST_IDLE ; state.ST_UNCOMP_WR_SUBBURST ; state.ST_UNCOMP_TRANS ; state.ST_COMP_TRANS                                                                                                            ;
+-----------------------------+---------------+-----------------------------+-----------------------+--------------------------------------------------------------------------------------------------------------------------------+
; state.ST_IDLE               ; 0             ; 0                           ; 0                     ; 0                                                                                                                              ;
; state.ST_COMP_TRANS         ; 1             ; 0                           ; 0                     ; 1                                                                                                                              ;
; state.ST_UNCOMP_TRANS       ; 1             ; 0                           ; 1                     ; 0                                                                                                                              ;
; state.ST_UNCOMP_WR_SUBBURST ; 1             ; 1                           ; 0                     ; 0                                                                                                                              ;
+-----------------------------+---------------+-----------------------------+-----------------------+--------------------------------------------------------------------------------------------------------------------------------+


Encoding Type:  One-Hot
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |HPS_FPGA|NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state ;
+-----------------------------+---------------+-----------------------------+-----------------------+---------------------------------------------------------------------------------------------------------------------------------+
; Name                        ; state.ST_IDLE ; state.ST_UNCOMP_WR_SUBBURST ; state.ST_UNCOMP_TRANS ; state.ST_COMP_TRANS                                                                                                             ;
+-----------------------------+---------------+-----------------------------+-----------------------+---------------------------------------------------------------------------------------------------------------------------------+
; state.ST_IDLE               ; 0             ; 0                           ; 0                     ; 0                                                                                                                               ;
; state.ST_COMP_TRANS         ; 1             ; 0                           ; 0                     ; 1                                                                                                                               ;
; state.ST_UNCOMP_TRANS       ; 1             ; 0                           ; 1                     ; 0                                                                                                                               ;
; state.ST_UNCOMP_WR_SUBBURST ; 1             ; 1                           ; 0                     ; 0                                                                                                                               ;
+-----------------------------+---------------+-----------------------------+-----------------------+---------------------------------------------------------------------------------------------------------------------------------+


Encoding Type:  One-Hot
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |HPS_FPGA|NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sw_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state ;
+-----------------------------+---------------+-----------------------------+-----------------------+------------------------------------------------------------------------------------------------------------------------------+
; Name                        ; state.ST_IDLE ; state.ST_UNCOMP_WR_SUBBURST ; state.ST_UNCOMP_TRANS ; state.ST_COMP_TRANS                                                                                                          ;
+-----------------------------+---------------+-----------------------------+-----------------------+------------------------------------------------------------------------------------------------------------------------------+
; state.ST_IDLE               ; 0             ; 0                           ; 0                     ; 0                                                                                                                            ;
; state.ST_COMP_TRANS         ; 1             ; 0                           ; 0                     ; 1                                                                                                                            ;
; state.ST_UNCOMP_TRANS       ; 1             ; 0                           ; 1                     ; 0                                                                                                                            ;
; state.ST_UNCOMP_WR_SUBBURST ; 1             ; 1                           ; 0                     ; 0                                                                                                                            ;
+-----------------------------+---------------+-----------------------------+-----------------------+------------------------------------------------------------------------------------------------------------------------------+


Encoding Type:  One-Hot
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |HPS_FPGA|NUEVO_DESIGN:u0|NUEVO_DESIGN_SDRAM:sdram|m_state                                                                                                                            ;
+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+
; Name              ; m_state.100000000 ; m_state.010000000 ; m_state.001000000 ; m_state.000100000 ; m_state.000010000 ; m_state.000001000 ; m_state.000000100 ; m_state.000000010 ; m_state.000000001 ;
+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+
; m_state.000000001 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ;
; m_state.000000010 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 1                 ; 1                 ;
; m_state.000000100 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 1                 ; 0                 ; 1                 ;
; m_state.000001000 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 1                 ; 0                 ; 0                 ; 1                 ;
; m_state.000010000 ; 0                 ; 0                 ; 0                 ; 0                 ; 1                 ; 0                 ; 0                 ; 0                 ; 1                 ;
; m_state.000100000 ; 0                 ; 0                 ; 0                 ; 1                 ; 0                 ; 0                 ; 0                 ; 0                 ; 1                 ;
; m_state.001000000 ; 0                 ; 0                 ; 1                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 1                 ;
; m_state.010000000 ; 0                 ; 1                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 1                 ;
; m_state.100000000 ; 1                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 1                 ;
+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+


Encoding Type:  One-Hot
+----------------------------------------------------------------------------------------------+
; State Machine - |HPS_FPGA|NUEVO_DESIGN:u0|NUEVO_DESIGN_SDRAM:sdram|m_next                    ;
+------------------+------------------+------------------+------------------+------------------+
; Name             ; m_next.010000000 ; m_next.000010000 ; m_next.000001000 ; m_next.000000001 ;
+------------------+------------------+------------------+------------------+------------------+
; m_next.000000001 ; 0                ; 0                ; 0                ; 0                ;
; m_next.000001000 ; 0                ; 0                ; 1                ; 1                ;
; m_next.000010000 ; 0                ; 1                ; 0                ; 1                ;
; m_next.010000000 ; 1                ; 0                ; 0                ; 1                ;
+------------------+------------------+------------------+------------------+------------------+


Encoding Type:  One-Hot
+-------------------------------------------------------------------------------------------------+
; State Machine - |HPS_FPGA|NUEVO_DESIGN:u0|NUEVO_DESIGN_SDRAM:sdram|i_state                      ;
+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
; Name        ; i_state.111 ; i_state.101 ; i_state.011 ; i_state.010 ; i_state.001 ; i_state.000 ;
+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
; i_state.000 ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ;
; i_state.001 ; 0           ; 0           ; 0           ; 0           ; 1           ; 1           ;
; i_state.010 ; 0           ; 0           ; 0           ; 1           ; 0           ; 1           ;
; i_state.011 ; 0           ; 0           ; 1           ; 0           ; 0           ; 1           ;
; i_state.101 ; 0           ; 1           ; 0           ; 0           ; 0           ; 1           ;
; i_state.111 ; 1           ; 0           ; 0           ; 0           ; 0           ; 1           ;
+-------------+-------------+-------------+-------------+-------------+-------------+-------------+


Encoding Type:  One-Hot
+---------------------------------------------------------------------------+
; State Machine - |HPS_FPGA|NUEVO_DESIGN:u0|NUEVO_DESIGN_SDRAM:sdram|i_next ;
+------------+------------+------------+------------+-----------------------+
; Name       ; i_next.111 ; i_next.101 ; i_next.010 ; i_next.000            ;
+------------+------------+------------+------------+-----------------------+
; i_next.000 ; 0          ; 0          ; 0          ; 0                     ;
; i_next.010 ; 0          ; 0          ; 1          ; 1                     ;
; i_next.101 ; 0          ; 1          ; 0          ; 1                     ;
; i_next.111 ; 1          ; 0          ; 0          ; 1                     ;
+------------+------------+------------+------------+-----------------------+


Encoding Type:  One-Hot
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |HPS_FPGA|NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:leds_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state ;
+-----------------------------+---------------+-----------------------------+-----------------------+--------------------------------------------------------------------------------------------------------------------------------+
; Name                        ; state.ST_IDLE ; state.ST_UNCOMP_WR_SUBBURST ; state.ST_UNCOMP_TRANS ; state.ST_COMP_TRANS                                                                                                            ;
+-----------------------------+---------------+-----------------------------+-----------------------+--------------------------------------------------------------------------------------------------------------------------------+
; state.ST_IDLE               ; 0             ; 0                           ; 0                     ; 0                                                                                                                              ;
; state.ST_COMP_TRANS         ; 1             ; 0                           ; 0                     ; 1                                                                                                                              ;
; state.ST_UNCOMP_TRANS       ; 1             ; 0                           ; 1                     ; 0                                                                                                                              ;
; state.ST_UNCOMP_WR_SUBBURST ; 1             ; 1                           ; 0                     ; 0                                                                                                                              ;
+-----------------------------+---------------+-----------------------------+-----------------------+--------------------------------------------------------------------------------------------------------------------------------+


Encoding Type:  One-Hot
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |HPS_FPGA|NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:seg6_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state ;
+-----------------------------+---------------+-----------------------------+-----------------------+--------------------------------------------------------------------------------------------------------------------------------+
; Name                        ; state.ST_IDLE ; state.ST_UNCOMP_WR_SUBBURST ; state.ST_UNCOMP_TRANS ; state.ST_COMP_TRANS                                                                                                            ;
+-----------------------------+---------------+-----------------------------+-----------------------+--------------------------------------------------------------------------------------------------------------------------------+
; state.ST_IDLE               ; 0             ; 0                           ; 0                     ; 0                                                                                                                              ;
; state.ST_COMP_TRANS         ; 1             ; 0                           ; 0                     ; 1                                                                                                                              ;
; state.ST_UNCOMP_TRANS       ; 1             ; 0                           ; 1                     ; 0                                                                                                                              ;
; state.ST_UNCOMP_WR_SUBBURST ; 1             ; 1                           ; 0                     ; 0                                                                                                                              ;
+-----------------------------+---------------+-----------------------------+-----------------------+--------------------------------------------------------------------------------------------------------------------------------+


Encoding Type:  One-Hot
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |HPS_FPGA|NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:seg4_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state ;
+-----------------------------+---------------+-----------------------------+-----------------------+--------------------------------------------------------------------------------------------------------------------------------+
; Name                        ; state.ST_IDLE ; state.ST_UNCOMP_WR_SUBBURST ; state.ST_UNCOMP_TRANS ; state.ST_COMP_TRANS                                                                                                            ;
+-----------------------------+---------------+-----------------------------+-----------------------+--------------------------------------------------------------------------------------------------------------------------------+
; state.ST_IDLE               ; 0             ; 0                           ; 0                     ; 0                                                                                                                              ;
; state.ST_COMP_TRANS         ; 1             ; 0                           ; 0                     ; 1                                                                                                                              ;
; state.ST_UNCOMP_TRANS       ; 1             ; 0                           ; 1                     ; 0                                                                                                                              ;
; state.ST_UNCOMP_WR_SUBBURST ; 1             ; 1                           ; 0                     ; 0                                                                                                                              ;
+-----------------------------+---------------+-----------------------------+-----------------------+--------------------------------------------------------------------------------------------------------------------------------+


Encoding Type:  One-Hot
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |HPS_FPGA|NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:seg3_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state ;
+-----------------------------+---------------+-----------------------------+-----------------------+--------------------------------------------------------------------------------------------------------------------------------+
; Name                        ; state.ST_IDLE ; state.ST_UNCOMP_WR_SUBBURST ; state.ST_UNCOMP_TRANS ; state.ST_COMP_TRANS                                                                                                            ;
+-----------------------------+---------------+-----------------------------+-----------------------+--------------------------------------------------------------------------------------------------------------------------------+
; state.ST_IDLE               ; 0             ; 0                           ; 0                     ; 0                                                                                                                              ;
; state.ST_COMP_TRANS         ; 1             ; 0                           ; 0                     ; 1                                                                                                                              ;
; state.ST_UNCOMP_TRANS       ; 1             ; 0                           ; 1                     ; 0                                                                                                                              ;
; state.ST_UNCOMP_WR_SUBBURST ; 1             ; 1                           ; 0                     ; 0                                                                                                                              ;
+-----------------------------+---------------+-----------------------------+-----------------------+--------------------------------------------------------------------------------------------------------------------------------+


Encoding Type:  One-Hot
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |HPS_FPGA|NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:seg5_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state ;
+-----------------------------+---------------+-----------------------------+-----------------------+--------------------------------------------------------------------------------------------------------------------------------+
; Name                        ; state.ST_IDLE ; state.ST_UNCOMP_WR_SUBBURST ; state.ST_UNCOMP_TRANS ; state.ST_COMP_TRANS                                                                                                            ;
+-----------------------------+---------------+-----------------------------+-----------------------+--------------------------------------------------------------------------------------------------------------------------------+
; state.ST_IDLE               ; 0             ; 0                           ; 0                     ; 0                                                                                                                              ;
; state.ST_COMP_TRANS         ; 1             ; 0                           ; 0                     ; 1                                                                                                                              ;
; state.ST_UNCOMP_TRANS       ; 1             ; 0                           ; 1                     ; 0                                                                                                                              ;
; state.ST_UNCOMP_WR_SUBBURST ; 1             ; 1                           ; 0                     ; 0                                                                                                                              ;
+-----------------------------+---------------+-----------------------------+-----------------------+--------------------------------------------------------------------------------------------------------------------------------+


Encoding Type:  One-Hot
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |HPS_FPGA|NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:seg2_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state ;
+-----------------------------+---------------+-----------------------------+-----------------------+--------------------------------------------------------------------------------------------------------------------------------+
; Name                        ; state.ST_IDLE ; state.ST_UNCOMP_WR_SUBBURST ; state.ST_UNCOMP_TRANS ; state.ST_COMP_TRANS                                                                                                            ;
+-----------------------------+---------------+-----------------------------+-----------------------+--------------------------------------------------------------------------------------------------------------------------------+
; state.ST_IDLE               ; 0             ; 0                           ; 0                     ; 0                                                                                                                              ;
; state.ST_COMP_TRANS         ; 1             ; 0                           ; 0                     ; 1                                                                                                                              ;
; state.ST_UNCOMP_TRANS       ; 1             ; 0                           ; 1                     ; 0                                                                                                                              ;
; state.ST_UNCOMP_WR_SUBBURST ; 1             ; 1                           ; 0                     ; 0                                                                                                                              ;
+-----------------------------+---------------+-----------------------------+-----------------------+--------------------------------------------------------------------------------------------------------------------------------+


Encoding Type:  One-Hot
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |HPS_FPGA|NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:seg1_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state ;
+-----------------------------+---------------+-----------------------------+-----------------------+--------------------------------------------------------------------------------------------------------------------------------+
; Name                        ; state.ST_IDLE ; state.ST_UNCOMP_WR_SUBBURST ; state.ST_UNCOMP_TRANS ; state.ST_COMP_TRANS                                                                                                            ;
+-----------------------------+---------------+-----------------------------+-----------------------+--------------------------------------------------------------------------------------------------------------------------------+
; state.ST_IDLE               ; 0             ; 0                           ; 0                     ; 0                                                                                                                              ;
; state.ST_COMP_TRANS         ; 1             ; 0                           ; 0                     ; 1                                                                                                                              ;
; state.ST_UNCOMP_TRANS       ; 1             ; 0                           ; 1                     ; 0                                                                                                                              ;
; state.ST_UNCOMP_WR_SUBBURST ; 1             ; 1                           ; 0                     ; 0                                                                                                                              ;
+-----------------------------+---------------+-----------------------------+-----------------------+--------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Protected by Synthesis                                                                                                                                                                                                                             ;
+----------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------+
; Register Name                                                                                                                                ; Protected by Synthesis Attribute or Preserve Register Assignment ; Not to be Touched by Netlist Optimizations ;
+----------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------+
; NUEVO_DESIGN:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer_int_chain[4]                                                ; yes                                                              ; yes                                        ;
; NUEVO_DESIGN:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer_int_chain[3]                                                ; yes                                                              ; yes                                        ;
; NUEVO_DESIGN:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer_int_chain[2]                                                ; yes                                                              ; yes                                        ;
; NUEVO_DESIGN:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer_int_chain[1]                                                ; yes                                                              ; yes                                        ;
; NUEVO_DESIGN:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0] ; yes                                                              ; yes                                        ;
; NUEVO_DESIGN:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer_int_chain[0]                                                ; yes                                                              ; yes                                        ;
; NUEVO_DESIGN:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1] ; yes                                                              ; yes                                        ;
; NUEVO_DESIGN:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]     ; yes                                                              ; yes                                        ;
; NUEVO_DESIGN:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]     ; yes                                                              ; yes                                        ;
; NUEVO_DESIGN:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain[0] ; yes                                                              ; yes                                        ;
; NUEVO_DESIGN:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain[1] ; yes                                                              ; yes                                        ;
; Total number of protected registers is 11                                                                                                    ;                                                                  ;                                            ;
+----------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Register name                                                                                                                                                                                                                         ; Reason for Removal                                                                                                                                                                                                                        ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:rom_s1_translator|av_chipselect_pre                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                    ;
; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_to_hps_0_h2f_axi_master_rd_rsp_width_adapter|p0_use_reg                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                    ;
; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_to_hps_0_h2f_axi_master_rd_rsp_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                               ;
; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_to_hps_0_h2f_axi_master_rd_rsp_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0..8]  ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                               ;
; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_to_hps_0_h2f_axi_master_wr_rsp_width_adapter|p0_use_reg                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                    ;
; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_to_hps_0_h2f_axi_master_wr_rsp_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                               ;
; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_to_hps_0_h2f_axi_master_wr_rsp_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0..8]  ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                               ;
; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_to_nios2_qsys_0_data_master_rsp_width_adapter|p0_use_reg                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                    ;
; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_to_nios2_qsys_0_data_master_rsp_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy               ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                               ;
; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_to_nios2_qsys_0_data_master_rsp_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0..8] ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                               ;
; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|NUEVO_DESIGN_mm_interconnect_0_cmd_mux_003:cmd_mux_011|locked[0..2]                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                    ;
; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|NUEVO_DESIGN_mm_interconnect_0_cmd_mux_003:cmd_mux_010|locked[0..2]                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                    ;
; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|NUEVO_DESIGN_mm_interconnect_0_cmd_mux_003:cmd_mux_009|locked[0..2]                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                    ;
; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|NUEVO_DESIGN_mm_interconnect_0_cmd_mux_003:cmd_mux_008|locked[0..2]                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                    ;
; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|NUEVO_DESIGN_mm_interconnect_0_cmd_mux_003:cmd_mux_007|locked[0..2]                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                    ;
; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|NUEVO_DESIGN_mm_interconnect_0_cmd_mux_003:cmd_mux_006|locked[0..2]                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                    ;
; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|NUEVO_DESIGN_mm_interconnect_0_cmd_mux_003:cmd_mux_005|locked[0..2]                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                    ;
; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|NUEVO_DESIGN_mm_interconnect_0_cmd_mux_003:cmd_mux_004|locked[0..2]                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                    ;
; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|NUEVO_DESIGN_mm_interconnect_0_cmd_mux_003:cmd_mux_003|locked[0..2]                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                    ;
; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|NUEVO_DESIGN_mm_interconnect_0_cmd_mux_002:cmd_mux_002|locked[0..2]                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                    ;
; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:leds_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[99,100]                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                    ;
; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:keys_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[99,100]                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                    ;
; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:seg1_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[99,100]                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                    ;
; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:seg2_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[99,100]                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                    ;
; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:seg3_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[99,100]                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                    ;
; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:seg4_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[99,100]                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                    ;
; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:seg5_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[99,100]                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                    ;
; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:seg6_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[99,100]                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                    ;
; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sw_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[99,100]                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                    ;
; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[79,81,82]             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                    ;
; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:leds_s1_translator|av_readdata_pre[10..31]                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                    ;
; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:leds_s1_translator|av_chipselect_pre                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                    ;
; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:seg1_s1_translator|av_readdata_pre[7..31]                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                    ;
; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:seg1_s1_translator|av_chipselect_pre                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                    ;
; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:seg2_s1_translator|av_readdata_pre[7..31]                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                    ;
; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:seg2_s1_translator|av_chipselect_pre                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                    ;
; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:seg3_s1_translator|av_readdata_pre[7..31]                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                    ;
; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:seg3_s1_translator|av_chipselect_pre                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                    ;
; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:seg4_s1_translator|av_readdata_pre[7..31]                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                    ;
; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:seg4_s1_translator|av_chipselect_pre                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                    ;
; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:seg5_s1_translator|av_readdata_pre[7..31]                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                    ;
; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:seg5_s1_translator|av_chipselect_pre                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                    ;
; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:seg6_s1_translator|av_readdata_pre[7..31]                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                    ;
; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:seg6_s1_translator|av_chipselect_pre                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                    ;
; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:timer_s1_translator|av_chipselect_pre                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                    ;
; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:ram_s1_translator|av_chipselect_pre                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                    ;
; NUEVO_DESIGN:u0|NUEVO_DESIGN_SW:sw|readdata[10..31]                                                                                                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                    ;
; NUEVO_DESIGN:u0|NUEVO_DESIGN_SDRAM:sdram|i_addr[4,5]                                                                                                                                                                                  ; Stuck at VCC due to stuck port data_in                                                                                                                                                                                                    ;
; NUEVO_DESIGN:u0|NUEVO_DESIGN_KEYS:keys|readdata[4..31]                                                                                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                    ;
; NUEVO_DESIGN:u0|NUEVO_DESIGN_nios2_qsys_0:nios2_qsys_0|E_control_reg_rddata[1..31]                                                                                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                    ;
; NUEVO_DESIGN:u0|NUEVO_DESIGN_nios2_qsys_0:nios2_qsys_0|E_ctrl_br_always_pred_taken                                                                                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                    ;
; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:rom_s1_agent_rsp_fifo|mem[0][66]                                                                                                               ; Lost fanout                                                                                                                                                                                                                               ;
; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:rom_s1_agent_rsp_fifo|mem[0][84]                                                                                                               ; Lost fanout                                                                                                                                                                                                                               ;
; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:hps_0_h2f_lw_axi_master_wr_limiter|last_channel[7]                                                                                     ; Lost fanout                                                                                                                                                                                                                               ;
; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rsp_fifo|mem[0][98]                                                                                                             ; Lost fanout                                                                                                                                                                                                                               ;
; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rsp_fifo|mem[0][100]                                                                                                            ; Lost fanout                                                                                                                                                                                                                               ;
; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rsp_fifo|mem[0][99]                                                                                                             ; Lost fanout                                                                                                                                                                                                                               ;
; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rsp_fifo|mem[0][97]                                                                                                             ; Lost fanout                                                                                                                                                                                                                               ;
; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ram_s1_agent_rsp_fifo|mem[0][98]                                                                                                               ; Lost fanout                                                                                                                                                                                                                               ;
; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ram_s1_agent_rsp_fifo|mem[0][100]                                                                                                              ; Lost fanout                                                                                                                                                                                                                               ;
; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ram_s1_agent_rsp_fifo|mem[0][99]                                                                                                               ; Lost fanout                                                                                                                                                                                                                               ;
; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ram_s1_agent_rsp_fifo|mem[0][97]                                                                                                               ; Lost fanout                                                                                                                                                                                                                               ;
; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|internal_out_payload[16,17]                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                    ;
; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:keys_s1_translator|av_readdata_pre[4..31]                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                    ;
; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sw_s1_translator|av_readdata_pre[10..31]                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                    ;
; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:leds_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_byte_cnt_reg[0,1,3..7]         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                    ;
; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:keys_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_byte_cnt_reg[0,1,3..7]         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                    ;
; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:seg1_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_byte_cnt_reg[0,1,3..7]         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                    ;
; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:seg2_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_byte_cnt_reg[0,1,3..7]         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                    ;
; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:seg3_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_byte_cnt_reg[0,1,3..7]         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                    ;
; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:seg4_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_byte_cnt_reg[0,1,3..7]         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                    ;
; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:seg5_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_byte_cnt_reg[0,1,3..7]         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                    ;
; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:seg6_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_byte_cnt_reg[0,1,3..7]         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                    ;
; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sw_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_byte_cnt_reg[0,1,3..7]           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                    ;
; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_byte_cnt_reg[0,2..7]          ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                    ;
; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|out_payload[16,17]                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                    ;
; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|NUEVO_DESIGN_mm_interconnect_0_cmd_mux_003:cmd_mux_010|saved_grant[1]                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                    ;
; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:rom_s1_agent_rsp_fifo|mem[1][84]                                                                                                               ; Lost fanout                                                                                                                                                                                                                               ;
; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:rom_s1_agent_rsp_fifo|mem[1][66]                                                                                                               ; Lost fanout                                                                                                                                                                                                                               ;
; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_to_hps_0_h2f_axi_master_rd_rsp_width_adapter|p0_reg_endofpacket                                                                 ; Lost fanout                                                                                                                                                                                                                               ;
; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_to_hps_0_h2f_axi_master_rd_rsp_width_adapter|p0_reg_data_field[0..15]                                                           ; Lost fanout                                                                                                                                                                                                                               ;
; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_to_hps_0_h2f_axi_master_rd_rsp_width_adapter|p0_reg_address_field[1,2]                                                          ; Lost fanout                                                                                                                                                                                                                               ;
; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_to_hps_0_h2f_axi_master_rd_rsp_width_adapter|p0_reg_byte_cnt_field[0..7]                                                        ; Lost fanout                                                                                                                                                                                                                               ;
; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_to_hps_0_h2f_axi_master_rd_rsp_width_adapter|p0_reg_last_field[69..80]                                                          ; Lost fanout                                                                                                                                                                                                                               ;
; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_to_hps_0_h2f_axi_master_rd_rsp_width_adapter|p0_reg_ori_burst_size[0..2]                                                        ; Lost fanout                                                                                                                                                                                                                               ;
; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_to_hps_0_h2f_axi_master_rd_rsp_width_adapter|p0_reg_response_status_field[0,1]                                                  ; Lost fanout                                                                                                                                                                                                                               ;
; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_to_hps_0_h2f_axi_master_wr_rsp_width_adapter|p0_reg_endofpacket                                                                 ; Lost fanout                                                                                                                                                                                                                               ;
; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_to_hps_0_h2f_axi_master_wr_rsp_width_adapter|p0_reg_address_field[1,2]                                                          ; Lost fanout                                                                                                                                                                                                                               ;
; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_to_hps_0_h2f_axi_master_wr_rsp_width_adapter|p0_reg_byte_cnt_field[0..7]                                                        ; Lost fanout                                                                                                                                                                                                                               ;
; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_to_hps_0_h2f_axi_master_wr_rsp_width_adapter|p0_reg_last_field[69..80]                                                          ; Lost fanout                                                                                                                                                                                                                               ;
; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_to_hps_0_h2f_axi_master_wr_rsp_width_adapter|p0_reg_ori_burst_size[0..2]                                                        ; Lost fanout                                                                                                                                                                                                                               ;
; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_to_hps_0_h2f_axi_master_wr_rsp_width_adapter|p0_reg_response_status_field[0,1]                                                  ; Lost fanout                                                                                                                                                                                                                               ;
; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_to_nios2_qsys_0_data_master_rsp_width_adapter|p0_reg_endofpacket                                                                ; Lost fanout                                                                                                                                                                                                                               ;
; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_to_nios2_qsys_0_data_master_rsp_width_adapter|p0_reg_data_field[0..15]                                                          ; Lost fanout                                                                                                                                                                                                                               ;
; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_to_nios2_qsys_0_data_master_rsp_width_adapter|p0_reg_address_field[1]                                                           ; Lost fanout                                                                                                                                                                                                                               ;
; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_to_nios2_qsys_0_data_master_rsp_width_adapter|p0_reg_byte_cnt_field[0..7]                                                       ; Lost fanout                                                                                                                                                                                                                               ;
; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_to_nios2_qsys_0_data_master_rsp_width_adapter|p0_reg_ori_burst_size[0..2]                                                       ; Lost fanout                                                                                                                                                                                                                               ;
; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rsp_fifo|mem[1][100]                                                                                                            ; Lost fanout                                                                                                                                                                                                                               ;
; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rsp_fifo|mem[1][99]                                                                                                             ; Lost fanout                                                                                                                                                                                                                               ;
; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rsp_fifo|mem[1][98]                                                                                                             ; Lost fanout                                                                                                                                                                                                                               ;
; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rsp_fifo|mem[1][97]                                                                                                             ; Lost fanout                                                                                                                                                                                                                               ;
; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ram_s1_agent_rsp_fifo|mem[1][100]                                                                                                              ; Lost fanout                                                                                                                                                                                                                               ;
; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ram_s1_agent_rsp_fifo|mem[1][99]                                                                                                               ; Lost fanout                                                                                                                                                                                                                               ;
; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ram_s1_agent_rsp_fifo|mem[1][98]                                                                                                               ; Lost fanout                                                                                                                                                                                                                               ;
; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ram_s1_agent_rsp_fifo|mem[1][97]                                                                                                               ; Lost fanout                                                                                                                                                                                                                               ;
; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|NUEVO_DESIGN_mm_interconnect_0_cmd_mux_003:cmd_mux_010|altera_merlin_arbitrator:arb|top_priority_reg[2]                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                    ;
; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:rom_s1_translator|waitrequest_reset_override                                                                                          ; Merged with NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:ram_s1_translator|waitrequest_reset_override                                                                                  ;
; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:ram_s1_translator|waitrequest_reset_override                                                                                          ; Merged with NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:timer_s1_translator|waitrequest_reset_override                                                                                ;
; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:timer_s1_translator|waitrequest_reset_override                                                                                        ; Merged with NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sw_s1_translator|waitrequest_reset_override                                                                                   ;
; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sw_s1_translator|waitrequest_reset_override                                                                                           ; Merged with NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:seg6_s1_translator|waitrequest_reset_override                                                                                 ;
; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:seg6_s1_translator|waitrequest_reset_override                                                                                         ; Merged with NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:seg5_s1_translator|waitrequest_reset_override                                                                                 ;
; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:seg5_s1_translator|waitrequest_reset_override                                                                                         ; Merged with NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:seg4_s1_translator|waitrequest_reset_override                                                                                 ;
; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:seg4_s1_translator|waitrequest_reset_override                                                                                         ; Merged with NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:seg3_s1_translator|waitrequest_reset_override                                                                                 ;
; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:seg3_s1_translator|waitrequest_reset_override                                                                                         ; Merged with NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:seg2_s1_translator|waitrequest_reset_override                                                                                 ;
; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:seg2_s1_translator|waitrequest_reset_override                                                                                         ; Merged with NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:seg1_s1_translator|waitrequest_reset_override                                                                                 ;
; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:seg1_s1_translator|waitrequest_reset_override                                                                                         ; Merged with NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:keys_s1_translator|waitrequest_reset_override                                                                                 ;
; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:keys_s1_translator|waitrequest_reset_override                                                                                         ; Merged with NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:leds_s1_translator|waitrequest_reset_override                                                                                 ;
; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:leds_s1_translator|waitrequest_reset_override                                                                                         ; Merged with NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_qsys_0_data_master_agent|hold_waitrequest                                                                                   ;
; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_qsys_0_data_master_agent|hold_waitrequest                                                                                           ; Merged with NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_1:mm_interconnect_1|altera_merlin_master_agent:nios2_qsys_0_instruction_master_agent|hold_waitrequest                                                                            ;
; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_ready_hold                     ; Merged with NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sw_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_ready_hold                ;
; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sw_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_ready_hold                        ; Merged with NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:seg5_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_ready_hold              ;
; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:seg5_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_ready_hold                      ; Merged with NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:seg4_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_ready_hold              ;
; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:seg4_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_ready_hold                      ; Merged with NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:seg3_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_ready_hold              ;
; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:seg3_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_ready_hold                      ; Merged with NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:seg2_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_ready_hold              ;
; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:seg2_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_ready_hold                      ; Merged with NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:seg1_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_ready_hold              ;
; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:seg1_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_ready_hold                      ; Merged with NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:keys_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_ready_hold              ;
; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:keys_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_ready_hold                      ; Merged with NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:leds_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_ready_hold              ;
; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:leds_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_ready_hold                      ; Merged with NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:seg6_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_ready_hold              ;
; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:rom_s1_agent_rsp_fifo|mem[1][63]                                                                                                               ; Merged with NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:rom_s1_agent_rsp_fifo|mem[1][69]                                                                                                       ;
; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_to_hps_0_h2f_axi_master_rd_rsp_width_adapter|response_status_reg[0]                                                             ; Merged with NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_to_hps_0_h2f_axi_master_rd_rsp_width_adapter|response_status_reg[1]                                                     ;
; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_to_hps_0_h2f_axi_master_wr_rsp_width_adapter|response_status_reg[0]                                                             ; Merged with NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_to_hps_0_h2f_axi_master_wr_rsp_width_adapter|response_status_reg[1]                                                     ;
; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:leds_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_masked[1]                 ; Merged with NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:leds_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[1]    ;
; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:leds_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_masked[0]                 ; Merged with NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:leds_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[0]    ;
; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:keys_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[66]                    ; Merged with NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:keys_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[97]            ;
; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:keys_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_masked[1]                 ; Merged with NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:keys_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[1]    ;
; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:keys_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_masked[0]                 ; Merged with NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:keys_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[0]    ;
; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:seg1_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_masked[1]                 ; Merged with NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:seg1_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[1]    ;
; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:seg1_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_masked[0]                 ; Merged with NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:seg1_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[0]    ;
; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:seg2_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_masked[1]                 ; Merged with NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:seg2_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[1]    ;
; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:seg2_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_masked[0]                 ; Merged with NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:seg2_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[0]    ;
; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:seg3_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_masked[1]                 ; Merged with NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:seg3_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[1]    ;
; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:seg3_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_masked[0]                 ; Merged with NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:seg3_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[0]    ;
; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:seg4_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_masked[1]                 ; Merged with NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:seg4_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[1]    ;
; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:seg4_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_masked[0]                 ; Merged with NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:seg4_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[0]    ;
; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:seg5_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_masked[1]                 ; Merged with NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:seg5_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[1]    ;
; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:seg5_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_masked[0]                 ; Merged with NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:seg5_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[0]    ;
; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:seg6_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_masked[1]                 ; Merged with NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:seg6_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[1]    ;
; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:seg6_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_masked[0]                 ; Merged with NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:seg6_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[0]    ;
; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sw_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_masked[1]                   ; Merged with NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sw_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[1]      ;
; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sw_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_masked[0]                   ; Merged with NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sw_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[0]      ;
; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_size_reg[2]                    ; Merged with NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[72]           ;
; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_size_reg[1]                    ; Merged with NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[71]           ;
; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_size_reg[0]                    ; Merged with NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[70]           ;
; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_masked[0]                ; Merged with NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[0]   ;
; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:leds_s1_agent_rdata_fifo|mem[1][23]                                                                                                            ; Merged with NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:leds_s1_agent_rdata_fifo|mem[1][33]                                                                                                    ;
; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:leds_s1_agent_rdata_fifo|mem[1][26]                                                                                                            ; Merged with NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:leds_s1_agent_rdata_fifo|mem[1][33]                                                                                                    ;
; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:leds_s1_agent_rdata_fifo|mem[1][14]                                                                                                            ; Merged with NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:leds_s1_agent_rdata_fifo|mem[1][33]                                                                                                    ;
; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:leds_s1_agent_rdata_fifo|mem[1][20]                                                                                                            ; Merged with NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:leds_s1_agent_rdata_fifo|mem[1][33]                                                                                                    ;
; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:leds_s1_agent_rdata_fifo|mem[1][13]                                                                                                            ; Merged with NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:leds_s1_agent_rdata_fifo|mem[1][33]                                                                                                    ;
; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:leds_s1_agent_rdata_fifo|mem[1][24]                                                                                                            ; Merged with NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:leds_s1_agent_rdata_fifo|mem[1][33]                                                                                                    ;
; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:leds_s1_agent_rdata_fifo|mem[1][27]                                                                                                            ; Merged with NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:leds_s1_agent_rdata_fifo|mem[1][32]                                                                                                    ;
; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:leds_s1_agent_rdata_fifo|mem[1][11]                                                                                                            ; Merged with NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:leds_s1_agent_rdata_fifo|mem[1][32]                                                                                                    ;
; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:leds_s1_agent_rdata_fifo|mem[1][28]                                                                                                            ; Merged with NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:leds_s1_agent_rdata_fifo|mem[1][32]                                                                                                    ;
; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:leds_s1_agent_rdata_fifo|mem[1][16]                                                                                                            ; Merged with NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:leds_s1_agent_rdata_fifo|mem[1][32]                                                                                                    ;
; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:leds_s1_agent_rdata_fifo|mem[1][18]                                                                                                            ; Merged with NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:leds_s1_agent_rdata_fifo|mem[1][31]                                                                                                    ;
; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:leds_s1_agent_rdata_fifo|mem[1][10]                                                                                                            ; Merged with NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:leds_s1_agent_rdata_fifo|mem[1][30]                                                                                                    ;
; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:leds_s1_agent_rdata_fifo|mem[1][25]                                                                                                            ; Merged with NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:leds_s1_agent_rdata_fifo|mem[1][30]                                                                                                    ;
; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:leds_s1_agent_rdata_fifo|mem[1][15]                                                                                                            ; Merged with NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:leds_s1_agent_rdata_fifo|mem[1][30]                                                                                                    ;
; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:leds_s1_agent_rdata_fifo|mem[1][12]                                                                                                            ; Merged with NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:leds_s1_agent_rdata_fifo|mem[1][30]                                                                                                    ;
; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:leds_s1_agent_rdata_fifo|mem[1][17]                                                                                                            ; Merged with NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:leds_s1_agent_rdata_fifo|mem[1][29]                                                                                                    ;
; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:leds_s1_agent_rdata_fifo|mem[1][21]                                                                                                            ; Merged with NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:leds_s1_agent_rdata_fifo|mem[1][29]                                                                                                    ;
; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:leds_s1_agent_rdata_fifo|mem[1][19]                                                                                                            ; Merged with NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:leds_s1_agent_rdata_fifo|mem[1][22]                                                                                                    ;
; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:leds_s1_agent_rsp_fifo|mem[1][99]                                                                                                              ; Merged with NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:leds_s1_agent_rsp_fifo|mem[1][100]                                                                                                     ;
; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:keys_s1_agent_rdata_fifo|mem[1][11]                                                                                                            ; Merged with NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:keys_s1_agent_rdata_fifo|mem[1][33]                                                                                                    ;
; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:keys_s1_agent_rdata_fifo|mem[1][7]                                                                                                             ; Merged with NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:keys_s1_agent_rdata_fifo|mem[1][33]                                                                                                    ;
; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:keys_s1_agent_rdata_fifo|mem[1][29]                                                                                                            ; Merged with NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:keys_s1_agent_rdata_fifo|mem[1][33]                                                                                                    ;
; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:keys_s1_agent_rdata_fifo|mem[1][18]                                                                                                            ; Merged with NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:keys_s1_agent_rdata_fifo|mem[1][33]                                                                                                    ;
; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:keys_s1_agent_rdata_fifo|mem[1][25]                                                                                                            ; Merged with NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:keys_s1_agent_rdata_fifo|mem[1][33]                                                                                                    ;
; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:keys_s1_agent_rdata_fifo|mem[1][28]                                                                                                            ; Merged with NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:keys_s1_agent_rdata_fifo|mem[1][33]                                                                                                    ;
; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:keys_s1_agent_rdata_fifo|mem[1][23]                                                                                                            ; Merged with NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:keys_s1_agent_rdata_fifo|mem[1][33]                                                                                                    ;
; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:keys_s1_agent_rdata_fifo|mem[1][22]                                                                                                            ; Merged with NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:keys_s1_agent_rdata_fifo|mem[1][32]                                                                                                    ;
; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:keys_s1_agent_rdata_fifo|mem[1][12]                                                                                                            ; Merged with NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:keys_s1_agent_rdata_fifo|mem[1][32]                                                                                                    ;
; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:keys_s1_agent_rdata_fifo|mem[1][8]                                                                                                             ; Merged with NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:keys_s1_agent_rdata_fifo|mem[1][32]                                                                                                    ;
; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:keys_s1_agent_rdata_fifo|mem[1][6]                                                                                                             ; Merged with NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:keys_s1_agent_rdata_fifo|mem[1][32]                                                                                                    ;
; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:keys_s1_agent_rdata_fifo|mem[1][15]                                                                                                            ; Merged with NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:keys_s1_agent_rdata_fifo|mem[1][31]                                                                                                    ;
; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:keys_s1_agent_rdata_fifo|mem[1][19]                                                                                                            ; Merged with NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:keys_s1_agent_rdata_fifo|mem[1][31]                                                                                                    ;
; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:keys_s1_agent_rdata_fifo|mem[1][4]                                                                                                             ; Merged with NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:keys_s1_agent_rdata_fifo|mem[1][31]                                                                                                    ;
; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:keys_s1_agent_rdata_fifo|mem[1][10]                                                                                                            ; Merged with NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:keys_s1_agent_rdata_fifo|mem[1][31]                                                                                                    ;
; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:keys_s1_agent_rdata_fifo|mem[1][9]                                                                                                             ; Merged with NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:keys_s1_agent_rdata_fifo|mem[1][31]                                                                                                    ;
; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:keys_s1_agent_rdata_fifo|mem[1][17]                                                                                                            ; Merged with NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:keys_s1_agent_rdata_fifo|mem[1][30]                                                                                                    ;
; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:keys_s1_agent_rdata_fifo|mem[1][26]                                                                                                            ; Merged with NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:keys_s1_agent_rdata_fifo|mem[1][27]                                                                                                    ;
; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:keys_s1_agent_rdata_fifo|mem[1][21]                                                                                                            ; Merged with NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:keys_s1_agent_rdata_fifo|mem[1][27]                                                                                                    ;
; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:keys_s1_agent_rdata_fifo|mem[1][24]                                                                                                            ; Merged with NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:keys_s1_agent_rdata_fifo|mem[1][27]                                                                                                    ;
; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:keys_s1_agent_rdata_fifo|mem[1][14]                                                                                                            ; Merged with NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:keys_s1_agent_rdata_fifo|mem[1][27]                                                                                                    ;
; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:keys_s1_agent_rdata_fifo|mem[1][13]                                                                                                            ; Merged with NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:keys_s1_agent_rdata_fifo|mem[1][20]                                                                                                    ;
; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:keys_s1_agent_rdata_fifo|mem[1][5]                                                                                                             ; Merged with NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:keys_s1_agent_rdata_fifo|mem[1][20]                                                                                                    ;
; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:keys_s1_agent_rdata_fifo|mem[1][16]                                                                                                            ; Merged with NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:keys_s1_agent_rdata_fifo|mem[1][20]                                                                                                    ;
; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:seg1_s1_agent_rdata_fifo|mem[1][12]                                                                                                            ; Merged with NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:seg1_s1_agent_rdata_fifo|mem[1][33]                                                                                                    ;
; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:seg1_s1_agent_rdata_fifo|mem[1][25]                                                                                                            ; Merged with NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:seg1_s1_agent_rdata_fifo|mem[1][33]                                                                                                    ;
; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:seg1_s1_agent_rdata_fifo|mem[1][17]                                                                                                            ; Merged with NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:seg1_s1_agent_rdata_fifo|mem[1][33]                                                                                                    ;
; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:seg1_s1_agent_rdata_fifo|mem[1][9]                                                                                                             ; Merged with NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:seg1_s1_agent_rdata_fifo|mem[1][33]                                                                                                    ;
; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:seg1_s1_agent_rdata_fifo|mem[1][27]                                                                                                            ; Merged with NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:seg1_s1_agent_rdata_fifo|mem[1][31]                                                                                                    ;
; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:seg1_s1_agent_rdata_fifo|mem[1][23]                                                                                                            ; Merged with NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:seg1_s1_agent_rdata_fifo|mem[1][31]                                                                                                    ;
; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:seg1_s1_agent_rdata_fifo|mem[1][19]                                                                                                            ; Merged with NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:seg1_s1_agent_rdata_fifo|mem[1][31]                                                                                                    ;
; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:seg1_s1_agent_rdata_fifo|mem[1][15]                                                                                                            ; Merged with NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:seg1_s1_agent_rdata_fifo|mem[1][31]                                                                                                    ;
; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:seg1_s1_agent_rdata_fifo|mem[1][11]                                                                                                            ; Merged with NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:seg1_s1_agent_rdata_fifo|mem[1][31]                                                                                                    ;
; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:seg1_s1_agent_rdata_fifo|mem[1][7]                                                                                                             ; Merged with NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:seg1_s1_agent_rdata_fifo|mem[1][31]                                                                                                    ;
; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:seg1_s1_agent_rdata_fifo|mem[1][30]                                                                                                            ; Merged with NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:seg1_s1_agent_rdata_fifo|mem[1][31]                                                                                                    ;
; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:seg1_s1_agent_rdata_fifo|mem[1][21]                                                                                                            ; Merged with NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:seg1_s1_agent_rdata_fifo|mem[1][29]                                                                                                    ;
; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:seg1_s1_agent_rdata_fifo|mem[1][28]                                                                                                            ; Merged with NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:seg1_s1_agent_rdata_fifo|mem[1][29]                                                                                                    ;
; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:seg1_s1_agent_rdata_fifo|mem[1][13]                                                                                                            ; Merged with NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:seg1_s1_agent_rdata_fifo|mem[1][29]                                                                                                    ;
; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:seg1_s1_agent_rdata_fifo|mem[1][22]                                                                                                            ; Merged with NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:seg1_s1_agent_rdata_fifo|mem[1][26]                                                                                                    ;
; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:seg1_s1_agent_rdata_fifo|mem[1][24]                                                                                                            ; Merged with NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:seg1_s1_agent_rdata_fifo|mem[1][26]                                                                                                    ;
; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:seg1_s1_agent_rdata_fifo|mem[1][18]                                                                                                            ; Merged with NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:seg1_s1_agent_rdata_fifo|mem[1][26]                                                                                                    ;
; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:seg1_s1_agent_rdata_fifo|mem[1][14]                                                                                                            ; Merged with NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:seg1_s1_agent_rdata_fifo|mem[1][26]                                                                                                    ;
; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:seg1_s1_agent_rdata_fifo|mem[1][16]                                                                                                            ; Merged with NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:seg1_s1_agent_rdata_fifo|mem[1][26]                                                                                                    ;
; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:seg1_s1_agent_rdata_fifo|mem[1][8]                                                                                                             ; Merged with NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:seg1_s1_agent_rdata_fifo|mem[1][26]                                                                                                    ;
; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:seg1_s1_agent_rdata_fifo|mem[1][10]                                                                                                            ; Merged with NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:seg1_s1_agent_rdata_fifo|mem[1][20]                                                                                                    ;
; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:seg2_s1_agent_rdata_fifo|mem[1][25]                                                                                                            ; Merged with NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:seg2_s1_agent_rdata_fifo|mem[1][33]                                                                                                    ;
; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:seg2_s1_agent_rdata_fifo|mem[1][8]                                                                                                             ; Merged with NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:seg2_s1_agent_rdata_fifo|mem[1][33]                                                                                                    ;
; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:seg2_s1_agent_rdata_fifo|mem[1][9]                                                                                                             ; Merged with NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:seg2_s1_agent_rdata_fifo|mem[1][33]                                                                                                    ;
; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:seg2_s1_agent_rdata_fifo|mem[1][17]                                                                                                            ; Merged with NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:seg2_s1_agent_rdata_fifo|mem[1][33]                                                                                                    ;
; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:seg2_s1_agent_rdata_fifo|mem[1][31]                                                                                                            ; Merged with NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:seg2_s1_agent_rdata_fifo|mem[1][32]                                                                                                    ;
; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:seg2_s1_agent_rdata_fifo|mem[1][27]                                                                                                            ; Merged with NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:seg2_s1_agent_rdata_fifo|mem[1][32]                                                                                                    ;
; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:seg2_s1_agent_rdata_fifo|mem[1][23]                                                                                                            ; Merged with NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:seg2_s1_agent_rdata_fifo|mem[1][32]                                                                                                    ;
; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:seg2_s1_agent_rdata_fifo|mem[1][19]                                                                                                            ; Merged with NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:seg2_s1_agent_rdata_fifo|mem[1][32]                                                                                                    ;
; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:seg2_s1_agent_rdata_fifo|mem[1][15]                                                                                                            ; Merged with NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:seg2_s1_agent_rdata_fifo|mem[1][32]                                                                                                    ;
; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:seg2_s1_agent_rdata_fifo|mem[1][11]                                                                                                            ; Merged with NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:seg2_s1_agent_rdata_fifo|mem[1][32]                                                                                                    ;
; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:seg2_s1_agent_rdata_fifo|mem[1][7]                                                                                                             ; Merged with NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:seg2_s1_agent_rdata_fifo|mem[1][32]                                                                                                    ;
; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:seg2_s1_agent_rdata_fifo|mem[1][30]                                                                                                            ; Merged with NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:seg2_s1_agent_rdata_fifo|mem[1][32]                                                                                                    ;
; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:seg2_s1_agent_rdata_fifo|mem[1][24]                                                                                                            ; Merged with NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:seg2_s1_agent_rdata_fifo|mem[1][32]                                                                                                    ;
; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:seg2_s1_agent_rdata_fifo|mem[1][26]                                                                                                            ; Merged with NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:seg2_s1_agent_rdata_fifo|mem[1][32]                                                                                                    ;
; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:seg2_s1_agent_rdata_fifo|mem[1][20]                                                                                                            ; Merged with NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:seg2_s1_agent_rdata_fifo|mem[1][32]                                                                                                    ;
; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:seg2_s1_agent_rdata_fifo|mem[1][18]                                                                                                            ; Merged with NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:seg2_s1_agent_rdata_fifo|mem[1][32]                                                                                                    ;
; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:seg2_s1_agent_rdata_fifo|mem[1][22]                                                                                                            ; Merged with NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:seg2_s1_agent_rdata_fifo|mem[1][32]                                                                                                    ;
; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:seg2_s1_agent_rdata_fifo|mem[1][14]                                                                                                            ; Merged with NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:seg2_s1_agent_rdata_fifo|mem[1][29]                                                                                                    ;
; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:seg2_s1_agent_rdata_fifo|mem[1][21]                                                                                                            ; Merged with NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:seg2_s1_agent_rdata_fifo|mem[1][29]                                                                                                    ;
; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:seg2_s1_agent_rdata_fifo|mem[1][13]                                                                                                            ; Merged with NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:seg2_s1_agent_rdata_fifo|mem[1][29]                                                                                                    ;
; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:seg2_s1_agent_rdata_fifo|mem[1][28]                                                                                                            ; Merged with NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:seg2_s1_agent_rdata_fifo|mem[1][29]                                                                                                    ;
; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:seg3_s1_agent_rdata_fifo|mem[1][25]                                                                                                            ; Merged with NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:seg3_s1_agent_rdata_fifo|mem[1][33]                                                                                                    ;
; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:seg3_s1_agent_rdata_fifo|mem[1][22]                                                                                                            ; Merged with NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:seg3_s1_agent_rdata_fifo|mem[1][33]                                                                                                    ;
; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:seg3_s1_agent_rdata_fifo|mem[1][17]                                                                                                            ; Merged with NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:seg3_s1_agent_rdata_fifo|mem[1][33]                                                                                                    ;
; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:seg3_s1_agent_rdata_fifo|mem[1][28]                                                                                                            ; Merged with NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:seg3_s1_agent_rdata_fifo|mem[1][33]                                                                                                    ;
; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:seg3_s1_agent_rdata_fifo|mem[1][9]                                                                                                             ; Merged with NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:seg3_s1_agent_rdata_fifo|mem[1][33]                                                                                                    ;
; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:seg3_s1_agent_rdata_fifo|mem[1][18]                                                                                                            ; Merged with NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:seg3_s1_agent_rdata_fifo|mem[1][33]                                                                                                    ;
; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:seg3_s1_agent_rdata_fifo|mem[1][16]                                                                                                            ; Merged with NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:seg3_s1_agent_rdata_fifo|mem[1][33]                                                                                                    ;
; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:seg3_s1_agent_rdata_fifo|mem[1][10]                                                                                                            ; Merged with NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:seg3_s1_agent_rdata_fifo|mem[1][32]                                                                                                    ;
; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:seg3_s1_agent_rdata_fifo|mem[1][8]                                                                                                             ; Merged with NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:seg3_s1_agent_rdata_fifo|mem[1][32]                                                                                                    ;
; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:seg3_s1_agent_rdata_fifo|mem[1][30]                                                                                                            ; Merged with NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:seg3_s1_agent_rdata_fifo|mem[1][31]                                                                                                    ;
; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:seg3_s1_agent_rdata_fifo|mem[1][27]                                                                                                            ; Merged with NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:seg3_s1_agent_rdata_fifo|mem[1][31]                                                                                                    ;
; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:seg3_s1_agent_rdata_fifo|mem[1][23]                                                                                                            ; Merged with NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:seg3_s1_agent_rdata_fifo|mem[1][31]                                                                                                    ;
; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:seg3_s1_agent_rdata_fifo|mem[1][19]                                                                                                            ; Merged with NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:seg3_s1_agent_rdata_fifo|mem[1][31]                                                                                                    ;
; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:seg3_s1_agent_rdata_fifo|mem[1][15]                                                                                                            ; Merged with NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:seg3_s1_agent_rdata_fifo|mem[1][31]                                                                                                    ;
; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:seg3_s1_agent_rdata_fifo|mem[1][11]                                                                                                            ; Merged with NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:seg3_s1_agent_rdata_fifo|mem[1][31]                                                                                                    ;
; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:seg3_s1_agent_rdata_fifo|mem[1][7]                                                                                                             ; Merged with NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:seg3_s1_agent_rdata_fifo|mem[1][31]                                                                                                    ;
; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:seg3_s1_agent_rdata_fifo|mem[1][12]                                                                                                            ; Merged with NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:seg3_s1_agent_rdata_fifo|mem[1][31]                                                                                                    ;
; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:seg3_s1_agent_rdata_fifo|mem[1][13]                                                                                                            ; Merged with NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:seg3_s1_agent_rdata_fifo|mem[1][29]                                                                                                    ;
; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:seg3_s1_agent_rdata_fifo|mem[1][14]                                                                                                            ; Merged with NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:seg3_s1_agent_rdata_fifo|mem[1][29]                                                                                                    ;
; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:seg3_s1_agent_rdata_fifo|mem[1][21]                                                                                                            ; Merged with NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:seg3_s1_agent_rdata_fifo|mem[1][29]                                                                                                    ;
; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:seg3_s1_agent_rdata_fifo|mem[1][26]                                                                                                            ; Merged with NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:seg3_s1_agent_rdata_fifo|mem[1][29]                                                                                                    ;
; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:seg3_s1_agent_rdata_fifo|mem[1][20]                                                                                                            ; Merged with NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:seg3_s1_agent_rdata_fifo|mem[1][24]                                                                                                    ;
; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:seg4_s1_agent_rdata_fifo|mem[1][30]                                                                                                            ; Merged with NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:seg4_s1_agent_rdata_fifo|mem[1][33]                                                                                                    ;
; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:seg4_s1_agent_rdata_fifo|mem[1][24]                                                                                                            ; Merged with NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:seg4_s1_agent_rdata_fifo|mem[1][33]                                                                                                    ;
; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:seg4_s1_agent_rdata_fifo|mem[1][25]                                                                                                            ; Merged with NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:seg4_s1_agent_rdata_fifo|mem[1][33]                                                                                                    ;
; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:seg4_s1_agent_rdata_fifo|mem[1][22]                                                                                                            ; Merged with NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:seg4_s1_agent_rdata_fifo|mem[1][33]                                                                                                    ;
; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:seg4_s1_agent_rdata_fifo|mem[1][17]                                                                                                            ; Merged with NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:seg4_s1_agent_rdata_fifo|mem[1][33]                                                                                                    ;
; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:seg4_s1_agent_rdata_fifo|mem[1][28]                                                                                                            ; Merged with NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:seg4_s1_agent_rdata_fifo|mem[1][33]                                                                                                    ;
; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:seg4_s1_agent_rdata_fifo|mem[1][14]                                                                                                            ; Merged with NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:seg4_s1_agent_rdata_fifo|mem[1][33]                                                                                                    ;
; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:seg4_s1_agent_rdata_fifo|mem[1][16]                                                                                                            ; Merged with NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:seg4_s1_agent_rdata_fifo|mem[1][33]                                                                                                    ;
; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:seg4_s1_agent_rdata_fifo|mem[1][8]                                                                                                             ; Merged with NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:seg4_s1_agent_rdata_fifo|mem[1][33]                                                                                                    ;
; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:seg4_s1_agent_rdata_fifo|mem[1][29]                                                                                                            ; Merged with NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:seg4_s1_agent_rdata_fifo|mem[1][32]                                                                                                    ;
; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:seg4_s1_agent_rdata_fifo|mem[1][21]                                                                                                            ; Merged with NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:seg4_s1_agent_rdata_fifo|mem[1][32]                                                                                                    ;
; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:seg4_s1_agent_rdata_fifo|mem[1][13]                                                                                                            ; Merged with NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:seg4_s1_agent_rdata_fifo|mem[1][32]                                                                                                    ;
; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:seg4_s1_agent_rdata_fifo|mem[1][9]                                                                                                             ; Merged with NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:seg4_s1_agent_rdata_fifo|mem[1][32]                                                                                                    ;
; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:seg4_s1_agent_rdata_fifo|mem[1][20]                                                                                                            ; Merged with NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:seg4_s1_agent_rdata_fifo|mem[1][32]                                                                                                    ;
; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:seg4_s1_agent_rdata_fifo|mem[1][27]                                                                                                            ; Merged with NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:seg4_s1_agent_rdata_fifo|mem[1][31]                                                                                                    ;
; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:seg4_s1_agent_rdata_fifo|mem[1][23]                                                                                                            ; Merged with NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:seg4_s1_agent_rdata_fifo|mem[1][31]                                                                                                    ;
; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:seg4_s1_agent_rdata_fifo|mem[1][19]                                                                                                            ; Merged with NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:seg4_s1_agent_rdata_fifo|mem[1][31]                                                                                                    ;
; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:seg4_s1_agent_rdata_fifo|mem[1][15]                                                                                                            ; Merged with NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:seg4_s1_agent_rdata_fifo|mem[1][31]                                                                                                    ;
; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:seg4_s1_agent_rdata_fifo|mem[1][11]                                                                                                            ; Merged with NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:seg4_s1_agent_rdata_fifo|mem[1][31]                                                                                                    ;
; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:seg4_s1_agent_rdata_fifo|mem[1][7]                                                                                                             ; Merged with NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:seg4_s1_agent_rdata_fifo|mem[1][31]                                                                                                    ;
; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:seg4_s1_agent_rdata_fifo|mem[1][18]                                                                                                            ; Merged with NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:seg4_s1_agent_rdata_fifo|mem[1][31]                                                                                                    ;
; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:seg4_s1_agent_rdata_fifo|mem[1][12]                                                                                                            ; Merged with NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:seg4_s1_agent_rdata_fifo|mem[1][31]                                                                                                    ;
; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:seg4_s1_agent_rdata_fifo|mem[1][10]                                                                                                            ; Merged with NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:seg4_s1_agent_rdata_fifo|mem[1][26]                                                                                                    ;
; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:seg5_s1_agent_rdata_fifo|mem[1][32]                                                                                                            ; Merged with NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:seg5_s1_agent_rdata_fifo|mem[1][33]                                                                                                    ;
; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:seg5_s1_agent_rdata_fifo|mem[1][25]                                                                                                            ; Merged with NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:seg5_s1_agent_rdata_fifo|mem[1][33]                                                                                                    ;
; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:seg5_s1_agent_rdata_fifo|mem[1][17]                                                                                                            ; Merged with NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:seg5_s1_agent_rdata_fifo|mem[1][33]                                                                                                    ;
; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:seg5_s1_agent_rdata_fifo|mem[1][9]                                                                                                             ; Merged with NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:seg5_s1_agent_rdata_fifo|mem[1][33]                                                                                                    ;
; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:seg5_s1_agent_rdata_fifo|mem[1][26]                                                                                                            ; Merged with NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:seg5_s1_agent_rdata_fifo|mem[1][33]                                                                                                    ;
; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:seg5_s1_agent_rdata_fifo|mem[1][27]                                                                                                            ; Merged with NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:seg5_s1_agent_rdata_fifo|mem[1][31]                                                                                                    ;
; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:seg5_s1_agent_rdata_fifo|mem[1][23]                                                                                                            ; Merged with NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:seg5_s1_agent_rdata_fifo|mem[1][31]                                                                                                    ;
; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:seg5_s1_agent_rdata_fifo|mem[1][19]                                                                                                            ; Merged with NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:seg5_s1_agent_rdata_fifo|mem[1][31]                                                                                                    ;
; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:seg5_s1_agent_rdata_fifo|mem[1][15]                                                                                                            ; Merged with NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:seg5_s1_agent_rdata_fifo|mem[1][31]                                                                                                    ;
; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:seg5_s1_agent_rdata_fifo|mem[1][11]                                                                                                            ; Merged with NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:seg5_s1_agent_rdata_fifo|mem[1][31]                                                                                                    ;
; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:seg5_s1_agent_rdata_fifo|mem[1][7]                                                                                                             ; Merged with NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:seg5_s1_agent_rdata_fifo|mem[1][31]                                                                                                    ;
; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:seg5_s1_agent_rdata_fifo|mem[1][24]                                                                                                            ; Merged with NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:seg5_s1_agent_rdata_fifo|mem[1][31]                                                                                                    ;
; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:seg5_s1_agent_rdata_fifo|mem[1][28]                                                                                                            ; Merged with NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:seg5_s1_agent_rdata_fifo|mem[1][31]                                                                                                    ;
; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:seg5_s1_agent_rdata_fifo|mem[1][16]                                                                                                            ; Merged with NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:seg5_s1_agent_rdata_fifo|mem[1][31]                                                                                                    ;
; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:seg5_s1_agent_rdata_fifo|mem[1][18]                                                                                                            ; Merged with NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:seg5_s1_agent_rdata_fifo|mem[1][31]                                                                                                    ;
; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:seg5_s1_agent_rdata_fifo|mem[1][22]                                                                                                            ; Merged with NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:seg5_s1_agent_rdata_fifo|mem[1][30]                                                                                                    ;
; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:seg5_s1_agent_rdata_fifo|mem[1][20]                                                                                                            ; Merged with NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:seg5_s1_agent_rdata_fifo|mem[1][30]                                                                                                    ;
; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:seg5_s1_agent_rdata_fifo|mem[1][21]                                                                                                            ; Merged with NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:seg5_s1_agent_rdata_fifo|mem[1][30]                                                                                                    ;
; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:seg5_s1_agent_rdata_fifo|mem[1][29]                                                                                                            ; Merged with NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:seg5_s1_agent_rdata_fifo|mem[1][30]                                                                                                    ;
; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:seg5_s1_agent_rdata_fifo|mem[1][13]                                                                                                            ; Merged with NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:seg5_s1_agent_rdata_fifo|mem[1][30]                                                                                                    ;
; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:seg5_s1_agent_rdata_fifo|mem[1][8]                                                                                                             ; Merged with NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:seg5_s1_agent_rdata_fifo|mem[1][12]                                                                                                    ;
; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:seg5_s1_agent_rdata_fifo|mem[1][10]                                                                                                            ; Merged with NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:seg5_s1_agent_rdata_fifo|mem[1][12]                                                                                                    ;
; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:seg6_s1_agent_rdata_fifo|mem[1][13]                                                                                                            ; Merged with NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:seg6_s1_agent_rdata_fifo|mem[1][33]                                                                                                    ;
; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:seg6_s1_agent_rdata_fifo|mem[1][22]                                                                                                            ; Merged with NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:seg6_s1_agent_rdata_fifo|mem[1][33]                                                                                                    ;
; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:seg6_s1_agent_rdata_fifo|mem[1][30]                                                                                                            ; Merged with NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:seg6_s1_agent_rdata_fifo|mem[1][33]                                                                                                    ;
; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:seg6_s1_agent_rdata_fifo|mem[1][8]                                                                                                             ; Merged with NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:seg6_s1_agent_rdata_fifo|mem[1][33]                                                                                                    ;
; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:seg6_s1_agent_rdata_fifo|mem[1][29]                                                                                                            ; Merged with NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:seg6_s1_agent_rdata_fifo|mem[1][32]                                                                                                    ;
; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:seg6_s1_agent_rdata_fifo|mem[1][28]                                                                                                            ; Merged with NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:seg6_s1_agent_rdata_fifo|mem[1][32]                                                                                                    ;
; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:seg6_s1_agent_rdata_fifo|mem[1][20]                                                                                                            ; Merged with NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:seg6_s1_agent_rdata_fifo|mem[1][31]                                                                                                    ;
; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:seg6_s1_agent_rdata_fifo|mem[1][10]                                                                                                            ; Merged with NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:seg6_s1_agent_rdata_fifo|mem[1][31]                                                                                                    ;
; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:seg6_s1_agent_rdata_fifo|mem[1][27]                                                                                                            ; Merged with NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:seg6_s1_agent_rdata_fifo|mem[1][31]                                                                                                    ;
; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:seg6_s1_agent_rdata_fifo|mem[1][23]                                                                                                            ; Merged with NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:seg6_s1_agent_rdata_fifo|mem[1][31]                                                                                                    ;
; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:seg6_s1_agent_rdata_fifo|mem[1][19]                                                                                                            ; Merged with NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:seg6_s1_agent_rdata_fifo|mem[1][31]                                                                                                    ;
; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:seg6_s1_agent_rdata_fifo|mem[1][15]                                                                                                            ; Merged with NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:seg6_s1_agent_rdata_fifo|mem[1][31]                                                                                                    ;
; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:seg6_s1_agent_rdata_fifo|mem[1][11]                                                                                                            ; Merged with NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:seg6_s1_agent_rdata_fifo|mem[1][31]                                                                                                    ;
; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:seg6_s1_agent_rdata_fifo|mem[1][7]                                                                                                             ; Merged with NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:seg6_s1_agent_rdata_fifo|mem[1][31]                                                                                                    ;
; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:seg6_s1_agent_rdata_fifo|mem[1][14]                                                                                                            ; Merged with NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:seg6_s1_agent_rdata_fifo|mem[1][31]                                                                                                    ;
; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:seg6_s1_agent_rdata_fifo|mem[1][9]                                                                                                             ; Merged with NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:seg6_s1_agent_rdata_fifo|mem[1][26]                                                                                                    ;
; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:seg6_s1_agent_rdata_fifo|mem[1][24]                                                                                                            ; Merged with NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:seg6_s1_agent_rdata_fifo|mem[1][26]                                                                                                    ;
; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:seg6_s1_agent_rdata_fifo|mem[1][25]                                                                                                            ; Merged with NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:seg6_s1_agent_rdata_fifo|mem[1][26]                                                                                                    ;
; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:seg6_s1_agent_rdata_fifo|mem[1][16]                                                                                                            ; Merged with NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:seg6_s1_agent_rdata_fifo|mem[1][26]                                                                                                    ;
; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:seg6_s1_agent_rdata_fifo|mem[1][18]                                                                                                            ; Merged with NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:seg6_s1_agent_rdata_fifo|mem[1][21]                                                                                                    ;
; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:seg6_s1_agent_rdata_fifo|mem[1][12]                                                                                                            ; Merged with NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:seg6_s1_agent_rdata_fifo|mem[1][21]                                                                                                    ;
; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sw_s1_agent_rdata_fifo|mem[1][15]                                                                                                              ; Merged with NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sw_s1_agent_rdata_fifo|mem[1][33]                                                                                                      ;
; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sw_s1_agent_rdata_fifo|mem[1][11]                                                                                                              ; Merged with NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sw_s1_agent_rdata_fifo|mem[1][33]                                                                                                      ;
; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sw_s1_agent_rdata_fifo|mem[1][28]                                                                                                              ; Merged with NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sw_s1_agent_rdata_fifo|mem[1][33]                                                                                                      ;
; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sw_s1_agent_rdata_fifo|mem[1][24]                                                                                                              ; Merged with NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sw_s1_agent_rdata_fifo|mem[1][33]                                                                                                      ;
; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sw_s1_agent_rdata_fifo|mem[1][26]                                                                                                              ; Merged with NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sw_s1_agent_rdata_fifo|mem[1][33]                                                                                                      ;
; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sw_s1_agent_rdata_fifo|mem[1][22]                                                                                                              ; Merged with NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sw_s1_agent_rdata_fifo|mem[1][33]                                                                                                      ;
; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sw_s1_agent_rdata_fifo|mem[1][16]                                                                                                              ; Merged with NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sw_s1_agent_rdata_fifo|mem[1][33]                                                                                                      ;
; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sw_s1_agent_rdata_fifo|mem[1][25]                                                                                                              ; Merged with NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sw_s1_agent_rdata_fifo|mem[1][32]                                                                                                      ;
; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sw_s1_agent_rdata_fifo|mem[1][17]                                                                                                              ; Merged with NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sw_s1_agent_rdata_fifo|mem[1][32]                                                                                                      ;
; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sw_s1_agent_rdata_fifo|mem[1][13]                                                                                                              ; Merged with NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sw_s1_agent_rdata_fifo|mem[1][32]                                                                                                      ;
; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sw_s1_agent_rdata_fifo|mem[1][23]                                                                                                              ; Merged with NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sw_s1_agent_rdata_fifo|mem[1][31]                                                                                                      ;
; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sw_s1_agent_rdata_fifo|mem[1][10]                                                                                                              ; Merged with NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sw_s1_agent_rdata_fifo|mem[1][31]                                                                                                      ;
; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sw_s1_agent_rdata_fifo|mem[1][27]                                                                                                              ; Merged with NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sw_s1_agent_rdata_fifo|mem[1][30]                                                                                                      ;
; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sw_s1_agent_rdata_fifo|mem[1][29]                                                                                                              ; Merged with NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sw_s1_agent_rdata_fifo|mem[1][30]                                                                                                      ;
; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sw_s1_agent_rdata_fifo|mem[1][19]                                                                                                              ; Merged with NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sw_s1_agent_rdata_fifo|mem[1][30]                                                                                                      ;
; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sw_s1_agent_rdata_fifo|mem[1][18]                                                                                                              ; Merged with NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sw_s1_agent_rdata_fifo|mem[1][21]                                                                                                      ;
; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sw_s1_agent_rdata_fifo|mem[1][12]                                                                                                              ; Merged with NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sw_s1_agent_rdata_fifo|mem[1][21]                                                                                                      ;
; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sw_s1_agent_rdata_fifo|mem[1][14]                                                                                                              ; Merged with NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sw_s1_agent_rdata_fifo|mem[1][21]                                                                                                      ;
; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sw_s1_agent_rdata_fifo|mem[1][20]                                                                                                              ; Merged with NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sw_s1_agent_rdata_fifo|mem[1][21]                                                                                                      ;
; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][81]                                                                                                             ; Merged with NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][82]                                                                                                     ;
; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rdata_fifo|mem[1][30]                                                                                                           ; Merged with NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rdata_fifo|mem[1][31]                                                                                                   ;
; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rdata_fifo|mem[1][25]                                                                                                           ; Merged with NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rdata_fifo|mem[1][29]                                                                                                   ;
; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rdata_fifo|mem[1][21]                                                                                                           ; Merged with NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rdata_fifo|mem[1][29]                                                                                                   ;
; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rdata_fifo|mem[1][17]                                                                                                           ; Merged with NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rdata_fifo|mem[1][29]                                                                                                   ;
; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rdata_fifo|mem[1][16]                                                                                                           ; Merged with NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rdata_fifo|mem[1][28]                                                                                                   ;
; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rdata_fifo|mem[1][23]                                                                                                           ; Merged with NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rdata_fifo|mem[1][28]                                                                                                   ;
; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rdata_fifo|mem[1][26]                                                                                                           ; Merged with NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rdata_fifo|mem[1][27]                                                                                                   ;
; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rdata_fifo|mem[1][24]                                                                                                           ; Merged with NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rdata_fifo|mem[1][27]                                                                                                   ;
; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rdata_fifo|mem[1][22]                                                                                                           ; Merged with NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rdata_fifo|mem[1][27]                                                                                                   ;
; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rdata_fifo|mem[1][19]                                                                                                           ; Merged with NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rdata_fifo|mem[1][27]                                                                                                   ;
; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rdata_fifo|mem[1][18]                                                                                                           ; Merged with NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rdata_fifo|mem[1][27]                                                                                                   ;
; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rsp_fifo|mem[1][75]                                                                                                             ; Merged with NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rsp_fifo|mem[1][79]                                                                                                     ;
; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rsp_fifo|mem[1][73]                                                                                                             ; Merged with NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rsp_fifo|mem[1][79]                                                                                                     ;
; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rsp_fifo|mem[1][77]                                                                                                             ; Merged with NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rsp_fifo|mem[1][79]                                                                                                     ;
; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rsp_fifo|mem[1][72]                                                                                                             ; Merged with NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rsp_fifo|mem[1][76]                                                                                                     ;
; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ram_s1_agent_rsp_fifo|mem[1][66]                                                                                                               ; Merged with NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ram_s1_agent_rsp_fifo|mem[1][79]                                                                                                       ;
; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ram_s1_agent_rsp_fifo|mem[1][76]                                                                                                               ; Merged with NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ram_s1_agent_rsp_fifo|mem[1][79]                                                                                                       ;
; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ram_s1_agent_rsp_fifo|mem[1][72]                                                                                                               ; Merged with NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ram_s1_agent_rsp_fifo|mem[1][79]                                                                                                       ;
; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ram_s1_agent_rsp_fifo|mem[1][77]                                                                                                               ; Merged with NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ram_s1_agent_rsp_fifo|mem[1][78]                                                                                                       ;
; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ram_s1_agent_rsp_fifo|mem[1][75]                                                                                                               ; Merged with NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ram_s1_agent_rsp_fifo|mem[1][78]                                                                                                       ;
; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_master_ni:hps_0_h2f_lw_axi_master_agent|burst_bytecount[0]                                                                                         ; Merged with NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_master_ni:hps_0_h2f_lw_axi_master_agent|burst_bytecount[1]                                                                                 ;
; NUEVO_DESIGN:u0|NUEVO_DESIGN_SDRAM:sdram|i_addr[0..3,6..11]                                                                                                                                                                           ; Merged with NUEVO_DESIGN:u0|NUEVO_DESIGN_SDRAM:sdram|i_addr[12]                                                                                                                                                                           ;
; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:leds_s1_agent_rdata_fifo|mem[1][29]                                                                                                            ; Merged with NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:leds_s1_agent_rdata_fifo|mem[1][33]                                                                                                    ;
; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:leds_s1_agent_rdata_fifo|mem[1][32]                                                                                                            ; Merged with NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:leds_s1_agent_rdata_fifo|mem[1][33]                                                                                                    ;
; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:leds_s1_agent_rdata_fifo|mem[1][30]                                                                                                            ; Merged with NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:leds_s1_agent_rdata_fifo|mem[1][31]                                                                                                    ;
; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:keys_s1_agent_rdata_fifo|mem[1][27]                                                                                                            ; Merged with NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:keys_s1_agent_rdata_fifo|mem[1][33]                                                                                                    ;
; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:keys_s1_agent_rdata_fifo|mem[1][32]                                                                                                            ; Merged with NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:keys_s1_agent_rdata_fifo|mem[1][33]                                                                                                    ;
; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:keys_s1_agent_rdata_fifo|mem[1][20]                                                                                                            ; Merged with NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:keys_s1_agent_rdata_fifo|mem[1][31]                                                                                                    ;
; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:keys_s1_agent_rdata_fifo|mem[1][30]                                                                                                            ; Merged with NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:keys_s1_agent_rdata_fifo|mem[1][31]                                                                                                    ;
; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:keys_s1_agent_rsp_fifo|mem[1][99]                                                                                                              ; Merged with NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:keys_s1_agent_rsp_fifo|mem[1][100]                                                                                                     ;
; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:keys_s1_agent_rsp_fifo|mem[1][66]                                                                                                              ; Merged with NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:keys_s1_agent_rsp_fifo|mem[1][97]                                                                                                      ;
; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:seg1_s1_agent_rdata_fifo|mem[1][26]                                                                                                            ; Merged with NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:seg1_s1_agent_rdata_fifo|mem[1][33]                                                                                                    ;
; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:seg1_s1_agent_rdata_fifo|mem[1][31]                                                                                                            ; Merged with NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:seg1_s1_agent_rdata_fifo|mem[1][32]                                                                                                    ;
; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:seg1_s1_agent_rdata_fifo|mem[1][20]                                                                                                            ; Merged with NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:seg1_s1_agent_rdata_fifo|mem[1][32]                                                                                                    ;
; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:seg2_s1_agent_rdata_fifo|mem[1][32]                                                                                                            ; Merged with NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:seg2_s1_agent_rdata_fifo|mem[1][33]                                                                                                    ;
; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:seg2_s1_agent_rdata_fifo|mem[1][10]                                                                                                            ; Merged with NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:seg2_s1_agent_rdata_fifo|mem[1][33]                                                                                                    ;
; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:seg2_s1_agent_rdata_fifo|mem[1][12]                                                                                                            ; Merged with NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:seg2_s1_agent_rdata_fifo|mem[1][29]                                                                                                    ;
; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:seg2_s1_agent_rdata_fifo|mem[1][16]                                                                                                            ; Merged with NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:seg2_s1_agent_rdata_fifo|mem[1][29]                                                                                                    ;
; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:seg2_s1_agent_rsp_fifo|mem[1][99]                                                                                                              ; Merged with NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:seg2_s1_agent_rsp_fifo|mem[1][100]                                                                                                     ;
; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:seg3_s1_agent_rdata_fifo|mem[1][32]                                                                                                            ; Merged with NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:seg3_s1_agent_rdata_fifo|mem[1][33]                                                                                                    ;
; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:seg3_s1_agent_rdata_fifo|mem[1][24]                                                                                                            ; Merged with NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:seg3_s1_agent_rdata_fifo|mem[1][29]                                                                                                    ;
; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:seg5_s1_agent_rdata_fifo|mem[1][14]                                                                                                            ; Merged with NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:seg5_s1_agent_rdata_fifo|mem[1][33]                                                                                                    ;
; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:seg5_s1_agent_rdata_fifo|mem[1][12]                                                                                                            ; Merged with NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:seg5_s1_agent_rdata_fifo|mem[1][31]                                                                                                    ;
; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:seg6_s1_agent_rdata_fifo|mem[1][32]                                                                                                            ; Merged with NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:seg6_s1_agent_rdata_fifo|mem[1][33]                                                                                                    ;
; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:seg6_s1_agent_rdata_fifo|mem[1][17]                                                                                                            ; Merged with NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:seg6_s1_agent_rdata_fifo|mem[1][33]                                                                                                    ;
; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:seg6_s1_agent_rdata_fifo|mem[1][21]                                                                                                            ; Merged with NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:seg6_s1_agent_rdata_fifo|mem[1][33]                                                                                                    ;
; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:seg6_s1_agent_rsp_fifo|mem[1][99]                                                                                                              ; Merged with NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:seg6_s1_agent_rsp_fifo|mem[1][100]                                                                                                     ;
; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sw_s1_agent_rdata_fifo|mem[1][31]                                                                                                              ; Merged with NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sw_s1_agent_rdata_fifo|mem[1][33]                                                                                                      ;
; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sw_s1_agent_rdata_fifo|mem[1][32]                                                                                                              ; Merged with NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sw_s1_agent_rdata_fifo|mem[1][33]                                                                                                      ;
; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rdata_fifo|mem[1][28]                                                                                                           ; Merged with NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rdata_fifo|mem[1][31]                                                                                                   ;
; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rdata_fifo|mem[1][20]                                                                                                           ; Merged with NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rdata_fifo|mem[1][29]                                                                                                   ;
; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rsp_fifo|mem[1][76]                                                                                                             ; Merged with NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rsp_fifo|mem[1][79]                                                                                                     ;
; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ram_s1_agent_rsp_fifo|mem[1][73]                                                                                                               ; Merged with NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ram_s1_agent_rsp_fifo|mem[1][78]                                                                                                       ;
; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:rom_s1_agent_rsp_fifo|mem[1][69]                                                                                                               ; Merged with NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:rom_s1_agent_rsp_fifo|mem[1][99]                                                                                                       ;
; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:leds_s1_agent_rdata_fifo|mem[1][31]                                                                                                            ; Merged with NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:leds_s1_agent_rdata_fifo|mem[1][33]                                                                                                    ;
; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:leds_s1_agent_rdata_fifo|mem[1][22]                                                                                                            ; Merged with NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:leds_s1_agent_rdata_fifo|mem[1][33]                                                                                                    ;
; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:keys_s1_agent_rdata_fifo|mem[1][31]                                                                                                            ; Merged with NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:keys_s1_agent_rdata_fifo|mem[1][33]                                                                                                    ;
; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:seg1_s1_agent_rdata_fifo|mem[1][32]                                                                                                            ; Merged with NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:seg1_s1_agent_rdata_fifo|mem[1][33]                                                                                                    ;
; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:seg2_s1_agent_rdata_fifo|mem[1][29]                                                                                                            ; Merged with NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:seg2_s1_agent_rdata_fifo|mem[1][33]                                                                                                    ;
; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:seg3_s1_agent_rsp_fifo|mem[1][99]                                                                                                              ; Merged with NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:seg3_s1_agent_rsp_fifo|mem[1][100]                                                                                                     ;
; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:seg4_s1_agent_rdata_fifo|mem[1][32]                                                                                                            ; Merged with NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:seg4_s1_agent_rdata_fifo|mem[1][33]                                                                                                    ;
; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:seg4_s1_agent_rdata_fifo|mem[1][31]                                                                                                            ; Merged with NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:seg4_s1_agent_rdata_fifo|mem[1][33]                                                                                                    ;
; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:seg5_s1_agent_rdata_fifo|mem[1][30]                                                                                                            ; Merged with NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:seg5_s1_agent_rdata_fifo|mem[1][31]                                                                                                    ;
; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:seg6_s1_agent_rdata_fifo|mem[1][26]                                                                                                            ; Merged with NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:seg6_s1_agent_rdata_fifo|mem[1][33]                                                                                                    ;
; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sw_s1_agent_rdata_fifo|mem[1][21]                                                                                                              ; Merged with NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sw_s1_agent_rdata_fifo|mem[1][33]                                                                                                      ;
; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sw_s1_agent_rsp_fifo|mem[1][99]                                                                                                                ; Merged with NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sw_s1_agent_rsp_fifo|mem[1][100]                                                                                                       ;
; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rdata_fifo|mem[1][29]                                                                                                           ; Merged with NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rdata_fifo|mem[1][31]                                                                                                   ;
; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rsp_fifo|mem[1][66]                                                                                                             ; Merged with NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rsp_fifo|mem[1][79]                                                                                                     ;
; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:seg1_s1_agent_rdata_fifo|mem[1][29]                                                                                                            ; Merged with NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:seg1_s1_agent_rdata_fifo|mem[1][33]                                                                                                    ;
; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:seg3_s1_agent_rdata_fifo|mem[1][31]                                                                                                            ; Merged with NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:seg3_s1_agent_rdata_fifo|mem[1][33]                                                                                                    ;
; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:seg3_s1_agent_rdata_fifo|mem[1][29]                                                                                                            ; Merged with NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:seg3_s1_agent_rdata_fifo|mem[1][33]                                                                                                    ;
; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:seg4_s1_agent_rdata_fifo|mem[1][26]                                                                                                            ; Merged with NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:seg4_s1_agent_rdata_fifo|mem[1][33]                                                                                                    ;
; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rdata_fifo|mem[1][27]                                                                                                           ; Merged with NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rdata_fifo|mem[1][31]                                                                                                   ;
; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:seg1_s1_agent_rsp_fifo|mem[1][99]                                                                                                              ; Merged with NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:seg1_s1_agent_rsp_fifo|mem[1][100]                                                                                                     ;
; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:seg5_s1_agent_rdata_fifo|mem[1][31]                                                                                                            ; Merged with NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:seg5_s1_agent_rdata_fifo|mem[1][33]                                                                                                    ;
; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:seg5_s1_agent_rsp_fifo|mem[1][99]                                                                                                              ; Merged with NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:seg5_s1_agent_rsp_fifo|mem[1][100]                                                                                                     ;
; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sw_s1_agent_rdata_fifo|mem[1][30]                                                                                                              ; Merged with NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sw_s1_agent_rdata_fifo|mem[1][33]                                                                                                      ;
; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ram_s1_agent_rsp_fifo|mem[1][78]                                                                                                               ; Merged with NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ram_s1_agent_rsp_fifo|mem[1][79]                                                                                                       ;
; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:seg4_s1_agent_rsp_fifo|mem[1][99]                                                                                                              ; Merged with NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:seg4_s1_agent_rsp_fifo|mem[1][100]                                                                                                     ;
; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][79]                                                                                                             ; Merged with NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][82]                                                                                                     ;
; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:seg6_s1_agent_rdata_fifo|mem[1][31]                                                                                                            ; Merged with NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:seg6_s1_agent_rdata_fifo|mem[1][33]                                                                                                    ;
; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:keys_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[68]                    ; Merged with NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:keys_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[67]            ;
; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sw_s1_agent_rsp_fifo|mem[0][99]                                                                                                                ; Merged with NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sw_s1_agent_rsp_fifo|mem[0][100]                                                                                                       ;
; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:seg6_s1_agent_rsp_fifo|mem[0][99]                                                                                                              ; Merged with NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:seg6_s1_agent_rsp_fifo|mem[0][100]                                                                                                     ;
; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:seg5_s1_agent_rsp_fifo|mem[0][99]                                                                                                              ; Merged with NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:seg5_s1_agent_rsp_fifo|mem[0][100]                                                                                                     ;
; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:seg4_s1_agent_rsp_fifo|mem[0][99]                                                                                                              ; Merged with NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:seg4_s1_agent_rsp_fifo|mem[0][100]                                                                                                     ;
; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:seg3_s1_agent_rsp_fifo|mem[0][99]                                                                                                              ; Merged with NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:seg3_s1_agent_rsp_fifo|mem[0][100]                                                                                                     ;
; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:seg2_s1_agent_rsp_fifo|mem[0][99]                                                                                                              ; Merged with NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:seg2_s1_agent_rsp_fifo|mem[0][100]                                                                                                     ;
; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:seg1_s1_agent_rsp_fifo|mem[0][99]                                                                                                              ; Merged with NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:seg1_s1_agent_rsp_fifo|mem[0][100]                                                                                                     ;
; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:keys_s1_agent_rsp_fifo|mem[0][97]                                                                                                              ; Merged with NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:keys_s1_agent_rsp_fifo|mem[0][66]                                                                                                      ;
; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:keys_s1_agent_rsp_fifo|mem[0][99]                                                                                                              ; Merged with NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:keys_s1_agent_rsp_fifo|mem[0][100]                                                                                                     ;
; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:leds_s1_agent_rsp_fifo|mem[0][99]                                                                                                              ; Merged with NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:leds_s1_agent_rsp_fifo|mem[0][100]                                                                                                     ;
; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sw_s1_agent_rdata_fifo|mem[0][11]                                                                                                              ; Merged with NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sw_s1_agent_rdata_fifo|mem[0][10]                                                                                                      ;
; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sw_s1_agent_rdata_fifo|mem[0][12]                                                                                                              ; Merged with NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sw_s1_agent_rdata_fifo|mem[0][10]                                                                                                      ;
; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sw_s1_agent_rdata_fifo|mem[0][13]                                                                                                              ; Merged with NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sw_s1_agent_rdata_fifo|mem[0][10]                                                                                                      ;
; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sw_s1_agent_rdata_fifo|mem[0][14]                                                                                                              ; Merged with NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sw_s1_agent_rdata_fifo|mem[0][10]                                                                                                      ;
; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sw_s1_agent_rdata_fifo|mem[0][15]                                                                                                              ; Merged with NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sw_s1_agent_rdata_fifo|mem[0][10]                                                                                                      ;
; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sw_s1_agent_rdata_fifo|mem[0][16]                                                                                                              ; Merged with NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sw_s1_agent_rdata_fifo|mem[0][10]                                                                                                      ;
; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sw_s1_agent_rdata_fifo|mem[0][17]                                                                                                              ; Merged with NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sw_s1_agent_rdata_fifo|mem[0][10]                                                                                                      ;
; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sw_s1_agent_rdata_fifo|mem[0][18]                                                                                                              ; Merged with NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sw_s1_agent_rdata_fifo|mem[0][10]                                                                                                      ;
; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sw_s1_agent_rdata_fifo|mem[0][19]                                                                                                              ; Merged with NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sw_s1_agent_rdata_fifo|mem[0][10]                                                                                                      ;
; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sw_s1_agent_rdata_fifo|mem[0][20]                                                                                                              ; Merged with NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sw_s1_agent_rdata_fifo|mem[0][10]                                                                                                      ;
; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sw_s1_agent_rdata_fifo|mem[0][21]                                                                                                              ; Merged with NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sw_s1_agent_rdata_fifo|mem[0][10]                                                                                                      ;
; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sw_s1_agent_rdata_fifo|mem[0][22]                                                                                                              ; Merged with NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sw_s1_agent_rdata_fifo|mem[0][10]                                                                                                      ;
; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sw_s1_agent_rdata_fifo|mem[0][23]                                                                                                              ; Merged with NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sw_s1_agent_rdata_fifo|mem[0][10]                                                                                                      ;
; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sw_s1_agent_rdata_fifo|mem[0][24]                                                                                                              ; Merged with NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sw_s1_agent_rdata_fifo|mem[0][10]                                                                                                      ;
; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sw_s1_agent_rdata_fifo|mem[0][25]                                                                                                              ; Merged with NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sw_s1_agent_rdata_fifo|mem[0][10]                                                                                                      ;
; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sw_s1_agent_rdata_fifo|mem[0][26]                                                                                                              ; Merged with NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sw_s1_agent_rdata_fifo|mem[0][10]                                                                                                      ;
; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sw_s1_agent_rdata_fifo|mem[0][27]                                                                                                              ; Merged with NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sw_s1_agent_rdata_fifo|mem[0][10]                                                                                                      ;
; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sw_s1_agent_rdata_fifo|mem[0][28]                                                                                                              ; Merged with NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sw_s1_agent_rdata_fifo|mem[0][10]                                                                                                      ;
; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sw_s1_agent_rdata_fifo|mem[0][29]                                                                                                              ; Merged with NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sw_s1_agent_rdata_fifo|mem[0][10]                                                                                                      ;
; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sw_s1_agent_rdata_fifo|mem[0][30]                                                                                                              ; Merged with NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sw_s1_agent_rdata_fifo|mem[0][10]                                                                                                      ;
; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sw_s1_agent_rdata_fifo|mem[0][31]                                                                                                              ; Merged with NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sw_s1_agent_rdata_fifo|mem[0][10]                                                                                                      ;
; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sw_s1_agent_rdata_fifo|mem[0][32]                                                                                                              ; Merged with NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sw_s1_agent_rdata_fifo|mem[0][10]                                                                                                      ;
; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sw_s1_agent_rdata_fifo|mem[0][33]                                                                                                              ; Merged with NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sw_s1_agent_rdata_fifo|mem[0][10]                                                                                                      ;
; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:seg5_s1_agent_rdata_fifo|mem[0][11]                                                                                                            ; Merged with NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:seg5_s1_agent_rdata_fifo|mem[0][10]                                                                                                    ;
; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:seg5_s1_agent_rdata_fifo|mem[0][12]                                                                                                            ; Merged with NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:seg5_s1_agent_rdata_fifo|mem[0][10]                                                                                                    ;
; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:seg5_s1_agent_rdata_fifo|mem[0][13]                                                                                                            ; Merged with NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:seg5_s1_agent_rdata_fifo|mem[0][10]                                                                                                    ;
; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:seg5_s1_agent_rdata_fifo|mem[0][14]                                                                                                            ; Merged with NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:seg5_s1_agent_rdata_fifo|mem[0][10]                                                                                                    ;
; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:seg5_s1_agent_rdata_fifo|mem[0][15]                                                                                                            ; Merged with NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:seg5_s1_agent_rdata_fifo|mem[0][10]                                                                                                    ;
; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:seg5_s1_agent_rdata_fifo|mem[0][16]                                                                                                            ; Merged with NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:seg5_s1_agent_rdata_fifo|mem[0][10]                                                                                                    ;
; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:seg5_s1_agent_rdata_fifo|mem[0][17]                                                                                                            ; Merged with NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:seg5_s1_agent_rdata_fifo|mem[0][10]                                                                                                    ;
; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:seg5_s1_agent_rdata_fifo|mem[0][18]                                                                                                            ; Merged with NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:seg5_s1_agent_rdata_fifo|mem[0][10]                                                                                                    ;
; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:seg5_s1_agent_rdata_fifo|mem[0][19]                                                                                                            ; Merged with NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:seg5_s1_agent_rdata_fifo|mem[0][10]                                                                                                    ;
; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:seg5_s1_agent_rdata_fifo|mem[0][20]                                                                                                            ; Merged with NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:seg5_s1_agent_rdata_fifo|mem[0][10]                                                                                                    ;
; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:seg5_s1_agent_rdata_fifo|mem[0][21]                                                                                                            ; Merged with NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:seg5_s1_agent_rdata_fifo|mem[0][10]                                                                                                    ;
; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:seg5_s1_agent_rdata_fifo|mem[0][22]                                                                                                            ; Merged with NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:seg5_s1_agent_rdata_fifo|mem[0][10]                                                                                                    ;
; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:seg5_s1_agent_rdata_fifo|mem[0][23]                                                                                                            ; Merged with NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:seg5_s1_agent_rdata_fifo|mem[0][10]                                                                                                    ;
; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:seg5_s1_agent_rdata_fifo|mem[0][24]                                                                                                            ; Merged with NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:seg5_s1_agent_rdata_fifo|mem[0][10]                                                                                                    ;
; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:seg5_s1_agent_rdata_fifo|mem[0][25]                                                                                                            ; Merged with NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:seg5_s1_agent_rdata_fifo|mem[0][10]                                                                                                    ;
; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:seg5_s1_agent_rdata_fifo|mem[0][26]                                                                                                            ; Merged with NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:seg5_s1_agent_rdata_fifo|mem[0][10]                                                                                                    ;
; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:seg5_s1_agent_rdata_fifo|mem[0][27]                                                                                                            ; Merged with NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:seg5_s1_agent_rdata_fifo|mem[0][10]                                                                                                    ;
; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:seg5_s1_agent_rdata_fifo|mem[0][28]                                                                                                            ; Merged with NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:seg5_s1_agent_rdata_fifo|mem[0][10]                                                                                                    ;
; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:seg5_s1_agent_rdata_fifo|mem[0][29]                                                                                                            ; Merged with NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:seg5_s1_agent_rdata_fifo|mem[0][10]                                                                                                    ;
; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:seg5_s1_agent_rdata_fifo|mem[0][30]                                                                                                            ; Merged with NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:seg5_s1_agent_rdata_fifo|mem[0][10]                                                                                                    ;
; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:seg5_s1_agent_rdata_fifo|mem[0][31]                                                                                                            ; Merged with NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:seg5_s1_agent_rdata_fifo|mem[0][10]                                                                                                    ;
; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:seg5_s1_agent_rdata_fifo|mem[0][32]                                                                                                            ; Merged with NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:seg5_s1_agent_rdata_fifo|mem[0][10]                                                                                                    ;
; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:seg5_s1_agent_rdata_fifo|mem[0][33]                                                                                                            ; Merged with NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:seg5_s1_agent_rdata_fifo|mem[0][10]                                                                                                    ;
; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:seg5_s1_agent_rdata_fifo|mem[0][7]                                                                                                             ; Merged with NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:seg5_s1_agent_rdata_fifo|mem[0][10]                                                                                                    ;
; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:seg5_s1_agent_rdata_fifo|mem[0][8]                                                                                                             ; Merged with NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:seg5_s1_agent_rdata_fifo|mem[0][10]                                                                                                    ;
; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:seg5_s1_agent_rdata_fifo|mem[0][9]                                                                                                             ; Merged with NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:seg5_s1_agent_rdata_fifo|mem[0][10]                                                                                                    ;
; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:seg4_s1_agent_rdata_fifo|mem[0][11]                                                                                                            ; Merged with NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:seg4_s1_agent_rdata_fifo|mem[0][10]                                                                                                    ;
; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:seg4_s1_agent_rdata_fifo|mem[0][12]                                                                                                            ; Merged with NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:seg4_s1_agent_rdata_fifo|mem[0][10]                                                                                                    ;
; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:seg4_s1_agent_rdata_fifo|mem[0][13]                                                                                                            ; Merged with NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:seg4_s1_agent_rdata_fifo|mem[0][10]                                                                                                    ;
; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:seg4_s1_agent_rdata_fifo|mem[0][14]                                                                                                            ; Merged with NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:seg4_s1_agent_rdata_fifo|mem[0][10]                                                                                                    ;
; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:seg4_s1_agent_rdata_fifo|mem[0][15]                                                                                                            ; Merged with NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:seg4_s1_agent_rdata_fifo|mem[0][10]                                                                                                    ;
; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:seg4_s1_agent_rdata_fifo|mem[0][16]                                                                                                            ; Merged with NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:seg4_s1_agent_rdata_fifo|mem[0][10]                                                                                                    ;
; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:seg4_s1_agent_rdata_fifo|mem[0][17]                                                                                                            ; Merged with NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:seg4_s1_agent_rdata_fifo|mem[0][10]                                                                                                    ;
; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:seg4_s1_agent_rdata_fifo|mem[0][18]                                                                                                            ; Merged with NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:seg4_s1_agent_rdata_fifo|mem[0][10]                                                                                                    ;
; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:seg4_s1_agent_rdata_fifo|mem[0][19]                                                                                                            ; Merged with NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:seg4_s1_agent_rdata_fifo|mem[0][10]                                                                                                    ;
; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:seg4_s1_agent_rdata_fifo|mem[0][20]                                                                                                            ; Merged with NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:seg4_s1_agent_rdata_fifo|mem[0][10]                                                                                                    ;
; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:seg4_s1_agent_rdata_fifo|mem[0][21]                                                                                                            ; Merged with NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:seg4_s1_agent_rdata_fifo|mem[0][10]                                                                                                    ;
; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:seg4_s1_agent_rdata_fifo|mem[0][22]                                                                                                            ; Merged with NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:seg4_s1_agent_rdata_fifo|mem[0][10]                                                                                                    ;
; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:seg4_s1_agent_rdata_fifo|mem[0][23]                                                                                                            ; Merged with NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:seg4_s1_agent_rdata_fifo|mem[0][10]                                                                                                    ;
; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:seg4_s1_agent_rdata_fifo|mem[0][24]                                                                                                            ; Merged with NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:seg4_s1_agent_rdata_fifo|mem[0][10]                                                                                                    ;
; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:seg4_s1_agent_rdata_fifo|mem[0][25]                                                                                                            ; Merged with NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:seg4_s1_agent_rdata_fifo|mem[0][10]                                                                                                    ;
; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:seg4_s1_agent_rdata_fifo|mem[0][26]                                                                                                            ; Merged with NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:seg4_s1_agent_rdata_fifo|mem[0][10]                                                                                                    ;
; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:seg4_s1_agent_rdata_fifo|mem[0][27]                                                                                                            ; Merged with NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:seg4_s1_agent_rdata_fifo|mem[0][10]                                                                                                    ;
; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:seg4_s1_agent_rdata_fifo|mem[0][28]                                                                                                            ; Merged with NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:seg4_s1_agent_rdata_fifo|mem[0][10]                                                                                                    ;
; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:seg4_s1_agent_rdata_fifo|mem[0][29]                                                                                                            ; Merged with NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:seg4_s1_agent_rdata_fifo|mem[0][10]                                                                                                    ;
; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:seg4_s1_agent_rdata_fifo|mem[0][30]                                                                                                            ; Merged with NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:seg4_s1_agent_rdata_fifo|mem[0][10]                                                                                                    ;
; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:seg4_s1_agent_rdata_fifo|mem[0][31]                                                                                                            ; Merged with NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:seg4_s1_agent_rdata_fifo|mem[0][10]                                                                                                    ;
; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:seg4_s1_agent_rdata_fifo|mem[0][32]                                                                                                            ; Merged with NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:seg4_s1_agent_rdata_fifo|mem[0][10]                                                                                                    ;
; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:seg4_s1_agent_rdata_fifo|mem[0][33]                                                                                                            ; Merged with NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:seg4_s1_agent_rdata_fifo|mem[0][10]                                                                                                    ;
; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:seg4_s1_agent_rdata_fifo|mem[0][7]                                                                                                             ; Merged with NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:seg4_s1_agent_rdata_fifo|mem[0][10]                                                                                                    ;
; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:seg4_s1_agent_rdata_fifo|mem[0][8]                                                                                                             ; Merged with NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:seg4_s1_agent_rdata_fifo|mem[0][10]                                                                                                    ;
; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:seg4_s1_agent_rdata_fifo|mem[0][9]                                                                                                             ; Merged with NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:seg4_s1_agent_rdata_fifo|mem[0][10]                                                                                                    ;
; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:seg3_s1_agent_rdata_fifo|mem[0][11]                                                                                                            ; Merged with NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:seg3_s1_agent_rdata_fifo|mem[0][10]                                                                                                    ;
; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:seg3_s1_agent_rdata_fifo|mem[0][12]                                                                                                            ; Merged with NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:seg3_s1_agent_rdata_fifo|mem[0][10]                                                                                                    ;
; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:seg3_s1_agent_rdata_fifo|mem[0][13]                                                                                                            ; Merged with NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:seg3_s1_agent_rdata_fifo|mem[0][10]                                                                                                    ;
; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:seg3_s1_agent_rdata_fifo|mem[0][14]                                                                                                            ; Merged with NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:seg3_s1_agent_rdata_fifo|mem[0][10]                                                                                                    ;
; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:seg3_s1_agent_rdata_fifo|mem[0][15]                                                                                                            ; Merged with NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:seg3_s1_agent_rdata_fifo|mem[0][10]                                                                                                    ;
; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:seg3_s1_agent_rdata_fifo|mem[0][16]                                                                                                            ; Merged with NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:seg3_s1_agent_rdata_fifo|mem[0][10]                                                                                                    ;
; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:seg3_s1_agent_rdata_fifo|mem[0][17]                                                                                                            ; Merged with NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:seg3_s1_agent_rdata_fifo|mem[0][10]                                                                                                    ;
; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:seg3_s1_agent_rdata_fifo|mem[0][18]                                                                                                            ; Merged with NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:seg3_s1_agent_rdata_fifo|mem[0][10]                                                                                                    ;
; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:seg3_s1_agent_rdata_fifo|mem[0][19]                                                                                                            ; Merged with NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:seg3_s1_agent_rdata_fifo|mem[0][10]                                                                                                    ;
; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:seg3_s1_agent_rdata_fifo|mem[0][20]                                                                                                            ; Merged with NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:seg3_s1_agent_rdata_fifo|mem[0][10]                                                                                                    ;
; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:seg3_s1_agent_rdata_fifo|mem[0][21]                                                                                                            ; Merged with NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:seg3_s1_agent_rdata_fifo|mem[0][10]                                                                                                    ;
; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:seg3_s1_agent_rdata_fifo|mem[0][22]                                                                                                            ; Merged with NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:seg3_s1_agent_rdata_fifo|mem[0][10]                                                                                                    ;
; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:seg3_s1_agent_rdata_fifo|mem[0][23]                                                                                                            ; Merged with NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:seg3_s1_agent_rdata_fifo|mem[0][10]                                                                                                    ;
; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:seg3_s1_agent_rdata_fifo|mem[0][24]                                                                                                            ; Merged with NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:seg3_s1_agent_rdata_fifo|mem[0][10]                                                                                                    ;
; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:seg3_s1_agent_rdata_fifo|mem[0][25]                                                                                                            ; Merged with NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:seg3_s1_agent_rdata_fifo|mem[0][10]                                                                                                    ;
; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:seg3_s1_agent_rdata_fifo|mem[0][26]                                                                                                            ; Merged with NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:seg3_s1_agent_rdata_fifo|mem[0][10]                                                                                                    ;
; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:seg3_s1_agent_rdata_fifo|mem[0][27]                                                                                                            ; Merged with NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:seg3_s1_agent_rdata_fifo|mem[0][10]                                                                                                    ;
; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:seg3_s1_agent_rdata_fifo|mem[0][28]                                                                                                            ; Merged with NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:seg3_s1_agent_rdata_fifo|mem[0][10]                                                                                                    ;
; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:seg3_s1_agent_rdata_fifo|mem[0][29]                                                                                                            ; Merged with NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:seg3_s1_agent_rdata_fifo|mem[0][10]                                                                                                    ;
; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:seg3_s1_agent_rdata_fifo|mem[0][30]                                                                                                            ; Merged with NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:seg3_s1_agent_rdata_fifo|mem[0][10]                                                                                                    ;
; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:seg3_s1_agent_rdata_fifo|mem[0][31]                                                                                                            ; Merged with NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:seg3_s1_agent_rdata_fifo|mem[0][10]                                                                                                    ;
; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:seg3_s1_agent_rdata_fifo|mem[0][32]                                                                                                            ; Merged with NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:seg3_s1_agent_rdata_fifo|mem[0][10]                                                                                                    ;
; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:seg3_s1_agent_rdata_fifo|mem[0][33]                                                                                                            ; Merged with NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:seg3_s1_agent_rdata_fifo|mem[0][10]                                                                                                    ;
; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:seg3_s1_agent_rdata_fifo|mem[0][7]                                                                                                             ; Merged with NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:seg3_s1_agent_rdata_fifo|mem[0][10]                                                                                                    ;
; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:seg3_s1_agent_rdata_fifo|mem[0][8]                                                                                                             ; Merged with NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:seg3_s1_agent_rdata_fifo|mem[0][10]                                                                                                    ;
; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:seg3_s1_agent_rdata_fifo|mem[0][9]                                                                                                             ; Merged with NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:seg3_s1_agent_rdata_fifo|mem[0][10]                                                                                                    ;
; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:seg2_s1_agent_rdata_fifo|mem[0][11]                                                                                                            ; Merged with NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:seg2_s1_agent_rdata_fifo|mem[0][10]                                                                                                    ;
; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:seg2_s1_agent_rdata_fifo|mem[0][12]                                                                                                            ; Merged with NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:seg2_s1_agent_rdata_fifo|mem[0][10]                                                                                                    ;
; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:seg2_s1_agent_rdata_fifo|mem[0][13]                                                                                                            ; Merged with NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:seg2_s1_agent_rdata_fifo|mem[0][10]                                                                                                    ;
; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:seg2_s1_agent_rdata_fifo|mem[0][14]                                                                                                            ; Merged with NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:seg2_s1_agent_rdata_fifo|mem[0][10]                                                                                                    ;
; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:seg2_s1_agent_rdata_fifo|mem[0][15]                                                                                                            ; Merged with NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:seg2_s1_agent_rdata_fifo|mem[0][10]                                                                                                    ;
; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:seg2_s1_agent_rdata_fifo|mem[0][16]                                                                                                            ; Merged with NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:seg2_s1_agent_rdata_fifo|mem[0][10]                                                                                                    ;
; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:seg2_s1_agent_rdata_fifo|mem[0][17]                                                                                                            ; Merged with NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:seg2_s1_agent_rdata_fifo|mem[0][10]                                                                                                    ;
; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:seg2_s1_agent_rdata_fifo|mem[0][18]                                                                                                            ; Merged with NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:seg2_s1_agent_rdata_fifo|mem[0][10]                                                                                                    ;
; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:seg2_s1_agent_rdata_fifo|mem[0][19]                                                                                                            ; Merged with NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:seg2_s1_agent_rdata_fifo|mem[0][10]                                                                                                    ;
; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:seg2_s1_agent_rdata_fifo|mem[0][20]                                                                                                            ; Merged with NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:seg2_s1_agent_rdata_fifo|mem[0][10]                                                                                                    ;
; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:seg2_s1_agent_rdata_fifo|mem[0][21]                                                                                                            ; Merged with NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:seg2_s1_agent_rdata_fifo|mem[0][10]                                                                                                    ;
; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:seg2_s1_agent_rdata_fifo|mem[0][22]                                                                                                            ; Merged with NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:seg2_s1_agent_rdata_fifo|mem[0][10]                                                                                                    ;
; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:seg2_s1_agent_rdata_fifo|mem[0][23]                                                                                                            ; Merged with NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:seg2_s1_agent_rdata_fifo|mem[0][10]                                                                                                    ;
; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:seg2_s1_agent_rdata_fifo|mem[0][24]                                                                                                            ; Merged with NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:seg2_s1_agent_rdata_fifo|mem[0][10]                                                                                                    ;
; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:seg2_s1_agent_rdata_fifo|mem[0][25]                                                                                                            ; Merged with NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:seg2_s1_agent_rdata_fifo|mem[0][10]                                                                                                    ;
; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:seg2_s1_agent_rdata_fifo|mem[0][26]                                                                                                            ; Merged with NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:seg2_s1_agent_rdata_fifo|mem[0][10]                                                                                                    ;
; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:seg2_s1_agent_rdata_fifo|mem[0][27]                                                                                                            ; Merged with NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:seg2_s1_agent_rdata_fifo|mem[0][10]                                                                                                    ;
; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:seg2_s1_agent_rdata_fifo|mem[0][28]                                                                                                            ; Merged with NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:seg2_s1_agent_rdata_fifo|mem[0][10]                                                                                                    ;
; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:seg2_s1_agent_rdata_fifo|mem[0][29]                                                                                                            ; Merged with NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:seg2_s1_agent_rdata_fifo|mem[0][10]                                                                                                    ;
; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:seg2_s1_agent_rdata_fifo|mem[0][30]                                                                                                            ; Merged with NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:seg2_s1_agent_rdata_fifo|mem[0][10]                                                                                                    ;
; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:seg2_s1_agent_rdata_fifo|mem[0][31]                                                                                                            ; Merged with NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:seg2_s1_agent_rdata_fifo|mem[0][10]                                                                                                    ;
; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:seg2_s1_agent_rdata_fifo|mem[0][32]                                                                                                            ; Merged with NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:seg2_s1_agent_rdata_fifo|mem[0][10]                                                                                                    ;
; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:seg2_s1_agent_rdata_fifo|mem[0][33]                                                                                                            ; Merged with NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:seg2_s1_agent_rdata_fifo|mem[0][10]                                                                                                    ;
; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:seg2_s1_agent_rdata_fifo|mem[0][7]                                                                                                             ; Merged with NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:seg2_s1_agent_rdata_fifo|mem[0][10]                                                                                                    ;
; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:seg2_s1_agent_rdata_fifo|mem[0][8]                                                                                                             ; Merged with NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:seg2_s1_agent_rdata_fifo|mem[0][10]                                                                                                    ;
; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:seg2_s1_agent_rdata_fifo|mem[0][9]                                                                                                             ; Merged with NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:seg2_s1_agent_rdata_fifo|mem[0][10]                                                                                                    ;
; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:seg1_s1_agent_rdata_fifo|mem[0][11]                                                                                                            ; Merged with NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:seg1_s1_agent_rdata_fifo|mem[0][10]                                                                                                    ;
; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:seg1_s1_agent_rdata_fifo|mem[0][12]                                                                                                            ; Merged with NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:seg1_s1_agent_rdata_fifo|mem[0][10]                                                                                                    ;
; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:seg1_s1_agent_rdata_fifo|mem[0][13]                                                                                                            ; Merged with NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:seg1_s1_agent_rdata_fifo|mem[0][10]                                                                                                    ;
; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:seg1_s1_agent_rdata_fifo|mem[0][14]                                                                                                            ; Merged with NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:seg1_s1_agent_rdata_fifo|mem[0][10]                                                                                                    ;
; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:seg1_s1_agent_rdata_fifo|mem[0][15]                                                                                                            ; Merged with NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:seg1_s1_agent_rdata_fifo|mem[0][10]                                                                                                    ;
; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:seg1_s1_agent_rdata_fifo|mem[0][16]                                                                                                            ; Merged with NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:seg1_s1_agent_rdata_fifo|mem[0][10]                                                                                                    ;
; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:seg1_s1_agent_rdata_fifo|mem[0][17]                                                                                                            ; Merged with NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:seg1_s1_agent_rdata_fifo|mem[0][10]                                                                                                    ;
; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:seg1_s1_agent_rdata_fifo|mem[0][18]                                                                                                            ; Merged with NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:seg1_s1_agent_rdata_fifo|mem[0][10]                                                                                                    ;
; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:seg1_s1_agent_rdata_fifo|mem[0][19]                                                                                                            ; Merged with NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:seg1_s1_agent_rdata_fifo|mem[0][10]                                                                                                    ;
; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:seg1_s1_agent_rdata_fifo|mem[0][20]                                                                                                            ; Merged with NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:seg1_s1_agent_rdata_fifo|mem[0][10]                                                                                                    ;
; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:seg1_s1_agent_rdata_fifo|mem[0][21]                                                                                                            ; Merged with NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:seg1_s1_agent_rdata_fifo|mem[0][10]                                                                                                    ;
; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:seg1_s1_agent_rdata_fifo|mem[0][22]                                                                                                            ; Merged with NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:seg1_s1_agent_rdata_fifo|mem[0][10]                                                                                                    ;
; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:seg1_s1_agent_rdata_fifo|mem[0][23]                                                                                                            ; Merged with NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:seg1_s1_agent_rdata_fifo|mem[0][10]                                                                                                    ;
; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:seg1_s1_agent_rdata_fifo|mem[0][24]                                                                                                            ; Merged with NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:seg1_s1_agent_rdata_fifo|mem[0][10]                                                                                                    ;
; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:seg1_s1_agent_rdata_fifo|mem[0][25]                                                                                                            ; Merged with NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:seg1_s1_agent_rdata_fifo|mem[0][10]                                                                                                    ;
; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:seg1_s1_agent_rdata_fifo|mem[0][26]                                                                                                            ; Merged with NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:seg1_s1_agent_rdata_fifo|mem[0][10]                                                                                                    ;
; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:seg1_s1_agent_rdata_fifo|mem[0][27]                                                                                                            ; Merged with NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:seg1_s1_agent_rdata_fifo|mem[0][10]                                                                                                    ;
; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:seg1_s1_agent_rdata_fifo|mem[0][28]                                                                                                            ; Merged with NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:seg1_s1_agent_rdata_fifo|mem[0][10]                                                                                                    ;
; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:seg1_s1_agent_rdata_fifo|mem[0][29]                                                                                                            ; Merged with NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:seg1_s1_agent_rdata_fifo|mem[0][10]                                                                                                    ;
; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:seg1_s1_agent_rdata_fifo|mem[0][30]                                                                                                            ; Merged with NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:seg1_s1_agent_rdata_fifo|mem[0][10]                                                                                                    ;
; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:seg1_s1_agent_rdata_fifo|mem[0][31]                                                                                                            ; Merged with NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:seg1_s1_agent_rdata_fifo|mem[0][10]                                                                                                    ;
; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:seg1_s1_agent_rdata_fifo|mem[0][32]                                                                                                            ; Merged with NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:seg1_s1_agent_rdata_fifo|mem[0][10]                                                                                                    ;
; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:seg1_s1_agent_rdata_fifo|mem[0][33]                                                                                                            ; Merged with NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:seg1_s1_agent_rdata_fifo|mem[0][10]                                                                                                    ;
; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:seg1_s1_agent_rdata_fifo|mem[0][7]                                                                                                             ; Merged with NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:seg1_s1_agent_rdata_fifo|mem[0][10]                                                                                                    ;
; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:seg1_s1_agent_rdata_fifo|mem[0][8]                                                                                                             ; Merged with NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:seg1_s1_agent_rdata_fifo|mem[0][10]                                                                                                    ;
; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:seg1_s1_agent_rdata_fifo|mem[0][9]                                                                                                             ; Merged with NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:seg1_s1_agent_rdata_fifo|mem[0][10]                                                                                                    ;
; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:keys_s1_agent_rdata_fifo|mem[0][11]                                                                                                            ; Merged with NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:keys_s1_agent_rdata_fifo|mem[0][10]                                                                                                    ;
; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:keys_s1_agent_rdata_fifo|mem[0][12]                                                                                                            ; Merged with NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:keys_s1_agent_rdata_fifo|mem[0][10]                                                                                                    ;
; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:keys_s1_agent_rdata_fifo|mem[0][13]                                                                                                            ; Merged with NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:keys_s1_agent_rdata_fifo|mem[0][10]                                                                                                    ;
; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:keys_s1_agent_rdata_fifo|mem[0][14]                                                                                                            ; Merged with NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:keys_s1_agent_rdata_fifo|mem[0][10]                                                                                                    ;
; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:keys_s1_agent_rdata_fifo|mem[0][15]                                                                                                            ; Merged with NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:keys_s1_agent_rdata_fifo|mem[0][10]                                                                                                    ;
; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:keys_s1_agent_rdata_fifo|mem[0][16]                                                                                                            ; Merged with NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:keys_s1_agent_rdata_fifo|mem[0][10]                                                                                                    ;
; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:keys_s1_agent_rdata_fifo|mem[0][17]                                                                                                            ; Merged with NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:keys_s1_agent_rdata_fifo|mem[0][10]                                                                                                    ;
; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:keys_s1_agent_rdata_fifo|mem[0][18]                                                                                                            ; Merged with NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:keys_s1_agent_rdata_fifo|mem[0][10]                                                                                                    ;
; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:keys_s1_agent_rdata_fifo|mem[0][19]                                                                                                            ; Merged with NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:keys_s1_agent_rdata_fifo|mem[0][10]                                                                                                    ;
; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:keys_s1_agent_rdata_fifo|mem[0][20]                                                                                                            ; Merged with NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:keys_s1_agent_rdata_fifo|mem[0][10]                                                                                                    ;
; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:keys_s1_agent_rdata_fifo|mem[0][21]                                                                                                            ; Merged with NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:keys_s1_agent_rdata_fifo|mem[0][10]                                                                                                    ;
; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:keys_s1_agent_rdata_fifo|mem[0][22]                                                                                                            ; Merged with NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:keys_s1_agent_rdata_fifo|mem[0][10]                                                                                                    ;
; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:keys_s1_agent_rdata_fifo|mem[0][23]                                                                                                            ; Merged with NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:keys_s1_agent_rdata_fifo|mem[0][10]                                                                                                    ;
; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:keys_s1_agent_rdata_fifo|mem[0][24]                                                                                                            ; Merged with NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:keys_s1_agent_rdata_fifo|mem[0][10]                                                                                                    ;
; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:keys_s1_agent_rdata_fifo|mem[0][25]                                                                                                            ; Merged with NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:keys_s1_agent_rdata_fifo|mem[0][10]                                                                                                    ;
; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:keys_s1_agent_rdata_fifo|mem[0][26]                                                                                                            ; Merged with NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:keys_s1_agent_rdata_fifo|mem[0][10]                                                                                                    ;
; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:keys_s1_agent_rdata_fifo|mem[0][27]                                                                                                            ; Merged with NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:keys_s1_agent_rdata_fifo|mem[0][10]                                                                                                    ;
; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:keys_s1_agent_rdata_fifo|mem[0][28]                                                                                                            ; Merged with NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:keys_s1_agent_rdata_fifo|mem[0][10]                                                                                                    ;
; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:keys_s1_agent_rdata_fifo|mem[0][29]                                                                                                            ; Merged with NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:keys_s1_agent_rdata_fifo|mem[0][10]                                                                                                    ;
; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:keys_s1_agent_rdata_fifo|mem[0][30]                                                                                                            ; Merged with NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:keys_s1_agent_rdata_fifo|mem[0][10]                                                                                                    ;
; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:keys_s1_agent_rdata_fifo|mem[0][31]                                                                                                            ; Merged with NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:keys_s1_agent_rdata_fifo|mem[0][10]                                                                                                    ;
; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:keys_s1_agent_rdata_fifo|mem[0][32]                                                                                                            ; Merged with NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:keys_s1_agent_rdata_fifo|mem[0][10]                                                                                                    ;
; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:keys_s1_agent_rdata_fifo|mem[0][33]                                                                                                            ; Merged with NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:keys_s1_agent_rdata_fifo|mem[0][10]                                                                                                    ;
; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:keys_s1_agent_rdata_fifo|mem[0][4]                                                                                                             ; Merged with NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:keys_s1_agent_rdata_fifo|mem[0][10]                                                                                                    ;
; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:keys_s1_agent_rdata_fifo|mem[0][5]                                                                                                             ; Merged with NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:keys_s1_agent_rdata_fifo|mem[0][10]                                                                                                    ;
; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:keys_s1_agent_rdata_fifo|mem[0][6]                                                                                                             ; Merged with NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:keys_s1_agent_rdata_fifo|mem[0][10]                                                                                                    ;
; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:keys_s1_agent_rdata_fifo|mem[0][7]                                                                                                             ; Merged with NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:keys_s1_agent_rdata_fifo|mem[0][10]                                                                                                    ;
; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:keys_s1_agent_rdata_fifo|mem[0][8]                                                                                                             ; Merged with NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:keys_s1_agent_rdata_fifo|mem[0][10]                                                                                                    ;
; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:keys_s1_agent_rdata_fifo|mem[0][9]                                                                                                             ; Merged with NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:keys_s1_agent_rdata_fifo|mem[0][10]                                                                                                    ;
; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:leds_s1_agent_rdata_fifo|mem[0][11]                                                                                                            ; Merged with NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:leds_s1_agent_rdata_fifo|mem[0][10]                                                                                                    ;
; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:leds_s1_agent_rdata_fifo|mem[0][12]                                                                                                            ; Merged with NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:leds_s1_agent_rdata_fifo|mem[0][10]                                                                                                    ;
; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:leds_s1_agent_rdata_fifo|mem[0][13]                                                                                                            ; Merged with NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:leds_s1_agent_rdata_fifo|mem[0][10]                                                                                                    ;
; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:leds_s1_agent_rdata_fifo|mem[0][14]                                                                                                            ; Merged with NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:leds_s1_agent_rdata_fifo|mem[0][10]                                                                                                    ;
; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:leds_s1_agent_rdata_fifo|mem[0][15]                                                                                                            ; Merged with NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:leds_s1_agent_rdata_fifo|mem[0][10]                                                                                                    ;
; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:leds_s1_agent_rdata_fifo|mem[0][16]                                                                                                            ; Merged with NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:leds_s1_agent_rdata_fifo|mem[0][10]                                                                                                    ;
; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:leds_s1_agent_rdata_fifo|mem[0][17]                                                                                                            ; Merged with NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:leds_s1_agent_rdata_fifo|mem[0][10]                                                                                                    ;
; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:leds_s1_agent_rdata_fifo|mem[0][18]                                                                                                            ; Merged with NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:leds_s1_agent_rdata_fifo|mem[0][10]                                                                                                    ;
; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:leds_s1_agent_rdata_fifo|mem[0][19]                                                                                                            ; Merged with NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:leds_s1_agent_rdata_fifo|mem[0][10]                                                                                                    ;
; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:leds_s1_agent_rdata_fifo|mem[0][20]                                                                                                            ; Merged with NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:leds_s1_agent_rdata_fifo|mem[0][10]                                                                                                    ;
; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:leds_s1_agent_rdata_fifo|mem[0][21]                                                                                                            ; Merged with NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:leds_s1_agent_rdata_fifo|mem[0][10]                                                                                                    ;
; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:leds_s1_agent_rdata_fifo|mem[0][22]                                                                                                            ; Merged with NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:leds_s1_agent_rdata_fifo|mem[0][10]                                                                                                    ;
; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:leds_s1_agent_rdata_fifo|mem[0][23]                                                                                                            ; Merged with NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:leds_s1_agent_rdata_fifo|mem[0][10]                                                                                                    ;
; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:leds_s1_agent_rdata_fifo|mem[0][24]                                                                                                            ; Merged with NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:leds_s1_agent_rdata_fifo|mem[0][10]                                                                                                    ;
; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:leds_s1_agent_rdata_fifo|mem[0][25]                                                                                                            ; Merged with NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:leds_s1_agent_rdata_fifo|mem[0][10]                                                                                                    ;
; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:leds_s1_agent_rdata_fifo|mem[0][26]                                                                                                            ; Merged with NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:leds_s1_agent_rdata_fifo|mem[0][10]                                                                                                    ;
; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:leds_s1_agent_rdata_fifo|mem[0][27]                                                                                                            ; Merged with NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:leds_s1_agent_rdata_fifo|mem[0][10]                                                                                                    ;
; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:leds_s1_agent_rdata_fifo|mem[0][28]                                                                                                            ; Merged with NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:leds_s1_agent_rdata_fifo|mem[0][10]                                                                                                    ;
; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:leds_s1_agent_rdata_fifo|mem[0][29]                                                                                                            ; Merged with NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:leds_s1_agent_rdata_fifo|mem[0][10]                                                                                                    ;
; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:leds_s1_agent_rdata_fifo|mem[0][30]                                                                                                            ; Merged with NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:leds_s1_agent_rdata_fifo|mem[0][10]                                                                                                    ;
; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:leds_s1_agent_rdata_fifo|mem[0][31]                                                                                                            ; Merged with NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:leds_s1_agent_rdata_fifo|mem[0][10]                                                                                                    ;
; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:leds_s1_agent_rdata_fifo|mem[0][32]                                                                                                            ; Merged with NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:leds_s1_agent_rdata_fifo|mem[0][10]                                                                                                    ;
; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:leds_s1_agent_rdata_fifo|mem[0][33]                                                                                                            ; Merged with NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:leds_s1_agent_rdata_fifo|mem[0][10]                                                                                                    ;
; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][81]                                                                                                             ; Merged with NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][79]                                                                                                     ;
; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][82]                                                                                                             ; Merged with NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][79]                                                                                                     ;
; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:leds_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_reg[3]                    ; Merged with NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:leds_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[3]    ;
; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:leds_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_reg[2]                    ; Merged with NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:leds_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[2]    ;
; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:seg1_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_reg[3]                    ; Merged with NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:seg1_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[3]    ;
; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:seg1_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_reg[2]                    ; Merged with NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:seg1_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[2]    ;
; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:seg2_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_reg[3]                    ; Merged with NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:seg2_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[3]    ;
; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:seg2_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_reg[2]                    ; Merged with NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:seg2_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[2]    ;
; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:seg3_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_reg[3]                    ; Merged with NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:seg3_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[3]    ;
; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:seg3_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_reg[2]                    ; Merged with NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:seg3_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[2]    ;
; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:seg4_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_reg[3]                    ; Merged with NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:seg4_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[3]    ;
; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:seg4_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_reg[2]                    ; Merged with NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:seg4_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[2]    ;
; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:seg5_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_reg[3]                    ; Merged with NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:seg5_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[3]    ;
; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:seg5_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_reg[2]                    ; Merged with NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:seg5_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[2]    ;
; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:seg6_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_reg[3]                    ; Merged with NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:seg6_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[3]    ;
; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:seg6_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_reg[2]                    ; Merged with NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:seg6_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[2]    ;
; NUEVO_DESIGN:u0|NUEVO_DESIGN_nios2_qsys_0:nios2_qsys_0|E_logic_op[0]                                                                                                                                                                  ; Merged with NUEVO_DESIGN:u0|NUEVO_DESIGN_nios2_qsys_0:nios2_qsys_0|E_compare_op[0]                                                                                                                                                        ;
; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:keys_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_reg[3]                    ; Merged with NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:keys_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[3]    ;
; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:keys_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_reg[2]                    ; Merged with NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:keys_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[2]    ;
; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sw_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_reg[3]                      ; Merged with NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sw_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[3]      ;
; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sw_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_reg[2]                      ; Merged with NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sw_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[2]      ;
; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_reg[29]                  ; Merged with NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[29]  ;
; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_reg[28]                  ; Merged with NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[28]  ;
; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_reg[27]                  ; Merged with NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[27]  ;
; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_reg[26]                  ; Merged with NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[26]  ;
; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_reg[25]                  ; Merged with NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[25]  ;
; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_reg[24]                  ; Merged with NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[24]  ;
; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_reg[23]                  ; Merged with NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[23]  ;
; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_reg[22]                  ; Merged with NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[22]  ;
; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_reg[21]                  ; Merged with NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[21]  ;
; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_reg[20]                  ; Merged with NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[20]  ;
; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_reg[19]                  ; Merged with NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[19]  ;
; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_reg[18]                  ; Merged with NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[18]  ;
; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_reg[17]                  ; Merged with NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[17]  ;
; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_reg[16]                  ; Merged with NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[16]  ;
; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_reg[15]                  ; Merged with NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[15]  ;
; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_reg[14]                  ; Merged with NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[14]  ;
; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_reg[13]                  ; Merged with NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[13]  ;
; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_reg[12]                  ; Merged with NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[12]  ;
; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_reg[11]                  ; Merged with NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[11]  ;
; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_reg[10]                  ; Merged with NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[10]  ;
; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_reg[9]                   ; Merged with NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[9]   ;
; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_reg[8]                   ; Merged with NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[8]   ;
; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_reg[7]                   ; Merged with NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[7]   ;
; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_reg[6]                   ; Merged with NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[6]   ;
; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_reg[5]                   ; Merged with NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[5]   ;
; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_reg[4]                   ; Merged with NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[4]   ;
; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_reg[3]                   ; Merged with NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[3]   ;
; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_reg[2]                   ; Merged with NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[2]   ;
; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_reg[1]                   ; Merged with NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[1]   ;
; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][81]                                                                                                             ; Merged with NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][79]                                                                                                     ;
; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][82]                                                                                                             ; Merged with NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][79]                                                                                                     ;
; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ram_s1_agent_rsp_fifo|mem[0][72]                                                                                                               ; Merged with NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ram_s1_agent_rsp_fifo|mem[0][66]                                                                                                       ;
; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ram_s1_agent_rsp_fifo|mem[0][73]                                                                                                               ; Merged with NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ram_s1_agent_rsp_fifo|mem[0][66]                                                                                                       ;
; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ram_s1_agent_rsp_fifo|mem[0][75]                                                                                                               ; Merged with NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ram_s1_agent_rsp_fifo|mem[0][66]                                                                                                       ;
; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ram_s1_agent_rsp_fifo|mem[0][76]                                                                                                               ; Merged with NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ram_s1_agent_rsp_fifo|mem[0][66]                                                                                                       ;
; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ram_s1_agent_rsp_fifo|mem[0][77]                                                                                                               ; Merged with NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ram_s1_agent_rsp_fifo|mem[0][66]                                                                                                       ;
; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ram_s1_agent_rsp_fifo|mem[0][78]                                                                                                               ; Merged with NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ram_s1_agent_rsp_fifo|mem[0][66]                                                                                                       ;
; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ram_s1_agent_rsp_fifo|mem[0][79]                                                                                                               ; Merged with NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ram_s1_agent_rsp_fifo|mem[0][66]                                                                                                       ;
; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rsp_fifo|mem[0][72]                                                                                                             ; Merged with NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rsp_fifo|mem[0][66]                                                                                                     ;
; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rsp_fifo|mem[0][73]                                                                                                             ; Merged with NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rsp_fifo|mem[0][66]                                                                                                     ;
; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rsp_fifo|mem[0][75]                                                                                                             ; Merged with NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rsp_fifo|mem[0][66]                                                                                                     ;
; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rsp_fifo|mem[0][76]                                                                                                             ; Merged with NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rsp_fifo|mem[0][66]                                                                                                     ;
; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rsp_fifo|mem[0][77]                                                                                                             ; Merged with NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rsp_fifo|mem[0][66]                                                                                                     ;
; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rsp_fifo|mem[0][78]                                                                                                             ; Merged with NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rsp_fifo|mem[0][66]                                                                                                     ;
; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rsp_fifo|mem[0][79]                                                                                                             ; Merged with NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rsp_fifo|mem[0][66]                                                                                                     ;
; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][81]                                                                                                             ; Merged with NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][79]                                                                                                     ;
; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][82]                                                                                                             ; Merged with NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][79]                                                                                                     ;
; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rsp_fifo|mem[1][79]                                                                                                             ; Merged with NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rsp_fifo|mem[1][78]                                                                                                     ;
; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rdata_fifo|mem[0][17]                                                                                                           ; Merged with NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rdata_fifo|mem[0][16]                                                                                                   ;
; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rdata_fifo|mem[0][18]                                                                                                           ; Merged with NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rdata_fifo|mem[0][16]                                                                                                   ;
; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rdata_fifo|mem[0][19]                                                                                                           ; Merged with NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rdata_fifo|mem[0][16]                                                                                                   ;
; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rdata_fifo|mem[0][20]                                                                                                           ; Merged with NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rdata_fifo|mem[0][16]                                                                                                   ;
; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rdata_fifo|mem[0][21]                                                                                                           ; Merged with NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rdata_fifo|mem[0][16]                                                                                                   ;
; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rdata_fifo|mem[0][22]                                                                                                           ; Merged with NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rdata_fifo|mem[0][16]                                                                                                   ;
; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rdata_fifo|mem[0][23]                                                                                                           ; Merged with NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rdata_fifo|mem[0][16]                                                                                                   ;
; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rdata_fifo|mem[0][24]                                                                                                           ; Merged with NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rdata_fifo|mem[0][16]                                                                                                   ;
; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rdata_fifo|mem[0][25]                                                                                                           ; Merged with NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rdata_fifo|mem[0][16]                                                                                                   ;
; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rdata_fifo|mem[0][26]                                                                                                           ; Merged with NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rdata_fifo|mem[0][16]                                                                                                   ;
; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rdata_fifo|mem[0][27]                                                                                                           ; Merged with NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rdata_fifo|mem[0][16]                                                                                                   ;
; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rdata_fifo|mem[0][28]                                                                                                           ; Merged with NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rdata_fifo|mem[0][16]                                                                                                   ;
; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rdata_fifo|mem[0][29]                                                                                                           ; Merged with NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rdata_fifo|mem[0][16]                                                                                                   ;
; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rdata_fifo|mem[0][30]                                                                                                           ; Merged with NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rdata_fifo|mem[0][16]                                                                                                   ;
; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rdata_fifo|mem[0][31]                                                                                                           ; Merged with NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rdata_fifo|mem[0][16]                                                                                                   ;
; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][81]                                                                                                             ; Merged with NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][79]                                                                                                     ;
; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][82]                                                                                                             ; Merged with NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][79]                                                                                                     ;
; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][81]                                                                                                             ; Merged with NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][79]                                                                                                     ;
; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][82]                                                                                                             ; Merged with NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][79]                                                                                                     ;
; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:rom_s1_agent_rsp_fifo|mem[0][69]                                                                                                               ; Merged with NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:rom_s1_agent_rsp_fifo|mem[0][63]                                                                                                       ;
; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:rom_s1_agent_rsp_fifo|mem[0][70]                                                                                                               ; Merged with NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:rom_s1_agent_rsp_fifo|mem[0][63]                                                                                                       ;
; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:rom_s1_agent_rsp_fifo|mem[0][99]                                                                                                               ; Merged with NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:rom_s1_agent_rsp_fifo|mem[0][63]                                                                                                       ;
; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][81]                                                                                                             ; Merged with NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][79]                                                                                                     ;
; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][82]                                                                                                             ; Merged with NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][79]                                                                                                     ;
; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:rom_s1_agent_rsp_fifo|mem[1][99]                                                                                                               ; Merged with NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:rom_s1_agent_rsp_fifo|mem[1][70]                                                                                                       ;
; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][81]                                                                                                             ; Merged with NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][79]                                                                                                     ;
; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][82]                                                                                                             ; Merged with NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][79]                                                                                                     ;
; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:seg6_s1_agent_rdata_fifo|mem[0][11]                                                                                                            ; Merged with NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:seg6_s1_agent_rdata_fifo|mem[0][10]                                                                                                    ;
; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:seg6_s1_agent_rdata_fifo|mem[0][12]                                                                                                            ; Merged with NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:seg6_s1_agent_rdata_fifo|mem[0][10]                                                                                                    ;
; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:seg6_s1_agent_rdata_fifo|mem[0][13]                                                                                                            ; Merged with NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:seg6_s1_agent_rdata_fifo|mem[0][10]                                                                                                    ;
; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:seg6_s1_agent_rdata_fifo|mem[0][14]                                                                                                            ; Merged with NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:seg6_s1_agent_rdata_fifo|mem[0][10]                                                                                                    ;
; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:seg6_s1_agent_rdata_fifo|mem[0][15]                                                                                                            ; Merged with NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:seg6_s1_agent_rdata_fifo|mem[0][10]                                                                                                    ;
; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:seg6_s1_agent_rdata_fifo|mem[0][16]                                                                                                            ; Merged with NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:seg6_s1_agent_rdata_fifo|mem[0][10]                                                                                                    ;
; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:seg6_s1_agent_rdata_fifo|mem[0][17]                                                                                                            ; Merged with NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:seg6_s1_agent_rdata_fifo|mem[0][10]                                                                                                    ;
; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:seg6_s1_agent_rdata_fifo|mem[0][18]                                                                                                            ; Merged with NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:seg6_s1_agent_rdata_fifo|mem[0][10]                                                                                                    ;
; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:seg6_s1_agent_rdata_fifo|mem[0][19]                                                                                                            ; Merged with NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:seg6_s1_agent_rdata_fifo|mem[0][10]                                                                                                    ;
; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:seg6_s1_agent_rdata_fifo|mem[0][20]                                                                                                            ; Merged with NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:seg6_s1_agent_rdata_fifo|mem[0][10]                                                                                                    ;
; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:seg6_s1_agent_rdata_fifo|mem[0][21]                                                                                                            ; Merged with NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:seg6_s1_agent_rdata_fifo|mem[0][10]                                                                                                    ;
; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:seg6_s1_agent_rdata_fifo|mem[0][22]                                                                                                            ; Merged with NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:seg6_s1_agent_rdata_fifo|mem[0][10]                                                                                                    ;
; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:seg6_s1_agent_rdata_fifo|mem[0][23]                                                                                                            ; Merged with NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:seg6_s1_agent_rdata_fifo|mem[0][10]                                                                                                    ;
; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:seg6_s1_agent_rdata_fifo|mem[0][24]                                                                                                            ; Merged with NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:seg6_s1_agent_rdata_fifo|mem[0][10]                                                                                                    ;
; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:seg6_s1_agent_rdata_fifo|mem[0][25]                                                                                                            ; Merged with NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:seg6_s1_agent_rdata_fifo|mem[0][10]                                                                                                    ;
; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:seg6_s1_agent_rdata_fifo|mem[0][26]                                                                                                            ; Merged with NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:seg6_s1_agent_rdata_fifo|mem[0][10]                                                                                                    ;
; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:seg6_s1_agent_rdata_fifo|mem[0][27]                                                                                                            ; Merged with NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:seg6_s1_agent_rdata_fifo|mem[0][10]                                                                                                    ;
; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:seg6_s1_agent_rdata_fifo|mem[0][28]                                                                                                            ; Merged with NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:seg6_s1_agent_rdata_fifo|mem[0][10]                                                                                                    ;
; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:seg6_s1_agent_rdata_fifo|mem[0][29]                                                                                                            ; Merged with NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:seg6_s1_agent_rdata_fifo|mem[0][10]                                                                                                    ;
; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:seg6_s1_agent_rdata_fifo|mem[0][30]                                                                                                            ; Merged with NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:seg6_s1_agent_rdata_fifo|mem[0][10]                                                                                                    ;
; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:seg6_s1_agent_rdata_fifo|mem[0][31]                                                                                                            ; Merged with NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:seg6_s1_agent_rdata_fifo|mem[0][10]                                                                                                    ;
; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:seg6_s1_agent_rdata_fifo|mem[0][32]                                                                                                            ; Merged with NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:seg6_s1_agent_rdata_fifo|mem[0][10]                                                                                                    ;
; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:seg6_s1_agent_rdata_fifo|mem[0][33]                                                                                                            ; Merged with NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:seg6_s1_agent_rdata_fifo|mem[0][10]                                                                                                    ;
; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:seg6_s1_agent_rdata_fifo|mem[0][7]                                                                                                             ; Merged with NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:seg6_s1_agent_rdata_fifo|mem[0][10]                                                                                                    ;
; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:seg6_s1_agent_rdata_fifo|mem[0][8]                                                                                                             ; Merged with NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:seg6_s1_agent_rdata_fifo|mem[0][10]                                                                                                    ;
; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:seg6_s1_agent_rdata_fifo|mem[0][9]                                                                                                             ; Merged with NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:seg6_s1_agent_rdata_fifo|mem[0][10]                                                                                                    ;
; NUEVO_DESIGN:u0|NUEVO_DESIGN_nios2_qsys_0:nios2_qsys_0|E_logic_op[1]                                                                                                                                                                  ; Merged with NUEVO_DESIGN:u0|NUEVO_DESIGN_nios2_qsys_0:nios2_qsys_0|E_compare_op[1]                                                                                                                                                        ;
; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:keys_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[0]         ; Merged with NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:keys_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[1] ;
; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:keys_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[0]         ; Merged with NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:keys_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[1] ;
; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:keys_s1_agent_rsp_fifo|mem[1][72]                                                                                                              ; Merged with NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:keys_s1_agent_rsp_fifo|mem[1][73]                                                                                                      ;
; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:hps_0_h2f_axi_master_rd_to_sdram_s1_cmd_width_adapter|use_reg                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                    ;
; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:nios2_qsys_0_data_master_to_sdram_s1_cmd_width_adapter|address_reg[0]                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                    ;
; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:keys_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[1]         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                    ;
; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:keys_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[1]         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                    ;
; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:keys_s1_agent_rsp_fifo|mem[1][100]                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                    ;
; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rsp_fifo|mem[1][78]                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                    ;
; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ram_s1_agent_rsp_fifo|mem[1][79]                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                    ;
; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:hps_0_h2f_axi_master_rd_to_sdram_s1_cmd_width_adapter|byte_cnt_reg[0,1]                                                                  ; Lost fanout                                                                                                                                                                                                                               ;
; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:keys_s1_agent_rsp_fifo|mem[0][100]                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                    ;
; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rsp_fifo|mem[0][66]                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                    ;
; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ram_s1_agent_rsp_fifo|mem[0][66]                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                    ;
; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:hps_0_h2f_axi_master_rd_to_sdram_s1_cmd_width_adapter|address_reg[0..29]                                                                 ; Lost fanout                                                                                                                                                                                                                               ;
; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:hps_0_h2f_axi_master_rd_to_sdram_s1_cmd_width_adapter|byte_cnt_reg[2..7]                                                                 ; Lost fanout                                                                                                                                                                                                                               ;
; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:keys_s1_agent_rsp_fifo|mem[1][73]                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                    ;
; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:keys_s1_agent_rsp_fifo|mem[0][73]                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                    ;
; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:keys_s1_agent_rsp_fifo|mem[0][72]                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                    ;
; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:nios2_qsys_0_data_master_to_sdram_s1_cmd_width_adapter|byte_cnt_reg[0]                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                    ;
; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:keys_s1_agent_rsp_fifo|mem[0][69]                                                                                                              ; Lost fanout                                                                                                                                                                                                                               ;
; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:keys_s1_agent_rsp_fifo|mem[1][69]                                                                                                              ; Lost fanout                                                                                                                                                                                                                               ;
; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:keys_s1_agent_rsp_fifo|mem[0][68]                                                                                                              ; Lost fanout                                                                                                                                                                                                                               ;
; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:hps_0_h2f_axi_master_wr_to_sdram_s1_cmd_width_adapter|byte_cnt_reg[0]                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                    ;
; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|NUEVO_DESIGN_mm_interconnect_0_cmd_mux_003:cmd_mux_010|share_count_zero_flag                                                                                         ; Stuck at VCC due to stuck port data_in                                                                                                                                                                                                    ;
; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|NUEVO_DESIGN_mm_interconnect_0_cmd_mux_002:cmd_mux_002|share_count_zero_flag                                                                                         ; Stuck at VCC due to stuck port data_in                                                                                                                                                                                                    ;
; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|NUEVO_DESIGN_mm_interconnect_0_cmd_mux_003:cmd_mux_010|share_count[0]                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                    ;
; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|NUEVO_DESIGN_mm_interconnect_0_cmd_mux_002:cmd_mux_002|share_count[0]                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                    ;
; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:keys_s1_agent_rsp_fifo|mem[1][68]                                                                                                              ; Lost fanout                                                                                                                                                                                                                               ;
; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sw_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[0]           ; Merged with NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sw_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[1]   ;
; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sw_s1_agent_rsp_fifo|mem[1][72]                                                                                                                ; Merged with NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sw_s1_agent_rsp_fifo|mem[1][73]                                                                                                        ;
; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sw_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[1]           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                    ;
; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sw_s1_agent_rdata_fifo|mem[1][33]                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                    ;
; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sw_s1_agent_rsp_fifo|mem[1][100]                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                    ;
; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sw_s1_agent_rdata_fifo|mem[0][10]                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                    ;
; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sw_s1_agent_rsp_fifo|mem[0][100]                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                    ;
; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sw_s1_agent_rsp_fifo|mem[1][73]                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                    ;
; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sw_s1_agent_rsp_fifo|mem[0][73]                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                    ;
; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sw_s1_agent_rsp_fifo|mem[0][72]                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                    ;
; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sw_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0,1]                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                    ;
; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|NUEVO_DESIGN_mm_interconnect_0_cmd_mux_003:cmd_mux_003|share_count_zero_flag                                                                                         ; Stuck at VCC due to stuck port data_in                                                                                                                                                                                                    ;
; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|NUEVO_DESIGN_mm_interconnect_0_cmd_mux_003:cmd_mux_003|share_count[0]                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                    ;
; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][82]                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                    ;
; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][79]                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                    ;
; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][79]                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                    ;
; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][79]                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                    ;
; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][79]                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                    ;
; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][79]                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                    ;
; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][79]                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                    ;
; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][79]                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                    ;
; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:ram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                                ; Merged with NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:ram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1]                                        ;
; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:leds_s1_agent_rdata_fifo|mem[1][33]                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                    ;
; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:keys_s1_agent_rdata_fifo|mem[1][33]                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                    ;
; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:leds_s1_agent_rdata_fifo|mem[0][10]                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                    ;
; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:keys_s1_agent_rdata_fifo|mem[0][10]                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                    ;
; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:keys_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[4..29]        ; Lost fanout                                                                                                                                                                                                                               ;
; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:keys_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_byte_cnt_narrow_reg[4..7]      ; Lost fanout                                                                                                                                                                                                                               ;
; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:keys_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[7]                ; Lost fanout                                                                                                                                                                                                                               ;
; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:keys_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[7..29]            ; Lost fanout                                                                                                                                                                                                                               ;
; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:keys_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[6]                ; Lost fanout                                                                                                                                                                                                                               ;
; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:keys_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[6]                ; Lost fanout                                                                                                                                                                                                                               ;
; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:keys_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[5]                ; Lost fanout                                                                                                                                                                                                                               ;
; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:keys_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[5]                ; Lost fanout                                                                                                                                                                                                                               ;
; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:keys_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[4]                ; Lost fanout                                                                                                                                                                                                                               ;
; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:keys_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[4]                ; Lost fanout                                                                                                                                                                                                                               ;
; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:leds_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[4..29]        ; Lost fanout                                                                                                                                                                                                                               ;
; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:leds_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_byte_cnt_narrow_reg[4..7]      ; Lost fanout                                                                                                                                                                                                                               ;
; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:leds_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[7]                ; Lost fanout                                                                                                                                                                                                                               ;
; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:leds_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[7..29]            ; Lost fanout                                                                                                                                                                                                                               ;
; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:leds_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[6]                ; Lost fanout                                                                                                                                                                                                                               ;
; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:leds_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[6]                ; Lost fanout                                                                                                                                                                                                                               ;
; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:leds_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[5]                ; Lost fanout                                                                                                                                                                                                                               ;
; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:leds_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[5]                ; Lost fanout                                                                                                                                                                                                                               ;
; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:leds_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[4]                ; Lost fanout                                                                                                                                                                                                                               ;
; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:leds_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[4]                ; Lost fanout                                                                                                                                                                                                                               ;
; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:rom_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                                ; Merged with NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:rom_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1]                                        ;
; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:leds_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[0]         ; Merged with NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:leds_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[1] ;
; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:leds_s1_agent_rsp_fifo|mem[1][72]                                                                                                              ; Merged with NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:leds_s1_agent_rsp_fifo|mem[1][73]                                                                                                      ;
; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:rom_s1_agent_rsp_fifo|mem[1][70]                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                    ;
; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:leds_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[1]         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                    ;
; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:leds_s1_agent_rsp_fifo|mem[1][100]                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                    ;
; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:rom_s1_agent_rsp_fifo|mem[0][63]                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                    ;
; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:rom_s1_agent_rsp_fifo|mem[0][71]                                                                                                               ; Lost fanout                                                                                                                                                                                                                               ;
; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:rom_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1..3]                                             ; Lost fanout                                                                                                                                                                                                                               ;
; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:rom_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                           ; Lost fanout                                                                                                                                                                                                                               ;
; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:leds_s1_agent_rsp_fifo|mem[0][100]                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                    ;
; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:leds_s1_agent_rsp_fifo|mem[1][73]                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                    ;
; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:leds_s1_agent_rsp_fifo|mem[0][73]                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                    ;
; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:leds_s1_agent_rsp_fifo|mem[0][72]                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                    ;
; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:rom_s1_agent_rsp_fifo|mem[1][71]                                                                                                               ; Lost fanout                                                                                                                                                                                                                               ;
; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|NUEVO_DESIGN_mm_interconnect_0_cmd_mux_003:cmd_mux_011|share_count_zero_flag                                                                                         ; Stuck at VCC due to stuck port data_in                                                                                                                                                                                                    ;
; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|NUEVO_DESIGN_mm_interconnect_0_cmd_mux_003:cmd_mux_011|share_count[0]                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                    ;
; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_to_hps_0_h2f_axi_master_rd_rsp_width_adapter|response_status_reg[1]                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                    ;
; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_to_hps_0_h2f_axi_master_wr_rsp_width_adapter|response_status_reg[1]                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                    ;
; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[3..29]                                        ; Lost fanout                                                                                                                                                                                                                               ;
; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:seg6_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[4..29]        ; Lost fanout                                                                                                                                                                                                                               ;
; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:seg6_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_byte_cnt_narrow_reg[4..7]      ; Lost fanout                                                                                                                                                                                                                               ;
; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:seg6_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[7]                ; Lost fanout                                                                                                                                                                                                                               ;
; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:seg6_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[7..29]            ; Lost fanout                                                                                                                                                                                                                               ;
; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:seg6_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[6]                ; Lost fanout                                                                                                                                                                                                                               ;
; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:seg6_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[6]                ; Lost fanout                                                                                                                                                                                                                               ;
; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:seg6_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[5]                ; Lost fanout                                                                                                                                                                                                                               ;
; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:seg6_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[5]                ; Lost fanout                                                                                                                                                                                                                               ;
; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:seg6_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[4]                ; Lost fanout                                                                                                                                                                                                                               ;
; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:seg6_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[4]                ; Lost fanout                                                                                                                                                                                                                               ;
; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sw_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[4..29]          ; Lost fanout                                                                                                                                                                                                                               ;
; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sw_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_byte_cnt_narrow_reg[4..7]        ; Lost fanout                                                                                                                                                                                                                               ;
; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sw_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[7]                  ; Lost fanout                                                                                                                                                                                                                               ;
; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sw_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[7..29]              ; Lost fanout                                                                                                                                                                                                                               ;
; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sw_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[6]                  ; Lost fanout                                                                                                                                                                                                                               ;
; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sw_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[6]                  ; Lost fanout                                                                                                                                                                                                                               ;
; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sw_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[5]                  ; Lost fanout                                                                                                                                                                                                                               ;
; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sw_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[5]                  ; Lost fanout                                                                                                                                                                                                                               ;
; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sw_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[4]                  ; Lost fanout                                                                                                                                                                                                                               ;
; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sw_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[4]                  ; Lost fanout                                                                                                                                                                                                                               ;
; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:timer_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                              ; Merged with NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:timer_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1]                                      ;
; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rdata_fifo|mem[1][31]                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                    ;
; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rdata_fifo|mem[0][16]                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                    ;
; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:seg6_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[0]         ; Merged with NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:seg6_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[1] ;
; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:seg6_s1_agent_rsp_fifo|mem[1][72]                                                                                                              ; Merged with NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:seg6_s1_agent_rsp_fifo|mem[1][73]                                                                                                      ;
; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:seg6_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[1]         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                    ;
; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:seg6_s1_agent_rdata_fifo|mem[1][33]                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                    ;
; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:seg6_s1_agent_rsp_fifo|mem[1][100]                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                    ;
; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:seg6_s1_agent_rdata_fifo|mem[0][10]                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                    ;
; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:seg6_s1_agent_rsp_fifo|mem[0][100]                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                    ;
; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:seg6_s1_agent_rsp_fifo|mem[1][73]                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                    ;
; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:seg6_s1_agent_rsp_fifo|mem[0][73]                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                    ;
; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:seg6_s1_agent_rsp_fifo|mem[0][72]                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                    ;
; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:seg6_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0,1]                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                    ;
; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|NUEVO_DESIGN_mm_interconnect_0_cmd_mux_003:cmd_mux_004|share_count_zero_flag                                                                                         ; Stuck at VCC due to stuck port data_in                                                                                                                                                                                                    ;
; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|NUEVO_DESIGN_mm_interconnect_0_cmd_mux_003:cmd_mux_004|share_count[0]                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                    ;
; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:seg4_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[0]         ; Merged with NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:seg4_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[1] ;
; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:seg4_s1_agent_rsp_fifo|mem[1][72]                                                                                                              ; Merged with NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:seg4_s1_agent_rsp_fifo|mem[1][73]                                                                                                      ;
; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:seg4_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[1]         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                    ;
; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:seg4_s1_agent_rdata_fifo|mem[1][33]                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                    ;
; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:seg4_s1_agent_rsp_fifo|mem[1][100]                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                    ;
; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:seg4_s1_agent_rdata_fifo|mem[0][10]                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                    ;
; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:seg4_s1_agent_rsp_fifo|mem[0][100]                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                    ;
; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:seg4_s1_agent_rsp_fifo|mem[1][73]                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                    ;
; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:seg4_s1_agent_rsp_fifo|mem[0][73]                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                    ;
; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:seg4_s1_agent_rsp_fifo|mem[0][72]                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                    ;
; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:seg4_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0,1]                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                    ;
; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|NUEVO_DESIGN_mm_interconnect_0_cmd_mux_003:cmd_mux_006|share_count_zero_flag                                                                                         ; Stuck at VCC due to stuck port data_in                                                                                                                                                                                                    ;
; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|NUEVO_DESIGN_mm_interconnect_0_cmd_mux_003:cmd_mux_006|share_count[0]                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                    ;
; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:seg3_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[0]         ; Merged with NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:seg3_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[1] ;
; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:seg3_s1_agent_rsp_fifo|mem[1][72]                                                                                                              ; Merged with NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:seg3_s1_agent_rsp_fifo|mem[1][73]                                                                                                      ;
; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:seg3_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[1]         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                    ;
; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:seg3_s1_agent_rdata_fifo|mem[1][33]                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                    ;
; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:seg3_s1_agent_rsp_fifo|mem[1][100]                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                    ;
; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:seg3_s1_agent_rdata_fifo|mem[0][10]                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                    ;
; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:seg3_s1_agent_rsp_fifo|mem[0][100]                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                    ;
; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:seg3_s1_agent_rsp_fifo|mem[1][73]                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                    ;
; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:seg3_s1_agent_rsp_fifo|mem[0][73]                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                    ;
; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:seg3_s1_agent_rsp_fifo|mem[0][72]                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                    ;
; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:seg3_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0,1]                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                    ;
; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|NUEVO_DESIGN_mm_interconnect_0_cmd_mux_003:cmd_mux_007|share_count_zero_flag                                                                                         ; Stuck at VCC due to stuck port data_in                                                                                                                                                                                                    ;
; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|NUEVO_DESIGN_mm_interconnect_0_cmd_mux_003:cmd_mux_007|share_count[0]                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                    ;
; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:seg5_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[0]         ; Merged with NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:seg5_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[1] ;
; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:seg5_s1_agent_rsp_fifo|mem[1][72]                                                                                                              ; Merged with NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:seg5_s1_agent_rsp_fifo|mem[1][73]                                                                                                      ;
; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:seg5_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[1]         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                    ;
; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:seg5_s1_agent_rdata_fifo|mem[1][33]                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                    ;
; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:seg5_s1_agent_rsp_fifo|mem[1][100]                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                    ;
; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:seg5_s1_agent_rdata_fifo|mem[0][10]                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                    ;
; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:seg5_s1_agent_rsp_fifo|mem[0][100]                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                    ;
; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:seg5_s1_agent_rsp_fifo|mem[1][73]                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                    ;
; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:seg5_s1_agent_rsp_fifo|mem[0][73]                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                    ;
; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:seg5_s1_agent_rsp_fifo|mem[0][72]                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                    ;
; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:seg5_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0,1]                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                    ;
; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|NUEVO_DESIGN_mm_interconnect_0_cmd_mux_003:cmd_mux_005|share_count_zero_flag                                                                                         ; Stuck at VCC due to stuck port data_in                                                                                                                                                                                                    ;
; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|NUEVO_DESIGN_mm_interconnect_0_cmd_mux_003:cmd_mux_005|share_count[0]                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                    ;
; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:seg2_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[0]         ; Merged with NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:seg2_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[1] ;
; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:seg2_s1_agent_rsp_fifo|mem[1][72]                                                                                                              ; Merged with NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:seg2_s1_agent_rsp_fifo|mem[1][73]                                                                                                      ;
; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:seg2_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[1]         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                    ;
; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:seg2_s1_agent_rdata_fifo|mem[1][33]                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                    ;
; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:seg2_s1_agent_rsp_fifo|mem[1][100]                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                    ;
; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:seg2_s1_agent_rdata_fifo|mem[0][10]                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                    ;
; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:seg2_s1_agent_rsp_fifo|mem[0][100]                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                    ;
; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:seg2_s1_agent_rsp_fifo|mem[1][73]                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                    ;
; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:seg2_s1_agent_rsp_fifo|mem[0][73]                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                    ;
; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:seg2_s1_agent_rsp_fifo|mem[0][72]                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                    ;
; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:seg2_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0,1]                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                    ;
; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|NUEVO_DESIGN_mm_interconnect_0_cmd_mux_003:cmd_mux_008|share_count_zero_flag                                                                                         ; Stuck at VCC due to stuck port data_in                                                                                                                                                                                                    ;
; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|NUEVO_DESIGN_mm_interconnect_0_cmd_mux_003:cmd_mux_008|share_count[0]                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                    ;
; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:seg1_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[0]         ; Merged with NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:seg1_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[1] ;
; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:seg1_s1_agent_rsp_fifo|mem[1][72]                                                                                                              ; Merged with NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:seg1_s1_agent_rsp_fifo|mem[1][73]                                                                                                      ;
; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:seg1_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[1]         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                    ;
; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:seg1_s1_agent_rdata_fifo|mem[1][33]                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                    ;
; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:seg1_s1_agent_rsp_fifo|mem[1][100]                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                    ;
; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:seg1_s1_agent_rdata_fifo|mem[0][10]                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                    ;
; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:seg1_s1_agent_rsp_fifo|mem[0][100]                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                    ;
; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:seg1_s1_agent_rsp_fifo|mem[1][73]                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                    ;
; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:seg1_s1_agent_rsp_fifo|mem[0][73]                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                    ;
; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:seg1_s1_agent_rsp_fifo|mem[0][72]                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                    ;
; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:seg1_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0,1]                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                    ;
; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|NUEVO_DESIGN_mm_interconnect_0_cmd_mux_003:cmd_mux_009|share_count_zero_flag                                                                                         ; Stuck at VCC due to stuck port data_in                                                                                                                                                                                                    ;
; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|NUEVO_DESIGN_mm_interconnect_0_cmd_mux_003:cmd_mux_009|share_count[0]                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                    ;
; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:seg5_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[4..29]        ; Lost fanout                                                                                                                                                                                                                               ;
; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:seg5_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_byte_cnt_narrow_reg[4..7]      ; Lost fanout                                                                                                                                                                                                                               ;
; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:seg5_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[7]                ; Lost fanout                                                                                                                                                                                                                               ;
; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:seg5_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[7..29]            ; Lost fanout                                                                                                                                                                                                                               ;
; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:seg5_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[6]                ; Lost fanout                                                                                                                                                                                                                               ;
; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:seg5_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[6]                ; Lost fanout                                                                                                                                                                                                                               ;
; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:seg5_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[5]                ; Lost fanout                                                                                                                                                                                                                               ;
; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:seg5_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[5]                ; Lost fanout                                                                                                                                                                                                                               ;
; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:seg5_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[4]                ; Lost fanout                                                                                                                                                                                                                               ;
; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:seg5_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[4]                ; Lost fanout                                                                                                                                                                                                                               ;
; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:seg4_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[4..29]        ; Lost fanout                                                                                                                                                                                                                               ;
; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:seg4_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_byte_cnt_narrow_reg[4..7]      ; Lost fanout                                                                                                                                                                                                                               ;
; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:seg4_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[7]                ; Lost fanout                                                                                                                                                                                                                               ;
; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:seg4_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[7..29]            ; Lost fanout                                                                                                                                                                                                                               ;
; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:seg4_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[6]                ; Lost fanout                                                                                                                                                                                                                               ;
; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:seg4_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[6]                ; Lost fanout                                                                                                                                                                                                                               ;
; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:seg4_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[5]                ; Lost fanout                                                                                                                                                                                                                               ;
; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:seg4_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[5]                ; Lost fanout                                                                                                                                                                                                                               ;
; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:seg4_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[4]                ; Lost fanout                                                                                                                                                                                                                               ;
; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:seg4_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[4]                ; Lost fanout                                                                                                                                                                                                                               ;
; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:seg3_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[4..29]        ; Lost fanout                                                                                                                                                                                                                               ;
; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:seg3_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_byte_cnt_narrow_reg[4..7]      ; Lost fanout                                                                                                                                                                                                                               ;
; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:seg3_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[7]                ; Lost fanout                                                                                                                                                                                                                               ;
; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:seg3_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[7..29]            ; Lost fanout                                                                                                                                                                                                                               ;
; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:seg3_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[6]                ; Lost fanout                                                                                                                                                                                                                               ;
; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:seg3_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[6]                ; Lost fanout                                                                                                                                                                                                                               ;
; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:seg3_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[5]                ; Lost fanout                                                                                                                                                                                                                               ;
; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:seg3_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[5]                ; Lost fanout                                                                                                                                                                                                                               ;
; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:seg3_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[4]                ; Lost fanout                                                                                                                                                                                                                               ;
; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:seg3_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[4]                ; Lost fanout                                                                                                                                                                                                                               ;
; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:seg2_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[4..29]        ; Lost fanout                                                                                                                                                                                                                               ;
; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:seg2_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_byte_cnt_narrow_reg[4..7]      ; Lost fanout                                                                                                                                                                                                                               ;
; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:seg2_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[7]                ; Lost fanout                                                                                                                                                                                                                               ;
; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:seg2_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[7..29]            ; Lost fanout                                                                                                                                                                                                                               ;
; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:seg2_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[6]                ; Lost fanout                                                                                                                                                                                                                               ;
; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:seg2_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[6]                ; Lost fanout                                                                                                                                                                                                                               ;
; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:seg2_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[5]                ; Lost fanout                                                                                                                                                                                                                               ;
; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:seg2_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[5]                ; Lost fanout                                                                                                                                                                                                                               ;
; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:seg2_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[4]                ; Lost fanout                                                                                                                                                                                                                               ;
; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:seg2_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[4]                ; Lost fanout                                                                                                                                                                                                                               ;
; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:seg1_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[4..29]        ; Lost fanout                                                                                                                                                                                                                               ;
; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:seg1_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_byte_cnt_narrow_reg[4..7]      ; Lost fanout                                                                                                                                                                                                                               ;
; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:seg1_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[7]                ; Lost fanout                                                                                                                                                                                                                               ;
; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:seg1_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[7..29]            ; Lost fanout                                                                                                                                                                                                                               ;
; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:seg1_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[6]                ; Lost fanout                                                                                                                                                                                                                               ;
; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:seg1_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[6]                ; Lost fanout                                                                                                                                                                                                                               ;
; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:seg1_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[5]                ; Lost fanout                                                                                                                                                                                                                               ;
; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:seg1_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[5]                ; Lost fanout                                                                                                                                                                                                                               ;
; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:seg1_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[4]                ; Lost fanout                                                                                                                                                                                                                               ;
; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:seg1_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[4]                ; Lost fanout                                                                                                                                                                                                                               ;
; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:hps_0_h2f_axi_master_rd_to_sdram_s1_cmd_width_adapter|endofpacket_reg                                                                    ; Lost fanout                                                                                                                                                                                                                               ;
; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ram_s1_agent_rsp_fifo|mem[0][74]                                                                                                               ; Lost fanout                                                                                                                                                                                                                               ;
; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:ram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1,8]                                              ; Lost fanout                                                                                                                                                                                                                               ;
; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:ram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                           ; Lost fanout                                                                                                                                                                                                                               ;
; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:ram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2..7]                                             ; Lost fanout                                                                                                                                                                                                                               ;
; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][47]                                                                                                             ; Lost fanout                                                                                                                                                                                                                               ;
; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][47]                                                                                                             ; Lost fanout                                                                                                                                                                                                                               ;
; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][47]                                                                                                             ; Lost fanout                                                                                                                                                                                                                               ;
; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][47]                                                                                                             ; Lost fanout                                                                                                                                                                                                                               ;
; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][47]                                                                                                             ; Lost fanout                                                                                                                                                                                                                               ;
; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][47]                                                                                                             ; Lost fanout                                                                                                                                                                                                                               ;
; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][47]                                                                                                             ; Lost fanout                                                                                                                                                                                                                               ;
; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][46]                                                                                                             ; Lost fanout                                                                                                                                                                                                                               ;
; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][46]                                                                                                             ; Lost fanout                                                                                                                                                                                                                               ;
; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][46]                                                                                                             ; Lost fanout                                                                                                                                                                                                                               ;
; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][46]                                                                                                             ; Lost fanout                                                                                                                                                                                                                               ;
; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][46]                                                                                                             ; Lost fanout                                                                                                                                                                                                                               ;
; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][46]                                                                                                             ; Lost fanout                                                                                                                                                                                                                               ;
; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][46]                                                                                                             ; Lost fanout                                                                                                                                                                                                                               ;
; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][45]                                                                                                             ; Lost fanout                                                                                                                                                                                                                               ;
; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][45]                                                                                                             ; Lost fanout                                                                                                                                                                                                                               ;
; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][45]                                                                                                             ; Lost fanout                                                                                                                                                                                                                               ;
; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][45]                                                                                                             ; Lost fanout                                                                                                                                                                                                                               ;
; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][45]                                                                                                             ; Lost fanout                                                                                                                                                                                                                               ;
; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][45]                                                                                                             ; Lost fanout                                                                                                                                                                                                                               ;
; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][45]                                                                                                             ; Lost fanout                                                                                                                                                                                                                               ;
; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][44]                                                                                                             ; Lost fanout                                                                                                                                                                                                                               ;
; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][44]                                                                                                             ; Lost fanout                                                                                                                                                                                                                               ;
; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][44]                                                                                                             ; Lost fanout                                                                                                                                                                                                                               ;
; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][44]                                                                                                             ; Lost fanout                                                                                                                                                                                                                               ;
; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][44]                                                                                                             ; Lost fanout                                                                                                                                                                                                                               ;
; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][44]                                                                                                             ; Lost fanout                                                                                                                                                                                                                               ;
; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][44]                                                                                                             ; Lost fanout                                                                                                                                                                                                                               ;
; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][43]                                                                                                             ; Lost fanout                                                                                                                                                                                                                               ;
; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][43]                                                                                                             ; Lost fanout                                                                                                                                                                                                                               ;
; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][43]                                                                                                             ; Lost fanout                                                                                                                                                                                                                               ;
; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][43]                                                                                                             ; Lost fanout                                                                                                                                                                                                                               ;
; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][43]                                                                                                             ; Lost fanout                                                                                                                                                                                                                               ;
; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][43]                                                                                                             ; Lost fanout                                                                                                                                                                                                                               ;
; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][43]                                                                                                             ; Lost fanout                                                                                                                                                                                                                               ;
; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][42]                                                                                                             ; Lost fanout                                                                                                                                                                                                                               ;
; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][42]                                                                                                             ; Lost fanout                                                                                                                                                                                                                               ;
; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][42]                                                                                                             ; Lost fanout                                                                                                                                                                                                                               ;
; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][42]                                                                                                             ; Lost fanout                                                                                                                                                                                                                               ;
; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][42]                                                                                                             ; Lost fanout                                                                                                                                                                                                                               ;
; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][42]                                                                                                             ; Lost fanout                                                                                                                                                                                                                               ;
; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][42]                                                                                                             ; Lost fanout                                                                                                                                                                                                                               ;
; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][41]                                                                                                             ; Lost fanout                                                                                                                                                                                                                               ;
; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][41]                                                                                                             ; Lost fanout                                                                                                                                                                                                                               ;
; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][41]                                                                                                             ; Lost fanout                                                                                                                                                                                                                               ;
; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][41]                                                                                                             ; Lost fanout                                                                                                                                                                                                                               ;
; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][41]                                                                                                             ; Lost fanout                                                                                                                                                                                                                               ;
; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][41]                                                                                                             ; Lost fanout                                                                                                                                                                                                                               ;
; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][41]                                                                                                             ; Lost fanout                                                                                                                                                                                                                               ;
; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][40]                                                                                                             ; Lost fanout                                                                                                                                                                                                                               ;
; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][40]                                                                                                             ; Lost fanout                                                                                                                                                                                                                               ;
; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][40]                                                                                                             ; Lost fanout                                                                                                                                                                                                                               ;
; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][40]                                                                                                             ; Lost fanout                                                                                                                                                                                                                               ;
; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][40]                                                                                                             ; Lost fanout                                                                                                                                                                                                                               ;
; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][40]                                                                                                             ; Lost fanout                                                                                                                                                                                                                               ;
; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][40]                                                                                                             ; Lost fanout                                                                                                                                                                                                                               ;
; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][39]                                                                                                             ; Lost fanout                                                                                                                                                                                                                               ;
; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][39]                                                                                                             ; Lost fanout                                                                                                                                                                                                                               ;
; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][39]                                                                                                             ; Lost fanout                                                                                                                                                                                                                               ;
; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][39]                                                                                                             ; Lost fanout                                                                                                                                                                                                                               ;
; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][39]                                                                                                             ; Lost fanout                                                                                                                                                                                                                               ;
; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][39]                                                                                                             ; Lost fanout                                                                                                                                                                                                                               ;
; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][39]                                                                                                             ; Lost fanout                                                                                                                                                                                                                               ;
; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][38]                                                                                                             ; Lost fanout                                                                                                                                                                                                                               ;
; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][38]                                                                                                             ; Lost fanout                                                                                                                                                                                                                               ;
; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][38]                                                                                                             ; Lost fanout                                                                                                                                                                                                                               ;
; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][38]                                                                                                             ; Lost fanout                                                                                                                                                                                                                               ;
; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][38]                                                                                                             ; Lost fanout                                                                                                                                                                                                                               ;
; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][38]                                                                                                             ; Lost fanout                                                                                                                                                                                                                               ;
; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][38]                                                                                                             ; Lost fanout                                                                                                                                                                                                                               ;
; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][37]                                                                                                             ; Lost fanout                                                                                                                                                                                                                               ;
; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][37]                                                                                                             ; Lost fanout                                                                                                                                                                                                                               ;
; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][37]                                                                                                             ; Lost fanout                                                                                                                                                                                                                               ;
; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][37]                                                                                                             ; Lost fanout                                                                                                                                                                                                                               ;
; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][37]                                                                                                             ; Lost fanout                                                                                                                                                                                                                               ;
; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][37]                                                                                                             ; Lost fanout                                                                                                                                                                                                                               ;
; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][37]                                                                                                             ; Lost fanout                                                                                                                                                                                                                               ;
; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][36]                                                                                                             ; Lost fanout                                                                                                                                                                                                                               ;
; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][36]                                                                                                             ; Lost fanout                                                                                                                                                                                                                               ;
; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][36]                                                                                                             ; Lost fanout                                                                                                                                                                                                                               ;
; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][36]                                                                                                             ; Lost fanout                                                                                                                                                                                                                               ;
; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][36]                                                                                                             ; Lost fanout                                                                                                                                                                                                                               ;
; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][36]                                                                                                             ; Lost fanout                                                                                                                                                                                                                               ;
; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][36]                                                                                                             ; Lost fanout                                                                                                                                                                                                                               ;
; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][35]                                                                                                             ; Lost fanout                                                                                                                                                                                                                               ;
; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][35]                                                                                                             ; Lost fanout                                                                                                                                                                                                                               ;
; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][35]                                                                                                             ; Lost fanout                                                                                                                                                                                                                               ;
; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][35]                                                                                                             ; Lost fanout                                                                                                                                                                                                                               ;
; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][35]                                                                                                             ; Lost fanout                                                                                                                                                                                                                               ;
; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][35]                                                                                                             ; Lost fanout                                                                                                                                                                                                                               ;
; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][35]                                                                                                             ; Lost fanout                                                                                                                                                                                                                               ;
; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][34]                                                                                                             ; Lost fanout                                                                                                                                                                                                                               ;
; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][34]                                                                                                             ; Lost fanout                                                                                                                                                                                                                               ;
; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][34]                                                                                                             ; Lost fanout                                                                                                                                                                                                                               ;
; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][34]                                                                                                             ; Lost fanout                                                                                                                                                                                                                               ;
; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][34]                                                                                                             ; Lost fanout                                                                                                                                                                                                                               ;
; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][34]                                                                                                             ; Lost fanout                                                                                                                                                                                                                               ;
; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][34]                                                                                                             ; Lost fanout                                                                                                                                                                                                                               ;
; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][33]                                                                                                             ; Lost fanout                                                                                                                                                                                                                               ;
; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][33]                                                                                                             ; Lost fanout                                                                                                                                                                                                                               ;
; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][33]                                                                                                             ; Lost fanout                                                                                                                                                                                                                               ;
; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][33]                                                                                                             ; Lost fanout                                                                                                                                                                                                                               ;
; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][33]                                                                                                             ; Lost fanout                                                                                                                                                                                                                               ;
; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][33]                                                                                                             ; Lost fanout                                                                                                                                                                                                                               ;
; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][33]                                                                                                             ; Lost fanout                                                                                                                                                                                                                               ;
; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][32]                                                                                                             ; Lost fanout                                                                                                                                                                                                                               ;
; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][32]                                                                                                             ; Lost fanout                                                                                                                                                                                                                               ;
; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][32]                                                                                                             ; Lost fanout                                                                                                                                                                                                                               ;
; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][32]                                                                                                             ; Lost fanout                                                                                                                                                                                                                               ;
; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][32]                                                                                                             ; Lost fanout                                                                                                                                                                                                                               ;
; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][32]                                                                                                             ; Lost fanout                                                                                                                                                                                                                               ;
; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][32]                                                                                                             ; Lost fanout                                                                                                                                                                                                                               ;
; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][31]                                                                                                             ; Lost fanout                                                                                                                                                                                                                               ;
; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][31]                                                                                                             ; Lost fanout                                                                                                                                                                                                                               ;
; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][31]                                                                                                             ; Lost fanout                                                                                                                                                                                                                               ;
; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][31]                                                                                                             ; Lost fanout                                                                                                                                                                                                                               ;
; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][31]                                                                                                             ; Lost fanout                                                                                                                                                                                                                               ;
; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][31]                                                                                                             ; Lost fanout                                                                                                                                                                                                                               ;
; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][31]                                                                                                             ; Lost fanout                                                                                                                                                                                                                               ;
; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][30]                                                                                                             ; Lost fanout                                                                                                                                                                                                                               ;
; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][30]                                                                                                             ; Lost fanout                                                                                                                                                                                                                               ;
; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][30]                                                                                                             ; Lost fanout                                                                                                                                                                                                                               ;
; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][30]                                                                                                             ; Lost fanout                                                                                                                                                                                                                               ;
; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][30]                                                                                                             ; Lost fanout                                                                                                                                                                                                                               ;
; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][30]                                                                                                             ; Lost fanout                                                                                                                                                                                                                               ;
; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][30]                                                                                                             ; Lost fanout                                                                                                                                                                                                                               ;
; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][29]                                                                                                             ; Lost fanout                                                                                                                                                                                                                               ;
; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][29]                                                                                                             ; Lost fanout                                                                                                                                                                                                                               ;
; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][29]                                                                                                             ; Lost fanout                                                                                                                                                                                                                               ;
; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][29]                                                                                                             ; Lost fanout                                                                                                                                                                                                                               ;
; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][29]                                                                                                             ; Lost fanout                                                                                                                                                                                                                               ;
; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][29]                                                                                                             ; Lost fanout                                                                                                                                                                                                                               ;
; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][29]                                                                                                             ; Lost fanout                                                                                                                                                                                                                               ;
; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][28]                                                                                                             ; Lost fanout                                                                                                                                                                                                                               ;
; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][28]                                                                                                             ; Lost fanout                                                                                                                                                                                                                               ;
; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][28]                                                                                                             ; Lost fanout                                                                                                                                                                                                                               ;
; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][28]                                                                                                             ; Lost fanout                                                                                                                                                                                                                               ;
; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][28]                                                                                                             ; Lost fanout                                                                                                                                                                                                                               ;
; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][28]                                                                                                             ; Lost fanout                                                                                                                                                                                                                               ;
; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][28]                                                                                                             ; Lost fanout                                                                                                                                                                                                                               ;
; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][27]                                                                                                             ; Lost fanout                                                                                                                                                                                                                               ;
; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][27]                                                                                                             ; Lost fanout                                                                                                                                                                                                                               ;
; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][27]                                                                                                             ; Lost fanout                                                                                                                                                                                                                               ;
; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][27]                                                                                                             ; Lost fanout                                                                                                                                                                                                                               ;
; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][27]                                                                                                             ; Lost fanout                                                                                                                                                                                                                               ;
; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][27]                                                                                                             ; Lost fanout                                                                                                                                                                                                                               ;
; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][27]                                                                                                             ; Lost fanout                                                                                                                                                                                                                               ;
; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][26]                                                                                                             ; Lost fanout                                                                                                                                                                                                                               ;
; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][26]                                                                                                             ; Lost fanout                                                                                                                                                                                                                               ;
; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][26]                                                                                                             ; Lost fanout                                                                                                                                                                                                                               ;
; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][26]                                                                                                             ; Lost fanout                                                                                                                                                                                                                               ;
; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][26]                                                                                                             ; Lost fanout                                                                                                                                                                                                                               ;
; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][26]                                                                                                             ; Lost fanout                                                                                                                                                                                                                               ;
; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][26]                                                                                                             ; Lost fanout                                                                                                                                                                                                                               ;
; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][25]                                                                                                             ; Lost fanout                                                                                                                                                                                                                               ;
; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][25]                                                                                                             ; Lost fanout                                                                                                                                                                                                                               ;
; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][25]                                                                                                             ; Lost fanout                                                                                                                                                                                                                               ;
; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][25]                                                                                                             ; Lost fanout                                                                                                                                                                                                                               ;
; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][25]                                                                                                             ; Lost fanout                                                                                                                                                                                                                               ;
; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][25]                                                                                                             ; Lost fanout                                                                                                                                                                                                                               ;
; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][25]                                                                                                             ; Lost fanout                                                                                                                                                                                                                               ;
; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][24]                                                                                                             ; Lost fanout                                                                                                                                                                                                                               ;
; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][24]                                                                                                             ; Lost fanout                                                                                                                                                                                                                               ;
; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][24]                                                                                                             ; Lost fanout                                                                                                                                                                                                                               ;
; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][24]                                                                                                             ; Lost fanout                                                                                                                                                                                                                               ;
; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][24]                                                                                                             ; Lost fanout                                                                                                                                                                                                                               ;
; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][24]                                                                                                             ; Lost fanout                                                                                                                                                                                                                               ;
; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][24]                                                                                                             ; Lost fanout                                                                                                                                                                                                                               ;
; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][23]                                                                                                             ; Lost fanout                                                                                                                                                                                                                               ;
; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][23]                                                                                                             ; Lost fanout                                                                                                                                                                                                                               ;
; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][23]                                                                                                             ; Lost fanout                                                                                                                                                                                                                               ;
; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][23]                                                                                                             ; Lost fanout                                                                                                                                                                                                                               ;
; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][23]                                                                                                             ; Lost fanout                                                                                                                                                                                                                               ;
; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][23]                                                                                                             ; Lost fanout                                                                                                                                                                                                                               ;
; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][23]                                                                                                             ; Lost fanout                                                                                                                                                                                                                               ;
; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][22]                                                                                                             ; Lost fanout                                                                                                                                                                                                                               ;
; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][22]                                                                                                             ; Lost fanout                                                                                                                                                                                                                               ;
; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][22]                                                                                                             ; Lost fanout                                                                                                                                                                                                                               ;
; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][22]                                                                                                             ; Lost fanout                                                                                                                                                                                                                               ;
; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][22]                                                                                                             ; Lost fanout                                                                                                                                                                                                                               ;
; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][22]                                                                                                             ; Lost fanout                                                                                                                                                                                                                               ;
; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][22]                                                                                                             ; Lost fanout                                                                                                                                                                                                                               ;
; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][21]                                                                                                             ; Lost fanout                                                                                                                                                                                                                               ;
; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][21]                                                                                                             ; Lost fanout                                                                                                                                                                                                                               ;
; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][21]                                                                                                             ; Lost fanout                                                                                                                                                                                                                               ;
; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][21]                                                                                                             ; Lost fanout                                                                                                                                                                                                                               ;
; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][21]                                                                                                             ; Lost fanout                                                                                                                                                                                                                               ;
; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][21]                                                                                                             ; Lost fanout                                                                                                                                                                                                                               ;
; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][21]                                                                                                             ; Lost fanout                                                                                                                                                                                                                               ;
; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][69]                                                                                                             ; Lost fanout                                                                                                                                                                                                                               ;
; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][69]                                                                                                             ; Lost fanout                                                                                                                                                                                                                               ;
; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][69]                                                                                                             ; Lost fanout                                                                                                                                                                                                                               ;
; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][69]                                                                                                             ; Lost fanout                                                                                                                                                                                                                               ;
; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][69]                                                                                                             ; Lost fanout                                                                                                                                                                                                                               ;
; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][69]                                                                                                             ; Lost fanout                                                                                                                                                                                                                               ;
; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][69]                                                                                                             ; Lost fanout                                                                                                                                                                                                                               ;
; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][68]                                                                                                             ; Lost fanout                                                                                                                                                                                                                               ;
; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][68]                                                                                                             ; Lost fanout                                                                                                                                                                                                                               ;
; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][68]                                                                                                             ; Lost fanout                                                                                                                                                                                                                               ;
; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][68]                                                                                                             ; Lost fanout                                                                                                                                                                                                                               ;
; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][68]                                                                                                             ; Lost fanout                                                                                                                                                                                                                               ;
; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][68]                                                                                                             ; Lost fanout                                                                                                                                                                                                                               ;
; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][68]                                                                                                             ; Lost fanout                                                                                                                                                                                                                               ;
; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][67]                                                                                                             ; Lost fanout                                                                                                                                                                                                                               ;
; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][67]                                                                                                             ; Lost fanout                                                                                                                                                                                                                               ;
; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][67]                                                                                                             ; Lost fanout                                                                                                                                                                                                                               ;
; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][67]                                                                                                             ; Lost fanout                                                                                                                                                                                                                               ;
; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][67]                                                                                                             ; Lost fanout                                                                                                                                                                                                                               ;
; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][67]                                                                                                             ; Lost fanout                                                                                                                                                                                                                               ;
; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][67]                                                                                                             ; Lost fanout                                                                                                                                                                                                                               ;
; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][66]                                                                                                             ; Lost fanout                                                                                                                                                                                                                               ;
; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][66]                                                                                                             ; Lost fanout                                                                                                                                                                                                                               ;
; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][66]                                                                                                             ; Lost fanout                                                                                                                                                                                                                               ;
; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][66]                                                                                                             ; Lost fanout                                                                                                                                                                                                                               ;
; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][66]                                                                                                             ; Lost fanout                                                                                                                                                                                                                               ;
; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][66]                                                                                                             ; Lost fanout                                                                                                                                                                                                                               ;
; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][66]                                                                                                             ; Lost fanout                                                                                                                                                                                                                               ;
; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][65]                                                                                                             ; Lost fanout                                                                                                                                                                                                                               ;
; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][65]                                                                                                             ; Lost fanout                                                                                                                                                                                                                               ;
; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][65]                                                                                                             ; Lost fanout                                                                                                                                                                                                                               ;
; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][65]                                                                                                             ; Lost fanout                                                                                                                                                                                                                               ;
; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][65]                                                                                                             ; Lost fanout                                                                                                                                                                                                                               ;
; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][65]                                                                                                             ; Lost fanout                                                                                                                                                                                                                               ;
; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][65]                                                                                                             ; Lost fanout                                                                                                                                                                                                                               ;
; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rsp_fifo|mem[0][74]                                                                                                             ; Lost fanout                                                                                                                                                                                                                               ;
; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:timer_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1,8]                                            ; Lost fanout                                                                                                                                                                                                                               ;
; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:timer_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                         ; Lost fanout                                                                                                                                                                                                                               ;
; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:timer_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2..7]                                           ; Lost fanout                                                                                                                                                                                                                               ;
; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:hps_0_h2f_axi_master_rd_to_sdram_s1_cmd_width_adapter|count[0,1]                                                                         ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                               ;
; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_burstwrap_reg[3..7]           ; Lost fanout                                                                                                                                                                                                                               ;
; NUEVO_DESIGN:u0|NUEVO_DESIGN_SDRAM:sdram|m_next~9                                                                                                                                                                                     ; Lost fanout                                                                                                                                                                                                                               ;
; NUEVO_DESIGN:u0|NUEVO_DESIGN_SDRAM:sdram|m_next~10                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                               ;
; NUEVO_DESIGN:u0|NUEVO_DESIGN_SDRAM:sdram|m_next~13                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                               ;
; NUEVO_DESIGN:u0|NUEVO_DESIGN_SDRAM:sdram|m_next~14                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                               ;
; NUEVO_DESIGN:u0|NUEVO_DESIGN_SDRAM:sdram|m_next~16                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                               ;
; NUEVO_DESIGN:u0|NUEVO_DESIGN_SDRAM:sdram|i_state~14                                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                               ;
; NUEVO_DESIGN:u0|NUEVO_DESIGN_SDRAM:sdram|i_state~15                                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                               ;
; NUEVO_DESIGN:u0|NUEVO_DESIGN_SDRAM:sdram|i_state~16                                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                               ;
; NUEVO_DESIGN:u0|NUEVO_DESIGN_SDRAM:sdram|i_next~4                                                                                                                                                                                     ; Lost fanout                                                                                                                                                                                                                               ;
; NUEVO_DESIGN:u0|NUEVO_DESIGN_SDRAM:sdram|i_next~5                                                                                                                                                                                     ; Lost fanout                                                                                                                                                                                                                               ;
; NUEVO_DESIGN:u0|NUEVO_DESIGN_SDRAM:sdram|i_next~6                                                                                                                                                                                     ; Lost fanout                                                                                                                                                                                                                               ;
; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:nios2_qsys_0_data_master_to_sdram_s1_cmd_width_adapter|address_reg[26..29]                                                               ; Lost fanout                                                                                                                                                                                                                               ;
; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[26..29]      ; Lost fanout                                                                                                                                                                                                                               ;
; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[29]              ; Lost fanout                                                                                                                                                                                                                               ;
; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:hps_0_h2f_axi_master_wr_to_sdram_s1_cmd_width_adapter|address_reg[29]                                                                    ; Lost fanout                                                                                                                                                                                                                               ;
; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[28]              ; Lost fanout                                                                                                                                                                                                                               ;
; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:hps_0_h2f_axi_master_wr_to_sdram_s1_cmd_width_adapter|address_reg[28]                                                                    ; Lost fanout                                                                                                                                                                                                                               ;
; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[27]              ; Lost fanout                                                                                                                                                                                                                               ;
; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:hps_0_h2f_axi_master_wr_to_sdram_s1_cmd_width_adapter|address_reg[27]                                                                    ; Lost fanout                                                                                                                                                                                                                               ;
; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[26]              ; Lost fanout                                                                                                                                                                                                                               ;
; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:hps_0_h2f_axi_master_wr_to_sdram_s1_cmd_width_adapter|address_reg[26]                                                                    ; Lost fanout                                                                                                                                                                                                                               ;
; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[71,72]                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                    ;
; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_byte_cnt_narrow_reg[2..7]     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                    ;
; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:keys_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                               ; Merged with NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:keys_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1]                                       ;
; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:leds_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                               ; Merged with NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:leds_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1]                                       ;
; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:keys_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1]                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                    ;
; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:leds_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1]                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                    ;
; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_master_ni:hps_0_h2f_lw_axi_master_agent|altera_merlin_address_alignment:align_address_to_size|address_burst[8..29]                                 ; Lost fanout                                                                                                                                                                                                                               ;
; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_master_ni:hps_0_h2f_axi_master_agent|altera_merlin_address_alignment:align_address_to_size|address_burst[26..29]                                   ; Lost fanout                                                                                                                                                                                                                               ;
; Total Number of Removed Registers = 2351                                                                                                                                                                                              ;                                                                                                                                                                                                                                           ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Removed Registers Triggering Further Register Optimizations                                                                                                                                                                                                                                                                                                                                                                                                                                        ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Register name                                                                                                                                                                                                               ; Reason for Removal             ; Registers Removed due to This Register                                                                                                                                                                                              ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:seg1_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[29] ; Lost Fanouts                   ; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:seg1_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[28],        ;
;                                                                                                                                                                                                                             ;                                ; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:seg1_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[27],        ;
;                                                                                                                                                                                                                             ;                                ; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:seg1_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[26],        ;
;                                                                                                                                                                                                                             ;                                ; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:seg1_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[25],        ;
;                                                                                                                                                                                                                             ;                                ; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:seg1_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[24],        ;
;                                                                                                                                                                                                                             ;                                ; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:seg1_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[23],        ;
;                                                                                                                                                                                                                             ;                                ; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:seg1_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[22],        ;
;                                                                                                                                                                                                                             ;                                ; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:seg1_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[21],        ;
;                                                                                                                                                                                                                             ;                                ; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:seg1_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[20],        ;
;                                                                                                                                                                                                                             ;                                ; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:seg1_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[19],        ;
;                                                                                                                                                                                                                             ;                                ; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:seg1_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[18],        ;
;                                                                                                                                                                                                                             ;                                ; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:seg1_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[17],        ;
;                                                                                                                                                                                                                             ;                                ; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:seg1_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[16],        ;
;                                                                                                                                                                                                                             ;                                ; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:seg1_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[15],        ;
;                                                                                                                                                                                                                             ;                                ; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:seg1_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[14],        ;
;                                                                                                                                                                                                                             ;                                ; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:seg1_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[13],        ;
;                                                                                                                                                                                                                             ;                                ; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:seg1_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[12],        ;
;                                                                                                                                                                                                                             ;                                ; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:seg1_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[11],        ;
;                                                                                                                                                                                                                             ;                                ; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:seg1_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[10],        ;
;                                                                                                                                                                                                                             ;                                ; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:seg1_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[9],         ;
;                                                                                                                                                                                                                             ;                                ; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:seg1_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[8],         ;
;                                                                                                                                                                                                                             ;                                ; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:seg1_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[7],         ;
;                                                                                                                                                                                                                             ;                                ; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:seg1_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[6],         ;
;                                                                                                                                                                                                                             ;                                ; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:seg1_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[5],         ;
;                                                                                                                                                                                                                             ;                                ; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:seg1_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[4],         ;
;                                                                                                                                                                                                                             ;                                ; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:seg1_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_byte_cnt_narrow_reg[7],      ;
;                                                                                                                                                                                                                             ;                                ; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:seg1_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_byte_cnt_narrow_reg[6],      ;
;                                                                                                                                                                                                                             ;                                ; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:seg1_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_byte_cnt_narrow_reg[5],      ;
;                                                                                                                                                                                                                             ;                                ; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:seg1_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_byte_cnt_narrow_reg[4],      ;
;                                                                                                                                                                                                                             ;                                ; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:seg1_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[7],             ;
;                                                                                                                                                                                                                             ;                                ; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:seg1_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[29],            ;
;                                                                                                                                                                                                                             ;                                ; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:seg1_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[28],            ;
;                                                                                                                                                                                                                             ;                                ; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:seg1_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[27],            ;
;                                                                                                                                                                                                                             ;                                ; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:seg1_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[26],            ;
;                                                                                                                                                                                                                             ;                                ; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:seg1_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[25],            ;
;                                                                                                                                                                                                                             ;                                ; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:seg1_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[24],            ;
;                                                                                                                                                                                                                             ;                                ; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:seg1_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[23],            ;
;                                                                                                                                                                                                                             ;                                ; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:seg1_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[22],            ;
;                                                                                                                                                                                                                             ;                                ; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:seg1_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[21],            ;
;                                                                                                                                                                                                                             ;                                ; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:seg1_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[20],            ;
;                                                                                                                                                                                                                             ;                                ; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:seg1_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[19],            ;
;                                                                                                                                                                                                                             ;                                ; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:seg1_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[18],            ;
;                                                                                                                                                                                                                             ;                                ; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:seg1_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[17],            ;
;                                                                                                                                                                                                                             ;                                ; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:seg1_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[16],            ;
;                                                                                                                                                                                                                             ;                                ; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:seg1_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[15],            ;
;                                                                                                                                                                                                                             ;                                ; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:seg1_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[14],            ;
;                                                                                                                                                                                                                             ;                                ; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:seg1_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[13],            ;
;                                                                                                                                                                                                                             ;                                ; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:seg1_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[12],            ;
;                                                                                                                                                                                                                             ;                                ; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:seg1_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[11],            ;
;                                                                                                                                                                                                                             ;                                ; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:seg1_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[10],            ;
;                                                                                                                                                                                                                             ;                                ; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:seg1_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[9],             ;
;                                                                                                                                                                                                                             ;                                ; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:seg1_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[8],             ;
;                                                                                                                                                                                                                             ;                                ; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:seg1_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[7],             ;
;                                                                                                                                                                                                                             ;                                ; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:seg1_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[6],             ;
;                                                                                                                                                                                                                             ;                                ; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:seg1_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[6],             ;
;                                                                                                                                                                                                                             ;                                ; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:seg1_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[5],             ;
;                                                                                                                                                                                                                             ;                                ; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:seg1_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[5],             ;
;                                                                                                                                                                                                                             ;                                ; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:seg1_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[4],             ;
;                                                                                                                                                                                                                             ;                                ; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:seg1_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[4]              ;
; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:seg6_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[29] ; Lost Fanouts                   ; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:seg6_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[28],        ;
;                                                                                                                                                                                                                             ;                                ; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:seg6_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[27],        ;
;                                                                                                                                                                                                                             ;                                ; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:seg6_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[26],        ;
;                                                                                                                                                                                                                             ;                                ; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:seg6_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[25],        ;
;                                                                                                                                                                                                                             ;                                ; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:seg6_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[24],        ;
;                                                                                                                                                                                                                             ;                                ; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:seg6_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[23],        ;
;                                                                                                                                                                                                                             ;                                ; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:seg6_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[22],        ;
;                                                                                                                                                                                                                             ;                                ; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:seg6_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[21],        ;
;                                                                                                                                                                                                                             ;                                ; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:seg6_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[20],        ;
;                                                                                                                                                                                                                             ;                                ; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:seg6_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[19],        ;
;                                                                                                                                                                                                                             ;                                ; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:seg6_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[18],        ;
;                                                                                                                                                                                                                             ;                                ; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:seg6_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[17],        ;
;                                                                                                                                                                                                                             ;                                ; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:seg6_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[16],        ;
;                                                                                                                                                                                                                             ;                                ; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:seg6_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[15],        ;
;                                                                                                                                                                                                                             ;                                ; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:seg6_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[14],        ;
;                                                                                                                                                                                                                             ;                                ; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:seg6_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[13],        ;
;                                                                                                                                                                                                                             ;                                ; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:seg6_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[12],        ;
;                                                                                                                                                                                                                             ;                                ; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:seg6_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[11],        ;
;                                                                                                                                                                                                                             ;                                ; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:seg6_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[10],        ;
;                                                                                                                                                                                                                             ;                                ; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:seg6_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[9],         ;
;                                                                                                                                                                                                                             ;                                ; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:seg6_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[8],         ;
;                                                                                                                                                                                                                             ;                                ; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:seg6_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[7],         ;
;                                                                                                                                                                                                                             ;                                ; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:seg6_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[6],         ;
;                                                                                                                                                                                                                             ;                                ; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:seg6_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[5],         ;
;                                                                                                                                                                                                                             ;                                ; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:seg6_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[4],         ;
;                                                                                                                                                                                                                             ;                                ; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:seg6_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_byte_cnt_narrow_reg[7],      ;
;                                                                                                                                                                                                                             ;                                ; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:seg6_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_byte_cnt_narrow_reg[6],      ;
;                                                                                                                                                                                                                             ;                                ; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:seg6_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_byte_cnt_narrow_reg[5],      ;
;                                                                                                                                                                                                                             ;                                ; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:seg6_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_byte_cnt_narrow_reg[4],      ;
;                                                                                                                                                                                                                             ;                                ; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:seg6_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[7],             ;
;                                                                                                                                                                                                                             ;                                ; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:seg6_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[29],            ;
;                                                                                                                                                                                                                             ;                                ; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:seg6_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[28],            ;
;                                                                                                                                                                                                                             ;                                ; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:seg6_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[27],            ;
;                                                                                                                                                                                                                             ;                                ; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:seg6_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[26],            ;
;                                                                                                                                                                                                                             ;                                ; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:seg6_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[25],            ;
;                                                                                                                                                                                                                             ;                                ; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:seg6_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[24],            ;
;                                                                                                                                                                                                                             ;                                ; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:seg6_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[23],            ;
;                                                                                                                                                                                                                             ;                                ; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:seg6_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[22],            ;
;                                                                                                                                                                                                                             ;                                ; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:seg6_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[21],            ;
;                                                                                                                                                                                                                             ;                                ; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:seg6_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[20],            ;
;                                                                                                                                                                                                                             ;                                ; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:seg6_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[19],            ;
;                                                                                                                                                                                                                             ;                                ; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:seg6_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[18],            ;
;                                                                                                                                                                                                                             ;                                ; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:seg6_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[17],            ;
;                                                                                                                                                                                                                             ;                                ; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:seg6_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[16],            ;
;                                                                                                                                                                                                                             ;                                ; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:seg6_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[15],            ;
;                                                                                                                                                                                                                             ;                                ; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:seg6_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[14],            ;
;                                                                                                                                                                                                                             ;                                ; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:seg6_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[13],            ;
;                                                                                                                                                                                                                             ;                                ; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:seg6_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[12],            ;
;                                                                                                                                                                                                                             ;                                ; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:seg6_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[11],            ;
;                                                                                                                                                                                                                             ;                                ; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:seg6_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[10],            ;
;                                                                                                                                                                                                                             ;                                ; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:seg6_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[9],             ;
;                                                                                                                                                                                                                             ;                                ; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:seg6_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[8],             ;
;                                                                                                                                                                                                                             ;                                ; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:seg6_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[7],             ;
;                                                                                                                                                                                                                             ;                                ; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:seg6_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[6],             ;
;                                                                                                                                                                                                                             ;                                ; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:seg6_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[6],             ;
;                                                                                                                                                                                                                             ;                                ; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:seg6_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[5],             ;
;                                                                                                                                                                                                                             ;                                ; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:seg6_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[5],             ;
;                                                                                                                                                                                                                             ;                                ; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:seg6_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[4],             ;
;                                                                                                                                                                                                                             ;                                ; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:seg6_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[4]              ;
; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:leds_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[29] ; Lost Fanouts                   ; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:leds_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[28],        ;
;                                                                                                                                                                                                                             ;                                ; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:leds_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[27],        ;
;                                                                                                                                                                                                                             ;                                ; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:leds_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[26],        ;
;                                                                                                                                                                                                                             ;                                ; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:leds_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[25],        ;
;                                                                                                                                                                                                                             ;                                ; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:leds_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[24],        ;
;                                                                                                                                                                                                                             ;                                ; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:leds_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[23],        ;
;                                                                                                                                                                                                                             ;                                ; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:leds_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[22],        ;
;                                                                                                                                                                                                                             ;                                ; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:leds_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[21],        ;
;                                                                                                                                                                                                                             ;                                ; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:leds_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[20],        ;
;                                                                                                                                                                                                                             ;                                ; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:leds_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[19],        ;
;                                                                                                                                                                                                                             ;                                ; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:leds_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[18],        ;
;                                                                                                                                                                                                                             ;                                ; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:leds_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[17],        ;
;                                                                                                                                                                                                                             ;                                ; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:leds_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[16],        ;
;                                                                                                                                                                                                                             ;                                ; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:leds_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[15],        ;
;                                                                                                                                                                                                                             ;                                ; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:leds_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[14],        ;
;                                                                                                                                                                                                                             ;                                ; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:leds_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[13],        ;
;                                                                                                                                                                                                                             ;                                ; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:leds_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[12],        ;
;                                                                                                                                                                                                                             ;                                ; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:leds_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[11],        ;
;                                                                                                                                                                                                                             ;                                ; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:leds_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[10],        ;
;                                                                                                                                                                                                                             ;                                ; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:leds_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[9],         ;
;                                                                                                                                                                                                                             ;                                ; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:leds_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[8],         ;
;                                                                                                                                                                                                                             ;                                ; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:leds_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[7],         ;
;                                                                                                                                                                                                                             ;                                ; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:leds_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[6],         ;
;                                                                                                                                                                                                                             ;                                ; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:leds_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[5],         ;
;                                                                                                                                                                                                                             ;                                ; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:leds_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[4],         ;
;                                                                                                                                                                                                                             ;                                ; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:leds_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_byte_cnt_narrow_reg[7],      ;
;                                                                                                                                                                                                                             ;                                ; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:leds_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_byte_cnt_narrow_reg[6],      ;
;                                                                                                                                                                                                                             ;                                ; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:leds_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_byte_cnt_narrow_reg[5],      ;
;                                                                                                                                                                                                                             ;                                ; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:leds_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_byte_cnt_narrow_reg[4],      ;
;                                                                                                                                                                                                                             ;                                ; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:leds_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[7],             ;
;                                                                                                                                                                                                                             ;                                ; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:leds_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[29],            ;
;                                                                                                                                                                                                                             ;                                ; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:leds_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[28],            ;
;                                                                                                                                                                                                                             ;                                ; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:leds_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[27],            ;
;                                                                                                                                                                                                                             ;                                ; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:leds_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[26],            ;
;                                                                                                                                                                                                                             ;                                ; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:leds_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[25],            ;
;                                                                                                                                                                                                                             ;                                ; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:leds_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[24],            ;
;                                                                                                                                                                                                                             ;                                ; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:leds_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[23],            ;
;                                                                                                                                                                                                                             ;                                ; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:leds_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[22],            ;
;                                                                                                                                                                                                                             ;                                ; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:leds_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[21],            ;
;                                                                                                                                                                                                                             ;                                ; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:leds_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[20],            ;
;                                                                                                                                                                                                                             ;                                ; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:leds_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[19],            ;
;                                                                                                                                                                                                                             ;                                ; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:leds_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[18],            ;
;                                                                                                                                                                                                                             ;                                ; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:leds_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[17],            ;
;                                                                                                                                                                                                                             ;                                ; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:leds_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[16],            ;
;                                                                                                                                                                                                                             ;                                ; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:leds_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[15],            ;
;                                                                                                                                                                                                                             ;                                ; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:leds_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[14],            ;
;                                                                                                                                                                                                                             ;                                ; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:leds_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[13],            ;
;                                                                                                                                                                                                                             ;                                ; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:leds_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[12],            ;
;                                                                                                                                                                                                                             ;                                ; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:leds_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[11],            ;
;                                                                                                                                                                                                                             ;                                ; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:leds_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[10],            ;
;                                                                                                                                                                                                                             ;                                ; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:leds_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[9],             ;
;                                                                                                                                                                                                                             ;                                ; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:leds_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[8],             ;
;                                                                                                                                                                                                                             ;                                ; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:leds_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[7],             ;
;                                                                                                                                                                                                                             ;                                ; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:leds_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[6],             ;
;                                                                                                                                                                                                                             ;                                ; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:leds_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[6],             ;
;                                                                                                                                                                                                                             ;                                ; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:leds_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[5],             ;
;                                                                                                                                                                                                                             ;                                ; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:leds_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[5],             ;
;                                                                                                                                                                                                                             ;                                ; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:leds_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[4],             ;
;                                                                                                                                                                                                                             ;                                ; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:leds_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[4]              ;
; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:seg2_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[29] ; Lost Fanouts                   ; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:seg2_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[28],        ;
;                                                                                                                                                                                                                             ;                                ; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:seg2_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[27],        ;
;                                                                                                                                                                                                                             ;                                ; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:seg2_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[26],        ;
;                                                                                                                                                                                                                             ;                                ; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:seg2_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[25],        ;
;                                                                                                                                                                                                                             ;                                ; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:seg2_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[24],        ;
;                                                                                                                                                                                                                             ;                                ; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:seg2_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[23],        ;
;                                                                                                                                                                                                                             ;                                ; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:seg2_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[22],        ;
;                                                                                                                                                                                                                             ;                                ; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:seg2_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[21],        ;
;                                                                                                                                                                                                                             ;                                ; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:seg2_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[20],        ;
;                                                                                                                                                                                                                             ;                                ; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:seg2_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[19],        ;
;                                                                                                                                                                                                                             ;                                ; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:seg2_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[18],        ;
;                                                                                                                                                                                                                             ;                                ; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:seg2_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[17],        ;
;                                                                                                                                                                                                                             ;                                ; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:seg2_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[16],        ;
;                                                                                                                                                                                                                             ;                                ; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:seg2_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[15],        ;
;                                                                                                                                                                                                                             ;                                ; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:seg2_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[14],        ;
;                                                                                                                                                                                                                             ;                                ; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:seg2_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[13],        ;
;                                                                                                                                                                                                                             ;                                ; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:seg2_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[12],        ;
;                                                                                                                                                                                                                             ;                                ; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:seg2_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[11],        ;
;                                                                                                                                                                                                                             ;                                ; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:seg2_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[10],        ;
;                                                                                                                                                                                                                             ;                                ; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:seg2_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[9],         ;
;                                                                                                                                                                                                                             ;                                ; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:seg2_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[8],         ;
;                                                                                                                                                                                                                             ;                                ; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:seg2_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[7],         ;
;                                                                                                                                                                                                                             ;                                ; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:seg2_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[6],         ;
;                                                                                                                                                                                                                             ;                                ; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:seg2_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[5],         ;
;                                                                                                                                                                                                                             ;                                ; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:seg2_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[4],         ;
;                                                                                                                                                                                                                             ;                                ; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:seg2_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_byte_cnt_narrow_reg[7],      ;
;                                                                                                                                                                                                                             ;                                ; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:seg2_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_byte_cnt_narrow_reg[6],      ;
;                                                                                                                                                                                                                             ;                                ; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:seg2_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_byte_cnt_narrow_reg[5],      ;
;                                                                                                                                                                                                                             ;                                ; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:seg2_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_byte_cnt_narrow_reg[4],      ;
;                                                                                                                                                                                                                             ;                                ; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:seg2_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[7],             ;
;                                                                                                                                                                                                                             ;                                ; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:seg2_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[29],            ;
;                                                                                                                                                                                                                             ;                                ; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:seg2_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[28],            ;
;                                                                                                                                                                                                                             ;                                ; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:seg2_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[27],            ;
;                                                                                                                                                                                                                             ;                                ; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:seg2_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[26],            ;
;                                                                                                                                                                                                                             ;                                ; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:seg2_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[25],            ;
;                                                                                                                                                                                                                             ;                                ; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:seg2_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[24],            ;
;                                                                                                                                                                                                                             ;                                ; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:seg2_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[23],            ;
;                                                                                                                                                                                                                             ;                                ; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:seg2_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[22],            ;
;                                                                                                                                                                                                                             ;                                ; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:seg2_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[21],            ;
;                                                                                                                                                                                                                             ;                                ; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:seg2_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[20],            ;
;                                                                                                                                                                                                                             ;                                ; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:seg2_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[19],            ;
;                                                                                                                                                                                                                             ;                                ; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:seg2_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[18],            ;
;                                                                                                                                                                                                                             ;                                ; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:seg2_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[17],            ;
;                                                                                                                                                                                                                             ;                                ; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:seg2_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[16],            ;
;                                                                                                                                                                                                                             ;                                ; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:seg2_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[15],            ;
;                                                                                                                                                                                                                             ;                                ; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:seg2_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[14],            ;
;                                                                                                                                                                                                                             ;                                ; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:seg2_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[13],            ;
;                                                                                                                                                                                                                             ;                                ; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:seg2_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[12],            ;
;                                                                                                                                                                                                                             ;                                ; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:seg2_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[11],            ;
;                                                                                                                                                                                                                             ;                                ; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:seg2_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[10],            ;
;                                                                                                                                                                                                                             ;                                ; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:seg2_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[9],             ;
;                                                                                                                                                                                                                             ;                                ; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:seg2_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[8],             ;
;                                                                                                                                                                                                                             ;                                ; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:seg2_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[7],             ;
;                                                                                                                                                                                                                             ;                                ; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:seg2_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[6],             ;
;                                                                                                                                                                                                                             ;                                ; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:seg2_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[6],             ;
;                                                                                                                                                                                                                             ;                                ; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:seg2_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[5],             ;
;                                                                                                                                                                                                                             ;                                ; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:seg2_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[5],             ;
;                                                                                                                                                                                                                             ;                                ; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:seg2_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[4],             ;
;                                                                                                                                                                                                                             ;                                ; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:seg2_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[4]              ;
; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:seg3_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[29] ; Lost Fanouts                   ; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:seg3_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[28],        ;
;                                                                                                                                                                                                                             ;                                ; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:seg3_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[27],        ;
;                                                                                                                                                                                                                             ;                                ; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:seg3_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[26],        ;
;                                                                                                                                                                                                                             ;                                ; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:seg3_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[25],        ;
;                                                                                                                                                                                                                             ;                                ; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:seg3_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[24],        ;
;                                                                                                                                                                                                                             ;                                ; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:seg3_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[23],        ;
;                                                                                                                                                                                                                             ;                                ; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:seg3_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[22],        ;
;                                                                                                                                                                                                                             ;                                ; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:seg3_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[21],        ;
;                                                                                                                                                                                                                             ;                                ; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:seg3_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[20],        ;
;                                                                                                                                                                                                                             ;                                ; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:seg3_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[19],        ;
;                                                                                                                                                                                                                             ;                                ; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:seg3_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[18],        ;
;                                                                                                                                                                                                                             ;                                ; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:seg3_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[17],        ;
;                                                                                                                                                                                                                             ;                                ; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:seg3_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[16],        ;
;                                                                                                                                                                                                                             ;                                ; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:seg3_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[15],        ;
;                                                                                                                                                                                                                             ;                                ; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:seg3_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[14],        ;
;                                                                                                                                                                                                                             ;                                ; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:seg3_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[13],        ;
;                                                                                                                                                                                                                             ;                                ; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:seg3_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[12],        ;
;                                                                                                                                                                                                                             ;                                ; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:seg3_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[11],        ;
;                                                                                                                                                                                                                             ;                                ; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:seg3_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[10],        ;
;                                                                                                                                                                                                                             ;                                ; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:seg3_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[9],         ;
;                                                                                                                                                                                                                             ;                                ; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:seg3_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[8],         ;
;                                                                                                                                                                                                                             ;                                ; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:seg3_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[7],         ;
;                                                                                                                                                                                                                             ;                                ; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:seg3_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[6],         ;
;                                                                                                                                                                                                                             ;                                ; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:seg3_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[5],         ;
;                                                                                                                                                                                                                             ;                                ; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:seg3_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[4],         ;
;                                                                                                                                                                                                                             ;                                ; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:seg3_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_byte_cnt_narrow_reg[7],      ;
;                                                                                                                                                                                                                             ;                                ; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:seg3_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_byte_cnt_narrow_reg[6],      ;
;                                                                                                                                                                                                                             ;                                ; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:seg3_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_byte_cnt_narrow_reg[5],      ;
;                                                                                                                                                                                                                             ;                                ; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:seg3_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_byte_cnt_narrow_reg[4],      ;
;                                                                                                                                                                                                                             ;                                ; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:seg3_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[7],             ;
;                                                                                                                                                                                                                             ;                                ; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:seg3_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[29],            ;
;                                                                                                                                                                                                                             ;                                ; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:seg3_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[28],            ;
;                                                                                                                                                                                                                             ;                                ; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:seg3_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[27],            ;
;                                                                                                                                                                                                                             ;                                ; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:seg3_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[26],            ;
;                                                                                                                                                                                                                             ;                                ; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:seg3_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[25],            ;
;                                                                                                                                                                                                                             ;                                ; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:seg3_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[24],            ;
;                                                                                                                                                                                                                             ;                                ; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:seg3_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[23],            ;
;                                                                                                                                                                                                                             ;                                ; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:seg3_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[22],            ;
;                                                                                                                                                                                                                             ;                                ; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:seg3_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[21],            ;
;                                                                                                                                                                                                                             ;                                ; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:seg3_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[20],            ;
;                                                                                                                                                                                                                             ;                                ; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:seg3_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[19],            ;
;                                                                                                                                                                                                                             ;                                ; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:seg3_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[18],            ;
;                                                                                                                                                                                                                             ;                                ; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:seg3_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[17],            ;
;                                                                                                                                                                                                                             ;                                ; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:seg3_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[16],            ;
;                                                                                                                                                                                                                             ;                                ; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:seg3_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[15],            ;
;                                                                                                                                                                                                                             ;                                ; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:seg3_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[14],            ;
;                                                                                                                                                                                                                             ;                                ; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:seg3_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[13],            ;
;                                                                                                                                                                                                                             ;                                ; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:seg3_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[12],            ;
;                                                                                                                                                                                                                             ;                                ; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:seg3_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[11],            ;
;                                                                                                                                                                                                                             ;                                ; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:seg3_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[10],            ;
;                                                                                                                                                                                                                             ;                                ; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:seg3_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[9],             ;
;                                                                                                                                                                                                                             ;                                ; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:seg3_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[8],             ;
;                                                                                                                                                                                                                             ;                                ; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:seg3_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[7],             ;
;                                                                                                                                                                                                                             ;                                ; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:seg3_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[6],             ;
;                                                                                                                                                                                                                             ;                                ; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:seg3_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[6],             ;
;                                                                                                                                                                                                                             ;                                ; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:seg3_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[5],             ;
;                                                                                                                                                                                                                             ;                                ; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:seg3_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[5],             ;
;                                                                                                                                                                                                                             ;                                ; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:seg3_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[4],             ;
;                                                                                                                                                                                                                             ;                                ; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:seg3_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[4]              ;
; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:seg4_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[29] ; Lost Fanouts                   ; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:seg4_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[28],        ;
;                                                                                                                                                                                                                             ;                                ; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:seg4_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[27],        ;
;                                                                                                                                                                                                                             ;                                ; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:seg4_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[26],        ;
;                                                                                                                                                                                                                             ;                                ; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:seg4_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[25],        ;
;                                                                                                                                                                                                                             ;                                ; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:seg4_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[24],        ;
;                                                                                                                                                                                                                             ;                                ; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:seg4_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[23],        ;
;                                                                                                                                                                                                                             ;                                ; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:seg4_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[22],        ;
;                                                                                                                                                                                                                             ;                                ; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:seg4_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[21],        ;
;                                                                                                                                                                                                                             ;                                ; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:seg4_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[20],        ;
;                                                                                                                                                                                                                             ;                                ; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:seg4_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[19],        ;
;                                                                                                                                                                                                                             ;                                ; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:seg4_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[18],        ;
;                                                                                                                                                                                                                             ;                                ; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:seg4_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[17],        ;
;                                                                                                                                                                                                                             ;                                ; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:seg4_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[16],        ;
;                                                                                                                                                                                                                             ;                                ; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:seg4_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[15],        ;
;                                                                                                                                                                                                                             ;                                ; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:seg4_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[14],        ;
;                                                                                                                                                                                                                             ;                                ; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:seg4_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[13],        ;
;                                                                                                                                                                                                                             ;                                ; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:seg4_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[12],        ;
;                                                                                                                                                                                                                             ;                                ; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:seg4_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[11],        ;
;                                                                                                                                                                                                                             ;                                ; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:seg4_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[10],        ;
;                                                                                                                                                                                                                             ;                                ; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:seg4_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[9],         ;
;                                                                                                                                                                                                                             ;                                ; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:seg4_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[8],         ;
;                                                                                                                                                                                                                             ;                                ; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:seg4_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[7],         ;
;                                                                                                                                                                                                                             ;                                ; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:seg4_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[6],         ;
;                                                                                                                                                                                                                             ;                                ; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:seg4_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[5],         ;
;                                                                                                                                                                                                                             ;                                ; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:seg4_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[4],         ;
;                                                                                                                                                                                                                             ;                                ; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:seg4_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_byte_cnt_narrow_reg[7],      ;
;                                                                                                                                                                                                                             ;                                ; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:seg4_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_byte_cnt_narrow_reg[6],      ;
;                                                                                                                                                                                                                             ;                                ; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:seg4_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_byte_cnt_narrow_reg[5],      ;
;                                                                                                                                                                                                                             ;                                ; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:seg4_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_byte_cnt_narrow_reg[4],      ;
;                                                                                                                                                                                                                             ;                                ; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:seg4_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[7],             ;
;                                                                                                                                                                                                                             ;                                ; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:seg4_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[29],            ;
;                                                                                                                                                                                                                             ;                                ; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:seg4_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[28],            ;
;                                                                                                                                                                                                                             ;                                ; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:seg4_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[27],            ;
;                                                                                                                                                                                                                             ;                                ; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:seg4_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[26],            ;
;                                                                                                                                                                                                                             ;                                ; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:seg4_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[25],            ;
;                                                                                                                                                                                                                             ;                                ; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:seg4_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[24],            ;
;                                                                                                                                                                                                                             ;                                ; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:seg4_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[23],            ;
;                                                                                                                                                                                                                             ;                                ; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:seg4_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[22],            ;
;                                                                                                                                                                                                                             ;                                ; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:seg4_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[21],            ;
;                                                                                                                                                                                                                             ;                                ; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:seg4_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[20],            ;
;                                                                                                                                                                                                                             ;                                ; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:seg4_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[19],            ;
;                                                                                                                                                                                                                             ;                                ; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:seg4_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[18],            ;
;                                                                                                                                                                                                                             ;                                ; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:seg4_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[17],            ;
;                                                                                                                                                                                                                             ;                                ; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:seg4_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[16],            ;
;                                                                                                                                                                                                                             ;                                ; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:seg4_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[15],            ;
;                                                                                                                                                                                                                             ;                                ; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:seg4_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[14],            ;
;                                                                                                                                                                                                                             ;                                ; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:seg4_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[13],            ;
;                                                                                                                                                                                                                             ;                                ; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:seg4_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[12],            ;
;                                                                                                                                                                                                                             ;                                ; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:seg4_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[11],            ;
;                                                                                                                                                                                                                             ;                                ; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:seg4_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[10],            ;
;                                                                                                                                                                                                                             ;                                ; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:seg4_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[9],             ;
;                                                                                                                                                                                                                             ;                                ; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:seg4_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[8],             ;
;                                                                                                                                                                                                                             ;                                ; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:seg4_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[7],             ;
;                                                                                                                                                                                                                             ;                                ; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:seg4_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[6],             ;
;                                                                                                                                                                                                                             ;                                ; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:seg4_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[6],             ;
;                                                                                                                                                                                                                             ;                                ; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:seg4_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[5],             ;
;                                                                                                                                                                                                                             ;                                ; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:seg4_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[5],             ;
;                                                                                                                                                                                                                             ;                                ; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:seg4_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[4],             ;
;                                                                                                                                                                                                                             ;                                ; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:seg4_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[4]              ;
; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:seg5_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[29] ; Lost Fanouts                   ; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:seg5_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[28],        ;
;                                                                                                                                                                                                                             ;                                ; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:seg5_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[27],        ;
;                                                                                                                                                                                                                             ;                                ; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:seg5_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[26],        ;
;                                                                                                                                                                                                                             ;                                ; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:seg5_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[25],        ;
;                                                                                                                                                                                                                             ;                                ; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:seg5_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[24],        ;
;                                                                                                                                                                                                                             ;                                ; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:seg5_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[23],        ;
;                                                                                                                                                                                                                             ;                                ; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:seg5_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[22],        ;
;                                                                                                                                                                                                                             ;                                ; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:seg5_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[21],        ;
;                                                                                                                                                                                                                             ;                                ; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:seg5_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[20],        ;
;                                                                                                                                                                                                                             ;                                ; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:seg5_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[19],        ;
;                                                                                                                                                                                                                             ;                                ; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:seg5_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[18],        ;
;                                                                                                                                                                                                                             ;                                ; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:seg5_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[17],        ;
;                                                                                                                                                                                                                             ;                                ; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:seg5_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[16],        ;
;                                                                                                                                                                                                                             ;                                ; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:seg5_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[15],        ;
;                                                                                                                                                                                                                             ;                                ; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:seg5_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[14],        ;
;                                                                                                                                                                                                                             ;                                ; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:seg5_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[13],        ;
;                                                                                                                                                                                                                             ;                                ; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:seg5_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[12],        ;
;                                                                                                                                                                                                                             ;                                ; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:seg5_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[11],        ;
;                                                                                                                                                                                                                             ;                                ; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:seg5_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[10],        ;
;                                                                                                                                                                                                                             ;                                ; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:seg5_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[9],         ;
;                                                                                                                                                                                                                             ;                                ; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:seg5_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[8],         ;
;                                                                                                                                                                                                                             ;                                ; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:seg5_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[7],         ;
;                                                                                                                                                                                                                             ;                                ; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:seg5_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[6],         ;
;                                                                                                                                                                                                                             ;                                ; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:seg5_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[5],         ;
;                                                                                                                                                                                                                             ;                                ; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:seg5_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[4],         ;
;                                                                                                                                                                                                                             ;                                ; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:seg5_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_byte_cnt_narrow_reg[7],      ;
;                                                                                                                                                                                                                             ;                                ; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:seg5_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_byte_cnt_narrow_reg[6],      ;
;                                                                                                                                                                                                                             ;                                ; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:seg5_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_byte_cnt_narrow_reg[5],      ;
;                                                                                                                                                                                                                             ;                                ; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:seg5_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_byte_cnt_narrow_reg[4],      ;
;                                                                                                                                                                                                                             ;                                ; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:seg5_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[7],             ;
;                                                                                                                                                                                                                             ;                                ; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:seg5_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[29],            ;
;                                                                                                                                                                                                                             ;                                ; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:seg5_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[28],            ;
;                                                                                                                                                                                                                             ;                                ; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:seg5_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[27],            ;
;                                                                                                                                                                                                                             ;                                ; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:seg5_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[26],            ;
;                                                                                                                                                                                                                             ;                                ; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:seg5_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[25],            ;
;                                                                                                                                                                                                                             ;                                ; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:seg5_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[24],            ;
;                                                                                                                                                                                                                             ;                                ; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:seg5_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[23],            ;
;                                                                                                                                                                                                                             ;                                ; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:seg5_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[22],            ;
;                                                                                                                                                                                                                             ;                                ; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:seg5_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[21],            ;
;                                                                                                                                                                                                                             ;                                ; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:seg5_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[20],            ;
;                                                                                                                                                                                                                             ;                                ; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:seg5_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[19],            ;
;                                                                                                                                                                                                                             ;                                ; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:seg5_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[18],            ;
;                                                                                                                                                                                                                             ;                                ; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:seg5_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[17],            ;
;                                                                                                                                                                                                                             ;                                ; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:seg5_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[16],            ;
;                                                                                                                                                                                                                             ;                                ; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:seg5_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[15],            ;
;                                                                                                                                                                                                                             ;                                ; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:seg5_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[14],            ;
;                                                                                                                                                                                                                             ;                                ; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:seg5_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[13],            ;
;                                                                                                                                                                                                                             ;                                ; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:seg5_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[12],            ;
;                                                                                                                                                                                                                             ;                                ; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:seg5_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[11],            ;
;                                                                                                                                                                                                                             ;                                ; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:seg5_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[10],            ;
;                                                                                                                                                                                                                             ;                                ; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:seg5_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[9],             ;
;                                                                                                                                                                                                                             ;                                ; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:seg5_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[8],             ;
;                                                                                                                                                                                                                             ;                                ; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:seg5_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[7],             ;
;                                                                                                                                                                                                                             ;                                ; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:seg5_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[6],             ;
;                                                                                                                                                                                                                             ;                                ; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:seg5_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[6],             ;
;                                                                                                                                                                                                                             ;                                ; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:seg5_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[5],             ;
;                                                                                                                                                                                                                             ;                                ; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:seg5_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[5],             ;
;                                                                                                                                                                                                                             ;                                ; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:seg5_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[4],             ;
;                                                                                                                                                                                                                             ;                                ; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:seg5_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[4]              ;
; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sw_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[29]   ; Lost Fanouts                   ; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sw_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[28],          ;
;                                                                                                                                                                                                                             ;                                ; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sw_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[27],          ;
;                                                                                                                                                                                                                             ;                                ; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sw_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[26],          ;
;                                                                                                                                                                                                                             ;                                ; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sw_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[25],          ;
;                                                                                                                                                                                                                             ;                                ; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sw_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[24],          ;
;                                                                                                                                                                                                                             ;                                ; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sw_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[23],          ;
;                                                                                                                                                                                                                             ;                                ; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sw_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[22],          ;
;                                                                                                                                                                                                                             ;                                ; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sw_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[21],          ;
;                                                                                                                                                                                                                             ;                                ; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sw_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[20],          ;
;                                                                                                                                                                                                                             ;                                ; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sw_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[19],          ;
;                                                                                                                                                                                                                             ;                                ; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sw_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[18],          ;
;                                                                                                                                                                                                                             ;                                ; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sw_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[17],          ;
;                                                                                                                                                                                                                             ;                                ; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sw_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[16],          ;
;                                                                                                                                                                                                                             ;                                ; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sw_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[15],          ;
;                                                                                                                                                                                                                             ;                                ; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sw_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[14],          ;
;                                                                                                                                                                                                                             ;                                ; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sw_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[13],          ;
;                                                                                                                                                                                                                             ;                                ; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sw_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[12],          ;
;                                                                                                                                                                                                                             ;                                ; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sw_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[11],          ;
;                                                                                                                                                                                                                             ;                                ; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sw_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[10],          ;
;                                                                                                                                                                                                                             ;                                ; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sw_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[9],           ;
;                                                                                                                                                                                                                             ;                                ; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sw_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[8],           ;
;                                                                                                                                                                                                                             ;                                ; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sw_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[7],           ;
;                                                                                                                                                                                                                             ;                                ; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sw_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[6],           ;
;                                                                                                                                                                                                                             ;                                ; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sw_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[5],           ;
;                                                                                                                                                                                                                             ;                                ; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sw_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[4],           ;
;                                                                                                                                                                                                                             ;                                ; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sw_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_byte_cnt_narrow_reg[7],        ;
;                                                                                                                                                                                                                             ;                                ; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sw_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_byte_cnt_narrow_reg[6],        ;
;                                                                                                                                                                                                                             ;                                ; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sw_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_byte_cnt_narrow_reg[5],        ;
;                                                                                                                                                                                                                             ;                                ; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sw_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_byte_cnt_narrow_reg[4],        ;
;                                                                                                                                                                                                                             ;                                ; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sw_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[7],               ;
;                                                                                                                                                                                                                             ;                                ; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sw_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[29],              ;
;                                                                                                                                                                                                                             ;                                ; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sw_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[28],              ;
;                                                                                                                                                                                                                             ;                                ; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sw_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[27],              ;
;                                                                                                                                                                                                                             ;                                ; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sw_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[26],              ;
;                                                                                                                                                                                                                             ;                                ; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sw_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[25],              ;
;                                                                                                                                                                                                                             ;                                ; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sw_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[24],              ;
;                                                                                                                                                                                                                             ;                                ; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sw_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[23],              ;
;                                                                                                                                                                                                                             ;                                ; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sw_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[22],              ;
;                                                                                                                                                                                                                             ;                                ; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sw_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[21],              ;
;                                                                                                                                                                                                                             ;                                ; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sw_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[20],              ;
;                                                                                                                                                                                                                             ;                                ; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sw_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[19],              ;
;                                                                                                                                                                                                                             ;                                ; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sw_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[18],              ;
;                                                                                                                                                                                                                             ;                                ; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sw_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[17],              ;
;                                                                                                                                                                                                                             ;                                ; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sw_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[16],              ;
;                                                                                                                                                                                                                             ;                                ; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sw_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[15],              ;
;                                                                                                                                                                                                                             ;                                ; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sw_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[14],              ;
;                                                                                                                                                                                                                             ;                                ; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sw_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[13],              ;
;                                                                                                                                                                                                                             ;                                ; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sw_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[12],              ;
;                                                                                                                                                                                                                             ;                                ; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sw_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[11],              ;
;                                                                                                                                                                                                                             ;                                ; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sw_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[10],              ;
;                                                                                                                                                                                                                             ;                                ; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sw_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[9],               ;
;                                                                                                                                                                                                                             ;                                ; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sw_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[8],               ;
;                                                                                                                                                                                                                             ;                                ; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sw_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[7],               ;
;                                                                                                                                                                                                                             ;                                ; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sw_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[6],               ;
;                                                                                                                                                                                                                             ;                                ; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sw_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[6],               ;
;                                                                                                                                                                                                                             ;                                ; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sw_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[5],               ;
;                                                                                                                                                                                                                             ;                                ; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sw_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[5],               ;
;                                                                                                                                                                                                                             ;                                ; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sw_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[4],               ;
;                                                                                                                                                                                                                             ;                                ; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sw_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[4]                ;
; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:keys_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[29] ; Lost Fanouts                   ; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:keys_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[28],        ;
;                                                                                                                                                                                                                             ;                                ; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:keys_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[27],        ;
;                                                                                                                                                                                                                             ;                                ; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:keys_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[26],        ;
;                                                                                                                                                                                                                             ;                                ; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:keys_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[25],        ;
;                                                                                                                                                                                                                             ;                                ; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:keys_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[24],        ;
;                                                                                                                                                                                                                             ;                                ; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:keys_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[23],        ;
;                                                                                                                                                                                                                             ;                                ; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:keys_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[22],        ;
;                                                                                                                                                                                                                             ;                                ; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:keys_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[21],        ;
;                                                                                                                                                                                                                             ;                                ; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:keys_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[20],        ;
;                                                                                                                                                                                                                             ;                                ; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:keys_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[19],        ;
;                                                                                                                                                                                                                             ;                                ; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:keys_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[18],        ;
;                                                                                                                                                                                                                             ;                                ; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:keys_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[17],        ;
;                                                                                                                                                                                                                             ;                                ; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:keys_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[16],        ;
;                                                                                                                                                                                                                             ;                                ; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:keys_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[15],        ;
;                                                                                                                                                                                                                             ;                                ; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:keys_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[14],        ;
;                                                                                                                                                                                                                             ;                                ; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:keys_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[13],        ;
;                                                                                                                                                                                                                             ;                                ; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:keys_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[12],        ;
;                                                                                                                                                                                                                             ;                                ; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:keys_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[11],        ;
;                                                                                                                                                                                                                             ;                                ; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:keys_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[10],        ;
;                                                                                                                                                                                                                             ;                                ; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:keys_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[9],         ;
;                                                                                                                                                                                                                             ;                                ; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:keys_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[8],         ;
;                                                                                                                                                                                                                             ;                                ; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:keys_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[7],         ;
;                                                                                                                                                                                                                             ;                                ; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:keys_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[6],         ;
;                                                                                                                                                                                                                             ;                                ; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:keys_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[5],         ;
;                                                                                                                                                                                                                             ;                                ; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:keys_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[4],         ;
;                                                                                                                                                                                                                             ;                                ; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:keys_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_byte_cnt_narrow_reg[7],      ;
;                                                                                                                                                                                                                             ;                                ; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:keys_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_byte_cnt_narrow_reg[6],      ;
;                                                                                                                                                                                                                             ;                                ; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:keys_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_byte_cnt_narrow_reg[5],      ;
;                                                                                                                                                                                                                             ;                                ; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:keys_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_byte_cnt_narrow_reg[4],      ;
;                                                                                                                                                                                                                             ;                                ; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:keys_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[29],            ;
;                                                                                                                                                                                                                             ;                                ; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:keys_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[28],            ;
;                                                                                                                                                                                                                             ;                                ; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:keys_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[27],            ;
;                                                                                                                                                                                                                             ;                                ; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:keys_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[26],            ;
;                                                                                                                                                                                                                             ;                                ; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:keys_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[25],            ;
;                                                                                                                                                                                                                             ;                                ; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:keys_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[24],            ;
;                                                                                                                                                                                                                             ;                                ; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:keys_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[23],            ;
;                                                                                                                                                                                                                             ;                                ; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:keys_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[22],            ;
;                                                                                                                                                                                                                             ;                                ; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:keys_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[21],            ;
;                                                                                                                                                                                                                             ;                                ; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:keys_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[20],            ;
;                                                                                                                                                                                                                             ;                                ; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:keys_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[19],            ;
;                                                                                                                                                                                                                             ;                                ; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:keys_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[18],            ;
;                                                                                                                                                                                                                             ;                                ; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:keys_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[17],            ;
;                                                                                                                                                                                                                             ;                                ; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:keys_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[16],            ;
;                                                                                                                                                                                                                             ;                                ; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:keys_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[15],            ;
;                                                                                                                                                                                                                             ;                                ; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:keys_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[14],            ;
;                                                                                                                                                                                                                             ;                                ; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:keys_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[13],            ;
;                                                                                                                                                                                                                             ;                                ; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:keys_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[12],            ;
;                                                                                                                                                                                                                             ;                                ; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:keys_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[11],            ;
;                                                                                                                                                                                                                             ;                                ; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:keys_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[10],            ;
;                                                                                                                                                                                                                             ;                                ; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:keys_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[9],             ;
;                                                                                                                                                                                                                             ;                                ; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:keys_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[8],             ;
;                                                                                                                                                                                                                             ;                                ; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:keys_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[7],             ;
;                                                                                                                                                                                                                             ;                                ; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:keys_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[6],             ;
;                                                                                                                                                                                                                             ;                                ; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:keys_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[5],             ;
;                                                                                                                                                                                                                             ;                                ; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:keys_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[4]              ;
; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_to_hps_0_h2f_axi_master_rd_rsp_width_adapter|p0_use_reg                                                               ; Stuck at GND                   ; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_to_hps_0_h2f_axi_master_rd_rsp_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[5],  ;
;                                                                                                                                                                                                                             ; due to stuck port data_in      ; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_to_hps_0_h2f_axi_master_rd_rsp_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[4],  ;
;                                                                                                                                                                                                                             ;                                ; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_to_hps_0_h2f_axi_master_rd_rsp_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[3],  ;
;                                                                                                                                                                                                                             ;                                ; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_to_hps_0_h2f_axi_master_rd_rsp_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2],  ;
;                                                                                                                                                                                                                             ;                                ; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|out_payload[17],                                                                                                   ;
;                                                                                                                                                                                                                             ;                                ; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|out_payload[16],                                                                                                   ;
;                                                                                                                                                                                                                             ;                                ; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_to_hps_0_h2f_axi_master_rd_rsp_width_adapter|p0_reg_endofpacket,                                                              ;
;                                                                                                                                                                                                                             ;                                ; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_to_hps_0_h2f_axi_master_rd_rsp_width_adapter|p0_reg_data_field[15],                                                           ;
;                                                                                                                                                                                                                             ;                                ; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_to_hps_0_h2f_axi_master_rd_rsp_width_adapter|p0_reg_data_field[14],                                                           ;
;                                                                                                                                                                                                                             ;                                ; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_to_hps_0_h2f_axi_master_rd_rsp_width_adapter|p0_reg_data_field[13],                                                           ;
;                                                                                                                                                                                                                             ;                                ; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_to_hps_0_h2f_axi_master_rd_rsp_width_adapter|p0_reg_data_field[12],                                                           ;
;                                                                                                                                                                                                                             ;                                ; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_to_hps_0_h2f_axi_master_rd_rsp_width_adapter|p0_reg_data_field[11],                                                           ;
;                                                                                                                                                                                                                             ;                                ; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_to_hps_0_h2f_axi_master_rd_rsp_width_adapter|p0_reg_data_field[10],                                                           ;
;                                                                                                                                                                                                                             ;                                ; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_to_hps_0_h2f_axi_master_rd_rsp_width_adapter|p0_reg_data_field[9],                                                            ;
;                                                                                                                                                                                                                             ;                                ; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_to_hps_0_h2f_axi_master_rd_rsp_width_adapter|p0_reg_data_field[8],                                                            ;
;                                                                                                                                                                                                                             ;                                ; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_to_hps_0_h2f_axi_master_rd_rsp_width_adapter|p0_reg_data_field[7],                                                            ;
;                                                                                                                                                                                                                             ;                                ; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_to_hps_0_h2f_axi_master_rd_rsp_width_adapter|p0_reg_data_field[6],                                                            ;
;                                                                                                                                                                                                                             ;                                ; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_to_hps_0_h2f_axi_master_rd_rsp_width_adapter|p0_reg_data_field[5],                                                            ;
;                                                                                                                                                                                                                             ;                                ; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_to_hps_0_h2f_axi_master_rd_rsp_width_adapter|p0_reg_data_field[4],                                                            ;
;                                                                                                                                                                                                                             ;                                ; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_to_hps_0_h2f_axi_master_rd_rsp_width_adapter|p0_reg_data_field[3],                                                            ;
;                                                                                                                                                                                                                             ;                                ; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_to_hps_0_h2f_axi_master_rd_rsp_width_adapter|p0_reg_data_field[2],                                                            ;
;                                                                                                                                                                                                                             ;                                ; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_to_hps_0_h2f_axi_master_rd_rsp_width_adapter|p0_reg_data_field[1],                                                            ;
;                                                                                                                                                                                                                             ;                                ; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_to_hps_0_h2f_axi_master_rd_rsp_width_adapter|p0_reg_data_field[0],                                                            ;
;                                                                                                                                                                                                                             ;                                ; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_to_hps_0_h2f_axi_master_rd_rsp_width_adapter|p0_reg_address_field[1],                                                         ;
;                                                                                                                                                                                                                             ;                                ; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_to_hps_0_h2f_axi_master_rd_rsp_width_adapter|p0_reg_byte_cnt_field[7],                                                        ;
;                                                                                                                                                                                                                             ;                                ; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_to_hps_0_h2f_axi_master_rd_rsp_width_adapter|p0_reg_byte_cnt_field[4],                                                        ;
;                                                                                                                                                                                                                             ;                                ; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_to_hps_0_h2f_axi_master_rd_rsp_width_adapter|p0_reg_byte_cnt_field[3],                                                        ;
;                                                                                                                                                                                                                             ;                                ; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_to_hps_0_h2f_axi_master_rd_rsp_width_adapter|p0_reg_byte_cnt_field[2],                                                        ;
;                                                                                                                                                                                                                             ;                                ; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_to_hps_0_h2f_axi_master_rd_rsp_width_adapter|p0_reg_byte_cnt_field[1],                                                        ;
;                                                                                                                                                                                                                             ;                                ; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_to_hps_0_h2f_axi_master_rd_rsp_width_adapter|p0_reg_byte_cnt_field[0],                                                        ;
;                                                                                                                                                                                                                             ;                                ; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_to_hps_0_h2f_axi_master_rd_rsp_width_adapter|p0_reg_last_field[80],                                                           ;
;                                                                                                                                                                                                                             ;                                ; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_to_hps_0_h2f_axi_master_rd_rsp_width_adapter|p0_reg_last_field[79],                                                           ;
;                                                                                                                                                                                                                             ;                                ; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_to_hps_0_h2f_axi_master_rd_rsp_width_adapter|p0_reg_last_field[78],                                                           ;
;                                                                                                                                                                                                                             ;                                ; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_to_hps_0_h2f_axi_master_rd_rsp_width_adapter|p0_reg_last_field[77],                                                           ;
;                                                                                                                                                                                                                             ;                                ; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_to_hps_0_h2f_axi_master_rd_rsp_width_adapter|p0_reg_last_field[76],                                                           ;
;                                                                                                                                                                                                                             ;                                ; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_to_hps_0_h2f_axi_master_rd_rsp_width_adapter|p0_reg_last_field[75],                                                           ;
;                                                                                                                                                                                                                             ;                                ; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_to_hps_0_h2f_axi_master_rd_rsp_width_adapter|p0_reg_last_field[74],                                                           ;
;                                                                                                                                                                                                                             ;                                ; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_to_hps_0_h2f_axi_master_rd_rsp_width_adapter|p0_reg_last_field[73],                                                           ;
;                                                                                                                                                                                                                             ;                                ; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_to_hps_0_h2f_axi_master_rd_rsp_width_adapter|p0_reg_last_field[72],                                                           ;
;                                                                                                                                                                                                                             ;                                ; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_to_hps_0_h2f_axi_master_rd_rsp_width_adapter|p0_reg_last_field[71],                                                           ;
;                                                                                                                                                                                                                             ;                                ; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_to_hps_0_h2f_axi_master_rd_rsp_width_adapter|p0_reg_last_field[70],                                                           ;
;                                                                                                                                                                                                                             ;                                ; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_to_hps_0_h2f_axi_master_rd_rsp_width_adapter|p0_reg_last_field[69],                                                           ;
;                                                                                                                                                                                                                             ;                                ; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_to_hps_0_h2f_axi_master_rd_rsp_width_adapter|p0_reg_ori_burst_size[2],                                                        ;
;                                                                                                                                                                                                                             ;                                ; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_to_hps_0_h2f_axi_master_rd_rsp_width_adapter|p0_reg_ori_burst_size[1],                                                        ;
;                                                                                                                                                                                                                             ;                                ; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_to_hps_0_h2f_axi_master_rd_rsp_width_adapter|p0_reg_ori_burst_size[0],                                                        ;
;                                                                                                                                                                                                                             ;                                ; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_to_hps_0_h2f_axi_master_rd_rsp_width_adapter|p0_reg_response_status_field[1],                                                 ;
;                                                                                                                                                                                                                             ;                                ; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_to_hps_0_h2f_axi_master_rd_rsp_width_adapter|p0_reg_response_status_field[0],                                                 ;
;                                                                                                                                                                                                                             ;                                ; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][79],                                                                                                          ;
;                                                                                                                                                                                                                             ;                                ; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][79],                                                                                                          ;
;                                                                                                                                                                                                                             ;                                ; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][79],                                                                                                          ;
;                                                                                                                                                                                                                             ;                                ; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][79],                                                                                                          ;
;                                                                                                                                                                                                                             ;                                ; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][79],                                                                                                          ;
;                                                                                                                                                                                                                             ;                                ; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][79],                                                                                                          ;
;                                                                                                                                                                                                                             ;                                ; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][79],                                                                                                          ;
;                                                                                                                                                                                                                             ;                                ; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_to_hps_0_h2f_axi_master_rd_rsp_width_adapter|response_status_reg[1]                                                           ;
; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:hps_0_h2f_axi_master_rd_to_sdram_s1_cmd_width_adapter|use_reg                                                                  ; Stuck at GND                   ; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:hps_0_h2f_axi_master_rd_to_sdram_s1_cmd_width_adapter|byte_cnt_reg[0],                                                                 ;
;                                                                                                                                                                                                                             ; due to stuck port data_in      ; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:hps_0_h2f_axi_master_rd_to_sdram_s1_cmd_width_adapter|address_reg[0],                                                                  ;
;                                                                                                                                                                                                                             ;                                ; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:hps_0_h2f_axi_master_rd_to_sdram_s1_cmd_width_adapter|address_reg[1],                                                                  ;
;                                                                                                                                                                                                                             ;                                ; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:hps_0_h2f_axi_master_rd_to_sdram_s1_cmd_width_adapter|address_reg[2],                                                                  ;
;                                                                                                                                                                                                                             ;                                ; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:hps_0_h2f_axi_master_rd_to_sdram_s1_cmd_width_adapter|address_reg[3],                                                                  ;
;                                                                                                                                                                                                                             ;                                ; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:hps_0_h2f_axi_master_rd_to_sdram_s1_cmd_width_adapter|address_reg[4],                                                                  ;
;                                                                                                                                                                                                                             ;                                ; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:hps_0_h2f_axi_master_rd_to_sdram_s1_cmd_width_adapter|address_reg[5],                                                                  ;
;                                                                                                                                                                                                                             ;                                ; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:hps_0_h2f_axi_master_rd_to_sdram_s1_cmd_width_adapter|address_reg[6],                                                                  ;
;                                                                                                                                                                                                                             ;                                ; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:hps_0_h2f_axi_master_rd_to_sdram_s1_cmd_width_adapter|address_reg[7],                                                                  ;
;                                                                                                                                                                                                                             ;                                ; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:hps_0_h2f_axi_master_rd_to_sdram_s1_cmd_width_adapter|address_reg[8],                                                                  ;
;                                                                                                                                                                                                                             ;                                ; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:hps_0_h2f_axi_master_rd_to_sdram_s1_cmd_width_adapter|address_reg[9],                                                                  ;
;                                                                                                                                                                                                                             ;                                ; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:hps_0_h2f_axi_master_rd_to_sdram_s1_cmd_width_adapter|address_reg[10],                                                                 ;
;                                                                                                                                                                                                                             ;                                ; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:hps_0_h2f_axi_master_rd_to_sdram_s1_cmd_width_adapter|address_reg[11],                                                                 ;
;                                                                                                                                                                                                                             ;                                ; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:hps_0_h2f_axi_master_rd_to_sdram_s1_cmd_width_adapter|address_reg[12],                                                                 ;
;                                                                                                                                                                                                                             ;                                ; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:hps_0_h2f_axi_master_rd_to_sdram_s1_cmd_width_adapter|address_reg[13],                                                                 ;
;                                                                                                                                                                                                                             ;                                ; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:hps_0_h2f_axi_master_rd_to_sdram_s1_cmd_width_adapter|address_reg[14],                                                                 ;
;                                                                                                                                                                                                                             ;                                ; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:hps_0_h2f_axi_master_rd_to_sdram_s1_cmd_width_adapter|address_reg[15],                                                                 ;
;                                                                                                                                                                                                                             ;                                ; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:hps_0_h2f_axi_master_rd_to_sdram_s1_cmd_width_adapter|address_reg[16],                                                                 ;
;                                                                                                                                                                                                                             ;                                ; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:hps_0_h2f_axi_master_rd_to_sdram_s1_cmd_width_adapter|address_reg[17],                                                                 ;
;                                                                                                                                                                                                                             ;                                ; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:hps_0_h2f_axi_master_rd_to_sdram_s1_cmd_width_adapter|address_reg[18],                                                                 ;
;                                                                                                                                                                                                                             ;                                ; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:hps_0_h2f_axi_master_rd_to_sdram_s1_cmd_width_adapter|address_reg[19],                                                                 ;
;                                                                                                                                                                                                                             ;                                ; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:hps_0_h2f_axi_master_rd_to_sdram_s1_cmd_width_adapter|address_reg[20],                                                                 ;
;                                                                                                                                                                                                                             ;                                ; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:hps_0_h2f_axi_master_rd_to_sdram_s1_cmd_width_adapter|address_reg[21],                                                                 ;
;                                                                                                                                                                                                                             ;                                ; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:hps_0_h2f_axi_master_rd_to_sdram_s1_cmd_width_adapter|address_reg[22],                                                                 ;
;                                                                                                                                                                                                                             ;                                ; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:hps_0_h2f_axi_master_rd_to_sdram_s1_cmd_width_adapter|address_reg[23],                                                                 ;
;                                                                                                                                                                                                                             ;                                ; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:hps_0_h2f_axi_master_rd_to_sdram_s1_cmd_width_adapter|address_reg[24],                                                                 ;
;                                                                                                                                                                                                                             ;                                ; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:hps_0_h2f_axi_master_rd_to_sdram_s1_cmd_width_adapter|address_reg[25],                                                                 ;
;                                                                                                                                                                                                                             ;                                ; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:hps_0_h2f_axi_master_rd_to_sdram_s1_cmd_width_adapter|address_reg[26],                                                                 ;
;                                                                                                                                                                                                                             ;                                ; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:hps_0_h2f_axi_master_rd_to_sdram_s1_cmd_width_adapter|address_reg[27],                                                                 ;
;                                                                                                                                                                                                                             ;                                ; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:hps_0_h2f_axi_master_rd_to_sdram_s1_cmd_width_adapter|address_reg[28],                                                                 ;
;                                                                                                                                                                                                                             ;                                ; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:hps_0_h2f_axi_master_rd_to_sdram_s1_cmd_width_adapter|address_reg[29],                                                                 ;
;                                                                                                                                                                                                                             ;                                ; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:hps_0_h2f_axi_master_rd_to_sdram_s1_cmd_width_adapter|byte_cnt_reg[3],                                                                 ;
;                                                                                                                                                                                                                             ;                                ; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:hps_0_h2f_axi_master_rd_to_sdram_s1_cmd_width_adapter|byte_cnt_reg[4],                                                                 ;
;                                                                                                                                                                                                                             ;                                ; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:hps_0_h2f_axi_master_rd_to_sdram_s1_cmd_width_adapter|byte_cnt_reg[5],                                                                 ;
;                                                                                                                                                                                                                             ;                                ; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:hps_0_h2f_axi_master_rd_to_sdram_s1_cmd_width_adapter|byte_cnt_reg[6],                                                                 ;
;                                                                                                                                                                                                                             ;                                ; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|NUEVO_DESIGN_mm_interconnect_0_cmd_mux_002:cmd_mux_002|share_count[0],                                                                                             ;
;                                                                                                                                                                                                                             ;                                ; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:nios2_qsys_0_data_master_to_sdram_s1_cmd_width_adapter|address_reg[29],                                                                ;
;                                                                                                                                                                                                                             ;                                ; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:nios2_qsys_0_data_master_to_sdram_s1_cmd_width_adapter|address_reg[28],                                                                ;
;                                                                                                                                                                                                                             ;                                ; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:nios2_qsys_0_data_master_to_sdram_s1_cmd_width_adapter|address_reg[27],                                                                ;
;                                                                                                                                                                                                                             ;                                ; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:nios2_qsys_0_data_master_to_sdram_s1_cmd_width_adapter|address_reg[26],                                                                ;
;                                                                                                                                                                                                                             ;                                ; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:hps_0_h2f_axi_master_wr_to_sdram_s1_cmd_width_adapter|address_reg[29],                                                                 ;
;                                                                                                                                                                                                                             ;                                ; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:hps_0_h2f_axi_master_wr_to_sdram_s1_cmd_width_adapter|address_reg[28],                                                                 ;
;                                                                                                                                                                                                                             ;                                ; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:hps_0_h2f_axi_master_wr_to_sdram_s1_cmd_width_adapter|address_reg[27],                                                                 ;
;                                                                                                                                                                                                                             ;                                ; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:hps_0_h2f_axi_master_wr_to_sdram_s1_cmd_width_adapter|address_reg[26]                                                                  ;
; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_to_hps_0_h2f_axi_master_wr_rsp_width_adapter|p0_use_reg                                                               ; Stuck at GND                   ; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_to_hps_0_h2f_axi_master_wr_rsp_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[5],  ;
;                                                                                                                                                                                                                             ; due to stuck port data_in      ; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_to_hps_0_h2f_axi_master_wr_rsp_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[4],  ;
;                                                                                                                                                                                                                             ;                                ; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_to_hps_0_h2f_axi_master_wr_rsp_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[3],  ;
;                                                                                                                                                                                                                             ;                                ; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_to_hps_0_h2f_axi_master_wr_rsp_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2],  ;
;                                                                                                                                                                                                                             ;                                ; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_to_hps_0_h2f_axi_master_wr_rsp_width_adapter|p0_reg_endofpacket,                                                              ;
;                                                                                                                                                                                                                             ;                                ; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_to_hps_0_h2f_axi_master_wr_rsp_width_adapter|p0_reg_address_field[1],                                                         ;
;                                                                                                                                                                                                                             ;                                ; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_to_hps_0_h2f_axi_master_wr_rsp_width_adapter|p0_reg_byte_cnt_field[7],                                                        ;
;                                                                                                                                                                                                                             ;                                ; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_to_hps_0_h2f_axi_master_wr_rsp_width_adapter|p0_reg_byte_cnt_field[4],                                                        ;
;                                                                                                                                                                                                                             ;                                ; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_to_hps_0_h2f_axi_master_wr_rsp_width_adapter|p0_reg_byte_cnt_field[3],                                                        ;
;                                                                                                                                                                                                                             ;                                ; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_to_hps_0_h2f_axi_master_wr_rsp_width_adapter|p0_reg_byte_cnt_field[2],                                                        ;
;                                                                                                                                                                                                                             ;                                ; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_to_hps_0_h2f_axi_master_wr_rsp_width_adapter|p0_reg_byte_cnt_field[1],                                                        ;
;                                                                                                                                                                                                                             ;                                ; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_to_hps_0_h2f_axi_master_wr_rsp_width_adapter|p0_reg_byte_cnt_field[0],                                                        ;
;                                                                                                                                                                                                                             ;                                ; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_to_hps_0_h2f_axi_master_wr_rsp_width_adapter|p0_reg_last_field[80],                                                           ;
;                                                                                                                                                                                                                             ;                                ; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_to_hps_0_h2f_axi_master_wr_rsp_width_adapter|p0_reg_last_field[79],                                                           ;
;                                                                                                                                                                                                                             ;                                ; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_to_hps_0_h2f_axi_master_wr_rsp_width_adapter|p0_reg_last_field[78],                                                           ;
;                                                                                                                                                                                                                             ;                                ; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_to_hps_0_h2f_axi_master_wr_rsp_width_adapter|p0_reg_last_field[77],                                                           ;
;                                                                                                                                                                                                                             ;                                ; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_to_hps_0_h2f_axi_master_wr_rsp_width_adapter|p0_reg_last_field[76],                                                           ;
;                                                                                                                                                                                                                             ;                                ; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_to_hps_0_h2f_axi_master_wr_rsp_width_adapter|p0_reg_last_field[75],                                                           ;
;                                                                                                                                                                                                                             ;                                ; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_to_hps_0_h2f_axi_master_wr_rsp_width_adapter|p0_reg_last_field[74],                                                           ;
;                                                                                                                                                                                                                             ;                                ; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_to_hps_0_h2f_axi_master_wr_rsp_width_adapter|p0_reg_last_field[73],                                                           ;
;                                                                                                                                                                                                                             ;                                ; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_to_hps_0_h2f_axi_master_wr_rsp_width_adapter|p0_reg_last_field[72],                                                           ;
;                                                                                                                                                                                                                             ;                                ; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_to_hps_0_h2f_axi_master_wr_rsp_width_adapter|p0_reg_last_field[71],                                                           ;
;                                                                                                                                                                                                                             ;                                ; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_to_hps_0_h2f_axi_master_wr_rsp_width_adapter|p0_reg_last_field[70],                                                           ;
;                                                                                                                                                                                                                             ;                                ; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_to_hps_0_h2f_axi_master_wr_rsp_width_adapter|p0_reg_last_field[69],                                                           ;
;                                                                                                                                                                                                                             ;                                ; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_to_hps_0_h2f_axi_master_wr_rsp_width_adapter|p0_reg_ori_burst_size[2],                                                        ;
;                                                                                                                                                                                                                             ;                                ; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_to_hps_0_h2f_axi_master_wr_rsp_width_adapter|p0_reg_ori_burst_size[1],                                                        ;
;                                                                                                                                                                                                                             ;                                ; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_to_hps_0_h2f_axi_master_wr_rsp_width_adapter|p0_reg_ori_burst_size[0],                                                        ;
;                                                                                                                                                                                                                             ;                                ; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_to_hps_0_h2f_axi_master_wr_rsp_width_adapter|p0_reg_response_status_field[1],                                                 ;
;                                                                                                                                                                                                                             ;                                ; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_to_hps_0_h2f_axi_master_wr_rsp_width_adapter|p0_reg_response_status_field[0],                                                 ;
;                                                                                                                                                                                                                             ;                                ; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_to_hps_0_h2f_axi_master_wr_rsp_width_adapter|response_status_reg[1]                                                           ;
; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|NUEVO_DESIGN_mm_interconnect_0_cmd_mux_003:cmd_mux_010|locked[1]                                                                                           ; Stuck at GND                   ; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:hps_0_h2f_lw_axi_master_wr_limiter|last_channel[7],                                                                                  ;
;                                                                                                                                                                                                                             ; due to stuck port data_in      ; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|NUEVO_DESIGN_mm_interconnect_0_cmd_mux_003:cmd_mux_010|saved_grant[1],                                                                                             ;
;                                                                                                                                                                                                                             ;                                ; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|NUEVO_DESIGN_mm_interconnect_0_cmd_mux_003:cmd_mux_010|altera_merlin_arbitrator:arb|top_priority_reg[2],                                                           ;
;                                                                                                                                                                                                                             ;                                ; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:keys_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[7],             ;
;                                                                                                                                                                                                                             ;                                ; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:keys_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[6],             ;
;                                                                                                                                                                                                                             ;                                ; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:keys_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[5],             ;
;                                                                                                                                                                                                                             ;                                ; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:keys_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[4],             ;
;                                                                                                                                                                                                                             ;                                ; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_master_ni:hps_0_h2f_lw_axi_master_agent|altera_merlin_address_alignment:align_address_to_size|address_burst[29],                                 ;
;                                                                                                                                                                                                                             ;                                ; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_master_ni:hps_0_h2f_lw_axi_master_agent|altera_merlin_address_alignment:align_address_to_size|address_burst[28],                                 ;
;                                                                                                                                                                                                                             ;                                ; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_master_ni:hps_0_h2f_lw_axi_master_agent|altera_merlin_address_alignment:align_address_to_size|address_burst[27],                                 ;
;                                                                                                                                                                                                                             ;                                ; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_master_ni:hps_0_h2f_lw_axi_master_agent|altera_merlin_address_alignment:align_address_to_size|address_burst[26],                                 ;
;                                                                                                                                                                                                                             ;                                ; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_master_ni:hps_0_h2f_lw_axi_master_agent|altera_merlin_address_alignment:align_address_to_size|address_burst[25],                                 ;
;                                                                                                                                                                                                                             ;                                ; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_master_ni:hps_0_h2f_lw_axi_master_agent|altera_merlin_address_alignment:align_address_to_size|address_burst[24],                                 ;
;                                                                                                                                                                                                                             ;                                ; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_master_ni:hps_0_h2f_lw_axi_master_agent|altera_merlin_address_alignment:align_address_to_size|address_burst[23],                                 ;
;                                                                                                                                                                                                                             ;                                ; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_master_ni:hps_0_h2f_lw_axi_master_agent|altera_merlin_address_alignment:align_address_to_size|address_burst[22],                                 ;
;                                                                                                                                                                                                                             ;                                ; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_master_ni:hps_0_h2f_lw_axi_master_agent|altera_merlin_address_alignment:align_address_to_size|address_burst[21],                                 ;
;                                                                                                                                                                                                                             ;                                ; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_master_ni:hps_0_h2f_lw_axi_master_agent|altera_merlin_address_alignment:align_address_to_size|address_burst[20],                                 ;
;                                                                                                                                                                                                                             ;                                ; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_master_ni:hps_0_h2f_lw_axi_master_agent|altera_merlin_address_alignment:align_address_to_size|address_burst[19],                                 ;
;                                                                                                                                                                                                                             ;                                ; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_master_ni:hps_0_h2f_lw_axi_master_agent|altera_merlin_address_alignment:align_address_to_size|address_burst[18],                                 ;
;                                                                                                                                                                                                                             ;                                ; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_master_ni:hps_0_h2f_lw_axi_master_agent|altera_merlin_address_alignment:align_address_to_size|address_burst[17],                                 ;
;                                                                                                                                                                                                                             ;                                ; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_master_ni:hps_0_h2f_lw_axi_master_agent|altera_merlin_address_alignment:align_address_to_size|address_burst[16],                                 ;
;                                                                                                                                                                                                                             ;                                ; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_master_ni:hps_0_h2f_lw_axi_master_agent|altera_merlin_address_alignment:align_address_to_size|address_burst[15],                                 ;
;                                                                                                                                                                                                                             ;                                ; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_master_ni:hps_0_h2f_lw_axi_master_agent|altera_merlin_address_alignment:align_address_to_size|address_burst[14],                                 ;
;                                                                                                                                                                                                                             ;                                ; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_master_ni:hps_0_h2f_lw_axi_master_agent|altera_merlin_address_alignment:align_address_to_size|address_burst[13],                                 ;
;                                                                                                                                                                                                                             ;                                ; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_master_ni:hps_0_h2f_lw_axi_master_agent|altera_merlin_address_alignment:align_address_to_size|address_burst[12],                                 ;
;                                                                                                                                                                                                                             ;                                ; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_master_ni:hps_0_h2f_lw_axi_master_agent|altera_merlin_address_alignment:align_address_to_size|address_burst[11],                                 ;
;                                                                                                                                                                                                                             ;                                ; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_master_ni:hps_0_h2f_lw_axi_master_agent|altera_merlin_address_alignment:align_address_to_size|address_burst[10],                                 ;
;                                                                                                                                                                                                                             ;                                ; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_master_ni:hps_0_h2f_lw_axi_master_agent|altera_merlin_address_alignment:align_address_to_size|address_burst[9],                                  ;
;                                                                                                                                                                                                                             ;                                ; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_master_ni:hps_0_h2f_lw_axi_master_agent|altera_merlin_address_alignment:align_address_to_size|address_burst[8]                                   ;
; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_to_nios2_qsys_0_data_master_rsp_width_adapter|p0_use_reg                                                              ; Stuck at GND                   ; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_to_nios2_qsys_0_data_master_rsp_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[5], ;
;                                                                                                                                                                                                                             ; due to stuck port data_in      ; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_to_nios2_qsys_0_data_master_rsp_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[4], ;
;                                                                                                                                                                                                                             ;                                ; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_to_nios2_qsys_0_data_master_rsp_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[3], ;
;                                                                                                                                                                                                                             ;                                ; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_to_nios2_qsys_0_data_master_rsp_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2], ;
;                                                                                                                                                                                                                             ;                                ; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_to_nios2_qsys_0_data_master_rsp_width_adapter|p0_reg_endofpacket,                                                             ;
;                                                                                                                                                                                                                             ;                                ; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_to_nios2_qsys_0_data_master_rsp_width_adapter|p0_reg_data_field[15],                                                          ;
;                                                                                                                                                                                                                             ;                                ; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_to_nios2_qsys_0_data_master_rsp_width_adapter|p0_reg_data_field[12],                                                          ;
;                                                                                                                                                                                                                             ;                                ; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_to_nios2_qsys_0_data_master_rsp_width_adapter|p0_reg_data_field[11],                                                          ;
;                                                                                                                                                                                                                             ;                                ; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_to_nios2_qsys_0_data_master_rsp_width_adapter|p0_reg_data_field[10],                                                          ;
;                                                                                                                                                                                                                             ;                                ; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_to_nios2_qsys_0_data_master_rsp_width_adapter|p0_reg_data_field[9],                                                           ;
;                                                                                                                                                                                                                             ;                                ; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_to_nios2_qsys_0_data_master_rsp_width_adapter|p0_reg_data_field[8],                                                           ;
;                                                                                                                                                                                                                             ;                                ; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_to_nios2_qsys_0_data_master_rsp_width_adapter|p0_reg_data_field[7],                                                           ;
;                                                                                                                                                                                                                             ;                                ; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_to_nios2_qsys_0_data_master_rsp_width_adapter|p0_reg_data_field[6],                                                           ;
;                                                                                                                                                                                                                             ;                                ; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_to_nios2_qsys_0_data_master_rsp_width_adapter|p0_reg_data_field[5],                                                           ;
;                                                                                                                                                                                                                             ;                                ; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_to_nios2_qsys_0_data_master_rsp_width_adapter|p0_reg_data_field[4],                                                           ;
;                                                                                                                                                                                                                             ;                                ; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_to_nios2_qsys_0_data_master_rsp_width_adapter|p0_reg_data_field[3],                                                           ;
;                                                                                                                                                                                                                             ;                                ; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_to_nios2_qsys_0_data_master_rsp_width_adapter|p0_reg_data_field[2],                                                           ;
;                                                                                                                                                                                                                             ;                                ; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_to_nios2_qsys_0_data_master_rsp_width_adapter|p0_reg_data_field[1],                                                           ;
;                                                                                                                                                                                                                             ;                                ; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_to_nios2_qsys_0_data_master_rsp_width_adapter|p0_reg_data_field[0],                                                           ;
;                                                                                                                                                                                                                             ;                                ; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_to_nios2_qsys_0_data_master_rsp_width_adapter|p0_reg_byte_cnt_field[7],                                                       ;
;                                                                                                                                                                                                                             ;                                ; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_to_nios2_qsys_0_data_master_rsp_width_adapter|p0_reg_byte_cnt_field[4],                                                       ;
;                                                                                                                                                                                                                             ;                                ; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_to_nios2_qsys_0_data_master_rsp_width_adapter|p0_reg_byte_cnt_field[3],                                                       ;
;                                                                                                                                                                                                                             ;                                ; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_to_nios2_qsys_0_data_master_rsp_width_adapter|p0_reg_byte_cnt_field[2],                                                       ;
;                                                                                                                                                                                                                             ;                                ; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_to_nios2_qsys_0_data_master_rsp_width_adapter|p0_reg_byte_cnt_field[1],                                                       ;
;                                                                                                                                                                                                                             ;                                ; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_to_nios2_qsys_0_data_master_rsp_width_adapter|p0_reg_byte_cnt_field[0],                                                       ;
;                                                                                                                                                                                                                             ;                                ; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_to_nios2_qsys_0_data_master_rsp_width_adapter|p0_reg_ori_burst_size[2],                                                       ;
;                                                                                                                                                                                                                             ;                                ; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_to_nios2_qsys_0_data_master_rsp_width_adapter|p0_reg_ori_burst_size[1],                                                       ;
;                                                                                                                                                                                                                             ;                                ; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_to_nios2_qsys_0_data_master_rsp_width_adapter|p0_reg_ori_burst_size[0]                                                        ;
; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][44]                                                                                                   ; Lost Fanouts                   ; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][44],                                                                                                          ;
;                                                                                                                                                                                                                             ;                                ; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][44],                                                                                                          ;
;                                                                                                                                                                                                                             ;                                ; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][44],                                                                                                          ;
;                                                                                                                                                                                                                             ;                                ; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][44],                                                                                                          ;
;                                                                                                                                                                                                                             ;                                ; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][44],                                                                                                          ;
;                                                                                                                                                                                                                             ;                                ; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][44],                                                                                                          ;
;                                                                                                                                                                                                                             ;                                ; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[26],       ;
;                                                                                                                                                                                                                             ;                                ; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[26]            ;
; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][45]                                                                                                   ; Lost Fanouts                   ; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][45],                                                                                                          ;
;                                                                                                                                                                                                                             ;                                ; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][45],                                                                                                          ;
;                                                                                                                                                                                                                             ;                                ; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][45],                                                                                                          ;
;                                                                                                                                                                                                                             ;                                ; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][45],                                                                                                          ;
;                                                                                                                                                                                                                             ;                                ; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][45],                                                                                                          ;
;                                                                                                                                                                                                                             ;                                ; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][45],                                                                                                          ;
;                                                                                                                                                                                                                             ;                                ; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[27],       ;
;                                                                                                                                                                                                                             ;                                ; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[27]            ;
; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][46]                                                                                                   ; Lost Fanouts                   ; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][46],                                                                                                          ;
;                                                                                                                                                                                                                             ;                                ; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][46],                                                                                                          ;
;                                                                                                                                                                                                                             ;                                ; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][46],                                                                                                          ;
;                                                                                                                                                                                                                             ;                                ; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][46],                                                                                                          ;
;                                                                                                                                                                                                                             ;                                ; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][46],                                                                                                          ;
;                                                                                                                                                                                                                             ;                                ; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][46],                                                                                                          ;
;                                                                                                                                                                                                                             ;                                ; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[28],       ;
;                                                                                                                                                                                                                             ;                                ; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[28]            ;
; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][47]                                                                                                   ; Lost Fanouts                   ; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][47],                                                                                                          ;
;                                                                                                                                                                                                                             ;                                ; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][47],                                                                                                          ;
;                                                                                                                                                                                                                             ;                                ; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][47],                                                                                                          ;
;                                                                                                                                                                                                                             ;                                ; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][47],                                                                                                          ;
;                                                                                                                                                                                                                             ;                                ; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][47],                                                                                                          ;
;                                                                                                                                                                                                                             ;                                ; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][47],                                                                                                          ;
;                                                                                                                                                                                                                             ;                                ; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[29],       ;
;                                                                                                                                                                                                                             ;                                ; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[29]            ;
; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][66]                                                                                                   ; Lost Fanouts                   ; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][66],                                                                                                          ;
;                                                                                                                                                                                                                             ;                                ; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][66],                                                                                                          ;
;                                                                                                                                                                                                                             ;                                ; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][66],                                                                                                          ;
;                                                                                                                                                                                                                             ;                                ; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][66],                                                                                                          ;
;                                                                                                                                                                                                                             ;                                ; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][66],                                                                                                          ;
;                                                                                                                                                                                                                             ;                                ; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][66],                                                                                                          ;
;                                                                                                                                                                                                                             ;                                ; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_burstwrap_reg[4]            ;
; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][69]                                                                                                   ; Lost Fanouts                   ; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][69],                                                                                                          ;
;                                                                                                                                                                                                                             ;                                ; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][69],                                                                                                          ;
;                                                                                                                                                                                                                             ;                                ; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][69],                                                                                                          ;
;                                                                                                                                                                                                                             ;                                ; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][69],                                                                                                          ;
;                                                                                                                                                                                                                             ;                                ; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][69],                                                                                                          ;
;                                                                                                                                                                                                                             ;                                ; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][69],                                                                                                          ;
;                                                                                                                                                                                                                             ;                                ; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_burstwrap_reg[7]            ;
; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][68]                                                                                                   ; Lost Fanouts                   ; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][68],                                                                                                          ;
;                                                                                                                                                                                                                             ;                                ; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][68],                                                                                                          ;
;                                                                                                                                                                                                                             ;                                ; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][68],                                                                                                          ;
;                                                                                                                                                                                                                             ;                                ; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][68],                                                                                                          ;
;                                                                                                                                                                                                                             ;                                ; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][68],                                                                                                          ;
;                                                                                                                                                                                                                             ;                                ; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][68],                                                                                                          ;
;                                                                                                                                                                                                                             ;                                ; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_burstwrap_reg[6]            ;
; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][65]                                                                                                   ; Lost Fanouts                   ; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][65],                                                                                                          ;
;                                                                                                                                                                                                                             ;                                ; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][65],                                                                                                          ;
;                                                                                                                                                                                                                             ;                                ; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][65],                                                                                                          ;
;                                                                                                                                                                                                                             ;                                ; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][65],                                                                                                          ;
;                                                                                                                                                                                                                             ;                                ; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][65],                                                                                                          ;
;                                                                                                                                                                                                                             ;                                ; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][65],                                                                                                          ;
;                                                                                                                                                                                                                             ;                                ; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_burstwrap_reg[3]            ;
; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][67]                                                                                                   ; Lost Fanouts                   ; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][67],                                                                                                          ;
;                                                                                                                                                                                                                             ;                                ; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][67],                                                                                                          ;
;                                                                                                                                                                                                                             ;                                ; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][67],                                                                                                          ;
;                                                                                                                                                                                                                             ;                                ; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][67],                                                                                                          ;
;                                                                                                                                                                                                                             ;                                ; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][67],                                                                                                          ;
;                                                                                                                                                                                                                             ;                                ; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][67],                                                                                                          ;
;                                                                                                                                                                                                                             ;                                ; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_burstwrap_reg[5]            ;
; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][39]                                                                                                   ; Lost Fanouts                   ; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][39],                                                                                                          ;
;                                                                                                                                                                                                                             ;                                ; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][39],                                                                                                          ;
;                                                                                                                                                                                                                             ;                                ; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][39],                                                                                                          ;
;                                                                                                                                                                                                                             ;                                ; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][39],                                                                                                          ;
;                                                                                                                                                                                                                             ;                                ; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][39],                                                                                                          ;
;                                                                                                                                                                                                                             ;                                ; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][39]                                                                                                           ;
; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][40]                                                                                                   ; Lost Fanouts                   ; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][40],                                                                                                          ;
;                                                                                                                                                                                                                             ;                                ; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][40],                                                                                                          ;
;                                                                                                                                                                                                                             ;                                ; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][40],                                                                                                          ;
;                                                                                                                                                                                                                             ;                                ; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][40],                                                                                                          ;
;                                                                                                                                                                                                                             ;                                ; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][40],                                                                                                          ;
;                                                                                                                                                                                                                             ;                                ; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][40]                                                                                                           ;
; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][41]                                                                                                   ; Lost Fanouts                   ; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][41],                                                                                                          ;
;                                                                                                                                                                                                                             ;                                ; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][41],                                                                                                          ;
;                                                                                                                                                                                                                             ;                                ; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][41],                                                                                                          ;
;                                                                                                                                                                                                                             ;                                ; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][41],                                                                                                          ;
;                                                                                                                                                                                                                             ;                                ; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][41],                                                                                                          ;
;                                                                                                                                                                                                                             ;                                ; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][41]                                                                                                           ;
; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][42]                                                                                                   ; Lost Fanouts                   ; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][42],                                                                                                          ;
;                                                                                                                                                                                                                             ;                                ; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][42],                                                                                                          ;
;                                                                                                                                                                                                                             ;                                ; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][42],                                                                                                          ;
;                                                                                                                                                                                                                             ;                                ; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][42],                                                                                                          ;
;                                                                                                                                                                                                                             ;                                ; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][42],                                                                                                          ;
;                                                                                                                                                                                                                             ;                                ; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][42]                                                                                                           ;
; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][43]                                                                                                   ; Lost Fanouts                   ; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][43],                                                                                                          ;
;                                                                                                                                                                                                                             ;                                ; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][43],                                                                                                          ;
;                                                                                                                                                                                                                             ;                                ; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][43],                                                                                                          ;
;                                                                                                                                                                                                                             ;                                ; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][43],                                                                                                          ;
;                                                                                                                                                                                                                             ;                                ; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][43],                                                                                                          ;
;                                                                                                                                                                                                                             ;                                ; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][43]                                                                                                           ;
; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][35]                                                                                                   ; Lost Fanouts                   ; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][35],                                                                                                          ;
;                                                                                                                                                                                                                             ;                                ; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][35],                                                                                                          ;
;                                                                                                                                                                                                                             ;                                ; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][35],                                                                                                          ;
;                                                                                                                                                                                                                             ;                                ; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][35],                                                                                                          ;
;                                                                                                                                                                                                                             ;                                ; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][35],                                                                                                          ;
;                                                                                                                                                                                                                             ;                                ; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][35]                                                                                                           ;
; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][21]                                                                                                   ; Lost Fanouts                   ; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][21],                                                                                                          ;
;                                                                                                                                                                                                                             ;                                ; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][21],                                                                                                          ;
;                                                                                                                                                                                                                             ;                                ; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][21],                                                                                                          ;
;                                                                                                                                                                                                                             ;                                ; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][21],                                                                                                          ;
;                                                                                                                                                                                                                             ;                                ; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][21],                                                                                                          ;
;                                                                                                                                                                                                                             ;                                ; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][21]                                                                                                           ;
; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[72]         ; Stuck at GND                   ; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_byte_cnt_narrow_reg[2],     ;
;                                                                                                                                                                                                                             ; due to stuck port data_in      ; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_byte_cnt_narrow_reg[3],     ;
;                                                                                                                                                                                                                             ;                                ; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_byte_cnt_narrow_reg[5],     ;
;                                                                                                                                                                                                                             ;                                ; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_byte_cnt_narrow_reg[6],     ;
;                                                                                                                                                                                                                             ;                                ; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_byte_cnt_narrow_reg[7],     ;
;                                                                                                                                                                                                                             ;                                ; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_byte_cnt_narrow_reg[4]      ;
; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][22]                                                                                                   ; Lost Fanouts                   ; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][22],                                                                                                          ;
;                                                                                                                                                                                                                             ;                                ; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][22],                                                                                                          ;
;                                                                                                                                                                                                                             ;                                ; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][22],                                                                                                          ;
;                                                                                                                                                                                                                             ;                                ; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][22],                                                                                                          ;
;                                                                                                                                                                                                                             ;                                ; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][22],                                                                                                          ;
;                                                                                                                                                                                                                             ;                                ; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][22]                                                                                                           ;
; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][23]                                                                                                   ; Lost Fanouts                   ; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][23],                                                                                                          ;
;                                                                                                                                                                                                                             ;                                ; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][23],                                                                                                          ;
;                                                                                                                                                                                                                             ;                                ; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][23],                                                                                                          ;
;                                                                                                                                                                                                                             ;                                ; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][23],                                                                                                          ;
;                                                                                                                                                                                                                             ;                                ; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][23],                                                                                                          ;
;                                                                                                                                                                                                                             ;                                ; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][23]                                                                                                           ;
; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][24]                                                                                                   ; Lost Fanouts                   ; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][24],                                                                                                          ;
;                                                                                                                                                                                                                             ;                                ; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][24],                                                                                                          ;
;                                                                                                                                                                                                                             ;                                ; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][24],                                                                                                          ;
;                                                                                                                                                                                                                             ;                                ; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][24],                                                                                                          ;
;                                                                                                                                                                                                                             ;                                ; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][24],                                                                                                          ;
;                                                                                                                                                                                                                             ;                                ; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][24]                                                                                                           ;
; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][25]                                                                                                   ; Lost Fanouts                   ; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][25],                                                                                                          ;
;                                                                                                                                                                                                                             ;                                ; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][25],                                                                                                          ;
;                                                                                                                                                                                                                             ;                                ; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][25],                                                                                                          ;
;                                                                                                                                                                                                                             ;                                ; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][25],                                                                                                          ;
;                                                                                                                                                                                                                             ;                                ; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][25],                                                                                                          ;
;                                                                                                                                                                                                                             ;                                ; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][25]                                                                                                           ;
; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][26]                                                                                                   ; Lost Fanouts                   ; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][26],                                                                                                          ;
;                                                                                                                                                                                                                             ;                                ; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][26],                                                                                                          ;
;                                                                                                                                                                                                                             ;                                ; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][26],                                                                                                          ;
;                                                                                                                                                                                                                             ;                                ; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][26],                                                                                                          ;
;                                                                                                                                                                                                                             ;                                ; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][26],                                                                                                          ;
;                                                                                                                                                                                                                             ;                                ; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][26]                                                                                                           ;
; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][27]                                                                                                   ; Lost Fanouts                   ; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][27],                                                                                                          ;
;                                                                                                                                                                                                                             ;                                ; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][27],                                                                                                          ;
;                                                                                                                                                                                                                             ;                                ; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][27],                                                                                                          ;
;                                                                                                                                                                                                                             ;                                ; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][27],                                                                                                          ;
;                                                                                                                                                                                                                             ;                                ; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][27],                                                                                                          ;
;                                                                                                                                                                                                                             ;                                ; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][27]                                                                                                           ;
; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][28]                                                                                                   ; Lost Fanouts                   ; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][28],                                                                                                          ;
;                                                                                                                                                                                                                             ;                                ; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][28],                                                                                                          ;
;                                                                                                                                                                                                                             ;                                ; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][28],                                                                                                          ;
;                                                                                                                                                                                                                             ;                                ; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][28],                                                                                                          ;
;                                                                                                                                                                                                                             ;                                ; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][28],                                                                                                          ;
;                                                                                                                                                                                                                             ;                                ; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][28]                                                                                                           ;
; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][29]                                                                                                   ; Lost Fanouts                   ; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][29],                                                                                                          ;
;                                                                                                                                                                                                                             ;                                ; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][29],                                                                                                          ;
;                                                                                                                                                                                                                             ;                                ; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][29],                                                                                                          ;
;                                                                                                                                                                                                                             ;                                ; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][29],                                                                                                          ;
;                                                                                                                                                                                                                             ;                                ; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][29],                                                                                                          ;
;                                                                                                                                                                                                                             ;                                ; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][29]                                                                                                           ;
; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][30]                                                                                                   ; Lost Fanouts                   ; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][30],                                                                                                          ;
;                                                                                                                                                                                                                             ;                                ; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][30],                                                                                                          ;
;                                                                                                                                                                                                                             ;                                ; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][30],                                                                                                          ;
;                                                                                                                                                                                                                             ;                                ; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][30],                                                                                                          ;
;                                                                                                                                                                                                                             ;                                ; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][30],                                                                                                          ;
;                                                                                                                                                                                                                             ;                                ; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][30]                                                                                                           ;
; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][31]                                                                                                   ; Lost Fanouts                   ; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][31],                                                                                                          ;
;                                                                                                                                                                                                                             ;                                ; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][31],                                                                                                          ;
;                                                                                                                                                                                                                             ;                                ; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][31],                                                                                                          ;
;                                                                                                                                                                                                                             ;                                ; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][31],                                                                                                          ;
;                                                                                                                                                                                                                             ;                                ; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][31],                                                                                                          ;
;                                                                                                                                                                                                                             ;                                ; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][31]                                                                                                           ;
; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][32]                                                                                                   ; Lost Fanouts                   ; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][32],                                                                                                          ;
;                                                                                                                                                                                                                             ;                                ; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][32],                                                                                                          ;
;                                                                                                                                                                                                                             ;                                ; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][32],                                                                                                          ;
;                                                                                                                                                                                                                             ;                                ; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][32],                                                                                                          ;
;                                                                                                                                                                                                                             ;                                ; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][32],                                                                                                          ;
;                                                                                                                                                                                                                             ;                                ; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][32]                                                                                                           ;
; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][33]                                                                                                   ; Lost Fanouts                   ; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][33],                                                                                                          ;
;                                                                                                                                                                                                                             ;                                ; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][33],                                                                                                          ;
;                                                                                                                                                                                                                             ;                                ; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][33],                                                                                                          ;
;                                                                                                                                                                                                                             ;                                ; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][33],                                                                                                          ;
;                                                                                                                                                                                                                             ;                                ; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][33],                                                                                                          ;
;                                                                                                                                                                                                                             ;                                ; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][33]                                                                                                           ;
; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][34]                                                                                                   ; Lost Fanouts                   ; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][34],                                                                                                          ;
;                                                                                                                                                                                                                             ;                                ; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][34],                                                                                                          ;
;                                                                                                                                                                                                                             ;                                ; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][34],                                                                                                          ;
;                                                                                                                                                                                                                             ;                                ; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][34],                                                                                                          ;
;                                                                                                                                                                                                                             ;                                ; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][34],                                                                                                          ;
;                                                                                                                                                                                                                             ;                                ; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][34]                                                                                                           ;
; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][36]                                                                                                   ; Lost Fanouts                   ; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][36],                                                                                                          ;
;                                                                                                                                                                                                                             ;                                ; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][36],                                                                                                          ;
;                                                                                                                                                                                                                             ;                                ; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][36],                                                                                                          ;
;                                                                                                                                                                                                                             ;                                ; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][36],                                                                                                          ;
;                                                                                                                                                                                                                             ;                                ; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][36],                                                                                                          ;
;                                                                                                                                                                                                                             ;                                ; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][36]                                                                                                           ;
; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][37]                                                                                                   ; Lost Fanouts                   ; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][37],                                                                                                          ;
;                                                                                                                                                                                                                             ;                                ; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][37],                                                                                                          ;
;                                                                                                                                                                                                                             ;                                ; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][37],                                                                                                          ;
;                                                                                                                                                                                                                             ;                                ; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][37],                                                                                                          ;
;                                                                                                                                                                                                                             ;                                ; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][37],                                                                                                          ;
;                                                                                                                                                                                                                             ;                                ; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][37]                                                                                                           ;
; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][38]                                                                                                   ; Lost Fanouts                   ; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][38],                                                                                                          ;
;                                                                                                                                                                                                                             ;                                ; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][38],                                                                                                          ;
;                                                                                                                                                                                                                             ;                                ; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][38],                                                                                                          ;
;                                                                                                                                                                                                                             ;                                ; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][38],                                                                                                          ;
;                                                                                                                                                                                                                             ;                                ; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][38],                                                                                                          ;
;                                                                                                                                                                                                                             ;                                ; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][38]                                                                                                           ;
; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_to_hps_0_h2f_axi_master_rd_rsp_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy      ; Stuck at GND                   ; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_to_hps_0_h2f_axi_master_rd_rsp_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[8],  ;
;                                                                                                                                                                                                                             ; due to stuck port clock_enable ; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_to_hps_0_h2f_axi_master_rd_rsp_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[7],  ;
;                                                                                                                                                                                                                             ;                                ; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_to_hps_0_h2f_axi_master_rd_rsp_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[6],  ;
;                                                                                                                                                                                                                             ;                                ; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_to_hps_0_h2f_axi_master_rd_rsp_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1],  ;
;                                                                                                                                                                                                                             ;                                ; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_to_hps_0_h2f_axi_master_rd_rsp_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]   ;
; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_to_hps_0_h2f_axi_master_wr_rsp_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy      ; Stuck at GND                   ; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_to_hps_0_h2f_axi_master_wr_rsp_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[8],  ;
;                                                                                                                                                                                                                             ; due to stuck port clock_enable ; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_to_hps_0_h2f_axi_master_wr_rsp_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[7],  ;
;                                                                                                                                                                                                                             ;                                ; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_to_hps_0_h2f_axi_master_wr_rsp_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[6],  ;
;                                                                                                                                                                                                                             ;                                ; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_to_hps_0_h2f_axi_master_wr_rsp_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1],  ;
;                                                                                                                                                                                                                             ;                                ; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_to_hps_0_h2f_axi_master_wr_rsp_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]   ;
; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_to_nios2_qsys_0_data_master_rsp_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy     ; Stuck at GND                   ; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_to_nios2_qsys_0_data_master_rsp_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[8], ;
;                                                                                                                                                                                                                             ; due to stuck port clock_enable ; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_to_nios2_qsys_0_data_master_rsp_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[7], ;
;                                                                                                                                                                                                                             ;                                ; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_to_nios2_qsys_0_data_master_rsp_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[6], ;
;                                                                                                                                                                                                                             ;                                ; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_to_nios2_qsys_0_data_master_rsp_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1], ;
;                                                                                                                                                                                                                             ;                                ; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_to_nios2_qsys_0_data_master_rsp_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]  ;
; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:keys_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[100]         ; Stuck at GND                   ; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:keys_s1_agent_rsp_fifo|mem[1][100],                                                                                                          ;
;                                                                                                                                                                                                                             ; due to stuck port data_in      ; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:keys_s1_agent_rsp_fifo|mem[0][100],                                                                                                          ;
;                                                                                                                                                                                                                             ;                                ; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:keys_s1_agent_rsp_fifo|mem[0][69],                                                                                                           ;
;                                                                                                                                                                                                                             ;                                ; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:keys_s1_agent_rsp_fifo|mem[1][69]                                                                                                            ;
; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sw_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_byte_cnt_reg[1]        ; Stuck at GND                   ; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sw_s1_agent_rsp_fifo|mem[1][73],                                                                                                             ;
;                                                                                                                                                                                                                             ; due to stuck port data_in      ; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sw_s1_agent_rsp_fifo|mem[0][73],                                                                                                             ;
;                                                                                                                                                                                                                             ;                                ; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sw_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1]                                               ;
; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:seg2_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_byte_cnt_reg[1]      ; Stuck at GND                   ; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:seg2_s1_agent_rsp_fifo|mem[1][73],                                                                                                           ;
;                                                                                                                                                                                                                             ; due to stuck port data_in      ; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:seg2_s1_agent_rsp_fifo|mem[0][73],                                                                                                           ;
;                                                                                                                                                                                                                             ;                                ; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:seg2_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1]                                             ;
; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:seg1_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_byte_cnt_reg[1]      ; Stuck at GND                   ; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:seg1_s1_agent_rsp_fifo|mem[1][73],                                                                                                           ;
;                                                                                                                                                                                                                             ; due to stuck port data_in      ; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:seg1_s1_agent_rsp_fifo|mem[0][73],                                                                                                           ;
;                                                                                                                                                                                                                             ;                                ; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:seg1_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1]                                             ;
; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:seg4_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_byte_cnt_reg[1]      ; Stuck at GND                   ; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:seg4_s1_agent_rsp_fifo|mem[1][73],                                                                                                           ;
;                                                                                                                                                                                                                             ; due to stuck port data_in      ; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:seg4_s1_agent_rsp_fifo|mem[0][73],                                                                                                           ;
;                                                                                                                                                                                                                             ;                                ; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:seg4_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1]                                             ;
; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_master_ni:hps_0_h2f_axi_master_agent|altera_merlin_address_alignment:align_address_to_size|address_burst[29]                             ; Lost Fanouts                   ; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_master_ni:hps_0_h2f_axi_master_agent|altera_merlin_address_alignment:align_address_to_size|address_burst[28],                                    ;
;                                                                                                                                                                                                                             ;                                ; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_master_ni:hps_0_h2f_axi_master_agent|altera_merlin_address_alignment:align_address_to_size|address_burst[27],                                    ;
;                                                                                                                                                                                                                             ;                                ; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_master_ni:hps_0_h2f_axi_master_agent|altera_merlin_address_alignment:align_address_to_size|address_burst[26]                                     ;
; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:seg3_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_byte_cnt_reg[1]      ; Stuck at GND                   ; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:seg3_s1_agent_rsp_fifo|mem[1][73],                                                                                                           ;
;                                                                                                                                                                                                                             ; due to stuck port data_in      ; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:seg3_s1_agent_rsp_fifo|mem[0][73],                                                                                                           ;
;                                                                                                                                                                                                                             ;                                ; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:seg3_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1]                                             ;
; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:seg6_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_byte_cnt_reg[1]      ; Stuck at GND                   ; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:seg6_s1_agent_rsp_fifo|mem[1][73],                                                                                                           ;
;                                                                                                                                                                                                                             ; due to stuck port data_in      ; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:seg6_s1_agent_rsp_fifo|mem[0][73],                                                                                                           ;
;                                                                                                                                                                                                                             ;                                ; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:seg6_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1]                                             ;
; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:seg5_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_byte_cnt_reg[1]      ; Stuck at GND                   ; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:seg5_s1_agent_rsp_fifo|mem[1][73],                                                                                                           ;
;                                                                                                                                                                                                                             ; due to stuck port data_in      ; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:seg5_s1_agent_rsp_fifo|mem[0][73],                                                                                                           ;
;                                                                                                                                                                                                                             ;                                ; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:seg5_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1]                                             ;
; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:leds_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[100]         ; Stuck at GND                   ; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:leds_s1_agent_rsp_fifo|mem[1][100],                                                                                                          ;
;                                                                                                                                                                                                                             ; due to stuck port data_in      ; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:leds_s1_agent_rsp_fifo|mem[0][100]                                                                                                           ;
; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:seg1_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[100]         ; Stuck at GND                   ; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:seg1_s1_agent_rsp_fifo|mem[1][100],                                                                                                          ;
;                                                                                                                                                                                                                             ; due to stuck port data_in      ; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:seg1_s1_agent_rsp_fifo|mem[0][100]                                                                                                           ;
; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:seg2_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[100]         ; Stuck at GND                   ; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:seg2_s1_agent_rsp_fifo|mem[1][100],                                                                                                          ;
;                                                                                                                                                                                                                             ; due to stuck port data_in      ; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:seg2_s1_agent_rsp_fifo|mem[0][100]                                                                                                           ;
; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:seg3_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[100]         ; Stuck at GND                   ; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:seg3_s1_agent_rsp_fifo|mem[1][100],                                                                                                          ;
;                                                                                                                                                                                                                             ; due to stuck port data_in      ; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:seg3_s1_agent_rsp_fifo|mem[0][100]                                                                                                           ;
; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:seg4_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[100]         ; Stuck at GND                   ; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:seg4_s1_agent_rsp_fifo|mem[1][100],                                                                                                          ;
;                                                                                                                                                                                                                             ; due to stuck port data_in      ; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:seg4_s1_agent_rsp_fifo|mem[0][100]                                                                                                           ;
; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:seg5_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[100]         ; Stuck at GND                   ; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:seg5_s1_agent_rsp_fifo|mem[1][100],                                                                                                          ;
;                                                                                                                                                                                                                             ; due to stuck port data_in      ; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:seg5_s1_agent_rsp_fifo|mem[0][100]                                                                                                           ;
; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:seg6_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[100]         ; Stuck at GND                   ; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:seg6_s1_agent_rsp_fifo|mem[1][100],                                                                                                          ;
;                                                                                                                                                                                                                             ; due to stuck port data_in      ; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:seg6_s1_agent_rsp_fifo|mem[0][100]                                                                                                           ;
; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sw_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[100]           ; Stuck at GND                   ; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sw_s1_agent_rsp_fifo|mem[1][100],                                                                                                            ;
;                                                                                                                                                                                                                             ; due to stuck port data_in      ; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sw_s1_agent_rsp_fifo|mem[0][100]                                                                                                             ;
; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rsp_fifo|mem[0][98]                                                                                                   ; Lost Fanouts                   ; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rsp_fifo|mem[1][98],                                                                                                          ;
;                                                                                                                                                                                                                             ;                                ; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:timer_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                       ;
; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ram_s1_agent_rsp_fifo|mem[0][98]                                                                                                     ; Lost Fanouts                   ; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ram_s1_agent_rsp_fifo|mem[1][98],                                                                                                            ;
;                                                                                                                                                                                                                             ;                                ; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:ram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                         ;
; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:leds_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_byte_cnt_reg[1]      ; Stuck at GND                   ; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:leds_s1_agent_rsp_fifo|mem[1][73],                                                                                                           ;
;                                                                                                                                                                                                                             ; due to stuck port data_in      ; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:leds_s1_agent_rsp_fifo|mem[0][73]                                                                                                            ;
; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:keys_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_byte_cnt_reg[7]      ; Stuck at GND                   ; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:keys_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[1],      ;
;                                                                                                                                                                                                                             ; due to stuck port data_in      ; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:keys_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[1]       ;
; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:keys_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_byte_cnt_reg[1]      ; Stuck at GND                   ; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:keys_s1_agent_rsp_fifo|mem[1][73],                                                                                                           ;
;                                                                                                                                                                                                                             ; due to stuck port data_in      ; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:keys_s1_agent_rsp_fifo|mem[0][73]                                                                                                            ;
; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:seg1_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_byte_cnt_reg[0]      ; Stuck at GND                   ; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:seg1_s1_agent_rsp_fifo|mem[0][72],                                                                                                           ;
;                                                                                                                                                                                                                             ; due to stuck port data_in      ; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:seg1_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                             ;
; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:seg2_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_byte_cnt_reg[0]      ; Stuck at GND                   ; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:seg2_s1_agent_rsp_fifo|mem[0][72],                                                                                                           ;
;                                                                                                                                                                                                                             ; due to stuck port data_in      ; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:seg2_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                             ;
; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:seg3_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_byte_cnt_reg[0]      ; Stuck at GND                   ; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:seg3_s1_agent_rsp_fifo|mem[0][72],                                                                                                           ;
;                                                                                                                                                                                                                             ; due to stuck port data_in      ; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:seg3_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                             ;
; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:seg4_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_byte_cnt_reg[0]      ; Stuck at GND                   ; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:seg4_s1_agent_rsp_fifo|mem[0][72],                                                                                                           ;
;                                                                                                                                                                                                                             ; due to stuck port data_in      ; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:seg4_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                             ;
; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:seg5_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_byte_cnt_reg[0]      ; Stuck at GND                   ; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:seg5_s1_agent_rsp_fifo|mem[0][72],                                                                                                           ;
;                                                                                                                                                                                                                             ; due to stuck port data_in      ; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:seg5_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                             ;
; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:seg6_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_byte_cnt_reg[0]      ; Stuck at GND                   ; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:seg6_s1_agent_rsp_fifo|mem[0][72],                                                                                                           ;
;                                                                                                                                                                                                                             ; due to stuck port data_in      ; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:seg6_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                             ;
; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sw_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_byte_cnt_reg[0]        ; Stuck at GND                   ; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sw_s1_agent_rsp_fifo|mem[0][72],                                                                                                             ;
;                                                                                                                                                                                                                             ; due to stuck port data_in      ; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sw_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                               ;
; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:rom_s1_agent_rsp_fifo|mem[1][70]                                                                                                     ; Stuck at GND                   ; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:rom_s1_agent_rsp_fifo|mem[0][63],                                                                                                            ;
;                                                                                                                                                                                                                             ; due to stuck port data_in      ; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:rom_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                         ;
; NUEVO_DESIGN:u0|NUEVO_DESIGN_SW:sw|readdata[10]                                                                                                                                                                             ; Stuck at GND                   ; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sw_s1_translator|av_readdata_pre[10],                                                                                               ;
;                                                                                                                                                                                                                             ; due to stuck port data_in      ; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sw_s1_agent_rdata_fifo|mem[0][10]                                                                                                            ;
; NUEVO_DESIGN:u0|NUEVO_DESIGN_KEYS:keys|readdata[31]                                                                                                                                                                         ; Stuck at GND                   ; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:keys_s1_translator|av_readdata_pre[31],                                                                                             ;
;                                                                                                                                                                                                                             ; due to stuck port data_in      ; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:keys_s1_agent_rsp_fifo|mem[0][68]                                                                                                            ;
; NUEVO_DESIGN:u0|NUEVO_DESIGN_KEYS:keys|readdata[10]                                                                                                                                                                         ; Stuck at GND                   ; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:keys_s1_translator|av_readdata_pre[10],                                                                                             ;
;                                                                                                                                                                                                                             ; due to stuck port data_in      ; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:keys_s1_agent_rdata_fifo|mem[0][10]                                                                                                          ;
; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[82]         ; Stuck at GND                   ; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][82]                                                                                                           ;
;                                                                                                                                                                                                                             ; due to stuck port data_in      ;                                                                                                                                                                                                                                     ;
; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:leds_s1_translator|av_readdata_pre[10]                                                                                      ; Stuck at GND                   ; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:leds_s1_agent_rdata_fifo|mem[0][10]                                                                                                          ;
;                                                                                                                                                                                                                             ; due to stuck port data_in      ;                                                                                                                                                                                                                                     ;
; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:seg1_s1_translator|av_readdata_pre[10]                                                                                      ; Stuck at GND                   ; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:seg1_s1_agent_rdata_fifo|mem[0][10]                                                                                                          ;
;                                                                                                                                                                                                                             ; due to stuck port data_in      ;                                                                                                                                                                                                                                     ;
; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:seg2_s1_translator|av_readdata_pre[10]                                                                                      ; Stuck at GND                   ; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:seg2_s1_agent_rdata_fifo|mem[0][10]                                                                                                          ;
;                                                                                                                                                                                                                             ; due to stuck port data_in      ;                                                                                                                                                                                                                                     ;
; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:seg3_s1_translator|av_readdata_pre[10]                                                                                      ; Stuck at GND                   ; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:seg3_s1_agent_rdata_fifo|mem[0][10]                                                                                                          ;
;                                                                                                                                                                                                                             ; due to stuck port data_in      ;                                                                                                                                                                                                                                     ;
; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:seg5_s1_translator|av_readdata_pre[10]                                                                                      ; Stuck at GND                   ; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:seg5_s1_agent_rdata_fifo|mem[0][10]                                                                                                          ;
;                                                                                                                                                                                                                             ; due to stuck port data_in      ;                                                                                                                                                                                                                                     ;
; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:seg6_s1_translator|av_readdata_pre[10]                                                                                      ; Stuck at GND                   ; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:seg6_s1_agent_rdata_fifo|mem[0][10]                                                                                                          ;
;                                                                                                                                                                                                                             ; due to stuck port data_in      ;                                                                                                                                                                                                                                     ;
; NUEVO_DESIGN:u0|NUEVO_DESIGN_SW:sw|readdata[31]                                                                                                                                                                             ; Stuck at GND                   ; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sw_s1_translator|av_readdata_pre[31]                                                                                                ;
;                                                                                                                                                                                                                             ; due to stuck port data_in      ;                                                                                                                                                                                                                                     ;
; NUEVO_DESIGN:u0|NUEVO_DESIGN_SW:sw|readdata[30]                                                                                                                                                                             ; Stuck at GND                   ; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sw_s1_translator|av_readdata_pre[30]                                                                                                ;
;                                                                                                                                                                                                                             ; due to stuck port data_in      ;                                                                                                                                                                                                                                     ;
; NUEVO_DESIGN:u0|NUEVO_DESIGN_SW:sw|readdata[29]                                                                                                                                                                             ; Stuck at GND                   ; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sw_s1_translator|av_readdata_pre[29]                                                                                                ;
;                                                                                                                                                                                                                             ; due to stuck port data_in      ;                                                                                                                                                                                                                                     ;
; NUEVO_DESIGN:u0|NUEVO_DESIGN_SW:sw|readdata[28]                                                                                                                                                                             ; Stuck at GND                   ; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sw_s1_translator|av_readdata_pre[28]                                                                                                ;
;                                                                                                                                                                                                                             ; due to stuck port data_in      ;                                                                                                                                                                                                                                     ;
; NUEVO_DESIGN:u0|NUEVO_DESIGN_SW:sw|readdata[27]                                                                                                                                                                             ; Stuck at GND                   ; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sw_s1_translator|av_readdata_pre[27]                                                                                                ;
;                                                                                                                                                                                                                             ; due to stuck port data_in      ;                                                                                                                                                                                                                                     ;
; NUEVO_DESIGN:u0|NUEVO_DESIGN_SW:sw|readdata[26]                                                                                                                                                                             ; Stuck at GND                   ; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sw_s1_translator|av_readdata_pre[26]                                                                                                ;
;                                                                                                                                                                                                                             ; due to stuck port data_in      ;                                                                                                                                                                                                                                     ;
; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:seg3_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_byte_cnt_reg[7]      ; Stuck at GND                   ; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:seg3_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[1]       ;
;                                                                                                                                                                                                                             ; due to stuck port data_in      ;                                                                                                                                                                                                                                     ;
; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ram_s1_agent_rsp_fifo|mem[0][99]                                                                                                     ; Lost Fanouts                   ; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ram_s1_agent_rsp_fifo|mem[1][99]                                                                                                             ;
; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:seg1_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_byte_cnt_reg[7]      ; Stuck at GND                   ; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:seg1_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[1]       ;
;                                                                                                                                                                                                                             ; due to stuck port data_in      ;                                                                                                                                                                                                                                     ;
; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:seg4_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_byte_cnt_reg[7]      ; Stuck at GND                   ; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:seg4_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[1]       ;
;                                                                                                                                                                                                                             ; due to stuck port data_in      ;                                                                                                                                                                                                                                     ;
; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ram_s1_agent_rsp_fifo|mem[0][100]                                                                                                    ; Lost Fanouts                   ; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ram_s1_agent_rsp_fifo|mem[1][100]                                                                                                            ;
; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:leds_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_byte_cnt_reg[7]      ; Stuck at GND                   ; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:leds_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[1]       ;
;                                                                                                                                                                                                                             ; due to stuck port data_in      ;                                                                                                                                                                                                                                     ;
; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:seg5_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_byte_cnt_reg[7]      ; Stuck at GND                   ; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:seg5_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[1]       ;
;                                                                                                                                                                                                                             ; due to stuck port data_in      ;                                                                                                                                                                                                                                     ;
; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rsp_fifo|mem[0][97]                                                                                                   ; Lost Fanouts                   ; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rsp_fifo|mem[1][97]                                                                                                           ;
; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:leds_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_byte_cnt_reg[0]      ; Stuck at GND                   ; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:leds_s1_agent_rsp_fifo|mem[0][72]                                                                                                            ;
;                                                                                                                                                                                                                             ; due to stuck port data_in      ;                                                                                                                                                                                                                                     ;
; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:seg6_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_byte_cnt_reg[7]      ; Stuck at GND                   ; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:seg6_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[1]       ;
;                                                                                                                                                                                                                             ; due to stuck port data_in      ;                                                                                                                                                                                                                                     ;
; NUEVO_DESIGN:u0|NUEVO_DESIGN_KEYS:keys|readdata[13]                                                                                                                                                                         ; Stuck at GND                   ; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:keys_s1_translator|av_readdata_pre[13]                                                                                              ;
;                                                                                                                                                                                                                             ; due to stuck port data_in      ;                                                                                                                                                                                                                                     ;
; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:seg2_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_byte_cnt_reg[7]      ; Stuck at GND                   ; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:seg2_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[1]       ;
;                                                                                                                                                                                                                             ; due to stuck port data_in      ;                                                                                                                                                                                                                                     ;
; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sw_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_byte_cnt_reg[7]        ; Stuck at GND                   ; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sw_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[1]         ;
;                                                                                                                                                                                                                             ; due to stuck port data_in      ;                                                                                                                                                                                                                                     ;
; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rsp_fifo|mem[0][99]                                                                                                   ; Lost Fanouts                   ; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rsp_fifo|mem[1][99]                                                                                                           ;
; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ram_s1_agent_rsp_fifo|mem[0][97]                                                                                                     ; Lost Fanouts                   ; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ram_s1_agent_rsp_fifo|mem[1][97]                                                                                                             ;
; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_byte_cnt_reg[7]     ; Stuck at GND                   ; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:hps_0_h2f_axi_master_rd_to_sdram_s1_cmd_width_adapter|byte_cnt_reg[7]                                                                  ;
;                                                                                                                                                                                                                             ; due to stuck port data_in      ;                                                                                                                                                                                                                                     ;
; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rsp_fifo|mem[0][100]                                                                                                  ; Lost Fanouts                   ; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rsp_fifo|mem[1][100]                                                                                                          ;
; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rsp_fifo|mem[1][78]                                                                                                   ; Stuck at GND                   ; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rsp_fifo|mem[0][66]                                                                                                           ;
;                                                                                                                                                                                                                             ; due to stuck port data_in      ;                                                                                                                                                                                                                                     ;
; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ram_s1_agent_rsp_fifo|mem[1][79]                                                                                                     ; Stuck at GND                   ; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ram_s1_agent_rsp_fifo|mem[0][66]                                                                                                             ;
;                                                                                                                                                                                                                             ; due to stuck port data_in      ;                                                                                                                                                                                                                                     ;
; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|NUEVO_DESIGN_mm_interconnect_0_cmd_mux_003:cmd_mux_010|share_count_zero_flag                                                                               ; Stuck at VCC                   ; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|NUEVO_DESIGN_mm_interconnect_0_cmd_mux_003:cmd_mux_010|share_count[0]                                                                                              ;
;                                                                                                                                                                                                                             ; due to stuck port data_in      ;                                                                                                                                                                                                                                     ;
; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|NUEVO_DESIGN_mm_interconnect_0_cmd_mux_003:cmd_mux_003|share_count_zero_flag                                                                               ; Stuck at VCC                   ; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|NUEVO_DESIGN_mm_interconnect_0_cmd_mux_003:cmd_mux_003|share_count[0]                                                                                              ;
;                                                                                                                                                                                                                             ; due to stuck port data_in      ;                                                                                                                                                                                                                                     ;
; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:rom_s1_agent_rsp_fifo|mem[0][84]                                                                                                     ; Lost Fanouts                   ; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:rom_s1_agent_rsp_fifo|mem[1][84]                                                                                                             ;
; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:rom_s1_agent_rsp_fifo|mem[0][66]                                                                                                     ; Lost Fanouts                   ; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:rom_s1_agent_rsp_fifo|mem[1][66]                                                                                                             ;
; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:keys_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_byte_cnt_reg[0]      ; Stuck at GND                   ; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:keys_s1_agent_rsp_fifo|mem[0][72]                                                                                                            ;
;                                                                                                                                                                                                                             ; due to stuck port data_in      ;                                                                                                                                                                                                                                     ;
; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:rom_s1_agent_rsp_fifo|mem[0][71]                                                                                                     ; Lost Fanouts                   ; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:rom_s1_agent_rsp_fifo|mem[1][71]                                                                                                             ;
; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|NUEVO_DESIGN_mm_interconnect_0_cmd_mux_003:cmd_mux_011|share_count_zero_flag                                                                               ; Stuck at VCC                   ; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|NUEVO_DESIGN_mm_interconnect_0_cmd_mux_003:cmd_mux_011|share_count[0]                                                                                              ;
;                                                                                                                                                                                                                             ; due to stuck port data_in      ;                                                                                                                                                                                                                                     ;
; NUEVO_DESIGN:u0|NUEVO_DESIGN_KEYS:keys|readdata[4]                                                                                                                                                                          ; Stuck at GND                   ; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:keys_s1_translator|av_readdata_pre[4]                                                                                               ;
;                                                                                                                                                                                                                             ; due to stuck port data_in      ;                                                                                                                                                                                                                                     ;
; NUEVO_DESIGN:u0|NUEVO_DESIGN_KEYS:keys|readdata[5]                                                                                                                                                                          ; Stuck at GND                   ; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:keys_s1_translator|av_readdata_pre[5]                                                                                               ;
;                                                                                                                                                                                                                             ; due to stuck port data_in      ;                                                                                                                                                                                                                                     ;
; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rdata_fifo|mem[1][31]                                                                                                 ; Stuck at GND                   ; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rdata_fifo|mem[0][16]                                                                                                         ;
;                                                                                                                                                                                                                             ; due to stuck port data_in      ;                                                                                                                                                                                                                                     ;
; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|NUEVO_DESIGN_mm_interconnect_0_cmd_mux_003:cmd_mux_004|share_count_zero_flag                                                                               ; Stuck at VCC                   ; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|NUEVO_DESIGN_mm_interconnect_0_cmd_mux_003:cmd_mux_004|share_count[0]                                                                                              ;
;                                                                                                                                                                                                                             ; due to stuck port data_in      ;                                                                                                                                                                                                                                     ;
; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|NUEVO_DESIGN_mm_interconnect_0_cmd_mux_003:cmd_mux_006|share_count_zero_flag                                                                               ; Stuck at VCC                   ; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|NUEVO_DESIGN_mm_interconnect_0_cmd_mux_003:cmd_mux_006|share_count[0]                                                                                              ;
;                                                                                                                                                                                                                             ; due to stuck port data_in      ;                                                                                                                                                                                                                                     ;
; NUEVO_DESIGN:u0|NUEVO_DESIGN_KEYS:keys|readdata[6]                                                                                                                                                                          ; Stuck at GND                   ; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:keys_s1_translator|av_readdata_pre[6]                                                                                               ;
;                                                                                                                                                                                                                             ; due to stuck port data_in      ;                                                                                                                                                                                                                                     ;
; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|NUEVO_DESIGN_mm_interconnect_0_cmd_mux_003:cmd_mux_005|share_count_zero_flag                                                                               ; Stuck at VCC                   ; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|NUEVO_DESIGN_mm_interconnect_0_cmd_mux_003:cmd_mux_005|share_count[0]                                                                                              ;
;                                                                                                                                                                                                                             ; due to stuck port data_in      ;                                                                                                                                                                                                                                     ;
; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|NUEVO_DESIGN_mm_interconnect_0_cmd_mux_003:cmd_mux_008|share_count_zero_flag                                                                               ; Stuck at VCC                   ; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|NUEVO_DESIGN_mm_interconnect_0_cmd_mux_003:cmd_mux_008|share_count[0]                                                                                              ;
;                                                                                                                                                                                                                             ; due to stuck port data_in      ;                                                                                                                                                                                                                                     ;
; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|NUEVO_DESIGN_mm_interconnect_0_cmd_mux_003:cmd_mux_009|share_count_zero_flag                                                                               ; Stuck at VCC                   ; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|NUEVO_DESIGN_mm_interconnect_0_cmd_mux_003:cmd_mux_009|share_count[0]                                                                                              ;
;                                                                                                                                                                                                                             ; due to stuck port data_in      ;                                                                                                                                                                                                                                     ;
; NUEVO_DESIGN:u0|NUEVO_DESIGN_KEYS:keys|readdata[7]                                                                                                                                                                          ; Stuck at GND                   ; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:keys_s1_translator|av_readdata_pre[7]                                                                                               ;
;                                                                                                                                                                                                                             ; due to stuck port data_in      ;                                                                                                                                                                                                                                     ;
; NUEVO_DESIGN:u0|NUEVO_DESIGN_KEYS:keys|readdata[8]                                                                                                                                                                          ; Stuck at GND                   ; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:keys_s1_translator|av_readdata_pre[8]                                                                                               ;
;                                                                                                                                                                                                                             ; due to stuck port data_in      ;                                                                                                                                                                                                                                     ;
; NUEVO_DESIGN:u0|NUEVO_DESIGN_KEYS:keys|readdata[9]                                                                                                                                                                          ; Stuck at GND                   ; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:keys_s1_translator|av_readdata_pre[9]                                                                                               ;
;                                                                                                                                                                                                                             ; due to stuck port data_in      ;                                                                                                                                                                                                                                     ;
; NUEVO_DESIGN:u0|NUEVO_DESIGN_KEYS:keys|readdata[11]                                                                                                                                                                         ; Stuck at GND                   ; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:keys_s1_translator|av_readdata_pre[11]                                                                                              ;
;                                                                                                                                                                                                                             ; due to stuck port data_in      ;                                                                                                                                                                                                                                     ;
; NUEVO_DESIGN:u0|NUEVO_DESIGN_KEYS:keys|readdata[12]                                                                                                                                                                         ; Stuck at GND                   ; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:keys_s1_translator|av_readdata_pre[12]                                                                                              ;
;                                                                                                                                                                                                                             ; due to stuck port data_in      ;                                                                                                                                                                                                                                     ;
; NUEVO_DESIGN:u0|NUEVO_DESIGN_KEYS:keys|readdata[14]                                                                                                                                                                         ; Stuck at GND                   ; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:keys_s1_translator|av_readdata_pre[14]                                                                                              ;
;                                                                                                                                                                                                                             ; due to stuck port data_in      ;                                                                                                                                                                                                                                     ;
; NUEVO_DESIGN:u0|NUEVO_DESIGN_KEYS:keys|readdata[15]                                                                                                                                                                         ; Stuck at GND                   ; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:keys_s1_translator|av_readdata_pre[15]                                                                                              ;
;                                                                                                                                                                                                                             ; due to stuck port data_in      ;                                                                                                                                                                                                                                     ;
; NUEVO_DESIGN:u0|NUEVO_DESIGN_KEYS:keys|readdata[16]                                                                                                                                                                         ; Stuck at GND                   ; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:keys_s1_translator|av_readdata_pre[16]                                                                                              ;
;                                                                                                                                                                                                                             ; due to stuck port data_in      ;                                                                                                                                                                                                                                     ;
; NUEVO_DESIGN:u0|NUEVO_DESIGN_KEYS:keys|readdata[17]                                                                                                                                                                         ; Stuck at GND                   ; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:keys_s1_translator|av_readdata_pre[17]                                                                                              ;
;                                                                                                                                                                                                                             ; due to stuck port data_in      ;                                                                                                                                                                                                                                     ;
; NUEVO_DESIGN:u0|NUEVO_DESIGN_KEYS:keys|readdata[18]                                                                                                                                                                         ; Stuck at GND                   ; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:keys_s1_translator|av_readdata_pre[18]                                                                                              ;
;                                                                                                                                                                                                                             ; due to stuck port data_in      ;                                                                                                                                                                                                                                     ;
; NUEVO_DESIGN:u0|NUEVO_DESIGN_KEYS:keys|readdata[19]                                                                                                                                                                         ; Stuck at GND                   ; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:keys_s1_translator|av_readdata_pre[19]                                                                                              ;
;                                                                                                                                                                                                                             ; due to stuck port data_in      ;                                                                                                                                                                                                                                     ;
; NUEVO_DESIGN:u0|NUEVO_DESIGN_KEYS:keys|readdata[20]                                                                                                                                                                         ; Stuck at GND                   ; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:keys_s1_translator|av_readdata_pre[20]                                                                                              ;
;                                                                                                                                                                                                                             ; due to stuck port data_in      ;                                                                                                                                                                                                                                     ;
; NUEVO_DESIGN:u0|NUEVO_DESIGN_KEYS:keys|readdata[21]                                                                                                                                                                         ; Stuck at GND                   ; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:keys_s1_translator|av_readdata_pre[21]                                                                                              ;
;                                                                                                                                                                                                                             ; due to stuck port data_in      ;                                                                                                                                                                                                                                     ;
; NUEVO_DESIGN:u0|NUEVO_DESIGN_KEYS:keys|readdata[22]                                                                                                                                                                         ; Stuck at GND                   ; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:keys_s1_translator|av_readdata_pre[22]                                                                                              ;
;                                                                                                                                                                                                                             ; due to stuck port data_in      ;                                                                                                                                                                                                                                     ;
; NUEVO_DESIGN:u0|NUEVO_DESIGN_KEYS:keys|readdata[23]                                                                                                                                                                         ; Stuck at GND                   ; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:keys_s1_translator|av_readdata_pre[23]                                                                                              ;
;                                                                                                                                                                                                                             ; due to stuck port data_in      ;                                                                                                                                                                                                                                     ;
; NUEVO_DESIGN:u0|NUEVO_DESIGN_KEYS:keys|readdata[24]                                                                                                                                                                         ; Stuck at GND                   ; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:keys_s1_translator|av_readdata_pre[24]                                                                                              ;
;                                                                                                                                                                                                                             ; due to stuck port data_in      ;                                                                                                                                                                                                                                     ;
; NUEVO_DESIGN:u0|NUEVO_DESIGN_KEYS:keys|readdata[25]                                                                                                                                                                         ; Stuck at GND                   ; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:keys_s1_translator|av_readdata_pre[25]                                                                                              ;
;                                                                                                                                                                                                                             ; due to stuck port data_in      ;                                                                                                                                                                                                                                     ;
; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:seg4_s1_translator|av_readdata_pre[10]                                                                                      ; Stuck at GND                   ; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:seg4_s1_agent_rdata_fifo|mem[0][10]                                                                                                          ;
;                                                                                                                                                                                                                             ; due to stuck port data_in      ;                                                                                                                                                                                                                                     ;
; NUEVO_DESIGN:u0|NUEVO_DESIGN_KEYS:keys|readdata[26]                                                                                                                                                                         ; Stuck at GND                   ; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:keys_s1_translator|av_readdata_pre[26]                                                                                              ;
;                                                                                                                                                                                                                             ; due to stuck port data_in      ;                                                                                                                                                                                                                                     ;
; NUEVO_DESIGN:u0|NUEVO_DESIGN_KEYS:keys|readdata[27]                                                                                                                                                                         ; Stuck at GND                   ; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:keys_s1_translator|av_readdata_pre[27]                                                                                              ;
;                                                                                                                                                                                                                             ; due to stuck port data_in      ;                                                                                                                                                                                                                                     ;
; NUEVO_DESIGN:u0|NUEVO_DESIGN_KEYS:keys|readdata[28]                                                                                                                                                                         ; Stuck at GND                   ; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:keys_s1_translator|av_readdata_pre[28]                                                                                              ;
;                                                                                                                                                                                                                             ; due to stuck port data_in      ;                                                                                                                                                                                                                                     ;
; NUEVO_DESIGN:u0|NUEVO_DESIGN_KEYS:keys|readdata[29]                                                                                                                                                                         ; Stuck at GND                   ; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:keys_s1_translator|av_readdata_pre[29]                                                                                              ;
;                                                                                                                                                                                                                             ; due to stuck port data_in      ;                                                                                                                                                                                                                                     ;
; NUEVO_DESIGN:u0|NUEVO_DESIGN_KEYS:keys|readdata[30]                                                                                                                                                                         ; Stuck at GND                   ; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:keys_s1_translator|av_readdata_pre[30]                                                                                              ;
;                                                                                                                                                                                                                             ; due to stuck port data_in      ;                                                                                                                                                                                                                                     ;
; NUEVO_DESIGN:u0|NUEVO_DESIGN_SW:sw|readdata[11]                                                                                                                                                                             ; Stuck at GND                   ; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sw_s1_translator|av_readdata_pre[11]                                                                                                ;
;                                                                                                                                                                                                                             ; due to stuck port data_in      ;                                                                                                                                                                                                                                     ;
; NUEVO_DESIGN:u0|NUEVO_DESIGN_SW:sw|readdata[12]                                                                                                                                                                             ; Stuck at GND                   ; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sw_s1_translator|av_readdata_pre[12]                                                                                                ;
;                                                                                                                                                                                                                             ; due to stuck port data_in      ;                                                                                                                                                                                                                                     ;
; NUEVO_DESIGN:u0|NUEVO_DESIGN_SW:sw|readdata[13]                                                                                                                                                                             ; Stuck at GND                   ; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sw_s1_translator|av_readdata_pre[13]                                                                                                ;
;                                                                                                                                                                                                                             ; due to stuck port data_in      ;                                                                                                                                                                                                                                     ;
; NUEVO_DESIGN:u0|NUEVO_DESIGN_SW:sw|readdata[14]                                                                                                                                                                             ; Stuck at GND                   ; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sw_s1_translator|av_readdata_pre[14]                                                                                                ;
;                                                                                                                                                                                                                             ; due to stuck port data_in      ;                                                                                                                                                                                                                                     ;
; NUEVO_DESIGN:u0|NUEVO_DESIGN_SW:sw|readdata[15]                                                                                                                                                                             ; Stuck at GND                   ; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sw_s1_translator|av_readdata_pre[15]                                                                                                ;
;                                                                                                                                                                                                                             ; due to stuck port data_in      ;                                                                                                                                                                                                                                     ;
; NUEVO_DESIGN:u0|NUEVO_DESIGN_SW:sw|readdata[16]                                                                                                                                                                             ; Stuck at GND                   ; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sw_s1_translator|av_readdata_pre[16]                                                                                                ;
;                                                                                                                                                                                                                             ; due to stuck port data_in      ;                                                                                                                                                                                                                                     ;
; NUEVO_DESIGN:u0|NUEVO_DESIGN_SW:sw|readdata[17]                                                                                                                                                                             ; Stuck at GND                   ; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sw_s1_translator|av_readdata_pre[17]                                                                                                ;
;                                                                                                                                                                                                                             ; due to stuck port data_in      ;                                                                                                                                                                                                                                     ;
; NUEVO_DESIGN:u0|NUEVO_DESIGN_SW:sw|readdata[18]                                                                                                                                                                             ; Stuck at GND                   ; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sw_s1_translator|av_readdata_pre[18]                                                                                                ;
;                                                                                                                                                                                                                             ; due to stuck port data_in      ;                                                                                                                                                                                                                                     ;
; NUEVO_DESIGN:u0|NUEVO_DESIGN_SW:sw|readdata[19]                                                                                                                                                                             ; Stuck at GND                   ; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sw_s1_translator|av_readdata_pre[19]                                                                                                ;
;                                                                                                                                                                                                                             ; due to stuck port data_in      ;                                                                                                                                                                                                                                     ;
; NUEVO_DESIGN:u0|NUEVO_DESIGN_SW:sw|readdata[20]                                                                                                                                                                             ; Stuck at GND                   ; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sw_s1_translator|av_readdata_pre[20]                                                                                                ;
;                                                                                                                                                                                                                             ; due to stuck port data_in      ;                                                                                                                                                                                                                                     ;
; NUEVO_DESIGN:u0|NUEVO_DESIGN_SW:sw|readdata[21]                                                                                                                                                                             ; Stuck at GND                   ; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sw_s1_translator|av_readdata_pre[21]                                                                                                ;
;                                                                                                                                                                                                                             ; due to stuck port data_in      ;                                                                                                                                                                                                                                     ;
; NUEVO_DESIGN:u0|NUEVO_DESIGN_SW:sw|readdata[22]                                                                                                                                                                             ; Stuck at GND                   ; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sw_s1_translator|av_readdata_pre[22]                                                                                                ;
;                                                                                                                                                                                                                             ; due to stuck port data_in      ;                                                                                                                                                                                                                                     ;
; NUEVO_DESIGN:u0|NUEVO_DESIGN_SW:sw|readdata[23]                                                                                                                                                                             ; Stuck at GND                   ; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sw_s1_translator|av_readdata_pre[23]                                                                                                ;
;                                                                                                                                                                                                                             ; due to stuck port data_in      ;                                                                                                                                                                                                                                     ;
; NUEVO_DESIGN:u0|NUEVO_DESIGN_SW:sw|readdata[24]                                                                                                                                                                             ; Stuck at GND                   ; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sw_s1_translator|av_readdata_pre[24]                                                                                                ;
;                                                                                                                                                                                                                             ; due to stuck port data_in      ;                                                                                                                                                                                                                                     ;
; NUEVO_DESIGN:u0|NUEVO_DESIGN_SW:sw|readdata[25]                                                                                                                                                                             ; Stuck at GND                   ; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sw_s1_translator|av_readdata_pre[25]                                                                                                ;
;                                                                                                                                                                                                                             ; due to stuck port data_in      ;                                                                                                                                                                                                                                     ;
; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|NUEVO_DESIGN_mm_interconnect_0_cmd_mux_003:cmd_mux_007|share_count_zero_flag                                                                               ; Stuck at VCC                   ; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|NUEVO_DESIGN_mm_interconnect_0_cmd_mux_003:cmd_mux_007|share_count[0]                                                                                              ;
;                                                                                                                                                                                                                             ; due to stuck port data_in      ;                                                                                                                                                                                                                                     ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 3829  ;
; Number of registers using Synchronous Clear  ; 220   ;
; Number of registers using Synchronous Load   ; 695   ;
; Number of registers using Asynchronous Clear ; 3555  ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 2667  ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Inverted Register Statistics                                                                                                                                                                                                                                                                                                              ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; Inverted Register                                                                                                                                                                                                                                                                                                               ; Fan out ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_1:mm_interconnect_1|altera_merlin_master_agent:nios2_qsys_0_instruction_master_agent|hold_waitrequest                                                                                                                                                                              ; 31      ;
; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_master_ni:hps_0_h2f_lw_axi_master_agent|sop_enable                                                                                                                                                                                           ; 56      ;
; NUEVO_DESIGN:u0|NUEVO_DESIGN_SDRAM:sdram|m_cmd[1]                                                                                                                                                                                                                                                                               ; 2       ;
; NUEVO_DESIGN:u0|NUEVO_DESIGN_SDRAM:sdram|m_cmd[3]                                                                                                                                                                                                                                                                               ; 1       ;
; NUEVO_DESIGN:u0|NUEVO_DESIGN_SDRAM:sdram|m_cmd[2]                                                                                                                                                                                                                                                                               ; 2       ;
; NUEVO_DESIGN:u0|NUEVO_DESIGN_SDRAM:sdram|m_cmd[0]                                                                                                                                                                                                                                                                               ; 2       ;
; NUEVO_DESIGN:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                                                                                   ; 116     ;
; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|NUEVO_DESIGN_mm_interconnect_0_cmd_mux_003:cmd_mux_011|altera_merlin_arbitrator:arb|top_priority_reg[0]                                                                                                                                                        ; 3       ;
; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|NUEVO_DESIGN_mm_interconnect_0_cmd_mux_003:cmd_mux_009|altera_merlin_arbitrator:arb|top_priority_reg[0]                                                                                                                                                        ; 3       ;
; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|NUEVO_DESIGN_mm_interconnect_0_cmd_mux_003:cmd_mux_010|altera_merlin_arbitrator:arb|top_priority_reg[0]                                                                                                                                                        ; 2       ;
; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|NUEVO_DESIGN_mm_interconnect_0_cmd_mux_003:cmd_mux_007|altera_merlin_arbitrator:arb|top_priority_reg[0]                                                                                                                                                        ; 3       ;
; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|NUEVO_DESIGN_mm_interconnect_0_cmd_mux_003:cmd_mux_008|altera_merlin_arbitrator:arb|top_priority_reg[0]                                                                                                                                                        ; 3       ;
; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|NUEVO_DESIGN_mm_interconnect_0_cmd_mux_003:cmd_mux_003|altera_merlin_arbitrator:arb|top_priority_reg[0]                                                                                                                                                        ; 3       ;
; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|NUEVO_DESIGN_mm_interconnect_0_cmd_mux_003:cmd_mux_005|altera_merlin_arbitrator:arb|top_priority_reg[0]                                                                                                                                                        ; 3       ;
; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|NUEVO_DESIGN_mm_interconnect_0_cmd_mux_003:cmd_mux_004|altera_merlin_arbitrator:arb|top_priority_reg[0]                                                                                                                                                        ; 3       ;
; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|NUEVO_DESIGN_mm_interconnect_0_cmd_mux_003:cmd_mux_006|altera_merlin_arbitrator:arb|top_priority_reg[0]                                                                                                                                                        ; 3       ;
; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|NUEVO_DESIGN_mm_interconnect_0_cmd_mux_002:cmd_mux_002|altera_merlin_arbitrator:arb|top_priority_reg[0]                                                                                                                                                        ; 3       ;
; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_master_ni:hps_0_h2f_axi_master_agent|sop_enable                                                                                                                                                                                              ; 59      ;
; NUEVO_DESIGN:u0|NUEVO_DESIGN_SDRAM:sdram|i_addr[12]                                                                                                                                                                                                                                                                             ; 11      ;
; NUEVO_DESIGN:u0|NUEVO_DESIGN_SDRAM:sdram|i_cmd[1]                                                                                                                                                                                                                                                                               ; 2       ;
; NUEVO_DESIGN:u0|NUEVO_DESIGN_SDRAM:sdram|i_cmd[3]                                                                                                                                                                                                                                                                               ; 2       ;
; NUEVO_DESIGN:u0|NUEVO_DESIGN_SDRAM:sdram|i_cmd[2]                                                                                                                                                                                                                                                                               ; 2       ;
; NUEVO_DESIGN:u0|NUEVO_DESIGN_SDRAM:sdram|i_cmd[0]                                                                                                                                                                                                                                                                               ; 2       ;
; NUEVO_DESIGN:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]                                                                                                                                                                                    ; 1       ;
; NUEVO_DESIGN:u0|NUEVO_DESIGN_nios2_qsys_0:nios2_qsys_0|M_pipe_flush                                                                                                                                                                                                                                                             ; 6       ;
; NUEVO_DESIGN:u0|altera_reset_controller:rst_controller|r_sync_rst_chain[1]                                                                                                                                                                                                                                                      ; 1       ;
; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|empty                                                                                                                                                                                                          ; 2       ;
; NUEVO_DESIGN:u0|NUEVO_DESIGN_SDRAM:sdram|refresh_counter[7]                                                                                                                                                                                                                                                                     ; 2       ;
; NUEVO_DESIGN:u0|NUEVO_DESIGN_SDRAM:sdram|refresh_counter[12]                                                                                                                                                                                                                                                                    ; 2       ;
; NUEVO_DESIGN:u0|NUEVO_DESIGN_SDRAM:sdram|refresh_counter[9]                                                                                                                                                                                                                                                                     ; 2       ;
; NUEVO_DESIGN:u0|NUEVO_DESIGN_SDRAM:sdram|refresh_counter[8]                                                                                                                                                                                                                                                                     ; 2       ;
; NUEVO_DESIGN:u0|NUEVO_DESIGN_SDRAM:sdram|refresh_counter[3]                                                                                                                                                                                                                                                                     ; 2       ;
; NUEVO_DESIGN:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]                                                                                                                                                                                    ; 1       ;
; NUEVO_DESIGN:u0|NUEVO_DESIGN_nios2_qsys_0:nios2_qsys_0|M_wr_dst_reg                                                                                                                                                                                                                                                             ; 67      ;
; NUEVO_DESIGN:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer_int_chain[3]                                                                                                                                                                                                                                   ; 1       ;
; NUEVO_DESIGN:u0|altera_reset_controller:rst_controller|r_sync_rst_chain[2]                                                                                                                                                                                                                                                      ; 2       ;
; NUEVO_DESIGN:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer_int_chain[2]                                                                                                                                                                                                                                   ; 4       ;
; NUEVO_DESIGN:u0|altera_reset_controller:rst_controller|r_sync_rst_chain[3]                                                                                                                                                                                                                                                      ; 1       ;
; NUEVO_DESIGN:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer_int_chain[1]                                                                                                                                                                                                                                   ; 1       ;
; NUEVO_DESIGN:u0|NUEVO_DESIGN_nios2_qsys_0:nios2_qsys_0|M_pipe_flush_waddr[24]                                                                                                                                                                                                                                                   ; 1       ;
; NUEVO_DESIGN:u0|NUEVO_DESIGN_nios2_qsys_0:nios2_qsys_0|ic_tag_clr_valid_bits                                                                                                                                                                                                                                                    ; 1       ;
; NUEVO_DESIGN:u0|NUEVO_DESIGN_nios2_qsys_0:nios2_qsys_0|M_pipe_flush_waddr[16]                                                                                                                                                                                                                                                   ; 1       ;
; NUEVO_DESIGN:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer_int_chain[0]                                                                                                                                                                                                                                   ; 1       ;
; NUEVO_DESIGN:u0|NUEVO_DESIGN_nios2_qsys_0:nios2_qsys_0|clr_break_line                                                                                                                                                                                                                                                           ; 3       ;
; NUEVO_DESIGN:u0|NUEVO_DESIGN_TIMER:timer|internal_counter[3]                                                                                                                                                                                                                                                                    ; 3       ;
; NUEVO_DESIGN:u0|NUEVO_DESIGN_TIMER:timer|internal_counter[15]                                                                                                                                                                                                                                                                   ; 3       ;
; NUEVO_DESIGN:u0|NUEVO_DESIGN_TIMER:timer|internal_counter[14]                                                                                                                                                                                                                                                                   ; 3       ;
; NUEVO_DESIGN:u0|NUEVO_DESIGN_TIMER:timer|internal_counter[9]                                                                                                                                                                                                                                                                    ; 3       ;
; NUEVO_DESIGN:u0|NUEVO_DESIGN_TIMER:timer|internal_counter[8]                                                                                                                                                                                                                                                                    ; 3       ;
; NUEVO_DESIGN:u0|NUEVO_DESIGN_TIMER:timer|internal_counter[6]                                                                                                                                                                                                                                                                    ; 3       ;
; NUEVO_DESIGN:u0|NUEVO_DESIGN_TIMER:timer|internal_counter[2]                                                                                                                                                                                                                                                                    ; 3       ;
; NUEVO_DESIGN:u0|NUEVO_DESIGN_TIMER:timer|internal_counter[1]                                                                                                                                                                                                                                                                    ; 3       ;
; NUEVO_DESIGN:u0|NUEVO_DESIGN_TIMER:timer|internal_counter[0]                                                                                                                                                                                                                                                                    ; 3       ;
; NUEVO_DESIGN:u0|NUEVO_DESIGN_TIMER:timer|period_l_register[15]                                                                                                                                                                                                                                                                  ; 2       ;
; NUEVO_DESIGN:u0|NUEVO_DESIGN_TIMER:timer|period_l_register[14]                                                                                                                                                                                                                                                                  ; 2       ;
; NUEVO_DESIGN:u0|NUEVO_DESIGN_TIMER:timer|period_l_register[8]                                                                                                                                                                                                                                                                   ; 2       ;
; NUEVO_DESIGN:u0|NUEVO_DESIGN_TIMER:timer|period_l_register[9]                                                                                                                                                                                                                                                                   ; 2       ;
; NUEVO_DESIGN:u0|NUEVO_DESIGN_TIMER:timer|period_l_register[6]                                                                                                                                                                                                                                                                   ; 2       ;
; NUEVO_DESIGN:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                                                                                       ; 1       ;
; NUEVO_DESIGN:u0|NUEVO_DESIGN_TIMER:timer|period_l_register[3]                                                                                                                                                                                                                                                                   ; 2       ;
; NUEVO_DESIGN:u0|NUEVO_DESIGN_TIMER:timer|period_l_register[2]                                                                                                                                                                                                                                                                   ; 2       ;
; NUEVO_DESIGN:u0|NUEVO_DESIGN_TIMER:timer|period_l_register[1]                                                                                                                                                                                                                                                                   ; 2       ;
; NUEVO_DESIGN:u0|NUEVO_DESIGN_TIMER:timer|period_l_register[0]                                                                                                                                                                                                                                                                   ; 2       ;
; NUEVO_DESIGN:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]                                                                                                                                                                                        ; 1       ;
; NUEVO_DESIGN:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]                                                                                                                                                                                        ; 1       ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1] ; 3       ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2] ; 3       ;
; Total number of inverted registers = 67                                                                                                                                                                                                                                                                                         ;         ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Packed Into Inferred Megafunctions                                                                                                                                                                                                                                     ;
+----------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------+------+
; Register Name                                                                                                                                ; Megafunction                                                                                                               ; Type ;
+----------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------+------+
; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|internal_out_payload[0..15] ; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|mem_rtl_0 ; RAM  ;
+----------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------+------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                                                                                                                                                                                                              ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                                                                                                                                                                                                    ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |HPS_FPGA|NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:nios2_qsys_0_data_master_to_sdram_s1_cmd_width_adapter|address_reg[28]                                                                 ;
; 3:1                ; 27 bits   ; 54 LEs        ; 27 LEs               ; 27 LEs                 ; Yes        ; |HPS_FPGA|NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:nios2_qsys_0_data_master_to_sdram_s1_cmd_width_adapter|address_reg[6]                                                                  ;
; 3:1                ; 6 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; Yes        ; |HPS_FPGA|NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem_used[1]                                                                                                          ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |HPS_FPGA|NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:keys_s1_translator|wait_latency_counter[1]                                                                                          ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |HPS_FPGA|NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:timer_s1_translator|wait_latency_counter[1]                                                                                         ;
; 4:1                ; 23 bits   ; 46 LEs        ; 0 LEs                ; 46 LEs                 ; Yes        ; |HPS_FPGA|NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_master_ni:hps_0_h2f_axi_master_agent|altera_merlin_address_alignment:align_address_to_size|address_burst[15]                                     ;
; 4:1                ; 16 bits   ; 32 LEs        ; 32 LEs               ; 0 LEs                  ; No         ; |HPS_FPGA|NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:hps_0_h2f_axi_master_wr_to_sdram_s1_cmd_width_adapter|Mux7                                                                             ;
; 3:1                ; 6 bits    ; 12 LEs        ; 12 LEs               ; 0 LEs                  ; No         ; |HPS_FPGA|NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:keys_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt[6]  ;
; 3:1                ; 7 bits    ; 14 LEs        ; 14 LEs               ; 0 LEs                  ; No         ; |HPS_FPGA|NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt[1] ;
; 3:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; No         ; |HPS_FPGA|NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:hps_0_h2f_axi_master_wr_to_sdram_s1_cmd_width_adapter|out_data[54]                                                                     ;
; 3:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; No         ; |HPS_FPGA|NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:hps_0_h2f_axi_master_wr_to_sdram_s1_cmd_width_adapter|out_data[18]                                                                     ;
; 4:1                ; 5 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; No         ; |HPS_FPGA|NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:keys_s1_agent_rsp_fifo|mem                                                                                                                   ;
; 3:1                ; 7 bits    ; 14 LEs        ; 14 LEs               ; 0 LEs                  ; No         ; |HPS_FPGA|NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_master_ni:hps_0_h2f_axi_master_agent|Selector4                                                                                                   ;
; 3:1                ; 7 bits    ; 14 LEs        ; 14 LEs               ; 0 LEs                  ; No         ; |HPS_FPGA|NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_master_ni:hps_0_h2f_axi_master_agent|Selector15                                                                                                  ;
; 5:1                ; 3 bits    ; 9 LEs         ; 9 LEs                ; 0 LEs                  ; No         ; |HPS_FPGA|NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|NUEVO_DESIGN_mm_interconnect_0_router_001:router_001|src_channel[3]                                                                                                ;
; 6:1                ; 4 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; No         ; |HPS_FPGA|NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|NUEVO_DESIGN_mm_interconnect_0_router_001:router_001|src_channel[0]                                                                                                ;
; 6:1                ; 3 bits    ; 12 LEs        ; 12 LEs               ; 0 LEs                  ; No         ; |HPS_FPGA|NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|NUEVO_DESIGN_mm_interconnect_0_router_001:router_002|src_channel[3]                                                                                                ;
; 7:1                ; 4 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; No         ; |HPS_FPGA|NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|NUEVO_DESIGN_mm_interconnect_0_router_001:router_002|src_channel[2]                                                                                                ;
; 11:1               ; 2 bits    ; 14 LEs        ; 14 LEs               ; 0 LEs                  ; No         ; |HPS_FPGA|NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|NUEVO_DESIGN_mm_interconnect_0_router:router|src_channel[3]                                                                                                        ;
; 5:1                ; 32 bits   ; 96 LEs        ; 96 LEs               ; 0 LEs                  ; No         ; |HPS_FPGA|NUEVO_DESIGN:u0|NUEVO_DESIGN_RAM:ram|altsyncram:the_altsyncram|altsyncram_2nm1:auto_generated|mux_7hb:mux2|l3_w31_n0_mux_dataout                                                                                                    ;
; 3:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; Yes        ; |HPS_FPGA|NUEVO_DESIGN:u0|NUEVO_DESIGN_nios2_qsys_0:nios2_qsys_0|E_src1_prelim[23]                                                                                                                                                            ;
; 3:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; Yes        ; |HPS_FPGA|NUEVO_DESIGN:u0|NUEVO_DESIGN_nios2_qsys_0:nios2_qsys_0|E_src2_prelim[23]                                                                                                                                                            ;
; 4:1                ; 15 bits   ; 30 LEs        ; 30 LEs               ; 0 LEs                  ; Yes        ; |HPS_FPGA|NUEVO_DESIGN:u0|NUEVO_DESIGN_nios2_qsys_0:nios2_qsys_0|F_pc[17]                                                                                                                                                                     ;
; 4:1                ; 15 bits   ; 30 LEs        ; 0 LEs                ; 30 LEs                 ; Yes        ; |HPS_FPGA|NUEVO_DESIGN:u0|NUEVO_DESIGN_nios2_qsys_0:nios2_qsys_0|E_src2_imm[21]                                                                                                                                                               ;
; 4:1                ; 10 bits   ; 20 LEs        ; 20 LEs               ; 0 LEs                  ; No         ; |HPS_FPGA|NUEVO_DESIGN:u0|NUEVO_DESIGN_nios2_qsys_0:nios2_qsys_0|F_ic_tag_rd_addr_nxt[4]                                                                                                                                                      ;
; 4:1                ; 5 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; No         ; |HPS_FPGA|NUEVO_DESIGN:u0|NUEVO_DESIGN_nios2_qsys_0:nios2_qsys_0|D_dst_regnum[4]                                                                                                                                                              ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |HPS_FPGA|NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sw_s1_translator|wait_latency_counter[1]                                                                                            ;
; 3:1                ; 7 bits    ; 14 LEs        ; 14 LEs               ; 0 LEs                  ; Yes        ; |HPS_FPGA|NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sw_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[8]                                               ;
; 3:1                ; 6 bits    ; 12 LEs        ; 12 LEs               ; 0 LEs                  ; No         ; |HPS_FPGA|NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sw_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt[5]    ;
; 4:1                ; 5 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; No         ; |HPS_FPGA|NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sw_s1_agent_rsp_fifo|mem                                                                                                                     ;
; 4:1                ; 6 bits    ; 12 LEs        ; 12 LEs               ; 0 LEs                  ; Yes        ; |HPS_FPGA|NUEVO_DESIGN:u0|NUEVO_DESIGN_nios2_qsys_0:nios2_qsys_0|M_rot_mask[1]                                                                                                                                                                ;
; 4:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; No         ; |HPS_FPGA|NUEVO_DESIGN:u0|NUEVO_DESIGN_nios2_qsys_0:nios2_qsys_0|M_rot[0]                                                                                                                                                                     ;
; 3:1                ; 7 bits    ; 14 LEs        ; 14 LEs               ; 0 LEs                  ; Yes        ; |HPS_FPGA|NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:ram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[8]                                              ;
; 4:1                ; 6 bits    ; 12 LEs        ; 12 LEs               ; 0 LEs                  ; Yes        ; |HPS_FPGA|NUEVO_DESIGN:u0|NUEVO_DESIGN_nios2_qsys_0:nios2_qsys_0|ic_tag_wraddress[1]                                                                                                                                                          ;
; 4:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |HPS_FPGA|NUEVO_DESIGN:u0|NUEVO_DESIGN_SDRAM:sdram|m_data[0]                                                                                                                                                                                  ;
; 4:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |HPS_FPGA|NUEVO_DESIGN:u0|NUEVO_DESIGN_SDRAM:sdram|m_bank[0]                                                                                                                                                                                  ;
; 6:1                ; 3 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; Yes        ; |HPS_FPGA|NUEVO_DESIGN:u0|NUEVO_DESIGN_SDRAM:sdram|m_addr[10]                                                                                                                                                                                 ;
; 7:1                ; 2 bits    ; 8 LEs         ; 6 LEs                ; 2 LEs                  ; Yes        ; |HPS_FPGA|NUEVO_DESIGN:u0|NUEVO_DESIGN_SDRAM:sdram|m_addr[5]                                                                                                                                                                                  ;
; 7:1                ; 8 bits    ; 32 LEs        ; 24 LEs               ; 8 LEs                  ; Yes        ; |HPS_FPGA|NUEVO_DESIGN:u0|NUEVO_DESIGN_SDRAM:sdram|m_addr[0]                                                                                                                                                                                  ;
; 7:1                ; 44 bits   ; 176 LEs       ; 0 LEs                ; 176 LEs                ; Yes        ; |HPS_FPGA|NUEVO_DESIGN:u0|NUEVO_DESIGN_SDRAM:sdram|active_addr[6]                                                                                                                                                                             ;
; 10:1               ; 2 bits    ; 12 LEs        ; 8 LEs                ; 4 LEs                  ; No         ; |HPS_FPGA|NUEVO_DESIGN:u0|NUEVO_DESIGN_SDRAM:sdram|Selector34                                                                                                                                                                                 ;
; 12:1               ; 2 bits    ; 16 LEs        ; 10 LEs               ; 6 LEs                  ; No         ; |HPS_FPGA|NUEVO_DESIGN:u0|NUEVO_DESIGN_SDRAM:sdram|Selector24                                                                                                                                                                                 ;
; 16:1               ; 2 bits    ; 20 LEs        ; 14 LEs               ; 6 LEs                  ; No         ; |HPS_FPGA|NUEVO_DESIGN:u0|NUEVO_DESIGN_SDRAM:sdram|Selector27                                                                                                                                                                                 ;
; 5:1                ; 2 bits    ; 6 LEs         ; 4 LEs                ; 2 LEs                  ; Yes        ; |HPS_FPGA|NUEVO_DESIGN:u0|NUEVO_DESIGN_SDRAM:sdram|i_count[0]                                                                                                                                                                                 ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |HPS_FPGA|NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:hps_0_h2f_axi_master_wr_to_sdram_s1_cmd_width_adapter|Mux1                                                                             ;
; 3:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; Yes        ; |HPS_FPGA|NUEVO_DESIGN:u0|NUEVO_DESIGN_nios2_qsys_0:nios2_qsys_0|M_st_data[30]                                                                                                                                                                ;
; 5:1                ; 2 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; Yes        ; |HPS_FPGA|NUEVO_DESIGN:u0|NUEVO_DESIGN_nios2_qsys_0:nios2_qsys_0|M_mem_byte_en[2]                                                                                                                                                             ;
; 4:1                ; 33 bits   ; 66 LEs        ; 66 LEs               ; 0 LEs                  ; No         ; |HPS_FPGA|NUEVO_DESIGN:u0|NUEVO_DESIGN_nios2_qsys_0:nios2_qsys_0|E_logic_result[30]                                                                                                                                                           ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |HPS_FPGA|NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:leds_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1]                                             ;
; 3:1                ; 7 bits    ; 14 LEs        ; 14 LEs               ; 0 LEs                  ; Yes        ; |HPS_FPGA|NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:leds_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[8]                                             ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |HPS_FPGA|NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:keys_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1]                                             ;
; 3:1                ; 7 bits    ; 14 LEs        ; 14 LEs               ; 0 LEs                  ; Yes        ; |HPS_FPGA|NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:keys_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[7]                                             ;
; 3:1                ; 7 bits    ; 14 LEs        ; 14 LEs               ; 0 LEs                  ; No         ; |HPS_FPGA|NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|source0_data[60]                ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |HPS_FPGA|NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:leds_s1_translator|wait_latency_counter[0]                                                                                          ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |HPS_FPGA|NUEVO_DESIGN:u0|NUEVO_DESIGN_nios2_qsys_0:nios2_qsys_0|ic_fill_ap_cnt[2]                                                                                                                                                            ;
; 3:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |HPS_FPGA|NUEVO_DESIGN:u0|NUEVO_DESIGN_nios2_qsys_0:nios2_qsys_0|ic_fill_ap_offset[0]                                                                                                                                                         ;
; 3:1                ; 6 bits    ; 12 LEs        ; 12 LEs               ; 0 LEs                  ; No         ; |HPS_FPGA|NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:leds_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt[2]  ;
; 4:1                ; 5 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; No         ; |HPS_FPGA|NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:leds_s1_agent_rsp_fifo|mem                                                                                                                   ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |HPS_FPGA|NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[3]                                            ;
; 5:1                ; 4 bits    ; 12 LEs        ; 12 LEs               ; 0 LEs                  ; No         ; |HPS_FPGA|NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_to_hps_0_h2f_axi_master_wr_rsp_width_adapter|ShiftRight0                                                                      ;
; 4:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; Yes        ; |HPS_FPGA|NUEVO_DESIGN:u0|NUEVO_DESIGN_nios2_qsys_0:nios2_qsys_0|av_ld_data_aligned_or_div[0]                                                                                                                                                 ;
; 3:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; Yes        ; |HPS_FPGA|NUEVO_DESIGN:u0|NUEVO_DESIGN_nios2_qsys_0:nios2_qsys_0|av_ld_data_aligned_or_div[8]                                                                                                                                                 ;
; 4:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; No         ; |HPS_FPGA|NUEVO_DESIGN:u0|NUEVO_DESIGN_nios2_qsys_0:nios2_qsys_0|M_wr_data_unfiltered[31]                                                                                                                                                     ;
; 4:1                ; 23 bits   ; 46 LEs        ; 0 LEs                ; 46 LEs                 ; Yes        ; |HPS_FPGA|NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_master_ni:hps_0_h2f_lw_axi_master_agent|altera_merlin_address_alignment:align_address_to_size|address_burst[29]                                  ;
; 3:1                ; 7 bits    ; 14 LEs        ; 14 LEs               ; 0 LEs                  ; No         ; |HPS_FPGA|NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_master_ni:hps_0_h2f_lw_axi_master_agent|Selector1                                                                                                ;
; 3:1                ; 7 bits    ; 14 LEs        ; 14 LEs               ; 0 LEs                  ; No         ; |HPS_FPGA|NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_master_ni:hps_0_h2f_lw_axi_master_agent|Selector9                                                                                                ;
; 3:1                ; 7 bits    ; 14 LEs        ; 14 LEs               ; 0 LEs                  ; Yes        ; |HPS_FPGA|NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:timer_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[6]                                            ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |HPS_FPGA|NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:seg6_s1_translator|wait_latency_counter[0]                                                                                          ;
; 3:1                ; 7 bits    ; 14 LEs        ; 14 LEs               ; 0 LEs                  ; Yes        ; |HPS_FPGA|NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:seg6_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[5]                                             ;
; 3:1                ; 6 bits    ; 12 LEs        ; 12 LEs               ; 0 LEs                  ; No         ; |HPS_FPGA|NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:seg6_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt[7]  ;
; 4:1                ; 5 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; No         ; |HPS_FPGA|NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:seg6_s1_agent_rsp_fifo|mem                                                                                                                   ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |HPS_FPGA|NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:seg4_s1_translator|wait_latency_counter[0]                                                                                          ;
; 3:1                ; 7 bits    ; 14 LEs        ; 14 LEs               ; 0 LEs                  ; Yes        ; |HPS_FPGA|NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:seg4_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[5]                                             ;
; 3:1                ; 6 bits    ; 12 LEs        ; 12 LEs               ; 0 LEs                  ; No         ; |HPS_FPGA|NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:seg4_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt[7]  ;
; 4:1                ; 5 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; No         ; |HPS_FPGA|NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:seg4_s1_agent_rsp_fifo|mem                                                                                                                   ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |HPS_FPGA|NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:seg3_s1_translator|wait_latency_counter[0]                                                                                          ;
; 3:1                ; 7 bits    ; 14 LEs        ; 14 LEs               ; 0 LEs                  ; Yes        ; |HPS_FPGA|NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:seg3_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[5]                                             ;
; 3:1                ; 6 bits    ; 12 LEs        ; 12 LEs               ; 0 LEs                  ; No         ; |HPS_FPGA|NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:seg3_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt[7]  ;
; 4:1                ; 5 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; No         ; |HPS_FPGA|NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:seg3_s1_agent_rsp_fifo|mem                                                                                                                   ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |HPS_FPGA|NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:seg5_s1_translator|wait_latency_counter[0]                                                                                          ;
; 3:1                ; 7 bits    ; 14 LEs        ; 14 LEs               ; 0 LEs                  ; Yes        ; |HPS_FPGA|NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:seg5_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[5]                                             ;
; 3:1                ; 6 bits    ; 12 LEs        ; 12 LEs               ; 0 LEs                  ; No         ; |HPS_FPGA|NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:seg5_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt[7]  ;
; 4:1                ; 5 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; No         ; |HPS_FPGA|NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:seg5_s1_agent_rsp_fifo|mem                                                                                                                   ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |HPS_FPGA|NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:seg2_s1_translator|wait_latency_counter[0]                                                                                          ;
; 3:1                ; 7 bits    ; 14 LEs        ; 14 LEs               ; 0 LEs                  ; Yes        ; |HPS_FPGA|NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:seg2_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[5]                                             ;
; 3:1                ; 6 bits    ; 12 LEs        ; 12 LEs               ; 0 LEs                  ; No         ; |HPS_FPGA|NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:seg2_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt[7]  ;
; 4:1                ; 5 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; No         ; |HPS_FPGA|NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:seg2_s1_agent_rsp_fifo|mem                                                                                                                   ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |HPS_FPGA|NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:seg1_s1_translator|wait_latency_counter[0]                                                                                          ;
; 3:1                ; 7 bits    ; 14 LEs        ; 14 LEs               ; 0 LEs                  ; Yes        ; |HPS_FPGA|NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:seg1_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[5]                                             ;
; 3:1                ; 6 bits    ; 12 LEs        ; 12 LEs               ; 0 LEs                  ; No         ; |HPS_FPGA|NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:seg1_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt[7]  ;
; 4:1                ; 5 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; No         ; |HPS_FPGA|NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:seg1_s1_agent_rsp_fifo|mem                                                                                                                   ;
; 5:1                ; 32 bits   ; 96 LEs        ; 96 LEs               ; 0 LEs                  ; Yes        ; |HPS_FPGA|NUEVO_DESIGN:u0|NUEVO_DESIGN_nios2_qsys_0:nios2_qsys_0|i_readdata_d1[31]                                                                                                                                                            ;
; 6:1                ; 23 bits   ; 92 LEs        ; 46 LEs               ; 46 LEs                 ; Yes        ; |HPS_FPGA|NUEVO_DESIGN:u0|NUEVO_DESIGN_nios2_qsys_0:nios2_qsys_0|M_pipe_flush_waddr[9]                                                                                                                                                        ;
; 6:1                ; 2 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; Yes        ; |HPS_FPGA|NUEVO_DESIGN:u0|NUEVO_DESIGN_nios2_qsys_0:nios2_qsys_0|M_pipe_flush_waddr[16]                                                                                                                                                       ;
; 4:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; No         ; |HPS_FPGA|NUEVO_DESIGN:u0|NUEVO_DESIGN_nios2_qsys_0:nios2_qsys_0|E_rot_step1[31]                                                                                                                                                              ;
; 20:1               ; 4 bits    ; 52 LEs        ; 48 LEs               ; 4 LEs                  ; Yes        ; |HPS_FPGA|pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|YROJ4113[2]                                                                                                                                                            ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Source assignments for NUEVO_DESIGN:u0|NUEVO_DESIGN_RAM:ram|altsyncram:the_altsyncram|altsyncram_2nm1:auto_generated ;
+---------------------------------+--------------------+------+--------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                     ;
+---------------------------------+--------------------+------+--------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                      ;
+---------------------------------+--------------------+------+--------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Source assignments for NUEVO_DESIGN:u0|NUEVO_DESIGN_ROM:rom|altsyncram:the_altsyncram|altsyncram_gnm1:auto_generated ;
+---------------------------------+--------------------+------+--------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                     ;
+---------------------------------+--------------------+------+--------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                      ;
+---------------------------------+--------------------+------+--------------------------------------------------------+


+-----------------------------------------------------------------+
; Source assignments for NUEVO_DESIGN:u0|NUEVO_DESIGN_SDRAM:sdram ;
+-----------------------------+-------+------+--------------------+
; Assignment                  ; Value ; From ; To                 ;
+-----------------------------+-------+------+--------------------+
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[15]        ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[14]        ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[13]        ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[12]        ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[11]        ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[10]        ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[9]         ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[8]         ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[7]         ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[6]         ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[5]         ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[4]         ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[3]         ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[2]         ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[1]         ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[0]         ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_cmd[3]           ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_cmd[2]           ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_cmd[1]           ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_cmd[0]           ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_bank[1]          ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_bank[0]          ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_addr[12]         ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_addr[11]         ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_addr[10]         ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_addr[9]          ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_addr[8]          ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_addr[7]          ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_addr[6]          ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_addr[5]          ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_addr[4]          ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_addr[3]          ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_addr[2]          ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_addr[1]          ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_addr[0]          ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[15]         ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[15]         ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[14]         ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[14]         ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[13]         ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[13]         ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[12]         ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[12]         ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[11]         ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[11]         ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[10]         ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[10]         ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[9]          ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[9]          ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[8]          ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[8]          ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[7]          ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[7]          ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[6]          ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[6]          ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[5]          ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[5]          ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[4]          ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[4]          ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[3]          ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[3]          ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[2]          ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[2]          ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[1]          ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[1]          ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[0]          ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[0]          ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_dqm[1]           ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_dqm[0]           ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; oe                 ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[15]~reg0   ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[14]~reg0   ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[13]~reg0   ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[12]~reg0   ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[11]~reg0   ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[10]~reg0   ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[9]~reg0    ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[8]~reg0    ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[7]~reg0    ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[6]~reg0    ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[5]~reg0    ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[4]~reg0    ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[3]~reg0    ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[2]~reg0    ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[1]~reg0    ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[0]~reg0    ;
+-----------------------------+-------+------+--------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for NUEVO_DESIGN:u0|NUEVO_DESIGN_hps_0:hps_0|NUEVO_DESIGN_hps_0_hps_io:hps_io|NUEVO_DESIGN_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll ;
+---------------------------------------+-----------------------+------+--------------------------------------------------------------------------------------------------------------+
; Assignment                            ; Value                 ; From ; To                                                                                                           ;
+---------------------------------------+-----------------------+------+--------------------------------------------------------------------------------------------------------------+
; IP_TOOL_NAME                          ; altera_mem_if_hps_pll ; -    ; -                                                                                                            ;
; IP_TOOL_VERSION                       ; 18.1                  ; -    ; -                                                                                                            ;
; FITTER_ADJUST_HC_SHORT_PATH_GUARDBAND ; 100                   ; -    ; -                                                                                                            ;
; ALLOW_SYNCH_CTRL_USAGE                ; OFF                   ; -    ; -                                                                                                            ;
; AUTO_CLOCK_ENABLE_RECOGNITION         ; OFF                   ; -    ; -                                                                                                            ;
; AUTO_SHIFT_REGISTER_RECOGNITION       ; OFF                   ; -    ; -                                                                                                            ;
+---------------------------------------+-----------------------+------+--------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for NUEVO_DESIGN:u0|NUEVO_DESIGN_hps_0:hps_0|NUEVO_DESIGN_hps_0_hps_io:hps_io|NUEVO_DESIGN_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0 ;
+---------------------------------------+----------------------------------+------+-------------------------------------------------------------------------------------------------+
; Assignment                            ; Value                            ; From ; To                                                                                              ;
+---------------------------------------+----------------------------------+------+-------------------------------------------------------------------------------------------------+
; IP_TOOL_NAME                          ; altera_mem_if_ddr3_hard_phy_core ; -    ; -                                                                                               ;
; IP_TOOL_VERSION                       ; 18.1                             ; -    ; -                                                                                               ;
; FITTER_ADJUST_HC_SHORT_PATH_GUARDBAND ; 100                              ; -    ; -                                                                                               ;
+---------------------------------------+----------------------------------+------+-------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for NUEVO_DESIGN:u0|NUEVO_DESIGN_hps_0:hps_0|NUEVO_DESIGN_hps_0_hps_io:hps_io|NUEVO_DESIGN_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|altddio_out:clock_gen[0].umem_ck_pad ;
+-------------------------+-------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment              ; Value       ; From ; To                                                                                                                                                                                                                                                                                                     ;
+-------------------------+-------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED ; NEVER_ALLOW ; -    ; -                                                                                                                                                                                                                                                                                                      ;
; PRESERVE_REGISTER       ; ON          ; -    ; output_cell_L                                                                                                                                                                                                                                                                                          ;
; DDIO_OUTPUT_REGISTER    ; LOW         ; -    ; output_cell_L                                                                                                                                                                                                                                                                                          ;
; DDIO_OUTPUT_REGISTER    ; HIGH        ; -    ; mux                                                                                                                                                                                                                                                                                                    ;
+-------------------------+-------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for NUEVO_DESIGN:u0|NUEVO_DESIGN_hps_0:hps_0|NUEVO_DESIGN_hps_0_hps_io:hps_io|NUEVO_DESIGN_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|altddio_out:clock_gen[0].umem_ck_pad|ddio_out_uqe:auto_generated ;
+-----------------------------+---------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value   ; From ; To                                                                                                                                                                                                                                                                                                                                 ;
+-----------------------------+---------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYNCHRONIZER_IDENTIFICATION ; OFF     ; -    ; -                                                                                                                                                                                                                                                                                                                                  ;
; ADV_NETLIST_OPT_ALLOWED     ; DEFAULT ; -    ; -                                                                                                                                                                                                                                                                                                                                  ;
+-----------------------------+---------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for NUEVO_DESIGN:u0|NUEVO_DESIGN_hps_0:hps_0|NUEVO_DESIGN_hps_0_hps_io:hps_io|NUEVO_DESIGN_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst ;
+-----------------------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value ; From ; To                                                                                                                                                                                                                                                                                                                          ;
+-----------------------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE             ; 12010 ; -    ; -                                                                                                                                                                                                                                                                                                                           ;
; MESSAGE_DISABLE             ; 12161 ; -    ; -                                                                                                                                                                                                                                                                                                                           ;
; DONT_MERGE_REGISTER         ; on    ; -    ; output_path_gen[0].oe_reg                                                                                                                                                                                                                                                                                                   ;
; FAST_OUTPUT_ENABLE_REGISTER ; on    ; -    ; output_path_gen[0].oe_reg                                                                                                                                                                                                                                                                                                   ;
; DONT_MERGE_REGISTER         ; on    ; -    ; output_path_gen[1].oe_reg                                                                                                                                                                                                                                                                                                   ;
; FAST_OUTPUT_ENABLE_REGISTER ; on    ; -    ; output_path_gen[1].oe_reg                                                                                                                                                                                                                                                                                                   ;
; DONT_MERGE_REGISTER         ; on    ; -    ; output_path_gen[2].oe_reg                                                                                                                                                                                                                                                                                                   ;
; FAST_OUTPUT_ENABLE_REGISTER ; on    ; -    ; output_path_gen[2].oe_reg                                                                                                                                                                                                                                                                                                   ;
; DONT_MERGE_REGISTER         ; on    ; -    ; output_path_gen[3].oe_reg                                                                                                                                                                                                                                                                                                   ;
; FAST_OUTPUT_ENABLE_REGISTER ; on    ; -    ; output_path_gen[3].oe_reg                                                                                                                                                                                                                                                                                                   ;
; DONT_MERGE_REGISTER         ; on    ; -    ; output_path_gen[4].oe_reg                                                                                                                                                                                                                                                                                                   ;
; FAST_OUTPUT_ENABLE_REGISTER ; on    ; -    ; output_path_gen[4].oe_reg                                                                                                                                                                                                                                                                                                   ;
; DONT_MERGE_REGISTER         ; on    ; -    ; output_path_gen[5].oe_reg                                                                                                                                                                                                                                                                                                   ;
; FAST_OUTPUT_ENABLE_REGISTER ; on    ; -    ; output_path_gen[5].oe_reg                                                                                                                                                                                                                                                                                                   ;
; DONT_MERGE_REGISTER         ; on    ; -    ; output_path_gen[6].oe_reg                                                                                                                                                                                                                                                                                                   ;
; FAST_OUTPUT_ENABLE_REGISTER ; on    ; -    ; output_path_gen[6].oe_reg                                                                                                                                                                                                                                                                                                   ;
; DONT_MERGE_REGISTER         ; on    ; -    ; output_path_gen[7].oe_reg                                                                                                                                                                                                                                                                                                   ;
; FAST_OUTPUT_ENABLE_REGISTER ; on    ; -    ; output_path_gen[7].oe_reg                                                                                                                                                                                                                                                                                                   ;
+-----------------------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for NUEVO_DESIGN:u0|NUEVO_DESIGN_hps_0:hps_0|NUEVO_DESIGN_hps_0_hps_io:hps_io|NUEVO_DESIGN_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_hard_memory_controller_top_cyclonev:c0 ;
+---------------------------------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                            ; Value ; From ; To                                                                                                                                                              ;
+---------------------------------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; FITTER_ADJUST_HC_SHORT_PATH_GUARDBAND ; 100   ; -    ; -                                                                                                                                                               ;
+---------------------------------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for NUEVO_DESIGN:u0|NUEVO_DESIGN_hps_0:hps_0|NUEVO_DESIGN_hps_0_hps_io:hps_io|NUEVO_DESIGN_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct ;
+---------------------------------------+-------------------+------+-------------------------------------------------------------------------------------------------------------------------------+
; Assignment                            ; Value             ; From ; To                                                                                                                            ;
+---------------------------------------+-------------------+------+-------------------------------------------------------------------------------------------------------------------------------+
; IP_TOOL_NAME                          ; altera_mem_if_oct ; -    ; -                                                                                                                             ;
; IP_TOOL_VERSION                       ; 18.1              ; -    ; -                                                                                                                             ;
; FITTER_ADJUST_HC_SHORT_PATH_GUARDBAND ; 100               ; -    ; -                                                                                                                             ;
; ALLOW_SYNCH_CTRL_USAGE                ; OFF               ; -    ; -                                                                                                                             ;
; AUTO_CLOCK_ENABLE_RECOGNITION         ; OFF               ; -    ; -                                                                                                                             ;
; AUTO_SHIFT_REGISTER_RECOGNITION       ; OFF               ; -    ; -                                                                                                                             ;
+---------------------------------------+-------------------+------+-------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for NUEVO_DESIGN:u0|NUEVO_DESIGN_hps_0:hps_0|NUEVO_DESIGN_hps_0_hps_io:hps_io|NUEVO_DESIGN_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_dll_cyclonev:dll ;
+---------------------------------------+-------------------+------+-------------------------------------------------------------------------------------------------------------------------------+
; Assignment                            ; Value             ; From ; To                                                                                                                            ;
+---------------------------------------+-------------------+------+-------------------------------------------------------------------------------------------------------------------------------+
; IP_TOOL_NAME                          ; altera_mem_if_dll ; -    ; -                                                                                                                             ;
; IP_TOOL_VERSION                       ; 18.1              ; -    ; -                                                                                                                             ;
; FITTER_ADJUST_HC_SHORT_PATH_GUARDBAND ; 100               ; -    ; -                                                                                                                             ;
; ALLOW_SYNCH_CTRL_USAGE                ; OFF               ; -    ; -                                                                                                                             ;
; AUTO_CLOCK_ENABLE_RECOGNITION         ; OFF               ; -    ; -                                                                                                                             ;
; AUTO_SHIFT_REGISTER_RECOGNITION       ; OFF               ; -    ; -                                                                                                                             ;
+---------------------------------------+-------------------+------+-------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|NUEVO_DESIGN_mm_interconnect_0_cmd_demux:cmd_demux ;
+-----------------+-------+------+-----------------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                                        ;
+-----------------+-------+------+-----------------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                                       ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                                     ;
+-----------------+-------+------+-----------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|NUEVO_DESIGN_mm_interconnect_0_cmd_demux_001:cmd_demux_001 ;
+-----------------+-------+------+-------------------------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                                                ;
+-----------------+-------+------+-------------------------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                                               ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                                             ;
+-----------------+-------+------+-------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|NUEVO_DESIGN_mm_interconnect_0_cmd_demux_001:cmd_demux_002 ;
+-----------------+-------+------+-------------------------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                                                ;
+-----------------+-------+------+-------------------------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                                               ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                                             ;
+-----------------+-------+------+-------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|NUEVO_DESIGN_mm_interconnect_0_cmd_demux_003:cmd_demux_003 ;
+-----------------+-------+------+-------------------------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                                                ;
+-----------------+-------+------+-------------------------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                                               ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                                             ;
+-----------------+-------+------+-------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|NUEVO_DESIGN_mm_interconnect_0_cmd_demux_003:cmd_demux_004 ;
+-----------------+-------+------+-------------------------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                                                ;
+-----------------+-------+------+-------------------------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                                               ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                                             ;
+-----------------+-------+------+-------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|NUEVO_DESIGN_mm_interconnect_0_rsp_demux:rsp_demux ;
+-----------------+-------+------+-----------------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                                        ;
+-----------------+-------+------+-----------------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                                       ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                                     ;
+-----------------+-------+------+-----------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|NUEVO_DESIGN_mm_interconnect_0_rsp_demux:rsp_demux_001 ;
+-----------------+-------+------+---------------------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                                            ;
+-----------------+-------+------+---------------------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                                           ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                                         ;
+-----------------+-------+------+---------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|NUEVO_DESIGN_mm_interconnect_0_rsp_demux_002:rsp_demux_002 ;
+-----------------+-------+------+-------------------------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                                                ;
+-----------------+-------+------+-------------------------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                                               ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                                             ;
+-----------------+-------+------+-------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|NUEVO_DESIGN_mm_interconnect_0_rsp_demux_003:rsp_demux_003 ;
+-----------------+-------+------+-------------------------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                                                ;
+-----------------+-------+------+-------------------------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                                               ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                                             ;
+-----------------+-------+------+-------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|NUEVO_DESIGN_mm_interconnect_0_rsp_demux_003:rsp_demux_004 ;
+-----------------+-------+------+-------------------------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                                                ;
+-----------------+-------+------+-------------------------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                                               ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                                             ;
+-----------------+-------+------+-------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|NUEVO_DESIGN_mm_interconnect_0_rsp_demux_003:rsp_demux_005 ;
+-----------------+-------+------+-------------------------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                                                ;
+-----------------+-------+------+-------------------------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                                               ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                                             ;
+-----------------+-------+------+-------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|NUEVO_DESIGN_mm_interconnect_0_rsp_demux_003:rsp_demux_006 ;
+-----------------+-------+------+-------------------------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                                                ;
+-----------------+-------+------+-------------------------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                                               ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                                             ;
+-----------------+-------+------+-------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|NUEVO_DESIGN_mm_interconnect_0_rsp_demux_003:rsp_demux_007 ;
+-----------------+-------+------+-------------------------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                                                ;
+-----------------+-------+------+-------------------------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                                               ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                                             ;
+-----------------+-------+------+-------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|NUEVO_DESIGN_mm_interconnect_0_rsp_demux_003:rsp_demux_008 ;
+-----------------+-------+------+-------------------------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                                                ;
+-----------------+-------+------+-------------------------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                                               ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                                             ;
+-----------------+-------+------+-------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|NUEVO_DESIGN_mm_interconnect_0_rsp_demux_003:rsp_demux_009 ;
+-----------------+-------+------+-------------------------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                                                ;
+-----------------+-------+------+-------------------------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                                               ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                                             ;
+-----------------+-------+------+-------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|NUEVO_DESIGN_mm_interconnect_0_rsp_demux_003:rsp_demux_010 ;
+-----------------+-------+------+-------------------------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                                                ;
+-----------------+-------+------+-------------------------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                                               ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                                             ;
+-----------------+-------+------+-------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|NUEVO_DESIGN_mm_interconnect_0_rsp_demux_003:rsp_demux_011 ;
+-----------------+-------+------+-------------------------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                                                ;
+-----------------+-------+------+-------------------------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                                               ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                                             ;
+-----------------+-------+------+-------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_1:mm_interconnect_1|NUEVO_DESIGN_mm_interconnect_1_cmd_demux:cmd_demux ;
+-----------------+-------+------+-----------------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                                        ;
+-----------------+-------+------+-----------------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                                       ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                                     ;
+-----------------+-------+------+-----------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_1:mm_interconnect_1|NUEVO_DESIGN_mm_interconnect_1_cmd_demux:rsp_demux ;
+-----------------+-------+------+-----------------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                                        ;
+-----------------+-------+------+-----------------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                                       ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                                     ;
+-----------------+-------+------+-----------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------+
; Source assignments for NUEVO_DESIGN:u0|altera_reset_controller:rst_controller ;
+-------------------+-------+------+--------------------------------------------+
; Assignment        ; Value ; From ; To                                         ;
+-------------------+-------+------+--------------------------------------------+
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[4]     ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[3]     ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[2]     ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[1]     ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[0]     ;
+-------------------+-------+------+--------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------+
; Source assignments for NUEVO_DESIGN:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1 ;
+-------------------+-------+------+---------------------------------------------------------------------------------------+
; Assignment        ; Value ; From ; To                                                                                    ;
+-------------------+-------+------+---------------------------------------------------------------------------------------+
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[1]                                                ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[0]                                                ;
+-------------------+-------+------+---------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for NUEVO_DESIGN:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1 ;
+-------------------+-------+------+-------------------------------------------------------------------------------------------+
; Assignment        ; Value ; From ; To                                                                                        ;
+-------------------+-------+------+-------------------------------------------------------------------------------------------+
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[0]                                                    ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[1]                                                    ;
+-------------------+-------+------+-------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for NUEVO_DESIGN:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1 ;
+-------------------+-------+------+-------------------------------------------------------------------------------------------+
; Assignment        ; Value ; From ; To                                                                                        ;
+-------------------+-------+------+-------------------------------------------------------------------------------------------+
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[1]                                                    ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[0]                                                    ;
+-------------------+-------+------+-------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for NUEVO_DESIGN:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_req_sync_uq1 ;
+-------------------+-------+------+-----------------------------------------------------------------------------------------------+
; Assignment        ; Value ; From ; To                                                                                            ;
+-------------------+-------+------+-----------------------------------------------------------------------------------------------+
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[0]                                                        ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[1]                                                        ;
+-------------------+-------+------+-----------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_40n1:auto_generated ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                            ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                             ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: NUEVO_DESIGN:u0|NUEVO_DESIGN_RAM:ram ;
+----------------+----------------------+-------------------------------------------+
; Parameter Name ; Value                ; Type                                      ;
+----------------+----------------------+-------------------------------------------+
; INIT_FILE      ; NUEVO_DESIGN_RAM.hex ; String                                    ;
+----------------+----------------------+-------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: NUEVO_DESIGN:u0|NUEVO_DESIGN_RAM:ram|altsyncram:the_altsyncram ;
+------------------------------------+----------------------+-------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                            ;
+------------------------------------+----------------------+-------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                         ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                      ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                    ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                    ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                  ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                         ;
; OPERATION_MODE                     ; SINGLE_PORT          ; Untyped                                         ;
; WIDTH_A                            ; 32                   ; Signed Integer                                  ;
; WIDTHAD_A                          ; 16                   ; Signed Integer                                  ;
; NUMWORDS_A                         ; 40000                ; Signed Integer                                  ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                         ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                         ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                         ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                         ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                         ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                         ;
; WIDTH_B                            ; 1                    ; Untyped                                         ;
; WIDTHAD_B                          ; 1                    ; Untyped                                         ;
; NUMWORDS_B                         ; 1                    ; Untyped                                         ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                         ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                         ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                         ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                         ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                         ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                         ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                         ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                         ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                         ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                         ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                         ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                         ;
; WIDTH_BYTEENA_A                    ; 4                    ; Signed Integer                                  ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                         ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                         ;
; BYTE_SIZE                          ; 8                    ; Signed Integer                                  ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                         ;
; READ_DURING_WRITE_MODE_PORT_A      ; DONT_CARE            ; Untyped                                         ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                         ;
; INIT_FILE                          ; NUEVO_DESIGN_RAM.hex ; Untyped                                         ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                         ;
; MAXIMUM_DEPTH                      ; 40000                ; Signed Integer                                  ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                         ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                         ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                         ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                         ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                         ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                         ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                         ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                         ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                         ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                                         ;
; CBXI_PARAMETER                     ; altsyncram_2nm1      ; Untyped                                         ;
+------------------------------------+----------------------+-------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: NUEVO_DESIGN:u0|NUEVO_DESIGN_ROM:rom ;
+----------------+----------------------+-------------------------------------------+
; Parameter Name ; Value                ; Type                                      ;
+----------------+----------------------+-------------------------------------------+
; INIT_FILE      ; NUEVO_DESIGN_ROM.hex ; String                                    ;
+----------------+----------------------+-------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: NUEVO_DESIGN:u0|NUEVO_DESIGN_ROM:rom|altsyncram:the_altsyncram ;
+------------------------------------+----------------------+-------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                            ;
+------------------------------------+----------------------+-------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                         ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                      ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                    ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                    ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                  ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                         ;
; OPERATION_MODE                     ; SINGLE_PORT          ; Untyped                                         ;
; WIDTH_A                            ; 32                   ; Signed Integer                                  ;
; WIDTHAD_A                          ; 16                   ; Signed Integer                                  ;
; NUMWORDS_A                         ; 40000                ; Signed Integer                                  ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                         ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                         ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                         ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                         ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                         ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                         ;
; WIDTH_B                            ; 1                    ; Untyped                                         ;
; WIDTHAD_B                          ; 1                    ; Untyped                                         ;
; NUMWORDS_B                         ; 1                    ; Untyped                                         ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                         ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                         ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                         ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                         ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                         ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                         ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                         ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                         ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                         ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                         ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                         ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                         ;
; WIDTH_BYTEENA_A                    ; 4                    ; Signed Integer                                  ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                         ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                         ;
; BYTE_SIZE                          ; 8                    ; Signed Integer                                  ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                         ;
; READ_DURING_WRITE_MODE_PORT_A      ; DONT_CARE            ; Untyped                                         ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                         ;
; INIT_FILE                          ; NUEVO_DESIGN_ROM.hex ; Untyped                                         ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                         ;
; MAXIMUM_DEPTH                      ; 40000                ; Signed Integer                                  ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                         ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                         ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                         ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                         ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                         ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                         ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                         ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                         ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                         ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                                         ;
; CBXI_PARAMETER                     ; altsyncram_gnm1      ; Untyped                                         ;
+------------------------------------+----------------------+-------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: NUEVO_DESIGN:u0|NUEVO_DESIGN_hps_0:hps_0 ;
+----------------+-------+--------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                         ;
+----------------+-------+--------------------------------------------------------------+
; F2S_Width      ; 0     ; Signed Integer                                               ;
; S2F_Width      ; 2     ; Signed Integer                                               ;
+----------------+-------+--------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: NUEVO_DESIGN:u0|NUEVO_DESIGN_hps_0:hps_0|NUEVO_DESIGN_hps_0_hps_io:hps_io|NUEVO_DESIGN_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll ;
+----------------------------+-----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name             ; Value     ; Type                                                                                                                                                             ;
+----------------------------+-----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEVICE_FAMILY              ; Cyclone V ; String                                                                                                                                                           ;
; IS_HHP_HPS                 ; true      ; String                                                                                                                                                           ;
; GENERIC_PLL                ; true      ; String                                                                                                                                                           ;
; REF_CLK_FREQ               ; 125.0 MHz ; String                                                                                                                                                           ;
; REF_CLK_PERIOD_PS          ; 8000      ; Signed Integer                                                                                                                                                   ;
; PLL_MEM_CLK_FREQ_STR       ; 300.0 MHz ; String                                                                                                                                                           ;
; PLL_WRITE_CLK_FREQ_STR     ; 300.0 MHz ; String                                                                                                                                                           ;
; PLL_DR_CLK_FREQ_STR        ;           ; String                                                                                                                                                           ;
; PLL_MEM_CLK_FREQ_SIM_STR   ; 3334 ps   ; String                                                                                                                                                           ;
; PLL_WRITE_CLK_FREQ_SIM_STR ; 3334 ps   ; String                                                                                                                                                           ;
; PLL_DR_CLK_FREQ_SIM_STR    ; 0 ps      ; String                                                                                                                                                           ;
; MEM_CLK_PHASE              ; 0 ps      ; String                                                                                                                                                           ;
; WRITE_CLK_PHASE            ; 2500 ps   ; String                                                                                                                                                           ;
; DR_CLK_PHASE               ;           ; String                                                                                                                                                           ;
+----------------------------+-----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: NUEVO_DESIGN:u0|NUEVO_DESIGN_hps_0:hps_0|NUEVO_DESIGN_hps_0_hps_io:hps_io|NUEVO_DESIGN_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0 ;
+--------------------------------------+------------------+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                       ; Value            ; Type                                                                                                                                          ;
+--------------------------------------+------------------+-----------------------------------------------------------------------------------------------------------------------------------------------+
; DEVICE_FAMILY                        ; Cyclone V        ; String                                                                                                                                        ;
; IS_HHP_HPS                           ; true             ; String                                                                                                                                        ;
; ALTERA_ALT_MEM_IF_PHY_FAST_SIM_MODEL ; 0                ; Signed Integer                                                                                                                                ;
; OCT_TERM_CONTROL_WIDTH               ; 16               ; Signed Integer                                                                                                                                ;
; MEM_IF_ADDR_WIDTH                    ; 13               ; Signed Integer                                                                                                                                ;
; MEM_IF_BANKADDR_WIDTH                ; 3                ; Signed Integer                                                                                                                                ;
; MEM_IF_CK_WIDTH                      ; 1                ; Signed Integer                                                                                                                                ;
; MEM_IF_CLK_EN_WIDTH                  ; 1                ; Signed Integer                                                                                                                                ;
; MEM_IF_CS_WIDTH                      ; 1                ; Signed Integer                                                                                                                                ;
; MEM_IF_DM_WIDTH                      ; 1                ; Signed Integer                                                                                                                                ;
; MEM_IF_CONTROL_WIDTH                 ; 1                ; Signed Integer                                                                                                                                ;
; MEM_IF_DQ_WIDTH                      ; 8                ; Signed Integer                                                                                                                                ;
; MEM_IF_DQS_WIDTH                     ; 1                ; Signed Integer                                                                                                                                ;
; MEM_IF_READ_DQS_WIDTH                ; 1                ; Signed Integer                                                                                                                                ;
; MEM_IF_WRITE_DQS_WIDTH               ; 1                ; Signed Integer                                                                                                                                ;
; MEM_IF_ODT_WIDTH                     ; 1                ; Signed Integer                                                                                                                                ;
; DLL_DELAY_CTRL_WIDTH                 ; 7                ; Signed Integer                                                                                                                                ;
; SCC_DATA_WIDTH                       ; 1                ; Signed Integer                                                                                                                                ;
; READ_VALID_FIFO_SIZE                 ; 16               ; Signed Integer                                                                                                                                ;
; READ_FIFO_SIZE                       ; 8                ; Signed Integer                                                                                                                                ;
; MR1_ODS                              ; 0                ; Signed Integer                                                                                                                                ;
; MR1_RTT                              ; 0                ; Signed Integer                                                                                                                                ;
; MR2_RTT_WR                           ; 0                ; Signed Integer                                                                                                                                ;
; DLL_OFFSET_CTRL_WIDTH                ; 6                ; Signed Integer                                                                                                                                ;
; CALIB_REG_WIDTH                      ; 8                ; Signed Integer                                                                                                                                ;
; TB_PROTOCOL                          ; DDR3             ; String                                                                                                                                        ;
; TB_MEM_CLK_FREQ                      ; 300.0            ; String                                                                                                                                        ;
; TB_RATE                              ; FULL             ; String                                                                                                                                        ;
; TB_MEM_DQ_WIDTH                      ; 8                ; String                                                                                                                                        ;
; TB_MEM_DQS_WIDTH                     ; 1                ; String                                                                                                                                        ;
; TB_PLL_DLL_MASTER                    ; true             ; String                                                                                                                                        ;
; FAST_SIM_CALIBRATION                 ; false            ; String                                                                                                                                        ;
; AC_ROM_INIT_FILE_NAME                ; hps_AC_ROM.hex   ; String                                                                                                                                        ;
; INST_ROM_INIT_FILE_NAME              ; hps_inst_ROM.hex ; String                                                                                                                                        ;
+--------------------------------------+------------------+-----------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: NUEVO_DESIGN:u0|NUEVO_DESIGN_hps_0:hps_0|NUEVO_DESIGN_hps_0_hps_io:hps_io|NUEVO_DESIGN_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy ;
+---------------------------------+------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                  ; Value            ; Type                                                                                                                                                                                    ;
+---------------------------------+------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEVICE_FAMILY                   ; Cyclone V        ; String                                                                                                                                                                                  ;
; IS_HHP_HPS                      ; true             ; String                                                                                                                                                                                  ;
; OCT_SERIES_TERM_CONTROL_WIDTH   ; 16               ; Signed Integer                                                                                                                                                                          ;
; OCT_PARALLEL_TERM_CONTROL_WIDTH ; 16               ; Signed Integer                                                                                                                                                                          ;
; MEM_ADDRESS_WIDTH               ; 13               ; Signed Integer                                                                                                                                                                          ;
; MEM_BANK_WIDTH                  ; 3                ; Signed Integer                                                                                                                                                                          ;
; MEM_IF_CS_WIDTH                 ; 1                ; Signed Integer                                                                                                                                                                          ;
; MEM_CLK_EN_WIDTH                ; 1                ; Signed Integer                                                                                                                                                                          ;
; MEM_CK_WIDTH                    ; 1                ; Signed Integer                                                                                                                                                                          ;
; MEM_ODT_WIDTH                   ; 1                ; Signed Integer                                                                                                                                                                          ;
; MEM_DQS_WIDTH                   ; 1                ; Signed Integer                                                                                                                                                                          ;
; MEM_DM_WIDTH                    ; 1                ; Signed Integer                                                                                                                                                                          ;
; MEM_CONTROL_WIDTH               ; 1                ; Signed Integer                                                                                                                                                                          ;
; MEM_DQ_WIDTH                    ; 8                ; Signed Integer                                                                                                                                                                          ;
; MEM_READ_DQS_WIDTH              ; 1                ; Signed Integer                                                                                                                                                                          ;
; MEM_WRITE_DQS_WIDTH             ; 1                ; Signed Integer                                                                                                                                                                          ;
; DLL_DELAY_CTRL_WIDTH            ; 7                ; Signed Integer                                                                                                                                                                          ;
; MR1_ODS                         ; 0                ; Signed Integer                                                                                                                                                                          ;
; MR1_RTT                         ; 0                ; Signed Integer                                                                                                                                                                          ;
; MR2_RTT_WR                      ; 0                ; Signed Integer                                                                                                                                                                          ;
; TB_PROTOCOL                     ; DDR3             ; String                                                                                                                                                                                  ;
; TB_MEM_CLK_FREQ                 ; 300.0            ; String                                                                                                                                                                                  ;
; TB_RATE                         ; FULL             ; String                                                                                                                                                                                  ;
; TB_MEM_DQ_WIDTH                 ; 8                ; String                                                                                                                                                                                  ;
; TB_MEM_DQS_WIDTH                ; 1                ; String                                                                                                                                                                                  ;
; TB_PLL_DLL_MASTER               ; true             ; String                                                                                                                                                                                  ;
; FAST_SIM_MODEL                  ; 0                ; Signed Integer                                                                                                                                                                          ;
; FAST_SIM_CALIBRATION            ; false            ; String                                                                                                                                                                                  ;
; CALIB_REG_WIDTH                 ; 8                ; Signed Integer                                                                                                                                                                          ;
; AC_ROM_INIT_FILE_NAME           ; hps_AC_ROM.hex   ; String                                                                                                                                                                                  ;
; INST_ROM_INIT_FILE_NAME         ; hps_inst_ROM.hex ; String                                                                                                                                                                                  ;
+---------------------------------+------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: NUEVO_DESIGN:u0|NUEVO_DESIGN_hps_0:hps_0|NUEVO_DESIGN_hps_0_hps_io:hps_io|NUEVO_DESIGN_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc ;
+----------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name       ; Value ; Type                                                                                                                                                                                                                                          ;
+----------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DLL_DELAY_CTRL_WIDTH ; 7     ; Signed Integer                                                                                                                                                                                                                                ;
; ADC_PHASE_SETTING    ; 0     ; Signed Integer                                                                                                                                                                                                                                ;
; ADC_INVERT_PHASE     ; true  ; String                                                                                                                                                                                                                                        ;
; IS_HHP_HPS           ; true  ; String                                                                                                                                                                                                                                        ;
+----------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: NUEVO_DESIGN:u0|NUEVO_DESIGN_hps_0:hps_0|NUEVO_DESIGN_hps_0_hps_io:hps_io|NUEVO_DESIGN_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads ;
+---------------------------------+-----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                  ; Value     ; Type                                                                                                                                                                                                                                  ;
+---------------------------------+-----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEVICE_FAMILY                   ; Cyclone V ; String                                                                                                                                                                                                                                ;
; FAST_SIM_MODEL                  ; 0         ; Signed Integer                                                                                                                                                                                                                        ;
; OCT_SERIES_TERM_CONTROL_WIDTH   ; 16        ; Signed Integer                                                                                                                                                                                                                        ;
; OCT_PARALLEL_TERM_CONTROL_WIDTH ; 16        ; Signed Integer                                                                                                                                                                                                                        ;
; MEM_ADDRESS_WIDTH               ; 13        ; Signed Integer                                                                                                                                                                                                                        ;
; MEM_BANK_WIDTH                  ; 3         ; Signed Integer                                                                                                                                                                                                                        ;
; MEM_CHIP_SELECT_WIDTH           ; 1         ; Signed Integer                                                                                                                                                                                                                        ;
; MEM_CLK_EN_WIDTH                ; 1         ; Signed Integer                                                                                                                                                                                                                        ;
; MEM_CK_WIDTH                    ; 1         ; Signed Integer                                                                                                                                                                                                                        ;
; MEM_ODT_WIDTH                   ; 1         ; Signed Integer                                                                                                                                                                                                                        ;
; MEM_DQS_WIDTH                   ; 1         ; Signed Integer                                                                                                                                                                                                                        ;
; MEM_DM_WIDTH                    ; 1         ; Signed Integer                                                                                                                                                                                                                        ;
; MEM_CONTROL_WIDTH               ; 1         ; Signed Integer                                                                                                                                                                                                                        ;
; MEM_DQ_WIDTH                    ; 8         ; Signed Integer                                                                                                                                                                                                                        ;
; MEM_READ_DQS_WIDTH              ; 1         ; Signed Integer                                                                                                                                                                                                                        ;
; MEM_WRITE_DQS_WIDTH             ; 1         ; Signed Integer                                                                                                                                                                                                                        ;
; DLL_DELAY_CTRL_WIDTH            ; 7         ; Signed Integer                                                                                                                                                                                                                        ;
; ADC_PHASE_SETTING               ; 0         ; Signed Integer                                                                                                                                                                                                                        ;
; ADC_INVERT_PHASE                ; true      ; String                                                                                                                                                                                                                                ;
; IS_HHP_HPS                      ; true      ; String                                                                                                                                                                                                                                ;
+---------------------------------+-----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: NUEVO_DESIGN:u0|NUEVO_DESIGN_hps_0:hps_0|NUEVO_DESIGN_hps_0_hps_io:hps_io|NUEVO_DESIGN_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads ;
+-----------------------+-----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name        ; Value     ; Type                                                                                                                                                                                                                                                                                               ;
+-----------------------+-----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEVICE_FAMILY         ; Cyclone V ; String                                                                                                                                                                                                                                                                                             ;
; MEM_ADDRESS_WIDTH     ; 13        ; Signed Integer                                                                                                                                                                                                                                                                                     ;
; MEM_BANK_WIDTH        ; 3         ; Signed Integer                                                                                                                                                                                                                                                                                     ;
; MEM_CHIP_SELECT_WIDTH ; 1         ; Signed Integer                                                                                                                                                                                                                                                                                     ;
; MEM_CLK_EN_WIDTH      ; 1         ; Signed Integer                                                                                                                                                                                                                                                                                     ;
; MEM_CK_WIDTH          ; 1         ; Signed Integer                                                                                                                                                                                                                                                                                     ;
; MEM_ODT_WIDTH         ; 1         ; Signed Integer                                                                                                                                                                                                                                                                                     ;
; MEM_CONTROL_WIDTH     ; 1         ; Signed Integer                                                                                                                                                                                                                                                                                     ;
; AFI_ADDRESS_WIDTH     ; 52        ; Signed Integer                                                                                                                                                                                                                                                                                     ;
; AFI_BANK_WIDTH        ; 12        ; Signed Integer                                                                                                                                                                                                                                                                                     ;
; AFI_CHIP_SELECT_WIDTH ; 4         ; Signed Integer                                                                                                                                                                                                                                                                                     ;
; AFI_CLK_EN_WIDTH      ; 4         ; Signed Integer                                                                                                                                                                                                                                                                                     ;
; AFI_ODT_WIDTH         ; 4         ; Signed Integer                                                                                                                                                                                                                                                                                     ;
; AFI_CONTROL_WIDTH     ; 4         ; Signed Integer                                                                                                                                                                                                                                                                                     ;
; DLL_WIDTH             ; 7         ; Signed Integer                                                                                                                                                                                                                                                                                     ;
; ADC_PHASE_SETTING     ; 0         ; Signed Integer                                                                                                                                                                                                                                                                                     ;
; ADC_INVERT_PHASE      ; true      ; String                                                                                                                                                                                                                                                                                             ;
; IS_HHP_HPS            ; true      ; String                                                                                                                                                                                                                                                                                             ;
+-----------------------+-----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: NUEVO_DESIGN:u0|NUEVO_DESIGN_hps_0:hps_0|NUEVO_DESIGN_hps_0_hps_io:hps_io|NUEVO_DESIGN_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[0].acv_ac_ldc ;
+----------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name       ; Value ; Type                                                                                                                                                                                                                                                                                                                                                   ;
+----------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DLL_DELAY_CTRL_WIDTH ; 7     ; Signed Integer                                                                                                                                                                                                                                                                                                                                         ;
; ADC_PHASE_SETTING    ; 0     ; Signed Integer                                                                                                                                                                                                                                                                                                                                         ;
; ADC_INVERT_PHASE     ; true  ; String                                                                                                                                                                                                                                                                                                                                                 ;
; IS_HHP_HPS           ; true  ; String                                                                                                                                                                                                                                                                                                                                                 ;
+----------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: NUEVO_DESIGN:u0|NUEVO_DESIGN_hps_0:hps_0|NUEVO_DESIGN_hps_0_hps_io:hps_io|NUEVO_DESIGN_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[1].acv_ac_ldc ;
+----------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name       ; Value ; Type                                                                                                                                                                                                                                                                                                                                                   ;
+----------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DLL_DELAY_CTRL_WIDTH ; 7     ; Signed Integer                                                                                                                                                                                                                                                                                                                                         ;
; ADC_PHASE_SETTING    ; 0     ; Signed Integer                                                                                                                                                                                                                                                                                                                                         ;
; ADC_INVERT_PHASE     ; true  ; String                                                                                                                                                                                                                                                                                                                                                 ;
; IS_HHP_HPS           ; true  ; String                                                                                                                                                                                                                                                                                                                                                 ;
+----------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: NUEVO_DESIGN:u0|NUEVO_DESIGN_hps_0:hps_0|NUEVO_DESIGN_hps_0_hps_io:hps_io|NUEVO_DESIGN_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[2].acv_ac_ldc ;
+----------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name       ; Value ; Type                                                                                                                                                                                                                                                                                                                                                   ;
+----------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DLL_DELAY_CTRL_WIDTH ; 7     ; Signed Integer                                                                                                                                                                                                                                                                                                                                         ;
; ADC_PHASE_SETTING    ; 0     ; Signed Integer                                                                                                                                                                                                                                                                                                                                         ;
; ADC_INVERT_PHASE     ; true  ; String                                                                                                                                                                                                                                                                                                                                                 ;
; IS_HHP_HPS           ; true  ; String                                                                                                                                                                                                                                                                                                                                                 ;
+----------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: NUEVO_DESIGN:u0|NUEVO_DESIGN_hps_0:hps_0|NUEVO_DESIGN_hps_0_hps_io:hps_io|NUEVO_DESIGN_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[3].acv_ac_ldc ;
+----------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name       ; Value ; Type                                                                                                                                                                                                                                                                                                                                                   ;
+----------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DLL_DELAY_CTRL_WIDTH ; 7     ; Signed Integer                                                                                                                                                                                                                                                                                                                                         ;
; ADC_PHASE_SETTING    ; 0     ; Signed Integer                                                                                                                                                                                                                                                                                                                                         ;
; ADC_INVERT_PHASE     ; true  ; String                                                                                                                                                                                                                                                                                                                                                 ;
; IS_HHP_HPS           ; true  ; String                                                                                                                                                                                                                                                                                                                                                 ;
+----------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: NUEVO_DESIGN:u0|NUEVO_DESIGN_hps_0:hps_0|NUEVO_DESIGN_hps_0_hps_io:hps_io|NUEVO_DESIGN_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[4].acv_ac_ldc ;
+----------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name       ; Value ; Type                                                                                                                                                                                                                                                                                                                                                   ;
+----------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DLL_DELAY_CTRL_WIDTH ; 7     ; Signed Integer                                                                                                                                                                                                                                                                                                                                         ;
; ADC_PHASE_SETTING    ; 0     ; Signed Integer                                                                                                                                                                                                                                                                                                                                         ;
; ADC_INVERT_PHASE     ; true  ; String                                                                                                                                                                                                                                                                                                                                                 ;
; IS_HHP_HPS           ; true  ; String                                                                                                                                                                                                                                                                                                                                                 ;
+----------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: NUEVO_DESIGN:u0|NUEVO_DESIGN_hps_0:hps_0|NUEVO_DESIGN_hps_0_hps_io:hps_io|NUEVO_DESIGN_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[5].acv_ac_ldc ;
+----------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name       ; Value ; Type                                                                                                                                                                                                                                                                                                                                                   ;
+----------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DLL_DELAY_CTRL_WIDTH ; 7     ; Signed Integer                                                                                                                                                                                                                                                                                                                                         ;
; ADC_PHASE_SETTING    ; 0     ; Signed Integer                                                                                                                                                                                                                                                                                                                                         ;
; ADC_INVERT_PHASE     ; true  ; String                                                                                                                                                                                                                                                                                                                                                 ;
; IS_HHP_HPS           ; true  ; String                                                                                                                                                                                                                                                                                                                                                 ;
+----------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: NUEVO_DESIGN:u0|NUEVO_DESIGN_hps_0:hps_0|NUEVO_DESIGN_hps_0_hps_io:hps_io|NUEVO_DESIGN_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[6].acv_ac_ldc ;
+----------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name       ; Value ; Type                                                                                                                                                                                                                                                                                                                                                   ;
+----------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DLL_DELAY_CTRL_WIDTH ; 7     ; Signed Integer                                                                                                                                                                                                                                                                                                                                         ;
; ADC_PHASE_SETTING    ; 0     ; Signed Integer                                                                                                                                                                                                                                                                                                                                         ;
; ADC_INVERT_PHASE     ; true  ; String                                                                                                                                                                                                                                                                                                                                                 ;
; IS_HHP_HPS           ; true  ; String                                                                                                                                                                                                                                                                                                                                                 ;
+----------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: NUEVO_DESIGN:u0|NUEVO_DESIGN_hps_0:hps_0|NUEVO_DESIGN_hps_0_hps_io:hps_io|NUEVO_DESIGN_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[7].acv_ac_ldc ;
+----------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name       ; Value ; Type                                                                                                                                                                                                                                                                                                                                                   ;
+----------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DLL_DELAY_CTRL_WIDTH ; 7     ; Signed Integer                                                                                                                                                                                                                                                                                                                                         ;
; ADC_PHASE_SETTING    ; 0     ; Signed Integer                                                                                                                                                                                                                                                                                                                                         ;
; ADC_INVERT_PHASE     ; true  ; String                                                                                                                                                                                                                                                                                                                                                 ;
; IS_HHP_HPS           ; true  ; String                                                                                                                                                                                                                                                                                                                                                 ;
+----------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: NUEVO_DESIGN:u0|NUEVO_DESIGN_hps_0:hps_0|NUEVO_DESIGN_hps_0_hps_io:hps_io|NUEVO_DESIGN_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[8].acv_ac_ldc ;
+----------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name       ; Value ; Type                                                                                                                                                                                                                                                                                                                                                   ;
+----------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DLL_DELAY_CTRL_WIDTH ; 7     ; Signed Integer                                                                                                                                                                                                                                                                                                                                         ;
; ADC_PHASE_SETTING    ; 0     ; Signed Integer                                                                                                                                                                                                                                                                                                                                         ;
; ADC_INVERT_PHASE     ; true  ; String                                                                                                                                                                                                                                                                                                                                                 ;
; IS_HHP_HPS           ; true  ; String                                                                                                                                                                                                                                                                                                                                                 ;
+----------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: NUEVO_DESIGN:u0|NUEVO_DESIGN_hps_0:hps_0|NUEVO_DESIGN_hps_0_hps_io:hps_io|NUEVO_DESIGN_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[9].acv_ac_ldc ;
+----------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name       ; Value ; Type                                                                                                                                                                                                                                                                                                                                                   ;
+----------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DLL_DELAY_CTRL_WIDTH ; 7     ; Signed Integer                                                                                                                                                                                                                                                                                                                                         ;
; ADC_PHASE_SETTING    ; 0     ; Signed Integer                                                                                                                                                                                                                                                                                                                                         ;
; ADC_INVERT_PHASE     ; true  ; String                                                                                                                                                                                                                                                                                                                                                 ;
; IS_HHP_HPS           ; true  ; String                                                                                                                                                                                                                                                                                                                                                 ;
+----------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: NUEVO_DESIGN:u0|NUEVO_DESIGN_hps_0:hps_0|NUEVO_DESIGN_hps_0_hps_io:hps_io|NUEVO_DESIGN_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[10].acv_ac_ldc ;
+----------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name       ; Value ; Type                                                                                                                                                                                                                                                                                                                                                    ;
+----------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DLL_DELAY_CTRL_WIDTH ; 7     ; Signed Integer                                                                                                                                                                                                                                                                                                                                          ;
; ADC_PHASE_SETTING    ; 0     ; Signed Integer                                                                                                                                                                                                                                                                                                                                          ;
; ADC_INVERT_PHASE     ; true  ; String                                                                                                                                                                                                                                                                                                                                                  ;
; IS_HHP_HPS           ; true  ; String                                                                                                                                                                                                                                                                                                                                                  ;
+----------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: NUEVO_DESIGN:u0|NUEVO_DESIGN_hps_0:hps_0|NUEVO_DESIGN_hps_0_hps_io:hps_io|NUEVO_DESIGN_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[11].acv_ac_ldc ;
+----------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name       ; Value ; Type                                                                                                                                                                                                                                                                                                                                                    ;
+----------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DLL_DELAY_CTRL_WIDTH ; 7     ; Signed Integer                                                                                                                                                                                                                                                                                                                                          ;
; ADC_PHASE_SETTING    ; 0     ; Signed Integer                                                                                                                                                                                                                                                                                                                                          ;
; ADC_INVERT_PHASE     ; true  ; String                                                                                                                                                                                                                                                                                                                                                  ;
; IS_HHP_HPS           ; true  ; String                                                                                                                                                                                                                                                                                                                                                  ;
+----------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: NUEVO_DESIGN:u0|NUEVO_DESIGN_hps_0:hps_0|NUEVO_DESIGN_hps_0_hps_io:hps_io|NUEVO_DESIGN_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[12].acv_ac_ldc ;
+----------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name       ; Value ; Type                                                                                                                                                                                                                                                                                                                                                    ;
+----------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DLL_DELAY_CTRL_WIDTH ; 7     ; Signed Integer                                                                                                                                                                                                                                                                                                                                          ;
; ADC_PHASE_SETTING    ; 0     ; Signed Integer                                                                                                                                                                                                                                                                                                                                          ;
; ADC_INVERT_PHASE     ; true  ; String                                                                                                                                                                                                                                                                                                                                                  ;
; IS_HHP_HPS           ; true  ; String                                                                                                                                                                                                                                                                                                                                                  ;
+----------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: NUEVO_DESIGN:u0|NUEVO_DESIGN_hps_0:hps_0|NUEVO_DESIGN_hps_0_hps_io:hps_io|NUEVO_DESIGN_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[13].acv_ac_ldc ;
+----------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name       ; Value ; Type                                                                                                                                                                                                                                                                                                                                                    ;
+----------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DLL_DELAY_CTRL_WIDTH ; 7     ; Signed Integer                                                                                                                                                                                                                                                                                                                                          ;
; ADC_PHASE_SETTING    ; 0     ; Signed Integer                                                                                                                                                                                                                                                                                                                                          ;
; ADC_INVERT_PHASE     ; true  ; String                                                                                                                                                                                                                                                                                                                                                  ;
; IS_HHP_HPS           ; true  ; String                                                                                                                                                                                                                                                                                                                                                  ;
+----------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: NUEVO_DESIGN:u0|NUEVO_DESIGN_hps_0:hps_0|NUEVO_DESIGN_hps_0_hps_io:hps_io|NUEVO_DESIGN_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[14].acv_ac_ldc ;
+----------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name       ; Value ; Type                                                                                                                                                                                                                                                                                                                                                    ;
+----------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DLL_DELAY_CTRL_WIDTH ; 7     ; Signed Integer                                                                                                                                                                                                                                                                                                                                          ;
; ADC_PHASE_SETTING    ; 0     ; Signed Integer                                                                                                                                                                                                                                                                                                                                          ;
; ADC_INVERT_PHASE     ; true  ; String                                                                                                                                                                                                                                                                                                                                                  ;
; IS_HHP_HPS           ; true  ; String                                                                                                                                                                                                                                                                                                                                                  ;
+----------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: NUEVO_DESIGN:u0|NUEVO_DESIGN_hps_0:hps_0|NUEVO_DESIGN_hps_0_hps_io:hps_io|NUEVO_DESIGN_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[15].acv_ac_ldc ;
+----------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name       ; Value ; Type                                                                                                                                                                                                                                                                                                                                                    ;
+----------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DLL_DELAY_CTRL_WIDTH ; 7     ; Signed Integer                                                                                                                                                                                                                                                                                                                                          ;
; ADC_PHASE_SETTING    ; 0     ; Signed Integer                                                                                                                                                                                                                                                                                                                                          ;
; ADC_INVERT_PHASE     ; true  ; String                                                                                                                                                                                                                                                                                                                                                  ;
; IS_HHP_HPS           ; true  ; String                                                                                                                                                                                                                                                                                                                                                  ;
+----------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: NUEVO_DESIGN:u0|NUEVO_DESIGN_hps_0:hps_0|NUEVO_DESIGN_hps_0_hps_io:hps_io|NUEVO_DESIGN_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[16].acv_ac_ldc ;
+----------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name       ; Value ; Type                                                                                                                                                                                                                                                                                                                                                    ;
+----------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DLL_DELAY_CTRL_WIDTH ; 7     ; Signed Integer                                                                                                                                                                                                                                                                                                                                          ;
; ADC_PHASE_SETTING    ; 0     ; Signed Integer                                                                                                                                                                                                                                                                                                                                          ;
; ADC_INVERT_PHASE     ; true  ; String                                                                                                                                                                                                                                                                                                                                                  ;
; IS_HHP_HPS           ; true  ; String                                                                                                                                                                                                                                                                                                                                                  ;
+----------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: NUEVO_DESIGN:u0|NUEVO_DESIGN_hps_0:hps_0|NUEVO_DESIGN_hps_0_hps_io:hps_io|NUEVO_DESIGN_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[17].acv_ac_ldc ;
+----------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name       ; Value ; Type                                                                                                                                                                                                                                                                                                                                                    ;
+----------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DLL_DELAY_CTRL_WIDTH ; 7     ; Signed Integer                                                                                                                                                                                                                                                                                                                                          ;
; ADC_PHASE_SETTING    ; 0     ; Signed Integer                                                                                                                                                                                                                                                                                                                                          ;
; ADC_INVERT_PHASE     ; true  ; String                                                                                                                                                                                                                                                                                                                                                  ;
; IS_HHP_HPS           ; true  ; String                                                                                                                                                                                                                                                                                                                                                  ;
+----------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: NUEVO_DESIGN:u0|NUEVO_DESIGN_hps_0:hps_0|NUEVO_DESIGN_hps_0_hps_io:hps_io|NUEVO_DESIGN_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[18].acv_ac_ldc ;
+----------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name       ; Value ; Type                                                                                                                                                                                                                                                                                                                                                    ;
+----------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DLL_DELAY_CTRL_WIDTH ; 7     ; Signed Integer                                                                                                                                                                                                                                                                                                                                          ;
; ADC_PHASE_SETTING    ; 0     ; Signed Integer                                                                                                                                                                                                                                                                                                                                          ;
; ADC_INVERT_PHASE     ; true  ; String                                                                                                                                                                                                                                                                                                                                                  ;
; IS_HHP_HPS           ; true  ; String                                                                                                                                                                                                                                                                                                                                                  ;
+----------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: NUEVO_DESIGN:u0|NUEVO_DESIGN_hps_0:hps_0|NUEVO_DESIGN_hps_0_hps_io:hps_io|NUEVO_DESIGN_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[19].acv_ac_ldc ;
+----------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name       ; Value ; Type                                                                                                                                                                                                                                                                                                                                                    ;
+----------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DLL_DELAY_CTRL_WIDTH ; 7     ; Signed Integer                                                                                                                                                                                                                                                                                                                                          ;
; ADC_PHASE_SETTING    ; 0     ; Signed Integer                                                                                                                                                                                                                                                                                                                                          ;
; ADC_INVERT_PHASE     ; true  ; String                                                                                                                                                                                                                                                                                                                                                  ;
; IS_HHP_HPS           ; true  ; String                                                                                                                                                                                                                                                                                                                                                  ;
+----------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: NUEVO_DESIGN:u0|NUEVO_DESIGN_hps_0:hps_0|NUEVO_DESIGN_hps_0_hps_io:hps_io|NUEVO_DESIGN_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[20].acv_ac_ldc ;
+----------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name       ; Value ; Type                                                                                                                                                                                                                                                                                                                                                    ;
+----------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DLL_DELAY_CTRL_WIDTH ; 7     ; Signed Integer                                                                                                                                                                                                                                                                                                                                          ;
; ADC_PHASE_SETTING    ; 0     ; Signed Integer                                                                                                                                                                                                                                                                                                                                          ;
; ADC_INVERT_PHASE     ; true  ; String                                                                                                                                                                                                                                                                                                                                                  ;
; IS_HHP_HPS           ; true  ; String                                                                                                                                                                                                                                                                                                                                                  ;
+----------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: NUEVO_DESIGN:u0|NUEVO_DESIGN_hps_0:hps_0|NUEVO_DESIGN_hps_0_hps_io:hps_io|NUEVO_DESIGN_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[21].acv_ac_ldc ;
+----------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name       ; Value ; Type                                                                                                                                                                                                                                                                                                                                                    ;
+----------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DLL_DELAY_CTRL_WIDTH ; 7     ; Signed Integer                                                                                                                                                                                                                                                                                                                                          ;
; ADC_PHASE_SETTING    ; 0     ; Signed Integer                                                                                                                                                                                                                                                                                                                                          ;
; ADC_INVERT_PHASE     ; true  ; String                                                                                                                                                                                                                                                                                                                                                  ;
; IS_HHP_HPS           ; true  ; String                                                                                                                                                                                                                                                                                                                                                  ;
+----------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: NUEVO_DESIGN:u0|NUEVO_DESIGN_hps_0:hps_0|NUEVO_DESIGN_hps_0_hps_io:hps_io|NUEVO_DESIGN_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[22].acv_ac_ldc ;
+----------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name       ; Value ; Type                                                                                                                                                                                                                                                                                                                                                    ;
+----------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DLL_DELAY_CTRL_WIDTH ; 7     ; Signed Integer                                                                                                                                                                                                                                                                                                                                          ;
; ADC_PHASE_SETTING    ; 0     ; Signed Integer                                                                                                                                                                                                                                                                                                                                          ;
; ADC_INVERT_PHASE     ; true  ; String                                                                                                                                                                                                                                                                                                                                                  ;
; IS_HHP_HPS           ; true  ; String                                                                                                                                                                                                                                                                                                                                                  ;
+----------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: NUEVO_DESIGN:u0|NUEVO_DESIGN_hps_0:hps_0|NUEVO_DESIGN_hps_0_hps_io:hps_io|NUEVO_DESIGN_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_generic_ddio:uaddress_pad ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                                                 ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 13    ; Signed Integer                                                                                                                                                                                                                                                                                                                                       ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: NUEVO_DESIGN:u0|NUEVO_DESIGN_hps_0:hps_0|NUEVO_DESIGN_hps_0_hps_io:hps_io|NUEVO_DESIGN_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_generic_ddio:ubank_pad ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                                              ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 3     ; Signed Integer                                                                                                                                                                                                                                                                                                                                    ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: NUEVO_DESIGN:u0|NUEVO_DESIGN_hps_0:hps_0|NUEVO_DESIGN_hps_0_hps_io:hps_io|NUEVO_DESIGN_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_generic_ddio:ucmd_pad ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                                             ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 6     ; Signed Integer                                                                                                                                                                                                                                                                                                                                   ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: NUEVO_DESIGN:u0|NUEVO_DESIGN_hps_0:hps_0|NUEVO_DESIGN_hps_0_hps_io:hps_io|NUEVO_DESIGN_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_generic_ddio:ureset_n_pad ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                                                 ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 1     ; Signed Integer                                                                                                                                                                                                                                                                                                                                       ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: NUEVO_DESIGN:u0|NUEVO_DESIGN_hps_0:hps_0|NUEVO_DESIGN_hps_0_hps_io:hps_io|NUEVO_DESIGN_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|altddio_out:clock_gen[0].umem_ck_pad ;
+------------------------+--------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name         ; Value        ; Type                                                                                                                                                                                                                                                                                                                                ;
+------------------------+--------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS      ; ON           ; AUTO_CARRY                                                                                                                                                                                                                                                                                                                          ;
; IGNORE_CARRY_BUFFERS   ; OFF          ; IGNORE_CARRY                                                                                                                                                                                                                                                                                                                        ;
; AUTO_CASCADE_CHAINS    ; ON           ; AUTO_CASCADE                                                                                                                                                                                                                                                                                                                        ;
; IGNORE_CASCADE_BUFFERS ; OFF          ; IGNORE_CASCADE                                                                                                                                                                                                                                                                                                                      ;
; WIDTH                  ; 1            ; Signed Integer                                                                                                                                                                                                                                                                                                                      ;
; POWER_UP_HIGH          ; OFF          ; Untyped                                                                                                                                                                                                                                                                                                                             ;
; OE_REG                 ; UNUSED       ; Untyped                                                                                                                                                                                                                                                                                                                             ;
; extend_oe_disable      ; UNUSED       ; Untyped                                                                                                                                                                                                                                                                                                                             ;
; INTENDED_DEVICE_FAMILY ; Cyclone V    ; Untyped                                                                                                                                                                                                                                                                                                                             ;
; DEVICE_FAMILY          ; Cyclone V    ; Untyped                                                                                                                                                                                                                                                                                                                             ;
; CBXI_PARAMETER         ; ddio_out_uqe ; Untyped                                                                                                                                                                                                                                                                                                                             ;
+------------------------+--------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: NUEVO_DESIGN:u0|NUEVO_DESIGN_hps_0:hps_0|NUEVO_DESIGN_hps_0_hps_io:hps_io|NUEVO_DESIGN_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs ;
+----------------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                   ; Value ; Type                                                                                                                                                                                                                                                                                    ;
+----------------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ALTERA_ALTDQ_DQS2_FAST_SIM_MODEL ;       ; String                                                                                                                                                                                                                                                                                  ;
+----------------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: NUEVO_DESIGN:u0|NUEVO_DESIGN_hps_0:hps_0|NUEVO_DESIGN_hps_0_hps_io:hps_io|NUEVO_DESIGN_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst ;
+----------------------------------+---------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                   ; Value   ; Type                                                                                                                                                                                                                                                                                                                                              ;
+----------------------------------+---------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; PIN_WIDTH                        ; 8       ; Signed Integer                                                                                                                                                                                                                                                                                                                                    ;
; PIN_TYPE                         ; bidir   ; String                                                                                                                                                                                                                                                                                                                                            ;
; USE_INPUT_PHASE_ALIGNMENT        ; false   ; String                                                                                                                                                                                                                                                                                                                                            ;
; USE_OUTPUT_PHASE_ALIGNMENT       ; false   ; String                                                                                                                                                                                                                                                                                                                                            ;
; USE_HALF_RATE_INPUT              ; false   ; String                                                                                                                                                                                                                                                                                                                                            ;
; USE_HALF_RATE_OUTPUT             ; true    ; String                                                                                                                                                                                                                                                                                                                                            ;
; DIFFERENTIAL_CAPTURE_STROBE      ; true    ; String                                                                                                                                                                                                                                                                                                                                            ;
; SEPARATE_CAPTURE_STROBE          ; false   ; String                                                                                                                                                                                                                                                                                                                                            ;
; INPUT_FREQ                       ; 300.0   ; Signed Float                                                                                                                                                                                                                                                                                                                                      ;
; INPUT_FREQ_PS                    ; 3333 ps ; String                                                                                                                                                                                                                                                                                                                                            ;
; DELAY_CHAIN_BUFFER_MODE          ; high    ; String                                                                                                                                                                                                                                                                                                                                            ;
; DQS_PHASE_SETTING                ; 0       ; Signed Integer                                                                                                                                                                                                                                                                                                                                    ;
; DQS_PHASE_SHIFT                  ; 0       ; Signed Integer                                                                                                                                                                                                                                                                                                                                    ;
; DQS_ENABLE_PHASE_SETTING         ; 3       ; Signed Integer                                                                                                                                                                                                                                                                                                                                    ;
; USE_DYNAMIC_CONFIG               ; true    ; String                                                                                                                                                                                                                                                                                                                                            ;
; INVERT_CAPTURE_STROBE            ; true    ; String                                                                                                                                                                                                                                                                                                                                            ;
; SWAP_CAPTURE_STROBE_POLARITY     ; false   ; String                                                                                                                                                                                                                                                                                                                                            ;
; USE_TERMINATION_CONTROL          ; true    ; String                                                                                                                                                                                                                                                                                                                                            ;
; USE_OCT_ENA_IN_FOR_OCT           ; true    ; String                                                                                                                                                                                                                                                                                                                                            ;
; USE_DQS_ENABLE                   ; true    ; String                                                                                                                                                                                                                                                                                                                                            ;
; USE_IO_CONFIG                    ; false   ; String                                                                                                                                                                                                                                                                                                                                            ;
; USE_DQS_CONFIG                   ; false   ; String                                                                                                                                                                                                                                                                                                                                            ;
; USE_OFFSET_CTRL                  ; false   ; String                                                                                                                                                                                                                                                                                                                                            ;
; HR_DDIO_OUT_HAS_THREE_REGS       ; false   ; String                                                                                                                                                                                                                                                                                                                                            ;
; USE_OUTPUT_STROBE                ; true    ; String                                                                                                                                                                                                                                                                                                                                            ;
; DIFFERENTIAL_OUTPUT_STROBE       ; true    ; String                                                                                                                                                                                                                                                                                                                                            ;
; USE_OUTPUT_STROBE_RESET          ; false   ; String                                                                                                                                                                                                                                                                                                                                            ;
; USE_BIDIR_STROBE                 ; true    ; String                                                                                                                                                                                                                                                                                                                                            ;
; REVERSE_READ_WORDS               ; false   ; String                                                                                                                                                                                                                                                                                                                                            ;
; NATURAL_ALIGNMENT                ; true    ; String                                                                                                                                                                                                                                                                                                                                            ;
; EXTRA_OUTPUT_WIDTH               ; 1       ; Signed Integer                                                                                                                                                                                                                                                                                                                                    ;
; PREAMBLE_TYPE                    ; high    ; String                                                                                                                                                                                                                                                                                                                                            ;
; USE_DATA_OE_FOR_OCT              ; false   ; String                                                                                                                                                                                                                                                                                                                                            ;
; DQS_ENABLE_WIDTH                 ; 1       ; Signed Integer                                                                                                                                                                                                                                                                                                                                    ;
; EMIF_UNALIGNED_PREAMBLE_SUPPORT  ; false   ; String                                                                                                                                                                                                                                                                                                                                            ;
; EMIF_BYPASS_OCT_DDIO             ; false   ; String                                                                                                                                                                                                                                                                                                                                            ;
; USE_2X_FF                        ; false   ; String                                                                                                                                                                                                                                                                                                                                            ;
; USE_DQS_TRACKING                 ; true    ; String                                                                                                                                                                                                                                                                                                                                            ;
; SEPERATE_LDC_FOR_WRITE_STROBE    ; false   ; String                                                                                                                                                                                                                                                                                                                                            ;
; DQS_ENABLE_PHASECTRL             ; true    ; String                                                                                                                                                                                                                                                                                                                                            ;
; DYNAMIC_MODE                     ; dynamic ; String                                                                                                                                                                                                                                                                                                                                            ;
; OCT_SERIES_TERM_CONTROL_WIDTH    ; 16      ; Signed Integer                                                                                                                                                                                                                                                                                                                                    ;
; OCT_PARALLEL_TERM_CONTROL_WIDTH  ; 16      ; Signed Integer                                                                                                                                                                                                                                                                                                                                    ;
; DLL_WIDTH                        ; 7       ; Signed Integer                                                                                                                                                                                                                                                                                                                                    ;
; REGULAR_WRITE_BUS_ORDERING       ; true    ; String                                                                                                                                                                                                                                                                                                                                            ;
; ALTERA_ALTDQ_DQS2_FAST_SIM_MODEL ; 0       ; Signed Integer                                                                                                                                                                                                                                                                                                                                    ;
; USE_HARD_FIFOS                   ; true    ; String                                                                                                                                                                                                                                                                                                                                            ;
; CALIBRATION_SUPPORT              ; false   ; String                                                                                                                                                                                                                                                                                                                                            ;
; USE_DQSIN_FOR_VFIFO_READ         ; false   ; String                                                                                                                                                                                                                                                                                                                                            ;
; HHP_HPS                          ; true    ; String                                                                                                                                                                                                                                                                                                                                            ;
; USE_LDC_AS_LOW_SKEW_CLOCK        ; false   ; String                                                                                                                                                                                                                                                                                                                                            ;
; DLL_USE_2X_CLK                   ; false   ; String                                                                                                                                                                                                                                                                                                                                            ;
; DQS_ENABLE_AFTER_T7              ; true    ; String                                                                                                                                                                                                                                                                                                                                            ;
; LFIFO_OCT_EN_MASK                ; -1      ; Signed Integer                                                                                                                                                                                                                                                                                                                                    ;
+----------------------------------+---------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: NUEVO_DESIGN:u0|NUEVO_DESIGN_hps_0:hps_0|NUEVO_DESIGN_hps_0_hps_io:hps_io|NUEVO_DESIGN_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_hhp_qseq_synth_top:seq ;
+--------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                            ;
+--------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; APB_DATA_WIDTH     ; 32    ; Signed Integer                                                                                                                                                                                  ;
; APB_ADDR_WIDTH     ; 32    ; Signed Integer                                                                                                                                                                                  ;
; AVL_DATA_WIDTH     ; 32    ; Signed Integer                                                                                                                                                                                  ;
; AVL_ADDR_WIDTH     ; 16    ; Signed Integer                                                                                                                                                                                  ;
; AVL_MMR_DATA_WIDTH ; 32    ; Signed Integer                                                                                                                                                                                  ;
; AVL_MMR_ADDR_WIDTH ; 8     ; Signed Integer                                                                                                                                                                                  ;
; MEM_IF_DQS_WIDTH   ; 1     ; Signed Integer                                                                                                                                                                                  ;
; MEM_IF_DQ_WIDTH    ; 8     ; Signed Integer                                                                                                                                                                                  ;
; MEM_IF_DM_WIDTH    ; 1     ; Signed Integer                                                                                                                                                                                  ;
; MEM_IF_CS_WIDTH    ; 1     ; Signed Integer                                                                                                                                                                                  ;
+--------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: NUEVO_DESIGN:u0|NUEVO_DESIGN_hps_0:hps_0|NUEVO_DESIGN_hps_0_hps_io:hps_io|NUEVO_DESIGN_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_hard_memory_controller_top_cyclonev:c0 ;
+-----------------------------------------+------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                          ; Value                                                            ; Type                                                                                                                            ;
+-----------------------------------------+------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------+
; AVL_SIZE_WIDTH                          ; 3                                                                ; Signed Integer                                                                                                                  ;
; AVL_ADDR_WIDTH                          ; 22                                                               ; Signed Integer                                                                                                                  ;
; AVL_DATA_WIDTH                          ; 16                                                               ; Signed Integer                                                                                                                  ;
; MEM_IF_CLK_PAIR_COUNT                   ; 1                                                                ; Signed Integer                                                                                                                  ;
; MEM_IF_CS_WIDTH                         ; 1                                                                ; Signed Integer                                                                                                                  ;
; MEM_IF_DQS_WIDTH                        ; 1                                                                ; Signed Integer                                                                                                                  ;
; MEM_IF_CHIP_BITS                        ; 1                                                                ; Signed Integer                                                                                                                  ;
; AFI_ADDR_WIDTH                          ; 13                                                               ; Signed Integer                                                                                                                  ;
; AFI_BANKADDR_WIDTH                      ; 3                                                                ; Signed Integer                                                                                                                  ;
; AFI_CONTROL_WIDTH                       ; 1                                                                ; Signed Integer                                                                                                                  ;
; AFI_CS_WIDTH                            ; 1                                                                ; Signed Integer                                                                                                                  ;
; AFI_ODT_WIDTH                           ; 1                                                                ; Signed Integer                                                                                                                  ;
; AFI_DM_WIDTH                            ; 2                                                                ; Signed Integer                                                                                                                  ;
; AFI_DQ_WIDTH                            ; 16                                                               ; Signed Integer                                                                                                                  ;
; AFI_WRITE_DQS_WIDTH                     ; 1                                                                ; Signed Integer                                                                                                                  ;
; AFI_RATE_RATIO                          ; 1                                                                ; Signed Integer                                                                                                                  ;
; AFI_WLAT_WIDTH                          ; 6                                                                ; Signed Integer                                                                                                                  ;
; AFI_RLAT_WIDTH                          ; 6                                                                ; Signed Integer                                                                                                                  ;
; CSR_BE_WIDTH                            ; 1                                                                ; Signed Integer                                                                                                                  ;
; CSR_ADDR_WIDTH                          ; 10                                                               ; Signed Integer                                                                                                                  ;
; CSR_DATA_WIDTH                          ; 8                                                                ; Signed Integer                                                                                                                  ;
; AVL_DATA_WIDTH_PORT_0                   ; 1                                                                ; Signed Integer                                                                                                                  ;
; AVL_DATA_WIDTH_PORT_1                   ; 1                                                                ; Signed Integer                                                                                                                  ;
; AVL_DATA_WIDTH_PORT_2                   ; 1                                                                ; Signed Integer                                                                                                                  ;
; AVL_DATA_WIDTH_PORT_3                   ; 1                                                                ; Signed Integer                                                                                                                  ;
; AVL_DATA_WIDTH_PORT_4                   ; 1                                                                ; Signed Integer                                                                                                                  ;
; AVL_DATA_WIDTH_PORT_5                   ; 1                                                                ; Signed Integer                                                                                                                  ;
; AVL_ADDR_WIDTH_PORT_0                   ; 1                                                                ; Signed Integer                                                                                                                  ;
; AVL_ADDR_WIDTH_PORT_1                   ; 1                                                                ; Signed Integer                                                                                                                  ;
; AVL_ADDR_WIDTH_PORT_2                   ; 1                                                                ; Signed Integer                                                                                                                  ;
; AVL_ADDR_WIDTH_PORT_3                   ; 1                                                                ; Signed Integer                                                                                                                  ;
; AVL_ADDR_WIDTH_PORT_4                   ; 1                                                                ; Signed Integer                                                                                                                  ;
; AVL_ADDR_WIDTH_PORT_5                   ; 1                                                                ; Signed Integer                                                                                                                  ;
; AVL_NUM_SYMBOLS_PORT_0                  ; 1                                                                ; Signed Integer                                                                                                                  ;
; AVL_NUM_SYMBOLS_PORT_1                  ; 1                                                                ; Signed Integer                                                                                                                  ;
; AVL_NUM_SYMBOLS_PORT_2                  ; 1                                                                ; Signed Integer                                                                                                                  ;
; AVL_NUM_SYMBOLS_PORT_3                  ; 1                                                                ; Signed Integer                                                                                                                  ;
; AVL_NUM_SYMBOLS_PORT_4                  ; 1                                                                ; Signed Integer                                                                                                                  ;
; AVL_NUM_SYMBOLS_PORT_5                  ; 1                                                                ; Signed Integer                                                                                                                  ;
; LSB_WFIFO_PORT_0                        ; 5                                                                ; Signed Integer                                                                                                                  ;
; MSB_WFIFO_PORT_0                        ; 5                                                                ; Signed Integer                                                                                                                  ;
; LSB_RFIFO_PORT_0                        ; 5                                                                ; Signed Integer                                                                                                                  ;
; MSB_RFIFO_PORT_0                        ; 5                                                                ; Signed Integer                                                                                                                  ;
; LSB_WFIFO_PORT_1                        ; 5                                                                ; Signed Integer                                                                                                                  ;
; MSB_WFIFO_PORT_1                        ; 5                                                                ; Signed Integer                                                                                                                  ;
; LSB_RFIFO_PORT_1                        ; 5                                                                ; Signed Integer                                                                                                                  ;
; MSB_RFIFO_PORT_1                        ; 5                                                                ; Signed Integer                                                                                                                  ;
; LSB_WFIFO_PORT_2                        ; 5                                                                ; Signed Integer                                                                                                                  ;
; MSB_WFIFO_PORT_2                        ; 5                                                                ; Signed Integer                                                                                                                  ;
; LSB_RFIFO_PORT_2                        ; 5                                                                ; Signed Integer                                                                                                                  ;
; MSB_RFIFO_PORT_2                        ; 5                                                                ; Signed Integer                                                                                                                  ;
; LSB_WFIFO_PORT_3                        ; 5                                                                ; Signed Integer                                                                                                                  ;
; MSB_WFIFO_PORT_3                        ; 5                                                                ; Signed Integer                                                                                                                  ;
; LSB_RFIFO_PORT_3                        ; 5                                                                ; Signed Integer                                                                                                                  ;
; MSB_RFIFO_PORT_3                        ; 5                                                                ; Signed Integer                                                                                                                  ;
; LSB_WFIFO_PORT_4                        ; 5                                                                ; Signed Integer                                                                                                                  ;
; MSB_WFIFO_PORT_4                        ; 5                                                                ; Signed Integer                                                                                                                  ;
; LSB_RFIFO_PORT_4                        ; 5                                                                ; Signed Integer                                                                                                                  ;
; MSB_RFIFO_PORT_4                        ; 5                                                                ; Signed Integer                                                                                                                  ;
; LSB_WFIFO_PORT_5                        ; 5                                                                ; Signed Integer                                                                                                                  ;
; MSB_WFIFO_PORT_5                        ; 5                                                                ; Signed Integer                                                                                                                  ;
; LSB_RFIFO_PORT_5                        ; 5                                                                ; Signed Integer                                                                                                                  ;
; MSB_RFIFO_PORT_5                        ; 5                                                                ; Signed Integer                                                                                                                  ;
; HARD_PHY                                ; 1                                                                ; Signed Integer                                                                                                                  ;
; ENUM_ATTR_COUNTER_ONE_RESET             ; DISABLED                                                         ; String                                                                                                                          ;
; ENUM_ATTR_COUNTER_ZERO_RESET            ; DISABLED                                                         ; String                                                                                                                          ;
; ENUM_ATTR_STATIC_CONFIG_VALID           ; DISABLED                                                         ; String                                                                                                                          ;
; ENUM_AUTO_PCH_ENABLE_0                  ; DISABLED                                                         ; String                                                                                                                          ;
; ENUM_AUTO_PCH_ENABLE_1                  ; DISABLED                                                         ; String                                                                                                                          ;
; ENUM_AUTO_PCH_ENABLE_2                  ; DISABLED                                                         ; String                                                                                                                          ;
; ENUM_AUTO_PCH_ENABLE_3                  ; DISABLED                                                         ; String                                                                                                                          ;
; ENUM_AUTO_PCH_ENABLE_4                  ; DISABLED                                                         ; String                                                                                                                          ;
; ENUM_AUTO_PCH_ENABLE_5                  ; DISABLED                                                         ; String                                                                                                                          ;
; ENUM_CAL_REQ                            ; DISABLED                                                         ; String                                                                                                                          ;
; ENUM_CFG_BURST_LENGTH                   ; BL_8                                                             ; String                                                                                                                          ;
; ENUM_CFG_INTERFACE_WIDTH                ; DWIDTH_8                                                         ; String                                                                                                                          ;
; ENUM_CFG_SELF_RFSH_EXIT_CYCLES          ; SELF_RFSH_EXIT_CYCLES_512                                        ; String                                                                                                                          ;
; ENUM_CFG_STARVE_LIMIT                   ; STARVE_LIMIT_10                                                  ; String                                                                                                                          ;
; ENUM_CFG_TYPE                           ; DDR3                                                             ; String                                                                                                                          ;
; ENUM_CLOCK_OFF_0                        ; DISABLED                                                         ; String                                                                                                                          ;
; ENUM_CLOCK_OFF_1                        ; DISABLED                                                         ; String                                                                                                                          ;
; ENUM_CLOCK_OFF_2                        ; DISABLED                                                         ; String                                                                                                                          ;
; ENUM_CLOCK_OFF_3                        ; DISABLED                                                         ; String                                                                                                                          ;
; ENUM_CLOCK_OFF_4                        ; DISABLED                                                         ; String                                                                                                                          ;
; ENUM_CLOCK_OFF_5                        ; DISABLED                                                         ; String                                                                                                                          ;
; ENUM_CLR_INTR                           ; NO_CLR_INTR                                                      ; String                                                                                                                          ;
; ENUM_CMD_PORT_IN_USE_0                  ; FALSE                                                            ; String                                                                                                                          ;
; ENUM_CMD_PORT_IN_USE_1                  ; FALSE                                                            ; String                                                                                                                          ;
; ENUM_CMD_PORT_IN_USE_2                  ; FALSE                                                            ; String                                                                                                                          ;
; ENUM_CMD_PORT_IN_USE_3                  ; FALSE                                                            ; String                                                                                                                          ;
; ENUM_CMD_PORT_IN_USE_4                  ; FALSE                                                            ; String                                                                                                                          ;
; ENUM_CMD_PORT_IN_USE_5                  ; FALSE                                                            ; String                                                                                                                          ;
; ENUM_CPORT0_RDY_ALMOST_FULL             ; NOT_FULL                                                         ; String                                                                                                                          ;
; ENUM_CPORT0_RFIFO_MAP                   ; FIFO_0                                                           ; String                                                                                                                          ;
; ENUM_CPORT0_TYPE                        ; DISABLE                                                          ; String                                                                                                                          ;
; ENUM_CPORT0_WFIFO_MAP                   ; FIFO_0                                                           ; String                                                                                                                          ;
; ENUM_CPORT1_RDY_ALMOST_FULL             ; NOT_FULL                                                         ; String                                                                                                                          ;
; ENUM_CPORT1_RFIFO_MAP                   ; FIFO_0                                                           ; String                                                                                                                          ;
; ENUM_CPORT1_TYPE                        ; DISABLE                                                          ; String                                                                                                                          ;
; ENUM_CPORT1_WFIFO_MAP                   ; FIFO_0                                                           ; String                                                                                                                          ;
; ENUM_CPORT2_RDY_ALMOST_FULL             ; NOT_FULL                                                         ; String                                                                                                                          ;
; ENUM_CPORT2_RFIFO_MAP                   ; FIFO_0                                                           ; String                                                                                                                          ;
; ENUM_CPORT2_TYPE                        ; DISABLE                                                          ; String                                                                                                                          ;
; ENUM_CPORT2_WFIFO_MAP                   ; FIFO_0                                                           ; String                                                                                                                          ;
; ENUM_CPORT3_RDY_ALMOST_FULL             ; NOT_FULL                                                         ; String                                                                                                                          ;
; ENUM_CPORT3_RFIFO_MAP                   ; FIFO_0                                                           ; String                                                                                                                          ;
; ENUM_CPORT3_TYPE                        ; DISABLE                                                          ; String                                                                                                                          ;
; ENUM_CPORT3_WFIFO_MAP                   ; FIFO_0                                                           ; String                                                                                                                          ;
; ENUM_CPORT4_RDY_ALMOST_FULL             ; NOT_FULL                                                         ; String                                                                                                                          ;
; ENUM_CPORT4_RFIFO_MAP                   ; FIFO_0                                                           ; String                                                                                                                          ;
; ENUM_CPORT4_TYPE                        ; DISABLE                                                          ; String                                                                                                                          ;
; ENUM_CPORT4_WFIFO_MAP                   ; FIFO_0                                                           ; String                                                                                                                          ;
; ENUM_CPORT5_RDY_ALMOST_FULL             ; NOT_FULL                                                         ; String                                                                                                                          ;
; ENUM_CPORT5_RFIFO_MAP                   ; FIFO_0                                                           ; String                                                                                                                          ;
; ENUM_CPORT5_TYPE                        ; DISABLE                                                          ; String                                                                                                                          ;
; ENUM_CPORT5_WFIFO_MAP                   ; FIFO_0                                                           ; String                                                                                                                          ;
; ENUM_CTL_ADDR_ORDER                     ; CHIP_ROW_BANK_COL                                                ; String                                                                                                                          ;
; ENUM_CTL_ECC_ENABLED                    ; CTL_ECC_DISABLED                                                 ; String                                                                                                                          ;
; ENUM_CTL_ECC_RMW_ENABLED                ; CTL_ECC_RMW_DISABLED                                             ; String                                                                                                                          ;
; ENUM_CTL_REGDIMM_ENABLED                ; REGDIMM_DISABLED                                                 ; String                                                                                                                          ;
; ENUM_CTL_USR_REFRESH                    ; CTL_USR_REFRESH_DISABLED                                         ; String                                                                                                                          ;
; ENUM_CTRL_WIDTH                         ; DATA_WIDTH_16_BIT                                                ; String                                                                                                                          ;
; ENUM_DELAY_BONDING                      ; BONDING_LATENCY_0                                                ; String                                                                                                                          ;
; ENUM_DFX_BYPASS_ENABLE                  ; DFX_BYPASS_DISABLED                                              ; String                                                                                                                          ;
; ENUM_DISABLE_MERGING                    ; MERGING_ENABLED                                                  ; String                                                                                                                          ;
; ENUM_ECC_DQ_WIDTH                       ; ECC_DQ_WIDTH_0                                                   ; String                                                                                                                          ;
; ENUM_ENABLE_ATPG                        ; DISABLED                                                         ; String                                                                                                                          ;
; ENUM_ENABLE_BONDING_0                   ; DISABLED                                                         ; String                                                                                                                          ;
; ENUM_ENABLE_BONDING_1                   ; DISABLED                                                         ; String                                                                                                                          ;
; ENUM_ENABLE_BONDING_2                   ; DISABLED                                                         ; String                                                                                                                          ;
; ENUM_ENABLE_BONDING_3                   ; DISABLED                                                         ; String                                                                                                                          ;
; ENUM_ENABLE_BONDING_4                   ; DISABLED                                                         ; String                                                                                                                          ;
; ENUM_ENABLE_BONDING_5                   ; DISABLED                                                         ; String                                                                                                                          ;
; ENUM_ENABLE_BONDING_WRAPBACK            ; DISABLED                                                         ; String                                                                                                                          ;
; ENUM_ENABLE_DQS_TRACKING                ; ENABLED                                                          ; String                                                                                                                          ;
; ENUM_ENABLE_ECC_CODE_OVERWRITES         ; DISABLED                                                         ; String                                                                                                                          ;
; ENUM_ENABLE_FAST_EXIT_PPD               ; DISABLED                                                         ; String                                                                                                                          ;
; ENUM_ENABLE_INTR                        ; DISABLED                                                         ; String                                                                                                                          ;
; ENUM_ENABLE_NO_DM                       ; DISABLED                                                         ; String                                                                                                                          ;
; ENUM_ENABLE_PIPELINEGLOBAL              ; DISABLED                                                         ; String                                                                                                                          ;
; ENUM_GANGED_ARF                         ; DISABLED                                                         ; String                                                                                                                          ;
; ENUM_GEN_DBE                            ; GEN_DBE_DISABLED                                                 ; String                                                                                                                          ;
; ENUM_GEN_SBE                            ; GEN_SBE_DISABLED                                                 ; String                                                                                                                          ;
; ENUM_INC_SYNC                           ; FIFO_SET_2                                                       ; String                                                                                                                          ;
; ENUM_LOCAL_IF_CS_WIDTH                  ; ADDR_WIDTH_0                                                     ; String                                                                                                                          ;
; ENUM_MASK_CORR_DROPPED_INTR             ; DISABLED                                                         ; String                                                                                                                          ;
; ENUM_MASK_DBE_INTR                      ; DISABLED                                                         ; String                                                                                                                          ;
; ENUM_MASK_SBE_INTR                      ; DISABLED                                                         ; String                                                                                                                          ;
; ENUM_MEM_IF_AL                          ; AL_0                                                             ; String                                                                                                                          ;
; ENUM_MEM_IF_BANKADDR_WIDTH              ; ADDR_WIDTH_3                                                     ; String                                                                                                                          ;
; ENUM_MEM_IF_BURSTLENGTH                 ; MEM_IF_BURSTLENGTH_8                                             ; String                                                                                                                          ;
; ENUM_MEM_IF_COLADDR_WIDTH               ; ADDR_WIDTH_8                                                     ; String                                                                                                                          ;
; ENUM_MEM_IF_CS_PER_RANK                 ; MEM_IF_CS_PER_RANK_1                                             ; String                                                                                                                          ;
; ENUM_MEM_IF_CS_WIDTH                    ; MEM_IF_CS_WIDTH_1                                                ; String                                                                                                                          ;
; ENUM_MEM_IF_DQ_PER_CHIP                 ; MEM_IF_DQ_PER_CHIP_8                                             ; String                                                                                                                          ;
; ENUM_MEM_IF_DQS_WIDTH                   ; DQS_WIDTH_1                                                      ; String                                                                                                                          ;
; ENUM_MEM_IF_DWIDTH                      ; MEM_IF_DWIDTH_8                                                  ; String                                                                                                                          ;
; ENUM_MEM_IF_MEMTYPE                     ; DDR3_SDRAM                                                       ; String                                                                                                                          ;
; ENUM_MEM_IF_ROWADDR_WIDTH               ; ADDR_WIDTH_12                                                    ; String                                                                                                                          ;
; ENUM_MEM_IF_SPEEDBIN                    ; DDR3_800_5_5_5                                                   ; String                                                                                                                          ;
; ENUM_MEM_IF_TCCD                        ; TCCD_4                                                           ; String                                                                                                                          ;
; ENUM_MEM_IF_TCL                         ; TCL_7                                                            ; String                                                                                                                          ;
; ENUM_MEM_IF_TCWL                        ; TCWL_6                                                           ; String                                                                                                                          ;
; ENUM_MEM_IF_TFAW                        ; TFAW_12                                                          ; String                                                                                                                          ;
; ENUM_MEM_IF_TMRD                        ; TMRD_4                                                           ; String                                                                                                                          ;
; ENUM_MEM_IF_TRAS                        ; TRAS_13                                                          ; String                                                                                                                          ;
; ENUM_MEM_IF_TRC                         ; TRC_17                                                           ; String                                                                                                                          ;
; ENUM_MEM_IF_TRCD                        ; TRCD_5                                                           ; String                                                                                                                          ;
; ENUM_MEM_IF_TRP                         ; TRP_5                                                            ; String                                                                                                                          ;
; ENUM_MEM_IF_TRRD                        ; TRRD_3                                                           ; String                                                                                                                          ;
; ENUM_MEM_IF_TRTP                        ; TRTP_3                                                           ; String                                                                                                                          ;
; ENUM_MEM_IF_TWR                         ; TWR_5                                                            ; String                                                                                                                          ;
; ENUM_MEM_IF_TWTR                        ; TWTR_2                                                           ; String                                                                                                                          ;
; ENUM_MMR_CFG_MEM_BL                     ; MP_BL_8                                                          ; String                                                                                                                          ;
; ENUM_OUTPUT_REGD                        ; DISABLED                                                         ; String                                                                                                                          ;
; ENUM_PDN_EXIT_CYCLES                    ; SLOW_EXIT                                                        ; String                                                                                                                          ;
; ENUM_PORT0_WIDTH                        ; PORT_32_BIT                                                      ; String                                                                                                                          ;
; ENUM_PORT1_WIDTH                        ; PORT_32_BIT                                                      ; String                                                                                                                          ;
; ENUM_PORT2_WIDTH                        ; PORT_32_BIT                                                      ; String                                                                                                                          ;
; ENUM_PORT3_WIDTH                        ; PORT_32_BIT                                                      ; String                                                                                                                          ;
; ENUM_PORT4_WIDTH                        ; PORT_32_BIT                                                      ; String                                                                                                                          ;
; ENUM_PORT5_WIDTH                        ; PORT_32_BIT                                                      ; String                                                                                                                          ;
; ENUM_PRIORITY_0_0                       ; WEIGHT_0                                                         ; String                                                                                                                          ;
; ENUM_PRIORITY_0_1                       ; WEIGHT_0                                                         ; String                                                                                                                          ;
; ENUM_PRIORITY_0_2                       ; WEIGHT_0                                                         ; String                                                                                                                          ;
; ENUM_PRIORITY_0_3                       ; WEIGHT_0                                                         ; String                                                                                                                          ;
; ENUM_PRIORITY_0_4                       ; WEIGHT_0                                                         ; String                                                                                                                          ;
; ENUM_PRIORITY_0_5                       ; WEIGHT_0                                                         ; String                                                                                                                          ;
; ENUM_PRIORITY_1_0                       ; WEIGHT_0                                                         ; String                                                                                                                          ;
; ENUM_PRIORITY_1_1                       ; WEIGHT_0                                                         ; String                                                                                                                          ;
; ENUM_PRIORITY_1_2                       ; WEIGHT_0                                                         ; String                                                                                                                          ;
; ENUM_PRIORITY_1_3                       ; WEIGHT_0                                                         ; String                                                                                                                          ;
; ENUM_PRIORITY_1_4                       ; WEIGHT_0                                                         ; String                                                                                                                          ;
; ENUM_PRIORITY_1_5                       ; WEIGHT_0                                                         ; String                                                                                                                          ;
; ENUM_PRIORITY_2_0                       ; WEIGHT_0                                                         ; String                                                                                                                          ;
; ENUM_PRIORITY_2_1                       ; WEIGHT_0                                                         ; String                                                                                                                          ;
; ENUM_PRIORITY_2_2                       ; WEIGHT_0                                                         ; String                                                                                                                          ;
; ENUM_PRIORITY_2_3                       ; WEIGHT_0                                                         ; String                                                                                                                          ;
; ENUM_PRIORITY_2_4                       ; WEIGHT_0                                                         ; String                                                                                                                          ;
; ENUM_PRIORITY_2_5                       ; WEIGHT_0                                                         ; String                                                                                                                          ;
; ENUM_PRIORITY_3_0                       ; WEIGHT_0                                                         ; String                                                                                                                          ;
; ENUM_PRIORITY_3_1                       ; WEIGHT_0                                                         ; String                                                                                                                          ;
; ENUM_PRIORITY_3_2                       ; WEIGHT_0                                                         ; String                                                                                                                          ;
; ENUM_PRIORITY_3_3                       ; WEIGHT_0                                                         ; String                                                                                                                          ;
; ENUM_PRIORITY_3_4                       ; WEIGHT_0                                                         ; String                                                                                                                          ;
; ENUM_PRIORITY_3_5                       ; WEIGHT_0                                                         ; String                                                                                                                          ;
; ENUM_PRIORITY_4_0                       ; WEIGHT_0                                                         ; String                                                                                                                          ;
; ENUM_PRIORITY_4_1                       ; WEIGHT_0                                                         ; String                                                                                                                          ;
; ENUM_PRIORITY_4_2                       ; WEIGHT_0                                                         ; String                                                                                                                          ;
; ENUM_PRIORITY_4_3                       ; WEIGHT_0                                                         ; String                                                                                                                          ;
; ENUM_PRIORITY_4_4                       ; WEIGHT_0                                                         ; String                                                                                                                          ;
; ENUM_PRIORITY_4_5                       ; WEIGHT_0                                                         ; String                                                                                                                          ;
; ENUM_PRIORITY_5_0                       ; WEIGHT_0                                                         ; String                                                                                                                          ;
; ENUM_PRIORITY_5_1                       ; WEIGHT_0                                                         ; String                                                                                                                          ;
; ENUM_PRIORITY_5_2                       ; WEIGHT_0                                                         ; String                                                                                                                          ;
; ENUM_PRIORITY_5_3                       ; WEIGHT_0                                                         ; String                                                                                                                          ;
; ENUM_PRIORITY_5_4                       ; WEIGHT_0                                                         ; String                                                                                                                          ;
; ENUM_PRIORITY_5_5                       ; WEIGHT_0                                                         ; String                                                                                                                          ;
; ENUM_PRIORITY_6_0                       ; WEIGHT_0                                                         ; String                                                                                                                          ;
; ENUM_PRIORITY_6_1                       ; WEIGHT_0                                                         ; String                                                                                                                          ;
; ENUM_PRIORITY_6_2                       ; WEIGHT_0                                                         ; String                                                                                                                          ;
; ENUM_PRIORITY_6_3                       ; WEIGHT_0                                                         ; String                                                                                                                          ;
; ENUM_PRIORITY_6_4                       ; WEIGHT_0                                                         ; String                                                                                                                          ;
; ENUM_PRIORITY_6_5                       ; WEIGHT_0                                                         ; String                                                                                                                          ;
; ENUM_PRIORITY_7_0                       ; WEIGHT_0                                                         ; String                                                                                                                          ;
; ENUM_PRIORITY_7_1                       ; WEIGHT_0                                                         ; String                                                                                                                          ;
; ENUM_PRIORITY_7_2                       ; WEIGHT_0                                                         ; String                                                                                                                          ;
; ENUM_PRIORITY_7_3                       ; WEIGHT_0                                                         ; String                                                                                                                          ;
; ENUM_PRIORITY_7_4                       ; WEIGHT_0                                                         ; String                                                                                                                          ;
; ENUM_PRIORITY_7_5                       ; WEIGHT_0                                                         ; String                                                                                                                          ;
; ENUM_RCFG_STATIC_WEIGHT_0               ; WEIGHT_0                                                         ; String                                                                                                                          ;
; ENUM_RCFG_STATIC_WEIGHT_1               ; WEIGHT_0                                                         ; String                                                                                                                          ;
; ENUM_RCFG_STATIC_WEIGHT_2               ; WEIGHT_0                                                         ; String                                                                                                                          ;
; ENUM_RCFG_STATIC_WEIGHT_3               ; WEIGHT_0                                                         ; String                                                                                                                          ;
; ENUM_RCFG_STATIC_WEIGHT_4               ; WEIGHT_0                                                         ; String                                                                                                                          ;
; ENUM_RCFG_STATIC_WEIGHT_5               ; WEIGHT_0                                                         ; String                                                                                                                          ;
; ENUM_RCFG_USER_PRIORITY_0               ; PRIORITY_1                                                       ; String                                                                                                                          ;
; ENUM_RCFG_USER_PRIORITY_1               ; PRIORITY_1                                                       ; String                                                                                                                          ;
; ENUM_RCFG_USER_PRIORITY_2               ; PRIORITY_1                                                       ; String                                                                                                                          ;
; ENUM_RCFG_USER_PRIORITY_3               ; PRIORITY_1                                                       ; String                                                                                                                          ;
; ENUM_RCFG_USER_PRIORITY_4               ; PRIORITY_1                                                       ; String                                                                                                                          ;
; ENUM_RCFG_USER_PRIORITY_5               ; PRIORITY_1                                                       ; String                                                                                                                          ;
; ENUM_RD_DWIDTH_0                        ; DWIDTH_0                                                         ; String                                                                                                                          ;
; ENUM_RD_DWIDTH_1                        ; DWIDTH_0                                                         ; String                                                                                                                          ;
; ENUM_RD_DWIDTH_2                        ; DWIDTH_0                                                         ; String                                                                                                                          ;
; ENUM_RD_DWIDTH_3                        ; DWIDTH_0                                                         ; String                                                                                                                          ;
; ENUM_RD_DWIDTH_4                        ; DWIDTH_0                                                         ; String                                                                                                                          ;
; ENUM_RD_DWIDTH_5                        ; DWIDTH_0                                                         ; String                                                                                                                          ;
; ENUM_RD_FIFO_IN_USE_0                   ; FALSE                                                            ; String                                                                                                                          ;
; ENUM_RD_FIFO_IN_USE_1                   ; FALSE                                                            ; String                                                                                                                          ;
; ENUM_RD_FIFO_IN_USE_2                   ; FALSE                                                            ; String                                                                                                                          ;
; ENUM_RD_FIFO_IN_USE_3                   ; FALSE                                                            ; String                                                                                                                          ;
; ENUM_RD_PORT_INFO_0                     ; USE_NO                                                           ; String                                                                                                                          ;
; ENUM_RD_PORT_INFO_1                     ; USE_NO                                                           ; String                                                                                                                          ;
; ENUM_RD_PORT_INFO_2                     ; USE_NO                                                           ; String                                                                                                                          ;
; ENUM_RD_PORT_INFO_3                     ; USE_NO                                                           ; String                                                                                                                          ;
; ENUM_RD_PORT_INFO_4                     ; USE_NO                                                           ; String                                                                                                                          ;
; ENUM_RD_PORT_INFO_5                     ; USE_NO                                                           ; String                                                                                                                          ;
; ENUM_READ_ODT_CHIP                      ; ODT_DISABLED                                                     ; String                                                                                                                          ;
; ENUM_REORDER_DATA                       ; DATA_REORDERING                                                  ; String                                                                                                                          ;
; ENUM_RFIFO0_CPORT_MAP                   ; CMD_PORT_0                                                       ; String                                                                                                                          ;
; ENUM_RFIFO1_CPORT_MAP                   ; CMD_PORT_0                                                       ; String                                                                                                                          ;
; ENUM_RFIFO2_CPORT_MAP                   ; CMD_PORT_0                                                       ; String                                                                                                                          ;
; ENUM_RFIFO3_CPORT_MAP                   ; CMD_PORT_0                                                       ; String                                                                                                                          ;
; ENUM_SINGLE_READY_0                     ; CONCATENATE_RDY                                                  ; String                                                                                                                          ;
; ENUM_SINGLE_READY_1                     ; CONCATENATE_RDY                                                  ; String                                                                                                                          ;
; ENUM_SINGLE_READY_2                     ; CONCATENATE_RDY                                                  ; String                                                                                                                          ;
; ENUM_SINGLE_READY_3                     ; CONCATENATE_RDY                                                  ; String                                                                                                                          ;
; ENUM_STATIC_WEIGHT_0                    ; WEIGHT_0                                                         ; String                                                                                                                          ;
; ENUM_STATIC_WEIGHT_1                    ; WEIGHT_0                                                         ; String                                                                                                                          ;
; ENUM_STATIC_WEIGHT_2                    ; WEIGHT_0                                                         ; String                                                                                                                          ;
; ENUM_STATIC_WEIGHT_3                    ; WEIGHT_0                                                         ; String                                                                                                                          ;
; ENUM_STATIC_WEIGHT_4                    ; WEIGHT_0                                                         ; String                                                                                                                          ;
; ENUM_STATIC_WEIGHT_5                    ; WEIGHT_0                                                         ; String                                                                                                                          ;
; ENUM_SYNC_MODE_0                        ; ASYNCHRONOUS                                                     ; String                                                                                                                          ;
; ENUM_SYNC_MODE_1                        ; ASYNCHRONOUS                                                     ; String                                                                                                                          ;
; ENUM_SYNC_MODE_2                        ; ASYNCHRONOUS                                                     ; String                                                                                                                          ;
; ENUM_SYNC_MODE_3                        ; ASYNCHRONOUS                                                     ; String                                                                                                                          ;
; ENUM_SYNC_MODE_4                        ; ASYNCHRONOUS                                                     ; String                                                                                                                          ;
; ENUM_SYNC_MODE_5                        ; ASYNCHRONOUS                                                     ; String                                                                                                                          ;
; ENUM_TEST_MODE                          ; NORMAL_MODE                                                      ; String                                                                                                                          ;
; ENUM_THLD_JAR1_0                        ; THRESHOLD_32                                                     ; String                                                                                                                          ;
; ENUM_THLD_JAR1_1                        ; THRESHOLD_32                                                     ; String                                                                                                                          ;
; ENUM_THLD_JAR1_2                        ; THRESHOLD_32                                                     ; String                                                                                                                          ;
; ENUM_THLD_JAR1_3                        ; THRESHOLD_32                                                     ; String                                                                                                                          ;
; ENUM_THLD_JAR1_4                        ; THRESHOLD_32                                                     ; String                                                                                                                          ;
; ENUM_THLD_JAR1_5                        ; THRESHOLD_32                                                     ; String                                                                                                                          ;
; ENUM_THLD_JAR2_0                        ; THRESHOLD_16                                                     ; String                                                                                                                          ;
; ENUM_THLD_JAR2_1                        ; THRESHOLD_16                                                     ; String                                                                                                                          ;
; ENUM_THLD_JAR2_2                        ; THRESHOLD_16                                                     ; String                                                                                                                          ;
; ENUM_THLD_JAR2_3                        ; THRESHOLD_16                                                     ; String                                                                                                                          ;
; ENUM_THLD_JAR2_4                        ; THRESHOLD_16                                                     ; String                                                                                                                          ;
; ENUM_THLD_JAR2_5                        ; THRESHOLD_16                                                     ; String                                                                                                                          ;
; ENUM_USE_ALMOST_EMPTY_0                 ; EMPTY                                                            ; String                                                                                                                          ;
; ENUM_USE_ALMOST_EMPTY_1                 ; EMPTY                                                            ; String                                                                                                                          ;
; ENUM_USE_ALMOST_EMPTY_2                 ; EMPTY                                                            ; String                                                                                                                          ;
; ENUM_USE_ALMOST_EMPTY_3                 ; EMPTY                                                            ; String                                                                                                                          ;
; ENUM_USER_ECC_EN                        ; DISABLE                                                          ; String                                                                                                                          ;
; ENUM_USER_PRIORITY_0                    ; PRIORITY_1                                                       ; String                                                                                                                          ;
; ENUM_USER_PRIORITY_1                    ; PRIORITY_1                                                       ; String                                                                                                                          ;
; ENUM_USER_PRIORITY_2                    ; PRIORITY_1                                                       ; String                                                                                                                          ;
; ENUM_USER_PRIORITY_3                    ; PRIORITY_1                                                       ; String                                                                                                                          ;
; ENUM_USER_PRIORITY_4                    ; PRIORITY_1                                                       ; String                                                                                                                          ;
; ENUM_USER_PRIORITY_5                    ; PRIORITY_1                                                       ; String                                                                                                                          ;
; ENUM_WFIFO0_CPORT_MAP                   ; CMD_PORT_0                                                       ; String                                                                                                                          ;
; ENUM_WFIFO0_RDY_ALMOST_FULL             ; NOT_FULL                                                         ; String                                                                                                                          ;
; ENUM_WFIFO1_CPORT_MAP                   ; CMD_PORT_0                                                       ; String                                                                                                                          ;
; ENUM_WFIFO1_RDY_ALMOST_FULL             ; NOT_FULL                                                         ; String                                                                                                                          ;
; ENUM_WFIFO2_CPORT_MAP                   ; CMD_PORT_0                                                       ; String                                                                                                                          ;
; ENUM_WFIFO2_RDY_ALMOST_FULL             ; NOT_FULL                                                         ; String                                                                                                                          ;
; ENUM_WFIFO3_CPORT_MAP                   ; CMD_PORT_0                                                       ; String                                                                                                                          ;
; ENUM_WFIFO3_RDY_ALMOST_FULL             ; NOT_FULL                                                         ; String                                                                                                                          ;
; ENUM_WR_DWIDTH_0                        ; DWIDTH_0                                                         ; String                                                                                                                          ;
; ENUM_WR_DWIDTH_1                        ; DWIDTH_0                                                         ; String                                                                                                                          ;
; ENUM_WR_DWIDTH_2                        ; DWIDTH_0                                                         ; String                                                                                                                          ;
; ENUM_WR_DWIDTH_3                        ; DWIDTH_0                                                         ; String                                                                                                                          ;
; ENUM_WR_DWIDTH_4                        ; DWIDTH_0                                                         ; String                                                                                                                          ;
; ENUM_WR_DWIDTH_5                        ; DWIDTH_0                                                         ; String                                                                                                                          ;
; ENUM_WR_FIFO_IN_USE_0                   ; FALSE                                                            ; String                                                                                                                          ;
; ENUM_WR_FIFO_IN_USE_1                   ; FALSE                                                            ; String                                                                                                                          ;
; ENUM_WR_FIFO_IN_USE_2                   ; FALSE                                                            ; String                                                                                                                          ;
; ENUM_WR_FIFO_IN_USE_3                   ; FALSE                                                            ; String                                                                                                                          ;
; ENUM_WR_PORT_INFO_0                     ; USE_NO                                                           ; String                                                                                                                          ;
; ENUM_WR_PORT_INFO_1                     ; USE_NO                                                           ; String                                                                                                                          ;
; ENUM_WR_PORT_INFO_2                     ; USE_NO                                                           ; String                                                                                                                          ;
; ENUM_WR_PORT_INFO_3                     ; USE_NO                                                           ; String                                                                                                                          ;
; ENUM_WR_PORT_INFO_4                     ; USE_NO                                                           ; String                                                                                                                          ;
; ENUM_WR_PORT_INFO_5                     ; USE_NO                                                           ; String                                                                                                                          ;
; ENUM_WRITE_ODT_CHIP                     ; ODT_DISABLED                                                     ; String                                                                                                                          ;
; ENUM_ENABLE_BURST_INTERRUPT             ; DISABLED                                                         ; String                                                                                                                          ;
; ENUM_ENABLE_BURST_TERMINATE             ; DISABLED                                                         ; String                                                                                                                          ;
; INTG_POWER_SAVING_EXIT_CYCLES           ; 5                                                                ; Signed Integer                                                                                                                  ;
; INTG_MEM_CLK_ENTRY_CYCLES               ; 10                                                               ; Signed Integer                                                                                                                  ;
; INTG_PRIORITY_REMAP                     ; 0                                                                ; Signed Integer                                                                                                                  ;
; INTG_MEM_AUTO_PD_CYCLES                 ; 0                                                                ; Signed Integer                                                                                                                  ;
; INTG_CYC_TO_RLD_JARS_0                  ; 1                                                                ; Signed Integer                                                                                                                  ;
; INTG_CYC_TO_RLD_JARS_1                  ; 1                                                                ; Signed Integer                                                                                                                  ;
; INTG_CYC_TO_RLD_JARS_2                  ; 1                                                                ; Signed Integer                                                                                                                  ;
; INTG_CYC_TO_RLD_JARS_3                  ; 1                                                                ; Signed Integer                                                                                                                  ;
; INTG_CYC_TO_RLD_JARS_4                  ; 1                                                                ; Signed Integer                                                                                                                  ;
; INTG_CYC_TO_RLD_JARS_5                  ; 1                                                                ; Signed Integer                                                                                                                  ;
; INTG_EXTRA_CTL_CLK_ACT_TO_ACT           ; 0                                                                ; Signed Integer                                                                                                                  ;
; INTG_EXTRA_CTL_CLK_ACT_TO_ACT_DIFF_BANK ; 0                                                                ; Signed Integer                                                                                                                  ;
; INTG_EXTRA_CTL_CLK_ACT_TO_PCH           ; 0                                                                ; Signed Integer                                                                                                                  ;
; INTG_EXTRA_CTL_CLK_ACT_TO_RDWR          ; 0                                                                ; Signed Integer                                                                                                                  ;
; INTG_EXTRA_CTL_CLK_ARF_PERIOD           ; 0                                                                ; Signed Integer                                                                                                                  ;
; INTG_EXTRA_CTL_CLK_ARF_TO_VALID         ; 0                                                                ; Signed Integer                                                                                                                  ;
; INTG_EXTRA_CTL_CLK_FOUR_ACT_TO_ACT      ; 0                                                                ; Signed Integer                                                                                                                  ;
; INTG_EXTRA_CTL_CLK_PCH_ALL_TO_VALID     ; 0                                                                ; Signed Integer                                                                                                                  ;
; INTG_EXTRA_CTL_CLK_PCH_TO_VALID         ; 0                                                                ; Signed Integer                                                                                                                  ;
; INTG_EXTRA_CTL_CLK_PDN_PERIOD           ; 0                                                                ; Signed Integer                                                                                                                  ;
; INTG_EXTRA_CTL_CLK_PDN_TO_VALID         ; 0                                                                ; Signed Integer                                                                                                                  ;
; INTG_EXTRA_CTL_CLK_RD_AP_TO_VALID       ; 0                                                                ; Signed Integer                                                                                                                  ;
; INTG_EXTRA_CTL_CLK_RD_TO_PCH            ; 0                                                                ; Signed Integer                                                                                                                  ;
; INTG_EXTRA_CTL_CLK_RD_TO_RD             ; 0                                                                ; Signed Integer                                                                                                                  ;
; INTG_EXTRA_CTL_CLK_RD_TO_RD_DIFF_CHIP   ; 0                                                                ; Signed Integer                                                                                                                  ;
; INTG_EXTRA_CTL_CLK_RD_TO_WR             ; 2                                                                ; Signed Integer                                                                                                                  ;
; INTG_EXTRA_CTL_CLK_RD_TO_WR_BC          ; 2                                                                ; Signed Integer                                                                                                                  ;
; INTG_EXTRA_CTL_CLK_RD_TO_WR_DIFF_CHIP   ; 2                                                                ; Signed Integer                                                                                                                  ;
; INTG_EXTRA_CTL_CLK_SRF_TO_VALID         ; 0                                                                ; Signed Integer                                                                                                                  ;
; INTG_EXTRA_CTL_CLK_SRF_TO_ZQ_CAL        ; 0                                                                ; Signed Integer                                                                                                                  ;
; INTG_EXTRA_CTL_CLK_WR_AP_TO_VALID       ; 0                                                                ; Signed Integer                                                                                                                  ;
; INTG_EXTRA_CTL_CLK_WR_TO_PCH            ; 0                                                                ; Signed Integer                                                                                                                  ;
; INTG_EXTRA_CTL_CLK_WR_TO_RD             ; 3                                                                ; Signed Integer                                                                                                                  ;
; INTG_EXTRA_CTL_CLK_WR_TO_RD_BC          ; 3                                                                ; Signed Integer                                                                                                                  ;
; INTG_EXTRA_CTL_CLK_WR_TO_RD_DIFF_CHIP   ; 3                                                                ; Signed Integer                                                                                                                  ;
; INTG_EXTRA_CTL_CLK_WR_TO_WR             ; 0                                                                ; Signed Integer                                                                                                                  ;
; INTG_EXTRA_CTL_CLK_WR_TO_WR_DIFF_CHIP   ; 0                                                                ; Signed Integer                                                                                                                  ;
; INTG_MEM_IF_TREFI                       ; 2101                                                             ; Signed Integer                                                                                                                  ;
; INTG_MEM_IF_TRFC                        ; 23                                                               ; Signed Integer                                                                                                                  ;
; INTG_RCFG_SUM_WT_PRIORITY_0             ; 0                                                                ; Signed Integer                                                                                                                  ;
; INTG_RCFG_SUM_WT_PRIORITY_1             ; 0                                                                ; Signed Integer                                                                                                                  ;
; INTG_RCFG_SUM_WT_PRIORITY_2             ; 0                                                                ; Signed Integer                                                                                                                  ;
; INTG_RCFG_SUM_WT_PRIORITY_3             ; 0                                                                ; Signed Integer                                                                                                                  ;
; INTG_RCFG_SUM_WT_PRIORITY_4             ; 0                                                                ; Signed Integer                                                                                                                  ;
; INTG_RCFG_SUM_WT_PRIORITY_5             ; 0                                                                ; Signed Integer                                                                                                                  ;
; INTG_RCFG_SUM_WT_PRIORITY_6             ; 0                                                                ; Signed Integer                                                                                                                  ;
; INTG_RCFG_SUM_WT_PRIORITY_7             ; 0                                                                ; Signed Integer                                                                                                                  ;
; INTG_SUM_WT_PRIORITY_0                  ; 0                                                                ; Signed Integer                                                                                                                  ;
; INTG_SUM_WT_PRIORITY_1                  ; 0                                                                ; Signed Integer                                                                                                                  ;
; INTG_SUM_WT_PRIORITY_2                  ; 0                                                                ; Signed Integer                                                                                                                  ;
; INTG_SUM_WT_PRIORITY_3                  ; 0                                                                ; Signed Integer                                                                                                                  ;
; INTG_SUM_WT_PRIORITY_4                  ; 0                                                                ; Signed Integer                                                                                                                  ;
; INTG_SUM_WT_PRIORITY_5                  ; 0                                                                ; Signed Integer                                                                                                                  ;
; INTG_SUM_WT_PRIORITY_6                  ; 0                                                                ; Signed Integer                                                                                                                  ;
; INTG_SUM_WT_PRIORITY_7                  ; 0                                                                ; Signed Integer                                                                                                                  ;
; VECT_ATTR_COUNTER_ONE_MASK              ; 0000000000000000000000000000000000000000000000000000000000000000 ; Unsigned Binary                                                                                                                 ;
; VECT_ATTR_COUNTER_ONE_MATCH             ; 0000000000000000000000000000000000000000000000000000000000000000 ; Unsigned Binary                                                                                                                 ;
; VECT_ATTR_COUNTER_ZERO_MASK             ; 0000000000000000000000000000000000000000000000000000000000000000 ; Unsigned Binary                                                                                                                 ;
; VECT_ATTR_COUNTER_ZERO_MATCH            ; 0000000000000000000000000000000000000000000000000000000000000000 ; Unsigned Binary                                                                                                                 ;
; VECT_ATTR_DEBUG_SELECT_BYTE             ; 00000000000000000000000000000000                                 ; Unsigned Binary                                                                                                                 ;
+-----------------------------------------+------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: NUEVO_DESIGN:u0|NUEVO_DESIGN_hps_0:hps_0|NUEVO_DESIGN_hps_0_hps_io:hps_io|NUEVO_DESIGN_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct ;
+------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name         ; Value ; Type                                                                                                                                                                                  ;
+------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; OCT_TERM_CONTROL_WIDTH ; 16    ; Signed Integer                                                                                                                                                                        ;
+------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: NUEVO_DESIGN:u0|NUEVO_DESIGN_hps_0:hps_0|NUEVO_DESIGN_hps_0_hps_io:hps_io|NUEVO_DESIGN_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_dll_cyclonev:dll ;
+----------------------------+---------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name             ; Value   ; Type                                                                                                                                                                            ;
+----------------------------+---------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DLL_DELAY_CTRL_WIDTH       ; 7       ; Signed Integer                                                                                                                                                                  ;
; DELAY_BUFFER_MODE          ; HIGH    ; String                                                                                                                                                                          ;
; DELAY_CHAIN_LENGTH         ; 8       ; Signed Integer                                                                                                                                                                  ;
; DLL_INPUT_FREQUENCY_PS_STR ; 3333 ps ; String                                                                                                                                                                          ;
; DLL_OFFSET_CTRL_WIDTH      ; 6       ; Signed Integer                                                                                                                                                                  ;
+----------------------------+---------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_qsys_0_data_master_translator ;
+-----------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name              ; Value ; Type                                                                                                                                        ;
+-----------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                ; 27    ; Signed Integer                                                                                                                              ;
; AV_DATA_W                   ; 32    ; Signed Integer                                                                                                                              ;
; AV_BURSTCOUNT_W             ; 1     ; Signed Integer                                                                                                                              ;
; AV_BYTEENABLE_W             ; 4     ; Signed Integer                                                                                                                              ;
; UAV_ADDRESS_W               ; 30    ; Signed Integer                                                                                                                              ;
; UAV_BURSTCOUNT_W            ; 3     ; Signed Integer                                                                                                                              ;
; USE_BURSTCOUNT              ; 0     ; Signed Integer                                                                                                                              ;
; USE_BEGINBURSTTRANSFER      ; 0     ; Signed Integer                                                                                                                              ;
; USE_BEGINTRANSFER           ; 0     ; Signed Integer                                                                                                                              ;
; USE_CHIPSELECT              ; 0     ; Signed Integer                                                                                                                              ;
; USE_READ                    ; 1     ; Signed Integer                                                                                                                              ;
; USE_READDATAVALID           ; 0     ; Signed Integer                                                                                                                              ;
; USE_WRITE                   ; 1     ; Signed Integer                                                                                                                              ;
; USE_WAITREQUEST             ; 1     ; Signed Integer                                                                                                                              ;
; USE_WRITERESPONSE           ; 0     ; Signed Integer                                                                                                                              ;
; USE_READRESPONSE            ; 0     ; Signed Integer                                                                                                                              ;
; AV_REGISTERINCOMINGSIGNALS  ; 0     ; Signed Integer                                                                                                                              ;
; AV_SYMBOLS_PER_WORD         ; 4     ; Signed Integer                                                                                                                              ;
; AV_ADDRESS_SYMBOLS          ; 1     ; Signed Integer                                                                                                                              ;
; AV_CONSTANT_BURST_BEHAVIOR  ; 0     ; Signed Integer                                                                                                                              ;
; UAV_CONSTANT_BURST_BEHAVIOR ; 0     ; Signed Integer                                                                                                                              ;
; AV_BURSTCOUNT_SYMBOLS       ; 0     ; Signed Integer                                                                                                                              ;
; AV_LINEWRAPBURSTS           ; 0     ; Signed Integer                                                                                                                              ;
+-----------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:ram_s1_translator ;
+--------------------------------+-------+-----------------------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                                  ;
+--------------------------------+-------+-----------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 16    ; Signed Integer                                                                                                        ;
; AV_DATA_W                      ; 32    ; Signed Integer                                                                                                        ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                                        ;
; AV_BYTEENABLE_W                ; 4     ; Signed Integer                                                                                                        ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                                        ;
; AV_READLATENCY                 ; 1     ; Signed Integer                                                                                                        ;
; AV_READ_WAIT_CYCLES            ; 0     ; Signed Integer                                                                                                        ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                        ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                        ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                                        ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                                        ;
; USE_WAITREQUEST                ; 0     ; Signed Integer                                                                                                        ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                                        ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                                        ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                                        ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                                        ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                                        ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                                        ;
; UAV_ADDRESS_W                  ; 30    ; Signed Integer                                                                                                        ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                                        ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                                        ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                                        ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                                        ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                                        ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                                        ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                                        ;
+--------------------------------+-------+-----------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:timer_s1_translator ;
+--------------------------------+-------+-------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                                    ;
+--------------------------------+-------+-------------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 3     ; Signed Integer                                                                                                          ;
; AV_DATA_W                      ; 16    ; Signed Integer                                                                                                          ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                                          ;
; AV_BYTEENABLE_W                ; 1     ; Signed Integer                                                                                                          ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                                          ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                                                                          ;
; AV_READ_WAIT_CYCLES            ; 1     ; Signed Integer                                                                                                          ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                          ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                          ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                                          ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                                          ;
; USE_WAITREQUEST                ; 0     ; Signed Integer                                                                                                          ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                                          ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                                          ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                                          ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                                          ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                                          ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                                          ;
; UAV_ADDRESS_W                  ; 30    ; Signed Integer                                                                                                          ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                                          ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                                          ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                                          ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                                          ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                                          ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                                          ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                                          ;
+--------------------------------+-------+-------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sdram_s1_translator ;
+--------------------------------+-------+-------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                                    ;
+--------------------------------+-------+-------------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 25    ; Signed Integer                                                                                                          ;
; AV_DATA_W                      ; 16    ; Signed Integer                                                                                                          ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                                          ;
; AV_BYTEENABLE_W                ; 2     ; Signed Integer                                                                                                          ;
; UAV_BYTEENABLE_W               ; 2     ; Signed Integer                                                                                                          ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                                                                          ;
; AV_READ_WAIT_CYCLES            ; 1     ; Signed Integer                                                                                                          ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                          ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                          ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                                          ;
; USE_READDATAVALID              ; 1     ; Signed Integer                                                                                                          ;
; USE_WAITREQUEST                ; 1     ; Signed Integer                                                                                                          ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                                          ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                                          ;
; AV_SYMBOLS_PER_WORD            ; 2     ; Signed Integer                                                                                                          ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                                          ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                                          ;
; BITS_PER_WORD                  ; 1     ; Signed Integer                                                                                                          ;
; UAV_ADDRESS_W                  ; 30    ; Signed Integer                                                                                                          ;
; UAV_BURSTCOUNT_W               ; 2     ; Signed Integer                                                                                                          ;
; UAV_DATA_W                     ; 16    ; Signed Integer                                                                                                          ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                                          ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                                          ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                                          ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                                          ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                                          ;
+--------------------------------+-------+-------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sw_s1_translator ;
+--------------------------------+-------+----------------------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                                 ;
+--------------------------------+-------+----------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 2     ; Signed Integer                                                                                                       ;
; AV_DATA_W                      ; 32    ; Signed Integer                                                                                                       ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                                       ;
; AV_BYTEENABLE_W                ; 1     ; Signed Integer                                                                                                       ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                                       ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                                                                       ;
; AV_READ_WAIT_CYCLES            ; 1     ; Signed Integer                                                                                                       ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                       ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                       ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                                       ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                                       ;
; USE_WAITREQUEST                ; 0     ; Signed Integer                                                                                                       ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                                       ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                                       ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                                       ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                                       ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                                       ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                                       ;
; UAV_ADDRESS_W                  ; 30    ; Signed Integer                                                                                                       ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                                       ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                                       ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                                       ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                                       ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                                       ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                                       ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                                       ;
+--------------------------------+-------+----------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:seg6_s1_translator ;
+--------------------------------+-------+------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                                   ;
+--------------------------------+-------+------------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 2     ; Signed Integer                                                                                                         ;
; AV_DATA_W                      ; 32    ; Signed Integer                                                                                                         ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                                         ;
; AV_BYTEENABLE_W                ; 1     ; Signed Integer                                                                                                         ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                                         ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                                                                         ;
; AV_READ_WAIT_CYCLES            ; 1     ; Signed Integer                                                                                                         ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                         ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                         ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                                         ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                                         ;
; USE_WAITREQUEST                ; 0     ; Signed Integer                                                                                                         ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                                         ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                                         ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                                         ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                                         ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                                         ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                                         ;
; UAV_ADDRESS_W                  ; 30    ; Signed Integer                                                                                                         ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                                         ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                                         ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                                         ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                                         ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                                         ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                                         ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                                         ;
+--------------------------------+-------+------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:seg5_s1_translator ;
+--------------------------------+-------+------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                                   ;
+--------------------------------+-------+------------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 2     ; Signed Integer                                                                                                         ;
; AV_DATA_W                      ; 32    ; Signed Integer                                                                                                         ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                                         ;
; AV_BYTEENABLE_W                ; 1     ; Signed Integer                                                                                                         ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                                         ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                                                                         ;
; AV_READ_WAIT_CYCLES            ; 1     ; Signed Integer                                                                                                         ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                         ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                         ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                                         ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                                         ;
; USE_WAITREQUEST                ; 0     ; Signed Integer                                                                                                         ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                                         ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                                         ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                                         ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                                         ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                                         ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                                         ;
; UAV_ADDRESS_W                  ; 30    ; Signed Integer                                                                                                         ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                                         ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                                         ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                                         ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                                         ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                                         ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                                         ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                                         ;
+--------------------------------+-------+------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:seg4_s1_translator ;
+--------------------------------+-------+------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                                   ;
+--------------------------------+-------+------------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 2     ; Signed Integer                                                                                                         ;
; AV_DATA_W                      ; 32    ; Signed Integer                                                                                                         ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                                         ;
; AV_BYTEENABLE_W                ; 1     ; Signed Integer                                                                                                         ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                                         ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                                                                         ;
; AV_READ_WAIT_CYCLES            ; 1     ; Signed Integer                                                                                                         ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                         ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                         ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                                         ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                                         ;
; USE_WAITREQUEST                ; 0     ; Signed Integer                                                                                                         ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                                         ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                                         ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                                         ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                                         ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                                         ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                                         ;
; UAV_ADDRESS_W                  ; 30    ; Signed Integer                                                                                                         ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                                         ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                                         ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                                         ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                                         ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                                         ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                                         ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                                         ;
+--------------------------------+-------+------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:seg3_s1_translator ;
+--------------------------------+-------+------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                                   ;
+--------------------------------+-------+------------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 2     ; Signed Integer                                                                                                         ;
; AV_DATA_W                      ; 32    ; Signed Integer                                                                                                         ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                                         ;
; AV_BYTEENABLE_W                ; 1     ; Signed Integer                                                                                                         ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                                         ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                                                                         ;
; AV_READ_WAIT_CYCLES            ; 1     ; Signed Integer                                                                                                         ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                         ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                         ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                                         ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                                         ;
; USE_WAITREQUEST                ; 0     ; Signed Integer                                                                                                         ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                                         ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                                         ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                                         ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                                         ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                                         ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                                         ;
; UAV_ADDRESS_W                  ; 30    ; Signed Integer                                                                                                         ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                                         ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                                         ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                                         ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                                         ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                                         ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                                         ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                                         ;
+--------------------------------+-------+------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:seg2_s1_translator ;
+--------------------------------+-------+------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                                   ;
+--------------------------------+-------+------------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 2     ; Signed Integer                                                                                                         ;
; AV_DATA_W                      ; 32    ; Signed Integer                                                                                                         ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                                         ;
; AV_BYTEENABLE_W                ; 1     ; Signed Integer                                                                                                         ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                                         ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                                                                         ;
; AV_READ_WAIT_CYCLES            ; 1     ; Signed Integer                                                                                                         ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                         ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                         ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                                         ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                                         ;
; USE_WAITREQUEST                ; 0     ; Signed Integer                                                                                                         ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                                         ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                                         ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                                         ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                                         ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                                         ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                                         ;
; UAV_ADDRESS_W                  ; 30    ; Signed Integer                                                                                                         ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                                         ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                                         ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                                         ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                                         ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                                         ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                                         ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                                         ;
+--------------------------------+-------+------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:seg1_s1_translator ;
+--------------------------------+-------+------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                                   ;
+--------------------------------+-------+------------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 2     ; Signed Integer                                                                                                         ;
; AV_DATA_W                      ; 32    ; Signed Integer                                                                                                         ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                                         ;
; AV_BYTEENABLE_W                ; 1     ; Signed Integer                                                                                                         ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                                         ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                                                                         ;
; AV_READ_WAIT_CYCLES            ; 1     ; Signed Integer                                                                                                         ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                         ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                         ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                                         ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                                         ;
; USE_WAITREQUEST                ; 0     ; Signed Integer                                                                                                         ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                                         ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                                         ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                                         ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                                         ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                                         ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                                         ;
; UAV_ADDRESS_W                  ; 30    ; Signed Integer                                                                                                         ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                                         ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                                         ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                                         ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                                         ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                                         ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                                         ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                                         ;
+--------------------------------+-------+------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:keys_s1_translator ;
+--------------------------------+-------+------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                                   ;
+--------------------------------+-------+------------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 2     ; Signed Integer                                                                                                         ;
; AV_DATA_W                      ; 32    ; Signed Integer                                                                                                         ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                                         ;
; AV_BYTEENABLE_W                ; 1     ; Signed Integer                                                                                                         ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                                         ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                                                                         ;
; AV_READ_WAIT_CYCLES            ; 1     ; Signed Integer                                                                                                         ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                         ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                         ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                                         ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                                         ;
; USE_WAITREQUEST                ; 0     ; Signed Integer                                                                                                         ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                                         ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                                         ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                                         ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                                         ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                                         ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                                         ;
; UAV_ADDRESS_W                  ; 30    ; Signed Integer                                                                                                         ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                                         ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                                         ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                                         ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                                         ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                                         ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                                         ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                                         ;
+--------------------------------+-------+------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:leds_s1_translator ;
+--------------------------------+-------+------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                                   ;
+--------------------------------+-------+------------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 2     ; Signed Integer                                                                                                         ;
; AV_DATA_W                      ; 32    ; Signed Integer                                                                                                         ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                                         ;
; AV_BYTEENABLE_W                ; 1     ; Signed Integer                                                                                                         ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                                         ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                                                                         ;
; AV_READ_WAIT_CYCLES            ; 1     ; Signed Integer                                                                                                         ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                         ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                         ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                                         ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                                         ;
; USE_WAITREQUEST                ; 0     ; Signed Integer                                                                                                         ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                                         ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                                         ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                                         ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                                         ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                                         ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                                         ;
; UAV_ADDRESS_W                  ; 30    ; Signed Integer                                                                                                         ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                                         ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                                         ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                                         ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                                         ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                                         ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                                         ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                                         ;
+--------------------------------+-------+------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_qsys_0_data_master_agent ;
+---------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                                ;
+---------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------+
; PKT_QOS_H                 ; 96    ; Signed Integer                                                                                                                      ;
; PKT_QOS_L                 ; 96    ; Signed Integer                                                                                                                      ;
; PKT_DATA_SIDEBAND_H       ; 94    ; Signed Integer                                                                                                                      ;
; PKT_DATA_SIDEBAND_L       ; 94    ; Signed Integer                                                                                                                      ;
; PKT_ADDR_SIDEBAND_H       ; 93    ; Signed Integer                                                                                                                      ;
; PKT_ADDR_SIDEBAND_L       ; 93    ; Signed Integer                                                                                                                      ;
; PKT_CACHE_H               ; 123   ; Signed Integer                                                                                                                      ;
; PKT_CACHE_L               ; 120   ; Signed Integer                                                                                                                      ;
; PKT_THREAD_ID_H           ; 116   ; Signed Integer                                                                                                                      ;
; PKT_THREAD_ID_L           ; 105   ; Signed Integer                                                                                                                      ;
; PKT_BEGIN_BURST           ; 95    ; Signed Integer                                                                                                                      ;
; PKT_PROTECTION_H          ; 119   ; Signed Integer                                                                                                                      ;
; PKT_PROTECTION_L          ; 117   ; Signed Integer                                                                                                                      ;
; PKT_BURSTWRAP_H           ; 87    ; Signed Integer                                                                                                                      ;
; PKT_BURSTWRAP_L           ; 80    ; Signed Integer                                                                                                                      ;
; PKT_BYTE_CNT_H            ; 79    ; Signed Integer                                                                                                                      ;
; PKT_BYTE_CNT_L            ; 72    ; Signed Integer                                                                                                                      ;
; PKT_ADDR_H                ; 65    ; Signed Integer                                                                                                                      ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                                      ;
; PKT_BURST_SIZE_H          ; 90    ; Signed Integer                                                                                                                      ;
; PKT_BURST_SIZE_L          ; 88    ; Signed Integer                                                                                                                      ;
; PKT_BURST_TYPE_H          ; 92    ; Signed Integer                                                                                                                      ;
; PKT_BURST_TYPE_L          ; 91    ; Signed Integer                                                                                                                      ;
; PKT_TRANS_EXCLUSIVE       ; 71    ; Signed Integer                                                                                                                      ;
; PKT_TRANS_LOCK            ; 70    ; Signed Integer                                                                                                                      ;
; PKT_TRANS_COMPRESSED_READ ; 66    ; Signed Integer                                                                                                                      ;
; PKT_TRANS_POSTED          ; 67    ; Signed Integer                                                                                                                      ;
; PKT_TRANS_WRITE           ; 68    ; Signed Integer                                                                                                                      ;
; PKT_TRANS_READ            ; 69    ; Signed Integer                                                                                                                      ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                                      ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                                      ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                                      ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                                      ;
; PKT_SRC_ID_H              ; 100   ; Signed Integer                                                                                                                      ;
; PKT_SRC_ID_L              ; 97    ; Signed Integer                                                                                                                      ;
; PKT_DEST_ID_H             ; 104   ; Signed Integer                                                                                                                      ;
; PKT_DEST_ID_L             ; 101   ; Signed Integer                                                                                                                      ;
; PKT_RESPONSE_STATUS_L     ; 124   ; Signed Integer                                                                                                                      ;
; PKT_RESPONSE_STATUS_H     ; 125   ; Signed Integer                                                                                                                      ;
; PKT_ORI_BURST_SIZE_L      ; 126   ; Signed Integer                                                                                                                      ;
; PKT_ORI_BURST_SIZE_H      ; 128   ; Signed Integer                                                                                                                      ;
; ST_DATA_W                 ; 129   ; Signed Integer                                                                                                                      ;
; ST_CHANNEL_W              ; 12    ; Signed Integer                                                                                                                      ;
; AV_BURSTCOUNT_W           ; 3     ; Signed Integer                                                                                                                      ;
; ID                        ; 2     ; Signed Integer                                                                                                                      ;
; SUPPRESS_0_BYTEEN_RSP     ; 0     ; Signed Integer                                                                                                                      ;
; BURSTWRAP_VALUE           ; 255   ; Signed Integer                                                                                                                      ;
; CACHE_VALUE               ; 0     ; Signed Integer                                                                                                                      ;
; SECURE_ACCESS_BIT         ; 1     ; Signed Integer                                                                                                                      ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                                      ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                                      ;
; PKT_BURSTWRAP_W           ; 8     ; Signed Integer                                                                                                                      ;
; PKT_BYTE_CNT_W            ; 8     ; Signed Integer                                                                                                                      ;
; PKT_PROTECTION_W          ; 3     ; Signed Integer                                                                                                                      ;
; PKT_ADDR_W                ; 30    ; Signed Integer                                                                                                                      ;
; PKT_DATA_W                ; 32    ; Signed Integer                                                                                                                      ;
; PKT_BYTEEN_W              ; 4     ; Signed Integer                                                                                                                      ;
; PKT_SRC_ID_W              ; 4     ; Signed Integer                                                                                                                      ;
; PKT_DEST_ID_W             ; 4     ; Signed Integer                                                                                                                      ;
; PKT_BURST_SIZE_W          ; 3     ; Signed Integer                                                                                                                      ;
+---------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_master_ni:hps_0_h2f_lw_axi_master_agent ;
+---------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                                ;
+---------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------+
; ID_WIDTH                  ; 12    ; Signed Integer                                                                                                                      ;
; ADDR_WIDTH                ; 21    ; Signed Integer                                                                                                                      ;
; RDATA_WIDTH               ; 32    ; Signed Integer                                                                                                                      ;
; WDATA_WIDTH               ; 32    ; Signed Integer                                                                                                                      ;
; ADDR_USER_WIDTH           ; 1     ; Signed Integer                                                                                                                      ;
; DATA_USER_WIDTH           ; 1     ; Signed Integer                                                                                                                      ;
; AXI_LOCK_WIDTH            ; 2     ; Signed Integer                                                                                                                      ;
; AXI_BURST_LENGTH_WIDTH    ; 4     ; Signed Integer                                                                                                                      ;
; WRITE_ISSUING_CAPABILITY  ; 8     ; Signed Integer                                                                                                                      ;
; READ_ISSUING_CAPABILITY   ; 8     ; Signed Integer                                                                                                                      ;
; AXI_VERSION               ; AXI3  ; String                                                                                                                              ;
; PKT_THREAD_ID_H           ; 116   ; Signed Integer                                                                                                                      ;
; PKT_THREAD_ID_L           ; 105   ; Signed Integer                                                                                                                      ;
; PKT_QOS_H                 ; 96    ; Signed Integer                                                                                                                      ;
; PKT_QOS_L                 ; 96    ; Signed Integer                                                                                                                      ;
; PKT_BEGIN_BURST           ; 95    ; Signed Integer                                                                                                                      ;
; PKT_CACHE_H               ; 123   ; Signed Integer                                                                                                                      ;
; PKT_CACHE_L               ; 120   ; Signed Integer                                                                                                                      ;
; PKT_ADDR_SIDEBAND_H       ; 93    ; Signed Integer                                                                                                                      ;
; PKT_ADDR_SIDEBAND_L       ; 93    ; Signed Integer                                                                                                                      ;
; PKT_DATA_SIDEBAND_H       ; 94    ; Signed Integer                                                                                                                      ;
; PKT_DATA_SIDEBAND_L       ; 94    ; Signed Integer                                                                                                                      ;
; PKT_PROTECTION_H          ; 119   ; Signed Integer                                                                                                                      ;
; PKT_PROTECTION_L          ; 117   ; Signed Integer                                                                                                                      ;
; PKT_BURST_SIZE_H          ; 90    ; Signed Integer                                                                                                                      ;
; PKT_BURST_SIZE_L          ; 88    ; Signed Integer                                                                                                                      ;
; PKT_BURST_TYPE_H          ; 92    ; Signed Integer                                                                                                                      ;
; PKT_BURST_TYPE_L          ; 91    ; Signed Integer                                                                                                                      ;
; PKT_RESPONSE_STATUS_L     ; 124   ; Signed Integer                                                                                                                      ;
; PKT_RESPONSE_STATUS_H     ; 125   ; Signed Integer                                                                                                                      ;
; PKT_BURSTWRAP_H           ; 87    ; Signed Integer                                                                                                                      ;
; PKT_BURSTWRAP_L           ; 80    ; Signed Integer                                                                                                                      ;
; PKT_BYTE_CNT_H            ; 79    ; Signed Integer                                                                                                                      ;
; PKT_BYTE_CNT_L            ; 72    ; Signed Integer                                                                                                                      ;
; PKT_ADDR_H                ; 65    ; Signed Integer                                                                                                                      ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                                      ;
; PKT_TRANS_EXCLUSIVE       ; 71    ; Signed Integer                                                                                                                      ;
; PKT_TRANS_LOCK            ; 70    ; Signed Integer                                                                                                                      ;
; PKT_TRANS_COMPRESSED_READ ; 66    ; Signed Integer                                                                                                                      ;
; PKT_TRANS_POSTED          ; 67    ; Signed Integer                                                                                                                      ;
; PKT_TRANS_WRITE           ; 68    ; Signed Integer                                                                                                                      ;
; PKT_TRANS_READ            ; 69    ; Signed Integer                                                                                                                      ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                                      ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                                      ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                                      ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                                      ;
; PKT_SRC_ID_H              ; 100   ; Signed Integer                                                                                                                      ;
; PKT_SRC_ID_L              ; 97    ; Signed Integer                                                                                                                      ;
; PKT_DEST_ID_H             ; 104   ; Signed Integer                                                                                                                      ;
; PKT_DEST_ID_L             ; 101   ; Signed Integer                                                                                                                      ;
; PKT_ORI_BURST_SIZE_H      ; 128   ; Signed Integer                                                                                                                      ;
; PKT_ORI_BURST_SIZE_L      ; 126   ; Signed Integer                                                                                                                      ;
; ST_DATA_W                 ; 129   ; Signed Integer                                                                                                                      ;
; ST_CHANNEL_W              ; 12    ; Signed Integer                                                                                                                      ;
; ID                        ; 1     ; Signed Integer                                                                                                                      ;
; PKT_BURSTWRAP_W           ; 8     ; Signed Integer                                                                                                                      ;
; PKT_BYTE_CNT_W            ; 8     ; Signed Integer                                                                                                                      ;
; PKT_ADDR_W                ; 30    ; Signed Integer                                                                                                                      ;
; PKT_DATA_W                ; 32    ; Signed Integer                                                                                                                      ;
; PKT_BYTEEN_W              ; 4     ; Signed Integer                                                                                                                      ;
; PKT_SRC_ID_W              ; 4     ; Signed Integer                                                                                                                      ;
; PKT_DEST_ID_W             ; 4     ; Signed Integer                                                                                                                      ;
+---------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_master_ni:hps_0_h2f_lw_axi_master_agent|altera_merlin_address_alignment:align_address_to_size ;
+-------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name    ; Value ; Type                                                                                                                                                                                              ;
+-------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W            ; 30    ; Signed Integer                                                                                                                                                                                    ;
; BURSTWRAP_W       ; 8     ; Signed Integer                                                                                                                                                                                    ;
; TYPE_W            ; 2     ; Signed Integer                                                                                                                                                                                    ;
; SIZE_W            ; 3     ; Signed Integer                                                                                                                                                                                    ;
; INCREMENT_ADDRESS ; 1     ; Signed Integer                                                                                                                                                                                    ;
; NUMSYMBOLS        ; 4     ; Signed Integer                                                                                                                                                                                    ;
; SELECT_BITS       ; 2     ; Signed Integer                                                                                                                                                                                    ;
; IN_DATA_W         ; 42    ; Signed Integer                                                                                                                                                                                    ;
; OUT_DATA_W        ; 32    ; Signed Integer                                                                                                                                                                                    ;
+-------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_master_ni:hps_0_h2f_axi_master_agent ;
+---------------------------+-------+----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                             ;
+---------------------------+-------+----------------------------------------------------------------------------------------------------------------------------------+
; ID_WIDTH                  ; 12    ; Signed Integer                                                                                                                   ;
; ADDR_WIDTH                ; 30    ; Signed Integer                                                                                                                   ;
; RDATA_WIDTH               ; 64    ; Signed Integer                                                                                                                   ;
; WDATA_WIDTH               ; 64    ; Signed Integer                                                                                                                   ;
; ADDR_USER_WIDTH           ; 1     ; Signed Integer                                                                                                                   ;
; DATA_USER_WIDTH           ; 1     ; Signed Integer                                                                                                                   ;
; AXI_LOCK_WIDTH            ; 2     ; Signed Integer                                                                                                                   ;
; AXI_BURST_LENGTH_WIDTH    ; 4     ; Signed Integer                                                                                                                   ;
; WRITE_ISSUING_CAPABILITY  ; 8     ; Signed Integer                                                                                                                   ;
; READ_ISSUING_CAPABILITY   ; 8     ; Signed Integer                                                                                                                   ;
; AXI_VERSION               ; AXI3  ; String                                                                                                                           ;
; PKT_THREAD_ID_H           ; 152   ; Signed Integer                                                                                                                   ;
; PKT_THREAD_ID_L           ; 141   ; Signed Integer                                                                                                                   ;
; PKT_QOS_H                 ; 132   ; Signed Integer                                                                                                                   ;
; PKT_QOS_L                 ; 132   ; Signed Integer                                                                                                                   ;
; PKT_BEGIN_BURST           ; 131   ; Signed Integer                                                                                                                   ;
; PKT_CACHE_H               ; 159   ; Signed Integer                                                                                                                   ;
; PKT_CACHE_L               ; 156   ; Signed Integer                                                                                                                   ;
; PKT_ADDR_SIDEBAND_H       ; 129   ; Signed Integer                                                                                                                   ;
; PKT_ADDR_SIDEBAND_L       ; 129   ; Signed Integer                                                                                                                   ;
; PKT_DATA_SIDEBAND_H       ; 130   ; Signed Integer                                                                                                                   ;
; PKT_DATA_SIDEBAND_L       ; 130   ; Signed Integer                                                                                                                   ;
; PKT_PROTECTION_H          ; 155   ; Signed Integer                                                                                                                   ;
; PKT_PROTECTION_L          ; 153   ; Signed Integer                                                                                                                   ;
; PKT_BURST_SIZE_H          ; 126   ; Signed Integer                                                                                                                   ;
; PKT_BURST_SIZE_L          ; 124   ; Signed Integer                                                                                                                   ;
; PKT_BURST_TYPE_H          ; 128   ; Signed Integer                                                                                                                   ;
; PKT_BURST_TYPE_L          ; 127   ; Signed Integer                                                                                                                   ;
; PKT_RESPONSE_STATUS_L     ; 160   ; Signed Integer                                                                                                                   ;
; PKT_RESPONSE_STATUS_H     ; 161   ; Signed Integer                                                                                                                   ;
; PKT_BURSTWRAP_H           ; 123   ; Signed Integer                                                                                                                   ;
; PKT_BURSTWRAP_L           ; 116   ; Signed Integer                                                                                                                   ;
; PKT_BYTE_CNT_H            ; 115   ; Signed Integer                                                                                                                   ;
; PKT_BYTE_CNT_L            ; 108   ; Signed Integer                                                                                                                   ;
; PKT_ADDR_H                ; 101   ; Signed Integer                                                                                                                   ;
; PKT_ADDR_L                ; 72    ; Signed Integer                                                                                                                   ;
; PKT_TRANS_EXCLUSIVE       ; 107   ; Signed Integer                                                                                                                   ;
; PKT_TRANS_LOCK            ; 106   ; Signed Integer                                                                                                                   ;
; PKT_TRANS_COMPRESSED_READ ; 102   ; Signed Integer                                                                                                                   ;
; PKT_TRANS_POSTED          ; 103   ; Signed Integer                                                                                                                   ;
; PKT_TRANS_WRITE           ; 104   ; Signed Integer                                                                                                                   ;
; PKT_TRANS_READ            ; 105   ; Signed Integer                                                                                                                   ;
; PKT_DATA_H                ; 63    ; Signed Integer                                                                                                                   ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                                   ;
; PKT_BYTEEN_H              ; 71    ; Signed Integer                                                                                                                   ;
; PKT_BYTEEN_L              ; 64    ; Signed Integer                                                                                                                   ;
; PKT_SRC_ID_H              ; 136   ; Signed Integer                                                                                                                   ;
; PKT_SRC_ID_L              ; 133   ; Signed Integer                                                                                                                   ;
; PKT_DEST_ID_H             ; 140   ; Signed Integer                                                                                                                   ;
; PKT_DEST_ID_L             ; 137   ; Signed Integer                                                                                                                   ;
; PKT_ORI_BURST_SIZE_H      ; 164   ; Signed Integer                                                                                                                   ;
; PKT_ORI_BURST_SIZE_L      ; 162   ; Signed Integer                                                                                                                   ;
; ST_DATA_W                 ; 165   ; Signed Integer                                                                                                                   ;
; ST_CHANNEL_W              ; 12    ; Signed Integer                                                                                                                   ;
; ID                        ; 0     ; Signed Integer                                                                                                                   ;
; PKT_BURSTWRAP_W           ; 8     ; Signed Integer                                                                                                                   ;
; PKT_BYTE_CNT_W            ; 8     ; Signed Integer                                                                                                                   ;
; PKT_ADDR_W                ; 30    ; Signed Integer                                                                                                                   ;
; PKT_DATA_W                ; 64    ; Signed Integer                                                                                                                   ;
; PKT_BYTEEN_W              ; 8     ; Signed Integer                                                                                                                   ;
; PKT_SRC_ID_W              ; 4     ; Signed Integer                                                                                                                   ;
; PKT_DEST_ID_W             ; 4     ; Signed Integer                                                                                                                   ;
+---------------------------+-------+----------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_master_ni:hps_0_h2f_axi_master_agent|altera_merlin_address_alignment:align_address_to_size ;
+-------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name    ; Value ; Type                                                                                                                                                                                           ;
+-------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W            ; 30    ; Signed Integer                                                                                                                                                                                 ;
; BURSTWRAP_W       ; 8     ; Signed Integer                                                                                                                                                                                 ;
; TYPE_W            ; 2     ; Signed Integer                                                                                                                                                                                 ;
; SIZE_W            ; 3     ; Signed Integer                                                                                                                                                                                 ;
; INCREMENT_ADDRESS ; 1     ; Signed Integer                                                                                                                                                                                 ;
; NUMSYMBOLS        ; 8     ; Signed Integer                                                                                                                                                                                 ;
; SELECT_BITS       ; 3     ; Signed Integer                                                                                                                                                                                 ;
; IN_DATA_W         ; 42    ; Signed Integer                                                                                                                                                                                 ;
; OUT_DATA_W        ; 33    ; Signed Integer                                                                                                                                                                                 ;
+-------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:ram_s1_agent ;
+---------------------------+-------+------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                             ;
+---------------------------+-------+------------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 95    ; Signed Integer                                                                                                   ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                   ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                   ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                                   ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                   ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                   ;
; PKT_ADDR_H                ; 65    ; Signed Integer                                                                                                   ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                   ;
; PKT_TRANS_LOCK            ; 70    ; Signed Integer                                                                                                   ;
; PKT_TRANS_COMPRESSED_READ ; 66    ; Signed Integer                                                                                                   ;
; PKT_TRANS_POSTED          ; 67    ; Signed Integer                                                                                                   ;
; PKT_TRANS_WRITE           ; 68    ; Signed Integer                                                                                                   ;
; PKT_TRANS_READ            ; 69    ; Signed Integer                                                                                                   ;
; PKT_SRC_ID_H              ; 100   ; Signed Integer                                                                                                   ;
; PKT_SRC_ID_L              ; 97    ; Signed Integer                                                                                                   ;
; PKT_DEST_ID_H             ; 104   ; Signed Integer                                                                                                   ;
; PKT_DEST_ID_L             ; 101   ; Signed Integer                                                                                                   ;
; PKT_BURSTWRAP_H           ; 87    ; Signed Integer                                                                                                   ;
; PKT_BURSTWRAP_L           ; 80    ; Signed Integer                                                                                                   ;
; PKT_BYTE_CNT_H            ; 79    ; Signed Integer                                                                                                   ;
; PKT_BYTE_CNT_L            ; 72    ; Signed Integer                                                                                                   ;
; PKT_PROTECTION_H          ; 119   ; Signed Integer                                                                                                   ;
; PKT_PROTECTION_L          ; 117   ; Signed Integer                                                                                                   ;
; PKT_RESPONSE_STATUS_H     ; 125   ; Signed Integer                                                                                                   ;
; PKT_RESPONSE_STATUS_L     ; 124   ; Signed Integer                                                                                                   ;
; PKT_BURST_SIZE_H          ; 90    ; Signed Integer                                                                                                   ;
; PKT_BURST_SIZE_L          ; 88    ; Signed Integer                                                                                                   ;
; PKT_ORI_BURST_SIZE_L      ; 126   ; Signed Integer                                                                                                   ;
; PKT_ORI_BURST_SIZE_H      ; 128   ; Signed Integer                                                                                                   ;
; ST_DATA_W                 ; 129   ; Signed Integer                                                                                                   ;
; ST_CHANNEL_W              ; 12    ; Signed Integer                                                                                                   ;
; ADDR_W                    ; 30    ; Signed Integer                                                                                                   ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                                   ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                                   ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                                   ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                                   ;
; SUPPRESS_0_BYTEEN_CMD     ; 1     ; Signed Integer                                                                                                   ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                   ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                   ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                                   ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                                   ;
; FIFO_DATA_W               ; 130   ; Signed Integer                                                                                                   ;
; ECC_ENABLE                ; 0     ; Signed Integer                                                                                                   ;
+---------------------------+-------+------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:ram_s1_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                      ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 30    ; Signed Integer                                                                                                                                                            ;
; BURSTWRAP_W    ; 8     ; Signed Integer                                                                                                                                                            ;
; BYTE_CNT_W     ; 8     ; Signed Integer                                                                                                                                                            ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                                            ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                            ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ram_s1_agent_rsp_fifo ;
+---------------------+-------+-----------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                        ;
+---------------------+-------+-----------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                              ;
; BITS_PER_SYMBOL     ; 130   ; Signed Integer                                                                                                              ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                              ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                              ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                              ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                              ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                              ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                              ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                              ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                              ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                              ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                              ;
; DATA_WIDTH          ; 130   ; Signed Integer                                                                                                              ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                              ;
+---------------------+-------+-----------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ram_s1_agent_rdata_fifo ;
+---------------------+-------+-------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                          ;
+---------------------+-------+-------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                ;
; BITS_PER_SYMBOL     ; 34    ; Signed Integer                                                                                                                ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                                ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                                ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                                ;
; USE_PACKETS         ; 0     ; Signed Integer                                                                                                                ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                                ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                                ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                                ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                                ;
; EMPTY_LATENCY       ; 0     ; Signed Integer                                                                                                                ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                                ;
; DATA_WIDTH          ; 34    ; Signed Integer                                                                                                                ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                                ;
+---------------------+-------+-------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:timer_s1_agent ;
+---------------------------+-------+--------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                               ;
+---------------------------+-------+--------------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 95    ; Signed Integer                                                                                                     ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                     ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                     ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                                     ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                     ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                     ;
; PKT_ADDR_H                ; 65    ; Signed Integer                                                                                                     ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                     ;
; PKT_TRANS_LOCK            ; 70    ; Signed Integer                                                                                                     ;
; PKT_TRANS_COMPRESSED_READ ; 66    ; Signed Integer                                                                                                     ;
; PKT_TRANS_POSTED          ; 67    ; Signed Integer                                                                                                     ;
; PKT_TRANS_WRITE           ; 68    ; Signed Integer                                                                                                     ;
; PKT_TRANS_READ            ; 69    ; Signed Integer                                                                                                     ;
; PKT_SRC_ID_H              ; 100   ; Signed Integer                                                                                                     ;
; PKT_SRC_ID_L              ; 97    ; Signed Integer                                                                                                     ;
; PKT_DEST_ID_H             ; 104   ; Signed Integer                                                                                                     ;
; PKT_DEST_ID_L             ; 101   ; Signed Integer                                                                                                     ;
; PKT_BURSTWRAP_H           ; 87    ; Signed Integer                                                                                                     ;
; PKT_BURSTWRAP_L           ; 80    ; Signed Integer                                                                                                     ;
; PKT_BYTE_CNT_H            ; 79    ; Signed Integer                                                                                                     ;
; PKT_BYTE_CNT_L            ; 72    ; Signed Integer                                                                                                     ;
; PKT_PROTECTION_H          ; 119   ; Signed Integer                                                                                                     ;
; PKT_PROTECTION_L          ; 117   ; Signed Integer                                                                                                     ;
; PKT_RESPONSE_STATUS_H     ; 125   ; Signed Integer                                                                                                     ;
; PKT_RESPONSE_STATUS_L     ; 124   ; Signed Integer                                                                                                     ;
; PKT_BURST_SIZE_H          ; 90    ; Signed Integer                                                                                                     ;
; PKT_BURST_SIZE_L          ; 88    ; Signed Integer                                                                                                     ;
; PKT_ORI_BURST_SIZE_L      ; 126   ; Signed Integer                                                                                                     ;
; PKT_ORI_BURST_SIZE_H      ; 128   ; Signed Integer                                                                                                     ;
; ST_DATA_W                 ; 129   ; Signed Integer                                                                                                     ;
; ST_CHANNEL_W              ; 12    ; Signed Integer                                                                                                     ;
; ADDR_W                    ; 30    ; Signed Integer                                                                                                     ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                                     ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                                     ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                                     ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                                     ;
; SUPPRESS_0_BYTEEN_CMD     ; 1     ; Signed Integer                                                                                                     ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                     ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                     ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                                     ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                                     ;
; FIFO_DATA_W               ; 130   ; Signed Integer                                                                                                     ;
; ECC_ENABLE                ; 0     ; Signed Integer                                                                                                     ;
+---------------------------+-------+--------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:timer_s1_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                        ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 30    ; Signed Integer                                                                                                                                                              ;
; BURSTWRAP_W    ; 8     ; Signed Integer                                                                                                                                                              ;
; BYTE_CNT_W     ; 8     ; Signed Integer                                                                                                                                                              ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                                              ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                              ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rsp_fifo ;
+---------------------+-------+-------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                          ;
+---------------------+-------+-------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                ;
; BITS_PER_SYMBOL     ; 130   ; Signed Integer                                                                                                                ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                                ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                                ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                                ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                                ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                                ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                                ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                                ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                                ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                                ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                                ;
; DATA_WIDTH          ; 130   ; Signed Integer                                                                                                                ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                                ;
+---------------------+-------+-------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rdata_fifo ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                            ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                  ;
; BITS_PER_SYMBOL     ; 34    ; Signed Integer                                                                                                                  ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                                  ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                                  ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                                  ;
; USE_PACKETS         ; 0     ; Signed Integer                                                                                                                  ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                                  ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                                  ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                                  ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                                  ;
; EMPTY_LATENCY       ; 0     ; Signed Integer                                                                                                                  ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                                  ;
; DATA_WIDTH          ; 34    ; Signed Integer                                                                                                                  ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                                  ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent ;
+---------------------------+-------+--------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                               ;
+---------------------------+-------+--------------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 77    ; Signed Integer                                                                                                     ;
; PKT_DATA_H                ; 15    ; Signed Integer                                                                                                     ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                     ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                                     ;
; PKT_BYTEEN_H              ; 17    ; Signed Integer                                                                                                     ;
; PKT_BYTEEN_L              ; 16    ; Signed Integer                                                                                                     ;
; PKT_ADDR_H                ; 47    ; Signed Integer                                                                                                     ;
; PKT_ADDR_L                ; 18    ; Signed Integer                                                                                                     ;
; PKT_TRANS_LOCK            ; 52    ; Signed Integer                                                                                                     ;
; PKT_TRANS_COMPRESSED_READ ; 48    ; Signed Integer                                                                                                     ;
; PKT_TRANS_POSTED          ; 49    ; Signed Integer                                                                                                     ;
; PKT_TRANS_WRITE           ; 50    ; Signed Integer                                                                                                     ;
; PKT_TRANS_READ            ; 51    ; Signed Integer                                                                                                     ;
; PKT_SRC_ID_H              ; 82    ; Signed Integer                                                                                                     ;
; PKT_SRC_ID_L              ; 79    ; Signed Integer                                                                                                     ;
; PKT_DEST_ID_H             ; 86    ; Signed Integer                                                                                                     ;
; PKT_DEST_ID_L             ; 83    ; Signed Integer                                                                                                     ;
; PKT_BURSTWRAP_H           ; 69    ; Signed Integer                                                                                                     ;
; PKT_BURSTWRAP_L           ; 62    ; Signed Integer                                                                                                     ;
; PKT_BYTE_CNT_H            ; 61    ; Signed Integer                                                                                                     ;
; PKT_BYTE_CNT_L            ; 54    ; Signed Integer                                                                                                     ;
; PKT_PROTECTION_H          ; 101   ; Signed Integer                                                                                                     ;
; PKT_PROTECTION_L          ; 99    ; Signed Integer                                                                                                     ;
; PKT_RESPONSE_STATUS_H     ; 107   ; Signed Integer                                                                                                     ;
; PKT_RESPONSE_STATUS_L     ; 106   ; Signed Integer                                                                                                     ;
; PKT_BURST_SIZE_H          ; 72    ; Signed Integer                                                                                                     ;
; PKT_BURST_SIZE_L          ; 70    ; Signed Integer                                                                                                     ;
; PKT_ORI_BURST_SIZE_L      ; 108   ; Signed Integer                                                                                                     ;
; PKT_ORI_BURST_SIZE_H      ; 110   ; Signed Integer                                                                                                     ;
; ST_DATA_W                 ; 111   ; Signed Integer                                                                                                     ;
; ST_CHANNEL_W              ; 12    ; Signed Integer                                                                                                     ;
; ADDR_W                    ; 30    ; Signed Integer                                                                                                     ;
; AVS_DATA_W                ; 16    ; Signed Integer                                                                                                     ;
; AVS_BURSTCOUNT_W          ; 2     ; Signed Integer                                                                                                     ;
; PKT_SYMBOLS               ; 2     ; Signed Integer                                                                                                     ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                                     ;
; SUPPRESS_0_BYTEEN_CMD     ; 1     ; Signed Integer                                                                                                     ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                     ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                     ;
; AVS_BE_W                  ; 2     ; Signed Integer                                                                                                     ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                                     ;
; FIFO_DATA_W               ; 112   ; Signed Integer                                                                                                     ;
; ECC_ENABLE                ; 0     ; Signed Integer                                                                                                     ;
+---------------------------+-------+--------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                        ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 30    ; Signed Integer                                                                                                                                                              ;
; BURSTWRAP_W    ; 8     ; Signed Integer                                                                                                                                                              ;
; BYTE_CNT_W     ; 8     ; Signed Integer                                                                                                                                                              ;
; PKT_SYMBOLS    ; 2     ; Signed Integer                                                                                                                                                              ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                              ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo ;
+---------------------+-------+-------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                          ;
+---------------------+-------+-------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                ;
; BITS_PER_SYMBOL     ; 112   ; Signed Integer                                                                                                                ;
; FIFO_DEPTH          ; 8     ; Signed Integer                                                                                                                ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                                ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                                ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                                ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                                ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                                ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                                ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                                ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                                ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                                ;
; DATA_WIDTH          ; 112   ; Signed Integer                                                                                                                ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                                ;
+---------------------+-------+-------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                            ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                  ;
; BITS_PER_SYMBOL     ; 18    ; Signed Integer                                                                                                                  ;
; FIFO_DEPTH          ; 8     ; Signed Integer                                                                                                                  ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                                  ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                                  ;
; USE_PACKETS         ; 0     ; Signed Integer                                                                                                                  ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                                  ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                                  ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                                  ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                                  ;
; EMPTY_LATENCY       ; 3     ; Signed Integer                                                                                                                  ;
; USE_MEMORY_BLOCKS   ; 1     ; Signed Integer                                                                                                                  ;
; DATA_WIDTH          ; 18    ; Signed Integer                                                                                                                  ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                                  ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sw_s1_agent ;
+---------------------------+-------+-----------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                            ;
+---------------------------+-------+-----------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 95    ; Signed Integer                                                                                                  ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                  ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                  ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                                  ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                  ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                  ;
; PKT_ADDR_H                ; 65    ; Signed Integer                                                                                                  ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                  ;
; PKT_TRANS_LOCK            ; 70    ; Signed Integer                                                                                                  ;
; PKT_TRANS_COMPRESSED_READ ; 66    ; Signed Integer                                                                                                  ;
; PKT_TRANS_POSTED          ; 67    ; Signed Integer                                                                                                  ;
; PKT_TRANS_WRITE           ; 68    ; Signed Integer                                                                                                  ;
; PKT_TRANS_READ            ; 69    ; Signed Integer                                                                                                  ;
; PKT_SRC_ID_H              ; 100   ; Signed Integer                                                                                                  ;
; PKT_SRC_ID_L              ; 97    ; Signed Integer                                                                                                  ;
; PKT_DEST_ID_H             ; 104   ; Signed Integer                                                                                                  ;
; PKT_DEST_ID_L             ; 101   ; Signed Integer                                                                                                  ;
; PKT_BURSTWRAP_H           ; 87    ; Signed Integer                                                                                                  ;
; PKT_BURSTWRAP_L           ; 80    ; Signed Integer                                                                                                  ;
; PKT_BYTE_CNT_H            ; 79    ; Signed Integer                                                                                                  ;
; PKT_BYTE_CNT_L            ; 72    ; Signed Integer                                                                                                  ;
; PKT_PROTECTION_H          ; 119   ; Signed Integer                                                                                                  ;
; PKT_PROTECTION_L          ; 117   ; Signed Integer                                                                                                  ;
; PKT_RESPONSE_STATUS_H     ; 125   ; Signed Integer                                                                                                  ;
; PKT_RESPONSE_STATUS_L     ; 124   ; Signed Integer                                                                                                  ;
; PKT_BURST_SIZE_H          ; 90    ; Signed Integer                                                                                                  ;
; PKT_BURST_SIZE_L          ; 88    ; Signed Integer                                                                                                  ;
; PKT_ORI_BURST_SIZE_L      ; 126   ; Signed Integer                                                                                                  ;
; PKT_ORI_BURST_SIZE_H      ; 128   ; Signed Integer                                                                                                  ;
; ST_DATA_W                 ; 129   ; Signed Integer                                                                                                  ;
; ST_CHANNEL_W              ; 12    ; Signed Integer                                                                                                  ;
; ADDR_W                    ; 30    ; Signed Integer                                                                                                  ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                                  ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                                  ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                                  ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                                  ;
; SUPPRESS_0_BYTEEN_CMD     ; 1     ; Signed Integer                                                                                                  ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                  ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                  ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                                  ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                                  ;
; FIFO_DATA_W               ; 130   ; Signed Integer                                                                                                  ;
; ECC_ENABLE                ; 0     ; Signed Integer                                                                                                  ;
+---------------------------+-------+-----------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sw_s1_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                     ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 30    ; Signed Integer                                                                                                                                                           ;
; BURSTWRAP_W    ; 8     ; Signed Integer                                                                                                                                                           ;
; BYTE_CNT_W     ; 8     ; Signed Integer                                                                                                                                                           ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                                           ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                           ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sw_s1_agent_rsp_fifo ;
+---------------------+-------+----------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                       ;
+---------------------+-------+----------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                             ;
; BITS_PER_SYMBOL     ; 130   ; Signed Integer                                                                                                             ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                             ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                             ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                             ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                             ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                             ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                             ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                             ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                             ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                             ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                             ;
; DATA_WIDTH          ; 130   ; Signed Integer                                                                                                             ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                             ;
+---------------------+-------+----------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sw_s1_agent_rdata_fifo ;
+---------------------+-------+------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                         ;
+---------------------+-------+------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                               ;
; BITS_PER_SYMBOL     ; 34    ; Signed Integer                                                                                                               ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                               ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                               ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                               ;
; USE_PACKETS         ; 0     ; Signed Integer                                                                                                               ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                               ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                               ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                               ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                               ;
; EMPTY_LATENCY       ; 0     ; Signed Integer                                                                                                               ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                               ;
; DATA_WIDTH          ; 34    ; Signed Integer                                                                                                               ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                               ;
+---------------------+-------+------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:seg6_s1_agent ;
+---------------------------+-------+-------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                              ;
+---------------------------+-------+-------------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 95    ; Signed Integer                                                                                                    ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                    ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                    ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                                    ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                    ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                    ;
; PKT_ADDR_H                ; 65    ; Signed Integer                                                                                                    ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                    ;
; PKT_TRANS_LOCK            ; 70    ; Signed Integer                                                                                                    ;
; PKT_TRANS_COMPRESSED_READ ; 66    ; Signed Integer                                                                                                    ;
; PKT_TRANS_POSTED          ; 67    ; Signed Integer                                                                                                    ;
; PKT_TRANS_WRITE           ; 68    ; Signed Integer                                                                                                    ;
; PKT_TRANS_READ            ; 69    ; Signed Integer                                                                                                    ;
; PKT_SRC_ID_H              ; 100   ; Signed Integer                                                                                                    ;
; PKT_SRC_ID_L              ; 97    ; Signed Integer                                                                                                    ;
; PKT_DEST_ID_H             ; 104   ; Signed Integer                                                                                                    ;
; PKT_DEST_ID_L             ; 101   ; Signed Integer                                                                                                    ;
; PKT_BURSTWRAP_H           ; 87    ; Signed Integer                                                                                                    ;
; PKT_BURSTWRAP_L           ; 80    ; Signed Integer                                                                                                    ;
; PKT_BYTE_CNT_H            ; 79    ; Signed Integer                                                                                                    ;
; PKT_BYTE_CNT_L            ; 72    ; Signed Integer                                                                                                    ;
; PKT_PROTECTION_H          ; 119   ; Signed Integer                                                                                                    ;
; PKT_PROTECTION_L          ; 117   ; Signed Integer                                                                                                    ;
; PKT_RESPONSE_STATUS_H     ; 125   ; Signed Integer                                                                                                    ;
; PKT_RESPONSE_STATUS_L     ; 124   ; Signed Integer                                                                                                    ;
; PKT_BURST_SIZE_H          ; 90    ; Signed Integer                                                                                                    ;
; PKT_BURST_SIZE_L          ; 88    ; Signed Integer                                                                                                    ;
; PKT_ORI_BURST_SIZE_L      ; 126   ; Signed Integer                                                                                                    ;
; PKT_ORI_BURST_SIZE_H      ; 128   ; Signed Integer                                                                                                    ;
; ST_DATA_W                 ; 129   ; Signed Integer                                                                                                    ;
; ST_CHANNEL_W              ; 12    ; Signed Integer                                                                                                    ;
; ADDR_W                    ; 30    ; Signed Integer                                                                                                    ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                                    ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                                    ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                                    ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                                    ;
; SUPPRESS_0_BYTEEN_CMD     ; 1     ; Signed Integer                                                                                                    ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                    ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                    ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                                    ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                                    ;
; FIFO_DATA_W               ; 130   ; Signed Integer                                                                                                    ;
; ECC_ENABLE                ; 0     ; Signed Integer                                                                                                    ;
+---------------------------+-------+-------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:seg6_s1_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                       ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 30    ; Signed Integer                                                                                                                                                             ;
; BURSTWRAP_W    ; 8     ; Signed Integer                                                                                                                                                             ;
; BYTE_CNT_W     ; 8     ; Signed Integer                                                                                                                                                             ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                                             ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                             ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:seg6_s1_agent_rsp_fifo ;
+---------------------+-------+------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                         ;
+---------------------+-------+------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                               ;
; BITS_PER_SYMBOL     ; 130   ; Signed Integer                                                                                                               ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                               ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                               ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                               ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                               ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                               ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                               ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                               ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                               ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                               ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                               ;
; DATA_WIDTH          ; 130   ; Signed Integer                                                                                                               ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                               ;
+---------------------+-------+------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:seg6_s1_agent_rdata_fifo ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                           ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                 ;
; BITS_PER_SYMBOL     ; 34    ; Signed Integer                                                                                                                 ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                                 ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                                 ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                                 ;
; USE_PACKETS         ; 0     ; Signed Integer                                                                                                                 ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                                 ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                                 ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                                 ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                                 ;
; EMPTY_LATENCY       ; 0     ; Signed Integer                                                                                                                 ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                                 ;
; DATA_WIDTH          ; 34    ; Signed Integer                                                                                                                 ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                                 ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:seg5_s1_agent ;
+---------------------------+-------+-------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                              ;
+---------------------------+-------+-------------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 95    ; Signed Integer                                                                                                    ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                    ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                    ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                                    ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                    ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                    ;
; PKT_ADDR_H                ; 65    ; Signed Integer                                                                                                    ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                    ;
; PKT_TRANS_LOCK            ; 70    ; Signed Integer                                                                                                    ;
; PKT_TRANS_COMPRESSED_READ ; 66    ; Signed Integer                                                                                                    ;
; PKT_TRANS_POSTED          ; 67    ; Signed Integer                                                                                                    ;
; PKT_TRANS_WRITE           ; 68    ; Signed Integer                                                                                                    ;
; PKT_TRANS_READ            ; 69    ; Signed Integer                                                                                                    ;
; PKT_SRC_ID_H              ; 100   ; Signed Integer                                                                                                    ;
; PKT_SRC_ID_L              ; 97    ; Signed Integer                                                                                                    ;
; PKT_DEST_ID_H             ; 104   ; Signed Integer                                                                                                    ;
; PKT_DEST_ID_L             ; 101   ; Signed Integer                                                                                                    ;
; PKT_BURSTWRAP_H           ; 87    ; Signed Integer                                                                                                    ;
; PKT_BURSTWRAP_L           ; 80    ; Signed Integer                                                                                                    ;
; PKT_BYTE_CNT_H            ; 79    ; Signed Integer                                                                                                    ;
; PKT_BYTE_CNT_L            ; 72    ; Signed Integer                                                                                                    ;
; PKT_PROTECTION_H          ; 119   ; Signed Integer                                                                                                    ;
; PKT_PROTECTION_L          ; 117   ; Signed Integer                                                                                                    ;
; PKT_RESPONSE_STATUS_H     ; 125   ; Signed Integer                                                                                                    ;
; PKT_RESPONSE_STATUS_L     ; 124   ; Signed Integer                                                                                                    ;
; PKT_BURST_SIZE_H          ; 90    ; Signed Integer                                                                                                    ;
; PKT_BURST_SIZE_L          ; 88    ; Signed Integer                                                                                                    ;
; PKT_ORI_BURST_SIZE_L      ; 126   ; Signed Integer                                                                                                    ;
; PKT_ORI_BURST_SIZE_H      ; 128   ; Signed Integer                                                                                                    ;
; ST_DATA_W                 ; 129   ; Signed Integer                                                                                                    ;
; ST_CHANNEL_W              ; 12    ; Signed Integer                                                                                                    ;
; ADDR_W                    ; 30    ; Signed Integer                                                                                                    ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                                    ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                                    ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                                    ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                                    ;
; SUPPRESS_0_BYTEEN_CMD     ; 1     ; Signed Integer                                                                                                    ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                    ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                    ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                                    ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                                    ;
; FIFO_DATA_W               ; 130   ; Signed Integer                                                                                                    ;
; ECC_ENABLE                ; 0     ; Signed Integer                                                                                                    ;
+---------------------------+-------+-------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:seg5_s1_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                       ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 30    ; Signed Integer                                                                                                                                                             ;
; BURSTWRAP_W    ; 8     ; Signed Integer                                                                                                                                                             ;
; BYTE_CNT_W     ; 8     ; Signed Integer                                                                                                                                                             ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                                             ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                             ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:seg5_s1_agent_rsp_fifo ;
+---------------------+-------+------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                         ;
+---------------------+-------+------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                               ;
; BITS_PER_SYMBOL     ; 130   ; Signed Integer                                                                                                               ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                               ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                               ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                               ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                               ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                               ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                               ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                               ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                               ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                               ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                               ;
; DATA_WIDTH          ; 130   ; Signed Integer                                                                                                               ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                               ;
+---------------------+-------+------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:seg5_s1_agent_rdata_fifo ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                           ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                 ;
; BITS_PER_SYMBOL     ; 34    ; Signed Integer                                                                                                                 ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                                 ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                                 ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                                 ;
; USE_PACKETS         ; 0     ; Signed Integer                                                                                                                 ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                                 ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                                 ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                                 ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                                 ;
; EMPTY_LATENCY       ; 0     ; Signed Integer                                                                                                                 ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                                 ;
; DATA_WIDTH          ; 34    ; Signed Integer                                                                                                                 ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                                 ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:seg4_s1_agent ;
+---------------------------+-------+-------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                              ;
+---------------------------+-------+-------------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 95    ; Signed Integer                                                                                                    ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                    ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                    ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                                    ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                    ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                    ;
; PKT_ADDR_H                ; 65    ; Signed Integer                                                                                                    ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                    ;
; PKT_TRANS_LOCK            ; 70    ; Signed Integer                                                                                                    ;
; PKT_TRANS_COMPRESSED_READ ; 66    ; Signed Integer                                                                                                    ;
; PKT_TRANS_POSTED          ; 67    ; Signed Integer                                                                                                    ;
; PKT_TRANS_WRITE           ; 68    ; Signed Integer                                                                                                    ;
; PKT_TRANS_READ            ; 69    ; Signed Integer                                                                                                    ;
; PKT_SRC_ID_H              ; 100   ; Signed Integer                                                                                                    ;
; PKT_SRC_ID_L              ; 97    ; Signed Integer                                                                                                    ;
; PKT_DEST_ID_H             ; 104   ; Signed Integer                                                                                                    ;
; PKT_DEST_ID_L             ; 101   ; Signed Integer                                                                                                    ;
; PKT_BURSTWRAP_H           ; 87    ; Signed Integer                                                                                                    ;
; PKT_BURSTWRAP_L           ; 80    ; Signed Integer                                                                                                    ;
; PKT_BYTE_CNT_H            ; 79    ; Signed Integer                                                                                                    ;
; PKT_BYTE_CNT_L            ; 72    ; Signed Integer                                                                                                    ;
; PKT_PROTECTION_H          ; 119   ; Signed Integer                                                                                                    ;
; PKT_PROTECTION_L          ; 117   ; Signed Integer                                                                                                    ;
; PKT_RESPONSE_STATUS_H     ; 125   ; Signed Integer                                                                                                    ;
; PKT_RESPONSE_STATUS_L     ; 124   ; Signed Integer                                                                                                    ;
; PKT_BURST_SIZE_H          ; 90    ; Signed Integer                                                                                                    ;
; PKT_BURST_SIZE_L          ; 88    ; Signed Integer                                                                                                    ;
; PKT_ORI_BURST_SIZE_L      ; 126   ; Signed Integer                                                                                                    ;
; PKT_ORI_BURST_SIZE_H      ; 128   ; Signed Integer                                                                                                    ;
; ST_DATA_W                 ; 129   ; Signed Integer                                                                                                    ;
; ST_CHANNEL_W              ; 12    ; Signed Integer                                                                                                    ;
; ADDR_W                    ; 30    ; Signed Integer                                                                                                    ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                                    ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                                    ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                                    ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                                    ;
; SUPPRESS_0_BYTEEN_CMD     ; 1     ; Signed Integer                                                                                                    ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                    ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                    ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                                    ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                                    ;
; FIFO_DATA_W               ; 130   ; Signed Integer                                                                                                    ;
; ECC_ENABLE                ; 0     ; Signed Integer                                                                                                    ;
+---------------------------+-------+-------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:seg4_s1_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                       ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 30    ; Signed Integer                                                                                                                                                             ;
; BURSTWRAP_W    ; 8     ; Signed Integer                                                                                                                                                             ;
; BYTE_CNT_W     ; 8     ; Signed Integer                                                                                                                                                             ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                                             ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                             ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:seg4_s1_agent_rsp_fifo ;
+---------------------+-------+------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                         ;
+---------------------+-------+------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                               ;
; BITS_PER_SYMBOL     ; 130   ; Signed Integer                                                                                                               ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                               ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                               ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                               ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                               ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                               ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                               ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                               ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                               ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                               ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                               ;
; DATA_WIDTH          ; 130   ; Signed Integer                                                                                                               ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                               ;
+---------------------+-------+------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:seg4_s1_agent_rdata_fifo ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                           ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                 ;
; BITS_PER_SYMBOL     ; 34    ; Signed Integer                                                                                                                 ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                                 ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                                 ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                                 ;
; USE_PACKETS         ; 0     ; Signed Integer                                                                                                                 ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                                 ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                                 ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                                 ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                                 ;
; EMPTY_LATENCY       ; 0     ; Signed Integer                                                                                                                 ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                                 ;
; DATA_WIDTH          ; 34    ; Signed Integer                                                                                                                 ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                                 ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:seg3_s1_agent ;
+---------------------------+-------+-------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                              ;
+---------------------------+-------+-------------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 95    ; Signed Integer                                                                                                    ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                    ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                    ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                                    ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                    ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                    ;
; PKT_ADDR_H                ; 65    ; Signed Integer                                                                                                    ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                    ;
; PKT_TRANS_LOCK            ; 70    ; Signed Integer                                                                                                    ;
; PKT_TRANS_COMPRESSED_READ ; 66    ; Signed Integer                                                                                                    ;
; PKT_TRANS_POSTED          ; 67    ; Signed Integer                                                                                                    ;
; PKT_TRANS_WRITE           ; 68    ; Signed Integer                                                                                                    ;
; PKT_TRANS_READ            ; 69    ; Signed Integer                                                                                                    ;
; PKT_SRC_ID_H              ; 100   ; Signed Integer                                                                                                    ;
; PKT_SRC_ID_L              ; 97    ; Signed Integer                                                                                                    ;
; PKT_DEST_ID_H             ; 104   ; Signed Integer                                                                                                    ;
; PKT_DEST_ID_L             ; 101   ; Signed Integer                                                                                                    ;
; PKT_BURSTWRAP_H           ; 87    ; Signed Integer                                                                                                    ;
; PKT_BURSTWRAP_L           ; 80    ; Signed Integer                                                                                                    ;
; PKT_BYTE_CNT_H            ; 79    ; Signed Integer                                                                                                    ;
; PKT_BYTE_CNT_L            ; 72    ; Signed Integer                                                                                                    ;
; PKT_PROTECTION_H          ; 119   ; Signed Integer                                                                                                    ;
; PKT_PROTECTION_L          ; 117   ; Signed Integer                                                                                                    ;
; PKT_RESPONSE_STATUS_H     ; 125   ; Signed Integer                                                                                                    ;
; PKT_RESPONSE_STATUS_L     ; 124   ; Signed Integer                                                                                                    ;
; PKT_BURST_SIZE_H          ; 90    ; Signed Integer                                                                                                    ;
; PKT_BURST_SIZE_L          ; 88    ; Signed Integer                                                                                                    ;
; PKT_ORI_BURST_SIZE_L      ; 126   ; Signed Integer                                                                                                    ;
; PKT_ORI_BURST_SIZE_H      ; 128   ; Signed Integer                                                                                                    ;
; ST_DATA_W                 ; 129   ; Signed Integer                                                                                                    ;
; ST_CHANNEL_W              ; 12    ; Signed Integer                                                                                                    ;
; ADDR_W                    ; 30    ; Signed Integer                                                                                                    ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                                    ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                                    ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                                    ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                                    ;
; SUPPRESS_0_BYTEEN_CMD     ; 1     ; Signed Integer                                                                                                    ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                    ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                    ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                                    ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                                    ;
; FIFO_DATA_W               ; 130   ; Signed Integer                                                                                                    ;
; ECC_ENABLE                ; 0     ; Signed Integer                                                                                                    ;
+---------------------------+-------+-------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:seg3_s1_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                       ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 30    ; Signed Integer                                                                                                                                                             ;
; BURSTWRAP_W    ; 8     ; Signed Integer                                                                                                                                                             ;
; BYTE_CNT_W     ; 8     ; Signed Integer                                                                                                                                                             ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                                             ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                             ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:seg3_s1_agent_rsp_fifo ;
+---------------------+-------+------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                         ;
+---------------------+-------+------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                               ;
; BITS_PER_SYMBOL     ; 130   ; Signed Integer                                                                                                               ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                               ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                               ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                               ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                               ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                               ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                               ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                               ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                               ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                               ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                               ;
; DATA_WIDTH          ; 130   ; Signed Integer                                                                                                               ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                               ;
+---------------------+-------+------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:seg3_s1_agent_rdata_fifo ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                           ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                 ;
; BITS_PER_SYMBOL     ; 34    ; Signed Integer                                                                                                                 ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                                 ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                                 ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                                 ;
; USE_PACKETS         ; 0     ; Signed Integer                                                                                                                 ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                                 ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                                 ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                                 ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                                 ;
; EMPTY_LATENCY       ; 0     ; Signed Integer                                                                                                                 ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                                 ;
; DATA_WIDTH          ; 34    ; Signed Integer                                                                                                                 ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                                 ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:seg2_s1_agent ;
+---------------------------+-------+-------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                              ;
+---------------------------+-------+-------------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 95    ; Signed Integer                                                                                                    ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                    ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                    ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                                    ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                    ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                    ;
; PKT_ADDR_H                ; 65    ; Signed Integer                                                                                                    ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                    ;
; PKT_TRANS_LOCK            ; 70    ; Signed Integer                                                                                                    ;
; PKT_TRANS_COMPRESSED_READ ; 66    ; Signed Integer                                                                                                    ;
; PKT_TRANS_POSTED          ; 67    ; Signed Integer                                                                                                    ;
; PKT_TRANS_WRITE           ; 68    ; Signed Integer                                                                                                    ;
; PKT_TRANS_READ            ; 69    ; Signed Integer                                                                                                    ;
; PKT_SRC_ID_H              ; 100   ; Signed Integer                                                                                                    ;
; PKT_SRC_ID_L              ; 97    ; Signed Integer                                                                                                    ;
; PKT_DEST_ID_H             ; 104   ; Signed Integer                                                                                                    ;
; PKT_DEST_ID_L             ; 101   ; Signed Integer                                                                                                    ;
; PKT_BURSTWRAP_H           ; 87    ; Signed Integer                                                                                                    ;
; PKT_BURSTWRAP_L           ; 80    ; Signed Integer                                                                                                    ;
; PKT_BYTE_CNT_H            ; 79    ; Signed Integer                                                                                                    ;
; PKT_BYTE_CNT_L            ; 72    ; Signed Integer                                                                                                    ;
; PKT_PROTECTION_H          ; 119   ; Signed Integer                                                                                                    ;
; PKT_PROTECTION_L          ; 117   ; Signed Integer                                                                                                    ;
; PKT_RESPONSE_STATUS_H     ; 125   ; Signed Integer                                                                                                    ;
; PKT_RESPONSE_STATUS_L     ; 124   ; Signed Integer                                                                                                    ;
; PKT_BURST_SIZE_H          ; 90    ; Signed Integer                                                                                                    ;
; PKT_BURST_SIZE_L          ; 88    ; Signed Integer                                                                                                    ;
; PKT_ORI_BURST_SIZE_L      ; 126   ; Signed Integer                                                                                                    ;
; PKT_ORI_BURST_SIZE_H      ; 128   ; Signed Integer                                                                                                    ;
; ST_DATA_W                 ; 129   ; Signed Integer                                                                                                    ;
; ST_CHANNEL_W              ; 12    ; Signed Integer                                                                                                    ;
; ADDR_W                    ; 30    ; Signed Integer                                                                                                    ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                                    ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                                    ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                                    ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                                    ;
; SUPPRESS_0_BYTEEN_CMD     ; 1     ; Signed Integer                                                                                                    ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                    ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                    ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                                    ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                                    ;
; FIFO_DATA_W               ; 130   ; Signed Integer                                                                                                    ;
; ECC_ENABLE                ; 0     ; Signed Integer                                                                                                    ;
+---------------------------+-------+-------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:seg2_s1_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                       ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 30    ; Signed Integer                                                                                                                                                             ;
; BURSTWRAP_W    ; 8     ; Signed Integer                                                                                                                                                             ;
; BYTE_CNT_W     ; 8     ; Signed Integer                                                                                                                                                             ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                                             ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                             ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:seg2_s1_agent_rsp_fifo ;
+---------------------+-------+------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                         ;
+---------------------+-------+------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                               ;
; BITS_PER_SYMBOL     ; 130   ; Signed Integer                                                                                                               ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                               ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                               ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                               ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                               ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                               ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                               ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                               ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                               ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                               ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                               ;
; DATA_WIDTH          ; 130   ; Signed Integer                                                                                                               ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                               ;
+---------------------+-------+------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:seg2_s1_agent_rdata_fifo ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                           ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                 ;
; BITS_PER_SYMBOL     ; 34    ; Signed Integer                                                                                                                 ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                                 ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                                 ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                                 ;
; USE_PACKETS         ; 0     ; Signed Integer                                                                                                                 ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                                 ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                                 ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                                 ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                                 ;
; EMPTY_LATENCY       ; 0     ; Signed Integer                                                                                                                 ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                                 ;
; DATA_WIDTH          ; 34    ; Signed Integer                                                                                                                 ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                                 ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:seg1_s1_agent ;
+---------------------------+-------+-------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                              ;
+---------------------------+-------+-------------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 95    ; Signed Integer                                                                                                    ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                    ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                    ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                                    ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                    ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                    ;
; PKT_ADDR_H                ; 65    ; Signed Integer                                                                                                    ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                    ;
; PKT_TRANS_LOCK            ; 70    ; Signed Integer                                                                                                    ;
; PKT_TRANS_COMPRESSED_READ ; 66    ; Signed Integer                                                                                                    ;
; PKT_TRANS_POSTED          ; 67    ; Signed Integer                                                                                                    ;
; PKT_TRANS_WRITE           ; 68    ; Signed Integer                                                                                                    ;
; PKT_TRANS_READ            ; 69    ; Signed Integer                                                                                                    ;
; PKT_SRC_ID_H              ; 100   ; Signed Integer                                                                                                    ;
; PKT_SRC_ID_L              ; 97    ; Signed Integer                                                                                                    ;
; PKT_DEST_ID_H             ; 104   ; Signed Integer                                                                                                    ;
; PKT_DEST_ID_L             ; 101   ; Signed Integer                                                                                                    ;
; PKT_BURSTWRAP_H           ; 87    ; Signed Integer                                                                                                    ;
; PKT_BURSTWRAP_L           ; 80    ; Signed Integer                                                                                                    ;
; PKT_BYTE_CNT_H            ; 79    ; Signed Integer                                                                                                    ;
; PKT_BYTE_CNT_L            ; 72    ; Signed Integer                                                                                                    ;
; PKT_PROTECTION_H          ; 119   ; Signed Integer                                                                                                    ;
; PKT_PROTECTION_L          ; 117   ; Signed Integer                                                                                                    ;
; PKT_RESPONSE_STATUS_H     ; 125   ; Signed Integer                                                                                                    ;
; PKT_RESPONSE_STATUS_L     ; 124   ; Signed Integer                                                                                                    ;
; PKT_BURST_SIZE_H          ; 90    ; Signed Integer                                                                                                    ;
; PKT_BURST_SIZE_L          ; 88    ; Signed Integer                                                                                                    ;
; PKT_ORI_BURST_SIZE_L      ; 126   ; Signed Integer                                                                                                    ;
; PKT_ORI_BURST_SIZE_H      ; 128   ; Signed Integer                                                                                                    ;
; ST_DATA_W                 ; 129   ; Signed Integer                                                                                                    ;
; ST_CHANNEL_W              ; 12    ; Signed Integer                                                                                                    ;
; ADDR_W                    ; 30    ; Signed Integer                                                                                                    ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                                    ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                                    ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                                    ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                                    ;
; SUPPRESS_0_BYTEEN_CMD     ; 1     ; Signed Integer                                                                                                    ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                    ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                    ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                                    ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                                    ;
; FIFO_DATA_W               ; 130   ; Signed Integer                                                                                                    ;
; ECC_ENABLE                ; 0     ; Signed Integer                                                                                                    ;
+---------------------------+-------+-------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:seg1_s1_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                       ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 30    ; Signed Integer                                                                                                                                                             ;
; BURSTWRAP_W    ; 8     ; Signed Integer                                                                                                                                                             ;
; BYTE_CNT_W     ; 8     ; Signed Integer                                                                                                                                                             ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                                             ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                             ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:seg1_s1_agent_rsp_fifo ;
+---------------------+-------+------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                         ;
+---------------------+-------+------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                               ;
; BITS_PER_SYMBOL     ; 130   ; Signed Integer                                                                                                               ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                               ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                               ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                               ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                               ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                               ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                               ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                               ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                               ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                               ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                               ;
; DATA_WIDTH          ; 130   ; Signed Integer                                                                                                               ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                               ;
+---------------------+-------+------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:seg1_s1_agent_rdata_fifo ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                           ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                 ;
; BITS_PER_SYMBOL     ; 34    ; Signed Integer                                                                                                                 ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                                 ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                                 ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                                 ;
; USE_PACKETS         ; 0     ; Signed Integer                                                                                                                 ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                                 ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                                 ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                                 ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                                 ;
; EMPTY_LATENCY       ; 0     ; Signed Integer                                                                                                                 ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                                 ;
; DATA_WIDTH          ; 34    ; Signed Integer                                                                                                                 ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                                 ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:keys_s1_agent ;
+---------------------------+-------+-------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                              ;
+---------------------------+-------+-------------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 95    ; Signed Integer                                                                                                    ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                    ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                    ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                                    ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                    ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                    ;
; PKT_ADDR_H                ; 65    ; Signed Integer                                                                                                    ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                    ;
; PKT_TRANS_LOCK            ; 70    ; Signed Integer                                                                                                    ;
; PKT_TRANS_COMPRESSED_READ ; 66    ; Signed Integer                                                                                                    ;
; PKT_TRANS_POSTED          ; 67    ; Signed Integer                                                                                                    ;
; PKT_TRANS_WRITE           ; 68    ; Signed Integer                                                                                                    ;
; PKT_TRANS_READ            ; 69    ; Signed Integer                                                                                                    ;
; PKT_SRC_ID_H              ; 100   ; Signed Integer                                                                                                    ;
; PKT_SRC_ID_L              ; 97    ; Signed Integer                                                                                                    ;
; PKT_DEST_ID_H             ; 104   ; Signed Integer                                                                                                    ;
; PKT_DEST_ID_L             ; 101   ; Signed Integer                                                                                                    ;
; PKT_BURSTWRAP_H           ; 87    ; Signed Integer                                                                                                    ;
; PKT_BURSTWRAP_L           ; 80    ; Signed Integer                                                                                                    ;
; PKT_BYTE_CNT_H            ; 79    ; Signed Integer                                                                                                    ;
; PKT_BYTE_CNT_L            ; 72    ; Signed Integer                                                                                                    ;
; PKT_PROTECTION_H          ; 119   ; Signed Integer                                                                                                    ;
; PKT_PROTECTION_L          ; 117   ; Signed Integer                                                                                                    ;
; PKT_RESPONSE_STATUS_H     ; 125   ; Signed Integer                                                                                                    ;
; PKT_RESPONSE_STATUS_L     ; 124   ; Signed Integer                                                                                                    ;
; PKT_BURST_SIZE_H          ; 90    ; Signed Integer                                                                                                    ;
; PKT_BURST_SIZE_L          ; 88    ; Signed Integer                                                                                                    ;
; PKT_ORI_BURST_SIZE_L      ; 126   ; Signed Integer                                                                                                    ;
; PKT_ORI_BURST_SIZE_H      ; 128   ; Signed Integer                                                                                                    ;
; ST_DATA_W                 ; 129   ; Signed Integer                                                                                                    ;
; ST_CHANNEL_W              ; 12    ; Signed Integer                                                                                                    ;
; ADDR_W                    ; 30    ; Signed Integer                                                                                                    ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                                    ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                                    ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                                    ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                                    ;
; SUPPRESS_0_BYTEEN_CMD     ; 1     ; Signed Integer                                                                                                    ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                    ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                    ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                                    ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                                    ;
; FIFO_DATA_W               ; 130   ; Signed Integer                                                                                                    ;
; ECC_ENABLE                ; 0     ; Signed Integer                                                                                                    ;
+---------------------------+-------+-------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:keys_s1_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                       ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 30    ; Signed Integer                                                                                                                                                             ;
; BURSTWRAP_W    ; 8     ; Signed Integer                                                                                                                                                             ;
; BYTE_CNT_W     ; 8     ; Signed Integer                                                                                                                                                             ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                                             ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                             ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:keys_s1_agent_rsp_fifo ;
+---------------------+-------+------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                         ;
+---------------------+-------+------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                               ;
; BITS_PER_SYMBOL     ; 130   ; Signed Integer                                                                                                               ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                               ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                               ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                               ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                               ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                               ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                               ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                               ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                               ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                               ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                               ;
; DATA_WIDTH          ; 130   ; Signed Integer                                                                                                               ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                               ;
+---------------------+-------+------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:keys_s1_agent_rdata_fifo ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                           ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                 ;
; BITS_PER_SYMBOL     ; 34    ; Signed Integer                                                                                                                 ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                                 ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                                 ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                                 ;
; USE_PACKETS         ; 0     ; Signed Integer                                                                                                                 ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                                 ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                                 ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                                 ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                                 ;
; EMPTY_LATENCY       ; 0     ; Signed Integer                                                                                                                 ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                                 ;
; DATA_WIDTH          ; 34    ; Signed Integer                                                                                                                 ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                                 ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:leds_s1_agent ;
+---------------------------+-------+-------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                              ;
+---------------------------+-------+-------------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 95    ; Signed Integer                                                                                                    ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                    ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                    ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                                    ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                    ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                    ;
; PKT_ADDR_H                ; 65    ; Signed Integer                                                                                                    ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                    ;
; PKT_TRANS_LOCK            ; 70    ; Signed Integer                                                                                                    ;
; PKT_TRANS_COMPRESSED_READ ; 66    ; Signed Integer                                                                                                    ;
; PKT_TRANS_POSTED          ; 67    ; Signed Integer                                                                                                    ;
; PKT_TRANS_WRITE           ; 68    ; Signed Integer                                                                                                    ;
; PKT_TRANS_READ            ; 69    ; Signed Integer                                                                                                    ;
; PKT_SRC_ID_H              ; 100   ; Signed Integer                                                                                                    ;
; PKT_SRC_ID_L              ; 97    ; Signed Integer                                                                                                    ;
; PKT_DEST_ID_H             ; 104   ; Signed Integer                                                                                                    ;
; PKT_DEST_ID_L             ; 101   ; Signed Integer                                                                                                    ;
; PKT_BURSTWRAP_H           ; 87    ; Signed Integer                                                                                                    ;
; PKT_BURSTWRAP_L           ; 80    ; Signed Integer                                                                                                    ;
; PKT_BYTE_CNT_H            ; 79    ; Signed Integer                                                                                                    ;
; PKT_BYTE_CNT_L            ; 72    ; Signed Integer                                                                                                    ;
; PKT_PROTECTION_H          ; 119   ; Signed Integer                                                                                                    ;
; PKT_PROTECTION_L          ; 117   ; Signed Integer                                                                                                    ;
; PKT_RESPONSE_STATUS_H     ; 125   ; Signed Integer                                                                                                    ;
; PKT_RESPONSE_STATUS_L     ; 124   ; Signed Integer                                                                                                    ;
; PKT_BURST_SIZE_H          ; 90    ; Signed Integer                                                                                                    ;
; PKT_BURST_SIZE_L          ; 88    ; Signed Integer                                                                                                    ;
; PKT_ORI_BURST_SIZE_L      ; 126   ; Signed Integer                                                                                                    ;
; PKT_ORI_BURST_SIZE_H      ; 128   ; Signed Integer                                                                                                    ;
; ST_DATA_W                 ; 129   ; Signed Integer                                                                                                    ;
; ST_CHANNEL_W              ; 12    ; Signed Integer                                                                                                    ;
; ADDR_W                    ; 30    ; Signed Integer                                                                                                    ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                                    ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                                    ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                                    ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                                    ;
; SUPPRESS_0_BYTEEN_CMD     ; 1     ; Signed Integer                                                                                                    ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                    ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                    ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                                    ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                                    ;
; FIFO_DATA_W               ; 130   ; Signed Integer                                                                                                    ;
; ECC_ENABLE                ; 0     ; Signed Integer                                                                                                    ;
+---------------------------+-------+-------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:leds_s1_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                       ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 30    ; Signed Integer                                                                                                                                                             ;
; BURSTWRAP_W    ; 8     ; Signed Integer                                                                                                                                                             ;
; BYTE_CNT_W     ; 8     ; Signed Integer                                                                                                                                                             ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                                             ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                             ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:leds_s1_agent_rsp_fifo ;
+---------------------+-------+------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                         ;
+---------------------+-------+------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                               ;
; BITS_PER_SYMBOL     ; 130   ; Signed Integer                                                                                                               ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                               ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                               ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                               ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                               ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                               ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                               ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                               ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                               ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                               ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                               ;
; DATA_WIDTH          ; 130   ; Signed Integer                                                                                                               ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                               ;
+---------------------+-------+------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:leds_s1_agent_rdata_fifo ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                           ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                 ;
; BITS_PER_SYMBOL     ; 34    ; Signed Integer                                                                                                                 ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                                 ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                                 ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                                 ;
; USE_PACKETS         ; 0     ; Signed Integer                                                                                                                 ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                                 ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                                 ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                                 ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                                 ;
; EMPTY_LATENCY       ; 0     ; Signed Integer                                                                                                                 ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                                 ;
; DATA_WIDTH          ; 34    ; Signed Integer                                                                                                                 ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                                 ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|NUEVO_DESIGN_mm_interconnect_0_router:router|NUEVO_DESIGN_mm_interconnect_0_router_default_decode:the_default_decode ;
+--------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                                  ;
+--------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 2     ; Signed Integer                                                                                                                                                                                        ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                        ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                        ;
; DEFAULT_DESTID     ; 3     ; Signed Integer                                                                                                                                                                                        ;
+--------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|NUEVO_DESIGN_mm_interconnect_0_router_001:router_001|NUEVO_DESIGN_mm_interconnect_0_router_001_default_decode:the_default_decode ;
+--------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                                              ;
+--------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                                                    ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                                    ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                                    ;
; DEFAULT_DESTID     ; 10    ; Signed Integer                                                                                                                                                                                                    ;
+--------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|NUEVO_DESIGN_mm_interconnect_0_router_001:router_002|NUEVO_DESIGN_mm_interconnect_0_router_001_default_decode:the_default_decode ;
+--------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                                              ;
+--------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                                                    ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                                    ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                                    ;
; DEFAULT_DESTID     ; 10    ; Signed Integer                                                                                                                                                                                                    ;
+--------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|NUEVO_DESIGN_mm_interconnect_0_router_003:router_003|NUEVO_DESIGN_mm_interconnect_0_router_003_default_decode:the_default_decode ;
+--------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                                              ;
+--------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                                                    ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                                    ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                                    ;
; DEFAULT_DESTID     ; 3     ; Signed Integer                                                                                                                                                                                                    ;
+--------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|NUEVO_DESIGN_mm_interconnect_0_router_003:router_004|NUEVO_DESIGN_mm_interconnect_0_router_003_default_decode:the_default_decode ;
+--------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                                              ;
+--------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                                                    ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                                    ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                                    ;
; DEFAULT_DESTID     ; 3     ; Signed Integer                                                                                                                                                                                                    ;
+--------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|NUEVO_DESIGN_mm_interconnect_0_router_005:router_005|NUEVO_DESIGN_mm_interconnect_0_router_005_default_decode:the_default_decode ;
+--------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                                              ;
+--------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                                                    ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                                    ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                                    ;
; DEFAULT_DESTID     ; 2     ; Signed Integer                                                                                                                                                                                                    ;
+--------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|NUEVO_DESIGN_mm_interconnect_0_router_005:router_006|NUEVO_DESIGN_mm_interconnect_0_router_005_default_decode:the_default_decode ;
+--------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                                              ;
+--------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                                                    ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                                    ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                                    ;
; DEFAULT_DESTID     ; 2     ; Signed Integer                                                                                                                                                                                                    ;
+--------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|NUEVO_DESIGN_mm_interconnect_0_router_007:router_007|NUEVO_DESIGN_mm_interconnect_0_router_007_default_decode:the_default_decode ;
+--------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                                              ;
+--------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                                                    ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                                    ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                                    ;
; DEFAULT_DESTID     ; 2     ; Signed Integer                                                                                                                                                                                                    ;
+--------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|NUEVO_DESIGN_mm_interconnect_0_router_008:router_008|NUEVO_DESIGN_mm_interconnect_0_router_008_default_decode:the_default_decode ;
+--------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                                              ;
+--------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                                                    ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                                    ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                                    ;
; DEFAULT_DESTID     ; 2     ; Signed Integer                                                                                                                                                                                                    ;
+--------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|NUEVO_DESIGN_mm_interconnect_0_router_008:router_009|NUEVO_DESIGN_mm_interconnect_0_router_008_default_decode:the_default_decode ;
+--------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                                              ;
+--------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                                                    ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                                    ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                                    ;
; DEFAULT_DESTID     ; 2     ; Signed Integer                                                                                                                                                                                                    ;
+--------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|NUEVO_DESIGN_mm_interconnect_0_router_008:router_010|NUEVO_DESIGN_mm_interconnect_0_router_008_default_decode:the_default_decode ;
+--------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                                              ;
+--------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                                                    ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                                    ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                                    ;
; DEFAULT_DESTID     ; 2     ; Signed Integer                                                                                                                                                                                                    ;
+--------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|NUEVO_DESIGN_mm_interconnect_0_router_008:router_011|NUEVO_DESIGN_mm_interconnect_0_router_008_default_decode:the_default_decode ;
+--------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                                              ;
+--------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                                                    ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                                    ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                                    ;
; DEFAULT_DESTID     ; 2     ; Signed Integer                                                                                                                                                                                                    ;
+--------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|NUEVO_DESIGN_mm_interconnect_0_router_008:router_012|NUEVO_DESIGN_mm_interconnect_0_router_008_default_decode:the_default_decode ;
+--------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                                              ;
+--------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                                                    ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                                    ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                                    ;
; DEFAULT_DESTID     ; 2     ; Signed Integer                                                                                                                                                                                                    ;
+--------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|NUEVO_DESIGN_mm_interconnect_0_router_008:router_013|NUEVO_DESIGN_mm_interconnect_0_router_008_default_decode:the_default_decode ;
+--------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                                              ;
+--------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                                                    ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                                    ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                                    ;
; DEFAULT_DESTID     ; 2     ; Signed Integer                                                                                                                                                                                                    ;
+--------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|NUEVO_DESIGN_mm_interconnect_0_router_008:router_014|NUEVO_DESIGN_mm_interconnect_0_router_008_default_decode:the_default_decode ;
+--------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                                              ;
+--------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                                                    ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                                    ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                                    ;
; DEFAULT_DESTID     ; 2     ; Signed Integer                                                                                                                                                                                                    ;
+--------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|NUEVO_DESIGN_mm_interconnect_0_router_008:router_015|NUEVO_DESIGN_mm_interconnect_0_router_008_default_decode:the_default_decode ;
+--------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                                              ;
+--------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                                                    ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                                    ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                                    ;
; DEFAULT_DESTID     ; 2     ; Signed Integer                                                                                                                                                                                                    ;
+--------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|NUEVO_DESIGN_mm_interconnect_0_router_008:router_016|NUEVO_DESIGN_mm_interconnect_0_router_008_default_decode:the_default_decode ;
+--------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                                              ;
+--------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                                                    ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                                    ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                                    ;
; DEFAULT_DESTID     ; 2     ; Signed Integer                                                                                                                                                                                                    ;
+--------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:hps_0_h2f_lw_axi_master_wr_limiter ;
+---------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                                       ;
+---------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------+
; PKT_TRANS_POSTED          ; 67    ; Signed Integer                                                                                                                             ;
; PKT_DEST_ID_H             ; 104   ; Signed Integer                                                                                                                             ;
; PKT_DEST_ID_L             ; 101   ; Signed Integer                                                                                                                             ;
; PKT_SRC_ID_H              ; 100   ; Signed Integer                                                                                                                             ;
; PKT_SRC_ID_L              ; 97    ; Signed Integer                                                                                                                             ;
; PKT_BYTE_CNT_H            ; 79    ; Signed Integer                                                                                                                             ;
; PKT_BYTE_CNT_L            ; 72    ; Signed Integer                                                                                                                             ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                                             ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                                             ;
; PKT_TRANS_WRITE           ; 68    ; Signed Integer                                                                                                                             ;
; PKT_TRANS_READ            ; 0     ; Signed Integer                                                                                                                             ;
; ST_DATA_W                 ; 129   ; Signed Integer                                                                                                                             ;
; ST_CHANNEL_W              ; 12    ; Signed Integer                                                                                                                             ;
; MAX_OUTSTANDING_RESPONSES ; 3     ; Signed Integer                                                                                                                             ;
; PIPELINED                 ; 0     ; Signed Integer                                                                                                                             ;
; ENFORCE_ORDER             ; 1     ; Signed Integer                                                                                                                             ;
; VALID_WIDTH               ; 12    ; Signed Integer                                                                                                                             ;
; PREVENT_HAZARDS           ; 0     ; Signed Integer                                                                                                                             ;
; SUPPORTS_POSTED_WRITES    ; 1     ; Signed Integer                                                                                                                             ;
; SUPPORTS_NONPOSTED_WRITES ; 0     ; Signed Integer                                                                                                                             ;
; REORDER                   ; 0     ; Signed Integer                                                                                                                             ;
+---------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:hps_0_h2f_lw_axi_master_rd_limiter ;
+---------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                                       ;
+---------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------+
; PKT_TRANS_POSTED          ; 67    ; Signed Integer                                                                                                                             ;
; PKT_DEST_ID_H             ; 104   ; Signed Integer                                                                                                                             ;
; PKT_DEST_ID_L             ; 101   ; Signed Integer                                                                                                                             ;
; PKT_SRC_ID_H              ; 100   ; Signed Integer                                                                                                                             ;
; PKT_SRC_ID_L              ; 97    ; Signed Integer                                                                                                                             ;
; PKT_BYTE_CNT_H            ; 79    ; Signed Integer                                                                                                                             ;
; PKT_BYTE_CNT_L            ; 72    ; Signed Integer                                                                                                                             ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                                             ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                                             ;
; PKT_TRANS_WRITE           ; 68    ; Signed Integer                                                                                                                             ;
; PKT_TRANS_READ            ; 0     ; Signed Integer                                                                                                                             ;
; ST_DATA_W                 ; 129   ; Signed Integer                                                                                                                             ;
; ST_CHANNEL_W              ; 12    ; Signed Integer                                                                                                                             ;
; MAX_OUTSTANDING_RESPONSES ; 3     ; Signed Integer                                                                                                                             ;
; PIPELINED                 ; 0     ; Signed Integer                                                                                                                             ;
; ENFORCE_ORDER             ; 1     ; Signed Integer                                                                                                                             ;
; VALID_WIDTH               ; 12    ; Signed Integer                                                                                                                             ;
; PREVENT_HAZARDS           ; 0     ; Signed Integer                                                                                                                             ;
; SUPPORTS_POSTED_WRITES    ; 1     ; Signed Integer                                                                                                                             ;
; SUPPORTS_NONPOSTED_WRITES ; 0     ; Signed Integer                                                                                                                             ;
; REORDER                   ; 0     ; Signed Integer                                                                                                                             ;
+---------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_s1_burst_adapter ;
+---------------------------+-------+------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                         ;
+---------------------------+-------+------------------------------------------------------------------------------------------------------------------------------+
; ADAPTER_VERSION           ; 13.1  ; String                                                                                                                       ;
; COMPRESSED_READ_SUPPORT   ; 1     ; Signed Integer                                                                                                               ;
; PKT_BEGIN_BURST           ; 77    ; Signed Integer                                                                                                               ;
; PKT_ADDR_H                ; 47    ; Signed Integer                                                                                                               ;
; PKT_ADDR_L                ; 18    ; Signed Integer                                                                                                               ;
; PKT_BYTE_CNT_H            ; 61    ; Signed Integer                                                                                                               ;
; PKT_BYTE_CNT_L            ; 54    ; Signed Integer                                                                                                               ;
; PKT_BURSTWRAP_H           ; 69    ; Signed Integer                                                                                                               ;
; PKT_BURSTWRAP_L           ; 62    ; Signed Integer                                                                                                               ;
; PKT_TRANS_COMPRESSED_READ ; 48    ; Signed Integer                                                                                                               ;
; PKT_TRANS_WRITE           ; 50    ; Signed Integer                                                                                                               ;
; PKT_TRANS_READ            ; 51    ; Signed Integer                                                                                                               ;
; PKT_BYTEEN_H              ; 17    ; Signed Integer                                                                                                               ;
; PKT_BYTEEN_L              ; 16    ; Signed Integer                                                                                                               ;
; PKT_BURST_TYPE_H          ; 74    ; Signed Integer                                                                                                               ;
; PKT_BURST_TYPE_L          ; 73    ; Signed Integer                                                                                                               ;
; PKT_BURST_SIZE_H          ; 72    ; Signed Integer                                                                                                               ;
; PKT_BURST_SIZE_L          ; 70    ; Signed Integer                                                                                                               ;
; ST_DATA_W                 ; 111   ; Signed Integer                                                                                                               ;
; ST_CHANNEL_W              ; 12    ; Signed Integer                                                                                                               ;
; IN_NARROW_SIZE            ; 1     ; Signed Integer                                                                                                               ;
; NO_WRAP_SUPPORT           ; 0     ; Signed Integer                                                                                                               ;
; INCOMPLETE_WRAP_SUPPORT   ; 0     ; Signed Integer                                                                                                               ;
; BURSTWRAP_CONST_MASK      ; 0     ; Signed Integer                                                                                                               ;
; BURSTWRAP_CONST_VALUE     ; 0     ; Signed Integer                                                                                                               ;
; OUT_NARROW_SIZE           ; 0     ; Signed Integer                                                                                                               ;
; OUT_FIXED                 ; 0     ; Signed Integer                                                                                                               ;
; OUT_COMPLETE_WRAP         ; 0     ; Signed Integer                                                                                                               ;
; BYTEENABLE_SYNTHESIS      ; 1     ; Signed Integer                                                                                                               ;
; PIPE_INPUTS               ; 0     ; Signed Integer                                                                                                               ;
; OUT_BYTE_CNT_H            ; 55    ; Signed Integer                                                                                                               ;
; OUT_BURSTWRAP_H           ; 69    ; Signed Integer                                                                                                               ;
+---------------------------+-------+------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter ;
+---------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                                                                                                         ;
+---------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 77    ; Signed Integer                                                                                                                                                                                               ;
; PKT_ADDR_H                ; 47    ; Signed Integer                                                                                                                                                                                               ;
; PKT_ADDR_L                ; 18    ; Signed Integer                                                                                                                                                                                               ;
; PKT_BYTE_CNT_H            ; 61    ; Signed Integer                                                                                                                                                                                               ;
; PKT_BYTE_CNT_L            ; 54    ; Signed Integer                                                                                                                                                                                               ;
; PKT_BURSTWRAP_H           ; 69    ; Signed Integer                                                                                                                                                                                               ;
; PKT_BURSTWRAP_L           ; 62    ; Signed Integer                                                                                                                                                                                               ;
; PKT_TRANS_COMPRESSED_READ ; 48    ; Signed Integer                                                                                                                                                                                               ;
; PKT_TRANS_WRITE           ; 50    ; Signed Integer                                                                                                                                                                                               ;
; PKT_TRANS_READ            ; 51    ; Signed Integer                                                                                                                                                                                               ;
; PKT_BYTEEN_H              ; 17    ; Signed Integer                                                                                                                                                                                               ;
; PKT_BYTEEN_L              ; 16    ; Signed Integer                                                                                                                                                                                               ;
; PKT_BURST_TYPE_H          ; 74    ; Signed Integer                                                                                                                                                                                               ;
; PKT_BURST_TYPE_L          ; 73    ; Signed Integer                                                                                                                                                                                               ;
; PKT_BURST_SIZE_H          ; 72    ; Signed Integer                                                                                                                                                                                               ;
; PKT_BURST_SIZE_L          ; 70    ; Signed Integer                                                                                                                                                                                               ;
; IN_NARROW_SIZE            ; 1     ; Signed Integer                                                                                                                                                                                               ;
; OUT_NARROW_SIZE           ; 0     ; Signed Integer                                                                                                                                                                                               ;
; OUT_FIXED                 ; 0     ; Signed Integer                                                                                                                                                                                               ;
; OUT_COMPLETE_WRAP         ; 0     ; Signed Integer                                                                                                                                                                                               ;
; ST_DATA_W                 ; 111   ; Signed Integer                                                                                                                                                                                               ;
; ST_CHANNEL_W              ; 12    ; Signed Integer                                                                                                                                                                                               ;
; BYTEENABLE_SYNTHESIS      ; 1     ; Signed Integer                                                                                                                                                                                               ;
; BURSTWRAP_CONST_MASK      ; 0     ; Signed Integer                                                                                                                                                                                               ;
; PIPE_INPUTS               ; 0     ; Signed Integer                                                                                                                                                                                               ;
; NO_WRAP_SUPPORT           ; 0     ; Signed Integer                                                                                                                                                                                               ;
; BURSTWRAP_CONST_VALUE     ; 0     ; Signed Integer                                                                                                                                                                                               ;
; OUT_BYTE_CNT_H            ; 55    ; Signed Integer                                                                                                                                                                                               ;
; OUT_BURSTWRAP_H           ; 69    ; Signed Integer                                                                                                                                                                                               ;
+---------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_address_alignment:align_address_to_size ;
+-------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name    ; Value ; Type                                                                                                                                                                                                                                                                       ;
+-------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W            ; 30    ; Signed Integer                                                                                                                                                                                                                                                             ;
; BURSTWRAP_W       ; 1     ; Signed Integer                                                                                                                                                                                                                                                             ;
; TYPE_W            ; 0     ; Signed Integer                                                                                                                                                                                                                                                             ;
; SIZE_W            ; 3     ; Signed Integer                                                                                                                                                                                                                                                             ;
; INCREMENT_ADDRESS ; 0     ; Signed Integer                                                                                                                                                                                                                                                             ;
; NUMSYMBOLS        ; 2     ; Signed Integer                                                                                                                                                                                                                                                             ;
; SELECT_BITS       ; 1     ; Signed Integer                                                                                                                                                                                                                                                             ;
; IN_DATA_W         ; 33    ; Signed Integer                                                                                                                                                                                                                                                             ;
; OUT_DATA_W        ; 31    ; Signed Integer                                                                                                                                                                                                                                                             ;
+-------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_burstwrap_increment:the_burstwrap_increment ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                            ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 8     ; Signed Integer                                                                                                                                                                                                                                                                                  ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min ;
+-------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name    ; Value ; Type                                                                                                                                                                                                                                                         ;
+-------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; PKT_BYTE_CNT_W    ; 8     ; Signed Integer                                                                                                                                                                                                                                               ;
; PKT_BURSTWRAP_W   ; 8     ; Signed Integer                                                                                                                                                                                                                                               ;
; PIPELINE_POSITION ; 2     ; Signed Integer                                                                                                                                                                                                                                               ;
+-------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ab_sub ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                          ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 9     ; Signed Integer                                                                                                                                                                                                                                                                                                ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ab_sub|altera_merlin_burst_adapter_adder:subtract ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                                                     ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 9     ; Signed Integer                                                                                                                                                                                                                                                                                                                                           ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ac_sub ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                          ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 9     ; Signed Integer                                                                                                                                                                                                                                                                                                ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ac_sub|altera_merlin_burst_adapter_adder:subtract ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                                                     ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 9     ; Signed Integer                                                                                                                                                                                                                                                                                                                                           ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:bc_sub ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                          ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 9     ; Signed Integer                                                                                                                                                                                                                                                                                                ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:bc_sub|altera_merlin_burst_adapter_adder:subtract ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                                                     ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 9     ; Signed Integer                                                                                                                                                                                                                                                                                                                                           ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:da_sub ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                          ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 9     ; Signed Integer                                                                                                                                                                                                                                                                                                ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:da_sub|altera_merlin_burst_adapter_adder:subtract ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                                                     ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 9     ; Signed Integer                                                                                                                                                                                                                                                                                                                                           ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:db_sub ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                          ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 9     ; Signed Integer                                                                                                                                                                                                                                                                                                ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:db_sub|altera_merlin_burst_adapter_adder:subtract ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                                                     ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 9     ; Signed Integer                                                                                                                                                                                                                                                                                                                                           ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:dc_sub ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                          ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 9     ; Signed Integer                                                                                                                                                                                                                                                                                                ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:dc_sub|altera_merlin_burst_adapter_adder:subtract ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                                                     ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 9     ; Signed Integer                                                                                                                                                                                                                                                                                                                                           ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sw_s1_burst_adapter ;
+---------------------------+-------+---------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                      ;
+---------------------------+-------+---------------------------------------------------------------------------------------------------------------------------+
; ADAPTER_VERSION           ; 13.1  ; String                                                                                                                    ;
; COMPRESSED_READ_SUPPORT   ; 1     ; Signed Integer                                                                                                            ;
; PKT_BEGIN_BURST           ; 95    ; Signed Integer                                                                                                            ;
; PKT_ADDR_H                ; 65    ; Signed Integer                                                                                                            ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                            ;
; PKT_BYTE_CNT_H            ; 79    ; Signed Integer                                                                                                            ;
; PKT_BYTE_CNT_L            ; 72    ; Signed Integer                                                                                                            ;
; PKT_BURSTWRAP_H           ; 87    ; Signed Integer                                                                                                            ;
; PKT_BURSTWRAP_L           ; 80    ; Signed Integer                                                                                                            ;
; PKT_TRANS_COMPRESSED_READ ; 66    ; Signed Integer                                                                                                            ;
; PKT_TRANS_WRITE           ; 68    ; Signed Integer                                                                                                            ;
; PKT_TRANS_READ            ; 69    ; Signed Integer                                                                                                            ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                            ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                            ;
; PKT_BURST_TYPE_H          ; 92    ; Signed Integer                                                                                                            ;
; PKT_BURST_TYPE_L          ; 91    ; Signed Integer                                                                                                            ;
; PKT_BURST_SIZE_H          ; 90    ; Signed Integer                                                                                                            ;
; PKT_BURST_SIZE_L          ; 88    ; Signed Integer                                                                                                            ;
; ST_DATA_W                 ; 129   ; Signed Integer                                                                                                            ;
; ST_CHANNEL_W              ; 12    ; Signed Integer                                                                                                            ;
; IN_NARROW_SIZE            ; 1     ; Signed Integer                                                                                                            ;
; NO_WRAP_SUPPORT           ; 0     ; Signed Integer                                                                                                            ;
; INCOMPLETE_WRAP_SUPPORT   ; 0     ; Signed Integer                                                                                                            ;
; BURSTWRAP_CONST_MASK      ; 0     ; Signed Integer                                                                                                            ;
; BURSTWRAP_CONST_VALUE     ; 0     ; Signed Integer                                                                                                            ;
; OUT_NARROW_SIZE           ; 0     ; Signed Integer                                                                                                            ;
; OUT_FIXED                 ; 0     ; Signed Integer                                                                                                            ;
; OUT_COMPLETE_WRAP         ; 0     ; Signed Integer                                                                                                            ;
; BYTEENABLE_SYNTHESIS      ; 1     ; Signed Integer                                                                                                            ;
; PIPE_INPUTS               ; 0     ; Signed Integer                                                                                                            ;
; OUT_BYTE_CNT_H            ; 74    ; Signed Integer                                                                                                            ;
; OUT_BURSTWRAP_H           ; 87    ; Signed Integer                                                                                                            ;
+---------------------------+-------+---------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sw_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter ;
+---------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                                                                                                      ;
+---------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 95    ; Signed Integer                                                                                                                                                                                            ;
; PKT_ADDR_H                ; 65    ; Signed Integer                                                                                                                                                                                            ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                                                                                                            ;
; PKT_BYTE_CNT_H            ; 79    ; Signed Integer                                                                                                                                                                                            ;
; PKT_BYTE_CNT_L            ; 72    ; Signed Integer                                                                                                                                                                                            ;
; PKT_BURSTWRAP_H           ; 87    ; Signed Integer                                                                                                                                                                                            ;
; PKT_BURSTWRAP_L           ; 80    ; Signed Integer                                                                                                                                                                                            ;
; PKT_TRANS_COMPRESSED_READ ; 66    ; Signed Integer                                                                                                                                                                                            ;
; PKT_TRANS_WRITE           ; 68    ; Signed Integer                                                                                                                                                                                            ;
; PKT_TRANS_READ            ; 69    ; Signed Integer                                                                                                                                                                                            ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                                                                                                            ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                                                                                                            ;
; PKT_BURST_TYPE_H          ; 92    ; Signed Integer                                                                                                                                                                                            ;
; PKT_BURST_TYPE_L          ; 91    ; Signed Integer                                                                                                                                                                                            ;
; PKT_BURST_SIZE_H          ; 90    ; Signed Integer                                                                                                                                                                                            ;
; PKT_BURST_SIZE_L          ; 88    ; Signed Integer                                                                                                                                                                                            ;
; IN_NARROW_SIZE            ; 1     ; Signed Integer                                                                                                                                                                                            ;
; OUT_NARROW_SIZE           ; 0     ; Signed Integer                                                                                                                                                                                            ;
; OUT_FIXED                 ; 0     ; Signed Integer                                                                                                                                                                                            ;
; OUT_COMPLETE_WRAP         ; 0     ; Signed Integer                                                                                                                                                                                            ;
; ST_DATA_W                 ; 129   ; Signed Integer                                                                                                                                                                                            ;
; ST_CHANNEL_W              ; 12    ; Signed Integer                                                                                                                                                                                            ;
; BYTEENABLE_SYNTHESIS      ; 1     ; Signed Integer                                                                                                                                                                                            ;
; BURSTWRAP_CONST_MASK      ; 0     ; Signed Integer                                                                                                                                                                                            ;
; PIPE_INPUTS               ; 0     ; Signed Integer                                                                                                                                                                                            ;
; NO_WRAP_SUPPORT           ; 0     ; Signed Integer                                                                                                                                                                                            ;
; BURSTWRAP_CONST_VALUE     ; 0     ; Signed Integer                                                                                                                                                                                            ;
; OUT_BYTE_CNT_H            ; 74    ; Signed Integer                                                                                                                                                                                            ;
; OUT_BURSTWRAP_H           ; 87    ; Signed Integer                                                                                                                                                                                            ;
+---------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sw_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_address_alignment:align_address_to_size ;
+-------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name    ; Value ; Type                                                                                                                                                                                                                                                                    ;
+-------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W            ; 30    ; Signed Integer                                                                                                                                                                                                                                                          ;
; BURSTWRAP_W       ; 1     ; Signed Integer                                                                                                                                                                                                                                                          ;
; TYPE_W            ; 0     ; Signed Integer                                                                                                                                                                                                                                                          ;
; SIZE_W            ; 3     ; Signed Integer                                                                                                                                                                                                                                                          ;
; INCREMENT_ADDRESS ; 0     ; Signed Integer                                                                                                                                                                                                                                                          ;
; NUMSYMBOLS        ; 4     ; Signed Integer                                                                                                                                                                                                                                                          ;
; SELECT_BITS       ; 2     ; Signed Integer                                                                                                                                                                                                                                                          ;
; IN_DATA_W         ; 33    ; Signed Integer                                                                                                                                                                                                                                                          ;
; OUT_DATA_W        ; 32    ; Signed Integer                                                                                                                                                                                                                                                          ;
+-------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sw_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_burstwrap_increment:the_burstwrap_increment ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                         ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 8     ; Signed Integer                                                                                                                                                                                                                                                                               ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sw_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min ;
+-------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name    ; Value ; Type                                                                                                                                                                                                                                                      ;
+-------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; PKT_BYTE_CNT_W    ; 8     ; Signed Integer                                                                                                                                                                                                                                            ;
; PKT_BURSTWRAP_W   ; 8     ; Signed Integer                                                                                                                                                                                                                                            ;
; PIPELINE_POSITION ; 2     ; Signed Integer                                                                                                                                                                                                                                            ;
+-------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sw_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ab_sub ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                       ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 9     ; Signed Integer                                                                                                                                                                                                                                                                                             ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sw_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ab_sub|altera_merlin_burst_adapter_adder:subtract ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                                                  ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 9     ; Signed Integer                                                                                                                                                                                                                                                                                                                                        ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sw_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ac_sub ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                       ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 9     ; Signed Integer                                                                                                                                                                                                                                                                                             ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sw_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ac_sub|altera_merlin_burst_adapter_adder:subtract ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                                                  ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 9     ; Signed Integer                                                                                                                                                                                                                                                                                                                                        ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sw_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:bc_sub ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                       ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 9     ; Signed Integer                                                                                                                                                                                                                                                                                             ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sw_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:bc_sub|altera_merlin_burst_adapter_adder:subtract ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                                                  ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 9     ; Signed Integer                                                                                                                                                                                                                                                                                                                                        ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sw_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:da_sub ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                       ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 9     ; Signed Integer                                                                                                                                                                                                                                                                                             ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sw_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:da_sub|altera_merlin_burst_adapter_adder:subtract ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                                                  ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 9     ; Signed Integer                                                                                                                                                                                                                                                                                                                                        ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sw_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:db_sub ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                       ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 9     ; Signed Integer                                                                                                                                                                                                                                                                                             ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sw_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:db_sub|altera_merlin_burst_adapter_adder:subtract ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                                                  ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 9     ; Signed Integer                                                                                                                                                                                                                                                                                                                                        ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sw_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:dc_sub ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                       ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 9     ; Signed Integer                                                                                                                                                                                                                                                                                             ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sw_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:dc_sub|altera_merlin_burst_adapter_adder:subtract ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                                                  ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 9     ; Signed Integer                                                                                                                                                                                                                                                                                                                                        ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:seg6_s1_burst_adapter ;
+---------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                        ;
+---------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------+
; ADAPTER_VERSION           ; 13.1  ; String                                                                                                                      ;
; COMPRESSED_READ_SUPPORT   ; 1     ; Signed Integer                                                                                                              ;
; PKT_BEGIN_BURST           ; 95    ; Signed Integer                                                                                                              ;
; PKT_ADDR_H                ; 65    ; Signed Integer                                                                                                              ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                              ;
; PKT_BYTE_CNT_H            ; 79    ; Signed Integer                                                                                                              ;
; PKT_BYTE_CNT_L            ; 72    ; Signed Integer                                                                                                              ;
; PKT_BURSTWRAP_H           ; 87    ; Signed Integer                                                                                                              ;
; PKT_BURSTWRAP_L           ; 80    ; Signed Integer                                                                                                              ;
; PKT_TRANS_COMPRESSED_READ ; 66    ; Signed Integer                                                                                                              ;
; PKT_TRANS_WRITE           ; 68    ; Signed Integer                                                                                                              ;
; PKT_TRANS_READ            ; 69    ; Signed Integer                                                                                                              ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                              ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                              ;
; PKT_BURST_TYPE_H          ; 92    ; Signed Integer                                                                                                              ;
; PKT_BURST_TYPE_L          ; 91    ; Signed Integer                                                                                                              ;
; PKT_BURST_SIZE_H          ; 90    ; Signed Integer                                                                                                              ;
; PKT_BURST_SIZE_L          ; 88    ; Signed Integer                                                                                                              ;
; ST_DATA_W                 ; 129   ; Signed Integer                                                                                                              ;
; ST_CHANNEL_W              ; 12    ; Signed Integer                                                                                                              ;
; IN_NARROW_SIZE            ; 1     ; Signed Integer                                                                                                              ;
; NO_WRAP_SUPPORT           ; 0     ; Signed Integer                                                                                                              ;
; INCOMPLETE_WRAP_SUPPORT   ; 0     ; Signed Integer                                                                                                              ;
; BURSTWRAP_CONST_MASK      ; 0     ; Signed Integer                                                                                                              ;
; BURSTWRAP_CONST_VALUE     ; 0     ; Signed Integer                                                                                                              ;
; OUT_NARROW_SIZE           ; 0     ; Signed Integer                                                                                                              ;
; OUT_FIXED                 ; 0     ; Signed Integer                                                                                                              ;
; OUT_COMPLETE_WRAP         ; 0     ; Signed Integer                                                                                                              ;
; BYTEENABLE_SYNTHESIS      ; 1     ; Signed Integer                                                                                                              ;
; PIPE_INPUTS               ; 0     ; Signed Integer                                                                                                              ;
; OUT_BYTE_CNT_H            ; 74    ; Signed Integer                                                                                                              ;
; OUT_BURSTWRAP_H           ; 87    ; Signed Integer                                                                                                              ;
+---------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:seg6_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter ;
+---------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                                                                                                        ;
+---------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 95    ; Signed Integer                                                                                                                                                                                              ;
; PKT_ADDR_H                ; 65    ; Signed Integer                                                                                                                                                                                              ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                                                                                                              ;
; PKT_BYTE_CNT_H            ; 79    ; Signed Integer                                                                                                                                                                                              ;
; PKT_BYTE_CNT_L            ; 72    ; Signed Integer                                                                                                                                                                                              ;
; PKT_BURSTWRAP_H           ; 87    ; Signed Integer                                                                                                                                                                                              ;
; PKT_BURSTWRAP_L           ; 80    ; Signed Integer                                                                                                                                                                                              ;
; PKT_TRANS_COMPRESSED_READ ; 66    ; Signed Integer                                                                                                                                                                                              ;
; PKT_TRANS_WRITE           ; 68    ; Signed Integer                                                                                                                                                                                              ;
; PKT_TRANS_READ            ; 69    ; Signed Integer                                                                                                                                                                                              ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                                                                                                              ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                                                                                                              ;
; PKT_BURST_TYPE_H          ; 92    ; Signed Integer                                                                                                                                                                                              ;
; PKT_BURST_TYPE_L          ; 91    ; Signed Integer                                                                                                                                                                                              ;
; PKT_BURST_SIZE_H          ; 90    ; Signed Integer                                                                                                                                                                                              ;
; PKT_BURST_SIZE_L          ; 88    ; Signed Integer                                                                                                                                                                                              ;
; IN_NARROW_SIZE            ; 1     ; Signed Integer                                                                                                                                                                                              ;
; OUT_NARROW_SIZE           ; 0     ; Signed Integer                                                                                                                                                                                              ;
; OUT_FIXED                 ; 0     ; Signed Integer                                                                                                                                                                                              ;
; OUT_COMPLETE_WRAP         ; 0     ; Signed Integer                                                                                                                                                                                              ;
; ST_DATA_W                 ; 129   ; Signed Integer                                                                                                                                                                                              ;
; ST_CHANNEL_W              ; 12    ; Signed Integer                                                                                                                                                                                              ;
; BYTEENABLE_SYNTHESIS      ; 1     ; Signed Integer                                                                                                                                                                                              ;
; BURSTWRAP_CONST_MASK      ; 0     ; Signed Integer                                                                                                                                                                                              ;
; PIPE_INPUTS               ; 0     ; Signed Integer                                                                                                                                                                                              ;
; NO_WRAP_SUPPORT           ; 0     ; Signed Integer                                                                                                                                                                                              ;
; BURSTWRAP_CONST_VALUE     ; 0     ; Signed Integer                                                                                                                                                                                              ;
; OUT_BYTE_CNT_H            ; 74    ; Signed Integer                                                                                                                                                                                              ;
; OUT_BURSTWRAP_H           ; 87    ; Signed Integer                                                                                                                                                                                              ;
+---------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:seg6_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_address_alignment:align_address_to_size ;
+-------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name    ; Value ; Type                                                                                                                                                                                                                                                                      ;
+-------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W            ; 30    ; Signed Integer                                                                                                                                                                                                                                                            ;
; BURSTWRAP_W       ; 1     ; Signed Integer                                                                                                                                                                                                                                                            ;
; TYPE_W            ; 0     ; Signed Integer                                                                                                                                                                                                                                                            ;
; SIZE_W            ; 3     ; Signed Integer                                                                                                                                                                                                                                                            ;
; INCREMENT_ADDRESS ; 0     ; Signed Integer                                                                                                                                                                                                                                                            ;
; NUMSYMBOLS        ; 4     ; Signed Integer                                                                                                                                                                                                                                                            ;
; SELECT_BITS       ; 2     ; Signed Integer                                                                                                                                                                                                                                                            ;
; IN_DATA_W         ; 33    ; Signed Integer                                                                                                                                                                                                                                                            ;
; OUT_DATA_W        ; 32    ; Signed Integer                                                                                                                                                                                                                                                            ;
+-------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:seg6_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_burstwrap_increment:the_burstwrap_increment ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                           ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 8     ; Signed Integer                                                                                                                                                                                                                                                                                 ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:seg6_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min ;
+-------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name    ; Value ; Type                                                                                                                                                                                                                                                        ;
+-------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; PKT_BYTE_CNT_W    ; 8     ; Signed Integer                                                                                                                                                                                                                                              ;
; PKT_BURSTWRAP_W   ; 8     ; Signed Integer                                                                                                                                                                                                                                              ;
; PIPELINE_POSITION ; 2     ; Signed Integer                                                                                                                                                                                                                                              ;
+-------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:seg6_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ab_sub ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                         ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 9     ; Signed Integer                                                                                                                                                                                                                                                                                               ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:seg6_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ab_sub|altera_merlin_burst_adapter_adder:subtract ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                                                    ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 9     ; Signed Integer                                                                                                                                                                                                                                                                                                                                          ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:seg6_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ac_sub ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                         ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 9     ; Signed Integer                                                                                                                                                                                                                                                                                               ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:seg6_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ac_sub|altera_merlin_burst_adapter_adder:subtract ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                                                    ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 9     ; Signed Integer                                                                                                                                                                                                                                                                                                                                          ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:seg6_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:bc_sub ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                         ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 9     ; Signed Integer                                                                                                                                                                                                                                                                                               ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:seg6_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:bc_sub|altera_merlin_burst_adapter_adder:subtract ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                                                    ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 9     ; Signed Integer                                                                                                                                                                                                                                                                                                                                          ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:seg6_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:da_sub ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                         ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 9     ; Signed Integer                                                                                                                                                                                                                                                                                               ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:seg6_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:da_sub|altera_merlin_burst_adapter_adder:subtract ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                                                    ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 9     ; Signed Integer                                                                                                                                                                                                                                                                                                                                          ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:seg6_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:db_sub ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                         ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 9     ; Signed Integer                                                                                                                                                                                                                                                                                               ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:seg6_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:db_sub|altera_merlin_burst_adapter_adder:subtract ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                                                    ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 9     ; Signed Integer                                                                                                                                                                                                                                                                                                                                          ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:seg6_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:dc_sub ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                         ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 9     ; Signed Integer                                                                                                                                                                                                                                                                                               ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:seg6_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:dc_sub|altera_merlin_burst_adapter_adder:subtract ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                                                    ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 9     ; Signed Integer                                                                                                                                                                                                                                                                                                                                          ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:seg5_s1_burst_adapter ;
+---------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                        ;
+---------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------+
; ADAPTER_VERSION           ; 13.1  ; String                                                                                                                      ;
; COMPRESSED_READ_SUPPORT   ; 1     ; Signed Integer                                                                                                              ;
; PKT_BEGIN_BURST           ; 95    ; Signed Integer                                                                                                              ;
; PKT_ADDR_H                ; 65    ; Signed Integer                                                                                                              ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                              ;
; PKT_BYTE_CNT_H            ; 79    ; Signed Integer                                                                                                              ;
; PKT_BYTE_CNT_L            ; 72    ; Signed Integer                                                                                                              ;
; PKT_BURSTWRAP_H           ; 87    ; Signed Integer                                                                                                              ;
; PKT_BURSTWRAP_L           ; 80    ; Signed Integer                                                                                                              ;
; PKT_TRANS_COMPRESSED_READ ; 66    ; Signed Integer                                                                                                              ;
; PKT_TRANS_WRITE           ; 68    ; Signed Integer                                                                                                              ;
; PKT_TRANS_READ            ; 69    ; Signed Integer                                                                                                              ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                              ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                              ;
; PKT_BURST_TYPE_H          ; 92    ; Signed Integer                                                                                                              ;
; PKT_BURST_TYPE_L          ; 91    ; Signed Integer                                                                                                              ;
; PKT_BURST_SIZE_H          ; 90    ; Signed Integer                                                                                                              ;
; PKT_BURST_SIZE_L          ; 88    ; Signed Integer                                                                                                              ;
; ST_DATA_W                 ; 129   ; Signed Integer                                                                                                              ;
; ST_CHANNEL_W              ; 12    ; Signed Integer                                                                                                              ;
; IN_NARROW_SIZE            ; 1     ; Signed Integer                                                                                                              ;
; NO_WRAP_SUPPORT           ; 0     ; Signed Integer                                                                                                              ;
; INCOMPLETE_WRAP_SUPPORT   ; 0     ; Signed Integer                                                                                                              ;
; BURSTWRAP_CONST_MASK      ; 0     ; Signed Integer                                                                                                              ;
; BURSTWRAP_CONST_VALUE     ; 0     ; Signed Integer                                                                                                              ;
; OUT_NARROW_SIZE           ; 0     ; Signed Integer                                                                                                              ;
; OUT_FIXED                 ; 0     ; Signed Integer                                                                                                              ;
; OUT_COMPLETE_WRAP         ; 0     ; Signed Integer                                                                                                              ;
; BYTEENABLE_SYNTHESIS      ; 1     ; Signed Integer                                                                                                              ;
; PIPE_INPUTS               ; 0     ; Signed Integer                                                                                                              ;
; OUT_BYTE_CNT_H            ; 74    ; Signed Integer                                                                                                              ;
; OUT_BURSTWRAP_H           ; 87    ; Signed Integer                                                                                                              ;
+---------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:seg5_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter ;
+---------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                                                                                                        ;
+---------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 95    ; Signed Integer                                                                                                                                                                                              ;
; PKT_ADDR_H                ; 65    ; Signed Integer                                                                                                                                                                                              ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                                                                                                              ;
; PKT_BYTE_CNT_H            ; 79    ; Signed Integer                                                                                                                                                                                              ;
; PKT_BYTE_CNT_L            ; 72    ; Signed Integer                                                                                                                                                                                              ;
; PKT_BURSTWRAP_H           ; 87    ; Signed Integer                                                                                                                                                                                              ;
; PKT_BURSTWRAP_L           ; 80    ; Signed Integer                                                                                                                                                                                              ;
; PKT_TRANS_COMPRESSED_READ ; 66    ; Signed Integer                                                                                                                                                                                              ;
; PKT_TRANS_WRITE           ; 68    ; Signed Integer                                                                                                                                                                                              ;
; PKT_TRANS_READ            ; 69    ; Signed Integer                                                                                                                                                                                              ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                                                                                                              ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                                                                                                              ;
; PKT_BURST_TYPE_H          ; 92    ; Signed Integer                                                                                                                                                                                              ;
; PKT_BURST_TYPE_L          ; 91    ; Signed Integer                                                                                                                                                                                              ;
; PKT_BURST_SIZE_H          ; 90    ; Signed Integer                                                                                                                                                                                              ;
; PKT_BURST_SIZE_L          ; 88    ; Signed Integer                                                                                                                                                                                              ;
; IN_NARROW_SIZE            ; 1     ; Signed Integer                                                                                                                                                                                              ;
; OUT_NARROW_SIZE           ; 0     ; Signed Integer                                                                                                                                                                                              ;
; OUT_FIXED                 ; 0     ; Signed Integer                                                                                                                                                                                              ;
; OUT_COMPLETE_WRAP         ; 0     ; Signed Integer                                                                                                                                                                                              ;
; ST_DATA_W                 ; 129   ; Signed Integer                                                                                                                                                                                              ;
; ST_CHANNEL_W              ; 12    ; Signed Integer                                                                                                                                                                                              ;
; BYTEENABLE_SYNTHESIS      ; 1     ; Signed Integer                                                                                                                                                                                              ;
; BURSTWRAP_CONST_MASK      ; 0     ; Signed Integer                                                                                                                                                                                              ;
; PIPE_INPUTS               ; 0     ; Signed Integer                                                                                                                                                                                              ;
; NO_WRAP_SUPPORT           ; 0     ; Signed Integer                                                                                                                                                                                              ;
; BURSTWRAP_CONST_VALUE     ; 0     ; Signed Integer                                                                                                                                                                                              ;
; OUT_BYTE_CNT_H            ; 74    ; Signed Integer                                                                                                                                                                                              ;
; OUT_BURSTWRAP_H           ; 87    ; Signed Integer                                                                                                                                                                                              ;
+---------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:seg5_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_address_alignment:align_address_to_size ;
+-------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name    ; Value ; Type                                                                                                                                                                                                                                                                      ;
+-------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W            ; 30    ; Signed Integer                                                                                                                                                                                                                                                            ;
; BURSTWRAP_W       ; 1     ; Signed Integer                                                                                                                                                                                                                                                            ;
; TYPE_W            ; 0     ; Signed Integer                                                                                                                                                                                                                                                            ;
; SIZE_W            ; 3     ; Signed Integer                                                                                                                                                                                                                                                            ;
; INCREMENT_ADDRESS ; 0     ; Signed Integer                                                                                                                                                                                                                                                            ;
; NUMSYMBOLS        ; 4     ; Signed Integer                                                                                                                                                                                                                                                            ;
; SELECT_BITS       ; 2     ; Signed Integer                                                                                                                                                                                                                                                            ;
; IN_DATA_W         ; 33    ; Signed Integer                                                                                                                                                                                                                                                            ;
; OUT_DATA_W        ; 32    ; Signed Integer                                                                                                                                                                                                                                                            ;
+-------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:seg5_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_burstwrap_increment:the_burstwrap_increment ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                           ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 8     ; Signed Integer                                                                                                                                                                                                                                                                                 ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:seg5_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min ;
+-------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name    ; Value ; Type                                                                                                                                                                                                                                                        ;
+-------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; PKT_BYTE_CNT_W    ; 8     ; Signed Integer                                                                                                                                                                                                                                              ;
; PKT_BURSTWRAP_W   ; 8     ; Signed Integer                                                                                                                                                                                                                                              ;
; PIPELINE_POSITION ; 2     ; Signed Integer                                                                                                                                                                                                                                              ;
+-------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:seg5_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ab_sub ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                         ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 9     ; Signed Integer                                                                                                                                                                                                                                                                                               ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:seg5_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ab_sub|altera_merlin_burst_adapter_adder:subtract ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                                                    ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 9     ; Signed Integer                                                                                                                                                                                                                                                                                                                                          ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:seg5_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ac_sub ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                         ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 9     ; Signed Integer                                                                                                                                                                                                                                                                                               ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:seg5_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ac_sub|altera_merlin_burst_adapter_adder:subtract ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                                                    ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 9     ; Signed Integer                                                                                                                                                                                                                                                                                                                                          ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:seg5_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:bc_sub ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                         ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 9     ; Signed Integer                                                                                                                                                                                                                                                                                               ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:seg5_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:bc_sub|altera_merlin_burst_adapter_adder:subtract ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                                                    ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 9     ; Signed Integer                                                                                                                                                                                                                                                                                                                                          ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:seg5_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:da_sub ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                         ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 9     ; Signed Integer                                                                                                                                                                                                                                                                                               ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:seg5_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:da_sub|altera_merlin_burst_adapter_adder:subtract ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                                                    ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 9     ; Signed Integer                                                                                                                                                                                                                                                                                                                                          ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:seg5_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:db_sub ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                         ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 9     ; Signed Integer                                                                                                                                                                                                                                                                                               ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:seg5_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:db_sub|altera_merlin_burst_adapter_adder:subtract ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                                                    ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 9     ; Signed Integer                                                                                                                                                                                                                                                                                                                                          ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:seg5_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:dc_sub ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                         ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 9     ; Signed Integer                                                                                                                                                                                                                                                                                               ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:seg5_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:dc_sub|altera_merlin_burst_adapter_adder:subtract ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                                                    ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 9     ; Signed Integer                                                                                                                                                                                                                                                                                                                                          ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:seg4_s1_burst_adapter ;
+---------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                        ;
+---------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------+
; ADAPTER_VERSION           ; 13.1  ; String                                                                                                                      ;
; COMPRESSED_READ_SUPPORT   ; 1     ; Signed Integer                                                                                                              ;
; PKT_BEGIN_BURST           ; 95    ; Signed Integer                                                                                                              ;
; PKT_ADDR_H                ; 65    ; Signed Integer                                                                                                              ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                              ;
; PKT_BYTE_CNT_H            ; 79    ; Signed Integer                                                                                                              ;
; PKT_BYTE_CNT_L            ; 72    ; Signed Integer                                                                                                              ;
; PKT_BURSTWRAP_H           ; 87    ; Signed Integer                                                                                                              ;
; PKT_BURSTWRAP_L           ; 80    ; Signed Integer                                                                                                              ;
; PKT_TRANS_COMPRESSED_READ ; 66    ; Signed Integer                                                                                                              ;
; PKT_TRANS_WRITE           ; 68    ; Signed Integer                                                                                                              ;
; PKT_TRANS_READ            ; 69    ; Signed Integer                                                                                                              ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                              ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                              ;
; PKT_BURST_TYPE_H          ; 92    ; Signed Integer                                                                                                              ;
; PKT_BURST_TYPE_L          ; 91    ; Signed Integer                                                                                                              ;
; PKT_BURST_SIZE_H          ; 90    ; Signed Integer                                                                                                              ;
; PKT_BURST_SIZE_L          ; 88    ; Signed Integer                                                                                                              ;
; ST_DATA_W                 ; 129   ; Signed Integer                                                                                                              ;
; ST_CHANNEL_W              ; 12    ; Signed Integer                                                                                                              ;
; IN_NARROW_SIZE            ; 1     ; Signed Integer                                                                                                              ;
; NO_WRAP_SUPPORT           ; 0     ; Signed Integer                                                                                                              ;
; INCOMPLETE_WRAP_SUPPORT   ; 0     ; Signed Integer                                                                                                              ;
; BURSTWRAP_CONST_MASK      ; 0     ; Signed Integer                                                                                                              ;
; BURSTWRAP_CONST_VALUE     ; 0     ; Signed Integer                                                                                                              ;
; OUT_NARROW_SIZE           ; 0     ; Signed Integer                                                                                                              ;
; OUT_FIXED                 ; 0     ; Signed Integer                                                                                                              ;
; OUT_COMPLETE_WRAP         ; 0     ; Signed Integer                                                                                                              ;
; BYTEENABLE_SYNTHESIS      ; 1     ; Signed Integer                                                                                                              ;
; PIPE_INPUTS               ; 0     ; Signed Integer                                                                                                              ;
; OUT_BYTE_CNT_H            ; 74    ; Signed Integer                                                                                                              ;
; OUT_BURSTWRAP_H           ; 87    ; Signed Integer                                                                                                              ;
+---------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:seg4_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter ;
+---------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                                                                                                        ;
+---------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 95    ; Signed Integer                                                                                                                                                                                              ;
; PKT_ADDR_H                ; 65    ; Signed Integer                                                                                                                                                                                              ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                                                                                                              ;
; PKT_BYTE_CNT_H            ; 79    ; Signed Integer                                                                                                                                                                                              ;
; PKT_BYTE_CNT_L            ; 72    ; Signed Integer                                                                                                                                                                                              ;
; PKT_BURSTWRAP_H           ; 87    ; Signed Integer                                                                                                                                                                                              ;
; PKT_BURSTWRAP_L           ; 80    ; Signed Integer                                                                                                                                                                                              ;
; PKT_TRANS_COMPRESSED_READ ; 66    ; Signed Integer                                                                                                                                                                                              ;
; PKT_TRANS_WRITE           ; 68    ; Signed Integer                                                                                                                                                                                              ;
; PKT_TRANS_READ            ; 69    ; Signed Integer                                                                                                                                                                                              ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                                                                                                              ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                                                                                                              ;
; PKT_BURST_TYPE_H          ; 92    ; Signed Integer                                                                                                                                                                                              ;
; PKT_BURST_TYPE_L          ; 91    ; Signed Integer                                                                                                                                                                                              ;
; PKT_BURST_SIZE_H          ; 90    ; Signed Integer                                                                                                                                                                                              ;
; PKT_BURST_SIZE_L          ; 88    ; Signed Integer                                                                                                                                                                                              ;
; IN_NARROW_SIZE            ; 1     ; Signed Integer                                                                                                                                                                                              ;
; OUT_NARROW_SIZE           ; 0     ; Signed Integer                                                                                                                                                                                              ;
; OUT_FIXED                 ; 0     ; Signed Integer                                                                                                                                                                                              ;
; OUT_COMPLETE_WRAP         ; 0     ; Signed Integer                                                                                                                                                                                              ;
; ST_DATA_W                 ; 129   ; Signed Integer                                                                                                                                                                                              ;
; ST_CHANNEL_W              ; 12    ; Signed Integer                                                                                                                                                                                              ;
; BYTEENABLE_SYNTHESIS      ; 1     ; Signed Integer                                                                                                                                                                                              ;
; BURSTWRAP_CONST_MASK      ; 0     ; Signed Integer                                                                                                                                                                                              ;
; PIPE_INPUTS               ; 0     ; Signed Integer                                                                                                                                                                                              ;
; NO_WRAP_SUPPORT           ; 0     ; Signed Integer                                                                                                                                                                                              ;
; BURSTWRAP_CONST_VALUE     ; 0     ; Signed Integer                                                                                                                                                                                              ;
; OUT_BYTE_CNT_H            ; 74    ; Signed Integer                                                                                                                                                                                              ;
; OUT_BURSTWRAP_H           ; 87    ; Signed Integer                                                                                                                                                                                              ;
+---------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:seg4_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_address_alignment:align_address_to_size ;
+-------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name    ; Value ; Type                                                                                                                                                                                                                                                                      ;
+-------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W            ; 30    ; Signed Integer                                                                                                                                                                                                                                                            ;
; BURSTWRAP_W       ; 1     ; Signed Integer                                                                                                                                                                                                                                                            ;
; TYPE_W            ; 0     ; Signed Integer                                                                                                                                                                                                                                                            ;
; SIZE_W            ; 3     ; Signed Integer                                                                                                                                                                                                                                                            ;
; INCREMENT_ADDRESS ; 0     ; Signed Integer                                                                                                                                                                                                                                                            ;
; NUMSYMBOLS        ; 4     ; Signed Integer                                                                                                                                                                                                                                                            ;
; SELECT_BITS       ; 2     ; Signed Integer                                                                                                                                                                                                                                                            ;
; IN_DATA_W         ; 33    ; Signed Integer                                                                                                                                                                                                                                                            ;
; OUT_DATA_W        ; 32    ; Signed Integer                                                                                                                                                                                                                                                            ;
+-------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:seg4_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_burstwrap_increment:the_burstwrap_increment ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                           ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 8     ; Signed Integer                                                                                                                                                                                                                                                                                 ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:seg4_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min ;
+-------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name    ; Value ; Type                                                                                                                                                                                                                                                        ;
+-------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; PKT_BYTE_CNT_W    ; 8     ; Signed Integer                                                                                                                                                                                                                                              ;
; PKT_BURSTWRAP_W   ; 8     ; Signed Integer                                                                                                                                                                                                                                              ;
; PIPELINE_POSITION ; 2     ; Signed Integer                                                                                                                                                                                                                                              ;
+-------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:seg4_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ab_sub ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                         ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 9     ; Signed Integer                                                                                                                                                                                                                                                                                               ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:seg4_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ab_sub|altera_merlin_burst_adapter_adder:subtract ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                                                    ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 9     ; Signed Integer                                                                                                                                                                                                                                                                                                                                          ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:seg4_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ac_sub ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                         ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 9     ; Signed Integer                                                                                                                                                                                                                                                                                               ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:seg4_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ac_sub|altera_merlin_burst_adapter_adder:subtract ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                                                    ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 9     ; Signed Integer                                                                                                                                                                                                                                                                                                                                          ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:seg4_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:bc_sub ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                         ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 9     ; Signed Integer                                                                                                                                                                                                                                                                                               ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:seg4_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:bc_sub|altera_merlin_burst_adapter_adder:subtract ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                                                    ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 9     ; Signed Integer                                                                                                                                                                                                                                                                                                                                          ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:seg4_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:da_sub ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                         ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 9     ; Signed Integer                                                                                                                                                                                                                                                                                               ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:seg4_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:da_sub|altera_merlin_burst_adapter_adder:subtract ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                                                    ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 9     ; Signed Integer                                                                                                                                                                                                                                                                                                                                          ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:seg4_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:db_sub ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                         ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 9     ; Signed Integer                                                                                                                                                                                                                                                                                               ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:seg4_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:db_sub|altera_merlin_burst_adapter_adder:subtract ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                                                    ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 9     ; Signed Integer                                                                                                                                                                                                                                                                                                                                          ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:seg4_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:dc_sub ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                         ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 9     ; Signed Integer                                                                                                                                                                                                                                                                                               ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:seg4_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:dc_sub|altera_merlin_burst_adapter_adder:subtract ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                                                    ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 9     ; Signed Integer                                                                                                                                                                                                                                                                                                                                          ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:seg3_s1_burst_adapter ;
+---------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                        ;
+---------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------+
; ADAPTER_VERSION           ; 13.1  ; String                                                                                                                      ;
; COMPRESSED_READ_SUPPORT   ; 1     ; Signed Integer                                                                                                              ;
; PKT_BEGIN_BURST           ; 95    ; Signed Integer                                                                                                              ;
; PKT_ADDR_H                ; 65    ; Signed Integer                                                                                                              ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                              ;
; PKT_BYTE_CNT_H            ; 79    ; Signed Integer                                                                                                              ;
; PKT_BYTE_CNT_L            ; 72    ; Signed Integer                                                                                                              ;
; PKT_BURSTWRAP_H           ; 87    ; Signed Integer                                                                                                              ;
; PKT_BURSTWRAP_L           ; 80    ; Signed Integer                                                                                                              ;
; PKT_TRANS_COMPRESSED_READ ; 66    ; Signed Integer                                                                                                              ;
; PKT_TRANS_WRITE           ; 68    ; Signed Integer                                                                                                              ;
; PKT_TRANS_READ            ; 69    ; Signed Integer                                                                                                              ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                              ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                              ;
; PKT_BURST_TYPE_H          ; 92    ; Signed Integer                                                                                                              ;
; PKT_BURST_TYPE_L          ; 91    ; Signed Integer                                                                                                              ;
; PKT_BURST_SIZE_H          ; 90    ; Signed Integer                                                                                                              ;
; PKT_BURST_SIZE_L          ; 88    ; Signed Integer                                                                                                              ;
; ST_DATA_W                 ; 129   ; Signed Integer                                                                                                              ;
; ST_CHANNEL_W              ; 12    ; Signed Integer                                                                                                              ;
; IN_NARROW_SIZE            ; 1     ; Signed Integer                                                                                                              ;
; NO_WRAP_SUPPORT           ; 0     ; Signed Integer                                                                                                              ;
; INCOMPLETE_WRAP_SUPPORT   ; 0     ; Signed Integer                                                                                                              ;
; BURSTWRAP_CONST_MASK      ; 0     ; Signed Integer                                                                                                              ;
; BURSTWRAP_CONST_VALUE     ; 0     ; Signed Integer                                                                                                              ;
; OUT_NARROW_SIZE           ; 0     ; Signed Integer                                                                                                              ;
; OUT_FIXED                 ; 0     ; Signed Integer                                                                                                              ;
; OUT_COMPLETE_WRAP         ; 0     ; Signed Integer                                                                                                              ;
; BYTEENABLE_SYNTHESIS      ; 1     ; Signed Integer                                                                                                              ;
; PIPE_INPUTS               ; 0     ; Signed Integer                                                                                                              ;
; OUT_BYTE_CNT_H            ; 74    ; Signed Integer                                                                                                              ;
; OUT_BURSTWRAP_H           ; 87    ; Signed Integer                                                                                                              ;
+---------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:seg3_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter ;
+---------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                                                                                                        ;
+---------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 95    ; Signed Integer                                                                                                                                                                                              ;
; PKT_ADDR_H                ; 65    ; Signed Integer                                                                                                                                                                                              ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                                                                                                              ;
; PKT_BYTE_CNT_H            ; 79    ; Signed Integer                                                                                                                                                                                              ;
; PKT_BYTE_CNT_L            ; 72    ; Signed Integer                                                                                                                                                                                              ;
; PKT_BURSTWRAP_H           ; 87    ; Signed Integer                                                                                                                                                                                              ;
; PKT_BURSTWRAP_L           ; 80    ; Signed Integer                                                                                                                                                                                              ;
; PKT_TRANS_COMPRESSED_READ ; 66    ; Signed Integer                                                                                                                                                                                              ;
; PKT_TRANS_WRITE           ; 68    ; Signed Integer                                                                                                                                                                                              ;
; PKT_TRANS_READ            ; 69    ; Signed Integer                                                                                                                                                                                              ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                                                                                                              ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                                                                                                              ;
; PKT_BURST_TYPE_H          ; 92    ; Signed Integer                                                                                                                                                                                              ;
; PKT_BURST_TYPE_L          ; 91    ; Signed Integer                                                                                                                                                                                              ;
; PKT_BURST_SIZE_H          ; 90    ; Signed Integer                                                                                                                                                                                              ;
; PKT_BURST_SIZE_L          ; 88    ; Signed Integer                                                                                                                                                                                              ;
; IN_NARROW_SIZE            ; 1     ; Signed Integer                                                                                                                                                                                              ;
; OUT_NARROW_SIZE           ; 0     ; Signed Integer                                                                                                                                                                                              ;
; OUT_FIXED                 ; 0     ; Signed Integer                                                                                                                                                                                              ;
; OUT_COMPLETE_WRAP         ; 0     ; Signed Integer                                                                                                                                                                                              ;
; ST_DATA_W                 ; 129   ; Signed Integer                                                                                                                                                                                              ;
; ST_CHANNEL_W              ; 12    ; Signed Integer                                                                                                                                                                                              ;
; BYTEENABLE_SYNTHESIS      ; 1     ; Signed Integer                                                                                                                                                                                              ;
; BURSTWRAP_CONST_MASK      ; 0     ; Signed Integer                                                                                                                                                                                              ;
; PIPE_INPUTS               ; 0     ; Signed Integer                                                                                                                                                                                              ;
; NO_WRAP_SUPPORT           ; 0     ; Signed Integer                                                                                                                                                                                              ;
; BURSTWRAP_CONST_VALUE     ; 0     ; Signed Integer                                                                                                                                                                                              ;
; OUT_BYTE_CNT_H            ; 74    ; Signed Integer                                                                                                                                                                                              ;
; OUT_BURSTWRAP_H           ; 87    ; Signed Integer                                                                                                                                                                                              ;
+---------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:seg3_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_address_alignment:align_address_to_size ;
+-------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name    ; Value ; Type                                                                                                                                                                                                                                                                      ;
+-------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W            ; 30    ; Signed Integer                                                                                                                                                                                                                                                            ;
; BURSTWRAP_W       ; 1     ; Signed Integer                                                                                                                                                                                                                                                            ;
; TYPE_W            ; 0     ; Signed Integer                                                                                                                                                                                                                                                            ;
; SIZE_W            ; 3     ; Signed Integer                                                                                                                                                                                                                                                            ;
; INCREMENT_ADDRESS ; 0     ; Signed Integer                                                                                                                                                                                                                                                            ;
; NUMSYMBOLS        ; 4     ; Signed Integer                                                                                                                                                                                                                                                            ;
; SELECT_BITS       ; 2     ; Signed Integer                                                                                                                                                                                                                                                            ;
; IN_DATA_W         ; 33    ; Signed Integer                                                                                                                                                                                                                                                            ;
; OUT_DATA_W        ; 32    ; Signed Integer                                                                                                                                                                                                                                                            ;
+-------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:seg3_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_burstwrap_increment:the_burstwrap_increment ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                           ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 8     ; Signed Integer                                                                                                                                                                                                                                                                                 ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:seg3_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min ;
+-------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name    ; Value ; Type                                                                                                                                                                                                                                                        ;
+-------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; PKT_BYTE_CNT_W    ; 8     ; Signed Integer                                                                                                                                                                                                                                              ;
; PKT_BURSTWRAP_W   ; 8     ; Signed Integer                                                                                                                                                                                                                                              ;
; PIPELINE_POSITION ; 2     ; Signed Integer                                                                                                                                                                                                                                              ;
+-------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:seg3_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ab_sub ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                         ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 9     ; Signed Integer                                                                                                                                                                                                                                                                                               ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:seg3_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ab_sub|altera_merlin_burst_adapter_adder:subtract ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                                                    ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 9     ; Signed Integer                                                                                                                                                                                                                                                                                                                                          ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:seg3_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ac_sub ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                         ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 9     ; Signed Integer                                                                                                                                                                                                                                                                                               ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:seg3_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ac_sub|altera_merlin_burst_adapter_adder:subtract ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                                                    ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 9     ; Signed Integer                                                                                                                                                                                                                                                                                                                                          ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:seg3_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:bc_sub ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                         ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 9     ; Signed Integer                                                                                                                                                                                                                                                                                               ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:seg3_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:bc_sub|altera_merlin_burst_adapter_adder:subtract ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                                                    ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 9     ; Signed Integer                                                                                                                                                                                                                                                                                                                                          ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:seg3_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:da_sub ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                         ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 9     ; Signed Integer                                                                                                                                                                                                                                                                                               ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:seg3_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:da_sub|altera_merlin_burst_adapter_adder:subtract ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                                                    ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 9     ; Signed Integer                                                                                                                                                                                                                                                                                                                                          ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:seg3_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:db_sub ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                         ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 9     ; Signed Integer                                                                                                                                                                                                                                                                                               ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:seg3_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:db_sub|altera_merlin_burst_adapter_adder:subtract ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                                                    ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 9     ; Signed Integer                                                                                                                                                                                                                                                                                                                                          ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:seg3_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:dc_sub ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                         ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 9     ; Signed Integer                                                                                                                                                                                                                                                                                               ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:seg3_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:dc_sub|altera_merlin_burst_adapter_adder:subtract ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                                                    ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 9     ; Signed Integer                                                                                                                                                                                                                                                                                                                                          ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:seg2_s1_burst_adapter ;
+---------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                        ;
+---------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------+
; ADAPTER_VERSION           ; 13.1  ; String                                                                                                                      ;
; COMPRESSED_READ_SUPPORT   ; 1     ; Signed Integer                                                                                                              ;
; PKT_BEGIN_BURST           ; 95    ; Signed Integer                                                                                                              ;
; PKT_ADDR_H                ; 65    ; Signed Integer                                                                                                              ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                              ;
; PKT_BYTE_CNT_H            ; 79    ; Signed Integer                                                                                                              ;
; PKT_BYTE_CNT_L            ; 72    ; Signed Integer                                                                                                              ;
; PKT_BURSTWRAP_H           ; 87    ; Signed Integer                                                                                                              ;
; PKT_BURSTWRAP_L           ; 80    ; Signed Integer                                                                                                              ;
; PKT_TRANS_COMPRESSED_READ ; 66    ; Signed Integer                                                                                                              ;
; PKT_TRANS_WRITE           ; 68    ; Signed Integer                                                                                                              ;
; PKT_TRANS_READ            ; 69    ; Signed Integer                                                                                                              ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                              ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                              ;
; PKT_BURST_TYPE_H          ; 92    ; Signed Integer                                                                                                              ;
; PKT_BURST_TYPE_L          ; 91    ; Signed Integer                                                                                                              ;
; PKT_BURST_SIZE_H          ; 90    ; Signed Integer                                                                                                              ;
; PKT_BURST_SIZE_L          ; 88    ; Signed Integer                                                                                                              ;
; ST_DATA_W                 ; 129   ; Signed Integer                                                                                                              ;
; ST_CHANNEL_W              ; 12    ; Signed Integer                                                                                                              ;
; IN_NARROW_SIZE            ; 1     ; Signed Integer                                                                                                              ;
; NO_WRAP_SUPPORT           ; 0     ; Signed Integer                                                                                                              ;
; INCOMPLETE_WRAP_SUPPORT   ; 0     ; Signed Integer                                                                                                              ;
; BURSTWRAP_CONST_MASK      ; 0     ; Signed Integer                                                                                                              ;
; BURSTWRAP_CONST_VALUE     ; 0     ; Signed Integer                                                                                                              ;
; OUT_NARROW_SIZE           ; 0     ; Signed Integer                                                                                                              ;
; OUT_FIXED                 ; 0     ; Signed Integer                                                                                                              ;
; OUT_COMPLETE_WRAP         ; 0     ; Signed Integer                                                                                                              ;
; BYTEENABLE_SYNTHESIS      ; 1     ; Signed Integer                                                                                                              ;
; PIPE_INPUTS               ; 0     ; Signed Integer                                                                                                              ;
; OUT_BYTE_CNT_H            ; 74    ; Signed Integer                                                                                                              ;
; OUT_BURSTWRAP_H           ; 87    ; Signed Integer                                                                                                              ;
+---------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:seg2_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter ;
+---------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                                                                                                        ;
+---------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 95    ; Signed Integer                                                                                                                                                                                              ;
; PKT_ADDR_H                ; 65    ; Signed Integer                                                                                                                                                                                              ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                                                                                                              ;
; PKT_BYTE_CNT_H            ; 79    ; Signed Integer                                                                                                                                                                                              ;
; PKT_BYTE_CNT_L            ; 72    ; Signed Integer                                                                                                                                                                                              ;
; PKT_BURSTWRAP_H           ; 87    ; Signed Integer                                                                                                                                                                                              ;
; PKT_BURSTWRAP_L           ; 80    ; Signed Integer                                                                                                                                                                                              ;
; PKT_TRANS_COMPRESSED_READ ; 66    ; Signed Integer                                                                                                                                                                                              ;
; PKT_TRANS_WRITE           ; 68    ; Signed Integer                                                                                                                                                                                              ;
; PKT_TRANS_READ            ; 69    ; Signed Integer                                                                                                                                                                                              ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                                                                                                              ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                                                                                                              ;
; PKT_BURST_TYPE_H          ; 92    ; Signed Integer                                                                                                                                                                                              ;
; PKT_BURST_TYPE_L          ; 91    ; Signed Integer                                                                                                                                                                                              ;
; PKT_BURST_SIZE_H          ; 90    ; Signed Integer                                                                                                                                                                                              ;
; PKT_BURST_SIZE_L          ; 88    ; Signed Integer                                                                                                                                                                                              ;
; IN_NARROW_SIZE            ; 1     ; Signed Integer                                                                                                                                                                                              ;
; OUT_NARROW_SIZE           ; 0     ; Signed Integer                                                                                                                                                                                              ;
; OUT_FIXED                 ; 0     ; Signed Integer                                                                                                                                                                                              ;
; OUT_COMPLETE_WRAP         ; 0     ; Signed Integer                                                                                                                                                                                              ;
; ST_DATA_W                 ; 129   ; Signed Integer                                                                                                                                                                                              ;
; ST_CHANNEL_W              ; 12    ; Signed Integer                                                                                                                                                                                              ;
; BYTEENABLE_SYNTHESIS      ; 1     ; Signed Integer                                                                                                                                                                                              ;
; BURSTWRAP_CONST_MASK      ; 0     ; Signed Integer                                                                                                                                                                                              ;
; PIPE_INPUTS               ; 0     ; Signed Integer                                                                                                                                                                                              ;
; NO_WRAP_SUPPORT           ; 0     ; Signed Integer                                                                                                                                                                                              ;
; BURSTWRAP_CONST_VALUE     ; 0     ; Signed Integer                                                                                                                                                                                              ;
; OUT_BYTE_CNT_H            ; 74    ; Signed Integer                                                                                                                                                                                              ;
; OUT_BURSTWRAP_H           ; 87    ; Signed Integer                                                                                                                                                                                              ;
+---------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:seg2_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_address_alignment:align_address_to_size ;
+-------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name    ; Value ; Type                                                                                                                                                                                                                                                                      ;
+-------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W            ; 30    ; Signed Integer                                                                                                                                                                                                                                                            ;
; BURSTWRAP_W       ; 1     ; Signed Integer                                                                                                                                                                                                                                                            ;
; TYPE_W            ; 0     ; Signed Integer                                                                                                                                                                                                                                                            ;
; SIZE_W            ; 3     ; Signed Integer                                                                                                                                                                                                                                                            ;
; INCREMENT_ADDRESS ; 0     ; Signed Integer                                                                                                                                                                                                                                                            ;
; NUMSYMBOLS        ; 4     ; Signed Integer                                                                                                                                                                                                                                                            ;
; SELECT_BITS       ; 2     ; Signed Integer                                                                                                                                                                                                                                                            ;
; IN_DATA_W         ; 33    ; Signed Integer                                                                                                                                                                                                                                                            ;
; OUT_DATA_W        ; 32    ; Signed Integer                                                                                                                                                                                                                                                            ;
+-------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:seg2_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_burstwrap_increment:the_burstwrap_increment ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                           ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 8     ; Signed Integer                                                                                                                                                                                                                                                                                 ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:seg2_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min ;
+-------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name    ; Value ; Type                                                                                                                                                                                                                                                        ;
+-------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; PKT_BYTE_CNT_W    ; 8     ; Signed Integer                                                                                                                                                                                                                                              ;
; PKT_BURSTWRAP_W   ; 8     ; Signed Integer                                                                                                                                                                                                                                              ;
; PIPELINE_POSITION ; 2     ; Signed Integer                                                                                                                                                                                                                                              ;
+-------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:seg2_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ab_sub ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                         ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 9     ; Signed Integer                                                                                                                                                                                                                                                                                               ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:seg2_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ab_sub|altera_merlin_burst_adapter_adder:subtract ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                                                    ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 9     ; Signed Integer                                                                                                                                                                                                                                                                                                                                          ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:seg2_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ac_sub ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                         ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 9     ; Signed Integer                                                                                                                                                                                                                                                                                               ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:seg2_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ac_sub|altera_merlin_burst_adapter_adder:subtract ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                                                    ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 9     ; Signed Integer                                                                                                                                                                                                                                                                                                                                          ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:seg2_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:bc_sub ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                         ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 9     ; Signed Integer                                                                                                                                                                                                                                                                                               ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:seg2_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:bc_sub|altera_merlin_burst_adapter_adder:subtract ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                                                    ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 9     ; Signed Integer                                                                                                                                                                                                                                                                                                                                          ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:seg2_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:da_sub ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                         ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 9     ; Signed Integer                                                                                                                                                                                                                                                                                               ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:seg2_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:da_sub|altera_merlin_burst_adapter_adder:subtract ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                                                    ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 9     ; Signed Integer                                                                                                                                                                                                                                                                                                                                          ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:seg2_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:db_sub ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                         ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 9     ; Signed Integer                                                                                                                                                                                                                                                                                               ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:seg2_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:db_sub|altera_merlin_burst_adapter_adder:subtract ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                                                    ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 9     ; Signed Integer                                                                                                                                                                                                                                                                                                                                          ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:seg2_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:dc_sub ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                         ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 9     ; Signed Integer                                                                                                                                                                                                                                                                                               ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:seg2_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:dc_sub|altera_merlin_burst_adapter_adder:subtract ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                                                    ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 9     ; Signed Integer                                                                                                                                                                                                                                                                                                                                          ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:seg1_s1_burst_adapter ;
+---------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                        ;
+---------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------+
; ADAPTER_VERSION           ; 13.1  ; String                                                                                                                      ;
; COMPRESSED_READ_SUPPORT   ; 1     ; Signed Integer                                                                                                              ;
; PKT_BEGIN_BURST           ; 95    ; Signed Integer                                                                                                              ;
; PKT_ADDR_H                ; 65    ; Signed Integer                                                                                                              ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                              ;
; PKT_BYTE_CNT_H            ; 79    ; Signed Integer                                                                                                              ;
; PKT_BYTE_CNT_L            ; 72    ; Signed Integer                                                                                                              ;
; PKT_BURSTWRAP_H           ; 87    ; Signed Integer                                                                                                              ;
; PKT_BURSTWRAP_L           ; 80    ; Signed Integer                                                                                                              ;
; PKT_TRANS_COMPRESSED_READ ; 66    ; Signed Integer                                                                                                              ;
; PKT_TRANS_WRITE           ; 68    ; Signed Integer                                                                                                              ;
; PKT_TRANS_READ            ; 69    ; Signed Integer                                                                                                              ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                              ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                              ;
; PKT_BURST_TYPE_H          ; 92    ; Signed Integer                                                                                                              ;
; PKT_BURST_TYPE_L          ; 91    ; Signed Integer                                                                                                              ;
; PKT_BURST_SIZE_H          ; 90    ; Signed Integer                                                                                                              ;
; PKT_BURST_SIZE_L          ; 88    ; Signed Integer                                                                                                              ;
; ST_DATA_W                 ; 129   ; Signed Integer                                                                                                              ;
; ST_CHANNEL_W              ; 12    ; Signed Integer                                                                                                              ;
; IN_NARROW_SIZE            ; 1     ; Signed Integer                                                                                                              ;
; NO_WRAP_SUPPORT           ; 0     ; Signed Integer                                                                                                              ;
; INCOMPLETE_WRAP_SUPPORT   ; 0     ; Signed Integer                                                                                                              ;
; BURSTWRAP_CONST_MASK      ; 0     ; Signed Integer                                                                                                              ;
; BURSTWRAP_CONST_VALUE     ; 0     ; Signed Integer                                                                                                              ;
; OUT_NARROW_SIZE           ; 0     ; Signed Integer                                                                                                              ;
; OUT_FIXED                 ; 0     ; Signed Integer                                                                                                              ;
; OUT_COMPLETE_WRAP         ; 0     ; Signed Integer                                                                                                              ;
; BYTEENABLE_SYNTHESIS      ; 1     ; Signed Integer                                                                                                              ;
; PIPE_INPUTS               ; 0     ; Signed Integer                                                                                                              ;
; OUT_BYTE_CNT_H            ; 74    ; Signed Integer                                                                                                              ;
; OUT_BURSTWRAP_H           ; 87    ; Signed Integer                                                                                                              ;
+---------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:seg1_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter ;
+---------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                                                                                                        ;
+---------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 95    ; Signed Integer                                                                                                                                                                                              ;
; PKT_ADDR_H                ; 65    ; Signed Integer                                                                                                                                                                                              ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                                                                                                              ;
; PKT_BYTE_CNT_H            ; 79    ; Signed Integer                                                                                                                                                                                              ;
; PKT_BYTE_CNT_L            ; 72    ; Signed Integer                                                                                                                                                                                              ;
; PKT_BURSTWRAP_H           ; 87    ; Signed Integer                                                                                                                                                                                              ;
; PKT_BURSTWRAP_L           ; 80    ; Signed Integer                                                                                                                                                                                              ;
; PKT_TRANS_COMPRESSED_READ ; 66    ; Signed Integer                                                                                                                                                                                              ;
; PKT_TRANS_WRITE           ; 68    ; Signed Integer                                                                                                                                                                                              ;
; PKT_TRANS_READ            ; 69    ; Signed Integer                                                                                                                                                                                              ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                                                                                                              ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                                                                                                              ;
; PKT_BURST_TYPE_H          ; 92    ; Signed Integer                                                                                                                                                                                              ;
; PKT_BURST_TYPE_L          ; 91    ; Signed Integer                                                                                                                                                                                              ;
; PKT_BURST_SIZE_H          ; 90    ; Signed Integer                                                                                                                                                                                              ;
; PKT_BURST_SIZE_L          ; 88    ; Signed Integer                                                                                                                                                                                              ;
; IN_NARROW_SIZE            ; 1     ; Signed Integer                                                                                                                                                                                              ;
; OUT_NARROW_SIZE           ; 0     ; Signed Integer                                                                                                                                                                                              ;
; OUT_FIXED                 ; 0     ; Signed Integer                                                                                                                                                                                              ;
; OUT_COMPLETE_WRAP         ; 0     ; Signed Integer                                                                                                                                                                                              ;
; ST_DATA_W                 ; 129   ; Signed Integer                                                                                                                                                                                              ;
; ST_CHANNEL_W              ; 12    ; Signed Integer                                                                                                                                                                                              ;
; BYTEENABLE_SYNTHESIS      ; 1     ; Signed Integer                                                                                                                                                                                              ;
; BURSTWRAP_CONST_MASK      ; 0     ; Signed Integer                                                                                                                                                                                              ;
; PIPE_INPUTS               ; 0     ; Signed Integer                                                                                                                                                                                              ;
; NO_WRAP_SUPPORT           ; 0     ; Signed Integer                                                                                                                                                                                              ;
; BURSTWRAP_CONST_VALUE     ; 0     ; Signed Integer                                                                                                                                                                                              ;
; OUT_BYTE_CNT_H            ; 74    ; Signed Integer                                                                                                                                                                                              ;
; OUT_BURSTWRAP_H           ; 87    ; Signed Integer                                                                                                                                                                                              ;
+---------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:seg1_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_address_alignment:align_address_to_size ;
+-------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name    ; Value ; Type                                                                                                                                                                                                                                                                      ;
+-------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W            ; 30    ; Signed Integer                                                                                                                                                                                                                                                            ;
; BURSTWRAP_W       ; 1     ; Signed Integer                                                                                                                                                                                                                                                            ;
; TYPE_W            ; 0     ; Signed Integer                                                                                                                                                                                                                                                            ;
; SIZE_W            ; 3     ; Signed Integer                                                                                                                                                                                                                                                            ;
; INCREMENT_ADDRESS ; 0     ; Signed Integer                                                                                                                                                                                                                                                            ;
; NUMSYMBOLS        ; 4     ; Signed Integer                                                                                                                                                                                                                                                            ;
; SELECT_BITS       ; 2     ; Signed Integer                                                                                                                                                                                                                                                            ;
; IN_DATA_W         ; 33    ; Signed Integer                                                                                                                                                                                                                                                            ;
; OUT_DATA_W        ; 32    ; Signed Integer                                                                                                                                                                                                                                                            ;
+-------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:seg1_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_burstwrap_increment:the_burstwrap_increment ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                           ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 8     ; Signed Integer                                                                                                                                                                                                                                                                                 ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:seg1_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min ;
+-------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name    ; Value ; Type                                                                                                                                                                                                                                                        ;
+-------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; PKT_BYTE_CNT_W    ; 8     ; Signed Integer                                                                                                                                                                                                                                              ;
; PKT_BURSTWRAP_W   ; 8     ; Signed Integer                                                                                                                                                                                                                                              ;
; PIPELINE_POSITION ; 2     ; Signed Integer                                                                                                                                                                                                                                              ;
+-------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:seg1_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ab_sub ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                         ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 9     ; Signed Integer                                                                                                                                                                                                                                                                                               ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:seg1_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ab_sub|altera_merlin_burst_adapter_adder:subtract ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                                                    ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 9     ; Signed Integer                                                                                                                                                                                                                                                                                                                                          ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:seg1_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ac_sub ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                         ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 9     ; Signed Integer                                                                                                                                                                                                                                                                                               ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:seg1_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ac_sub|altera_merlin_burst_adapter_adder:subtract ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                                                    ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 9     ; Signed Integer                                                                                                                                                                                                                                                                                                                                          ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:seg1_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:bc_sub ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                         ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 9     ; Signed Integer                                                                                                                                                                                                                                                                                               ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:seg1_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:bc_sub|altera_merlin_burst_adapter_adder:subtract ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                                                    ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 9     ; Signed Integer                                                                                                                                                                                                                                                                                                                                          ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:seg1_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:da_sub ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                         ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 9     ; Signed Integer                                                                                                                                                                                                                                                                                               ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:seg1_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:da_sub|altera_merlin_burst_adapter_adder:subtract ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                                                    ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 9     ; Signed Integer                                                                                                                                                                                                                                                                                                                                          ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:seg1_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:db_sub ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                         ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 9     ; Signed Integer                                                                                                                                                                                                                                                                                               ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:seg1_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:db_sub|altera_merlin_burst_adapter_adder:subtract ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                                                    ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 9     ; Signed Integer                                                                                                                                                                                                                                                                                                                                          ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:seg1_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:dc_sub ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                         ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 9     ; Signed Integer                                                                                                                                                                                                                                                                                               ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:seg1_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:dc_sub|altera_merlin_burst_adapter_adder:subtract ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                                                    ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 9     ; Signed Integer                                                                                                                                                                                                                                                                                                                                          ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:keys_s1_burst_adapter ;
+---------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                        ;
+---------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------+
; ADAPTER_VERSION           ; 13.1  ; String                                                                                                                      ;
; COMPRESSED_READ_SUPPORT   ; 1     ; Signed Integer                                                                                                              ;
; PKT_BEGIN_BURST           ; 95    ; Signed Integer                                                                                                              ;
; PKT_ADDR_H                ; 65    ; Signed Integer                                                                                                              ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                              ;
; PKT_BYTE_CNT_H            ; 79    ; Signed Integer                                                                                                              ;
; PKT_BYTE_CNT_L            ; 72    ; Signed Integer                                                                                                              ;
; PKT_BURSTWRAP_H           ; 87    ; Signed Integer                                                                                                              ;
; PKT_BURSTWRAP_L           ; 80    ; Signed Integer                                                                                                              ;
; PKT_TRANS_COMPRESSED_READ ; 66    ; Signed Integer                                                                                                              ;
; PKT_TRANS_WRITE           ; 68    ; Signed Integer                                                                                                              ;
; PKT_TRANS_READ            ; 69    ; Signed Integer                                                                                                              ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                              ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                              ;
; PKT_BURST_TYPE_H          ; 92    ; Signed Integer                                                                                                              ;
; PKT_BURST_TYPE_L          ; 91    ; Signed Integer                                                                                                              ;
; PKT_BURST_SIZE_H          ; 90    ; Signed Integer                                                                                                              ;
; PKT_BURST_SIZE_L          ; 88    ; Signed Integer                                                                                                              ;
; ST_DATA_W                 ; 129   ; Signed Integer                                                                                                              ;
; ST_CHANNEL_W              ; 12    ; Signed Integer                                                                                                              ;
; IN_NARROW_SIZE            ; 1     ; Signed Integer                                                                                                              ;
; NO_WRAP_SUPPORT           ; 0     ; Signed Integer                                                                                                              ;
; INCOMPLETE_WRAP_SUPPORT   ; 0     ; Signed Integer                                                                                                              ;
; BURSTWRAP_CONST_MASK      ; 0     ; Signed Integer                                                                                                              ;
; BURSTWRAP_CONST_VALUE     ; 0     ; Signed Integer                                                                                                              ;
; OUT_NARROW_SIZE           ; 0     ; Signed Integer                                                                                                              ;
; OUT_FIXED                 ; 0     ; Signed Integer                                                                                                              ;
; OUT_COMPLETE_WRAP         ; 0     ; Signed Integer                                                                                                              ;
; BYTEENABLE_SYNTHESIS      ; 1     ; Signed Integer                                                                                                              ;
; PIPE_INPUTS               ; 0     ; Signed Integer                                                                                                              ;
; OUT_BYTE_CNT_H            ; 74    ; Signed Integer                                                                                                              ;
; OUT_BURSTWRAP_H           ; 87    ; Signed Integer                                                                                                              ;
+---------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:keys_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter ;
+---------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                                                                                                        ;
+---------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 95    ; Signed Integer                                                                                                                                                                                              ;
; PKT_ADDR_H                ; 65    ; Signed Integer                                                                                                                                                                                              ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                                                                                                              ;
; PKT_BYTE_CNT_H            ; 79    ; Signed Integer                                                                                                                                                                                              ;
; PKT_BYTE_CNT_L            ; 72    ; Signed Integer                                                                                                                                                                                              ;
; PKT_BURSTWRAP_H           ; 87    ; Signed Integer                                                                                                                                                                                              ;
; PKT_BURSTWRAP_L           ; 80    ; Signed Integer                                                                                                                                                                                              ;
; PKT_TRANS_COMPRESSED_READ ; 66    ; Signed Integer                                                                                                                                                                                              ;
; PKT_TRANS_WRITE           ; 68    ; Signed Integer                                                                                                                                                                                              ;
; PKT_TRANS_READ            ; 69    ; Signed Integer                                                                                                                                                                                              ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                                                                                                              ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                                                                                                              ;
; PKT_BURST_TYPE_H          ; 92    ; Signed Integer                                                                                                                                                                                              ;
; PKT_BURST_TYPE_L          ; 91    ; Signed Integer                                                                                                                                                                                              ;
; PKT_BURST_SIZE_H          ; 90    ; Signed Integer                                                                                                                                                                                              ;
; PKT_BURST_SIZE_L          ; 88    ; Signed Integer                                                                                                                                                                                              ;
; IN_NARROW_SIZE            ; 1     ; Signed Integer                                                                                                                                                                                              ;
; OUT_NARROW_SIZE           ; 0     ; Signed Integer                                                                                                                                                                                              ;
; OUT_FIXED                 ; 0     ; Signed Integer                                                                                                                                                                                              ;
; OUT_COMPLETE_WRAP         ; 0     ; Signed Integer                                                                                                                                                                                              ;
; ST_DATA_W                 ; 129   ; Signed Integer                                                                                                                                                                                              ;
; ST_CHANNEL_W              ; 12    ; Signed Integer                                                                                                                                                                                              ;
; BYTEENABLE_SYNTHESIS      ; 1     ; Signed Integer                                                                                                                                                                                              ;
; BURSTWRAP_CONST_MASK      ; 0     ; Signed Integer                                                                                                                                                                                              ;
; PIPE_INPUTS               ; 0     ; Signed Integer                                                                                                                                                                                              ;
; NO_WRAP_SUPPORT           ; 0     ; Signed Integer                                                                                                                                                                                              ;
; BURSTWRAP_CONST_VALUE     ; 0     ; Signed Integer                                                                                                                                                                                              ;
; OUT_BYTE_CNT_H            ; 74    ; Signed Integer                                                                                                                                                                                              ;
; OUT_BURSTWRAP_H           ; 87    ; Signed Integer                                                                                                                                                                                              ;
+---------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:keys_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_address_alignment:align_address_to_size ;
+-------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name    ; Value ; Type                                                                                                                                                                                                                                                                      ;
+-------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W            ; 30    ; Signed Integer                                                                                                                                                                                                                                                            ;
; BURSTWRAP_W       ; 1     ; Signed Integer                                                                                                                                                                                                                                                            ;
; TYPE_W            ; 0     ; Signed Integer                                                                                                                                                                                                                                                            ;
; SIZE_W            ; 3     ; Signed Integer                                                                                                                                                                                                                                                            ;
; INCREMENT_ADDRESS ; 0     ; Signed Integer                                                                                                                                                                                                                                                            ;
; NUMSYMBOLS        ; 4     ; Signed Integer                                                                                                                                                                                                                                                            ;
; SELECT_BITS       ; 2     ; Signed Integer                                                                                                                                                                                                                                                            ;
; IN_DATA_W         ; 33    ; Signed Integer                                                                                                                                                                                                                                                            ;
; OUT_DATA_W        ; 32    ; Signed Integer                                                                                                                                                                                                                                                            ;
+-------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:keys_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_burstwrap_increment:the_burstwrap_increment ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                           ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 8     ; Signed Integer                                                                                                                                                                                                                                                                                 ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:keys_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min ;
+-------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name    ; Value ; Type                                                                                                                                                                                                                                                        ;
+-------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; PKT_BYTE_CNT_W    ; 8     ; Signed Integer                                                                                                                                                                                                                                              ;
; PKT_BURSTWRAP_W   ; 8     ; Signed Integer                                                                                                                                                                                                                                              ;
; PIPELINE_POSITION ; 2     ; Signed Integer                                                                                                                                                                                                                                              ;
+-------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:keys_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ab_sub ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                         ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 9     ; Signed Integer                                                                                                                                                                                                                                                                                               ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:keys_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ab_sub|altera_merlin_burst_adapter_adder:subtract ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                                                    ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 9     ; Signed Integer                                                                                                                                                                                                                                                                                                                                          ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:keys_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ac_sub ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                         ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 9     ; Signed Integer                                                                                                                                                                                                                                                                                               ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:keys_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ac_sub|altera_merlin_burst_adapter_adder:subtract ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                                                    ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 9     ; Signed Integer                                                                                                                                                                                                                                                                                                                                          ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:keys_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:bc_sub ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                         ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 9     ; Signed Integer                                                                                                                                                                                                                                                                                               ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:keys_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:bc_sub|altera_merlin_burst_adapter_adder:subtract ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                                                    ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 9     ; Signed Integer                                                                                                                                                                                                                                                                                                                                          ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:keys_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:da_sub ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                         ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 9     ; Signed Integer                                                                                                                                                                                                                                                                                               ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:keys_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:da_sub|altera_merlin_burst_adapter_adder:subtract ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                                                    ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 9     ; Signed Integer                                                                                                                                                                                                                                                                                                                                          ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:keys_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:db_sub ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                         ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 9     ; Signed Integer                                                                                                                                                                                                                                                                                               ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:keys_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:db_sub|altera_merlin_burst_adapter_adder:subtract ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                                                    ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 9     ; Signed Integer                                                                                                                                                                                                                                                                                                                                          ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:keys_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:dc_sub ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                         ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 9     ; Signed Integer                                                                                                                                                                                                                                                                                               ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:keys_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:dc_sub|altera_merlin_burst_adapter_adder:subtract ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                                                    ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 9     ; Signed Integer                                                                                                                                                                                                                                                                                                                                          ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:leds_s1_burst_adapter ;
+---------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                        ;
+---------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------+
; ADAPTER_VERSION           ; 13.1  ; String                                                                                                                      ;
; COMPRESSED_READ_SUPPORT   ; 1     ; Signed Integer                                                                                                              ;
; PKT_BEGIN_BURST           ; 95    ; Signed Integer                                                                                                              ;
; PKT_ADDR_H                ; 65    ; Signed Integer                                                                                                              ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                              ;
; PKT_BYTE_CNT_H            ; 79    ; Signed Integer                                                                                                              ;
; PKT_BYTE_CNT_L            ; 72    ; Signed Integer                                                                                                              ;
; PKT_BURSTWRAP_H           ; 87    ; Signed Integer                                                                                                              ;
; PKT_BURSTWRAP_L           ; 80    ; Signed Integer                                                                                                              ;
; PKT_TRANS_COMPRESSED_READ ; 66    ; Signed Integer                                                                                                              ;
; PKT_TRANS_WRITE           ; 68    ; Signed Integer                                                                                                              ;
; PKT_TRANS_READ            ; 69    ; Signed Integer                                                                                                              ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                              ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                              ;
; PKT_BURST_TYPE_H          ; 92    ; Signed Integer                                                                                                              ;
; PKT_BURST_TYPE_L          ; 91    ; Signed Integer                                                                                                              ;
; PKT_BURST_SIZE_H          ; 90    ; Signed Integer                                                                                                              ;
; PKT_BURST_SIZE_L          ; 88    ; Signed Integer                                                                                                              ;
; ST_DATA_W                 ; 129   ; Signed Integer                                                                                                              ;
; ST_CHANNEL_W              ; 12    ; Signed Integer                                                                                                              ;
; IN_NARROW_SIZE            ; 1     ; Signed Integer                                                                                                              ;
; NO_WRAP_SUPPORT           ; 0     ; Signed Integer                                                                                                              ;
; INCOMPLETE_WRAP_SUPPORT   ; 0     ; Signed Integer                                                                                                              ;
; BURSTWRAP_CONST_MASK      ; 0     ; Signed Integer                                                                                                              ;
; BURSTWRAP_CONST_VALUE     ; 0     ; Signed Integer                                                                                                              ;
; OUT_NARROW_SIZE           ; 0     ; Signed Integer                                                                                                              ;
; OUT_FIXED                 ; 0     ; Signed Integer                                                                                                              ;
; OUT_COMPLETE_WRAP         ; 0     ; Signed Integer                                                                                                              ;
; BYTEENABLE_SYNTHESIS      ; 1     ; Signed Integer                                                                                                              ;
; PIPE_INPUTS               ; 0     ; Signed Integer                                                                                                              ;
; OUT_BYTE_CNT_H            ; 74    ; Signed Integer                                                                                                              ;
; OUT_BURSTWRAP_H           ; 87    ; Signed Integer                                                                                                              ;
+---------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:leds_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter ;
+---------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                                                                                                        ;
+---------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 95    ; Signed Integer                                                                                                                                                                                              ;
; PKT_ADDR_H                ; 65    ; Signed Integer                                                                                                                                                                                              ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                                                                                                              ;
; PKT_BYTE_CNT_H            ; 79    ; Signed Integer                                                                                                                                                                                              ;
; PKT_BYTE_CNT_L            ; 72    ; Signed Integer                                                                                                                                                                                              ;
; PKT_BURSTWRAP_H           ; 87    ; Signed Integer                                                                                                                                                                                              ;
; PKT_BURSTWRAP_L           ; 80    ; Signed Integer                                                                                                                                                                                              ;
; PKT_TRANS_COMPRESSED_READ ; 66    ; Signed Integer                                                                                                                                                                                              ;
; PKT_TRANS_WRITE           ; 68    ; Signed Integer                                                                                                                                                                                              ;
; PKT_TRANS_READ            ; 69    ; Signed Integer                                                                                                                                                                                              ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                                                                                                              ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                                                                                                              ;
; PKT_BURST_TYPE_H          ; 92    ; Signed Integer                                                                                                                                                                                              ;
; PKT_BURST_TYPE_L          ; 91    ; Signed Integer                                                                                                                                                                                              ;
; PKT_BURST_SIZE_H          ; 90    ; Signed Integer                                                                                                                                                                                              ;
; PKT_BURST_SIZE_L          ; 88    ; Signed Integer                                                                                                                                                                                              ;
; IN_NARROW_SIZE            ; 1     ; Signed Integer                                                                                                                                                                                              ;
; OUT_NARROW_SIZE           ; 0     ; Signed Integer                                                                                                                                                                                              ;
; OUT_FIXED                 ; 0     ; Signed Integer                                                                                                                                                                                              ;
; OUT_COMPLETE_WRAP         ; 0     ; Signed Integer                                                                                                                                                                                              ;
; ST_DATA_W                 ; 129   ; Signed Integer                                                                                                                                                                                              ;
; ST_CHANNEL_W              ; 12    ; Signed Integer                                                                                                                                                                                              ;
; BYTEENABLE_SYNTHESIS      ; 1     ; Signed Integer                                                                                                                                                                                              ;
; BURSTWRAP_CONST_MASK      ; 0     ; Signed Integer                                                                                                                                                                                              ;
; PIPE_INPUTS               ; 0     ; Signed Integer                                                                                                                                                                                              ;
; NO_WRAP_SUPPORT           ; 0     ; Signed Integer                                                                                                                                                                                              ;
; BURSTWRAP_CONST_VALUE     ; 0     ; Signed Integer                                                                                                                                                                                              ;
; OUT_BYTE_CNT_H            ; 74    ; Signed Integer                                                                                                                                                                                              ;
; OUT_BURSTWRAP_H           ; 87    ; Signed Integer                                                                                                                                                                                              ;
+---------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:leds_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_address_alignment:align_address_to_size ;
+-------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name    ; Value ; Type                                                                                                                                                                                                                                                                      ;
+-------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W            ; 30    ; Signed Integer                                                                                                                                                                                                                                                            ;
; BURSTWRAP_W       ; 1     ; Signed Integer                                                                                                                                                                                                                                                            ;
; TYPE_W            ; 0     ; Signed Integer                                                                                                                                                                                                                                                            ;
; SIZE_W            ; 3     ; Signed Integer                                                                                                                                                                                                                                                            ;
; INCREMENT_ADDRESS ; 0     ; Signed Integer                                                                                                                                                                                                                                                            ;
; NUMSYMBOLS        ; 4     ; Signed Integer                                                                                                                                                                                                                                                            ;
; SELECT_BITS       ; 2     ; Signed Integer                                                                                                                                                                                                                                                            ;
; IN_DATA_W         ; 33    ; Signed Integer                                                                                                                                                                                                                                                            ;
; OUT_DATA_W        ; 32    ; Signed Integer                                                                                                                                                                                                                                                            ;
+-------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:leds_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_burstwrap_increment:the_burstwrap_increment ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                           ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 8     ; Signed Integer                                                                                                                                                                                                                                                                                 ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:leds_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min ;
+-------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name    ; Value ; Type                                                                                                                                                                                                                                                        ;
+-------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; PKT_BYTE_CNT_W    ; 8     ; Signed Integer                                                                                                                                                                                                                                              ;
; PKT_BURSTWRAP_W   ; 8     ; Signed Integer                                                                                                                                                                                                                                              ;
; PIPELINE_POSITION ; 2     ; Signed Integer                                                                                                                                                                                                                                              ;
+-------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:leds_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ab_sub ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                         ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 9     ; Signed Integer                                                                                                                                                                                                                                                                                               ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:leds_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ab_sub|altera_merlin_burst_adapter_adder:subtract ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                                                    ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 9     ; Signed Integer                                                                                                                                                                                                                                                                                                                                          ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:leds_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ac_sub ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                         ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 9     ; Signed Integer                                                                                                                                                                                                                                                                                               ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:leds_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ac_sub|altera_merlin_burst_adapter_adder:subtract ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                                                    ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 9     ; Signed Integer                                                                                                                                                                                                                                                                                                                                          ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:leds_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:bc_sub ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                         ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 9     ; Signed Integer                                                                                                                                                                                                                                                                                               ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:leds_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:bc_sub|altera_merlin_burst_adapter_adder:subtract ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                                                    ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 9     ; Signed Integer                                                                                                                                                                                                                                                                                                                                          ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:leds_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:da_sub ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                         ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 9     ; Signed Integer                                                                                                                                                                                                                                                                                               ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:leds_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:da_sub|altera_merlin_burst_adapter_adder:subtract ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                                                    ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 9     ; Signed Integer                                                                                                                                                                                                                                                                                                                                          ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:leds_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:db_sub ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                         ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 9     ; Signed Integer                                                                                                                                                                                                                                                                                               ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:leds_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:db_sub|altera_merlin_burst_adapter_adder:subtract ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                                                    ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 9     ; Signed Integer                                                                                                                                                                                                                                                                                                                                          ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:leds_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:dc_sub ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                         ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 9     ; Signed Integer                                                                                                                                                                                                                                                                                               ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:leds_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:dc_sub|altera_merlin_burst_adapter_adder:subtract ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                                                    ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 9     ; Signed Integer                                                                                                                                                                                                                                                                                                                                          ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|NUEVO_DESIGN_mm_interconnect_0_cmd_mux_002:cmd_mux_002|altera_merlin_arbitrator:arb ;
+----------------+-------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value       ; Type                                                                                                                                                               ;
+----------------+-------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; NUM_REQUESTERS ; 3           ; Signed Integer                                                                                                                                                     ;
; SCHEME         ; round-robin ; String                                                                                                                                                             ;
; PIPELINE       ; 1           ; Signed Integer                                                                                                                                                     ;
+----------------+-------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|NUEVO_DESIGN_mm_interconnect_0_cmd_mux_002:cmd_mux_002|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                   ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 6     ; Signed Integer                                                                                                                                                                                         ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|NUEVO_DESIGN_mm_interconnect_0_cmd_mux_003:cmd_mux_003|altera_merlin_arbitrator:arb ;
+----------------+-------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value       ; Type                                                                                                                                                               ;
+----------------+-------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; NUM_REQUESTERS ; 3           ; Signed Integer                                                                                                                                                     ;
; SCHEME         ; round-robin ; String                                                                                                                                                             ;
; PIPELINE       ; 1           ; Signed Integer                                                                                                                                                     ;
+----------------+-------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|NUEVO_DESIGN_mm_interconnect_0_cmd_mux_003:cmd_mux_003|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                   ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 6     ; Signed Integer                                                                                                                                                                                         ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|NUEVO_DESIGN_mm_interconnect_0_cmd_mux_003:cmd_mux_004|altera_merlin_arbitrator:arb ;
+----------------+-------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value       ; Type                                                                                                                                                               ;
+----------------+-------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; NUM_REQUESTERS ; 3           ; Signed Integer                                                                                                                                                     ;
; SCHEME         ; round-robin ; String                                                                                                                                                             ;
; PIPELINE       ; 1           ; Signed Integer                                                                                                                                                     ;
+----------------+-------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|NUEVO_DESIGN_mm_interconnect_0_cmd_mux_003:cmd_mux_004|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                   ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 6     ; Signed Integer                                                                                                                                                                                         ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|NUEVO_DESIGN_mm_interconnect_0_cmd_mux_003:cmd_mux_005|altera_merlin_arbitrator:arb ;
+----------------+-------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value       ; Type                                                                                                                                                               ;
+----------------+-------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; NUM_REQUESTERS ; 3           ; Signed Integer                                                                                                                                                     ;
; SCHEME         ; round-robin ; String                                                                                                                                                             ;
; PIPELINE       ; 1           ; Signed Integer                                                                                                                                                     ;
+----------------+-------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|NUEVO_DESIGN_mm_interconnect_0_cmd_mux_003:cmd_mux_005|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                   ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 6     ; Signed Integer                                                                                                                                                                                         ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|NUEVO_DESIGN_mm_interconnect_0_cmd_mux_003:cmd_mux_006|altera_merlin_arbitrator:arb ;
+----------------+-------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value       ; Type                                                                                                                                                               ;
+----------------+-------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; NUM_REQUESTERS ; 3           ; Signed Integer                                                                                                                                                     ;
; SCHEME         ; round-robin ; String                                                                                                                                                             ;
; PIPELINE       ; 1           ; Signed Integer                                                                                                                                                     ;
+----------------+-------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|NUEVO_DESIGN_mm_interconnect_0_cmd_mux_003:cmd_mux_006|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                   ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 6     ; Signed Integer                                                                                                                                                                                         ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|NUEVO_DESIGN_mm_interconnect_0_cmd_mux_003:cmd_mux_007|altera_merlin_arbitrator:arb ;
+----------------+-------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value       ; Type                                                                                                                                                               ;
+----------------+-------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; NUM_REQUESTERS ; 3           ; Signed Integer                                                                                                                                                     ;
; SCHEME         ; round-robin ; String                                                                                                                                                             ;
; PIPELINE       ; 1           ; Signed Integer                                                                                                                                                     ;
+----------------+-------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|NUEVO_DESIGN_mm_interconnect_0_cmd_mux_003:cmd_mux_007|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                   ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 6     ; Signed Integer                                                                                                                                                                                         ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|NUEVO_DESIGN_mm_interconnect_0_cmd_mux_003:cmd_mux_008|altera_merlin_arbitrator:arb ;
+----------------+-------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value       ; Type                                                                                                                                                               ;
+----------------+-------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; NUM_REQUESTERS ; 3           ; Signed Integer                                                                                                                                                     ;
; SCHEME         ; round-robin ; String                                                                                                                                                             ;
; PIPELINE       ; 1           ; Signed Integer                                                                                                                                                     ;
+----------------+-------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|NUEVO_DESIGN_mm_interconnect_0_cmd_mux_003:cmd_mux_008|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                   ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 6     ; Signed Integer                                                                                                                                                                                         ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|NUEVO_DESIGN_mm_interconnect_0_cmd_mux_003:cmd_mux_009|altera_merlin_arbitrator:arb ;
+----------------+-------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value       ; Type                                                                                                                                                               ;
+----------------+-------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; NUM_REQUESTERS ; 3           ; Signed Integer                                                                                                                                                     ;
; SCHEME         ; round-robin ; String                                                                                                                                                             ;
; PIPELINE       ; 1           ; Signed Integer                                                                                                                                                     ;
+----------------+-------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|NUEVO_DESIGN_mm_interconnect_0_cmd_mux_003:cmd_mux_009|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                   ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 6     ; Signed Integer                                                                                                                                                                                         ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|NUEVO_DESIGN_mm_interconnect_0_cmd_mux_003:cmd_mux_010|altera_merlin_arbitrator:arb ;
+----------------+-------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value       ; Type                                                                                                                                                               ;
+----------------+-------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; NUM_REQUESTERS ; 3           ; Signed Integer                                                                                                                                                     ;
; SCHEME         ; round-robin ; String                                                                                                                                                             ;
; PIPELINE       ; 1           ; Signed Integer                                                                                                                                                     ;
+----------------+-------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|NUEVO_DESIGN_mm_interconnect_0_cmd_mux_003:cmd_mux_010|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                   ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 6     ; Signed Integer                                                                                                                                                                                         ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|NUEVO_DESIGN_mm_interconnect_0_cmd_mux_003:cmd_mux_011|altera_merlin_arbitrator:arb ;
+----------------+-------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value       ; Type                                                                                                                                                               ;
+----------------+-------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; NUM_REQUESTERS ; 3           ; Signed Integer                                                                                                                                                     ;
; SCHEME         ; round-robin ; String                                                                                                                                                             ;
; PIPELINE       ; 1           ; Signed Integer                                                                                                                                                     ;
+----------------+-------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|NUEVO_DESIGN_mm_interconnect_0_cmd_mux_003:cmd_mux_011|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                   ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 6     ; Signed Integer                                                                                                                                                                                         ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|NUEVO_DESIGN_mm_interconnect_0_rsp_mux:rsp_mux|altera_merlin_arbitrator:arb ;
+----------------+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value  ; Type                                                                                                                                                            ;
+----------------+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; NUM_REQUESTERS ; 12     ; Signed Integer                                                                                                                                                  ;
; SCHEME         ; no-arb ; String                                                                                                                                                          ;
; PIPELINE       ; 0      ; Signed Integer                                                                                                                                                  ;
+----------------+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|NUEVO_DESIGN_mm_interconnect_0_rsp_mux:rsp_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                           ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 24    ; Signed Integer                                                                                                                                                                                 ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|NUEVO_DESIGN_mm_interconnect_0_rsp_mux_001:rsp_mux_001|altera_merlin_arbitrator:arb ;
+----------------+--------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value  ; Type                                                                                                                                                                    ;
+----------------+--------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; NUM_REQUESTERS ; 9      ; Signed Integer                                                                                                                                                          ;
; SCHEME         ; no-arb ; String                                                                                                                                                                  ;
; PIPELINE       ; 0      ; Signed Integer                                                                                                                                                          ;
+----------------+--------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|NUEVO_DESIGN_mm_interconnect_0_rsp_mux_001:rsp_mux_001|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                   ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 18    ; Signed Integer                                                                                                                                                                                         ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|NUEVO_DESIGN_mm_interconnect_0_rsp_mux_001:rsp_mux_002|altera_merlin_arbitrator:arb ;
+----------------+--------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value  ; Type                                                                                                                                                                    ;
+----------------+--------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; NUM_REQUESTERS ; 9      ; Signed Integer                                                                                                                                                          ;
; SCHEME         ; no-arb ; String                                                                                                                                                                  ;
; PIPELINE       ; 0      ; Signed Integer                                                                                                                                                          ;
+----------------+--------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|NUEVO_DESIGN_mm_interconnect_0_rsp_mux_001:rsp_mux_002|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                   ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 18    ; Signed Integer                                                                                                                                                                                         ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:nios2_qsys_0_data_master_to_sdram_s1_cmd_width_adapter ;
+-------------------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                ; Value ; Type                                                                                                                                                     ;
+-------------------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; IN_PKT_ADDR_L                 ; 36    ; Signed Integer                                                                                                                                           ;
; IN_PKT_ADDR_H                 ; 65    ; Signed Integer                                                                                                                                           ;
; IN_PKT_DATA_L                 ; 0     ; Signed Integer                                                                                                                                           ;
; IN_PKT_DATA_H                 ; 31    ; Signed Integer                                                                                                                                           ;
; IN_PKT_BYTEEN_L               ; 32    ; Signed Integer                                                                                                                                           ;
; IN_PKT_BYTEEN_H               ; 35    ; Signed Integer                                                                                                                                           ;
; IN_PKT_TRANS_COMPRESSED_READ  ; 66    ; Signed Integer                                                                                                                                           ;
; IN_PKT_BYTE_CNT_L             ; 72    ; Signed Integer                                                                                                                                           ;
; IN_PKT_BYTE_CNT_H             ; 79    ; Signed Integer                                                                                                                                           ;
; IN_PKT_BURSTWRAP_L            ; 80    ; Signed Integer                                                                                                                                           ;
; IN_PKT_BURSTWRAP_H            ; 87    ; Signed Integer                                                                                                                                           ;
; IN_PKT_BURST_SIZE_L           ; 88    ; Signed Integer                                                                                                                                           ;
; IN_PKT_BURST_SIZE_H           ; 90    ; Signed Integer                                                                                                                                           ;
; IN_PKT_RESPONSE_STATUS_L      ; 124   ; Signed Integer                                                                                                                                           ;
; IN_PKT_RESPONSE_STATUS_H      ; 125   ; Signed Integer                                                                                                                                           ;
; IN_PKT_TRANS_EXCLUSIVE        ; 71    ; Signed Integer                                                                                                                                           ;
; IN_PKT_BURST_TYPE_L           ; 91    ; Signed Integer                                                                                                                                           ;
; IN_PKT_BURST_TYPE_H           ; 92    ; Signed Integer                                                                                                                                           ;
; IN_PKT_ORI_BURST_SIZE_L       ; 126   ; Signed Integer                                                                                                                                           ;
; IN_PKT_ORI_BURST_SIZE_H       ; 128   ; Signed Integer                                                                                                                                           ;
; IN_PKT_TRANS_WRITE            ; 68    ; Signed Integer                                                                                                                                           ;
; IN_ST_DATA_W                  ; 129   ; Signed Integer                                                                                                                                           ;
; OUT_PKT_ADDR_L                ; 18    ; Signed Integer                                                                                                                                           ;
; OUT_PKT_ADDR_H                ; 47    ; Signed Integer                                                                                                                                           ;
; OUT_PKT_DATA_L                ; 0     ; Signed Integer                                                                                                                                           ;
; OUT_PKT_DATA_H                ; 15    ; Signed Integer                                                                                                                                           ;
; OUT_PKT_BYTEEN_L              ; 16    ; Signed Integer                                                                                                                                           ;
; OUT_PKT_BYTEEN_H              ; 17    ; Signed Integer                                                                                                                                           ;
; OUT_PKT_TRANS_COMPRESSED_READ ; 48    ; Signed Integer                                                                                                                                           ;
; OUT_PKT_BYTE_CNT_L            ; 54    ; Signed Integer                                                                                                                                           ;
; OUT_PKT_BYTE_CNT_H            ; 61    ; Signed Integer                                                                                                                                           ;
; OUT_PKT_BURST_SIZE_L          ; 70    ; Signed Integer                                                                                                                                           ;
; OUT_PKT_BURST_SIZE_H          ; 72    ; Signed Integer                                                                                                                                           ;
; OUT_PKT_RESPONSE_STATUS_L     ; 106   ; Signed Integer                                                                                                                                           ;
; OUT_PKT_RESPONSE_STATUS_H     ; 107   ; Signed Integer                                                                                                                                           ;
; OUT_PKT_TRANS_EXCLUSIVE       ; 53    ; Signed Integer                                                                                                                                           ;
; OUT_PKT_BURST_TYPE_L          ; 73    ; Signed Integer                                                                                                                                           ;
; OUT_PKT_BURST_TYPE_H          ; 74    ; Signed Integer                                                                                                                                           ;
; OUT_PKT_ORI_BURST_SIZE_L      ; 108   ; Signed Integer                                                                                                                                           ;
; OUT_PKT_ORI_BURST_SIZE_H      ; 110   ; Signed Integer                                                                                                                                           ;
; OUT_ST_DATA_W                 ; 111   ; Signed Integer                                                                                                                                           ;
; ST_CHANNEL_W                  ; 12    ; Signed Integer                                                                                                                                           ;
; OPTIMIZE_FOR_RSP              ; 0     ; Signed Integer                                                                                                                                           ;
; PACKING                       ; 0     ; Signed Integer                                                                                                                                           ;
; CONSTANT_BURST_SIZE           ; 0     ; Signed Integer                                                                                                                                           ;
; RESPONSE_PATH                 ; 0     ; Signed Integer                                                                                                                                           ;
; ENABLE_ADDRESS_ALIGNMENT      ; 1     ; Signed Integer                                                                                                                                           ;
+-------------------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:nios2_qsys_0_data_master_to_sdram_s1_cmd_width_adapter|altera_merlin_address_alignment:check_and_align_address_to_size ;
+-------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name    ; Value ; Type                                                                                                                                                                                                                                 ;
+-------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W            ; 30    ; Signed Integer                                                                                                                                                                                                                       ;
; BURSTWRAP_W       ; 8     ; Signed Integer                                                                                                                                                                                                                       ;
; TYPE_W            ; 2     ; Signed Integer                                                                                                                                                                                                                       ;
; SIZE_W            ; 3     ; Signed Integer                                                                                                                                                                                                                       ;
; INCREMENT_ADDRESS ; 0     ; Signed Integer                                                                                                                                                                                                                       ;
; NUMSYMBOLS        ; 4     ; Signed Integer                                                                                                                                                                                                                       ;
; SELECT_BITS       ; 2     ; Signed Integer                                                                                                                                                                                                                       ;
; IN_DATA_W         ; 42    ; Signed Integer                                                                                                                                                                                                                       ;
; OUT_DATA_W        ; 32    ; Signed Integer                                                                                                                                                                                                                       ;
+-------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:hps_0_h2f_axi_master_wr_to_sdram_s1_cmd_width_adapter ;
+-------------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                ; Value ; Type                                                                                                                                                    ;
+-------------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; IN_PKT_ADDR_L                 ; 72    ; Signed Integer                                                                                                                                          ;
; IN_PKT_ADDR_H                 ; 101   ; Signed Integer                                                                                                                                          ;
; IN_PKT_DATA_L                 ; 0     ; Signed Integer                                                                                                                                          ;
; IN_PKT_DATA_H                 ; 63    ; Signed Integer                                                                                                                                          ;
; IN_PKT_BYTEEN_L               ; 64    ; Signed Integer                                                                                                                                          ;
; IN_PKT_BYTEEN_H               ; 71    ; Signed Integer                                                                                                                                          ;
; IN_PKT_TRANS_COMPRESSED_READ  ; 102   ; Signed Integer                                                                                                                                          ;
; IN_PKT_BYTE_CNT_L             ; 108   ; Signed Integer                                                                                                                                          ;
; IN_PKT_BYTE_CNT_H             ; 115   ; Signed Integer                                                                                                                                          ;
; IN_PKT_BURSTWRAP_L            ; 116   ; Signed Integer                                                                                                                                          ;
; IN_PKT_BURSTWRAP_H            ; 123   ; Signed Integer                                                                                                                                          ;
; IN_PKT_BURST_SIZE_L           ; 124   ; Signed Integer                                                                                                                                          ;
; IN_PKT_BURST_SIZE_H           ; 126   ; Signed Integer                                                                                                                                          ;
; IN_PKT_RESPONSE_STATUS_L      ; 160   ; Signed Integer                                                                                                                                          ;
; IN_PKT_RESPONSE_STATUS_H      ; 161   ; Signed Integer                                                                                                                                          ;
; IN_PKT_TRANS_EXCLUSIVE        ; 107   ; Signed Integer                                                                                                                                          ;
; IN_PKT_BURST_TYPE_L           ; 127   ; Signed Integer                                                                                                                                          ;
; IN_PKT_BURST_TYPE_H           ; 128   ; Signed Integer                                                                                                                                          ;
; IN_PKT_ORI_BURST_SIZE_L       ; 162   ; Signed Integer                                                                                                                                          ;
; IN_PKT_ORI_BURST_SIZE_H       ; 164   ; Signed Integer                                                                                                                                          ;
; IN_PKT_TRANS_WRITE            ; 104   ; Signed Integer                                                                                                                                          ;
; IN_ST_DATA_W                  ; 165   ; Signed Integer                                                                                                                                          ;
; OUT_PKT_ADDR_L                ; 18    ; Signed Integer                                                                                                                                          ;
; OUT_PKT_ADDR_H                ; 47    ; Signed Integer                                                                                                                                          ;
; OUT_PKT_DATA_L                ; 0     ; Signed Integer                                                                                                                                          ;
; OUT_PKT_DATA_H                ; 15    ; Signed Integer                                                                                                                                          ;
; OUT_PKT_BYTEEN_L              ; 16    ; Signed Integer                                                                                                                                          ;
; OUT_PKT_BYTEEN_H              ; 17    ; Signed Integer                                                                                                                                          ;
; OUT_PKT_TRANS_COMPRESSED_READ ; 48    ; Signed Integer                                                                                                                                          ;
; OUT_PKT_BYTE_CNT_L            ; 54    ; Signed Integer                                                                                                                                          ;
; OUT_PKT_BYTE_CNT_H            ; 61    ; Signed Integer                                                                                                                                          ;
; OUT_PKT_BURST_SIZE_L          ; 70    ; Signed Integer                                                                                                                                          ;
; OUT_PKT_BURST_SIZE_H          ; 72    ; Signed Integer                                                                                                                                          ;
; OUT_PKT_RESPONSE_STATUS_L     ; 106   ; Signed Integer                                                                                                                                          ;
; OUT_PKT_RESPONSE_STATUS_H     ; 107   ; Signed Integer                                                                                                                                          ;
; OUT_PKT_TRANS_EXCLUSIVE       ; 53    ; Signed Integer                                                                                                                                          ;
; OUT_PKT_BURST_TYPE_L          ; 73    ; Signed Integer                                                                                                                                          ;
; OUT_PKT_BURST_TYPE_H          ; 74    ; Signed Integer                                                                                                                                          ;
; OUT_PKT_ORI_BURST_SIZE_L      ; 108   ; Signed Integer                                                                                                                                          ;
; OUT_PKT_ORI_BURST_SIZE_H      ; 110   ; Signed Integer                                                                                                                                          ;
; OUT_ST_DATA_W                 ; 111   ; Signed Integer                                                                                                                                          ;
; ST_CHANNEL_W                  ; 12    ; Signed Integer                                                                                                                                          ;
; OPTIMIZE_FOR_RSP              ; 0     ; Signed Integer                                                                                                                                          ;
; PACKING                       ; 0     ; Signed Integer                                                                                                                                          ;
; CONSTANT_BURST_SIZE           ; 0     ; Signed Integer                                                                                                                                          ;
; RESPONSE_PATH                 ; 0     ; Signed Integer                                                                                                                                          ;
; ENABLE_ADDRESS_ALIGNMENT      ; 1     ; Signed Integer                                                                                                                                          ;
+-------------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:hps_0_h2f_axi_master_wr_to_sdram_s1_cmd_width_adapter|altera_merlin_address_alignment:check_and_align_address_to_size ;
+-------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name    ; Value ; Type                                                                                                                                                                                                                                ;
+-------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W            ; 30    ; Signed Integer                                                                                                                                                                                                                      ;
; BURSTWRAP_W       ; 8     ; Signed Integer                                                                                                                                                                                                                      ;
; TYPE_W            ; 2     ; Signed Integer                                                                                                                                                                                                                      ;
; SIZE_W            ; 3     ; Signed Integer                                                                                                                                                                                                                      ;
; INCREMENT_ADDRESS ; 0     ; Signed Integer                                                                                                                                                                                                                      ;
; NUMSYMBOLS        ; 8     ; Signed Integer                                                                                                                                                                                                                      ;
; SELECT_BITS       ; 3     ; Signed Integer                                                                                                                                                                                                                      ;
; IN_DATA_W         ; 42    ; Signed Integer                                                                                                                                                                                                                      ;
; OUT_DATA_W        ; 33    ; Signed Integer                                                                                                                                                                                                                      ;
+-------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:hps_0_h2f_axi_master_rd_to_sdram_s1_cmd_width_adapter ;
+-------------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                ; Value ; Type                                                                                                                                                    ;
+-------------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; IN_PKT_ADDR_L                 ; 72    ; Signed Integer                                                                                                                                          ;
; IN_PKT_ADDR_H                 ; 101   ; Signed Integer                                                                                                                                          ;
; IN_PKT_DATA_L                 ; 0     ; Signed Integer                                                                                                                                          ;
; IN_PKT_DATA_H                 ; 63    ; Signed Integer                                                                                                                                          ;
; IN_PKT_BYTEEN_L               ; 64    ; Signed Integer                                                                                                                                          ;
; IN_PKT_BYTEEN_H               ; 71    ; Signed Integer                                                                                                                                          ;
; IN_PKT_TRANS_COMPRESSED_READ  ; 102   ; Signed Integer                                                                                                                                          ;
; IN_PKT_BYTE_CNT_L             ; 108   ; Signed Integer                                                                                                                                          ;
; IN_PKT_BYTE_CNT_H             ; 115   ; Signed Integer                                                                                                                                          ;
; IN_PKT_BURSTWRAP_L            ; 116   ; Signed Integer                                                                                                                                          ;
; IN_PKT_BURSTWRAP_H            ; 123   ; Signed Integer                                                                                                                                          ;
; IN_PKT_BURST_SIZE_L           ; 124   ; Signed Integer                                                                                                                                          ;
; IN_PKT_BURST_SIZE_H           ; 126   ; Signed Integer                                                                                                                                          ;
; IN_PKT_RESPONSE_STATUS_L      ; 160   ; Signed Integer                                                                                                                                          ;
; IN_PKT_RESPONSE_STATUS_H      ; 161   ; Signed Integer                                                                                                                                          ;
; IN_PKT_TRANS_EXCLUSIVE        ; 107   ; Signed Integer                                                                                                                                          ;
; IN_PKT_BURST_TYPE_L           ; 127   ; Signed Integer                                                                                                                                          ;
; IN_PKT_BURST_TYPE_H           ; 128   ; Signed Integer                                                                                                                                          ;
; IN_PKT_ORI_BURST_SIZE_L       ; 162   ; Signed Integer                                                                                                                                          ;
; IN_PKT_ORI_BURST_SIZE_H       ; 164   ; Signed Integer                                                                                                                                          ;
; IN_PKT_TRANS_WRITE            ; 104   ; Signed Integer                                                                                                                                          ;
; IN_ST_DATA_W                  ; 165   ; Signed Integer                                                                                                                                          ;
; OUT_PKT_ADDR_L                ; 18    ; Signed Integer                                                                                                                                          ;
; OUT_PKT_ADDR_H                ; 47    ; Signed Integer                                                                                                                                          ;
; OUT_PKT_DATA_L                ; 0     ; Signed Integer                                                                                                                                          ;
; OUT_PKT_DATA_H                ; 15    ; Signed Integer                                                                                                                                          ;
; OUT_PKT_BYTEEN_L              ; 16    ; Signed Integer                                                                                                                                          ;
; OUT_PKT_BYTEEN_H              ; 17    ; Signed Integer                                                                                                                                          ;
; OUT_PKT_TRANS_COMPRESSED_READ ; 48    ; Signed Integer                                                                                                                                          ;
; OUT_PKT_BYTE_CNT_L            ; 54    ; Signed Integer                                                                                                                                          ;
; OUT_PKT_BYTE_CNT_H            ; 61    ; Signed Integer                                                                                                                                          ;
; OUT_PKT_BURST_SIZE_L          ; 70    ; Signed Integer                                                                                                                                          ;
; OUT_PKT_BURST_SIZE_H          ; 72    ; Signed Integer                                                                                                                                          ;
; OUT_PKT_RESPONSE_STATUS_L     ; 106   ; Signed Integer                                                                                                                                          ;
; OUT_PKT_RESPONSE_STATUS_H     ; 107   ; Signed Integer                                                                                                                                          ;
; OUT_PKT_TRANS_EXCLUSIVE       ; 53    ; Signed Integer                                                                                                                                          ;
; OUT_PKT_BURST_TYPE_L          ; 73    ; Signed Integer                                                                                                                                          ;
; OUT_PKT_BURST_TYPE_H          ; 74    ; Signed Integer                                                                                                                                          ;
; OUT_PKT_ORI_BURST_SIZE_L      ; 108   ; Signed Integer                                                                                                                                          ;
; OUT_PKT_ORI_BURST_SIZE_H      ; 110   ; Signed Integer                                                                                                                                          ;
; OUT_ST_DATA_W                 ; 111   ; Signed Integer                                                                                                                                          ;
; ST_CHANNEL_W                  ; 12    ; Signed Integer                                                                                                                                          ;
; OPTIMIZE_FOR_RSP              ; 0     ; Signed Integer                                                                                                                                          ;
; PACKING                       ; 0     ; Signed Integer                                                                                                                                          ;
; CONSTANT_BURST_SIZE           ; 0     ; Signed Integer                                                                                                                                          ;
; RESPONSE_PATH                 ; 0     ; Signed Integer                                                                                                                                          ;
; ENABLE_ADDRESS_ALIGNMENT      ; 1     ; Signed Integer                                                                                                                                          ;
+-------------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:hps_0_h2f_axi_master_rd_to_sdram_s1_cmd_width_adapter|altera_merlin_address_alignment:check_and_align_address_to_size ;
+-------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name    ; Value ; Type                                                                                                                                                                                                                                ;
+-------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W            ; 30    ; Signed Integer                                                                                                                                                                                                                      ;
; BURSTWRAP_W       ; 8     ; Signed Integer                                                                                                                                                                                                                      ;
; TYPE_W            ; 2     ; Signed Integer                                                                                                                                                                                                                      ;
; SIZE_W            ; 3     ; Signed Integer                                                                                                                                                                                                                      ;
; INCREMENT_ADDRESS ; 0     ; Signed Integer                                                                                                                                                                                                                      ;
; NUMSYMBOLS        ; 8     ; Signed Integer                                                                                                                                                                                                                      ;
; SELECT_BITS       ; 3     ; Signed Integer                                                                                                                                                                                                                      ;
; IN_DATA_W         ; 42    ; Signed Integer                                                                                                                                                                                                                      ;
; OUT_DATA_W        ; 33    ; Signed Integer                                                                                                                                                                                                                      ;
+-------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_to_nios2_qsys_0_data_master_rsp_width_adapter ;
+-------------------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                ; Value ; Type                                                                                                                                                     ;
+-------------------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; IN_PKT_ADDR_L                 ; 18    ; Signed Integer                                                                                                                                           ;
; IN_PKT_ADDR_H                 ; 47    ; Signed Integer                                                                                                                                           ;
; IN_PKT_DATA_L                 ; 0     ; Signed Integer                                                                                                                                           ;
; IN_PKT_DATA_H                 ; 15    ; Signed Integer                                                                                                                                           ;
; IN_PKT_BYTEEN_L               ; 16    ; Signed Integer                                                                                                                                           ;
; IN_PKT_BYTEEN_H               ; 17    ; Signed Integer                                                                                                                                           ;
; IN_PKT_TRANS_COMPRESSED_READ  ; 48    ; Signed Integer                                                                                                                                           ;
; IN_PKT_BYTE_CNT_L             ; 54    ; Signed Integer                                                                                                                                           ;
; IN_PKT_BYTE_CNT_H             ; 61    ; Signed Integer                                                                                                                                           ;
; IN_PKT_BURSTWRAP_L            ; 62    ; Signed Integer                                                                                                                                           ;
; IN_PKT_BURSTWRAP_H            ; 69    ; Signed Integer                                                                                                                                           ;
; IN_PKT_BURST_SIZE_L           ; 70    ; Signed Integer                                                                                                                                           ;
; IN_PKT_BURST_SIZE_H           ; 72    ; Signed Integer                                                                                                                                           ;
; IN_PKT_RESPONSE_STATUS_L      ; 106   ; Signed Integer                                                                                                                                           ;
; IN_PKT_RESPONSE_STATUS_H      ; 107   ; Signed Integer                                                                                                                                           ;
; IN_PKT_TRANS_EXCLUSIVE        ; 53    ; Signed Integer                                                                                                                                           ;
; IN_PKT_BURST_TYPE_L           ; 73    ; Signed Integer                                                                                                                                           ;
; IN_PKT_BURST_TYPE_H           ; 74    ; Signed Integer                                                                                                                                           ;
; IN_PKT_ORI_BURST_SIZE_L       ; 108   ; Signed Integer                                                                                                                                           ;
; IN_PKT_ORI_BURST_SIZE_H       ; 110   ; Signed Integer                                                                                                                                           ;
; IN_PKT_TRANS_WRITE            ; 50    ; Signed Integer                                                                                                                                           ;
; IN_ST_DATA_W                  ; 111   ; Signed Integer                                                                                                                                           ;
; OUT_PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                                                           ;
; OUT_PKT_ADDR_H                ; 65    ; Signed Integer                                                                                                                                           ;
; OUT_PKT_DATA_L                ; 0     ; Signed Integer                                                                                                                                           ;
; OUT_PKT_DATA_H                ; 31    ; Signed Integer                                                                                                                                           ;
; OUT_PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                                                           ;
; OUT_PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                                                           ;
; OUT_PKT_TRANS_COMPRESSED_READ ; 66    ; Signed Integer                                                                                                                                           ;
; OUT_PKT_BYTE_CNT_L            ; 72    ; Signed Integer                                                                                                                                           ;
; OUT_PKT_BYTE_CNT_H            ; 79    ; Signed Integer                                                                                                                                           ;
; OUT_PKT_BURST_SIZE_L          ; 88    ; Signed Integer                                                                                                                                           ;
; OUT_PKT_BURST_SIZE_H          ; 90    ; Signed Integer                                                                                                                                           ;
; OUT_PKT_RESPONSE_STATUS_L     ; 124   ; Signed Integer                                                                                                                                           ;
; OUT_PKT_RESPONSE_STATUS_H     ; 125   ; Signed Integer                                                                                                                                           ;
; OUT_PKT_TRANS_EXCLUSIVE       ; 71    ; Signed Integer                                                                                                                                           ;
; OUT_PKT_BURST_TYPE_L          ; 91    ; Signed Integer                                                                                                                                           ;
; OUT_PKT_BURST_TYPE_H          ; 92    ; Signed Integer                                                                                                                                           ;
; OUT_PKT_ORI_BURST_SIZE_L      ; 126   ; Signed Integer                                                                                                                                           ;
; OUT_PKT_ORI_BURST_SIZE_H      ; 128   ; Signed Integer                                                                                                                                           ;
; OUT_ST_DATA_W                 ; 129   ; Signed Integer                                                                                                                                           ;
; ST_CHANNEL_W                  ; 12    ; Signed Integer                                                                                                                                           ;
; OPTIMIZE_FOR_RSP              ; 1     ; Signed Integer                                                                                                                                           ;
; PACKING                       ; 1     ; Signed Integer                                                                                                                                           ;
; CONSTANT_BURST_SIZE           ; 0     ; Signed Integer                                                                                                                                           ;
; RESPONSE_PATH                 ; 1     ; Signed Integer                                                                                                                                           ;
; ENABLE_ADDRESS_ALIGNMENT      ; 1     ; Signed Integer                                                                                                                                           ;
+-------------------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_to_nios2_qsys_0_data_master_rsp_width_adapter|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                  ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 30    ; Signed Integer                                                                                                                                                                                                        ;
; BURSTWRAP_W    ; 8     ; Signed Integer                                                                                                                                                                                                        ;
; BYTE_CNT_W     ; 8     ; Signed Integer                                                                                                                                                                                                        ;
; PKT_SYMBOLS    ; 2     ; Signed Integer                                                                                                                                                                                                        ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                                                                        ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_to_hps_0_h2f_axi_master_wr_rsp_width_adapter ;
+-------------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                ; Value ; Type                                                                                                                                                    ;
+-------------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; IN_PKT_ADDR_L                 ; 18    ; Signed Integer                                                                                                                                          ;
; IN_PKT_ADDR_H                 ; 47    ; Signed Integer                                                                                                                                          ;
; IN_PKT_DATA_L                 ; 0     ; Signed Integer                                                                                                                                          ;
; IN_PKT_DATA_H                 ; 15    ; Signed Integer                                                                                                                                          ;
; IN_PKT_BYTEEN_L               ; 16    ; Signed Integer                                                                                                                                          ;
; IN_PKT_BYTEEN_H               ; 17    ; Signed Integer                                                                                                                                          ;
; IN_PKT_TRANS_COMPRESSED_READ  ; 48    ; Signed Integer                                                                                                                                          ;
; IN_PKT_BYTE_CNT_L             ; 54    ; Signed Integer                                                                                                                                          ;
; IN_PKT_BYTE_CNT_H             ; 61    ; Signed Integer                                                                                                                                          ;
; IN_PKT_BURSTWRAP_L            ; 62    ; Signed Integer                                                                                                                                          ;
; IN_PKT_BURSTWRAP_H            ; 69    ; Signed Integer                                                                                                                                          ;
; IN_PKT_BURST_SIZE_L           ; 70    ; Signed Integer                                                                                                                                          ;
; IN_PKT_BURST_SIZE_H           ; 72    ; Signed Integer                                                                                                                                          ;
; IN_PKT_RESPONSE_STATUS_L      ; 106   ; Signed Integer                                                                                                                                          ;
; IN_PKT_RESPONSE_STATUS_H      ; 107   ; Signed Integer                                                                                                                                          ;
; IN_PKT_TRANS_EXCLUSIVE        ; 53    ; Signed Integer                                                                                                                                          ;
; IN_PKT_BURST_TYPE_L           ; 73    ; Signed Integer                                                                                                                                          ;
; IN_PKT_BURST_TYPE_H           ; 74    ; Signed Integer                                                                                                                                          ;
; IN_PKT_ORI_BURST_SIZE_L       ; 108   ; Signed Integer                                                                                                                                          ;
; IN_PKT_ORI_BURST_SIZE_H       ; 110   ; Signed Integer                                                                                                                                          ;
; IN_PKT_TRANS_WRITE            ; 50    ; Signed Integer                                                                                                                                          ;
; IN_ST_DATA_W                  ; 111   ; Signed Integer                                                                                                                                          ;
; OUT_PKT_ADDR_L                ; 72    ; Signed Integer                                                                                                                                          ;
; OUT_PKT_ADDR_H                ; 101   ; Signed Integer                                                                                                                                          ;
; OUT_PKT_DATA_L                ; 0     ; Signed Integer                                                                                                                                          ;
; OUT_PKT_DATA_H                ; 63    ; Signed Integer                                                                                                                                          ;
; OUT_PKT_BYTEEN_L              ; 64    ; Signed Integer                                                                                                                                          ;
; OUT_PKT_BYTEEN_H              ; 71    ; Signed Integer                                                                                                                                          ;
; OUT_PKT_TRANS_COMPRESSED_READ ; 102   ; Signed Integer                                                                                                                                          ;
; OUT_PKT_BYTE_CNT_L            ; 108   ; Signed Integer                                                                                                                                          ;
; OUT_PKT_BYTE_CNT_H            ; 115   ; Signed Integer                                                                                                                                          ;
; OUT_PKT_BURST_SIZE_L          ; 124   ; Signed Integer                                                                                                                                          ;
; OUT_PKT_BURST_SIZE_H          ; 126   ; Signed Integer                                                                                                                                          ;
; OUT_PKT_RESPONSE_STATUS_L     ; 160   ; Signed Integer                                                                                                                                          ;
; OUT_PKT_RESPONSE_STATUS_H     ; 161   ; Signed Integer                                                                                                                                          ;
; OUT_PKT_TRANS_EXCLUSIVE       ; 107   ; Signed Integer                                                                                                                                          ;
; OUT_PKT_BURST_TYPE_L          ; 127   ; Signed Integer                                                                                                                                          ;
; OUT_PKT_BURST_TYPE_H          ; 128   ; Signed Integer                                                                                                                                          ;
; OUT_PKT_ORI_BURST_SIZE_L      ; 162   ; Signed Integer                                                                                                                                          ;
; OUT_PKT_ORI_BURST_SIZE_H      ; 164   ; Signed Integer                                                                                                                                          ;
; OUT_ST_DATA_W                 ; 165   ; Signed Integer                                                                                                                                          ;
; ST_CHANNEL_W                  ; 12    ; Signed Integer                                                                                                                                          ;
; OPTIMIZE_FOR_RSP              ; 0     ; Signed Integer                                                                                                                                          ;
; PACKING                       ; 1     ; Signed Integer                                                                                                                                          ;
; CONSTANT_BURST_SIZE           ; 0     ; Signed Integer                                                                                                                                          ;
; RESPONSE_PATH                 ; 1     ; Signed Integer                                                                                                                                          ;
; ENABLE_ADDRESS_ALIGNMENT      ; 1     ; Signed Integer                                                                                                                                          ;
+-------------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_to_hps_0_h2f_axi_master_wr_rsp_width_adapter|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                 ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 30    ; Signed Integer                                                                                                                                                                                                       ;
; BURSTWRAP_W    ; 8     ; Signed Integer                                                                                                                                                                                                       ;
; BYTE_CNT_W     ; 8     ; Signed Integer                                                                                                                                                                                                       ;
; PKT_SYMBOLS    ; 2     ; Signed Integer                                                                                                                                                                                                       ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                                                                       ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_to_hps_0_h2f_axi_master_rd_rsp_width_adapter ;
+-------------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                ; Value ; Type                                                                                                                                                    ;
+-------------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; IN_PKT_ADDR_L                 ; 18    ; Signed Integer                                                                                                                                          ;
; IN_PKT_ADDR_H                 ; 47    ; Signed Integer                                                                                                                                          ;
; IN_PKT_DATA_L                 ; 0     ; Signed Integer                                                                                                                                          ;
; IN_PKT_DATA_H                 ; 15    ; Signed Integer                                                                                                                                          ;
; IN_PKT_BYTEEN_L               ; 16    ; Signed Integer                                                                                                                                          ;
; IN_PKT_BYTEEN_H               ; 17    ; Signed Integer                                                                                                                                          ;
; IN_PKT_TRANS_COMPRESSED_READ  ; 48    ; Signed Integer                                                                                                                                          ;
; IN_PKT_BYTE_CNT_L             ; 54    ; Signed Integer                                                                                                                                          ;
; IN_PKT_BYTE_CNT_H             ; 61    ; Signed Integer                                                                                                                                          ;
; IN_PKT_BURSTWRAP_L            ; 62    ; Signed Integer                                                                                                                                          ;
; IN_PKT_BURSTWRAP_H            ; 69    ; Signed Integer                                                                                                                                          ;
; IN_PKT_BURST_SIZE_L           ; 70    ; Signed Integer                                                                                                                                          ;
; IN_PKT_BURST_SIZE_H           ; 72    ; Signed Integer                                                                                                                                          ;
; IN_PKT_RESPONSE_STATUS_L      ; 106   ; Signed Integer                                                                                                                                          ;
; IN_PKT_RESPONSE_STATUS_H      ; 107   ; Signed Integer                                                                                                                                          ;
; IN_PKT_TRANS_EXCLUSIVE        ; 53    ; Signed Integer                                                                                                                                          ;
; IN_PKT_BURST_TYPE_L           ; 73    ; Signed Integer                                                                                                                                          ;
; IN_PKT_BURST_TYPE_H           ; 74    ; Signed Integer                                                                                                                                          ;
; IN_PKT_ORI_BURST_SIZE_L       ; 108   ; Signed Integer                                                                                                                                          ;
; IN_PKT_ORI_BURST_SIZE_H       ; 110   ; Signed Integer                                                                                                                                          ;
; IN_PKT_TRANS_WRITE            ; 50    ; Signed Integer                                                                                                                                          ;
; IN_ST_DATA_W                  ; 111   ; Signed Integer                                                                                                                                          ;
; OUT_PKT_ADDR_L                ; 72    ; Signed Integer                                                                                                                                          ;
; OUT_PKT_ADDR_H                ; 101   ; Signed Integer                                                                                                                                          ;
; OUT_PKT_DATA_L                ; 0     ; Signed Integer                                                                                                                                          ;
; OUT_PKT_DATA_H                ; 63    ; Signed Integer                                                                                                                                          ;
; OUT_PKT_BYTEEN_L              ; 64    ; Signed Integer                                                                                                                                          ;
; OUT_PKT_BYTEEN_H              ; 71    ; Signed Integer                                                                                                                                          ;
; OUT_PKT_TRANS_COMPRESSED_READ ; 102   ; Signed Integer                                                                                                                                          ;
; OUT_PKT_BYTE_CNT_L            ; 108   ; Signed Integer                                                                                                                                          ;
; OUT_PKT_BYTE_CNT_H            ; 115   ; Signed Integer                                                                                                                                          ;
; OUT_PKT_BURST_SIZE_L          ; 124   ; Signed Integer                                                                                                                                          ;
; OUT_PKT_BURST_SIZE_H          ; 126   ; Signed Integer                                                                                                                                          ;
; OUT_PKT_RESPONSE_STATUS_L     ; 160   ; Signed Integer                                                                                                                                          ;
; OUT_PKT_RESPONSE_STATUS_H     ; 161   ; Signed Integer                                                                                                                                          ;
; OUT_PKT_TRANS_EXCLUSIVE       ; 107   ; Signed Integer                                                                                                                                          ;
; OUT_PKT_BURST_TYPE_L          ; 127   ; Signed Integer                                                                                                                                          ;
; OUT_PKT_BURST_TYPE_H          ; 128   ; Signed Integer                                                                                                                                          ;
; OUT_PKT_ORI_BURST_SIZE_L      ; 162   ; Signed Integer                                                                                                                                          ;
; OUT_PKT_ORI_BURST_SIZE_H      ; 164   ; Signed Integer                                                                                                                                          ;
; OUT_ST_DATA_W                 ; 165   ; Signed Integer                                                                                                                                          ;
; ST_CHANNEL_W                  ; 12    ; Signed Integer                                                                                                                                          ;
; OPTIMIZE_FOR_RSP              ; 0     ; Signed Integer                                                                                                                                          ;
; PACKING                       ; 1     ; Signed Integer                                                                                                                                          ;
; CONSTANT_BURST_SIZE           ; 0     ; Signed Integer                                                                                                                                          ;
; RESPONSE_PATH                 ; 1     ; Signed Integer                                                                                                                                          ;
; ENABLE_ADDRESS_ALIGNMENT      ; 1     ; Signed Integer                                                                                                                                          ;
+-------------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_to_hps_0_h2f_axi_master_rd_rsp_width_adapter|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                 ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 30    ; Signed Integer                                                                                                                                                                                                       ;
; BURSTWRAP_W    ; 8     ; Signed Integer                                                                                                                                                                                                       ;
; BYTE_CNT_W     ; 8     ; Signed Integer                                                                                                                                                                                                       ;
; PKT_SYMBOLS    ; 2     ; Signed Integer                                                                                                                                                                                                       ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                                                                       ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|NUEVO_DESIGN_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter ;
+-----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                                                   ;
+-----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; inBitsPerSymbol ; 34    ; Signed Integer                                                                                                                                         ;
; inUsePackets    ; 0     ; Signed Integer                                                                                                                                         ;
; inDataWidth     ; 34    ; Signed Integer                                                                                                                                         ;
; inChannelWidth  ; 0     ; Signed Integer                                                                                                                                         ;
; inErrorWidth    ; 0     ; Signed Integer                                                                                                                                         ;
; inUseEmptyPort  ; 0     ; Signed Integer                                                                                                                                         ;
; inUseValid      ; 1     ; Signed Integer                                                                                                                                         ;
; inUseReady      ; 1     ; Signed Integer                                                                                                                                         ;
; inReadyLatency  ; 0     ; Signed Integer                                                                                                                                         ;
; outDataWidth    ; 34    ; Signed Integer                                                                                                                                         ;
; outChannelWidth ; 0     ; Signed Integer                                                                                                                                         ;
; outErrorWidth   ; 1     ; Signed Integer                                                                                                                                         ;
; outUseEmptyPort ; 0     ; Signed Integer                                                                                                                                         ;
; outUseValid     ; 1     ; Signed Integer                                                                                                                                         ;
; outUseReady     ; 1     ; Signed Integer                                                                                                                                         ;
; outReadyLatency ; 0     ; Signed Integer                                                                                                                                         ;
+-----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|NUEVO_DESIGN_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_001 ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                                                       ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; inBitsPerSymbol ; 34    ; Signed Integer                                                                                                                                             ;
; inUsePackets    ; 0     ; Signed Integer                                                                                                                                             ;
; inDataWidth     ; 34    ; Signed Integer                                                                                                                                             ;
; inChannelWidth  ; 0     ; Signed Integer                                                                                                                                             ;
; inErrorWidth    ; 0     ; Signed Integer                                                                                                                                             ;
; inUseEmptyPort  ; 0     ; Signed Integer                                                                                                                                             ;
; inUseValid      ; 1     ; Signed Integer                                                                                                                                             ;
; inUseReady      ; 1     ; Signed Integer                                                                                                                                             ;
; inReadyLatency  ; 0     ; Signed Integer                                                                                                                                             ;
; outDataWidth    ; 34    ; Signed Integer                                                                                                                                             ;
; outChannelWidth ; 0     ; Signed Integer                                                                                                                                             ;
; outErrorWidth   ; 1     ; Signed Integer                                                                                                                                             ;
; outUseEmptyPort ; 0     ; Signed Integer                                                                                                                                             ;
; outUseValid     ; 1     ; Signed Integer                                                                                                                                             ;
; outUseReady     ; 1     ; Signed Integer                                                                                                                                             ;
; outReadyLatency ; 0     ; Signed Integer                                                                                                                                             ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|NUEVO_DESIGN_mm_interconnect_0_avalon_st_adapter_002:avalon_st_adapter_002 ;
+-----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                                                           ;
+-----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; inBitsPerSymbol ; 18    ; Signed Integer                                                                                                                                                 ;
; inUsePackets    ; 0     ; Signed Integer                                                                                                                                                 ;
; inDataWidth     ; 18    ; Signed Integer                                                                                                                                                 ;
; inChannelWidth  ; 0     ; Signed Integer                                                                                                                                                 ;
; inErrorWidth    ; 0     ; Signed Integer                                                                                                                                                 ;
; inUseEmptyPort  ; 0     ; Signed Integer                                                                                                                                                 ;
; inUseValid      ; 1     ; Signed Integer                                                                                                                                                 ;
; inUseReady      ; 1     ; Signed Integer                                                                                                                                                 ;
; inReadyLatency  ; 0     ; Signed Integer                                                                                                                                                 ;
; outDataWidth    ; 18    ; Signed Integer                                                                                                                                                 ;
; outChannelWidth ; 0     ; Signed Integer                                                                                                                                                 ;
; outErrorWidth   ; 1     ; Signed Integer                                                                                                                                                 ;
; outUseEmptyPort ; 0     ; Signed Integer                                                                                                                                                 ;
; outUseValid     ; 1     ; Signed Integer                                                                                                                                                 ;
; outUseReady     ; 1     ; Signed Integer                                                                                                                                                 ;
; outReadyLatency ; 0     ; Signed Integer                                                                                                                                                 ;
+-----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|NUEVO_DESIGN_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_003 ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                                                       ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; inBitsPerSymbol ; 34    ; Signed Integer                                                                                                                                             ;
; inUsePackets    ; 0     ; Signed Integer                                                                                                                                             ;
; inDataWidth     ; 34    ; Signed Integer                                                                                                                                             ;
; inChannelWidth  ; 0     ; Signed Integer                                                                                                                                             ;
; inErrorWidth    ; 0     ; Signed Integer                                                                                                                                             ;
; inUseEmptyPort  ; 0     ; Signed Integer                                                                                                                                             ;
; inUseValid      ; 1     ; Signed Integer                                                                                                                                             ;
; inUseReady      ; 1     ; Signed Integer                                                                                                                                             ;
; inReadyLatency  ; 0     ; Signed Integer                                                                                                                                             ;
; outDataWidth    ; 34    ; Signed Integer                                                                                                                                             ;
; outChannelWidth ; 0     ; Signed Integer                                                                                                                                             ;
; outErrorWidth   ; 1     ; Signed Integer                                                                                                                                             ;
; outUseEmptyPort ; 0     ; Signed Integer                                                                                                                                             ;
; outUseValid     ; 1     ; Signed Integer                                                                                                                                             ;
; outUseReady     ; 1     ; Signed Integer                                                                                                                                             ;
; outReadyLatency ; 0     ; Signed Integer                                                                                                                                             ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|NUEVO_DESIGN_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_004 ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                                                       ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; inBitsPerSymbol ; 34    ; Signed Integer                                                                                                                                             ;
; inUsePackets    ; 0     ; Signed Integer                                                                                                                                             ;
; inDataWidth     ; 34    ; Signed Integer                                                                                                                                             ;
; inChannelWidth  ; 0     ; Signed Integer                                                                                                                                             ;
; inErrorWidth    ; 0     ; Signed Integer                                                                                                                                             ;
; inUseEmptyPort  ; 0     ; Signed Integer                                                                                                                                             ;
; inUseValid      ; 1     ; Signed Integer                                                                                                                                             ;
; inUseReady      ; 1     ; Signed Integer                                                                                                                                             ;
; inReadyLatency  ; 0     ; Signed Integer                                                                                                                                             ;
; outDataWidth    ; 34    ; Signed Integer                                                                                                                                             ;
; outChannelWidth ; 0     ; Signed Integer                                                                                                                                             ;
; outErrorWidth   ; 1     ; Signed Integer                                                                                                                                             ;
; outUseEmptyPort ; 0     ; Signed Integer                                                                                                                                             ;
; outUseValid     ; 1     ; Signed Integer                                                                                                                                             ;
; outUseReady     ; 1     ; Signed Integer                                                                                                                                             ;
; outReadyLatency ; 0     ; Signed Integer                                                                                                                                             ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|NUEVO_DESIGN_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_005 ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                                                       ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; inBitsPerSymbol ; 34    ; Signed Integer                                                                                                                                             ;
; inUsePackets    ; 0     ; Signed Integer                                                                                                                                             ;
; inDataWidth     ; 34    ; Signed Integer                                                                                                                                             ;
; inChannelWidth  ; 0     ; Signed Integer                                                                                                                                             ;
; inErrorWidth    ; 0     ; Signed Integer                                                                                                                                             ;
; inUseEmptyPort  ; 0     ; Signed Integer                                                                                                                                             ;
; inUseValid      ; 1     ; Signed Integer                                                                                                                                             ;
; inUseReady      ; 1     ; Signed Integer                                                                                                                                             ;
; inReadyLatency  ; 0     ; Signed Integer                                                                                                                                             ;
; outDataWidth    ; 34    ; Signed Integer                                                                                                                                             ;
; outChannelWidth ; 0     ; Signed Integer                                                                                                                                             ;
; outErrorWidth   ; 1     ; Signed Integer                                                                                                                                             ;
; outUseEmptyPort ; 0     ; Signed Integer                                                                                                                                             ;
; outUseValid     ; 1     ; Signed Integer                                                                                                                                             ;
; outUseReady     ; 1     ; Signed Integer                                                                                                                                             ;
; outReadyLatency ; 0     ; Signed Integer                                                                                                                                             ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|NUEVO_DESIGN_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_006 ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                                                       ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; inBitsPerSymbol ; 34    ; Signed Integer                                                                                                                                             ;
; inUsePackets    ; 0     ; Signed Integer                                                                                                                                             ;
; inDataWidth     ; 34    ; Signed Integer                                                                                                                                             ;
; inChannelWidth  ; 0     ; Signed Integer                                                                                                                                             ;
; inErrorWidth    ; 0     ; Signed Integer                                                                                                                                             ;
; inUseEmptyPort  ; 0     ; Signed Integer                                                                                                                                             ;
; inUseValid      ; 1     ; Signed Integer                                                                                                                                             ;
; inUseReady      ; 1     ; Signed Integer                                                                                                                                             ;
; inReadyLatency  ; 0     ; Signed Integer                                                                                                                                             ;
; outDataWidth    ; 34    ; Signed Integer                                                                                                                                             ;
; outChannelWidth ; 0     ; Signed Integer                                                                                                                                             ;
; outErrorWidth   ; 1     ; Signed Integer                                                                                                                                             ;
; outUseEmptyPort ; 0     ; Signed Integer                                                                                                                                             ;
; outUseValid     ; 1     ; Signed Integer                                                                                                                                             ;
; outUseReady     ; 1     ; Signed Integer                                                                                                                                             ;
; outReadyLatency ; 0     ; Signed Integer                                                                                                                                             ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|NUEVO_DESIGN_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_007 ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                                                       ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; inBitsPerSymbol ; 34    ; Signed Integer                                                                                                                                             ;
; inUsePackets    ; 0     ; Signed Integer                                                                                                                                             ;
; inDataWidth     ; 34    ; Signed Integer                                                                                                                                             ;
; inChannelWidth  ; 0     ; Signed Integer                                                                                                                                             ;
; inErrorWidth    ; 0     ; Signed Integer                                                                                                                                             ;
; inUseEmptyPort  ; 0     ; Signed Integer                                                                                                                                             ;
; inUseValid      ; 1     ; Signed Integer                                                                                                                                             ;
; inUseReady      ; 1     ; Signed Integer                                                                                                                                             ;
; inReadyLatency  ; 0     ; Signed Integer                                                                                                                                             ;
; outDataWidth    ; 34    ; Signed Integer                                                                                                                                             ;
; outChannelWidth ; 0     ; Signed Integer                                                                                                                                             ;
; outErrorWidth   ; 1     ; Signed Integer                                                                                                                                             ;
; outUseEmptyPort ; 0     ; Signed Integer                                                                                                                                             ;
; outUseValid     ; 1     ; Signed Integer                                                                                                                                             ;
; outUseReady     ; 1     ; Signed Integer                                                                                                                                             ;
; outReadyLatency ; 0     ; Signed Integer                                                                                                                                             ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|NUEVO_DESIGN_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_008 ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                                                       ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; inBitsPerSymbol ; 34    ; Signed Integer                                                                                                                                             ;
; inUsePackets    ; 0     ; Signed Integer                                                                                                                                             ;
; inDataWidth     ; 34    ; Signed Integer                                                                                                                                             ;
; inChannelWidth  ; 0     ; Signed Integer                                                                                                                                             ;
; inErrorWidth    ; 0     ; Signed Integer                                                                                                                                             ;
; inUseEmptyPort  ; 0     ; Signed Integer                                                                                                                                             ;
; inUseValid      ; 1     ; Signed Integer                                                                                                                                             ;
; inUseReady      ; 1     ; Signed Integer                                                                                                                                             ;
; inReadyLatency  ; 0     ; Signed Integer                                                                                                                                             ;
; outDataWidth    ; 34    ; Signed Integer                                                                                                                                             ;
; outChannelWidth ; 0     ; Signed Integer                                                                                                                                             ;
; outErrorWidth   ; 1     ; Signed Integer                                                                                                                                             ;
; outUseEmptyPort ; 0     ; Signed Integer                                                                                                                                             ;
; outUseValid     ; 1     ; Signed Integer                                                                                                                                             ;
; outUseReady     ; 1     ; Signed Integer                                                                                                                                             ;
; outReadyLatency ; 0     ; Signed Integer                                                                                                                                             ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|NUEVO_DESIGN_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_009 ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                                                       ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; inBitsPerSymbol ; 34    ; Signed Integer                                                                                                                                             ;
; inUsePackets    ; 0     ; Signed Integer                                                                                                                                             ;
; inDataWidth     ; 34    ; Signed Integer                                                                                                                                             ;
; inChannelWidth  ; 0     ; Signed Integer                                                                                                                                             ;
; inErrorWidth    ; 0     ; Signed Integer                                                                                                                                             ;
; inUseEmptyPort  ; 0     ; Signed Integer                                                                                                                                             ;
; inUseValid      ; 1     ; Signed Integer                                                                                                                                             ;
; inUseReady      ; 1     ; Signed Integer                                                                                                                                             ;
; inReadyLatency  ; 0     ; Signed Integer                                                                                                                                             ;
; outDataWidth    ; 34    ; Signed Integer                                                                                                                                             ;
; outChannelWidth ; 0     ; Signed Integer                                                                                                                                             ;
; outErrorWidth   ; 1     ; Signed Integer                                                                                                                                             ;
; outUseEmptyPort ; 0     ; Signed Integer                                                                                                                                             ;
; outUseValid     ; 1     ; Signed Integer                                                                                                                                             ;
; outUseReady     ; 1     ; Signed Integer                                                                                                                                             ;
; outReadyLatency ; 0     ; Signed Integer                                                                                                                                             ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|NUEVO_DESIGN_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_010 ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                                                       ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; inBitsPerSymbol ; 34    ; Signed Integer                                                                                                                                             ;
; inUsePackets    ; 0     ; Signed Integer                                                                                                                                             ;
; inDataWidth     ; 34    ; Signed Integer                                                                                                                                             ;
; inChannelWidth  ; 0     ; Signed Integer                                                                                                                                             ;
; inErrorWidth    ; 0     ; Signed Integer                                                                                                                                             ;
; inUseEmptyPort  ; 0     ; Signed Integer                                                                                                                                             ;
; inUseValid      ; 1     ; Signed Integer                                                                                                                                             ;
; inUseReady      ; 1     ; Signed Integer                                                                                                                                             ;
; inReadyLatency  ; 0     ; Signed Integer                                                                                                                                             ;
; outDataWidth    ; 34    ; Signed Integer                                                                                                                                             ;
; outChannelWidth ; 0     ; Signed Integer                                                                                                                                             ;
; outErrorWidth   ; 1     ; Signed Integer                                                                                                                                             ;
; outUseEmptyPort ; 0     ; Signed Integer                                                                                                                                             ;
; outUseValid     ; 1     ; Signed Integer                                                                                                                                             ;
; outUseReady     ; 1     ; Signed Integer                                                                                                                                             ;
; outReadyLatency ; 0     ; Signed Integer                                                                                                                                             ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|NUEVO_DESIGN_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_011 ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                                                       ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; inBitsPerSymbol ; 34    ; Signed Integer                                                                                                                                             ;
; inUsePackets    ; 0     ; Signed Integer                                                                                                                                             ;
; inDataWidth     ; 34    ; Signed Integer                                                                                                                                             ;
; inChannelWidth  ; 0     ; Signed Integer                                                                                                                                             ;
; inErrorWidth    ; 0     ; Signed Integer                                                                                                                                             ;
; inUseEmptyPort  ; 0     ; Signed Integer                                                                                                                                             ;
; inUseValid      ; 1     ; Signed Integer                                                                                                                                             ;
; inUseReady      ; 1     ; Signed Integer                                                                                                                                             ;
; inReadyLatency  ; 0     ; Signed Integer                                                                                                                                             ;
; outDataWidth    ; 34    ; Signed Integer                                                                                                                                             ;
; outChannelWidth ; 0     ; Signed Integer                                                                                                                                             ;
; outErrorWidth   ; 1     ; Signed Integer                                                                                                                                             ;
; outUseEmptyPort ; 0     ; Signed Integer                                                                                                                                             ;
; outUseValid     ; 1     ; Signed Integer                                                                                                                                             ;
; outUseReady     ; 1     ; Signed Integer                                                                                                                                             ;
; outReadyLatency ; 0     ; Signed Integer                                                                                                                                             ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_1:mm_interconnect_1|altera_merlin_master_translator:nios2_qsys_0_instruction_master_translator ;
+-----------------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name              ; Value ; Type                                                                                                                                               ;
+-----------------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                ; 27    ; Signed Integer                                                                                                                                     ;
; AV_DATA_W                   ; 32    ; Signed Integer                                                                                                                                     ;
; AV_BURSTCOUNT_W             ; 1     ; Signed Integer                                                                                                                                     ;
; AV_BYTEENABLE_W             ; 4     ; Signed Integer                                                                                                                                     ;
; UAV_ADDRESS_W               ; 27    ; Signed Integer                                                                                                                                     ;
; UAV_BURSTCOUNT_W            ; 3     ; Signed Integer                                                                                                                                     ;
; USE_BURSTCOUNT              ; 0     ; Signed Integer                                                                                                                                     ;
; USE_BEGINBURSTTRANSFER      ; 0     ; Signed Integer                                                                                                                                     ;
; USE_BEGINTRANSFER           ; 0     ; Signed Integer                                                                                                                                     ;
; USE_CHIPSELECT              ; 0     ; Signed Integer                                                                                                                                     ;
; USE_READ                    ; 1     ; Signed Integer                                                                                                                                     ;
; USE_READDATAVALID           ; 1     ; Signed Integer                                                                                                                                     ;
; USE_WRITE                   ; 0     ; Signed Integer                                                                                                                                     ;
; USE_WAITREQUEST             ; 1     ; Signed Integer                                                                                                                                     ;
; USE_WRITERESPONSE           ; 0     ; Signed Integer                                                                                                                                     ;
; USE_READRESPONSE            ; 0     ; Signed Integer                                                                                                                                     ;
; AV_REGISTERINCOMINGSIGNALS  ; 0     ; Signed Integer                                                                                                                                     ;
; AV_SYMBOLS_PER_WORD         ; 4     ; Signed Integer                                                                                                                                     ;
; AV_ADDRESS_SYMBOLS          ; 1     ; Signed Integer                                                                                                                                     ;
; AV_CONSTANT_BURST_BEHAVIOR  ; 0     ; Signed Integer                                                                                                                                     ;
; UAV_CONSTANT_BURST_BEHAVIOR ; 0     ; Signed Integer                                                                                                                                     ;
; AV_BURSTCOUNT_SYMBOLS       ; 0     ; Signed Integer                                                                                                                                     ;
; AV_LINEWRAPBURSTS           ; 1     ; Signed Integer                                                                                                                                     ;
+-----------------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:rom_s1_translator ;
+--------------------------------+-------+-----------------------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                                  ;
+--------------------------------+-------+-----------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 16    ; Signed Integer                                                                                                        ;
; AV_DATA_W                      ; 32    ; Signed Integer                                                                                                        ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                                        ;
; AV_BYTEENABLE_W                ; 4     ; Signed Integer                                                                                                        ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                                        ;
; AV_READLATENCY                 ; 1     ; Signed Integer                                                                                                        ;
; AV_READ_WAIT_CYCLES            ; 0     ; Signed Integer                                                                                                        ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                        ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                        ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                                        ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                                        ;
; USE_WAITREQUEST                ; 0     ; Signed Integer                                                                                                        ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                                        ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                                        ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                                        ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                                        ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                                        ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                                        ;
; UAV_ADDRESS_W                  ; 27    ; Signed Integer                                                                                                        ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                                        ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                                        ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                                        ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                                        ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                                        ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                                        ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                                        ;
+--------------------------------+-------+-----------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_1:mm_interconnect_1|altera_merlin_master_agent:nios2_qsys_0_instruction_master_agent ;
+---------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                                       ;
+---------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------+
; PKT_QOS_H                 ; 83    ; Signed Integer                                                                                                                             ;
; PKT_QOS_L                 ; 83    ; Signed Integer                                                                                                                             ;
; PKT_DATA_SIDEBAND_H       ; 81    ; Signed Integer                                                                                                                             ;
; PKT_DATA_SIDEBAND_L       ; 81    ; Signed Integer                                                                                                                             ;
; PKT_ADDR_SIDEBAND_H       ; 80    ; Signed Integer                                                                                                                             ;
; PKT_ADDR_SIDEBAND_L       ; 80    ; Signed Integer                                                                                                                             ;
; PKT_CACHE_H               ; 93    ; Signed Integer                                                                                                                             ;
; PKT_CACHE_L               ; 90    ; Signed Integer                                                                                                                             ;
; PKT_THREAD_ID_H           ; 86    ; Signed Integer                                                                                                                             ;
; PKT_THREAD_ID_L           ; 86    ; Signed Integer                                                                                                                             ;
; PKT_BEGIN_BURST           ; 82    ; Signed Integer                                                                                                                             ;
; PKT_PROTECTION_H          ; 89    ; Signed Integer                                                                                                                             ;
; PKT_PROTECTION_L          ; 87    ; Signed Integer                                                                                                                             ;
; PKT_BURSTWRAP_H           ; 74    ; Signed Integer                                                                                                                             ;
; PKT_BURSTWRAP_L           ; 72    ; Signed Integer                                                                                                                             ;
; PKT_BYTE_CNT_H            ; 71    ; Signed Integer                                                                                                                             ;
; PKT_BYTE_CNT_L            ; 69    ; Signed Integer                                                                                                                             ;
; PKT_ADDR_H                ; 62    ; Signed Integer                                                                                                                             ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                                             ;
; PKT_BURST_SIZE_H          ; 77    ; Signed Integer                                                                                                                             ;
; PKT_BURST_SIZE_L          ; 75    ; Signed Integer                                                                                                                             ;
; PKT_BURST_TYPE_H          ; 79    ; Signed Integer                                                                                                                             ;
; PKT_BURST_TYPE_L          ; 78    ; Signed Integer                                                                                                                             ;
; PKT_TRANS_EXCLUSIVE       ; 68    ; Signed Integer                                                                                                                             ;
; PKT_TRANS_LOCK            ; 67    ; Signed Integer                                                                                                                             ;
; PKT_TRANS_COMPRESSED_READ ; 63    ; Signed Integer                                                                                                                             ;
; PKT_TRANS_POSTED          ; 64    ; Signed Integer                                                                                                                             ;
; PKT_TRANS_WRITE           ; 65    ; Signed Integer                                                                                                                             ;
; PKT_TRANS_READ            ; 66    ; Signed Integer                                                                                                                             ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                                             ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                                             ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                                             ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                                             ;
; PKT_SRC_ID_H              ; 84    ; Signed Integer                                                                                                                             ;
; PKT_SRC_ID_L              ; 84    ; Signed Integer                                                                                                                             ;
; PKT_DEST_ID_H             ; 85    ; Signed Integer                                                                                                                             ;
; PKT_DEST_ID_L             ; 85    ; Signed Integer                                                                                                                             ;
; PKT_RESPONSE_STATUS_L     ; 94    ; Signed Integer                                                                                                                             ;
; PKT_RESPONSE_STATUS_H     ; 95    ; Signed Integer                                                                                                                             ;
; PKT_ORI_BURST_SIZE_L      ; 96    ; Signed Integer                                                                                                                             ;
; PKT_ORI_BURST_SIZE_H      ; 98    ; Signed Integer                                                                                                                             ;
; ST_DATA_W                 ; 99    ; Signed Integer                                                                                                                             ;
; ST_CHANNEL_W              ; 1     ; Signed Integer                                                                                                                             ;
; AV_BURSTCOUNT_W           ; 3     ; Signed Integer                                                                                                                             ;
; ID                        ; 0     ; Signed Integer                                                                                                                             ;
; SUPPRESS_0_BYTEEN_RSP     ; 0     ; Signed Integer                                                                                                                             ;
; BURSTWRAP_VALUE           ; 3     ; Signed Integer                                                                                                                             ;
; CACHE_VALUE               ; 0     ; Signed Integer                                                                                                                             ;
; SECURE_ACCESS_BIT         ; 1     ; Signed Integer                                                                                                                             ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                                             ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                                             ;
; PKT_BURSTWRAP_W           ; 3     ; Signed Integer                                                                                                                             ;
; PKT_BYTE_CNT_W            ; 3     ; Signed Integer                                                                                                                             ;
; PKT_PROTECTION_W          ; 3     ; Signed Integer                                                                                                                             ;
; PKT_ADDR_W                ; 27    ; Signed Integer                                                                                                                             ;
; PKT_DATA_W                ; 32    ; Signed Integer                                                                                                                             ;
; PKT_BYTEEN_W              ; 4     ; Signed Integer                                                                                                                             ;
; PKT_SRC_ID_W              ; 1     ; Signed Integer                                                                                                                             ;
; PKT_DEST_ID_W             ; 1     ; Signed Integer                                                                                                                             ;
; PKT_BURST_SIZE_W          ; 3     ; Signed Integer                                                                                                                             ;
+---------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:rom_s1_agent ;
+---------------------------+-------+------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                             ;
+---------------------------+-------+------------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 82    ; Signed Integer                                                                                                   ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                   ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                   ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                                   ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                   ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                   ;
; PKT_ADDR_H                ; 62    ; Signed Integer                                                                                                   ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                   ;
; PKT_TRANS_LOCK            ; 67    ; Signed Integer                                                                                                   ;
; PKT_TRANS_COMPRESSED_READ ; 63    ; Signed Integer                                                                                                   ;
; PKT_TRANS_POSTED          ; 64    ; Signed Integer                                                                                                   ;
; PKT_TRANS_WRITE           ; 65    ; Signed Integer                                                                                                   ;
; PKT_TRANS_READ            ; 66    ; Signed Integer                                                                                                   ;
; PKT_SRC_ID_H              ; 84    ; Signed Integer                                                                                                   ;
; PKT_SRC_ID_L              ; 84    ; Signed Integer                                                                                                   ;
; PKT_DEST_ID_H             ; 85    ; Signed Integer                                                                                                   ;
; PKT_DEST_ID_L             ; 85    ; Signed Integer                                                                                                   ;
; PKT_BURSTWRAP_H           ; 74    ; Signed Integer                                                                                                   ;
; PKT_BURSTWRAP_L           ; 72    ; Signed Integer                                                                                                   ;
; PKT_BYTE_CNT_H            ; 71    ; Signed Integer                                                                                                   ;
; PKT_BYTE_CNT_L            ; 69    ; Signed Integer                                                                                                   ;
; PKT_PROTECTION_H          ; 89    ; Signed Integer                                                                                                   ;
; PKT_PROTECTION_L          ; 87    ; Signed Integer                                                                                                   ;
; PKT_RESPONSE_STATUS_H     ; 95    ; Signed Integer                                                                                                   ;
; PKT_RESPONSE_STATUS_L     ; 94    ; Signed Integer                                                                                                   ;
; PKT_BURST_SIZE_H          ; 77    ; Signed Integer                                                                                                   ;
; PKT_BURST_SIZE_L          ; 75    ; Signed Integer                                                                                                   ;
; PKT_ORI_BURST_SIZE_L      ; 96    ; Signed Integer                                                                                                   ;
; PKT_ORI_BURST_SIZE_H      ; 98    ; Signed Integer                                                                                                   ;
; ST_DATA_W                 ; 99    ; Signed Integer                                                                                                   ;
; ST_CHANNEL_W              ; 1     ; Signed Integer                                                                                                   ;
; ADDR_W                    ; 27    ; Signed Integer                                                                                                   ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                                   ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                                   ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                                   ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                                   ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                                   ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                   ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                   ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                                   ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                                   ;
; FIFO_DATA_W               ; 100   ; Signed Integer                                                                                                   ;
; ECC_ENABLE                ; 0     ; Signed Integer                                                                                                   ;
+---------------------------+-------+------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:rom_s1_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                      ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 27    ; Signed Integer                                                                                                                                                            ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                                            ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                                            ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                                            ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                            ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:rom_s1_agent_rsp_fifo ;
+---------------------+-------+-----------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                        ;
+---------------------+-------+-----------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                              ;
; BITS_PER_SYMBOL     ; 100   ; Signed Integer                                                                                                              ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                              ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                              ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                              ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                              ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                              ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                              ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                              ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                              ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                              ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                              ;
; DATA_WIDTH          ; 100   ; Signed Integer                                                                                                              ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                              ;
+---------------------+-------+-----------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_1:mm_interconnect_1|NUEVO_DESIGN_mm_interconnect_1_router:router|NUEVO_DESIGN_mm_interconnect_1_router_default_decode:the_default_decode ;
+--------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                                  ;
+--------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                                        ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                        ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                        ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                                                                                                        ;
+--------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_1:mm_interconnect_1|NUEVO_DESIGN_mm_interconnect_1_router_001:router_001|NUEVO_DESIGN_mm_interconnect_1_router_001_default_decode:the_default_decode ;
+--------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                                              ;
+--------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                                                    ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                                    ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                                    ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                                                                                                                    ;
+--------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_1:mm_interconnect_1|NUEVO_DESIGN_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter ;
+-----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                                                   ;
+-----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; inBitsPerSymbol ; 34    ; Signed Integer                                                                                                                                         ;
; inUsePackets    ; 0     ; Signed Integer                                                                                                                                         ;
; inDataWidth     ; 34    ; Signed Integer                                                                                                                                         ;
; inChannelWidth  ; 0     ; Signed Integer                                                                                                                                         ;
; inErrorWidth    ; 0     ; Signed Integer                                                                                                                                         ;
; inUseEmptyPort  ; 0     ; Signed Integer                                                                                                                                         ;
; inUseValid      ; 1     ; Signed Integer                                                                                                                                         ;
; inUseReady      ; 1     ; Signed Integer                                                                                                                                         ;
; inReadyLatency  ; 0     ; Signed Integer                                                                                                                                         ;
; outDataWidth    ; 34    ; Signed Integer                                                                                                                                         ;
; outChannelWidth ; 0     ; Signed Integer                                                                                                                                         ;
; outErrorWidth   ; 1     ; Signed Integer                                                                                                                                         ;
; outUseEmptyPort ; 0     ; Signed Integer                                                                                                                                         ;
; outUseValid     ; 1     ; Signed Integer                                                                                                                                         ;
; outUseReady     ; 1     ; Signed Integer                                                                                                                                         ;
; outReadyLatency ; 0     ; Signed Integer                                                                                                                                         ;
+-----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: NUEVO_DESIGN:u0|altera_reset_controller:rst_controller ;
+---------------------------+----------+--------------------------------------------------------------+
; Parameter Name            ; Value    ; Type                                                         ;
+---------------------------+----------+--------------------------------------------------------------+
; NUM_RESET_INPUTS          ; 1        ; Signed Integer                                               ;
; USE_RESET_REQUEST_IN0     ; 0        ; Signed Integer                                               ;
; USE_RESET_REQUEST_IN1     ; 0        ; Signed Integer                                               ;
; USE_RESET_REQUEST_IN2     ; 0        ; Signed Integer                                               ;
; USE_RESET_REQUEST_IN3     ; 0        ; Signed Integer                                               ;
; USE_RESET_REQUEST_IN4     ; 0        ; Signed Integer                                               ;
; USE_RESET_REQUEST_IN5     ; 0        ; Signed Integer                                               ;
; USE_RESET_REQUEST_IN6     ; 0        ; Signed Integer                                               ;
; USE_RESET_REQUEST_IN7     ; 0        ; Signed Integer                                               ;
; USE_RESET_REQUEST_IN8     ; 0        ; Signed Integer                                               ;
; USE_RESET_REQUEST_IN9     ; 0        ; Signed Integer                                               ;
; USE_RESET_REQUEST_IN10    ; 0        ; Signed Integer                                               ;
; USE_RESET_REQUEST_IN11    ; 0        ; Signed Integer                                               ;
; USE_RESET_REQUEST_IN12    ; 0        ; Signed Integer                                               ;
; USE_RESET_REQUEST_IN13    ; 0        ; Signed Integer                                               ;
; USE_RESET_REQUEST_IN14    ; 0        ; Signed Integer                                               ;
; USE_RESET_REQUEST_IN15    ; 0        ; Signed Integer                                               ;
; OUTPUT_RESET_SYNC_EDGES   ; deassert ; String                                                       ;
; SYNC_DEPTH                ; 2        ; Signed Integer                                               ;
; RESET_REQUEST_PRESENT     ; 1        ; Signed Integer                                               ;
; RESET_REQ_WAIT_TIME       ; 1        ; Signed Integer                                               ;
; MIN_RST_ASSERTION_TIME    ; 3        ; Signed Integer                                               ;
; RESET_REQ_EARLY_DSRT_TIME ; 1        ; Signed Integer                                               ;
; ADAPT_RESET_REQUEST       ; 0        ; Signed Integer                                               ;
+---------------------------+----------+--------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: NUEVO_DESIGN:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1 ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                  ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------+
; ASYNC_RESET    ; 1     ; Unsigned Binary                                                                                                       ;
; DEPTH          ; 2     ; Signed Integer                                                                                                        ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: NUEVO_DESIGN:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1 ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                      ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------+
; ASYNC_RESET    ; 0     ; Signed Integer                                                                                                            ;
; DEPTH          ; 2     ; Signed Integer                                                                                                            ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: NUEVO_DESIGN:u0|altera_reset_controller:rst_controller_001 ;
+---------------------------+----------+------------------------------------------------------------------+
; Parameter Name            ; Value    ; Type                                                             ;
+---------------------------+----------+------------------------------------------------------------------+
; NUM_RESET_INPUTS          ; 1        ; Signed Integer                                                   ;
; USE_RESET_REQUEST_IN0     ; 0        ; Signed Integer                                                   ;
; USE_RESET_REQUEST_IN1     ; 0        ; Signed Integer                                                   ;
; USE_RESET_REQUEST_IN2     ; 0        ; Signed Integer                                                   ;
; USE_RESET_REQUEST_IN3     ; 0        ; Signed Integer                                                   ;
; USE_RESET_REQUEST_IN4     ; 0        ; Signed Integer                                                   ;
; USE_RESET_REQUEST_IN5     ; 0        ; Signed Integer                                                   ;
; USE_RESET_REQUEST_IN6     ; 0        ; Signed Integer                                                   ;
; USE_RESET_REQUEST_IN7     ; 0        ; Signed Integer                                                   ;
; USE_RESET_REQUEST_IN8     ; 0        ; Signed Integer                                                   ;
; USE_RESET_REQUEST_IN9     ; 0        ; Signed Integer                                                   ;
; USE_RESET_REQUEST_IN10    ; 0        ; Signed Integer                                                   ;
; USE_RESET_REQUEST_IN11    ; 0        ; Signed Integer                                                   ;
; USE_RESET_REQUEST_IN12    ; 0        ; Signed Integer                                                   ;
; USE_RESET_REQUEST_IN13    ; 0        ; Signed Integer                                                   ;
; USE_RESET_REQUEST_IN14    ; 0        ; Signed Integer                                                   ;
; USE_RESET_REQUEST_IN15    ; 0        ; Signed Integer                                                   ;
; OUTPUT_RESET_SYNC_EDGES   ; deassert ; String                                                           ;
; SYNC_DEPTH                ; 2        ; Signed Integer                                                   ;
; RESET_REQUEST_PRESENT     ; 0        ; Signed Integer                                                   ;
; RESET_REQ_WAIT_TIME       ; 1        ; Signed Integer                                                   ;
; MIN_RST_ASSERTION_TIME    ; 3        ; Signed Integer                                                   ;
; RESET_REQ_EARLY_DSRT_TIME ; 1        ; Signed Integer                                                   ;
; ADAPT_RESET_REQUEST       ; 0        ; Signed Integer                                                   ;
+---------------------------+----------+------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: NUEVO_DESIGN:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1 ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                      ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------+
; ASYNC_RESET    ; 1     ; Unsigned Binary                                                                                                           ;
; DEPTH          ; 2     ; Signed Integer                                                                                                            ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: NUEVO_DESIGN:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_req_sync_uq1 ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                          ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------+
; ASYNC_RESET    ; 0     ; Signed Integer                                                                                                                ;
; DEPTH          ; 2     ; Signed Integer                                                                                                                ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|altsyncram:mem_rtl_0 ;
+------------------------------------+----------------------+----------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                                                                       ;
+------------------------------------+----------------------+----------------------------------------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                                                                    ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                                                                 ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                                                               ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                                                               ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                                                             ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                                                                    ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                                                                                                    ;
; WIDTH_A                            ; 16                   ; Untyped                                                                                                                    ;
; WIDTHAD_A                          ; 3                    ; Untyped                                                                                                                    ;
; NUMWORDS_A                         ; 8                    ; Untyped                                                                                                                    ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                                                                    ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                                                                    ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                                                                    ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                                                                    ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                                                                    ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                                                                    ;
; WIDTH_B                            ; 16                   ; Untyped                                                                                                                    ;
; WIDTHAD_B                          ; 3                    ; Untyped                                                                                                                    ;
; NUMWORDS_B                         ; 8                    ; Untyped                                                                                                                    ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                                                                    ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                                                                    ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                                                                    ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                                                                                                    ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                                                                    ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                                                                    ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                                                                    ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                                    ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                                                                    ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                                                                    ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                                    ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                                                                    ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                                                                                                    ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                                                                    ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                                                                    ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                                                                    ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA             ; Untyped                                                                                                                    ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                                    ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                                    ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                                                                                    ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                                                                    ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                                                                                    ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                                                                                    ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                                                                    ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                                                                                    ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                                                                    ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                                                                    ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                                                                    ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                                                                    ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                                                                    ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                                                                    ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                                                                                                                    ;
; CBXI_PARAMETER                     ; altsyncram_40n1      ; Untyped                                                                                                                    ;
+------------------------------------+----------------------+----------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; altsyncram Parameter Settings by Entity Instance                                                                                                                                  ;
+-------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------+
; Name                                      ; Value                                                                                                                                 ;
+-------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------+
; Number of entity instances                ; 3                                                                                                                                     ;
; Entity Instance                           ; NUEVO_DESIGN:u0|NUEVO_DESIGN_RAM:ram|altsyncram:the_altsyncram                                                                        ;
;     -- OPERATION_MODE                     ; SINGLE_PORT                                                                                                                           ;
;     -- WIDTH_A                            ; 32                                                                                                                                    ;
;     -- NUMWORDS_A                         ; 40000                                                                                                                                 ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                          ;
;     -- WIDTH_B                            ; 1                                                                                                                                     ;
;     -- NUMWORDS_B                         ; 1                                                                                                                                     ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                                                                ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                          ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                  ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                             ;
; Entity Instance                           ; NUEVO_DESIGN:u0|NUEVO_DESIGN_ROM:rom|altsyncram:the_altsyncram                                                                        ;
;     -- OPERATION_MODE                     ; SINGLE_PORT                                                                                                                           ;
;     -- WIDTH_A                            ; 32                                                                                                                                    ;
;     -- NUMWORDS_A                         ; 40000                                                                                                                                 ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                          ;
;     -- WIDTH_B                            ; 1                                                                                                                                     ;
;     -- NUMWORDS_B                         ; 1                                                                                                                                     ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                                                                ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                          ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                  ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                             ;
; Entity Instance                           ; NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|altsyncram:mem_rtl_0 ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                                                             ;
;     -- WIDTH_A                            ; 16                                                                                                                                    ;
;     -- NUMWORDS_A                         ; 8                                                                                                                                     ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                          ;
;     -- WIDTH_B                            ; 16                                                                                                                                    ;
;     -- NUMWORDS_B                         ; 8                                                                                                                                     ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                                                                ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                          ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                  ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                                                                                                                              ;
+-------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "NUEVO_DESIGN:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_req_sync_uq1" ;
+----------+-------+----------+---------------------------------------------------------------------------------------------------------+
; Port     ; Type  ; Severity ; Details                                                                                                 ;
+----------+-------+----------+---------------------------------------------------------------------------------------------------------+
; reset_in ; Input ; Info     ; Stuck at GND                                                                                            ;
+----------+-------+----------+---------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------+
; Port Connectivity Checks: "NUEVO_DESIGN:u0|altera_reset_controller:rst_controller_001" ;
+----------------+--------+----------+---------------------------------------------------+
; Port           ; Type   ; Severity ; Details                                           ;
+----------------+--------+----------+---------------------------------------------------+
; reset_req      ; Output ; Info     ; Explicitly unconnected                            ;
; reset_req_in0  ; Input  ; Info     ; Stuck at GND                                      ;
; reset_in1      ; Input  ; Info     ; Stuck at GND                                      ;
; reset_req_in1  ; Input  ; Info     ; Stuck at GND                                      ;
; reset_in2      ; Input  ; Info     ; Stuck at GND                                      ;
; reset_req_in2  ; Input  ; Info     ; Stuck at GND                                      ;
; reset_in3      ; Input  ; Info     ; Stuck at GND                                      ;
; reset_req_in3  ; Input  ; Info     ; Stuck at GND                                      ;
; reset_in4      ; Input  ; Info     ; Stuck at GND                                      ;
; reset_req_in4  ; Input  ; Info     ; Stuck at GND                                      ;
; reset_in5      ; Input  ; Info     ; Stuck at GND                                      ;
; reset_req_in5  ; Input  ; Info     ; Stuck at GND                                      ;
; reset_in6      ; Input  ; Info     ; Stuck at GND                                      ;
; reset_req_in6  ; Input  ; Info     ; Stuck at GND                                      ;
; reset_in7      ; Input  ; Info     ; Stuck at GND                                      ;
; reset_req_in7  ; Input  ; Info     ; Stuck at GND                                      ;
; reset_in8      ; Input  ; Info     ; Stuck at GND                                      ;
; reset_req_in8  ; Input  ; Info     ; Stuck at GND                                      ;
; reset_in9      ; Input  ; Info     ; Stuck at GND                                      ;
; reset_req_in9  ; Input  ; Info     ; Stuck at GND                                      ;
; reset_in10     ; Input  ; Info     ; Stuck at GND                                      ;
; reset_req_in10 ; Input  ; Info     ; Stuck at GND                                      ;
; reset_in11     ; Input  ; Info     ; Stuck at GND                                      ;
; reset_req_in11 ; Input  ; Info     ; Stuck at GND                                      ;
; reset_in12     ; Input  ; Info     ; Stuck at GND                                      ;
; reset_req_in12 ; Input  ; Info     ; Stuck at GND                                      ;
; reset_in13     ; Input  ; Info     ; Stuck at GND                                      ;
; reset_req_in13 ; Input  ; Info     ; Stuck at GND                                      ;
; reset_in14     ; Input  ; Info     ; Stuck at GND                                      ;
; reset_req_in14 ; Input  ; Info     ; Stuck at GND                                      ;
; reset_in15     ; Input  ; Info     ; Stuck at GND                                      ;
; reset_req_in15 ; Input  ; Info     ; Stuck at GND                                      ;
+----------------+--------+----------+---------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "NUEVO_DESIGN:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1" ;
+----------+-------+----------+-----------------------------------------------------------------------------------------------------+
; Port     ; Type  ; Severity ; Details                                                                                             ;
+----------+-------+----------+-----------------------------------------------------------------------------------------------------+
; reset_in ; Input ; Info     ; Stuck at GND                                                                                        ;
+----------+-------+----------+-----------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------+
; Port Connectivity Checks: "NUEVO_DESIGN:u0|altera_reset_controller:rst_controller" ;
+----------------+-------+----------+------------------------------------------------+
; Port           ; Type  ; Severity ; Details                                        ;
+----------------+-------+----------+------------------------------------------------+
; reset_req_in0  ; Input ; Info     ; Stuck at GND                                   ;
; reset_in1      ; Input ; Info     ; Stuck at GND                                   ;
; reset_req_in1  ; Input ; Info     ; Stuck at GND                                   ;
; reset_in2      ; Input ; Info     ; Stuck at GND                                   ;
; reset_req_in2  ; Input ; Info     ; Stuck at GND                                   ;
; reset_in3      ; Input ; Info     ; Stuck at GND                                   ;
; reset_req_in3  ; Input ; Info     ; Stuck at GND                                   ;
; reset_in4      ; Input ; Info     ; Stuck at GND                                   ;
; reset_req_in4  ; Input ; Info     ; Stuck at GND                                   ;
; reset_in5      ; Input ; Info     ; Stuck at GND                                   ;
; reset_req_in5  ; Input ; Info     ; Stuck at GND                                   ;
; reset_in6      ; Input ; Info     ; Stuck at GND                                   ;
; reset_req_in6  ; Input ; Info     ; Stuck at GND                                   ;
; reset_in7      ; Input ; Info     ; Stuck at GND                                   ;
; reset_req_in7  ; Input ; Info     ; Stuck at GND                                   ;
; reset_in8      ; Input ; Info     ; Stuck at GND                                   ;
; reset_req_in8  ; Input ; Info     ; Stuck at GND                                   ;
; reset_in9      ; Input ; Info     ; Stuck at GND                                   ;
; reset_req_in9  ; Input ; Info     ; Stuck at GND                                   ;
; reset_in10     ; Input ; Info     ; Stuck at GND                                   ;
; reset_req_in10 ; Input ; Info     ; Stuck at GND                                   ;
; reset_in11     ; Input ; Info     ; Stuck at GND                                   ;
; reset_req_in11 ; Input ; Info     ; Stuck at GND                                   ;
; reset_in12     ; Input ; Info     ; Stuck at GND                                   ;
; reset_req_in12 ; Input ; Info     ; Stuck at GND                                   ;
; reset_in13     ; Input ; Info     ; Stuck at GND                                   ;
; reset_req_in13 ; Input ; Info     ; Stuck at GND                                   ;
; reset_in14     ; Input ; Info     ; Stuck at GND                                   ;
; reset_req_in14 ; Input ; Info     ; Stuck at GND                                   ;
; reset_in15     ; Input ; Info     ; Stuck at GND                                   ;
; reset_req_in15 ; Input ; Info     ; Stuck at GND                                   ;
+----------------+-------+----------+------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_1:mm_interconnect_1|NUEVO_DESIGN_mm_interconnect_1_router_001:router_001|NUEVO_DESIGN_mm_interconnect_1_router_001_default_decode:the_default_decode" ;
+------------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                                                                                          ;
+------------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; default_destination_id ; Output ; Info     ; Explicitly unconnected                                                                                                                                                           ;
; default_wr_channel     ; Output ; Info     ; Explicitly unconnected                                                                                                                                                           ;
; default_rd_channel     ; Output ; Info     ; Explicitly unconnected                                                                                                                                                           ;
+------------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_1:mm_interconnect_1|NUEVO_DESIGN_mm_interconnect_1_router:router|NUEVO_DESIGN_mm_interconnect_1_router_default_decode:the_default_decode" ;
+------------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                                                                              ;
+------------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; default_destination_id ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                  ;
; default_wr_channel     ; Output ; Info     ; Explicitly unconnected                                                                                                                                               ;
; default_rd_channel     ; Output ; Info     ; Explicitly unconnected                                                                                                                                               ;
; default_src_channel    ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                  ;
+------------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:rom_s1_agent_rsp_fifo" ;
+-------------------+--------+----------+--------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                          ;
+-------------------+--------+----------+--------------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                     ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                     ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                     ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                           ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                     ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                           ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                           ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                     ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                           ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                     ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                           ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                     ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                           ;
+-------------------+--------+----------+--------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:rom_s1_agent" ;
+-----------------------+-------+----------+------------------------------------------------------------------------------------------+
; Port                  ; Type  ; Severity ; Details                                                                                  ;
+-----------------------+-------+----------+------------------------------------------------------------------------------------------+
; m0_response           ; Input ; Info     ; Stuck at GND                                                                             ;
; m0_writeresponsevalid ; Input ; Info     ; Stuck at GND                                                                             ;
+-----------------------+-------+----------+------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_1:mm_interconnect_1|altera_merlin_master_agent:nios2_qsys_0_instruction_master_agent" ;
+-----------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------+
; Port                  ; Type   ; Severity ; Details                                                                                                           ;
+-----------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------+
; av_response           ; Output ; Info     ; Explicitly unconnected                                                                                            ;
; av_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                                            ;
+-----------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:rom_s1_translator" ;
+------------------------+--------+----------+--------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                          ;
+------------------------+--------+----------+--------------------------------------------------------------------------------------------------+
; av_read                ; Output ; Info     ; Explicitly unconnected                                                                           ;
; av_begintransfer       ; Output ; Info     ; Explicitly unconnected                                                                           ;
; av_beginbursttransfer  ; Output ; Info     ; Explicitly unconnected                                                                           ;
; av_burstcount          ; Output ; Info     ; Explicitly unconnected                                                                           ;
; av_readdatavalid       ; Input  ; Info     ; Stuck at GND                                                                                     ;
; av_waitrequest         ; Input  ; Info     ; Stuck at GND                                                                                     ;
; av_writebyteenable     ; Output ; Info     ; Explicitly unconnected                                                                           ;
; av_lock                ; Output ; Info     ; Explicitly unconnected                                                                           ;
; uav_clken              ; Input  ; Info     ; Stuck at GND                                                                                     ;
; av_outputenable        ; Output ; Info     ; Explicitly unconnected                                                                           ;
; uav_response           ; Output ; Info     ; Explicitly unconnected                                                                           ;
; av_response            ; Input  ; Info     ; Stuck at GND                                                                                     ;
; uav_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                           ;
; av_writeresponsevalid  ; Input  ; Info     ; Stuck at GND                                                                                     ;
+------------------------+--------+----------+--------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_1:mm_interconnect_1|altera_merlin_master_translator:nios2_qsys_0_instruction_master_translator" ;
+------------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                                    ;
+------------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------+
; av_burstcount          ; Input  ; Info     ; Stuck at VCC                                                                                                               ;
; av_byteenable          ; Input  ; Info     ; Stuck at VCC                                                                                                               ;
; av_beginbursttransfer  ; Input  ; Info     ; Stuck at GND                                                                                                               ;
; av_begintransfer       ; Input  ; Info     ; Stuck at GND                                                                                                               ;
; av_chipselect          ; Input  ; Info     ; Stuck at GND                                                                                                               ;
; av_write               ; Input  ; Info     ; Stuck at GND                                                                                                               ;
; av_writedata           ; Input  ; Info     ; Stuck at GND                                                                                                               ;
; av_lock                ; Input  ; Info     ; Stuck at GND                                                                                                               ;
; av_debugaccess         ; Input  ; Info     ; Stuck at GND                                                                                                               ;
; uav_clken              ; Output ; Info     ; Explicitly unconnected                                                                                                     ;
; av_clken               ; Input  ; Info     ; Stuck at VCC                                                                                                               ;
; uav_response           ; Input  ; Info     ; Stuck at GND                                                                                                               ;
; av_response            ; Output ; Info     ; Explicitly unconnected                                                                                                     ;
; uav_writeresponsevalid ; Input  ; Info     ; Stuck at GND                                                                                                               ;
; av_writeresponsevalid  ; Output ; Info     ; Explicitly unconnected                                                                                                     ;
+------------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_to_hps_0_h2f_axi_master_rd_rsp_width_adapter" ;
+----------------------+-------+----------+--------------------------------------------------------------------------------------------------------------------------------------+
; Port                 ; Type  ; Severity ; Details                                                                                                                              ;
+----------------------+-------+----------+--------------------------------------------------------------------------------------------------------------------------------------+
; in_command_size_data ; Input ; Info     ; Stuck at GND                                                                                                                         ;
+----------------------+-------+----------+--------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_to_hps_0_h2f_axi_master_wr_rsp_width_adapter|altera_merlin_burst_uncompressor:uncompressor" ;
+----------------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port                 ; Type   ; Severity ; Details                                                                                                                                                                           ;
+----------------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; sink_valid           ; Input  ; Info     ; Stuck at GND                                                                                                                                                                      ;
; sink_ready           ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                               ;
; sink_is_compressed   ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                      ;
; sink_burstsize[2..1] ; Input  ; Info     ; Stuck at GND                                                                                                                                                                      ;
; sink_burstsize[0]    ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                      ;
; source_startofpacket ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                               ;
; source_valid         ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                               ;
; source_addr          ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                               ;
; source_burstwrap     ; Output ; Info     ; Explicitly unconnected                                                                                                                                                            ;
; source_byte_cnt      ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                               ;
; source_is_compressed ; Output ; Info     ; Explicitly unconnected                                                                                                                                                            ;
; source_burstsize     ; Output ; Info     ; Explicitly unconnected                                                                                                                                                            ;
+----------------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_to_hps_0_h2f_axi_master_wr_rsp_width_adapter" ;
+----------------------+-------+----------+--------------------------------------------------------------------------------------------------------------------------------------+
; Port                 ; Type  ; Severity ; Details                                                                                                                              ;
+----------------------+-------+----------+--------------------------------------------------------------------------------------------------------------------------------------+
; in_command_size_data ; Input ; Info     ; Stuck at GND                                                                                                                         ;
+----------------------+-------+----------+--------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_to_nios2_qsys_0_data_master_rsp_width_adapter|altera_merlin_burst_uncompressor:uncompressor" ;
+----------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port                 ; Type   ; Severity ; Details                                                                                                                                                                            ;
+----------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; sink_valid           ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; sink_ready           ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                ;
; sink_is_compressed   ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; sink_burstsize[2..1] ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; sink_burstsize[0]    ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; source_startofpacket ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                ;
; source_valid         ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                ;
; source_addr          ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                ;
; source_burstwrap     ; Output ; Info     ; Explicitly unconnected                                                                                                                                                             ;
; source_byte_cnt      ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                ;
; source_is_compressed ; Output ; Info     ; Explicitly unconnected                                                                                                                                                             ;
; source_burstsize     ; Output ; Info     ; Explicitly unconnected                                                                                                                                                             ;
+----------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_to_nios2_qsys_0_data_master_rsp_width_adapter" ;
+----------------------+-------+----------+---------------------------------------------------------------------------------------------------------------------------------------+
; Port                 ; Type  ; Severity ; Details                                                                                                                               ;
+----------------------+-------+----------+---------------------------------------------------------------------------------------------------------------------------------------+
; in_command_size_data ; Input ; Info     ; Stuck at GND                                                                                                                          ;
+----------------------+-------+----------+---------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:hps_0_h2f_axi_master_rd_to_sdram_s1_cmd_width_adapter" ;
+----------------------+-------+----------+--------------------------------------------------------------------------------------------------------------------------------------+
; Port                 ; Type  ; Severity ; Details                                                                                                                              ;
+----------------------+-------+----------+--------------------------------------------------------------------------------------------------------------------------------------+
; in_command_size_data ; Input ; Info     ; Stuck at GND                                                                                                                         ;
+----------------------+-------+----------+--------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:hps_0_h2f_axi_master_wr_to_sdram_s1_cmd_width_adapter|altera_merlin_address_alignment:check_and_align_address_to_size" ;
+------------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port             ; Type   ; Severity ; Details                                                                                                                                                                                                 ;
+------------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; in_data[41..33]  ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                            ;
; out_data[32..30] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                                     ;
; in_valid         ; Input  ; Info     ; Explicitly unconnected                                                                                                                                                                                  ;
; in_sop           ; Input  ; Info     ; Explicitly unconnected                                                                                                                                                                                  ;
; in_eop           ; Input  ; Info     ; Explicitly unconnected                                                                                                                                                                                  ;
; out_ready        ; Input  ; Info     ; Explicitly unconnected                                                                                                                                                                                  ;
+------------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:hps_0_h2f_axi_master_wr_to_sdram_s1_cmd_width_adapter" ;
+----------------------+-------+----------+--------------------------------------------------------------------------------------------------------------------------------------+
; Port                 ; Type  ; Severity ; Details                                                                                                                              ;
+----------------------+-------+----------+--------------------------------------------------------------------------------------------------------------------------------------+
; in_command_size_data ; Input ; Info     ; Stuck at GND                                                                                                                         ;
+----------------------+-------+----------+--------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:nios2_qsys_0_data_master_to_sdram_s1_cmd_width_adapter|altera_merlin_address_alignment:check_and_align_address_to_size" ;
+------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port             ; Type   ; Severity ; Details                                                                                                                                                                                                  ;
+------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; in_data[41..33]  ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                             ;
; out_data[31..30] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                                      ;
; in_valid         ; Input  ; Info     ; Explicitly unconnected                                                                                                                                                                                   ;
; in_sop           ; Input  ; Info     ; Explicitly unconnected                                                                                                                                                                                   ;
; in_eop           ; Input  ; Info     ; Explicitly unconnected                                                                                                                                                                                   ;
; out_ready        ; Input  ; Info     ; Explicitly unconnected                                                                                                                                                                                   ;
+------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:nios2_qsys_0_data_master_to_sdram_s1_cmd_width_adapter" ;
+----------------------+-------+----------+---------------------------------------------------------------------------------------------------------------------------------------+
; Port                 ; Type  ; Severity ; Details                                                                                                                               ;
+----------------------+-------+----------+---------------------------------------------------------------------------------------------------------------------------------------+
; in_command_size_data ; Input ; Info     ; Stuck at GND                                                                                                                          ;
+----------------------+-------+----------+---------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|NUEVO_DESIGN_mm_interconnect_0_rsp_mux_001:rsp_mux_001|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder" ;
+----------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port     ; Type   ; Severity ; Details                                                                                                                                                                         ;
+----------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; b[17..1] ; Input  ; Info     ; Stuck at GND                                                                                                                                                                    ;
; b[0]     ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                    ;
; sum      ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                             ;
+----------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|NUEVO_DESIGN_mm_interconnect_0_rsp_mux:rsp_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder" ;
+----------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port     ; Type   ; Severity ; Details                                                                                                                                                                 ;
+----------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; b[23..1] ; Input  ; Info     ; Stuck at GND                                                                                                                                                            ;
; b[0]     ; Input  ; Info     ; Stuck at VCC                                                                                                                                                            ;
; sum      ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                     ;
+----------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|NUEVO_DESIGN_mm_interconnect_0_cmd_mux_002:cmd_mux_002|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder" ;
+---------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                                                                                                                                                           ;
+---------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; b[5..3] ; Input ; Info     ; Stuck at GND                                                                                                                                                                      ;
+---------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sw_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min" ;
+---------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                                                                                                                                                                                                                 ;
+---------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; d[7..3] ; Input ; Info     ; Stuck at GND                                                                                                                                                                                                                            ;
; d[1..0] ; Input ; Info     ; Stuck at GND                                                                                                                                                                                                                            ;
; d[2]    ; Input ; Info     ; Stuck at VCC                                                                                                                                                                                                                            ;
+---------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sw_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_address_alignment:align_address_to_size" ;
+------------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port             ; Type   ; Severity ; Details                                                                                                                                                                                                                                     ;
+------------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; clk              ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                                                                ;
; reset            ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                                                                ;
; in_valid         ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                                                                ;
; in_sop           ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                                                                ;
; in_eop           ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                                                                ;
; out_ready        ; Input  ; Info     ; Explicitly unconnected                                                                                                                                                                                                                      ;
; out_data[31..30] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                                                                         ;
+------------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:dc_sub" ;
+------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                                                                                                                                                                                                                                    ;
+------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; a[8] ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                                                                                                               ;
; b[8] ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                                                                                                               ;
; diff ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                        ;
+------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:db_sub" ;
+------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port       ; Type   ; Severity ; Details                                                                                                                                                                                                                                                                              ;
+------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; a[8]       ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                                                                                                         ;
; b[8]       ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                                                                                                         ;
; diff[7..0] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                  ;
+------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:da_sub" ;
+------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port       ; Type   ; Severity ; Details                                                                                                                                                                                                                                                                              ;
+------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; a[8]       ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                                                                                                         ;
; b[8]       ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                                                                                                         ;
; diff[7..0] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                  ;
+------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:bc_sub" ;
+------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port       ; Type   ; Severity ; Details                                                                                                                                                                                                                                                                              ;
+------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; a[8]       ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                                                                                                         ;
; b[8]       ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                                                                                                         ;
; diff[7..0] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                  ;
+------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ac_sub" ;
+------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port       ; Type   ; Severity ; Details                                                                                                                                                                                                                                                                              ;
+------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; a[8]       ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                                                                                                         ;
; b[8]       ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                                                                                                         ;
; diff[7..0] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                  ;
+------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ab_sub|altera_merlin_burst_adapter_adder:subtract" ;
+------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                                                                                                                                                                                                                                                                                ;
+------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; cin  ; Input ; Info     ; Stuck at VCC                                                                                                                                                                                                                                                                                                                           ;
+------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ab_sub" ;
+------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port       ; Type   ; Severity ; Details                                                                                                                                                                                                                                                                              ;
+------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; a[8]       ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                                                                                                         ;
; b[8]       ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                                                                                                         ;
; diff[7..0] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                  ;
+------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min" ;
+---------+-------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                                                                                                                                                                                                                    ;
+---------+-------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; d[7..2] ; Input ; Info     ; Stuck at GND                                                                                                                                                                                                                               ;
; d[1]    ; Input ; Info     ; Stuck at VCC                                                                                                                                                                                                                               ;
; d[0]    ; Input ; Info     ; Stuck at GND                                                                                                                                                                                                                               ;
+---------+-------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_address_alignment:align_address_to_size" ;
+--------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port         ; Type   ; Severity ; Details                                                                                                                                                                                                                                            ;
+--------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; clk          ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                                                                       ;
; reset        ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                                                                       ;
; in_valid     ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                                                                       ;
; in_sop       ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                                                                       ;
; in_eop       ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                                                                       ;
; out_ready    ; Input  ; Info     ; Explicitly unconnected                                                                                                                                                                                                                             ;
; out_data[30] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                                                                                ;
+--------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|NUEVO_DESIGN_mm_interconnect_0_router_008:router_008|NUEVO_DESIGN_mm_interconnect_0_router_008_default_decode:the_default_decode" ;
+------------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                                                                                          ;
+------------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; default_destination_id ; Output ; Info     ; Explicitly unconnected                                                                                                                                                           ;
; default_wr_channel     ; Output ; Info     ; Explicitly unconnected                                                                                                                                                           ;
; default_rd_channel     ; Output ; Info     ; Explicitly unconnected                                                                                                                                                           ;
+------------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|NUEVO_DESIGN_mm_interconnect_0_router_007:router_007|NUEVO_DESIGN_mm_interconnect_0_router_007_default_decode:the_default_decode" ;
+------------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                                                                                          ;
+------------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; default_destination_id ; Output ; Info     ; Explicitly unconnected                                                                                                                                                           ;
; default_wr_channel     ; Output ; Info     ; Explicitly unconnected                                                                                                                                                           ;
; default_rd_channel     ; Output ; Info     ; Explicitly unconnected                                                                                                                                                           ;
+------------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|NUEVO_DESIGN_mm_interconnect_0_router_005:router_005|NUEVO_DESIGN_mm_interconnect_0_router_005_default_decode:the_default_decode" ;
+------------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                                                                                          ;
+------------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; default_destination_id ; Output ; Info     ; Explicitly unconnected                                                                                                                                                           ;
; default_wr_channel     ; Output ; Info     ; Explicitly unconnected                                                                                                                                                           ;
; default_rd_channel     ; Output ; Info     ; Explicitly unconnected                                                                                                                                                           ;
+------------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|NUEVO_DESIGN_mm_interconnect_0_router_003:router_003|NUEVO_DESIGN_mm_interconnect_0_router_003_default_decode:the_default_decode" ;
+------------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                                                                                          ;
+------------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; default_destination_id ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                              ;
; default_wr_channel     ; Output ; Info     ; Explicitly unconnected                                                                                                                                                           ;
; default_rd_channel     ; Output ; Info     ; Explicitly unconnected                                                                                                                                                           ;
; default_src_channel    ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                              ;
+------------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|NUEVO_DESIGN_mm_interconnect_0_router_001:router_001|NUEVO_DESIGN_mm_interconnect_0_router_001_default_decode:the_default_decode" ;
+--------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port               ; Type   ; Severity ; Details                                                                                                                                                                              ;
+--------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; default_wr_channel ; Output ; Info     ; Explicitly unconnected                                                                                                                                                               ;
; default_rd_channel ; Output ; Info     ; Explicitly unconnected                                                                                                                                                               ;
+--------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|NUEVO_DESIGN_mm_interconnect_0_router:router|NUEVO_DESIGN_mm_interconnect_0_router_default_decode:the_default_decode" ;
+--------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port               ; Type   ; Severity ; Details                                                                                                                                                                  ;
+--------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; default_wr_channel ; Output ; Info     ; Explicitly unconnected                                                                                                                                                   ;
; default_rd_channel ; Output ; Info     ; Explicitly unconnected                                                                                                                                                   ;
+--------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:leds_s1_agent_rdata_fifo" ;
+-------------------+--------+----------+-----------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                             ;
+-------------------+--------+----------+-----------------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                        ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                        ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                        ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                              ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                        ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                              ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                              ;
; in_startofpacket  ; Input  ; Info     ; Stuck at GND                                                                                        ;
; in_endofpacket    ; Input  ; Info     ; Stuck at GND                                                                                        ;
; out_startofpacket ; Output ; Info     ; Explicitly unconnected                                                                              ;
; out_endofpacket   ; Output ; Info     ; Explicitly unconnected                                                                              ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                        ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                              ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                        ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                              ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                        ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                              ;
+-------------------+--------+----------+-----------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:leds_s1_agent_rsp_fifo" ;
+-------------------+--------+----------+---------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                           ;
+-------------------+--------+----------+---------------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                      ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                      ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                      ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                            ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                      ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                            ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                            ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                      ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                            ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                      ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                            ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                      ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                            ;
+-------------------+--------+----------+---------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:leds_s1_agent" ;
+-----------------------+-------+----------+-------------------------------------------------------------------------------------------+
; Port                  ; Type  ; Severity ; Details                                                                                   ;
+-----------------------+-------+----------+-------------------------------------------------------------------------------------------+
; m0_response           ; Input ; Info     ; Stuck at GND                                                                              ;
; m0_writeresponsevalid ; Input ; Info     ; Stuck at GND                                                                              ;
+-----------------------+-------+----------+-------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:keys_s1_agent_rdata_fifo" ;
+-------------------+--------+----------+-----------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                             ;
+-------------------+--------+----------+-----------------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                        ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                        ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                        ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                              ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                        ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                              ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                              ;
; in_startofpacket  ; Input  ; Info     ; Stuck at GND                                                                                        ;
; in_endofpacket    ; Input  ; Info     ; Stuck at GND                                                                                        ;
; out_startofpacket ; Output ; Info     ; Explicitly unconnected                                                                              ;
; out_endofpacket   ; Output ; Info     ; Explicitly unconnected                                                                              ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                        ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                              ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                        ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                              ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                        ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                              ;
+-------------------+--------+----------+-----------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:keys_s1_agent_rsp_fifo" ;
+-------------------+--------+----------+---------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                           ;
+-------------------+--------+----------+---------------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                      ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                      ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                      ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                            ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                      ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                            ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                            ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                      ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                            ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                      ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                            ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                      ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                            ;
+-------------------+--------+----------+---------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:keys_s1_agent" ;
+-----------------------+-------+----------+-------------------------------------------------------------------------------------------+
; Port                  ; Type  ; Severity ; Details                                                                                   ;
+-----------------------+-------+----------+-------------------------------------------------------------------------------------------+
; m0_response           ; Input ; Info     ; Stuck at GND                                                                              ;
; m0_writeresponsevalid ; Input ; Info     ; Stuck at GND                                                                              ;
+-----------------------+-------+----------+-------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:seg1_s1_agent_rdata_fifo" ;
+-------------------+--------+----------+-----------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                             ;
+-------------------+--------+----------+-----------------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                        ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                        ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                        ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                              ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                        ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                              ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                              ;
; in_startofpacket  ; Input  ; Info     ; Stuck at GND                                                                                        ;
; in_endofpacket    ; Input  ; Info     ; Stuck at GND                                                                                        ;
; out_startofpacket ; Output ; Info     ; Explicitly unconnected                                                                              ;
; out_endofpacket   ; Output ; Info     ; Explicitly unconnected                                                                              ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                        ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                              ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                        ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                              ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                        ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                              ;
+-------------------+--------+----------+-----------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:seg1_s1_agent_rsp_fifo" ;
+-------------------+--------+----------+---------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                           ;
+-------------------+--------+----------+---------------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                      ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                      ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                      ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                            ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                      ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                            ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                            ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                      ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                            ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                      ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                            ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                      ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                            ;
+-------------------+--------+----------+---------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:seg1_s1_agent" ;
+-----------------------+-------+----------+-------------------------------------------------------------------------------------------+
; Port                  ; Type  ; Severity ; Details                                                                                   ;
+-----------------------+-------+----------+-------------------------------------------------------------------------------------------+
; m0_response           ; Input ; Info     ; Stuck at GND                                                                              ;
; m0_writeresponsevalid ; Input ; Info     ; Stuck at GND                                                                              ;
+-----------------------+-------+----------+-------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:seg2_s1_agent_rdata_fifo" ;
+-------------------+--------+----------+-----------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                             ;
+-------------------+--------+----------+-----------------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                        ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                        ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                        ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                              ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                        ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                              ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                              ;
; in_startofpacket  ; Input  ; Info     ; Stuck at GND                                                                                        ;
; in_endofpacket    ; Input  ; Info     ; Stuck at GND                                                                                        ;
; out_startofpacket ; Output ; Info     ; Explicitly unconnected                                                                              ;
; out_endofpacket   ; Output ; Info     ; Explicitly unconnected                                                                              ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                        ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                              ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                        ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                              ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                        ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                              ;
+-------------------+--------+----------+-----------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:seg2_s1_agent_rsp_fifo" ;
+-------------------+--------+----------+---------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                           ;
+-------------------+--------+----------+---------------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                      ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                      ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                      ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                            ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                      ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                            ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                            ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                      ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                            ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                      ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                            ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                      ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                            ;
+-------------------+--------+----------+---------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:seg2_s1_agent" ;
+-----------------------+-------+----------+-------------------------------------------------------------------------------------------+
; Port                  ; Type  ; Severity ; Details                                                                                   ;
+-----------------------+-------+----------+-------------------------------------------------------------------------------------------+
; m0_response           ; Input ; Info     ; Stuck at GND                                                                              ;
; m0_writeresponsevalid ; Input ; Info     ; Stuck at GND                                                                              ;
+-----------------------+-------+----------+-------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:seg3_s1_agent_rdata_fifo" ;
+-------------------+--------+----------+-----------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                             ;
+-------------------+--------+----------+-----------------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                        ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                        ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                        ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                              ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                        ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                              ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                              ;
; in_startofpacket  ; Input  ; Info     ; Stuck at GND                                                                                        ;
; in_endofpacket    ; Input  ; Info     ; Stuck at GND                                                                                        ;
; out_startofpacket ; Output ; Info     ; Explicitly unconnected                                                                              ;
; out_endofpacket   ; Output ; Info     ; Explicitly unconnected                                                                              ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                        ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                              ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                        ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                              ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                        ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                              ;
+-------------------+--------+----------+-----------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:seg3_s1_agent_rsp_fifo" ;
+-------------------+--------+----------+---------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                           ;
+-------------------+--------+----------+---------------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                      ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                      ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                      ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                            ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                      ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                            ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                            ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                      ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                            ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                      ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                            ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                      ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                            ;
+-------------------+--------+----------+---------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:seg3_s1_agent" ;
+-----------------------+-------+----------+-------------------------------------------------------------------------------------------+
; Port                  ; Type  ; Severity ; Details                                                                                   ;
+-----------------------+-------+----------+-------------------------------------------------------------------------------------------+
; m0_response           ; Input ; Info     ; Stuck at GND                                                                              ;
; m0_writeresponsevalid ; Input ; Info     ; Stuck at GND                                                                              ;
+-----------------------+-------+----------+-------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:seg4_s1_agent_rdata_fifo" ;
+-------------------+--------+----------+-----------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                             ;
+-------------------+--------+----------+-----------------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                        ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                        ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                        ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                              ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                        ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                              ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                              ;
; in_startofpacket  ; Input  ; Info     ; Stuck at GND                                                                                        ;
; in_endofpacket    ; Input  ; Info     ; Stuck at GND                                                                                        ;
; out_startofpacket ; Output ; Info     ; Explicitly unconnected                                                                              ;
; out_endofpacket   ; Output ; Info     ; Explicitly unconnected                                                                              ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                        ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                              ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                        ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                              ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                        ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                              ;
+-------------------+--------+----------+-----------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:seg4_s1_agent_rsp_fifo" ;
+-------------------+--------+----------+---------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                           ;
+-------------------+--------+----------+---------------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                      ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                      ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                      ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                            ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                      ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                            ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                            ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                      ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                            ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                      ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                            ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                      ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                            ;
+-------------------+--------+----------+---------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:seg4_s1_agent" ;
+-----------------------+-------+----------+-------------------------------------------------------------------------------------------+
; Port                  ; Type  ; Severity ; Details                                                                                   ;
+-----------------------+-------+----------+-------------------------------------------------------------------------------------------+
; m0_response           ; Input ; Info     ; Stuck at GND                                                                              ;
; m0_writeresponsevalid ; Input ; Info     ; Stuck at GND                                                                              ;
+-----------------------+-------+----------+-------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:seg5_s1_agent_rdata_fifo" ;
+-------------------+--------+----------+-----------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                             ;
+-------------------+--------+----------+-----------------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                        ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                        ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                        ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                              ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                        ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                              ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                              ;
; in_startofpacket  ; Input  ; Info     ; Stuck at GND                                                                                        ;
; in_endofpacket    ; Input  ; Info     ; Stuck at GND                                                                                        ;
; out_startofpacket ; Output ; Info     ; Explicitly unconnected                                                                              ;
; out_endofpacket   ; Output ; Info     ; Explicitly unconnected                                                                              ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                        ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                              ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                        ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                              ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                        ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                              ;
+-------------------+--------+----------+-----------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:seg5_s1_agent_rsp_fifo" ;
+-------------------+--------+----------+---------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                           ;
+-------------------+--------+----------+---------------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                      ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                      ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                      ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                            ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                      ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                            ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                            ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                      ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                            ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                      ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                            ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                      ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                            ;
+-------------------+--------+----------+---------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:seg5_s1_agent" ;
+-----------------------+-------+----------+-------------------------------------------------------------------------------------------+
; Port                  ; Type  ; Severity ; Details                                                                                   ;
+-----------------------+-------+----------+-------------------------------------------------------------------------------------------+
; m0_response           ; Input ; Info     ; Stuck at GND                                                                              ;
; m0_writeresponsevalid ; Input ; Info     ; Stuck at GND                                                                              ;
+-----------------------+-------+----------+-------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:seg6_s1_agent_rdata_fifo" ;
+-------------------+--------+----------+-----------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                             ;
+-------------------+--------+----------+-----------------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                        ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                        ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                        ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                              ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                        ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                              ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                              ;
; in_startofpacket  ; Input  ; Info     ; Stuck at GND                                                                                        ;
; in_endofpacket    ; Input  ; Info     ; Stuck at GND                                                                                        ;
; out_startofpacket ; Output ; Info     ; Explicitly unconnected                                                                              ;
; out_endofpacket   ; Output ; Info     ; Explicitly unconnected                                                                              ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                        ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                              ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                        ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                              ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                        ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                              ;
+-------------------+--------+----------+-----------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:seg6_s1_agent_rsp_fifo" ;
+-------------------+--------+----------+---------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                           ;
+-------------------+--------+----------+---------------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                      ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                      ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                      ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                            ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                      ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                            ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                            ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                      ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                            ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                      ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                            ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                      ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                            ;
+-------------------+--------+----------+---------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:seg6_s1_agent" ;
+-----------------------+-------+----------+-------------------------------------------------------------------------------------------+
; Port                  ; Type  ; Severity ; Details                                                                                   ;
+-----------------------+-------+----------+-------------------------------------------------------------------------------------------+
; m0_response           ; Input ; Info     ; Stuck at GND                                                                              ;
; m0_writeresponsevalid ; Input ; Info     ; Stuck at GND                                                                              ;
+-----------------------+-------+----------+-------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sw_s1_agent_rdata_fifo" ;
+-------------------+--------+----------+---------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                           ;
+-------------------+--------+----------+---------------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                      ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                      ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                      ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                            ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                      ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                            ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                            ;
; in_startofpacket  ; Input  ; Info     ; Stuck at GND                                                                                      ;
; in_endofpacket    ; Input  ; Info     ; Stuck at GND                                                                                      ;
; out_startofpacket ; Output ; Info     ; Explicitly unconnected                                                                            ;
; out_endofpacket   ; Output ; Info     ; Explicitly unconnected                                                                            ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                      ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                            ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                      ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                            ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                      ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                            ;
+-------------------+--------+----------+---------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sw_s1_agent_rsp_fifo" ;
+-------------------+--------+----------+-------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                         ;
+-------------------+--------+----------+-------------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                    ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                    ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                    ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                          ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                    ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                          ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                          ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                    ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                          ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                    ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                          ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                    ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                          ;
+-------------------+--------+----------+-------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sw_s1_agent" ;
+-----------------------+-------+----------+-----------------------------------------------------------------------------------------+
; Port                  ; Type  ; Severity ; Details                                                                                 ;
+-----------------------+-------+----------+-----------------------------------------------------------------------------------------+
; m0_response           ; Input ; Info     ; Stuck at GND                                                                            ;
; m0_writeresponsevalid ; Input ; Info     ; Stuck at GND                                                                            ;
+-----------------------+-------+----------+-----------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo" ;
+-------------------+--------+----------+------------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                              ;
+-------------------+--------+----------+------------------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                         ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                         ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                         ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                               ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                         ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                               ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                               ;
; in_startofpacket  ; Input  ; Info     ; Stuck at GND                                                                                         ;
; in_endofpacket    ; Input  ; Info     ; Stuck at GND                                                                                         ;
; out_startofpacket ; Output ; Info     ; Explicitly unconnected                                                                               ;
; out_endofpacket   ; Output ; Info     ; Explicitly unconnected                                                                               ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                         ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                               ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                         ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                               ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                         ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                               ;
+-------------------+--------+----------+------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo" ;
+-------------------+--------+----------+----------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                            ;
+-------------------+--------+----------+----------------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                       ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                       ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                       ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                             ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                       ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                             ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                             ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                       ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                             ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                       ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                             ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                       ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                             ;
+-------------------+--------+----------+----------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent" ;
+-----------------------+-------+----------+--------------------------------------------------------------------------------------------+
; Port                  ; Type  ; Severity ; Details                                                                                    ;
+-----------------------+-------+----------+--------------------------------------------------------------------------------------------+
; m0_response           ; Input ; Info     ; Stuck at GND                                                                               ;
; m0_writeresponsevalid ; Input ; Info     ; Stuck at GND                                                                               ;
+-----------------------+-------+----------+--------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rdata_fifo" ;
+-------------------+--------+----------+------------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                              ;
+-------------------+--------+----------+------------------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                         ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                         ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                         ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                               ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                         ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                               ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                               ;
; in_startofpacket  ; Input  ; Info     ; Stuck at GND                                                                                         ;
; in_endofpacket    ; Input  ; Info     ; Stuck at GND                                                                                         ;
; out_startofpacket ; Output ; Info     ; Explicitly unconnected                                                                               ;
; out_endofpacket   ; Output ; Info     ; Explicitly unconnected                                                                               ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                         ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                               ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                         ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                               ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                         ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                               ;
+-------------------+--------+----------+------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rsp_fifo" ;
+-------------------+--------+----------+----------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                            ;
+-------------------+--------+----------+----------------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                       ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                       ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                       ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                             ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                       ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                             ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                             ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                       ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                             ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                       ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                             ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                       ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                             ;
+-------------------+--------+----------+----------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:timer_s1_agent" ;
+-----------------------+-------+----------+--------------------------------------------------------------------------------------------+
; Port                  ; Type  ; Severity ; Details                                                                                    ;
+-----------------------+-------+----------+--------------------------------------------------------------------------------------------+
; m0_response           ; Input ; Info     ; Stuck at GND                                                                               ;
; m0_writeresponsevalid ; Input ; Info     ; Stuck at GND                                                                               ;
+-----------------------+-------+----------+--------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ram_s1_agent_rdata_fifo" ;
+-------------------+--------+----------+----------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                            ;
+-------------------+--------+----------+----------------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                       ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                       ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                       ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                             ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                       ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                             ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                             ;
; in_startofpacket  ; Input  ; Info     ; Stuck at GND                                                                                       ;
; in_endofpacket    ; Input  ; Info     ; Stuck at GND                                                                                       ;
; out_startofpacket ; Output ; Info     ; Explicitly unconnected                                                                             ;
; out_endofpacket   ; Output ; Info     ; Explicitly unconnected                                                                             ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                       ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                             ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                       ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                             ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                       ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                             ;
+-------------------+--------+----------+----------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ram_s1_agent_rsp_fifo" ;
+-------------------+--------+----------+--------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                          ;
+-------------------+--------+----------+--------------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                     ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                     ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                     ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                           ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                     ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                           ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                           ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                     ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                           ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                     ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                           ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                     ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                           ;
+-------------------+--------+----------+--------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:ram_s1_agent" ;
+-----------------------+-------+----------+------------------------------------------------------------------------------------------+
; Port                  ; Type  ; Severity ; Details                                                                                  ;
+-----------------------+-------+----------+------------------------------------------------------------------------------------------+
; m0_response           ; Input ; Info     ; Stuck at GND                                                                             ;
; m0_writeresponsevalid ; Input ; Info     ; Stuck at GND                                                                             ;
+-----------------------+-------+----------+------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_master_ni:hps_0_h2f_axi_master_agent|altera_merlin_address_alignment:align_address_to_size" ;
+------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port             ; Type   ; Severity ; Details                                                                                                                                                            ;
+------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; out_data[32..30] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                ;
+------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_master_ni:hps_0_h2f_axi_master_agent" ;
+----------+--------+----------+----------------------------------------------------------------------------------------------------------------------+
; Port     ; Type   ; Severity ; Details                                                                                                              ;
+----------+--------+----------+----------------------------------------------------------------------------------------------------------------------+
; awuser   ; Input  ; Info     ; Stuck at GND                                                                                                         ;
; aruser   ; Input  ; Info     ; Stuck at GND                                                                                                         ;
; awqos    ; Input  ; Info     ; Stuck at GND                                                                                                         ;
; arqos    ; Input  ; Info     ; Stuck at GND                                                                                                         ;
; awregion ; Input  ; Info     ; Stuck at GND                                                                                                         ;
; arregion ; Input  ; Info     ; Stuck at GND                                                                                                         ;
; wuser    ; Input  ; Info     ; Stuck at GND                                                                                                         ;
; ruser    ; Output ; Info     ; Explicitly unconnected                                                                                               ;
; buser    ; Output ; Info     ; Explicitly unconnected                                                                                               ;
+----------+--------+----------+----------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_master_ni:hps_0_h2f_lw_axi_master_agent|altera_merlin_address_alignment:align_address_to_size" ;
+------------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port             ; Type   ; Severity ; Details                                                                                                                                                               ;
+------------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; in_data[32..24]  ; Input  ; Info     ; Stuck at GND                                                                                                                                                          ;
; out_data[31..30] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                   ;
+------------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_master_ni:hps_0_h2f_lw_axi_master_agent" ;
+----------+--------+----------+-------------------------------------------------------------------------------------------------------------------------+
; Port     ; Type   ; Severity ; Details                                                                                                                 ;
+----------+--------+----------+-------------------------------------------------------------------------------------------------------------------------+
; awuser   ; Input  ; Info     ; Stuck at GND                                                                                                            ;
; aruser   ; Input  ; Info     ; Stuck at GND                                                                                                            ;
; awqos    ; Input  ; Info     ; Stuck at GND                                                                                                            ;
; arqos    ; Input  ; Info     ; Stuck at GND                                                                                                            ;
; awregion ; Input  ; Info     ; Stuck at GND                                                                                                            ;
; arregion ; Input  ; Info     ; Stuck at GND                                                                                                            ;
; wuser    ; Input  ; Info     ; Stuck at GND                                                                                                            ;
; ruser    ; Output ; Info     ; Explicitly unconnected                                                                                                  ;
; buser    ; Output ; Info     ; Explicitly unconnected                                                                                                  ;
+----------+--------+----------+-------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_qsys_0_data_master_agent" ;
+-----------------------+--------+----------+------------------------------------------------------------------------------------------------------------+
; Port                  ; Type   ; Severity ; Details                                                                                                    ;
+-----------------------+--------+----------+------------------------------------------------------------------------------------------------------------+
; av_response           ; Output ; Info     ; Explicitly unconnected                                                                                     ;
; av_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                                     ;
+-----------------------+--------+----------+------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:leds_s1_translator" ;
+------------------------+--------+----------+---------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                           ;
+------------------------+--------+----------+---------------------------------------------------------------------------------------------------+
; av_read                ; Output ; Info     ; Explicitly unconnected                                                                            ;
; av_begintransfer       ; Output ; Info     ; Explicitly unconnected                                                                            ;
; av_beginbursttransfer  ; Output ; Info     ; Explicitly unconnected                                                                            ;
; av_burstcount          ; Output ; Info     ; Explicitly unconnected                                                                            ;
; av_byteenable          ; Output ; Info     ; Explicitly unconnected                                                                            ;
; av_readdatavalid       ; Input  ; Info     ; Stuck at GND                                                                                      ;
; av_waitrequest         ; Input  ; Info     ; Stuck at GND                                                                                      ;
; av_writebyteenable     ; Output ; Info     ; Explicitly unconnected                                                                            ;
; av_lock                ; Output ; Info     ; Explicitly unconnected                                                                            ;
; av_clken               ; Output ; Info     ; Explicitly unconnected                                                                            ;
; uav_clken              ; Input  ; Info     ; Stuck at GND                                                                                      ;
; av_debugaccess         ; Output ; Info     ; Explicitly unconnected                                                                            ;
; av_outputenable        ; Output ; Info     ; Explicitly unconnected                                                                            ;
; uav_response           ; Output ; Info     ; Explicitly unconnected                                                                            ;
; av_response            ; Input  ; Info     ; Stuck at GND                                                                                      ;
; uav_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                            ;
; av_writeresponsevalid  ; Input  ; Info     ; Stuck at GND                                                                                      ;
+------------------------+--------+----------+---------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:keys_s1_translator" ;
+------------------------+--------+----------+---------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                           ;
+------------------------+--------+----------+---------------------------------------------------------------------------------------------------+
; av_write               ; Output ; Info     ; Explicitly unconnected                                                                            ;
; av_read                ; Output ; Info     ; Explicitly unconnected                                                                            ;
; av_writedata           ; Output ; Info     ; Explicitly unconnected                                                                            ;
; av_begintransfer       ; Output ; Info     ; Explicitly unconnected                                                                            ;
; av_beginbursttransfer  ; Output ; Info     ; Explicitly unconnected                                                                            ;
; av_burstcount          ; Output ; Info     ; Explicitly unconnected                                                                            ;
; av_byteenable          ; Output ; Info     ; Explicitly unconnected                                                                            ;
; av_readdatavalid       ; Input  ; Info     ; Stuck at GND                                                                                      ;
; av_waitrequest         ; Input  ; Info     ; Stuck at GND                                                                                      ;
; av_writebyteenable     ; Output ; Info     ; Explicitly unconnected                                                                            ;
; av_lock                ; Output ; Info     ; Explicitly unconnected                                                                            ;
; av_chipselect          ; Output ; Info     ; Explicitly unconnected                                                                            ;
; av_clken               ; Output ; Info     ; Explicitly unconnected                                                                            ;
; uav_clken              ; Input  ; Info     ; Stuck at GND                                                                                      ;
; av_debugaccess         ; Output ; Info     ; Explicitly unconnected                                                                            ;
; av_outputenable        ; Output ; Info     ; Explicitly unconnected                                                                            ;
; uav_response           ; Output ; Info     ; Explicitly unconnected                                                                            ;
; av_response            ; Input  ; Info     ; Stuck at GND                                                                                      ;
; uav_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                            ;
; av_writeresponsevalid  ; Input  ; Info     ; Stuck at GND                                                                                      ;
+------------------------+--------+----------+---------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:seg1_s1_translator" ;
+------------------------+--------+----------+---------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                           ;
+------------------------+--------+----------+---------------------------------------------------------------------------------------------------+
; av_read                ; Output ; Info     ; Explicitly unconnected                                                                            ;
; av_begintransfer       ; Output ; Info     ; Explicitly unconnected                                                                            ;
; av_beginbursttransfer  ; Output ; Info     ; Explicitly unconnected                                                                            ;
; av_burstcount          ; Output ; Info     ; Explicitly unconnected                                                                            ;
; av_byteenable          ; Output ; Info     ; Explicitly unconnected                                                                            ;
; av_readdatavalid       ; Input  ; Info     ; Stuck at GND                                                                                      ;
; av_waitrequest         ; Input  ; Info     ; Stuck at GND                                                                                      ;
; av_writebyteenable     ; Output ; Info     ; Explicitly unconnected                                                                            ;
; av_lock                ; Output ; Info     ; Explicitly unconnected                                                                            ;
; av_clken               ; Output ; Info     ; Explicitly unconnected                                                                            ;
; uav_clken              ; Input  ; Info     ; Stuck at GND                                                                                      ;
; av_debugaccess         ; Output ; Info     ; Explicitly unconnected                                                                            ;
; av_outputenable        ; Output ; Info     ; Explicitly unconnected                                                                            ;
; uav_response           ; Output ; Info     ; Explicitly unconnected                                                                            ;
; av_response            ; Input  ; Info     ; Stuck at GND                                                                                      ;
; uav_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                            ;
; av_writeresponsevalid  ; Input  ; Info     ; Stuck at GND                                                                                      ;
+------------------------+--------+----------+---------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:seg2_s1_translator" ;
+------------------------+--------+----------+---------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                           ;
+------------------------+--------+----------+---------------------------------------------------------------------------------------------------+
; av_read                ; Output ; Info     ; Explicitly unconnected                                                                            ;
; av_begintransfer       ; Output ; Info     ; Explicitly unconnected                                                                            ;
; av_beginbursttransfer  ; Output ; Info     ; Explicitly unconnected                                                                            ;
; av_burstcount          ; Output ; Info     ; Explicitly unconnected                                                                            ;
; av_byteenable          ; Output ; Info     ; Explicitly unconnected                                                                            ;
; av_readdatavalid       ; Input  ; Info     ; Stuck at GND                                                                                      ;
; av_waitrequest         ; Input  ; Info     ; Stuck at GND                                                                                      ;
; av_writebyteenable     ; Output ; Info     ; Explicitly unconnected                                                                            ;
; av_lock                ; Output ; Info     ; Explicitly unconnected                                                                            ;
; av_clken               ; Output ; Info     ; Explicitly unconnected                                                                            ;
; uav_clken              ; Input  ; Info     ; Stuck at GND                                                                                      ;
; av_debugaccess         ; Output ; Info     ; Explicitly unconnected                                                                            ;
; av_outputenable        ; Output ; Info     ; Explicitly unconnected                                                                            ;
; uav_response           ; Output ; Info     ; Explicitly unconnected                                                                            ;
; av_response            ; Input  ; Info     ; Stuck at GND                                                                                      ;
; uav_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                            ;
; av_writeresponsevalid  ; Input  ; Info     ; Stuck at GND                                                                                      ;
+------------------------+--------+----------+---------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:seg3_s1_translator" ;
+------------------------+--------+----------+---------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                           ;
+------------------------+--------+----------+---------------------------------------------------------------------------------------------------+
; av_read                ; Output ; Info     ; Explicitly unconnected                                                                            ;
; av_begintransfer       ; Output ; Info     ; Explicitly unconnected                                                                            ;
; av_beginbursttransfer  ; Output ; Info     ; Explicitly unconnected                                                                            ;
; av_burstcount          ; Output ; Info     ; Explicitly unconnected                                                                            ;
; av_byteenable          ; Output ; Info     ; Explicitly unconnected                                                                            ;
; av_readdatavalid       ; Input  ; Info     ; Stuck at GND                                                                                      ;
; av_waitrequest         ; Input  ; Info     ; Stuck at GND                                                                                      ;
; av_writebyteenable     ; Output ; Info     ; Explicitly unconnected                                                                            ;
; av_lock                ; Output ; Info     ; Explicitly unconnected                                                                            ;
; av_clken               ; Output ; Info     ; Explicitly unconnected                                                                            ;
; uav_clken              ; Input  ; Info     ; Stuck at GND                                                                                      ;
; av_debugaccess         ; Output ; Info     ; Explicitly unconnected                                                                            ;
; av_outputenable        ; Output ; Info     ; Explicitly unconnected                                                                            ;
; uav_response           ; Output ; Info     ; Explicitly unconnected                                                                            ;
; av_response            ; Input  ; Info     ; Stuck at GND                                                                                      ;
; uav_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                            ;
; av_writeresponsevalid  ; Input  ; Info     ; Stuck at GND                                                                                      ;
+------------------------+--------+----------+---------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:seg4_s1_translator" ;
+------------------------+--------+----------+---------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                           ;
+------------------------+--------+----------+---------------------------------------------------------------------------------------------------+
; av_read                ; Output ; Info     ; Explicitly unconnected                                                                            ;
; av_begintransfer       ; Output ; Info     ; Explicitly unconnected                                                                            ;
; av_beginbursttransfer  ; Output ; Info     ; Explicitly unconnected                                                                            ;
; av_burstcount          ; Output ; Info     ; Explicitly unconnected                                                                            ;
; av_byteenable          ; Output ; Info     ; Explicitly unconnected                                                                            ;
; av_readdatavalid       ; Input  ; Info     ; Stuck at GND                                                                                      ;
; av_waitrequest         ; Input  ; Info     ; Stuck at GND                                                                                      ;
; av_writebyteenable     ; Output ; Info     ; Explicitly unconnected                                                                            ;
; av_lock                ; Output ; Info     ; Explicitly unconnected                                                                            ;
; av_clken               ; Output ; Info     ; Explicitly unconnected                                                                            ;
; uav_clken              ; Input  ; Info     ; Stuck at GND                                                                                      ;
; av_debugaccess         ; Output ; Info     ; Explicitly unconnected                                                                            ;
; av_outputenable        ; Output ; Info     ; Explicitly unconnected                                                                            ;
; uav_response           ; Output ; Info     ; Explicitly unconnected                                                                            ;
; av_response            ; Input  ; Info     ; Stuck at GND                                                                                      ;
; uav_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                            ;
; av_writeresponsevalid  ; Input  ; Info     ; Stuck at GND                                                                                      ;
+------------------------+--------+----------+---------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:seg5_s1_translator" ;
+------------------------+--------+----------+---------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                           ;
+------------------------+--------+----------+---------------------------------------------------------------------------------------------------+
; av_read                ; Output ; Info     ; Explicitly unconnected                                                                            ;
; av_begintransfer       ; Output ; Info     ; Explicitly unconnected                                                                            ;
; av_beginbursttransfer  ; Output ; Info     ; Explicitly unconnected                                                                            ;
; av_burstcount          ; Output ; Info     ; Explicitly unconnected                                                                            ;
; av_byteenable          ; Output ; Info     ; Explicitly unconnected                                                                            ;
; av_readdatavalid       ; Input  ; Info     ; Stuck at GND                                                                                      ;
; av_waitrequest         ; Input  ; Info     ; Stuck at GND                                                                                      ;
; av_writebyteenable     ; Output ; Info     ; Explicitly unconnected                                                                            ;
; av_lock                ; Output ; Info     ; Explicitly unconnected                                                                            ;
; av_clken               ; Output ; Info     ; Explicitly unconnected                                                                            ;
; uav_clken              ; Input  ; Info     ; Stuck at GND                                                                                      ;
; av_debugaccess         ; Output ; Info     ; Explicitly unconnected                                                                            ;
; av_outputenable        ; Output ; Info     ; Explicitly unconnected                                                                            ;
; uav_response           ; Output ; Info     ; Explicitly unconnected                                                                            ;
; av_response            ; Input  ; Info     ; Stuck at GND                                                                                      ;
; uav_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                            ;
; av_writeresponsevalid  ; Input  ; Info     ; Stuck at GND                                                                                      ;
+------------------------+--------+----------+---------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:seg6_s1_translator" ;
+------------------------+--------+----------+---------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                           ;
+------------------------+--------+----------+---------------------------------------------------------------------------------------------------+
; av_read                ; Output ; Info     ; Explicitly unconnected                                                                            ;
; av_begintransfer       ; Output ; Info     ; Explicitly unconnected                                                                            ;
; av_beginbursttransfer  ; Output ; Info     ; Explicitly unconnected                                                                            ;
; av_burstcount          ; Output ; Info     ; Explicitly unconnected                                                                            ;
; av_byteenable          ; Output ; Info     ; Explicitly unconnected                                                                            ;
; av_readdatavalid       ; Input  ; Info     ; Stuck at GND                                                                                      ;
; av_waitrequest         ; Input  ; Info     ; Stuck at GND                                                                                      ;
; av_writebyteenable     ; Output ; Info     ; Explicitly unconnected                                                                            ;
; av_lock                ; Output ; Info     ; Explicitly unconnected                                                                            ;
; av_clken               ; Output ; Info     ; Explicitly unconnected                                                                            ;
; uav_clken              ; Input  ; Info     ; Stuck at GND                                                                                      ;
; av_debugaccess         ; Output ; Info     ; Explicitly unconnected                                                                            ;
; av_outputenable        ; Output ; Info     ; Explicitly unconnected                                                                            ;
; uav_response           ; Output ; Info     ; Explicitly unconnected                                                                            ;
; av_response            ; Input  ; Info     ; Stuck at GND                                                                                      ;
; uav_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                            ;
; av_writeresponsevalid  ; Input  ; Info     ; Stuck at GND                                                                                      ;
+------------------------+--------+----------+---------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sw_s1_translator" ;
+------------------------+--------+----------+-------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                         ;
+------------------------+--------+----------+-------------------------------------------------------------------------------------------------+
; av_write               ; Output ; Info     ; Explicitly unconnected                                                                          ;
; av_read                ; Output ; Info     ; Explicitly unconnected                                                                          ;
; av_writedata           ; Output ; Info     ; Explicitly unconnected                                                                          ;
; av_begintransfer       ; Output ; Info     ; Explicitly unconnected                                                                          ;
; av_beginbursttransfer  ; Output ; Info     ; Explicitly unconnected                                                                          ;
; av_burstcount          ; Output ; Info     ; Explicitly unconnected                                                                          ;
; av_byteenable          ; Output ; Info     ; Explicitly unconnected                                                                          ;
; av_readdatavalid       ; Input  ; Info     ; Stuck at GND                                                                                    ;
; av_waitrequest         ; Input  ; Info     ; Stuck at GND                                                                                    ;
; av_writebyteenable     ; Output ; Info     ; Explicitly unconnected                                                                          ;
; av_lock                ; Output ; Info     ; Explicitly unconnected                                                                          ;
; av_chipselect          ; Output ; Info     ; Explicitly unconnected                                                                          ;
; av_clken               ; Output ; Info     ; Explicitly unconnected                                                                          ;
; uav_clken              ; Input  ; Info     ; Stuck at GND                                                                                    ;
; av_debugaccess         ; Output ; Info     ; Explicitly unconnected                                                                          ;
; av_outputenable        ; Output ; Info     ; Explicitly unconnected                                                                          ;
; uav_response           ; Output ; Info     ; Explicitly unconnected                                                                          ;
; av_response            ; Input  ; Info     ; Stuck at GND                                                                                    ;
; uav_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                          ;
; av_writeresponsevalid  ; Input  ; Info     ; Stuck at GND                                                                                    ;
+------------------------+--------+----------+-------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sdram_s1_translator" ;
+------------------------+--------+----------+----------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                            ;
+------------------------+--------+----------+----------------------------------------------------------------------------------------------------+
; av_begintransfer       ; Output ; Info     ; Explicitly unconnected                                                                             ;
; av_beginbursttransfer  ; Output ; Info     ; Explicitly unconnected                                                                             ;
; av_burstcount          ; Output ; Info     ; Explicitly unconnected                                                                             ;
; av_writebyteenable     ; Output ; Info     ; Explicitly unconnected                                                                             ;
; av_lock                ; Output ; Info     ; Explicitly unconnected                                                                             ;
; av_clken               ; Output ; Info     ; Explicitly unconnected                                                                             ;
; uav_clken              ; Input  ; Info     ; Stuck at GND                                                                                       ;
; av_debugaccess         ; Output ; Info     ; Explicitly unconnected                                                                             ;
; av_outputenable        ; Output ; Info     ; Explicitly unconnected                                                                             ;
; uav_response           ; Output ; Info     ; Explicitly unconnected                                                                             ;
; av_response            ; Input  ; Info     ; Stuck at GND                                                                                       ;
; uav_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                             ;
; av_writeresponsevalid  ; Input  ; Info     ; Stuck at GND                                                                                       ;
+------------------------+--------+----------+----------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:timer_s1_translator" ;
+------------------------+--------+----------+----------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                            ;
+------------------------+--------+----------+----------------------------------------------------------------------------------------------------+
; av_read                ; Output ; Info     ; Explicitly unconnected                                                                             ;
; av_begintransfer       ; Output ; Info     ; Explicitly unconnected                                                                             ;
; av_beginbursttransfer  ; Output ; Info     ; Explicitly unconnected                                                                             ;
; av_burstcount          ; Output ; Info     ; Explicitly unconnected                                                                             ;
; av_byteenable          ; Output ; Info     ; Explicitly unconnected                                                                             ;
; av_readdatavalid       ; Input  ; Info     ; Stuck at GND                                                                                       ;
; av_waitrequest         ; Input  ; Info     ; Stuck at GND                                                                                       ;
; av_writebyteenable     ; Output ; Info     ; Explicitly unconnected                                                                             ;
; av_lock                ; Output ; Info     ; Explicitly unconnected                                                                             ;
; av_clken               ; Output ; Info     ; Explicitly unconnected                                                                             ;
; uav_clken              ; Input  ; Info     ; Stuck at GND                                                                                       ;
; av_debugaccess         ; Output ; Info     ; Explicitly unconnected                                                                             ;
; av_outputenable        ; Output ; Info     ; Explicitly unconnected                                                                             ;
; uav_response           ; Output ; Info     ; Explicitly unconnected                                                                             ;
; av_response            ; Input  ; Info     ; Stuck at GND                                                                                       ;
; uav_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                             ;
; av_writeresponsevalid  ; Input  ; Info     ; Stuck at GND                                                                                       ;
+------------------------+--------+----------+----------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:ram_s1_translator" ;
+------------------------+--------+----------+--------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                          ;
+------------------------+--------+----------+--------------------------------------------------------------------------------------------------+
; av_read                ; Output ; Info     ; Explicitly unconnected                                                                           ;
; av_begintransfer       ; Output ; Info     ; Explicitly unconnected                                                                           ;
; av_beginbursttransfer  ; Output ; Info     ; Explicitly unconnected                                                                           ;
; av_burstcount          ; Output ; Info     ; Explicitly unconnected                                                                           ;
; av_readdatavalid       ; Input  ; Info     ; Stuck at GND                                                                                     ;
; av_waitrequest         ; Input  ; Info     ; Stuck at GND                                                                                     ;
; av_writebyteenable     ; Output ; Info     ; Explicitly unconnected                                                                           ;
; av_lock                ; Output ; Info     ; Explicitly unconnected                                                                           ;
; uav_clken              ; Input  ; Info     ; Stuck at GND                                                                                     ;
; av_debugaccess         ; Output ; Info     ; Explicitly unconnected                                                                           ;
; av_outputenable        ; Output ; Info     ; Explicitly unconnected                                                                           ;
; uav_response           ; Output ; Info     ; Explicitly unconnected                                                                           ;
; av_response            ; Input  ; Info     ; Stuck at GND                                                                                     ;
; uav_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                           ;
; av_writeresponsevalid  ; Input  ; Info     ; Stuck at GND                                                                                     ;
+------------------------+--------+----------+--------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_qsys_0_data_master_translator" ;
+------------------------+--------+----------+---------------------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                             ;
+------------------------+--------+----------+---------------------------------------------------------------------------------------------------------------------+
; av_burstcount          ; Input  ; Info     ; Stuck at VCC                                                                                                        ;
; av_beginbursttransfer  ; Input  ; Info     ; Stuck at GND                                                                                                        ;
; av_begintransfer       ; Input  ; Info     ; Stuck at GND                                                                                                        ;
; av_chipselect          ; Input  ; Info     ; Stuck at GND                                                                                                        ;
; av_readdatavalid       ; Output ; Info     ; Explicitly unconnected                                                                                              ;
; av_lock                ; Input  ; Info     ; Stuck at GND                                                                                                        ;
; av_debugaccess         ; Input  ; Info     ; Stuck at GND                                                                                                        ;
; uav_clken              ; Output ; Info     ; Explicitly unconnected                                                                                              ;
; av_clken               ; Input  ; Info     ; Stuck at VCC                                                                                                        ;
; uav_response           ; Input  ; Info     ; Stuck at GND                                                                                                        ;
; av_response            ; Output ; Info     ; Explicitly unconnected                                                                                              ;
; uav_writeresponsevalid ; Input  ; Info     ; Stuck at GND                                                                                                        ;
; av_writeresponsevalid  ; Output ; Info     ; Explicitly unconnected                                                                                              ;
+------------------------+--------+----------+---------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------+
; Port Connectivity Checks: "NUEVO_DESIGN:u0|NUEVO_DESIGN_nios2_qsys_0:nios2_qsys_0" ;
+--------------+--------+----------+-------------------------------------------------+
; Port         ; Type   ; Severity ; Details                                         ;
+--------------+--------+----------+-------------------------------------------------+
; no_ci_readra ; Output ; Info     ; Explicitly unconnected                          ;
+--------------+--------+----------+-------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "NUEVO_DESIGN:u0|NUEVO_DESIGN_hps_0:hps_0|NUEVO_DESIGN_hps_0_hps_io:hps_io|NUEVO_DESIGN_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_hard_memory_controller_top_cyclonev:c0" ;
+-------------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port                    ; Type   ; Severity ; Details                                                                                                                                                                       ;
+-------------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; local_init_done         ; Output ; Info     ; Explicitly unconnected                                                                                                                                                        ;
; local_cal_success       ; Output ; Info     ; Explicitly unconnected                                                                                                                                                        ;
; local_cal_fail          ; Output ; Info     ; Explicitly unconnected                                                                                                                                                        ;
; afi_init_req            ; Output ; Info     ; Explicitly unconnected                                                                                                                                                        ;
; afi_cal_req             ; Output ; Info     ; Explicitly unconnected                                                                                                                                                        ;
; afi_seq_busy            ; Input  ; Info     ; Explicitly unconnected                                                                                                                                                        ;
; afi_ctl_refresh_done    ; Output ; Info     ; Explicitly unconnected                                                                                                                                                        ;
; afi_ctl_long_idle       ; Output ; Info     ; Explicitly unconnected                                                                                                                                                        ;
; mp_cmd_clk_0            ; Input  ; Info     ; Stuck at GND                                                                                                                                                                  ;
; mp_cmd_reset_n_0        ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                  ;
; mp_cmd_clk_1            ; Input  ; Info     ; Stuck at GND                                                                                                                                                                  ;
; mp_cmd_reset_n_1        ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                  ;
; mp_cmd_clk_2            ; Input  ; Info     ; Stuck at GND                                                                                                                                                                  ;
; mp_cmd_reset_n_2        ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                  ;
; mp_cmd_clk_3            ; Input  ; Info     ; Stuck at GND                                                                                                                                                                  ;
; mp_cmd_reset_n_3        ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                  ;
; mp_cmd_clk_4            ; Input  ; Info     ; Stuck at GND                                                                                                                                                                  ;
; mp_cmd_reset_n_4        ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                  ;
; mp_cmd_clk_5            ; Input  ; Info     ; Stuck at GND                                                                                                                                                                  ;
; mp_cmd_reset_n_5        ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                  ;
; mp_rfifo_clk_0          ; Input  ; Info     ; Stuck at GND                                                                                                                                                                  ;
; mp_rfifo_reset_n_0      ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                  ;
; mp_wfifo_clk_0          ; Input  ; Info     ; Stuck at GND                                                                                                                                                                  ;
; mp_wfifo_reset_n_0      ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                  ;
; mp_rfifo_clk_1          ; Input  ; Info     ; Stuck at GND                                                                                                                                                                  ;
; mp_rfifo_reset_n_1      ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                  ;
; mp_wfifo_clk_1          ; Input  ; Info     ; Stuck at GND                                                                                                                                                                  ;
; mp_wfifo_reset_n_1      ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                  ;
; mp_rfifo_clk_2          ; Input  ; Info     ; Stuck at GND                                                                                                                                                                  ;
; mp_rfifo_reset_n_2      ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                  ;
; mp_wfifo_clk_2          ; Input  ; Info     ; Stuck at GND                                                                                                                                                                  ;
; mp_wfifo_reset_n_2      ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                  ;
; mp_rfifo_clk_3          ; Input  ; Info     ; Stuck at GND                                                                                                                                                                  ;
; mp_rfifo_reset_n_3      ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                  ;
; mp_wfifo_clk_3          ; Input  ; Info     ; Stuck at GND                                                                                                                                                                  ;
; mp_wfifo_reset_n_3      ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                  ;
; csr_clk                 ; Input  ; Info     ; Stuck at GND                                                                                                                                                                  ;
; csr_reset_n             ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                  ;
; avl_ready_0             ; Output ; Info     ; Explicitly unconnected                                                                                                                                                        ;
; avl_burstbegin_0        ; Input  ; Info     ; Stuck at GND                                                                                                                                                                  ;
; avl_addr_0              ; Input  ; Info     ; Stuck at GND                                                                                                                                                                  ;
; avl_rdata_valid_0       ; Output ; Info     ; Explicitly unconnected                                                                                                                                                        ;
; avl_rdata_0             ; Output ; Info     ; Explicitly unconnected                                                                                                                                                        ;
; avl_wdata_0             ; Input  ; Info     ; Stuck at GND                                                                                                                                                                  ;
; avl_be_0                ; Input  ; Info     ; Stuck at GND                                                                                                                                                                  ;
; avl_read_req_0          ; Input  ; Info     ; Stuck at GND                                                                                                                                                                  ;
; avl_write_req_0         ; Input  ; Info     ; Stuck at GND                                                                                                                                                                  ;
; avl_size_0              ; Input  ; Info     ; Stuck at GND                                                                                                                                                                  ;
; avl_ready_1             ; Output ; Info     ; Explicitly unconnected                                                                                                                                                        ;
; avl_burstbegin_1        ; Input  ; Info     ; Stuck at GND                                                                                                                                                                  ;
; avl_addr_1              ; Input  ; Info     ; Stuck at GND                                                                                                                                                                  ;
; avl_rdata_valid_1       ; Output ; Info     ; Explicitly unconnected                                                                                                                                                        ;
; avl_rdata_1             ; Output ; Info     ; Explicitly unconnected                                                                                                                                                        ;
; avl_wdata_1             ; Input  ; Info     ; Stuck at GND                                                                                                                                                                  ;
; avl_be_1                ; Input  ; Info     ; Stuck at GND                                                                                                                                                                  ;
; avl_read_req_1          ; Input  ; Info     ; Stuck at GND                                                                                                                                                                  ;
; avl_write_req_1         ; Input  ; Info     ; Stuck at GND                                                                                                                                                                  ;
; avl_size_1              ; Input  ; Info     ; Stuck at GND                                                                                                                                                                  ;
; avl_ready_2             ; Output ; Info     ; Explicitly unconnected                                                                                                                                                        ;
; avl_burstbegin_2        ; Input  ; Info     ; Stuck at GND                                                                                                                                                                  ;
; avl_addr_2              ; Input  ; Info     ; Stuck at GND                                                                                                                                                                  ;
; avl_rdata_valid_2       ; Output ; Info     ; Explicitly unconnected                                                                                                                                                        ;
; avl_rdata_2             ; Output ; Info     ; Explicitly unconnected                                                                                                                                                        ;
; avl_wdata_2             ; Input  ; Info     ; Stuck at GND                                                                                                                                                                  ;
; avl_be_2                ; Input  ; Info     ; Stuck at GND                                                                                                                                                                  ;
; avl_read_req_2          ; Input  ; Info     ; Stuck at GND                                                                                                                                                                  ;
; avl_write_req_2         ; Input  ; Info     ; Stuck at GND                                                                                                                                                                  ;
; avl_size_2              ; Input  ; Info     ; Stuck at GND                                                                                                                                                                  ;
; avl_ready_3             ; Output ; Info     ; Explicitly unconnected                                                                                                                                                        ;
; avl_burstbegin_3        ; Input  ; Info     ; Stuck at GND                                                                                                                                                                  ;
; avl_addr_3              ; Input  ; Info     ; Stuck at GND                                                                                                                                                                  ;
; avl_rdata_valid_3       ; Output ; Info     ; Explicitly unconnected                                                                                                                                                        ;
; avl_rdata_3             ; Output ; Info     ; Explicitly unconnected                                                                                                                                                        ;
; avl_wdata_3             ; Input  ; Info     ; Stuck at GND                                                                                                                                                                  ;
; avl_be_3                ; Input  ; Info     ; Stuck at GND                                                                                                                                                                  ;
; avl_read_req_3          ; Input  ; Info     ; Stuck at GND                                                                                                                                                                  ;
; avl_write_req_3         ; Input  ; Info     ; Stuck at GND                                                                                                                                                                  ;
; avl_size_3              ; Input  ; Info     ; Stuck at GND                                                                                                                                                                  ;
; avl_ready_4             ; Output ; Info     ; Explicitly unconnected                                                                                                                                                        ;
; avl_burstbegin_4        ; Input  ; Info     ; Stuck at GND                                                                                                                                                                  ;
; avl_addr_4              ; Input  ; Info     ; Stuck at GND                                                                                                                                                                  ;
; avl_rdata_valid_4       ; Output ; Info     ; Explicitly unconnected                                                                                                                                                        ;
; avl_rdata_4             ; Output ; Info     ; Explicitly unconnected                                                                                                                                                        ;
; avl_wdata_4             ; Input  ; Info     ; Stuck at GND                                                                                                                                                                  ;
; avl_be_4                ; Input  ; Info     ; Stuck at GND                                                                                                                                                                  ;
; avl_read_req_4          ; Input  ; Info     ; Stuck at GND                                                                                                                                                                  ;
; avl_write_req_4         ; Input  ; Info     ; Stuck at GND                                                                                                                                                                  ;
; avl_size_4              ; Input  ; Info     ; Stuck at GND                                                                                                                                                                  ;
; avl_ready_5             ; Output ; Info     ; Explicitly unconnected                                                                                                                                                        ;
; avl_burstbegin_5        ; Input  ; Info     ; Stuck at GND                                                                                                                                                                  ;
; avl_addr_5              ; Input  ; Info     ; Stuck at GND                                                                                                                                                                  ;
; avl_rdata_valid_5       ; Output ; Info     ; Explicitly unconnected                                                                                                                                                        ;
; avl_rdata_5             ; Output ; Info     ; Explicitly unconnected                                                                                                                                                        ;
; avl_wdata_5             ; Input  ; Info     ; Stuck at GND                                                                                                                                                                  ;
; avl_be_5                ; Input  ; Info     ; Stuck at GND                                                                                                                                                                  ;
; avl_read_req_5          ; Input  ; Info     ; Stuck at GND                                                                                                                                                                  ;
; avl_write_req_5         ; Input  ; Info     ; Stuck at GND                                                                                                                                                                  ;
; avl_size_5              ; Input  ; Info     ; Stuck at GND                                                                                                                                                                  ;
; csr_write_req           ; Input  ; Info     ; Stuck at GND                                                                                                                                                                  ;
; csr_read_req            ; Input  ; Info     ; Stuck at GND                                                                                                                                                                  ;
; csr_waitrequest         ; Output ; Info     ; Explicitly unconnected                                                                                                                                                        ;
; csr_addr                ; Input  ; Info     ; Stuck at GND                                                                                                                                                                  ;
; csr_be                  ; Input  ; Info     ; Stuck at GND                                                                                                                                                                  ;
; csr_wdata               ; Input  ; Info     ; Stuck at GND                                                                                                                                                                  ;
; csr_rdata               ; Output ; Info     ; Explicitly unconnected                                                                                                                                                        ;
; csr_rdata_valid         ; Output ; Info     ; Explicitly unconnected                                                                                                                                                        ;
; local_multicast         ; Input  ; Info     ; Stuck at GND                                                                                                                                                                  ;
; local_refresh_req       ; Input  ; Info     ; Stuck at GND                                                                                                                                                                  ;
; local_refresh_chip      ; Input  ; Info     ; Stuck at GND                                                                                                                                                                  ;
; local_refresh_ack       ; Output ; Info     ; Explicitly unconnected                                                                                                                                                        ;
; local_self_rfsh_req     ; Input  ; Info     ; Stuck at GND                                                                                                                                                                  ;
; local_self_rfsh_chip    ; Input  ; Info     ; Stuck at GND                                                                                                                                                                  ;
; local_self_rfsh_ack     ; Output ; Info     ; Explicitly unconnected                                                                                                                                                        ;
; local_deep_powerdn_req  ; Input  ; Info     ; Stuck at GND                                                                                                                                                                  ;
; local_deep_powerdn_chip ; Input  ; Info     ; Stuck at GND                                                                                                                                                                  ;
; local_deep_powerdn_ack  ; Output ; Info     ; Explicitly unconnected                                                                                                                                                        ;
; local_powerdn_ack       ; Output ; Info     ; Explicitly unconnected                                                                                                                                                        ;
; local_priority          ; Input  ; Info     ; Stuck at GND                                                                                                                                                                  ;
; bonding_in_1            ; Input  ; Info     ; Stuck at GND                                                                                                                                                                  ;
; bonding_in_2            ; Input  ; Info     ; Stuck at GND                                                                                                                                                                  ;
; bonding_in_3            ; Input  ; Info     ; Stuck at GND                                                                                                                                                                  ;
; bonding_out_1           ; Output ; Info     ; Explicitly unconnected                                                                                                                                                        ;
; bonding_out_2           ; Output ; Info     ; Explicitly unconnected                                                                                                                                                        ;
; bonding_out_3           ; Output ; Info     ; Explicitly unconnected                                                                                                                                                        ;
; ctl_init_req            ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                      ;
; local_sts_ctl_empty     ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                      ;
+-------------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "NUEVO_DESIGN:u0|NUEVO_DESIGN_hps_0:hps_0|NUEVO_DESIGN_hps_0_hps_io:hps_io|NUEVO_DESIGN_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst" ;
+---------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port                ; Type   ; Severity ; Details                                                                                                                                                                                                                                                                                                                             ;
+---------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; dll_offsetdelay_in  ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND.                                                                                                                                                                                        ;
; capture_strobe_in   ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND.                                                                                                                                                                                        ;
; capture_strobe_n_in ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND.                                                                                                                                                                                        ;
; capture_strobe_ena  ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND.                                                                                                                                                                                        ;
; output_strobe_out   ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                            ;
; output_strobe_n_out ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                            ;
; dr_clock_in         ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND.                                                                                                                                                                                        ;
; read_data_in        ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND.                                                                                                                                                                                        ;
; write_data_out      ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                            ;
+---------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "NUEVO_DESIGN:u0|NUEVO_DESIGN_hps_0:hps_0|NUEVO_DESIGN_hps_0_hps_io:hps_io|NUEVO_DESIGN_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs" ;
+--------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port               ; Type   ; Severity ; Details                                                                                                                                                                                                                                                                  ;
+--------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; capture_strobe_out ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                      ;
+--------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "NUEVO_DESIGN:u0|NUEVO_DESIGN_hps_0:hps_0|NUEVO_DESIGN_hps_0_hps_io:hps_io|NUEVO_DESIGN_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_generic_ddio:ureset_n_pad" ;
+----------------+-------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port           ; Type  ; Severity ; Details                                                                                                                                                                                                                                                                                                                  ;
+----------------+-------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; halfratebypass ; Input ; Info     ; Stuck at VCC                                                                                                                                                                                                                                                                                                             ;
+----------------+-------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "NUEVO_DESIGN:u0|NUEVO_DESIGN_hps_0:hps_0|NUEVO_DESIGN_hps_0_hps_io:hps_io|NUEVO_DESIGN_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_generic_ddio:ucmd_pad" ;
+----------------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port           ; Type  ; Severity ; Details                                                                                                                                                                                                                                                                                                              ;
+----------------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; halfratebypass ; Input ; Info     ; Stuck at VCC                                                                                                                                                                                                                                                                                                         ;
+----------------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "NUEVO_DESIGN:u0|NUEVO_DESIGN_hps_0:hps_0|NUEVO_DESIGN_hps_0_hps_io:hps_io|NUEVO_DESIGN_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_generic_ddio:ubank_pad" ;
+----------------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port           ; Type  ; Severity ; Details                                                                                                                                                                                                                                                                                                               ;
+----------------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; halfratebypass ; Input ; Info     ; Stuck at VCC                                                                                                                                                                                                                                                                                                          ;
+----------------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "NUEVO_DESIGN:u0|NUEVO_DESIGN_hps_0:hps_0|NUEVO_DESIGN_hps_0_hps_io:hps_io|NUEVO_DESIGN_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_generic_ddio:uaddress_pad" ;
+----------------+-------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port           ; Type  ; Severity ; Details                                                                                                                                                                                                                                                                                                                  ;
+----------------+-------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; halfratebypass ; Input ; Info     ; Stuck at VCC                                                                                                                                                                                                                                                                                                             ;
+----------------+-------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "NUEVO_DESIGN:u0|NUEVO_DESIGN_hps_0:hps_0|NUEVO_DESIGN_hps_0_hps_io:hps_io|NUEVO_DESIGN_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[22].acv_ac_ldc" ;
+---------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                                                                                                                                                                                                                                 ;
+---------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; afi_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                ;
; avl_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                ;
; adc_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                ;
; hr_clk  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                ;
+---------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "NUEVO_DESIGN:u0|NUEVO_DESIGN_hps_0:hps_0|NUEVO_DESIGN_hps_0_hps_io:hps_io|NUEVO_DESIGN_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[21].acv_ac_ldc" ;
+---------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                                                                                                                                                                                                                                 ;
+---------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; afi_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                ;
; avl_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                ;
; adc_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                ;
; hr_clk  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                ;
+---------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "NUEVO_DESIGN:u0|NUEVO_DESIGN_hps_0:hps_0|NUEVO_DESIGN_hps_0_hps_io:hps_io|NUEVO_DESIGN_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[20].acv_ac_ldc" ;
+---------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                                                                                                                                                                                                                                 ;
+---------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; afi_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                ;
; avl_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                ;
; adc_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                ;
; hr_clk  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                ;
+---------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "NUEVO_DESIGN:u0|NUEVO_DESIGN_hps_0:hps_0|NUEVO_DESIGN_hps_0_hps_io:hps_io|NUEVO_DESIGN_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[19].acv_ac_ldc" ;
+---------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                                                                                                                                                                                                                                 ;
+---------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; afi_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                ;
; avl_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                ;
; adc_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                ;
; hr_clk  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                ;
+---------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "NUEVO_DESIGN:u0|NUEVO_DESIGN_hps_0:hps_0|NUEVO_DESIGN_hps_0_hps_io:hps_io|NUEVO_DESIGN_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[18].acv_ac_ldc" ;
+---------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                                                                                                                                                                                                                                 ;
+---------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; afi_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                ;
; avl_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                ;
; adc_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                ;
; hr_clk  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                ;
+---------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "NUEVO_DESIGN:u0|NUEVO_DESIGN_hps_0:hps_0|NUEVO_DESIGN_hps_0_hps_io:hps_io|NUEVO_DESIGN_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[17].acv_ac_ldc" ;
+---------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                                                                                                                                                                                                                                 ;
+---------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; afi_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                ;
; avl_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                ;
; adc_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                ;
; hr_clk  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                ;
+---------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "NUEVO_DESIGN:u0|NUEVO_DESIGN_hps_0:hps_0|NUEVO_DESIGN_hps_0_hps_io:hps_io|NUEVO_DESIGN_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[16].acv_ac_ldc" ;
+---------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                                                                                                                                                                                                                                 ;
+---------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; afi_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                ;
; avl_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                ;
; adc_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                ;
; hr_clk  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                ;
+---------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "NUEVO_DESIGN:u0|NUEVO_DESIGN_hps_0:hps_0|NUEVO_DESIGN_hps_0_hps_io:hps_io|NUEVO_DESIGN_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[15].acv_ac_ldc" ;
+---------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                                                                                                                                                                                                                                 ;
+---------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; afi_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                ;
; avl_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                ;
; adc_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                ;
; hr_clk  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                ;
+---------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "NUEVO_DESIGN:u0|NUEVO_DESIGN_hps_0:hps_0|NUEVO_DESIGN_hps_0_hps_io:hps_io|NUEVO_DESIGN_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[14].acv_ac_ldc" ;
+---------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                                                                                                                                                                                                                                 ;
+---------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; afi_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                ;
; avl_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                ;
; adc_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                ;
; hr_clk  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                ;
+---------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "NUEVO_DESIGN:u0|NUEVO_DESIGN_hps_0:hps_0|NUEVO_DESIGN_hps_0_hps_io:hps_io|NUEVO_DESIGN_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[13].acv_ac_ldc" ;
+---------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                                                                                                                                                                                                                                 ;
+---------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; afi_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                ;
; avl_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                ;
; adc_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                ;
; hr_clk  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                ;
+---------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "NUEVO_DESIGN:u0|NUEVO_DESIGN_hps_0:hps_0|NUEVO_DESIGN_hps_0_hps_io:hps_io|NUEVO_DESIGN_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[12].acv_ac_ldc" ;
+---------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                                                                                                                                                                                                                                 ;
+---------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; afi_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                ;
; avl_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                ;
; adc_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                ;
; hr_clk  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                ;
+---------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "NUEVO_DESIGN:u0|NUEVO_DESIGN_hps_0:hps_0|NUEVO_DESIGN_hps_0_hps_io:hps_io|NUEVO_DESIGN_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[11].acv_ac_ldc" ;
+---------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                                                                                                                                                                                                                                 ;
+---------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; afi_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                ;
; avl_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                ;
; adc_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                ;
; hr_clk  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                ;
+---------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "NUEVO_DESIGN:u0|NUEVO_DESIGN_hps_0:hps_0|NUEVO_DESIGN_hps_0_hps_io:hps_io|NUEVO_DESIGN_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[10].acv_ac_ldc" ;
+---------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                                                                                                                                                                                                                                 ;
+---------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; afi_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                ;
; avl_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                ;
; adc_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                ;
; hr_clk  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                ;
+---------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "NUEVO_DESIGN:u0|NUEVO_DESIGN_hps_0:hps_0|NUEVO_DESIGN_hps_0_hps_io:hps_io|NUEVO_DESIGN_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[9].acv_ac_ldc" ;
+---------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                                                                                                                                                                                                                                ;
+---------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; afi_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                               ;
; avl_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                               ;
; adc_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                               ;
; hr_clk  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                               ;
+---------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "NUEVO_DESIGN:u0|NUEVO_DESIGN_hps_0:hps_0|NUEVO_DESIGN_hps_0_hps_io:hps_io|NUEVO_DESIGN_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[8].acv_ac_ldc" ;
+---------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                                                                                                                                                                                                                                ;
+---------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; afi_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                               ;
; avl_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                               ;
; adc_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                               ;
; hr_clk  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                               ;
+---------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "NUEVO_DESIGN:u0|NUEVO_DESIGN_hps_0:hps_0|NUEVO_DESIGN_hps_0_hps_io:hps_io|NUEVO_DESIGN_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[7].acv_ac_ldc" ;
+---------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                                                                                                                                                                                                                                ;
+---------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; afi_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                               ;
; avl_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                               ;
; adc_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                               ;
; hr_clk  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                               ;
+---------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "NUEVO_DESIGN:u0|NUEVO_DESIGN_hps_0:hps_0|NUEVO_DESIGN_hps_0_hps_io:hps_io|NUEVO_DESIGN_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[6].acv_ac_ldc" ;
+---------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                                                                                                                                                                                                                                ;
+---------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; afi_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                               ;
; avl_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                               ;
; adc_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                               ;
; hr_clk  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                               ;
+---------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "NUEVO_DESIGN:u0|NUEVO_DESIGN_hps_0:hps_0|NUEVO_DESIGN_hps_0_hps_io:hps_io|NUEVO_DESIGN_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[5].acv_ac_ldc" ;
+---------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                                                                                                                                                                                                                                ;
+---------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; afi_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                               ;
; avl_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                               ;
; adc_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                               ;
; hr_clk  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                               ;
+---------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "NUEVO_DESIGN:u0|NUEVO_DESIGN_hps_0:hps_0|NUEVO_DESIGN_hps_0_hps_io:hps_io|NUEVO_DESIGN_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[4].acv_ac_ldc" ;
+---------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                                                                                                                                                                                                                                ;
+---------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; afi_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                               ;
; avl_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                               ;
; adc_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                               ;
; hr_clk  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                               ;
+---------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "NUEVO_DESIGN:u0|NUEVO_DESIGN_hps_0:hps_0|NUEVO_DESIGN_hps_0_hps_io:hps_io|NUEVO_DESIGN_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[3].acv_ac_ldc" ;
+---------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                                                                                                                                                                                                                                ;
+---------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; afi_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                               ;
; avl_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                               ;
; adc_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                               ;
; hr_clk  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                               ;
+---------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "NUEVO_DESIGN:u0|NUEVO_DESIGN_hps_0:hps_0|NUEVO_DESIGN_hps_0_hps_io:hps_io|NUEVO_DESIGN_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[2].acv_ac_ldc" ;
+---------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                                                                                                                                                                                                                                ;
+---------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; afi_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                               ;
; avl_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                               ;
; adc_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                               ;
; hr_clk  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                               ;
+---------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "NUEVO_DESIGN:u0|NUEVO_DESIGN_hps_0:hps_0|NUEVO_DESIGN_hps_0_hps_io:hps_io|NUEVO_DESIGN_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[1].acv_ac_ldc" ;
+---------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                                                                                                                                                                                                                                ;
+---------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; afi_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                               ;
; avl_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                               ;
; adc_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                               ;
; hr_clk  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                               ;
+---------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "NUEVO_DESIGN:u0|NUEVO_DESIGN_hps_0:hps_0|NUEVO_DESIGN_hps_0_hps_io:hps_io|NUEVO_DESIGN_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[0].acv_ac_ldc" ;
+---------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                                                                                                                                                                                                                                ;
+---------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; afi_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                               ;
; avl_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                               ;
; adc_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                               ;
; hr_clk  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                               ;
+---------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "NUEVO_DESIGN:u0|NUEVO_DESIGN_hps_0:hps_0|NUEVO_DESIGN_hps_0_hps_io:hps_io|NUEVO_DESIGN_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads" ;
+------------------+-------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port             ; Type  ; Severity ; Details                                                                                                                                                                                                                                                                         ;
+------------------+-------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; phy_ddio_address ; Input ; Warning  ; Input port expression (64 bits) is wider than the input port (52 bits) it drives.  The 12 most-significant bit(s) in the expression will be dangling if they have no other fanouts.                                                                                             ;
; phy_ddio_cs_n    ; Input ; Warning  ; Input port expression (8 bits) is wider than the input port (4 bits) it drives.  The 4 most-significant bit(s) in the expression will be dangling if they have no other fanouts.                                                                                                ;
; phy_ddio_cke     ; Input ; Warning  ; Input port expression (8 bits) is wider than the input port (4 bits) it drives.  The 4 most-significant bit(s) in the expression will be dangling if they have no other fanouts.                                                                                                ;
; phy_ddio_odt     ; Input ; Warning  ; Input port expression (8 bits) is wider than the input port (4 bits) it drives.  The 4 most-significant bit(s) in the expression will be dangling if they have no other fanouts.                                                                                                ;
+------------------+-------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "NUEVO_DESIGN:u0|NUEVO_DESIGN_hps_0:hps_0|NUEVO_DESIGN_hps_0_hps_io:hps_io|NUEVO_DESIGN_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads" ;
+-----------------------------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port                        ; Type  ; Severity ; Details                                                                                                                                                                                                           ;
+-----------------------------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; phy_ddio_dmdout             ; Input ; Warning  ; Input port expression (20 bits) is smaller than the input port (25 bits) it drives.  Extra input bit(s) "phy_ddio_dmdout[24..20]" will be connected to GND.                                                       ;
; seq_read_latency_counter    ; Input ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND.                                                                      ;
; seq_read_increment_vfifo_fr ; Input ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND.                                                                      ;
; seq_read_increment_vfifo_hr ; Input ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND.                                                                      ;
+-----------------------------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "NUEVO_DESIGN:u0|NUEVO_DESIGN_hps_0:hps_0|NUEVO_DESIGN_hps_0_hps_io:hps_io|NUEVO_DESIGN_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc" ;
+--------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port   ; Type   ; Severity ; Details                                                                                                                                                                                                                        ;
+--------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; hr_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                       ;
+--------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "NUEVO_DESIGN:u0|NUEVO_DESIGN_hps_0:hps_0|NUEVO_DESIGN_hps_0_hps_io:hps_io|NUEVO_DESIGN_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0" ;
+---------------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------+
; Port                      ; Type   ; Severity ; Details                                                                                                                                ;
+---------------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------+
; afi_reset_export_n        ; Output ; Info     ; Explicitly unconnected                                                                                                                 ;
; avl_clk                   ; Output ; Info     ; Explicitly unconnected                                                                                                                 ;
; avl_reset_n               ; Output ; Info     ; Explicitly unconnected                                                                                                                 ;
; scc_clk                   ; Output ; Info     ; Explicitly unconnected                                                                                                                 ;
; scc_reset_n               ; Output ; Info     ; Explicitly unconnected                                                                                                                 ;
; avl_address               ; Input  ; Info     ; Explicitly unconnected                                                                                                                 ;
; avl_write                 ; Input  ; Info     ; Explicitly unconnected                                                                                                                 ;
; avl_writedata             ; Input  ; Info     ; Explicitly unconnected                                                                                                                 ;
; avl_read                  ; Input  ; Info     ; Explicitly unconnected                                                                                                                 ;
; avl_readdata              ; Output ; Info     ; Explicitly unconnected                                                                                                                 ;
; avl_waitrequest           ; Output ; Info     ; Explicitly unconnected                                                                                                                 ;
; scc_data                  ; Input  ; Info     ; Explicitly unconnected                                                                                                                 ;
; scc_dqs_ena               ; Input  ; Info     ; Explicitly unconnected                                                                                                                 ;
; scc_dqs_io_ena            ; Input  ; Info     ; Explicitly unconnected                                                                                                                 ;
; scc_dq_ena                ; Input  ; Info     ; Explicitly unconnected                                                                                                                 ;
; scc_dm_ena                ; Input  ; Info     ; Explicitly unconnected                                                                                                                 ;
; capture_strobe_tracking   ; Output ; Info     ; Explicitly unconnected                                                                                                                 ;
; scc_upd                   ; Input  ; Info     ; Explicitly unconnected                                                                                                                 ;
; csr_soft_reset_req        ; Input  ; Info     ; Stuck at GND                                                                                                                           ;
; io_intaddrdout            ; Input  ; Info     ; Stuck at GND                                                                                                                           ;
; io_intbadout              ; Input  ; Info     ; Stuck at GND                                                                                                                           ;
; io_intcasndout            ; Input  ; Info     ; Stuck at GND                                                                                                                           ;
; io_intckdout              ; Input  ; Info     ; Stuck at GND                                                                                                                           ;
; io_intckedout             ; Input  ; Info     ; Stuck at GND                                                                                                                           ;
; io_intckndout             ; Input  ; Info     ; Stuck at GND                                                                                                                           ;
; io_intcsndout             ; Input  ; Info     ; Stuck at GND                                                                                                                           ;
; io_intdmdout              ; Input  ; Info     ; Stuck at GND                                                                                                                           ;
; io_intdqdin               ; Output ; Info     ; Explicitly unconnected                                                                                                                 ;
; io_intdqdout              ; Input  ; Info     ; Stuck at GND                                                                                                                           ;
; io_intdqoe                ; Input  ; Info     ; Stuck at GND                                                                                                                           ;
; io_intdqsbdout            ; Input  ; Info     ; Stuck at GND                                                                                                                           ;
; io_intdqsboe              ; Input  ; Info     ; Stuck at GND                                                                                                                           ;
; io_intdqsdout             ; Input  ; Info     ; Stuck at GND                                                                                                                           ;
; io_intdqslogicdqsena      ; Input  ; Info     ; Stuck at GND                                                                                                                           ;
; io_intdqslogicfiforeset   ; Input  ; Info     ; Stuck at GND                                                                                                                           ;
; io_intdqslogicincrdataen  ; Input  ; Info     ; Stuck at GND                                                                                                                           ;
; io_intdqslogicincwrptr    ; Input  ; Info     ; Stuck at GND                                                                                                                           ;
; io_intdqslogicoct         ; Input  ; Info     ; Stuck at GND                                                                                                                           ;
; io_intdqslogicrdatavalid  ; Output ; Info     ; Explicitly unconnected                                                                                                                 ;
; io_intdqslogicreadlatency ; Input  ; Info     ; Stuck at GND                                                                                                                           ;
; io_intdqsoe               ; Input  ; Info     ; Stuck at GND                                                                                                                           ;
; io_intodtdout             ; Input  ; Info     ; Stuck at GND                                                                                                                           ;
; io_intrasndout            ; Input  ; Info     ; Stuck at GND                                                                                                                           ;
; io_intresetndout          ; Input  ; Info     ; Stuck at GND                                                                                                                           ;
; io_intwendout             ; Input  ; Info     ; Stuck at GND                                                                                                                           ;
; io_intafirlat             ; Output ; Info     ; Explicitly unconnected                                                                                                                 ;
; io_intafiwlat             ; Output ; Info     ; Explicitly unconnected                                                                                                                 ;
; phy_clk                   ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                               ;
; phy_reset_n               ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                               ;
+---------------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "NUEVO_DESIGN:u0|NUEVO_DESIGN_hps_0:hps_0|NUEVO_DESIGN_hps_0_hps_io:hps_io|NUEVO_DESIGN_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst"           ;
+----------------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port           ; Type  ; Severity ; Details                                                                                                                                      ;
+----------------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; pll_ref_clk    ; Input ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; global_reset_n ; Input ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; soft_reset_n   ; Input ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
+----------------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "NUEVO_DESIGN:u0|NUEVO_DESIGN_SDRAM:sdram|NUEVO_DESIGN_SDRAM_input_efifo_module:the_NUEVO_DESIGN_SDRAM_input_efifo_module" ;
+--------------+--------+----------+-------------------------------------------------------------------------------------------------------------------+
; Port         ; Type   ; Severity ; Details                                                                                                           ;
+--------------+--------+----------+-------------------------------------------------------------------------------------------------------------------+
; almost_empty ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                               ;
; almost_full  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                               ;
+--------------+--------+----------+-------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------+
; Port Connectivity Checks: "NUEVO_DESIGN:u0|NUEVO_DESIGN_ROM:rom" ;
+--------+-------+----------+--------------------------------------+
; Port   ; Type  ; Severity ; Details                              ;
+--------+-------+----------+--------------------------------------+
; freeze ; Input ; Info     ; Stuck at GND                         ;
+--------+-------+----------+--------------------------------------+


+------------------------------------------------------------------+
; Port Connectivity Checks: "NUEVO_DESIGN:u0|NUEVO_DESIGN_RAM:ram" ;
+--------+-------+----------+--------------------------------------+
; Port   ; Type  ; Severity ; Details                              ;
+--------+-------+----------+--------------------------------------+
; freeze ; Input ; Info     ; Stuck at GND                         ;
+--------+-------+----------+--------------------------------------+


+----------------------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition            ;
+--------------------------------------------------------+-------+
; Type                                                   ; Count ;
+--------------------------------------------------------+-------+
; arriav_ff                                              ; 3671  ;
;     CLR                                                ; 950   ;
;     CLR SCLR                                           ; 33    ;
;     CLR SLD                                            ; 81    ;
;     ENA                                                ; 141   ;
;     ENA CLR                                            ; 1726  ;
;     ENA CLR SCLR                                       ; 124   ;
;     ENA CLR SCLR SLD                                   ; 38    ;
;     ENA CLR SLD                                        ; 564   ;
;     plain                                              ; 14    ;
; arriav_hps_interface_boot_from_fpga                    ; 1     ;
; arriav_hps_interface_clocks_resets                     ; 1     ;
; arriav_hps_interface_dbg_apb                           ; 1     ;
; arriav_hps_interface_fpga2hps                          ; 1     ;
; arriav_hps_interface_fpga2sdram                        ; 1     ;
; arriav_hps_interface_hps2fpga                          ; 1     ;
; arriav_hps_interface_hps2fpga_light_weight             ; 1     ;
; arriav_hps_interface_tpiu_trace                        ; 1     ;
; arriav_io_obuf                                         ; 16    ;
; arriav_lcell_comb                                      ; 5033  ;
;     arith                                              ; 454   ;
;         0 data inputs                                  ; 4     ;
;         1 data inputs                                  ; 200   ;
;         2 data inputs                                  ; 125   ;
;         3 data inputs                                  ; 44    ;
;         4 data inputs                                  ; 41    ;
;         5 data inputs                                  ; 40    ;
;     extend                                             ; 50    ;
;         7 data inputs                                  ; 50    ;
;     normal                                             ; 4405  ;
;         0 data inputs                                  ; 3     ;
;         1 data inputs                                  ; 58    ;
;         2 data inputs                                  ; 428   ;
;         3 data inputs                                  ; 928   ;
;         4 data inputs                                  ; 1315  ;
;         5 data inputs                                  ; 1007  ;
;         6 data inputs                                  ; 666   ;
;     shared                                             ; 124   ;
;         1 data inputs                                  ; 104   ;
;         2 data inputs                                  ; 10    ;
;         4 data inputs                                  ; 10    ;
; arriav_mac                                             ; 2     ;
; blackbox                                               ; 1     ;
;                 UEVO_DESIGN_hps_0_hps_io_border:border ; 1     ;
; boundary_port                                          ; 144   ;
; stratixv_ram_block                                     ; 455   ;
;                                                        ;       ;
; Max LUT depth                                          ; 10.20 ;
; Average LUT depth                                      ; 3.46  ;
+--------------------------------------------------------+-------+


+-----------------------------------------------------------------------------------------+
; Post-Synthesis Netlist Statistics for Partition NUEVO_DESIGN_hps_0_hps_io_border:border ;
+------------------------------------+----------------------------------------------------+
; Type                               ; Count                                              ;
+------------------------------------+----------------------------------------------------+
; arriav_clk_phase_select            ; 29                                                 ;
; arriav_ddio_in                     ; 8                                                  ;
; arriav_ddio_oe                     ; 1                                                  ;
; arriav_ddio_out                    ; 114                                                ;
; arriav_delay_chain                 ; 31                                                 ;
; arriav_dll                         ; 1                                                  ;
; arriav_dqs_config                  ; 1                                                  ;
; arriav_dqs_delay_chain             ; 1                                                  ;
; arriav_dqs_enable_ctrl             ; 1                                                  ;
; arriav_ff                          ; 9                                                  ;
;     plain                          ; 9                                                  ;
; arriav_hps_sdram_pll               ; 1                                                  ;
; arriav_io_config                   ; 10                                                 ;
; arriav_io_ibuf                     ; 9                                                  ;
; arriav_io_obuf                     ; 13                                                 ;
; arriav_ir_fifo_userdes             ; 8                                                  ;
; arriav_lcell_comb                  ; 1                                                  ;
;     normal                         ; 1                                                  ;
;         0 data inputs              ; 1                                                  ;
; arriav_leveling_delay_chain        ; 29                                                 ;
; arriav_lfifo                       ; 1                                                  ;
; arriav_mem_phy                     ; 1                                                  ;
; arriav_read_fifo_read_clock_select ; 8                                                  ;
; arriav_vfifo                       ; 1                                                  ;
; boundary_port                      ; 37                                                 ;
; cyclonev_hmc                       ; 1                                                  ;
; cyclonev_termination               ; 1                                                  ;
; cyclonev_termination_logic         ; 1                                                  ;
; stratixv_pseudo_diff_out           ; 2                                                  ;
;                                    ;                                                    ;
; Max LUT depth                      ; 0.00                                               ;
; Average LUT depth                  ; 0.00                                               ;
+------------------------------------+----------------------------------------------------+


+---------------------------------------------------------------+
; Post-Synthesis Netlist Statistics for Partition pzdyqx:nabboc ;
+-----------------------+---------------------------------------+
; Type                  ; Count                                 ;
+-----------------------+---------------------------------------+
; arriav_ff             ; 72                                    ;
;     CLR               ; 4                                     ;
;     ENA CLR           ; 11                                    ;
;     ENA SLD           ; 12                                    ;
;     SCLR              ; 18                                    ;
;     plain             ; 27                                    ;
; arriav_lcell_comb     ; 94                                    ;
;     extend            ; 3                                     ;
;         7 data inputs ; 3                                     ;
;     normal            ; 91                                    ;
;         1 data inputs ; 24                                    ;
;         2 data inputs ; 14                                    ;
;         3 data inputs ; 7                                     ;
;         4 data inputs ; 18                                    ;
;         5 data inputs ; 15                                    ;
;         6 data inputs ; 13                                    ;
; boundary_port         ; 15                                    ;
;                       ;                                       ;
; Max LUT depth         ; 15.00                                 ;
; Average LUT depth     ; 2.78                                  ;
+-----------------------+---------------------------------------+


+--------------------------------------------------------+
; Elapsed Time Per Partition                             ;
+-----------------------------------------+--------------+
; Partition Name                          ; Elapsed Time ;
+-----------------------------------------+--------------+
; Top                                     ; 00:00:08     ;
; NUEVO_DESIGN_hps_0_hps_io_border:border ; 00:00:00     ;
; pzdyqx:nabboc                           ; 00:00:00     ;
+-----------------------------------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition
    Info: Processing started: Tue Oct 03 06:32:15 2023
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off HPS_FPGA -c HPS_FPGA
Info (20030): Parallel compilation is enabled and will use 14 of the 14 processors detected
Info (12248): Elaborating Platform Designer system entity "NUEVO_DESIGN.qsys"
Info (12250): 2023.10.03.06:32:25 Progress: Loading NUEVO/NUEVO_DESIGN.qsys
Info (12250): 2023.10.03.06:32:26 Progress: Reading input file
Info (12250): 2023.10.03.06:32:26 Progress: Adding KEYS [altera_avalon_pio 18.1]
Info (12250): 2023.10.03.06:32:26 Progress: Parameterizing module KEYS
Info (12250): 2023.10.03.06:32:26 Progress: Adding LEDS [altera_avalon_pio 18.1]
Info (12250): 2023.10.03.06:32:26 Progress: Parameterizing module LEDS
Info (12250): 2023.10.03.06:32:26 Progress: Adding RAM [altera_avalon_onchip_memory2 18.1]
Info (12250): 2023.10.03.06:32:26 Progress: Parameterizing module RAM
Info (12250): 2023.10.03.06:32:26 Progress: Adding ROM [altera_avalon_onchip_memory2 18.1]
Info (12250): 2023.10.03.06:32:26 Progress: Parameterizing module ROM
Info (12250): 2023.10.03.06:32:26 Progress: Adding SDRAM [altera_avalon_new_sdram_controller 18.1]
Info (12250): 2023.10.03.06:32:26 Progress: Parameterizing module SDRAM
Info (12250): 2023.10.03.06:32:26 Progress: Adding SEG1 [altera_avalon_pio 18.1]
Info (12250): 2023.10.03.06:32:26 Progress: Parameterizing module SEG1
Info (12250): 2023.10.03.06:32:26 Progress: Adding SEG2 [altera_avalon_pio 18.1]
Info (12250): 2023.10.03.06:32:26 Progress: Parameterizing module SEG2
Info (12250): 2023.10.03.06:32:26 Progress: Adding SEG3 [altera_avalon_pio 18.1]
Info (12250): 2023.10.03.06:32:26 Progress: Parameterizing module SEG3
Info (12250): 2023.10.03.06:32:26 Progress: Adding SEG4 [altera_avalon_pio 18.1]
Info (12250): 2023.10.03.06:32:26 Progress: Parameterizing module SEG4
Info (12250): 2023.10.03.06:32:26 Progress: Adding SEG5 [altera_avalon_pio 18.1]
Info (12250): 2023.10.03.06:32:26 Progress: Parameterizing module SEG5
Info (12250): 2023.10.03.06:32:26 Progress: Adding SEG6 [altera_avalon_pio 18.1]
Info (12250): 2023.10.03.06:32:26 Progress: Parameterizing module SEG6
Info (12250): 2023.10.03.06:32:26 Progress: Adding SW [altera_avalon_pio 18.1]
Info (12250): 2023.10.03.06:32:26 Progress: Parameterizing module SW
Info (12250): 2023.10.03.06:32:26 Progress: Adding TIMER [altera_avalon_timer 18.1]
Info (12250): 2023.10.03.06:32:26 Progress: Parameterizing module TIMER
Info (12250): 2023.10.03.06:32:26 Progress: Adding clk_0 [clock_source 18.1]
Info (12250): 2023.10.03.06:32:26 Progress: Parameterizing module clk_0
Info (12250): 2023.10.03.06:32:26 Progress: Adding hps_0 [altera_hps 18.1]
Info (12250): 2023.10.03.06:32:27 Progress: Parameterizing module hps_0
Info (12250): 2023.10.03.06:32:27 Progress: Adding nios2_qsys_0 [altera_nios2_qsys 16.1]
Info (12250): 2023.10.03.06:32:27 Progress: Parameterizing module nios2_qsys_0
Info (12250): 2023.10.03.06:32:27 Progress: Building connections
Info (12250): 2023.10.03.06:32:27 Progress: Parameterizing connections
Info (12250): 2023.10.03.06:32:27 Progress: Validating
Info (12250): 2023.10.03.06:32:32 Progress: Done reading input file
Info (12250): NUEVO_DESIGN.KEYS: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info (12250): NUEVO_DESIGN.SDRAM: SDRAM Controller will only be supported in Quartus Prime Standard Edition in the future release.
Info (12250): NUEVO_DESIGN.SW: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info (12250): NUEVO_DESIGN.hps_0: HPS Main PLL counter settings: n = 0  m = 73
Info (12250): NUEVO_DESIGN.hps_0: HPS peripherial PLL counter settings: n = 0  m = 39
Warning (12251): NUEVO_DESIGN.hps_0: "Configuration/HPS-to-FPGA user 0 clock frequency" (desired_cfg_clk_mhz) requested 100.0 MHz, but only achieved 97.368421 MHz
Warning (12251): NUEVO_DESIGN.hps_0: 1 or more output clock frequencies cannot be achieved precisely, consider revising desired output clock frequencies.
Warning (12251): NUEVO_DESIGN.hps_0: ODT is disabled. Enabling ODT (Mode Register 1) may improve signal integrity
Warning (12251): NUEVO_DESIGN.hps_0: set_interface_assignment: Interface "hps_io" does not exist
Warning (12251): NUEVO_DESIGN.nios2_qsys_0: Nios II Classic cores are no longer recommended for new projects
Warning (12251): NUEVO_DESIGN.nios2_qsys_0: No Debugger.  You will not be able to download or debug programs
Info (12250): NUEVO_DESIGN: Generating NUEVO_DESIGN "NUEVO_DESIGN" for QUARTUS_SYNTH
Info (12250): Interconnect is inserted between master nios2_qsys_0.instruction_master and slave ROM.s1 because the master has address signal 27 bit wide, but the slave is 16 bit wide.
Info (12250): Interconnect is inserted between master nios2_qsys_0.instruction_master and slave ROM.s1 because the master has read signal 1 bit wide, but the slave is 0 bit wide.
Info (12250): Interconnect is inserted between master nios2_qsys_0.instruction_master and slave ROM.s1 because the master has waitrequest signal 1 bit wide, but the slave is 0 bit wide.
Info (12250): Interconnect is inserted between master nios2_qsys_0.instruction_master and slave ROM.s1 because the master has readdatavalid signal 1 bit wide, but the slave is 0 bit wide.
Info (12250): KEYS: Starting RTL generation for module 'NUEVO_DESIGN_KEYS'
Info (12250): KEYS:   Generation command is [exec C:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=NUEVO_DESIGN_KEYS --dir=C:/Users/Zaet/AppData/Local/Temp/alt9633_5889285630118802443.dir/0002_KEYS_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/Zaet/AppData/Local/Temp/alt9633_5889285630118802443.dir/0002_KEYS_gen//NUEVO_DESIGN_KEYS_component_configuration.pl  --do_build_sim=0  ]
Info (12250): KEYS: Done RTL generation for module 'NUEVO_DESIGN_KEYS'
Info (12250): KEYS: "NUEVO_DESIGN" instantiated altera_avalon_pio "KEYS"
Info (12250): LEDS: Starting RTL generation for module 'NUEVO_DESIGN_LEDS'
Info (12250): LEDS:   Generation command is [exec C:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=NUEVO_DESIGN_LEDS --dir=C:/Users/Zaet/AppData/Local/Temp/alt9633_5889285630118802443.dir/0003_LEDS_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/Zaet/AppData/Local/Temp/alt9633_5889285630118802443.dir/0003_LEDS_gen//NUEVO_DESIGN_LEDS_component_configuration.pl  --do_build_sim=0  ]
Info (12250): LEDS: Done RTL generation for module 'NUEVO_DESIGN_LEDS'
Info (12250): LEDS: "NUEVO_DESIGN" instantiated altera_avalon_pio "LEDS"
Info (12250): RAM: Starting RTL generation for module 'NUEVO_DESIGN_RAM'
Info (12250): RAM:   Generation command is [exec C:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=NUEVO_DESIGN_RAM --dir=C:/Users/Zaet/AppData/Local/Temp/alt9633_5889285630118802443.dir/0004_RAM_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/Zaet/AppData/Local/Temp/alt9633_5889285630118802443.dir/0004_RAM_gen//NUEVO_DESIGN_RAM_component_configuration.pl  --do_build_sim=0  ]
Info (12250): RAM: Done RTL generation for module 'NUEVO_DESIGN_RAM'
Info (12250): RAM: "NUEVO_DESIGN" instantiated altera_avalon_onchip_memory2 "RAM"
Info (12250): ROM: Starting RTL generation for module 'NUEVO_DESIGN_ROM'
Info (12250): ROM:   Generation command is [exec C:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=NUEVO_DESIGN_ROM --dir=C:/Users/Zaet/AppData/Local/Temp/alt9633_5889285630118802443.dir/0005_ROM_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/Zaet/AppData/Local/Temp/alt9633_5889285630118802443.dir/0005_ROM_gen//NUEVO_DESIGN_ROM_component_configuration.pl  --do_build_sim=0  ]
Info (12250): ROM: Done RTL generation for module 'NUEVO_DESIGN_ROM'
Info (12250): ROM: "NUEVO_DESIGN" instantiated altera_avalon_onchip_memory2 "ROM"
Info (12250): SDRAM: Starting RTL generation for module 'NUEVO_DESIGN_SDRAM'
Info (12250): SDRAM:   Generation command is [exec C:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_new_sdram_controller -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_new_sdram_controller/generate_rtl.pl --name=NUEVO_DESIGN_SDRAM --dir=C:/Users/Zaet/AppData/Local/Temp/alt9633_5889285630118802443.dir/0006_SDRAM_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/Zaet/AppData/Local/Temp/alt9633_5889285630118802443.dir/0006_SDRAM_gen//NUEVO_DESIGN_SDRAM_component_configuration.pl  --do_build_sim=0  ]
Info (12250): SDRAM: Done RTL generation for module 'NUEVO_DESIGN_SDRAM'
Info (12250): SDRAM: "NUEVO_DESIGN" instantiated altera_avalon_new_sdram_controller "SDRAM"
Info (12250): SEG1: Starting RTL generation for module 'NUEVO_DESIGN_SEG1'
Info (12250): SEG1:   Generation command is [exec C:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=NUEVO_DESIGN_SEG1 --dir=C:/Users/Zaet/AppData/Local/Temp/alt9633_5889285630118802443.dir/0007_SEG1_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/Zaet/AppData/Local/Temp/alt9633_5889285630118802443.dir/0007_SEG1_gen//NUEVO_DESIGN_SEG1_component_configuration.pl  --do_build_sim=0  ]
Info (12250): SEG1: Done RTL generation for module 'NUEVO_DESIGN_SEG1'
Info (12250): SEG1: "NUEVO_DESIGN" instantiated altera_avalon_pio "SEG1"
Info (12250): SW: Starting RTL generation for module 'NUEVO_DESIGN_SW'
Info (12250): SW:   Generation command is [exec C:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=NUEVO_DESIGN_SW --dir=C:/Users/Zaet/AppData/Local/Temp/alt9633_5889285630118802443.dir/0008_SW_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/Zaet/AppData/Local/Temp/alt9633_5889285630118802443.dir/0008_SW_gen//NUEVO_DESIGN_SW_component_configuration.pl  --do_build_sim=0  ]
Info (12250): SW: Done RTL generation for module 'NUEVO_DESIGN_SW'
Info (12250): SW: "NUEVO_DESIGN" instantiated altera_avalon_pio "SW"
Info (12250): TIMER: Starting RTL generation for module 'NUEVO_DESIGN_TIMER'
Info (12250): TIMER:   Generation command is [exec C:/intelFPGA_lite/18.1/quartus/bin64//perl/bin/perl.exe -I C:/intelFPGA_lite/18.1/quartus/bin64//perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_timer -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_timer/generate_rtl.pl --name=NUEVO_DESIGN_TIMER --dir=C:/Users/Zaet/AppData/Local/Temp/alt9633_5889285630118802443.dir/0009_TIMER_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/Zaet/AppData/Local/Temp/alt9633_5889285630118802443.dir/0009_TIMER_gen//NUEVO_DESIGN_TIMER_component_configuration.pl  --do_build_sim=0  ]
Info (12250): TIMER: Done RTL generation for module 'NUEVO_DESIGN_TIMER'
Info (12250): TIMER: "NUEVO_DESIGN" instantiated altera_avalon_timer "TIMER"
Info (12250): Hps_0: "Running  for module: hps_0"
Info (12250): Hps_0: HPS Main PLL counter settings: n = 0  m = 73
Info (12250): Hps_0: HPS peripherial PLL counter settings: n = 0  m = 39
Warning (12251): Hps_0: "Configuration/HPS-to-FPGA user 0 clock frequency" (desired_cfg_clk_mhz) requested 100.0 MHz, but only achieved 97.368421 MHz
Warning (12251): Hps_0: 1 or more output clock frequencies cannot be achieved precisely, consider revising desired output clock frequencies.
Warning (12251): Hps_0: ODT is disabled. Enabling ODT (Mode Register 1) may improve signal integrity
Warning (12251): Hps_0: set_interface_assignment: Interface "hps_io" does not exist
Info (12250): Hps_0: "NUEVO_DESIGN" instantiated altera_hps "hps_0"
Info (12250): Nios2_qsys_0: Starting RTL generation for module 'NUEVO_DESIGN_nios2_qsys_0'
Info (12250): Nios2_qsys_0:   Generation command is [exec C:/intelfpga_lite/18.1/quartus/bin64/eperlcmd.exe -I C:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2/cpu_lib -I C:/intelfpga_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2/nios_lib -I C:/intelfpga_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2 -I C:/intelfpga_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2 -- C:/intelfpga_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2/generate_rtl.epl --name=NUEVO_DESIGN_nios2_qsys_0 --dir=C:/Users/Zaet/AppData/Local/Temp/alt9633_5889285630118802443.dir/0010_nios2_qsys_0_gen/ --quartus_bindir=C:/intelfpga_lite/18.1/quartus/bin64 --verilog --config=C:/Users/Zaet/AppData/Local/Temp/alt9633_5889285630118802443.dir/0010_nios2_qsys_0_gen//NUEVO_DESIGN_nios2_qsys_0_processor_configuration.pl  --do_build_sim=0  ]
Info (12250): Nios2_qsys_0: # 2023.10.03 06:32:46 (*) Starting Nios II generation
Info (12250): Nios2_qsys_0: # 2023.10.03 06:32:46 (*)   Checking for plaintext license.
Info (12250): Nios2_qsys_0: # 2023.10.03 06:32:46 (*)   Couldn't query license setup in Quartus directory C:/intelfpga_lite/18.1/quartus/bin64
Info (12250): Nios2_qsys_0: # 2023.10.03 06:32:46 (*)   Defaulting to contents of LM_LICENSE_FILE environment variable
Info (12250): Nios2_qsys_0: # 2023.10.03 06:32:46 (*)   LM_LICENSE_FILE environment variable is empty
Info (12250): Nios2_qsys_0: # 2023.10.03 06:32:46 (*)   Plaintext license not found.
Info (12250): Nios2_qsys_0: # 2023.10.03 06:32:46 (*)   Checking for encrypted license (non-evaluation).
Info (12250): Nios2_qsys_0: # 2023.10.03 06:32:47 (*)   Couldn't query license setup in Quartus directory C:/intelfpga_lite/18.1/quartus/bin64
Info (12250): Nios2_qsys_0: # 2023.10.03 06:32:47 (*)   Defaulting to contents of LM_LICENSE_FILE environment variable
Info (12250): Nios2_qsys_0: # 2023.10.03 06:32:47 (*)   LM_LICENSE_FILE environment variable is empty
Info (12250): Nios2_qsys_0: # 2023.10.03 06:32:47 (*)   Encrypted license not found.  Defaulting to OCP evaluation license (produces a time-limited SOF)
Info (12250): Nios2_qsys_0: # 2023.10.03 06:32:47 (*)   Elaborating CPU configuration settings
Info (12250): Nios2_qsys_0: # 2023.10.03 06:32:47 (*)   Creating all objects for CPU
Info (12250): Nios2_qsys_0: # 2023.10.03 06:32:47 (*)     Pipeline frontend
Info (12250): Nios2_qsys_0: # 2023.10.03 06:32:47 (*)   Generating RTL from CPU objects
Info (12250): Nios2_qsys_0: # 2023.10.03 06:32:48 (*)   Creating encrypted RTL
Info (12250): Nios2_qsys_0: # 2023.10.03 06:32:48 (*) Done Nios II generation
Info (12250): Nios2_qsys_0: Done RTL generation for module 'NUEVO_DESIGN_nios2_qsys_0'
Info (12250): Nios2_qsys_0: "NUEVO_DESIGN" instantiated altera_nios2_qsys "nios2_qsys_0"
Info (12250): Avalon_st_adapter: Inserting error_adapter: error_adapter_0
Info (12250): Avalon_st_adapter_001: Inserting error_adapter: error_adapter_0
Info (12250): Avalon_st_adapter_002: Inserting error_adapter: error_adapter_0
Info (12250): Avalon_st_adapter_003: Inserting error_adapter: error_adapter_0
Info (12250): Avalon_st_adapter_004: Inserting error_adapter: error_adapter_0
Info (12250): Avalon_st_adapter_005: Inserting error_adapter: error_adapter_0
Info (12250): Avalon_st_adapter_006: Inserting error_adapter: error_adapter_0
Info (12250): Avalon_st_adapter_007: Inserting error_adapter: error_adapter_0
Info (12250): Avalon_st_adapter_008: Inserting error_adapter: error_adapter_0
Info (12250): Avalon_st_adapter_009: Inserting error_adapter: error_adapter_0
Info (12250): Avalon_st_adapter_010: Inserting error_adapter: error_adapter_0
Info (12250): Avalon_st_adapter_011: Inserting error_adapter: error_adapter_0
Info (12250): Mm_interconnect_0: "NUEVO_DESIGN" instantiated altera_mm_interconnect "mm_interconnect_0"
Info (12250): Avalon_st_adapter: Inserting error_adapter: error_adapter_0
Info (12250): Mm_interconnect_1: "NUEVO_DESIGN" instantiated altera_mm_interconnect "mm_interconnect_1"
Info (12250): Irq_mapper: "NUEVO_DESIGN" instantiated altera_irq_mapper "irq_mapper"
Info (12250): Rst_controller: "NUEVO_DESIGN" instantiated altera_reset_controller "rst_controller"
Info (12250): Fpga_interfaces: "hps_0" instantiated altera_interface_generator "fpga_interfaces"
Info (12250): Hps_io: "hps_0" instantiated altera_hps_io "hps_io"
Info (12250): Nios2_qsys_0_data_master_translator: "mm_interconnect_0" instantiated altera_merlin_master_translator "nios2_qsys_0_data_master_translator"
Info (12250): RAM_s1_translator: "mm_interconnect_0" instantiated altera_merlin_slave_translator "RAM_s1_translator"
Info (12250): Nios2_qsys_0_data_master_agent: "mm_interconnect_0" instantiated altera_merlin_master_agent "nios2_qsys_0_data_master_agent"
Info (12250): Hps_0_h2f_lw_axi_master_agent: "mm_interconnect_0" instantiated altera_merlin_axi_master_ni "hps_0_h2f_lw_axi_master_agent"
Info (12250): RAM_s1_agent: "mm_interconnect_0" instantiated altera_merlin_slave_agent "RAM_s1_agent"
Info (12250): RAM_s1_agent_rsp_fifo: "mm_interconnect_0" instantiated altera_avalon_sc_fifo "RAM_s1_agent_rsp_fifo"
Info (12250): Router: "mm_interconnect_0" instantiated altera_merlin_router "router"
Info (12250): Router_001: "mm_interconnect_0" instantiated altera_merlin_router "router_001"
Info (12250): Router_003: "mm_interconnect_0" instantiated altera_merlin_router "router_003"
Info (12250): Router_005: "mm_interconnect_0" instantiated altera_merlin_router "router_005"
Info (12250): Router_007: "mm_interconnect_0" instantiated altera_merlin_router "router_007"
Info (12250): Router_008: "mm_interconnect_0" instantiated altera_merlin_router "router_008"
Info (12250): Hps_0_h2f_lw_axi_master_wr_limiter: "mm_interconnect_0" instantiated altera_merlin_traffic_limiter "hps_0_h2f_lw_axi_master_wr_limiter"
Info (12250): Reusing file C:/Users/Zaet/Desktop/JAJA/NUEVO/db/ip/NUEVO_DESIGN/submodules/altera_avalon_sc_fifo.v
Info (12250): SDRAM_s1_burst_adapter: "mm_interconnect_0" instantiated altera_merlin_burst_adapter "SDRAM_s1_burst_adapter"
Info (12250): Reusing file C:/Users/Zaet/Desktop/JAJA/NUEVO/db/ip/NUEVO_DESIGN/submodules/altera_merlin_address_alignment.sv
Info (12250): Reusing file C:/Users/Zaet/Desktop/JAJA/NUEVO/db/ip/NUEVO_DESIGN/submodules/altera_avalon_st_pipeline_base.v
Info (12250): Cmd_demux: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "cmd_demux"
Info (12250): Cmd_demux_001: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "cmd_demux_001"
Info (12250): Cmd_demux_003: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "cmd_demux_003"
Info (12250): Cmd_mux: "mm_interconnect_0" instantiated altera_merlin_multiplexer "cmd_mux"
Info (12250): Cmd_mux_002: "mm_interconnect_0" instantiated altera_merlin_multiplexer "cmd_mux_002"
Info (12250): Reusing file C:/Users/Zaet/Desktop/JAJA/NUEVO/db/ip/NUEVO_DESIGN/submodules/altera_merlin_arbitrator.sv
Info (12250): Cmd_mux_003: "mm_interconnect_0" instantiated altera_merlin_multiplexer "cmd_mux_003"
Info (12250): Reusing file C:/Users/Zaet/Desktop/JAJA/NUEVO/db/ip/NUEVO_DESIGN/submodules/altera_merlin_arbitrator.sv
Info (12250): Rsp_demux: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "rsp_demux"
Info (12250): Rsp_demux_002: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "rsp_demux_002"
Info (12250): Rsp_demux_003: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "rsp_demux_003"
Info (12250): Rsp_mux: "mm_interconnect_0" instantiated altera_merlin_multiplexer "rsp_mux"
Info (12250): Reusing file C:/Users/Zaet/Desktop/JAJA/NUEVO/db/ip/NUEVO_DESIGN/submodules/altera_merlin_arbitrator.sv
Info (12250): Rsp_mux_001: "mm_interconnect_0" instantiated altera_merlin_multiplexer "rsp_mux_001"
Info (12250): Reusing file C:/Users/Zaet/Desktop/JAJA/NUEVO/db/ip/NUEVO_DESIGN/submodules/altera_merlin_arbitrator.sv
Info (12250): Rsp_mux_003: "mm_interconnect_0" instantiated altera_merlin_multiplexer "rsp_mux_003"
Info (12250): Reusing file C:/Users/Zaet/Desktop/JAJA/NUEVO/db/ip/NUEVO_DESIGN/submodules/altera_merlin_arbitrator.sv
Info (12250): Nios2_qsys_0_data_master_to_SDRAM_s1_cmd_width_adapter: "mm_interconnect_0" instantiated altera_merlin_width_adapter "nios2_qsys_0_data_master_to_SDRAM_s1_cmd_width_adapter"
Info (12250): Reusing file C:/Users/Zaet/Desktop/JAJA/NUEVO/db/ip/NUEVO_DESIGN/submodules/altera_merlin_address_alignment.sv
Info (12250): Reusing file C:/Users/Zaet/Desktop/JAJA/NUEVO/db/ip/NUEVO_DESIGN/submodules/altera_merlin_burst_uncompressor.sv
Info (12250): Avalon_st_adapter: "mm_interconnect_0" instantiated altera_avalon_st_adapter "avalon_st_adapter"
Info (12250): Avalon_st_adapter_002: "mm_interconnect_0" instantiated altera_avalon_st_adapter "avalon_st_adapter_002"
Info (12250): Router: "mm_interconnect_1" instantiated altera_merlin_router "router"
Info (12250): Router_001: "mm_interconnect_1" instantiated altera_merlin_router "router_001"
Info (12250): Cmd_demux: "mm_interconnect_1" instantiated altera_merlin_demultiplexer "cmd_demux"
Info (12250): Cmd_mux: "mm_interconnect_1" instantiated altera_merlin_multiplexer "cmd_mux"
Info (12250): Reusing file C:/Users/Zaet/Desktop/JAJA/NUEVO/db/ip/NUEVO_DESIGN/submodules/altera_merlin_arbitrator.sv
Info (12250): Rsp_mux: "mm_interconnect_1" instantiated altera_merlin_multiplexer "rsp_mux"
Info (12250): Reusing file C:/Users/Zaet/Desktop/JAJA/NUEVO/db/ip/NUEVO_DESIGN/submodules/altera_merlin_arbitrator.sv
Info (12250): Border: "hps_io" instantiated altera_interface_generator "border"
Info (12250): Error_adapter_0: "avalon_st_adapter" instantiated error_adapter "error_adapter_0"
Info (12250): Error_adapter_0: "avalon_st_adapter_002" instantiated error_adapter "error_adapter_0"
Info (12250): NUEVO_DESIGN: Done "NUEVO_DESIGN" with 54 modules, 118 files
Info (12249): Finished elaborating Platform Designer system entity "NUEVO_DESIGN.qsys"
Info (12021): Found 1 design units, including 1 entities, in source file hps_fpga.sv
    Info (12023): Found entity 1: HPS_FPGA File: C:/Users/Zaet/Desktop/JAJA/NUEVO/HPS_FPGA.sv Line: 2
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/nuevo_design/nuevo_design.v
    Info (12023): Found entity 1: NUEVO_DESIGN File: C:/Users/Zaet/Desktop/JAJA/NUEVO/db/ip/nuevo_design/nuevo_design.v Line: 6
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/nuevo_design/submodules/nuevo_design_keys.v
    Info (12023): Found entity 1: NUEVO_DESIGN_KEYS File: C:/Users/Zaet/Desktop/JAJA/NUEVO/db/ip/nuevo_design/submodules/nuevo_design_keys.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/nuevo_design/submodules/nuevo_design_leds.v
    Info (12023): Found entity 1: NUEVO_DESIGN_LEDS File: C:/Users/Zaet/Desktop/JAJA/NUEVO/db/ip/nuevo_design/submodules/nuevo_design_leds.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/nuevo_design/submodules/nuevo_design_ram.v
    Info (12023): Found entity 1: NUEVO_DESIGN_RAM File: C:/Users/Zaet/Desktop/JAJA/NUEVO/db/ip/nuevo_design/submodules/nuevo_design_ram.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/nuevo_design/submodules/nuevo_design_rom.v
    Info (12023): Found entity 1: NUEVO_DESIGN_ROM File: C:/Users/Zaet/Desktop/JAJA/NUEVO/db/ip/nuevo_design/submodules/nuevo_design_rom.v Line: 21
Info (12021): Found 2 design units, including 2 entities, in source file db/ip/nuevo_design/submodules/nuevo_design_sdram.v
    Info (12023): Found entity 1: NUEVO_DESIGN_SDRAM_input_efifo_module File: C:/Users/Zaet/Desktop/JAJA/NUEVO/db/ip/nuevo_design/submodules/nuevo_design_sdram.v Line: 21
    Info (12023): Found entity 2: NUEVO_DESIGN_SDRAM File: C:/Users/Zaet/Desktop/JAJA/NUEVO/db/ip/nuevo_design/submodules/nuevo_design_sdram.v Line: 159
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/nuevo_design/submodules/nuevo_design_seg1.v
    Info (12023): Found entity 1: NUEVO_DESIGN_SEG1 File: C:/Users/Zaet/Desktop/JAJA/NUEVO/db/ip/nuevo_design/submodules/nuevo_design_seg1.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/nuevo_design/submodules/nuevo_design_sw.v
    Info (12023): Found entity 1: NUEVO_DESIGN_SW File: C:/Users/Zaet/Desktop/JAJA/NUEVO/db/ip/nuevo_design/submodules/nuevo_design_sw.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/nuevo_design/submodules/nuevo_design_timer.v
    Info (12023): Found entity 1: NUEVO_DESIGN_TIMER File: C:/Users/Zaet/Desktop/JAJA/NUEVO/db/ip/nuevo_design/submodules/nuevo_design_timer.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/nuevo_design/submodules/nuevo_design_hps_0.v
    Info (12023): Found entity 1: NUEVO_DESIGN_hps_0 File: C:/Users/Zaet/Desktop/JAJA/NUEVO/db/ip/nuevo_design/submodules/nuevo_design_hps_0.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/nuevo_design/submodules/nuevo_design_hps_0_fpga_interfaces.sv
    Info (12023): Found entity 1: NUEVO_DESIGN_hps_0_fpga_interfaces File: C:/Users/Zaet/Desktop/JAJA/NUEVO/db/ip/nuevo_design/submodules/nuevo_design_hps_0_fpga_interfaces.sv Line: 14
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/nuevo_design/submodules/nuevo_design_hps_0_hps_io.v
    Info (12023): Found entity 1: NUEVO_DESIGN_hps_0_hps_io File: C:/Users/Zaet/Desktop/JAJA/NUEVO/db/ip/nuevo_design/submodules/nuevo_design_hps_0_hps_io.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/nuevo_design/submodules/nuevo_design_hps_0_hps_io_border.sv
    Info (12023): Found entity 1: NUEVO_DESIGN_hps_0_hps_io_border File: C:/Users/Zaet/Desktop/JAJA/NUEVO/db/ip/nuevo_design/submodules/nuevo_design_hps_0_hps_io_border.sv Line: 14
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/nuevo_design/submodules/nuevo_design_irq_mapper.sv
    Info (12023): Found entity 1: NUEVO_DESIGN_irq_mapper File: C:/Users/Zaet/Desktop/JAJA/NUEVO/db/ip/nuevo_design/submodules/nuevo_design_irq_mapper.sv Line: 31
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/nuevo_design/submodules/nuevo_design_mm_interconnect_0.v
    Info (12023): Found entity 1: NUEVO_DESIGN_mm_interconnect_0 File: C:/Users/Zaet/Desktop/JAJA/NUEVO/db/ip/nuevo_design/submodules/nuevo_design_mm_interconnect_0.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/nuevo_design/submodules/nuevo_design_mm_interconnect_0_avalon_st_adapter.v
    Info (12023): Found entity 1: NUEVO_DESIGN_mm_interconnect_0_avalon_st_adapter File: C:/Users/Zaet/Desktop/JAJA/NUEVO/db/ip/nuevo_design/submodules/nuevo_design_mm_interconnect_0_avalon_st_adapter.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/nuevo_design/submodules/nuevo_design_mm_interconnect_0_avalon_st_adapter_002.v
    Info (12023): Found entity 1: NUEVO_DESIGN_mm_interconnect_0_avalon_st_adapter_002 File: C:/Users/Zaet/Desktop/JAJA/NUEVO/db/ip/nuevo_design/submodules/nuevo_design_mm_interconnect_0_avalon_st_adapter_002.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/nuevo_design/submodules/nuevo_design_mm_interconnect_0_avalon_st_adapter_002_error_adapter_0.sv
    Info (12023): Found entity 1: NUEVO_DESIGN_mm_interconnect_0_avalon_st_adapter_002_error_adapter_0 File: C:/Users/Zaet/Desktop/JAJA/NUEVO/db/ip/nuevo_design/submodules/nuevo_design_mm_interconnect_0_avalon_st_adapter_002_error_adapter_0.sv Line: 66
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/nuevo_design/submodules/nuevo_design_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv
    Info (12023): Found entity 1: NUEVO_DESIGN_mm_interconnect_0_avalon_st_adapter_error_adapter_0 File: C:/Users/Zaet/Desktop/JAJA/NUEVO/db/ip/nuevo_design/submodules/nuevo_design_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv Line: 66
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/nuevo_design/submodules/nuevo_design_mm_interconnect_0_cmd_demux.sv
    Info (12023): Found entity 1: NUEVO_DESIGN_mm_interconnect_0_cmd_demux File: C:/Users/Zaet/Desktop/JAJA/NUEVO/db/ip/nuevo_design/submodules/nuevo_design_mm_interconnect_0_cmd_demux.sv Line: 43
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/nuevo_design/submodules/nuevo_design_mm_interconnect_0_cmd_demux_001.sv
    Info (12023): Found entity 1: NUEVO_DESIGN_mm_interconnect_0_cmd_demux_001 File: C:/Users/Zaet/Desktop/JAJA/NUEVO/db/ip/nuevo_design/submodules/nuevo_design_mm_interconnect_0_cmd_demux_001.sv Line: 43
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/nuevo_design/submodules/nuevo_design_mm_interconnect_0_cmd_demux_003.sv
    Info (12023): Found entity 1: NUEVO_DESIGN_mm_interconnect_0_cmd_demux_003 File: C:/Users/Zaet/Desktop/JAJA/NUEVO/db/ip/nuevo_design/submodules/nuevo_design_mm_interconnect_0_cmd_demux_003.sv Line: 43
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/nuevo_design/submodules/nuevo_design_mm_interconnect_0_cmd_mux.sv
    Info (12023): Found entity 1: NUEVO_DESIGN_mm_interconnect_0_cmd_mux File: C:/Users/Zaet/Desktop/JAJA/NUEVO/db/ip/nuevo_design/submodules/nuevo_design_mm_interconnect_0_cmd_mux.sv Line: 51
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/nuevo_design/submodules/nuevo_design_mm_interconnect_0_cmd_mux_002.sv
    Info (12023): Found entity 1: NUEVO_DESIGN_mm_interconnect_0_cmd_mux_002 File: C:/Users/Zaet/Desktop/JAJA/NUEVO/db/ip/nuevo_design/submodules/nuevo_design_mm_interconnect_0_cmd_mux_002.sv Line: 51
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/nuevo_design/submodules/nuevo_design_mm_interconnect_0_cmd_mux_003.sv
    Info (12023): Found entity 1: NUEVO_DESIGN_mm_interconnect_0_cmd_mux_003 File: C:/Users/Zaet/Desktop/JAJA/NUEVO/db/ip/nuevo_design/submodules/nuevo_design_mm_interconnect_0_cmd_mux_003.sv Line: 51
Info (12021): Found 2 design units, including 2 entities, in source file db/ip/nuevo_design/submodules/nuevo_design_mm_interconnect_0_router.sv
    Info (12023): Found entity 1: NUEVO_DESIGN_mm_interconnect_0_router_default_decode File: C:/Users/Zaet/Desktop/JAJA/NUEVO/db/ip/nuevo_design/submodules/nuevo_design_mm_interconnect_0_router.sv Line: 45
    Info (12023): Found entity 2: NUEVO_DESIGN_mm_interconnect_0_router File: C:/Users/Zaet/Desktop/JAJA/NUEVO/db/ip/nuevo_design/submodules/nuevo_design_mm_interconnect_0_router.sv Line: 84
Info (12021): Found 2 design units, including 2 entities, in source file db/ip/nuevo_design/submodules/nuevo_design_mm_interconnect_0_router_001.sv
    Info (12023): Found entity 1: NUEVO_DESIGN_mm_interconnect_0_router_001_default_decode File: C:/Users/Zaet/Desktop/JAJA/NUEVO/db/ip/nuevo_design/submodules/nuevo_design_mm_interconnect_0_router_001.sv Line: 45
    Info (12023): Found entity 2: NUEVO_DESIGN_mm_interconnect_0_router_001 File: C:/Users/Zaet/Desktop/JAJA/NUEVO/db/ip/nuevo_design/submodules/nuevo_design_mm_interconnect_0_router_001.sv Line: 84
Info (12021): Found 2 design units, including 2 entities, in source file db/ip/nuevo_design/submodules/nuevo_design_mm_interconnect_0_router_003.sv
    Info (12023): Found entity 1: NUEVO_DESIGN_mm_interconnect_0_router_003_default_decode File: C:/Users/Zaet/Desktop/JAJA/NUEVO/db/ip/nuevo_design/submodules/nuevo_design_mm_interconnect_0_router_003.sv Line: 45
    Info (12023): Found entity 2: NUEVO_DESIGN_mm_interconnect_0_router_003 File: C:/Users/Zaet/Desktop/JAJA/NUEVO/db/ip/nuevo_design/submodules/nuevo_design_mm_interconnect_0_router_003.sv Line: 84
Info (12021): Found 2 design units, including 2 entities, in source file db/ip/nuevo_design/submodules/nuevo_design_mm_interconnect_0_router_005.sv
    Info (12023): Found entity 1: NUEVO_DESIGN_mm_interconnect_0_router_005_default_decode File: C:/Users/Zaet/Desktop/JAJA/NUEVO/db/ip/nuevo_design/submodules/nuevo_design_mm_interconnect_0_router_005.sv Line: 45
    Info (12023): Found entity 2: NUEVO_DESIGN_mm_interconnect_0_router_005 File: C:/Users/Zaet/Desktop/JAJA/NUEVO/db/ip/nuevo_design/submodules/nuevo_design_mm_interconnect_0_router_005.sv Line: 84
Info (12021): Found 2 design units, including 2 entities, in source file db/ip/nuevo_design/submodules/nuevo_design_mm_interconnect_0_router_007.sv
    Info (12023): Found entity 1: NUEVO_DESIGN_mm_interconnect_0_router_007_default_decode File: C:/Users/Zaet/Desktop/JAJA/NUEVO/db/ip/nuevo_design/submodules/nuevo_design_mm_interconnect_0_router_007.sv Line: 45
    Info (12023): Found entity 2: NUEVO_DESIGN_mm_interconnect_0_router_007 File: C:/Users/Zaet/Desktop/JAJA/NUEVO/db/ip/nuevo_design/submodules/nuevo_design_mm_interconnect_0_router_007.sv Line: 84
Info (12021): Found 2 design units, including 2 entities, in source file db/ip/nuevo_design/submodules/nuevo_design_mm_interconnect_0_router_008.sv
    Info (12023): Found entity 1: NUEVO_DESIGN_mm_interconnect_0_router_008_default_decode File: C:/Users/Zaet/Desktop/JAJA/NUEVO/db/ip/nuevo_design/submodules/nuevo_design_mm_interconnect_0_router_008.sv Line: 45
    Info (12023): Found entity 2: NUEVO_DESIGN_mm_interconnect_0_router_008 File: C:/Users/Zaet/Desktop/JAJA/NUEVO/db/ip/nuevo_design/submodules/nuevo_design_mm_interconnect_0_router_008.sv Line: 84
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/nuevo_design/submodules/nuevo_design_mm_interconnect_0_rsp_demux.sv
    Info (12023): Found entity 1: NUEVO_DESIGN_mm_interconnect_0_rsp_demux File: C:/Users/Zaet/Desktop/JAJA/NUEVO/db/ip/nuevo_design/submodules/nuevo_design_mm_interconnect_0_rsp_demux.sv Line: 43
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/nuevo_design/submodules/nuevo_design_mm_interconnect_0_rsp_demux_002.sv
    Info (12023): Found entity 1: NUEVO_DESIGN_mm_interconnect_0_rsp_demux_002 File: C:/Users/Zaet/Desktop/JAJA/NUEVO/db/ip/nuevo_design/submodules/nuevo_design_mm_interconnect_0_rsp_demux_002.sv Line: 43
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/nuevo_design/submodules/nuevo_design_mm_interconnect_0_rsp_demux_003.sv
    Info (12023): Found entity 1: NUEVO_DESIGN_mm_interconnect_0_rsp_demux_003 File: C:/Users/Zaet/Desktop/JAJA/NUEVO/db/ip/nuevo_design/submodules/nuevo_design_mm_interconnect_0_rsp_demux_003.sv Line: 43
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/nuevo_design/submodules/nuevo_design_mm_interconnect_0_rsp_mux.sv
    Info (12023): Found entity 1: NUEVO_DESIGN_mm_interconnect_0_rsp_mux File: C:/Users/Zaet/Desktop/JAJA/NUEVO/db/ip/nuevo_design/submodules/nuevo_design_mm_interconnect_0_rsp_mux.sv Line: 51
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/nuevo_design/submodules/nuevo_design_mm_interconnect_0_rsp_mux_001.sv
    Info (12023): Found entity 1: NUEVO_DESIGN_mm_interconnect_0_rsp_mux_001 File: C:/Users/Zaet/Desktop/JAJA/NUEVO/db/ip/nuevo_design/submodules/nuevo_design_mm_interconnect_0_rsp_mux_001.sv Line: 51
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/nuevo_design/submodules/nuevo_design_mm_interconnect_0_rsp_mux_003.sv
    Info (12023): Found entity 1: NUEVO_DESIGN_mm_interconnect_0_rsp_mux_003 File: C:/Users/Zaet/Desktop/JAJA/NUEVO/db/ip/nuevo_design/submodules/nuevo_design_mm_interconnect_0_rsp_mux_003.sv Line: 51
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/nuevo_design/submodules/nuevo_design_mm_interconnect_1.v
    Info (12023): Found entity 1: NUEVO_DESIGN_mm_interconnect_1 File: C:/Users/Zaet/Desktop/JAJA/NUEVO/db/ip/nuevo_design/submodules/nuevo_design_mm_interconnect_1.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/nuevo_design/submodules/nuevo_design_mm_interconnect_1_cmd_demux.sv
    Info (12023): Found entity 1: NUEVO_DESIGN_mm_interconnect_1_cmd_demux File: C:/Users/Zaet/Desktop/JAJA/NUEVO/db/ip/nuevo_design/submodules/nuevo_design_mm_interconnect_1_cmd_demux.sv Line: 43
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/nuevo_design/submodules/nuevo_design_mm_interconnect_1_cmd_mux.sv
    Info (12023): Found entity 1: NUEVO_DESIGN_mm_interconnect_1_cmd_mux File: C:/Users/Zaet/Desktop/JAJA/NUEVO/db/ip/nuevo_design/submodules/nuevo_design_mm_interconnect_1_cmd_mux.sv Line: 51
Info (12021): Found 2 design units, including 2 entities, in source file db/ip/nuevo_design/submodules/nuevo_design_mm_interconnect_1_router.sv
    Info (12023): Found entity 1: NUEVO_DESIGN_mm_interconnect_1_router_default_decode File: C:/Users/Zaet/Desktop/JAJA/NUEVO/db/ip/nuevo_design/submodules/nuevo_design_mm_interconnect_1_router.sv Line: 45
    Info (12023): Found entity 2: NUEVO_DESIGN_mm_interconnect_1_router File: C:/Users/Zaet/Desktop/JAJA/NUEVO/db/ip/nuevo_design/submodules/nuevo_design_mm_interconnect_1_router.sv Line: 84
Info (12021): Found 2 design units, including 2 entities, in source file db/ip/nuevo_design/submodules/nuevo_design_mm_interconnect_1_router_001.sv
    Info (12023): Found entity 1: NUEVO_DESIGN_mm_interconnect_1_router_001_default_decode File: C:/Users/Zaet/Desktop/JAJA/NUEVO/db/ip/nuevo_design/submodules/nuevo_design_mm_interconnect_1_router_001.sv Line: 45
    Info (12023): Found entity 2: NUEVO_DESIGN_mm_interconnect_1_router_001 File: C:/Users/Zaet/Desktop/JAJA/NUEVO/db/ip/nuevo_design/submodules/nuevo_design_mm_interconnect_1_router_001.sv Line: 84
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/nuevo_design/submodules/nuevo_design_mm_interconnect_1_rsp_mux.sv
    Info (12023): Found entity 1: NUEVO_DESIGN_mm_interconnect_1_rsp_mux File: C:/Users/Zaet/Desktop/JAJA/NUEVO/db/ip/nuevo_design/submodules/nuevo_design_mm_interconnect_1_rsp_mux.sv Line: 51
Info (12021): Found 5 design units, including 5 entities, in source file db/ip/nuevo_design/submodules/nuevo_design_nios2_qsys_0.v
    Info (12023): Found entity 1: NUEVO_DESIGN_nios2_qsys_0_ic_data_module File: C:/Users/Zaet/Desktop/JAJA/NUEVO/db/ip/nuevo_design/submodules/nuevo_design_nios2_qsys_0.v Line: 21
    Info (12023): Found entity 2: NUEVO_DESIGN_nios2_qsys_0_ic_tag_module File: C:/Users/Zaet/Desktop/JAJA/NUEVO/db/ip/nuevo_design/submodules/nuevo_design_nios2_qsys_0.v Line: 89
    Info (12023): Found entity 3: NUEVO_DESIGN_nios2_qsys_0_register_bank_a_module File: C:/Users/Zaet/Desktop/JAJA/NUEVO/db/ip/nuevo_design/submodules/nuevo_design_nios2_qsys_0.v Line: 158
    Info (12023): Found entity 4: NUEVO_DESIGN_nios2_qsys_0_register_bank_b_module File: C:/Users/Zaet/Desktop/JAJA/NUEVO/db/ip/nuevo_design/submodules/nuevo_design_nios2_qsys_0.v Line: 227
    Info (12023): Found entity 5: NUEVO_DESIGN_nios2_qsys_0 File: C:/Users/Zaet/Desktop/JAJA/NUEVO/db/ip/nuevo_design/submodules/nuevo_design_nios2_qsys_0.v Line: 296
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/nuevo_design/submodules/nuevo_design_nios2_qsys_0_mult_cell.v
    Info (12023): Found entity 1: NUEVO_DESIGN_nios2_qsys_0_mult_cell File: C:/Users/Zaet/Desktop/JAJA/NUEVO/db/ip/nuevo_design/submodules/nuevo_design_nios2_qsys_0_mult_cell.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/nuevo_design/submodules/nuevo_design_nios2_qsys_0_test_bench.v
    Info (12023): Found entity 1: NUEVO_DESIGN_nios2_qsys_0_test_bench File: C:/Users/Zaet/Desktop/JAJA/NUEVO/db/ip/nuevo_design/submodules/nuevo_design_nios2_qsys_0_test_bench.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/nuevo_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv
    Info (12023): Found entity 1: altdq_dqs2_acv_connect_to_hard_phy_cyclonev File: C:/Users/Zaet/Desktop/JAJA/NUEVO/db/ip/nuevo_design/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv Line: 19
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/nuevo_design/submodules/altera_avalon_sc_fifo.v
    Info (12023): Found entity 1: altera_avalon_sc_fifo File: C:/Users/Zaet/Desktop/JAJA/NUEVO/db/ip/nuevo_design/submodules/altera_avalon_sc_fifo.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/nuevo_design/submodules/altera_avalon_st_pipeline_base.v
    Info (12023): Found entity 1: altera_avalon_st_pipeline_base File: C:/Users/Zaet/Desktop/JAJA/NUEVO/db/ip/nuevo_design/submodules/altera_avalon_st_pipeline_base.v Line: 22
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/nuevo_design/submodules/altera_avalon_st_pipeline_stage.sv
    Info (12023): Found entity 1: altera_avalon_st_pipeline_stage File: C:/Users/Zaet/Desktop/JAJA/NUEVO/db/ip/nuevo_design/submodules/altera_avalon_st_pipeline_stage.sv Line: 22
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/nuevo_design/submodules/altera_default_burst_converter.sv
    Info (12023): Found entity 1: altera_default_burst_converter File: C:/Users/Zaet/Desktop/JAJA/NUEVO/db/ip/nuevo_design/submodules/altera_default_burst_converter.sv Line: 30
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/nuevo_design/submodules/altera_incr_burst_converter.sv
    Info (12023): Found entity 1: altera_incr_burst_converter File: C:/Users/Zaet/Desktop/JAJA/NUEVO/db/ip/nuevo_design/submodules/altera_incr_burst_converter.sv Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/nuevo_design/submodules/altera_mem_if_dll_cyclonev.sv
    Info (12023): Found entity 1: altera_mem_if_dll_cyclonev File: C:/Users/Zaet/Desktop/JAJA/NUEVO/db/ip/nuevo_design/submodules/altera_mem_if_dll_cyclonev.sv Line: 23
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/nuevo_design/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv
    Info (12023): Found entity 1: altera_mem_if_hard_memory_controller_top_cyclonev File: C:/Users/Zaet/Desktop/JAJA/NUEVO/db/ip/nuevo_design/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv Line: 18
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/nuevo_design/submodules/altera_mem_if_hhp_qseq_synth_top.v
    Info (12023): Found entity 1: altera_mem_if_hhp_qseq_synth_top File: C:/Users/Zaet/Desktop/JAJA/NUEVO/db/ip/nuevo_design/submodules/altera_mem_if_hhp_qseq_synth_top.v Line: 15
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/nuevo_design/submodules/altera_mem_if_oct_cyclonev.sv
    Info (12023): Found entity 1: altera_mem_if_oct_cyclonev File: C:/Users/Zaet/Desktop/JAJA/NUEVO/db/ip/nuevo_design/submodules/altera_mem_if_oct_cyclonev.sv Line: 23
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/nuevo_design/submodules/altera_merlin_address_alignment.sv
    Info (12023): Found entity 1: altera_merlin_address_alignment File: C:/Users/Zaet/Desktop/JAJA/NUEVO/db/ip/nuevo_design/submodules/altera_merlin_address_alignment.sv Line: 26
Info (12021): Found 2 design units, including 2 entities, in source file db/ip/nuevo_design/submodules/altera_merlin_arbitrator.sv
    Info (12023): Found entity 1: altera_merlin_arbitrator File: C:/Users/Zaet/Desktop/JAJA/NUEVO/db/ip/nuevo_design/submodules/altera_merlin_arbitrator.sv Line: 103
    Info (12023): Found entity 2: altera_merlin_arb_adder File: C:/Users/Zaet/Desktop/JAJA/NUEVO/db/ip/nuevo_design/submodules/altera_merlin_arbitrator.sv Line: 228
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/nuevo_design/submodules/altera_merlin_axi_master_ni.sv
    Info (12023): Found entity 1: altera_merlin_axi_master_ni File: C:/Users/Zaet/Desktop/JAJA/NUEVO/db/ip/nuevo_design/submodules/altera_merlin_axi_master_ni.sv Line: 27
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/nuevo_design/submodules/altera_merlin_burst_adapter.sv
    Info (12023): Found entity 1: altera_merlin_burst_adapter File: C:/Users/Zaet/Desktop/JAJA/NUEVO/db/ip/nuevo_design/submodules/altera_merlin_burst_adapter.sv Line: 21
Info (12021): Found 5 design units, including 5 entities, in source file db/ip/nuevo_design/submodules/altera_merlin_burst_adapter_13_1.sv
    Info (12023): Found entity 1: altera_merlin_burst_adapter_burstwrap_increment File: C:/Users/Zaet/Desktop/JAJA/NUEVO/db/ip/nuevo_design/submodules/altera_merlin_burst_adapter_13_1.sv Line: 40
    Info (12023): Found entity 2: altera_merlin_burst_adapter_adder File: C:/Users/Zaet/Desktop/JAJA/NUEVO/db/ip/nuevo_design/submodules/altera_merlin_burst_adapter_13_1.sv Line: 55
    Info (12023): Found entity 3: altera_merlin_burst_adapter_subtractor File: C:/Users/Zaet/Desktop/JAJA/NUEVO/db/ip/nuevo_design/submodules/altera_merlin_burst_adapter_13_1.sv Line: 77
    Info (12023): Found entity 4: altera_merlin_burst_adapter_min File: C:/Users/Zaet/Desktop/JAJA/NUEVO/db/ip/nuevo_design/submodules/altera_merlin_burst_adapter_13_1.sv Line: 98
    Info (12023): Found entity 5: altera_merlin_burst_adapter_13_1 File: C:/Users/Zaet/Desktop/JAJA/NUEVO/db/ip/nuevo_design/submodules/altera_merlin_burst_adapter_13_1.sv Line: 264
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/nuevo_design/submodules/altera_merlin_burst_adapter_new.sv
    Info (12023): Found entity 1: altera_merlin_burst_adapter_new File: C:/Users/Zaet/Desktop/JAJA/NUEVO/db/ip/nuevo_design/submodules/altera_merlin_burst_adapter_new.sv Line: 25
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/nuevo_design/submodules/altera_merlin_burst_adapter_uncmpr.sv
    Info (12023): Found entity 1: altera_merlin_burst_adapter_uncompressed_only File: C:/Users/Zaet/Desktop/JAJA/NUEVO/db/ip/nuevo_design/submodules/altera_merlin_burst_adapter_uncmpr.sv Line: 39
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/nuevo_design/submodules/altera_merlin_burst_uncompressor.sv
    Info (12023): Found entity 1: altera_merlin_burst_uncompressor File: C:/Users/Zaet/Desktop/JAJA/NUEVO/db/ip/nuevo_design/submodules/altera_merlin_burst_uncompressor.sv Line: 40
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/nuevo_design/submodules/altera_merlin_master_agent.sv
    Info (12023): Found entity 1: altera_merlin_master_agent File: C:/Users/Zaet/Desktop/JAJA/NUEVO/db/ip/nuevo_design/submodules/altera_merlin_master_agent.sv Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/nuevo_design/submodules/altera_merlin_master_translator.sv
    Info (12023): Found entity 1: altera_merlin_master_translator File: C:/Users/Zaet/Desktop/JAJA/NUEVO/db/ip/nuevo_design/submodules/altera_merlin_master_translator.sv Line: 32
Info (12021): Found 2 design units, including 2 entities, in source file db/ip/nuevo_design/submodules/altera_merlin_reorder_memory.sv
    Info (12023): Found entity 1: altera_merlin_reorder_memory File: C:/Users/Zaet/Desktop/JAJA/NUEVO/db/ip/nuevo_design/submodules/altera_merlin_reorder_memory.sv Line: 28
    Info (12023): Found entity 2: memory_pointer_controller File: C:/Users/Zaet/Desktop/JAJA/NUEVO/db/ip/nuevo_design/submodules/altera_merlin_reorder_memory.sv Line: 185
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/nuevo_design/submodules/altera_merlin_slave_agent.sv
    Info (12023): Found entity 1: altera_merlin_slave_agent File: C:/Users/Zaet/Desktop/JAJA/NUEVO/db/ip/nuevo_design/submodules/altera_merlin_slave_agent.sv Line: 34
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/nuevo_design/submodules/altera_merlin_slave_translator.sv
    Info (12023): Found entity 1: altera_merlin_slave_translator File: C:/Users/Zaet/Desktop/JAJA/NUEVO/db/ip/nuevo_design/submodules/altera_merlin_slave_translator.sv Line: 35
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/nuevo_design/submodules/altera_merlin_traffic_limiter.sv
    Info (12023): Found entity 1: altera_merlin_traffic_limiter File: C:/Users/Zaet/Desktop/JAJA/NUEVO/db/ip/nuevo_design/submodules/altera_merlin_traffic_limiter.sv Line: 49
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/nuevo_design/submodules/altera_merlin_width_adapter.sv
    Info (12023): Found entity 1: altera_merlin_width_adapter File: C:/Users/Zaet/Desktop/JAJA/NUEVO/db/ip/nuevo_design/submodules/altera_merlin_width_adapter.sv Line: 25
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/nuevo_design/submodules/altera_reset_controller.v
    Info (12023): Found entity 1: altera_reset_controller File: C:/Users/Zaet/Desktop/JAJA/NUEVO/db/ip/nuevo_design/submodules/altera_reset_controller.v Line: 42
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/nuevo_design/submodules/altera_reset_synchronizer.v
    Info (12023): Found entity 1: altera_reset_synchronizer File: C:/Users/Zaet/Desktop/JAJA/NUEVO/db/ip/nuevo_design/submodules/altera_reset_synchronizer.v Line: 24
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/nuevo_design/submodules/altera_wrap_burst_converter.sv
    Info (12023): Found entity 1: altera_wrap_burst_converter File: C:/Users/Zaet/Desktop/JAJA/NUEVO/db/ip/nuevo_design/submodules/altera_wrap_burst_converter.sv Line: 27
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/nuevo_design/submodules/hps_sdram.v
    Info (12023): Found entity 1: hps_sdram File: C:/Users/Zaet/Desktop/JAJA/NUEVO/db/ip/nuevo_design/submodules/hps_sdram.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/nuevo_design/submodules/hps_sdram_p0.sv
    Info (12023): Found entity 1: hps_sdram_p0 File: C:/Users/Zaet/Desktop/JAJA/NUEVO/db/ip/nuevo_design/submodules/hps_sdram_p0.sv Line: 18
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/nuevo_design/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v
    Info (12023): Found entity 1: hps_sdram_p0_acv_hard_addr_cmd_pads File: C:/Users/Zaet/Desktop/JAJA/NUEVO/db/ip/nuevo_design/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v Line: 17
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/nuevo_design/submodules/hps_sdram_p0_acv_hard_io_pads.v
    Info (12023): Found entity 1: hps_sdram_p0_acv_hard_io_pads File: C:/Users/Zaet/Desktop/JAJA/NUEVO/db/ip/nuevo_design/submodules/hps_sdram_p0_acv_hard_io_pads.v Line: 17
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/nuevo_design/submodules/hps_sdram_p0_acv_hard_memphy.v
    Info (12023): Found entity 1: hps_sdram_p0_acv_hard_memphy File: C:/Users/Zaet/Desktop/JAJA/NUEVO/db/ip/nuevo_design/submodules/hps_sdram_p0_acv_hard_memphy.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/nuevo_design/submodules/hps_sdram_p0_acv_ldc.v
    Info (12023): Found entity 1: hps_sdram_p0_acv_ldc File: C:/Users/Zaet/Desktop/JAJA/NUEVO/db/ip/nuevo_design/submodules/hps_sdram_p0_acv_ldc.v Line: 17
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/nuevo_design/submodules/hps_sdram_p0_altdqdqs.v
    Info (12023): Found entity 1: hps_sdram_p0_altdqdqs File: C:/Users/Zaet/Desktop/JAJA/NUEVO/db/ip/nuevo_design/submodules/hps_sdram_p0_altdqdqs.v Line: 17
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/nuevo_design/submodules/hps_sdram_p0_clock_pair_generator.v
    Info (12023): Found entity 1: hps_sdram_p0_clock_pair_generator File: C:/Users/Zaet/Desktop/JAJA/NUEVO/db/ip/nuevo_design/submodules/hps_sdram_p0_clock_pair_generator.v Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/nuevo_design/submodules/hps_sdram_p0_generic_ddio.v
    Info (12023): Found entity 1: hps_sdram_p0_generic_ddio File: C:/Users/Zaet/Desktop/JAJA/NUEVO/db/ip/nuevo_design/submodules/hps_sdram_p0_generic_ddio.v Line: 17
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/nuevo_design/submodules/hps_sdram_p0_iss_probe.v
    Info (12023): Found entity 1: hps_sdram_p0_iss_probe File: C:/Users/Zaet/Desktop/JAJA/NUEVO/db/ip/nuevo_design/submodules/hps_sdram_p0_iss_probe.v Line: 17
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/nuevo_design/submodules/hps_sdram_p0_phy_csr.sv
    Info (12023): Found entity 1: hps_sdram_p0_phy_csr File: C:/Users/Zaet/Desktop/JAJA/NUEVO/db/ip/nuevo_design/submodules/hps_sdram_p0_phy_csr.sv Line: 31
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/nuevo_design/submodules/hps_sdram_p0_reset.v
    Info (12023): Found entity 1: hps_sdram_p0_reset File: C:/Users/Zaet/Desktop/JAJA/NUEVO/db/ip/nuevo_design/submodules/hps_sdram_p0_reset.v Line: 18
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/nuevo_design/submodules/hps_sdram_p0_reset_sync.v
    Info (12023): Found entity 1: hps_sdram_p0_reset_sync File: C:/Users/Zaet/Desktop/JAJA/NUEVO/db/ip/nuevo_design/submodules/hps_sdram_p0_reset_sync.v Line: 17
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/nuevo_design/submodules/hps_sdram_pll.sv
    Info (12023): Found entity 1: hps_sdram_pll File: C:/Users/Zaet/Desktop/JAJA/NUEVO/db/ip/nuevo_design/submodules/hps_sdram_pll.sv Line: 25
Warning (10236): Verilog HDL Implicit Net warning at hps_sdram_pll.sv(168): created implicit net for "pll_dr_clk" File: C:/Users/Zaet/Desktop/JAJA/NUEVO/db/ip/nuevo_design/submodules/hps_sdram_pll.sv Line: 168
Warning (10037): Verilog HDL or VHDL warning at nuevo_design_sdram.v(318): conditional expression evaluates to a constant File: C:/Users/Zaet/Desktop/JAJA/NUEVO/db/ip/nuevo_design/submodules/nuevo_design_sdram.v Line: 318
Warning (10037): Verilog HDL or VHDL warning at nuevo_design_sdram.v(328): conditional expression evaluates to a constant File: C:/Users/Zaet/Desktop/JAJA/NUEVO/db/ip/nuevo_design/submodules/nuevo_design_sdram.v Line: 328
Warning (10037): Verilog HDL or VHDL warning at nuevo_design_sdram.v(338): conditional expression evaluates to a constant File: C:/Users/Zaet/Desktop/JAJA/NUEVO/db/ip/nuevo_design/submodules/nuevo_design_sdram.v Line: 338
Warning (10037): Verilog HDL or VHDL warning at nuevo_design_sdram.v(682): conditional expression evaluates to a constant File: C:/Users/Zaet/Desktop/JAJA/NUEVO/db/ip/nuevo_design/submodules/nuevo_design_sdram.v Line: 682
Info (12127): Elaborating entity "HPS_FPGA" for the top level hierarchy
Info (12128): Elaborating entity "NUEVO_DESIGN" for hierarchy "NUEVO_DESIGN:u0" File: C:/Users/Zaet/Desktop/JAJA/NUEVO/HPS_FPGA.sv Line: 79
Info (12128): Elaborating entity "NUEVO_DESIGN_KEYS" for hierarchy "NUEVO_DESIGN:u0|NUEVO_DESIGN_KEYS:keys" File: C:/Users/Zaet/Desktop/JAJA/NUEVO/db/ip/nuevo_design/nuevo_design.v Line: 210
Info (12128): Elaborating entity "NUEVO_DESIGN_LEDS" for hierarchy "NUEVO_DESIGN:u0|NUEVO_DESIGN_LEDS:leds" File: C:/Users/Zaet/Desktop/JAJA/NUEVO/db/ip/nuevo_design/nuevo_design.v Line: 221
Info (12128): Elaborating entity "NUEVO_DESIGN_RAM" for hierarchy "NUEVO_DESIGN:u0|NUEVO_DESIGN_RAM:ram" File: C:/Users/Zaet/Desktop/JAJA/NUEVO/db/ip/nuevo_design/nuevo_design.v Line: 235
Info (12128): Elaborating entity "altsyncram" for hierarchy "NUEVO_DESIGN:u0|NUEVO_DESIGN_RAM:ram|altsyncram:the_altsyncram" File: C:/Users/Zaet/Desktop/JAJA/NUEVO/db/ip/nuevo_design/submodules/nuevo_design_ram.v Line: 69
Info (12130): Elaborated megafunction instantiation "NUEVO_DESIGN:u0|NUEVO_DESIGN_RAM:ram|altsyncram:the_altsyncram" File: C:/Users/Zaet/Desktop/JAJA/NUEVO/db/ip/nuevo_design/submodules/nuevo_design_ram.v Line: 69
Info (12133): Instantiated megafunction "NUEVO_DESIGN:u0|NUEVO_DESIGN_RAM:ram|altsyncram:the_altsyncram" with the following parameter: File: C:/Users/Zaet/Desktop/JAJA/NUEVO/db/ip/nuevo_design/submodules/nuevo_design_ram.v Line: 69
    Info (12134): Parameter "byte_size" = "8"
    Info (12134): Parameter "init_file" = "NUEVO_DESIGN_RAM.hex"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "maximum_depth" = "40000"
    Info (12134): Parameter "numwords_a" = "40000"
    Info (12134): Parameter "operation_mode" = "SINGLE_PORT"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "ram_block_type" = "AUTO"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "DONT_CARE"
    Info (12134): Parameter "read_during_write_mode_port_a" = "DONT_CARE"
    Info (12134): Parameter "width_a" = "32"
    Info (12134): Parameter "width_byteena_a" = "4"
    Info (12134): Parameter "widthad_a" = "16"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_2nm1.tdf
    Info (12023): Found entity 1: altsyncram_2nm1 File: C:/Users/Zaet/Desktop/JAJA/NUEVO/db/altsyncram_2nm1.tdf Line: 31
Info (12128): Elaborating entity "altsyncram_2nm1" for hierarchy "NUEVO_DESIGN:u0|NUEVO_DESIGN_RAM:ram|altsyncram:the_altsyncram|altsyncram_2nm1:auto_generated" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 791
Warning (113015): Width of data items in "NUEVO_DESIGN_RAM.hex" is greater than the memory width. Wrapping data items to subsequent addresses. Found 5000 warnings, reporting 10 File: C:/Users/Zaet/Desktop/JAJA/NUEVO/software/NUEVO_DESIGN/mem_init/NUEVO_DESIGN_RAM.hex Line: 1
    Warning (113009): Data at line (2) of memory initialization file "NUEVO_DESIGN_RAM.hex" is too wide to fit in one memory word. Wrapping data to subsequent addresses. File: C:/Users/Zaet/Desktop/JAJA/NUEVO/software/NUEVO_DESIGN/mem_init/NUEVO_DESIGN_RAM.hex Line: 2
    Warning (113009): Data at line (3) of memory initialization file "NUEVO_DESIGN_RAM.hex" is too wide to fit in one memory word. Wrapping data to subsequent addresses. File: C:/Users/Zaet/Desktop/JAJA/NUEVO/software/NUEVO_DESIGN/mem_init/NUEVO_DESIGN_RAM.hex Line: 3
    Warning (113009): Data at line (4) of memory initialization file "NUEVO_DESIGN_RAM.hex" is too wide to fit in one memory word. Wrapping data to subsequent addresses. File: C:/Users/Zaet/Desktop/JAJA/NUEVO/software/NUEVO_DESIGN/mem_init/NUEVO_DESIGN_RAM.hex Line: 4
    Warning (113009): Data at line (5) of memory initialization file "NUEVO_DESIGN_RAM.hex" is too wide to fit in one memory word. Wrapping data to subsequent addresses. File: C:/Users/Zaet/Desktop/JAJA/NUEVO/software/NUEVO_DESIGN/mem_init/NUEVO_DESIGN_RAM.hex Line: 5
    Warning (113009): Data at line (6) of memory initialization file "NUEVO_DESIGN_RAM.hex" is too wide to fit in one memory word. Wrapping data to subsequent addresses. File: C:/Users/Zaet/Desktop/JAJA/NUEVO/software/NUEVO_DESIGN/mem_init/NUEVO_DESIGN_RAM.hex Line: 6
    Warning (113009): Data at line (7) of memory initialization file "NUEVO_DESIGN_RAM.hex" is too wide to fit in one memory word. Wrapping data to subsequent addresses. File: C:/Users/Zaet/Desktop/JAJA/NUEVO/software/NUEVO_DESIGN/mem_init/NUEVO_DESIGN_RAM.hex Line: 7
    Warning (113009): Data at line (8) of memory initialization file "NUEVO_DESIGN_RAM.hex" is too wide to fit in one memory word. Wrapping data to subsequent addresses. File: C:/Users/Zaet/Desktop/JAJA/NUEVO/software/NUEVO_DESIGN/mem_init/NUEVO_DESIGN_RAM.hex Line: 8
    Warning (113009): Data at line (9) of memory initialization file "NUEVO_DESIGN_RAM.hex" is too wide to fit in one memory word. Wrapping data to subsequent addresses. File: C:/Users/Zaet/Desktop/JAJA/NUEVO/software/NUEVO_DESIGN/mem_init/NUEVO_DESIGN_RAM.hex Line: 9
    Warning (113009): Data at line (10) of memory initialization file "NUEVO_DESIGN_RAM.hex" is too wide to fit in one memory word. Wrapping data to subsequent addresses. File: C:/Users/Zaet/Desktop/JAJA/NUEVO/software/NUEVO_DESIGN/mem_init/NUEVO_DESIGN_RAM.hex Line: 10
    Warning (113009): Data at line (11) of memory initialization file "NUEVO_DESIGN_RAM.hex" is too wide to fit in one memory word. Wrapping data to subsequent addresses. File: C:/Users/Zaet/Desktop/JAJA/NUEVO/software/NUEVO_DESIGN/mem_init/NUEVO_DESIGN_RAM.hex Line: 11
Info (12021): Found 1 design units, including 1 entities, in source file db/decode_ala.tdf
    Info (12023): Found entity 1: decode_ala File: C:/Users/Zaet/Desktop/JAJA/NUEVO/db/decode_ala.tdf Line: 22
Info (12128): Elaborating entity "decode_ala" for hierarchy "NUEVO_DESIGN:u0|NUEVO_DESIGN_RAM:ram|altsyncram:the_altsyncram|altsyncram_2nm1:auto_generated|decode_ala:decode3" File: C:/Users/Zaet/Desktop/JAJA/NUEVO/db/altsyncram_2nm1.tdf Line: 43
Info (12021): Found 1 design units, including 1 entities, in source file db/mux_7hb.tdf
    Info (12023): Found entity 1: mux_7hb File: C:/Users/Zaet/Desktop/JAJA/NUEVO/db/mux_7hb.tdf Line: 22
Info (12128): Elaborating entity "mux_7hb" for hierarchy "NUEVO_DESIGN:u0|NUEVO_DESIGN_RAM:ram|altsyncram:the_altsyncram|altsyncram_2nm1:auto_generated|mux_7hb:mux2" File: C:/Users/Zaet/Desktop/JAJA/NUEVO/db/altsyncram_2nm1.tdf Line: 44
Info (12128): Elaborating entity "NUEVO_DESIGN_ROM" for hierarchy "NUEVO_DESIGN:u0|NUEVO_DESIGN_ROM:rom" File: C:/Users/Zaet/Desktop/JAJA/NUEVO/db/ip/nuevo_design/nuevo_design.v Line: 250
Info (12128): Elaborating entity "altsyncram" for hierarchy "NUEVO_DESIGN:u0|NUEVO_DESIGN_ROM:rom|altsyncram:the_altsyncram" File: C:/Users/Zaet/Desktop/JAJA/NUEVO/db/ip/nuevo_design/submodules/nuevo_design_rom.v Line: 71
Info (12130): Elaborated megafunction instantiation "NUEVO_DESIGN:u0|NUEVO_DESIGN_ROM:rom|altsyncram:the_altsyncram" File: C:/Users/Zaet/Desktop/JAJA/NUEVO/db/ip/nuevo_design/submodules/nuevo_design_rom.v Line: 71
Info (12133): Instantiated megafunction "NUEVO_DESIGN:u0|NUEVO_DESIGN_ROM:rom|altsyncram:the_altsyncram" with the following parameter: File: C:/Users/Zaet/Desktop/JAJA/NUEVO/db/ip/nuevo_design/submodules/nuevo_design_rom.v Line: 71
    Info (12134): Parameter "byte_size" = "8"
    Info (12134): Parameter "init_file" = "NUEVO_DESIGN_ROM.hex"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "maximum_depth" = "40000"
    Info (12134): Parameter "numwords_a" = "40000"
    Info (12134): Parameter "operation_mode" = "SINGLE_PORT"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "ram_block_type" = "AUTO"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "DONT_CARE"
    Info (12134): Parameter "read_during_write_mode_port_a" = "DONT_CARE"
    Info (12134): Parameter "width_a" = "32"
    Info (12134): Parameter "width_byteena_a" = "4"
    Info (12134): Parameter "widthad_a" = "16"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_gnm1.tdf
    Info (12023): Found entity 1: altsyncram_gnm1 File: C:/Users/Zaet/Desktop/JAJA/NUEVO/db/altsyncram_gnm1.tdf Line: 31
Info (12128): Elaborating entity "altsyncram_gnm1" for hierarchy "NUEVO_DESIGN:u0|NUEVO_DESIGN_ROM:rom|altsyncram:the_altsyncram|altsyncram_gnm1:auto_generated" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 791
Warning (113015): Width of data items in "NUEVO_DESIGN_ROM.hex" is greater than the memory width. Wrapping data items to subsequent addresses. Found 5000 warnings, reporting 10 File: C:/Users/Zaet/Desktop/JAJA/NUEVO/software/NUEVO_DESIGN/mem_init/NUEVO_DESIGN_ROM.hex Line: 1
    Warning (113009): Data at line (2) of memory initialization file "NUEVO_DESIGN_ROM.hex" is too wide to fit in one memory word. Wrapping data to subsequent addresses. File: C:/Users/Zaet/Desktop/JAJA/NUEVO/software/NUEVO_DESIGN/mem_init/NUEVO_DESIGN_ROM.hex Line: 2
    Warning (113009): Data at line (3) of memory initialization file "NUEVO_DESIGN_ROM.hex" is too wide to fit in one memory word. Wrapping data to subsequent addresses. File: C:/Users/Zaet/Desktop/JAJA/NUEVO/software/NUEVO_DESIGN/mem_init/NUEVO_DESIGN_ROM.hex Line: 3
    Warning (113009): Data at line (4) of memory initialization file "NUEVO_DESIGN_ROM.hex" is too wide to fit in one memory word. Wrapping data to subsequent addresses. File: C:/Users/Zaet/Desktop/JAJA/NUEVO/software/NUEVO_DESIGN/mem_init/NUEVO_DESIGN_ROM.hex Line: 4
    Warning (113009): Data at line (5) of memory initialization file "NUEVO_DESIGN_ROM.hex" is too wide to fit in one memory word. Wrapping data to subsequent addresses. File: C:/Users/Zaet/Desktop/JAJA/NUEVO/software/NUEVO_DESIGN/mem_init/NUEVO_DESIGN_ROM.hex Line: 5
    Warning (113009): Data at line (6) of memory initialization file "NUEVO_DESIGN_ROM.hex" is too wide to fit in one memory word. Wrapping data to subsequent addresses. File: C:/Users/Zaet/Desktop/JAJA/NUEVO/software/NUEVO_DESIGN/mem_init/NUEVO_DESIGN_ROM.hex Line: 6
    Warning (113009): Data at line (7) of memory initialization file "NUEVO_DESIGN_ROM.hex" is too wide to fit in one memory word. Wrapping data to subsequent addresses. File: C:/Users/Zaet/Desktop/JAJA/NUEVO/software/NUEVO_DESIGN/mem_init/NUEVO_DESIGN_ROM.hex Line: 7
    Warning (113009): Data at line (8) of memory initialization file "NUEVO_DESIGN_ROM.hex" is too wide to fit in one memory word. Wrapping data to subsequent addresses. File: C:/Users/Zaet/Desktop/JAJA/NUEVO/software/NUEVO_DESIGN/mem_init/NUEVO_DESIGN_ROM.hex Line: 8
    Warning (113009): Data at line (9) of memory initialization file "NUEVO_DESIGN_ROM.hex" is too wide to fit in one memory word. Wrapping data to subsequent addresses. File: C:/Users/Zaet/Desktop/JAJA/NUEVO/software/NUEVO_DESIGN/mem_init/NUEVO_DESIGN_ROM.hex Line: 9
    Warning (113009): Data at line (10) of memory initialization file "NUEVO_DESIGN_ROM.hex" is too wide to fit in one memory word. Wrapping data to subsequent addresses. File: C:/Users/Zaet/Desktop/JAJA/NUEVO/software/NUEVO_DESIGN/mem_init/NUEVO_DESIGN_ROM.hex Line: 10
    Warning (113009): Data at line (11) of memory initialization file "NUEVO_DESIGN_ROM.hex" is too wide to fit in one memory word. Wrapping data to subsequent addresses. File: C:/Users/Zaet/Desktop/JAJA/NUEVO/software/NUEVO_DESIGN/mem_init/NUEVO_DESIGN_ROM.hex Line: 11
Info (12128): Elaborating entity "NUEVO_DESIGN_SDRAM" for hierarchy "NUEVO_DESIGN:u0|NUEVO_DESIGN_SDRAM:sdram" File: C:/Users/Zaet/Desktop/JAJA/NUEVO/db/ip/nuevo_design/nuevo_design.v Line: 273
Info (12128): Elaborating entity "NUEVO_DESIGN_SDRAM_input_efifo_module" for hierarchy "NUEVO_DESIGN:u0|NUEVO_DESIGN_SDRAM:sdram|NUEVO_DESIGN_SDRAM_input_efifo_module:the_NUEVO_DESIGN_SDRAM_input_efifo_module" File: C:/Users/Zaet/Desktop/JAJA/NUEVO/db/ip/nuevo_design/submodules/nuevo_design_sdram.v Line: 298
Info (12128): Elaborating entity "NUEVO_DESIGN_SEG1" for hierarchy "NUEVO_DESIGN:u0|NUEVO_DESIGN_SEG1:seg1" File: C:/Users/Zaet/Desktop/JAJA/NUEVO/db/ip/nuevo_design/nuevo_design.v Line: 284
Info (12128): Elaborating entity "NUEVO_DESIGN_SW" for hierarchy "NUEVO_DESIGN:u0|NUEVO_DESIGN_SW:sw" File: C:/Users/Zaet/Desktop/JAJA/NUEVO/db/ip/nuevo_design/nuevo_design.v Line: 347
Info (12128): Elaborating entity "NUEVO_DESIGN_TIMER" for hierarchy "NUEVO_DESIGN:u0|NUEVO_DESIGN_TIMER:timer" File: C:/Users/Zaet/Desktop/JAJA/NUEVO/db/ip/nuevo_design/nuevo_design.v Line: 358
Info (12128): Elaborating entity "NUEVO_DESIGN_hps_0" for hierarchy "NUEVO_DESIGN:u0|NUEVO_DESIGN_hps_0:hps_0" File: C:/Users/Zaet/Desktop/JAJA/NUEVO/db/ip/nuevo_design/nuevo_design.v Line: 455
Info (12128): Elaborating entity "NUEVO_DESIGN_hps_0_fpga_interfaces" for hierarchy "NUEVO_DESIGN:u0|NUEVO_DESIGN_hps_0:hps_0|NUEVO_DESIGN_hps_0_fpga_interfaces:fpga_interfaces" File: C:/Users/Zaet/Desktop/JAJA/NUEVO/db/ip/nuevo_design/submodules/nuevo_design_hps_0.v Line: 208
Info (12128): Elaborating entity "NUEVO_DESIGN_hps_0_hps_io" for hierarchy "NUEVO_DESIGN:u0|NUEVO_DESIGN_hps_0:hps_0|NUEVO_DESIGN_hps_0_hps_io:hps_io" File: C:/Users/Zaet/Desktop/JAJA/NUEVO/db/ip/nuevo_design/submodules/nuevo_design_hps_0.v Line: 227
Info (12128): Elaborating entity "NUEVO_DESIGN_hps_0_hps_io_border" for hierarchy "NUEVO_DESIGN:u0|NUEVO_DESIGN_hps_0:hps_0|NUEVO_DESIGN_hps_0_hps_io:hps_io|NUEVO_DESIGN_hps_0_hps_io_border:border" File: C:/Users/Zaet/Desktop/JAJA/NUEVO/db/ip/nuevo_design/submodules/nuevo_design_hps_0_hps_io.v Line: 45
Info (12128): Elaborating entity "hps_sdram" for hierarchy "NUEVO_DESIGN:u0|NUEVO_DESIGN_hps_0:hps_0|NUEVO_DESIGN_hps_0_hps_io:hps_io|NUEVO_DESIGN_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst" File: C:/Users/Zaet/Desktop/JAJA/NUEVO/db/ip/nuevo_design/submodules/nuevo_design_hps_0_hps_io_border.sv Line: 84
Info (12128): Elaborating entity "hps_sdram_pll" for hierarchy "NUEVO_DESIGN:u0|NUEVO_DESIGN_hps_0:hps_0|NUEVO_DESIGN_hps_0_hps_io:hps_io|NUEVO_DESIGN_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll" File: C:/Users/Zaet/Desktop/JAJA/NUEVO/db/ip/nuevo_design/submodules/hps_sdram.v Line: 105
Warning (10036): Verilog HDL or VHDL warning at hps_sdram_pll.sv(168): object "pll_dr_clk" assigned a value but never read File: C:/Users/Zaet/Desktop/JAJA/NUEVO/db/ip/nuevo_design/submodules/hps_sdram_pll.sv Line: 168
Warning (10034): Output port "pll_locked" at hps_sdram_pll.sv(91) has no driver File: C:/Users/Zaet/Desktop/JAJA/NUEVO/db/ip/nuevo_design/submodules/hps_sdram_pll.sv Line: 91
Info (12128): Elaborating entity "hps_sdram_p0" for hierarchy "NUEVO_DESIGN:u0|NUEVO_DESIGN_hps_0:hps_0|NUEVO_DESIGN_hps_0_hps_io:hps_io|NUEVO_DESIGN_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0" File: C:/Users/Zaet/Desktop/JAJA/NUEVO/db/ip/nuevo_design/submodules/hps_sdram.v Line: 230
Info (10648): Verilog HDL Display System Task info at hps_sdram_p0.sv(405): Using Regular core emif simulation models File: C:/Users/Zaet/Desktop/JAJA/NUEVO/db/ip/nuevo_design/submodules/hps_sdram_p0.sv Line: 405
Info (12128): Elaborating entity "hps_sdram_p0_acv_hard_memphy" for hierarchy "NUEVO_DESIGN:u0|NUEVO_DESIGN_hps_0:hps_0|NUEVO_DESIGN_hps_0_hps_io:hps_io|NUEVO_DESIGN_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy" File: C:/Users/Zaet/Desktop/JAJA/NUEVO/db/ip/nuevo_design/submodules/hps_sdram_p0.sv Line: 573
Warning (10858): Verilog HDL warning at hps_sdram_p0_acv_hard_memphy.v(420): object reset_n_seq_clk used but never assigned File: C:/Users/Zaet/Desktop/JAJA/NUEVO/db/ip/nuevo_design/submodules/hps_sdram_p0_acv_hard_memphy.v Line: 420
Warning (10230): Verilog HDL assignment warning at hps_sdram_p0_acv_hard_memphy.v(557): truncated value with size 4 to match size of target (1) File: C:/Users/Zaet/Desktop/JAJA/NUEVO/db/ip/nuevo_design/submodules/hps_sdram_p0_acv_hard_memphy.v Line: 557
Warning (10030): Net "reset_n_seq_clk" at hps_sdram_p0_acv_hard_memphy.v(420) has no driver or initial value, using a default initial value '0' File: C:/Users/Zaet/Desktop/JAJA/NUEVO/db/ip/nuevo_design/submodules/hps_sdram_p0_acv_hard_memphy.v Line: 420
Warning (10034): Output port "ctl_reset_export_n" at hps_sdram_p0_acv_hard_memphy.v(222) has no driver File: C:/Users/Zaet/Desktop/JAJA/NUEVO/db/ip/nuevo_design/submodules/hps_sdram_p0_acv_hard_memphy.v Line: 222
Info (12128): Elaborating entity "hps_sdram_p0_acv_ldc" for hierarchy "NUEVO_DESIGN:u0|NUEVO_DESIGN_hps_0:hps_0|NUEVO_DESIGN_hps_0_hps_io:hps_io|NUEVO_DESIGN_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc" File: C:/Users/Zaet/Desktop/JAJA/NUEVO/db/ip/nuevo_design/submodules/hps_sdram_p0_acv_hard_memphy.v Line: 554
Warning (10036): Verilog HDL or VHDL warning at hps_sdram_p0_acv_ldc.v(45): object "phy_clk_dq" assigned a value but never read File: C:/Users/Zaet/Desktop/JAJA/NUEVO/db/ip/nuevo_design/submodules/hps_sdram_p0_acv_ldc.v Line: 45
Warning (10036): Verilog HDL or VHDL warning at hps_sdram_p0_acv_ldc.v(47): object "phy_clk_dqs_2x" assigned a value but never read File: C:/Users/Zaet/Desktop/JAJA/NUEVO/db/ip/nuevo_design/submodules/hps_sdram_p0_acv_ldc.v Line: 47
Info (12128): Elaborating entity "hps_sdram_p0_acv_hard_io_pads" for hierarchy "NUEVO_DESIGN:u0|NUEVO_DESIGN_hps_0:hps_0|NUEVO_DESIGN_hps_0_hps_io:hps_io|NUEVO_DESIGN_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads" File: C:/Users/Zaet/Desktop/JAJA/NUEVO/db/ip/nuevo_design/submodules/hps_sdram_p0_acv_hard_memphy.v Line: 780
Warning (10034): Output port "ddio_phy_dqdin[179..32]" at hps_sdram_p0_acv_hard_io_pads.v(191) has no driver File: C:/Users/Zaet/Desktop/JAJA/NUEVO/db/ip/nuevo_design/submodules/hps_sdram_p0_acv_hard_io_pads.v Line: 191
Info (12128): Elaborating entity "hps_sdram_p0_acv_hard_addr_cmd_pads" for hierarchy "NUEVO_DESIGN:u0|NUEVO_DESIGN_hps_0:hps_0|NUEVO_DESIGN_hps_0_hps_io:hps_io|NUEVO_DESIGN_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads" File: C:/Users/Zaet/Desktop/JAJA/NUEVO/db/ip/nuevo_design/submodules/hps_sdram_p0_acv_hard_io_pads.v Line: 244
Info (12128): Elaborating entity "hps_sdram_p0_generic_ddio" for hierarchy "NUEVO_DESIGN:u0|NUEVO_DESIGN_hps_0:hps_0|NUEVO_DESIGN_hps_0_hps_io:hps_io|NUEVO_DESIGN_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_generic_ddio:uaddress_pad" File: C:/Users/Zaet/Desktop/JAJA/NUEVO/db/ip/nuevo_design/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v Line: 157
Info (12128): Elaborating entity "hps_sdram_p0_generic_ddio" for hierarchy "NUEVO_DESIGN:u0|NUEVO_DESIGN_hps_0:hps_0|NUEVO_DESIGN_hps_0_hps_io:hps_io|NUEVO_DESIGN_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_generic_ddio:ubank_pad" File: C:/Users/Zaet/Desktop/JAJA/NUEVO/db/ip/nuevo_design/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v Line: 166
Info (12128): Elaborating entity "hps_sdram_p0_generic_ddio" for hierarchy "NUEVO_DESIGN:u0|NUEVO_DESIGN_hps_0:hps_0|NUEVO_DESIGN_hps_0_hps_io:hps_io|NUEVO_DESIGN_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_generic_ddio:ucmd_pad" File: C:/Users/Zaet/Desktop/JAJA/NUEVO/db/ip/nuevo_design/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v Line: 189
Info (12128): Elaborating entity "hps_sdram_p0_generic_ddio" for hierarchy "NUEVO_DESIGN:u0|NUEVO_DESIGN_hps_0:hps_0|NUEVO_DESIGN_hps_0_hps_io:hps_io|NUEVO_DESIGN_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_generic_ddio:ureset_n_pad" File: C:/Users/Zaet/Desktop/JAJA/NUEVO/db/ip/nuevo_design/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v Line: 198
Info (12128): Elaborating entity "altddio_out" for hierarchy "NUEVO_DESIGN:u0|NUEVO_DESIGN_hps_0:hps_0|NUEVO_DESIGN_hps_0_hps_io:hps_io|NUEVO_DESIGN_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|altddio_out:clock_gen[0].umem_ck_pad" File: C:/Users/Zaet/Desktop/JAJA/NUEVO/db/ip/nuevo_design/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v Line: 317
Info (12130): Elaborated megafunction instantiation "NUEVO_DESIGN:u0|NUEVO_DESIGN_hps_0:hps_0|NUEVO_DESIGN_hps_0_hps_io:hps_io|NUEVO_DESIGN_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|altddio_out:clock_gen[0].umem_ck_pad" File: C:/Users/Zaet/Desktop/JAJA/NUEVO/db/ip/nuevo_design/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v Line: 317
Info (12133): Instantiated megafunction "NUEVO_DESIGN:u0|NUEVO_DESIGN_hps_0:hps_0|NUEVO_DESIGN_hps_0_hps_io:hps_io|NUEVO_DESIGN_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|altddio_out:clock_gen[0].umem_ck_pad" with the following parameter: File: C:/Users/Zaet/Desktop/JAJA/NUEVO/db/ip/nuevo_design/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v Line: 317
    Info (12134): Parameter "extend_oe_disable" = "UNUSED"
    Info (12134): Parameter "intended_device_family" = "Cyclone V"
    Info (12134): Parameter "invert_output" = "OFF"
    Info (12134): Parameter "lpm_hint" = "UNUSED"
    Info (12134): Parameter "lpm_type" = "altddio_out"
    Info (12134): Parameter "oe_reg" = "UNUSED"
    Info (12134): Parameter "power_up_high" = "OFF"
    Info (12134): Parameter "width" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/ddio_out_uqe.tdf
    Info (12023): Found entity 1: ddio_out_uqe File: C:/Users/Zaet/Desktop/JAJA/NUEVO/db/ddio_out_uqe.tdf Line: 27
Info (12128): Elaborating entity "ddio_out_uqe" for hierarchy "NUEVO_DESIGN:u0|NUEVO_DESIGN_hps_0:hps_0|NUEVO_DESIGN_hps_0_hps_io:hps_io|NUEVO_DESIGN_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|altddio_out:clock_gen[0].umem_ck_pad|ddio_out_uqe:auto_generated" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altddio_out.tdf Line: 100
Info (12128): Elaborating entity "hps_sdram_p0_clock_pair_generator" for hierarchy "NUEVO_DESIGN:u0|NUEVO_DESIGN_hps_0:hps_0|NUEVO_DESIGN_hps_0_hps_io:hps_io|NUEVO_DESIGN_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_clock_pair_generator:clock_gen[0].uclk_generator" File: C:/Users/Zaet/Desktop/JAJA/NUEVO/db/ip/nuevo_design/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v Line: 337
Info (12128): Elaborating entity "hps_sdram_p0_altdqdqs" for hierarchy "NUEVO_DESIGN:u0|NUEVO_DESIGN_hps_0:hps_0|NUEVO_DESIGN_hps_0_hps_io:hps_io|NUEVO_DESIGN_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs" File: C:/Users/Zaet/Desktop/JAJA/NUEVO/db/ip/nuevo_design/submodules/hps_sdram_p0_acv_hard_io_pads.v Line: 317
Info (12128): Elaborating entity "altdq_dqs2_acv_connect_to_hard_phy_cyclonev" for hierarchy "NUEVO_DESIGN:u0|NUEVO_DESIGN_hps_0:hps_0|NUEVO_DESIGN_hps_0_hps_io:hps_io|NUEVO_DESIGN_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst" File: C:/Users/Zaet/Desktop/JAJA/NUEVO/db/ip/nuevo_design/submodules/hps_sdram_p0_altdqdqs.v Line: 146
Info (12128): Elaborating entity "altera_mem_if_hhp_qseq_synth_top" for hierarchy "NUEVO_DESIGN:u0|NUEVO_DESIGN_hps_0:hps_0|NUEVO_DESIGN_hps_0_hps_io:hps_io|NUEVO_DESIGN_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_hhp_qseq_synth_top:seq" File: C:/Users/Zaet/Desktop/JAJA/NUEVO/db/ip/nuevo_design/submodules/hps_sdram.v Line: 238
Warning (12158): Entity "altera_mem_if_hhp_qseq_synth_top" contains only dangling pins File: C:/Users/Zaet/Desktop/JAJA/NUEVO/db/ip/nuevo_design/submodules/hps_sdram.v Line: 238
Info (12128): Elaborating entity "altera_mem_if_hard_memory_controller_top_cyclonev" for hierarchy "NUEVO_DESIGN:u0|NUEVO_DESIGN_hps_0:hps_0|NUEVO_DESIGN_hps_0_hps_io:hps_io|NUEVO_DESIGN_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_hard_memory_controller_top_cyclonev:c0" File: C:/Users/Zaet/Desktop/JAJA/NUEVO/db/ip/nuevo_design/submodules/hps_sdram.v Line: 794
Warning (10230): Verilog HDL assignment warning at altera_mem_if_hard_memory_controller_top_cyclonev.sv(1166): truncated value with size 320 to match size of target (1) File: C:/Users/Zaet/Desktop/JAJA/NUEVO/db/ip/nuevo_design/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv Line: 1166
Warning (10230): Verilog HDL assignment warning at altera_mem_if_hard_memory_controller_top_cyclonev.sv(1167): truncated value with size 320 to match size of target (1) File: C:/Users/Zaet/Desktop/JAJA/NUEVO/db/ip/nuevo_design/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv Line: 1167
Warning (10230): Verilog HDL assignment warning at altera_mem_if_hard_memory_controller_top_cyclonev.sv(1168): truncated value with size 320 to match size of target (1) File: C:/Users/Zaet/Desktop/JAJA/NUEVO/db/ip/nuevo_design/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv Line: 1168
Warning (10230): Verilog HDL assignment warning at altera_mem_if_hard_memory_controller_top_cyclonev.sv(1169): truncated value with size 320 to match size of target (1) File: C:/Users/Zaet/Desktop/JAJA/NUEVO/db/ip/nuevo_design/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv Line: 1169
Warning (10230): Verilog HDL assignment warning at altera_mem_if_hard_memory_controller_top_cyclonev.sv(1170): truncated value with size 320 to match size of target (1) File: C:/Users/Zaet/Desktop/JAJA/NUEVO/db/ip/nuevo_design/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv Line: 1170
Warning (10230): Verilog HDL assignment warning at altera_mem_if_hard_memory_controller_top_cyclonev.sv(1171): truncated value with size 320 to match size of target (1) File: C:/Users/Zaet/Desktop/JAJA/NUEVO/db/ip/nuevo_design/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv Line: 1171
Info (12128): Elaborating entity "altera_mem_if_oct_cyclonev" for hierarchy "NUEVO_DESIGN:u0|NUEVO_DESIGN_hps_0:hps_0|NUEVO_DESIGN_hps_0_hps_io:hps_io|NUEVO_DESIGN_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct" File: C:/Users/Zaet/Desktop/JAJA/NUEVO/db/ip/nuevo_design/submodules/hps_sdram.v Line: 802
Info (12128): Elaborating entity "altera_mem_if_dll_cyclonev" for hierarchy "NUEVO_DESIGN:u0|NUEVO_DESIGN_hps_0:hps_0|NUEVO_DESIGN_hps_0_hps_io:hps_io|NUEVO_DESIGN_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_dll_cyclonev:dll" File: C:/Users/Zaet/Desktop/JAJA/NUEVO/db/ip/nuevo_design/submodules/hps_sdram.v Line: 814
Info (12128): Elaborating entity "NUEVO_DESIGN_nios2_qsys_0" for hierarchy "NUEVO_DESIGN:u0|NUEVO_DESIGN_nios2_qsys_0:nios2_qsys_0" File: C:/Users/Zaet/Desktop/JAJA/NUEVO/db/ip/nuevo_design/nuevo_design.v Line: 474
Info (12128): Elaborating entity "NUEVO_DESIGN_nios2_qsys_0_test_bench" for hierarchy "NUEVO_DESIGN:u0|NUEVO_DESIGN_nios2_qsys_0:nios2_qsys_0|NUEVO_DESIGN_nios2_qsys_0_test_bench:the_NUEVO_DESIGN_nios2_qsys_0_test_bench" File: C:/Users/Zaet/Desktop/JAJA/NUEVO/db/ip/nuevo_design/submodules/nuevo_design_nios2_qsys_0.v Line: 1742
Info (12128): Elaborating entity "NUEVO_DESIGN_nios2_qsys_0_ic_data_module" for hierarchy "NUEVO_DESIGN:u0|NUEVO_DESIGN_nios2_qsys_0:nios2_qsys_0|NUEVO_DESIGN_nios2_qsys_0_ic_data_module:NUEVO_DESIGN_nios2_qsys_0_ic_data" File: C:/Users/Zaet/Desktop/JAJA/NUEVO/db/ip/nuevo_design/submodules/nuevo_design_nios2_qsys_0.v Line: 2600
Info (12128): Elaborating entity "altsyncram" for hierarchy "NUEVO_DESIGN:u0|NUEVO_DESIGN_nios2_qsys_0:nios2_qsys_0|NUEVO_DESIGN_nios2_qsys_0_ic_data_module:NUEVO_DESIGN_nios2_qsys_0_ic_data|altsyncram:the_altsyncram" File: C:/Users/Zaet/Desktop/JAJA/NUEVO/db/ip/nuevo_design/submodules/nuevo_design_nios2_qsys_0.v Line: 61
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_spj1.tdf
    Info (12023): Found entity 1: altsyncram_spj1 File: C:/Users/Zaet/Desktop/JAJA/NUEVO/db/altsyncram_spj1.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_spj1" for hierarchy "NUEVO_DESIGN:u0|NUEVO_DESIGN_nios2_qsys_0:nios2_qsys_0|NUEVO_DESIGN_nios2_qsys_0_ic_data_module:NUEVO_DESIGN_nios2_qsys_0_ic_data|altsyncram:the_altsyncram|altsyncram_spj1:auto_generated" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 791
Info (12128): Elaborating entity "NUEVO_DESIGN_nios2_qsys_0_ic_tag_module" for hierarchy "NUEVO_DESIGN:u0|NUEVO_DESIGN_nios2_qsys_0:nios2_qsys_0|NUEVO_DESIGN_nios2_qsys_0_ic_tag_module:NUEVO_DESIGN_nios2_qsys_0_ic_tag" File: C:/Users/Zaet/Desktop/JAJA/NUEVO/db/ip/nuevo_design/submodules/nuevo_design_nios2_qsys_0.v Line: 2666
Info (12128): Elaborating entity "altsyncram" for hierarchy "NUEVO_DESIGN:u0|NUEVO_DESIGN_nios2_qsys_0:nios2_qsys_0|NUEVO_DESIGN_nios2_qsys_0_ic_tag_module:NUEVO_DESIGN_nios2_qsys_0_ic_tag|altsyncram:the_altsyncram" File: C:/Users/Zaet/Desktop/JAJA/NUEVO/db/ip/nuevo_design/submodules/nuevo_design_nios2_qsys_0.v Line: 129
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_aio1.tdf
    Info (12023): Found entity 1: altsyncram_aio1 File: C:/Users/Zaet/Desktop/JAJA/NUEVO/db/altsyncram_aio1.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_aio1" for hierarchy "NUEVO_DESIGN:u0|NUEVO_DESIGN_nios2_qsys_0:nios2_qsys_0|NUEVO_DESIGN_nios2_qsys_0_ic_tag_module:NUEVO_DESIGN_nios2_qsys_0_ic_tag|altsyncram:the_altsyncram|altsyncram_aio1:auto_generated" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 791
Info (12128): Elaborating entity "NUEVO_DESIGN_nios2_qsys_0_register_bank_a_module" for hierarchy "NUEVO_DESIGN:u0|NUEVO_DESIGN_nios2_qsys_0:nios2_qsys_0|NUEVO_DESIGN_nios2_qsys_0_register_bank_a_module:NUEVO_DESIGN_nios2_qsys_0_register_bank_a" File: C:/Users/Zaet/Desktop/JAJA/NUEVO/db/ip/nuevo_design/submodules/nuevo_design_nios2_qsys_0.v Line: 3210
Info (12128): Elaborating entity "altsyncram" for hierarchy "NUEVO_DESIGN:u0|NUEVO_DESIGN_nios2_qsys_0:nios2_qsys_0|NUEVO_DESIGN_nios2_qsys_0_register_bank_a_module:NUEVO_DESIGN_nios2_qsys_0_register_bank_a|altsyncram:the_altsyncram" File: C:/Users/Zaet/Desktop/JAJA/NUEVO/db/ip/nuevo_design/submodules/nuevo_design_nios2_qsys_0.v Line: 198
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_b8o1.tdf
    Info (12023): Found entity 1: altsyncram_b8o1 File: C:/Users/Zaet/Desktop/JAJA/NUEVO/db/altsyncram_b8o1.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_b8o1" for hierarchy "NUEVO_DESIGN:u0|NUEVO_DESIGN_nios2_qsys_0:nios2_qsys_0|NUEVO_DESIGN_nios2_qsys_0_register_bank_a_module:NUEVO_DESIGN_nios2_qsys_0_register_bank_a|altsyncram:the_altsyncram|altsyncram_b8o1:auto_generated" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 791
Info (12128): Elaborating entity "NUEVO_DESIGN_nios2_qsys_0_register_bank_b_module" for hierarchy "NUEVO_DESIGN:u0|NUEVO_DESIGN_nios2_qsys_0:nios2_qsys_0|NUEVO_DESIGN_nios2_qsys_0_register_bank_b_module:NUEVO_DESIGN_nios2_qsys_0_register_bank_b" File: C:/Users/Zaet/Desktop/JAJA/NUEVO/db/ip/nuevo_design/submodules/nuevo_design_nios2_qsys_0.v Line: 3232
Info (12128): Elaborating entity "altsyncram" for hierarchy "NUEVO_DESIGN:u0|NUEVO_DESIGN_nios2_qsys_0:nios2_qsys_0|NUEVO_DESIGN_nios2_qsys_0_register_bank_b_module:NUEVO_DESIGN_nios2_qsys_0_register_bank_b|altsyncram:the_altsyncram" File: C:/Users/Zaet/Desktop/JAJA/NUEVO/db/ip/nuevo_design/submodules/nuevo_design_nios2_qsys_0.v Line: 267
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_c8o1.tdf
    Info (12023): Found entity 1: altsyncram_c8o1 File: C:/Users/Zaet/Desktop/JAJA/NUEVO/db/altsyncram_c8o1.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_c8o1" for hierarchy "NUEVO_DESIGN:u0|NUEVO_DESIGN_nios2_qsys_0:nios2_qsys_0|NUEVO_DESIGN_nios2_qsys_0_register_bank_b_module:NUEVO_DESIGN_nios2_qsys_0_register_bank_b|altsyncram:the_altsyncram|altsyncram_c8o1:auto_generated" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 791
Info (12128): Elaborating entity "NUEVO_DESIGN_nios2_qsys_0_mult_cell" for hierarchy "NUEVO_DESIGN:u0|NUEVO_DESIGN_nios2_qsys_0:nios2_qsys_0|NUEVO_DESIGN_nios2_qsys_0_mult_cell:the_NUEVO_DESIGN_nios2_qsys_0_mult_cell" File: C:/Users/Zaet/Desktop/JAJA/NUEVO/db/ip/nuevo_design/submodules/nuevo_design_nios2_qsys_0.v Line: 3713
Info (12128): Elaborating entity "altera_mult_add" for hierarchy "NUEVO_DESIGN:u0|NUEVO_DESIGN_nios2_qsys_0:nios2_qsys_0|NUEVO_DESIGN_nios2_qsys_0_mult_cell:the_NUEVO_DESIGN_nios2_qsys_0_mult_cell|altera_mult_add:the_altmult_add_part_1" File: C:/Users/Zaet/Desktop/JAJA/NUEVO/db/ip/nuevo_design/submodules/nuevo_design_nios2_qsys_0_mult_cell.v Line: 53
Info (12021): Found 1 design units, including 1 entities, in source file db/altera_mult_add_ujt2.v
    Info (12023): Found entity 1: altera_mult_add_ujt2 File: C:/Users/Zaet/Desktop/JAJA/NUEVO/db/altera_mult_add_ujt2.v Line: 28
Info (12128): Elaborating entity "altera_mult_add_ujt2" for hierarchy "NUEVO_DESIGN:u0|NUEVO_DESIGN_nios2_qsys_0:nios2_qsys_0|NUEVO_DESIGN_nios2_qsys_0_mult_cell:the_NUEVO_DESIGN_nios2_qsys_0_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_ujt2:auto_generated" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add.tdf Line: 454
Info (12128): Elaborating entity "altera_mult_add_rtl" for hierarchy "NUEVO_DESIGN:u0|NUEVO_DESIGN_nios2_qsys_0:nios2_qsys_0|NUEVO_DESIGN_nios2_qsys_0_mult_cell:the_NUEVO_DESIGN_nios2_qsys_0_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_ujt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1" File: C:/Users/Zaet/Desktop/JAJA/NUEVO/db/altera_mult_add_ujt2.v Line: 113
Info (12128): Elaborating entity "ama_register_function" for hierarchy "NUEVO_DESIGN:u0|NUEVO_DESIGN_nios2_qsys_0:nios2_qsys_0|NUEVO_DESIGN_nios2_qsys_0_mult_cell:the_NUEVO_DESIGN_nios2_qsys_0_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_ujt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_register_function:signa_reg_block" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 907
Info (12128): Elaborating entity "ama_data_split_reg_ext_function" for hierarchy "NUEVO_DESIGN:u0|NUEVO_DESIGN_nios2_qsys_0:nios2_qsys_0|NUEVO_DESIGN_nios2_qsys_0_mult_cell:the_NUEVO_DESIGN_nios2_qsys_0_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_ujt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:dataa_split" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 1023
Info (12128): Elaborating entity "ama_register_function" for hierarchy "NUEVO_DESIGN:u0|NUEVO_DESIGN_nios2_qsys_0:nios2_qsys_0|NUEVO_DESIGN_nios2_qsys_0_mult_cell:the_NUEVO_DESIGN_nios2_qsys_0_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_ujt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:dataa_split|ama_register_function:data_register_block_0" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 1989
Info (12128): Elaborating entity "ama_dynamic_signed_function" for hierarchy "NUEVO_DESIGN:u0|NUEVO_DESIGN_nios2_qsys_0:nios2_qsys_0|NUEVO_DESIGN_nios2_qsys_0_mult_cell:the_NUEVO_DESIGN_nios2_qsys_0_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_ujt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:dataa_split|ama_dynamic_signed_function:data0_signed_extension_block" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 2145
Info (12128): Elaborating entity "ama_data_split_reg_ext_function" for hierarchy "NUEVO_DESIGN:u0|NUEVO_DESIGN_nios2_qsys_0:nios2_qsys_0|NUEVO_DESIGN_nios2_qsys_0_mult_cell:the_NUEVO_DESIGN_nios2_qsys_0_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_ujt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datac_split" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 1113
Info (12128): Elaborating entity "ama_register_function" for hierarchy "NUEVO_DESIGN:u0|NUEVO_DESIGN_nios2_qsys_0:nios2_qsys_0|NUEVO_DESIGN_nios2_qsys_0_mult_cell:the_NUEVO_DESIGN_nios2_qsys_0_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_ujt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datac_split|ama_register_function:data_register_block_0" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 1989
Info (12128): Elaborating entity "ama_dynamic_signed_function" for hierarchy "NUEVO_DESIGN:u0|NUEVO_DESIGN_nios2_qsys_0:nios2_qsys_0|NUEVO_DESIGN_nios2_qsys_0_mult_cell:the_NUEVO_DESIGN_nios2_qsys_0_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_ujt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datac_split|ama_dynamic_signed_function:data0_signed_extension_block" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 2145
Info (12128): Elaborating entity "ama_preadder_function" for hierarchy "NUEVO_DESIGN:u0|NUEVO_DESIGN_nios2_qsys_0:nios2_qsys_0|NUEVO_DESIGN_nios2_qsys_0_mult_cell:the_NUEVO_DESIGN_nios2_qsys_0_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_ujt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_preadder_function:preadder_block" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 1265
Info (12128): Elaborating entity "ama_adder_function" for hierarchy "NUEVO_DESIGN:u0|NUEVO_DESIGN_nios2_qsys_0:nios2_qsys_0|NUEVO_DESIGN_nios2_qsys_0_mult_cell:the_NUEVO_DESIGN_nios2_qsys_0_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_ujt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_preadder_function:preadder_block|ama_adder_function:preadder_adder_0" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 3264
Info (12128): Elaborating entity "ama_signed_extension_function" for hierarchy "NUEVO_DESIGN:u0|NUEVO_DESIGN_nios2_qsys_0:nios2_qsys_0|NUEVO_DESIGN_nios2_qsys_0_mult_cell:the_NUEVO_DESIGN_nios2_qsys_0_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_ujt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_preadder_function:preadder_block|ama_adder_function:preadder_adder_0|ama_signed_extension_function:first_adder_ext_block_0" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 2705
Info (12128): Elaborating entity "ama_signed_extension_function" for hierarchy "NUEVO_DESIGN:u0|NUEVO_DESIGN_nios2_qsys_0:nios2_qsys_0|NUEVO_DESIGN_nios2_qsys_0_mult_cell:the_NUEVO_DESIGN_nios2_qsys_0_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_ujt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_preadder_function:preadder_block|ama_adder_function:preadder_adder_0|ama_signed_extension_function:second_adder_ext_block_0" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 2738
Info (12128): Elaborating entity "ama_multiplier_function" for hierarchy "NUEVO_DESIGN:u0|NUEVO_DESIGN_nios2_qsys_0:nios2_qsys_0|NUEVO_DESIGN_nios2_qsys_0_mult_cell:the_NUEVO_DESIGN_nios2_qsys_0_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_ujt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 1309
Info (12128): Elaborating entity "ama_register_function" for hierarchy "NUEVO_DESIGN:u0|NUEVO_DESIGN_nios2_qsys_0:nios2_qsys_0|NUEVO_DESIGN_nios2_qsys_0_mult_cell:the_NUEVO_DESIGN_nios2_qsys_0_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_ujt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 3060
Info (12128): Elaborating entity "ama_register_function" for hierarchy "NUEVO_DESIGN:u0|NUEVO_DESIGN_nios2_qsys_0:nios2_qsys_0|NUEVO_DESIGN_nios2_qsys_0_mult_cell:the_NUEVO_DESIGN_nios2_qsys_0_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_ujt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_1" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 3074
Info (12128): Elaborating entity "ama_adder_function" for hierarchy "NUEVO_DESIGN:u0|NUEVO_DESIGN_nios2_qsys_0:nios2_qsys_0|NUEVO_DESIGN_nios2_qsys_0_mult_cell:the_NUEVO_DESIGN_nios2_qsys_0_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_ujt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_adder_function:final_adder_block" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 1350
Info (12128): Elaborating entity "ama_signed_extension_function" for hierarchy "NUEVO_DESIGN:u0|NUEVO_DESIGN_nios2_qsys_0:nios2_qsys_0|NUEVO_DESIGN_nios2_qsys_0_mult_cell:the_NUEVO_DESIGN_nios2_qsys_0_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_ujt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_adder_function:final_adder_block|ama_signed_extension_function:first_adder_ext_block_0" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 2705
Info (12128): Elaborating entity "ama_signed_extension_function" for hierarchy "NUEVO_DESIGN:u0|NUEVO_DESIGN_nios2_qsys_0:nios2_qsys_0|NUEVO_DESIGN_nios2_qsys_0_mult_cell:the_NUEVO_DESIGN_nios2_qsys_0_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_ujt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_adder_function:final_adder_block|ama_signed_extension_function:second_adder_ext_block_0" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 2738
Info (12128): Elaborating entity "ama_register_function" for hierarchy "NUEVO_DESIGN:u0|NUEVO_DESIGN_nios2_qsys_0:nios2_qsys_0|NUEVO_DESIGN_nios2_qsys_0_mult_cell:the_NUEVO_DESIGN_nios2_qsys_0_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_ujt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_register_function:output_reg_block" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 1490
Info (12128): Elaborating entity "altera_mult_add" for hierarchy "NUEVO_DESIGN:u0|NUEVO_DESIGN_nios2_qsys_0:nios2_qsys_0|NUEVO_DESIGN_nios2_qsys_0_mult_cell:the_NUEVO_DESIGN_nios2_qsys_0_mult_cell|altera_mult_add:the_altmult_add_part_2" File: C:/Users/Zaet/Desktop/JAJA/NUEVO/db/ip/nuevo_design/submodules/nuevo_design_nios2_qsys_0_mult_cell.v Line: 94
Info (12021): Found 1 design units, including 1 entities, in source file db/altera_mult_add_0kt2.v
    Info (12023): Found entity 1: altera_mult_add_0kt2 File: C:/Users/Zaet/Desktop/JAJA/NUEVO/db/altera_mult_add_0kt2.v Line: 28
Info (12128): Elaborating entity "altera_mult_add_0kt2" for hierarchy "NUEVO_DESIGN:u0|NUEVO_DESIGN_nios2_qsys_0:nios2_qsys_0|NUEVO_DESIGN_nios2_qsys_0_mult_cell:the_NUEVO_DESIGN_nios2_qsys_0_mult_cell|altera_mult_add:the_altmult_add_part_2|altera_mult_add_0kt2:auto_generated" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add.tdf Line: 454
Info (12128): Elaborating entity "altera_mult_add_rtl" for hierarchy "NUEVO_DESIGN:u0|NUEVO_DESIGN_nios2_qsys_0:nios2_qsys_0|NUEVO_DESIGN_nios2_qsys_0_mult_cell:the_NUEVO_DESIGN_nios2_qsys_0_mult_cell|altera_mult_add:the_altmult_add_part_2|altera_mult_add_0kt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1" File: C:/Users/Zaet/Desktop/JAJA/NUEVO/db/altera_mult_add_0kt2.v Line: 113
Info (12128): Elaborating entity "NUEVO_DESIGN_mm_interconnect_0" for hierarchy "NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0" File: C:/Users/Zaet/Desktop/JAJA/NUEVO/db/ip/nuevo_design/nuevo_design.v Line: 619
Info (12128): Elaborating entity "altera_merlin_master_translator" for hierarchy "NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_qsys_0_data_master_translator" File: C:/Users/Zaet/Desktop/JAJA/NUEVO/db/ip/nuevo_design/submodules/nuevo_design_mm_interconnect_0.v Line: 1389
Info (12128): Elaborating entity "altera_merlin_slave_translator" for hierarchy "NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:ram_s1_translator" File: C:/Users/Zaet/Desktop/JAJA/NUEVO/db/ip/nuevo_design/submodules/nuevo_design_mm_interconnect_0.v Line: 1453
Info (12128): Elaborating entity "altera_merlin_slave_translator" for hierarchy "NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:timer_s1_translator" File: C:/Users/Zaet/Desktop/JAJA/NUEVO/db/ip/nuevo_design/submodules/nuevo_design_mm_interconnect_0.v Line: 1517
Info (12128): Elaborating entity "altera_merlin_slave_translator" for hierarchy "NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sdram_s1_translator" File: C:/Users/Zaet/Desktop/JAJA/NUEVO/db/ip/nuevo_design/submodules/nuevo_design_mm_interconnect_0.v Line: 1581
Info (12128): Elaborating entity "altera_merlin_slave_translator" for hierarchy "NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sw_s1_translator" File: C:/Users/Zaet/Desktop/JAJA/NUEVO/db/ip/nuevo_design/submodules/nuevo_design_mm_interconnect_0.v Line: 1645
Info (12128): Elaborating entity "altera_merlin_master_agent" for hierarchy "NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_qsys_0_data_master_agent" File: C:/Users/Zaet/Desktop/JAJA/NUEVO/db/ip/nuevo_design/submodules/nuevo_design_mm_interconnect_0.v Line: 2238
Info (12128): Elaborating entity "altera_merlin_axi_master_ni" for hierarchy "NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_master_ni:hps_0_h2f_lw_axi_master_agent" File: C:/Users/Zaet/Desktop/JAJA/NUEVO/db/ip/nuevo_design/submodules/nuevo_design_mm_interconnect_0.v Line: 2366
Info (12128): Elaborating entity "altera_merlin_address_alignment" for hierarchy "NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_master_ni:hps_0_h2f_lw_axi_master_agent|altera_merlin_address_alignment:align_address_to_size" File: C:/Users/Zaet/Desktop/JAJA/NUEVO/db/ip/nuevo_design/submodules/altera_merlin_axi_master_ni.sv Line: 485
Info (12128): Elaborating entity "altera_merlin_axi_master_ni" for hierarchy "NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_master_ni:hps_0_h2f_axi_master_agent" File: C:/Users/Zaet/Desktop/JAJA/NUEVO/db/ip/nuevo_design/submodules/nuevo_design_mm_interconnect_0.v Line: 2494
Info (12128): Elaborating entity "altera_merlin_address_alignment" for hierarchy "NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_master_ni:hps_0_h2f_axi_master_agent|altera_merlin_address_alignment:align_address_to_size" File: C:/Users/Zaet/Desktop/JAJA/NUEVO/db/ip/nuevo_design/submodules/altera_merlin_axi_master_ni.sv Line: 485
Info (12128): Elaborating entity "altera_merlin_slave_agent" for hierarchy "NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:ram_s1_agent" File: C:/Users/Zaet/Desktop/JAJA/NUEVO/db/ip/nuevo_design/submodules/nuevo_design_mm_interconnect_0.v Line: 2578
Info (12128): Elaborating entity "altera_merlin_burst_uncompressor" for hierarchy "NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:ram_s1_agent|altera_merlin_burst_uncompressor:uncompressor" File: C:/Users/Zaet/Desktop/JAJA/NUEVO/db/ip/nuevo_design/submodules/altera_merlin_slave_agent.sv Line: 608
Info (12128): Elaborating entity "altera_avalon_sc_fifo" for hierarchy "NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ram_s1_agent_rsp_fifo" File: C:/Users/Zaet/Desktop/JAJA/NUEVO/db/ip/nuevo_design/submodules/nuevo_design_mm_interconnect_0.v Line: 2619
Info (12128): Elaborating entity "altera_avalon_sc_fifo" for hierarchy "NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ram_s1_agent_rdata_fifo" File: C:/Users/Zaet/Desktop/JAJA/NUEVO/db/ip/nuevo_design/submodules/nuevo_design_mm_interconnect_0.v Line: 2660
Info (12128): Elaborating entity "altera_merlin_slave_agent" for hierarchy "NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent" File: C:/Users/Zaet/Desktop/JAJA/NUEVO/db/ip/nuevo_design/submodules/nuevo_design_mm_interconnect_0.v Line: 2910
Info (12128): Elaborating entity "altera_merlin_burst_uncompressor" for hierarchy "NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor" File: C:/Users/Zaet/Desktop/JAJA/NUEVO/db/ip/nuevo_design/submodules/altera_merlin_slave_agent.sv Line: 608
Info (12128): Elaborating entity "altera_avalon_sc_fifo" for hierarchy "NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo" File: C:/Users/Zaet/Desktop/JAJA/NUEVO/db/ip/nuevo_design/submodules/nuevo_design_mm_interconnect_0.v Line: 2951
Info (12128): Elaborating entity "altera_avalon_sc_fifo" for hierarchy "NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo" File: C:/Users/Zaet/Desktop/JAJA/NUEVO/db/ip/nuevo_design/submodules/nuevo_design_mm_interconnect_0.v Line: 2992
Info (12128): Elaborating entity "NUEVO_DESIGN_mm_interconnect_0_router" for hierarchy "NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|NUEVO_DESIGN_mm_interconnect_0_router:router" File: C:/Users/Zaet/Desktop/JAJA/NUEVO/db/ip/nuevo_design/submodules/nuevo_design_mm_interconnect_0.v Line: 4502
Info (12128): Elaborating entity "NUEVO_DESIGN_mm_interconnect_0_router_default_decode" for hierarchy "NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|NUEVO_DESIGN_mm_interconnect_0_router:router|NUEVO_DESIGN_mm_interconnect_0_router_default_decode:the_default_decode" File: C:/Users/Zaet/Desktop/JAJA/NUEVO/db/ip/nuevo_design/submodules/nuevo_design_mm_interconnect_0_router.sv Line: 195
Info (12128): Elaborating entity "NUEVO_DESIGN_mm_interconnect_0_router_001" for hierarchy "NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|NUEVO_DESIGN_mm_interconnect_0_router_001:router_001" File: C:/Users/Zaet/Desktop/JAJA/NUEVO/db/ip/nuevo_design/submodules/nuevo_design_mm_interconnect_0.v Line: 4518
Info (12128): Elaborating entity "NUEVO_DESIGN_mm_interconnect_0_router_001_default_decode" for hierarchy "NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|NUEVO_DESIGN_mm_interconnect_0_router_001:router_001|NUEVO_DESIGN_mm_interconnect_0_router_001_default_decode:the_default_decode" File: C:/Users/Zaet/Desktop/JAJA/NUEVO/db/ip/nuevo_design/submodules/nuevo_design_mm_interconnect_0_router_001.sv Line: 192
Info (12128): Elaborating entity "NUEVO_DESIGN_mm_interconnect_0_router_003" for hierarchy "NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|NUEVO_DESIGN_mm_interconnect_0_router_003:router_003" File: C:/Users/Zaet/Desktop/JAJA/NUEVO/db/ip/nuevo_design/submodules/nuevo_design_mm_interconnect_0.v Line: 4550
Info (12128): Elaborating entity "NUEVO_DESIGN_mm_interconnect_0_router_003_default_decode" for hierarchy "NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|NUEVO_DESIGN_mm_interconnect_0_router_003:router_003|NUEVO_DESIGN_mm_interconnect_0_router_003_default_decode:the_default_decode" File: C:/Users/Zaet/Desktop/JAJA/NUEVO/db/ip/nuevo_design/submodules/nuevo_design_mm_interconnect_0_router_003.sv Line: 174
Info (12128): Elaborating entity "NUEVO_DESIGN_mm_interconnect_0_router_005" for hierarchy "NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|NUEVO_DESIGN_mm_interconnect_0_router_005:router_005" File: C:/Users/Zaet/Desktop/JAJA/NUEVO/db/ip/nuevo_design/submodules/nuevo_design_mm_interconnect_0.v Line: 4582
Info (12128): Elaborating entity "NUEVO_DESIGN_mm_interconnect_0_router_005_default_decode" for hierarchy "NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|NUEVO_DESIGN_mm_interconnect_0_router_005:router_005|NUEVO_DESIGN_mm_interconnect_0_router_005_default_decode:the_default_decode" File: C:/Users/Zaet/Desktop/JAJA/NUEVO/db/ip/nuevo_design/submodules/nuevo_design_mm_interconnect_0_router_005.sv Line: 173
Info (12128): Elaborating entity "NUEVO_DESIGN_mm_interconnect_0_router_007" for hierarchy "NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|NUEVO_DESIGN_mm_interconnect_0_router_007:router_007" File: C:/Users/Zaet/Desktop/JAJA/NUEVO/db/ip/nuevo_design/submodules/nuevo_design_mm_interconnect_0.v Line: 4614
Info (12128): Elaborating entity "NUEVO_DESIGN_mm_interconnect_0_router_007_default_decode" for hierarchy "NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|NUEVO_DESIGN_mm_interconnect_0_router_007:router_007|NUEVO_DESIGN_mm_interconnect_0_router_007_default_decode:the_default_decode" File: C:/Users/Zaet/Desktop/JAJA/NUEVO/db/ip/nuevo_design/submodules/nuevo_design_mm_interconnect_0_router_007.sv Line: 180
Info (12128): Elaborating entity "NUEVO_DESIGN_mm_interconnect_0_router_008" for hierarchy "NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|NUEVO_DESIGN_mm_interconnect_0_router_008:router_008" File: C:/Users/Zaet/Desktop/JAJA/NUEVO/db/ip/nuevo_design/submodules/nuevo_design_mm_interconnect_0.v Line: 4630
Info (12128): Elaborating entity "NUEVO_DESIGN_mm_interconnect_0_router_008_default_decode" for hierarchy "NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|NUEVO_DESIGN_mm_interconnect_0_router_008:router_008|NUEVO_DESIGN_mm_interconnect_0_router_008_default_decode:the_default_decode" File: C:/Users/Zaet/Desktop/JAJA/NUEVO/db/ip/nuevo_design/submodules/nuevo_design_mm_interconnect_0_router_008.sv Line: 180
Info (12128): Elaborating entity "altera_merlin_traffic_limiter" for hierarchy "NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:hps_0_h2f_lw_axi_master_wr_limiter" File: C:/Users/Zaet/Desktop/JAJA/NUEVO/db/ip/nuevo_design/submodules/nuevo_design_mm_interconnect_0.v Line: 4808
Info (12128): Elaborating entity "altera_merlin_burst_adapter" for hierarchy "NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_s1_burst_adapter" File: C:/Users/Zaet/Desktop/JAJA/NUEVO/db/ip/nuevo_design/submodules/nuevo_design_mm_interconnect_0.v Line: 4908
Info (12128): Elaborating entity "altera_merlin_burst_adapter_13_1" for hierarchy "NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter" File: C:/Users/Zaet/Desktop/JAJA/NUEVO/db/ip/nuevo_design/submodules/altera_merlin_burst_adapter.sv Line: 181
Info (12128): Elaborating entity "altera_merlin_address_alignment" for hierarchy "NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_address_alignment:align_address_to_size" File: C:/Users/Zaet/Desktop/JAJA/NUEVO/db/ip/nuevo_design/submodules/altera_merlin_burst_adapter_13_1.sv Line: 778
Info (12128): Elaborating entity "altera_merlin_burst_adapter_burstwrap_increment" for hierarchy "NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_burstwrap_increment:the_burstwrap_increment" File: C:/Users/Zaet/Desktop/JAJA/NUEVO/db/ip/nuevo_design/submodules/altera_merlin_burst_adapter_13_1.sv Line: 979
Info (12128): Elaborating entity "altera_merlin_burst_adapter_min" for hierarchy "NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min" File: C:/Users/Zaet/Desktop/JAJA/NUEVO/db/ip/nuevo_design/submodules/altera_merlin_burst_adapter_13_1.sv Line: 1004
Info (12128): Elaborating entity "altera_merlin_burst_adapter_subtractor" for hierarchy "NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ab_sub" File: C:/Users/Zaet/Desktop/JAJA/NUEVO/db/ip/nuevo_design/submodules/altera_merlin_burst_adapter_13_1.sv Line: 157
Info (12128): Elaborating entity "altera_merlin_burst_adapter_adder" for hierarchy "NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ab_sub|altera_merlin_burst_adapter_adder:subtract" File: C:/Users/Zaet/Desktop/JAJA/NUEVO/db/ip/nuevo_design/submodules/altera_merlin_burst_adapter_13_1.sv Line: 88
Info (12128): Elaborating entity "altera_merlin_burst_adapter" for hierarchy "NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sw_s1_burst_adapter" File: C:/Users/Zaet/Desktop/JAJA/NUEVO/db/ip/nuevo_design/submodules/nuevo_design_mm_interconnect_0.v Line: 4958
Info (12128): Elaborating entity "altera_merlin_burst_adapter_13_1" for hierarchy "NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sw_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter" File: C:/Users/Zaet/Desktop/JAJA/NUEVO/db/ip/nuevo_design/submodules/altera_merlin_burst_adapter.sv Line: 181
Info (12128): Elaborating entity "altera_merlin_address_alignment" for hierarchy "NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sw_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_address_alignment:align_address_to_size" File: C:/Users/Zaet/Desktop/JAJA/NUEVO/db/ip/nuevo_design/submodules/altera_merlin_burst_adapter_13_1.sv Line: 778
Info (12128): Elaborating entity "NUEVO_DESIGN_mm_interconnect_0_cmd_demux" for hierarchy "NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|NUEVO_DESIGN_mm_interconnect_0_cmd_demux:cmd_demux" File: C:/Users/Zaet/Desktop/JAJA/NUEVO/db/ip/nuevo_design/submodules/nuevo_design_mm_interconnect_0.v Line: 5441
Info (12128): Elaborating entity "NUEVO_DESIGN_mm_interconnect_0_cmd_demux_001" for hierarchy "NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|NUEVO_DESIGN_mm_interconnect_0_cmd_demux_001:cmd_demux_001" File: C:/Users/Zaet/Desktop/JAJA/NUEVO/db/ip/nuevo_design/submodules/nuevo_design_mm_interconnect_0.v Line: 5506
Info (12128): Elaborating entity "NUEVO_DESIGN_mm_interconnect_0_cmd_demux_003" for hierarchy "NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|NUEVO_DESIGN_mm_interconnect_0_cmd_demux_003:cmd_demux_003" File: C:/Users/Zaet/Desktop/JAJA/NUEVO/db/ip/nuevo_design/submodules/nuevo_design_mm_interconnect_0.v Line: 5588
Info (12128): Elaborating entity "NUEVO_DESIGN_mm_interconnect_0_cmd_mux" for hierarchy "NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|NUEVO_DESIGN_mm_interconnect_0_cmd_mux:cmd_mux" File: C:/Users/Zaet/Desktop/JAJA/NUEVO/db/ip/nuevo_design/submodules/nuevo_design_mm_interconnect_0.v Line: 5622
Info (12128): Elaborating entity "NUEVO_DESIGN_mm_interconnect_0_cmd_mux_002" for hierarchy "NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|NUEVO_DESIGN_mm_interconnect_0_cmd_mux_002:cmd_mux_002" File: C:/Users/Zaet/Desktop/JAJA/NUEVO/db/ip/nuevo_design/submodules/nuevo_design_mm_interconnect_0.v Line: 5668
Info (12128): Elaborating entity "altera_merlin_arbitrator" for hierarchy "NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|NUEVO_DESIGN_mm_interconnect_0_cmd_mux_002:cmd_mux_002|altera_merlin_arbitrator:arb" File: C:/Users/Zaet/Desktop/JAJA/NUEVO/db/ip/nuevo_design/submodules/nuevo_design_mm_interconnect_0_cmd_mux_002.sv Line: 301
Info (12128): Elaborating entity "altera_merlin_arb_adder" for hierarchy "NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|NUEVO_DESIGN_mm_interconnect_0_cmd_mux_002:cmd_mux_002|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder" File: C:/Users/Zaet/Desktop/JAJA/NUEVO/db/ip/nuevo_design/submodules/altera_merlin_arbitrator.sv Line: 169
Info (12128): Elaborating entity "NUEVO_DESIGN_mm_interconnect_0_cmd_mux_003" for hierarchy "NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|NUEVO_DESIGN_mm_interconnect_0_cmd_mux_003:cmd_mux_003" File: C:/Users/Zaet/Desktop/JAJA/NUEVO/db/ip/nuevo_design/submodules/nuevo_design_mm_interconnect_0.v Line: 5697
Info (12128): Elaborating entity "NUEVO_DESIGN_mm_interconnect_0_rsp_demux" for hierarchy "NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|NUEVO_DESIGN_mm_interconnect_0_rsp_demux:rsp_demux" File: C:/Users/Zaet/Desktop/JAJA/NUEVO/db/ip/nuevo_design/submodules/nuevo_design_mm_interconnect_0.v Line: 5946
Info (12128): Elaborating entity "NUEVO_DESIGN_mm_interconnect_0_rsp_demux_002" for hierarchy "NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|NUEVO_DESIGN_mm_interconnect_0_rsp_demux_002:rsp_demux_002" File: C:/Users/Zaet/Desktop/JAJA/NUEVO/db/ip/nuevo_design/submodules/nuevo_design_mm_interconnect_0.v Line: 5992
Info (12128): Elaborating entity "NUEVO_DESIGN_mm_interconnect_0_rsp_demux_003" for hierarchy "NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|NUEVO_DESIGN_mm_interconnect_0_rsp_demux_003:rsp_demux_003" File: C:/Users/Zaet/Desktop/JAJA/NUEVO/db/ip/nuevo_design/submodules/nuevo_design_mm_interconnect_0.v Line: 6021
Info (12128): Elaborating entity "NUEVO_DESIGN_mm_interconnect_0_rsp_mux" for hierarchy "NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|NUEVO_DESIGN_mm_interconnect_0_rsp_mux:rsp_mux" File: C:/Users/Zaet/Desktop/JAJA/NUEVO/db/ip/nuevo_design/submodules/nuevo_design_mm_interconnect_0.v Line: 6336
Info (12128): Elaborating entity "altera_merlin_arbitrator" for hierarchy "NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|NUEVO_DESIGN_mm_interconnect_0_rsp_mux:rsp_mux|altera_merlin_arbitrator:arb" File: C:/Users/Zaet/Desktop/JAJA/NUEVO/db/ip/nuevo_design/submodules/nuevo_design_mm_interconnect_0_rsp_mux.sv Line: 470
Info (12128): Elaborating entity "altera_merlin_arb_adder" for hierarchy "NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|NUEVO_DESIGN_mm_interconnect_0_rsp_mux:rsp_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder" File: C:/Users/Zaet/Desktop/JAJA/NUEVO/db/ip/nuevo_design/submodules/altera_merlin_arbitrator.sv Line: 169
Info (12128): Elaborating entity "NUEVO_DESIGN_mm_interconnect_0_rsp_mux_001" for hierarchy "NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|NUEVO_DESIGN_mm_interconnect_0_rsp_mux_001:rsp_mux_001" File: C:/Users/Zaet/Desktop/JAJA/NUEVO/db/ip/nuevo_design/submodules/nuevo_design_mm_interconnect_0.v Line: 6401
Info (12128): Elaborating entity "altera_merlin_arbitrator" for hierarchy "NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|NUEVO_DESIGN_mm_interconnect_0_rsp_mux_001:rsp_mux_001|altera_merlin_arbitrator:arb" File: C:/Users/Zaet/Desktop/JAJA/NUEVO/db/ip/nuevo_design/submodules/nuevo_design_mm_interconnect_0_rsp_mux_001.sv Line: 422
Info (12128): Elaborating entity "altera_merlin_arb_adder" for hierarchy "NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|NUEVO_DESIGN_mm_interconnect_0_rsp_mux_001:rsp_mux_001|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder" File: C:/Users/Zaet/Desktop/JAJA/NUEVO/db/ip/nuevo_design/submodules/altera_merlin_arbitrator.sv Line: 169
Info (12128): Elaborating entity "NUEVO_DESIGN_mm_interconnect_0_rsp_mux_003" for hierarchy "NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|NUEVO_DESIGN_mm_interconnect_0_rsp_mux_003:rsp_mux_003" File: C:/Users/Zaet/Desktop/JAJA/NUEVO/db/ip/nuevo_design/submodules/nuevo_design_mm_interconnect_0.v Line: 6483
Info (12128): Elaborating entity "altera_merlin_width_adapter" for hierarchy "NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:nios2_qsys_0_data_master_to_sdram_s1_cmd_width_adapter" File: C:/Users/Zaet/Desktop/JAJA/NUEVO/db/ip/nuevo_design/submodules/nuevo_design_mm_interconnect_0.v Line: 6566
Warning (10240): Verilog HDL Always Construct warning at altera_merlin_width_adapter.sv(459): inferring latch(es) for variable "data_reg", which holds its previous value in one or more paths through the always construct File: C:/Users/Zaet/Desktop/JAJA/NUEVO/db/ip/nuevo_design/submodules/altera_merlin_width_adapter.sv Line: 459
Warning (10240): Verilog HDL Always Construct warning at altera_merlin_width_adapter.sv(459): inferring latch(es) for variable "byteen_reg", which holds its previous value in one or more paths through the always construct File: C:/Users/Zaet/Desktop/JAJA/NUEVO/db/ip/nuevo_design/submodules/altera_merlin_width_adapter.sv Line: 459
Info (12128): Elaborating entity "altera_merlin_address_alignment" for hierarchy "NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:nios2_qsys_0_data_master_to_sdram_s1_cmd_width_adapter|altera_merlin_address_alignment:check_and_align_address_to_size" File: C:/Users/Zaet/Desktop/JAJA/NUEVO/db/ip/nuevo_design/submodules/altera_merlin_width_adapter.sv Line: 388
Info (12128): Elaborating entity "altera_merlin_width_adapter" for hierarchy "NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:hps_0_h2f_axi_master_wr_to_sdram_s1_cmd_width_adapter" File: C:/Users/Zaet/Desktop/JAJA/NUEVO/db/ip/nuevo_design/submodules/nuevo_design_mm_interconnect_0.v Line: 6632
Warning (10240): Verilog HDL Always Construct warning at altera_merlin_width_adapter.sv(459): inferring latch(es) for variable "data_reg", which holds its previous value in one or more paths through the always construct File: C:/Users/Zaet/Desktop/JAJA/NUEVO/db/ip/nuevo_design/submodules/altera_merlin_width_adapter.sv Line: 459
Warning (10240): Verilog HDL Always Construct warning at altera_merlin_width_adapter.sv(459): inferring latch(es) for variable "byteen_reg", which holds its previous value in one or more paths through the always construct File: C:/Users/Zaet/Desktop/JAJA/NUEVO/db/ip/nuevo_design/submodules/altera_merlin_width_adapter.sv Line: 459
Info (12128): Elaborating entity "altera_merlin_address_alignment" for hierarchy "NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:hps_0_h2f_axi_master_wr_to_sdram_s1_cmd_width_adapter|altera_merlin_address_alignment:check_and_align_address_to_size" File: C:/Users/Zaet/Desktop/JAJA/NUEVO/db/ip/nuevo_design/submodules/altera_merlin_width_adapter.sv Line: 388
Info (12128): Elaborating entity "altera_merlin_width_adapter" for hierarchy "NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_to_nios2_qsys_0_data_master_rsp_width_adapter" File: C:/Users/Zaet/Desktop/JAJA/NUEVO/db/ip/nuevo_design/submodules/nuevo_design_mm_interconnect_0.v Line: 6764
Warning (10036): Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(283): object "in_write" assigned a value but never read File: C:/Users/Zaet/Desktop/JAJA/NUEVO/db/ip/nuevo_design/submodules/altera_merlin_width_adapter.sv Line: 283
Warning (10036): Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(742): object "aligned_addr" assigned a value but never read File: C:/Users/Zaet/Desktop/JAJA/NUEVO/db/ip/nuevo_design/submodules/altera_merlin_width_adapter.sv Line: 742
Warning (10036): Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(743): object "aligned_byte_cnt" assigned a value but never read File: C:/Users/Zaet/Desktop/JAJA/NUEVO/db/ip/nuevo_design/submodules/altera_merlin_width_adapter.sv Line: 743
Info (12128): Elaborating entity "altera_merlin_width_adapter" for hierarchy "NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_to_hps_0_h2f_axi_master_wr_rsp_width_adapter" File: C:/Users/Zaet/Desktop/JAJA/NUEVO/db/ip/nuevo_design/submodules/nuevo_design_mm_interconnect_0.v Line: 6830
Warning (10036): Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(283): object "in_write" assigned a value but never read File: C:/Users/Zaet/Desktop/JAJA/NUEVO/db/ip/nuevo_design/submodules/altera_merlin_width_adapter.sv Line: 283
Warning (10036): Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(742): object "aligned_addr" assigned a value but never read File: C:/Users/Zaet/Desktop/JAJA/NUEVO/db/ip/nuevo_design/submodules/altera_merlin_width_adapter.sv Line: 742
Warning (10036): Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(743): object "aligned_byte_cnt" assigned a value but never read File: C:/Users/Zaet/Desktop/JAJA/NUEVO/db/ip/nuevo_design/submodules/altera_merlin_width_adapter.sv Line: 743
Info (12128): Elaborating entity "NUEVO_DESIGN_mm_interconnect_0_avalon_st_adapter" for hierarchy "NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|NUEVO_DESIGN_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter" File: C:/Users/Zaet/Desktop/JAJA/NUEVO/db/ip/nuevo_design/submodules/nuevo_design_mm_interconnect_0.v Line: 6925
Info (12128): Elaborating entity "NUEVO_DESIGN_mm_interconnect_0_avalon_st_adapter_error_adapter_0" for hierarchy "NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|NUEVO_DESIGN_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter|NUEVO_DESIGN_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0" File: C:/Users/Zaet/Desktop/JAJA/NUEVO/db/ip/nuevo_design/submodules/nuevo_design_mm_interconnect_0_avalon_st_adapter.v Line: 200
Info (12128): Elaborating entity "NUEVO_DESIGN_mm_interconnect_0_avalon_st_adapter_002" for hierarchy "NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|NUEVO_DESIGN_mm_interconnect_0_avalon_st_adapter_002:avalon_st_adapter_002" File: C:/Users/Zaet/Desktop/JAJA/NUEVO/db/ip/nuevo_design/submodules/nuevo_design_mm_interconnect_0.v Line: 6983
Info (12128): Elaborating entity "NUEVO_DESIGN_mm_interconnect_0_avalon_st_adapter_002_error_adapter_0" for hierarchy "NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|NUEVO_DESIGN_mm_interconnect_0_avalon_st_adapter_002:avalon_st_adapter_002|NUEVO_DESIGN_mm_interconnect_0_avalon_st_adapter_002_error_adapter_0:error_adapter_0" File: C:/Users/Zaet/Desktop/JAJA/NUEVO/db/ip/nuevo_design/submodules/nuevo_design_mm_interconnect_0_avalon_st_adapter_002.v Line: 200
Info (12128): Elaborating entity "NUEVO_DESIGN_mm_interconnect_1" for hierarchy "NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_1:mm_interconnect_1" File: C:/Users/Zaet/Desktop/JAJA/NUEVO/db/ip/nuevo_design/nuevo_design.v Line: 637
Info (12128): Elaborating entity "altera_merlin_master_translator" for hierarchy "NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_1:mm_interconnect_1|altera_merlin_master_translator:nios2_qsys_0_instruction_master_translator" File: C:/Users/Zaet/Desktop/JAJA/NUEVO/db/ip/nuevo_design/submodules/nuevo_design_mm_interconnect_1.v Line: 171
Info (12128): Elaborating entity "altera_merlin_slave_translator" for hierarchy "NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:rom_s1_translator" File: C:/Users/Zaet/Desktop/JAJA/NUEVO/db/ip/nuevo_design/submodules/nuevo_design_mm_interconnect_1.v Line: 235
Info (12128): Elaborating entity "altera_merlin_master_agent" for hierarchy "NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_1:mm_interconnect_1|altera_merlin_master_agent:nios2_qsys_0_instruction_master_agent" File: C:/Users/Zaet/Desktop/JAJA/NUEVO/db/ip/nuevo_design/submodules/nuevo_design_mm_interconnect_1.v Line: 316
Info (12128): Elaborating entity "altera_merlin_slave_agent" for hierarchy "NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:rom_s1_agent" File: C:/Users/Zaet/Desktop/JAJA/NUEVO/db/ip/nuevo_design/submodules/nuevo_design_mm_interconnect_1.v Line: 400
Info (12128): Elaborating entity "altera_merlin_burst_uncompressor" for hierarchy "NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:rom_s1_agent|altera_merlin_burst_uncompressor:uncompressor" File: C:/Users/Zaet/Desktop/JAJA/NUEVO/db/ip/nuevo_design/submodules/altera_merlin_slave_agent.sv Line: 608
Info (12128): Elaborating entity "altera_avalon_sc_fifo" for hierarchy "NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:rom_s1_agent_rsp_fifo" File: C:/Users/Zaet/Desktop/JAJA/NUEVO/db/ip/nuevo_design/submodules/nuevo_design_mm_interconnect_1.v Line: 441
Info (12128): Elaborating entity "NUEVO_DESIGN_mm_interconnect_1_router" for hierarchy "NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_1:mm_interconnect_1|NUEVO_DESIGN_mm_interconnect_1_router:router" File: C:/Users/Zaet/Desktop/JAJA/NUEVO/db/ip/nuevo_design/submodules/nuevo_design_mm_interconnect_1.v Line: 457
Info (12128): Elaborating entity "NUEVO_DESIGN_mm_interconnect_1_router_default_decode" for hierarchy "NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_1:mm_interconnect_1|NUEVO_DESIGN_mm_interconnect_1_router:router|NUEVO_DESIGN_mm_interconnect_1_router_default_decode:the_default_decode" File: C:/Users/Zaet/Desktop/JAJA/NUEVO/db/ip/nuevo_design/submodules/nuevo_design_mm_interconnect_1_router.sv Line: 174
Info (12128): Elaborating entity "NUEVO_DESIGN_mm_interconnect_1_router_001" for hierarchy "NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_1:mm_interconnect_1|NUEVO_DESIGN_mm_interconnect_1_router_001:router_001" File: C:/Users/Zaet/Desktop/JAJA/NUEVO/db/ip/nuevo_design/submodules/nuevo_design_mm_interconnect_1.v Line: 473
Info (12128): Elaborating entity "NUEVO_DESIGN_mm_interconnect_1_router_001_default_decode" for hierarchy "NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_1:mm_interconnect_1|NUEVO_DESIGN_mm_interconnect_1_router_001:router_001|NUEVO_DESIGN_mm_interconnect_1_router_001_default_decode:the_default_decode" File: C:/Users/Zaet/Desktop/JAJA/NUEVO/db/ip/nuevo_design/submodules/nuevo_design_mm_interconnect_1_router_001.sv Line: 178
Info (12128): Elaborating entity "NUEVO_DESIGN_mm_interconnect_1_cmd_demux" for hierarchy "NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_1:mm_interconnect_1|NUEVO_DESIGN_mm_interconnect_1_cmd_demux:cmd_demux" File: C:/Users/Zaet/Desktop/JAJA/NUEVO/db/ip/nuevo_design/submodules/nuevo_design_mm_interconnect_1.v Line: 490
Info (12128): Elaborating entity "NUEVO_DESIGN_mm_interconnect_1_cmd_mux" for hierarchy "NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_1:mm_interconnect_1|NUEVO_DESIGN_mm_interconnect_1_cmd_mux:cmd_mux" File: C:/Users/Zaet/Desktop/JAJA/NUEVO/db/ip/nuevo_design/submodules/nuevo_design_mm_interconnect_1.v Line: 507
Info (12128): Elaborating entity "NUEVO_DESIGN_mm_interconnect_1_rsp_mux" for hierarchy "NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_1:mm_interconnect_1|NUEVO_DESIGN_mm_interconnect_1_rsp_mux:rsp_mux" File: C:/Users/Zaet/Desktop/JAJA/NUEVO/db/ip/nuevo_design/submodules/nuevo_design_mm_interconnect_1.v Line: 541
Info (12128): Elaborating entity "NUEVO_DESIGN_irq_mapper" for hierarchy "NUEVO_DESIGN:u0|NUEVO_DESIGN_irq_mapper:irq_mapper" File: C:/Users/Zaet/Desktop/JAJA/NUEVO/db/ip/nuevo_design/nuevo_design.v Line: 644
Info (12128): Elaborating entity "altera_reset_controller" for hierarchy "NUEVO_DESIGN:u0|altera_reset_controller:rst_controller" File: C:/Users/Zaet/Desktop/JAJA/NUEVO/db/ip/nuevo_design/nuevo_design.v Line: 707
Info (12128): Elaborating entity "altera_reset_synchronizer" for hierarchy "NUEVO_DESIGN:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1" File: C:/Users/Zaet/Desktop/JAJA/NUEVO/db/ip/nuevo_design/submodules/altera_reset_controller.v Line: 208
Info (12128): Elaborating entity "altera_reset_synchronizer" for hierarchy "NUEVO_DESIGN:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1" File: C:/Users/Zaet/Desktop/JAJA/NUEVO/db/ip/nuevo_design/submodules/altera_reset_controller.v Line: 220
Info (12128): Elaborating entity "altera_reset_controller" for hierarchy "NUEVO_DESIGN:u0|altera_reset_controller:rst_controller_001" File: C:/Users/Zaet/Desktop/JAJA/NUEVO/db/ip/nuevo_design/nuevo_design.v Line: 770
Info (11170): Starting IP generation for the debug fabric: alt_sld_fab.
Info (11172): 2023.10.03.06:33:29 Progress: Loading sldad98b768/alt_sld_fab_wrapper_hw.tcl
Info (11172): Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG
Info (11172): Alt_sld_fab: Generating alt_sld_fab "alt_sld_fab" for QUARTUS_SYNTH
Info (11172): Alt_sld_fab: "alt_sld_fab" instantiated alt_sld_fab "alt_sld_fab"
Info (11172): Presplit: "alt_sld_fab" instantiated altera_super_splitter "presplit"
Info (11172): Splitter: "alt_sld_fab" instantiated altera_sld_splitter "splitter"
Info (11172): Sldfabric: "alt_sld_fab" instantiated altera_sld_jtag_hub "sldfabric"
Info (11172): Ident: "alt_sld_fab" instantiated altera_connection_identification_hub "ident"
Info (11172): Alt_sld_fab: Done "alt_sld_fab" with 6 modules, 6 files
Info (11171): Finished IP generation for the debug fabric: alt_sld_fab.
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sldad98b768/alt_sld_fab.v
    Info (12023): Found entity 1: alt_sld_fab File: C:/Users/Zaet/Desktop/JAJA/NUEVO/db/ip/sldad98b768/alt_sld_fab.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sldad98b768/submodules/alt_sld_fab_alt_sld_fab.v
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab File: C:/Users/Zaet/Desktop/JAJA/NUEVO/db/ip/sldad98b768/submodules/alt_sld_fab_alt_sld_fab.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sldad98b768/submodules/alt_sld_fab_alt_sld_fab_ident.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_ident File: C:/Users/Zaet/Desktop/JAJA/NUEVO/db/ip/sldad98b768/submodules/alt_sld_fab_alt_sld_fab_ident.sv Line: 33
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sldad98b768/submodules/alt_sld_fab_alt_sld_fab_presplit.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_presplit File: C:/Users/Zaet/Desktop/JAJA/NUEVO/db/ip/sldad98b768/submodules/alt_sld_fab_alt_sld_fab_presplit.sv Line: 3
Info (12021): Found 2 design units, including 1 entities, in source file db/ip/sldad98b768/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd
    Info (12022): Found design unit 1: alt_sld_fab_alt_sld_fab_sldfabric-rtl File: C:/Users/Zaet/Desktop/JAJA/NUEVO/db/ip/sldad98b768/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd Line: 102
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_sldfabric File: C:/Users/Zaet/Desktop/JAJA/NUEVO/db/ip/sldad98b768/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd Line: 11
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sldad98b768/submodules/alt_sld_fab_alt_sld_fab_splitter.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_splitter File: C:/Users/Zaet/Desktop/JAJA/NUEVO/db/ip/sldad98b768/submodules/alt_sld_fab_alt_sld_fab_splitter.sv Line: 3
Info (19000): Inferred 1 megafunctions from design logic
    Info (276029): Inferred altsyncram megafunction from the following design logic: "NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|mem_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 16
        Info (286033): Parameter WIDTHAD_A set to 3
        Info (286033): Parameter NUMWORDS_A set to 8
        Info (286033): Parameter WIDTH_B set to 16
        Info (286033): Parameter WIDTHAD_B set to 3
        Info (286033): Parameter NUMWORDS_B set to 8
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK0
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA
Info (12130): Elaborated megafunction instantiation "NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|altsyncram:mem_rtl_0"
Info (12133): Instantiated megafunction "NUEVO_DESIGN:u0|NUEVO_DESIGN_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|altsyncram:mem_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "DUAL_PORT"
    Info (12134): Parameter "WIDTH_A" = "16"
    Info (12134): Parameter "WIDTHAD_A" = "3"
    Info (12134): Parameter "NUMWORDS_A" = "8"
    Info (12134): Parameter "WIDTH_B" = "16"
    Info (12134): Parameter "WIDTHAD_B" = "3"
    Info (12134): Parameter "NUMWORDS_B" = "8"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "OUTDATA_REG_B" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_ACLR_B" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_B" = "NONE"
    Info (12134): Parameter "ADDRESS_REG_B" = "CLOCK0"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
    Info (12134): Parameter "READ_DURING_WRITE_MODE_MIXED_PORTS" = "OLD_DATA"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_40n1.tdf
    Info (12023): Found entity 1: altsyncram_40n1 File: C:/Users/Zaet/Desktop/JAJA/NUEVO/db/altsyncram_40n1.tdf Line: 27
Warning (12188): Intel FPGA IP Evaluation Mode feature is turned on for the following cores
    Warning (12190): "Nios II Processor (6AF7_00A2)" will use the Intel FPGA IP Evaluation Mode feature
Warning (265072): Messages from megafunction that supports Intel FPGA IP Evaluation Mode feature
    Warning (265073): Messages from megafunction that supports Intel FPGA IP Evaluation Mode feature Nios II Processor
        Warning (265074): The reset input will be asserted when the evaluation time expires
Warning (265069): Megafunction that supports Intel FPGA IP Evaluation Mode feature will stop functioning in 1 hour after device is programmed
Info (265071): Evaluation period of megafunction that supports Intel FPGA IP Evaluation Mode feature can be extended indefinitely by using tethered operation
Warning (12241): 30 hierarchies have connectivity warnings - see the Connectivity Checks report folder
Warning (13009): TRI or OPNDRN buffers permanently enabled
    Warning (13010): Node "memory_mem_dq[0]~synth" File: C:/Users/Zaet/Desktop/JAJA/NUEVO/HPS_FPGA.sv Line: 16
    Warning (13010): Node "memory_mem_dq[1]~synth" File: C:/Users/Zaet/Desktop/JAJA/NUEVO/HPS_FPGA.sv Line: 16
    Warning (13010): Node "memory_mem_dq[2]~synth" File: C:/Users/Zaet/Desktop/JAJA/NUEVO/HPS_FPGA.sv Line: 16
    Warning (13010): Node "memory_mem_dq[3]~synth" File: C:/Users/Zaet/Desktop/JAJA/NUEVO/HPS_FPGA.sv Line: 16
    Warning (13010): Node "memory_mem_dq[4]~synth" File: C:/Users/Zaet/Desktop/JAJA/NUEVO/HPS_FPGA.sv Line: 16
    Warning (13010): Node "memory_mem_dq[5]~synth" File: C:/Users/Zaet/Desktop/JAJA/NUEVO/HPS_FPGA.sv Line: 16
    Warning (13010): Node "memory_mem_dq[6]~synth" File: C:/Users/Zaet/Desktop/JAJA/NUEVO/HPS_FPGA.sv Line: 16
    Warning (13010): Node "memory_mem_dq[7]~synth" File: C:/Users/Zaet/Desktop/JAJA/NUEVO/HPS_FPGA.sv Line: 16
    Warning (13010): Node "memory_mem_dqs~synth" File: C:/Users/Zaet/Desktop/JAJA/NUEVO/HPS_FPGA.sv Line: 17
    Warning (13010): Node "memory_mem_dqs_n~synth" File: C:/Users/Zaet/Desktop/JAJA/NUEVO/HPS_FPGA.sv Line: 18
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "sdram_wire_cke" is stuck at VCC File: C:/Users/Zaet/Desktop/JAJA/NUEVO/HPS_FPGA.sv Line: 26
Info (286031): Timing-Driven Synthesis is running on partition "Top"
Info (17049): 1040 registers lost all their fanouts during netlist optimizations.
Info (286031): Timing-Driven Synthesis is running on partition "NUEVO_DESIGN_hps_0_hps_io_border:border"
Info (286031): Timing-Driven Synthesis is running on partition "pzdyqx:nabboc"
Info (144001): Generated suppressed messages file C:/Users/Zaet/Desktop/JAJA/NUEVO/output_files/HPS_FPGA.map.smsg
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 19 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL
Info (21057): Implemented 8314 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 20 input pins
    Info (21059): Implemented 101 output pins
    Info (21060): Implemented 26 bidirectional pins
    Info (21061): Implemented 7450 logic cells
    Info (21064): Implemented 455 RAM segments
    Info (21066): Implemented 1 delay-locked loops
    Info (21062): Implemented 2 DSP elements
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 83 warnings
    Info: Peak virtual memory: 5296 megabytes
    Info: Processing ended: Tue Oct 03 06:33:51 2023
    Info: Elapsed time: 00:01:36
    Info: Total CPU time (on all processors): 00:03:26


+------------------------------------------+
; Analysis & Synthesis Suppressed Messages ;
+------------------------------------------+
The suppressed messages can be found in C:/Users/Zaet/Desktop/JAJA/NUEVO/output_files/HPS_FPGA.map.smsg.


