v 20121123 2
C 42500 43400 1 0 0 reg4.sym
{
T 43200 44800 5 10 1 1 0 0 1
refdes=S0
T 43050 45100 5 10 1 1 0 0 1
source=reg4.sch
}
C 45100 43400 1 0 0 reg4.sym
{
T 45800 44700 5 10 1 1 0 0 1
refdes=S1
T 45650 45100 5 10 1 1 0 0 1
source=reg4.sch
}
C 47700 43400 1 0 0 reg4.sym
{
T 48400 44700 5 10 1 1 0 0 1
refdes=S2
T 48250 45100 5 10 1 1 0 0 1
source=reg4.sch
}
C 50300 43400 1 0 0 reg4.sym
{
T 51000 44800 5 10 1 1 0 0 1
refdes=S3
T 50850 45100 5 10 1 1 0 0 1
source=reg4.sch
}
C 47000 47600 1 0 1 in-1.sym
{
T 47000 47900 5 10 0 0 0 6 1
device=INPUT
T 47350 47650 5 10 1 1 0 6 1
refdes=A0#
}
C 47000 47000 1 0 1 in-1.sym
{
T 47000 47300 5 10 0 0 0 6 1
device=INPUT
T 47350 47050 5 10 1 1 0 6 1
refdes=A1#
}
C 43500 47600 1 0 0 in-1.sym
{
T 43500 47900 5 10 0 0 0 0 1
device=INPUT
T 43250 47650 5 10 1 1 0 0 1
refdes=A0
}
C 43500 47000 1 0 0 in-1.sym
{
T 43500 47300 5 10 0 0 0 0 1
device=INPUT
T 43250 47050 5 10 1 1 0 0 1
refdes=A1
}
C 51700 43500 1 180 0 in-1.sym
{
T 51700 43200 5 10 0 0 180 0 1
device=INPUT
T 51600 43300 5 10 1 1 180 0 1
refdes=GND
}
N 43300 43400 51100 43400 4
N 43300 46000 51100 46000 4
N 42500 45600 42500 46500 4
N 42500 46500 50300 46500 4
N 50300 45600 50300 46500 4
N 47700 45600 47700 46500 4
N 45100 45600 45100 46500 4
N 42500 45400 42400 45400 4
N 42400 45400 42400 46400 4
N 42400 46400 50200 46400 4
N 50200 46400 50200 45400 4
N 50200 45400 50300 45400 4
N 42500 45200 42300 45200 4
N 42300 45200 42300 46300 4
N 42300 46300 50100 46300 4
N 50100 46300 50100 45200 4
N 50100 45200 50300 45200 4
N 42500 45000 42200 45000 4
N 42200 45000 42200 46200 4
N 42200 46200 50000 46200 4
N 50000 46200 50000 45000 4
N 50000 45000 50300 45000 4
N 42200 44600 42500 44600 4
N 42500 44000 42500 42900 4
N 42500 42900 50300 42900 4
N 50300 42900 50300 44000 4
N 50300 44200 50200 44200 4
N 50200 44200 50200 43000 4
N 50200 43000 42400 43000 4
N 42400 43000 42400 44200 4
N 42400 44200 42500 44200 4
N 42500 44400 42300 44400 4
N 42300 42600 42300 44400 4
N 42300 43100 50100 43100 4
N 50100 43100 50100 44400 4
N 50100 44400 50300 44400 4
N 50300 44600 50000 44600 4
N 50000 44600 50000 43200 4
N 50000 43200 42200 43200 4
N 42200 42500 42200 44600 4
N 47700 44000 47700 42900 4
N 45100 44000 45100 42900 4
N 45100 44200 45000 44200 4
N 45000 44200 45000 43000 4
N 45100 44400 44900 44400 4
N 44900 44400 44900 43100 4
N 45100 44600 44800 44600 4
N 44800 44600 44800 43200 4
N 47700 44200 47600 44200 4
N 47600 44200 47600 43000 4
N 47700 44400 47500 44400 4
N 47500 44400 47500 43100 4
N 47700 44600 47400 44600 4
N 47400 44600 47400 43200 4
N 45100 45400 45000 45400 4
N 45000 45400 45000 46400 4
N 45100 45200 44900 45200 4
N 44900 45200 44900 46300 4
N 45100 45000 44800 45000 4
N 44800 45000 44800 46200 4
N 47700 45400 47600 45400 4
N 47600 45400 47600 46400 4
N 47700 45200 47500 45200 4
N 47500 45200 47500 46300 4
N 47700 45000 47400 45000 4
N 47400 45000 47400 46200 4
C 45500 48000 1 0 1 in-1.sym
{
T 45500 48300 5 10 0 0 0 6 1
device=INPUT
T 45850 48050 5 10 1 1 0 6 1
refdes=Vdd
}
C 44300 47400 1 0 0 BSS84.sym
{
T 44400 48200 5 10 0 1 0 0 1
value=BSS84
T 44800 48000 5 10 0 1 0 0 1
footprint=SOT23
T 45800 48000 5 10 0 1 0 0 1
device=PMOS
T 44200 47800 5 10 1 1 0 0 1
refdes=M1
}
C 44100 46800 1 0 0 BSS84.sym
{
T 44200 47600 5 10 0 1 0 0 1
value=BSS84
T 44600 47400 5 10 0 1 0 0 1
footprint=SOT23
T 45600 47400 5 10 0 1 0 0 1
device=PMOS
T 44000 47200 5 10 1 1 0 0 1
refdes=M2
}
C 45100 46800 1 0 1 BSS84.sym
{
T 45000 47600 5 10 0 1 0 6 1
value=BSS84
T 44600 47400 5 10 0 1 0 6 1
footprint=SOT23
T 43600 47400 5 10 0 1 0 6 1
device=PMOS
T 45000 47500 5 10 1 1 0 6 1
refdes=M3
}
C 46200 47400 1 0 1 BSS84.sym
{
T 46100 48200 5 10 0 1 0 6 1
value=BSS84
T 45700 48000 5 10 0 1 0 6 1
footprint=SOT23
T 44700 48000 5 10 0 1 0 6 1
device=PMOS
T 46300 47800 5 10 1 1 0 6 1
refdes=M5
}
C 45400 46800 1 0 0 BSS84.sym
{
T 45500 47600 5 10 0 1 0 0 1
value=BSS84
T 45900 47400 5 10 0 1 0 0 1
footprint=SOT23
T 46900 47400 5 10 0 1 0 0 1
device=PMOS
T 45500 47500 5 10 1 1 0 0 1
refdes=M4
}
C 46400 46800 1 0 1 BSS84.sym
{
T 46300 47600 5 10 0 1 0 6 1
value=BSS84
T 45900 47400 5 10 0 1 0 6 1
footprint=SOT23
T 44900 47400 5 10 0 1 0 6 1
device=PMOS
T 46500 47200 5 10 1 1 0 6 1
refdes=M6
}
N 44700 47900 45800 47900 4
N 44500 47300 44700 47300 4
N 45800 47300 46000 47300 4
N 44700 47300 44700 47500 4
N 44500 46900 44500 46500 4
N 45800 47300 45800 47500 4
N 44100 47700 44300 47700 4
N 44700 46900 44700 46400 4
N 44100 47100 44100 46700 4
N 44100 46700 45000 46700 4
N 45000 46700 45400 47100 4
N 45100 47100 45500 46700 4
N 45500 46700 46400 46700 4
N 46400 46700 46400 47100 4
N 45800 46900 45800 46300 4
N 46000 46900 46000 46200 4
C 44100 45500 1 0 0 out-1.sym
{
T 44100 45800 5 10 0 0 0 0 1
device=OUTPUT
T 44200 45700 5 10 1 1 0 0 1
refdes=Q0
}
C 44100 45300 1 0 0 out-1.sym
{
T 44100 45600 5 10 0 0 0 0 1
device=OUTPUT
T 44200 45200 5 10 1 1 0 0 1
refdes=Q0#
}
C 46700 45500 1 0 0 out-1.sym
{
T 46700 45800 5 10 0 0 0 0 1
device=OUTPUT
T 46800 45700 5 10 1 1 0 0 1
refdes=Q1
}
C 46700 45300 1 0 0 out-1.sym
{
T 46700 45600 5 10 0 0 0 0 1
device=OUTPUT
T 46800 45200 5 10 1 1 0 0 1
refdes=Q1#
}
C 49300 45500 1 0 0 out-1.sym
{
T 49300 45800 5 10 0 0 0 0 1
device=OUTPUT
T 49400 45700 5 10 1 1 0 0 1
refdes=Q2
}
C 49300 45300 1 0 0 out-1.sym
{
T 49300 45600 5 10 0 0 0 0 1
device=OUTPUT
T 49400 45200 5 10 1 1 0 0 1
refdes=Q2#
}
C 51900 45500 1 0 0 out-1.sym
{
T 51900 45800 5 10 0 0 0 0 1
device=OUTPUT
T 52000 45700 5 10 1 1 0 0 1
refdes=Q3
}
C 51900 45300 1 0 0 out-1.sym
{
T 51900 45600 5 10 0 0 0 0 1
device=OUTPUT
T 52000 45200 5 10 1 1 0 0 1
refdes=Q3#
}
C 44100 44900 1 0 0 out-1.sym
{
T 44100 45200 5 10 0 0 0 0 1
device=OUTPUT
T 44150 44850 5 10 1 1 0 0 1
refdes=QB0
}
C 46700 44900 1 0 0 out-1.sym
{
T 46700 45200 5 10 0 0 0 0 1
device=OUTPUT
T 46750 44850 5 10 1 1 0 0 1
refdes=QB1
}
C 49300 44900 1 0 0 out-1.sym
{
T 49300 45200 5 10 0 0 0 0 1
device=OUTPUT
T 49350 44850 5 10 1 1 0 0 1
refdes=QB2
}
C 51900 44900 1 0 0 out-1.sym
{
T 51900 45200 5 10 0 0 0 0 1
device=OUTPUT
T 51950 44850 5 10 1 1 0 0 1
refdes=QB3
}
N 44900 48100 44900 47900 4
C 44700 44500 1 0 1 in-1.sym
{
T 44700 44800 5 10 0 0 0 6 1
device=INPUT
T 44650 44450 5 10 1 1 0 6 1
refdes=D0
}
C 47300 44500 1 0 1 in-1.sym
{
T 47300 44800 5 10 0 0 0 6 1
device=INPUT
T 47250 44450 5 10 1 1 0 6 1
refdes=D1
}
C 49900 44500 1 0 1 in-1.sym
{
T 49900 44800 5 10 0 0 0 6 1
device=INPUT
T 49850 44450 5 10 1 1 0 6 1
refdes=D2
}
C 52500 44500 1 0 1 in-1.sym
{
T 52500 44800 5 10 0 0 0 6 1
device=INPUT
T 52450 44450 5 10 1 1 0 6 1
refdes=D3
}
N 44100 44400 44300 44400 4
N 44300 44400 44300 42700 4
N 44300 42700 52100 42700 4
N 49500 42700 49500 44400 4
N 49500 44400 49300 44400 4
N 52100 42700 52100 44400 4
N 52100 44400 51900 44400 4
C 44900 41400 1 180 0 in-1.sym
{
T 44900 41100 5 10 0 0 180 0 1
device=INPUT
T 45250 41350 5 10 1 1 180 0 1
refdes=B0#
}
C 45000 42000 1 180 0 in-1.sym
{
T 45000 41700 5 10 0 0 180 0 1
device=INPUT
T 45350 41950 5 10 1 1 180 0 1
refdes=B1#
}
C 41500 41400 1 180 1 in-1.sym
{
T 41500 41100 5 10 0 0 180 6 1
device=INPUT
T 41250 41350 5 10 1 1 180 6 1
refdes=B0
}
C 41500 42000 1 180 1 in-1.sym
{
T 41500 41700 5 10 0 0 180 6 1
device=INPUT
T 41250 41950 5 10 1 1 180 6 1
refdes=B1
}
C 43500 41000 1 180 0 in-1.sym
{
T 43500 40700 5 10 0 0 180 0 1
device=INPUT
T 43850 40950 5 10 1 1 180 0 1
refdes=Vdd
}
C 42300 41600 1 180 1 BSS84.sym
{
T 42400 40800 5 10 0 1 180 6 1
value=BSS84
T 42800 41000 5 10 0 1 180 6 1
footprint=SOT23
T 43800 41000 5 10 0 1 180 6 1
device=PMOS
T 42200 41200 5 10 1 1 180 6 1
refdes=M8
}
C 42100 42200 1 180 1 BSS84.sym
{
T 42200 41400 5 10 0 1 180 6 1
value=BSS84
T 42600 41600 5 10 0 1 180 6 1
footprint=SOT23
T 43600 41600 5 10 0 1 180 6 1
device=PMOS
T 42000 41800 5 10 1 1 180 6 1
refdes=M7
}
C 43100 42200 1 180 0 BSS84.sym
{
T 43000 41400 5 10 0 1 180 0 1
value=BSS84
T 42600 41600 5 10 0 1 180 0 1
footprint=SOT23
T 41600 41600 5 10 0 1 180 0 1
device=PMOS
T 43000 41500 5 10 1 1 180 0 1
refdes=M9
}
C 44200 41600 1 180 0 BSS84.sym
{
T 44100 40800 5 10 0 1 180 0 1
value=BSS84
T 43700 41000 5 10 0 1 180 0 1
footprint=SOT23
T 42700 41000 5 10 0 1 180 0 1
device=PMOS
T 44400 41200 5 10 1 1 180 0 1
refdes=M12
}
C 43400 42200 1 180 1 BSS84.sym
{
T 43500 41400 5 10 0 1 180 6 1
value=BSS84
T 43900 41600 5 10 0 1 180 6 1
footprint=SOT23
T 44900 41600 5 10 0 1 180 6 1
device=PMOS
T 43400 41500 5 10 1 1 180 6 1
refdes=M10
}
C 44400 42200 1 180 0 BSS84.sym
{
T 44300 41400 5 10 0 1 180 0 1
value=BSS84
T 43900 41600 5 10 0 1 180 0 1
footprint=SOT23
T 42900 41600 5 10 0 1 180 0 1
device=PMOS
T 44600 41800 5 10 1 1 180 0 1
refdes=M11
}
N 42700 41100 43800 41100 4
N 42500 41700 42700 41700 4
N 43800 41700 44000 41700 4
N 42700 41700 42700 41500 4
N 43800 41700 43800 41500 4
N 42100 41300 42300 41300 4
N 42100 41900 42100 42300 4
N 42100 42300 43000 42300 4
N 43000 42300 43400 41900 4
N 43100 41900 43500 42300 4
N 43500 42300 44400 42300 4
N 44400 42300 44400 41900 4
N 42900 40900 42900 41100 4
N 44000 42100 44000 42900 4
N 43800 42100 43800 43000 4
N 42700 42100 42700 42600 4
N 42200 42500 42500 42500 4
N 42500 42500 42500 42100 4
N 42300 42600 42700 42600 4
N 46700 44400 46900 44400 4
N 46900 44400 46900 42700 4
C 51700 46100 1 180 0 in-1.sym
{
T 51700 45800 5 10 0 0 180 0 1
device=INPUT
T 51550 46150 5 10 1 1 180 0 1
refdes=Vdd
}
C 52700 43200 1 0 1 in-1.sym
{
T 52700 43500 5 10 0 0 0 6 1
device=INPUT
T 52950 43250 5 10 1 1 0 6 1
refdes=WE
}
N 46200 47700 46400 47700 4
N 44200 41300 44300 41300 4
