{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1480492037896 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 14.0.0 Build 200 06/17/2014 SJ Web Edition " "Version 14.0.0 Build 200 06/17/2014 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1480492037931 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Nov 29 23:47:17 2016 " "Processing started: Tue Nov 29 23:47:17 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1480492037931 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1480492037931 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off DE1_SoC -c DE1_SoC " "Command: quartus_map --read_settings_files=on --write_settings_files=off DE1_SoC -c DE1_SoC" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1480492037931 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 1 0 "Quartus II" 0 -1 1480492039101 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "cpu_pipelined.sv(86) " "Verilog HDL warning at cpu_pipelined.sv(86): extended using \"x\" or \"z\"" {  } { { "cpu_pipelined.sv" "" { Text "D:/EE 469/Processor Lab/cpu_pipelined.sv" 86 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Quartus II" 0 -1 1480492039218 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "cpu_pipelined.sv(114) " "Verilog HDL warning at cpu_pipelined.sv(114): extended using \"x\" or \"z\"" {  } { { "cpu_pipelined.sv" "" { Text "D:/EE 469/Processor Lab/cpu_pipelined.sv" 114 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Quartus II" 0 -1 1480492039218 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu_pipelined.sv 2 2 " "Found 2 design units, including 2 entities, in source file cpu_pipelined.sv" { { "Info" "ISGN_ENTITY_NAME" "1 cpu_pipelined " "Found entity 1: cpu_pipelined" {  } { { "cpu_pipelined.sv" "" { Text "D:/EE 469/Processor Lab/cpu_pipelined.sv" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1480492039218 ""} { "Info" "ISGN_ENTITY_NAME" "2 cpu_pipelined_testbench " "Found entity 2: cpu_pipelined_testbench" {  } { { "cpu_pipelined.sv" "" { Text "D:/EE 469/Processor Lab/cpu_pipelined.sv" 126 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1480492039218 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1480492039218 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pipelinereg.sv 4 4 " "Found 4 design units, including 4 entities, in source file pipelinereg.sv" { { "Info" "ISGN_ENTITY_NAME" "1 IF_ID_reg " "Found entity 1: IF_ID_reg" {  } { { "pipelineReg.sv" "" { Text "D:/EE 469/Processor Lab/pipelineReg.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1480492039218 ""} { "Info" "ISGN_ENTITY_NAME" "2 ID_EX_reg " "Found entity 2: ID_EX_reg" {  } { { "pipelineReg.sv" "" { Text "D:/EE 469/Processor Lab/pipelineReg.sv" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1480492039218 ""} { "Info" "ISGN_ENTITY_NAME" "3 EX_MEM_reg " "Found entity 3: EX_MEM_reg" {  } { { "pipelineReg.sv" "" { Text "D:/EE 469/Processor Lab/pipelineReg.sv" 53 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1480492039218 ""} { "Info" "ISGN_ENTITY_NAME" "4 MEM_WR_reg " "Found entity 4: MEM_WR_reg" {  } { { "pipelineReg.sv" "" { Text "D:/EE 469/Processor Lab/pipelineReg.sv" 75 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1480492039218 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1480492039218 ""}
{ "Warning" "WSGN_MEGAFN_REPLACE" "DFF2 dff.sv " "Entity \"DFF2\" obtained from \"dff.sv\" instead of from Quartus II megafunction library" {  } { { "dff.sv" "" { Text "D:/EE 469/Processor Lab/dff.sv" 25 -1 0 } }  } 0 12090 "Entity \"%1!s!\" obtained from \"%2!s!\" instead of from Quartus II megafunction library" 0 0 "Quartus II" 0 -1 1480492039233 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dff.sv 9 9 " "Found 9 design units, including 9 entities, in source file dff.sv" { { "Info" "ISGN_ENTITY_NAME" "1 D_FF " "Found entity 1: D_FF" {  } { { "dff.sv" "" { Text "D:/EE 469/Processor Lab/dff.sv" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1480492039233 ""} { "Info" "ISGN_ENTITY_NAME" "2 DFF1_enable " "Found entity 2: DFF1_enable" {  } { { "dff.sv" "" { Text "D:/EE 469/Processor Lab/dff.sv" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1480492039233 ""} { "Info" "ISGN_ENTITY_NAME" "3 DFF2 " "Found entity 3: DFF2" {  } { { "dff.sv" "" { Text "D:/EE 469/Processor Lab/dff.sv" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1480492039233 ""} { "Info" "ISGN_ENTITY_NAME" "4 DFF3 " "Found entity 4: DFF3" {  } { { "dff.sv" "" { Text "D:/EE 469/Processor Lab/dff.sv" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1480492039233 ""} { "Info" "ISGN_ENTITY_NAME" "5 DFF4 " "Found entity 5: DFF4" {  } { { "dff.sv" "" { Text "D:/EE 469/Processor Lab/dff.sv" 44 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1480492039233 ""} { "Info" "ISGN_ENTITY_NAME" "6 DFF5 " "Found entity 6: DFF5" {  } { { "dff.sv" "" { Text "D:/EE 469/Processor Lab/dff.sv" 53 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1480492039233 ""} { "Info" "ISGN_ENTITY_NAME" "7 DFF16 " "Found entity 7: DFF16" {  } { { "dff.sv" "" { Text "D:/EE 469/Processor Lab/dff.sv" 63 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1480492039233 ""} { "Info" "ISGN_ENTITY_NAME" "8 DFF32 " "Found entity 8: DFF32" {  } { { "dff.sv" "" { Text "D:/EE 469/Processor Lab/dff.sv" 74 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1480492039233 ""} { "Info" "ISGN_ENTITY_NAME" "9 DFF64 " "Found entity 9: DFF64" {  } { { "dff.sv" "" { Text "D:/EE 469/Processor Lab/dff.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1480492039233 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1480492039233 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "zeroextend.sv 1 1 " "Found 1 design units, including 1 entities, in source file zeroextend.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ZE " "Found entity 1: ZE" {  } { { "zeroExtend.sv" "" { Text "D:/EE 469/Processor Lab/zeroExtend.sv" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1480492039233 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1480492039233 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "controlunit.sv 2 2 " "Found 2 design units, including 2 entities, in source file controlunit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 controlUnit " "Found entity 1: controlUnit" {  } { { "controlUnit.sv" "" { Text "D:/EE 469/Processor Lab/controlUnit.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1480492039233 ""} { "Info" "ISGN_ENTITY_NAME" "2 controlUnit_testbench " "Found entity 2: controlUnit_testbench" {  } { { "controlUnit.sv" "" { Text "D:/EE 469/Processor Lab/controlUnit.sv" 86 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1480492039233 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1480492039233 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "instructmem.sv 2 2 " "Found 2 design units, including 2 entities, in source file instructmem.sv" { { "Info" "ISGN_ENTITY_NAME" "1 instructmem " "Found entity 1: instructmem" {  } { { "instructmem.sv" "" { Text "D:/EE 469/Processor Lab/instructmem.sv" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1480492039249 ""} { "Info" "ISGN_ENTITY_NAME" "2 instructmem_testbench " "Found entity 2: instructmem_testbench" {  } { { "instructmem.sv" "" { Text "D:/EE 469/Processor Lab/instructmem.sv" 61 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1480492039249 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1480492039249 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "datamem.sv 2 2 " "Found 2 design units, including 2 entities, in source file datamem.sv" { { "Info" "ISGN_ENTITY_NAME" "1 datamem " "Found entity 1: datamem" {  } { { "datamem.sv" "" { Text "D:/EE 469/Processor Lab/datamem.sv" 12 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1480492039264 ""} { "Info" "ISGN_ENTITY_NAME" "2 datamem_testbench " "Found entity 2: datamem_testbench" {  } { { "datamem.sv" "" { Text "D:/EE 469/Processor Lab/datamem.sv" 70 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1480492039264 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1480492039264 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alustim.sv 1 1 " "Found 1 design units, including 1 entities, in source file alustim.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alustim " "Found entity 1: alustim" {  } { { "alustim.sv" "" { Text "D:/EE 469/Processor Lab/alustim.sv" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1480492039264 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1480492039264 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "ReadRegister1 readRegister1 regfile.sv(7) " "Verilog HDL Declaration information at regfile.sv(7): object \"ReadRegister1\" differs only in case from object \"readRegister1\" in the same scope" {  } { { "regfile.sv" "" { Text "D:/EE 469/Processor Lab/regfile.sv" 7 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1480492039280 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "ReadRegister2 readRegister2 regfile.sv(7) " "Verilog HDL Declaration information at regfile.sv(7): object \"ReadRegister2\" differs only in case from object \"readRegister2\" in the same scope" {  } { { "regfile.sv" "" { Text "D:/EE 469/Processor Lab/regfile.sv" 7 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1480492039280 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "regfile.sv 1 1 " "Found 1 design units, including 1 entities, in source file regfile.sv" { { "Info" "ISGN_ENTITY_NAME" "1 regfile " "Found entity 1: regfile" {  } { { "regfile.sv" "" { Text "D:/EE 469/Processor Lab/regfile.sv" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1480492039280 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1480492039280 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "testbench.sv 1 1 " "Found 1 design units, including 1 entities, in source file testbench.sv" { { "Info" "ISGN_ENTITY_NAME" "1 regstim " "Found entity 1: regstim" {  } { { "testbench.sv" "" { Text "D:/EE 469/Processor Lab/testbench.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1480492039280 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1480492039280 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decoder.sv 4 4 " "Found 4 design units, including 4 entities, in source file decoder.sv" { { "Info" "ISGN_ENTITY_NAME" "1 decoder_5to32 " "Found entity 1: decoder_5to32" {  } { { "decoder.sv" "" { Text "D:/EE 469/Processor Lab/decoder.sv" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1480492039297 ""} { "Info" "ISGN_ENTITY_NAME" "2 decoder_2to4 " "Found entity 2: decoder_2to4" {  } { { "decoder.sv" "" { Text "D:/EE 469/Processor Lab/decoder.sv" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1480492039297 ""} { "Info" "ISGN_ENTITY_NAME" "3 decoder_3to8 " "Found entity 3: decoder_3to8" {  } { { "decoder.sv" "" { Text "D:/EE 469/Processor Lab/decoder.sv" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1480492039297 ""} { "Info" "ISGN_ENTITY_NAME" "4 decoder_testbench " "Found entity 4: decoder_testbench" {  } { { "decoder.sv" "" { Text "D:/EE 469/Processor Lab/decoder.sv" 57 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1480492039297 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1480492039297 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "muxes.sv 8 8 " "Found 8 design units, including 8 entities, in source file muxes.sv" { { "Info" "ISGN_ENTITY_NAME" "1 mux_2to1_1bit " "Found entity 1: mux_2to1_1bit" {  } { { "muxes.sv" "" { Text "D:/EE 469/Processor Lab/muxes.sv" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1480492039302 ""} { "Info" "ISGN_ENTITY_NAME" "2 mux_2to1 " "Found entity 2: mux_2to1" {  } { { "muxes.sv" "" { Text "D:/EE 469/Processor Lab/muxes.sv" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1480492039302 ""} { "Info" "ISGN_ENTITY_NAME" "3 mux_2to1_5bit " "Found entity 3: mux_2to1_5bit" {  } { { "muxes.sv" "" { Text "D:/EE 469/Processor Lab/muxes.sv" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1480492039302 ""} { "Info" "ISGN_ENTITY_NAME" "4 mux_4to1 " "Found entity 4: mux_4to1" {  } { { "muxes.sv" "" { Text "D:/EE 469/Processor Lab/muxes.sv" 63 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1480492039302 ""} { "Info" "ISGN_ENTITY_NAME" "5 mux_8to1 " "Found entity 5: mux_8to1" {  } { { "muxes.sv" "" { Text "D:/EE 469/Processor Lab/muxes.sv" 76 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1480492039302 ""} { "Info" "ISGN_ENTITY_NAME" "6 mux_16to1 " "Found entity 6: mux_16to1" {  } { { "muxes.sv" "" { Text "D:/EE 469/Processor Lab/muxes.sv" 90 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1480492039302 ""} { "Info" "ISGN_ENTITY_NAME" "7 mux_32to1 " "Found entity 7: mux_32to1" {  } { { "muxes.sv" "" { Text "D:/EE 469/Processor Lab/muxes.sv" 105 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1480492039302 ""} { "Info" "ISGN_ENTITY_NAME" "8 mux_testbench " "Found entity 8: mux_testbench" {  } { { "muxes.sv" "" { Text "D:/EE 469/Processor Lab/muxes.sv" 119 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1480492039302 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1480492039302 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adder.sv 3 3 " "Found 3 design units, including 3 entities, in source file adder.sv" { { "Info" "ISGN_ENTITY_NAME" "1 addSub64 " "Found entity 1: addSub64" {  } { { "adder.sv" "" { Text "D:/EE 469/Processor Lab/adder.sv" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1480492039302 ""} { "Info" "ISGN_ENTITY_NAME" "2 addSub " "Found entity 2: addSub" {  } { { "adder.sv" "" { Text "D:/EE 469/Processor Lab/adder.sv" 37 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1480492039302 ""} { "Info" "ISGN_ENTITY_NAME" "3 adder_testbench " "Found entity 3: adder_testbench" {  } { { "adder.sv" "" { Text "D:/EE 469/Processor Lab/adder.sv" 65 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1480492039302 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1480492039302 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "logicalops.sv 7 7 " "Found 7 design units, including 7 entities, in source file logicalops.sv" { { "Info" "ISGN_ENTITY_NAME" "1 and64 " "Found entity 1: and64" {  } { { "logicalOps.sv" "" { Text "D:/EE 469/Processor Lab/logicalOps.sv" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1480492039317 ""} { "Info" "ISGN_ENTITY_NAME" "2 or64 " "Found entity 2: or64" {  } { { "logicalOps.sv" "" { Text "D:/EE 469/Processor Lab/logicalOps.sv" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1480492039317 ""} { "Info" "ISGN_ENTITY_NAME" "3 xor64 " "Found entity 3: xor64" {  } { { "logicalOps.sv" "" { Text "D:/EE 469/Processor Lab/logicalOps.sv" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1480492039317 ""} { "Info" "ISGN_ENTITY_NAME" "4 not64 " "Found entity 4: not64" {  } { { "logicalOps.sv" "" { Text "D:/EE 469/Processor Lab/logicalOps.sv" 48 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1480492039317 ""} { "Info" "ISGN_ENTITY_NAME" "5 nor64 " "Found entity 5: nor64" {  } { { "logicalOps.sv" "" { Text "D:/EE 469/Processor Lab/logicalOps.sv" 63 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1480492039317 ""} { "Info" "ISGN_ENTITY_NAME" "6 or_multi " "Found entity 6: or_multi" {  } { { "logicalOps.sv" "" { Text "D:/EE 469/Processor Lab/logicalOps.sv" 81 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1480492039317 ""} { "Info" "ISGN_ENTITY_NAME" "7 nor_testbench " "Found entity 7: nor_testbench" {  } { { "logicalOps.sv" "" { Text "D:/EE 469/Processor Lab/logicalOps.sv" 93 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1480492039317 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1480492039317 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "alu.sv(38) " "Verilog HDL warning at alu.sv(38): extended using \"x\" or \"z\"" {  } { { "alu.sv" "" { Text "D:/EE 469/Processor Lab/alu.sv" 38 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Quartus II" 0 -1 1480492039317 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "alu.sv(44) " "Verilog HDL warning at alu.sv(44): extended using \"x\" or \"z\"" {  } { { "alu.sv" "" { Text "D:/EE 469/Processor Lab/alu.sv" 44 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Quartus II" 0 -1 1480492039317 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu.sv 1 1 " "Found 1 design units, including 1 entities, in source file alu.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alu " "Found entity 1: alu" {  } { { "alu.sv" "" { Text "D:/EE 469/Processor Lab/alu.sv" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1480492039317 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1480492039317 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "signExtend.sv(24) " "Verilog HDL warning at signExtend.sv(24): extended using \"x\" or \"z\"" {  } { { "signExtend.sv" "" { Text "D:/EE 469/Processor Lab/signExtend.sv" 24 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Quartus II" 0 -1 1480492039333 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "signextend.sv 2 2 " "Found 2 design units, including 2 entities, in source file signextend.sv" { { "Info" "ISGN_ENTITY_NAME" "1 SE " "Found entity 1: SE" {  } { { "signExtend.sv" "" { Text "D:/EE 469/Processor Lab/signExtend.sv" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1480492039333 ""} { "Info" "ISGN_ENTITY_NAME" "2 SE_testbench " "Found entity 2: SE_testbench" {  } { { "signExtend.sv" "" { Text "D:/EE 469/Processor Lab/signExtend.sv" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1480492039333 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1480492039333 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "programcounter.sv 1 1 " "Found 1 design units, including 1 entities, in source file programcounter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 PC " "Found entity 1: PC" {  } { { "programCounter.sv" "" { Text "D:/EE 469/Processor Lab/programCounter.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1480492039333 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1480492039333 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "shifter.sv 2 2 " "Found 2 design units, including 2 entities, in source file shifter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 shifter " "Found entity 1: shifter" {  } { { "shifter.sv" "" { Text "D:/EE 469/Processor Lab/shifter.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1480492039349 ""} { "Info" "ISGN_ENTITY_NAME" "2 shift_testbench " "Found entity 2: shift_testbench" {  } { { "shifter.sv" "" { Text "D:/EE 469/Processor Lab/shifter.sv" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1480492039349 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1480492039349 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "cpu_pipelined " "Elaborating entity \"cpu_pipelined\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1480492039449 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_2to1_5bit mux_2to1_5bit:reg_mux " "Elaborating entity \"mux_2to1_5bit\" for hierarchy \"mux_2to1_5bit:reg_mux\"" {  } { { "cpu_pipelined.sv" "reg_mux" { Text "D:/EE 469/Processor Lab/cpu_pipelined.sv" 48 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1480492039518 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_2to1 mux_2to1:BL_mux " "Elaborating entity \"mux_2to1\" for hierarchy \"mux_2to1:BL_mux\"" {  } { { "cpu_pipelined.sv" "BL_mux" { Text "D:/EE 469/Processor Lab/cpu_pipelined.sv" 55 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1480492039518 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "regfile regfile:rf " "Elaborating entity \"regfile\" for hierarchy \"regfile:rf\"" {  } { { "cpu_pipelined.sv" "rf" { Text "D:/EE 469/Processor Lab/cpu_pipelined.sv" 59 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1480492039549 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decoder_5to32 regfile:rf\|decoder_5to32:pickWriteRegister " "Elaborating entity \"decoder_5to32\" for hierarchy \"regfile:rf\|decoder_5to32:pickWriteRegister\"" {  } { { "regfile.sv" "pickWriteRegister" { Text "D:/EE 469/Processor Lab/regfile.sv" 16 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1480492039618 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decoder_2to4 regfile:rf\|decoder_5to32:pickWriteRegister\|decoder_2to4:d0 " "Elaborating entity \"decoder_2to4\" for hierarchy \"regfile:rf\|decoder_5to32:pickWriteRegister\|decoder_2to4:d0\"" {  } { { "decoder.sv" "d0" { Text "D:/EE 469/Processor Lab/decoder.sv" 11 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1480492039634 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decoder_3to8 regfile:rf\|decoder_5to32:pickWriteRegister\|decoder_3to8:d1 " "Elaborating entity \"decoder_3to8\" for hierarchy \"regfile:rf\|decoder_5to32:pickWriteRegister\|decoder_3to8:d1\"" {  } { { "decoder.sv" "d1" { Text "D:/EE 469/Processor Lab/decoder.sv" 12 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1480492039634 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DFF64 regfile:rf\|DFF64:eachRegister\[0\].register " "Elaborating entity \"DFF64\" for hierarchy \"regfile:rf\|DFF64:eachRegister\[0\].register\"" {  } { { "regfile.sv" "eachRegister\[0\].register" { Text "D:/EE 469/Processor Lab/regfile.sv" 22 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1480492039649 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DFF32 regfile:rf\|DFF64:eachRegister\[0\].register\|DFF32:dff1 " "Elaborating entity \"DFF32\" for hierarchy \"regfile:rf\|DFF64:eachRegister\[0\].register\|DFF32:dff1\"" {  } { { "dff.sv" "dff1" { Text "D:/EE 469/Processor Lab/dff.sv" 89 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1480492039680 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DFF16 regfile:rf\|DFF64:eachRegister\[0\].register\|DFF32:dff1\|DFF16:dff1 " "Elaborating entity \"DFF16\" for hierarchy \"regfile:rf\|DFF64:eachRegister\[0\].register\|DFF32:dff1\|DFF16:dff1\"" {  } { { "dff.sv" "dff1" { Text "D:/EE 469/Processor Lab/dff.sv" 79 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1480492039680 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DFF4 regfile:rf\|DFF64:eachRegister\[0\].register\|DFF32:dff1\|DFF16:dff1\|DFF4:dff1 " "Elaborating entity \"DFF4\" for hierarchy \"regfile:rf\|DFF64:eachRegister\[0\].register\|DFF32:dff1\|DFF16:dff1\|DFF4:dff1\"" {  } { { "dff.sv" "dff1" { Text "D:/EE 469/Processor Lab/dff.sv" 68 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1480492039703 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DFF2 regfile:rf\|DFF64:eachRegister\[0\].register\|DFF32:dff1\|DFF16:dff1\|DFF4:dff1\|DFF2:dff1 " "Elaborating entity \"DFF2\" for hierarchy \"regfile:rf\|DFF64:eachRegister\[0\].register\|DFF32:dff1\|DFF16:dff1\|DFF4:dff1\|DFF2:dff1\"" {  } { { "dff.sv" "dff1" { Text "D:/EE 469/Processor Lab/dff.sv" 49 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1480492039718 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DFF1_enable regfile:rf\|DFF64:eachRegister\[0\].register\|DFF32:dff1\|DFF16:dff1\|DFF4:dff1\|DFF2:dff1\|DFF1_enable:dff1 " "Elaborating entity \"DFF1_enable\" for hierarchy \"regfile:rf\|DFF64:eachRegister\[0\].register\|DFF32:dff1\|DFF16:dff1\|DFF4:dff1\|DFF2:dff1\|DFF1_enable:dff1\"" {  } { { "dff.sv" "dff1" { Text "D:/EE 469/Processor Lab/dff.sv" 30 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1480492039718 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_2to1_1bit regfile:rf\|DFF64:eachRegister\[0\].register\|DFF32:dff1\|DFF16:dff1\|DFF4:dff1\|DFF2:dff1\|DFF1_enable:dff1\|mux_2to1_1bit:m " "Elaborating entity \"mux_2to1_1bit\" for hierarchy \"regfile:rf\|DFF64:eachRegister\[0\].register\|DFF32:dff1\|DFF16:dff1\|DFF4:dff1\|DFF2:dff1\|DFF1_enable:dff1\|mux_2to1_1bit:m\"" {  } { { "dff.sv" "m" { Text "D:/EE 469/Processor Lab/dff.sv" 21 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1480492039734 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "D_FF regfile:rf\|DFF64:eachRegister\[0\].register\|DFF32:dff1\|DFF16:dff1\|DFF4:dff1\|DFF2:dff1\|DFF1_enable:dff1\|D_FF:dff0 " "Elaborating entity \"D_FF\" for hierarchy \"regfile:rf\|DFF64:eachRegister\[0\].register\|DFF32:dff1\|DFF16:dff1\|DFF4:dff1\|DFF2:dff1\|DFF1_enable:dff1\|D_FF:dff0\"" {  } { { "dff.sv" "dff0" { Text "D:/EE 469/Processor Lab/dff.sv" 22 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1480492039750 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_32to1 regfile:rf\|mux_32to1:readRegister1 " "Elaborating entity \"mux_32to1\" for hierarchy \"regfile:rf\|mux_32to1:readRegister1\"" {  } { { "regfile.sv" "readRegister1" { Text "D:/EE 469/Processor Lab/regfile.sv" 28 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1480492047970 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_16to1 regfile:rf\|mux_32to1:readRegister1\|mux_16to1:mux0 " "Elaborating entity \"mux_16to1\" for hierarchy \"regfile:rf\|mux_32to1:readRegister1\|mux_16to1:mux0\"" {  } { { "muxes.sv" "mux0" { Text "D:/EE 469/Processor Lab/muxes.sv" 112 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1480492047984 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_4to1 regfile:rf\|mux_32to1:readRegister1\|mux_16to1:mux0\|mux_4to1:mux0 " "Elaborating entity \"mux_4to1\" for hierarchy \"regfile:rf\|mux_32to1:readRegister1\|mux_16to1:mux0\|mux_4to1:mux0\"" {  } { { "muxes.sv" "mux0" { Text "D:/EE 469/Processor Lab/muxes.sv" 97 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1480492048051 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alu alu:a " "Elaborating entity \"alu\" for hierarchy \"alu:a\"" {  } { { "cpu_pipelined.sv" "a" { Text "D:/EE 469/Processor Lab/cpu_pipelined.sv" 62 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1480492048120 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "addSub64 alu:a\|addSub64:addsub " "Elaborating entity \"addSub64\" for hierarchy \"alu:a\|addSub64:addsub\"" {  } { { "alu.sv" "addsub" { Text "D:/EE 469/Processor Lab/alu.sv" 31 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1480492048120 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "not64 alu:a\|addSub64:addsub\|not64:invert " "Elaborating entity \"not64\" for hierarchy \"alu:a\|addSub64:addsub\|not64:invert\"" {  } { { "adder.sv" "invert" { Text "D:/EE 469/Processor Lab/adder.sv" 21 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1480492048136 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "addSub alu:a\|addSub64:addsub\|addSub:add0 " "Elaborating entity \"addSub\" for hierarchy \"alu:a\|addSub64:addsub\|addSub:add0\"" {  } { { "adder.sv" "add0" { Text "D:/EE 469/Processor Lab/adder.sv" 24 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1480492048136 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "and64 alu:a\|and64:ander " "Elaborating entity \"and64\" for hierarchy \"alu:a\|and64:ander\"" {  } { { "alu.sv" "ander" { Text "D:/EE 469/Processor Lab/alu.sv" 32 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1480492048186 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "or64 alu:a\|or64:orer " "Elaborating entity \"or64\" for hierarchy \"alu:a\|or64:orer\"" {  } { { "alu.sv" "orer" { Text "D:/EE 469/Processor Lab/alu.sv" 33 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1480492048190 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "xor64 alu:a\|xor64:xorer " "Elaborating entity \"xor64\" for hierarchy \"alu:a\|xor64:xorer\"" {  } { { "alu.sv" "xorer" { Text "D:/EE 469/Processor Lab/alu.sv" 34 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1480492048190 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_8to1 alu:a\|mux_8to1:m " "Elaborating entity \"mux_8to1\" for hierarchy \"alu:a\|mux_8to1:m\"" {  } { { "alu.sv" "m" { Text "D:/EE 469/Processor Lab/alu.sv" 46 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1480492048205 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nor64 alu:a\|nor64:nor0 " "Elaborating entity \"nor64\" for hierarchy \"alu:a\|nor64:nor0\"" {  } { { "alu.sv" "nor0" { Text "D:/EE 469/Processor Lab/alu.sv" 49 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1480492048236 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "or_multi alu:a\|nor64:nor0\|or_multi:or0 " "Elaborating entity \"or_multi\" for hierarchy \"alu:a\|nor64:nor0\|or_multi:or0\"" {  } { { "logicalOps.sv" "or0" { Text "D:/EE 469/Processor Lab/logicalOps.sv" 72 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1480492048252 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "or_multi alu:a\|nor64:nor0\|or_multi:or1 " "Elaborating entity \"or_multi\" for hierarchy \"alu:a\|nor64:nor0\|or_multi:or1\"" {  } { { "logicalOps.sv" "or1" { Text "D:/EE 469/Processor Lab/logicalOps.sv" 73 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1480492048252 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "or_multi alu:a\|nor64:nor0\|or_multi:or2 " "Elaborating entity \"or_multi\" for hierarchy \"alu:a\|nor64:nor0\|or_multi:or2\"" {  } { { "logicalOps.sv" "or2" { Text "D:/EE 469/Processor Lab/logicalOps.sv" 74 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1480492048268 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "datamem datamem:memory " "Elaborating entity \"datamem\" for hierarchy \"datamem:memory\"" {  } { { "cpu_pipelined.sv" "memory" { Text "D:/EE 469/Processor Lab/cpu_pipelined.sv" 72 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1480492048285 ""}
{ "Warning" "WVRFX_VERI_IGNORED_SYSTEM_TASK" "datamem.sv(23) " "Verilog HDL warning at datamem.sv(23): ignoring unsupported system task" {  } { { "datamem.sv" "" { Text "D:/EE 469/Processor Lab/datamem.sv" 23 0 0 } }  } 0 10175 "Verilog HDL warning at %1!s!: ignoring unsupported system task" 0 0 "Quartus II" 0 -1 1480492048290 "|cpu_pipelined|datamem:memory"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "datamem.sv(43) " "Verilog HDL Case Statement information at datamem.sv(43): all case item expressions in this case statement are onehot" {  } { { "datamem.sv" "" { Text "D:/EE 469/Processor Lab/datamem.sv" 43 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Quartus II" 0 -1 1480492048290 "|cpu_pipelined|datamem:memory"}
{ "Error" "EVRFX_VERI_INDEX_OUT_OF_BOUNDS" "71 63 0 read_data datamem.sv(58) " "Verilog HDL error at datamem.sv(58): index 71 cannot fall outside the declared range \[63:0\] for vector \"read_data\"" {  } { { "datamem.sv" "" { Text "D:/EE 469/Processor Lab/datamem.sv" 58 0 0 } }  } 0 10232 "Verilog HDL error at %5!s!: index %1!d! cannot fall outside the declared range \[%2!d!:%3!d!\] for vector \"%4!s!\"" 0 0 "Quartus II" 0 -1 1480492048305 ""}
{ "Error" "EVRFX_VERI_INDEX_OUT_OF_BOUNDS" "64 63 0 read_data datamem.sv(58) " "Verilog HDL error at datamem.sv(58): index 64 cannot fall outside the declared range \[63:0\] for vector \"read_data\"" {  } { { "datamem.sv" "" { Text "D:/EE 469/Processor Lab/datamem.sv" 58 0 0 } }  } 0 10232 "Verilog HDL error at %5!s!: index %1!d! cannot fall outside the declared range \[%2!d!:%3!d!\] for vector \"%4!s!\"" 0 0 "Quartus II" 0 -1 1480492048305 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "i datamem.sv(55) " "Verilog HDL Always Construct warning at datamem.sv(55): inferring latch(es) for variable \"i\", which holds its previous value in one or more paths through the always construct" {  } { { "datamem.sv" "" { Text "D:/EE 469/Processor Lab/datamem.sv" 55 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1480492048352 "|cpu_pipelined|datamem:memory"}
{ "Error" "EVRFX_SV_NON_COMB_IN_ALWAYS_COMB" "datamem.sv(55) " "SystemVerilog RTL Coding error at datamem.sv(55): always_comb construct does not infer purely combinational logic." {  } { { "datamem.sv" "" { Text "D:/EE 469/Processor Lab/datamem.sv" 55 0 0 } }  } 0 10166 "SystemVerilog RTL Coding error at %1!s!: always_comb construct does not infer purely combinational logic." 0 0 "Quartus II" 0 -1 1480492048368 ""}
{ "Error" "ESGN_USER_HIER_ELABORATION_FAILURE" "datamem:memory " "Can't elaborate user hierarchy \"datamem:memory\"" {  } { { "cpu_pipelined.sv" "memory" { Text "D:/EE 469/Processor Lab/cpu_pipelined.sv" 72 0 0 } }  } 0 12152 "Can't elaborate user hierarchy \"%1!s!\"" 0 0 "Quartus II" 0 -1 1480492048368 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/EE 469/Processor Lab/output_files/DE1_SoC.map.smsg " "Generated suppressed messages file D:/EE 469/Processor Lab/output_files/DE1_SoC.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Quartus II" 0 -1 1480492048490 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 4 s 3 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was unsuccessful. 4 errors, 3 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "648 " "Peak virtual memory: 648 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1480492049733 ""} { "Error" "EQEXE_END_BANNER_TIME" "Tue Nov 29 23:47:29 2016 " "Processing ended: Tue Nov 29 23:47:29 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1480492049733 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:12 " "Elapsed time: 00:00:12" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1480492049733 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:11 " "Total CPU time (on all processors): 00:00:11" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1480492049733 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1480492049733 ""}
