#-----------------------------------------------------------
# Vivado v2019.2 (64-bit)
# SW Build 2708876 on Wed Nov  6 21:39:14 MST 2019
# IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
# Start of session at: Fri Apr  2 23:36:44 2021
# Process ID: 19376
# Current directory: /home/jose/Xilinx/Vivado-Projects/class5-Microblaze-booting-from-qspi-flash/class5-Microblaze-booting-from-qspi-flash.runs/synth_1
# Command line: vivado -log design_microblaze_flash_wrapper.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source design_microblaze_flash_wrapper.tcl
# Log file: /home/jose/Xilinx/Vivado-Projects/class5-Microblaze-booting-from-qspi-flash/class5-Microblaze-booting-from-qspi-flash.runs/synth_1/design_microblaze_flash_wrapper.vds
# Journal file: /home/jose/Xilinx/Vivado-Projects/class5-Microblaze-booting-from-qspi-flash/class5-Microblaze-booting-from-qspi-flash.runs/synth_1/vivado.jou
#-----------------------------------------------------------
source design_microblaze_flash_wrapper.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/Xilinx/Vivado/2019.2/data/ip'.
Command: synth_design -top design_microblaze_flash_wrapper -part xc7a50tftg256-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a50t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a50t'
INFO: [Device 21-403] Loading part xc7a50tftg256-1
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 19405 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1897.738 ; gain = 200.684 ; free physical = 2945 ; free virtual = 10596
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'design_microblaze_flash_wrapper' [/home/jose/Xilinx/Vivado-Projects/class5-Microblaze-booting-from-qspi-flash/class5-Microblaze-booting-from-qspi-flash.srcs/sources_1/bd/design_microblaze_flash/hdl/design_microblaze_flash_wrapper.vhd:26]
INFO: [Synth 8-3491] module 'design_microblaze_flash' declared at '/home/jose/Xilinx/Vivado-Projects/class5-Microblaze-booting-from-qspi-flash/class5-Microblaze-booting-from-qspi-flash.srcs/sources_1/bd/design_microblaze_flash/synth/design_microblaze_flash.vhd:1812' bound to instance 'design_microblaze_flash_i' of component 'design_microblaze_flash' [/home/jose/Xilinx/Vivado-Projects/class5-Microblaze-booting-from-qspi-flash/class5-Microblaze-booting-from-qspi-flash.srcs/sources_1/bd/design_microblaze_flash/hdl/design_microblaze_flash_wrapper.vhd:63]
INFO: [Synth 8-638] synthesizing module 'design_microblaze_flash' [/home/jose/Xilinx/Vivado-Projects/class5-Microblaze-booting-from-qspi-flash/class5-Microblaze-booting-from-qspi-flash.srcs/sources_1/bd/design_microblaze_flash/synth/design_microblaze_flash.vhd:1834]
INFO: [Synth 8-3491] module 'design_microblaze_flash_axi_quad_spi_0_0' declared at '/home/jose/Xilinx/Vivado-Projects/class5-Microblaze-booting-from-qspi-flash/class5-Microblaze-booting-from-qspi-flash.runs/synth_1/.Xil/Vivado-19376-yurigagarin/realtime/design_microblaze_flash_axi_quad_spi_0_0_stub.vhdl:5' bound to instance 'axi_quad_spi_0' of component 'design_microblaze_flash_axi_quad_spi_0_0' [/home/jose/Xilinx/Vivado-Projects/class5-Microblaze-booting-from-qspi-flash/class5-Microblaze-booting-from-qspi-flash.srcs/sources_1/bd/design_microblaze_flash/synth/design_microblaze_flash.vhd:2245]
INFO: [Synth 8-638] synthesizing module 'design_microblaze_flash_axi_quad_spi_0_0' [/home/jose/Xilinx/Vivado-Projects/class5-Microblaze-booting-from-qspi-flash/class5-Microblaze-booting-from-qspi-flash.runs/synth_1/.Xil/Vivado-19376-yurigagarin/realtime/design_microblaze_flash_axi_quad_spi_0_0_stub.vhdl:45]
INFO: [Synth 8-3491] module 'design_microblaze_flash_axi_timer_0_1' declared at '/home/jose/Xilinx/Vivado-Projects/class5-Microblaze-booting-from-qspi-flash/class5-Microblaze-booting-from-qspi-flash.runs/synth_1/.Xil/Vivado-19376-yurigagarin/realtime/design_microblaze_flash_axi_timer_0_1_stub.vhdl:5' bound to instance 'axi_timer_0' of component 'design_microblaze_flash_axi_timer_0_1' [/home/jose/Xilinx/Vivado-Projects/class5-Microblaze-booting-from-qspi-flash/class5-Microblaze-booting-from-qspi-flash.srcs/sources_1/bd/design_microblaze_flash/synth/design_microblaze_flash.vhd:2282]
INFO: [Synth 8-638] synthesizing module 'design_microblaze_flash_axi_timer_0_1' [/home/jose/Xilinx/Vivado-Projects/class5-Microblaze-booting-from-qspi-flash/class5-Microblaze-booting-from-qspi-flash.runs/synth_1/.Xil/Vivado-19376-yurigagarin/realtime/design_microblaze_flash_axi_timer_0_1_stub.vhdl:37]
INFO: [Synth 8-3491] module 'design_microblaze_flash_axi_uartlite_0_0' declared at '/home/jose/Xilinx/Vivado-Projects/class5-Microblaze-booting-from-qspi-flash/class5-Microblaze-booting-from-qspi-flash.runs/synth_1/.Xil/Vivado-19376-yurigagarin/realtime/design_microblaze_flash_axi_uartlite_0_0_stub.vhdl:5' bound to instance 'axi_uartlite_0' of component 'design_microblaze_flash_axi_uartlite_0_0' [/home/jose/Xilinx/Vivado-Projects/class5-Microblaze-booting-from-qspi-flash/class5-Microblaze-booting-from-qspi-flash.srcs/sources_1/bd/design_microblaze_flash/synth/design_microblaze_flash.vhd:2311]
INFO: [Synth 8-638] synthesizing module 'design_microblaze_flash_axi_uartlite_0_0' [/home/jose/Xilinx/Vivado-Projects/class5-Microblaze-booting-from-qspi-flash/class5-Microblaze-booting-from-qspi-flash.runs/synth_1/.Xil/Vivado-19376-yurigagarin/realtime/design_microblaze_flash_axi_uartlite_0_0_stub.vhdl:33]
INFO: [Synth 8-3491] module 'design_microblaze_flash_clk_wiz_1_1' declared at '/home/jose/Xilinx/Vivado-Projects/class5-Microblaze-booting-from-qspi-flash/class5-Microblaze-booting-from-qspi-flash.runs/synth_1/.Xil/Vivado-19376-yurigagarin/realtime/design_microblaze_flash_clk_wiz_1_1_stub.vhdl:5' bound to instance 'clk_wiz_1' of component 'design_microblaze_flash_clk_wiz_1_1' [/home/jose/Xilinx/Vivado-Projects/class5-Microblaze-booting-from-qspi-flash/class5-Microblaze-booting-from-qspi-flash.srcs/sources_1/bd/design_microblaze_flash/synth/design_microblaze_flash.vhd:2336]
INFO: [Synth 8-638] synthesizing module 'design_microblaze_flash_clk_wiz_1_1' [/home/jose/Xilinx/Vivado-Projects/class5-Microblaze-booting-from-qspi-flash/class5-Microblaze-booting-from-qspi-flash.runs/synth_1/.Xil/Vivado-19376-yurigagarin/realtime/design_microblaze_flash_clk_wiz_1_1_stub.vhdl:16]
INFO: [Synth 8-3491] module 'design_microblaze_flash_mdm_1_1' declared at '/home/jose/Xilinx/Vivado-Projects/class5-Microblaze-booting-from-qspi-flash/class5-Microblaze-booting-from-qspi-flash.runs/synth_1/.Xil/Vivado-19376-yurigagarin/realtime/design_microblaze_flash_mdm_1_1_stub.vhdl:5' bound to instance 'mdm_1' of component 'design_microblaze_flash_mdm_1_1' [/home/jose/Xilinx/Vivado-Projects/class5-Microblaze-booting-from-qspi-flash/class5-Microblaze-booting-from-qspi-flash.srcs/sources_1/bd/design_microblaze_flash/synth/design_microblaze_flash.vhd:2344]
INFO: [Synth 8-638] synthesizing module 'design_microblaze_flash_mdm_1_1' [/home/jose/Xilinx/Vivado-Projects/class5-Microblaze-booting-from-qspi-flash/class5-Microblaze-booting-from-qspi-flash.runs/synth_1/.Xil/Vivado-19376-yurigagarin/realtime/design_microblaze_flash_mdm_1_1_stub.vhdl:21]
INFO: [Synth 8-3491] module 'design_microblaze_flash_microblaze_0_0' declared at '/home/jose/Xilinx/Vivado-Projects/class5-Microblaze-booting-from-qspi-flash/class5-Microblaze-booting-from-qspi-flash.runs/synth_1/.Xil/Vivado-19376-yurigagarin/realtime/design_microblaze_flash_microblaze_0_0_stub.vhdl:5' bound to instance 'microblaze_0' of component 'design_microblaze_flash_microblaze_0_0' [/home/jose/Xilinx/Vivado-Projects/class5-Microblaze-booting-from-qspi-flash/class5-Microblaze-booting-from-qspi-flash.srcs/sources_1/bd/design_microblaze_flash/synth/design_microblaze_flash.vhd:2357]
INFO: [Synth 8-638] synthesizing module 'design_microblaze_flash_microblaze_0_0' [/home/jose/Xilinx/Vivado-Projects/class5-Microblaze-booting-from-qspi-flash/class5-Microblaze-booting-from-qspi-flash.runs/synth_1/.Xil/Vivado-19376-yurigagarin/realtime/design_microblaze_flash_microblaze_0_0_stub.vhdl:63]
INFO: [Synth 8-3491] module 'design_microblaze_flash_microblaze_0_axi_intc_0' declared at '/home/jose/Xilinx/Vivado-Projects/class5-Microblaze-booting-from-qspi-flash/class5-Microblaze-booting-from-qspi-flash.runs/synth_1/.Xil/Vivado-19376-yurigagarin/realtime/design_microblaze_flash_microblaze_0_axi_intc_0_stub.vhdl:5' bound to instance 'microblaze_0_axi_intc' of component 'design_microblaze_flash_microblaze_0_axi_intc_0' [/home/jose/Xilinx/Vivado-Projects/class5-Microblaze-booting-from-qspi-flash/class5-Microblaze-booting-from-qspi-flash.srcs/sources_1/bd/design_microblaze_flash/synth/design_microblaze_flash.vhd:2443]
INFO: [Synth 8-638] synthesizing module 'design_microblaze_flash_microblaze_0_axi_intc_0' [/home/jose/Xilinx/Vivado-Projects/class5-Microblaze-booting-from-qspi-flash/class5-Microblaze-booting-from-qspi-flash.runs/synth_1/.Xil/Vivado-19376-yurigagarin/realtime/design_microblaze_flash_microblaze_0_axi_intc_0_stub.vhdl:36]
INFO: [Synth 8-638] synthesizing module 'design_microblaze_flash_microblaze_0_axi_periph_0' [/home/jose/Xilinx/Vivado-Projects/class5-Microblaze-booting-from-qspi-flash/class5-Microblaze-booting-from-qspi-flash.srcs/sources_1/bd/design_microblaze_flash/synth/design_microblaze_flash.vhd:1191]
INFO: [Synth 8-638] synthesizing module 'm00_couplers_imp_TDBNUC' [/home/jose/Xilinx/Vivado-Projects/class5-Microblaze-booting-from-qspi-flash/class5-Microblaze-booting-from-qspi-flash.srcs/sources_1/bd/design_microblaze_flash/synth/design_microblaze_flash.vhd:57]
INFO: [Synth 8-256] done synthesizing module 'm00_couplers_imp_TDBNUC' (1#1) [/home/jose/Xilinx/Vivado-Projects/class5-Microblaze-booting-from-qspi-flash/class5-Microblaze-booting-from-qspi-flash.srcs/sources_1/bd/design_microblaze_flash/synth/design_microblaze_flash.vhd:57]
INFO: [Synth 8-638] synthesizing module 'm01_couplers_imp_QEIHDZ' [/home/jose/Xilinx/Vivado-Projects/class5-Microblaze-booting-from-qspi-flash/class5-Microblaze-booting-from-qspi-flash.srcs/sources_1/bd/design_microblaze_flash/synth/design_microblaze_flash.vhd:158]
INFO: [Synth 8-256] done synthesizing module 'm01_couplers_imp_QEIHDZ' (2#1) [/home/jose/Xilinx/Vivado-Projects/class5-Microblaze-booting-from-qspi-flash/class5-Microblaze-booting-from-qspi-flash.srcs/sources_1/bd/design_microblaze_flash/synth/design_microblaze_flash.vhd:158]
INFO: [Synth 8-638] synthesizing module 'm02_couplers_imp_16F4PE' [/home/jose/Xilinx/Vivado-Projects/class5-Microblaze-booting-from-qspi-flash/class5-Microblaze-booting-from-qspi-flash.srcs/sources_1/bd/design_microblaze_flash/synth/design_microblaze_flash.vhd:259]
INFO: [Synth 8-256] done synthesizing module 'm02_couplers_imp_16F4PE' (3#1) [/home/jose/Xilinx/Vivado-Projects/class5-Microblaze-booting-from-qspi-flash/class5-Microblaze-booting-from-qspi-flash.srcs/sources_1/bd/design_microblaze_flash/synth/design_microblaze_flash.vhd:259]
INFO: [Synth 8-638] synthesizing module 'm03_couplers_imp_E3GPCX' [/home/jose/Xilinx/Vivado-Projects/class5-Microblaze-booting-from-qspi-flash/class5-Microblaze-booting-from-qspi-flash.srcs/sources_1/bd/design_microblaze_flash/synth/design_microblaze_flash.vhd:360]
INFO: [Synth 8-256] done synthesizing module 'm03_couplers_imp_E3GPCX' (4#1) [/home/jose/Xilinx/Vivado-Projects/class5-Microblaze-booting-from-qspi-flash/class5-Microblaze-booting-from-qspi-flash.srcs/sources_1/bd/design_microblaze_flash/synth/design_microblaze_flash.vhd:360]
INFO: [Synth 8-638] synthesizing module 's00_couplers_imp_92LU15' [/home/jose/Xilinx/Vivado-Projects/class5-Microblaze-booting-from-qspi-flash/class5-Microblaze-booting-from-qspi-flash.srcs/sources_1/bd/design_microblaze_flash/synth/design_microblaze_flash.vhd:1023]
INFO: [Synth 8-256] done synthesizing module 's00_couplers_imp_92LU15' (5#1) [/home/jose/Xilinx/Vivado-Projects/class5-Microblaze-booting-from-qspi-flash/class5-Microblaze-booting-from-qspi-flash.srcs/sources_1/bd/design_microblaze_flash/synth/design_microblaze_flash.vhd:1023]
INFO: [Synth 8-3491] module 'design_microblaze_flash_xbar_0' declared at '/home/jose/Xilinx/Vivado-Projects/class5-Microblaze-booting-from-qspi-flash/class5-Microblaze-booting-from-qspi-flash.runs/synth_1/.Xil/Vivado-19376-yurigagarin/realtime/design_microblaze_flash_xbar_0_stub.vhdl:5' bound to instance 'xbar' of component 'design_microblaze_flash_xbar_0' [/home/jose/Xilinx/Vivado-Projects/class5-Microblaze-booting-from-qspi-flash/class5-Microblaze-booting-from-qspi-flash.srcs/sources_1/bd/design_microblaze_flash/synth/design_microblaze_flash.vhd:1713]
INFO: [Synth 8-638] synthesizing module 'design_microblaze_flash_xbar_0' [/home/jose/Xilinx/Vivado-Projects/class5-Microblaze-booting-from-qspi-flash/class5-Microblaze-booting-from-qspi-flash.runs/synth_1/.Xil/Vivado-19376-yurigagarin/realtime/design_microblaze_flash_xbar_0_stub.vhdl:51]
INFO: [Synth 8-256] done synthesizing module 'design_microblaze_flash_microblaze_0_axi_periph_0' (6#1) [/home/jose/Xilinx/Vivado-Projects/class5-Microblaze-booting-from-qspi-flash/class5-Microblaze-booting-from-qspi-flash.srcs/sources_1/bd/design_microblaze_flash/synth/design_microblaze_flash.vhd:1191]
INFO: [Synth 8-638] synthesizing module 'microblaze_0_local_memory_imp_1U2J83H' [/home/jose/Xilinx/Vivado-Projects/class5-Microblaze-booting-from-qspi-flash/class5-Microblaze-booting-from-qspi-flash.srcs/sources_1/bd/design_microblaze_flash/synth/design_microblaze_flash.vhd:444]
INFO: [Synth 8-3491] module 'design_microblaze_flash_dlmb_bram_if_cntlr_1' declared at '/home/jose/Xilinx/Vivado-Projects/class5-Microblaze-booting-from-qspi-flash/class5-Microblaze-booting-from-qspi-flash.runs/synth_1/.Xil/Vivado-19376-yurigagarin/realtime/design_microblaze_flash_dlmb_bram_if_cntlr_1_stub.vhdl:5' bound to instance 'dlmb_bram_if_cntlr' of component 'design_microblaze_flash_dlmb_bram_if_cntlr_1' [/home/jose/Xilinx/Vivado-Projects/class5-Microblaze-booting-from-qspi-flash/class5-Microblaze-booting-from-qspi-flash.srcs/sources_1/bd/design_microblaze_flash/synth/design_microblaze_flash.vhd:658]
INFO: [Synth 8-638] synthesizing module 'design_microblaze_flash_dlmb_bram_if_cntlr_1' [/home/jose/Xilinx/Vivado-Projects/class5-Microblaze-booting-from-qspi-flash/class5-Microblaze-booting-from-qspi-flash.runs/synth_1/.Xil/Vivado-19376-yurigagarin/realtime/design_microblaze_flash_dlmb_bram_if_cntlr_1_stub.vhdl:31]
INFO: [Synth 8-3491] module 'design_microblaze_flash_dlmb_v10_1' declared at '/home/jose/Xilinx/Vivado-Projects/class5-Microblaze-booting-from-qspi-flash/class5-Microblaze-booting-from-qspi-flash.runs/synth_1/.Xil/Vivado-19376-yurigagarin/realtime/design_microblaze_flash_dlmb_v10_1_stub.vhdl:5' bound to instance 'dlmb_v10' of component 'design_microblaze_flash_dlmb_v10_1' [/home/jose/Xilinx/Vivado-Projects/class5-Microblaze-booting-from-qspi-flash/class5-Microblaze-booting-from-qspi-flash.srcs/sources_1/bd/design_microblaze_flash/synth/design_microblaze_flash.vhd:712]
INFO: [Synth 8-638] synthesizing module 'design_microblaze_flash_dlmb_v10_1' [/home/jose/Xilinx/Vivado-Projects/class5-Microblaze-booting-from-qspi-flash/class5-Microblaze-booting-from-qspi-flash.runs/synth_1/.Xil/Vivado-19376-yurigagarin/realtime/design_microblaze_flash_dlmb_v10_1_stub.vhdl:36]
INFO: [Synth 8-3491] module 'design_microblaze_flash_ilmb_bram_if_cntlr_1' declared at '/home/jose/Xilinx/Vivado-Projects/class5-Microblaze-booting-from-qspi-flash/class5-Microblaze-booting-from-qspi-flash.runs/synth_1/.Xil/Vivado-19376-yurigagarin/realtime/design_microblaze_flash_ilmb_bram_if_cntlr_1_stub.vhdl:5' bound to instance 'ilmb_bram_if_cntlr' of component 'design_microblaze_flash_ilmb_bram_if_cntlr_1' [/home/jose/Xilinx/Vivado-Projects/class5-Microblaze-booting-from-qspi-flash/class5-Microblaze-booting-from-qspi-flash.srcs/sources_1/bd/design_microblaze_flash/synth/design_microblaze_flash.vhd:740]
INFO: [Synth 8-638] synthesizing module 'design_microblaze_flash_ilmb_bram_if_cntlr_1' [/home/jose/Xilinx/Vivado-Projects/class5-Microblaze-booting-from-qspi-flash/class5-Microblaze-booting-from-qspi-flash.runs/synth_1/.Xil/Vivado-19376-yurigagarin/realtime/design_microblaze_flash_ilmb_bram_if_cntlr_1_stub.vhdl:31]
INFO: [Synth 8-3491] module 'design_microblaze_flash_ilmb_v10_1' declared at '/home/jose/Xilinx/Vivado-Projects/class5-Microblaze-booting-from-qspi-flash/class5-Microblaze-booting-from-qspi-flash.runs/synth_1/.Xil/Vivado-19376-yurigagarin/realtime/design_microblaze_flash_ilmb_v10_1_stub.vhdl:5' bound to instance 'ilmb_v10' of component 'design_microblaze_flash_ilmb_v10_1' [/home/jose/Xilinx/Vivado-Projects/class5-Microblaze-booting-from-qspi-flash/class5-Microblaze-booting-from-qspi-flash.srcs/sources_1/bd/design_microblaze_flash/synth/design_microblaze_flash.vhd:794]
INFO: [Synth 8-638] synthesizing module 'design_microblaze_flash_ilmb_v10_1' [/home/jose/Xilinx/Vivado-Projects/class5-Microblaze-booting-from-qspi-flash/class5-Microblaze-booting-from-qspi-flash.runs/synth_1/.Xil/Vivado-19376-yurigagarin/realtime/design_microblaze_flash_ilmb_v10_1_stub.vhdl:36]
INFO: [Synth 8-3491] module 'design_microblaze_flash_lmb_bram_1' declared at '/home/jose/Xilinx/Vivado-Projects/class5-Microblaze-booting-from-qspi-flash/class5-Microblaze-booting-from-qspi-flash.runs/synth_1/.Xil/Vivado-19376-yurigagarin/realtime/design_microblaze_flash_lmb_bram_1_stub.vhdl:5' bound to instance 'lmb_bram' of component 'design_microblaze_flash_lmb_bram_1' [/home/jose/Xilinx/Vivado-Projects/class5-Microblaze-booting-from-qspi-flash/class5-Microblaze-booting-from-qspi-flash.srcs/sources_1/bd/design_microblaze_flash/synth/design_microblaze_flash.vhd:822]
INFO: [Synth 8-638] synthesizing module 'design_microblaze_flash_lmb_bram_1' [/home/jose/Xilinx/Vivado-Projects/class5-Microblaze-booting-from-qspi-flash/class5-Microblaze-booting-from-qspi-flash.runs/synth_1/.Xil/Vivado-19376-yurigagarin/realtime/design_microblaze_flash_lmb_bram_1_stub.vhdl:27]
INFO: [Synth 8-256] done synthesizing module 'microblaze_0_local_memory_imp_1U2J83H' (7#1) [/home/jose/Xilinx/Vivado-Projects/class5-Microblaze-booting-from-qspi-flash/class5-Microblaze-booting-from-qspi-flash.srcs/sources_1/bd/design_microblaze_flash/synth/design_microblaze_flash.vhd:444]
INFO: [Synth 8-3491] module 'design_microblaze_flash_microblaze_0_xlconcat_0' declared at '/home/jose/Xilinx/Vivado-Projects/class5-Microblaze-booting-from-qspi-flash/class5-Microblaze-booting-from-qspi-flash.srcs/sources_1/bd/design_microblaze_flash/ip/design_microblaze_flash_microblaze_0_xlconcat_0/synth/design_microblaze_flash_microblaze_0_xlconcat_0.v:58' bound to instance 'microblaze_0_xlconcat' of component 'design_microblaze_flash_microblaze_0_xlconcat_0' [/home/jose/Xilinx/Vivado-Projects/class5-Microblaze-booting-from-qspi-flash/class5-Microblaze-booting-from-qspi-flash.srcs/sources_1/bd/design_microblaze_flash/synth/design_microblaze_flash.vhd:2598]
INFO: [Synth 8-6157] synthesizing module 'design_microblaze_flash_microblaze_0_xlconcat_0' [/home/jose/Xilinx/Vivado-Projects/class5-Microblaze-booting-from-qspi-flash/class5-Microblaze-booting-from-qspi-flash.srcs/sources_1/bd/design_microblaze_flash/ip/design_microblaze_flash_microblaze_0_xlconcat_0/synth/design_microblaze_flash_microblaze_0_xlconcat_0.v:58]
INFO: [Synth 8-6157] synthesizing module 'xlconcat_v2_1_3_xlconcat' [/home/jose/Xilinx/Vivado-Projects/class5-Microblaze-booting-from-qspi-flash/class5-Microblaze-booting-from-qspi-flash.srcs/sources_1/bd/design_microblaze_flash/ipshared/442e/hdl/xlconcat_v2_1_vl_rfs.v:14]
	Parameter IN0_WIDTH bound to: 1 - type: integer 
	Parameter IN1_WIDTH bound to: 1 - type: integer 
	Parameter IN2_WIDTH bound to: 1 - type: integer 
	Parameter IN3_WIDTH bound to: 1 - type: integer 
	Parameter IN4_WIDTH bound to: 1 - type: integer 
	Parameter IN5_WIDTH bound to: 1 - type: integer 
	Parameter IN6_WIDTH bound to: 1 - type: integer 
	Parameter IN7_WIDTH bound to: 1 - type: integer 
	Parameter IN8_WIDTH bound to: 1 - type: integer 
	Parameter IN9_WIDTH bound to: 1 - type: integer 
	Parameter IN10_WIDTH bound to: 1 - type: integer 
	Parameter IN11_WIDTH bound to: 1 - type: integer 
	Parameter IN12_WIDTH bound to: 1 - type: integer 
	Parameter IN13_WIDTH bound to: 1 - type: integer 
	Parameter IN14_WIDTH bound to: 1 - type: integer 
	Parameter IN15_WIDTH bound to: 1 - type: integer 
	Parameter IN16_WIDTH bound to: 1 - type: integer 
	Parameter IN17_WIDTH bound to: 1 - type: integer 
	Parameter IN18_WIDTH bound to: 1 - type: integer 
	Parameter IN19_WIDTH bound to: 1 - type: integer 
	Parameter IN20_WIDTH bound to: 1 - type: integer 
	Parameter IN21_WIDTH bound to: 1 - type: integer 
	Parameter IN22_WIDTH bound to: 1 - type: integer 
	Parameter IN23_WIDTH bound to: 1 - type: integer 
	Parameter IN24_WIDTH bound to: 1 - type: integer 
	Parameter IN25_WIDTH bound to: 1 - type: integer 
	Parameter IN26_WIDTH bound to: 1 - type: integer 
	Parameter IN27_WIDTH bound to: 1 - type: integer 
	Parameter IN28_WIDTH bound to: 1 - type: integer 
	Parameter IN29_WIDTH bound to: 1 - type: integer 
	Parameter IN30_WIDTH bound to: 1 - type: integer 
	Parameter IN31_WIDTH bound to: 1 - type: integer 
	Parameter dout_width bound to: 3 - type: integer 
	Parameter NUM_PORTS bound to: 3 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'xlconcat_v2_1_3_xlconcat' (8#1) [/home/jose/Xilinx/Vivado-Projects/class5-Microblaze-booting-from-qspi-flash/class5-Microblaze-booting-from-qspi-flash.srcs/sources_1/bd/design_microblaze_flash/ipshared/442e/hdl/xlconcat_v2_1_vl_rfs.v:14]
INFO: [Synth 8-6155] done synthesizing module 'design_microblaze_flash_microblaze_0_xlconcat_0' (9#1) [/home/jose/Xilinx/Vivado-Projects/class5-Microblaze-booting-from-qspi-flash/class5-Microblaze-booting-from-qspi-flash.srcs/sources_1/bd/design_microblaze_flash/ip/design_microblaze_flash_microblaze_0_xlconcat_0/synth/design_microblaze_flash_microblaze_0_xlconcat_0.v:58]
INFO: [Synth 8-3491] module 'design_microblaze_flash_rst_clk_wiz_1_100M_1' declared at '/home/jose/Xilinx/Vivado-Projects/class5-Microblaze-booting-from-qspi-flash/class5-Microblaze-booting-from-qspi-flash.runs/synth_1/.Xil/Vivado-19376-yurigagarin/realtime/design_microblaze_flash_rst_clk_wiz_1_100M_1_stub.vhdl:5' bound to instance 'rst_clk_wiz_1_100M' of component 'design_microblaze_flash_rst_clk_wiz_1_100M_1' [/home/jose/Xilinx/Vivado-Projects/class5-Microblaze-booting-from-qspi-flash/class5-Microblaze-booting-from-qspi-flash.srcs/sources_1/bd/design_microblaze_flash/synth/design_microblaze_flash.vhd:2605]
INFO: [Synth 8-638] synthesizing module 'design_microblaze_flash_rst_clk_wiz_1_100M_1' [/home/jose/Xilinx/Vivado-Projects/class5-Microblaze-booting-from-qspi-flash/class5-Microblaze-booting-from-qspi-flash.runs/synth_1/.Xil/Vivado-19376-yurigagarin/realtime/design_microblaze_flash_rst_clk_wiz_1_100M_1_stub.vhdl:21]
INFO: [Synth 8-256] done synthesizing module 'design_microblaze_flash' (10#1) [/home/jose/Xilinx/Vivado-Projects/class5-Microblaze-booting-from-qspi-flash/class5-Microblaze-booting-from-qspi-flash.srcs/sources_1/bd/design_microblaze_flash/synth/design_microblaze_flash.vhd:1834]
INFO: [Synth 8-3491] module 'IOBUF' declared at '/opt/Xilinx/Vivado/2019.2/scripts/rt/data/unisim_comp.v:36196' bound to instance 'qspi_flash_io0_iobuf' of component 'IOBUF' [/home/jose/Xilinx/Vivado-Projects/class5-Microblaze-booting-from-qspi-flash/class5-Microblaze-booting-from-qspi-flash.srcs/sources_1/bd/design_microblaze_flash/hdl/design_microblaze_flash_wrapper.vhd:79]
INFO: [Synth 8-6157] synthesizing module 'IOBUF' [/opt/Xilinx/Vivado/2019.2/scripts/rt/data/unisim_comp.v:36196]
	Parameter DRIVE bound to: 12 - type: integer 
	Parameter IBUF_LOW_PWR bound to: TRUE - type: string 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
	Parameter SLEW bound to: SLOW - type: string 
INFO: [Synth 8-6155] done synthesizing module 'IOBUF' (11#1) [/opt/Xilinx/Vivado/2019.2/scripts/rt/data/unisim_comp.v:36196]
INFO: [Synth 8-3491] module 'IOBUF' declared at '/opt/Xilinx/Vivado/2019.2/scripts/rt/data/unisim_comp.v:36196' bound to instance 'qspi_flash_io1_iobuf' of component 'IOBUF' [/home/jose/Xilinx/Vivado-Projects/class5-Microblaze-booting-from-qspi-flash/class5-Microblaze-booting-from-qspi-flash.srcs/sources_1/bd/design_microblaze_flash/hdl/design_microblaze_flash_wrapper.vhd:86]
INFO: [Synth 8-3491] module 'IOBUF' declared at '/opt/Xilinx/Vivado/2019.2/scripts/rt/data/unisim_comp.v:36196' bound to instance 'qspi_flash_ss_iobuf_0' of component 'IOBUF' [/home/jose/Xilinx/Vivado-Projects/class5-Microblaze-booting-from-qspi-flash/class5-Microblaze-booting-from-qspi-flash.srcs/sources_1/bd/design_microblaze_flash/hdl/design_microblaze_flash_wrapper.vhd:93]
INFO: [Synth 8-256] done synthesizing module 'design_microblaze_flash_wrapper' (12#1) [/home/jose/Xilinx/Vivado-Projects/class5-Microblaze-booting-from-qspi-flash/class5-Microblaze-booting-from-qspi-flash.srcs/sources_1/bd/design_microblaze_flash/hdl/design_microblaze_flash_wrapper.vhd:26]
WARNING: [Synth 8-3331] design xlconcat_v2_1_3_xlconcat has unconnected port In3[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_3_xlconcat has unconnected port In4[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_3_xlconcat has unconnected port In5[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_3_xlconcat has unconnected port In6[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_3_xlconcat has unconnected port In7[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_3_xlconcat has unconnected port In8[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_3_xlconcat has unconnected port In9[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_3_xlconcat has unconnected port In10[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_3_xlconcat has unconnected port In11[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_3_xlconcat has unconnected port In12[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_3_xlconcat has unconnected port In13[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_3_xlconcat has unconnected port In14[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_3_xlconcat has unconnected port In15[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_3_xlconcat has unconnected port In16[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_3_xlconcat has unconnected port In17[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_3_xlconcat has unconnected port In18[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_3_xlconcat has unconnected port In19[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_3_xlconcat has unconnected port In20[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_3_xlconcat has unconnected port In21[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_3_xlconcat has unconnected port In22[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_3_xlconcat has unconnected port In23[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_3_xlconcat has unconnected port In24[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_3_xlconcat has unconnected port In25[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_3_xlconcat has unconnected port In26[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_3_xlconcat has unconnected port In27[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_3_xlconcat has unconnected port In28[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_3_xlconcat has unconnected port In29[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_3_xlconcat has unconnected port In30[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_3_xlconcat has unconnected port In31[0]
WARNING: [Synth 8-3331] design s00_couplers_imp_92LU15 has unconnected port M_ACLK
WARNING: [Synth 8-3331] design s00_couplers_imp_92LU15 has unconnected port M_ARESETN
WARNING: [Synth 8-3331] design s00_couplers_imp_92LU15 has unconnected port S_ACLK
WARNING: [Synth 8-3331] design s00_couplers_imp_92LU15 has unconnected port S_ARESETN
WARNING: [Synth 8-3331] design m03_couplers_imp_E3GPCX has unconnected port M_ACLK
WARNING: [Synth 8-3331] design m03_couplers_imp_E3GPCX has unconnected port M_ARESETN
WARNING: [Synth 8-3331] design m03_couplers_imp_E3GPCX has unconnected port S_ACLK
WARNING: [Synth 8-3331] design m03_couplers_imp_E3GPCX has unconnected port S_ARESETN
WARNING: [Synth 8-3331] design m02_couplers_imp_16F4PE has unconnected port M_ACLK
WARNING: [Synth 8-3331] design m02_couplers_imp_16F4PE has unconnected port M_ARESETN
WARNING: [Synth 8-3331] design m02_couplers_imp_16F4PE has unconnected port S_ACLK
WARNING: [Synth 8-3331] design m02_couplers_imp_16F4PE has unconnected port S_ARESETN
WARNING: [Synth 8-3331] design m01_couplers_imp_QEIHDZ has unconnected port M_ACLK
WARNING: [Synth 8-3331] design m01_couplers_imp_QEIHDZ has unconnected port M_ARESETN
WARNING: [Synth 8-3331] design m01_couplers_imp_QEIHDZ has unconnected port S_ACLK
WARNING: [Synth 8-3331] design m01_couplers_imp_QEIHDZ has unconnected port S_ARESETN
WARNING: [Synth 8-3331] design m00_couplers_imp_TDBNUC has unconnected port M_ACLK
WARNING: [Synth 8-3331] design m00_couplers_imp_TDBNUC has unconnected port M_ARESETN
WARNING: [Synth 8-3331] design m00_couplers_imp_TDBNUC has unconnected port S_ACLK
WARNING: [Synth 8-3331] design m00_couplers_imp_TDBNUC has unconnected port S_ARESETN
WARNING: [Synth 8-3331] design design_microblaze_flash_microblaze_0_axi_periph_0 has unconnected port M00_ACLK
WARNING: [Synth 8-3331] design design_microblaze_flash_microblaze_0_axi_periph_0 has unconnected port M00_ARESETN
WARNING: [Synth 8-3331] design design_microblaze_flash_microblaze_0_axi_periph_0 has unconnected port M01_ACLK
WARNING: [Synth 8-3331] design design_microblaze_flash_microblaze_0_axi_periph_0 has unconnected port M01_ARESETN
WARNING: [Synth 8-3331] design design_microblaze_flash_microblaze_0_axi_periph_0 has unconnected port M02_ACLK
WARNING: [Synth 8-3331] design design_microblaze_flash_microblaze_0_axi_periph_0 has unconnected port M02_ARESETN
WARNING: [Synth 8-3331] design design_microblaze_flash_microblaze_0_axi_periph_0 has unconnected port M03_ACLK
WARNING: [Synth 8-3331] design design_microblaze_flash_microblaze_0_axi_periph_0 has unconnected port M03_ARESETN
WARNING: [Synth 8-3331] design design_microblaze_flash_microblaze_0_axi_periph_0 has unconnected port S00_ACLK
WARNING: [Synth 8-3331] design design_microblaze_flash_microblaze_0_axi_periph_0 has unconnected port S00_ARESETN
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 1966.457 ; gain = 269.402 ; free physical = 2979 ; free virtual = 10630
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 1966.457 ; gain = 269.402 ; free physical = 2974 ; free virtual = 10625
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 1966.457 ; gain = 269.402 ; free physical = 2974 ; free virtual = 10625
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 1977.363 ; gain = 0.000 ; free physical = 2966 ; free virtual = 10617
INFO: [Netlist 29-17] Analyzing 3 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/jose/Xilinx/Vivado-Projects/class5-Microblaze-booting-from-qspi-flash/class5-Microblaze-booting-from-qspi-flash.srcs/sources_1/bd/design_microblaze_flash/ip/design_microblaze_flash_microblaze_0_0/design_microblaze_flash_microblaze_0_0/design_microblaze_flash_microblaze_0_0_in_context.xdc] for cell 'design_microblaze_flash_i/microblaze_0'
Finished Parsing XDC File [/home/jose/Xilinx/Vivado-Projects/class5-Microblaze-booting-from-qspi-flash/class5-Microblaze-booting-from-qspi-flash.srcs/sources_1/bd/design_microblaze_flash/ip/design_microblaze_flash_microblaze_0_0/design_microblaze_flash_microblaze_0_0/design_microblaze_flash_microblaze_0_0_in_context.xdc] for cell 'design_microblaze_flash_i/microblaze_0'
Parsing XDC File [/home/jose/Xilinx/Vivado-Projects/class5-Microblaze-booting-from-qspi-flash/class5-Microblaze-booting-from-qspi-flash.srcs/sources_1/bd/design_microblaze_flash/ip/design_microblaze_flash_dlmb_v10_1/design_microblaze_flash_dlmb_v10_1/design_microblaze_flash_ilmb_v10_1_in_context.xdc] for cell 'design_microblaze_flash_i/microblaze_0_local_memory/dlmb_v10'
Finished Parsing XDC File [/home/jose/Xilinx/Vivado-Projects/class5-Microblaze-booting-from-qspi-flash/class5-Microblaze-booting-from-qspi-flash.srcs/sources_1/bd/design_microblaze_flash/ip/design_microblaze_flash_dlmb_v10_1/design_microblaze_flash_dlmb_v10_1/design_microblaze_flash_ilmb_v10_1_in_context.xdc] for cell 'design_microblaze_flash_i/microblaze_0_local_memory/dlmb_v10'
Parsing XDC File [/home/jose/Xilinx/Vivado-Projects/class5-Microblaze-booting-from-qspi-flash/class5-Microblaze-booting-from-qspi-flash.srcs/sources_1/bd/design_microblaze_flash/ip/design_microblaze_flash_ilmb_v10_1/design_microblaze_flash_ilmb_v10_1/design_microblaze_flash_ilmb_v10_1_in_context.xdc] for cell 'design_microblaze_flash_i/microblaze_0_local_memory/ilmb_v10'
Finished Parsing XDC File [/home/jose/Xilinx/Vivado-Projects/class5-Microblaze-booting-from-qspi-flash/class5-Microblaze-booting-from-qspi-flash.srcs/sources_1/bd/design_microblaze_flash/ip/design_microblaze_flash_ilmb_v10_1/design_microblaze_flash_ilmb_v10_1/design_microblaze_flash_ilmb_v10_1_in_context.xdc] for cell 'design_microblaze_flash_i/microblaze_0_local_memory/ilmb_v10'
Parsing XDC File [/home/jose/Xilinx/Vivado-Projects/class5-Microblaze-booting-from-qspi-flash/class5-Microblaze-booting-from-qspi-flash.srcs/sources_1/bd/design_microblaze_flash/ip/design_microblaze_flash_dlmb_bram_if_cntlr_1/design_microblaze_flash_dlmb_bram_if_cntlr_1/design_microblaze_flash_dlmb_bram_if_cntlr_1_in_context.xdc] for cell 'design_microblaze_flash_i/microblaze_0_local_memory/dlmb_bram_if_cntlr'
Finished Parsing XDC File [/home/jose/Xilinx/Vivado-Projects/class5-Microblaze-booting-from-qspi-flash/class5-Microblaze-booting-from-qspi-flash.srcs/sources_1/bd/design_microblaze_flash/ip/design_microblaze_flash_dlmb_bram_if_cntlr_1/design_microblaze_flash_dlmb_bram_if_cntlr_1/design_microblaze_flash_dlmb_bram_if_cntlr_1_in_context.xdc] for cell 'design_microblaze_flash_i/microblaze_0_local_memory/dlmb_bram_if_cntlr'
Parsing XDC File [/home/jose/Xilinx/Vivado-Projects/class5-Microblaze-booting-from-qspi-flash/class5-Microblaze-booting-from-qspi-flash.srcs/sources_1/bd/design_microblaze_flash/ip/design_microblaze_flash_ilmb_bram_if_cntlr_1/design_microblaze_flash_ilmb_bram_if_cntlr_1/design_microblaze_flash_ilmb_bram_if_cntlr_1_in_context.xdc] for cell 'design_microblaze_flash_i/microblaze_0_local_memory/ilmb_bram_if_cntlr'
Finished Parsing XDC File [/home/jose/Xilinx/Vivado-Projects/class5-Microblaze-booting-from-qspi-flash/class5-Microblaze-booting-from-qspi-flash.srcs/sources_1/bd/design_microblaze_flash/ip/design_microblaze_flash_ilmb_bram_if_cntlr_1/design_microblaze_flash_ilmb_bram_if_cntlr_1/design_microblaze_flash_ilmb_bram_if_cntlr_1_in_context.xdc] for cell 'design_microblaze_flash_i/microblaze_0_local_memory/ilmb_bram_if_cntlr'
Parsing XDC File [/home/jose/Xilinx/Vivado-Projects/class5-Microblaze-booting-from-qspi-flash/class5-Microblaze-booting-from-qspi-flash.srcs/sources_1/bd/design_microblaze_flash/ip/design_microblaze_flash_lmb_bram_1/design_microblaze_flash_lmb_bram_1/design_microblaze_flash_lmb_bram_1_in_context.xdc] for cell 'design_microblaze_flash_i/microblaze_0_local_memory/lmb_bram'
Finished Parsing XDC File [/home/jose/Xilinx/Vivado-Projects/class5-Microblaze-booting-from-qspi-flash/class5-Microblaze-booting-from-qspi-flash.srcs/sources_1/bd/design_microblaze_flash/ip/design_microblaze_flash_lmb_bram_1/design_microblaze_flash_lmb_bram_1/design_microblaze_flash_lmb_bram_1_in_context.xdc] for cell 'design_microblaze_flash_i/microblaze_0_local_memory/lmb_bram'
Parsing XDC File [/home/jose/Xilinx/Vivado-Projects/class5-Microblaze-booting-from-qspi-flash/class5-Microblaze-booting-from-qspi-flash.srcs/sources_1/bd/design_microblaze_flash/ip/design_microblaze_flash_xbar_0/design_microblaze_flash_xbar_0/design_microblaze_flash_xbar_0_in_context.xdc] for cell 'design_microblaze_flash_i/microblaze_0_axi_periph/xbar'
Finished Parsing XDC File [/home/jose/Xilinx/Vivado-Projects/class5-Microblaze-booting-from-qspi-flash/class5-Microblaze-booting-from-qspi-flash.srcs/sources_1/bd/design_microblaze_flash/ip/design_microblaze_flash_xbar_0/design_microblaze_flash_xbar_0/design_microblaze_flash_xbar_0_in_context.xdc] for cell 'design_microblaze_flash_i/microblaze_0_axi_periph/xbar'
Parsing XDC File [/home/jose/Xilinx/Vivado-Projects/class5-Microblaze-booting-from-qspi-flash/class5-Microblaze-booting-from-qspi-flash.srcs/sources_1/bd/design_microblaze_flash/ip/design_microblaze_flash_microblaze_0_axi_intc_0/design_microblaze_flash_microblaze_0_axi_intc_0/design_microblaze_flash_microblaze_0_axi_intc_0_in_context.xdc] for cell 'design_microblaze_flash_i/microblaze_0_axi_intc'
Finished Parsing XDC File [/home/jose/Xilinx/Vivado-Projects/class5-Microblaze-booting-from-qspi-flash/class5-Microblaze-booting-from-qspi-flash.srcs/sources_1/bd/design_microblaze_flash/ip/design_microblaze_flash_microblaze_0_axi_intc_0/design_microblaze_flash_microblaze_0_axi_intc_0/design_microblaze_flash_microblaze_0_axi_intc_0_in_context.xdc] for cell 'design_microblaze_flash_i/microblaze_0_axi_intc'
Parsing XDC File [/home/jose/Xilinx/Vivado-Projects/class5-Microblaze-booting-from-qspi-flash/class5-Microblaze-booting-from-qspi-flash.srcs/sources_1/bd/design_microblaze_flash/ip/design_microblaze_flash_mdm_1_1/design_microblaze_flash_mdm_1_1/design_microblaze_flash_mdm_1_1_in_context.xdc] for cell 'design_microblaze_flash_i/mdm_1'
Finished Parsing XDC File [/home/jose/Xilinx/Vivado-Projects/class5-Microblaze-booting-from-qspi-flash/class5-Microblaze-booting-from-qspi-flash.srcs/sources_1/bd/design_microblaze_flash/ip/design_microblaze_flash_mdm_1_1/design_microblaze_flash_mdm_1_1/design_microblaze_flash_mdm_1_1_in_context.xdc] for cell 'design_microblaze_flash_i/mdm_1'
Parsing XDC File [/home/jose/Xilinx/Vivado-Projects/class5-Microblaze-booting-from-qspi-flash/class5-Microblaze-booting-from-qspi-flash.srcs/sources_1/bd/design_microblaze_flash/ip/design_microblaze_flash_clk_wiz_1_1/design_microblaze_flash_clk_wiz_1_1/design_microblaze_flash_clk_wiz_1_1_in_context.xdc] for cell 'design_microblaze_flash_i/clk_wiz_1'
Finished Parsing XDC File [/home/jose/Xilinx/Vivado-Projects/class5-Microblaze-booting-from-qspi-flash/class5-Microblaze-booting-from-qspi-flash.srcs/sources_1/bd/design_microblaze_flash/ip/design_microblaze_flash_clk_wiz_1_1/design_microblaze_flash_clk_wiz_1_1/design_microblaze_flash_clk_wiz_1_1_in_context.xdc] for cell 'design_microblaze_flash_i/clk_wiz_1'
Parsing XDC File [/home/jose/Xilinx/Vivado-Projects/class5-Microblaze-booting-from-qspi-flash/class5-Microblaze-booting-from-qspi-flash.srcs/sources_1/bd/design_microblaze_flash/ip/design_microblaze_flash_rst_clk_wiz_1_100M_1/design_microblaze_flash_rst_clk_wiz_1_100M_1/design_microblaze_flash_rst_clk_wiz_1_100M_1_in_context.xdc] for cell 'design_microblaze_flash_i/rst_clk_wiz_1_100M'
Finished Parsing XDC File [/home/jose/Xilinx/Vivado-Projects/class5-Microblaze-booting-from-qspi-flash/class5-Microblaze-booting-from-qspi-flash.srcs/sources_1/bd/design_microblaze_flash/ip/design_microblaze_flash_rst_clk_wiz_1_100M_1/design_microblaze_flash_rst_clk_wiz_1_100M_1/design_microblaze_flash_rst_clk_wiz_1_100M_1_in_context.xdc] for cell 'design_microblaze_flash_i/rst_clk_wiz_1_100M'
Parsing XDC File [/home/jose/Xilinx/Vivado-Projects/class5-Microblaze-booting-from-qspi-flash/class5-Microblaze-booting-from-qspi-flash.srcs/sources_1/bd/design_microblaze_flash/ip/design_microblaze_flash_axi_uartlite_0_0/design_microblaze_flash_axi_uartlite_0_0/design_microblaze_flash_axi_uartlite_0_0_in_context.xdc] for cell 'design_microblaze_flash_i/axi_uartlite_0'
Finished Parsing XDC File [/home/jose/Xilinx/Vivado-Projects/class5-Microblaze-booting-from-qspi-flash/class5-Microblaze-booting-from-qspi-flash.srcs/sources_1/bd/design_microblaze_flash/ip/design_microblaze_flash_axi_uartlite_0_0/design_microblaze_flash_axi_uartlite_0_0/design_microblaze_flash_axi_uartlite_0_0_in_context.xdc] for cell 'design_microblaze_flash_i/axi_uartlite_0'
Parsing XDC File [/home/jose/Xilinx/Vivado-Projects/class5-Microblaze-booting-from-qspi-flash/class5-Microblaze-booting-from-qspi-flash.srcs/sources_1/bd/design_microblaze_flash/ip/design_microblaze_flash_axi_timer_0_1/design_microblaze_flash_axi_timer_0_1/design_microblaze_flash_axi_timer_0_1_in_context.xdc] for cell 'design_microblaze_flash_i/axi_timer_0'
Finished Parsing XDC File [/home/jose/Xilinx/Vivado-Projects/class5-Microblaze-booting-from-qspi-flash/class5-Microblaze-booting-from-qspi-flash.srcs/sources_1/bd/design_microblaze_flash/ip/design_microblaze_flash_axi_timer_0_1/design_microblaze_flash_axi_timer_0_1/design_microblaze_flash_axi_timer_0_1_in_context.xdc] for cell 'design_microblaze_flash_i/axi_timer_0'
Parsing XDC File [/home/jose/Xilinx/Vivado-Projects/class5-Microblaze-booting-from-qspi-flash/class5-Microblaze-booting-from-qspi-flash.srcs/sources_1/bd/design_microblaze_flash/ip/design_microblaze_flash_axi_quad_spi_0_0/design_microblaze_flash_axi_quad_spi_0_0/design_microblaze_flash_axi_quad_spi_0_0_in_context.xdc] for cell 'design_microblaze_flash_i/axi_quad_spi_0'
Finished Parsing XDC File [/home/jose/Xilinx/Vivado-Projects/class5-Microblaze-booting-from-qspi-flash/class5-Microblaze-booting-from-qspi-flash.srcs/sources_1/bd/design_microblaze_flash/ip/design_microblaze_flash_axi_quad_spi_0_0/design_microblaze_flash_axi_quad_spi_0_0/design_microblaze_flash_axi_quad_spi_0_0_in_context.xdc] for cell 'design_microblaze_flash_i/axi_quad_spi_0'
Parsing XDC File [/home/jose/Xilinx/Vivado-Projects/class5-Microblaze-booting-from-qspi-flash/class5-Microblaze-booting-from-qspi-flash.runs/synth_1/dont_touch.xdc]
Finished Parsing XDC File [/home/jose/Xilinx/Vivado-Projects/class5-Microblaze-booting-from-qspi-flash/class5-Microblaze-booting-from-qspi-flash.runs/synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2098.207 ; gain = 0.000 ; free physical = 2887 ; free virtual = 10538
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 3 instances were transformed.
  IOBUF => IOBUF (IBUF, OBUFT): 3 instances

Constraint Validation Runtime : Time (s): cpu = 00:00:00.09 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2098.207 ; gain = 0.000 ; free physical = 2886 ; free virtual = 10538
WARNING: [Timing 38-316] Clock period '20.000' specified during out-of-context synthesis of instance 'design_microblaze_flash_i/microblaze_0_local_memory/lmb_bram' at clock pin 'clka' is different from the actual clock period '10.000', this can lead to different synthesis results.
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:08 ; elapsed = 00:00:10 . Memory (MB): peak = 2098.207 ; gain = 401.152 ; free physical = 2962 ; free virtual = 10604
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a50tftg256-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:08 ; elapsed = 00:00:10 . Memory (MB): peak = 2098.207 ; gain = 401.152 ; free physical = 2962 ; free virtual = 10604
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property IO_BUFFER_TYPE = NONE for sys_clk. (constraint file  /home/jose/Xilinx/Vivado-Projects/class5-Microblaze-booting-from-qspi-flash/class5-Microblaze-booting-from-qspi-flash.srcs/sources_1/bd/design_microblaze_flash/ip/design_microblaze_flash_clk_wiz_1_1/design_microblaze_flash_clk_wiz_1_1/design_microblaze_flash_clk_wiz_1_1_in_context.xdc, line 4).
Applied set_property CLOCK_BUFFER_TYPE = NONE for sys_clk. (constraint file  /home/jose/Xilinx/Vivado-Projects/class5-Microblaze-booting-from-qspi-flash/class5-Microblaze-booting-from-qspi-flash.srcs/sources_1/bd/design_microblaze_flash/ip/design_microblaze_flash_clk_wiz_1_1/design_microblaze_flash_clk_wiz_1_1/design_microblaze_flash_clk_wiz_1_1_in_context.xdc, line 5).
Applied set_property DONT_TOUCH = true for design_microblaze_flash_i. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_microblaze_flash_i/microblaze_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_microblaze_flash_i/microblaze_0_local_memory/dlmb_v10. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_microblaze_flash_i/microblaze_0_local_memory/ilmb_v10. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_microblaze_flash_i/microblaze_0_local_memory/dlmb_bram_if_cntlr. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_microblaze_flash_i/microblaze_0_local_memory/ilmb_bram_if_cntlr. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_microblaze_flash_i/microblaze_0_local_memory/lmb_bram. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_microblaze_flash_i/microblaze_0_axi_periph/xbar. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_microblaze_flash_i/microblaze_0_axi_periph. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_microblaze_flash_i/microblaze_0_axi_intc. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_microblaze_flash_i/microblaze_0_xlconcat. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_microblaze_flash_i/mdm_1. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_microblaze_flash_i/clk_wiz_1. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_microblaze_flash_i/rst_clk_wiz_1_100M. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_microblaze_flash_i/axi_uartlite_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_microblaze_flash_i/axi_timer_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_microblaze_flash_i/axi_quad_spi_0. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:08 ; elapsed = 00:00:10 . Memory (MB): peak = 2098.207 ; gain = 401.152 ; free physical = 2962 ; free virtual = 10604
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 2098.207 ; gain = 401.152 ; free physical = 2963 ; free virtual = 10604
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 120 (col length:60)
BRAMs: 150 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
WARNING: [Synth 8-3331] design design_microblaze_flash_microblaze_0_axi_periph_0 has unconnected port M00_ACLK
WARNING: [Synth 8-3331] design design_microblaze_flash_microblaze_0_axi_periph_0 has unconnected port M00_ARESETN
WARNING: [Synth 8-3331] design design_microblaze_flash_microblaze_0_axi_periph_0 has unconnected port M01_ACLK
WARNING: [Synth 8-3331] design design_microblaze_flash_microblaze_0_axi_periph_0 has unconnected port M01_ARESETN
WARNING: [Synth 8-3331] design design_microblaze_flash_microblaze_0_axi_periph_0 has unconnected port M02_ACLK
WARNING: [Synth 8-3331] design design_microblaze_flash_microblaze_0_axi_periph_0 has unconnected port M02_ARESETN
WARNING: [Synth 8-3331] design design_microblaze_flash_microblaze_0_axi_periph_0 has unconnected port M03_ACLK
WARNING: [Synth 8-3331] design design_microblaze_flash_microblaze_0_axi_periph_0 has unconnected port M03_ARESETN
WARNING: [Synth 8-3331] design design_microblaze_flash_microblaze_0_axi_periph_0 has unconnected port S00_ACLK
WARNING: [Synth 8-3331] design design_microblaze_flash_microblaze_0_axi_periph_0 has unconnected port S00_ARESETN
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:09 ; elapsed = 00:00:11 . Memory (MB): peak = 2098.207 ; gain = 401.152 ; free physical = 2960 ; free virtual = 10605
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:13 ; elapsed = 00:00:16 . Memory (MB): peak = 2098.207 ; gain = 401.152 ; free physical = 2841 ; free virtual = 10482
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:13 ; elapsed = 00:00:16 . Memory (MB): peak = 2098.207 ; gain = 401.152 ; free physical = 2841 ; free virtual = 10482
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:14 ; elapsed = 00:00:16 . Memory (MB): peak = 2098.207 ; gain = 401.152 ; free physical = 2839 ; free virtual = 10480
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:16 ; elapsed = 00:00:19 . Memory (MB): peak = 2098.207 ; gain = 401.152 ; free physical = 2834 ; free virtual = 10480
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:16 ; elapsed = 00:00:19 . Memory (MB): peak = 2098.207 ; gain = 401.152 ; free physical = 2834 ; free virtual = 10480
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:16 ; elapsed = 00:00:19 . Memory (MB): peak = 2098.207 ; gain = 401.152 ; free physical = 2834 ; free virtual = 10480
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:16 ; elapsed = 00:00:19 . Memory (MB): peak = 2098.207 ; gain = 401.152 ; free physical = 2834 ; free virtual = 10480
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:16 ; elapsed = 00:00:19 . Memory (MB): peak = 2098.207 ; gain = 401.152 ; free physical = 2834 ; free virtual = 10480
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:16 ; elapsed = 00:00:19 . Memory (MB): peak = 2098.207 ; gain = 401.152 ; free physical = 2834 ; free virtual = 10480
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+------------------------------------------------+----------+
|      |BlackBox name                                   |Instances |
+------+------------------------------------------------+----------+
|1     |design_microblaze_flash_xbar_0                  |         1|
|2     |design_microblaze_flash_axi_quad_spi_0_0        |         1|
|3     |design_microblaze_flash_axi_timer_0_1           |         1|
|4     |design_microblaze_flash_axi_uartlite_0_0        |         1|
|5     |design_microblaze_flash_clk_wiz_1_1             |         1|
|6     |design_microblaze_flash_mdm_1_1                 |         1|
|7     |design_microblaze_flash_microblaze_0_0          |         1|
|8     |design_microblaze_flash_microblaze_0_axi_intc_0 |         1|
|9     |design_microblaze_flash_rst_clk_wiz_1_100M_1    |         1|
|10    |design_microblaze_flash_dlmb_bram_if_cntlr_1    |         1|
|11    |design_microblaze_flash_dlmb_v10_1              |         1|
|12    |design_microblaze_flash_ilmb_bram_if_cntlr_1    |         1|
|13    |design_microblaze_flash_ilmb_v10_1              |         1|
|14    |design_microblaze_flash_lmb_bram_1              |         1|
+------+------------------------------------------------+----------+

Report Cell Usage: 
+------+-------------------------------------------------------+------+
|      |Cell                                                   |Count |
+------+-------------------------------------------------------+------+
|1     |design_microblaze_flash_axi_quad_spi_0_0_bbox_0        |     1|
|2     |design_microblaze_flash_axi_timer_0_1_bbox_1           |     1|
|3     |design_microblaze_flash_axi_uartlite_0_0_bbox_2        |     1|
|4     |design_microblaze_flash_clk_wiz_1_1_bbox_3             |     1|
|5     |design_microblaze_flash_dlmb_bram_if_cntlr_1_bbox_8    |     1|
|6     |design_microblaze_flash_dlmb_v10_1_bbox_9              |     1|
|7     |design_microblaze_flash_ilmb_bram_if_cntlr_1_bbox_10   |     1|
|8     |design_microblaze_flash_ilmb_v10_1_bbox_11             |     1|
|9     |design_microblaze_flash_lmb_bram_1_bbox_12             |     1|
|10    |design_microblaze_flash_mdm_1_1_bbox_4                 |     1|
|11    |design_microblaze_flash_microblaze_0_0_bbox_5          |     1|
|12    |design_microblaze_flash_microblaze_0_axi_intc_0_bbox_6 |     1|
|13    |design_microblaze_flash_rst_clk_wiz_1_100M_1_bbox_13   |     1|
|14    |design_microblaze_flash_xbar_0_bbox_7                  |     1|
|15    |IBUF                                                   |     2|
|16    |IOBUF                                                  |     3|
|17    |OBUF                                                   |     1|
+------+-------------------------------------------------------+------+

Report Instance Areas: 
+------+------------------------------+--------------------------------------------------+------+
|      |Instance                      |Module                                            |Cells |
+------+------------------------------+--------------------------------------------------+------+
|1     |top                           |                                                  |  1444|
|2     |  design_microblaze_flash_i   |design_microblaze_flash                           |  1438|
|3     |    microblaze_0_axi_periph   |design_microblaze_flash_microblaze_0_axi_periph_0 |   485|
|4     |    microblaze_0_xlconcat     |design_microblaze_flash_microblaze_0_xlconcat_0   |     0|
|5     |    microblaze_0_local_memory |microblaze_0_local_memory_imp_1U2J83H             |   496|
+------+------------------------------+--------------------------------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:16 ; elapsed = 00:00:19 . Memory (MB): peak = 2098.207 ; gain = 401.152 ; free physical = 2834 ; free virtual = 10480
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 10 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:14 ; elapsed = 00:00:17 . Memory (MB): peak = 2098.207 ; gain = 269.402 ; free physical = 2888 ; free virtual = 10534
Synthesis Optimization Complete : Time (s): cpu = 00:00:16 ; elapsed = 00:00:19 . Memory (MB): peak = 2098.207 ; gain = 401.152 ; free physical = 2888 ; free virtual = 10534
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2098.207 ; gain = 0.000 ; free physical = 2890 ; free virtual = 10536
INFO: [Netlist 29-17] Analyzing 3 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2098.207 ; gain = 0.000 ; free physical = 2900 ; free virtual = 10546
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 3 instances were transformed.
  IOBUF => IOBUF (IBUF, OBUFT): 3 instances

INFO: [Common 17-83] Releasing license: Synthesis
73 Infos, 70 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:21 ; elapsed = 00:00:33 . Memory (MB): peak = 2098.207 ; gain = 628.227 ; free physical = 3024 ; free virtual = 10670
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2098.207 ; gain = 0.000 ; free physical = 3024 ; free virtual = 10670
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint '/home/jose/Xilinx/Vivado-Projects/class5-Microblaze-booting-from-qspi-flash/class5-Microblaze-booting-from-qspi-flash.runs/synth_1/design_microblaze_flash_wrapper.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file design_microblaze_flash_wrapper_utilization_synth.rpt -pb design_microblaze_flash_wrapper_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Fri Apr  2 23:37:24 2021...
