/*
 * Copyright (C) 2016 Freescale Semiconductor, Inc.
 *
 * This program is free software; you can redistribute it and/or modify
 * it under the terms of the GNU General Public License version 2 as
 * published by the Free Software Foundation.
 */

/dts-v1/;

#include <dt-bindings/input/input.h>
#include "imx6ull.dtsi"

/ {
	model = "Audio Stream Ethernet";
	compatible = "wirelessroad,gw-imx6ull", "fsl,imx6ull";

	chosen {
		stdout-path = &uart1;
		bootargs = "console=ttymxc0,115200 rootwait fixrtc";
	};

	clocks {
		audio_clock: audio_clock {
			compatible = "fixed-clock";
			#clock-cells = <0>;
			clock-frequency = <12288000>;
		};
	};

	memory@80000000 {
        device_type = "memory";
		reg = <0x80000000 0x20000000>;
	};

	aliases {
		cpu0 = &cpu0;
		clks = &clks;
		fec1 = &fec1;
		fec2 = &fec2;
		ecspi3 = &ecspi3;
		gpc = &gpc;
		gpmi = &gpmi;
		iomuxc = &iomuxc;
		usbotg1 = &usbotg1;
		usbotg2 = &usbotg2;
		wdog1 = &wdog1;
	};
	
	@aips3  {
		compatible = "fsl,aips-bus", "simple-bus";
		#address-cells = <1>;
		#size-cells = <1>;
		reg = <0x02200000 0x100000>;
		ranges;


		rngb: rngb@02284000 {
			compatible = "fsl,imx6sl-rng", "fsl,imx-rng", "imx-rng";
			reg = <0x02284000 0x4000>;
			interrupts = <GIC_SPI 6 IRQ_TYPE_LEVEL_HIGH>;
			clocks =  <&clks IMX6UL_CLK_DUMMY>;
		};

		@iomuxc_snvs {
			compatible = "fsl,imx6ull-iomuxc-snvs";
			reg = <0x02290000 0x10000>;
			pinctrl-names = "default_snvs";
		};

	};

	sound {
		compatible = "simple-audio-card";
		simple-audio-card,name = "NetSOM-ADAU1761";
		simple-audio-card,widgets =
			"Microphone", "Mic 1 In",
			"Microphone", "Mic 2 In",
			"Speaker", "Line Out",
			"Headphone", "Headphone Out";
		simple-audio-card,routing =
			"Headphone Out", "LHP",
			"Headphone Out", "RHP",
			"Line Out", "LOUT",
			"Line Out", "ROUT",
			"Mic 1 In", "MICBIAS",
			"LINN", "Mic 1 In",
			"Mic 2 In", "MICBIAS",
			"RINN", "Mic 2 In";

		simple-audio-card,dai-link@0 {
			format = "i2s";
			bitclock-master = <&adau1761_dai>;
			frame-master = <&adau1761_dai>;

			sai2_dai: cpu {
				sound-dai = <&sai2>;
				dai-tdm-slot-num = <2>;
                dai-tdm-slot-width = <32>;
			};
			adau1761_dai: codec {
				sound-dai = <&adau1761>;
			};
		};
	};
};

&i2c1 {
	clock_frequency = <100000>;
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_i2c1>;
	status = "okay";

	adau1761: codec@38 {
		#sound-dai-cells = <0>;
		compatible = "adi,adau1761";
		clocks = <&audio_clock>;
		clock-names = "mclk";
		reg = <0x38>;
	};
};

&sai2 {
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_sai2>;
	//assigned-clocks = <&clks IMX6UL_CLK_SAI2_SEL>,
	//		  <&clks IMX6UL_CLK_SAI2>;
	//assigned-clock-parents = <&clks IMX6UL_CLK_PLL4_AUDIO_DIV>;
	//assigned-clock-rates = <0>, <24000000>;
	status = "okay";
};

#include "wr_cpu.dtsi"
#include "wr_partitions.dtsi"
#include "wr_ethernet.dtsi"
#include "wr_usb.dtsi"
#include "wr_watchdog.dtsi"


// &clks {
// 	assigned-clocks = <&clks IMX6UL_CLK_PLL4_AUDIO_DIV>;
// 	assigned-clock-rates = <786432000>;
// };

&gpc {
	fsl,cpu_pupscr_sw2iso = <0x1>;
	fsl,cpu_pupscr_sw = <0x0>;
	fsl,cpu_pdnscr_iso2sw = <0x1>;
	fsl,cpu_pdnscr_iso = <0x1>;
	fsl,ldo-bypass = <0>; /* DCDC, ldo-enable */
};

&iomuxc {
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_hog_1>;
	imx6ul-evk {
		pinctrl_hog_1: hoggrp-1 {
			fsl,pins = <
				MX6UL_PAD_UART1_RTS_B__GPIO1_IO19	0x17059 /* SD1 CD */
			>;
		};
		
		pinctrl_ecspi3_0: ecspi3grp-0 {
			fsl,pins = <
				MX6UL_PAD_UART2_CTS_B__ECSPI3_MOSI	0x110b1
				MX6UL_PAD_UART2_RTS_B__ECSPI3_MISO	0x110b1
				MX6UL_PAD_UART2_RX_DATA__ECSPI3_SCLK	0x110b1
				MX6UL_PAD_UART2_TX_DATA__GPIO1_IO20	0x10b0
			>;
		};

		pinctrl_i2c1: i2c1grp {
			fsl,pins = <
				MX6UL_PAD_UART4_TX_DATA__I2C1_SCL	0x4001b8b0
				MX6UL_PAD_UART4_RX_DATA__I2C1_SDA	0x4001b8b0
			>;
		};

		pinctrl_usb_otg1_id: usbotg1idgrp {
			fsl,pins = <
				MX6UL_PAD_GPIO1_IO00__ANATOP_OTG1_ID	0x17059
			>;
		};
		
		pinctrl_enet1: enet1grp {
			fsl,pins = <
				MX6UL_PAD_GPIO1_IO07__ENET1_MDC         0x1b0b0
				MX6UL_PAD_GPIO1_IO06__ENET1_MDIO	0x1b0b0
				MX6UL_PAD_ENET1_RX_EN__ENET1_RX_EN	0x1b0b0
				MX6UL_PAD_ENET1_RX_ER__ENET1_RX_ER	0x1b0b0
				MX6UL_PAD_ENET1_RX_DATA0__ENET1_RDATA00	0x1b0b0
				MX6UL_PAD_ENET1_RX_DATA1__ENET1_RDATA01	0x1b0b0
				MX6UL_PAD_ENET1_TX_EN__ENET1_TX_EN	0x1b0b0
				MX6UL_PAD_ENET1_TX_DATA0__ENET1_TDATA00	0x1b0b0
				MX6UL_PAD_ENET1_TX_DATA1__ENET1_TDATA01	0x1b0b0
				MX6UL_PAD_ENET1_TX_CLK__ENET1_REF_CLK1	0x4001b031
			>;
		};

		pinctrl_enet2: enet2grp {
			fsl,pins = <
				MX6UL_PAD_ENET2_RX_EN__ENET2_RX_EN      0x1b0b0
				MX6UL_PAD_ENET2_RX_ER__ENET2_RX_ER      0x1b0b0
				MX6UL_PAD_ENET2_RX_DATA0__ENET2_RDATA00 0x1b0b0
				MX6UL_PAD_ENET2_RX_DATA1__ENET2_RDATA01 0x1b0b0
				MX6UL_PAD_ENET2_TX_EN__ENET2_TX_EN      0x1b0b0
				MX6UL_PAD_ENET2_TX_DATA0__ENET2_TDATA00 0x1b0b0
				MX6UL_PAD_ENET2_TX_DATA1__ENET2_TDATA01 0x1b0b0
				MX6UL_PAD_ENET2_TX_CLK__ENET2_REF_CLK2  0x4001b031
			>;
		};


		pinctrl_uart1: uart1grp {
			fsl,pins = <
				MX6UL_PAD_UART1_TX_DATA__UART1_DCE_TX 0x1b0b1
				MX6UL_PAD_UART1_RX_DATA__UART1_DCE_RX 0x1b0b1
			>;
		};

		pinctrl_uart5: uart5grp {
			fsl,pins = <
				MX6UL_PAD_UART5_TX_DATA__UART5_DCE_TX 0x1b0b1
				MX6UL_PAD_UART5_RX_DATA__UART5_DCE_RX 0x1b0b1
			>;
		};
		
		
		pinctrl_wdog: wdoggrp {
			fsl,pins = <
				MX6UL_PAD_LCD_RESET__WDOG1_WDOG_ANY    0x30b0
			>;
		};

		pinctrl_sai2: sai2grp {
			fsl,pins = <
				MX6UL_PAD_JTAG_TDI__SAI2_TX_BCLK    0x17088
				MX6UL_PAD_JTAG_TDO__SAI2_TX_SYNC    0x17088
				MX6UL_PAD_JTAG_TRST_B__SAI2_TX_DATA 0x11088
				MX6UL_PAD_JTAG_TCK__SAI2_RX_DATA    0x11088
				MX6UL_PAD_JTAG_TMS__SAI2_MCLK       0x17088
			>;
		};
	};
};

&uart1 {
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_uart1>;
	status = "okay";
};

&uart5 {
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_uart5>;
	rts-gpios = <&gpio4 25 GPIO_ACTIVE_HIGH>;
	status = "okay";
};
