--

--

library IEEE;
use IEEE.STD_LOGIC_1164.all;

use work.BasicTypes.all;
use work.Helpers.all;
use work.ArchDefs.all;

use work.Arith.all;

use work.CoreConfig.all;
use work.InstructionState.all;

use work.PipelineGeneral.all;

use work.DecodingDev.all;


package LogicFront is

function decodeInstructionNew(bits: Word) return InstructionState;

function getFrontEventMulti(predictedAddress, ip, target: Mword; ctrl: ControlPacket; fetchLine: WordArray(0 to FETCH_WIDTH-1);
                            partMask: std_logic_vector; decodedGroup: InstructionSlotArray)
return ControlPacketArray;

function getEarlyEvent(vecA: ControlPacketArray(0 to PIPE_WIDTH-1); target, predictedAddress: Mword; fetchStall: std_logic)
return ControlPacket;

function prepareForBQ(ip: Mword; insVec: ControlPacketArray) return ControlPacketArray;

function adjustStage(content: InstructionSlotArray) return InstructionSlotArray;
function adjustStage(content: ControlPacketArray) return ControlPacketArray;

function getEntryArray(insVec: InstructionSlotArray) return BufferEntryArray;


function partialMask(adr: Mword) return std_logic_vector;
function decodeGroup(ctrl: ControlPacket; fetchLine: WordArray(0 to PIPE_WIDTH-1); ip: Mword; full: std_logic_vector) return InstructionSlotArray;

function TMP_convert2cp(insVec: InstructionSlotArray) return ControlPacketArray;


-- DEBUG
function assignSeqNum(cpa: ControlPacketArray; seqNum: Word) return ControlPacketArray;
function assignSeqNum(ba: BufferEntryArray; seqNum: Word) return BufferEntryArray;

function DB_addBitsAndIp(dbi: InstructionDebugInfo; bits: Word; ip: Mword) return InstructionDebugInfo;
function DB_addSeqNum(dbi: InstructionDebugInfo; sn: Word) return InstructionDebugInfo;

end LogicFront;



package body LogicFront is

function decodeInstructionNew(bits: Word) return InstructionState is
	variable res: InstructionState := DEFAULT_INS_STATE;
    variable decodedIns: InstructionState := DEFAULT_INSTRUCTION_STATE;
    variable classInfo: InstructionClassInfo := DEFAULT_CLASS_INFO;
    variable op: SpecificOp := DEFAULT_SPECIFIC_OP;
    variable constantArgs: InstructionConstantArgs := DEFAULT_CONSTANT_ARGS;
    variable argSpec: InstructionArgSpec := DEFAULT_ARG_SPEC;
begin
	decodeFromWord(bits, classInfo, op, constantArgs, argSpec);
	
	res.specificOperation := decodedIns.specificOperation;
	res.constantArgs := decodedIns.constantArgs;
	res.virtualArgSpec := decodedIns.virtualArgSpec;

    res.typeInfo := classInfo;

    res.specificOperation := op;
    res.constantArgs := constantArgs;
    res.virtualArgSpec := argSpec;

    if res.specificOperation.subpipe = none then                 	
        res.controlInfo.specialAction := '1';
    
        res.typeInfo.mainCluster := '0';
        res.typeInfo.secCluster := '0';
    
        if res.specificOperation.system = opUndef then
            res.controlInfo.hasException := '1';
        end if;        
    end if;
   
    res.controlInfo.specialAction := not (res.typeInfo.mainCluster or res.typeInfo.secCluster);

	return res;
end function;


function isJumpLink(w: Word) return std_logic is
begin
    return bool2std(w(31 downto 26) = "001001");
end function;

function isJumpCond(w: Word) return std_logic is
begin
    return bool2std(w(31 downto 26) = "001010" or w(31 downto 26) = "001011");
end function;

function isJumpLong(w: Word) return std_logic is
begin
    return bool2std(w(31 downto 26) = "001000");
end function;

function isJumpReg(w: Word) return std_logic is
begin
    return bool2std(w(31 downto 26) = "000000" and w(15 downto 10) = "000010" and (w(4 downto 0) = "00000" or w(4 downto 0) = "00001"));
end function;


function partialMask(adr: Mword) return std_logic_vector is
    variable res: std_logic_vector(0 to PIPE_WIDTH-1) := (others => '0');
    constant nSkip: natural := slv2u(adr(ALIGN_BITS-1 downto 2));
begin
    for i in 0 to PIPE_WIDTH-1 loop
        res(i) := '1';
        if i < nSkip then
            res(i) := '0';
        end if;
    end loop;
    return res; 
end function;

function decodeGroup(ctrl: ControlPacket; fetchLine: WordArray(0 to PIPE_WIDTH-1); ip: Mword; full: std_logic_vector) return InstructionSlotArray is
    variable res: InstructionSlotArray(0 to PIPE_WIDTH-1) := (others => DEFAULT_INSTRUCTION_SLOT);
    variable tmpIP: Mword := (others => '0');
begin
    for i in 0 to PIPE_WIDTH-1 loop
        tmpIP := ip(MWORD_SIZE-1 downto ALIGN_BITS) & i2slv(i*4, ALIGN_BITS);
    
        res(i).ins := decodeInstructionNew(fetchLine(i)); -- Here decoding!

        res(i).ins.dbInfo := ctrl.dbInfo;
        res(i).ins.dbInfo := DB_addBitsAndIp(res(i).ins.dbInfo, fetchLine(i), tmpIP);
    end loop;
    
    for i in 0 to PIPE_WIDTH-1 loop
        --if full(i) = '1' and res(i).ins.classInfo.branchIns = '1' then
        if full(i) = '1' and res(i).ins.typeInfo.branchIns = '1' then
            res(0).ins.controlInfo.firstBr := '1'; -- TMP, indicating that group has a branch
        end if;   
    end loop;

    return res;
end function;

function getFrontEventMulti(predictedAddress, ip, target: Mword; ctrl: ControlPacket; fetchLine: WordArray(0 to FETCH_WIDTH-1);
                            partMask: std_logic_vector; decodedGroup: InstructionSlotArray)
return ControlPacketArray is
	variable res: InstructionSlotArray(0 to PIPE_WIDTH-1) := (others => DEFAULT_INSTRUCTION_SLOT);
	variable resA: ControlPacketArray(0 to PIPE_WIDTH-1) := (others => DEFAULT_CONTROL_PACKET);
	variable tempOffset, lastRes, tmpIP: Mword := (others => '0');
	variable targets, ips, results: MwordArray(0 to PIPE_WIDTH-1) := (others => (others => '0'));
	variable fullOut, full, branchIns, predictedTaken, uncondJump: std_logic_vector(0 to PIPE_WIDTH-1) := (others => '0');
	variable regularJump, longJump, regJump: std_logic := '0';
	

begin
    full := partMask;
    res := decodedGroup;

    -- Calculate target for each instruction, even if it's to be skipped
    for i in 0 to PIPE_WIDTH-1 loop        
        regularJump := '0';
        longJump := '0';
        regJump := '0';

        -- jmp reg has src1
        -- jmp cnd has src0
        -- jmp lnk has dest
        -- jmp lng has none
    
        if isJumpLink(fetchLine(i)) = '1' then
            uncondJump(i) := '1';
            regularJump := '1';	
            predictedTaken(i) := '1';       -- jump link is unconditional
        elsif isJumpCond(fetchLine(i)) = '1' then
            regularJump := '1';				
            predictedTaken(i) := fetchLine(i)(20);		-- CAREFUL: temporary predicted taken iff backwards
        elsif isJumpLong(fetchLine(i)) = '1' then
            uncondJump(i) := '1';
            longJump := '1';
            predictedTaken(i) := '1'; -- Long jump is unconditional (no space for register encoding!)
        elsif isJumpReg(fetchLine(i)) = '1' then   
            regJump := '1';
            predictedTaken(i) := '0';               -- TEMP: register jumps predicted not taken
        end if;
        
        if longJump = '1' then
            tempOffset := (others => fetchLine(i)(25));
            tempOffset(25 downto 0) := fetchLine(i)(25 downto 0);
        else
            tempOffset := (others => fetchLine(i)(20));
            tempOffset(20 downto 0) := fetchLine(i)(20 downto 0);
        end if;
    
        branchIns(i) := regularJump or longJump or regJump;
  
        ips(i) := ip(MWORD_SIZE-1 downto ALIGN_BITS) & i2slv(i*4, ALIGN_BITS);    -- !! Only for BQ, indirect
        
        targets(i) := add(ips(i), tempOffset);

        results(i) := ip;
        results(i)(ALIGN_BITS-1 downto 0) := i2slv((i+1)*4, ALIGN_BITS); -- !! Only for BQ/  CAREFUL: not for short ins
	end loop;
	lastRes := ip(MWORD_SIZE-1 downto ALIGN_BITS) & i2slv(0, ALIGN_BITS);
	results(PIPE_WIDTH-1) := add(lastRes, PC_INC);

    -- Find if any branch predicted
    for i in 0 to FETCH_WIDTH-1 loop
        fullOut(i) := full(i);
        if full(i) = '1' and branchIns(i) = '1' and predictedTaken(i) = '1' then
            if uncondJump(i) = '1' then -- CAREFUL: setting it here, so that if implementation treats is as NOP in Exec, it still gets this flag
                res(i).ins.controlInfo.confirmedBranch := '1';
            end if;

            res(i).ins.controlInfo.frontBranch := '1';					
            
            -- Here check if the next line from line predictor agrees with the target predicted now.
            --	If so, don't cause the event but set invalidation mask that next line will use.
            if targets(i)(MWORD_SIZE-1 downto ALIGN_BITS) /= target(MWORD_SIZE-1 downto ALIGN_BITS) then
                res(i).ins.controlInfo.newEvent := '1';         -- !! Only for BQ
            end if;
            
            -- CAREFUL: When not using line predictor, branches predicted taken must always be done here 
            if not USE_LINE_PREDICTOR then
                res(i).ins.controlInfo.newEvent := '1';         -- !! Only for BQ
            end if;

            exit;
        end if;
    end loop;

	for i in 0 to FETCH_WIDTH-1 loop
	   res(i).full := fullOut(i); 
	end loop;

        resA := TMP_convert2cp(res);

    for i in 0 to PIPE_WIDTH-1 loop        
        resA(i).ip := ips(i);        
        resA(i).target := targets(i);    -- !! Only for BQ
        resA(i).nip := results(i);        
    end loop;

	return resA;
end function;


function getEarlyEvent(vecA: ControlPacketArray(0 to PIPE_WIDTH-1); target, predictedAddress: Mword; fetchStall: std_logic)
return ControlPacket is
	variable res: ControlPacket := DEFAULT_CONTROL_PACKET;
begin
    if fetchStall = '1' then -- Need refetching
        res.target := predictedAddress;
        res.controlInfo.newEvent := '1';
        res.controlInfo.refetch := '1';
    else
        res.target := target;
    
        for i in 0 to PIPE_WIDTH-1 loop
            if vecA(i).controlInfo.full = '1' and vecA(i).controlInfo.frontBranch = '1' then
                res.controlInfo.newEvent := vecA(i).controlInfo.newEvent; -- CAREFUL: event only if needs redirection, but break group at any taken jump 
                res.controlInfo.frontBranch := '1';
                res.target := vecA(i).target; -- Correcting target within subsequent fetch line is still needed even if no redirection!               
                exit;
            end if;
        end loop;
    end if;
       
    return res;
end function;


function getEntry(isl: InstructionSlot) return BufferEntry is
    variable res: BufferEntry;
begin
    res.full := isl.full;
    
    res.firstBr := isl.ins.controlInfo.firstBr;
    
    res.frontBranch := isl.ins.controlInfo.frontBranch;
    res.confirmedBranch := isl.ins.controlInfo.confirmedBranch;
    res.specialAction := isl.ins.controlInfo.specialAction;

    res.classInfo := isl.ins.typeInfo;

    res.specificOperation := isl.ins.specificOperation;
    res.constantArgs := isl.ins.constantArgs;
    res.argSpec := isl.ins.virtualArgSpec;
    
    res.dbInfo := isl.ins.dbInfo;

    return res;
end function;

function getEntryArray(insVec: InstructionSlotArray) return BufferEntryArray is
    variable res: BufferEntryArray;
begin
    for i in res'range loop
        res(i) := getEntry(insVec(i));
    end loop;            
    return res;
end function;


function adjustStage(content: InstructionSlotArray) return InstructionSlotArray is
    constant LEN: positive := content'length;
    variable res: InstructionSlotArray(0 to LEN-1) := (others => DEFAULT_INSTRUCTION_SLOT);
    variable contentExt: InstructionSlotArray(0 to 2*LEN-1) := (others => DEFAULT_INSTRUCTION_SLOT);
    variable fullMask: std_logic_vector(0 to LEN-1) := (others => '0');
    variable nShift, j: integer := 0;
begin
    contentExt(0 to LEN-1) := content;
    contentExt(LEN to 2*LEN-1) := (others => ('0', content(LEN-1).ins)); -- leave it instead of rotating
    fullMask := extractFullMask(content);
    nShift := getFirstOnePosition(fullMask);
    if isNonzero(fullMask) = '0' then
        nShift := 0;
        for i in 0 to LEN-1 loop
            contentExt(i).full := '0';
        end loop;
    end if; 

    for i in 0 to LEN-1 loop
        res(i) := contentExt(nShift + i);
        
        if res(i).full = '0' then
            res(i).ins.virtualArgSpec.intDestSel := '0';
            res(i).ins.virtualArgSpec.floatDestSel := '0';
        end if;          
    end loop;

    -- TMP!
    res(0).ins.controlInfo.firstBr := content(0).ins.controlInfo.firstBr;
        
    return res;
end function;

function adjustStage(content: ControlPacketArray) return ControlPacketArray is
    constant LEN: positive := content'length;
    variable res: ControlPacketArray(0 to LEN-1) := (others => DEFAULT_CONTROL_PACKET);
    variable contentExt: ControlPacketArray(0 to 2*LEN-1) := (others => DEFAULT_CONTROL_PACKET);
    variable fullMask: std_logic_vector(0 to LEN-1) := (others => '0');
    variable nShift, j: integer := 0;
begin
    contentExt(0 to LEN-1) := content;
    contentExt(LEN to 2*LEN-1) := (others => content(LEN-1)); -- leave it instead of rotating
    for i in LEN to 2*LEN-1 loop
        contentExt(i).controlInfo.full := '0';
    end loop;
    
    fullMask := extractFullMask(content);
    nShift := getFirstOnePosition(fullMask);
    if isNonzero(fullMask) = '0' then
        nShift := 0;
        for i in 0 to LEN-1 loop
            contentExt(i).controlInfo.full := '0';
        end loop;
    end if; 

    for i in 0 to LEN-1 loop
        res(i) := contentExt(nShift + i);       
    end loop;

    -- TMP!
    res(0).controlInfo.firstBr := content(0).controlInfo.firstBr;
        
    return res;
end function;

function TMP_convert2cp(insVec: InstructionSlotArray) return ControlPacketArray is
    variable res: ControlPacketArray(0 to insVec'length-1) := (others => DEFAULT_CONTROL_PACKET);
begin
    for i in res'range loop
        res(i).controlInfo := insVec(i).ins.controlInfo;
        res(i).controlInfo.full := insVec(i).full;

        res(i).classInfo := insVec(i).ins.typeInfo;
    end loop;
    
    return res;
end function;


function prepareForBQ(ip: Mword; insVec: ControlPacketArray) return ControlPacketArray is
	variable insVecSh: ControlPacketArray(insVec'range) := insVec;
	variable res: ControlPacketArray(0 to insVec'length-1) := (others => DEFAULT_CONTROL_PACKET);
	variable result, target: Mword;
	variable branchMask: std_logic_vector(insVec'range) := (others => '0');
	variable nSh: natural := 0;
begin
    insVecSh := insVec;
    nSh := slv2u(ip(ALIGN_BITS-1 downto 2));

    for i in 0 to PIPE_WIDTH-1 loop
        branchMask(i) := insVec(i).controlInfo.full and insVec(i).classInfo.branchIns;

        if i + nSh >= PIPE_WIDTH-1 then
            insVecSh(i).nip(MWORD_SIZE-1 downto ALIGN_BITS) := addInt(ip(MWORD_SIZE-1 downto ALIGN_BITS), 1);
            insVecSh(i).nip(ALIGN_BITS-1 downto 0) := (others => '0');
        else
            insVecSh(i).nip(MWORD_SIZE-1 downto ALIGN_BITS) := ip(MWORD_SIZE-1 downto ALIGN_BITS);      
            insVecSh(i).nip(ALIGN_BITS-1 downto 2) := i2slv(i + nSh + 1, ALIGN_BITS-2);                           
        end if;        
    end loop;

	for i in insVec'range loop
       res(i).controlInfo := insVecSh(i).controlInfo;
       res(i).controlInfo.full := branchMask(i);
       res(i).classInfo := insVecSh(i).classInfo;
       res(i).target := insVecSh(i).target;
       res(i).nip := insVecSh(i).nip;
	end loop;

    -- TMP!
    res(0).ip(MWORD_SIZE-1 downto ALIGN_BITS) := ip(MWORD_SIZE-1 downto ALIGN_BITS);
    
	return res;
end function;

function assignSeqNum(cpa: ControlPacketArray; seqNum: Word) return ControlPacketArray is
    variable res: ControlPacketArray(0 to cpa'length-1) := cpa;
    variable sn: Word := seqNum;
begin
    for i in res'range loop
        if res(i).controlInfo.full /= '1' then
            res(i).dbInfo := DEFAULT_DEBUG_INFO;
            next;
        end if;

        res(i).dbInfo := DB_addSeqNum(res(i).dbInfo, sn);
        sn := addInt(sn, 1);
    end loop;
    return res;
end function;

function assignSeqNum(ba: BufferEntryArray; seqNum: Word) return BufferEntryArray is
    variable res: BufferEntryArray := ba;
    variable sn: Word := seqNum;
begin
    for i in res'range loop
        if res(i).full /= '1' then
            res(i).dbInfo := DEFAULT_DEBUG_INFO;
            next;
        end if;
    
        res(i).dbInfo := DB_addSeqNum(res(i).dbInfo, sn);        
        sn := addInt(sn, 1);
    end loop;
    return res;
end function;


-- Debug functions
function DB_addBitsAndIp(dbi: InstructionDebugInfo; bits: Word; ip: Mword) return InstructionDebugInfo is
    variable res: InstructionDebugInfo := dbi;
begin
    -- pragma synthesis off
    res.bits := bits;
    res.adr := ip;
    res.str := work.Assembler.disasmWord(bits)(res.str'range);
    -- pragma synthesis on
    return res;
end function;

function DB_addSeqNum(dbi: InstructionDebugInfo; sn: Word) return InstructionDebugInfo is
    variable res: InstructionDebugInfo := dbi;
begin
    -- pragma synthesis off
    res.seqNum := sn;
    -- pragma synthesis on
    return res;
end function;

end LogicFront;
