// Seed: 3116246207
module module_0 (
    input supply1 id_0,
    input supply0 id_1,
    input wor id_2,
    output wire id_3
    , id_11,
    input wand id_4,
    output wand id_5,
    input supply1 id_6,
    output supply0 id_7,
    input supply1 id_8,
    input tri id_9
);
  logic [7:0] id_12;
  wor id_13;
  assign id_12[1'b0] = 1;
  assign id_5 = "" ? 1'd0 : 1 * id_6 - $display(id_2, 1'b0);
  tri1 id_14 = 1'h0 ? id_13 : id_0 & 1;
  wire id_15;
  always_latch @(negedge 1 && 1 == 1) id_13 = 1;
endmodule
module module_1 (
    input  wire  id_0,
    output uwire id_1,
    input  tri1  id_2,
    output uwire id_3,
    input  wand  id_4
);
  wire id_6;
  module_0(
      id_2, id_0, id_2, id_1, id_0, id_3, id_4, id_3, id_2, id_0
  );
endmodule
