Fitter report for kalkulator-integer-vhdl
Tue Dec  5 18:23:21 2023
Quartus Prime Version 22.1std.2 Build 922 07/20/2023 SC Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Fitter Summary
  3. Fitter Settings
  4. Parallel Compilation
  5. Ignored Assignments
  6. Incremental Compilation Preservation Summary
  7. Incremental Compilation Partition Settings
  8. Incremental Compilation Placement Preservation
  9. Pin-Out File
 10. Fitter Resource Usage Summary
 11. Fitter Partition Statistics
 12. Input Pins
 13. Output Pins
 14. Dual Purpose and Dedicated Pins
 15. I/O Bank Usage
 16. All Package Pins
 17. I/O Assignment Warnings
 18. Fitter Resource Utilization by Entity
 19. Delay Chain Summary
 20. Pad To Core Delay Chain Fanout
 21. Control Signals
 22. Global & Other Fast Signals
 23. Routing Usage Summary
 24. LAB Logic Elements
 25. LAB-wide Signals
 26. LAB Signals Sourced
 27. LAB Signals Sourced Out
 28. LAB Distinct Inputs
 29. I/O Rules Summary
 30. I/O Rules Details
 31. I/O Rules Matrix
 32. Fitter Device Options
 33. Operating Settings and Conditions
 34. Estimated Delay Added for Hold Timing Summary
 35. Estimated Delay Added for Hold Timing Details
 36. Fitter Messages
 37. Fitter Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2023  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details, at
https://fpgasoftware.intel.com/eula.



+-------------------------------------------------------------------------------------+
; Fitter Summary                                                                      ;
+------------------------------------+------------------------------------------------+
; Fitter Status                      ; Successful - Tue Dec  5 18:23:21 2023          ;
; Quartus Prime Version              ; 22.1std.2 Build 922 07/20/2023 SC Lite Edition ;
; Revision Name                      ; kalkulator-integer-vhdl                        ;
; Top-level Entity Name              ; top_kalkulator_integer                         ;
; Family                             ; Cyclone IV E                                   ;
; Device                             ; EP4CE6E22C8                                    ;
; Timing Models                      ; Final                                          ;
; Total logic elements               ; 4,768 / 6,272 ( 76 % )                         ;
;     Total combinational functions  ; 4,458 / 6,272 ( 71 % )                         ;
;     Dedicated logic registers      ; 2,958 / 6,272 ( 47 % )                         ;
; Total registers                    ; 2958                                           ;
; Total pins                         ; 21 / 92 ( 23 % )                               ;
; Total virtual pins                 ; 0                                              ;
; Total memory bits                  ; 0 / 276,480 ( 0 % )                            ;
; Embedded Multiplier 9-bit elements ; 0 / 30 ( 0 % )                                 ;
; Total PLLs                         ; 0 / 2 ( 0 % )                                  ;
+------------------------------------+------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter Settings                                                                                                                                    ;
+--------------------------------------------------------------------+---------------------------------------+---------------------------------------+
; Option                                                             ; Setting                               ; Default Value                         ;
+--------------------------------------------------------------------+---------------------------------------+---------------------------------------+
; Device                                                             ; EP4CE6E22C8                           ;                                       ;
; Nominal Core Supply Voltage                                        ; 1.2V                                  ;                                       ;
; Minimum Core Junction Temperature                                  ; 0                                     ;                                       ;
; Maximum Core Junction Temperature                                  ; 85                                    ;                                       ;
; Fit Attempts to Skip                                               ; 0                                     ; 0.0                                   ;
; Use smart compilation                                              ; Off                                   ; Off                                   ;
; Enable parallel Assembler and Timing Analyzer during compilation   ; On                                    ; On                                    ;
; Enable compact report table                                        ; Off                                   ; Off                                   ;
; Auto Merge PLLs                                                    ; On                                    ; On                                    ;
; Router Timing Optimization Level                                   ; Normal                                ; Normal                                ;
; Perform Clocking Topology Analysis During Routing                  ; Off                                   ; Off                                   ;
; Placement Effort Multiplier                                        ; 1.0                                   ; 1.0                                   ;
; Router Effort Multiplier                                           ; 1.0                                   ; 1.0                                   ;
; Optimize Hold Timing                                               ; All Paths                             ; All Paths                             ;
; Optimize Multi-Corner Timing                                       ; On                                    ; On                                    ;
; Power Optimization During Fitting                                  ; Normal compilation                    ; Normal compilation                    ;
; SSN Optimization                                                   ; Off                                   ; Off                                   ;
; Optimize Timing                                                    ; Normal compilation                    ; Normal compilation                    ;
; Optimize Timing for ECOs                                           ; Off                                   ; Off                                   ;
; Regenerate Full Fit Report During ECO Compiles                     ; Off                                   ; Off                                   ;
; Optimize IOC Register Placement for Timing                         ; Normal                                ; Normal                                ;
; Limit to One Fitting Attempt                                       ; Off                                   ; Off                                   ;
; Final Placement Optimizations                                      ; Automatically                         ; Automatically                         ;
; Fitter Aggressive Routability Optimizations                        ; Automatically                         ; Automatically                         ;
; Fitter Initial Placement Seed                                      ; 1                                     ; 1                                     ;
; Periphery to Core Placement and Routing Optimization               ; Off                                   ; Off                                   ;
; PCI I/O                                                            ; Off                                   ; Off                                   ;
; Weak Pull-Up Resistor                                              ; Off                                   ; Off                                   ;
; Enable Bus-Hold Circuitry                                          ; Off                                   ; Off                                   ;
; Auto Packed Registers                                              ; Auto                                  ; Auto                                  ;
; Auto Delay Chains                                                  ; On                                    ; On                                    ;
; Auto Delay Chains for High Fanout Input Pins                       ; Off                                   ; Off                                   ;
; Allow Single-ended Buffer for Differential-XSTL Input              ; Off                                   ; Off                                   ;
; Treat Bidirectional Pin as Output Pin                              ; Off                                   ; Off                                   ;
; Perform Physical Synthesis for Combinational Logic for Fitting     ; Off                                   ; Off                                   ;
; Perform Physical Synthesis for Combinational Logic for Performance ; Off                                   ; Off                                   ;
; Perform Register Duplication for Performance                       ; Off                                   ; Off                                   ;
; Perform Logic to Memory Mapping for Fitting                        ; Off                                   ; Off                                   ;
; Perform Register Retiming for Performance                          ; Off                                   ; Off                                   ;
; Perform Asynchronous Signal Pipelining                             ; Off                                   ; Off                                   ;
; Fitter Effort                                                      ; Auto Fit                              ; Auto Fit                              ;
; Physical Synthesis Effort Level                                    ; Normal                                ; Normal                                ;
; Logic Cell Insertion - Logic Duplication                           ; Auto                                  ; Auto                                  ;
; Auto Register Duplication                                          ; Auto                                  ; Auto                                  ;
; Auto Global Clock                                                  ; On                                    ; On                                    ;
; Auto Global Register Control Signals                               ; On                                    ; On                                    ;
; Reserve all unused pins                                            ; As input tri-stated with weak pull-up ; As input tri-stated with weak pull-up ;
; Synchronizer Identification                                        ; Auto                                  ; Auto                                  ;
; Enable Beneficial Skew Optimization                                ; On                                    ; On                                    ;
; Optimize Design for Metastability                                  ; On                                    ; On                                    ;
; Force Fitter to Avoid Periphery Placement Warnings                 ; Off                                   ; Off                                   ;
; Enable input tri-state on active configuration pins in user mode   ; Off                                   ; Off                                   ;
+--------------------------------------------------------------------+---------------------------------------+---------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 16          ;
; Maximum allowed            ; 8           ;
;                            ;             ;
; Average used               ; 1.19        ;
; Maximum used               ; 8           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   3.3%      ;
;     Processor 3            ;   2.9%      ;
;     Processor 4            ;   2.7%      ;
;     Processor 5            ;   2.6%      ;
;     Processor 6            ;   2.6%      ;
;     Processor 7            ;   2.5%      ;
;     Processor 8            ;   2.5%      ;
+----------------------------+-------------+


+------------------------------------------------------------------------------------------+
; Ignored Assignments                                                                      ;
+----------+----------------+--------------+--------------+---------------+----------------+
; Name     ; Ignored Entity ; Ignored From ; Ignored To   ; Ignored Value ; Ignored Source ;
+----------+----------------+--------------+--------------+---------------+----------------+
; Location ;                ;              ; button_reset ; PIN_90        ; QSF Assignment ;
+----------+----------------+--------------+--------------+---------------+----------------+


+---------------------------------------------------------------------------------------------------+
; Incremental Compilation Preservation Summary                                                      ;
+---------------------+---------------------+----------------------------+--------------------------+
; Type                ; Total [A + B]       ; From Design Partitions [A] ; From Rapid Recompile [B] ;
+---------------------+---------------------+----------------------------+--------------------------+
; Placement (by node) ;                     ;                            ;                          ;
;     -- Requested    ; 0.00 % ( 0 / 7464 ) ; 0.00 % ( 0 / 7464 )        ; 0.00 % ( 0 / 7464 )      ;
;     -- Achieved     ; 0.00 % ( 0 / 7464 ) ; 0.00 % ( 0 / 7464 )        ; 0.00 % ( 0 / 7464 )      ;
;                     ;                     ;                            ;                          ;
; Routing (by net)    ;                     ;                            ;                          ;
;     -- Requested    ; 0.00 % ( 0 / 0 )    ; 0.00 % ( 0 / 0 )           ; 0.00 % ( 0 / 0 )         ;
;     -- Achieved     ; 0.00 % ( 0 / 0 )    ; 0.00 % ( 0 / 0 )           ; 0.00 % ( 0 / 0 )         ;
+---------------------+---------------------+----------------------------+--------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Incremental Compilation Partition Settings                                                                                                                                             ;
+--------------------------------+----------------+-------------------+-------------------------+------------------------+------------------------------+--------------------------------+
; Partition Name                 ; Partition Type ; Netlist Type Used ; Preservation Level Used ; Netlist Type Requested ; Preservation Level Requested ; Contents                       ;
+--------------------------------+----------------+-------------------+-------------------------+------------------------+------------------------------+--------------------------------+
; Top                            ; User-created   ; Source File       ; N/A                     ; Source File            ; N/A                          ;                                ;
; hard_block:auto_generated_inst ; Auto-generated ; Source File       ; N/A                     ; Source File            ; N/A                          ; hard_block:auto_generated_inst ;
+--------------------------------+----------------+-------------------+-------------------------+------------------------+------------------------------+--------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------+
; Incremental Compilation Placement Preservation                                                                                     ;
+--------------------------------+-----------------------+-------------------------+-------------------+---------------------+-------+
; Partition Name                 ; Preservation Achieved ; Preservation Level Used ; Netlist Type Used ; Preservation Method ; Notes ;
+--------------------------------+-----------------------+-------------------------+-------------------+---------------------+-------+
; Top                            ; 0.00 % ( 0 / 7454 )   ; N/A                     ; Source File       ; N/A                 ;       ;
; hard_block:auto_generated_inst ; 0.00 % ( 0 / 10 )     ; N/A                     ; Source File       ; N/A                 ;       ;
+--------------------------------+-----------------------+-------------------------+-------------------+---------------------+-------+


+--------------+
; Pin-Out File ;
+--------------+
The pin-out file can be found in D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/output_files/kalkulator-integer-vhdl.pin.


+----------------------------------------------------------------------+
; Fitter Resource Usage Summary                                        ;
+---------------------------------------------+------------------------+
; Resource                                    ; Usage                  ;
+---------------------------------------------+------------------------+
; Total logic elements                        ; 4,768 / 6,272 ( 76 % ) ;
;     -- Combinational with no register       ; 1810                   ;
;     -- Register only                        ; 310                    ;
;     -- Combinational with a register        ; 2648                   ;
;                                             ;                        ;
; Logic element usage by number of LUT inputs ;                        ;
;     -- 4 input functions                    ; 1458                   ;
;     -- 3 input functions                    ; 1971                   ;
;     -- <=2 input functions                  ; 1029                   ;
;     -- Register only                        ; 310                    ;
;                                             ;                        ;
; Logic elements by mode                      ;                        ;
;     -- normal mode                          ; 3654                   ;
;     -- arithmetic mode                      ; 804                    ;
;                                             ;                        ;
; Total registers*                            ; 2,958 / 6,684 ( 44 % ) ;
;     -- Dedicated logic registers            ; 2,958 / 6,272 ( 47 % ) ;
;     -- I/O registers                        ; 0 / 412 ( 0 % )        ;
;                                             ;                        ;
; Total LABs:  partially or completely used   ; 349 / 392 ( 89 % )     ;
; Virtual pins                                ; 0                      ;
; I/O pins                                    ; 21 / 92 ( 23 % )       ;
;     -- Clock pins                           ; 3 / 3 ( 100 % )        ;
;     -- Dedicated input pins                 ; 0 / 9 ( 0 % )          ;
;                                             ;                        ;
; M9Ks                                        ; 0 / 30 ( 0 % )         ;
; Total block memory bits                     ; 0 / 276,480 ( 0 % )    ;
; Total block memory implementation bits      ; 0 / 276,480 ( 0 % )    ;
; Embedded Multiplier 9-bit elements          ; 0 / 30 ( 0 % )         ;
; PLLs                                        ; 0 / 2 ( 0 % )          ;
; Global signals                              ; 10                     ;
;     -- Global clocks                        ; 10 / 10 ( 100 % )      ;
; JTAGs                                       ; 0 / 1 ( 0 % )          ;
; CRC blocks                                  ; 0 / 1 ( 0 % )          ;
; ASMI blocks                                 ; 0 / 1 ( 0 % )          ;
; Oscillator blocks                           ; 0 / 1 ( 0 % )          ;
; Impedance control blocks                    ; 0 / 4 ( 0 % )          ;
; Average interconnect usage (total/H/V)      ; 16.0% / 15.9% / 16.1%  ;
; Peak interconnect usage (total/H/V)         ; 25.6% / 23.4% / 28.8%  ;
; Maximum fan-out                             ; 2444                   ;
; Highest non-global fan-out                  ; 245                    ;
; Total fan-out                               ; 21227                  ;
; Average fan-out                             ; 2.73                   ;
+---------------------------------------------+------------------------+
*  Register count does not include registers inside RAM blocks or DSP blocks.



+-----------------------------------------------------------------------------------------------------+
; Fitter Partition Statistics                                                                         ;
+---------------------------------------------+----------------------+--------------------------------+
; Statistic                                   ; Top                  ; hard_block:auto_generated_inst ;
+---------------------------------------------+----------------------+--------------------------------+
; Difficulty Clustering Region                ; Low                  ; Low                            ;
;                                             ;                      ;                                ;
; Total logic elements                        ; 4768 / 6272 ( 76 % ) ; 0 / 6272 ( 0 % )               ;
;     -- Combinational with no register       ; 1810                 ; 0                              ;
;     -- Register only                        ; 310                  ; 0                              ;
;     -- Combinational with a register        ; 2648                 ; 0                              ;
;                                             ;                      ;                                ;
; Logic element usage by number of LUT inputs ;                      ;                                ;
;     -- 4 input functions                    ; 1458                 ; 0                              ;
;     -- 3 input functions                    ; 1971                 ; 0                              ;
;     -- <=2 input functions                  ; 1029                 ; 0                              ;
;     -- Register only                        ; 310                  ; 0                              ;
;                                             ;                      ;                                ;
; Logic elements by mode                      ;                      ;                                ;
;     -- normal mode                          ; 3654                 ; 0                              ;
;     -- arithmetic mode                      ; 804                  ; 0                              ;
;                                             ;                      ;                                ;
; Total registers                             ; 2958                 ; 0                              ;
;     -- Dedicated logic registers            ; 2958 / 6272 ( 47 % ) ; 0 / 6272 ( 0 % )               ;
;     -- I/O registers                        ; 0                    ; 0                              ;
;                                             ;                      ;                                ;
; Total LABs:  partially or completely used   ; 349 / 392 ( 89 % )   ; 0 / 392 ( 0 % )                ;
;                                             ;                      ;                                ;
; Virtual pins                                ; 0                    ; 0                              ;
; I/O pins                                    ; 21                   ; 0                              ;
; Embedded Multiplier 9-bit elements          ; 0 / 30 ( 0 % )       ; 0 / 30 ( 0 % )                 ;
; Total memory bits                           ; 0                    ; 0                              ;
; Total RAM block bits                        ; 0                    ; 0                              ;
; Clock control block                         ; 10 / 12 ( 83 % )     ; 0 / 12 ( 0 % )                 ;
;                                             ;                      ;                                ;
; Connections                                 ;                      ;                                ;
;     -- Input Connections                    ; 0                    ; 0                              ;
;     -- Registered Input Connections         ; 0                    ; 0                              ;
;     -- Output Connections                   ; 0                    ; 0                              ;
;     -- Registered Output Connections        ; 0                    ; 0                              ;
;                                             ;                      ;                                ;
; Internal Connections                        ;                      ;                                ;
;     -- Total Connections                    ; 21222                ; 5                              ;
;     -- Registered Connections               ; 8777                 ; 0                              ;
;                                             ;                      ;                                ;
; External Connections                        ;                      ;                                ;
;     -- Top                                  ; 0                    ; 0                              ;
;     -- hard_block:auto_generated_inst       ; 0                    ; 0                              ;
;                                             ;                      ;                                ;
; Partition Interface                         ;                      ;                                ;
;     -- Input Ports                          ; 4                    ; 0                              ;
;     -- Output Ports                         ; 17                   ; 0                              ;
;     -- Bidir Ports                          ; 0                    ; 0                              ;
;                                             ;                      ;                                ;
; Registered Ports                            ;                      ;                                ;
;     -- Registered Input Ports               ; 0                    ; 0                              ;
;     -- Registered Output Ports              ; 0                    ; 0                              ;
;                                             ;                      ;                                ;
; Port Connectivity                           ;                      ;                                ;
;     -- Input Ports driven by GND            ; 0                    ; 0                              ;
;     -- Output Ports driven by GND           ; 0                    ; 0                              ;
;     -- Input Ports driven by VCC            ; 0                    ; 0                              ;
;     -- Output Ports driven by VCC           ; 0                    ; 0                              ;
;     -- Input Ports with no Source           ; 0                    ; 0                              ;
;     -- Output Ports with no Source          ; 0                    ; 0                              ;
;     -- Input Ports with no Fanout           ; 0                    ; 0                              ;
;     -- Output Ports with no Fanout          ; 0                    ; 0                              ;
+---------------------------------------------+----------------------+--------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Input Pins                                                                                                                                                                                                                                                                                ;
+----------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+---------------+-----------------+----------+--------------+--------------+---------------------------+----------------------+-----------+
; Name     ; Pin # ; I/O Bank ; X coordinate ; Y coordinate ; Z coordinate ; Combinational Fan-Out ; Registered Fan-Out ; Global ; Input Register ; Power Up High ; PCI I/O Enabled ; Bus Hold ; Weak Pull Up ; I/O Standard ; Termination Control Block ; Location assigned by ; Slew Rate ;
+----------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+---------------+-----------------+----------+--------------+--------------+---------------------------+----------------------+-----------+
; clk      ; 23    ; 1        ; 0            ; 11           ; 7            ; 321                   ; 0                  ; yes    ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; User                 ; no        ;
; rs232_rx ; 115   ; 7        ; 28           ; 24           ; 21           ; 9                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; User                 ; no        ;
; rst_n    ; 25    ; 2        ; 0            ; 11           ; 21           ; 69                    ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; User                 ; no        ;
; send     ; 88    ; 5        ; 34           ; 12           ; 21           ; 2                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; User                 ; no        ;
+----------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+---------------+-----------------+----------+--------------+--------------+---------------------------+----------------------+-----------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Output Pins                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
+------------------+-------+----------+--------------+--------------+--------------+-----------------+------------------------+---------------+-----------+-----------------+------------+---------------+----------+--------------+--------------+------------------+-----------------------------------+---------------------------+----------------------------+-----------------------------+----------------------+----------------------+---------------------+
; Name             ; Pin # ; I/O Bank ; X coordinate ; Y coordinate ; Z coordinate ; Output Register ; Output Enable Register ; Power Up High ; Slew Rate ; PCI I/O Enabled ; Open Drain ; TRI Primitive ; Bus Hold ; Weak Pull Up ; I/O Standard ; Current Strength ; Termination                       ; Termination Control Block ; Output Buffer Pre-emphasis ; Voltage Output Differential ; Location assigned by ; Output Enable Source ; Output Enable Group ;
+------------------+-------+----------+--------------+--------------+--------------+-----------------+------------------------+---------------+-----------+-----------------+------------+---------------+----------+--------------+--------------+------------------+-----------------------------------+---------------------------+----------------------------+-----------------------------+----------------------+----------------------+---------------------+
; Digit_SS[0]      ; 133   ; 8        ; 13           ; 24           ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; Digit_SS[1]      ; 135   ; 8        ; 11           ; 24           ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; Digit_SS[2]      ; 136   ; 8        ; 9            ; 24           ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; Digit_SS[3]      ; 137   ; 8        ; 7            ; 24           ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; Seven_Segment[0] ; 128   ; 8        ; 16           ; 24           ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; Seven_Segment[1] ; 121   ; 7        ; 23           ; 24           ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; Seven_Segment[2] ; 125   ; 7        ; 18           ; 24           ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; Seven_Segment[3] ; 129   ; 8        ; 16           ; 24           ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; Seven_Segment[4] ; 132   ; 8        ; 13           ; 24           ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; Seven_Segment[5] ; 126   ; 7        ; 16           ; 24           ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; Seven_Segment[6] ; 124   ; 7        ; 18           ; 24           ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; Seven_Segment[7] ; 127   ; 7        ; 16           ; 24           ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; led1             ; 87    ; 5        ; 34           ; 10           ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; led2             ; 86    ; 5        ; 34           ; 9            ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; led3             ; 85    ; 5        ; 34           ; 9            ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; led4             ; 84    ; 5        ; 34           ; 9            ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; rs232_tx         ; 114   ; 7        ; 28           ; 24           ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
+------------------+-------+----------+--------------+--------------+--------------+-----------------+------------------------+---------------+-----------+-----------------+------------+---------------+----------+--------------+--------------+------------------+-----------------------------------+---------------------------+----------------------------+-----------------------------+----------------------+----------------------+---------------------+


+-------------------------------------------------------------------------------------------------------------------------+
; Dual Purpose and Dedicated Pins                                                                                         ;
+----------+-----------------------------+--------------------------+-------------------------+---------------------------+
; Location ; Pin Name                    ; Reserved As              ; User Signal Name        ; Pin Type                  ;
+----------+-----------------------------+--------------------------+-------------------------+---------------------------+
; 6        ; DIFFIO_L1n, DATA1, ASDO     ; As input tri-stated      ; ~ALTERA_ASDO_DATA1~     ; Dual Purpose Pin          ;
; 8        ; DIFFIO_L2p, FLASH_nCE, nCSO ; As input tri-stated      ; ~ALTERA_FLASH_nCE_nCSO~ ; Dual Purpose Pin          ;
; 9        ; nSTATUS                     ; -                        ; -                       ; Dedicated Programming Pin ;
; 12       ; DCLK                        ; As output driving ground ; ~ALTERA_DCLK~           ; Dual Purpose Pin          ;
; 13       ; DATA0                       ; As input tri-stated      ; ~ALTERA_DATA0~          ; Dual Purpose Pin          ;
; 14       ; nCONFIG                     ; -                        ; -                       ; Dedicated Programming Pin ;
; 21       ; nCE                         ; -                        ; -                       ; Dedicated Programming Pin ;
; 86       ; DIFFIO_R7n, DEV_OE          ; Use as regular IO        ; led2                    ; Dual Purpose Pin          ;
; 87       ; DIFFIO_R7p, DEV_CLRn        ; Use as regular IO        ; led1                    ; Dual Purpose Pin          ;
; 92       ; CONF_DONE                   ; -                        ; -                       ; Dedicated Programming Pin ;
; 94       ; MSEL0                       ; -                        ; -                       ; Dedicated Programming Pin ;
; 96       ; MSEL1                       ; -                        ; -                       ; Dedicated Programming Pin ;
; 97       ; MSEL2                       ; -                        ; -                       ; Dedicated Programming Pin ;
; 97       ; MSEL3                       ; -                        ; -                       ; Dedicated Programming Pin ;
; 101      ; DIFFIO_R3n, nCEO            ; Use as programming pin   ; ~ALTERA_nCEO~           ; Dual Purpose Pin          ;
; 132      ; DIFFIO_T10n, DATA2          ; Use as regular IO        ; Seven_Segment[4]        ; Dual Purpose Pin          ;
; 133      ; DIFFIO_T10p, DATA3          ; Use as regular IO        ; Digit_SS[0]             ; Dual Purpose Pin          ;
; 137      ; DATA5                       ; Use as regular IO        ; Digit_SS[3]             ; Dual Purpose Pin          ;
+----------+-----------------------------+--------------------------+-------------------------+---------------------------+


+-----------------------------------------------------------+
; I/O Bank Usage                                            ;
+----------+-----------------+---------------+--------------+
; I/O Bank ; Usage           ; VCCIO Voltage ; VREF Voltage ;
+----------+-----------------+---------------+--------------+
; 1        ; 5 / 11 ( 45 % ) ; 2.5V          ; --           ;
; 2        ; 1 / 8 ( 13 % )  ; 2.5V          ; --           ;
; 3        ; 0 / 11 ( 0 % )  ; 2.5V          ; --           ;
; 4        ; 0 / 14 ( 0 % )  ; 2.5V          ; --           ;
; 5        ; 5 / 13 ( 38 % ) ; 2.5V          ; --           ;
; 6        ; 1 / 10 ( 10 % ) ; 2.5V          ; --           ;
; 7        ; 7 / 13 ( 54 % ) ; 2.5V          ; --           ;
; 8        ; 7 / 12 ( 58 % ) ; 2.5V          ; --           ;
+----------+-----------------+---------------+--------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; All Package Pins                                                                                                                                                                        ;
+----------+------------+----------+-----------------------------------------------------------+--------+--------------+---------+------------+-----------------+----------+--------------+
; Location ; Pad Number ; I/O Bank ; Pin Name/Usage                                            ; Dir.   ; I/O Standard ; Voltage ; I/O Type   ; User Assignment ; Bus Hold ; Weak Pull Up ;
+----------+------------+----------+-----------------------------------------------------------+--------+--------------+---------+------------+-----------------+----------+--------------+
; 1        ; 0          ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; 2        ; 1          ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; 3        ; 2          ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; 4        ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 5        ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; 6        ; 5          ; 1        ; ~ALTERA_ASDO_DATA1~ / RESERVED_INPUT_WITH_WEAK_PULLUP     ; input  ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; On           ;
; 7        ; 6          ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; 8        ; 7          ; 1        ; ~ALTERA_FLASH_nCE_nCSO~ / RESERVED_INPUT_WITH_WEAK_PULLUP ; input  ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; On           ;
; 9        ; 9          ; 1        ; ^nSTATUS                                                  ;        ;              ;         ; --         ;                 ; --       ; --           ;
; 10       ; 13         ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; 11       ; 14         ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; 12       ; 15         ; 1        ; ~ALTERA_DCLK~                                             ; output ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; On           ;
; 13       ; 16         ; 1        ; ~ALTERA_DATA0~ / RESERVED_INPUT_WITH_WEAK_PULLUP          ; input  ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; On           ;
; 14       ; 17         ; 1        ; ^nCONFIG                                                  ;        ;              ;         ; --         ;                 ; --       ; --           ;
; 15       ; 18         ; 1        ; #TDI                                                      ; input  ;              ;         ; --         ;                 ; --       ; --           ;
; 16       ; 19         ; 1        ; #TCK                                                      ; input  ;              ;         ; --         ;                 ; --       ; --           ;
; 17       ;            ; 1        ; VCCIO1                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; 18       ; 20         ; 1        ; #TMS                                                      ; input  ;              ;         ; --         ;                 ; --       ; --           ;
; 19       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 20       ; 21         ; 1        ; #TDO                                                      ; output ;              ;         ; --         ;                 ; --       ; --           ;
; 21       ; 22         ; 1        ; ^nCE                                                      ;        ;              ;         ; --         ;                 ; --       ; --           ;
; 22       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 23       ; 24         ; 1        ; clk                                                       ; input  ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; 24       ; 25         ; 2        ; GND+                                                      ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; 25       ; 26         ; 2        ; rst_n                                                     ; input  ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; 26       ;            ; 2        ; VCCIO2                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; 27       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 28       ; 31         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; 29       ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; 30       ; 34         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; 31       ; 36         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; 32       ; 39         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; 33       ; 40         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; 34       ; 41         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; 35       ;            ; --       ; VCCA1                                                     ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; 36       ;            ;          ; GNDA1                                                     ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 37       ;            ;          ; VCCD_PLL1                                                 ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; 38       ; 45         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; 39       ; 46         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; 40       ;            ; 3        ; VCCIO3                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; 41       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 42       ; 52         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; 43       ; 53         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; 44       ; 54         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; 45       ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; 46       ; 58         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; 47       ;            ; 3        ; VCCIO3                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; 48       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 49       ; 68         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; 50       ; 69         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; 51       ; 70         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; 52       ; 72         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; 53       ; 73         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; 54       ; 74         ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; 55       ; 75         ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; 56       ;            ; 4        ; VCCIO4                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; 57       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 58       ; 80         ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; 59       ; 83         ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; 60       ; 84         ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; 61       ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; 62       ;            ; 4        ; VCCIO4                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; 63       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 64       ; 89         ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; 65       ; 90         ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; 66       ; 93         ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; 67       ; 94         ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; 68       ; 96         ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; 69       ; 97         ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; 70       ; 98         ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; 71       ; 99         ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; 72       ; 100        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; 73       ; 102        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; 74       ; 103        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; 75       ; 104        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; 76       ; 106        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; 77       ; 107        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; 78       ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; 79       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 80       ; 113        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; 81       ;            ; 5        ; VCCIO5                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; 82       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 83       ; 117        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; 84       ; 118        ; 5        ; led4                                                      ; output ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; 85       ; 119        ; 5        ; led3                                                      ; output ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; 86       ; 120        ; 5        ; led2                                                      ; output ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; 87       ; 121        ; 5        ; led1                                                      ; output ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; 88       ; 125        ; 5        ; send                                                      ; input  ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; 89       ; 126        ; 5        ; GND+                                                      ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; 90       ; 127        ; 6        ; GND+                                                      ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; 91       ; 128        ; 6        ; GND+                                                      ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; 92       ; 129        ; 6        ; ^CONF_DONE                                                ;        ;              ;         ; --         ;                 ; --       ; --           ;
; 93       ;            ; 6        ; VCCIO6                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; 94       ; 130        ; 6        ; ^MSEL0                                                    ;        ;              ;         ; --         ;                 ; --       ; --           ;
; 95       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 96       ; 131        ; 6        ; ^MSEL1                                                    ;        ;              ;         ; --         ;                 ; --       ; --           ;
; 97       ; 132        ; 6        ; ^MSEL2                                                    ;        ;              ;         ; --         ;                 ; --       ; --           ;
; 97       ; 133        ; 6        ; ^MSEL3                                                    ;        ;              ;         ; --         ;                 ; --       ; --           ;
; 98       ; 136        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; 99       ; 137        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; 100      ; 138        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; 101      ; 139        ; 6        ; ~ALTERA_nCEO~ / RESERVED_OUTPUT_OPEN_DRAIN                ; output ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; 102      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; 103      ; 140        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; 104      ; 141        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; 105      ; 142        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; 106      ; 146        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; 107      ;            ; --       ; VCCA2                                                     ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; 108      ;            ;          ; GNDA2                                                     ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 109      ;            ;          ; VCCD_PLL2                                                 ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; 110      ; 152        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; 111      ; 154        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; 112      ; 155        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; 113      ; 156        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; 114      ; 157        ; 7        ; rs232_tx                                                  ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; 115      ; 158        ; 7        ; rs232_rx                                                  ; input  ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; 116      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; 117      ;            ; 7        ; VCCIO7                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; 118      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 119      ; 163        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; 120      ; 164        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; 121      ; 165        ; 7        ; Seven_Segment[1]                                          ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; 122      ;            ; 7        ; VCCIO7                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; 123      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 124      ; 173        ; 7        ; Seven_Segment[6]                                          ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; 125      ; 174        ; 7        ; Seven_Segment[2]                                          ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; 126      ; 175        ; 7        ; Seven_Segment[5]                                          ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; 127      ; 176        ; 7        ; Seven_Segment[7]                                          ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; 128      ; 177        ; 8        ; Seven_Segment[0]                                          ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; 129      ; 178        ; 8        ; Seven_Segment[3]                                          ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; 130      ;            ; 8        ; VCCIO8                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; 131      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 132      ; 181        ; 8        ; Seven_Segment[4]                                          ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; 133      ; 182        ; 8        ; Digit_SS[0]                                               ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; 134      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; 135      ; 185        ; 8        ; Digit_SS[1]                                               ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; 136      ; 187        ; 8        ; Digit_SS[2]                                               ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; 137      ; 190        ; 8        ; Digit_SS[3]                                               ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; 138      ; 191        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; 139      ;            ; 8        ; VCCIO8                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; 140      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 141      ; 195        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; 142      ; 201        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; 143      ; 202        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; 144      ; 203        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; EPAD     ;            ;          ; GND                                                       ;        ;              ;         ; --         ;                 ; --       ; --           ;
+----------+------------+----------+-----------------------------------------------------------+--------+--------------+---------+------------+-----------------+----------+--------------+
Note: Pin directions (input, output or bidir) are based on device operating in user mode.


+--------------------------------------------------+
; I/O Assignment Warnings                          ;
+------------------+-------------------------------+
; Pin Name         ; Reason                        ;
+------------------+-------------------------------+
; Seven_Segment[0] ; Incomplete set of assignments ;
; Seven_Segment[1] ; Incomplete set of assignments ;
; Seven_Segment[2] ; Incomplete set of assignments ;
; Seven_Segment[3] ; Incomplete set of assignments ;
; Seven_Segment[4] ; Incomplete set of assignments ;
; Seven_Segment[5] ; Incomplete set of assignments ;
; Seven_Segment[6] ; Incomplete set of assignments ;
; Seven_Segment[7] ; Incomplete set of assignments ;
; Digit_SS[0]      ; Incomplete set of assignments ;
; Digit_SS[1]      ; Incomplete set of assignments ;
; Digit_SS[2]      ; Incomplete set of assignments ;
; Digit_SS[3]      ; Incomplete set of assignments ;
; led1             ; Incomplete set of assignments ;
; led2             ; Incomplete set of assignments ;
; led3             ; Incomplete set of assignments ;
; led4             ; Incomplete set of assignments ;
; rs232_tx         ; Incomplete set of assignments ;
; clk              ; Incomplete set of assignments ;
; rst_n            ; Incomplete set of assignments ;
; rs232_rx         ; Incomplete set of assignments ;
; send             ; Incomplete set of assignments ;
+------------------+-------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                                                                                                                                ;
+---------------------------------------------------+-------------+---------------------------+---------------+-------------+------+--------------+---------+-----------+------+--------------+--------------+-------------------+------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+
; Compilation Hierarchy Node                        ; Logic Cells ; Dedicated Logic Registers ; I/O Registers ; Memory Bits ; M9Ks ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; LUT-Only LCs ; Register-Only LCs ; LUT/Register LCs ; Full Hierarchy Name                                                                                                                                                      ; Entity Name            ; Library Name ;
+---------------------------------------------------+-------------+---------------------------+---------------+-------------+------+--------------+---------+-----------+------+--------------+--------------+-------------------+------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+
; |top_kalkulator_integer                           ; 4768 (22)   ; 2958 (1)                  ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 21   ; 0            ; 1810 (20)    ; 310 (1)           ; 2648 (1)         ; |top_kalkulator_integer                                                                                                                                                  ; top_kalkulator_integer ; work         ;
;    |UART_convert:UART|                            ; 1467 (1131) ; 499 (395)                 ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 898 (666)    ; 60 (52)           ; 509 (403)        ; |top_kalkulator_integer|UART_convert:UART                                                                                                                                ; UART_convert           ; work         ;
;       |CLOCKDIV:CLOCK7S|                          ; 47 (47)     ; 33 (33)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 14 (14)      ; 3 (3)             ; 30 (30)          ; |top_kalkulator_integer|UART_convert:UART|CLOCKDIV:CLOCK7S                                                                                                               ; CLOCKDIV               ; work         ;
;       |ascii_to_bcd:CONVERT|                      ; 23 (23)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 19 (19)      ; 0 (0)             ; 4 (4)            ; |top_kalkulator_integer|UART_convert:UART|ascii_to_bcd:CONVERT                                                                                                           ; ascii_to_bcd           ; work         ;
;       |bcd_to_ascii:CONVERT_TO_ASCII|             ; 7 (7)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 7 (7)            ; |top_kalkulator_integer|UART_convert:UART|bcd_to_ascii:CONVERT_TO_ASCII                                                                                                  ; bcd_to_ascii           ; work         ;
;       |lpm_mult:Mult0|                            ; 6 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (0)        ; 0 (0)             ; 4 (0)            ; |top_kalkulator_integer|UART_convert:UART|lpm_mult:Mult0                                                                                                                 ; lpm_mult               ; work         ;
;          |multcore:mult_core|                     ; 6 (6)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (2)        ; 0 (0)             ; 4 (4)            ; |top_kalkulator_integer|UART_convert:UART|lpm_mult:Mult0|multcore:mult_core                                                                                              ; multcore               ; work         ;
;       |lpm_mult:Mult10|                           ; 6 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (0)        ; 0 (0)             ; 4 (0)            ; |top_kalkulator_integer|UART_convert:UART|lpm_mult:Mult10                                                                                                                ; lpm_mult               ; work         ;
;          |multcore:mult_core|                     ; 6 (6)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (2)        ; 0 (0)             ; 4 (4)            ; |top_kalkulator_integer|UART_convert:UART|lpm_mult:Mult10|multcore:mult_core                                                                                             ; multcore               ; work         ;
;       |lpm_mult:Mult11|                           ; 9 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 9 (0)        ; 0 (0)             ; 0 (0)            ; |top_kalkulator_integer|UART_convert:UART|lpm_mult:Mult11                                                                                                                ; lpm_mult               ; work         ;
;          |multcore:mult_core|                     ; 9 (9)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 9 (9)        ; 0 (0)             ; 0 (0)            ; |top_kalkulator_integer|UART_convert:UART|lpm_mult:Mult11|multcore:mult_core                                                                                             ; multcore               ; work         ;
;       |lpm_mult:Mult12|                           ; 9 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 9 (0)        ; 0 (0)             ; 0 (0)            ; |top_kalkulator_integer|UART_convert:UART|lpm_mult:Mult12                                                                                                                ; lpm_mult               ; work         ;
;          |multcore:mult_core|                     ; 9 (9)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 9 (9)        ; 0 (0)             ; 0 (0)            ; |top_kalkulator_integer|UART_convert:UART|lpm_mult:Mult12|multcore:mult_core                                                                                             ; multcore               ; work         ;
;       |lpm_mult:Mult13|                           ; 9 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 9 (0)        ; 0 (0)             ; 0 (0)            ; |top_kalkulator_integer|UART_convert:UART|lpm_mult:Mult13                                                                                                                ; lpm_mult               ; work         ;
;          |multcore:mult_core|                     ; 9 (9)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 9 (9)        ; 0 (0)             ; 0 (0)            ; |top_kalkulator_integer|UART_convert:UART|lpm_mult:Mult13|multcore:mult_core                                                                                             ; multcore               ; work         ;
;       |lpm_mult:Mult14|                           ; 9 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 9 (0)        ; 0 (0)             ; 0 (0)            ; |top_kalkulator_integer|UART_convert:UART|lpm_mult:Mult14                                                                                                                ; lpm_mult               ; work         ;
;          |multcore:mult_core|                     ; 9 (9)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 9 (9)        ; 0 (0)             ; 0 (0)            ; |top_kalkulator_integer|UART_convert:UART|lpm_mult:Mult14|multcore:mult_core                                                                                             ; multcore               ; work         ;
;       |lpm_mult:Mult15|                           ; 9 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 9 (0)        ; 0 (0)             ; 0 (0)            ; |top_kalkulator_integer|UART_convert:UART|lpm_mult:Mult15                                                                                                                ; lpm_mult               ; work         ;
;          |multcore:mult_core|                     ; 9 (9)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 9 (9)        ; 0 (0)             ; 0 (0)            ; |top_kalkulator_integer|UART_convert:UART|lpm_mult:Mult15|multcore:mult_core                                                                                             ; multcore               ; work         ;
;       |lpm_mult:Mult16|                           ; 9 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 9 (0)        ; 0 (0)             ; 0 (0)            ; |top_kalkulator_integer|UART_convert:UART|lpm_mult:Mult16                                                                                                                ; lpm_mult               ; work         ;
;          |multcore:mult_core|                     ; 9 (9)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 9 (9)        ; 0 (0)             ; 0 (0)            ; |top_kalkulator_integer|UART_convert:UART|lpm_mult:Mult16|multcore:mult_core                                                                                             ; multcore               ; work         ;
;       |lpm_mult:Mult17|                           ; 9 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 9 (0)        ; 0 (0)             ; 0 (0)            ; |top_kalkulator_integer|UART_convert:UART|lpm_mult:Mult17                                                                                                                ; lpm_mult               ; work         ;
;          |multcore:mult_core|                     ; 9 (9)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 9 (9)        ; 0 (0)             ; 0 (0)            ; |top_kalkulator_integer|UART_convert:UART|lpm_mult:Mult17|multcore:mult_core                                                                                             ; multcore               ; work         ;
;       |lpm_mult:Mult18|                           ; 9 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 9 (0)        ; 0 (0)             ; 0 (0)            ; |top_kalkulator_integer|UART_convert:UART|lpm_mult:Mult18                                                                                                                ; lpm_mult               ; work         ;
;          |multcore:mult_core|                     ; 9 (9)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 9 (9)        ; 0 (0)             ; 0 (0)            ; |top_kalkulator_integer|UART_convert:UART|lpm_mult:Mult18|multcore:mult_core                                                                                             ; multcore               ; work         ;
;       |lpm_mult:Mult19|                           ; 9 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 9 (0)        ; 0 (0)             ; 0 (0)            ; |top_kalkulator_integer|UART_convert:UART|lpm_mult:Mult19                                                                                                                ; lpm_mult               ; work         ;
;          |multcore:mult_core|                     ; 9 (9)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 9 (9)        ; 0 (0)             ; 0 (0)            ; |top_kalkulator_integer|UART_convert:UART|lpm_mult:Mult19|multcore:mult_core                                                                                             ; multcore               ; work         ;
;       |lpm_mult:Mult1|                            ; 9 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 5 (0)        ; 0 (0)             ; 4 (0)            ; |top_kalkulator_integer|UART_convert:UART|lpm_mult:Mult1                                                                                                                 ; lpm_mult               ; work         ;
;          |multcore:mult_core|                     ; 9 (9)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 5 (5)        ; 0 (0)             ; 4 (4)            ; |top_kalkulator_integer|UART_convert:UART|lpm_mult:Mult1|multcore:mult_core                                                                                              ; multcore               ; work         ;
;       |lpm_mult:Mult2|                            ; 9 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 9 (0)        ; 0 (0)             ; 0 (0)            ; |top_kalkulator_integer|UART_convert:UART|lpm_mult:Mult2                                                                                                                 ; lpm_mult               ; work         ;
;          |multcore:mult_core|                     ; 9 (9)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 9 (9)        ; 0 (0)             ; 0 (0)            ; |top_kalkulator_integer|UART_convert:UART|lpm_mult:Mult2|multcore:mult_core                                                                                              ; multcore               ; work         ;
;       |lpm_mult:Mult3|                            ; 9 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 9 (0)        ; 0 (0)             ; 0 (0)            ; |top_kalkulator_integer|UART_convert:UART|lpm_mult:Mult3                                                                                                                 ; lpm_mult               ; work         ;
;          |multcore:mult_core|                     ; 9 (9)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 9 (9)        ; 0 (0)             ; 0 (0)            ; |top_kalkulator_integer|UART_convert:UART|lpm_mult:Mult3|multcore:mult_core                                                                                              ; multcore               ; work         ;
;       |lpm_mult:Mult4|                            ; 9 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 9 (0)        ; 0 (0)             ; 0 (0)            ; |top_kalkulator_integer|UART_convert:UART|lpm_mult:Mult4                                                                                                                 ; lpm_mult               ; work         ;
;          |multcore:mult_core|                     ; 9 (9)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 9 (9)        ; 0 (0)             ; 0 (0)            ; |top_kalkulator_integer|UART_convert:UART|lpm_mult:Mult4|multcore:mult_core                                                                                              ; multcore               ; work         ;
;       |lpm_mult:Mult5|                            ; 9 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 9 (0)        ; 0 (0)             ; 0 (0)            ; |top_kalkulator_integer|UART_convert:UART|lpm_mult:Mult5                                                                                                                 ; lpm_mult               ; work         ;
;          |multcore:mult_core|                     ; 9 (9)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 9 (9)        ; 0 (0)             ; 0 (0)            ; |top_kalkulator_integer|UART_convert:UART|lpm_mult:Mult5|multcore:mult_core                                                                                              ; multcore               ; work         ;
;       |lpm_mult:Mult6|                            ; 9 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 9 (0)        ; 0 (0)             ; 0 (0)            ; |top_kalkulator_integer|UART_convert:UART|lpm_mult:Mult6                                                                                                                 ; lpm_mult               ; work         ;
;          |multcore:mult_core|                     ; 9 (9)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 9 (9)        ; 0 (0)             ; 0 (0)            ; |top_kalkulator_integer|UART_convert:UART|lpm_mult:Mult6|multcore:mult_core                                                                                              ; multcore               ; work         ;
;       |lpm_mult:Mult7|                            ; 9 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 9 (0)        ; 0 (0)             ; 0 (0)            ; |top_kalkulator_integer|UART_convert:UART|lpm_mult:Mult7                                                                                                                 ; lpm_mult               ; work         ;
;          |multcore:mult_core|                     ; 9 (9)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 9 (9)        ; 0 (0)             ; 0 (0)            ; |top_kalkulator_integer|UART_convert:UART|lpm_mult:Mult7|multcore:mult_core                                                                                              ; multcore               ; work         ;
;       |lpm_mult:Mult8|                            ; 9 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 8 (0)        ; 0 (0)             ; 1 (0)            ; |top_kalkulator_integer|UART_convert:UART|lpm_mult:Mult8                                                                                                                 ; lpm_mult               ; work         ;
;          |multcore:mult_core|                     ; 9 (9)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 8 (8)        ; 0 (0)             ; 1 (1)            ; |top_kalkulator_integer|UART_convert:UART|lpm_mult:Mult8|multcore:mult_core                                                                                              ; multcore               ; work         ;
;       |lpm_mult:Mult9|                            ; 9 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 9 (0)        ; 0 (0)             ; 0 (0)            ; |top_kalkulator_integer|UART_convert:UART|lpm_mult:Mult9                                                                                                                 ; lpm_mult               ; work         ;
;          |multcore:mult_core|                     ; 9 (9)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 9 (9)        ; 0 (0)             ; 0 (0)            ; |top_kalkulator_integer|UART_convert:UART|lpm_mult:Mult9|multcore:mult_core                                                                                              ; multcore               ; work         ;
;       |my_uart_top:UART|                          ; 109 (0)     ; 71 (0)                    ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 38 (0)       ; 5 (0)             ; 66 (0)           ; |top_kalkulator_integer|UART_convert:UART|my_uart_top:UART                                                                                                               ; my_uart_top            ; work         ;
;          |my_uart_rx:receiver|                    ; 39 (39)     ; 26 (26)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 13 (13)      ; 5 (5)             ; 21 (21)          ; |top_kalkulator_integer|UART_convert:UART|my_uart_top:UART|my_uart_rx:receiver                                                                                           ; my_uart_rx             ; work         ;
;          |my_uart_tx:transmitter|                 ; 26 (26)     ; 17 (17)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 9 (9)        ; 0 (0)             ; 17 (17)          ; |top_kalkulator_integer|UART_convert:UART|my_uart_top:UART|my_uart_tx:transmitter                                                                                        ; my_uart_tx             ; work         ;
;          |speed_select:speed_rx|                  ; 22 (22)     ; 14 (14)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 8 (8)        ; 0 (0)             ; 14 (14)          ; |top_kalkulator_integer|UART_convert:UART|my_uart_top:UART|speed_select:speed_rx                                                                                         ; speed_select           ; work         ;
;          |speed_select:speed_tx|                  ; 22 (22)     ; 14 (14)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 8 (8)        ; 0 (0)             ; 14 (14)          ; |top_kalkulator_integer|UART_convert:UART|my_uart_top:UART|speed_select:speed_tx                                                                                         ; speed_select           ; work         ;
;    |toplevel_sistem:kalkulator|                   ; 3350 (8)    ; 2458 (0)                  ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 892 (8)      ; 249 (0)           ; 2209 (4)         ; |top_kalkulator_integer|toplevel_sistem:kalkulator                                                                                                                       ; toplevel_sistem        ; work         ;
;       |AdderSubtractor:addersubs|                 ; 308 (0)     ; 248 (0)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 59 (0)       ; 22 (0)            ; 227 (0)          ; |top_kalkulator_integer|toplevel_sistem:kalkulator|AdderSubtractor:addersubs                                                                                             ; AdderSubtractor        ; work         ;
;          |FSM:FSM_AdderSubtractor|                ; 165 (60)    ; 114 (8)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 50 (50)      ; 22 (0)            ; 93 (10)          ; |top_kalkulator_integer|toplevel_sistem:kalkulator|AdderSubtractor:addersubs|FSM:FSM_AdderSubtractor                                                                     ; FSM                    ; work         ;
;             |S2Comp:COMP_Q|                       ; 41 (41)     ; 41 (41)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 41 (41)          ; |top_kalkulator_integer|toplevel_sistem:kalkulator|AdderSubtractor:addersubs|FSM:FSM_AdderSubtractor|S2Comp:COMP_Q                                                       ; S2Comp                 ; work         ;
;             |mux21:OUTP|                          ; 24 (24)     ; 24 (24)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 22 (22)           ; 2 (2)            ; |top_kalkulator_integer|toplevel_sistem:kalkulator|AdderSubtractor:addersubs|FSM:FSM_AdderSubtractor|mux21:OUTP                                                          ; mux21                  ; work         ;
;             |mux21:OUTQ|                          ; 41 (41)     ; 41 (41)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 41 (41)          ; |top_kalkulator_integer|toplevel_sistem:kalkulator|AdderSubtractor:addersubs|FSM:FSM_AdderSubtractor|mux21:OUTQ                                                          ; mux21                  ; work         ;
;          |adderFSM:AdderFSMBlok|                  ; 143 (19)    ; 134 (11)                  ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 9 (8)        ; 0 (0)             ; 134 (12)         ; |top_kalkulator_integer|toplevel_sistem:kalkulator|AdderSubtractor:addersubs|adderFSM:AdderFSMBlok                                                                       ; adderFSM               ; work         ;
;             |RegisterSerial:RegA|                 ; 41 (41)     ; 41 (41)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 41 (41)          ; |top_kalkulator_integer|toplevel_sistem:kalkulator|AdderSubtractor:addersubs|adderFSM:AdderFSMBlok|RegisterSerial:RegA                                                   ; RegisterSerial         ; work         ;
;             |RegisterSerial:RegB|                 ; 41 (41)     ; 41 (41)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 41 (41)          ; |top_kalkulator_integer|toplevel_sistem:kalkulator|AdderSubtractor:addersubs|adderFSM:AdderFSMBlok|RegisterSerial:RegB                                                   ; RegisterSerial         ; work         ;
;             |RegisterSerial:RegS|                 ; 42 (42)     ; 41 (41)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 41 (41)          ; |top_kalkulator_integer|toplevel_sistem:kalkulator|AdderSubtractor:addersubs|adderFSM:AdderFSMBlok|RegisterSerial:RegS                                                   ; RegisterSerial         ; work         ;
;       |kalkulator:blokKalkulator|                 ; 3036 (6)    ; 2210 (0)                  ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 825 (6)      ; 227 (0)           ; 1984 (0)         ; |top_kalkulator_integer|toplevel_sistem:kalkulator|kalkulator:blokKalkulator                                                                                             ; kalkulator             ; work         ;
;          |AdderSubtractor:addersubs|              ; 257 (0)     ; 246 (0)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 11 (0)       ; 26 (0)            ; 220 (0)          ; |top_kalkulator_integer|toplevel_sistem:kalkulator|kalkulator:blokKalkulator|AdderSubtractor:addersubs                                                                   ; AdderSubtractor        ; work         ;
;             |FSM:FSM_AdderSubtractor|             ; 116 (10)    ; 114 (8)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (2)        ; 25 (0)            ; 89 (8)           ; |top_kalkulator_integer|toplevel_sistem:kalkulator|kalkulator:blokKalkulator|AdderSubtractor:addersubs|FSM:FSM_AdderSubtractor                                           ; FSM                    ; work         ;
;                |S2Comp:COMP_Q|                    ; 41 (41)     ; 41 (41)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 40 (40)          ; |top_kalkulator_integer|toplevel_sistem:kalkulator|kalkulator:blokKalkulator|AdderSubtractor:addersubs|FSM:FSM_AdderSubtractor|S2Comp:COMP_Q                             ; S2Comp                 ; work         ;
;                |mux21:OUTP|                       ; 24 (24)     ; 24 (24)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 24 (24)           ; 0 (0)            ; |top_kalkulator_integer|toplevel_sistem:kalkulator|kalkulator:blokKalkulator|AdderSubtractor:addersubs|FSM:FSM_AdderSubtractor|mux21:OUTP                                ; mux21                  ; work         ;
;                |mux21:OUTQ|                       ; 41 (41)     ; 41 (41)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 41 (41)          ; |top_kalkulator_integer|toplevel_sistem:kalkulator|kalkulator:blokKalkulator|AdderSubtractor:addersubs|FSM:FSM_AdderSubtractor|mux21:OUTQ                                ; mux21                  ; work         ;
;             |adderFSM:AdderFSMBlok|               ; 141 (19)    ; 132 (11)                  ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 9 (8)        ; 1 (0)             ; 131 (12)         ; |top_kalkulator_integer|toplevel_sistem:kalkulator|kalkulator:blokKalkulator|AdderSubtractor:addersubs|adderFSM:AdderFSMBlok                                             ; adderFSM               ; work         ;
;                |RegisterSerial:RegA|              ; 41 (41)     ; 41 (41)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 41 (41)          ; |top_kalkulator_integer|toplevel_sistem:kalkulator|kalkulator:blokKalkulator|AdderSubtractor:addersubs|adderFSM:AdderFSMBlok|RegisterSerial:RegA                         ; RegisterSerial         ; work         ;
;                |RegisterSerial:RegB|              ; 41 (41)     ; 41 (41)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 41 (41)          ; |top_kalkulator_integer|toplevel_sistem:kalkulator|kalkulator:blokKalkulator|AdderSubtractor:addersubs|adderFSM:AdderFSMBlok|RegisterSerial:RegB                         ; RegisterSerial         ; work         ;
;                |RegisterSerial:RegS|              ; 40 (40)     ; 39 (39)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 1 (1)             ; 38 (38)          ; |top_kalkulator_integer|toplevel_sistem:kalkulator|kalkulator:blokKalkulator|AdderSubtractor:addersubs|adderFSM:AdderFSMBlok|RegisterSerial:RegS                         ; RegisterSerial         ; work         ;
;          |FPB:FPBB|                               ; 695 (0)     ; 442 (0)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 250 (0)      ; 37 (0)            ; 408 (0)          ; |top_kalkulator_integer|toplevel_sistem:kalkulator|kalkulator:blokKalkulator|FPB:FPBB                                                                                    ; FPB                    ; work         ;
;             |AdderSubtractor:Subtractor|          ; 354 (0)     ; 265 (0)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 89 (0)       ; 32 (0)            ; 233 (0)          ; |top_kalkulator_integer|toplevel_sistem:kalkulator|kalkulator:blokKalkulator|FPB:FPBB|AdderSubtractor:Subtractor                                                         ; AdderSubtractor        ; work         ;
;                |FSM:FSM_AdderSubtractor|          ; 211 (88)    ; 131 (8)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 80 (80)      ; 31 (0)            ; 100 (10)         ; |top_kalkulator_integer|toplevel_sistem:kalkulator|kalkulator:blokKalkulator|FPB:FPBB|AdderSubtractor:Subtractor|FSM:FSM_AdderSubtractor                                 ; FSM                    ; work         ;
;                   |S2Comp:COMP_Q|                 ; 41 (41)     ; 41 (41)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 40 (40)          ; |top_kalkulator_integer|toplevel_sistem:kalkulator|kalkulator:blokKalkulator|FPB:FPBB|AdderSubtractor:Subtractor|FSM:FSM_AdderSubtractor|S2Comp:COMP_Q                   ; S2Comp                 ; work         ;
;                   |mux21:OUTP|                    ; 41 (41)     ; 41 (41)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 30 (30)           ; 11 (11)          ; |top_kalkulator_integer|toplevel_sistem:kalkulator|kalkulator:blokKalkulator|FPB:FPBB|AdderSubtractor:Subtractor|FSM:FSM_AdderSubtractor|mux21:OUTP                      ; mux21                  ; work         ;
;                   |mux21:OUTQ|                    ; 41 (41)     ; 41 (41)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 41 (41)          ; |top_kalkulator_integer|toplevel_sistem:kalkulator|kalkulator:blokKalkulator|FPB:FPBB|AdderSubtractor:Subtractor|FSM:FSM_AdderSubtractor|mux21:OUTQ                      ; mux21                  ; work         ;
;                |adderFSM:AdderFSMBlok|            ; 145 (20)    ; 134 (11)                  ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 9 (8)        ; 1 (0)             ; 135 (13)         ; |top_kalkulator_integer|toplevel_sistem:kalkulator|kalkulator:blokKalkulator|FPB:FPBB|AdderSubtractor:Subtractor|adderFSM:AdderFSMBlok                                   ; adderFSM               ; work         ;
;                   |RegisterSerial:RegA|           ; 42 (42)     ; 41 (41)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 41 (41)          ; |top_kalkulator_integer|toplevel_sistem:kalkulator|kalkulator:blokKalkulator|FPB:FPBB|AdderSubtractor:Subtractor|adderFSM:AdderFSMBlok|RegisterSerial:RegA               ; RegisterSerial         ; work         ;
;                   |RegisterSerial:RegB|           ; 41 (41)     ; 41 (41)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 41 (41)          ; |top_kalkulator_integer|toplevel_sistem:kalkulator|kalkulator:blokKalkulator|FPB:FPBB|AdderSubtractor:Subtractor|adderFSM:AdderFSMBlok|RegisterSerial:RegB               ; RegisterSerial         ; work         ;
;                   |RegisterSerial:RegS|           ; 42 (42)     ; 41 (41)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 41 (41)          ; |top_kalkulator_integer|toplevel_sistem:kalkulator|kalkulator:blokKalkulator|FPB:FPBB|AdderSubtractor:Subtractor|adderFSM:AdderFSMBlok|RegisterSerial:RegS               ; RegisterSerial         ; work         ;
;             |ParalelRegister2:p_reg|              ; 42 (42)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 34 (34)      ; 0 (0)             ; 8 (8)            ; |top_kalkulator_integer|toplevel_sistem:kalkulator|kalkulator:blokKalkulator|FPB:FPBB|ParalelRegister2:p_reg                                                             ; ParalelRegister2       ; work         ;
;             |ParalelRegister2:q_reg|              ; 42 (42)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 33 (33)      ; 0 (0)             ; 9 (9)            ; |top_kalkulator_integer|toplevel_sistem:kalkulator|kalkulator:blokKalkulator|FPB:FPBB|ParalelRegister2:q_reg                                                             ; ParalelRegister2       ; work         ;
;             |comparator:O_comp|                   ; 70 (70)     ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 68 (68)      ; 0 (0)             ; 2 (2)            ; |top_kalkulator_integer|toplevel_sistem:kalkulator|kalkulator:blokKalkulator|FPB:FPBB|comparator:O_comp                                                                  ; comparator             ; work         ;
;             |fsm_fpb:Control|                     ; 26 (26)     ; 11 (11)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 15 (15)      ; 2 (2)             ; 9 (9)            ; |top_kalkulator_integer|toplevel_sistem:kalkulator|kalkulator:blokKalkulator|FPB:FPBB|fsm_fpb:Control                                                                    ; fsm_fpb                ; work         ;
;             |multiplexer:p_mux2|                  ; 41 (41)     ; 41 (41)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 41 (41)          ; |top_kalkulator_integer|toplevel_sistem:kalkulator|kalkulator:blokKalkulator|FPB:FPBB|multiplexer:p_mux2                                                                 ; multiplexer            ; work         ;
;             |multiplexer:p_mux|                   ; 51 (51)     ; 41 (41)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 6 (6)        ; 3 (3)             ; 42 (42)          ; |top_kalkulator_integer|toplevel_sistem:kalkulator|kalkulator:blokKalkulator|FPB:FPBB|multiplexer:p_mux                                                                  ; multiplexer            ; work         ;
;             |multiplexer:q_mux2|                  ; 41 (41)     ; 41 (41)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 41 (41)          ; |top_kalkulator_integer|toplevel_sistem:kalkulator|kalkulator:blokKalkulator|FPB:FPBB|multiplexer:q_mux2                                                                 ; multiplexer            ; work         ;
;             |multiplexer:q_mux|                   ; 48 (48)     ; 41 (41)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 5 (5)        ; 0 (0)             ; 43 (43)          ; |top_kalkulator_integer|toplevel_sistem:kalkulator|kalkulator:blokKalkulator|FPB:FPBB|multiplexer:q_mux                                                                  ; multiplexer            ; work         ;
;          |Multiplication:perkalian|               ; 654 (0)     ; 547 (0)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 106 (0)      ; 84 (0)            ; 464 (0)          ; |top_kalkulator_integer|toplevel_sistem:kalkulator|kalkulator:blokKalkulator|Multiplication:perkalian                                                                    ; Multiplication         ; work         ;
;             |AdderSubtractor_M:AddSub|            ; 300 (0)     ; 265 (0)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 31 (0)       ; 0 (0)             ; 269 (0)          ; |top_kalkulator_integer|toplevel_sistem:kalkulator|kalkulator:blokKalkulator|Multiplication:perkalian|AdderSubtractor_M:AddSub                                           ; AdderSubtractor_M      ; work         ;
;                |FSM_M:FSM_AdderSubtractor|        ; 157 (34)    ; 131 (8)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 22 (22)      ; 0 (0)             ; 135 (50)         ; |top_kalkulator_integer|toplevel_sistem:kalkulator|kalkulator:blokKalkulator|Multiplication:perkalian|AdderSubtractor_M:AddSub|FSM_M:FSM_AdderSubtractor                 ; FSM_M                  ; work         ;
;                   |S2Comp:COMP_Q|                 ; 41 (41)     ; 41 (41)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 41 (41)          ; |top_kalkulator_integer|toplevel_sistem:kalkulator|kalkulator:blokKalkulator|Multiplication:perkalian|AdderSubtractor_M:AddSub|FSM_M:FSM_AdderSubtractor|S2Comp:COMP_Q   ; S2Comp                 ; work         ;
;                   |mux21:OUTP|                    ; 41 (41)     ; 41 (41)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 41 (41)          ; |top_kalkulator_integer|toplevel_sistem:kalkulator|kalkulator:blokKalkulator|Multiplication:perkalian|AdderSubtractor_M:AddSub|FSM_M:FSM_AdderSubtractor|mux21:OUTP      ; mux21                  ; work         ;
;                   |mux21:OUTQ|                    ; 41 (41)     ; 41 (41)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 41 (41)          ; |top_kalkulator_integer|toplevel_sistem:kalkulator|kalkulator:blokKalkulator|Multiplication:perkalian|AdderSubtractor_M:AddSub|FSM_M:FSM_AdderSubtractor|mux21:OUTQ      ; mux21                  ; work         ;
;                |adderFSM:AdderFSMBlok|            ; 143 (20)    ; 134 (11)                  ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 9 (9)        ; 0 (0)             ; 134 (12)         ; |top_kalkulator_integer|toplevel_sistem:kalkulator|kalkulator:blokKalkulator|Multiplication:perkalian|AdderSubtractor_M:AddSub|adderFSM:AdderFSMBlok                     ; adderFSM               ; work         ;
;                   |RegisterSerial:RegA|           ; 41 (41)     ; 41 (41)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 41 (41)          ; |top_kalkulator_integer|toplevel_sistem:kalkulator|kalkulator:blokKalkulator|Multiplication:perkalian|AdderSubtractor_M:AddSub|adderFSM:AdderFSMBlok|RegisterSerial:RegA ; RegisterSerial         ; work         ;
;                   |RegisterSerial:RegB|           ; 41 (41)     ; 41 (41)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 41 (41)          ; |top_kalkulator_integer|toplevel_sistem:kalkulator|kalkulator:blokKalkulator|Multiplication:perkalian|AdderSubtractor_M:AddSub|adderFSM:AdderFSMBlok|RegisterSerial:RegB ; RegisterSerial         ; work         ;
;                   |RegisterSerial:RegS|           ; 41 (41)     ; 41 (41)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 41 (41)          ; |top_kalkulator_integer|toplevel_sistem:kalkulator|kalkulator:blokKalkulator|Multiplication:perkalian|AdderSubtractor_M:AddSub|adderFSM:AdderFSMBlok|RegisterSerial:RegS ; RegisterSerial         ; work         ;
;             |FSM_Multi:control|                   ; 34 (34)     ; 27 (27)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 6 (6)        ; 6 (6)             ; 22 (22)          ; |top_kalkulator_integer|toplevel_sistem:kalkulator|kalkulator:blokKalkulator|Multiplication:perkalian|FSM_Multi:control                                                  ; FSM_Multi              ; work         ;
;             |MSB:MSBP|                            ; 24 (24)     ; 24 (24)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 23 (23)          ; |top_kalkulator_integer|toplevel_sistem:kalkulator|kalkulator:blokKalkulator|Multiplication:perkalian|MSB:MSBP                                                           ; MSB                    ; work         ;
;             |MSB:MSBQ|                            ; 24 (24)     ; 24 (24)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 12 (12)           ; 12 (12)          ; |top_kalkulator_integer|toplevel_sistem:kalkulator|kalkulator:blokKalkulator|Multiplication:perkalian|MSB:MSBQ                                                           ; MSB                    ; work         ;
;             |ParalelRegister2:Acc|                ; 43 (43)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 30 (30)      ; 0 (0)             ; 13 (13)          ; |top_kalkulator_integer|toplevel_sistem:kalkulator|kalkulator:blokKalkulator|Multiplication:perkalian|ParalelRegister2:Acc                                               ; ParalelRegister2       ; work         ;
;             |ParalelRegister2:reg_p|              ; 24 (24)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 23 (23)          ; |top_kalkulator_integer|toplevel_sistem:kalkulator|kalkulator:blokKalkulator|Multiplication:perkalian|ParalelRegister2:reg_p                                             ; ParalelRegister2       ; work         ;
;             |ParalelRegisterQ:reg_q|              ; 41 (41)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 24 (24)      ; 0 (0)             ; 17 (17)          ; |top_kalkulator_integer|toplevel_sistem:kalkulator|kalkulator:blokKalkulator|Multiplication:perkalian|ParalelRegisterQ:reg_q                                             ; ParalelRegisterQ       ; work         ;
;             |arsShifter:ArsShift|                 ; 82 (82)     ; 82 (82)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 64 (64)           ; 18 (18)          ; |top_kalkulator_integer|toplevel_sistem:kalkulator|kalkulator:blokKalkulator|Multiplication:perkalian|arsShifter:ArsShift                                                ; arsShifter             ; work         ;
;             |multiplexer:MuxAcc|                  ; 44 (44)     ; 41 (41)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 3 (3)        ; 0 (0)             ; 41 (41)          ; |top_kalkulator_integer|toplevel_sistem:kalkulator|kalkulator:blokKalkulator|Multiplication:perkalian|multiplexer:MuxAcc                                                 ; multiplexer            ; work         ;
;             |multiplexer:MuxRegQ|                 ; 44 (44)     ; 41 (41)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (2)        ; 0 (0)             ; 42 (42)          ; |top_kalkulator_integer|toplevel_sistem:kalkulator|kalkulator:blokKalkulator|Multiplication:perkalian|multiplexer:MuxRegQ                                                ; multiplexer            ; work         ;
;             |outFinal:OutputFinal|                ; 56 (56)     ; 43 (43)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 9 (9)        ; 1 (1)             ; 46 (46)          ; |top_kalkulator_integer|toplevel_sistem:kalkulator|kalkulator:blokKalkulator|Multiplication:perkalian|outFinal:OutputFinal                                               ; outFinal               ; work         ;
;          |divider:pembagian|                      ; 1431 (0)    ; 975 (0)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 452 (0)      ; 80 (0)            ; 899 (0)          ; |top_kalkulator_integer|toplevel_sistem:kalkulator|kalkulator:blokKalkulator|divider:pembagian                                                                           ; divider                ; work         ;
;             |AdderSubtractor:Subtractor|          ; 644 (0)     ; 500 (0)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 136 (0)      ; 64 (0)            ; 444 (0)          ; |top_kalkulator_integer|toplevel_sistem:kalkulator|kalkulator:blokKalkulator|divider:pembagian|AdderSubtractor:Subtractor                                                ; AdderSubtractor        ; work         ;
;                |FSM:FSM_AdderSubtractor|          ; 380 (140)   ; 248 (8)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 124 (124)    ; 61 (0)            ; 195 (28)         ; |top_kalkulator_integer|toplevel_sistem:kalkulator|kalkulator:blokKalkulator|divider:pembagian|AdderSubtractor:Subtractor|FSM:FSM_AdderSubtractor                        ; FSM                    ; work         ;
;                   |S2Comp:COMP_Q|                 ; 80 (80)     ; 80 (80)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 80 (80)          ; |top_kalkulator_integer|toplevel_sistem:kalkulator|kalkulator:blokKalkulator|divider:pembagian|AdderSubtractor:Subtractor|FSM:FSM_AdderSubtractor|S2Comp:COMP_Q          ; S2Comp                 ; work         ;
;                   |mux21:OUTP|                    ; 80 (80)     ; 80 (80)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 61 (61)           ; 19 (19)          ; |top_kalkulator_integer|toplevel_sistem:kalkulator|kalkulator:blokKalkulator|divider:pembagian|AdderSubtractor:Subtractor|FSM:FSM_AdderSubtractor|mux21:OUTP             ; mux21                  ; work         ;
;                   |mux21:OUTQ|                    ; 80 (80)     ; 80 (80)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 80 (80)          ; |top_kalkulator_integer|toplevel_sistem:kalkulator|kalkulator:blokKalkulator|divider:pembagian|AdderSubtractor:Subtractor|FSM:FSM_AdderSubtractor|mux21:OUTQ             ; mux21                  ; work         ;
;                |adderFSM:AdderFSMBlok|            ; 265 (19)    ; 252 (12)                  ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 12 (7)       ; 3 (0)             ; 250 (13)         ; |top_kalkulator_integer|toplevel_sistem:kalkulator|kalkulator:blokKalkulator|divider:pembagian|AdderSubtractor:Subtractor|adderFSM:AdderFSMBlok                          ; adderFSM               ; work         ;
;                   |RegisterSerial:RegA|           ; 81 (81)     ; 80 (80)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 81 (81)          ; |top_kalkulator_integer|toplevel_sistem:kalkulator|kalkulator:blokKalkulator|divider:pembagian|AdderSubtractor:Subtractor|adderFSM:AdderFSMBlok|RegisterSerial:RegA      ; RegisterSerial         ; work         ;
;                   |RegisterSerial:RegB|           ; 80 (80)     ; 80 (80)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 80 (80)          ; |top_kalkulator_integer|toplevel_sistem:kalkulator|kalkulator:blokKalkulator|divider:pembagian|AdderSubtractor:Subtractor|adderFSM:AdderFSMBlok|RegisterSerial:RegB      ; RegisterSerial         ; work         ;
;                   |RegisterSerial:RegS|           ; 85 (85)     ; 80 (80)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 5 (5)        ; 3 (3)             ; 77 (77)          ; |top_kalkulator_integer|toplevel_sistem:kalkulator|kalkulator:blokKalkulator|divider:pembagian|AdderSubtractor:Subtractor|adderFSM:AdderFSMBlok|RegisterSerial:RegS      ; RegisterSerial         ; work         ;
;             |AdderSubtractor:hasil_mod_fix|       ; 306 (0)     ; 265 (0)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 37 (0)       ; 3 (0)             ; 266 (0)          ; |top_kalkulator_integer|toplevel_sistem:kalkulator|kalkulator:blokKalkulator|divider:pembagian|AdderSubtractor:hasil_mod_fix                                             ; AdderSubtractor        ; work         ;
;                |FSM:FSM_AdderSubtractor|          ; 162 (38)    ; 131 (8)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 27 (26)      ; 2 (1)             ; 133 (48)         ; |top_kalkulator_integer|toplevel_sistem:kalkulator|kalkulator:blokKalkulator|divider:pembagian|AdderSubtractor:hasil_mod_fix|FSM:FSM_AdderSubtractor                     ; FSM                    ; work         ;
;                   |S2Comp:COMP_Q|                 ; 41 (41)     ; 41 (41)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 41 (41)          ; |top_kalkulator_integer|toplevel_sistem:kalkulator|kalkulator:blokKalkulator|divider:pembagian|AdderSubtractor:hasil_mod_fix|FSM:FSM_AdderSubtractor|S2Comp:COMP_Q       ; S2Comp                 ; work         ;
;                   |mux21:OUTP|                    ; 41 (41)     ; 41 (41)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 40 (40)          ; |top_kalkulator_integer|toplevel_sistem:kalkulator|kalkulator:blokKalkulator|divider:pembagian|AdderSubtractor:hasil_mod_fix|FSM:FSM_AdderSubtractor|mux21:OUTP          ; mux21                  ; work         ;
;                   |mux21:OUTQ|                    ; 42 (42)     ; 41 (41)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 41 (41)          ; |top_kalkulator_integer|toplevel_sistem:kalkulator|kalkulator:blokKalkulator|divider:pembagian|AdderSubtractor:hasil_mod_fix|FSM:FSM_AdderSubtractor|mux21:OUTQ          ; mux21                  ; work         ;
;                |adderFSM:AdderFSMBlok|            ; 144 (18)    ; 134 (11)                  ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 10 (7)       ; 1 (0)             ; 133 (12)         ; |top_kalkulator_integer|toplevel_sistem:kalkulator|kalkulator:blokKalkulator|divider:pembagian|AdderSubtractor:hasil_mod_fix|adderFSM:AdderFSMBlok                       ; adderFSM               ; work         ;
;                   |RegisterSerial:RegA|           ; 41 (41)     ; 41 (41)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 41 (41)          ; |top_kalkulator_integer|toplevel_sistem:kalkulator|kalkulator:blokKalkulator|divider:pembagian|AdderSubtractor:hasil_mod_fix|adderFSM:AdderFSMBlok|RegisterSerial:RegA   ; RegisterSerial         ; work         ;
;                   |RegisterSerial:RegB|           ; 42 (42)     ; 41 (41)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 41 (41)          ; |top_kalkulator_integer|toplevel_sistem:kalkulator|kalkulator:blokKalkulator|divider:pembagian|AdderSubtractor:hasil_mod_fix|adderFSM:AdderFSMBlok|RegisterSerial:RegB   ; RegisterSerial         ; work         ;
;                   |RegisterSerial:RegS|           ; 43 (43)     ; 41 (41)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (2)        ; 1 (1)             ; 40 (40)          ; |top_kalkulator_integer|toplevel_sistem:kalkulator|kalkulator:blokKalkulator|divider:pembagian|AdderSubtractor:hasil_mod_fix|adderFSM:AdderFSMBlok|RegisterSerial:RegS   ; RegisterSerial         ; work         ;
;             |ParalelRegister:RegisterM|           ; 41 (41)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 38 (38)      ; 0 (0)             ; 3 (3)            ; |top_kalkulator_integer|toplevel_sistem:kalkulator|kalkulator:blokKalkulator|divider:pembagian|ParalelRegister:RegisterM                                                 ; ParalelRegister        ; work         ;
;             |ParalelRegister:RegisterP|           ; 24 (24)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 23 (23)      ; 0 (0)             ; 1 (1)            ; |top_kalkulator_integer|toplevel_sistem:kalkulator|kalkulator:blokKalkulator|divider:pembagian|ParalelRegister:RegisterP                                                 ; ParalelRegister        ; work         ;
;             |ParalelRegister:RegisterQ|           ; 24 (24)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 24 (24)      ; 0 (0)             ; 0 (0)            ; |top_kalkulator_integer|toplevel_sistem:kalkulator|kalkulator:blokKalkulator|divider:pembagian|ParalelRegister:RegisterQ                                                 ; ParalelRegister        ; work         ;
;             |ParalelRegister:RegisterR|           ; 80 (80)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 22 (22)      ; 0 (0)             ; 58 (58)          ; |top_kalkulator_integer|toplevel_sistem:kalkulator|kalkulator:blokKalkulator|divider:pembagian|ParalelRegister:RegisterR                                                 ; ParalelRegister        ; work         ;
;             |RegisterSerial:RegisterSerialS|      ; 71 (71)     ; 63 (63)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 8 (8)        ; 0 (0)             ; 63 (63)          ; |top_kalkulator_integer|toplevel_sistem:kalkulator|kalkulator:blokKalkulator|divider:pembagian|RegisterSerial:RegisterSerialS                                            ; RegisterSerial         ; work         ;
;             |RegisterSerialkekiri:RegisterOutput| ; 41 (41)     ; 41 (41)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 8 (8)             ; 33 (33)          ; |top_kalkulator_integer|toplevel_sistem:kalkulator|kalkulator:blokKalkulator|divider:pembagian|RegisterSerialkekiri:RegisterOutput                                       ; RegisterSerialkekiri   ; work         ;
;             |comparatorreal:ComparatorRS|         ; 81 (81)     ; 1 (1)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 80 (80)      ; 0 (0)             ; 1 (1)            ; |top_kalkulator_integer|toplevel_sistem:kalkulator|kalkulator:blokKalkulator|divider:pembagian|comparatorreal:ComparatorRS                                               ; comparatorreal         ; work         ;
;             |dividerfsm:FSMDivider|               ; 31 (31)     ; 24 (24)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 6 (6)        ; 4 (4)             ; 21 (21)          ; |top_kalkulator_integer|toplevel_sistem:kalkulator|kalkulator:blokKalkulator|divider:pembagian|dividerfsm:FSMDivider                                                     ; dividerfsm             ; work         ;
;             |mux21:RInputSelector|                ; 138 (138)   ; 80 (80)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 49 (49)      ; 1 (1)             ; 88 (88)          ; |top_kalkulator_integer|toplevel_sistem:kalkulator|kalkulator:blokKalkulator|divider:pembagian|mux21:RInputSelector                                                      ; mux21                  ; work         ;
;             |shift_checker:shift_cek|             ; 29 (29)     ; 1 (1)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 28 (28)      ; 0 (0)             ; 1 (1)            ; |top_kalkulator_integer|toplevel_sistem:kalkulator|kalkulator:blokKalkulator|divider:pembagian|shift_checker:shift_cek                                                   ; shift_checker          ; work         ;
;             |signed_transfer:hasil_mod|           ; 1 (1)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 0 (0)            ; |top_kalkulator_integer|toplevel_sistem:kalkulator|kalkulator:blokKalkulator|divider:pembagian|signed_transfer:hasil_mod                                                 ; signed_transfer        ; work         ;
+---------------------------------------------------+-------------+---------------------------+---------------+-------------+------+--------------+---------+-----------+------+--------------+--------------+-------------------+------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+--------------------------------------------------------------------------------------------------+
; Delay Chain Summary                                                                              ;
+------------------+----------+---------------+---------------+-----------------------+-----+------+
; Name             ; Pin Type ; Pad to Core 0 ; Pad to Core 1 ; Pad to Input Register ; TCO ; TCOE ;
+------------------+----------+---------------+---------------+-----------------------+-----+------+
; Seven_Segment[0] ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; Seven_Segment[1] ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; Seven_Segment[2] ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; Seven_Segment[3] ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; Seven_Segment[4] ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; Seven_Segment[5] ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; Seven_Segment[6] ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; Seven_Segment[7] ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; Digit_SS[0]      ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; Digit_SS[1]      ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; Digit_SS[2]      ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; Digit_SS[3]      ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; led1             ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; led2             ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; led3             ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; led4             ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; rs232_tx         ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; clk              ; Input    ; (0) 0 ps      ; --            ; --                    ; --  ; --   ;
; rst_n            ; Input    ; (0) 0 ps      ; --            ; --                    ; --  ; --   ;
; rs232_rx         ; Input    ; (6) 1314 ps   ; --            ; --                    ; --  ; --   ;
; send             ; Input    ; (0) 0 ps      ; --            ; --                    ; --  ; --   ;
+------------------+----------+---------------+---------------+-----------------------+-----+------+


+----------------------------------------------------------------------------------------------------------------+
; Pad To Core Delay Chain Fanout                                                                                 ;
+----------------------------------------------------------------------------------+-------------------+---------+
; Source Pin / Fanout                                                              ; Pad To Core Index ; Setting ;
+----------------------------------------------------------------------------------+-------------------+---------+
; clk                                                                              ;                   ;         ;
; rst_n                                                                            ;                   ;         ;
; rs232_rx                                                                         ;                   ;         ;
;      - UART_convert:UART|my_uart_top:UART|my_uart_rx:receiver|rs232_rx0          ; 0                 ; 6       ;
;      - UART_convert:UART|my_uart_top:UART|my_uart_rx:receiver|rx_temp_data[4]~3  ; 0                 ; 6       ;
;      - UART_convert:UART|my_uart_top:UART|my_uart_rx:receiver|rx_temp_data[0]~5  ; 0                 ; 6       ;
;      - UART_convert:UART|my_uart_top:UART|my_uart_rx:receiver|rx_temp_data[1]~7  ; 0                 ; 6       ;
;      - UART_convert:UART|my_uart_top:UART|my_uart_rx:receiver|rx_temp_data[2]~9  ; 0                 ; 6       ;
;      - UART_convert:UART|my_uart_top:UART|my_uart_rx:receiver|rx_temp_data[3]~11 ; 0                 ; 6       ;
;      - UART_convert:UART|my_uart_top:UART|my_uart_rx:receiver|rx_temp_data[5]~13 ; 0                 ; 6       ;
;      - UART_convert:UART|my_uart_top:UART|my_uart_rx:receiver|rx_temp_data[7]~15 ; 0                 ; 6       ;
;      - UART_convert:UART|my_uart_top:UART|my_uart_rx:receiver|rx_temp_data[6]~16 ; 0                 ; 6       ;
; send                                                                             ;                   ;         ;
+----------------------------------------------------------------------------------+-------------------+---------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Control Signals                                                                                                                                                                                                                                                                               ;
+----------------------------------------------------------------------------------------------------------------------------------------------------+--------------------+---------+----------------------------+--------+----------------------+------------------+---------------------------+
; Name                                                                                                                                               ; Location           ; Fan-Out ; Usage                      ; Global ; Global Resource Used ; Global Line Name ; Enable Signal Source Name ;
+----------------------------------------------------------------------------------------------------------------------------------------------------+--------------------+---------+----------------------------+--------+----------------------+------------------+---------------------------+
; CLOCK_ALL                                                                                                                                          ; FF_X4_Y4_N17       ; 2444    ; Clock                      ; yes    ; Global Clock         ; GCLK1            ; --                        ;
; CLOCK_ALL                                                                                                                                          ; FF_X4_Y4_N17       ; 16      ; Clock                      ; no     ; --                   ; --               ; --                        ;
; LessThan0~10                                                                                                                                       ; LCCOMB_X4_Y4_N30   ; 34      ; Clock enable, Sync. clear  ; no     ; --                   ; --               ; --                        ;
; UART_convert:UART|CLOCKDIV:CLOCK7S|LessThan0~10                                                                                                    ; LCCOMB_X21_Y1_N0   ; 32      ; Sync. clear                ; no     ; --                   ; --               ; --                        ;
; UART_convert:UART|CLOCKDIV:CLOCK7S|pulse_div                                                                                                       ; FF_X21_Y1_N11      ; 16      ; Clock                      ; no     ; --                   ; --               ; --                        ;
; UART_convert:UART|PengisianRegister~1                                                                                                              ; LCCOMB_X18_Y17_N20 ; 57      ; Clock enable, Sync. load   ; no     ; --                   ; --               ; --                        ;
; UART_convert:UART|REGA_BCD[0]~1                                                                                                                    ; LCCOMB_X13_Y11_N4  ; 48      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; UART_convert:UART|REGB_BCD[0]~1                                                                                                                    ; LCCOMB_X18_Y17_N14 ; 48      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; UART_convert:UART|REG_M[0]~1                                                                                                                       ; LCCOMB_X13_Y11_N16 ; 3       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; UART_convert:UART|REG_OUT_BCD[15]~12                                                                                                               ; LCCOMB_X19_Y6_N8   ; 4       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; UART_convert:UART|REG_OUT_BCD[3]~23                                                                                                                ; LCCOMB_X24_Y8_N16  ; 3       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; UART_convert:UART|REG_OUT_BCD[47]~25                                                                                                               ; LCCOMB_X24_Y7_N24  ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; UART_convert:UART|REG_OUT_BCD[6]~22                                                                                                                ; LCCOMB_X24_Y8_N14  ; 4       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; UART_convert:UART|REG_OUT_BCD[9]~17                                                                                                                ; LCCOMB_X23_Y7_N0   ; 4       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; UART_convert:UART|Selector320~0                                                                                                                    ; LCCOMB_X25_Y5_N10  ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; UART_convert:UART|\SendData:convert[7]~2                                                                                                           ; LCCOMB_X16_Y11_N2  ; 1       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; UART_convert:UART|\SendData:convert[7]~3                                                                                                           ; LCCOMB_X18_Y11_N14 ; 72      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; UART_convert:UART|clk_send                                                                                                                         ; FF_X4_Y4_N23       ; 164     ; Clock                      ; yes    ; Global Clock         ; GCLK4            ; --                        ;
; UART_convert:UART|is_receive_done                                                                                                                  ; FF_X18_Y17_N7      ; 31      ; Clock enable, Sync. clear  ; no     ; --                   ; --               ; --                        ;
; UART_convert:UART|my_uart_top:UART|my_uart_rx:receiver|rx_data_r[0]~0                                                                              ; LCCOMB_X18_Y15_N24 ; 8       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; UART_convert:UART|my_uart_top:UART|my_uart_tx:transmitter|neg_tx_int                                                                               ; LCCOMB_X30_Y12_N20 ; 7       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; UART_convert:UART|my_uart_top:UART|speed_select:speed_rx|process_0~0                                                                               ; LCCOMB_X11_Y15_N26 ; 13      ; Sync. clear                ; no     ; --                   ; --               ; --                        ;
; UART_convert:UART|my_uart_top:UART|speed_select:speed_tx|process_0~0                                                                               ; LCCOMB_X32_Y9_N26  ; 13      ; Sync. clear                ; no     ; --                   ; --               ; --                        ;
; UART_convert:UART|state_send.switch                                                                                                                ; FF_X30_Y6_N23      ; 76      ; Sync. clear, Sync. load    ; no     ; --                   ; --               ; --                        ;
; clk                                                                                                                                                ; PIN_23             ; 3       ; Clock                      ; no     ; --                   ; --               ; --                        ;
; clk                                                                                                                                                ; PIN_23             ; 319     ; Clock                      ; yes    ; Global Clock         ; GCLK2            ; --                        ;
; rst_n                                                                                                                                              ; PIN_25             ; 69      ; Async. clear               ; no     ; --                   ; --               ; --                        ;
; toplevel_sistem:kalkulator|AdderSubtractor:addersubs|FSM:FSM_AdderSubtractor|EN                                                                    ; FF_X18_Y13_N21     ; 12      ; Async. clear, Sync. load   ; no     ; --                   ; --               ; --                        ;
; toplevel_sistem:kalkulator|AdderSubtractor:addersubs|adderFSM:AdderFSMBlok|ENS                                                                     ; LCCOMB_X18_Y13_N24 ; 2       ; Sync. clear                ; no     ; --                   ; --               ; --                        ;
; toplevel_sistem:kalkulator|AdderSubtractor:addersubs|adderFSM:AdderFSMBlok|Equal0~2                                                                ; LCCOMB_X18_Y13_N30 ; 41      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; toplevel_sistem:kalkulator|AdderSubtractor:addersubs|adderFSM:AdderFSMBlok|count[0]~8                                                              ; LCCOMB_X19_Y13_N12 ; 6       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; toplevel_sistem:kalkulator|S[0]~4                                                                                                                  ; LCCOMB_X13_Y11_N8  ; 24      ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; toplevel_sistem:kalkulator|S[0]~4                                                                                                                  ; LCCOMB_X13_Y11_N8  ; 60      ; Async. clear, Latch enable ; yes    ; Global Clock         ; GCLK0            ; --                        ;
; toplevel_sistem:kalkulator|kalkulator:blokKalkulator|AdderSubtractor:addersubs|FSM:FSM_AdderSubtractor|EN                                          ; FF_X8_Y17_N27      ; 12      ; Async. clear, Sync. load   ; no     ; --                   ; --               ; --                        ;
; toplevel_sistem:kalkulator|kalkulator:blokKalkulator|AdderSubtractor:addersubs|adderFSM:AdderFSMBlok|ENS                                           ; LCCOMB_X7_Y17_N12  ; 2       ; Sync. clear                ; no     ; --                   ; --               ; --                        ;
; toplevel_sistem:kalkulator|kalkulator:blokKalkulator|AdderSubtractor:addersubs|adderFSM:AdderFSMBlok|Equal0~1                                      ; LCCOMB_X8_Y17_N20  ; 39      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; toplevel_sistem:kalkulator|kalkulator:blokKalkulator|AdderSubtractor:addersubs|adderFSM:AdderFSMBlok|count[1]~8                                    ; LCCOMB_X8_Y17_N28  ; 6       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; toplevel_sistem:kalkulator|kalkulator:blokKalkulator|FPB:FPBB|AdderSubtractor:Subtractor|FSM:FSM_AdderSubtractor|EN                                ; FF_X4_Y9_N9        ; 12      ; Async. clear, Sync. load   ; no     ; --                   ; --               ; --                        ;
; toplevel_sistem:kalkulator|kalkulator:blokKalkulator|FPB:FPBB|AdderSubtractor:Subtractor|adderFSM:AdderFSMBlok|ENS                                 ; LCCOMB_X3_Y9_N24   ; 2       ; Sync. clear                ; no     ; --                   ; --               ; --                        ;
; toplevel_sistem:kalkulator|kalkulator:blokKalkulator|FPB:FPBB|AdderSubtractor:Subtractor|adderFSM:AdderFSMBlok|Equal0~2                            ; LCCOMB_X4_Y9_N4    ; 41      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; toplevel_sistem:kalkulator|kalkulator:blokKalkulator|FPB:FPBB|AdderSubtractor:Subtractor|adderFSM:AdderFSMBlok|count[3]~8                          ; LCCOMB_X4_Y9_N10   ; 6       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; toplevel_sistem:kalkulator|kalkulator:blokKalkulator|FPB:FPBB|ParalelRegister2:p_reg|Equal0~0                                                      ; LCCOMB_X9_Y11_N6   ; 41      ; Latch enable               ; no     ; --                   ; --               ; --                        ;
; toplevel_sistem:kalkulator|kalkulator:blokKalkulator|FPB:FPBB|ParalelRegister2:q_reg|Equal0~0                                                      ; LCCOMB_X9_Y10_N30  ; 41      ; Latch enable               ; no     ; --                   ; --               ; --                        ;
; toplevel_sistem:kalkulator|kalkulator:blokKalkulator|FPB:FPBB|fsm_fpb:Control|WideOr11~0                                                           ; LCCOMB_X5_Y11_N28  ; 88      ; Async. clear, Latch enable ; yes    ; Global Clock         ; GCLK3            ; --                        ;
; toplevel_sistem:kalkulator|kalkulator:blokKalkulator|Multiplication:perkalian|AdderSubtractor_M:AddSub|FSM_M:FSM_AdderSubtractor|AdderSubtractor~4 ; LCCOMB_X33_Y12_N20 ; 69      ; Async. clear, Latch enable ; yes    ; Global Clock         ; GCLK8            ; --                        ;
; toplevel_sistem:kalkulator|kalkulator:blokKalkulator|Multiplication:perkalian|AdderSubtractor_M:AddSub|FSM_M:FSM_AdderSubtractor|EN                ; FF_X32_Y11_N31     ; 12      ; Async. clear, Sync. load   ; no     ; --                   ; --               ; --                        ;
; toplevel_sistem:kalkulator|kalkulator:blokKalkulator|Multiplication:perkalian|AdderSubtractor_M:AddSub|adderFSM:AdderFSMBlok|ENS                   ; LCCOMB_X33_Y11_N26 ; 2       ; Sync. clear                ; no     ; --                   ; --               ; --                        ;
; toplevel_sistem:kalkulator|kalkulator:blokKalkulator|Multiplication:perkalian|AdderSubtractor_M:AddSub|adderFSM:AdderFSMBlok|Equal0~1              ; LCCOMB_X33_Y11_N30 ; 41      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; toplevel_sistem:kalkulator|kalkulator:blokKalkulator|Multiplication:perkalian|AdderSubtractor_M:AddSub|adderFSM:AdderFSMBlok|count[0]~8            ; LCCOMB_X33_Y11_N18 ; 6       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; toplevel_sistem:kalkulator|kalkulator:blokKalkulator|Multiplication:perkalian|FSM_Multi:control|EnOutFinal                                         ; LCCOMB_X28_Y12_N26 ; 43      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; toplevel_sistem:kalkulator|kalkulator:blokKalkulator|Multiplication:perkalian|FSM_Multi:control|cState.S                                           ; FF_X28_Y12_N25     ; 85      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; toplevel_sistem:kalkulator|kalkulator:blokKalkulator|Multiplication:perkalian|FSM_Multi:control|cState.awal                                        ; FF_X28_Y12_N23     ; 8       ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; toplevel_sistem:kalkulator|kalkulator:blokKalkulator|Multiplication:perkalian|FSM_Multi:control|count[3]~8                                         ; LCCOMB_X28_Y12_N28 ; 6       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; toplevel_sistem:kalkulator|kalkulator:blokKalkulator|Multiplication:perkalian|FSM_Multi:control|nState.C~0                                         ; LCCOMB_X21_Y10_N30 ; 42      ; Latch enable               ; no     ; --                   ; --               ; --                        ;
; toplevel_sistem:kalkulator|kalkulator:blokKalkulator|Multiplication:perkalian|ParalelRegister2:Acc|Equal0~1                                        ; LCCOMB_X28_Y12_N2  ; 41      ; Latch enable               ; no     ; --                   ; --               ; --                        ;
; toplevel_sistem:kalkulator|kalkulator:blokKalkulator|Multiplication:perkalian|ParalelRegister2:reg_p|Equal0~0                                      ; LCCOMB_X21_Y10_N14 ; 23      ; Latch enable               ; no     ; --                   ; --               ; --                        ;
; toplevel_sistem:kalkulator|kalkulator:blokKalkulator|divider:pembagian|AdderSubtractor:Subtractor|FSM:FSM_AdderSubtractor|EN                       ; FF_X24_Y23_N15     ; 13      ; Async. clear, Sync. load   ; no     ; --                   ; --               ; --                        ;
; toplevel_sistem:kalkulator|kalkulator:blokKalkulator|divider:pembagian|AdderSubtractor:Subtractor|adderFSM:AdderFSMBlok|ENS                        ; LCCOMB_X24_Y23_N30 ; 1       ; Sync. clear                ; no     ; --                   ; --               ; --                        ;
; toplevel_sistem:kalkulator|kalkulator:blokKalkulator|divider:pembagian|AdderSubtractor:Subtractor|adderFSM:AdderFSMBlok|Equal0~1                   ; LCCOMB_X18_Y18_N26 ; 85      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; toplevel_sistem:kalkulator|kalkulator:blokKalkulator|divider:pembagian|AdderSubtractor:Subtractor|adderFSM:AdderFSMBlok|count[2]~9                 ; LCCOMB_X18_Y18_N8  ; 7       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; toplevel_sistem:kalkulator|kalkulator:blokKalkulator|divider:pembagian|AdderSubtractor:hasil_mod_fix|FSM:FSM_AdderSubtractor|AdderSubtractor~0     ; LCCOMB_X33_Y12_N8  ; 70      ; Async. clear, Latch enable ; yes    ; Global Clock         ; GCLK5            ; --                        ;
; toplevel_sistem:kalkulator|kalkulator:blokKalkulator|divider:pembagian|AdderSubtractor:hasil_mod_fix|FSM:FSM_AdderSubtractor|EN                    ; FF_X26_Y11_N21     ; 12      ; Async. clear, Sync. load   ; no     ; --                   ; --               ; --                        ;
; toplevel_sistem:kalkulator|kalkulator:blokKalkulator|divider:pembagian|AdderSubtractor:hasil_mod_fix|adderFSM:AdderFSMBlok|ENS                     ; LCCOMB_X11_Y12_N8  ; 1       ; Sync. clear                ; no     ; --                   ; --               ; --                        ;
; toplevel_sistem:kalkulator|kalkulator:blokKalkulator|divider:pembagian|AdderSubtractor:hasil_mod_fix|adderFSM:AdderFSMBlok|Equal0~1                ; LCCOMB_X26_Y13_N16 ; 45      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; toplevel_sistem:kalkulator|kalkulator:blokKalkulator|divider:pembagian|AdderSubtractor:hasil_mod_fix|adderFSM:AdderFSMBlok|count[0]~8              ; LCCOMB_X26_Y13_N6  ; 6       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; toplevel_sistem:kalkulator|kalkulator:blokKalkulator|divider:pembagian|dividerfsm:FSMDivider|CT_IN                                                 ; FF_X33_Y12_N25     ; 89      ; Latch enable               ; yes    ; Global Clock         ; GCLK6            ; --                        ;
; toplevel_sistem:kalkulator|kalkulator:blokKalkulator|divider:pembagian|dividerfsm:FSMDivider|CT_R                                                  ; FF_X33_Y12_N29     ; 80      ; Latch enable               ; yes    ; Global Clock         ; GCLK7            ; --                        ;
; toplevel_sistem:kalkulator|kalkulator:blokKalkulator|divider:pembagian|dividerfsm:FSMDivider|Equal6~0                                              ; LCCOMB_X13_Y11_N20 ; 12      ; Async. clear               ; no     ; --                   ; --               ; --                        ;
; toplevel_sistem:kalkulator|kalkulator:blokKalkulator|divider:pembagian|dividerfsm:FSMDivider|Equal6~1                                              ; LCCOMB_X13_Y11_N24 ; 21      ; Async. clear               ; no     ; --                   ; --               ; --                        ;
; toplevel_sistem:kalkulator|kalkulator:blokKalkulator|divider:pembagian|dividerfsm:FSMDivider|OEN                                                   ; FF_X17_Y15_N31     ; 41      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; toplevel_sistem:kalkulator|kalkulator:blokKalkulator|divider:pembagian|dividerfsm:FSMDivider|SEN                                                   ; FF_X19_Y19_N25     ; 63      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; toplevel_sistem:kalkulator|kalkulator:blokKalkulator|divider:pembagian|dividerfsm:FSMDivider|SubtractON[1]                                         ; FF_X33_Y12_N9      ; 149     ; Async. clear, Latch enable ; yes    ; Global Clock         ; GCLK9            ; --                        ;
+----------------------------------------------------------------------------------------------------------------------------------------------------+--------------------+---------+----------------------------+--------+----------------------+------------------+---------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Global & Other Fast Signals                                                                                                                                                                                                                                                                    ;
+----------------------------------------------------------------------------------------------------------------------------------------------------+--------------------+---------+--------------------------------------+----------------------+------------------+---------------------------+
; Name                                                                                                                                               ; Location           ; Fan-Out ; Fan-Out Using Intentional Clock Skew ; Global Resource Used ; Global Line Name ; Enable Signal Source Name ;
+----------------------------------------------------------------------------------------------------------------------------------------------------+--------------------+---------+--------------------------------------+----------------------+------------------+---------------------------+
; CLOCK_ALL                                                                                                                                          ; FF_X4_Y4_N17       ; 2444    ; 184                                  ; Global Clock         ; GCLK1            ; --                        ;
; UART_convert:UART|clk_send                                                                                                                         ; FF_X4_Y4_N23       ; 164     ; 1                                    ; Global Clock         ; GCLK4            ; --                        ;
; clk                                                                                                                                                ; PIN_23             ; 319     ; 28                                   ; Global Clock         ; GCLK2            ; --                        ;
; toplevel_sistem:kalkulator|S[0]~4                                                                                                                  ; LCCOMB_X13_Y11_N8  ; 60      ; 0                                    ; Global Clock         ; GCLK0            ; --                        ;
; toplevel_sistem:kalkulator|kalkulator:blokKalkulator|FPB:FPBB|fsm_fpb:Control|WideOr11~0                                                           ; LCCOMB_X5_Y11_N28  ; 88      ; 0                                    ; Global Clock         ; GCLK3            ; --                        ;
; toplevel_sistem:kalkulator|kalkulator:blokKalkulator|Multiplication:perkalian|AdderSubtractor_M:AddSub|FSM_M:FSM_AdderSubtractor|AdderSubtractor~4 ; LCCOMB_X33_Y12_N20 ; 69      ; 0                                    ; Global Clock         ; GCLK8            ; --                        ;
; toplevel_sistem:kalkulator|kalkulator:blokKalkulator|divider:pembagian|AdderSubtractor:hasil_mod_fix|FSM:FSM_AdderSubtractor|AdderSubtractor~0     ; LCCOMB_X33_Y12_N8  ; 70      ; 0                                    ; Global Clock         ; GCLK5            ; --                        ;
; toplevel_sistem:kalkulator|kalkulator:blokKalkulator|divider:pembagian|dividerfsm:FSMDivider|CT_IN                                                 ; FF_X33_Y12_N25     ; 89      ; 0                                    ; Global Clock         ; GCLK6            ; --                        ;
; toplevel_sistem:kalkulator|kalkulator:blokKalkulator|divider:pembagian|dividerfsm:FSMDivider|CT_R                                                  ; FF_X33_Y12_N29     ; 80      ; 0                                    ; Global Clock         ; GCLK7            ; --                        ;
; toplevel_sistem:kalkulator|kalkulator:blokKalkulator|divider:pembagian|dividerfsm:FSMDivider|SubtractON[1]                                         ; FF_X33_Y12_N9      ; 149     ; 0                                    ; Global Clock         ; GCLK9            ; --                        ;
+----------------------------------------------------------------------------------------------------------------------------------------------------+--------------------+---------+--------------------------------------+----------------------+------------------+---------------------------+


+-------------------------------------------------+
; Routing Usage Summary                           ;
+-----------------------+-------------------------+
; Routing Resource Type ; Usage                   ;
+-----------------------+-------------------------+
; Block interconnects   ; 6,220 / 32,401 ( 19 % ) ;
; C16 interconnects     ; 65 / 1,326 ( 5 % )      ;
; C4 interconnects      ; 3,498 / 21,816 ( 16 % ) ;
; Direct links          ; 1,162 / 32,401 ( 4 % )  ;
; Global clocks         ; 10 / 10 ( 100 % )       ;
; Local interconnects   ; 2,831 / 10,320 ( 27 % ) ;
; R24 interconnects     ; 100 / 1,289 ( 8 % )     ;
; R4 interconnects      ; 4,375 / 28,186 ( 16 % ) ;
+-----------------------+-------------------------+


+-----------------------------------------------------------------------------+
; LAB Logic Elements                                                          ;
+---------------------------------------------+-------------------------------+
; Number of Logic Elements  (Average = 13.66) ; Number of LABs  (Total = 349) ;
+---------------------------------------------+-------------------------------+
; 1                                           ; 6                             ;
; 2                                           ; 6                             ;
; 3                                           ; 8                             ;
; 4                                           ; 4                             ;
; 5                                           ; 1                             ;
; 6                                           ; 6                             ;
; 7                                           ; 8                             ;
; 8                                           ; 4                             ;
; 9                                           ; 7                             ;
; 10                                          ; 4                             ;
; 11                                          ; 11                            ;
; 12                                          ; 17                            ;
; 13                                          ; 14                            ;
; 14                                          ; 22                            ;
; 15                                          ; 33                            ;
; 16                                          ; 198                           ;
+---------------------------------------------+-------------------------------+


+--------------------------------------------------------------------+
; LAB-wide Signals                                                   ;
+------------------------------------+-------------------------------+
; LAB-wide Signals  (Average = 1.60) ; Number of LABs  (Total = 349) ;
+------------------------------------+-------------------------------+
; 1 Async. clear                     ; 30                            ;
; 1 Clock                            ; 272                           ;
; 1 Clock enable                     ; 144                           ;
; 1 Sync. clear                      ; 10                            ;
; 1 Sync. load                       ; 36                            ;
; 2 Clock enables                    ; 18                            ;
; 2 Clocks                           ; 49                            ;
+------------------------------------+-------------------------------+


+------------------------------------------------------------------------------+
; LAB Signals Sourced                                                          ;
+----------------------------------------------+-------------------------------+
; Number of Signals Sourced  (Average = 21.77) ; Number of LABs  (Total = 349) ;
+----------------------------------------------+-------------------------------+
; 0                                            ; 5                             ;
; 1                                            ; 3                             ;
; 2                                            ; 6                             ;
; 3                                            ; 2                             ;
; 4                                            ; 4                             ;
; 5                                            ; 5                             ;
; 6                                            ; 5                             ;
; 7                                            ; 4                             ;
; 8                                            ; 3                             ;
; 9                                            ; 3                             ;
; 10                                           ; 3                             ;
; 11                                           ; 1                             ;
; 12                                           ; 9                             ;
; 13                                           ; 5                             ;
; 14                                           ; 3                             ;
; 15                                           ; 3                             ;
; 16                                           ; 14                            ;
; 17                                           ; 11                            ;
; 18                                           ; 8                             ;
; 19                                           ; 12                            ;
; 20                                           ; 19                            ;
; 21                                           ; 9                             ;
; 22                                           ; 18                            ;
; 23                                           ; 23                            ;
; 24                                           ; 15                            ;
; 25                                           ; 17                            ;
; 26                                           ; 18                            ;
; 27                                           ; 18                            ;
; 28                                           ; 20                            ;
; 29                                           ; 18                            ;
; 30                                           ; 22                            ;
; 31                                           ; 8                             ;
; 32                                           ; 35                            ;
+----------------------------------------------+-------------------------------+


+---------------------------------------------------------------------------------+
; LAB Signals Sourced Out                                                         ;
+-------------------------------------------------+-------------------------------+
; Number of Signals Sourced Out  (Average = 8.00) ; Number of LABs  (Total = 349) ;
+-------------------------------------------------+-------------------------------+
; 0                                               ; 5                             ;
; 1                                               ; 21                            ;
; 2                                               ; 19                            ;
; 3                                               ; 23                            ;
; 4                                               ; 26                            ;
; 5                                               ; 26                            ;
; 6                                               ; 31                            ;
; 7                                               ; 31                            ;
; 8                                               ; 24                            ;
; 9                                               ; 19                            ;
; 10                                              ; 18                            ;
; 11                                              ; 12                            ;
; 12                                              ; 22                            ;
; 13                                              ; 12                            ;
; 14                                              ; 14                            ;
; 15                                              ; 11                            ;
; 16                                              ; 30                            ;
; 17                                              ; 3                             ;
; 18                                              ; 1                             ;
; 19                                              ; 0                             ;
; 20                                              ; 0                             ;
; 21                                              ; 1                             ;
+-------------------------------------------------+-------------------------------+


+------------------------------------------------------------------------------+
; LAB Distinct Inputs                                                          ;
+----------------------------------------------+-------------------------------+
; Number of Distinct Inputs  (Average = 15.48) ; Number of LABs  (Total = 349) ;
+----------------------------------------------+-------------------------------+
; 0                                            ; 0                             ;
; 1                                            ; 0                             ;
; 2                                            ; 6                             ;
; 3                                            ; 4                             ;
; 4                                            ; 11                            ;
; 5                                            ; 6                             ;
; 6                                            ; 12                            ;
; 7                                            ; 17                            ;
; 8                                            ; 9                             ;
; 9                                            ; 11                            ;
; 10                                           ; 25                            ;
; 11                                           ; 18                            ;
; 12                                           ; 21                            ;
; 13                                           ; 11                            ;
; 14                                           ; 25                            ;
; 15                                           ; 17                            ;
; 16                                           ; 10                            ;
; 17                                           ; 16                            ;
; 18                                           ; 20                            ;
; 19                                           ; 15                            ;
; 20                                           ; 14                            ;
; 21                                           ; 7                             ;
; 22                                           ; 11                            ;
; 23                                           ; 9                             ;
; 24                                           ; 7                             ;
; 25                                           ; 10                            ;
; 26                                           ; 2                             ;
; 27                                           ; 7                             ;
; 28                                           ; 2                             ;
; 29                                           ; 4                             ;
; 30                                           ; 3                             ;
; 31                                           ; 5                             ;
; 32                                           ; 4                             ;
; 33                                           ; 7                             ;
; 34                                           ; 1                             ;
; 35                                           ; 0                             ;
; 36                                           ; 1                             ;
; 37                                           ; 0                             ;
; 38                                           ; 1                             ;
+----------------------------------------------+-------------------------------+


+------------------------------------------+
; I/O Rules Summary                        ;
+----------------------------------+-------+
; I/O Rules Statistic              ; Total ;
+----------------------------------+-------+
; Total I/O Rules                  ; 30    ;
; Number of I/O Rules Passed       ; 12    ;
; Number of I/O Rules Failed       ; 0     ;
; Number of I/O Rules Unchecked    ; 0     ;
; Number of I/O Rules Inapplicable ; 18    ;
+----------------------------------+-------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; I/O Rules Details                                                                                                                                                                                                                                                                                   ;
+--------------+-----------+-----------------------------------+------------------------------------------------------------------------------------------------------+----------+--------------------------------------------------------------------------+---------------------+-------------------+
; Status       ; ID        ; Category                          ; Rule Description                                                                                     ; Severity ; Information                                                              ; Area                ; Extra Information ;
+--------------+-----------+-----------------------------------+------------------------------------------------------------------------------------------------------+----------+--------------------------------------------------------------------------+---------------------+-------------------+
; Pass         ; IO_000001 ; Capacity Checks                   ; Number of pins in an I/O bank should not exceed the number of locations available.                   ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000002 ; Capacity Checks                   ; Number of clocks in an I/O bank should not exceed the number of clocks available.                    ; Critical ; No Global Signal assignments found.                                      ; I/O                 ;                   ;
; Pass         ; IO_000003 ; Capacity Checks                   ; Number of pins in a Vrefgroup should not exceed the number of locations available.                   ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000004 ; Voltage Compatibility Checks      ; The I/O bank should support the requested VCCIO.                                                     ; Critical ; No IOBANK_VCCIO assignments found.                                       ; I/O                 ;                   ;
; Inapplicable ; IO_000005 ; Voltage Compatibility Checks      ; The I/O bank should not have competing VREF values.                                                  ; Critical ; No VREF I/O Standard assignments found.                                  ; I/O                 ;                   ;
; Pass         ; IO_000006 ; Voltage Compatibility Checks      ; The I/O bank should not have competing VCCIO values.                                                 ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Pass         ; IO_000007 ; Valid Location Checks             ; Checks for unavailable locations.                                                                    ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000008 ; Valid Location Checks             ; Checks for reserved locations.                                                                       ; Critical ; No reserved LogicLock region found.                                      ; I/O                 ;                   ;
; Pass         ; IO_000009 ; I/O Properties Checks for One I/O ; The location should support the requested I/O standard.                                              ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Pass         ; IO_000010 ; I/O Properties Checks for One I/O ; The location should support the requested I/O direction.                                             ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000011 ; I/O Properties Checks for One I/O ; The location should support the requested Current Strength.                                          ; Critical ; No Current Strength assignments found.                                   ; I/O                 ;                   ;
; Pass         ; IO_000012 ; I/O Properties Checks for One I/O ; The location should support the requested On Chip Termination value.                                 ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000013 ; I/O Properties Checks for One I/O ; The location should support the requested Bus Hold value.                                            ; Critical ; No Enable Bus-Hold Circuitry assignments found.                          ; I/O                 ;                   ;
; Inapplicable ; IO_000014 ; I/O Properties Checks for One I/O ; The location should support the requested Weak Pull Up value.                                        ; Critical ; No Weak Pull-Up Resistor assignments found.                              ; I/O                 ;                   ;
; Pass         ; IO_000015 ; I/O Properties Checks for One I/O ; The location should support the requested PCI Clamp Diode.                                           ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000018 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Current Strength.                                      ; Critical ; No Current Strength assignments found.                                   ; I/O                 ;                   ;
; Pass         ; IO_000019 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested On Chip Termination value.                             ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Pass         ; IO_000020 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested PCI Clamp Diode.                                       ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000021 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Weak Pull Up value.                                    ; Critical ; No Weak Pull-Up Resistor assignments found.                              ; I/O                 ;                   ;
; Inapplicable ; IO_000022 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Bus Hold value.                                        ; Critical ; No Enable Bus-Hold Circuitry assignments found.                          ; I/O                 ;                   ;
; Inapplicable ; IO_000023 ; I/O Properties Checks for One I/O ; The I/O standard should support the Open Drain value.                                                ; Critical ; No open drain assignments found.                                         ; I/O                 ;                   ;
; Pass         ; IO_000024 ; I/O Properties Checks for One I/O ; The I/O direction should support the On Chip Termination value.                                      ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000026 ; I/O Properties Checks for One I/O ; On Chip Termination and Current Strength should not be used at the same time.                        ; Critical ; No Current Strength assignments found.                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000027 ; I/O Properties Checks for One I/O ; Weak Pull Up and Bus Hold should not be used at the same time.                                       ; Critical ; No Enable Bus-Hold Circuitry or Weak Pull-Up Resistor assignments found. ; I/O                 ;                   ;
; Inapplicable ; IO_000045 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Slew Rate value.                                       ; Critical ; No Slew Rate assignments found.                                          ; I/O                 ;                   ;
; Inapplicable ; IO_000046 ; I/O Properties Checks for One I/O ; The location should support the requested Slew Rate value.                                           ; Critical ; No Slew Rate assignments found.                                          ; I/O                 ;                   ;
; Inapplicable ; IO_000047 ; I/O Properties Checks for One I/O ; On Chip Termination and Slew Rate should not be used at the same time.                               ; Critical ; No Slew Rate assignments found.                                          ; I/O                 ;                   ;
; Pass         ; IO_000033 ; Electromigration Checks           ; Current density for consecutive I/Os should not exceed 240mA for row I/Os and 240mA for column I/Os. ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000034 ; SI Related Distance Checks        ; Single-ended outputs should be 5 LAB row(s) away from a differential I/O.                            ; High     ; No Differential I/O Standard assignments found.                          ; I/O                 ;                   ;
; Inapplicable ; IO_000042 ; SI Related SSO Limit Checks       ; No more than 20 outputs are allowed in a VREF group when VREF is being read from.                    ; High     ; No VREF I/O Standard assignments found.                                  ; I/O                 ;                   ;
; ----         ; ----      ; Disclaimer                        ; OCT rules are checked but not reported.                                                              ; None     ; ----                                                                     ; On Chip Termination ;                   ;
+--------------+-----------+-----------------------------------+------------------------------------------------------------------------------------------------------+----------+--------------------------------------------------------------------------+---------------------+-------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; I/O Rules Matrix                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
+--------------------+-----------+--------------+-----------+--------------+--------------+-----------+-----------+--------------+-----------+-----------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+
; Pin/Rules          ; IO_000001 ; IO_000002    ; IO_000003 ; IO_000004    ; IO_000005    ; IO_000006 ; IO_000007 ; IO_000008    ; IO_000009 ; IO_000010 ; IO_000011    ; IO_000012    ; IO_000013    ; IO_000014    ; IO_000015    ; IO_000018    ; IO_000019    ; IO_000020    ; IO_000021    ; IO_000022    ; IO_000023    ; IO_000024    ; IO_000026    ; IO_000027    ; IO_000045    ; IO_000046    ; IO_000047    ; IO_000033 ; IO_000034    ; IO_000042    ;
+--------------------+-----------+--------------+-----------+--------------+--------------+-----------+-----------+--------------+-----------+-----------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+
; Total Pass         ; 21        ; 0            ; 21        ; 0            ; 0            ; 21        ; 21        ; 0            ; 21        ; 21        ; 0            ; 17           ; 0            ; 0            ; 4            ; 0            ; 17           ; 4            ; 0            ; 0            ; 0            ; 17           ; 0            ; 0            ; 0            ; 0            ; 0            ; 21        ; 0            ; 0            ;
; Total Unchecked    ; 0         ; 0            ; 0         ; 0            ; 0            ; 0         ; 0         ; 0            ; 0         ; 0         ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0         ; 0            ; 0            ;
; Total Inapplicable ; 0         ; 21           ; 0         ; 21           ; 21           ; 0         ; 0         ; 21           ; 0         ; 0         ; 21           ; 4            ; 21           ; 21           ; 17           ; 21           ; 4            ; 17           ; 21           ; 21           ; 21           ; 4            ; 21           ; 21           ; 21           ; 21           ; 21           ; 0         ; 21           ; 21           ;
; Total Fail         ; 0         ; 0            ; 0         ; 0            ; 0            ; 0         ; 0         ; 0            ; 0         ; 0         ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0         ; 0            ; 0            ;
; Seven_Segment[0]   ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; Seven_Segment[1]   ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; Seven_Segment[2]   ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; Seven_Segment[3]   ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; Seven_Segment[4]   ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; Seven_Segment[5]   ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; Seven_Segment[6]   ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; Seven_Segment[7]   ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; Digit_SS[0]        ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; Digit_SS[1]        ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; Digit_SS[2]        ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; Digit_SS[3]        ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; led1               ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; led2               ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; led3               ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; led4               ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; rs232_tx           ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; clk                ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; rst_n              ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; rs232_rx           ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; send               ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
+--------------------+-----------+--------------+-----------+--------------+--------------+-----------+-----------+--------------+-----------+-----------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+


+---------------------------------------------------------------------------------------------+
; Fitter Device Options                                                                       ;
+------------------------------------------------------------------+--------------------------+
; Option                                                           ; Setting                  ;
+------------------------------------------------------------------+--------------------------+
; Enable user-supplied start-up clock (CLKUSR)                     ; Off                      ;
; Enable device-wide reset (DEV_CLRn)                              ; Off                      ;
; Enable device-wide output enable (DEV_OE)                        ; Off                      ;
; Enable INIT_DONE output                                          ; Off                      ;
; Configuration scheme                                             ; Active Serial            ;
; Error detection CRC                                              ; Off                      ;
; Enable open drain on CRC_ERROR pin                               ; Off                      ;
; Enable input tri-state on active configuration pins in user mode ; Off                      ;
; Configuration Voltage Level                                      ; Auto                     ;
; Force Configuration Voltage Level                                ; Off                      ;
; nCEO                                                             ; As output driving ground ;
; Data[0]                                                          ; As input tri-stated      ;
; Data[1]/ASDO                                                     ; As input tri-stated      ;
; Data[7..2]                                                       ; Unreserved               ;
; FLASH_nCE/nCSO                                                   ; As input tri-stated      ;
; Other Active Parallel pins                                       ; Unreserved               ;
; DCLK                                                             ; As output driving ground ;
+------------------------------------------------------------------+--------------------------+


+------------------------------------+
; Operating Settings and Conditions  ;
+---------------------------+--------+
; Setting                   ; Value  ;
+---------------------------+--------+
; Nominal Core Voltage      ; 1.20 V ;
; Low Junction Temperature  ; 0 C   ;
; High Junction Temperature ; 85 C  ;
+---------------------------+--------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Estimated Delay Added for Hold Timing Summary                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+
; Source Clock(s)                                                                                                                                                                                                                                                                                  ; Destination Clock(s)                                                                                                                                                                                              ; Delay Added in ns ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+
; CLOCK_ALL                                                                                                                                                                                                                                                                                        ; CLOCK_ALL                                                                                                                                                                                                         ; 463.3             ;
; toplevel_sistem:kalkulator|kalkulator:blokKalkulator|divider:pembagian|dividerfsm:FSMDivider|SubtractON[1]                                                                                                                                                                                       ; CLOCK_ALL                                                                                                                                                                                                         ; 309.6             ;
; clk                                                                                                                                                                                                                                                                                              ; UART_convert:UART|clk_send                                                                                                                                                                                        ; 246.0             ;
; clk,CLOCK_ALL                                                                                                                                                                                                                                                                                    ; UART_convert:UART|clk_send                                                                                                                                                                                        ; 64.7              ;
; toplevel_sistem:kalkulator|kalkulator:blokKalkulator|FPB:FPBB|fsm_fpb:Control|cstate.s7                                                                                                                                                                                                          ; CLOCK_ALL                                                                                                                                                                                                         ; 58.5              ;
; clk,UART_convert:UART|clk_send                                                                                                                                                                                                                                                                   ; UART_convert:UART|clk_send                                                                                                                                                                                        ; 49.5              ;
; toplevel_sistem:kalkulator|kalkulator:blokKalkulator|Multiplication:perkalian|FSM_Multi:control|cState.B1                                                                                                                                                                                        ; CLOCK_ALL                                                                                                                                                                                                         ; 45.0              ;
; clk                                                                                                                                                                                                                                                                                              ; CLOCK_ALL                                                                                                                                                                                                         ; 43.6              ;
; toplevel_sistem:kalkulator|kalkulator:blokKalkulator|FPB:FPBB|fsm_fpb:Control|cstate.s3                                                                                                                                                                                                          ; CLOCK_ALL                                                                                                                                                                                                         ; 42.3              ;
; toplevel_sistem:kalkulator|kalkulator:blokKalkulator|Multiplication:perkalian|FSM_Multi:control|cState.B1                                                                                                                                                                                        ; toplevel_sistem:kalkulator|kalkulator:blokKalkulator|Multiplication:perkalian|FSM_Multi:control|cState.E,toplevel_sistem:kalkulator|kalkulator:blokKalkulator|Multiplication:perkalian|FSM_Multi:control|cState.G ; 42.2              ;
; toplevel_sistem:kalkulator|kalkulator:blokKalkulator|divider:pembagian|dividerfsm:FSMDivider|CT_IN                                                                                                                                                                                               ; toplevel_sistem:kalkulator|kalkulator:blokKalkulator|divider:pembagian|dividerfsm:FSMDivider|add_ON[0]                                                                                                            ; 38.2              ;
; toplevel_sistem:kalkulator|kalkulator:blokKalkulator|FPB:FPBB|fsm_fpb:Control|cstate.s7,toplevel_sistem:kalkulator|kalkulator:blokKalkulator|FPB:FPBB|fsm_fpb:Control|cstate.s3                                                                                                                  ; CLOCK_ALL                                                                                                                                                                                                         ; 36.8              ;
; CLOCK_ALL                                                                                                                                                                                                                                                                                        ; toplevel_sistem:kalkulator|kalkulator:blokKalkulator|FPB:FPBB|fsm_fpb:Control|cstate.s7,toplevel_sistem:kalkulator|kalkulator:blokKalkulator|FPB:FPBB|fsm_fpb:Control|cstate.s3                                   ; 21.1              ;
; clk                                                                                                                                                                                                                                                                                              ; UART_convert:UART|CLOCKDIV:CLOCK7S|pulse_div                                                                                                                                                                      ; 20.3              ;
; clk,CLOCK_ALL,toplevel_sistem:kalkulator|kalkulator:blokKalkulator|divider:pembagian|dividerfsm:FSMDivider|CT_IN,toplevel_sistem:kalkulator|kalkulator:blokKalkulator|FPB:FPBB|fsm_fpb:Control|cstate.s7,toplevel_sistem:kalkulator|kalkulator:blokKalkulator|FPB:FPBB|fsm_fpb:Control|cstate.s3 ; UART_convert:UART|clk_send                                                                                                                                                                                        ; 20.0              ;
; toplevel_sistem:kalkulator|kalkulator:blokKalkulator|divider:pembagian|dividerfsm:FSMDivider|CT_IN                                                                                                                                                                                               ; CLOCK_ALL                                                                                                                                                                                                         ; 19.8              ;
; CLOCK_ALL                                                                                                                                                                                                                                                                                        ; toplevel_sistem:kalkulator|kalkulator:blokKalkulator|FPB:FPBB|fsm_fpb:Control|cstate.s3                                                                                                                           ; 19.4              ;
; CLOCK_ALL                                                                                                                                                                                                                                                                                        ; toplevel_sistem:kalkulator|kalkulator:blokKalkulator|Multiplication:perkalian|FSM_Multi:control|cState.B1                                                                                                         ; 17.0              ;
; clk,UART_convert:UART|REG_M[0]                                                                                                                                                                                                                                                                   ; CLOCK_ALL                                                                                                                                                                                                         ; 11.7              ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+
Note: For more information on problematic transfers, consider running the Fitter again with the Optimize hold timing option (Settings Menu) turned off.
This will disable optimization of problematic paths and expose them for further analysis using the Timing Analyzer.


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Estimated Delay Added for Hold Timing Details                                                                                                                                                                                                                                                                    ;
+-------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------+-------------------+
; Source Register                                                                                                                                 ; Destination Register                                                                                                                       ; Delay Added in ns ;
+-------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------+-------------------+
; toplevel_sistem:kalkulator|kalkulator:blokKalkulator|Multiplication:perkalian|FSM_Multi:control|cState.E                                        ; toplevel_sistem:kalkulator|kalkulator:blokKalkulator|Multiplication:perkalian|FSM_Multi:control|cState.E                                   ; 4.634             ;
; toplevel_sistem:kalkulator|kalkulator:blokKalkulator|FPB:FPBB|fsm_fpb:Control|cstate.s7                                                         ; toplevel_sistem:kalkulator|kalkulator:blokKalkulator|FPB:FPBB|multiplexer:p_mux|f[38]                                                      ; 4.618             ;
; toplevel_sistem:kalkulator|kalkulator:blokKalkulator|FPB:FPBB|fsm_fpb:Control|cstate.s3                                                         ; toplevel_sistem:kalkulator|kalkulator:blokKalkulator|FPB:FPBB|fsm_fpb:Control|cstate.s4                                                    ; 4.328             ;
; UART_convert:UART|REG_M[0]                                                                                                                      ; toplevel_sistem:kalkulator|kalkulator:blokKalkulator|AdderSubtractor:addersubs|FSM:FSM_AdderSubtractor|state.s2                            ; 4.304             ;
; toplevel_sistem:kalkulator|kalkulator:blokKalkulator|divider:pembagian|dividerfsm:FSMDivider|add_ON[0]                                          ; toplevel_sistem:kalkulator|kalkulator:blokKalkulator|divider:pembagian|AdderSubtractor:hasil_mod_fix|FSM:FSM_AdderSubtractor|state.s1      ; 3.994             ;
; UART_convert:UART|REG_M[2]                                                                                                                      ; UART_convert:UART|REG_IN_BINER_SHIFT[6]                                                                                                    ; 3.946             ;
; UART_convert:UART|REG_M[1]                                                                                                                      ; UART_convert:UART|REG_IN_BINER_SHIFT[6]                                                                                                    ; 3.946             ;
; UART_convert:UART|CLOCKDIV:CLOCK7S|pulse_div                                                                                                    ; UART_convert:UART|CLOCKDIV:CLOCK7S|pulse_div                                                                                               ; 3.558             ;
; CLOCK_ALL                                                                                                                                       ; CLOCK_ALL                                                                                                                                  ; 3.251             ;
; toplevel_sistem:kalkulator|kalkulator:blokKalkulator|Multiplication:perkalian|FSM_Multi:control|cState.G                                        ; toplevel_sistem:kalkulator|kalkulator:blokKalkulator|Multiplication:perkalian|AdderSubtractor_M:AddSub|FSM_M:FSM_AdderSubtractor|state.s1  ; 3.229             ;
; toplevel_sistem:kalkulator|kalkulator:blokKalkulator|FPB:FPBB|fsm_fpb:Control|cstate.s9                                                         ; toplevel_sistem:kalkulator|kalkulator:blokKalkulator|FPB:FPBB|AdderSubtractor:Subtractor|FSM:FSM_AdderSubtractor|state.s1                  ; 2.927             ;
; UART_convert:UART|clk_send                                                                                                                      ; UART_convert:UART|clk_send                                                                                                                 ; 2.918             ;
; toplevel_sistem:kalkulator|kalkulator:blokKalkulator|Multiplication:perkalian|FSM_Multi:control|cState.J                                        ; toplevel_sistem:kalkulator|kalkulator:blokKalkulator|Multiplication:perkalian|FSM_Multi:control|cState.M                                   ; 2.918             ;
; toplevel_sistem:kalkulator|kalkulator:blokKalkulator|Multiplication:perkalian|FSM_Multi:control|cState.L                                        ; toplevel_sistem:kalkulator|kalkulator:blokKalkulator|Multiplication:perkalian|FSM_Multi:control|cState.M                                   ; 2.918             ;
; toplevel_sistem:kalkulator|kalkulator:blokKalkulator|divider:pembagian|dividerfsm:FSMDivider|SubtractON[1]                                      ; toplevel_sistem:kalkulator|kalkulator:blokKalkulator|divider:pembagian|AdderSubtractor:Subtractor|FSM:FSM_AdderSubtractor|state.s2         ; 2.875             ;
; UART_convert:UART|REG_A[40]                                                                                                                     ; UART_convert:UART|REG_IN_BINER_SHIFT[35]                                                                                                   ; 2.822             ;
; toplevel_sistem:kalkulator|kalkulator:blokKalkulator|Multiplication:perkalian|FSM_Multi:control|cState.F                                        ; toplevel_sistem:kalkulator|kalkulator:blokKalkulator|Multiplication:perkalian|AdderSubtractor_M:AddSub|FSM_M:FSM_AdderSubtractor|state.s1  ; 2.511             ;
; toplevel_sistem:kalkulator|kalkulator:blokKalkulator|Multiplication:perkalian|AdderSubtractor_M:AddSub|adderFSM:AdderFSMBlok|state.done         ; toplevel_sistem:kalkulator|kalkulator:blokKalkulator|Multiplication:perkalian|FSM_Multi:control|cState.E                                   ; 2.317             ;
; toplevel_sistem:kalkulator|kalkulator:blokKalkulator|Multiplication:perkalian|AdderSubtractor_M:AddSub|adderFSM:AdderFSMBlok|state.doneWithCary ; toplevel_sistem:kalkulator|kalkulator:blokKalkulator|Multiplication:perkalian|FSM_Multi:control|cState.E                                   ; 2.317             ;
; toplevel_sistem:kalkulator|kalkulator:blokKalkulator|Multiplication:perkalian|FSM_Multi:control|cState.B1                                       ; toplevel_sistem:kalkulator|kalkulator:blokKalkulator|Multiplication:perkalian|FSM_Multi:control|cState.C                                   ; 2.201             ;
; toplevel_sistem:kalkulator|kalkulator:blokKalkulator|Multiplication:perkalian|FSM_Multi:control|cState.B2                                       ; toplevel_sistem:kalkulator|kalkulator:blokKalkulator|Multiplication:perkalian|FSM_Multi:control|cState.C                                   ; 2.201             ;
; toplevel_sistem:kalkulator|kalkulator:blokKalkulator|divider:pembagian|dividerfsm:FSMDivider|Status[1]                                          ; UART_convert:UART|state_send.start                                                                                                         ; 2.134             ;
; toplevel_sistem:kalkulator|kalkulator:blokKalkulator|FPB:FPBB|fsm_fpb:Control|cstate.s6                                                         ; toplevel_sistem:kalkulator|kalkulator:blokKalkulator|FPB:FPBB|multiplexer:p_mux2|f[9]                                                      ; 2.112             ;
; toplevel_sistem:kalkulator|kalkulator:blokKalkulator|FPB:FPBB|fsm_fpb:Control|cstate.s10                                                        ; toplevel_sistem:kalkulator|kalkulator:blokKalkulator|FPB:FPBB|multiplexer:p_mux2|f[9]                                                      ; 2.112             ;
; toplevel_sistem:kalkulator|kalkulator:blokKalkulator|FPB:FPBB|AdderSubtractor:Subtractor|adderFSM:AdderFSMBlok|state.init                       ; toplevel_sistem:kalkulator|kalkulator:blokKalkulator|FPB:FPBB|fsm_fpb:Control|cstate.s4                                                    ; 2.072             ;
; toplevel_sistem:kalkulator|kalkulator:blokKalkulator|divider:pembagian|AdderSubtractor:Subtractor|FSM:FSM_AdderSubtractor|Q[7]                  ; toplevel_sistem:kalkulator|kalkulator:blokKalkulator|divider:pembagian|AdderSubtractor:Subtractor|FSM:FSM_AdderSubtractor|mux21:OUTQ|f[7]  ; 2.042             ;
; toplevel_sistem:kalkulator|kalkulator:blokKalkulator|divider:pembagian|AdderSubtractor:Subtractor|FSM:FSM_AdderSubtractor|Q[6]                  ; toplevel_sistem:kalkulator|kalkulator:blokKalkulator|divider:pembagian|AdderSubtractor:Subtractor|FSM:FSM_AdderSubtractor|mux21:OUTQ|f[6]  ; 2.042             ;
; toplevel_sistem:kalkulator|AdderSubtractor:addersubs|FSM:FSM_AdderSubtractor|Q[40]                                                              ; toplevel_sistem:kalkulator|AdderSubtractor:addersubs|FSM:FSM_AdderSubtractor|state.s2                                                      ; 2.035             ;
; toplevel_sistem:kalkulator|AdderSubtractor:addersubs|FSM:FSM_AdderSubtractor|P[40]                                                              ; toplevel_sistem:kalkulator|AdderSubtractor:addersubs|FSM:FSM_AdderSubtractor|state.s2                                                      ; 2.035             ;
; toplevel_sistem:kalkulator|kalkulator:blokKalkulator|FPB:FPBB|AdderSubtractor:Subtractor|adderFSM:AdderFSMBlok|state.done                       ; toplevel_sistem:kalkulator|kalkulator:blokKalkulator|FPB:FPBB|fsm_fpb:Control|cstate.s7                                                    ; 2.011             ;
; toplevel_sistem:kalkulator|kalkulator:blokKalkulator|FPB:FPBB|AdderSubtractor:Subtractor|adderFSM:AdderFSMBlok|state.doneWithCary               ; toplevel_sistem:kalkulator|kalkulator:blokKalkulator|FPB:FPBB|fsm_fpb:Control|cstate.s7                                                    ; 2.011             ;
; toplevel_sistem:kalkulator|kalkulator:blokKalkulator|divider:pembagian|AdderSubtractor:Subtractor|FSM:FSM_AdderSubtractor|Q[38]                 ; toplevel_sistem:kalkulator|kalkulator:blokKalkulator|divider:pembagian|AdderSubtractor:Subtractor|FSM:FSM_AdderSubtractor|mux21:OUTQ|f[38] ; 1.986             ;
; toplevel_sistem:kalkulator|kalkulator:blokKalkulator|divider:pembagian|AdderSubtractor:Subtractor|FSM:FSM_AdderSubtractor|Q[37]                 ; toplevel_sistem:kalkulator|kalkulator:blokKalkulator|divider:pembagian|AdderSubtractor:Subtractor|FSM:FSM_AdderSubtractor|mux21:OUTQ|f[37] ; 1.986             ;
; toplevel_sistem:kalkulator|kalkulator:blokKalkulator|divider:pembagian|AdderSubtractor:Subtractor|FSM:FSM_AdderSubtractor|Q[36]                 ; toplevel_sistem:kalkulator|kalkulator:blokKalkulator|divider:pembagian|AdderSubtractor:Subtractor|FSM:FSM_AdderSubtractor|mux21:OUTQ|f[36] ; 1.986             ;
; toplevel_sistem:kalkulator|kalkulator:blokKalkulator|divider:pembagian|AdderSubtractor:Subtractor|FSM:FSM_AdderSubtractor|Q[26]                 ; toplevel_sistem:kalkulator|kalkulator:blokKalkulator|divider:pembagian|AdderSubtractor:Subtractor|FSM:FSM_AdderSubtractor|mux21:OUTQ|f[26] ; 1.986             ;
; toplevel_sistem:kalkulator|kalkulator:blokKalkulator|divider:pembagian|AdderSubtractor:Subtractor|FSM:FSM_AdderSubtractor|Q[25]                 ; toplevel_sistem:kalkulator|kalkulator:blokKalkulator|divider:pembagian|AdderSubtractor:Subtractor|FSM:FSM_AdderSubtractor|mux21:OUTQ|f[25] ; 1.986             ;
; toplevel_sistem:kalkulator|kalkulator:blokKalkulator|divider:pembagian|AdderSubtractor:Subtractor|FSM:FSM_AdderSubtractor|Q[20]                 ; toplevel_sistem:kalkulator|kalkulator:blokKalkulator|divider:pembagian|AdderSubtractor:Subtractor|FSM:FSM_AdderSubtractor|mux21:OUTQ|f[20] ; 1.986             ;
; toplevel_sistem:kalkulator|kalkulator:blokKalkulator|divider:pembagian|AdderSubtractor:Subtractor|FSM:FSM_AdderSubtractor|Q[18]                 ; toplevel_sistem:kalkulator|kalkulator:blokKalkulator|divider:pembagian|AdderSubtractor:Subtractor|FSM:FSM_AdderSubtractor|mux21:OUTQ|f[18] ; 1.986             ;
; toplevel_sistem:kalkulator|kalkulator:blokKalkulator|divider:pembagian|AdderSubtractor:Subtractor|FSM:FSM_AdderSubtractor|Q[1]                  ; toplevel_sistem:kalkulator|kalkulator:blokKalkulator|divider:pembagian|AdderSubtractor:Subtractor|FSM:FSM_AdderSubtractor|mux21:OUTQ|f[1]  ; 1.986             ;
; toplevel_sistem:kalkulator|kalkulator:blokKalkulator|divider:pembagian|AdderSubtractor:Subtractor|FSM:FSM_AdderSubtractor|Q[60]                 ; toplevel_sistem:kalkulator|kalkulator:blokKalkulator|divider:pembagian|AdderSubtractor:Subtractor|FSM:FSM_AdderSubtractor|mux21:OUTQ|f[60] ; 1.986             ;
; toplevel_sistem:kalkulator|kalkulator:blokKalkulator|divider:pembagian|AdderSubtractor:Subtractor|FSM:FSM_AdderSubtractor|Q[52]                 ; toplevel_sistem:kalkulator|kalkulator:blokKalkulator|divider:pembagian|AdderSubtractor:Subtractor|FSM:FSM_AdderSubtractor|mux21:OUTQ|f[52] ; 1.986             ;
; toplevel_sistem:kalkulator|kalkulator:blokKalkulator|divider:pembagian|AdderSubtractor:Subtractor|FSM:FSM_AdderSubtractor|Q[50]                 ; toplevel_sistem:kalkulator|kalkulator:blokKalkulator|divider:pembagian|AdderSubtractor:Subtractor|FSM:FSM_AdderSubtractor|mux21:OUTQ|f[50] ; 1.986             ;
; toplevel_sistem:kalkulator|kalkulator:blokKalkulator|divider:pembagian|AdderSubtractor:Subtractor|FSM:FSM_AdderSubtractor|Q[48]                 ; toplevel_sistem:kalkulator|kalkulator:blokKalkulator|divider:pembagian|AdderSubtractor:Subtractor|FSM:FSM_AdderSubtractor|mux21:OUTQ|f[48] ; 1.986             ;
; toplevel_sistem:kalkulator|kalkulator:blokKalkulator|divider:pembagian|AdderSubtractor:Subtractor|FSM:FSM_AdderSubtractor|P[39]                 ; toplevel_sistem:kalkulator|kalkulator:blokKalkulator|divider:pembagian|AdderSubtractor:Subtractor|FSM:FSM_AdderSubtractor|mux21:OUTP|f[39] ; 1.984             ;
; toplevel_sistem:kalkulator|kalkulator:blokKalkulator|divider:pembagian|AdderSubtractor:Subtractor|FSM:FSM_AdderSubtractor|P[78]                 ; toplevel_sistem:kalkulator|kalkulator:blokKalkulator|divider:pembagian|AdderSubtractor:Subtractor|FSM:FSM_AdderSubtractor|mux21:OUTP|f[78] ; 1.984             ;
; toplevel_sistem:kalkulator|kalkulator:blokKalkulator|divider:pembagian|AdderSubtractor:Subtractor|FSM:FSM_AdderSubtractor|P[77]                 ; toplevel_sistem:kalkulator|kalkulator:blokKalkulator|divider:pembagian|AdderSubtractor:Subtractor|FSM:FSM_AdderSubtractor|mux21:OUTP|f[77] ; 1.984             ;
; toplevel_sistem:kalkulator|kalkulator:blokKalkulator|divider:pembagian|AdderSubtractor:Subtractor|FSM:FSM_AdderSubtractor|P[76]                 ; toplevel_sistem:kalkulator|kalkulator:blokKalkulator|divider:pembagian|AdderSubtractor:Subtractor|FSM:FSM_AdderSubtractor|mux21:OUTP|f[76] ; 1.984             ;
; toplevel_sistem:kalkulator|kalkulator:blokKalkulator|divider:pembagian|AdderSubtractor:Subtractor|FSM:FSM_AdderSubtractor|P[75]                 ; toplevel_sistem:kalkulator|kalkulator:blokKalkulator|divider:pembagian|AdderSubtractor:Subtractor|FSM:FSM_AdderSubtractor|mux21:OUTP|f[75] ; 1.984             ;
; toplevel_sistem:kalkulator|kalkulator:blokKalkulator|divider:pembagian|AdderSubtractor:Subtractor|FSM:FSM_AdderSubtractor|P[74]                 ; toplevel_sistem:kalkulator|kalkulator:blokKalkulator|divider:pembagian|AdderSubtractor:Subtractor|FSM:FSM_AdderSubtractor|mux21:OUTP|f[74] ; 1.984             ;
; toplevel_sistem:kalkulator|kalkulator:blokKalkulator|divider:pembagian|AdderSubtractor:Subtractor|FSM:FSM_AdderSubtractor|P[67]                 ; toplevel_sistem:kalkulator|kalkulator:blokKalkulator|divider:pembagian|AdderSubtractor:Subtractor|FSM:FSM_AdderSubtractor|mux21:OUTP|f[67] ; 1.984             ;
; toplevel_sistem:kalkulator|kalkulator:blokKalkulator|divider:pembagian|AdderSubtractor:Subtractor|FSM:FSM_AdderSubtractor|P[66]                 ; toplevel_sistem:kalkulator|kalkulator:blokKalkulator|divider:pembagian|AdderSubtractor:Subtractor|FSM:FSM_AdderSubtractor|mux21:OUTP|f[66] ; 1.984             ;
; toplevel_sistem:kalkulator|kalkulator:blokKalkulator|divider:pembagian|AdderSubtractor:Subtractor|FSM:FSM_AdderSubtractor|P[58]                 ; toplevel_sistem:kalkulator|kalkulator:blokKalkulator|divider:pembagian|AdderSubtractor:Subtractor|FSM:FSM_AdderSubtractor|mux21:OUTP|f[58] ; 1.984             ;
; toplevel_sistem:kalkulator|kalkulator:blokKalkulator|divider:pembagian|AdderSubtractor:Subtractor|FSM:FSM_AdderSubtractor|P[57]                 ; toplevel_sistem:kalkulator|kalkulator:blokKalkulator|divider:pembagian|AdderSubtractor:Subtractor|FSM:FSM_AdderSubtractor|mux21:OUTP|f[57] ; 1.984             ;
; toplevel_sistem:kalkulator|kalkulator:blokKalkulator|divider:pembagian|AdderSubtractor:Subtractor|FSM:FSM_AdderSubtractor|P[56]                 ; toplevel_sistem:kalkulator|kalkulator:blokKalkulator|divider:pembagian|AdderSubtractor:Subtractor|FSM:FSM_AdderSubtractor|mux21:OUTP|f[56] ; 1.984             ;
; toplevel_sistem:kalkulator|kalkulator:blokKalkulator|divider:pembagian|AdderSubtractor:Subtractor|FSM:FSM_AdderSubtractor|P[55]                 ; toplevel_sistem:kalkulator|kalkulator:blokKalkulator|divider:pembagian|AdderSubtractor:Subtractor|FSM:FSM_AdderSubtractor|mux21:OUTP|f[55] ; 1.984             ;
; toplevel_sistem:kalkulator|kalkulator:blokKalkulator|divider:pembagian|AdderSubtractor:Subtractor|FSM:FSM_AdderSubtractor|P[53]                 ; toplevel_sistem:kalkulator|kalkulator:blokKalkulator|divider:pembagian|AdderSubtractor:Subtractor|FSM:FSM_AdderSubtractor|mux21:OUTP|f[53] ; 1.984             ;
; toplevel_sistem:kalkulator|kalkulator:blokKalkulator|divider:pembagian|AdderSubtractor:Subtractor|FSM:FSM_AdderSubtractor|P[52]                 ; toplevel_sistem:kalkulator|kalkulator:blokKalkulator|divider:pembagian|AdderSubtractor:Subtractor|FSM:FSM_AdderSubtractor|mux21:OUTP|f[52] ; 1.984             ;
; toplevel_sistem:kalkulator|kalkulator:blokKalkulator|divider:pembagian|AdderSubtractor:Subtractor|FSM:FSM_AdderSubtractor|P[51]                 ; toplevel_sistem:kalkulator|kalkulator:blokKalkulator|divider:pembagian|AdderSubtractor:Subtractor|FSM:FSM_AdderSubtractor|mux21:OUTP|f[51] ; 1.984             ;
; toplevel_sistem:kalkulator|kalkulator:blokKalkulator|divider:pembagian|AdderSubtractor:Subtractor|FSM:FSM_AdderSubtractor|P[49]                 ; toplevel_sistem:kalkulator|kalkulator:blokKalkulator|divider:pembagian|AdderSubtractor:Subtractor|FSM:FSM_AdderSubtractor|mux21:OUTP|f[49] ; 1.984             ;
; toplevel_sistem:kalkulator|kalkulator:blokKalkulator|divider:pembagian|AdderSubtractor:Subtractor|FSM:FSM_AdderSubtractor|P[48]                 ; toplevel_sistem:kalkulator|kalkulator:blokKalkulator|divider:pembagian|AdderSubtractor:Subtractor|FSM:FSM_AdderSubtractor|mux21:OUTP|f[48] ; 1.984             ;
; toplevel_sistem:kalkulator|kalkulator:blokKalkulator|divider:pembagian|AdderSubtractor:Subtractor|FSM:FSM_AdderSubtractor|P[47]                 ; toplevel_sistem:kalkulator|kalkulator:blokKalkulator|divider:pembagian|AdderSubtractor:Subtractor|FSM:FSM_AdderSubtractor|mux21:OUTP|f[47] ; 1.984             ;
; toplevel_sistem:kalkulator|kalkulator:blokKalkulator|divider:pembagian|AdderSubtractor:Subtractor|FSM:FSM_AdderSubtractor|P[45]                 ; toplevel_sistem:kalkulator|kalkulator:blokKalkulator|divider:pembagian|AdderSubtractor:Subtractor|FSM:FSM_AdderSubtractor|mux21:OUTP|f[45] ; 1.984             ;
; toplevel_sistem:kalkulator|kalkulator:blokKalkulator|divider:pembagian|AdderSubtractor:Subtractor|FSM:FSM_AdderSubtractor|P[44]                 ; toplevel_sistem:kalkulator|kalkulator:blokKalkulator|divider:pembagian|AdderSubtractor:Subtractor|FSM:FSM_AdderSubtractor|mux21:OUTP|f[44] ; 1.984             ;
; toplevel_sistem:kalkulator|kalkulator:blokKalkulator|divider:pembagian|AdderSubtractor:Subtractor|FSM:FSM_AdderSubtractor|P[79]                 ; toplevel_sistem:kalkulator|kalkulator:blokKalkulator|divider:pembagian|AdderSubtractor:Subtractor|FSM:FSM_AdderSubtractor|state.s1         ; 1.973             ;
; UART_convert:UART|state_send.shift                                                                                                              ; UART_convert:UART|REG_IN_BINER_SHIFT[10]                                                                                                   ; 1.960             ;
; toplevel_sistem:kalkulator|AdderSubtractor:addersubs|adderFSM:AdderFSMBlok|state.done                                                           ; UART_convert:UART|state_send.start                                                                                                         ; 1.940             ;
; toplevel_sistem:kalkulator|AdderSubtractor:addersubs|adderFSM:AdderFSMBlok|state.doneWithCary                                                   ; UART_convert:UART|state_send.start                                                                                                         ; 1.940             ;
; toplevel_sistem:kalkulator|kalkulator:blokKalkulator|divider:pembagian|AdderSubtractor:Subtractor|FSM:FSM_AdderSubtractor|P[38]                 ; toplevel_sistem:kalkulator|kalkulator:blokKalkulator|divider:pembagian|AdderSubtractor:Subtractor|FSM:FSM_AdderSubtractor|mux21:OUTP|f[38] ; 1.914             ;
; toplevel_sistem:kalkulator|kalkulator:blokKalkulator|Multiplication:perkalian|ParalelRegister2:reg_p|REG[18]                                    ; toplevel_sistem:kalkulator|kalkulator:blokKalkulator|Multiplication:perkalian|AdderSubtractor_M:AddSub|FSM_M:FSM_AdderSubtractor|Q[18]     ; 1.880             ;
; toplevel_sistem:kalkulator|kalkulator:blokKalkulator|Multiplication:perkalian|ParalelRegister2:reg_p|REG[17]                                    ; toplevel_sistem:kalkulator|kalkulator:blokKalkulator|Multiplication:perkalian|AdderSubtractor_M:AddSub|FSM_M:FSM_AdderSubtractor|Q[17]     ; 1.880             ;
; toplevel_sistem:kalkulator|kalkulator:blokKalkulator|Multiplication:perkalian|ParalelRegister2:reg_p|REG[20]                                    ; toplevel_sistem:kalkulator|kalkulator:blokKalkulator|Multiplication:perkalian|AdderSubtractor_M:AddSub|FSM_M:FSM_AdderSubtractor|Q[20]     ; 1.880             ;
; toplevel_sistem:kalkulator|kalkulator:blokKalkulator|Multiplication:perkalian|ParalelRegister2:reg_p|REG[19]                                    ; toplevel_sistem:kalkulator|kalkulator:blokKalkulator|Multiplication:perkalian|AdderSubtractor_M:AddSub|FSM_M:FSM_AdderSubtractor|Q[19]     ; 1.880             ;
; toplevel_sistem:kalkulator|kalkulator:blokKalkulator|Multiplication:perkalian|outFinal:OutputFinal|finalOut[11]                                 ; UART_convert:UART|REG_IN_BINER_SHIFT[11]                                                                                                   ; 1.872             ;
; toplevel_sistem:kalkulator|kalkulator:blokKalkulator|Multiplication:perkalian|ParalelRegister2:reg_p|REG[3]                                     ; toplevel_sistem:kalkulator|kalkulator:blokKalkulator|Multiplication:perkalian|AdderSubtractor_M:AddSub|FSM_M:FSM_AdderSubtractor|Q[3]      ; 1.871             ;
; toplevel_sistem:kalkulator|kalkulator:blokKalkulator|Multiplication:perkalian|ParalelRegister2:reg_p|REG[2]                                     ; toplevel_sistem:kalkulator|kalkulator:blokKalkulator|Multiplication:perkalian|AdderSubtractor_M:AddSub|FSM_M:FSM_AdderSubtractor|Q[2]      ; 1.871             ;
; toplevel_sistem:kalkulator|kalkulator:blokKalkulator|Multiplication:perkalian|ParalelRegister2:reg_p|REG[21]                                    ; toplevel_sistem:kalkulator|kalkulator:blokKalkulator|Multiplication:perkalian|AdderSubtractor_M:AddSub|FSM_M:FSM_AdderSubtractor|Q[21]     ; 1.870             ;
; toplevel_sistem:kalkulator|kalkulator:blokKalkulator|Multiplication:perkalian|ParalelRegister2:reg_p|REG[13]                                    ; toplevel_sistem:kalkulator|kalkulator:blokKalkulator|Multiplication:perkalian|AdderSubtractor_M:AddSub|FSM_M:FSM_AdderSubtractor|Q[13]     ; 1.870             ;
; toplevel_sistem:kalkulator|kalkulator:blokKalkulator|Multiplication:perkalian|ParalelRegister2:reg_p|REG[22]                                    ; toplevel_sistem:kalkulator|kalkulator:blokKalkulator|Multiplication:perkalian|AdderSubtractor_M:AddSub|FSM_M:FSM_AdderSubtractor|Q[22]     ; 1.870             ;
; toplevel_sistem:kalkulator|kalkulator:blokKalkulator|Multiplication:perkalian|ParalelRegister2:reg_p|REG[11]                                    ; toplevel_sistem:kalkulator|kalkulator:blokKalkulator|Multiplication:perkalian|AdderSubtractor_M:AddSub|FSM_M:FSM_AdderSubtractor|Q[11]     ; 1.869             ;
; toplevel_sistem:kalkulator|kalkulator:blokKalkulator|Multiplication:perkalian|ParalelRegister2:reg_p|REG[9]                                     ; toplevel_sistem:kalkulator|kalkulator:blokKalkulator|Multiplication:perkalian|AdderSubtractor_M:AddSub|FSM_M:FSM_AdderSubtractor|Q[9]      ; 1.869             ;
; toplevel_sistem:kalkulator|kalkulator:blokKalkulator|Multiplication:perkalian|ParalelRegister2:reg_p|REG[8]                                     ; toplevel_sistem:kalkulator|kalkulator:blokKalkulator|Multiplication:perkalian|AdderSubtractor_M:AddSub|FSM_M:FSM_AdderSubtractor|Q[8]      ; 1.869             ;
; toplevel_sistem:kalkulator|kalkulator:blokKalkulator|Multiplication:perkalian|ParalelRegister2:reg_p|REG[16]                                    ; toplevel_sistem:kalkulator|kalkulator:blokKalkulator|Multiplication:perkalian|AdderSubtractor_M:AddSub|FSM_M:FSM_AdderSubtractor|Q[16]     ; 1.867             ;
; toplevel_sistem:kalkulator|kalkulator:blokKalkulator|Multiplication:perkalian|ParalelRegister2:reg_p|REG[15]                                    ; toplevel_sistem:kalkulator|kalkulator:blokKalkulator|Multiplication:perkalian|AdderSubtractor_M:AddSub|FSM_M:FSM_AdderSubtractor|Q[15]     ; 1.867             ;
; toplevel_sistem:kalkulator|kalkulator:blokKalkulator|Multiplication:perkalian|ParalelRegister2:reg_p|REG[14]                                    ; toplevel_sistem:kalkulator|kalkulator:blokKalkulator|Multiplication:perkalian|AdderSubtractor_M:AddSub|FSM_M:FSM_AdderSubtractor|Q[14]     ; 1.867             ;
; toplevel_sistem:kalkulator|kalkulator:blokKalkulator|divider:pembagian|AdderSubtractor:Subtractor|FSM:FSM_AdderSubtractor|P[9]                  ; toplevel_sistem:kalkulator|kalkulator:blokKalkulator|divider:pembagian|AdderSubtractor:Subtractor|FSM:FSM_AdderSubtractor|mux21:OUTP|f[9]  ; 1.864             ;
; toplevel_sistem:kalkulator|kalkulator:blokKalkulator|divider:pembagian|AdderSubtractor:Subtractor|FSM:FSM_AdderSubtractor|P[8]                  ; toplevel_sistem:kalkulator|kalkulator:blokKalkulator|divider:pembagian|AdderSubtractor:Subtractor|FSM:FSM_AdderSubtractor|mux21:OUTP|f[8]  ; 1.864             ;
; toplevel_sistem:kalkulator|kalkulator:blokKalkulator|divider:pembagian|AdderSubtractor:Subtractor|FSM:FSM_AdderSubtractor|P[7]                  ; toplevel_sistem:kalkulator|kalkulator:blokKalkulator|divider:pembagian|AdderSubtractor:Subtractor|FSM:FSM_AdderSubtractor|mux21:OUTP|f[7]  ; 1.864             ;
; toplevel_sistem:kalkulator|kalkulator:blokKalkulator|divider:pembagian|AdderSubtractor:Subtractor|FSM:FSM_AdderSubtractor|P[6]                  ; toplevel_sistem:kalkulator|kalkulator:blokKalkulator|divider:pembagian|AdderSubtractor:Subtractor|FSM:FSM_AdderSubtractor|mux21:OUTP|f[6]  ; 1.864             ;
; toplevel_sistem:kalkulator|kalkulator:blokKalkulator|divider:pembagian|AdderSubtractor:Subtractor|FSM:FSM_AdderSubtractor|P[73]                 ; toplevel_sistem:kalkulator|kalkulator:blokKalkulator|divider:pembagian|AdderSubtractor:Subtractor|FSM:FSM_AdderSubtractor|mux21:OUTP|f[73] ; 1.864             ;
; toplevel_sistem:kalkulator|kalkulator:blokKalkulator|divider:pembagian|AdderSubtractor:Subtractor|FSM:FSM_AdderSubtractor|P[72]                 ; toplevel_sistem:kalkulator|kalkulator:blokKalkulator|divider:pembagian|AdderSubtractor:Subtractor|FSM:FSM_AdderSubtractor|mux21:OUTP|f[72] ; 1.864             ;
; toplevel_sistem:kalkulator|kalkulator:blokKalkulator|divider:pembagian|AdderSubtractor:Subtractor|FSM:FSM_AdderSubtractor|P[71]                 ; toplevel_sistem:kalkulator|kalkulator:blokKalkulator|divider:pembagian|AdderSubtractor:Subtractor|FSM:FSM_AdderSubtractor|mux21:OUTP|f[71] ; 1.864             ;
; toplevel_sistem:kalkulator|kalkulator:blokKalkulator|divider:pembagian|AdderSubtractor:Subtractor|FSM:FSM_AdderSubtractor|P[70]                 ; toplevel_sistem:kalkulator|kalkulator:blokKalkulator|divider:pembagian|AdderSubtractor:Subtractor|FSM:FSM_AdderSubtractor|mux21:OUTP|f[70] ; 1.864             ;
; toplevel_sistem:kalkulator|kalkulator:blokKalkulator|divider:pembagian|AdderSubtractor:Subtractor|FSM:FSM_AdderSubtractor|P[5]                  ; toplevel_sistem:kalkulator|kalkulator:blokKalkulator|divider:pembagian|AdderSubtractor:Subtractor|FSM:FSM_AdderSubtractor|mux21:OUTP|f[5]  ; 1.864             ;
; toplevel_sistem:kalkulator|kalkulator:blokKalkulator|divider:pembagian|AdderSubtractor:Subtractor|FSM:FSM_AdderSubtractor|P[4]                  ; toplevel_sistem:kalkulator|kalkulator:blokKalkulator|divider:pembagian|AdderSubtractor:Subtractor|FSM:FSM_AdderSubtractor|mux21:OUTP|f[4]  ; 1.864             ;
; toplevel_sistem:kalkulator|kalkulator:blokKalkulator|divider:pembagian|AdderSubtractor:Subtractor|FSM:FSM_AdderSubtractor|P[3]                  ; toplevel_sistem:kalkulator|kalkulator:blokKalkulator|divider:pembagian|AdderSubtractor:Subtractor|FSM:FSM_AdderSubtractor|mux21:OUTP|f[3]  ; 1.864             ;
; toplevel_sistem:kalkulator|kalkulator:blokKalkulator|divider:pembagian|AdderSubtractor:Subtractor|FSM:FSM_AdderSubtractor|P[64]                 ; toplevel_sistem:kalkulator|kalkulator:blokKalkulator|divider:pembagian|AdderSubtractor:Subtractor|FSM:FSM_AdderSubtractor|mux21:OUTP|f[64] ; 1.864             ;
; toplevel_sistem:kalkulator|kalkulator:blokKalkulator|divider:pembagian|AdderSubtractor:Subtractor|FSM:FSM_AdderSubtractor|P[63]                 ; toplevel_sistem:kalkulator|kalkulator:blokKalkulator|divider:pembagian|AdderSubtractor:Subtractor|FSM:FSM_AdderSubtractor|mux21:OUTP|f[63] ; 1.864             ;
; toplevel_sistem:kalkulator|kalkulator:blokKalkulator|divider:pembagian|AdderSubtractor:Subtractor|FSM:FSM_AdderSubtractor|P[62]                 ; toplevel_sistem:kalkulator|kalkulator:blokKalkulator|divider:pembagian|AdderSubtractor:Subtractor|FSM:FSM_AdderSubtractor|mux21:OUTP|f[62] ; 1.864             ;
; toplevel_sistem:kalkulator|kalkulator:blokKalkulator|divider:pembagian|AdderSubtractor:Subtractor|FSM:FSM_AdderSubtractor|P[60]                 ; toplevel_sistem:kalkulator|kalkulator:blokKalkulator|divider:pembagian|AdderSubtractor:Subtractor|FSM:FSM_AdderSubtractor|mux21:OUTP|f[60] ; 1.864             ;
; toplevel_sistem:kalkulator|kalkulator:blokKalkulator|divider:pembagian|AdderSubtractor:Subtractor|FSM:FSM_AdderSubtractor|P[50]                 ; toplevel_sistem:kalkulator|kalkulator:blokKalkulator|divider:pembagian|AdderSubtractor:Subtractor|FSM:FSM_AdderSubtractor|mux21:OUTP|f[50] ; 1.864             ;
+-------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------+-------------------+
Note: This table only shows the top 100 path(s) that have the largest delay added for hold.


+-----------------+
; Fitter Messages ;
+-----------------+
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 8 of the 8 processors detected
Info (119006): Selected device EP4CE6E22C8 for design "kalkulator-integer-vhdl"
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Info (171003): Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time
Warning (292013): Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature.
Info (176444): Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices
    Info (176445): Device EP4CE10E22C8 is compatible
    Info (176445): Device EP4CE15E22C8 is compatible
    Info (176445): Device EP4CE22E22C8 is compatible
Info (169124): Fitter converted 5 user pins into dedicated programming pins
    Info (169125): Pin ~ALTERA_ASDO_DATA1~ is reserved at location 6
    Info (169125): Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location 8
    Info (169125): Pin ~ALTERA_DCLK~ is reserved at location 12
    Info (169125): Pin ~ALTERA_DATA0~ is reserved at location 13
    Info (169125): Pin ~ALTERA_nCEO~ is reserved at location 101
Warning (15714): Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details
Warning (335093): The Timing Analyzer is analyzing 756 combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the "User-Specified and Inferred Latches" table in the Analysis & Synthesis report.
Critical Warning (332012): Synopsys Design Constraints File file not found: 'kalkulator-integer-vhdl.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design.
Info (332144): No user constrained base clocks found in the design
Info (332097): The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network.
    Info (332098): Cell: kalkulator|S[0]~4  from: datab  to: combout
    Info (332098): Cell: kalkulator|blokKalkulator|pembagian|hasil_mod_fix|FSM_AdderSubtractor|AdderSubtractor~0  from: datad  to: combout
    Info (332098): Cell: kalkulator|blokKalkulator|perkalian|AddSub|FSM_AdderSubtractor|AdderSubtractor~4  from: dataa  to: combout
    Info (332098): Cell: kalkulator|blokKalkulator|perkalian|AddSub|FSM_AdderSubtractor|AdderSubtractor~4  from: datab  to: combout
Info (332143): No user constrained clock uncertainty found in the design. Calling "derive_clock_uncertainty"
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties.
Info (332130): Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time.
Info (176353): Automatically promoted node clk~input (placed in PIN 23 (CLK1, DIFFCLK_0n)) File: D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/top_kalkulator_integer.vhd Line: 14
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G2
    Info (176356): Following destination nodes may be non-global or may not use global or regional clocks
        Info (176357): Destination node UART_convert:UART|REG_M[1] File: D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/UART_convert.vhd Line: 254
        Info (176357): Destination node UART_convert:UART|REG_M[2] File: D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/UART_convert.vhd Line: 254
Info (176353): Automatically promoted node CLOCK_ALL  File: D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/top_kalkulator_integer.vhd Line: 106
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock
    Info (176356): Following destination nodes may be non-global or may not use global or regional clocks
        Info (176357): Destination node toplevel_sistem:kalkulator|kalkulator:blokKalkulator|Multiplication:perkalian|FSM_Multi:control|cState.R File: D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/fsm_multi.vhd Line: 31
        Info (176357): Destination node toplevel_sistem:kalkulator|kalkulator:blokKalkulator|Multiplication:perkalian|FSM_Multi:control|cState.Q File: D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/fsm_multi.vhd Line: 31
        Info (176357): Destination node toplevel_sistem:kalkulator|kalkulator:blokKalkulator|Multiplication:perkalian|FSM_Multi:control|cState.S File: D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/fsm_multi.vhd Line: 31
        Info (176357): Destination node toplevel_sistem:kalkulator|kalkulator:blokKalkulator|FPB:FPBB|fsm_fpb:Control|cstate.s9 File: D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/fsm_fpb.vhd Line: 22
        Info (176357): Destination node toplevel_sistem:kalkulator|kalkulator:blokKalkulator|Multiplication:perkalian|FSM_Multi:control|cState.J File: D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/fsm_multi.vhd Line: 31
        Info (176357): Destination node toplevel_sistem:kalkulator|kalkulator:blokKalkulator|Multiplication:perkalian|FSM_Multi:control|cState.L File: D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/fsm_multi.vhd Line: 31
        Info (176357): Destination node toplevel_sistem:kalkulator|kalkulator:blokKalkulator|Multiplication:perkalian|FSM_Multi:control|cState.M File: D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/fsm_multi.vhd Line: 31
        Info (176357): Destination node toplevel_sistem:kalkulator|kalkulator:blokKalkulator|Multiplication:perkalian|FSM_Multi:control|cState.F File: D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/fsm_multi.vhd Line: 31
        Info (176357): Destination node toplevel_sistem:kalkulator|kalkulator:blokKalkulator|Multiplication:perkalian|FSM_Multi:control|cState.H File: D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/fsm_multi.vhd Line: 31
        Info (176357): Destination node toplevel_sistem:kalkulator|kalkulator:blokKalkulator|Multiplication:perkalian|FSM_Multi:control|cState.I File: D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/fsm_multi.vhd Line: 31
        Info (176358): Non-global destination nodes limited to 10 nodes
Info (176353): Automatically promoted node UART_convert:UART|clk_send  File: D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/UART_convert.vhd Line: 120
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock
    Info (176356): Following destination nodes may be non-global or may not use global or regional clocks
        Info (176357): Destination node UART_convert:UART|clk_send~0 File: D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/UART_convert.vhd Line: 120
Info (176353): Automatically promoted node toplevel_sistem:kalkulator|kalkulator:blokKalkulator|divider:pembagian|dividerfsm:FSMDivider|SubtractON[1]  File: D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/dividerfsm.vhd Line: 125
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock
    Info (176356): Following destination nodes may be non-global or may not use global or regional clocks
        Info (176357): Destination node toplevel_sistem:kalkulator|kalkulator:blokKalkulator|divider:pembagian|AdderSubtractor:Subtractor|FSM:FSM_AdderSubtractor|state~13 File: D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/fsm.vhd Line: 63
        Info (176357): Destination node toplevel_sistem:kalkulator|kalkulator:blokKalkulator|divider:pembagian|AdderSubtractor:Subtractor|FSM:FSM_AdderSubtractor|state~14 File: D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/fsm.vhd Line: 63
Info (176353): Automatically promoted node toplevel_sistem:kalkulator|kalkulator:blokKalkulator|divider:pembagian|dividerfsm:FSMDivider|CT_IN  File: D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/dividerfsm.vhd Line: 9
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock
Info (176353): Automatically promoted node toplevel_sistem:kalkulator|kalkulator:blokKalkulator|FPB:FPBB|fsm_fpb:Control|WideOr11~0  File: D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/fsm_fpb.vhd Line: 37
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock
    Info (176356): Following destination nodes may be non-global or may not use global or regional clocks
        Info (176357): Destination node toplevel_sistem:kalkulator|kalkulator:blokKalkulator|FPB:FPBB|AdderSubtractor:Subtractor|FSM:FSM_AdderSubtractor|state~13 File: D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/fsm.vhd Line: 63
        Info (176357): Destination node toplevel_sistem:kalkulator|kalkulator:blokKalkulator|FPB:FPBB|AdderSubtractor:Subtractor|FSM:FSM_AdderSubtractor|state~14 File: D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/fsm.vhd Line: 63
Info (176353): Automatically promoted node toplevel_sistem:kalkulator|kalkulator:blokKalkulator|divider:pembagian|dividerfsm:FSMDivider|CT_R  File: D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/dividerfsm.vhd Line: 9
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock
Info (176353): Automatically promoted node toplevel_sistem:kalkulator|kalkulator:blokKalkulator|divider:pembagian|AdderSubtractor:hasil_mod_fix|FSM:FSM_AdderSubtractor|AdderSubtractor~0 
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock
Info (176353): Automatically promoted node toplevel_sistem:kalkulator|kalkulator:blokKalkulator|Multiplication:perkalian|AdderSubtractor_M:AddSub|FSM_M:FSM_AdderSubtractor|AdderSubtractor~4 
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock
Info (176353): Automatically promoted node toplevel_sistem:kalkulator|S[0]~4  File: D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/toplevel_sistem.vhd Line: 18
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock
    Info (176356): Following destination nodes may be non-global or may not use global or regional clocks
        Info (176357): Destination node UART_convert:UART|isNegatif File: D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/UART_convert.vhd Line: 130
        Info (176357): Destination node UART_convert:UART|SendData~0
        Info (176357): Destination node toplevel_sistem:kalkulator|S[0]~5 File: D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/toplevel_sistem.vhd Line: 18
        Info (176357): Destination node UART_convert:UART|Selector363~3 File: D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/UART_convert.vhd Line: 513
        Info (176357): Destination node UART_convert:UART|Selector365~3 File: D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/UART_convert.vhd Line: 513
        Info (176357): Destination node UART_convert:UART|Selector367~3 File: D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/UART_convert.vhd Line: 513
        Info (176357): Destination node UART_convert:UART|Selector369~3 File: D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/UART_convert.vhd Line: 513
        Info (176357): Destination node UART_convert:UART|Selector371~3 File: D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/UART_convert.vhd Line: 513
        Info (176357): Destination node UART_convert:UART|Selector373~3 File: D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/UART_convert.vhd Line: 513
        Info (176357): Destination node UART_convert:UART|Selector375~3 File: D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/UART_convert.vhd Line: 513
        Info (176358): Non-global destination nodes limited to 10 nodes
Info (176233): Starting register packing
Info (176235): Finished register packing
    Extra Info (176219): No registers were packed into other blocks
Warning (15705): Ignored locations or region assignments to the following nodes
    Warning (15706): Node "button_reset" is assigned to location or region, but does not exist in design
Info (171121): Fitter preparation operations ending: elapsed time is 00:00:04
Info (14896): Fitter has disabled Advanced Physical Optimization because it is not supported for the current family.
Info (170189): Fitter placement preparation operations beginning
Info (170190): Fitter placement preparation operations ending: elapsed time is 00:00:01
Info (170191): Fitter placement operations beginning
Info (170137): Fitter placement was successful
Info (170192): Fitter placement operations ending: elapsed time is 00:00:15
Info (170193): Fitter routing operations beginning
Info (170089): 2e+03 ns of routing delay (approximately 5.5% of available device routing delay) has been added to meet hold timing. For more information, refer to the Estimated Delay Added for Hold Timing section in the Fitter report.
Info (170195): Router estimated average interconnect usage is 12% of the available device resources
    Info (170196): Router estimated peak interconnect usage is 21% of the available device resources in the region that extends from location X11_Y12 to location X22_Y24
Info (170199): The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time.
    Info (170201): Optimizations that may affect the design's routability were skipped
Info (170194): Fitter routing operations ending: elapsed time is 00:00:21
Info (11888): Total time spent on timing analysis during the Fitter is 11.85 seconds.
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (11218): Fitter post-fit operations ending: elapsed time is 00:00:03
Warning (171167): Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information.
Info (144001): Generated suppressed messages file D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/output_files/kalkulator-integer-vhdl.fit.smsg
Info: Quartus Prime Fitter was successful. 0 errors, 8 warnings
    Info: Peak virtual memory: 5964 megabytes
    Info: Processing ended: Tue Dec  5 18:23:22 2023
    Info: Elapsed time: 00:00:50
    Info: Total CPU time (on all processors): 00:00:35


+----------------------------+
; Fitter Suppressed Messages ;
+----------------------------+
The suppressed messages can be found in D:/1. Cloud/OneDrive - Institut Teknologi Bandung/A. ITB-STEI/Akademik/3. Semester 3/EL2002 Sistem Digital/Tugas Besar/VHDL/kalkulator-vhdl/output_files/kalkulator-integer-vhdl.fit.smsg.


