<profile>
    <ReportVersion>
        <Version>2023.2</Version>
    </ReportVersion>
    <UserAssignments>
        <unit>ns</unit>
        <ProductFamily>virtexuplusHBM</ProductFamily>
        <Part>xcu55c-fsvh2892-2L-e</Part>
        <TopModelName>kernel_nlp_slr0</TopModelName>
        <TargetClockPeriod>4.55</TargetClockPeriod>
        <ClockUncertainty>1.23</ClockUncertainty>
        <FlowTarget>vitis</FlowTarget>
    </UserAssignments>
    <PerformanceEstimates>
        <PipelineType>dataflow</PipelineType>
        <SummaryOfTimingAnalysis>
            <unit>ns</unit>
            <EstimatedClockPeriod>3.318</EstimatedClockPeriod>
        </SummaryOfTimingAnalysis>
        <SummaryOfOverallLatency>
            <unit>clock cycles</unit>
            <Best-caseLatency>48016</Best-caseLatency>
            <Average-caseLatency>48016</Average-caseLatency>
            <Worst-caseLatency>54598</Worst-caseLatency>
            <Best-caseRealTimeLatency>0.218 ms</Best-caseRealTimeLatency>
            <Average-caseRealTimeLatency>0.218 ms</Average-caseRealTimeLatency>
            <Worst-caseRealTimeLatency>0.248 ms</Worst-caseRealTimeLatency>
            <DataflowPipelineThroughput>
                <range>
                    <min>33530</min>
                    <max>54526</max>
                </range>
            </DataflowPipelineThroughput>
            <Interval-min>33530</Interval-min>
            <Interval-max>54526</Interval-max>
        </SummaryOfOverallLatency>
        <SummaryOfViolations>
            <IssueType>-</IssueType>
            <ViolationType>-</ViolationType>
            <SourceLocation>/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:619</SourceLocation>
        </SummaryOfViolations>
    </PerformanceEstimates>
    <AreaEstimates>
        <Resources>
            <BRAM_18K>519</BRAM_18K>
            <DSP>1450</DSP>
            <FF>267296</FF>
            <LUT>214196</LUT>
            <URAM>0</URAM>
        </Resources>
        <AvailableResources>
            <BRAM_18K>4032</BRAM_18K>
            <DSP>9024</DSP>
            <FF>2607360</FF>
            <LUT>1303680</LUT>
            <URAM>960</URAM>
        </AvailableResources>
    </AreaEstimates>
    <InterfaceSummary>
        <RtlPorts>
            <name>s_axi_control_AWVALID</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_AWREADY</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_AWADDR</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>7</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_WVALID</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_WREADY</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_WDATA</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_WSTRB</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_ARVALID</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_ARREADY</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_ARADDR</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>7</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_RVALID</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_RREADY</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_RDATA</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_RRESP</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_BVALID</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_BREADY</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_BRESP</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>ap_clk</name>
            <Object>kernel_nlp_slr0</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_chain</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>ap_rst_n</name>
            <Object>kernel_nlp_slr0</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_chain</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>interrupt</name>
            <Object>kernel_nlp_slr0</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_chain</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_vA_for_task1_AWVALID</name>
            <Object>kernel_vA_for_task1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_vA_for_task1_AWREADY</name>
            <Object>kernel_vA_for_task1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_vA_for_task1_AWADDR</name>
            <Object>kernel_vA_for_task1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>64</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_vA_for_task1_AWID</name>
            <Object>kernel_vA_for_task1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_vA_for_task1_AWLEN</name>
            <Object>kernel_vA_for_task1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>8</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_vA_for_task1_AWSIZE</name>
            <Object>kernel_vA_for_task1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_vA_for_task1_AWBURST</name>
            <Object>kernel_vA_for_task1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_vA_for_task1_AWLOCK</name>
            <Object>kernel_vA_for_task1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_vA_for_task1_AWCACHE</name>
            <Object>kernel_vA_for_task1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_vA_for_task1_AWPROT</name>
            <Object>kernel_vA_for_task1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_vA_for_task1_AWQOS</name>
            <Object>kernel_vA_for_task1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_vA_for_task1_AWREGION</name>
            <Object>kernel_vA_for_task1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_vA_for_task1_AWUSER</name>
            <Object>kernel_vA_for_task1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_vA_for_task1_WVALID</name>
            <Object>kernel_vA_for_task1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_vA_for_task1_WREADY</name>
            <Object>kernel_vA_for_task1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_vA_for_task1_WDATA</name>
            <Object>kernel_vA_for_task1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>512</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_vA_for_task1_WSTRB</name>
            <Object>kernel_vA_for_task1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>64</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_vA_for_task1_WLAST</name>
            <Object>kernel_vA_for_task1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_vA_for_task1_WID</name>
            <Object>kernel_vA_for_task1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_vA_for_task1_WUSER</name>
            <Object>kernel_vA_for_task1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_vA_for_task1_ARVALID</name>
            <Object>kernel_vA_for_task1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_vA_for_task1_ARREADY</name>
            <Object>kernel_vA_for_task1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_vA_for_task1_ARADDR</name>
            <Object>kernel_vA_for_task1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>64</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_vA_for_task1_ARID</name>
            <Object>kernel_vA_for_task1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_vA_for_task1_ARLEN</name>
            <Object>kernel_vA_for_task1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>8</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_vA_for_task1_ARSIZE</name>
            <Object>kernel_vA_for_task1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_vA_for_task1_ARBURST</name>
            <Object>kernel_vA_for_task1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_vA_for_task1_ARLOCK</name>
            <Object>kernel_vA_for_task1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_vA_for_task1_ARCACHE</name>
            <Object>kernel_vA_for_task1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_vA_for_task1_ARPROT</name>
            <Object>kernel_vA_for_task1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_vA_for_task1_ARQOS</name>
            <Object>kernel_vA_for_task1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_vA_for_task1_ARREGION</name>
            <Object>kernel_vA_for_task1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_vA_for_task1_ARUSER</name>
            <Object>kernel_vA_for_task1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_vA_for_task1_RVALID</name>
            <Object>kernel_vA_for_task1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_vA_for_task1_RREADY</name>
            <Object>kernel_vA_for_task1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_vA_for_task1_RDATA</name>
            <Object>kernel_vA_for_task1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>512</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_vA_for_task1_RLAST</name>
            <Object>kernel_vA_for_task1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_vA_for_task1_RID</name>
            <Object>kernel_vA_for_task1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_vA_for_task1_RUSER</name>
            <Object>kernel_vA_for_task1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_vA_for_task1_RRESP</name>
            <Object>kernel_vA_for_task1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_vA_for_task1_BVALID</name>
            <Object>kernel_vA_for_task1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_vA_for_task1_BREADY</name>
            <Object>kernel_vA_for_task1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_vA_for_task1_BRESP</name>
            <Object>kernel_vA_for_task1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_vA_for_task1_BID</name>
            <Object>kernel_vA_for_task1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_vA_for_task1_BUSER</name>
            <Object>kernel_vA_for_task1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_vB_for_task1_AWVALID</name>
            <Object>kernel_vB_for_task1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_vB_for_task1_AWREADY</name>
            <Object>kernel_vB_for_task1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_vB_for_task1_AWADDR</name>
            <Object>kernel_vB_for_task1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>64</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_vB_for_task1_AWID</name>
            <Object>kernel_vB_for_task1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_vB_for_task1_AWLEN</name>
            <Object>kernel_vB_for_task1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>8</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_vB_for_task1_AWSIZE</name>
            <Object>kernel_vB_for_task1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_vB_for_task1_AWBURST</name>
            <Object>kernel_vB_for_task1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_vB_for_task1_AWLOCK</name>
            <Object>kernel_vB_for_task1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_vB_for_task1_AWCACHE</name>
            <Object>kernel_vB_for_task1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_vB_for_task1_AWPROT</name>
            <Object>kernel_vB_for_task1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_vB_for_task1_AWQOS</name>
            <Object>kernel_vB_for_task1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_vB_for_task1_AWREGION</name>
            <Object>kernel_vB_for_task1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_vB_for_task1_AWUSER</name>
            <Object>kernel_vB_for_task1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_vB_for_task1_WVALID</name>
            <Object>kernel_vB_for_task1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_vB_for_task1_WREADY</name>
            <Object>kernel_vB_for_task1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_vB_for_task1_WDATA</name>
            <Object>kernel_vB_for_task1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>512</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_vB_for_task1_WSTRB</name>
            <Object>kernel_vB_for_task1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>64</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_vB_for_task1_WLAST</name>
            <Object>kernel_vB_for_task1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_vB_for_task1_WID</name>
            <Object>kernel_vB_for_task1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_vB_for_task1_WUSER</name>
            <Object>kernel_vB_for_task1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_vB_for_task1_ARVALID</name>
            <Object>kernel_vB_for_task1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_vB_for_task1_ARREADY</name>
            <Object>kernel_vB_for_task1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_vB_for_task1_ARADDR</name>
            <Object>kernel_vB_for_task1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>64</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_vB_for_task1_ARID</name>
            <Object>kernel_vB_for_task1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_vB_for_task1_ARLEN</name>
            <Object>kernel_vB_for_task1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>8</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_vB_for_task1_ARSIZE</name>
            <Object>kernel_vB_for_task1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_vB_for_task1_ARBURST</name>
            <Object>kernel_vB_for_task1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_vB_for_task1_ARLOCK</name>
            <Object>kernel_vB_for_task1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_vB_for_task1_ARCACHE</name>
            <Object>kernel_vB_for_task1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_vB_for_task1_ARPROT</name>
            <Object>kernel_vB_for_task1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_vB_for_task1_ARQOS</name>
            <Object>kernel_vB_for_task1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_vB_for_task1_ARREGION</name>
            <Object>kernel_vB_for_task1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_vB_for_task1_ARUSER</name>
            <Object>kernel_vB_for_task1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_vB_for_task1_RVALID</name>
            <Object>kernel_vB_for_task1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_vB_for_task1_RREADY</name>
            <Object>kernel_vB_for_task1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_vB_for_task1_RDATA</name>
            <Object>kernel_vB_for_task1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>512</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_vB_for_task1_RLAST</name>
            <Object>kernel_vB_for_task1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_vB_for_task1_RID</name>
            <Object>kernel_vB_for_task1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_vB_for_task1_RUSER</name>
            <Object>kernel_vB_for_task1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_vB_for_task1_RRESP</name>
            <Object>kernel_vB_for_task1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_vB_for_task1_BVALID</name>
            <Object>kernel_vB_for_task1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_vB_for_task1_BREADY</name>
            <Object>kernel_vB_for_task1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_vB_for_task1_BRESP</name>
            <Object>kernel_vB_for_task1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_vB_for_task1_BID</name>
            <Object>kernel_vB_for_task1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_vB_for_task1_BUSER</name>
            <Object>kernel_vB_for_task1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_vC_for_task3_AWVALID</name>
            <Object>kernel_vC_for_task3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_vC_for_task3_AWREADY</name>
            <Object>kernel_vC_for_task3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_vC_for_task3_AWADDR</name>
            <Object>kernel_vC_for_task3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>64</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_vC_for_task3_AWID</name>
            <Object>kernel_vC_for_task3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_vC_for_task3_AWLEN</name>
            <Object>kernel_vC_for_task3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>8</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_vC_for_task3_AWSIZE</name>
            <Object>kernel_vC_for_task3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_vC_for_task3_AWBURST</name>
            <Object>kernel_vC_for_task3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_vC_for_task3_AWLOCK</name>
            <Object>kernel_vC_for_task3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_vC_for_task3_AWCACHE</name>
            <Object>kernel_vC_for_task3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_vC_for_task3_AWPROT</name>
            <Object>kernel_vC_for_task3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_vC_for_task3_AWQOS</name>
            <Object>kernel_vC_for_task3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_vC_for_task3_AWREGION</name>
            <Object>kernel_vC_for_task3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_vC_for_task3_AWUSER</name>
            <Object>kernel_vC_for_task3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_vC_for_task3_WVALID</name>
            <Object>kernel_vC_for_task3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_vC_for_task3_WREADY</name>
            <Object>kernel_vC_for_task3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_vC_for_task3_WDATA</name>
            <Object>kernel_vC_for_task3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>512</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_vC_for_task3_WSTRB</name>
            <Object>kernel_vC_for_task3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>64</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_vC_for_task3_WLAST</name>
            <Object>kernel_vC_for_task3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_vC_for_task3_WID</name>
            <Object>kernel_vC_for_task3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_vC_for_task3_WUSER</name>
            <Object>kernel_vC_for_task3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_vC_for_task3_ARVALID</name>
            <Object>kernel_vC_for_task3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_vC_for_task3_ARREADY</name>
            <Object>kernel_vC_for_task3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_vC_for_task3_ARADDR</name>
            <Object>kernel_vC_for_task3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>64</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_vC_for_task3_ARID</name>
            <Object>kernel_vC_for_task3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_vC_for_task3_ARLEN</name>
            <Object>kernel_vC_for_task3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>8</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_vC_for_task3_ARSIZE</name>
            <Object>kernel_vC_for_task3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_vC_for_task3_ARBURST</name>
            <Object>kernel_vC_for_task3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_vC_for_task3_ARLOCK</name>
            <Object>kernel_vC_for_task3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_vC_for_task3_ARCACHE</name>
            <Object>kernel_vC_for_task3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_vC_for_task3_ARPROT</name>
            <Object>kernel_vC_for_task3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_vC_for_task3_ARQOS</name>
            <Object>kernel_vC_for_task3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_vC_for_task3_ARREGION</name>
            <Object>kernel_vC_for_task3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_vC_for_task3_ARUSER</name>
            <Object>kernel_vC_for_task3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_vC_for_task3_RVALID</name>
            <Object>kernel_vC_for_task3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_vC_for_task3_RREADY</name>
            <Object>kernel_vC_for_task3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_vC_for_task3_RDATA</name>
            <Object>kernel_vC_for_task3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>512</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_vC_for_task3_RLAST</name>
            <Object>kernel_vC_for_task3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_vC_for_task3_RID</name>
            <Object>kernel_vC_for_task3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_vC_for_task3_RUSER</name>
            <Object>kernel_vC_for_task3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_vC_for_task3_RRESP</name>
            <Object>kernel_vC_for_task3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_vC_for_task3_BVALID</name>
            <Object>kernel_vC_for_task3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_vC_for_task3_BREADY</name>
            <Object>kernel_vC_for_task3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_vC_for_task3_BRESP</name>
            <Object>kernel_vC_for_task3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_vC_for_task3_BID</name>
            <Object>kernel_vC_for_task3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_vC_for_task3_BUSER</name>
            <Object>kernel_vC_for_task3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_vD_for_task3_AWVALID</name>
            <Object>kernel_vD_for_task3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_vD_for_task3_AWREADY</name>
            <Object>kernel_vD_for_task3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_vD_for_task3_AWADDR</name>
            <Object>kernel_vD_for_task3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>64</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_vD_for_task3_AWID</name>
            <Object>kernel_vD_for_task3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_vD_for_task3_AWLEN</name>
            <Object>kernel_vD_for_task3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>8</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_vD_for_task3_AWSIZE</name>
            <Object>kernel_vD_for_task3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_vD_for_task3_AWBURST</name>
            <Object>kernel_vD_for_task3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_vD_for_task3_AWLOCK</name>
            <Object>kernel_vD_for_task3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_vD_for_task3_AWCACHE</name>
            <Object>kernel_vD_for_task3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_vD_for_task3_AWPROT</name>
            <Object>kernel_vD_for_task3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_vD_for_task3_AWQOS</name>
            <Object>kernel_vD_for_task3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_vD_for_task3_AWREGION</name>
            <Object>kernel_vD_for_task3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_vD_for_task3_AWUSER</name>
            <Object>kernel_vD_for_task3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_vD_for_task3_WVALID</name>
            <Object>kernel_vD_for_task3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_vD_for_task3_WREADY</name>
            <Object>kernel_vD_for_task3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_vD_for_task3_WDATA</name>
            <Object>kernel_vD_for_task3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>256</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_vD_for_task3_WSTRB</name>
            <Object>kernel_vD_for_task3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_vD_for_task3_WLAST</name>
            <Object>kernel_vD_for_task3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_vD_for_task3_WID</name>
            <Object>kernel_vD_for_task3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_vD_for_task3_WUSER</name>
            <Object>kernel_vD_for_task3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_vD_for_task3_ARVALID</name>
            <Object>kernel_vD_for_task3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_vD_for_task3_ARREADY</name>
            <Object>kernel_vD_for_task3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_vD_for_task3_ARADDR</name>
            <Object>kernel_vD_for_task3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>64</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_vD_for_task3_ARID</name>
            <Object>kernel_vD_for_task3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_vD_for_task3_ARLEN</name>
            <Object>kernel_vD_for_task3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>8</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_vD_for_task3_ARSIZE</name>
            <Object>kernel_vD_for_task3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_vD_for_task3_ARBURST</name>
            <Object>kernel_vD_for_task3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_vD_for_task3_ARLOCK</name>
            <Object>kernel_vD_for_task3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_vD_for_task3_ARCACHE</name>
            <Object>kernel_vD_for_task3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_vD_for_task3_ARPROT</name>
            <Object>kernel_vD_for_task3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_vD_for_task3_ARQOS</name>
            <Object>kernel_vD_for_task3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_vD_for_task3_ARREGION</name>
            <Object>kernel_vD_for_task3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_vD_for_task3_ARUSER</name>
            <Object>kernel_vD_for_task3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_vD_for_task3_RVALID</name>
            <Object>kernel_vD_for_task3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_vD_for_task3_RREADY</name>
            <Object>kernel_vD_for_task3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_vD_for_task3_RDATA</name>
            <Object>kernel_vD_for_task3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>256</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_vD_for_task3_RLAST</name>
            <Object>kernel_vD_for_task3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_vD_for_task3_RID</name>
            <Object>kernel_vD_for_task3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_vD_for_task3_RUSER</name>
            <Object>kernel_vD_for_task3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_vD_for_task3_RRESP</name>
            <Object>kernel_vD_for_task3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_vD_for_task3_BVALID</name>
            <Object>kernel_vD_for_task3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_vD_for_task3_BREADY</name>
            <Object>kernel_vD_for_task3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_vD_for_task3_BRESP</name>
            <Object>kernel_vD_for_task3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_vD_for_task3_BID</name>
            <Object>kernel_vD_for_task3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_vD_for_task3_BUSER</name>
            <Object>kernel_vD_for_task3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_vE_for_task1_AWVALID</name>
            <Object>kernel_vE_for_task1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_vE_for_task1_AWREADY</name>
            <Object>kernel_vE_for_task1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_vE_for_task1_AWADDR</name>
            <Object>kernel_vE_for_task1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>64</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_vE_for_task1_AWID</name>
            <Object>kernel_vE_for_task1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_vE_for_task1_AWLEN</name>
            <Object>kernel_vE_for_task1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>8</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_vE_for_task1_AWSIZE</name>
            <Object>kernel_vE_for_task1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_vE_for_task1_AWBURST</name>
            <Object>kernel_vE_for_task1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_vE_for_task1_AWLOCK</name>
            <Object>kernel_vE_for_task1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_vE_for_task1_AWCACHE</name>
            <Object>kernel_vE_for_task1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_vE_for_task1_AWPROT</name>
            <Object>kernel_vE_for_task1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_vE_for_task1_AWQOS</name>
            <Object>kernel_vE_for_task1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_vE_for_task1_AWREGION</name>
            <Object>kernel_vE_for_task1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_vE_for_task1_AWUSER</name>
            <Object>kernel_vE_for_task1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_vE_for_task1_WVALID</name>
            <Object>kernel_vE_for_task1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_vE_for_task1_WREADY</name>
            <Object>kernel_vE_for_task1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_vE_for_task1_WDATA</name>
            <Object>kernel_vE_for_task1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>512</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_vE_for_task1_WSTRB</name>
            <Object>kernel_vE_for_task1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>64</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_vE_for_task1_WLAST</name>
            <Object>kernel_vE_for_task1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_vE_for_task1_WID</name>
            <Object>kernel_vE_for_task1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_vE_for_task1_WUSER</name>
            <Object>kernel_vE_for_task1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_vE_for_task1_ARVALID</name>
            <Object>kernel_vE_for_task1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_vE_for_task1_ARREADY</name>
            <Object>kernel_vE_for_task1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_vE_for_task1_ARADDR</name>
            <Object>kernel_vE_for_task1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>64</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_vE_for_task1_ARID</name>
            <Object>kernel_vE_for_task1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_vE_for_task1_ARLEN</name>
            <Object>kernel_vE_for_task1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>8</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_vE_for_task1_ARSIZE</name>
            <Object>kernel_vE_for_task1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_vE_for_task1_ARBURST</name>
            <Object>kernel_vE_for_task1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_vE_for_task1_ARLOCK</name>
            <Object>kernel_vE_for_task1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_vE_for_task1_ARCACHE</name>
            <Object>kernel_vE_for_task1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_vE_for_task1_ARPROT</name>
            <Object>kernel_vE_for_task1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_vE_for_task1_ARQOS</name>
            <Object>kernel_vE_for_task1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_vE_for_task1_ARREGION</name>
            <Object>kernel_vE_for_task1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_vE_for_task1_ARUSER</name>
            <Object>kernel_vE_for_task1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_vE_for_task1_RVALID</name>
            <Object>kernel_vE_for_task1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_vE_for_task1_RREADY</name>
            <Object>kernel_vE_for_task1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_vE_for_task1_RDATA</name>
            <Object>kernel_vE_for_task1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>512</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_vE_for_task1_RLAST</name>
            <Object>kernel_vE_for_task1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_vE_for_task1_RID</name>
            <Object>kernel_vE_for_task1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_vE_for_task1_RUSER</name>
            <Object>kernel_vE_for_task1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_vE_for_task1_RRESP</name>
            <Object>kernel_vE_for_task1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_vE_for_task1_BVALID</name>
            <Object>kernel_vE_for_task1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_vE_for_task1_BREADY</name>
            <Object>kernel_vE_for_task1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_vE_for_task1_BRESP</name>
            <Object>kernel_vE_for_task1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_vE_for_task1_BID</name>
            <Object>kernel_vE_for_task1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_vE_for_task1_BUSER</name>
            <Object>kernel_vE_for_task1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_vF_for_task3_AWVALID</name>
            <Object>kernel_vF_for_task3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_vF_for_task3_AWREADY</name>
            <Object>kernel_vF_for_task3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_vF_for_task3_AWADDR</name>
            <Object>kernel_vF_for_task3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>64</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_vF_for_task3_AWID</name>
            <Object>kernel_vF_for_task3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_vF_for_task3_AWLEN</name>
            <Object>kernel_vF_for_task3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>8</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_vF_for_task3_AWSIZE</name>
            <Object>kernel_vF_for_task3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_vF_for_task3_AWBURST</name>
            <Object>kernel_vF_for_task3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_vF_for_task3_AWLOCK</name>
            <Object>kernel_vF_for_task3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_vF_for_task3_AWCACHE</name>
            <Object>kernel_vF_for_task3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_vF_for_task3_AWPROT</name>
            <Object>kernel_vF_for_task3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_vF_for_task3_AWQOS</name>
            <Object>kernel_vF_for_task3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_vF_for_task3_AWREGION</name>
            <Object>kernel_vF_for_task3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_vF_for_task3_AWUSER</name>
            <Object>kernel_vF_for_task3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_vF_for_task3_WVALID</name>
            <Object>kernel_vF_for_task3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_vF_for_task3_WREADY</name>
            <Object>kernel_vF_for_task3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_vF_for_task3_WDATA</name>
            <Object>kernel_vF_for_task3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>256</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_vF_for_task3_WSTRB</name>
            <Object>kernel_vF_for_task3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_vF_for_task3_WLAST</name>
            <Object>kernel_vF_for_task3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_vF_for_task3_WID</name>
            <Object>kernel_vF_for_task3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_vF_for_task3_WUSER</name>
            <Object>kernel_vF_for_task3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_vF_for_task3_ARVALID</name>
            <Object>kernel_vF_for_task3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_vF_for_task3_ARREADY</name>
            <Object>kernel_vF_for_task3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_vF_for_task3_ARADDR</name>
            <Object>kernel_vF_for_task3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>64</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_vF_for_task3_ARID</name>
            <Object>kernel_vF_for_task3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_vF_for_task3_ARLEN</name>
            <Object>kernel_vF_for_task3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>8</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_vF_for_task3_ARSIZE</name>
            <Object>kernel_vF_for_task3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_vF_for_task3_ARBURST</name>
            <Object>kernel_vF_for_task3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_vF_for_task3_ARLOCK</name>
            <Object>kernel_vF_for_task3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_vF_for_task3_ARCACHE</name>
            <Object>kernel_vF_for_task3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_vF_for_task3_ARPROT</name>
            <Object>kernel_vF_for_task3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_vF_for_task3_ARQOS</name>
            <Object>kernel_vF_for_task3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_vF_for_task3_ARREGION</name>
            <Object>kernel_vF_for_task3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_vF_for_task3_ARUSER</name>
            <Object>kernel_vF_for_task3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_vF_for_task3_RVALID</name>
            <Object>kernel_vF_for_task3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_vF_for_task3_RREADY</name>
            <Object>kernel_vF_for_task3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_vF_for_task3_RDATA</name>
            <Object>kernel_vF_for_task3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>256</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_vF_for_task3_RLAST</name>
            <Object>kernel_vF_for_task3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_vF_for_task3_RID</name>
            <Object>kernel_vF_for_task3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_vF_for_task3_RUSER</name>
            <Object>kernel_vF_for_task3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_vF_for_task3_RRESP</name>
            <Object>kernel_vF_for_task3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_vF_for_task3_BVALID</name>
            <Object>kernel_vF_for_task3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_vF_for_task3_BREADY</name>
            <Object>kernel_vF_for_task3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_vF_for_task3_BRESP</name>
            <Object>kernel_vF_for_task3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_vF_for_task3_BID</name>
            <Object>kernel_vF_for_task3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_vF_for_task3_BUSER</name>
            <Object>kernel_vF_for_task3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_vG_for_task5_AWVALID</name>
            <Object>kernel_vG_for_task5</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_vG_for_task5_AWREADY</name>
            <Object>kernel_vG_for_task5</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_vG_for_task5_AWADDR</name>
            <Object>kernel_vG_for_task5</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>64</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_vG_for_task5_AWID</name>
            <Object>kernel_vG_for_task5</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_vG_for_task5_AWLEN</name>
            <Object>kernel_vG_for_task5</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>8</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_vG_for_task5_AWSIZE</name>
            <Object>kernel_vG_for_task5</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_vG_for_task5_AWBURST</name>
            <Object>kernel_vG_for_task5</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_vG_for_task5_AWLOCK</name>
            <Object>kernel_vG_for_task5</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_vG_for_task5_AWCACHE</name>
            <Object>kernel_vG_for_task5</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_vG_for_task5_AWPROT</name>
            <Object>kernel_vG_for_task5</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_vG_for_task5_AWQOS</name>
            <Object>kernel_vG_for_task5</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_vG_for_task5_AWREGION</name>
            <Object>kernel_vG_for_task5</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_vG_for_task5_AWUSER</name>
            <Object>kernel_vG_for_task5</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_vG_for_task5_WVALID</name>
            <Object>kernel_vG_for_task5</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_vG_for_task5_WREADY</name>
            <Object>kernel_vG_for_task5</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_vG_for_task5_WDATA</name>
            <Object>kernel_vG_for_task5</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>256</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_vG_for_task5_WSTRB</name>
            <Object>kernel_vG_for_task5</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_vG_for_task5_WLAST</name>
            <Object>kernel_vG_for_task5</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_vG_for_task5_WID</name>
            <Object>kernel_vG_for_task5</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_vG_for_task5_WUSER</name>
            <Object>kernel_vG_for_task5</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_vG_for_task5_ARVALID</name>
            <Object>kernel_vG_for_task5</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_vG_for_task5_ARREADY</name>
            <Object>kernel_vG_for_task5</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_vG_for_task5_ARADDR</name>
            <Object>kernel_vG_for_task5</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>64</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_vG_for_task5_ARID</name>
            <Object>kernel_vG_for_task5</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_vG_for_task5_ARLEN</name>
            <Object>kernel_vG_for_task5</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>8</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_vG_for_task5_ARSIZE</name>
            <Object>kernel_vG_for_task5</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_vG_for_task5_ARBURST</name>
            <Object>kernel_vG_for_task5</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_vG_for_task5_ARLOCK</name>
            <Object>kernel_vG_for_task5</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_vG_for_task5_ARCACHE</name>
            <Object>kernel_vG_for_task5</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_vG_for_task5_ARPROT</name>
            <Object>kernel_vG_for_task5</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_vG_for_task5_ARQOS</name>
            <Object>kernel_vG_for_task5</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_vG_for_task5_ARREGION</name>
            <Object>kernel_vG_for_task5</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_vG_for_task5_ARUSER</name>
            <Object>kernel_vG_for_task5</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_vG_for_task5_RVALID</name>
            <Object>kernel_vG_for_task5</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_vG_for_task5_RREADY</name>
            <Object>kernel_vG_for_task5</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_vG_for_task5_RDATA</name>
            <Object>kernel_vG_for_task5</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>256</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_vG_for_task5_RLAST</name>
            <Object>kernel_vG_for_task5</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_vG_for_task5_RID</name>
            <Object>kernel_vG_for_task5</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_vG_for_task5_RUSER</name>
            <Object>kernel_vG_for_task5</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_vG_for_task5_RRESP</name>
            <Object>kernel_vG_for_task5</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_vG_for_task5_BVALID</name>
            <Object>kernel_vG_for_task5</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_vG_for_task5_BREADY</name>
            <Object>kernel_vG_for_task5</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_vG_for_task5_BRESP</name>
            <Object>kernel_vG_for_task5</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_vG_for_task5_BID</name>
            <Object>kernel_vG_for_task5</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_kernel_vG_for_task5_BUSER</name>
            <Object>kernel_vG_for_task5</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>fifo_B_from_off_chip_to_S1_TDATA</name>
            <Object>fifo_B_from_off_chip_to_S1_V_data_V</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>axis</IOProtocol>
            <IOConfig>register, both mode</IOConfig>
            <Dir>out</Dir>
            <Bits>512</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>fifo_B_from_off_chip_to_S1_TKEEP</name>
            <Object>fifo_B_from_off_chip_to_S1_V_keep_V</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>axis</IOProtocol>
            <IOConfig>register, both mode</IOConfig>
            <Dir>out</Dir>
            <Bits>64</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>fifo_B_from_off_chip_to_S1_TSTRB</name>
            <Object>fifo_B_from_off_chip_to_S1_V_strb_V</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>axis</IOProtocol>
            <IOConfig>register, both mode</IOConfig>
            <Dir>out</Dir>
            <Bits>64</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>fifo_B_from_off_chip_to_S1_TLAST</name>
            <Object>fifo_B_from_off_chip_to_S1_V_last_V</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>axis</IOProtocol>
            <IOConfig>register, both mode</IOConfig>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>fifo_B_from_off_chip_to_S1_TVALID</name>
            <Object>fifo_B_from_off_chip_to_S1_V_last_V</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>axis</IOProtocol>
            <IOConfig>register, both mode</IOConfig>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>fifo_B_from_off_chip_to_S1_TREADY</name>
            <Object>fifo_B_from_off_chip_to_S1_V_last_V</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>axis</IOProtocol>
            <IOConfig>register, both mode</IOConfig>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>fifo_A_from_off_chip_to_S1_TDATA</name>
            <Object>fifo_A_from_off_chip_to_S1_V_data_V</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>axis</IOProtocol>
            <IOConfig>register, both mode</IOConfig>
            <Dir>out</Dir>
            <Bits>512</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>fifo_A_from_off_chip_to_S1_TKEEP</name>
            <Object>fifo_A_from_off_chip_to_S1_V_keep_V</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>axis</IOProtocol>
            <IOConfig>register, both mode</IOConfig>
            <Dir>out</Dir>
            <Bits>64</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>fifo_A_from_off_chip_to_S1_TSTRB</name>
            <Object>fifo_A_from_off_chip_to_S1_V_strb_V</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>axis</IOProtocol>
            <IOConfig>register, both mode</IOConfig>
            <Dir>out</Dir>
            <Bits>64</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>fifo_A_from_off_chip_to_S1_TLAST</name>
            <Object>fifo_A_from_off_chip_to_S1_V_last_V</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>axis</IOProtocol>
            <IOConfig>register, both mode</IOConfig>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>fifo_A_from_off_chip_to_S1_TVALID</name>
            <Object>fifo_A_from_off_chip_to_S1_V_last_V</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>axis</IOProtocol>
            <IOConfig>register, both mode</IOConfig>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>fifo_A_from_off_chip_to_S1_TREADY</name>
            <Object>fifo_A_from_off_chip_to_S1_V_last_V</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>axis</IOProtocol>
            <IOConfig>register, both mode</IOConfig>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>fifo_G_to_off_chip_TDATA</name>
            <Object>fifo_G_to_off_chip_V_data_V</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>axis</IOProtocol>
            <IOConfig>register, both mode</IOConfig>
            <Dir>in</Dir>
            <Bits>256</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>fifo_G_to_off_chip_TKEEP</name>
            <Object>fifo_G_to_off_chip_V_keep_V</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>axis</IOProtocol>
            <IOConfig>register, both mode</IOConfig>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>fifo_G_to_off_chip_TSTRB</name>
            <Object>fifo_G_to_off_chip_V_strb_V</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>axis</IOProtocol>
            <IOConfig>register, both mode</IOConfig>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>fifo_G_to_off_chip_TLAST</name>
            <Object>fifo_G_to_off_chip_V_last_V</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>axis</IOProtocol>
            <IOConfig>register, both mode</IOConfig>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>fifo_G_to_off_chip_TVALID</name>
            <Object>fifo_G_to_off_chip_V_last_V</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>axis</IOProtocol>
            <IOConfig>register, both mode</IOConfig>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>fifo_G_to_off_chip_TREADY</name>
            <Object>fifo_G_to_off_chip_V_last_V</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>axis</IOProtocol>
            <IOConfig>register, both mode</IOConfig>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>fifo_E_to_off_chip_TDATA</name>
            <Object>fifo_E_to_off_chip_V_data_V</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>axis</IOProtocol>
            <IOConfig>register, both mode</IOConfig>
            <Dir>in</Dir>
            <Bits>512</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>fifo_E_to_off_chip_TKEEP</name>
            <Object>fifo_E_to_off_chip_V_keep_V</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>axis</IOProtocol>
            <IOConfig>register, both mode</IOConfig>
            <Dir>in</Dir>
            <Bits>64</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>fifo_E_to_off_chip_TSTRB</name>
            <Object>fifo_E_to_off_chip_V_strb_V</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>axis</IOProtocol>
            <IOConfig>register, both mode</IOConfig>
            <Dir>in</Dir>
            <Bits>64</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>fifo_E_to_off_chip_TLAST</name>
            <Object>fifo_E_to_off_chip_V_last_V</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>axis</IOProtocol>
            <IOConfig>register, both mode</IOConfig>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>fifo_E_to_off_chip_TVALID</name>
            <Object>fifo_E_to_off_chip_V_last_V</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>axis</IOProtocol>
            <IOConfig>register, both mode</IOConfig>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>fifo_E_to_off_chip_TREADY</name>
            <Object>fifo_E_to_off_chip_V_last_V</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>axis</IOProtocol>
            <IOConfig>register, both mode</IOConfig>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>fifo_F_from_task3_to_task5_TDATA</name>
            <Object>fifo_F_from_task3_to_task5_V_data_V</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>axis</IOProtocol>
            <IOConfig>register, both mode</IOConfig>
            <Dir>out</Dir>
            <Bits>256</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>fifo_F_from_task3_to_task5_TKEEP</name>
            <Object>fifo_F_from_task3_to_task5_V_keep_V</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>axis</IOProtocol>
            <IOConfig>register, both mode</IOConfig>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>fifo_F_from_task3_to_task5_TSTRB</name>
            <Object>fifo_F_from_task3_to_task5_V_strb_V</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>axis</IOProtocol>
            <IOConfig>register, both mode</IOConfig>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>fifo_F_from_task3_to_task5_TLAST</name>
            <Object>fifo_F_from_task3_to_task5_V_last_V</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>axis</IOProtocol>
            <IOConfig>register, both mode</IOConfig>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>fifo_F_from_task3_to_task5_TVALID</name>
            <Object>fifo_F_from_task3_to_task5_V_last_V</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>axis</IOProtocol>
            <IOConfig>register, both mode</IOConfig>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>fifo_F_from_task3_to_task5_TREADY</name>
            <Object>fifo_F_from_task3_to_task5_V_last_V</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>axis</IOProtocol>
            <IOConfig>register, both mode</IOConfig>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
    </InterfaceSummary>
    <RTLDesignHierarchy>
        <TopModule MAX_DEPTH="7">
            <ModuleName>kernel_nlp_slr0</ModuleName>
            <InstancesList>
                <Instance>
                    <InstName>entry_proc6_U0</InstName>
                    <ModuleName>entry_proc6</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>252</ID>
                </Instance>
                <Instance>
                    <InstName>load_vB_for_task1_U0</InstName>
                    <ModuleName>load_vB_for_task1</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>259</ID>
                    <BindInstances>add_ln21_fu_149_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>load_vA_for_task1_U0</InstName>
                    <ModuleName>load_vA_for_task1</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>275</ID>
                    <BindInstances>add_ln56_fu_149_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>load_vC_for_task3_U0</InstName>
                    <ModuleName>load_vC_for_task3</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>291</ID>
                    <BindInstances>add_ln82_fu_119_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>load_vD_for_task3_U0</InstName>
                    <ModuleName>load_vD_for_task3</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>300</ID>
                    <BindInstances>add_ln117_fu_119_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>store_vG_for_task5_U0</InstName>
                    <ModuleName>store_vG_for_task5</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>309</ID>
                    <BindInstances>add_ln187_fu_144_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>store_vE_for_task1_U0</InstName>
                    <ModuleName>store_vE_for_task1</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>325</ID>
                    <BindInstances>add_ln222_fu_146_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>FT1_level0_U0</InstName>
                    <ModuleName>FT1_level0</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>341</ID>
                    <InstancesList>
                        <Instance>
                            <InstName>grp_read_D_FT1_fu_1148</InstName>
                            <ModuleName>read_D_FT1</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>1148</ID>
                            <InstancesList>
                                <Instance>
                                    <InstName>grp_read_D_FT1_Pipeline_VITIS_LOOP_399_1_VITIS_LOOP_400_2_fu_220</InstName>
                                    <ModuleName>read_D_FT1_Pipeline_VITIS_LOOP_399_1_VITIS_LOOP_400_2</ModuleName>
                                    <IsCompInst>true</IsCompInst>
                                    <ID>220</ID>
                                    <BindInstances>add_ln399_1_fu_1568_p2 add_ln399_fu_1585_p2 add_ln400_fu_1929_p2</BindInstances>
                                </Instance>
                            </InstancesList>
                        </Instance>
                        <Instance>
                            <InstName>grp_FT1_level1_fu_1348</InstName>
                            <ModuleName>FT1_level1</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>1348</ID>
                            <InstancesList>
                                <Instance>
                                    <InstName>grp_read_C_FT1_2_fu_2344</InstName>
                                    <ModuleName>read_C_FT1_2</ModuleName>
                                    <IsCompInst>true</IsCompInst>
                                    <ID>2344</ID>
                                    <InstancesList>
                                        <Instance>
                                            <InstName>grp_read_C_FT1_2_Pipeline_VITIS_LOOP_451_1_VITIS_LOOP_452_2_fu_108</InstName>
                                            <ModuleName>read_C_FT1_2_Pipeline_VITIS_LOOP_451_1_VITIS_LOOP_452_2</ModuleName>
                                            <IsCompInst>true</IsCompInst>
                                            <ID>108</ID>
                                            <BindInstances>add_ln451_1_fu_1892_p2 add_ln451_fu_1904_p2 add_ln452_fu_2300_p2</BindInstances>
                                        </Instance>
                                    </InstancesList>
                                </Instance>
                                <Instance>
                                    <InstName>grp_compute_FT1_level1_fu_2432</InstName>
                                    <ModuleName>compute_FT1_level1</ModuleName>
                                    <IsCompInst>true</IsCompInst>
                                    <ID>2432</ID>
                                    <InstancesList>
                                        <Instance>
                                            <InstName>entry_proc_U0</InstName>
                                            <ModuleName>entry_proc</ModuleName>
                                            <IsCompInst>true</IsCompInst>
                                            <ID>5728</ID>
                                        </Instance>
                                        <Instance>
                                            <InstName>compute_FT1_level1_Block_entry4_proc_U0</InstName>
                                            <ModuleName>compute_FT1_level1_Block_entry4_proc</ModuleName>
                                            <IsCompInst>true</IsCompInst>
                                            <ID>6695</ID>
                                            <BindInstances>add_ln308_fu_18_p2</BindInstances>
                                        </Instance>
                                        <Instance>
                                            <InstName>compute_FT1_level1_Block_entry48_proc_U0</InstName>
                                            <ModuleName>compute_FT1_level1_Block_entry48_proc</ModuleName>
                                            <IsCompInst>true</IsCompInst>
                                            <ID>6701</ID>
                                            <BindInstances>add_ln311_fu_14_p2</BindInstances>
                                        </Instance>
                                        <Instance>
                                            <InstName>read_C_FT1_U0</InstName>
                                            <ModuleName>read_C_FT1</ModuleName>
                                            <IsCompInst>true</IsCompInst>
                                            <ID>6706</ID>
                                            <InstancesList>
                                                <Instance>
                                                    <InstName>grp_read_C_FT1_Pipeline_VITIS_LOOP_451_1_VITIS_LOOP_452_2_fu_136</InstName>
                                                    <ModuleName>read_C_FT1_Pipeline_VITIS_LOOP_451_1_VITIS_LOOP_452_2</ModuleName>
                                                    <IsCompInst>true</IsCompInst>
                                                    <ID>136</ID>
                                                    <BindInstances>add_ln451_1_fu_1934_p2 add_ln451_fu_1946_p2 tmp_fu_2008_p2 empty_fu_2017_p2 mul_8ns_10ns_17_1_1_U1030 sub_ln455_fu_2066_p2 add_ln455_fu_2079_p2 add_ln459_fu_2408_p2 add_ln463_fu_2558_p2 add_ln467_fu_2616_p2 add_ln452_fu_1984_p2</BindInstances>
                                                </Instance>
                                            </InstancesList>
                                        </Instance>
                                        <Instance>
                                            <InstName>task3_intra_U0</InstName>
                                            <ModuleName>task3_intra</ModuleName>
                                            <IsCompInst>true</IsCompInst>
                                            <ID>6794</ID>
                                            <InstancesList>
                                                <Instance>
                                                    <InstName>grp_task3_intra_Pipeline_VITIS_LOOP_376_1_fu_5374</InstName>
                                                    <ModuleName>task3_intra_Pipeline_VITIS_LOOP_376_1</ModuleName>
                                                    <IsCompInst>true</IsCompInst>
                                                    <ID>5374</ID>
                                                    <BindInstances>add_ln376_fu_10970_p2 add_ln387_fu_11080_p2 add_ln387_1_fu_11094_p2 add_ln387_2_fu_11108_p2 add_ln387_3_fu_11122_p2 add_ln387_4_fu_11136_p2 add_ln387_5_fu_11150_p2 add_ln387_6_fu_11164_p2 add_ln387_7_fu_11178_p2 add_ln387_8_fu_11192_p2 add_ln387_9_fu_11206_p2 fmul_32ns_32ns_32_4_max_dsp_1_U1440 fmul_32ns_32ns_32_4_max_dsp_1_U1441 fmul_32ns_32ns_32_4_max_dsp_1_U1442 fmul_32ns_32ns_32_4_max_dsp_1_U1443 fadd_32ns_32ns_32_5_full_dsp_1_U1120 fadd_32ns_32ns_32_5_full_dsp_1_U1121 fadd_32ns_32ns_32_5_full_dsp_1_U1280 fadd_32ns_32ns_32_4_no_dsp_1_U1360 fmul_32ns_32ns_32_4_max_dsp_1_U1444 fmul_32ns_32ns_32_4_max_dsp_1_U1445 fmul_32ns_32ns_32_4_max_dsp_1_U1446 fmul_32ns_32ns_32_4_max_dsp_1_U1447 fadd_32ns_32ns_32_5_full_dsp_1_U1122 fadd_32ns_32ns_32_5_full_dsp_1_U1123 fadd_32ns_32ns_32_5_full_dsp_1_U1281 fadd_32ns_32ns_32_4_no_dsp_1_U1361 fmul_32ns_32ns_32_4_max_dsp_1_U1448 fmul_32ns_32ns_32_4_max_dsp_1_U1449 fmul_32ns_32ns_32_4_max_dsp_1_U1450 fmul_32ns_32ns_32_4_max_dsp_1_U1451 fadd_32ns_32ns_32_5_full_dsp_1_U1124 fadd_32ns_32ns_32_5_full_dsp_1_U1125 fadd_32ns_32ns_32_5_full_dsp_1_U1282 fadd_32ns_32ns_32_4_no_dsp_1_U1362 fmul_32ns_32ns_32_4_max_dsp_1_U1452 fmul_32ns_32ns_32_4_max_dsp_1_U1453 fmul_32ns_32ns_32_4_max_dsp_1_U1454 fmul_32ns_32ns_32_4_max_dsp_1_U1455 fadd_32ns_32ns_32_5_full_dsp_1_U1126 fadd_32ns_32ns_32_5_full_dsp_1_U1127 fadd_32ns_32ns_32_5_full_dsp_1_U1283 fadd_32ns_32ns_32_4_no_dsp_1_U1363 fmul_32ns_32ns_32_4_max_dsp_1_U1456 fmul_32ns_32ns_32_4_max_dsp_1_U1457 fmul_32ns_32ns_32_4_max_dsp_1_U1458 fmul_32ns_32ns_32_4_max_dsp_1_U1459 fadd_32ns_32ns_32_5_full_dsp_1_U1128 fadd_32ns_32ns_32_5_full_dsp_1_U1129 fadd_32ns_32ns_32_5_full_dsp_1_U1284 fadd_32ns_32ns_32_4_no_dsp_1_U1364 fmul_32ns_32ns_32_4_max_dsp_1_U1460 fmul_32ns_32ns_32_4_max_dsp_1_U1461 fmul_32ns_32ns_32_4_max_dsp_1_U1462 fmul_32ns_32ns_32_4_max_dsp_1_U1463 fadd_32ns_32ns_32_5_full_dsp_1_U1130 fadd_32ns_32ns_32_5_full_dsp_1_U1131 fadd_32ns_32ns_32_5_full_dsp_1_U1285 fadd_32ns_32ns_32_4_no_dsp_1_U1365 fmul_32ns_32ns_32_4_max_dsp_1_U1464 fmul_32ns_32ns_32_4_max_dsp_1_U1465 fmul_32ns_32ns_32_4_max_dsp_1_U1466 fmul_32ns_32ns_32_4_max_dsp_1_U1467 fadd_32ns_32ns_32_5_full_dsp_1_U1132 fadd_32ns_32ns_32_5_full_dsp_1_U1133 fadd_32ns_32ns_32_5_full_dsp_1_U1286 fadd_32ns_32ns_32_4_no_dsp_1_U1366 fmul_32ns_32ns_32_4_max_dsp_1_U1468 fmul_32ns_32ns_32_4_max_dsp_1_U1469 fmul_32ns_32ns_32_4_max_dsp_1_U1470 fmul_32ns_32ns_32_4_max_dsp_1_U1471 fadd_32ns_32ns_32_5_full_dsp_1_U1134 fadd_32ns_32ns_32_5_full_dsp_1_U1135 fadd_32ns_32ns_32_5_full_dsp_1_U1287 fadd_32ns_32ns_32_4_no_dsp_1_U1367 fmul_32ns_32ns_32_4_max_dsp_1_U1472 fmul_32ns_32ns_32_4_max_dsp_1_U1473 fmul_32ns_32ns_32_4_max_dsp_1_U1474 fmul_32ns_32ns_32_4_max_dsp_1_U1475 fadd_32ns_32ns_32_5_full_dsp_1_U1136 fadd_32ns_32ns_32_5_full_dsp_1_U1137 fadd_32ns_32ns_32_5_full_dsp_1_U1288 fadd_32ns_32ns_32_4_no_dsp_1_U1368 fmul_32ns_32ns_32_4_max_dsp_1_U1476 fmul_32ns_32ns_32_4_max_dsp_1_U1477 fmul_32ns_32ns_32_4_max_dsp_1_U1478 fmul_32ns_32ns_32_4_max_dsp_1_U1479 fadd_32ns_32ns_32_5_full_dsp_1_U1138 fadd_32ns_32ns_32_5_full_dsp_1_U1139 fadd_32ns_32ns_32_5_full_dsp_1_U1289 fadd_32ns_32ns_32_4_no_dsp_1_U1369 fmul_32ns_32ns_32_4_max_dsp_1_U1480 fmul_32ns_32ns_32_4_max_dsp_1_U1481 fmul_32ns_32ns_32_4_max_dsp_1_U1482 fmul_32ns_32ns_32_4_max_dsp_1_U1483 fadd_32ns_32ns_32_5_full_dsp_1_U1140 fadd_32ns_32ns_32_5_full_dsp_1_U1141 fadd_32ns_32ns_32_5_full_dsp_1_U1290 fadd_32ns_32ns_32_4_no_dsp_1_U1370 fmul_32ns_32ns_32_4_max_dsp_1_U1484 fmul_32ns_32ns_32_4_max_dsp_1_U1485 fmul_32ns_32ns_32_4_max_dsp_1_U1486 fmul_32ns_32ns_32_4_max_dsp_1_U1487 fadd_32ns_32ns_32_5_full_dsp_1_U1142 fadd_32ns_32ns_32_5_full_dsp_1_U1143 fadd_32ns_32ns_32_5_full_dsp_1_U1291 fadd_32ns_32ns_32_4_no_dsp_1_U1371 fmul_32ns_32ns_32_4_max_dsp_1_U1488 fmul_32ns_32ns_32_4_max_dsp_1_U1489 fmul_32ns_32ns_32_4_max_dsp_1_U1490 fmul_32ns_32ns_32_4_max_dsp_1_U1491 fadd_32ns_32ns_32_5_full_dsp_1_U1144 fadd_32ns_32ns_32_5_full_dsp_1_U1145 fadd_32ns_32ns_32_5_full_dsp_1_U1292 fadd_32ns_32ns_32_4_no_dsp_1_U1372 fmul_32ns_32ns_32_4_max_dsp_1_U1492 fmul_32ns_32ns_32_4_max_dsp_1_U1493 fmul_32ns_32ns_32_4_max_dsp_1_U1494 fmul_32ns_32ns_32_4_max_dsp_1_U1495 fadd_32ns_32ns_32_5_full_dsp_1_U1146 fadd_32ns_32ns_32_5_full_dsp_1_U1147 fadd_32ns_32ns_32_5_full_dsp_1_U1293 fadd_32ns_32ns_32_4_no_dsp_1_U1373 fmul_32ns_32ns_32_4_max_dsp_1_U1496 fmul_32ns_32ns_32_4_max_dsp_1_U1497 fmul_32ns_32ns_32_4_max_dsp_1_U1498 fmul_32ns_32ns_32_4_max_dsp_1_U1499 fadd_32ns_32ns_32_5_full_dsp_1_U1148 fadd_32ns_32ns_32_5_full_dsp_1_U1149 fadd_32ns_32ns_32_5_full_dsp_1_U1294 fadd_32ns_32ns_32_4_no_dsp_1_U1374 fmul_32ns_32ns_32_4_max_dsp_1_U1500 fmul_32ns_32ns_32_4_max_dsp_1_U1501 fmul_32ns_32ns_32_4_max_dsp_1_U1502 fmul_32ns_32ns_32_4_max_dsp_1_U1503 fadd_32ns_32ns_32_5_full_dsp_1_U1150 fadd_32ns_32ns_32_5_full_dsp_1_U1151 fadd_32ns_32ns_32_5_full_dsp_1_U1295 fadd_32ns_32ns_32_4_no_dsp_1_U1375 fmul_32ns_32ns_32_4_max_dsp_1_U1504 fmul_32ns_32ns_32_4_max_dsp_1_U1505 fmul_32ns_32ns_32_4_max_dsp_1_U1506 fmul_32ns_32ns_32_4_max_dsp_1_U1507 fadd_32ns_32ns_32_5_full_dsp_1_U1152 fadd_32ns_32ns_32_5_full_dsp_1_U1153 fadd_32ns_32ns_32_5_full_dsp_1_U1296 fadd_32ns_32ns_32_4_no_dsp_1_U1376 fmul_32ns_32ns_32_4_max_dsp_1_U1508 fmul_32ns_32ns_32_4_max_dsp_1_U1509 fmul_32ns_32ns_32_4_max_dsp_1_U1510 fmul_32ns_32ns_32_4_max_dsp_1_U1511 fadd_32ns_32ns_32_5_full_dsp_1_U1154 fadd_32ns_32ns_32_5_full_dsp_1_U1155 fadd_32ns_32ns_32_5_full_dsp_1_U1297 fadd_32ns_32ns_32_4_no_dsp_1_U1377 fmul_32ns_32ns_32_4_max_dsp_1_U1512 fmul_32ns_32ns_32_4_max_dsp_1_U1513 fmul_32ns_32ns_32_4_max_dsp_1_U1514 fmul_32ns_32ns_32_4_max_dsp_1_U1515 fadd_32ns_32ns_32_5_full_dsp_1_U1156 fadd_32ns_32ns_32_5_full_dsp_1_U1157 fadd_32ns_32ns_32_5_full_dsp_1_U1298 fadd_32ns_32ns_32_4_no_dsp_1_U1378 fmul_32ns_32ns_32_4_max_dsp_1_U1516 fmul_32ns_32ns_32_4_max_dsp_1_U1517 fmul_32ns_32ns_32_4_max_dsp_1_U1518 fmul_32ns_32ns_32_4_max_dsp_1_U1519 fadd_32ns_32ns_32_5_full_dsp_1_U1158 fadd_32ns_32ns_32_5_full_dsp_1_U1159 fadd_32ns_32ns_32_5_full_dsp_1_U1299 fadd_32ns_32ns_32_4_no_dsp_1_U1379 fmul_32ns_32ns_32_4_max_dsp_1_U1520 fmul_32ns_32ns_32_4_max_dsp_1_U1521 fmul_32ns_32ns_32_4_max_dsp_1_U1522 fmul_32ns_32ns_32_4_max_dsp_1_U1523 fadd_32ns_32ns_32_5_full_dsp_1_U1160 fadd_32ns_32ns_32_5_full_dsp_1_U1161 fadd_32ns_32ns_32_5_full_dsp_1_U1300 fadd_32ns_32ns_32_4_no_dsp_1_U1380 fmul_32ns_32ns_32_4_max_dsp_1_U1524 fmul_32ns_32ns_32_4_max_dsp_1_U1525 fmul_32ns_32ns_32_4_max_dsp_1_U1526 fmul_32ns_32ns_32_4_max_dsp_1_U1527 fadd_32ns_32ns_32_5_full_dsp_1_U1162 fadd_32ns_32ns_32_5_full_dsp_1_U1163 fadd_32ns_32ns_32_5_full_dsp_1_U1301 fadd_32ns_32ns_32_4_no_dsp_1_U1381 fmul_32ns_32ns_32_4_max_dsp_1_U1528 fmul_32ns_32ns_32_4_max_dsp_1_U1529 fmul_32ns_32ns_32_4_max_dsp_1_U1530 fmul_32ns_32ns_32_4_max_dsp_1_U1531 fadd_32ns_32ns_32_5_full_dsp_1_U1164 fadd_32ns_32ns_32_5_full_dsp_1_U1165 fadd_32ns_32ns_32_5_full_dsp_1_U1302 fadd_32ns_32ns_32_4_no_dsp_1_U1382 fmul_32ns_32ns_32_4_max_dsp_1_U1532 fmul_32ns_32ns_32_4_max_dsp_1_U1533 fmul_32ns_32ns_32_4_max_dsp_1_U1534 fmul_32ns_32ns_32_4_max_dsp_1_U1535 fadd_32ns_32ns_32_5_full_dsp_1_U1166 fadd_32ns_32ns_32_5_full_dsp_1_U1167 fadd_32ns_32ns_32_5_full_dsp_1_U1303 fadd_32ns_32ns_32_4_no_dsp_1_U1383 fmul_32ns_32ns_32_4_max_dsp_1_U1536 fmul_32ns_32ns_32_4_max_dsp_1_U1537 fmul_32ns_32ns_32_4_max_dsp_1_U1538 fmul_32ns_32ns_32_4_max_dsp_1_U1539 fadd_32ns_32ns_32_5_full_dsp_1_U1168 fadd_32ns_32ns_32_5_full_dsp_1_U1169 fadd_32ns_32ns_32_5_full_dsp_1_U1304 fadd_32ns_32ns_32_4_no_dsp_1_U1384 fmul_32ns_32ns_32_4_max_dsp_1_U1540 fmul_32ns_32ns_32_4_max_dsp_1_U1541 fmul_32ns_32ns_32_4_max_dsp_1_U1542 fmul_32ns_32ns_32_4_max_dsp_1_U1543 fadd_32ns_32ns_32_5_full_dsp_1_U1170 fadd_32ns_32ns_32_5_full_dsp_1_U1171 fadd_32ns_32ns_32_5_full_dsp_1_U1305 fadd_32ns_32ns_32_4_no_dsp_1_U1385 fmul_32ns_32ns_32_4_max_dsp_1_U1544 fmul_32ns_32ns_32_4_max_dsp_1_U1545 fmul_32ns_32ns_32_4_max_dsp_1_U1546 fmul_32ns_32ns_32_4_max_dsp_1_U1547 fadd_32ns_32ns_32_5_full_dsp_1_U1172 fadd_32ns_32ns_32_5_full_dsp_1_U1173 fadd_32ns_32ns_32_5_full_dsp_1_U1306 fadd_32ns_32ns_32_4_no_dsp_1_U1386 fmul_32ns_32ns_32_4_max_dsp_1_U1548 fmul_32ns_32ns_32_4_max_dsp_1_U1549 fmul_32ns_32ns_32_4_max_dsp_1_U1550 fmul_32ns_32ns_32_4_max_dsp_1_U1551 fadd_32ns_32ns_32_5_full_dsp_1_U1174 fadd_32ns_32ns_32_5_full_dsp_1_U1175 fadd_32ns_32ns_32_5_full_dsp_1_U1307 fadd_32ns_32ns_32_4_no_dsp_1_U1387 fmul_32ns_32ns_32_4_max_dsp_1_U1552 fmul_32ns_32ns_32_4_max_dsp_1_U1553 fmul_32ns_32ns_32_4_max_dsp_1_U1554 fmul_32ns_32ns_32_4_max_dsp_1_U1555 fadd_32ns_32ns_32_5_full_dsp_1_U1176 fadd_32ns_32ns_32_5_full_dsp_1_U1177 fadd_32ns_32ns_32_5_full_dsp_1_U1308 fadd_32ns_32ns_32_4_no_dsp_1_U1388 fmul_32ns_32ns_32_4_max_dsp_1_U1556 fmul_32ns_32ns_32_4_max_dsp_1_U1557 fmul_32ns_32ns_32_4_max_dsp_1_U1558 fmul_32ns_32ns_32_4_max_dsp_1_U1559 fadd_32ns_32ns_32_5_full_dsp_1_U1178 fadd_32ns_32ns_32_5_full_dsp_1_U1179 fadd_32ns_32ns_32_5_full_dsp_1_U1309 fadd_32ns_32ns_32_4_no_dsp_1_U1389 fmul_32ns_32ns_32_4_max_dsp_1_U1560 fmul_32ns_32ns_32_4_max_dsp_1_U1561 fmul_32ns_32ns_32_4_max_dsp_1_U1562 fmul_32ns_32ns_32_4_max_dsp_1_U1563 fadd_32ns_32ns_32_5_full_dsp_1_U1180 fadd_32ns_32ns_32_5_full_dsp_1_U1181 fadd_32ns_32ns_32_5_full_dsp_1_U1310 fadd_32ns_32ns_32_4_no_dsp_1_U1390 fmul_32ns_32ns_32_4_max_dsp_1_U1564 fmul_32ns_32ns_32_4_max_dsp_1_U1565 fmul_32ns_32ns_32_4_max_dsp_1_U1566 fmul_32ns_32ns_32_4_max_dsp_1_U1567 fadd_32ns_32ns_32_5_full_dsp_1_U1182 fadd_32ns_32ns_32_5_full_dsp_1_U1183 fadd_32ns_32ns_32_5_full_dsp_1_U1311 fadd_32ns_32ns_32_4_no_dsp_1_U1391 fmul_32ns_32ns_32_4_max_dsp_1_U1568 fmul_32ns_32ns_32_4_max_dsp_1_U1569 fmul_32ns_32ns_32_4_max_dsp_1_U1570 fmul_32ns_32ns_32_4_max_dsp_1_U1571 fadd_32ns_32ns_32_5_full_dsp_1_U1184 fadd_32ns_32ns_32_5_full_dsp_1_U1185 fadd_32ns_32ns_32_5_full_dsp_1_U1312 fadd_32ns_32ns_32_4_no_dsp_1_U1392 fmul_32ns_32ns_32_4_max_dsp_1_U1572 fmul_32ns_32ns_32_4_max_dsp_1_U1573 fmul_32ns_32ns_32_4_max_dsp_1_U1574 fmul_32ns_32ns_32_4_max_dsp_1_U1575 fadd_32ns_32ns_32_5_full_dsp_1_U1186 fadd_32ns_32ns_32_5_full_dsp_1_U1187 fadd_32ns_32ns_32_5_full_dsp_1_U1313 fadd_32ns_32ns_32_4_no_dsp_1_U1393 fmul_32ns_32ns_32_4_max_dsp_1_U1576 fmul_32ns_32ns_32_4_max_dsp_1_U1577 fmul_32ns_32ns_32_4_max_dsp_1_U1578 fmul_32ns_32ns_32_4_max_dsp_1_U1579 fadd_32ns_32ns_32_5_full_dsp_1_U1188 fadd_32ns_32ns_32_5_full_dsp_1_U1189 fadd_32ns_32ns_32_5_full_dsp_1_U1314 fadd_32ns_32ns_32_4_no_dsp_1_U1394 fmul_32ns_32ns_32_4_max_dsp_1_U1580 fmul_32ns_32ns_32_4_max_dsp_1_U1581 fmul_32ns_32ns_32_4_max_dsp_1_U1582 fmul_32ns_32ns_32_4_max_dsp_1_U1583 fadd_32ns_32ns_32_5_full_dsp_1_U1190 fadd_32ns_32ns_32_5_full_dsp_1_U1191 fadd_32ns_32ns_32_5_full_dsp_1_U1315 fadd_32ns_32ns_32_4_no_dsp_1_U1395 fmul_32ns_32ns_32_4_max_dsp_1_U1584 fmul_32ns_32ns_32_4_max_dsp_1_U1585 fmul_32ns_32ns_32_4_max_dsp_1_U1586 fmul_32ns_32ns_32_4_max_dsp_1_U1587 fadd_32ns_32ns_32_5_full_dsp_1_U1192 fadd_32ns_32ns_32_5_full_dsp_1_U1193 fadd_32ns_32ns_32_5_full_dsp_1_U1316 fadd_32ns_32ns_32_4_no_dsp_1_U1396 fmul_32ns_32ns_32_4_max_dsp_1_U1588 fmul_32ns_32ns_32_4_max_dsp_1_U1589 fmul_32ns_32ns_32_4_max_dsp_1_U1590 fmul_32ns_32ns_32_4_max_dsp_1_U1591 fadd_32ns_32ns_32_5_full_dsp_1_U1194 fadd_32ns_32ns_32_5_full_dsp_1_U1195 fadd_32ns_32ns_32_5_full_dsp_1_U1317 fadd_32ns_32ns_32_4_no_dsp_1_U1397 fmul_32ns_32ns_32_4_max_dsp_1_U1592 fmul_32ns_32ns_32_4_max_dsp_1_U1593 fmul_32ns_32ns_32_4_max_dsp_1_U1594 fmul_32ns_32ns_32_4_max_dsp_1_U1595 fadd_32ns_32ns_32_5_full_dsp_1_U1196 fadd_32ns_32ns_32_5_full_dsp_1_U1197 fadd_32ns_32ns_32_5_full_dsp_1_U1318 fadd_32ns_32ns_32_4_no_dsp_1_U1398 fmul_32ns_32ns_32_4_max_dsp_1_U1596 fmul_32ns_32ns_32_4_max_dsp_1_U1597 fmul_32ns_32ns_32_4_max_dsp_1_U1598 fmul_32ns_32ns_32_4_max_dsp_1_U1599 fadd_32ns_32ns_32_5_full_dsp_1_U1198 fadd_32ns_32ns_32_5_full_dsp_1_U1199 fadd_32ns_32ns_32_5_full_dsp_1_U1319 fadd_32ns_32ns_32_4_no_dsp_1_U1399 fmul_32ns_32ns_32_4_max_dsp_1_U1600 fmul_32ns_32ns_32_4_max_dsp_1_U1601 fmul_32ns_32ns_32_4_max_dsp_1_U1602 fmul_32ns_32ns_32_4_max_dsp_1_U1603 fadd_32ns_32ns_32_5_full_dsp_1_U1200 fadd_32ns_32ns_32_5_full_dsp_1_U1201 fadd_32ns_32ns_32_5_full_dsp_1_U1320 fadd_32ns_32ns_32_4_no_dsp_1_U1400 fmul_32ns_32ns_32_4_max_dsp_1_U1604 fmul_32ns_32ns_32_4_max_dsp_1_U1605 fmul_32ns_32ns_32_4_max_dsp_1_U1606 fmul_32ns_32ns_32_4_max_dsp_1_U1607 fadd_32ns_32ns_32_5_full_dsp_1_U1202 fadd_32ns_32ns_32_5_full_dsp_1_U1203 fadd_32ns_32ns_32_5_full_dsp_1_U1321 fadd_32ns_32ns_32_4_no_dsp_1_U1401 fmul_32ns_32ns_32_4_max_dsp_1_U1608 fmul_32ns_32ns_32_4_max_dsp_1_U1609 fmul_32ns_32ns_32_4_max_dsp_1_U1610 fmul_32ns_32ns_32_4_max_dsp_1_U1611 fadd_32ns_32ns_32_5_full_dsp_1_U1204 fadd_32ns_32ns_32_5_full_dsp_1_U1205 fadd_32ns_32ns_32_5_full_dsp_1_U1322 fadd_32ns_32ns_32_4_no_dsp_1_U1402 fmul_32ns_32ns_32_4_max_dsp_1_U1612 fmul_32ns_32ns_32_4_max_dsp_1_U1613 fmul_32ns_32ns_32_4_max_dsp_1_U1614 fmul_32ns_32ns_32_4_max_dsp_1_U1615 fadd_32ns_32ns_32_5_full_dsp_1_U1206 fadd_32ns_32ns_32_5_full_dsp_1_U1207 fadd_32ns_32ns_32_5_full_dsp_1_U1323 fadd_32ns_32ns_32_4_no_dsp_1_U1403 fmul_32ns_32ns_32_4_max_dsp_1_U1616 fmul_32ns_32ns_32_4_max_dsp_1_U1617 fmul_32ns_32ns_32_4_max_dsp_1_U1618 fmul_32ns_32ns_32_4_max_dsp_1_U1619 fadd_32ns_32ns_32_5_full_dsp_1_U1208 fadd_32ns_32ns_32_5_full_dsp_1_U1209 fadd_32ns_32ns_32_5_full_dsp_1_U1324 fadd_32ns_32ns_32_4_no_dsp_1_U1404 fmul_32ns_32ns_32_4_max_dsp_1_U1620 fmul_32ns_32ns_32_4_max_dsp_1_U1621 fmul_32ns_32ns_32_4_max_dsp_1_U1622 fmul_32ns_32ns_32_4_max_dsp_1_U1623 fadd_32ns_32ns_32_5_full_dsp_1_U1210 fadd_32ns_32ns_32_5_full_dsp_1_U1211 fadd_32ns_32ns_32_5_full_dsp_1_U1325 fadd_32ns_32ns_32_4_no_dsp_1_U1405 fmul_32ns_32ns_32_4_max_dsp_1_U1624 fmul_32ns_32ns_32_4_max_dsp_1_U1625 fmul_32ns_32ns_32_4_max_dsp_1_U1626 fmul_32ns_32ns_32_4_max_dsp_1_U1627 fadd_32ns_32ns_32_5_full_dsp_1_U1212 fadd_32ns_32ns_32_5_full_dsp_1_U1213 fadd_32ns_32ns_32_5_full_dsp_1_U1326 fadd_32ns_32ns_32_4_no_dsp_1_U1406 fmul_32ns_32ns_32_4_max_dsp_1_U1628 fmul_32ns_32ns_32_4_max_dsp_1_U1629 fmul_32ns_32ns_32_4_max_dsp_1_U1630 fmul_32ns_32ns_32_4_max_dsp_1_U1631 fadd_32ns_32ns_32_5_full_dsp_1_U1214 fadd_32ns_32ns_32_5_full_dsp_1_U1215 fadd_32ns_32ns_32_5_full_dsp_1_U1327 fadd_32ns_32ns_32_4_no_dsp_1_U1407 fmul_32ns_32ns_32_4_max_dsp_1_U1632 fmul_32ns_32ns_32_4_max_dsp_1_U1633 fmul_32ns_32ns_32_4_max_dsp_1_U1634 fmul_32ns_32ns_32_4_max_dsp_1_U1635 fadd_32ns_32ns_32_5_full_dsp_1_U1216 fadd_32ns_32ns_32_5_full_dsp_1_U1217 fadd_32ns_32ns_32_5_full_dsp_1_U1328 fadd_32ns_32ns_32_4_no_dsp_1_U1408 fmul_32ns_32ns_32_4_max_dsp_1_U1636 fmul_32ns_32ns_32_4_max_dsp_1_U1637 fmul_32ns_32ns_32_4_max_dsp_1_U1638 fmul_32ns_32ns_32_4_max_dsp_1_U1639 fadd_32ns_32ns_32_5_full_dsp_1_U1218 fadd_32ns_32ns_32_5_full_dsp_1_U1219 fadd_32ns_32ns_32_5_full_dsp_1_U1329 fadd_32ns_32ns_32_4_no_dsp_1_U1409 fmul_32ns_32ns_32_4_max_dsp_1_U1640 fmul_32ns_32ns_32_4_max_dsp_1_U1641 fmul_32ns_32ns_32_4_max_dsp_1_U1642 fmul_32ns_32ns_32_4_max_dsp_1_U1643 fadd_32ns_32ns_32_5_full_dsp_1_U1220 fadd_32ns_32ns_32_5_full_dsp_1_U1221 fadd_32ns_32ns_32_5_full_dsp_1_U1330 fadd_32ns_32ns_32_4_no_dsp_1_U1410 fmul_32ns_32ns_32_4_max_dsp_1_U1644 fmul_32ns_32ns_32_4_max_dsp_1_U1645 fmul_32ns_32ns_32_4_max_dsp_1_U1646 fmul_32ns_32ns_32_4_max_dsp_1_U1647 fadd_32ns_32ns_32_5_full_dsp_1_U1222 fadd_32ns_32ns_32_5_full_dsp_1_U1223 fadd_32ns_32ns_32_5_full_dsp_1_U1331 fadd_32ns_32ns_32_4_no_dsp_1_U1411 fmul_32ns_32ns_32_4_max_dsp_1_U1648 fmul_32ns_32ns_32_4_max_dsp_1_U1649 fmul_32ns_32ns_32_4_max_dsp_1_U1650 fmul_32ns_32ns_32_4_max_dsp_1_U1651 fadd_32ns_32ns_32_5_full_dsp_1_U1224 fadd_32ns_32ns_32_5_full_dsp_1_U1225 fadd_32ns_32ns_32_5_full_dsp_1_U1332 fadd_32ns_32ns_32_4_no_dsp_1_U1412 fmul_32ns_32ns_32_4_max_dsp_1_U1652 fmul_32ns_32ns_32_4_max_dsp_1_U1653 fmul_32ns_32ns_32_4_max_dsp_1_U1654 fmul_32ns_32ns_32_4_max_dsp_1_U1655 fadd_32ns_32ns_32_5_full_dsp_1_U1226 fadd_32ns_32ns_32_5_full_dsp_1_U1227 fadd_32ns_32ns_32_5_full_dsp_1_U1333 fadd_32ns_32ns_32_4_no_dsp_1_U1413 fmul_32ns_32ns_32_4_max_dsp_1_U1656 fmul_32ns_32ns_32_4_max_dsp_1_U1657 fmul_32ns_32ns_32_4_max_dsp_1_U1658 fmul_32ns_32ns_32_4_max_dsp_1_U1659 fadd_32ns_32ns_32_5_full_dsp_1_U1228 fadd_32ns_32ns_32_5_full_dsp_1_U1229 fadd_32ns_32ns_32_5_full_dsp_1_U1334 fadd_32ns_32ns_32_4_no_dsp_1_U1414 fmul_32ns_32ns_32_4_max_dsp_1_U1660 fmul_32ns_32ns_32_4_max_dsp_1_U1661 fmul_32ns_32ns_32_4_max_dsp_1_U1662 fmul_32ns_32ns_32_4_max_dsp_1_U1663 fadd_32ns_32ns_32_5_full_dsp_1_U1230 fadd_32ns_32ns_32_5_full_dsp_1_U1231 fadd_32ns_32ns_32_5_full_dsp_1_U1335 fadd_32ns_32ns_32_4_no_dsp_1_U1415 fmul_32ns_32ns_32_4_max_dsp_1_U1664 fmul_32ns_32ns_32_4_max_dsp_1_U1665 fmul_32ns_32ns_32_4_max_dsp_1_U1666 fmul_32ns_32ns_32_4_max_dsp_1_U1667 fadd_32ns_32ns_32_5_full_dsp_1_U1232 fadd_32ns_32ns_32_5_full_dsp_1_U1233 fadd_32ns_32ns_32_5_full_dsp_1_U1336 fadd_32ns_32ns_32_4_no_dsp_1_U1416 fmul_32ns_32ns_32_4_max_dsp_1_U1668 fmul_32ns_32ns_32_4_max_dsp_1_U1669 fmul_32ns_32ns_32_4_max_dsp_1_U1670 fmul_32ns_32ns_32_4_max_dsp_1_U1671 fadd_32ns_32ns_32_5_full_dsp_1_U1234 fadd_32ns_32ns_32_5_full_dsp_1_U1235 fadd_32ns_32ns_32_5_full_dsp_1_U1337 fadd_32ns_32ns_32_4_no_dsp_1_U1417 fmul_32ns_32ns_32_4_max_dsp_1_U1672 fmul_32ns_32ns_32_4_max_dsp_1_U1673 fmul_32ns_32ns_32_4_max_dsp_1_U1674 fmul_32ns_32ns_32_4_max_dsp_1_U1675 fadd_32ns_32ns_32_5_full_dsp_1_U1236 fadd_32ns_32ns_32_5_full_dsp_1_U1237 fadd_32ns_32ns_32_5_full_dsp_1_U1338 fadd_32ns_32ns_32_4_no_dsp_1_U1418 fmul_32ns_32ns_32_4_max_dsp_1_U1676 fmul_32ns_32ns_32_4_max_dsp_1_U1677 fmul_32ns_32ns_32_4_max_dsp_1_U1678 fmul_32ns_32ns_32_4_max_dsp_1_U1679 fadd_32ns_32ns_32_5_full_dsp_1_U1238 fadd_32ns_32ns_32_5_full_dsp_1_U1239 fadd_32ns_32ns_32_5_full_dsp_1_U1339 fadd_32ns_32ns_32_4_no_dsp_1_U1419 fmul_32ns_32ns_32_4_max_dsp_1_U1680 fmul_32ns_32ns_32_4_max_dsp_1_U1681 fmul_32ns_32ns_32_4_max_dsp_1_U1682 fmul_32ns_32ns_32_4_max_dsp_1_U1683 fadd_32ns_32ns_32_5_full_dsp_1_U1240 fadd_32ns_32ns_32_5_full_dsp_1_U1241 fadd_32ns_32ns_32_5_full_dsp_1_U1340 fadd_32ns_32ns_32_4_no_dsp_1_U1420 fmul_32ns_32ns_32_4_max_dsp_1_U1684 fmul_32ns_32ns_32_4_max_dsp_1_U1685 fmul_32ns_32ns_32_4_max_dsp_1_U1686 fmul_32ns_32ns_32_4_max_dsp_1_U1687 fadd_32ns_32ns_32_5_full_dsp_1_U1242 fadd_32ns_32ns_32_5_full_dsp_1_U1243 fadd_32ns_32ns_32_5_full_dsp_1_U1341 fadd_32ns_32ns_32_4_no_dsp_1_U1421 fmul_32ns_32ns_32_4_max_dsp_1_U1688 fmul_32ns_32ns_32_4_max_dsp_1_U1689 fmul_32ns_32ns_32_4_max_dsp_1_U1690 fmul_32ns_32ns_32_4_max_dsp_1_U1691 fadd_32ns_32ns_32_5_full_dsp_1_U1244 fadd_32ns_32ns_32_5_full_dsp_1_U1245 fadd_32ns_32ns_32_5_full_dsp_1_U1342 fadd_32ns_32ns_32_4_no_dsp_1_U1422 fmul_32ns_32ns_32_4_max_dsp_1_U1692 fmul_32ns_32ns_32_4_max_dsp_1_U1693 fmul_32ns_32ns_32_4_max_dsp_1_U1694 fmul_32ns_32ns_32_4_max_dsp_1_U1695 fadd_32ns_32ns_32_5_full_dsp_1_U1246 fadd_32ns_32ns_32_5_full_dsp_1_U1247 fadd_32ns_32ns_32_5_full_dsp_1_U1343 fadd_32ns_32ns_32_4_no_dsp_1_U1423 fmul_32ns_32ns_32_4_max_dsp_1_U1696 fmul_32ns_32ns_32_4_max_dsp_1_U1697 fmul_32ns_32ns_32_4_max_dsp_1_U1698 fmul_32ns_32ns_32_4_max_dsp_1_U1699 fadd_32ns_32ns_32_5_full_dsp_1_U1248 fadd_32ns_32ns_32_5_full_dsp_1_U1249 fadd_32ns_32ns_32_5_full_dsp_1_U1344 fadd_32ns_32ns_32_4_no_dsp_1_U1424 fmul_32ns_32ns_32_4_max_dsp_1_U1700 fmul_32ns_32ns_32_4_max_dsp_1_U1701 fmul_32ns_32ns_32_4_max_dsp_1_U1702 fmul_32ns_32ns_32_4_max_dsp_1_U1703 fadd_32ns_32ns_32_5_full_dsp_1_U1250 fadd_32ns_32ns_32_5_full_dsp_1_U1251 fadd_32ns_32ns_32_5_full_dsp_1_U1345 fadd_32ns_32ns_32_4_no_dsp_1_U1425 fmul_32ns_32ns_32_4_max_dsp_1_U1704 fmul_32ns_32ns_32_4_max_dsp_1_U1705 fmul_32ns_32ns_32_4_max_dsp_1_U1706 fmul_32ns_32ns_32_4_max_dsp_1_U1707 fadd_32ns_32ns_32_5_full_dsp_1_U1252 fadd_32ns_32ns_32_5_full_dsp_1_U1253 fadd_32ns_32ns_32_5_full_dsp_1_U1346 fadd_32ns_32ns_32_4_no_dsp_1_U1426 fmul_32ns_32ns_32_4_max_dsp_1_U1708 fmul_32ns_32ns_32_4_max_dsp_1_U1709 fmul_32ns_32ns_32_4_max_dsp_1_U1710 fmul_32ns_32ns_32_4_max_dsp_1_U1711 fadd_32ns_32ns_32_5_full_dsp_1_U1254 fadd_32ns_32ns_32_5_full_dsp_1_U1255 fadd_32ns_32ns_32_5_full_dsp_1_U1347 fadd_32ns_32ns_32_4_no_dsp_1_U1427 fmul_32ns_32ns_32_4_max_dsp_1_U1712 fmul_32ns_32ns_32_4_max_dsp_1_U1713 fmul_32ns_32ns_32_4_max_dsp_1_U1714 fmul_32ns_32ns_32_4_max_dsp_1_U1715 fadd_32ns_32ns_32_5_full_dsp_1_U1256 fadd_32ns_32ns_32_5_full_dsp_1_U1257 fadd_32ns_32ns_32_5_full_dsp_1_U1348 fadd_32ns_32ns_32_4_no_dsp_1_U1428 fmul_32ns_32ns_32_4_max_dsp_1_U1716 fmul_32ns_32ns_32_4_max_dsp_1_U1717 fmul_32ns_32ns_32_4_max_dsp_1_U1718 fmul_32ns_32ns_32_4_max_dsp_1_U1719 fadd_32ns_32ns_32_5_full_dsp_1_U1258 fadd_32ns_32ns_32_5_full_dsp_1_U1259 fadd_32ns_32ns_32_5_full_dsp_1_U1349 fadd_32ns_32ns_32_4_no_dsp_1_U1429 fmul_32ns_32ns_32_4_max_dsp_1_U1720 fmul_32ns_32ns_32_4_max_dsp_1_U1721 fmul_32ns_32ns_32_4_max_dsp_1_U1722 fmul_32ns_32ns_32_4_max_dsp_1_U1723 fadd_32ns_32ns_32_5_full_dsp_1_U1260 fadd_32ns_32ns_32_5_full_dsp_1_U1261 fadd_32ns_32ns_32_5_full_dsp_1_U1350 fadd_32ns_32ns_32_4_no_dsp_1_U1430 fmul_32ns_32ns_32_4_max_dsp_1_U1724 fmul_32ns_32ns_32_4_max_dsp_1_U1725 fmul_32ns_32ns_32_4_max_dsp_1_U1726 fmul_32ns_32ns_32_4_max_dsp_1_U1727 fadd_32ns_32ns_32_5_full_dsp_1_U1262 fadd_32ns_32ns_32_5_full_dsp_1_U1263 fadd_32ns_32ns_32_5_full_dsp_1_U1351 fadd_32ns_32ns_32_4_no_dsp_1_U1431 fmul_32ns_32ns_32_4_max_dsp_1_U1728 fmul_32ns_32ns_32_4_max_dsp_1_U1729 fmul_32ns_32ns_32_4_max_dsp_1_U1730 fmul_32ns_32ns_32_4_max_dsp_1_U1731 fadd_32ns_32ns_32_5_full_dsp_1_U1264 fadd_32ns_32ns_32_5_full_dsp_1_U1265 fadd_32ns_32ns_32_5_full_dsp_1_U1352 fadd_32ns_32ns_32_4_no_dsp_1_U1432 fmul_32ns_32ns_32_4_max_dsp_1_U1732 fmul_32ns_32ns_32_4_max_dsp_1_U1733 fmul_32ns_32ns_32_4_max_dsp_1_U1734 fmul_32ns_32ns_32_4_max_dsp_1_U1735 fadd_32ns_32ns_32_5_full_dsp_1_U1266 fadd_32ns_32ns_32_5_full_dsp_1_U1267 fadd_32ns_32ns_32_5_full_dsp_1_U1353 fadd_32ns_32ns_32_4_no_dsp_1_U1433 fmul_32ns_32ns_32_4_max_dsp_1_U1736 fmul_32ns_32ns_32_4_max_dsp_1_U1737 fmul_32ns_32ns_32_4_max_dsp_1_U1738 fmul_32ns_32ns_32_4_max_dsp_1_U1739 fadd_32ns_32ns_32_5_full_dsp_1_U1268 fadd_32ns_32ns_32_5_full_dsp_1_U1269 fadd_32ns_32ns_32_5_full_dsp_1_U1354 fadd_32ns_32ns_32_4_no_dsp_1_U1434 fmul_32ns_32ns_32_4_max_dsp_1_U1740 fmul_32ns_32ns_32_4_max_dsp_1_U1741 fmul_32ns_32ns_32_4_max_dsp_1_U1742 fmul_32ns_32ns_32_4_max_dsp_1_U1743 fadd_32ns_32ns_32_5_full_dsp_1_U1270 fadd_32ns_32ns_32_5_full_dsp_1_U1271 fadd_32ns_32ns_32_5_full_dsp_1_U1355 fadd_32ns_32ns_32_4_no_dsp_1_U1435 fmul_32ns_32ns_32_4_max_dsp_1_U1744 fmul_32ns_32ns_32_4_max_dsp_1_U1745 fmul_32ns_32ns_32_4_max_dsp_1_U1746 fmul_32ns_32ns_32_4_max_dsp_1_U1747 fadd_32ns_32ns_32_5_full_dsp_1_U1272 fadd_32ns_32ns_32_5_full_dsp_1_U1273 fadd_32ns_32ns_32_5_full_dsp_1_U1356 fadd_32ns_32ns_32_4_no_dsp_1_U1436 fmul_32ns_32ns_32_4_max_dsp_1_U1748 fmul_32ns_32ns_32_4_max_dsp_1_U1749 fmul_32ns_32ns_32_4_max_dsp_1_U1750 fmul_32ns_32ns_32_4_max_dsp_1_U1751 fadd_32ns_32ns_32_5_full_dsp_1_U1274 fadd_32ns_32ns_32_5_full_dsp_1_U1275 fadd_32ns_32ns_32_5_full_dsp_1_U1357 fadd_32ns_32ns_32_4_no_dsp_1_U1437 fmul_32ns_32ns_32_4_max_dsp_1_U1752 fmul_32ns_32ns_32_4_max_dsp_1_U1753 fmul_32ns_32ns_32_4_max_dsp_1_U1754 fmul_32ns_32ns_32_4_max_dsp_1_U1755 fadd_32ns_32ns_32_5_full_dsp_1_U1276 fadd_32ns_32ns_32_5_full_dsp_1_U1277 fadd_32ns_32ns_32_5_full_dsp_1_U1358 fadd_32ns_32ns_32_4_no_dsp_1_U1438 fmul_32ns_32ns_32_4_max_dsp_1_U1756 fmul_32ns_32ns_32_4_max_dsp_1_U1757 fmul_32ns_32ns_32_4_max_dsp_1_U1758 fmul_32ns_32ns_32_4_max_dsp_1_U1759 fadd_32ns_32ns_32_5_full_dsp_1_U1278 fadd_32ns_32ns_32_5_full_dsp_1_U1279 fadd_32ns_32ns_32_5_full_dsp_1_U1359 fadd_32ns_32ns_32_4_no_dsp_1_U1439 fmul_32ns_32ns_32_4_max_dsp_1_U1440 fmul_32ns_32ns_32_4_max_dsp_1_U1441 fmul_32ns_32ns_32_4_max_dsp_1_U1442 fmul_32ns_32ns_32_4_max_dsp_1_U1443 fadd_32ns_32ns_32_5_full_dsp_1_U1120 fadd_32ns_32ns_32_5_full_dsp_1_U1121 fadd_32ns_32ns_32_5_full_dsp_1_U1280 fadd_32ns_32ns_32_4_no_dsp_1_U1360 fmul_32ns_32ns_32_4_max_dsp_1_U1444 fmul_32ns_32ns_32_4_max_dsp_1_U1445 fmul_32ns_32ns_32_4_max_dsp_1_U1446 fmul_32ns_32ns_32_4_max_dsp_1_U1447 fadd_32ns_32ns_32_5_full_dsp_1_U1122 fadd_32ns_32ns_32_5_full_dsp_1_U1123 fadd_32ns_32ns_32_5_full_dsp_1_U1281 fadd_32ns_32ns_32_4_no_dsp_1_U1361 fmul_32ns_32ns_32_4_max_dsp_1_U1448 fmul_32ns_32ns_32_4_max_dsp_1_U1449 fmul_32ns_32ns_32_4_max_dsp_1_U1450 fmul_32ns_32ns_32_4_max_dsp_1_U1451 fadd_32ns_32ns_32_5_full_dsp_1_U1124 fadd_32ns_32ns_32_5_full_dsp_1_U1125 fadd_32ns_32ns_32_5_full_dsp_1_U1282 fadd_32ns_32ns_32_4_no_dsp_1_U1362 fmul_32ns_32ns_32_4_max_dsp_1_U1452 fmul_32ns_32ns_32_4_max_dsp_1_U1453 fmul_32ns_32ns_32_4_max_dsp_1_U1454 fmul_32ns_32ns_32_4_max_dsp_1_U1455 fadd_32ns_32ns_32_5_full_dsp_1_U1126 fadd_32ns_32ns_32_5_full_dsp_1_U1127 fadd_32ns_32ns_32_5_full_dsp_1_U1283 fadd_32ns_32ns_32_4_no_dsp_1_U1363 fmul_32ns_32ns_32_4_max_dsp_1_U1456 fmul_32ns_32ns_32_4_max_dsp_1_U1457 fmul_32ns_32ns_32_4_max_dsp_1_U1458 fmul_32ns_32ns_32_4_max_dsp_1_U1459 fadd_32ns_32ns_32_5_full_dsp_1_U1128 fadd_32ns_32ns_32_5_full_dsp_1_U1129 fadd_32ns_32ns_32_5_full_dsp_1_U1284 fadd_32ns_32ns_32_4_no_dsp_1_U1364 fmul_32ns_32ns_32_4_max_dsp_1_U1460 fmul_32ns_32ns_32_4_max_dsp_1_U1461 fmul_32ns_32ns_32_4_max_dsp_1_U1462 fmul_32ns_32ns_32_4_max_dsp_1_U1463 fadd_32ns_32ns_32_5_full_dsp_1_U1130 fadd_32ns_32ns_32_5_full_dsp_1_U1131 fadd_32ns_32ns_32_5_full_dsp_1_U1285 fadd_32ns_32ns_32_4_no_dsp_1_U1365 fmul_32ns_32ns_32_4_max_dsp_1_U1464 fmul_32ns_32ns_32_4_max_dsp_1_U1465 fmul_32ns_32ns_32_4_max_dsp_1_U1466 fmul_32ns_32ns_32_4_max_dsp_1_U1467 fadd_32ns_32ns_32_5_full_dsp_1_U1132 fadd_32ns_32ns_32_5_full_dsp_1_U1133 fadd_32ns_32ns_32_5_full_dsp_1_U1286 fadd_32ns_32ns_32_4_no_dsp_1_U1366 fmul_32ns_32ns_32_4_max_dsp_1_U1468 fmul_32ns_32ns_32_4_max_dsp_1_U1469 fmul_32ns_32ns_32_4_max_dsp_1_U1470 fmul_32ns_32ns_32_4_max_dsp_1_U1471 fadd_32ns_32ns_32_5_full_dsp_1_U1134 fadd_32ns_32ns_32_5_full_dsp_1_U1135 fadd_32ns_32ns_32_5_full_dsp_1_U1287 fadd_32ns_32ns_32_4_no_dsp_1_U1367 fmul_32ns_32ns_32_4_max_dsp_1_U1472 fmul_32ns_32ns_32_4_max_dsp_1_U1473 fmul_32ns_32ns_32_4_max_dsp_1_U1474 fmul_32ns_32ns_32_4_max_dsp_1_U1475 fadd_32ns_32ns_32_5_full_dsp_1_U1136 fadd_32ns_32ns_32_5_full_dsp_1_U1137 fadd_32ns_32ns_32_5_full_dsp_1_U1288 fadd_32ns_32ns_32_4_no_dsp_1_U1368 fmul_32ns_32ns_32_4_max_dsp_1_U1476 fmul_32ns_32ns_32_4_max_dsp_1_U1477 fmul_32ns_32ns_32_4_max_dsp_1_U1478 fmul_32ns_32ns_32_4_max_dsp_1_U1479 fadd_32ns_32ns_32_5_full_dsp_1_U1138 fadd_32ns_32ns_32_5_full_dsp_1_U1139 fadd_32ns_32ns_32_5_full_dsp_1_U1289 fadd_32ns_32ns_32_4_no_dsp_1_U1369 fmul_32ns_32ns_32_4_max_dsp_1_U1480 fmul_32ns_32ns_32_4_max_dsp_1_U1481 fmul_32ns_32ns_32_4_max_dsp_1_U1482 fmul_32ns_32ns_32_4_max_dsp_1_U1483 fadd_32ns_32ns_32_5_full_dsp_1_U1140 fadd_32ns_32ns_32_5_full_dsp_1_U1141 fadd_32ns_32ns_32_5_full_dsp_1_U1290 fadd_32ns_32ns_32_4_no_dsp_1_U1370 fmul_32ns_32ns_32_4_max_dsp_1_U1484 fmul_32ns_32ns_32_4_max_dsp_1_U1485 fmul_32ns_32ns_32_4_max_dsp_1_U1486 fmul_32ns_32ns_32_4_max_dsp_1_U1487 fadd_32ns_32ns_32_5_full_dsp_1_U1142 fadd_32ns_32ns_32_5_full_dsp_1_U1143 fadd_32ns_32ns_32_5_full_dsp_1_U1291 fadd_32ns_32ns_32_4_no_dsp_1_U1371 fmul_32ns_32ns_32_4_max_dsp_1_U1488 fmul_32ns_32ns_32_4_max_dsp_1_U1489 fmul_32ns_32ns_32_4_max_dsp_1_U1490 fmul_32ns_32ns_32_4_max_dsp_1_U1491 fadd_32ns_32ns_32_5_full_dsp_1_U1144 fadd_32ns_32ns_32_5_full_dsp_1_U1145 fadd_32ns_32ns_32_5_full_dsp_1_U1292 fadd_32ns_32ns_32_4_no_dsp_1_U1372 fmul_32ns_32ns_32_4_max_dsp_1_U1492 fmul_32ns_32ns_32_4_max_dsp_1_U1493 fmul_32ns_32ns_32_4_max_dsp_1_U1494 fmul_32ns_32ns_32_4_max_dsp_1_U1495 fadd_32ns_32ns_32_5_full_dsp_1_U1146 fadd_32ns_32ns_32_5_full_dsp_1_U1147 fadd_32ns_32ns_32_5_full_dsp_1_U1293 fadd_32ns_32ns_32_4_no_dsp_1_U1373 fmul_32ns_32ns_32_4_max_dsp_1_U1496 fmul_32ns_32ns_32_4_max_dsp_1_U1497 fmul_32ns_32ns_32_4_max_dsp_1_U1498 fmul_32ns_32ns_32_4_max_dsp_1_U1499 fadd_32ns_32ns_32_5_full_dsp_1_U1148 fadd_32ns_32ns_32_5_full_dsp_1_U1149 fadd_32ns_32ns_32_5_full_dsp_1_U1294 fadd_32ns_32ns_32_4_no_dsp_1_U1374 fmul_32ns_32ns_32_4_max_dsp_1_U1500 fmul_32ns_32ns_32_4_max_dsp_1_U1501 fmul_32ns_32ns_32_4_max_dsp_1_U1502 fmul_32ns_32ns_32_4_max_dsp_1_U1503 fadd_32ns_32ns_32_5_full_dsp_1_U1150 fadd_32ns_32ns_32_5_full_dsp_1_U1151 fadd_32ns_32ns_32_5_full_dsp_1_U1295 fadd_32ns_32ns_32_4_no_dsp_1_U1375 fmul_32ns_32ns_32_4_max_dsp_1_U1504 fmul_32ns_32ns_32_4_max_dsp_1_U1505 fmul_32ns_32ns_32_4_max_dsp_1_U1506 fmul_32ns_32ns_32_4_max_dsp_1_U1507 fadd_32ns_32ns_32_5_full_dsp_1_U1152 fadd_32ns_32ns_32_5_full_dsp_1_U1153 fadd_32ns_32ns_32_5_full_dsp_1_U1296 fadd_32ns_32ns_32_4_no_dsp_1_U1376 fmul_32ns_32ns_32_4_max_dsp_1_U1508 fmul_32ns_32ns_32_4_max_dsp_1_U1509 fmul_32ns_32ns_32_4_max_dsp_1_U1510 fmul_32ns_32ns_32_4_max_dsp_1_U1511 fadd_32ns_32ns_32_5_full_dsp_1_U1154 fadd_32ns_32ns_32_5_full_dsp_1_U1155 fadd_32ns_32ns_32_5_full_dsp_1_U1297 fadd_32ns_32ns_32_4_no_dsp_1_U1377 fmul_32ns_32ns_32_4_max_dsp_1_U1512 fmul_32ns_32ns_32_4_max_dsp_1_U1513 fmul_32ns_32ns_32_4_max_dsp_1_U1514 fmul_32ns_32ns_32_4_max_dsp_1_U1515 fadd_32ns_32ns_32_5_full_dsp_1_U1156 fadd_32ns_32ns_32_5_full_dsp_1_U1157 fadd_32ns_32ns_32_5_full_dsp_1_U1298 fadd_32ns_32ns_32_4_no_dsp_1_U1378 fmul_32ns_32ns_32_4_max_dsp_1_U1516 fmul_32ns_32ns_32_4_max_dsp_1_U1517 fmul_32ns_32ns_32_4_max_dsp_1_U1518 fmul_32ns_32ns_32_4_max_dsp_1_U1519 fadd_32ns_32ns_32_5_full_dsp_1_U1158 fadd_32ns_32ns_32_5_full_dsp_1_U1159 fadd_32ns_32ns_32_5_full_dsp_1_U1299 fadd_32ns_32ns_32_4_no_dsp_1_U1379 fmul_32ns_32ns_32_4_max_dsp_1_U1520 fmul_32ns_32ns_32_4_max_dsp_1_U1521 fmul_32ns_32ns_32_4_max_dsp_1_U1522 fmul_32ns_32ns_32_4_max_dsp_1_U1523 fadd_32ns_32ns_32_5_full_dsp_1_U1160 fadd_32ns_32ns_32_5_full_dsp_1_U1161 fadd_32ns_32ns_32_5_full_dsp_1_U1300 fadd_32ns_32ns_32_4_no_dsp_1_U1380 fmul_32ns_32ns_32_4_max_dsp_1_U1524 fmul_32ns_32ns_32_4_max_dsp_1_U1525 fmul_32ns_32ns_32_4_max_dsp_1_U1526 fmul_32ns_32ns_32_4_max_dsp_1_U1527 fadd_32ns_32ns_32_5_full_dsp_1_U1162 fadd_32ns_32ns_32_5_full_dsp_1_U1163 fadd_32ns_32ns_32_5_full_dsp_1_U1301 fadd_32ns_32ns_32_4_no_dsp_1_U1381 fmul_32ns_32ns_32_4_max_dsp_1_U1528 fmul_32ns_32ns_32_4_max_dsp_1_U1529 fmul_32ns_32ns_32_4_max_dsp_1_U1530 fmul_32ns_32ns_32_4_max_dsp_1_U1531 fadd_32ns_32ns_32_5_full_dsp_1_U1164 fadd_32ns_32ns_32_5_full_dsp_1_U1165 fadd_32ns_32ns_32_5_full_dsp_1_U1302 fadd_32ns_32ns_32_4_no_dsp_1_U1382 fmul_32ns_32ns_32_4_max_dsp_1_U1532 fmul_32ns_32ns_32_4_max_dsp_1_U1533 fmul_32ns_32ns_32_4_max_dsp_1_U1534 fmul_32ns_32ns_32_4_max_dsp_1_U1535 fadd_32ns_32ns_32_5_full_dsp_1_U1166 fadd_32ns_32ns_32_5_full_dsp_1_U1167 fadd_32ns_32ns_32_5_full_dsp_1_U1303 fadd_32ns_32ns_32_4_no_dsp_1_U1383 fmul_32ns_32ns_32_4_max_dsp_1_U1536 fmul_32ns_32ns_32_4_max_dsp_1_U1537 fmul_32ns_32ns_32_4_max_dsp_1_U1538 fmul_32ns_32ns_32_4_max_dsp_1_U1539 fadd_32ns_32ns_32_5_full_dsp_1_U1168 fadd_32ns_32ns_32_5_full_dsp_1_U1169 fadd_32ns_32ns_32_5_full_dsp_1_U1304 fadd_32ns_32ns_32_4_no_dsp_1_U1384 fmul_32ns_32ns_32_4_max_dsp_1_U1540 fmul_32ns_32ns_32_4_max_dsp_1_U1541 fmul_32ns_32ns_32_4_max_dsp_1_U1542 fmul_32ns_32ns_32_4_max_dsp_1_U1543 fadd_32ns_32ns_32_5_full_dsp_1_U1170 fadd_32ns_32ns_32_5_full_dsp_1_U1171 fadd_32ns_32ns_32_5_full_dsp_1_U1305 fadd_32ns_32ns_32_4_no_dsp_1_U1385 fmul_32ns_32ns_32_4_max_dsp_1_U1544 fmul_32ns_32ns_32_4_max_dsp_1_U1545 fmul_32ns_32ns_32_4_max_dsp_1_U1546 fmul_32ns_32ns_32_4_max_dsp_1_U1547 fadd_32ns_32ns_32_5_full_dsp_1_U1172 fadd_32ns_32ns_32_5_full_dsp_1_U1173 fadd_32ns_32ns_32_5_full_dsp_1_U1306 fadd_32ns_32ns_32_4_no_dsp_1_U1386 fmul_32ns_32ns_32_4_max_dsp_1_U1548 fmul_32ns_32ns_32_4_max_dsp_1_U1549 fmul_32ns_32ns_32_4_max_dsp_1_U1550 fmul_32ns_32ns_32_4_max_dsp_1_U1551 fadd_32ns_32ns_32_5_full_dsp_1_U1174 fadd_32ns_32ns_32_5_full_dsp_1_U1175 fadd_32ns_32ns_32_5_full_dsp_1_U1307 fadd_32ns_32ns_32_4_no_dsp_1_U1387 fmul_32ns_32ns_32_4_max_dsp_1_U1552 fmul_32ns_32ns_32_4_max_dsp_1_U1553 fmul_32ns_32ns_32_4_max_dsp_1_U1554 fmul_32ns_32ns_32_4_max_dsp_1_U1555 fadd_32ns_32ns_32_5_full_dsp_1_U1176 fadd_32ns_32ns_32_5_full_dsp_1_U1177 fadd_32ns_32ns_32_5_full_dsp_1_U1308 fadd_32ns_32ns_32_4_no_dsp_1_U1388 fmul_32ns_32ns_32_4_max_dsp_1_U1556 fmul_32ns_32ns_32_4_max_dsp_1_U1557 fmul_32ns_32ns_32_4_max_dsp_1_U1558 fmul_32ns_32ns_32_4_max_dsp_1_U1559 fadd_32ns_32ns_32_5_full_dsp_1_U1178 fadd_32ns_32ns_32_5_full_dsp_1_U1179 fadd_32ns_32ns_32_5_full_dsp_1_U1309 fadd_32ns_32ns_32_4_no_dsp_1_U1389 fmul_32ns_32ns_32_4_max_dsp_1_U1560 fmul_32ns_32ns_32_4_max_dsp_1_U1561 fmul_32ns_32ns_32_4_max_dsp_1_U1562 fmul_32ns_32ns_32_4_max_dsp_1_U1563 fadd_32ns_32ns_32_5_full_dsp_1_U1180 fadd_32ns_32ns_32_5_full_dsp_1_U1181 fadd_32ns_32ns_32_5_full_dsp_1_U1310 fadd_32ns_32ns_32_4_no_dsp_1_U1390 fmul_32ns_32ns_32_4_max_dsp_1_U1564 fmul_32ns_32ns_32_4_max_dsp_1_U1565 fmul_32ns_32ns_32_4_max_dsp_1_U1566 fmul_32ns_32ns_32_4_max_dsp_1_U1567 fadd_32ns_32ns_32_5_full_dsp_1_U1182 fadd_32ns_32ns_32_5_full_dsp_1_U1183 fadd_32ns_32ns_32_5_full_dsp_1_U1311 fadd_32ns_32ns_32_4_no_dsp_1_U1391 fmul_32ns_32ns_32_4_max_dsp_1_U1568 fmul_32ns_32ns_32_4_max_dsp_1_U1569 fmul_32ns_32ns_32_4_max_dsp_1_U1570 fmul_32ns_32ns_32_4_max_dsp_1_U1571 fadd_32ns_32ns_32_5_full_dsp_1_U1184 fadd_32ns_32ns_32_5_full_dsp_1_U1185 fadd_32ns_32ns_32_5_full_dsp_1_U1312 fadd_32ns_32ns_32_4_no_dsp_1_U1392 fmul_32ns_32ns_32_4_max_dsp_1_U1572 fmul_32ns_32ns_32_4_max_dsp_1_U1573 fmul_32ns_32ns_32_4_max_dsp_1_U1574 fmul_32ns_32ns_32_4_max_dsp_1_U1575 fadd_32ns_32ns_32_5_full_dsp_1_U1186 fadd_32ns_32ns_32_5_full_dsp_1_U1187 fadd_32ns_32ns_32_5_full_dsp_1_U1313 fadd_32ns_32ns_32_4_no_dsp_1_U1393 fmul_32ns_32ns_32_4_max_dsp_1_U1576 fmul_32ns_32ns_32_4_max_dsp_1_U1577 fmul_32ns_32ns_32_4_max_dsp_1_U1578 fmul_32ns_32ns_32_4_max_dsp_1_U1579 fadd_32ns_32ns_32_5_full_dsp_1_U1188 fadd_32ns_32ns_32_5_full_dsp_1_U1189 fadd_32ns_32ns_32_5_full_dsp_1_U1314 fadd_32ns_32ns_32_4_no_dsp_1_U1394 fmul_32ns_32ns_32_4_max_dsp_1_U1580 fmul_32ns_32ns_32_4_max_dsp_1_U1581 fmul_32ns_32ns_32_4_max_dsp_1_U1582 fmul_32ns_32ns_32_4_max_dsp_1_U1583 fadd_32ns_32ns_32_5_full_dsp_1_U1190 fadd_32ns_32ns_32_5_full_dsp_1_U1191 fadd_32ns_32ns_32_5_full_dsp_1_U1315 fadd_32ns_32ns_32_4_no_dsp_1_U1395 fmul_32ns_32ns_32_4_max_dsp_1_U1584 fmul_32ns_32ns_32_4_max_dsp_1_U1585 fmul_32ns_32ns_32_4_max_dsp_1_U1586 fmul_32ns_32ns_32_4_max_dsp_1_U1587 fadd_32ns_32ns_32_5_full_dsp_1_U1192 fadd_32ns_32ns_32_5_full_dsp_1_U1193 fadd_32ns_32ns_32_5_full_dsp_1_U1316 fadd_32ns_32ns_32_4_no_dsp_1_U1396 fmul_32ns_32ns_32_4_max_dsp_1_U1588 fmul_32ns_32ns_32_4_max_dsp_1_U1589 fmul_32ns_32ns_32_4_max_dsp_1_U1590 fmul_32ns_32ns_32_4_max_dsp_1_U1591 fadd_32ns_32ns_32_5_full_dsp_1_U1194 fadd_32ns_32ns_32_5_full_dsp_1_U1195 fadd_32ns_32ns_32_5_full_dsp_1_U1317 fadd_32ns_32ns_32_4_no_dsp_1_U1397 fmul_32ns_32ns_32_4_max_dsp_1_U1592 fmul_32ns_32ns_32_4_max_dsp_1_U1593 fmul_32ns_32ns_32_4_max_dsp_1_U1594 fmul_32ns_32ns_32_4_max_dsp_1_U1595 fadd_32ns_32ns_32_5_full_dsp_1_U1196 fadd_32ns_32ns_32_5_full_dsp_1_U1197 fadd_32ns_32ns_32_5_full_dsp_1_U1318 fadd_32ns_32ns_32_4_no_dsp_1_U1398 fmul_32ns_32ns_32_4_max_dsp_1_U1596 fmul_32ns_32ns_32_4_max_dsp_1_U1597 fmul_32ns_32ns_32_4_max_dsp_1_U1598 fmul_32ns_32ns_32_4_max_dsp_1_U1599 fadd_32ns_32ns_32_5_full_dsp_1_U1198 fadd_32ns_32ns_32_5_full_dsp_1_U1199 fadd_32ns_32ns_32_5_full_dsp_1_U1319 fadd_32ns_32ns_32_4_no_dsp_1_U1399 fmul_32ns_32ns_32_4_max_dsp_1_U1600 fmul_32ns_32ns_32_4_max_dsp_1_U1601 fmul_32ns_32ns_32_4_max_dsp_1_U1602 fmul_32ns_32ns_32_4_max_dsp_1_U1603 fadd_32ns_32ns_32_5_full_dsp_1_U1200 fadd_32ns_32ns_32_5_full_dsp_1_U1201 fadd_32ns_32ns_32_5_full_dsp_1_U1320 fadd_32ns_32ns_32_4_no_dsp_1_U1400 fmul_32ns_32ns_32_4_max_dsp_1_U1604 fmul_32ns_32ns_32_4_max_dsp_1_U1605 fmul_32ns_32ns_32_4_max_dsp_1_U1606 fmul_32ns_32ns_32_4_max_dsp_1_U1607 fadd_32ns_32ns_32_5_full_dsp_1_U1202 fadd_32ns_32ns_32_5_full_dsp_1_U1203 fadd_32ns_32ns_32_5_full_dsp_1_U1321 fadd_32ns_32ns_32_4_no_dsp_1_U1401 fmul_32ns_32ns_32_4_max_dsp_1_U1608 fmul_32ns_32ns_32_4_max_dsp_1_U1609 fmul_32ns_32ns_32_4_max_dsp_1_U1610 fmul_32ns_32ns_32_4_max_dsp_1_U1611 fadd_32ns_32ns_32_5_full_dsp_1_U1204 fadd_32ns_32ns_32_5_full_dsp_1_U1205 fadd_32ns_32ns_32_5_full_dsp_1_U1322 fadd_32ns_32ns_32_4_no_dsp_1_U1402 fmul_32ns_32ns_32_4_max_dsp_1_U1612 fmul_32ns_32ns_32_4_max_dsp_1_U1613 fmul_32ns_32ns_32_4_max_dsp_1_U1614 fmul_32ns_32ns_32_4_max_dsp_1_U1615 fadd_32ns_32ns_32_5_full_dsp_1_U1206 fadd_32ns_32ns_32_5_full_dsp_1_U1207 fadd_32ns_32ns_32_5_full_dsp_1_U1323 fadd_32ns_32ns_32_4_no_dsp_1_U1403 fmul_32ns_32ns_32_4_max_dsp_1_U1616 fmul_32ns_32ns_32_4_max_dsp_1_U1617 fmul_32ns_32ns_32_4_max_dsp_1_U1618 fmul_32ns_32ns_32_4_max_dsp_1_U1619 fadd_32ns_32ns_32_5_full_dsp_1_U1208 fadd_32ns_32ns_32_5_full_dsp_1_U1209 fadd_32ns_32ns_32_5_full_dsp_1_U1324 fadd_32ns_32ns_32_4_no_dsp_1_U1404 fmul_32ns_32ns_32_4_max_dsp_1_U1620 fmul_32ns_32ns_32_4_max_dsp_1_U1621 fmul_32ns_32ns_32_4_max_dsp_1_U1622 fmul_32ns_32ns_32_4_max_dsp_1_U1623 fadd_32ns_32ns_32_5_full_dsp_1_U1210 fadd_32ns_32ns_32_5_full_dsp_1_U1211 fadd_32ns_32ns_32_5_full_dsp_1_U1325 fadd_32ns_32ns_32_4_no_dsp_1_U1405 fmul_32ns_32ns_32_4_max_dsp_1_U1624 fmul_32ns_32ns_32_4_max_dsp_1_U1625 fmul_32ns_32ns_32_4_max_dsp_1_U1626 fmul_32ns_32ns_32_4_max_dsp_1_U1627 fadd_32ns_32ns_32_5_full_dsp_1_U1212 fadd_32ns_32ns_32_5_full_dsp_1_U1213 fadd_32ns_32ns_32_5_full_dsp_1_U1326 fadd_32ns_32ns_32_4_no_dsp_1_U1406 fmul_32ns_32ns_32_4_max_dsp_1_U1628 fmul_32ns_32ns_32_4_max_dsp_1_U1629 fmul_32ns_32ns_32_4_max_dsp_1_U1630 fmul_32ns_32ns_32_4_max_dsp_1_U1631 fadd_32ns_32ns_32_5_full_dsp_1_U1214 fadd_32ns_32ns_32_5_full_dsp_1_U1215 fadd_32ns_32ns_32_5_full_dsp_1_U1327 fadd_32ns_32ns_32_4_no_dsp_1_U1407 fmul_32ns_32ns_32_4_max_dsp_1_U1632 fmul_32ns_32ns_32_4_max_dsp_1_U1633 fmul_32ns_32ns_32_4_max_dsp_1_U1634 fmul_32ns_32ns_32_4_max_dsp_1_U1635 fadd_32ns_32ns_32_5_full_dsp_1_U1216 fadd_32ns_32ns_32_5_full_dsp_1_U1217 fadd_32ns_32ns_32_5_full_dsp_1_U1328 fadd_32ns_32ns_32_4_no_dsp_1_U1408 fmul_32ns_32ns_32_4_max_dsp_1_U1636 fmul_32ns_32ns_32_4_max_dsp_1_U1637 fmul_32ns_32ns_32_4_max_dsp_1_U1638 fmul_32ns_32ns_32_4_max_dsp_1_U1639 fadd_32ns_32ns_32_5_full_dsp_1_U1218 fadd_32ns_32ns_32_5_full_dsp_1_U1219 fadd_32ns_32ns_32_5_full_dsp_1_U1329 fadd_32ns_32ns_32_4_no_dsp_1_U1409 fmul_32ns_32ns_32_4_max_dsp_1_U1640 fmul_32ns_32ns_32_4_max_dsp_1_U1641 fmul_32ns_32ns_32_4_max_dsp_1_U1642 fmul_32ns_32ns_32_4_max_dsp_1_U1643 fadd_32ns_32ns_32_5_full_dsp_1_U1220 fadd_32ns_32ns_32_5_full_dsp_1_U1221 fadd_32ns_32ns_32_5_full_dsp_1_U1330 fadd_32ns_32ns_32_4_no_dsp_1_U1410 fmul_32ns_32ns_32_4_max_dsp_1_U1644 fmul_32ns_32ns_32_4_max_dsp_1_U1645 fmul_32ns_32ns_32_4_max_dsp_1_U1646 fmul_32ns_32ns_32_4_max_dsp_1_U1647 fadd_32ns_32ns_32_5_full_dsp_1_U1222 fadd_32ns_32ns_32_5_full_dsp_1_U1223 fadd_32ns_32ns_32_5_full_dsp_1_U1331 fadd_32ns_32ns_32_4_no_dsp_1_U1411 fmul_32ns_32ns_32_4_max_dsp_1_U1648 fmul_32ns_32ns_32_4_max_dsp_1_U1649 fmul_32ns_32ns_32_4_max_dsp_1_U1650 fmul_32ns_32ns_32_4_max_dsp_1_U1651 fadd_32ns_32ns_32_5_full_dsp_1_U1224 fadd_32ns_32ns_32_5_full_dsp_1_U1225 fadd_32ns_32ns_32_5_full_dsp_1_U1332 fadd_32ns_32ns_32_4_no_dsp_1_U1412 fmul_32ns_32ns_32_4_max_dsp_1_U1652 fmul_32ns_32ns_32_4_max_dsp_1_U1653 fmul_32ns_32ns_32_4_max_dsp_1_U1654 fmul_32ns_32ns_32_4_max_dsp_1_U1655 fadd_32ns_32ns_32_5_full_dsp_1_U1226 fadd_32ns_32ns_32_5_full_dsp_1_U1227 fadd_32ns_32ns_32_5_full_dsp_1_U1333 fadd_32ns_32ns_32_4_no_dsp_1_U1413 fmul_32ns_32ns_32_4_max_dsp_1_U1656 fmul_32ns_32ns_32_4_max_dsp_1_U1657 fmul_32ns_32ns_32_4_max_dsp_1_U1658 fmul_32ns_32ns_32_4_max_dsp_1_U1659 fadd_32ns_32ns_32_5_full_dsp_1_U1228 fadd_32ns_32ns_32_5_full_dsp_1_U1229 fadd_32ns_32ns_32_5_full_dsp_1_U1334 fadd_32ns_32ns_32_4_no_dsp_1_U1414 fmul_32ns_32ns_32_4_max_dsp_1_U1660 fmul_32ns_32ns_32_4_max_dsp_1_U1661 fmul_32ns_32ns_32_4_max_dsp_1_U1662 fmul_32ns_32ns_32_4_max_dsp_1_U1663 fadd_32ns_32ns_32_5_full_dsp_1_U1230 fadd_32ns_32ns_32_5_full_dsp_1_U1231 fadd_32ns_32ns_32_5_full_dsp_1_U1335 fadd_32ns_32ns_32_4_no_dsp_1_U1415 fmul_32ns_32ns_32_4_max_dsp_1_U1664 fmul_32ns_32ns_32_4_max_dsp_1_U1665 fmul_32ns_32ns_32_4_max_dsp_1_U1666 fmul_32ns_32ns_32_4_max_dsp_1_U1667 fadd_32ns_32ns_32_5_full_dsp_1_U1232 fadd_32ns_32ns_32_5_full_dsp_1_U1233 fadd_32ns_32ns_32_5_full_dsp_1_U1336 fadd_32ns_32ns_32_4_no_dsp_1_U1416 fmul_32ns_32ns_32_4_max_dsp_1_U1668 fmul_32ns_32ns_32_4_max_dsp_1_U1669 fmul_32ns_32ns_32_4_max_dsp_1_U1670 fmul_32ns_32ns_32_4_max_dsp_1_U1671 fadd_32ns_32ns_32_5_full_dsp_1_U1234 fadd_32ns_32ns_32_5_full_dsp_1_U1235 fadd_32ns_32ns_32_5_full_dsp_1_U1337 fadd_32ns_32ns_32_4_no_dsp_1_U1417 fmul_32ns_32ns_32_4_max_dsp_1_U1672 fmul_32ns_32ns_32_4_max_dsp_1_U1673 fmul_32ns_32ns_32_4_max_dsp_1_U1674 fmul_32ns_32ns_32_4_max_dsp_1_U1675 fadd_32ns_32ns_32_5_full_dsp_1_U1236 fadd_32ns_32ns_32_5_full_dsp_1_U1237 fadd_32ns_32ns_32_5_full_dsp_1_U1338 fadd_32ns_32ns_32_4_no_dsp_1_U1418 fmul_32ns_32ns_32_4_max_dsp_1_U1676 fmul_32ns_32ns_32_4_max_dsp_1_U1677 fmul_32ns_32ns_32_4_max_dsp_1_U1678 fmul_32ns_32ns_32_4_max_dsp_1_U1679 fadd_32ns_32ns_32_5_full_dsp_1_U1238 fadd_32ns_32ns_32_5_full_dsp_1_U1239 fadd_32ns_32ns_32_5_full_dsp_1_U1339 fadd_32ns_32ns_32_4_no_dsp_1_U1419 fmul_32ns_32ns_32_4_max_dsp_1_U1680 fmul_32ns_32ns_32_4_max_dsp_1_U1681 fmul_32ns_32ns_32_4_max_dsp_1_U1682 fmul_32ns_32ns_32_4_max_dsp_1_U1683 fadd_32ns_32ns_32_5_full_dsp_1_U1240 fadd_32ns_32ns_32_5_full_dsp_1_U1241 fadd_32ns_32ns_32_5_full_dsp_1_U1340 fadd_32ns_32ns_32_4_no_dsp_1_U1420 fmul_32ns_32ns_32_4_max_dsp_1_U1684 fmul_32ns_32ns_32_4_max_dsp_1_U1685 fmul_32ns_32ns_32_4_max_dsp_1_U1686 fmul_32ns_32ns_32_4_max_dsp_1_U1687 fadd_32ns_32ns_32_5_full_dsp_1_U1242 fadd_32ns_32ns_32_5_full_dsp_1_U1243 fadd_32ns_32ns_32_5_full_dsp_1_U1341 fadd_32ns_32ns_32_4_no_dsp_1_U1421 fmul_32ns_32ns_32_4_max_dsp_1_U1688 fmul_32ns_32ns_32_4_max_dsp_1_U1689 fmul_32ns_32ns_32_4_max_dsp_1_U1690 fmul_32ns_32ns_32_4_max_dsp_1_U1691 fadd_32ns_32ns_32_5_full_dsp_1_U1244 fadd_32ns_32ns_32_5_full_dsp_1_U1245 fadd_32ns_32ns_32_5_full_dsp_1_U1342 fadd_32ns_32ns_32_4_no_dsp_1_U1422 fmul_32ns_32ns_32_4_max_dsp_1_U1692 fmul_32ns_32ns_32_4_max_dsp_1_U1693 fmul_32ns_32ns_32_4_max_dsp_1_U1694 fmul_32ns_32ns_32_4_max_dsp_1_U1695 fadd_32ns_32ns_32_5_full_dsp_1_U1246 fadd_32ns_32ns_32_5_full_dsp_1_U1247 fadd_32ns_32ns_32_5_full_dsp_1_U1343 fadd_32ns_32ns_32_4_no_dsp_1_U1423 fmul_32ns_32ns_32_4_max_dsp_1_U1696 fmul_32ns_32ns_32_4_max_dsp_1_U1697 fmul_32ns_32ns_32_4_max_dsp_1_U1698 fmul_32ns_32ns_32_4_max_dsp_1_U1699 fadd_32ns_32ns_32_5_full_dsp_1_U1248 fadd_32ns_32ns_32_5_full_dsp_1_U1249 fadd_32ns_32ns_32_5_full_dsp_1_U1344 fadd_32ns_32ns_32_4_no_dsp_1_U1424 fmul_32ns_32ns_32_4_max_dsp_1_U1700 fmul_32ns_32ns_32_4_max_dsp_1_U1701 fmul_32ns_32ns_32_4_max_dsp_1_U1702 fmul_32ns_32ns_32_4_max_dsp_1_U1703 fadd_32ns_32ns_32_5_full_dsp_1_U1250 fadd_32ns_32ns_32_5_full_dsp_1_U1251 fadd_32ns_32ns_32_5_full_dsp_1_U1345 fadd_32ns_32ns_32_4_no_dsp_1_U1425 fmul_32ns_32ns_32_4_max_dsp_1_U1704 fmul_32ns_32ns_32_4_max_dsp_1_U1705 fmul_32ns_32ns_32_4_max_dsp_1_U1706 fmul_32ns_32ns_32_4_max_dsp_1_U1707 fadd_32ns_32ns_32_5_full_dsp_1_U1252 fadd_32ns_32ns_32_5_full_dsp_1_U1253 fadd_32ns_32ns_32_5_full_dsp_1_U1346 fadd_32ns_32ns_32_4_no_dsp_1_U1426 fmul_32ns_32ns_32_4_max_dsp_1_U1708 fmul_32ns_32ns_32_4_max_dsp_1_U1709 fmul_32ns_32ns_32_4_max_dsp_1_U1710 fmul_32ns_32ns_32_4_max_dsp_1_U1711 fadd_32ns_32ns_32_5_full_dsp_1_U1254 fadd_32ns_32ns_32_5_full_dsp_1_U1255 fadd_32ns_32ns_32_5_full_dsp_1_U1347 fadd_32ns_32ns_32_4_no_dsp_1_U1427 fmul_32ns_32ns_32_4_max_dsp_1_U1712 fmul_32ns_32ns_32_4_max_dsp_1_U1713 fmul_32ns_32ns_32_4_max_dsp_1_U1714 fmul_32ns_32ns_32_4_max_dsp_1_U1715 fadd_32ns_32ns_32_5_full_dsp_1_U1256 fadd_32ns_32ns_32_5_full_dsp_1_U1257 fadd_32ns_32ns_32_5_full_dsp_1_U1348 fadd_32ns_32ns_32_4_no_dsp_1_U1428 fmul_32ns_32ns_32_4_max_dsp_1_U1716 fmul_32ns_32ns_32_4_max_dsp_1_U1717 fmul_32ns_32ns_32_4_max_dsp_1_U1718 fmul_32ns_32ns_32_4_max_dsp_1_U1719 fadd_32ns_32ns_32_5_full_dsp_1_U1258 fadd_32ns_32ns_32_5_full_dsp_1_U1259 fadd_32ns_32ns_32_5_full_dsp_1_U1349 fadd_32ns_32ns_32_4_no_dsp_1_U1429 fmul_32ns_32ns_32_4_max_dsp_1_U1720 fmul_32ns_32ns_32_4_max_dsp_1_U1721 fmul_32ns_32ns_32_4_max_dsp_1_U1722 fmul_32ns_32ns_32_4_max_dsp_1_U1723 fadd_32ns_32ns_32_5_full_dsp_1_U1260 fadd_32ns_32ns_32_5_full_dsp_1_U1261 fadd_32ns_32ns_32_5_full_dsp_1_U1350 fadd_32ns_32ns_32_4_no_dsp_1_U1430 fmul_32ns_32ns_32_4_max_dsp_1_U1724 fmul_32ns_32ns_32_4_max_dsp_1_U1725 fmul_32ns_32ns_32_4_max_dsp_1_U1726 fmul_32ns_32ns_32_4_max_dsp_1_U1727 fadd_32ns_32ns_32_5_full_dsp_1_U1262 fadd_32ns_32ns_32_5_full_dsp_1_U1263 fadd_32ns_32ns_32_5_full_dsp_1_U1351 fadd_32ns_32ns_32_4_no_dsp_1_U1431 fmul_32ns_32ns_32_4_max_dsp_1_U1728 fmul_32ns_32ns_32_4_max_dsp_1_U1729 fmul_32ns_32ns_32_4_max_dsp_1_U1730 fmul_32ns_32ns_32_4_max_dsp_1_U1731 fadd_32ns_32ns_32_5_full_dsp_1_U1264 fadd_32ns_32ns_32_5_full_dsp_1_U1265 fadd_32ns_32ns_32_5_full_dsp_1_U1352 fadd_32ns_32ns_32_4_no_dsp_1_U1432 fmul_32ns_32ns_32_4_max_dsp_1_U1732 fmul_32ns_32ns_32_4_max_dsp_1_U1733 fmul_32ns_32ns_32_4_max_dsp_1_U1734 fmul_32ns_32ns_32_4_max_dsp_1_U1735 fadd_32ns_32ns_32_5_full_dsp_1_U1266 fadd_32ns_32ns_32_5_full_dsp_1_U1267 fadd_32ns_32ns_32_5_full_dsp_1_U1353 fadd_32ns_32ns_32_4_no_dsp_1_U1433 fmul_32ns_32ns_32_4_max_dsp_1_U1736 fmul_32ns_32ns_32_4_max_dsp_1_U1737 fmul_32ns_32ns_32_4_max_dsp_1_U1738 fmul_32ns_32ns_32_4_max_dsp_1_U1739 fadd_32ns_32ns_32_5_full_dsp_1_U1268 fadd_32ns_32ns_32_5_full_dsp_1_U1269 fadd_32ns_32ns_32_5_full_dsp_1_U1354 fadd_32ns_32ns_32_4_no_dsp_1_U1434 fmul_32ns_32ns_32_4_max_dsp_1_U1740 fmul_32ns_32ns_32_4_max_dsp_1_U1741 fmul_32ns_32ns_32_4_max_dsp_1_U1742 fmul_32ns_32ns_32_4_max_dsp_1_U1743 fadd_32ns_32ns_32_5_full_dsp_1_U1270 fadd_32ns_32ns_32_5_full_dsp_1_U1271 fadd_32ns_32ns_32_5_full_dsp_1_U1355 fadd_32ns_32ns_32_4_no_dsp_1_U1435 fmul_32ns_32ns_32_4_max_dsp_1_U1744 fmul_32ns_32ns_32_4_max_dsp_1_U1745 fmul_32ns_32ns_32_4_max_dsp_1_U1746 fmul_32ns_32ns_32_4_max_dsp_1_U1747 fadd_32ns_32ns_32_5_full_dsp_1_U1272 fadd_32ns_32ns_32_5_full_dsp_1_U1273 fadd_32ns_32ns_32_5_full_dsp_1_U1356 fadd_32ns_32ns_32_4_no_dsp_1_U1436 fmul_32ns_32ns_32_4_max_dsp_1_U1748 fmul_32ns_32ns_32_4_max_dsp_1_U1749 fmul_32ns_32ns_32_4_max_dsp_1_U1750 fmul_32ns_32ns_32_4_max_dsp_1_U1751 fadd_32ns_32ns_32_5_full_dsp_1_U1274 fadd_32ns_32ns_32_5_full_dsp_1_U1275 fadd_32ns_32ns_32_5_full_dsp_1_U1357 fadd_32ns_32ns_32_4_no_dsp_1_U1437 fmul_32ns_32ns_32_4_max_dsp_1_U1752 fmul_32ns_32ns_32_4_max_dsp_1_U1753 fmul_32ns_32ns_32_4_max_dsp_1_U1754 fmul_32ns_32ns_32_4_max_dsp_1_U1755 fadd_32ns_32ns_32_5_full_dsp_1_U1276 fadd_32ns_32ns_32_5_full_dsp_1_U1277 fadd_32ns_32ns_32_5_full_dsp_1_U1358 fadd_32ns_32ns_32_4_no_dsp_1_U1438 fmul_32ns_32ns_32_4_max_dsp_1_U1756 fmul_32ns_32ns_32_4_max_dsp_1_U1757 fmul_32ns_32ns_32_4_max_dsp_1_U1758 fmul_32ns_32ns_32_4_max_dsp_1_U1759 fadd_32ns_32ns_32_5_full_dsp_1_U1278 fadd_32ns_32ns_32_5_full_dsp_1_U1279 fadd_32ns_32ns_32_5_full_dsp_1_U1359 fadd_32ns_32ns_32_4_no_dsp_1_U1439 fmul_32ns_32ns_32_4_max_dsp_1_U1440 fmul_32ns_32ns_32_4_max_dsp_1_U1441 fmul_32ns_32ns_32_4_max_dsp_1_U1442 fmul_32ns_32ns_32_4_max_dsp_1_U1443 fadd_32ns_32ns_32_5_full_dsp_1_U1120 fadd_32ns_32ns_32_5_full_dsp_1_U1121 fadd_32ns_32ns_32_5_full_dsp_1_U1280 fadd_32ns_32ns_32_4_no_dsp_1_U1360 fmul_32ns_32ns_32_4_max_dsp_1_U1444 fmul_32ns_32ns_32_4_max_dsp_1_U1445 fmul_32ns_32ns_32_4_max_dsp_1_U1446 fmul_32ns_32ns_32_4_max_dsp_1_U1447 fadd_32ns_32ns_32_5_full_dsp_1_U1122 fadd_32ns_32ns_32_5_full_dsp_1_U1123 fadd_32ns_32ns_32_5_full_dsp_1_U1281 fadd_32ns_32ns_32_4_no_dsp_1_U1361 fmul_32ns_32ns_32_4_max_dsp_1_U1448 fmul_32ns_32ns_32_4_max_dsp_1_U1449 fmul_32ns_32ns_32_4_max_dsp_1_U1450 fmul_32ns_32ns_32_4_max_dsp_1_U1451 fadd_32ns_32ns_32_5_full_dsp_1_U1124 fadd_32ns_32ns_32_5_full_dsp_1_U1125 fadd_32ns_32ns_32_5_full_dsp_1_U1282 fadd_32ns_32ns_32_4_no_dsp_1_U1362 fmul_32ns_32ns_32_4_max_dsp_1_U1452 fmul_32ns_32ns_32_4_max_dsp_1_U1453 fmul_32ns_32ns_32_4_max_dsp_1_U1454 fmul_32ns_32ns_32_4_max_dsp_1_U1455 fadd_32ns_32ns_32_5_full_dsp_1_U1126 fadd_32ns_32ns_32_5_full_dsp_1_U1127 fadd_32ns_32ns_32_5_full_dsp_1_U1283 fadd_32ns_32ns_32_4_no_dsp_1_U1363 fmul_32ns_32ns_32_4_max_dsp_1_U1456 fmul_32ns_32ns_32_4_max_dsp_1_U1457 fmul_32ns_32ns_32_4_max_dsp_1_U1458 fmul_32ns_32ns_32_4_max_dsp_1_U1459 fadd_32ns_32ns_32_5_full_dsp_1_U1128 fadd_32ns_32ns_32_5_full_dsp_1_U1129 fadd_32ns_32ns_32_5_full_dsp_1_U1284 fadd_32ns_32ns_32_4_no_dsp_1_U1364 fmul_32ns_32ns_32_4_max_dsp_1_U1460 fmul_32ns_32ns_32_4_max_dsp_1_U1461 fmul_32ns_32ns_32_4_max_dsp_1_U1462 fmul_32ns_32ns_32_4_max_dsp_1_U1463 fadd_32ns_32ns_32_5_full_dsp_1_U1130 fadd_32ns_32ns_32_5_full_dsp_1_U1131 fadd_32ns_32ns_32_5_full_dsp_1_U1285 fadd_32ns_32ns_32_4_no_dsp_1_U1365 fmul_32ns_32ns_32_4_max_dsp_1_U1464 fmul_32ns_32ns_32_4_max_dsp_1_U1465 fmul_32ns_32ns_32_4_max_dsp_1_U1466 fmul_32ns_32ns_32_4_max_dsp_1_U1467 fadd_32ns_32ns_32_5_full_dsp_1_U1132 fadd_32ns_32ns_32_5_full_dsp_1_U1133 fadd_32ns_32ns_32_5_full_dsp_1_U1286 fadd_32ns_32ns_32_4_no_dsp_1_U1366 fmul_32ns_32ns_32_4_max_dsp_1_U1468 fmul_32ns_32ns_32_4_max_dsp_1_U1469 fmul_32ns_32ns_32_4_max_dsp_1_U1470 fmul_32ns_32ns_32_4_max_dsp_1_U1471 fadd_32ns_32ns_32_5_full_dsp_1_U1134 fadd_32ns_32ns_32_5_full_dsp_1_U1135 fadd_32ns_32ns_32_5_full_dsp_1_U1287 fadd_32ns_32ns_32_4_no_dsp_1_U1367 fmul_32ns_32ns_32_4_max_dsp_1_U1472 fmul_32ns_32ns_32_4_max_dsp_1_U1473 fmul_32ns_32ns_32_4_max_dsp_1_U1474 fmul_32ns_32ns_32_4_max_dsp_1_U1475 fadd_32ns_32ns_32_5_full_dsp_1_U1136 fadd_32ns_32ns_32_5_full_dsp_1_U1137 fadd_32ns_32ns_32_5_full_dsp_1_U1288 fadd_32ns_32ns_32_4_no_dsp_1_U1368 fmul_32ns_32ns_32_4_max_dsp_1_U1476 fmul_32ns_32ns_32_4_max_dsp_1_U1477 fmul_32ns_32ns_32_4_max_dsp_1_U1478 fmul_32ns_32ns_32_4_max_dsp_1_U1479 fadd_32ns_32ns_32_5_full_dsp_1_U1138 fadd_32ns_32ns_32_5_full_dsp_1_U1139 fadd_32ns_32ns_32_5_full_dsp_1_U1289 fadd_32ns_32ns_32_4_no_dsp_1_U1369 fmul_32ns_32ns_32_4_max_dsp_1_U1480 fmul_32ns_32ns_32_4_max_dsp_1_U1481 fmul_32ns_32ns_32_4_max_dsp_1_U1482 fmul_32ns_32ns_32_4_max_dsp_1_U1483 fadd_32ns_32ns_32_5_full_dsp_1_U1140 fadd_32ns_32ns_32_5_full_dsp_1_U1141 fadd_32ns_32ns_32_5_full_dsp_1_U1290 fadd_32ns_32ns_32_4_no_dsp_1_U1370 fmul_32ns_32ns_32_4_max_dsp_1_U1484 fmul_32ns_32ns_32_4_max_dsp_1_U1485 fmul_32ns_32ns_32_4_max_dsp_1_U1486 fmul_32ns_32ns_32_4_max_dsp_1_U1487 fadd_32ns_32ns_32_5_full_dsp_1_U1142 fadd_32ns_32ns_32_5_full_dsp_1_U1143 fadd_32ns_32ns_32_5_full_dsp_1_U1291 fadd_32ns_32ns_32_4_no_dsp_1_U1371 fmul_32ns_32ns_32_4_max_dsp_1_U1488 fmul_32ns_32ns_32_4_max_dsp_1_U1489 fmul_32ns_32ns_32_4_max_dsp_1_U1490 fmul_32ns_32ns_32_4_max_dsp_1_U1491 fadd_32ns_32ns_32_5_full_dsp_1_U1144 fadd_32ns_32ns_32_5_full_dsp_1_U1145 fadd_32ns_32ns_32_5_full_dsp_1_U1292 fadd_32ns_32ns_32_4_no_dsp_1_U1372 fmul_32ns_32ns_32_4_max_dsp_1_U1492 fmul_32ns_32ns_32_4_max_dsp_1_U1493 fmul_32ns_32ns_32_4_max_dsp_1_U1494 fmul_32ns_32ns_32_4_max_dsp_1_U1495 fadd_32ns_32ns_32_5_full_dsp_1_U1146 fadd_32ns_32ns_32_5_full_dsp_1_U1147 fadd_32ns_32ns_32_5_full_dsp_1_U1293 fadd_32ns_32ns_32_4_no_dsp_1_U1373 fmul_32ns_32ns_32_4_max_dsp_1_U1496 fmul_32ns_32ns_32_4_max_dsp_1_U1497 fmul_32ns_32ns_32_4_max_dsp_1_U1498 fmul_32ns_32ns_32_4_max_dsp_1_U1499 fadd_32ns_32ns_32_5_full_dsp_1_U1148 fadd_32ns_32ns_32_5_full_dsp_1_U1149 fadd_32ns_32ns_32_5_full_dsp_1_U1294 fadd_32ns_32ns_32_4_no_dsp_1_U1374 fmul_32ns_32ns_32_4_max_dsp_1_U1500 fmul_32ns_32ns_32_4_max_dsp_1_U1501 fmul_32ns_32ns_32_4_max_dsp_1_U1502 fmul_32ns_32ns_32_4_max_dsp_1_U1503 fadd_32ns_32ns_32_5_full_dsp_1_U1150 fadd_32ns_32ns_32_5_full_dsp_1_U1151 fadd_32ns_32ns_32_5_full_dsp_1_U1295 fadd_32ns_32ns_32_4_no_dsp_1_U1375 fmul_32ns_32ns_32_4_max_dsp_1_U1504 fmul_32ns_32ns_32_4_max_dsp_1_U1505 fmul_32ns_32ns_32_4_max_dsp_1_U1506 fmul_32ns_32ns_32_4_max_dsp_1_U1507 fadd_32ns_32ns_32_5_full_dsp_1_U1152 fadd_32ns_32ns_32_5_full_dsp_1_U1153 fadd_32ns_32ns_32_5_full_dsp_1_U1296 fadd_32ns_32ns_32_4_no_dsp_1_U1376 fmul_32ns_32ns_32_4_max_dsp_1_U1508 fmul_32ns_32ns_32_4_max_dsp_1_U1509 fmul_32ns_32ns_32_4_max_dsp_1_U1510 fmul_32ns_32ns_32_4_max_dsp_1_U1511 fadd_32ns_32ns_32_5_full_dsp_1_U1154 fadd_32ns_32ns_32_5_full_dsp_1_U1155 fadd_32ns_32ns_32_5_full_dsp_1_U1297 fadd_32ns_32ns_32_4_no_dsp_1_U1377 fmul_32ns_32ns_32_4_max_dsp_1_U1512 fmul_32ns_32ns_32_4_max_dsp_1_U1513 fmul_32ns_32ns_32_4_max_dsp_1_U1514 fmul_32ns_32ns_32_4_max_dsp_1_U1515 fadd_32ns_32ns_32_5_full_dsp_1_U1156 fadd_32ns_32ns_32_5_full_dsp_1_U1157 fadd_32ns_32ns_32_5_full_dsp_1_U1298 fadd_32ns_32ns_32_4_no_dsp_1_U1378 fmul_32ns_32ns_32_4_max_dsp_1_U1516 fmul_32ns_32ns_32_4_max_dsp_1_U1517 fmul_32ns_32ns_32_4_max_dsp_1_U1518 fmul_32ns_32ns_32_4_max_dsp_1_U1519 fadd_32ns_32ns_32_5_full_dsp_1_U1158 fadd_32ns_32ns_32_5_full_dsp_1_U1159 fadd_32ns_32ns_32_5_full_dsp_1_U1299 fadd_32ns_32ns_32_4_no_dsp_1_U1379 fmul_32ns_32ns_32_4_max_dsp_1_U1520 fmul_32ns_32ns_32_4_max_dsp_1_U1521 fmul_32ns_32ns_32_4_max_dsp_1_U1522 fmul_32ns_32ns_32_4_max_dsp_1_U1523 fadd_32ns_32ns_32_5_full_dsp_1_U1160 fadd_32ns_32ns_32_5_full_dsp_1_U1161 fadd_32ns_32ns_32_5_full_dsp_1_U1300 fadd_32ns_32ns_32_4_no_dsp_1_U1380 fmul_32ns_32ns_32_4_max_dsp_1_U1524 fmul_32ns_32ns_32_4_max_dsp_1_U1525 fmul_32ns_32ns_32_4_max_dsp_1_U1526 fmul_32ns_32ns_32_4_max_dsp_1_U1527 fadd_32ns_32ns_32_5_full_dsp_1_U1162 fadd_32ns_32ns_32_5_full_dsp_1_U1163 fadd_32ns_32ns_32_5_full_dsp_1_U1301 fadd_32ns_32ns_32_4_no_dsp_1_U1381 fmul_32ns_32ns_32_4_max_dsp_1_U1528 fmul_32ns_32ns_32_4_max_dsp_1_U1529 fmul_32ns_32ns_32_4_max_dsp_1_U1530 fmul_32ns_32ns_32_4_max_dsp_1_U1531 fadd_32ns_32ns_32_5_full_dsp_1_U1164 fadd_32ns_32ns_32_5_full_dsp_1_U1165 fadd_32ns_32ns_32_5_full_dsp_1_U1302 fadd_32ns_32ns_32_4_no_dsp_1_U1382 fmul_32ns_32ns_32_4_max_dsp_1_U1532 fmul_32ns_32ns_32_4_max_dsp_1_U1533 fmul_32ns_32ns_32_4_max_dsp_1_U1534 fmul_32ns_32ns_32_4_max_dsp_1_U1535 fadd_32ns_32ns_32_5_full_dsp_1_U1166 fadd_32ns_32ns_32_5_full_dsp_1_U1167 fadd_32ns_32ns_32_5_full_dsp_1_U1303 fadd_32ns_32ns_32_4_no_dsp_1_U1383 fmul_32ns_32ns_32_4_max_dsp_1_U1536 fmul_32ns_32ns_32_4_max_dsp_1_U1537 fmul_32ns_32ns_32_4_max_dsp_1_U1538 fmul_32ns_32ns_32_4_max_dsp_1_U1539 fadd_32ns_32ns_32_5_full_dsp_1_U1168 fadd_32ns_32ns_32_5_full_dsp_1_U1169 fadd_32ns_32ns_32_5_full_dsp_1_U1304 fadd_32ns_32ns_32_4_no_dsp_1_U1384 fmul_32ns_32ns_32_4_max_dsp_1_U1540 fmul_32ns_32ns_32_4_max_dsp_1_U1541 fmul_32ns_32ns_32_4_max_dsp_1_U1542 fmul_32ns_32ns_32_4_max_dsp_1_U1543 fadd_32ns_32ns_32_5_full_dsp_1_U1170 fadd_32ns_32ns_32_5_full_dsp_1_U1171 fadd_32ns_32ns_32_5_full_dsp_1_U1305 fadd_32ns_32ns_32_4_no_dsp_1_U1385 fmul_32ns_32ns_32_4_max_dsp_1_U1544 fmul_32ns_32ns_32_4_max_dsp_1_U1545 fmul_32ns_32ns_32_4_max_dsp_1_U1546 fmul_32ns_32ns_32_4_max_dsp_1_U1547 fadd_32ns_32ns_32_5_full_dsp_1_U1172 fadd_32ns_32ns_32_5_full_dsp_1_U1173 fadd_32ns_32ns_32_5_full_dsp_1_U1306 fadd_32ns_32ns_32_4_no_dsp_1_U1386 fmul_32ns_32ns_32_4_max_dsp_1_U1548 fmul_32ns_32ns_32_4_max_dsp_1_U1549 fmul_32ns_32ns_32_4_max_dsp_1_U1550 fmul_32ns_32ns_32_4_max_dsp_1_U1551 fadd_32ns_32ns_32_5_full_dsp_1_U1174 fadd_32ns_32ns_32_5_full_dsp_1_U1175 fadd_32ns_32ns_32_5_full_dsp_1_U1307 fadd_32ns_32ns_32_4_no_dsp_1_U1387 fmul_32ns_32ns_32_4_max_dsp_1_U1552 fmul_32ns_32ns_32_4_max_dsp_1_U1553 fmul_32ns_32ns_32_4_max_dsp_1_U1554 fmul_32ns_32ns_32_4_max_dsp_1_U1555 fadd_32ns_32ns_32_5_full_dsp_1_U1176 fadd_32ns_32ns_32_5_full_dsp_1_U1177 fadd_32ns_32ns_32_5_full_dsp_1_U1308 fadd_32ns_32ns_32_4_no_dsp_1_U1388 fmul_32ns_32ns_32_4_max_dsp_1_U1556 fmul_32ns_32ns_32_4_max_dsp_1_U1557 fmul_32ns_32ns_32_4_max_dsp_1_U1558 fmul_32ns_32ns_32_4_max_dsp_1_U1559 fadd_32ns_32ns_32_5_full_dsp_1_U1178 fadd_32ns_32ns_32_5_full_dsp_1_U1179 fadd_32ns_32ns_32_5_full_dsp_1_U1309 fadd_32ns_32ns_32_4_no_dsp_1_U1389 fmul_32ns_32ns_32_4_max_dsp_1_U1560 fmul_32ns_32ns_32_4_max_dsp_1_U1561 fmul_32ns_32ns_32_4_max_dsp_1_U1562 fmul_32ns_32ns_32_4_max_dsp_1_U1563 fadd_32ns_32ns_32_5_full_dsp_1_U1180 fadd_32ns_32ns_32_5_full_dsp_1_U1181 fadd_32ns_32ns_32_5_full_dsp_1_U1310 fadd_32ns_32ns_32_4_no_dsp_1_U1390 fmul_32ns_32ns_32_4_max_dsp_1_U1564 fmul_32ns_32ns_32_4_max_dsp_1_U1565 fmul_32ns_32ns_32_4_max_dsp_1_U1566 fmul_32ns_32ns_32_4_max_dsp_1_U1567 fadd_32ns_32ns_32_5_full_dsp_1_U1182 fadd_32ns_32ns_32_5_full_dsp_1_U1183 fadd_32ns_32ns_32_5_full_dsp_1_U1311 fadd_32ns_32ns_32_4_no_dsp_1_U1391 fmul_32ns_32ns_32_4_max_dsp_1_U1568 fmul_32ns_32ns_32_4_max_dsp_1_U1569 fmul_32ns_32ns_32_4_max_dsp_1_U1570 fmul_32ns_32ns_32_4_max_dsp_1_U1571 fadd_32ns_32ns_32_5_full_dsp_1_U1184 fadd_32ns_32ns_32_5_full_dsp_1_U1185 fadd_32ns_32ns_32_5_full_dsp_1_U1312 fadd_32ns_32ns_32_4_no_dsp_1_U1392 fmul_32ns_32ns_32_4_max_dsp_1_U1572 fmul_32ns_32ns_32_4_max_dsp_1_U1573 fmul_32ns_32ns_32_4_max_dsp_1_U1574 fmul_32ns_32ns_32_4_max_dsp_1_U1575 fadd_32ns_32ns_32_5_full_dsp_1_U1186 fadd_32ns_32ns_32_5_full_dsp_1_U1187 fadd_32ns_32ns_32_5_full_dsp_1_U1313 fadd_32ns_32ns_32_4_no_dsp_1_U1393 fmul_32ns_32ns_32_4_max_dsp_1_U1576 fmul_32ns_32ns_32_4_max_dsp_1_U1577 fmul_32ns_32ns_32_4_max_dsp_1_U1578 fmul_32ns_32ns_32_4_max_dsp_1_U1579 fadd_32ns_32ns_32_5_full_dsp_1_U1188 fadd_32ns_32ns_32_5_full_dsp_1_U1189 fadd_32ns_32ns_32_5_full_dsp_1_U1314 fadd_32ns_32ns_32_4_no_dsp_1_U1394 fmul_32ns_32ns_32_4_max_dsp_1_U1580 fmul_32ns_32ns_32_4_max_dsp_1_U1581 fmul_32ns_32ns_32_4_max_dsp_1_U1582 fmul_32ns_32ns_32_4_max_dsp_1_U1583 fadd_32ns_32ns_32_5_full_dsp_1_U1190 fadd_32ns_32ns_32_5_full_dsp_1_U1191 fadd_32ns_32ns_32_5_full_dsp_1_U1315 fadd_32ns_32ns_32_4_no_dsp_1_U1395 fmul_32ns_32ns_32_4_max_dsp_1_U1584 fmul_32ns_32ns_32_4_max_dsp_1_U1585 fmul_32ns_32ns_32_4_max_dsp_1_U1586 fmul_32ns_32ns_32_4_max_dsp_1_U1587 fadd_32ns_32ns_32_5_full_dsp_1_U1192 fadd_32ns_32ns_32_5_full_dsp_1_U1193 fadd_32ns_32ns_32_5_full_dsp_1_U1316 fadd_32ns_32ns_32_4_no_dsp_1_U1396 fmul_32ns_32ns_32_4_max_dsp_1_U1588 fmul_32ns_32ns_32_4_max_dsp_1_U1589 fmul_32ns_32ns_32_4_max_dsp_1_U1590 fmul_32ns_32ns_32_4_max_dsp_1_U1591 fadd_32ns_32ns_32_5_full_dsp_1_U1194 fadd_32ns_32ns_32_5_full_dsp_1_U1195 fadd_32ns_32ns_32_5_full_dsp_1_U1317 fadd_32ns_32ns_32_4_no_dsp_1_U1397 fmul_32ns_32ns_32_4_max_dsp_1_U1592 fmul_32ns_32ns_32_4_max_dsp_1_U1593 fmul_32ns_32ns_32_4_max_dsp_1_U1594 fmul_32ns_32ns_32_4_max_dsp_1_U1595 fadd_32ns_32ns_32_5_full_dsp_1_U1196 fadd_32ns_32ns_32_5_full_dsp_1_U1197 fadd_32ns_32ns_32_5_full_dsp_1_U1318 fadd_32ns_32ns_32_4_no_dsp_1_U1398 fmul_32ns_32ns_32_4_max_dsp_1_U1596 fmul_32ns_32ns_32_4_max_dsp_1_U1597 fmul_32ns_32ns_32_4_max_dsp_1_U1598 fmul_32ns_32ns_32_4_max_dsp_1_U1599 fadd_32ns_32ns_32_5_full_dsp_1_U1198 fadd_32ns_32ns_32_5_full_dsp_1_U1199 fadd_32ns_32ns_32_5_full_dsp_1_U1319 fadd_32ns_32ns_32_4_no_dsp_1_U1399 fmul_32ns_32ns_32_4_max_dsp_1_U1600 fmul_32ns_32ns_32_4_max_dsp_1_U1601 fmul_32ns_32ns_32_4_max_dsp_1_U1602 fmul_32ns_32ns_32_4_max_dsp_1_U1603 fadd_32ns_32ns_32_5_full_dsp_1_U1200 fadd_32ns_32ns_32_5_full_dsp_1_U1201 fadd_32ns_32ns_32_5_full_dsp_1_U1320 fadd_32ns_32ns_32_4_no_dsp_1_U1400 fmul_32ns_32ns_32_4_max_dsp_1_U1604 fmul_32ns_32ns_32_4_max_dsp_1_U1605 fmul_32ns_32ns_32_4_max_dsp_1_U1606 fmul_32ns_32ns_32_4_max_dsp_1_U1607 fadd_32ns_32ns_32_5_full_dsp_1_U1202 fadd_32ns_32ns_32_5_full_dsp_1_U1203 fadd_32ns_32ns_32_5_full_dsp_1_U1321 fadd_32ns_32ns_32_4_no_dsp_1_U1401 fmul_32ns_32ns_32_4_max_dsp_1_U1608 fmul_32ns_32ns_32_4_max_dsp_1_U1609 fmul_32ns_32ns_32_4_max_dsp_1_U1610 fmul_32ns_32ns_32_4_max_dsp_1_U1611 fadd_32ns_32ns_32_5_full_dsp_1_U1204 fadd_32ns_32ns_32_5_full_dsp_1_U1205 fadd_32ns_32ns_32_5_full_dsp_1_U1322 fadd_32ns_32ns_32_4_no_dsp_1_U1402 fmul_32ns_32ns_32_4_max_dsp_1_U1612 fmul_32ns_32ns_32_4_max_dsp_1_U1613 fmul_32ns_32ns_32_4_max_dsp_1_U1614 fmul_32ns_32ns_32_4_max_dsp_1_U1615 fadd_32ns_32ns_32_5_full_dsp_1_U1206 fadd_32ns_32ns_32_5_full_dsp_1_U1207 fadd_32ns_32ns_32_5_full_dsp_1_U1323 fadd_32ns_32ns_32_4_no_dsp_1_U1403 fmul_32ns_32ns_32_4_max_dsp_1_U1616 fmul_32ns_32ns_32_4_max_dsp_1_U1617 fmul_32ns_32ns_32_4_max_dsp_1_U1618 fmul_32ns_32ns_32_4_max_dsp_1_U1619 fadd_32ns_32ns_32_5_full_dsp_1_U1208 fadd_32ns_32ns_32_5_full_dsp_1_U1209 fadd_32ns_32ns_32_5_full_dsp_1_U1324 fadd_32ns_32ns_32_4_no_dsp_1_U1404 fmul_32ns_32ns_32_4_max_dsp_1_U1620 fmul_32ns_32ns_32_4_max_dsp_1_U1621 fmul_32ns_32ns_32_4_max_dsp_1_U1622 fmul_32ns_32ns_32_4_max_dsp_1_U1623 fadd_32ns_32ns_32_5_full_dsp_1_U1210 fadd_32ns_32ns_32_5_full_dsp_1_U1211 fadd_32ns_32ns_32_5_full_dsp_1_U1325 fadd_32ns_32ns_32_4_no_dsp_1_U1405 fmul_32ns_32ns_32_4_max_dsp_1_U1624 fmul_32ns_32ns_32_4_max_dsp_1_U1625 fmul_32ns_32ns_32_4_max_dsp_1_U1626 fmul_32ns_32ns_32_4_max_dsp_1_U1627 fadd_32ns_32ns_32_5_full_dsp_1_U1212 fadd_32ns_32ns_32_5_full_dsp_1_U1213 fadd_32ns_32ns_32_5_full_dsp_1_U1326 fadd_32ns_32ns_32_4_no_dsp_1_U1406 fmul_32ns_32ns_32_4_max_dsp_1_U1628 fmul_32ns_32ns_32_4_max_dsp_1_U1629 fmul_32ns_32ns_32_4_max_dsp_1_U1630 fmul_32ns_32ns_32_4_max_dsp_1_U1631 fadd_32ns_32ns_32_5_full_dsp_1_U1214 fadd_32ns_32ns_32_5_full_dsp_1_U1215 fadd_32ns_32ns_32_5_full_dsp_1_U1327 fadd_32ns_32ns_32_4_no_dsp_1_U1407 fmul_32ns_32ns_32_4_max_dsp_1_U1632 fmul_32ns_32ns_32_4_max_dsp_1_U1633 fmul_32ns_32ns_32_4_max_dsp_1_U1634 fmul_32ns_32ns_32_4_max_dsp_1_U1635 fadd_32ns_32ns_32_5_full_dsp_1_U1216 fadd_32ns_32ns_32_5_full_dsp_1_U1217 fadd_32ns_32ns_32_5_full_dsp_1_U1328 fadd_32ns_32ns_32_4_no_dsp_1_U1408 fmul_32ns_32ns_32_4_max_dsp_1_U1636 fmul_32ns_32ns_32_4_max_dsp_1_U1637 fmul_32ns_32ns_32_4_max_dsp_1_U1638 fmul_32ns_32ns_32_4_max_dsp_1_U1639 fadd_32ns_32ns_32_5_full_dsp_1_U1218 fadd_32ns_32ns_32_5_full_dsp_1_U1219 fadd_32ns_32ns_32_5_full_dsp_1_U1329 fadd_32ns_32ns_32_4_no_dsp_1_U1409 fmul_32ns_32ns_32_4_max_dsp_1_U1640 fmul_32ns_32ns_32_4_max_dsp_1_U1641 fmul_32ns_32ns_32_4_max_dsp_1_U1642 fmul_32ns_32ns_32_4_max_dsp_1_U1643 fadd_32ns_32ns_32_5_full_dsp_1_U1220 fadd_32ns_32ns_32_5_full_dsp_1_U1221 fadd_32ns_32ns_32_5_full_dsp_1_U1330 fadd_32ns_32ns_32_4_no_dsp_1_U1410 fmul_32ns_32ns_32_4_max_dsp_1_U1644 fmul_32ns_32ns_32_4_max_dsp_1_U1645 fmul_32ns_32ns_32_4_max_dsp_1_U1646 fmul_32ns_32ns_32_4_max_dsp_1_U1647 fadd_32ns_32ns_32_5_full_dsp_1_U1222 fadd_32ns_32ns_32_5_full_dsp_1_U1223 fadd_32ns_32ns_32_5_full_dsp_1_U1331 fadd_32ns_32ns_32_4_no_dsp_1_U1411 fmul_32ns_32ns_32_4_max_dsp_1_U1648 fmul_32ns_32ns_32_4_max_dsp_1_U1649 fmul_32ns_32ns_32_4_max_dsp_1_U1650 fmul_32ns_32ns_32_4_max_dsp_1_U1651 fadd_32ns_32ns_32_5_full_dsp_1_U1224 fadd_32ns_32ns_32_5_full_dsp_1_U1225 fadd_32ns_32ns_32_5_full_dsp_1_U1332 fadd_32ns_32ns_32_4_no_dsp_1_U1412 fmul_32ns_32ns_32_4_max_dsp_1_U1652 fmul_32ns_32ns_32_4_max_dsp_1_U1653 fmul_32ns_32ns_32_4_max_dsp_1_U1654 fmul_32ns_32ns_32_4_max_dsp_1_U1655 fadd_32ns_32ns_32_5_full_dsp_1_U1226 fadd_32ns_32ns_32_5_full_dsp_1_U1227 fadd_32ns_32ns_32_5_full_dsp_1_U1333 fadd_32ns_32ns_32_4_no_dsp_1_U1413 fmul_32ns_32ns_32_4_max_dsp_1_U1656 fmul_32ns_32ns_32_4_max_dsp_1_U1657 fmul_32ns_32ns_32_4_max_dsp_1_U1658 fmul_32ns_32ns_32_4_max_dsp_1_U1659 fadd_32ns_32ns_32_5_full_dsp_1_U1228 fadd_32ns_32ns_32_5_full_dsp_1_U1229 fadd_32ns_32ns_32_5_full_dsp_1_U1334 fadd_32ns_32ns_32_4_no_dsp_1_U1414 fmul_32ns_32ns_32_4_max_dsp_1_U1660 fmul_32ns_32ns_32_4_max_dsp_1_U1661 fmul_32ns_32ns_32_4_max_dsp_1_U1662 fmul_32ns_32ns_32_4_max_dsp_1_U1663 fadd_32ns_32ns_32_5_full_dsp_1_U1230 fadd_32ns_32ns_32_5_full_dsp_1_U1231 fadd_32ns_32ns_32_5_full_dsp_1_U1335 fadd_32ns_32ns_32_4_no_dsp_1_U1415 fmul_32ns_32ns_32_4_max_dsp_1_U1664 fmul_32ns_32ns_32_4_max_dsp_1_U1665 fmul_32ns_32ns_32_4_max_dsp_1_U1666 fmul_32ns_32ns_32_4_max_dsp_1_U1667 fadd_32ns_32ns_32_5_full_dsp_1_U1232 fadd_32ns_32ns_32_5_full_dsp_1_U1233 fadd_32ns_32ns_32_5_full_dsp_1_U1336 fadd_32ns_32ns_32_4_no_dsp_1_U1416 fmul_32ns_32ns_32_4_max_dsp_1_U1668 fmul_32ns_32ns_32_4_max_dsp_1_U1669 fmul_32ns_32ns_32_4_max_dsp_1_U1670 fmul_32ns_32ns_32_4_max_dsp_1_U1671 fadd_32ns_32ns_32_5_full_dsp_1_U1234 fadd_32ns_32ns_32_5_full_dsp_1_U1235 fadd_32ns_32ns_32_5_full_dsp_1_U1337 fadd_32ns_32ns_32_4_no_dsp_1_U1417 fmul_32ns_32ns_32_4_max_dsp_1_U1672 fmul_32ns_32ns_32_4_max_dsp_1_U1673 fmul_32ns_32ns_32_4_max_dsp_1_U1674 fmul_32ns_32ns_32_4_max_dsp_1_U1675 fadd_32ns_32ns_32_5_full_dsp_1_U1236 fadd_32ns_32ns_32_5_full_dsp_1_U1237 fadd_32ns_32ns_32_5_full_dsp_1_U1338 fadd_32ns_32ns_32_4_no_dsp_1_U1418 fmul_32ns_32ns_32_4_max_dsp_1_U1676 fmul_32ns_32ns_32_4_max_dsp_1_U1677 fmul_32ns_32ns_32_4_max_dsp_1_U1678 fmul_32ns_32ns_32_4_max_dsp_1_U1679 fadd_32ns_32ns_32_5_full_dsp_1_U1238 fadd_32ns_32ns_32_5_full_dsp_1_U1239 fadd_32ns_32ns_32_5_full_dsp_1_U1339 fadd_32ns_32ns_32_4_no_dsp_1_U1419 fmul_32ns_32ns_32_4_max_dsp_1_U1680 fmul_32ns_32ns_32_4_max_dsp_1_U1681 fmul_32ns_32ns_32_4_max_dsp_1_U1682 fmul_32ns_32ns_32_4_max_dsp_1_U1683 fadd_32ns_32ns_32_5_full_dsp_1_U1240 fadd_32ns_32ns_32_5_full_dsp_1_U1241 fadd_32ns_32ns_32_5_full_dsp_1_U1340 fadd_32ns_32ns_32_4_no_dsp_1_U1420 fmul_32ns_32ns_32_4_max_dsp_1_U1684 fmul_32ns_32ns_32_4_max_dsp_1_U1685 fmul_32ns_32ns_32_4_max_dsp_1_U1686 fmul_32ns_32ns_32_4_max_dsp_1_U1687 fadd_32ns_32ns_32_5_full_dsp_1_U1242 fadd_32ns_32ns_32_5_full_dsp_1_U1243 fadd_32ns_32ns_32_5_full_dsp_1_U1341 fadd_32ns_32ns_32_4_no_dsp_1_U1421 fmul_32ns_32ns_32_4_max_dsp_1_U1688 fmul_32ns_32ns_32_4_max_dsp_1_U1689 fmul_32ns_32ns_32_4_max_dsp_1_U1690 fmul_32ns_32ns_32_4_max_dsp_1_U1691 fadd_32ns_32ns_32_5_full_dsp_1_U1244 fadd_32ns_32ns_32_5_full_dsp_1_U1245 fadd_32ns_32ns_32_5_full_dsp_1_U1342 fadd_32ns_32ns_32_4_no_dsp_1_U1422 fmul_32ns_32ns_32_4_max_dsp_1_U1692 fmul_32ns_32ns_32_4_max_dsp_1_U1693 fmul_32ns_32ns_32_4_max_dsp_1_U1694 fmul_32ns_32ns_32_4_max_dsp_1_U1695 fadd_32ns_32ns_32_5_full_dsp_1_U1246 fadd_32ns_32ns_32_5_full_dsp_1_U1247 fadd_32ns_32ns_32_5_full_dsp_1_U1343 fadd_32ns_32ns_32_4_no_dsp_1_U1423 fmul_32ns_32ns_32_4_max_dsp_1_U1696 fmul_32ns_32ns_32_4_max_dsp_1_U1697 fmul_32ns_32ns_32_4_max_dsp_1_U1698 fmul_32ns_32ns_32_4_max_dsp_1_U1699 fadd_32ns_32ns_32_5_full_dsp_1_U1248 fadd_32ns_32ns_32_5_full_dsp_1_U1249 fadd_32ns_32ns_32_5_full_dsp_1_U1344 fadd_32ns_32ns_32_4_no_dsp_1_U1424 fmul_32ns_32ns_32_4_max_dsp_1_U1700 fmul_32ns_32ns_32_4_max_dsp_1_U1701 fmul_32ns_32ns_32_4_max_dsp_1_U1702 fmul_32ns_32ns_32_4_max_dsp_1_U1703 fadd_32ns_32ns_32_5_full_dsp_1_U1250 fadd_32ns_32ns_32_5_full_dsp_1_U1251 fadd_32ns_32ns_32_5_full_dsp_1_U1345 fadd_32ns_32ns_32_4_no_dsp_1_U1425 fmul_32ns_32ns_32_4_max_dsp_1_U1704 fmul_32ns_32ns_32_4_max_dsp_1_U1705 fmul_32ns_32ns_32_4_max_dsp_1_U1706 fmul_32ns_32ns_32_4_max_dsp_1_U1707 fadd_32ns_32ns_32_5_full_dsp_1_U1252 fadd_32ns_32ns_32_5_full_dsp_1_U1253 fadd_32ns_32ns_32_5_full_dsp_1_U1346 fadd_32ns_32ns_32_4_no_dsp_1_U1426 fmul_32ns_32ns_32_4_max_dsp_1_U1708 fmul_32ns_32ns_32_4_max_dsp_1_U1709 fmul_32ns_32ns_32_4_max_dsp_1_U1710 fmul_32ns_32ns_32_4_max_dsp_1_U1711 fadd_32ns_32ns_32_5_full_dsp_1_U1254 fadd_32ns_32ns_32_5_full_dsp_1_U1255 fadd_32ns_32ns_32_5_full_dsp_1_U1347 fadd_32ns_32ns_32_4_no_dsp_1_U1427 fmul_32ns_32ns_32_4_max_dsp_1_U1712 fmul_32ns_32ns_32_4_max_dsp_1_U1713 fmul_32ns_32ns_32_4_max_dsp_1_U1714 fmul_32ns_32ns_32_4_max_dsp_1_U1715 fadd_32ns_32ns_32_5_full_dsp_1_U1256 fadd_32ns_32ns_32_5_full_dsp_1_U1257 fadd_32ns_32ns_32_5_full_dsp_1_U1348 fadd_32ns_32ns_32_4_no_dsp_1_U1428 fmul_32ns_32ns_32_4_max_dsp_1_U1716 fmul_32ns_32ns_32_4_max_dsp_1_U1717 fmul_32ns_32ns_32_4_max_dsp_1_U1718 fmul_32ns_32ns_32_4_max_dsp_1_U1719 fadd_32ns_32ns_32_5_full_dsp_1_U1258 fadd_32ns_32ns_32_5_full_dsp_1_U1259 fadd_32ns_32ns_32_5_full_dsp_1_U1349 fadd_32ns_32ns_32_4_no_dsp_1_U1429 fmul_32ns_32ns_32_4_max_dsp_1_U1720 fmul_32ns_32ns_32_4_max_dsp_1_U1721 fmul_32ns_32ns_32_4_max_dsp_1_U1722 fmul_32ns_32ns_32_4_max_dsp_1_U1723 fadd_32ns_32ns_32_5_full_dsp_1_U1260 fadd_32ns_32ns_32_5_full_dsp_1_U1261 fadd_32ns_32ns_32_5_full_dsp_1_U1350 fadd_32ns_32ns_32_4_no_dsp_1_U1430 fmul_32ns_32ns_32_4_max_dsp_1_U1724 fmul_32ns_32ns_32_4_max_dsp_1_U1725 fmul_32ns_32ns_32_4_max_dsp_1_U1726 fmul_32ns_32ns_32_4_max_dsp_1_U1727 fadd_32ns_32ns_32_5_full_dsp_1_U1262 fadd_32ns_32ns_32_5_full_dsp_1_U1263 fadd_32ns_32ns_32_5_full_dsp_1_U1351 fadd_32ns_32ns_32_4_no_dsp_1_U1431 fmul_32ns_32ns_32_4_max_dsp_1_U1728 fmul_32ns_32ns_32_4_max_dsp_1_U1729 fmul_32ns_32ns_32_4_max_dsp_1_U1730 fmul_32ns_32ns_32_4_max_dsp_1_U1731 fadd_32ns_32ns_32_5_full_dsp_1_U1264 fadd_32ns_32ns_32_5_full_dsp_1_U1265 fadd_32ns_32ns_32_5_full_dsp_1_U1352 fadd_32ns_32ns_32_4_no_dsp_1_U1432 fmul_32ns_32ns_32_4_max_dsp_1_U1732 fmul_32ns_32ns_32_4_max_dsp_1_U1733 fmul_32ns_32ns_32_4_max_dsp_1_U1734 fmul_32ns_32ns_32_4_max_dsp_1_U1735 fadd_32ns_32ns_32_5_full_dsp_1_U1266 fadd_32ns_32ns_32_5_full_dsp_1_U1267 fadd_32ns_32ns_32_5_full_dsp_1_U1353 fadd_32ns_32ns_32_4_no_dsp_1_U1433 fmul_32ns_32ns_32_4_max_dsp_1_U1736 fmul_32ns_32ns_32_4_max_dsp_1_U1737 fmul_32ns_32ns_32_4_max_dsp_1_U1738 fmul_32ns_32ns_32_4_max_dsp_1_U1739 fadd_32ns_32ns_32_5_full_dsp_1_U1268 fadd_32ns_32ns_32_5_full_dsp_1_U1269 fadd_32ns_32ns_32_5_full_dsp_1_U1354 fadd_32ns_32ns_32_4_no_dsp_1_U1434 fmul_32ns_32ns_32_4_max_dsp_1_U1740 fmul_32ns_32ns_32_4_max_dsp_1_U1741 fmul_32ns_32ns_32_4_max_dsp_1_U1742 fmul_32ns_32ns_32_4_max_dsp_1_U1743 fadd_32ns_32ns_32_5_full_dsp_1_U1270 fadd_32ns_32ns_32_5_full_dsp_1_U1271 fadd_32ns_32ns_32_5_full_dsp_1_U1355 fadd_32ns_32ns_32_4_no_dsp_1_U1435 fmul_32ns_32ns_32_4_max_dsp_1_U1744 fmul_32ns_32ns_32_4_max_dsp_1_U1745 fmul_32ns_32ns_32_4_max_dsp_1_U1746 fmul_32ns_32ns_32_4_max_dsp_1_U1747 fadd_32ns_32ns_32_5_full_dsp_1_U1272 fadd_32ns_32ns_32_5_full_dsp_1_U1273 fadd_32ns_32ns_32_5_full_dsp_1_U1356 fadd_32ns_32ns_32_4_no_dsp_1_U1436 fmul_32ns_32ns_32_4_max_dsp_1_U1748 fmul_32ns_32ns_32_4_max_dsp_1_U1749 fmul_32ns_32ns_32_4_max_dsp_1_U1750 fmul_32ns_32ns_32_4_max_dsp_1_U1751 fadd_32ns_32ns_32_5_full_dsp_1_U1274 fadd_32ns_32ns_32_5_full_dsp_1_U1275 fadd_32ns_32ns_32_5_full_dsp_1_U1357 fadd_32ns_32ns_32_4_no_dsp_1_U1437 fmul_32ns_32ns_32_4_max_dsp_1_U1752 fmul_32ns_32ns_32_4_max_dsp_1_U1753 fmul_32ns_32ns_32_4_max_dsp_1_U1754 fmul_32ns_32ns_32_4_max_dsp_1_U1755 fadd_32ns_32ns_32_5_full_dsp_1_U1276 fadd_32ns_32ns_32_5_full_dsp_1_U1277 fadd_32ns_32ns_32_5_full_dsp_1_U1358 fadd_32ns_32ns_32_4_no_dsp_1_U1438 fmul_32ns_32ns_32_4_max_dsp_1_U1756 fmul_32ns_32ns_32_4_max_dsp_1_U1757 fmul_32ns_32ns_32_4_max_dsp_1_U1758 fmul_32ns_32ns_32_4_max_dsp_1_U1759 fadd_32ns_32ns_32_5_full_dsp_1_U1278 fadd_32ns_32ns_32_5_full_dsp_1_U1279 fadd_32ns_32ns_32_5_full_dsp_1_U1359 fadd_32ns_32ns_32_4_no_dsp_1_U1439</BindInstances>
                                                </Instance>
                                            </InstancesList>
                                            <BindInstances>i_fu_6164_p2 i_9_fu_6170_p2 i_8_fu_6176_p2 i_7_fu_6182_p2 i_6_fu_6188_p2 i_5_fu_6194_p2 i_4_fu_6200_p2 i_3_fu_6206_p2 i_2_fu_6212_p2 mul_9ns_11ns_19_1_1_U2389 sub_ln387_fu_6532_p2 mul_9ns_11ns_19_1_1_U2390 sub_ln387_1_fu_6557_p2 mul_9ns_11ns_19_1_1_U2391 sub_ln387_2_fu_6582_p2 mul_9ns_11ns_19_1_1_U2392 sub_ln387_3_fu_6607_p2 mul_9ns_11ns_19_1_1_U2393 sub_ln387_4_fu_6632_p2 mul_9ns_11ns_19_1_1_U2394 sub_ln387_5_fu_6657_p2 mul_9ns_11ns_19_1_1_U2395 sub_ln387_6_fu_6682_p2 mul_9ns_11ns_19_1_1_U2396 sub_ln387_7_fu_6707_p2 mul_9ns_11ns_19_1_1_U2397 sub_ln387_8_fu_6732_p2 mul_9ns_11ns_19_1_1_U2398 sub_ln387_9_fu_6757_p2</BindInstances>
                                        </Instance>
                                        <Instance>
                                            <InstName>write_F_FT1_4_U0</InstName>
                                            <ModuleName>write_F_FT1_4</ModuleName>
                                            <IsCompInst>true</IsCompInst>
                                            <ID>8031</ID>
                                            <InstancesList>
                                                <Instance>
                                                    <InstName>grp_write_F_FT1_4_Pipeline_VITIS_LOOP_550_1_VITIS_LOOP_551_2_fu_1976</InstName>
                                                    <ModuleName>write_F_FT1_4_Pipeline_VITIS_LOOP_550_1_VITIS_LOOP_551_2</ModuleName>
                                                    <IsCompInst>true</IsCompInst>
                                                    <ID>1976</ID>
                                                    <BindInstances>add_ln550_1_fu_2061_p2 add_ln550_fu_2073_p2 add_ln551_fu_4085_p2</BindInstances>
                                                </Instance>
                                            </InstancesList>
                                        </Instance>
                                        <Instance>
                                            <InstName>write_F_FT1_1_U0</InstName>
                                            <ModuleName>write_F_FT1_1</ModuleName>
                                            <IsCompInst>true</IsCompInst>
                                            <ID>8284</ID>
                                            <InstancesList>
                                                <Instance>
                                                    <InstName>grp_write_F_FT1_1_Pipeline_VITIS_LOOP_527_1_VITIS_LOOP_528_2_fu_1962</InstName>
                                                    <ModuleName>write_F_FT1_1_Pipeline_VITIS_LOOP_527_1_VITIS_LOOP_528_2</ModuleName>
                                                    <IsCompInst>true</IsCompInst>
                                                    <ID>1962</ID>
                                                    <BindInstances>add_ln527_1_fu_2031_p2 add_ln527_fu_2043_p2 add_ln528_fu_4055_p2</BindInstances>
                                                </Instance>
                                            </InstancesList>
                                        </Instance>
                                    </InstancesList>
                                    <BindInstances>j0_c_U F_1_0_0_val3_c_U F_1_0_0_val3_c18_U F_1_0_1_val5_c_U F_1_0_1_val5_c19_U F_1_0_2_val7_c_U F_1_0_2_val7_c20_U F_1_0_3_val9_c_U F_1_0_3_val9_c21_U F_1_0_4_val11_c_U F_1_0_4_val11_c22_U F_1_0_5_val13_c_U F_1_0_5_val13_c23_U F_1_0_6_val15_c_U F_1_0_6_val15_c24_U F_1_0_7_val17_c_U F_1_0_7_val17_c25_U F_1_0_8_val19_c_U F_1_0_8_val19_c26_U F_1_0_9_val21_c_U F_1_0_9_val21_c27_U F_1_0_10_val23_c_U F_1_0_10_val23_c28_U F_1_0_11_val25_c_U F_1_0_11_val25_c29_U F_1_0_12_val27_c_U F_1_0_12_val27_c30_U F_1_0_13_val29_c_U F_1_0_13_val29_c31_U F_1_0_14_val31_c_U F_1_0_14_val31_c32_U F_1_0_15_val33_c_U F_1_0_15_val33_c33_U F_1_0_16_val35_c_U F_1_0_16_val35_c34_U F_1_0_17_val37_c_U F_1_0_17_val37_c35_U F_1_0_18_val39_c_U F_1_0_18_val39_c36_U F_1_0_19_val41_c_U F_1_0_19_val41_c37_U F_1_0_20_val43_c_U F_1_0_20_val43_c38_U F_1_0_21_val45_c_U F_1_0_21_val45_c39_U F_1_0_22_val47_c_U F_1_0_22_val47_c40_U F_1_0_23_val49_c_U F_1_0_23_val49_c41_U F_1_1_0_val51_c_U F_1_1_0_val51_c42_U F_1_1_1_val53_c_U F_1_1_1_val53_c43_U F_1_1_2_val55_c_U F_1_1_2_val55_c44_U F_1_1_3_val57_c_U F_1_1_3_val57_c45_U F_1_1_4_val59_c_U F_1_1_4_val59_c46_U F_1_1_5_val61_c_U F_1_1_5_val61_c47_U F_1_1_6_val63_c_U F_1_1_6_val63_c48_U F_1_1_7_val65_c_U F_1_1_7_val65_c49_U F_1_1_8_val67_c_U F_1_1_8_val67_c50_U F_1_1_9_val69_c_U F_1_1_9_val69_c51_U F_1_1_10_val71_c_U F_1_1_10_val71_c52_U F_1_1_11_val73_c_U F_1_1_11_val73_c53_U F_1_1_12_val75_c_U F_1_1_12_val75_c54_U F_1_1_13_val77_c_U F_1_1_13_val77_c55_U F_1_1_14_val79_c_U F_1_1_14_val79_c56_U F_1_1_15_val81_c_U F_1_1_15_val81_c57_U F_1_1_16_val83_c_U F_1_1_16_val83_c58_U F_1_1_17_val85_c_U F_1_1_17_val85_c59_U F_1_1_18_val87_c_U F_1_1_18_val87_c60_U F_1_1_19_val89_c_U F_1_1_19_val89_c61_U F_1_1_20_val91_c_U F_1_1_20_val91_c62_U F_1_1_21_val93_c_U F_1_1_21_val93_c63_U F_1_1_22_val95_c_U F_1_1_22_val95_c64_U F_1_1_23_val97_c_U F_1_1_23_val97_c65_U F_1_2_0_val99_c_U F_1_2_0_val99_c66_U F_1_2_1_val101_c_U F_1_2_1_val101_c67_U F_1_2_2_val103_c_U F_1_2_2_val103_c68_U F_1_2_3_val105_c_U F_1_2_3_val105_c69_U F_1_2_4_val107_c_U F_1_2_4_val107_c70_U F_1_2_5_val109_c_U F_1_2_5_val109_c71_U F_1_2_6_val111_c_U F_1_2_6_val111_c72_U F_1_2_7_val113_c_U F_1_2_7_val113_c73_U F_1_2_8_val115_c_U F_1_2_8_val115_c74_U F_1_2_9_val117_c_U F_1_2_9_val117_c75_U F_1_2_10_val119_c_U F_1_2_10_val119_c76_U F_1_2_11_val121_c_U F_1_2_11_val121_c77_U F_1_2_12_val123_c_U F_1_2_12_val123_c78_U F_1_2_13_val125_c_U F_1_2_13_val125_c79_U F_1_2_14_val127_c_U F_1_2_14_val127_c80_U F_1_2_15_val129_c_U F_1_2_15_val129_c81_U F_1_2_16_val131_c_U F_1_2_16_val131_c82_U F_1_2_17_val133_c_U F_1_2_17_val133_c83_U F_1_2_18_val135_c_U F_1_2_18_val135_c84_U F_1_2_19_val137_c_U F_1_2_19_val137_c85_U F_1_2_20_val139_c_U F_1_2_20_val139_c86_U F_1_2_21_val141_c_U F_1_2_21_val141_c87_U F_1_2_22_val143_c_U F_1_2_22_val143_c88_U F_1_2_23_val145_c_U F_1_2_23_val145_c89_U F_1_3_0_val147_c_U F_1_3_0_val147_c90_U F_1_3_1_val149_c_U F_1_3_1_val149_c91_U F_1_3_2_val151_c_U F_1_3_2_val151_c92_U F_1_3_3_val153_c_U F_1_3_3_val153_c93_U F_1_3_4_val155_c_U F_1_3_4_val155_c94_U F_1_3_5_val157_c_U F_1_3_5_val157_c95_U F_1_3_6_val159_c_U F_1_3_6_val159_c96_U F_1_3_7_val161_c_U F_1_3_7_val161_c97_U F_1_3_8_val163_c_U F_1_3_8_val163_c98_U F_1_3_9_val165_c_U F_1_3_9_val165_c99_U F_1_3_10_val167_c_U F_1_3_10_val167_c100_U F_1_3_11_val169_c_U F_1_3_11_val169_c101_U F_1_3_12_val171_c_U F_1_3_12_val171_c102_U F_1_3_13_val173_c_U F_1_3_13_val173_c103_U F_1_3_14_val175_c_U F_1_3_14_val175_c104_U F_1_3_15_val177_c_U F_1_3_15_val177_c105_U F_1_3_16_val179_c_U F_1_3_16_val179_c106_U F_1_3_17_val181_c_U F_1_3_17_val181_c107_U F_1_3_18_val183_c_U F_1_3_18_val183_c108_U F_1_3_19_val185_c_U F_1_3_19_val185_c109_U F_1_3_20_val187_c_U F_1_3_20_val187_c110_U F_1_3_21_val189_c_U F_1_3_21_val189_c111_U F_1_3_22_val191_c_U F_1_3_22_val191_c112_U F_1_3_23_val193_c_U F_1_3_23_val193_c113_U F_1_4_0_val195_c_U F_1_4_0_val195_c114_U F_1_4_1_val197_c_U F_1_4_1_val197_c115_U F_1_4_2_val199_c_U F_1_4_2_val199_c116_U F_1_4_3_val201_c_U F_1_4_3_val201_c117_U F_1_4_4_val203_c_U F_1_4_4_val203_c118_U F_1_4_5_val205_c_U F_1_4_5_val205_c119_U F_1_4_6_val207_c_U F_1_4_6_val207_c120_U F_1_4_7_val209_c_U F_1_4_7_val209_c121_U F_1_4_8_val211_c_U F_1_4_8_val211_c122_U F_1_4_9_val213_c_U F_1_4_9_val213_c123_U F_1_4_10_val215_c_U F_1_4_10_val215_c124_U F_1_4_11_val217_c_U F_1_4_11_val217_c125_U F_1_4_12_val219_c_U F_1_4_12_val219_c126_U F_1_4_13_val221_c_U F_1_4_13_val221_c127_U F_1_4_14_val223_c_U F_1_4_14_val223_c128_U F_1_4_15_val225_c_U F_1_4_15_val225_c129_U F_1_4_16_val227_c_U F_1_4_16_val227_c130_U F_1_4_17_val229_c_U F_1_4_17_val229_c131_U F_1_4_18_val231_c_U F_1_4_18_val231_c132_U F_1_4_19_val233_c_U F_1_4_19_val233_c133_U F_1_4_20_val235_c_U F_1_4_20_val235_c134_U F_1_4_21_val237_c_U F_1_4_21_val237_c135_U F_1_4_22_val239_c_U F_1_4_22_val239_c136_U F_1_4_23_val241_c_U F_1_4_23_val241_c137_U F_1_5_0_val243_c_U F_1_5_0_val243_c138_U F_1_5_1_val245_c_U F_1_5_1_val245_c139_U F_1_5_2_val247_c_U F_1_5_2_val247_c140_U F_1_5_3_val249_c_U F_1_5_3_val249_c141_U F_1_5_4_val251_c_U F_1_5_4_val251_c142_U F_1_5_5_val253_c_U F_1_5_5_val253_c143_U F_1_5_6_val255_c_U F_1_5_6_val255_c144_U F_1_5_7_val257_c_U F_1_5_7_val257_c145_U F_1_5_8_val259_c_U F_1_5_8_val259_c146_U F_1_5_9_val261_c_U F_1_5_9_val261_c147_U F_1_5_10_val263_c_U F_1_5_10_val263_c148_U F_1_5_11_val265_c_U F_1_5_11_val265_c149_U F_1_5_12_val267_c_U F_1_5_12_val267_c150_U F_1_5_13_val269_c_U F_1_5_13_val269_c151_U F_1_5_14_val271_c_U F_1_5_14_val271_c152_U F_1_5_15_val273_c_U F_1_5_15_val273_c153_U F_1_5_16_val275_c_U F_1_5_16_val275_c154_U F_1_5_17_val277_c_U F_1_5_17_val277_c155_U F_1_5_18_val279_c_U F_1_5_18_val279_c156_U F_1_5_19_val281_c_U F_1_5_19_val281_c157_U F_1_5_20_val283_c_U F_1_5_20_val283_c158_U F_1_5_21_val285_c_U F_1_5_21_val285_c159_U F_1_5_22_val287_c_U F_1_5_22_val287_c160_U F_1_5_23_val289_c_U F_1_5_23_val289_c161_U F_1_6_0_val291_c_U F_1_6_0_val291_c162_U F_1_6_1_val293_c_U F_1_6_1_val293_c163_U F_1_6_2_val295_c_U F_1_6_2_val295_c164_U F_1_6_3_val297_c_U F_1_6_3_val297_c165_U F_1_6_4_val299_c_U F_1_6_4_val299_c166_U F_1_6_5_val301_c_U F_1_6_5_val301_c167_U F_1_6_6_val303_c_U F_1_6_6_val303_c168_U F_1_6_7_val305_c_U F_1_6_7_val305_c169_U F_1_6_8_val307_c_U F_1_6_8_val307_c170_U F_1_6_9_val309_c_U F_1_6_9_val309_c171_U F_1_6_10_val311_c_U F_1_6_10_val311_c172_U F_1_6_11_val313_c_U F_1_6_11_val313_c173_U F_1_6_12_val315_c_U F_1_6_12_val315_c174_U F_1_6_13_val317_c_U F_1_6_13_val317_c175_U F_1_6_14_val319_c_U F_1_6_14_val319_c176_U F_1_6_15_val321_c_U F_1_6_15_val321_c177_U F_1_6_16_val323_c_U F_1_6_16_val323_c178_U F_1_6_17_val325_c_U F_1_6_17_val325_c179_U F_1_6_18_val327_c_U F_1_6_18_val327_c180_U F_1_6_19_val329_c_U F_1_6_19_val329_c181_U F_1_6_20_val331_c_U F_1_6_20_val331_c182_U F_1_6_21_val333_c_U F_1_6_21_val333_c183_U F_1_6_22_val335_c_U F_1_6_22_val335_c184_U F_1_6_23_val337_c_U F_1_6_23_val337_c185_U F_1_7_0_val339_c_U F_1_7_0_val339_c186_U F_1_7_1_val341_c_U F_1_7_1_val341_c187_U F_1_7_2_val343_c_U F_1_7_2_val343_c188_U F_1_7_3_val345_c_U F_1_7_3_val345_c189_U F_1_7_4_val347_c_U F_1_7_4_val347_c190_U F_1_7_5_val349_c_U F_1_7_5_val349_c191_U F_1_7_6_val351_c_U F_1_7_6_val351_c192_U F_1_7_7_val353_c_U F_1_7_7_val353_c193_U F_1_7_8_val355_c_U F_1_7_8_val355_c194_U F_1_7_9_val357_c_U F_1_7_9_val357_c195_U F_1_7_10_val359_c_U F_1_7_10_val359_c196_U F_1_7_11_val361_c_U F_1_7_11_val361_c197_U F_1_7_12_val363_c_U F_1_7_12_val363_c198_U F_1_7_13_val365_c_U F_1_7_13_val365_c199_U F_1_7_14_val367_c_U F_1_7_14_val367_c200_U F_1_7_15_val369_c_U F_1_7_15_val369_c201_U F_1_7_16_val371_c_U F_1_7_16_val371_c202_U F_1_7_17_val373_c_U F_1_7_17_val373_c203_U F_1_7_18_val375_c_U F_1_7_18_val375_c204_U F_1_7_19_val377_c_U F_1_7_19_val377_c205_U F_1_7_20_val379_c_U F_1_7_20_val379_c206_U F_1_7_21_val381_c_U F_1_7_21_val381_c207_U F_1_7_22_val383_c_U F_1_7_22_val383_c208_U F_1_7_23_val385_c_U F_1_7_23_val385_c209_U F_1_8_0_val387_c_U F_1_8_0_val387_c210_U F_1_8_1_val389_c_U F_1_8_1_val389_c211_U F_1_8_2_val391_c_U F_1_8_2_val391_c212_U F_1_8_3_val393_c_U F_1_8_3_val393_c213_U F_1_8_4_val395_c_U F_1_8_4_val395_c214_U F_1_8_5_val397_c_U F_1_8_5_val397_c215_U F_1_8_6_val399_c_U F_1_8_6_val399_c216_U F_1_8_7_val401_c_U F_1_8_7_val401_c217_U F_1_8_8_val403_c_U F_1_8_8_val403_c218_U F_1_8_9_val405_c_U F_1_8_9_val405_c219_U F_1_8_10_val407_c_U F_1_8_10_val407_c220_U F_1_8_11_val409_c_U F_1_8_11_val409_c221_U F_1_8_12_val411_c_U F_1_8_12_val411_c222_U F_1_8_13_val413_c_U F_1_8_13_val413_c223_U F_1_8_14_val415_c_U F_1_8_14_val415_c224_U F_1_8_15_val417_c_U F_1_8_15_val417_c225_U F_1_8_16_val419_c_U F_1_8_16_val419_c226_U F_1_8_17_val421_c_U F_1_8_17_val421_c227_U F_1_8_18_val423_c_U F_1_8_18_val423_c228_U F_1_8_19_val425_c_U F_1_8_19_val425_c229_U F_1_8_20_val427_c_U F_1_8_20_val427_c230_U F_1_8_21_val429_c_U F_1_8_21_val429_c231_U F_1_8_22_val431_c_U F_1_8_22_val431_c232_U F_1_8_23_val433_c_U F_1_8_23_val433_c233_U F_1_9_0_val435_c_U F_1_9_0_val435_c234_U F_1_9_1_val437_c_U F_1_9_1_val437_c235_U F_1_9_2_val439_c_U F_1_9_2_val439_c236_U F_1_9_3_val441_c_U F_1_9_3_val441_c237_U F_1_9_4_val443_c_U F_1_9_4_val443_c238_U F_1_9_5_val445_c_U F_1_9_5_val445_c239_U F_1_9_6_val447_c_U F_1_9_6_val447_c240_U F_1_9_7_val449_c_U F_1_9_7_val449_c241_U F_1_9_8_val451_c_U F_1_9_8_val451_c242_U F_1_9_9_val453_c_U F_1_9_9_val453_c243_U F_1_9_10_val455_c_U F_1_9_10_val455_c244_U F_1_9_11_val457_c_U F_1_9_11_val457_c245_U F_1_9_12_val459_c_U F_1_9_12_val459_c246_U F_1_9_13_val461_c_U F_1_9_13_val461_c247_U F_1_9_14_val463_c_U F_1_9_14_val463_c248_U F_1_9_15_val465_c_U F_1_9_15_val465_c249_U F_1_9_16_val467_c_U F_1_9_16_val467_c250_U F_1_9_17_val469_c_U F_1_9_17_val469_c251_U F_1_9_18_val471_c_U F_1_9_18_val471_c252_U F_1_9_19_val473_c_U F_1_9_19_val473_c253_U F_1_9_20_val475_c_U F_1_9_20_val475_c254_U F_1_9_21_val477_c_U F_1_9_21_val477_c255_U F_1_9_22_val479_c_U F_1_9_22_val479_c256_U F_1_9_23_val481_c_U F_1_9_23_val481_c257_U i0_cast2_loc_channel_U add_ln308_loc_channel_U add_ln311_loc_c_channel_U add_ln311_loc_c258_channel_U</BindInstances>
                                </Instance>
                                <Instance>
                                    <InstName>grp_write_F_FT1_3_fu_3362</InstName>
                                    <ModuleName>write_F_FT1_3</ModuleName>
                                    <IsCompInst>true</IsCompInst>
                                    <ID>3362</ID>
                                    <BindInstances>add_ln550_2_fu_2061_p2 add_ln550_fu_2073_p2 add_ln551_fu_4085_p2</BindInstances>
                                </Instance>
                                <Instance>
                                    <InstName>grp_write_F_FT1_fu_3614</InstName>
                                    <ModuleName>write_F_FT1</ModuleName>
                                    <IsCompInst>true</IsCompInst>
                                    <ID>3614</ID>
                                    <BindInstances>add_ln527_2_fu_2031_p2 add_ln527_fu_2043_p2 add_ln528_fu_4055_p2</BindInstances>
                                </Instance>
                            </InstancesList>
                            <BindInstances>i0_2_fu_6994_p2</BindInstances>
                        </Instance>
                    </InstancesList>
                    <BindInstances>D_0_U D_0_1_U D_0_2_U D_0_3_U D_0_4_U D_0_5_U D_0_6_U D_0_7_U D_0_8_U D_0_9_U D_0_10_U D_0_11_U D_0_12_U D_0_13_U D_0_14_U D_0_15_U D_0_16_U D_0_17_U D_0_18_U D_0_19_U D_0_20_U D_0_21_U D_0_22_U D_0_23_U D_0_24_U D_0_25_U D_0_26_U D_0_27_U D_0_28_U D_0_29_U D_0_30_U D_0_31_U D_0_32_U D_0_33_U D_0_34_U D_0_35_U D_0_36_U D_0_37_U D_0_38_U D_0_39_U D_0_40_U D_0_41_U D_0_42_U D_0_43_U D_0_44_U D_0_45_U D_0_46_U D_0_47_U D_0_48_U D_0_49_U D_0_50_U D_0_51_U D_0_52_U D_0_53_U D_0_54_U D_0_55_U D_0_56_U D_0_57_U D_0_58_U D_0_59_U D_0_60_U D_0_61_U D_0_62_U D_0_63_U D_0_64_U D_0_65_U D_0_66_U D_0_67_U D_0_68_U D_0_69_U D_0_70_U D_0_71_U D_0_72_U D_0_73_U D_0_74_U D_0_75_U D_0_76_U D_0_77_U D_0_78_U D_0_79_U D_0_80_U D_0_81_U D_0_82_U D_0_83_U D_0_84_U D_0_85_U D_0_86_U D_0_87_U D_0_88_U D_0_89_U D_0_90_U D_0_91_U D_0_92_U D_0_93_U D_0_94_U D_0_95_U D_1_U D_1_1_U D_1_2_U D_1_3_U D_1_4_U D_1_5_U D_1_6_U D_1_7_U D_1_8_U D_1_9_U D_1_10_U D_1_11_U D_1_12_U D_1_13_U D_1_14_U D_1_15_U D_1_16_U D_1_17_U D_1_18_U D_1_19_U D_1_20_U D_1_21_U D_1_22_U D_1_23_U D_1_24_U D_1_25_U D_1_26_U D_1_27_U D_1_28_U D_1_29_U D_1_30_U D_1_31_U D_1_32_U D_1_33_U D_1_34_U D_1_35_U D_1_36_U D_1_37_U D_1_38_U D_1_39_U D_1_40_U D_1_41_U D_1_42_U D_1_43_U D_1_44_U D_1_45_U D_1_46_U D_1_47_U D_1_48_U D_1_49_U D_1_50_U D_1_51_U D_1_52_U D_1_53_U D_1_54_U D_1_55_U D_1_56_U D_1_57_U D_1_58_U D_1_59_U D_1_60_U D_1_61_U D_1_62_U D_1_63_U D_1_64_U D_1_65_U D_1_66_U D_1_67_U D_1_68_U D_1_69_U D_1_70_U D_1_71_U D_1_72_U D_1_73_U D_1_74_U D_1_75_U D_1_76_U D_1_77_U D_1_78_U D_1_79_U D_1_80_U D_1_81_U D_1_82_U D_1_83_U D_1_84_U D_1_85_U D_1_86_U D_1_87_U D_1_88_U D_1_89_U D_1_90_U D_1_91_U D_1_92_U D_1_93_U D_1_94_U D_1_95_U C_0_U C_0_1_U C_0_2_U C_0_3_U C_0_4_U C_0_5_U C_0_6_U C_0_7_U C_0_8_U C_0_9_U C_0_10_U C_0_11_U C_0_12_U C_0_13_U C_0_14_U C_0_15_U C_0_16_U C_0_17_U C_0_18_U C_0_19_U C_0_20_U C_0_21_U C_0_22_U C_0_23_U C_0_24_U C_0_25_U C_0_26_U C_0_27_U C_0_28_U C_0_29_U C_0_30_U C_0_31_U C_0_32_U C_0_33_U C_0_34_U C_0_35_U C_0_36_U C_0_37_U C_0_38_U C_0_39_U C_1_U C_1_1_U C_1_2_U C_1_3_U C_1_4_U C_1_5_U C_1_6_U C_1_7_U C_1_8_U C_1_9_U C_1_10_U C_1_11_U C_1_12_U C_1_13_U C_1_14_U C_1_15_U C_1_16_U C_1_17_U C_1_18_U C_1_19_U C_1_20_U C_1_21_U C_1_22_U C_1_23_U C_1_24_U C_1_25_U C_1_26_U C_1_27_U C_1_28_U C_1_29_U C_1_30_U C_1_31_U C_1_32_U C_1_33_U C_1_34_U C_1_35_U C_1_36_U C_1_37_U C_1_38_U C_1_39_U j0_2_fu_1556_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>store_vF_for_task3_U0</InstName>
                    <ModuleName>store_vF_for_task3</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>356</ID>
                    <BindInstances>add_ln144_fu_140_p2</BindInstances>
                </Instance>
            </InstancesList>
            <BindInstances>vF_for_task3_c_U fifo_C_from_off_chip_to_S3_U fifo_D_from_off_chip_to_S3_U fifo_F_to_off_chip_U control_s_axi_U kernel_vA_for_task1_m_axi_U kernel_vB_for_task1_m_axi_U kernel_vC_for_task3_m_axi_U kernel_vD_for_task3_m_axi_U kernel_vE_for_task1_m_axi_U kernel_vF_for_task3_m_axi_U kernel_vG_for_task5_m_axi_U</BindInstances>
        </TopModule>
    </RTLDesignHierarchy>
    <ModuleInformation>
        <Module>
            <Name>entry_proc6</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>4.55</TargetClockPeriod>
                    <ClockUncertainty>1.23</ClockUncertainty>
                    <EstimatedClockPeriod>1.410</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>0</Best-caseLatency>
                    <Average-caseLatency>0</Average-caseLatency>
                    <Worst-caseLatency>0</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0 ns</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0 ns</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0 ns</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>0</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>-</SourceLocation>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>3</FF>
                    <AVAIL_FF>2607360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>29</LUT>
                    <AVAIL_LUT>1303680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>4032</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>9024</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
        </Module>
        <Module>
            <Name>load_vB_for_task1</Name>
            <Loops>
                <VITIS_LOOP_21_1/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>4.55</TargetClockPeriod>
                    <ClockUncertainty>1.23</ClockUncertainty>
                    <EstimatedClockPeriod>3.318</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>2475</Best-caseLatency>
                    <Average-caseLatency>2475</Average-caseLatency>
                    <Worst-caseLatency>2475</Worst-caseLatency>
                    <Best-caseRealTimeLatency>11.249 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>11.249 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>11.249 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>2475</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_21_1>
                        <Name>VITIS_LOOP_21_1</Name>
                        <Slack>3.32</Slack>
                        <TripCount>2400</TripCount>
                        <Latency>2473</Latency>
                        <AbsoluteTimeLatency>11.240 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>75</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_21_1>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:21</SourceLocation>
                    <SummaryOfLoopViolations>
                        <VITIS_LOOP_21_1>
                            <Name>VITIS_LOOP_21_1</Name>
                            <IssueType>-</IssueType>
                            <ViolationType>-</ViolationType>
                            <SourceLocation>/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:21</SourceLocation>
                        </VITIS_LOOP_21_1>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>803</FF>
                    <AVAIL_FF>2607360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>155</LUT>
                    <AVAIL_LUT>1303680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>4032</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>9024</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_21_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln21_fu_149_p2" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:21" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln21"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>load_vA_for_task1</Name>
            <Loops>
                <VITIS_LOOP_56_1/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>4.55</TargetClockPeriod>
                    <ClockUncertainty>1.23</ClockUncertainty>
                    <EstimatedClockPeriod>3.318</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>2415</Best-caseLatency>
                    <Average-caseLatency>2415</Average-caseLatency>
                    <Worst-caseLatency>2415</Worst-caseLatency>
                    <Best-caseRealTimeLatency>10.976 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>10.976 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>10.976 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>2415</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_56_1>
                        <Name>VITIS_LOOP_56_1</Name>
                        <Slack>3.32</Slack>
                        <TripCount>2340</TripCount>
                        <Latency>2413</Latency>
                        <AbsoluteTimeLatency>10.967 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>75</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_56_1>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:56</SourceLocation>
                    <SummaryOfLoopViolations>
                        <VITIS_LOOP_56_1>
                            <Name>VITIS_LOOP_56_1</Name>
                            <IssueType>-</IssueType>
                            <ViolationType>-</ViolationType>
                            <SourceLocation>/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:56</SourceLocation>
                        </VITIS_LOOP_56_1>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>803</FF>
                    <AVAIL_FF>2607360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>155</LUT>
                    <AVAIL_LUT>1303680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>4032</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>9024</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_56_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln56_fu_149_p2" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:56" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln56"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>load_vC_for_task3</Name>
            <Loops>
                <VITIS_LOOP_82_1/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>4.55</TargetClockPeriod>
                    <ClockUncertainty>1.23</ClockUncertainty>
                    <EstimatedClockPeriod>3.318</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>2734</Best-caseLatency>
                    <Average-caseLatency>2734</Average-caseLatency>
                    <Worst-caseLatency>2734</Worst-caseLatency>
                    <Best-caseRealTimeLatency>12.426 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>12.426 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>12.426 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>2734</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_82_1>
                        <Name>VITIS_LOOP_82_1</Name>
                        <Slack>3.32</Slack>
                        <TripCount>2660</TripCount>
                        <Latency>2732</Latency>
                        <AbsoluteTimeLatency>12.417 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>74</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_82_1>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:82</SourceLocation>
                    <SummaryOfLoopViolations>
                        <VITIS_LOOP_82_1>
                            <Name>VITIS_LOOP_82_1</Name>
                            <IssueType>-</IssueType>
                            <ViolationType>-</ViolationType>
                            <SourceLocation>/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:82</SourceLocation>
                        </VITIS_LOOP_82_1>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>802</FF>
                    <AVAIL_FF>2607360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>158</LUT>
                    <AVAIL_LUT>1303680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>4032</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>9024</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_82_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln82_fu_119_p2" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:82" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln82"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>load_vD_for_task3</Name>
            <Loops>
                <VITIS_LOOP_117_1/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>4.55</TargetClockPeriod>
                    <ClockUncertainty>1.23</ClockUncertainty>
                    <EstimatedClockPeriod>3.318</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>6122</Best-caseLatency>
                    <Average-caseLatency>6122</Average-caseLatency>
                    <Worst-caseLatency>6122</Worst-caseLatency>
                    <Best-caseRealTimeLatency>27.824 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>27.824 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>27.824 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>6122</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_117_1>
                        <Name>VITIS_LOOP_117_1</Name>
                        <Slack>3.32</Slack>
                        <TripCount>6048</TripCount>
                        <Latency>6120</Latency>
                        <AbsoluteTimeLatency>27.815 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>74</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_117_1>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:117</SourceLocation>
                    <SummaryOfLoopViolations>
                        <VITIS_LOOP_117_1>
                            <Name>VITIS_LOOP_117_1</Name>
                            <IssueType>-</IssueType>
                            <ViolationType>-</ViolationType>
                            <SourceLocation>/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:117</SourceLocation>
                        </VITIS_LOOP_117_1>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>546</FF>
                    <AVAIL_FF>2607360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>151</LUT>
                    <AVAIL_LUT>1303680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>4032</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>9024</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_117_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln117_fu_119_p2" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:117" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln117"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>read_D_FT1_Pipeline_VITIS_LOOP_399_1_VITIS_LOOP_400_2</Name>
            <Loops>
                <VITIS_LOOP_399_1_VITIS_LOOP_400_2/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>4.55</TargetClockPeriod>
                    <ClockUncertainty>1.23</ClockUncertainty>
                    <EstimatedClockPeriod>2.363</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>674</Best-caseLatency>
                    <Average-caseLatency>674</Average-caseLatency>
                    <Worst-caseLatency>674</Worst-caseLatency>
                    <Best-caseRealTimeLatency>3.063 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>3.063 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>3.063 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>674</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_399_1_VITIS_LOOP_400_2>
                        <Name>VITIS_LOOP_399_1_VITIS_LOOP_400_2</Name>
                        <Slack>3.32</Slack>
                        <TripCount>672</TripCount>
                        <Latency>672</Latency>
                        <AbsoluteTimeLatency>3.054 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>2</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_399_1_VITIS_LOOP_400_2>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:400</SourceLocation>
                    <SummaryOfLoopViolations>
                        <VITIS_LOOP_399_1_VITIS_LOOP_400_2>
                            <Name>VITIS_LOOP_399_1_VITIS_LOOP_400_2</Name>
                            <IssueType>-</IssueType>
                            <ViolationType>-</ViolationType>
                            <SourceLocation>/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:399</SourceLocation>
                        </VITIS_LOOP_399_1_VITIS_LOOP_400_2>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>26</FF>
                    <AVAIL_FF>2607360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>153</LUT>
                    <AVAIL_LUT>1303680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>4032</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>9024</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_399_1_VITIS_LOOP_400_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln399_1_fu_1568_p2" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:399" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln399_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_399_1_VITIS_LOOP_400_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln399_fu_1585_p2" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:399" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln399"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_399_1_VITIS_LOOP_400_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln400_fu_1929_p2" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:400" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln400"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>read_D_FT1</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>4.55</TargetClockPeriod>
                    <ClockUncertainty>1.23</ClockUncertainty>
                    <EstimatedClockPeriod>2.363</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>1</Best-caseLatency>
                    <Average-caseLatency>338</Average-caseLatency>
                    <Worst-caseLatency>675</Worst-caseLatency>
                    <Best-caseRealTimeLatency>4.545 ns</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>1.536 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>3.068 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>1 ~ 675</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:396</SourceLocation>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>30</FF>
                    <AVAIL_FF>2607360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>190</LUT>
                    <AVAIL_LUT>1303680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>4032</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>9024</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
        </Module>
        <Module>
            <Name>read_C_FT1_2_Pipeline_VITIS_LOOP_451_1_VITIS_LOOP_452_2</Name>
            <Loops>
                <VITIS_LOOP_451_1_VITIS_LOOP_452_2/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>4.55</TargetClockPeriod>
                    <ClockUncertainty>1.23</ClockUncertainty>
                    <EstimatedClockPeriod>2.439</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>282</Best-caseLatency>
                    <Average-caseLatency>282</Average-caseLatency>
                    <Worst-caseLatency>282</Worst-caseLatency>
                    <Best-caseRealTimeLatency>1.282 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>1.282 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>1.282 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>282</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_451_1_VITIS_LOOP_452_2>
                        <Name>VITIS_LOOP_451_1_VITIS_LOOP_452_2</Name>
                        <Slack>3.32</Slack>
                        <TripCount>140</TripCount>
                        <Latency>280</Latency>
                        <AbsoluteTimeLatency>1.273 us</AbsoluteTimeLatency>
                        <PipelineII>2</PipelineII>
                        <PipelineDepth>3</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_451_1_VITIS_LOOP_452_2>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:452</SourceLocation>
                    <SummaryOfLoopViolations>
                        <VITIS_LOOP_451_1_VITIS_LOOP_452_2>
                            <Name>VITIS_LOOP_451_1_VITIS_LOOP_452_2</Name>
                            <IssueType>II Violation</IssueType>
                            <ViolationType>Resource Limitation</ViolationType>
                            <SourceLocation>/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:451</SourceLocation>
                        </VITIS_LOOP_451_1_VITIS_LOOP_452_2>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>309</FF>
                    <AVAIL_FF>2607360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>2461</LUT>
                    <AVAIL_LUT>1303680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>4032</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>9024</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_451_1_VITIS_LOOP_452_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln451_1_fu_1892_p2" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:451" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln451_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_451_1_VITIS_LOOP_452_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln451_fu_1904_p2" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:451" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln451"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_451_1_VITIS_LOOP_452_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln452_fu_2300_p2" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:452" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln452"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>read_C_FT1_2</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>4.55</TargetClockPeriod>
                    <ClockUncertainty>1.23</ClockUncertainty>
                    <EstimatedClockPeriod>2.439</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>1</Best-caseLatency>
                    <Average-caseLatency>142</Average-caseLatency>
                    <Worst-caseLatency>283</Worst-caseLatency>
                    <Best-caseRealTimeLatency>4.545 ns</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.645 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>1.286 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>1 ~ 283</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:448</SourceLocation>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>313</FF>
                    <AVAIL_FF>2607360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>2498</LUT>
                    <AVAIL_LUT>1303680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>4032</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>9024</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
        </Module>
        <Module>
            <Name>entry_proc</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>4.55</TargetClockPeriod>
                    <ClockUncertainty>1.23</ClockUncertainty>
                    <EstimatedClockPeriod>1.465</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>0</Best-caseLatency>
                    <Average-caseLatency>0</Average-caseLatency>
                    <Worst-caseLatency>0</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0 ns</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0 ns</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0 ns</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>0</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>-</SourceLocation>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>2</FF>
                    <AVAIL_FF>2607360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>4340</LUT>
                    <AVAIL_LUT>1303680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>4032</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>9024</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
        </Module>
        <Module>
            <Name>compute_FT1_level1_Block_entry4_proc</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>4.55</TargetClockPeriod>
                    <ClockUncertainty>1.23</ClockUncertainty>
                    <EstimatedClockPeriod>0.707</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>0</Best-caseLatency>
                    <Average-caseLatency>0</Average-caseLatency>
                    <Worst-caseLatency>0</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0 ns</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0 ns</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0 ns</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>0</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:308</SourceLocation>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>13</FF>
                    <AVAIL_FF>2607360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>42</LUT>
                    <AVAIL_LUT>1303680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>4032</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>9024</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln308_fu_18_p2" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:308" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln308"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>read_C_FT1_Pipeline_VITIS_LOOP_451_1_VITIS_LOOP_452_2</Name>
            <Loops>
                <VITIS_LOOP_451_1_VITIS_LOOP_452_2/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>4.55</TargetClockPeriod>
                    <ClockUncertainty>1.23</ClockUncertainty>
                    <EstimatedClockPeriod>3.280</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>293</Best-caseLatency>
                    <Average-caseLatency>293</Average-caseLatency>
                    <Worst-caseLatency>293</Worst-caseLatency>
                    <Best-caseRealTimeLatency>1.332 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>1.332 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>1.332 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>293</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_451_1_VITIS_LOOP_452_2>
                        <Name>VITIS_LOOP_451_1_VITIS_LOOP_452_2</Name>
                        <Slack>3.32</Slack>
                        <TripCount>140</TripCount>
                        <Latency>291</Latency>
                        <AbsoluteTimeLatency>1.323 us</AbsoluteTimeLatency>
                        <PipelineII>2</PipelineII>
                        <PipelineDepth>14</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_451_1_VITIS_LOOP_452_2>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:452~/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:308</SourceLocation>
                    <SummaryOfLoopViolations>
                        <VITIS_LOOP_451_1_VITIS_LOOP_452_2>
                            <Name>VITIS_LOOP_451_1_VITIS_LOOP_452_2</Name>
                            <IssueType>II Violation</IssueType>
                            <ViolationType>Resource Limitation</ViolationType>
                            <SourceLocation>/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:451~/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:308</SourceLocation>
                        </VITIS_LOOP_451_1_VITIS_LOOP_452_2>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <DSP>0</DSP>
                    <AVAIL_DSP>9024</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <FF>642</FF>
                    <AVAIL_FF>2607360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>2801</LUT>
                    <AVAIL_LUT>1303680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>4032</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_451_1_VITIS_LOOP_452_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln451_1_fu_1934_p2" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:451" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln451_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_451_1_VITIS_LOOP_452_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln451_fu_1946_p2" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:451" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln451"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_451_1_VITIS_LOOP_452_2" OPTYPE="add" PRAGMA="" RTLNAME="tmp_fu_2008_p2" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:451" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_451_1_VITIS_LOOP_452_2" OPTYPE="add" PRAGMA="" RTLNAME="empty_fu_2017_p2" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:451" STORAGESUBTYPE="" URAM="0" VARIABLE="empty"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_451_1_VITIS_LOOP_452_2" OPTYPE="mul" PRAGMA="" RTLNAME="mul_8ns_10ns_17_1_1_U1030" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:452" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln452"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_451_1_VITIS_LOOP_452_2" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln455_fu_2066_p2" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:455" STORAGESUBTYPE="" URAM="0" VARIABLE="sub_ln455"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_451_1_VITIS_LOOP_452_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln455_fu_2079_p2" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:455" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln455"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_451_1_VITIS_LOOP_452_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln459_fu_2408_p2" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:459" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln459"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_451_1_VITIS_LOOP_452_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln463_fu_2558_p2" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:463" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln463"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_451_1_VITIS_LOOP_452_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln467_fu_2616_p2" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:467" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln467"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_451_1_VITIS_LOOP_452_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln452_fu_1984_p2" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:452" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln452"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>read_C_FT1</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>4.55</TargetClockPeriod>
                    <ClockUncertainty>1.23</ClockUncertainty>
                    <EstimatedClockPeriod>3.280</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>1</Best-caseLatency>
                    <Average-caseLatency>148</Average-caseLatency>
                    <Worst-caseLatency>294</Worst-caseLatency>
                    <Best-caseRealTimeLatency>4.545 ns</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.673 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>1.336 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>1 ~ 294</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:448~/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:308</SourceLocation>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <DSP>0</DSP>
                    <AVAIL_DSP>9024</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <FF>657</FF>
                    <AVAIL_FF>2607360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>2873</LUT>
                    <AVAIL_LUT>1303680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>4032</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
        </Module>
        <Module>
            <Name>task3_intra_Pipeline_VITIS_LOOP_376_1</Name>
            <Loops>
                <VITIS_LOOP_376_1/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>4.55</TargetClockPeriod>
                    <ClockUncertainty>1.23</ClockUncertainty>
                    <EstimatedClockPeriod>3.165</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>188</Best-caseLatency>
                    <Average-caseLatency>188</Average-caseLatency>
                    <Worst-caseLatency>188</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.854 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.854 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.854 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>188</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_376_1>
                        <Name>VITIS_LOOP_376_1</Name>
                        <Slack>3.32</Slack>
                        <TripCount>56</TripCount>
                        <Latency>186</Latency>
                        <AbsoluteTimeLatency>0.845 us</AbsoluteTimeLatency>
                        <PipelineII>3</PipelineII>
                        <PipelineDepth>22</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_376_1>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:376</SourceLocation>
                    <SummaryOfLoopViolations>
                        <VITIS_LOOP_376_1>
                            <Name>VITIS_LOOP_376_1</Name>
                            <IssueType>II Violation</IssueType>
                            <ViolationType>Memory Dependency</ViolationType>
                            <IterationDistance>1</IterationDistance>
                            <SourceLocation>/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:376</SourceLocation>
                        </VITIS_LOOP_376_1>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <DSP>1440</DSP>
                    <AVAIL_DSP>9024</AVAIL_DSP>
                    <UTIL_DSP>15</UTIL_DSP>
                    <FF>174281</FF>
                    <AVAIL_FF>2607360</AVAIL_FF>
                    <UTIL_FF>6</UTIL_FF>
                    <LUT>128688</LUT>
                    <AVAIL_LUT>1303680</AVAIL_LUT>
                    <UTIL_LUT>9</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>4032</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_376_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln376_fu_10970_p2" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:376" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln376"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_376_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln387_fu_11080_p2" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:387" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln387"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_376_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln387_1_fu_11094_p2" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:387" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln387_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_376_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln387_2_fu_11108_p2" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:387" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln387_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_376_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln387_3_fu_11122_p2" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:387" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln387_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_376_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln387_4_fu_11136_p2" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:387" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln387_4"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_376_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln387_5_fu_11150_p2" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:387" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln387_5"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_376_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln387_6_fu_11164_p2" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:387" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln387_6"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_376_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln387_7_fu_11178_p2" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:387" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln387_7"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_376_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln387_8_fu_11192_p2" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:387" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln387_8"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_376_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln387_9_fu_11206_p2" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:387" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln387_9"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_376_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1440" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:387" STORAGESUBTYPE="" URAM="0" VARIABLE="mul"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_376_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1441" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:387" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_s"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_376_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1442" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:387" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_24"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_376_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1443" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:387" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_25"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_376_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U1120" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:387" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_376_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U1121" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:387" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_376_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U1280" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:387" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="0" ID="" IMPL="fabric" LATENCY="3" LOOP="VITIS_LOOP_376_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_no_dsp_1_U1360" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:387" STORAGESUBTYPE="" URAM="0" VARIABLE="add28_s"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_376_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1444" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:387" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_26"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_376_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1445" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:387" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_1500_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_376_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1446" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:387" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_1500_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_376_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1447" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:387" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_1500_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_376_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U1122" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:387" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_376_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U1123" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:387" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp4"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_376_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U1281" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:387" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_5"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="0" ID="" IMPL="fabric" LATENCY="3" LOOP="VITIS_LOOP_376_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_no_dsp_1_U1361" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:387" STORAGESUBTYPE="" URAM="0" VARIABLE="add28_1501_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_376_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1448" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:387" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_27"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_376_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1449" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:387" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_2511_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_376_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1450" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:387" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_2511_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_376_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1451" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:387" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_2511_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_376_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U1124" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:387" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp6"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_376_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U1125" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:387" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp7"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_376_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U1282" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:387" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_8"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="0" ID="" IMPL="fabric" LATENCY="3" LOOP="VITIS_LOOP_376_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_no_dsp_1_U1362" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:387" STORAGESUBTYPE="" URAM="0" VARIABLE="add28_2512_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_376_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1452" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:387" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_28"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_376_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1453" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:387" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_3522_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_376_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1454" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:387" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_3522_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_376_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1455" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:387" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_3522_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_376_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U1126" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:387" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp9"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_376_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U1127" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:387" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_376_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U1283" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:387" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_11"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="0" ID="" IMPL="fabric" LATENCY="3" LOOP="VITIS_LOOP_376_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_no_dsp_1_U1363" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:387" STORAGESUBTYPE="" URAM="0" VARIABLE="add28_3523_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_376_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1456" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:387" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_29"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_376_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1457" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:387" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_4533_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_376_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1458" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:387" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_4533_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_376_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1459" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:387" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_4533_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_376_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U1128" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:387" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp5"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_376_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U1129" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:387" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp8"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_376_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U1284" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:387" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_14"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="0" ID="" IMPL="fabric" LATENCY="3" LOOP="VITIS_LOOP_376_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_no_dsp_1_U1364" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:387" STORAGESUBTYPE="" URAM="0" VARIABLE="add28_4534_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_376_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1460" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:387" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_30"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_376_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1461" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:387" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_5544_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_376_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1462" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:387" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_5544_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_376_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1463" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:387" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_5544_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_376_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U1130" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:387" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp10"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_376_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U1131" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:387" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp11"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_376_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U1285" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:387" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_17"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="0" ID="" IMPL="fabric" LATENCY="3" LOOP="VITIS_LOOP_376_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_no_dsp_1_U1365" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:387" STORAGESUBTYPE="" URAM="0" VARIABLE="add28_5545_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_376_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1464" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:387" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_31"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_376_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1465" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:387" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_6555_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_376_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1466" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:387" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_6555_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_376_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1467" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:387" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_6555_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_376_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U1132" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:387" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp12"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_376_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U1133" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:387" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp13"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_376_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U1286" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:387" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_20"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="0" ID="" IMPL="fabric" LATENCY="3" LOOP="VITIS_LOOP_376_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_no_dsp_1_U1366" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:387" STORAGESUBTYPE="" URAM="0" VARIABLE="add28_6556_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_376_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1468" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:387" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_32"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_376_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1469" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:387" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_7566_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_376_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1470" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:387" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_7566_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_376_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1471" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:387" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_7566_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_376_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U1134" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:387" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp14"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_376_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U1135" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:387" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp15"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_376_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U1287" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:387" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_23"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="0" ID="" IMPL="fabric" LATENCY="3" LOOP="VITIS_LOOP_376_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_no_dsp_1_U1367" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:387" STORAGESUBTYPE="" URAM="0" VARIABLE="add28_7567_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_376_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1472" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:387" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_33"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_376_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1473" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:387" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_8577_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_376_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1474" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:387" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_8577_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_376_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1475" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:387" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_8577_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_376_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U1136" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:387" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp16"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_376_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U1137" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:387" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp17"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_376_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U1288" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:387" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_26"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="0" ID="" IMPL="fabric" LATENCY="3" LOOP="VITIS_LOOP_376_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_no_dsp_1_U1368" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:387" STORAGESUBTYPE="" URAM="0" VARIABLE="add28_8578_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_376_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1476" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:387" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_34"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_376_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1477" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:387" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_9588_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_376_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1478" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:387" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_9588_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_376_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1479" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:387" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_9588_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_376_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U1138" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:387" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp18"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_376_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U1139" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:387" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp19"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_376_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U1289" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:387" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_29"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="0" ID="" IMPL="fabric" LATENCY="3" LOOP="VITIS_LOOP_376_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_no_dsp_1_U1369" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:387" STORAGESUBTYPE="" URAM="0" VARIABLE="add28_9589_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_376_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1480" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:387" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_376_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1481" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:387" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_1_s"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_376_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1482" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:387" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_1_10"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_376_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1483" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:387" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_1_11"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_376_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U1140" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:387" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp20"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_376_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U1141" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:387" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp21"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_376_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U1290" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:387" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_32"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="0" ID="" IMPL="fabric" LATENCY="3" LOOP="VITIS_LOOP_376_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_no_dsp_1_U1370" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:387" STORAGESUBTYPE="" URAM="0" VARIABLE="add28_1_s"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_376_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1484" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:387" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_1_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_376_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1485" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:387" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_1_1_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_376_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1486" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:387" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_1_1_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_376_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1487" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:387" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_1_1_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_376_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U1142" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:387" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp22"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_376_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U1143" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:387" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp23"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_376_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U1291" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:387" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_35"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="0" ID="" IMPL="fabric" LATENCY="3" LOOP="VITIS_LOOP_376_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_no_dsp_1_U1371" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:387" STORAGESUBTYPE="" URAM="0" VARIABLE="add28_1_1_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_376_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1488" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:387" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_1_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_376_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1489" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:387" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_1_2_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_376_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1490" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:387" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_1_2_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_376_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1491" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:387" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_1_2_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_376_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U1144" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:387" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp24"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_376_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U1145" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:387" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp25"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_376_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U1292" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:387" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_38"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="0" ID="" IMPL="fabric" LATENCY="3" LOOP="VITIS_LOOP_376_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_no_dsp_1_U1372" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:387" STORAGESUBTYPE="" URAM="0" VARIABLE="add28_1_2_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_376_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1492" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:387" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_1_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_376_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1493" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:387" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_1_3_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_376_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1494" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:387" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_1_3_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_376_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1495" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:387" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_1_3_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_376_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U1146" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:387" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp26"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_376_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U1147" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:387" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp27"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_376_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U1293" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:387" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_41"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="0" ID="" IMPL="fabric" LATENCY="3" LOOP="VITIS_LOOP_376_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_no_dsp_1_U1373" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:387" STORAGESUBTYPE="" URAM="0" VARIABLE="add28_1_3_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_376_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1496" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:387" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_1_4"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_376_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1497" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:387" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_1_4_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_376_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1498" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:387" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_1_4_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_376_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1499" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:387" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_1_4_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_376_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U1148" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:387" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp28"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_376_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U1149" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:387" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp29"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_376_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U1294" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:387" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_44"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="0" ID="" IMPL="fabric" LATENCY="3" LOOP="VITIS_LOOP_376_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_no_dsp_1_U1374" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:387" STORAGESUBTYPE="" URAM="0" VARIABLE="add28_1_4_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_376_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1500" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:387" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_1_5"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_376_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1501" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:387" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_1_5_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_376_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1502" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:387" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_1_5_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_376_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1503" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:387" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_1_5_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_376_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U1150" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:387" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp30"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_376_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U1151" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:387" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp31"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_376_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U1295" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:387" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_47"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="0" ID="" IMPL="fabric" LATENCY="3" LOOP="VITIS_LOOP_376_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_no_dsp_1_U1375" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:387" STORAGESUBTYPE="" URAM="0" VARIABLE="add28_1_5_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_376_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1504" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:387" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_1_6"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_376_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1505" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:387" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_1_6_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_376_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1506" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:387" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_1_6_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_376_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1507" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:387" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_1_6_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_376_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U1152" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:387" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp32"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_376_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U1153" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:387" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp33"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_376_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U1296" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:387" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_50"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="0" ID="" IMPL="fabric" LATENCY="3" LOOP="VITIS_LOOP_376_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_no_dsp_1_U1376" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:387" STORAGESUBTYPE="" URAM="0" VARIABLE="add28_1_6_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_376_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1508" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:387" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_1_7"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_376_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1509" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:387" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_1_7_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_376_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1510" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:387" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_1_7_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_376_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1511" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:387" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_1_7_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_376_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U1154" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:387" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp34"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_376_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U1155" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:387" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp35"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_376_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U1297" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:387" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_53"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="0" ID="" IMPL="fabric" LATENCY="3" LOOP="VITIS_LOOP_376_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_no_dsp_1_U1377" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:387" STORAGESUBTYPE="" URAM="0" VARIABLE="add28_1_7_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_376_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1512" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:387" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_1_8"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_376_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1513" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:387" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_1_8_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_376_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1514" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:387" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_1_8_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_376_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1515" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:387" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_1_8_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_376_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U1156" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:387" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp36"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_376_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U1157" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:387" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp37"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_376_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U1298" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:387" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_56"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="0" ID="" IMPL="fabric" LATENCY="3" LOOP="VITIS_LOOP_376_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_no_dsp_1_U1378" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:387" STORAGESUBTYPE="" URAM="0" VARIABLE="add28_1_8_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_376_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1516" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:387" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_1_9"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_376_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1517" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:387" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_1_9_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_376_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1518" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:387" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_1_9_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_376_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1519" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:387" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_1_9_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_376_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U1158" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:387" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp38"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_376_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U1159" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:387" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp39"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_376_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U1299" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:387" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_59"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="0" ID="" IMPL="fabric" LATENCY="3" LOOP="VITIS_LOOP_376_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_no_dsp_1_U1379" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:387" STORAGESUBTYPE="" URAM="0" VARIABLE="add28_1_9_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_376_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1520" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:387" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_376_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1521" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:387" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_2_s"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_376_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1522" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:387" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_2_10"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_376_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1523" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:387" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_2_11"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_376_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U1160" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:387" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp40"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_376_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U1161" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:387" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp41"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_376_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U1300" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:387" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_62"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="0" ID="" IMPL="fabric" LATENCY="3" LOOP="VITIS_LOOP_376_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_no_dsp_1_U1380" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:387" STORAGESUBTYPE="" URAM="0" VARIABLE="add28_2_s"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_376_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1524" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:387" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_2_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_376_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1525" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:387" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_2_1_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_376_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1526" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:387" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_2_1_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_376_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1527" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:387" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_2_1_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_376_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U1162" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:387" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp42"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_376_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U1163" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:387" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp43"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_376_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U1301" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:387" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_65"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="0" ID="" IMPL="fabric" LATENCY="3" LOOP="VITIS_LOOP_376_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_no_dsp_1_U1381" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:387" STORAGESUBTYPE="" URAM="0" VARIABLE="add28_2_1_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_376_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1528" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:387" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_2_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_376_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1529" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:387" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_2_2_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_376_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1530" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:387" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_2_2_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_376_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1531" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:387" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_2_2_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_376_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U1164" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:387" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp44"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_376_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U1165" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:387" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp45"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_376_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U1302" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:387" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_68"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="0" ID="" IMPL="fabric" LATENCY="3" LOOP="VITIS_LOOP_376_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_no_dsp_1_U1382" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:387" STORAGESUBTYPE="" URAM="0" VARIABLE="add28_2_2_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_376_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1532" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:387" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_2_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_376_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1533" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:387" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_2_3_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_376_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1534" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:387" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_2_3_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_376_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1535" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:387" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_2_3_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_376_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U1166" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:387" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp46"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_376_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U1167" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:387" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp47"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_376_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U1303" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:387" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_71"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="0" ID="" IMPL="fabric" LATENCY="3" LOOP="VITIS_LOOP_376_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_no_dsp_1_U1383" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:387" STORAGESUBTYPE="" URAM="0" VARIABLE="add28_2_3_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_376_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1536" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:387" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_2_4"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_376_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1537" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:387" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_2_4_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_376_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1538" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:387" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_2_4_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_376_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1539" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:387" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_2_4_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_376_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U1168" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:387" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp48"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_376_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U1169" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:387" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp49"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_376_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U1304" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:387" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_74"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="0" ID="" IMPL="fabric" LATENCY="3" LOOP="VITIS_LOOP_376_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_no_dsp_1_U1384" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:387" STORAGESUBTYPE="" URAM="0" VARIABLE="add28_2_4_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_376_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1540" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:387" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_2_5"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_376_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1541" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:387" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_2_5_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_376_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1542" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:387" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_2_5_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_376_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1543" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:387" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_2_5_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_376_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U1170" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:387" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp50"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_376_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U1171" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:387" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp51"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_376_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U1305" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:387" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_77"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="0" ID="" IMPL="fabric" LATENCY="3" LOOP="VITIS_LOOP_376_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_no_dsp_1_U1385" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:387" STORAGESUBTYPE="" URAM="0" VARIABLE="add28_2_5_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_376_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1544" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:387" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_2_6"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_376_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1545" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:387" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_2_6_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_376_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1546" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:387" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_2_6_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_376_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1547" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:387" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_2_6_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_376_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U1172" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:387" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp52"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_376_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U1173" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:387" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp53"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_376_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U1306" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:387" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_80"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="0" ID="" IMPL="fabric" LATENCY="3" LOOP="VITIS_LOOP_376_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_no_dsp_1_U1386" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:387" STORAGESUBTYPE="" URAM="0" VARIABLE="add28_2_6_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_376_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1548" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:387" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_2_7"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_376_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1549" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:387" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_2_7_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_376_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1550" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:387" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_2_7_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_376_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1551" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:387" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_2_7_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_376_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U1174" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:387" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp54"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_376_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U1175" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:387" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp55"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_376_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U1307" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:387" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_83"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="0" ID="" IMPL="fabric" LATENCY="3" LOOP="VITIS_LOOP_376_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_no_dsp_1_U1387" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:387" STORAGESUBTYPE="" URAM="0" VARIABLE="add28_2_7_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_376_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1552" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:387" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_2_8"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_376_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1553" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:387" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_2_8_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_376_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1554" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:387" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_2_8_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_376_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1555" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:387" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_2_8_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_376_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U1176" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:387" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp56"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_376_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U1177" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:387" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp57"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_376_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U1308" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:387" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_86"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="0" ID="" IMPL="fabric" LATENCY="3" LOOP="VITIS_LOOP_376_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_no_dsp_1_U1388" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:387" STORAGESUBTYPE="" URAM="0" VARIABLE="add28_2_8_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_376_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1556" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:387" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_2_9"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_376_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1557" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:387" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_2_9_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_376_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1558" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:387" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_2_9_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_376_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1559" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:387" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_2_9_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_376_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U1178" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:387" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp58"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_376_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U1179" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:387" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp59"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_376_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U1309" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:387" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_89"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="0" ID="" IMPL="fabric" LATENCY="3" LOOP="VITIS_LOOP_376_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_no_dsp_1_U1389" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:387" STORAGESUBTYPE="" URAM="0" VARIABLE="add28_2_9_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_376_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1560" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:387" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_376_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1561" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:387" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_3_s"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_376_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1562" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:387" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_3_10"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_376_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1563" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:387" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_3_11"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_376_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U1180" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:387" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp60"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_376_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U1181" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:387" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp61"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_376_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U1310" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:387" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_92"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="0" ID="" IMPL="fabric" LATENCY="3" LOOP="VITIS_LOOP_376_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_no_dsp_1_U1390" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:387" STORAGESUBTYPE="" URAM="0" VARIABLE="add28_3_s"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_376_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1564" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:387" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_3_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_376_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1565" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:387" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_3_1_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_376_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1566" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:387" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_3_1_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_376_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1567" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:387" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_3_1_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_376_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U1182" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:387" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp62"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_376_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U1183" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:387" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp63"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_376_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U1311" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:387" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_95"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="0" ID="" IMPL="fabric" LATENCY="3" LOOP="VITIS_LOOP_376_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_no_dsp_1_U1391" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:387" STORAGESUBTYPE="" URAM="0" VARIABLE="add28_3_1_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_376_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1568" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:387" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_3_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_376_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1569" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:387" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_3_2_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_376_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1570" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:387" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_3_2_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_376_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1571" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:387" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_3_2_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_376_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U1184" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:387" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp64"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_376_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U1185" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:387" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp65"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_376_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U1312" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:387" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_98"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="0" ID="" IMPL="fabric" LATENCY="3" LOOP="VITIS_LOOP_376_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_no_dsp_1_U1392" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:387" STORAGESUBTYPE="" URAM="0" VARIABLE="add28_3_2_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_376_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1572" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:387" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_3_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_376_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1573" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:387" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_3_3_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_376_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1574" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:387" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_3_3_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_376_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1575" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:387" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_3_3_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_376_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U1186" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:387" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp66"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_376_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U1187" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:387" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp67"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_376_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U1313" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:387" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_101"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="0" ID="" IMPL="fabric" LATENCY="3" LOOP="VITIS_LOOP_376_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_no_dsp_1_U1393" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:387" STORAGESUBTYPE="" URAM="0" VARIABLE="add28_3_3_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_376_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1576" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:387" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_3_4"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_376_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1577" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:387" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_3_4_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_376_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1578" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:387" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_3_4_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_376_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1579" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:387" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_3_4_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_376_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U1188" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:387" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp68"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_376_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U1189" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:387" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp69"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_376_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U1314" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:387" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_104"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="0" ID="" IMPL="fabric" LATENCY="3" LOOP="VITIS_LOOP_376_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_no_dsp_1_U1394" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:387" STORAGESUBTYPE="" URAM="0" VARIABLE="add28_3_4_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_376_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1580" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:387" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_3_5"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_376_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1581" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:387" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_3_5_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_376_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1582" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:387" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_3_5_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_376_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1583" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:387" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_3_5_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_376_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U1190" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:387" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp70"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_376_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U1191" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:387" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp71"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_376_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U1315" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:387" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_107"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="0" ID="" IMPL="fabric" LATENCY="3" LOOP="VITIS_LOOP_376_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_no_dsp_1_U1395" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:387" STORAGESUBTYPE="" URAM="0" VARIABLE="add28_3_5_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_376_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1584" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:387" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_3_6"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_376_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1585" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:387" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_3_6_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_376_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1586" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:387" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_3_6_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_376_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1587" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:387" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_3_6_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_376_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U1192" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:387" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp72"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_376_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U1193" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:387" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp73"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_376_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U1316" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:387" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_110"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="0" ID="" IMPL="fabric" LATENCY="3" LOOP="VITIS_LOOP_376_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_no_dsp_1_U1396" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:387" STORAGESUBTYPE="" URAM="0" VARIABLE="add28_3_6_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_376_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1588" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:387" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_3_7"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_376_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1589" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:387" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_3_7_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_376_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1590" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:387" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_3_7_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_376_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1591" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:387" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_3_7_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_376_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U1194" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:387" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp74"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_376_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U1195" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:387" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp75"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_376_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U1317" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:387" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_113"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="0" ID="" IMPL="fabric" LATENCY="3" LOOP="VITIS_LOOP_376_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_no_dsp_1_U1397" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:387" STORAGESUBTYPE="" URAM="0" VARIABLE="add28_3_7_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_376_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1592" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:387" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_3_8"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_376_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1593" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:387" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_3_8_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_376_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1594" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:387" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_3_8_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_376_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1595" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:387" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_3_8_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_376_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U1196" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:387" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp76"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_376_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U1197" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:387" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp77"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_376_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U1318" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:387" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_116"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="0" ID="" IMPL="fabric" LATENCY="3" LOOP="VITIS_LOOP_376_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_no_dsp_1_U1398" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:387" STORAGESUBTYPE="" URAM="0" VARIABLE="add28_3_8_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_376_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1596" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:387" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_3_9"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_376_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1597" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:387" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_3_9_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_376_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1598" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:387" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_3_9_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_376_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1599" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:387" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_3_9_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_376_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U1198" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:387" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp78"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_376_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U1199" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:387" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp79"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_376_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U1319" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:387" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_119"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="0" ID="" IMPL="fabric" LATENCY="3" LOOP="VITIS_LOOP_376_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_no_dsp_1_U1399" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:387" STORAGESUBTYPE="" URAM="0" VARIABLE="add28_3_9_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_376_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1600" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:387" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_4"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_376_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1601" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:387" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_4_s"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_376_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1602" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:387" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_4_10"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_376_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1603" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:387" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_4_11"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_376_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U1200" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:387" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp80"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_376_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U1201" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:387" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp81"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_376_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U1320" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:387" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_122"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="0" ID="" IMPL="fabric" LATENCY="3" LOOP="VITIS_LOOP_376_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_no_dsp_1_U1400" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:387" STORAGESUBTYPE="" URAM="0" VARIABLE="add28_4_s"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_376_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1604" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:387" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_4_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_376_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1605" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:387" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_4_1_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_376_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1606" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:387" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_4_1_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_376_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1607" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:387" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_4_1_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_376_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U1202" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:387" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp82"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_376_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U1203" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:387" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp83"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_376_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U1321" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:387" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_125"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="0" ID="" IMPL="fabric" LATENCY="3" LOOP="VITIS_LOOP_376_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_no_dsp_1_U1401" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:387" STORAGESUBTYPE="" URAM="0" VARIABLE="add28_4_1_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_376_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1608" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:387" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_4_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_376_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1609" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:387" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_4_2_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_376_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1610" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:387" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_4_2_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_376_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1611" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:387" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_4_2_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_376_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U1204" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:387" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp84"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_376_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U1205" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:387" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp85"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_376_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U1322" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:387" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_128"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="0" ID="" IMPL="fabric" LATENCY="3" LOOP="VITIS_LOOP_376_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_no_dsp_1_U1402" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:387" STORAGESUBTYPE="" URAM="0" VARIABLE="add28_4_2_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_376_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1612" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:387" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_4_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_376_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1613" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:387" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_4_3_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_376_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1614" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:387" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_4_3_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_376_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1615" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:387" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_4_3_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_376_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U1206" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:387" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp86"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_376_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U1207" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:387" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp87"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_376_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U1323" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:387" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_131"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="0" ID="" IMPL="fabric" LATENCY="3" LOOP="VITIS_LOOP_376_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_no_dsp_1_U1403" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:387" STORAGESUBTYPE="" URAM="0" VARIABLE="add28_4_3_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_376_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1616" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:387" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_4_4"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_376_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1617" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:387" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_4_4_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_376_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1618" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:387" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_4_4_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_376_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1619" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:387" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_4_4_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_376_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U1208" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:387" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp88"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_376_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U1209" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:387" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp89"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_376_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U1324" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:387" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_134"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="0" ID="" IMPL="fabric" LATENCY="3" LOOP="VITIS_LOOP_376_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_no_dsp_1_U1404" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:387" STORAGESUBTYPE="" URAM="0" VARIABLE="add28_4_4_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_376_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1620" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:387" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_4_5"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_376_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1621" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:387" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_4_5_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_376_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1622" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:387" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_4_5_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_376_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1623" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:387" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_4_5_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_376_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U1210" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:387" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp90"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_376_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U1211" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:387" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp91"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_376_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U1325" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:387" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_137"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="0" ID="" IMPL="fabric" LATENCY="3" LOOP="VITIS_LOOP_376_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_no_dsp_1_U1405" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:387" STORAGESUBTYPE="" URAM="0" VARIABLE="add28_4_5_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_376_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1624" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:387" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_4_6"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_376_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1625" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:387" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_4_6_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_376_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1626" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:387" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_4_6_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_376_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1627" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:387" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_4_6_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_376_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U1212" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:387" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp92"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_376_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U1213" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:387" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp93"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_376_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U1326" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:387" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_140"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="0" ID="" IMPL="fabric" LATENCY="3" LOOP="VITIS_LOOP_376_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_no_dsp_1_U1406" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:387" STORAGESUBTYPE="" URAM="0" VARIABLE="add28_4_6_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_376_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1628" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:387" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_4_7"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_376_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1629" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:387" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_4_7_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_376_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1630" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:387" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_4_7_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_376_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1631" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:387" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_4_7_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_376_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U1214" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:387" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp94"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_376_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U1215" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:387" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp95"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_376_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U1327" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:387" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_143"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="0" ID="" IMPL="fabric" LATENCY="3" LOOP="VITIS_LOOP_376_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_no_dsp_1_U1407" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:387" STORAGESUBTYPE="" URAM="0" VARIABLE="add28_4_7_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_376_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1632" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:387" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_4_8"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_376_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1633" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:387" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_4_8_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_376_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1634" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:387" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_4_8_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_376_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1635" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:387" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_4_8_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_376_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U1216" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:387" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp96"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_376_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U1217" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:387" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp97"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_376_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U1328" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:387" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_146"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="0" ID="" IMPL="fabric" LATENCY="3" LOOP="VITIS_LOOP_376_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_no_dsp_1_U1408" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:387" STORAGESUBTYPE="" URAM="0" VARIABLE="add28_4_8_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_376_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1636" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:387" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_4_9"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_376_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1637" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:387" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_4_9_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_376_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1638" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:387" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_4_9_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_376_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1639" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:387" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_4_9_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_376_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U1218" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:387" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp98"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_376_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U1219" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:387" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp99"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_376_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U1329" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:387" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_149"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="0" ID="" IMPL="fabric" LATENCY="3" LOOP="VITIS_LOOP_376_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_no_dsp_1_U1409" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:387" STORAGESUBTYPE="" URAM="0" VARIABLE="add28_4_9_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_376_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1640" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:387" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_5"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_376_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1641" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:387" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_5_s"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_376_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1642" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:387" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_5_10"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_376_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1643" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:387" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_5_11"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_376_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U1220" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:387" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp100"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_376_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U1221" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:387" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp101"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_376_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U1330" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:387" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_152"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="0" ID="" IMPL="fabric" LATENCY="3" LOOP="VITIS_LOOP_376_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_no_dsp_1_U1410" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:387" STORAGESUBTYPE="" URAM="0" VARIABLE="add28_5_s"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_376_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1644" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:387" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_5_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_376_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1645" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:387" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_5_1_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_376_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1646" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:387" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_5_1_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_376_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1647" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:387" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_5_1_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_376_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U1222" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:387" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp102"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_376_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U1223" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:387" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp103"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_376_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U1331" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:387" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_155"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="0" ID="" IMPL="fabric" LATENCY="3" LOOP="VITIS_LOOP_376_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_no_dsp_1_U1411" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:387" STORAGESUBTYPE="" URAM="0" VARIABLE="add28_5_1_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_376_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1648" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:387" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_5_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_376_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1649" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:387" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_5_2_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_376_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1650" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:387" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_5_2_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_376_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1651" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:387" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_5_2_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_376_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U1224" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:387" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp104"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_376_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U1225" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:387" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp105"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_376_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U1332" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:387" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_158"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="0" ID="" IMPL="fabric" LATENCY="3" LOOP="VITIS_LOOP_376_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_no_dsp_1_U1412" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:387" STORAGESUBTYPE="" URAM="0" VARIABLE="add28_5_2_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_376_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1652" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:387" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_5_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_376_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1653" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:387" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_5_3_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_376_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1654" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:387" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_5_3_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_376_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1655" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:387" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_5_3_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_376_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U1226" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:387" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp106"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_376_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U1227" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:387" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp107"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_376_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U1333" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:387" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_161"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="0" ID="" IMPL="fabric" LATENCY="3" LOOP="VITIS_LOOP_376_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_no_dsp_1_U1413" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:387" STORAGESUBTYPE="" URAM="0" VARIABLE="add28_5_3_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_376_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1656" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:387" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_5_4"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_376_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1657" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:387" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_5_4_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_376_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1658" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:387" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_5_4_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_376_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1659" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:387" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_5_4_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_376_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U1228" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:387" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp108"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_376_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U1229" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:387" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp109"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_376_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U1334" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:387" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_164"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="0" ID="" IMPL="fabric" LATENCY="3" LOOP="VITIS_LOOP_376_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_no_dsp_1_U1414" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:387" STORAGESUBTYPE="" URAM="0" VARIABLE="add28_5_4_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_376_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1660" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:387" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_5_5"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_376_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1661" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:387" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_5_5_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_376_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1662" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:387" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_5_5_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_376_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1663" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:387" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_5_5_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_376_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U1230" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:387" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp110"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_376_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U1231" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:387" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp111"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_376_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U1335" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:387" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_s"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="0" ID="" IMPL="fabric" LATENCY="3" LOOP="VITIS_LOOP_376_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_no_dsp_1_U1415" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:387" STORAGESUBTYPE="" URAM="0" VARIABLE="add28_5_5_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_376_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1664" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:387" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_5_6"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_376_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1665" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:387" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_5_6_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_376_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1666" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:387" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_5_6_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_376_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1667" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:387" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_5_6_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_376_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U1232" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:387" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp112"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_376_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U1233" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:387" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp113"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_376_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U1336" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:387" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_165"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="0" ID="" IMPL="fabric" LATENCY="3" LOOP="VITIS_LOOP_376_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_no_dsp_1_U1416" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:387" STORAGESUBTYPE="" URAM="0" VARIABLE="add28_5_6_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_376_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1668" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:387" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_5_7"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_376_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1669" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:387" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_5_7_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_376_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1670" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:387" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_5_7_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_376_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1671" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:387" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_5_7_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_376_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U1234" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:387" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp114"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_376_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U1235" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:387" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp115"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_376_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U1337" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:387" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_166"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="0" ID="" IMPL="fabric" LATENCY="3" LOOP="VITIS_LOOP_376_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_no_dsp_1_U1417" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:387" STORAGESUBTYPE="" URAM="0" VARIABLE="add28_5_7_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_376_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1672" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:387" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_5_8"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_376_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1673" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:387" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_5_8_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_376_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1674" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:387" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_5_8_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_376_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1675" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:387" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_5_8_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_376_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U1236" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:387" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp116"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_376_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U1237" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:387" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp117"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_376_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U1338" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:387" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_167"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="0" ID="" IMPL="fabric" LATENCY="3" LOOP="VITIS_LOOP_376_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_no_dsp_1_U1418" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:387" STORAGESUBTYPE="" URAM="0" VARIABLE="add28_5_8_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_376_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1676" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:387" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_5_9"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_376_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1677" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:387" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_5_9_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_376_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1678" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:387" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_5_9_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_376_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1679" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:387" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_5_9_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_376_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U1238" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:387" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp118"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_376_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U1239" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:387" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp119"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_376_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U1339" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:387" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_168"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="0" ID="" IMPL="fabric" LATENCY="3" LOOP="VITIS_LOOP_376_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_no_dsp_1_U1419" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:387" STORAGESUBTYPE="" URAM="0" VARIABLE="add28_5_9_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_376_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1680" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:387" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_6"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_376_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1681" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:387" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_6_s"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_376_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1682" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:387" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_6_10"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_376_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1683" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:387" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_6_11"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_376_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U1240" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:387" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp120"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_376_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U1241" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:387" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp121"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_376_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U1340" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:387" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_169"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="0" ID="" IMPL="fabric" LATENCY="3" LOOP="VITIS_LOOP_376_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_no_dsp_1_U1420" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:387" STORAGESUBTYPE="" URAM="0" VARIABLE="add28_6_s"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_376_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1684" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:387" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_6_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_376_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1685" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:387" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_6_1_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_376_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1686" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:387" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_6_1_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_376_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1687" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:387" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_6_1_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_376_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U1242" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:387" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp122"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_376_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U1243" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:387" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp123"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_376_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U1341" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:387" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_170"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="0" ID="" IMPL="fabric" LATENCY="3" LOOP="VITIS_LOOP_376_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_no_dsp_1_U1421" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:387" STORAGESUBTYPE="" URAM="0" VARIABLE="add28_6_1_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_376_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1688" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:387" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_6_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_376_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1689" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:387" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_6_2_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_376_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1690" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:387" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_6_2_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_376_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1691" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:387" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_6_2_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_376_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U1244" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:387" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp124"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_376_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U1245" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:387" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp125"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_376_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U1342" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:387" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_171"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="0" ID="" IMPL="fabric" LATENCY="3" LOOP="VITIS_LOOP_376_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_no_dsp_1_U1422" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:387" STORAGESUBTYPE="" URAM="0" VARIABLE="add28_6_2_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_376_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1692" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:387" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_6_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_376_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1693" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:387" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_6_3_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_376_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1694" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:387" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_6_3_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_376_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1695" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:387" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_6_3_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_376_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U1246" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:387" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp126"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_376_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U1247" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:387" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp127"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_376_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U1343" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:387" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_172"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="0" ID="" IMPL="fabric" LATENCY="3" LOOP="VITIS_LOOP_376_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_no_dsp_1_U1423" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:387" STORAGESUBTYPE="" URAM="0" VARIABLE="add28_6_3_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_376_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1696" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:387" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_6_4"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_376_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1697" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:387" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_6_4_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_376_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1698" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:387" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_6_4_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_376_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1699" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:387" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_6_4_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_376_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U1248" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:387" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp128"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_376_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U1249" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:387" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp129"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_376_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U1344" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:387" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_173"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="0" ID="" IMPL="fabric" LATENCY="3" LOOP="VITIS_LOOP_376_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_no_dsp_1_U1424" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:387" STORAGESUBTYPE="" URAM="0" VARIABLE="add28_6_4_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_376_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1700" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:387" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_6_5"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_376_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1701" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:387" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_6_5_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_376_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1702" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:387" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_6_5_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_376_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1703" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:387" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_6_5_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_376_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U1250" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:387" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp130"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_376_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U1251" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:387" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp131"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_376_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U1345" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:387" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_174"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="0" ID="" IMPL="fabric" LATENCY="3" LOOP="VITIS_LOOP_376_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_no_dsp_1_U1425" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:387" STORAGESUBTYPE="" URAM="0" VARIABLE="add28_6_5_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_376_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1704" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:387" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_6_6"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_376_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1705" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:387" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_6_6_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_376_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1706" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:387" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_6_6_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_376_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1707" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:387" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_6_6_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_376_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U1252" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:387" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp132"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_376_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U1253" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:387" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp133"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_376_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U1346" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:387" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_175"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="0" ID="" IMPL="fabric" LATENCY="3" LOOP="VITIS_LOOP_376_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_no_dsp_1_U1426" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:387" STORAGESUBTYPE="" URAM="0" VARIABLE="add28_6_6_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_376_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1708" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:387" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_6_7"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_376_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1709" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:387" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_6_7_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_376_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1710" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:387" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_6_7_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_376_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1711" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:387" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_6_7_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_376_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U1254" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:387" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp134"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_376_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U1255" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:387" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp135"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_376_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U1347" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:387" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_176"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="0" ID="" IMPL="fabric" LATENCY="3" LOOP="VITIS_LOOP_376_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_no_dsp_1_U1427" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:387" STORAGESUBTYPE="" URAM="0" VARIABLE="add28_6_7_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_376_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1712" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:387" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_6_8"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_376_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1713" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:387" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_6_8_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_376_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1714" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:387" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_6_8_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_376_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1715" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:387" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_6_8_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_376_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U1256" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:387" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp136"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_376_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U1257" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:387" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp137"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_376_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U1348" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:387" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_177"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="0" ID="" IMPL="fabric" LATENCY="3" LOOP="VITIS_LOOP_376_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_no_dsp_1_U1428" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:387" STORAGESUBTYPE="" URAM="0" VARIABLE="add28_6_8_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_376_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1716" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:387" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_6_9"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_376_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1717" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:387" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_6_9_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_376_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1718" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:387" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_6_9_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_376_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1719" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:387" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_6_9_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_376_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U1258" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:387" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp138"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_376_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U1259" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:387" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp139"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_376_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U1349" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:387" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_178"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="0" ID="" IMPL="fabric" LATENCY="3" LOOP="VITIS_LOOP_376_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_no_dsp_1_U1429" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:387" STORAGESUBTYPE="" URAM="0" VARIABLE="add28_6_9_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_376_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1720" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:387" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_7"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_376_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1721" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:387" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_7_s"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_376_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1722" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:387" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_7_10"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_376_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1723" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:387" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_7_11"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_376_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U1260" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:387" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp140"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_376_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U1261" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:387" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp141"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_376_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U1350" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:387" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_179"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="0" ID="" IMPL="fabric" LATENCY="3" LOOP="VITIS_LOOP_376_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_no_dsp_1_U1430" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:387" STORAGESUBTYPE="" URAM="0" VARIABLE="add28_7_s"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_376_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1724" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:387" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_7_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_376_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1725" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:387" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_7_1_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_376_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1726" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:387" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_7_1_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_376_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1727" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:387" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_7_1_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_376_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U1262" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:387" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp142"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_376_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U1263" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:387" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp143"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_376_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U1351" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:387" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_180"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="0" ID="" IMPL="fabric" LATENCY="3" LOOP="VITIS_LOOP_376_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_no_dsp_1_U1431" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:387" STORAGESUBTYPE="" URAM="0" VARIABLE="add28_7_1_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_376_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1728" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:387" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_7_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_376_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1729" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:387" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_7_2_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_376_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1730" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:387" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_7_2_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_376_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1731" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:387" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_7_2_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_376_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U1264" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:387" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp144"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_376_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U1265" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:387" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp145"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_376_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U1352" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:387" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_181"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="0" ID="" IMPL="fabric" LATENCY="3" LOOP="VITIS_LOOP_376_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_no_dsp_1_U1432" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:387" STORAGESUBTYPE="" URAM="0" VARIABLE="add28_7_2_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_376_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1732" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:387" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_7_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_376_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1733" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:387" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_7_3_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_376_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1734" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:387" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_7_3_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_376_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1735" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:387" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_7_3_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_376_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U1266" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:387" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp146"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_376_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U1267" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:387" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp147"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_376_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U1353" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:387" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_182"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="0" ID="" IMPL="fabric" LATENCY="3" LOOP="VITIS_LOOP_376_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_no_dsp_1_U1433" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:387" STORAGESUBTYPE="" URAM="0" VARIABLE="add28_7_3_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_376_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1736" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:387" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_7_4"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_376_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1737" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:387" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_7_4_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_376_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1738" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:387" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_7_4_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_376_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1739" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:387" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_7_4_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_376_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U1268" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:387" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp148"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_376_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U1269" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:387" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp149"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_376_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U1354" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:387" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_183"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="0" ID="" IMPL="fabric" LATENCY="3" LOOP="VITIS_LOOP_376_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_no_dsp_1_U1434" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:387" STORAGESUBTYPE="" URAM="0" VARIABLE="add28_7_4_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_376_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1740" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:387" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_7_5"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_376_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1741" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:387" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_7_5_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_376_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1742" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:387" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_7_5_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_376_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1743" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:387" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_7_5_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_376_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U1270" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:387" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp150"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_376_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U1271" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:387" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp151"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_376_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U1355" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:387" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_184"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="0" ID="" IMPL="fabric" LATENCY="3" LOOP="VITIS_LOOP_376_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_no_dsp_1_U1435" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:387" STORAGESUBTYPE="" URAM="0" VARIABLE="add28_7_5_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_376_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1744" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:387" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_7_6"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_376_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1745" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:387" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_7_6_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_376_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1746" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:387" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_7_6_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_376_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1747" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:387" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_7_6_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_376_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U1272" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:387" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp152"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_376_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U1273" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:387" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp153"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_376_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U1356" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:387" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_185"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="0" ID="" IMPL="fabric" LATENCY="3" LOOP="VITIS_LOOP_376_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_no_dsp_1_U1436" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:387" STORAGESUBTYPE="" URAM="0" VARIABLE="add28_7_6_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_376_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1748" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:387" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_7_7"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_376_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1749" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:387" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_7_7_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_376_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1750" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:387" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_7_7_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_376_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1751" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:387" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_7_7_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_376_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U1274" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:387" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp154"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_376_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U1275" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:387" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp155"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_376_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U1357" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:387" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_186"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="0" ID="" IMPL="fabric" LATENCY="3" LOOP="VITIS_LOOP_376_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_no_dsp_1_U1437" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:387" STORAGESUBTYPE="" URAM="0" VARIABLE="add28_7_7_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_376_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1752" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:387" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_7_8"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_376_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1753" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:387" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_7_8_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_376_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1754" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:387" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_7_8_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_376_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1755" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:387" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_7_8_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_376_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U1276" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:387" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp156"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_376_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U1277" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:387" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp157"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_376_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U1358" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:387" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_187"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="0" ID="" IMPL="fabric" LATENCY="3" LOOP="VITIS_LOOP_376_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_no_dsp_1_U1438" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:387" STORAGESUBTYPE="" URAM="0" VARIABLE="add28_7_8_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_376_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1756" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:387" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_7_9"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_376_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1757" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:387" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_7_9_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_376_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1758" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:387" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_7_9_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_376_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1759" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:387" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_7_9_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_376_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U1278" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:387" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp158"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_376_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U1279" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:387" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp159"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_376_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U1359" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:387" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_188"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="0" ID="" IMPL="fabric" LATENCY="3" LOOP="VITIS_LOOP_376_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_no_dsp_1_U1439" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:387" STORAGESUBTYPE="" URAM="0" VARIABLE="add28_7_9_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_376_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1440" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:387" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_8"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_376_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1441" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:387" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_8_s"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_376_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1442" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:387" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_8_10"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_376_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1443" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:387" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_8_11"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_376_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U1120" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:387" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp160"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_376_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U1121" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:387" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp161"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_376_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U1280" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:387" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_189"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="0" ID="" IMPL="fabric" LATENCY="3" LOOP="VITIS_LOOP_376_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_no_dsp_1_U1360" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:387" STORAGESUBTYPE="" URAM="0" VARIABLE="add28_8_s"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_376_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1444" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:387" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_8_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_376_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1445" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:387" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_8_1_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_376_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1446" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:387" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_8_1_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_376_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1447" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:387" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_8_1_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_376_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U1122" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:387" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp162"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_376_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U1123" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:387" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp163"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_376_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U1281" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:387" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_190"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="0" ID="" IMPL="fabric" LATENCY="3" LOOP="VITIS_LOOP_376_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_no_dsp_1_U1361" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:387" STORAGESUBTYPE="" URAM="0" VARIABLE="add28_8_1_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_376_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1448" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:387" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_8_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_376_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1449" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:387" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_8_2_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_376_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1450" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:387" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_8_2_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_376_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1451" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:387" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_8_2_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_376_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U1124" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:387" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp164"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_376_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U1125" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:387" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp165"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_376_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U1282" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:387" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_191"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="0" ID="" IMPL="fabric" LATENCY="3" LOOP="VITIS_LOOP_376_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_no_dsp_1_U1362" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:387" STORAGESUBTYPE="" URAM="0" VARIABLE="add28_8_2_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_376_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1452" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:387" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_8_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_376_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1453" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:387" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_8_3_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_376_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1454" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:387" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_8_3_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_376_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1455" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:387" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_8_3_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_376_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U1126" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:387" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp166"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_376_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U1127" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:387" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp167"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_376_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U1283" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:387" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_192"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="0" ID="" IMPL="fabric" LATENCY="3" LOOP="VITIS_LOOP_376_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_no_dsp_1_U1363" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:387" STORAGESUBTYPE="" URAM="0" VARIABLE="add28_8_3_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_376_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1456" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:387" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_8_4"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_376_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1457" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:387" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_8_4_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_376_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1458" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:387" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_8_4_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_376_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1459" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:387" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_8_4_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_376_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U1128" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:387" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp168"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_376_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U1129" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:387" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp169"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_376_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U1284" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:387" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_193"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="0" ID="" IMPL="fabric" LATENCY="3" LOOP="VITIS_LOOP_376_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_no_dsp_1_U1364" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:387" STORAGESUBTYPE="" URAM="0" VARIABLE="add28_8_4_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_376_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1460" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:387" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_8_5"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_376_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1461" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:387" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_8_5_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_376_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1462" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:387" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_8_5_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_376_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1463" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:387" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_8_5_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_376_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U1130" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:387" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp170"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_376_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U1131" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:387" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp171"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_376_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U1285" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:387" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_194"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="0" ID="" IMPL="fabric" LATENCY="3" LOOP="VITIS_LOOP_376_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_no_dsp_1_U1365" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:387" STORAGESUBTYPE="" URAM="0" VARIABLE="add28_8_5_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_376_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1464" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:387" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_8_6"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_376_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1465" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:387" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_8_6_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_376_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1466" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:387" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_8_6_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_376_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1467" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:387" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_8_6_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_376_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U1132" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:387" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp172"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_376_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U1133" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:387" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp173"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_376_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U1286" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:387" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_195"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="0" ID="" IMPL="fabric" LATENCY="3" LOOP="VITIS_LOOP_376_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_no_dsp_1_U1366" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:387" STORAGESUBTYPE="" URAM="0" VARIABLE="add28_8_6_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_376_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1468" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:387" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_8_7"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_376_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1469" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:387" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_8_7_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_376_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1470" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:387" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_8_7_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_376_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1471" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:387" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_8_7_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_376_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U1134" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:387" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp174"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_376_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U1135" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:387" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp175"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_376_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U1287" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:387" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_196"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="0" ID="" IMPL="fabric" LATENCY="3" LOOP="VITIS_LOOP_376_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_no_dsp_1_U1367" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:387" STORAGESUBTYPE="" URAM="0" VARIABLE="add28_8_7_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_376_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1472" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:387" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_8_8"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_376_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1473" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:387" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_8_8_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_376_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1474" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:387" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_8_8_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_376_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1475" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:387" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_8_8_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_376_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U1136" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:387" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp176"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_376_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U1137" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:387" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp177"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_376_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U1288" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:387" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_197"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="0" ID="" IMPL="fabric" LATENCY="3" LOOP="VITIS_LOOP_376_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_no_dsp_1_U1368" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:387" STORAGESUBTYPE="" URAM="0" VARIABLE="add28_8_8_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_376_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1476" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:387" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_8_9"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_376_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1477" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:387" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_8_9_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_376_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1478" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:387" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_8_9_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_376_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1479" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:387" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_8_9_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_376_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U1138" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:387" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp178"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_376_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U1139" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:387" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp179"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_376_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U1289" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:387" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_198"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="0" ID="" IMPL="fabric" LATENCY="3" LOOP="VITIS_LOOP_376_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_no_dsp_1_U1369" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:387" STORAGESUBTYPE="" URAM="0" VARIABLE="add28_8_9_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_376_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1480" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:387" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_9"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_376_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1481" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:387" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_9_s"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_376_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1482" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:387" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_9_10"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_376_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1483" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:387" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_9_11"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_376_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U1140" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:387" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp180"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_376_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U1141" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:387" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp181"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_376_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U1290" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:387" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_199"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="0" ID="" IMPL="fabric" LATENCY="3" LOOP="VITIS_LOOP_376_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_no_dsp_1_U1370" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:387" STORAGESUBTYPE="" URAM="0" VARIABLE="add28_9_s"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_376_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1484" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:387" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_9_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_376_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1485" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:387" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_9_1_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_376_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1486" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:387" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_9_1_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_376_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1487" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:387" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_9_1_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_376_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U1142" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:387" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp182"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_376_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U1143" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:387" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp183"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_376_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U1291" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:387" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_200"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="0" ID="" IMPL="fabric" LATENCY="3" LOOP="VITIS_LOOP_376_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_no_dsp_1_U1371" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:387" STORAGESUBTYPE="" URAM="0" VARIABLE="add28_9_1_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_376_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1488" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:387" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_9_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_376_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1489" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:387" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_9_2_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_376_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1490" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:387" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_9_2_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_376_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1491" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:387" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_9_2_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_376_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U1144" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:387" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp184"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_376_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U1145" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:387" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp185"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_376_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U1292" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:387" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_201"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="0" ID="" IMPL="fabric" LATENCY="3" LOOP="VITIS_LOOP_376_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_no_dsp_1_U1372" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:387" STORAGESUBTYPE="" URAM="0" VARIABLE="add28_9_2_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_376_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1492" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:387" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_9_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_376_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1493" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:387" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_9_3_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_376_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1494" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:387" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_9_3_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_376_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1495" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:387" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_9_3_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_376_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U1146" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:387" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp186"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_376_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U1147" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:387" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp187"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_376_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U1293" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:387" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_202"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="0" ID="" IMPL="fabric" LATENCY="3" LOOP="VITIS_LOOP_376_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_no_dsp_1_U1373" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:387" STORAGESUBTYPE="" URAM="0" VARIABLE="add28_9_3_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_376_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1496" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:387" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_9_4"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_376_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1497" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:387" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_9_4_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_376_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1498" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:387" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_9_4_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_376_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1499" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:387" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_9_4_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_376_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U1148" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:387" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp188"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_376_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U1149" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:387" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp189"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_376_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U1294" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:387" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_203"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="0" ID="" IMPL="fabric" LATENCY="3" LOOP="VITIS_LOOP_376_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_no_dsp_1_U1374" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:387" STORAGESUBTYPE="" URAM="0" VARIABLE="add28_9_4_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_376_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1500" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:387" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_9_5"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_376_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1501" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:387" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_9_5_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_376_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1502" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:387" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_9_5_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_376_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1503" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:387" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_9_5_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_376_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U1150" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:387" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp190"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_376_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U1151" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:387" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp191"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_376_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U1295" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:387" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_204"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="0" ID="" IMPL="fabric" LATENCY="3" LOOP="VITIS_LOOP_376_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_no_dsp_1_U1375" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:387" STORAGESUBTYPE="" URAM="0" VARIABLE="add28_9_5_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_376_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1504" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:387" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_9_6"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_376_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1505" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:387" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_9_6_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_376_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1506" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:387" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_9_6_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_376_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1507" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:387" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_9_6_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_376_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U1152" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:387" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp192"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_376_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U1153" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:387" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp193"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_376_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U1296" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:387" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_205"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="0" ID="" IMPL="fabric" LATENCY="3" LOOP="VITIS_LOOP_376_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_no_dsp_1_U1376" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:387" STORAGESUBTYPE="" URAM="0" VARIABLE="add28_9_6_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_376_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1508" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:387" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_9_7"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_376_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1509" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:387" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_9_7_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_376_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1510" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:387" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_9_7_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_376_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1511" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:387" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_9_7_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_376_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U1154" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:387" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp194"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_376_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U1155" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:387" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp195"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_376_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U1297" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:387" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_206"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="0" ID="" IMPL="fabric" LATENCY="3" LOOP="VITIS_LOOP_376_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_no_dsp_1_U1377" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:387" STORAGESUBTYPE="" URAM="0" VARIABLE="add28_9_7_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_376_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1512" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:387" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_9_8"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_376_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1513" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:387" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_9_8_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_376_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1514" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:387" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_9_8_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_376_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1515" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:387" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_9_8_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_376_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U1156" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:387" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp196"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_376_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U1157" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:387" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp197"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_376_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U1298" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:387" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_207"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="0" ID="" IMPL="fabric" LATENCY="3" LOOP="VITIS_LOOP_376_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_no_dsp_1_U1378" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:387" STORAGESUBTYPE="" URAM="0" VARIABLE="add28_9_8_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_376_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1516" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:387" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_9_9"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_376_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1517" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:387" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_9_9_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_376_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1518" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:387" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_9_9_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_376_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1519" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:387" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_9_9_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_376_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U1158" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:387" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp198"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_376_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U1159" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:387" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp199"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_376_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U1299" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:387" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_208"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="0" ID="" IMPL="fabric" LATENCY="3" LOOP="VITIS_LOOP_376_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_no_dsp_1_U1379" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:387" STORAGESUBTYPE="" URAM="0" VARIABLE="add28_9_9_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_376_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1520" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:387" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_10"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_376_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1521" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:387" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_10_s"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_376_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1522" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:387" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_10_10"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_376_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1523" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:387" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_10_11"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_376_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U1160" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:387" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp200"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_376_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U1161" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:387" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp201"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_376_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U1300" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:387" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_209"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="0" ID="" IMPL="fabric" LATENCY="3" LOOP="VITIS_LOOP_376_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_no_dsp_1_U1380" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:387" STORAGESUBTYPE="" URAM="0" VARIABLE="add28_10_s"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_376_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1524" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:387" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_10_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_376_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1525" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:387" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_10_1_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_376_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1526" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:387" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_10_1_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_376_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1527" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:387" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_10_1_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_376_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U1162" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:387" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp202"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_376_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U1163" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:387" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp203"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_376_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U1301" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:387" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_210"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="0" ID="" IMPL="fabric" LATENCY="3" LOOP="VITIS_LOOP_376_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_no_dsp_1_U1381" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:387" STORAGESUBTYPE="" URAM="0" VARIABLE="add28_10_1_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_376_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1528" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:387" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_10_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_376_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1529" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:387" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_10_2_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_376_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1530" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:387" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_10_2_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_376_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1531" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:387" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_10_2_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_376_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U1164" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:387" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp204"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_376_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U1165" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:387" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp205"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_376_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U1302" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:387" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_211"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="0" ID="" IMPL="fabric" LATENCY="3" LOOP="VITIS_LOOP_376_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_no_dsp_1_U1382" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:387" STORAGESUBTYPE="" URAM="0" VARIABLE="add28_10_2_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_376_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1532" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:387" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_10_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_376_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1533" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:387" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_10_3_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_376_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1534" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:387" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_10_3_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_376_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1535" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:387" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_10_3_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_376_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U1166" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:387" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp206"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_376_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U1167" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:387" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp207"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_376_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U1303" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:387" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_212"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="0" ID="" IMPL="fabric" LATENCY="3" LOOP="VITIS_LOOP_376_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_no_dsp_1_U1383" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:387" STORAGESUBTYPE="" URAM="0" VARIABLE="add28_10_3_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_376_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1536" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:387" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_10_4"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_376_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1537" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:387" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_10_4_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_376_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1538" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:387" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_10_4_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_376_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1539" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:387" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_10_4_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_376_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U1168" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:387" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp208"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_376_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U1169" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:387" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp209"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_376_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U1304" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:387" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_213"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="0" ID="" IMPL="fabric" LATENCY="3" LOOP="VITIS_LOOP_376_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_no_dsp_1_U1384" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:387" STORAGESUBTYPE="" URAM="0" VARIABLE="add28_10_4_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_376_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1540" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:387" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_10_5"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_376_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1541" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:387" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_10_5_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_376_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1542" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:387" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_10_5_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_376_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1543" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:387" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_10_5_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_376_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U1170" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:387" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp210"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_376_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U1171" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:387" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp211"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_376_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U1305" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:387" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_214"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="0" ID="" IMPL="fabric" LATENCY="3" LOOP="VITIS_LOOP_376_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_no_dsp_1_U1385" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:387" STORAGESUBTYPE="" URAM="0" VARIABLE="add28_10_5_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_376_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1544" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:387" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_10_6"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_376_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1545" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:387" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_10_6_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_376_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1546" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:387" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_10_6_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_376_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1547" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:387" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_10_6_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_376_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U1172" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:387" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp212"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_376_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U1173" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:387" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp213"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_376_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U1306" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:387" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_215"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="0" ID="" IMPL="fabric" LATENCY="3" LOOP="VITIS_LOOP_376_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_no_dsp_1_U1386" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:387" STORAGESUBTYPE="" URAM="0" VARIABLE="add28_10_6_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_376_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1548" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:387" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_10_7"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_376_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1549" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:387" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_10_7_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_376_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1550" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:387" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_10_7_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_376_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1551" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:387" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_10_7_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_376_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U1174" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:387" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp214"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_376_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U1175" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:387" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp215"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_376_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U1307" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:387" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_216"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="0" ID="" IMPL="fabric" LATENCY="3" LOOP="VITIS_LOOP_376_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_no_dsp_1_U1387" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:387" STORAGESUBTYPE="" URAM="0" VARIABLE="add28_10_7_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_376_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1552" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:387" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_10_8"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_376_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1553" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:387" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_10_8_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_376_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1554" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:387" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_10_8_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_376_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1555" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:387" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_10_8_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_376_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U1176" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:387" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp216"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_376_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U1177" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:387" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp217"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_376_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U1308" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:387" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_217"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="0" ID="" IMPL="fabric" LATENCY="3" LOOP="VITIS_LOOP_376_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_no_dsp_1_U1388" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:387" STORAGESUBTYPE="" URAM="0" VARIABLE="add28_10_8_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_376_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1556" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:387" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_10_9"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_376_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1557" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:387" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_10_9_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_376_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1558" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:387" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_10_9_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_376_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1559" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:387" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_10_9_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_376_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U1178" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:387" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp218"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_376_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U1179" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:387" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp219"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_376_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U1309" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:387" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_218"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="0" ID="" IMPL="fabric" LATENCY="3" LOOP="VITIS_LOOP_376_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_no_dsp_1_U1389" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:387" STORAGESUBTYPE="" URAM="0" VARIABLE="add28_10_9_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_376_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1560" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:387" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_11"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_376_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1561" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:387" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_11_s"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_376_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1562" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:387" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_11_10"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_376_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1563" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:387" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_11_11"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_376_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U1180" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:387" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp220"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_376_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U1181" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:387" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp221"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_376_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U1310" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:387" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_219"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="0" ID="" IMPL="fabric" LATENCY="3" LOOP="VITIS_LOOP_376_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_no_dsp_1_U1390" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:387" STORAGESUBTYPE="" URAM="0" VARIABLE="add28_11_s"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_376_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1564" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:387" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_11_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_376_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1565" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:387" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_11_1_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_376_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1566" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:387" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_11_1_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_376_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1567" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:387" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_11_1_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_376_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U1182" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:387" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp222"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_376_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U1183" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:387" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp223"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_376_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U1311" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:387" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_220"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="0" ID="" IMPL="fabric" LATENCY="3" LOOP="VITIS_LOOP_376_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_no_dsp_1_U1391" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:387" STORAGESUBTYPE="" URAM="0" VARIABLE="add28_11_1_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_376_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1568" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:387" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_11_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_376_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1569" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:387" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_11_2_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_376_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1570" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:387" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_11_2_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_376_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1571" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:387" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_11_2_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_376_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U1184" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:387" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp224"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_376_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U1185" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:387" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp225"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_376_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U1312" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:387" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_221"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="0" ID="" IMPL="fabric" LATENCY="3" LOOP="VITIS_LOOP_376_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_no_dsp_1_U1392" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:387" STORAGESUBTYPE="" URAM="0" VARIABLE="add28_11_2_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_376_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1572" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:387" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_11_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_376_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1573" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:387" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_11_3_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_376_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1574" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:387" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_11_3_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_376_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1575" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:387" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_11_3_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_376_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U1186" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:387" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp226"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_376_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U1187" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:387" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp227"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_376_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U1313" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:387" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_222"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="0" ID="" IMPL="fabric" LATENCY="3" LOOP="VITIS_LOOP_376_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_no_dsp_1_U1393" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:387" STORAGESUBTYPE="" URAM="0" VARIABLE="add28_11_3_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_376_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1576" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:387" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_11_4"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_376_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1577" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:387" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_11_4_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_376_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1578" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:387" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_11_4_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_376_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1579" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:387" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_11_4_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_376_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U1188" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:387" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp228"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_376_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U1189" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:387" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp229"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_376_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U1314" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:387" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_223"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="0" ID="" IMPL="fabric" LATENCY="3" LOOP="VITIS_LOOP_376_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_no_dsp_1_U1394" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:387" STORAGESUBTYPE="" URAM="0" VARIABLE="add28_11_4_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_376_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1580" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:387" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_11_5"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_376_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1581" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:387" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_11_5_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_376_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1582" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:387" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_11_5_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_376_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1583" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:387" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_11_5_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_376_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U1190" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:387" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp230"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_376_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U1191" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:387" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp231"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_376_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U1315" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:387" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_224"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="0" ID="" IMPL="fabric" LATENCY="3" LOOP="VITIS_LOOP_376_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_no_dsp_1_U1395" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:387" STORAGESUBTYPE="" URAM="0" VARIABLE="add28_11_5_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_376_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1584" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:387" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_11_6"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_376_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1585" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:387" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_11_6_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_376_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1586" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:387" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_11_6_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_376_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1587" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:387" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_11_6_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_376_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U1192" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:387" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp232"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_376_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U1193" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:387" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp233"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_376_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U1316" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:387" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_225"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="0" ID="" IMPL="fabric" LATENCY="3" LOOP="VITIS_LOOP_376_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_no_dsp_1_U1396" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:387" STORAGESUBTYPE="" URAM="0" VARIABLE="add28_11_6_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_376_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1588" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:387" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_11_7"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_376_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1589" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:387" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_11_7_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_376_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1590" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:387" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_11_7_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_376_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1591" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:387" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_11_7_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_376_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U1194" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:387" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp234"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_376_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U1195" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:387" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp235"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_376_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U1317" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:387" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_226"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="0" ID="" IMPL="fabric" LATENCY="3" LOOP="VITIS_LOOP_376_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_no_dsp_1_U1397" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:387" STORAGESUBTYPE="" URAM="0" VARIABLE="add28_11_7_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_376_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1592" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:387" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_11_8"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_376_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1593" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:387" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_11_8_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_376_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1594" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:387" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_11_8_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_376_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1595" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:387" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_11_8_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_376_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U1196" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:387" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp236"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_376_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U1197" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:387" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp237"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_376_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U1318" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:387" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_227"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="0" ID="" IMPL="fabric" LATENCY="3" LOOP="VITIS_LOOP_376_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_no_dsp_1_U1398" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:387" STORAGESUBTYPE="" URAM="0" VARIABLE="add28_11_8_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_376_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1596" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:387" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_11_9"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_376_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1597" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:387" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_11_9_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_376_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1598" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:387" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_11_9_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_376_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1599" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:387" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_11_9_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_376_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U1198" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:387" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp238"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_376_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U1199" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:387" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp239"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_376_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U1319" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:387" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_228"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="0" ID="" IMPL="fabric" LATENCY="3" LOOP="VITIS_LOOP_376_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_no_dsp_1_U1399" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:387" STORAGESUBTYPE="" URAM="0" VARIABLE="add28_11_9_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_376_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1600" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:387" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_12"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_376_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1601" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:387" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_12_s"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_376_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1602" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:387" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_12_10"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_376_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1603" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:387" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_12_11"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_376_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U1200" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:387" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp240"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_376_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U1201" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:387" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp241"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_376_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U1320" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:387" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_229"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="0" ID="" IMPL="fabric" LATENCY="3" LOOP="VITIS_LOOP_376_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_no_dsp_1_U1400" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:387" STORAGESUBTYPE="" URAM="0" VARIABLE="add28_12_s"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_376_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1604" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:387" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_12_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_376_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1605" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:387" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_12_1_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_376_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1606" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:387" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_12_1_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_376_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1607" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:387" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_12_1_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_376_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U1202" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:387" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp242"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_376_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U1203" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:387" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp243"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_376_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U1321" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:387" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_230"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="0" ID="" IMPL="fabric" LATENCY="3" LOOP="VITIS_LOOP_376_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_no_dsp_1_U1401" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:387" STORAGESUBTYPE="" URAM="0" VARIABLE="add28_12_1_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_376_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1608" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:387" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_12_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_376_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1609" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:387" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_12_2_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_376_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1610" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:387" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_12_2_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_376_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1611" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:387" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_12_2_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_376_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U1204" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:387" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp244"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_376_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U1205" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:387" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp245"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_376_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U1322" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:387" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_231"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="0" ID="" IMPL="fabric" LATENCY="3" LOOP="VITIS_LOOP_376_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_no_dsp_1_U1402" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:387" STORAGESUBTYPE="" URAM="0" VARIABLE="add28_12_2_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_376_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1612" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:387" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_12_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_376_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1613" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:387" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_12_3_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_376_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1614" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:387" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_12_3_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_376_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1615" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:387" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_12_3_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_376_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U1206" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:387" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp246"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_376_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U1207" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:387" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp247"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_376_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U1323" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:387" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_232"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="0" ID="" IMPL="fabric" LATENCY="3" LOOP="VITIS_LOOP_376_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_no_dsp_1_U1403" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:387" STORAGESUBTYPE="" URAM="0" VARIABLE="add28_12_3_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_376_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1616" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:387" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_12_4"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_376_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1617" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:387" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_12_4_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_376_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1618" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:387" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_12_4_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_376_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1619" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:387" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_12_4_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_376_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U1208" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:387" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp248"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_376_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U1209" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:387" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp249"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_376_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U1324" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:387" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_233"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="0" ID="" IMPL="fabric" LATENCY="3" LOOP="VITIS_LOOP_376_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_no_dsp_1_U1404" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:387" STORAGESUBTYPE="" URAM="0" VARIABLE="add28_12_4_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_376_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1620" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:387" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_12_5"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_376_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1621" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:387" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_12_5_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_376_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1622" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:387" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_12_5_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_376_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1623" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:387" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_12_5_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_376_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U1210" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:387" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp250"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_376_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U1211" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:387" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp251"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_376_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U1325" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:387" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_234"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="0" ID="" IMPL="fabric" LATENCY="3" LOOP="VITIS_LOOP_376_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_no_dsp_1_U1405" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:387" STORAGESUBTYPE="" URAM="0" VARIABLE="add28_12_5_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_376_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1624" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:387" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_12_6"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_376_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1625" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:387" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_12_6_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_376_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1626" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:387" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_12_6_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_376_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1627" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:387" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_12_6_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_376_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U1212" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:387" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp252"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_376_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U1213" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:387" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp253"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_376_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U1326" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:387" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_235"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="0" ID="" IMPL="fabric" LATENCY="3" LOOP="VITIS_LOOP_376_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_no_dsp_1_U1406" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:387" STORAGESUBTYPE="" URAM="0" VARIABLE="add28_12_6_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_376_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1628" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:387" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_12_7"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_376_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1629" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:387" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_12_7_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_376_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1630" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:387" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_12_7_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_376_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1631" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:387" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_12_7_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_376_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U1214" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:387" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp254"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_376_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U1215" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:387" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp255"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_376_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U1327" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:387" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_236"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="0" ID="" IMPL="fabric" LATENCY="3" LOOP="VITIS_LOOP_376_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_no_dsp_1_U1407" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:387" STORAGESUBTYPE="" URAM="0" VARIABLE="add28_12_7_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_376_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1632" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:387" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_12_8"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_376_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1633" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:387" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_12_8_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_376_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1634" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:387" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_12_8_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_376_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1635" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:387" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_12_8_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_376_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U1216" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:387" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp256"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_376_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U1217" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:387" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp257"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_376_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U1328" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:387" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_237"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="0" ID="" IMPL="fabric" LATENCY="3" LOOP="VITIS_LOOP_376_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_no_dsp_1_U1408" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:387" STORAGESUBTYPE="" URAM="0" VARIABLE="add28_12_8_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_376_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1636" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:387" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_12_9"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_376_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1637" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:387" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_12_9_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_376_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1638" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:387" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_12_9_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_376_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1639" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:387" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_12_9_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_376_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U1218" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:387" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp258"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_376_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U1219" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:387" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp259"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_376_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U1329" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:387" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_238"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="0" ID="" IMPL="fabric" LATENCY="3" LOOP="VITIS_LOOP_376_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_no_dsp_1_U1409" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:387" STORAGESUBTYPE="" URAM="0" VARIABLE="add28_12_9_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_376_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1640" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:387" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_13"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_376_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1641" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:387" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_13_s"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_376_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1642" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:387" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_13_10"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_376_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1643" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:387" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_13_11"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_376_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U1220" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:387" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp260"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_376_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U1221" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:387" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp261"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_376_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U1330" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:387" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_239"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="0" ID="" IMPL="fabric" LATENCY="3" LOOP="VITIS_LOOP_376_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_no_dsp_1_U1410" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:387" STORAGESUBTYPE="" URAM="0" VARIABLE="add28_13_s"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_376_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1644" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:387" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_13_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_376_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1645" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:387" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_13_1_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_376_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1646" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:387" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_13_1_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_376_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1647" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:387" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_13_1_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_376_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U1222" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:387" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp262"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_376_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U1223" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:387" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp263"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_376_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U1331" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:387" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_240"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="0" ID="" IMPL="fabric" LATENCY="3" LOOP="VITIS_LOOP_376_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_no_dsp_1_U1411" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:387" STORAGESUBTYPE="" URAM="0" VARIABLE="add28_13_1_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_376_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1648" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:387" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_13_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_376_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1649" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:387" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_13_2_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_376_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1650" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:387" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_13_2_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_376_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1651" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:387" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_13_2_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_376_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U1224" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:387" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp264"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_376_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U1225" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:387" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp265"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_376_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U1332" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:387" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_241"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="0" ID="" IMPL="fabric" LATENCY="3" LOOP="VITIS_LOOP_376_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_no_dsp_1_U1412" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:387" STORAGESUBTYPE="" URAM="0" VARIABLE="add28_13_2_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_376_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1652" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:387" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_13_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_376_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1653" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:387" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_13_3_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_376_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1654" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:387" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_13_3_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_376_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1655" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:387" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_13_3_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_376_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U1226" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:387" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp266"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_376_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U1227" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:387" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp267"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_376_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U1333" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:387" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_242"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="0" ID="" IMPL="fabric" LATENCY="3" LOOP="VITIS_LOOP_376_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_no_dsp_1_U1413" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:387" STORAGESUBTYPE="" URAM="0" VARIABLE="add28_13_3_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_376_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1656" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:387" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_13_4"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_376_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1657" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:387" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_13_4_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_376_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1658" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:387" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_13_4_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_376_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1659" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:387" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_13_4_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_376_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U1228" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:387" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp268"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_376_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U1229" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:387" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp269"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_376_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U1334" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:387" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_243"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="0" ID="" IMPL="fabric" LATENCY="3" LOOP="VITIS_LOOP_376_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_no_dsp_1_U1414" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:387" STORAGESUBTYPE="" URAM="0" VARIABLE="add28_13_4_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_376_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1660" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:387" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_13_5"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_376_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1661" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:387" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_13_5_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_376_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1662" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:387" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_13_5_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_376_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1663" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:387" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_13_5_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_376_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U1230" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:387" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp270"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_376_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U1231" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:387" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp271"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_376_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U1335" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:387" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_244"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="0" ID="" IMPL="fabric" LATENCY="3" LOOP="VITIS_LOOP_376_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_no_dsp_1_U1415" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:387" STORAGESUBTYPE="" URAM="0" VARIABLE="add28_13_5_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_376_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1664" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:387" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_13_6"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_376_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1665" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:387" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_13_6_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_376_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1666" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:387" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_13_6_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_376_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1667" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:387" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_13_6_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_376_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U1232" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:387" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp272"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_376_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U1233" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:387" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp273"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_376_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U1336" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:387" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_245"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="0" ID="" IMPL="fabric" LATENCY="3" LOOP="VITIS_LOOP_376_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_no_dsp_1_U1416" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:387" STORAGESUBTYPE="" URAM="0" VARIABLE="add28_13_6_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_376_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1668" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:387" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_13_7"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_376_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1669" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:387" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_13_7_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_376_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1670" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:387" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_13_7_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_376_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1671" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:387" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_13_7_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_376_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U1234" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:387" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp274"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_376_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U1235" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:387" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp275"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_376_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U1337" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:387" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_246"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="0" ID="" IMPL="fabric" LATENCY="3" LOOP="VITIS_LOOP_376_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_no_dsp_1_U1417" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:387" STORAGESUBTYPE="" URAM="0" VARIABLE="add28_13_7_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_376_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1672" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:387" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_13_8"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_376_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1673" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:387" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_13_8_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_376_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1674" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:387" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_13_8_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_376_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1675" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:387" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_13_8_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_376_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U1236" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:387" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp276"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_376_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U1237" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:387" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp277"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_376_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U1338" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:387" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_247"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="0" ID="" IMPL="fabric" LATENCY="3" LOOP="VITIS_LOOP_376_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_no_dsp_1_U1418" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:387" STORAGESUBTYPE="" URAM="0" VARIABLE="add28_13_8_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_376_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1676" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:387" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_13_9"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_376_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1677" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:387" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_13_9_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_376_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1678" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:387" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_13_9_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_376_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1679" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:387" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_13_9_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_376_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U1238" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:387" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp278"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_376_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U1239" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:387" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp279"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_376_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U1339" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:387" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_248"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="0" ID="" IMPL="fabric" LATENCY="3" LOOP="VITIS_LOOP_376_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_no_dsp_1_U1419" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:387" STORAGESUBTYPE="" URAM="0" VARIABLE="add28_13_9_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_376_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1680" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:387" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_14"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_376_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1681" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:387" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_14_s"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_376_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1682" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:387" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_14_10"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_376_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1683" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:387" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_14_11"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_376_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U1240" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:387" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp280"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_376_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U1241" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:387" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp281"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_376_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U1340" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:387" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_249"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="0" ID="" IMPL="fabric" LATENCY="3" LOOP="VITIS_LOOP_376_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_no_dsp_1_U1420" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:387" STORAGESUBTYPE="" URAM="0" VARIABLE="add28_14_s"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_376_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1684" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:387" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_14_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_376_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1685" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:387" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_14_1_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_376_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1686" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:387" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_14_1_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_376_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1687" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:387" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_14_1_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_376_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U1242" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:387" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp282"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_376_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U1243" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:387" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp283"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_376_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U1341" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:387" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_250"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="0" ID="" IMPL="fabric" LATENCY="3" LOOP="VITIS_LOOP_376_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_no_dsp_1_U1421" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:387" STORAGESUBTYPE="" URAM="0" VARIABLE="add28_14_1_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_376_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1688" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:387" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_14_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_376_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1689" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:387" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_14_2_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_376_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1690" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:387" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_14_2_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_376_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1691" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:387" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_14_2_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_376_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U1244" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:387" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp284"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_376_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U1245" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:387" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp285"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_376_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U1342" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:387" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_251"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="0" ID="" IMPL="fabric" LATENCY="3" LOOP="VITIS_LOOP_376_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_no_dsp_1_U1422" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:387" STORAGESUBTYPE="" URAM="0" VARIABLE="add28_14_2_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_376_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1692" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:387" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_14_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_376_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1693" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:387" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_14_3_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_376_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1694" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:387" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_14_3_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_376_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1695" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:387" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_14_3_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_376_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U1246" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:387" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp286"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_376_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U1247" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:387" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp287"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_376_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U1343" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:387" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_252"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="0" ID="" IMPL="fabric" LATENCY="3" LOOP="VITIS_LOOP_376_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_no_dsp_1_U1423" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:387" STORAGESUBTYPE="" URAM="0" VARIABLE="add28_14_3_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_376_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1696" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:387" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_14_4"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_376_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1697" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:387" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_14_4_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_376_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1698" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:387" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_14_4_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_376_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1699" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:387" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_14_4_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_376_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U1248" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:387" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp288"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_376_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U1249" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:387" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp289"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_376_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U1344" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:387" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_253"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="0" ID="" IMPL="fabric" LATENCY="3" LOOP="VITIS_LOOP_376_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_no_dsp_1_U1424" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:387" STORAGESUBTYPE="" URAM="0" VARIABLE="add28_14_4_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_376_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1700" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:387" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_14_5"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_376_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1701" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:387" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_14_5_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_376_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1702" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:387" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_14_5_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_376_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1703" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:387" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_14_5_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_376_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U1250" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:387" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp290"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_376_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U1251" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:387" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp291"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_376_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U1345" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:387" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_254"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="0" ID="" IMPL="fabric" LATENCY="3" LOOP="VITIS_LOOP_376_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_no_dsp_1_U1425" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:387" STORAGESUBTYPE="" URAM="0" VARIABLE="add28_14_5_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_376_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1704" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:387" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_14_6"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_376_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1705" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:387" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_14_6_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_376_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1706" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:387" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_14_6_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_376_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1707" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:387" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_14_6_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_376_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U1252" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:387" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp292"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_376_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U1253" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:387" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp293"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_376_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U1346" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:387" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_255"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="0" ID="" IMPL="fabric" LATENCY="3" LOOP="VITIS_LOOP_376_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_no_dsp_1_U1426" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:387" STORAGESUBTYPE="" URAM="0" VARIABLE="add28_14_6_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_376_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1708" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:387" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_14_7"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_376_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1709" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:387" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_14_7_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_376_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1710" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:387" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_14_7_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_376_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1711" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:387" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_14_7_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_376_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U1254" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:387" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp294"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_376_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U1255" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:387" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp295"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_376_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U1347" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:387" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_256"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="0" ID="" IMPL="fabric" LATENCY="3" LOOP="VITIS_LOOP_376_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_no_dsp_1_U1427" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:387" STORAGESUBTYPE="" URAM="0" VARIABLE="add28_14_7_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_376_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1712" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:387" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_14_8"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_376_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1713" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:387" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_14_8_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_376_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1714" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:387" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_14_8_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_376_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1715" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:387" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_14_8_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_376_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U1256" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:387" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp296"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_376_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U1257" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:387" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp297"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_376_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U1348" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:387" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_257"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="0" ID="" IMPL="fabric" LATENCY="3" LOOP="VITIS_LOOP_376_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_no_dsp_1_U1428" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:387" STORAGESUBTYPE="" URAM="0" VARIABLE="add28_14_8_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_376_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1716" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:387" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_14_9"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_376_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1717" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:387" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_14_9_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_376_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1718" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:387" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_14_9_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_376_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1719" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:387" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_14_9_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_376_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U1258" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:387" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp298"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_376_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U1259" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:387" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp299"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_376_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U1349" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:387" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_258"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="0" ID="" IMPL="fabric" LATENCY="3" LOOP="VITIS_LOOP_376_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_no_dsp_1_U1429" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:387" STORAGESUBTYPE="" URAM="0" VARIABLE="add28_14_9_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_376_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1720" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:387" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_15"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_376_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1721" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:387" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_15_s"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_376_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1722" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:387" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_15_10"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_376_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1723" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:387" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_15_11"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_376_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U1260" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:387" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp300"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_376_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U1261" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:387" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp301"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_376_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U1350" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:387" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_259"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="0" ID="" IMPL="fabric" LATENCY="3" LOOP="VITIS_LOOP_376_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_no_dsp_1_U1430" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:387" STORAGESUBTYPE="" URAM="0" VARIABLE="add28_15_s"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_376_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1724" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:387" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_15_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_376_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1725" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:387" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_15_1_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_376_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1726" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:387" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_15_1_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_376_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1727" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:387" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_15_1_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_376_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U1262" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:387" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp302"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_376_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U1263" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:387" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp303"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_376_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U1351" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:387" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_260"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="0" ID="" IMPL="fabric" LATENCY="3" LOOP="VITIS_LOOP_376_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_no_dsp_1_U1431" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:387" STORAGESUBTYPE="" URAM="0" VARIABLE="add28_15_1_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_376_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1728" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:387" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_15_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_376_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1729" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:387" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_15_2_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_376_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1730" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:387" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_15_2_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_376_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1731" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:387" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_15_2_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_376_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U1264" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:387" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp304"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_376_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U1265" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:387" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp305"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_376_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U1352" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:387" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_261"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="0" ID="" IMPL="fabric" LATENCY="3" LOOP="VITIS_LOOP_376_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_no_dsp_1_U1432" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:387" STORAGESUBTYPE="" URAM="0" VARIABLE="add28_15_2_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_376_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1732" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:387" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_15_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_376_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1733" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:387" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_15_3_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_376_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1734" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:387" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_15_3_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_376_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1735" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:387" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_15_3_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_376_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U1266" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:387" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp306"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_376_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U1267" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:387" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp307"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_376_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U1353" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:387" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_262"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="0" ID="" IMPL="fabric" LATENCY="3" LOOP="VITIS_LOOP_376_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_no_dsp_1_U1433" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:387" STORAGESUBTYPE="" URAM="0" VARIABLE="add28_15_3_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_376_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1736" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:387" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_15_4"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_376_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1737" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:387" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_15_4_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_376_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1738" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:387" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_15_4_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_376_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1739" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:387" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_15_4_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_376_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U1268" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:387" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp308"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_376_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U1269" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:387" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp309"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_376_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U1354" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:387" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_263"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="0" ID="" IMPL="fabric" LATENCY="3" LOOP="VITIS_LOOP_376_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_no_dsp_1_U1434" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:387" STORAGESUBTYPE="" URAM="0" VARIABLE="add28_15_4_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_376_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1740" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:387" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_15_5"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_376_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1741" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:387" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_15_5_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_376_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1742" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:387" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_15_5_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_376_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1743" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:387" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_15_5_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_376_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U1270" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:387" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp310"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_376_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U1271" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:387" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp311"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_376_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U1355" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:387" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_264"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="0" ID="" IMPL="fabric" LATENCY="3" LOOP="VITIS_LOOP_376_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_no_dsp_1_U1435" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:387" STORAGESUBTYPE="" URAM="0" VARIABLE="add28_15_5_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_376_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1744" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:387" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_15_6"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_376_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1745" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:387" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_15_6_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_376_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1746" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:387" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_15_6_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_376_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1747" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:387" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_15_6_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_376_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U1272" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:387" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp312"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_376_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U1273" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:387" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp313"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_376_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U1356" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:387" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_265"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="0" ID="" IMPL="fabric" LATENCY="3" LOOP="VITIS_LOOP_376_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_no_dsp_1_U1436" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:387" STORAGESUBTYPE="" URAM="0" VARIABLE="add28_15_6_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_376_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1748" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:387" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_15_7"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_376_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1749" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:387" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_15_7_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_376_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1750" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:387" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_15_7_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_376_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1751" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:387" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_15_7_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_376_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U1274" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:387" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp314"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_376_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U1275" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:387" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp315"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_376_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U1357" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:387" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_266"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="0" ID="" IMPL="fabric" LATENCY="3" LOOP="VITIS_LOOP_376_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_no_dsp_1_U1437" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:387" STORAGESUBTYPE="" URAM="0" VARIABLE="add28_15_7_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_376_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1752" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:387" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_15_8"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_376_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1753" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:387" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_15_8_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_376_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1754" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:387" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_15_8_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_376_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1755" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:387" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_15_8_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_376_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U1276" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:387" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp316"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_376_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U1277" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:387" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp317"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_376_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U1358" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:387" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_267"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="0" ID="" IMPL="fabric" LATENCY="3" LOOP="VITIS_LOOP_376_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_no_dsp_1_U1438" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:387" STORAGESUBTYPE="" URAM="0" VARIABLE="add28_15_8_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_376_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1756" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:387" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_15_9"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_376_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1757" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:387" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_15_9_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_376_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1758" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:387" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_15_9_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_376_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1759" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:387" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_15_9_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_376_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U1278" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:387" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp318"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_376_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U1279" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:387" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp319"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_376_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U1359" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:387" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_268"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="0" ID="" IMPL="fabric" LATENCY="3" LOOP="VITIS_LOOP_376_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_no_dsp_1_U1439" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:387" STORAGESUBTYPE="" URAM="0" VARIABLE="add28_15_9_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_376_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1440" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:387" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_16"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_376_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1441" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:387" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_16_s"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_376_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1442" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:387" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_16_10"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_376_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1443" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:387" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_16_11"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_376_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U1120" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:387" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp320"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_376_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U1121" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:387" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp321"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_376_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U1280" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:387" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_269"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="0" ID="" IMPL="fabric" LATENCY="3" LOOP="VITIS_LOOP_376_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_no_dsp_1_U1360" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:387" STORAGESUBTYPE="" URAM="0" VARIABLE="add28_16_s"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_376_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1444" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:387" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_16_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_376_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1445" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:387" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_16_1_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_376_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1446" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:387" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_16_1_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_376_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1447" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:387" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_16_1_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_376_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U1122" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:387" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp322"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_376_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U1123" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:387" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp323"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_376_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U1281" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:387" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_270"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="0" ID="" IMPL="fabric" LATENCY="3" LOOP="VITIS_LOOP_376_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_no_dsp_1_U1361" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:387" STORAGESUBTYPE="" URAM="0" VARIABLE="add28_16_1_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_376_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1448" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:387" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_16_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_376_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1449" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:387" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_16_2_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_376_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1450" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:387" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_16_2_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_376_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1451" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:387" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_16_2_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_376_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U1124" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:387" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp324"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_376_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U1125" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:387" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp325"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_376_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U1282" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:387" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_271"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="0" ID="" IMPL="fabric" LATENCY="3" LOOP="VITIS_LOOP_376_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_no_dsp_1_U1362" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:387" STORAGESUBTYPE="" URAM="0" VARIABLE="add28_16_2_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_376_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1452" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:387" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_16_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_376_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1453" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:387" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_16_3_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_376_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1454" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:387" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_16_3_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_376_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1455" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:387" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_16_3_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_376_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U1126" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:387" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp326"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_376_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U1127" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:387" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp327"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_376_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U1283" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:387" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_272"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="0" ID="" IMPL="fabric" LATENCY="3" LOOP="VITIS_LOOP_376_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_no_dsp_1_U1363" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:387" STORAGESUBTYPE="" URAM="0" VARIABLE="add28_16_3_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_376_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1456" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:387" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_16_4"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_376_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1457" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:387" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_16_4_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_376_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1458" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:387" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_16_4_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_376_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1459" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:387" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_16_4_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_376_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U1128" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:387" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp328"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_376_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U1129" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:387" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp329"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_376_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U1284" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:387" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_273"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="0" ID="" IMPL="fabric" LATENCY="3" LOOP="VITIS_LOOP_376_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_no_dsp_1_U1364" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:387" STORAGESUBTYPE="" URAM="0" VARIABLE="add28_16_4_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_376_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1460" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:387" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_16_5"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_376_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1461" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:387" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_16_5_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_376_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1462" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:387" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_16_5_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_376_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1463" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:387" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_16_5_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_376_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U1130" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:387" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp330"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_376_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U1131" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:387" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp331"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_376_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U1285" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:387" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_274"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="0" ID="" IMPL="fabric" LATENCY="3" LOOP="VITIS_LOOP_376_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_no_dsp_1_U1365" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:387" STORAGESUBTYPE="" URAM="0" VARIABLE="add28_16_5_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_376_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1464" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:387" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_16_6"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_376_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1465" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:387" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_16_6_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_376_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1466" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:387" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_16_6_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_376_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1467" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:387" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_16_6_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_376_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U1132" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:387" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp332"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_376_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U1133" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:387" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp333"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_376_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U1286" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:387" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_275"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="0" ID="" IMPL="fabric" LATENCY="3" LOOP="VITIS_LOOP_376_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_no_dsp_1_U1366" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:387" STORAGESUBTYPE="" URAM="0" VARIABLE="add28_16_6_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_376_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1468" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:387" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_16_7"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_376_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1469" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:387" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_16_7_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_376_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1470" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:387" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_16_7_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_376_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1471" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:387" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_16_7_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_376_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U1134" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:387" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp334"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_376_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U1135" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:387" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp335"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_376_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U1287" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:387" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_276"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="0" ID="" IMPL="fabric" LATENCY="3" LOOP="VITIS_LOOP_376_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_no_dsp_1_U1367" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:387" STORAGESUBTYPE="" URAM="0" VARIABLE="add28_16_7_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_376_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1472" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:387" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_16_8"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_376_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1473" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:387" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_16_8_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_376_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1474" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:387" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_16_8_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_376_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1475" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:387" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_16_8_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_376_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U1136" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:387" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp336"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_376_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U1137" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:387" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp337"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_376_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U1288" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:387" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_277"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="0" ID="" IMPL="fabric" LATENCY="3" LOOP="VITIS_LOOP_376_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_no_dsp_1_U1368" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:387" STORAGESUBTYPE="" URAM="0" VARIABLE="add28_16_8_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_376_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1476" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:387" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_16_9"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_376_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1477" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:387" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_16_9_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_376_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1478" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:387" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_16_9_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_376_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1479" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:387" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_16_9_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_376_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U1138" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:387" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp338"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_376_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U1139" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:387" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp339"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_376_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U1289" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:387" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_278"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="0" ID="" IMPL="fabric" LATENCY="3" LOOP="VITIS_LOOP_376_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_no_dsp_1_U1369" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:387" STORAGESUBTYPE="" URAM="0" VARIABLE="add28_16_9_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_376_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1480" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:387" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_17"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_376_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1481" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:387" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_17_s"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_376_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1482" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:387" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_17_10"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_376_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1483" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:387" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_17_11"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_376_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U1140" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:387" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp340"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_376_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U1141" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:387" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp341"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_376_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U1290" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:387" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_279"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="0" ID="" IMPL="fabric" LATENCY="3" LOOP="VITIS_LOOP_376_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_no_dsp_1_U1370" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:387" STORAGESUBTYPE="" URAM="0" VARIABLE="add28_17_s"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_376_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1484" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:387" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_17_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_376_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1485" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:387" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_17_1_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_376_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1486" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:387" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_17_1_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_376_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1487" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:387" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_17_1_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_376_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U1142" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:387" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp342"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_376_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U1143" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:387" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp343"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_376_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U1291" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:387" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_280"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="0" ID="" IMPL="fabric" LATENCY="3" LOOP="VITIS_LOOP_376_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_no_dsp_1_U1371" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:387" STORAGESUBTYPE="" URAM="0" VARIABLE="add28_17_1_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_376_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1488" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:387" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_17_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_376_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1489" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:387" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_17_2_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_376_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1490" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:387" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_17_2_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_376_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1491" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:387" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_17_2_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_376_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U1144" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:387" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp344"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_376_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U1145" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:387" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp345"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_376_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U1292" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:387" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_281"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="0" ID="" IMPL="fabric" LATENCY="3" LOOP="VITIS_LOOP_376_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_no_dsp_1_U1372" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:387" STORAGESUBTYPE="" URAM="0" VARIABLE="add28_17_2_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_376_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1492" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:387" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_17_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_376_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1493" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:387" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_17_3_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_376_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1494" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:387" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_17_3_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_376_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1495" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:387" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_17_3_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_376_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U1146" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:387" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp346"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_376_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U1147" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:387" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp347"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_376_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U1293" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:387" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_282"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="0" ID="" IMPL="fabric" LATENCY="3" LOOP="VITIS_LOOP_376_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_no_dsp_1_U1373" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:387" STORAGESUBTYPE="" URAM="0" VARIABLE="add28_17_3_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_376_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1496" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:387" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_17_4"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_376_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1497" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:387" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_17_4_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_376_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1498" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:387" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_17_4_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_376_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1499" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:387" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_17_4_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_376_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U1148" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:387" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp348"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_376_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U1149" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:387" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp349"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_376_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U1294" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:387" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_283"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="0" ID="" IMPL="fabric" LATENCY="3" LOOP="VITIS_LOOP_376_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_no_dsp_1_U1374" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:387" STORAGESUBTYPE="" URAM="0" VARIABLE="add28_17_4_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_376_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1500" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:387" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_17_5"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_376_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1501" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:387" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_17_5_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_376_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1502" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:387" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_17_5_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_376_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1503" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:387" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_17_5_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_376_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U1150" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:387" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp350"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_376_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U1151" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:387" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp351"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_376_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U1295" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:387" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_284"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="0" ID="" IMPL="fabric" LATENCY="3" LOOP="VITIS_LOOP_376_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_no_dsp_1_U1375" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:387" STORAGESUBTYPE="" URAM="0" VARIABLE="add28_17_5_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_376_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1504" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:387" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_17_6"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_376_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1505" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:387" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_17_6_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_376_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1506" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:387" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_17_6_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_376_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1507" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:387" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_17_6_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_376_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U1152" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:387" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp352"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_376_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U1153" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:387" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp353"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_376_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U1296" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:387" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_285"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="0" ID="" IMPL="fabric" LATENCY="3" LOOP="VITIS_LOOP_376_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_no_dsp_1_U1376" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:387" STORAGESUBTYPE="" URAM="0" VARIABLE="add28_17_6_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_376_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1508" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:387" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_17_7"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_376_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1509" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:387" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_17_7_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_376_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1510" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:387" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_17_7_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_376_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1511" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:387" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_17_7_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_376_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U1154" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:387" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp354"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_376_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U1155" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:387" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp355"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_376_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U1297" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:387" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_286"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="0" ID="" IMPL="fabric" LATENCY="3" LOOP="VITIS_LOOP_376_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_no_dsp_1_U1377" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:387" STORAGESUBTYPE="" URAM="0" VARIABLE="add28_17_7_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_376_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1512" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:387" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_17_8"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_376_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1513" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:387" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_17_8_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_376_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1514" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:387" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_17_8_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_376_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1515" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:387" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_17_8_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_376_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U1156" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:387" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp356"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_376_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U1157" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:387" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp357"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_376_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U1298" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:387" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_287"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="0" ID="" IMPL="fabric" LATENCY="3" LOOP="VITIS_LOOP_376_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_no_dsp_1_U1378" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:387" STORAGESUBTYPE="" URAM="0" VARIABLE="add28_17_8_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_376_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1516" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:387" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_17_9"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_376_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1517" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:387" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_17_9_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_376_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1518" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:387" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_17_9_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_376_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1519" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:387" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_17_9_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_376_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U1158" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:387" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp358"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_376_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U1159" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:387" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp359"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_376_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U1299" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:387" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_288"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="0" ID="" IMPL="fabric" LATENCY="3" LOOP="VITIS_LOOP_376_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_no_dsp_1_U1379" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:387" STORAGESUBTYPE="" URAM="0" VARIABLE="add28_17_9_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_376_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1520" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:387" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_18"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_376_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1521" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:387" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_18_s"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_376_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1522" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:387" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_18_10"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_376_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1523" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:387" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_18_11"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_376_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U1160" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:387" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp360"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_376_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U1161" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:387" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp361"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_376_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U1300" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:387" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_289"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="0" ID="" IMPL="fabric" LATENCY="3" LOOP="VITIS_LOOP_376_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_no_dsp_1_U1380" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:387" STORAGESUBTYPE="" URAM="0" VARIABLE="add28_18_s"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_376_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1524" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:387" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_18_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_376_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1525" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:387" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_18_1_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_376_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1526" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:387" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_18_1_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_376_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1527" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:387" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_18_1_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_376_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U1162" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:387" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp362"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_376_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U1163" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:387" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp363"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_376_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U1301" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:387" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_290"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="0" ID="" IMPL="fabric" LATENCY="3" LOOP="VITIS_LOOP_376_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_no_dsp_1_U1381" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:387" STORAGESUBTYPE="" URAM="0" VARIABLE="add28_18_1_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_376_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1528" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:387" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_18_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_376_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1529" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:387" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_18_2_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_376_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1530" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:387" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_18_2_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_376_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1531" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:387" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_18_2_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_376_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U1164" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:387" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp364"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_376_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U1165" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:387" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp365"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_376_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U1302" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:387" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_291"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="0" ID="" IMPL="fabric" LATENCY="3" LOOP="VITIS_LOOP_376_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_no_dsp_1_U1382" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:387" STORAGESUBTYPE="" URAM="0" VARIABLE="add28_18_2_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_376_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1532" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:387" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_18_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_376_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1533" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:387" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_18_3_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_376_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1534" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:387" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_18_3_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_376_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1535" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:387" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_18_3_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_376_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U1166" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:387" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp366"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_376_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U1167" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:387" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp367"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_376_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U1303" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:387" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_292"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="0" ID="" IMPL="fabric" LATENCY="3" LOOP="VITIS_LOOP_376_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_no_dsp_1_U1383" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:387" STORAGESUBTYPE="" URAM="0" VARIABLE="add28_18_3_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_376_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1536" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:387" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_18_4"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_376_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1537" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:387" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_18_4_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_376_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1538" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:387" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_18_4_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_376_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1539" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:387" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_18_4_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_376_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U1168" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:387" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp368"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_376_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U1169" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:387" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp369"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_376_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U1304" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:387" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_293"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="0" ID="" IMPL="fabric" LATENCY="3" LOOP="VITIS_LOOP_376_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_no_dsp_1_U1384" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:387" STORAGESUBTYPE="" URAM="0" VARIABLE="add28_18_4_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_376_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1540" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:387" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_18_5"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_376_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1541" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:387" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_18_5_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_376_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1542" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:387" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_18_5_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_376_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1543" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:387" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_18_5_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_376_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U1170" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:387" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp370"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_376_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U1171" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:387" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp371"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_376_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U1305" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:387" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_294"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="0" ID="" IMPL="fabric" LATENCY="3" LOOP="VITIS_LOOP_376_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_no_dsp_1_U1385" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:387" STORAGESUBTYPE="" URAM="0" VARIABLE="add28_18_5_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_376_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1544" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:387" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_18_6"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_376_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1545" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:387" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_18_6_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_376_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1546" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:387" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_18_6_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_376_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1547" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:387" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_18_6_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_376_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U1172" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:387" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp372"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_376_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U1173" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:387" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp373"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_376_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U1306" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:387" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_295"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="0" ID="" IMPL="fabric" LATENCY="3" LOOP="VITIS_LOOP_376_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_no_dsp_1_U1386" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:387" STORAGESUBTYPE="" URAM="0" VARIABLE="add28_18_6_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_376_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1548" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:387" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_18_7"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_376_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1549" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:387" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_18_7_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_376_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1550" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:387" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_18_7_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_376_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1551" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:387" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_18_7_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_376_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U1174" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:387" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp374"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_376_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U1175" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:387" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp375"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_376_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U1307" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:387" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_296"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="0" ID="" IMPL="fabric" LATENCY="3" LOOP="VITIS_LOOP_376_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_no_dsp_1_U1387" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:387" STORAGESUBTYPE="" URAM="0" VARIABLE="add28_18_7_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_376_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1552" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:387" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_18_8"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_376_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1553" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:387" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_18_8_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_376_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1554" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:387" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_18_8_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_376_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1555" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:387" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_18_8_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_376_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U1176" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:387" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp376"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_376_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U1177" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:387" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp377"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_376_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U1308" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:387" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_297"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="0" ID="" IMPL="fabric" LATENCY="3" LOOP="VITIS_LOOP_376_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_no_dsp_1_U1388" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:387" STORAGESUBTYPE="" URAM="0" VARIABLE="add28_18_8_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_376_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1556" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:387" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_18_9"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_376_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1557" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:387" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_18_9_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_376_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1558" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:387" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_18_9_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_376_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1559" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:387" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_18_9_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_376_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U1178" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:387" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp378"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_376_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U1179" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:387" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp379"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_376_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U1309" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:387" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_298"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="0" ID="" IMPL="fabric" LATENCY="3" LOOP="VITIS_LOOP_376_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_no_dsp_1_U1389" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:387" STORAGESUBTYPE="" URAM="0" VARIABLE="add28_18_9_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_376_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1560" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:387" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_19"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_376_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1561" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:387" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_19_s"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_376_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1562" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:387" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_19_10"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_376_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1563" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:387" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_19_11"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_376_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U1180" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:387" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp380"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_376_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U1181" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:387" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp381"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_376_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U1310" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:387" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_299"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="0" ID="" IMPL="fabric" LATENCY="3" LOOP="VITIS_LOOP_376_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_no_dsp_1_U1390" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:387" STORAGESUBTYPE="" URAM="0" VARIABLE="add28_19_s"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_376_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1564" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:387" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_19_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_376_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1565" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:387" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_19_1_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_376_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1566" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:387" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_19_1_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_376_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1567" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:387" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_19_1_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_376_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U1182" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:387" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp382"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_376_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U1183" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:387" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp383"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_376_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U1311" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:387" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_300"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="0" ID="" IMPL="fabric" LATENCY="3" LOOP="VITIS_LOOP_376_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_no_dsp_1_U1391" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:387" STORAGESUBTYPE="" URAM="0" VARIABLE="add28_19_1_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_376_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1568" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:387" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_19_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_376_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1569" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:387" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_19_2_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_376_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1570" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:387" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_19_2_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_376_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1571" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:387" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_19_2_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_376_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U1184" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:387" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp384"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_376_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U1185" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:387" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp385"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_376_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U1312" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:387" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_301"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="0" ID="" IMPL="fabric" LATENCY="3" LOOP="VITIS_LOOP_376_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_no_dsp_1_U1392" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:387" STORAGESUBTYPE="" URAM="0" VARIABLE="add28_19_2_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_376_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1572" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:387" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_19_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_376_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1573" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:387" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_19_3_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_376_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1574" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:387" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_19_3_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_376_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1575" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:387" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_19_3_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_376_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U1186" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:387" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp386"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_376_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U1187" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:387" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp387"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_376_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U1313" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:387" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_302"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="0" ID="" IMPL="fabric" LATENCY="3" LOOP="VITIS_LOOP_376_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_no_dsp_1_U1393" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:387" STORAGESUBTYPE="" URAM="0" VARIABLE="add28_19_3_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_376_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1576" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:387" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_19_4"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_376_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1577" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:387" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_19_4_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_376_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1578" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:387" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_19_4_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_376_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1579" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:387" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_19_4_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_376_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U1188" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:387" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp388"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_376_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U1189" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:387" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp389"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_376_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U1314" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:387" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_303"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="0" ID="" IMPL="fabric" LATENCY="3" LOOP="VITIS_LOOP_376_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_no_dsp_1_U1394" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:387" STORAGESUBTYPE="" URAM="0" VARIABLE="add28_19_4_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_376_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1580" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:387" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_19_5"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_376_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1581" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:387" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_19_5_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_376_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1582" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:387" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_19_5_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_376_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1583" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:387" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_19_5_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_376_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U1190" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:387" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp390"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_376_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U1191" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:387" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp391"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_376_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U1315" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:387" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_304"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="0" ID="" IMPL="fabric" LATENCY="3" LOOP="VITIS_LOOP_376_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_no_dsp_1_U1395" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:387" STORAGESUBTYPE="" URAM="0" VARIABLE="add28_19_5_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_376_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1584" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:387" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_19_6"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_376_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1585" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:387" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_19_6_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_376_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1586" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:387" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_19_6_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_376_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1587" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:387" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_19_6_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_376_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U1192" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:387" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp392"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_376_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U1193" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:387" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp393"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_376_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U1316" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:387" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_305"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="0" ID="" IMPL="fabric" LATENCY="3" LOOP="VITIS_LOOP_376_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_no_dsp_1_U1396" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:387" STORAGESUBTYPE="" URAM="0" VARIABLE="add28_19_6_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_376_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1588" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:387" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_19_7"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_376_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1589" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:387" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_19_7_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_376_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1590" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:387" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_19_7_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_376_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1591" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:387" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_19_7_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_376_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U1194" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:387" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp394"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_376_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U1195" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:387" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp395"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_376_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U1317" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:387" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_306"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="0" ID="" IMPL="fabric" LATENCY="3" LOOP="VITIS_LOOP_376_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_no_dsp_1_U1397" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:387" STORAGESUBTYPE="" URAM="0" VARIABLE="add28_19_7_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_376_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1592" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:387" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_19_8"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_376_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1593" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:387" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_19_8_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_376_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1594" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:387" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_19_8_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_376_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1595" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:387" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_19_8_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_376_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U1196" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:387" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp396"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_376_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U1197" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:387" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp397"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_376_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U1318" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:387" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_307"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="0" ID="" IMPL="fabric" LATENCY="3" LOOP="VITIS_LOOP_376_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_no_dsp_1_U1398" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:387" STORAGESUBTYPE="" URAM="0" VARIABLE="add28_19_8_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_376_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1596" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:387" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_19_9"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_376_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1597" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:387" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_19_9_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_376_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1598" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:387" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_19_9_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_376_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1599" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:387" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_19_9_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_376_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U1198" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:387" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp398"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_376_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U1199" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:387" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp399"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_376_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U1319" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:387" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_308"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="0" ID="" IMPL="fabric" LATENCY="3" LOOP="VITIS_LOOP_376_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_no_dsp_1_U1399" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:387" STORAGESUBTYPE="" URAM="0" VARIABLE="add28_19_9_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_376_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1600" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:387" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_20"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_376_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1601" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:387" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_20_s"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_376_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1602" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:387" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_20_10"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_376_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1603" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:387" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_20_11"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_376_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U1200" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:387" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp400"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_376_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U1201" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:387" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp401"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_376_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U1320" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:387" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_309"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="0" ID="" IMPL="fabric" LATENCY="3" LOOP="VITIS_LOOP_376_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_no_dsp_1_U1400" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:387" STORAGESUBTYPE="" URAM="0" VARIABLE="add28_20_s"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_376_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1604" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:387" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_20_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_376_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1605" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:387" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_20_1_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_376_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1606" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:387" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_20_1_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_376_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1607" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:387" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_20_1_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_376_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U1202" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:387" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp402"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_376_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U1203" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:387" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp403"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_376_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U1321" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:387" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_310"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="0" ID="" IMPL="fabric" LATENCY="3" LOOP="VITIS_LOOP_376_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_no_dsp_1_U1401" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:387" STORAGESUBTYPE="" URAM="0" VARIABLE="add28_20_1_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_376_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1608" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:387" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_20_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_376_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1609" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:387" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_20_2_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_376_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1610" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:387" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_20_2_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_376_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1611" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:387" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_20_2_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_376_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U1204" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:387" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp404"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_376_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U1205" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:387" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp405"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_376_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U1322" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:387" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_311"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="0" ID="" IMPL="fabric" LATENCY="3" LOOP="VITIS_LOOP_376_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_no_dsp_1_U1402" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:387" STORAGESUBTYPE="" URAM="0" VARIABLE="add28_20_2_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_376_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1612" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:387" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_20_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_376_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1613" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:387" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_20_3_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_376_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1614" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:387" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_20_3_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_376_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1615" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:387" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_20_3_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_376_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U1206" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:387" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp406"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_376_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U1207" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:387" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp407"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_376_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U1323" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:387" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_312"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="0" ID="" IMPL="fabric" LATENCY="3" LOOP="VITIS_LOOP_376_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_no_dsp_1_U1403" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:387" STORAGESUBTYPE="" URAM="0" VARIABLE="add28_20_3_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_376_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1616" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:387" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_20_4"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_376_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1617" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:387" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_20_4_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_376_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1618" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:387" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_20_4_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_376_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1619" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:387" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_20_4_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_376_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U1208" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:387" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp408"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_376_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U1209" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:387" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp409"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_376_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U1324" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:387" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_313"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="0" ID="" IMPL="fabric" LATENCY="3" LOOP="VITIS_LOOP_376_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_no_dsp_1_U1404" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:387" STORAGESUBTYPE="" URAM="0" VARIABLE="add28_20_4_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_376_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1620" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:387" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_20_5"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_376_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1621" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:387" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_20_5_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_376_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1622" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:387" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_20_5_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_376_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1623" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:387" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_20_5_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_376_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U1210" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:387" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp410"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_376_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U1211" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:387" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp411"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_376_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U1325" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:387" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_314"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="0" ID="" IMPL="fabric" LATENCY="3" LOOP="VITIS_LOOP_376_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_no_dsp_1_U1405" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:387" STORAGESUBTYPE="" URAM="0" VARIABLE="add28_20_5_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_376_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1624" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:387" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_20_6"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_376_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1625" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:387" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_20_6_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_376_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1626" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:387" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_20_6_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_376_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1627" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:387" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_20_6_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_376_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U1212" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:387" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp412"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_376_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U1213" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:387" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp413"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_376_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U1326" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:387" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_315"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="0" ID="" IMPL="fabric" LATENCY="3" LOOP="VITIS_LOOP_376_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_no_dsp_1_U1406" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:387" STORAGESUBTYPE="" URAM="0" VARIABLE="add28_20_6_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_376_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1628" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:387" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_20_7"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_376_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1629" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:387" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_20_7_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_376_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1630" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:387" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_20_7_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_376_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1631" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:387" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_20_7_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_376_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U1214" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:387" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp414"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_376_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U1215" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:387" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp415"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_376_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U1327" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:387" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_316"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="0" ID="" IMPL="fabric" LATENCY="3" LOOP="VITIS_LOOP_376_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_no_dsp_1_U1407" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:387" STORAGESUBTYPE="" URAM="0" VARIABLE="add28_20_7_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_376_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1632" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:387" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_20_8"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_376_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1633" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:387" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_20_8_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_376_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1634" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:387" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_20_8_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_376_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1635" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:387" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_20_8_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_376_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U1216" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:387" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp416"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_376_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U1217" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:387" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp417"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_376_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U1328" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:387" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_317"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="0" ID="" IMPL="fabric" LATENCY="3" LOOP="VITIS_LOOP_376_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_no_dsp_1_U1408" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:387" STORAGESUBTYPE="" URAM="0" VARIABLE="add28_20_8_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_376_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1636" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:387" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_20_9"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_376_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1637" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:387" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_20_9_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_376_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1638" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:387" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_20_9_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_376_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1639" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:387" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_20_9_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_376_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U1218" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:387" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp418"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_376_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U1219" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:387" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp419"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_376_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U1329" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:387" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_318"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="0" ID="" IMPL="fabric" LATENCY="3" LOOP="VITIS_LOOP_376_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_no_dsp_1_U1409" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:387" STORAGESUBTYPE="" URAM="0" VARIABLE="add28_20_9_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_376_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1640" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:387" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_21"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_376_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1641" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:387" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_21_s"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_376_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1642" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:387" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_21_10"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_376_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1643" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:387" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_21_11"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_376_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U1220" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:387" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp420"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_376_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U1221" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:387" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp421"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_376_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U1330" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:387" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_319"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="0" ID="" IMPL="fabric" LATENCY="3" LOOP="VITIS_LOOP_376_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_no_dsp_1_U1410" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:387" STORAGESUBTYPE="" URAM="0" VARIABLE="add28_21_s"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_376_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1644" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:387" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_21_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_376_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1645" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:387" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_21_1_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_376_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1646" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:387" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_21_1_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_376_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1647" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:387" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_21_1_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_376_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U1222" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:387" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp422"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_376_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U1223" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:387" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp423"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_376_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U1331" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:387" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_320"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="0" ID="" IMPL="fabric" LATENCY="3" LOOP="VITIS_LOOP_376_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_no_dsp_1_U1411" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:387" STORAGESUBTYPE="" URAM="0" VARIABLE="add28_21_1_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_376_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1648" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:387" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_21_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_376_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1649" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:387" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_21_2_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_376_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1650" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:387" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_21_2_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_376_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1651" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:387" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_21_2_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_376_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U1224" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:387" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp424"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_376_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U1225" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:387" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp425"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_376_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U1332" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:387" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_321"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="0" ID="" IMPL="fabric" LATENCY="3" LOOP="VITIS_LOOP_376_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_no_dsp_1_U1412" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:387" STORAGESUBTYPE="" URAM="0" VARIABLE="add28_21_2_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_376_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1652" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:387" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_21_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_376_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1653" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:387" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_21_3_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_376_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1654" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:387" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_21_3_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_376_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1655" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:387" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_21_3_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_376_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U1226" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:387" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp426"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_376_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U1227" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:387" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp427"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_376_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U1333" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:387" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_322"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="0" ID="" IMPL="fabric" LATENCY="3" LOOP="VITIS_LOOP_376_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_no_dsp_1_U1413" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:387" STORAGESUBTYPE="" URAM="0" VARIABLE="add28_21_3_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_376_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1656" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:387" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_21_4"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_376_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1657" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:387" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_21_4_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_376_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1658" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:387" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_21_4_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_376_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1659" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:387" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_21_4_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_376_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U1228" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:387" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp428"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_376_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U1229" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:387" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp429"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_376_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U1334" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:387" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_323"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="0" ID="" IMPL="fabric" LATENCY="3" LOOP="VITIS_LOOP_376_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_no_dsp_1_U1414" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:387" STORAGESUBTYPE="" URAM="0" VARIABLE="add28_21_4_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_376_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1660" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:387" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_21_5"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_376_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1661" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:387" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_21_5_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_376_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1662" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:387" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_21_5_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_376_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1663" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:387" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_21_5_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_376_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U1230" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:387" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp430"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_376_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U1231" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:387" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp431"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_376_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U1335" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:387" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_324"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="0" ID="" IMPL="fabric" LATENCY="3" LOOP="VITIS_LOOP_376_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_no_dsp_1_U1415" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:387" STORAGESUBTYPE="" URAM="0" VARIABLE="add28_21_5_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_376_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1664" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:387" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_21_6"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_376_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1665" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:387" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_21_6_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_376_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1666" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:387" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_21_6_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_376_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1667" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:387" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_21_6_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_376_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U1232" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:387" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp432"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_376_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U1233" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:387" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp433"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_376_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U1336" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:387" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_325"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="0" ID="" IMPL="fabric" LATENCY="3" LOOP="VITIS_LOOP_376_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_no_dsp_1_U1416" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:387" STORAGESUBTYPE="" URAM="0" VARIABLE="add28_21_6_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_376_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1668" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:387" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_21_7"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_376_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1669" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:387" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_21_7_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_376_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1670" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:387" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_21_7_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_376_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1671" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:387" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_21_7_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_376_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U1234" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:387" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp434"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_376_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U1235" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:387" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp435"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_376_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U1337" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:387" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_326"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="0" ID="" IMPL="fabric" LATENCY="3" LOOP="VITIS_LOOP_376_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_no_dsp_1_U1417" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:387" STORAGESUBTYPE="" URAM="0" VARIABLE="add28_21_7_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_376_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1672" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:387" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_21_8"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_376_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1673" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:387" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_21_8_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_376_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1674" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:387" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_21_8_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_376_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1675" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:387" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_21_8_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_376_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U1236" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:387" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp436"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_376_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U1237" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:387" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp437"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_376_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U1338" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:387" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_327"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="0" ID="" IMPL="fabric" LATENCY="3" LOOP="VITIS_LOOP_376_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_no_dsp_1_U1418" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:387" STORAGESUBTYPE="" URAM="0" VARIABLE="add28_21_8_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_376_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1676" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:387" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_21_9"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_376_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1677" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:387" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_21_9_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_376_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1678" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:387" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_21_9_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_376_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1679" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:387" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_21_9_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_376_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U1238" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:387" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp438"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_376_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U1239" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:387" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp439"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_376_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U1339" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:387" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_328"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="0" ID="" IMPL="fabric" LATENCY="3" LOOP="VITIS_LOOP_376_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_no_dsp_1_U1419" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:387" STORAGESUBTYPE="" URAM="0" VARIABLE="add28_21_9_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_376_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1680" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:387" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_22"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_376_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1681" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:387" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_22_s"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_376_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1682" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:387" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_22_10"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_376_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1683" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:387" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_22_11"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_376_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U1240" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:387" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp440"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_376_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U1241" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:387" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp441"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_376_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U1340" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:387" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_329"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="0" ID="" IMPL="fabric" LATENCY="3" LOOP="VITIS_LOOP_376_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_no_dsp_1_U1420" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:387" STORAGESUBTYPE="" URAM="0" VARIABLE="add28_22_s"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_376_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1684" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:387" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_22_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_376_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1685" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:387" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_22_1_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_376_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1686" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:387" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_22_1_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_376_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1687" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:387" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_22_1_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_376_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U1242" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:387" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp442"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_376_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U1243" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:387" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp443"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_376_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U1341" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:387" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_330"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="0" ID="" IMPL="fabric" LATENCY="3" LOOP="VITIS_LOOP_376_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_no_dsp_1_U1421" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:387" STORAGESUBTYPE="" URAM="0" VARIABLE="add28_22_1_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_376_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1688" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:387" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_22_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_376_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1689" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:387" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_22_2_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_376_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1690" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:387" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_22_2_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_376_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1691" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:387" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_22_2_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_376_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U1244" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:387" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp444"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_376_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U1245" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:387" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp445"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_376_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U1342" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:387" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_331"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="0" ID="" IMPL="fabric" LATENCY="3" LOOP="VITIS_LOOP_376_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_no_dsp_1_U1422" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:387" STORAGESUBTYPE="" URAM="0" VARIABLE="add28_22_2_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_376_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1692" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:387" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_22_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_376_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1693" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:387" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_22_3_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_376_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1694" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:387" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_22_3_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_376_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1695" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:387" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_22_3_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_376_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U1246" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:387" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp446"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_376_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U1247" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:387" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp447"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_376_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U1343" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:387" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_332"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="0" ID="" IMPL="fabric" LATENCY="3" LOOP="VITIS_LOOP_376_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_no_dsp_1_U1423" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:387" STORAGESUBTYPE="" URAM="0" VARIABLE="add28_22_3_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_376_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1696" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:387" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_22_4"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_376_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1697" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:387" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_22_4_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_376_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1698" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:387" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_22_4_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_376_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1699" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:387" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_22_4_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_376_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U1248" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:387" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp448"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_376_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U1249" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:387" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp449"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_376_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U1344" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:387" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_333"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="0" ID="" IMPL="fabric" LATENCY="3" LOOP="VITIS_LOOP_376_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_no_dsp_1_U1424" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:387" STORAGESUBTYPE="" URAM="0" VARIABLE="add28_22_4_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_376_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1700" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:387" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_22_5"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_376_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1701" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:387" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_22_5_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_376_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1702" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:387" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_22_5_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_376_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1703" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:387" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_22_5_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_376_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U1250" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:387" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp450"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_376_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U1251" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:387" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp451"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_376_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U1345" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:387" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_334"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="0" ID="" IMPL="fabric" LATENCY="3" LOOP="VITIS_LOOP_376_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_no_dsp_1_U1425" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:387" STORAGESUBTYPE="" URAM="0" VARIABLE="add28_22_5_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_376_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1704" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:387" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_22_6"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_376_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1705" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:387" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_22_6_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_376_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1706" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:387" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_22_6_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_376_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1707" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:387" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_22_6_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_376_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U1252" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:387" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp452"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_376_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U1253" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:387" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp453"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_376_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U1346" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:387" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_335"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="0" ID="" IMPL="fabric" LATENCY="3" LOOP="VITIS_LOOP_376_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_no_dsp_1_U1426" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:387" STORAGESUBTYPE="" URAM="0" VARIABLE="add28_22_6_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_376_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1708" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:387" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_22_7"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_376_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1709" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:387" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_22_7_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_376_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1710" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:387" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_22_7_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_376_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1711" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:387" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_22_7_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_376_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U1254" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:387" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp454"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_376_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U1255" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:387" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp455"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_376_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U1347" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:387" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_336"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="0" ID="" IMPL="fabric" LATENCY="3" LOOP="VITIS_LOOP_376_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_no_dsp_1_U1427" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:387" STORAGESUBTYPE="" URAM="0" VARIABLE="add28_22_7_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_376_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1712" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:387" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_22_8"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_376_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1713" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:387" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_22_8_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_376_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1714" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:387" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_22_8_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_376_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1715" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:387" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_22_8_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_376_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U1256" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:387" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp456"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_376_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U1257" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:387" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp457"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_376_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U1348" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:387" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_337"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="0" ID="" IMPL="fabric" LATENCY="3" LOOP="VITIS_LOOP_376_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_no_dsp_1_U1428" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:387" STORAGESUBTYPE="" URAM="0" VARIABLE="add28_22_8_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_376_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1716" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:387" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_22_9"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_376_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1717" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:387" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_22_9_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_376_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1718" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:387" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_22_9_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_376_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1719" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:387" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_22_9_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_376_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U1258" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:387" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp458"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_376_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U1259" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:387" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp459"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_376_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U1349" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:387" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_338"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="0" ID="" IMPL="fabric" LATENCY="3" LOOP="VITIS_LOOP_376_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_no_dsp_1_U1429" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:387" STORAGESUBTYPE="" URAM="0" VARIABLE="add28_22_9_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_376_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1720" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:387" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_23"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_376_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1721" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:387" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_23_s"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_376_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1722" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:387" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_23_10"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_376_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1723" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:387" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_23_11"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_376_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U1260" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:387" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp460"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_376_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U1261" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:387" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp461"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_376_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U1350" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:387" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_339"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="0" ID="" IMPL="fabric" LATENCY="3" LOOP="VITIS_LOOP_376_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_no_dsp_1_U1430" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:387" STORAGESUBTYPE="" URAM="0" VARIABLE="add28_23_s"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_376_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1724" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:387" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_23_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_376_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1725" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:387" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_23_1_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_376_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1726" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:387" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_23_1_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_376_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1727" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:387" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_23_1_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_376_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U1262" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:387" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp462"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_376_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U1263" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:387" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp463"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_376_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U1351" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:387" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_340"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="0" ID="" IMPL="fabric" LATENCY="3" LOOP="VITIS_LOOP_376_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_no_dsp_1_U1431" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:387" STORAGESUBTYPE="" URAM="0" VARIABLE="add28_23_1_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_376_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1728" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:387" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_23_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_376_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1729" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:387" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_23_2_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_376_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1730" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:387" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_23_2_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_376_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1731" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:387" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_23_2_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_376_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U1264" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:387" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp464"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_376_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U1265" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:387" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp465"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_376_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U1352" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:387" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_341"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="0" ID="" IMPL="fabric" LATENCY="3" LOOP="VITIS_LOOP_376_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_no_dsp_1_U1432" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:387" STORAGESUBTYPE="" URAM="0" VARIABLE="add28_23_2_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_376_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1732" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:387" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_23_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_376_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1733" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:387" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_23_3_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_376_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1734" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:387" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_23_3_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_376_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1735" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:387" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_23_3_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_376_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U1266" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:387" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp466"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_376_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U1267" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:387" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp467"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_376_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U1353" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:387" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_342"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="0" ID="" IMPL="fabric" LATENCY="3" LOOP="VITIS_LOOP_376_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_no_dsp_1_U1433" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:387" STORAGESUBTYPE="" URAM="0" VARIABLE="add28_23_3_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_376_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1736" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:387" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_23_4"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_376_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1737" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:387" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_23_4_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_376_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1738" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:387" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_23_4_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_376_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1739" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:387" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_23_4_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_376_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U1268" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:387" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp468"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_376_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U1269" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:387" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp469"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_376_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U1354" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:387" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_343"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="0" ID="" IMPL="fabric" LATENCY="3" LOOP="VITIS_LOOP_376_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_no_dsp_1_U1434" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:387" STORAGESUBTYPE="" URAM="0" VARIABLE="add28_23_4_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_376_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1740" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:387" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_23_5"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_376_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1741" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:387" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_23_5_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_376_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1742" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:387" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_23_5_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_376_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1743" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:387" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_23_5_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_376_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U1270" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:387" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp470"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_376_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U1271" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:387" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp471"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_376_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U1355" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:387" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_344"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="0" ID="" IMPL="fabric" LATENCY="3" LOOP="VITIS_LOOP_376_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_no_dsp_1_U1435" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:387" STORAGESUBTYPE="" URAM="0" VARIABLE="add28_23_5_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_376_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1744" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:387" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_23_6"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_376_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1745" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:387" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_23_6_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_376_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1746" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:387" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_23_6_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_376_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1747" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:387" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_23_6_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_376_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U1272" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:387" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp472"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_376_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U1273" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:387" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp473"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_376_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U1356" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:387" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_345"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="0" ID="" IMPL="fabric" LATENCY="3" LOOP="VITIS_LOOP_376_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_no_dsp_1_U1436" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:387" STORAGESUBTYPE="" URAM="0" VARIABLE="add28_23_6_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_376_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1748" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:387" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_23_7"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_376_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1749" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:387" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_23_7_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_376_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1750" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:387" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_23_7_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_376_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1751" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:387" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_23_7_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_376_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U1274" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:387" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp474"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_376_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U1275" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:387" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp475"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_376_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U1357" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:387" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_346"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="0" ID="" IMPL="fabric" LATENCY="3" LOOP="VITIS_LOOP_376_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_no_dsp_1_U1437" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:387" STORAGESUBTYPE="" URAM="0" VARIABLE="add28_23_7_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_376_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1752" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:387" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_23_8"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_376_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1753" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:387" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_23_8_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_376_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1754" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:387" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_23_8_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_376_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1755" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:387" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_23_8_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_376_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U1276" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:387" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp476"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_376_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U1277" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:387" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp477"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_376_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U1358" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:387" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_347"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="0" ID="" IMPL="fabric" LATENCY="3" LOOP="VITIS_LOOP_376_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_no_dsp_1_U1438" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:387" STORAGESUBTYPE="" URAM="0" VARIABLE="add28_23_8_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_376_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1756" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:387" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_23_9"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_376_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1757" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:387" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_23_9_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_376_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1758" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:387" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_23_9_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_376_1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1759" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:387" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_23_9_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_376_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U1278" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:387" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp478"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_376_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U1279" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:387" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp479"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_376_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U1359" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:387" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_348"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="0" ID="" IMPL="fabric" LATENCY="3" LOOP="VITIS_LOOP_376_1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_no_dsp_1_U1439" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:387" STORAGESUBTYPE="" URAM="0" VARIABLE="add28_23_9_3"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>task3_intra</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>4.55</TargetClockPeriod>
                    <ClockUncertainty>1.23</ClockUncertainty>
                    <EstimatedClockPeriod>3.280</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>191</Best-caseLatency>
                    <Average-caseLatency>191</Average-caseLatency>
                    <Worst-caseLatency>191</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.868 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.868 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.868 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>191</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:387</SourceLocation>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <DSP>1450</DSP>
                    <AVAIL_DSP>9024</AVAIL_DSP>
                    <UTIL_DSP>16</UTIL_DSP>
                    <FF>182151</FF>
                    <AVAIL_FF>2607360</AVAIL_FF>
                    <UTIL_FF>6</UTIL_FF>
                    <LUT>131278</LUT>
                    <AVAIL_LUT>1303680</AVAIL_LUT>
                    <UTIL_LUT>10</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>4032</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="i_fu_6164_p2" SOURCE="" STORAGESUBTYPE="" URAM="0" VARIABLE="i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="i_9_fu_6170_p2" SOURCE="" STORAGESUBTYPE="" URAM="0" VARIABLE="i_9"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="i_8_fu_6176_p2" SOURCE="" STORAGESUBTYPE="" URAM="0" VARIABLE="i_8"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="i_7_fu_6182_p2" SOURCE="" STORAGESUBTYPE="" URAM="0" VARIABLE="i_7"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="i_6_fu_6188_p2" SOURCE="" STORAGESUBTYPE="" URAM="0" VARIABLE="i_6"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="i_5_fu_6194_p2" SOURCE="" STORAGESUBTYPE="" URAM="0" VARIABLE="i_5"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="i_4_fu_6200_p2" SOURCE="" STORAGESUBTYPE="" URAM="0" VARIABLE="i_4"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="i_3_fu_6206_p2" SOURCE="" STORAGESUBTYPE="" URAM="0" VARIABLE="i_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="i_2_fu_6212_p2" SOURCE="" STORAGESUBTYPE="" URAM="0" VARIABLE="i_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_9ns_11ns_19_1_1_U2389" SOURCE="" STORAGESUBTYPE="" URAM="0" VARIABLE="mul48"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln387_fu_6532_p2" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:387" STORAGESUBTYPE="" URAM="0" VARIABLE="sub_ln387"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_9ns_11ns_19_1_1_U2390" SOURCE="" STORAGESUBTYPE="" URAM="0" VARIABLE="mul43"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln387_1_fu_6557_p2" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:387" STORAGESUBTYPE="" URAM="0" VARIABLE="sub_ln387_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_9ns_11ns_19_1_1_U2391" SOURCE="" STORAGESUBTYPE="" URAM="0" VARIABLE="mul38"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln387_2_fu_6582_p2" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:387" STORAGESUBTYPE="" URAM="0" VARIABLE="sub_ln387_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_9ns_11ns_19_1_1_U2392" SOURCE="" STORAGESUBTYPE="" URAM="0" VARIABLE="mul33"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln387_3_fu_6607_p2" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:387" STORAGESUBTYPE="" URAM="0" VARIABLE="sub_ln387_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_9ns_11ns_19_1_1_U2393" SOURCE="" STORAGESUBTYPE="" URAM="0" VARIABLE="mul28"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln387_4_fu_6632_p2" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:387" STORAGESUBTYPE="" URAM="0" VARIABLE="sub_ln387_4"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_9ns_11ns_19_1_1_U2394" SOURCE="" STORAGESUBTYPE="" URAM="0" VARIABLE="mul23"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln387_5_fu_6657_p2" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:387" STORAGESUBTYPE="" URAM="0" VARIABLE="sub_ln387_5"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_9ns_11ns_19_1_1_U2395" SOURCE="" STORAGESUBTYPE="" URAM="0" VARIABLE="mul18"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln387_6_fu_6682_p2" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:387" STORAGESUBTYPE="" URAM="0" VARIABLE="sub_ln387_6"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_9ns_11ns_19_1_1_U2396" SOURCE="" STORAGESUBTYPE="" URAM="0" VARIABLE="mul13"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln387_7_fu_6707_p2" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:387" STORAGESUBTYPE="" URAM="0" VARIABLE="sub_ln387_7"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_9ns_11ns_19_1_1_U2397" SOURCE="" STORAGESUBTYPE="" URAM="0" VARIABLE="mul8"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln387_8_fu_6732_p2" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:387" STORAGESUBTYPE="" URAM="0" VARIABLE="sub_ln387_8"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_9ns_11ns_19_1_1_U2398" SOURCE="" STORAGESUBTYPE="" URAM="0" VARIABLE="mul4"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln387_9_fu_6757_p2" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:387" STORAGESUBTYPE="" URAM="0" VARIABLE="sub_ln387_9"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>compute_FT1_level1_Block_entry48_proc</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>4.55</TargetClockPeriod>
                    <ClockUncertainty>1.23</ClockUncertainty>
                    <EstimatedClockPeriod>2.135</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>0</Best-caseLatency>
                    <Average-caseLatency>0</Average-caseLatency>
                    <Worst-caseLatency>0</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0 ns</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0 ns</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0 ns</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>0</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:311</SourceLocation>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>14</FF>
                    <AVAIL_FF>2607360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>42</LUT>
                    <AVAIL_LUT>1303680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>4032</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>9024</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln311_fu_14_p2" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:311" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln311"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>write_F_FT1_4_Pipeline_VITIS_LOOP_550_1_VITIS_LOOP_551_2</Name>
            <Loops>
                <VITIS_LOOP_550_1_VITIS_LOOP_551_2/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>4.55</TargetClockPeriod>
                    <ClockUncertainty>1.23</ClockUncertainty>
                    <EstimatedClockPeriod>2.466</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>32</Best-caseLatency>
                    <Average-caseLatency>32</Average-caseLatency>
                    <Worst-caseLatency>32</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.145 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.145 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.145 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>32</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_550_1_VITIS_LOOP_551_2>
                        <Name>VITIS_LOOP_550_1_VITIS_LOOP_551_2</Name>
                        <Slack>3.32</Slack>
                        <TripCount>30</TripCount>
                        <Latency>30</Latency>
                        <AbsoluteTimeLatency>0.136 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>2</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_550_1_VITIS_LOOP_551_2>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:551~/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:311</SourceLocation>
                    <SummaryOfLoopViolations>
                        <VITIS_LOOP_550_1_VITIS_LOOP_551_2>
                            <Name>VITIS_LOOP_550_1_VITIS_LOOP_551_2</Name>
                            <IssueType>-</IssueType>
                            <ViolationType>-</ViolationType>
                            <SourceLocation>/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:550~/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:311</SourceLocation>
                        </VITIS_LOOP_550_1_VITIS_LOOP_551_2>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>273</FF>
                    <AVAIL_FF>2607360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>1708</LUT>
                    <AVAIL_LUT>1303680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>4032</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>9024</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_550_1_VITIS_LOOP_551_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln550_1_fu_2061_p2" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:550" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln550_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_550_1_VITIS_LOOP_551_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln550_fu_2073_p2" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:550" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln550"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_550_1_VITIS_LOOP_551_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln551_fu_4085_p2" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:551" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln551"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>write_F_FT1_4</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>4.55</TargetClockPeriod>
                    <ClockUncertainty>1.23</ClockUncertainty>
                    <EstimatedClockPeriod>2.502</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>1</Best-caseLatency>
                    <Average-caseLatency>17</Average-caseLatency>
                    <Worst-caseLatency>33</Worst-caseLatency>
                    <Best-caseRealTimeLatency>4.545 ns</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>77.265 ns</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.150 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>1 ~ 33</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:547~/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:311</SourceLocation>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>7958</FF>
                    <AVAIL_FF>2607360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>3897</LUT>
                    <AVAIL_LUT>1303680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>4032</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>9024</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
        </Module>
        <Module>
            <Name>write_F_FT1_1_Pipeline_VITIS_LOOP_527_1_VITIS_LOOP_528_2</Name>
            <Loops>
                <VITIS_LOOP_527_1_VITIS_LOOP_528_2/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>4.55</TargetClockPeriod>
                    <ClockUncertainty>1.23</ClockUncertainty>
                    <EstimatedClockPeriod>2.466</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>32</Best-caseLatency>
                    <Average-caseLatency>32</Average-caseLatency>
                    <Worst-caseLatency>32</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.145 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.145 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.145 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>32</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_527_1_VITIS_LOOP_528_2>
                        <Name>VITIS_LOOP_527_1_VITIS_LOOP_528_2</Name>
                        <Slack>3.32</Slack>
                        <TripCount>30</TripCount>
                        <Latency>30</Latency>
                        <AbsoluteTimeLatency>0.136 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>2</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_527_1_VITIS_LOOP_528_2>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:528~/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:312</SourceLocation>
                    <SummaryOfLoopViolations>
                        <VITIS_LOOP_527_1_VITIS_LOOP_528_2>
                            <Name>VITIS_LOOP_527_1_VITIS_LOOP_528_2</Name>
                            <IssueType>-</IssueType>
                            <ViolationType>-</ViolationType>
                            <SourceLocation>/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:527~/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:312</SourceLocation>
                        </VITIS_LOOP_527_1_VITIS_LOOP_528_2>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>273</FF>
                    <AVAIL_FF>2607360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>1706</LUT>
                    <AVAIL_LUT>1303680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>4032</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>9024</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_527_1_VITIS_LOOP_528_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln527_1_fu_2031_p2" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:527" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln527_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_527_1_VITIS_LOOP_528_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln527_fu_2043_p2" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:527" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln527"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_527_1_VITIS_LOOP_528_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln528_fu_4055_p2" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:528" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln528"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>write_F_FT1_1</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>4.55</TargetClockPeriod>
                    <ClockUncertainty>1.23</ClockUncertainty>
                    <EstimatedClockPeriod>2.502</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>1</Best-caseLatency>
                    <Average-caseLatency>17</Average-caseLatency>
                    <Worst-caseLatency>33</Worst-caseLatency>
                    <Best-caseRealTimeLatency>4.545 ns</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>77.265 ns</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.150 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>1 ~ 33</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:524~/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:312</SourceLocation>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>7958</FF>
                    <AVAIL_FF>2607360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>3902</LUT>
                    <AVAIL_LUT>1303680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>4032</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>9024</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
        </Module>
        <Module>
            <Name>compute_FT1_level1</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>4.55</TargetClockPeriod>
                    <ClockUncertainty>1.23</ClockUncertainty>
                    <EstimatedClockPeriod>3.280</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>191</Best-caseLatency>
                    <Average-caseLatency>191</Average-caseLatency>
                    <Worst-caseLatency>295</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.868 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.868 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>1.341 us</Worst-caseRealTimeLatency>
                    <DataflowPipelineThroughput>
                        <range>
                            <min>192</min>
                            <max>295</max>
                        </range>
                    </DataflowPipelineThroughput>
                    <PipelineInitiationInterval>192 ~ 295</PipelineInitiationInterval>
                    <PipelineType>dataflow</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:308</SourceLocation>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <DSP>1450</DSP>
                    <AVAIL_DSP>9024</AVAIL_DSP>
                    <UTIL_DSP>16</UTIL_DSP>
                    <FF>201245</FF>
                    <AVAIL_FF>2607360</AVAIL_FF>
                    <UTIL_FF>7</UTIL_FF>
                    <LUT>159032</LUT>
                    <AVAIL_LUT>1303680</AVAIL_LUT>
                    <UTIL_LUT>12</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>4032</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="j0_c_U" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:308" STORAGESIZE="4 3 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="j0_c"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="F_1_0_0_val3_c_U" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:308" STORAGESIZE="32 4 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="F_1_0_0_val3_c"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="F_1_0_0_val3_c18_U" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:308" STORAGESIZE="32 4 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="F_1_0_0_val3_c18"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="F_1_0_1_val5_c_U" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:308" STORAGESIZE="32 4 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="F_1_0_1_val5_c"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="F_1_0_1_val5_c19_U" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:308" STORAGESIZE="32 4 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="F_1_0_1_val5_c19"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="F_1_0_2_val7_c_U" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:308" STORAGESIZE="32 4 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="F_1_0_2_val7_c"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="F_1_0_2_val7_c20_U" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:308" STORAGESIZE="32 4 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="F_1_0_2_val7_c20"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="F_1_0_3_val9_c_U" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:308" STORAGESIZE="32 4 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="F_1_0_3_val9_c"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="F_1_0_3_val9_c21_U" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:308" STORAGESIZE="32 4 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="F_1_0_3_val9_c21"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="F_1_0_4_val11_c_U" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:308" STORAGESIZE="32 4 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="F_1_0_4_val11_c"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="F_1_0_4_val11_c22_U" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:308" STORAGESIZE="32 4 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="F_1_0_4_val11_c22"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="F_1_0_5_val13_c_U" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:308" STORAGESIZE="32 4 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="F_1_0_5_val13_c"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="F_1_0_5_val13_c23_U" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:308" STORAGESIZE="32 4 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="F_1_0_5_val13_c23"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="F_1_0_6_val15_c_U" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:308" STORAGESIZE="32 4 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="F_1_0_6_val15_c"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="F_1_0_6_val15_c24_U" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:308" STORAGESIZE="32 4 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="F_1_0_6_val15_c24"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="F_1_0_7_val17_c_U" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:308" STORAGESIZE="32 4 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="F_1_0_7_val17_c"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="F_1_0_7_val17_c25_U" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:308" STORAGESIZE="32 4 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="F_1_0_7_val17_c25"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="F_1_0_8_val19_c_U" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:308" STORAGESIZE="32 4 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="F_1_0_8_val19_c"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="F_1_0_8_val19_c26_U" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:308" STORAGESIZE="32 4 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="F_1_0_8_val19_c26"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="F_1_0_9_val21_c_U" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:308" STORAGESIZE="32 4 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="F_1_0_9_val21_c"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="F_1_0_9_val21_c27_U" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:308" STORAGESIZE="32 4 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="F_1_0_9_val21_c27"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="F_1_0_10_val23_c_U" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:308" STORAGESIZE="32 4 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="F_1_0_10_val23_c"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="F_1_0_10_val23_c28_U" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:308" STORAGESIZE="32 4 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="F_1_0_10_val23_c28"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="F_1_0_11_val25_c_U" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:308" STORAGESIZE="32 4 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="F_1_0_11_val25_c"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="F_1_0_11_val25_c29_U" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:308" STORAGESIZE="32 4 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="F_1_0_11_val25_c29"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="F_1_0_12_val27_c_U" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:308" STORAGESIZE="32 4 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="F_1_0_12_val27_c"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="F_1_0_12_val27_c30_U" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:308" STORAGESIZE="32 4 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="F_1_0_12_val27_c30"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="F_1_0_13_val29_c_U" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:308" STORAGESIZE="32 4 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="F_1_0_13_val29_c"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="F_1_0_13_val29_c31_U" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:308" STORAGESIZE="32 4 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="F_1_0_13_val29_c31"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="F_1_0_14_val31_c_U" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:308" STORAGESIZE="32 4 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="F_1_0_14_val31_c"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="F_1_0_14_val31_c32_U" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:308" STORAGESIZE="32 4 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="F_1_0_14_val31_c32"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="F_1_0_15_val33_c_U" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:308" STORAGESIZE="32 4 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="F_1_0_15_val33_c"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="F_1_0_15_val33_c33_U" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:308" STORAGESIZE="32 4 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="F_1_0_15_val33_c33"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="F_1_0_16_val35_c_U" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:308" STORAGESIZE="32 4 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="F_1_0_16_val35_c"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="F_1_0_16_val35_c34_U" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:308" STORAGESIZE="32 4 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="F_1_0_16_val35_c34"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="F_1_0_17_val37_c_U" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:308" STORAGESIZE="32 4 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="F_1_0_17_val37_c"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="F_1_0_17_val37_c35_U" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:308" STORAGESIZE="32 4 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="F_1_0_17_val37_c35"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="F_1_0_18_val39_c_U" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:308" STORAGESIZE="32 4 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="F_1_0_18_val39_c"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="F_1_0_18_val39_c36_U" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:308" STORAGESIZE="32 4 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="F_1_0_18_val39_c36"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="F_1_0_19_val41_c_U" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:308" STORAGESIZE="32 4 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="F_1_0_19_val41_c"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="F_1_0_19_val41_c37_U" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:308" STORAGESIZE="32 4 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="F_1_0_19_val41_c37"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="F_1_0_20_val43_c_U" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:308" STORAGESIZE="32 4 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="F_1_0_20_val43_c"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="F_1_0_20_val43_c38_U" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:308" STORAGESIZE="32 4 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="F_1_0_20_val43_c38"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="F_1_0_21_val45_c_U" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:308" STORAGESIZE="32 4 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="F_1_0_21_val45_c"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="F_1_0_21_val45_c39_U" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:308" STORAGESIZE="32 4 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="F_1_0_21_val45_c39"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="F_1_0_22_val47_c_U" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:308" STORAGESIZE="32 4 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="F_1_0_22_val47_c"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="F_1_0_22_val47_c40_U" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:308" STORAGESIZE="32 4 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="F_1_0_22_val47_c40"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="F_1_0_23_val49_c_U" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:308" STORAGESIZE="32 4 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="F_1_0_23_val49_c"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="F_1_0_23_val49_c41_U" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:308" STORAGESIZE="32 4 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="F_1_0_23_val49_c41"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="F_1_1_0_val51_c_U" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:308" STORAGESIZE="32 4 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="F_1_1_0_val51_c"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="F_1_1_0_val51_c42_U" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:308" STORAGESIZE="32 4 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="F_1_1_0_val51_c42"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="F_1_1_1_val53_c_U" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:308" STORAGESIZE="32 4 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="F_1_1_1_val53_c"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="F_1_1_1_val53_c43_U" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:308" STORAGESIZE="32 4 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="F_1_1_1_val53_c43"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="F_1_1_2_val55_c_U" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:308" STORAGESIZE="32 4 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="F_1_1_2_val55_c"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="F_1_1_2_val55_c44_U" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:308" STORAGESIZE="32 4 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="F_1_1_2_val55_c44"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="F_1_1_3_val57_c_U" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:308" STORAGESIZE="32 4 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="F_1_1_3_val57_c"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="F_1_1_3_val57_c45_U" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:308" STORAGESIZE="32 4 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="F_1_1_3_val57_c45"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="F_1_1_4_val59_c_U" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:308" STORAGESIZE="32 4 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="F_1_1_4_val59_c"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="F_1_1_4_val59_c46_U" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:308" STORAGESIZE="32 4 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="F_1_1_4_val59_c46"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="F_1_1_5_val61_c_U" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:308" STORAGESIZE="32 4 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="F_1_1_5_val61_c"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="F_1_1_5_val61_c47_U" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:308" STORAGESIZE="32 4 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="F_1_1_5_val61_c47"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="F_1_1_6_val63_c_U" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:308" STORAGESIZE="32 4 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="F_1_1_6_val63_c"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="F_1_1_6_val63_c48_U" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:308" STORAGESIZE="32 4 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="F_1_1_6_val63_c48"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="F_1_1_7_val65_c_U" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:308" STORAGESIZE="32 4 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="F_1_1_7_val65_c"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="F_1_1_7_val65_c49_U" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:308" STORAGESIZE="32 4 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="F_1_1_7_val65_c49"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="F_1_1_8_val67_c_U" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:308" STORAGESIZE="32 4 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="F_1_1_8_val67_c"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="F_1_1_8_val67_c50_U" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:308" STORAGESIZE="32 4 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="F_1_1_8_val67_c50"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="F_1_1_9_val69_c_U" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:308" STORAGESIZE="32 4 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="F_1_1_9_val69_c"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="F_1_1_9_val69_c51_U" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:308" STORAGESIZE="32 4 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="F_1_1_9_val69_c51"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="F_1_1_10_val71_c_U" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:308" STORAGESIZE="32 4 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="F_1_1_10_val71_c"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="F_1_1_10_val71_c52_U" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:308" STORAGESIZE="32 4 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="F_1_1_10_val71_c52"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="F_1_1_11_val73_c_U" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:308" STORAGESIZE="32 4 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="F_1_1_11_val73_c"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="F_1_1_11_val73_c53_U" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:308" STORAGESIZE="32 4 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="F_1_1_11_val73_c53"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="F_1_1_12_val75_c_U" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:308" STORAGESIZE="32 4 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="F_1_1_12_val75_c"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="F_1_1_12_val75_c54_U" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:308" STORAGESIZE="32 4 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="F_1_1_12_val75_c54"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="F_1_1_13_val77_c_U" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:308" STORAGESIZE="32 4 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="F_1_1_13_val77_c"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="F_1_1_13_val77_c55_U" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:308" STORAGESIZE="32 4 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="F_1_1_13_val77_c55"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="F_1_1_14_val79_c_U" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:308" STORAGESIZE="32 4 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="F_1_1_14_val79_c"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="F_1_1_14_val79_c56_U" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:308" STORAGESIZE="32 4 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="F_1_1_14_val79_c56"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="F_1_1_15_val81_c_U" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:308" STORAGESIZE="32 4 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="F_1_1_15_val81_c"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="F_1_1_15_val81_c57_U" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:308" STORAGESIZE="32 4 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="F_1_1_15_val81_c57"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="F_1_1_16_val83_c_U" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:308" STORAGESIZE="32 4 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="F_1_1_16_val83_c"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="F_1_1_16_val83_c58_U" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:308" STORAGESIZE="32 4 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="F_1_1_16_val83_c58"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="F_1_1_17_val85_c_U" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:308" STORAGESIZE="32 4 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="F_1_1_17_val85_c"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="F_1_1_17_val85_c59_U" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:308" STORAGESIZE="32 4 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="F_1_1_17_val85_c59"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="F_1_1_18_val87_c_U" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:308" STORAGESIZE="32 4 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="F_1_1_18_val87_c"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="F_1_1_18_val87_c60_U" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:308" STORAGESIZE="32 4 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="F_1_1_18_val87_c60"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="F_1_1_19_val89_c_U" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:308" STORAGESIZE="32 4 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="F_1_1_19_val89_c"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="F_1_1_19_val89_c61_U" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:308" STORAGESIZE="32 4 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="F_1_1_19_val89_c61"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="F_1_1_20_val91_c_U" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:308" STORAGESIZE="32 4 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="F_1_1_20_val91_c"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="F_1_1_20_val91_c62_U" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:308" STORAGESIZE="32 4 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="F_1_1_20_val91_c62"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="F_1_1_21_val93_c_U" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:308" STORAGESIZE="32 4 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="F_1_1_21_val93_c"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="F_1_1_21_val93_c63_U" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:308" STORAGESIZE="32 4 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="F_1_1_21_val93_c63"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="F_1_1_22_val95_c_U" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:308" STORAGESIZE="32 4 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="F_1_1_22_val95_c"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="F_1_1_22_val95_c64_U" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:308" STORAGESIZE="32 4 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="F_1_1_22_val95_c64"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="F_1_1_23_val97_c_U" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:308" STORAGESIZE="32 4 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="F_1_1_23_val97_c"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="F_1_1_23_val97_c65_U" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:308" STORAGESIZE="32 4 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="F_1_1_23_val97_c65"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="F_1_2_0_val99_c_U" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:308" STORAGESIZE="32 4 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="F_1_2_0_val99_c"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="F_1_2_0_val99_c66_U" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:308" STORAGESIZE="32 4 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="F_1_2_0_val99_c66"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="F_1_2_1_val101_c_U" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:308" STORAGESIZE="32 4 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="F_1_2_1_val101_c"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="F_1_2_1_val101_c67_U" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:308" STORAGESIZE="32 4 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="F_1_2_1_val101_c67"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="F_1_2_2_val103_c_U" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:308" STORAGESIZE="32 4 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="F_1_2_2_val103_c"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="F_1_2_2_val103_c68_U" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:308" STORAGESIZE="32 4 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="F_1_2_2_val103_c68"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="F_1_2_3_val105_c_U" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:308" STORAGESIZE="32 4 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="F_1_2_3_val105_c"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="F_1_2_3_val105_c69_U" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:308" STORAGESIZE="32 4 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="F_1_2_3_val105_c69"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="F_1_2_4_val107_c_U" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:308" STORAGESIZE="32 4 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="F_1_2_4_val107_c"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="F_1_2_4_val107_c70_U" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:308" STORAGESIZE="32 4 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="F_1_2_4_val107_c70"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="F_1_2_5_val109_c_U" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:308" STORAGESIZE="32 4 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="F_1_2_5_val109_c"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="F_1_2_5_val109_c71_U" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:308" STORAGESIZE="32 4 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="F_1_2_5_val109_c71"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="F_1_2_6_val111_c_U" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:308" STORAGESIZE="32 4 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="F_1_2_6_val111_c"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="F_1_2_6_val111_c72_U" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:308" STORAGESIZE="32 4 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="F_1_2_6_val111_c72"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="F_1_2_7_val113_c_U" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:308" STORAGESIZE="32 4 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="F_1_2_7_val113_c"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="F_1_2_7_val113_c73_U" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:308" STORAGESIZE="32 4 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="F_1_2_7_val113_c73"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="F_1_2_8_val115_c_U" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:308" STORAGESIZE="32 4 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="F_1_2_8_val115_c"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="F_1_2_8_val115_c74_U" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:308" STORAGESIZE="32 4 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="F_1_2_8_val115_c74"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="F_1_2_9_val117_c_U" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:308" STORAGESIZE="32 4 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="F_1_2_9_val117_c"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="F_1_2_9_val117_c75_U" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:308" STORAGESIZE="32 4 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="F_1_2_9_val117_c75"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="F_1_2_10_val119_c_U" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:308" STORAGESIZE="32 4 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="F_1_2_10_val119_c"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="F_1_2_10_val119_c76_U" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:308" STORAGESIZE="32 4 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="F_1_2_10_val119_c76"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="F_1_2_11_val121_c_U" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:308" STORAGESIZE="32 4 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="F_1_2_11_val121_c"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="F_1_2_11_val121_c77_U" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:308" STORAGESIZE="32 4 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="F_1_2_11_val121_c77"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="F_1_2_12_val123_c_U" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:308" STORAGESIZE="32 4 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="F_1_2_12_val123_c"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="F_1_2_12_val123_c78_U" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:308" STORAGESIZE="32 4 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="F_1_2_12_val123_c78"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="F_1_2_13_val125_c_U" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:308" STORAGESIZE="32 4 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="F_1_2_13_val125_c"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="F_1_2_13_val125_c79_U" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:308" STORAGESIZE="32 4 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="F_1_2_13_val125_c79"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="F_1_2_14_val127_c_U" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:308" STORAGESIZE="32 4 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="F_1_2_14_val127_c"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="F_1_2_14_val127_c80_U" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:308" STORAGESIZE="32 4 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="F_1_2_14_val127_c80"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="F_1_2_15_val129_c_U" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:308" STORAGESIZE="32 4 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="F_1_2_15_val129_c"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="F_1_2_15_val129_c81_U" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:308" STORAGESIZE="32 4 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="F_1_2_15_val129_c81"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="F_1_2_16_val131_c_U" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:308" STORAGESIZE="32 4 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="F_1_2_16_val131_c"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="F_1_2_16_val131_c82_U" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:308" STORAGESIZE="32 4 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="F_1_2_16_val131_c82"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="F_1_2_17_val133_c_U" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:308" STORAGESIZE="32 4 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="F_1_2_17_val133_c"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="F_1_2_17_val133_c83_U" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:308" STORAGESIZE="32 4 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="F_1_2_17_val133_c83"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="F_1_2_18_val135_c_U" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:308" STORAGESIZE="32 4 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="F_1_2_18_val135_c"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="F_1_2_18_val135_c84_U" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:308" STORAGESIZE="32 4 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="F_1_2_18_val135_c84"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="F_1_2_19_val137_c_U" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:308" STORAGESIZE="32 4 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="F_1_2_19_val137_c"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="F_1_2_19_val137_c85_U" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:308" STORAGESIZE="32 4 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="F_1_2_19_val137_c85"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="F_1_2_20_val139_c_U" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:308" STORAGESIZE="32 4 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="F_1_2_20_val139_c"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="F_1_2_20_val139_c86_U" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:308" STORAGESIZE="32 4 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="F_1_2_20_val139_c86"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="F_1_2_21_val141_c_U" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:308" STORAGESIZE="32 4 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="F_1_2_21_val141_c"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="F_1_2_21_val141_c87_U" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:308" STORAGESIZE="32 4 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="F_1_2_21_val141_c87"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="F_1_2_22_val143_c_U" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:308" STORAGESIZE="32 4 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="F_1_2_22_val143_c"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="F_1_2_22_val143_c88_U" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:308" STORAGESIZE="32 4 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="F_1_2_22_val143_c88"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="F_1_2_23_val145_c_U" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:308" STORAGESIZE="32 4 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="F_1_2_23_val145_c"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="F_1_2_23_val145_c89_U" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:308" STORAGESIZE="32 4 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="F_1_2_23_val145_c89"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="F_1_3_0_val147_c_U" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:308" STORAGESIZE="32 4 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="F_1_3_0_val147_c"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="F_1_3_0_val147_c90_U" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:308" STORAGESIZE="32 4 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="F_1_3_0_val147_c90"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="F_1_3_1_val149_c_U" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:308" STORAGESIZE="32 4 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="F_1_3_1_val149_c"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="F_1_3_1_val149_c91_U" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:308" STORAGESIZE="32 4 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="F_1_3_1_val149_c91"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="F_1_3_2_val151_c_U" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:308" STORAGESIZE="32 4 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="F_1_3_2_val151_c"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="F_1_3_2_val151_c92_U" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:308" STORAGESIZE="32 4 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="F_1_3_2_val151_c92"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="F_1_3_3_val153_c_U" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:308" STORAGESIZE="32 4 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="F_1_3_3_val153_c"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="F_1_3_3_val153_c93_U" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:308" STORAGESIZE="32 4 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="F_1_3_3_val153_c93"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="F_1_3_4_val155_c_U" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:308" STORAGESIZE="32 4 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="F_1_3_4_val155_c"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="F_1_3_4_val155_c94_U" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:308" STORAGESIZE="32 4 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="F_1_3_4_val155_c94"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="F_1_3_5_val157_c_U" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:308" STORAGESIZE="32 4 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="F_1_3_5_val157_c"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="F_1_3_5_val157_c95_U" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:308" STORAGESIZE="32 4 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="F_1_3_5_val157_c95"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="F_1_3_6_val159_c_U" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:308" STORAGESIZE="32 4 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="F_1_3_6_val159_c"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="F_1_3_6_val159_c96_U" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:308" STORAGESIZE="32 4 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="F_1_3_6_val159_c96"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="F_1_3_7_val161_c_U" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:308" STORAGESIZE="32 4 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="F_1_3_7_val161_c"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="F_1_3_7_val161_c97_U" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:308" STORAGESIZE="32 4 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="F_1_3_7_val161_c97"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="F_1_3_8_val163_c_U" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:308" STORAGESIZE="32 4 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="F_1_3_8_val163_c"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="F_1_3_8_val163_c98_U" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:308" STORAGESIZE="32 4 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="F_1_3_8_val163_c98"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="F_1_3_9_val165_c_U" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:308" STORAGESIZE="32 4 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="F_1_3_9_val165_c"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="F_1_3_9_val165_c99_U" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:308" STORAGESIZE="32 4 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="F_1_3_9_val165_c99"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="F_1_3_10_val167_c_U" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:308" STORAGESIZE="32 4 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="F_1_3_10_val167_c"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="F_1_3_10_val167_c100_U" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:308" STORAGESIZE="32 4 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="F_1_3_10_val167_c100"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="F_1_3_11_val169_c_U" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:308" STORAGESIZE="32 4 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="F_1_3_11_val169_c"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="F_1_3_11_val169_c101_U" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:308" STORAGESIZE="32 4 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="F_1_3_11_val169_c101"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="F_1_3_12_val171_c_U" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:308" STORAGESIZE="32 4 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="F_1_3_12_val171_c"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="F_1_3_12_val171_c102_U" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:308" STORAGESIZE="32 4 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="F_1_3_12_val171_c102"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="F_1_3_13_val173_c_U" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:308" STORAGESIZE="32 4 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="F_1_3_13_val173_c"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="F_1_3_13_val173_c103_U" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:308" STORAGESIZE="32 4 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="F_1_3_13_val173_c103"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="F_1_3_14_val175_c_U" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:308" STORAGESIZE="32 4 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="F_1_3_14_val175_c"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="F_1_3_14_val175_c104_U" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:308" STORAGESIZE="32 4 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="F_1_3_14_val175_c104"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="F_1_3_15_val177_c_U" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:308" STORAGESIZE="32 4 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="F_1_3_15_val177_c"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="F_1_3_15_val177_c105_U" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:308" STORAGESIZE="32 4 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="F_1_3_15_val177_c105"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="F_1_3_16_val179_c_U" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:308" STORAGESIZE="32 4 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="F_1_3_16_val179_c"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="F_1_3_16_val179_c106_U" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:308" STORAGESIZE="32 4 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="F_1_3_16_val179_c106"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="F_1_3_17_val181_c_U" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:308" STORAGESIZE="32 4 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="F_1_3_17_val181_c"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="F_1_3_17_val181_c107_U" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:308" STORAGESIZE="32 4 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="F_1_3_17_val181_c107"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="F_1_3_18_val183_c_U" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:308" STORAGESIZE="32 4 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="F_1_3_18_val183_c"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="F_1_3_18_val183_c108_U" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:308" STORAGESIZE="32 4 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="F_1_3_18_val183_c108"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="F_1_3_19_val185_c_U" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:308" STORAGESIZE="32 4 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="F_1_3_19_val185_c"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="F_1_3_19_val185_c109_U" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:308" STORAGESIZE="32 4 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="F_1_3_19_val185_c109"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="F_1_3_20_val187_c_U" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:308" STORAGESIZE="32 4 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="F_1_3_20_val187_c"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="F_1_3_20_val187_c110_U" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:308" STORAGESIZE="32 4 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="F_1_3_20_val187_c110"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="F_1_3_21_val189_c_U" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:308" STORAGESIZE="32 4 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="F_1_3_21_val189_c"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="F_1_3_21_val189_c111_U" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:308" STORAGESIZE="32 4 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="F_1_3_21_val189_c111"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="F_1_3_22_val191_c_U" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:308" STORAGESIZE="32 4 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="F_1_3_22_val191_c"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="F_1_3_22_val191_c112_U" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:308" STORAGESIZE="32 4 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="F_1_3_22_val191_c112"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="F_1_3_23_val193_c_U" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:308" STORAGESIZE="32 4 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="F_1_3_23_val193_c"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="F_1_3_23_val193_c113_U" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:308" STORAGESIZE="32 4 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="F_1_3_23_val193_c113"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="F_1_4_0_val195_c_U" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:308" STORAGESIZE="32 4 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="F_1_4_0_val195_c"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="F_1_4_0_val195_c114_U" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:308" STORAGESIZE="32 4 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="F_1_4_0_val195_c114"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="F_1_4_1_val197_c_U" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:308" STORAGESIZE="32 4 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="F_1_4_1_val197_c"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="F_1_4_1_val197_c115_U" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:308" STORAGESIZE="32 4 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="F_1_4_1_val197_c115"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="F_1_4_2_val199_c_U" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:308" STORAGESIZE="32 4 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="F_1_4_2_val199_c"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="F_1_4_2_val199_c116_U" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:308" STORAGESIZE="32 4 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="F_1_4_2_val199_c116"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="F_1_4_3_val201_c_U" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:308" STORAGESIZE="32 4 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="F_1_4_3_val201_c"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="F_1_4_3_val201_c117_U" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:308" STORAGESIZE="32 4 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="F_1_4_3_val201_c117"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="F_1_4_4_val203_c_U" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:308" STORAGESIZE="32 4 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="F_1_4_4_val203_c"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="F_1_4_4_val203_c118_U" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:308" STORAGESIZE="32 4 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="F_1_4_4_val203_c118"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="F_1_4_5_val205_c_U" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:308" STORAGESIZE="32 4 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="F_1_4_5_val205_c"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="F_1_4_5_val205_c119_U" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:308" STORAGESIZE="32 4 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="F_1_4_5_val205_c119"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="F_1_4_6_val207_c_U" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:308" STORAGESIZE="32 4 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="F_1_4_6_val207_c"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="F_1_4_6_val207_c120_U" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:308" STORAGESIZE="32 4 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="F_1_4_6_val207_c120"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="F_1_4_7_val209_c_U" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:308" STORAGESIZE="32 4 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="F_1_4_7_val209_c"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="F_1_4_7_val209_c121_U" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:308" STORAGESIZE="32 4 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="F_1_4_7_val209_c121"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="F_1_4_8_val211_c_U" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:308" STORAGESIZE="32 4 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="F_1_4_8_val211_c"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="F_1_4_8_val211_c122_U" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:308" STORAGESIZE="32 4 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="F_1_4_8_val211_c122"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="F_1_4_9_val213_c_U" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:308" STORAGESIZE="32 4 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="F_1_4_9_val213_c"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="F_1_4_9_val213_c123_U" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:308" STORAGESIZE="32 4 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="F_1_4_9_val213_c123"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="F_1_4_10_val215_c_U" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:308" STORAGESIZE="32 4 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="F_1_4_10_val215_c"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="F_1_4_10_val215_c124_U" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:308" STORAGESIZE="32 4 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="F_1_4_10_val215_c124"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="F_1_4_11_val217_c_U" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:308" STORAGESIZE="32 4 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="F_1_4_11_val217_c"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="F_1_4_11_val217_c125_U" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:308" STORAGESIZE="32 4 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="F_1_4_11_val217_c125"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="F_1_4_12_val219_c_U" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:308" STORAGESIZE="32 4 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="F_1_4_12_val219_c"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="F_1_4_12_val219_c126_U" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:308" STORAGESIZE="32 4 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="F_1_4_12_val219_c126"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="F_1_4_13_val221_c_U" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:308" STORAGESIZE="32 4 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="F_1_4_13_val221_c"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="F_1_4_13_val221_c127_U" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:308" STORAGESIZE="32 4 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="F_1_4_13_val221_c127"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="F_1_4_14_val223_c_U" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:308" STORAGESIZE="32 4 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="F_1_4_14_val223_c"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="F_1_4_14_val223_c128_U" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:308" STORAGESIZE="32 4 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="F_1_4_14_val223_c128"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="F_1_4_15_val225_c_U" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:308" STORAGESIZE="32 4 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="F_1_4_15_val225_c"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="F_1_4_15_val225_c129_U" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:308" STORAGESIZE="32 4 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="F_1_4_15_val225_c129"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="F_1_4_16_val227_c_U" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:308" STORAGESIZE="32 4 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="F_1_4_16_val227_c"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="F_1_4_16_val227_c130_U" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:308" STORAGESIZE="32 4 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="F_1_4_16_val227_c130"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="F_1_4_17_val229_c_U" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:308" STORAGESIZE="32 4 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="F_1_4_17_val229_c"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="F_1_4_17_val229_c131_U" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:308" STORAGESIZE="32 4 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="F_1_4_17_val229_c131"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="F_1_4_18_val231_c_U" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:308" STORAGESIZE="32 4 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="F_1_4_18_val231_c"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="F_1_4_18_val231_c132_U" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:308" STORAGESIZE="32 4 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="F_1_4_18_val231_c132"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="F_1_4_19_val233_c_U" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:308" STORAGESIZE="32 4 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="F_1_4_19_val233_c"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="F_1_4_19_val233_c133_U" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:308" STORAGESIZE="32 4 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="F_1_4_19_val233_c133"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="F_1_4_20_val235_c_U" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:308" STORAGESIZE="32 4 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="F_1_4_20_val235_c"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="F_1_4_20_val235_c134_U" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:308" STORAGESIZE="32 4 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="F_1_4_20_val235_c134"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="F_1_4_21_val237_c_U" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:308" STORAGESIZE="32 4 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="F_1_4_21_val237_c"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="F_1_4_21_val237_c135_U" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:308" STORAGESIZE="32 4 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="F_1_4_21_val237_c135"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="F_1_4_22_val239_c_U" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:308" STORAGESIZE="32 4 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="F_1_4_22_val239_c"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="F_1_4_22_val239_c136_U" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:308" STORAGESIZE="32 4 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="F_1_4_22_val239_c136"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="F_1_4_23_val241_c_U" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:308" STORAGESIZE="32 4 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="F_1_4_23_val241_c"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="F_1_4_23_val241_c137_U" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:308" STORAGESIZE="32 4 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="F_1_4_23_val241_c137"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="F_1_5_0_val243_c_U" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:308" STORAGESIZE="32 4 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="F_1_5_0_val243_c"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="F_1_5_0_val243_c138_U" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:308" STORAGESIZE="32 4 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="F_1_5_0_val243_c138"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="F_1_5_1_val245_c_U" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:308" STORAGESIZE="32 4 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="F_1_5_1_val245_c"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="F_1_5_1_val245_c139_U" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:308" STORAGESIZE="32 4 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="F_1_5_1_val245_c139"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="F_1_5_2_val247_c_U" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:308" STORAGESIZE="32 4 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="F_1_5_2_val247_c"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="F_1_5_2_val247_c140_U" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:308" STORAGESIZE="32 4 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="F_1_5_2_val247_c140"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="F_1_5_3_val249_c_U" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:308" STORAGESIZE="32 4 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="F_1_5_3_val249_c"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="F_1_5_3_val249_c141_U" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:308" STORAGESIZE="32 4 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="F_1_5_3_val249_c141"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="F_1_5_4_val251_c_U" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:308" STORAGESIZE="32 4 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="F_1_5_4_val251_c"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="F_1_5_4_val251_c142_U" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:308" STORAGESIZE="32 4 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="F_1_5_4_val251_c142"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="F_1_5_5_val253_c_U" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:308" STORAGESIZE="32 4 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="F_1_5_5_val253_c"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="F_1_5_5_val253_c143_U" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:308" STORAGESIZE="32 4 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="F_1_5_5_val253_c143"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="F_1_5_6_val255_c_U" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:308" STORAGESIZE="32 4 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="F_1_5_6_val255_c"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="F_1_5_6_val255_c144_U" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:308" STORAGESIZE="32 4 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="F_1_5_6_val255_c144"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="F_1_5_7_val257_c_U" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:308" STORAGESIZE="32 4 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="F_1_5_7_val257_c"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="F_1_5_7_val257_c145_U" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:308" STORAGESIZE="32 4 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="F_1_5_7_val257_c145"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="F_1_5_8_val259_c_U" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:308" STORAGESIZE="32 4 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="F_1_5_8_val259_c"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="F_1_5_8_val259_c146_U" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:308" STORAGESIZE="32 4 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="F_1_5_8_val259_c146"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="F_1_5_9_val261_c_U" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:308" STORAGESIZE="32 4 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="F_1_5_9_val261_c"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="F_1_5_9_val261_c147_U" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:308" STORAGESIZE="32 4 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="F_1_5_9_val261_c147"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="F_1_5_10_val263_c_U" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:308" STORAGESIZE="32 4 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="F_1_5_10_val263_c"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="F_1_5_10_val263_c148_U" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:308" STORAGESIZE="32 4 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="F_1_5_10_val263_c148"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="F_1_5_11_val265_c_U" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:308" STORAGESIZE="32 4 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="F_1_5_11_val265_c"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="F_1_5_11_val265_c149_U" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:308" STORAGESIZE="32 4 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="F_1_5_11_val265_c149"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="F_1_5_12_val267_c_U" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:308" STORAGESIZE="32 4 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="F_1_5_12_val267_c"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="F_1_5_12_val267_c150_U" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:308" STORAGESIZE="32 4 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="F_1_5_12_val267_c150"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="F_1_5_13_val269_c_U" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:308" STORAGESIZE="32 4 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="F_1_5_13_val269_c"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="F_1_5_13_val269_c151_U" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:308" STORAGESIZE="32 4 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="F_1_5_13_val269_c151"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="F_1_5_14_val271_c_U" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:308" STORAGESIZE="32 4 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="F_1_5_14_val271_c"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="F_1_5_14_val271_c152_U" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:308" STORAGESIZE="32 4 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="F_1_5_14_val271_c152"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="F_1_5_15_val273_c_U" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:308" STORAGESIZE="32 4 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="F_1_5_15_val273_c"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="F_1_5_15_val273_c153_U" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:308" STORAGESIZE="32 4 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="F_1_5_15_val273_c153"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="F_1_5_16_val275_c_U" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:308" STORAGESIZE="32 4 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="F_1_5_16_val275_c"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="F_1_5_16_val275_c154_U" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:308" STORAGESIZE="32 4 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="F_1_5_16_val275_c154"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="F_1_5_17_val277_c_U" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:308" STORAGESIZE="32 4 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="F_1_5_17_val277_c"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="F_1_5_17_val277_c155_U" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:308" STORAGESIZE="32 4 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="F_1_5_17_val277_c155"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="F_1_5_18_val279_c_U" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:308" STORAGESIZE="32 4 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="F_1_5_18_val279_c"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="F_1_5_18_val279_c156_U" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:308" STORAGESIZE="32 4 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="F_1_5_18_val279_c156"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="F_1_5_19_val281_c_U" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:308" STORAGESIZE="32 4 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="F_1_5_19_val281_c"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="F_1_5_19_val281_c157_U" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:308" STORAGESIZE="32 4 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="F_1_5_19_val281_c157"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="F_1_5_20_val283_c_U" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:308" STORAGESIZE="32 4 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="F_1_5_20_val283_c"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="F_1_5_20_val283_c158_U" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:308" STORAGESIZE="32 4 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="F_1_5_20_val283_c158"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="F_1_5_21_val285_c_U" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:308" STORAGESIZE="32 4 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="F_1_5_21_val285_c"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="F_1_5_21_val285_c159_U" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:308" STORAGESIZE="32 4 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="F_1_5_21_val285_c159"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="F_1_5_22_val287_c_U" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:308" STORAGESIZE="32 4 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="F_1_5_22_val287_c"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="F_1_5_22_val287_c160_U" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:308" STORAGESIZE="32 4 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="F_1_5_22_val287_c160"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="F_1_5_23_val289_c_U" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:308" STORAGESIZE="32 4 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="F_1_5_23_val289_c"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="F_1_5_23_val289_c161_U" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:308" STORAGESIZE="32 4 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="F_1_5_23_val289_c161"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="F_1_6_0_val291_c_U" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:308" STORAGESIZE="32 4 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="F_1_6_0_val291_c"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="F_1_6_0_val291_c162_U" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:308" STORAGESIZE="32 4 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="F_1_6_0_val291_c162"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="F_1_6_1_val293_c_U" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:308" STORAGESIZE="32 4 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="F_1_6_1_val293_c"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="F_1_6_1_val293_c163_U" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:308" STORAGESIZE="32 4 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="F_1_6_1_val293_c163"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="F_1_6_2_val295_c_U" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:308" STORAGESIZE="32 4 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="F_1_6_2_val295_c"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="F_1_6_2_val295_c164_U" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:308" STORAGESIZE="32 4 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="F_1_6_2_val295_c164"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="F_1_6_3_val297_c_U" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:308" STORAGESIZE="32 4 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="F_1_6_3_val297_c"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="F_1_6_3_val297_c165_U" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:308" STORAGESIZE="32 4 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="F_1_6_3_val297_c165"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="F_1_6_4_val299_c_U" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:308" STORAGESIZE="32 4 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="F_1_6_4_val299_c"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="F_1_6_4_val299_c166_U" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:308" STORAGESIZE="32 4 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="F_1_6_4_val299_c166"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="F_1_6_5_val301_c_U" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:308" STORAGESIZE="32 4 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="F_1_6_5_val301_c"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="F_1_6_5_val301_c167_U" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:308" STORAGESIZE="32 4 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="F_1_6_5_val301_c167"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="F_1_6_6_val303_c_U" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:308" STORAGESIZE="32 4 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="F_1_6_6_val303_c"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="F_1_6_6_val303_c168_U" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:308" STORAGESIZE="32 4 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="F_1_6_6_val303_c168"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="F_1_6_7_val305_c_U" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:308" STORAGESIZE="32 4 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="F_1_6_7_val305_c"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="F_1_6_7_val305_c169_U" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:308" STORAGESIZE="32 4 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="F_1_6_7_val305_c169"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="F_1_6_8_val307_c_U" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:308" STORAGESIZE="32 4 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="F_1_6_8_val307_c"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="F_1_6_8_val307_c170_U" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:308" STORAGESIZE="32 4 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="F_1_6_8_val307_c170"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="F_1_6_9_val309_c_U" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:308" STORAGESIZE="32 4 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="F_1_6_9_val309_c"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="F_1_6_9_val309_c171_U" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:308" STORAGESIZE="32 4 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="F_1_6_9_val309_c171"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="F_1_6_10_val311_c_U" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:308" STORAGESIZE="32 4 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="F_1_6_10_val311_c"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="F_1_6_10_val311_c172_U" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:308" STORAGESIZE="32 4 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="F_1_6_10_val311_c172"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="F_1_6_11_val313_c_U" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:308" STORAGESIZE="32 4 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="F_1_6_11_val313_c"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="F_1_6_11_val313_c173_U" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:308" STORAGESIZE="32 4 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="F_1_6_11_val313_c173"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="F_1_6_12_val315_c_U" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:308" STORAGESIZE="32 4 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="F_1_6_12_val315_c"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="F_1_6_12_val315_c174_U" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:308" STORAGESIZE="32 4 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="F_1_6_12_val315_c174"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="F_1_6_13_val317_c_U" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:308" STORAGESIZE="32 4 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="F_1_6_13_val317_c"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="F_1_6_13_val317_c175_U" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:308" STORAGESIZE="32 4 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="F_1_6_13_val317_c175"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="F_1_6_14_val319_c_U" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:308" STORAGESIZE="32 4 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="F_1_6_14_val319_c"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="F_1_6_14_val319_c176_U" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:308" STORAGESIZE="32 4 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="F_1_6_14_val319_c176"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="F_1_6_15_val321_c_U" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:308" STORAGESIZE="32 4 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="F_1_6_15_val321_c"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="F_1_6_15_val321_c177_U" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:308" STORAGESIZE="32 4 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="F_1_6_15_val321_c177"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="F_1_6_16_val323_c_U" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:308" STORAGESIZE="32 4 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="F_1_6_16_val323_c"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="F_1_6_16_val323_c178_U" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:308" STORAGESIZE="32 4 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="F_1_6_16_val323_c178"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="F_1_6_17_val325_c_U" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:308" STORAGESIZE="32 4 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="F_1_6_17_val325_c"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="F_1_6_17_val325_c179_U" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:308" STORAGESIZE="32 4 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="F_1_6_17_val325_c179"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="F_1_6_18_val327_c_U" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:308" STORAGESIZE="32 4 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="F_1_6_18_val327_c"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="F_1_6_18_val327_c180_U" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:308" STORAGESIZE="32 4 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="F_1_6_18_val327_c180"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="F_1_6_19_val329_c_U" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:308" STORAGESIZE="32 4 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="F_1_6_19_val329_c"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="F_1_6_19_val329_c181_U" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:308" STORAGESIZE="32 4 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="F_1_6_19_val329_c181"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="F_1_6_20_val331_c_U" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:308" STORAGESIZE="32 4 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="F_1_6_20_val331_c"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="F_1_6_20_val331_c182_U" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:308" STORAGESIZE="32 4 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="F_1_6_20_val331_c182"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="F_1_6_21_val333_c_U" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:308" STORAGESIZE="32 4 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="F_1_6_21_val333_c"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="F_1_6_21_val333_c183_U" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:308" STORAGESIZE="32 4 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="F_1_6_21_val333_c183"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="F_1_6_22_val335_c_U" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:308" STORAGESIZE="32 4 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="F_1_6_22_val335_c"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="F_1_6_22_val335_c184_U" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:308" STORAGESIZE="32 4 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="F_1_6_22_val335_c184"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="F_1_6_23_val337_c_U" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:308" STORAGESIZE="32 4 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="F_1_6_23_val337_c"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="F_1_6_23_val337_c185_U" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:308" STORAGESIZE="32 4 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="F_1_6_23_val337_c185"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="F_1_7_0_val339_c_U" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:308" STORAGESIZE="32 4 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="F_1_7_0_val339_c"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="F_1_7_0_val339_c186_U" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:308" STORAGESIZE="32 4 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="F_1_7_0_val339_c186"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="F_1_7_1_val341_c_U" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:308" STORAGESIZE="32 4 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="F_1_7_1_val341_c"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="F_1_7_1_val341_c187_U" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:308" STORAGESIZE="32 4 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="F_1_7_1_val341_c187"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="F_1_7_2_val343_c_U" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:308" STORAGESIZE="32 4 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="F_1_7_2_val343_c"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="F_1_7_2_val343_c188_U" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:308" STORAGESIZE="32 4 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="F_1_7_2_val343_c188"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="F_1_7_3_val345_c_U" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:308" STORAGESIZE="32 4 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="F_1_7_3_val345_c"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="F_1_7_3_val345_c189_U" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:308" STORAGESIZE="32 4 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="F_1_7_3_val345_c189"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="F_1_7_4_val347_c_U" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:308" STORAGESIZE="32 4 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="F_1_7_4_val347_c"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="F_1_7_4_val347_c190_U" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:308" STORAGESIZE="32 4 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="F_1_7_4_val347_c190"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="F_1_7_5_val349_c_U" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:308" STORAGESIZE="32 4 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="F_1_7_5_val349_c"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="F_1_7_5_val349_c191_U" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:308" STORAGESIZE="32 4 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="F_1_7_5_val349_c191"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="F_1_7_6_val351_c_U" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:308" STORAGESIZE="32 4 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="F_1_7_6_val351_c"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="F_1_7_6_val351_c192_U" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:308" STORAGESIZE="32 4 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="F_1_7_6_val351_c192"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="F_1_7_7_val353_c_U" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:308" STORAGESIZE="32 4 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="F_1_7_7_val353_c"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="F_1_7_7_val353_c193_U" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:308" STORAGESIZE="32 4 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="F_1_7_7_val353_c193"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="F_1_7_8_val355_c_U" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:308" STORAGESIZE="32 4 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="F_1_7_8_val355_c"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="F_1_7_8_val355_c194_U" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:308" STORAGESIZE="32 4 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="F_1_7_8_val355_c194"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="F_1_7_9_val357_c_U" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:308" STORAGESIZE="32 4 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="F_1_7_9_val357_c"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="F_1_7_9_val357_c195_U" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:308" STORAGESIZE="32 4 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="F_1_7_9_val357_c195"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="F_1_7_10_val359_c_U" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:308" STORAGESIZE="32 4 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="F_1_7_10_val359_c"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="F_1_7_10_val359_c196_U" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:308" STORAGESIZE="32 4 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="F_1_7_10_val359_c196"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="F_1_7_11_val361_c_U" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:308" STORAGESIZE="32 4 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="F_1_7_11_val361_c"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="F_1_7_11_val361_c197_U" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:308" STORAGESIZE="32 4 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="F_1_7_11_val361_c197"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="F_1_7_12_val363_c_U" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:308" STORAGESIZE="32 4 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="F_1_7_12_val363_c"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="F_1_7_12_val363_c198_U" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:308" STORAGESIZE="32 4 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="F_1_7_12_val363_c198"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="F_1_7_13_val365_c_U" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:308" STORAGESIZE="32 4 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="F_1_7_13_val365_c"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="F_1_7_13_val365_c199_U" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:308" STORAGESIZE="32 4 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="F_1_7_13_val365_c199"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="F_1_7_14_val367_c_U" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:308" STORAGESIZE="32 4 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="F_1_7_14_val367_c"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="F_1_7_14_val367_c200_U" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:308" STORAGESIZE="32 4 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="F_1_7_14_val367_c200"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="F_1_7_15_val369_c_U" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:308" STORAGESIZE="32 4 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="F_1_7_15_val369_c"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="F_1_7_15_val369_c201_U" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:308" STORAGESIZE="32 4 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="F_1_7_15_val369_c201"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="F_1_7_16_val371_c_U" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:308" STORAGESIZE="32 4 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="F_1_7_16_val371_c"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="F_1_7_16_val371_c202_U" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:308" STORAGESIZE="32 4 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="F_1_7_16_val371_c202"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="F_1_7_17_val373_c_U" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:308" STORAGESIZE="32 4 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="F_1_7_17_val373_c"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="F_1_7_17_val373_c203_U" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:308" STORAGESIZE="32 4 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="F_1_7_17_val373_c203"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="F_1_7_18_val375_c_U" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:308" STORAGESIZE="32 4 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="F_1_7_18_val375_c"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="F_1_7_18_val375_c204_U" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:308" STORAGESIZE="32 4 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="F_1_7_18_val375_c204"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="F_1_7_19_val377_c_U" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:308" STORAGESIZE="32 4 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="F_1_7_19_val377_c"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="F_1_7_19_val377_c205_U" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:308" STORAGESIZE="32 4 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="F_1_7_19_val377_c205"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="F_1_7_20_val379_c_U" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:308" STORAGESIZE="32 4 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="F_1_7_20_val379_c"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="F_1_7_20_val379_c206_U" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:308" STORAGESIZE="32 4 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="F_1_7_20_val379_c206"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="F_1_7_21_val381_c_U" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:308" STORAGESIZE="32 4 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="F_1_7_21_val381_c"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="F_1_7_21_val381_c207_U" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:308" STORAGESIZE="32 4 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="F_1_7_21_val381_c207"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="F_1_7_22_val383_c_U" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:308" STORAGESIZE="32 4 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="F_1_7_22_val383_c"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="F_1_7_22_val383_c208_U" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:308" STORAGESIZE="32 4 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="F_1_7_22_val383_c208"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="F_1_7_23_val385_c_U" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:308" STORAGESIZE="32 4 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="F_1_7_23_val385_c"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="F_1_7_23_val385_c209_U" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:308" STORAGESIZE="32 4 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="F_1_7_23_val385_c209"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="F_1_8_0_val387_c_U" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:308" STORAGESIZE="32 4 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="F_1_8_0_val387_c"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="F_1_8_0_val387_c210_U" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:308" STORAGESIZE="32 4 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="F_1_8_0_val387_c210"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="F_1_8_1_val389_c_U" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:308" STORAGESIZE="32 4 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="F_1_8_1_val389_c"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="F_1_8_1_val389_c211_U" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:308" STORAGESIZE="32 4 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="F_1_8_1_val389_c211"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="F_1_8_2_val391_c_U" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:308" STORAGESIZE="32 4 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="F_1_8_2_val391_c"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="F_1_8_2_val391_c212_U" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:308" STORAGESIZE="32 4 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="F_1_8_2_val391_c212"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="F_1_8_3_val393_c_U" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:308" STORAGESIZE="32 4 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="F_1_8_3_val393_c"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="F_1_8_3_val393_c213_U" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:308" STORAGESIZE="32 4 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="F_1_8_3_val393_c213"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="F_1_8_4_val395_c_U" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:308" STORAGESIZE="32 4 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="F_1_8_4_val395_c"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="F_1_8_4_val395_c214_U" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:308" STORAGESIZE="32 4 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="F_1_8_4_val395_c214"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="F_1_8_5_val397_c_U" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:308" STORAGESIZE="32 4 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="F_1_8_5_val397_c"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="F_1_8_5_val397_c215_U" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:308" STORAGESIZE="32 4 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="F_1_8_5_val397_c215"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="F_1_8_6_val399_c_U" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:308" STORAGESIZE="32 4 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="F_1_8_6_val399_c"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="F_1_8_6_val399_c216_U" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:308" STORAGESIZE="32 4 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="F_1_8_6_val399_c216"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="F_1_8_7_val401_c_U" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:308" STORAGESIZE="32 4 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="F_1_8_7_val401_c"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="F_1_8_7_val401_c217_U" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:308" STORAGESIZE="32 4 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="F_1_8_7_val401_c217"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="F_1_8_8_val403_c_U" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:308" STORAGESIZE="32 4 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="F_1_8_8_val403_c"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="F_1_8_8_val403_c218_U" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:308" STORAGESIZE="32 4 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="F_1_8_8_val403_c218"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="F_1_8_9_val405_c_U" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:308" STORAGESIZE="32 4 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="F_1_8_9_val405_c"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="F_1_8_9_val405_c219_U" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:308" STORAGESIZE="32 4 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="F_1_8_9_val405_c219"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="F_1_8_10_val407_c_U" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:308" STORAGESIZE="32 4 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="F_1_8_10_val407_c"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="F_1_8_10_val407_c220_U" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:308" STORAGESIZE="32 4 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="F_1_8_10_val407_c220"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="F_1_8_11_val409_c_U" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:308" STORAGESIZE="32 4 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="F_1_8_11_val409_c"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="F_1_8_11_val409_c221_U" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:308" STORAGESIZE="32 4 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="F_1_8_11_val409_c221"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="F_1_8_12_val411_c_U" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:308" STORAGESIZE="32 4 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="F_1_8_12_val411_c"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="F_1_8_12_val411_c222_U" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:308" STORAGESIZE="32 4 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="F_1_8_12_val411_c222"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="F_1_8_13_val413_c_U" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:308" STORAGESIZE="32 4 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="F_1_8_13_val413_c"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="F_1_8_13_val413_c223_U" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:308" STORAGESIZE="32 4 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="F_1_8_13_val413_c223"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="F_1_8_14_val415_c_U" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:308" STORAGESIZE="32 4 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="F_1_8_14_val415_c"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="F_1_8_14_val415_c224_U" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:308" STORAGESIZE="32 4 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="F_1_8_14_val415_c224"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="F_1_8_15_val417_c_U" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:308" STORAGESIZE="32 4 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="F_1_8_15_val417_c"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="F_1_8_15_val417_c225_U" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:308" STORAGESIZE="32 4 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="F_1_8_15_val417_c225"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="F_1_8_16_val419_c_U" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:308" STORAGESIZE="32 4 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="F_1_8_16_val419_c"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="F_1_8_16_val419_c226_U" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:308" STORAGESIZE="32 4 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="F_1_8_16_val419_c226"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="F_1_8_17_val421_c_U" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:308" STORAGESIZE="32 4 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="F_1_8_17_val421_c"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="F_1_8_17_val421_c227_U" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:308" STORAGESIZE="32 4 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="F_1_8_17_val421_c227"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="F_1_8_18_val423_c_U" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:308" STORAGESIZE="32 4 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="F_1_8_18_val423_c"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="F_1_8_18_val423_c228_U" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:308" STORAGESIZE="32 4 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="F_1_8_18_val423_c228"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="F_1_8_19_val425_c_U" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:308" STORAGESIZE="32 4 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="F_1_8_19_val425_c"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="F_1_8_19_val425_c229_U" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:308" STORAGESIZE="32 4 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="F_1_8_19_val425_c229"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="F_1_8_20_val427_c_U" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:308" STORAGESIZE="32 4 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="F_1_8_20_val427_c"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="F_1_8_20_val427_c230_U" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:308" STORAGESIZE="32 4 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="F_1_8_20_val427_c230"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="F_1_8_21_val429_c_U" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:308" STORAGESIZE="32 4 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="F_1_8_21_val429_c"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="F_1_8_21_val429_c231_U" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:308" STORAGESIZE="32 4 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="F_1_8_21_val429_c231"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="F_1_8_22_val431_c_U" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:308" STORAGESIZE="32 4 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="F_1_8_22_val431_c"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="F_1_8_22_val431_c232_U" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:308" STORAGESIZE="32 4 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="F_1_8_22_val431_c232"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="F_1_8_23_val433_c_U" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:308" STORAGESIZE="32 4 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="F_1_8_23_val433_c"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="F_1_8_23_val433_c233_U" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:308" STORAGESIZE="32 4 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="F_1_8_23_val433_c233"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="F_1_9_0_val435_c_U" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:308" STORAGESIZE="32 4 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="F_1_9_0_val435_c"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="F_1_9_0_val435_c234_U" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:308" STORAGESIZE="32 4 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="F_1_9_0_val435_c234"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="F_1_9_1_val437_c_U" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:308" STORAGESIZE="32 4 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="F_1_9_1_val437_c"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="F_1_9_1_val437_c235_U" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:308" STORAGESIZE="32 4 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="F_1_9_1_val437_c235"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="F_1_9_2_val439_c_U" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:308" STORAGESIZE="32 4 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="F_1_9_2_val439_c"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="F_1_9_2_val439_c236_U" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:308" STORAGESIZE="32 4 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="F_1_9_2_val439_c236"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="F_1_9_3_val441_c_U" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:308" STORAGESIZE="32 4 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="F_1_9_3_val441_c"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="F_1_9_3_val441_c237_U" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:308" STORAGESIZE="32 4 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="F_1_9_3_val441_c237"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="F_1_9_4_val443_c_U" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:308" STORAGESIZE="32 4 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="F_1_9_4_val443_c"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="F_1_9_4_val443_c238_U" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:308" STORAGESIZE="32 4 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="F_1_9_4_val443_c238"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="F_1_9_5_val445_c_U" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:308" STORAGESIZE="32 4 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="F_1_9_5_val445_c"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="F_1_9_5_val445_c239_U" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:308" STORAGESIZE="32 4 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="F_1_9_5_val445_c239"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="F_1_9_6_val447_c_U" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:308" STORAGESIZE="32 4 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="F_1_9_6_val447_c"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="F_1_9_6_val447_c240_U" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:308" STORAGESIZE="32 4 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="F_1_9_6_val447_c240"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="F_1_9_7_val449_c_U" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:308" STORAGESIZE="32 4 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="F_1_9_7_val449_c"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="F_1_9_7_val449_c241_U" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:308" STORAGESIZE="32 4 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="F_1_9_7_val449_c241"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="F_1_9_8_val451_c_U" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:308" STORAGESIZE="32 4 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="F_1_9_8_val451_c"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="F_1_9_8_val451_c242_U" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:308" STORAGESIZE="32 4 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="F_1_9_8_val451_c242"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="F_1_9_9_val453_c_U" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:308" STORAGESIZE="32 4 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="F_1_9_9_val453_c"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="F_1_9_9_val453_c243_U" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:308" STORAGESIZE="32 4 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="F_1_9_9_val453_c243"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="F_1_9_10_val455_c_U" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:308" STORAGESIZE="32 4 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="F_1_9_10_val455_c"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="F_1_9_10_val455_c244_U" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:308" STORAGESIZE="32 4 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="F_1_9_10_val455_c244"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="F_1_9_11_val457_c_U" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:308" STORAGESIZE="32 4 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="F_1_9_11_val457_c"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="F_1_9_11_val457_c245_U" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:308" STORAGESIZE="32 4 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="F_1_9_11_val457_c245"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="F_1_9_12_val459_c_U" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:308" STORAGESIZE="32 4 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="F_1_9_12_val459_c"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="F_1_9_12_val459_c246_U" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:308" STORAGESIZE="32 4 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="F_1_9_12_val459_c246"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="F_1_9_13_val461_c_U" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:308" STORAGESIZE="32 4 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="F_1_9_13_val461_c"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="F_1_9_13_val461_c247_U" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:308" STORAGESIZE="32 4 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="F_1_9_13_val461_c247"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="F_1_9_14_val463_c_U" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:308" STORAGESIZE="32 4 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="F_1_9_14_val463_c"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="F_1_9_14_val463_c248_U" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:308" STORAGESIZE="32 4 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="F_1_9_14_val463_c248"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="F_1_9_15_val465_c_U" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:308" STORAGESIZE="32 4 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="F_1_9_15_val465_c"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="F_1_9_15_val465_c249_U" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:308" STORAGESIZE="32 4 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="F_1_9_15_val465_c249"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="F_1_9_16_val467_c_U" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:308" STORAGESIZE="32 4 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="F_1_9_16_val467_c"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="F_1_9_16_val467_c250_U" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:308" STORAGESIZE="32 4 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="F_1_9_16_val467_c250"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="F_1_9_17_val469_c_U" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:308" STORAGESIZE="32 4 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="F_1_9_17_val469_c"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="F_1_9_17_val469_c251_U" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:308" STORAGESIZE="32 4 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="F_1_9_17_val469_c251"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="F_1_9_18_val471_c_U" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:308" STORAGESIZE="32 4 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="F_1_9_18_val471_c"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="F_1_9_18_val471_c252_U" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:308" STORAGESIZE="32 4 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="F_1_9_18_val471_c252"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="F_1_9_19_val473_c_U" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:308" STORAGESIZE="32 4 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="F_1_9_19_val473_c"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="F_1_9_19_val473_c253_U" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:308" STORAGESIZE="32 4 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="F_1_9_19_val473_c253"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="F_1_9_20_val475_c_U" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:308" STORAGESIZE="32 4 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="F_1_9_20_val475_c"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="F_1_9_20_val475_c254_U" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:308" STORAGESIZE="32 4 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="F_1_9_20_val475_c254"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="F_1_9_21_val477_c_U" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:308" STORAGESIZE="32 4 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="F_1_9_21_val477_c"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="F_1_9_21_val477_c255_U" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:308" STORAGESIZE="32 4 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="F_1_9_21_val477_c255"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="F_1_9_22_val479_c_U" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:308" STORAGESIZE="32 4 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="F_1_9_22_val479_c"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="F_1_9_22_val479_c256_U" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:308" STORAGESIZE="32 4 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="F_1_9_22_val479_c256"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="F_1_9_23_val481_c_U" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:308" STORAGESIZE="32 4 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="F_1_9_23_val481_c"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="F_1_9_23_val481_c257_U" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:308" STORAGESIZE="32 4 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="F_1_9_23_val481_c257"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="i0_cast2_loc_channel_U" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:308" STORAGESIZE="6 2 1" STORAGESUBTYPE="task level" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="i0_cast2_loc_channel"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="add_ln308_loc_channel_U" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:308" STORAGESIZE="6 2 1" STORAGESUBTYPE="task level" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="add_ln308_loc_channel"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="add_ln311_loc_c_channel_U" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:308" STORAGESIZE="6 2 1" STORAGESUBTYPE="task level" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="add_ln311_loc_c_channel"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="add_ln311_loc_c258_channel_U" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:308" STORAGESIZE="6 2 1" STORAGESUBTYPE="task level" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="add_ln311_loc_c258_channel"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>write_F_FT1_3</Name>
            <Loops>
                <VITIS_LOOP_550_1_VITIS_LOOP_551_2/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>4.55</TargetClockPeriod>
                    <ClockUncertainty>1.23</ClockUncertainty>
                    <EstimatedClockPeriod>2.466</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>32</Best-caseLatency>
                    <Average-caseLatency>32</Average-caseLatency>
                    <Worst-caseLatency>32</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.145 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.145 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.145 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>32</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_550_1_VITIS_LOOP_551_2>
                        <Name>VITIS_LOOP_550_1_VITIS_LOOP_551_2</Name>
                        <Slack>3.32</Slack>
                        <TripCount>30</TripCount>
                        <Latency>30</Latency>
                        <AbsoluteTimeLatency>0.136 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>2</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_550_1_VITIS_LOOP_551_2>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:551</SourceLocation>
                    <SummaryOfLoopViolations>
                        <VITIS_LOOP_550_1_VITIS_LOOP_551_2>
                            <Name>VITIS_LOOP_550_1_VITIS_LOOP_551_2</Name>
                            <IssueType>-</IssueType>
                            <ViolationType>-</ViolationType>
                            <SourceLocation>/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:550</SourceLocation>
                        </VITIS_LOOP_550_1_VITIS_LOOP_551_2>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>273</FF>
                    <AVAIL_FF>2607360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>1708</LUT>
                    <AVAIL_LUT>1303680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>4032</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>9024</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_550_1_VITIS_LOOP_551_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln550_2_fu_2061_p2" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:550" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln550_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_550_1_VITIS_LOOP_551_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln550_fu_2073_p2" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:550" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln550"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_550_1_VITIS_LOOP_551_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln551_fu_4085_p2" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:551" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln551"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>write_F_FT1</Name>
            <Loops>
                <VITIS_LOOP_527_1_VITIS_LOOP_528_2/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>4.55</TargetClockPeriod>
                    <ClockUncertainty>1.23</ClockUncertainty>
                    <EstimatedClockPeriod>2.466</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>32</Best-caseLatency>
                    <Average-caseLatency>32</Average-caseLatency>
                    <Worst-caseLatency>32</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.145 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.145 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.145 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>32</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_527_1_VITIS_LOOP_528_2>
                        <Name>VITIS_LOOP_527_1_VITIS_LOOP_528_2</Name>
                        <Slack>3.32</Slack>
                        <TripCount>30</TripCount>
                        <Latency>30</Latency>
                        <AbsoluteTimeLatency>0.136 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>2</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_527_1_VITIS_LOOP_528_2>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:528</SourceLocation>
                    <SummaryOfLoopViolations>
                        <VITIS_LOOP_527_1_VITIS_LOOP_528_2>
                            <Name>VITIS_LOOP_527_1_VITIS_LOOP_528_2</Name>
                            <IssueType>-</IssueType>
                            <ViolationType>-</ViolationType>
                            <SourceLocation>/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:527</SourceLocation>
                        </VITIS_LOOP_527_1_VITIS_LOOP_528_2>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>273</FF>
                    <AVAIL_FF>2607360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>1706</LUT>
                    <AVAIL_LUT>1303680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>4032</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>9024</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_527_1_VITIS_LOOP_528_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln527_2_fu_2031_p2" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:527" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln527_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_527_1_VITIS_LOOP_528_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln527_fu_2043_p2" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:527" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln527"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_527_1_VITIS_LOOP_528_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln528_fu_4055_p2" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:528" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln528"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>FT1_level1</Name>
            <Loops>
                <VITIS_LOOP_330_1/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>4.55</TargetClockPeriod>
                    <ClockUncertainty>1.23</ClockUncertainty>
                    <EstimatedClockPeriod>3.280</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>3723</Best-caseLatency>
                    <Average-caseLatency>3864</Average-caseLatency>
                    <Worst-caseLatency>5981</Worst-caseLatency>
                    <Best-caseRealTimeLatency>16.921 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>17.562 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>27.184 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>3723 ~ 5981</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_330_1>
                        <Name>VITIS_LOOP_330_1</Name>
                        <Slack>3.32</Slack>
                        <TripCount>19</TripCount>
                        <Latency>3687 ~ 5663</Latency>
                        <AbsoluteTimeLatency>16.757 us ~ 25.738 us</AbsoluteTimeLatency>
                        <IterationLatency>
                            <range>
                                <min>194</min>
                                <max>298</max>
                            </range>
                        </IterationLatency>
                        <PipelineDepth>194 ~ 298</PipelineDepth>
                        <PipelineType>no</PipelineType>
                        <InstanceList>
                            <Instance>grp_compute_FT1_level1_fu_2432</Instance>
                        </InstanceList>
                    </VITIS_LOOP_330_1>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:330</SourceLocation>
                    <SummaryOfLoopViolations>
                        <VITIS_LOOP_330_1>
                            <Name>VITIS_LOOP_330_1</Name>
                            <IssueType>-</IssueType>
                            <ViolationType>-</ViolationType>
                            <SourceLocation>/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:330</SourceLocation>
                        </VITIS_LOOP_330_1>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <DSP>1450</DSP>
                    <AVAIL_DSP>9024</AVAIL_DSP>
                    <UTIL_DSP>16</UTIL_DSP>
                    <FF>232848</FF>
                    <AVAIL_FF>2607360</AVAIL_FF>
                    <UTIL_FF>8</UTIL_FF>
                    <LUT>177077</LUT>
                    <AVAIL_LUT>1303680</AVAIL_LUT>
                    <UTIL_LUT>13</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>4032</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_330_1" OPTYPE="add" PRAGMA="" RTLNAME="i0_2_fu_6994_p2" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:330" STORAGESUBTYPE="" URAM="0" VARIABLE="i0_2"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>FT1_level0</Name>
            <Loops>
                <VITIS_LOOP_285_1/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>4.55</TargetClockPeriod>
                    <ClockUncertainty>1.23</ClockUncertainty>
                    <EstimatedClockPeriod>3.280</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>33529</Best-caseLatency>
                    <Average-caseLatency>35135</Average-caseLatency>
                    <Worst-caseLatency>54525</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.152 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.160 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.248 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>33529 ~ 54525</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_285_1>
                        <Name>VITIS_LOOP_285_1</Name>
                        <Slack>3.32</Slack>
                        <TripCount>9</TripCount>
                        <Latency>33525 ~ 53847</Latency>
                        <AbsoluteTimeLatency>0.152 ms ~ 0.245 ms</AbsoluteTimeLatency>
                        <IterationLatency>
                            <range>
                                <min>3725</min>
                                <max>5983</max>
                            </range>
                        </IterationLatency>
                        <PipelineDepth>3725 ~ 5983</PipelineDepth>
                        <PipelineType>no</PipelineType>
                        <InstanceList>
                            <Instance>grp_FT1_level1_fu_1348</Instance>
                        </InstanceList>
                    </VITIS_LOOP_285_1>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:285</SourceLocation>
                    <SummaryOfLoopViolations>
                        <VITIS_LOOP_285_1>
                            <Name>VITIS_LOOP_285_1</Name>
                            <IssueType>-</IssueType>
                            <ViolationType>-</ViolationType>
                            <SourceLocation>/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:285</SourceLocation>
                        </VITIS_LOOP_285_1>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <BRAM_18K>320</BRAM_18K>
                    <AVAIL_BRAM>4032</AVAIL_BRAM>
                    <UTIL_BRAM>7</UTIL_BRAM>
                    <DSP>1450</DSP>
                    <AVAIL_DSP>9024</AVAIL_DSP>
                    <UTIL_DSP>16</UTIL_DSP>
                    <FF>239039</FF>
                    <AVAIL_FF>2607360</AVAIL_FF>
                    <UTIL_FF>9</UTIL_FF>
                    <LUT>195060</LUT>
                    <AVAIL_LUT>1303680</AVAIL_LUT>
                    <UTIL_LUT>14</UTIL_LUT>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="D_0_U" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:267" STORAGESIZE="32 56 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="D_0"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="D_0_1_U" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:267" STORAGESIZE="32 56 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="D_0_1"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="D_0_2_U" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:267" STORAGESIZE="32 56 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="D_0_2"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="D_0_3_U" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:267" STORAGESIZE="32 56 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="D_0_3"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="D_0_4_U" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:267" STORAGESIZE="32 56 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="D_0_4"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="D_0_5_U" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:267" STORAGESIZE="32 56 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="D_0_5"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="D_0_6_U" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:267" STORAGESIZE="32 56 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="D_0_6"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="D_0_7_U" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:267" STORAGESIZE="32 56 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="D_0_7"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="D_0_8_U" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:267" STORAGESIZE="32 56 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="D_0_8"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="D_0_9_U" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:267" STORAGESIZE="32 56 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="D_0_9"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="D_0_10_U" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:267" STORAGESIZE="32 56 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="D_0_10"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="D_0_11_U" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:267" STORAGESIZE="32 56 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="D_0_11"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="D_0_12_U" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:267" STORAGESIZE="32 56 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="D_0_12"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="D_0_13_U" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:267" STORAGESIZE="32 56 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="D_0_13"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="D_0_14_U" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:267" STORAGESIZE="32 56 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="D_0_14"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="D_0_15_U" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:267" STORAGESIZE="32 56 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="D_0_15"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="D_0_16_U" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:267" STORAGESIZE="32 56 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="D_0_16"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="D_0_17_U" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:267" STORAGESIZE="32 56 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="D_0_17"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="D_0_18_U" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:267" STORAGESIZE="32 56 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="D_0_18"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="D_0_19_U" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:267" STORAGESIZE="32 56 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="D_0_19"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="D_0_20_U" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:267" STORAGESIZE="32 56 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="D_0_20"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="D_0_21_U" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:267" STORAGESIZE="32 56 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="D_0_21"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="D_0_22_U" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:267" STORAGESIZE="32 56 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="D_0_22"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="D_0_23_U" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:267" STORAGESIZE="32 56 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="D_0_23"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="D_0_24_U" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:267" STORAGESIZE="32 56 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="D_0_24"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="D_0_25_U" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:267" STORAGESIZE="32 56 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="D_0_25"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="D_0_26_U" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:267" STORAGESIZE="32 56 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="D_0_26"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="D_0_27_U" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:267" STORAGESIZE="32 56 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="D_0_27"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="D_0_28_U" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:267" STORAGESIZE="32 56 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="D_0_28"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="D_0_29_U" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:267" STORAGESIZE="32 56 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="D_0_29"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="D_0_30_U" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:267" STORAGESIZE="32 56 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="D_0_30"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="D_0_31_U" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:267" STORAGESIZE="32 56 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="D_0_31"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="D_0_32_U" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:267" STORAGESIZE="32 56 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="D_0_32"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="D_0_33_U" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:267" STORAGESIZE="32 56 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="D_0_33"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="D_0_34_U" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:267" STORAGESIZE="32 56 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="D_0_34"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="D_0_35_U" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:267" STORAGESIZE="32 56 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="D_0_35"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="D_0_36_U" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:267" STORAGESIZE="32 56 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="D_0_36"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="D_0_37_U" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:267" STORAGESIZE="32 56 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="D_0_37"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="D_0_38_U" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:267" STORAGESIZE="32 56 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="D_0_38"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="D_0_39_U" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:267" STORAGESIZE="32 56 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="D_0_39"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="D_0_40_U" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:267" STORAGESIZE="32 56 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="D_0_40"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="D_0_41_U" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:267" STORAGESIZE="32 56 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="D_0_41"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="D_0_42_U" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:267" STORAGESIZE="32 56 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="D_0_42"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="D_0_43_U" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:267" STORAGESIZE="32 56 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="D_0_43"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="D_0_44_U" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:267" STORAGESIZE="32 56 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="D_0_44"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="D_0_45_U" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:267" STORAGESIZE="32 56 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="D_0_45"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="D_0_46_U" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:267" STORAGESIZE="32 56 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="D_0_46"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="D_0_47_U" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:267" STORAGESIZE="32 56 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="D_0_47"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="D_0_48_U" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:267" STORAGESIZE="32 56 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="D_0_48"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="D_0_49_U" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:267" STORAGESIZE="32 56 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="D_0_49"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="D_0_50_U" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:267" STORAGESIZE="32 56 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="D_0_50"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="D_0_51_U" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:267" STORAGESIZE="32 56 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="D_0_51"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="D_0_52_U" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:267" STORAGESIZE="32 56 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="D_0_52"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="D_0_53_U" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:267" STORAGESIZE="32 56 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="D_0_53"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="D_0_54_U" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:267" STORAGESIZE="32 56 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="D_0_54"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="D_0_55_U" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:267" STORAGESIZE="32 56 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="D_0_55"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="D_0_56_U" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:267" STORAGESIZE="32 56 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="D_0_56"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="D_0_57_U" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:267" STORAGESIZE="32 56 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="D_0_57"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="D_0_58_U" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:267" STORAGESIZE="32 56 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="D_0_58"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="D_0_59_U" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:267" STORAGESIZE="32 56 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="D_0_59"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="D_0_60_U" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:267" STORAGESIZE="32 56 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="D_0_60"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="D_0_61_U" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:267" STORAGESIZE="32 56 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="D_0_61"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="D_0_62_U" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:267" STORAGESIZE="32 56 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="D_0_62"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="D_0_63_U" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:267" STORAGESIZE="32 56 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="D_0_63"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="D_0_64_U" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:267" STORAGESIZE="32 56 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="D_0_64"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="D_0_65_U" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:267" STORAGESIZE="32 56 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="D_0_65"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="D_0_66_U" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:267" STORAGESIZE="32 56 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="D_0_66"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="D_0_67_U" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:267" STORAGESIZE="32 56 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="D_0_67"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="D_0_68_U" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:267" STORAGESIZE="32 56 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="D_0_68"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="D_0_69_U" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:267" STORAGESIZE="32 56 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="D_0_69"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="D_0_70_U" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:267" STORAGESIZE="32 56 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="D_0_70"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="D_0_71_U" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:267" STORAGESIZE="32 56 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="D_0_71"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="D_0_72_U" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:267" STORAGESIZE="32 56 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="D_0_72"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="D_0_73_U" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:267" STORAGESIZE="32 56 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="D_0_73"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="D_0_74_U" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:267" STORAGESIZE="32 56 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="D_0_74"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="D_0_75_U" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:267" STORAGESIZE="32 56 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="D_0_75"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="D_0_76_U" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:267" STORAGESIZE="32 56 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="D_0_76"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="D_0_77_U" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:267" STORAGESIZE="32 56 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="D_0_77"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="D_0_78_U" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:267" STORAGESIZE="32 56 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="D_0_78"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="D_0_79_U" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:267" STORAGESIZE="32 56 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="D_0_79"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="D_0_80_U" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:267" STORAGESIZE="32 56 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="D_0_80"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="D_0_81_U" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:267" STORAGESIZE="32 56 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="D_0_81"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="D_0_82_U" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:267" STORAGESIZE="32 56 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="D_0_82"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="D_0_83_U" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:267" STORAGESIZE="32 56 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="D_0_83"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="D_0_84_U" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:267" STORAGESIZE="32 56 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="D_0_84"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="D_0_85_U" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:267" STORAGESIZE="32 56 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="D_0_85"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="D_0_86_U" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:267" STORAGESIZE="32 56 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="D_0_86"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="D_0_87_U" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:267" STORAGESIZE="32 56 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="D_0_87"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="D_0_88_U" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:267" STORAGESIZE="32 56 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="D_0_88"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="D_0_89_U" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:267" STORAGESIZE="32 56 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="D_0_89"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="D_0_90_U" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:267" STORAGESIZE="32 56 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="D_0_90"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="D_0_91_U" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:267" STORAGESIZE="32 56 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="D_0_91"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="D_0_92_U" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:267" STORAGESIZE="32 56 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="D_0_92"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="D_0_93_U" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:267" STORAGESIZE="32 56 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="D_0_93"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="D_0_94_U" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:267" STORAGESIZE="32 56 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="D_0_94"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="D_0_95_U" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:267" STORAGESIZE="32 56 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="D_0_95"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="D_1_U" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:271" STORAGESIZE="32 56 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="D_1"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="D_1_1_U" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:271" STORAGESIZE="32 56 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="D_1_1"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="D_1_2_U" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:271" STORAGESIZE="32 56 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="D_1_2"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="D_1_3_U" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:271" STORAGESIZE="32 56 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="D_1_3"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="D_1_4_U" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:271" STORAGESIZE="32 56 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="D_1_4"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="D_1_5_U" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:271" STORAGESIZE="32 56 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="D_1_5"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="D_1_6_U" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:271" STORAGESIZE="32 56 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="D_1_6"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="D_1_7_U" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:271" STORAGESIZE="32 56 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="D_1_7"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="D_1_8_U" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:271" STORAGESIZE="32 56 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="D_1_8"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="D_1_9_U" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:271" STORAGESIZE="32 56 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="D_1_9"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="D_1_10_U" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:271" STORAGESIZE="32 56 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="D_1_10"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="D_1_11_U" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:271" STORAGESIZE="32 56 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="D_1_11"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="D_1_12_U" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:271" STORAGESIZE="32 56 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="D_1_12"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="D_1_13_U" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:271" STORAGESIZE="32 56 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="D_1_13"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="D_1_14_U" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:271" STORAGESIZE="32 56 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="D_1_14"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="D_1_15_U" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:271" STORAGESIZE="32 56 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="D_1_15"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="D_1_16_U" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:271" STORAGESIZE="32 56 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="D_1_16"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="D_1_17_U" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:271" STORAGESIZE="32 56 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="D_1_17"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="D_1_18_U" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:271" STORAGESIZE="32 56 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="D_1_18"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="D_1_19_U" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:271" STORAGESIZE="32 56 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="D_1_19"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="D_1_20_U" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:271" STORAGESIZE="32 56 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="D_1_20"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="D_1_21_U" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:271" STORAGESIZE="32 56 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="D_1_21"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="D_1_22_U" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:271" STORAGESIZE="32 56 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="D_1_22"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="D_1_23_U" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:271" STORAGESIZE="32 56 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="D_1_23"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="D_1_24_U" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:271" STORAGESIZE="32 56 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="D_1_24"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="D_1_25_U" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:271" STORAGESIZE="32 56 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="D_1_25"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="D_1_26_U" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:271" STORAGESIZE="32 56 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="D_1_26"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="D_1_27_U" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:271" STORAGESIZE="32 56 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="D_1_27"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="D_1_28_U" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:271" STORAGESIZE="32 56 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="D_1_28"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="D_1_29_U" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:271" STORAGESIZE="32 56 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="D_1_29"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="D_1_30_U" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:271" STORAGESIZE="32 56 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="D_1_30"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="D_1_31_U" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:271" STORAGESIZE="32 56 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="D_1_31"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="D_1_32_U" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:271" STORAGESIZE="32 56 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="D_1_32"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="D_1_33_U" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:271" STORAGESIZE="32 56 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="D_1_33"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="D_1_34_U" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:271" STORAGESIZE="32 56 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="D_1_34"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="D_1_35_U" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:271" STORAGESIZE="32 56 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="D_1_35"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="D_1_36_U" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:271" STORAGESIZE="32 56 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="D_1_36"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="D_1_37_U" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:271" STORAGESIZE="32 56 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="D_1_37"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="D_1_38_U" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:271" STORAGESIZE="32 56 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="D_1_38"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="D_1_39_U" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:271" STORAGESIZE="32 56 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="D_1_39"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="D_1_40_U" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:271" STORAGESIZE="32 56 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="D_1_40"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="D_1_41_U" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:271" STORAGESIZE="32 56 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="D_1_41"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="D_1_42_U" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:271" STORAGESIZE="32 56 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="D_1_42"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="D_1_43_U" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:271" STORAGESIZE="32 56 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="D_1_43"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="D_1_44_U" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:271" STORAGESIZE="32 56 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="D_1_44"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="D_1_45_U" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:271" STORAGESIZE="32 56 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="D_1_45"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="D_1_46_U" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:271" STORAGESIZE="32 56 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="D_1_46"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="D_1_47_U" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:271" STORAGESIZE="32 56 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="D_1_47"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="D_1_48_U" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:271" STORAGESIZE="32 56 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="D_1_48"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="D_1_49_U" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:271" STORAGESIZE="32 56 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="D_1_49"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="D_1_50_U" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:271" STORAGESIZE="32 56 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="D_1_50"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="D_1_51_U" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:271" STORAGESIZE="32 56 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="D_1_51"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="D_1_52_U" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:271" STORAGESIZE="32 56 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="D_1_52"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="D_1_53_U" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:271" STORAGESIZE="32 56 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="D_1_53"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="D_1_54_U" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:271" STORAGESIZE="32 56 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="D_1_54"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="D_1_55_U" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:271" STORAGESIZE="32 56 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="D_1_55"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="D_1_56_U" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:271" STORAGESIZE="32 56 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="D_1_56"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="D_1_57_U" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:271" STORAGESIZE="32 56 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="D_1_57"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="D_1_58_U" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:271" STORAGESIZE="32 56 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="D_1_58"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="D_1_59_U" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:271" STORAGESIZE="32 56 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="D_1_59"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="D_1_60_U" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:271" STORAGESIZE="32 56 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="D_1_60"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="D_1_61_U" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:271" STORAGESIZE="32 56 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="D_1_61"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="D_1_62_U" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:271" STORAGESIZE="32 56 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="D_1_62"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="D_1_63_U" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:271" STORAGESIZE="32 56 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="D_1_63"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="D_1_64_U" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:271" STORAGESIZE="32 56 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="D_1_64"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="D_1_65_U" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:271" STORAGESIZE="32 56 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="D_1_65"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="D_1_66_U" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:271" STORAGESIZE="32 56 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="D_1_66"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="D_1_67_U" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:271" STORAGESIZE="32 56 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="D_1_67"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="D_1_68_U" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:271" STORAGESIZE="32 56 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="D_1_68"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="D_1_69_U" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:271" STORAGESIZE="32 56 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="D_1_69"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="D_1_70_U" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:271" STORAGESIZE="32 56 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="D_1_70"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="D_1_71_U" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:271" STORAGESIZE="32 56 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="D_1_71"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="D_1_72_U" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:271" STORAGESIZE="32 56 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="D_1_72"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="D_1_73_U" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:271" STORAGESIZE="32 56 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="D_1_73"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="D_1_74_U" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:271" STORAGESIZE="32 56 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="D_1_74"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="D_1_75_U" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:271" STORAGESIZE="32 56 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="D_1_75"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="D_1_76_U" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:271" STORAGESIZE="32 56 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="D_1_76"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="D_1_77_U" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:271" STORAGESIZE="32 56 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="D_1_77"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="D_1_78_U" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:271" STORAGESIZE="32 56 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="D_1_78"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="D_1_79_U" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:271" STORAGESIZE="32 56 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="D_1_79"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="D_1_80_U" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:271" STORAGESIZE="32 56 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="D_1_80"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="D_1_81_U" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:271" STORAGESIZE="32 56 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="D_1_81"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="D_1_82_U" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:271" STORAGESIZE="32 56 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="D_1_82"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="D_1_83_U" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:271" STORAGESIZE="32 56 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="D_1_83"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="D_1_84_U" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:271" STORAGESIZE="32 56 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="D_1_84"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="D_1_85_U" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:271" STORAGESIZE="32 56 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="D_1_85"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="D_1_86_U" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:271" STORAGESIZE="32 56 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="D_1_86"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="D_1_87_U" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:271" STORAGESIZE="32 56 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="D_1_87"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="D_1_88_U" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:271" STORAGESIZE="32 56 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="D_1_88"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="D_1_89_U" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:271" STORAGESIZE="32 56 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="D_1_89"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="D_1_90_U" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:271" STORAGESIZE="32 56 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="D_1_90"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="D_1_91_U" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:271" STORAGESIZE="32 56 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="D_1_91"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="D_1_92_U" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:271" STORAGESIZE="32 56 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="D_1_92"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="D_1_93_U" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:271" STORAGESIZE="32 56 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="D_1_93"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="D_1_94_U" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:271" STORAGESIZE="32 56 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="D_1_94"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="D_1_95_U" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:271" STORAGESIZE="32 56 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="D_1_95"/>
                <BindNode BINDTYPE="storage" BRAM="4" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="" RTLNAME="C_0_U" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:275" STORAGESIZE="32 1064 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_t2p array" URAM="0" VARIABLE="C_0"/>
                <BindNode BINDTYPE="storage" BRAM="4" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="" RTLNAME="C_0_1_U" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:275" STORAGESIZE="32 1064 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_t2p array" URAM="0" VARIABLE="C_0_1"/>
                <BindNode BINDTYPE="storage" BRAM="4" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="" RTLNAME="C_0_2_U" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:275" STORAGESIZE="32 1064 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_t2p array" URAM="0" VARIABLE="C_0_2"/>
                <BindNode BINDTYPE="storage" BRAM="4" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="" RTLNAME="C_0_3_U" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:275" STORAGESIZE="32 1064 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_t2p array" URAM="0" VARIABLE="C_0_3"/>
                <BindNode BINDTYPE="storage" BRAM="4" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="" RTLNAME="C_0_4_U" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:275" STORAGESIZE="32 1064 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_t2p array" URAM="0" VARIABLE="C_0_4"/>
                <BindNode BINDTYPE="storage" BRAM="4" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="" RTLNAME="C_0_5_U" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:275" STORAGESIZE="32 1064 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_t2p array" URAM="0" VARIABLE="C_0_5"/>
                <BindNode BINDTYPE="storage" BRAM="4" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="" RTLNAME="C_0_6_U" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:275" STORAGESIZE="32 1064 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_t2p array" URAM="0" VARIABLE="C_0_6"/>
                <BindNode BINDTYPE="storage" BRAM="4" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="" RTLNAME="C_0_7_U" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:275" STORAGESIZE="32 1064 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_t2p array" URAM="0" VARIABLE="C_0_7"/>
                <BindNode BINDTYPE="storage" BRAM="4" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="" RTLNAME="C_0_8_U" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:275" STORAGESIZE="32 1064 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_t2p array" URAM="0" VARIABLE="C_0_8"/>
                <BindNode BINDTYPE="storage" BRAM="4" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="" RTLNAME="C_0_9_U" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:275" STORAGESIZE="32 1064 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_t2p array" URAM="0" VARIABLE="C_0_9"/>
                <BindNode BINDTYPE="storage" BRAM="4" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="" RTLNAME="C_0_10_U" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:275" STORAGESIZE="32 1064 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_t2p array" URAM="0" VARIABLE="C_0_10"/>
                <BindNode BINDTYPE="storage" BRAM="4" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="" RTLNAME="C_0_11_U" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:275" STORAGESIZE="32 1064 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_t2p array" URAM="0" VARIABLE="C_0_11"/>
                <BindNode BINDTYPE="storage" BRAM="4" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="" RTLNAME="C_0_12_U" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:275" STORAGESIZE="32 1064 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_t2p array" URAM="0" VARIABLE="C_0_12"/>
                <BindNode BINDTYPE="storage" BRAM="4" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="" RTLNAME="C_0_13_U" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:275" STORAGESIZE="32 1064 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_t2p array" URAM="0" VARIABLE="C_0_13"/>
                <BindNode BINDTYPE="storage" BRAM="4" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="" RTLNAME="C_0_14_U" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:275" STORAGESIZE="32 1064 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_t2p array" URAM="0" VARIABLE="C_0_14"/>
                <BindNode BINDTYPE="storage" BRAM="4" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="" RTLNAME="C_0_15_U" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:275" STORAGESIZE="32 1064 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_t2p array" URAM="0" VARIABLE="C_0_15"/>
                <BindNode BINDTYPE="storage" BRAM="4" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="" RTLNAME="C_0_16_U" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:275" STORAGESIZE="32 1064 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_t2p array" URAM="0" VARIABLE="C_0_16"/>
                <BindNode BINDTYPE="storage" BRAM="4" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="" RTLNAME="C_0_17_U" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:275" STORAGESIZE="32 1064 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_t2p array" URAM="0" VARIABLE="C_0_17"/>
                <BindNode BINDTYPE="storage" BRAM="4" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="" RTLNAME="C_0_18_U" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:275" STORAGESIZE="32 1064 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_t2p array" URAM="0" VARIABLE="C_0_18"/>
                <BindNode BINDTYPE="storage" BRAM="4" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="" RTLNAME="C_0_19_U" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:275" STORAGESIZE="32 1064 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_t2p array" URAM="0" VARIABLE="C_0_19"/>
                <BindNode BINDTYPE="storage" BRAM="4" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="" RTLNAME="C_0_20_U" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:275" STORAGESIZE="32 1064 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_t2p array" URAM="0" VARIABLE="C_0_20"/>
                <BindNode BINDTYPE="storage" BRAM="4" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="" RTLNAME="C_0_21_U" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:275" STORAGESIZE="32 1064 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_t2p array" URAM="0" VARIABLE="C_0_21"/>
                <BindNode BINDTYPE="storage" BRAM="4" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="" RTLNAME="C_0_22_U" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:275" STORAGESIZE="32 1064 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_t2p array" URAM="0" VARIABLE="C_0_22"/>
                <BindNode BINDTYPE="storage" BRAM="4" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="" RTLNAME="C_0_23_U" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:275" STORAGESIZE="32 1064 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_t2p array" URAM="0" VARIABLE="C_0_23"/>
                <BindNode BINDTYPE="storage" BRAM="4" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="" RTLNAME="C_0_24_U" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:275" STORAGESIZE="32 1064 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_t2p array" URAM="0" VARIABLE="C_0_24"/>
                <BindNode BINDTYPE="storage" BRAM="4" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="" RTLNAME="C_0_25_U" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:275" STORAGESIZE="32 1064 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_t2p array" URAM="0" VARIABLE="C_0_25"/>
                <BindNode BINDTYPE="storage" BRAM="4" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="" RTLNAME="C_0_26_U" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:275" STORAGESIZE="32 1064 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_t2p array" URAM="0" VARIABLE="C_0_26"/>
                <BindNode BINDTYPE="storage" BRAM="4" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="" RTLNAME="C_0_27_U" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:275" STORAGESIZE="32 1064 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_t2p array" URAM="0" VARIABLE="C_0_27"/>
                <BindNode BINDTYPE="storage" BRAM="4" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="" RTLNAME="C_0_28_U" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:275" STORAGESIZE="32 1064 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_t2p array" URAM="0" VARIABLE="C_0_28"/>
                <BindNode BINDTYPE="storage" BRAM="4" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="" RTLNAME="C_0_29_U" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:275" STORAGESIZE="32 1064 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_t2p array" URAM="0" VARIABLE="C_0_29"/>
                <BindNode BINDTYPE="storage" BRAM="4" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="" RTLNAME="C_0_30_U" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:275" STORAGESIZE="32 1064 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_t2p array" URAM="0" VARIABLE="C_0_30"/>
                <BindNode BINDTYPE="storage" BRAM="4" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="" RTLNAME="C_0_31_U" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:275" STORAGESIZE="32 1064 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_t2p array" URAM="0" VARIABLE="C_0_31"/>
                <BindNode BINDTYPE="storage" BRAM="4" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="" RTLNAME="C_0_32_U" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:275" STORAGESIZE="32 1064 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_t2p array" URAM="0" VARIABLE="C_0_32"/>
                <BindNode BINDTYPE="storage" BRAM="4" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="" RTLNAME="C_0_33_U" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:275" STORAGESIZE="32 1064 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_t2p array" URAM="0" VARIABLE="C_0_33"/>
                <BindNode BINDTYPE="storage" BRAM="4" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="" RTLNAME="C_0_34_U" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:275" STORAGESIZE="32 1064 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_t2p array" URAM="0" VARIABLE="C_0_34"/>
                <BindNode BINDTYPE="storage" BRAM="4" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="" RTLNAME="C_0_35_U" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:275" STORAGESIZE="32 1064 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_t2p array" URAM="0" VARIABLE="C_0_35"/>
                <BindNode BINDTYPE="storage" BRAM="4" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="" RTLNAME="C_0_36_U" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:275" STORAGESIZE="32 1064 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_t2p array" URAM="0" VARIABLE="C_0_36"/>
                <BindNode BINDTYPE="storage" BRAM="4" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="" RTLNAME="C_0_37_U" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:275" STORAGESIZE="32 1064 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_t2p array" URAM="0" VARIABLE="C_0_37"/>
                <BindNode BINDTYPE="storage" BRAM="4" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="" RTLNAME="C_0_38_U" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:275" STORAGESIZE="32 1064 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_t2p array" URAM="0" VARIABLE="C_0_38"/>
                <BindNode BINDTYPE="storage" BRAM="4" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="" RTLNAME="C_0_39_U" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:275" STORAGESIZE="32 1064 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_t2p array" URAM="0" VARIABLE="C_0_39"/>
                <BindNode BINDTYPE="storage" BRAM="4" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="" RTLNAME="C_1_U" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:278" STORAGESIZE="32 1064 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_t2p array" URAM="0" VARIABLE="C_1"/>
                <BindNode BINDTYPE="storage" BRAM="4" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="" RTLNAME="C_1_1_U" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:278" STORAGESIZE="32 1064 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_t2p array" URAM="0" VARIABLE="C_1_1"/>
                <BindNode BINDTYPE="storage" BRAM="4" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="" RTLNAME="C_1_2_U" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:278" STORAGESIZE="32 1064 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_t2p array" URAM="0" VARIABLE="C_1_2"/>
                <BindNode BINDTYPE="storage" BRAM="4" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="" RTLNAME="C_1_3_U" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:278" STORAGESIZE="32 1064 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_t2p array" URAM="0" VARIABLE="C_1_3"/>
                <BindNode BINDTYPE="storage" BRAM="4" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="" RTLNAME="C_1_4_U" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:278" STORAGESIZE="32 1064 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_t2p array" URAM="0" VARIABLE="C_1_4"/>
                <BindNode BINDTYPE="storage" BRAM="4" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="" RTLNAME="C_1_5_U" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:278" STORAGESIZE="32 1064 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_t2p array" URAM="0" VARIABLE="C_1_5"/>
                <BindNode BINDTYPE="storage" BRAM="4" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="" RTLNAME="C_1_6_U" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:278" STORAGESIZE="32 1064 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_t2p array" URAM="0" VARIABLE="C_1_6"/>
                <BindNode BINDTYPE="storage" BRAM="4" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="" RTLNAME="C_1_7_U" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:278" STORAGESIZE="32 1064 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_t2p array" URAM="0" VARIABLE="C_1_7"/>
                <BindNode BINDTYPE="storage" BRAM="4" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="" RTLNAME="C_1_8_U" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:278" STORAGESIZE="32 1064 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_t2p array" URAM="0" VARIABLE="C_1_8"/>
                <BindNode BINDTYPE="storage" BRAM="4" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="" RTLNAME="C_1_9_U" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:278" STORAGESIZE="32 1064 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_t2p array" URAM="0" VARIABLE="C_1_9"/>
                <BindNode BINDTYPE="storage" BRAM="4" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="" RTLNAME="C_1_10_U" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:278" STORAGESIZE="32 1064 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_t2p array" URAM="0" VARIABLE="C_1_10"/>
                <BindNode BINDTYPE="storage" BRAM="4" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="" RTLNAME="C_1_11_U" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:278" STORAGESIZE="32 1064 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_t2p array" URAM="0" VARIABLE="C_1_11"/>
                <BindNode BINDTYPE="storage" BRAM="4" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="" RTLNAME="C_1_12_U" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:278" STORAGESIZE="32 1064 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_t2p array" URAM="0" VARIABLE="C_1_12"/>
                <BindNode BINDTYPE="storage" BRAM="4" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="" RTLNAME="C_1_13_U" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:278" STORAGESIZE="32 1064 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_t2p array" URAM="0" VARIABLE="C_1_13"/>
                <BindNode BINDTYPE="storage" BRAM="4" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="" RTLNAME="C_1_14_U" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:278" STORAGESIZE="32 1064 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_t2p array" URAM="0" VARIABLE="C_1_14"/>
                <BindNode BINDTYPE="storage" BRAM="4" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="" RTLNAME="C_1_15_U" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:278" STORAGESIZE="32 1064 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_t2p array" URAM="0" VARIABLE="C_1_15"/>
                <BindNode BINDTYPE="storage" BRAM="4" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="" RTLNAME="C_1_16_U" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:278" STORAGESIZE="32 1064 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_t2p array" URAM="0" VARIABLE="C_1_16"/>
                <BindNode BINDTYPE="storage" BRAM="4" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="" RTLNAME="C_1_17_U" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:278" STORAGESIZE="32 1064 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_t2p array" URAM="0" VARIABLE="C_1_17"/>
                <BindNode BINDTYPE="storage" BRAM="4" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="" RTLNAME="C_1_18_U" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:278" STORAGESIZE="32 1064 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_t2p array" URAM="0" VARIABLE="C_1_18"/>
                <BindNode BINDTYPE="storage" BRAM="4" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="" RTLNAME="C_1_19_U" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:278" STORAGESIZE="32 1064 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_t2p array" URAM="0" VARIABLE="C_1_19"/>
                <BindNode BINDTYPE="storage" BRAM="4" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="" RTLNAME="C_1_20_U" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:278" STORAGESIZE="32 1064 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_t2p array" URAM="0" VARIABLE="C_1_20"/>
                <BindNode BINDTYPE="storage" BRAM="4" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="" RTLNAME="C_1_21_U" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:278" STORAGESIZE="32 1064 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_t2p array" URAM="0" VARIABLE="C_1_21"/>
                <BindNode BINDTYPE="storage" BRAM="4" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="" RTLNAME="C_1_22_U" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:278" STORAGESIZE="32 1064 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_t2p array" URAM="0" VARIABLE="C_1_22"/>
                <BindNode BINDTYPE="storage" BRAM="4" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="" RTLNAME="C_1_23_U" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:278" STORAGESIZE="32 1064 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_t2p array" URAM="0" VARIABLE="C_1_23"/>
                <BindNode BINDTYPE="storage" BRAM="4" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="" RTLNAME="C_1_24_U" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:278" STORAGESIZE="32 1064 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_t2p array" URAM="0" VARIABLE="C_1_24"/>
                <BindNode BINDTYPE="storage" BRAM="4" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="" RTLNAME="C_1_25_U" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:278" STORAGESIZE="32 1064 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_t2p array" URAM="0" VARIABLE="C_1_25"/>
                <BindNode BINDTYPE="storage" BRAM="4" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="" RTLNAME="C_1_26_U" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:278" STORAGESIZE="32 1064 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_t2p array" URAM="0" VARIABLE="C_1_26"/>
                <BindNode BINDTYPE="storage" BRAM="4" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="" RTLNAME="C_1_27_U" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:278" STORAGESIZE="32 1064 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_t2p array" URAM="0" VARIABLE="C_1_27"/>
                <BindNode BINDTYPE="storage" BRAM="4" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="" RTLNAME="C_1_28_U" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:278" STORAGESIZE="32 1064 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_t2p array" URAM="0" VARIABLE="C_1_28"/>
                <BindNode BINDTYPE="storage" BRAM="4" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="" RTLNAME="C_1_29_U" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:278" STORAGESIZE="32 1064 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_t2p array" URAM="0" VARIABLE="C_1_29"/>
                <BindNode BINDTYPE="storage" BRAM="4" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="" RTLNAME="C_1_30_U" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:278" STORAGESIZE="32 1064 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_t2p array" URAM="0" VARIABLE="C_1_30"/>
                <BindNode BINDTYPE="storage" BRAM="4" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="" RTLNAME="C_1_31_U" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:278" STORAGESIZE="32 1064 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_t2p array" URAM="0" VARIABLE="C_1_31"/>
                <BindNode BINDTYPE="storage" BRAM="4" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="" RTLNAME="C_1_32_U" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:278" STORAGESIZE="32 1064 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_t2p array" URAM="0" VARIABLE="C_1_32"/>
                <BindNode BINDTYPE="storage" BRAM="4" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="" RTLNAME="C_1_33_U" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:278" STORAGESIZE="32 1064 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_t2p array" URAM="0" VARIABLE="C_1_33"/>
                <BindNode BINDTYPE="storage" BRAM="4" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="" RTLNAME="C_1_34_U" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:278" STORAGESIZE="32 1064 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_t2p array" URAM="0" VARIABLE="C_1_34"/>
                <BindNode BINDTYPE="storage" BRAM="4" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="" RTLNAME="C_1_35_U" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:278" STORAGESIZE="32 1064 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_t2p array" URAM="0" VARIABLE="C_1_35"/>
                <BindNode BINDTYPE="storage" BRAM="4" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="" RTLNAME="C_1_36_U" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:278" STORAGESIZE="32 1064 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_t2p array" URAM="0" VARIABLE="C_1_36"/>
                <BindNode BINDTYPE="storage" BRAM="4" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="" RTLNAME="C_1_37_U" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:278" STORAGESIZE="32 1064 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_t2p array" URAM="0" VARIABLE="C_1_37"/>
                <BindNode BINDTYPE="storage" BRAM="4" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="" RTLNAME="C_1_38_U" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:278" STORAGESIZE="32 1064 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_t2p array" URAM="0" VARIABLE="C_1_38"/>
                <BindNode BINDTYPE="storage" BRAM="4" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="" RTLNAME="C_1_39_U" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:278" STORAGESIZE="32 1064 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_t2p array" URAM="0" VARIABLE="C_1_39"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_285_1" OPTYPE="add" PRAGMA="" RTLNAME="j0_2_fu_1556_p2" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:292" STORAGESUBTYPE="" URAM="0" VARIABLE="j0_2"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>store_vF_for_task3</Name>
            <Loops>
                <VITIS_LOOP_144_1/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>4.55</TargetClockPeriod>
                    <ClockUncertainty>1.23</ClockUncertainty>
                    <EstimatedClockPeriod>3.318</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>5202</Best-caseLatency>
                    <Average-caseLatency>5202</Average-caseLatency>
                    <Worst-caseLatency>5202</Worst-caseLatency>
                    <Best-caseRealTimeLatency>23.643 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>23.643 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>23.643 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>5202</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_144_1>
                        <Name>VITIS_LOOP_144_1</Name>
                        <Slack>3.32</Slack>
                        <TripCount>5130</TripCount>
                        <Latency>5200</Latency>
                        <AbsoluteTimeLatency>23.634 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>72</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_144_1>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:144</SourceLocation>
                    <SummaryOfLoopViolations>
                        <VITIS_LOOP_144_1>
                            <Name>VITIS_LOOP_144_1</Name>
                            <IssueType>-</IssueType>
                            <ViolationType>-</ViolationType>
                            <SourceLocation>/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:144</SourceLocation>
                        </VITIS_LOOP_144_1>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>539</FF>
                    <AVAIL_FF>2607360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>189</LUT>
                    <AVAIL_LUT>1303680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>4032</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>9024</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_144_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln144_fu_140_p2" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:144" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln144"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>store_vG_for_task5</Name>
            <Loops>
                <VITIS_LOOP_187_1/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>4.55</TargetClockPeriod>
                    <ClockUncertainty>1.23</ClockUncertainty>
                    <EstimatedClockPeriod>3.318</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>4931</Best-caseLatency>
                    <Average-caseLatency>4931</Average-caseLatency>
                    <Worst-caseLatency>4931</Worst-caseLatency>
                    <Best-caseRealTimeLatency>22.411 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>22.411 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>22.411 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>4931</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_187_1>
                        <Name>VITIS_LOOP_187_1</Name>
                        <Slack>3.32</Slack>
                        <TripCount>4860</TripCount>
                        <Latency>4929</Latency>
                        <AbsoluteTimeLatency>22.402 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>71</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_187_1>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:187</SourceLocation>
                    <SummaryOfLoopViolations>
                        <VITIS_LOOP_187_1>
                            <Name>VITIS_LOOP_187_1</Name>
                            <IssueType>-</IssueType>
                            <ViolationType>-</ViolationType>
                            <SourceLocation>/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:187</SourceLocation>
                        </VITIS_LOOP_187_1>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>797</FF>
                    <AVAIL_FF>2607360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>180</LUT>
                    <AVAIL_LUT>1303680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>4032</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>9024</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_187_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln187_fu_144_p2" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:187" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln187"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>store_vE_for_task1</Name>
            <Loops>
                <VITIS_LOOP_222_1/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>4.55</TargetClockPeriod>
                    <ClockUncertainty>1.23</ClockUncertainty>
                    <EstimatedClockPeriod>3.318</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>2231</Best-caseLatency>
                    <Average-caseLatency>2231</Average-caseLatency>
                    <Worst-caseLatency>2231</Worst-caseLatency>
                    <Best-caseRealTimeLatency>10.140 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>10.140 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>10.140 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>2231</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_222_1>
                        <Name>VITIS_LOOP_222_1</Name>
                        <Slack>3.32</Slack>
                        <TripCount>2160</TripCount>
                        <Latency>2229</Latency>
                        <AbsoluteTimeLatency>10.131 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>71</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_222_1>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:222</SourceLocation>
                    <SummaryOfLoopViolations>
                        <VITIS_LOOP_222_1>
                            <Name>VITIS_LOOP_222_1</Name>
                            <IssueType>-</IssueType>
                            <ViolationType>-</ViolationType>
                            <SourceLocation>/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:222</SourceLocation>
                        </VITIS_LOOP_222_1>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>1308</FF>
                    <AVAIL_FF>2607360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>177</LUT>
                    <AVAIL_LUT>1303680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>4032</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>9024</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_222_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln222_fu_146_p2" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:222" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln222"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>kernel_nlp_slr0</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>4.55</TargetClockPeriod>
                    <ClockUncertainty>1.23</ClockUncertainty>
                    <EstimatedClockPeriod>3.318</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>48016</Best-caseLatency>
                    <Average-caseLatency>48016</Average-caseLatency>
                    <Worst-caseLatency>54598</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.218 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.218 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.248 ms</Worst-caseRealTimeLatency>
                    <DataflowPipelineThroughput>
                        <range>
                            <min>33530</min>
                            <max>54526</max>
                        </range>
                    </DataflowPipelineThroughput>
                    <PipelineInitiationInterval>33530 ~ 54526</PipelineInitiationInterval>
                    <PipelineType>dataflow</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:619</SourceLocation>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <BRAM_18K>519</BRAM_18K>
                    <AVAIL_BRAM>4032</AVAIL_BRAM>
                    <UTIL_BRAM>12</UTIL_BRAM>
                    <DSP>1450</DSP>
                    <AVAIL_DSP>9024</AVAIL_DSP>
                    <UTIL_DSP>16</UTIL_DSP>
                    <FF>267296</FF>
                    <AVAIL_FF>2607360</AVAIL_FF>
                    <UTIL_FF>10</UTIL_FF>
                    <LUT>214200</LUT>
                    <AVAIL_LUT>1303680</AVAIL_LUT>
                    <UTIL_LUT>16</UTIL_LUT>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="vF_for_task3_c_U" SOURCE="/scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:619" STORAGESIZE="64 4 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="vF_for_task3_c"/>
                <BindNode BINDTYPE="storage" BRAM="15" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="memory" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="fifo_C_from_off_chip_to_S3_U" SOURCE=":0" STORAGESIZE="512 1024 1" STORAGESUBTYPE="stream" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="fifo_C_from_off_chip_to_S3"/>
                <BindNode BINDTYPE="storage" BRAM="8" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="memory" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="fifo_D_from_off_chip_to_S3_U" SOURCE=":0" STORAGESIZE="256 1024 1" STORAGESUBTYPE="stream" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="fifo_D_from_off_chip_to_S3"/>
                <BindNode BINDTYPE="storage" BRAM="8" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="memory" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="fifo_F_to_off_chip_U" SOURCE=":0" STORAGESIZE="256 1024 1" STORAGESUBTYPE="stream" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="fifo_F_to_off_chip"/>
                <BindNode BINDTYPE="adapter" BRAM="0" BUNDLEDNAME="control" DISPNAME="bind_adapter " DSP="0" ID="" IMPL="" LATENCY="" LOOP="" OPTYPE="" PRAGMA="" RTLNAME="control_s_axi_U" SOURCE="" STORAGESIZE="" STORAGESUBTYPE="s_axilite" STORAGEUSAGE="interface" URAM="0" VARIABLE=""/>
                <BindNode BINDTYPE="adapter" BRAM="30" BUNDLEDNAME="kernel_vA_for_task1" DISPNAME="bind_adapter " DSP="0" ID="" IMPL="" LATENCY="" LOOP="" OPTYPE="" PRAGMA="" RTLNAME="kernel_vA_for_task1_m_axi_U" SOURCE="" STORAGESIZE="" STORAGESUBTYPE="m_axi" STORAGEUSAGE="interface" URAM="0" VARIABLE=""/>
                <BindNode BINDTYPE="adapter" BRAM="30" BUNDLEDNAME="kernel_vB_for_task1" DISPNAME="bind_adapter " DSP="0" ID="" IMPL="" LATENCY="" LOOP="" OPTYPE="" PRAGMA="" RTLNAME="kernel_vB_for_task1_m_axi_U" SOURCE="" STORAGESIZE="" STORAGESUBTYPE="m_axi" STORAGEUSAGE="interface" URAM="0" VARIABLE=""/>
                <BindNode BINDTYPE="adapter" BRAM="30" BUNDLEDNAME="kernel_vC_for_task3" DISPNAME="bind_adapter " DSP="0" ID="" IMPL="" LATENCY="" LOOP="" OPTYPE="" PRAGMA="" RTLNAME="kernel_vC_for_task3_m_axi_U" SOURCE="" STORAGESIZE="" STORAGESUBTYPE="m_axi" STORAGEUSAGE="interface" URAM="0" VARIABLE=""/>
                <BindNode BINDTYPE="adapter" BRAM="16" BUNDLEDNAME="kernel_vD_for_task3" DISPNAME="bind_adapter " DSP="0" ID="" IMPL="" LATENCY="" LOOP="" OPTYPE="" PRAGMA="" RTLNAME="kernel_vD_for_task3_m_axi_U" SOURCE="" STORAGESIZE="" STORAGESUBTYPE="m_axi" STORAGEUSAGE="interface" URAM="0" VARIABLE=""/>
                <BindNode BINDTYPE="adapter" BRAM="30" BUNDLEDNAME="kernel_vE_for_task1" DISPNAME="bind_adapter " DSP="0" ID="" IMPL="" LATENCY="" LOOP="" OPTYPE="" PRAGMA="" RTLNAME="kernel_vE_for_task1_m_axi_U" SOURCE="" STORAGESIZE="" STORAGESUBTYPE="m_axi" STORAGEUSAGE="interface" URAM="0" VARIABLE=""/>
                <BindNode BINDTYPE="adapter" BRAM="16" BUNDLEDNAME="kernel_vF_for_task3" DISPNAME="bind_adapter " DSP="0" ID="" IMPL="" LATENCY="" LOOP="" OPTYPE="" PRAGMA="" RTLNAME="kernel_vF_for_task3_m_axi_U" SOURCE="" STORAGESIZE="" STORAGESUBTYPE="m_axi" STORAGEUSAGE="interface" URAM="0" VARIABLE=""/>
                <BindNode BINDTYPE="adapter" BRAM="16" BUNDLEDNAME="kernel_vG_for_task5" DISPNAME="bind_adapter " DSP="0" ID="" IMPL="" LATENCY="" LOOP="" OPTYPE="" PRAGMA="" RTLNAME="kernel_vG_for_task5_m_axi_U" SOURCE="" STORAGESIZE="" STORAGESUBTYPE="m_axi" STORAGEUSAGE="interface" URAM="0" VARIABLE=""/>
            </BindNodes>
        </Module>
    </ModuleInformation>
    <FIFOInformation>
        <FIFOInst>
            <Name>fifo_C_from_off_chip_to_S3_U</Name>
            <ParentInst/>
            <StaticDepth>1024</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
        <FIFOInst>
            <Name>fifo_D_from_off_chip_to_S3_U</Name>
            <ParentInst/>
            <StaticDepth>1024</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
        <FIFOInst>
            <Name>fifo_F_to_off_chip_U</Name>
            <ParentInst/>
            <StaticDepth>1024</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
    </FIFOInformation>
    <UserConfigCommands>
        <config_compile unsafe_math_optimizations="1"/>
        <config_export format="xo" ipname="kernel_nlp_slr0"/>
    </UserConfigCommands>
    <Args>
        <Arg ArgName="vE_for_task1" index="0" direction="out" srcType="vector&lt;float, 16&gt;*" srcSize="512">
            <hwRefs>
                <hwRef type="interface" interface="m_axi_kernel_vE_for_task1" name="" usage="data" direction="out"/>
                <hwRef type="register" interface="s_axi_control" name="vE_for_task1_1" usage="address" direction="in"/>
                <hwRef type="register" interface="s_axi_control" name="vE_for_task1_2" usage="address" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="vA_for_task1" index="1" direction="in" srcType="vector&lt;float, 16&gt;*" srcSize="512">
            <hwRefs>
                <hwRef type="interface" interface="m_axi_kernel_vA_for_task1" name="" usage="data" direction="in"/>
                <hwRef type="register" interface="s_axi_control" name="vA_for_task1_1" usage="address" direction="in"/>
                <hwRef type="register" interface="s_axi_control" name="vA_for_task1_2" usage="address" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="vB_for_task1" index="2" direction="in" srcType="vector&lt;float, 16&gt;*" srcSize="512">
            <hwRefs>
                <hwRef type="interface" interface="m_axi_kernel_vB_for_task1" name="" usage="data" direction="in"/>
                <hwRef type="register" interface="s_axi_control" name="vB_for_task1_1" usage="address" direction="in"/>
                <hwRef type="register" interface="s_axi_control" name="vB_for_task1_2" usage="address" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="vF_for_task3" index="3" direction="out" srcType="vector&lt;float, 8&gt;*" srcSize="256">
            <hwRefs>
                <hwRef type="interface" interface="m_axi_kernel_vF_for_task3" name="" usage="data" direction="out"/>
                <hwRef type="register" interface="s_axi_control" name="vF_for_task3_1" usage="address" direction="in"/>
                <hwRef type="register" interface="s_axi_control" name="vF_for_task3_2" usage="address" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="vC_for_task3" index="4" direction="in" srcType="vector&lt;float, 16&gt;*" srcSize="512">
            <hwRefs>
                <hwRef type="interface" interface="m_axi_kernel_vC_for_task3" name="" usage="data" direction="in"/>
                <hwRef type="register" interface="s_axi_control" name="vC_for_task3_1" usage="address" direction="in"/>
                <hwRef type="register" interface="s_axi_control" name="vC_for_task3_2" usage="address" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="vD_for_task3" index="5" direction="in" srcType="vector&lt;float, 8&gt;*" srcSize="256">
            <hwRefs>
                <hwRef type="interface" interface="m_axi_kernel_vD_for_task3" name="" usage="data" direction="in"/>
                <hwRef type="register" interface="s_axi_control" name="vD_for_task3_1" usage="address" direction="in"/>
                <hwRef type="register" interface="s_axi_control" name="vD_for_task3_2" usage="address" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="vG_for_task5" index="6" direction="out" srcType="vector&lt;float, 8&gt;*" srcSize="256">
            <hwRefs>
                <hwRef type="interface" interface="m_axi_kernel_vG_for_task5" name="" usage="data" direction="out"/>
                <hwRef type="register" interface="s_axi_control" name="vG_for_task5_1" usage="address" direction="in"/>
                <hwRef type="register" interface="s_axi_control" name="vG_for_task5_2" usage="address" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="fifo_B_from_off_chip_to_S1" index="7" direction="out" srcType="stream&lt;hls::axis&lt;ap_uint&lt;512&gt;, 0, 0, 0, '8', false&gt;, 0&gt;&amp;" srcSize="1024">
            <hwRefs>
                <hwRef type="interface" interface="fifo_B_from_off_chip_to_S1" name="" usage="data" direction="out"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="fifo_A_from_off_chip_to_S1" index="8" direction="out" srcType="stream&lt;hls::axis&lt;ap_uint&lt;512&gt;, 0, 0, 0, '8', false&gt;, 0&gt;&amp;" srcSize="1024">
            <hwRefs>
                <hwRef type="interface" interface="fifo_A_from_off_chip_to_S1" name="" usage="data" direction="out"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="fifo_G_to_off_chip" index="9" direction="in" srcType="stream&lt;hls::axis&lt;ap_uint&lt;256&gt;, 0, 0, 0, '8', false&gt;, 0&gt;&amp;" srcSize="512">
            <hwRefs>
                <hwRef type="interface" interface="fifo_G_to_off_chip" name="" usage="data" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="fifo_E_to_off_chip" index="10" direction="in" srcType="stream&lt;hls::axis&lt;ap_uint&lt;512&gt;, 0, 0, 0, '8', false&gt;, 0&gt;&amp;" srcSize="1024">
            <hwRefs>
                <hwRef type="interface" interface="fifo_E_to_off_chip" name="" usage="data" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="fifo_F_from_task3_to_task5" index="11" direction="out" srcType="stream&lt;hls::axis&lt;ap_uint&lt;256&gt;, 0, 0, 0, '8', false&gt;, 0&gt;&amp;" srcSize="512">
            <hwRefs>
                <hwRef type="interface" interface="fifo_F_from_task3_to_task5" name="" usage="data" direction="out"/>
            </hwRefs>
        </Arg>
    </Args>
    <Interfaces>
        <Interface InterfaceName="s_axi_control" type="axi4lite" busTypeName="aximm" mode="slave" dataWidth="32" addrWidth="7" portPrefix="s_axi_control_" paramPrefix="C_S_AXI_CONTROL_">
            <ports>
                <port>s_axi_control_ARADDR</port>
                <port>s_axi_control_ARREADY</port>
                <port>s_axi_control_ARVALID</port>
                <port>s_axi_control_AWADDR</port>
                <port>s_axi_control_AWREADY</port>
                <port>s_axi_control_AWVALID</port>
                <port>s_axi_control_BREADY</port>
                <port>s_axi_control_BRESP</port>
                <port>s_axi_control_BVALID</port>
                <port>s_axi_control_RDATA</port>
                <port>s_axi_control_RREADY</port>
                <port>s_axi_control_RRESP</port>
                <port>s_axi_control_RVALID</port>
                <port>s_axi_control_WDATA</port>
                <port>s_axi_control_WREADY</port>
                <port>s_axi_control_WSTRB</port>
                <port>s_axi_control_WVALID</port>
            </ports>
            <registers>
                <register offset="0x00" name="CTRL" access="RW" description="Control signals" range="32">
                    <fields>
                        <field offset="0" width="1" name="AP_START" access="RW" description="Control signal Register for 'ap_start'."/>
                        <field offset="1" width="1" name="AP_DONE" access="R" description="Control signal Register for 'ap_done'."/>
                        <field offset="2" width="1" name="AP_IDLE" access="R" description="Control signal Register for 'ap_idle'."/>
                        <field offset="3" width="1" name="AP_READY" access="R" description="Control signal Register for 'ap_ready'."/>
                        <field offset="4" width="1" name="AP_CONTINUE" access="R" description="Control signal Register for 'ap_continue'."/>
                        <field offset="5" width="2" name="RESERVED_1" access="R" description="Reserved.  0s on read."/>
                        <field offset="7" width="1" name="AUTO_RESTART" access="RW" description="Control signal Register for 'auto_restart'."/>
                        <field offset="8" width="1" name="RESERVED_2" access="R" description="Reserved.  0s on read."/>
                        <field offset="9" width="1" name="INTERRUPT" access="R" description="Control signal Register for 'interrupt'."/>
                        <field offset="10" width="22" name="RESERVED_3" access="R" description="Reserved.  0s on read."/>
                    </fields>
                </register>
                <register offset="0x04" name="GIER" access="RW" description="Global Interrupt Enable Register" range="32">
                    <fields>
                        <field offset="0" width="1" name="Enable" access="RW" description="Master enable for the device interrupt output to the system interrupt controller: 0 = Disabled, 1 = Enabled"/>
                        <field offset="1" width="31" name="RESERVED" access="R" description="Reserved.  0s on read."/>
                    </fields>
                </register>
                <register offset="0x08" name="IP_IER" access="RW" description="IP Interrupt Enable Register" range="32">
                    <fields>
                        <field offset="0" width="1" name="CHAN0_INT_EN" access="RW" description="Enable Channel 0 (ap_done) Interrupt.  0 = Disabled, 1 = Enabled."/>
                        <field offset="1" width="1" name="CHAN1_INT_EN" access="RW" description="Enable Channel 1 (ap_ready) Interrupt.  0 = Disabled, 1 = Enabled."/>
                        <field offset="2" width="30" name="RESERVED_0" access="R" description="Reserved.  0s on read."/>
                    </fields>
                </register>
                <register offset="0x0c" name="IP_ISR" access="RW" description="IP Interrupt Status Register" range="32">
                    <fields>
                        <field offset="0" width="1" name="CHAN0_INT_ST" access="RTOW" description="Channel 0 (ap_done) Interrupt Status. 0 = No Channel 0 interrupt, 1 = Channel 0 interrupt."/>
                        <field offset="1" width="1" name="CHAN1_INT_ST" access="RTOW" description="Channel 1 (ap_ready) Interrupt Status. 0 = No Channel 1 interrupt, 1 = Channel 1 interrupt."/>
                        <field offset="2" width="30" name="RESERVED_0" access="R" description="Reserved.  0s on read."/>
                    </fields>
                </register>
                <register offset="0x10" name="vE_for_task1_1" access="W" description="Data signal of vE_for_task1" range="32">
                    <fields>
                        <field offset="0" width="32" name="vE_for_task1" access="W" description="Bit 31 to 0 of vE_for_task1"/>
                    </fields>
                </register>
                <register offset="0x14" name="vE_for_task1_2" access="W" description="Data signal of vE_for_task1" range="32">
                    <fields>
                        <field offset="0" width="32" name="vE_for_task1" access="W" description="Bit 63 to 32 of vE_for_task1"/>
                    </fields>
                </register>
                <register offset="0x1c" name="vA_for_task1_1" access="W" description="Data signal of vA_for_task1" range="32">
                    <fields>
                        <field offset="0" width="32" name="vA_for_task1" access="W" description="Bit 31 to 0 of vA_for_task1"/>
                    </fields>
                </register>
                <register offset="0x20" name="vA_for_task1_2" access="W" description="Data signal of vA_for_task1" range="32">
                    <fields>
                        <field offset="0" width="32" name="vA_for_task1" access="W" description="Bit 63 to 32 of vA_for_task1"/>
                    </fields>
                </register>
                <register offset="0x28" name="vB_for_task1_1" access="W" description="Data signal of vB_for_task1" range="32">
                    <fields>
                        <field offset="0" width="32" name="vB_for_task1" access="W" description="Bit 31 to 0 of vB_for_task1"/>
                    </fields>
                </register>
                <register offset="0x2c" name="vB_for_task1_2" access="W" description="Data signal of vB_for_task1" range="32">
                    <fields>
                        <field offset="0" width="32" name="vB_for_task1" access="W" description="Bit 63 to 32 of vB_for_task1"/>
                    </fields>
                </register>
                <register offset="0x34" name="vF_for_task3_1" access="W" description="Data signal of vF_for_task3" range="32">
                    <fields>
                        <field offset="0" width="32" name="vF_for_task3" access="W" description="Bit 31 to 0 of vF_for_task3"/>
                    </fields>
                </register>
                <register offset="0x38" name="vF_for_task3_2" access="W" description="Data signal of vF_for_task3" range="32">
                    <fields>
                        <field offset="0" width="32" name="vF_for_task3" access="W" description="Bit 63 to 32 of vF_for_task3"/>
                    </fields>
                </register>
                <register offset="0x40" name="vC_for_task3_1" access="W" description="Data signal of vC_for_task3" range="32">
                    <fields>
                        <field offset="0" width="32" name="vC_for_task3" access="W" description="Bit 31 to 0 of vC_for_task3"/>
                    </fields>
                </register>
                <register offset="0x44" name="vC_for_task3_2" access="W" description="Data signal of vC_for_task3" range="32">
                    <fields>
                        <field offset="0" width="32" name="vC_for_task3" access="W" description="Bit 63 to 32 of vC_for_task3"/>
                    </fields>
                </register>
                <register offset="0x4c" name="vD_for_task3_1" access="W" description="Data signal of vD_for_task3" range="32">
                    <fields>
                        <field offset="0" width="32" name="vD_for_task3" access="W" description="Bit 31 to 0 of vD_for_task3"/>
                    </fields>
                </register>
                <register offset="0x50" name="vD_for_task3_2" access="W" description="Data signal of vD_for_task3" range="32">
                    <fields>
                        <field offset="0" width="32" name="vD_for_task3" access="W" description="Bit 63 to 32 of vD_for_task3"/>
                    </fields>
                </register>
                <register offset="0x58" name="vG_for_task5_1" access="W" description="Data signal of vG_for_task5" range="32">
                    <fields>
                        <field offset="0" width="32" name="vG_for_task5" access="W" description="Bit 31 to 0 of vG_for_task5"/>
                    </fields>
                </register>
                <register offset="0x5c" name="vG_for_task5_2" access="W" description="Data signal of vG_for_task5" range="32">
                    <fields>
                        <field offset="0" width="32" name="vG_for_task5" access="W" description="Bit 63 to 32 of vG_for_task5"/>
                    </fields>
                </register>
            </registers>
            <constraints>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="16" argName="vE_for_task1"/>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="28" argName="vA_for_task1"/>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="40" argName="vB_for_task1"/>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="52" argName="vF_for_task3"/>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="64" argName="vC_for_task3"/>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="76" argName="vD_for_task3"/>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="88" argName="vG_for_task5"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="ap_clk" type="clock" busTypeName="clock" mode="slave">
            <busParams>
                <busParam busParamName="ASSOCIATED_BUSIF">s_axi_control:m_axi_kernel_vA_for_task1:m_axi_kernel_vB_for_task1:m_axi_kernel_vC_for_task3:m_axi_kernel_vD_for_task3:m_axi_kernel_vE_for_task1:m_axi_kernel_vF_for_task3:m_axi_kernel_vG_for_task5:fifo_B_from_off_chip_to_S1:fifo_A_from_off_chip_to_S1:fifo_G_to_off_chip:fifo_E_to_off_chip:fifo_F_from_task3_to_task5</busParam>
                <busParam busParamName="ASSOCIATED_RESET">ap_rst_n</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="ap_clk">CLK</portMap>
            </portMaps>
            <ports>
                <port>ap_clk</port>
            </ports>
        </Interface>
        <Interface InterfaceName="ap_rst_n" type="reset" busTypeName="reset" mode="slave">
            <busParams>
                <busParam busParamName="POLARITY">ACTIVE_LOW</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="ap_rst_n">RST</portMap>
            </portMaps>
            <ports>
                <port>ap_rst_n</port>
            </ports>
        </Interface>
        <Interface InterfaceName="interrupt" type="interrupt" busTypeName="interrupt" mode="master" dataWidth="1">
            <busParams>
                <busParam busParamName="SENSITIVITY">LEVEL_HIGH</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="interrupt">INTERRUPT</portMap>
            </portMaps>
            <ports>
                <port>interrupt</port>
            </ports>
        </Interface>
        <Interface InterfaceName="m_axi_kernel_vA_for_task1" type="axi4full" busTypeName="aximm" mode="master" dataWidth="512" addrWidth="64" portPrefix="m_axi_kernel_vA_for_task1_" paramPrefix="C_M_AXI_KERNEL_VA_FOR_TASK1_" preferredUsageValue="MEMORY">
            <busParams>
                <busParam busParamName="NUM_READ_OUTSTANDING">16</busParam>
                <busParam busParamName="NUM_WRITE_OUTSTANDING">16</busParam>
                <busParam busParamName="MAX_READ_BURST_LENGTH">16</busParam>
                <busParam busParamName="MAX_WRITE_BURST_LENGTH">16</busParam>
                <busParam busParamName="MAX_BURST_LENGTH">256</busParam>
                <busParam busParamName="PROTOCOL">AXI4</busParam>
                <busParam busParamName="READ_WRITE_MODE">READ_ONLY</busParam>
                <busParam busParamName="HAS_BURST">0</busParam>
                <busParam busParamName="SUPPORTS_NARROW_BURST">0</busParam>
            </busParams>
            <ports>
                <port>m_axi_kernel_vA_for_task1_ARADDR</port>
                <port>m_axi_kernel_vA_for_task1_ARBURST</port>
                <port>m_axi_kernel_vA_for_task1_ARCACHE</port>
                <port>m_axi_kernel_vA_for_task1_ARID</port>
                <port>m_axi_kernel_vA_for_task1_ARLEN</port>
                <port>m_axi_kernel_vA_for_task1_ARLOCK</port>
                <port>m_axi_kernel_vA_for_task1_ARPROT</port>
                <port>m_axi_kernel_vA_for_task1_ARQOS</port>
                <port>m_axi_kernel_vA_for_task1_ARREADY</port>
                <port>m_axi_kernel_vA_for_task1_ARREGION</port>
                <port>m_axi_kernel_vA_for_task1_ARSIZE</port>
                <port>m_axi_kernel_vA_for_task1_ARUSER</port>
                <port>m_axi_kernel_vA_for_task1_ARVALID</port>
                <port>m_axi_kernel_vA_for_task1_AWADDR</port>
                <port>m_axi_kernel_vA_for_task1_AWBURST</port>
                <port>m_axi_kernel_vA_for_task1_AWCACHE</port>
                <port>m_axi_kernel_vA_for_task1_AWID</port>
                <port>m_axi_kernel_vA_for_task1_AWLEN</port>
                <port>m_axi_kernel_vA_for_task1_AWLOCK</port>
                <port>m_axi_kernel_vA_for_task1_AWPROT</port>
                <port>m_axi_kernel_vA_for_task1_AWQOS</port>
                <port>m_axi_kernel_vA_for_task1_AWREADY</port>
                <port>m_axi_kernel_vA_for_task1_AWREGION</port>
                <port>m_axi_kernel_vA_for_task1_AWSIZE</port>
                <port>m_axi_kernel_vA_for_task1_AWUSER</port>
                <port>m_axi_kernel_vA_for_task1_AWVALID</port>
                <port>m_axi_kernel_vA_for_task1_BID</port>
                <port>m_axi_kernel_vA_for_task1_BREADY</port>
                <port>m_axi_kernel_vA_for_task1_BRESP</port>
                <port>m_axi_kernel_vA_for_task1_BUSER</port>
                <port>m_axi_kernel_vA_for_task1_BVALID</port>
                <port>m_axi_kernel_vA_for_task1_RDATA</port>
                <port>m_axi_kernel_vA_for_task1_RID</port>
                <port>m_axi_kernel_vA_for_task1_RLAST</port>
                <port>m_axi_kernel_vA_for_task1_RREADY</port>
                <port>m_axi_kernel_vA_for_task1_RRESP</port>
                <port>m_axi_kernel_vA_for_task1_RUSER</port>
                <port>m_axi_kernel_vA_for_task1_RVALID</port>
                <port>m_axi_kernel_vA_for_task1_WDATA</port>
                <port>m_axi_kernel_vA_for_task1_WID</port>
                <port>m_axi_kernel_vA_for_task1_WLAST</port>
                <port>m_axi_kernel_vA_for_task1_WREADY</port>
                <port>m_axi_kernel_vA_for_task1_WSTRB</port>
                <port>m_axi_kernel_vA_for_task1_WUSER</port>
                <port>m_axi_kernel_vA_for_task1_WVALID</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="m_axi" register_option="0" offset="slave" latency="64" num_read_outstanding="16" num_write_outstanding="16" max_read_burst_length="16" max_write_burst_length="16" max_widen_bitwidth="512" argName="vA_for_task1"/>
                <constraint constraint_type="bitwidth" orig_bitwidth="512" final_bitwidth="512" argName="vA_for_task1"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="m_axi_kernel_vB_for_task1" type="axi4full" busTypeName="aximm" mode="master" dataWidth="512" addrWidth="64" portPrefix="m_axi_kernel_vB_for_task1_" paramPrefix="C_M_AXI_KERNEL_VB_FOR_TASK1_" preferredUsageValue="MEMORY">
            <busParams>
                <busParam busParamName="NUM_READ_OUTSTANDING">16</busParam>
                <busParam busParamName="NUM_WRITE_OUTSTANDING">16</busParam>
                <busParam busParamName="MAX_READ_BURST_LENGTH">16</busParam>
                <busParam busParamName="MAX_WRITE_BURST_LENGTH">16</busParam>
                <busParam busParamName="MAX_BURST_LENGTH">256</busParam>
                <busParam busParamName="PROTOCOL">AXI4</busParam>
                <busParam busParamName="READ_WRITE_MODE">READ_ONLY</busParam>
                <busParam busParamName="HAS_BURST">0</busParam>
                <busParam busParamName="SUPPORTS_NARROW_BURST">0</busParam>
            </busParams>
            <ports>
                <port>m_axi_kernel_vB_for_task1_ARADDR</port>
                <port>m_axi_kernel_vB_for_task1_ARBURST</port>
                <port>m_axi_kernel_vB_for_task1_ARCACHE</port>
                <port>m_axi_kernel_vB_for_task1_ARID</port>
                <port>m_axi_kernel_vB_for_task1_ARLEN</port>
                <port>m_axi_kernel_vB_for_task1_ARLOCK</port>
                <port>m_axi_kernel_vB_for_task1_ARPROT</port>
                <port>m_axi_kernel_vB_for_task1_ARQOS</port>
                <port>m_axi_kernel_vB_for_task1_ARREADY</port>
                <port>m_axi_kernel_vB_for_task1_ARREGION</port>
                <port>m_axi_kernel_vB_for_task1_ARSIZE</port>
                <port>m_axi_kernel_vB_for_task1_ARUSER</port>
                <port>m_axi_kernel_vB_for_task1_ARVALID</port>
                <port>m_axi_kernel_vB_for_task1_AWADDR</port>
                <port>m_axi_kernel_vB_for_task1_AWBURST</port>
                <port>m_axi_kernel_vB_for_task1_AWCACHE</port>
                <port>m_axi_kernel_vB_for_task1_AWID</port>
                <port>m_axi_kernel_vB_for_task1_AWLEN</port>
                <port>m_axi_kernel_vB_for_task1_AWLOCK</port>
                <port>m_axi_kernel_vB_for_task1_AWPROT</port>
                <port>m_axi_kernel_vB_for_task1_AWQOS</port>
                <port>m_axi_kernel_vB_for_task1_AWREADY</port>
                <port>m_axi_kernel_vB_for_task1_AWREGION</port>
                <port>m_axi_kernel_vB_for_task1_AWSIZE</port>
                <port>m_axi_kernel_vB_for_task1_AWUSER</port>
                <port>m_axi_kernel_vB_for_task1_AWVALID</port>
                <port>m_axi_kernel_vB_for_task1_BID</port>
                <port>m_axi_kernel_vB_for_task1_BREADY</port>
                <port>m_axi_kernel_vB_for_task1_BRESP</port>
                <port>m_axi_kernel_vB_for_task1_BUSER</port>
                <port>m_axi_kernel_vB_for_task1_BVALID</port>
                <port>m_axi_kernel_vB_for_task1_RDATA</port>
                <port>m_axi_kernel_vB_for_task1_RID</port>
                <port>m_axi_kernel_vB_for_task1_RLAST</port>
                <port>m_axi_kernel_vB_for_task1_RREADY</port>
                <port>m_axi_kernel_vB_for_task1_RRESP</port>
                <port>m_axi_kernel_vB_for_task1_RUSER</port>
                <port>m_axi_kernel_vB_for_task1_RVALID</port>
                <port>m_axi_kernel_vB_for_task1_WDATA</port>
                <port>m_axi_kernel_vB_for_task1_WID</port>
                <port>m_axi_kernel_vB_for_task1_WLAST</port>
                <port>m_axi_kernel_vB_for_task1_WREADY</port>
                <port>m_axi_kernel_vB_for_task1_WSTRB</port>
                <port>m_axi_kernel_vB_for_task1_WUSER</port>
                <port>m_axi_kernel_vB_for_task1_WVALID</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="m_axi" register_option="0" offset="slave" latency="64" num_read_outstanding="16" num_write_outstanding="16" max_read_burst_length="16" max_write_burst_length="16" max_widen_bitwidth="512" argName="vB_for_task1"/>
                <constraint constraint_type="bitwidth" orig_bitwidth="512" final_bitwidth="512" argName="vB_for_task1"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="m_axi_kernel_vC_for_task3" type="axi4full" busTypeName="aximm" mode="master" dataWidth="512" addrWidth="64" portPrefix="m_axi_kernel_vC_for_task3_" paramPrefix="C_M_AXI_KERNEL_VC_FOR_TASK3_" preferredUsageValue="MEMORY">
            <busParams>
                <busParam busParamName="NUM_READ_OUTSTANDING">16</busParam>
                <busParam busParamName="NUM_WRITE_OUTSTANDING">16</busParam>
                <busParam busParamName="MAX_READ_BURST_LENGTH">16</busParam>
                <busParam busParamName="MAX_WRITE_BURST_LENGTH">16</busParam>
                <busParam busParamName="MAX_BURST_LENGTH">256</busParam>
                <busParam busParamName="PROTOCOL">AXI4</busParam>
                <busParam busParamName="READ_WRITE_MODE">READ_ONLY</busParam>
                <busParam busParamName="HAS_BURST">0</busParam>
                <busParam busParamName="SUPPORTS_NARROW_BURST">0</busParam>
            </busParams>
            <ports>
                <port>m_axi_kernel_vC_for_task3_ARADDR</port>
                <port>m_axi_kernel_vC_for_task3_ARBURST</port>
                <port>m_axi_kernel_vC_for_task3_ARCACHE</port>
                <port>m_axi_kernel_vC_for_task3_ARID</port>
                <port>m_axi_kernel_vC_for_task3_ARLEN</port>
                <port>m_axi_kernel_vC_for_task3_ARLOCK</port>
                <port>m_axi_kernel_vC_for_task3_ARPROT</port>
                <port>m_axi_kernel_vC_for_task3_ARQOS</port>
                <port>m_axi_kernel_vC_for_task3_ARREADY</port>
                <port>m_axi_kernel_vC_for_task3_ARREGION</port>
                <port>m_axi_kernel_vC_for_task3_ARSIZE</port>
                <port>m_axi_kernel_vC_for_task3_ARUSER</port>
                <port>m_axi_kernel_vC_for_task3_ARVALID</port>
                <port>m_axi_kernel_vC_for_task3_AWADDR</port>
                <port>m_axi_kernel_vC_for_task3_AWBURST</port>
                <port>m_axi_kernel_vC_for_task3_AWCACHE</port>
                <port>m_axi_kernel_vC_for_task3_AWID</port>
                <port>m_axi_kernel_vC_for_task3_AWLEN</port>
                <port>m_axi_kernel_vC_for_task3_AWLOCK</port>
                <port>m_axi_kernel_vC_for_task3_AWPROT</port>
                <port>m_axi_kernel_vC_for_task3_AWQOS</port>
                <port>m_axi_kernel_vC_for_task3_AWREADY</port>
                <port>m_axi_kernel_vC_for_task3_AWREGION</port>
                <port>m_axi_kernel_vC_for_task3_AWSIZE</port>
                <port>m_axi_kernel_vC_for_task3_AWUSER</port>
                <port>m_axi_kernel_vC_for_task3_AWVALID</port>
                <port>m_axi_kernel_vC_for_task3_BID</port>
                <port>m_axi_kernel_vC_for_task3_BREADY</port>
                <port>m_axi_kernel_vC_for_task3_BRESP</port>
                <port>m_axi_kernel_vC_for_task3_BUSER</port>
                <port>m_axi_kernel_vC_for_task3_BVALID</port>
                <port>m_axi_kernel_vC_for_task3_RDATA</port>
                <port>m_axi_kernel_vC_for_task3_RID</port>
                <port>m_axi_kernel_vC_for_task3_RLAST</port>
                <port>m_axi_kernel_vC_for_task3_RREADY</port>
                <port>m_axi_kernel_vC_for_task3_RRESP</port>
                <port>m_axi_kernel_vC_for_task3_RUSER</port>
                <port>m_axi_kernel_vC_for_task3_RVALID</port>
                <port>m_axi_kernel_vC_for_task3_WDATA</port>
                <port>m_axi_kernel_vC_for_task3_WID</port>
                <port>m_axi_kernel_vC_for_task3_WLAST</port>
                <port>m_axi_kernel_vC_for_task3_WREADY</port>
                <port>m_axi_kernel_vC_for_task3_WSTRB</port>
                <port>m_axi_kernel_vC_for_task3_WUSER</port>
                <port>m_axi_kernel_vC_for_task3_WVALID</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="m_axi" register_option="0" offset="slave" latency="64" num_read_outstanding="16" num_write_outstanding="16" max_read_burst_length="16" max_write_burst_length="16" max_widen_bitwidth="512" argName="vC_for_task3"/>
                <constraint constraint_type="bitwidth" orig_bitwidth="512" final_bitwidth="512" argName="vC_for_task3"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="m_axi_kernel_vD_for_task3" type="axi4full" busTypeName="aximm" mode="master" dataWidth="256" addrWidth="64" portPrefix="m_axi_kernel_vD_for_task3_" paramPrefix="C_M_AXI_KERNEL_VD_FOR_TASK3_" preferredUsageValue="MEMORY">
            <busParams>
                <busParam busParamName="NUM_READ_OUTSTANDING">16</busParam>
                <busParam busParamName="NUM_WRITE_OUTSTANDING">16</busParam>
                <busParam busParamName="MAX_READ_BURST_LENGTH">16</busParam>
                <busParam busParamName="MAX_WRITE_BURST_LENGTH">16</busParam>
                <busParam busParamName="MAX_BURST_LENGTH">256</busParam>
                <busParam busParamName="PROTOCOL">AXI4</busParam>
                <busParam busParamName="READ_WRITE_MODE">READ_ONLY</busParam>
                <busParam busParamName="HAS_BURST">0</busParam>
                <busParam busParamName="SUPPORTS_NARROW_BURST">0</busParam>
            </busParams>
            <ports>
                <port>m_axi_kernel_vD_for_task3_ARADDR</port>
                <port>m_axi_kernel_vD_for_task3_ARBURST</port>
                <port>m_axi_kernel_vD_for_task3_ARCACHE</port>
                <port>m_axi_kernel_vD_for_task3_ARID</port>
                <port>m_axi_kernel_vD_for_task3_ARLEN</port>
                <port>m_axi_kernel_vD_for_task3_ARLOCK</port>
                <port>m_axi_kernel_vD_for_task3_ARPROT</port>
                <port>m_axi_kernel_vD_for_task3_ARQOS</port>
                <port>m_axi_kernel_vD_for_task3_ARREADY</port>
                <port>m_axi_kernel_vD_for_task3_ARREGION</port>
                <port>m_axi_kernel_vD_for_task3_ARSIZE</port>
                <port>m_axi_kernel_vD_for_task3_ARUSER</port>
                <port>m_axi_kernel_vD_for_task3_ARVALID</port>
                <port>m_axi_kernel_vD_for_task3_AWADDR</port>
                <port>m_axi_kernel_vD_for_task3_AWBURST</port>
                <port>m_axi_kernel_vD_for_task3_AWCACHE</port>
                <port>m_axi_kernel_vD_for_task3_AWID</port>
                <port>m_axi_kernel_vD_for_task3_AWLEN</port>
                <port>m_axi_kernel_vD_for_task3_AWLOCK</port>
                <port>m_axi_kernel_vD_for_task3_AWPROT</port>
                <port>m_axi_kernel_vD_for_task3_AWQOS</port>
                <port>m_axi_kernel_vD_for_task3_AWREADY</port>
                <port>m_axi_kernel_vD_for_task3_AWREGION</port>
                <port>m_axi_kernel_vD_for_task3_AWSIZE</port>
                <port>m_axi_kernel_vD_for_task3_AWUSER</port>
                <port>m_axi_kernel_vD_for_task3_AWVALID</port>
                <port>m_axi_kernel_vD_for_task3_BID</port>
                <port>m_axi_kernel_vD_for_task3_BREADY</port>
                <port>m_axi_kernel_vD_for_task3_BRESP</port>
                <port>m_axi_kernel_vD_for_task3_BUSER</port>
                <port>m_axi_kernel_vD_for_task3_BVALID</port>
                <port>m_axi_kernel_vD_for_task3_RDATA</port>
                <port>m_axi_kernel_vD_for_task3_RID</port>
                <port>m_axi_kernel_vD_for_task3_RLAST</port>
                <port>m_axi_kernel_vD_for_task3_RREADY</port>
                <port>m_axi_kernel_vD_for_task3_RRESP</port>
                <port>m_axi_kernel_vD_for_task3_RUSER</port>
                <port>m_axi_kernel_vD_for_task3_RVALID</port>
                <port>m_axi_kernel_vD_for_task3_WDATA</port>
                <port>m_axi_kernel_vD_for_task3_WID</port>
                <port>m_axi_kernel_vD_for_task3_WLAST</port>
                <port>m_axi_kernel_vD_for_task3_WREADY</port>
                <port>m_axi_kernel_vD_for_task3_WSTRB</port>
                <port>m_axi_kernel_vD_for_task3_WUSER</port>
                <port>m_axi_kernel_vD_for_task3_WVALID</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="m_axi" register_option="0" offset="slave" latency="64" num_read_outstanding="16" num_write_outstanding="16" max_read_burst_length="16" max_write_burst_length="16" max_widen_bitwidth="512" argName="vD_for_task3"/>
                <constraint constraint_type="bitwidth" orig_bitwidth="256" final_bitwidth="256" argName="vD_for_task3"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="m_axi_kernel_vE_for_task1" type="axi4full" busTypeName="aximm" mode="master" dataWidth="512" addrWidth="64" portPrefix="m_axi_kernel_vE_for_task1_" paramPrefix="C_M_AXI_KERNEL_VE_FOR_TASK1_" preferredUsageValue="MEMORY">
            <busParams>
                <busParam busParamName="NUM_READ_OUTSTANDING">16</busParam>
                <busParam busParamName="NUM_WRITE_OUTSTANDING">16</busParam>
                <busParam busParamName="MAX_READ_BURST_LENGTH">16</busParam>
                <busParam busParamName="MAX_WRITE_BURST_LENGTH">16</busParam>
                <busParam busParamName="MAX_BURST_LENGTH">256</busParam>
                <busParam busParamName="PROTOCOL">AXI4</busParam>
                <busParam busParamName="READ_WRITE_MODE">WRITE_ONLY</busParam>
                <busParam busParamName="HAS_BURST">0</busParam>
                <busParam busParamName="SUPPORTS_NARROW_BURST">0</busParam>
            </busParams>
            <ports>
                <port>m_axi_kernel_vE_for_task1_ARADDR</port>
                <port>m_axi_kernel_vE_for_task1_ARBURST</port>
                <port>m_axi_kernel_vE_for_task1_ARCACHE</port>
                <port>m_axi_kernel_vE_for_task1_ARID</port>
                <port>m_axi_kernel_vE_for_task1_ARLEN</port>
                <port>m_axi_kernel_vE_for_task1_ARLOCK</port>
                <port>m_axi_kernel_vE_for_task1_ARPROT</port>
                <port>m_axi_kernel_vE_for_task1_ARQOS</port>
                <port>m_axi_kernel_vE_for_task1_ARREADY</port>
                <port>m_axi_kernel_vE_for_task1_ARREGION</port>
                <port>m_axi_kernel_vE_for_task1_ARSIZE</port>
                <port>m_axi_kernel_vE_for_task1_ARUSER</port>
                <port>m_axi_kernel_vE_for_task1_ARVALID</port>
                <port>m_axi_kernel_vE_for_task1_AWADDR</port>
                <port>m_axi_kernel_vE_for_task1_AWBURST</port>
                <port>m_axi_kernel_vE_for_task1_AWCACHE</port>
                <port>m_axi_kernel_vE_for_task1_AWID</port>
                <port>m_axi_kernel_vE_for_task1_AWLEN</port>
                <port>m_axi_kernel_vE_for_task1_AWLOCK</port>
                <port>m_axi_kernel_vE_for_task1_AWPROT</port>
                <port>m_axi_kernel_vE_for_task1_AWQOS</port>
                <port>m_axi_kernel_vE_for_task1_AWREADY</port>
                <port>m_axi_kernel_vE_for_task1_AWREGION</port>
                <port>m_axi_kernel_vE_for_task1_AWSIZE</port>
                <port>m_axi_kernel_vE_for_task1_AWUSER</port>
                <port>m_axi_kernel_vE_for_task1_AWVALID</port>
                <port>m_axi_kernel_vE_for_task1_BID</port>
                <port>m_axi_kernel_vE_for_task1_BREADY</port>
                <port>m_axi_kernel_vE_for_task1_BRESP</port>
                <port>m_axi_kernel_vE_for_task1_BUSER</port>
                <port>m_axi_kernel_vE_for_task1_BVALID</port>
                <port>m_axi_kernel_vE_for_task1_RDATA</port>
                <port>m_axi_kernel_vE_for_task1_RID</port>
                <port>m_axi_kernel_vE_for_task1_RLAST</port>
                <port>m_axi_kernel_vE_for_task1_RREADY</port>
                <port>m_axi_kernel_vE_for_task1_RRESP</port>
                <port>m_axi_kernel_vE_for_task1_RUSER</port>
                <port>m_axi_kernel_vE_for_task1_RVALID</port>
                <port>m_axi_kernel_vE_for_task1_WDATA</port>
                <port>m_axi_kernel_vE_for_task1_WID</port>
                <port>m_axi_kernel_vE_for_task1_WLAST</port>
                <port>m_axi_kernel_vE_for_task1_WREADY</port>
                <port>m_axi_kernel_vE_for_task1_WSTRB</port>
                <port>m_axi_kernel_vE_for_task1_WUSER</port>
                <port>m_axi_kernel_vE_for_task1_WVALID</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="m_axi" register_option="0" offset="slave" latency="64" num_read_outstanding="16" num_write_outstanding="16" max_read_burst_length="16" max_write_burst_length="16" max_widen_bitwidth="512" argName="vE_for_task1"/>
                <constraint constraint_type="bitwidth" orig_bitwidth="512" final_bitwidth="512" argName="vE_for_task1"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="m_axi_kernel_vF_for_task3" type="axi4full" busTypeName="aximm" mode="master" dataWidth="256" addrWidth="64" portPrefix="m_axi_kernel_vF_for_task3_" paramPrefix="C_M_AXI_KERNEL_VF_FOR_TASK3_" preferredUsageValue="MEMORY">
            <busParams>
                <busParam busParamName="NUM_READ_OUTSTANDING">16</busParam>
                <busParam busParamName="NUM_WRITE_OUTSTANDING">16</busParam>
                <busParam busParamName="MAX_READ_BURST_LENGTH">16</busParam>
                <busParam busParamName="MAX_WRITE_BURST_LENGTH">16</busParam>
                <busParam busParamName="MAX_BURST_LENGTH">256</busParam>
                <busParam busParamName="PROTOCOL">AXI4</busParam>
                <busParam busParamName="READ_WRITE_MODE">WRITE_ONLY</busParam>
                <busParam busParamName="HAS_BURST">0</busParam>
                <busParam busParamName="SUPPORTS_NARROW_BURST">0</busParam>
            </busParams>
            <ports>
                <port>m_axi_kernel_vF_for_task3_ARADDR</port>
                <port>m_axi_kernel_vF_for_task3_ARBURST</port>
                <port>m_axi_kernel_vF_for_task3_ARCACHE</port>
                <port>m_axi_kernel_vF_for_task3_ARID</port>
                <port>m_axi_kernel_vF_for_task3_ARLEN</port>
                <port>m_axi_kernel_vF_for_task3_ARLOCK</port>
                <port>m_axi_kernel_vF_for_task3_ARPROT</port>
                <port>m_axi_kernel_vF_for_task3_ARQOS</port>
                <port>m_axi_kernel_vF_for_task3_ARREADY</port>
                <port>m_axi_kernel_vF_for_task3_ARREGION</port>
                <port>m_axi_kernel_vF_for_task3_ARSIZE</port>
                <port>m_axi_kernel_vF_for_task3_ARUSER</port>
                <port>m_axi_kernel_vF_for_task3_ARVALID</port>
                <port>m_axi_kernel_vF_for_task3_AWADDR</port>
                <port>m_axi_kernel_vF_for_task3_AWBURST</port>
                <port>m_axi_kernel_vF_for_task3_AWCACHE</port>
                <port>m_axi_kernel_vF_for_task3_AWID</port>
                <port>m_axi_kernel_vF_for_task3_AWLEN</port>
                <port>m_axi_kernel_vF_for_task3_AWLOCK</port>
                <port>m_axi_kernel_vF_for_task3_AWPROT</port>
                <port>m_axi_kernel_vF_for_task3_AWQOS</port>
                <port>m_axi_kernel_vF_for_task3_AWREADY</port>
                <port>m_axi_kernel_vF_for_task3_AWREGION</port>
                <port>m_axi_kernel_vF_for_task3_AWSIZE</port>
                <port>m_axi_kernel_vF_for_task3_AWUSER</port>
                <port>m_axi_kernel_vF_for_task3_AWVALID</port>
                <port>m_axi_kernel_vF_for_task3_BID</port>
                <port>m_axi_kernel_vF_for_task3_BREADY</port>
                <port>m_axi_kernel_vF_for_task3_BRESP</port>
                <port>m_axi_kernel_vF_for_task3_BUSER</port>
                <port>m_axi_kernel_vF_for_task3_BVALID</port>
                <port>m_axi_kernel_vF_for_task3_RDATA</port>
                <port>m_axi_kernel_vF_for_task3_RID</port>
                <port>m_axi_kernel_vF_for_task3_RLAST</port>
                <port>m_axi_kernel_vF_for_task3_RREADY</port>
                <port>m_axi_kernel_vF_for_task3_RRESP</port>
                <port>m_axi_kernel_vF_for_task3_RUSER</port>
                <port>m_axi_kernel_vF_for_task3_RVALID</port>
                <port>m_axi_kernel_vF_for_task3_WDATA</port>
                <port>m_axi_kernel_vF_for_task3_WID</port>
                <port>m_axi_kernel_vF_for_task3_WLAST</port>
                <port>m_axi_kernel_vF_for_task3_WREADY</port>
                <port>m_axi_kernel_vF_for_task3_WSTRB</port>
                <port>m_axi_kernel_vF_for_task3_WUSER</port>
                <port>m_axi_kernel_vF_for_task3_WVALID</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="m_axi" register_option="0" offset="slave" latency="64" num_read_outstanding="16" num_write_outstanding="16" max_read_burst_length="16" max_write_burst_length="16" max_widen_bitwidth="512" argName="vF_for_task3"/>
                <constraint constraint_type="bitwidth" orig_bitwidth="256" final_bitwidth="256" argName="vF_for_task3"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="m_axi_kernel_vG_for_task5" type="axi4full" busTypeName="aximm" mode="master" dataWidth="256" addrWidth="64" portPrefix="m_axi_kernel_vG_for_task5_" paramPrefix="C_M_AXI_KERNEL_VG_FOR_TASK5_" preferredUsageValue="MEMORY">
            <busParams>
                <busParam busParamName="NUM_READ_OUTSTANDING">16</busParam>
                <busParam busParamName="NUM_WRITE_OUTSTANDING">16</busParam>
                <busParam busParamName="MAX_READ_BURST_LENGTH">16</busParam>
                <busParam busParamName="MAX_WRITE_BURST_LENGTH">16</busParam>
                <busParam busParamName="MAX_BURST_LENGTH">256</busParam>
                <busParam busParamName="PROTOCOL">AXI4</busParam>
                <busParam busParamName="READ_WRITE_MODE">WRITE_ONLY</busParam>
                <busParam busParamName="HAS_BURST">0</busParam>
                <busParam busParamName="SUPPORTS_NARROW_BURST">0</busParam>
            </busParams>
            <ports>
                <port>m_axi_kernel_vG_for_task5_ARADDR</port>
                <port>m_axi_kernel_vG_for_task5_ARBURST</port>
                <port>m_axi_kernel_vG_for_task5_ARCACHE</port>
                <port>m_axi_kernel_vG_for_task5_ARID</port>
                <port>m_axi_kernel_vG_for_task5_ARLEN</port>
                <port>m_axi_kernel_vG_for_task5_ARLOCK</port>
                <port>m_axi_kernel_vG_for_task5_ARPROT</port>
                <port>m_axi_kernel_vG_for_task5_ARQOS</port>
                <port>m_axi_kernel_vG_for_task5_ARREADY</port>
                <port>m_axi_kernel_vG_for_task5_ARREGION</port>
                <port>m_axi_kernel_vG_for_task5_ARSIZE</port>
                <port>m_axi_kernel_vG_for_task5_ARUSER</port>
                <port>m_axi_kernel_vG_for_task5_ARVALID</port>
                <port>m_axi_kernel_vG_for_task5_AWADDR</port>
                <port>m_axi_kernel_vG_for_task5_AWBURST</port>
                <port>m_axi_kernel_vG_for_task5_AWCACHE</port>
                <port>m_axi_kernel_vG_for_task5_AWID</port>
                <port>m_axi_kernel_vG_for_task5_AWLEN</port>
                <port>m_axi_kernel_vG_for_task5_AWLOCK</port>
                <port>m_axi_kernel_vG_for_task5_AWPROT</port>
                <port>m_axi_kernel_vG_for_task5_AWQOS</port>
                <port>m_axi_kernel_vG_for_task5_AWREADY</port>
                <port>m_axi_kernel_vG_for_task5_AWREGION</port>
                <port>m_axi_kernel_vG_for_task5_AWSIZE</port>
                <port>m_axi_kernel_vG_for_task5_AWUSER</port>
                <port>m_axi_kernel_vG_for_task5_AWVALID</port>
                <port>m_axi_kernel_vG_for_task5_BID</port>
                <port>m_axi_kernel_vG_for_task5_BREADY</port>
                <port>m_axi_kernel_vG_for_task5_BRESP</port>
                <port>m_axi_kernel_vG_for_task5_BUSER</port>
                <port>m_axi_kernel_vG_for_task5_BVALID</port>
                <port>m_axi_kernel_vG_for_task5_RDATA</port>
                <port>m_axi_kernel_vG_for_task5_RID</port>
                <port>m_axi_kernel_vG_for_task5_RLAST</port>
                <port>m_axi_kernel_vG_for_task5_RREADY</port>
                <port>m_axi_kernel_vG_for_task5_RRESP</port>
                <port>m_axi_kernel_vG_for_task5_RUSER</port>
                <port>m_axi_kernel_vG_for_task5_RVALID</port>
                <port>m_axi_kernel_vG_for_task5_WDATA</port>
                <port>m_axi_kernel_vG_for_task5_WID</port>
                <port>m_axi_kernel_vG_for_task5_WLAST</port>
                <port>m_axi_kernel_vG_for_task5_WREADY</port>
                <port>m_axi_kernel_vG_for_task5_WSTRB</port>
                <port>m_axi_kernel_vG_for_task5_WUSER</port>
                <port>m_axi_kernel_vG_for_task5_WVALID</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="m_axi" register_option="0" offset="slave" latency="64" num_read_outstanding="16" num_write_outstanding="16" max_read_burst_length="16" max_write_burst_length="16" max_widen_bitwidth="512" argName="vG_for_task5"/>
                <constraint constraint_type="bitwidth" orig_bitwidth="256" final_bitwidth="256" argName="vG_for_task5"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="fifo_B_from_off_chip_to_S1" type="axi4stream" busTypeName="axis" mode="master" dataWidth="512" portPrefix="fifo_B_from_off_chip_to_S1_">
            <ports>
                <port>fifo_B_from_off_chip_to_S1_TDATA</port>
                <port>fifo_B_from_off_chip_to_S1_TKEEP</port>
                <port>fifo_B_from_off_chip_to_S1_TLAST</port>
                <port>fifo_B_from_off_chip_to_S1_TREADY</port>
                <port>fifo_B_from_off_chip_to_S1_TSTRB</port>
                <port>fifo_B_from_off_chip_to_S1_TVALID</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="axis" register_option="0" register_mode="both" argName="fifo_B_from_off_chip_to_S1"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="fifo_A_from_off_chip_to_S1" type="axi4stream" busTypeName="axis" mode="master" dataWidth="512" portPrefix="fifo_A_from_off_chip_to_S1_">
            <ports>
                <port>fifo_A_from_off_chip_to_S1_TDATA</port>
                <port>fifo_A_from_off_chip_to_S1_TKEEP</port>
                <port>fifo_A_from_off_chip_to_S1_TLAST</port>
                <port>fifo_A_from_off_chip_to_S1_TREADY</port>
                <port>fifo_A_from_off_chip_to_S1_TSTRB</port>
                <port>fifo_A_from_off_chip_to_S1_TVALID</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="axis" register_option="0" register_mode="both" argName="fifo_A_from_off_chip_to_S1"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="fifo_G_to_off_chip" type="axi4stream" busTypeName="axis" mode="slave" dataWidth="256" portPrefix="fifo_G_to_off_chip_">
            <ports>
                <port>fifo_G_to_off_chip_TDATA</port>
                <port>fifo_G_to_off_chip_TKEEP</port>
                <port>fifo_G_to_off_chip_TLAST</port>
                <port>fifo_G_to_off_chip_TREADY</port>
                <port>fifo_G_to_off_chip_TSTRB</port>
                <port>fifo_G_to_off_chip_TVALID</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="axis" register_option="0" register_mode="both" argName="fifo_G_to_off_chip"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="fifo_E_to_off_chip" type="axi4stream" busTypeName="axis" mode="slave" dataWidth="512" portPrefix="fifo_E_to_off_chip_">
            <ports>
                <port>fifo_E_to_off_chip_TDATA</port>
                <port>fifo_E_to_off_chip_TKEEP</port>
                <port>fifo_E_to_off_chip_TLAST</port>
                <port>fifo_E_to_off_chip_TREADY</port>
                <port>fifo_E_to_off_chip_TSTRB</port>
                <port>fifo_E_to_off_chip_TVALID</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="axis" register_option="0" register_mode="both" argName="fifo_E_to_off_chip"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="fifo_F_from_task3_to_task5" type="axi4stream" busTypeName="axis" mode="master" dataWidth="256" portPrefix="fifo_F_from_task3_to_task5_">
            <ports>
                <port>fifo_F_from_task3_to_task5_TDATA</port>
                <port>fifo_F_from_task3_to_task5_TKEEP</port>
                <port>fifo_F_from_task3_to_task5_TLAST</port>
                <port>fifo_F_from_task3_to_task5_TREADY</port>
                <port>fifo_F_from_task3_to_task5_TSTRB</port>
                <port>fifo_F_from_task3_to_task5_TVALID</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="axis" register_option="0" register_mode="both" argName="fifo_F_from_task3_to_task5"/>
            </constraints>
        </Interface>
    </Interfaces>
    <ReportHWInterface>
        <section name="HW Interfaces" level="0">
            <item name="M_AXI">
                <table>
                    <keys size="12">Interface, Data Width (SW-&gt;HW), Address Width, Latency, Offset, Register, Max Widen Bitwidth, Max Read Burst Length, Max Write Burst Length, Num Read Outstanding, Num Write Outstanding, Resource Estimate</keys>
                    <column name="m_axi_kernel_vA_for_task1">512 -&gt; 512, 64, 64, slave, 0, 512, 16, 16, 16, 16, BRAM=30</column>
                    <column name="m_axi_kernel_vB_for_task1">512 -&gt; 512, 64, 64, slave, 0, 512, 16, 16, 16, 16, BRAM=30</column>
                    <column name="m_axi_kernel_vC_for_task3">512 -&gt; 512, 64, 64, slave, 0, 512, 16, 16, 16, 16, BRAM=30</column>
                    <column name="m_axi_kernel_vD_for_task3">256 -&gt; 256, 64, 64, slave, 0, 512, 16, 16, 16, 16, BRAM=16</column>
                    <column name="m_axi_kernel_vE_for_task1">512 -&gt; 512, 64, 64, slave, 0, 512, 16, 16, 16, 16, BRAM=30</column>
                    <column name="m_axi_kernel_vF_for_task3">256 -&gt; 256, 64, 64, slave, 0, 512, 16, 16, 16, 16, BRAM=16</column>
                    <column name="m_axi_kernel_vG_for_task5">256 -&gt; 256, 64, 64, slave, 0, 512, 16, 16, 16, 16, BRAM=16</column>
                </table>
            </item>
            <item name="S_AXILITE Interfaces">
                <table>
                    <keys size="5">Interface, Data Width, Address Width, Offset, Register</keys>
                    <column name="s_axi_control">32, 7, 16, 0</column>
                </table>
            </item>
            <item name="S_AXILITE Registers">
                <table>
                    <keys size="7">Interface, Register, Offset, Width, Access, Description, Bit Fields</keys>
                    <column name="s_axi_control">CTRL, 0x00, 32, RW, Control signals, 0=AP_START 1=AP_DONE 2=AP_IDLE 3=AP_READY 4=AP_CONTINUE 7=AUTO_RESTART 9=INTERRUPT</column>
                    <column name="s_axi_control">GIER, 0x04, 32, RW, Global Interrupt Enable Register, 0=Enable</column>
                    <column name="s_axi_control">IP_IER, 0x08, 32, RW, IP Interrupt Enable Register, 0=CHAN0_INT_EN 1=CHAN1_INT_EN</column>
                    <column name="s_axi_control">IP_ISR, 0x0c, 32, RW, IP Interrupt Status Register, 0=CHAN0_INT_ST 1=CHAN1_INT_ST</column>
                    <column name="s_axi_control">vE_for_task1_1, 0x10, 32, W, Data signal of vE_for_task1, </column>
                    <column name="s_axi_control">vE_for_task1_2, 0x14, 32, W, Data signal of vE_for_task1, </column>
                    <column name="s_axi_control">vA_for_task1_1, 0x1c, 32, W, Data signal of vA_for_task1, </column>
                    <column name="s_axi_control">vA_for_task1_2, 0x20, 32, W, Data signal of vA_for_task1, </column>
                    <column name="s_axi_control">vB_for_task1_1, 0x28, 32, W, Data signal of vB_for_task1, </column>
                    <column name="s_axi_control">vB_for_task1_2, 0x2c, 32, W, Data signal of vB_for_task1, </column>
                    <column name="s_axi_control">vF_for_task3_1, 0x34, 32, W, Data signal of vF_for_task3, </column>
                    <column name="s_axi_control">vF_for_task3_2, 0x38, 32, W, Data signal of vF_for_task3, </column>
                    <column name="s_axi_control">vC_for_task3_1, 0x40, 32, W, Data signal of vC_for_task3, </column>
                    <column name="s_axi_control">vC_for_task3_2, 0x44, 32, W, Data signal of vC_for_task3, </column>
                    <column name="s_axi_control">vD_for_task3_1, 0x4c, 32, W, Data signal of vD_for_task3, </column>
                    <column name="s_axi_control">vD_for_task3_2, 0x50, 32, W, Data signal of vD_for_task3, </column>
                    <column name="s_axi_control">vG_for_task5_1, 0x58, 32, W, Data signal of vG_for_task5, </column>
                    <column name="s_axi_control">vG_for_task5_2, 0x5c, 32, W, Data signal of vG_for_task5, </column>
                </table>
            </item>
            <item name="AXIS">
                <table>
                    <keys size="9">Interface, Direction, Register Mode, TDATA, TKEEP, TLAST, TREADY, TSTRB, TVALID</keys>
                    <column name="fifo_A_from_off_chip_to_S1">out, both, 512, 64, 1, 1, 64, 1</column>
                    <column name="fifo_B_from_off_chip_to_S1">out, both, 512, 64, 1, 1, 64, 1</column>
                    <column name="fifo_E_to_off_chip">in, both, 512, 64, 1, 1, 64, 1</column>
                    <column name="fifo_F_from_task3_to_task5">out, both, 256, 32, 1, 1, 32, 1</column>
                    <column name="fifo_G_to_off_chip">in, both, 256, 32, 1, 1, 32, 1</column>
                </table>
            </item>
            <item name="TOP LEVEL CONTROL">
                <table>
                    <keys size="3">Interface, Type, Ports</keys>
                    <column name="ap_clk">clock, ap_clk</column>
                    <column name="ap_rst_n">reset, ap_rst_n</column>
                    <column name="interrupt">interrupt, interrupt</column>
                    <column name="ap_ctrl">ap_ctrl_chain, </column>
                </table>
            </item>
        </section>
    </ReportHWInterface>
    <ReportSWInterface>
        <section name="SW I/O Information" level="0">
            <item name="Top Function Arguments">
                <table>
                    <keys size="3">Argument, Direction, Datatype</keys>
                    <column name="vE_for_task1">out, vector&lt;float 16&gt;*</column>
                    <column name="vA_for_task1">in, vector&lt;float 16&gt;*</column>
                    <column name="vB_for_task1">in, vector&lt;float 16&gt;*</column>
                    <column name="vF_for_task3">out, vector&lt;float 8&gt;*</column>
                    <column name="vC_for_task3">in, vector&lt;float 16&gt;*</column>
                    <column name="vD_for_task3">in, vector&lt;float 8&gt;*</column>
                    <column name="vG_for_task5">out, vector&lt;float 8&gt;*</column>
                    <column name="fifo_B_from_off_chip_to_S1">out, stream&lt;hls::axis&lt;ap_uint&lt;512&gt; 0 0 0 '8' false&gt; 0&gt;&amp;</column>
                    <column name="fifo_A_from_off_chip_to_S1">out, stream&lt;hls::axis&lt;ap_uint&lt;512&gt; 0 0 0 '8' false&gt; 0&gt;&amp;</column>
                    <column name="fifo_G_to_off_chip">in, stream&lt;hls::axis&lt;ap_uint&lt;256&gt; 0 0 0 '8' false&gt; 0&gt;&amp;</column>
                    <column name="fifo_E_to_off_chip">in, stream&lt;hls::axis&lt;ap_uint&lt;512&gt; 0 0 0 '8' false&gt; 0&gt;&amp;</column>
                    <column name="fifo_F_from_task3_to_task5">out, stream&lt;hls::axis&lt;ap_uint&lt;256&gt; 0 0 0 '8' false&gt; 0&gt;&amp;</column>
                </table>
            </item>
            <item name="SW-to-HW Mapping">
                <table>
                    <keys size="5">Argument, HW Interface, HW Type, HW Usage, HW Info</keys>
                    <column name="vE_for_task1">m_axi_kernel_vE_for_task1, interface, , </column>
                    <column name="vE_for_task1">s_axi_control, register, offset, name=vE_for_task1_1 offset=0x10 range=32</column>
                    <column name="vE_for_task1">s_axi_control, register, offset, name=vE_for_task1_2 offset=0x14 range=32</column>
                    <column name="vA_for_task1">m_axi_kernel_vA_for_task1, interface, , </column>
                    <column name="vA_for_task1">s_axi_control, register, offset, name=vA_for_task1_1 offset=0x1c range=32</column>
                    <column name="vA_for_task1">s_axi_control, register, offset, name=vA_for_task1_2 offset=0x20 range=32</column>
                    <column name="vB_for_task1">m_axi_kernel_vB_for_task1, interface, , </column>
                    <column name="vB_for_task1">s_axi_control, register, offset, name=vB_for_task1_1 offset=0x28 range=32</column>
                    <column name="vB_for_task1">s_axi_control, register, offset, name=vB_for_task1_2 offset=0x2c range=32</column>
                    <column name="vF_for_task3">m_axi_kernel_vF_for_task3, interface, , </column>
                    <column name="vF_for_task3">s_axi_control, register, offset, name=vF_for_task3_1 offset=0x34 range=32</column>
                    <column name="vF_for_task3">s_axi_control, register, offset, name=vF_for_task3_2 offset=0x38 range=32</column>
                    <column name="vC_for_task3">m_axi_kernel_vC_for_task3, interface, , </column>
                    <column name="vC_for_task3">s_axi_control, register, offset, name=vC_for_task3_1 offset=0x40 range=32</column>
                    <column name="vC_for_task3">s_axi_control, register, offset, name=vC_for_task3_2 offset=0x44 range=32</column>
                    <column name="vD_for_task3">m_axi_kernel_vD_for_task3, interface, , </column>
                    <column name="vD_for_task3">s_axi_control, register, offset, name=vD_for_task3_1 offset=0x4c range=32</column>
                    <column name="vD_for_task3">s_axi_control, register, offset, name=vD_for_task3_2 offset=0x50 range=32</column>
                    <column name="vG_for_task5">m_axi_kernel_vG_for_task5, interface, , </column>
                    <column name="vG_for_task5">s_axi_control, register, offset, name=vG_for_task5_1 offset=0x58 range=32</column>
                    <column name="vG_for_task5">s_axi_control, register, offset, name=vG_for_task5_2 offset=0x5c range=32</column>
                    <column name="fifo_B_from_off_chip_to_S1">fifo_B_from_off_chip_to_S1, interface, , </column>
                    <column name="fifo_A_from_off_chip_to_S1">fifo_A_from_off_chip_to_S1, interface, , </column>
                    <column name="fifo_G_to_off_chip">fifo_G_to_off_chip, interface, , </column>
                    <column name="fifo_E_to_off_chip">fifo_E_to_off_chip, interface, , </column>
                    <column name="fifo_F_from_task3_to_task5">fifo_F_from_task3_to_task5, interface, , </column>
                </table>
            </item>
        </section>
    </ReportSWInterface>
    <ResolutionUrl key="ZZZ">docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=ZZZ.html</ResolutionUrl>
    <ReportBurst>
        <section name="M_AXI Burst Information" level="0" HEADER_NOTE="Note: All burst requests might be further partitioned into multiple requests during RTL generation based on max_read_burst_length or max_write_burst_length settings.">
            <item name="Inferred Burst Summary">
                <table>
                    <keys size="6">HW Interface, Direction, Length, Width, Loop, Loop Location</keys>
                    <column name="m_axi_kernel_vA_for_task1">read, 2340, 512, VITIS_LOOP_56_1, /scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:56:19</column>
                    <column name="m_axi_kernel_vB_for_task1">read, 2400, 512, VITIS_LOOP_21_1, /scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:21:19</column>
                    <column name="m_axi_kernel_vC_for_task3">read, 2660, 512, VITIS_LOOP_82_1, /scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:82:19</column>
                    <column name="m_axi_kernel_vD_for_task3">read, 6048, 256, VITIS_LOOP_117_1, /scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:117:20</column>
                    <column name="m_axi_kernel_vE_for_task1">write, 2160, 512, VITIS_LOOP_222_1, /scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:222:20</column>
                    <column name="m_axi_kernel_vF_for_task3">write, 5130, 256, VITIS_LOOP_144_1, /scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:144:20</column>
                    <column name="m_axi_kernel_vG_for_task5">write, 4860, 256, VITIS_LOOP_187_1, /scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:187:20</column>
                </table>
            </item>
            <item name="All M_AXI Variable Accesses">
                <table>
                    <keys size="10">HW Interface, Variable, Access Location, Direction, Burst Status, Length, Loop, Loop Location, Resolution, Problem</keys>
                    <column name="m_axi_kernel_vA_for_task1">vA, /scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:23:19, read, Inferred, 2340, VITIS_LOOP_56_1, /scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:56:19, , </column>
                    <column name="m_axi_kernel_vA_for_task1">vA, /scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:58:19, read, Widen Fail, , VITIS_LOOP_56_1, /scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:56:19, 214-353, Could not widen since type i512 size is greater than or equal to the max_widen_bitwidth threshold of 512</column>
                    <column name="m_axi_kernel_vB_for_task1">vB, /scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:23:19, read, Widen Fail, , VITIS_LOOP_21_1, /scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:21:19, 214-353, Could not widen since type i512 size is greater than or equal to the max_widen_bitwidth threshold of 512</column>
                    <column name="m_axi_kernel_vB_for_task1">vB, /scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:23:19, read, Inferred, 2400, VITIS_LOOP_21_1, /scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:21:19, , </column>
                    <column name="m_axi_kernel_vC_for_task3">vC, /scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:23:19, read, Inferred, 2660, VITIS_LOOP_82_1, /scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:82:19, , </column>
                    <column name="m_axi_kernel_vC_for_task3">vC, /scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:84:29, read, Widen Fail, , VITIS_LOOP_82_1, /scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:82:19, 214-353, Could not widen since type i512 size is greater than or equal to the max_widen_bitwidth threshold of 512</column>
                    <column name="m_axi_kernel_vD_for_task3">vD, /scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:23:19, read, Inferred, 6048, VITIS_LOOP_117_1, /scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:117:20, , </column>
                    <column name="m_axi_kernel_vD_for_task3">vD, /scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:119:29, read, Widen Fail, , VITIS_LOOP_117_1, /scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:117:20, 214-307, Could not widen since type i256 size is greater than or equal to alignment 32(bytes)</column>
                    <column name="m_axi_kernel_vE_for_task1">vE, /scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:259:11, write, Widen Fail, , VITIS_LOOP_222_1, /scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:222:20, 214-353, Could not widen since type i512 size is greater than or equal to the max_widen_bitwidth threshold of 512</column>
                    <column name="m_axi_kernel_vE_for_task1">vE, /scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:259:11, write, Inferred, 2160, VITIS_LOOP_222_1, /scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:222:20, , </column>
                    <column name="m_axi_kernel_vF_for_task3">vF, /scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:146:8, write, Widen Fail, , VITIS_LOOP_144_1, /scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:144:20, 214-307, Could not widen since type i256 size is greater than or equal to alignment 32(bytes)</column>
                    <column name="m_axi_kernel_vF_for_task3">vF, /scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:146:8, write, Inferred, 5130, VITIS_LOOP_144_1, /scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:144:20, , </column>
                    <column name="m_axi_kernel_vG_for_task5">vG, /scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:208:11, write, Widen Fail, , VITIS_LOOP_187_1, /scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:187:20, 214-307, Could not widen since type i256 size is greater than or equal to alignment 32(bytes)</column>
                    <column name="m_axi_kernel_vG_for_task5">vG, /scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:208:11, write, Inferred, 4860, VITIS_LOOP_187_1, /scratch/spouget/3mm_MEDIUM_ntm1/src/slr0.cpp:187:20, , </column>
                </table>
            </item>
        </section>
    </ReportBurst>
    <PragmaReport>
        <Pragma type="inline" location="../../../src/slr0.cpp:11" status="valid" parentFunction="load_vb_for_task1" variable="" isDirective="0" options="off"/>
        <Pragma type="pipeline" location="../../../src/slr0.cpp:13" status="valid" parentFunction="load_vb_for_task1" variable="" isDirective="0" options="II = 1"/>
        <Pragma type="inline" location="../../../src/slr0.cpp:20" status="valid" parentFunction="load_vb_for_task1" variable="" isDirective="0" options="off"/>
        <Pragma type="pipeline" location="../../../src/slr0.cpp:22" status="valid" parentFunction="load_vb_for_task1" variable="" isDirective="0" options="II = 1"/>
        <Pragma type="inline" location="../../../src/slr0.cpp:46" status="valid" parentFunction="load_va_for_task1" variable="" isDirective="0" options="off"/>
        <Pragma type="pipeline" location="../../../src/slr0.cpp:48" status="valid" parentFunction="load_va_for_task1" variable="" isDirective="0" options="II = 1"/>
        <Pragma type="inline" location="../../../src/slr0.cpp:55" status="valid" parentFunction="load_va_for_task1" variable="" isDirective="0" options="off"/>
        <Pragma type="pipeline" location="../../../src/slr0.cpp:57" status="valid" parentFunction="load_va_for_task1" variable="" isDirective="0" options="II = 1"/>
        <Pragma type="inline" location="../../../src/slr0.cpp:81" status="valid" parentFunction="load_vc_for_task3" variable="" isDirective="0" options="off"/>
        <Pragma type="pipeline" location="../../../src/slr0.cpp:83" status="valid" parentFunction="load_vc_for_task3" variable="" isDirective="0" options="II = 1"/>
        <Pragma type="inline" location="../../../src/slr0.cpp:90" status="valid" parentFunction="load_vc_for_task3" variable="" isDirective="0" options="off"/>
        <Pragma type="pipeline" location="../../../src/slr0.cpp:92" status="valid" parentFunction="load_vc_for_task3" variable="" isDirective="0" options="II = 1"/>
        <Pragma type="inline" location="../../../src/slr0.cpp:116" status="valid" parentFunction="load_vd_for_task3" variable="" isDirective="0" options="off"/>
        <Pragma type="pipeline" location="../../../src/slr0.cpp:118" status="valid" parentFunction="load_vd_for_task3" variable="" isDirective="0" options="II = 1"/>
        <Pragma type="inline" location="../../../src/slr0.cpp:125" status="valid" parentFunction="load_vd_for_task3" variable="" isDirective="0" options="off"/>
        <Pragma type="pipeline" location="../../../src/slr0.cpp:127" status="valid" parentFunction="load_vd_for_task3" variable="" isDirective="0" options="II = 1"/>
        <Pragma type="inline" location="../../../src/slr0.cpp:143" status="valid" parentFunction="store_vf_for_task3" variable="" isDirective="0" options="off"/>
        <Pragma type="pipeline" location="../../../src/slr0.cpp:145" status="valid" parentFunction="store_vf_for_task3" variable="" isDirective="0" options="II = 1"/>
        <Pragma type="inline" location="../../../src/slr0.cpp:151" status="valid" parentFunction="store_vf_for_task3" variable="" isDirective="0" options="off"/>
        <Pragma type="pipeline" location="../../../src/slr0.cpp:153" status="valid" parentFunction="store_vf_for_task3" variable="" isDirective="0" options="II = 1"/>
        <Pragma type="inline" location="../../../src/slr0.cpp:178" status="valid" parentFunction="store_vg_for_task5" variable="" isDirective="0" options="off"/>
        <Pragma type="pipeline" location="../../../src/slr0.cpp:180" status="valid" parentFunction="store_vg_for_task5" variable="" isDirective="0" options="II = 1"/>
        <Pragma type="inline" location="../../../src/slr0.cpp:186" status="valid" parentFunction="store_vg_for_task5" variable="" isDirective="0" options="off"/>
        <Pragma type="pipeline" location="../../../src/slr0.cpp:188" status="valid" parentFunction="store_vg_for_task5" variable="" isDirective="0" options="II = 1"/>
        <Pragma type="inline" location="../../../src/slr0.cpp:213" status="valid" parentFunction="store_ve_for_task1" variable="" isDirective="0" options="off"/>
        <Pragma type="pipeline" location="../../../src/slr0.cpp:215" status="valid" parentFunction="store_ve_for_task1" variable="" isDirective="0" options="II = 1"/>
        <Pragma type="inline" location="../../../src/slr0.cpp:221" status="valid" parentFunction="store_ve_for_task1" variable="" isDirective="0" options="off"/>
        <Pragma type="pipeline" location="../../../src/slr0.cpp:223" status="valid" parentFunction="store_ve_for_task1" variable="" isDirective="0" options="II = 1"/>
        <Pragma type="inline" location="../../../src/slr0.cpp:266" status="valid" parentFunction="ft1_level0" variable="" isDirective="0" options="off"/>
        <Pragma type="array_partition" location="../../../src/slr0.cpp:269" status="valid" parentFunction="ft1_level0" variable="" isDirective="0" options="variable = D_0 cyclic factor = 4 dim = 1"/>
        <Pragma type="array_partition" location="../../../src/slr0.cpp:270" status="valid" parentFunction="ft1_level0" variable="" isDirective="0" options="variable = D_0 cyclic factor = 24 dim = 2"/>
        <Pragma type="array_partition" location="../../../src/slr0.cpp:273" status="valid" parentFunction="ft1_level0" variable="" isDirective="0" options="variable = D_1 cyclic factor = 4 dim = 1"/>
        <Pragma type="array_partition" location="../../../src/slr0.cpp:274" status="valid" parentFunction="ft1_level0" variable="" isDirective="0" options="variable = D_1 cyclic factor = 24 dim = 2"/>
        <Pragma type="array_partition" location="../../../src/slr0.cpp:276" status="valid" parentFunction="ft1_level0" variable="" isDirective="0" options="variable = C_0 cyclic factor = 10 dim = 1"/>
        <Pragma type="array_partition" location="../../../src/slr0.cpp:277" status="valid" parentFunction="ft1_level0" variable="" isDirective="0" options="variable = C_0 cyclic factor = 4 dim = 2"/>
        <Pragma type="array_partition" location="../../../src/slr0.cpp:279" status="valid" parentFunction="ft1_level0" variable="" isDirective="0" options="variable = C_1 cyclic factor = 10 dim = 1"/>
        <Pragma type="array_partition" location="../../../src/slr0.cpp:280" status="valid" parentFunction="ft1_level0" variable="" isDirective="0" options="variable = C_1 cyclic factor = 4 dim = 2"/>
        <Pragma type="array_partition" location="../../../src/slr0.cpp:282" status="valid" parentFunction="ft1_level0" variable="" isDirective="0" options="variable = C_2 cyclic factor = 10 dim = 1"/>
        <Pragma type="array_partition" location="../../../src/slr0.cpp:283" status="valid" parentFunction="ft1_level0" variable="" isDirective="0" options="variable = C_2 cyclic factor = 4 dim = 2"/>
        <Pragma type="inline" location="../../../src/slr0.cpp:306" status="valid" parentFunction="compute_ft1_level1" variable="" isDirective="0" options="off"/>
        <Pragma type="dataflow" location="../../../src/slr0.cpp:307" status="valid" parentFunction="compute_ft1_level1" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="../../../src/slr0.cpp:320" status="valid" parentFunction="ft1_level1" variable="" isDirective="0" options="off"/>
        <Pragma type="array_partition" location="../../../src/slr0.cpp:323" status="valid" parentFunction="ft1_level1" variable="" isDirective="0" options="variable = F_0 cyclic factor = 10 dim = 1"/>
        <Pragma type="array_partition" location="../../../src/slr0.cpp:324" status="valid" parentFunction="ft1_level1" variable="" isDirective="0" options="variable = F_0 cyclic factor = 24 dim = 2"/>
        <Pragma type="array_partition" location="../../../src/slr0.cpp:327" status="valid" parentFunction="ft1_level1" variable="" isDirective="0" options="variable = F_1 cyclic factor = 10 dim = 1"/>
        <Pragma type="array_partition" location="../../../src/slr0.cpp:328" status="valid" parentFunction="ft1_level1" variable="" isDirective="0" options="variable = F_1 cyclic factor = 24 dim = 2"/>
        <Pragma type="inline" location="../../../src/slr0.cpp:357" status="valid" parentFunction="task2_intra" variable="" isDirective="0" options="off"/>
        <Pragma type="unroll" location="../../../src/slr0.cpp:361" status="valid" parentFunction="task2_intra" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../src/slr0.cpp:363" status="valid" parentFunction="task2_intra" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="../../../src/slr0.cpp:372" status="valid" parentFunction="task3_intra" variable="" isDirective="0" options="off"/>
        <Pragma type="pipeline" location="../../../src/slr0.cpp:377" status="valid" parentFunction="task3_intra" variable="" isDirective="0" options="II = 2"/>
        <Pragma type="unroll" location="../../../src/slr0.cpp:379" status="valid" parentFunction="task3_intra" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../src/slr0.cpp:381" status="valid" parentFunction="task3_intra" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../src/slr0.cpp:383" status="valid" parentFunction="task3_intra" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="../../../src/slr0.cpp:395" status="valid" parentFunction="read_d_ft1" variable="" isDirective="0" options="off"/>
        <Pragma type="pipeline" location="../../../src/slr0.cpp:401" status="valid" parentFunction="read_d_ft1" variable="" isDirective="0" options="II = 1"/>
        <Pragma type="inline" location="../../../src/slr0.cpp:417" status="valid" parentFunction="read_d_ft1" variable="" isDirective="0" options="off"/>
        <Pragma type="pipeline" location="../../../src/slr0.cpp:423" status="valid" parentFunction="read_d_ft1" variable="" isDirective="0" options="II = 1"/>
        <Pragma type="inline" location="../../../src/slr0.cpp:447" status="valid" parentFunction="read_c_ft1" variable="" isDirective="0" options="off"/>
        <Pragma type="pipeline" location="../../../src/slr0.cpp:453" status="valid" parentFunction="read_c_ft1" variable="" isDirective="0" options="II = 1"/>
        <Pragma type="inline" location="../../../src/slr0.cpp:477" status="valid" parentFunction="read_c_ft1" variable="" isDirective="0" options="off"/>
        <Pragma type="pipeline" location="../../../src/slr0.cpp:483" status="valid" parentFunction="read_c_ft1" variable="" isDirective="0" options="II = 1"/>
        <Pragma type="inline" location="../../../src/slr0.cpp:523" status="valid" parentFunction="write_f_ft1" variable="" isDirective="0" options="off"/>
        <Pragma type="pipeline" location="../../../src/slr0.cpp:529" status="valid" parentFunction="write_f_ft1" variable="" isDirective="0" options="II = 1"/>
        <Pragma type="inline" location="../../../src/slr0.cpp:546" status="valid" parentFunction="write_f_ft1" variable="" isDirective="0" options="off"/>
        <Pragma type="pipeline" location="../../../src/slr0.cpp:552" status="valid" parentFunction="write_f_ft1" variable="" isDirective="0" options="II = 1"/>
        <Pragma type="interface" location="../../../src/slr0.cpp:585" status="valid" parentFunction="kernel_nlp_slr0" variable="" isDirective="0" options="axis port = fifo_F_from_task3_to_task5"/>
        <Pragma type="interface" location="../../../src/slr0.cpp:586" status="valid" parentFunction="kernel_nlp_slr0" variable="" isDirective="0" options="axis port = fifo_B_from_off_chip_to_S1"/>
        <Pragma type="interface" location="../../../src/slr0.cpp:587" status="valid" parentFunction="kernel_nlp_slr0" variable="" isDirective="0" options="axis port = fifo_A_from_off_chip_to_S1"/>
        <Pragma type="interface" location="../../../src/slr0.cpp:588" status="valid" parentFunction="kernel_nlp_slr0" variable="" isDirective="0" options="axis port = fifo_G_to_off_chip"/>
        <Pragma type="interface" location="../../../src/slr0.cpp:589" status="valid" parentFunction="kernel_nlp_slr0" variable="" isDirective="0" options="axis port = fifo_E_to_off_chip"/>
        <Pragma type="interface" location="../../../src/slr0.cpp:590" status="valid" parentFunction="kernel_nlp_slr0" variable="" isDirective="0" options="m_axi port = vE_for_task1 offset = slave bundle = kernel_vE_for_task1"/>
        <Pragma type="aggregate" location="../../../src/slr0.cpp:591" status="valid" parentFunction="kernel_nlp_slr0" variable="" isDirective="0" options="variable = vF_for_task3"/>
        <Pragma type="interface" location="../../../src/slr0.cpp:592" status="valid" parentFunction="kernel_nlp_slr0" variable="" isDirective="0" options="m_axi port = vA_for_task1 offset = slave bundle = kernel_vA_for_task1"/>
        <Pragma type="aggregate" location="../../../src/slr0.cpp:593" status="valid" parentFunction="kernel_nlp_slr0" variable="" isDirective="0" options="variable = vC_for_task3"/>
        <Pragma type="interface" location="../../../src/slr0.cpp:594" status="valid" parentFunction="kernel_nlp_slr0" variable="" isDirective="0" options="m_axi port = vB_for_task1 offset = slave bundle = kernel_vB_for_task1"/>
        <Pragma type="aggregate" location="../../../src/slr0.cpp:595" status="valid" parentFunction="kernel_nlp_slr0" variable="" isDirective="0" options="variable = vD_for_task3"/>
        <Pragma type="interface" location="../../../src/slr0.cpp:596" status="valid" parentFunction="kernel_nlp_slr0" variable="" isDirective="0" options="m_axi port = vF_for_task3 offset = slave bundle = kernel_vF_for_task3"/>
        <Pragma type="aggregate" location="../../../src/slr0.cpp:597" status="valid" parentFunction="kernel_nlp_slr0" variable="" isDirective="0" options="variable = vG_for_task5"/>
        <Pragma type="interface" location="../../../src/slr0.cpp:598" status="valid" parentFunction="kernel_nlp_slr0" variable="" isDirective="0" options="m_axi port = vC_for_task3 offset = slave bundle = kernel_vC_for_task3"/>
        <Pragma type="interface" location="../../../src/slr0.cpp:600" status="valid" parentFunction="kernel_nlp_slr0" variable="" isDirective="0" options="m_axi port = vD_for_task3 offset = slave bundle = kernel_vD_for_task3"/>
        <Pragma type="interface" location="../../../src/slr0.cpp:602" status="valid" parentFunction="kernel_nlp_slr0" variable="" isDirective="0" options="m_axi port = vG_for_task5 offset = slave bundle = kernel_vG_for_task5"/>
        <Pragma type="interface" location="../../../src/slr0.cpp:604" status="valid" parentFunction="kernel_nlp_slr0" variable="" isDirective="0" options="s_axilite port = vE_for_task1 bundle = control"/>
        <Pragma type="interface" location="../../../src/slr0.cpp:605" status="valid" parentFunction="kernel_nlp_slr0" variable="" isDirective="0" options="s_axilite port = vA_for_task1 bundle = control"/>
        <Pragma type="interface" location="../../../src/slr0.cpp:606" status="valid" parentFunction="kernel_nlp_slr0" variable="" isDirective="0" options="s_axilite port = vB_for_task1 bundle = control"/>
        <Pragma type="interface" location="../../../src/slr0.cpp:607" status="valid" parentFunction="kernel_nlp_slr0" variable="" isDirective="0" options="s_axilite port = vF_for_task3 bundle = control"/>
        <Pragma type="interface" location="../../../src/slr0.cpp:608" status="valid" parentFunction="kernel_nlp_slr0" variable="" isDirective="0" options="s_axilite port = vC_for_task3 bundle = control"/>
        <Pragma type="interface" location="../../../src/slr0.cpp:609" status="valid" parentFunction="kernel_nlp_slr0" variable="" isDirective="0" options="s_axilite port = vD_for_task3 bundle = control"/>
        <Pragma type="interface" location="../../../src/slr0.cpp:610" status="valid" parentFunction="kernel_nlp_slr0" variable="" isDirective="0" options="s_axilite port = vG_for_task5 bundle = control"/>
        <Pragma type="data_pack" location="../../../src/slr0.cpp:611" status="invalid" parentFunction="kernel_nlp_slr0" variable="" isDirective="0" options="VARIABLE">
            <Msg msg_id="207-5514" msg_severity="WARNING" msg_body="the pragma is not supported and will be ignored"/>
        </Pragma>
        <Pragma type="data_pack" location="../../../src/slr0.cpp:612" status="invalid" parentFunction="kernel_nlp_slr0" variable="" isDirective="0" options="VARIABLE">
            <Msg msg_id="207-5514" msg_severity="WARNING" msg_body="the pragma is not supported and will be ignored"/>
        </Pragma>
        <Pragma type="data_pack" location="../../../src/slr0.cpp:613" status="invalid" parentFunction="kernel_nlp_slr0" variable="" isDirective="0" options="VARIABLE">
            <Msg msg_id="207-5514" msg_severity="WARNING" msg_body="the pragma is not supported and will be ignored"/>
        </Pragma>
        <Pragma type="data_pack" location="../../../src/slr0.cpp:614" status="invalid" parentFunction="kernel_nlp_slr0" variable="" isDirective="0" options="VARIABLE">
            <Msg msg_id="207-5514" msg_severity="WARNING" msg_body="the pragma is not supported and will be ignored"/>
        </Pragma>
        <Pragma type="data_pack" location="../../../src/slr0.cpp:615" status="invalid" parentFunction="kernel_nlp_slr0" variable="" isDirective="0" options="VARIABLE">
            <Msg msg_id="207-5514" msg_severity="WARNING" msg_body="the pragma is not supported and will be ignored"/>
        </Pragma>
        <Pragma type="data_pack" location="../../../src/slr0.cpp:616" status="invalid" parentFunction="kernel_nlp_slr0" variable="" isDirective="0" options="VARIABLE">
            <Msg msg_id="207-5514" msg_severity="WARNING" msg_body="the pragma is not supported and will be ignored"/>
        </Pragma>
        <Pragma type="data_pack" location="../../../src/slr0.cpp:617" status="invalid" parentFunction="kernel_nlp_slr0" variable="" isDirective="0" options="VARIABLE">
            <Msg msg_id="207-5514" msg_severity="WARNING" msg_body="the pragma is not supported and will be ignored"/>
        </Pragma>
        <Pragma type="interface" location="../../../src/slr0.cpp:618" status="valid" parentFunction="kernel_nlp_slr0" variable="" isDirective="0" options="s_axilite port = return bundle = control"/>
        <Pragma type="dataflow" location="../../../src/slr0.cpp:619" status="valid" parentFunction="kernel_nlp_slr0" variable="" isDirective="0" options=""/>
        <Pragma type="stream" location="../../../src/slr0.cpp:621" status="valid" parentFunction="kernel_nlp_slr0" variable="" isDirective="0" options="variable = fifo_F_to_off_chip depth = 1024"/>
        <Pragma type="stream" location="../../../src/slr0.cpp:623" status="valid" parentFunction="kernel_nlp_slr0" variable="" isDirective="0" options="variable = fifo_D_from_off_chip_to_S3 depth = 1024"/>
        <Pragma type="stream" location="../../../src/slr0.cpp:625" status="valid" parentFunction="kernel_nlp_slr0" variable="" isDirective="0" options="variable = fifo_C_from_off_chip_to_S3 depth = 1024"/>
    </PragmaReport>
</profile>

