// Seed: 3475833859
module module_0 (
    id_1,
    id_2,
    id_3
);
  output wire id_3;
  inout wire id_2;
  output wire id_1;
  wire id_4;
  assign id_1 = -1;
endmodule
module module_1 #(
    parameter id_2 = 32'd79,
    parameter id_7 = 32'd20
) (
    id_1,
    _id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    _id_7
);
  input wire _id_7;
  inout wire id_6;
  inout wire id_5;
  input wire id_4;
  module_0 modCall_1 (
      id_5,
      id_5,
      id_6
  );
  input wire id_3;
  input wire _id_2;
  output wire id_1;
  logic [id_7 : id_2] id_8;
endmodule
