#ifndef INCLUDED_CYFITTER_H
#define INCLUDED_CYFITTER_H
#include "cydevice_trm.h"

/* ESP_rx */
#define ESP_rx__0__DM__MASK 0x7000u
#define ESP_rx__0__DM__SHIFT 12
#define ESP_rx__0__DR CYREG_PRT0_DR
#define ESP_rx__0__HSIOM CYREG_HSIOM_PORT_SEL0
#define ESP_rx__0__HSIOM_MASK 0x000F0000u
#define ESP_rx__0__HSIOM_SHIFT 16u
#define ESP_rx__0__INTCFG CYREG_PRT0_INTCFG
#define ESP_rx__0__INTSTAT CYREG_PRT0_INTSTAT
#define ESP_rx__0__MASK 0x10u
#define ESP_rx__0__PA__CFG0 CYREG_UDB_PA0_CFG0
#define ESP_rx__0__PA__CFG1 CYREG_UDB_PA0_CFG1
#define ESP_rx__0__PA__CFG10 CYREG_UDB_PA0_CFG10
#define ESP_rx__0__PA__CFG11 CYREG_UDB_PA0_CFG11
#define ESP_rx__0__PA__CFG12 CYREG_UDB_PA0_CFG12
#define ESP_rx__0__PA__CFG13 CYREG_UDB_PA0_CFG13
#define ESP_rx__0__PA__CFG14 CYREG_UDB_PA0_CFG14
#define ESP_rx__0__PA__CFG2 CYREG_UDB_PA0_CFG2
#define ESP_rx__0__PA__CFG3 CYREG_UDB_PA0_CFG3
#define ESP_rx__0__PA__CFG4 CYREG_UDB_PA0_CFG4
#define ESP_rx__0__PA__CFG5 CYREG_UDB_PA0_CFG5
#define ESP_rx__0__PA__CFG6 CYREG_UDB_PA0_CFG6
#define ESP_rx__0__PA__CFG7 CYREG_UDB_PA0_CFG7
#define ESP_rx__0__PA__CFG8 CYREG_UDB_PA0_CFG8
#define ESP_rx__0__PA__CFG9 CYREG_UDB_PA0_CFG9
#define ESP_rx__0__PC CYREG_PRT0_PC
#define ESP_rx__0__PC2 CYREG_PRT0_PC2
#define ESP_rx__0__PORT 0u
#define ESP_rx__0__PS CYREG_PRT0_PS
#define ESP_rx__0__SHIFT 4
#define ESP_rx__DR CYREG_PRT0_DR
#define ESP_rx__INTCFG CYREG_PRT0_INTCFG
#define ESP_rx__INTSTAT CYREG_PRT0_INTSTAT
#define ESP_rx__MASK 0x10u
#define ESP_rx__PA__CFG0 CYREG_UDB_PA0_CFG0
#define ESP_rx__PA__CFG1 CYREG_UDB_PA0_CFG1
#define ESP_rx__PA__CFG10 CYREG_UDB_PA0_CFG10
#define ESP_rx__PA__CFG11 CYREG_UDB_PA0_CFG11
#define ESP_rx__PA__CFG12 CYREG_UDB_PA0_CFG12
#define ESP_rx__PA__CFG13 CYREG_UDB_PA0_CFG13
#define ESP_rx__PA__CFG14 CYREG_UDB_PA0_CFG14
#define ESP_rx__PA__CFG2 CYREG_UDB_PA0_CFG2
#define ESP_rx__PA__CFG3 CYREG_UDB_PA0_CFG3
#define ESP_rx__PA__CFG4 CYREG_UDB_PA0_CFG4
#define ESP_rx__PA__CFG5 CYREG_UDB_PA0_CFG5
#define ESP_rx__PA__CFG6 CYREG_UDB_PA0_CFG6
#define ESP_rx__PA__CFG7 CYREG_UDB_PA0_CFG7
#define ESP_rx__PA__CFG8 CYREG_UDB_PA0_CFG8
#define ESP_rx__PA__CFG9 CYREG_UDB_PA0_CFG9
#define ESP_rx__PC CYREG_PRT0_PC
#define ESP_rx__PC2 CYREG_PRT0_PC2
#define ESP_rx__PORT 0u
#define ESP_rx__PS CYREG_PRT0_PS
#define ESP_rx__SHIFT 4

/* ESP_SCB */
#define ESP_SCB__BIST_CONTROL CYREG_SCB1_BIST_CONTROL
#define ESP_SCB__BIST_DATA CYREG_SCB1_BIST_DATA
#define ESP_SCB__CTRL CYREG_SCB1_CTRL
#define ESP_SCB__EZ_DATA00 CYREG_SCB1_EZ_DATA00
#define ESP_SCB__EZ_DATA01 CYREG_SCB1_EZ_DATA01
#define ESP_SCB__EZ_DATA02 CYREG_SCB1_EZ_DATA02
#define ESP_SCB__EZ_DATA03 CYREG_SCB1_EZ_DATA03
#define ESP_SCB__EZ_DATA04 CYREG_SCB1_EZ_DATA04
#define ESP_SCB__EZ_DATA05 CYREG_SCB1_EZ_DATA05
#define ESP_SCB__EZ_DATA06 CYREG_SCB1_EZ_DATA06
#define ESP_SCB__EZ_DATA07 CYREG_SCB1_EZ_DATA07
#define ESP_SCB__EZ_DATA08 CYREG_SCB1_EZ_DATA08
#define ESP_SCB__EZ_DATA09 CYREG_SCB1_EZ_DATA09
#define ESP_SCB__EZ_DATA10 CYREG_SCB1_EZ_DATA10
#define ESP_SCB__EZ_DATA11 CYREG_SCB1_EZ_DATA11
#define ESP_SCB__EZ_DATA12 CYREG_SCB1_EZ_DATA12
#define ESP_SCB__EZ_DATA13 CYREG_SCB1_EZ_DATA13
#define ESP_SCB__EZ_DATA14 CYREG_SCB1_EZ_DATA14
#define ESP_SCB__EZ_DATA15 CYREG_SCB1_EZ_DATA15
#define ESP_SCB__EZ_DATA16 CYREG_SCB1_EZ_DATA16
#define ESP_SCB__EZ_DATA17 CYREG_SCB1_EZ_DATA17
#define ESP_SCB__EZ_DATA18 CYREG_SCB1_EZ_DATA18
#define ESP_SCB__EZ_DATA19 CYREG_SCB1_EZ_DATA19
#define ESP_SCB__EZ_DATA20 CYREG_SCB1_EZ_DATA20
#define ESP_SCB__EZ_DATA21 CYREG_SCB1_EZ_DATA21
#define ESP_SCB__EZ_DATA22 CYREG_SCB1_EZ_DATA22
#define ESP_SCB__EZ_DATA23 CYREG_SCB1_EZ_DATA23
#define ESP_SCB__EZ_DATA24 CYREG_SCB1_EZ_DATA24
#define ESP_SCB__EZ_DATA25 CYREG_SCB1_EZ_DATA25
#define ESP_SCB__EZ_DATA26 CYREG_SCB1_EZ_DATA26
#define ESP_SCB__EZ_DATA27 CYREG_SCB1_EZ_DATA27
#define ESP_SCB__EZ_DATA28 CYREG_SCB1_EZ_DATA28
#define ESP_SCB__EZ_DATA29 CYREG_SCB1_EZ_DATA29
#define ESP_SCB__EZ_DATA30 CYREG_SCB1_EZ_DATA30
#define ESP_SCB__EZ_DATA31 CYREG_SCB1_EZ_DATA31
#define ESP_SCB__I2C_CFG CYREG_SCB1_I2C_CFG
#define ESP_SCB__I2C_CTRL CYREG_SCB1_I2C_CTRL
#define ESP_SCB__I2C_M_CMD CYREG_SCB1_I2C_M_CMD
#define ESP_SCB__I2C_S_CMD CYREG_SCB1_I2C_S_CMD
#define ESP_SCB__I2C_STATUS CYREG_SCB1_I2C_STATUS
#define ESP_SCB__INTR_CAUSE CYREG_SCB1_INTR_CAUSE
#define ESP_SCB__INTR_I2C_EC CYREG_SCB1_INTR_I2C_EC
#define ESP_SCB__INTR_I2C_EC_MASK CYREG_SCB1_INTR_I2C_EC_MASK
#define ESP_SCB__INTR_I2C_EC_MASKED CYREG_SCB1_INTR_I2C_EC_MASKED
#define ESP_SCB__INTR_M CYREG_SCB1_INTR_M
#define ESP_SCB__INTR_M_MASK CYREG_SCB1_INTR_M_MASK
#define ESP_SCB__INTR_M_MASKED CYREG_SCB1_INTR_M_MASKED
#define ESP_SCB__INTR_M_SET CYREG_SCB1_INTR_M_SET
#define ESP_SCB__INTR_RX CYREG_SCB1_INTR_RX
#define ESP_SCB__INTR_RX_MASK CYREG_SCB1_INTR_RX_MASK
#define ESP_SCB__INTR_RX_MASKED CYREG_SCB1_INTR_RX_MASKED
#define ESP_SCB__INTR_RX_SET CYREG_SCB1_INTR_RX_SET
#define ESP_SCB__INTR_S CYREG_SCB1_INTR_S
#define ESP_SCB__INTR_S_MASK CYREG_SCB1_INTR_S_MASK
#define ESP_SCB__INTR_S_MASKED CYREG_SCB1_INTR_S_MASKED
#define ESP_SCB__INTR_S_SET CYREG_SCB1_INTR_S_SET
#define ESP_SCB__INTR_SPI_EC CYREG_SCB1_INTR_SPI_EC
#define ESP_SCB__INTR_SPI_EC_MASK CYREG_SCB1_INTR_SPI_EC_MASK
#define ESP_SCB__INTR_SPI_EC_MASKED CYREG_SCB1_INTR_SPI_EC_MASKED
#define ESP_SCB__INTR_TX CYREG_SCB1_INTR_TX
#define ESP_SCB__INTR_TX_MASK CYREG_SCB1_INTR_TX_MASK
#define ESP_SCB__INTR_TX_MASKED CYREG_SCB1_INTR_TX_MASKED
#define ESP_SCB__INTR_TX_SET CYREG_SCB1_INTR_TX_SET
#define ESP_SCB__RX_CTRL CYREG_SCB1_RX_CTRL
#define ESP_SCB__RX_FIFO_CTRL CYREG_SCB1_RX_FIFO_CTRL
#define ESP_SCB__RX_FIFO_RD CYREG_SCB1_RX_FIFO_RD
#define ESP_SCB__RX_FIFO_RD_SILENT CYREG_SCB1_RX_FIFO_RD_SILENT
#define ESP_SCB__RX_FIFO_STATUS CYREG_SCB1_RX_FIFO_STATUS
#define ESP_SCB__RX_MATCH CYREG_SCB1_RX_MATCH
#define ESP_SCB__SPI_CTRL CYREG_SCB1_SPI_CTRL
#define ESP_SCB__SPI_STATUS CYREG_SCB1_SPI_STATUS
#define ESP_SCB__SS0_POSISTION 0u
#define ESP_SCB__SS1_POSISTION 1u
#define ESP_SCB__SS2_POSISTION 2u
#define ESP_SCB__SS3_POSISTION 3u
#define ESP_SCB__STATUS CYREG_SCB1_STATUS
#define ESP_SCB__TX_CTRL CYREG_SCB1_TX_CTRL
#define ESP_SCB__TX_FIFO_CTRL CYREG_SCB1_TX_FIFO_CTRL
#define ESP_SCB__TX_FIFO_STATUS CYREG_SCB1_TX_FIFO_STATUS
#define ESP_SCB__TX_FIFO_WR CYREG_SCB1_TX_FIFO_WR
#define ESP_SCB__UART_CTRL CYREG_SCB1_UART_CTRL
#define ESP_SCB__UART_RX_CTRL CYREG_SCB1_UART_RX_CTRL
#define ESP_SCB__UART_RX_STATUS CYREG_SCB1_UART_RX_STATUS
#define ESP_SCB__UART_TX_CTRL CYREG_SCB1_UART_TX_CTRL

/* ESP_SCB_IRQ */
#define ESP_SCB_IRQ__INTC_CLR_EN_REG CYREG_CM0_ICER
#define ESP_SCB_IRQ__INTC_CLR_PD_REG CYREG_CM0_ICPR
#define ESP_SCB_IRQ__INTC_MASK 0x800u
#define ESP_SCB_IRQ__INTC_NUMBER 11u
#define ESP_SCB_IRQ__INTC_PRIOR_MASK 0xC0000000u
#define ESP_SCB_IRQ__INTC_PRIOR_NUM 3u
#define ESP_SCB_IRQ__INTC_PRIOR_REG CYREG_CM0_IPR2
#define ESP_SCB_IRQ__INTC_SET_EN_REG CYREG_CM0_ISER
#define ESP_SCB_IRQ__INTC_SET_PD_REG CYREG_CM0_ISPR

/* ESP_SCBCLK */
#define ESP_SCBCLK__DIVIDER_MASK 0x0000FFFFu
#define ESP_SCBCLK__ENABLE CYREG_CLK_DIVIDER_A00
#define ESP_SCBCLK__ENABLE_MASK 0x80000000u
#define ESP_SCBCLK__MASK 0x80000000u
#define ESP_SCBCLK__REGISTER CYREG_CLK_DIVIDER_A00

/* ESP_tx */
#define ESP_tx__0__DM__MASK 0x38000u
#define ESP_tx__0__DM__SHIFT 15
#define ESP_tx__0__DR CYREG_PRT0_DR
#define ESP_tx__0__HSIOM CYREG_HSIOM_PORT_SEL0
#define ESP_tx__0__HSIOM_MASK 0x00F00000u
#define ESP_tx__0__HSIOM_SHIFT 20u
#define ESP_tx__0__INTCFG CYREG_PRT0_INTCFG
#define ESP_tx__0__INTSTAT CYREG_PRT0_INTSTAT
#define ESP_tx__0__MASK 0x20u
#define ESP_tx__0__OUT_SEL CYREG_UDB_PA0_CFG10
#define ESP_tx__0__OUT_SEL_SHIFT 10u
#define ESP_tx__0__OUT_SEL_VAL -1u
#define ESP_tx__0__PA__CFG0 CYREG_UDB_PA0_CFG0
#define ESP_tx__0__PA__CFG1 CYREG_UDB_PA0_CFG1
#define ESP_tx__0__PA__CFG10 CYREG_UDB_PA0_CFG10
#define ESP_tx__0__PA__CFG11 CYREG_UDB_PA0_CFG11
#define ESP_tx__0__PA__CFG12 CYREG_UDB_PA0_CFG12
#define ESP_tx__0__PA__CFG13 CYREG_UDB_PA0_CFG13
#define ESP_tx__0__PA__CFG14 CYREG_UDB_PA0_CFG14
#define ESP_tx__0__PA__CFG2 CYREG_UDB_PA0_CFG2
#define ESP_tx__0__PA__CFG3 CYREG_UDB_PA0_CFG3
#define ESP_tx__0__PA__CFG4 CYREG_UDB_PA0_CFG4
#define ESP_tx__0__PA__CFG5 CYREG_UDB_PA0_CFG5
#define ESP_tx__0__PA__CFG6 CYREG_UDB_PA0_CFG6
#define ESP_tx__0__PA__CFG7 CYREG_UDB_PA0_CFG7
#define ESP_tx__0__PA__CFG8 CYREG_UDB_PA0_CFG8
#define ESP_tx__0__PA__CFG9 CYREG_UDB_PA0_CFG9
#define ESP_tx__0__PC CYREG_PRT0_PC
#define ESP_tx__0__PC2 CYREG_PRT0_PC2
#define ESP_tx__0__PORT 0u
#define ESP_tx__0__PS CYREG_PRT0_PS
#define ESP_tx__0__SHIFT 5
#define ESP_tx__DR CYREG_PRT0_DR
#define ESP_tx__INTCFG CYREG_PRT0_INTCFG
#define ESP_tx__INTSTAT CYREG_PRT0_INTSTAT
#define ESP_tx__MASK 0x20u
#define ESP_tx__PA__CFG0 CYREG_UDB_PA0_CFG0
#define ESP_tx__PA__CFG1 CYREG_UDB_PA0_CFG1
#define ESP_tx__PA__CFG10 CYREG_UDB_PA0_CFG10
#define ESP_tx__PA__CFG11 CYREG_UDB_PA0_CFG11
#define ESP_tx__PA__CFG12 CYREG_UDB_PA0_CFG12
#define ESP_tx__PA__CFG13 CYREG_UDB_PA0_CFG13
#define ESP_tx__PA__CFG14 CYREG_UDB_PA0_CFG14
#define ESP_tx__PA__CFG2 CYREG_UDB_PA0_CFG2
#define ESP_tx__PA__CFG3 CYREG_UDB_PA0_CFG3
#define ESP_tx__PA__CFG4 CYREG_UDB_PA0_CFG4
#define ESP_tx__PA__CFG5 CYREG_UDB_PA0_CFG5
#define ESP_tx__PA__CFG6 CYREG_UDB_PA0_CFG6
#define ESP_tx__PA__CFG7 CYREG_UDB_PA0_CFG7
#define ESP_tx__PA__CFG8 CYREG_UDB_PA0_CFG8
#define ESP_tx__PA__CFG9 CYREG_UDB_PA0_CFG9
#define ESP_tx__PC CYREG_PRT0_PC
#define ESP_tx__PC2 CYREG_PRT0_PC2
#define ESP_tx__PORT 0u
#define ESP_tx__PS CYREG_PRT0_PS
#define ESP_tx__SHIFT 5

/* Led */
#define Led__0__DM__MASK 0x1C0000u
#define Led__0__DM__SHIFT 18
#define Led__0__DR CYREG_PRT1_DR
#define Led__0__HSIOM CYREG_HSIOM_PORT_SEL1
#define Led__0__HSIOM_MASK 0x0F000000u
#define Led__0__HSIOM_SHIFT 24u
#define Led__0__INTCFG CYREG_PRT1_INTCFG
#define Led__0__INTSTAT CYREG_PRT1_INTSTAT
#define Led__0__MASK 0x40u
#define Led__0__PA__CFG0 CYREG_UDB_PA1_CFG0
#define Led__0__PA__CFG1 CYREG_UDB_PA1_CFG1
#define Led__0__PA__CFG10 CYREG_UDB_PA1_CFG10
#define Led__0__PA__CFG11 CYREG_UDB_PA1_CFG11
#define Led__0__PA__CFG12 CYREG_UDB_PA1_CFG12
#define Led__0__PA__CFG13 CYREG_UDB_PA1_CFG13
#define Led__0__PA__CFG14 CYREG_UDB_PA1_CFG14
#define Led__0__PA__CFG2 CYREG_UDB_PA1_CFG2
#define Led__0__PA__CFG3 CYREG_UDB_PA1_CFG3
#define Led__0__PA__CFG4 CYREG_UDB_PA1_CFG4
#define Led__0__PA__CFG5 CYREG_UDB_PA1_CFG5
#define Led__0__PA__CFG6 CYREG_UDB_PA1_CFG6
#define Led__0__PA__CFG7 CYREG_UDB_PA1_CFG7
#define Led__0__PA__CFG8 CYREG_UDB_PA1_CFG8
#define Led__0__PA__CFG9 CYREG_UDB_PA1_CFG9
#define Led__0__PC CYREG_PRT1_PC
#define Led__0__PC2 CYREG_PRT1_PC2
#define Led__0__PORT 1u
#define Led__0__PS CYREG_PRT1_PS
#define Led__0__SHIFT 6
#define Led__DR CYREG_PRT1_DR
#define Led__INTCFG CYREG_PRT1_INTCFG
#define Led__INTSTAT CYREG_PRT1_INTSTAT
#define Led__MASK 0x40u
#define Led__PA__CFG0 CYREG_UDB_PA1_CFG0
#define Led__PA__CFG1 CYREG_UDB_PA1_CFG1
#define Led__PA__CFG10 CYREG_UDB_PA1_CFG10
#define Led__PA__CFG11 CYREG_UDB_PA1_CFG11
#define Led__PA__CFG12 CYREG_UDB_PA1_CFG12
#define Led__PA__CFG13 CYREG_UDB_PA1_CFG13
#define Led__PA__CFG14 CYREG_UDB_PA1_CFG14
#define Led__PA__CFG2 CYREG_UDB_PA1_CFG2
#define Led__PA__CFG3 CYREG_UDB_PA1_CFG3
#define Led__PA__CFG4 CYREG_UDB_PA1_CFG4
#define Led__PA__CFG5 CYREG_UDB_PA1_CFG5
#define Led__PA__CFG6 CYREG_UDB_PA1_CFG6
#define Led__PA__CFG7 CYREG_UDB_PA1_CFG7
#define Led__PA__CFG8 CYREG_UDB_PA1_CFG8
#define Led__PA__CFG9 CYREG_UDB_PA1_CFG9
#define Led__PC CYREG_PRT1_PC
#define Led__PC2 CYREG_PRT1_PC2
#define Led__PORT 1u
#define Led__PS CYREG_PRT1_PS
#define Led__SHIFT 6

/* SW1 */
#define SW1__0__DM__MASK 0xE00000u
#define SW1__0__DM__SHIFT 21
#define SW1__0__DR CYREG_PRT0_DR
#define SW1__0__HSIOM CYREG_HSIOM_PORT_SEL0
#define SW1__0__HSIOM_MASK 0xF0000000u
#define SW1__0__HSIOM_SHIFT 28u
#define SW1__0__INTCFG CYREG_PRT0_INTCFG
#define SW1__0__INTSTAT CYREG_PRT0_INTSTAT
#define SW1__0__MASK 0x80u
#define SW1__0__PA__CFG0 CYREG_UDB_PA0_CFG0
#define SW1__0__PA__CFG1 CYREG_UDB_PA0_CFG1
#define SW1__0__PA__CFG10 CYREG_UDB_PA0_CFG10
#define SW1__0__PA__CFG11 CYREG_UDB_PA0_CFG11
#define SW1__0__PA__CFG12 CYREG_UDB_PA0_CFG12
#define SW1__0__PA__CFG13 CYREG_UDB_PA0_CFG13
#define SW1__0__PA__CFG14 CYREG_UDB_PA0_CFG14
#define SW1__0__PA__CFG2 CYREG_UDB_PA0_CFG2
#define SW1__0__PA__CFG3 CYREG_UDB_PA0_CFG3
#define SW1__0__PA__CFG4 CYREG_UDB_PA0_CFG4
#define SW1__0__PA__CFG5 CYREG_UDB_PA0_CFG5
#define SW1__0__PA__CFG6 CYREG_UDB_PA0_CFG6
#define SW1__0__PA__CFG7 CYREG_UDB_PA0_CFG7
#define SW1__0__PA__CFG8 CYREG_UDB_PA0_CFG8
#define SW1__0__PA__CFG9 CYREG_UDB_PA0_CFG9
#define SW1__0__PC CYREG_PRT0_PC
#define SW1__0__PC2 CYREG_PRT0_PC2
#define SW1__0__PORT 0u
#define SW1__0__PS CYREG_PRT0_PS
#define SW1__0__SHIFT 7
#define SW1__DR CYREG_PRT0_DR
#define SW1__INTCFG CYREG_PRT0_INTCFG
#define SW1__INTSTAT CYREG_PRT0_INTSTAT
#define SW1__MASK 0x80u
#define SW1__PA__CFG0 CYREG_UDB_PA0_CFG0
#define SW1__PA__CFG1 CYREG_UDB_PA0_CFG1
#define SW1__PA__CFG10 CYREG_UDB_PA0_CFG10
#define SW1__PA__CFG11 CYREG_UDB_PA0_CFG11
#define SW1__PA__CFG12 CYREG_UDB_PA0_CFG12
#define SW1__PA__CFG13 CYREG_UDB_PA0_CFG13
#define SW1__PA__CFG14 CYREG_UDB_PA0_CFG14
#define SW1__PA__CFG2 CYREG_UDB_PA0_CFG2
#define SW1__PA__CFG3 CYREG_UDB_PA0_CFG3
#define SW1__PA__CFG4 CYREG_UDB_PA0_CFG4
#define SW1__PA__CFG5 CYREG_UDB_PA0_CFG5
#define SW1__PA__CFG6 CYREG_UDB_PA0_CFG6
#define SW1__PA__CFG7 CYREG_UDB_PA0_CFG7
#define SW1__PA__CFG8 CYREG_UDB_PA0_CFG8
#define SW1__PA__CFG9 CYREG_UDB_PA0_CFG9
#define SW1__PC CYREG_PRT0_PC
#define SW1__PC2 CYREG_PRT0_PC2
#define SW1__PORT 0u
#define SW1__PS CYREG_PRT0_PS
#define SW1__SHIFT 7

/* Rot1_cy_m0s8_tcpwm_1 */
#define Rot1_cy_m0s8_tcpwm_1__CC CYREG_TCPWM_CNT0_CC
#define Rot1_cy_m0s8_tcpwm_1__CC_BUFF CYREG_TCPWM_CNT0_CC_BUFF
#define Rot1_cy_m0s8_tcpwm_1__COUNTER CYREG_TCPWM_CNT0_COUNTER
#define Rot1_cy_m0s8_tcpwm_1__CTRL CYREG_TCPWM_CNT0_CTRL
#define Rot1_cy_m0s8_tcpwm_1__INTR CYREG_TCPWM_CNT0_INTR
#define Rot1_cy_m0s8_tcpwm_1__INTR_MASK CYREG_TCPWM_CNT0_INTR_MASK
#define Rot1_cy_m0s8_tcpwm_1__INTR_MASKED CYREG_TCPWM_CNT0_INTR_MASKED
#define Rot1_cy_m0s8_tcpwm_1__INTR_SET CYREG_TCPWM_CNT0_INTR_SET
#define Rot1_cy_m0s8_tcpwm_1__PERIOD CYREG_TCPWM_CNT0_PERIOD
#define Rot1_cy_m0s8_tcpwm_1__PERIOD_BUFF CYREG_TCPWM_CNT0_PERIOD_BUFF
#define Rot1_cy_m0s8_tcpwm_1__STATUS CYREG_TCPWM_CNT0_STATUS
#define Rot1_cy_m0s8_tcpwm_1__TCPWM_CMD CYREG_TCPWM_CMD
#define Rot1_cy_m0s8_tcpwm_1__TCPWM_CMDCAPTURE_MASK 0x01u
#define Rot1_cy_m0s8_tcpwm_1__TCPWM_CMDCAPTURE_SHIFT 0
#define Rot1_cy_m0s8_tcpwm_1__TCPWM_CMDRELOAD_MASK 0x100u
#define Rot1_cy_m0s8_tcpwm_1__TCPWM_CMDRELOAD_SHIFT 8
#define Rot1_cy_m0s8_tcpwm_1__TCPWM_CMDSTART_MASK 0x1000000u
#define Rot1_cy_m0s8_tcpwm_1__TCPWM_CMDSTART_SHIFT 24
#define Rot1_cy_m0s8_tcpwm_1__TCPWM_CMDSTOP_MASK 0x10000u
#define Rot1_cy_m0s8_tcpwm_1__TCPWM_CMDSTOP_SHIFT 16
#define Rot1_cy_m0s8_tcpwm_1__TCPWM_CTRL CYREG_TCPWM_CTRL
#define Rot1_cy_m0s8_tcpwm_1__TCPWM_CTRL_MASK 0x01u
#define Rot1_cy_m0s8_tcpwm_1__TCPWM_CTRL_SHIFT 0
#define Rot1_cy_m0s8_tcpwm_1__TCPWM_INTR_CAUSE CYREG_TCPWM_INTR_CAUSE
#define Rot1_cy_m0s8_tcpwm_1__TCPWM_INTR_CAUSE_MASK 0x01u
#define Rot1_cy_m0s8_tcpwm_1__TCPWM_INTR_CAUSE_SHIFT 0
#define Rot1_cy_m0s8_tcpwm_1__TCPWM_NUMBER 0u
#define Rot1_cy_m0s8_tcpwm_1__TR_CTRL0 CYREG_TCPWM_CNT0_TR_CTRL0
#define Rot1_cy_m0s8_tcpwm_1__TR_CTRL1 CYREG_TCPWM_CNT0_TR_CTRL1
#define Rot1_cy_m0s8_tcpwm_1__TR_CTRL2 CYREG_TCPWM_CNT0_TR_CTRL2

/* Rot2_cy_m0s8_tcpwm_1 */
#define Rot2_cy_m0s8_tcpwm_1__CC CYREG_TCPWM_CNT1_CC
#define Rot2_cy_m0s8_tcpwm_1__CC_BUFF CYREG_TCPWM_CNT1_CC_BUFF
#define Rot2_cy_m0s8_tcpwm_1__COUNTER CYREG_TCPWM_CNT1_COUNTER
#define Rot2_cy_m0s8_tcpwm_1__CTRL CYREG_TCPWM_CNT1_CTRL
#define Rot2_cy_m0s8_tcpwm_1__INTR CYREG_TCPWM_CNT1_INTR
#define Rot2_cy_m0s8_tcpwm_1__INTR_MASK CYREG_TCPWM_CNT1_INTR_MASK
#define Rot2_cy_m0s8_tcpwm_1__INTR_MASKED CYREG_TCPWM_CNT1_INTR_MASKED
#define Rot2_cy_m0s8_tcpwm_1__INTR_SET CYREG_TCPWM_CNT1_INTR_SET
#define Rot2_cy_m0s8_tcpwm_1__PERIOD CYREG_TCPWM_CNT1_PERIOD
#define Rot2_cy_m0s8_tcpwm_1__PERIOD_BUFF CYREG_TCPWM_CNT1_PERIOD_BUFF
#define Rot2_cy_m0s8_tcpwm_1__STATUS CYREG_TCPWM_CNT1_STATUS
#define Rot2_cy_m0s8_tcpwm_1__TCPWM_CMD CYREG_TCPWM_CMD
#define Rot2_cy_m0s8_tcpwm_1__TCPWM_CMDCAPTURE_MASK 0x02u
#define Rot2_cy_m0s8_tcpwm_1__TCPWM_CMDCAPTURE_SHIFT 1
#define Rot2_cy_m0s8_tcpwm_1__TCPWM_CMDRELOAD_MASK 0x200u
#define Rot2_cy_m0s8_tcpwm_1__TCPWM_CMDRELOAD_SHIFT 9
#define Rot2_cy_m0s8_tcpwm_1__TCPWM_CMDSTART_MASK 0x2000000u
#define Rot2_cy_m0s8_tcpwm_1__TCPWM_CMDSTART_SHIFT 25
#define Rot2_cy_m0s8_tcpwm_1__TCPWM_CMDSTOP_MASK 0x20000u
#define Rot2_cy_m0s8_tcpwm_1__TCPWM_CMDSTOP_SHIFT 17
#define Rot2_cy_m0s8_tcpwm_1__TCPWM_CTRL CYREG_TCPWM_CTRL
#define Rot2_cy_m0s8_tcpwm_1__TCPWM_CTRL_MASK 0x02u
#define Rot2_cy_m0s8_tcpwm_1__TCPWM_CTRL_SHIFT 1
#define Rot2_cy_m0s8_tcpwm_1__TCPWM_INTR_CAUSE CYREG_TCPWM_INTR_CAUSE
#define Rot2_cy_m0s8_tcpwm_1__TCPWM_INTR_CAUSE_MASK 0x02u
#define Rot2_cy_m0s8_tcpwm_1__TCPWM_INTR_CAUSE_SHIFT 1
#define Rot2_cy_m0s8_tcpwm_1__TCPWM_NUMBER 1u
#define Rot2_cy_m0s8_tcpwm_1__TR_CTRL0 CYREG_TCPWM_CNT1_TR_CTRL0
#define Rot2_cy_m0s8_tcpwm_1__TR_CTRL1 CYREG_TCPWM_CNT1_TR_CTRL1
#define Rot2_cy_m0s8_tcpwm_1__TR_CTRL2 CYREG_TCPWM_CNT1_TR_CTRL2

/* Rot1A */
#define Rot1A__0__DM__MASK 0x1C0000u
#define Rot1A__0__DM__SHIFT 18
#define Rot1A__0__DR CYREG_PRT2_DR
#define Rot1A__0__HSIOM CYREG_HSIOM_PORT_SEL2
#define Rot1A__0__HSIOM_MASK 0x0F000000u
#define Rot1A__0__HSIOM_SHIFT 24u
#define Rot1A__0__INTCFG CYREG_PRT2_INTCFG
#define Rot1A__0__INTSTAT CYREG_PRT2_INTSTAT
#define Rot1A__0__MASK 0x40u
#define Rot1A__0__PA__CFG0 CYREG_UDB_PA2_CFG0
#define Rot1A__0__PA__CFG1 CYREG_UDB_PA2_CFG1
#define Rot1A__0__PA__CFG10 CYREG_UDB_PA2_CFG10
#define Rot1A__0__PA__CFG11 CYREG_UDB_PA2_CFG11
#define Rot1A__0__PA__CFG12 CYREG_UDB_PA2_CFG12
#define Rot1A__0__PA__CFG13 CYREG_UDB_PA2_CFG13
#define Rot1A__0__PA__CFG14 CYREG_UDB_PA2_CFG14
#define Rot1A__0__PA__CFG2 CYREG_UDB_PA2_CFG2
#define Rot1A__0__PA__CFG3 CYREG_UDB_PA2_CFG3
#define Rot1A__0__PA__CFG4 CYREG_UDB_PA2_CFG4
#define Rot1A__0__PA__CFG5 CYREG_UDB_PA2_CFG5
#define Rot1A__0__PA__CFG6 CYREG_UDB_PA2_CFG6
#define Rot1A__0__PA__CFG7 CYREG_UDB_PA2_CFG7
#define Rot1A__0__PA__CFG8 CYREG_UDB_PA2_CFG8
#define Rot1A__0__PA__CFG9 CYREG_UDB_PA2_CFG9
#define Rot1A__0__PC CYREG_PRT2_PC
#define Rot1A__0__PC2 CYREG_PRT2_PC2
#define Rot1A__0__PORT 2u
#define Rot1A__0__PS CYREG_PRT2_PS
#define Rot1A__0__SHIFT 6
#define Rot1A__DR CYREG_PRT2_DR
#define Rot1A__INTCFG CYREG_PRT2_INTCFG
#define Rot1A__INTSTAT CYREG_PRT2_INTSTAT
#define Rot1A__MASK 0x40u
#define Rot1A__PA__CFG0 CYREG_UDB_PA2_CFG0
#define Rot1A__PA__CFG1 CYREG_UDB_PA2_CFG1
#define Rot1A__PA__CFG10 CYREG_UDB_PA2_CFG10
#define Rot1A__PA__CFG11 CYREG_UDB_PA2_CFG11
#define Rot1A__PA__CFG12 CYREG_UDB_PA2_CFG12
#define Rot1A__PA__CFG13 CYREG_UDB_PA2_CFG13
#define Rot1A__PA__CFG14 CYREG_UDB_PA2_CFG14
#define Rot1A__PA__CFG2 CYREG_UDB_PA2_CFG2
#define Rot1A__PA__CFG3 CYREG_UDB_PA2_CFG3
#define Rot1A__PA__CFG4 CYREG_UDB_PA2_CFG4
#define Rot1A__PA__CFG5 CYREG_UDB_PA2_CFG5
#define Rot1A__PA__CFG6 CYREG_UDB_PA2_CFG6
#define Rot1A__PA__CFG7 CYREG_UDB_PA2_CFG7
#define Rot1A__PA__CFG8 CYREG_UDB_PA2_CFG8
#define Rot1A__PA__CFG9 CYREG_UDB_PA2_CFG9
#define Rot1A__PC CYREG_PRT2_PC
#define Rot1A__PC2 CYREG_PRT2_PC2
#define Rot1A__PORT 2u
#define Rot1A__PS CYREG_PRT2_PS
#define Rot1A__SHIFT 6

/* Rot1B */
#define Rot1B__0__DM__MASK 0xE00000u
#define Rot1B__0__DM__SHIFT 21
#define Rot1B__0__DR CYREG_PRT2_DR
#define Rot1B__0__HSIOM CYREG_HSIOM_PORT_SEL2
#define Rot1B__0__HSIOM_MASK 0xF0000000u
#define Rot1B__0__HSIOM_SHIFT 28u
#define Rot1B__0__INTCFG CYREG_PRT2_INTCFG
#define Rot1B__0__INTSTAT CYREG_PRT2_INTSTAT
#define Rot1B__0__MASK 0x80u
#define Rot1B__0__PA__CFG0 CYREG_UDB_PA2_CFG0
#define Rot1B__0__PA__CFG1 CYREG_UDB_PA2_CFG1
#define Rot1B__0__PA__CFG10 CYREG_UDB_PA2_CFG10
#define Rot1B__0__PA__CFG11 CYREG_UDB_PA2_CFG11
#define Rot1B__0__PA__CFG12 CYREG_UDB_PA2_CFG12
#define Rot1B__0__PA__CFG13 CYREG_UDB_PA2_CFG13
#define Rot1B__0__PA__CFG14 CYREG_UDB_PA2_CFG14
#define Rot1B__0__PA__CFG2 CYREG_UDB_PA2_CFG2
#define Rot1B__0__PA__CFG3 CYREG_UDB_PA2_CFG3
#define Rot1B__0__PA__CFG4 CYREG_UDB_PA2_CFG4
#define Rot1B__0__PA__CFG5 CYREG_UDB_PA2_CFG5
#define Rot1B__0__PA__CFG6 CYREG_UDB_PA2_CFG6
#define Rot1B__0__PA__CFG7 CYREG_UDB_PA2_CFG7
#define Rot1B__0__PA__CFG8 CYREG_UDB_PA2_CFG8
#define Rot1B__0__PA__CFG9 CYREG_UDB_PA2_CFG9
#define Rot1B__0__PC CYREG_PRT2_PC
#define Rot1B__0__PC2 CYREG_PRT2_PC2
#define Rot1B__0__PORT 2u
#define Rot1B__0__PS CYREG_PRT2_PS
#define Rot1B__0__SHIFT 7
#define Rot1B__DR CYREG_PRT2_DR
#define Rot1B__INTCFG CYREG_PRT2_INTCFG
#define Rot1B__INTSTAT CYREG_PRT2_INTSTAT
#define Rot1B__MASK 0x80u
#define Rot1B__PA__CFG0 CYREG_UDB_PA2_CFG0
#define Rot1B__PA__CFG1 CYREG_UDB_PA2_CFG1
#define Rot1B__PA__CFG10 CYREG_UDB_PA2_CFG10
#define Rot1B__PA__CFG11 CYREG_UDB_PA2_CFG11
#define Rot1B__PA__CFG12 CYREG_UDB_PA2_CFG12
#define Rot1B__PA__CFG13 CYREG_UDB_PA2_CFG13
#define Rot1B__PA__CFG14 CYREG_UDB_PA2_CFG14
#define Rot1B__PA__CFG2 CYREG_UDB_PA2_CFG2
#define Rot1B__PA__CFG3 CYREG_UDB_PA2_CFG3
#define Rot1B__PA__CFG4 CYREG_UDB_PA2_CFG4
#define Rot1B__PA__CFG5 CYREG_UDB_PA2_CFG5
#define Rot1B__PA__CFG6 CYREG_UDB_PA2_CFG6
#define Rot1B__PA__CFG7 CYREG_UDB_PA2_CFG7
#define Rot1B__PA__CFG8 CYREG_UDB_PA2_CFG8
#define Rot1B__PA__CFG9 CYREG_UDB_PA2_CFG9
#define Rot1B__PC CYREG_PRT2_PC
#define Rot1B__PC2 CYREG_PRT2_PC2
#define Rot1B__PORT 2u
#define Rot1B__PS CYREG_PRT2_PS
#define Rot1B__SHIFT 7

/* Rot2A */
#define Rot2A__0__DM__MASK 0xE00000u
#define Rot2A__0__DM__SHIFT 21
#define Rot2A__0__DR CYREG_PRT3_DR
#define Rot2A__0__HSIOM CYREG_HSIOM_PORT_SEL3
#define Rot2A__0__HSIOM_MASK 0xF0000000u
#define Rot2A__0__HSIOM_SHIFT 28u
#define Rot2A__0__INTCFG CYREG_PRT3_INTCFG
#define Rot2A__0__INTSTAT CYREG_PRT3_INTSTAT
#define Rot2A__0__MASK 0x80u
#define Rot2A__0__PA__CFG0 CYREG_UDB_PA3_CFG0
#define Rot2A__0__PA__CFG1 CYREG_UDB_PA3_CFG1
#define Rot2A__0__PA__CFG10 CYREG_UDB_PA3_CFG10
#define Rot2A__0__PA__CFG11 CYREG_UDB_PA3_CFG11
#define Rot2A__0__PA__CFG12 CYREG_UDB_PA3_CFG12
#define Rot2A__0__PA__CFG13 CYREG_UDB_PA3_CFG13
#define Rot2A__0__PA__CFG14 CYREG_UDB_PA3_CFG14
#define Rot2A__0__PA__CFG2 CYREG_UDB_PA3_CFG2
#define Rot2A__0__PA__CFG3 CYREG_UDB_PA3_CFG3
#define Rot2A__0__PA__CFG4 CYREG_UDB_PA3_CFG4
#define Rot2A__0__PA__CFG5 CYREG_UDB_PA3_CFG5
#define Rot2A__0__PA__CFG6 CYREG_UDB_PA3_CFG6
#define Rot2A__0__PA__CFG7 CYREG_UDB_PA3_CFG7
#define Rot2A__0__PA__CFG8 CYREG_UDB_PA3_CFG8
#define Rot2A__0__PA__CFG9 CYREG_UDB_PA3_CFG9
#define Rot2A__0__PC CYREG_PRT3_PC
#define Rot2A__0__PC2 CYREG_PRT3_PC2
#define Rot2A__0__PORT 3u
#define Rot2A__0__PS CYREG_PRT3_PS
#define Rot2A__0__SHIFT 7
#define Rot2A__DR CYREG_PRT3_DR
#define Rot2A__INTCFG CYREG_PRT3_INTCFG
#define Rot2A__INTSTAT CYREG_PRT3_INTSTAT
#define Rot2A__MASK 0x80u
#define Rot2A__PA__CFG0 CYREG_UDB_PA3_CFG0
#define Rot2A__PA__CFG1 CYREG_UDB_PA3_CFG1
#define Rot2A__PA__CFG10 CYREG_UDB_PA3_CFG10
#define Rot2A__PA__CFG11 CYREG_UDB_PA3_CFG11
#define Rot2A__PA__CFG12 CYREG_UDB_PA3_CFG12
#define Rot2A__PA__CFG13 CYREG_UDB_PA3_CFG13
#define Rot2A__PA__CFG14 CYREG_UDB_PA3_CFG14
#define Rot2A__PA__CFG2 CYREG_UDB_PA3_CFG2
#define Rot2A__PA__CFG3 CYREG_UDB_PA3_CFG3
#define Rot2A__PA__CFG4 CYREG_UDB_PA3_CFG4
#define Rot2A__PA__CFG5 CYREG_UDB_PA3_CFG5
#define Rot2A__PA__CFG6 CYREG_UDB_PA3_CFG6
#define Rot2A__PA__CFG7 CYREG_UDB_PA3_CFG7
#define Rot2A__PA__CFG8 CYREG_UDB_PA3_CFG8
#define Rot2A__PA__CFG9 CYREG_UDB_PA3_CFG9
#define Rot2A__PC CYREG_PRT3_PC
#define Rot2A__PC2 CYREG_PRT3_PC2
#define Rot2A__PORT 3u
#define Rot2A__PS CYREG_PRT3_PS
#define Rot2A__SHIFT 7

/* Rot2B */
#define Rot2B__0__DM__MASK 0x1C0000u
#define Rot2B__0__DM__SHIFT 18
#define Rot2B__0__DR CYREG_PRT3_DR
#define Rot2B__0__HSIOM CYREG_HSIOM_PORT_SEL3
#define Rot2B__0__HSIOM_MASK 0x0F000000u
#define Rot2B__0__HSIOM_SHIFT 24u
#define Rot2B__0__INTCFG CYREG_PRT3_INTCFG
#define Rot2B__0__INTSTAT CYREG_PRT3_INTSTAT
#define Rot2B__0__MASK 0x40u
#define Rot2B__0__PA__CFG0 CYREG_UDB_PA3_CFG0
#define Rot2B__0__PA__CFG1 CYREG_UDB_PA3_CFG1
#define Rot2B__0__PA__CFG10 CYREG_UDB_PA3_CFG10
#define Rot2B__0__PA__CFG11 CYREG_UDB_PA3_CFG11
#define Rot2B__0__PA__CFG12 CYREG_UDB_PA3_CFG12
#define Rot2B__0__PA__CFG13 CYREG_UDB_PA3_CFG13
#define Rot2B__0__PA__CFG14 CYREG_UDB_PA3_CFG14
#define Rot2B__0__PA__CFG2 CYREG_UDB_PA3_CFG2
#define Rot2B__0__PA__CFG3 CYREG_UDB_PA3_CFG3
#define Rot2B__0__PA__CFG4 CYREG_UDB_PA3_CFG4
#define Rot2B__0__PA__CFG5 CYREG_UDB_PA3_CFG5
#define Rot2B__0__PA__CFG6 CYREG_UDB_PA3_CFG6
#define Rot2B__0__PA__CFG7 CYREG_UDB_PA3_CFG7
#define Rot2B__0__PA__CFG8 CYREG_UDB_PA3_CFG8
#define Rot2B__0__PA__CFG9 CYREG_UDB_PA3_CFG9
#define Rot2B__0__PC CYREG_PRT3_PC
#define Rot2B__0__PC2 CYREG_PRT3_PC2
#define Rot2B__0__PORT 3u
#define Rot2B__0__PS CYREG_PRT3_PS
#define Rot2B__0__SHIFT 6
#define Rot2B__DR CYREG_PRT3_DR
#define Rot2B__INTCFG CYREG_PRT3_INTCFG
#define Rot2B__INTSTAT CYREG_PRT3_INTSTAT
#define Rot2B__MASK 0x40u
#define Rot2B__PA__CFG0 CYREG_UDB_PA3_CFG0
#define Rot2B__PA__CFG1 CYREG_UDB_PA3_CFG1
#define Rot2B__PA__CFG10 CYREG_UDB_PA3_CFG10
#define Rot2B__PA__CFG11 CYREG_UDB_PA3_CFG11
#define Rot2B__PA__CFG12 CYREG_UDB_PA3_CFG12
#define Rot2B__PA__CFG13 CYREG_UDB_PA3_CFG13
#define Rot2B__PA__CFG14 CYREG_UDB_PA3_CFG14
#define Rot2B__PA__CFG2 CYREG_UDB_PA3_CFG2
#define Rot2B__PA__CFG3 CYREG_UDB_PA3_CFG3
#define Rot2B__PA__CFG4 CYREG_UDB_PA3_CFG4
#define Rot2B__PA__CFG5 CYREG_UDB_PA3_CFG5
#define Rot2B__PA__CFG6 CYREG_UDB_PA3_CFG6
#define Rot2B__PA__CFG7 CYREG_UDB_PA3_CFG7
#define Rot2B__PA__CFG8 CYREG_UDB_PA3_CFG8
#define Rot2B__PA__CFG9 CYREG_UDB_PA3_CFG9
#define Rot2B__PC CYREG_PRT3_PC
#define Rot2B__PC2 CYREG_PRT3_PC2
#define Rot2B__PORT 3u
#define Rot2B__PS CYREG_PRT3_PS
#define Rot2B__SHIFT 6

/* Rot1SW */
#define Rot1SW__0__DM__MASK 0x07u
#define Rot1SW__0__DM__SHIFT 0
#define Rot1SW__0__DR CYREG_PRT3_DR
#define Rot1SW__0__HSIOM CYREG_HSIOM_PORT_SEL3
#define Rot1SW__0__HSIOM_MASK 0x0000000Fu
#define Rot1SW__0__HSIOM_SHIFT 0u
#define Rot1SW__0__INTCFG CYREG_PRT3_INTCFG
#define Rot1SW__0__INTSTAT CYREG_PRT3_INTSTAT
#define Rot1SW__0__MASK 0x01u
#define Rot1SW__0__PA__CFG0 CYREG_UDB_PA3_CFG0
#define Rot1SW__0__PA__CFG1 CYREG_UDB_PA3_CFG1
#define Rot1SW__0__PA__CFG10 CYREG_UDB_PA3_CFG10
#define Rot1SW__0__PA__CFG11 CYREG_UDB_PA3_CFG11
#define Rot1SW__0__PA__CFG12 CYREG_UDB_PA3_CFG12
#define Rot1SW__0__PA__CFG13 CYREG_UDB_PA3_CFG13
#define Rot1SW__0__PA__CFG14 CYREG_UDB_PA3_CFG14
#define Rot1SW__0__PA__CFG2 CYREG_UDB_PA3_CFG2
#define Rot1SW__0__PA__CFG3 CYREG_UDB_PA3_CFG3
#define Rot1SW__0__PA__CFG4 CYREG_UDB_PA3_CFG4
#define Rot1SW__0__PA__CFG5 CYREG_UDB_PA3_CFG5
#define Rot1SW__0__PA__CFG6 CYREG_UDB_PA3_CFG6
#define Rot1SW__0__PA__CFG7 CYREG_UDB_PA3_CFG7
#define Rot1SW__0__PA__CFG8 CYREG_UDB_PA3_CFG8
#define Rot1SW__0__PA__CFG9 CYREG_UDB_PA3_CFG9
#define Rot1SW__0__PC CYREG_PRT3_PC
#define Rot1SW__0__PC2 CYREG_PRT3_PC2
#define Rot1SW__0__PORT 3u
#define Rot1SW__0__PS CYREG_PRT3_PS
#define Rot1SW__0__SHIFT 0
#define Rot1SW__DR CYREG_PRT3_DR
#define Rot1SW__INTCFG CYREG_PRT3_INTCFG
#define Rot1SW__INTSTAT CYREG_PRT3_INTSTAT
#define Rot1SW__MASK 0x01u
#define Rot1SW__PA__CFG0 CYREG_UDB_PA3_CFG0
#define Rot1SW__PA__CFG1 CYREG_UDB_PA3_CFG1
#define Rot1SW__PA__CFG10 CYREG_UDB_PA3_CFG10
#define Rot1SW__PA__CFG11 CYREG_UDB_PA3_CFG11
#define Rot1SW__PA__CFG12 CYREG_UDB_PA3_CFG12
#define Rot1SW__PA__CFG13 CYREG_UDB_PA3_CFG13
#define Rot1SW__PA__CFG14 CYREG_UDB_PA3_CFG14
#define Rot1SW__PA__CFG2 CYREG_UDB_PA3_CFG2
#define Rot1SW__PA__CFG3 CYREG_UDB_PA3_CFG3
#define Rot1SW__PA__CFG4 CYREG_UDB_PA3_CFG4
#define Rot1SW__PA__CFG5 CYREG_UDB_PA3_CFG5
#define Rot1SW__PA__CFG6 CYREG_UDB_PA3_CFG6
#define Rot1SW__PA__CFG7 CYREG_UDB_PA3_CFG7
#define Rot1SW__PA__CFG8 CYREG_UDB_PA3_CFG8
#define Rot1SW__PA__CFG9 CYREG_UDB_PA3_CFG9
#define Rot1SW__PC CYREG_PRT3_PC
#define Rot1SW__PC2 CYREG_PRT3_PC2
#define Rot1SW__PORT 3u
#define Rot1SW__PS CYREG_PRT3_PS
#define Rot1SW__SHIFT 0

/* Rot2SW */
#define Rot2SW__0__DM__MASK 0x38000u
#define Rot2SW__0__DM__SHIFT 15
#define Rot2SW__0__DR CYREG_PRT3_DR
#define Rot2SW__0__HSIOM CYREG_HSIOM_PORT_SEL3
#define Rot2SW__0__HSIOM_MASK 0x00F00000u
#define Rot2SW__0__HSIOM_SHIFT 20u
#define Rot2SW__0__INTCFG CYREG_PRT3_INTCFG
#define Rot2SW__0__INTSTAT CYREG_PRT3_INTSTAT
#define Rot2SW__0__MASK 0x20u
#define Rot2SW__0__PA__CFG0 CYREG_UDB_PA3_CFG0
#define Rot2SW__0__PA__CFG1 CYREG_UDB_PA3_CFG1
#define Rot2SW__0__PA__CFG10 CYREG_UDB_PA3_CFG10
#define Rot2SW__0__PA__CFG11 CYREG_UDB_PA3_CFG11
#define Rot2SW__0__PA__CFG12 CYREG_UDB_PA3_CFG12
#define Rot2SW__0__PA__CFG13 CYREG_UDB_PA3_CFG13
#define Rot2SW__0__PA__CFG14 CYREG_UDB_PA3_CFG14
#define Rot2SW__0__PA__CFG2 CYREG_UDB_PA3_CFG2
#define Rot2SW__0__PA__CFG3 CYREG_UDB_PA3_CFG3
#define Rot2SW__0__PA__CFG4 CYREG_UDB_PA3_CFG4
#define Rot2SW__0__PA__CFG5 CYREG_UDB_PA3_CFG5
#define Rot2SW__0__PA__CFG6 CYREG_UDB_PA3_CFG6
#define Rot2SW__0__PA__CFG7 CYREG_UDB_PA3_CFG7
#define Rot2SW__0__PA__CFG8 CYREG_UDB_PA3_CFG8
#define Rot2SW__0__PA__CFG9 CYREG_UDB_PA3_CFG9
#define Rot2SW__0__PC CYREG_PRT3_PC
#define Rot2SW__0__PC2 CYREG_PRT3_PC2
#define Rot2SW__0__PORT 3u
#define Rot2SW__0__PS CYREG_PRT3_PS
#define Rot2SW__0__SHIFT 5
#define Rot2SW__DR CYREG_PRT3_DR
#define Rot2SW__INTCFG CYREG_PRT3_INTCFG
#define Rot2SW__INTSTAT CYREG_PRT3_INTSTAT
#define Rot2SW__MASK 0x20u
#define Rot2SW__PA__CFG0 CYREG_UDB_PA3_CFG0
#define Rot2SW__PA__CFG1 CYREG_UDB_PA3_CFG1
#define Rot2SW__PA__CFG10 CYREG_UDB_PA3_CFG10
#define Rot2SW__PA__CFG11 CYREG_UDB_PA3_CFG11
#define Rot2SW__PA__CFG12 CYREG_UDB_PA3_CFG12
#define Rot2SW__PA__CFG13 CYREG_UDB_PA3_CFG13
#define Rot2SW__PA__CFG14 CYREG_UDB_PA3_CFG14
#define Rot2SW__PA__CFG2 CYREG_UDB_PA3_CFG2
#define Rot2SW__PA__CFG3 CYREG_UDB_PA3_CFG3
#define Rot2SW__PA__CFG4 CYREG_UDB_PA3_CFG4
#define Rot2SW__PA__CFG5 CYREG_UDB_PA3_CFG5
#define Rot2SW__PA__CFG6 CYREG_UDB_PA3_CFG6
#define Rot2SW__PA__CFG7 CYREG_UDB_PA3_CFG7
#define Rot2SW__PA__CFG8 CYREG_UDB_PA3_CFG8
#define Rot2SW__PA__CFG9 CYREG_UDB_PA3_CFG9
#define Rot2SW__PC CYREG_PRT3_PC
#define Rot2SW__PC2 CYREG_PRT3_PC2
#define Rot2SW__PORT 3u
#define Rot2SW__PS CYREG_PRT3_PS
#define Rot2SW__SHIFT 5

/* PC_Uart_rx */
#define PC_Uart_rx__0__DM__MASK 0x07u
#define PC_Uart_rx__0__DM__SHIFT 0
#define PC_Uart_rx__0__DR CYREG_PRT4_DR
#define PC_Uart_rx__0__HSIOM CYREG_HSIOM_PORT_SEL4
#define PC_Uart_rx__0__HSIOM_MASK 0x0000000Fu
#define PC_Uart_rx__0__HSIOM_SHIFT 0u
#define PC_Uart_rx__0__INTCFG CYREG_PRT4_INTCFG
#define PC_Uart_rx__0__INTSTAT CYREG_PRT4_INTSTAT
#define PC_Uart_rx__0__MASK 0x01u
#define PC_Uart_rx__0__PC CYREG_PRT4_PC
#define PC_Uart_rx__0__PC2 CYREG_PRT4_PC2
#define PC_Uart_rx__0__PORT 4u
#define PC_Uart_rx__0__PS CYREG_PRT4_PS
#define PC_Uart_rx__0__SHIFT 0
#define PC_Uart_rx__DR CYREG_PRT4_DR
#define PC_Uart_rx__INTCFG CYREG_PRT4_INTCFG
#define PC_Uart_rx__INTSTAT CYREG_PRT4_INTSTAT
#define PC_Uart_rx__MASK 0x01u
#define PC_Uart_rx__PC CYREG_PRT4_PC
#define PC_Uart_rx__PC2 CYREG_PRT4_PC2
#define PC_Uart_rx__PORT 4u
#define PC_Uart_rx__PS CYREG_PRT4_PS
#define PC_Uart_rx__SHIFT 0

/* PC_Uart_SCB */
#define PC_Uart_SCB__BIST_CONTROL CYREG_SCB0_BIST_CONTROL
#define PC_Uart_SCB__BIST_DATA CYREG_SCB0_BIST_DATA
#define PC_Uart_SCB__CTRL CYREG_SCB0_CTRL
#define PC_Uart_SCB__EZ_DATA00 CYREG_SCB0_EZ_DATA00
#define PC_Uart_SCB__EZ_DATA01 CYREG_SCB0_EZ_DATA01
#define PC_Uart_SCB__EZ_DATA02 CYREG_SCB0_EZ_DATA02
#define PC_Uart_SCB__EZ_DATA03 CYREG_SCB0_EZ_DATA03
#define PC_Uart_SCB__EZ_DATA04 CYREG_SCB0_EZ_DATA04
#define PC_Uart_SCB__EZ_DATA05 CYREG_SCB0_EZ_DATA05
#define PC_Uart_SCB__EZ_DATA06 CYREG_SCB0_EZ_DATA06
#define PC_Uart_SCB__EZ_DATA07 CYREG_SCB0_EZ_DATA07
#define PC_Uart_SCB__EZ_DATA08 CYREG_SCB0_EZ_DATA08
#define PC_Uart_SCB__EZ_DATA09 CYREG_SCB0_EZ_DATA09
#define PC_Uart_SCB__EZ_DATA10 CYREG_SCB0_EZ_DATA10
#define PC_Uart_SCB__EZ_DATA11 CYREG_SCB0_EZ_DATA11
#define PC_Uart_SCB__EZ_DATA12 CYREG_SCB0_EZ_DATA12
#define PC_Uart_SCB__EZ_DATA13 CYREG_SCB0_EZ_DATA13
#define PC_Uart_SCB__EZ_DATA14 CYREG_SCB0_EZ_DATA14
#define PC_Uart_SCB__EZ_DATA15 CYREG_SCB0_EZ_DATA15
#define PC_Uart_SCB__EZ_DATA16 CYREG_SCB0_EZ_DATA16
#define PC_Uart_SCB__EZ_DATA17 CYREG_SCB0_EZ_DATA17
#define PC_Uart_SCB__EZ_DATA18 CYREG_SCB0_EZ_DATA18
#define PC_Uart_SCB__EZ_DATA19 CYREG_SCB0_EZ_DATA19
#define PC_Uart_SCB__EZ_DATA20 CYREG_SCB0_EZ_DATA20
#define PC_Uart_SCB__EZ_DATA21 CYREG_SCB0_EZ_DATA21
#define PC_Uart_SCB__EZ_DATA22 CYREG_SCB0_EZ_DATA22
#define PC_Uart_SCB__EZ_DATA23 CYREG_SCB0_EZ_DATA23
#define PC_Uart_SCB__EZ_DATA24 CYREG_SCB0_EZ_DATA24
#define PC_Uart_SCB__EZ_DATA25 CYREG_SCB0_EZ_DATA25
#define PC_Uart_SCB__EZ_DATA26 CYREG_SCB0_EZ_DATA26
#define PC_Uart_SCB__EZ_DATA27 CYREG_SCB0_EZ_DATA27
#define PC_Uart_SCB__EZ_DATA28 CYREG_SCB0_EZ_DATA28
#define PC_Uart_SCB__EZ_DATA29 CYREG_SCB0_EZ_DATA29
#define PC_Uart_SCB__EZ_DATA30 CYREG_SCB0_EZ_DATA30
#define PC_Uart_SCB__EZ_DATA31 CYREG_SCB0_EZ_DATA31
#define PC_Uart_SCB__I2C_CFG CYREG_SCB0_I2C_CFG
#define PC_Uart_SCB__I2C_CTRL CYREG_SCB0_I2C_CTRL
#define PC_Uart_SCB__I2C_M_CMD CYREG_SCB0_I2C_M_CMD
#define PC_Uart_SCB__I2C_S_CMD CYREG_SCB0_I2C_S_CMD
#define PC_Uart_SCB__I2C_STATUS CYREG_SCB0_I2C_STATUS
#define PC_Uart_SCB__INTR_CAUSE CYREG_SCB0_INTR_CAUSE
#define PC_Uart_SCB__INTR_I2C_EC CYREG_SCB0_INTR_I2C_EC
#define PC_Uart_SCB__INTR_I2C_EC_MASK CYREG_SCB0_INTR_I2C_EC_MASK
#define PC_Uart_SCB__INTR_I2C_EC_MASKED CYREG_SCB0_INTR_I2C_EC_MASKED
#define PC_Uart_SCB__INTR_M CYREG_SCB0_INTR_M
#define PC_Uart_SCB__INTR_M_MASK CYREG_SCB0_INTR_M_MASK
#define PC_Uart_SCB__INTR_M_MASKED CYREG_SCB0_INTR_M_MASKED
#define PC_Uart_SCB__INTR_M_SET CYREG_SCB0_INTR_M_SET
#define PC_Uart_SCB__INTR_RX CYREG_SCB0_INTR_RX
#define PC_Uart_SCB__INTR_RX_MASK CYREG_SCB0_INTR_RX_MASK
#define PC_Uart_SCB__INTR_RX_MASKED CYREG_SCB0_INTR_RX_MASKED
#define PC_Uart_SCB__INTR_RX_SET CYREG_SCB0_INTR_RX_SET
#define PC_Uart_SCB__INTR_S CYREG_SCB0_INTR_S
#define PC_Uart_SCB__INTR_S_MASK CYREG_SCB0_INTR_S_MASK
#define PC_Uart_SCB__INTR_S_MASKED CYREG_SCB0_INTR_S_MASKED
#define PC_Uart_SCB__INTR_S_SET CYREG_SCB0_INTR_S_SET
#define PC_Uart_SCB__INTR_SPI_EC CYREG_SCB0_INTR_SPI_EC
#define PC_Uart_SCB__INTR_SPI_EC_MASK CYREG_SCB0_INTR_SPI_EC_MASK
#define PC_Uart_SCB__INTR_SPI_EC_MASKED CYREG_SCB0_INTR_SPI_EC_MASKED
#define PC_Uart_SCB__INTR_TX CYREG_SCB0_INTR_TX
#define PC_Uart_SCB__INTR_TX_MASK CYREG_SCB0_INTR_TX_MASK
#define PC_Uart_SCB__INTR_TX_MASKED CYREG_SCB0_INTR_TX_MASKED
#define PC_Uart_SCB__INTR_TX_SET CYREG_SCB0_INTR_TX_SET
#define PC_Uart_SCB__RX_CTRL CYREG_SCB0_RX_CTRL
#define PC_Uart_SCB__RX_FIFO_CTRL CYREG_SCB0_RX_FIFO_CTRL
#define PC_Uart_SCB__RX_FIFO_RD CYREG_SCB0_RX_FIFO_RD
#define PC_Uart_SCB__RX_FIFO_RD_SILENT CYREG_SCB0_RX_FIFO_RD_SILENT
#define PC_Uart_SCB__RX_FIFO_STATUS CYREG_SCB0_RX_FIFO_STATUS
#define PC_Uart_SCB__RX_MATCH CYREG_SCB0_RX_MATCH
#define PC_Uart_SCB__SPI_CTRL CYREG_SCB0_SPI_CTRL
#define PC_Uart_SCB__SPI_STATUS CYREG_SCB0_SPI_STATUS
#define PC_Uart_SCB__SS0_POSISTION 0u
#define PC_Uart_SCB__SS1_POSISTION 1u
#define PC_Uart_SCB__SS2_POSISTION 2u
#define PC_Uart_SCB__SS3_POSISTION 3u
#define PC_Uart_SCB__STATUS CYREG_SCB0_STATUS
#define PC_Uart_SCB__TX_CTRL CYREG_SCB0_TX_CTRL
#define PC_Uart_SCB__TX_FIFO_CTRL CYREG_SCB0_TX_FIFO_CTRL
#define PC_Uart_SCB__TX_FIFO_STATUS CYREG_SCB0_TX_FIFO_STATUS
#define PC_Uart_SCB__TX_FIFO_WR CYREG_SCB0_TX_FIFO_WR
#define PC_Uart_SCB__UART_CTRL CYREG_SCB0_UART_CTRL
#define PC_Uart_SCB__UART_RX_CTRL CYREG_SCB0_UART_RX_CTRL
#define PC_Uart_SCB__UART_RX_STATUS CYREG_SCB0_UART_RX_STATUS
#define PC_Uart_SCB__UART_TX_CTRL CYREG_SCB0_UART_TX_CTRL

/* PC_Uart_SCBCLK */
#define PC_Uart_SCBCLK__DIVIDER_MASK 0x0000FFFFu
#define PC_Uart_SCBCLK__ENABLE CYREG_CLK_DIVIDER_B00
#define PC_Uart_SCBCLK__ENABLE_MASK 0x80000000u
#define PC_Uart_SCBCLK__MASK 0x80000000u
#define PC_Uart_SCBCLK__REGISTER CYREG_CLK_DIVIDER_B00

/* PC_Uart_tx */
#define PC_Uart_tx__0__DM__MASK 0x38u
#define PC_Uart_tx__0__DM__SHIFT 3
#define PC_Uart_tx__0__DR CYREG_PRT4_DR
#define PC_Uart_tx__0__HSIOM CYREG_HSIOM_PORT_SEL4
#define PC_Uart_tx__0__HSIOM_MASK 0x000000F0u
#define PC_Uart_tx__0__HSIOM_SHIFT 4u
#define PC_Uart_tx__0__INTCFG CYREG_PRT4_INTCFG
#define PC_Uart_tx__0__INTSTAT CYREG_PRT4_INTSTAT
#define PC_Uart_tx__0__MASK 0x02u
#define PC_Uart_tx__0__PC CYREG_PRT4_PC
#define PC_Uart_tx__0__PC2 CYREG_PRT4_PC2
#define PC_Uart_tx__0__PORT 4u
#define PC_Uart_tx__0__PS CYREG_PRT4_PS
#define PC_Uart_tx__0__SHIFT 1
#define PC_Uart_tx__DR CYREG_PRT4_DR
#define PC_Uart_tx__INTCFG CYREG_PRT4_INTCFG
#define PC_Uart_tx__INTSTAT CYREG_PRT4_INTSTAT
#define PC_Uart_tx__MASK 0x02u
#define PC_Uart_tx__PC CYREG_PRT4_PC
#define PC_Uart_tx__PC2 CYREG_PRT4_PC2
#define PC_Uart_tx__PORT 4u
#define PC_Uart_tx__PS CYREG_PRT4_PS
#define PC_Uart_tx__SHIFT 1

/* Strip_0 */
#define Strip_0__0__DM__MASK 0x07u
#define Strip_0__0__DM__SHIFT 0
#define Strip_0__0__DR CYREG_PRT2_DR
#define Strip_0__0__HSIOM CYREG_HSIOM_PORT_SEL2
#define Strip_0__0__HSIOM_MASK 0x0000000Fu
#define Strip_0__0__HSIOM_SHIFT 0u
#define Strip_0__0__INTCFG CYREG_PRT2_INTCFG
#define Strip_0__0__INTSTAT CYREG_PRT2_INTSTAT
#define Strip_0__0__MASK 0x01u
#define Strip_0__0__OUT_SEL CYREG_UDB_PA2_CFG10
#define Strip_0__0__OUT_SEL_SHIFT 0u
#define Strip_0__0__OUT_SEL_VAL 3u
#define Strip_0__0__PA__CFG0 CYREG_UDB_PA2_CFG0
#define Strip_0__0__PA__CFG1 CYREG_UDB_PA2_CFG1
#define Strip_0__0__PA__CFG10 CYREG_UDB_PA2_CFG10
#define Strip_0__0__PA__CFG11 CYREG_UDB_PA2_CFG11
#define Strip_0__0__PA__CFG12 CYREG_UDB_PA2_CFG12
#define Strip_0__0__PA__CFG13 CYREG_UDB_PA2_CFG13
#define Strip_0__0__PA__CFG14 CYREG_UDB_PA2_CFG14
#define Strip_0__0__PA__CFG2 CYREG_UDB_PA2_CFG2
#define Strip_0__0__PA__CFG3 CYREG_UDB_PA2_CFG3
#define Strip_0__0__PA__CFG4 CYREG_UDB_PA2_CFG4
#define Strip_0__0__PA__CFG5 CYREG_UDB_PA2_CFG5
#define Strip_0__0__PA__CFG6 CYREG_UDB_PA2_CFG6
#define Strip_0__0__PA__CFG7 CYREG_UDB_PA2_CFG7
#define Strip_0__0__PA__CFG8 CYREG_UDB_PA2_CFG8
#define Strip_0__0__PA__CFG9 CYREG_UDB_PA2_CFG9
#define Strip_0__0__PC CYREG_PRT2_PC
#define Strip_0__0__PC2 CYREG_PRT2_PC2
#define Strip_0__0__PORT 2u
#define Strip_0__0__PS CYREG_PRT2_PS
#define Strip_0__0__SHIFT 0
#define Strip_0__DR CYREG_PRT2_DR
#define Strip_0__INTCFG CYREG_PRT2_INTCFG
#define Strip_0__INTSTAT CYREG_PRT2_INTSTAT
#define Strip_0__MASK 0x01u
#define Strip_0__PA__CFG0 CYREG_UDB_PA2_CFG0
#define Strip_0__PA__CFG1 CYREG_UDB_PA2_CFG1
#define Strip_0__PA__CFG10 CYREG_UDB_PA2_CFG10
#define Strip_0__PA__CFG11 CYREG_UDB_PA2_CFG11
#define Strip_0__PA__CFG12 CYREG_UDB_PA2_CFG12
#define Strip_0__PA__CFG13 CYREG_UDB_PA2_CFG13
#define Strip_0__PA__CFG14 CYREG_UDB_PA2_CFG14
#define Strip_0__PA__CFG2 CYREG_UDB_PA2_CFG2
#define Strip_0__PA__CFG3 CYREG_UDB_PA2_CFG3
#define Strip_0__PA__CFG4 CYREG_UDB_PA2_CFG4
#define Strip_0__PA__CFG5 CYREG_UDB_PA2_CFG5
#define Strip_0__PA__CFG6 CYREG_UDB_PA2_CFG6
#define Strip_0__PA__CFG7 CYREG_UDB_PA2_CFG7
#define Strip_0__PA__CFG8 CYREG_UDB_PA2_CFG8
#define Strip_0__PA__CFG9 CYREG_UDB_PA2_CFG9
#define Strip_0__PC CYREG_PRT2_PC
#define Strip_0__PC2 CYREG_PRT2_PC2
#define Strip_0__PORT 2u
#define Strip_0__PS CYREG_PRT2_PS
#define Strip_0__SHIFT 0

/* Strip_1 */
#define Strip_1__0__DM__MASK 0x38u
#define Strip_1__0__DM__SHIFT 3
#define Strip_1__0__DR CYREG_PRT2_DR
#define Strip_1__0__HSIOM CYREG_HSIOM_PORT_SEL2
#define Strip_1__0__HSIOM_MASK 0x000000F0u
#define Strip_1__0__HSIOM_SHIFT 4u
#define Strip_1__0__INTCFG CYREG_PRT2_INTCFG
#define Strip_1__0__INTSTAT CYREG_PRT2_INTSTAT
#define Strip_1__0__MASK 0x02u
#define Strip_1__0__OUT_SEL CYREG_UDB_PA2_CFG10
#define Strip_1__0__OUT_SEL_SHIFT 2u
#define Strip_1__0__OUT_SEL_VAL 1u
#define Strip_1__0__PA__CFG0 CYREG_UDB_PA2_CFG0
#define Strip_1__0__PA__CFG1 CYREG_UDB_PA2_CFG1
#define Strip_1__0__PA__CFG10 CYREG_UDB_PA2_CFG10
#define Strip_1__0__PA__CFG11 CYREG_UDB_PA2_CFG11
#define Strip_1__0__PA__CFG12 CYREG_UDB_PA2_CFG12
#define Strip_1__0__PA__CFG13 CYREG_UDB_PA2_CFG13
#define Strip_1__0__PA__CFG14 CYREG_UDB_PA2_CFG14
#define Strip_1__0__PA__CFG2 CYREG_UDB_PA2_CFG2
#define Strip_1__0__PA__CFG3 CYREG_UDB_PA2_CFG3
#define Strip_1__0__PA__CFG4 CYREG_UDB_PA2_CFG4
#define Strip_1__0__PA__CFG5 CYREG_UDB_PA2_CFG5
#define Strip_1__0__PA__CFG6 CYREG_UDB_PA2_CFG6
#define Strip_1__0__PA__CFG7 CYREG_UDB_PA2_CFG7
#define Strip_1__0__PA__CFG8 CYREG_UDB_PA2_CFG8
#define Strip_1__0__PA__CFG9 CYREG_UDB_PA2_CFG9
#define Strip_1__0__PC CYREG_PRT2_PC
#define Strip_1__0__PC2 CYREG_PRT2_PC2
#define Strip_1__0__PORT 2u
#define Strip_1__0__PS CYREG_PRT2_PS
#define Strip_1__0__SHIFT 1
#define Strip_1__DR CYREG_PRT2_DR
#define Strip_1__INTCFG CYREG_PRT2_INTCFG
#define Strip_1__INTSTAT CYREG_PRT2_INTSTAT
#define Strip_1__MASK 0x02u
#define Strip_1__PA__CFG0 CYREG_UDB_PA2_CFG0
#define Strip_1__PA__CFG1 CYREG_UDB_PA2_CFG1
#define Strip_1__PA__CFG10 CYREG_UDB_PA2_CFG10
#define Strip_1__PA__CFG11 CYREG_UDB_PA2_CFG11
#define Strip_1__PA__CFG12 CYREG_UDB_PA2_CFG12
#define Strip_1__PA__CFG13 CYREG_UDB_PA2_CFG13
#define Strip_1__PA__CFG14 CYREG_UDB_PA2_CFG14
#define Strip_1__PA__CFG2 CYREG_UDB_PA2_CFG2
#define Strip_1__PA__CFG3 CYREG_UDB_PA2_CFG3
#define Strip_1__PA__CFG4 CYREG_UDB_PA2_CFG4
#define Strip_1__PA__CFG5 CYREG_UDB_PA2_CFG5
#define Strip_1__PA__CFG6 CYREG_UDB_PA2_CFG6
#define Strip_1__PA__CFG7 CYREG_UDB_PA2_CFG7
#define Strip_1__PA__CFG8 CYREG_UDB_PA2_CFG8
#define Strip_1__PA__CFG9 CYREG_UDB_PA2_CFG9
#define Strip_1__PC CYREG_PRT2_PC
#define Strip_1__PC2 CYREG_PRT2_PC2
#define Strip_1__PORT 2u
#define Strip_1__PS CYREG_PRT2_PS
#define Strip_1__SHIFT 1

/* Strip_2 */
#define Strip_2__0__DM__MASK 0x1C0u
#define Strip_2__0__DM__SHIFT 6
#define Strip_2__0__DR CYREG_PRT2_DR
#define Strip_2__0__HSIOM CYREG_HSIOM_PORT_SEL2
#define Strip_2__0__HSIOM_MASK 0x00000F00u
#define Strip_2__0__HSIOM_SHIFT 8u
#define Strip_2__0__INTCFG CYREG_PRT2_INTCFG
#define Strip_2__0__INTSTAT CYREG_PRT2_INTSTAT
#define Strip_2__0__MASK 0x04u
#define Strip_2__0__OUT_SEL CYREG_UDB_PA2_CFG10
#define Strip_2__0__OUT_SEL_SHIFT 4u
#define Strip_2__0__OUT_SEL_VAL 2u
#define Strip_2__0__PA__CFG0 CYREG_UDB_PA2_CFG0
#define Strip_2__0__PA__CFG1 CYREG_UDB_PA2_CFG1
#define Strip_2__0__PA__CFG10 CYREG_UDB_PA2_CFG10
#define Strip_2__0__PA__CFG11 CYREG_UDB_PA2_CFG11
#define Strip_2__0__PA__CFG12 CYREG_UDB_PA2_CFG12
#define Strip_2__0__PA__CFG13 CYREG_UDB_PA2_CFG13
#define Strip_2__0__PA__CFG14 CYREG_UDB_PA2_CFG14
#define Strip_2__0__PA__CFG2 CYREG_UDB_PA2_CFG2
#define Strip_2__0__PA__CFG3 CYREG_UDB_PA2_CFG3
#define Strip_2__0__PA__CFG4 CYREG_UDB_PA2_CFG4
#define Strip_2__0__PA__CFG5 CYREG_UDB_PA2_CFG5
#define Strip_2__0__PA__CFG6 CYREG_UDB_PA2_CFG6
#define Strip_2__0__PA__CFG7 CYREG_UDB_PA2_CFG7
#define Strip_2__0__PA__CFG8 CYREG_UDB_PA2_CFG8
#define Strip_2__0__PA__CFG9 CYREG_UDB_PA2_CFG9
#define Strip_2__0__PC CYREG_PRT2_PC
#define Strip_2__0__PC2 CYREG_PRT2_PC2
#define Strip_2__0__PORT 2u
#define Strip_2__0__PS CYREG_PRT2_PS
#define Strip_2__0__SHIFT 2
#define Strip_2__DR CYREG_PRT2_DR
#define Strip_2__INTCFG CYREG_PRT2_INTCFG
#define Strip_2__INTSTAT CYREG_PRT2_INTSTAT
#define Strip_2__MASK 0x04u
#define Strip_2__PA__CFG0 CYREG_UDB_PA2_CFG0
#define Strip_2__PA__CFG1 CYREG_UDB_PA2_CFG1
#define Strip_2__PA__CFG10 CYREG_UDB_PA2_CFG10
#define Strip_2__PA__CFG11 CYREG_UDB_PA2_CFG11
#define Strip_2__PA__CFG12 CYREG_UDB_PA2_CFG12
#define Strip_2__PA__CFG13 CYREG_UDB_PA2_CFG13
#define Strip_2__PA__CFG14 CYREG_UDB_PA2_CFG14
#define Strip_2__PA__CFG2 CYREG_UDB_PA2_CFG2
#define Strip_2__PA__CFG3 CYREG_UDB_PA2_CFG3
#define Strip_2__PA__CFG4 CYREG_UDB_PA2_CFG4
#define Strip_2__PA__CFG5 CYREG_UDB_PA2_CFG5
#define Strip_2__PA__CFG6 CYREG_UDB_PA2_CFG6
#define Strip_2__PA__CFG7 CYREG_UDB_PA2_CFG7
#define Strip_2__PA__CFG8 CYREG_UDB_PA2_CFG8
#define Strip_2__PA__CFG9 CYREG_UDB_PA2_CFG9
#define Strip_2__PC CYREG_PRT2_PC
#define Strip_2__PC2 CYREG_PRT2_PC2
#define Strip_2__PORT 2u
#define Strip_2__PS CYREG_PRT2_PS
#define Strip_2__SHIFT 2

/* Strip_3 */
#define Strip_3__0__DM__MASK 0xE00u
#define Strip_3__0__DM__SHIFT 9
#define Strip_3__0__DR CYREG_PRT2_DR
#define Strip_3__0__HSIOM CYREG_HSIOM_PORT_SEL2
#define Strip_3__0__HSIOM_MASK 0x0000F000u
#define Strip_3__0__HSIOM_SHIFT 12u
#define Strip_3__0__INTCFG CYREG_PRT2_INTCFG
#define Strip_3__0__INTSTAT CYREG_PRT2_INTSTAT
#define Strip_3__0__MASK 0x08u
#define Strip_3__0__OUT_SEL CYREG_UDB_PA2_CFG10
#define Strip_3__0__OUT_SEL_SHIFT 6u
#define Strip_3__0__OUT_SEL_VAL 0u
#define Strip_3__0__PA__CFG0 CYREG_UDB_PA2_CFG0
#define Strip_3__0__PA__CFG1 CYREG_UDB_PA2_CFG1
#define Strip_3__0__PA__CFG10 CYREG_UDB_PA2_CFG10
#define Strip_3__0__PA__CFG11 CYREG_UDB_PA2_CFG11
#define Strip_3__0__PA__CFG12 CYREG_UDB_PA2_CFG12
#define Strip_3__0__PA__CFG13 CYREG_UDB_PA2_CFG13
#define Strip_3__0__PA__CFG14 CYREG_UDB_PA2_CFG14
#define Strip_3__0__PA__CFG2 CYREG_UDB_PA2_CFG2
#define Strip_3__0__PA__CFG3 CYREG_UDB_PA2_CFG3
#define Strip_3__0__PA__CFG4 CYREG_UDB_PA2_CFG4
#define Strip_3__0__PA__CFG5 CYREG_UDB_PA2_CFG5
#define Strip_3__0__PA__CFG6 CYREG_UDB_PA2_CFG6
#define Strip_3__0__PA__CFG7 CYREG_UDB_PA2_CFG7
#define Strip_3__0__PA__CFG8 CYREG_UDB_PA2_CFG8
#define Strip_3__0__PA__CFG9 CYREG_UDB_PA2_CFG9
#define Strip_3__0__PC CYREG_PRT2_PC
#define Strip_3__0__PC2 CYREG_PRT2_PC2
#define Strip_3__0__PORT 2u
#define Strip_3__0__PS CYREG_PRT2_PS
#define Strip_3__0__SHIFT 3
#define Strip_3__DR CYREG_PRT2_DR
#define Strip_3__INTCFG CYREG_PRT2_INTCFG
#define Strip_3__INTSTAT CYREG_PRT2_INTSTAT
#define Strip_3__MASK 0x08u
#define Strip_3__PA__CFG0 CYREG_UDB_PA2_CFG0
#define Strip_3__PA__CFG1 CYREG_UDB_PA2_CFG1
#define Strip_3__PA__CFG10 CYREG_UDB_PA2_CFG10
#define Strip_3__PA__CFG11 CYREG_UDB_PA2_CFG11
#define Strip_3__PA__CFG12 CYREG_UDB_PA2_CFG12
#define Strip_3__PA__CFG13 CYREG_UDB_PA2_CFG13
#define Strip_3__PA__CFG14 CYREG_UDB_PA2_CFG14
#define Strip_3__PA__CFG2 CYREG_UDB_PA2_CFG2
#define Strip_3__PA__CFG3 CYREG_UDB_PA2_CFG3
#define Strip_3__PA__CFG4 CYREG_UDB_PA2_CFG4
#define Strip_3__PA__CFG5 CYREG_UDB_PA2_CFG5
#define Strip_3__PA__CFG6 CYREG_UDB_PA2_CFG6
#define Strip_3__PA__CFG7 CYREG_UDB_PA2_CFG7
#define Strip_3__PA__CFG8 CYREG_UDB_PA2_CFG8
#define Strip_3__PA__CFG9 CYREG_UDB_PA2_CFG9
#define Strip_3__PC CYREG_PRT2_PC
#define Strip_3__PC2 CYREG_PRT2_PC2
#define Strip_3__PORT 2u
#define Strip_3__PS CYREG_PRT2_PS
#define Strip_3__SHIFT 3

/* Strip_4 */
#define Strip_4__0__DM__MASK 0x7000u
#define Strip_4__0__DM__SHIFT 12
#define Strip_4__0__DR CYREG_PRT2_DR
#define Strip_4__0__HSIOM CYREG_HSIOM_PORT_SEL2
#define Strip_4__0__HSIOM_MASK 0x000F0000u
#define Strip_4__0__HSIOM_SHIFT 16u
#define Strip_4__0__INTCFG CYREG_PRT2_INTCFG
#define Strip_4__0__INTSTAT CYREG_PRT2_INTSTAT
#define Strip_4__0__MASK 0x10u
#define Strip_4__0__OUT_SEL CYREG_UDB_PA2_CFG10
#define Strip_4__0__OUT_SEL_SHIFT 8u
#define Strip_4__0__OUT_SEL_VAL 0u
#define Strip_4__0__PA__CFG0 CYREG_UDB_PA2_CFG0
#define Strip_4__0__PA__CFG1 CYREG_UDB_PA2_CFG1
#define Strip_4__0__PA__CFG10 CYREG_UDB_PA2_CFG10
#define Strip_4__0__PA__CFG11 CYREG_UDB_PA2_CFG11
#define Strip_4__0__PA__CFG12 CYREG_UDB_PA2_CFG12
#define Strip_4__0__PA__CFG13 CYREG_UDB_PA2_CFG13
#define Strip_4__0__PA__CFG14 CYREG_UDB_PA2_CFG14
#define Strip_4__0__PA__CFG2 CYREG_UDB_PA2_CFG2
#define Strip_4__0__PA__CFG3 CYREG_UDB_PA2_CFG3
#define Strip_4__0__PA__CFG4 CYREG_UDB_PA2_CFG4
#define Strip_4__0__PA__CFG5 CYREG_UDB_PA2_CFG5
#define Strip_4__0__PA__CFG6 CYREG_UDB_PA2_CFG6
#define Strip_4__0__PA__CFG7 CYREG_UDB_PA2_CFG7
#define Strip_4__0__PA__CFG8 CYREG_UDB_PA2_CFG8
#define Strip_4__0__PA__CFG9 CYREG_UDB_PA2_CFG9
#define Strip_4__0__PC CYREG_PRT2_PC
#define Strip_4__0__PC2 CYREG_PRT2_PC2
#define Strip_4__0__PORT 2u
#define Strip_4__0__PS CYREG_PRT2_PS
#define Strip_4__0__SHIFT 4
#define Strip_4__DR CYREG_PRT2_DR
#define Strip_4__INTCFG CYREG_PRT2_INTCFG
#define Strip_4__INTSTAT CYREG_PRT2_INTSTAT
#define Strip_4__MASK 0x10u
#define Strip_4__PA__CFG0 CYREG_UDB_PA2_CFG0
#define Strip_4__PA__CFG1 CYREG_UDB_PA2_CFG1
#define Strip_4__PA__CFG10 CYREG_UDB_PA2_CFG10
#define Strip_4__PA__CFG11 CYREG_UDB_PA2_CFG11
#define Strip_4__PA__CFG12 CYREG_UDB_PA2_CFG12
#define Strip_4__PA__CFG13 CYREG_UDB_PA2_CFG13
#define Strip_4__PA__CFG14 CYREG_UDB_PA2_CFG14
#define Strip_4__PA__CFG2 CYREG_UDB_PA2_CFG2
#define Strip_4__PA__CFG3 CYREG_UDB_PA2_CFG3
#define Strip_4__PA__CFG4 CYREG_UDB_PA2_CFG4
#define Strip_4__PA__CFG5 CYREG_UDB_PA2_CFG5
#define Strip_4__PA__CFG6 CYREG_UDB_PA2_CFG6
#define Strip_4__PA__CFG7 CYREG_UDB_PA2_CFG7
#define Strip_4__PA__CFG8 CYREG_UDB_PA2_CFG8
#define Strip_4__PA__CFG9 CYREG_UDB_PA2_CFG9
#define Strip_4__PC CYREG_PRT2_PC
#define Strip_4__PC2 CYREG_PRT2_PC2
#define Strip_4__PORT 2u
#define Strip_4__PS CYREG_PRT2_PS
#define Strip_4__SHIFT 4

/* Strip_5 */
#define Strip_5__0__DM__MASK 0x38000u
#define Strip_5__0__DM__SHIFT 15
#define Strip_5__0__DR CYREG_PRT2_DR
#define Strip_5__0__HSIOM CYREG_HSIOM_PORT_SEL2
#define Strip_5__0__HSIOM_MASK 0x00F00000u
#define Strip_5__0__HSIOM_SHIFT 20u
#define Strip_5__0__INTCFG CYREG_PRT2_INTCFG
#define Strip_5__0__INTSTAT CYREG_PRT2_INTSTAT
#define Strip_5__0__MASK 0x20u
#define Strip_5__0__OUT_SEL CYREG_UDB_PA2_CFG10
#define Strip_5__0__OUT_SEL_SHIFT 10u
#define Strip_5__0__OUT_SEL_VAL 3u
#define Strip_5__0__PA__CFG0 CYREG_UDB_PA2_CFG0
#define Strip_5__0__PA__CFG1 CYREG_UDB_PA2_CFG1
#define Strip_5__0__PA__CFG10 CYREG_UDB_PA2_CFG10
#define Strip_5__0__PA__CFG11 CYREG_UDB_PA2_CFG11
#define Strip_5__0__PA__CFG12 CYREG_UDB_PA2_CFG12
#define Strip_5__0__PA__CFG13 CYREG_UDB_PA2_CFG13
#define Strip_5__0__PA__CFG14 CYREG_UDB_PA2_CFG14
#define Strip_5__0__PA__CFG2 CYREG_UDB_PA2_CFG2
#define Strip_5__0__PA__CFG3 CYREG_UDB_PA2_CFG3
#define Strip_5__0__PA__CFG4 CYREG_UDB_PA2_CFG4
#define Strip_5__0__PA__CFG5 CYREG_UDB_PA2_CFG5
#define Strip_5__0__PA__CFG6 CYREG_UDB_PA2_CFG6
#define Strip_5__0__PA__CFG7 CYREG_UDB_PA2_CFG7
#define Strip_5__0__PA__CFG8 CYREG_UDB_PA2_CFG8
#define Strip_5__0__PA__CFG9 CYREG_UDB_PA2_CFG9
#define Strip_5__0__PC CYREG_PRT2_PC
#define Strip_5__0__PC2 CYREG_PRT2_PC2
#define Strip_5__0__PORT 2u
#define Strip_5__0__PS CYREG_PRT2_PS
#define Strip_5__0__SHIFT 5
#define Strip_5__DR CYREG_PRT2_DR
#define Strip_5__INTCFG CYREG_PRT2_INTCFG
#define Strip_5__INTSTAT CYREG_PRT2_INTSTAT
#define Strip_5__MASK 0x20u
#define Strip_5__PA__CFG0 CYREG_UDB_PA2_CFG0
#define Strip_5__PA__CFG1 CYREG_UDB_PA2_CFG1
#define Strip_5__PA__CFG10 CYREG_UDB_PA2_CFG10
#define Strip_5__PA__CFG11 CYREG_UDB_PA2_CFG11
#define Strip_5__PA__CFG12 CYREG_UDB_PA2_CFG12
#define Strip_5__PA__CFG13 CYREG_UDB_PA2_CFG13
#define Strip_5__PA__CFG14 CYREG_UDB_PA2_CFG14
#define Strip_5__PA__CFG2 CYREG_UDB_PA2_CFG2
#define Strip_5__PA__CFG3 CYREG_UDB_PA2_CFG3
#define Strip_5__PA__CFG4 CYREG_UDB_PA2_CFG4
#define Strip_5__PA__CFG5 CYREG_UDB_PA2_CFG5
#define Strip_5__PA__CFG6 CYREG_UDB_PA2_CFG6
#define Strip_5__PA__CFG7 CYREG_UDB_PA2_CFG7
#define Strip_5__PA__CFG8 CYREG_UDB_PA2_CFG8
#define Strip_5__PA__CFG9 CYREG_UDB_PA2_CFG9
#define Strip_5__PC CYREG_PRT2_PC
#define Strip_5__PC2 CYREG_PRT2_PC2
#define Strip_5__PORT 2u
#define Strip_5__PS CYREG_PRT2_PS
#define Strip_5__SHIFT 5

/* ClockRot */
#define ClockRot__DIVIDER_MASK 0x0000FFFFu
#define ClockRot__ENABLE CYREG_CLK_DIVIDER_C01
#define ClockRot__ENABLE_MASK 0x80000000u
#define ClockRot__MASK 0x80000000u
#define ClockRot__REGISTER CYREG_CLK_DIVIDER_C01

/* ClockRot_1 */
#define ClockRot_1__DIVIDER_MASK 0x0000FFFFu
#define ClockRot_1__ENABLE CYREG_CLK_DIVIDER_A01
#define ClockRot_1__ENABLE_MASK 0x80000000u
#define ClockRot_1__MASK 0x80000000u
#define ClockRot_1__REGISTER CYREG_CLK_DIVIDER_A01

/* ResetISR */
#define ResetISR__INTC_CLR_EN_REG CYREG_CM0_ICER
#define ResetISR__INTC_CLR_PD_REG CYREG_CM0_ICPR
#define ResetISR__INTC_MASK 0x40000u
#define ResetISR__INTC_NUMBER 18u
#define ResetISR__INTC_PRIOR_MASK 0xC00000u
#define ResetISR__INTC_PRIOR_NUM 3u
#define ResetISR__INTC_PRIOR_REG CYREG_CM0_IPR4
#define ResetISR__INTC_SET_EN_REG CYREG_CM0_ISER
#define ResetISR__INTC_SET_PD_REG CYREG_CM0_ISPR

/* RotSWReg */
#define RotSWReg_sts_sts_reg__0__MASK 0x01u
#define RotSWReg_sts_sts_reg__0__POS 0
#define RotSWReg_sts_sts_reg__1__MASK 0x02u
#define RotSWReg_sts_sts_reg__1__POS 1
#define RotSWReg_sts_sts_reg__16BIT_STATUS_AUX_CTL_REG CYREG_UDB_W16_ACTL_02
#define RotSWReg_sts_sts_reg__16BIT_STATUS_REG CYREG_UDB_W16_ST_02
#define RotSWReg_sts_sts_reg__MASK 0x03u
#define RotSWReg_sts_sts_reg__MASK_REG CYREG_UDB_W8_MSK_02
#define RotSWReg_sts_sts_reg__STATUS_AUX_CTL_REG CYREG_UDB_W8_ACTL_02
#define RotSWReg_sts_sts_reg__STATUS_REG CYREG_UDB_W8_ST_02

/* ResetClock */
#define ResetClock__DIVIDER_MASK 0x0000FFFFu
#define ResetClock__ENABLE CYREG_CLK_DIVIDER_C00
#define ResetClock__ENABLE_MASK 0x80000000u
#define ResetClock__MASK 0x80000000u
#define ResetClock__REGISTER CYREG_CLK_DIVIDER_C00

/* ResetTimer_cy_m0s8_tcpwm_1 */
#define ResetTimer_cy_m0s8_tcpwm_1__CC CYREG_TCPWM_CNT2_CC
#define ResetTimer_cy_m0s8_tcpwm_1__CC_BUFF CYREG_TCPWM_CNT2_CC_BUFF
#define ResetTimer_cy_m0s8_tcpwm_1__COUNTER CYREG_TCPWM_CNT2_COUNTER
#define ResetTimer_cy_m0s8_tcpwm_1__CTRL CYREG_TCPWM_CNT2_CTRL
#define ResetTimer_cy_m0s8_tcpwm_1__INTR CYREG_TCPWM_CNT2_INTR
#define ResetTimer_cy_m0s8_tcpwm_1__INTR_MASK CYREG_TCPWM_CNT2_INTR_MASK
#define ResetTimer_cy_m0s8_tcpwm_1__INTR_MASKED CYREG_TCPWM_CNT2_INTR_MASKED
#define ResetTimer_cy_m0s8_tcpwm_1__INTR_SET CYREG_TCPWM_CNT2_INTR_SET
#define ResetTimer_cy_m0s8_tcpwm_1__PERIOD CYREG_TCPWM_CNT2_PERIOD
#define ResetTimer_cy_m0s8_tcpwm_1__PERIOD_BUFF CYREG_TCPWM_CNT2_PERIOD_BUFF
#define ResetTimer_cy_m0s8_tcpwm_1__STATUS CYREG_TCPWM_CNT2_STATUS
#define ResetTimer_cy_m0s8_tcpwm_1__TCPWM_CMD CYREG_TCPWM_CMD
#define ResetTimer_cy_m0s8_tcpwm_1__TCPWM_CMDCAPTURE_MASK 0x04u
#define ResetTimer_cy_m0s8_tcpwm_1__TCPWM_CMDCAPTURE_SHIFT 2
#define ResetTimer_cy_m0s8_tcpwm_1__TCPWM_CMDRELOAD_MASK 0x400u
#define ResetTimer_cy_m0s8_tcpwm_1__TCPWM_CMDRELOAD_SHIFT 10
#define ResetTimer_cy_m0s8_tcpwm_1__TCPWM_CMDSTART_MASK 0x4000000u
#define ResetTimer_cy_m0s8_tcpwm_1__TCPWM_CMDSTART_SHIFT 26
#define ResetTimer_cy_m0s8_tcpwm_1__TCPWM_CMDSTOP_MASK 0x40000u
#define ResetTimer_cy_m0s8_tcpwm_1__TCPWM_CMDSTOP_SHIFT 18
#define ResetTimer_cy_m0s8_tcpwm_1__TCPWM_CTRL CYREG_TCPWM_CTRL
#define ResetTimer_cy_m0s8_tcpwm_1__TCPWM_CTRL_MASK 0x04u
#define ResetTimer_cy_m0s8_tcpwm_1__TCPWM_CTRL_SHIFT 2
#define ResetTimer_cy_m0s8_tcpwm_1__TCPWM_INTR_CAUSE CYREG_TCPWM_INTR_CAUSE
#define ResetTimer_cy_m0s8_tcpwm_1__TCPWM_INTR_CAUSE_MASK 0x04u
#define ResetTimer_cy_m0s8_tcpwm_1__TCPWM_INTR_CAUSE_SHIFT 2
#define ResetTimer_cy_m0s8_tcpwm_1__TCPWM_NUMBER 2u
#define ResetTimer_cy_m0s8_tcpwm_1__TR_CTRL0 CYREG_TCPWM_CNT2_TR_CTRL0
#define ResetTimer_cy_m0s8_tcpwm_1__TR_CTRL1 CYREG_TCPWM_CNT2_TR_CTRL1
#define ResetTimer_cy_m0s8_tcpwm_1__TR_CTRL2 CYREG_TCPWM_CNT2_TR_CTRL2

/* StripLights_B_WS2811 */
#define StripLights_B_WS2811_ctrl__0__MASK 0x01u
#define StripLights_B_WS2811_ctrl__0__POS 0
#define StripLights_B_WS2811_ctrl__3__MASK 0x08u
#define StripLights_B_WS2811_ctrl__3__POS 3
#define StripLights_B_WS2811_ctrl__4__MASK 0x10u
#define StripLights_B_WS2811_ctrl__4__POS 4
#define StripLights_B_WS2811_ctrl__5__MASK 0x20u
#define StripLights_B_WS2811_ctrl__5__POS 5
#define StripLights_B_WS2811_ctrl__CONTROL_AUX_CTL_REG CYREG_UDB_W8_ACTL_03
#define StripLights_B_WS2811_ctrl__CONTROL_REG CYREG_UDB_W8_CTL_03
#define StripLights_B_WS2811_ctrl__CONTROL_ST_REG CYREG_UDB_CAT16_CTL_ST_03
#define StripLights_B_WS2811_ctrl__COUNT_REG CYREG_UDB_W8_CTL_03
#define StripLights_B_WS2811_ctrl__COUNT_ST_REG CYREG_UDB_CAT16_CTL_ST_03
#define StripLights_B_WS2811_ctrl__MASK 0x39u
#define StripLights_B_WS2811_ctrl__MASK_CTL_AUX_CTL_REG CYREG_UDB_CAT16_ACTL_MSK_03
#define StripLights_B_WS2811_ctrl__PER_CTL_AUX_CTL_REG CYREG_UDB_CAT16_ACTL_MSK_03
#define StripLights_B_WS2811_ctrl__PERIOD_REG CYREG_UDB_W8_MSK_03
#define StripLights_B_WS2811_dshifter_u0__16BIT_A0_REG CYREG_UDB_W16_A0_00
#define StripLights_B_WS2811_dshifter_u0__16BIT_A1_REG CYREG_UDB_W16_A1_00
#define StripLights_B_WS2811_dshifter_u0__16BIT_D0_REG CYREG_UDB_W16_D0_00
#define StripLights_B_WS2811_dshifter_u0__16BIT_D1_REG CYREG_UDB_W16_D1_00
#define StripLights_B_WS2811_dshifter_u0__16BIT_DP_AUX_CTL_REG CYREG_UDB_W16_ACTL_00
#define StripLights_B_WS2811_dshifter_u0__16BIT_F0_REG CYREG_UDB_W16_F0_00
#define StripLights_B_WS2811_dshifter_u0__16BIT_F1_REG CYREG_UDB_W16_F1_00
#define StripLights_B_WS2811_dshifter_u0__32BIT_A0_REG CYREG_UDB_W32_A0_00
#define StripLights_B_WS2811_dshifter_u0__32BIT_A1_REG CYREG_UDB_W32_A1_00
#define StripLights_B_WS2811_dshifter_u0__32BIT_D0_REG CYREG_UDB_W32_D0_00
#define StripLights_B_WS2811_dshifter_u0__32BIT_D1_REG CYREG_UDB_W32_D1_00
#define StripLights_B_WS2811_dshifter_u0__32BIT_DP_AUX_CTL_REG CYREG_UDB_W32_ACTL_00
#define StripLights_B_WS2811_dshifter_u0__32BIT_F0_REG CYREG_UDB_W32_F0_00
#define StripLights_B_WS2811_dshifter_u0__32BIT_F1_REG CYREG_UDB_W32_F1_00
#define StripLights_B_WS2811_dshifter_u0__A0_A1_REG CYREG_UDB_CAT16_A_00
#define StripLights_B_WS2811_dshifter_u0__A0_REG CYREG_UDB_W8_A0_00
#define StripLights_B_WS2811_dshifter_u0__A1_REG CYREG_UDB_W8_A1_00
#define StripLights_B_WS2811_dshifter_u0__D0_D1_REG CYREG_UDB_CAT16_D_00
#define StripLights_B_WS2811_dshifter_u0__D0_REG CYREG_UDB_W8_D0_00
#define StripLights_B_WS2811_dshifter_u0__D1_REG CYREG_UDB_W8_D1_00
#define StripLights_B_WS2811_dshifter_u0__DP_AUX_CTL_REG CYREG_UDB_W8_ACTL_00
#define StripLights_B_WS2811_dshifter_u0__F0_F1_REG CYREG_UDB_CAT16_F_00
#define StripLights_B_WS2811_dshifter_u0__F0_REG CYREG_UDB_W8_F0_00
#define StripLights_B_WS2811_dshifter_u0__F1_REG CYREG_UDB_W8_F1_00
#define StripLights_B_WS2811_pwm8_u0__A0_A1_REG CYREG_UDB_CAT16_A_03
#define StripLights_B_WS2811_pwm8_u0__A0_REG CYREG_UDB_W8_A0_03
#define StripLights_B_WS2811_pwm8_u0__A1_REG CYREG_UDB_W8_A1_03
#define StripLights_B_WS2811_pwm8_u0__D0_D1_REG CYREG_UDB_CAT16_D_03
#define StripLights_B_WS2811_pwm8_u0__D0_REG CYREG_UDB_W8_D0_03
#define StripLights_B_WS2811_pwm8_u0__D1_REG CYREG_UDB_W8_D1_03
#define StripLights_B_WS2811_pwm8_u0__DP_AUX_CTL_REG CYREG_UDB_W8_ACTL_03
#define StripLights_B_WS2811_pwm8_u0__F0_F1_REG CYREG_UDB_CAT16_F_03
#define StripLights_B_WS2811_pwm8_u0__F0_REG CYREG_UDB_W8_F0_03
#define StripLights_B_WS2811_pwm8_u0__F1_REG CYREG_UDB_W8_F1_03
#define StripLights_B_WS2811_pwm8_u0__MSK_DP_AUX_CTL_REG CYREG_UDB_CAT16_ACTL_MSK_03
#define StripLights_B_WS2811_pwm8_u0__PER_DP_AUX_CTL_REG CYREG_UDB_CAT16_ACTL_MSK_03
#define StripLights_B_WS2811_StatusReg__0__MASK 0x01u
#define StripLights_B_WS2811_StatusReg__0__POS 0
#define StripLights_B_WS2811_StatusReg__1__MASK 0x02u
#define StripLights_B_WS2811_StatusReg__1__POS 1
#define StripLights_B_WS2811_StatusReg__16BIT_STATUS_AUX_CTL_REG CYREG_UDB_W16_ACTL_00
#define StripLights_B_WS2811_StatusReg__16BIT_STATUS_REG CYREG_UDB_W16_ST_00
#define StripLights_B_WS2811_StatusReg__32BIT_MASK_REG CYREG_UDB_W32_MSK_00
#define StripLights_B_WS2811_StatusReg__32BIT_STATUS_AUX_CTL_REG CYREG_UDB_W32_ACTL_00
#define StripLights_B_WS2811_StatusReg__32BIT_STATUS_REG CYREG_UDB_W32_ST_00
#define StripLights_B_WS2811_StatusReg__6__MASK 0x40u
#define StripLights_B_WS2811_StatusReg__6__POS 6
#define StripLights_B_WS2811_StatusReg__7__MASK 0x80u
#define StripLights_B_WS2811_StatusReg__7__POS 7
#define StripLights_B_WS2811_StatusReg__MASK 0xC3u
#define StripLights_B_WS2811_StatusReg__MASK_REG CYREG_UDB_W8_MSK_00
#define StripLights_B_WS2811_StatusReg__STATUS_AUX_CTL_REG CYREG_UDB_W8_ACTL_00
#define StripLights_B_WS2811_StatusReg__STATUS_REG CYREG_UDB_W8_ST_00

/* StripLights_cisr */
#define StripLights_cisr__INTC_CLR_EN_REG CYREG_CM0_ICER
#define StripLights_cisr__INTC_CLR_PD_REG CYREG_CM0_ICPR
#define StripLights_cisr__INTC_MASK 0x01u
#define StripLights_cisr__INTC_NUMBER 0u
#define StripLights_cisr__INTC_PRIOR_MASK 0xC0u
#define StripLights_cisr__INTC_PRIOR_NUM 3u
#define StripLights_cisr__INTC_PRIOR_REG CYREG_CM0_IPR0
#define StripLights_cisr__INTC_SET_EN_REG CYREG_CM0_ISER
#define StripLights_cisr__INTC_SET_PD_REG CYREG_CM0_ISPR

/* StripLights_fisr */
#define StripLights_fisr__INTC_CLR_EN_REG CYREG_CM0_ICER
#define StripLights_fisr__INTC_CLR_PD_REG CYREG_CM0_ICPR
#define StripLights_fisr__INTC_MASK 0x04u
#define StripLights_fisr__INTC_NUMBER 2u
#define StripLights_fisr__INTC_PRIOR_MASK 0xC00000u
#define StripLights_fisr__INTC_PRIOR_NUM 3u
#define StripLights_fisr__INTC_PRIOR_REG CYREG_CM0_IPR0
#define StripLights_fisr__INTC_SET_EN_REG CYREG_CM0_ISER
#define StripLights_fisr__INTC_SET_PD_REG CYREG_CM0_ISPR

/* StripLights_StringSel */
#define StripLights_StringSel_Sync_ctrl_reg__0__MASK 0x01u
#define StripLights_StringSel_Sync_ctrl_reg__0__POS 0
#define StripLights_StringSel_Sync_ctrl_reg__1__MASK 0x02u
#define StripLights_StringSel_Sync_ctrl_reg__1__POS 1
#define StripLights_StringSel_Sync_ctrl_reg__16BIT_CONTROL_AUX_CTL_REG CYREG_UDB_W16_ACTL_01
#define StripLights_StringSel_Sync_ctrl_reg__16BIT_CONTROL_CONTROL_REG CYREG_UDB_W16_CTL_01
#define StripLights_StringSel_Sync_ctrl_reg__16BIT_CONTROL_COUNT_REG CYREG_UDB_W16_CTL_01
#define StripLights_StringSel_Sync_ctrl_reg__16BIT_COUNT_CONTROL_REG CYREG_UDB_W16_CTL_01
#define StripLights_StringSel_Sync_ctrl_reg__16BIT_COUNT_COUNT_REG CYREG_UDB_W16_CTL_01
#define StripLights_StringSel_Sync_ctrl_reg__16BIT_MASK_MASK_REG CYREG_UDB_W16_MSK_01
#define StripLights_StringSel_Sync_ctrl_reg__16BIT_MASK_PERIOD_REG CYREG_UDB_W16_MSK_01
#define StripLights_StringSel_Sync_ctrl_reg__16BIT_PERIOD_MASK_REG CYREG_UDB_W16_MSK_01
#define StripLights_StringSel_Sync_ctrl_reg__16BIT_PERIOD_PERIOD_REG CYREG_UDB_W16_MSK_01
#define StripLights_StringSel_Sync_ctrl_reg__2__MASK 0x04u
#define StripLights_StringSel_Sync_ctrl_reg__2__POS 2
#define StripLights_StringSel_Sync_ctrl_reg__3__MASK 0x08u
#define StripLights_StringSel_Sync_ctrl_reg__3__POS 3
#define StripLights_StringSel_Sync_ctrl_reg__CONTROL_AUX_CTL_REG CYREG_UDB_W8_ACTL_01
#define StripLights_StringSel_Sync_ctrl_reg__CONTROL_REG CYREG_UDB_W8_CTL_01
#define StripLights_StringSel_Sync_ctrl_reg__CONTROL_ST_REG CYREG_UDB_CAT16_CTL_ST_01
#define StripLights_StringSel_Sync_ctrl_reg__COUNT_REG CYREG_UDB_W8_CTL_01
#define StripLights_StringSel_Sync_ctrl_reg__COUNT_ST_REG CYREG_UDB_CAT16_CTL_ST_01
#define StripLights_StringSel_Sync_ctrl_reg__MASK 0x0Fu
#define StripLights_StringSel_Sync_ctrl_reg__MASK_CTL_AUX_CTL_REG CYREG_UDB_CAT16_ACTL_MSK_01
#define StripLights_StringSel_Sync_ctrl_reg__PER_CTL_AUX_CTL_REG CYREG_UDB_CAT16_ACTL_MSK_01
#define StripLights_StringSel_Sync_ctrl_reg__PERIOD_REG CYREG_UDB_W8_MSK_01

/* Miscellaneous */
#define CY_PROJECT_NAME "Striplight_bootloadable"
#define CY_VERSION "PSoC Creator  3.3"
#define CYDEV_BCLK__HFCLK__HZ 24000000U
#define CYDEV_BCLK__HFCLK__KHZ 24000U
#define CYDEV_BCLK__HFCLK__MHZ 24U
#define CYDEV_BCLK__SYSCLK__HZ 24000000U
#define CYDEV_BCLK__SYSCLK__KHZ 24000U
#define CYDEV_BCLK__SYSCLK__MHZ 24U
#define CYDEV_CHIP_DIE_LEOPARD 1u
#define CYDEV_CHIP_DIE_PANTHER 18u
#define CYDEV_CHIP_DIE_PSOC4A 10u
#define CYDEV_CHIP_DIE_PSOC5LP 17u
#define CYDEV_CHIP_DIE_TMA4 2u
#define CYDEV_CHIP_DIE_UNKNOWN 0u
#define CYDEV_CHIP_FAMILY_PSOC3 1u
#define CYDEV_CHIP_FAMILY_PSOC4 2u
#define CYDEV_CHIP_FAMILY_PSOC5 3u
#define CYDEV_CHIP_FAMILY_UNKNOWN 0u
#define CYDEV_CHIP_FAMILY_USED CYDEV_CHIP_FAMILY_PSOC4
#define CYDEV_CHIP_JTAG_ID 0x04C81193u
#define CYDEV_CHIP_MEMBER_3A 1u
#define CYDEV_CHIP_MEMBER_4A 10u
#define CYDEV_CHIP_MEMBER_4C 15u
#define CYDEV_CHIP_MEMBER_4D 6u
#define CYDEV_CHIP_MEMBER_4E 4u
#define CYDEV_CHIP_MEMBER_4F 11u
#define CYDEV_CHIP_MEMBER_4G 2u
#define CYDEV_CHIP_MEMBER_4H 9u
#define CYDEV_CHIP_MEMBER_4I 14u
#define CYDEV_CHIP_MEMBER_4J 7u
#define CYDEV_CHIP_MEMBER_4K 8u
#define CYDEV_CHIP_MEMBER_4L 13u
#define CYDEV_CHIP_MEMBER_4M 12u
#define CYDEV_CHIP_MEMBER_4N 5u
#define CYDEV_CHIP_MEMBER_4U 3u
#define CYDEV_CHIP_MEMBER_5A 17u
#define CYDEV_CHIP_MEMBER_5B 16u
#define CYDEV_CHIP_MEMBER_UNKNOWN 0u
#define CYDEV_CHIP_MEMBER_USED CYDEV_CHIP_MEMBER_4A
#define CYDEV_CHIP_DIE_EXPECT CYDEV_CHIP_MEMBER_USED
#define CYDEV_CHIP_DIE_ACTUAL CYDEV_CHIP_DIE_EXPECT
#define CYDEV_CHIP_REV_LEOPARD_ES1 0u
#define CYDEV_CHIP_REV_LEOPARD_ES2 1u
#define CYDEV_CHIP_REV_LEOPARD_ES3 3u
#define CYDEV_CHIP_REV_LEOPARD_PRODUCTION 3u
#define CYDEV_CHIP_REV_PANTHER_ES0 0u
#define CYDEV_CHIP_REV_PANTHER_ES1 1u
#define CYDEV_CHIP_REV_PANTHER_PRODUCTION 1u
#define CYDEV_CHIP_REV_PSOC4A_ES0 17u
#define CYDEV_CHIP_REV_PSOC4A_PRODUCTION 17u
#define CYDEV_CHIP_REV_PSOC5LP_ES0 0u
#define CYDEV_CHIP_REV_PSOC5LP_PRODUCTION 0u
#define CYDEV_CHIP_REV_TMA4_ES 17u
#define CYDEV_CHIP_REV_TMA4_ES2 33u
#define CYDEV_CHIP_REV_TMA4_PRODUCTION 17u
#define CYDEV_CHIP_REVISION_3A_ES1 0u
#define CYDEV_CHIP_REVISION_3A_ES2 1u
#define CYDEV_CHIP_REVISION_3A_ES3 3u
#define CYDEV_CHIP_REVISION_3A_PRODUCTION 3u
#define CYDEV_CHIP_REVISION_4A_ES0 17u
#define CYDEV_CHIP_REVISION_4A_PRODUCTION 17u
#define CYDEV_CHIP_REVISION_4C_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4D_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4E_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4F_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4F_PRODUCTION_256DMA 0u
#define CYDEV_CHIP_REVISION_4F_PRODUCTION_256K 0u
#define CYDEV_CHIP_REVISION_4G_ES 17u
#define CYDEV_CHIP_REVISION_4G_ES2 33u
#define CYDEV_CHIP_REVISION_4G_PRODUCTION 17u
#define CYDEV_CHIP_REVISION_4H_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4I_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4J_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4K_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4L_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4M_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4N_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4U_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_5A_ES0 0u
#define CYDEV_CHIP_REVISION_5A_ES1 1u
#define CYDEV_CHIP_REVISION_5A_PRODUCTION 1u
#define CYDEV_CHIP_REVISION_5B_ES0 0u
#define CYDEV_CHIP_REVISION_5B_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_USED CYDEV_CHIP_REVISION_4A_PRODUCTION
#define CYDEV_CHIP_REV_EXPECT CYDEV_CHIP_REVISION_USED
#define CYDEV_CONFIG_READ_ACCELERATOR 1
#define CYDEV_CONFIG_UNUSED_IO_AllowButWarn 0
#define CYDEV_CONFIG_UNUSED_IO CYDEV_CONFIG_UNUSED_IO_AllowButWarn
#define CYDEV_CONFIG_UNUSED_IO_AllowWithInfo 1
#define CYDEV_CONFIG_UNUSED_IO_Disallowed 2
#define CYDEV_CONFIGURATION_COMPRESSED 1
#define CYDEV_CONFIGURATION_MODE_COMPRESSED 0
#define CYDEV_CONFIGURATION_MODE CYDEV_CONFIGURATION_MODE_COMPRESSED
#define CYDEV_CONFIGURATION_MODE_DMA 2
#define CYDEV_CONFIGURATION_MODE_UNCOMPRESSED 1
#define CYDEV_DEBUG_PROTECT_KILL 4
#define CYDEV_DEBUG_PROTECT_OPEN 1
#define CYDEV_DEBUG_PROTECT CYDEV_DEBUG_PROTECT_OPEN
#define CYDEV_DEBUG_PROTECT_PROTECTED 2
#define CYDEV_DEBUGGING_DPS_Disable 3
#define CYDEV_DEBUGGING_DPS CYDEV_DEBUGGING_DPS_Disable
#define CYDEV_DEBUGGING_DPS_SWD 2
#define CYDEV_DEBUGGING_ENABLE 0
#define CYDEV_DFT_SELECT_CLK0 1u
#define CYDEV_DFT_SELECT_CLK1 2u
#define CYDEV_HEAP_SIZE 0x0100
#define CYDEV_IMO_TRIMMED_BY_USB 0u
#define CYDEV_IMO_TRIMMED_BY_WCO 0u
#define CYDEV_IS_EXPORTING_CODE 0
#define CYDEV_IS_IMPORTING_CODE 0
#define CYDEV_PROJ_TYPE 2
#define CYDEV_PROJ_TYPE_BOOTLOADER 1
#define CYDEV_PROJ_TYPE_LAUNCHER 5
#define CYDEV_PROJ_TYPE_LOADABLE 2
#define CYDEV_PROJ_TYPE_LOADABLEANDBOOTLOADER 4
#define CYDEV_PROJ_TYPE_MULTIAPPBOOTLOADER 3
#define CYDEV_PROJ_TYPE_STANDARD 0
#define CYDEV_STACK_SIZE 0x0400
#define CYDEV_USE_BUNDLED_CMSIS 1
#define CYDEV_VARIABLE_VDDA 0
#define CYDEV_VDDA 5
#define CYDEV_VDDA_MV 5000
#define CYDEV_VDDD 5
#define CYDEV_VDDD_MV 5000
#define CYDEV_WDT_GENERATE_ISR 0u
#define CYIPBLOCK_M0S8_CTBM_VERSION 0
#define CYIPBLOCK_m0s8cpuss_VERSION 0
#define CYIPBLOCK_m0s8csd_VERSION 0
#define CYIPBLOCK_m0s8gpio2_VERSION 0
#define CYIPBLOCK_m0s8hsiom4a_VERSION 0
#define CYIPBLOCK_m0s8lcd_VERSION 0
#define CYIPBLOCK_m0s8lpcomp_VERSION 0
#define CYIPBLOCK_m0s8pclk_VERSION 0
#define CYIPBLOCK_m0s8sar_VERSION 0
#define CYIPBLOCK_m0s8scb_VERSION 0
#define CYIPBLOCK_m0s8srssv2_VERSION 1
#define CYIPBLOCK_m0s8tcpwm_VERSION 0
#define CYIPBLOCK_m0s8udbif_VERSION 0
#define CYIPBLOCK_S8_GPIO_VERSION 2
#define CYDEV_BOOTLOADER_ENABLE 0

#endif /* INCLUDED_CYFITTER_H */
