# uart_recv
FPGA Basys2 
Xilinx Spartan 3E 
XC3S250E

UART RECV module
oversampling 16 bits per one baud
select 5,6,7,8 			data bits
select 1,2 				stop bits
select none,even,odd 	parity bit
Out data, err frame, err parity, rx_complete
