out:
  accepts:
  - syncH
  - syncV
  - value
  - invert
  - bias
  frag: ADC
  outputs:
  - out1
  - out2
  - out3
  vert: Passthrough
