// Seed: 1046708786
module module_0 ();
  wire id_1;
  id_2 :
  assert property (@(posedge 1 or 1 && id_1) id_2)
  else;
  wire id_3;
  assign id_3 = id_3;
endmodule
program module_1 (
    output wand id_0
);
  assign id_0 = 1'd0;
  always #1 id_0 = 1;
  module_0();
  reg id_2;
  supply1 id_3;
  always @(posedge 1 * id_2 or negedge id_3) @(1'b0) id_2 <= 1;
endprogram
module module_2 (
    output wire id_0,
    output wand id_1,
    input supply1 id_2,
    input wand id_3,
    input tri id_4
);
endmodule
module module_3 (
    output tri0 id_0,
    output tri1 id_1,
    input tri0 id_2,
    output wire id_3,
    output supply0 id_4,
    input tri1 id_5,
    output wand id_6,
    input supply1 id_7,
    output wor id_8
);
  assign id_1 = 1;
  module_2(
      id_3, id_1, id_5, id_2, id_5
  );
endmodule
