============================================================
   Tang Dynasty, V6.2.168116
   Copyright (c) 2012-2025 Anlogic Inc.
   Executable = E:/anlu/bin/td.exe
   Built at =   16:32:07 Jun 12 2025
   Run by =     Lenovo
   Run Date =   Thu Oct 23 13:12:00 2025

   Run on =     LAPTOP-2020B3A6
============================================================
RUN-1002 : start command "commit_param -step design"
RUN-1001 : Print Global Property
RUN-1001 : --------------------------------------------------------
RUN-1001 :   Parameters   |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------
RUN-1001 :   enable_seed  |    off     |       off        |        
RUN-1001 :     message    |  standard  |     standard     |        
RUN-1001 :   qor_monitor  |     on     |        on        |        
RUN-1001 :   syn_ip_flow  |    off     |       off        |        
RUN-1001 :     thread     |    auto    |       auto       |        
RUN-1001 : --------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : ----------------------------------------------------------------
RUN-1001 :       Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : ----------------------------------------------------------------
RUN-1001 :   default_reg_initial  |    auto    |       auto       |        
RUN-1001 :    hdl_warning_level   |   normal   |      normal      |        
RUN-1001 : ----------------------------------------------------------------
HDL-1007 : analyze verilog file src/video_define.v
HDL-1007 : analyze verilog file src/sdram_r/sdram_para.v
HDL-1007 : analyze verilog file src/sdram/enc_file/global_def.v
HDL-1007 : analyze verilog file ../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/TEMAC_CORE/RTL/mac_core_aead6cd6dadd.v
HDL-1007 : analyze verilog file ../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v
HDL-5007 WARNING: column 1032 exceeds maximum value 1023 in ../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(30)
HDL-1007 : back to file '../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v' in ../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(86)
HDL-5007 WARNING: event expressions must result in a singular type in ../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(3001)
HDL-1007 : undeclared symbol '**', assumed default net type '**' in ../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(5050)
HDL-1007 : undeclared symbol '**', assumed default net type '**' in ../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(5458)
HDL-5007 WARNING: column 1035 exceeds maximum value 1023 in ../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(6001)
HDL-1007 : back to file '../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v' in ../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(260)
HDL-1007 : analyze verilog file ../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/TEMAC_CORE/TEMAC_CORE.v
HDL-1007 : analyze verilog file ../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/pll_gen.v
HDL-1007 : undeclared symbol 'pll_gen_open0', assumed default net type 'wire' in ../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/pll_gen.v(99)
HDL-1007 : undeclared symbol 'pll_gen_open8', assumed default net type 'wire' in ../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/pll_gen.v(105)
HDL-1007 : undeclared symbol 'pll_gen_open7', assumed default net type 'wire' in ../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/pll_gen.v(105)
HDL-1007 : undeclared symbol 'pll_gen_open6', assumed default net type 'wire' in ../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/pll_gen.v(105)
HDL-1007 : undeclared symbol 'pll_gen_open5', assumed default net type 'wire' in ../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/pll_gen.v(105)
HDL-1007 : undeclared symbol 'pll_gen_open4', assumed default net type 'wire' in ../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/pll_gen.v(105)
HDL-1007 : undeclared symbol 'pll_gen_open3', assumed default net type 'wire' in ../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/pll_gen.v(105)
HDL-1007 : undeclared symbol 'pll_gen_open2', assumed default net type 'wire' in ../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/pll_gen.v(105)
HDL-1007 : undeclared symbol 'pll_gen_open1', assumed default net type 'wire' in ../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/pll_gen.v(105)
HDL-1007 : analyze verilog file ../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/rx_pll.v
HDL-1007 : undeclared symbol 'open', assumed default net type 'wire' in ../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/rx_pll.v(78)
HDL-1007 : analyze verilog file ../../HXEG420_lab_ex/lab_ex_5_HX4S20_OV5640/al_ip/afifo_16_32_256.v
HDL-1007 : analyze verilog file ../../HXEG420_lab_ex/lab_ex_5_HX4S20_OV5640/al_ip/afifo_32_16_256.v
HDL-1007 : analyze verilog file ../../HXEG420_lab_ex/lab_ex_5_HX4S20_OV5640/al_ip/video_pll.v
HDL-1007 : undeclared symbol 'open', assumed default net type 'wire' in ../../HXEG420_lab_ex/lab_ex_5_HX4S20_OV5640/al_ip/video_pll.v(70)
HDL-1007 : analyze verilog file ../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/sys_pll.v
HDL-1007 : undeclared symbol 'open', assumed default net type 'wire' in ../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/sys_pll.v(77)
HDL-1007 : analyze verilog file src/color_bar.v
HDL-1007 : analyze included file src/video_define.v in src/color_bar.v(2)
HDL-1007 : back to file 'src/color_bar.v' in src/color_bar.v(2)
HDL-1007 : analyze verilog file src/frame_fifo_read.v
HDL-1007 : analyze verilog file src/frame_fifo_write.v
HDL-1007 : analyze verilog file src/video_timing_data.v
HDL-1007 : analyze verilog file src/sdram/enc_file/sdr_as_ram.enc.v
HDL-1007 : back to file 'src/sdram/enc_file/sdr_as_ram.enc.v' in src/sdram/enc_file/sdr_as_ram.enc.v(45)
HDL-1007 : analyze verilog file src/sdram/enc_file/sdr_wrrd.enc.v
HDL-5007 WARNING: concatenation with an unsized literal will be treated as 32 bits in src/sdram/enc_file/sdr_wrrd.enc.v(283)
HDL-1007 : back to file 'src/sdram/enc_file/sdr_wrrd.enc.v' in src/sdram/enc_file/sdr_wrrd.enc.v(19)
HDL-1007 : analyze verilog file src/sdram/sdram.v
HDL-1007 : analyze included file ./src/sdram/enc_file/global_def.v in src/sdram/sdram.v(10)
HDL-1007 : back to file 'src/sdram/sdram.v' in src/sdram/sdram.v(10)
HDL-1007 : undeclared symbol 'SDR_CKE', assumed default net type 'wire' in src/sdram/sdram.v(89)
HDL-1007 : analyze verilog file src/frame_read_write.v
HDL-1007 : analyze verilog file src/video_delay.v
HDL-1007 : analyze VHDL file src/hdmi/enc_file/DVITransmitter.enc.vhd
HDL-1007 : analyze entity dvitransmitter in src/hdmi/enc_file/DVITransmitter.enc.vhd(13)
HDL-1007 : analyze architecture ** in src/hdmi/enc_file/DVITransmitter.enc.vhd(2)
HDL-1007 : analyze VHDL file src/hdmi/enc_file/SerializerN_1_lvds.enc.vhd
HDL-1007 : analyze entity ** in src/hdmi/enc_file/SerializerN_1_lvds.enc.vhd(12)
HDL-1007 : analyze architecture ** in src/hdmi/enc_file/SerializerN_1_lvds.enc.vhd(25)
HDL-1007 : analyze VHDL file src/hdmi/enc_file/SerializerN_1_lvds_dat.enc.vhd
HDL-1007 : analyze entity ** in src/hdmi/enc_file/SerializerN_1_lvds_dat.enc.vhd(14)
HDL-1007 : analyze architecture ** in src/hdmi/enc_file/SerializerN_1_lvds_dat.enc.vhd(28)
HDL-1007 : analyze VHDL file src/hdmi/enc_file/TMDSEncoder.enc.vhd
HDL-1007 : analyze entity ** in src/hdmi/enc_file/TMDSEncoder.enc.vhd(13)
HDL-1007 : analyze architecture ** in src/hdmi/enc_file/TMDSEncoder.enc.vhd(24)
HDL-1007 : analyze verilog file src/hdmi/enc_file/video_tpg_1024768.enc.v
HDL-5007 WARNING: literal value ** truncated to fit in ** bits in src/hdmi/enc_file/video_tpg_1024768.enc.v(231)
HDL-1007 : back to file 'src/hdmi/enc_file/video_tpg_1024768.enc.v' in src/hdmi/enc_file/video_tpg_1024768.enc.v(1)
HDL-1007 : analyze verilog file src/hdmi/enc_file/video_tpg_1080p.enc.v
HDL-1007 : back to file 'src/hdmi/enc_file/video_tpg_1080p.enc.v' in src/hdmi/enc_file/video_tpg_1080p.enc.v(1)
HDL-1007 : analyze verilog file src/hdmi/enc_file/video_tpg_12801024p.enc.v
HDL-1007 : back to file 'src/hdmi/enc_file/video_tpg_12801024p.enc.v' in src/hdmi/enc_file/video_tpg_12801024p.enc.v(1)
HDL-1007 : analyze verilog file src/hdmi/enc_file/video_tpg_1280800.enc.v
HDL-5007 WARNING: literal value ** truncated to fit in ** bits in src/hdmi/enc_file/video_tpg_1280800.enc.v(233)
HDL-1007 : back to file 'src/hdmi/enc_file/video_tpg_1280800.enc.v' in src/hdmi/enc_file/video_tpg_1280800.enc.v(1)
HDL-1007 : analyze verilog file src/hdmi/enc_file/video_tpg_16801050p.enc.v
HDL-1007 : back to file 'src/hdmi/enc_file/video_tpg_16801050p.enc.v' in src/hdmi/enc_file/video_tpg_16801050p.enc.v(1)
HDL-1007 : analyze verilog file src/hdmi/enc_file/video_tpg_800600.enc.v
HDL-1007 : back to file 'src/hdmi/enc_file/video_tpg_800600.enc.v' in src/hdmi/enc_file/video_tpg_800600.enc.v(1)
HDL-1007 : analyze VHDL file src/hdmi/hdmi_tx.vhd
HDL-1007 : analyze entity hdmi_tx in src/hdmi/hdmi_tx.vhd(11)
HDL-1007 : analyze architecture behavioral in src/hdmi/hdmi_tx.vhd(33)
HDL-1007 : analyze verilog file src/sdram/enc_file/sdr_init_ref.enc.v
HDL-1007 : analyze included file ./src/sdram/enc_file/global_def.v in src/sdram/enc_file/sdr_init_ref.enc.v(11)
HDL-1007 : back to file 'src/sdram/enc_file/sdr_init_ref.enc.v' in src/sdram/enc_file/sdr_init_ref.enc.v(11)
HDL-1007 : undeclared symbol '**', assumed default net type '**' in src/sdram/enc_file/sdr_init_ref.enc.v(57)
HDL-1007 : back to file 'src/sdram/enc_file/sdr_init_ref.enc.v' in src/sdram/enc_file/sdr_init_ref.enc.v(149)
HDL-5007 WARNING: concatenation with an unsized literal will be treated as 32 bits in src/sdram/enc_file/sdr_init_ref.enc.v(47)
HDL-1007 : analyze verilog file src/ov5640/cmos_capture_data.v
HDL-1007 : analyze verilog file src/ov5640/i2c_dri.v
HDL-1007 : analyze verilog file src/ov5640/i2c_ov5640_rgb565_cfg.v
HDL-1007 : analyze verilog file src/ov5640/ov5640_dri.v
HDL-1007 : analyze verilog file src/ov5640/ov5640_delay.v
HDL-1007 : analyze verilog file import/udp_cam_ctrl.v
HDL-1007 : analyze verilog file import/clk_gen_rst_gen.v
HDL-1007 : analyze verilog file import/div_clk_gen.v
HDL-1007 : analyze verilog file import/IDDR.v
HDL-1007 : analyze verilog file import/ODDR.v
HDL-1007 : analyze verilog file import/RAMB16_S9_S9.v
HDL-1007 : undeclared symbol 'open', assumed default net type 'wire' in import/RAMB16_S9_S9.v(109)
HDL-1007 : analyze verilog file import/rgmii_interface.v
HDL-1007 : analyze verilog file import/rx_client_fifo.v
HDL-5370 WARNING: parameter 'WAIT_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in import/rx_client_fifo.v(49)
HDL-5370 WARNING: parameter 'QUEUE1_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in import/rx_client_fifo.v(50)
HDL-5370 WARNING: parameter 'QUEUE2_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in import/rx_client_fifo.v(51)
HDL-5370 WARNING: parameter 'QUEUE3_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in import/rx_client_fifo.v(52)
HDL-5370 WARNING: parameter 'QUEUE_SOF_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in import/rx_client_fifo.v(53)
HDL-5370 WARNING: parameter 'SOF_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in import/rx_client_fifo.v(54)
HDL-5370 WARNING: parameter 'DATA_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in import/rx_client_fifo.v(55)
HDL-5370 WARNING: parameter 'EOF_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in import/rx_client_fifo.v(56)
HDL-5370 WARNING: parameter 'IDLE_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in import/rx_client_fifo.v(62)
HDL-5370 WARNING: parameter 'FRAME_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in import/rx_client_fifo.v(63)
HDL-5370 Similar messages will be suppressed.
HDL-1007 : analyze verilog file import/temac_block.v
HDL-1007 : analyze verilog file import/temac_clk_gen.v
HDL-1007 : analyze verilog file import/tx_client_fifo.v
HDL-5370 WARNING: parameter 'IDLE_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in import/tx_client_fifo.v(53)
HDL-5370 WARNING: parameter 'QUEUE1_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in import/tx_client_fifo.v(54)
HDL-5370 WARNING: parameter 'QUEUE2_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in import/tx_client_fifo.v(55)
HDL-5370 WARNING: parameter 'QUEUE3_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in import/tx_client_fifo.v(56)
HDL-5370 WARNING: parameter 'QUEUE_ACK_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in import/tx_client_fifo.v(57)
HDL-5370 WARNING: parameter 'WAIT_ACK_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in import/tx_client_fifo.v(58)
HDL-5370 WARNING: parameter 'FRAME_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in import/tx_client_fifo.v(59)
HDL-5370 WARNING: parameter 'DROP_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in import/tx_client_fifo.v(60)
HDL-5370 WARNING: parameter 'RETRANSMIT_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in import/tx_client_fifo.v(61)
HDL-5370 WARNING: parameter 'WAIT_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in import/tx_client_fifo.v(67)
HDL-5370 Similar messages will be suppressed.
HDL-1007 : analyze verilog file import/tx_clk_en_gen.v
HDL-1007 : analyze verilog file import/udp_data_tpg.v
HDL-1007 : analyze verilog file import/udp_ip_protocol_stack_merge.enc.v
HDL-1007 : back to file 'import/udp_ip_protocol_stack_merge.enc.v' in import/udp_ip_protocol_stack_merge.enc.v(56)
HDL-1007 : undeclared symbol '**', assumed default net type '**' in import/udp_ip_protocol_stack_merge.enc.v(2638)
HDL-1007 : back to file 'import/udp_ip_protocol_stack_merge.enc.v' in import/udp_ip_protocol_stack_merge.enc.v(420)
HDL-1007 : analyze verilog file import/udp_loopback.v
HDL-1007 : analyze verilog file ../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/src/ax_debounce.v
HDL-1007 : analyze verilog file ../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/src/bmp_read.v
HDL-1007 : analyze verilog file ../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/src/sd_card_bmp.v
HDL-1007 : analyze verilog file ../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/src/seg_decoder.v
HDL-1007 : analyze verilog file ../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/src/seg_scan.v
HDL-1007 : analyze verilog file import/sd_card_cmd.v
HDL-1007 : analyze verilog file import/sd_card_sec_read_write.v
HDL-1007 : analyze verilog file import/sd_card_top.v
HDL-1007 : analyze verilog file import/spi_master.v
HDL-1007 : analyze verilog file ../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/afifo_16_32_256.v
HDL-7201 CRITICAL-WARNING: overwrite current module 'wfifo_32_32_512' in ../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/afifo_16_32_256.v(13)
HDL-7307 CRITICAL-WARNING: previous definition of design element module 'wfifo_32_32_512' is here. This is because multiple modules(values) with the same name are defined. Please consider rewriting code in ../../HXEG420_lab_ex/lab_ex_5_HX4S20_OV5640/al_ip/afifo_16_32_256.v(13)
HDL-7201 CRITICAL-WARNING: overwrite current module 'fifo_cross_domain_addr_process_al_wfifo_32_32_512' in ../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/afifo_16_32_256.v(250)
HDL-7307 CRITICAL-WARNING: previous definition of design element module 'fifo_cross_domain_addr_process_al_wfifo_32_32_512' is here. This is because multiple modules(values) with the same name are defined. Please consider rewriting code in ../../HXEG420_lab_ex/lab_ex_5_HX4S20_OV5640/al_ip/afifo_16_32_256.v(250)
HDL-7201 CRITICAL-WARNING: overwrite current module 'ram_infer_wfifo_32_32_512' in ../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/afifo_16_32_256.v(333)
HDL-7307 CRITICAL-WARNING: previous definition of design element module 'ram_infer_wfifo_32_32_512' is here. This is because multiple modules(values) with the same name are defined. Please consider rewriting code in ../../HXEG420_lab_ex/lab_ex_5_HX4S20_OV5640/al_ip/afifo_16_32_256.v(333)
HDL-1007 : analyze verilog file ../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/afifo_16_256.v
HDL-1007 : analyze verilog file ../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/afifo_16_256_sim.v
HDL-1007 : undeclared symbol 'open_n51', assumed default net type 'wire' in ../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/afifo_16_256_sim.v(1387)
HDL-1007 : undeclared symbol 'open_n52', assumed default net type 'wire' in ../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/afifo_16_256_sim.v(1387)
HDL-1007 : undeclared symbol 'open_n53', assumed default net type 'wire' in ../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/afifo_16_256_sim.v(1389)
HDL-1007 : undeclared symbol 'open_n54', assumed default net type 'wire' in ../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/afifo_16_256_sim.v(1389)
HDL-1007 : undeclared symbol 'open_n59', assumed default net type 'wire' in ../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/afifo_16_256_sim.v(1393)
HDL-1007 : undeclared symbol 'open_n60', assumed default net type 'wire' in ../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/afifo_16_256_sim.v(1393)
HDL-1007 : undeclared symbol 'open_n63', assumed default net type 'wire' in ../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/afifo_16_256_sim.v(1434)
HDL-1007 : undeclared symbol 'open_n64', assumed default net type 'wire' in ../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/afifo_16_256_sim.v(1497)
HDL-1007 : undeclared symbol 'open_n67', assumed default net type 'wire' in ../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/afifo_16_256_sim.v(1502)
HDL-1007 : undeclared symbol 'open_n68', assumed default net type 'wire' in ../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/afifo_16_256_sim.v(1565)
HDL-1007 : analyze verilog file ../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/afifo_32_16_256.v
HDL-7201 CRITICAL-WARNING: overwrite current module 'rfifo_32_32_512' in ../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/afifo_32_16_256.v(13)
HDL-7307 CRITICAL-WARNING: previous definition of design element module 'rfifo_32_32_512' is here. This is because multiple modules(values) with the same name are defined. Please consider rewriting code in ../../HXEG420_lab_ex/lab_ex_5_HX4S20_OV5640/al_ip/afifo_32_16_256.v(13)
HDL-7201 CRITICAL-WARNING: overwrite current module 'fifo_cross_domain_addr_process_al_rfifo_32_32_512' in ../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/afifo_32_16_256.v(250)
HDL-7307 CRITICAL-WARNING: previous definition of design element module 'fifo_cross_domain_addr_process_al_rfifo_32_32_512' is here. This is because multiple modules(values) with the same name are defined. Please consider rewriting code in ../../HXEG420_lab_ex/lab_ex_5_HX4S20_OV5640/al_ip/afifo_32_16_256.v(250)
HDL-7201 CRITICAL-WARNING: overwrite current module 'ram_infer_rfifo_32_32_512' in ../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/afifo_32_16_256.v(333)
HDL-7307 CRITICAL-WARNING: previous definition of design element module 'ram_infer_rfifo_32_32_512' is here. This is because multiple modules(values) with the same name are defined. Please consider rewriting code in ../../HXEG420_lab_ex/lab_ex_5_HX4S20_OV5640/al_ip/afifo_32_16_256.v(333)
HDL-1007 : analyze verilog file ../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/video_pll.v
HDL-1007 : undeclared symbol 'open', assumed default net type 'wire' in ../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/video_pll.v(70)
HDL-7201 CRITICAL-WARNING: overwrite current module 'video_pll' in ../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/video_pll.v(23)
HDL-7307 CRITICAL-WARNING: previous definition of design element module 'video_pll' is here. This is because multiple modules(values) with the same name are defined. Please consider rewriting code in ../../HXEG420_lab_ex/lab_ex_5_HX4S20_OV5640/al_ip/video_pll.v(23)
HDL-1007 : analyze verilog file import/cmos_capture_data.v
HDL-7201 CRITICAL-WARNING: overwrite current module 'cmos_capture_data' in import/cmos_capture_data.v(23)
HDL-7307 CRITICAL-WARNING: previous definition of design element module 'cmos_capture_data' is here. This is because multiple modules(values) with the same name are defined. Please consider rewriting code in src/ov5640/cmos_capture_data.v(23)
HDL-1007 : analyze verilog file import/i2c_dri.v
HDL-7201 CRITICAL-WARNING: overwrite current module 'i2c_dri' in import/i2c_dri.v(24)
HDL-7307 CRITICAL-WARNING: previous definition of design element module 'i2c_dri' is here. This is because multiple modules(values) with the same name are defined. Please consider rewriting code in src/ov5640/i2c_dri.v(24)
HDL-1007 : analyze verilog file import/i2c_ov5640_rgb565_cfg.v
HDL-7201 CRITICAL-WARNING: overwrite current module 'i2c_ov5640_rgb565_cfg' in import/i2c_ov5640_rgb565_cfg.v(24)
HDL-7307 CRITICAL-WARNING: previous definition of design element module 'i2c_ov5640_rgb565_cfg' is here. This is because multiple modules(values) with the same name are defined. Please consider rewriting code in src/ov5640/i2c_ov5640_rgb565_cfg.v(24)
HDL-1007 : analyze verilog file import/ov5640_delay.v
HDL-7201 CRITICAL-WARNING: overwrite current module 'ov5640_delay' in import/ov5640_delay.v(1)
HDL-7307 CRITICAL-WARNING: previous definition of design element module 'ov5640_delay' is here. This is because multiple modules(values) with the same name are defined. Please consider rewriting code in src/ov5640/ov5640_delay.v(1)
HDL-1007 : analyze verilog file import/ov5640_dri.v
HDL-7201 CRITICAL-WARNING: overwrite current module 'ov5640_dri' in import/ov5640_dri.v(24)
HDL-7307 CRITICAL-WARNING: previous definition of design element module 'ov5640_dri' is here. This is because multiple modules(values) with the same name are defined. Please consider rewriting code in src/ov5640/ov5640_dri.v(24)
HDL-1007 : analyze verilog file import/emboss_process.v
HDL-7201 CRITICAL-WARNING: overwrite current module 'emboss_process' in import/emboss_process.v(5)
HDL-7307 CRITICAL-WARNING: previous definition of design element module 'emboss_process' is here. This is because multiple modules(values) with the same name are defined. Please consider rewriting code in import/udp_cam_ctrl.v(653)
HDL-1007 : analyze verilog file import/line_buffer.v
HDL-7201 CRITICAL-WARNING: overwrite current module 'line_buffer' in import/line_buffer.v(5)
HDL-7307 CRITICAL-WARNING: previous definition of design element module 'line_buffer' is here. This is because multiple modules(values) with the same name are defined. Please consider rewriting code in import/udp_cam_ctrl.v(670)
HDL-1007 : analyze verilog file import/morphology_process.v
HDL-1007 : analyze verilog file import/sobel_process.v
HDL-7201 CRITICAL-WARNING: overwrite current module 'sobel_process' in import/sobel_process.v(7)
HDL-7307 CRITICAL-WARNING: previous definition of design element module 'sobel_process' is here. This is because multiple modules(values) with the same name are defined. Please consider rewriting code in import/udp_cam_ctrl.v(639)
HDL-1007 : analyze verilog file top_dual_udp.v
HDL-5333 WARNING: data object 'video_read_req' is already declared in top_dual_udp.v(401)
HDL-1007 : previous declaration of 'video_read_req' is from here in top_dual_udp.v(333)
HDL-5007 WARNING: second declaration of 'video_read_req' is ignored in top_dual_udp.v(401)
HDL-5333 WARNING: data object 'video_read_req_ack' is already declared in top_dual_udp.v(402)
HDL-1007 : previous declaration of 'video_read_req_ack' is from here in top_dual_udp.v(334)
HDL-5007 WARNING: second declaration of 'video_read_req_ack' is ignored in top_dual_udp.v(402)
HDL-5333 WARNING: data object 'video_read_en' is already declared in top_dual_udp.v(403)
HDL-1007 : previous declaration of 'video_read_en' is from here in top_dual_udp.v(335)
HDL-5007 WARNING: second declaration of 'video_read_en' is ignored in top_dual_udp.v(403)
HDL-5333 WARNING: data object 'video_read_data' is already declared in top_dual_udp.v(404)
HDL-1007 : previous declaration of 'video_read_data' is from here in top_dual_udp.v(336)
HDL-5007 WARNING: second declaration of 'video_read_data' is ignored in top_dual_udp.v(404)
HDL-1007 : undeclared symbol 'udp_tx_ready', assumed default net type 'wire' in top_dual_udp.v(427)
HDL-1007 : undeclared symbol 'app_tx_ack', assumed default net type 'wire' in top_dual_udp.v(428)
HDL-1007 : undeclared symbol 'app_tx_data_request', assumed default net type 'wire' in top_dual_udp.v(452)
HDL-1007 : undeclared symbol 'app_tx_data_valid', assumed default net type 'wire' in top_dual_udp.v(453)
HDL-1007 : undeclared symbol 'app_tx_data', assumed default net type 'wire' in top_dual_udp.v(454)
HDL-1007 : undeclared symbol 'udp_data_length', assumed default net type 'wire' in top_dual_udp.v(455)
HDL-7225 CRITICAL-WARNING: 'udp_tx_ready' is already implicitly declared on line 427 in top_dual_udp.v(460)
HDL-7225 CRITICAL-WARNING: 'app_tx_ack' is already implicitly declared on line 428 in top_dual_udp.v(461)
HDL-7225 CRITICAL-WARNING: 'app_tx_data_request' is already implicitly declared on line 452 in top_dual_udp.v(462)
HDL-7225 CRITICAL-WARNING: 'app_tx_data_valid' is already implicitly declared on line 453 in top_dual_udp.v(463)
HDL-7225 CRITICAL-WARNING: 'app_tx_data' is already implicitly declared on line 454 in top_dual_udp.v(464)
HDL-7225 CRITICAL-WARNING: 'udp_data_length' is already implicitly declared on line 455 in top_dual_udp.v(465)
HDL-1007 : analyze verilog file udp_cam_ctrl_tf.v
PRJ-1412 : reset_run syn_1 phy_1.
PRJ-1409 : launch_runs syn_1 phy_1  -jobs 6.
PRJ-1410 : Run syn_1 success.
RUN-1002 : start command "save_best_bits"
PRJ-1424 : The implemented result of phy_1 is saved as best result.
PRJ-1410 : Run phy_1 success.
RUN-1002 : start command "import_db C:/Users/Lenovo/Desktop/q3_q4/q3q4/q4_Runs/phy_1/q4_pr.db"
RUN-1001 : Importing database generated by Tang Dynasty, V6.2.168116.
RUN-1001 : Database version number 46207
RUN-1001 : Import flow parameters
RUN-1001 : Import netlist
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : End build routing graph; 2.295431s wall, 2.203125s user + 0.171875s system = 2.375000s CPU (103.5%)

PHY-1001 : Build lut bridge;  0.044094s wall, 0.015625s user + 0.015625s system = 0.031250s CPU (70.9%)

PHY-1001 : Generate nets ...
PHY-1001 : net clk_dup_1 will be routed on clock mesh
PHY-1001 : net phy1_rgmii_rx_clk_dup_1 will be routed on clock mesh
PHY-1001 : net frame_read_write_m0/read_buf/clkw will be routed on clock mesh
PHY-1001 : clock net u_ov5640_dri/u_i2c_dr/dri_clk_syn_4 will be merged with clock u_ov5640_dri/u_i2c_dr/dri_clk
PHY-1001 : clock net frame_read_write_m0/write_clk_syn_4 will be merged with clock frame_read_write_m0/write_clk
PHY-1001 : clock net cam_pclk_syn_4 will be merged with clock cam_pclk_dup_1
PHY-1001 : clock net sd_card_bmp_m0/bmp_read_m0/clk will be merged with clock sys_pll_m0/clk0_buf
PHY-1001 : clock net u_clk_gen/u_pll_0/clk0_out will be merged with clock u_clk_gen/u_pll_0/clk0_buf
PHY-1001 : clock net u_rx_fifo/wr_clk will be merged with clock u_temac/u1_rgmii_interface/rgmii_rxc
PHY-1001 : clock net u_rx_pll/clk0_out will be merged with clock u_rx_pll/clk0_buf
PHY-1001 : net u_sdram/u2_ram/SDRAM_CLK will be routed on clock mesh
PHY-1001 : net u_temac/gtx_clk will be routed on clock mesh
PHY-1001 : net u_temac/u1_rgmii_interface/rgmii_txc_ddr/clk will be routed on clock mesh
PHY-1001 : eco open net = 0
PHY-1001 : 263 feed throughs used by 185 nets
RUN-1001 : Import phy database
RUN-1001 : Import timing constraints
RUN-1001 : Import IO constraints
RUN-1001 : Import Inst constraints
RUN-1001 : Import ChipWatcher
RUN-1001 : Import design success TD_VERSION=6.2.168116 , DB_VERSION=46207
RUN-1003 : finish command "import_db C:/Users/Lenovo/Desktop/q3_q4/q3q4/q4_Runs/phy_1/q4_pr.db" in  4.935376s wall, 4.609375s user + 0.375000s system = 4.984375s CPU (101.0%)

RUN-1004 : used memory is 749 MB, reserved memory is 712 MB, peak memory is 823 MB
RUN-1002 : start command "commit_param -step design"
RUN-1001 : Print Global Property
RUN-1001 : --------------------------------------------------------
RUN-1001 :   Parameters   |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------
RUN-1001 :   enable_seed  |    off     |       off        |        
RUN-1001 :     message    |  standard  |     standard     |        
RUN-1001 :   qor_monitor  |     on     |        on        |        
RUN-1001 :   syn_ip_flow  |    off     |       off        |        
RUN-1001 :     thread     |    auto    |       auto       |        
RUN-1001 : --------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : ----------------------------------------------------------------
RUN-1001 :       Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : ----------------------------------------------------------------
RUN-1001 :   default_reg_initial  |    auto    |       auto       |        
RUN-1001 :    hdl_warning_level   |   normal   |      normal      |        
RUN-1001 : ----------------------------------------------------------------
HDL-1007 : analyze verilog file src/video_define.v
HDL-1007 : analyze verilog file src/sdram_r/sdram_para.v
HDL-1007 : analyze verilog file src/sdram/enc_file/global_def.v
HDL-1007 : analyze verilog file ../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/TEMAC_CORE/RTL/mac_core_aead6cd6dadd.v
HDL-1007 : analyze verilog file ../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v
HDL-5007 WARNING: column 1032 exceeds maximum value 1023 in ../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(30)
HDL-1007 : back to file '../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v' in ../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(86)
HDL-5007 WARNING: event expressions must result in a singular type in ../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(3001)
HDL-1007 : undeclared symbol '**', assumed default net type '**' in ../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(5050)
HDL-1007 : undeclared symbol '**', assumed default net type '**' in ../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(5458)
HDL-5007 WARNING: column 1035 exceeds maximum value 1023 in ../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(6001)
HDL-1007 : back to file '../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v' in ../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(260)
HDL-1007 : analyze verilog file ../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/TEMAC_CORE/TEMAC_CORE.v
HDL-1007 : analyze verilog file ../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/pll_gen.v
HDL-1007 : undeclared symbol 'pll_gen_open0', assumed default net type 'wire' in ../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/pll_gen.v(99)
HDL-1007 : undeclared symbol 'pll_gen_open8', assumed default net type 'wire' in ../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/pll_gen.v(105)
HDL-1007 : undeclared symbol 'pll_gen_open7', assumed default net type 'wire' in ../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/pll_gen.v(105)
HDL-1007 : undeclared symbol 'pll_gen_open6', assumed default net type 'wire' in ../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/pll_gen.v(105)
HDL-1007 : undeclared symbol 'pll_gen_open5', assumed default net type 'wire' in ../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/pll_gen.v(105)
HDL-1007 : undeclared symbol 'pll_gen_open4', assumed default net type 'wire' in ../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/pll_gen.v(105)
HDL-1007 : undeclared symbol 'pll_gen_open3', assumed default net type 'wire' in ../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/pll_gen.v(105)
HDL-1007 : undeclared symbol 'pll_gen_open2', assumed default net type 'wire' in ../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/pll_gen.v(105)
HDL-1007 : undeclared symbol 'pll_gen_open1', assumed default net type 'wire' in ../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/pll_gen.v(105)
HDL-1007 : analyze verilog file ../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/rx_pll.v
HDL-1007 : undeclared symbol 'open', assumed default net type 'wire' in ../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/rx_pll.v(78)
HDL-1007 : analyze verilog file ../../HXEG420_lab_ex/lab_ex_5_HX4S20_OV5640/al_ip/afifo_16_32_256.v
HDL-1007 : analyze verilog file ../../HXEG420_lab_ex/lab_ex_5_HX4S20_OV5640/al_ip/afifo_32_16_256.v
HDL-1007 : analyze verilog file ../../HXEG420_lab_ex/lab_ex_5_HX4S20_OV5640/al_ip/video_pll.v
HDL-1007 : undeclared symbol 'open', assumed default net type 'wire' in ../../HXEG420_lab_ex/lab_ex_5_HX4S20_OV5640/al_ip/video_pll.v(70)
HDL-1007 : analyze verilog file ../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/sys_pll.v
HDL-1007 : undeclared symbol 'open', assumed default net type 'wire' in ../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/sys_pll.v(77)
HDL-1007 : analyze verilog file src/color_bar.v
HDL-1007 : analyze included file src/video_define.v in src/color_bar.v(2)
HDL-1007 : back to file 'src/color_bar.v' in src/color_bar.v(2)
HDL-1007 : analyze verilog file src/frame_fifo_read.v
HDL-1007 : analyze verilog file src/frame_fifo_write.v
HDL-1007 : analyze verilog file src/video_timing_data.v
HDL-1007 : analyze verilog file src/sdram/enc_file/sdr_as_ram.enc.v
HDL-1007 : back to file 'src/sdram/enc_file/sdr_as_ram.enc.v' in src/sdram/enc_file/sdr_as_ram.enc.v(45)
HDL-1007 : analyze verilog file src/sdram/enc_file/sdr_wrrd.enc.v
HDL-5007 WARNING: concatenation with an unsized literal will be treated as 32 bits in src/sdram/enc_file/sdr_wrrd.enc.v(283)
HDL-1007 : back to file 'src/sdram/enc_file/sdr_wrrd.enc.v' in src/sdram/enc_file/sdr_wrrd.enc.v(19)
HDL-1007 : analyze verilog file src/sdram/sdram.v
HDL-1007 : analyze included file ./src/sdram/enc_file/global_def.v in src/sdram/sdram.v(10)
HDL-1007 : back to file 'src/sdram/sdram.v' in src/sdram/sdram.v(10)
HDL-1007 : undeclared symbol 'SDR_CKE', assumed default net type 'wire' in src/sdram/sdram.v(89)
HDL-1007 : analyze verilog file src/frame_read_write.v
HDL-1007 : analyze verilog file src/video_delay.v
HDL-1007 : analyze VHDL file src/hdmi/enc_file/DVITransmitter.enc.vhd
HDL-1007 : analyze entity dvitransmitter in src/hdmi/enc_file/DVITransmitter.enc.vhd(13)
HDL-1007 : analyze architecture ** in src/hdmi/enc_file/DVITransmitter.enc.vhd(2)
HDL-1007 : analyze VHDL file src/hdmi/enc_file/SerializerN_1_lvds.enc.vhd
HDL-1007 : analyze entity ** in src/hdmi/enc_file/SerializerN_1_lvds.enc.vhd(12)
HDL-1007 : analyze architecture ** in src/hdmi/enc_file/SerializerN_1_lvds.enc.vhd(25)
HDL-1007 : analyze VHDL file src/hdmi/enc_file/SerializerN_1_lvds_dat.enc.vhd
HDL-1007 : analyze entity ** in src/hdmi/enc_file/SerializerN_1_lvds_dat.enc.vhd(14)
HDL-1007 : analyze architecture ** in src/hdmi/enc_file/SerializerN_1_lvds_dat.enc.vhd(28)
HDL-1007 : analyze VHDL file src/hdmi/enc_file/TMDSEncoder.enc.vhd
HDL-1007 : analyze entity ** in src/hdmi/enc_file/TMDSEncoder.enc.vhd(13)
HDL-1007 : analyze architecture ** in src/hdmi/enc_file/TMDSEncoder.enc.vhd(24)
HDL-1007 : analyze verilog file src/hdmi/enc_file/video_tpg_1024768.enc.v
HDL-5007 WARNING: literal value ** truncated to fit in ** bits in src/hdmi/enc_file/video_tpg_1024768.enc.v(231)
HDL-1007 : back to file 'src/hdmi/enc_file/video_tpg_1024768.enc.v' in src/hdmi/enc_file/video_tpg_1024768.enc.v(1)
HDL-1007 : analyze verilog file src/hdmi/enc_file/video_tpg_1080p.enc.v
HDL-1007 : back to file 'src/hdmi/enc_file/video_tpg_1080p.enc.v' in src/hdmi/enc_file/video_tpg_1080p.enc.v(1)
HDL-1007 : analyze verilog file src/hdmi/enc_file/video_tpg_12801024p.enc.v
HDL-1007 : back to file 'src/hdmi/enc_file/video_tpg_12801024p.enc.v' in src/hdmi/enc_file/video_tpg_12801024p.enc.v(1)
HDL-1007 : analyze verilog file src/hdmi/enc_file/video_tpg_1280800.enc.v
HDL-5007 WARNING: literal value ** truncated to fit in ** bits in src/hdmi/enc_file/video_tpg_1280800.enc.v(233)
HDL-1007 : back to file 'src/hdmi/enc_file/video_tpg_1280800.enc.v' in src/hdmi/enc_file/video_tpg_1280800.enc.v(1)
HDL-1007 : analyze verilog file src/hdmi/enc_file/video_tpg_16801050p.enc.v
HDL-1007 : back to file 'src/hdmi/enc_file/video_tpg_16801050p.enc.v' in src/hdmi/enc_file/video_tpg_16801050p.enc.v(1)
HDL-1007 : analyze verilog file src/hdmi/enc_file/video_tpg_800600.enc.v
HDL-1007 : back to file 'src/hdmi/enc_file/video_tpg_800600.enc.v' in src/hdmi/enc_file/video_tpg_800600.enc.v(1)
HDL-1007 : analyze VHDL file src/hdmi/hdmi_tx.vhd
HDL-1007 : analyze entity hdmi_tx in src/hdmi/hdmi_tx.vhd(11)
HDL-1007 : analyze architecture behavioral in src/hdmi/hdmi_tx.vhd(33)
HDL-1007 : analyze verilog file src/sdram/enc_file/sdr_init_ref.enc.v
HDL-1007 : analyze included file ./src/sdram/enc_file/global_def.v in src/sdram/enc_file/sdr_init_ref.enc.v(11)
HDL-1007 : back to file 'src/sdram/enc_file/sdr_init_ref.enc.v' in src/sdram/enc_file/sdr_init_ref.enc.v(11)
HDL-1007 : undeclared symbol '**', assumed default net type '**' in src/sdram/enc_file/sdr_init_ref.enc.v(57)
HDL-1007 : back to file 'src/sdram/enc_file/sdr_init_ref.enc.v' in src/sdram/enc_file/sdr_init_ref.enc.v(149)
HDL-5007 WARNING: concatenation with an unsized literal will be treated as 32 bits in src/sdram/enc_file/sdr_init_ref.enc.v(47)
HDL-1007 : analyze verilog file src/ov5640/cmos_capture_data.v
HDL-1007 : analyze verilog file src/ov5640/i2c_dri.v
HDL-1007 : analyze verilog file src/ov5640/i2c_ov5640_rgb565_cfg.v
HDL-1007 : analyze verilog file src/ov5640/ov5640_dri.v
HDL-1007 : analyze verilog file src/ov5640/ov5640_delay.v
HDL-1007 : analyze verilog file import/udp_cam_ctrl.v
HDL-1007 : analyze verilog file import/clk_gen_rst_gen.v
HDL-1007 : analyze verilog file import/div_clk_gen.v
HDL-1007 : analyze verilog file import/IDDR.v
HDL-1007 : analyze verilog file import/ODDR.v
HDL-1007 : analyze verilog file import/RAMB16_S9_S9.v
HDL-1007 : undeclared symbol 'open', assumed default net type 'wire' in import/RAMB16_S9_S9.v(109)
HDL-1007 : analyze verilog file import/rgmii_interface.v
HDL-1007 : analyze verilog file import/rx_client_fifo.v
HDL-5370 WARNING: parameter 'WAIT_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in import/rx_client_fifo.v(49)
HDL-5370 WARNING: parameter 'QUEUE1_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in import/rx_client_fifo.v(50)
HDL-5370 WARNING: parameter 'QUEUE2_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in import/rx_client_fifo.v(51)
HDL-5370 WARNING: parameter 'QUEUE3_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in import/rx_client_fifo.v(52)
HDL-5370 WARNING: parameter 'QUEUE_SOF_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in import/rx_client_fifo.v(53)
HDL-5370 WARNING: parameter 'SOF_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in import/rx_client_fifo.v(54)
HDL-5370 WARNING: parameter 'DATA_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in import/rx_client_fifo.v(55)
HDL-5370 WARNING: parameter 'EOF_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in import/rx_client_fifo.v(56)
HDL-5370 WARNING: parameter 'IDLE_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in import/rx_client_fifo.v(62)
HDL-5370 WARNING: parameter 'FRAME_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in import/rx_client_fifo.v(63)
HDL-5370 Similar messages will be suppressed.
HDL-1007 : analyze verilog file import/temac_block.v
HDL-1007 : analyze verilog file import/temac_clk_gen.v
HDL-1007 : analyze verilog file import/tx_client_fifo.v
HDL-5370 WARNING: parameter 'IDLE_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in import/tx_client_fifo.v(53)
HDL-5370 WARNING: parameter 'QUEUE1_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in import/tx_client_fifo.v(54)
HDL-5370 WARNING: parameter 'QUEUE2_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in import/tx_client_fifo.v(55)
HDL-5370 WARNING: parameter 'QUEUE3_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in import/tx_client_fifo.v(56)
HDL-5370 WARNING: parameter 'QUEUE_ACK_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in import/tx_client_fifo.v(57)
HDL-5370 WARNING: parameter 'WAIT_ACK_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in import/tx_client_fifo.v(58)
HDL-5370 WARNING: parameter 'FRAME_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in import/tx_client_fifo.v(59)
HDL-5370 WARNING: parameter 'DROP_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in import/tx_client_fifo.v(60)
HDL-5370 WARNING: parameter 'RETRANSMIT_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in import/tx_client_fifo.v(61)
HDL-5370 WARNING: parameter 'WAIT_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in import/tx_client_fifo.v(67)
HDL-5370 Similar messages will be suppressed.
HDL-1007 : analyze verilog file import/tx_clk_en_gen.v
HDL-1007 : analyze verilog file import/udp_data_tpg.v
HDL-1007 : analyze verilog file import/udp_ip_protocol_stack_merge.enc.v
HDL-1007 : back to file 'import/udp_ip_protocol_stack_merge.enc.v' in import/udp_ip_protocol_stack_merge.enc.v(56)
HDL-1007 : undeclared symbol '**', assumed default net type '**' in import/udp_ip_protocol_stack_merge.enc.v(2638)
HDL-1007 : back to file 'import/udp_ip_protocol_stack_merge.enc.v' in import/udp_ip_protocol_stack_merge.enc.v(420)
HDL-1007 : analyze verilog file import/udp_loopback.v
HDL-1007 : analyze verilog file ../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/src/ax_debounce.v
HDL-1007 : analyze verilog file ../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/src/bmp_read.v
HDL-1007 : analyze verilog file ../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/src/sd_card_bmp.v
HDL-1007 : analyze verilog file ../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/src/seg_decoder.v
HDL-1007 : analyze verilog file ../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/src/seg_scan.v
HDL-1007 : analyze verilog file import/sd_card_cmd.v
HDL-1007 : analyze verilog file import/sd_card_sec_read_write.v
HDL-1007 : analyze verilog file import/sd_card_top.v
HDL-1007 : analyze verilog file import/spi_master.v
HDL-1007 : analyze verilog file ../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/afifo_16_32_256.v
HDL-7201 CRITICAL-WARNING: overwrite current module 'wfifo_32_32_512' in ../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/afifo_16_32_256.v(13)
HDL-7307 CRITICAL-WARNING: previous definition of design element module 'wfifo_32_32_512' is here. This is because multiple modules(values) with the same name are defined. Please consider rewriting code in ../../HXEG420_lab_ex/lab_ex_5_HX4S20_OV5640/al_ip/afifo_16_32_256.v(13)
HDL-7201 CRITICAL-WARNING: overwrite current module 'fifo_cross_domain_addr_process_al_wfifo_32_32_512' in ../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/afifo_16_32_256.v(250)
HDL-7307 CRITICAL-WARNING: previous definition of design element module 'fifo_cross_domain_addr_process_al_wfifo_32_32_512' is here. This is because multiple modules(values) with the same name are defined. Please consider rewriting code in ../../HXEG420_lab_ex/lab_ex_5_HX4S20_OV5640/al_ip/afifo_16_32_256.v(250)
HDL-7201 CRITICAL-WARNING: overwrite current module 'ram_infer_wfifo_32_32_512' in ../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/afifo_16_32_256.v(333)
HDL-7307 CRITICAL-WARNING: previous definition of design element module 'ram_infer_wfifo_32_32_512' is here. This is because multiple modules(values) with the same name are defined. Please consider rewriting code in ../../HXEG420_lab_ex/lab_ex_5_HX4S20_OV5640/al_ip/afifo_16_32_256.v(333)
HDL-1007 : analyze verilog file ../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/afifo_16_256.v
HDL-1007 : analyze verilog file ../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/afifo_16_256_sim.v
HDL-1007 : undeclared symbol 'open_n51', assumed default net type 'wire' in ../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/afifo_16_256_sim.v(1387)
HDL-1007 : undeclared symbol 'open_n52', assumed default net type 'wire' in ../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/afifo_16_256_sim.v(1387)
HDL-1007 : undeclared symbol 'open_n53', assumed default net type 'wire' in ../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/afifo_16_256_sim.v(1389)
HDL-1007 : undeclared symbol 'open_n54', assumed default net type 'wire' in ../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/afifo_16_256_sim.v(1389)
HDL-1007 : undeclared symbol 'open_n59', assumed default net type 'wire' in ../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/afifo_16_256_sim.v(1393)
HDL-1007 : undeclared symbol 'open_n60', assumed default net type 'wire' in ../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/afifo_16_256_sim.v(1393)
HDL-1007 : undeclared symbol 'open_n63', assumed default net type 'wire' in ../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/afifo_16_256_sim.v(1434)
HDL-1007 : undeclared symbol 'open_n64', assumed default net type 'wire' in ../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/afifo_16_256_sim.v(1497)
HDL-1007 : undeclared symbol 'open_n67', assumed default net type 'wire' in ../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/afifo_16_256_sim.v(1502)
HDL-1007 : undeclared symbol 'open_n68', assumed default net type 'wire' in ../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/afifo_16_256_sim.v(1565)
HDL-1007 : analyze verilog file ../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/afifo_32_16_256.v
HDL-7201 CRITICAL-WARNING: overwrite current module 'rfifo_32_32_512' in ../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/afifo_32_16_256.v(13)
HDL-7307 CRITICAL-WARNING: previous definition of design element module 'rfifo_32_32_512' is here. This is because multiple modules(values) with the same name are defined. Please consider rewriting code in ../../HXEG420_lab_ex/lab_ex_5_HX4S20_OV5640/al_ip/afifo_32_16_256.v(13)
HDL-7201 CRITICAL-WARNING: overwrite current module 'fifo_cross_domain_addr_process_al_rfifo_32_32_512' in ../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/afifo_32_16_256.v(250)
HDL-7307 CRITICAL-WARNING: previous definition of design element module 'fifo_cross_domain_addr_process_al_rfifo_32_32_512' is here. This is because multiple modules(values) with the same name are defined. Please consider rewriting code in ../../HXEG420_lab_ex/lab_ex_5_HX4S20_OV5640/al_ip/afifo_32_16_256.v(250)
HDL-7201 CRITICAL-WARNING: overwrite current module 'ram_infer_rfifo_32_32_512' in ../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/afifo_32_16_256.v(333)
HDL-7307 CRITICAL-WARNING: previous definition of design element module 'ram_infer_rfifo_32_32_512' is here. This is because multiple modules(values) with the same name are defined. Please consider rewriting code in ../../HXEG420_lab_ex/lab_ex_5_HX4S20_OV5640/al_ip/afifo_32_16_256.v(333)
HDL-1007 : analyze verilog file ../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/video_pll.v
HDL-1007 : undeclared symbol 'open', assumed default net type 'wire' in ../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/video_pll.v(70)
HDL-7201 CRITICAL-WARNING: overwrite current module 'video_pll' in ../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/video_pll.v(23)
HDL-7307 CRITICAL-WARNING: previous definition of design element module 'video_pll' is here. This is because multiple modules(values) with the same name are defined. Please consider rewriting code in ../../HXEG420_lab_ex/lab_ex_5_HX4S20_OV5640/al_ip/video_pll.v(23)
HDL-1007 : analyze verilog file import/cmos_capture_data.v
HDL-7201 CRITICAL-WARNING: overwrite current module 'cmos_capture_data' in import/cmos_capture_data.v(23)
HDL-7307 CRITICAL-WARNING: previous definition of design element module 'cmos_capture_data' is here. This is because multiple modules(values) with the same name are defined. Please consider rewriting code in src/ov5640/cmos_capture_data.v(23)
HDL-1007 : analyze verilog file import/i2c_dri.v
HDL-7201 CRITICAL-WARNING: overwrite current module 'i2c_dri' in import/i2c_dri.v(24)
HDL-7307 CRITICAL-WARNING: previous definition of design element module 'i2c_dri' is here. This is because multiple modules(values) with the same name are defined. Please consider rewriting code in src/ov5640/i2c_dri.v(24)
HDL-1007 : analyze verilog file import/i2c_ov5640_rgb565_cfg.v
HDL-7201 CRITICAL-WARNING: overwrite current module 'i2c_ov5640_rgb565_cfg' in import/i2c_ov5640_rgb565_cfg.v(24)
HDL-7307 CRITICAL-WARNING: previous definition of design element module 'i2c_ov5640_rgb565_cfg' is here. This is because multiple modules(values) with the same name are defined. Please consider rewriting code in src/ov5640/i2c_ov5640_rgb565_cfg.v(24)
HDL-1007 : analyze verilog file import/ov5640_delay.v
HDL-7201 CRITICAL-WARNING: overwrite current module 'ov5640_delay' in import/ov5640_delay.v(1)
HDL-7307 CRITICAL-WARNING: previous definition of design element module 'ov5640_delay' is here. This is because multiple modules(values) with the same name are defined. Please consider rewriting code in src/ov5640/ov5640_delay.v(1)
HDL-1007 : analyze verilog file import/ov5640_dri.v
HDL-7201 CRITICAL-WARNING: overwrite current module 'ov5640_dri' in import/ov5640_dri.v(24)
HDL-7307 CRITICAL-WARNING: previous definition of design element module 'ov5640_dri' is here. This is because multiple modules(values) with the same name are defined. Please consider rewriting code in src/ov5640/ov5640_dri.v(24)
HDL-1007 : analyze verilog file import/emboss_process.v
HDL-7201 CRITICAL-WARNING: overwrite current module 'emboss_process' in import/emboss_process.v(5)
HDL-7307 CRITICAL-WARNING: previous definition of design element module 'emboss_process' is here. This is because multiple modules(values) with the same name are defined. Please consider rewriting code in import/udp_cam_ctrl.v(653)
HDL-1007 : analyze verilog file import/line_buffer.v
HDL-7201 CRITICAL-WARNING: overwrite current module 'line_buffer' in import/line_buffer.v(5)
HDL-7307 CRITICAL-WARNING: previous definition of design element module 'line_buffer' is here. This is because multiple modules(values) with the same name are defined. Please consider rewriting code in import/udp_cam_ctrl.v(670)
HDL-1007 : analyze verilog file import/morphology_process.v
HDL-1007 : analyze verilog file import/sobel_process.v
HDL-7201 CRITICAL-WARNING: overwrite current module 'sobel_process' in import/sobel_process.v(7)
HDL-7307 CRITICAL-WARNING: previous definition of design element module 'sobel_process' is here. This is because multiple modules(values) with the same name are defined. Please consider rewriting code in import/udp_cam_ctrl.v(639)
HDL-1007 : analyze verilog file top_dual_udp.v
HDL-5333 WARNING: data object 'video_read_req' is already declared in top_dual_udp.v(401)
HDL-1007 : previous declaration of 'video_read_req' is from here in top_dual_udp.v(333)
HDL-5007 WARNING: second declaration of 'video_read_req' is ignored in top_dual_udp.v(401)
HDL-5333 WARNING: data object 'video_read_req_ack' is already declared in top_dual_udp.v(402)
HDL-1007 : previous declaration of 'video_read_req_ack' is from here in top_dual_udp.v(334)
HDL-5007 WARNING: second declaration of 'video_read_req_ack' is ignored in top_dual_udp.v(402)
HDL-5333 WARNING: data object 'video_read_en' is already declared in top_dual_udp.v(403)
HDL-1007 : previous declaration of 'video_read_en' is from here in top_dual_udp.v(335)
HDL-5007 WARNING: second declaration of 'video_read_en' is ignored in top_dual_udp.v(403)
HDL-5333 WARNING: data object 'video_read_data' is already declared in top_dual_udp.v(404)
HDL-1007 : previous declaration of 'video_read_data' is from here in top_dual_udp.v(336)
HDL-5007 WARNING: second declaration of 'video_read_data' is ignored in top_dual_udp.v(404)
HDL-1007 : undeclared symbol 'udp_tx_ready', assumed default net type 'wire' in top_dual_udp.v(427)
HDL-1007 : undeclared symbol 'app_tx_ack', assumed default net type 'wire' in top_dual_udp.v(428)
HDL-1007 : undeclared symbol 'app_tx_data_request', assumed default net type 'wire' in top_dual_udp.v(452)
HDL-1007 : undeclared symbol 'app_tx_data_valid', assumed default net type 'wire' in top_dual_udp.v(453)
HDL-1007 : undeclared symbol 'app_tx_data', assumed default net type 'wire' in top_dual_udp.v(454)
HDL-1007 : undeclared symbol 'udp_data_length', assumed default net type 'wire' in top_dual_udp.v(455)
HDL-7225 CRITICAL-WARNING: 'udp_tx_ready' is already implicitly declared on line 427 in top_dual_udp.v(460)
HDL-7225 CRITICAL-WARNING: 'app_tx_ack' is already implicitly declared on line 428 in top_dual_udp.v(461)
HDL-7225 CRITICAL-WARNING: 'app_tx_data_request' is already implicitly declared on line 452 in top_dual_udp.v(462)
HDL-7225 CRITICAL-WARNING: 'app_tx_data_valid' is already implicitly declared on line 453 in top_dual_udp.v(463)
HDL-7225 CRITICAL-WARNING: 'app_tx_data' is already implicitly declared on line 454 in top_dual_udp.v(464)
HDL-7225 CRITICAL-WARNING: 'udp_data_length' is already implicitly declared on line 455 in top_dual_udp.v(465)
HDL-1007 : analyze verilog file udp_cam_ctrl_tf.v
PRJ-1412 : reset_run syn_1 phy_1.
PRJ-1409 : launch_runs syn_1 phy_1  -jobs 6.
PRJ-1410 : Run syn_1 success.
RUN-1002 : start command "save_best_bits"
PRJ-1424 : The implemented result of phy_1 is saved as best result.
PRJ-1410 : Run phy_1 success.
RUN-1002 : start command "import_db C:/Users/Lenovo/Desktop/q3_q4/q3q4/q4_Runs/phy_1/q4_pr.db"
RUN-1001 : Importing database generated by Tang Dynasty, V6.2.168116.
RUN-1001 : Database version number 46207
RUN-1001 : Import flow parameters
RUN-1001 : Import netlist
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : End build routing graph; 0.448009s wall, 0.421875s user + 0.062500s system = 0.484375s CPU (108.1%)

PHY-1001 : Build lut bridge;  0.053673s wall, 0.062500s user + 0.000000s system = 0.062500s CPU (116.4%)

PHY-1001 : Generate nets ...
PHY-1001 : net clk_dup_1 will be routed on clock mesh
PHY-1001 : net phy1_rgmii_rx_clk_dup_1 will be routed on clock mesh
PHY-1001 : net frame_read_write_m0/read_buf/clkw will be routed on clock mesh
PHY-1001 : clock net u_ov5640_dri/u_i2c_dr/dri_clk_syn_4 will be merged with clock u_ov5640_dri/u_i2c_dr/dri_clk
PHY-1001 : clock net frame_read_write_m0/write_clk_syn_4 will be merged with clock frame_read_write_m0/write_clk
PHY-1001 : clock net cam_pclk_syn_4 will be merged with clock cam_pclk_dup_1
PHY-1001 : clock net sd_card_bmp_m0/bmp_read_m0/clk will be merged with clock sys_pll_m0/clk0_buf
PHY-1001 : clock net u_clk_gen/u_pll_0/clk0_out will be merged with clock u_clk_gen/u_pll_0/clk0_buf
PHY-1001 : clock net u_rx_fifo/wr_clk will be merged with clock u_temac/u1_rgmii_interface/rgmii_rxc
PHY-1001 : clock net u_rx_pll/clk0_out will be merged with clock u_rx_pll/clk0_buf
PHY-1001 : net u_sdram/u2_ram/SDRAM_CLK will be routed on clock mesh
PHY-1001 : net u_temac/gtx_clk will be routed on clock mesh
PHY-1001 : net u_temac/u1_rgmii_interface/rgmii_txc_ddr/clk will be routed on clock mesh
PHY-1001 : eco open net = 0
PHY-1001 : 234 feed throughs used by 173 nets
RUN-1001 : Import phy database
RUN-1001 : Import timing constraints
RUN-1001 : Import IO constraints
RUN-1001 : Import Inst constraints
RUN-1001 : Import ChipWatcher
RUN-1001 : Import design success TD_VERSION=6.2.168116 , DB_VERSION=46207
RUN-1003 : finish command "import_db C:/Users/Lenovo/Desktop/q3_q4/q3q4/q4_Runs/phy_1/q4_pr.db" in  3.406201s wall, 3.187500s user + 0.500000s system = 3.687500s CPU (108.3%)

RUN-1004 : used memory is 766 MB, reserved memory is 727 MB, peak memory is 840 MB
RUN-1002 : start command "commit_param -step design"
RUN-1001 : Print Global Property
RUN-1001 : --------------------------------------------------------
RUN-1001 :   Parameters   |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------
RUN-1001 :   enable_seed  |    off     |       off        |        
RUN-1001 :     message    |  standard  |     standard     |        
RUN-1001 :   qor_monitor  |     on     |        on        |        
RUN-1001 :   syn_ip_flow  |    off     |       off        |        
RUN-1001 :     thread     |    auto    |       auto       |        
RUN-1001 : --------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : ----------------------------------------------------------------
RUN-1001 :       Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : ----------------------------------------------------------------
RUN-1001 :   default_reg_initial  |    auto    |       auto       |        
RUN-1001 :    hdl_warning_level   |   normal   |      normal      |        
RUN-1001 : ----------------------------------------------------------------
HDL-1007 : analyze verilog file src/video_define.v
HDL-1007 : analyze verilog file src/sdram_r/sdram_para.v
HDL-1007 : analyze verilog file src/sdram/enc_file/global_def.v
HDL-1007 : analyze verilog file ../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/TEMAC_CORE/RTL/mac_core_aead6cd6dadd.v
HDL-1007 : analyze verilog file ../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v
HDL-5007 WARNING: column 1032 exceeds maximum value 1023 in ../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(30)
HDL-1007 : back to file '../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v' in ../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(86)
HDL-5007 WARNING: event expressions must result in a singular type in ../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(3001)
HDL-1007 : undeclared symbol '**', assumed default net type '**' in ../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(5050)
HDL-1007 : undeclared symbol '**', assumed default net type '**' in ../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(5458)
HDL-5007 WARNING: column 1035 exceeds maximum value 1023 in ../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(6001)
HDL-1007 : back to file '../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v' in ../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(260)
HDL-1007 : analyze verilog file ../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/TEMAC_CORE/TEMAC_CORE.v
HDL-1007 : analyze verilog file ../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/pll_gen.v
HDL-1007 : undeclared symbol 'pll_gen_open0', assumed default net type 'wire' in ../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/pll_gen.v(99)
HDL-1007 : undeclared symbol 'pll_gen_open8', assumed default net type 'wire' in ../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/pll_gen.v(105)
HDL-1007 : undeclared symbol 'pll_gen_open7', assumed default net type 'wire' in ../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/pll_gen.v(105)
HDL-1007 : undeclared symbol 'pll_gen_open6', assumed default net type 'wire' in ../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/pll_gen.v(105)
HDL-1007 : undeclared symbol 'pll_gen_open5', assumed default net type 'wire' in ../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/pll_gen.v(105)
HDL-1007 : undeclared symbol 'pll_gen_open4', assumed default net type 'wire' in ../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/pll_gen.v(105)
HDL-1007 : undeclared symbol 'pll_gen_open3', assumed default net type 'wire' in ../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/pll_gen.v(105)
HDL-1007 : undeclared symbol 'pll_gen_open2', assumed default net type 'wire' in ../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/pll_gen.v(105)
HDL-1007 : undeclared symbol 'pll_gen_open1', assumed default net type 'wire' in ../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/pll_gen.v(105)
HDL-1007 : analyze verilog file ../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/rx_pll.v
HDL-1007 : undeclared symbol 'open', assumed default net type 'wire' in ../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/rx_pll.v(78)
HDL-1007 : analyze verilog file ../../HXEG420_lab_ex/lab_ex_5_HX4S20_OV5640/al_ip/afifo_16_32_256.v
HDL-1007 : analyze verilog file ../../HXEG420_lab_ex/lab_ex_5_HX4S20_OV5640/al_ip/afifo_32_16_256.v
HDL-1007 : analyze verilog file ../../HXEG420_lab_ex/lab_ex_5_HX4S20_OV5640/al_ip/video_pll.v
HDL-1007 : undeclared symbol 'open', assumed default net type 'wire' in ../../HXEG420_lab_ex/lab_ex_5_HX4S20_OV5640/al_ip/video_pll.v(70)
HDL-1007 : analyze verilog file ../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/sys_pll.v
HDL-1007 : undeclared symbol 'open', assumed default net type 'wire' in ../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/sys_pll.v(77)
HDL-1007 : analyze verilog file src/color_bar.v
HDL-1007 : analyze included file src/video_define.v in src/color_bar.v(2)
HDL-1007 : back to file 'src/color_bar.v' in src/color_bar.v(2)
HDL-1007 : analyze verilog file src/frame_fifo_read.v
HDL-1007 : analyze verilog file src/frame_fifo_write.v
HDL-1007 : analyze verilog file src/video_timing_data.v
HDL-1007 : analyze verilog file src/sdram/enc_file/sdr_as_ram.enc.v
HDL-1007 : back to file 'src/sdram/enc_file/sdr_as_ram.enc.v' in src/sdram/enc_file/sdr_as_ram.enc.v(45)
HDL-1007 : analyze verilog file src/sdram/enc_file/sdr_wrrd.enc.v
HDL-5007 WARNING: concatenation with an unsized literal will be treated as 32 bits in src/sdram/enc_file/sdr_wrrd.enc.v(283)
HDL-1007 : back to file 'src/sdram/enc_file/sdr_wrrd.enc.v' in src/sdram/enc_file/sdr_wrrd.enc.v(19)
HDL-1007 : analyze verilog file src/sdram/sdram.v
HDL-1007 : analyze included file ./src/sdram/enc_file/global_def.v in src/sdram/sdram.v(10)
HDL-1007 : back to file 'src/sdram/sdram.v' in src/sdram/sdram.v(10)
HDL-1007 : undeclared symbol 'SDR_CKE', assumed default net type 'wire' in src/sdram/sdram.v(89)
HDL-1007 : analyze verilog file src/frame_read_write.v
HDL-1007 : analyze verilog file src/video_delay.v
HDL-1007 : analyze VHDL file src/hdmi/enc_file/DVITransmitter.enc.vhd
HDL-1007 : analyze entity dvitransmitter in src/hdmi/enc_file/DVITransmitter.enc.vhd(13)
HDL-1007 : analyze architecture ** in src/hdmi/enc_file/DVITransmitter.enc.vhd(2)
HDL-1007 : analyze VHDL file src/hdmi/enc_file/SerializerN_1_lvds.enc.vhd
HDL-1007 : analyze entity ** in src/hdmi/enc_file/SerializerN_1_lvds.enc.vhd(12)
HDL-1007 : analyze architecture ** in src/hdmi/enc_file/SerializerN_1_lvds.enc.vhd(25)
HDL-1007 : analyze VHDL file src/hdmi/enc_file/SerializerN_1_lvds_dat.enc.vhd
HDL-1007 : analyze entity ** in src/hdmi/enc_file/SerializerN_1_lvds_dat.enc.vhd(14)
HDL-1007 : analyze architecture ** in src/hdmi/enc_file/SerializerN_1_lvds_dat.enc.vhd(28)
HDL-1007 : analyze VHDL file src/hdmi/enc_file/TMDSEncoder.enc.vhd
HDL-1007 : analyze entity ** in src/hdmi/enc_file/TMDSEncoder.enc.vhd(13)
HDL-1007 : analyze architecture ** in src/hdmi/enc_file/TMDSEncoder.enc.vhd(24)
HDL-1007 : analyze verilog file src/hdmi/enc_file/video_tpg_1024768.enc.v
HDL-5007 WARNING: literal value ** truncated to fit in ** bits in src/hdmi/enc_file/video_tpg_1024768.enc.v(231)
HDL-1007 : back to file 'src/hdmi/enc_file/video_tpg_1024768.enc.v' in src/hdmi/enc_file/video_tpg_1024768.enc.v(1)
HDL-1007 : analyze verilog file src/hdmi/enc_file/video_tpg_1080p.enc.v
HDL-1007 : back to file 'src/hdmi/enc_file/video_tpg_1080p.enc.v' in src/hdmi/enc_file/video_tpg_1080p.enc.v(1)
HDL-1007 : analyze verilog file src/hdmi/enc_file/video_tpg_12801024p.enc.v
HDL-1007 : back to file 'src/hdmi/enc_file/video_tpg_12801024p.enc.v' in src/hdmi/enc_file/video_tpg_12801024p.enc.v(1)
HDL-1007 : analyze verilog file src/hdmi/enc_file/video_tpg_1280800.enc.v
HDL-5007 WARNING: literal value ** truncated to fit in ** bits in src/hdmi/enc_file/video_tpg_1280800.enc.v(233)
HDL-1007 : back to file 'src/hdmi/enc_file/video_tpg_1280800.enc.v' in src/hdmi/enc_file/video_tpg_1280800.enc.v(1)
HDL-1007 : analyze verilog file src/hdmi/enc_file/video_tpg_16801050p.enc.v
HDL-1007 : back to file 'src/hdmi/enc_file/video_tpg_16801050p.enc.v' in src/hdmi/enc_file/video_tpg_16801050p.enc.v(1)
HDL-1007 : analyze verilog file src/hdmi/enc_file/video_tpg_800600.enc.v
HDL-1007 : back to file 'src/hdmi/enc_file/video_tpg_800600.enc.v' in src/hdmi/enc_file/video_tpg_800600.enc.v(1)
HDL-1007 : analyze VHDL file src/hdmi/hdmi_tx.vhd
HDL-1007 : analyze entity hdmi_tx in src/hdmi/hdmi_tx.vhd(11)
HDL-1007 : analyze architecture behavioral in src/hdmi/hdmi_tx.vhd(33)
HDL-1007 : analyze verilog file src/sdram/enc_file/sdr_init_ref.enc.v
HDL-1007 : analyze included file ./src/sdram/enc_file/global_def.v in src/sdram/enc_file/sdr_init_ref.enc.v(11)
HDL-1007 : back to file 'src/sdram/enc_file/sdr_init_ref.enc.v' in src/sdram/enc_file/sdr_init_ref.enc.v(11)
HDL-1007 : undeclared symbol '**', assumed default net type '**' in src/sdram/enc_file/sdr_init_ref.enc.v(57)
HDL-1007 : back to file 'src/sdram/enc_file/sdr_init_ref.enc.v' in src/sdram/enc_file/sdr_init_ref.enc.v(149)
HDL-5007 WARNING: concatenation with an unsized literal will be treated as 32 bits in src/sdram/enc_file/sdr_init_ref.enc.v(47)
HDL-1007 : analyze verilog file src/ov5640/cmos_capture_data.v
HDL-1007 : analyze verilog file src/ov5640/i2c_dri.v
HDL-1007 : analyze verilog file src/ov5640/i2c_ov5640_rgb565_cfg.v
HDL-1007 : analyze verilog file src/ov5640/ov5640_dri.v
HDL-1007 : analyze verilog file src/ov5640/ov5640_delay.v
HDL-1007 : analyze verilog file import/udp_cam_ctrl.v
HDL-1007 : analyze verilog file import/clk_gen_rst_gen.v
HDL-1007 : analyze verilog file import/div_clk_gen.v
HDL-1007 : analyze verilog file import/IDDR.v
HDL-1007 : analyze verilog file import/ODDR.v
HDL-1007 : analyze verilog file import/RAMB16_S9_S9.v
HDL-1007 : undeclared symbol 'open', assumed default net type 'wire' in import/RAMB16_S9_S9.v(109)
HDL-1007 : analyze verilog file import/rgmii_interface.v
HDL-1007 : analyze verilog file import/rx_client_fifo.v
HDL-5370 WARNING: parameter 'WAIT_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in import/rx_client_fifo.v(49)
HDL-5370 WARNING: parameter 'QUEUE1_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in import/rx_client_fifo.v(50)
HDL-5370 WARNING: parameter 'QUEUE2_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in import/rx_client_fifo.v(51)
HDL-5370 WARNING: parameter 'QUEUE3_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in import/rx_client_fifo.v(52)
HDL-5370 WARNING: parameter 'QUEUE_SOF_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in import/rx_client_fifo.v(53)
HDL-5370 WARNING: parameter 'SOF_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in import/rx_client_fifo.v(54)
HDL-5370 WARNING: parameter 'DATA_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in import/rx_client_fifo.v(55)
HDL-5370 WARNING: parameter 'EOF_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in import/rx_client_fifo.v(56)
HDL-5370 WARNING: parameter 'IDLE_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in import/rx_client_fifo.v(62)
HDL-5370 WARNING: parameter 'FRAME_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in import/rx_client_fifo.v(63)
HDL-5370 Similar messages will be suppressed.
HDL-1007 : analyze verilog file import/temac_block.v
HDL-1007 : analyze verilog file import/temac_clk_gen.v
HDL-1007 : analyze verilog file import/tx_client_fifo.v
HDL-5370 WARNING: parameter 'IDLE_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in import/tx_client_fifo.v(53)
HDL-5370 WARNING: parameter 'QUEUE1_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in import/tx_client_fifo.v(54)
HDL-5370 WARNING: parameter 'QUEUE2_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in import/tx_client_fifo.v(55)
HDL-5370 WARNING: parameter 'QUEUE3_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in import/tx_client_fifo.v(56)
HDL-5370 WARNING: parameter 'QUEUE_ACK_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in import/tx_client_fifo.v(57)
HDL-5370 WARNING: parameter 'WAIT_ACK_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in import/tx_client_fifo.v(58)
HDL-5370 WARNING: parameter 'FRAME_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in import/tx_client_fifo.v(59)
HDL-5370 WARNING: parameter 'DROP_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in import/tx_client_fifo.v(60)
HDL-5370 WARNING: parameter 'RETRANSMIT_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in import/tx_client_fifo.v(61)
HDL-5370 WARNING: parameter 'WAIT_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in import/tx_client_fifo.v(67)
HDL-5370 Similar messages will be suppressed.
HDL-1007 : analyze verilog file import/tx_clk_en_gen.v
HDL-1007 : analyze verilog file import/udp_data_tpg.v
HDL-1007 : analyze verilog file import/udp_ip_protocol_stack_merge.enc.v
HDL-1007 : back to file 'import/udp_ip_protocol_stack_merge.enc.v' in import/udp_ip_protocol_stack_merge.enc.v(56)
HDL-1007 : undeclared symbol '**', assumed default net type '**' in import/udp_ip_protocol_stack_merge.enc.v(2638)
HDL-1007 : back to file 'import/udp_ip_protocol_stack_merge.enc.v' in import/udp_ip_protocol_stack_merge.enc.v(420)
HDL-1007 : analyze verilog file import/udp_loopback.v
HDL-1007 : analyze verilog file ../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/src/ax_debounce.v
HDL-1007 : analyze verilog file ../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/src/bmp_read.v
HDL-1007 : analyze verilog file ../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/src/sd_card_bmp.v
HDL-1007 : analyze verilog file ../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/src/seg_decoder.v
HDL-1007 : analyze verilog file ../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/src/seg_scan.v
HDL-1007 : analyze verilog file import/sd_card_cmd.v
HDL-1007 : analyze verilog file import/sd_card_sec_read_write.v
HDL-1007 : analyze verilog file import/sd_card_top.v
HDL-1007 : analyze verilog file import/spi_master.v
HDL-1007 : analyze verilog file ../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/afifo_16_32_256.v
HDL-7201 CRITICAL-WARNING: overwrite current module 'wfifo_32_32_512' in ../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/afifo_16_32_256.v(13)
HDL-7307 CRITICAL-WARNING: previous definition of design element module 'wfifo_32_32_512' is here. This is because multiple modules(values) with the same name are defined. Please consider rewriting code in ../../HXEG420_lab_ex/lab_ex_5_HX4S20_OV5640/al_ip/afifo_16_32_256.v(13)
HDL-7201 CRITICAL-WARNING: overwrite current module 'fifo_cross_domain_addr_process_al_wfifo_32_32_512' in ../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/afifo_16_32_256.v(250)
HDL-7307 CRITICAL-WARNING: previous definition of design element module 'fifo_cross_domain_addr_process_al_wfifo_32_32_512' is here. This is because multiple modules(values) with the same name are defined. Please consider rewriting code in ../../HXEG420_lab_ex/lab_ex_5_HX4S20_OV5640/al_ip/afifo_16_32_256.v(250)
HDL-7201 CRITICAL-WARNING: overwrite current module 'ram_infer_wfifo_32_32_512' in ../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/afifo_16_32_256.v(333)
HDL-7307 CRITICAL-WARNING: previous definition of design element module 'ram_infer_wfifo_32_32_512' is here. This is because multiple modules(values) with the same name are defined. Please consider rewriting code in ../../HXEG420_lab_ex/lab_ex_5_HX4S20_OV5640/al_ip/afifo_16_32_256.v(333)
HDL-1007 : analyze verilog file ../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/afifo_16_256.v
HDL-1007 : analyze verilog file ../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/afifo_16_256_sim.v
HDL-1007 : undeclared symbol 'open_n51', assumed default net type 'wire' in ../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/afifo_16_256_sim.v(1387)
HDL-1007 : undeclared symbol 'open_n52', assumed default net type 'wire' in ../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/afifo_16_256_sim.v(1387)
HDL-1007 : undeclared symbol 'open_n53', assumed default net type 'wire' in ../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/afifo_16_256_sim.v(1389)
HDL-1007 : undeclared symbol 'open_n54', assumed default net type 'wire' in ../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/afifo_16_256_sim.v(1389)
HDL-1007 : undeclared symbol 'open_n59', assumed default net type 'wire' in ../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/afifo_16_256_sim.v(1393)
HDL-1007 : undeclared symbol 'open_n60', assumed default net type 'wire' in ../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/afifo_16_256_sim.v(1393)
HDL-1007 : undeclared symbol 'open_n63', assumed default net type 'wire' in ../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/afifo_16_256_sim.v(1434)
HDL-1007 : undeclared symbol 'open_n64', assumed default net type 'wire' in ../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/afifo_16_256_sim.v(1497)
HDL-1007 : undeclared symbol 'open_n67', assumed default net type 'wire' in ../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/afifo_16_256_sim.v(1502)
HDL-1007 : undeclared symbol 'open_n68', assumed default net type 'wire' in ../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/afifo_16_256_sim.v(1565)
HDL-1007 : analyze verilog file ../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/afifo_32_16_256.v
HDL-7201 CRITICAL-WARNING: overwrite current module 'rfifo_32_32_512' in ../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/afifo_32_16_256.v(13)
HDL-7307 CRITICAL-WARNING: previous definition of design element module 'rfifo_32_32_512' is here. This is because multiple modules(values) with the same name are defined. Please consider rewriting code in ../../HXEG420_lab_ex/lab_ex_5_HX4S20_OV5640/al_ip/afifo_32_16_256.v(13)
HDL-7201 CRITICAL-WARNING: overwrite current module 'fifo_cross_domain_addr_process_al_rfifo_32_32_512' in ../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/afifo_32_16_256.v(250)
HDL-7307 CRITICAL-WARNING: previous definition of design element module 'fifo_cross_domain_addr_process_al_rfifo_32_32_512' is here. This is because multiple modules(values) with the same name are defined. Please consider rewriting code in ../../HXEG420_lab_ex/lab_ex_5_HX4S20_OV5640/al_ip/afifo_32_16_256.v(250)
HDL-7201 CRITICAL-WARNING: overwrite current module 'ram_infer_rfifo_32_32_512' in ../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/afifo_32_16_256.v(333)
HDL-7307 CRITICAL-WARNING: previous definition of design element module 'ram_infer_rfifo_32_32_512' is here. This is because multiple modules(values) with the same name are defined. Please consider rewriting code in ../../HXEG420_lab_ex/lab_ex_5_HX4S20_OV5640/al_ip/afifo_32_16_256.v(333)
HDL-1007 : analyze verilog file ../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/video_pll.v
HDL-1007 : undeclared symbol 'open', assumed default net type 'wire' in ../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/video_pll.v(70)
HDL-7201 CRITICAL-WARNING: overwrite current module 'video_pll' in ../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/video_pll.v(23)
HDL-7307 CRITICAL-WARNING: previous definition of design element module 'video_pll' is here. This is because multiple modules(values) with the same name are defined. Please consider rewriting code in ../../HXEG420_lab_ex/lab_ex_5_HX4S20_OV5640/al_ip/video_pll.v(23)
HDL-1007 : analyze verilog file import/cmos_capture_data.v
HDL-7201 CRITICAL-WARNING: overwrite current module 'cmos_capture_data' in import/cmos_capture_data.v(23)
HDL-7307 CRITICAL-WARNING: previous definition of design element module 'cmos_capture_data' is here. This is because multiple modules(values) with the same name are defined. Please consider rewriting code in src/ov5640/cmos_capture_data.v(23)
HDL-1007 : analyze verilog file import/i2c_dri.v
HDL-7201 CRITICAL-WARNING: overwrite current module 'i2c_dri' in import/i2c_dri.v(24)
HDL-7307 CRITICAL-WARNING: previous definition of design element module 'i2c_dri' is here. This is because multiple modules(values) with the same name are defined. Please consider rewriting code in src/ov5640/i2c_dri.v(24)
HDL-1007 : analyze verilog file import/i2c_ov5640_rgb565_cfg.v
HDL-7201 CRITICAL-WARNING: overwrite current module 'i2c_ov5640_rgb565_cfg' in import/i2c_ov5640_rgb565_cfg.v(24)
HDL-7307 CRITICAL-WARNING: previous definition of design element module 'i2c_ov5640_rgb565_cfg' is here. This is because multiple modules(values) with the same name are defined. Please consider rewriting code in src/ov5640/i2c_ov5640_rgb565_cfg.v(24)
HDL-1007 : analyze verilog file import/ov5640_delay.v
HDL-7201 CRITICAL-WARNING: overwrite current module 'ov5640_delay' in import/ov5640_delay.v(1)
HDL-7307 CRITICAL-WARNING: previous definition of design element module 'ov5640_delay' is here. This is because multiple modules(values) with the same name are defined. Please consider rewriting code in src/ov5640/ov5640_delay.v(1)
HDL-1007 : analyze verilog file import/ov5640_dri.v
HDL-7201 CRITICAL-WARNING: overwrite current module 'ov5640_dri' in import/ov5640_dri.v(24)
HDL-7307 CRITICAL-WARNING: previous definition of design element module 'ov5640_dri' is here. This is because multiple modules(values) with the same name are defined. Please consider rewriting code in src/ov5640/ov5640_dri.v(24)
HDL-1007 : analyze verilog file import/emboss_process.v
HDL-7201 CRITICAL-WARNING: overwrite current module 'emboss_process' in import/emboss_process.v(5)
HDL-7307 CRITICAL-WARNING: previous definition of design element module 'emboss_process' is here. This is because multiple modules(values) with the same name are defined. Please consider rewriting code in import/udp_cam_ctrl.v(653)
HDL-1007 : analyze verilog file import/line_buffer.v
HDL-7201 CRITICAL-WARNING: overwrite current module 'line_buffer' in import/line_buffer.v(5)
HDL-7307 CRITICAL-WARNING: previous definition of design element module 'line_buffer' is here. This is because multiple modules(values) with the same name are defined. Please consider rewriting code in import/udp_cam_ctrl.v(670)
HDL-1007 : analyze verilog file import/morphology_process.v
HDL-1007 : analyze verilog file import/sobel_process.v
HDL-7201 CRITICAL-WARNING: overwrite current module 'sobel_process' in import/sobel_process.v(7)
HDL-7307 CRITICAL-WARNING: previous definition of design element module 'sobel_process' is here. This is because multiple modules(values) with the same name are defined. Please consider rewriting code in import/udp_cam_ctrl.v(639)
HDL-1007 : analyze verilog file top_dual_udp.v
HDL-5333 WARNING: data object 'video_read_req' is already declared in top_dual_udp.v(401)
HDL-1007 : previous declaration of 'video_read_req' is from here in top_dual_udp.v(333)
HDL-5007 WARNING: second declaration of 'video_read_req' is ignored in top_dual_udp.v(401)
HDL-5333 WARNING: data object 'video_read_req_ack' is already declared in top_dual_udp.v(402)
HDL-1007 : previous declaration of 'video_read_req_ack' is from here in top_dual_udp.v(334)
HDL-5007 WARNING: second declaration of 'video_read_req_ack' is ignored in top_dual_udp.v(402)
HDL-5333 WARNING: data object 'video_read_en' is already declared in top_dual_udp.v(403)
HDL-1007 : previous declaration of 'video_read_en' is from here in top_dual_udp.v(335)
HDL-5007 WARNING: second declaration of 'video_read_en' is ignored in top_dual_udp.v(403)
HDL-5333 WARNING: data object 'video_read_data' is already declared in top_dual_udp.v(404)
HDL-1007 : previous declaration of 'video_read_data' is from here in top_dual_udp.v(336)
HDL-5007 WARNING: second declaration of 'video_read_data' is ignored in top_dual_udp.v(404)
HDL-1007 : undeclared symbol 'udp_tx_ready', assumed default net type 'wire' in top_dual_udp.v(427)
HDL-1007 : undeclared symbol 'app_tx_ack', assumed default net type 'wire' in top_dual_udp.v(428)
HDL-1007 : undeclared symbol 'app_tx_data_request', assumed default net type 'wire' in top_dual_udp.v(452)
HDL-1007 : undeclared symbol 'app_tx_data_valid', assumed default net type 'wire' in top_dual_udp.v(453)
HDL-1007 : undeclared symbol 'app_tx_data', assumed default net type 'wire' in top_dual_udp.v(454)
HDL-1007 : undeclared symbol 'udp_data_length', assumed default net type 'wire' in top_dual_udp.v(455)
HDL-7225 CRITICAL-WARNING: 'udp_tx_ready' is already implicitly declared on line 427 in top_dual_udp.v(460)
HDL-7225 CRITICAL-WARNING: 'app_tx_ack' is already implicitly declared on line 428 in top_dual_udp.v(461)
HDL-7225 CRITICAL-WARNING: 'app_tx_data_request' is already implicitly declared on line 452 in top_dual_udp.v(462)
HDL-7225 CRITICAL-WARNING: 'app_tx_data_valid' is already implicitly declared on line 453 in top_dual_udp.v(463)
HDL-7225 CRITICAL-WARNING: 'app_tx_data' is already implicitly declared on line 454 in top_dual_udp.v(464)
HDL-7225 CRITICAL-WARNING: 'udp_data_length' is already implicitly declared on line 455 in top_dual_udp.v(465)
HDL-1007 : analyze verilog file udp_cam_ctrl_tf.v
PRJ-1412 : reset_run syn_1 phy_1.
PRJ-1409 : launch_runs syn_1 phy_1  -jobs 6.
PRJ-1410 : Run syn_1 success.
PRJ-1410 : Run phy_1 success.
RUN-1002 : start command "save_best_bits"
PRJ-1424 : The implemented result of phy_1 is saved as best result.
RUN-1002 : start command "import_db C:/Users/Lenovo/Desktop/q3_q4/q3q4/q4_Runs/phy_1/q4_pr.db"
RUN-1001 : Importing database generated by Tang Dynasty, V6.2.168116.
RUN-1001 : Database version number 46207
RUN-1001 : Import flow parameters
RUN-1001 : Import netlist
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : End build routing graph; 0.456154s wall, 0.453125s user + 0.031250s system = 0.484375s CPU (106.2%)

PHY-1001 : Build lut bridge;  0.054477s wall, 0.046875s user + 0.031250s system = 0.078125s CPU (143.4%)

PHY-1001 : Generate nets ...
PHY-1001 : net clk_dup_1 will be routed on clock mesh
PHY-1001 : net phy1_rgmii_rx_clk_dup_1 will be routed on clock mesh
PHY-1001 : net frame_read_write_m0/read_buf/clkw will be routed on clock mesh
PHY-1001 : clock net u_ov5640_dri/u_i2c_dr/dri_clk_syn_4 will be merged with clock u_ov5640_dri/u_i2c_dr/dri_clk
PHY-1001 : clock net frame_read_write_m0/write_clk_syn_4 will be merged with clock frame_read_write_m0/write_clk
PHY-1001 : clock net cam_pclk_syn_4 will be merged with clock cam_pclk_dup_1
PHY-1001 : clock net sd_card_bmp_m0/bmp_read_m0/clk will be merged with clock sys_pll_m0/clk0_buf
PHY-1001 : clock net u_clk_gen/u_pll_0/clk0_out will be merged with clock u_clk_gen/u_pll_0/clk0_buf
PHY-1001 : clock net u_rx_fifo/wr_clk will be merged with clock u_temac/u1_rgmii_interface/rgmii_rxc
PHY-1001 : clock net u_rx_pll/clk0_out will be merged with clock u_rx_pll/clk0_buf
PHY-1001 : net u_sdram/u2_ram/SDRAM_CLK will be routed on clock mesh
PHY-1001 : net u_temac/gtx_clk will be routed on clock mesh
PHY-1001 : net u_temac/u1_rgmii_interface/rgmii_txc_ddr/clk will be routed on clock mesh
PHY-1001 : eco open net = 0
PHY-1001 : 263 feed throughs used by 185 nets
RUN-1001 : Import phy database
RUN-1001 : Import timing constraints
RUN-1001 : Import IO constraints
RUN-1001 : Import Inst constraints
RUN-1001 : Import ChipWatcher
RUN-1001 : Import design success TD_VERSION=6.2.168116 , DB_VERSION=46207
RUN-1003 : finish command "import_db C:/Users/Lenovo/Desktop/q3_q4/q3q4/q4_Runs/phy_1/q4_pr.db" in  3.450888s wall, 3.234375s user + 0.500000s system = 3.734375s CPU (108.2%)

RUN-1004 : used memory is 773 MB, reserved memory is 734 MB, peak memory is 845 MB
RUN-1002 : start command "commit_param -step design"
RUN-1001 : Print Global Property
RUN-1001 : --------------------------------------------------------
RUN-1001 :   Parameters   |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------
RUN-1001 :   enable_seed  |    off     |       off        |        
RUN-1001 :     message    |  standard  |     standard     |        
RUN-1001 :   qor_monitor  |     on     |        on        |        
RUN-1001 :   syn_ip_flow  |    off     |       off        |        
RUN-1001 :     thread     |    auto    |       auto       |        
RUN-1001 : --------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : ----------------------------------------------------------------
RUN-1001 :       Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : ----------------------------------------------------------------
RUN-1001 :   default_reg_initial  |    auto    |       auto       |        
RUN-1001 :    hdl_warning_level   |   normal   |      normal      |        
RUN-1001 : ----------------------------------------------------------------
HDL-1007 : analyze verilog file src/video_define.v
HDL-1007 : analyze verilog file src/sdram_r/sdram_para.v
HDL-1007 : analyze verilog file src/sdram/enc_file/global_def.v
HDL-1007 : analyze verilog file ../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/TEMAC_CORE/RTL/mac_core_aead6cd6dadd.v
HDL-1007 : analyze verilog file ../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v
HDL-5007 WARNING: column 1032 exceeds maximum value 1023 in ../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(30)
HDL-1007 : back to file '../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v' in ../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(86)
HDL-5007 WARNING: event expressions must result in a singular type in ../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(3001)
HDL-1007 : undeclared symbol '**', assumed default net type '**' in ../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(5050)
HDL-1007 : undeclared symbol '**', assumed default net type '**' in ../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(5458)
HDL-5007 WARNING: column 1035 exceeds maximum value 1023 in ../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(6001)
HDL-1007 : back to file '../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v' in ../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(260)
HDL-1007 : analyze verilog file ../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/TEMAC_CORE/TEMAC_CORE.v
HDL-1007 : analyze verilog file ../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/pll_gen.v
HDL-1007 : undeclared symbol 'pll_gen_open0', assumed default net type 'wire' in ../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/pll_gen.v(99)
HDL-1007 : undeclared symbol 'pll_gen_open8', assumed default net type 'wire' in ../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/pll_gen.v(105)
HDL-1007 : undeclared symbol 'pll_gen_open7', assumed default net type 'wire' in ../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/pll_gen.v(105)
HDL-1007 : undeclared symbol 'pll_gen_open6', assumed default net type 'wire' in ../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/pll_gen.v(105)
HDL-1007 : undeclared symbol 'pll_gen_open5', assumed default net type 'wire' in ../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/pll_gen.v(105)
HDL-1007 : undeclared symbol 'pll_gen_open4', assumed default net type 'wire' in ../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/pll_gen.v(105)
HDL-1007 : undeclared symbol 'pll_gen_open3', assumed default net type 'wire' in ../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/pll_gen.v(105)
HDL-1007 : undeclared symbol 'pll_gen_open2', assumed default net type 'wire' in ../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/pll_gen.v(105)
HDL-1007 : undeclared symbol 'pll_gen_open1', assumed default net type 'wire' in ../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/pll_gen.v(105)
HDL-1007 : analyze verilog file ../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/rx_pll.v
HDL-1007 : undeclared symbol 'open', assumed default net type 'wire' in ../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/rx_pll.v(78)
HDL-1007 : analyze verilog file ../../HXEG420_lab_ex/lab_ex_5_HX4S20_OV5640/al_ip/afifo_16_32_256.v
HDL-1007 : analyze verilog file ../../HXEG420_lab_ex/lab_ex_5_HX4S20_OV5640/al_ip/afifo_32_16_256.v
HDL-1007 : analyze verilog file ../../HXEG420_lab_ex/lab_ex_5_HX4S20_OV5640/al_ip/video_pll.v
HDL-1007 : undeclared symbol 'open', assumed default net type 'wire' in ../../HXEG420_lab_ex/lab_ex_5_HX4S20_OV5640/al_ip/video_pll.v(70)
HDL-1007 : analyze verilog file ../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/sys_pll.v
HDL-1007 : undeclared symbol 'open', assumed default net type 'wire' in ../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/sys_pll.v(77)
HDL-1007 : analyze verilog file src/color_bar.v
HDL-1007 : analyze included file src/video_define.v in src/color_bar.v(2)
HDL-1007 : back to file 'src/color_bar.v' in src/color_bar.v(2)
HDL-1007 : analyze verilog file src/frame_fifo_read.v
HDL-1007 : analyze verilog file src/frame_fifo_write.v
HDL-1007 : analyze verilog file src/video_timing_data.v
HDL-1007 : analyze verilog file src/sdram/enc_file/sdr_as_ram.enc.v
HDL-1007 : back to file 'src/sdram/enc_file/sdr_as_ram.enc.v' in src/sdram/enc_file/sdr_as_ram.enc.v(45)
HDL-1007 : analyze verilog file src/sdram/enc_file/sdr_wrrd.enc.v
HDL-5007 WARNING: concatenation with an unsized literal will be treated as 32 bits in src/sdram/enc_file/sdr_wrrd.enc.v(283)
HDL-1007 : back to file 'src/sdram/enc_file/sdr_wrrd.enc.v' in src/sdram/enc_file/sdr_wrrd.enc.v(19)
HDL-1007 : analyze verilog file src/sdram/sdram.v
HDL-1007 : analyze included file ./src/sdram/enc_file/global_def.v in src/sdram/sdram.v(10)
HDL-1007 : back to file 'src/sdram/sdram.v' in src/sdram/sdram.v(10)
HDL-1007 : undeclared symbol 'SDR_CKE', assumed default net type 'wire' in src/sdram/sdram.v(89)
HDL-1007 : analyze verilog file src/frame_read_write.v
HDL-1007 : analyze verilog file src/video_delay.v
HDL-1007 : analyze VHDL file src/hdmi/enc_file/DVITransmitter.enc.vhd
HDL-1007 : analyze entity dvitransmitter in src/hdmi/enc_file/DVITransmitter.enc.vhd(13)
HDL-1007 : analyze architecture ** in src/hdmi/enc_file/DVITransmitter.enc.vhd(2)
HDL-1007 : analyze VHDL file src/hdmi/enc_file/SerializerN_1_lvds.enc.vhd
HDL-1007 : analyze entity ** in src/hdmi/enc_file/SerializerN_1_lvds.enc.vhd(12)
HDL-1007 : analyze architecture ** in src/hdmi/enc_file/SerializerN_1_lvds.enc.vhd(25)
HDL-1007 : analyze VHDL file src/hdmi/enc_file/SerializerN_1_lvds_dat.enc.vhd
HDL-1007 : analyze entity ** in src/hdmi/enc_file/SerializerN_1_lvds_dat.enc.vhd(14)
HDL-1007 : analyze architecture ** in src/hdmi/enc_file/SerializerN_1_lvds_dat.enc.vhd(28)
HDL-1007 : analyze VHDL file src/hdmi/enc_file/TMDSEncoder.enc.vhd
HDL-1007 : analyze entity ** in src/hdmi/enc_file/TMDSEncoder.enc.vhd(13)
HDL-1007 : analyze architecture ** in src/hdmi/enc_file/TMDSEncoder.enc.vhd(24)
HDL-1007 : analyze verilog file src/hdmi/enc_file/video_tpg_1024768.enc.v
HDL-5007 WARNING: literal value ** truncated to fit in ** bits in src/hdmi/enc_file/video_tpg_1024768.enc.v(231)
HDL-1007 : back to file 'src/hdmi/enc_file/video_tpg_1024768.enc.v' in src/hdmi/enc_file/video_tpg_1024768.enc.v(1)
HDL-1007 : analyze verilog file src/hdmi/enc_file/video_tpg_1080p.enc.v
HDL-1007 : back to file 'src/hdmi/enc_file/video_tpg_1080p.enc.v' in src/hdmi/enc_file/video_tpg_1080p.enc.v(1)
HDL-1007 : analyze verilog file src/hdmi/enc_file/video_tpg_12801024p.enc.v
HDL-1007 : back to file 'src/hdmi/enc_file/video_tpg_12801024p.enc.v' in src/hdmi/enc_file/video_tpg_12801024p.enc.v(1)
HDL-1007 : analyze verilog file src/hdmi/enc_file/video_tpg_1280800.enc.v
HDL-5007 WARNING: literal value ** truncated to fit in ** bits in src/hdmi/enc_file/video_tpg_1280800.enc.v(233)
HDL-1007 : back to file 'src/hdmi/enc_file/video_tpg_1280800.enc.v' in src/hdmi/enc_file/video_tpg_1280800.enc.v(1)
HDL-1007 : analyze verilog file src/hdmi/enc_file/video_tpg_16801050p.enc.v
HDL-1007 : back to file 'src/hdmi/enc_file/video_tpg_16801050p.enc.v' in src/hdmi/enc_file/video_tpg_16801050p.enc.v(1)
HDL-1007 : analyze verilog file src/hdmi/enc_file/video_tpg_800600.enc.v
HDL-1007 : back to file 'src/hdmi/enc_file/video_tpg_800600.enc.v' in src/hdmi/enc_file/video_tpg_800600.enc.v(1)
HDL-1007 : analyze VHDL file src/hdmi/hdmi_tx.vhd
HDL-1007 : analyze entity hdmi_tx in src/hdmi/hdmi_tx.vhd(11)
HDL-1007 : analyze architecture behavioral in src/hdmi/hdmi_tx.vhd(33)
HDL-1007 : analyze verilog file src/sdram/enc_file/sdr_init_ref.enc.v
HDL-1007 : analyze included file ./src/sdram/enc_file/global_def.v in src/sdram/enc_file/sdr_init_ref.enc.v(11)
HDL-1007 : back to file 'src/sdram/enc_file/sdr_init_ref.enc.v' in src/sdram/enc_file/sdr_init_ref.enc.v(11)
HDL-1007 : undeclared symbol '**', assumed default net type '**' in src/sdram/enc_file/sdr_init_ref.enc.v(57)
HDL-1007 : back to file 'src/sdram/enc_file/sdr_init_ref.enc.v' in src/sdram/enc_file/sdr_init_ref.enc.v(149)
HDL-5007 WARNING: concatenation with an unsized literal will be treated as 32 bits in src/sdram/enc_file/sdr_init_ref.enc.v(47)
HDL-1007 : analyze verilog file src/ov5640/cmos_capture_data.v
HDL-1007 : analyze verilog file src/ov5640/i2c_dri.v
HDL-1007 : analyze verilog file src/ov5640/i2c_ov5640_rgb565_cfg.v
HDL-1007 : analyze verilog file src/ov5640/ov5640_dri.v
HDL-1007 : analyze verilog file src/ov5640/ov5640_delay.v
HDL-1007 : analyze verilog file import/udp_cam_ctrl.v
HDL-1007 : analyze verilog file import/clk_gen_rst_gen.v
HDL-1007 : analyze verilog file import/div_clk_gen.v
HDL-1007 : analyze verilog file import/IDDR.v
HDL-1007 : analyze verilog file import/ODDR.v
HDL-1007 : analyze verilog file import/RAMB16_S9_S9.v
HDL-1007 : undeclared symbol 'open', assumed default net type 'wire' in import/RAMB16_S9_S9.v(109)
HDL-1007 : analyze verilog file import/rgmii_interface.v
HDL-1007 : analyze verilog file import/rx_client_fifo.v
HDL-5370 WARNING: parameter 'WAIT_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in import/rx_client_fifo.v(49)
HDL-5370 WARNING: parameter 'QUEUE1_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in import/rx_client_fifo.v(50)
HDL-5370 WARNING: parameter 'QUEUE2_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in import/rx_client_fifo.v(51)
HDL-5370 WARNING: parameter 'QUEUE3_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in import/rx_client_fifo.v(52)
HDL-5370 WARNING: parameter 'QUEUE_SOF_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in import/rx_client_fifo.v(53)
HDL-5370 WARNING: parameter 'SOF_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in import/rx_client_fifo.v(54)
HDL-5370 WARNING: parameter 'DATA_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in import/rx_client_fifo.v(55)
HDL-5370 WARNING: parameter 'EOF_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in import/rx_client_fifo.v(56)
HDL-5370 WARNING: parameter 'IDLE_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in import/rx_client_fifo.v(62)
HDL-5370 WARNING: parameter 'FRAME_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in import/rx_client_fifo.v(63)
HDL-5370 Similar messages will be suppressed.
HDL-1007 : analyze verilog file import/temac_block.v
HDL-1007 : analyze verilog file import/temac_clk_gen.v
HDL-1007 : analyze verilog file import/tx_client_fifo.v
HDL-5370 WARNING: parameter 'IDLE_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in import/tx_client_fifo.v(53)
HDL-5370 WARNING: parameter 'QUEUE1_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in import/tx_client_fifo.v(54)
HDL-5370 WARNING: parameter 'QUEUE2_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in import/tx_client_fifo.v(55)
HDL-5370 WARNING: parameter 'QUEUE3_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in import/tx_client_fifo.v(56)
HDL-5370 WARNING: parameter 'QUEUE_ACK_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in import/tx_client_fifo.v(57)
HDL-5370 WARNING: parameter 'WAIT_ACK_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in import/tx_client_fifo.v(58)
HDL-5370 WARNING: parameter 'FRAME_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in import/tx_client_fifo.v(59)
HDL-5370 WARNING: parameter 'DROP_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in import/tx_client_fifo.v(60)
HDL-5370 WARNING: parameter 'RETRANSMIT_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in import/tx_client_fifo.v(61)
HDL-5370 WARNING: parameter 'WAIT_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in import/tx_client_fifo.v(67)
HDL-5370 Similar messages will be suppressed.
HDL-1007 : analyze verilog file import/tx_clk_en_gen.v
HDL-1007 : analyze verilog file import/udp_data_tpg.v
HDL-1007 : analyze verilog file import/udp_ip_protocol_stack_merge.enc.v
HDL-1007 : back to file 'import/udp_ip_protocol_stack_merge.enc.v' in import/udp_ip_protocol_stack_merge.enc.v(56)
HDL-1007 : undeclared symbol '**', assumed default net type '**' in import/udp_ip_protocol_stack_merge.enc.v(2638)
HDL-1007 : back to file 'import/udp_ip_protocol_stack_merge.enc.v' in import/udp_ip_protocol_stack_merge.enc.v(420)
HDL-1007 : analyze verilog file import/udp_loopback.v
HDL-1007 : analyze verilog file ../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/src/ax_debounce.v
HDL-1007 : analyze verilog file ../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/src/bmp_read.v
HDL-1007 : analyze verilog file ../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/src/sd_card_bmp.v
HDL-1007 : analyze verilog file ../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/src/seg_decoder.v
HDL-1007 : analyze verilog file ../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/src/seg_scan.v
HDL-1007 : analyze verilog file import/sd_card_cmd.v
HDL-1007 : analyze verilog file import/sd_card_sec_read_write.v
HDL-1007 : analyze verilog file import/sd_card_top.v
HDL-1007 : analyze verilog file import/spi_master.v
HDL-1007 : analyze verilog file ../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/afifo_16_32_256.v
HDL-7201 CRITICAL-WARNING: overwrite current module 'wfifo_32_32_512' in ../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/afifo_16_32_256.v(13)
HDL-7307 CRITICAL-WARNING: previous definition of design element module 'wfifo_32_32_512' is here. This is because multiple modules(values) with the same name are defined. Please consider rewriting code in ../../HXEG420_lab_ex/lab_ex_5_HX4S20_OV5640/al_ip/afifo_16_32_256.v(13)
HDL-7201 CRITICAL-WARNING: overwrite current module 'fifo_cross_domain_addr_process_al_wfifo_32_32_512' in ../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/afifo_16_32_256.v(250)
HDL-7307 CRITICAL-WARNING: previous definition of design element module 'fifo_cross_domain_addr_process_al_wfifo_32_32_512' is here. This is because multiple modules(values) with the same name are defined. Please consider rewriting code in ../../HXEG420_lab_ex/lab_ex_5_HX4S20_OV5640/al_ip/afifo_16_32_256.v(250)
HDL-7201 CRITICAL-WARNING: overwrite current module 'ram_infer_wfifo_32_32_512' in ../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/afifo_16_32_256.v(333)
HDL-7307 CRITICAL-WARNING: previous definition of design element module 'ram_infer_wfifo_32_32_512' is here. This is because multiple modules(values) with the same name are defined. Please consider rewriting code in ../../HXEG420_lab_ex/lab_ex_5_HX4S20_OV5640/al_ip/afifo_16_32_256.v(333)
HDL-1007 : analyze verilog file ../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/afifo_16_256.v
HDL-1007 : analyze verilog file ../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/afifo_16_256_sim.v
HDL-1007 : undeclared symbol 'open_n51', assumed default net type 'wire' in ../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/afifo_16_256_sim.v(1387)
HDL-1007 : undeclared symbol 'open_n52', assumed default net type 'wire' in ../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/afifo_16_256_sim.v(1387)
HDL-1007 : undeclared symbol 'open_n53', assumed default net type 'wire' in ../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/afifo_16_256_sim.v(1389)
HDL-1007 : undeclared symbol 'open_n54', assumed default net type 'wire' in ../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/afifo_16_256_sim.v(1389)
HDL-1007 : undeclared symbol 'open_n59', assumed default net type 'wire' in ../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/afifo_16_256_sim.v(1393)
HDL-1007 : undeclared symbol 'open_n60', assumed default net type 'wire' in ../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/afifo_16_256_sim.v(1393)
HDL-1007 : undeclared symbol 'open_n63', assumed default net type 'wire' in ../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/afifo_16_256_sim.v(1434)
HDL-1007 : undeclared symbol 'open_n64', assumed default net type 'wire' in ../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/afifo_16_256_sim.v(1497)
HDL-1007 : undeclared symbol 'open_n67', assumed default net type 'wire' in ../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/afifo_16_256_sim.v(1502)
HDL-1007 : undeclared symbol 'open_n68', assumed default net type 'wire' in ../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/afifo_16_256_sim.v(1565)
HDL-1007 : analyze verilog file ../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/afifo_32_16_256.v
HDL-7201 CRITICAL-WARNING: overwrite current module 'rfifo_32_32_512' in ../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/afifo_32_16_256.v(13)
HDL-7307 CRITICAL-WARNING: previous definition of design element module 'rfifo_32_32_512' is here. This is because multiple modules(values) with the same name are defined. Please consider rewriting code in ../../HXEG420_lab_ex/lab_ex_5_HX4S20_OV5640/al_ip/afifo_32_16_256.v(13)
HDL-7201 CRITICAL-WARNING: overwrite current module 'fifo_cross_domain_addr_process_al_rfifo_32_32_512' in ../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/afifo_32_16_256.v(250)
HDL-7307 CRITICAL-WARNING: previous definition of design element module 'fifo_cross_domain_addr_process_al_rfifo_32_32_512' is here. This is because multiple modules(values) with the same name are defined. Please consider rewriting code in ../../HXEG420_lab_ex/lab_ex_5_HX4S20_OV5640/al_ip/afifo_32_16_256.v(250)
HDL-7201 CRITICAL-WARNING: overwrite current module 'ram_infer_rfifo_32_32_512' in ../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/afifo_32_16_256.v(333)
HDL-7307 CRITICAL-WARNING: previous definition of design element module 'ram_infer_rfifo_32_32_512' is here. This is because multiple modules(values) with the same name are defined. Please consider rewriting code in ../../HXEG420_lab_ex/lab_ex_5_HX4S20_OV5640/al_ip/afifo_32_16_256.v(333)
HDL-1007 : analyze verilog file ../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/video_pll.v
HDL-1007 : undeclared symbol 'open', assumed default net type 'wire' in ../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/video_pll.v(70)
HDL-7201 CRITICAL-WARNING: overwrite current module 'video_pll' in ../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/video_pll.v(23)
HDL-7307 CRITICAL-WARNING: previous definition of design element module 'video_pll' is here. This is because multiple modules(values) with the same name are defined. Please consider rewriting code in ../../HXEG420_lab_ex/lab_ex_5_HX4S20_OV5640/al_ip/video_pll.v(23)
HDL-1007 : analyze verilog file import/cmos_capture_data.v
HDL-7201 CRITICAL-WARNING: overwrite current module 'cmos_capture_data' in import/cmos_capture_data.v(23)
HDL-7307 CRITICAL-WARNING: previous definition of design element module 'cmos_capture_data' is here. This is because multiple modules(values) with the same name are defined. Please consider rewriting code in src/ov5640/cmos_capture_data.v(23)
HDL-1007 : analyze verilog file import/i2c_dri.v
HDL-7201 CRITICAL-WARNING: overwrite current module 'i2c_dri' in import/i2c_dri.v(24)
HDL-7307 CRITICAL-WARNING: previous definition of design element module 'i2c_dri' is here. This is because multiple modules(values) with the same name are defined. Please consider rewriting code in src/ov5640/i2c_dri.v(24)
HDL-1007 : analyze verilog file import/i2c_ov5640_rgb565_cfg.v
HDL-7201 CRITICAL-WARNING: overwrite current module 'i2c_ov5640_rgb565_cfg' in import/i2c_ov5640_rgb565_cfg.v(24)
HDL-7307 CRITICAL-WARNING: previous definition of design element module 'i2c_ov5640_rgb565_cfg' is here. This is because multiple modules(values) with the same name are defined. Please consider rewriting code in src/ov5640/i2c_ov5640_rgb565_cfg.v(24)
HDL-1007 : analyze verilog file import/ov5640_delay.v
HDL-7201 CRITICAL-WARNING: overwrite current module 'ov5640_delay' in import/ov5640_delay.v(1)
HDL-7307 CRITICAL-WARNING: previous definition of design element module 'ov5640_delay' is here. This is because multiple modules(values) with the same name are defined. Please consider rewriting code in src/ov5640/ov5640_delay.v(1)
HDL-1007 : analyze verilog file import/ov5640_dri.v
HDL-7201 CRITICAL-WARNING: overwrite current module 'ov5640_dri' in import/ov5640_dri.v(24)
HDL-7307 CRITICAL-WARNING: previous definition of design element module 'ov5640_dri' is here. This is because multiple modules(values) with the same name are defined. Please consider rewriting code in src/ov5640/ov5640_dri.v(24)
HDL-1007 : analyze verilog file import/emboss_process.v
HDL-7201 CRITICAL-WARNING: overwrite current module 'emboss_process' in import/emboss_process.v(5)
HDL-7307 CRITICAL-WARNING: previous definition of design element module 'emboss_process' is here. This is because multiple modules(values) with the same name are defined. Please consider rewriting code in import/udp_cam_ctrl.v(653)
HDL-1007 : analyze verilog file import/line_buffer.v
HDL-7201 CRITICAL-WARNING: overwrite current module 'line_buffer' in import/line_buffer.v(5)
HDL-7307 CRITICAL-WARNING: previous definition of design element module 'line_buffer' is here. This is because multiple modules(values) with the same name are defined. Please consider rewriting code in import/udp_cam_ctrl.v(670)
HDL-1007 : analyze verilog file import/morphology_process.v
HDL-1007 : analyze verilog file import/sobel_process.v
HDL-7201 CRITICAL-WARNING: overwrite current module 'sobel_process' in import/sobel_process.v(7)
HDL-7307 CRITICAL-WARNING: previous definition of design element module 'sobel_process' is here. This is because multiple modules(values) with the same name are defined. Please consider rewriting code in import/udp_cam_ctrl.v(639)
HDL-1007 : analyze verilog file top_dual_udp.v
HDL-5333 WARNING: data object 'video_read_req' is already declared in top_dual_udp.v(401)
HDL-1007 : previous declaration of 'video_read_req' is from here in top_dual_udp.v(333)
HDL-5007 WARNING: second declaration of 'video_read_req' is ignored in top_dual_udp.v(401)
HDL-5333 WARNING: data object 'video_read_req_ack' is already declared in top_dual_udp.v(402)
HDL-1007 : previous declaration of 'video_read_req_ack' is from here in top_dual_udp.v(334)
HDL-5007 WARNING: second declaration of 'video_read_req_ack' is ignored in top_dual_udp.v(402)
HDL-5333 WARNING: data object 'video_read_en' is already declared in top_dual_udp.v(403)
HDL-1007 : previous declaration of 'video_read_en' is from here in top_dual_udp.v(335)
HDL-5007 WARNING: second declaration of 'video_read_en' is ignored in top_dual_udp.v(403)
HDL-5333 WARNING: data object 'video_read_data' is already declared in top_dual_udp.v(404)
HDL-1007 : previous declaration of 'video_read_data' is from here in top_dual_udp.v(336)
HDL-5007 WARNING: second declaration of 'video_read_data' is ignored in top_dual_udp.v(404)
HDL-1007 : undeclared symbol 'udp_tx_ready', assumed default net type 'wire' in top_dual_udp.v(427)
HDL-1007 : undeclared symbol 'app_tx_ack', assumed default net type 'wire' in top_dual_udp.v(428)
HDL-1007 : undeclared symbol 'app_tx_data_request', assumed default net type 'wire' in top_dual_udp.v(452)
HDL-1007 : undeclared symbol 'app_tx_data_valid', assumed default net type 'wire' in top_dual_udp.v(453)
HDL-1007 : undeclared symbol 'app_tx_data', assumed default net type 'wire' in top_dual_udp.v(454)
HDL-1007 : undeclared symbol 'udp_data_length', assumed default net type 'wire' in top_dual_udp.v(455)
HDL-7225 CRITICAL-WARNING: 'udp_tx_ready' is already implicitly declared on line 427 in top_dual_udp.v(460)
HDL-7225 CRITICAL-WARNING: 'app_tx_ack' is already implicitly declared on line 428 in top_dual_udp.v(461)
HDL-7225 CRITICAL-WARNING: 'app_tx_data_request' is already implicitly declared on line 452 in top_dual_udp.v(462)
HDL-7225 CRITICAL-WARNING: 'app_tx_data_valid' is already implicitly declared on line 453 in top_dual_udp.v(463)
HDL-7225 CRITICAL-WARNING: 'app_tx_data' is already implicitly declared on line 454 in top_dual_udp.v(464)
HDL-7225 CRITICAL-WARNING: 'udp_data_length' is already implicitly declared on line 455 in top_dual_udp.v(465)
HDL-1007 : analyze verilog file udp_cam_ctrl_tf.v
PRJ-1412 : reset_run syn_1 phy_1.
PRJ-1409 : launch_runs syn_1 phy_1  -jobs 6.
PRJ-1410 : Run syn_1 success.
RUN-1002 : start command "save_best_bits"
PRJ-1424 : The implemented result of phy_1 is saved as best result.
PRJ-1410 : Run phy_1 success.
RUN-1002 : start command "import_db C:/Users/Lenovo/Desktop/q3_q4/q3q4/q4_Runs/phy_1/q4_pr.db"
RUN-1001 : Importing database generated by Tang Dynasty, V6.2.168116.
RUN-1001 : Database version number 46207
RUN-1001 : Import flow parameters
RUN-1001 : Import netlist
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : End build routing graph; 0.482390s wall, 0.468750s user + 0.031250s system = 0.500000s CPU (103.7%)

PHY-1001 : Build lut bridge;  0.057786s wall, 0.062500s user + 0.000000s system = 0.062500s CPU (108.2%)

PHY-1001 : Generate nets ...
PHY-1001 : net clk_dup_1 will be routed on clock mesh
PHY-1001 : net phy1_rgmii_rx_clk_dup_1 will be routed on clock mesh
PHY-1001 : clock net u_ov5640_dri/u_i2c_dr/dri_clk_syn_4 will be merged with clock u_ov5640_dri/u_i2c_dr/dri_clk
PHY-1001 : net frame_read_write_m0/read_buf/clkw will be routed on clock mesh
PHY-1001 : clock net frame_read_write_m0/write_clk_syn_4 will be merged with clock frame_read_write_m0/write_clk
PHY-1001 : clock net cam_pclk_syn_4 will be merged with clock cam_pclk_dup_1
PHY-1001 : clock net sd_card_bmp_m0/bmp_read_m0/clk will be merged with clock sys_pll_m0/clk0_buf
PHY-1001 : clock net u_clk_gen/u_pll_0/clk0_out will be merged with clock u_clk_gen/u_pll_0/clk0_buf
PHY-1001 : clock net u_rx_fifo/wr_clk will be merged with clock u_temac/u1_rgmii_interface/rgmii_rxc
PHY-1001 : clock net u_rx_pll/clk0_out will be merged with clock u_rx_pll/clk0_buf
PHY-1001 : net u_sdram/u2_ram/SDRAM_CLK will be routed on clock mesh
PHY-1001 : net u_temac/gtx_clk will be routed on clock mesh
PHY-1001 : net u_temac/u1_rgmii_interface/rgmii_txc_ddr/clk will be routed on clock mesh
PHY-1001 : eco open net = 0
PHY-1001 : 218 feed throughs used by 153 nets
RUN-1001 : Import phy database
RUN-1001 : Import timing constraints
RUN-1001 : Import IO constraints
RUN-1001 : Import Inst constraints
RUN-1001 : Import ChipWatcher
RUN-1001 : Import design success TD_VERSION=6.2.168116 , DB_VERSION=46207
RUN-1003 : finish command "import_db C:/Users/Lenovo/Desktop/q3_q4/q3q4/q4_Runs/phy_1/q4_pr.db" in  3.589732s wall, 3.265625s user + 0.453125s system = 3.718750s CPU (103.6%)

RUN-1004 : used memory is 780 MB, reserved memory is 742 MB, peak memory is 852 MB
RUN-1002 : start command "commit_param -step design"
RUN-1001 : Print Global Property
RUN-1001 : --------------------------------------------------------
RUN-1001 :   Parameters   |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------
RUN-1001 :   enable_seed  |    off     |       off        |        
RUN-1001 :     message    |  standard  |     standard     |        
RUN-1001 :   qor_monitor  |     on     |        on        |        
RUN-1001 :   syn_ip_flow  |    off     |       off        |        
RUN-1001 :     thread     |    auto    |       auto       |        
RUN-1001 : --------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : ----------------------------------------------------------------
RUN-1001 :       Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : ----------------------------------------------------------------
RUN-1001 :   default_reg_initial  |    auto    |       auto       |        
RUN-1001 :    hdl_warning_level   |   normal   |      normal      |        
RUN-1001 : ----------------------------------------------------------------
HDL-1007 : analyze verilog file src/video_define.v
HDL-1007 : analyze verilog file src/sdram_r/sdram_para.v
HDL-1007 : analyze verilog file src/sdram/enc_file/global_def.v
HDL-1007 : analyze verilog file ../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/TEMAC_CORE/RTL/mac_core_aead6cd6dadd.v
HDL-1007 : analyze verilog file ../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v
HDL-5007 WARNING: column 1032 exceeds maximum value 1023 in ../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(30)
HDL-1007 : back to file '../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v' in ../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(86)
HDL-5007 WARNING: event expressions must result in a singular type in ../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(3001)
HDL-1007 : undeclared symbol '**', assumed default net type '**' in ../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(5050)
HDL-1007 : undeclared symbol '**', assumed default net type '**' in ../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(5458)
HDL-5007 WARNING: column 1035 exceeds maximum value 1023 in ../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(6001)
HDL-1007 : back to file '../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v' in ../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(260)
HDL-1007 : analyze verilog file ../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/TEMAC_CORE/TEMAC_CORE.v
HDL-1007 : analyze verilog file ../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/pll_gen.v
HDL-1007 : undeclared symbol 'pll_gen_open0', assumed default net type 'wire' in ../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/pll_gen.v(99)
HDL-1007 : undeclared symbol 'pll_gen_open8', assumed default net type 'wire' in ../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/pll_gen.v(105)
HDL-1007 : undeclared symbol 'pll_gen_open7', assumed default net type 'wire' in ../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/pll_gen.v(105)
HDL-1007 : undeclared symbol 'pll_gen_open6', assumed default net type 'wire' in ../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/pll_gen.v(105)
HDL-1007 : undeclared symbol 'pll_gen_open5', assumed default net type 'wire' in ../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/pll_gen.v(105)
HDL-1007 : undeclared symbol 'pll_gen_open4', assumed default net type 'wire' in ../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/pll_gen.v(105)
HDL-1007 : undeclared symbol 'pll_gen_open3', assumed default net type 'wire' in ../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/pll_gen.v(105)
HDL-1007 : undeclared symbol 'pll_gen_open2', assumed default net type 'wire' in ../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/pll_gen.v(105)
HDL-1007 : undeclared symbol 'pll_gen_open1', assumed default net type 'wire' in ../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/pll_gen.v(105)
HDL-1007 : analyze verilog file ../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/rx_pll.v
HDL-1007 : undeclared symbol 'open', assumed default net type 'wire' in ../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/rx_pll.v(78)
HDL-1007 : analyze verilog file ../../HXEG420_lab_ex/lab_ex_5_HX4S20_OV5640/al_ip/afifo_16_32_256.v
HDL-1007 : analyze verilog file ../../HXEG420_lab_ex/lab_ex_5_HX4S20_OV5640/al_ip/afifo_32_16_256.v
HDL-1007 : analyze verilog file ../../HXEG420_lab_ex/lab_ex_5_HX4S20_OV5640/al_ip/video_pll.v
HDL-1007 : undeclared symbol 'open', assumed default net type 'wire' in ../../HXEG420_lab_ex/lab_ex_5_HX4S20_OV5640/al_ip/video_pll.v(70)
HDL-1007 : analyze verilog file ../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/sys_pll.v
HDL-1007 : undeclared symbol 'open', assumed default net type 'wire' in ../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/sys_pll.v(77)
HDL-1007 : analyze verilog file src/color_bar.v
HDL-1007 : analyze included file src/video_define.v in src/color_bar.v(2)
HDL-1007 : back to file 'src/color_bar.v' in src/color_bar.v(2)
HDL-1007 : analyze verilog file src/frame_fifo_read.v
HDL-1007 : analyze verilog file src/frame_fifo_write.v
HDL-1007 : analyze verilog file src/video_timing_data.v
HDL-1007 : analyze verilog file src/sdram/enc_file/sdr_as_ram.enc.v
HDL-1007 : back to file 'src/sdram/enc_file/sdr_as_ram.enc.v' in src/sdram/enc_file/sdr_as_ram.enc.v(45)
HDL-1007 : analyze verilog file src/sdram/enc_file/sdr_wrrd.enc.v
HDL-5007 WARNING: concatenation with an unsized literal will be treated as 32 bits in src/sdram/enc_file/sdr_wrrd.enc.v(283)
HDL-1007 : back to file 'src/sdram/enc_file/sdr_wrrd.enc.v' in src/sdram/enc_file/sdr_wrrd.enc.v(19)
HDL-1007 : analyze verilog file src/sdram/sdram.v
HDL-1007 : analyze included file ./src/sdram/enc_file/global_def.v in src/sdram/sdram.v(10)
HDL-1007 : back to file 'src/sdram/sdram.v' in src/sdram/sdram.v(10)
HDL-1007 : undeclared symbol 'SDR_CKE', assumed default net type 'wire' in src/sdram/sdram.v(89)
HDL-1007 : analyze verilog file src/frame_read_write.v
HDL-1007 : analyze verilog file src/video_delay.v
HDL-1007 : analyze VHDL file src/hdmi/enc_file/DVITransmitter.enc.vhd
HDL-1007 : analyze entity dvitransmitter in src/hdmi/enc_file/DVITransmitter.enc.vhd(13)
HDL-1007 : analyze architecture ** in src/hdmi/enc_file/DVITransmitter.enc.vhd(2)
HDL-1007 : analyze VHDL file src/hdmi/enc_file/SerializerN_1_lvds.enc.vhd
HDL-1007 : analyze entity ** in src/hdmi/enc_file/SerializerN_1_lvds.enc.vhd(12)
HDL-1007 : analyze architecture ** in src/hdmi/enc_file/SerializerN_1_lvds.enc.vhd(25)
HDL-1007 : analyze VHDL file src/hdmi/enc_file/SerializerN_1_lvds_dat.enc.vhd
HDL-1007 : analyze entity ** in src/hdmi/enc_file/SerializerN_1_lvds_dat.enc.vhd(14)
HDL-1007 : analyze architecture ** in src/hdmi/enc_file/SerializerN_1_lvds_dat.enc.vhd(28)
HDL-1007 : analyze VHDL file src/hdmi/enc_file/TMDSEncoder.enc.vhd
HDL-1007 : analyze entity ** in src/hdmi/enc_file/TMDSEncoder.enc.vhd(13)
HDL-1007 : analyze architecture ** in src/hdmi/enc_file/TMDSEncoder.enc.vhd(24)
HDL-1007 : analyze verilog file src/hdmi/enc_file/video_tpg_1024768.enc.v
HDL-5007 WARNING: literal value ** truncated to fit in ** bits in src/hdmi/enc_file/video_tpg_1024768.enc.v(231)
HDL-1007 : back to file 'src/hdmi/enc_file/video_tpg_1024768.enc.v' in src/hdmi/enc_file/video_tpg_1024768.enc.v(1)
HDL-1007 : analyze verilog file src/hdmi/enc_file/video_tpg_1080p.enc.v
HDL-1007 : back to file 'src/hdmi/enc_file/video_tpg_1080p.enc.v' in src/hdmi/enc_file/video_tpg_1080p.enc.v(1)
HDL-1007 : analyze verilog file src/hdmi/enc_file/video_tpg_12801024p.enc.v
HDL-1007 : back to file 'src/hdmi/enc_file/video_tpg_12801024p.enc.v' in src/hdmi/enc_file/video_tpg_12801024p.enc.v(1)
HDL-1007 : analyze verilog file src/hdmi/enc_file/video_tpg_1280800.enc.v
HDL-5007 WARNING: literal value ** truncated to fit in ** bits in src/hdmi/enc_file/video_tpg_1280800.enc.v(233)
HDL-1007 : back to file 'src/hdmi/enc_file/video_tpg_1280800.enc.v' in src/hdmi/enc_file/video_tpg_1280800.enc.v(1)
HDL-1007 : analyze verilog file src/hdmi/enc_file/video_tpg_16801050p.enc.v
HDL-1007 : back to file 'src/hdmi/enc_file/video_tpg_16801050p.enc.v' in src/hdmi/enc_file/video_tpg_16801050p.enc.v(1)
HDL-1007 : analyze verilog file src/hdmi/enc_file/video_tpg_800600.enc.v
HDL-1007 : back to file 'src/hdmi/enc_file/video_tpg_800600.enc.v' in src/hdmi/enc_file/video_tpg_800600.enc.v(1)
HDL-1007 : analyze VHDL file src/hdmi/hdmi_tx.vhd
HDL-1007 : analyze entity hdmi_tx in src/hdmi/hdmi_tx.vhd(11)
HDL-1007 : analyze architecture behavioral in src/hdmi/hdmi_tx.vhd(33)
HDL-1007 : analyze verilog file src/sdram/enc_file/sdr_init_ref.enc.v
HDL-1007 : analyze included file ./src/sdram/enc_file/global_def.v in src/sdram/enc_file/sdr_init_ref.enc.v(11)
HDL-1007 : back to file 'src/sdram/enc_file/sdr_init_ref.enc.v' in src/sdram/enc_file/sdr_init_ref.enc.v(11)
HDL-1007 : undeclared symbol '**', assumed default net type '**' in src/sdram/enc_file/sdr_init_ref.enc.v(57)
HDL-1007 : back to file 'src/sdram/enc_file/sdr_init_ref.enc.v' in src/sdram/enc_file/sdr_init_ref.enc.v(149)
HDL-5007 WARNING: concatenation with an unsized literal will be treated as 32 bits in src/sdram/enc_file/sdr_init_ref.enc.v(47)
HDL-1007 : analyze verilog file src/ov5640/cmos_capture_data.v
HDL-1007 : analyze verilog file src/ov5640/i2c_dri.v
HDL-1007 : analyze verilog file src/ov5640/i2c_ov5640_rgb565_cfg.v
HDL-1007 : analyze verilog file src/ov5640/ov5640_dri.v
HDL-1007 : analyze verilog file src/ov5640/ov5640_delay.v
HDL-1007 : analyze verilog file import/udp_cam_ctrl.v
HDL-1007 : analyze verilog file import/clk_gen_rst_gen.v
HDL-1007 : analyze verilog file import/div_clk_gen.v
HDL-1007 : analyze verilog file import/IDDR.v
HDL-1007 : analyze verilog file import/ODDR.v
HDL-1007 : analyze verilog file import/RAMB16_S9_S9.v
HDL-1007 : undeclared symbol 'open', assumed default net type 'wire' in import/RAMB16_S9_S9.v(109)
HDL-1007 : analyze verilog file import/rgmii_interface.v
HDL-1007 : analyze verilog file import/rx_client_fifo.v
HDL-5370 WARNING: parameter 'WAIT_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in import/rx_client_fifo.v(49)
HDL-5370 WARNING: parameter 'QUEUE1_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in import/rx_client_fifo.v(50)
HDL-5370 WARNING: parameter 'QUEUE2_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in import/rx_client_fifo.v(51)
HDL-5370 WARNING: parameter 'QUEUE3_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in import/rx_client_fifo.v(52)
HDL-5370 WARNING: parameter 'QUEUE_SOF_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in import/rx_client_fifo.v(53)
HDL-5370 WARNING: parameter 'SOF_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in import/rx_client_fifo.v(54)
HDL-5370 WARNING: parameter 'DATA_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in import/rx_client_fifo.v(55)
HDL-5370 WARNING: parameter 'EOF_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in import/rx_client_fifo.v(56)
HDL-5370 WARNING: parameter 'IDLE_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in import/rx_client_fifo.v(62)
HDL-5370 WARNING: parameter 'FRAME_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in import/rx_client_fifo.v(63)
HDL-5370 Similar messages will be suppressed.
HDL-1007 : analyze verilog file import/temac_block.v
HDL-1007 : analyze verilog file import/temac_clk_gen.v
HDL-1007 : analyze verilog file import/tx_client_fifo.v
HDL-5370 WARNING: parameter 'IDLE_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in import/tx_client_fifo.v(53)
HDL-5370 WARNING: parameter 'QUEUE1_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in import/tx_client_fifo.v(54)
HDL-5370 WARNING: parameter 'QUEUE2_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in import/tx_client_fifo.v(55)
HDL-5370 WARNING: parameter 'QUEUE3_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in import/tx_client_fifo.v(56)
HDL-5370 WARNING: parameter 'QUEUE_ACK_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in import/tx_client_fifo.v(57)
HDL-5370 WARNING: parameter 'WAIT_ACK_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in import/tx_client_fifo.v(58)
HDL-5370 WARNING: parameter 'FRAME_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in import/tx_client_fifo.v(59)
HDL-5370 WARNING: parameter 'DROP_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in import/tx_client_fifo.v(60)
HDL-5370 WARNING: parameter 'RETRANSMIT_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in import/tx_client_fifo.v(61)
HDL-5370 WARNING: parameter 'WAIT_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in import/tx_client_fifo.v(67)
HDL-5370 Similar messages will be suppressed.
HDL-1007 : analyze verilog file import/tx_clk_en_gen.v
HDL-1007 : analyze verilog file import/udp_data_tpg.v
HDL-1007 : analyze verilog file import/udp_ip_protocol_stack_merge.enc.v
HDL-1007 : back to file 'import/udp_ip_protocol_stack_merge.enc.v' in import/udp_ip_protocol_stack_merge.enc.v(56)
HDL-1007 : undeclared symbol '**', assumed default net type '**' in import/udp_ip_protocol_stack_merge.enc.v(2638)
HDL-1007 : back to file 'import/udp_ip_protocol_stack_merge.enc.v' in import/udp_ip_protocol_stack_merge.enc.v(420)
HDL-1007 : analyze verilog file import/udp_loopback.v
HDL-1007 : analyze verilog file ../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/src/ax_debounce.v
HDL-1007 : analyze verilog file ../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/src/bmp_read.v
HDL-1007 : analyze verilog file ../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/src/sd_card_bmp.v
HDL-1007 : analyze verilog file ../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/src/seg_decoder.v
HDL-1007 : analyze verilog file ../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/src/seg_scan.v
HDL-1007 : analyze verilog file import/sd_card_cmd.v
HDL-1007 : analyze verilog file import/sd_card_sec_read_write.v
HDL-1007 : analyze verilog file import/sd_card_top.v
HDL-1007 : analyze verilog file import/spi_master.v
HDL-1007 : analyze verilog file ../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/afifo_16_32_256.v
HDL-7201 CRITICAL-WARNING: overwrite current module 'wfifo_32_32_512' in ../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/afifo_16_32_256.v(13)
HDL-7307 CRITICAL-WARNING: previous definition of design element module 'wfifo_32_32_512' is here. This is because multiple modules(values) with the same name are defined. Please consider rewriting code in ../../HXEG420_lab_ex/lab_ex_5_HX4S20_OV5640/al_ip/afifo_16_32_256.v(13)
HDL-7201 CRITICAL-WARNING: overwrite current module 'fifo_cross_domain_addr_process_al_wfifo_32_32_512' in ../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/afifo_16_32_256.v(250)
HDL-7307 CRITICAL-WARNING: previous definition of design element module 'fifo_cross_domain_addr_process_al_wfifo_32_32_512' is here. This is because multiple modules(values) with the same name are defined. Please consider rewriting code in ../../HXEG420_lab_ex/lab_ex_5_HX4S20_OV5640/al_ip/afifo_16_32_256.v(250)
HDL-7201 CRITICAL-WARNING: overwrite current module 'ram_infer_wfifo_32_32_512' in ../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/afifo_16_32_256.v(333)
HDL-7307 CRITICAL-WARNING: previous definition of design element module 'ram_infer_wfifo_32_32_512' is here. This is because multiple modules(values) with the same name are defined. Please consider rewriting code in ../../HXEG420_lab_ex/lab_ex_5_HX4S20_OV5640/al_ip/afifo_16_32_256.v(333)
HDL-1007 : analyze verilog file ../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/afifo_16_256.v
HDL-1007 : analyze verilog file ../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/afifo_16_256_sim.v
HDL-1007 : undeclared symbol 'open_n51', assumed default net type 'wire' in ../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/afifo_16_256_sim.v(1387)
HDL-1007 : undeclared symbol 'open_n52', assumed default net type 'wire' in ../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/afifo_16_256_sim.v(1387)
HDL-1007 : undeclared symbol 'open_n53', assumed default net type 'wire' in ../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/afifo_16_256_sim.v(1389)
HDL-1007 : undeclared symbol 'open_n54', assumed default net type 'wire' in ../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/afifo_16_256_sim.v(1389)
HDL-1007 : undeclared symbol 'open_n59', assumed default net type 'wire' in ../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/afifo_16_256_sim.v(1393)
HDL-1007 : undeclared symbol 'open_n60', assumed default net type 'wire' in ../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/afifo_16_256_sim.v(1393)
HDL-1007 : undeclared symbol 'open_n63', assumed default net type 'wire' in ../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/afifo_16_256_sim.v(1434)
HDL-1007 : undeclared symbol 'open_n64', assumed default net type 'wire' in ../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/afifo_16_256_sim.v(1497)
HDL-1007 : undeclared symbol 'open_n67', assumed default net type 'wire' in ../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/afifo_16_256_sim.v(1502)
HDL-1007 : undeclared symbol 'open_n68', assumed default net type 'wire' in ../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/afifo_16_256_sim.v(1565)
HDL-1007 : analyze verilog file ../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/afifo_32_16_256.v
HDL-7201 CRITICAL-WARNING: overwrite current module 'rfifo_32_32_512' in ../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/afifo_32_16_256.v(13)
HDL-7307 CRITICAL-WARNING: previous definition of design element module 'rfifo_32_32_512' is here. This is because multiple modules(values) with the same name are defined. Please consider rewriting code in ../../HXEG420_lab_ex/lab_ex_5_HX4S20_OV5640/al_ip/afifo_32_16_256.v(13)
HDL-7201 CRITICAL-WARNING: overwrite current module 'fifo_cross_domain_addr_process_al_rfifo_32_32_512' in ../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/afifo_32_16_256.v(250)
HDL-7307 CRITICAL-WARNING: previous definition of design element module 'fifo_cross_domain_addr_process_al_rfifo_32_32_512' is here. This is because multiple modules(values) with the same name are defined. Please consider rewriting code in ../../HXEG420_lab_ex/lab_ex_5_HX4S20_OV5640/al_ip/afifo_32_16_256.v(250)
HDL-7201 CRITICAL-WARNING: overwrite current module 'ram_infer_rfifo_32_32_512' in ../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/afifo_32_16_256.v(333)
HDL-7307 CRITICAL-WARNING: previous definition of design element module 'ram_infer_rfifo_32_32_512' is here. This is because multiple modules(values) with the same name are defined. Please consider rewriting code in ../../HXEG420_lab_ex/lab_ex_5_HX4S20_OV5640/al_ip/afifo_32_16_256.v(333)
HDL-1007 : analyze verilog file ../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/video_pll.v
HDL-1007 : undeclared symbol 'open', assumed default net type 'wire' in ../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/video_pll.v(70)
HDL-7201 CRITICAL-WARNING: overwrite current module 'video_pll' in ../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/video_pll.v(23)
HDL-7307 CRITICAL-WARNING: previous definition of design element module 'video_pll' is here. This is because multiple modules(values) with the same name are defined. Please consider rewriting code in ../../HXEG420_lab_ex/lab_ex_5_HX4S20_OV5640/al_ip/video_pll.v(23)
HDL-1007 : analyze verilog file import/cmos_capture_data.v
HDL-7201 CRITICAL-WARNING: overwrite current module 'cmos_capture_data' in import/cmos_capture_data.v(23)
HDL-7307 CRITICAL-WARNING: previous definition of design element module 'cmos_capture_data' is here. This is because multiple modules(values) with the same name are defined. Please consider rewriting code in src/ov5640/cmos_capture_data.v(23)
HDL-1007 : analyze verilog file import/i2c_dri.v
HDL-7201 CRITICAL-WARNING: overwrite current module 'i2c_dri' in import/i2c_dri.v(24)
HDL-7307 CRITICAL-WARNING: previous definition of design element module 'i2c_dri' is here. This is because multiple modules(values) with the same name are defined. Please consider rewriting code in src/ov5640/i2c_dri.v(24)
HDL-1007 : analyze verilog file import/i2c_ov5640_rgb565_cfg.v
HDL-7201 CRITICAL-WARNING: overwrite current module 'i2c_ov5640_rgb565_cfg' in import/i2c_ov5640_rgb565_cfg.v(24)
HDL-7307 CRITICAL-WARNING: previous definition of design element module 'i2c_ov5640_rgb565_cfg' is here. This is because multiple modules(values) with the same name are defined. Please consider rewriting code in src/ov5640/i2c_ov5640_rgb565_cfg.v(24)
HDL-1007 : analyze verilog file import/ov5640_delay.v
HDL-7201 CRITICAL-WARNING: overwrite current module 'ov5640_delay' in import/ov5640_delay.v(1)
HDL-7307 CRITICAL-WARNING: previous definition of design element module 'ov5640_delay' is here. This is because multiple modules(values) with the same name are defined. Please consider rewriting code in src/ov5640/ov5640_delay.v(1)
HDL-1007 : analyze verilog file import/ov5640_dri.v
HDL-7201 CRITICAL-WARNING: overwrite current module 'ov5640_dri' in import/ov5640_dri.v(24)
HDL-7307 CRITICAL-WARNING: previous definition of design element module 'ov5640_dri' is here. This is because multiple modules(values) with the same name are defined. Please consider rewriting code in src/ov5640/ov5640_dri.v(24)
HDL-1007 : analyze verilog file import/emboss_process.v
HDL-7201 CRITICAL-WARNING: overwrite current module 'emboss_process' in import/emboss_process.v(5)
HDL-7307 CRITICAL-WARNING: previous definition of design element module 'emboss_process' is here. This is because multiple modules(values) with the same name are defined. Please consider rewriting code in import/udp_cam_ctrl.v(653)
HDL-1007 : analyze verilog file import/line_buffer.v
HDL-7201 CRITICAL-WARNING: overwrite current module 'line_buffer' in import/line_buffer.v(5)
HDL-7307 CRITICAL-WARNING: previous definition of design element module 'line_buffer' is here. This is because multiple modules(values) with the same name are defined. Please consider rewriting code in import/udp_cam_ctrl.v(670)
HDL-1007 : analyze verilog file import/morphology_process.v
HDL-1007 : analyze verilog file import/sobel_process.v
HDL-7201 CRITICAL-WARNING: overwrite current module 'sobel_process' in import/sobel_process.v(7)
HDL-7307 CRITICAL-WARNING: previous definition of design element module 'sobel_process' is here. This is because multiple modules(values) with the same name are defined. Please consider rewriting code in import/udp_cam_ctrl.v(639)
HDL-1007 : analyze verilog file top_dual_udp.v
HDL-5333 WARNING: data object 'video_read_req' is already declared in top_dual_udp.v(401)
HDL-1007 : previous declaration of 'video_read_req' is from here in top_dual_udp.v(333)
HDL-5007 WARNING: second declaration of 'video_read_req' is ignored in top_dual_udp.v(401)
HDL-5333 WARNING: data object 'video_read_req_ack' is already declared in top_dual_udp.v(402)
HDL-1007 : previous declaration of 'video_read_req_ack' is from here in top_dual_udp.v(334)
HDL-5007 WARNING: second declaration of 'video_read_req_ack' is ignored in top_dual_udp.v(402)
HDL-5333 WARNING: data object 'video_read_en' is already declared in top_dual_udp.v(403)
HDL-1007 : previous declaration of 'video_read_en' is from here in top_dual_udp.v(335)
HDL-5007 WARNING: second declaration of 'video_read_en' is ignored in top_dual_udp.v(403)
HDL-5333 WARNING: data object 'video_read_data' is already declared in top_dual_udp.v(404)
HDL-1007 : previous declaration of 'video_read_data' is from here in top_dual_udp.v(336)
HDL-5007 WARNING: second declaration of 'video_read_data' is ignored in top_dual_udp.v(404)
HDL-1007 : undeclared symbol 'udp_tx_ready', assumed default net type 'wire' in top_dual_udp.v(427)
HDL-1007 : undeclared symbol 'app_tx_ack', assumed default net type 'wire' in top_dual_udp.v(428)
HDL-1007 : undeclared symbol 'app_tx_data_request', assumed default net type 'wire' in top_dual_udp.v(452)
HDL-1007 : undeclared symbol 'app_tx_data_valid', assumed default net type 'wire' in top_dual_udp.v(453)
HDL-1007 : undeclared symbol 'app_tx_data', assumed default net type 'wire' in top_dual_udp.v(454)
HDL-1007 : undeclared symbol 'udp_data_length', assumed default net type 'wire' in top_dual_udp.v(455)
HDL-7225 CRITICAL-WARNING: 'udp_tx_ready' is already implicitly declared on line 427 in top_dual_udp.v(460)
HDL-7225 CRITICAL-WARNING: 'app_tx_ack' is already implicitly declared on line 428 in top_dual_udp.v(461)
HDL-7225 CRITICAL-WARNING: 'app_tx_data_request' is already implicitly declared on line 452 in top_dual_udp.v(462)
HDL-7225 CRITICAL-WARNING: 'app_tx_data_valid' is already implicitly declared on line 453 in top_dual_udp.v(463)
HDL-7225 CRITICAL-WARNING: 'app_tx_data' is already implicitly declared on line 454 in top_dual_udp.v(464)
HDL-7225 CRITICAL-WARNING: 'udp_data_length' is already implicitly declared on line 455 in top_dual_udp.v(465)
HDL-1007 : analyze verilog file udp_cam_ctrl_tf.v
PRJ-1412 : reset_run syn_1 phy_1.
PRJ-1409 : launch_runs syn_1 phy_1  -jobs 6.
PRJ-1410 : Run syn_1 success.
RUN-1002 : start command "save_best_bits"
PRJ-1424 : The implemented result of phy_1 is saved as best result.
PRJ-1410 : Run phy_1 success.
RUN-1002 : start command "import_db C:/Users/Lenovo/Desktop/q3_q4/q3q4/q4_Runs/phy_1/q4_pr.db"
RUN-1001 : Importing database generated by Tang Dynasty, V6.2.168116.
RUN-1001 : Database version number 46207
RUN-1001 : Import flow parameters
RUN-1001 : Import netlist
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : End build routing graph; 0.602798s wall, 0.515625s user + 0.109375s system = 0.625000s CPU (103.7%)

PHY-1001 : Build lut bridge;  0.085878s wall, 0.046875s user + 0.031250s system = 0.078125s CPU (91.0%)

PHY-1001 : Generate nets ...
PHY-1001 : net clk_dup_1 will be routed on clock mesh
PHY-1001 : net phy1_rgmii_rx_clk_dup_1 will be routed on clock mesh
PHY-1001 : net frame_read_write_m0/read_buf/clkw will be routed on clock mesh
PHY-1001 : clock net u_ov5640_dri/u_i2c_dr/dri_clk_syn_4 will be merged with clock u_ov5640_dri/u_i2c_dr/dri_clk
PHY-1001 : clock net frame_read_write_m0/write_clk_syn_4 will be merged with clock frame_read_write_m0/write_clk
PHY-1001 : clock net cam_pclk_syn_4 will be merged with clock cam_pclk_dup_1
PHY-1001 : clock net sd_card_bmp_m0/bmp_read_m0/clk will be merged with clock sys_pll_m0/clk0_buf
PHY-1001 : clock net u_clk_gen/u_pll_0/clk0_out will be merged with clock u_clk_gen/u_pll_0/clk0_buf
PHY-1001 : clock net u_rx_fifo/wr_clk will be merged with clock u_temac/u1_rgmii_interface/rgmii_rxc
PHY-1001 : clock net u_rx_pll/clk0_out will be merged with clock u_rx_pll/clk0_buf
PHY-1001 : net u_sdram/u2_ram/SDRAM_CLK will be routed on clock mesh
PHY-1001 : net u_temac/gtx_clk will be routed on clock mesh
PHY-1001 : net u_temac/u1_rgmii_interface/rgmii_txc_ddr/clk will be routed on clock mesh
PHY-1001 : eco open net = 0
PHY-1001 : 234 feed throughs used by 173 nets
RUN-1001 : Import phy database
RUN-1001 : Import timing constraints
RUN-1001 : Import IO constraints
RUN-1001 : Import Inst constraints
RUN-1001 : Import ChipWatcher
RUN-1001 : Import design success TD_VERSION=6.2.168116 , DB_VERSION=46207
RUN-1003 : finish command "import_db C:/Users/Lenovo/Desktop/q3_q4/q3q4/q4_Runs/phy_1/q4_pr.db" in  4.014498s wall, 3.625000s user + 0.734375s system = 4.359375s CPU (108.6%)

RUN-1004 : used memory is 822 MB, reserved memory is 789 MB, peak memory is 859 MB
RUN-1002 : start command "commit_param -step design"
RUN-1001 : Print Global Property
RUN-1001 : --------------------------------------------------------
RUN-1001 :   Parameters   |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------
RUN-1001 :   enable_seed  |    off     |       off        |        
RUN-1001 :     message    |  standard  |     standard     |        
RUN-1001 :   qor_monitor  |     on     |        on        |        
RUN-1001 :   syn_ip_flow  |    off     |       off        |        
RUN-1001 :     thread     |    auto    |       auto       |        
RUN-1001 : --------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : ----------------------------------------------------------------
RUN-1001 :       Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : ----------------------------------------------------------------
RUN-1001 :   default_reg_initial  |    auto    |       auto       |        
RUN-1001 :    hdl_warning_level   |   normal   |      normal      |        
RUN-1001 : ----------------------------------------------------------------
HDL-1007 : analyze verilog file src/video_define.v
HDL-1007 : analyze verilog file src/sdram_r/sdram_para.v
HDL-1007 : analyze verilog file src/sdram/enc_file/global_def.v
HDL-1007 : analyze verilog file ../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/TEMAC_CORE/RTL/mac_core_aead6cd6dadd.v
HDL-1007 : analyze verilog file ../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v
HDL-5007 WARNING: column 1032 exceeds maximum value 1023 in ../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(30)
HDL-1007 : back to file '../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v' in ../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(86)
HDL-5007 WARNING: event expressions must result in a singular type in ../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(3001)
HDL-1007 : undeclared symbol '**', assumed default net type '**' in ../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(5050)
HDL-1007 : undeclared symbol '**', assumed default net type '**' in ../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(5458)
HDL-5007 WARNING: column 1035 exceeds maximum value 1023 in ../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(6001)
HDL-1007 : back to file '../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v' in ../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(260)
HDL-1007 : analyze verilog file ../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/TEMAC_CORE/TEMAC_CORE.v
HDL-1007 : analyze verilog file ../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/pll_gen.v
HDL-1007 : undeclared symbol 'pll_gen_open0', assumed default net type 'wire' in ../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/pll_gen.v(99)
HDL-1007 : undeclared symbol 'pll_gen_open8', assumed default net type 'wire' in ../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/pll_gen.v(105)
HDL-1007 : undeclared symbol 'pll_gen_open7', assumed default net type 'wire' in ../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/pll_gen.v(105)
HDL-1007 : undeclared symbol 'pll_gen_open6', assumed default net type 'wire' in ../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/pll_gen.v(105)
HDL-1007 : undeclared symbol 'pll_gen_open5', assumed default net type 'wire' in ../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/pll_gen.v(105)
HDL-1007 : undeclared symbol 'pll_gen_open4', assumed default net type 'wire' in ../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/pll_gen.v(105)
HDL-1007 : undeclared symbol 'pll_gen_open3', assumed default net type 'wire' in ../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/pll_gen.v(105)
HDL-1007 : undeclared symbol 'pll_gen_open2', assumed default net type 'wire' in ../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/pll_gen.v(105)
HDL-1007 : undeclared symbol 'pll_gen_open1', assumed default net type 'wire' in ../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/pll_gen.v(105)
HDL-1007 : analyze verilog file ../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/rx_pll.v
HDL-1007 : undeclared symbol 'open', assumed default net type 'wire' in ../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/rx_pll.v(78)
HDL-1007 : analyze verilog file ../../HXEG420_lab_ex/lab_ex_5_HX4S20_OV5640/al_ip/afifo_16_32_256.v
HDL-1007 : analyze verilog file ../../HXEG420_lab_ex/lab_ex_5_HX4S20_OV5640/al_ip/afifo_32_16_256.v
HDL-1007 : analyze verilog file ../../HXEG420_lab_ex/lab_ex_5_HX4S20_OV5640/al_ip/video_pll.v
HDL-1007 : undeclared symbol 'open', assumed default net type 'wire' in ../../HXEG420_lab_ex/lab_ex_5_HX4S20_OV5640/al_ip/video_pll.v(70)
HDL-1007 : analyze verilog file ../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/sys_pll.v
HDL-1007 : undeclared symbol 'open', assumed default net type 'wire' in ../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/sys_pll.v(77)
HDL-1007 : analyze verilog file src/color_bar.v
HDL-1007 : analyze included file src/video_define.v in src/color_bar.v(2)
HDL-1007 : back to file 'src/color_bar.v' in src/color_bar.v(2)
HDL-1007 : analyze verilog file src/frame_fifo_read.v
HDL-1007 : analyze verilog file src/frame_fifo_write.v
HDL-1007 : analyze verilog file src/video_timing_data.v
HDL-1007 : analyze verilog file src/sdram/enc_file/sdr_as_ram.enc.v
HDL-1007 : back to file 'src/sdram/enc_file/sdr_as_ram.enc.v' in src/sdram/enc_file/sdr_as_ram.enc.v(45)
HDL-1007 : analyze verilog file src/sdram/enc_file/sdr_wrrd.enc.v
HDL-5007 WARNING: concatenation with an unsized literal will be treated as 32 bits in src/sdram/enc_file/sdr_wrrd.enc.v(283)
HDL-1007 : back to file 'src/sdram/enc_file/sdr_wrrd.enc.v' in src/sdram/enc_file/sdr_wrrd.enc.v(19)
HDL-1007 : analyze verilog file src/sdram/sdram.v
HDL-1007 : analyze included file ./src/sdram/enc_file/global_def.v in src/sdram/sdram.v(10)
HDL-1007 : back to file 'src/sdram/sdram.v' in src/sdram/sdram.v(10)
HDL-1007 : undeclared symbol 'SDR_CKE', assumed default net type 'wire' in src/sdram/sdram.v(89)
HDL-1007 : analyze verilog file src/frame_read_write.v
HDL-1007 : analyze verilog file src/video_delay.v
HDL-1007 : analyze VHDL file src/hdmi/enc_file/DVITransmitter.enc.vhd
HDL-1007 : analyze entity dvitransmitter in src/hdmi/enc_file/DVITransmitter.enc.vhd(13)
HDL-1007 : analyze architecture ** in src/hdmi/enc_file/DVITransmitter.enc.vhd(2)
HDL-1007 : analyze VHDL file src/hdmi/enc_file/SerializerN_1_lvds.enc.vhd
HDL-1007 : analyze entity ** in src/hdmi/enc_file/SerializerN_1_lvds.enc.vhd(12)
HDL-1007 : analyze architecture ** in src/hdmi/enc_file/SerializerN_1_lvds.enc.vhd(25)
HDL-1007 : analyze VHDL file src/hdmi/enc_file/SerializerN_1_lvds_dat.enc.vhd
HDL-1007 : analyze entity ** in src/hdmi/enc_file/SerializerN_1_lvds_dat.enc.vhd(14)
HDL-1007 : analyze architecture ** in src/hdmi/enc_file/SerializerN_1_lvds_dat.enc.vhd(28)
HDL-1007 : analyze VHDL file src/hdmi/enc_file/TMDSEncoder.enc.vhd
HDL-1007 : analyze entity ** in src/hdmi/enc_file/TMDSEncoder.enc.vhd(13)
HDL-1007 : analyze architecture ** in src/hdmi/enc_file/TMDSEncoder.enc.vhd(24)
HDL-1007 : analyze verilog file src/hdmi/enc_file/video_tpg_1024768.enc.v
HDL-5007 WARNING: literal value ** truncated to fit in ** bits in src/hdmi/enc_file/video_tpg_1024768.enc.v(231)
HDL-1007 : back to file 'src/hdmi/enc_file/video_tpg_1024768.enc.v' in src/hdmi/enc_file/video_tpg_1024768.enc.v(1)
HDL-1007 : analyze verilog file src/hdmi/enc_file/video_tpg_1080p.enc.v
HDL-1007 : back to file 'src/hdmi/enc_file/video_tpg_1080p.enc.v' in src/hdmi/enc_file/video_tpg_1080p.enc.v(1)
HDL-1007 : analyze verilog file src/hdmi/enc_file/video_tpg_12801024p.enc.v
HDL-1007 : back to file 'src/hdmi/enc_file/video_tpg_12801024p.enc.v' in src/hdmi/enc_file/video_tpg_12801024p.enc.v(1)
HDL-1007 : analyze verilog file src/hdmi/enc_file/video_tpg_1280800.enc.v
HDL-5007 WARNING: literal value ** truncated to fit in ** bits in src/hdmi/enc_file/video_tpg_1280800.enc.v(233)
HDL-1007 : back to file 'src/hdmi/enc_file/video_tpg_1280800.enc.v' in src/hdmi/enc_file/video_tpg_1280800.enc.v(1)
HDL-1007 : analyze verilog file src/hdmi/enc_file/video_tpg_16801050p.enc.v
HDL-1007 : back to file 'src/hdmi/enc_file/video_tpg_16801050p.enc.v' in src/hdmi/enc_file/video_tpg_16801050p.enc.v(1)
HDL-1007 : analyze verilog file src/hdmi/enc_file/video_tpg_800600.enc.v
HDL-1007 : back to file 'src/hdmi/enc_file/video_tpg_800600.enc.v' in src/hdmi/enc_file/video_tpg_800600.enc.v(1)
HDL-1007 : analyze VHDL file src/hdmi/hdmi_tx.vhd
HDL-1007 : analyze entity hdmi_tx in src/hdmi/hdmi_tx.vhd(11)
HDL-1007 : analyze architecture behavioral in src/hdmi/hdmi_tx.vhd(33)
HDL-1007 : analyze verilog file src/sdram/enc_file/sdr_init_ref.enc.v
HDL-1007 : analyze included file ./src/sdram/enc_file/global_def.v in src/sdram/enc_file/sdr_init_ref.enc.v(11)
HDL-1007 : back to file 'src/sdram/enc_file/sdr_init_ref.enc.v' in src/sdram/enc_file/sdr_init_ref.enc.v(11)
HDL-1007 : undeclared symbol '**', assumed default net type '**' in src/sdram/enc_file/sdr_init_ref.enc.v(57)
HDL-1007 : back to file 'src/sdram/enc_file/sdr_init_ref.enc.v' in src/sdram/enc_file/sdr_init_ref.enc.v(149)
HDL-5007 WARNING: concatenation with an unsized literal will be treated as 32 bits in src/sdram/enc_file/sdr_init_ref.enc.v(47)
HDL-1007 : analyze verilog file src/ov5640/cmos_capture_data.v
HDL-1007 : analyze verilog file src/ov5640/i2c_dri.v
HDL-1007 : analyze verilog file src/ov5640/i2c_ov5640_rgb565_cfg.v
HDL-1007 : analyze verilog file src/ov5640/ov5640_dri.v
HDL-1007 : analyze verilog file src/ov5640/ov5640_delay.v
HDL-1007 : analyze verilog file import/udp_cam_ctrl.v
HDL-1007 : analyze verilog file import/clk_gen_rst_gen.v
HDL-1007 : analyze verilog file import/div_clk_gen.v
HDL-1007 : analyze verilog file import/IDDR.v
HDL-1007 : analyze verilog file import/ODDR.v
HDL-1007 : analyze verilog file import/RAMB16_S9_S9.v
HDL-1007 : undeclared symbol 'open', assumed default net type 'wire' in import/RAMB16_S9_S9.v(109)
HDL-1007 : analyze verilog file import/rgmii_interface.v
HDL-1007 : analyze verilog file import/rx_client_fifo.v
HDL-5370 WARNING: parameter 'WAIT_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in import/rx_client_fifo.v(49)
HDL-5370 WARNING: parameter 'QUEUE1_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in import/rx_client_fifo.v(50)
HDL-5370 WARNING: parameter 'QUEUE2_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in import/rx_client_fifo.v(51)
HDL-5370 WARNING: parameter 'QUEUE3_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in import/rx_client_fifo.v(52)
HDL-5370 WARNING: parameter 'QUEUE_SOF_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in import/rx_client_fifo.v(53)
HDL-5370 WARNING: parameter 'SOF_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in import/rx_client_fifo.v(54)
HDL-5370 WARNING: parameter 'DATA_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in import/rx_client_fifo.v(55)
HDL-5370 WARNING: parameter 'EOF_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in import/rx_client_fifo.v(56)
HDL-5370 WARNING: parameter 'IDLE_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in import/rx_client_fifo.v(62)
HDL-5370 WARNING: parameter 'FRAME_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in import/rx_client_fifo.v(63)
HDL-5370 Similar messages will be suppressed.
HDL-1007 : analyze verilog file import/temac_block.v
HDL-1007 : analyze verilog file import/temac_clk_gen.v
HDL-1007 : analyze verilog file import/tx_client_fifo.v
HDL-5370 WARNING: parameter 'IDLE_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in import/tx_client_fifo.v(53)
HDL-5370 WARNING: parameter 'QUEUE1_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in import/tx_client_fifo.v(54)
HDL-5370 WARNING: parameter 'QUEUE2_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in import/tx_client_fifo.v(55)
HDL-5370 WARNING: parameter 'QUEUE3_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in import/tx_client_fifo.v(56)
HDL-5370 WARNING: parameter 'QUEUE_ACK_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in import/tx_client_fifo.v(57)
HDL-5370 WARNING: parameter 'WAIT_ACK_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in import/tx_client_fifo.v(58)
HDL-5370 WARNING: parameter 'FRAME_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in import/tx_client_fifo.v(59)
HDL-5370 WARNING: parameter 'DROP_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in import/tx_client_fifo.v(60)
HDL-5370 WARNING: parameter 'RETRANSMIT_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in import/tx_client_fifo.v(61)
HDL-5370 WARNING: parameter 'WAIT_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in import/tx_client_fifo.v(67)
HDL-5370 Similar messages will be suppressed.
HDL-1007 : analyze verilog file import/tx_clk_en_gen.v
HDL-1007 : analyze verilog file import/udp_data_tpg.v
HDL-1007 : analyze verilog file import/udp_ip_protocol_stack_merge.enc.v
HDL-1007 : back to file 'import/udp_ip_protocol_stack_merge.enc.v' in import/udp_ip_protocol_stack_merge.enc.v(56)
HDL-1007 : undeclared symbol '**', assumed default net type '**' in import/udp_ip_protocol_stack_merge.enc.v(2638)
HDL-1007 : back to file 'import/udp_ip_protocol_stack_merge.enc.v' in import/udp_ip_protocol_stack_merge.enc.v(420)
HDL-1007 : analyze verilog file import/udp_loopback.v
HDL-1007 : analyze verilog file ../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/src/ax_debounce.v
HDL-1007 : analyze verilog file ../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/src/bmp_read.v
HDL-1007 : analyze verilog file ../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/src/sd_card_bmp.v
HDL-1007 : analyze verilog file ../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/src/seg_decoder.v
HDL-1007 : analyze verilog file ../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/src/seg_scan.v
HDL-1007 : analyze verilog file import/sd_card_cmd.v
HDL-1007 : analyze verilog file import/sd_card_sec_read_write.v
HDL-1007 : analyze verilog file import/sd_card_top.v
HDL-1007 : analyze verilog file import/spi_master.v
HDL-1007 : analyze verilog file ../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/afifo_16_32_256.v
HDL-7201 CRITICAL-WARNING: overwrite current module 'wfifo_32_32_512' in ../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/afifo_16_32_256.v(13)
HDL-7307 CRITICAL-WARNING: previous definition of design element module 'wfifo_32_32_512' is here. This is because multiple modules(values) with the same name are defined. Please consider rewriting code in ../../HXEG420_lab_ex/lab_ex_5_HX4S20_OV5640/al_ip/afifo_16_32_256.v(13)
HDL-7201 CRITICAL-WARNING: overwrite current module 'fifo_cross_domain_addr_process_al_wfifo_32_32_512' in ../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/afifo_16_32_256.v(250)
HDL-7307 CRITICAL-WARNING: previous definition of design element module 'fifo_cross_domain_addr_process_al_wfifo_32_32_512' is here. This is because multiple modules(values) with the same name are defined. Please consider rewriting code in ../../HXEG420_lab_ex/lab_ex_5_HX4S20_OV5640/al_ip/afifo_16_32_256.v(250)
HDL-7201 CRITICAL-WARNING: overwrite current module 'ram_infer_wfifo_32_32_512' in ../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/afifo_16_32_256.v(333)
HDL-7307 CRITICAL-WARNING: previous definition of design element module 'ram_infer_wfifo_32_32_512' is here. This is because multiple modules(values) with the same name are defined. Please consider rewriting code in ../../HXEG420_lab_ex/lab_ex_5_HX4S20_OV5640/al_ip/afifo_16_32_256.v(333)
HDL-1007 : analyze verilog file ../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/afifo_16_256.v
HDL-1007 : analyze verilog file ../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/afifo_16_256_sim.v
HDL-1007 : undeclared symbol 'open_n51', assumed default net type 'wire' in ../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/afifo_16_256_sim.v(1387)
HDL-1007 : undeclared symbol 'open_n52', assumed default net type 'wire' in ../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/afifo_16_256_sim.v(1387)
HDL-1007 : undeclared symbol 'open_n53', assumed default net type 'wire' in ../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/afifo_16_256_sim.v(1389)
HDL-1007 : undeclared symbol 'open_n54', assumed default net type 'wire' in ../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/afifo_16_256_sim.v(1389)
HDL-1007 : undeclared symbol 'open_n59', assumed default net type 'wire' in ../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/afifo_16_256_sim.v(1393)
HDL-1007 : undeclared symbol 'open_n60', assumed default net type 'wire' in ../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/afifo_16_256_sim.v(1393)
HDL-1007 : undeclared symbol 'open_n63', assumed default net type 'wire' in ../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/afifo_16_256_sim.v(1434)
HDL-1007 : undeclared symbol 'open_n64', assumed default net type 'wire' in ../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/afifo_16_256_sim.v(1497)
HDL-1007 : undeclared symbol 'open_n67', assumed default net type 'wire' in ../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/afifo_16_256_sim.v(1502)
HDL-1007 : undeclared symbol 'open_n68', assumed default net type 'wire' in ../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/afifo_16_256_sim.v(1565)
HDL-1007 : analyze verilog file ../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/afifo_32_16_256.v
HDL-7201 CRITICAL-WARNING: overwrite current module 'rfifo_32_32_512' in ../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/afifo_32_16_256.v(13)
HDL-7307 CRITICAL-WARNING: previous definition of design element module 'rfifo_32_32_512' is here. This is because multiple modules(values) with the same name are defined. Please consider rewriting code in ../../HXEG420_lab_ex/lab_ex_5_HX4S20_OV5640/al_ip/afifo_32_16_256.v(13)
HDL-7201 CRITICAL-WARNING: overwrite current module 'fifo_cross_domain_addr_process_al_rfifo_32_32_512' in ../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/afifo_32_16_256.v(250)
HDL-7307 CRITICAL-WARNING: previous definition of design element module 'fifo_cross_domain_addr_process_al_rfifo_32_32_512' is here. This is because multiple modules(values) with the same name are defined. Please consider rewriting code in ../../HXEG420_lab_ex/lab_ex_5_HX4S20_OV5640/al_ip/afifo_32_16_256.v(250)
HDL-7201 CRITICAL-WARNING: overwrite current module 'ram_infer_rfifo_32_32_512' in ../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/afifo_32_16_256.v(333)
HDL-7307 CRITICAL-WARNING: previous definition of design element module 'ram_infer_rfifo_32_32_512' is here. This is because multiple modules(values) with the same name are defined. Please consider rewriting code in ../../HXEG420_lab_ex/lab_ex_5_HX4S20_OV5640/al_ip/afifo_32_16_256.v(333)
HDL-1007 : analyze verilog file ../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/video_pll.v
HDL-1007 : undeclared symbol 'open', assumed default net type 'wire' in ../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/video_pll.v(70)
HDL-7201 CRITICAL-WARNING: overwrite current module 'video_pll' in ../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/video_pll.v(23)
HDL-7307 CRITICAL-WARNING: previous definition of design element module 'video_pll' is here. This is because multiple modules(values) with the same name are defined. Please consider rewriting code in ../../HXEG420_lab_ex/lab_ex_5_HX4S20_OV5640/al_ip/video_pll.v(23)
HDL-1007 : analyze verilog file import/cmos_capture_data.v
HDL-7201 CRITICAL-WARNING: overwrite current module 'cmos_capture_data' in import/cmos_capture_data.v(23)
HDL-7307 CRITICAL-WARNING: previous definition of design element module 'cmos_capture_data' is here. This is because multiple modules(values) with the same name are defined. Please consider rewriting code in src/ov5640/cmos_capture_data.v(23)
HDL-1007 : analyze verilog file import/i2c_dri.v
HDL-7201 CRITICAL-WARNING: overwrite current module 'i2c_dri' in import/i2c_dri.v(24)
HDL-7307 CRITICAL-WARNING: previous definition of design element module 'i2c_dri' is here. This is because multiple modules(values) with the same name are defined. Please consider rewriting code in src/ov5640/i2c_dri.v(24)
HDL-1007 : analyze verilog file import/i2c_ov5640_rgb565_cfg.v
HDL-7201 CRITICAL-WARNING: overwrite current module 'i2c_ov5640_rgb565_cfg' in import/i2c_ov5640_rgb565_cfg.v(24)
HDL-7307 CRITICAL-WARNING: previous definition of design element module 'i2c_ov5640_rgb565_cfg' is here. This is because multiple modules(values) with the same name are defined. Please consider rewriting code in src/ov5640/i2c_ov5640_rgb565_cfg.v(24)
HDL-1007 : analyze verilog file import/ov5640_delay.v
HDL-7201 CRITICAL-WARNING: overwrite current module 'ov5640_delay' in import/ov5640_delay.v(1)
HDL-7307 CRITICAL-WARNING: previous definition of design element module 'ov5640_delay' is here. This is because multiple modules(values) with the same name are defined. Please consider rewriting code in src/ov5640/ov5640_delay.v(1)
HDL-1007 : analyze verilog file import/ov5640_dri.v
HDL-7201 CRITICAL-WARNING: overwrite current module 'ov5640_dri' in import/ov5640_dri.v(24)
HDL-7307 CRITICAL-WARNING: previous definition of design element module 'ov5640_dri' is here. This is because multiple modules(values) with the same name are defined. Please consider rewriting code in src/ov5640/ov5640_dri.v(24)
HDL-1007 : analyze verilog file import/emboss_process.v
HDL-7201 CRITICAL-WARNING: overwrite current module 'emboss_process' in import/emboss_process.v(5)
HDL-7307 CRITICAL-WARNING: previous definition of design element module 'emboss_process' is here. This is because multiple modules(values) with the same name are defined. Please consider rewriting code in import/udp_cam_ctrl.v(653)
HDL-1007 : analyze verilog file import/line_buffer.v
HDL-7201 CRITICAL-WARNING: overwrite current module 'line_buffer' in import/line_buffer.v(5)
HDL-7307 CRITICAL-WARNING: previous definition of design element module 'line_buffer' is here. This is because multiple modules(values) with the same name are defined. Please consider rewriting code in import/udp_cam_ctrl.v(670)
HDL-1007 : analyze verilog file import/morphology_process.v
HDL-1007 : analyze verilog file import/sobel_process.v
HDL-7201 CRITICAL-WARNING: overwrite current module 'sobel_process' in import/sobel_process.v(7)
HDL-7307 CRITICAL-WARNING: previous definition of design element module 'sobel_process' is here. This is because multiple modules(values) with the same name are defined. Please consider rewriting code in import/udp_cam_ctrl.v(639)
HDL-1007 : analyze verilog file top_dual_udp.v
HDL-5333 WARNING: data object 'video_read_req' is already declared in top_dual_udp.v(401)
HDL-1007 : previous declaration of 'video_read_req' is from here in top_dual_udp.v(333)
HDL-5007 WARNING: second declaration of 'video_read_req' is ignored in top_dual_udp.v(401)
HDL-5333 WARNING: data object 'video_read_req_ack' is already declared in top_dual_udp.v(402)
HDL-1007 : previous declaration of 'video_read_req_ack' is from here in top_dual_udp.v(334)
HDL-5007 WARNING: second declaration of 'video_read_req_ack' is ignored in top_dual_udp.v(402)
HDL-5333 WARNING: data object 'video_read_en' is already declared in top_dual_udp.v(403)
HDL-1007 : previous declaration of 'video_read_en' is from here in top_dual_udp.v(335)
HDL-5007 WARNING: second declaration of 'video_read_en' is ignored in top_dual_udp.v(403)
HDL-5333 WARNING: data object 'video_read_data' is already declared in top_dual_udp.v(404)
HDL-1007 : previous declaration of 'video_read_data' is from here in top_dual_udp.v(336)
HDL-5007 WARNING: second declaration of 'video_read_data' is ignored in top_dual_udp.v(404)
HDL-1007 : undeclared symbol 'udp_tx_ready', assumed default net type 'wire' in top_dual_udp.v(427)
HDL-1007 : undeclared symbol 'app_tx_ack', assumed default net type 'wire' in top_dual_udp.v(428)
HDL-1007 : undeclared symbol 'app_tx_data_request', assumed default net type 'wire' in top_dual_udp.v(452)
HDL-1007 : undeclared symbol 'app_tx_data_valid', assumed default net type 'wire' in top_dual_udp.v(453)
HDL-1007 : undeclared symbol 'app_tx_data', assumed default net type 'wire' in top_dual_udp.v(454)
HDL-1007 : undeclared symbol 'udp_data_length', assumed default net type 'wire' in top_dual_udp.v(455)
HDL-7225 CRITICAL-WARNING: 'udp_tx_ready' is already implicitly declared on line 427 in top_dual_udp.v(460)
HDL-7225 CRITICAL-WARNING: 'app_tx_ack' is already implicitly declared on line 428 in top_dual_udp.v(461)
HDL-7225 CRITICAL-WARNING: 'app_tx_data_request' is already implicitly declared on line 452 in top_dual_udp.v(462)
HDL-7225 CRITICAL-WARNING: 'app_tx_data_valid' is already implicitly declared on line 453 in top_dual_udp.v(463)
HDL-7225 CRITICAL-WARNING: 'app_tx_data' is already implicitly declared on line 454 in top_dual_udp.v(464)
HDL-7225 CRITICAL-WARNING: 'udp_data_length' is already implicitly declared on line 455 in top_dual_udp.v(465)
HDL-1007 : analyze verilog file udp_cam_ctrl_tf.v
PRJ-1412 : reset_run syn_1 phy_1.
PRJ-1409 : launch_runs syn_1 phy_1  -jobs 6.
PRJ-1410 : Run syn_1 success.
RUN-1002 : start command "save_best_bits"
PRJ-1424 : The implemented result of phy_1 is saved as best result.
PRJ-1410 : Run phy_1 success.
RUN-1002 : start command "import_db C:/Users/Lenovo/Desktop/q3_q4/q3q4/q4_Runs/phy_1/q4_pr.db"
RUN-1001 : Importing database generated by Tang Dynasty, V6.2.168116.
RUN-1001 : Database version number 46207
RUN-1001 : Import flow parameters
RUN-1001 : Import netlist
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : End build routing graph; 0.479501s wall, 0.468750s user + 0.078125s system = 0.546875s CPU (114.1%)

PHY-1001 : Build lut bridge;  0.054309s wall, 0.046875s user + 0.000000s system = 0.046875s CPU (86.3%)

PHY-1001 : Generate nets ...
PHY-1001 : net clk_dup_1 will be routed on clock mesh
PHY-1001 : net phy1_rgmii_rx_clk_dup_1 will be routed on clock mesh
PHY-1001 : net frame_read_write_m0/read_buf/clkw will be routed on clock mesh
PHY-1001 : clock net u_ov5640_dri/u_i2c_dr/dri_clk_syn_4 will be merged with clock u_ov5640_dri/u_i2c_dr/dri_clk
PHY-1001 : clock net frame_read_write_m0/write_clk_syn_4 will be merged with clock frame_read_write_m0/write_clk
PHY-1001 : clock net cam_pclk_syn_4 will be merged with clock cam_pclk_dup_1
PHY-1001 : clock net sd_card_bmp_m0/bmp_read_m0/clk will be merged with clock sys_pll_m0/clk0_buf
PHY-1001 : clock net u_clk_gen/u_pll_0/clk0_out will be merged with clock u_clk_gen/u_pll_0/clk0_buf
PHY-1001 : clock net u_rx_fifo/wr_clk will be merged with clock u_temac/u1_rgmii_interface/rgmii_rxc
PHY-1001 : clock net u_rx_pll/clk0_out will be merged with clock u_rx_pll/clk0_buf
PHY-1001 : net u_sdram/u2_ram/SDRAM_CLK will be routed on clock mesh
PHY-1001 : net u_temac/gtx_clk will be routed on clock mesh
PHY-1001 : net u_temac/u1_rgmii_interface/rgmii_txc_ddr/clk will be routed on clock mesh
PHY-1001 : eco open net = 0
PHY-1001 : 284 feed throughs used by 168 nets
RUN-1001 : Import phy database
RUN-1001 : Import timing constraints
RUN-1001 : Import IO constraints
RUN-1001 : Import Inst constraints
RUN-1001 : Import ChipWatcher
RUN-1001 : Import design success TD_VERSION=6.2.168116 , DB_VERSION=46207
RUN-1003 : finish command "import_db C:/Users/Lenovo/Desktop/q3_q4/q3q4/q4_Runs/phy_1/q4_pr.db" in  3.523865s wall, 3.203125s user + 0.671875s system = 3.875000s CPU (110.0%)

RUN-1004 : used memory is 822 MB, reserved memory is 789 MB, peak memory is 859 MB
RUN-1002 : start command "commit_param -step design"
RUN-1001 : Print Global Property
RUN-1001 : --------------------------------------------------------
RUN-1001 :   Parameters   |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------
RUN-1001 :   enable_seed  |    off     |       off        |        
RUN-1001 :     message    |  standard  |     standard     |        
RUN-1001 :   qor_monitor  |     on     |        on        |        
RUN-1001 :   syn_ip_flow  |    off     |       off        |        
RUN-1001 :     thread     |    auto    |       auto       |        
RUN-1001 : --------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : ----------------------------------------------------------------
RUN-1001 :       Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : ----------------------------------------------------------------
RUN-1001 :   default_reg_initial  |    auto    |       auto       |        
RUN-1001 :    hdl_warning_level   |   normal   |      normal      |        
RUN-1001 : ----------------------------------------------------------------
HDL-1007 : analyze verilog file src/video_define.v
HDL-1007 : analyze verilog file src/sdram_r/sdram_para.v
HDL-1007 : analyze verilog file src/sdram/enc_file/global_def.v
HDL-1007 : analyze verilog file ../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/TEMAC_CORE/RTL/mac_core_aead6cd6dadd.v
HDL-1007 : analyze verilog file ../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v
HDL-5007 WARNING: column 1032 exceeds maximum value 1023 in ../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(30)
HDL-1007 : back to file '../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v' in ../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(86)
HDL-5007 WARNING: event expressions must result in a singular type in ../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(3001)
HDL-1007 : undeclared symbol '**', assumed default net type '**' in ../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(5050)
HDL-1007 : undeclared symbol '**', assumed default net type '**' in ../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(5458)
HDL-5007 WARNING: column 1035 exceeds maximum value 1023 in ../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(6001)
HDL-1007 : back to file '../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v' in ../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(260)
HDL-1007 : analyze verilog file ../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/TEMAC_CORE/TEMAC_CORE.v
HDL-1007 : analyze verilog file ../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/pll_gen.v
HDL-1007 : undeclared symbol 'pll_gen_open0', assumed default net type 'wire' in ../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/pll_gen.v(99)
HDL-1007 : undeclared symbol 'pll_gen_open8', assumed default net type 'wire' in ../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/pll_gen.v(105)
HDL-1007 : undeclared symbol 'pll_gen_open7', assumed default net type 'wire' in ../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/pll_gen.v(105)
HDL-1007 : undeclared symbol 'pll_gen_open6', assumed default net type 'wire' in ../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/pll_gen.v(105)
HDL-1007 : undeclared symbol 'pll_gen_open5', assumed default net type 'wire' in ../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/pll_gen.v(105)
HDL-1007 : undeclared symbol 'pll_gen_open4', assumed default net type 'wire' in ../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/pll_gen.v(105)
HDL-1007 : undeclared symbol 'pll_gen_open3', assumed default net type 'wire' in ../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/pll_gen.v(105)
HDL-1007 : undeclared symbol 'pll_gen_open2', assumed default net type 'wire' in ../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/pll_gen.v(105)
HDL-1007 : undeclared symbol 'pll_gen_open1', assumed default net type 'wire' in ../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/pll_gen.v(105)
HDL-1007 : analyze verilog file ../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/rx_pll.v
HDL-1007 : undeclared symbol 'open', assumed default net type 'wire' in ../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/rx_pll.v(78)
HDL-1007 : analyze verilog file ../../HXEG420_lab_ex/lab_ex_5_HX4S20_OV5640/al_ip/afifo_16_32_256.v
HDL-1007 : analyze verilog file ../../HXEG420_lab_ex/lab_ex_5_HX4S20_OV5640/al_ip/afifo_32_16_256.v
HDL-1007 : analyze verilog file ../../HXEG420_lab_ex/lab_ex_5_HX4S20_OV5640/al_ip/video_pll.v
HDL-1007 : undeclared symbol 'open', assumed default net type 'wire' in ../../HXEG420_lab_ex/lab_ex_5_HX4S20_OV5640/al_ip/video_pll.v(70)
HDL-1007 : analyze verilog file ../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/sys_pll.v
HDL-1007 : undeclared symbol 'open', assumed default net type 'wire' in ../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/sys_pll.v(77)
HDL-1007 : analyze verilog file src/color_bar.v
HDL-1007 : analyze included file src/video_define.v in src/color_bar.v(2)
HDL-1007 : back to file 'src/color_bar.v' in src/color_bar.v(2)
HDL-1007 : analyze verilog file src/frame_fifo_read.v
HDL-1007 : analyze verilog file src/frame_fifo_write.v
HDL-1007 : analyze verilog file src/video_timing_data.v
HDL-1007 : analyze verilog file src/sdram/enc_file/sdr_as_ram.enc.v
HDL-1007 : back to file 'src/sdram/enc_file/sdr_as_ram.enc.v' in src/sdram/enc_file/sdr_as_ram.enc.v(45)
HDL-1007 : analyze verilog file src/sdram/enc_file/sdr_wrrd.enc.v
HDL-5007 WARNING: concatenation with an unsized literal will be treated as 32 bits in src/sdram/enc_file/sdr_wrrd.enc.v(283)
HDL-1007 : back to file 'src/sdram/enc_file/sdr_wrrd.enc.v' in src/sdram/enc_file/sdr_wrrd.enc.v(19)
HDL-1007 : analyze verilog file src/sdram/sdram.v
HDL-1007 : analyze included file ./src/sdram/enc_file/global_def.v in src/sdram/sdram.v(10)
HDL-1007 : back to file 'src/sdram/sdram.v' in src/sdram/sdram.v(10)
HDL-1007 : undeclared symbol 'SDR_CKE', assumed default net type 'wire' in src/sdram/sdram.v(89)
HDL-1007 : analyze verilog file src/frame_read_write.v
HDL-1007 : analyze verilog file src/video_delay.v
HDL-1007 : analyze VHDL file src/hdmi/enc_file/DVITransmitter.enc.vhd
HDL-1007 : analyze entity dvitransmitter in src/hdmi/enc_file/DVITransmitter.enc.vhd(13)
HDL-1007 : analyze architecture ** in src/hdmi/enc_file/DVITransmitter.enc.vhd(2)
HDL-1007 : analyze VHDL file src/hdmi/enc_file/SerializerN_1_lvds.enc.vhd
HDL-1007 : analyze entity ** in src/hdmi/enc_file/SerializerN_1_lvds.enc.vhd(12)
HDL-1007 : analyze architecture ** in src/hdmi/enc_file/SerializerN_1_lvds.enc.vhd(25)
HDL-1007 : analyze VHDL file src/hdmi/enc_file/SerializerN_1_lvds_dat.enc.vhd
HDL-1007 : analyze entity ** in src/hdmi/enc_file/SerializerN_1_lvds_dat.enc.vhd(14)
HDL-1007 : analyze architecture ** in src/hdmi/enc_file/SerializerN_1_lvds_dat.enc.vhd(28)
HDL-1007 : analyze VHDL file src/hdmi/enc_file/TMDSEncoder.enc.vhd
HDL-1007 : analyze entity ** in src/hdmi/enc_file/TMDSEncoder.enc.vhd(13)
HDL-1007 : analyze architecture ** in src/hdmi/enc_file/TMDSEncoder.enc.vhd(24)
HDL-1007 : analyze verilog file src/hdmi/enc_file/video_tpg_1024768.enc.v
HDL-5007 WARNING: literal value ** truncated to fit in ** bits in src/hdmi/enc_file/video_tpg_1024768.enc.v(231)
HDL-1007 : back to file 'src/hdmi/enc_file/video_tpg_1024768.enc.v' in src/hdmi/enc_file/video_tpg_1024768.enc.v(1)
HDL-1007 : analyze verilog file src/hdmi/enc_file/video_tpg_1080p.enc.v
HDL-1007 : back to file 'src/hdmi/enc_file/video_tpg_1080p.enc.v' in src/hdmi/enc_file/video_tpg_1080p.enc.v(1)
HDL-1007 : analyze verilog file src/hdmi/enc_file/video_tpg_12801024p.enc.v
HDL-1007 : back to file 'src/hdmi/enc_file/video_tpg_12801024p.enc.v' in src/hdmi/enc_file/video_tpg_12801024p.enc.v(1)
HDL-1007 : analyze verilog file src/hdmi/enc_file/video_tpg_1280800.enc.v
HDL-5007 WARNING: literal value ** truncated to fit in ** bits in src/hdmi/enc_file/video_tpg_1280800.enc.v(233)
HDL-1007 : back to file 'src/hdmi/enc_file/video_tpg_1280800.enc.v' in src/hdmi/enc_file/video_tpg_1280800.enc.v(1)
HDL-1007 : analyze verilog file src/hdmi/enc_file/video_tpg_16801050p.enc.v
HDL-1007 : back to file 'src/hdmi/enc_file/video_tpg_16801050p.enc.v' in src/hdmi/enc_file/video_tpg_16801050p.enc.v(1)
HDL-1007 : analyze verilog file src/hdmi/enc_file/video_tpg_800600.enc.v
HDL-1007 : back to file 'src/hdmi/enc_file/video_tpg_800600.enc.v' in src/hdmi/enc_file/video_tpg_800600.enc.v(1)
HDL-1007 : analyze VHDL file src/hdmi/hdmi_tx.vhd
HDL-1007 : analyze entity hdmi_tx in src/hdmi/hdmi_tx.vhd(11)
HDL-1007 : analyze architecture behavioral in src/hdmi/hdmi_tx.vhd(33)
HDL-1007 : analyze verilog file src/sdram/enc_file/sdr_init_ref.enc.v
HDL-1007 : analyze included file ./src/sdram/enc_file/global_def.v in src/sdram/enc_file/sdr_init_ref.enc.v(11)
HDL-1007 : back to file 'src/sdram/enc_file/sdr_init_ref.enc.v' in src/sdram/enc_file/sdr_init_ref.enc.v(11)
HDL-1007 : undeclared symbol '**', assumed default net type '**' in src/sdram/enc_file/sdr_init_ref.enc.v(57)
HDL-1007 : back to file 'src/sdram/enc_file/sdr_init_ref.enc.v' in src/sdram/enc_file/sdr_init_ref.enc.v(149)
HDL-5007 WARNING: concatenation with an unsized literal will be treated as 32 bits in src/sdram/enc_file/sdr_init_ref.enc.v(47)
HDL-1007 : analyze verilog file src/ov5640/cmos_capture_data.v
HDL-1007 : analyze verilog file src/ov5640/i2c_dri.v
HDL-1007 : analyze verilog file src/ov5640/i2c_ov5640_rgb565_cfg.v
HDL-1007 : analyze verilog file src/ov5640/ov5640_dri.v
HDL-1007 : analyze verilog file src/ov5640/ov5640_delay.v
HDL-1007 : analyze verilog file import/udp_cam_ctrl.v
HDL-1007 : analyze verilog file import/clk_gen_rst_gen.v
HDL-1007 : analyze verilog file import/div_clk_gen.v
HDL-1007 : analyze verilog file import/IDDR.v
HDL-1007 : analyze verilog file import/ODDR.v
HDL-1007 : analyze verilog file import/RAMB16_S9_S9.v
HDL-1007 : undeclared symbol 'open', assumed default net type 'wire' in import/RAMB16_S9_S9.v(109)
HDL-1007 : analyze verilog file import/rgmii_interface.v
HDL-1007 : analyze verilog file import/rx_client_fifo.v
HDL-5370 WARNING: parameter 'WAIT_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in import/rx_client_fifo.v(49)
HDL-5370 WARNING: parameter 'QUEUE1_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in import/rx_client_fifo.v(50)
HDL-5370 WARNING: parameter 'QUEUE2_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in import/rx_client_fifo.v(51)
HDL-5370 WARNING: parameter 'QUEUE3_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in import/rx_client_fifo.v(52)
HDL-5370 WARNING: parameter 'QUEUE_SOF_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in import/rx_client_fifo.v(53)
HDL-5370 WARNING: parameter 'SOF_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in import/rx_client_fifo.v(54)
HDL-5370 WARNING: parameter 'DATA_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in import/rx_client_fifo.v(55)
HDL-5370 WARNING: parameter 'EOF_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in import/rx_client_fifo.v(56)
HDL-5370 WARNING: parameter 'IDLE_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in import/rx_client_fifo.v(62)
HDL-5370 WARNING: parameter 'FRAME_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in import/rx_client_fifo.v(63)
HDL-5370 Similar messages will be suppressed.
HDL-1007 : analyze verilog file import/temac_block.v
HDL-1007 : analyze verilog file import/temac_clk_gen.v
HDL-1007 : analyze verilog file import/tx_client_fifo.v
HDL-5370 WARNING: parameter 'IDLE_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in import/tx_client_fifo.v(53)
HDL-5370 WARNING: parameter 'QUEUE1_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in import/tx_client_fifo.v(54)
HDL-5370 WARNING: parameter 'QUEUE2_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in import/tx_client_fifo.v(55)
HDL-5370 WARNING: parameter 'QUEUE3_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in import/tx_client_fifo.v(56)
HDL-5370 WARNING: parameter 'QUEUE_ACK_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in import/tx_client_fifo.v(57)
HDL-5370 WARNING: parameter 'WAIT_ACK_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in import/tx_client_fifo.v(58)
HDL-5370 WARNING: parameter 'FRAME_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in import/tx_client_fifo.v(59)
HDL-5370 WARNING: parameter 'DROP_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in import/tx_client_fifo.v(60)
HDL-5370 WARNING: parameter 'RETRANSMIT_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in import/tx_client_fifo.v(61)
HDL-5370 WARNING: parameter 'WAIT_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in import/tx_client_fifo.v(67)
HDL-5370 Similar messages will be suppressed.
HDL-1007 : analyze verilog file import/tx_clk_en_gen.v
HDL-1007 : analyze verilog file import/udp_data_tpg.v
HDL-1007 : analyze verilog file import/udp_ip_protocol_stack_merge.enc.v
HDL-1007 : back to file 'import/udp_ip_protocol_stack_merge.enc.v' in import/udp_ip_protocol_stack_merge.enc.v(56)
HDL-1007 : undeclared symbol '**', assumed default net type '**' in import/udp_ip_protocol_stack_merge.enc.v(2638)
HDL-1007 : back to file 'import/udp_ip_protocol_stack_merge.enc.v' in import/udp_ip_protocol_stack_merge.enc.v(420)
HDL-1007 : analyze verilog file import/udp_loopback.v
HDL-1007 : analyze verilog file ../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/src/ax_debounce.v
HDL-1007 : analyze verilog file ../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/src/bmp_read.v
HDL-1007 : analyze verilog file ../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/src/sd_card_bmp.v
HDL-1007 : analyze verilog file ../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/src/seg_decoder.v
HDL-1007 : analyze verilog file ../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/src/seg_scan.v
HDL-1007 : analyze verilog file import/sd_card_cmd.v
HDL-1007 : analyze verilog file import/sd_card_sec_read_write.v
HDL-1007 : analyze verilog file import/sd_card_top.v
HDL-1007 : analyze verilog file import/spi_master.v
HDL-1007 : analyze verilog file ../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/afifo_16_32_256.v
HDL-7201 CRITICAL-WARNING: overwrite current module 'wfifo_32_32_512' in ../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/afifo_16_32_256.v(13)
HDL-7307 CRITICAL-WARNING: previous definition of design element module 'wfifo_32_32_512' is here. This is because multiple modules(values) with the same name are defined. Please consider rewriting code in ../../HXEG420_lab_ex/lab_ex_5_HX4S20_OV5640/al_ip/afifo_16_32_256.v(13)
HDL-7201 CRITICAL-WARNING: overwrite current module 'fifo_cross_domain_addr_process_al_wfifo_32_32_512' in ../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/afifo_16_32_256.v(250)
HDL-7307 CRITICAL-WARNING: previous definition of design element module 'fifo_cross_domain_addr_process_al_wfifo_32_32_512' is here. This is because multiple modules(values) with the same name are defined. Please consider rewriting code in ../../HXEG420_lab_ex/lab_ex_5_HX4S20_OV5640/al_ip/afifo_16_32_256.v(250)
HDL-7201 CRITICAL-WARNING: overwrite current module 'ram_infer_wfifo_32_32_512' in ../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/afifo_16_32_256.v(333)
HDL-7307 CRITICAL-WARNING: previous definition of design element module 'ram_infer_wfifo_32_32_512' is here. This is because multiple modules(values) with the same name are defined. Please consider rewriting code in ../../HXEG420_lab_ex/lab_ex_5_HX4S20_OV5640/al_ip/afifo_16_32_256.v(333)
HDL-1007 : analyze verilog file ../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/afifo_16_256.v
HDL-1007 : analyze verilog file ../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/afifo_16_256_sim.v
HDL-1007 : undeclared symbol 'open_n51', assumed default net type 'wire' in ../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/afifo_16_256_sim.v(1387)
HDL-1007 : undeclared symbol 'open_n52', assumed default net type 'wire' in ../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/afifo_16_256_sim.v(1387)
HDL-1007 : undeclared symbol 'open_n53', assumed default net type 'wire' in ../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/afifo_16_256_sim.v(1389)
HDL-1007 : undeclared symbol 'open_n54', assumed default net type 'wire' in ../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/afifo_16_256_sim.v(1389)
HDL-1007 : undeclared symbol 'open_n59', assumed default net type 'wire' in ../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/afifo_16_256_sim.v(1393)
HDL-1007 : undeclared symbol 'open_n60', assumed default net type 'wire' in ../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/afifo_16_256_sim.v(1393)
HDL-1007 : undeclared symbol 'open_n63', assumed default net type 'wire' in ../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/afifo_16_256_sim.v(1434)
HDL-1007 : undeclared symbol 'open_n64', assumed default net type 'wire' in ../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/afifo_16_256_sim.v(1497)
HDL-1007 : undeclared symbol 'open_n67', assumed default net type 'wire' in ../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/afifo_16_256_sim.v(1502)
HDL-1007 : undeclared symbol 'open_n68', assumed default net type 'wire' in ../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/afifo_16_256_sim.v(1565)
HDL-1007 : analyze verilog file ../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/afifo_32_16_256.v
HDL-7201 CRITICAL-WARNING: overwrite current module 'rfifo_32_32_512' in ../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/afifo_32_16_256.v(13)
HDL-7307 CRITICAL-WARNING: previous definition of design element module 'rfifo_32_32_512' is here. This is because multiple modules(values) with the same name are defined. Please consider rewriting code in ../../HXEG420_lab_ex/lab_ex_5_HX4S20_OV5640/al_ip/afifo_32_16_256.v(13)
HDL-7201 CRITICAL-WARNING: overwrite current module 'fifo_cross_domain_addr_process_al_rfifo_32_32_512' in ../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/afifo_32_16_256.v(250)
HDL-7307 CRITICAL-WARNING: previous definition of design element module 'fifo_cross_domain_addr_process_al_rfifo_32_32_512' is here. This is because multiple modules(values) with the same name are defined. Please consider rewriting code in ../../HXEG420_lab_ex/lab_ex_5_HX4S20_OV5640/al_ip/afifo_32_16_256.v(250)
HDL-7201 CRITICAL-WARNING: overwrite current module 'ram_infer_rfifo_32_32_512' in ../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/afifo_32_16_256.v(333)
HDL-7307 CRITICAL-WARNING: previous definition of design element module 'ram_infer_rfifo_32_32_512' is here. This is because multiple modules(values) with the same name are defined. Please consider rewriting code in ../../HXEG420_lab_ex/lab_ex_5_HX4S20_OV5640/al_ip/afifo_32_16_256.v(333)
HDL-1007 : analyze verilog file ../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/video_pll.v
HDL-1007 : undeclared symbol 'open', assumed default net type 'wire' in ../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/video_pll.v(70)
HDL-7201 CRITICAL-WARNING: overwrite current module 'video_pll' in ../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/video_pll.v(23)
HDL-7307 CRITICAL-WARNING: previous definition of design element module 'video_pll' is here. This is because multiple modules(values) with the same name are defined. Please consider rewriting code in ../../HXEG420_lab_ex/lab_ex_5_HX4S20_OV5640/al_ip/video_pll.v(23)
HDL-1007 : analyze verilog file import/cmos_capture_data.v
HDL-7201 CRITICAL-WARNING: overwrite current module 'cmos_capture_data' in import/cmos_capture_data.v(23)
HDL-7307 CRITICAL-WARNING: previous definition of design element module 'cmos_capture_data' is here. This is because multiple modules(values) with the same name are defined. Please consider rewriting code in src/ov5640/cmos_capture_data.v(23)
HDL-1007 : analyze verilog file import/i2c_dri.v
HDL-7201 CRITICAL-WARNING: overwrite current module 'i2c_dri' in import/i2c_dri.v(24)
HDL-7307 CRITICAL-WARNING: previous definition of design element module 'i2c_dri' is here. This is because multiple modules(values) with the same name are defined. Please consider rewriting code in src/ov5640/i2c_dri.v(24)
HDL-1007 : analyze verilog file import/i2c_ov5640_rgb565_cfg.v
HDL-7201 CRITICAL-WARNING: overwrite current module 'i2c_ov5640_rgb565_cfg' in import/i2c_ov5640_rgb565_cfg.v(24)
HDL-7307 CRITICAL-WARNING: previous definition of design element module 'i2c_ov5640_rgb565_cfg' is here. This is because multiple modules(values) with the same name are defined. Please consider rewriting code in src/ov5640/i2c_ov5640_rgb565_cfg.v(24)
HDL-1007 : analyze verilog file import/ov5640_delay.v
HDL-7201 CRITICAL-WARNING: overwrite current module 'ov5640_delay' in import/ov5640_delay.v(1)
HDL-7307 CRITICAL-WARNING: previous definition of design element module 'ov5640_delay' is here. This is because multiple modules(values) with the same name are defined. Please consider rewriting code in src/ov5640/ov5640_delay.v(1)
HDL-1007 : analyze verilog file import/ov5640_dri.v
HDL-7201 CRITICAL-WARNING: overwrite current module 'ov5640_dri' in import/ov5640_dri.v(24)
HDL-7307 CRITICAL-WARNING: previous definition of design element module 'ov5640_dri' is here. This is because multiple modules(values) with the same name are defined. Please consider rewriting code in src/ov5640/ov5640_dri.v(24)
HDL-1007 : analyze verilog file import/emboss_process.v
HDL-7201 CRITICAL-WARNING: overwrite current module 'emboss_process' in import/emboss_process.v(5)
HDL-7307 CRITICAL-WARNING: previous definition of design element module 'emboss_process' is here. This is because multiple modules(values) with the same name are defined. Please consider rewriting code in import/udp_cam_ctrl.v(653)
HDL-1007 : analyze verilog file import/line_buffer.v
HDL-7201 CRITICAL-WARNING: overwrite current module 'line_buffer' in import/line_buffer.v(5)
HDL-7307 CRITICAL-WARNING: previous definition of design element module 'line_buffer' is here. This is because multiple modules(values) with the same name are defined. Please consider rewriting code in import/udp_cam_ctrl.v(670)
HDL-1007 : analyze verilog file import/morphology_process.v
HDL-1007 : analyze verilog file import/sobel_process.v
HDL-7201 CRITICAL-WARNING: overwrite current module 'sobel_process' in import/sobel_process.v(7)
HDL-7307 CRITICAL-WARNING: previous definition of design element module 'sobel_process' is here. This is because multiple modules(values) with the same name are defined. Please consider rewriting code in import/udp_cam_ctrl.v(639)
HDL-1007 : analyze verilog file top_dual_udp.v
HDL-5333 WARNING: data object 'video_read_req' is already declared in top_dual_udp.v(401)
HDL-1007 : previous declaration of 'video_read_req' is from here in top_dual_udp.v(333)
HDL-5007 WARNING: second declaration of 'video_read_req' is ignored in top_dual_udp.v(401)
HDL-5333 WARNING: data object 'video_read_req_ack' is already declared in top_dual_udp.v(402)
HDL-1007 : previous declaration of 'video_read_req_ack' is from here in top_dual_udp.v(334)
HDL-5007 WARNING: second declaration of 'video_read_req_ack' is ignored in top_dual_udp.v(402)
HDL-5333 WARNING: data object 'video_read_en' is already declared in top_dual_udp.v(403)
HDL-1007 : previous declaration of 'video_read_en' is from here in top_dual_udp.v(335)
HDL-5007 WARNING: second declaration of 'video_read_en' is ignored in top_dual_udp.v(403)
HDL-5333 WARNING: data object 'video_read_data' is already declared in top_dual_udp.v(404)
HDL-1007 : previous declaration of 'video_read_data' is from here in top_dual_udp.v(336)
HDL-5007 WARNING: second declaration of 'video_read_data' is ignored in top_dual_udp.v(404)
HDL-1007 : undeclared symbol 'udp_tx_ready', assumed default net type 'wire' in top_dual_udp.v(427)
HDL-1007 : undeclared symbol 'app_tx_ack', assumed default net type 'wire' in top_dual_udp.v(428)
HDL-1007 : undeclared symbol 'app_tx_data_request', assumed default net type 'wire' in top_dual_udp.v(452)
HDL-1007 : undeclared symbol 'app_tx_data_valid', assumed default net type 'wire' in top_dual_udp.v(453)
HDL-1007 : undeclared symbol 'app_tx_data', assumed default net type 'wire' in top_dual_udp.v(454)
HDL-1007 : undeclared symbol 'udp_data_length', assumed default net type 'wire' in top_dual_udp.v(455)
HDL-7225 CRITICAL-WARNING: 'udp_tx_ready' is already implicitly declared on line 427 in top_dual_udp.v(460)
HDL-7225 CRITICAL-WARNING: 'app_tx_ack' is already implicitly declared on line 428 in top_dual_udp.v(461)
HDL-7225 CRITICAL-WARNING: 'app_tx_data_request' is already implicitly declared on line 452 in top_dual_udp.v(462)
HDL-7225 CRITICAL-WARNING: 'app_tx_data_valid' is already implicitly declared on line 453 in top_dual_udp.v(463)
HDL-7225 CRITICAL-WARNING: 'app_tx_data' is already implicitly declared on line 454 in top_dual_udp.v(464)
HDL-7225 CRITICAL-WARNING: 'udp_data_length' is already implicitly declared on line 455 in top_dual_udp.v(465)
HDL-1007 : analyze verilog file udp_cam_ctrl_tf.v
PRJ-1412 : reset_run syn_1 phy_1.
PRJ-1409 : launch_runs syn_1 phy_1  -jobs 6.
PRJ-1410 : Run syn_1 success.
RUN-1002 : start command "save_best_bits"
PRJ-1424 : The implemented result of phy_1 is saved as best result.
PRJ-1410 : Run phy_1 success.
RUN-1002 : start command "import_db C:/Users/Lenovo/Desktop/q3_q4/q3q4/q4_Runs/phy_1/q4_pr.db"
RUN-1001 : Importing database generated by Tang Dynasty, V6.2.168116.
RUN-1001 : Database version number 46207
RUN-1001 : Import flow parameters
RUN-1001 : Import netlist
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : End build routing graph; 2.112373s wall, 1.906250s user + 1.609375s system = 3.515625s CPU (166.4%)

PHY-1001 : Build lut bridge;  0.278840s wall, 0.296875s user + 0.156250s system = 0.453125s CPU (162.5%)

PHY-1001 : Generate nets ...
PHY-1001 : net clk_dup_1 will be routed on clock mesh
PHY-1001 : net phy1_rgmii_rx_clk_dup_1 will be routed on clock mesh
PHY-1001 : net frame_read_write_m0/read_buf/clkw will be routed on clock mesh
PHY-1001 : clock net u_ov5640_dri/u_i2c_dr/dri_clk_syn_4 will be merged with clock u_ov5640_dri/u_i2c_dr/dri_clk
PHY-1001 : clock net frame_read_write_m0/write_clk_syn_4 will be merged with clock frame_read_write_m0/write_clk
PHY-1001 : clock net cam_pclk_syn_4 will be merged with clock cam_pclk_dup_1
PHY-1001 : clock net sd_card_bmp_m0/bmp_read_m0/clk will be merged with clock sys_pll_m0/clk0_buf
PHY-1001 : clock net u_clk_gen/u_pll_0/clk0_out will be merged with clock u_clk_gen/u_pll_0/clk0_buf
PHY-1001 : clock net u_rx_fifo/wr_clk will be merged with clock u_temac/u1_rgmii_interface/rgmii_rxc
PHY-1001 : clock net u_rx_pll/clk0_out will be merged with clock u_rx_pll/clk0_buf
PHY-1001 : net u_sdram/u2_ram/SDRAM_CLK will be routed on clock mesh
PHY-1001 : net u_temac/gtx_clk will be routed on clock mesh
PHY-1001 : net u_temac/u1_rgmii_interface/rgmii_txc_ddr/clk will be routed on clock mesh
PHY-1001 : eco open net = 0
PHY-1001 : 234 feed throughs used by 173 nets
RUN-1001 : Import phy database
RUN-1001 : Import timing constraints
RUN-1001 : Import IO constraints
RUN-1001 : Import Inst constraints
RUN-1001 : Import ChipWatcher
RUN-1001 : Import design success TD_VERSION=6.2.168116 , DB_VERSION=46207
RUN-1003 : finish command "import_db C:/Users/Lenovo/Desktop/q3_q4/q3q4/q4_Runs/phy_1/q4_pr.db" in  14.313685s wall, 13.390625s user + 10.078125s system = 23.468750s CPU (164.0%)

RUN-1004 : used memory is 828 MB, reserved memory is 797 MB, peak memory is 865 MB
RUN-1002 : start command "commit_param -step design"
RUN-1001 : Print Global Property
RUN-1001 : --------------------------------------------------------
RUN-1001 :   Parameters   |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------
RUN-1001 :   enable_seed  |    off     |       off        |        
RUN-1001 :     message    |  standard  |     standard     |        
RUN-1001 :   qor_monitor  |     on     |        on        |        
RUN-1001 :   syn_ip_flow  |    off     |       off        |        
RUN-1001 :     thread     |    auto    |       auto       |        
RUN-1001 : --------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : ----------------------------------------------------------------
RUN-1001 :       Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : ----------------------------------------------------------------
RUN-1001 :   default_reg_initial  |    auto    |       auto       |        
RUN-1001 :    hdl_warning_level   |   normal   |      normal      |        
RUN-1001 : ----------------------------------------------------------------
HDL-1007 : analyze verilog file src/video_define.v
HDL-1007 : analyze verilog file src/sdram_r/sdram_para.v
HDL-1007 : analyze verilog file src/sdram/enc_file/global_def.v
HDL-1007 : analyze verilog file ../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/TEMAC_CORE/RTL/mac_core_aead6cd6dadd.v
HDL-1007 : analyze verilog file ../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v
HDL-5007 WARNING: column 1032 exceeds maximum value 1023 in ../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(30)
HDL-1007 : back to file '../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v' in ../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(86)
HDL-5007 WARNING: event expressions must result in a singular type in ../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(3001)
HDL-1007 : undeclared symbol '**', assumed default net type '**' in ../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(5050)
HDL-1007 : undeclared symbol '**', assumed default net type '**' in ../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(5458)
HDL-5007 WARNING: column 1035 exceeds maximum value 1023 in ../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(6001)
HDL-1007 : back to file '../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v' in ../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(260)
HDL-1007 : analyze verilog file ../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/TEMAC_CORE/TEMAC_CORE.v
HDL-1007 : analyze verilog file ../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/pll_gen.v
HDL-1007 : undeclared symbol 'pll_gen_open0', assumed default net type 'wire' in ../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/pll_gen.v(99)
HDL-1007 : undeclared symbol 'pll_gen_open8', assumed default net type 'wire' in ../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/pll_gen.v(105)
HDL-1007 : undeclared symbol 'pll_gen_open7', assumed default net type 'wire' in ../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/pll_gen.v(105)
HDL-1007 : undeclared symbol 'pll_gen_open6', assumed default net type 'wire' in ../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/pll_gen.v(105)
HDL-1007 : undeclared symbol 'pll_gen_open5', assumed default net type 'wire' in ../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/pll_gen.v(105)
HDL-1007 : undeclared symbol 'pll_gen_open4', assumed default net type 'wire' in ../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/pll_gen.v(105)
HDL-1007 : undeclared symbol 'pll_gen_open3', assumed default net type 'wire' in ../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/pll_gen.v(105)
HDL-1007 : undeclared symbol 'pll_gen_open2', assumed default net type 'wire' in ../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/pll_gen.v(105)
HDL-1007 : undeclared symbol 'pll_gen_open1', assumed default net type 'wire' in ../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/pll_gen.v(105)
HDL-1007 : analyze verilog file ../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/rx_pll.v
HDL-1007 : undeclared symbol 'open', assumed default net type 'wire' in ../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/rx_pll.v(78)
HDL-1007 : analyze verilog file ../../HXEG420_lab_ex/lab_ex_5_HX4S20_OV5640/al_ip/afifo_16_32_256.v
HDL-1007 : analyze verilog file ../../HXEG420_lab_ex/lab_ex_5_HX4S20_OV5640/al_ip/afifo_32_16_256.v
HDL-1007 : analyze verilog file ../../HXEG420_lab_ex/lab_ex_5_HX4S20_OV5640/al_ip/video_pll.v
HDL-1007 : undeclared symbol 'open', assumed default net type 'wire' in ../../HXEG420_lab_ex/lab_ex_5_HX4S20_OV5640/al_ip/video_pll.v(70)
HDL-1007 : analyze verilog file ../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/sys_pll.v
HDL-1007 : undeclared symbol 'open', assumed default net type 'wire' in ../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/sys_pll.v(77)
HDL-1007 : analyze verilog file src/color_bar.v
HDL-1007 : analyze included file src/video_define.v in src/color_bar.v(2)
HDL-1007 : back to file 'src/color_bar.v' in src/color_bar.v(2)
HDL-1007 : analyze verilog file src/frame_fifo_read.v
HDL-1007 : analyze verilog file src/frame_fifo_write.v
HDL-1007 : analyze verilog file src/video_timing_data.v
HDL-1007 : analyze verilog file src/sdram/enc_file/sdr_as_ram.enc.v
HDL-1007 : back to file 'src/sdram/enc_file/sdr_as_ram.enc.v' in src/sdram/enc_file/sdr_as_ram.enc.v(45)
HDL-1007 : analyze verilog file src/sdram/enc_file/sdr_wrrd.enc.v
HDL-5007 WARNING: concatenation with an unsized literal will be treated as 32 bits in src/sdram/enc_file/sdr_wrrd.enc.v(283)
HDL-1007 : back to file 'src/sdram/enc_file/sdr_wrrd.enc.v' in src/sdram/enc_file/sdr_wrrd.enc.v(19)
HDL-1007 : analyze verilog file src/sdram/sdram.v
HDL-1007 : analyze included file ./src/sdram/enc_file/global_def.v in src/sdram/sdram.v(10)
HDL-1007 : back to file 'src/sdram/sdram.v' in src/sdram/sdram.v(10)
HDL-1007 : undeclared symbol 'SDR_CKE', assumed default net type 'wire' in src/sdram/sdram.v(89)
HDL-1007 : analyze verilog file src/frame_read_write.v
HDL-1007 : analyze verilog file src/video_delay.v
HDL-1007 : analyze VHDL file src/hdmi/enc_file/DVITransmitter.enc.vhd
HDL-1007 : analyze entity dvitransmitter in src/hdmi/enc_file/DVITransmitter.enc.vhd(13)
HDL-1007 : analyze architecture ** in src/hdmi/enc_file/DVITransmitter.enc.vhd(2)
HDL-1007 : analyze VHDL file src/hdmi/enc_file/SerializerN_1_lvds.enc.vhd
HDL-1007 : analyze entity ** in src/hdmi/enc_file/SerializerN_1_lvds.enc.vhd(12)
HDL-1007 : analyze architecture ** in src/hdmi/enc_file/SerializerN_1_lvds.enc.vhd(25)
HDL-1007 : analyze VHDL file src/hdmi/enc_file/SerializerN_1_lvds_dat.enc.vhd
HDL-1007 : analyze entity ** in src/hdmi/enc_file/SerializerN_1_lvds_dat.enc.vhd(14)
HDL-1007 : analyze architecture ** in src/hdmi/enc_file/SerializerN_1_lvds_dat.enc.vhd(28)
HDL-1007 : analyze VHDL file src/hdmi/enc_file/TMDSEncoder.enc.vhd
HDL-1007 : analyze entity ** in src/hdmi/enc_file/TMDSEncoder.enc.vhd(13)
HDL-1007 : analyze architecture ** in src/hdmi/enc_file/TMDSEncoder.enc.vhd(24)
HDL-1007 : analyze verilog file src/hdmi/enc_file/video_tpg_1024768.enc.v
HDL-5007 WARNING: literal value ** truncated to fit in ** bits in src/hdmi/enc_file/video_tpg_1024768.enc.v(231)
HDL-1007 : back to file 'src/hdmi/enc_file/video_tpg_1024768.enc.v' in src/hdmi/enc_file/video_tpg_1024768.enc.v(1)
HDL-1007 : analyze verilog file src/hdmi/enc_file/video_tpg_1080p.enc.v
HDL-1007 : back to file 'src/hdmi/enc_file/video_tpg_1080p.enc.v' in src/hdmi/enc_file/video_tpg_1080p.enc.v(1)
HDL-1007 : analyze verilog file src/hdmi/enc_file/video_tpg_12801024p.enc.v
HDL-1007 : back to file 'src/hdmi/enc_file/video_tpg_12801024p.enc.v' in src/hdmi/enc_file/video_tpg_12801024p.enc.v(1)
HDL-1007 : analyze verilog file src/hdmi/enc_file/video_tpg_1280800.enc.v
HDL-5007 WARNING: literal value ** truncated to fit in ** bits in src/hdmi/enc_file/video_tpg_1280800.enc.v(233)
HDL-1007 : back to file 'src/hdmi/enc_file/video_tpg_1280800.enc.v' in src/hdmi/enc_file/video_tpg_1280800.enc.v(1)
HDL-1007 : analyze verilog file src/hdmi/enc_file/video_tpg_16801050p.enc.v
HDL-1007 : back to file 'src/hdmi/enc_file/video_tpg_16801050p.enc.v' in src/hdmi/enc_file/video_tpg_16801050p.enc.v(1)
HDL-1007 : analyze verilog file src/hdmi/enc_file/video_tpg_800600.enc.v
HDL-1007 : back to file 'src/hdmi/enc_file/video_tpg_800600.enc.v' in src/hdmi/enc_file/video_tpg_800600.enc.v(1)
HDL-1007 : analyze VHDL file src/hdmi/hdmi_tx.vhd
HDL-1007 : analyze entity hdmi_tx in src/hdmi/hdmi_tx.vhd(11)
HDL-1007 : analyze architecture behavioral in src/hdmi/hdmi_tx.vhd(33)
HDL-1007 : analyze verilog file src/sdram/enc_file/sdr_init_ref.enc.v
HDL-1007 : analyze included file ./src/sdram/enc_file/global_def.v in src/sdram/enc_file/sdr_init_ref.enc.v(11)
HDL-1007 : back to file 'src/sdram/enc_file/sdr_init_ref.enc.v' in src/sdram/enc_file/sdr_init_ref.enc.v(11)
HDL-1007 : undeclared symbol '**', assumed default net type '**' in src/sdram/enc_file/sdr_init_ref.enc.v(57)
HDL-1007 : back to file 'src/sdram/enc_file/sdr_init_ref.enc.v' in src/sdram/enc_file/sdr_init_ref.enc.v(149)
HDL-5007 WARNING: concatenation with an unsized literal will be treated as 32 bits in src/sdram/enc_file/sdr_init_ref.enc.v(47)
HDL-1007 : analyze verilog file src/ov5640/cmos_capture_data.v
HDL-1007 : analyze verilog file src/ov5640/i2c_dri.v
HDL-1007 : analyze verilog file src/ov5640/i2c_ov5640_rgb565_cfg.v
HDL-1007 : analyze verilog file src/ov5640/ov5640_dri.v
HDL-1007 : analyze verilog file src/ov5640/ov5640_delay.v
HDL-1007 : analyze verilog file import/udp_cam_ctrl.v
HDL-1007 : analyze verilog file import/clk_gen_rst_gen.v
HDL-1007 : analyze verilog file import/div_clk_gen.v
HDL-1007 : analyze verilog file import/IDDR.v
HDL-1007 : analyze verilog file import/ODDR.v
HDL-1007 : analyze verilog file import/RAMB16_S9_S9.v
HDL-1007 : undeclared symbol 'open', assumed default net type 'wire' in import/RAMB16_S9_S9.v(109)
HDL-1007 : analyze verilog file import/rgmii_interface.v
HDL-1007 : analyze verilog file import/rx_client_fifo.v
HDL-5370 WARNING: parameter 'WAIT_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in import/rx_client_fifo.v(49)
HDL-5370 WARNING: parameter 'QUEUE1_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in import/rx_client_fifo.v(50)
HDL-5370 WARNING: parameter 'QUEUE2_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in import/rx_client_fifo.v(51)
HDL-5370 WARNING: parameter 'QUEUE3_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in import/rx_client_fifo.v(52)
HDL-5370 WARNING: parameter 'QUEUE_SOF_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in import/rx_client_fifo.v(53)
HDL-5370 WARNING: parameter 'SOF_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in import/rx_client_fifo.v(54)
HDL-5370 WARNING: parameter 'DATA_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in import/rx_client_fifo.v(55)
HDL-5370 WARNING: parameter 'EOF_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in import/rx_client_fifo.v(56)
HDL-5370 WARNING: parameter 'IDLE_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in import/rx_client_fifo.v(62)
HDL-5370 WARNING: parameter 'FRAME_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in import/rx_client_fifo.v(63)
HDL-5370 Similar messages will be suppressed.
HDL-1007 : analyze verilog file import/temac_block.v
HDL-1007 : analyze verilog file import/temac_clk_gen.v
HDL-1007 : analyze verilog file import/tx_client_fifo.v
HDL-5370 WARNING: parameter 'IDLE_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in import/tx_client_fifo.v(53)
HDL-5370 WARNING: parameter 'QUEUE1_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in import/tx_client_fifo.v(54)
HDL-5370 WARNING: parameter 'QUEUE2_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in import/tx_client_fifo.v(55)
HDL-5370 WARNING: parameter 'QUEUE3_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in import/tx_client_fifo.v(56)
HDL-5370 WARNING: parameter 'QUEUE_ACK_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in import/tx_client_fifo.v(57)
HDL-5370 WARNING: parameter 'WAIT_ACK_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in import/tx_client_fifo.v(58)
HDL-5370 WARNING: parameter 'FRAME_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in import/tx_client_fifo.v(59)
HDL-5370 WARNING: parameter 'DROP_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in import/tx_client_fifo.v(60)
HDL-5370 WARNING: parameter 'RETRANSMIT_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in import/tx_client_fifo.v(61)
HDL-5370 WARNING: parameter 'WAIT_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in import/tx_client_fifo.v(67)
HDL-5370 Similar messages will be suppressed.
HDL-1007 : analyze verilog file import/tx_clk_en_gen.v
HDL-1007 : analyze verilog file import/udp_data_tpg.v
HDL-1007 : analyze verilog file import/udp_ip_protocol_stack_merge.enc.v
HDL-1007 : back to file 'import/udp_ip_protocol_stack_merge.enc.v' in import/udp_ip_protocol_stack_merge.enc.v(56)
HDL-1007 : undeclared symbol '**', assumed default net type '**' in import/udp_ip_protocol_stack_merge.enc.v(2638)
HDL-1007 : back to file 'import/udp_ip_protocol_stack_merge.enc.v' in import/udp_ip_protocol_stack_merge.enc.v(420)
HDL-1007 : analyze verilog file import/udp_loopback.v
HDL-1007 : analyze verilog file ../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/src/ax_debounce.v
HDL-1007 : analyze verilog file ../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/src/bmp_read.v
HDL-1007 : analyze verilog file ../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/src/sd_card_bmp.v
HDL-1007 : analyze verilog file ../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/src/seg_decoder.v
HDL-1007 : analyze verilog file ../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/src/seg_scan.v
HDL-1007 : analyze verilog file import/sd_card_cmd.v
HDL-1007 : analyze verilog file import/sd_card_sec_read_write.v
HDL-1007 : analyze verilog file import/sd_card_top.v
HDL-1007 : analyze verilog file import/spi_master.v
HDL-1007 : analyze verilog file ../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/afifo_16_32_256.v
HDL-7201 CRITICAL-WARNING: overwrite current module 'wfifo_32_32_512' in ../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/afifo_16_32_256.v(13)
HDL-7307 CRITICAL-WARNING: previous definition of design element module 'wfifo_32_32_512' is here. This is because multiple modules(values) with the same name are defined. Please consider rewriting code in ../../HXEG420_lab_ex/lab_ex_5_HX4S20_OV5640/al_ip/afifo_16_32_256.v(13)
HDL-7201 CRITICAL-WARNING: overwrite current module 'fifo_cross_domain_addr_process_al_wfifo_32_32_512' in ../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/afifo_16_32_256.v(250)
HDL-7307 CRITICAL-WARNING: previous definition of design element module 'fifo_cross_domain_addr_process_al_wfifo_32_32_512' is here. This is because multiple modules(values) with the same name are defined. Please consider rewriting code in ../../HXEG420_lab_ex/lab_ex_5_HX4S20_OV5640/al_ip/afifo_16_32_256.v(250)
HDL-7201 CRITICAL-WARNING: overwrite current module 'ram_infer_wfifo_32_32_512' in ../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/afifo_16_32_256.v(333)
HDL-7307 CRITICAL-WARNING: previous definition of design element module 'ram_infer_wfifo_32_32_512' is here. This is because multiple modules(values) with the same name are defined. Please consider rewriting code in ../../HXEG420_lab_ex/lab_ex_5_HX4S20_OV5640/al_ip/afifo_16_32_256.v(333)
HDL-1007 : analyze verilog file ../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/afifo_16_256.v
HDL-1007 : analyze verilog file ../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/afifo_16_256_sim.v
HDL-1007 : undeclared symbol 'open_n51', assumed default net type 'wire' in ../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/afifo_16_256_sim.v(1387)
HDL-1007 : undeclared symbol 'open_n52', assumed default net type 'wire' in ../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/afifo_16_256_sim.v(1387)
HDL-1007 : undeclared symbol 'open_n53', assumed default net type 'wire' in ../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/afifo_16_256_sim.v(1389)
HDL-1007 : undeclared symbol 'open_n54', assumed default net type 'wire' in ../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/afifo_16_256_sim.v(1389)
HDL-1007 : undeclared symbol 'open_n59', assumed default net type 'wire' in ../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/afifo_16_256_sim.v(1393)
HDL-1007 : undeclared symbol 'open_n60', assumed default net type 'wire' in ../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/afifo_16_256_sim.v(1393)
HDL-1007 : undeclared symbol 'open_n63', assumed default net type 'wire' in ../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/afifo_16_256_sim.v(1434)
HDL-1007 : undeclared symbol 'open_n64', assumed default net type 'wire' in ../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/afifo_16_256_sim.v(1497)
HDL-1007 : undeclared symbol 'open_n67', assumed default net type 'wire' in ../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/afifo_16_256_sim.v(1502)
HDL-1007 : undeclared symbol 'open_n68', assumed default net type 'wire' in ../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/afifo_16_256_sim.v(1565)
HDL-1007 : analyze verilog file ../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/afifo_32_16_256.v
HDL-7201 CRITICAL-WARNING: overwrite current module 'rfifo_32_32_512' in ../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/afifo_32_16_256.v(13)
HDL-7307 CRITICAL-WARNING: previous definition of design element module 'rfifo_32_32_512' is here. This is because multiple modules(values) with the same name are defined. Please consider rewriting code in ../../HXEG420_lab_ex/lab_ex_5_HX4S20_OV5640/al_ip/afifo_32_16_256.v(13)
HDL-7201 CRITICAL-WARNING: overwrite current module 'fifo_cross_domain_addr_process_al_rfifo_32_32_512' in ../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/afifo_32_16_256.v(250)
HDL-7307 CRITICAL-WARNING: previous definition of design element module 'fifo_cross_domain_addr_process_al_rfifo_32_32_512' is here. This is because multiple modules(values) with the same name are defined. Please consider rewriting code in ../../HXEG420_lab_ex/lab_ex_5_HX4S20_OV5640/al_ip/afifo_32_16_256.v(250)
HDL-7201 CRITICAL-WARNING: overwrite current module 'ram_infer_rfifo_32_32_512' in ../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/afifo_32_16_256.v(333)
HDL-7307 CRITICAL-WARNING: previous definition of design element module 'ram_infer_rfifo_32_32_512' is here. This is because multiple modules(values) with the same name are defined. Please consider rewriting code in ../../HXEG420_lab_ex/lab_ex_5_HX4S20_OV5640/al_ip/afifo_32_16_256.v(333)
HDL-1007 : analyze verilog file ../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/video_pll.v
HDL-1007 : undeclared symbol 'open', assumed default net type 'wire' in ../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/video_pll.v(70)
HDL-7201 CRITICAL-WARNING: overwrite current module 'video_pll' in ../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/video_pll.v(23)
HDL-7307 CRITICAL-WARNING: previous definition of design element module 'video_pll' is here. This is because multiple modules(values) with the same name are defined. Please consider rewriting code in ../../HXEG420_lab_ex/lab_ex_5_HX4S20_OV5640/al_ip/video_pll.v(23)
HDL-1007 : analyze verilog file import/cmos_capture_data.v
HDL-7201 CRITICAL-WARNING: overwrite current module 'cmos_capture_data' in import/cmos_capture_data.v(23)
HDL-7307 CRITICAL-WARNING: previous definition of design element module 'cmos_capture_data' is here. This is because multiple modules(values) with the same name are defined. Please consider rewriting code in src/ov5640/cmos_capture_data.v(23)
HDL-1007 : analyze verilog file import/i2c_dri.v
HDL-7201 CRITICAL-WARNING: overwrite current module 'i2c_dri' in import/i2c_dri.v(24)
HDL-7307 CRITICAL-WARNING: previous definition of design element module 'i2c_dri' is here. This is because multiple modules(values) with the same name are defined. Please consider rewriting code in src/ov5640/i2c_dri.v(24)
HDL-1007 : analyze verilog file import/i2c_ov5640_rgb565_cfg.v
HDL-7201 CRITICAL-WARNING: overwrite current module 'i2c_ov5640_rgb565_cfg' in import/i2c_ov5640_rgb565_cfg.v(24)
HDL-7307 CRITICAL-WARNING: previous definition of design element module 'i2c_ov5640_rgb565_cfg' is here. This is because multiple modules(values) with the same name are defined. Please consider rewriting code in src/ov5640/i2c_ov5640_rgb565_cfg.v(24)
HDL-1007 : analyze verilog file import/ov5640_delay.v
HDL-7201 CRITICAL-WARNING: overwrite current module 'ov5640_delay' in import/ov5640_delay.v(1)
HDL-7307 CRITICAL-WARNING: previous definition of design element module 'ov5640_delay' is here. This is because multiple modules(values) with the same name are defined. Please consider rewriting code in src/ov5640/ov5640_delay.v(1)
HDL-1007 : analyze verilog file import/ov5640_dri.v
HDL-7201 CRITICAL-WARNING: overwrite current module 'ov5640_dri' in import/ov5640_dri.v(24)
HDL-7307 CRITICAL-WARNING: previous definition of design element module 'ov5640_dri' is here. This is because multiple modules(values) with the same name are defined. Please consider rewriting code in src/ov5640/ov5640_dri.v(24)
HDL-1007 : analyze verilog file import/emboss_process.v
HDL-7201 CRITICAL-WARNING: overwrite current module 'emboss_process' in import/emboss_process.v(5)
HDL-7307 CRITICAL-WARNING: previous definition of design element module 'emboss_process' is here. This is because multiple modules(values) with the same name are defined. Please consider rewriting code in import/udp_cam_ctrl.v(653)
HDL-1007 : analyze verilog file import/line_buffer.v
HDL-7201 CRITICAL-WARNING: overwrite current module 'line_buffer' in import/line_buffer.v(5)
HDL-7307 CRITICAL-WARNING: previous definition of design element module 'line_buffer' is here. This is because multiple modules(values) with the same name are defined. Please consider rewriting code in import/udp_cam_ctrl.v(670)
HDL-1007 : analyze verilog file import/morphology_process.v
HDL-1007 : analyze verilog file import/sobel_process.v
HDL-7201 CRITICAL-WARNING: overwrite current module 'sobel_process' in import/sobel_process.v(7)
HDL-7307 CRITICAL-WARNING: previous definition of design element module 'sobel_process' is here. This is because multiple modules(values) with the same name are defined. Please consider rewriting code in import/udp_cam_ctrl.v(639)
HDL-1007 : analyze verilog file top_dual_udp.v
HDL-5333 WARNING: data object 'video_read_req' is already declared in top_dual_udp.v(401)
HDL-1007 : previous declaration of 'video_read_req' is from here in top_dual_udp.v(333)
HDL-5007 WARNING: second declaration of 'video_read_req' is ignored in top_dual_udp.v(401)
HDL-5333 WARNING: data object 'video_read_req_ack' is already declared in top_dual_udp.v(402)
HDL-1007 : previous declaration of 'video_read_req_ack' is from here in top_dual_udp.v(334)
HDL-5007 WARNING: second declaration of 'video_read_req_ack' is ignored in top_dual_udp.v(402)
HDL-5333 WARNING: data object 'video_read_en' is already declared in top_dual_udp.v(403)
HDL-1007 : previous declaration of 'video_read_en' is from here in top_dual_udp.v(335)
HDL-5007 WARNING: second declaration of 'video_read_en' is ignored in top_dual_udp.v(403)
HDL-5333 WARNING: data object 'video_read_data' is already declared in top_dual_udp.v(404)
HDL-1007 : previous declaration of 'video_read_data' is from here in top_dual_udp.v(336)
HDL-5007 WARNING: second declaration of 'video_read_data' is ignored in top_dual_udp.v(404)
HDL-1007 : undeclared symbol 'udp_tx_ready', assumed default net type 'wire' in top_dual_udp.v(427)
HDL-1007 : undeclared symbol 'app_tx_ack', assumed default net type 'wire' in top_dual_udp.v(428)
HDL-1007 : undeclared symbol 'app_tx_data_request', assumed default net type 'wire' in top_dual_udp.v(452)
HDL-1007 : undeclared symbol 'app_tx_data_valid', assumed default net type 'wire' in top_dual_udp.v(453)
HDL-1007 : undeclared symbol 'app_tx_data', assumed default net type 'wire' in top_dual_udp.v(454)
HDL-1007 : undeclared symbol 'udp_data_length', assumed default net type 'wire' in top_dual_udp.v(455)
HDL-7225 CRITICAL-WARNING: 'udp_tx_ready' is already implicitly declared on line 427 in top_dual_udp.v(460)
HDL-7225 CRITICAL-WARNING: 'app_tx_ack' is already implicitly declared on line 428 in top_dual_udp.v(461)
HDL-7225 CRITICAL-WARNING: 'app_tx_data_request' is already implicitly declared on line 452 in top_dual_udp.v(462)
HDL-7225 CRITICAL-WARNING: 'app_tx_data_valid' is already implicitly declared on line 453 in top_dual_udp.v(463)
HDL-7225 CRITICAL-WARNING: 'app_tx_data' is already implicitly declared on line 454 in top_dual_udp.v(464)
HDL-7225 CRITICAL-WARNING: 'udp_data_length' is already implicitly declared on line 455 in top_dual_udp.v(465)
HDL-1007 : analyze verilog file udp_cam_ctrl_tf.v
PRJ-1412 : reset_run syn_1 phy_1.
PRJ-1409 : launch_runs syn_1 phy_1  -jobs 6.
PRJ-1410 : Run syn_1 success.
PRJ-1410 : Run phy_1 success.
RUN-1002 : start command "save_best_bits"
PRJ-1424 : The implemented result of phy_1 is saved as best result.
RUN-1002 : start command "import_db C:/Users/Lenovo/Desktop/q3_q4/q3q4/q4_Runs/phy_1/q4_pr.db"
RUN-1001 : Importing database generated by Tang Dynasty, V6.2.168116.
RUN-1001 : Database version number 46207
RUN-1001 : Import flow parameters
RUN-1001 : Import netlist
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : End build routing graph; 0.476051s wall, 0.484375s user + 0.046875s system = 0.531250s CPU (111.6%)

PHY-1001 : Build lut bridge;  0.060647s wall, 0.046875s user + 0.015625s system = 0.062500s CPU (103.1%)

PHY-1001 : Generate nets ...
PHY-1001 : net clk_dup_1 will be routed on clock mesh
PHY-1001 : net phy1_rgmii_rx_clk_dup_1 will be routed on clock mesh
PHY-1001 : clock net u_ov5640_dri/u_i2c_dr/dri_clk_syn_4 will be merged with clock u_ov5640_dri/u_i2c_dr/dri_clk
PHY-1001 : clock net frame_read_write_m0/write_clk_syn_4 will be merged with clock frame_read_write_m0/write_clk
PHY-1001 : clock net cam_pclk_syn_4 will be merged with clock cam_pclk_dup_1
PHY-1001 : net frame_read_write_m0/read_buf/clkw will be routed on clock mesh
PHY-1001 : clock net sd_card_bmp_m0/bmp_read_m0/clk will be merged with clock sys_pll_m0/clk0_buf
PHY-1001 : clock net u_clk_gen/u_pll_0/clk0_out will be merged with clock u_clk_gen/u_pll_0/clk0_buf
PHY-1001 : clock net u_rx_fifo/wr_clk will be merged with clock u_temac/u1_rgmii_interface/rgmii_rxc
PHY-1001 : clock net u_rx_pll/clk0_out will be merged with clock u_rx_pll/clk0_buf
PHY-1001 : net u_sdram/u2_ram/SDRAM_CLK will be routed on clock mesh
PHY-1001 : net u_temac/gtx_clk will be routed on clock mesh
PHY-1001 : net u_temac/u1_rgmii_interface/rgmii_txc_ddr/clk will be routed on clock mesh
PHY-1001 : eco open net = 0
PHY-1001 : 268 feed throughs used by 190 nets
RUN-1001 : Import phy database
RUN-1001 : Import timing constraints
RUN-1001 : Import IO constraints
RUN-1001 : Import Inst constraints
RUN-1001 : Import ChipWatcher
RUN-1001 : Import design success TD_VERSION=6.2.168116 , DB_VERSION=46207
RUN-1003 : finish command "import_db C:/Users/Lenovo/Desktop/q3_q4/q3q4/q4_Runs/phy_1/q4_pr.db" in  3.470667s wall, 3.156250s user + 0.625000s system = 3.781250s CPU (108.9%)

RUN-1004 : used memory is 824 MB, reserved memory is 793 MB, peak memory is 865 MB
RUN-1002 : start command "commit_param -step design"
RUN-1001 : Print Global Property
RUN-1001 : --------------------------------------------------------
RUN-1001 :   Parameters   |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------
RUN-1001 :   enable_seed  |    off     |       off        |        
RUN-1001 :     message    |  standard  |     standard     |        
RUN-1001 :   qor_monitor  |     on     |        on        |        
RUN-1001 :   syn_ip_flow  |    off     |       off        |        
RUN-1001 :     thread     |    auto    |       auto       |        
RUN-1001 : --------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : ----------------------------------------------------------------
RUN-1001 :       Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : ----------------------------------------------------------------
RUN-1001 :   default_reg_initial  |    auto    |       auto       |        
RUN-1001 :    hdl_warning_level   |   normal   |      normal      |        
RUN-1001 : ----------------------------------------------------------------
HDL-1007 : analyze verilog file src/video_define.v
HDL-1007 : analyze verilog file src/sdram_r/sdram_para.v
HDL-1007 : analyze verilog file src/sdram/enc_file/global_def.v
HDL-1007 : analyze verilog file ../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/TEMAC_CORE/RTL/mac_core_aead6cd6dadd.v
HDL-1007 : analyze verilog file ../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v
HDL-5007 WARNING: column 1032 exceeds maximum value 1023 in ../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(30)
HDL-1007 : back to file '../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v' in ../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(86)
HDL-5007 WARNING: event expressions must result in a singular type in ../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(3001)
HDL-1007 : undeclared symbol '**', assumed default net type '**' in ../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(5050)
HDL-1007 : undeclared symbol '**', assumed default net type '**' in ../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(5458)
HDL-5007 WARNING: column 1035 exceeds maximum value 1023 in ../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(6001)
HDL-1007 : back to file '../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v' in ../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(260)
HDL-1007 : analyze verilog file ../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/TEMAC_CORE/TEMAC_CORE.v
HDL-1007 : analyze verilog file ../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/pll_gen.v
HDL-1007 : undeclared symbol 'pll_gen_open0', assumed default net type 'wire' in ../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/pll_gen.v(99)
HDL-1007 : undeclared symbol 'pll_gen_open8', assumed default net type 'wire' in ../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/pll_gen.v(105)
HDL-1007 : undeclared symbol 'pll_gen_open7', assumed default net type 'wire' in ../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/pll_gen.v(105)
HDL-1007 : undeclared symbol 'pll_gen_open6', assumed default net type 'wire' in ../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/pll_gen.v(105)
HDL-1007 : undeclared symbol 'pll_gen_open5', assumed default net type 'wire' in ../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/pll_gen.v(105)
HDL-1007 : undeclared symbol 'pll_gen_open4', assumed default net type 'wire' in ../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/pll_gen.v(105)
HDL-1007 : undeclared symbol 'pll_gen_open3', assumed default net type 'wire' in ../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/pll_gen.v(105)
HDL-1007 : undeclared symbol 'pll_gen_open2', assumed default net type 'wire' in ../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/pll_gen.v(105)
HDL-1007 : undeclared symbol 'pll_gen_open1', assumed default net type 'wire' in ../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/pll_gen.v(105)
HDL-1007 : analyze verilog file ../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/rx_pll.v
HDL-1007 : undeclared symbol 'open', assumed default net type 'wire' in ../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/rx_pll.v(78)
HDL-1007 : analyze verilog file ../../HXEG420_lab_ex/lab_ex_5_HX4S20_OV5640/al_ip/afifo_16_32_256.v
HDL-1007 : analyze verilog file ../../HXEG420_lab_ex/lab_ex_5_HX4S20_OV5640/al_ip/afifo_32_16_256.v
HDL-1007 : analyze verilog file ../../HXEG420_lab_ex/lab_ex_5_HX4S20_OV5640/al_ip/video_pll.v
HDL-1007 : undeclared symbol 'open', assumed default net type 'wire' in ../../HXEG420_lab_ex/lab_ex_5_HX4S20_OV5640/al_ip/video_pll.v(70)
HDL-1007 : analyze verilog file ../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/sys_pll.v
HDL-1007 : undeclared symbol 'open', assumed default net type 'wire' in ../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/sys_pll.v(77)
HDL-1007 : analyze verilog file src/color_bar.v
HDL-1007 : analyze included file src/video_define.v in src/color_bar.v(2)
HDL-1007 : back to file 'src/color_bar.v' in src/color_bar.v(2)
HDL-1007 : analyze verilog file src/frame_fifo_read.v
HDL-1007 : analyze verilog file src/frame_fifo_write.v
HDL-1007 : analyze verilog file src/video_timing_data.v
HDL-1007 : analyze verilog file src/sdram/enc_file/sdr_as_ram.enc.v
HDL-1007 : back to file 'src/sdram/enc_file/sdr_as_ram.enc.v' in src/sdram/enc_file/sdr_as_ram.enc.v(45)
HDL-1007 : analyze verilog file src/sdram/enc_file/sdr_wrrd.enc.v
HDL-5007 WARNING: concatenation with an unsized literal will be treated as 32 bits in src/sdram/enc_file/sdr_wrrd.enc.v(283)
HDL-1007 : back to file 'src/sdram/enc_file/sdr_wrrd.enc.v' in src/sdram/enc_file/sdr_wrrd.enc.v(19)
HDL-1007 : analyze verilog file src/sdram/sdram.v
HDL-1007 : analyze included file ./src/sdram/enc_file/global_def.v in src/sdram/sdram.v(10)
HDL-1007 : back to file 'src/sdram/sdram.v' in src/sdram/sdram.v(10)
HDL-1007 : undeclared symbol 'SDR_CKE', assumed default net type 'wire' in src/sdram/sdram.v(89)
HDL-1007 : analyze verilog file src/frame_read_write.v
HDL-1007 : analyze verilog file src/video_delay.v
HDL-1007 : analyze VHDL file src/hdmi/enc_file/DVITransmitter.enc.vhd
HDL-1007 : analyze entity dvitransmitter in src/hdmi/enc_file/DVITransmitter.enc.vhd(13)
HDL-1007 : analyze architecture ** in src/hdmi/enc_file/DVITransmitter.enc.vhd(2)
HDL-1007 : analyze VHDL file src/hdmi/enc_file/SerializerN_1_lvds.enc.vhd
HDL-1007 : analyze entity ** in src/hdmi/enc_file/SerializerN_1_lvds.enc.vhd(12)
HDL-1007 : analyze architecture ** in src/hdmi/enc_file/SerializerN_1_lvds.enc.vhd(25)
HDL-1007 : analyze VHDL file src/hdmi/enc_file/SerializerN_1_lvds_dat.enc.vhd
HDL-1007 : analyze entity ** in src/hdmi/enc_file/SerializerN_1_lvds_dat.enc.vhd(14)
HDL-1007 : analyze architecture ** in src/hdmi/enc_file/SerializerN_1_lvds_dat.enc.vhd(28)
HDL-1007 : analyze VHDL file src/hdmi/enc_file/TMDSEncoder.enc.vhd
HDL-1007 : analyze entity ** in src/hdmi/enc_file/TMDSEncoder.enc.vhd(13)
HDL-1007 : analyze architecture ** in src/hdmi/enc_file/TMDSEncoder.enc.vhd(24)
HDL-1007 : analyze verilog file src/hdmi/enc_file/video_tpg_1024768.enc.v
HDL-5007 WARNING: literal value ** truncated to fit in ** bits in src/hdmi/enc_file/video_tpg_1024768.enc.v(231)
HDL-1007 : back to file 'src/hdmi/enc_file/video_tpg_1024768.enc.v' in src/hdmi/enc_file/video_tpg_1024768.enc.v(1)
HDL-1007 : analyze verilog file src/hdmi/enc_file/video_tpg_1080p.enc.v
HDL-1007 : back to file 'src/hdmi/enc_file/video_tpg_1080p.enc.v' in src/hdmi/enc_file/video_tpg_1080p.enc.v(1)
HDL-1007 : analyze verilog file src/hdmi/enc_file/video_tpg_12801024p.enc.v
HDL-1007 : back to file 'src/hdmi/enc_file/video_tpg_12801024p.enc.v' in src/hdmi/enc_file/video_tpg_12801024p.enc.v(1)
HDL-1007 : analyze verilog file src/hdmi/enc_file/video_tpg_1280800.enc.v
HDL-5007 WARNING: literal value ** truncated to fit in ** bits in src/hdmi/enc_file/video_tpg_1280800.enc.v(233)
HDL-1007 : back to file 'src/hdmi/enc_file/video_tpg_1280800.enc.v' in src/hdmi/enc_file/video_tpg_1280800.enc.v(1)
HDL-1007 : analyze verilog file src/hdmi/enc_file/video_tpg_16801050p.enc.v
HDL-1007 : back to file 'src/hdmi/enc_file/video_tpg_16801050p.enc.v' in src/hdmi/enc_file/video_tpg_16801050p.enc.v(1)
HDL-1007 : analyze verilog file src/hdmi/enc_file/video_tpg_800600.enc.v
HDL-1007 : back to file 'src/hdmi/enc_file/video_tpg_800600.enc.v' in src/hdmi/enc_file/video_tpg_800600.enc.v(1)
HDL-1007 : analyze VHDL file src/hdmi/hdmi_tx.vhd
HDL-1007 : analyze entity hdmi_tx in src/hdmi/hdmi_tx.vhd(11)
HDL-1007 : analyze architecture behavioral in src/hdmi/hdmi_tx.vhd(33)
HDL-1007 : analyze verilog file src/sdram/enc_file/sdr_init_ref.enc.v
HDL-1007 : analyze included file ./src/sdram/enc_file/global_def.v in src/sdram/enc_file/sdr_init_ref.enc.v(11)
HDL-1007 : back to file 'src/sdram/enc_file/sdr_init_ref.enc.v' in src/sdram/enc_file/sdr_init_ref.enc.v(11)
HDL-1007 : undeclared symbol '**', assumed default net type '**' in src/sdram/enc_file/sdr_init_ref.enc.v(57)
HDL-1007 : back to file 'src/sdram/enc_file/sdr_init_ref.enc.v' in src/sdram/enc_file/sdr_init_ref.enc.v(149)
HDL-5007 WARNING: concatenation with an unsized literal will be treated as 32 bits in src/sdram/enc_file/sdr_init_ref.enc.v(47)
HDL-1007 : analyze verilog file src/ov5640/cmos_capture_data.v
HDL-1007 : analyze verilog file src/ov5640/i2c_dri.v
HDL-1007 : analyze verilog file src/ov5640/i2c_ov5640_rgb565_cfg.v
HDL-1007 : analyze verilog file src/ov5640/ov5640_dri.v
HDL-1007 : analyze verilog file src/ov5640/ov5640_delay.v
HDL-1007 : analyze verilog file import/udp_cam_ctrl.v
HDL-1007 : analyze verilog file import/clk_gen_rst_gen.v
HDL-1007 : analyze verilog file import/div_clk_gen.v
HDL-1007 : analyze verilog file import/IDDR.v
HDL-1007 : analyze verilog file import/ODDR.v
HDL-1007 : analyze verilog file import/RAMB16_S9_S9.v
HDL-1007 : undeclared symbol 'open', assumed default net type 'wire' in import/RAMB16_S9_S9.v(109)
HDL-1007 : analyze verilog file import/rgmii_interface.v
HDL-1007 : analyze verilog file import/rx_client_fifo.v
HDL-5370 WARNING: parameter 'WAIT_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in import/rx_client_fifo.v(49)
HDL-5370 WARNING: parameter 'QUEUE1_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in import/rx_client_fifo.v(50)
HDL-5370 WARNING: parameter 'QUEUE2_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in import/rx_client_fifo.v(51)
HDL-5370 WARNING: parameter 'QUEUE3_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in import/rx_client_fifo.v(52)
HDL-5370 WARNING: parameter 'QUEUE_SOF_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in import/rx_client_fifo.v(53)
HDL-5370 WARNING: parameter 'SOF_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in import/rx_client_fifo.v(54)
HDL-5370 WARNING: parameter 'DATA_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in import/rx_client_fifo.v(55)
HDL-5370 WARNING: parameter 'EOF_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in import/rx_client_fifo.v(56)
HDL-5370 WARNING: parameter 'IDLE_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in import/rx_client_fifo.v(62)
HDL-5370 WARNING: parameter 'FRAME_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in import/rx_client_fifo.v(63)
HDL-5370 Similar messages will be suppressed.
HDL-1007 : analyze verilog file import/temac_block.v
HDL-1007 : analyze verilog file import/temac_clk_gen.v
HDL-1007 : analyze verilog file import/tx_client_fifo.v
HDL-5370 WARNING: parameter 'IDLE_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in import/tx_client_fifo.v(53)
HDL-5370 WARNING: parameter 'QUEUE1_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in import/tx_client_fifo.v(54)
HDL-5370 WARNING: parameter 'QUEUE2_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in import/tx_client_fifo.v(55)
HDL-5370 WARNING: parameter 'QUEUE3_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in import/tx_client_fifo.v(56)
HDL-5370 WARNING: parameter 'QUEUE_ACK_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in import/tx_client_fifo.v(57)
HDL-5370 WARNING: parameter 'WAIT_ACK_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in import/tx_client_fifo.v(58)
HDL-5370 WARNING: parameter 'FRAME_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in import/tx_client_fifo.v(59)
HDL-5370 WARNING: parameter 'DROP_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in import/tx_client_fifo.v(60)
HDL-5370 WARNING: parameter 'RETRANSMIT_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in import/tx_client_fifo.v(61)
HDL-5370 WARNING: parameter 'WAIT_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in import/tx_client_fifo.v(67)
HDL-5370 Similar messages will be suppressed.
HDL-1007 : analyze verilog file import/tx_clk_en_gen.v
HDL-1007 : analyze verilog file import/udp_data_tpg.v
HDL-1007 : analyze verilog file import/udp_ip_protocol_stack_merge.enc.v
HDL-1007 : back to file 'import/udp_ip_protocol_stack_merge.enc.v' in import/udp_ip_protocol_stack_merge.enc.v(56)
HDL-1007 : undeclared symbol '**', assumed default net type '**' in import/udp_ip_protocol_stack_merge.enc.v(2638)
HDL-1007 : back to file 'import/udp_ip_protocol_stack_merge.enc.v' in import/udp_ip_protocol_stack_merge.enc.v(420)
HDL-1007 : analyze verilog file import/udp_loopback.v
HDL-1007 : analyze verilog file ../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/src/ax_debounce.v
HDL-1007 : analyze verilog file ../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/src/bmp_read.v
HDL-1007 : analyze verilog file ../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/src/sd_card_bmp.v
HDL-1007 : analyze verilog file ../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/src/seg_decoder.v
HDL-1007 : analyze verilog file ../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/src/seg_scan.v
HDL-1007 : analyze verilog file import/sd_card_cmd.v
HDL-1007 : analyze verilog file import/sd_card_sec_read_write.v
HDL-1007 : analyze verilog file import/sd_card_top.v
HDL-1007 : analyze verilog file import/spi_master.v
HDL-1007 : analyze verilog file ../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/afifo_16_32_256.v
HDL-7201 CRITICAL-WARNING: overwrite current module 'wfifo_32_32_512' in ../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/afifo_16_32_256.v(13)
HDL-7307 CRITICAL-WARNING: previous definition of design element module 'wfifo_32_32_512' is here. This is because multiple modules(values) with the same name are defined. Please consider rewriting code in ../../HXEG420_lab_ex/lab_ex_5_HX4S20_OV5640/al_ip/afifo_16_32_256.v(13)
HDL-7201 CRITICAL-WARNING: overwrite current module 'fifo_cross_domain_addr_process_al_wfifo_32_32_512' in ../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/afifo_16_32_256.v(250)
HDL-7307 CRITICAL-WARNING: previous definition of design element module 'fifo_cross_domain_addr_process_al_wfifo_32_32_512' is here. This is because multiple modules(values) with the same name are defined. Please consider rewriting code in ../../HXEG420_lab_ex/lab_ex_5_HX4S20_OV5640/al_ip/afifo_16_32_256.v(250)
HDL-7201 CRITICAL-WARNING: overwrite current module 'ram_infer_wfifo_32_32_512' in ../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/afifo_16_32_256.v(333)
HDL-7307 CRITICAL-WARNING: previous definition of design element module 'ram_infer_wfifo_32_32_512' is here. This is because multiple modules(values) with the same name are defined. Please consider rewriting code in ../../HXEG420_lab_ex/lab_ex_5_HX4S20_OV5640/al_ip/afifo_16_32_256.v(333)
HDL-1007 : analyze verilog file ../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/afifo_16_256.v
HDL-1007 : analyze verilog file ../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/afifo_16_256_sim.v
HDL-1007 : undeclared symbol 'open_n51', assumed default net type 'wire' in ../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/afifo_16_256_sim.v(1387)
HDL-1007 : undeclared symbol 'open_n52', assumed default net type 'wire' in ../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/afifo_16_256_sim.v(1387)
HDL-1007 : undeclared symbol 'open_n53', assumed default net type 'wire' in ../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/afifo_16_256_sim.v(1389)
HDL-1007 : undeclared symbol 'open_n54', assumed default net type 'wire' in ../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/afifo_16_256_sim.v(1389)
HDL-1007 : undeclared symbol 'open_n59', assumed default net type 'wire' in ../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/afifo_16_256_sim.v(1393)
HDL-1007 : undeclared symbol 'open_n60', assumed default net type 'wire' in ../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/afifo_16_256_sim.v(1393)
HDL-1007 : undeclared symbol 'open_n63', assumed default net type 'wire' in ../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/afifo_16_256_sim.v(1434)
HDL-1007 : undeclared symbol 'open_n64', assumed default net type 'wire' in ../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/afifo_16_256_sim.v(1497)
HDL-1007 : undeclared symbol 'open_n67', assumed default net type 'wire' in ../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/afifo_16_256_sim.v(1502)
HDL-1007 : undeclared symbol 'open_n68', assumed default net type 'wire' in ../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/afifo_16_256_sim.v(1565)
HDL-1007 : analyze verilog file ../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/afifo_32_16_256.v
HDL-7201 CRITICAL-WARNING: overwrite current module 'rfifo_32_32_512' in ../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/afifo_32_16_256.v(13)
HDL-7307 CRITICAL-WARNING: previous definition of design element module 'rfifo_32_32_512' is here. This is because multiple modules(values) with the same name are defined. Please consider rewriting code in ../../HXEG420_lab_ex/lab_ex_5_HX4S20_OV5640/al_ip/afifo_32_16_256.v(13)
HDL-7201 CRITICAL-WARNING: overwrite current module 'fifo_cross_domain_addr_process_al_rfifo_32_32_512' in ../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/afifo_32_16_256.v(250)
HDL-7307 CRITICAL-WARNING: previous definition of design element module 'fifo_cross_domain_addr_process_al_rfifo_32_32_512' is here. This is because multiple modules(values) with the same name are defined. Please consider rewriting code in ../../HXEG420_lab_ex/lab_ex_5_HX4S20_OV5640/al_ip/afifo_32_16_256.v(250)
HDL-7201 CRITICAL-WARNING: overwrite current module 'ram_infer_rfifo_32_32_512' in ../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/afifo_32_16_256.v(333)
HDL-7307 CRITICAL-WARNING: previous definition of design element module 'ram_infer_rfifo_32_32_512' is here. This is because multiple modules(values) with the same name are defined. Please consider rewriting code in ../../HXEG420_lab_ex/lab_ex_5_HX4S20_OV5640/al_ip/afifo_32_16_256.v(333)
HDL-1007 : analyze verilog file ../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/video_pll.v
HDL-1007 : undeclared symbol 'open', assumed default net type 'wire' in ../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/video_pll.v(70)
HDL-7201 CRITICAL-WARNING: overwrite current module 'video_pll' in ../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/video_pll.v(23)
HDL-7307 CRITICAL-WARNING: previous definition of design element module 'video_pll' is here. This is because multiple modules(values) with the same name are defined. Please consider rewriting code in ../../HXEG420_lab_ex/lab_ex_5_HX4S20_OV5640/al_ip/video_pll.v(23)
HDL-1007 : analyze verilog file import/cmos_capture_data.v
HDL-7201 CRITICAL-WARNING: overwrite current module 'cmos_capture_data' in import/cmos_capture_data.v(23)
HDL-7307 CRITICAL-WARNING: previous definition of design element module 'cmos_capture_data' is here. This is because multiple modules(values) with the same name are defined. Please consider rewriting code in src/ov5640/cmos_capture_data.v(23)
HDL-1007 : analyze verilog file import/i2c_dri.v
HDL-7201 CRITICAL-WARNING: overwrite current module 'i2c_dri' in import/i2c_dri.v(24)
HDL-7307 CRITICAL-WARNING: previous definition of design element module 'i2c_dri' is here. This is because multiple modules(values) with the same name are defined. Please consider rewriting code in src/ov5640/i2c_dri.v(24)
HDL-1007 : analyze verilog file import/i2c_ov5640_rgb565_cfg.v
HDL-7201 CRITICAL-WARNING: overwrite current module 'i2c_ov5640_rgb565_cfg' in import/i2c_ov5640_rgb565_cfg.v(24)
HDL-7307 CRITICAL-WARNING: previous definition of design element module 'i2c_ov5640_rgb565_cfg' is here. This is because multiple modules(values) with the same name are defined. Please consider rewriting code in src/ov5640/i2c_ov5640_rgb565_cfg.v(24)
HDL-1007 : analyze verilog file import/ov5640_delay.v
HDL-7201 CRITICAL-WARNING: overwrite current module 'ov5640_delay' in import/ov5640_delay.v(1)
HDL-7307 CRITICAL-WARNING: previous definition of design element module 'ov5640_delay' is here. This is because multiple modules(values) with the same name are defined. Please consider rewriting code in src/ov5640/ov5640_delay.v(1)
HDL-1007 : analyze verilog file import/ov5640_dri.v
HDL-7201 CRITICAL-WARNING: overwrite current module 'ov5640_dri' in import/ov5640_dri.v(24)
HDL-7307 CRITICAL-WARNING: previous definition of design element module 'ov5640_dri' is here. This is because multiple modules(values) with the same name are defined. Please consider rewriting code in src/ov5640/ov5640_dri.v(24)
HDL-1007 : analyze verilog file import/emboss_process.v
HDL-7201 CRITICAL-WARNING: overwrite current module 'emboss_process' in import/emboss_process.v(5)
HDL-7307 CRITICAL-WARNING: previous definition of design element module 'emboss_process' is here. This is because multiple modules(values) with the same name are defined. Please consider rewriting code in import/udp_cam_ctrl.v(653)
HDL-1007 : analyze verilog file import/line_buffer.v
HDL-7201 CRITICAL-WARNING: overwrite current module 'line_buffer' in import/line_buffer.v(5)
HDL-7307 CRITICAL-WARNING: previous definition of design element module 'line_buffer' is here. This is because multiple modules(values) with the same name are defined. Please consider rewriting code in import/udp_cam_ctrl.v(670)
HDL-1007 : analyze verilog file import/morphology_process.v
HDL-1007 : analyze verilog file import/sobel_process.v
HDL-7201 CRITICAL-WARNING: overwrite current module 'sobel_process' in import/sobel_process.v(7)
HDL-7307 CRITICAL-WARNING: previous definition of design element module 'sobel_process' is here. This is because multiple modules(values) with the same name are defined. Please consider rewriting code in import/udp_cam_ctrl.v(639)
HDL-1007 : analyze verilog file top_dual_udp.v
HDL-5333 WARNING: data object 'video_read_req' is already declared in top_dual_udp.v(401)
HDL-1007 : previous declaration of 'video_read_req' is from here in top_dual_udp.v(333)
HDL-5007 WARNING: second declaration of 'video_read_req' is ignored in top_dual_udp.v(401)
HDL-5333 WARNING: data object 'video_read_req_ack' is already declared in top_dual_udp.v(402)
HDL-1007 : previous declaration of 'video_read_req_ack' is from here in top_dual_udp.v(334)
HDL-5007 WARNING: second declaration of 'video_read_req_ack' is ignored in top_dual_udp.v(402)
HDL-5333 WARNING: data object 'video_read_en' is already declared in top_dual_udp.v(403)
HDL-1007 : previous declaration of 'video_read_en' is from here in top_dual_udp.v(335)
HDL-5007 WARNING: second declaration of 'video_read_en' is ignored in top_dual_udp.v(403)
HDL-5333 WARNING: data object 'video_read_data' is already declared in top_dual_udp.v(404)
HDL-1007 : previous declaration of 'video_read_data' is from here in top_dual_udp.v(336)
HDL-5007 WARNING: second declaration of 'video_read_data' is ignored in top_dual_udp.v(404)
HDL-1007 : undeclared symbol 'udp_tx_ready', assumed default net type 'wire' in top_dual_udp.v(427)
HDL-1007 : undeclared symbol 'app_tx_ack', assumed default net type 'wire' in top_dual_udp.v(428)
HDL-1007 : undeclared symbol 'app_tx_data_request', assumed default net type 'wire' in top_dual_udp.v(452)
HDL-1007 : undeclared symbol 'app_tx_data_valid', assumed default net type 'wire' in top_dual_udp.v(453)
HDL-1007 : undeclared symbol 'app_tx_data', assumed default net type 'wire' in top_dual_udp.v(454)
HDL-1007 : undeclared symbol 'udp_data_length', assumed default net type 'wire' in top_dual_udp.v(455)
HDL-7225 CRITICAL-WARNING: 'udp_tx_ready' is already implicitly declared on line 427 in top_dual_udp.v(460)
HDL-7225 CRITICAL-WARNING: 'app_tx_ack' is already implicitly declared on line 428 in top_dual_udp.v(461)
HDL-7225 CRITICAL-WARNING: 'app_tx_data_request' is already implicitly declared on line 452 in top_dual_udp.v(462)
HDL-7225 CRITICAL-WARNING: 'app_tx_data_valid' is already implicitly declared on line 453 in top_dual_udp.v(463)
HDL-7225 CRITICAL-WARNING: 'app_tx_data' is already implicitly declared on line 454 in top_dual_udp.v(464)
HDL-7225 CRITICAL-WARNING: 'udp_data_length' is already implicitly declared on line 455 in top_dual_udp.v(465)
HDL-1007 : analyze verilog file udp_cam_ctrl_tf.v
PRJ-1412 : reset_run syn_1 phy_1.
PRJ-1409 : launch_runs syn_1 phy_1  -jobs 6.
PRJ-1410 : Run syn_1 success.
RUN-1002 : start command "save_best_bits"
PRJ-1424 : The implemented result of phy_1 is saved as best result.
PRJ-1410 : Run phy_1 success.
RUN-1002 : start command "import_db C:/Users/Lenovo/Desktop/q3_q4/q3q4/q4_Runs/phy_1/q4_pr.db"
RUN-1001 : Importing database generated by Tang Dynasty, V6.2.168116.
RUN-1001 : Database version number 46207
RUN-1001 : Import flow parameters
RUN-1001 : Import netlist
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : End build routing graph; 0.471128s wall, 0.406250s user + 0.109375s system = 0.515625s CPU (109.4%)

PHY-1001 : Build lut bridge;  0.070195s wall, 0.062500s user + 0.015625s system = 0.078125s CPU (111.3%)

PHY-1001 : Generate nets ...
PHY-1001 : net clk_dup_1 will be routed on clock mesh
PHY-1001 : net phy1_rgmii_rx_clk_dup_1 will be routed on clock mesh
PHY-1001 : net frame_read_write_m0/read_buf/clkw will be routed on clock mesh
PHY-1001 : clock net u_ov5640_dri/u_i2c_dr/dri_clk_syn_4 will be merged with clock u_ov5640_dri/u_i2c_dr/dri_clk
PHY-1001 : clock net frame_read_write_m0/write_clk_syn_4 will be merged with clock frame_read_write_m0/write_clk
PHY-1001 : clock net cam_pclk_syn_4 will be merged with clock cam_pclk_dup_1
PHY-1001 : clock net sd_card_bmp_m0/bmp_read_m0/clk will be merged with clock sys_pll_m0/clk0_buf
PHY-1001 : clock net u_clk_gen/u_pll_0/clk0_out will be merged with clock u_clk_gen/u_pll_0/clk0_buf
PHY-1001 : clock net u_rx_fifo/wr_clk will be merged with clock u_temac/u1_rgmii_interface/rgmii_rxc
PHY-1001 : clock net u_rx_pll/clk0_out will be merged with clock u_rx_pll/clk0_buf
PHY-1001 : net u_sdram/u2_ram/SDRAM_CLK will be routed on clock mesh
PHY-1001 : net u_temac/gtx_clk will be routed on clock mesh
PHY-1001 : net u_temac/u1_rgmii_interface/rgmii_txc_ddr/clk will be routed on clock mesh
PHY-1001 : eco open net = 0
PHY-1001 : 271 feed throughs used by 172 nets
RUN-1001 : Import phy database
RUN-1001 : Import timing constraints
RUN-1001 : Import IO constraints
RUN-1001 : Import Inst constraints
RUN-1001 : Import ChipWatcher
RUN-1001 : Import design success TD_VERSION=6.2.168116 , DB_VERSION=46207
RUN-1003 : finish command "import_db C:/Users/Lenovo/Desktop/q3_q4/q3q4/q4_Runs/phy_1/q4_pr.db" in  3.407044s wall, 3.062500s user + 0.625000s system = 3.687500s CPU (108.2%)

RUN-1004 : used memory is 817 MB, reserved memory is 800 MB, peak memory is 865 MB
RUN-1002 : start command "commit_param -step design"
RUN-1001 : Print Global Property
RUN-1001 : --------------------------------------------------------
RUN-1001 :   Parameters   |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------
RUN-1001 :   enable_seed  |    off     |       off        |        
RUN-1001 :     message    |  standard  |     standard     |        
RUN-1001 :   qor_monitor  |     on     |        on        |        
RUN-1001 :   syn_ip_flow  |    off     |       off        |        
RUN-1001 :     thread     |    auto    |       auto       |        
RUN-1001 : --------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : ----------------------------------------------------------------
RUN-1001 :       Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : ----------------------------------------------------------------
RUN-1001 :   default_reg_initial  |    auto    |       auto       |        
RUN-1001 :    hdl_warning_level   |   normal   |      normal      |        
RUN-1001 : ----------------------------------------------------------------
HDL-1007 : analyze verilog file src/video_define.v
HDL-1007 : analyze verilog file src/sdram_r/sdram_para.v
HDL-1007 : analyze verilog file src/sdram/enc_file/global_def.v
HDL-1007 : analyze verilog file ../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/TEMAC_CORE/RTL/mac_core_aead6cd6dadd.v
HDL-1007 : analyze verilog file ../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v
HDL-5007 WARNING: column 1032 exceeds maximum value 1023 in ../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(30)
HDL-1007 : back to file '../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v' in ../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(86)
HDL-5007 WARNING: event expressions must result in a singular type in ../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(3001)
HDL-1007 : undeclared symbol '**', assumed default net type '**' in ../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(5050)
HDL-1007 : undeclared symbol '**', assumed default net type '**' in ../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(5458)
HDL-5007 WARNING: column 1035 exceeds maximum value 1023 in ../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(6001)
HDL-1007 : back to file '../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v' in ../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(260)
HDL-1007 : analyze verilog file ../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/TEMAC_CORE/TEMAC_CORE.v
HDL-1007 : analyze verilog file ../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/pll_gen.v
HDL-1007 : undeclared symbol 'pll_gen_open0', assumed default net type 'wire' in ../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/pll_gen.v(99)
HDL-1007 : undeclared symbol 'pll_gen_open8', assumed default net type 'wire' in ../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/pll_gen.v(105)
HDL-1007 : undeclared symbol 'pll_gen_open7', assumed default net type 'wire' in ../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/pll_gen.v(105)
HDL-1007 : undeclared symbol 'pll_gen_open6', assumed default net type 'wire' in ../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/pll_gen.v(105)
HDL-1007 : undeclared symbol 'pll_gen_open5', assumed default net type 'wire' in ../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/pll_gen.v(105)
HDL-1007 : undeclared symbol 'pll_gen_open4', assumed default net type 'wire' in ../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/pll_gen.v(105)
HDL-1007 : undeclared symbol 'pll_gen_open3', assumed default net type 'wire' in ../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/pll_gen.v(105)
HDL-1007 : undeclared symbol 'pll_gen_open2', assumed default net type 'wire' in ../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/pll_gen.v(105)
HDL-1007 : undeclared symbol 'pll_gen_open1', assumed default net type 'wire' in ../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/pll_gen.v(105)
HDL-1007 : analyze verilog file ../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/rx_pll.v
HDL-1007 : undeclared symbol 'open', assumed default net type 'wire' in ../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/rx_pll.v(78)
HDL-1007 : analyze verilog file ../../HXEG420_lab_ex/lab_ex_5_HX4S20_OV5640/al_ip/afifo_16_32_256.v
HDL-1007 : analyze verilog file ../../HXEG420_lab_ex/lab_ex_5_HX4S20_OV5640/al_ip/afifo_32_16_256.v
HDL-1007 : analyze verilog file ../../HXEG420_lab_ex/lab_ex_5_HX4S20_OV5640/al_ip/video_pll.v
HDL-1007 : undeclared symbol 'open', assumed default net type 'wire' in ../../HXEG420_lab_ex/lab_ex_5_HX4S20_OV5640/al_ip/video_pll.v(70)
HDL-1007 : analyze verilog file ../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/sys_pll.v
HDL-1007 : undeclared symbol 'open', assumed default net type 'wire' in ../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/sys_pll.v(77)
HDL-1007 : analyze verilog file src/color_bar.v
HDL-1007 : analyze included file src/video_define.v in src/color_bar.v(2)
HDL-1007 : back to file 'src/color_bar.v' in src/color_bar.v(2)
HDL-1007 : analyze verilog file src/frame_fifo_read.v
HDL-1007 : analyze verilog file src/frame_fifo_write.v
HDL-1007 : analyze verilog file src/video_timing_data.v
HDL-1007 : analyze verilog file src/sdram/enc_file/sdr_as_ram.enc.v
HDL-1007 : back to file 'src/sdram/enc_file/sdr_as_ram.enc.v' in src/sdram/enc_file/sdr_as_ram.enc.v(45)
HDL-1007 : analyze verilog file src/sdram/enc_file/sdr_wrrd.enc.v
HDL-5007 WARNING: concatenation with an unsized literal will be treated as 32 bits in src/sdram/enc_file/sdr_wrrd.enc.v(283)
HDL-1007 : back to file 'src/sdram/enc_file/sdr_wrrd.enc.v' in src/sdram/enc_file/sdr_wrrd.enc.v(19)
HDL-1007 : analyze verilog file src/sdram/sdram.v
HDL-1007 : analyze included file ./src/sdram/enc_file/global_def.v in src/sdram/sdram.v(10)
HDL-1007 : back to file 'src/sdram/sdram.v' in src/sdram/sdram.v(10)
HDL-1007 : undeclared symbol 'SDR_CKE', assumed default net type 'wire' in src/sdram/sdram.v(89)
HDL-1007 : analyze verilog file src/frame_read_write.v
HDL-1007 : analyze verilog file src/video_delay.v
HDL-1007 : analyze VHDL file src/hdmi/enc_file/DVITransmitter.enc.vhd
HDL-1007 : analyze entity dvitransmitter in src/hdmi/enc_file/DVITransmitter.enc.vhd(13)
HDL-1007 : analyze architecture ** in src/hdmi/enc_file/DVITransmitter.enc.vhd(2)
HDL-1007 : analyze VHDL file src/hdmi/enc_file/SerializerN_1_lvds.enc.vhd
HDL-1007 : analyze entity ** in src/hdmi/enc_file/SerializerN_1_lvds.enc.vhd(12)
HDL-1007 : analyze architecture ** in src/hdmi/enc_file/SerializerN_1_lvds.enc.vhd(25)
HDL-1007 : analyze VHDL file src/hdmi/enc_file/SerializerN_1_lvds_dat.enc.vhd
HDL-1007 : analyze entity ** in src/hdmi/enc_file/SerializerN_1_lvds_dat.enc.vhd(14)
HDL-1007 : analyze architecture ** in src/hdmi/enc_file/SerializerN_1_lvds_dat.enc.vhd(28)
HDL-1007 : analyze VHDL file src/hdmi/enc_file/TMDSEncoder.enc.vhd
HDL-1007 : analyze entity ** in src/hdmi/enc_file/TMDSEncoder.enc.vhd(13)
HDL-1007 : analyze architecture ** in src/hdmi/enc_file/TMDSEncoder.enc.vhd(24)
HDL-1007 : analyze verilog file src/hdmi/enc_file/video_tpg_1024768.enc.v
HDL-5007 WARNING: literal value ** truncated to fit in ** bits in src/hdmi/enc_file/video_tpg_1024768.enc.v(231)
HDL-1007 : back to file 'src/hdmi/enc_file/video_tpg_1024768.enc.v' in src/hdmi/enc_file/video_tpg_1024768.enc.v(1)
HDL-1007 : analyze verilog file src/hdmi/enc_file/video_tpg_1080p.enc.v
HDL-1007 : back to file 'src/hdmi/enc_file/video_tpg_1080p.enc.v' in src/hdmi/enc_file/video_tpg_1080p.enc.v(1)
HDL-1007 : analyze verilog file src/hdmi/enc_file/video_tpg_12801024p.enc.v
HDL-1007 : back to file 'src/hdmi/enc_file/video_tpg_12801024p.enc.v' in src/hdmi/enc_file/video_tpg_12801024p.enc.v(1)
HDL-1007 : analyze verilog file src/hdmi/enc_file/video_tpg_1280800.enc.v
HDL-5007 WARNING: literal value ** truncated to fit in ** bits in src/hdmi/enc_file/video_tpg_1280800.enc.v(233)
HDL-1007 : back to file 'src/hdmi/enc_file/video_tpg_1280800.enc.v' in src/hdmi/enc_file/video_tpg_1280800.enc.v(1)
HDL-1007 : analyze verilog file src/hdmi/enc_file/video_tpg_16801050p.enc.v
HDL-1007 : back to file 'src/hdmi/enc_file/video_tpg_16801050p.enc.v' in src/hdmi/enc_file/video_tpg_16801050p.enc.v(1)
HDL-1007 : analyze verilog file src/hdmi/enc_file/video_tpg_800600.enc.v
HDL-1007 : back to file 'src/hdmi/enc_file/video_tpg_800600.enc.v' in src/hdmi/enc_file/video_tpg_800600.enc.v(1)
HDL-1007 : analyze VHDL file src/hdmi/hdmi_tx.vhd
HDL-1007 : analyze entity hdmi_tx in src/hdmi/hdmi_tx.vhd(11)
HDL-1007 : analyze architecture behavioral in src/hdmi/hdmi_tx.vhd(33)
HDL-1007 : analyze verilog file src/sdram/enc_file/sdr_init_ref.enc.v
HDL-1007 : analyze included file ./src/sdram/enc_file/global_def.v in src/sdram/enc_file/sdr_init_ref.enc.v(11)
HDL-1007 : back to file 'src/sdram/enc_file/sdr_init_ref.enc.v' in src/sdram/enc_file/sdr_init_ref.enc.v(11)
HDL-1007 : undeclared symbol '**', assumed default net type '**' in src/sdram/enc_file/sdr_init_ref.enc.v(57)
HDL-1007 : back to file 'src/sdram/enc_file/sdr_init_ref.enc.v' in src/sdram/enc_file/sdr_init_ref.enc.v(149)
HDL-5007 WARNING: concatenation with an unsized literal will be treated as 32 bits in src/sdram/enc_file/sdr_init_ref.enc.v(47)
HDL-1007 : analyze verilog file src/ov5640/cmos_capture_data.v
HDL-1007 : analyze verilog file src/ov5640/i2c_dri.v
HDL-1007 : analyze verilog file src/ov5640/i2c_ov5640_rgb565_cfg.v
HDL-1007 : analyze verilog file src/ov5640/ov5640_dri.v
HDL-1007 : analyze verilog file src/ov5640/ov5640_delay.v
HDL-1007 : analyze verilog file import/udp_cam_ctrl.v
HDL-1007 : analyze verilog file import/clk_gen_rst_gen.v
HDL-1007 : analyze verilog file import/div_clk_gen.v
HDL-1007 : analyze verilog file import/IDDR.v
HDL-1007 : analyze verilog file import/ODDR.v
HDL-1007 : analyze verilog file import/RAMB16_S9_S9.v
HDL-1007 : undeclared symbol 'open', assumed default net type 'wire' in import/RAMB16_S9_S9.v(109)
HDL-1007 : analyze verilog file import/rgmii_interface.v
HDL-1007 : analyze verilog file import/rx_client_fifo.v
HDL-5370 WARNING: parameter 'WAIT_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in import/rx_client_fifo.v(49)
HDL-5370 WARNING: parameter 'QUEUE1_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in import/rx_client_fifo.v(50)
HDL-5370 WARNING: parameter 'QUEUE2_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in import/rx_client_fifo.v(51)
HDL-5370 WARNING: parameter 'QUEUE3_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in import/rx_client_fifo.v(52)
HDL-5370 WARNING: parameter 'QUEUE_SOF_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in import/rx_client_fifo.v(53)
HDL-5370 WARNING: parameter 'SOF_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in import/rx_client_fifo.v(54)
HDL-5370 WARNING: parameter 'DATA_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in import/rx_client_fifo.v(55)
HDL-5370 WARNING: parameter 'EOF_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in import/rx_client_fifo.v(56)
HDL-5370 WARNING: parameter 'IDLE_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in import/rx_client_fifo.v(62)
HDL-5370 WARNING: parameter 'FRAME_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in import/rx_client_fifo.v(63)
HDL-5370 Similar messages will be suppressed.
HDL-1007 : analyze verilog file import/temac_block.v
HDL-1007 : analyze verilog file import/temac_clk_gen.v
HDL-1007 : analyze verilog file import/tx_client_fifo.v
HDL-5370 WARNING: parameter 'IDLE_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in import/tx_client_fifo.v(53)
HDL-5370 WARNING: parameter 'QUEUE1_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in import/tx_client_fifo.v(54)
HDL-5370 WARNING: parameter 'QUEUE2_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in import/tx_client_fifo.v(55)
HDL-5370 WARNING: parameter 'QUEUE3_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in import/tx_client_fifo.v(56)
HDL-5370 WARNING: parameter 'QUEUE_ACK_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in import/tx_client_fifo.v(57)
HDL-5370 WARNING: parameter 'WAIT_ACK_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in import/tx_client_fifo.v(58)
HDL-5370 WARNING: parameter 'FRAME_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in import/tx_client_fifo.v(59)
HDL-5370 WARNING: parameter 'DROP_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in import/tx_client_fifo.v(60)
HDL-5370 WARNING: parameter 'RETRANSMIT_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in import/tx_client_fifo.v(61)
HDL-5370 WARNING: parameter 'WAIT_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in import/tx_client_fifo.v(67)
HDL-5370 Similar messages will be suppressed.
HDL-1007 : analyze verilog file import/tx_clk_en_gen.v
HDL-1007 : analyze verilog file import/udp_data_tpg.v
HDL-1007 : analyze verilog file import/udp_ip_protocol_stack_merge.enc.v
HDL-1007 : back to file 'import/udp_ip_protocol_stack_merge.enc.v' in import/udp_ip_protocol_stack_merge.enc.v(56)
HDL-1007 : undeclared symbol '**', assumed default net type '**' in import/udp_ip_protocol_stack_merge.enc.v(2638)
HDL-1007 : back to file 'import/udp_ip_protocol_stack_merge.enc.v' in import/udp_ip_protocol_stack_merge.enc.v(420)
HDL-1007 : analyze verilog file import/udp_loopback.v
HDL-1007 : analyze verilog file ../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/src/ax_debounce.v
HDL-1007 : analyze verilog file ../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/src/bmp_read.v
HDL-1007 : analyze verilog file ../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/src/sd_card_bmp.v
HDL-1007 : analyze verilog file ../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/src/seg_decoder.v
HDL-1007 : analyze verilog file ../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/src/seg_scan.v
HDL-1007 : analyze verilog file import/sd_card_cmd.v
HDL-1007 : analyze verilog file import/sd_card_sec_read_write.v
HDL-1007 : analyze verilog file import/sd_card_top.v
HDL-1007 : analyze verilog file import/spi_master.v
HDL-1007 : analyze verilog file ../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/afifo_16_32_256.v
HDL-7201 CRITICAL-WARNING: overwrite current module 'wfifo_32_32_512' in ../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/afifo_16_32_256.v(13)
HDL-7307 CRITICAL-WARNING: previous definition of design element module 'wfifo_32_32_512' is here. This is because multiple modules(values) with the same name are defined. Please consider rewriting code in ../../HXEG420_lab_ex/lab_ex_5_HX4S20_OV5640/al_ip/afifo_16_32_256.v(13)
HDL-7201 CRITICAL-WARNING: overwrite current module 'fifo_cross_domain_addr_process_al_wfifo_32_32_512' in ../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/afifo_16_32_256.v(250)
HDL-7307 CRITICAL-WARNING: previous definition of design element module 'fifo_cross_domain_addr_process_al_wfifo_32_32_512' is here. This is because multiple modules(values) with the same name are defined. Please consider rewriting code in ../../HXEG420_lab_ex/lab_ex_5_HX4S20_OV5640/al_ip/afifo_16_32_256.v(250)
HDL-7201 CRITICAL-WARNING: overwrite current module 'ram_infer_wfifo_32_32_512' in ../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/afifo_16_32_256.v(333)
HDL-7307 CRITICAL-WARNING: previous definition of design element module 'ram_infer_wfifo_32_32_512' is here. This is because multiple modules(values) with the same name are defined. Please consider rewriting code in ../../HXEG420_lab_ex/lab_ex_5_HX4S20_OV5640/al_ip/afifo_16_32_256.v(333)
HDL-1007 : analyze verilog file ../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/afifo_16_256.v
HDL-1007 : analyze verilog file ../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/afifo_16_256_sim.v
HDL-1007 : undeclared symbol 'open_n51', assumed default net type 'wire' in ../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/afifo_16_256_sim.v(1387)
HDL-1007 : undeclared symbol 'open_n52', assumed default net type 'wire' in ../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/afifo_16_256_sim.v(1387)
HDL-1007 : undeclared symbol 'open_n53', assumed default net type 'wire' in ../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/afifo_16_256_sim.v(1389)
HDL-1007 : undeclared symbol 'open_n54', assumed default net type 'wire' in ../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/afifo_16_256_sim.v(1389)
HDL-1007 : undeclared symbol 'open_n59', assumed default net type 'wire' in ../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/afifo_16_256_sim.v(1393)
HDL-1007 : undeclared symbol 'open_n60', assumed default net type 'wire' in ../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/afifo_16_256_sim.v(1393)
HDL-1007 : undeclared symbol 'open_n63', assumed default net type 'wire' in ../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/afifo_16_256_sim.v(1434)
HDL-1007 : undeclared symbol 'open_n64', assumed default net type 'wire' in ../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/afifo_16_256_sim.v(1497)
HDL-1007 : undeclared symbol 'open_n67', assumed default net type 'wire' in ../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/afifo_16_256_sim.v(1502)
HDL-1007 : undeclared symbol 'open_n68', assumed default net type 'wire' in ../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/afifo_16_256_sim.v(1565)
HDL-1007 : analyze verilog file ../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/afifo_32_16_256.v
HDL-7201 CRITICAL-WARNING: overwrite current module 'rfifo_32_32_512' in ../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/afifo_32_16_256.v(13)
HDL-7307 CRITICAL-WARNING: previous definition of design element module 'rfifo_32_32_512' is here. This is because multiple modules(values) with the same name are defined. Please consider rewriting code in ../../HXEG420_lab_ex/lab_ex_5_HX4S20_OV5640/al_ip/afifo_32_16_256.v(13)
HDL-7201 CRITICAL-WARNING: overwrite current module 'fifo_cross_domain_addr_process_al_rfifo_32_32_512' in ../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/afifo_32_16_256.v(250)
HDL-7307 CRITICAL-WARNING: previous definition of design element module 'fifo_cross_domain_addr_process_al_rfifo_32_32_512' is here. This is because multiple modules(values) with the same name are defined. Please consider rewriting code in ../../HXEG420_lab_ex/lab_ex_5_HX4S20_OV5640/al_ip/afifo_32_16_256.v(250)
HDL-7201 CRITICAL-WARNING: overwrite current module 'ram_infer_rfifo_32_32_512' in ../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/afifo_32_16_256.v(333)
HDL-7307 CRITICAL-WARNING: previous definition of design element module 'ram_infer_rfifo_32_32_512' is here. This is because multiple modules(values) with the same name are defined. Please consider rewriting code in ../../HXEG420_lab_ex/lab_ex_5_HX4S20_OV5640/al_ip/afifo_32_16_256.v(333)
HDL-1007 : analyze verilog file ../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/video_pll.v
HDL-1007 : undeclared symbol 'open', assumed default net type 'wire' in ../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/video_pll.v(70)
HDL-7201 CRITICAL-WARNING: overwrite current module 'video_pll' in ../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/video_pll.v(23)
HDL-7307 CRITICAL-WARNING: previous definition of design element module 'video_pll' is here. This is because multiple modules(values) with the same name are defined. Please consider rewriting code in ../../HXEG420_lab_ex/lab_ex_5_HX4S20_OV5640/al_ip/video_pll.v(23)
HDL-1007 : analyze verilog file import/cmos_capture_data.v
HDL-7201 CRITICAL-WARNING: overwrite current module 'cmos_capture_data' in import/cmos_capture_data.v(23)
HDL-7307 CRITICAL-WARNING: previous definition of design element module 'cmos_capture_data' is here. This is because multiple modules(values) with the same name are defined. Please consider rewriting code in src/ov5640/cmos_capture_data.v(23)
HDL-1007 : analyze verilog file import/i2c_dri.v
HDL-7201 CRITICAL-WARNING: overwrite current module 'i2c_dri' in import/i2c_dri.v(24)
HDL-7307 CRITICAL-WARNING: previous definition of design element module 'i2c_dri' is here. This is because multiple modules(values) with the same name are defined. Please consider rewriting code in src/ov5640/i2c_dri.v(24)
HDL-1007 : analyze verilog file import/i2c_ov5640_rgb565_cfg.v
HDL-7201 CRITICAL-WARNING: overwrite current module 'i2c_ov5640_rgb565_cfg' in import/i2c_ov5640_rgb565_cfg.v(24)
HDL-7307 CRITICAL-WARNING: previous definition of design element module 'i2c_ov5640_rgb565_cfg' is here. This is because multiple modules(values) with the same name are defined. Please consider rewriting code in src/ov5640/i2c_ov5640_rgb565_cfg.v(24)
HDL-1007 : analyze verilog file import/ov5640_delay.v
HDL-7201 CRITICAL-WARNING: overwrite current module 'ov5640_delay' in import/ov5640_delay.v(1)
HDL-7307 CRITICAL-WARNING: previous definition of design element module 'ov5640_delay' is here. This is because multiple modules(values) with the same name are defined. Please consider rewriting code in src/ov5640/ov5640_delay.v(1)
HDL-1007 : analyze verilog file import/ov5640_dri.v
HDL-7201 CRITICAL-WARNING: overwrite current module 'ov5640_dri' in import/ov5640_dri.v(24)
HDL-7307 CRITICAL-WARNING: previous definition of design element module 'ov5640_dri' is here. This is because multiple modules(values) with the same name are defined. Please consider rewriting code in src/ov5640/ov5640_dri.v(24)
HDL-1007 : analyze verilog file import/emboss_process.v
HDL-7201 CRITICAL-WARNING: overwrite current module 'emboss_process' in import/emboss_process.v(5)
HDL-7307 CRITICAL-WARNING: previous definition of design element module 'emboss_process' is here. This is because multiple modules(values) with the same name are defined. Please consider rewriting code in import/udp_cam_ctrl.v(653)
HDL-1007 : analyze verilog file import/line_buffer.v
HDL-7201 CRITICAL-WARNING: overwrite current module 'line_buffer' in import/line_buffer.v(5)
HDL-7307 CRITICAL-WARNING: previous definition of design element module 'line_buffer' is here. This is because multiple modules(values) with the same name are defined. Please consider rewriting code in import/udp_cam_ctrl.v(670)
HDL-1007 : analyze verilog file import/morphology_process.v
HDL-1007 : analyze verilog file import/sobel_process.v
HDL-7201 CRITICAL-WARNING: overwrite current module 'sobel_process' in import/sobel_process.v(7)
HDL-7307 CRITICAL-WARNING: previous definition of design element module 'sobel_process' is here. This is because multiple modules(values) with the same name are defined. Please consider rewriting code in import/udp_cam_ctrl.v(639)
HDL-1007 : analyze verilog file top_dual_udp.v
HDL-5333 WARNING: data object 'video_read_req' is already declared in top_dual_udp.v(401)
HDL-1007 : previous declaration of 'video_read_req' is from here in top_dual_udp.v(333)
HDL-5007 WARNING: second declaration of 'video_read_req' is ignored in top_dual_udp.v(401)
HDL-5333 WARNING: data object 'video_read_req_ack' is already declared in top_dual_udp.v(402)
HDL-1007 : previous declaration of 'video_read_req_ack' is from here in top_dual_udp.v(334)
HDL-5007 WARNING: second declaration of 'video_read_req_ack' is ignored in top_dual_udp.v(402)
HDL-5333 WARNING: data object 'video_read_en' is already declared in top_dual_udp.v(403)
HDL-1007 : previous declaration of 'video_read_en' is from here in top_dual_udp.v(335)
HDL-5007 WARNING: second declaration of 'video_read_en' is ignored in top_dual_udp.v(403)
HDL-5333 WARNING: data object 'video_read_data' is already declared in top_dual_udp.v(404)
HDL-1007 : previous declaration of 'video_read_data' is from here in top_dual_udp.v(336)
HDL-5007 WARNING: second declaration of 'video_read_data' is ignored in top_dual_udp.v(404)
HDL-1007 : undeclared symbol 'udp_tx_ready', assumed default net type 'wire' in top_dual_udp.v(427)
HDL-1007 : undeclared symbol 'app_tx_ack', assumed default net type 'wire' in top_dual_udp.v(428)
HDL-1007 : undeclared symbol 'app_tx_data_request', assumed default net type 'wire' in top_dual_udp.v(452)
HDL-1007 : undeclared symbol 'app_tx_data_valid', assumed default net type 'wire' in top_dual_udp.v(453)
HDL-1007 : undeclared symbol 'app_tx_data', assumed default net type 'wire' in top_dual_udp.v(454)
HDL-1007 : undeclared symbol 'udp_data_length', assumed default net type 'wire' in top_dual_udp.v(455)
HDL-7225 CRITICAL-WARNING: 'udp_tx_ready' is already implicitly declared on line 427 in top_dual_udp.v(460)
HDL-7225 CRITICAL-WARNING: 'app_tx_ack' is already implicitly declared on line 428 in top_dual_udp.v(461)
HDL-7225 CRITICAL-WARNING: 'app_tx_data_request' is already implicitly declared on line 452 in top_dual_udp.v(462)
HDL-7225 CRITICAL-WARNING: 'app_tx_data_valid' is already implicitly declared on line 453 in top_dual_udp.v(463)
HDL-7225 CRITICAL-WARNING: 'app_tx_data' is already implicitly declared on line 454 in top_dual_udp.v(464)
HDL-7225 CRITICAL-WARNING: 'udp_data_length' is already implicitly declared on line 455 in top_dual_udp.v(465)
HDL-1007 : analyze verilog file udp_cam_ctrl_tf.v
RUN-1002 : start command "commit_param -step design"
RUN-1001 : Print Global Property
RUN-1001 : --------------------------------------------------------
RUN-1001 :   Parameters   |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------
RUN-1001 :   enable_seed  |    off     |       off        |        
RUN-1001 :     message    |  standard  |     standard     |        
RUN-1001 :   qor_monitor  |     on     |        on        |        
RUN-1001 :   syn_ip_flow  |    off     |       off        |        
RUN-1001 :     thread     |    auto    |       auto       |        
RUN-1001 : --------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : ----------------------------------------------------------------
RUN-1001 :       Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : ----------------------------------------------------------------
RUN-1001 :   default_reg_initial  |    auto    |       auto       |        
RUN-1001 :    hdl_warning_level   |   normal   |      normal      |        
RUN-1001 : ----------------------------------------------------------------
HDL-1007 : analyze verilog file src/video_define.v
HDL-1007 : analyze verilog file src/sdram_r/sdram_para.v
HDL-1007 : analyze verilog file src/sdram/enc_file/global_def.v
HDL-1007 : analyze verilog file ../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/TEMAC_CORE/RTL/mac_core_aead6cd6dadd.v
HDL-1007 : analyze verilog file ../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v
HDL-5007 WARNING: column 1032 exceeds maximum value 1023 in ../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(30)
HDL-1007 : back to file '../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v' in ../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(86)
HDL-5007 WARNING: event expressions must result in a singular type in ../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(3001)
HDL-1007 : undeclared symbol '**', assumed default net type '**' in ../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(5050)
HDL-1007 : undeclared symbol '**', assumed default net type '**' in ../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(5458)
HDL-5007 WARNING: column 1035 exceeds maximum value 1023 in ../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(6001)
HDL-1007 : back to file '../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v' in ../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(260)
HDL-1007 : analyze verilog file ../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/TEMAC_CORE/TEMAC_CORE.v
HDL-1007 : analyze verilog file ../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/pll_gen.v
HDL-1007 : undeclared symbol 'pll_gen_open0', assumed default net type 'wire' in ../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/pll_gen.v(99)
HDL-1007 : undeclared symbol 'pll_gen_open8', assumed default net type 'wire' in ../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/pll_gen.v(105)
HDL-1007 : undeclared symbol 'pll_gen_open7', assumed default net type 'wire' in ../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/pll_gen.v(105)
HDL-1007 : undeclared symbol 'pll_gen_open6', assumed default net type 'wire' in ../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/pll_gen.v(105)
HDL-1007 : undeclared symbol 'pll_gen_open5', assumed default net type 'wire' in ../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/pll_gen.v(105)
HDL-1007 : undeclared symbol 'pll_gen_open4', assumed default net type 'wire' in ../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/pll_gen.v(105)
HDL-1007 : undeclared symbol 'pll_gen_open3', assumed default net type 'wire' in ../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/pll_gen.v(105)
HDL-1007 : undeclared symbol 'pll_gen_open2', assumed default net type 'wire' in ../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/pll_gen.v(105)
HDL-1007 : undeclared symbol 'pll_gen_open1', assumed default net type 'wire' in ../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/pll_gen.v(105)
HDL-1007 : analyze verilog file ../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/rx_pll.v
HDL-1007 : undeclared symbol 'open', assumed default net type 'wire' in ../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/rx_pll.v(78)
HDL-1007 : analyze verilog file ../../HXEG420_lab_ex/lab_ex_5_HX4S20_OV5640/al_ip/afifo_16_32_256.v
HDL-1007 : analyze verilog file ../../HXEG420_lab_ex/lab_ex_5_HX4S20_OV5640/al_ip/afifo_32_16_256.v
HDL-1007 : analyze verilog file ../../HXEG420_lab_ex/lab_ex_5_HX4S20_OV5640/al_ip/video_pll.v
HDL-1007 : undeclared symbol 'open', assumed default net type 'wire' in ../../HXEG420_lab_ex/lab_ex_5_HX4S20_OV5640/al_ip/video_pll.v(70)
HDL-1007 : analyze verilog file ../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/sys_pll.v
HDL-1007 : undeclared symbol 'open', assumed default net type 'wire' in ../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/sys_pll.v(77)
HDL-1007 : analyze verilog file src/color_bar.v
HDL-1007 : analyze included file src/video_define.v in src/color_bar.v(2)
HDL-1007 : back to file 'src/color_bar.v' in src/color_bar.v(2)
HDL-1007 : analyze verilog file src/frame_fifo_read.v
HDL-1007 : analyze verilog file src/frame_fifo_write.v
HDL-1007 : analyze verilog file src/video_timing_data.v
HDL-1007 : analyze verilog file src/sdram/enc_file/sdr_as_ram.enc.v
HDL-1007 : back to file 'src/sdram/enc_file/sdr_as_ram.enc.v' in src/sdram/enc_file/sdr_as_ram.enc.v(45)
HDL-1007 : analyze verilog file src/sdram/enc_file/sdr_wrrd.enc.v
HDL-5007 WARNING: concatenation with an unsized literal will be treated as 32 bits in src/sdram/enc_file/sdr_wrrd.enc.v(283)
HDL-1007 : back to file 'src/sdram/enc_file/sdr_wrrd.enc.v' in src/sdram/enc_file/sdr_wrrd.enc.v(19)
HDL-1007 : analyze verilog file src/sdram/sdram.v
HDL-1007 : analyze included file ./src/sdram/enc_file/global_def.v in src/sdram/sdram.v(10)
HDL-1007 : back to file 'src/sdram/sdram.v' in src/sdram/sdram.v(10)
HDL-1007 : undeclared symbol 'SDR_CKE', assumed default net type 'wire' in src/sdram/sdram.v(89)
HDL-1007 : analyze verilog file src/frame_read_write.v
HDL-1007 : analyze verilog file src/video_delay.v
HDL-1007 : analyze VHDL file src/hdmi/enc_file/DVITransmitter.enc.vhd
HDL-1007 : analyze entity dvitransmitter in src/hdmi/enc_file/DVITransmitter.enc.vhd(13)
HDL-1007 : analyze architecture ** in src/hdmi/enc_file/DVITransmitter.enc.vhd(2)
HDL-1007 : analyze VHDL file src/hdmi/enc_file/SerializerN_1_lvds.enc.vhd
HDL-1007 : analyze entity ** in src/hdmi/enc_file/SerializerN_1_lvds.enc.vhd(12)
HDL-1007 : analyze architecture ** in src/hdmi/enc_file/SerializerN_1_lvds.enc.vhd(25)
HDL-1007 : analyze VHDL file src/hdmi/enc_file/SerializerN_1_lvds_dat.enc.vhd
HDL-1007 : analyze entity ** in src/hdmi/enc_file/SerializerN_1_lvds_dat.enc.vhd(14)
HDL-1007 : analyze architecture ** in src/hdmi/enc_file/SerializerN_1_lvds_dat.enc.vhd(28)
HDL-1007 : analyze VHDL file src/hdmi/enc_file/TMDSEncoder.enc.vhd
HDL-1007 : analyze entity ** in src/hdmi/enc_file/TMDSEncoder.enc.vhd(13)
HDL-1007 : analyze architecture ** in src/hdmi/enc_file/TMDSEncoder.enc.vhd(24)
HDL-1007 : analyze verilog file src/hdmi/enc_file/video_tpg_1024768.enc.v
HDL-5007 WARNING: literal value ** truncated to fit in ** bits in src/hdmi/enc_file/video_tpg_1024768.enc.v(231)
HDL-1007 : back to file 'src/hdmi/enc_file/video_tpg_1024768.enc.v' in src/hdmi/enc_file/video_tpg_1024768.enc.v(1)
HDL-1007 : analyze verilog file src/hdmi/enc_file/video_tpg_1080p.enc.v
HDL-1007 : back to file 'src/hdmi/enc_file/video_tpg_1080p.enc.v' in src/hdmi/enc_file/video_tpg_1080p.enc.v(1)
HDL-1007 : analyze verilog file src/hdmi/enc_file/video_tpg_12801024p.enc.v
HDL-1007 : back to file 'src/hdmi/enc_file/video_tpg_12801024p.enc.v' in src/hdmi/enc_file/video_tpg_12801024p.enc.v(1)
HDL-1007 : analyze verilog file src/hdmi/enc_file/video_tpg_1280800.enc.v
HDL-5007 WARNING: literal value ** truncated to fit in ** bits in src/hdmi/enc_file/video_tpg_1280800.enc.v(233)
HDL-1007 : back to file 'src/hdmi/enc_file/video_tpg_1280800.enc.v' in src/hdmi/enc_file/video_tpg_1280800.enc.v(1)
HDL-1007 : analyze verilog file src/hdmi/enc_file/video_tpg_16801050p.enc.v
HDL-1007 : back to file 'src/hdmi/enc_file/video_tpg_16801050p.enc.v' in src/hdmi/enc_file/video_tpg_16801050p.enc.v(1)
HDL-1007 : analyze verilog file src/hdmi/enc_file/video_tpg_800600.enc.v
HDL-1007 : back to file 'src/hdmi/enc_file/video_tpg_800600.enc.v' in src/hdmi/enc_file/video_tpg_800600.enc.v(1)
HDL-1007 : analyze VHDL file src/hdmi/hdmi_tx.vhd
HDL-1007 : analyze entity hdmi_tx in src/hdmi/hdmi_tx.vhd(11)
HDL-1007 : analyze architecture behavioral in src/hdmi/hdmi_tx.vhd(33)
HDL-1007 : analyze verilog file src/sdram/enc_file/sdr_init_ref.enc.v
HDL-1007 : analyze included file ./src/sdram/enc_file/global_def.v in src/sdram/enc_file/sdr_init_ref.enc.v(11)
HDL-1007 : back to file 'src/sdram/enc_file/sdr_init_ref.enc.v' in src/sdram/enc_file/sdr_init_ref.enc.v(11)
HDL-1007 : undeclared symbol '**', assumed default net type '**' in src/sdram/enc_file/sdr_init_ref.enc.v(57)
HDL-1007 : back to file 'src/sdram/enc_file/sdr_init_ref.enc.v' in src/sdram/enc_file/sdr_init_ref.enc.v(149)
HDL-5007 WARNING: concatenation with an unsized literal will be treated as 32 bits in src/sdram/enc_file/sdr_init_ref.enc.v(47)
HDL-1007 : analyze verilog file src/ov5640/cmos_capture_data.v
HDL-1007 : analyze verilog file src/ov5640/i2c_dri.v
HDL-1007 : analyze verilog file src/ov5640/i2c_ov5640_rgb565_cfg.v
HDL-1007 : analyze verilog file src/ov5640/ov5640_dri.v
HDL-1007 : analyze verilog file src/ov5640/ov5640_delay.v
HDL-1007 : analyze verilog file import/udp_cam_ctrl.v
HDL-1007 : analyze verilog file import/clk_gen_rst_gen.v
HDL-1007 : analyze verilog file import/div_clk_gen.v
HDL-1007 : analyze verilog file import/IDDR.v
HDL-1007 : analyze verilog file import/ODDR.v
HDL-1007 : analyze verilog file import/RAMB16_S9_S9.v
HDL-1007 : undeclared symbol 'open', assumed default net type 'wire' in import/RAMB16_S9_S9.v(109)
HDL-1007 : analyze verilog file import/rgmii_interface.v
HDL-1007 : analyze verilog file import/rx_client_fifo.v
HDL-5370 WARNING: parameter 'WAIT_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in import/rx_client_fifo.v(49)
HDL-5370 WARNING: parameter 'QUEUE1_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in import/rx_client_fifo.v(50)
HDL-5370 WARNING: parameter 'QUEUE2_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in import/rx_client_fifo.v(51)
HDL-5370 WARNING: parameter 'QUEUE3_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in import/rx_client_fifo.v(52)
HDL-5370 WARNING: parameter 'QUEUE_SOF_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in import/rx_client_fifo.v(53)
HDL-5370 WARNING: parameter 'SOF_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in import/rx_client_fifo.v(54)
HDL-5370 WARNING: parameter 'DATA_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in import/rx_client_fifo.v(55)
HDL-5370 WARNING: parameter 'EOF_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in import/rx_client_fifo.v(56)
HDL-5370 WARNING: parameter 'IDLE_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in import/rx_client_fifo.v(62)
HDL-5370 WARNING: parameter 'FRAME_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in import/rx_client_fifo.v(63)
HDL-5370 Similar messages will be suppressed.
HDL-1007 : analyze verilog file import/temac_block.v
HDL-1007 : analyze verilog file import/temac_clk_gen.v
HDL-1007 : analyze verilog file import/tx_client_fifo.v
HDL-5370 WARNING: parameter 'IDLE_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in import/tx_client_fifo.v(53)
HDL-5370 WARNING: parameter 'QUEUE1_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in import/tx_client_fifo.v(54)
HDL-5370 WARNING: parameter 'QUEUE2_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in import/tx_client_fifo.v(55)
HDL-5370 WARNING: parameter 'QUEUE3_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in import/tx_client_fifo.v(56)
HDL-5370 WARNING: parameter 'QUEUE_ACK_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in import/tx_client_fifo.v(57)
HDL-5370 WARNING: parameter 'WAIT_ACK_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in import/tx_client_fifo.v(58)
HDL-5370 WARNING: parameter 'FRAME_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in import/tx_client_fifo.v(59)
HDL-5370 WARNING: parameter 'DROP_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in import/tx_client_fifo.v(60)
HDL-5370 WARNING: parameter 'RETRANSMIT_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in import/tx_client_fifo.v(61)
HDL-5370 WARNING: parameter 'WAIT_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in import/tx_client_fifo.v(67)
HDL-5370 Similar messages will be suppressed.
HDL-1007 : analyze verilog file import/tx_clk_en_gen.v
HDL-1007 : analyze verilog file import/udp_data_tpg.v
HDL-1007 : analyze verilog file import/udp_ip_protocol_stack_merge.enc.v
HDL-1007 : back to file 'import/udp_ip_protocol_stack_merge.enc.v' in import/udp_ip_protocol_stack_merge.enc.v(56)
HDL-1007 : undeclared symbol '**', assumed default net type '**' in import/udp_ip_protocol_stack_merge.enc.v(2638)
HDL-1007 : back to file 'import/udp_ip_protocol_stack_merge.enc.v' in import/udp_ip_protocol_stack_merge.enc.v(420)
HDL-1007 : analyze verilog file import/udp_loopback.v
HDL-1007 : analyze verilog file ../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/src/ax_debounce.v
HDL-1007 : analyze verilog file ../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/src/bmp_read.v
HDL-1007 : analyze verilog file ../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/src/sd_card_bmp.v
HDL-1007 : analyze verilog file ../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/src/seg_decoder.v
HDL-1007 : analyze verilog file ../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/src/seg_scan.v
HDL-1007 : analyze verilog file import/sd_card_cmd.v
HDL-1007 : analyze verilog file import/sd_card_sec_read_write.v
HDL-1007 : analyze verilog file import/sd_card_top.v
HDL-1007 : analyze verilog file import/spi_master.v
HDL-1007 : analyze verilog file ../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/afifo_16_32_256.v
HDL-7201 CRITICAL-WARNING: overwrite current module 'wfifo_32_32_512' in ../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/afifo_16_32_256.v(13)
HDL-7307 CRITICAL-WARNING: previous definition of design element module 'wfifo_32_32_512' is here. This is because multiple modules(values) with the same name are defined. Please consider rewriting code in ../../HXEG420_lab_ex/lab_ex_5_HX4S20_OV5640/al_ip/afifo_16_32_256.v(13)
HDL-7201 CRITICAL-WARNING: overwrite current module 'fifo_cross_domain_addr_process_al_wfifo_32_32_512' in ../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/afifo_16_32_256.v(250)
HDL-7307 CRITICAL-WARNING: previous definition of design element module 'fifo_cross_domain_addr_process_al_wfifo_32_32_512' is here. This is because multiple modules(values) with the same name are defined. Please consider rewriting code in ../../HXEG420_lab_ex/lab_ex_5_HX4S20_OV5640/al_ip/afifo_16_32_256.v(250)
HDL-7201 CRITICAL-WARNING: overwrite current module 'ram_infer_wfifo_32_32_512' in ../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/afifo_16_32_256.v(333)
HDL-7307 CRITICAL-WARNING: previous definition of design element module 'ram_infer_wfifo_32_32_512' is here. This is because multiple modules(values) with the same name are defined. Please consider rewriting code in ../../HXEG420_lab_ex/lab_ex_5_HX4S20_OV5640/al_ip/afifo_16_32_256.v(333)
HDL-1007 : analyze verilog file ../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/afifo_16_256.v
HDL-1007 : analyze verilog file ../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/afifo_16_256_sim.v
HDL-1007 : undeclared symbol 'open_n51', assumed default net type 'wire' in ../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/afifo_16_256_sim.v(1387)
HDL-1007 : undeclared symbol 'open_n52', assumed default net type 'wire' in ../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/afifo_16_256_sim.v(1387)
HDL-1007 : undeclared symbol 'open_n53', assumed default net type 'wire' in ../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/afifo_16_256_sim.v(1389)
HDL-1007 : undeclared symbol 'open_n54', assumed default net type 'wire' in ../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/afifo_16_256_sim.v(1389)
HDL-1007 : undeclared symbol 'open_n59', assumed default net type 'wire' in ../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/afifo_16_256_sim.v(1393)
HDL-1007 : undeclared symbol 'open_n60', assumed default net type 'wire' in ../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/afifo_16_256_sim.v(1393)
HDL-1007 : undeclared symbol 'open_n63', assumed default net type 'wire' in ../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/afifo_16_256_sim.v(1434)
HDL-1007 : undeclared symbol 'open_n64', assumed default net type 'wire' in ../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/afifo_16_256_sim.v(1497)
HDL-1007 : undeclared symbol 'open_n67', assumed default net type 'wire' in ../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/afifo_16_256_sim.v(1502)
HDL-1007 : undeclared symbol 'open_n68', assumed default net type 'wire' in ../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/afifo_16_256_sim.v(1565)
HDL-1007 : analyze verilog file ../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/afifo_32_16_256.v
HDL-7201 CRITICAL-WARNING: overwrite current module 'rfifo_32_32_512' in ../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/afifo_32_16_256.v(13)
HDL-7307 CRITICAL-WARNING: previous definition of design element module 'rfifo_32_32_512' is here. This is because multiple modules(values) with the same name are defined. Please consider rewriting code in ../../HXEG420_lab_ex/lab_ex_5_HX4S20_OV5640/al_ip/afifo_32_16_256.v(13)
HDL-7201 CRITICAL-WARNING: overwrite current module 'fifo_cross_domain_addr_process_al_rfifo_32_32_512' in ../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/afifo_32_16_256.v(250)
HDL-7307 CRITICAL-WARNING: previous definition of design element module 'fifo_cross_domain_addr_process_al_rfifo_32_32_512' is here. This is because multiple modules(values) with the same name are defined. Please consider rewriting code in ../../HXEG420_lab_ex/lab_ex_5_HX4S20_OV5640/al_ip/afifo_32_16_256.v(250)
HDL-7201 CRITICAL-WARNING: overwrite current module 'ram_infer_rfifo_32_32_512' in ../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/afifo_32_16_256.v(333)
HDL-7307 CRITICAL-WARNING: previous definition of design element module 'ram_infer_rfifo_32_32_512' is here. This is because multiple modules(values) with the same name are defined. Please consider rewriting code in ../../HXEG420_lab_ex/lab_ex_5_HX4S20_OV5640/al_ip/afifo_32_16_256.v(333)
HDL-1007 : analyze verilog file ../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/video_pll.v
HDL-1007 : undeclared symbol 'open', assumed default net type 'wire' in ../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/video_pll.v(70)
HDL-7201 CRITICAL-WARNING: overwrite current module 'video_pll' in ../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/video_pll.v(23)
HDL-7307 CRITICAL-WARNING: previous definition of design element module 'video_pll' is here. This is because multiple modules(values) with the same name are defined. Please consider rewriting code in ../../HXEG420_lab_ex/lab_ex_5_HX4S20_OV5640/al_ip/video_pll.v(23)
HDL-1007 : analyze verilog file import/cmos_capture_data.v
HDL-7201 CRITICAL-WARNING: overwrite current module 'cmos_capture_data' in import/cmos_capture_data.v(23)
HDL-7307 CRITICAL-WARNING: previous definition of design element module 'cmos_capture_data' is here. This is because multiple modules(values) with the same name are defined. Please consider rewriting code in src/ov5640/cmos_capture_data.v(23)
HDL-1007 : analyze verilog file import/i2c_dri.v
HDL-7201 CRITICAL-WARNING: overwrite current module 'i2c_dri' in import/i2c_dri.v(24)
HDL-7307 CRITICAL-WARNING: previous definition of design element module 'i2c_dri' is here. This is because multiple modules(values) with the same name are defined. Please consider rewriting code in src/ov5640/i2c_dri.v(24)
HDL-1007 : analyze verilog file import/i2c_ov5640_rgb565_cfg.v
HDL-7201 CRITICAL-WARNING: overwrite current module 'i2c_ov5640_rgb565_cfg' in import/i2c_ov5640_rgb565_cfg.v(24)
HDL-7307 CRITICAL-WARNING: previous definition of design element module 'i2c_ov5640_rgb565_cfg' is here. This is because multiple modules(values) with the same name are defined. Please consider rewriting code in src/ov5640/i2c_ov5640_rgb565_cfg.v(24)
HDL-1007 : analyze verilog file import/ov5640_delay.v
HDL-7201 CRITICAL-WARNING: overwrite current module 'ov5640_delay' in import/ov5640_delay.v(1)
HDL-7307 CRITICAL-WARNING: previous definition of design element module 'ov5640_delay' is here. This is because multiple modules(values) with the same name are defined. Please consider rewriting code in src/ov5640/ov5640_delay.v(1)
HDL-1007 : analyze verilog file import/ov5640_dri.v
HDL-7201 CRITICAL-WARNING: overwrite current module 'ov5640_dri' in import/ov5640_dri.v(24)
HDL-7307 CRITICAL-WARNING: previous definition of design element module 'ov5640_dri' is here. This is because multiple modules(values) with the same name are defined. Please consider rewriting code in src/ov5640/ov5640_dri.v(24)
HDL-1007 : analyze verilog file import/emboss_process.v
HDL-7201 CRITICAL-WARNING: overwrite current module 'emboss_process' in import/emboss_process.v(5)
HDL-7307 CRITICAL-WARNING: previous definition of design element module 'emboss_process' is here. This is because multiple modules(values) with the same name are defined. Please consider rewriting code in import/udp_cam_ctrl.v(653)
HDL-1007 : analyze verilog file import/line_buffer.v
HDL-7201 CRITICAL-WARNING: overwrite current module 'line_buffer' in import/line_buffer.v(5)
HDL-7307 CRITICAL-WARNING: previous definition of design element module 'line_buffer' is here. This is because multiple modules(values) with the same name are defined. Please consider rewriting code in import/udp_cam_ctrl.v(670)
HDL-1007 : analyze verilog file import/morphology_process.v
HDL-1007 : analyze verilog file import/sobel_process.v
HDL-7201 CRITICAL-WARNING: overwrite current module 'sobel_process' in import/sobel_process.v(7)
HDL-7307 CRITICAL-WARNING: previous definition of design element module 'sobel_process' is here. This is because multiple modules(values) with the same name are defined. Please consider rewriting code in import/udp_cam_ctrl.v(639)
HDL-1007 : analyze verilog file top_dual_udp.v
HDL-5333 WARNING: data object 'video_read_req' is already declared in top_dual_udp.v(401)
HDL-1007 : previous declaration of 'video_read_req' is from here in top_dual_udp.v(333)
HDL-5007 WARNING: second declaration of 'video_read_req' is ignored in top_dual_udp.v(401)
HDL-5333 WARNING: data object 'video_read_req_ack' is already declared in top_dual_udp.v(402)
HDL-1007 : previous declaration of 'video_read_req_ack' is from here in top_dual_udp.v(334)
HDL-5007 WARNING: second declaration of 'video_read_req_ack' is ignored in top_dual_udp.v(402)
HDL-5333 WARNING: data object 'video_read_en' is already declared in top_dual_udp.v(403)
HDL-1007 : previous declaration of 'video_read_en' is from here in top_dual_udp.v(335)
HDL-5007 WARNING: second declaration of 'video_read_en' is ignored in top_dual_udp.v(403)
HDL-5333 WARNING: data object 'video_read_data' is already declared in top_dual_udp.v(404)
HDL-1007 : previous declaration of 'video_read_data' is from here in top_dual_udp.v(336)
HDL-5007 WARNING: second declaration of 'video_read_data' is ignored in top_dual_udp.v(404)
HDL-1007 : undeclared symbol 'udp_tx_ready', assumed default net type 'wire' in top_dual_udp.v(427)
HDL-1007 : undeclared symbol 'app_tx_ack', assumed default net type 'wire' in top_dual_udp.v(428)
HDL-1007 : undeclared symbol 'app_tx_data_request', assumed default net type 'wire' in top_dual_udp.v(452)
HDL-1007 : undeclared symbol 'app_tx_data_valid', assumed default net type 'wire' in top_dual_udp.v(453)
HDL-1007 : undeclared symbol 'app_tx_data', assumed default net type 'wire' in top_dual_udp.v(454)
HDL-1007 : undeclared symbol 'udp_data_length', assumed default net type 'wire' in top_dual_udp.v(455)
HDL-7225 CRITICAL-WARNING: 'udp_tx_ready' is already implicitly declared on line 427 in top_dual_udp.v(460)
HDL-7225 CRITICAL-WARNING: 'app_tx_ack' is already implicitly declared on line 428 in top_dual_udp.v(461)
HDL-7225 CRITICAL-WARNING: 'app_tx_data_request' is already implicitly declared on line 452 in top_dual_udp.v(462)
HDL-7225 CRITICAL-WARNING: 'app_tx_data_valid' is already implicitly declared on line 453 in top_dual_udp.v(463)
HDL-7225 CRITICAL-WARNING: 'app_tx_data' is already implicitly declared on line 454 in top_dual_udp.v(464)
HDL-7225 CRITICAL-WARNING: 'udp_data_length' is already implicitly declared on line 455 in top_dual_udp.v(465)
HDL-1007 : analyze verilog file udp_cam_ctrl_tf.v
RUN-1002 : start command "commit_param -step design"
RUN-1001 : Print Global Property
RUN-1001 : --------------------------------------------------------
RUN-1001 :   Parameters   |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------
RUN-1001 :   enable_seed  |    off     |       off        |        
RUN-1001 :     message    |  standard  |     standard     |        
RUN-1001 :   qor_monitor  |     on     |        on        |        
RUN-1001 :   syn_ip_flow  |    off     |       off        |        
RUN-1001 :     thread     |    auto    |       auto       |        
RUN-1001 : --------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : ----------------------------------------------------------------
RUN-1001 :       Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : ----------------------------------------------------------------
RUN-1001 :   default_reg_initial  |    auto    |       auto       |        
RUN-1001 :    hdl_warning_level   |   normal   |      normal      |        
RUN-1001 : ----------------------------------------------------------------
HDL-1007 : analyze verilog file src/video_define.v
HDL-1007 : analyze verilog file src/sdram_r/sdram_para.v
HDL-1007 : analyze verilog file src/sdram/enc_file/global_def.v
HDL-1007 : analyze verilog file ../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/TEMAC_CORE/RTL/mac_core_aead6cd6dadd.v
HDL-1007 : analyze verilog file ../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v
HDL-5007 WARNING: column 1032 exceeds maximum value 1023 in ../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(30)
HDL-1007 : back to file '../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v' in ../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(86)
HDL-5007 WARNING: event expressions must result in a singular type in ../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(3001)
HDL-1007 : undeclared symbol '**', assumed default net type '**' in ../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(5050)
HDL-1007 : undeclared symbol '**', assumed default net type '**' in ../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(5458)
HDL-5007 WARNING: column 1035 exceeds maximum value 1023 in ../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(6001)
HDL-1007 : back to file '../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v' in ../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(260)
HDL-1007 : analyze verilog file ../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/TEMAC_CORE/TEMAC_CORE.v
HDL-1007 : analyze verilog file ../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/pll_gen.v
HDL-1007 : undeclared symbol 'pll_gen_open0', assumed default net type 'wire' in ../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/pll_gen.v(99)
HDL-1007 : undeclared symbol 'pll_gen_open8', assumed default net type 'wire' in ../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/pll_gen.v(105)
HDL-1007 : undeclared symbol 'pll_gen_open7', assumed default net type 'wire' in ../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/pll_gen.v(105)
HDL-1007 : undeclared symbol 'pll_gen_open6', assumed default net type 'wire' in ../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/pll_gen.v(105)
HDL-1007 : undeclared symbol 'pll_gen_open5', assumed default net type 'wire' in ../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/pll_gen.v(105)
HDL-1007 : undeclared symbol 'pll_gen_open4', assumed default net type 'wire' in ../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/pll_gen.v(105)
HDL-1007 : undeclared symbol 'pll_gen_open3', assumed default net type 'wire' in ../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/pll_gen.v(105)
HDL-1007 : undeclared symbol 'pll_gen_open2', assumed default net type 'wire' in ../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/pll_gen.v(105)
HDL-1007 : undeclared symbol 'pll_gen_open1', assumed default net type 'wire' in ../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/pll_gen.v(105)
HDL-1007 : analyze verilog file ../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/rx_pll.v
HDL-1007 : undeclared symbol 'open', assumed default net type 'wire' in ../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/rx_pll.v(78)
HDL-1007 : analyze verilog file ../../HXEG420_lab_ex/lab_ex_5_HX4S20_OV5640/al_ip/afifo_16_32_256.v
HDL-1007 : analyze verilog file ../../HXEG420_lab_ex/lab_ex_5_HX4S20_OV5640/al_ip/afifo_32_16_256.v
HDL-1007 : analyze verilog file ../../HXEG420_lab_ex/lab_ex_5_HX4S20_OV5640/al_ip/video_pll.v
HDL-1007 : undeclared symbol 'open', assumed default net type 'wire' in ../../HXEG420_lab_ex/lab_ex_5_HX4S20_OV5640/al_ip/video_pll.v(70)
HDL-1007 : analyze verilog file ../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/sys_pll.v
HDL-1007 : undeclared symbol 'open', assumed default net type 'wire' in ../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/sys_pll.v(77)
HDL-1007 : analyze verilog file src/color_bar.v
HDL-1007 : analyze included file src/video_define.v in src/color_bar.v(2)
HDL-1007 : back to file 'src/color_bar.v' in src/color_bar.v(2)
HDL-1007 : analyze verilog file src/frame_fifo_read.v
HDL-1007 : analyze verilog file src/frame_fifo_write.v
HDL-1007 : analyze verilog file src/video_timing_data.v
HDL-1007 : analyze verilog file src/sdram/enc_file/sdr_as_ram.enc.v
HDL-1007 : back to file 'src/sdram/enc_file/sdr_as_ram.enc.v' in src/sdram/enc_file/sdr_as_ram.enc.v(45)
HDL-1007 : analyze verilog file src/sdram/enc_file/sdr_wrrd.enc.v
HDL-5007 WARNING: concatenation with an unsized literal will be treated as 32 bits in src/sdram/enc_file/sdr_wrrd.enc.v(283)
HDL-1007 : back to file 'src/sdram/enc_file/sdr_wrrd.enc.v' in src/sdram/enc_file/sdr_wrrd.enc.v(19)
HDL-1007 : analyze verilog file src/sdram/sdram.v
HDL-1007 : analyze included file ./src/sdram/enc_file/global_def.v in src/sdram/sdram.v(10)
HDL-1007 : back to file 'src/sdram/sdram.v' in src/sdram/sdram.v(10)
HDL-1007 : undeclared symbol 'SDR_CKE', assumed default net type 'wire' in src/sdram/sdram.v(89)
HDL-1007 : analyze verilog file src/frame_read_write.v
HDL-1007 : analyze verilog file src/video_delay.v
HDL-1007 : analyze VHDL file src/hdmi/enc_file/DVITransmitter.enc.vhd
HDL-1007 : analyze entity dvitransmitter in src/hdmi/enc_file/DVITransmitter.enc.vhd(13)
HDL-1007 : analyze architecture ** in src/hdmi/enc_file/DVITransmitter.enc.vhd(2)
HDL-1007 : analyze VHDL file src/hdmi/enc_file/SerializerN_1_lvds.enc.vhd
HDL-1007 : analyze entity ** in src/hdmi/enc_file/SerializerN_1_lvds.enc.vhd(12)
HDL-1007 : analyze architecture ** in src/hdmi/enc_file/SerializerN_1_lvds.enc.vhd(25)
HDL-1007 : analyze VHDL file src/hdmi/enc_file/SerializerN_1_lvds_dat.enc.vhd
HDL-1007 : analyze entity ** in src/hdmi/enc_file/SerializerN_1_lvds_dat.enc.vhd(14)
HDL-1007 : analyze architecture ** in src/hdmi/enc_file/SerializerN_1_lvds_dat.enc.vhd(28)
HDL-1007 : analyze VHDL file src/hdmi/enc_file/TMDSEncoder.enc.vhd
HDL-1007 : analyze entity ** in src/hdmi/enc_file/TMDSEncoder.enc.vhd(13)
HDL-1007 : analyze architecture ** in src/hdmi/enc_file/TMDSEncoder.enc.vhd(24)
HDL-1007 : analyze verilog file src/hdmi/enc_file/video_tpg_1024768.enc.v
HDL-5007 WARNING: literal value ** truncated to fit in ** bits in src/hdmi/enc_file/video_tpg_1024768.enc.v(231)
HDL-1007 : back to file 'src/hdmi/enc_file/video_tpg_1024768.enc.v' in src/hdmi/enc_file/video_tpg_1024768.enc.v(1)
HDL-1007 : analyze verilog file src/hdmi/enc_file/video_tpg_1080p.enc.v
HDL-1007 : back to file 'src/hdmi/enc_file/video_tpg_1080p.enc.v' in src/hdmi/enc_file/video_tpg_1080p.enc.v(1)
HDL-1007 : analyze verilog file src/hdmi/enc_file/video_tpg_12801024p.enc.v
HDL-1007 : back to file 'src/hdmi/enc_file/video_tpg_12801024p.enc.v' in src/hdmi/enc_file/video_tpg_12801024p.enc.v(1)
HDL-1007 : analyze verilog file src/hdmi/enc_file/video_tpg_1280800.enc.v
HDL-5007 WARNING: literal value ** truncated to fit in ** bits in src/hdmi/enc_file/video_tpg_1280800.enc.v(233)
HDL-1007 : back to file 'src/hdmi/enc_file/video_tpg_1280800.enc.v' in src/hdmi/enc_file/video_tpg_1280800.enc.v(1)
HDL-1007 : analyze verilog file src/hdmi/enc_file/video_tpg_16801050p.enc.v
HDL-1007 : back to file 'src/hdmi/enc_file/video_tpg_16801050p.enc.v' in src/hdmi/enc_file/video_tpg_16801050p.enc.v(1)
HDL-1007 : analyze verilog file src/hdmi/enc_file/video_tpg_800600.enc.v
HDL-1007 : back to file 'src/hdmi/enc_file/video_tpg_800600.enc.v' in src/hdmi/enc_file/video_tpg_800600.enc.v(1)
HDL-1007 : analyze VHDL file src/hdmi/hdmi_tx.vhd
HDL-1007 : analyze entity hdmi_tx in src/hdmi/hdmi_tx.vhd(11)
HDL-1007 : analyze architecture behavioral in src/hdmi/hdmi_tx.vhd(33)
HDL-1007 : analyze verilog file src/sdram/enc_file/sdr_init_ref.enc.v
HDL-1007 : analyze included file ./src/sdram/enc_file/global_def.v in src/sdram/enc_file/sdr_init_ref.enc.v(11)
HDL-1007 : back to file 'src/sdram/enc_file/sdr_init_ref.enc.v' in src/sdram/enc_file/sdr_init_ref.enc.v(11)
HDL-1007 : undeclared symbol '**', assumed default net type '**' in src/sdram/enc_file/sdr_init_ref.enc.v(57)
HDL-1007 : back to file 'src/sdram/enc_file/sdr_init_ref.enc.v' in src/sdram/enc_file/sdr_init_ref.enc.v(149)
HDL-5007 WARNING: concatenation with an unsized literal will be treated as 32 bits in src/sdram/enc_file/sdr_init_ref.enc.v(47)
HDL-1007 : analyze verilog file src/ov5640/cmos_capture_data.v
HDL-1007 : analyze verilog file src/ov5640/i2c_dri.v
HDL-1007 : analyze verilog file src/ov5640/i2c_ov5640_rgb565_cfg.v
HDL-1007 : analyze verilog file src/ov5640/ov5640_dri.v
HDL-1007 : analyze verilog file src/ov5640/ov5640_delay.v
HDL-1007 : analyze verilog file import/udp_cam_ctrl.v
HDL-1007 : analyze verilog file import/clk_gen_rst_gen.v
HDL-1007 : analyze verilog file import/div_clk_gen.v
HDL-1007 : analyze verilog file import/IDDR.v
HDL-1007 : analyze verilog file import/ODDR.v
HDL-1007 : analyze verilog file import/RAMB16_S9_S9.v
HDL-1007 : undeclared symbol 'open', assumed default net type 'wire' in import/RAMB16_S9_S9.v(109)
HDL-1007 : analyze verilog file import/rgmii_interface.v
HDL-1007 : analyze verilog file import/rx_client_fifo.v
HDL-5370 WARNING: parameter 'WAIT_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in import/rx_client_fifo.v(49)
HDL-5370 WARNING: parameter 'QUEUE1_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in import/rx_client_fifo.v(50)
HDL-5370 WARNING: parameter 'QUEUE2_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in import/rx_client_fifo.v(51)
HDL-5370 WARNING: parameter 'QUEUE3_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in import/rx_client_fifo.v(52)
HDL-5370 WARNING: parameter 'QUEUE_SOF_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in import/rx_client_fifo.v(53)
HDL-5370 WARNING: parameter 'SOF_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in import/rx_client_fifo.v(54)
HDL-5370 WARNING: parameter 'DATA_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in import/rx_client_fifo.v(55)
HDL-5370 WARNING: parameter 'EOF_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in import/rx_client_fifo.v(56)
HDL-5370 WARNING: parameter 'IDLE_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in import/rx_client_fifo.v(62)
HDL-5370 WARNING: parameter 'FRAME_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in import/rx_client_fifo.v(63)
HDL-5370 Similar messages will be suppressed.
HDL-1007 : analyze verilog file import/temac_block.v
HDL-1007 : analyze verilog file import/temac_clk_gen.v
HDL-1007 : analyze verilog file import/tx_client_fifo.v
HDL-5370 WARNING: parameter 'IDLE_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in import/tx_client_fifo.v(53)
HDL-5370 WARNING: parameter 'QUEUE1_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in import/tx_client_fifo.v(54)
HDL-5370 WARNING: parameter 'QUEUE2_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in import/tx_client_fifo.v(55)
HDL-5370 WARNING: parameter 'QUEUE3_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in import/tx_client_fifo.v(56)
HDL-5370 WARNING: parameter 'QUEUE_ACK_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in import/tx_client_fifo.v(57)
HDL-5370 WARNING: parameter 'WAIT_ACK_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in import/tx_client_fifo.v(58)
HDL-5370 WARNING: parameter 'FRAME_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in import/tx_client_fifo.v(59)
HDL-5370 WARNING: parameter 'DROP_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in import/tx_client_fifo.v(60)
HDL-5370 WARNING: parameter 'RETRANSMIT_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in import/tx_client_fifo.v(61)
HDL-5370 WARNING: parameter 'WAIT_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in import/tx_client_fifo.v(67)
HDL-5370 Similar messages will be suppressed.
HDL-1007 : analyze verilog file import/tx_clk_en_gen.v
HDL-1007 : analyze verilog file import/udp_data_tpg.v
HDL-1007 : analyze verilog file import/udp_ip_protocol_stack_merge.enc.v
HDL-1007 : back to file 'import/udp_ip_protocol_stack_merge.enc.v' in import/udp_ip_protocol_stack_merge.enc.v(56)
HDL-1007 : undeclared symbol '**', assumed default net type '**' in import/udp_ip_protocol_stack_merge.enc.v(2638)
HDL-1007 : back to file 'import/udp_ip_protocol_stack_merge.enc.v' in import/udp_ip_protocol_stack_merge.enc.v(420)
HDL-1007 : analyze verilog file import/udp_loopback.v
HDL-1007 : analyze verilog file ../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/src/ax_debounce.v
HDL-1007 : analyze verilog file ../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/src/bmp_read.v
HDL-1007 : analyze verilog file ../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/src/sd_card_bmp.v
HDL-1007 : analyze verilog file ../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/src/seg_decoder.v
HDL-1007 : analyze verilog file ../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/src/seg_scan.v
HDL-1007 : analyze verilog file import/sd_card_cmd.v
HDL-1007 : analyze verilog file import/sd_card_sec_read_write.v
HDL-1007 : analyze verilog file import/sd_card_top.v
HDL-1007 : analyze verilog file import/spi_master.v
HDL-1007 : analyze verilog file ../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/afifo_16_32_256.v
HDL-7201 CRITICAL-WARNING: overwrite current module 'wfifo_32_32_512' in ../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/afifo_16_32_256.v(13)
HDL-7307 CRITICAL-WARNING: previous definition of design element module 'wfifo_32_32_512' is here. This is because multiple modules(values) with the same name are defined. Please consider rewriting code in ../../HXEG420_lab_ex/lab_ex_5_HX4S20_OV5640/al_ip/afifo_16_32_256.v(13)
HDL-7201 CRITICAL-WARNING: overwrite current module 'fifo_cross_domain_addr_process_al_wfifo_32_32_512' in ../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/afifo_16_32_256.v(250)
HDL-7307 CRITICAL-WARNING: previous definition of design element module 'fifo_cross_domain_addr_process_al_wfifo_32_32_512' is here. This is because multiple modules(values) with the same name are defined. Please consider rewriting code in ../../HXEG420_lab_ex/lab_ex_5_HX4S20_OV5640/al_ip/afifo_16_32_256.v(250)
HDL-7201 CRITICAL-WARNING: overwrite current module 'ram_infer_wfifo_32_32_512' in ../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/afifo_16_32_256.v(333)
HDL-7307 CRITICAL-WARNING: previous definition of design element module 'ram_infer_wfifo_32_32_512' is here. This is because multiple modules(values) with the same name are defined. Please consider rewriting code in ../../HXEG420_lab_ex/lab_ex_5_HX4S20_OV5640/al_ip/afifo_16_32_256.v(333)
HDL-1007 : analyze verilog file ../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/afifo_16_256.v
HDL-1007 : analyze verilog file ../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/afifo_16_256_sim.v
HDL-1007 : undeclared symbol 'open_n51', assumed default net type 'wire' in ../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/afifo_16_256_sim.v(1387)
HDL-1007 : undeclared symbol 'open_n52', assumed default net type 'wire' in ../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/afifo_16_256_sim.v(1387)
HDL-1007 : undeclared symbol 'open_n53', assumed default net type 'wire' in ../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/afifo_16_256_sim.v(1389)
HDL-1007 : undeclared symbol 'open_n54', assumed default net type 'wire' in ../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/afifo_16_256_sim.v(1389)
HDL-1007 : undeclared symbol 'open_n59', assumed default net type 'wire' in ../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/afifo_16_256_sim.v(1393)
HDL-1007 : undeclared symbol 'open_n60', assumed default net type 'wire' in ../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/afifo_16_256_sim.v(1393)
HDL-1007 : undeclared symbol 'open_n63', assumed default net type 'wire' in ../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/afifo_16_256_sim.v(1434)
HDL-1007 : undeclared symbol 'open_n64', assumed default net type 'wire' in ../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/afifo_16_256_sim.v(1497)
HDL-1007 : undeclared symbol 'open_n67', assumed default net type 'wire' in ../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/afifo_16_256_sim.v(1502)
HDL-1007 : undeclared symbol 'open_n68', assumed default net type 'wire' in ../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/afifo_16_256_sim.v(1565)
HDL-1007 : analyze verilog file ../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/afifo_32_16_256.v
HDL-7201 CRITICAL-WARNING: overwrite current module 'rfifo_32_32_512' in ../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/afifo_32_16_256.v(13)
HDL-7307 CRITICAL-WARNING: previous definition of design element module 'rfifo_32_32_512' is here. This is because multiple modules(values) with the same name are defined. Please consider rewriting code in ../../HXEG420_lab_ex/lab_ex_5_HX4S20_OV5640/al_ip/afifo_32_16_256.v(13)
HDL-7201 CRITICAL-WARNING: overwrite current module 'fifo_cross_domain_addr_process_al_rfifo_32_32_512' in ../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/afifo_32_16_256.v(250)
HDL-7307 CRITICAL-WARNING: previous definition of design element module 'fifo_cross_domain_addr_process_al_rfifo_32_32_512' is here. This is because multiple modules(values) with the same name are defined. Please consider rewriting code in ../../HXEG420_lab_ex/lab_ex_5_HX4S20_OV5640/al_ip/afifo_32_16_256.v(250)
HDL-7201 CRITICAL-WARNING: overwrite current module 'ram_infer_rfifo_32_32_512' in ../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/afifo_32_16_256.v(333)
HDL-7307 CRITICAL-WARNING: previous definition of design element module 'ram_infer_rfifo_32_32_512' is here. This is because multiple modules(values) with the same name are defined. Please consider rewriting code in ../../HXEG420_lab_ex/lab_ex_5_HX4S20_OV5640/al_ip/afifo_32_16_256.v(333)
HDL-1007 : analyze verilog file ../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/video_pll.v
HDL-1007 : undeclared symbol 'open', assumed default net type 'wire' in ../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/video_pll.v(70)
HDL-7201 CRITICAL-WARNING: overwrite current module 'video_pll' in ../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/video_pll.v(23)
HDL-7307 CRITICAL-WARNING: previous definition of design element module 'video_pll' is here. This is because multiple modules(values) with the same name are defined. Please consider rewriting code in ../../HXEG420_lab_ex/lab_ex_5_HX4S20_OV5640/al_ip/video_pll.v(23)
HDL-1007 : analyze verilog file import/cmos_capture_data.v
HDL-7201 CRITICAL-WARNING: overwrite current module 'cmos_capture_data' in import/cmos_capture_data.v(23)
HDL-7307 CRITICAL-WARNING: previous definition of design element module 'cmos_capture_data' is here. This is because multiple modules(values) with the same name are defined. Please consider rewriting code in src/ov5640/cmos_capture_data.v(23)
HDL-1007 : analyze verilog file import/i2c_dri.v
HDL-7201 CRITICAL-WARNING: overwrite current module 'i2c_dri' in import/i2c_dri.v(24)
HDL-7307 CRITICAL-WARNING: previous definition of design element module 'i2c_dri' is here. This is because multiple modules(values) with the same name are defined. Please consider rewriting code in src/ov5640/i2c_dri.v(24)
HDL-1007 : analyze verilog file import/i2c_ov5640_rgb565_cfg.v
HDL-7201 CRITICAL-WARNING: overwrite current module 'i2c_ov5640_rgb565_cfg' in import/i2c_ov5640_rgb565_cfg.v(24)
HDL-7307 CRITICAL-WARNING: previous definition of design element module 'i2c_ov5640_rgb565_cfg' is here. This is because multiple modules(values) with the same name are defined. Please consider rewriting code in src/ov5640/i2c_ov5640_rgb565_cfg.v(24)
HDL-1007 : analyze verilog file import/ov5640_delay.v
HDL-7201 CRITICAL-WARNING: overwrite current module 'ov5640_delay' in import/ov5640_delay.v(1)
HDL-7307 CRITICAL-WARNING: previous definition of design element module 'ov5640_delay' is here. This is because multiple modules(values) with the same name are defined. Please consider rewriting code in src/ov5640/ov5640_delay.v(1)
HDL-1007 : analyze verilog file import/ov5640_dri.v
HDL-7201 CRITICAL-WARNING: overwrite current module 'ov5640_dri' in import/ov5640_dri.v(24)
HDL-7307 CRITICAL-WARNING: previous definition of design element module 'ov5640_dri' is here. This is because multiple modules(values) with the same name are defined. Please consider rewriting code in src/ov5640/ov5640_dri.v(24)
HDL-1007 : analyze verilog file import/emboss_process.v
HDL-7201 CRITICAL-WARNING: overwrite current module 'emboss_process' in import/emboss_process.v(5)
HDL-7307 CRITICAL-WARNING: previous definition of design element module 'emboss_process' is here. This is because multiple modules(values) with the same name are defined. Please consider rewriting code in import/udp_cam_ctrl.v(653)
HDL-1007 : analyze verilog file import/line_buffer.v
HDL-7201 CRITICAL-WARNING: overwrite current module 'line_buffer' in import/line_buffer.v(5)
HDL-7307 CRITICAL-WARNING: previous definition of design element module 'line_buffer' is here. This is because multiple modules(values) with the same name are defined. Please consider rewriting code in import/udp_cam_ctrl.v(670)
HDL-1007 : analyze verilog file import/morphology_process.v
HDL-1007 : analyze verilog file import/sobel_process.v
HDL-7201 CRITICAL-WARNING: overwrite current module 'sobel_process' in import/sobel_process.v(7)
HDL-7307 CRITICAL-WARNING: previous definition of design element module 'sobel_process' is here. This is because multiple modules(values) with the same name are defined. Please consider rewriting code in import/udp_cam_ctrl.v(639)
HDL-1007 : analyze verilog file top_dual_udp.v
HDL-5333 WARNING: data object 'video_read_req' is already declared in top_dual_udp.v(401)
HDL-1007 : previous declaration of 'video_read_req' is from here in top_dual_udp.v(333)
HDL-5007 WARNING: second declaration of 'video_read_req' is ignored in top_dual_udp.v(401)
HDL-5333 WARNING: data object 'video_read_req_ack' is already declared in top_dual_udp.v(402)
HDL-1007 : previous declaration of 'video_read_req_ack' is from here in top_dual_udp.v(334)
HDL-5007 WARNING: second declaration of 'video_read_req_ack' is ignored in top_dual_udp.v(402)
HDL-5333 WARNING: data object 'video_read_en' is already declared in top_dual_udp.v(403)
HDL-1007 : previous declaration of 'video_read_en' is from here in top_dual_udp.v(335)
HDL-5007 WARNING: second declaration of 'video_read_en' is ignored in top_dual_udp.v(403)
HDL-5333 WARNING: data object 'video_read_data' is already declared in top_dual_udp.v(404)
HDL-1007 : previous declaration of 'video_read_data' is from here in top_dual_udp.v(336)
HDL-5007 WARNING: second declaration of 'video_read_data' is ignored in top_dual_udp.v(404)
HDL-1007 : undeclared symbol 'udp_tx_ready', assumed default net type 'wire' in top_dual_udp.v(427)
HDL-1007 : undeclared symbol 'app_tx_ack', assumed default net type 'wire' in top_dual_udp.v(428)
HDL-1007 : undeclared symbol 'app_tx_data_request', assumed default net type 'wire' in top_dual_udp.v(452)
HDL-1007 : undeclared symbol 'app_tx_data_valid', assumed default net type 'wire' in top_dual_udp.v(453)
HDL-1007 : undeclared symbol 'app_tx_data', assumed default net type 'wire' in top_dual_udp.v(454)
HDL-1007 : undeclared symbol 'udp_data_length', assumed default net type 'wire' in top_dual_udp.v(455)
HDL-7225 CRITICAL-WARNING: 'udp_tx_ready' is already implicitly declared on line 427 in top_dual_udp.v(460)
HDL-7225 CRITICAL-WARNING: 'app_tx_ack' is already implicitly declared on line 428 in top_dual_udp.v(461)
HDL-7225 CRITICAL-WARNING: 'app_tx_data_request' is already implicitly declared on line 452 in top_dual_udp.v(462)
HDL-7225 CRITICAL-WARNING: 'app_tx_data_valid' is already implicitly declared on line 453 in top_dual_udp.v(463)
HDL-7225 CRITICAL-WARNING: 'app_tx_data' is already implicitly declared on line 454 in top_dual_udp.v(464)
HDL-7225 CRITICAL-WARNING: 'udp_data_length' is already implicitly declared on line 455 in top_dual_udp.v(465)
HDL-1007 : analyze verilog file udp_cam_ctrl_tf.v
PRJ-1412 : reset_run syn_1 phy_1.
PRJ-1409 : launch_runs syn_1 phy_1  -jobs 6.
PRJ-1410 : Run syn_1 success.
PRJ-1410 : Run phy_1 success.
RUN-1002 : start command "save_best_bits"
PRJ-1424 : The implemented result of phy_1 is saved as best result.
RUN-1002 : start command "import_db C:/Users/Lenovo/Desktop/q3_q4/q3q4/q4_Runs/phy_1/q4_pr.db"
RUN-1001 : Importing database generated by Tang Dynasty, V6.2.168116.
RUN-1001 : Database version number 46207
RUN-1001 : Import flow parameters
RUN-1001 : Import netlist
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : End build routing graph; 0.471541s wall, 0.500000s user + 0.031250s system = 0.531250s CPU (112.7%)

PHY-1001 : Build lut bridge;  0.066366s wall, 0.078125s user + 0.000000s system = 0.078125s CPU (117.7%)

PHY-1001 : Generate nets ...
PHY-1001 : net clk_dup_1 will be routed on clock mesh
PHY-1001 : net phy1_rgmii_rx_clk_dup_1 will be routed on clock mesh
PHY-1001 : clock net u_ov5640_dri/u_i2c_dr/dri_clk_syn_4 will be merged with clock u_ov5640_dri/u_i2c_dr/dri_clk
PHY-1001 : clock net frame_read_write_m0/write_clk_syn_4 will be merged with clock frame_read_write_m0/write_clk
PHY-1001 : clock net cam_pclk_syn_4 will be merged with clock cam_pclk_dup_1
PHY-1001 : net frame_read_write_m0/read_buf/clkw will be routed on clock mesh
PHY-1001 : clock net sd_card_bmp_m0/bmp_read_m0/clk will be merged with clock sys_pll_m0/clk0_buf
PHY-1001 : clock net u_clk_gen/u_pll_0/clk0_out will be merged with clock u_clk_gen/u_pll_0/clk0_buf
PHY-1001 : clock net u_rx_fifo/wr_clk will be merged with clock u_temac/u1_rgmii_interface/rgmii_rxc
PHY-1001 : clock net u_rx_pll/clk0_out will be merged with clock u_rx_pll/clk0_buf
PHY-1001 : net u_sdram/u2_ram/SDRAM_CLK will be routed on clock mesh
PHY-1001 : net u_temac/gtx_clk will be routed on clock mesh
PHY-1001 : net u_temac/u1_rgmii_interface/rgmii_txc_ddr/clk will be routed on clock mesh
PHY-1001 : eco open net = 0
PHY-1001 : 268 feed throughs used by 190 nets
RUN-1001 : Import phy database
RUN-1001 : Import timing constraints
RUN-1001 : Import IO constraints
RUN-1001 : Import Inst constraints
RUN-1001 : Import ChipWatcher
RUN-1001 : Import design success TD_VERSION=6.2.168116 , DB_VERSION=46207
RUN-1003 : finish command "import_db C:/Users/Lenovo/Desktop/q3_q4/q3q4/q4_Runs/phy_1/q4_pr.db" in  3.422814s wall, 3.281250s user + 0.328125s system = 3.609375s CPU (105.5%)

RUN-1004 : used memory is 826 MB, reserved memory is 808 MB, peak memory is 865 MB
RUN-1002 : start command "commit_param -step design"
RUN-1001 : Print Global Property
RUN-1001 : --------------------------------------------------------
RUN-1001 :   Parameters   |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------
RUN-1001 :   enable_seed  |    off     |       off        |        
RUN-1001 :     message    |  standard  |     standard     |        
RUN-1001 :   qor_monitor  |     on     |        on        |        
RUN-1001 :   syn_ip_flow  |    off     |       off        |        
RUN-1001 :     thread     |    auto    |       auto       |        
RUN-1001 : --------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : ----------------------------------------------------------------
RUN-1001 :       Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : ----------------------------------------------------------------
RUN-1001 :   default_reg_initial  |    auto    |       auto       |        
RUN-1001 :    hdl_warning_level   |   normal   |      normal      |        
RUN-1001 : ----------------------------------------------------------------
HDL-1007 : analyze verilog file src/video_define.v
HDL-1007 : analyze verilog file src/sdram_r/sdram_para.v
HDL-1007 : analyze verilog file src/sdram/enc_file/global_def.v
HDL-1007 : analyze verilog file ../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/TEMAC_CORE/RTL/mac_core_aead6cd6dadd.v
HDL-1007 : analyze verilog file ../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v
HDL-5007 WARNING: column 1032 exceeds maximum value 1023 in ../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(30)
HDL-1007 : back to file '../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v' in ../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(86)
HDL-5007 WARNING: event expressions must result in a singular type in ../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(3001)
HDL-1007 : undeclared symbol '**', assumed default net type '**' in ../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(5050)
HDL-1007 : undeclared symbol '**', assumed default net type '**' in ../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(5458)
HDL-5007 WARNING: column 1035 exceeds maximum value 1023 in ../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(6001)
HDL-1007 : back to file '../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v' in ../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(260)
HDL-1007 : analyze verilog file ../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/TEMAC_CORE/TEMAC_CORE.v
HDL-1007 : analyze verilog file ../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/pll_gen.v
HDL-1007 : undeclared symbol 'pll_gen_open0', assumed default net type 'wire' in ../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/pll_gen.v(99)
HDL-1007 : undeclared symbol 'pll_gen_open8', assumed default net type 'wire' in ../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/pll_gen.v(105)
HDL-1007 : undeclared symbol 'pll_gen_open7', assumed default net type 'wire' in ../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/pll_gen.v(105)
HDL-1007 : undeclared symbol 'pll_gen_open6', assumed default net type 'wire' in ../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/pll_gen.v(105)
HDL-1007 : undeclared symbol 'pll_gen_open5', assumed default net type 'wire' in ../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/pll_gen.v(105)
HDL-1007 : undeclared symbol 'pll_gen_open4', assumed default net type 'wire' in ../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/pll_gen.v(105)
HDL-1007 : undeclared symbol 'pll_gen_open3', assumed default net type 'wire' in ../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/pll_gen.v(105)
HDL-1007 : undeclared symbol 'pll_gen_open2', assumed default net type 'wire' in ../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/pll_gen.v(105)
HDL-1007 : undeclared symbol 'pll_gen_open1', assumed default net type 'wire' in ../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/pll_gen.v(105)
HDL-1007 : analyze verilog file ../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/rx_pll.v
HDL-1007 : undeclared symbol 'open', assumed default net type 'wire' in ../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/rx_pll.v(78)
HDL-1007 : analyze verilog file ../../HXEG420_lab_ex/lab_ex_5_HX4S20_OV5640/al_ip/afifo_16_32_256.v
HDL-1007 : analyze verilog file ../../HXEG420_lab_ex/lab_ex_5_HX4S20_OV5640/al_ip/afifo_32_16_256.v
HDL-1007 : analyze verilog file ../../HXEG420_lab_ex/lab_ex_5_HX4S20_OV5640/al_ip/video_pll.v
HDL-1007 : undeclared symbol 'open', assumed default net type 'wire' in ../../HXEG420_lab_ex/lab_ex_5_HX4S20_OV5640/al_ip/video_pll.v(70)
HDL-1007 : analyze verilog file ../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/sys_pll.v
HDL-1007 : undeclared symbol 'open', assumed default net type 'wire' in ../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/sys_pll.v(77)
HDL-1007 : analyze verilog file src/color_bar.v
HDL-1007 : analyze included file src/video_define.v in src/color_bar.v(2)
HDL-1007 : back to file 'src/color_bar.v' in src/color_bar.v(2)
HDL-1007 : analyze verilog file src/frame_fifo_read.v
HDL-1007 : analyze verilog file src/frame_fifo_write.v
HDL-1007 : analyze verilog file src/video_timing_data.v
HDL-1007 : analyze verilog file src/sdram/enc_file/sdr_as_ram.enc.v
HDL-1007 : back to file 'src/sdram/enc_file/sdr_as_ram.enc.v' in src/sdram/enc_file/sdr_as_ram.enc.v(45)
HDL-1007 : analyze verilog file src/sdram/enc_file/sdr_wrrd.enc.v
HDL-5007 WARNING: concatenation with an unsized literal will be treated as 32 bits in src/sdram/enc_file/sdr_wrrd.enc.v(283)
HDL-1007 : back to file 'src/sdram/enc_file/sdr_wrrd.enc.v' in src/sdram/enc_file/sdr_wrrd.enc.v(19)
HDL-1007 : analyze verilog file src/sdram/sdram.v
HDL-1007 : analyze included file ./src/sdram/enc_file/global_def.v in src/sdram/sdram.v(10)
HDL-1007 : back to file 'src/sdram/sdram.v' in src/sdram/sdram.v(10)
HDL-1007 : undeclared symbol 'SDR_CKE', assumed default net type 'wire' in src/sdram/sdram.v(89)
HDL-1007 : analyze verilog file src/frame_read_write.v
HDL-1007 : analyze verilog file src/video_delay.v
HDL-1007 : analyze VHDL file src/hdmi/enc_file/DVITransmitter.enc.vhd
HDL-1007 : analyze entity dvitransmitter in src/hdmi/enc_file/DVITransmitter.enc.vhd(13)
HDL-1007 : analyze architecture ** in src/hdmi/enc_file/DVITransmitter.enc.vhd(2)
HDL-1007 : analyze VHDL file src/hdmi/enc_file/SerializerN_1_lvds.enc.vhd
HDL-1007 : analyze entity ** in src/hdmi/enc_file/SerializerN_1_lvds.enc.vhd(12)
HDL-1007 : analyze architecture ** in src/hdmi/enc_file/SerializerN_1_lvds.enc.vhd(25)
HDL-1007 : analyze VHDL file src/hdmi/enc_file/SerializerN_1_lvds_dat.enc.vhd
HDL-1007 : analyze entity ** in src/hdmi/enc_file/SerializerN_1_lvds_dat.enc.vhd(14)
HDL-1007 : analyze architecture ** in src/hdmi/enc_file/SerializerN_1_lvds_dat.enc.vhd(28)
HDL-1007 : analyze VHDL file src/hdmi/enc_file/TMDSEncoder.enc.vhd
HDL-1007 : analyze entity ** in src/hdmi/enc_file/TMDSEncoder.enc.vhd(13)
HDL-1007 : analyze architecture ** in src/hdmi/enc_file/TMDSEncoder.enc.vhd(24)
HDL-1007 : analyze verilog file src/hdmi/enc_file/video_tpg_1024768.enc.v
HDL-5007 WARNING: literal value ** truncated to fit in ** bits in src/hdmi/enc_file/video_tpg_1024768.enc.v(231)
HDL-1007 : back to file 'src/hdmi/enc_file/video_tpg_1024768.enc.v' in src/hdmi/enc_file/video_tpg_1024768.enc.v(1)
HDL-1007 : analyze verilog file src/hdmi/enc_file/video_tpg_1080p.enc.v
HDL-1007 : back to file 'src/hdmi/enc_file/video_tpg_1080p.enc.v' in src/hdmi/enc_file/video_tpg_1080p.enc.v(1)
HDL-1007 : analyze verilog file src/hdmi/enc_file/video_tpg_12801024p.enc.v
HDL-1007 : back to file 'src/hdmi/enc_file/video_tpg_12801024p.enc.v' in src/hdmi/enc_file/video_tpg_12801024p.enc.v(1)
HDL-1007 : analyze verilog file src/hdmi/enc_file/video_tpg_1280800.enc.v
HDL-5007 WARNING: literal value ** truncated to fit in ** bits in src/hdmi/enc_file/video_tpg_1280800.enc.v(233)
HDL-1007 : back to file 'src/hdmi/enc_file/video_tpg_1280800.enc.v' in src/hdmi/enc_file/video_tpg_1280800.enc.v(1)
HDL-1007 : analyze verilog file src/hdmi/enc_file/video_tpg_16801050p.enc.v
HDL-1007 : back to file 'src/hdmi/enc_file/video_tpg_16801050p.enc.v' in src/hdmi/enc_file/video_tpg_16801050p.enc.v(1)
HDL-1007 : analyze verilog file src/hdmi/enc_file/video_tpg_800600.enc.v
HDL-1007 : back to file 'src/hdmi/enc_file/video_tpg_800600.enc.v' in src/hdmi/enc_file/video_tpg_800600.enc.v(1)
HDL-1007 : analyze VHDL file src/hdmi/hdmi_tx.vhd
HDL-1007 : analyze entity hdmi_tx in src/hdmi/hdmi_tx.vhd(11)
HDL-1007 : analyze architecture behavioral in src/hdmi/hdmi_tx.vhd(33)
HDL-1007 : analyze verilog file src/sdram/enc_file/sdr_init_ref.enc.v
HDL-1007 : analyze included file ./src/sdram/enc_file/global_def.v in src/sdram/enc_file/sdr_init_ref.enc.v(11)
HDL-1007 : back to file 'src/sdram/enc_file/sdr_init_ref.enc.v' in src/sdram/enc_file/sdr_init_ref.enc.v(11)
HDL-1007 : undeclared symbol '**', assumed default net type '**' in src/sdram/enc_file/sdr_init_ref.enc.v(57)
HDL-1007 : back to file 'src/sdram/enc_file/sdr_init_ref.enc.v' in src/sdram/enc_file/sdr_init_ref.enc.v(149)
HDL-5007 WARNING: concatenation with an unsized literal will be treated as 32 bits in src/sdram/enc_file/sdr_init_ref.enc.v(47)
HDL-1007 : analyze verilog file src/ov5640/cmos_capture_data.v
HDL-1007 : analyze verilog file src/ov5640/i2c_dri.v
HDL-1007 : analyze verilog file src/ov5640/i2c_ov5640_rgb565_cfg.v
HDL-1007 : analyze verilog file src/ov5640/ov5640_dri.v
HDL-1007 : analyze verilog file src/ov5640/ov5640_delay.v
HDL-1007 : analyze verilog file import/udp_cam_ctrl.v
HDL-1007 : analyze verilog file import/clk_gen_rst_gen.v
HDL-1007 : analyze verilog file import/div_clk_gen.v
HDL-1007 : analyze verilog file import/IDDR.v
HDL-1007 : analyze verilog file import/ODDR.v
HDL-1007 : analyze verilog file import/RAMB16_S9_S9.v
HDL-1007 : undeclared symbol 'open', assumed default net type 'wire' in import/RAMB16_S9_S9.v(109)
HDL-1007 : analyze verilog file import/rgmii_interface.v
HDL-1007 : analyze verilog file import/rx_client_fifo.v
HDL-5370 WARNING: parameter 'WAIT_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in import/rx_client_fifo.v(49)
HDL-5370 WARNING: parameter 'QUEUE1_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in import/rx_client_fifo.v(50)
HDL-5370 WARNING: parameter 'QUEUE2_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in import/rx_client_fifo.v(51)
HDL-5370 WARNING: parameter 'QUEUE3_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in import/rx_client_fifo.v(52)
HDL-5370 WARNING: parameter 'QUEUE_SOF_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in import/rx_client_fifo.v(53)
HDL-5370 WARNING: parameter 'SOF_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in import/rx_client_fifo.v(54)
HDL-5370 WARNING: parameter 'DATA_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in import/rx_client_fifo.v(55)
HDL-5370 WARNING: parameter 'EOF_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in import/rx_client_fifo.v(56)
HDL-5370 WARNING: parameter 'IDLE_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in import/rx_client_fifo.v(62)
HDL-5370 WARNING: parameter 'FRAME_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in import/rx_client_fifo.v(63)
HDL-5370 Similar messages will be suppressed.
HDL-1007 : analyze verilog file import/temac_block.v
HDL-1007 : analyze verilog file import/temac_clk_gen.v
HDL-1007 : analyze verilog file import/tx_client_fifo.v
HDL-5370 WARNING: parameter 'IDLE_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in import/tx_client_fifo.v(53)
HDL-5370 WARNING: parameter 'QUEUE1_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in import/tx_client_fifo.v(54)
HDL-5370 WARNING: parameter 'QUEUE2_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in import/tx_client_fifo.v(55)
HDL-5370 WARNING: parameter 'QUEUE3_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in import/tx_client_fifo.v(56)
HDL-5370 WARNING: parameter 'QUEUE_ACK_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in import/tx_client_fifo.v(57)
HDL-5370 WARNING: parameter 'WAIT_ACK_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in import/tx_client_fifo.v(58)
HDL-5370 WARNING: parameter 'FRAME_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in import/tx_client_fifo.v(59)
HDL-5370 WARNING: parameter 'DROP_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in import/tx_client_fifo.v(60)
HDL-5370 WARNING: parameter 'RETRANSMIT_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in import/tx_client_fifo.v(61)
HDL-5370 WARNING: parameter 'WAIT_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in import/tx_client_fifo.v(67)
HDL-5370 Similar messages will be suppressed.
HDL-1007 : analyze verilog file import/tx_clk_en_gen.v
HDL-1007 : analyze verilog file import/udp_data_tpg.v
HDL-1007 : analyze verilog file import/udp_ip_protocol_stack_merge.enc.v
HDL-1007 : back to file 'import/udp_ip_protocol_stack_merge.enc.v' in import/udp_ip_protocol_stack_merge.enc.v(56)
HDL-1007 : undeclared symbol '**', assumed default net type '**' in import/udp_ip_protocol_stack_merge.enc.v(2638)
HDL-1007 : back to file 'import/udp_ip_protocol_stack_merge.enc.v' in import/udp_ip_protocol_stack_merge.enc.v(420)
HDL-1007 : analyze verilog file import/udp_loopback.v
HDL-1007 : analyze verilog file ../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/src/ax_debounce.v
HDL-1007 : analyze verilog file ../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/src/bmp_read.v
HDL-1007 : analyze verilog file ../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/src/sd_card_bmp.v
HDL-1007 : analyze verilog file ../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/src/seg_decoder.v
HDL-1007 : analyze verilog file ../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/src/seg_scan.v
HDL-1007 : analyze verilog file import/sd_card_cmd.v
HDL-1007 : analyze verilog file import/sd_card_sec_read_write.v
HDL-1007 : analyze verilog file import/sd_card_top.v
HDL-1007 : analyze verilog file import/spi_master.v
HDL-1007 : analyze verilog file ../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/afifo_16_32_256.v
HDL-7201 CRITICAL-WARNING: overwrite current module 'wfifo_32_32_512' in ../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/afifo_16_32_256.v(13)
HDL-7307 CRITICAL-WARNING: previous definition of design element module 'wfifo_32_32_512' is here. This is because multiple modules(values) with the same name are defined. Please consider rewriting code in ../../HXEG420_lab_ex/lab_ex_5_HX4S20_OV5640/al_ip/afifo_16_32_256.v(13)
HDL-7201 CRITICAL-WARNING: overwrite current module 'fifo_cross_domain_addr_process_al_wfifo_32_32_512' in ../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/afifo_16_32_256.v(250)
HDL-7307 CRITICAL-WARNING: previous definition of design element module 'fifo_cross_domain_addr_process_al_wfifo_32_32_512' is here. This is because multiple modules(values) with the same name are defined. Please consider rewriting code in ../../HXEG420_lab_ex/lab_ex_5_HX4S20_OV5640/al_ip/afifo_16_32_256.v(250)
HDL-7201 CRITICAL-WARNING: overwrite current module 'ram_infer_wfifo_32_32_512' in ../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/afifo_16_32_256.v(333)
HDL-7307 CRITICAL-WARNING: previous definition of design element module 'ram_infer_wfifo_32_32_512' is here. This is because multiple modules(values) with the same name are defined. Please consider rewriting code in ../../HXEG420_lab_ex/lab_ex_5_HX4S20_OV5640/al_ip/afifo_16_32_256.v(333)
HDL-1007 : analyze verilog file ../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/afifo_16_256.v
HDL-1007 : analyze verilog file ../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/afifo_16_256_sim.v
HDL-1007 : undeclared symbol 'open_n51', assumed default net type 'wire' in ../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/afifo_16_256_sim.v(1387)
HDL-1007 : undeclared symbol 'open_n52', assumed default net type 'wire' in ../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/afifo_16_256_sim.v(1387)
HDL-1007 : undeclared symbol 'open_n53', assumed default net type 'wire' in ../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/afifo_16_256_sim.v(1389)
HDL-1007 : undeclared symbol 'open_n54', assumed default net type 'wire' in ../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/afifo_16_256_sim.v(1389)
HDL-1007 : undeclared symbol 'open_n59', assumed default net type 'wire' in ../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/afifo_16_256_sim.v(1393)
HDL-1007 : undeclared symbol 'open_n60', assumed default net type 'wire' in ../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/afifo_16_256_sim.v(1393)
HDL-1007 : undeclared symbol 'open_n63', assumed default net type 'wire' in ../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/afifo_16_256_sim.v(1434)
HDL-1007 : undeclared symbol 'open_n64', assumed default net type 'wire' in ../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/afifo_16_256_sim.v(1497)
HDL-1007 : undeclared symbol 'open_n67', assumed default net type 'wire' in ../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/afifo_16_256_sim.v(1502)
HDL-1007 : undeclared symbol 'open_n68', assumed default net type 'wire' in ../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/afifo_16_256_sim.v(1565)
HDL-1007 : analyze verilog file ../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/afifo_32_16_256.v
HDL-7201 CRITICAL-WARNING: overwrite current module 'rfifo_32_32_512' in ../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/afifo_32_16_256.v(13)
HDL-7307 CRITICAL-WARNING: previous definition of design element module 'rfifo_32_32_512' is here. This is because multiple modules(values) with the same name are defined. Please consider rewriting code in ../../HXEG420_lab_ex/lab_ex_5_HX4S20_OV5640/al_ip/afifo_32_16_256.v(13)
HDL-7201 CRITICAL-WARNING: overwrite current module 'fifo_cross_domain_addr_process_al_rfifo_32_32_512' in ../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/afifo_32_16_256.v(250)
HDL-7307 CRITICAL-WARNING: previous definition of design element module 'fifo_cross_domain_addr_process_al_rfifo_32_32_512' is here. This is because multiple modules(values) with the same name are defined. Please consider rewriting code in ../../HXEG420_lab_ex/lab_ex_5_HX4S20_OV5640/al_ip/afifo_32_16_256.v(250)
HDL-7201 CRITICAL-WARNING: overwrite current module 'ram_infer_rfifo_32_32_512' in ../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/afifo_32_16_256.v(333)
HDL-7307 CRITICAL-WARNING: previous definition of design element module 'ram_infer_rfifo_32_32_512' is here. This is because multiple modules(values) with the same name are defined. Please consider rewriting code in ../../HXEG420_lab_ex/lab_ex_5_HX4S20_OV5640/al_ip/afifo_32_16_256.v(333)
HDL-1007 : analyze verilog file ../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/video_pll.v
HDL-1007 : undeclared symbol 'open', assumed default net type 'wire' in ../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/video_pll.v(70)
HDL-7201 CRITICAL-WARNING: overwrite current module 'video_pll' in ../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/video_pll.v(23)
HDL-7307 CRITICAL-WARNING: previous definition of design element module 'video_pll' is here. This is because multiple modules(values) with the same name are defined. Please consider rewriting code in ../../HXEG420_lab_ex/lab_ex_5_HX4S20_OV5640/al_ip/video_pll.v(23)
HDL-1007 : analyze verilog file import/cmos_capture_data.v
HDL-7201 CRITICAL-WARNING: overwrite current module 'cmos_capture_data' in import/cmos_capture_data.v(23)
HDL-7307 CRITICAL-WARNING: previous definition of design element module 'cmos_capture_data' is here. This is because multiple modules(values) with the same name are defined. Please consider rewriting code in src/ov5640/cmos_capture_data.v(23)
HDL-1007 : analyze verilog file import/i2c_dri.v
HDL-7201 CRITICAL-WARNING: overwrite current module 'i2c_dri' in import/i2c_dri.v(24)
HDL-7307 CRITICAL-WARNING: previous definition of design element module 'i2c_dri' is here. This is because multiple modules(values) with the same name are defined. Please consider rewriting code in src/ov5640/i2c_dri.v(24)
HDL-1007 : analyze verilog file import/i2c_ov5640_rgb565_cfg.v
HDL-7201 CRITICAL-WARNING: overwrite current module 'i2c_ov5640_rgb565_cfg' in import/i2c_ov5640_rgb565_cfg.v(24)
HDL-7307 CRITICAL-WARNING: previous definition of design element module 'i2c_ov5640_rgb565_cfg' is here. This is because multiple modules(values) with the same name are defined. Please consider rewriting code in src/ov5640/i2c_ov5640_rgb565_cfg.v(24)
HDL-1007 : analyze verilog file import/ov5640_delay.v
HDL-7201 CRITICAL-WARNING: overwrite current module 'ov5640_delay' in import/ov5640_delay.v(1)
HDL-7307 CRITICAL-WARNING: previous definition of design element module 'ov5640_delay' is here. This is because multiple modules(values) with the same name are defined. Please consider rewriting code in src/ov5640/ov5640_delay.v(1)
HDL-1007 : analyze verilog file import/ov5640_dri.v
HDL-7201 CRITICAL-WARNING: overwrite current module 'ov5640_dri' in import/ov5640_dri.v(24)
HDL-7307 CRITICAL-WARNING: previous definition of design element module 'ov5640_dri' is here. This is because multiple modules(values) with the same name are defined. Please consider rewriting code in src/ov5640/ov5640_dri.v(24)
HDL-1007 : analyze verilog file import/emboss_process.v
HDL-7201 CRITICAL-WARNING: overwrite current module 'emboss_process' in import/emboss_process.v(5)
HDL-7307 CRITICAL-WARNING: previous definition of design element module 'emboss_process' is here. This is because multiple modules(values) with the same name are defined. Please consider rewriting code in import/udp_cam_ctrl.v(653)
HDL-1007 : analyze verilog file import/line_buffer.v
HDL-7201 CRITICAL-WARNING: overwrite current module 'line_buffer' in import/line_buffer.v(5)
HDL-7307 CRITICAL-WARNING: previous definition of design element module 'line_buffer' is here. This is because multiple modules(values) with the same name are defined. Please consider rewriting code in import/udp_cam_ctrl.v(670)
HDL-1007 : analyze verilog file import/morphology_process.v
HDL-1007 : analyze verilog file import/sobel_process.v
HDL-7201 CRITICAL-WARNING: overwrite current module 'sobel_process' in import/sobel_process.v(7)
HDL-7307 CRITICAL-WARNING: previous definition of design element module 'sobel_process' is here. This is because multiple modules(values) with the same name are defined. Please consider rewriting code in import/udp_cam_ctrl.v(639)
HDL-1007 : analyze verilog file top_dual_udp.v
HDL-5333 WARNING: data object 'video_read_req' is already declared in top_dual_udp.v(401)
HDL-1007 : previous declaration of 'video_read_req' is from here in top_dual_udp.v(333)
HDL-5007 WARNING: second declaration of 'video_read_req' is ignored in top_dual_udp.v(401)
HDL-5333 WARNING: data object 'video_read_req_ack' is already declared in top_dual_udp.v(402)
HDL-1007 : previous declaration of 'video_read_req_ack' is from here in top_dual_udp.v(334)
HDL-5007 WARNING: second declaration of 'video_read_req_ack' is ignored in top_dual_udp.v(402)
HDL-5333 WARNING: data object 'video_read_en' is already declared in top_dual_udp.v(403)
HDL-1007 : previous declaration of 'video_read_en' is from here in top_dual_udp.v(335)
HDL-5007 WARNING: second declaration of 'video_read_en' is ignored in top_dual_udp.v(403)
HDL-5333 WARNING: data object 'video_read_data' is already declared in top_dual_udp.v(404)
HDL-1007 : previous declaration of 'video_read_data' is from here in top_dual_udp.v(336)
HDL-5007 WARNING: second declaration of 'video_read_data' is ignored in top_dual_udp.v(404)
HDL-1007 : undeclared symbol 'udp_tx_ready', assumed default net type 'wire' in top_dual_udp.v(427)
HDL-1007 : undeclared symbol 'app_tx_ack', assumed default net type 'wire' in top_dual_udp.v(428)
HDL-1007 : undeclared symbol 'app_tx_data_request', assumed default net type 'wire' in top_dual_udp.v(452)
HDL-1007 : undeclared symbol 'app_tx_data_valid', assumed default net type 'wire' in top_dual_udp.v(453)
HDL-1007 : undeclared symbol 'app_tx_data', assumed default net type 'wire' in top_dual_udp.v(454)
HDL-1007 : undeclared symbol 'udp_data_length', assumed default net type 'wire' in top_dual_udp.v(455)
HDL-7225 CRITICAL-WARNING: 'udp_tx_ready' is already implicitly declared on line 427 in top_dual_udp.v(460)
HDL-7225 CRITICAL-WARNING: 'app_tx_ack' is already implicitly declared on line 428 in top_dual_udp.v(461)
HDL-7225 CRITICAL-WARNING: 'app_tx_data_request' is already implicitly declared on line 452 in top_dual_udp.v(462)
HDL-7225 CRITICAL-WARNING: 'app_tx_data_valid' is already implicitly declared on line 453 in top_dual_udp.v(463)
HDL-7225 CRITICAL-WARNING: 'app_tx_data' is already implicitly declared on line 454 in top_dual_udp.v(464)
HDL-7225 CRITICAL-WARNING: 'udp_data_length' is already implicitly declared on line 455 in top_dual_udp.v(465)
HDL-1007 : analyze verilog file udp_cam_ctrl_tf.v
