

================================================================
== Vivado HLS Report for 'StreamingMaxPool'
================================================================
* Date:           Mon Mar  1 13:12:27 2021

* Version:        2018.2 (Build 2258646 on Thu Jun 14 20:25:20 MDT 2018)
* Project:        cnvW1A1-pynqZ1-Z2
* Solution:       sol1
* Product family: zynq
* Target device:  xc7z020clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |   5.00|     4.644|        0.62|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +------+------+------+------+---------+
    |   Latency   |   Interval  | Pipeline|
    |  min |  max |  min |  max |   Type  |
    +------+------+------+------+---------+
    |  1085|  1085|  1085|  1085|   none  |
    +------+------+------+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------+------+------+----------+-----------+-----------+------+----------+
        |             |   Latency   | Iteration|  Initiation Interval  | Trip |          |
        |  Loop Name  |  min |  max |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------+------+------+----------+-----------+-----------+------+----------+
        |- Loop 1     |  1078|  1078|        77|          -|          -|    14|    no    |
        | + Loop 1.1  |    57|    57|         4|          2|          1|    28|    yes   |
        | + Loop 1.2  |    15|    15|         3|          1|          1|    14|    yes   |
        +-------------+------+------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  |
+-----------------+---------+-------+--------+-------+
|DSP              |        -|      -|       -|      -|
|Expression       |        -|      -|       0|    242|
|FIFO             |        -|      -|       -|      -|
|Instance         |        -|      -|       -|      -|
|Memory           |        4|      -|       0|      0|
|Multiplexer      |        -|      -|       -|    273|
|Register         |        -|      -|     256|      -|
+-----------------+---------+-------+--------+-------+
|Total            |        4|      0|     256|    515|
+-----------------+---------+-------+--------+-------+
|Available        |      280|    220|  106400|  53200|
+-----------------+---------+-------+--------+-------+
|Utilization (%)  |        1|      0|   ~0   |   ~0  |
+-----------------+---------+-------+--------+-------+

+ Detail: 
    * Instance: 
    N/A

    * DSP48: 
    N/A

    * Memory: 
    +---------+----------------------+---------+---+----+------+-----+------+-------------+
    |  Memory |        Module        | BRAM_18K| FF| LUT| Words| Bits| Banks| W*Bits*Banks|
    +---------+----------------------+---------+---+----+------+-----+------+-------------+
    |buf_V_U  |StreamingMaxPool_rcU  |        4|  0|   0|    14|   64|     1|          896|
    +---------+----------------------+---------+---+----+------+-----+------+-------------+
    |Total    |                      |        4|  0|   0|    14|   64|     1|          896|
    +---------+----------------------+---------+---+----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +-----------------------------------+----------+-------+---+----+------------+------------+
    |           Variable Name           | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------------------------+----------+-------+---+----+------------+------------+
    |indvar_flatten_next_fu_294_p2      |     +    |      0|  0|  15|           5|           1|
    |outpix_1_fu_340_p2                 |     +    |      0|  0|  13|           4|           1|
    |xp_1_fu_318_p2                     |     +    |      0|  0|  13|           4|           1|
    |yp_1_fu_282_p2                     |     +    |      0|  0|  13|           4|           1|
    |ap_block_pp0_stage0_11001          |    and   |      0|  0|   2|           1|           1|
    |ap_block_pp0_stage1_11001          |    and   |      0|  0|   2|           1|           1|
    |ap_block_pp1_stage0_01001          |    and   |      0|  0|   2|           1|           1|
    |ap_block_state10_pp0_stage1_iter0  |    and   |      0|  0|   2|           1|           1|
    |ap_block_state16_pp1_stage0_iter2  |    and   |      0|  0|   2|           1|           1|
    |exitcond_flatten_fu_288_p2         |   icmp   |      0|  0|  11|           5|           4|
    |tmp_3_fu_276_p2                    |   icmp   |      0|  0|   9|           4|           3|
    |tmp_5_fu_334_p2                    |   icmp   |      0|  0|   9|           4|           3|
    |tmp_s_fu_300_p2                    |   icmp   |      0|  0|   9|           4|           3|
    |tmp1_fu_323_p2                     |    or    |      0|  0|  64|          64|          64|
    |tmp_7_fu_328_p2                    |    or    |      0|  0|  64|          64|          64|
    |xp_mid2_fu_306_p3                  |  select  |      0|  0|   4|           1|           1|
    |ap_enable_pp0                      |    xor   |      0|  0|   2|           1|           2|
    |ap_enable_pp1                      |    xor   |      0|  0|   2|           1|           2|
    |ap_enable_reg_pp0_iter1            |    xor   |      0|  0|   2|           2|           1|
    |ap_enable_reg_pp1_iter1            |    xor   |      0|  0|   2|           2|           1|
    +-----------------------------------+----------+-------+---+----+------------+------------+
    |Total                              |          |      0|  0| 242|         174|         157|
    +-----------------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +-----------------------------------------+----+-----------+-----+-----------+
    |                   Name                  | LUT| Input Size| Bits| Total Bits|
    +-----------------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                                |  59|         14|    1|         14|
    |ap_enable_reg_pp0_iter1                  |  15|          3|    1|          3|
    |ap_enable_reg_pp1_iter1                  |   9|          2|    1|          2|
    |ap_enable_reg_pp1_iter2                  |   9|          2|    1|          2|
    |ap_phi_mux_indvar_flatten_phi_fu_247_p4  |   9|          2|    5|         10|
    |ap_phi_mux_xp_phi_fu_258_p4              |   9|          2|    4|          8|
    |buf_V_address0                           |  47|         10|    4|         40|
    |buf_V_address1                           |  47|         10|    4|         40|
    |buf_V_d1                                 |  15|          3|   64|        192|
    |in_V_V_blk_n                             |   9|          2|    1|          2|
    |indvar_flatten_reg_243                   |   9|          2|    5|         10|
    |out_V_V_blk_n                            |   9|          2|    1|          2|
    |outpix_reg_265                           |   9|          2|    4|          8|
    |xp_reg_254                               |   9|          2|    4|          8|
    |yp_reg_232                               |   9|          2|    4|          8|
    +-----------------------------------------+----+-----------+-----+-----------+
    |Total                                    | 273|         60|  104|        349|
    +-----------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------------------+----+----+-----+-----------+
    |                  Name                  | FF | LUT| Bits| Const Bits|
    +----------------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                               |  13|   0|   13|          0|
    |ap_enable_reg_pp0_iter0                 |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1                 |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter0                 |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter1                 |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter2                 |   1|   0|    1|          0|
    |buf_V_addr_1_reg_405                    |   4|   0|    4|          0|
    |buf_V_addr_2_reg_380                    |   4|   0|    4|          0|
    |exitcond_flatten_reg_360                |   1|   0|    1|          0|
    |exitcond_flatten_reg_360_pp0_iter1_reg  |   1|   0|    1|          0|
    |indvar_flatten_next_reg_364             |   5|   0|    5|          0|
    |indvar_flatten_reg_243                  |   5|   0|    5|          0|
    |outpix_reg_265                          |   4|   0|    4|          0|
    |tmp_5_reg_396                           |   1|   0|    1|          0|
    |tmp_5_reg_396_pp1_iter1_reg             |   1|   0|    1|          0|
    |tmp_7_reg_391                           |  64|   0|   64|          0|
    |tmp_V_5_reg_411                         |  64|   0|   64|          0|
    |tmp_V_reg_375                           |  64|   0|   64|          0|
    |xp_1_reg_386                            |   4|   0|    4|          0|
    |xp_mid2_reg_369                         |   4|   0|    4|          0|
    |xp_reg_254                              |   4|   0|    4|          0|
    |yp_1_reg_355                            |   4|   0|    4|          0|
    |yp_reg_232                              |   4|   0|    4|          0|
    +----------------------------------------+----+----+-----+-----------+
    |Total                                   | 256|   0|  256|          0|
    +----------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------------+-----+-----+------------+------------------+--------------+
|    RTL Ports   | Dir | Bits|  Protocol  |   Source Object  |    C Type    |
+----------------+-----+-----+------------+------------------+--------------+
|ap_clk          |  in |    1| ap_ctrl_hs | StreamingMaxPool | return value |
|ap_rst          |  in |    1| ap_ctrl_hs | StreamingMaxPool | return value |
|ap_start        |  in |    1| ap_ctrl_hs | StreamingMaxPool | return value |
|ap_done         | out |    1| ap_ctrl_hs | StreamingMaxPool | return value |
|ap_idle         | out |    1| ap_ctrl_hs | StreamingMaxPool | return value |
|ap_ready        | out |    1| ap_ctrl_hs | StreamingMaxPool | return value |
|in_V_V_dout     |  in |   64|   ap_fifo  |      in_V_V      |    pointer   |
|in_V_V_empty_n  |  in |    1|   ap_fifo  |      in_V_V      |    pointer   |
|in_V_V_read     | out |    1|   ap_fifo  |      in_V_V      |    pointer   |
|out_V_V_din     | out |   64|   ap_fifo  |      out_V_V     |    pointer   |
|out_V_V_full_n  |  in |    1|   ap_fifo  |      out_V_V     |    pointer   |
|out_V_V_write   | out |    1|   ap_fifo  |      out_V_V     |    pointer   |
+----------------+-----+-----+------------+------------------+--------------+

