[1] “The International Technology Roadmap for
Semiconductors,” [Online]. Available: http://www. itrs.net/.

[2] J. Leng, T. Hetherington, A. ElTantawy, S. Gilani, N.S. Kim,
T.M. Aamodt and V.J. Reddi, “GPUWattch: Enabling
Energy Optimizations in GPGPUs,” in International
Symposium on Computer Architecture (ISCA), 2013.

[3] S.Z. Gilani, N.S. Kim and M.J. Schulte, “Power-Efficient
Computing for Compute-Intensive GPGPU Applications,” in
International Symposium on High Performance Computer
Architecture (HPCA), 2013.

[4] S. Lee, K. Kim, G. Koo, H. Jeon, W.W. Ro and M.
Annavaram, ‘“Warped-Compression: Enabling Power
Efficient GPUs through Register Compression,” in
International Symposium on Computer Architecture TSCA),
2015.

[5] P. Xiang, Y. Yang, M. Mantor, N. Rubin, L. Hsu and H.
Zhou, “Exploiting Uniform Vector Instructions for GPGPU
Performance, Energy Efficiency, and Opportunistic
Reliability Enhancement,” in International Conference on
Supercomputing (SC), 2013.

[6] Y. Yang, P. Xiang, M. Mantor, N. Rubin, L. Hsu, Q. Dong
and H. Zhou, “A Case for a Flexible Scalar Unit in SIMT
Architecture,” in International Parallel and Distributed
Processing Symposium (IPDPS), 2014.

[7] “Fermi Architecture Whitepaper,” Nvidia, [Online].
Available:http://www.nvidia.com/content/pdf/fermi_white_
papers/nvidia_fermi_compute_architecture_whitepaper.pdf.

[8] D. Wong, N.S. Kim and M. Annavaram, “Approximating
Warps with Intra-warp Operand Value Similarity,” in
International Symposium on High Performance Computer
Architecture (HPCA), 2016.

[9] T.G. Rogers, D.R. Johnson, M. O'Connor and S.W. Keckler,
“A variable warp size architecture,” in International
Symposium on Computer Architecture (ISCA), 2015.

[10] B. Coutinho, D. Sampaio, F.M.Q. Pereira and W. Meira Jr.,
“Divergence Analysis and Optimizations,” in International
Conference on Parallel Architectures and Compilation
Techniques (PACT), 2011.

[11] N. Brunie, S. Collange and G. Diamos, “Simultaneous
Branch and Warp Interweaving for Sustained GPU
Performance,” in International Symposium on Computer
Architecture (ISCA), 2012.

[12] A. ElTantawy, J.W. Ma, M. O’Connor and T.M. Aamodt, “A
Scalable Multi-path Microarchitecture for Efficient GPU
Control Flow,” in International Symposium on High
Performance Computer Architecture (HPCA), 2014.

[13] W.W.L. Fung, I. Sham, G. Yuan and T.M. Aamodt,
“Dynamic Warp Formation and Scheduling for Efficient
GPU Control Flow,” in International Symposium on
Microrchitecture (MICRO), 2007.

[14] M. Rhu and M. Erez, “Maximizing SIMD Resource
Utilization in GPGPUs with SIMD Lane Permutation,” in
International Symposium on Computer Architecture SCA),
2013.

[15] M. Rhu and M. Erez, “The Dual-Path Execution Model for
Efficient GPU Control Flow,” in International Symposium
on High Performance Computer Architecture (HPCA), 2013.

[16] S. Liu, JE. Lindholm, M.Y. Siu, B.W. Coon and S.F.
Oberman, “Operand Collector Architecture.” US Patent
7,834,881 B2, 06 11 2010.

[17] G. Pekhimenko, V. Seshadri, O. Mutlu, P.B. Gibbons, M.A.
Kozuch and T.C. Mowry, “Base-Delta-Immediate
Compression: Practical Data Compression for On-chip
Caches," in International Conference on Parallel
Architectures and Compilation Techniques (PACT), 2012.

[18] J. Zhan, M. Poremba, Y. Xu and Y. Xie, "NoA: Leveraging
Delta Compression for End-to-End Memory Access in NoC
Based Multicores," in Asia and South Pacific Design
Automation Conf. (ASP-DAC), 2014.

[19] G. Pekhimenko, T.C. Mowry and O. Mutlu, “Linearly
Compressed Pages: A Main Memory Compression
Framework with Low Complexity and Low Latency,” in
International Symposium on Microrchitecture (MICRO),
2013.

[20] D. J. Palframan, N.S. Kim and M.H. Lipasti, “COP: To
Compress and Protect Main Memory,” in International
Symposium on Computer Architecture (ISCA), 2015.

[21] “AMD Graphics Cores Next (GCN) Architecture White
Paper,” Advanced Micro Devices, [Online]. Available:
https:/Awww.amd.com/Documents/GCN_Architecture_ whit
epaper.pdf.

[22] M. Gebhart, D.R. Johnson, D. Tarjan, S.W. Keckler, W.J.
Dally, E. Lindholm and K. Skadron, “Energy-efficient

[23] Mechanisms for Managing Thread Context in Throughput
Processors,” in International Symposium on Computer
Architecture (ISCA), 2011.

[24] J.A. Stratton, C. Rodrigues, L.-J. Sung, N. Obeid, L.-W.
Chang, N. Anssari, G. D. Liu and W.-m. W. Hwu, “Parboil:
A Revised Benchmark Suite for Scientific and Commercial
Throughput Computing,” Technical Report IMPACT-12-01,
University of Illinois, at Urbana-Champaign, 2012.

[25] S. Che, M. Boyer, J. Meng, D. Tarjan, J.W. Sheaffer, S.-H.
Lee and K. Skadron, “Rodinia: A Benchmark Suite for
Heterogeneous Computing,” in International Symposium on
Workload Characterization (IISWC), 2009.

[26] A. Bakhoda, G.L. Yuan, W.W.L. Fung, H. Wong and T.M.
Aamodt, "Analyzing CUDA Workloads Using a Detailed
GPU Simulator," in International Symposium on
Performance Analysis of Systems and Software (ISPASS),
2009.

[27] J. Lim, N.B. Lakshminarayana, H. Kim, W. Song, S.
Yalamanchili and W. Sung, "Power Modeling for GPU
Architectures Using McPAT," ACM Transactions on Design
Automation of Electronic Systems (TODAES), vol. 19, no.
3, 06 2014.

[28] H. Zhang, M. Putic and J. Lach, "Low Power GPGPU
Computation with Imprecise Hardware," in Design
Automation Conference (DAC), 2014.

[29] H. Yamauchi, "A Discussion on SRAM Circuit Design Trend
in Deeper Nanometer-Scale Technologies," Very Large Scale
Integration (VLSD Systems, IEEE Transactions on, vol. 18,
no. 5, pp. 763 - 774, 2009.

[30] S.-Y. Lee and C.-J. Wu, "Characterizing the Latency Hiding
Ability of GPUs," in International Symposium on
Performance Analysis of Systems and Software (ISPASS),
2014.

[31] A. Yilmazer, Z. Chen and D. Kaeli, "Scalar Waving:
Improving the Efficiency of SIMD Execution on GPUs," in
International Parallel and Distributed Processing Symposium
(IPDPS), 2014.

[32] Y. Lee, R. Krashinsky, V. Grover, S.W. Keckler and K.
Asanovié, "Convergence and Scalarization for Data-Parallel
Architectures," in International Symposium on Code
Generation and Optimization (CGO), 2013.

[33] S. Collange, D. Defour and Y. Zhang, "Dynamic Detection
of Uniform and Affine Vectors in GPGPU Computations," in
Euro-Par 2009: Parallel Processing Workshops, 2009.

[34] J. Kim, C. Torng, S. Srinath, D. Lockhart and C. Batten,
"Microarchitectural Mechanisms to Exploit Value Structure
in SIMT Architectures," in in International Symposium on
Computer Architecture (ISCA), 2013.