NSC 95-2221-E-007-252-MY2 成果報告2
【計畫背景】
由於邏輯電路對於高速元件的迫切需求加上以傳統縮微來提升元件效能的方式變得
日益困難，因此擁有優越載子遷移率的鍺電晶體又重新引起廣泛的興趣。儘管鍺電晶體已
提出了近四十年的歷史，因為缺乏穩定的閘極介電層材料，以致於一直無法位居主流。另
一方面，雖然已有許多研究團隊在鍺電晶體的開發上獲致不少成就，但美中不足的是大部
分的研究將鍺電晶體直接製作於鍺基板上，其機械性質不佳，不僅不相容於現有的 ULSI
製程技術且製造成本相當地高。有鑑於此，本計畫以兩年的時間於矽晶基板上開發高效能
之鍺電晶體。
【計畫成果】
本計畫第一年已成功開發出於矽晶基板上磊晶鍺層並於其上成長高品質之二氧化矽
之技術。此技術之重要特色在於矽晶基板上之磊晶鍺層可作為鍺電晶體之通道材料而二氧
化矽亦可作為磊晶鍺層良好的表面鈍化層與閘極介電層。目前此研究成果已發表於 2007
年 Applied Physics Letters。
基於第一年的研究成果，本計畫第二年則實現了在矽晶圓上製作以熱氧化矽為閘極介
電層之高效能鍺電晶體。此研究成果已發表於2008年SSDM (Solid State Device and Material)
會議之口頭報告並將詳細之電性表現投稿於 IEEE Electron Device Letter。此外，為了更加
簡化矽晶基板上磊晶鍺層之製程，在第二年的研究亦完成另一在矽晶圓上成長單晶鍺層的
製程開發，此研究成果已發表於 2008 年 Applied Physics Letters，至於整合電性與物性分析
的深入討論目前則投稿於 Journal of The Electrochemical Society。另一方面，具備前述之製
程技術與元件製作經驗後，本計畫亦完成將二氧化矽作為介面層整合高介電材質之分析，
此結果顯示出極佳之漏電流表現與介面缺陷密度，預期可以更進一步提昇鍺電晶體的效
能。此方面之研究成果已完成資料整理並準備投稿至國際期刊。
【成果自評】
本計畫是以兩年的時間在矽晶基板上開發出高效能之鍺電晶體，第一年的原訂進度為
在矽晶基板製作以熱氧化矽為閘極介電層之鍺電容器，而第二年的目標則是以第一年的研
究成果為基礎製作以二氧化矽或是高介電材質為閘極介電質之鍺電晶體。目前之成果皆有
達到預期之目標。本計畫之成果不僅在於深入開發矽晶圓上之鍺元件製作，更重要的是可
以在不增加機台投資之前提下，提供業界另一高效能製程之可行方案。主要的研究成果表
列如下:
1. Yung-Hsien Wu, Jia-Rong Wu, and Min-Lin Wu, “Thermal SiO2 for Ge Metal Oxide
Semiconductor CapacitorsFabricated on Si Substrate,” Appl. Phys. Lett., vol. 91, pp. 093503,
2007 (SCI, NSC 95-2221-E-007-252-MY2).
2. Yung-Hsien Wu, Jia-Rong Wu, Yuan-Sheng Lin and Min-Lin Wu, “Thermal SiO2 Gated Ge
Metal-Oxide-Semiconductor Capacitor on Si Substrate Formed by Thin Amorphous Ge
Oxidation and Thermal Annealing,” Appl. Phys. Lett., vol. 93, pp. 083506, 2008. (SCI, NSC
95-2221-E-007-252-MY2).
3. Yung-Hsien Wu, Min-Lin Wu, Jia-Rong Wu, and Yuan-Sheng Lin, “Electrical
NSC 95-2221-E-007-252-MY2 成果報告4
第一年度計畫成果
矽晶基板上開發以熱氧化矽為閘極介電層之鍺電容器 (已發表於 2007 Applied Physics
Letters)
Thermal Gate SiO2 for Ge MOS Capacitors Fabricated on Si Substrate
Yung-Hsien Wu, Jia-Rong Wu, Ming-Lin Wu, Yuan-Shun Lin, and Chia-Hsuan Chang
Department of Engineering and System Science, National Tsing-Hua University, 300, Hsinchu,
Taiwan
中文摘要
本計畫成功地開發出在矽晶基板上以熱氧化矽作為閘極介電層之鍺電容器技術。從 X
光繞射與高解析 TEM 截面分析可證實此技術的確可於矽晶基板上成長出高品質之單晶
鍺。此外，單晶鍺層上之二氧化矽與鍺層間亦具備平坦之介面特性，非常適用於元件之製
作。從鍺電容器之電性分析則顯示其優異之漏電流與電容之磁滯表現，而額外之氨氣與一
氧化二氮處理則可在不犧牲漏電流與本體缺陷之情況下提高其介電常數，此氮化處理之介
電層不僅可單獨使用於電晶體之閘極介電層，亦可作為中介層以整合高介電材質。最重要
的是，本技術完全相容於現有之積體電路製程技術，可大幅降低鍺電晶體之製程成本。
關鍵詞: 矽晶基板上鍺層、鍺電容器、熱氧化矽、漏電流、磁滯曲線
ABSTRACT
With the Si substrate, a new process to fabricate Ge MOS capacitors with thermally grown
SiO2 as the gate dielectric has been presented. The good crystallinity of the epitaxial Ge and the
smooth interface between oxide and Ge demonstrate the eligibility for device operation. From
the electrical characterization of the MOS capacitors, enhanced dielectric constant of the gate
oxide without deteriorating the leakage current and hysteresis can be achieved by proper NH3
nitridation and subsequent N2O treatment which shows the high potential to be employed in the
high performance Ge MOSFET fabrication.
Keyword: Ge on Si substrate, Ge MOS capacitor, thermal SiO2, leakage current, hysteresis.
I. INTRODUCTION
Because of the imminent requirement of the high-speed devices for logic circuits and the
increasing difficulty to enhance performance of Si-based device through conventional scaling
scheme, Ge (germanium) MOSFET has prompted renewed interest due to its superior carrier
mobility. Owing to the lack of stable gate dielectric, Ge MOSFET has not been the mainstream
NSC 95-2221-E-007-252-MY2 成果報告6
the well-known electron traps introduced by NH3 on device characteristics [16]. Al was finally
deposited and patterned as the gate electrode. To characterize the crystallinity of the Ge layer,
impurity profile across the oxide, and the roughness of the interface between oxide and Ge,
X-ray diffraction, SIMS (Secondary Ion Mass Spectroscopy) and High Resolution Transmission
Electron Microscopy (HRTEM) were respectively employed. Gate leakage current, capacitance,
and hysteresis were also measured to assess its electrical characteristics.
III. RESULTS AND DISCUSSION
Fig. 1 exhibits x-ray diffraction spectra for control sample after forming gas anneal. The peak
at 67 degree originates from the unoxidized SiGe layer while the peak at 64.56 degree
corresponds to an epitaxial layer with composition nearly the same as pure Ge which has signal
at 64.5 degree [13]. From the highly oriented diffraction pattern in the electron diffraction
analysis (not shown), the single crystalline nature of the nearly-pure Ge was confirmed and the
result is consistent with the sharp x-ray diffraction signal. Compared to SiGe signal, the
relatively weak Ge signal is attributed to the thinner thickness which is evidenced in SIMS
analysis shown in Fig. 2. A region of about 29.2 nm between the oxide and substrate can be
distinguished and two Ge plateaus exist in the region which respectively corresponds to
nearly-pure Ge layer and SiGe for the narrow and wide plateau. The wide plateau is a SiGe layer
with 70% Ge from X-ray diffraction analysis. Note that although narrow Ge plateau corresponds
to slightly higher Si content than that of the wide Ge plateau, the narrow one has much higher Ge
content which means that its composition approaches to pure Ge layer with tiny Si content by
taking the relative ratio between Si and Ge into account. The narrow nearly-pure Ge layer is
estimated to be 13.2 nm and such thickness is enough to be used as the high mobility channel
since the inversion electrons concentration has a peak located at 1 to 2 nm beneath the gate
dielectric and substrate interface according to quantum mechanics [10]. On the other hand, from
the Ge distribution across the oxide film it is verified that Ge content in the oxide is approaching
the background signal in the Si substrate and it suggests the oxide film is a nearly-pure SiO2
which is pivotal for device operation because the Ge inclusion may degrade the oxide integrity.
In fact, oxide grown on SiGe layer has been proven to be eligible for gate dielectric [17],
combined with the low Ge in the oxide it is expected that the oxide formed in this work would
exhibit high quality. Once the crystallinity of Ge layer and the composition of the oxide film are
confirmed, another important requirement for device application is the smooth interface between
oxide and Ge layer since roughness would affect the distribution of electric field and
consequently deteriorate leakage current, and carrier transport [18]. Demonstrated in Fig. 3 is the
cross-sectional HRTEM image which focuses on the interface property. It is clearly that smooth
oxide and Ge interface can be obtained by the process and no defects and dislocations are
observed. From the image with an atomic level, the highly oriented and equally spaced atoms
imply the good crystallinity of the nearly-pure Ge layer which is consistent with what we
NSC 95-2221-E-007-252-MY2 成果報告8
Antoniadis, “Ge MOS characteristics with CVD HfO2 gate dielectrics and TaN gate 
electrode,” in Symp. on VLSI Technology, 2003, pp. 121-122.
[3] N. Wu, Q. Zhang, C. Zhu, D. S. H. Chan, A, Du, N. Balasubramanian, M. F. Li, A. Chin, J. K.
O. Sin, and D.-L. Kwong, “A TaN–HfO2–Ge pMOSFET with novel SiH4 surface
passivation,” IEEE Electron Device Lett., vol. 25, no. 9, pp. 631-633, 2004.
[4] T. Low, Y. T. Hou, M. F. Li, C. Zhu, A. Chin, G. Samudra1 and D. -L. Kwong, “Investigation
of performance limits of Germanium double-gated MOSFETs,” in IEDM Tech. Dig., 2003,
pp. 691-694.
[5] H. Shang, H. O. Schmidt, K. K. Chan, M. Copel, J. A. Ott, P. M. Kozlowski, S. E. Steen, S. A.
Cordes, H. –S. P. Wong, E. C. Jones and W. E. Haensch, “High mobility p-channel
Germanium MOSFETs with a thin Ge oxynitride Gate dielectric,” in IEDM Tech. Dig., 2002,
pp. 441-444.
[6] A. Ritenour, S. Yu , M. L. Lee, N. Lu, W. Bai, A. Pitera, E. A. Fitzgerald, D. L. Kwong, and
D.A. Antoniadis, “Epitaxial strained Germanium p-MOSFETs with HfO2 gate dielectric and
TaN gate electrode,” in IEDM Tech. Dig., 2003, pp. 433-436.
[7] M. L. Lee, C. W.Leitz, Z. Cheng, A. J. Pitera, T. Langto, M. T. Currie, G. Taraschi, E. A.
Fitzgerald, and D. A. Antoniadis, “Strained Ge channel P-Type Metal-Oxide-Semiconductor
Field-Effect transistor grown on Si1-xGex/Si virtual vubstrates,” Appl. Phys. Lett., vol. 79, no.
20, pp. 3344-3346, 2001
[8] H. Shang, J. O. Chu, S. Bedell, E. P. Gusev, P. Jamison, Y. Zhang, J. A. Ott, M. Copel, D.
Sadana, K. W. Guarini, M. Ieong, “Selectively formed high mobility strained Ge PMOSFETs
for high performance CMOS,” in IEDM Tech. Dig., 2004, pp. 157-160.
[9] A. Nayfeh, C. O. Chui, T. Yonehara, and K. C. Saraswat, “Fabrication of high-quality
p-MOSFET in Ge grown heteroepitaxialy on Si,” IEEE Electron Device Lett., vol. 26, no. 5,
pp. 311-313, 2005.
[10] C. C. Yeo, B. J. Cho, F. Gao, S. J. Lee, M. H. Lee, C.-Y. Yu, C. W. Liu, L. J. Tang, and T.
W. Lee, “Electron mobility enhancement using ultra-thin pure Ge on Si substrate,” IEEE
Electron Device Lett., vol. 26, no. 10, pp. 761-763, 2005.
[11] T. Krishnamohan, Z. Krivokapic, K. Uchida, Y. Nishi, K. C. Saraswat,“Low defect
ultra-thin fully strained-Ge MOSFET on relaxed Si with high mobility and low
band-to-band-tunneling,” in Symp. VLSI Tech. Dig., 2005, pp. 82-83.
[12] Y. H. Wu, W. J. Chen, A. Chin, and C. Tsai, “The effect of native oxide on epitaxial SiGe
from deposited amorphous Ge on Si,”Appl. Phys. Lett., vol. 74, no. 4, pp. 528-530, 1999
[13] W. S. Liu, J. S. Chen, D. Y. C. Lien, and M.-A. Nicolet, “Ge epilayer of high quality on A Si 
substrate by solid-phase epitaxy,” Appl. Phys. Lett., vol. 63, no. 10, pp. 1405-1407, 1993.
[14] W. S. Liu, M.-A. Nicolet, T. K. Carns, and K. L. Wang, “Epitaxial Ge layers on Si via 
GexSi1-xO2 reduction: The roles of the hydrogen partial pressure and the Ge content,” J.
Electronic Materials, vol. 23, no. 5, pp. 437-440, 1994.
NSC 95-2221-E-007-252-MY2 成果報告10
成果自評
Fig. 1. X-ray diffraction spectra of the
control sample after forming gas anneal.
Fig. 2. SIMS depth profile for the control
sample after forming gas anneal.
Fig. 3. Cross-sectional HRTEM image
focusing on the interface between oxide
and Ge layer.
Fig. 4a. Leakage current comparison
measured under accumulation for various
gate dielectrics.
Fig. 4b. Capacitance and hysteresis
comparison for various gate dielectrics.
NSC 95-2221-E-007-252-MY2 成果報告12
substrate which renders the process expensive and incompatible with existent ULSI technology
because of its inferior thermal and mechanical properties. On the other hand, a prerequisite for
the eligible Ge MOSFETs is the appropriate passivation of the Ge channel to obtain the good
interfacial properties which is not only critical to improve the carrier mobility but also helpful to
be integrated with further high-κ (high dielectric constant) gate dielectric. The thermaly unstable 
and hygroscopic nature of GeO2 makes it ineligible for Ge surface passivation. GeON, a
commonly used passivation layer for Ge channel [1-3], cannot fulfill the requirement of the
future gate stack because of the fundamentally poor properties of GeOx [4]. Many non-GeOx
based passivation methods including AlN [5] or Hf3N4 [4] deposition and SiH4 [6] or PH3 [5]
surface treatment have been proposed to enhance the interfacial quality. Besides these methods,
SiO2 is a promising alternative to passivate the Ge channel. Without employing the low-quality
and porous deposited SiO2, the thermal SiO2 for the Ge MOSFETs can be realized by a Si cap
layer on the Ge channel [7]. Unfortunately, it necessitates the rigorous control of this cap layer to
maintain the desirable electrical characteristics [8]. To circumvent the issue, with a Si substrate,
we have previously demonstrated the thermal SiON directly grown on the Ge by oxidation of the
SiGe and a subsequent forming gas annealing [9]. In this work, the thermal SiON has been
applied to the Ge p-MOSFETs as the gate dielectric and demonstrated the good electrical
characteristic in terms of the high hole mobility and the desirable subthreshold slope. In addition,
the junction leakage current has also been characterized to evaluate and the advantage of the
device structure.
EXPERIMENT
The Ge p-MOSFETs were fabricated on the (100)-oriented n-type Si substrate. After the
definition of the active area, the single crystalline Si0.3Ge0.7 was selectively grown on the active
area through solid phase epitaxy by depositing an amorphous Ge layer and subsequent thermal
annealing at 900 °C. The Si0.3Ge0.7 was then thermally oxidized in the wet ambient at 900 °C
followed by a forming gas annealing at 700 °C. After the forming gas annealing, the SiO2 with
17.8 nm was grown on the concurrently formed 12-nm-thick Ge layer and was served as the gate
dielectric of the Ge MOSFETs. To further enhance the dielectric constant of the thermal SiO2,
the thermal nitridation by NH3 and subsequent N2O was performed. The source/drain region was
formed by boron implantation with a 450 oC annealing in N2 ambient to activate the dopant.
Finally the Ge p-MOSFETs with effective width (W)/length (L) of 5 were completed by
gate/source/drain metallization and patterning of aluminum. X-ray photoelectron spectroscopy
(XPS) was used to analyze the chemical bonding nature and the stoichiometry of the nitrided
oxide. The electrical performance of the devices was characterized by the capacitance and
current measurements.
RESULTS AND DISCUSSION
Fig. 1 presents the Si 2p and Ge 3d spectra for the nitrided oxide from the XPS measurement.
NSC 95-2221-E-007-252-MY2 成果報告14
CONCLUSION
The electrical characteristics of the Ge p-MOSFETs fabricated on the Si were discussed in
this work. The gate dielectric formed by the thermal SiON has shown to possess the good
interface trap density without using a Si cap layer. The high hole mobility, the desirable
subthreshold slope and the suppressed junction leakage demonstrate the competence to be
applied to the next-generation devices. Most importantly, the high-performance Ge MOSFETs
can be implemented in a more economical way since no Ge substrate is required.
ACKNOWLEDGEMENT
This work was supported by the National Science Council of Taiwan under Contract NSC
95-2221-E-007-252-MY2.
REFERENCES
[1] D. Kuzum et al., IEDM Tech. Dig. (2007) 723.
[2] C. O. Chui, F. Ito, and K. C. Saraswat, IEEE Trans. Electron Devices 53 (2006) 1501.
[3] J. P. Xu, P. T. Lai, C. X. Li, X. Zou, and C. L. Chan, IEEE Electron Device Lett. 27 (2006)
439.
[4] K. H. Kim, R. G. Gordon, A. Ritenour and D. A. Antoniadis, Appl. Phys. Lett. 90 (2007)
212104.
[5] S. J. Whang et al., IEDM Tech. Dig. (2004) 307.
[6] N. Wu et al., IEEE Electron Device Lett. 25 (2004) 631.
[7] H. Shang et al., IEDM Tech. Dig. (2004) 157.
[8] T. Krishnamohan, Z. Krivokapic, K. Uchida, Y. Nishi, K. C. Saraswat, Symp. VLSI Tech. Dig.
(2005) 82.
[9] Y.-H. Wu, J.-R. Wu, and M.-L. Wu, Appl. Phys. Lett. 91 (2007) 093503.
[10] H. Shang et al., IEDM Tech. Dig. (2002) 441.
NSC 95-2221-E-007-252-MY2 成果報告16
第二年度計畫成果
第二部分: 以直接氧化非晶鍺製程於矽晶圓上形成單晶鍺層與二氧化矽 (已發表於 2008
Applied Physics Letters)
Thermal SiO2 Gated Ge MOS Capacitor on Si Substrate Formed by Thin
Amorphous Ge Oxidation and Thermal Annealing
Yung-Hsien Wu, Jia-Rong Wu, Yuan-Sheng Lin, Min-Lin Wu
Department of Engineering and System Science, National Tsing-Hua University, 300, Hsinchu,
Taiwan
中文摘要
本計畫於矽晶基板上以直接氧化非晶鍺層及後續之回火製程完成熱氧化矽為閘極介
電層之鍺電容器製作。於矽晶基板上成長之單晶鍺層展現了極佳之結晶性質並與熱氧化矽
之間擁有良好之介面特性。此熱氧化矽經分析後確認其為鍺含量極低之二氧化矽，而從其
電容-電壓特性之磁滯與頻率相依表現亦證明其優異之氧化層性質。另一方面，從電壓-電
流之特性分析可知其傳導機制為 FN 穿隧並具有 2.81 eV 之傳導帶偏移。除了上述優良之性
質外，本製程另一個特色為提供了一項更為簡單且相容於現有 ULSI 相容之方式完成矽晶
基板上單晶鍺層之成長。
關鍵字: 單晶鍺層、矽晶基板、直接氧化、電容-電壓特性、FN 穿隧、傳導帶偏移
ABSTRACT
The thermal SiO2 gated Ge MOS capacitor on Si substrate was accomplished by the direct
oxidation of the amorphous Ge layer and a subsequent forming gas annealing. The epitaxial Ge
on Si substrate shows the good crystallinity and the smooth interface with the thermal oxide. The
oxide on the Ge layer is confirmed to have SiO2 bonding structure with tiny Ge content. The
negligible hysteresis and the small frequency dispersion in C-V characteristics indicate the
desirable oxide quality. On the other hand, the conduction mechanism through the oxide has been
verified as F-N tunneling with the conduction band offset of 2.81 eV. Besides these promising
properties, another intriguing point of this process lies in the fact that it provides a simpler and
ULSI-compatible approach to fabricate high-performance Ge MOSFET as compared with
previous works.
Keyword: Epitaxial Ge layer, Si substrate, direct oxidation, C-V characteristics, F-N tunneling
and conduction band offset.
NSC 95-2221-E-007-252-MY2 成果報告18
also performed to reduce the contact resistance. High resolution cross-sectional transmission
electron microscopy (TEM) was used to characterize the film thickness while the X-ray
diffraction (XRD) and electron diffraction were employed to confirm the crystalline structure of
the Ge layer. X-ray photoelectron spectroscopy (XPS) in angle-resolved mode with
monochromatized Al Kα source was used to analyze the chemical bonding nature and the
stoichiometry of the oxide. The composition of the oxide was analyzed by energy dispersive
X-ray spectroscopy (EDS). Electrical characteristics were evaluated by the capacitance-voltage
(C-V) and current-voltage (I-V) measurement.
RESULTS AND DISCUSSION
Fig. 1 shows the XRD spectrum of the sample after forming gas annealing. The strong and
sharp peak at 64.59° corresponds to the crystalline nature of the layer with the composition
nearly the same as pure Ge which has the signal at 64.5°. Its single crystalline behavior is further
evidenced by the highly oriented electron diffraction pattern presented in the inset of Fig. 1.
Exhibited in Fig. 2 is the cross-sectional TEM image with the focus on the substrate and the
oxide interface from which the Ge layer of 6.3 nm in thickness with equally spaced Ge atoms can
be observed. In addition, the sharp and atomically smooth interface between oxide and Ge layer
is also obtained which is very helpful in improving the oxide reliability and carrier mobility [12].
The formation of the epitaxial Ge is first deduced that after the oxidation the GeO2/SiO2/Si stack
is formed and the Ge is reduced from the GeO2 during the forming gas annealing which is
similar to the mechanism for Ge nanocrystals formation in the SiO2 matrix [13-14]. If the
deduction is true, the Ge nanocrystals embedded in the SiO2 will be formed. However, it is
totally different from the TEM image where an epitaxial Ge layer is grown on Si substrate. The
observed phenomenon can be most probably elucidated by the fact that prior to the actual wet
oxidation step Ge atoms from the amorphous Ge layer would largely diffuse into the underlying
Si substrate during the temperature stabilization step (900 oC) and a layer of Ge and Si mixture is
developed. After the oxidation, SiGeOx is formed with a Ge-rich oxide located near the interface.
The elemental Ge is then reduced from the Ge-rich oxide and aligns with the underlying Si
lattice to form the initial epitaxial Ge through the forming gas annealing due to the presence of
hydrogen. With the sufficient annealing time, the Ge in the SiGeOx can be almost reduced to
form the epitaxial Ge layer and the oxide comprised of nearly SiO2 is concurrently formed on the
Ge layer. It is worth mentioning that although Ge of only 6.3 nm in thickness is formed in the
process, according to quantum mechanics, it is thick enough to be used as the high mobility
channel for further MOS transistor since the maximum inversion charge is located at 1–2 nm
beneath the gate dielectric and substrate interface [15]. The final thickness of Ge layer can be
tuned by modulating the initial amorphous Ge thickness, oxidation and annealing time. Fig. 3
shows the Si 2p spectrum for the sample after forming gas annealing from the XPS measurement.
The strong Si 2p signal at ~103.6 eV is nearly identical to the binding energy of the thermal SiO2
on Si [16] and it implies that the composition of the oxide on the Ge layer is close to SiO2. The
NSC 95-2221-E-007-252-MY2 成果報告20
characteristics, this process shows the competence to be used for Ge MOSFET fabrication. Most
importantly, this process is relatively simpler and fully compatible with the existent ULSI
technology.
ACKNOWLEDGMENT
This work was supported by the National Science Council of Taiwan under Contract NSC
95-2221-E-007-252-MY2.
REFERENCES
[1] A. Ritenour, S. Yu, M. L. Lee, N. Lu, W. Bai, A. Pitera, E. A. Fitzgerald, and D. L. Kwong,
and D. A. Antoniadis, Tech. Dig. - Int. Electron Devices Meet. 2003, 433.
[2] D. Kuzum, A. J. Pethe, T. Krishnamohan, Y. Oshima, Y. Sun, J. P. McVittie, P. A. Pianetta, P.
C. McIntyre, and K. C. Saraswat, Tech.Dig. - Int. Electron Devcices Meet. 2007. 723.
[3] C. On Chui, F. Ito, and K. C. Saraswat, IEEE Trans. Electron Devices, 53, 1501 (2006).
[4] J. P. Xu, P. T. Lai, C. X. Li, X. Zou, and C. L. Chan, IEEE Electron Device Lett. 27, 439
(2006).
[5] C. On Chui, H. Kim, P. C. McIntyre, and K. C. Saraswat, IEEE Electron Device Lett. 25,
274 (2004).
[6] K. H. Kim, R. G. Gordona, A. Ritenour, and D. A. Antoniadis, Appl. Phys. Lett. 90, 4127
(2007).
[7] S. J. Whang, S. J. Lee, F. Gao, N. Wu, C. X. Zhu, J. S. Pan, L. J. Tang, and D. L. Kwong,
Tech.Dig. - Int. Electron Devcices Meet. 2004. 307.
[8] N. Wu, Q. Zhang, C. Zhu, D. S. H. Chan, A. Du, N. Balasubramanian, M. F. Li, A. Chin, J.
K. O. Sin, and D. L. Kwong, IEEE Electron Device Lett. 9, 631 (2004).
[9] H. Shang, J. O. Chu, S. Bedell, E. P. Gusev, P. Jamison, Y. Zhang. J. A. Ott, M. Copel, D.
Sadana, K. W. Guarini, and M. Ieong, Tech.Dig. - Int. Electron Devcices Meet. 2004. 157.
[10] T. Krishnamohan, Z. Krivokapic, K. Uchida1, Y. Nishi, K. C. Saraswat, Dig. Tech. Papers -
Symp. VLSI Tech. 2005, 82.
[11] Y. H. Wu, J. R. Wu, and M. L. Wu, Appl. Phys. Lett. 91, 093503 (2007).
[12] A. Chin, W. J. Chen, R. H. Kao, B. C. Lin, T. Chang, C. Tsai, and J. C.-M. Huang,
International Symp. on VLSI Technology, System, and Applications 1997, 177.
[13] A. Kanjilal, J. Lundsgaard Hansen, P. Gaiduk, A. Nylandsted Larsen, N. Cherkashin, A.
Claverie, P. Normand, E. Kapelanakis, D. Skarlatos, and D. Tsoukalas, Appl. Phys. Lett. 82,
1212 (2003).
[14] M. Zacharias, R. Weigand, B. Dietrich, F. Stolze, J. Biasing, P. Viet, T. Drusedau, and J.
Christen, J. Appl. Phys. 81, 2384 (1997).
[15] C. C. Yeo, B. J. Cho, F. Gao, S. J. Lee, M. H. Lee, C.-Y. Yu, C. W. Liu,L. J. Tang, and T. W.
Lee, IEEE Electron Device Lett. 26, 761 (2005).
[16] H. Jin, S. K. Oh and H. J. Kang, Surface and Interface Analysis 38, 1564 (2006).
NSC 95-2221-E-007-252-MY2 成果報告22
Fig. 1 X-ray diffraction spectrum for
the sample after forming gas annealing.
Fig. 2. Cross-sectional TEM image
focusing on the interface between oxide
and Ge layer on Si substrate.
Fig. 3. XPS Si 2p spectrum of the oxide on
Ge layer. The inset shows the EDS analysis
at the location of (a) top oxide, (b)
interfacial oxide and (c) Si substrate.
Fig. 4 Capacitance-voltage characteristics
measured between 1 MHz and 1 KHz for
the Ge MOS capacitor. The inset displays
the corresponding hysteresis quantified by
flatband voltage shift.
Fig. 5 Current-voltage characteristic for
the Ge MOS capacitor and the inset is
the plot for ln (J/E2) versus (1/E).
2008 ICONN 會議心得 2
科技之應用。筆者因研究興趣選擇參加太陽電池技術與奈米材料合成兩課程，時
間從上午 9:00 至下午 17:00。上午太陽電池技術課程是由瑞士理工學院的
Michael Gratzel 教授主講。Gratzel 教授最為人熟知的研究成果是發現了提升染料
敏化太陽電池(dye sensitized solar cell)效率之奈米晶相氧化層膜，並名列全球論
文被引用前 20 名的化學家。Gratzel 教授從基本的太陽電池原理講起並比較了矽
晶、薄膜及染料敏化電池之特性，其中著墨最多的還是如何以奈米晶粒提升染料
敏化太陽電池之效率，最後並展示實際染料敏化太陽電池在投影機燈源下驅動小
風扇。整體而言，課程生動，條理分明，讓人很清楚了解染料敏化太陽電池之發
展現況與未來挑戰。至於下午的課程則是由韓國首爾大學創意研發中心的
Taeghwan Hyeon 教授講述奈米材料合成技術，Hyeon 教授目前是多份著名期刊
(Small、Advanced Material)的顧問委員，其專長是合成尺寸均勻的奈米晶體與奈
米多孔碳(nano-porous carbon)材料，其應用不只在於電子元件外，亦廣泛應用於
醫學影像的判讀，例如氧化錳(MnO)奈米晶體即可用以加強核磁共振顯像，目前
已可剖析老鼠腦細胞之構造。從其課程中將氧化物奈米晶體的合成方式做了一個
完整的回顧，並提出一些在醫學與能源科技上的新穎應用，對於筆者從事奈米晶
體記憶體的研究有非常大的啟發。
2/26 日筆者參加的 nano-electronics session。此 session 主要是以奈米科技為
主討論未來電子元件之演進與製作方式。較讓人印象深刻的是由加州大學-洛杉
磯分校 WIN (Western Institute of Nanoelectronics) 研究中心就後 CMOS
(post-CMOS)時代元件的發展做介紹，其報告主要描述其發展的新穎元件如稀磁
半導體(dilute magnetic semiconductor)元件，自旋電子元件，奈米碳管配合 DNA
的應用及 II-VI, III-V 奈米線(nanowire)元件，儘管要在短期實現這些元件不是容
易的事，至少可以讓人發現事實上還是有很多新技術是可以推動未來的電子元件
並持續延伸莫爾定律。除了元件發展的介紹，本篇報告亦介紹了兩個加州大學-
洛杉磯分校之重要奈米電子研究中心－Functional Engineered Architectonics
(FENA)及 WIN。另一篇由澳洲新南威爾斯大學的報告也引起在場人士的高度注
意，在其報告中展示一種在矽晶元件進行原子級雜質控制的方式並完成元件製
作。其方法是結合 molecular beam epitaxy (MBE)與 scanning tunneling microscope
(STM)在矽晶圓上定義出元件的樣式及電性量測。不過雖以 STM 可以精準控制
原子的位置，但將來若要進行量產可能還是有一定的困難度，比較適合作一些基
礎科學的研究。除了這兩篇報告之外，尚有不少研究亦是以 STM 或 AFM 為工
具討論材料與元件上的應用。
2/27 日筆者仍是參加 nano-electronics session 為主，這一天的報告著重於有
機材料、奈米碳管、三-五族材料及磁性材料之元件上，內容豐富且很有創意，
雖然和筆者所做的研究沒有直接關聯，但其中有些觀念卻是可以應用到矽基元
件，對於擬定未來的研究方向相當具有助益。在當日的 session 中有一篇與矽基
元件相關的報告則是以量子點實現射頻(RF)矽基單電子電晶體(SET)，從其報告
展示透過矽量子點及雙層閘極所形成的可調式穿隧能障(tunable barrier)，此單電
2008 ICONN 會議心得 4
報告 Ge2Sb2Te5 奈米顆粒團之電性表現以及對於相變化記憶體效能之改善。由於
記憶體的議題在本次會議相當受人注意，因此也同樣引起熱烈討論。不過美中不
足的是雖然其電性表現有明顯的改善，但在應用於記憶體中很重要的可靠度分析
較欠缺充分的數據。約中午參加完此 session 的報告後，筆者即在市區稍作停留
參觀並於傍晚前往機場搭機返台結束 2008 ICONN 之會議行程。
二、與會心得
1. 此次承蒙國科會於專題計畫之補助，方得成行，在此先致上誠摯的謝意，也希
望日後國科會對於參加國際會議之學者均能大力支持，尤其對於較為資淺的教
師能有機會出國與國際上其他的研究團隊交流經驗對於其學術上的能量提昇
具有相當大的幫助。
2. ICONN是亞太地區所舉辦的重要奈米技術研討會，自2006年起在澳洲政府的
大力支持下，不論是從與會人數，論文品質與會議場地/細節的安排來觀察均
是非常成功且高水準的國際會議，尤其是所邀請之專家學者更是一時之選。參
加此會議不僅可以與相同研究背景齊聚ㄧ堂並充分交換研究心得，更可獲得奈
米科技在固態元件與材料方面最新的研究成果，有助於幫助筆者規劃未來的研
究方。由於此行收穫豐碩，因此建議此領域之研究人員與研究生能踴躍參加未
來的ICONN系列會議。
三、發表論文內容
