\doxysubsubsubsection{Read Write Direction }
\hypertarget{group___i2_c___l_l___e_c___d_i_r_e_c_t_i_o_n}{}\label{group___i2_c___l_l___e_c___d_i_r_e_c_t_i_o_n}\index{Read Write Direction@{Read Write Direction}}
\doxysubsubsubsubsubsection*{defines}
\begin{DoxyCompactItemize}
\item 
\#define \mbox{\hyperlink{group___i2_c___l_l___e_c___d_i_r_e_c_t_i_o_n_ga13b8b7e7c63899dfee28093f783ef7ea}{LL\+\_\+\+I2\+C\+\_\+\+DIRECTION\+\_\+\+WRITE}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga288b20416b42a79e591aa80d9a690fca}{I2\+C\+\_\+\+SR2\+\_\+\+TRA}}
\item 
\#define \mbox{\hyperlink{group___i2_c___l_l___e_c___d_i_r_e_c_t_i_o_n_gabcce2b86c66c3af0c3aaf41bd01c709b}{LL\+\_\+\+I2\+C\+\_\+\+DIRECTION\+\_\+\+READ}}~0x00000000U
\end{DoxyCompactItemize}


\doxysubsubsubsubsection{Descripción detallada}


\label{doc-define-members}
\Hypertarget{group___i2_c___l_l___e_c___d_i_r_e_c_t_i_o_n_doc-define-members}
\doxysubsubsubsubsection{Documentación de «define»}
\Hypertarget{group___i2_c___l_l___e_c___d_i_r_e_c_t_i_o_n_gabcce2b86c66c3af0c3aaf41bd01c709b}\index{Read Write Direction@{Read Write Direction}!LL\_I2C\_DIRECTION\_READ@{LL\_I2C\_DIRECTION\_READ}}
\index{LL\_I2C\_DIRECTION\_READ@{LL\_I2C\_DIRECTION\_READ}!Read Write Direction@{Read Write Direction}}
\doxysubsubsubsubsubsection{\texorpdfstring{LL\_I2C\_DIRECTION\_READ}{LL\_I2C\_DIRECTION\_READ}}
{\footnotesize\ttfamily \label{group___i2_c___l_l___e_c___d_i_r_e_c_t_i_o_n_gabcce2b86c66c3af0c3aaf41bd01c709b} 
\#define LL\+\_\+\+I2\+C\+\_\+\+DIRECTION\+\_\+\+READ~0x00000000U}

Bus is in read transfer \Hypertarget{group___i2_c___l_l___e_c___d_i_r_e_c_t_i_o_n_ga13b8b7e7c63899dfee28093f783ef7ea}\index{Read Write Direction@{Read Write Direction}!LL\_I2C\_DIRECTION\_WRITE@{LL\_I2C\_DIRECTION\_WRITE}}
\index{LL\_I2C\_DIRECTION\_WRITE@{LL\_I2C\_DIRECTION\_WRITE}!Read Write Direction@{Read Write Direction}}
\doxysubsubsubsubsubsection{\texorpdfstring{LL\_I2C\_DIRECTION\_WRITE}{LL\_I2C\_DIRECTION\_WRITE}}
{\footnotesize\ttfamily \label{group___i2_c___l_l___e_c___d_i_r_e_c_t_i_o_n_ga13b8b7e7c63899dfee28093f783ef7ea} 
\#define LL\+\_\+\+I2\+C\+\_\+\+DIRECTION\+\_\+\+WRITE~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga288b20416b42a79e591aa80d9a690fca}{I2\+C\+\_\+\+SR2\+\_\+\+TRA}}}

Bus is in write transfer 