/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire _00_;
  wire [13:0] _01_;
  reg [11:0] _02_;
  reg [18:0] _03_;
  wire celloutsig_0_0z;
  wire celloutsig_0_2z;
  wire celloutsig_0_3z;
  wire celloutsig_1_0z;
  wire [6:0] celloutsig_1_12z;
  wire celloutsig_1_13z;
  wire [4:0] celloutsig_1_16z;
  wire celloutsig_1_17z;
  wire celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire celloutsig_1_5z;
  wire celloutsig_1_6z;
  wire celloutsig_1_7z;
  wire [15:0] celloutsig_1_8z;
  input [95:0] clkin_data;
  wire [95:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_1_4z = celloutsig_1_0z ? celloutsig_1_0z : _00_;
  assign celloutsig_1_13z = ~(celloutsig_1_4z | celloutsig_1_8z[1]);
  assign celloutsig_1_18z = celloutsig_1_7z | ~(celloutsig_1_12z[2]);
  reg [13:0] _07_;
  always_ff @(posedge clkin_data[32], posedge clkin_data[64])
    if (clkin_data[64]) _07_ <= 14'h0000;
    else _07_ <= in_data[167:154];
  assign { _00_, _01_[12:0] } = _07_;
  always_ff @(posedge clkin_data[0], negedge celloutsig_1_18z)
    if (!celloutsig_1_18z) _03_ <= 19'h00000;
    else _03_ <= in_data[80:62];
  always_ff @(negedge clkin_data[32], negedge clkin_data[64])
    if (!clkin_data[64]) _02_ <= 12'h000;
    else _02_ <= { celloutsig_1_8z[5:3], celloutsig_1_12z, celloutsig_1_4z, celloutsig_1_3z };
  assign celloutsig_0_3z = { in_data[42:28], celloutsig_0_0z, celloutsig_0_2z } === _03_[17:1];
  assign celloutsig_1_7z = { celloutsig_1_5z, celloutsig_1_3z, celloutsig_1_4z, celloutsig_1_3z, celloutsig_1_3z } >= { celloutsig_1_3z, celloutsig_1_3z, celloutsig_1_0z, celloutsig_1_6z, celloutsig_1_0z };
  assign celloutsig_1_16z = { in_data[174:171], celloutsig_1_0z } % { 1'h1, in_data[157:156], celloutsig_1_2z, in_data[96] };
  assign celloutsig_0_0z = in_data[92:87] != in_data[69:64];
  assign celloutsig_1_19z = { in_data[125:114], celloutsig_1_6z, celloutsig_1_17z, celloutsig_1_3z } != { celloutsig_1_8z[13:1], celloutsig_1_13z, celloutsig_1_5z };
  assign celloutsig_1_12z = - celloutsig_1_8z[11:5];
  assign celloutsig_1_8z = { _00_, _01_[12:0], celloutsig_1_4z, celloutsig_1_6z } | { in_data[101:99], celloutsig_1_2z, celloutsig_1_5z, celloutsig_1_6z, celloutsig_1_6z, celloutsig_1_0z, celloutsig_1_0z, celloutsig_1_0z, celloutsig_1_4z, celloutsig_1_2z, celloutsig_1_6z, celloutsig_1_5z, celloutsig_1_5z, celloutsig_1_0z };
  assign celloutsig_1_2z = | { _00_, _01_[12:0] };
  assign celloutsig_1_3z = | { _00_, _01_[12:4] };
  assign celloutsig_1_5z = | _01_[9:2];
  assign celloutsig_1_6z = | _01_[7:3];
  assign celloutsig_1_0z = ~((in_data[124] & in_data[129]) | in_data[190]);
  assign celloutsig_1_17z = ~((celloutsig_1_16z[2] & celloutsig_1_8z[10]) | (_02_[11] & _01_[0]));
  assign celloutsig_0_2z = ~((_03_[13] & _03_[17]) | (_03_[2] & _03_[11]));
  assign _01_[13] = _00_;
  assign { out_data[128], out_data[96], out_data[32], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_2z, celloutsig_0_3z };
endmodule
