// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and OpenCL
// Version: 2019.2
// Copyright (C) 1986-2019 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

module dense_latency_ap_ufixed_ap_fixed_16_6_5_3_0_config8_0_0_0_0 (
        ap_clk,
        ap_rst,
        data_0_V_read,
        data_1_V_read,
        data_2_V_read,
        data_3_V_read,
        data_4_V_read,
        data_5_V_read,
        data_7_V_read,
        data_9_V_read,
        data_10_V_read,
        data_11_V_read,
        data_12_V_read,
        data_13_V_read,
        data_14_V_read,
        data_15_V_read,
        data_16_V_read,
        data_17_V_read,
        data_18_V_read,
        data_19_V_read,
        ap_return_0,
        ap_return_1,
        ap_return_2,
        ap_ce
);


input   ap_clk;
input   ap_rst;
input  [4:0] data_0_V_read;
input  [4:0] data_1_V_read;
input  [4:0] data_2_V_read;
input  [4:0] data_3_V_read;
input  [4:0] data_4_V_read;
input  [4:0] data_5_V_read;
input  [4:0] data_7_V_read;
input  [4:0] data_9_V_read;
input  [4:0] data_10_V_read;
input  [4:0] data_11_V_read;
input  [4:0] data_12_V_read;
input  [4:0] data_13_V_read;
input  [4:0] data_14_V_read;
input  [4:0] data_15_V_read;
input  [4:0] data_16_V_read;
input  [4:0] data_17_V_read;
input  [4:0] data_18_V_read;
input  [4:0] data_19_V_read;
output  [15:0] ap_return_0;
output  [15:0] ap_return_1;
output  [15:0] ap_return_2;
input   ap_ce;

reg[15:0] ap_return_0;
reg[15:0] ap_return_1;
reg[15:0] ap_return_2;

wire   [9:0] mul_ln728_fu_217_p2;
reg   [9:0] mul_ln728_reg_350;
wire    ap_block_state1_pp0_stage0_iter0;
wire    ap_block_state2_pp0_stage0_iter1;
wire    ap_block_state3_pp0_stage0_iter2;
wire    ap_block_state4_pp0_stage0_iter3;
wire    ap_block_pp0_stage0_11001;
wire   [9:0] mul_ln1118_fu_203_p2;
reg   [9:0] mul_ln1118_reg_474;
reg   [4:0] data_15_V_read_2_reg_1601;
reg   [4:0] data_12_V_read_2_reg_1607;
reg   [4:0] data_4_V_read_3_reg_1612;
reg   [4:0] data_2_V_read_3_reg_1618;
reg   [4:0] data_1_V_read_3_reg_1624;
reg   [4:0] data_0_V_read_3_reg_1631;
wire   [7:0] sub_ln1118_fu_495_p2;
reg   [7:0] sub_ln1118_reg_1636;
wire   [9:0] sub_ln1118_5_fu_581_p2;
reg   [9:0] sub_ln1118_5_reg_1641;
wire   [8:0] sub_ln1118_19_fu_692_p2;
reg   [8:0] sub_ln1118_19_reg_1646;
wire   [8:0] sub_ln1118_8_fu_710_p2;
reg   [8:0] sub_ln1118_8_reg_1651;
wire   [8:0] sub_ln1118_9_fu_732_p2;
reg   [8:0] sub_ln1118_9_reg_1656;
wire   [9:0] sub_ln1118_12_fu_836_p2;
reg   [9:0] sub_ln1118_12_reg_1661;
wire   [7:0] sub_ln1118_13_fu_854_p2;
reg   [7:0] sub_ln1118_13_reg_1666;
wire   [8:0] add_ln1118_2_fu_876_p2;
reg   [8:0] add_ln1118_2_reg_1671;
wire   [7:0] shl_ln728_16_fu_898_p3;
reg   [7:0] shl_ln728_16_reg_1676;
wire   [8:0] sub_ln1118_15_fu_922_p2;
reg   [8:0] sub_ln1118_15_reg_1681;
wire   [7:0] sub_ln1118_16_fu_928_p2;
reg   [7:0] sub_ln1118_16_reg_1686;
wire   [8:0] sub_ln1118_20_fu_954_p2;
reg   [8:0] sub_ln1118_20_reg_1691;
wire   [7:0] add_ln1118_3_fu_972_p2;
reg   [7:0] add_ln1118_3_reg_1696;
wire   [9:0] add_ln703_2_fu_1004_p2;
reg   [9:0] add_ln703_2_reg_1701;
wire   [10:0] add_ln703_5_fu_1010_p2;
reg   [10:0] add_ln703_5_reg_1706;
reg   [10:0] add_ln703_5_reg_1706_pp0_iter1_reg;
wire   [9:0] add_ln703_15_fu_1016_p2;
reg   [9:0] add_ln703_15_reg_1711;
wire   [9:0] add_ln703_18_fu_1022_p2;
reg   [9:0] add_ln703_18_reg_1716;
wire   [11:0] add_ln703_20_fu_1028_p2;
reg   [11:0] add_ln703_20_reg_1721;
wire   [9:0] add_ln703_fu_1349_p2;
reg   [9:0] add_ln703_reg_1726;
wire   [11:0] add_ln703_3_fu_1358_p2;
reg   [11:0] add_ln703_3_reg_1731;
wire   [9:0] add_ln703_8_fu_1370_p2;
reg   [9:0] add_ln703_8_reg_1736;
wire   [11:0] add_ln703_11_fu_1376_p2;
reg   [11:0] add_ln703_11_reg_1741;
wire   [10:0] add_ln703_12_fu_1382_p2;
reg   [10:0] add_ln703_12_reg_1746;
wire   [10:0] add_ln703_16_fu_1397_p2;
reg   [10:0] add_ln703_16_reg_1751;
wire   [13:0] add_ln703_22_fu_1429_p2;
reg   [13:0] add_ln703_22_reg_1756;
wire   [11:0] add_ln703_24_fu_1441_p2;
reg   [11:0] add_ln703_24_reg_1761;
wire   [12:0] add_ln703_27_fu_1467_p2;
reg   [12:0] add_ln703_27_reg_1766;
wire   [12:0] add_ln703_4_fu_1491_p2;
reg   [12:0] add_ln703_4_reg_1771;
wire   [11:0] add_ln703_9_fu_1509_p2;
reg   [11:0] add_ln703_9_reg_1776;
wire   [13:0] acc_1_V_fu_1530_p2;
reg   [13:0] acc_1_V_reg_1781;
wire   [14:0] acc_2_V_fu_1555_p2;
reg   [14:0] acc_2_V_reg_1786;
wire   [4:0] mul_ln1118_fu_203_p0;
wire    ap_block_pp0_stage0;
wire   [4:0] mul_ln728_fu_217_p0;
wire   [6:0] shl_ln_fu_483_p3;
wire   [7:0] zext_ln1118_1_fu_491_p1;
wire   [7:0] zext_ln1118_fu_479_p1;
wire   [6:0] tmp_2_fu_505_p3;
wire   [7:0] zext_ln1118_2_fu_501_p1;
wire   [7:0] zext_ln1118_6_fu_513_p1;
wire   [7:0] sub_ln1118_18_fu_517_p2;
wire   [8:0] shl_ln728_4_fu_523_p3;
wire   [8:0] shl_ln728_6_fu_535_p3;
wire   [7:0] shl_ln1118_8_fu_547_p3;
wire   [8:0] zext_ln1118_9_fu_555_p1;
wire   [8:0] sub_ln1118_4_fu_559_p2;
wire   [5:0] shl_ln1118_9_fu_569_p3;
wire  signed [9:0] sext_ln1118_fu_565_p1;
wire   [9:0] zext_ln1118_10_fu_577_p1;
wire   [7:0] shl_ln728_9_fu_587_p3;
wire   [7:0] shl_ln1118_2_fu_603_p3;
wire   [8:0] zext_ln1118_14_fu_611_p1;
wire   [8:0] zext_ln1118_13_fu_599_p1;
wire   [8:0] add_ln1118_fu_615_p2;
wire   [6:0] shl_ln1118_3_fu_638_p3;
wire   [7:0] zext_ln1118_16_fu_646_p1;
wire   [7:0] zext_ln1118_15_fu_634_p1;
wire   [7:0] sub_ln1118_7_fu_650_p2;
wire   [8:0] tmp_5_fu_656_p3;
wire  signed [10:0] sext_ln728_13_fu_664_p1;
wire   [7:0] shl_ln728_1_fu_676_p3;
wire   [8:0] zext_ln1118_17_fu_672_p1;
wire   [8:0] zext_ln1118_18_fu_688_p1;
wire   [7:0] shl_ln1118_10_fu_698_p3;
wire   [8:0] zext_ln1118_19_fu_706_p1;
wire   [7:0] shl_ln1118_11_fu_720_p3;
wire   [8:0] zext_ln1118_21_fu_728_p1;
wire   [8:0] zext_ln1118_20_fu_716_p1;
wire   [7:0] shl_ln1118_12_fu_738_p3;
wire   [5:0] shl_ln1118_13_fu_750_p3;
wire   [8:0] zext_ln1118_23_fu_758_p1;
wire   [8:0] zext_ln1118_22_fu_746_p1;
wire   [8:0] sub_ln1118_10_fu_762_p2;
wire   [9:0] shl_ln728_10_fu_768_p3;
wire   [7:0] shl_ln1118_14_fu_784_p3;
wire   [8:0] zext_ln1118_25_fu_792_p1;
wire   [8:0] zext_ln1118_24_fu_780_p1;
wire   [8:0] add_ln1118_1_fu_796_p2;
wire   [9:0] shl_ln728_11_fu_802_p3;
wire   [8:0] sub_ln1118_11_fu_814_p2;
wire   [5:0] shl_ln1118_15_fu_824_p3;
wire  signed [9:0] sext_ln1118_3_fu_820_p1;
wire   [9:0] zext_ln1118_26_fu_832_p1;
wire   [6:0] shl_ln1118_4_fu_842_p3;
wire   [7:0] zext_ln1118_28_fu_850_p1;
wire   [7:0] shl_ln1118_16_fu_864_p3;
wire   [8:0] zext_ln1118_30_fu_872_p1;
wire   [8:0] zext_ln1118_29_fu_860_p1;
wire   [6:0] shl_ln1118_5_fu_886_p3;
wire   [5:0] shl_ln1118_17_fu_910_p3;
wire   [8:0] zext_ln1118_34_fu_918_p1;
wire   [8:0] zext_ln1118_33_fu_906_p1;
wire   [7:0] zext_ln1118_32_fu_894_p1;
wire   [7:0] zext_ln1118_31_fu_882_p1;
wire   [7:0] tmp_9_fu_942_p3;
wire   [8:0] zext_ln1118_36_fu_938_p1;
wire   [8:0] zext_ln1118_37_fu_950_p1;
wire   [6:0] shl_ln1118_18_fu_960_p3;
wire   [7:0] zext_ln1118_38_fu_968_p1;
wire   [7:0] zext_ln1118_35_fu_934_p1;
wire   [7:0] shl_ln1118_19_fu_978_p3;
wire   [8:0] zext_ln1118_39_fu_986_p1;
wire   [8:0] sub_ln1118_17_fu_990_p2;
wire   [9:0] shl_ln728_s_fu_621_p3;
wire   [9:0] zext_ln728_9_fu_684_p1;
wire  signed [10:0] sext_ln728_5_fu_776_p1;
wire   [10:0] zext_ln728_11_fu_810_p1;
wire   [9:0] shl_ln728_20_fu_996_p3;
wire  signed [9:0] sext_ln728_fu_531_p1;
wire   [9:0] zext_ln728_4_fu_543_p1;
wire   [11:0] zext_ln728_6_fu_595_p1;
wire   [11:0] zext_ln728_8_fu_668_p1;
wire   [7:0] shl_ln1_fu_1034_p3;
wire   [8:0] tmp_fu_1045_p3;
wire  signed [10:0] sext_ln728_9_fu_1052_p1;
wire   [7:0] shl_ln1118_1_fu_1063_p3;
wire   [5:0] shl_ln1118_6_fu_1074_p3;
wire   [8:0] zext_ln1118_5_fu_1081_p1;
wire   [8:0] zext_ln1118_4_fu_1070_p1;
wire   [8:0] sub_ln1118_1_fu_1085_p2;
wire   [8:0] zext_ln1118_3_fu_1060_p1;
wire   [8:0] sub_ln1118_2_fu_1099_p2;
wire   [9:0] tmp_1_fu_1105_p3;
wire  signed [10:0] sext_ln728_10_fu_1113_p1;
wire   [7:0] shl_ln1118_7_fu_1124_p3;
wire   [8:0] zext_ln1118_8_fu_1131_p1;
wire   [8:0] zext_ln1118_7_fu_1121_p1;
wire   [8:0] sub_ln1118_3_fu_1135_p2;
wire   [9:0] tmp_3_fu_1141_p3;
wire  signed [10:0] sext_ln728_11_fu_1149_p1;
wire   [10:0] shl_ln728_7_fu_1157_p3;
wire   [7:0] shl_ln1118_s_fu_1171_p3;
wire   [8:0] zext_ln1118_12_fu_1178_p1;
wire   [8:0] zext_ln1118_11_fu_1168_p1;
wire   [8:0] sub_ln1118_6_fu_1182_p2;
wire   [9:0] tmp_4_fu_1188_p3;
wire  signed [10:0] sext_ln728_12_fu_1196_p1;
wire   [9:0] shl_ln728_3_fu_1208_p3;
wire   [9:0] shl_ln728_5_fu_1219_p3;
wire   [9:0] tmp_7_fu_1234_p3;
wire  signed [10:0] sext_ln728_14_fu_1241_p1;
wire   [10:0] shl_ln728_12_fu_1249_p3;
wire   [7:0] shl_ln728_13_fu_1263_p3;
wire  signed [8:0] sext_ln1118_4_fu_1274_p1;
wire   [8:0] zext_ln1118_27_fu_1260_p1;
wire   [8:0] sub_ln1118_14_fu_1277_p2;
wire   [9:0] shl_ln728_14_fu_1283_p3;
wire   [9:0] shl_ln728_15_fu_1295_p3;
wire   [9:0] shl_ln728_17_fu_1309_p3;
wire   [8:0] tmp_8_fu_1320_p3;
wire  signed [10:0] sext_ln728_15_fu_1327_p1;
wire   [9:0] shl_ln728_2_fu_1091_p3;
wire   [9:0] zext_ln728_fu_1041_p1;
wire   [11:0] zext_ln703_fu_1355_p1;
wire   [11:0] zext_ln728_5_fu_1200_p1;
wire   [9:0] zext_ln728_14_fu_1306_p1;
wire   [9:0] shl_ln728_18_fu_1335_p3;
wire   [9:0] add_ln703_7_fu_1364_p2;
wire   [9:0] zext_ln728_12_fu_1270_p1;
wire   [11:0] zext_ln728_2_fu_1117_p1;
wire   [11:0] zext_ln728_3_fu_1153_p1;
wire   [10:0] zext_ln728_7_fu_1204_p1;
wire  signed [10:0] sext_ln728_7_fu_1291_p1;
wire   [10:0] zext_ln728_13_fu_1302_p1;
wire  signed [10:0] sext_ln728_8_fu_1316_p1;
wire  signed [10:0] sext_ln703_10_fu_1394_p1;
wire   [10:0] add_ln703_14_fu_1388_p2;
wire  signed [12:0] sext_ln703_13_fu_1403_p1;
wire   [12:0] zext_ln728_1_fu_1056_p1;
wire   [12:0] add_ln703_19_fu_1406_p2;
wire   [12:0] zext_ln703_3_fu_1416_p1;
wire  signed [12:0] sext_ln728_1_fu_1164_p1;
wire   [12:0] add_ln703_21_fu_1419_p2;
wire  signed [13:0] sext_ln703_15_fu_1425_p1;
wire  signed [13:0] sext_ln703_14_fu_1412_p1;
wire  signed [11:0] sext_ln728_3_fu_1226_p1;
wire   [11:0] zext_ln728_10_fu_1245_p1;
wire   [11:0] add_ln703_23_fu_1435_p2;
wire  signed [11:0] sext_ln728_2_fu_1215_p1;
wire  signed [11:0] sext_ln728_6_fu_1256_p1;
wire   [11:0] zext_ln728_15_fu_1331_p1;
wire   [11:0] add_ln703_25_fu_1447_p2;
wire   [8:0] shl_ln728_19_fu_1342_p3;
wire   [8:0] add_ln703_26_fu_1457_p2;
wire  signed [12:0] sext_ln703_19_fu_1463_p1;
wire  signed [12:0] sext_ln703_18_fu_1453_p1;
wire   [10:0] shl_ln728_8_fu_1473_p3;
wire   [12:0] zext_ln703_1_fu_1488_p1;
wire  signed [12:0] sext_ln703_fu_1485_p1;
wire  signed [11:0] sext_ln703_5_fu_1497_p1;
wire  signed [11:0] sext_ln728_4_fu_1481_p1;
wire  signed [11:0] sext_ln703_6_fu_1506_p1;
wire   [11:0] add_ln703_6_fu_1500_p2;
wire  signed [13:0] sext_ln703_9_fu_1518_p1;
wire   [13:0] zext_ln703_2_fu_1515_p1;
wire  signed [13:0] sext_ln703_11_fu_1527_p1;
wire   [13:0] add_ln703_13_fu_1521_p2;
wire  signed [13:0] sext_ln703_20_fu_1542_p1;
wire  signed [13:0] sext_ln703_17_fu_1539_p1;
wire   [13:0] add_ln703_28_fu_1545_p2;
wire  signed [14:0] sext_ln703_21_fu_1551_p1;
wire  signed [14:0] sext_ln703_16_fu_1536_p1;
wire  signed [13:0] sext_ln703_7_fu_1564_p1;
wire  signed [13:0] sext_ln703_4_fu_1561_p1;
wire   [13:0] add_ln703_10_fu_1567_p2;
wire  signed [15:0] sext_ln703_8_fu_1573_p1;
wire  signed [15:0] sext_ln703_12_fu_1577_p1;
wire  signed [15:0] sext_ln703_22_fu_1580_p1;
reg    ap_ce_reg;
reg   [4:0] data_0_V_read_int_reg;
reg   [4:0] data_1_V_read_int_reg;
reg   [4:0] data_2_V_read_int_reg;
reg   [4:0] data_3_V_read_int_reg;
reg   [4:0] data_4_V_read_int_reg;
reg   [4:0] data_5_V_read_int_reg;
reg   [4:0] data_7_V_read_int_reg;
reg   [4:0] data_9_V_read_int_reg;
reg   [4:0] data_10_V_read_int_reg;
reg   [4:0] data_11_V_read_int_reg;
reg   [4:0] data_12_V_read_int_reg;
reg   [4:0] data_13_V_read_int_reg;
reg   [4:0] data_14_V_read_int_reg;
reg   [4:0] data_15_V_read_int_reg;
reg   [4:0] data_16_V_read_int_reg;
reg   [4:0] data_17_V_read_int_reg;
reg   [4:0] data_18_V_read_int_reg;
reg   [4:0] data_19_V_read_int_reg;
reg   [15:0] ap_return_0_int_reg;
reg   [15:0] ap_return_1_int_reg;
reg   [15:0] ap_return_2_int_reg;
wire   [9:0] mul_ln1118_fu_203_p00;
wire   [9:0] mul_ln728_fu_217_p00;

always @ (posedge ap_clk) begin
    ap_ce_reg <= ap_ce;
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_ce_reg) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        acc_1_V_reg_1781[13 : 1] <= acc_1_V_fu_1530_p2[13 : 1];
        acc_2_V_reg_1786[14 : 1] <= acc_2_V_fu_1555_p2[14 : 1];
        add_ln1118_2_reg_1671 <= add_ln1118_2_fu_876_p2;
        add_ln1118_3_reg_1696 <= add_ln1118_3_fu_972_p2;
        add_ln703_11_reg_1741[11 : 1] <= add_ln703_11_fu_1376_p2[11 : 1];
        add_ln703_12_reg_1746[10 : 1] <= add_ln703_12_fu_1382_p2[10 : 1];
        add_ln703_15_reg_1711[9 : 4] <= add_ln703_15_fu_1016_p2[9 : 4];
        add_ln703_16_reg_1751[10 : 1] <= add_ln703_16_fu_1397_p2[10 : 1];
        add_ln703_18_reg_1716[9 : 1] <= add_ln703_18_fu_1022_p2[9 : 1];
        add_ln703_20_reg_1721[11 : 1] <= add_ln703_20_fu_1028_p2[11 : 1];
        add_ln703_22_reg_1756[13 : 1] <= add_ln703_22_fu_1429_p2[13 : 1];
        add_ln703_24_reg_1761[11 : 1] <= add_ln703_24_fu_1441_p2[11 : 1];
        add_ln703_27_reg_1766[12 : 1] <= add_ln703_27_fu_1467_p2[12 : 1];
        add_ln703_2_reg_1701[9 : 1] <= add_ln703_2_fu_1004_p2[9 : 1];
        add_ln703_3_reg_1731[11 : 1] <= add_ln703_3_fu_1358_p2[11 : 1];
        add_ln703_4_reg_1771[12 : 1] <= add_ln703_4_fu_1491_p2[12 : 1];
        add_ln703_5_reg_1706[10 : 1] <= add_ln703_5_fu_1010_p2[10 : 1];
        add_ln703_5_reg_1706_pp0_iter1_reg[10 : 1] <= add_ln703_5_reg_1706[10 : 1];
        add_ln703_8_reg_1736[9 : 1] <= add_ln703_8_fu_1370_p2[9 : 1];
        add_ln703_9_reg_1776[11 : 1] <= add_ln703_9_fu_1509_p2[11 : 1];
        add_ln703_reg_1726[9 : 2] <= add_ln703_fu_1349_p2[9 : 2];
        data_0_V_read_3_reg_1631 <= data_0_V_read_int_reg;
        data_12_V_read_2_reg_1607 <= data_12_V_read_int_reg;
        data_15_V_read_2_reg_1601 <= data_15_V_read_int_reg;
        data_1_V_read_3_reg_1624 <= data_1_V_read_int_reg;
        data_2_V_read_3_reg_1618 <= data_2_V_read_int_reg;
        data_4_V_read_3_reg_1612 <= data_4_V_read_int_reg;
        mul_ln1118_reg_474 <= mul_ln1118_fu_203_p2;
        mul_ln728_reg_350[9 : 1] <= mul_ln728_fu_217_p2[9 : 1];
        shl_ln728_16_reg_1676[7 : 3] <= shl_ln728_16_fu_898_p3[7 : 3];
        sub_ln1118_12_reg_1661[9 : 1] <= sub_ln1118_12_fu_836_p2[9 : 1];
        sub_ln1118_13_reg_1666[7 : 2] <= sub_ln1118_13_fu_854_p2[7 : 2];
        sub_ln1118_15_reg_1681[8 : 1] <= sub_ln1118_15_fu_922_p2[8 : 1];
        sub_ln1118_16_reg_1686 <= sub_ln1118_16_fu_928_p2;
        sub_ln1118_19_reg_1646 <= sub_ln1118_19_fu_692_p2;
        sub_ln1118_20_reg_1691 <= sub_ln1118_20_fu_954_p2;
        sub_ln1118_5_reg_1641[9 : 1] <= sub_ln1118_5_fu_581_p2[9 : 1];
        sub_ln1118_8_reg_1651[8 : 3] <= sub_ln1118_8_fu_710_p2[8 : 3];
        sub_ln1118_9_reg_1656 <= sub_ln1118_9_fu_732_p2;
        sub_ln1118_reg_1636 <= sub_ln1118_fu_495_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_ce_reg)) begin
        ap_return_0_int_reg[15 : 1] <= sext_ln703_8_fu_1573_p1[15 : 1];
        ap_return_1_int_reg[15 : 1] <= sext_ln703_12_fu_1577_p1[15 : 1];
        ap_return_2_int_reg[15 : 1] <= sext_ln703_22_fu_1580_p1[15 : 1];
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_ce)) begin
        data_0_V_read_int_reg <= data_0_V_read;
        data_10_V_read_int_reg <= data_10_V_read;
        data_11_V_read_int_reg <= data_11_V_read;
        data_12_V_read_int_reg <= data_12_V_read;
        data_13_V_read_int_reg <= data_13_V_read;
        data_14_V_read_int_reg <= data_14_V_read;
        data_15_V_read_int_reg <= data_15_V_read;
        data_16_V_read_int_reg <= data_16_V_read;
        data_17_V_read_int_reg <= data_17_V_read;
        data_18_V_read_int_reg <= data_18_V_read;
        data_19_V_read_int_reg <= data_19_V_read;
        data_1_V_read_int_reg <= data_1_V_read;
        data_2_V_read_int_reg <= data_2_V_read;
        data_3_V_read_int_reg <= data_3_V_read;
        data_4_V_read_int_reg <= data_4_V_read;
        data_5_V_read_int_reg <= data_5_V_read;
        data_7_V_read_int_reg <= data_7_V_read;
        data_9_V_read_int_reg <= data_9_V_read;
    end
end

always @ (*) begin
    if ((1'b0 == ap_ce_reg)) begin
        ap_return_0 = ap_return_0_int_reg;
    end else if ((1'b1 == ap_ce_reg)) begin
        ap_return_0 = sext_ln703_8_fu_1573_p1;
    end
end

always @ (*) begin
    if ((1'b0 == ap_ce_reg)) begin
        ap_return_1 = ap_return_1_int_reg;
    end else if ((1'b1 == ap_ce_reg)) begin
        ap_return_1 = sext_ln703_12_fu_1577_p1;
    end
end

always @ (*) begin
    if ((1'b0 == ap_ce_reg)) begin
        ap_return_2 = ap_return_2_int_reg;
    end else if ((1'b1 == ap_ce_reg)) begin
        ap_return_2 = sext_ln703_22_fu_1580_p1;
    end
end

assign acc_1_V_fu_1530_p2 = ($signed(sext_ln703_11_fu_1527_p1) + $signed(add_ln703_13_fu_1521_p2));

assign acc_2_V_fu_1555_p2 = ($signed(sext_ln703_21_fu_1551_p1) + $signed(sext_ln703_16_fu_1536_p1));

assign add_ln1118_1_fu_796_p2 = (zext_ln1118_25_fu_792_p1 + zext_ln1118_24_fu_780_p1);

assign add_ln1118_2_fu_876_p2 = (zext_ln1118_30_fu_872_p1 + zext_ln1118_29_fu_860_p1);

assign add_ln1118_3_fu_972_p2 = (zext_ln1118_38_fu_968_p1 + zext_ln1118_35_fu_934_p1);

assign add_ln1118_fu_615_p2 = (zext_ln1118_14_fu_611_p1 + zext_ln1118_13_fu_599_p1);

assign add_ln703_10_fu_1567_p2 = ($signed(sext_ln703_7_fu_1564_p1) + $signed(sext_ln703_4_fu_1561_p1));

assign add_ln703_11_fu_1376_p2 = (zext_ln728_2_fu_1117_p1 + zext_ln728_3_fu_1153_p1);

assign add_ln703_12_fu_1382_p2 = ($signed(zext_ln728_7_fu_1204_p1) + $signed(sext_ln728_7_fu_1291_p1));

assign add_ln703_13_fu_1521_p2 = ($signed(sext_ln703_9_fu_1518_p1) + $signed(zext_ln703_2_fu_1515_p1));

assign add_ln703_14_fu_1388_p2 = ($signed(zext_ln728_13_fu_1302_p1) + $signed(sext_ln728_8_fu_1316_p1));

assign add_ln703_15_fu_1016_p2 = (shl_ln728_20_fu_996_p3 + 10'd128);

assign add_ln703_16_fu_1397_p2 = ($signed(sext_ln703_10_fu_1394_p1) + $signed(add_ln703_14_fu_1388_p2));

assign add_ln703_18_fu_1022_p2 = ($signed(sext_ln728_fu_531_p1) + $signed(zext_ln728_4_fu_543_p1));

assign add_ln703_19_fu_1406_p2 = ($signed(sext_ln703_13_fu_1403_p1) + $signed(zext_ln728_1_fu_1056_p1));

assign add_ln703_20_fu_1028_p2 = (zext_ln728_6_fu_595_p1 + zext_ln728_8_fu_668_p1);

assign add_ln703_21_fu_1419_p2 = ($signed(zext_ln703_3_fu_1416_p1) + $signed(sext_ln728_1_fu_1164_p1));

assign add_ln703_22_fu_1429_p2 = ($signed(sext_ln703_15_fu_1425_p1) + $signed(sext_ln703_14_fu_1412_p1));

assign add_ln703_23_fu_1435_p2 = ($signed(sext_ln728_3_fu_1226_p1) + $signed(zext_ln728_10_fu_1245_p1));

assign add_ln703_24_fu_1441_p2 = ($signed(add_ln703_23_fu_1435_p2) + $signed(sext_ln728_2_fu_1215_p1));

assign add_ln703_25_fu_1447_p2 = ($signed(sext_ln728_6_fu_1256_p1) + $signed(zext_ln728_15_fu_1331_p1));

assign add_ln703_26_fu_1457_p2 = ($signed(shl_ln728_19_fu_1342_p3) + $signed(9'd384));

assign add_ln703_27_fu_1467_p2 = ($signed(sext_ln703_19_fu_1463_p1) + $signed(sext_ln703_18_fu_1453_p1));

assign add_ln703_28_fu_1545_p2 = ($signed(sext_ln703_20_fu_1542_p1) + $signed(sext_ln703_17_fu_1539_p1));

assign add_ln703_2_fu_1004_p2 = (shl_ln728_s_fu_621_p3 + zext_ln728_9_fu_684_p1);

assign add_ln703_3_fu_1358_p2 = (zext_ln703_fu_1355_p1 + zext_ln728_5_fu_1200_p1);

assign add_ln703_4_fu_1491_p2 = ($signed(zext_ln703_1_fu_1488_p1) + $signed(sext_ln703_fu_1485_p1));

assign add_ln703_5_fu_1010_p2 = ($signed(sext_ln728_5_fu_776_p1) + $signed(zext_ln728_11_fu_810_p1));

assign add_ln703_6_fu_1500_p2 = ($signed(sext_ln703_5_fu_1497_p1) + $signed(sext_ln728_4_fu_1481_p1));

assign add_ln703_7_fu_1364_p2 = (zext_ln728_14_fu_1306_p1 + shl_ln728_18_fu_1335_p3);

assign add_ln703_8_fu_1370_p2 = (add_ln703_7_fu_1364_p2 + zext_ln728_12_fu_1270_p1);

assign add_ln703_9_fu_1509_p2 = ($signed(sext_ln703_6_fu_1506_p1) + $signed(add_ln703_6_fu_1500_p2));

assign add_ln703_fu_1349_p2 = (shl_ln728_2_fu_1091_p3 + zext_ln728_fu_1041_p1);

assign ap_block_pp0_stage0 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_11001 = ~(1'b1 == 1'b1);

assign ap_block_state1_pp0_stage0_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state2_pp0_stage0_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state3_pp0_stage0_iter2 = ~(1'b1 == 1'b1);

assign ap_block_state4_pp0_stage0_iter3 = ~(1'b1 == 1'b1);

assign mul_ln1118_fu_203_p0 = mul_ln1118_fu_203_p00;

assign mul_ln1118_fu_203_p00 = data_12_V_read_2_reg_1607;

assign mul_ln1118_fu_203_p2 = ($signed({{1'b0}, {mul_ln1118_fu_203_p0}}) * $signed(-'hB));

assign mul_ln728_fu_217_p0 = mul_ln728_fu_217_p00;

assign mul_ln728_fu_217_p00 = data_9_V_read_int_reg;

assign mul_ln728_fu_217_p2 = (mul_ln728_fu_217_p0 * $signed('h16));

assign sext_ln1118_3_fu_820_p1 = $signed(sub_ln1118_11_fu_814_p2);

assign sext_ln1118_4_fu_1274_p1 = $signed(sub_ln1118_13_reg_1666);

assign sext_ln1118_fu_565_p1 = $signed(sub_ln1118_4_fu_559_p2);

assign sext_ln703_10_fu_1394_p1 = $signed(add_ln703_15_reg_1711);

assign sext_ln703_11_fu_1527_p1 = $signed(add_ln703_16_reg_1751);

assign sext_ln703_12_fu_1577_p1 = $signed(acc_1_V_reg_1781);

assign sext_ln703_13_fu_1403_p1 = $signed(add_ln703_18_reg_1716);

assign sext_ln703_14_fu_1412_p1 = $signed(add_ln703_19_fu_1406_p2);

assign sext_ln703_15_fu_1425_p1 = $signed(add_ln703_21_fu_1419_p2);

assign sext_ln703_16_fu_1536_p1 = $signed(add_ln703_22_reg_1756);

assign sext_ln703_17_fu_1539_p1 = $signed(add_ln703_24_reg_1761);

assign sext_ln703_18_fu_1453_p1 = $signed(add_ln703_25_fu_1447_p2);

assign sext_ln703_19_fu_1463_p1 = $signed(add_ln703_26_fu_1457_p2);

assign sext_ln703_20_fu_1542_p1 = $signed(add_ln703_27_reg_1766);

assign sext_ln703_21_fu_1551_p1 = $signed(add_ln703_28_fu_1545_p2);

assign sext_ln703_22_fu_1580_p1 = $signed(acc_2_V_reg_1786);

assign sext_ln703_4_fu_1561_p1 = $signed(add_ln703_4_reg_1771);

assign sext_ln703_5_fu_1497_p1 = $signed(add_ln703_5_reg_1706_pp0_iter1_reg);

assign sext_ln703_6_fu_1506_p1 = $signed(add_ln703_8_reg_1736);

assign sext_ln703_7_fu_1564_p1 = $signed(add_ln703_9_reg_1776);

assign sext_ln703_8_fu_1573_p1 = $signed(add_ln703_10_fu_1567_p2);

assign sext_ln703_9_fu_1518_p1 = $signed(add_ln703_12_reg_1746);

assign sext_ln703_fu_1485_p1 = $signed(add_ln703_reg_1726);

assign sext_ln728_10_fu_1113_p1 = $signed(tmp_1_fu_1105_p3);

assign sext_ln728_11_fu_1149_p1 = $signed(tmp_3_fu_1141_p3);

assign sext_ln728_12_fu_1196_p1 = $signed(tmp_4_fu_1188_p3);

assign sext_ln728_13_fu_664_p1 = $signed(tmp_5_fu_656_p3);

assign sext_ln728_14_fu_1241_p1 = $signed(tmp_7_fu_1234_p3);

assign sext_ln728_15_fu_1327_p1 = $signed(tmp_8_fu_1320_p3);

assign sext_ln728_1_fu_1164_p1 = $signed(shl_ln728_7_fu_1157_p3);

assign sext_ln728_2_fu_1215_p1 = $signed(shl_ln728_3_fu_1208_p3);

assign sext_ln728_3_fu_1226_p1 = $signed(shl_ln728_5_fu_1219_p3);

assign sext_ln728_4_fu_1481_p1 = $signed(shl_ln728_8_fu_1473_p3);

assign sext_ln728_5_fu_776_p1 = $signed(shl_ln728_10_fu_768_p3);

assign sext_ln728_6_fu_1256_p1 = $signed(shl_ln728_12_fu_1249_p3);

assign sext_ln728_7_fu_1291_p1 = $signed(shl_ln728_14_fu_1283_p3);

assign sext_ln728_8_fu_1316_p1 = $signed(shl_ln728_17_fu_1309_p3);

assign sext_ln728_9_fu_1052_p1 = $signed(tmp_fu_1045_p3);

assign sext_ln728_fu_531_p1 = $signed(shl_ln728_4_fu_523_p3);

assign shl_ln1118_10_fu_698_p3 = {{data_11_V_read_int_reg}, {3'd0}};

assign shl_ln1118_11_fu_720_p3 = {{data_12_V_read_int_reg}, {3'd0}};

assign shl_ln1118_12_fu_738_p3 = {{data_13_V_read_int_reg}, {3'd0}};

assign shl_ln1118_13_fu_750_p3 = {{data_13_V_read_int_reg}, {1'd0}};

assign shl_ln1118_14_fu_784_p3 = {{data_14_V_read_int_reg}, {3'd0}};

assign shl_ln1118_15_fu_824_p3 = {{data_14_V_read_int_reg}, {1'd0}};

assign shl_ln1118_16_fu_864_p3 = {{data_16_V_read_int_reg}, {3'd0}};

assign shl_ln1118_17_fu_910_p3 = {{data_17_V_read_int_reg}, {1'd0}};

assign shl_ln1118_18_fu_960_p3 = {{data_18_V_read_int_reg}, {2'd0}};

assign shl_ln1118_19_fu_978_p3 = {{data_19_V_read_int_reg}, {3'd0}};

assign shl_ln1118_1_fu_1063_p3 = {{data_1_V_read_3_reg_1624}, {3'd0}};

assign shl_ln1118_2_fu_603_p3 = {{data_7_V_read_int_reg}, {3'd0}};

assign shl_ln1118_3_fu_638_p3 = {{data_9_V_read_int_reg}, {2'd0}};

assign shl_ln1118_4_fu_842_p3 = {{data_15_V_read_int_reg}, {2'd0}};

assign shl_ln1118_5_fu_886_p3 = {{data_17_V_read_int_reg}, {2'd0}};

assign shl_ln1118_6_fu_1074_p3 = {{data_1_V_read_3_reg_1624}, {1'd0}};

assign shl_ln1118_7_fu_1124_p3 = {{data_2_V_read_3_reg_1618}, {3'd0}};

assign shl_ln1118_8_fu_547_p3 = {{data_3_V_read_int_reg}, {3'd0}};

assign shl_ln1118_9_fu_569_p3 = {{data_3_V_read_int_reg}, {1'd0}};

assign shl_ln1118_s_fu_1171_p3 = {{data_4_V_read_3_reg_1612}, {3'd0}};

assign shl_ln1_fu_1034_p3 = {{data_0_V_read_3_reg_1631}, {3'd0}};

assign shl_ln728_10_fu_768_p3 = {{sub_ln1118_10_fu_762_p2}, {1'd0}};

assign shl_ln728_11_fu_802_p3 = {{add_ln1118_1_fu_796_p2}, {1'd0}};

assign shl_ln728_12_fu_1249_p3 = {{sub_ln1118_12_reg_1661}, {1'd0}};

assign shl_ln728_13_fu_1263_p3 = {{data_15_V_read_2_reg_1601}, {3'd0}};

assign shl_ln728_14_fu_1283_p3 = {{sub_ln1118_14_fu_1277_p2}, {1'd0}};

assign shl_ln728_15_fu_1295_p3 = {{add_ln1118_2_reg_1671}, {1'd0}};

assign shl_ln728_16_fu_898_p3 = {{data_17_V_read_int_reg}, {3'd0}};

assign shl_ln728_17_fu_1309_p3 = {{sub_ln1118_15_reg_1681}, {1'd0}};

assign shl_ln728_18_fu_1335_p3 = {{sub_ln1118_20_reg_1691}, {1'd0}};

assign shl_ln728_19_fu_1342_p3 = {{add_ln1118_3_reg_1696}, {1'd0}};

assign shl_ln728_1_fu_676_p3 = {{data_10_V_read_int_reg}, {3'd0}};

assign shl_ln728_20_fu_996_p3 = {{sub_ln1118_17_fu_990_p2}, {1'd0}};

assign shl_ln728_2_fu_1091_p3 = {{sub_ln1118_1_fu_1085_p2}, {1'd0}};

assign shl_ln728_3_fu_1208_p3 = {{sub_ln1118_19_reg_1646}, {1'd0}};

assign shl_ln728_4_fu_523_p3 = {{sub_ln1118_18_fu_517_p2}, {1'd0}};

assign shl_ln728_5_fu_1219_p3 = {{sub_ln1118_8_reg_1651}, {1'd0}};

assign shl_ln728_6_fu_535_p3 = {{data_2_V_read_int_reg}, {4'd0}};

assign shl_ln728_7_fu_1157_p3 = {{sub_ln1118_5_reg_1641}, {1'd0}};

assign shl_ln728_8_fu_1473_p3 = {{mul_ln1118_reg_474}, {1'd0}};

assign shl_ln728_9_fu_587_p3 = {{data_5_V_read_int_reg}, {3'd0}};

assign shl_ln728_s_fu_621_p3 = {{add_ln1118_fu_615_p2}, {1'd0}};

assign shl_ln_fu_483_p3 = {{data_0_V_read_int_reg}, {2'd0}};

assign sub_ln1118_10_fu_762_p2 = (zext_ln1118_23_fu_758_p1 - zext_ln1118_22_fu_746_p1);

assign sub_ln1118_11_fu_814_p2 = (9'd0 - zext_ln1118_25_fu_792_p1);

assign sub_ln1118_12_fu_836_p2 = ($signed(sext_ln1118_3_fu_820_p1) - $signed(zext_ln1118_26_fu_832_p1));

assign sub_ln1118_13_fu_854_p2 = (8'd0 - zext_ln1118_28_fu_850_p1);

assign sub_ln1118_14_fu_1277_p2 = ($signed(sext_ln1118_4_fu_1274_p1) - $signed(zext_ln1118_27_fu_1260_p1));

assign sub_ln1118_15_fu_922_p2 = (zext_ln1118_34_fu_918_p1 - zext_ln1118_33_fu_906_p1);

assign sub_ln1118_16_fu_928_p2 = (zext_ln1118_32_fu_894_p1 - zext_ln1118_31_fu_882_p1);

assign sub_ln1118_17_fu_990_p2 = (9'd0 - zext_ln1118_39_fu_986_p1);

assign sub_ln1118_18_fu_517_p2 = (zext_ln1118_2_fu_501_p1 - zext_ln1118_6_fu_513_p1);

assign sub_ln1118_19_fu_692_p2 = (zext_ln1118_17_fu_672_p1 - zext_ln1118_18_fu_688_p1);

assign sub_ln1118_1_fu_1085_p2 = (zext_ln1118_5_fu_1081_p1 - zext_ln1118_4_fu_1070_p1);

assign sub_ln1118_20_fu_954_p2 = (zext_ln1118_36_fu_938_p1 - zext_ln1118_37_fu_950_p1);

assign sub_ln1118_2_fu_1099_p2 = (zext_ln1118_4_fu_1070_p1 - zext_ln1118_3_fu_1060_p1);

assign sub_ln1118_3_fu_1135_p2 = (zext_ln1118_8_fu_1131_p1 - zext_ln1118_7_fu_1121_p1);

assign sub_ln1118_4_fu_559_p2 = (9'd0 - zext_ln1118_9_fu_555_p1);

assign sub_ln1118_5_fu_581_p2 = ($signed(sext_ln1118_fu_565_p1) - $signed(zext_ln1118_10_fu_577_p1));

assign sub_ln1118_6_fu_1182_p2 = (zext_ln1118_12_fu_1178_p1 - zext_ln1118_11_fu_1168_p1);

assign sub_ln1118_7_fu_650_p2 = (zext_ln1118_16_fu_646_p1 - zext_ln1118_15_fu_634_p1);

assign sub_ln1118_8_fu_710_p2 = (9'd0 - zext_ln1118_19_fu_706_p1);

assign sub_ln1118_9_fu_732_p2 = (zext_ln1118_21_fu_728_p1 - zext_ln1118_20_fu_716_p1);

assign sub_ln1118_fu_495_p2 = (zext_ln1118_1_fu_491_p1 - zext_ln1118_fu_479_p1);

assign tmp_1_fu_1105_p3 = {{sub_ln1118_2_fu_1099_p2}, {1'd0}};

assign tmp_2_fu_505_p3 = {{data_1_V_read_int_reg}, {2'd0}};

assign tmp_3_fu_1141_p3 = {{sub_ln1118_3_fu_1135_p2}, {1'd0}};

assign tmp_4_fu_1188_p3 = {{sub_ln1118_6_fu_1182_p2}, {1'd0}};

assign tmp_5_fu_656_p3 = {{sub_ln1118_7_fu_650_p2}, {1'd0}};

assign tmp_7_fu_1234_p3 = {{sub_ln1118_9_reg_1656}, {1'd0}};

assign tmp_8_fu_1320_p3 = {{sub_ln1118_16_reg_1686}, {1'd0}};

assign tmp_9_fu_942_p3 = {{data_18_V_read_int_reg}, {3'd0}};

assign tmp_fu_1045_p3 = {{sub_ln1118_reg_1636}, {1'd0}};

assign zext_ln1118_10_fu_577_p1 = shl_ln1118_9_fu_569_p3;

assign zext_ln1118_11_fu_1168_p1 = data_4_V_read_3_reg_1612;

assign zext_ln1118_12_fu_1178_p1 = shl_ln1118_s_fu_1171_p3;

assign zext_ln1118_13_fu_599_p1 = data_7_V_read_int_reg;

assign zext_ln1118_14_fu_611_p1 = shl_ln1118_2_fu_603_p3;

assign zext_ln1118_15_fu_634_p1 = data_9_V_read_int_reg;

assign zext_ln1118_16_fu_646_p1 = shl_ln1118_3_fu_638_p3;

assign zext_ln1118_17_fu_672_p1 = data_10_V_read_int_reg;

assign zext_ln1118_18_fu_688_p1 = shl_ln728_1_fu_676_p3;

assign zext_ln1118_19_fu_706_p1 = shl_ln1118_10_fu_698_p3;

assign zext_ln1118_1_fu_491_p1 = shl_ln_fu_483_p3;

assign zext_ln1118_20_fu_716_p1 = data_12_V_read_int_reg;

assign zext_ln1118_21_fu_728_p1 = shl_ln1118_11_fu_720_p3;

assign zext_ln1118_22_fu_746_p1 = shl_ln1118_12_fu_738_p3;

assign zext_ln1118_23_fu_758_p1 = shl_ln1118_13_fu_750_p3;

assign zext_ln1118_24_fu_780_p1 = data_14_V_read_int_reg;

assign zext_ln1118_25_fu_792_p1 = shl_ln1118_14_fu_784_p3;

assign zext_ln1118_26_fu_832_p1 = shl_ln1118_15_fu_824_p3;

assign zext_ln1118_27_fu_1260_p1 = data_15_V_read_2_reg_1601;

assign zext_ln1118_28_fu_850_p1 = shl_ln1118_4_fu_842_p3;

assign zext_ln1118_29_fu_860_p1 = data_16_V_read_int_reg;

assign zext_ln1118_2_fu_501_p1 = data_1_V_read_int_reg;

assign zext_ln1118_30_fu_872_p1 = shl_ln1118_16_fu_864_p3;

assign zext_ln1118_31_fu_882_p1 = data_17_V_read_int_reg;

assign zext_ln1118_32_fu_894_p1 = shl_ln1118_5_fu_886_p3;

assign zext_ln1118_33_fu_906_p1 = shl_ln728_16_fu_898_p3;

assign zext_ln1118_34_fu_918_p1 = shl_ln1118_17_fu_910_p3;

assign zext_ln1118_35_fu_934_p1 = data_18_V_read_int_reg;

assign zext_ln1118_36_fu_938_p1 = data_18_V_read_int_reg;

assign zext_ln1118_37_fu_950_p1 = tmp_9_fu_942_p3;

assign zext_ln1118_38_fu_968_p1 = shl_ln1118_18_fu_960_p3;

assign zext_ln1118_39_fu_986_p1 = shl_ln1118_19_fu_978_p3;

assign zext_ln1118_3_fu_1060_p1 = data_1_V_read_3_reg_1624;

assign zext_ln1118_4_fu_1070_p1 = shl_ln1118_1_fu_1063_p3;

assign zext_ln1118_5_fu_1081_p1 = shl_ln1118_6_fu_1074_p3;

assign zext_ln1118_6_fu_513_p1 = tmp_2_fu_505_p3;

assign zext_ln1118_7_fu_1121_p1 = data_2_V_read_3_reg_1618;

assign zext_ln1118_8_fu_1131_p1 = shl_ln1118_7_fu_1124_p3;

assign zext_ln1118_9_fu_555_p1 = shl_ln1118_8_fu_547_p3;

assign zext_ln1118_fu_479_p1 = data_0_V_read_int_reg;

assign zext_ln703_1_fu_1488_p1 = add_ln703_3_reg_1731;

assign zext_ln703_2_fu_1515_p1 = add_ln703_11_reg_1741;

assign zext_ln703_3_fu_1416_p1 = add_ln703_20_reg_1721;

assign zext_ln703_fu_1355_p1 = add_ln703_2_reg_1701;

assign zext_ln728_10_fu_1245_p1 = $unsigned(sext_ln728_14_fu_1241_p1);

assign zext_ln728_11_fu_810_p1 = shl_ln728_11_fu_802_p3;

assign zext_ln728_12_fu_1270_p1 = shl_ln728_13_fu_1263_p3;

assign zext_ln728_13_fu_1302_p1 = shl_ln728_15_fu_1295_p3;

assign zext_ln728_14_fu_1306_p1 = shl_ln728_16_reg_1676;

assign zext_ln728_15_fu_1331_p1 = $unsigned(sext_ln728_15_fu_1327_p1);

assign zext_ln728_1_fu_1056_p1 = $unsigned(sext_ln728_9_fu_1052_p1);

assign zext_ln728_2_fu_1117_p1 = $unsigned(sext_ln728_10_fu_1113_p1);

assign zext_ln728_3_fu_1153_p1 = $unsigned(sext_ln728_11_fu_1149_p1);

assign zext_ln728_4_fu_543_p1 = shl_ln728_6_fu_535_p3;

assign zext_ln728_5_fu_1200_p1 = $unsigned(sext_ln728_12_fu_1196_p1);

assign zext_ln728_6_fu_595_p1 = shl_ln728_9_fu_587_p3;

assign zext_ln728_7_fu_1204_p1 = mul_ln728_reg_350;

assign zext_ln728_8_fu_668_p1 = $unsigned(sext_ln728_13_fu_664_p1);

assign zext_ln728_9_fu_684_p1 = shl_ln728_1_fu_676_p3;

assign zext_ln728_fu_1041_p1 = shl_ln1_fu_1034_p3;

always @ (posedge ap_clk) begin
    mul_ln728_reg_350[0] <= 1'b0;
    sub_ln1118_5_reg_1641[0] <= 1'b0;
    sub_ln1118_8_reg_1651[2:0] <= 3'b000;
    sub_ln1118_12_reg_1661[0] <= 1'b0;
    sub_ln1118_13_reg_1666[1:0] <= 2'b00;
    shl_ln728_16_reg_1676[2:0] <= 3'b000;
    sub_ln1118_15_reg_1681[0] <= 1'b0;
    add_ln703_2_reg_1701[0] <= 1'b0;
    add_ln703_5_reg_1706[0] <= 1'b0;
    add_ln703_5_reg_1706_pp0_iter1_reg[0] <= 1'b0;
    add_ln703_15_reg_1711[3:0] <= 4'b0000;
    add_ln703_18_reg_1716[0] <= 1'b0;
    add_ln703_20_reg_1721[0] <= 1'b0;
    add_ln703_reg_1726[1:0] <= 2'b00;
    add_ln703_3_reg_1731[0] <= 1'b0;
    add_ln703_8_reg_1736[0] <= 1'b0;
    add_ln703_11_reg_1741[0] <= 1'b0;
    add_ln703_12_reg_1746[0] <= 1'b0;
    add_ln703_16_reg_1751[0] <= 1'b0;
    add_ln703_22_reg_1756[0] <= 1'b0;
    add_ln703_24_reg_1761[0] <= 1'b0;
    add_ln703_27_reg_1766[0] <= 1'b0;
    add_ln703_4_reg_1771[0] <= 1'b0;
    add_ln703_9_reg_1776[0] <= 1'b0;
    acc_1_V_reg_1781[0] <= 1'b0;
    acc_2_V_reg_1786[0] <= 1'b0;
    ap_return_0_int_reg[0] <= 1'b0;
    ap_return_1_int_reg[0] <= 1'b0;
    ap_return_2_int_reg[0] <= 1'b0;
end

endmodule //dense_latency_ap_ufixed_ap_fixed_16_6_5_3_0_config8_0_0_0_0
