$date
	Sun Jan 31 21:57:42 2021
$end
$version
	Icarus Verilog
$end
$timescale
	100ps
$end
$scope module gray_tb $end
$var wire 4 ! q [3:0] $end
$var reg 1 " clk $end
$var reg 4 # d [3:0] $end
$var reg 1 $ nreset $end
$var reg 1 % wr $end
$scope module gray_cnt_inst $end
$var wire 1 " clk $end
$var wire 4 & d [3:0] $end
$var wire 1 $ nreset $end
$var wire 4 ' q [3:0] $end
$var wire 1 % wr $end
$var reg 4 ( bin [3:0] $end
$var reg 4 ) gray_cnt [3:0] $end
$var reg 4 * next_gray_cnt [3:0] $end
$var integer 32 + i [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b100 +
b1 *
b0 )
b1 (
b0 '
b0 &
1%
0$
b0 #
0"
b0 !
$end
#100
1"
#200
0"
#300
1"
#400
0"
#500
1"
#540
1$
#600
0"
#700
b11 *
b10 (
b100 +
b1 !
b1 '
b1 )
1"
#800
0"
#900
b10 *
b11 (
b100 +
b11 !
b11 '
b11 )
1"
#1000
0"
#1100
b110 *
b100 (
b100 +
b10 !
b10 '
b10 )
0%
b101 #
b101 &
1"
#1200
0"
#1300
b100 *
b111 (
b100 +
b101 !
b101 '
b101 )
1%
b0 #
b0 &
1"
#1400
0"
#1500
b1100 *
b1000 (
b100 +
b100 !
b100 '
b100 )
1"
#1600
0"
#1700
b1101 *
b1001 (
b100 +
b1100 !
b1100 '
b1100 )
1"
#1800
0"
#1900
b1111 *
b1010 (
b100 +
b1101 !
b1101 '
b1101 )
1"
#2000
0"
#2100
b1110 *
b1011 (
b100 +
b1111 !
b1111 '
b1111 )
1"
#2200
0"
#2300
b1010 *
b1100 (
b100 +
b1110 !
b1110 '
b1110 )
1"
#2400
0"
#2500
b1011 *
b1101 (
b100 +
b1010 !
b1010 '
b1010 )
1"
#2600
0"
#2700
b1001 *
b1110 (
b100 +
b1011 !
b1011 '
b1011 )
1"
#2800
0"
#2900
b1000 *
b1111 (
b100 +
b1001 !
b1001 '
b1001 )
1"
#3000
0"
#3100
b0 *
b0 (
b100 +
b1000 !
b1000 '
b1000 )
1"
#3200
0"
#3300
b1 *
b1 (
b100 +
b0 !
b0 '
b0 )
1"
#3400
0"
#3500
b11 *
b10 (
b100 +
b1 !
b1 '
b1 )
1"
#3600
0"
#3700
b10 *
b11 (
b100 +
b11 !
b11 '
b11 )
1"
#3800
0"
#3900
b110 *
b100 (
b100 +
b10 !
b10 '
b10 )
1"
#4000
0"
