#-----------------------------------------------------------
# Vivado v2018.2 (64-bit)
# SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
# IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
# Start of session at: Thu Aug 15 10:35:16 2019
# Process ID: 87780
# Current directory: K:/sola/isa_test_20190815/project_1
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent87180 K:\sola\isa_test_20190815\project_1\project_1.xpr
# Log file: K:/sola/isa_test_20190815/project_1/vivado.log
# Journal file: K:/sola/isa_test_20190815/project_1\vivado.jou
#-----------------------------------------------------------
start_gui
open_project K:/sola/isa_test_20190815/project_1/project_1.xpr
INFO: [Project 1-313] Project file moved from 'K:/sola/isa_test_20190812/project_1' since last save.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'k:/sola/isa_controller_0812_tb'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'L:/Xilinx_201802/Vivado/2018.2/data/ip'.
open_project: Time (s): cpu = 00:00:15 ; elapsed = 00:00:09 . Memory (MB): peak = 840.746 ; gain = 134.477
update_compile_order -fileset sources_1
open_bd_design {K:/sola/isa_test_20190815/project_1/project_1.srcs/sources_1/bd/design_1/design_1.bd}
Adding cell -- xilinx.com:ip:processing_system7:5.5 - processing_system7_0
Adding cell -- xilinx.com:ip:clk_wiz:6.0 - clk_wiz_0
Adding cell -- xilinx.com:ip:proc_sys_reset:5.0 - rst_ps7_0_50M
Adding cell -- xilinx.com:user:axi_isa_v1_0:1.0 - axi_isa_v1_0_0
WARNING: [BD 41-1731] Type mismatch between connected pins: /clk_wiz_0/clk_out1(clk) and /axi_isa_v1_0_0/clk_16m_i(undef)
Adding cell -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Successfully read diagram <design_1> from BD file <K:/sola/isa_test_20190815/project_1/project_1.srcs/sources_1/bd/design_1/design_1.bd>
WARNING: [IP_Flow 19-474] Invalid Parameter 'Component_Name'
startgroup
set_property -dict [list CONFIG.PCW_USE_FABRIC_INTERRUPT {1} CONFIG.PCW_IRQ_F2P_INTR {1}] [get_bd_cells processing_system7_0]
endgroup
connect_bd_net [get_bd_ports irq5] [get_bd_pins processing_system7_0/IRQ_F2P]
save_bd_design
Wrote  : <K:/sola/isa_test_20190815/project_1/project_1.srcs/sources_1/bd/design_1/design_1.bd> 
Wrote  : <K:/sola/isa_test_20190815/project_1/project_1.srcs/sources_1/bd/design_1/ui/bd_1f5defd0.ui> 
generate_target all [get_files  K:/sola/isa_test_20190815/project_1/project_1.srcs/sources_1/bd/design_1/design_1.bd]
WARNING: [BD 41-1781] Updates have been made to one or more nets/interface connections marked for debug.
Debug nets, which are already connected to System ILA IP core in the block-design, will be automatically available for debug in Hardware Manager.
For unconnected Debug nets, please open synthesized design and use 'Set Up Debug' wizard to insert, modify or delete Debug Cores. Failure to do so could result in critical warnings and errors in the implementation flow.
WARNING: [BD 41-927] Following properties on pin /axi_isa_v1_0_0/s00_axi_aclk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=design_1_processing_system7_0_0_FCLK_CLK0 
Wrote  : <K:/sola/isa_test_20190815/project_1/project_1.srcs/sources_1/bd/design_1/design_1.bd> 
VHDL Output written to : K:/sola/isa_test_20190815/project_1/project_1.srcs/sources_1/bd/design_1/synth/design_1.v
VHDL Output written to : K:/sola/isa_test_20190815/project_1/project_1.srcs/sources_1/bd/design_1/sim/design_1.v
VHDL Output written to : K:/sola/isa_test_20190815/project_1/project_1.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block clk_wiz_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rst_ps7_0_50M .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_isa_v1_0_0 .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'k:/sola/isa_test_20190815/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_auto_pc_0/design_1_auto_pc_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps7_0_axi_periph/s00_couplers/auto_pc .
Exporting to file K:/sola/isa_test_20190815/project_1/project_1.srcs/sources_1/bd/design_1/hw_handoff/design_1.hwh
Generated Block Design Tcl file K:/sola/isa_test_20190815/project_1/project_1.srcs/sources_1/bd/design_1/hw_handoff/design_1_bd.tcl
Generated Hardware Definition File K:/sola/isa_test_20190815/project_1/project_1.srcs/sources_1/bd/design_1/synth/design_1.hwdef
generate_target: Time (s): cpu = 00:00:24 ; elapsed = 00:00:22 . Memory (MB): peak = 1091.047 ; gain = 101.965
catch { config_ip_cache -export [get_ips -all design_1_processing_system7_0_0] }
catch { config_ip_cache -export [get_ips -all design_1_auto_pc_0] }
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP design_1_auto_pc_0, cache-ID = fffa1550103c7c13; cache size = 45.913 MB.
export_ip_user_files -of_objects [get_files K:/sola/isa_test_20190815/project_1/project_1.srcs/sources_1/bd/design_1/design_1.bd] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] K:/sola/isa_test_20190815/project_1/project_1.srcs/sources_1/bd/design_1/design_1.bd]
launch_runs -jobs 4 design_1_processing_system7_0_0_synth_1
[Thu Aug 15 10:37:55 2019] Launched design_1_processing_system7_0_0_synth_1...
Run output will be captured here: K:/sola/isa_test_20190815/project_1/project_1.runs/design_1_processing_system7_0_0_synth_1/runme.log
export_simulation -of_objects [get_files K:/sola/isa_test_20190815/project_1/project_1.srcs/sources_1/bd/design_1/design_1.bd] -directory K:/sola/isa_test_20190815/project_1/project_1.ip_user_files/sim_scripts -ip_user_files_dir K:/sola/isa_test_20190815/project_1/project_1.ip_user_files -ipstatic_source_dir K:/sola/isa_test_20190815/project_1/project_1.ip_user_files/ipstatic -lib_map_path [list {modelsim=K:/sola/isa_test_20190815/project_1/project_1.cache/compile_simlib/modelsim} {questa=K:/sola/isa_test_20190815/project_1/project_1.cache/compile_simlib/questa} {riviera=K:/sola/isa_test_20190815/project_1/project_1.cache/compile_simlib/riviera} {activehdl=K:/sola/isa_test_20190815/project_1/project_1.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory K:/sola/isa_test_20190815/project_1/project_1.runs/synth_1

launch_runs impl_1 -to_step write_bitstream -jobs 4
[Thu Aug 15 10:38:37 2019] Launched design_1_processing_system7_0_0_synth_1, synth_1...
Run output will be captured here:
design_1_processing_system7_0_0_synth_1: K:/sola/isa_test_20190815/project_1/project_1.runs/design_1_processing_system7_0_0_synth_1/runme.log
synth_1: K:/sola/isa_test_20190815/project_1/project_1.runs/synth_1/runme.log
[Thu Aug 15 10:38:37 2019] Launched impl_1...
Run output will be captured here: K:/sola/isa_test_20190815/project_1/project_1.runs/impl_1/runme.log
file copy -force K:/sola/isa_test_20190815/project_1/project_1.runs/impl_1/design_1_wrapper.sysdef K:/sola/isa_test_20190815/project_1/project_1.sdk/design_1_wrapper.hdf

launch_sdk -workspace K:/sola/isa_test_20190815/project_1/project_1.sdk -hwspec K:/sola/isa_test_20190815/project_1/project_1.sdk/design_1_wrapper.hdf
INFO: [Vivado 12-393] Launching SDK...
INFO: [Vivado 12-417] Running xsdk -workspace K:/sola/isa_test_20190815/project_1/project_1.sdk -hwspec K:/sola/isa_test_20190815/project_1/project_1.sdk/design_1_wrapper.hdf
INFO: [Vivado 12-3157] SDK launch initiated. Please check console for any further messages.
exit
INFO: [Common 17-206] Exiting Vivado at Thu Aug 15 15:27:35 2019...
