{"question": "/* Generated by Yosys 0.53 (git sha1 53c22ab7c, g++ 12.2.1 -fPIC -O3) */\n\n(* src = \"../riscv/core/riscv/riscv_pipe_ctrl.v:41.1-477.10\" *)\nmodule riscv_pipe_ctrl(clk_i, rst_i, issue_valid_i, issue_accept_i, issue_stall_i, issue_lsu_i, issue_csr_i, issue_div_i, issue_mul_i, issue_branch_i, issue_rd_valid_i, issue_rd_i, issue_exception_i, take_interrupt_i, issue_branch_taken_i, issue_branch_target_i, issue_pc_i, issue_opcode_i, issue_operand_ra_i, issue_operand_rb_i, alu_result_e1_i\n, csr_result_value_e1_i, csr_result_write_e1_i, csr_result_wdata_e1_i, csr_result_exception_e1_i, load_e1_o, store_e1_o, mul_e1_o, branch_e1_o, rd_e1_o, pc_e1_o, opcode_e1_o, operand_ra_e1_o, operand_rb_e1_o, mem_complete_i, mem_result_e2_i, mem_exception_e2_i, mul_result_e2_i, load_e2_o, mul_e2_o, rd_e2_o, result_e2_o\n, div_complete_i, div_result_i, valid_wb_o, csr_wb_o, rd_wb_o, result_wb_o, pc_wb_o, opcode_wb_o, operand_ra_wb_o, operand_rb_wb_o, exception_wb_o, csr_write_wb_o, csr_waddr_wb_o, csr_wdata_wb_o, stall_o, squash_e1_e2_o, squash_e1_e2_i, squash_wb_i);\n  wire _0000_;\n  wire _0001_;\n  wire _0002_;\n  wire _0003_;\n  wire _0004_;\n  wire _0005_;\n  wire _0006_;\n  (* src = \"../riscv/core/riscv/riscv_pipe_ctrl.v:181.10-181.82\" *)\n  wire _0007_;\n  wire _0008_;\n  wire _0009_;\n  wire _0010_;\n  wire _0011_;\n  wire _0012_;\n  wire _0013_;\n  wire _0014_;\n  wire _0015_;\n  wire _0016_;\n  wire _0017_;\n  wire _0018_;\n  wire _0019_;\n  wire _0020_;\n  wire _0021_;\n  wire _0022_;\n  wire _0023_;\n  wire _0024_;\n  wire _0025_;\n  wire _0026_;\n  wire _0027_;\n  wire _0028_;\n  wire _0029_;\n  wire _0030_;\n  wire _0031_;\n  wire _0032_;\n  wire _0033_;\n  wire _0034_;\n  wire _0035_;\n  wire _0036_;\n  wire _0037_;\n  wire _0038_;\n  wire _0039_;\n  wire _0040_;\n  wire _0041_;\n  wire _0042_;\n  wire _0043_;\n  wire _0044_;\n  wire _0045_;\n  wire _0046_;\n  wire _0047_;\n  wire _0048_;\n  wire _0049_;\n  wire _0050_;\n  wire _0051_;\n  wire _0052_;\n  wire _0053_;\n  wire _0054_;\n  wire _0055_;\n  wire _0056_;\n  wire _0057_;\n  wire _0058_;\n  wire _0059_;\n  wire _0060_;\n  wire _0061_;\n  wire _0062_;\n  wire _0063_;\n  wire _0064_;\n  wire _0065_;\n  wire _0066_;\n  wire _0067_;\n  wire _0068_;\n  wire _0069_;\n  wire _0070_;\n  wire _0071_;\n  wire _0072_;\n  wire _0073_;\n  wire _0074_;\n  wire _0075_;\n  wire _0076_;\n  wire _0077_;\n  wire _0078_;\n  wire _0079_;\n  wire _0080_;\n  wire _0081_;\n  wire _0082_;\n  wire _0083_;\n  wire _0084_;\n  wire _0085_;\n  wire _0086_;\n  wire _0087_;\n  wire _0088_;\n  wire _0089_;\n  wire _0090_;\n  wire _0091_;\n  wire _0092_;\n  wire _0093_;\n  wire _0094_;\n  wire _0095_;\n  wire _0096_;\n  wire _0097_;\n  wire _0098_;\n  wire _0099_;\n  wire _0100_;\n  wire _0101_;\n  wire _0102_;\n  wire _0103_;\n  wire _0104_;\n  wire _0105_;\n  wire _0106_;\n  wire _0107_;\n  wire _0108_;\n  wire _0109_;\n  wire _0110_;\n  wire _0111_;\n  wire _0112_;\n  wire _0113_;\n  wire _0114_;\n  wire _0115_;\n  wire _0116_;\n  wire _0117_;\n  wire _0118_;\n  wire _0119_;\n  wire _0120_;\n  wire _0121_;\n  wire _0122_;\n  wire _0123_;\n  wire _0124_;\n  wire _0125_;\n  wire _0126_;\n  wire _0127_;\n  wire _0128_;\n  wire _0129_;\n  wire _0130_;\n  wire _0131_;\n  wire _0132_;\n  wire _0133_;\n  wire _0134_;\n  wire _0135_;\n  wire _0136_;\n  wire _0137_;\n  wire _0138_;\n  wire _0139_;\n  wire _0140_;\n  wire _0141_;\n  wire _0142_;\n  wire _0143_;\n  wire _0144_;\n  wire _0145_;\n  wire _0146_;\n  wire _0147_;\n  wire _0148_;\n  wire _0149_;\n  wire _0150_;\n  wire _0151_;\n  wire _0152_;\n  wire _0153_;\n  wire _0154_;\n  wire _0155_;\n  wire _0156_;\n  wire _0157_;\n  wire _0158_;\n  wire _0159_;\n  wire _0160_;\n  wire _0161_;\n  wire _0162_;\n  wire _0163_;\n  wire _0164_;\n  wire _0165_;\n  wire _0166_;\n  wire _0167_;\n  wire _0168_;\n  wire _0169_;\n  wire _0170_;\n  wire _0171_;\n  wire _0172_;\n  wire _0173_;\n  wire _0174_;\n  wire _0175_;\n  wire _0176_;\n  wire _0177_;\n  wire _0178_;\n  wire _0179_;\n  wire _0180_;\n  wire _0181_;\n  wire _0182_;\n  wire _0183_;\n  wire _0184_;\n  wire _0185_;\n  wire _0186_;\n  wire _0187_;\n  wire _0188_;\n  wire _0189_;\n  wire _0190_;\n  wire _0191_;\n  wire _0192_;\n  wire _0193_;\n  wire _0194_;\n  wire _0195_;\n  wire _0196_;\n  wire _0197_;\n  wire _0198_;\n  wire _0199_;\n  wire _0200_;\n  wire _0201_;\n  wire _0202_;\n  wire _0203_;\n  wire _0204_;\n  wire _0205_;\n  wire _0206_;\n  wire _0207_;\n  wire _0208_;\n  wire _0209_;\n  wire _0210_;\n  wire _0211_;\n  wire _0212_;\n  wire _0213_;\n  wire _0214_;\n  wire _0215_;\n  wire _0216_;\n  wire _0217_;\n  wire _0218_;\n  wire _0219_;\n  wire _0220_;\n  wire _0221_;\n  wire _0222_;\n  wire _0223_;\n  wire _0224_;\n  wire _0225_;\n  wire _0226_;\n  wire _0227_;\n  wire _0228_;\n  wire _0229_;\n  wire _0230_;\n  wire _0231_;\n  wire _0232_;\n  wire _0233_;\n  wire _0234_;\n  wire _0235_;\n  wire _0236_;\n  wire _0237_;\n  wire _0238_;\n  wire _0239_;\n  wire _0240_;\n  wire _0241_;\n  wire _0242_;\n  wire _0243_;\n  wire _0244_;\n  wire _0245_;\n  wire _0246_;\n  wire _0247_;\n  wire _0248_;\n  wire _0249_;\n  wire _0250_;\n  wire _0251_;\n  wire _0252_;\n  wire _0253_;\n  wire _0254_;\n  wire _0255_;\n  wire _0256_;\n  wire _0257_;\n  wire _0258_;\n  wire _0259_;\n  wire _0260_;\n  wire _0261_;\n  wire _0262_;\n  wire _0263_;\n  wire _0264_;\n  wire _0265_;\n  wire _0266_;\n  wire _0267_;\n  wire _0268_;\n  wire _0269_;\n  wire _0270_;\n  wire _0271_;\n  wire _0272_;\n  wire _0273_;\n  wire _0274_;\n  wire _0275_;\n  wire _0276_;\n  wire _0277_;\n  wire _0278_;\n  wire _0279_;\n  wire _0280_;\n  wire _0281_;\n  wire _0282_;\n  wire _0283_;\n  wire _0284_;\n  wire _0285_;\n  wire _0286_;\n  wire _0287_;\n  wire _0288_;\n  wire _0289_;\n  wire _0290_;\n  wire _0291_;\n  wire _0292_;\n  wire _0293_;\n  wire _0294_;\n  wire _0295_;\n  wire _0296_;\n  wire _0297_;\n  wire _0298_;\n  wire _0299_;\n  wire _0300_;\n  wire _0301_;\n  wire _0302_;\n  wire _0303_;\n  wire _0304_;\n  wire _0305_;\n  wire _0306_;\n  wire _0307_;\n  wire _0308_;\n  wire _0309_;\n  wire _0310_;\n  wire _0311_;\n  wire _0312_;\n  wire _0313_;\n  wire _0314_;\n  wire _0315_;\n  wire _0316_;\n  wire _0317_;\n  wire _0318_;\n  wire _0319_;\n  wire _0320_;\n  wire _0321_;\n  wire _0322_;\n  wire _0323_;\n  wire _0324_;\n  wire _0325_;\n  wire _0326_;\n  wire _0327_;\n  wire _0328_;\n  wire _0329_;\n  wire _0330_;\n  wire _0331_;\n  wire _0332_;\n  wire _0333_;\n  wire _0334_;\n  wire _0335_;\n  wire _0336_;\n  wire _0337_;\n  wire _0338_;\n  wire _0339_;\n  wire _0340_;\n  wire _0341_;\n  wire _0342_;\n  wire _0343_;\n  wire _0344_;\n  wire _0345_;\n  wire _0346_;\n  wire _0347_;\n  wire _0348_;\n  wire _0349_;\n  wire _0350_;\n  wire _0351_;\n  wire _0352_;\n  wire _0353_;\n  wire _0354_;\n  wire _0355_;\n  wire _0356_;\n  wire _0357_;\n  wire _0358_;\n  wire _0359_;\n  wire _0360_;\n  wire _0361_;\n  wire _0362_;\n  wire _0363_;\n  wire _0364_;\n  wire _0365_;\n  wire _0366_;\n  wire _0367_;\n  wire _0368_;\n  wire _0369_;\n  wire _0370_;\n  wire _0371_;\n  wire _0372_;\n  wire _0373_;\n  wire _0374_;\n  wire _0375_;\n  wire _0376_;\n  wire _0377_;\n  wire _0378_;\n  wire _0379_;\n  wire _0380_;\n  wire _0381_;\n  wire _0382_;\n  wire _0383_;\n  wire _0384_;\n  wire _0385_;\n  wire _0386_;\n  wire _0387_;\n  wire _0388_;\n  wire _0389_;\n  wire _0390_;\n  wire _0391_;\n  wire _0392_;\n  wire _0393_;\n  wire _0394_;\n  wire _0395_;\n  wire _0396_;\n  wire _0397_;\n  wire _0398_;\n  wire _0399_;\n  wire _0400_;\n  wire _0401_;\n  wire _0402_;\n  wire _0403_;\n  wire _0404_;\n  wire _0405_;\n  wire _0406_;\n  wire _0407_;\n  wire _0408_;\n  wire _0409_;\n  wire _0410_;\n  wire _0411_;\n  wire _0412_;\n  wire _0413_;\n  wire _0414_;\n  wire _0415_;\n  wire _0416_;\n  wire _0417_;\n  wire _0418_;\n  wire _0419_;\n  wire _0420_;\n  wire _0421_;\n  wire _0422_;\n  wire _0423_;\n  wire _0424_;\n  wire _0425_;\n  wire _0426_;\n  wire _0427_;\n  wire _0428_;\n  wire _0429_;\n  wire _0430_;\n  wire _0431_;\n  wire _0432_;\n  wire _0433_;\n  wire _0434_;\n  wire _0435_;\n  wire _0436_;\n  wire _0437_;\n  wire _0438_;\n  wire _0439_;\n  wire _0440_;\n  wire _0441_;\n  wire _0442_;\n  wire _0443_;\n  wire _0444_;\n  wire _0445_;\n  wire _0446_;\n  wire _0447_;\n  wire _0448_;\n  wire _0449_;\n  wire _0450_;\n  wire _0451_;\n  wire _0452_;\n  wire _0453_;\n  wire _0454_;\n  wire _0455_;\n  wire _0456_;\n  wire _0457_;\n  wire _0458_;\n  wire _0459_;\n  wire _0460_;\n  wire _0461_;\n  wire _0462_;\n  wire _0463_;\n  wire _0464_;\n  wire _0465_;\n  wire _0466_;\n  wire _0467_;\n  wire _0468_;\n  wire _0469_;\n  wire _0470_;\n  wire _0471_;\n  wire _0472_;\n  wire _0473_;\n  wire _0474_;\n  wire _0475_;\n  wire _0476_;\n  wire _0477_;\n  wire _0478_;\n  wire _0479_;\n  wire _0480_;\n  wire _0481_;\n  wire _0482_;\n  wire _0483_;\n  wire _0484_;\n  wire _0485_;\n  wire _0486_;\n  wire _0487_;\n  wire _0488_;\n  wire _0489_;\n  wire _0490_;\n  wire _0491_;\n  wire _0492_;\n  wire _0493_;\n  wire _0494_;\n  wire _0495_;\n  wire _0496_;\n  wire _0497_;\n  wire _0498_;\n  wire _0499_;\n  wire _0500_;\n  wire _0501_;\n  wire _0502_;\n  wire _0503_;\n  wire _0504_;\n  wire _0505_;\n  wire _0506_;\n  wire _0507_;\n  wire _0508_;\n  wire _0509_;\n  wire _0510_;\n  wire _0511_;\n  wire _0512_;\n  wire _0513_;\n  wire _0514_;\n  wire _0515_;\n  wire _0516_;\n  wire _0517_;\n  wire _0518_;\n  wire _0519_;\n  wire _0520_;\n  wire _0521_;\n  wire _0522_;\n  wire _0523_;\n  wire _0524_;\n  wire _0525_;\n  wire _0526_;\n  wire _0527_;\n  wire _0528_;\n  wire _0529_;\n  wire _0530_;\n  wire _0531_;\n  wire _0532_;\n  wire _0533_;\n  wire _0534_;\n  wire _0535_;\n  wire _0536_;\n  wire _0537_;\n  wire _0538_;\n  wire _0539_;\n  wire _0540_;\n  wire _0541_;\n  wire _0542_;\n  wire _0543_;\n  wire _0544_;\n  wire _0545_;\n  wire _0546_;\n  wire _0547_;\n  wire _0548_;\n  wire _0549_;\n  wire _0550_;\n  wire _0551_;\n  wire _0552_;\n  wire _0553_;\n  wire _0554_;\n  wire _0555_;\n  wire _0556_;\n  wire _0557_;\n  wire _0558_;\n  wire _0559_;\n  wire _0560_;\n  wire _0561_;\n  wire _0562_;\n  wire _0563_;\n  wire _0564_;\n  wire _0565_;\n  wire _0566_;\n  wire _0567_;\n  wire _0568_;\n  wire _0569_;\n  wire _0570_;\n  wire _0571_;\n  wire _0572_;\n  wire _0573_;\n  wire _0574_;\n  wire _0575_;\n  wire _0576_;\n  wire _0577_;\n  wire _0578_;\n  wire _0579_;\n  wire _0580_;\n  wire _0581_;\n  wire _0582_;\n  wire _0583_;\n  wire _0584_;\n  wire _0585_;\n  wire _0586_;\n  wire _0587_;\n  wire _0588_;\n  wire _0589_;\n  wire _0590_;\n  wire _0591_;\n  wire _0592_;\n  wire _0593_;\n  wire _0594_;\n  wire _0595_;\n  wire _0596_;\n  wire _0597_;\n  wire _0598_;\n  wire _0599_;\n  wire _0600_;\n  wire _0601_;\n  wire _0602_;\n  wire _0603_;\n  wire _0604_;\n  wire _0605_;\n  wire _0606_;\n  wire _0607_;\n  wire _0608_;\n  wire _0609_;\n  wire _0610_;\n  wire _0611_;\n  wire _0612_;\n  wire _0613_;\n  wire _0614_;\n  wire _0615_;\n  wire _0616_;\n  wire _0617_;\n  wire _0618_;\n  wire _0619_;\n  wire _0620_;\n  wire _0621_;\n  wire _0622_;\n  wire _0623_;\n  wire _0624_;\n  wire _0625_;\n  wire _0626_;\n  wire _0627_;\n  wire _0628_;\n  wire _0629_;\n  wire _0630_;\n  wire _0631_;\n  wire _0632_;\n  wire _0633_;\n  wire _0634_;\n  wire _0635_;\n  wire _0636_;\n  wire _0637_;\n  wire _0638_;\n  wire _0639_;\n  wire _0640_;\n  wire _0641_;\n  wire _0642_;\n  wire _0643_;\n  wire _0644_;\n  wire _0645_;\n  wire _0646_;\n  wire _0647_;\n  wire _0648_;\n  wire _0649_;\n  wire _0650_;\n  wire _0651_;\n  wire _0652_;\n  wire _0653_;\n  wire _0654_;\n  wire _0655_;\n  wire _0656_;\n  wire _0657_;\n  wire _0658_;\n  wire _0659_;\n  wire _0660_;\n  wire _0661_;\n  wire _0662_;\n  wire _0663_;\n  wire _0664_;\n  wire _0665_;\n  wire _0666_;\n  wire _0667_;\n  wire _0668_;\n  wire _0669_;\n  wire _0670_;\n  wire _0671_;\n  wire _0672_;\n  wire _0673_;\n  wire _0674_;\n  wire _0675_;\n  wire _0676_;\n  wire _0677_;\n  wire _0678_;\n  wire _0679_;\n  wire _0680_;\n  wire _0681_;\n  wire _0682_;\n  wire _0683_;\n  wire _0684_;\n  wire _0685_;\n  wire _0686_;\n  wire _0687_;\n  wire _0688_;\n  wire _0689_;\n  wire _0690_;\n  wire _0691_;\n  wire _0692_;\n  wire _0693_;\n  wire _0694_;\n  wire _0695_;\n  wire _0696_;\n  wire _0697_;\n  wire _0698_;\n  wire _0699_;\n  wire _0700_;\n  wire _0701_;\n  wire _0702_;\n  wire _0703_;\n  wire _0704_;\n  wire _0705_;\n  wire _0706_;\n  wire _0707_;\n  wire _0708_;\n  wire _0709_;\n  wire _0710_;\n  wire _0711_;\n  wire _0712_;\n  wire _0713_;\n  wire _0714_;\n  wire _0715_;\n  wire _0716_;\n  wire _0717_;\n  wire _0718_;\n  wire _0719_;\n  wire _0720_;\n  wire _0721_;\n  wire _0722_;\n  wire _0723_;\n  wire _0724_;\n  wire _0725_;\n  wire _0726_;\n  wire _0727_;\n  wire _0728_;\n  wire _0729_;\n  wire _0730_;\n  wire _0731_;\n  wire _0732_;\n  wire _0733_;\n  wire _0734_;\n  wire _0735_;\n  wire _0736_;\n  wire _0737_;\n  wire _0738_;\n  wire _0739_;\n  wire _0740_;\n  wire _0741_;\n  wire _0742_;\n  wire _0743_;\n  wire _0744_;\n  wire _0745_;\n  wire _0746_;\n  wire _0747_;\n  wire _0748_;\n  wire _0749_;\n  wire _0750_;\n  wire _0751_;\n  (* src = \"../riscv/core/riscv/riscv_pipe_ctrl.v:77.22-77.37\" *)\n  input [31:0] alu_result_e1_i;\n  wire [31:0] alu_result_e1_i;\n  (* src = \"../riscv/core/riscv/riscv_pipe_ctrl.v:89.22-89.33\" *)\n  output branch_e1_o;\n  wire branch_e1_o;\n  (* src = \"../riscv/core/riscv/riscv_pipe_ctrl.v:53.22-53.27\" *)\n  input clk_i;\n  wire clk_i;\n  (* src = \"../riscv/core/riscv/riscv_pipe_ctrl.v:219.8-219.16\" *)\n  wire csr_e1_w;\n  (* src = \"../riscv/core/riscv/riscv_pipe_ctrl.v:83.22-83.47\" *)\n  input [5:0] csr_result_exception_e1_i;\n  wire [5:0] csr_result_exception_e1_i;\n  (* src = \"../riscv/core/riscv/riscv_pipe_ctrl.v:80.22-80.43\" *)\n  input [31:0] csr_result_value_e1_i;\n  wire [31:0] csr_result_value_e1_i;\n  (* src = \"../riscv/core/riscv/riscv_pipe_ctrl.v:82.22-82.43\" *)\n  input [31:0] csr_result_wdata_e1_i;\n  wire [31:0] csr_result_wdata_e1_i;\n  (* src = \"../riscv/core/riscv/riscv_pipe_ctrl.v:81.22-81.43\" *)\n  input csr_result_write_e1_i;\n  wire csr_result_write_e1_i;\n  (* src = \"../riscv/core/riscv/riscv_pipe_ctrl.v:123.22-123.36\" *)\n  output [11:0] csr_waddr_wb_o;\n  wire [11:0] csr_waddr_wb_o;\n  (* src = \"../riscv/core/riscv/riscv_pipe_ctrl.v:114.22-114.30\" *)\n  output csr_wb_o;\n  wire csr_wb_o;\n  (* src = \"../riscv/core/riscv/riscv_pipe_ctrl.v:235.25-235.39\" *)\n  reg [31:0] csr_wdata_e2_q;\n  (* src = \"../riscv/core/riscv/riscv_pipe_ctrl.v:124.22-124.36\" *)\n  output [31:0] csr_wdata_wb_o;\n  wire [31:0] csr_wdata_wb_o;\n  (* src = \"../riscv/core/riscv/riscv_pipe_ctrl.v:361.25-361.39\" *)\n  reg [31:0] csr_wdata_wb_q;\n  (* src = \"../riscv/core/riscv/riscv_pipe_ctrl.v:234.25-234.36\" *)\n  reg csr_wr_e2_q;\n  (* src = \"../riscv/core/riscv/riscv_pipe_ctrl.v:360.25-360.36\" *)\n  reg csr_wr_wb_q;\n  (* src = \"../riscv/core/riscv/riscv_pipe_ctrl.v:122.22-122.36\" *)\n  output csr_write_wb_o;\n  wire csr_write_wb_o;\n  (* unused_bits = \"0\" *)\n  wire [8:0] ctrl_e1_q;\n  (* unused_bits = \"0 4 6\" *)\n  wire [7:0] ctrl_e2_q;\n  (* unused_bits = \"0 1 2 4 5 6\" *)\n  wire [7:0] ctrl_wb_q;\n  (* src = \"../riscv/core/riscv/riscv_pipe_ctrl.v:109.22-109.36\" *)\n  input div_complete_i;\n  wire div_complete_i;\n  (* src = \"../riscv/core/riscv/riscv_pipe_ctrl.v:220.8-220.16\" *)\n  wire div_e1_w;\n  (* src = \"../riscv/core/riscv/riscv_pipe_ctrl.v:110.22-110.34\" *)\n  input [31:0] div_result_i;\n  wire [31:0] div_result_i;\n  (* src = \"../riscv/core/riscv/riscv_pipe_ctrl.v:164.14-164.28\" *)\n  reg [5:0] exception_e1_q;\n  (* src = \"../riscv/core/riscv/riscv_pipe_ctrl.v:242.14-242.28\" *)\n  reg [5:0] exception_e2_q;\n  (* src = \"../riscv/core/riscv/riscv_pipe_ctrl.v:121.22-121.36\" *)\n  output [5:0] exception_wb_o;\n  wire [5:0] exception_wb_o;\n  (* src = \"../riscv/core/riscv/riscv_pipe_ctrl.v:368.14-368.28\" *)\n  reg [5:0] exception_wb_q;\n  (* src = \"../riscv/core/riscv/riscv_pipe_ctrl.v:58.22-58.36\" *)\n  input issue_accept_i;\n  wire issue_accept_i;\n  (* src = \"../riscv/core/riscv/riscv_pipe_ctrl.v:64.22-64.36\" *)\n  input issue_branch_i;\n  wire issue_branch_i;\n  (* src = \"../riscv/core/riscv/riscv_pipe_ctrl.v:69.22-69.42\" *)\n  input issue_branch_taken_i;\n  wire issue_branch_taken_i;\n  (* src = \"../riscv/core/riscv/riscv_pipe_ctrl.v:70.22-70.43\" *)\n  input [31:0] issue_branch_target_i;\n  wire [31:0] issue_branch_target_i;\n  (* src = \"../riscv/core/riscv/riscv_pipe_ctrl.v:61.22-61.33\" *)\n  input issue_csr_i;\n  wire issue_csr_i;\n  (* src = \"../riscv/core/riscv/riscv_pipe_ctrl.v:62.22-62.33\" *)\n  input issue_div_i;\n  wire issue_div_i;\n  (* src = \"../riscv/core/riscv/riscv_pipe_ctrl.v:67.22-67.39\" *)\n  input [5:0] issue_exception_i;\n  wire [5:0] issue_exception_i;\n  (* src = \"../riscv/core/riscv/riscv_pipe_ctrl.v:60.22-60.33\" *)\n  input issue_lsu_i;\n  wire issue_lsu_i;\n  (* src = \"../riscv/core/riscv/riscv_pipe_ctrl.v:63.22-63.33\" *)\n  input issue_mul_i;\n  wire issue_mul_i;\n  (* src = \"../riscv/core/riscv/riscv_pipe_ctrl.v:72.22-72.36\" *)\n  input [31:0] issue_opcode_i;\n  wire [31:0] issue_opcode_i;\n  (* src = \"../riscv/core/riscv/riscv_pipe_ctrl.v:73.22-73.40\" *)\n  input [31:0] issue_operand_ra_i;\n  wire [31:0] issue_operand_ra_i;\n  (* src = \"../riscv/core/riscv/riscv_pipe_ctrl.v:74.22-74.40\" *)\n  input [31:0] issue_operand_rb_i;\n  wire [31:0] issue_operand_rb_i;\n  (* src = \"../riscv/core/riscv/riscv_pipe_ctrl.v:71.22-71.32\" *)\n  input [31:0] issue_pc_i;\n  wire [31:0] issue_pc_i;\n  (* src = \"../riscv/core/riscv/riscv_pipe_ctrl.v:66.22-66.32\" *)\n  input [4:0] issue_rd_i;\n  wire [4:0] issue_rd_i;\n  (* src = \"../riscv/core/riscv/riscv_pipe_ctrl.v:65.22-65.38\" *)\n  input issue_rd_valid_i;\n  wire issue_rd_valid_i;\n  (* src = \"../riscv/core/riscv/riscv_pipe_ctrl.v:59.22-59.35\" *)\n  input issue_stall_i;\n  wire issue_stall_i;\n  (* src = \"../riscv/core/riscv/riscv_pipe_ctrl.v:57.22-57.35\" *)\n  input issue_valid_i;\n  wire issue_valid_i;\n  (* src = \"../riscv/core/riscv/riscv_pipe_ctrl.v:86.22-86.31\" *)\n  output load_e1_o;\n  wire load_e1_o;\n  (* src = \"../riscv/core/riscv/riscv_pipe_ctrl.v:103.22-103.31\" *)\n  output load_e2_o;\n  wire load_e2_o;\n  (* src = \"../riscv/core/riscv/riscv_pipe_ctrl.v:97.22-97.36\" *)\n  input mem_complete_i;\n  wire mem_complete_i;\n  (* src = \"../riscv/core/riscv/riscv_pipe_ctrl.v:99.22-99.40\" *)\n  input [5:0] mem_exception_e2_i;\n  wire [5:0] mem_exception_e2_i;\n  (* src = \"../riscv/core/riscv/riscv_pipe_ctrl.v:98.22-98.37\" *)\n  input [31:0] mem_result_e2_i;\n  wire [31:0] mem_result_e2_i;\n  (* src = \"../riscv/core/riscv/riscv_pipe_ctrl.v:88.22-88.30\" *)\n  output mul_e1_o;\n  wire mul_e1_o;\n  (* src = \"../riscv/core/riscv/riscv_pipe_ctrl.v:104.22-104.30\" *)\n  output mul_e2_o;\n  wire mul_e2_o;\n  (* src = \"../riscv/core/riscv/riscv_pipe_ctrl.v:100.22-100.37\" *)\n  input [31:0] mul_result_e2_i;\n  wire [31:0] mul_result_e2_i;\n  (* src = \"../riscv/core/riscv/riscv_pipe_ctrl.v:92.22-92.33\" *)\n  output [31:0] opcode_e1_o;\n  wire [31:0] opcode_e1_o;\n  (* src = \"../riscv/core/riscv/riscv_pipe_ctrl.v:161.25-161.36\" *)\n  reg [31:0] opcode_e1_q;\n  (* src = \"../riscv/core/riscv/riscv_pipe_ctrl.v:239.25-239.36\" *)\n  reg [31:0] opcode_e2_q;\n  (* src = \"../riscv/core/riscv/riscv_pipe_ctrl.v:118.22-118.33\" *)\n  output [31:0] opcode_wb_o;\n  wire [31:0] opcode_wb_o;\n  (* src = \"../riscv/core/riscv/riscv_pipe_ctrl.v:365.25-365.36\" *)\n  reg [31:0] opcode_wb_q;\n  (* src = \"../riscv/core/riscv/riscv_pipe_ctrl.v:93.22-93.37\" *)\n  output [31:0] operand_ra_e1_o;\n  wire [31:0] operand_ra_e1_o;\n  (* src = \"../riscv/core/riscv/riscv_pipe_ctrl.v:162.25-162.40\" *)\n  reg [31:0] operand_ra_e1_q;\n  (* src = \"../riscv/core/riscv/riscv_pipe_ctrl.v:240.25-240.40\" *)\n  reg [31:0] operand_ra_e2_q;\n  (* src = \"../riscv/core/riscv/riscv_pipe_ctrl.v:119.22-119.37\" *)\n  output [31:0] operand_ra_wb_o;\n  wire [31:0] operand_ra_wb_o;\n  (* src = \"../riscv/core/riscv/riscv_pipe_ctrl.v:366.25-366.40\" *)\n  reg [31:0] operand_ra_wb_q;\n  (* src = \"../riscv/core/riscv/riscv_pipe_ctrl.v:94.22-94.37\" *)\n  output [31:0] operand_rb_e1_o;\n  wire [31:0] operand_rb_e1_o;\n  (* src = \"../riscv/core/riscv/riscv_pipe_ctrl.v:163.25-163.40\" *)\n  reg [31:0] operand_rb_e1_q;\n  (* src = \"../riscv/core/riscv/riscv_pipe_ctrl.v:241.25-241.40\" *)\n  reg [31:0] operand_rb_e2_q;\n  (* src = \"../riscv/core/riscv/riscv_pipe_ctrl.v:120.22-120.37\" *)\n  output [31:0] operand_rb_wb_o;\n  wire [31:0] operand_rb_wb_o;\n  (* src = \"../riscv/core/riscv/riscv_pipe_ctrl.v:367.25-367.40\" *)\n  reg [31:0] operand_rb_wb_q;\n  (* src = \"../riscv/core/riscv/riscv_pipe_ctrl.v:91.22-91.29\" *)\n  output [31:0] pc_e1_o;\n  wire [31:0] pc_e1_o;\n  (* src = \"../riscv/core/riscv/riscv_pipe_ctrl.v:159.25-159.32\" *)\n  reg [31:0] pc_e1_q;\n  (* src = \"../riscv/core/riscv/riscv_pipe_ctrl.v:237.25-237.32\" *)\n  reg [31:0] pc_e2_q;\n  (* src = \"../riscv/core/riscv/riscv_pipe_ctrl.v:117.22-117.29\" *)\n  output [31:0] pc_wb_o;\n  wire [31:0] pc_wb_o;\n  (* src = \"../riscv/core/riscv/riscv_pipe_ctrl.v:363.25-363.32\" *)\n  reg [31:0] pc_wb_q;\n  (* src = \"../riscv/core/riscv/riscv_pipe_ctrl.v:90.22-90.29\" *)\n  output [4:0] rd_e1_o;\n  wire [4:0] rd_e1_o;\n  (* src = \"../riscv/core/riscv/riscv_pipe_ctrl.v:105.22-105.29\" *)\n  output [4:0] rd_e2_o;\n  wire [4:0] rd_e2_o;\n  (* src = \"../riscv/core/riscv/riscv_pipe_ctrl.v:115.22-115.29\" *)\n  output [4:0] rd_wb_o;\n  wire [4:0] rd_wb_o;\n  (* src = \"../riscv/core/riscv/riscv_pipe_ctrl.v:106.22-106.33\" *)\n  output [31:0] result_e2_o;\n  wire [31:0] result_e2_o;\n  (* src = \"../riscv/core/riscv/riscv_pipe_ctrl.v:236.25-236.36\" *)\n  reg [31:0] result_e2_q;\n  (* src = \"../riscv/core/riscv/riscv_pipe_ctrl.v:310.12-310.23\" *)\n  wire [31:0] result_e2_r;\n  (* src = \"../riscv/core/riscv/riscv_pipe_ctrl.v:116.22-116.33\" *)\n  output [31:0] result_wb_o;\n  wire [31:0] result_wb_o;\n  (* src = \"../riscv/core/riscv/riscv_pipe_ctrl.v:362.25-362.36\" *)\n  reg [31:0] result_wb_q;\n  (* src = \"../riscv/core/riscv/riscv_pipe_ctrl.v:54.22-54.27\" *)\n  input rst_i;\n  wire rst_i;\n  (* src = \"../riscv/core/riscv/riscv_pipe_ctrl.v:128.22-128.36\" *)\n  input squash_e1_e2_i;\n  wire squash_e1_e2_i;\n  (* src = \"../riscv/core/riscv/riscv_pipe_ctrl.v:127.22-127.36\" *)\n  output squash_e1_e2_o;\n  wire squash_e1_e2_o;\n  (* src = \"../riscv/core/riscv/riscv_pipe_ctrl.v:345.5-345.19\" *)\n  reg squash_e1_e2_q;\n  (* src = \"../riscv/core/riscv/riscv_pipe_ctrl.v:137.6-137.20\" *)\n  wire squash_e1_e2_w;\n  (* src = \"../riscv/core/riscv/riscv_pipe_ctrl.v:129.22-129.33\" *)\n  input squash_wb_i;\n  wire squash_wb_i;\n  (* src = \"../riscv/core/riscv/riscv_pipe_ctrl.v:126.22-126.29\" *)\n  output stall_o;\n  wire stall_o;\n  (* src = \"../riscv/core/riscv/riscv_pipe_ctrl.v:87.22-87.32\" *)\n  output store_e1_o;\n  wire store_e1_o;\n  (* src = \"../riscv/core/riscv/riscv_pipe_ctrl.v:68.22-68.38\" *)\n  input take_interrupt_i;\n  wire take_interrupt_i;\n  (* src = \"../riscv/core/riscv/riscv_pipe_ctrl.v:157.25-157.35\" *)\n  reg valid_e1_q;\n  (* src = \"../riscv/core/riscv/riscv_pipe_ctrl.v:232.25-232.35\" *)\n  reg valid_e2_q;\n  (* src = \"../riscv/core/riscv/riscv_pipe_ctrl.v:113.22-113.32\" *)\n  output valid_wb_o;\n  wire valid_wb_o;\n  (* src = \"../riscv/core/riscv/riscv_pipe_ctrl.v:358.25-358.35\" *)\n  reg valid_wb_q;\n  assign _0008_ = ~exception_e2_q[0];\n  assign _0009_ = ~mem_exception_e2_i[0];\n  assign _0010_ = ~mem_complete_i;\n  assign _0011_ = ~valid_e2_q;\n  assign _0012_ = ~(ctrl_e2_q[2] | ctrl_e2_q[1]);\n  assign _0013_ = _0012_ | _0011_;\n  assign _0014_ = _0013_ | _0010_;\n  assign _0015_ = _0014_ ? _0008_ : _0009_;\n  assign _0016_ = _0014_ ? exception_e2_q[1] : mem_exception_e2_i[1];\n  assign _0017_ = _0015_ & ~(_0016_);\n  assign _0018_ = ~exception_e2_q[2];\n  assign _0019_ = ~mem_exception_e2_i[2];\n  assign _0020_ = _0014_ ? _0018_ : _0019_;\n  assign _0021_ = _0014_ ? exception_e2_q[3] : mem_exception_e2_i[3];\n  assign _0022_ = _0020_ & ~(_0021_);\n  assign _0023_ = ~(_0022_ & _0017_);\n  assign _0024_ = _0014_ ? exception_e2_q[4] : mem_exception_e2_i[4];\n  assign _0025_ = _0014_ ? exception_e2_q[5] : mem_exception_e2_i[5];\n  assign _0026_ = _0025_ | _0024_;\n  assign squash_e1_e2_w = _0026_ | _0023_;\n  assign valid_wb_o = valid_wb_q & ~(issue_stall_i);\n  assign _0027_ = ctrl_e1_q[4] & ~(div_complete_i);\n  assign _0028_ = _0010_ & ~(_0012_);\n  assign stall_o = _0028_ | _0027_;\n  assign _0029_ = issue_accept_i & issue_valid_i;\n  assign squash_e1_e2_o = squash_e1_e2_w | squash_e1_e2_q;\n  assign _0030_ = squash_e1_e2_o | squash_e1_e2_i;\n  assign _0007_ = _0029_ & ~(_0030_);\n  assign _0031_ = _0030_ | ~(_0029_);\n  assign _0618_ = issue_pc_i[0] & ~(_0031_);\n  assign _0629_ = issue_pc_i[1] & ~(_0031_);\n  assign _0640_ = issue_pc_i[2] & ~(_0031_);\n  assign _0643_ = issue_pc_i[3] & ~(_0031_);\n  assign _0644_ = issue_pc_i[4] & ~(_0031_);\n  assign _0645_ = issue_pc_i[5] & ~(_0031_);\n  assign _0646_ = issue_pc_i[6] & ~(_0031_);\n  assign _0647_ = issue_pc_i[7] & ~(_0031_);\n  assign _0648_ = issue_pc_i[8] & ~(_0031_);\n  assign _0649_ = issue_pc_i[9] & ~(_0031_);\n  assign _0619_ = issue_pc_i[10] & ~(_0031_);\n  assign _0620_ = issue_pc_i[11] & ~(_0031_);\n  assign _0621_ = issue_pc_i[12] & ~(_0031_);\n  assign _0622_ = issue_pc_i[13] & ~(_0031_);\n  assign _0623_ = issue_pc_i[14] & ~(_0031_);\n  assign _0624_ = issue_pc_i[15] & ~(_0031_);\n  assign _0625_ = issue_pc_i[16] & ~(_0031_);\n  assign _0626_ = issue_pc_i[17] & ~(_0031_);\n  assign _0627_ = issue_pc_i[18] & ~(_0031_);\n  assign _0628_ = issue_pc_i[19] & ~(_0031_);\n  assign _0630_ = issue_pc_i[20] & ~(_0031_);\n  assign _0631_ = issue_pc_i[21] & ~(_0031_);\n  assign _0632_ = issue_pc_i[22] & ~(_0031_);\n  assign _0633_ = issue_pc_i[23] & ~(_0031_);\n  assign _0634_ = issue_pc_i[24] & ~(_0031_);\n  assign _0635_ = issue_pc_i[25] & ~(_0031_);\n  assign _0636_ = issue_pc_i[26] & ~(_0031_);\n  assign _0637_ = issue_pc_i[27] & ~(_0031_);\n  assign _0638_ = issue_pc_i[28] & ~(_0031_);\n  assign _0639_ = issue_pc_i[29] & ~(_0031_);\n  assign _0641_ = issue_pc_i[30] & ~(_0031_);\n  assign _0642_ = issue_pc_i[31] & ~(_0031_);\n  assign _0714_ = issue_operand_rb_i[0] & ~(_0031_);\n  assign _0725_ = issue_operand_rb_i[1] & ~(_0031_);\n  assign _0736_ = issue_operand_rb_i[2] & ~(_0031_);\n  assign _0739_ = issue_operand_rb_i[3] & ~(_0031_);\n  assign _0740_ = issue_operand_rb_i[4] & ~(_0031_);\n  assign _0741_ = issue_operand_rb_i[5] & ~(_0031_);\n  assign _0742_ = issue_operand_rb_i[6] & ~(_0031_);\n  assign _0743_ = issue_operand_rb_i[7] & ~(_0031_);\n  assign _0744_ = issue_operand_rb_i[8] & ~(_0031_);\n  assign _0745_ = issue_operand_rb_i[9] & ~(_0031_);\n  assign _0715_ = issue_operand_rb_i[10] & ~(_0031_);\n  assign _0716_ = issue_operand_rb_i[11] & ~(_0031_);\n  assign _0717_ = issue_operand_rb_i[12] & ~(_0031_);\n  assign _0718_ = issue_operand_rb_i[13] & ~(_0031_);\n  assign _0719_ = issue_operand_rb_i[14] & ~(_0031_);\n  assign _0720_ = issue_operand_rb_i[15] & ~(_0031_);\n  assign _0721_ = issue_operand_rb_i[16] & ~(_0031_);\n  assign _0722_ = issue_operand_rb_i[17] & ~(_0031_);\n  assign _0723_ = issue_operand_rb_i[18] & ~(_0031_);\n  assign _0724_ = issue_operand_rb_i[19] & ~(_0031_);\n  assign _0726_ = issue_operand_rb_i[20] & ~(_0031_);\n  assign _0727_ = issue_operand_rb_i[21] & ~(_0031_);\n  assign _0728_ = issue_operand_rb_i[22] & ~(_0031_);\n  assign _0729_ = issue_operand_rb_i[23] & ~(_0031_);\n  assign _0730_ = issue_operand_rb_i[24] & ~(_0031_);\n  assign _0731_ = issue_operand_rb_i[25] & ~(_0031_);\n  assign _0732_ = issue_operand_rb_i[26] & ~(_0031_);\n  assign _0733_ = issue_operand_rb_i[27] & ~(_0031_);\n  assign _0734_ = issue_operand_rb_i[28] & ~(_0031_);\n  assign _0735_ = issue_operand_rb_i[29] & ~(_0031_);\n  assign _0737_ = issue_operand_rb_i[30] & ~(_0031_);\n  assign _0738_ = issue_operand_rb_i[31] & ~(_0031_);\n  assign _0650_ = issue_opcode_i[0] & ~(_0031_);\n  assign _0661_ = issue_opcode_i[1] & ~(_0031_);\n  assign _0672_ = issue_opcode_i[2] & ~(_0031_);\n  assign _0675_ = issue_opcode_i[3] & ~(_0031_);\n  assign _0676_ = issue_opcode_i[4] & ~(_0031_);\n  assign _0677_ = issue_opcode_i[5] & ~(_0031_);\n  assign _0678_ = issue_opcode_i[6] & ~(_0031_);\n  assign _0679_ = issue_opcode_i[7] & ~(_0031_);\n  assign _0680_ = issue_opcode_i[8] & ~(_0031_);\n  assign _0681_ = issue_opcode_i[9] & ~(_0031_);\n  assign _0651_ = issue_opcode_i[10] & ~(_0031_);\n  assign _0652_ = issue_opcode_i[11] & ~(_0031_);\n  assign _0653_ = issue_opcode_i[12] & ~(_0031_);\n  assign _0654_ = issue_opcode_i[13] & ~(_0031_);\n  assign _0655_ = issue_opcode_i[14] & ~(_0031_);\n  assign _0656_ = issue_opcode_i[15] & ~(_0031_);\n  assign _0657_ = issue_opcode_i[16] & ~(_0031_);\n  assign _0658_ = issue_opcode_i[17] & ~(_0031_);\n  assign _0659_ = issue_opcode_i[18] & ~(_0031_);\n  assign _0660_ = issue_opcode_i[19] & ~(_0031_);\n  assign _0662_ = issue_opcode_i[20] & ~(_0031_);\n  assign _0663_ = issue_opcode_i[21] & ~(_0031_);\n  assign _0664_ = issue_opcode_i[22] & ~(_0031_);\n  assign _0665_ = issue_opcode_i[23] & ~(_0031_);\n  assign _0666_ = issue_opcode_i[24] & ~(_0031_);\n  assign _0667_ = issue_opcode_i[25] & ~(_0031_);\n  assign _0668_ = issue_opcode_i[26] & ~(_0031_);\n  assign _0669_ = issue_opcode_i[27] & ~(_0031_);\n  assign _0670_ = issue_opcode_i[28] & ~(_0031_);\n  assign _0671_ = issue_opcode_i[29] & ~(_0031_);\n  assign _0673_ = issue_opcode_i[30] & ~(_0031_);\n  assign _0674_ = issue_opcode_i[31] & ~(_0031_);\n  assign _0032_ = ~(issue_exception_i[1] | issue_exception_i[0]);\n  assign _0033_ = issue_exception_i[3] | issue_exception_i[2];\n  assign _0034_ = _0032_ & ~(_0033_);\n  assign _0035_ = issue_exception_i[5] | issue_exception_i[4];\n  assign _0036_ = _0034_ & ~(_0035_);\n  assign _0037_ = _0036_ | ~(issue_exception_i[0]);\n  assign _0746_ = ~(_0037_ | _0031_);\n  assign _0038_ = _0036_ | ~(issue_exception_i[1]);\n  assign _0747_ = ~(_0038_ | _0031_);\n  assign _0039_ = _0036_ | ~(issue_exception_i[2]);\n  assign _0748_ = ~(_0039_ | _0031_);\n  assign _0040_ = _0036_ | ~(issue_exception_i[3]);\n  assign _0749_ = ~(_0040_ | _0031_);\n  assign _0041_ = issue_branch_target_i[1] | issue_branch_target_i[0];\n  assign _0042_ = _0041_ & issue_branch_taken_i;\n  assign _0043_ = _0036_ ? _0042_ : issue_exception_i[4];\n  assign _0750_ = _0043_ & ~(_0031_);\n  assign _0044_ = _0036_ | ~(issue_exception_i[5]);\n  assign _0751_ = ~(_0044_ | _0031_);\n  assign _0682_ = issue_operand_ra_i[0] & ~(_0031_);\n  assign _0693_ = issue_operand_ra_i[1] & ~(_0031_);\n  assign _0704_ = issue_operand_ra_i[2] & ~(_0031_);\n  assign _0707_ = issue_operand_ra_i[3] & ~(_0031_);\n  assign _0708_ = issue_operand_ra_i[4] & ~(_0031_);\n  assign _0709_ = issue_operand_ra_i[5] & ~(_0031_);\n  assign _0710_ = issue_operand_ra_i[6] & ~(_0031_);\n  assign _0711_ = issue_operand_ra_i[7] & ~(_0031_);\n  assign _0712_ = issue_operand_ra_i[8] & ~(_0031_);\n  assign _0713_ = issue_operand_ra_i[9] & ~(_0031_);\n  assign _0683_ = issue_operand_ra_i[10] & ~(_0031_);\n  assign _0684_ = issue_operand_ra_i[11] & ~(_0031_);\n  assign _0685_ = issue_operand_ra_i[12] & ~(_0031_);\n  assign _0686_ = issue_operand_ra_i[13] & ~(_0031_);\n  assign _0687_ = issue_operand_ra_i[14] & ~(_0031_);\n  assign _0688_ = issue_operand_ra_i[15] & ~(_0031_);\n  assign _0689_ = issue_operand_ra_i[16] & ~(_0031_);\n  assign _0690_ = issue_operand_ra_i[17] & ~(_0031_);\n  assign _0691_ = issue_operand_ra_i[18] & ~(_0031_);\n  assign _0692_ = issue_operand_ra_i[19] & ~(_0031_);\n  assign _0694_ = issue_operand_ra_i[20] & ~(_0031_);\n  assign _0695_ = issue_operand_ra_i[21] & ~(_0031_);\n  assign _0696_ = issue_operand_ra_i[22] & ~(_0031_);\n  assign _0697_ = issue_operand_ra_i[23] & ~(_0031_);\n  assign _0698_ = issue_operand_ra_i[24] & ~(_0031_);\n  assign _0699_ = issue_operand_ra_i[25] & ~(_0031_);\n  assign _0700_ = issue_operand_ra_i[26] & ~(_0031_);\n  assign _0701_ = issue_operand_ra_i[27] & ~(_0031_);\n  assign _0702_ = issue_operand_ra_i[28] & ~(_0031_);\n  assign _0703_ = issue_operand_ra_i[29] & ~(_0031_);\n  assign _0705_ = issue_operand_ra_i[30] & ~(_0031_);\n  assign _0706_ = issue_operand_ra_i[31] & ~(_0031_);\n  assign _0045_ = ~ctrl_e1_q[8];\n  assign _0046_ = exception_e1_q[1] | exception_e1_q[0];\n  assign _0047_ = exception_e1_q[3] | exception_e1_q[2];\n  assign _0048_ = _0047_ | _0046_;\n  assign _0049_ = exception_e1_q[5] | exception_e1_q[4];\n  assign _0050_ = _0049_ | _0048_;\n  assign _0051_ = _0050_ ? exception_e1_q[0] : csr_result_exception_e1_i[0];\n  assign _0052_ = ~(_0051_ & _0045_);\n  assign _0604_ = ~(_0052_ | _0030_);\n  assign _0053_ = _0050_ ? exception_e1_q[1] : csr_result_exception_e1_i[1];\n  assign _0054_ = ~(_0053_ & _0045_);\n  assign _0605_ = ~(_0054_ | _0030_);\n  assign _0055_ = _0050_ ? exception_e1_q[2] : csr_result_exception_e1_i[2];\n  assign _0056_ = ~(_0055_ & _0045_);\n  assign _0606_ = ~(_0056_ | _0030_);\n  assign _0057_ = _0050_ ? exception_e1_q[3] : csr_result_exception_e1_i[3];\n  assign _0058_ = ~(_0057_ & _0045_);\n  assign _0607_ = ~(_0058_ | _0030_);\n  assign _0059_ = _0050_ ? exception_e1_q[4] : csr_result_exception_e1_i[4];\n  assign _0060_ = ~(_0059_ & _0045_);\n  assign _0608_ = ~(_0060_ | _0030_);\n  assign _0061_ = _0050_ ? exception_e1_q[5] : csr_result_exception_e1_i[5];\n  assign _0062_ = _0045_ & ~(_0061_);\n  assign _0609_ = ~(_0062_ | _0030_);\n  assign _0572_ = operand_rb_e1_q[0] & ~(_0030_);\n  assign _0583_ = operand_rb_e1_q[1] & ~(_0030_);\n  assign _0594_ = operand_rb_e1_q[2] & ~(_0030_);\n  assign _0597_ = operand_rb_e1_q[3] & ~(_0030_);\n  assign _0598_ = operand_rb_e1_q[4] & ~(_0030_);\n  assign _0599_ = operand_rb_e1_q[5] & ~(_0030_);\n  assign _0600_ = operand_rb_e1_q[6] & ~(_0030_);\n  assign _0601_ = operand_rb_e1_q[7] & ~(_0030_);\n  assign _0602_ = operand_rb_e1_q[8] & ~(_0030_);\n  assign _0603_ = operand_rb_e1_q[9] & ~(_0030_);\n  assign _0573_ = operand_rb_e1_q[10] & ~(_0030_);\n  assign _0574_ = operand_rb_e1_q[11] & ~(_0030_);\n  assign _0575_ = operand_rb_e1_q[12] & ~(_0030_);\n  assign _0576_ = operand_rb_e1_q[13] & ~(_0030_);\n  assign _0577_ = operand_rb_e1_q[14] & ~(_0030_);\n  assign _0578_ = operand_rb_e1_q[15] & ~(_0030_);\n  assign _0579_ = operand_rb_e1_q[16] & ~(_0030_);\n  assign _0580_ = operand_rb_e1_q[17] & ~(_0030_);\n  assign _0581_ = operand_rb_e1_q[18] & ~(_0030_);\n  assign _0582_ = operand_rb_e1_q[19] & ~(_0030_);\n  assign _0584_ = operand_rb_e1_q[20] & ~(_0030_);\n  assign _0585_ = operand_rb_e1_q[21] & ~(_0030_);\n  assign _0586_ = operand_rb_e1_q[22] & ~(_0030_);\n  assign _0587_ = operand_rb_e1_q[23] & ~(_0030_);\n  assign _0588_ = operand_rb_e1_q[24] & ~(_0030_);\n  assign _0589_ = operand_rb_e1_q[25] & ~(_0030_);\n  assign _0590_ = operand_rb_e1_q[26] & ~(_0030_);\n  assign _0591_ = operand_rb_e1_q[27] & ~(_0030_);\n  assign _0592_ = operand_rb_e1_q[28] & ~(_0030_);\n  assign _0593_ = operand_rb_e1_q[29] & ~(_0030_);\n  assign _0595_ = operand_rb_e1_q[30] & ~(_0030_);\n  assign _0596_ = operand_rb_e1_q[31] & ~(_0030_);\n  assign _0540_ = operand_ra_e1_q[0] & ~(_0030_);\n  assign _0551_ = operand_ra_e1_q[1] & ~(_0030_);\n  assign _0562_ = operand_ra_e1_q[2] & ~(_0030_);\n  assign _0565_ = operand_ra_e1_q[3] & ~(_0030_);\n  assign _0566_ = operand_ra_e1_q[4] & ~(_0030_);\n  assign _0567_ = operand_ra_e1_q[5] & ~(_0030_);\n  assign _0568_ = operand_ra_e1_q[6] & ~(_0030_);\n  assign _0569_ = operand_ra_e1_q[7] & ~(_0030_);\n  assign _0570_ = operand_ra_e1_q[8] & ~(_0030_);\n  assign _0571_ = operand_ra_e1_q[9] & ~(_0030_);\n  assign _0541_ = operand_ra_e1_q[10] & ~(_0030_);\n  assign _0542_ = operand_ra_e1_q[11] & ~(_0030_);\n  assign _0543_ = operand_ra_e1_q[12] & ~(_0030_);\n  assign _0544_ = operand_ra_e1_q[13] & ~(_0030_);\n  assign _0545_ = operand_ra_e1_q[14] & ~(_0030_);\n  assign _0546_ = operand_ra_e1_q[15] & ~(_0030_);\n  assign _0547_ = operand_ra_e1_q[16] & ~(_0030_);\n  assign _0548_ = operand_ra_e1_q[17] & ~(_0030_);\n  assign _0549_ = operand_ra_e1_q[18] & ~(_0030_);\n  assign _0550_ = operand_ra_e1_q[19] & ~(_0030_);\n  assign _0552_ = operand_ra_e1_q[20] & ~(_0030_);\n  assign _0553_ = operand_ra_e1_q[21] & ~(_0030_);\n  assign _0554_ = operand_ra_e1_q[22] & ~(_0030_);\n  assign _0555_ = operand_ra_e1_q[23] & ~(_0030_);\n  assign _0556_ = operand_ra_e1_q[24] & ~(_0030_);\n  assign _0557_ = operand_ra_e1_q[25] & ~(_0030_);\n  assign _0558_ = operand_ra_e1_q[26] & ~(_0030_);\n  assign _0559_ = operand_ra_e1_q[27] & ~(_0030_);\n  assign _0560_ = operand_ra_e1_q[28] & ~(_0030_);\n  assign _0561_ = operand_ra_e1_q[29] & ~(_0030_);\n  assign _0563_ = operand_ra_e1_q[30] & ~(_0030_);\n  assign _0564_ = operand_ra_e1_q[31] & ~(_0030_);\n  assign _0508_ = opcode_e1_q[0] & ~(_0030_);\n  assign _0519_ = opcode_e1_q[1] & ~(_0030_);\n  assign _0530_ = opcode_e1_q[2] & ~(_0030_);\n  assign _0533_ = opcode_e1_q[3] & ~(_0030_);\n  assign _0534_ = opcode_e1_q[4] & ~(_0030_);\n  assign _0535_ = opcode_e1_q[5] & ~(_0030_);\n  assign _0536_ = opcode_e1_q[6] & ~(_0030_);\n  assign _0537_ = opcode_e1_q[7] & ~(_0030_);\n  assign _0538_ = opcode_e1_q[8] & ~(_0030_);\n  assign _0539_ = opcode_e1_q[9] & ~(_0030_);\n  assign _0509_ = opcode_e1_q[10] & ~(_0030_);\n  assign _0510_ = opcode_e1_q[11] & ~(_0030_);\n  assign _0511_ = opcode_e1_q[12] & ~(_0030_);\n  assign _0512_ = opcode_e1_q[13] & ~(_0030_);\n  assign _0513_ = opcode_e1_q[14] & ~(_0030_);\n  assign _0514_ = opcode_e1_q[15] & ~(_0030_);\n  assign _0515_ = opcode_e1_q[16] & ~(_0030_);\n  assign _0516_ = opcode_e1_q[17] & ~(_0030_);\n  assign _0517_ = opcode_e1_q[18] & ~(_0030_);\n  assign _0518_ = opcode_e1_q[19] & ~(_0030_);\n  assign _0520_ = opcode_e1_q[20] & ~(_0030_);\n  assign _0521_ = opcode_e1_q[21] & ~(_0030_);\n  assign _0522_ = opcode_e1_q[22] & ~(_0030_);\n  assign _0523_ = opcode_e1_q[23] & ~(_0030_);\n  assign _0524_ = opcode_e1_q[24] & ~(_0030_);\n  assign _0525_ = opcode_e1_q[25] & ~(_0030_);\n  assign _0526_ = opcode_e1_q[26] & ~(_0030_);\n  assign _0527_ = opcode_e1_q[27] & ~(_0030_);\n  assign _0528_ = opcode_e1_q[28] & ~(_0030_);\n  assign _0529_ = opcode_e1_q[29] & ~(_0030_);\n  assign _0531_ = opcode_e1_q[30] & ~(_0030_);\n  assign _0532_ = opcode_e1_q[31] & ~(_0030_);\n  assign _0476_ = pc_e1_q[0] & ~(_0030_);\n  assign _0487_ = pc_e1_q[1] & ~(_0030_);\n  assign _0498_ = pc_e1_q[2] & ~(_0030_);\n  assign _0501_ = pc_e1_q[3] & ~(_0030_);\n  assign _0502_ = pc_e1_q[4] & ~(_0030_);\n  assign _0503_ = pc_e1_q[5] & ~(_0030_);\n  assign _0504_ = pc_e1_q[6] & ~(_0030_);\n  assign _0505_ = pc_e1_q[7] & ~(_0030_);\n  assign _0506_ = pc_e1_q[8] & ~(_0030_);\n  assign _0507_ = pc_e1_q[9] & ~(_0030_);\n  assign _0477_ = pc_e1_q[10] & ~(_0030_);\n  assign _0478_ = pc_e1_q[11] & ~(_0030_);\n  assign _0479_ = pc_e1_q[12] & ~(_0030_);\n  assign _0480_ = pc_e1_q[13] & ~(_0030_);\n  assign _0481_ = pc_e1_q[14] & ~(_0030_);\n  assign _0482_ = pc_e1_q[15] & ~(_0030_);\n  assign _0483_ = pc_e1_q[16] & ~(_0030_);\n  assign _0484_ = pc_e1_q[17] & ~(_0030_);\n  assign _0485_ = pc_e1_q[18] & ~(_0030_);\n  assign _0486_ = pc_e1_q[19] & ~(_0030_);\n  assign _0488_ = pc_e1_q[20] & ~(_0030_);\n  assign _0489_ = pc_e1_q[21] & ~(_0030_);\n  assign _0490_ = pc_e1_q[22] & ~(_0030_);\n  assign _0491_ = pc_e1_q[23] & ~(_0030_);\n  assign _0492_ = pc_e1_q[24] & ~(_0030_);\n  assign _0493_ = pc_e1_q[25] & ~(_0030_);\n  assign _0494_ = pc_e1_q[26] & ~(_0030_);\n  assign _0495_ = pc_e1_q[27] & ~(_0030_);\n  assign _0496_ = pc_e1_q[28] & ~(_0030_);\n  assign _0497_ = pc_e1_q[29] & ~(_0030_);\n  assign _0499_ = pc_e1_q[30] & ~(_0030_);\n  assign _0500_ = pc_e1_q[31] & ~(_0030_);\n  assign _0063_ = ctrl_e1_q[3] ? csr_result_value_e1_i[0] : alu_result_e1_i[0];\n  assign _0064_ = ctrl_e1_q[4] ? div_result_i[0] : _0063_;\n  assign _0444_ = _0064_ & ~(_0030_);\n  assign _0065_ = ctrl_e1_q[3] ? csr_result_value_e1_i[1] : alu_result_e1_i[1];\n  assign _0066_ = ctrl_e1_q[4] ? div_result_i[1] : _0065_;\n  assign _0455_ = _0066_ & ~(_0030_);\n  assign _0067_ = ctrl_e1_q[3] ? csr_result_value_e1_i[2] : alu_result_e1_i[2];\n  assign _0068_ = ctrl_e1_q[4] ? div_result_i[2] : _0067_;\n  assign _0466_ = _0068_ & ~(_0030_);\n  assign _0069_ = ctrl_e1_q[3] ? csr_result_value_e1_i[3] : alu_result_e1_i[3];\n  assign _0070_ = ctrl_e1_q[4] ? div_result_i[3] : _0069_;\n  assign _0469_ = _0070_ & ~(_0030_);\n  assign _0071_ = ctrl_e1_q[3] ? csr_result_value_e1_i[4] : alu_result_e1_i[4];\n  assign _0072_ = ctrl_e1_q[4] ? div_result_i[4] : _0071_;\n  assign _0470_ = _0072_ & ~(_0030_);\n  assign _0073_ = ctrl_e1_q[3] ? csr_result_value_e1_i[5] : alu_result_e1_i[5];\n  assign _0074_ = ctrl_e1_q[4] ? div_result_i[5] : _0073_;\n  assign _0471_ = _0074_ & ~(_0030_);\n  assign _0075_ = ctrl_e1_q[3] ? csr_result_value_e1_i[6] : alu_result_e1_i[6];\n  assign _0076_ = ctrl_e1_q[4] ? div_result_i[6] : _0075_;\n  assign _0472_ = _0076_ & ~(_0030_);\n  assign _0077_ = ctrl_e1_q[3] ? csr_result_value_e1_i[7] : alu_result_e1_i[7];\n  assign _0078_ = ctrl_e1_q[4] ? div_result_i[7] : _0077_;\n  assign _0473_ = _0078_ & ~(_0030_);\n  assign _0079_ = ctrl_e1_q[3] ? csr_result_value_e1_i[8] : alu_result_e1_i[8];\n  assign _0080_ = ctrl_e1_q[4] ? div_result_i[8] : _0079_;\n  assign _0474_ = _0080_ & ~(_0030_);\n  assign _0081_ = ctrl_e1_q[3] ? csr_result_value_e1_i[9] : alu_result_e1_i[9];\n  assign _0082_ = ctrl_e1_q[4] ? div_result_i[9] : _0081_;\n  assign _0475_ = _0082_ & ~(_0030_);\n  assign _0083_ = ctrl_e1_q[3] ? csr_result_value_e1_i[10] : alu_result_e1_i[10];\n  assign _0084_ = ctrl_e1_q[4] ? div_result_i[10] : _0083_;\n  assign _0445_ = _0084_ & ~(_0030_);\n  assign _0085_ = ctrl_e1_q[3] ? csr_result_value_e1_i[11] : alu_result_e1_i[11];\n  assign _0086_ = ctrl_e1_q[4] ? div_result_i[11] : _0085_;\n  assign _0446_ = _0086_ & ~(_0030_);\n  assign _0087_ = ctrl_e1_q[3] ? csr_result_value_e1_i[12] : alu_result_e1_i[12];\n  assign _0088_ = ctrl_e1_q[4] ? div_result_i[12] : _0087_;\n  assign _0447_ = _0088_ & ~(_0030_);\n  assign _0089_ = ctrl_e1_q[3] ? csr_result_value_e1_i[13] : alu_result_e1_i[13];\n  assign _0090_ = ctrl_e1_q[4] ? div_result_i[13] : _0089_;\n  assign _0448_ = _0090_ & ~(_0030_);\n  assign _0091_ = ctrl_e1_q[3] ? csr_result_value_e1_i[14] : alu_result_e1_i[14];\n  assign _0092_ = ctrl_e1_q[4] ? div_result_i[14] : _0091_;\n  assign _0449_ = _0092_ & ~(_0030_);\n  assign _0093_ = ctrl_e1_q[3] ? csr_result_value_e1_i[15] : alu_result_e1_i[15];\n  assign _0094_ = ctrl_e1_q[4] ? div_result_i[15] : _0093_;\n  assign _0450_ = _0094_ & ~(_0030_);\n  assign _0095_ = ctrl_e1_q[3] ? csr_result_value_e1_i[16] : alu_result_e1_i[16];\n  assign _0096_ = ctrl_e1_q[4] ? div_result_i[16] : _0095_;\n  assign _0451_ = _0096_ & ~(_0030_);\n  assign _0097_ = ctrl_e1_q[3] ? csr_result_value_e1_i[17] : alu_result_e1_i[17];\n  assign _0098_ = ctrl_e1_q[4] ? div_result_i[17] : _0097_;\n  assign _0452_ = _0098_ & ~(_0030_);\n  assign _0099_ = ctrl_e1_q[3] ? csr_result_value_e1_i[18] : alu_result_e1_i[18];\n  assign _0100_ = ctrl_e1_q[4] ? div_result_i[18] : _0099_;\n  assign _0453_ = _0100_ & ~(_0030_);\n  assign _0101_ = ctrl_e1_q[3] ? csr_result_value_e1_i[19] : alu_result_e1_i[19];\n  assign _0102_ = ctrl_e1_q[4] ? div_result_i[19] : _0101_;\n  assign _0454_ = _0102_ & ~(_0030_);\n  assign _0103_ = ctrl_e1_q[3] ? csr_result_value_e1_i[20] : alu_result_e1_i[20];\n  assign _0104_ = ctrl_e1_q[4] ? div_result_i[20] : _0103_;\n  assign _0456_ = _0104_ & ~(_0030_);\n  assign _0105_ = ctrl_e1_q[3] ? csr_result_value_e1_i[21] : alu_result_e1_i[21];\n  assign _0106_ = ctrl_e1_q[4] ? div_result_i[21] : _0105_;\n  assign _0457_ = _0106_ & ~(_0030_);\n  assign _0107_ = ctrl_e1_q[3] ? csr_result_value_e1_i[22] : alu_result_e1_i[22];\n  assign _0108_ = ctrl_e1_q[4] ? div_result_i[22] : _0107_;\n  assign _0458_ = _0108_ & ~(_0030_);\n  assign _0109_ = ctrl_e1_q[3] ? csr_result_value_e1_i[23] : alu_result_e1_i[23];\n  assign _0110_ = ctrl_e1_q[4] ? div_result_i[23] : _0109_;\n  assign _0459_ = _0110_ & ~(_0030_);\n  assign _0111_ = ctrl_e1_q[3] ? csr_result_value_e1_i[24] : alu_result_e1_i[24];\n  assign _0112_ = ctrl_e1_q[4] ? div_result_i[24] : _0111_;\n  assign _0460_ = _0112_ & ~(_0030_);\n  assign _0113_ = ctrl_e1_q[3] ? csr_result_value_e1_i[25] : alu_result_e1_i[25];\n  assign _0114_ = ctrl_e1_q[4] ? div_result_i[25] : _0113_;\n  assign _0461_ = _0114_ & ~(_0030_);\n  assign _0115_ = ctrl_e1_q[3] ? csr_result_value_e1_i[26] : alu_result_e1_i[26];\n  assign _0116_ = ctrl_e1_q[4] ? div_result_i[26] : _0115_;\n  assign _0462_ = _0116_ & ~(_0030_);\n  assign _0117_ = ctrl_e1_q[3] ? csr_result_value_e1_i[27] : alu_result_e1_i[27];\n  assign _0118_ = ctrl_e1_q[4] ? div_result_i[27] : _0117_;\n  assign _0463_ = _0118_ & ~(_0030_);\n  assign _0119_ = ctrl_e1_q[3] ? csr_result_value_e1_i[28] : alu_result_e1_i[28];\n  assign _0120_ = ctrl_e1_q[4] ? div_result_i[28] : _0119_;\n  assign _0464_ = _0120_ & ~(_0030_);\n  assign _0121_ = ctrl_e1_q[3] ? csr_result_value_e1_i[29] : alu_result_e1_i[29];\n  assign _0122_ = ctrl_e1_q[4] ? div_result_i[29] : _0121_;\n  assign _0465_ = _0122_ & ~(_0030_);\n  assign _0123_ = ctrl_e1_q[3] ? csr_result_value_e1_i[30] : alu_result_e1_i[30];\n  assign _0124_ = ctrl_e1_q[4] ? div_result_i[30] : _0123_;\n  assign _0467_ = _0124_ & ~(_0030_);\n  assign _0125_ = ctrl_e1_q[3] ? csr_result_value_e1_i[31] : alu_result_e1_i[31];\n  assign _0126_ = ctrl_e1_q[4] ? div_result_i[31] : _0125_;\n  assign _0468_ = _0126_ & ~(_0030_);\n  assign _0412_ = csr_result_wdata_e1_i[0] & ~(_0030_);\n  assign _0423_ = csr_result_wdata_e1_i[1] & ~(_0030_);\n  assign _0434_ = csr_result_wdata_e1_i[2] & ~(_0030_);\n  assign _0437_ = csr_result_wdata_e1_i[3] & ~(_0030_);\n  assign _0438_ = csr_result_wdata_e1_i[4] & ~(_0030_);\n  assign _0439_ = csr_result_wdata_e1_i[5] & ~(_0030_);\n  assign _0440_ = csr_result_wdata_e1_i[6] & ~(_0030_);\n  assign _0441_ = csr_result_wdata_e1_i[7] & ~(_0030_);\n  assign _0442_ = csr_result_wdata_e1_i[8] & ~(_0030_);\n  assign _0443_ = csr_result_wdata_e1_i[9] & ~(_0030_);\n  assign _0413_ = csr_result_wdata_e1_i[10] & ~(_0030_);\n  assign _0414_ = csr_result_wdata_e1_i[11] & ~(_0030_);\n  assign _0415_ = csr_result_wdata_e1_i[12] & ~(_0030_);\n  assign _0416_ = csr_result_wdata_e1_i[13] & ~(_0030_);\n  assign _0417_ = csr_result_wdata_e1_i[14] & ~(_0030_);\n  assign _0418_ = csr_result_wdata_e1_i[15] & ~(_0030_);\n  assign _0419_ = csr_result_wdata_e1_i[16] & ~(_0030_);\n  assign _0420_ = csr_result_wdata_e1_i[17] & ~(_0030_);\n  assign _0421_ = csr_result_wdata_e1_i[18] & ~(_0030_);\n  assign _0422_ = csr_result_wdata_e1_i[19] & ~(_0030_);\n  assign _0424_ = csr_result_wdata_e1_i[20] & ~(_0030_);\n  assign _0425_ = csr_result_wdata_e1_i[21] & ~(_0030_);\n  assign _0426_ = csr_result_wdata_e1_i[22] & ~(_0030_);\n  assign _0427_ = csr_result_wdata_e1_i[23] & ~(_0030_);\n  assign _0428_ = csr_result_wdata_e1_i[24] & ~(_0030_);\n  assign _0429_ = csr_result_wdata_e1_i[25] & ~(_0030_);\n  assign _0430_ = csr_result_wdata_e1_i[26] & ~(_0030_);\n  assign _0431_ = csr_result_wdata_e1_i[27] & ~(_0030_);\n  assign _0432_ = csr_result_wdata_e1_i[28] & ~(_0030_);\n  assign _0433_ = csr_result_wdata_e1_i[29] & ~(_0030_);\n  assign _0435_ = csr_result_wdata_e1_i[30] & ~(_0030_);\n  assign _0436_ = csr_result_wdata_e1_i[31] & ~(_0030_);\n  assign _0411_ = csr_result_write_e1_i & ~(_0030_);\n  assign _0002_ = ctrl_e1_q[1] & ~(_0030_);\n  assign _0003_ = ctrl_e1_q[2] & ~(_0030_);\n  assign _0004_ = ctrl_e1_q[3] & ~(_0030_);\n  assign _0005_ = ctrl_e1_q[5] & ~(_0030_);\n  assign _0006_ = ctrl_e1_q[7] & ~(_0030_);\n  assign _0127_ = valid_e1_q & ~(_0050_);\n  assign _0128_ = ctrl_e1_q[8] ? valid_e1_q : _0127_;\n  assign _0410_ = _0128_ & ~(_0030_);\n  assign _0129_ = ~squash_wb_i;\n  assign _0404_ = _0129_ & ~(_0015_);\n  assign _0130_ = ~exception_e2_q[1];\n  assign _0131_ = ~mem_exception_e2_i[1];\n  assign _0132_ = _0014_ ? _0130_ : _0131_;\n  assign _0405_ = _0129_ & ~(_0132_);\n  assign _0406_ = _0129_ & ~(_0020_);\n  assign _0133_ = ~exception_e2_q[3];\n  assign _0134_ = ~mem_exception_e2_i[3];\n  assign _0135_ = _0014_ ? _0133_ : _0134_;\n  assign _0407_ = _0129_ & ~(_0135_);\n  assign _0408_ = _0024_ & ~(squash_wb_i);\n  assign _0409_ = _0025_ & ~(squash_wb_i);\n  assign _0372_ = operand_rb_e2_q[0] & ~(squash_wb_i);\n  assign _0383_ = operand_rb_e2_q[1] & ~(squash_wb_i);\n  assign _0394_ = operand_rb_e2_q[2] & ~(squash_wb_i);\n  assign _0397_ = operand_rb_e2_q[3] & ~(squash_wb_i);\n  assign _0398_ = operand_rb_e2_q[4] & ~(squash_wb_i);\n  assign _0399_ = operand_rb_e2_q[5] & ~(squash_wb_i);\n  assign _0400_ = operand_rb_e2_q[6] & ~(squash_wb_i);\n  assign _0401_ = operand_rb_e2_q[7] & ~(squash_wb_i);\n  assign _0402_ = operand_rb_e2_q[8] & ~(squash_wb_i);\n  assign _0403_ = operand_rb_e2_q[9] & ~(squash_wb_i);\n  assign _0373_ = operand_rb_e2_q[10] & ~(squash_wb_i);\n  assign _0374_ = operand_rb_e2_q[11] & ~(squash_wb_i);\n  assign _0375_ = operand_rb_e2_q[12] & ~(squash_wb_i);\n  assign _0376_ = operand_rb_e2_q[13] & ~(squash_wb_i);\n  assign _0377_ = operand_rb_e2_q[14] & ~(squash_wb_i);\n  assign _0378_ = operand_rb_e2_q[15] & ~(squash_wb_i);\n  assign _0379_ = operand_rb_e2_q[16] & ~(squash_wb_i);\n  assign _0380_ = operand_rb_e2_q[17] & ~(squash_wb_i);\n  assign _0381_ = operand_rb_e2_q[18] & ~(squash_wb_i);\n  assign _0382_ = operand_rb_e2_q[19] & ~(squash_wb_i);\n  assign _0384_ = operand_rb_e2_q[20] & ~(squash_wb_i);\n  assign _0385_ = operand_rb_e2_q[21] & ~(squash_wb_i);\n  assign _0386_ = operand_rb_e2_q[22] & ~(squash_wb_i);\n  assign _0387_ = operand_rb_e2_q[23] & ~(squash_wb_i);\n  assign _0388_ = operand_rb_e2_q[24] & ~(squash_wb_i);\n  assign _0389_ = operand_rb_e2_q[25] & ~(squash_wb_i);\n  assign _0390_ = operand_rb_e2_q[26] & ~(squash_wb_i);\n  assign _0391_ = operand_rb_e2_q[27] & ~(squash_wb_i);\n  assign _0392_ = operand_rb_e2_q[28] & ~(squash_wb_i);\n  assign _0393_ = operand_rb_e2_q[29] & ~(squash_wb_i);\n  assign _0395_ = operand_rb_e2_q[30] & ~(squash_wb_i);\n  assign _0396_ = operand_rb_e2_q[31] & ~(squash_wb_i);\n  assign _0340_ = operand_ra_e2_q[0] & ~(squash_wb_i);\n  assign _0351_ = operand_ra_e2_q[1] & ~(squash_wb_i);\n  assign _0362_ = operand_ra_e2_q[2] & ~(squash_wb_i);\n  assign _0365_ = operand_ra_e2_q[3] & ~(squash_wb_i);\n  assign _0366_ = operand_ra_e2_q[4] & ~(squash_wb_i);\n  assign _0367_ = operand_ra_e2_q[5] & ~(squash_wb_i);\n  assign _0368_ = operand_ra_e2_q[6] & ~(squash_wb_i);\n  assign _0369_ = operand_ra_e2_q[7] & ~(squash_wb_i);\n  assign _0370_ = operand_ra_e2_q[8] & ~(squash_wb_i);\n  assign _0371_ = operand_ra_e2_q[9] & ~(squash_wb_i);\n  assign _0341_ = operand_ra_e2_q[10] & ~(squash_wb_i);\n  assign _0342_ = operand_ra_e2_q[11] & ~(squash_wb_i);\n  assign _0343_ = operand_ra_e2_q[12] & ~(squash_wb_i);\n  assign _0344_ = operand_ra_e2_q[13] & ~(squash_wb_i);\n  assign _0345_ = operand_ra_e2_q[14] & ~(squash_wb_i);\n  assign _0346_ = operand_ra_e2_q[15] & ~(squash_wb_i);\n  assign _0347_ = operand_ra_e2_q[16] & ~(squash_wb_i);\n  assign _0348_ = operand_ra_e2_q[17] & ~(squash_wb_i);\n  assign _0349_ = operand_ra_e2_q[18] & ~(squash_wb_i);\n  assign _0350_ = operand_ra_e2_q[19] & ~(squash_wb_i);\n  assign _0352_ = operand_ra_e2_q[20] & ~(squash_wb_i);\n  assign _0353_ = operand_ra_e2_q[21] & ~(squash_wb_i);\n  assign _0354_ = operand_ra_e2_q[22] & ~(squash_wb_i);\n  assign _0355_ = operand_ra_e2_q[23] & ~(squash_wb_i);\n  assign _0356_ = operand_ra_e2_q[24] & ~(squash_wb_i);\n  assign _0357_ = operand_ra_e2_q[25] & ~(squash_wb_i);\n  assign _0358_ = operand_ra_e2_q[26] & ~(squash_wb_i);\n  assign _0359_ = operand_ra_e2_q[27] & ~(squash_wb_i);\n  assign _0360_ = operand_ra_e2_q[28] & ~(squash_wb_i);\n  assign _0361_ = operand_ra_e2_q[29] & ~(squash_wb_i);\n  assign _0363_ = operand_ra_e2_q[30] & ~(squash_wb_i);\n  assign _0364_ = operand_ra_e2_q[31] & ~(squash_wb_i);\n  assign _0308_ = opcode_e2_q[0] & ~(squash_wb_i);\n  assign _0319_ = opcode_e2_q[1] & ~(squash_wb_i);\n  assign _0330_ = opcode_e2_q[2] & ~(squash_wb_i);\n  assign _0333_ = opcode_e2_q[3] & ~(squash_wb_i);\n  assign _0334_ = opcode_e2_q[4] & ~(squash_wb_i);\n  assign _0335_ = opcode_e2_q[5] & ~(squash_wb_i);\n  assign _0336_ = opcode_e2_q[6] & ~(squash_wb_i);\n  assign _0337_ = opcode_e2_q[7] & ~(squash_wb_i);\n  assign _0338_ = opcode_e2_q[8] & ~(squash_wb_i);\n  assign _0339_ = opcode_e2_q[9] & ~(squash_wb_i);\n  assign _0309_ = opcode_e2_q[10] & ~(squash_wb_i);\n  assign _0310_ = opcode_e2_q[11] & ~(squash_wb_i);\n  assign _0311_ = opcode_e2_q[12] & ~(squash_wb_i);\n  assign _0312_ = opcode_e2_q[13] & ~(squash_wb_i);\n  assign _0313_ = opcode_e2_q[14] & ~(squash_wb_i);\n  assign _0314_ = opcode_e2_q[15] & ~(squash_wb_i);\n  assign _0315_ = opcode_e2_q[16] & ~(squash_wb_i);\n  assign _0316_ = opcode_e2_q[17] & ~(squash_wb_i);\n  assign _0317_ = opcode_e2_q[18] & ~(squash_wb_i);\n  assign _0318_ = opcode_e2_q[19] & ~(squash_wb_i);\n  assign _0320_ = opcode_e2_q[20] & ~(squash_wb_i);\n  assign _0321_ = opcode_e2_q[21] & ~(squash_wb_i);\n  assign _0322_ = opcode_e2_q[22] & ~(squash_wb_i);\n  assign _0323_ = opcode_e2_q[23] & ~(squash_wb_i);\n  assign _0324_ = opcode_e2_q[24] & ~(squash_wb_i);\n  assign _0325_ = opcode_e2_q[25] & ~(squash_wb_i);\n  assign _0326_ = opcode_e2_q[26] & ~(squash_wb_i);\n  assign _0327_ = opcode_e2_q[27] & ~(squash_wb_i);\n  assign _0328_ = opcode_e2_q[28] & ~(squash_wb_i);\n  assign _0329_ = opcode_e2_q[29] & ~(squash_wb_i);\n  assign _0331_ = opcode_e2_q[30] & ~(squash_wb_i);\n  assign _0332_ = opcode_e2_q[31] & ~(squash_wb_i);\n  assign _0276_ = pc_e2_q[0] & ~(squash_wb_i);\n  assign _0287_ = pc_e2_q[1] & ~(squash_wb_i);\n  assign _0298_ = pc_e2_q[2] & ~(squash_wb_i);\n  assign _0301_ = pc_e2_q[3] & ~(squash_wb_i);\n  assign _0302_ = pc_e2_q[4] & ~(squash_wb_i);\n  assign _0303_ = pc_e2_q[5] & ~(squash_wb_i);\n  assign _0304_ = pc_e2_q[6] & ~(squash_wb_i);\n  assign _0305_ = pc_e2_q[7] & ~(squash_wb_i);\n  assign _0306_ = pc_e2_q[8] & ~(squash_wb_i);\n  assign _0307_ = pc_e2_q[9] & ~(squash_wb_i);\n  assign _0277_ = pc_e2_q[10] & ~(squash_wb_i);\n  assign _0278_ = pc_e2_q[11] & ~(squash_wb_i);\n  assign _0279_ = pc_e2_q[12] & ~(squash_wb_i);\n  assign _0280_ = pc_e2_q[13] & ~(squash_wb_i);\n  assign _0281_ = pc_e2_q[14] & ~(squash_wb_i);\n  assign _0282_ = pc_e2_q[15] & ~(squash_wb_i);\n  assign _0283_ = pc_e2_q[16] & ~(squash_wb_i);\n  assign _0284_ = pc_e2_q[17] & ~(squash_wb_i);\n  assign _0285_ = pc_e2_q[18] & ~(squash_wb_i);\n  assign _0286_ = pc_e2_q[19] & ~(squash_wb_i);\n  assign _0288_ = pc_e2_q[20] & ~(squash_wb_i);\n  assign _0289_ = pc_e2_q[21] & ~(squash_wb_i);\n  assign _0290_ = pc_e2_q[22] & ~(squash_wb_i);\n  assign _0291_ = pc_e2_q[23] & ~(squash_wb_i);\n  assign _0292_ = pc_e2_q[24] & ~(squash_wb_i);\n  assign _0293_ = pc_e2_q[25] & ~(squash_wb_i);\n  assign _0294_ = pc_e2_q[26] & ~(squash_wb_i);\n  assign _0295_ = pc_e2_q[27] & ~(squash_wb_i);\n  assign _0296_ = pc_e2_q[28] & ~(squash_wb_i);\n  assign _0297_ = pc_e2_q[29] & ~(squash_wb_i);\n  assign _0299_ = pc_e2_q[30] & ~(squash_wb_i);\n  assign _0300_ = pc_e2_q[31] & ~(squash_wb_i);\n  assign _0136_ = issue_stall_i | ~(valid_e2_q);\n  assign _0137_ = _0136_ | ~(ctrl_e2_q[5]);\n  assign _0138_ = _0137_ ? result_e2_q[0] : mul_result_e2_i[0];\n  assign _0139_ = ~(_0136_ | _0012_);\n  assign result_e2_o[0] = _0139_ ? mem_result_e2_i[0] : _0138_;\n  assign _0244_ = result_e2_o[0] & ~(squash_wb_i);\n  assign _0140_ = _0137_ ? result_e2_q[1] : mul_result_e2_i[1];\n  assign result_e2_o[1] = _0139_ ? mem_result_e2_i[1] : _0140_;\n  assign _0255_ = result_e2_o[1] & ~(squash_wb_i);\n  assign _0141_ = _0137_ ? result_e2_q[2] : mul_result_e2_i[2];\n  assign result_e2_o[2] = _0139_ ? mem_result_e2_i[2] : _0141_;\n  assign _0266_ = result_e2_o[2] & ~(squash_wb_i);\n  assign _0142_ = _0137_ ? result_e2_q[3] : mul_result_e2_i[3];\n  assign result_e2_o[3] = _0139_ ? mem_result_e2_i[3] : _0142_;\n  assign _0269_ = result_e2_o[3] & ~(squash_wb_i);\n  assign _0143_ = _0137_ ? result_e2_q[4] : mul_result_e2_i[4];\n  assign result_e2_o[4] = _0139_ ? mem_result_e2_i[4] : _0143_;\n  assign _0270_ = result_e2_o[4] & ~(squash_wb_i);\n  assign _0144_ = _0137_ ? result_e2_q[5] : mul_result_e2_i[5];\n  assign result_e2_o[5] = _0139_ ? mem_result_e2_i[5] : _0144_;\n  assign _0271_ = result_e2_o[5] & ~(squash_wb_i);\n  assign _0145_ = _0137_ ? result_e2_q[6] : mul_result_e2_i[6];\n  assign result_e2_o[6] = _0139_ ? mem_result_e2_i[6] : _0145_;\n  assign _0272_ = result_e2_o[6] & ~(squash_wb_i);\n  assign _0146_ = _0137_ ? result_e2_q[7] : mul_result_e2_i[7];\n  assign result_e2_o[7] = _0139_ ? mem_result_e2_i[7] : _0146_;\n  assign _0273_ = result_e2_o[7] & ~(squash_wb_i);\n  assign _0147_ = _0137_ ? result_e2_q[8] : mul_result_e2_i[8];\n  assign result_e2_o[8] = _0139_ ? mem_result_e2_i[8] : _0147_;\n  assign _0274_ = result_e2_o[8] & ~(squash_wb_i);\n  assign _0148_ = _0137_ ? result_e2_q[9] : mul_result_e2_i[9];\n  assign result_e2_o[9] = _0139_ ? mem_result_e2_i[9] : _0148_;\n  assign _0275_ = result_e2_o[9] & ~(squash_wb_i);\n  assign _0149_ = _0137_ ? result_e2_q[10] : mul_result_e2_i[10];\n  assign result_e2_o[10] = _0139_ ? mem_result_e2_i[10] : _0149_;\n  assign _0245_ = result_e2_o[10] & ~(squash_wb_i);\n  assign _0150_ = _0137_ ? result_e2_q[11] : mul_result_e2_i[11];\n  assign result_e2_o[11] = _0139_ ? mem_result_e2_i[11] : _0150_;\n  assign _0246_ = result_e2_o[11] & ~(squash_wb_i);\n  assign _0151_ = _0137_ ? result_e2_q[12] : mul_result_e2_i[12];\n  assign result_e2_o[12] = _0139_ ? mem_result_e2_i[12] : _0151_;\n  assign _0247_ = result_e2_o[12] & ~(squash_wb_i);\n  assign _0152_ = _0137_ ? result_e2_q[13] : mul_result_e2_i[13];\n  assign result_e2_o[13] = _0139_ ? mem_result_e2_i[13] : _0152_;\n  assign _0248_ = result_e2_o[13] & ~(squash_wb_i);\n  assign _0153_ = _0137_ ? result_e2_q[14] : mul_result_e2_i[14];\n  assign result_e2_o[14] = _0139_ ? mem_result_e2_i[14] : _0153_;\n  assign _0249_ = result_e2_o[14] & ~(squash_wb_i);\n  assign _0154_ = _0137_ ? result_e2_q[15] : mul_result_e2_i[15];\n  assign result_e2_o[15] = _0139_ ? mem_result_e2_i[15] : _0154_;\n  assign _0250_ = result_e2_o[15] & ~(squash_wb_i);\n  assign _0155_ = _0137_ ? result_e2_q[16] : mul_result_e2_i[16];\n  assign result_e2_o[16] = _0139_ ? mem_result_e2_i[16] : _0155_;\n  assign _0251_ = result_e2_o[16] & ~(squash_wb_i);\n  assign _0156_ = _0137_ ? result_e2_q[17] : mul_result_e2_i[17];\n  assign result_e2_o[17] = _0139_ ? mem_result_e2_i[17] : _0156_;\n  assign _0252_ = result_e2_o[17] & ~(squash_wb_i);\n  assign _0157_ = _0137_ ? result_e2_q[18] : mul_result_e2_i[18];\n  assign result_e2_o[18] = _0139_ ? mem_result_e2_i[18] : _0157_;\n  assign _0253_ = result_e2_o[18] & ~(squash_wb_i);\n  assign _0158_ = _0137_ ? result_e2_q[19] : mul_result_e2_i[19];\n  assign result_e2_o[19] = _0139_ ? mem_result_e2_i[19] : _0158_;\n  assign _0254_ = result_e2_o[19] & ~(squash_wb_i);\n  assign _0159_ = _0137_ ? result_e2_q[20] : mul_result_e2_i[20];\n  assign result_e2_o[20] = _0139_ ? mem_result_e2_i[20] : _0159_;\n  assign _0256_ = result_e2_o[20] & ~(squash_wb_i);\n  assign _0160_ = _0137_ ? result_e2_q[21] : mul_result_e2_i[21];\n  assign result_e2_o[21] = _0139_ ? mem_result_e2_i[21] : _0160_;\n  assign _0257_ = result_e2_o[21] & ~(squash_wb_i);\n  assign _0161_ = _0137_ ? result_e2_q[22] : mul_result_e2_i[22];\n  assign result_e2_o[22] = _0139_ ? mem_result_e2_i[22] : _0161_;\n  assign _0258_ = result_e2_o[22] & ~(squash_wb_i);\n  assign _0162_ = _0137_ ? result_e2_q[23] : mul_result_e2_i[23];\n  assign result_e2_o[23] = _0139_ ? mem_result_e2_i[23] : _0162_;\n  assign _0259_ = result_e2_o[23] & ~(squash_wb_i);\n  assign _0163_ = _0137_ ? result_e2_q[24] : mul_result_e2_i[24];\n  assign result_e2_o[24] = _0139_ ? mem_result_e2_i[24] : _0163_;\n  assign _0260_ = result_e2_o[24] & ~(squash_wb_i);\n  assign _0164_ = _0137_ ? result_e2_q[25] : mul_result_e2_i[25];\n  assign result_e2_o[25] = _0139_ ? mem_result_e2_i[25] : _0164_;\n  assign _0261_ = result_e2_o[25] & ~(squash_wb_i);\n  assign _0165_ = _0137_ ? result_e2_q[26] : mul_result_e2_i[26];\n  assign result_e2_o[26] = _0139_ ? mem_result_e2_i[26] : _0165_;\n  assign _0262_ = result_e2_o[26] & ~(squash_wb_i);\n  assign _0166_ = _0137_ ? result_e2_q[27] : mul_result_e2_i[27];\n  assign result_e2_o[27] = _0139_ ? mem_result_e2_i[27] : _0166_;\n  assign _0263_ = result_e2_o[27] & ~(squash_wb_i);\n  assign _0167_ = _0137_ ? result_e2_q[28] : mul_result_e2_i[28];\n  assign result_e2_o[28] = _0139_ ? mem_result_e2_i[28] : _0167_;\n  assign _0264_ = result_e2_o[28] & ~(squash_wb_i);\n  assign _0168_ = _0137_ ? result_e2_q[29] : mul_result_e2_i[29];\n  assign result_e2_o[29] = _0139_ ? mem_result_e2_i[29] : _0168_;\n  assign _0265_ = result_e2_o[29] & ~(squash_wb_i);\n  assign _0169_ = _0137_ ? result_e2_q[30] : mul_result_e2_i[30];\n  assign result_e2_o[30] = _0139_ ? mem_result_e2_i[30] : _0169_;\n  assign _0267_ = result_e2_o[30] & ~(squash_wb_i);\n  assign _0170_ = _0137_ ? result_e2_q[31] : mul_result_e2_i[31];\n  assign result_e2_o[31] = _0139_ ? mem_result_e2_i[31] : _0170_;\n  assign _0268_ = result_e2_o[31] & ~(squash_wb_i);\n  assign _0212_ = csr_wdata_e2_q[0] & ~(squash_wb_i);\n  assign _0223_ = csr_wdata_e2_q[1] & ~(squash_wb_i);\n  assign _0234_ = csr_wdata_e2_q[2] & ~(squash_wb_i);\n  assign _0237_ = csr_wdata_e2_q[3] & ~(squash_wb_i);\n  assign _0238_ = csr_wdata_e2_q[4] & ~(squash_wb_i);\n  assign _0239_ = csr_wdata_e2_q[5] & ~(squash_wb_i);\n  assign _0240_ = csr_wdata_e2_q[6] & ~(squash_wb_i);\n  assign _0241_ = csr_wdata_e2_q[7] & ~(squash_wb_i);\n  assign _0242_ = csr_wdata_e2_q[8] & ~(squash_wb_i);\n  assign _0243_ = csr_wdata_e2_q[9] & ~(squash_wb_i);\n  assign _0213_ = csr_wdata_e2_q[10] & ~(squash_wb_i);\n  assign _0214_ = csr_wdata_e2_q[11] & ~(squash_wb_i);\n  assign _0215_ = csr_wdata_e2_q[12] & ~(squash_wb_i);\n  assign _0216_ = csr_wdata_e2_q[13] & ~(squash_wb_i);\n  assign _0217_ = csr_wdata_e2_q[14] & ~(squash_wb_i);\n  assign _0218_ = csr_wdata_e2_q[15] & ~(squash_wb_i);\n  assign _0219_ = csr_wdata_e2_q[16] & ~(squash_wb_i);\n  assign _0220_ = csr_wdata_e2_q[17] & ~(squash_wb_i);\n  assign _0221_ = csr_wdata_e2_q[18] & ~(squash_wb_i);\n  assign _0222_ = csr_wdata_e2_q[19] & ~(squash_wb_i);\n  assign _0224_ = csr_wdata_e2_q[20] & ~(squash_wb_i);\n  assign _0225_ = csr_wdata_e2_q[21] & ~(squash_wb_i);\n  assign _0226_ = csr_wdata_e2_q[22] & ~(squash_wb_i);\n  assign _0227_ = csr_wdata_e2_q[23] & ~(squash_wb_i);\n  assign _0228_ = csr_wdata_e2_q[24] & ~(squash_wb_i);\n  assign _0229_ = csr_wdata_e2_q[25] & ~(squash_wb_i);\n  assign _0230_ = csr_wdata_e2_q[26] & ~(squash_wb_i);\n  assign _0231_ = csr_wdata_e2_q[27] & ~(squash_wb_i);\n  assign _0232_ = csr_wdata_e2_q[28] & ~(squash_wb_i);\n  assign _0233_ = csr_wdata_e2_q[29] & ~(squash_wb_i);\n  assign _0235_ = csr_wdata_e2_q[30] & ~(squash_wb_i);\n  assign _0236_ = csr_wdata_e2_q[31] & ~(squash_wb_i);\n  assign _0211_ = csr_wr_e2_q & ~(squash_wb_i);\n  assign _0000_ = ctrl_e2_q[3] & ~(squash_wb_i);\n  assign _0171_ = ~ctrl_e2_q[7];\n  assign _0172_ = squash_e1_e2_w | _0171_;\n  assign _0001_ = _0129_ & ~(_0172_);\n  assign _0173_ = _0021_ | _0020_;\n  assign _0174_ = _0173_ | ~(_0017_);\n  assign _0175_ = _0024_ & ~(_0025_);\n  assign _0176_ = _0175_ & ~(_0174_);\n  assign _0177_ = _0016_ | _0015_;\n  assign _0178_ = _0177_ | _0173_;\n  assign _0179_ = _0175_ & ~(_0178_);\n  assign _0180_ = _0179_ | _0176_;\n  assign _0181_ = ~(_0016_ & _0015_);\n  assign _0182_ = _0181_ | _0173_;\n  assign _0183_ = _0175_ & ~(_0182_);\n  assign _0184_ = _0132_ | _0015_;\n  assign _0185_ = _0184_ | _0173_;\n  assign _0186_ = _0175_ & ~(_0185_);\n  assign _0187_ = _0186_ | _0183_;\n  assign _0188_ = _0187_ | _0180_;\n  assign _0189_ = _0135_ | _0020_;\n  assign _0190_ = _0189_ | _0177_;\n  assign _0191_ = _0175_ & ~(_0190_);\n  assign _0192_ = _0189_ | _0184_;\n  assign _0193_ = _0175_ & ~(_0192_);\n  assign _0194_ = _0193_ | _0191_;\n  assign _0195_ = _0194_ | _0188_;\n  assign _0196_ = _0195_ | _0011_;\n  assign _0210_ = _0129_ & ~(_0196_);\n  assign _0197_ = ~(issue_lsu_i & issue_rd_valid_i);\n  assign _0198_ = _0197_ | take_interrupt_i;\n  assign _0616_ = _0007_ & ~(_0198_);\n  assign _0199_ = take_interrupt_i | ~(issue_branch_i);\n  assign _0611_ = _0007_ & ~(_0199_);\n  assign _0200_ = take_interrupt_i | ~(issue_csr_i);\n  assign _0614_ = _0007_ & ~(_0200_);\n  assign _0201_ = issue_rd_valid_i | ~(issue_lsu_i);\n  assign _0202_ = _0201_ | take_interrupt_i;\n  assign _0615_ = _0007_ & ~(_0202_);\n  assign _0203_ = take_interrupt_i | ~(issue_rd_valid_i);\n  assign _0610_ = _0007_ & ~(_0203_);\n  assign _0204_ = take_interrupt_i | ~(issue_mul_i);\n  assign _0612_ = _0007_ & ~(_0204_);\n  assign _0205_ = take_interrupt_i | ~(issue_div_i);\n  assign _0613_ = _0007_ & ~(_0205_);\n  assign _0617_ = take_interrupt_i & ~(_0031_);\n  assign _0206_ = ~(valid_wb_o & ctrl_wb_q[7]);\n  assign _0207_ = _0206_ | stall_o;\n  assign rd_wb_o[0] = opcode_wb_q[7] & ~(_0207_);\n  assign rd_wb_o[1] = opcode_wb_q[8] & ~(_0207_);\n  assign rd_wb_o[2] = opcode_wb_q[9] & ~(_0207_);\n  assign rd_wb_o[3] = opcode_wb_q[10] & ~(_0207_);\n  assign rd_wb_o[4] = opcode_wb_q[11] & ~(_0207_);\n  assign csr_wb_o = ctrl_wb_q[3] & ~(issue_stall_i);\n  assign _0208_ = _0136_ | _0171_;\n  assign _0209_ = _0208_ | stall_o;\n  assign rd_e2_o[0] = opcode_e2_q[7] & ~(_0209_);\n  assign rd_e2_o[1] = opcode_e2_q[8] & ~(_0209_);\n  assign rd_e2_o[2] = opcode_e2_q[9] & ~(_0209_);\n  assign rd_e2_o[3] = opcode_e2_q[10] & ~(_0209_);\n  assign rd_e2_o[4] = opcode_e2_q[11] & ~(_0209_);\n  assign rd_e1_o[0] = ctrl_e1_q[7] & opcode_e1_q[7];\n  assign rd_e1_o[1] = ctrl_e1_q[7] & opcode_e1_q[8];\n  assign rd_e1_o[2] = ctrl_e1_q[7] & opcode_e1_q[9];\n  assign rd_e1_o[3] = ctrl_e1_q[7] & opcode_e1_q[10];\n  assign rd_e1_o[4] = ctrl_e1_q[7] & opcode_e1_q[11];\n  (* src = \"../riscv/core/riscv/riscv_pipe_ctrl.v:370.1-439.4\" *)\n  always @(posedge clk_i, posedge rst_i)\n    if (rst_i) opcode_wb_q[0] <= 1'h0;\n    else if (!issue_stall_i) opcode_wb_q[0] <= _0308_;\n  (* src = \"../riscv/core/riscv/riscv_pipe_ctrl.v:370.1-439.4\" *)\n  always @(posedge clk_i, posedge rst_i)\n    if (rst_i) opcode_wb_q[1] <= 1'h0;\n    else if (!issue_stall_i) opcode_wb_q[1] <= _0319_;\n  (* src = \"../riscv/core/riscv/riscv_pipe_ctrl.v:370.1-439.4\" *)\n  always @(posedge clk_i, posedge rst_i)\n    if (rst_i) opcode_wb_q[2] <= 1'h0;\n    else if (!issue_stall_i) opcode_wb_q[2] <= _0330_;\n  (* src = \"../riscv/core/riscv/riscv_pipe_ctrl.v:370.1-439.4\" *)\n  always @(posedge clk_i, posedge rst_i)\n    if (rst_i) opcode_wb_q[3] <= 1'h0;\n    else if (!issue_stall_i) opcode_wb_q[3] <= _0333_;\n  (* src = \"../riscv/core/riscv/riscv_pipe_ctrl.v:370.1-439.4\" *)\n  always @(posedge clk_i, posedge rst_i)\n    if (rst_i) opcode_wb_q[4] <= 1'h0;\n    else if (!issue_stall_i) opcode_wb_q[4] <= _0334_;\n  (* src = \"../riscv/core/riscv/riscv_pipe_ctrl.v:370.1-439.4\" *)\n  always @(posedge clk_i, posedge rst_i)\n    if (rst_i) opcode_wb_q[5] <= 1'h0;\n    else if (!issue_stall_i) opcode_wb_q[5] <= _0335_;\n  (* src = \"../riscv/core/riscv/riscv_pipe_ctrl.v:370.1-439.4\" *)\n  always @(posedge clk_i, posedge rst_i)\n    if (rst_i) opcode_wb_q[6] <= 1'h0;\n    else if (!issue_stall_i) opcode_wb_q[6] <= _0336_;\n  (* src = \"../riscv/core/riscv/riscv_pipe_ctrl.v:370.1-439.4\" *)\n  always @(posedge clk_i, posedge rst_i)\n    if (rst_i) opcode_wb_q[7] <= 1'h0;\n    else if (!issue_stall_i) opcode_wb_q[7] <= _0337_;\n  (* src = \"../riscv/core/riscv/riscv_pipe_ctrl.v:370.1-439.4\" *)\n  always @(posedge clk_i, posedge rst_i)\n    if (rst_i) opcode_wb_q[8] <= 1'h0;\n    else if (!issue_stall_i) opcode_wb_q[8] <= _0338_;\n  (* src = \"../riscv/core/riscv/riscv_pipe_ctrl.v:370.1-439.4\" *)\n  always @(posedge clk_i, posedge rst_i)\n    if (rst_i) opcode_wb_q[9] <= 1'h0;\n    else if (!issue_stall_i) opcode_wb_q[9] <= _0339_;\n  (* src = \"../riscv/core/riscv/riscv_pipe_ctrl.v:370.1-439.4\" *)\n  always @(posedge clk_i, posedge rst_i)\n    if (rst_i) opcode_wb_q[10] <= 1'h0;\n    else if (!issue_stall_i) opcode_wb_q[10] <= _0309_;\n  (* src = \"../riscv/core/riscv/riscv_pipe_ctrl.v:370.1-439.4\" *)\n  always @(posedge clk_i, posedge rst_i)\n    if (rst_i) opcode_wb_q[11] <= 1'h0;\n    else if (!issue_stall_i) opcode_wb_q[11] <= _0310_;\n  (* src = \"../riscv/core/riscv/riscv_pipe_ctrl.v:370.1-439.4\" *)\n  always @(posedge clk_i, posedge rst_i)\n    if (rst_i) opcode_wb_q[12] <= 1'h0;\n    else if (!issue_stall_i) opcode_wb_q[12] <= _0311_;\n  (* src = \"../riscv/core/riscv/riscv_pipe_ctrl.v:370.1-439.4\" *)\n  always @(posedge clk_i, posedge rst_i)\n    if (rst_i) opcode_wb_q[13] <= 1'h0;\n    else if (!issue_stall_i) opcode_wb_q[13] <= _0312_;\n  (* src = \"../riscv/core/riscv/riscv_pipe_ctrl.v:370.1-439.4\" *)\n  always @(posedge clk_i, posedge rst_i)\n    if (rst_i) opcode_wb_q[14] <= 1'h0;\n    else if (!issue_stall_i) opcode_wb_q[14] <= _0313_;\n  (* src = \"../riscv/core/riscv/riscv_pipe_ctrl.v:370.1-439.4\" *)\n  always @(posedge clk_i, posedge rst_i)\n    if (rst_i) opcode_wb_q[15] <= 1'h0;\n    else if (!issue_stall_i) opcode_wb_q[15] <= _0314_;\n  (* src = \"../riscv/core/riscv/riscv_pipe_ctrl.v:370.1-439.4\" *)\n  always @(posedge clk_i, posedge rst_i)\n    if (rst_i) opcode_wb_q[16] <= 1'h0;\n    else if (!issue_stall_i) opcode_wb_q[16] <= _0315_;\n  (* src = \"../riscv/core/riscv/riscv_pipe_ctrl.v:370.1-439.4\" *)\n  always @(posedge clk_i, posedge rst_i)\n    if (rst_i) opcode_wb_q[17] <= 1'h0;\n    else if (!issue_stall_i) opcode_wb_q[17] <= _0316_;\n  (* src = \"../riscv/core/riscv/riscv_pipe_ctrl.v:370.1-439.4\" *)\n  always @(posedge clk_i, posedge rst_i)\n    if (rst_i) opcode_wb_q[18] <= 1'h0;\n    else if (!issue_stall_i) opcode_wb_q[18] <= _0317_;\n  (* src = \"../riscv/core/riscv/riscv_pipe_ctrl.v:370.1-439.4\" *)\n  always @(posedge clk_i, posedge rst_i)\n    if (rst_i) opcode_wb_q[19] <= 1'h0;\n    else if (!issue_stall_i) opcode_wb_q[19] <= _0318_;\n  (* src = \"../riscv/core/riscv/riscv_pipe_ctrl.v:370.1-439.4\" *)\n  always @(posedge clk_i, posedge rst_i)\n    if (rst_i) opcode_wb_q[20] <= 1'h0;\n    else if (!issue_stall_i) opcode_wb_q[20] <= _0320_;\n  (* src = \"../riscv/core/riscv/riscv_pipe_ctrl.v:370.1-439.4\" *)\n  always @(posedge clk_i, posedge rst_i)\n    if (rst_i) opcode_wb_q[21] <= 1'h0;\n    else if (!issue_stall_i) opcode_wb_q[21] <= _0321_;\n  (* src = \"../riscv/core/riscv/riscv_pipe_ctrl.v:370.1-439.4\" *)\n  always @(posedge clk_i, posedge rst_i)\n    if (rst_i) opcode_wb_q[22] <= 1'h0;\n    else if (!issue_stall_i) opcode_wb_q[22] <= _0322_;\n  (* src = \"../riscv/core/riscv/riscv_pipe_ctrl.v:370.1-439.4\" *)\n  always @(posedge clk_i, posedge rst_i)\n    if (rst_i) opcode_wb_q[23] <= 1'h0;\n    else if (!issue_stall_i) opcode_wb_q[23] <= _0323_;\n  (* src = \"../riscv/core/riscv/riscv_pipe_ctrl.v:370.1-439.4\" *)\n  always @(posedge clk_i, posedge rst_i)\n    if (rst_i) opcode_wb_q[24] <= 1'h0;\n    else if (!issue_stall_i) opcode_wb_q[24] <= _0324_;\n  (* src = \"../riscv/core/riscv/riscv_pipe_ctrl.v:370.1-439.4\" *)\n  always @(posedge clk_i, posedge rst_i)\n    if (rst_i) opcode_wb_q[25] <= 1'h0;\n    else if (!issue_stall_i) opcode_wb_q[25] <= _0325_;\n  (* src = \"../riscv/core/riscv/riscv_pipe_ctrl.v:370.1-439.4\" *)\n  always @(posedge clk_i, posedge rst_i)\n    if (rst_i) opcode_wb_q[26] <= 1'h0;\n    else if (!issue_stall_i) opcode_wb_q[26] <= _0326_;\n  (* src = \"../riscv/core/riscv/riscv_pipe_ctrl.v:370.1-439.4\" *)\n  always @(posedge clk_i, posedge rst_i)\n    if (rst_i) opcode_wb_q[27] <= 1'h0;\n    else if (!issue_stall_i) opcode_wb_q[27] <= _0327_;\n  (* src = \"../riscv/core/riscv/riscv_pipe_ctrl.v:370.1-439.4\" *)\n  always @(posedge clk_i, posedge rst_i)\n    if (rst_i) opcode_wb_q[28] <= 1'h0;\n    else if (!issue_stall_i) opcode_wb_q[28] <= _0328_;\n  (* src = \"../riscv/core/riscv/riscv_pipe_ctrl.v:370.1-439.4\" *)\n  always @(posedge clk_i, posedge rst_i)\n    if (rst_i) opcode_wb_q[29] <= 1'h0;\n    else if (!issue_stall_i) opcode_wb_q[29] <= _0329_;\n  (* src = \"../riscv/core/riscv/riscv_pipe_ctrl.v:370.1-439.4\" *)\n  always @(posedge clk_i, posedge rst_i)\n    if (rst_i) opcode_wb_q[30] <= 1'h0;\n    else if (!issue_stall_i) opcode_wb_q[30] <= _0331_;\n  (* src = \"../riscv/core/riscv/riscv_pipe_ctrl.v:370.1-439.4\" *)\n  always @(posedge clk_i, posedge rst_i)\n    if (rst_i) opcode_wb_q[31] <= 1'h0;\n    else if (!issue_stall_i) opcode_wb_q[31] <= _0332_;\n  (* src = \"../riscv/core/riscv/riscv_pipe_ctrl.v:244.1-308.4\" *)\n  always @(posedge clk_i, posedge rst_i)\n    if (rst_i) result_e2_q[0] <= 1'h0;\n    else if (!issue_stall_i) result_e2_q[0] <= _0444_;\n  (* src = \"../riscv/core/riscv/riscv_pipe_ctrl.v:244.1-308.4\" *)\n  always @(posedge clk_i, posedge rst_i)\n    if (rst_i) result_e2_q[1] <= 1'h0;\n    else if (!issue_stall_i) result_e2_q[1] <= _0455_;\n  (* src = \"../riscv/core/riscv/riscv_pipe_ctrl.v:244.1-308.4\" *)\n  always @(posedge clk_i, posedge rst_i)\n    if (rst_i) result_e2_q[2] <= 1'h0;\n    else if (!issue_stall_i) result_e2_q[2] <= _0466_;\n  (* src = \"../riscv/core/riscv/riscv_pipe_ctrl.v:244.1-308.4\" *)\n  always @(posedge clk_i, posedge rst_i)\n    if (rst_i) result_e2_q[3] <= 1'h0;\n    else if (!issue_stall_i) result_e2_q[3] <= _0469_;\n  (* src = \"../riscv/core/riscv/riscv_pipe_ctrl.v:244.1-308.4\" *)\n  always @(posedge clk_i, posedge rst_i)\n    if (rst_i) result_e2_q[4] <= 1'h0;\n    else if (!issue_stall_i) result_e2_q[4] <= _0470_;\n  (* src = \"../riscv/core/riscv/riscv_pipe_ctrl.v:244.1-308.4\" *)\n  always @(posedge clk_i, posedge rst_i)\n    if (rst_i) result_e2_q[5] <= 1'h0;\n    else if (!issue_stall_i) result_e2_q[5] <= _0471_;\n  (* src = \"../riscv/core/riscv/riscv_pipe_ctrl.v:244.1-308.4\" *)\n  always @(posedge clk_i, posedge rst_i)\n    if (rst_i) result_e2_q[6] <= 1'h0;\n    else if (!issue_stall_i) result_e2_q[6] <= _0472_;\n  (* src = \"../riscv/core/riscv/riscv_pipe_ctrl.v:244.1-308.4\" *)\n  always @(posedge clk_i, posedge rst_i)\n    if (rst_i) result_e2_q[7] <= 1'h0;\n    else if (!issue_stall_i) result_e2_q[7] <= _0473_;\n  (* src = \"../riscv/core/riscv/riscv_pipe_ctrl.v:244.1-308.4\" *)\n  always @(posedge clk_i, posedge rst_i)\n    if (rst_i) result_e2_q[8] <= 1'h0;\n    else if (!issue_stall_i) result_e2_q[8] <= _0474_;\n  (* src = \"../riscv/core/riscv/riscv_pipe_ctrl.v:244.1-308.4\" *)\n  always @(posedge clk_i, posedge rst_i)\n    if (rst_i) result_e2_q[9] <= 1'h0;\n    else if (!issue_stall_i) result_e2_q[9] <= _0475_;\n  (* src = \"../riscv/core/riscv/riscv_pipe_ctrl.v:244.1-308.4\" *)\n  always @(posedge clk_i, posedge rst_i)\n    if (rst_i) result_e2_q[10] <= 1'h0;\n    else if (!issue_stall_i) result_e2_q[10] <= _0445_;\n  (* src = \"../riscv/core/riscv/riscv_pipe_ctrl.v:244.1-308.4\" *)\n  always @(posedge clk_i, posedge rst_i)\n    if (rst_i) result_e2_q[11] <= 1'h0;\n    else if (!issue_stall_i) result_e2_q[11] <= _0446_;\n  (* src = \"../riscv/core/riscv/riscv_pipe_ctrl.v:244.1-308.4\" *)\n  always @(posedge clk_i, posedge rst_i)\n    if (rst_i) result_e2_q[12] <= 1'h0;\n    else if (!issue_stall_i) result_e2_q[12] <= _0447_;\n  (* src = \"../riscv/core/riscv/riscv_pipe_ctrl.v:244.1-308.4\" *)\n  always @(posedge clk_i, posedge rst_i)\n    if (rst_i) result_e2_q[13] <= 1'h0;\n    else if (!issue_stall_i) result_e2_q[13] <= _0448_;\n  (* src = \"../riscv/core/riscv/riscv_pipe_ctrl.v:244.1-308.4\" *)\n  always @(posedge clk_i, posedge rst_i)\n    if (rst_i) result_e2_q[14] <= 1'h0;\n    else if (!issue_stall_i) result_e2_q[14] <= _0449_;\n  (* src = \"../riscv/core/riscv/riscv_pipe_ctrl.v:244.1-308.4\" *)\n  always @(posedge clk_i, posedge rst_i)\n    if (rst_i) result_e2_q[15] <= 1'h0;\n    else if (!issue_stall_i) result_e2_q[15] <= _0450_;\n  (* src = \"../riscv/core/riscv/riscv_pipe_ctrl.v:244.1-308.4\" *)\n  always @(posedge clk_i, posedge rst_i)\n    if (rst_i) result_e2_q[16] <= 1'h0;\n    else if (!issue_stall_i) result_e2_q[16] <= _0451_;\n  (* src = \"../riscv/core/riscv/riscv_pipe_ctrl.v:244.1-308.4\" *)\n  always @(posedge clk_i, posedge rst_i)\n    if (rst_i) result_e2_q[17] <= 1'h0;\n    else if (!issue_stall_i) result_e2_q[17] <= _0452_;\n  (* src = \"../riscv/core/riscv/riscv_pipe_ctrl.v:244.1-308.4\" *)\n  always @(posedge clk_i, posedge rst_i)\n    if (rst_i) result_e2_q[18] <= 1'h0;\n    else if (!issue_stall_i) result_e2_q[18] <= _0453_;\n  (* src = \"../riscv/core/riscv/riscv_pipe_ctrl.v:244.1-308.4\" *)\n  always @(posedge clk_i, posedge rst_i)\n    if (rst_i) result_e2_q[19] <= 1'h0;\n    else if (!issue_stall_i) result_e2_q[19] <= _0454_;\n  (* src = \"../riscv/core/riscv/riscv_pipe_ctrl.v:244.1-308.4\" *)\n  always @(posedge clk_i, posedge rst_i)\n    if (rst_i) result_e2_q[20] <= 1'h0;\n    else if (!issue_stall_i) result_e2_q[20] <= _0456_;\n  (* src = \"../riscv/core/riscv/riscv_pipe_ctrl.v:244.1-308.4\" *)\n  always @(posedge clk_i, posedge rst_i)\n    if (rst_i) result_e2_q[21] <= 1'h0;\n    else if (!issue_stall_i) result_e2_q[21] <= _0457_;\n  (* src = \"../riscv/core/riscv/riscv_pipe_ctrl.v:244.1-308.4\" *)\n  always @(posedge clk_i, posedge rst_i)\n    if (rst_i) result_e2_q[22] <= 1'h0;\n    else if (!issue_stall_i) result_e2_q[22] <= _0458_;\n  (* src = \"../riscv/core/riscv/riscv_pipe_ctrl.v:244.1-308.4\" *)\n  always @(posedge clk_i, posedge rst_i)\n    if (rst_i) result_e2_q[23] <= 1'h0;\n    else if (!issue_stall_i) result_e2_q[23] <= _0459_;\n  (* src = \"../riscv/core/riscv/riscv_pipe_ctrl.v:244.1-308.4\" *)\n  always @(posedge clk_i, posedge rst_i)\n    if (rst_i) result_e2_q[24] <= 1'h0;\n    else if (!issue_stall_i) result_e2_q[24] <= _0460_;\n  (* src = \"../riscv/core/riscv/riscv_pipe_ctrl.v:244.1-308.4\" *)\n  always @(posedge clk_i, posedge rst_i)\n    if (rst_i) result_e2_q[25] <= 1'h0;\n    else if (!issue_stall_i) result_e2_q[25] <= _0461_;\n  (* src = \"../riscv/core/riscv/riscv_pipe_ctrl.v:244.1-308.4\" *)\n  always @(posedge clk_i, posedge rst_i)\n    if (rst_i) result_e2_q[26] <= 1'h0;\n    else if (!issue_stall_i) result_e2_q[26] <= _0462_;\n  (* src = \"../riscv/core/riscv/riscv_pipe_ctrl.v:244.1-308.4\" *)\n  always @(posedge clk_i, posedge rst_i)\n    if (rst_i) result_e2_q[27] <= 1'h0;\n    else if (!issue_stall_i) result_e2_q[27] <= _0463_;\n  (* src = \"../riscv/core/riscv/riscv_pipe_ctrl.v:244.1-308.4\" *)\n  always @(posedge clk_i, posedge rst_i)\n    if (rst_i) result_e2_q[28] <= 1'h0;\n    else if (!issue_stall_i) result_e2_q[28] <= _0464_;\n  (* src = \"../riscv/core/riscv/riscv_pipe_ctrl.v:244.1-308.4\" *)\n  always @(posedge clk_i, posedge rst_i)\n    if (rst_i) result_e2_q[29] <= 1'h0;\n    else if (!issue_stall_i) result_e2_q[29] <= _0465_;\n  (* src = \"../riscv/core/riscv/riscv_pipe_ctrl.v:244.1-308.4\" *)\n  always @(posedge clk_i, posedge rst_i)\n    if (rst_i) result_e2_q[30] <= 1'h0;\n    else if (!issue_stall_i) result_e2_q[30] <= _0467_;\n  (* src = \"../riscv/core/riscv/riscv_pipe_ctrl.v:244.1-308.4\" *)\n  always @(posedge clk_i, posedge rst_i)\n    if (rst_i) result_e2_q[31] <= 1'h0;\n    else if (!issue_stall_i) result_e2_q[31] <= _0468_;\n  (* src = \"../riscv/core/riscv/riscv_pipe_ctrl.v:370.1-439.4\" *)\n  always @(posedge clk_i, posedge rst_i)\n    if (rst_i) valid_wb_q <= 1'h0;\n    else if (!issue_stall_i) valid_wb_q <= _0210_;\n  (* src = \"../riscv/core/riscv/riscv_pipe_ctrl.v:370.1-439.4\" *)\n  always @(posedge clk_i, posedge rst_i)\n    if (rst_i) operand_ra_wb_q[0] <= 1'h0;\n    else if (!issue_stall_i) operand_ra_wb_q[0] <= _0340_;\n  (* src = \"../riscv/core/riscv/riscv_pipe_ctrl.v:370.1-439.4\" *)\n  always @(posedge clk_i, posedge rst_i)\n    if (rst_i) operand_ra_wb_q[1] <= 1'h0;\n    else if (!issue_stall_i) operand_ra_wb_q[1] <= _0351_;\n  (* src = \"../riscv/core/riscv/riscv_pipe_ctrl.v:370.1-439.4\" *)\n  always @(posedge clk_i, posedge rst_i)\n    if (rst_i) operand_ra_wb_q[2] <= 1'h0;\n    else if (!issue_stall_i) operand_ra_wb_q[2] <= _0362_;\n  (* src = \"../riscv/core/riscv/riscv_pipe_ctrl.v:370.1-439.4\" *)\n  always @(posedge clk_i, posedge rst_i)\n    if (rst_i) operand_ra_wb_q[3] <= 1'h0;\n    else if (!issue_stall_i) operand_ra_wb_q[3] <= _0365_;\n  (* src = \"../riscv/core/riscv/riscv_pipe_ctrl.v:370.1-439.4\" *)\n  always @(posedge clk_i, posedge rst_i)\n    if (rst_i) operand_ra_wb_q[4] <= 1'h0;\n    else if (!issue_stall_i) operand_ra_wb_q[4] <= _0366_;\n  (* src = \"../riscv/core/riscv/riscv_pipe_ctrl.v:370.1-439.4\" *)\n  always @(posedge clk_i, posedge rst_i)\n    if (rst_i) operand_ra_wb_q[5] <= 1'h0;\n    else if (!issue_stall_i) operand_ra_wb_q[5] <= _0367_;\n  (* src = \"../riscv/core/riscv/riscv_pipe_ctrl.v:370.1-439.4\" *)\n  always @(posedge clk_i, posedge rst_i)\n    if (rst_i) operand_ra_wb_q[6] <= 1'h0;\n    else if (!issue_stall_i) operand_ra_wb_q[6] <= _0368_;\n  (* src = \"../riscv/core/riscv/riscv_pipe_ctrl.v:370.1-439.4\" *)\n  always @(posedge clk_i, posedge rst_i)\n    if (rst_i) operand_ra_wb_q[7] <= 1'h0;\n    else if (!issue_stall_i) operand_ra_wb_q[7] <= _0369_;\n  (* src = \"../riscv/core/riscv/riscv_pipe_ctrl.v:370.1-439.4\" *)\n  always @(posedge clk_i, posedge rst_i)\n    if (rst_i) operand_ra_wb_q[8] <= 1'h0;\n    else if (!issue_stall_i) operand_ra_wb_q[8] <= _0370_;\n  (* src = \"../riscv/core/riscv/riscv_pipe_ctrl.v:370.1-439.4\" *)\n  always @(posedge clk_i, posedge rst_i)\n    if (rst_i) operand_ra_wb_q[9] <= 1'h0;\n    else if (!issue_stall_i) operand_ra_wb_q[9] <= _0371_;\n  (* src = \"../riscv/core/riscv/riscv_pipe_ctrl.v:370.1-439.4\" *)\n  always @(posedge clk_i, posedge rst_i)\n    if (rst_i) operand_ra_wb_q[10] <= 1'h0;\n    else if (!issue_stall_i) operand_ra_wb_q[10] <= _0341_;\n  (* src = \"../riscv/core/riscv/riscv_pipe_ctrl.v:370.1-439.4\" *)\n  always @(posedge clk_i, posedge rst_i)\n    if (rst_i) operand_ra_wb_q[11] <= 1'h0;\n    else if (!issue_stall_i) operand_ra_wb_q[11] <= _0342_;\n  (* src = \"../riscv/core/riscv/riscv_pipe_ctrl.v:370.1-439.4\" *)\n  always @(posedge clk_i, posedge rst_i)\n    if (rst_i) operand_ra_wb_q[12] <= 1'h0;\n    else if (!issue_stall_i) operand_ra_wb_q[12] <= _0343_;\n  (* src = \"../riscv/core/riscv/riscv_pipe_ctrl.v:370.1-439.4\" *)\n  always @(posedge clk_i, posedge rst_i)\n    if (rst_i) operand_ra_wb_q[13] <= 1'h0;\n    else if (!issue_stall_i) operand_ra_wb_q[13] <= _0344_;\n  (* src = \"../riscv/core/riscv/riscv_pipe_ctrl.v:370.1-439.4\" *)\n  always @(posedge clk_i, posedge rst_i)\n    if (rst_i) operand_ra_wb_q[14] <= 1'h0;\n    else if (!issue_stall_i) operand_ra_wb_q[14] <= _0345_;\n  (* src = \"../riscv/core/riscv/riscv_pipe_ctrl.v:370.1-439.4\" *)\n  always @(posedge clk_i, posedge rst_i)\n    if (rst_i) operand_ra_wb_q[15] <= 1'h0;\n    else if (!issue_stall_i) operand_ra_wb_q[15] <= _0346_;\n  (* src = \"../riscv/core/riscv/riscv_pipe_ctrl.v:370.1-439.4\" *)\n  always @(posedge clk_i, posedge rst_i)\n    if (rst_i) operand_ra_wb_q[16] <= 1'h0;\n    else if (!issue_stall_i) operand_ra_wb_q[16] <= _0347_;\n  (* src = \"../riscv/core/riscv/riscv_pipe_ctrl.v:370.1-439.4\" *)\n  always @(posedge clk_i, posedge rst_i)\n    if (rst_i) operand_ra_wb_q[17] <= 1'h0;\n    else if (!issue_stall_i) operand_ra_wb_q[17] <= _0348_;\n  (* src = \"../riscv/core/riscv/riscv_pipe_ctrl.v:370.1-439.4\" *)\n  always @(posedge clk_i, posedge rst_i)\n    if (rst_i) operand_ra_wb_q[18] <= 1'h0;\n    else if (!issue_stall_i) operand_ra_wb_q[18] <= _0349_;\n  (* src = \"../riscv/core/riscv/riscv_pipe_ctrl.v:370.1-439.4\" *)\n  always @(posedge clk_i, posedge rst_i)\n    if (rst_i) operand_ra_wb_q[19] <= 1'h0;\n    else if (!issue_stall_i) operand_ra_wb_q[19] <= _0350_;\n  (* src = \"../riscv/core/riscv/riscv_pipe_ctrl.v:370.1-439.4\" *)\n  always @(posedge clk_i, posedge rst_i)\n    if (rst_i) operand_ra_wb_q[20] <= 1'h0;\n    else if (!issue_stall_i) operand_ra_wb_q[20] <= _0352_;\n  (* src = \"../riscv/core/riscv/riscv_pipe_ctrl.v:370.1-439.4\" *)\n  always @(posedge clk_i, posedge rst_i)\n    if (rst_i) operand_ra_wb_q[21] <= 1'h0;\n    else if (!issue_stall_i) operand_ra_wb_q[21] <= _0353_;\n  (* src = \"../riscv/core/riscv/riscv_pipe_ctrl.v:370.1-439.4\" *)\n  always @(posedge clk_i, posedge rst_i)\n    if (rst_i) operand_ra_wb_q[22] <= 1'h0;\n    else if (!issue_stall_i) operand_ra_wb_q[22] <= _0354_;\n  (* src = \"../riscv/core/riscv/riscv_pipe_ctrl.v:370.1-439.4\" *)\n  always @(posedge clk_i, posedge rst_i)\n    if (rst_i) operand_ra_wb_q[23] <= 1'h0;\n    else if (!issue_stall_i) operand_ra_wb_q[23] <= _0355_;\n  (* src = \"../riscv/core/riscv/riscv_pipe_ctrl.v:370.1-439.4\" *)\n  always @(posedge clk_i, posedge rst_i)\n    if (rst_i) operand_ra_wb_q[24] <= 1'h0;\n    else if (!issue_stall_i) operand_ra_wb_q[24] <= _0356_;\n  (* src = \"../riscv/core/riscv/riscv_pipe_ctrl.v:370.1-439.4\" *)\n  always @(posedge clk_i, posedge rst_i)\n    if (rst_i) operand_ra_wb_q[25] <= 1'h0;\n    else if (!issue_stall_i) operand_ra_wb_q[25] <= _0357_;\n  (* src = \"../riscv/core/riscv/riscv_pipe_ctrl.v:370.1-439.4\" *)\n  always @(posedge clk_i, posedge rst_i)\n    if (rst_i) operand_ra_wb_q[26] <= 1'h0;\n    else if (!issue_stall_i) operand_ra_wb_q[26] <= _0358_;\n  (* src = \"../riscv/core/riscv/riscv_pipe_ctrl.v:370.1-439.4\" *)\n  always @(posedge clk_i, posedge rst_i)\n    if (rst_i) operand_ra_wb_q[27] <= 1'h0;\n    else if (!issue_stall_i) operand_ra_wb_q[27] <= _0359_;\n  (* src = \"../riscv/core/riscv/riscv_pipe_ctrl.v:370.1-439.4\" *)\n  always @(posedge clk_i, posedge rst_i)\n    if (rst_i) operand_ra_wb_q[28] <= 1'h0;\n    else if (!issue_stall_i) operand_ra_wb_q[28] <= _0360_;\n  (* src = \"../riscv/core/riscv/riscv_pipe_ctrl.v:370.1-439.4\" *)\n  always @(posedge clk_i, posedge rst_i)\n    if (rst_i) operand_ra_wb_q[29] <= 1'h0;\n    else if (!issue_stall_i) operand_ra_wb_q[29] <= _0361_;\n  (* src = \"../riscv/core/riscv/riscv_pipe_ctrl.v:370.1-439.4\" *)\n  always @(posedge clk_i, posedge rst_i)\n    if (rst_i) operand_ra_wb_q[30] <= 1'h0;\n    else if (!issue_stall_i) operand_ra_wb_q[30] <= _0363_;\n  (* src = \"../riscv/core/riscv/riscv_pipe_ctrl.v:370.1-439.4\" *)\n  always @(posedge clk_i, posedge rst_i)\n    if (rst_i) operand_ra_wb_q[31] <= 1'h0;\n    else if (!issue_stall_i) operand_ra_wb_q[31] <= _0364_;\n  (* src = \"../riscv/core/riscv/riscv_pipe_ctrl.v:370.1-439.4\" *)\n  always @(posedge clk_i, posedge rst_i)\n    if (rst_i) pc_wb_q[0] <= 1'h0;\n    else if (!issue_stall_i) pc_wb_q[0] <= _0276_;\n  (* src = \"../riscv/core/riscv/riscv_pipe_ctrl.v:370.1-439.4\" *)\n  always @(posedge clk_i, posedge rst_i)\n    if (rst_i) pc_wb_q[1] <= 1'h0;\n    else if (!issue_stall_i) pc_wb_q[1] <= _0287_;\n  (* src = \"../riscv/core/riscv/riscv_pipe_ctrl.v:370.1-439.4\" *)\n  always @(posedge clk_i, posedge rst_i)\n    if (rst_i) pc_wb_q[2] <= 1'h0;\n    else if (!issue_stall_i) pc_wb_q[2] <= _0298_;\n  (* src = \"../riscv/core/riscv/riscv_pipe_ctrl.v:370.1-439.4\" *)\n  always @(posedge clk_i, posedge rst_i)\n    if (rst_i) pc_wb_q[3] <= 1'h0;\n    else if (!issue_stall_i) pc_wb_q[3] <= _0301_;\n  (* src = \"../riscv/core/riscv/riscv_pipe_ctrl.v:370.1-439.4\" *)\n  always @(posedge clk_i, posedge rst_i)\n    if (rst_i) pc_wb_q[4] <= 1'h0;\n    else if (!issue_stall_i) pc_wb_q[4] <= _0302_;\n  (* src = \"../riscv/core/riscv/riscv_pipe_ctrl.v:370.1-439.4\" *)\n  always @(posedge clk_i, posedge rst_i)\n    if (rst_i) pc_wb_q[5] <= 1'h0;\n    else if (!issue_stall_i) pc_wb_q[5] <= _0303_;\n  (* src = \"../riscv/core/riscv/riscv_pipe_ctrl.v:370.1-439.4\" *)\n  always @(posedge clk_i, posedge rst_i)\n    if (rst_i) pc_wb_q[6] <= 1'h0;\n    else if (!issue_stall_i) pc_wb_q[6] <= _0304_;\n  (* src = \"../riscv/core/riscv/riscv_pipe_ctrl.v:370.1-439.4\" *)\n  always @(posedge clk_i, posedge rst_i)\n    if (rst_i) pc_wb_q[7] <= 1'h0;\n    else if (!issue_stall_i) pc_wb_q[7] <= _0305_;\n  (* src = \"../riscv/core/riscv/riscv_pipe_ctrl.v:370.1-439.4\" *)\n  always @(posedge clk_i, posedge rst_i)\n    if (rst_i) pc_wb_q[8] <= 1'h0;\n    else if (!issue_stall_i) pc_wb_q[8] <= _0306_;\n  (* src = \"../riscv/core/riscv/riscv_pipe_ctrl.v:370.1-439.4\" *)\n  always @(posedge clk_i, posedge rst_i)\n    if (rst_i) pc_wb_q[9] <= 1'h0;\n    else if (!issue_stall_i) pc_wb_q[9] <= _0307_;\n  (* src = \"../riscv/core/riscv/riscv_pipe_ctrl.v:370.1-439.4\" *)\n  always @(posedge clk_i, posedge rst_i)\n    if (rst_i) pc_wb_q[10] <= 1'h0;\n    else if (!issue_stall_i) pc_wb_q[10] <= _0277_;\n  (* src = \"../riscv/core/riscv/riscv_pipe_ctrl.v:370.1-439.4\" *)\n  always @(posedge clk_i, posedge rst_i)\n    if (rst_i) pc_wb_q[11] <= 1'h0;\n    else if (!issue_stall_i) pc_wb_q[11] <= _0278_;\n  (* src = \"../riscv/core/riscv/riscv_pipe_ctrl.v:370.1-439.4\" *)\n  always @(posedge clk_i, posedge rst_i)\n    if (rst_i) pc_wb_q[12] <= 1'h0;\n    else if (!issue_stall_i) pc_wb_q[12] <= _0279_;\n  (* src = \"../riscv/core/riscv/riscv_pipe_ctrl.v:370.1-439.4\" *)\n  always @(posedge clk_i, posedge rst_i)\n    if (rst_i) pc_wb_q[13] <= 1'h0;\n    else if (!issue_stall_i) pc_wb_q[13] <= _0280_;\n  (* src = \"../riscv/core/riscv/riscv_pipe_ctrl.v:370.1-439.4\" *)\n  always @(posedge clk_i, posedge rst_i)\n    if (rst_i) pc_wb_q[14] <= 1'h0;\n    else if (!issue_stall_i) pc_wb_q[14] <= _0281_;\n  (* src = \"../riscv/core/riscv/riscv_pipe_ctrl.v:370.1-439.4\" *)\n  always @(posedge clk_i, posedge rst_i)\n    if (rst_i) pc_wb_q[15] <= 1'h0;\n    else if (!issue_stall_i) pc_wb_q[15] <= _0282_;\n  (* src = \"../riscv/core/riscv/riscv_pipe_ctrl.v:370.1-439.4\" *)\n  always @(posedge clk_i, posedge rst_i)\n    if (rst_i) pc_wb_q[16] <= 1'h0;\n    else if (!issue_stall_i) pc_wb_q[16] <= _0283_;\n  (* src = \"../riscv/core/riscv/riscv_pipe_ctrl.v:370.1-439.4\" *)\n  always @(posedge clk_i, posedge rst_i)\n    if (rst_i) pc_wb_q[17] <= 1'h0;\n    else if (!issue_stall_i) pc_wb_q[17] <= _0284_;\n  (* src = \"../riscv/core/riscv/riscv_pipe_ctrl.v:370.1-439.4\" *)\n  always @(posedge clk_i, posedge rst_i)\n    if (rst_i) pc_wb_q[18] <= 1'h0;\n    else if (!issue_stall_i) pc_wb_q[18] <= _0285_;\n  (* src = \"../riscv/core/riscv/riscv_pipe_ctrl.v:370.1-439.4\" *)\n  always @(posedge clk_i, posedge rst_i)\n    if (rst_i) pc_wb_q[19] <= 1'h0;\n    else if (!issue_stall_i) pc_wb_q[19] <= _0286_;\n  (* src = \"../riscv/core/riscv/riscv_pipe_ctrl.v:370.1-439.4\" *)\n  always @(posedge clk_i, posedge rst_i)\n    if (rst_i) pc_wb_q[20] <= 1'h0;\n    else if (!issue_stall_i) pc_wb_q[20] <= _0288_;\n  (* src = \"../riscv/core/riscv/riscv_pipe_ctrl.v:370.1-439.4\" *)\n  always @(posedge clk_i, posedge rst_i)\n    if (rst_i) pc_wb_q[21] <= 1'h0;\n    else if (!issue_stall_i) pc_wb_q[21] <= _0289_;\n  (* src = \"../riscv/core/riscv/riscv_pipe_ctrl.v:370.1-439.4\" *)\n  always @(posedge clk_i, posedge rst_i)\n    if (rst_i) pc_wb_q[22] <= 1'h0;\n    else if (!issue_stall_i) pc_wb_q[22] <= _0290_;\n  (* src = \"../riscv/core/riscv/riscv_pipe_ctrl.v:370.1-439.4\" *)\n  always @(posedge clk_i, posedge rst_i)\n    if (rst_i) pc_wb_q[23] <= 1'h0;\n    else if (!issue_stall_i) pc_wb_q[23] <= _0291_;\n  (* src = \"../riscv/core/riscv/riscv_pipe_ctrl.v:370.1-439.4\" *)\n  always @(posedge clk_i, posedge rst_i)\n    if (rst_i) pc_wb_q[24] <= 1'h0;\n    else if (!issue_stall_i) pc_wb_q[24] <= _0292_;\n  (* src = \"../riscv/core/riscv/riscv_pipe_ctrl.v:370.1-439.4\" *)\n  always @(posedge clk_i, posedge rst_i)\n    if (rst_i) pc_wb_q[25] <= 1'h0;\n    else if (!issue_stall_i) pc_wb_q[25] <= _0293_;\n  (* src = \"../riscv/core/riscv/riscv_pipe_ctrl.v:370.1-439.4\" *)\n  always @(posedge clk_i, posedge rst_i)\n    if (rst_i) pc_wb_q[26] <= 1'h0;\n    else if (!issue_stall_i) pc_wb_q[26] <= _0294_;\n  (* src = \"../riscv/core/riscv/riscv_pipe_ctrl.v:370.1-439.4\" *)\n  always @(posedge clk_i, posedge rst_i)\n    if (rst_i) pc_wb_q[27] <= 1'h0;\n    else if (!issue_stall_i) pc_wb_q[27] <= _0295_;\n  (* src = \"../riscv/core/riscv/riscv_pipe_ctrl.v:370.1-439.4\" *)\n  always @(posedge clk_i, posedge rst_i)\n    if (rst_i) pc_wb_q[28] <= 1'h0;\n    else if (!issue_stall_i) pc_wb_q[28] <= _0296_;\n  (* src = \"../riscv/core/riscv/riscv_pipe_ctrl.v:370.1-439.4\" *)\n  always @(posedge clk_i, posedge rst_i)\n    if (rst_i) pc_wb_q[29] <= 1'h0;\n    else if (!issue_stall_i) pc_wb_q[29] <= _0297_;\n  (* src = \"../riscv/core/riscv/riscv_pipe_ctrl.v:370.1-439.4\" *)\n  always @(posedge clk_i, posedge rst_i)\n    if (rst_i) pc_wb_q[30] <= 1'h0;\n    else if (!issue_stall_i) pc_wb_q[30] <= _0299_;\n  (* src = \"../riscv/core/riscv/riscv_pipe_ctrl.v:370.1-439.4\" *)\n  always @(posedge clk_i, posedge rst_i)\n    if (rst_i) pc_wb_q[31] <= 1'h0;\n    else if (!issue_stall_i) pc_wb_q[31] <= _0300_;\n  (* src = \"../riscv/core/riscv/riscv_pipe_ctrl.v:370.1-439.4\" *)\n  always @(posedge clk_i, posedge rst_i)\n    if (rst_i) csr_wdata_wb_q[0] <= 1'h0;\n    else if (!issue_stall_i) csr_wdata_wb_q[0] <= _0212_;\n  (* src = \"../riscv/core/riscv/riscv_pipe_ctrl.v:370.1-439.4\" *)\n  always @(posedge clk_i, posedge rst_i)\n    if (rst_i) csr_wdata_wb_q[1] <= 1'h0;\n    else if (!issue_stall_i) csr_wdata_wb_q[1] <= _0223_;\n  (* src = \"../riscv/core/riscv/riscv_pipe_ctrl.v:370.1-439.4\" *)\n  always @(posedge clk_i, posedge rst_i)\n    if (rst_i) csr_wdata_wb_q[2] <= 1'h0;\n    else if (!issue_stall_i) csr_wdata_wb_q[2] <= _0234_;\n  (* src = \"../riscv/core/riscv/riscv_pipe_ctrl.v:370.1-439.4\" *)\n  always @(posedge clk_i, posedge rst_i)\n    if (rst_i) csr_wdata_wb_q[3] <= 1'h0;\n    else if (!issue_stall_i) csr_wdata_wb_q[3] <= _0237_;\n  (* src = \"../riscv/core/riscv/riscv_pipe_ctrl.v:370.1-439.4\" *)\n  always @(posedge clk_i, posedge rst_i)\n    if (rst_i) csr_wdata_wb_q[4] <= 1'h0;\n    else if (!issue_stall_i) csr_wdata_wb_q[4] <= _0238_;\n  (* src = \"../riscv/core/riscv/riscv_pipe_ctrl.v:370.1-439.4\" *)\n  always @(posedge clk_i, posedge rst_i)\n    if (rst_i) csr_wdata_wb_q[5] <= 1'h0;\n    else if (!issue_stall_i) csr_wdata_wb_q[5] <= _0239_;\n  (* src = \"../riscv/core/riscv/riscv_pipe_ctrl.v:370.1-439.4\" *)\n  always @(posedge clk_i, posedge rst_i)\n    if (rst_i) csr_wdata_wb_q[6] <= 1'h0;\n    else if (!issue_stall_i) csr_wdata_wb_q[6] <= _0240_;\n  (* src = \"../riscv/core/riscv/riscv_pipe_ctrl.v:370.1-439.4\" *)\n  always @(posedge clk_i, posedge rst_i)\n    if (rst_i) csr_wdata_wb_q[7] <= 1'h0;\n    else if (!issue_stall_i) csr_wdata_wb_q[7] <= _0241_;\n  (* src = \"../riscv/core/riscv/riscv_pipe_ctrl.v:370.1-439.4\" *)\n  always @(posedge clk_i, posedge rst_i)\n    if (rst_i) csr_wdata_wb_q[8] <= 1'h0;\n    else if (!issue_stall_i) csr_wdata_wb_q[8] <= _0242_;\n  (* src = \"../riscv/core/riscv/riscv_pipe_ctrl.v:370.1-439.4\" *)\n  always @(posedge clk_i, posedge rst_i)\n    if (rst_i) csr_wdata_wb_q[9] <= 1'h0;\n    else if (!issue_stall_i) csr_wdata_wb_q[9] <= _0243_;\n  (* src = \"../riscv/core/riscv/riscv_pipe_ctrl.v:370.1-439.4\" *)\n  always @(posedge clk_i, posedge rst_i)\n    if (rst_i) csr_wdata_wb_q[10] <= 1'h0;\n    else if (!issue_stall_i) csr_wdata_wb_q[10] <= _0213_;\n  (* src = \"../riscv/core/riscv/riscv_pipe_ctrl.v:370.1-439.4\" *)\n  always @(posedge clk_i, posedge rst_i)\n    if (rst_i) csr_wdata_wb_q[11] <= 1'h0;\n    else if (!issue_stall_i) csr_wdata_wb_q[11] <= _0214_;\n  (* src = \"../riscv/core/riscv/riscv_pipe_ctrl.v:370.1-439.4\" *)\n  always @(posedge clk_i, posedge rst_i)\n    if (rst_i) csr_wdata_wb_q[12] <= 1'h0;\n    else if (!issue_stall_i) csr_wdata_wb_q[12] <= _0215_;\n  (* src = \"../riscv/core/riscv/riscv_pipe_ctrl.v:370.1-439.4\" *)\n  always @(posedge clk_i, posedge rst_i)\n    if (rst_i) csr_wdata_wb_q[13] <= 1'h0;\n    else if (!issue_stall_i) csr_wdata_wb_q[13] <= _0216_;\n  (* src = \"../riscv/core/riscv/riscv_pipe_ctrl.v:370.1-439.4\" *)\n  always @(posedge clk_i, posedge rst_i)\n    if (rst_i) csr_wdata_wb_q[14] <= 1'h0;\n    else if (!issue_stall_i) csr_wdata_wb_q[14] <= _0217_;\n  (* src = \"../riscv/core/riscv/riscv_pipe_ctrl.v:370.1-439.4\" *)\n  always @(posedge clk_i, posedge rst_i)\n    if (rst_i) csr_wdata_wb_q[15] <= 1'h0;\n    else if (!issue_stall_i) csr_wdata_wb_q[15] <= _0218_;\n  (* src = \"../riscv/core/riscv/riscv_pipe_ctrl.v:370.1-439.4\" *)\n  always @(posedge clk_i, posedge rst_i)\n    if (rst_i) csr_wdata_wb_q[16] <= 1'h0;\n    else if (!issue_stall_i) csr_wdata_wb_q[16] <= _0219_;\n  (* src = \"../riscv/core/riscv/riscv_pipe_ctrl.v:370.1-439.4\" *)\n  always @(posedge clk_i, posedge rst_i)\n    if (rst_i) csr_wdata_wb_q[17] <= 1'h0;\n    else if (!issue_stall_i) csr_wdata_wb_q[17] <= _0220_;\n  (* src = \"../riscv/core/riscv/riscv_pipe_ctrl.v:370.1-439.4\" *)\n  always @(posedge clk_i, posedge rst_i)\n    if (rst_i) csr_wdata_wb_q[18] <= 1'h0;\n    else if (!issue_stall_i) csr_wdata_wb_q[18] <= _0221_;\n  (* src = \"../riscv/core/riscv/riscv_pipe_ctrl.v:370.1-439.4\" *)\n  always @(posedge clk_i, posedge rst_i)\n    if (rst_i) csr_wdata_wb_q[19] <= 1'h0;\n    else if (!issue_stall_i) csr_wdata_wb_q[19] <= _0222_;\n  (* src = \"../riscv/core/riscv/riscv_pipe_ctrl.v:370.1-439.4\" *)\n  always @(posedge clk_i, posedge rst_i)\n    if (rst_i) csr_wdata_wb_q[20] <= 1'h0;\n    else if (!issue_stall_i) csr_wdata_wb_q[20] <= _0224_;\n  (* src = \"../riscv/core/riscv/riscv_pipe_ctrl.v:370.1-439.4\" *)\n  always @(posedge clk_i, posedge rst_i)\n    if (rst_i) csr_wdata_wb_q[21] <= 1'h0;\n    else if (!issue_stall_i) csr_wdata_wb_q[21] <= _0225_;\n  (* src = \"../riscv/core/riscv/riscv_pipe_ctrl.v:370.1-439.4\" *)\n  always @(posedge clk_i, posedge rst_i)\n    if (rst_i) csr_wdata_wb_q[22] <= 1'h0;\n    else if (!issue_stall_i) csr_wdata_wb_q[22] <= _0226_;\n  (* src = \"../riscv/core/riscv/riscv_pipe_ctrl.v:370.1-439.4\" *)\n  always @(posedge clk_i, posedge rst_i)\n    if (rst_i) csr_wdata_wb_q[23] <= 1'h0;\n    else if (!issue_stall_i) csr_wdata_wb_q[23] <= _0227_;\n  (* src = \"../riscv/core/riscv/riscv_pipe_ctrl.v:370.1-439.4\" *)\n  always @(posedge clk_i, posedge rst_i)\n    if (rst_i) csr_wdata_wb_q[24] <= 1'h0;\n    else if (!issue_stall_i) csr_wdata_wb_q[24] <= _0228_;\n  (* src = \"../riscv/core/riscv/riscv_pipe_ctrl.v:370.1-439.4\" *)\n  always @(posedge clk_i, posedge rst_i)\n    if (rst_i) csr_wdata_wb_q[25] <= 1'h0;\n    else if (!issue_stall_i) csr_wdata_wb_q[25] <= _0229_;\n  (* src = \"../riscv/core/riscv/riscv_pipe_ctrl.v:370.1-439.4\" *)\n  always @(posedge clk_i, posedge rst_i)\n    if (rst_i) csr_wdata_wb_q[26] <= 1'h0;\n    else if (!issue_stall_i) csr_wdata_wb_q[26] <= _0230_;\n  (* src = \"../riscv/core/riscv/riscv_pipe_ctrl.v:370.1-439.4\" *)\n  always @(posedge clk_i, posedge rst_i)\n    if (rst_i) csr_wdata_wb_q[27] <= 1'h0;\n    else if (!issue_stall_i) csr_wdata_wb_q[27] <= _0231_;\n  (* src = \"../riscv/core/riscv/riscv_pipe_ctrl.v:370.1-439.4\" *)\n  always @(posedge clk_i, posedge rst_i)\n    if (rst_i) csr_wdata_wb_q[28] <= 1'h0;\n    else if (!issue_stall_i) csr_wdata_wb_q[28] <= _0232_;\n  (* src = \"../riscv/core/riscv/riscv_pipe_ctrl.v:370.1-439.4\" *)\n  always @(posedge clk_i, posedge rst_i)\n    if (rst_i) csr_wdata_wb_q[29] <= 1'h0;\n    else if (!issue_stall_i) csr_wdata_wb_q[29] <= _0233_;\n  (* src = \"../riscv/core/riscv/riscv_pipe_ctrl.v:370.1-439.4\" *)\n  always @(posedge clk_i, posedge rst_i)\n    if (rst_i) csr_wdata_wb_q[30] <= 1'h0;\n    else if (!issue_stall_i) csr_wdata_wb_q[30] <= _0235_;\n  (* src = \"../riscv/core/riscv/riscv_pipe_ctrl.v:370.1-439.4\" *)\n  always @(posedge clk_i, posedge rst_i)\n    if (rst_i) csr_wdata_wb_q[31] <= 1'h0;\n    else if (!issue_stall_i) csr_wdata_wb_q[31] <= _0236_;\n  (* src = \"../riscv/core/riscv/riscv_pipe_ctrl.v:244.1-308.4\" *)\n  always @(posedge clk_i, posedge rst_i)\n    if (rst_i) exception_e2_q[0] <= 1'h0;\n    else if (!issue_stall_i) exception_e2_q[0] <= _0604_;\n  (* src = \"../riscv/core/riscv/riscv_pipe_ctrl.v:244.1-308.4\" *)\n  always @(posedge clk_i, posedge rst_i)\n    if (rst_i) exception_e2_q[1] <= 1'h0;\n    else if (!issue_stall_i) exception_e2_q[1] <= _0605_;\n  (* src = \"../riscv/core/riscv/riscv_pipe_ctrl.v:244.1-308.4\" *)\n  always @(posedge clk_i, posedge rst_i)\n    if (rst_i) exception_e2_q[2] <= 1'h0;\n    else if (!issue_stall_i) exception_e2_q[2] <= _0606_;\n  (* src = \"../riscv/core/riscv/riscv_pipe_ctrl.v:244.1-308.4\" *)\n  always @(posedge clk_i, posedge rst_i)\n    if (rst_i) exception_e2_q[3] <= 1'h0;\n    else if (!issue_stall_i) exception_e2_q[3] <= _0607_;\n  (* src = \"../riscv/core/riscv/riscv_pipe_ctrl.v:244.1-308.4\" *)\n  always @(posedge clk_i, posedge rst_i)\n    if (rst_i) exception_e2_q[4] <= 1'h0;\n    else if (!issue_stall_i) exception_e2_q[4] <= _0608_;\n  (* src = \"../riscv/core/riscv/riscv_pipe_ctrl.v:244.1-308.4\" *)\n  always @(posedge clk_i, posedge rst_i)\n    if (rst_i) exception_e2_q[5] <= 1'h0;\n    else if (!issue_stall_i) exception_e2_q[5] <= _0609_;\n  (* src = \"../riscv/core/riscv/riscv_pipe_ctrl.v:244.1-308.4\" *)\n  always @(posedge clk_i, posedge rst_i)\n    if (rst_i) operand_ra_e2_q[0] <= 1'h0;\n    else if (!issue_stall_i) operand_ra_e2_q[0] <= _0540_;\n  (* src = \"../riscv/core/riscv/riscv_pipe_ctrl.v:244.1-308.4\" *)\n  always @(posedge clk_i, posedge rst_i)\n    if (rst_i) operand_ra_e2_q[1] <= 1'h0;\n    else if (!issue_stall_i) operand_ra_e2_q[1] <= _0551_;\n  (* src = \"../riscv/core/riscv/riscv_pipe_ctrl.v:244.1-308.4\" *)\n  always @(posedge clk_i, posedge rst_i)\n    if (rst_i) operand_ra_e2_q[2] <= 1'h0;\n    else if (!issue_stall_i) operand_ra_e2_q[2] <= _0562_;\n  (* src = \"../riscv/core/riscv/riscv_pipe_ctrl.v:244.1-308.4\" *)\n  always @(posedge clk_i, posedge rst_i)\n    if (rst_i) operand_ra_e2_q[3] <= 1'h0;\n    else if (!issue_stall_i) operand_ra_e2_q[3] <= _0565_;\n  (* src = \"../riscv/core/riscv/riscv_pipe_ctrl.v:244.1-308.4\" *)\n  always @(posedge clk_i, posedge rst_i)\n    if (rst_i) operand_ra_e2_q[4] <= 1'h0;\n    else if (!issue_stall_i) operand_ra_e2_q[4] <= _0566_;\n  (* src = \"../riscv/core/riscv/riscv_pipe_ctrl.v:244.1-308.4\" *)\n  always @(posedge clk_i, posedge rst_i)\n    if (rst_i) operand_ra_e2_q[5] <= 1'h0;\n    else if (!issue_stall_i) operand_ra_e2_q[5] <= _0567_;\n  (* src = \"../riscv/core/riscv/riscv_pipe_ctrl.v:244.1-308.4\" *)\n  always @(posedge clk_i, posedge rst_i)\n    if (rst_i) operand_ra_e2_q[6] <= 1'h0;\n    else if (!issue_stall_i) operand_ra_e2_q[6] <= _0568_;\n  (* src = \"../riscv/core/riscv/riscv_pipe_ctrl.v:244.1-308.4\" *)\n  always @(posedge clk_i, posedge rst_i)\n    if (rst_i) operand_ra_e2_q[7] <= 1'h0;\n    else if (!issue_stall_i) operand_ra_e2_q[7] <= _0569_;\n  (* src = \"../riscv/core/riscv/riscv_pipe_ctrl.v:244.1-308.4\" *)\n  always @(posedge clk_i, posedge rst_i)\n    if (rst_i) operand_ra_e2_q[8] <= 1'h0;\n    else if (!issue_stall_i) operand_ra_e2_q[8] <= _0570_;\n  (* src = \"../riscv/core/riscv/riscv_pipe_ctrl.v:244.1-308.4\" *)\n  always @(posedge clk_i, posedge rst_i)\n    if (rst_i) operand_ra_e2_q[9] <= 1'h0;\n    else if (!issue_stall_i) operand_ra_e2_q[9] <= _0571_;\n  (* src = \"../riscv/core/riscv/riscv_pipe_ctrl.v:244.1-308.4\" *)\n  always @(posedge clk_i, posedge rst_i)\n    if (rst_i) operand_ra_e2_q[10] <= 1'h0;\n    else if (!issue_stall_i) operand_ra_e2_q[10] <= _0541_;\n  (* src = \"../riscv/core/riscv/riscv_pipe_ctrl.v:244.1-308.4\" *)\n  always @(posedge clk_i, posedge rst_i)\n    if (rst_i) operand_ra_e2_q[11] <= 1'h0;\n    else if (!issue_stall_i) operand_ra_e2_q[11] <= _0542_;\n  (* src = \"../riscv/core/riscv/riscv_pipe_ctrl.v:244.1-308.4\" *)\n  always @(posedge clk_i, posedge rst_i)\n    if (rst_i) operand_ra_e2_q[12] <= 1'h0;\n    else if (!issue_stall_i) operand_ra_e2_q[12] <= _0543_;\n  (* src = \"../riscv/core/riscv/riscv_pipe_ctrl.v:244.1-308.4\" *)\n  always @(posedge clk_i, posedge rst_i)\n    if (rst_i) operand_ra_e2_q[13] <= 1'h0;\n    else if (!issue_stall_i) operand_ra_e2_q[13] <= _0544_;\n  (* src = \"../riscv/core/riscv/riscv_pipe_ctrl.v:244.1-308.4\" *)\n  always @(posedge clk_i, posedge rst_i)\n    if (rst_i) operand_ra_e2_q[14] <= 1'h0;\n    else if (!issue_stall_i) operand_ra_e2_q[14] <= _0545_;\n  (* src = \"../riscv/core/riscv/riscv_pipe_ctrl.v:244.1-308.4\" *)\n  always @(posedge clk_i, posedge rst_i)\n    if (rst_i) operand_ra_e2_q[15] <= 1'h0;\n    else if (!issue_stall_i) operand_ra_e2_q[15] <= _0546_;\n  (* src = \"../riscv/core/riscv/riscv_pipe_ctrl.v:244.1-308.4\" *)\n  always @(posedge clk_i, posedge rst_i)\n    if (rst_i) operand_ra_e2_q[16] <= 1'h0;\n    else if (!issue_stall_i) operand_ra_e2_q[16] <= _0547_;\n  (* src = \"../riscv/core/riscv/riscv_pipe_ctrl.v:244.1-308.4\" *)\n  always @(posedge clk_i, posedge rst_i)\n    if (rst_i) operand_ra_e2_q[17] <= 1'h0;\n    else if (!issue_stall_i) operand_ra_e2_q[17] <= _0548_;\n  (* src = \"../riscv/core/riscv/riscv_pipe_ctrl.v:244.1-308.4\" *)\n  always @(posedge clk_i, posedge rst_i)\n    if (rst_i) operand_ra_e2_q[18] <= 1'h0;\n    else if (!issue_stall_i) operand_ra_e2_q[18] <= _0549_;\n  (* src = \"../riscv/core/riscv/riscv_pipe_ctrl.v:244.1-308.4\" *)\n  always @(posedge clk_i, posedge rst_i)\n    if (rst_i) operand_ra_e2_q[19] <= 1'h0;\n    else if (!issue_stall_i) operand_ra_e2_q[19] <= _0550_;\n  (* src = \"../riscv/core/riscv/riscv_pipe_ctrl.v:244.1-308.4\" *)\n  always @(posedge clk_i, posedge rst_i)\n    if (rst_i) operand_ra_e2_q[20] <= 1'h0;\n    else if (!issue_stall_i) operand_ra_e2_q[20] <= _0552_;\n  (* src = \"../riscv/core/riscv/riscv_pipe_ctrl.v:244.1-308.4\" *)\n  always @(posedge clk_i, posedge rst_i)\n    if (rst_i) operand_ra_e2_q[21] <= 1'h0;\n    else if (!issue_stall_i) operand_ra_e2_q[21] <= _0553_;\n  (* src = \"../riscv/core/riscv/riscv_pipe_ctrl.v:244.1-308.4\" *)\n  always @(posedge clk_i, posedge rst_i)\n    if (rst_i) operand_ra_e2_q[22] <= 1'h0;\n    else if (!issue_stall_i) operand_ra_e2_q[22] <= _0554_;\n  (* src = \"../riscv/core/riscv/riscv_pipe_ctrl.v:244.1-308.4\" *)\n  always @(posedge clk_i, posedge rst_i)\n    if (rst_i) operand_ra_e2_q[23] <= 1'h0;\n    else if (!issue_stall_i) operand_ra_e2_q[23] <= _0555_;\n  (* src = \"../riscv/core/riscv/riscv_pipe_ctrl.v:244.1-308.4\" *)\n  always @(posedge clk_i, posedge rst_i)\n    if (rst_i) operand_ra_e2_q[24] <= 1'h0;\n    else if (!issue_stall_i) operand_ra_e2_q[24] <= _0556_;\n  (* src = \"../riscv/core/riscv/riscv_pipe_ctrl.v:244.1-308.4\" *)\n  always @(posedge clk_i, posedge rst_i)\n    if (rst_i) operand_ra_e2_q[25] <= 1'h0;\n    else if (!issue_stall_i) operand_ra_e2_q[25] <= _0557_;\n  (* src = \"../riscv/core/riscv/riscv_pipe_ctrl.v:244.1-308.4\" *)\n  always @(posedge clk_i, posedge rst_i)\n    if (rst_i) operand_ra_e2_q[26] <= 1'h0;\n    else if (!issue_stall_i) operand_ra_e2_q[26] <= _0558_;\n  (* src = \"../riscv/core/riscv/riscv_pipe_ctrl.v:244.1-308.4\" *)\n  always @(posedge clk_i, posedge rst_i)\n    if (rst_i) operand_ra_e2_q[27] <= 1'h0;\n    else if (!issue_stall_i) operand_ra_e2_q[27] <= _0559_;\n  (* src = \"../riscv/core/riscv/riscv_pipe_ctrl.v:244.1-308.4\" *)\n  always @(posedge clk_i, posedge rst_i)\n    if (rst_i) operand_ra_e2_q[28] <= 1'h0;\n    else if (!issue_stall_i) operand_ra_e2_q[28] <= _0560_;\n  (* src = \"../riscv/core/riscv/riscv_pipe_ctrl.v:244.1-308.4\" *)\n  always @(posedge clk_i, posedge rst_i)\n    if (rst_i) operand_ra_e2_q[29] <= 1'h0;\n    else if (!issue_stall_i) operand_ra_e2_q[29] <= _0561_;\n  (* src = \"../riscv/core/riscv/riscv_pipe_ctrl.v:244.1-308.4\" *)\n  always @(posedge clk_i, posedge rst_i)\n    if (rst_i) operand_ra_e2_q[30] <= 1'h0;\n    else if (!issue_stall_i) operand_ra_e2_q[30] <= _0563_;\n  (* src = \"../riscv/core/riscv/riscv_pipe_ctrl.v:244.1-308.4\" *)\n  always @(posedge clk_i, posedge rst_i)\n    if (rst_i) operand_ra_e2_q[31] <= 1'h0;\n    else if (!issue_stall_i) operand_ra_e2_q[31] <= _0564_;\n  (* src = \"../riscv/core/riscv/riscv_pipe_ctrl.v:370.1-439.4\" *)\n  always @(posedge clk_i, posedge rst_i)\n    if (rst_i) operand_rb_wb_q[0] <= 1'h0;\n    else if (!issue_stall_i) operand_rb_wb_q[0] <= _0372_;\n  (* src = \"../riscv/core/riscv/riscv_pipe_ctrl.v:370.1-439.4\" *)\n  always @(posedge clk_i, posedge rst_i)\n    if (rst_i) operand_rb_wb_q[1] <= 1'h0;\n    else if (!issue_stall_i) operand_rb_wb_q[1] <= _0383_;\n  (* src = \"../riscv/core/riscv/riscv_pipe_ctrl.v:370.1-439.4\" *)\n  always @(posedge clk_i, posedge rst_i)\n    if (rst_i) operand_rb_wb_q[2] <= 1'h0;\n    else if (!issue_stall_i) operand_rb_wb_q[2] <= _0394_;\n  (* src = \"../riscv/core/riscv/riscv_pipe_ctrl.v:370.1-439.4\" *)\n  always @(posedge clk_i, posedge rst_i)\n    if (rst_i) operand_rb_wb_q[3] <= 1'h0;\n    else if (!issue_stall_i) operand_rb_wb_q[3] <= _0397_;\n  (* src = \"../riscv/core/riscv/riscv_pipe_ctrl.v:370.1-439.4\" *)\n  always @(posedge clk_i, posedge rst_i)\n    if (rst_i) operand_rb_wb_q[4] <= 1'h0;\n    else if (!issue_stall_i) operand_rb_wb_q[4] <= _0398_;\n  (* src = \"../riscv/core/riscv/riscv_pipe_ctrl.v:370.1-439.4\" *)\n  always @(posedge clk_i, posedge rst_i)\n    if (rst_i) operand_rb_wb_q[5] <= 1'h0;\n    else if (!issue_stall_i) operand_rb_wb_q[5] <= _0399_;\n  (* src = \"../riscv/core/riscv/riscv_pipe_ctrl.v:370.1-439.4\" *)\n  always @(posedge clk_i, posedge rst_i)\n    if (rst_i) operand_rb_wb_q[6] <= 1'h0;\n    else if (!issue_stall_i) operand_rb_wb_q[6] <= _0400_;\n  (* src = \"../riscv/core/riscv/riscv_pipe_ctrl.v:370.1-439.4\" *)\n  always @(posedge clk_i, posedge rst_i)\n    if (rst_i) operand_rb_wb_q[7] <= 1'h0;\n    else if (!issue_stall_i) operand_rb_wb_q[7] <= _0401_;\n  (* src = \"../riscv/core/riscv/riscv_pipe_ctrl.v:370.1-439.4\" *)\n  always @(posedge clk_i, posedge rst_i)\n    if (rst_i) operand_rb_wb_q[8] <= 1'h0;\n    else if (!issue_stall_i) operand_rb_wb_q[8] <= _0402_;\n  (* src = \"../riscv/core/riscv/riscv_pipe_ctrl.v:370.1-439.4\" *)\n  always @(posedge clk_i, posedge rst_i)\n    if (rst_i) operand_rb_wb_q[9] <= 1'h0;\n    else if (!issue_stall_i) operand_rb_wb_q[9] <= _0403_;\n  (* src = \"../riscv/core/riscv/riscv_pipe_ctrl.v:370.1-439.4\" *)\n  always @(posedge clk_i, posedge rst_i)\n    if (rst_i) operand_rb_wb_q[10] <= 1'h0;\n    else if (!issue_stall_i) operand_rb_wb_q[10] <= _0373_;\n  (* src = \"../riscv/core/riscv/riscv_pipe_ctrl.v:370.1-439.4\" *)\n  always @(posedge clk_i, posedge rst_i)\n    if (rst_i) operand_rb_wb_q[11] <= 1'h0;\n    else if (!issue_stall_i) operand_rb_wb_q[11] <= _0374_;\n  (* src = \"../riscv/core/riscv/riscv_pipe_ctrl.v:370.1-439.4\" *)\n  always @(posedge clk_i, posedge rst_i)\n    if (rst_i) operand_rb_wb_q[12] <= 1'h0;\n    else if (!issue_stall_i) operand_rb_wb_q[12] <= _0375_;\n  (* src = \"../riscv/core/riscv/riscv_pipe_ctrl.v:370.1-439.4\" *)\n  always @(posedge clk_i, posedge rst_i)\n    if (rst_i) operand_rb_wb_q[13] <= 1'h0;\n    else if (!issue_stall_i) operand_rb_wb_q[13] <= _0376_;\n  (* src = \"../riscv/core/riscv/riscv_pipe_ctrl.v:370.1-439.4\" *)\n  always @(posedge clk_i, posedge rst_i)\n    if (rst_i) operand_rb_wb_q[14] <= 1'h0;\n    else if (!issue_stall_i) operand_rb_wb_q[14] <= _0377_;\n  (* src = \"../riscv/core/riscv/riscv_pipe_ctrl.v:370.1-439.4\" *)\n  always @(posedge clk_i, posedge rst_i)\n    if (rst_i) operand_rb_wb_q[15] <= 1'h0;\n    else if (!issue_stall_i) operand_rb_wb_q[15] <= _0378_;\n  (* src = \"../riscv/core/riscv/riscv_pipe_ctrl.v:370.1-439.4\" *)\n  always @(posedge clk_i, posedge rst_i)\n    if (rst_i) operand_rb_wb_q[16] <= 1'h0;\n    else if (!issue_stall_i) operand_rb_wb_q[16] <= _0379_;\n  (* src = \"../riscv/core/riscv/riscv_pipe_ctrl.v:370.1-439.4\" *)\n  always @(posedge clk_i, posedge rst_i)\n    if (rst_i) operand_rb_wb_q[17] <= 1'h0;\n    else if (!issue_stall_i) operand_rb_wb_q[17] <= _0380_;\n  (* src = \"../riscv/core/riscv/riscv_pipe_ctrl.v:370.1-439.4\" *)\n  always @(posedge clk_i, posedge rst_i)\n    if (rst_i) operand_rb_wb_q[18] <= 1'h0;\n    else if (!issue_stall_i) operand_rb_wb_q[18] <= _0381_;\n  (* src = \"../riscv/core/riscv/riscv_pipe_ctrl.v:370.1-439.4\" *)\n  always @(posedge clk_i, posedge rst_i)\n    if (rst_i) operand_rb_wb_q[19] <= 1'h0;\n    else if (!issue_stall_i) operand_rb_wb_q[19] <= _0382_;\n  (* src = \"../riscv/core/riscv/riscv_pipe_ctrl.v:370.1-439.4\" *)\n  always @(posedge clk_i, posedge rst_i)\n    if (rst_i) operand_rb_wb_q[20] <= 1'h0;\n    else if (!issue_stall_i) operand_rb_wb_q[20] <= _0384_;\n  (* src = \"../riscv/core/riscv/riscv_pipe_ctrl.v:370.1-439.4\" *)\n  always @(posedge clk_i, posedge rst_i)\n    if (rst_i) operand_rb_wb_q[21] <= 1'h0;\n    else if (!issue_stall_i) operand_rb_wb_q[21] <= _0385_;\n  (* src = \"../riscv/core/riscv/riscv_pipe_ctrl.v:370.1-439.4\" *)\n  always @(posedge clk_i, posedge rst_i)\n    if (rst_i) operand_rb_wb_q[22] <= 1'h0;\n    else if (!issue_stall_i) operand_rb_wb_q[22] <= _0386_;\n  (* src = \"../riscv/core/riscv/riscv_pipe_ctrl.v:370.1-439.4\" *)\n  always @(posedge clk_i, posedge rst_i)\n    if (rst_i) operand_rb_wb_q[23] <= 1'h0;\n    else if (!issue_stall_i) operand_rb_wb_q[23] <= _0387_;\n  (* src = \"../riscv/core/riscv/riscv_pipe_ctrl.v:370.1-439.4\" *)\n  always @(posedge clk_i, posedge rst_i)\n    if (rst_i) operand_rb_wb_q[24] <= 1'h0;\n    else if (!issue_stall_i) operand_rb_wb_q[24] <= _0388_;\n  (* src = \"../riscv/core/riscv/riscv_pipe_ctrl.v:370.1-439.4\" *)\n  always @(posedge clk_i, posedge rst_i)\n    if (rst_i) operand_rb_wb_q[25] <= 1'h0;\n    else if (!issue_stall_i) operand_rb_wb_q[25] <= _0389_;\n  (* src = \"../riscv/core/riscv/riscv_pipe_ctrl.v:370.1-439.4\" *)\n  always @(posedge clk_i, posedge rst_i)\n    if (rst_i) operand_rb_wb_q[26] <= 1'h0;\n    else if (!issue_stall_i) operand_rb_wb_q[26] <= _0390_;\n  (* src = \"../riscv/core/riscv/riscv_pipe_ctrl.v:370.1-439.4\" *)\n  always @(posedge clk_i, posedge rst_i)\n    if (rst_i) operand_rb_wb_q[27] <= 1'h0;\n    else if (!issue_stall_i) operand_rb_wb_q[27] <= _0391_;\n  (* src = \"../riscv/core/riscv/riscv_pipe_ctrl.v:370.1-439.4\" *)\n  always @(posedge clk_i, posedge rst_i)\n    if (rst_i) operand_rb_wb_q[28] <= 1'h0;\n    else if (!issue_stall_i) operand_rb_wb_q[28] <= _0392_;\n  (* src = \"../riscv/core/riscv/riscv_pipe_ctrl.v:370.1-439.4\" *)\n  always @(posedge clk_i, posedge rst_i)\n    if (rst_i) operand_rb_wb_q[29] <= 1'h0;\n    else if (!issue_stall_i) operand_rb_wb_q[29] <= _0393_;\n  (* src = \"../riscv/core/riscv/riscv_pipe_ctrl.v:370.1-439.4\" *)\n  always @(posedge clk_i, posedge rst_i)\n    if (rst_i) operand_rb_wb_q[30] <= 1'h0;\n    else if (!issue_stall_i) operand_rb_wb_q[30] <= _0395_;\n  (* src = \"../riscv/core/riscv/riscv_pipe_ctrl.v:370.1-439.4\" *)\n  always @(posedge clk_i, posedge rst_i)\n    if (rst_i) operand_rb_wb_q[31] <= 1'h0;\n    else if (!issue_stall_i) operand_rb_wb_q[31] <= _0396_;\n  (* src = \"../riscv/core/riscv/riscv_pipe_ctrl.v:244.1-308.4\" *)\n  always @(posedge clk_i, posedge rst_i)\n    if (rst_i) operand_rb_e2_q[0] <= 1'h0;\n    else if (!issue_stall_i) operand_rb_e2_q[0] <= _0572_;\n  (* src = \"../riscv/core/riscv/riscv_pipe_ctrl.v:244.1-308.4\" *)\n  always @(posedge clk_i, posedge rst_i)\n    if (rst_i) operand_rb_e2_q[1] <= 1'h0;\n    else if (!issue_stall_i) operand_rb_e2_q[1] <= _0583_;\n  (* src = \"../riscv/core/riscv/riscv_pipe_ctrl.v:244.1-308.4\" *)\n  always @(posedge clk_i, posedge rst_i)\n    if (rst_i) operand_rb_e2_q[2] <= 1'h0;\n    else if (!issue_stall_i) operand_rb_e2_q[2] <= _0594_;\n  (* src = \"../riscv/core/riscv/riscv_pipe_ctrl.v:244.1-308.4\" *)\n  always @(posedge clk_i, posedge rst_i)\n    if (rst_i) operand_rb_e2_q[3] <= 1'h0;\n    else if (!issue_stall_i) operand_rb_e2_q[3] <= _0597_;\n  (* src = \"../riscv/core/riscv/riscv_pipe_ctrl.v:244.1-308.4\" *)\n  always @(posedge clk_i, posedge rst_i)\n    if (rst_i) operand_rb_e2_q[4] <= 1'h0;\n    else if (!issue_stall_i) operand_rb_e2_q[4] <= _0598_;\n  (* src = \"../riscv/core/riscv/riscv_pipe_ctrl.v:244.1-308.4\" *)\n  always @(posedge clk_i, posedge rst_i)\n    if (rst_i) operand_rb_e2_q[5] <= 1'h0;\n    else if (!issue_stall_i) operand_rb_e2_q[5] <= _0599_;\n  (* src = \"../riscv/core/riscv/riscv_pipe_ctrl.v:244.1-308.4\" *)\n  always @(posedge clk_i, posedge rst_i)\n    if (rst_i) operand_rb_e2_q[6] <= 1'h0;\n    else if (!issue_stall_i) operand_rb_e2_q[6] <= _0600_;\n  (* src = \"../riscv/core/riscv/riscv_pipe_ctrl.v:244.1-308.4\" *)\n  always @(posedge clk_i, posedge rst_i)\n    if (rst_i) operand_rb_e2_q[7] <= 1'h0;\n    else if (!issue_stall_i) operand_rb_e2_q[7] <= _0601_;\n  (* src = \"../riscv/core/riscv/riscv_pipe_ctrl.v:244.1-308.4\" *)\n  always @(posedge clk_i, posedge rst_i)\n    if (rst_i) operand_rb_e2_q[8] <= 1'h0;\n    else if (!issue_stall_i) operand_rb_e2_q[8] <= _0602_;\n  (* src = \"../riscv/core/riscv/riscv_pipe_ctrl.v:244.1-308.4\" *)\n  always @(posedge clk_i, posedge rst_i)\n    if (rst_i) operand_rb_e2_q[9] <= 1'h0;\n    else if (!issue_stall_i) operand_rb_e2_q[9] <= _0603_;\n  (* src = \"../riscv/core/riscv/riscv_pipe_ctrl.v:244.1-308.4\" *)\n  always @(posedge clk_i, posedge rst_i)\n    if (rst_i) operand_rb_e2_q[10] <= 1'h0;\n    else if (!issue_stall_i) operand_rb_e2_q[10] <= _0573_;\n  (* src = \"../riscv/core/riscv/riscv_pipe_ctrl.v:244.1-308.4\" *)\n  always @(posedge clk_i, posedge rst_i)\n    if (rst_i) operand_rb_e2_q[11] <= 1'h0;\n    else if (!issue_stall_i) operand_rb_e2_q[11] <= _0574_;\n  (* src = \"../riscv/core/riscv/riscv_pipe_ctrl.v:244.1-308.4\" *)\n  always @(posedge clk_i, posedge rst_i)\n    if (rst_i) operand_rb_e2_q[12] <= 1'h0;\n    else if (!issue_stall_i) operand_rb_e2_q[12] <= _0575_;\n  (* src = \"../riscv/core/riscv/riscv_pipe_ctrl.v:244.1-308.4\" *)\n  always @(posedge clk_i, posedge rst_i)\n    if (rst_i) operand_rb_e2_q[13] <= 1'h0;\n    else if (!issue_stall_i) operand_rb_e2_q[13] <= _0576_;\n  (* src = \"../riscv/core/riscv/riscv_pipe_ctrl.v:244.1-308.4\" *)\n  always @(posedge clk_i, posedge rst_i)\n    if (rst_i) operand_rb_e2_q[14] <= 1'h0;\n    else if (!issue_stall_i) operand_rb_e2_q[14] <= _0577_;\n  (* src = \"../riscv/core/riscv/riscv_pipe_ctrl.v:244.1-308.4\" *)\n  always @(posedge clk_i, posedge rst_i)\n    if (rst_i) operand_rb_e2_q[15] <= 1'h0;\n    else if (!issue_stall_i) operand_rb_e2_q[15] <= _0578_;\n  (* src = \"../riscv/core/riscv/riscv_pipe_ctrl.v:244.1-308.4\" *)\n  always @(posedge clk_i, posedge rst_i)\n    if (rst_i) operand_rb_e2_q[16] <= 1'h0;\n    else if (!issue_stall_i) operand_rb_e2_q[16] <= _0579_;\n  (* src = \"../riscv/core/riscv/riscv_pipe_ctrl.v:244.1-308.4\" *)\n  always @(posedge clk_i, posedge rst_i)\n    if (rst_i) operand_rb_e2_q[17] <= 1'h0;\n    else if (!issue_stall_i) operand_rb_e2_q[17] <= _0580_;\n  (* src = \"../riscv/core/riscv/riscv_pipe_ctrl.v:244.1-308.4\" *)\n  always @(posedge clk_i, posedge rst_i)\n    if (rst_i) operand_rb_e2_q[18] <= 1'h0;\n    else if (!issue_stall_i) operand_rb_e2_q[18] <= _0581_;\n  (* src = \"../riscv/core/riscv/riscv_pipe_ctrl.v:244.1-308.4\" *)\n  always @(posedge clk_i, posedge rst_i)\n    if (rst_i) operand_rb_e2_q[19] <= 1'h0;\n    else if (!issue_stall_i) operand_rb_e2_q[19] <= _0582_;\n  (* src = \"../riscv/core/riscv/riscv_pipe_ctrl.v:244.1-308.4\" *)\n  always @(posedge clk_i, posedge rst_i)\n    if (rst_i) operand_rb_e2_q[20] <= 1'h0;\n    else if (!issue_stall_i) operand_rb_e2_q[20] <= _0584_;\n  (* src = \"../riscv/core/riscv/riscv_pipe_ctrl.v:244.1-308.4\" *)\n  always @(posedge clk_i, posedge rst_i)\n    if (rst_i) operand_rb_e2_q[21] <= 1'h0;\n    else if (!issue_stall_i) operand_rb_e2_q[21] <= _0585_;\n  (* src = \"../riscv/core/riscv/riscv_pipe_ctrl.v:244.1-308.4\" *)\n  always @(posedge clk_i, posedge rst_i)\n    if (rst_i) operand_rb_e2_q[22] <= 1'h0;\n    else if (!issue_stall_i) operand_rb_e2_q[22] <= _0586_;\n  (* src = \"../riscv/core/riscv/riscv_pipe_ctrl.v:244.1-308.4\" *)\n  always @(posedge clk_i, posedge rst_i)\n    if (rst_i) operand_rb_e2_q[23] <= 1'h0;\n    else if (!issue_stall_i) operand_rb_e2_q[23] <= _0587_;\n  (* src = \"../riscv/core/riscv/riscv_pipe_ctrl.v:244.1-308.4\" *)\n  always @(posedge clk_i, posedge rst_i)\n    if (rst_i) operand_rb_e2_q[24] <= 1'h0;\n    else if (!issue_stall_i) operand_rb_e2_q[24] <= _0588_;\n  (* src = \"../riscv/core/riscv/riscv_pipe_ctrl.v:244.1-308.4\" *)\n  always @(posedge clk_i, posedge rst_i)\n    if (rst_i) operand_rb_e2_q[25] <= 1'h0;\n    else if (!issue_stall_i) operand_rb_e2_q[25] <= _0589_;\n  (* src = \"../riscv/core/riscv/riscv_pipe_ctrl.v:244.1-308.4\" *)\n  always @(posedge clk_i, posedge rst_i)\n    if (rst_i) operand_rb_e2_q[26] <= 1'h0;\n    else if (!issue_stall_i) operand_rb_e2_q[26] <= _0590_;\n  (* src = \"../riscv/core/riscv/riscv_pipe_ctrl.v:244.1-308.4\" *)\n  always @(posedge clk_i, posedge rst_i)\n    if (rst_i) operand_rb_e2_q[27] <= 1'h0;\n    else if (!issue_stall_i) operand_rb_e2_q[27] <= _0591_;\n  (* src = \"../riscv/core/riscv/riscv_pipe_ctrl.v:244.1-308.4\" *)\n  always @(posedge clk_i, posedge rst_i)\n    if (rst_i) operand_rb_e2_q[28] <= 1'h0;\n    else if (!issue_stall_i) operand_rb_e2_q[28] <= _0592_;\n  (* src = \"../riscv/core/riscv/riscv_pipe_ctrl.v:244.1-308.4\" *)\n  always @(posedge clk_i, posedge rst_i)\n    if (rst_i) operand_rb_e2_q[29] <= 1'h0;\n    else if (!issue_stall_i) operand_rb_e2_q[29] <= _0593_;\n  (* src = \"../riscv/core/riscv/riscv_pipe_ctrl.v:244.1-308.4\" *)\n  always @(posedge clk_i, posedge rst_i)\n    if (rst_i) operand_rb_e2_q[30] <= 1'h0;\n    else if (!issue_stall_i) operand_rb_e2_q[30] <= _0595_;\n  (* src = \"../riscv/core/riscv/riscv_pipe_ctrl.v:244.1-308.4\" *)\n  always @(posedge clk_i, posedge rst_i)\n    if (rst_i) operand_rb_e2_q[31] <= 1'h0;\n    else if (!issue_stall_i) operand_rb_e2_q[31] <= _0596_;\n  (* src = \"../riscv/core/riscv/riscv_pipe_ctrl.v:244.1-308.4\" *)\n  always @(posedge clk_i, posedge rst_i)\n    if (rst_i) opcode_e2_q[0] <= 1'h0;\n    else if (!issue_stall_i) opcode_e2_q[0] <= _0508_;\n  (* src = \"../riscv/core/riscv/riscv_pipe_ctrl.v:244.1-308.4\" *)\n  always @(posedge clk_i, posedge rst_i)\n    if (rst_i) opcode_e2_q[1] <= 1'h0;\n    else if (!issue_stall_i) opcode_e2_q[1] <= _0519_;\n  (* src = \"../riscv/core/riscv/riscv_pipe_ctrl.v:244.1-308.4\" *)\n  always @(posedge clk_i, posedge rst_i)\n    if (rst_i) opcode_e2_q[2] <= 1'h0;\n    else if (!issue_stall_i) opcode_e2_q[2] <= _0530_;\n  (* src = \"../riscv/core/riscv/riscv_pipe_ctrl.v:244.1-308.4\" *)\n  always @(posedge clk_i, posedge rst_i)\n    if (rst_i) opcode_e2_q[3] <= 1'h0;\n    else if (!issue_stall_i) opcode_e2_q[3] <= _0533_;\n  (* src = \"../riscv/core/riscv/riscv_pipe_ctrl.v:244.1-308.4\" *)\n  always @(posedge clk_i, posedge rst_i)\n    if (rst_i) opcode_e2_q[4] <= 1'h0;\n    else if (!issue_stall_i) opcode_e2_q[4] <= _0534_;\n  (* src = \"../riscv/core/riscv/riscv_pipe_ctrl.v:244.1-308.4\" *)\n  always @(posedge clk_i, posedge rst_i)\n    if (rst_i) opcode_e2_q[5] <= 1'h0;\n    else if (!issue_stall_i) opcode_e2_q[5] <= _0535_;\n  (* src = \"../riscv/core/riscv/riscv_pipe_ctrl.v:244.1-308.4\" *)\n  always @(posedge clk_i, posedge rst_i)\n    if (rst_i) opcode_e2_q[6] <= 1'h0;\n    else if (!issue_stall_i) opcode_e2_q[6] <= _0536_;\n  (* src = \"../riscv/core/riscv/riscv_pipe_ctrl.v:244.1-308.4\" *)\n  always @(posedge clk_i, posedge rst_i)\n    if (rst_i) opcode_e2_q[7] <= 1'h0;\n    else if (!issue_stall_i) opcode_e2_q[7] <= _0537_;\n  (* src = \"../riscv/core/riscv/riscv_pipe_ctrl.v:244.1-308.4\" *)\n  always @(posedge clk_i, posedge rst_i)\n    if (rst_i) opcode_e2_q[8] <= 1'h0;\n    else if (!issue_stall_i) opcode_e2_q[8] <= _0538_;\n  (* src = \"../riscv/core/riscv/riscv_pipe_ctrl.v:244.1-308.4\" *)\n  always @(posedge clk_i, posedge rst_i)\n    if (rst_i) opcode_e2_q[9] <= 1'h0;\n    else if (!issue_stall_i) opcode_e2_q[9] <= _0539_;\n  (* src = \"../riscv/core/riscv/riscv_pipe_ctrl.v:244.1-308.4\" *)\n  always @(posedge clk_i, posedge rst_i)\n    if (rst_i) opcode_e2_q[10] <= 1'h0;\n    else if (!issue_stall_i) opcode_e2_q[10] <= _0509_;\n  (* src = \"../riscv/core/riscv/riscv_pipe_ctrl.v:244.1-308.4\" *)\n  always @(posedge clk_i, posedge rst_i)\n    if (rst_i) opcode_e2_q[11] <= 1'h0;\n    else if (!issue_stall_i) opcode_e2_q[11] <= _0510_;\n  (* src = \"../riscv/core/riscv/riscv_pipe_ctrl.v:244.1-308.4\" *)\n  always @(posedge clk_i, posedge rst_i)\n    if (rst_i) opcode_e2_q[12] <= 1'h0;\n    else if (!issue_stall_i) opcode_e2_q[12] <= _0511_;\n  (* src = \"../riscv/core/riscv/riscv_pipe_ctrl.v:244.1-308.4\" *)\n  always @(posedge clk_i, posedge rst_i)\n    if (rst_i) opcode_e2_q[13] <= 1'h0;\n    else if (!issue_stall_i) opcode_e2_q[13] <= _0512_;\n  (* src = \"../riscv/core/riscv/riscv_pipe_ctrl.v:244.1-308.4\" *)\n  always @(posedge clk_i, posedge rst_i)\n    if (rst_i) opcode_e2_q[14] <= 1'h0;\n    else if (!issue_stall_i) opcode_e2_q[14] <= _0513_;\n  (* src = \"../riscv/core/riscv/riscv_pipe_ctrl.v:244.1-308.4\" *)\n  always @(posedge clk_i, posedge rst_i)\n    if (rst_i) opcode_e2_q[15] <= 1'h0;\n    else if (!issue_stall_i) opcode_e2_q[15] <= _0514_;\n  (* src = \"../riscv/core/riscv/riscv_pipe_ctrl.v:244.1-308.4\" *)\n  always @(posedge clk_i, posedge rst_i)\n    if (rst_i) opcode_e2_q[16] <= 1'h0;\n    else if (!issue_stall_i) opcode_e2_q[16] <= _0515_;\n  (* src = \"../riscv/core/riscv/riscv_pipe_ctrl.v:244.1-308.4\" *)\n  always @(posedge clk_i, posedge rst_i)\n    if (rst_i) opcode_e2_q[17] <= 1'h0;\n    else if (!issue_stall_i) opcode_e2_q[17] <= _0516_;\n  (* src = \"../riscv/core/riscv/riscv_pipe_ctrl.v:244.1-308.4\" *)\n  always @(posedge clk_i, posedge rst_i)\n    if (rst_i) opcode_e2_q[18] <= 1'h0;\n    else if (!issue_stall_i) opcode_e2_q[18] <= _0517_;\n  (* src = \"../riscv/core/riscv/riscv_pipe_ctrl.v:244.1-308.4\" *)\n  always @(posedge clk_i, posedge rst_i)\n    if (rst_i) opcode_e2_q[19] <= 1'h0;\n    else if (!issue_stall_i) opcode_e2_q[19] <= _0518_;\n  (* src = \"../riscv/core/riscv/riscv_pipe_ctrl.v:244.1-308.4\" *)\n  always @(posedge clk_i, posedge rst_i)\n    if (rst_i) opcode_e2_q[20] <= 1'h0;\n    else if (!issue_stall_i) opcode_e2_q[20] <= _0520_;\n  (* src = \"../riscv/core/riscv/riscv_pipe_ctrl.v:244.1-308.4\" *)\n  always @(posedge clk_i, posedge rst_i)\n    if (rst_i) opcode_e2_q[21] <= 1'h0;\n    else if (!issue_stall_i) opcode_e2_q[21] <= _0521_;\n  (* src = \"../riscv/core/riscv/riscv_pipe_ctrl.v:244.1-308.4\" *)\n  always @(posedge clk_i, posedge rst_i)\n    if (rst_i) opcode_e2_q[22] <= 1'h0;\n    else if (!issue_stall_i) opcode_e2_q[22] <= _0522_;\n  (* src = \"../riscv/core/riscv/riscv_pipe_ctrl.v:244.1-308.4\" *)\n  always @(posedge clk_i, posedge rst_i)\n    if (rst_i) opcode_e2_q[23] <= 1'h0;\n    else if (!issue_stall_i) opcode_e2_q[23] <= _0523_;\n  (* src = \"../riscv/core/riscv/riscv_pipe_ctrl.v:244.1-308.4\" *)\n  always @(posedge clk_i, posedge rst_i)\n    if (rst_i) opcode_e2_q[24] <= 1'h0;\n    else if (!issue_stall_i) opcode_e2_q[24] <= _0524_;\n  (* src = \"../riscv/core/riscv/riscv_pipe_ctrl.v:244.1-308.4\" *)\n  always @(posedge clk_i, posedge rst_i)\n    if (rst_i) opcode_e2_q[25] <= 1'h0;\n    else if (!issue_stall_i) opcode_e2_q[25] <= _0525_;\n  (* src = \"../riscv/core/riscv/riscv_pipe_ctrl.v:244.1-308.4\" *)\n  always @(posedge clk_i, posedge rst_i)\n    if (rst_i) opcode_e2_q[26] <= 1'h0;\n    else if (!issue_stall_i) opcode_e2_q[26] <= _0526_;\n  (* src = \"../riscv/core/riscv/riscv_pipe_ctrl.v:244.1-308.4\" *)\n  always @(posedge clk_i, posedge rst_i)\n    if (rst_i) opcode_e2_q[27] <= 1'h0;\n    else if (!issue_stall_i) opcode_e2_q[27] <= _0527_;\n  (* src = \"../riscv/core/riscv/riscv_pipe_ctrl.v:244.1-308.4\" *)\n  always @(posedge clk_i, posedge rst_i)\n    if (rst_i) opcode_e2_q[28] <= 1'h0;\n    else if (!issue_stall_i) opcode_e2_q[28] <= _0528_;\n  (* src = \"../riscv/core/riscv/riscv_pipe_ctrl.v:244.1-308.4\" *)\n  always @(posedge clk_i, posedge rst_i)\n    if (rst_i) opcode_e2_q[29] <= 1'h0;\n    else if (!issue_stall_i) opcode_e2_q[29] <= _0529_;\n  (* src = \"../riscv/core/riscv/riscv_pipe_ctrl.v:244.1-308.4\" *)\n  always @(posedge clk_i, posedge rst_i)\n    if (rst_i) opcode_e2_q[30] <= 1'h0;\n    else if (!issue_stall_i) opcode_e2_q[30] <= _0531_;\n  (* src = \"../riscv/core/riscv/riscv_pipe_ctrl.v:244.1-308.4\" *)\n  always @(posedge clk_i, posedge rst_i)\n    if (rst_i) opcode_e2_q[31] <= 1'h0;\n    else if (!issue_stall_i) opcode_e2_q[31] <= _0532_;\n  (* src = \"../riscv/core/riscv/riscv_pipe_ctrl.v:244.1-308.4\" *)\n  always @(posedge clk_i, posedge rst_i)\n    if (rst_i) pc_e2_q[0] <= 1'h0;\n    else if (!issue_stall_i) pc_e2_q[0] <= _0476_;\n  (* src = \"../riscv/core/riscv/riscv_pipe_ctrl.v:244.1-308.4\" *)\n  always @(posedge clk_i, posedge rst_i)\n    if (rst_i) pc_e2_q[1] <= 1'h0;\n    else if (!issue_stall_i) pc_e2_q[1] <= _0487_;\n  (* src = \"../riscv/core/riscv/riscv_pipe_ctrl.v:244.1-308.4\" *)\n  always @(posedge clk_i, posedge rst_i)\n    if (rst_i) pc_e2_q[2] <= 1'h0;\n    else if (!issue_stall_i) pc_e2_q[2] <= _0498_;\n  (* src = \"../riscv/core/riscv/riscv_pipe_ctrl.v:244.1-308.4\" *)\n  always @(posedge clk_i, posedge rst_i)\n    if (rst_i) pc_e2_q[3] <= 1'h0;\n    else if (!issue_stall_i) pc_e2_q[3] <= _0501_;\n  (* src = \"../riscv/core/riscv/riscv_pipe_ctrl.v:244.1-308.4\" *)\n  always @(posedge clk_i, posedge rst_i)\n    if (rst_i) pc_e2_q[4] <= 1'h0;\n    else if (!issue_stall_i) pc_e2_q[4] <= _0502_;\n  (* src = \"../riscv/core/riscv/riscv_pipe_ctrl.v:244.1-308.4\" *)\n  always @(posedge clk_i, posedge rst_i)\n    if (rst_i) pc_e2_q[5] <= 1'h0;\n    else if (!issue_stall_i) pc_e2_q[5] <= _0503_;\n  (* src = \"../riscv/core/riscv/riscv_pipe_ctrl.v:244.1-308.4\" *)\n  always @(posedge clk_i, posedge rst_i)\n    if (rst_i) pc_e2_q[6] <= 1'h0;\n    else if (!issue_stall_i) pc_e2_q[6] <= _0504_;\n  (* src = \"../riscv/core/riscv/riscv_pipe_ctrl.v:244.1-308.4\" *)\n  always @(posedge clk_i, posedge rst_i)\n    if (rst_i) pc_e2_q[7] <= 1'h0;\n    else if (!issue_stall_i) pc_e2_q[7] <= _0505_;\n  (* src = \"../riscv/core/riscv/riscv_pipe_ctrl.v:244.1-308.4\" *)\n  always @(posedge clk_i, posedge rst_i)\n    if (rst_i) pc_e2_q[8] <= 1'h0;\n    else if (!issue_stall_i) pc_e2_q[8] <= _0506_;\n  (* src = \"../riscv/core/riscv/riscv_pipe_ctrl.v:244.1-308.4\" *)\n  always @(posedge clk_i, posedge rst_i)\n    if (rst_i) pc_e2_q[9] <= 1'h0;\n    else if (!issue_stall_i) pc_e2_q[9] <= _0507_;\n  (* src = \"../riscv/core/riscv/riscv_pipe_ctrl.v:244.1-308.4\" *)\n  always @(posedge clk_i, posedge rst_i)\n    if (rst_i) pc_e2_q[10] <= 1'h0;\n    else if (!issue_stall_i) pc_e2_q[10] <= _0477_;\n  (* src = \"../riscv/core/riscv/riscv_pipe_ctrl.v:244.1-308.4\" *)\n  always @(posedge clk_i, posedge rst_i)\n    if (rst_i) pc_e2_q[11] <= 1'h0;\n    else if (!issue_stall_i) pc_e2_q[11] <= _0478_;\n  (* src = \"../riscv/core/riscv/riscv_pipe_ctrl.v:244.1-308.4\" *)\n  always @(posedge clk_i, posedge rst_i)\n    if (rst_i) pc_e2_q[12] <= 1'h0;\n    else if (!issue_stall_i) pc_e2_q[12] <= _0479_;\n  (* src = \"../riscv/core/riscv/riscv_pipe_ctrl.v:244.1-308.4\" *)\n  always @(posedge clk_i, posedge rst_i)\n    if (rst_i) pc_e2_q[13] <= 1'h0;\n    else if (!issue_stall_i) pc_e2_q[13] <= _0480_;\n  (* src = \"../riscv/core/riscv/riscv_pipe_ctrl.v:244.1-308.4\" *)\n  always @(posedge clk_i, posedge rst_i)\n    if (rst_i) pc_e2_q[14] <= 1'h0;\n    else if (!issue_stall_i) pc_e2_q[14] <= _0481_;\n  (* src = \"../riscv/core/riscv/riscv_pipe_ctrl.v:244.1-308.4\" *)\n  always @(posedge clk_i, posedge rst_i)\n    if (rst_i) pc_e2_q[15] <= 1'h0;\n    else if (!issue_stall_i) pc_e2_q[15] <= _0482_;\n  (* src = \"../riscv/core/riscv/riscv_pipe_ctrl.v:244.1-308.4\" *)\n  always @(posedge clk_i, posedge rst_i)\n    if (rst_i) pc_e2_q[16] <= 1'h0;\n    else if (!issue_stall_i) pc_e2_q[16] <= _0483_;\n  (* src = \"../riscv/core/riscv/riscv_pipe_ctrl.v:244.1-308.4\" *)\n  always @(posedge clk_i, posedge rst_i)\n    if (rst_i) pc_e2_q[17] <= 1'h0;\n    else if (!issue_stall_i) pc_e2_q[17] <= _0484_;\n  (* src = \"../riscv/core/riscv/riscv_pipe_ctrl.v:244.1-308.4\" *)\n  always @(posedge clk_i, posedge rst_i)\n    if (rst_i) pc_e2_q[18] <= 1'h0;\n    else if (!issue_stall_i) pc_e2_q[18] <= _0485_;\n  (* src = \"../riscv/core/riscv/riscv_pipe_ctrl.v:244.1-308.4\" *)\n  always @(posedge clk_i, posedge rst_i)\n    if (rst_i) pc_e2_q[19] <= 1'h0;\n    else if (!issue_stall_i) pc_e2_q[19] <= _0486_;\n  (* src = \"../riscv/core/riscv/riscv_pipe_ctrl.v:244.1-308.4\" *)\n  always @(posedge clk_i, posedge rst_i)\n    if (rst_i) pc_e2_q[20] <= 1'h0;\n    else if (!issue_stall_i) pc_e2_q[20] <= _0488_;\n  (* src = \"../riscv/core/riscv/riscv_pipe_ctrl.v:244.1-308.4\" *)\n  always @(posedge clk_i, posedge rst_i)\n    if (rst_i) pc_e2_q[21] <= 1'h0;\n    else if (!issue_stall_i) pc_e2_q[21] <= _0489_;\n  (* src = \"../riscv/core/riscv/riscv_pipe_ctrl.v:244.1-308.4\" *)\n  always @(posedge clk_i, posedge rst_i)\n    if (rst_i) pc_e2_q[22] <= 1'h0;\n    else if (!issue_stall_i) pc_e2_q[22] <= _0490_;\n  (* src = \"../riscv/core/riscv/riscv_pipe_ctrl.v:244.1-308.4\" *)\n  always @(posedge clk_i, posedge rst_i)\n    if (rst_i) pc_e2_q[23] <= 1'h0;\n    else if (!issue_stall_i) pc_e2_q[23] <= _0491_;\n  (* src = \"../riscv/core/riscv/riscv_pipe_ctrl.v:244.1-308.4\" *)\n  always @(posedge clk_i, posedge rst_i)\n    if (rst_i) pc_e2_q[24] <= 1'h0;\n    else if (!issue_stall_i) pc_e2_q[24] <= _0492_;\n  (* src = \"../riscv/core/riscv/riscv_pipe_ctrl.v:244.1-308.4\" *)\n  always @(posedge clk_i, posedge rst_i)\n    if (rst_i) pc_e2_q[25] <= 1'h0;\n    else if (!issue_stall_i) pc_e2_q[25] <= _0493_;\n  (* src = \"../riscv/core/riscv/riscv_pipe_ctrl.v:244.1-308.4\" *)\n  always @(posedge clk_i, posedge rst_i)\n    if (rst_i) pc_e2_q[26] <= 1'h0;\n    else if (!issue_stall_i) pc_e2_q[26] <= _0494_;\n  (* src = \"../riscv/core/riscv/riscv_pipe_ctrl.v:244.1-308.4\" *)\n  always @(posedge clk_i, posedge rst_i)\n    if (rst_i) pc_e2_q[27] <= 1'h0;\n    else if (!issue_stall_i) pc_e2_q[27] <= _0495_;\n  (* src = \"../riscv/core/riscv/riscv_pipe_ctrl.v:244.1-308.4\" *)\n  always @(posedge clk_i, posedge rst_i)\n    if (rst_i) pc_e2_q[28] <= 1'h0;\n    else if (!issue_stall_i) pc_e2_q[28] <= _0496_;\n  (* src = \"../riscv/core/riscv/riscv_pipe_ctrl.v:244.1-308.4\" *)\n  always @(posedge clk_i, posedge rst_i)\n    if (rst_i) pc_e2_q[29] <= 1'h0;\n    else if (!issue_stall_i) pc_e2_q[29] <= _0497_;\n  (* src = \"../riscv/core/riscv/riscv_pipe_ctrl.v:244.1-308.4\" *)\n  always @(posedge clk_i, posedge rst_i)\n    if (rst_i) pc_e2_q[30] <= 1'h0;\n    else if (!issue_stall_i) pc_e2_q[30] <= _0499_;\n  (* src = \"../riscv/core/riscv/riscv_pipe_ctrl.v:244.1-308.4\" *)\n  always @(posedge clk_i, posedge rst_i)\n    if (rst_i) pc_e2_q[31] <= 1'h0;\n    else if (!issue_stall_i) pc_e2_q[31] <= _0500_;\n  (* src = \"../riscv/core/riscv/riscv_pipe_ctrl.v:347.1-351.38\" *)\n  always @(posedge clk_i, posedge rst_i)\n    if (rst_i) squash_e1_e2_q <= 1'h0;\n    else if (!issue_stall_i) squash_e1_e2_q <= squash_e1_e2_w;\n  reg \\ctrl_wb_q_reg[3] ;\n  (* src = \"../riscv/core/riscv/riscv_pipe_ctrl.v:370.1-439.4\" *)\n  always @(posedge clk_i, posedge rst_i)\n    if (rst_i) \\ctrl_wb_q_reg[3]  <= 1'h0;\n    else if (!issue_stall_i) \\ctrl_wb_q_reg[3]  <= _0000_;\n  assign ctrl_wb_q[3] = \\ctrl_wb_q_reg[3] ;\n  reg \\ctrl_wb_q_reg[7] ;\n  (* src = \"../riscv/core/riscv/riscv_pipe_ctrl.v:370.1-439.4\" *)\n  always @(posedge clk_i, posedge rst_i)\n    if (rst_i) \\ctrl_wb_q_reg[7]  <= 1'h0;\n    else if (!issue_stall_i) \\ctrl_wb_q_reg[7]  <= _0001_;\n  assign ctrl_wb_q[7] = \\ctrl_wb_q_reg[7] ;\n  (* src = \"../riscv/core/riscv/riscv_pipe_ctrl.v:370.1-439.4\" *)\n  always @(posedge clk_i, posedge rst_i)\n    if (rst_i) exception_wb_q[0] <= 1'h0;\n    else if (!issue_stall_i) exception_wb_q[0] <= _0404_;\n  (* src = \"../riscv/core/riscv/riscv_pipe_ctrl.v:370.1-439.4\" *)\n  always @(posedge clk_i, posedge rst_i)\n    if (rst_i) exception_wb_q[1] <= 1'h0;\n    else if (!issue_stall_i) exception_wb_q[1] <= _0405_;\n  (* src = \"../riscv/core/riscv/riscv_pipe_ctrl.v:370.1-439.4\" *)\n  always @(posedge clk_i, posedge rst_i)\n    if (rst_i) exception_wb_q[2] <= 1'h0;\n    else if (!issue_stall_i) exception_wb_q[2] <= _0406_;\n  (* src = \"../riscv/core/riscv/riscv_pipe_ctrl.v:370.1-439.4\" *)\n  always @(posedge clk_i, posedge rst_i)\n    if (rst_i) exception_wb_q[3] <= 1'h0;\n    else if (!issue_stall_i) exception_wb_q[3] <= _0407_;\n  (* src = \"../riscv/core/riscv/riscv_pipe_ctrl.v:370.1-439.4\" *)\n  always @(posedge clk_i, posedge rst_i)\n    if (rst_i) exception_wb_q[4] <= 1'h0;\n    else if (!issue_stall_i) exception_wb_q[4] <= _0408_;\n  (* src = \"../riscv/core/riscv/riscv_pipe_ctrl.v:370.1-439.4\" *)\n  always @(posedge clk_i, posedge rst_i)\n    if (rst_i) exception_wb_q[5] <= 1'h0;\n    else if (!issue_stall_i) exception_wb_q[5] <= _0409_;\n  (* src = \"../riscv/core/riscv/riscv_pipe_ctrl.v:370.1-439.4\" *)\n  always @(posedge clk_i, posedge rst_i)\n    if (rst_i) result_wb_q[0] <= 1'h0;\n    else if (!issue_stall_i) result_wb_q[0] <= _0244_;\n  (* src = \"../riscv/core/riscv/riscv_pipe_ctrl.v:370.1-439.4\" *)\n  always @(posedge clk_i, posedge rst_i)\n    if (rst_i) result_wb_q[1] <= 1'h0;\n    else if (!issue_stall_i) result_wb_q[1] <= _0255_;\n  (* src = \"../riscv/core/riscv/riscv_pipe_ctrl.v:370.1-439.4\" *)\n  always @(posedge clk_i, posedge rst_i)\n    if (rst_i) result_wb_q[2] <= 1'h0;\n    else if (!issue_stall_i) result_wb_q[2] <= _0266_;\n  (* src = \"../riscv/core/riscv/riscv_pipe_ctrl.v:370.1-439.4\" *)\n  always @(posedge clk_i, posedge rst_i)\n    if (rst_i) result_wb_q[3] <= 1'h0;\n    else if (!issue_stall_i) result_wb_q[3] <= _0269_;\n  (* src = \"../riscv/core/riscv/riscv_pipe_ctrl.v:370.1-439.4\" *)\n  always @(posedge clk_i, posedge rst_i)\n    if (rst_i) result_wb_q[4] <= 1'h0;\n    else if (!issue_stall_i) result_wb_q[4] <= _0270_;\n  (* src = \"../riscv/core/riscv/riscv_pipe_ctrl.v:370.1-439.4\" *)\n  always @(posedge clk_i, posedge rst_i)\n    if (rst_i) result_wb_q[5] <= 1'h0;\n    else if (!issue_stall_i) result_wb_q[5] <= _0271_;\n  (* src = \"../riscv/core/riscv/riscv_pipe_ctrl.v:370.1-439.4\" *)\n  always @(posedge clk_i, posedge rst_i)\n    if (rst_i) result_wb_q[6] <= 1'h0;\n    else if (!issue_stall_i) result_wb_q[6] <= _0272_;\n  (* src = \"../riscv/core/riscv/riscv_pipe_ctrl.v:370.1-439.4\" *)\n  always @(posedge clk_i, posedge rst_i)\n    if (rst_i) result_wb_q[7] <= 1'h0;\n    else if (!issue_stall_i) result_wb_q[7] <= _0273_;\n  (* src = \"../riscv/core/riscv/riscv_pipe_ctrl.v:370.1-439.4\" *)\n  always @(posedge clk_i, posedge rst_i)\n    if (rst_i) result_wb_q[8] <= 1'h0;\n    else if (!issue_stall_i) result_wb_q[8] <= _0274_;\n  (* src = \"../riscv/core/riscv/riscv_pipe_ctrl.v:370.1-439.4\" *)\n  always @(posedge clk_i, posedge rst_i)\n    if (rst_i) result_wb_q[9] <= 1'h0;\n    else if (!issue_stall_i) result_wb_q[9] <= _0275_;\n  (* src = \"../riscv/core/riscv/riscv_pipe_ctrl.v:370.1-439.4\" *)\n  always @(posedge clk_i, posedge rst_i)\n    if (rst_i) result_wb_q[10] <= 1'h0;\n    else if (!issue_stall_i) result_wb_q[10] <= _0245_;\n  (* src = \"../riscv/core/riscv/riscv_pipe_ctrl.v:370.1-439.4\" *)\n  always @(posedge clk_i, posedge rst_i)\n    if (rst_i) result_wb_q[11] <= 1'h0;\n    else if (!issue_stall_i) result_wb_q[11] <= _0246_;\n  (* src = \"../riscv/core/riscv/riscv_pipe_ctrl.v:370.1-439.4\" *)\n  always @(posedge clk_i, posedge rst_i)\n    if (rst_i) result_wb_q[12] <= 1'h0;\n    else if (!issue_stall_i) result_wb_q[12] <= _0247_;\n  (* src = \"../riscv/core/riscv/riscv_pipe_ctrl.v:370.1-439.4\" *)\n  always @(posedge clk_i, posedge rst_i)\n    if (rst_i) result_wb_q[13] <= 1'h0;\n    else if (!issue_stall_i) result_wb_q[13] <= _0248_;\n  (* src = \"../riscv/core/riscv/riscv_pipe_ctrl.v:370.1-439.4\" *)\n  always @(posedge clk_i, posedge rst_i)\n    if (rst_i) result_wb_q[14] <= 1'h0;\n    else if (!issue_stall_i) result_wb_q[14] <= _0249_;\n  (* src = \"../riscv/core/riscv/riscv_pipe_ctrl.v:370.1-439.4\" *)\n  always @(posedge clk_i, posedge rst_i)\n    if (rst_i) result_wb_q[15] <= 1'h0;\n    else if (!issue_stall_i) result_wb_q[15] <= _0250_;\n  (* src = \"../riscv/core/riscv/riscv_pipe_ctrl.v:370.1-439.4\" *)\n  always @(posedge clk_i, posedge rst_i)\n    if (rst_i) result_wb_q[16] <= 1'h0;\n    else if (!issue_stall_i) result_wb_q[16] <= _0251_;\n  (* src = \"../riscv/core/riscv/riscv_pipe_ctrl.v:370.1-439.4\" *)\n  always @(posedge clk_i, posedge rst_i)\n    if (rst_i) result_wb_q[17] <= 1'h0;\n    else if (!issue_stall_i) result_wb_q[17] <= _0252_;\n  (* src = \"../riscv/core/riscv/riscv_pipe_ctrl.v:370.1-439.4\" *)\n  always @(posedge clk_i, posedge rst_i)\n    if (rst_i) result_wb_q[18] <= 1'h0;\n    else if (!issue_stall_i) result_wb_q[18] <= _0253_;\n  (* src = \"../riscv/core/riscv/riscv_pipe_ctrl.v:370.1-439.4\" *)\n  always @(posedge clk_i, posedge rst_i)\n    if (rst_i) result_wb_q[19] <= 1'h0;\n    else if (!issue_stall_i) result_wb_q[19] <= _0254_;\n  (* src = \"../riscv/core/riscv/riscv_pipe_ctrl.v:370.1-439.4\" *)\n  always @(posedge clk_i, posedge rst_i)\n    if (rst_i) result_wb_q[20] <= 1'h0;\n    else if (!issue_stall_i) result_wb_q[20] <= _0256_;\n  (* src = \"../riscv/core/riscv/riscv_pipe_ctrl.v:370.1-439.4\" *)\n  always @(posedge clk_i, posedge rst_i)\n    if (rst_i) result_wb_q[21] <= 1'h0;\n    else if (!issue_stall_i) result_wb_q[21] <= _0257_;\n  (* src = \"../riscv/core/riscv/riscv_pipe_ctrl.v:370.1-439.4\" *)\n  always @(posedge clk_i, posedge rst_i)\n    if (rst_i) result_wb_q[22] <= 1'h0;\n    else if (!issue_stall_i) result_wb_q[22] <= _0258_;\n  (* src = \"../riscv/core/riscv/riscv_pipe_ctrl.v:370.1-439.4\" *)\n  always @(posedge clk_i, posedge rst_i)\n    if (rst_i) result_wb_q[23] <= 1'h0;\n    else if (!issue_stall_i) result_wb_q[23] <= _0259_;\n  (* src = \"../riscv/core/riscv/riscv_pipe_ctrl.v:370.1-439.4\" *)\n  always @(posedge clk_i, posedge rst_i)\n    if (rst_i) result_wb_q[24] <= 1'h0;\n    else if (!issue_stall_i) result_wb_q[24] <= _0260_;\n  (* src = \"../riscv/core/riscv/riscv_pipe_ctrl.v:370.1-439.4\" *)\n  always @(posedge clk_i, posedge rst_i)\n    if (rst_i) result_wb_q[25] <= 1'h0;\n    else if (!issue_stall_i) result_wb_q[25] <= _0261_;\n  (* src = \"../riscv/core/riscv/riscv_pipe_ctrl.v:370.1-439.4\" *)\n  always @(posedge clk_i, posedge rst_i)\n    if (rst_i) result_wb_q[26] <= 1'h0;\n    else if (!issue_stall_i) result_wb_q[26] <= _0262_;\n  (* src = \"../riscv/core/riscv/riscv_pipe_ctrl.v:370.1-439.4\" *)\n  always @(posedge clk_i, posedge rst_i)\n    if (rst_i) result_wb_q[27] <= 1'h0;\n    else if (!issue_stall_i) result_wb_q[27] <= _0263_;\n  (* src = \"../riscv/core/riscv/riscv_pipe_ctrl.v:370.1-439.4\" *)\n  always @(posedge clk_i, posedge rst_i)\n    if (rst_i) result_wb_q[28] <= 1'h0;\n    else if (!issue_stall_i) result_wb_q[28] <= _0264_;\n  (* src = \"../riscv/core/riscv/riscv_pipe_ctrl.v:370.1-439.4\" *)\n  always @(posedge clk_i, posedge rst_i)\n    if (rst_i) result_wb_q[29] <= 1'h0;\n    else if (!issue_stall_i) result_wb_q[29] <= _0265_;\n  (* src = \"../riscv/core/riscv/riscv_pipe_ctrl.v:370.1-439.4\" *)\n  always @(posedge clk_i, posedge rst_i)\n    if (rst_i) result_wb_q[30] <= 1'h0;\n    else if (!issue_stall_i) result_wb_q[30] <= _0267_;\n  (* src = \"../riscv/core/riscv/riscv_pipe_ctrl.v:370.1-439.4\" *)\n  always @(posedge clk_i, posedge rst_i)\n    if (rst_i) result_wb_q[31] <= 1'h0;\n    else if (!issue_stall_i) result_wb_q[31] <= _0268_;\n  (* src = \"../riscv/core/riscv/riscv_pipe_ctrl.v:244.1-308.4\" *)\n  always @(posedge clk_i, posedge rst_i)\n    if (rst_i) csr_wr_e2_q <= 1'h0;\n    else if (!issue_stall_i) csr_wr_e2_q <= _0411_;\n  (* src = \"../riscv/core/riscv/riscv_pipe_ctrl.v:370.1-439.4\" *)\n  always @(posedge clk_i, posedge rst_i)\n    if (rst_i) csr_wr_wb_q <= 1'h0;\n    else if (!issue_stall_i) csr_wr_wb_q <= _0211_;\n  (* src = \"../riscv/core/riscv/riscv_pipe_ctrl.v:166.1-214.4\" *)\n  always @(posedge clk_i, posedge rst_i)\n    if (rst_i) operand_rb_e1_q[0] <= 1'h0;\n    else if (!issue_stall_i) operand_rb_e1_q[0] <= _0714_;\n  (* src = \"../riscv/core/riscv/riscv_pipe_ctrl.v:166.1-214.4\" *)\n  always @(posedge clk_i, posedge rst_i)\n    if (rst_i) operand_rb_e1_q[1] <= 1'h0;\n    else if (!issue_stall_i) operand_rb_e1_q[1] <= _0725_;\n  (* src = \"../riscv/core/riscv/riscv_pipe_ctrl.v:166.1-214.4\" *)\n  always @(posedge clk_i, posedge rst_i)\n    if (rst_i) operand_rb_e1_q[2] <= 1'h0;\n    else if (!issue_stall_i) operand_rb_e1_q[2] <= _0736_;\n  (* src = \"../riscv/core/riscv/riscv_pipe_ctrl.v:166.1-214.4\" *)\n  always @(posedge clk_i, posedge rst_i)\n    if (rst_i) operand_rb_e1_q[3] <= 1'h0;\n    else if (!issue_stall_i) operand_rb_e1_q[3] <= _0739_;\n  (* src = \"../riscv/core/riscv/riscv_pipe_ctrl.v:166.1-214.4\" *)\n  always @(posedge clk_i, posedge rst_i)\n    if (rst_i) operand_rb_e1_q[4] <= 1'h0;\n    else if (!issue_stall_i) operand_rb_e1_q[4] <= _0740_;\n  (* src = \"../riscv/core/riscv/riscv_pipe_ctrl.v:166.1-214.4\" *)\n  always @(posedge clk_i, posedge rst_i)\n    if (rst_i) operand_rb_e1_q[5] <= 1'h0;\n    else if (!issue_stall_i) operand_rb_e1_q[5] <= _0741_;\n  (* src = \"../riscv/core/riscv/riscv_pipe_ctrl.v:166.1-214.4\" *)\n  always @(posedge clk_i, posedge rst_i)\n    if (rst_i) operand_rb_e1_q[6] <= 1'h0;\n    else if (!issue_stall_i) operand_rb_e1_q[6] <= _0742_;\n  (* src = \"../riscv/core/riscv/riscv_pipe_ctrl.v:166.1-214.4\" *)\n  always @(posedge clk_i, posedge rst_i)\n    if (rst_i) operand_rb_e1_q[7] <= 1'h0;\n    else if (!issue_stall_i) operand_rb_e1_q[7] <= _0743_;\n  (* src = \"../riscv/core/riscv/riscv_pipe_ctrl.v:166.1-214.4\" *)\n  always @(posedge clk_i, posedge rst_i)\n    if (rst_i) operand_rb_e1_q[8] <= 1'h0;\n    else if (!issue_stall_i) operand_rb_e1_q[8] <= _0744_;\n  (* src = \"../riscv/core/riscv/riscv_pipe_ctrl.v:166.1-214.4\" *)\n  always @(posedge clk_i, posedge rst_i)\n    if (rst_i) operand_rb_e1_q[9] <= 1'h0;\n    else if (!issue_stall_i) operand_rb_e1_q[9] <= _0745_;\n  (* src = \"../riscv/core/riscv/riscv_pipe_ctrl.v:166.1-214.4\" *)\n  always @(posedge clk_i, posedge rst_i)\n    if (rst_i) operand_rb_e1_q[10] <= 1'h0;\n    else if (!issue_stall_i) operand_rb_e1_q[10] <= _0715_;\n  (* src = \"../riscv/core/riscv/riscv_pipe_ctrl.v:166.1-214.4\" *)\n  always @(posedge clk_i, posedge rst_i)\n    if (rst_i) operand_rb_e1_q[11] <= 1'h0;\n    else if (!issue_stall_i) operand_rb_e1_q[11] <= _0716_;\n  (* src = \"../riscv/core/riscv/riscv_pipe_ctrl.v:166.1-214.4\" *)\n  always @(posedge clk_i, posedge rst_i)\n    if (rst_i) operand_rb_e1_q[12] <= 1'h0;\n    else if (!issue_stall_i) operand_rb_e1_q[12] <= _0717_;\n  (* src = \"../riscv/core/riscv/riscv_pipe_ctrl.v:166.1-214.4\" *)\n  always @(posedge clk_i, posedge rst_i)\n    if (rst_i) operand_rb_e1_q[13] <= 1'h0;\n    else if (!issue_stall_i) operand_rb_e1_q[13] <= _0718_;\n  (* src = \"../riscv/core/riscv/riscv_pipe_ctrl.v:166.1-214.4\" *)\n  always @(posedge clk_i, posedge rst_i)\n    if (rst_i) operand_rb_e1_q[14] <= 1'h0;\n    else if (!issue_stall_i) operand_rb_e1_q[14] <= _0719_;\n  (* src = \"../riscv/core/riscv/riscv_pipe_ctrl.v:166.1-214.4\" *)\n  always @(posedge clk_i, posedge rst_i)\n    if (rst_i) operand_rb_e1_q[15] <= 1'h0;\n    else if (!issue_stall_i) operand_rb_e1_q[15] <= _0720_;\n  (* src = \"../riscv/core/riscv/riscv_pipe_ctrl.v:166.1-214.4\" *)\n  always @(posedge clk_i, posedge rst_i)\n    if (rst_i) operand_rb_e1_q[16] <= 1'h0;\n    else if (!issue_stall_i) operand_rb_e1_q[16] <= _0721_;\n  (* src = \"../riscv/core/riscv/riscv_pipe_ctrl.v:166.1-214.4\" *)\n  always @(posedge clk_i, posedge rst_i)\n    if (rst_i) operand_rb_e1_q[17] <= 1'h0;\n    else if (!issue_stall_i) operand_rb_e1_q[17] <= _0722_;\n  (* src = \"../riscv/core/riscv/riscv_pipe_ctrl.v:166.1-214.4\" *)\n  always @(posedge clk_i, posedge rst_i)\n    if (rst_i) operand_rb_e1_q[18] <= 1'h0;\n    else if (!issue_stall_i) operand_rb_e1_q[18] <= _0723_;\n  (* src = \"../riscv/core/riscv/riscv_pipe_ctrl.v:166.1-214.4\" *)\n  always @(posedge clk_i, posedge rst_i)\n    if (rst_i) operand_rb_e1_q[19] <= 1'h0;\n    else if (!issue_stall_i) operand_rb_e1_q[19] <= _0724_;\n  (* src = \"../riscv/core/riscv/riscv_pipe_ctrl.v:166.1-214.4\" *)\n  always @(posedge clk_i, posedge rst_i)\n    if (rst_i) operand_rb_e1_q[20] <= 1'h0;\n    else if (!issue_stall_i) operand_rb_e1_q[20] <= _0726_;\n  (* src = \"../riscv/core/riscv/riscv_pipe_ctrl.v:166.1-214.4\" *)\n  always @(posedge clk_i, posedge rst_i)\n    if (rst_i) operand_rb_e1_q[21] <= 1'h0;\n    else if (!issue_stall_i) operand_rb_e1_q[21] <= _0727_;\n  (* src = \"../riscv/core/riscv/riscv_pipe_ctrl.v:166.1-214.4\" *)\n  always @(posedge clk_i, posedge rst_i)\n    if (rst_i) operand_rb_e1_q[22] <= 1'h0;\n    else if (!issue_stall_i) operand_rb_e1_q[22] <= _0728_;\n  (* src = \"../riscv/core/riscv/riscv_pipe_ctrl.v:166.1-214.4\" *)\n  always @(posedge clk_i, posedge rst_i)\n    if (rst_i) operand_rb_e1_q[23] <= 1'h0;\n    else if (!issue_stall_i) operand_rb_e1_q[23] <= _0729_;\n  (* src = \"../riscv/core/riscv/riscv_pipe_ctrl.v:166.1-214.4\" *)\n  always @(posedge clk_i, posedge rst_i)\n    if (rst_i) operand_rb_e1_q[24] <= 1'h0;\n    else if (!issue_stall_i) operand_rb_e1_q[24] <= _0730_;\n  (* src = \"../riscv/core/riscv/riscv_pipe_ctrl.v:166.1-214.4\" *)\n  always @(posedge clk_i, posedge rst_i)\n    if (rst_i) operand_rb_e1_q[25] <= 1'h0;\n    else if (!issue_stall_i) operand_rb_e1_q[25] <= _0731_;\n  (* src = \"../riscv/core/riscv/riscv_pipe_ctrl.v:166.1-214.4\" *)\n  always @(posedge clk_i, posedge rst_i)\n    if (rst_i) operand_rb_e1_q[26] <= 1'h0;\n    else if (!issue_stall_i) operand_rb_e1_q[26] <= _0732_;\n  (* src = \"../riscv/core/riscv/riscv_pipe_ctrl.v:166.1-214.4\" *)\n  always @(posedge clk_i, posedge rst_i)\n    if (rst_i) operand_rb_e1_q[27] <= 1'h0;\n    else if (!issue_stall_i) operand_rb_e1_q[27] <= _0733_;\n  (* src = \"../riscv/core/riscv/riscv_pipe_ctrl.v:166.1-214.4\" *)\n  always @(posedge clk_i, posedge rst_i)\n    if (rst_i) operand_rb_e1_q[28] <= 1'h0;\n    else if (!issue_stall_i) operand_rb_e1_q[28] <= _0734_;\n  (* src = \"../riscv/core/riscv/riscv_pipe_ctrl.v:166.1-214.4\" *)\n  always @(posedge clk_i, posedge rst_i)\n    if (rst_i) operand_rb_e1_q[29] <= 1'h0;\n    else if (!issue_stall_i) operand_rb_e1_q[29] <= _0735_;\n  (* src = \"../riscv/core/riscv/riscv_pipe_ctrl.v:166.1-214.4\" *)\n  always @(posedge clk_i, posedge rst_i)\n    if (rst_i) operand_rb_e1_q[30] <= 1'h0;\n    else if (!issue_stall_i) operand_rb_e1_q[30] <= _0737_;\n  (* src = \"../riscv/core/riscv/riscv_pipe_ctrl.v:166.1-214.4\" *)\n  always @(posedge clk_i, posedge rst_i)\n    if (rst_i) operand_rb_e1_q[31] <= 1'h0;\n    else if (!issue_stall_i) operand_rb_e1_q[31] <= _0738_;\n  (* src = \"../riscv/core/riscv/riscv_pipe_ctrl.v:166.1-214.4\" *)\n  always @(posedge clk_i, posedge rst_i)\n    if (rst_i) exception_e1_q[0] <= 1'h0;\n    else if (!issue_stall_i) exception_e1_q[0] <= _0746_;\n  (* src = \"../riscv/core/riscv/riscv_pipe_ctrl.v:166.1-214.4\" *)\n  always @(posedge clk_i, posedge rst_i)\n    if (rst_i) exception_e1_q[1] <= 1'h0;\n    else if (!issue_stall_i) exception_e1_q[1] <= _0747_;\n  (* src = \"../riscv/core/riscv/riscv_pipe_ctrl.v:166.1-214.4\" *)\n  always @(posedge clk_i, posedge rst_i)\n    if (rst_i) exception_e1_q[2] <= 1'h0;\n    else if (!issue_stall_i) exception_e1_q[2] <= _0748_;\n  (* src = \"../riscv/core/riscv/riscv_pipe_ctrl.v:166.1-214.4\" *)\n  always @(posedge clk_i, posedge rst_i)\n    if (rst_i) exception_e1_q[3] <= 1'h0;\n    else if (!issue_stall_i) exception_e1_q[3] <= _0749_;\n  (* src = \"../riscv/core/riscv/riscv_pipe_ctrl.v:166.1-214.4\" *)\n  always @(posedge clk_i, posedge rst_i)\n    if (rst_i) exception_e1_q[4] <= 1'h0;\n    else if (!issue_stall_i) exception_e1_q[4] <= _0750_;\n  (* src = \"../riscv/core/riscv/riscv_pipe_ctrl.v:166.1-214.4\" *)\n  always @(posedge clk_i, posedge rst_i)\n    if (rst_i) exception_e1_q[5] <= 1'h0;\n    else if (!issue_stall_i) exception_e1_q[5] <= _0751_;\n  reg \\ctrl_e2_q_reg[1] ;\n  (* src = \"../riscv/core/riscv/riscv_pipe_ctrl.v:244.1-308.4\" *)\n  always @(posedge clk_i, posedge rst_i)\n    if (rst_i) \\ctrl_e2_q_reg[1]  <= 1'h0;\n    else if (!issue_stall_i) \\ctrl_e2_q_reg[1]  <= _0002_;\n  assign ctrl_e2_q[1] = \\ctrl_e2_q_reg[1] ;\n  reg \\ctrl_e2_q_reg[2] ;\n  (* src = \"../riscv/core/riscv/riscv_pipe_ctrl.v:244.1-308.4\" *)\n  always @(posedge clk_i, posedge rst_i)\n    if (rst_i) \\ctrl_e2_q_reg[2]  <= 1'h0;\n    else if (!issue_stall_i) \\ctrl_e2_q_reg[2]  <= _0003_;\n  assign ctrl_e2_q[2] = \\ctrl_e2_q_reg[2] ;\n  reg \\ctrl_e2_q_reg[3] ;\n  (* src = \"../riscv/core/riscv/riscv_pipe_ctrl.v:244.1-308.4\" *)\n  always @(posedge clk_i, posedge rst_i)\n    if (rst_i) \\ctrl_e2_q_reg[3]  <= 1'h0;\n    else if (!issue_stall_i) \\ctrl_e2_q_reg[3]  <= _0004_;\n  assign ctrl_e2_q[3] = \\ctrl_e2_q_reg[3] ;\n  reg \\ctrl_e2_q_reg[5] ;\n  (* src = \"../riscv/core/riscv/riscv_pipe_ctrl.v:244.1-308.4\" *)\n  always @(posedge clk_i, posedge rst_i)\n    if (rst_i) \\ctrl_e2_q_reg[5]  <= 1'h0;\n    else if (!issue_stall_i) \\ctrl_e2_q_reg[5]  <= _0005_;\n  assign ctrl_e2_q[5] = \\ctrl_e2_q_reg[5] ;\n  reg \\ctrl_e2_q_reg[7] ;\n  (* src = \"../riscv/core/riscv/riscv_pipe_ctrl.v:244.1-308.4\" *)\n  always @(posedge clk_i, posedge rst_i)\n    if (rst_i) \\ctrl_e2_q_reg[7]  <= 1'h0;\n    else if (!issue_stall_i) \\ctrl_e2_q_reg[7]  <= _0006_;\n  assign ctrl_e2_q[7] = \\ctrl_e2_q_reg[7] ;\n  (* src = \"../riscv/core/riscv/riscv_pipe_ctrl.v:166.1-214.4\" *)\n  always @(posedge clk_i, posedge rst_i)\n    if (rst_i) operand_ra_e1_q[0] <= 1'h0;\n    else if (!issue_stall_i) operand_ra_e1_q[0] <= _0682_;\n  (* src = \"../riscv/core/riscv/riscv_pipe_ctrl.v:166.1-214.4\" *)\n  always @(posedge clk_i, posedge rst_i)\n    if (rst_i) operand_ra_e1_q[1] <= 1'h0;\n    else if (!issue_stall_i) operand_ra_e1_q[1] <= _0693_;\n  (* src = \"../riscv/core/riscv/riscv_pipe_ctrl.v:166.1-214.4\" *)\n  always @(posedge clk_i, posedge rst_i)\n    if (rst_i) operand_ra_e1_q[2] <= 1'h0;\n    else if (!issue_stall_i) operand_ra_e1_q[2] <= _0704_;\n  (* src = \"../riscv/core/riscv/riscv_pipe_ctrl.v:166.1-214.4\" *)\n  always @(posedge clk_i, posedge rst_i)\n    if (rst_i) operand_ra_e1_q[3] <= 1'h0;\n    else if (!issue_stall_i) operand_ra_e1_q[3] <= _0707_;\n  (* src = \"../riscv/core/riscv/riscv_pipe_ctrl.v:166.1-214.4\" *)\n  always @(posedge clk_i, posedge rst_i)\n    if (rst_i) operand_ra_e1_q[4] <= 1'h0;\n    else if (!issue_stall_i) operand_ra_e1_q[4] <= _0708_;\n  (* src = \"../riscv/core/riscv/riscv_pipe_ctrl.v:166.1-214.4\" *)\n  always @(posedge clk_i, posedge rst_i)\n    if (rst_i) operand_ra_e1_q[5] <= 1'h0;\n    else if (!issue_stall_i) operand_ra_e1_q[5] <= _0709_;\n  (* src = \"../riscv/core/riscv/riscv_pipe_ctrl.v:166.1-214.4\" *)\n  always @(posedge clk_i, posedge rst_i)\n    if (rst_i) operand_ra_e1_q[6] <= 1'h0;\n    else if (!issue_stall_i) operand_ra_e1_q[6] <= _0710_;\n  (* src = \"../riscv/core/riscv/riscv_pipe_ctrl.v:166.1-214.4\" *)\n  always @(posedge clk_i, posedge rst_i)\n    if (rst_i) operand_ra_e1_q[7] <= 1'h0;\n    else if (!issue_stall_i) operand_ra_e1_q[7] <= _0711_;\n  (* src = \"../riscv/core/riscv/riscv_pipe_ctrl.v:166.1-214.4\" *)\n  always @(posedge clk_i, posedge rst_i)\n    if (rst_i) operand_ra_e1_q[8] <= 1'h0;\n    else if (!issue_stall_i) operand_ra_e1_q[8] <= _0712_;\n  (* src = \"../riscv/core/riscv/riscv_pipe_ctrl.v:166.1-214.4\" *)\n  always @(posedge clk_i, posedge rst_i)\n    if (rst_i) operand_ra_e1_q[9] <= 1'h0;\n    else if (!issue_stall_i) operand_ra_e1_q[9] <= _0713_;\n  (* src = \"../riscv/core/riscv/riscv_pipe_ctrl.v:166.1-214.4\" *)\n  always @(posedge clk_i, posedge rst_i)\n    if (rst_i) operand_ra_e1_q[10] <= 1'h0;\n    else if (!issue_stall_i) operand_ra_e1_q[10] <= _0683_;\n  (* src = \"../riscv/core/riscv/riscv_pipe_ctrl.v:166.1-214.4\" *)\n  always @(posedge clk_i, posedge rst_i)\n    if (rst_i) operand_ra_e1_q[11] <= 1'h0;\n    else if (!issue_stall_i) operand_ra_e1_q[11] <= _0684_;\n  (* src = \"../riscv/core/riscv/riscv_pipe_ctrl.v:166.1-214.4\" *)\n  always @(posedge clk_i, posedge rst_i)\n    if (rst_i) operand_ra_e1_q[12] <= 1'h0;\n    else if (!issue_stall_i) operand_ra_e1_q[12] <= _0685_;\n  (* src = \"../riscv/core/riscv/riscv_pipe_ctrl.v:166.1-214.4\" *)\n  always @(posedge clk_i, posedge rst_i)\n    if (rst_i) operand_ra_e1_q[13] <= 1'h0;\n    else if (!issue_stall_i) operand_ra_e1_q[13] <= _0686_;\n  (* src = \"../riscv/core/riscv/riscv_pipe_ctrl.v:166.1-214.4\" *)\n  always @(posedge clk_i, posedge rst_i)\n    if (rst_i) operand_ra_e1_q[14] <= 1'h0;\n    else if (!issue_stall_i) operand_ra_e1_q[14] <= _0687_;\n  (* src = \"../riscv/core/riscv/riscv_pipe_ctrl.v:166.1-214.4\" *)\n  always @(posedge clk_i, posedge rst_i)\n    if (rst_i) operand_ra_e1_q[15] <= 1'h0;\n    else if (!issue_stall_i) operand_ra_e1_q[15] <= _0688_;\n  (* src = \"../riscv/core/riscv/riscv_pipe_ctrl.v:166.1-214.4\" *)\n  always @(posedge clk_i, posedge rst_i)\n    if (rst_i) operand_ra_e1_q[16] <= 1'h0;\n    else if (!issue_stall_i) operand_ra_e1_q[16] <= _0689_;\n  (* src = \"../riscv/core/riscv/riscv_pipe_ctrl.v:166.1-214.4\" *)\n  always @(posedge clk_i, posedge rst_i)\n    if (rst_i) operand_ra_e1_q[17] <= 1'h0;\n    else if (!issue_stall_i) operand_ra_e1_q[17] <= _0690_;\n  (* src = \"../riscv/core/riscv/riscv_pipe_ctrl.v:166.1-214.4\" *)\n  always @(posedge clk_i, posedge rst_i)\n    if (rst_i) operand_ra_e1_q[18] <= 1'h0;\n    else if (!issue_stall_i) operand_ra_e1_q[18] <= _0691_;\n  (* src = \"../riscv/core/riscv/riscv_pipe_ctrl.v:166.1-214.4\" *)\n  always @(posedge clk_i, posedge rst_i)\n    if (rst_i) operand_ra_e1_q[19] <= 1'h0;\n    else if (!issue_stall_i) operand_ra_e1_q[19] <= _0692_;\n  (* src = \"../riscv/core/riscv/riscv_pipe_ctrl.v:166.1-214.4\" *)\n  always @(posedge clk_i, posedge rst_i)\n    if (rst_i) operand_ra_e1_q[20] <= 1'h0;\n    else if (!issue_stall_i) operand_ra_e1_q[20] <= _0694_;\n  (* src = \"../riscv/core/riscv/riscv_pipe_ctrl.v:166.1-214.4\" *)\n  always @(posedge clk_i, posedge rst_i)\n    if (rst_i) operand_ra_e1_q[21] <= 1'h0;\n    else if (!issue_stall_i) operand_ra_e1_q[21] <= _0695_;\n  (* src = \"../riscv/core/riscv/riscv_pipe_ctrl.v:166.1-214.4\" *)\n  always @(posedge clk_i, posedge rst_i)\n    if (rst_i) operand_ra_e1_q[22] <= 1'h0;\n    else if (!issue_stall_i) operand_ra_e1_q[22] <= _0696_;\n  (* src = \"../riscv/core/riscv/riscv_pipe_ctrl.v:166.1-214.4\" *)\n  always @(posedge clk_i, posedge rst_i)\n    if (rst_i) operand_ra_e1_q[23] <= 1'h0;\n    else if (!issue_stall_i) operand_ra_e1_q[23] <= _0697_;\n  (* src = \"../riscv/core/riscv/riscv_pipe_ctrl.v:166.1-214.4\" *)\n  always @(posedge clk_i, posedge rst_i)\n    if (rst_i) operand_ra_e1_q[24] <= 1'h0;\n    else if (!issue_stall_i) operand_ra_e1_q[24] <= _0698_;\n  (* src = \"../riscv/core/riscv/riscv_pipe_ctrl.v:166.1-214.4\" *)\n  always @(posedge clk_i, posedge rst_i)\n    if (rst_i) operand_ra_e1_q[25] <= 1'h0;\n    else if (!issue_stall_i) operand_ra_e1_q[25] <= _0699_;\n  (* src = \"../riscv/core/riscv/riscv_pipe_ctrl.v:166.1-214.4\" *)\n  always @(posedge clk_i, posedge rst_i)\n    if (rst_i) operand_ra_e1_q[26] <= 1'h0;\n    else if (!issue_stall_i) operand_ra_e1_q[26] <= _0700_;\n  (* src = \"../riscv/core/riscv/riscv_pipe_ctrl.v:166.1-214.4\" *)\n  always @(posedge clk_i, posedge rst_i)\n    if (rst_i) operand_ra_e1_q[27] <= 1'h0;\n    else if (!issue_stall_i) operand_ra_e1_q[27] <= _0701_;\n  (* src = \"../riscv/core/riscv/riscv_pipe_ctrl.v:166.1-214.4\" *)\n  always @(posedge clk_i, posedge rst_i)\n    if (rst_i) operand_ra_e1_q[28] <= 1'h0;\n    else if (!issue_stall_i) operand_ra_e1_q[28] <= _0702_;\n  (* src = \"../riscv/core/riscv/riscv_pipe_ctrl.v:166.1-214.4\" *)\n  always @(posedge clk_i, posedge rst_i)\n    if (rst_i) operand_ra_e1_q[29] <= 1'h0;\n    else if (!issue_stall_i) operand_ra_e1_q[29] <= _0703_;\n  (* src = \"../riscv/core/riscv/riscv_pipe_ctrl.v:166.1-214.4\" *)\n  always @(posedge clk_i, posedge rst_i)\n    if (rst_i) operand_ra_e1_q[30] <= 1'h0;\n    else if (!issue_stall_i) operand_ra_e1_q[30] <= _0705_;\n  (* src = \"../riscv/core/riscv/riscv_pipe_ctrl.v:166.1-214.4\" *)\n  always @(posedge clk_i, posedge rst_i)\n    if (rst_i) operand_ra_e1_q[31] <= 1'h0;\n    else if (!issue_stall_i) operand_ra_e1_q[31] <= _0706_;\n  (* src = \"../riscv/core/riscv/riscv_pipe_ctrl.v:244.1-308.4\" *)\n  always @(posedge clk_i, posedge rst_i)\n    if (rst_i) valid_e2_q <= 1'h0;\n    else if (!issue_stall_i) valid_e2_q <= _0410_;\n  reg \\ctrl_e1_q_reg[1] ;\n  (* src = \"../riscv/core/riscv/riscv_pipe_ctrl.v:166.1-214.4\" *)\n  always @(posedge clk_i, posedge rst_i)\n    if (rst_i) \\ctrl_e1_q_reg[1]  <= 1'h0;\n    else if (!issue_stall_i) \\ctrl_e1_q_reg[1]  <= _0616_;\n  assign ctrl_e1_q[1] = \\ctrl_e1_q_reg[1] ;\n  reg \\ctrl_e1_q_reg[2] ;\n  (* src = \"../riscv/core/riscv/riscv_pipe_ctrl.v:166.1-214.4\" *)\n  always @(posedge clk_i, posedge rst_i)\n    if (rst_i) \\ctrl_e1_q_reg[2]  <= 1'h0;\n    else if (!issue_stall_i) \\ctrl_e1_q_reg[2]  <= _0615_;\n  assign ctrl_e1_q[2] = \\ctrl_e1_q_reg[2] ;\n  reg \\ctrl_e1_q_reg[3] ;\n  (* src = \"../riscv/core/riscv/riscv_pipe_ctrl.v:166.1-214.4\" *)\n  always @(posedge clk_i, posedge rst_i)\n    if (rst_i) \\ctrl_e1_q_reg[3]  <= 1'h0;\n    else if (!issue_stall_i) \\ctrl_e1_q_reg[3]  <= _0614_;\n  assign ctrl_e1_q[3] = \\ctrl_e1_q_reg[3] ;\n  reg \\ctrl_e1_q_reg[4] ;\n  (* src = \"../riscv/core/riscv/riscv_pipe_ctrl.v:166.1-214.4\" *)\n  always @(posedge clk_i, posedge rst_i)\n    if (rst_i) \\ctrl_e1_q_reg[4]  <= 1'h0;\n    else if (!issue_stall_i) \\ctrl_e1_q_reg[4]  <= _0613_;\n  assign ctrl_e1_q[4] = \\ctrl_e1_q_reg[4] ;\n  reg \\ctrl_e1_q_reg[5] ;\n  (* src = \"../riscv/core/riscv/riscv_pipe_ctrl.v:166.1-214.4\" *)\n  always @(posedge clk_i, posedge rst_i)\n    if (rst_i) \\ctrl_e1_q_reg[5]  <= 1'h0;\n    else if (!issue_stall_i) \\ctrl_e1_q_reg[5]  <= _0612_;\n  assign ctrl_e1_q[5] = \\ctrl_e1_q_reg[5] ;\n  reg \\ctrl_e1_q_reg[6] ;\n  (* src = \"../riscv/core/riscv/riscv_pipe_ctrl.v:166.1-214.4\" *)\n  always @(posedge clk_i, posedge rst_i)\n    if (rst_i) \\ctrl_e1_q_reg[6]  <= 1'h0;\n    else if (!issue_stall_i) \\ctrl_e1_q_reg[6]  <= _0611_;\n  assign ctrl_e1_q[6] = \\ctrl_e1_q_reg[6] ;\n  reg \\ctrl_e1_q_reg[7] ;\n  (* src = \"../riscv/core/riscv/riscv_pipe_ctrl.v:166.1-214.4\" *)\n  always @(posedge clk_i, posedge rst_i)\n    if (rst_i) \\ctrl_e1_q_reg[7]  <= 1'h0;\n    else if (!issue_stall_i) \\ctrl_e1_q_reg[7]  <= _0610_;\n  assign ctrl_e1_q[7] = \\ctrl_e1_q_reg[7] ;\n  reg \\ctrl_e1_q_reg[8] ;\n  (* src = \"../riscv/core/riscv/riscv_pipe_ctrl.v:166.1-214.4\" *)\n  always @(posedge clk_i, posedge rst_i)\n    if (rst_i) \\ctrl_e1_q_reg[8]  <= 1'h0;\n    else if (!issue_stall_i) \\ctrl_e1_q_reg[8]  <= _0617_;\n  assign ctrl_e1_q[8] = \\ctrl_e1_q_reg[8] ;\n  (* src = \"../riscv/core/riscv/riscv_pipe_ctrl.v:166.1-214.4\" *)\n  always @(posedge clk_i, posedge rst_i)\n    if (rst_i) pc_e1_q[0] <= 1'h0;\n    else if (!issue_stall_i) pc_e1_q[0] <= _0618_;\n  (* src = \"../riscv/core/riscv/riscv_pipe_ctrl.v:166.1-214.4\" *)\n  always @(posedge clk_i, posedge rst_i)\n    if (rst_i) pc_e1_q[1] <= 1'h0;\n    else if (!issue_stall_i) pc_e1_q[1] <= _0629_;\n  (* src = \"../riscv/core/riscv/riscv_pipe_ctrl.v:166.1-214.4\" *)\n  always @(posedge clk_i, posedge rst_i)\n    if (rst_i) pc_e1_q[2] <= 1'h0;\n    else if (!issue_stall_i) pc_e1_q[2] <= _0640_;\n  (* src = \"../riscv/core/riscv/riscv_pipe_ctrl.v:166.1-214.4\" *)\n  always @(posedge clk_i, posedge rst_i)\n    if (rst_i) pc_e1_q[3] <= 1'h0;\n    else if (!issue_stall_i) pc_e1_q[3] <= _0643_;\n  (* src = \"../riscv/core/riscv/riscv_pipe_ctrl.v:166.1-214.4\" *)\n  always @(posedge clk_i, posedge rst_i)\n    if (rst_i) pc_e1_q[4] <= 1'h0;\n    else if (!issue_stall_i) pc_e1_q[4] <= _0644_;\n  (* src = \"../riscv/core/riscv/riscv_pipe_ctrl.v:166.1-214.4\" *)\n  always @(posedge clk_i, posedge rst_i)\n    if (rst_i) pc_e1_q[5] <= 1'h0;\n    else if (!issue_stall_i) pc_e1_q[5] <= _0645_;\n  (* src = \"../riscv/core/riscv/riscv_pipe_ctrl.v:166.1-214.4\" *)\n  always @(posedge clk_i, posedge rst_i)\n    if (rst_i) pc_e1_q[6] <= 1'h0;\n    else if (!issue_stall_i) pc_e1_q[6] <= _0646_;\n  (* src = \"../riscv/core/riscv/riscv_pipe_ctrl.v:166.1-214.4\" *)\n  always @(posedge clk_i, posedge rst_i)\n    if (rst_i) pc_e1_q[7] <= 1'h0;\n    else if (!issue_stall_i) pc_e1_q[7] <= _0647_;\n  (* src = \"../riscv/core/riscv/riscv_pipe_ctrl.v:166.1-214.4\" *)\n  always @(posedge clk_i, posedge rst_i)\n    if (rst_i) pc_e1_q[8] <= 1'h0;\n    else if (!issue_stall_i) pc_e1_q[8] <= _0648_;\n  (* src = \"../riscv/core/riscv/riscv_pipe_ctrl.v:166.1-214.4\" *)\n  always @(posedge clk_i, posedge rst_i)\n    if (rst_i) pc_e1_q[9] <= 1'h0;\n    else if (!issue_stall_i) pc_e1_q[9] <= _0649_;\n  (* src = \"../riscv/core/riscv/riscv_pipe_ctrl.v:166.1-214.4\" *)\n  always @(posedge clk_i, posedge rst_i)\n    if (rst_i) pc_e1_q[10] <= 1'h0;\n    else if (!issue_stall_i) pc_e1_q[10] <= _0619_;\n  (* src = \"../riscv/core/riscv/riscv_pipe_ctrl.v:166.1-214.4\" *)\n  always @(posedge clk_i, posedge rst_i)\n    if (rst_i) pc_e1_q[11] <= 1'h0;\n    else if (!issue_stall_i) pc_e1_q[11] <= _0620_;\n  (* src = \"../riscv/core/riscv/riscv_pipe_ctrl.v:166.1-214.4\" *)\n  always @(posedge clk_i, posedge rst_i)\n    if (rst_i) pc_e1_q[12] <= 1'h0;\n    else if (!issue_stall_i) pc_e1_q[12] <= _0621_;\n  (* src = \"../riscv/core/riscv/riscv_pipe_ctrl.v:166.1-214.4\" *)\n  always @(posedge clk_i, posedge rst_i)\n    if (rst_i) pc_e1_q[13] <= 1'h0;\n    else if (!issue_stall_i) pc_e1_q[13] <= _0622_;\n  (* src = \"../riscv/core/riscv/riscv_pipe_ctrl.v:166.1-214.4\" *)\n  always @(posedge clk_i, posedge rst_i)\n    if (rst_i) pc_e1_q[14] <= 1'h0;\n    else if (!issue_stall_i) pc_e1_q[14] <= _0623_;\n  (* src = \"../riscv/core/riscv/riscv_pipe_ctrl.v:166.1-214.4\" *)\n  always @(posedge clk_i, posedge rst_i)\n    if (rst_i) pc_e1_q[15] <= 1'h0;\n    else if (!issue_stall_i) pc_e1_q[15] <= _0624_;\n  (* src = \"../riscv/core/riscv/riscv_pipe_ctrl.v:166.1-214.4\" *)\n  always @(posedge clk_i, posedge rst_i)\n    if (rst_i) pc_e1_q[16] <= 1'h0;\n    else if (!issue_stall_i) pc_e1_q[16] <= _0625_;\n  (* src = \"../riscv/core/riscv/riscv_pipe_ctrl.v:166.1-214.4\" *)\n  always @(posedge clk_i, posedge rst_i)\n    if (rst_i) pc_e1_q[17] <= 1'h0;\n    else if (!issue_stall_i) pc_e1_q[17] <= _0626_;\n  (* src = \"../riscv/core/riscv/riscv_pipe_ctrl.v:166.1-214.4\" *)\n  always @(posedge clk_i, posedge rst_i)\n    if (rst_i) pc_e1_q[18] <= 1'h0;\n    else if (!issue_stall_i) pc_e1_q[18] <= _0627_;\n  (* src = \"../riscv/core/riscv/riscv_pipe_ctrl.v:166.1-214.4\" *)\n  always @(posedge clk_i, posedge rst_i)\n    if (rst_i) pc_e1_q[19] <= 1'h0;\n    else if (!issue_stall_i) pc_e1_q[19] <= _0628_;\n  (* src = \"../riscv/core/riscv/riscv_pipe_ctrl.v:166.1-214.4\" *)\n  always @(posedge clk_i, posedge rst_i)\n    if (rst_i) pc_e1_q[20] <= 1'h0;\n    else if (!issue_stall_i) pc_e1_q[20] <= _0630_;\n  (* src = \"../riscv/core/riscv/riscv_pipe_ctrl.v:166.1-214.4\" *)\n  always @(posedge clk_i, posedge rst_i)\n    if (rst_i) pc_e1_q[21] <= 1'h0;\n    else if (!issue_stall_i) pc_e1_q[21] <= _0631_;\n  (* src = \"../riscv/core/riscv/riscv_pipe_ctrl.v:166.1-214.4\" *)\n  always @(posedge clk_i, posedge rst_i)\n    if (rst_i) pc_e1_q[22] <= 1'h0;\n    else if (!issue_stall_i) pc_e1_q[22] <= _0632_;\n  (* src = \"../riscv/core/riscv/riscv_pipe_ctrl.v:166.1-214.4\" *)\n  always @(posedge clk_i, posedge rst_i)\n    if (rst_i) pc_e1_q[23] <= 1'h0;\n    else if (!issue_stall_i) pc_e1_q[23] <= _0633_;\n  (* src = \"../riscv/core/riscv/riscv_pipe_ctrl.v:166.1-214.4\" *)\n  always @(posedge clk_i, posedge rst_i)\n    if (rst_i) pc_e1_q[24] <= 1'h0;\n    else if (!issue_stall_i) pc_e1_q[24] <= _0634_;\n  (* src = \"../riscv/core/riscv/riscv_pipe_ctrl.v:166.1-214.4\" *)\n  always @(posedge clk_i, posedge rst_i)\n    if (rst_i) pc_e1_q[25] <= 1'h0;\n    else if (!issue_stall_i) pc_e1_q[25] <= _0635_;\n  (* src = \"../riscv/core/riscv/riscv_pipe_ctrl.v:166.1-214.4\" *)\n  always @(posedge clk_i, posedge rst_i)\n    if (rst_i) pc_e1_q[26] <= 1'h0;\n    else if (!issue_stall_i) pc_e1_q[26] <= _0636_;\n  (* src = \"../riscv/core/riscv/riscv_pipe_ctrl.v:166.1-214.4\" *)\n  always @(posedge clk_i, posedge rst_i)\n    if (rst_i) pc_e1_q[27] <= 1'h0;\n    else if (!issue_stall_i) pc_e1_q[27] <= _0637_;\n  (* src = \"../riscv/core/riscv/riscv_pipe_ctrl.v:166.1-214.4\" *)\n  always @(posedge clk_i, posedge rst_i)\n    if (rst_i) pc_e1_q[28] <= 1'h0;\n    else if (!issue_stall_i) pc_e1_q[28] <= _0638_;\n  (* src = \"../riscv/core/riscv/riscv_pipe_ctrl.v:166.1-214.4\" *)\n  always @(posedge clk_i, posedge rst_i)\n    if (rst_i) pc_e1_q[29] <= 1'h0;\n    else if (!issue_stall_i) pc_e1_q[29] <= _0639_;\n  (* src = \"../riscv/core/riscv/riscv_pipe_ctrl.v:166.1-214.4\" *)\n  always @(posedge clk_i, posedge rst_i)\n    if (rst_i) pc_e1_q[30] <= 1'h0;\n    else if (!issue_stall_i) pc_e1_q[30] <= _0641_;\n  (* src = \"../riscv/core/riscv/riscv_pipe_ctrl.v:166.1-214.4\" *)\n  always @(posedge clk_i, posedge rst_i)\n    if (rst_i) pc_e1_q[31] <= 1'h0;\n    else if (!issue_stall_i) pc_e1_q[31] <= _0642_;\n  (* src = \"../riscv/core/riscv/riscv_pipe_ctrl.v:244.1-308.4\" *)\n  always @(posedge clk_i, posedge rst_i)\n    if (rst_i) csr_wdata_e2_q[0] <= 1'h0;\n    else if (!issue_stall_i) csr_wdata_e2_q[0] <= _0412_;\n  (* src = \"../riscv/core/riscv/riscv_pipe_ctrl.v:244.1-308.4\" *)\n  always @(posedge clk_i, posedge rst_i)\n    if (rst_i) csr_wdata_e2_q[1] <= 1'h0;\n    else if (!issue_stall_i) csr_wdata_e2_q[1] <= _0423_;\n  (* src = \"../riscv/core/riscv/riscv_pipe_ctrl.v:244.1-308.4\" *)\n  always @(posedge clk_i, posedge rst_i)\n    if (rst_i) csr_wdata_e2_q[2] <= 1'h0;\n    else if (!issue_stall_i) csr_wdata_e2_q[2] <= _0434_;\n  (* src = \"../riscv/core/riscv/riscv_pipe_ctrl.v:244.1-308.4\" *)\n  always @(posedge clk_i, posedge rst_i)\n    if (rst_i) csr_wdata_e2_q[3] <= 1'h0;\n    else if (!issue_stall_i) csr_wdata_e2_q[3] <= _0437_;\n  (* src = \"../riscv/core/riscv/riscv_pipe_ctrl.v:244.1-308.4\" *)\n  always @(posedge clk_i, posedge rst_i)\n    if (rst_i) csr_wdata_e2_q[4] <= 1'h0;\n    else if (!issue_stall_i) csr_wdata_e2_q[4] <= _0438_;\n  (* src = \"../riscv/core/riscv/riscv_pipe_ctrl.v:244.1-308.4\" *)\n  always @(posedge clk_i, posedge rst_i)\n    if (rst_i) csr_wdata_e2_q[5] <= 1'h0;\n    else if (!issue_stall_i) csr_wdata_e2_q[5] <= _0439_;\n  (* src = \"../riscv/core/riscv/riscv_pipe_ctrl.v:244.1-308.4\" *)\n  always @(posedge clk_i, posedge rst_i)\n    if (rst_i) csr_wdata_e2_q[6] <= 1'h0;\n    else if (!issue_stall_i) csr_wdata_e2_q[6] <= _0440_;\n  (* src = \"../riscv/core/riscv/riscv_pipe_ctrl.v:244.1-308.4\" *)\n  always @(posedge clk_i, posedge rst_i)\n    if (rst_i) csr_wdata_e2_q[7] <= 1'h0;\n    else if (!issue_stall_i) csr_wdata_e2_q[7] <= _0441_;\n  (* src = \"../riscv/core/riscv/riscv_pipe_ctrl.v:244.1-308.4\" *)\n  always @(posedge clk_i, posedge rst_i)\n    if (rst_i) csr_wdata_e2_q[8] <= 1'h0;\n    else if (!issue_stall_i) csr_wdata_e2_q[8] <= _0442_;\n  (* src = \"../riscv/core/riscv/riscv_pipe_ctrl.v:244.1-308.4\" *)\n  always @(posedge clk_i, posedge rst_i)\n    if (rst_i) csr_wdata_e2_q[9] <= 1'h0;\n    else if (!issue_stall_i) csr_wdata_e2_q[9] <= _0443_;\n  (* src = \"../riscv/core/riscv/riscv_pipe_ctrl.v:244.1-308.4\" *)\n  always @(posedge clk_i, posedge rst_i)\n    if (rst_i) csr_wdata_e2_q[10] <= 1'h0;\n    else if (!issue_stall_i) csr_wdata_e2_q[10] <= _0413_;\n  (* src = \"../riscv/core/riscv/riscv_pipe_ctrl.v:244.1-308.4\" *)\n  always @(posedge clk_i, posedge rst_i)\n    if (rst_i) csr_wdata_e2_q[11] <= 1'h0;\n    else if (!issue_stall_i) csr_wdata_e2_q[11] <= _0414_;\n  (* src = \"../riscv/core/riscv/riscv_pipe_ctrl.v:244.1-308.4\" *)\n  always @(posedge clk_i, posedge rst_i)\n    if (rst_i) csr_wdata_e2_q[12] <= 1'h0;\n    else if (!issue_stall_i) csr_wdata_e2_q[12] <= _0415_;\n  (* src = \"../riscv/core/riscv/riscv_pipe_ctrl.v:244.1-308.4\" *)\n  always @(posedge clk_i, posedge rst_i)\n    if (rst_i) csr_wdata_e2_q[13] <= 1'h0;\n    else if (!issue_stall_i) csr_wdata_e2_q[13] <= _0416_;\n  (* src = \"../riscv/core/riscv/riscv_pipe_ctrl.v:244.1-308.4\" *)\n  always @(posedge clk_i, posedge rst_i)\n    if (rst_i) csr_wdata_e2_q[14] <= 1'h0;\n    else if (!issue_stall_i) csr_wdata_e2_q[14] <= _0417_;\n  (* src = \"../riscv/core/riscv/riscv_pipe_ctrl.v:244.1-308.4\" *)\n  always @(posedge clk_i, posedge rst_i)\n    if (rst_i) csr_wdata_e2_q[15] <= 1'h0;\n    else if (!issue_stall_i) csr_wdata_e2_q[15] <= _0418_;\n  (* src = \"../riscv/core/riscv/riscv_pipe_ctrl.v:244.1-308.4\" *)\n  always @(posedge clk_i, posedge rst_i)\n    if (rst_i) csr_wdata_e2_q[16] <= 1'h0;\n    else if (!issue_stall_i) csr_wdata_e2_q[16] <= _0419_;\n  (* src = \"../riscv/core/riscv/riscv_pipe_ctrl.v:244.1-308.4\" *)\n  always @(posedge clk_i, posedge rst_i)\n    if (rst_i) csr_wdata_e2_q[17] <= 1'h0;\n    else if (!issue_stall_i) csr_wdata_e2_q[17] <= _0420_;\n  (* src = \"../riscv/core/riscv/riscv_pipe_ctrl.v:244.1-308.4\" *)\n  always @(posedge clk_i, posedge rst_i)\n    if (rst_i) csr_wdata_e2_q[18] <= 1'h0;\n    else if (!issue_stall_i) csr_wdata_e2_q[18] <= _0421_;\n  (* src = \"../riscv/core/riscv/riscv_pipe_ctrl.v:244.1-308.4\" *)\n  always @(posedge clk_i, posedge rst_i)\n    if (rst_i) csr_wdata_e2_q[19] <= 1'h0;\n    else if (!issue_stall_i) csr_wdata_e2_q[19] <= _0422_;\n  (* src = \"../riscv/core/riscv/riscv_pipe_ctrl.v:244.1-308.4\" *)\n  always @(posedge clk_i, posedge rst_i)\n    if (rst_i) csr_wdata_e2_q[20] <= 1'h0;\n    else if (!issue_stall_i) csr_wdata_e2_q[20] <= _0424_;\n  (* src = \"../riscv/core/riscv/riscv_pipe_ctrl.v:244.1-308.4\" *)\n  always @(posedge clk_i, posedge rst_i)\n    if (rst_i) csr_wdata_e2_q[21] <= 1'h0;\n    else if (!issue_stall_i) csr_wdata_e2_q[21] <= _0425_;\n  (* src = \"../riscv/core/riscv/riscv_pipe_ctrl.v:244.1-308.4\" *)\n  always @(posedge clk_i, posedge rst_i)\n    if (rst_i) csr_wdata_e2_q[22] <= 1'h0;\n    else if (!issue_stall_i) csr_wdata_e2_q[22] <= _0426_;\n  (* src = \"../riscv/core/riscv/riscv_pipe_ctrl.v:244.1-308.4\" *)\n  always @(posedge clk_i, posedge rst_i)\n    if (rst_i) csr_wdata_e2_q[23] <= 1'h0;\n    else if (!issue_stall_i) csr_wdata_e2_q[23] <= _0427_;\n  (* src = \"../riscv/core/riscv/riscv_pipe_ctrl.v:244.1-308.4\" *)\n  always @(posedge clk_i, posedge rst_i)\n    if (rst_i) csr_wdata_e2_q[24] <= 1'h0;\n    else if (!issue_stall_i) csr_wdata_e2_q[24] <= _0428_;\n  (* src = \"../riscv/core/riscv/riscv_pipe_ctrl.v:244.1-308.4\" *)\n  always @(posedge clk_i, posedge rst_i)\n    if (rst_i) csr_wdata_e2_q[25] <= 1'h0;\n    else if (!issue_stall_i) csr_wdata_e2_q[25] <= _0429_;\n  (* src = \"../riscv/core/riscv/riscv_pipe_ctrl.v:244.1-308.4\" *)\n  always @(posedge clk_i, posedge rst_i)\n    if (rst_i) csr_wdata_e2_q[26] <= 1'h0;\n    else if (!issue_stall_i) csr_wdata_e2_q[26] <= _0430_;\n  (* src = \"../riscv/core/riscv/riscv_pipe_ctrl.v:244.1-308.4\" *)\n  always @(posedge clk_i, posedge rst_i)\n    if (rst_i) csr_wdata_e2_q[27] <= 1'h0;\n    else if (!issue_stall_i) csr_wdata_e2_q[27] <= _0431_;\n  (* src = \"../riscv/core/riscv/riscv_pipe_ctrl.v:244.1-308.4\" *)\n  always @(posedge clk_i, posedge rst_i)\n    if (rst_i) csr_wdata_e2_q[28] <= 1'h0;\n    else if (!issue_stall_i) csr_wdata_e2_q[28] <= _0432_;\n  (* src = \"../riscv/core/riscv/riscv_pipe_ctrl.v:244.1-308.4\" *)\n  always @(posedge clk_i, posedge rst_i)\n    if (rst_i) csr_wdata_e2_q[29] <= 1'h0;\n    else if (!issue_stall_i) csr_wdata_e2_q[29] <= _0433_;\n  (* src = \"../riscv/core/riscv/riscv_pipe_ctrl.v:244.1-308.4\" *)\n  always @(posedge clk_i, posedge rst_i)\n    if (rst_i) csr_wdata_e2_q[30] <= 1'h0;\n    else if (!issue_stall_i) csr_wdata_e2_q[30] <= _0435_;\n  (* src = \"../riscv/core/riscv/riscv_pipe_ctrl.v:244.1-308.4\" *)\n  always @(posedge clk_i, posedge rst_i)\n    if (rst_i) csr_wdata_e2_q[31] <= 1'h0;\n    else if (!issue_stall_i) csr_wdata_e2_q[31] <= _0436_;\n  (* src = \"../riscv/core/riscv/riscv_pipe_ctrl.v:166.1-214.4\" *)\n  always @(posedge clk_i, posedge rst_i)\n    if (rst_i) valid_e1_q <= 1'h0;\n    else if (!issue_stall_i) valid_e1_q <= _0007_;\n  (* src = \"../riscv/core/riscv/riscv_pipe_ctrl.v:166.1-214.4\" *)\n  always @(posedge clk_i, posedge rst_i)\n    if (rst_i) opcode_e1_q[0] <= 1'h0;\n    else if (!issue_stall_i) opcode_e1_q[0] <= _0650_;\n  (* src = \"../riscv/core/riscv/riscv_pipe_ctrl.v:166.1-214.4\" *)\n  always @(posedge clk_i, posedge rst_i)\n    if (rst_i) opcode_e1_q[1] <= 1'h0;\n    else if (!issue_stall_i) opcode_e1_q[1] <= _0661_;\n  (* src = \"../riscv/core/riscv/riscv_pipe_ctrl.v:166.1-214.4\" *)\n  always @(posedge clk_i, posedge rst_i)\n    if (rst_i) opcode_e1_q[2] <= 1'h0;\n    else if (!issue_stall_i) opcode_e1_q[2] <= _0672_;\n  (* src = \"../riscv/core/riscv/riscv_pipe_ctrl.v:166.1-214.4\" *)\n  always @(posedge clk_i, posedge rst_i)\n    if (rst_i) opcode_e1_q[3] <= 1'h0;\n    else if (!issue_stall_i) opcode_e1_q[3] <= _0675_;\n  (* src = \"../riscv/core/riscv/riscv_pipe_ctrl.v:166.1-214.4\" *)\n  always @(posedge clk_i, posedge rst_i)\n    if (rst_i) opcode_e1_q[4] <= 1'h0;\n    else if (!issue_stall_i) opcode_e1_q[4] <= _0676_;\n  (* src = \"../riscv/core/riscv/riscv_pipe_ctrl.v:166.1-214.4\" *)\n  always @(posedge clk_i, posedge rst_i)\n    if (rst_i) opcode_e1_q[5] <= 1'h0;\n    else if (!issue_stall_i) opcode_e1_q[5] <= _0677_;\n  (* src = \"../riscv/core/riscv/riscv_pipe_ctrl.v:166.1-214.4\" *)\n  always @(posedge clk_i, posedge rst_i)\n    if (rst_i) opcode_e1_q[6] <= 1'h0;\n    else if (!issue_stall_i) opcode_e1_q[6] <= _0678_;\n  (* src = \"../riscv/core/riscv/riscv_pipe_ctrl.v:166.1-214.4\" *)\n  always @(posedge clk_i, posedge rst_i)\n    if (rst_i) opcode_e1_q[7] <= 1'h0;\n    else if (!issue_stall_i) opcode_e1_q[7] <= _0679_;\n  (* src = \"../riscv/core/riscv/riscv_pipe_ctrl.v:166.1-214.4\" *)\n  always @(posedge clk_i, posedge rst_i)\n    if (rst_i) opcode_e1_q[8] <= 1'h0;\n    else if (!issue_stall_i) opcode_e1_q[8] <= _0680_;\n  (* src = \"../riscv/core/riscv/riscv_pipe_ctrl.v:166.1-214.4\" *)\n  always @(posedge clk_i, posedge rst_i)\n    if (rst_i) opcode_e1_q[9] <= 1'h0;\n    else if (!issue_stall_i) opcode_e1_q[9] <= _0681_;\n  (* src = \"../riscv/core/riscv/riscv_pipe_ctrl.v:166.1-214.4\" *)\n  always @(posedge clk_i, posedge rst_i)\n    if (rst_i) opcode_e1_q[10] <= 1'h0;\n    else if (!issue_stall_i) opcode_e1_q[10] <= _0651_;\n  (* src = \"../riscv/core/riscv/riscv_pipe_ctrl.v:166.1-214.4\" *)\n  always @(posedge clk_i, posedge rst_i)\n    if (rst_i) opcode_e1_q[11] <= 1'h0;\n    else if (!issue_stall_i) opcode_e1_q[11] <= _0652_;\n  (* src = \"../riscv/core/riscv/riscv_pipe_ctrl.v:166.1-214.4\" *)\n  always @(posedge clk_i, posedge rst_i)\n    if (rst_i) opcode_e1_q[12] <= 1'h0;\n    else if (!issue_stall_i) opcode_e1_q[12] <= _0653_;\n  (* src = \"../riscv/core/riscv/riscv_pipe_ctrl.v:166.1-214.4\" *)\n  always @(posedge clk_i, posedge rst_i)\n    if (rst_i) opcode_e1_q[13] <= 1'h0;\n    else if (!issue_stall_i) opcode_e1_q[13] <= _0654_;\n  (* src = \"../riscv/core/riscv/riscv_pipe_ctrl.v:166.1-214.4\" *)\n  always @(posedge clk_i, posedge rst_i)\n    if (rst_i) opcode_e1_q[14] <= 1'h0;\n    else if (!issue_stall_i) opcode_e1_q[14] <= _0655_;\n  (* src = \"../riscv/core/riscv/riscv_pipe_ctrl.v:166.1-214.4\" *)\n  always @(posedge clk_i, posedge rst_i)\n    if (rst_i) opcode_e1_q[15] <= 1'h0;\n    else if (!issue_stall_i) opcode_e1_q[15] <= _0656_;\n  (* src = \"../riscv/core/riscv/riscv_pipe_ctrl.v:166.1-214.4\" *)\n  always @(posedge clk_i, posedge rst_i)\n    if (rst_i) opcode_e1_q[16] <= 1'h0;\n    else if (!issue_stall_i) opcode_e1_q[16] <= _0657_;\n  (* src = \"../riscv/core/riscv/riscv_pipe_ctrl.v:166.1-214.4\" *)\n  always @(posedge clk_i, posedge rst_i)\n    if (rst_i) opcode_e1_q[17] <= 1'h0;\n    else if (!issue_stall_i) opcode_e1_q[17] <= _0658_;\n  (* src = \"../riscv/core/riscv/riscv_pipe_ctrl.v:166.1-214.4\" *)\n  always @(posedge clk_i, posedge rst_i)\n    if (rst_i) opcode_e1_q[18] <= 1'h0;\n    else if (!issue_stall_i) opcode_e1_q[18] <= _0659_;\n  (* src = \"../riscv/core/riscv/riscv_pipe_ctrl.v:166.1-214.4\" *)\n  always @(posedge clk_i, posedge rst_i)\n    if (rst_i) opcode_e1_q[19] <= 1'h0;\n    else if (!issue_stall_i) opcode_e1_q[19] <= _0660_;\n  (* src = \"../riscv/core/riscv/riscv_pipe_ctrl.v:166.1-214.4\" *)\n  always @(posedge clk_i, posedge rst_i)\n    if (rst_i) opcode_e1_q[20] <= 1'h0;\n    else if (!issue_stall_i) opcode_e1_q[20] <= _0662_;\n  (* src = \"../riscv/core/riscv/riscv_pipe_ctrl.v:166.1-214.4\" *)\n  always @(posedge clk_i, posedge rst_i)\n    if (rst_i) opcode_e1_q[21] <= 1'h0;\n    else if (!issue_stall_i) opcode_e1_q[21] <= _0663_;\n  (* src = \"../riscv/core/riscv/riscv_pipe_ctrl.v:166.1-214.4\" *)\n  always @(posedge clk_i, posedge rst_i)\n    if (rst_i) opcode_e1_q[22] <= 1'h0;\n    else if (!issue_stall_i) opcode_e1_q[22] <= _0664_;\n  (* src = \"../riscv/core/riscv/riscv_pipe_ctrl.v:166.1-214.4\" *)\n  always @(posedge clk_i, posedge rst_i)\n    if (rst_i) opcode_e1_q[23] <= 1'h0;\n    else if (!issue_stall_i) opcode_e1_q[23] <= _0665_;\n  (* src = \"../riscv/core/riscv/riscv_pipe_ctrl.v:166.1-214.4\" *)\n  always @(posedge clk_i, posedge rst_i)\n    if (rst_i) opcode_e1_q[24] <= 1'h0;\n    else if (!issue_stall_i) opcode_e1_q[24] <= _0666_;\n  (* src = \"../riscv/core/riscv/riscv_pipe_ctrl.v:166.1-214.4\" *)\n  always @(posedge clk_i, posedge rst_i)\n    if (rst_i) opcode_e1_q[25] <= 1'h0;\n    else if (!issue_stall_i) opcode_e1_q[25] <= _0667_;\n  (* src = \"../riscv/core/riscv/riscv_pipe_ctrl.v:166.1-214.4\" *)\n  always @(posedge clk_i, posedge rst_i)\n    if (rst_i) opcode_e1_q[26] <= 1'h0;\n    else if (!issue_stall_i) opcode_e1_q[26] <= _0668_;\n  (* src = \"../riscv/core/riscv/riscv_pipe_ctrl.v:166.1-214.4\" *)\n  always @(posedge clk_i, posedge rst_i)\n    if (rst_i) opcode_e1_q[27] <= 1'h0;\n    else if (!issue_stall_i) opcode_e1_q[27] <= _0669_;\n  (* src = \"../riscv/core/riscv/riscv_pipe_ctrl.v:166.1-214.4\" *)\n  always @(posedge clk_i, posedge rst_i)\n    if (rst_i) opcode_e1_q[28] <= 1'h0;\n    else if (!issue_stall_i) opcode_e1_q[28] <= _0670_;\n  (* src = \"../riscv/core/riscv/riscv_pipe_ctrl.v:166.1-214.4\" *)\n  always @(posedge clk_i, posedge rst_i)\n    if (rst_i) opcode_e1_q[29] <= 1'h0;\n    else if (!issue_stall_i) opcode_e1_q[29] <= _0671_;\n  (* src = \"../riscv/core/riscv/riscv_pipe_ctrl.v:166.1-214.4\" *)\n  always @(posedge clk_i, posedge rst_i)\n    if (rst_i) opcode_e1_q[30] <= 1'h0;\n    else if (!issue_stall_i) opcode_e1_q[30] <= _0673_;\n  (* src = \"../riscv/core/riscv/riscv_pipe_ctrl.v:166.1-214.4\" *)\n  always @(posedge clk_i, posedge rst_i)\n    if (rst_i) opcode_e1_q[31] <= 1'h0;\n    else if (!issue_stall_i) opcode_e1_q[31] <= _0674_;\n  assign branch_e1_o = ctrl_e1_q[6];\n  assign csr_e1_w = ctrl_e1_q[3];\n  assign csr_waddr_wb_o = opcode_wb_q[31:20];\n  assign csr_wdata_wb_o = csr_wdata_wb_q;\n  assign csr_write_wb_o = csr_wr_wb_q;\n  assign div_e1_w = ctrl_e1_q[4];\n  assign exception_wb_o = exception_wb_q;\n  assign load_e1_o = ctrl_e1_q[1];\n  assign load_e2_o = ctrl_e2_q[1];\n  assign mul_e1_o = ctrl_e1_q[5];\n  assign mul_e2_o = ctrl_e2_q[5];\n  assign opcode_e1_o = opcode_e1_q;\n  assign opcode_wb_o = opcode_wb_q;\n  assign operand_ra_e1_o = operand_ra_e1_q;\n  assign operand_ra_wb_o = operand_ra_wb_q;\n  assign operand_rb_e1_o = operand_rb_e1_q;\n  assign operand_rb_wb_o = operand_rb_wb_q;\n  assign pc_e1_o = pc_e1_q;\n  assign pc_wb_o = pc_wb_q;\n  assign result_e2_r = result_e2_o;\n  assign result_wb_o = result_wb_q;\n  assign store_e1_o = ctrl_e1_q[2];\nendmodule\n", "answer": "//-----------------------------------------------------------------\n//                         RISC-V Core\n//                            V1.0.1\n//                     Ultra-Embedded.com\n//                     Copyright 2014-2019\n//\n//                   admin@ultra-embedded.com\n//\n//                       License: BSD\n//-----------------------------------------------------------------\n//\n// Copyright (c) 2014-2019, Ultra-Embedded.com\n// All rights reserved.\n// \n// Redistribution and use in source and binary forms, with or without\n// modification, are permitted provided that the following conditions \n// are met:\n//   - Redistributions of source code must retain the above copyright\n//     notice, this list of conditions and the following disclaimer.\n//   - Redistributions in binary form must reproduce the above copyright\n//     notice, this list of conditions and the following disclaimer \n//     in the documentation and/or other materials provided with the \n//     distribution.\n//   - Neither the name of the author nor the names of its contributors \n//     may be used to endorse or promote products derived from this \n//     software without specific prior written permission.\n// \n// THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS \n// \"AS IS\" AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT \n// LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR \n// A PARTICULAR PURPOSE ARE DISCLAIMED. IN NO EVENT SHALL THE AUTHOR BE \n// LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR \n// CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF \n// SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA, OR PROFITS; OR \n// BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF \n// LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT\n// (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF \n// THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF \n// SUCH DAMAGE.\n//-----------------------------------------------------------------\nmodule riscv_pipe_ctrl\n//-----------------------------------------------------------------\n// Params\n//-----------------------------------------------------------------\n#(\n     parameter SUPPORT_LOAD_BYPASS = 1\n    ,parameter SUPPORT_MUL_BYPASS  = 1\n)\n//-----------------------------------------------------------------\n// Ports\n//-----------------------------------------------------------------\n(\n     input           clk_i\n    ,input           rst_i\n\n    // Issue\n    ,input           issue_valid_i\n    ,input           issue_accept_i\n    ,input           issue_stall_i\n    ,input           issue_lsu_i\n    ,input           issue_csr_i\n    ,input           issue_div_i\n    ,input           issue_mul_i\n    ,input           issue_branch_i\n    ,input           issue_rd_valid_i\n    ,input  [4:0]    issue_rd_i\n    ,input  [5:0]    issue_exception_i\n    ,input           take_interrupt_i\n    ,input           issue_branch_taken_i\n    ,input [31:0]    issue_branch_target_i\n    ,input [31:0]    issue_pc_i\n    ,input [31:0]    issue_opcode_i\n    ,input [31:0]    issue_operand_ra_i\n    ,input [31:0]    issue_operand_rb_i\n\n    // Execution stage 1: ALU result\n    ,input [31:0]    alu_result_e1_i\n\n    // Execution stage 1: CSR read result / early exceptions\n    ,input [ 31:0]   csr_result_value_e1_i\n    ,input           csr_result_write_e1_i\n    ,input [ 31:0]   csr_result_wdata_e1_i\n    ,input [  5:0]   csr_result_exception_e1_i\n\n    // Execution stage 1\n    ,output          load_e1_o\n    ,output          store_e1_o\n    ,output          mul_e1_o\n    ,output          branch_e1_o\n    ,output [  4:0]  rd_e1_o\n    ,output [31:0]   pc_e1_o\n    ,output [31:0]   opcode_e1_o\n    ,output [31:0]   operand_ra_e1_o\n    ,output [31:0]   operand_rb_e1_o\n\n    // Execution stage 2: Other results\n    ,input           mem_complete_i\n    ,input [31:0]    mem_result_e2_i\n    ,input  [5:0]    mem_exception_e2_i\n    ,input [31:0]    mul_result_e2_i\n\n    // Execution stage 2\n    ,output          load_e2_o\n    ,output          mul_e2_o\n    ,output [  4:0]  rd_e2_o\n    ,output [31:0]   result_e2_o\n\n    // Out of pipe: Divide Result\n    ,input           div_complete_i\n    ,input  [31:0]   div_result_i\n\n    // Commit\n    ,output          valid_wb_o\n    ,output          csr_wb_o\n    ,output [  4:0]  rd_wb_o\n    ,output [31:0]   result_wb_o\n    ,output [31:0]   pc_wb_o\n    ,output [31:0]   opcode_wb_o\n    ,output [31:0]   operand_ra_wb_o\n    ,output [31:0]   operand_rb_wb_o\n    ,output [5:0]    exception_wb_o\n    ,output          csr_write_wb_o\n    ,output [11:0]   csr_waddr_wb_o\n    ,output [31:0]   csr_wdata_wb_o\n\n    ,output          stall_o\n    ,output          squash_e1_e2_o\n    ,input           squash_e1_e2_i\n    ,input           squash_wb_i\n);\n\n//-------------------------------------------------------------\n// Includes\n//-------------------------------------------------------------\n`include \"riscv_defs.v\"\n\nwire squash_e1_e2_w;\nwire branch_misaligned_w = (issue_branch_taken_i && issue_branch_target_i[1:0] != 2'b0);\n\n//-------------------------------------------------------------\n// E1 / Address\n//------------------------------------------------------------- \n`define PCINFO_W     10\n`define PCINFO_ALU       0\n`define PCINFO_LOAD      1\n`define PCINFO_STORE     2\n`define PCINFO_CSR       3\n`define PCINFO_DIV       4\n`define PCINFO_MUL       5\n`define PCINFO_BRANCH    6\n`define PCINFO_RD_VALID  7\n`define PCINFO_INTR      8\n`define PCINFO_COMPLETE  9\n\n`define RD_IDX_R    11:7\n\nreg                     valid_e1_q;\nreg [`PCINFO_W-1:0]     ctrl_e1_q;\nreg [31:0]              pc_e1_q;\nreg [31:0]              npc_e1_q;\nreg [31:0]              opcode_e1_q;\nreg [31:0]              operand_ra_e1_q;\nreg [31:0]              operand_rb_e1_q;\nreg [`EXCEPTION_W-1:0]  exception_e1_q;\n\nalways @ (posedge clk_i or posedge rst_i)\nif (rst_i)\nbegin\n    valid_e1_q      <= 1'b0;\n    ctrl_e1_q       <= `PCINFO_W'b0;\n    pc_e1_q         <= 32'b0;\n    npc_e1_q        <= 32'b0;\n    opcode_e1_q     <= 32'b0;\n    operand_ra_e1_q <= 32'b0;\n    operand_rb_e1_q <= 32'b0;\n    exception_e1_q  <= `EXCEPTION_W'b0;\nend\n// Stall - no change in E1 state\nelse if (issue_stall_i)\n    ;\nelse if ((issue_valid_i && issue_accept_i) && ~(squash_e1_e2_o || squash_e1_e2_i))\nbegin\n    valid_e1_q                  <= 1'b1;\n    ctrl_e1_q[`PCINFO_ALU]      <= ~(issue_lsu_i | issue_csr_i | issue_div_i | issue_mul_i);\n    ctrl_e1_q[`PCINFO_LOAD]     <= issue_lsu_i &  issue_rd_valid_i & ~take_interrupt_i; // TODO: Check\n    ctrl_e1_q[`PCINFO_STORE]    <= issue_lsu_i & ~issue_rd_valid_i & ~take_interrupt_i;\n    ctrl_e1_q[`PCINFO_CSR]      <= issue_csr_i & ~take_interrupt_i;\n    ctrl_e1_q[`PCINFO_DIV]      <= issue_div_i & ~take_interrupt_i;\n    ctrl_e1_q[`PCINFO_MUL]      <= issue_mul_i & ~take_interrupt_i;\n    ctrl_e1_q[`PCINFO_BRANCH]   <= issue_branch_i & ~take_interrupt_i;\n    ctrl_e1_q[`PCINFO_RD_VALID] <= issue_rd_valid_i & ~take_interrupt_i;\n    ctrl_e1_q[`PCINFO_INTR]     <= take_interrupt_i;\n    ctrl_e1_q[`PCINFO_COMPLETE] <= 1'b1;\n\n    pc_e1_q         <= issue_pc_i;\n    npc_e1_q        <= issue_branch_taken_i ? issue_branch_target_i : issue_pc_i + 32'd4;\n    opcode_e1_q     <= issue_opcode_i;\n    operand_ra_e1_q <= issue_operand_ra_i;\n    operand_rb_e1_q <= issue_operand_rb_i;\n    exception_e1_q  <= (|issue_exception_i) ? issue_exception_i : \n                       branch_misaligned_w  ? `EXCEPTION_MISALIGNED_FETCH : `EXCEPTION_W'b0;\nend\n// No valid instruction (or pipeline flush event)\nelse\nbegin\n    valid_e1_q      <= 1'b0;\n    ctrl_e1_q       <= `PCINFO_W'b0;\n    pc_e1_q         <= 32'b0;\n    npc_e1_q        <= 32'b0;\n    opcode_e1_q     <= 32'b0;\n    operand_ra_e1_q <= 32'b0;\n    operand_rb_e1_q <= 32'b0;\n    exception_e1_q  <= `EXCEPTION_W'b0;\nend\n\nwire   alu_e1_w        = ctrl_e1_q[`PCINFO_ALU];\nassign load_e1_o       = ctrl_e1_q[`PCINFO_LOAD];\nassign store_e1_o      = ctrl_e1_q[`PCINFO_STORE];\nwire   csr_e1_w        = ctrl_e1_q[`PCINFO_CSR];\nwire   div_e1_w        = ctrl_e1_q[`PCINFO_DIV];\nassign mul_e1_o        = ctrl_e1_q[`PCINFO_MUL];\nassign branch_e1_o     = ctrl_e1_q[`PCINFO_BRANCH];\nassign rd_e1_o         = {5{ctrl_e1_q[`PCINFO_RD_VALID]}} & opcode_e1_q[`RD_IDX_R];\nassign pc_e1_o         = pc_e1_q;\nassign opcode_e1_o     = opcode_e1_q;\nassign operand_ra_e1_o = operand_ra_e1_q;\nassign operand_rb_e1_o = operand_rb_e1_q;\n\n//-------------------------------------------------------------\n// E2 / Mem result\n//------------------------------------------------------------- \nreg                     valid_e2_q;\nreg [`PCINFO_W-1:0]     ctrl_e2_q;\nreg                     csr_wr_e2_q;\nreg [31:0]              csr_wdata_e2_q;\nreg [31:0]              result_e2_q;\nreg [31:0]              pc_e2_q;\nreg [31:0]              npc_e2_q;\nreg [31:0]              opcode_e2_q;\nreg [31:0]              operand_ra_e2_q;\nreg [31:0]              operand_rb_e2_q;\nreg [`EXCEPTION_W-1:0]  exception_e2_q;\n\nalways @ (posedge clk_i or posedge rst_i)\nif (rst_i)\nbegin\n    valid_e2_q      <= 1'b0;\n    ctrl_e2_q       <= `PCINFO_W'b0;\n    csr_wr_e2_q     <= 1'b0;\n    csr_wdata_e2_q  <= 32'b0;\n    pc_e2_q         <= 32'b0;\n    npc_e2_q        <= 32'b0;\n    opcode_e2_q     <= 32'b0;\n    operand_ra_e2_q <= 32'b0;\n    operand_rb_e2_q <= 32'b0;\n    result_e2_q     <= 32'b0;\n    exception_e2_q  <= `EXCEPTION_W'b0;\nend\n// Stall - no change in E2 state\nelse if (issue_stall_i)\n    ;\n// Pipeline flush\nelse if (squash_e1_e2_o || squash_e1_e2_i)\nbegin\n    valid_e2_q      <= 1'b0;\n    ctrl_e2_q       <= `PCINFO_W'b0;\n    csr_wr_e2_q     <= 1'b0;\n    csr_wdata_e2_q  <= 32'b0;\n    pc_e2_q         <= 32'b0;\n    npc_e2_q        <= 32'b0;\n    opcode_e2_q     <= 32'b0;\n    operand_ra_e2_q <= 32'b0;\n    operand_rb_e2_q <= 32'b0;\n    result_e2_q     <= 32'b0;\n    exception_e2_q  <= `EXCEPTION_W'b0;\nend\n// Normal pipeline advance\nelse\nbegin\n    valid_e2_q      <= valid_e1_q;\n    ctrl_e2_q       <= ctrl_e1_q;\n    csr_wr_e2_q     <= csr_result_write_e1_i;\n    csr_wdata_e2_q  <= csr_result_wdata_e1_i;\n    pc_e2_q         <= pc_e1_q;\n    npc_e2_q        <= npc_e1_q;\n    opcode_e2_q     <= opcode_e1_q;\n    operand_ra_e2_q <= operand_ra_e1_q;\n    operand_rb_e2_q <= operand_rb_e1_q;\n\n    // Launch interrupt\n    if (ctrl_e1_q[`PCINFO_INTR])\n        exception_e2_q  <= `EXCEPTION_INTERRUPT;\n    // If frontend reports bad instruction, ignore later CSR errors...\n    else if (|exception_e1_q)\n    begin\n        valid_e2_q      <= 1'b0;\n        exception_e2_q  <= exception_e1_q;\n    end\n    else\n        exception_e2_q  <= csr_result_exception_e1_i;\n\n    if (ctrl_e1_q[`PCINFO_DIV])\n        result_e2_q <= div_result_i; \n    else if (ctrl_e1_q[`PCINFO_CSR])\n        result_e2_q <= csr_result_value_e1_i;\n    else\n        result_e2_q <= alu_result_e1_i;\nend\n\nreg [31:0] result_e2_r;\n\nwire valid_e2_w      = valid_e2_q & ~issue_stall_i;\n\nalways @ *\nbegin\n    // Default: ALU result\n    result_e2_r = result_e2_q;\n\n    if (SUPPORT_LOAD_BYPASS && valid_e2_w && (ctrl_e2_q[`PCINFO_LOAD] || ctrl_e2_q[`PCINFO_STORE]))\n        result_e2_r = mem_result_e2_i;\n    else if (SUPPORT_MUL_BYPASS && valid_e2_w && ctrl_e2_q[`PCINFO_MUL])\n        result_e2_r = mul_result_e2_i;\nend\n\nwire   load_store_e2_w = ctrl_e2_q[`PCINFO_LOAD] | ctrl_e2_q[`PCINFO_STORE];\nassign load_e2_o       = ctrl_e2_q[`PCINFO_LOAD];\nassign mul_e2_o        = ctrl_e2_q[`PCINFO_MUL];\nassign rd_e2_o         = {5{(valid_e2_w && ctrl_e2_q[`PCINFO_RD_VALID] && ~stall_o)}} & opcode_e2_q[`RD_IDX_R];\nassign result_e2_o     = result_e2_r;\n\n// Load store result not ready when reaching E2\nassign stall_o         = (ctrl_e1_q[`PCINFO_DIV] && ~div_complete_i) || ((ctrl_e2_q[`PCINFO_LOAD] | ctrl_e2_q[`PCINFO_STORE]) & ~mem_complete_i);\n\nreg [`EXCEPTION_W-1:0] exception_e2_r;\nalways @ *\nbegin\n    if (valid_e2_q && (ctrl_e2_q[`PCINFO_LOAD] || ctrl_e2_q[`PCINFO_STORE]) && mem_complete_i)\n        exception_e2_r = mem_exception_e2_i;\n    else\n        exception_e2_r = exception_e2_q;\nend\n\nassign squash_e1_e2_w = |exception_e2_r;\n\nreg squash_e1_e2_q;\n\nalways @ (posedge clk_i or posedge rst_i)\nif (rst_i)\n    squash_e1_e2_q <= 1'b0;\nelse if (~issue_stall_i)\n    squash_e1_e2_q <= squash_e1_e2_w;\n\nassign squash_e1_e2_o = squash_e1_e2_w | squash_e1_e2_q;\n\n//-------------------------------------------------------------\n// Writeback / Commit\n//------------------------------------------------------------- \nreg                     valid_wb_q;\nreg [`PCINFO_W-1:0]     ctrl_wb_q;\nreg                     csr_wr_wb_q;\nreg [31:0]              csr_wdata_wb_q;\nreg [31:0]              result_wb_q;\nreg [31:0]              pc_wb_q;\nreg [31:0]              npc_wb_q;\nreg [31:0]              opcode_wb_q;\nreg [31:0]              operand_ra_wb_q;\nreg [31:0]              operand_rb_wb_q;\nreg [`EXCEPTION_W-1:0]  exception_wb_q;\n\nalways @ (posedge clk_i or posedge rst_i)\nif (rst_i)\nbegin\n    valid_wb_q      <= 1'b0;\n    ctrl_wb_q       <= `PCINFO_W'b0;\n    csr_wr_wb_q     <= 1'b0;\n    csr_wdata_wb_q  <= 32'b0;\n    pc_wb_q         <= 32'b0;\n    npc_wb_q        <= 32'b0;\n    opcode_wb_q     <= 32'b0;\n    operand_ra_wb_q <= 32'b0;\n    operand_rb_wb_q <= 32'b0;\n    result_wb_q     <= 32'b0;\n    exception_wb_q  <= `EXCEPTION_W'b0;\nend\n// Stall - no change in WB state\nelse if (issue_stall_i)\n    ;\nelse if (squash_wb_i)\nbegin\n    valid_wb_q      <= 1'b0;\n    ctrl_wb_q       <= `PCINFO_W'b0;\n    csr_wr_wb_q     <= 1'b0;\n    csr_wdata_wb_q  <= 32'b0;\n    pc_wb_q         <= 32'b0;\n    npc_wb_q        <= 32'b0;\n    opcode_wb_q     <= 32'b0;\n    operand_ra_wb_q <= 32'b0;\n    operand_rb_wb_q <= 32'b0;\n    result_wb_q     <= 32'b0;\n    exception_wb_q  <= `EXCEPTION_W'b0;\nend\nelse\nbegin\n    // Squash instruction valid on memory faults\n    case (exception_e2_r)\n    `EXCEPTION_MISALIGNED_LOAD,\n    `EXCEPTION_FAULT_LOAD,\n    `EXCEPTION_MISALIGNED_STORE,\n    `EXCEPTION_FAULT_STORE,\n    `EXCEPTION_PAGE_FAULT_LOAD,\n    `EXCEPTION_PAGE_FAULT_STORE:\n        valid_wb_q      <= 1'b0;\n    default:\n        valid_wb_q      <= valid_e2_q;\n    endcase\n\n    csr_wr_wb_q     <= csr_wr_e2_q;  // TODO: Fault disable???\n    csr_wdata_wb_q  <= csr_wdata_e2_q;\n\n    // Exception - squash writeback\n    if (|exception_e2_r)\n        ctrl_wb_q       <= ctrl_e2_q & ~(1 << `PCINFO_RD_VALID);\n    else\n        ctrl_wb_q       <= ctrl_e2_q;\n\n    pc_wb_q         <= pc_e2_q;\n    npc_wb_q        <= npc_e2_q;\n    opcode_wb_q     <= opcode_e2_q;\n    operand_ra_wb_q <= operand_ra_e2_q;\n    operand_rb_wb_q <= operand_rb_e2_q;\n    exception_wb_q  <= exception_e2_r;\n\n    if (valid_e2_w && (ctrl_e2_q[`PCINFO_LOAD] || ctrl_e2_q[`PCINFO_STORE]))\n        result_wb_q <= mem_result_e2_i;\n    else if (valid_e2_w && ctrl_e2_q[`PCINFO_MUL])\n        result_wb_q <= mul_result_e2_i;\n    else\n        result_wb_q <= result_e2_q;\nend\n\n// Instruction completion (for debug)\nwire complete_wb_w     = ctrl_wb_q[`PCINFO_COMPLETE] & ~issue_stall_i;\n\nassign valid_wb_o      = valid_wb_q & ~issue_stall_i;\nassign csr_wb_o        = ctrl_wb_q[`PCINFO_CSR] & ~issue_stall_i; // TODO: Fault disable???\nassign rd_wb_o         = {5{(valid_wb_o && ctrl_wb_q[`PCINFO_RD_VALID] && ~stall_o)}} & opcode_wb_q[`RD_IDX_R];\nassign result_wb_o     = result_wb_q;\nassign pc_wb_o         = pc_wb_q;\nassign opcode_wb_o     = opcode_wb_q;\nassign operand_ra_wb_o = operand_ra_wb_q;\nassign operand_rb_wb_o = operand_rb_wb_q;\n\nassign exception_wb_o  = exception_wb_q;\n\nassign csr_write_wb_o  = csr_wr_wb_q;\nassign csr_waddr_wb_o  = opcode_wb_q[31:20];\nassign csr_wdata_wb_o  = csr_wdata_wb_q;\n\n`ifdef verilator\nriscv_trace_sim\nu_trace_d\n(\n     .valid_i(issue_valid_i)\n    ,.pc_i(issue_pc_i)\n    ,.opcode_i(issue_opcode_i)\n);\n\nriscv_trace_sim\nu_trace_wb\n(\n     .valid_i(valid_wb_o)\n    ,.pc_i(pc_wb_o)\n    ,.opcode_i(opcode_wb_o)\n);\n`endif\n\nendmodule"}