\hypertarget{classBaseSimpleCPU_1_1BaseSimpleCPU}{
\section{クラス BaseSimpleCPU}
\label{classBaseSimpleCPU_1_1BaseSimpleCPU}\index{BaseSimpleCPU::BaseSimpleCPU@{BaseSimpleCPU::BaseSimpleCPU}}
}
BaseSimpleCPUに対する継承グラフ:\begin{figure}[H]
\begin{center}
\leavevmode
\includegraphics[height=7cm]{classBaseSimpleCPU_1_1BaseSimpleCPU}
\end{center}
\end{figure}
\subsection*{Public メソッド}
\begin{DoxyCompactItemize}
\item 
def \hyperlink{classBaseSimpleCPU_1_1BaseSimpleCPU_a97c178b398a7fc7e24932f2058d14381}{addCheckerCpu}
\end{DoxyCompactItemize}
\subsection*{Public 変数}
\begin{DoxyCompactItemize}
\item 
\hyperlink{classBaseSimpleCPU_1_1BaseSimpleCPU_ad4f09c6c6f92935f2d917a5b0ba77cb0}{checker}
\end{DoxyCompactItemize}
\subsection*{Static Public 変数}
\begin{DoxyCompactItemize}
\item 
string \hyperlink{classBaseSimpleCPU_1_1BaseSimpleCPU_acce15679d830831b0bbe8ebc2a60b2ca}{type} = '\hyperlink{classBaseSimpleCPU_1_1BaseSimpleCPU}{BaseSimpleCPU}'
\item 
\hyperlink{classBaseSimpleCPU_1_1BaseSimpleCPU_a17fa61ac3806b481cafee5593b55e5d0}{abstract} = True
\item 
string \hyperlink{classBaseSimpleCPU_1_1BaseSimpleCPU_a17da7064bc5c518791f0c891eff05fda}{cxx\_\-header} = \char`\"{}cpu/simple/base.hh\char`\"{}
\item 
tuple \hyperlink{classBaseSimpleCPU_1_1BaseSimpleCPU_ac566dd90d96e45183abc6f54c960ffec}{branchPred} = Param.BranchPredictor(NULL, \char`\"{}Branch Predictor\char`\"{})
\end{DoxyCompactItemize}


\subsection{関数}
\hypertarget{classBaseSimpleCPU_1_1BaseSimpleCPU_a97c178b398a7fc7e24932f2058d14381}{
\index{BaseSimpleCPU::BaseSimpleCPU@{BaseSimpleCPU::BaseSimpleCPU}!addCheckerCpu@{addCheckerCpu}}
\index{addCheckerCpu@{addCheckerCpu}!BaseSimpleCPU::BaseSimpleCPU@{BaseSimpleCPU::BaseSimpleCPU}}
\subsubsection[{addCheckerCpu}]{\setlength{\rightskip}{0pt plus 5cm}def addCheckerCpu ( {\em self})}}
\label{classBaseSimpleCPU_1_1BaseSimpleCPU_a97c178b398a7fc7e24932f2058d14381}



\begin{DoxyCode}
40                            :
41         if buildEnv['TARGET_ISA'] in ['arm']:
42             from ArmTLB import ArmTLB
43 
44             self.checker = DummyChecker(workload = self.workload)
45             self.checker.itb = ArmTLB(size = self.itb.size)
46             self.checker.dtb = ArmTLB(size = self.dtb.size)
47         else:
48             print "ERROR: Checker only supported under ARM ISA!"
49             exit(1)
50 
    branchPred = Param.BranchPredictor(NULL, "Branch Predictor")
\end{DoxyCode}


\subsection{変数}
\hypertarget{classBaseSimpleCPU_1_1BaseSimpleCPU_a17fa61ac3806b481cafee5593b55e5d0}{
\index{BaseSimpleCPU::BaseSimpleCPU@{BaseSimpleCPU::BaseSimpleCPU}!abstract@{abstract}}
\index{abstract@{abstract}!BaseSimpleCPU::BaseSimpleCPU@{BaseSimpleCPU::BaseSimpleCPU}}
\subsubsection[{abstract}]{\setlength{\rightskip}{0pt plus 5cm}{\bf abstract} = True\hspace{0.3cm}{\ttfamily  \mbox{[}static\mbox{]}}}}
\label{classBaseSimpleCPU_1_1BaseSimpleCPU_a17fa61ac3806b481cafee5593b55e5d0}


\hyperlink{classBaseCPU_1_1BaseCPU_a17fa61ac3806b481cafee5593b55e5d0}{BaseCPU}を再定義しています。\hypertarget{classBaseSimpleCPU_1_1BaseSimpleCPU_ac566dd90d96e45183abc6f54c960ffec}{
\index{BaseSimpleCPU::BaseSimpleCPU@{BaseSimpleCPU::BaseSimpleCPU}!branchPred@{branchPred}}
\index{branchPred@{branchPred}!BaseSimpleCPU::BaseSimpleCPU@{BaseSimpleCPU::BaseSimpleCPU}}
\subsubsection[{branchPred}]{\setlength{\rightskip}{0pt plus 5cm}tuple {\bf branchPred} = Param.BranchPredictor(NULL, \char`\"{}Branch Predictor\char`\"{})\hspace{0.3cm}{\ttfamily  \mbox{[}static\mbox{]}}}}
\label{classBaseSimpleCPU_1_1BaseSimpleCPU_ac566dd90d96e45183abc6f54c960ffec}
\hypertarget{classBaseSimpleCPU_1_1BaseSimpleCPU_ad4f09c6c6f92935f2d917a5b0ba77cb0}{
\index{BaseSimpleCPU::BaseSimpleCPU@{BaseSimpleCPU::BaseSimpleCPU}!checker@{checker}}
\index{checker@{checker}!BaseSimpleCPU::BaseSimpleCPU@{BaseSimpleCPU::BaseSimpleCPU}}
\subsubsection[{checker}]{\setlength{\rightskip}{0pt plus 5cm}{\bf checker}}}
\label{classBaseSimpleCPU_1_1BaseSimpleCPU_ad4f09c6c6f92935f2d917a5b0ba77cb0}
\hypertarget{classBaseSimpleCPU_1_1BaseSimpleCPU_a17da7064bc5c518791f0c891eff05fda}{
\index{BaseSimpleCPU::BaseSimpleCPU@{BaseSimpleCPU::BaseSimpleCPU}!cxx\_\-header@{cxx\_\-header}}
\index{cxx\_\-header@{cxx\_\-header}!BaseSimpleCPU::BaseSimpleCPU@{BaseSimpleCPU::BaseSimpleCPU}}
\subsubsection[{cxx\_\-header}]{\setlength{\rightskip}{0pt plus 5cm}string {\bf cxx\_\-header} = \char`\"{}cpu/simple/base.hh\char`\"{}\hspace{0.3cm}{\ttfamily  \mbox{[}static\mbox{]}}}}
\label{classBaseSimpleCPU_1_1BaseSimpleCPU_a17da7064bc5c518791f0c891eff05fda}


\hyperlink{classBaseCPU_1_1BaseCPU_a17da7064bc5c518791f0c891eff05fda}{BaseCPU}を再定義しています。

\hyperlink{classAtomicSimpleCPU_1_1AtomicSimpleCPU_a17da7064bc5c518791f0c891eff05fda}{AtomicSimpleCPU}, と \hyperlink{classTimingSimpleCPU_1_1TimingSimpleCPU_a17da7064bc5c518791f0c891eff05fda}{TimingSimpleCPU}で再定義されています。\hypertarget{classBaseSimpleCPU_1_1BaseSimpleCPU_acce15679d830831b0bbe8ebc2a60b2ca}{
\index{BaseSimpleCPU::BaseSimpleCPU@{BaseSimpleCPU::BaseSimpleCPU}!type@{type}}
\index{type@{type}!BaseSimpleCPU::BaseSimpleCPU@{BaseSimpleCPU::BaseSimpleCPU}}
\subsubsection[{type}]{\setlength{\rightskip}{0pt plus 5cm}string {\bf type} = '{\bf BaseSimpleCPU}'\hspace{0.3cm}{\ttfamily  \mbox{[}static\mbox{]}}}}
\label{classBaseSimpleCPU_1_1BaseSimpleCPU_acce15679d830831b0bbe8ebc2a60b2ca}


\hyperlink{classBaseCPU_1_1BaseCPU_acce15679d830831b0bbe8ebc2a60b2ca}{BaseCPU}を再定義しています。

\hyperlink{classAtomicSimpleCPU_1_1AtomicSimpleCPU_acce15679d830831b0bbe8ebc2a60b2ca}{AtomicSimpleCPU}, と \hyperlink{classTimingSimpleCPU_1_1TimingSimpleCPU_acce15679d830831b0bbe8ebc2a60b2ca}{TimingSimpleCPU}で再定義されています。

このクラスの説明は次のファイルから生成されました:\begin{DoxyCompactItemize}
\item 
cpu/simple/\hyperlink{BaseSimpleCPU_8py}{BaseSimpleCPU.py}\end{DoxyCompactItemize}
