(DELAYFILE
 (SDFVERSION "IEEE 1497 4.0")
 (DATE "2014-02-24T05:24:52Z")
 (DESIGN "LIN_Mst_test")
 (VENDOR "Cypress Semiconductor")
 (PROGRAM "cydsfit")
 (VERSION "No Version Information Found")
 (DIVIDER .)
 (TIMESCALE 1 ns)
 (CELL
  (CELLTYPE "LIN_Mst_test")
  (INSTANCE *)
  (DELAY
   (ABSOLUTE
    (INTERCONNECT ClockBlock.clk_bus_glb PS2_IN\(0\).in_clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb PS2_IN\(0\)_SYNC.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb Rx_1\(0\).in_clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb Rx_1\(0\)_SYNC.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\LIN\:BUART\:sRX\:RxShifter\:u0\\.busclk (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\LIN\:BUART\:sTX\:TxShifter\:u0\\.busclk (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\LIN\:BUART\:sTX\:sCLOCK\:TxBitClkGen\\.busclk (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\LIN\:RXInternalInterrupt\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\LIN\:TXInternalInterrupt\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\LIN_Timer\:TimerUDB\:sCTRLReg\:SyncCtl\:ctrlreg\\.busclk (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\LIN_Timer\:TimerUDB\:sT8\:timerdp\:u0\\.busclk (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\PS2\:BUART\:sRX\:RxShifter\:u0\\.busclk (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\PS2\:RXInternalInterrupt\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\UART_2\:BUART\:sTX\:TxShifter\:u0\\.busclk (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\UART_2\:BUART\:sTX\:sCLOCK\:TxBitClkGen\\.busclk (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\UART_2\:TXInternalInterrupt\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb isr_1.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb lin_timer_isr.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb uart_rx_isr.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb uart_tx_isr.clock (0.000:0.000:0.000))
    (INTERCONNECT MODIN1_0.q MODIN1_0.main_2 (5.525:5.525:5.525))
    (INTERCONNECT MODIN1_0.q MODIN1_1.main_3 (5.525:5.525:5.525))
    (INTERCONNECT MODIN1_0.q \\LIN\:BUART\:rx_postpoll\\.main_1 (5.068:5.068:5.068))
    (INTERCONNECT MODIN1_1.q MODIN1_1.main_2 (2.299:2.299:2.299))
    (INTERCONNECT MODIN1_1.q \\LIN\:BUART\:rx_postpoll\\.main_0 (3.214:3.214:3.214))
    (INTERCONNECT \\LIN\:BUART\:sRX\:RxBitCounter\\.count_3 \\LIN\:BUART\:rx_break_detect\\.main_10 (2.899:2.899:2.899))
    (INTERCONNECT \\LIN\:BUART\:sRX\:RxBitCounter\\.count_3 \\LIN\:BUART\:rx_status_1\\.main_9 (2.899:2.899:2.899))
    (INTERCONNECT \\LIN\:BUART\:sRX\:RxBitCounter\\.count_4 \\LIN\:BUART\:rx_break_detect\\.main_9 (2.881:2.881:2.881))
    (INTERCONNECT \\LIN\:BUART\:sRX\:RxBitCounter\\.count_4 \\LIN\:BUART\:rx_load_fifo\\.main_7 (3.883:3.883:3.883))
    (INTERCONNECT \\LIN\:BUART\:sRX\:RxBitCounter\\.count_4 \\LIN\:BUART\:rx_state_0\\.main_9 (4.456:4.456:4.456))
    (INTERCONNECT \\LIN\:BUART\:sRX\:RxBitCounter\\.count_4 \\LIN\:BUART\:rx_state_2_split\\.main_10 (3.883:3.883:3.883))
    (INTERCONNECT \\LIN\:BUART\:sRX\:RxBitCounter\\.count_4 \\LIN\:BUART\:rx_state_3\\.main_7 (2.881:2.881:2.881))
    (INTERCONNECT \\LIN\:BUART\:sRX\:RxBitCounter\\.count_4 \\LIN\:BUART\:rx_status_1\\.main_8 (2.881:2.881:2.881))
    (INTERCONNECT \\LIN\:BUART\:sRX\:RxBitCounter\\.count_5 \\LIN\:BUART\:rx_break_detect\\.main_8 (2.891:2.891:2.891))
    (INTERCONNECT \\LIN\:BUART\:sRX\:RxBitCounter\\.count_5 \\LIN\:BUART\:rx_load_fifo\\.main_6 (3.113:3.113:3.113))
    (INTERCONNECT \\LIN\:BUART\:sRX\:RxBitCounter\\.count_5 \\LIN\:BUART\:rx_state_0\\.main_8 (3.099:3.099:3.099))
    (INTERCONNECT \\LIN\:BUART\:sRX\:RxBitCounter\\.count_5 \\LIN\:BUART\:rx_state_2_split\\.main_9 (3.113:3.113:3.113))
    (INTERCONNECT \\LIN\:BUART\:sRX\:RxBitCounter\\.count_5 \\LIN\:BUART\:rx_state_3\\.main_6 (2.891:2.891:2.891))
    (INTERCONNECT \\LIN\:BUART\:sRX\:RxBitCounter\\.count_5 \\LIN\:BUART\:rx_status_1\\.main_7 (2.891:2.891:2.891))
    (INTERCONNECT \\LIN\:BUART\:sRX\:RxBitCounter\\.count_6 \\LIN\:BUART\:rx_break_detect\\.main_7 (3.214:3.214:3.214))
    (INTERCONNECT \\LIN\:BUART\:sRX\:RxBitCounter\\.count_6 \\LIN\:BUART\:rx_load_fifo\\.main_5 (3.960:3.960:3.960))
    (INTERCONNECT \\LIN\:BUART\:sRX\:RxBitCounter\\.count_6 \\LIN\:BUART\:rx_state_0\\.main_7 (4.908:4.908:4.908))
    (INTERCONNECT \\LIN\:BUART\:sRX\:RxBitCounter\\.count_6 \\LIN\:BUART\:rx_state_2_split\\.main_8 (3.960:3.960:3.960))
    (INTERCONNECT \\LIN\:BUART\:sRX\:RxBitCounter\\.count_6 \\LIN\:BUART\:rx_state_3\\.main_5 (3.214:3.214:3.214))
    (INTERCONNECT \\LIN\:BUART\:sRX\:RxBitCounter\\.count_6 \\LIN\:BUART\:rx_status_1\\.main_6 (3.214:3.214:3.214))
    (INTERCONNECT ClockBlock.dclk_glb_3 Net_285.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_3 \\LIN_Timer\:TimerUDB\:rstSts\:stsreg\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_3 \\LIN_Timer\:TimerUDB\:sCTRLReg\:SyncCtl\:ctrlreg\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_3 \\LIN_Timer\:TimerUDB\:sT8\:timerdp\:u0\\.clock (0.000:0.000:0.000))
    (INTERCONNECT Net_141.q Tx_1\(0\).pin_input (7.229:7.229:7.229))
    (INTERCONNECT Rx_1\(0\).fb Rx_1\(0\)_SYNC.in (5.842:5.842:5.842))
    (INTERCONNECT Rx_1\(0\)_SYNC.out MODIN1_0.main_3 (3.550:3.550:3.550))
    (INTERCONNECT Rx_1\(0\)_SYNC.out MODIN1_1.main_4 (3.550:3.550:3.550))
    (INTERCONNECT Rx_1\(0\)_SYNC.out \\LIN\:BUART\:rx_last\\.main_0 (2.953:2.953:2.953))
    (INTERCONNECT Rx_1\(0\)_SYNC.out \\LIN\:BUART\:rx_postpoll\\.main_2 (2.953:2.953:2.953))
    (INTERCONNECT Rx_1\(0\)_SYNC.out \\LIN\:BUART\:rx_state_2_split\\.main_11 (2.966:2.966:2.966))
    (INTERCONNECT \\LIN\:BUART\:sTX\:TxSts\\.interrupt \\LIN\:TXInternalInterrupt\\.interrupt (8.078:8.078:8.078))
    (INTERCONNECT \\LIN\:BUART\:sTX\:TxSts\\.interrupt uart_tx_isr.interrupt (10.107:10.107:10.107))
    (INTERCONNECT \\LIN\:BUART\:sRX\:RxSts\\.interrupt \\LIN\:RXInternalInterrupt\\.interrupt (8.248:8.248:8.248))
    (INTERCONNECT \\LIN\:BUART\:sRX\:RxSts\\.interrupt uart_rx_isr.interrupt (7.472:7.472:7.472))
    (INTERCONNECT ClockBlock.dclk_4 isr_1.interrupt (5.594:5.594:5.594))
    (INTERCONNECT Net_171.q Tx_2\(0\).pin_input (5.504:5.504:5.504))
    (INTERCONNECT \\UART_2\:BUART\:sTX\:TxSts\\.interrupt \\UART_2\:TXInternalInterrupt\\.interrupt (6.733:6.733:6.733))
    (INTERCONNECT Net_285.q lin_timer_isr.interrupt (6.645:6.645:6.645))
    (INTERCONNECT PS2_IN\(0\).fb PS2_IN\(0\)_SYNC.in (8.154:8.154:8.154))
    (INTERCONNECT PS2_IN\(0\)_SYNC.out \\PS2\:BUART\:pollcount_0\\.main_3 (3.136:3.136:3.136))
    (INTERCONNECT PS2_IN\(0\)_SYNC.out \\PS2\:BUART\:pollcount_1\\.main_4 (3.136:3.136:3.136))
    (INTERCONNECT PS2_IN\(0\)_SYNC.out \\PS2\:BUART\:rx_last\\.main_0 (3.136:3.136:3.136))
    (INTERCONNECT PS2_IN\(0\)_SYNC.out \\PS2\:BUART\:rx_postpoll\\.main_2 (3.136:3.136:3.136))
    (INTERCONNECT PS2_IN\(0\)_SYNC.out \\PS2\:BUART\:rx_state_0\\.main_10 (2.950:2.950:2.950))
    (INTERCONNECT PS2_IN\(0\)_SYNC.out \\PS2\:BUART\:rx_state_2\\.main_9 (2.950:2.950:2.950))
    (INTERCONNECT PS2_IN\(0\)_SYNC.out \\PS2\:BUART\:rx_status_3\\.main_7 (3.136:3.136:3.136))
    (INTERCONNECT \\PS2\:BUART\:sRX\:RxSts\\.interrupt \\PS2\:RXInternalInterrupt\\.interrupt (9.364:9.364:9.364))
    (INTERCONNECT Tx_1\(0\).pad_out Tx_1\(0\).pad_in (0.000:0.000:0.000))
    (INTERCONNECT Tx_2\(0\).pad_out Tx_2\(0\).pad_in (0.000:0.000:0.000))
    (INTERCONNECT \\LIN\:BUART\:counter_load_not\\.q \\LIN\:BUART\:sTX\:sCLOCK\:TxBitClkGen\\.cs_addr_0 (2.302:2.302:2.302))
    (INTERCONNECT \\LIN\:BUART\:rx_bitclk_enable\\.q \\LIN\:BUART\:rx_break_detect\\.main_2 (5.851:5.851:5.851))
    (INTERCONNECT \\LIN\:BUART\:rx_bitclk_enable\\.q \\LIN\:BUART\:rx_load_fifo\\.main_2 (5.835:5.835:5.835))
    (INTERCONNECT \\LIN\:BUART\:rx_bitclk_enable\\.q \\LIN\:BUART\:rx_state_0\\.main_2 (6.416:6.416:6.416))
    (INTERCONNECT \\LIN\:BUART\:rx_bitclk_enable\\.q \\LIN\:BUART\:rx_state_1\\.main_2 (6.416:6.416:6.416))
    (INTERCONNECT \\LIN\:BUART\:rx_bitclk_enable\\.q \\LIN\:BUART\:rx_state_2\\.main_2 (5.389:5.389:5.389))
    (INTERCONNECT \\LIN\:BUART\:rx_bitclk_enable\\.q \\LIN\:BUART\:rx_state_2_split\\.main_2 (5.835:5.835:5.835))
    (INTERCONNECT \\LIN\:BUART\:rx_bitclk_enable\\.q \\LIN\:BUART\:rx_state_3\\.main_2 (5.851:5.851:5.851))
    (INTERCONNECT \\LIN\:BUART\:rx_bitclk_enable\\.q \\LIN\:BUART\:rx_status_1\\.main_2 (5.851:5.851:5.851))
    (INTERCONNECT \\LIN\:BUART\:rx_bitclk_enable\\.q \\LIN\:BUART\:rx_status_3\\.main_2 (6.416:6.416:6.416))
    (INTERCONNECT \\LIN\:BUART\:rx_bitclk_enable\\.q \\LIN\:BUART\:sRX\:RxShifter\:u0\\.cs_addr_0 (5.096:5.096:5.096))
    (INTERCONNECT \\LIN\:BUART\:rx_break_detect\\.q \\LIN\:BUART\:rx_break_detect\\.main_6 (2.308:2.308:2.308))
    (INTERCONNECT \\LIN\:BUART\:rx_break_detect\\.q \\LIN\:BUART\:rx_state_0\\.main_6 (4.141:4.141:4.141))
    (INTERCONNECT \\LIN\:BUART\:rx_break_detect\\.q \\LIN\:BUART\:rx_state_1\\.main_6 (4.141:4.141:4.141))
    (INTERCONNECT \\LIN\:BUART\:rx_break_detect\\.q \\LIN\:BUART\:rx_state_2_split\\.main_6 (4.155:4.155:4.155))
    (INTERCONNECT \\LIN\:BUART\:rx_break_detect\\.q \\LIN\:BUART\:rx_status_1\\.main_5 (2.308:2.308:2.308))
    (INTERCONNECT \\LIN\:BUART\:sRX\:RxBitCounter\\.count_0 \\LIN\:BUART\:rx_bitclk_enable\\.main_2 (2.326:2.326:2.326))
    (INTERCONNECT \\LIN\:BUART\:sRX\:RxBitCounter\\.count_1 MODIN1_0.main_1 (2.314:2.314:2.314))
    (INTERCONNECT \\LIN\:BUART\:sRX\:RxBitCounter\\.count_1 MODIN1_1.main_1 (2.314:2.314:2.314))
    (INTERCONNECT \\LIN\:BUART\:sRX\:RxBitCounter\\.count_1 \\LIN\:BUART\:rx_bitclk_enable\\.main_1 (2.314:2.314:2.314))
    (INTERCONNECT \\LIN\:BUART\:sRX\:RxBitCounter\\.count_2 MODIN1_0.main_0 (2.312:2.312:2.312))
    (INTERCONNECT \\LIN\:BUART\:sRX\:RxBitCounter\\.count_2 MODIN1_1.main_0 (2.312:2.312:2.312))
    (INTERCONNECT \\LIN\:BUART\:sRX\:RxBitCounter\\.count_2 \\LIN\:BUART\:rx_bitclk_enable\\.main_0 (2.312:2.312:2.312))
    (INTERCONNECT \\LIN\:BUART\:rx_counter_load\\.q \\LIN\:BUART\:sRX\:RxBitCounter\\.load (2.315:2.315:2.315))
    (INTERCONNECT \\LIN\:BUART\:sRX\:RxShifter\:u0\\.f0_blk_stat_comb \\LIN\:BUART\:rx_status_4\\.main_1 (2.322:2.322:2.322))
    (INTERCONNECT \\LIN\:BUART\:sRX\:RxShifter\:u0\\.f0_bus_stat_comb \\LIN\:BUART\:rx_status_5\\.main_0 (2.292:2.292:2.292))
    (INTERCONNECT \\LIN\:BUART\:rx_last\\.q \\LIN\:BUART\:rx_state_2_split\\.main_7 (2.320:2.320:2.320))
    (INTERCONNECT \\LIN\:BUART\:rx_load_fifo\\.q \\LIN\:BUART\:rx_status_4\\.main_0 (3.794:3.794:3.794))
    (INTERCONNECT \\LIN\:BUART\:rx_load_fifo\\.q \\LIN\:BUART\:sRX\:RxShifter\:u0\\.f0_load (4.363:4.363:4.363))
    (INTERCONNECT \\LIN\:BUART\:rx_postpoll\\.q \\LIN\:BUART\:rx_break_detect\\.main_3 (5.457:5.457:5.457))
    (INTERCONNECT \\LIN\:BUART\:rx_postpoll\\.q \\LIN\:BUART\:rx_state_0\\.main_3 (3.242:3.242:3.242))
    (INTERCONNECT \\LIN\:BUART\:rx_postpoll\\.q \\LIN\:BUART\:rx_state_1\\.main_3 (3.242:3.242:3.242))
    (INTERCONNECT \\LIN\:BUART\:rx_postpoll\\.q \\LIN\:BUART\:rx_state_2\\.main_3 (4.633:4.633:4.633))
    (INTERCONNECT \\LIN\:BUART\:rx_postpoll\\.q \\LIN\:BUART\:rx_state_2_split\\.main_3 (4.063:4.063:4.063))
    (INTERCONNECT \\LIN\:BUART\:rx_postpoll\\.q \\LIN\:BUART\:rx_status_3\\.main_3 (3.242:3.242:3.242))
    (INTERCONNECT \\LIN\:BUART\:rx_postpoll\\.q \\LIN\:BUART\:sRX\:RxShifter\:u0\\.route_si (4.565:4.565:4.565))
    (INTERCONNECT \\LIN\:BUART\:rx_state_0\\.q \\LIN\:BUART\:rx_break_detect\\.main_1 (6.379:6.379:6.379))
    (INTERCONNECT \\LIN\:BUART\:rx_state_0\\.q \\LIN\:BUART\:rx_counter_load\\.main_1 (4.916:4.916:4.916))
    (INTERCONNECT \\LIN\:BUART\:rx_state_0\\.q \\LIN\:BUART\:rx_load_fifo\\.main_1 (4.375:4.375:4.375))
    (INTERCONNECT \\LIN\:BUART\:rx_state_0\\.q \\LIN\:BUART\:rx_state_0\\.main_1 (5.068:5.068:5.068))
    (INTERCONNECT \\LIN\:BUART\:rx_state_0\\.q \\LIN\:BUART\:rx_state_1\\.main_1 (5.068:5.068:5.068))
    (INTERCONNECT \\LIN\:BUART\:rx_state_0\\.q \\LIN\:BUART\:rx_state_2\\.main_1 (5.067:5.067:5.067))
    (INTERCONNECT \\LIN\:BUART\:rx_state_0\\.q \\LIN\:BUART\:rx_state_2_split\\.main_1 (4.375:4.375:4.375))
    (INTERCONNECT \\LIN\:BUART\:rx_state_0\\.q \\LIN\:BUART\:rx_state_3\\.main_1 (6.379:6.379:6.379))
    (INTERCONNECT \\LIN\:BUART\:rx_state_0\\.q \\LIN\:BUART\:rx_state_stop1_reg\\.main_1 (5.067:5.067:5.067))
    (INTERCONNECT \\LIN\:BUART\:rx_state_0\\.q \\LIN\:BUART\:rx_status_1\\.main_1 (6.379:6.379:6.379))
    (INTERCONNECT \\LIN\:BUART\:rx_state_0\\.q \\LIN\:BUART\:rx_status_3\\.main_1 (5.068:5.068:5.068))
    (INTERCONNECT \\LIN\:BUART\:rx_state_0\\.q \\LIN\:BUART\:sRX\:RxShifter\:u0\\.cs_addr_1 (5.486:5.486:5.486))
    (INTERCONNECT \\LIN\:BUART\:rx_state_1\\.q \\LIN\:BUART\:rx_break_detect\\.main_0 (7.795:7.795:7.795))
    (INTERCONNECT \\LIN\:BUART\:rx_state_1\\.q \\LIN\:BUART\:rx_counter_load\\.main_0 (5.514:5.514:5.514))
    (INTERCONNECT \\LIN\:BUART\:rx_state_1\\.q \\LIN\:BUART\:rx_load_fifo\\.main_0 (4.049:4.049:4.049))
    (INTERCONNECT \\LIN\:BUART\:rx_state_1\\.q \\LIN\:BUART\:rx_state_0\\.main_0 (4.755:4.755:4.755))
    (INTERCONNECT \\LIN\:BUART\:rx_state_1\\.q \\LIN\:BUART\:rx_state_1\\.main_0 (4.755:4.755:4.755))
    (INTERCONNECT \\LIN\:BUART\:rx_state_1\\.q \\LIN\:BUART\:rx_state_2\\.main_0 (4.758:4.758:4.758))
    (INTERCONNECT \\LIN\:BUART\:rx_state_1\\.q \\LIN\:BUART\:rx_state_2_split\\.main_0 (4.049:4.049:4.049))
    (INTERCONNECT \\LIN\:BUART\:rx_state_1\\.q \\LIN\:BUART\:rx_state_3\\.main_0 (7.795:7.795:7.795))
    (INTERCONNECT \\LIN\:BUART\:rx_state_1\\.q \\LIN\:BUART\:rx_state_stop1_reg\\.main_0 (4.758:4.758:4.758))
    (INTERCONNECT \\LIN\:BUART\:rx_state_1\\.q \\LIN\:BUART\:rx_status_1\\.main_0 (7.795:7.795:7.795))
    (INTERCONNECT \\LIN\:BUART\:rx_state_1\\.q \\LIN\:BUART\:rx_status_3\\.main_0 (4.755:4.755:4.755))
    (INTERCONNECT \\LIN\:BUART\:rx_state_1\\.q \\LIN\:BUART\:sRX\:RxShifter\:u0\\.cs_addr_2 (6.900:6.900:6.900))
    (INTERCONNECT \\LIN\:BUART\:rx_state_2\\.q \\LIN\:BUART\:rx_break_detect\\.main_5 (4.945:4.945:4.945))
    (INTERCONNECT \\LIN\:BUART\:rx_state_2\\.q \\LIN\:BUART\:rx_counter_load\\.main_3 (4.037:4.037:4.037))
    (INTERCONNECT \\LIN\:BUART\:rx_state_2\\.q \\LIN\:BUART\:rx_load_fifo\\.main_4 (3.381:3.381:3.381))
    (INTERCONNECT \\LIN\:BUART\:rx_state_2\\.q \\LIN\:BUART\:rx_state_0\\.main_5 (3.282:3.282:3.282))
    (INTERCONNECT \\LIN\:BUART\:rx_state_2\\.q \\LIN\:BUART\:rx_state_1\\.main_5 (3.282:3.282:3.282))
    (INTERCONNECT \\LIN\:BUART\:rx_state_2\\.q \\LIN\:BUART\:rx_state_2\\.main_4 (3.382:3.382:3.382))
    (INTERCONNECT \\LIN\:BUART\:rx_state_2\\.q \\LIN\:BUART\:rx_state_2_split\\.main_5 (3.381:3.381:3.381))
    (INTERCONNECT \\LIN\:BUART\:rx_state_2\\.q \\LIN\:BUART\:rx_state_3\\.main_4 (4.945:4.945:4.945))
    (INTERCONNECT \\LIN\:BUART\:rx_state_2\\.q \\LIN\:BUART\:rx_state_stop1_reg\\.main_3 (3.382:3.382:3.382))
    (INTERCONNECT \\LIN\:BUART\:rx_state_2\\.q \\LIN\:BUART\:rx_status_1\\.main_4 (4.945:4.945:4.945))
    (INTERCONNECT \\LIN\:BUART\:rx_state_2\\.q \\LIN\:BUART\:rx_status_3\\.main_5 (3.282:3.282:3.282))
    (INTERCONNECT \\LIN\:BUART\:rx_state_2_split\\.q \\LIN\:BUART\:rx_state_2\\.main_5 (2.284:2.284:2.284))
    (INTERCONNECT \\LIN\:BUART\:rx_state_3\\.q \\LIN\:BUART\:rx_break_detect\\.main_4 (2.628:2.628:2.628))
    (INTERCONNECT \\LIN\:BUART\:rx_state_3\\.q \\LIN\:BUART\:rx_counter_load\\.main_2 (3.419:3.419:3.419))
    (INTERCONNECT \\LIN\:BUART\:rx_state_3\\.q \\LIN\:BUART\:rx_load_fifo\\.main_3 (4.695:4.695:4.695))
    (INTERCONNECT \\LIN\:BUART\:rx_state_3\\.q \\LIN\:BUART\:rx_state_0\\.main_4 (4.686:4.686:4.686))
    (INTERCONNECT \\LIN\:BUART\:rx_state_3\\.q \\LIN\:BUART\:rx_state_1\\.main_4 (4.686:4.686:4.686))
    (INTERCONNECT \\LIN\:BUART\:rx_state_3\\.q \\LIN\:BUART\:rx_state_2_split\\.main_4 (4.695:4.695:4.695))
    (INTERCONNECT \\LIN\:BUART\:rx_state_3\\.q \\LIN\:BUART\:rx_state_3\\.main_3 (2.628:2.628:2.628))
    (INTERCONNECT \\LIN\:BUART\:rx_state_3\\.q \\LIN\:BUART\:rx_state_stop1_reg\\.main_2 (4.682:4.682:4.682))
    (INTERCONNECT \\LIN\:BUART\:rx_state_3\\.q \\LIN\:BUART\:rx_status_1\\.main_3 (2.628:2.628:2.628))
    (INTERCONNECT \\LIN\:BUART\:rx_state_3\\.q \\LIN\:BUART\:rx_status_3\\.main_4 (4.686:4.686:4.686))
    (INTERCONNECT \\LIN\:BUART\:rx_state_stop1_reg\\.q \\LIN\:BUART\:rx_status_5\\.main_1 (2.923:2.923:2.923))
    (INTERCONNECT \\LIN\:BUART\:rx_status_1\\.q \\LIN\:BUART\:sRX\:RxSts\\.status_1 (2.904:2.904:2.904))
    (INTERCONNECT \\LIN\:BUART\:rx_status_3\\.q \\LIN\:BUART\:sRX\:RxSts\\.status_3 (2.932:2.932:2.932))
    (INTERCONNECT \\LIN\:BUART\:rx_status_4\\.q \\LIN\:BUART\:sRX\:RxSts\\.status_4 (2.331:2.331:2.331))
    (INTERCONNECT \\LIN\:BUART\:rx_status_5\\.q \\LIN\:BUART\:sRX\:RxSts\\.status_5 (5.620:5.620:5.620))
    (INTERCONNECT \\LIN\:BUART\:tx_bitclk\\.q \\LIN\:BUART\:counter_load_not\\.main_3 (2.920:2.920:2.920))
    (INTERCONNECT \\LIN\:BUART\:tx_bitclk\\.q \\LIN\:BUART\:tx_state_0\\.main_4 (2.925:2.925:2.925))
    (INTERCONNECT \\LIN\:BUART\:tx_bitclk\\.q \\LIN\:BUART\:tx_state_1\\.main_3 (2.920:2.920:2.920))
    (INTERCONNECT \\LIN\:BUART\:tx_bitclk\\.q \\LIN\:BUART\:tx_state_2\\.main_3 (2.920:2.920:2.920))
    (INTERCONNECT \\LIN\:BUART\:tx_bitclk\\.q \\LIN\:BUART\:tx_status_0\\.main_4 (2.925:2.925:2.925))
    (INTERCONNECT \\LIN\:BUART\:tx_bitclk\\.q \\LIN\:BUART\:txn\\.main_5 (2.924:2.924:2.924))
    (INTERCONNECT \\LIN\:BUART\:sTX\:sCLOCK\:TxBitClkGen\\.cl0_comb \\LIN\:BUART\:tx_bitclk\\.main_0 (2.312:2.312:2.312))
    (INTERCONNECT \\LIN\:BUART\:sTX\:sCLOCK\:TxBitClkGen\\.cl0_comb \\LIN\:BUART\:tx_bitclk_enable_pre\\.main_0 (2.312:2.312:2.312))
    (INTERCONNECT \\LIN\:BUART\:tx_bitclk_enable_pre\\.q \\LIN\:BUART\:sTX\:TxShifter\:u0\\.cs_addr_0 (4.182:4.182:4.182))
    (INTERCONNECT \\LIN\:BUART\:sTX\:sCLOCK\:TxBitClkGen\\.cl1_comb \\LIN\:BUART\:tx_state_1\\.main_4 (2.819:2.819:2.819))
    (INTERCONNECT \\LIN\:BUART\:sTX\:sCLOCK\:TxBitClkGen\\.cl1_comb \\LIN\:BUART\:tx_state_2\\.main_4 (2.819:2.819:2.819))
    (INTERCONNECT \\LIN\:BUART\:sTX\:sCLOCK\:TxBitClkGen\\.cl1_comb \\LIN\:BUART\:txn\\.main_6 (2.807:2.807:2.807))
    (INTERCONNECT \\LIN\:BUART\:sTX\:TxShifter\:u0\\.f0_blk_stat_comb \\LIN\:BUART\:sTX\:TxSts\\.status_1 (4.177:4.177:4.177))
    (INTERCONNECT \\LIN\:BUART\:sTX\:TxShifter\:u0\\.f0_blk_stat_comb \\LIN\:BUART\:tx_state_0\\.main_2 (3.613:3.613:3.613))
    (INTERCONNECT \\LIN\:BUART\:sTX\:TxShifter\:u0\\.f0_blk_stat_comb \\LIN\:BUART\:tx_status_0\\.main_2 (3.613:3.613:3.613))
    (INTERCONNECT \\LIN\:BUART\:sTX\:TxShifter\:u0\\.f0_bus_stat_comb \\LIN\:BUART\:sTX\:TxSts\\.status_3 (2.641:2.641:2.641))
    (INTERCONNECT \\LIN\:BUART\:sTX\:TxShifter\:u0\\.f0_bus_stat_comb \\LIN\:BUART\:tx_status_2\\.main_0 (4.170:4.170:4.170))
    (INTERCONNECT \\LIN\:BUART\:sTX\:TxShifter\:u0\\.so_comb \\LIN\:BUART\:txn\\.main_3 (2.303:2.303:2.303))
    (INTERCONNECT \\LIN\:BUART\:tx_state_0\\.q \\LIN\:BUART\:counter_load_not\\.main_1 (3.178:3.178:3.178))
    (INTERCONNECT \\LIN\:BUART\:tx_state_0\\.q \\LIN\:BUART\:sTX\:TxShifter\:u0\\.cs_addr_1 (3.186:3.186:3.186))
    (INTERCONNECT \\LIN\:BUART\:tx_state_0\\.q \\LIN\:BUART\:tx_state_0\\.main_1 (3.180:3.180:3.180))
    (INTERCONNECT \\LIN\:BUART\:tx_state_0\\.q \\LIN\:BUART\:tx_state_1\\.main_1 (3.178:3.178:3.178))
    (INTERCONNECT \\LIN\:BUART\:tx_state_0\\.q \\LIN\:BUART\:tx_state_2\\.main_1 (3.178:3.178:3.178))
    (INTERCONNECT \\LIN\:BUART\:tx_state_0\\.q \\LIN\:BUART\:tx_status_0\\.main_1 (3.180:3.180:3.180))
    (INTERCONNECT \\LIN\:BUART\:tx_state_0\\.q \\LIN\:BUART\:txn\\.main_2 (3.178:3.178:3.178))
    (INTERCONNECT \\LIN\:BUART\:tx_state_1\\.q \\LIN\:BUART\:counter_load_not\\.main_0 (3.980:3.980:3.980))
    (INTERCONNECT \\LIN\:BUART\:tx_state_1\\.q \\LIN\:BUART\:sTX\:TxShifter\:u0\\.cs_addr_2 (3.420:3.420:3.420))
    (INTERCONNECT \\LIN\:BUART\:tx_state_1\\.q \\LIN\:BUART\:tx_state_0\\.main_0 (4.401:4.401:4.401))
    (INTERCONNECT \\LIN\:BUART\:tx_state_1\\.q \\LIN\:BUART\:tx_state_1\\.main_0 (3.980:3.980:3.980))
    (INTERCONNECT \\LIN\:BUART\:tx_state_1\\.q \\LIN\:BUART\:tx_state_2\\.main_0 (3.980:3.980:3.980))
    (INTERCONNECT \\LIN\:BUART\:tx_state_1\\.q \\LIN\:BUART\:tx_status_0\\.main_0 (4.401:4.401:4.401))
    (INTERCONNECT \\LIN\:BUART\:tx_state_1\\.q \\LIN\:BUART\:txn\\.main_1 (4.951:4.951:4.951))
    (INTERCONNECT \\LIN\:BUART\:tx_state_2\\.q \\LIN\:BUART\:counter_load_not\\.main_2 (4.128:4.128:4.128))
    (INTERCONNECT \\LIN\:BUART\:tx_state_2\\.q \\LIN\:BUART\:tx_state_0\\.main_3 (3.302:3.302:3.302))
    (INTERCONNECT \\LIN\:BUART\:tx_state_2\\.q \\LIN\:BUART\:tx_state_1\\.main_2 (4.128:4.128:4.128))
    (INTERCONNECT \\LIN\:BUART\:tx_state_2\\.q \\LIN\:BUART\:tx_state_2\\.main_2 (4.128:4.128:4.128))
    (INTERCONNECT \\LIN\:BUART\:tx_state_2\\.q \\LIN\:BUART\:tx_status_0\\.main_3 (3.302:3.302:3.302))
    (INTERCONNECT \\LIN\:BUART\:tx_state_2\\.q \\LIN\:BUART\:txn\\.main_4 (4.673:4.673:4.673))
    (INTERCONNECT \\LIN\:BUART\:tx_status_0\\.q \\LIN\:BUART\:sTX\:TxSts\\.status_0 (2.295:2.295:2.295))
    (INTERCONNECT \\LIN\:BUART\:tx_status_2\\.q \\LIN\:BUART\:sTX\:TxSts\\.status_2 (3.668:3.668:3.668))
    (INTERCONNECT \\LIN\:BUART\:txn\\.q Net_141.main_0 (4.144:4.144:4.144))
    (INTERCONNECT \\LIN\:BUART\:txn\\.q \\LIN\:BUART\:txn\\.main_0 (2.640:2.640:2.640))
    (INTERCONNECT ClockBlock.dclk_glb_2 MODIN1_0.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_2 MODIN1_1.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_2 \\LIN\:BUART\:rx_bitclk_enable\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_2 \\LIN\:BUART\:rx_break_detect\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_2 \\LIN\:BUART\:rx_last\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_2 \\LIN\:BUART\:rx_load_fifo\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_2 \\LIN\:BUART\:rx_state_0\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_2 \\LIN\:BUART\:rx_state_1\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_2 \\LIN\:BUART\:rx_state_2\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_2 \\LIN\:BUART\:rx_state_3\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_2 \\LIN\:BUART\:rx_state_stop1_reg\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_2 \\LIN\:BUART\:rx_status_1\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_2 \\LIN\:BUART\:rx_status_3\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_2 \\LIN\:BUART\:sRX\:RxBitCounter\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_2 \\LIN\:BUART\:sRX\:RxShifter\:u0\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_2 \\LIN\:BUART\:sRX\:RxSts\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_2 \\LIN\:BUART\:sTX\:TxShifter\:u0\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_2 \\LIN\:BUART\:sTX\:TxSts\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_2 \\LIN\:BUART\:sTX\:sCLOCK\:TxBitClkGen\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_2 \\LIN\:BUART\:tx_bitclk\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_2 \\LIN\:BUART\:tx_state_0\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_2 \\LIN\:BUART\:tx_state_1\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_2 \\LIN\:BUART\:tx_state_2\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_2 \\LIN\:BUART\:txn\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT \\LIN_Timer\:TimerUDB\:sCTRLReg\:SyncCtl\:ctrlreg\\.control_7 Net_285.main_0 (2.964:2.964:2.964))
    (INTERCONNECT \\LIN_Timer\:TimerUDB\:sCTRLReg\:SyncCtl\:ctrlreg\\.control_7 \\LIN_Timer\:TimerUDB\:sT8\:timerdp\:u0\\.cs_addr_1 (2.948:2.948:2.948))
    (INTERCONNECT \\LIN_Timer\:TimerUDB\:sCTRLReg\:SyncCtl\:ctrlreg\\.control_7 \\LIN_Timer\:TimerUDB\:status_tc\\.main_0 (2.965:2.965:2.965))
    (INTERCONNECT \\LIN_Timer\:TimerUDB\:sT8\:timerdp\:u0\\.z0_comb Net_285.main_1 (2.924:2.924:2.924))
    (INTERCONNECT \\LIN_Timer\:TimerUDB\:sT8\:timerdp\:u0\\.z0_comb \\LIN_Timer\:TimerUDB\:sT8\:timerdp\:u0\\.cs_addr_0 (3.066:3.066:3.066))
    (INTERCONNECT \\LIN_Timer\:TimerUDB\:sT8\:timerdp\:u0\\.z0_comb \\LIN_Timer\:TimerUDB\:status_tc\\.main_1 (3.084:3.084:3.084))
    (INTERCONNECT \\LIN_Timer\:TimerUDB\:sT8\:timerdp\:u0\\.f0_blk_stat_comb \\LIN_Timer\:TimerUDB\:rstSts\:stsreg\\.status_2 (2.289:2.289:2.289))
    (INTERCONNECT \\LIN_Timer\:TimerUDB\:sT8\:timerdp\:u0\\.f0_bus_stat_comb \\LIN_Timer\:TimerUDB\:rstSts\:stsreg\\.status_3 (2.291:2.291:2.291))
    (INTERCONNECT \\LIN_Timer\:TimerUDB\:status_tc\\.q \\LIN_Timer\:TimerUDB\:rstSts\:stsreg\\.status_0 (2.316:2.316:2.316))
    (INTERCONNECT \\PS2\:BUART\:pollcount_0\\.q \\PS2\:BUART\:pollcount_0\\.main_2 (3.263:3.263:3.263))
    (INTERCONNECT \\PS2\:BUART\:pollcount_0\\.q \\PS2\:BUART\:pollcount_1\\.main_3 (3.263:3.263:3.263))
    (INTERCONNECT \\PS2\:BUART\:pollcount_0\\.q \\PS2\:BUART\:rx_postpoll\\.main_1 (3.252:3.252:3.252))
    (INTERCONNECT \\PS2\:BUART\:pollcount_0\\.q \\PS2\:BUART\:rx_state_0\\.main_9 (3.275:3.275:3.275))
    (INTERCONNECT \\PS2\:BUART\:pollcount_0\\.q \\PS2\:BUART\:rx_status_3\\.main_6 (3.252:3.252:3.252))
    (INTERCONNECT \\PS2\:BUART\:pollcount_1\\.q \\PS2\:BUART\:pollcount_1\\.main_2 (3.530:3.530:3.530))
    (INTERCONNECT \\PS2\:BUART\:pollcount_1\\.q \\PS2\:BUART\:rx_postpoll\\.main_0 (3.937:3.937:3.937))
    (INTERCONNECT \\PS2\:BUART\:pollcount_1\\.q \\PS2\:BUART\:rx_state_0\\.main_8 (4.509:4.509:4.509))
    (INTERCONNECT \\PS2\:BUART\:pollcount_1\\.q \\PS2\:BUART\:rx_status_3\\.main_5 (3.937:3.937:3.937))
    (INTERCONNECT \\PS2\:BUART\:rx_address_detected\\.q \\PS2\:BUART\:rx_counter_load\\.main_0 (2.314:2.314:2.314))
    (INTERCONNECT \\PS2\:BUART\:rx_address_detected\\.q \\PS2\:BUART\:rx_load_fifo\\.main_0 (3.587:3.587:3.587))
    (INTERCONNECT \\PS2\:BUART\:rx_address_detected\\.q \\PS2\:BUART\:rx_state_0\\.main_0 (3.577:3.577:3.577))
    (INTERCONNECT \\PS2\:BUART\:rx_address_detected\\.q \\PS2\:BUART\:rx_state_2\\.main_0 (3.577:3.577:3.577))
    (INTERCONNECT \\PS2\:BUART\:rx_address_detected\\.q \\PS2\:BUART\:rx_state_3\\.main_0 (3.577:3.577:3.577))
    (INTERCONNECT \\PS2\:BUART\:rx_address_detected\\.q \\PS2\:BUART\:rx_state_stop1_reg\\.main_0 (3.587:3.587:3.587))
    (INTERCONNECT \\PS2\:BUART\:rx_address_detected\\.q \\PS2\:BUART\:rx_status_3\\.main_0 (3.587:3.587:3.587))
    (INTERCONNECT \\PS2\:BUART\:rx_address_detected\\.q \\PS2\:BUART\:sRX\:RxShifter\:u0\\.cs_addr_2 (3.564:3.564:3.564))
    (INTERCONNECT \\PS2\:BUART\:rx_bitclk_enable\\.q \\PS2\:BUART\:rx_load_fifo\\.main_2 (3.249:3.249:3.249))
    (INTERCONNECT \\PS2\:BUART\:rx_bitclk_enable\\.q \\PS2\:BUART\:rx_state_0\\.main_2 (4.671:4.671:4.671))
    (INTERCONNECT \\PS2\:BUART\:rx_bitclk_enable\\.q \\PS2\:BUART\:rx_state_2\\.main_2 (4.671:4.671:4.671))
    (INTERCONNECT \\PS2\:BUART\:rx_bitclk_enable\\.q \\PS2\:BUART\:rx_state_3\\.main_2 (4.671:4.671:4.671))
    (INTERCONNECT \\PS2\:BUART\:rx_bitclk_enable\\.q \\PS2\:BUART\:rx_status_3\\.main_2 (3.249:3.249:3.249))
    (INTERCONNECT \\PS2\:BUART\:rx_bitclk_enable\\.q \\PS2\:BUART\:sRX\:RxShifter\:u0\\.cs_addr_0 (4.121:4.121:4.121))
    (INTERCONNECT \\PS2\:BUART\:sRX\:RxBitCounter\\.count_0 \\PS2\:BUART\:rx_bitclk_enable\\.main_2 (2.928:2.928:2.928))
    (INTERCONNECT \\PS2\:BUART\:sRX\:RxBitCounter\\.count_1 \\PS2\:BUART\:pollcount_0\\.main_1 (3.103:3.103:3.103))
    (INTERCONNECT \\PS2\:BUART\:sRX\:RxBitCounter\\.count_1 \\PS2\:BUART\:pollcount_1\\.main_1 (3.103:3.103:3.103))
    (INTERCONNECT \\PS2\:BUART\:sRX\:RxBitCounter\\.count_1 \\PS2\:BUART\:rx_bitclk_enable\\.main_1 (3.093:3.093:3.093))
    (INTERCONNECT \\PS2\:BUART\:sRX\:RxBitCounter\\.count_2 \\PS2\:BUART\:pollcount_0\\.main_0 (3.897:3.897:3.897))
    (INTERCONNECT \\PS2\:BUART\:sRX\:RxBitCounter\\.count_2 \\PS2\:BUART\:pollcount_1\\.main_0 (3.897:3.897:3.897))
    (INTERCONNECT \\PS2\:BUART\:sRX\:RxBitCounter\\.count_2 \\PS2\:BUART\:rx_bitclk_enable\\.main_0 (4.459:4.459:4.459))
    (INTERCONNECT \\PS2\:BUART\:sRX\:RxBitCounter\\.count_4 \\PS2\:BUART\:rx_load_fifo\\.main_7 (3.896:3.896:3.896))
    (INTERCONNECT \\PS2\:BUART\:sRX\:RxBitCounter\\.count_4 \\PS2\:BUART\:rx_state_0\\.main_7 (4.458:4.458:4.458))
    (INTERCONNECT \\PS2\:BUART\:sRX\:RxBitCounter\\.count_4 \\PS2\:BUART\:rx_state_2\\.main_7 (4.458:4.458:4.458))
    (INTERCONNECT \\PS2\:BUART\:sRX\:RxBitCounter\\.count_4 \\PS2\:BUART\:rx_state_3\\.main_7 (4.458:4.458:4.458))
    (INTERCONNECT \\PS2\:BUART\:sRX\:RxBitCounter\\.count_5 \\PS2\:BUART\:rx_load_fifo\\.main_6 (3.896:3.896:3.896))
    (INTERCONNECT \\PS2\:BUART\:sRX\:RxBitCounter\\.count_5 \\PS2\:BUART\:rx_state_0\\.main_6 (4.461:4.461:4.461))
    (INTERCONNECT \\PS2\:BUART\:sRX\:RxBitCounter\\.count_5 \\PS2\:BUART\:rx_state_2\\.main_6 (4.461:4.461:4.461))
    (INTERCONNECT \\PS2\:BUART\:sRX\:RxBitCounter\\.count_5 \\PS2\:BUART\:rx_state_3\\.main_6 (4.461:4.461:4.461))
    (INTERCONNECT \\PS2\:BUART\:sRX\:RxBitCounter\\.count_6 \\PS2\:BUART\:rx_load_fifo\\.main_5 (4.420:4.420:4.420))
    (INTERCONNECT \\PS2\:BUART\:sRX\:RxBitCounter\\.count_6 \\PS2\:BUART\:rx_state_0\\.main_5 (3.857:3.857:3.857))
    (INTERCONNECT \\PS2\:BUART\:sRX\:RxBitCounter\\.count_6 \\PS2\:BUART\:rx_state_2\\.main_5 (3.857:3.857:3.857))
    (INTERCONNECT \\PS2\:BUART\:sRX\:RxBitCounter\\.count_6 \\PS2\:BUART\:rx_state_3\\.main_5 (3.857:3.857:3.857))
    (INTERCONNECT \\PS2\:BUART\:rx_counter_load\\.q \\PS2\:BUART\:sRX\:RxBitCounter\\.load (2.316:2.316:2.316))
    (INTERCONNECT \\PS2\:BUART\:sRX\:RxShifter\:u0\\.f0_blk_stat_comb \\PS2\:BUART\:rx_status_4\\.main_1 (2.884:2.884:2.884))
    (INTERCONNECT \\PS2\:BUART\:sRX\:RxShifter\:u0\\.f0_bus_stat_comb \\PS2\:BUART\:rx_status_5\\.main_0 (2.322:2.322:2.322))
    (INTERCONNECT \\PS2\:BUART\:rx_last\\.q \\PS2\:BUART\:rx_state_2\\.main_8 (2.301:2.301:2.301))
    (INTERCONNECT \\PS2\:BUART\:rx_load_fifo\\.q \\PS2\:BUART\:rx_status_4\\.main_0 (5.005:5.005:5.005))
    (INTERCONNECT \\PS2\:BUART\:rx_load_fifo\\.q \\PS2\:BUART\:sRX\:RxShifter\:u0\\.f0_load (5.539:5.539:5.539))
    (INTERCONNECT \\PS2\:BUART\:rx_postpoll\\.q \\PS2\:BUART\:sRX\:RxShifter\:u0\\.route_si (2.309:2.309:2.309))
    (INTERCONNECT \\PS2\:BUART\:rx_state_0\\.q \\PS2\:BUART\:rx_counter_load\\.main_1 (3.817:3.817:3.817))
    (INTERCONNECT \\PS2\:BUART\:rx_state_0\\.q \\PS2\:BUART\:rx_load_fifo\\.main_1 (2.926:2.926:2.926))
    (INTERCONNECT \\PS2\:BUART\:rx_state_0\\.q \\PS2\:BUART\:rx_state_0\\.main_1 (3.078:3.078:3.078))
    (INTERCONNECT \\PS2\:BUART\:rx_state_0\\.q \\PS2\:BUART\:rx_state_2\\.main_1 (3.078:3.078:3.078))
    (INTERCONNECT \\PS2\:BUART\:rx_state_0\\.q \\PS2\:BUART\:rx_state_3\\.main_1 (3.078:3.078:3.078))
    (INTERCONNECT \\PS2\:BUART\:rx_state_0\\.q \\PS2\:BUART\:rx_state_stop1_reg\\.main_1 (2.926:2.926:2.926))
    (INTERCONNECT \\PS2\:BUART\:rx_state_0\\.q \\PS2\:BUART\:rx_status_3\\.main_1 (2.926:2.926:2.926))
    (INTERCONNECT \\PS2\:BUART\:rx_state_0\\.q \\PS2\:BUART\:sRX\:RxShifter\:u0\\.cs_addr_1 (3.084:3.084:3.084))
    (INTERCONNECT \\PS2\:BUART\:rx_state_2\\.q \\PS2\:BUART\:rx_counter_load\\.main_3 (4.115:4.115:4.115))
    (INTERCONNECT \\PS2\:BUART\:rx_state_2\\.q \\PS2\:BUART\:rx_load_fifo\\.main_4 (4.193:4.193:4.193))
    (INTERCONNECT \\PS2\:BUART\:rx_state_2\\.q \\PS2\:BUART\:rx_state_0\\.main_4 (3.638:3.638:3.638))
    (INTERCONNECT \\PS2\:BUART\:rx_state_2\\.q \\PS2\:BUART\:rx_state_2\\.main_4 (3.638:3.638:3.638))
    (INTERCONNECT \\PS2\:BUART\:rx_state_2\\.q \\PS2\:BUART\:rx_state_3\\.main_4 (3.638:3.638:3.638))
    (INTERCONNECT \\PS2\:BUART\:rx_state_2\\.q \\PS2\:BUART\:rx_state_stop1_reg\\.main_3 (4.193:4.193:4.193))
    (INTERCONNECT \\PS2\:BUART\:rx_state_2\\.q \\PS2\:BUART\:rx_status_3\\.main_4 (4.193:4.193:4.193))
    (INTERCONNECT \\PS2\:BUART\:rx_state_3\\.q \\PS2\:BUART\:rx_counter_load\\.main_2 (3.705:3.705:3.705))
    (INTERCONNECT \\PS2\:BUART\:rx_state_3\\.q \\PS2\:BUART\:rx_load_fifo\\.main_3 (2.806:2.806:2.806))
    (INTERCONNECT \\PS2\:BUART\:rx_state_3\\.q \\PS2\:BUART\:rx_state_0\\.main_3 (2.807:2.807:2.807))
    (INTERCONNECT \\PS2\:BUART\:rx_state_3\\.q \\PS2\:BUART\:rx_state_2\\.main_3 (2.807:2.807:2.807))
    (INTERCONNECT \\PS2\:BUART\:rx_state_3\\.q \\PS2\:BUART\:rx_state_3\\.main_3 (2.807:2.807:2.807))
    (INTERCONNECT \\PS2\:BUART\:rx_state_3\\.q \\PS2\:BUART\:rx_state_stop1_reg\\.main_2 (2.806:2.806:2.806))
    (INTERCONNECT \\PS2\:BUART\:rx_state_3\\.q \\PS2\:BUART\:rx_status_3\\.main_3 (2.806:2.806:2.806))
    (INTERCONNECT \\PS2\:BUART\:rx_state_stop1_reg\\.q \\PS2\:BUART\:rx_status_5\\.main_1 (2.300:2.300:2.300))
    (INTERCONNECT \\PS2\:BUART\:rx_status_3\\.q \\PS2\:BUART\:sRX\:RxSts\\.status_3 (2.313:2.313:2.313))
    (INTERCONNECT \\PS2\:BUART\:rx_status_4\\.q \\PS2\:BUART\:sRX\:RxSts\\.status_4 (4.531:4.531:4.531))
    (INTERCONNECT \\PS2\:BUART\:rx_status_5\\.q \\PS2\:BUART\:sRX\:RxSts\\.status_5 (2.331:2.331:2.331))
    (INTERCONNECT ClockBlock.dclk_glb_0 \\PS2\:BUART\:pollcount_0\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_0 \\PS2\:BUART\:pollcount_1\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_0 \\PS2\:BUART\:rx_address_detected\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_0 \\PS2\:BUART\:rx_bitclk_enable\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_0 \\PS2\:BUART\:rx_last\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_0 \\PS2\:BUART\:rx_load_fifo\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_0 \\PS2\:BUART\:rx_state_0\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_0 \\PS2\:BUART\:rx_state_2\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_0 \\PS2\:BUART\:rx_state_3\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_0 \\PS2\:BUART\:rx_state_stop1_reg\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_0 \\PS2\:BUART\:rx_status_3\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_0 \\PS2\:BUART\:sRX\:RxBitCounter\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_0 \\PS2\:BUART\:sRX\:RxShifter\:u0\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_0 \\PS2\:BUART\:sRX\:RxSts\\.clock (0.000:0.000:0.000))
    (INTERCONNECT \\UART_2\:BUART\:counter_load_not\\.q \\UART_2\:BUART\:sTX\:sCLOCK\:TxBitClkGen\\.cs_addr_0 (2.899:2.899:2.899))
    (INTERCONNECT \\UART_2\:BUART\:tx_bitclk\\.q \\UART_2\:BUART\:counter_load_not\\.main_3 (3.806:3.806:3.806))
    (INTERCONNECT \\UART_2\:BUART\:tx_bitclk\\.q \\UART_2\:BUART\:tx_state_0\\.main_4 (5.295:5.295:5.295))
    (INTERCONNECT \\UART_2\:BUART\:tx_bitclk\\.q \\UART_2\:BUART\:tx_state_1\\.main_3 (3.806:3.806:3.806))
    (INTERCONNECT \\UART_2\:BUART\:tx_bitclk\\.q \\UART_2\:BUART\:tx_state_2\\.main_3 (4.378:4.378:4.378))
    (INTERCONNECT \\UART_2\:BUART\:tx_bitclk\\.q \\UART_2\:BUART\:tx_status_0\\.main_4 (5.295:5.295:5.295))
    (INTERCONNECT \\UART_2\:BUART\:tx_bitclk\\.q \\UART_2\:BUART\:txn\\.main_5 (4.378:4.378:4.378))
    (INTERCONNECT \\UART_2\:BUART\:sTX\:sCLOCK\:TxBitClkGen\\.cl0_comb \\UART_2\:BUART\:tx_bitclk\\.main_0 (2.302:2.302:2.302))
    (INTERCONNECT \\UART_2\:BUART\:sTX\:sCLOCK\:TxBitClkGen\\.cl0_comb \\UART_2\:BUART\:tx_bitclk_enable_pre\\.main_0 (2.302:2.302:2.302))
    (INTERCONNECT \\UART_2\:BUART\:tx_bitclk_enable_pre\\.q \\UART_2\:BUART\:sTX\:TxShifter\:u0\\.cs_addr_0 (2.936:2.936:2.936))
    (INTERCONNECT \\UART_2\:BUART\:sTX\:sCLOCK\:TxBitClkGen\\.cl1_comb \\UART_2\:BUART\:tx_state_1\\.main_4 (3.819:3.819:3.819))
    (INTERCONNECT \\UART_2\:BUART\:sTX\:sCLOCK\:TxBitClkGen\\.cl1_comb \\UART_2\:BUART\:tx_state_2\\.main_4 (4.373:4.373:4.373))
    (INTERCONNECT \\UART_2\:BUART\:sTX\:sCLOCK\:TxBitClkGen\\.cl1_comb \\UART_2\:BUART\:txn\\.main_6 (4.373:4.373:4.373))
    (INTERCONNECT \\UART_2\:BUART\:sTX\:TxShifter\:u0\\.f0_blk_stat_comb \\UART_2\:BUART\:sTX\:TxSts\\.status_1 (5.722:5.722:5.722))
    (INTERCONNECT \\UART_2\:BUART\:sTX\:TxShifter\:u0\\.f0_blk_stat_comb \\UART_2\:BUART\:tx_state_0\\.main_2 (4.170:4.170:4.170))
    (INTERCONNECT \\UART_2\:BUART\:sTX\:TxShifter\:u0\\.f0_blk_stat_comb \\UART_2\:BUART\:tx_status_0\\.main_2 (4.170:4.170:4.170))
    (INTERCONNECT \\UART_2\:BUART\:sTX\:TxShifter\:u0\\.f0_bus_stat_comb \\UART_2\:BUART\:sTX\:TxSts\\.status_3 (3.085:3.085:3.085))
    (INTERCONNECT \\UART_2\:BUART\:sTX\:TxShifter\:u0\\.f0_bus_stat_comb \\UART_2\:BUART\:tx_status_2\\.main_0 (3.070:3.070:3.070))
    (INTERCONNECT \\UART_2\:BUART\:sTX\:TxShifter\:u0\\.so_comb \\UART_2\:BUART\:txn\\.main_3 (2.293:2.293:2.293))
    (INTERCONNECT \\UART_2\:BUART\:tx_state_0\\.q \\UART_2\:BUART\:counter_load_not\\.main_1 (4.079:4.079:4.079))
    (INTERCONNECT \\UART_2\:BUART\:tx_state_0\\.q \\UART_2\:BUART\:sTX\:TxShifter\:u0\\.cs_addr_1 (4.467:4.467:4.467))
    (INTERCONNECT \\UART_2\:BUART\:tx_state_0\\.q \\UART_2\:BUART\:tx_state_0\\.main_1 (2.621:2.621:2.621))
    (INTERCONNECT \\UART_2\:BUART\:tx_state_0\\.q \\UART_2\:BUART\:tx_state_1\\.main_1 (4.079:4.079:4.079))
    (INTERCONNECT \\UART_2\:BUART\:tx_state_0\\.q \\UART_2\:BUART\:tx_state_2\\.main_1 (5.019:5.019:5.019))
    (INTERCONNECT \\UART_2\:BUART\:tx_state_0\\.q \\UART_2\:BUART\:tx_status_0\\.main_1 (2.621:2.621:2.621))
    (INTERCONNECT \\UART_2\:BUART\:tx_state_0\\.q \\UART_2\:BUART\:txn\\.main_2 (5.019:5.019:5.019))
    (INTERCONNECT \\UART_2\:BUART\:tx_state_1\\.q \\UART_2\:BUART\:counter_load_not\\.main_0 (3.101:3.101:3.101))
    (INTERCONNECT \\UART_2\:BUART\:tx_state_1\\.q \\UART_2\:BUART\:sTX\:TxShifter\:u0\\.cs_addr_2 (3.114:3.114:3.114))
    (INTERCONNECT \\UART_2\:BUART\:tx_state_1\\.q \\UART_2\:BUART\:tx_state_0\\.main_0 (3.885:3.885:3.885))
    (INTERCONNECT \\UART_2\:BUART\:tx_state_1\\.q \\UART_2\:BUART\:tx_state_1\\.main_0 (3.101:3.101:3.101))
    (INTERCONNECT \\UART_2\:BUART\:tx_state_1\\.q \\UART_2\:BUART\:tx_state_2\\.main_0 (2.972:2.972:2.972))
    (INTERCONNECT \\UART_2\:BUART\:tx_state_1\\.q \\UART_2\:BUART\:tx_status_0\\.main_0 (3.885:3.885:3.885))
    (INTERCONNECT \\UART_2\:BUART\:tx_state_1\\.q \\UART_2\:BUART\:txn\\.main_1 (2.972:2.972:2.972))
    (INTERCONNECT \\UART_2\:BUART\:tx_state_2\\.q \\UART_2\:BUART\:counter_load_not\\.main_2 (2.798:2.798:2.798))
    (INTERCONNECT \\UART_2\:BUART\:tx_state_2\\.q \\UART_2\:BUART\:tx_state_0\\.main_3 (3.713:3.713:3.713))
    (INTERCONNECT \\UART_2\:BUART\:tx_state_2\\.q \\UART_2\:BUART\:tx_state_1\\.main_2 (2.798:2.798:2.798))
    (INTERCONNECT \\UART_2\:BUART\:tx_state_2\\.q \\UART_2\:BUART\:tx_state_2\\.main_2 (2.811:2.811:2.811))
    (INTERCONNECT \\UART_2\:BUART\:tx_state_2\\.q \\UART_2\:BUART\:tx_status_0\\.main_3 (3.713:3.713:3.713))
    (INTERCONNECT \\UART_2\:BUART\:tx_state_2\\.q \\UART_2\:BUART\:txn\\.main_4 (2.811:2.811:2.811))
    (INTERCONNECT \\UART_2\:BUART\:tx_status_0\\.q \\UART_2\:BUART\:sTX\:TxSts\\.status_0 (2.323:2.323:2.323))
    (INTERCONNECT \\UART_2\:BUART\:tx_status_2\\.q \\UART_2\:BUART\:sTX\:TxSts\\.status_2 (2.318:2.318:2.318))
    (INTERCONNECT \\UART_2\:BUART\:txn\\.q Net_171.main_0 (2.799:2.799:2.799))
    (INTERCONNECT \\UART_2\:BUART\:txn\\.q \\UART_2\:BUART\:txn\\.main_0 (2.794:2.794:2.794))
    (INTERCONNECT ClockBlock.dclk_glb_1 \\UART_2\:BUART\:sTX\:TxShifter\:u0\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_1 \\UART_2\:BUART\:sTX\:TxSts\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_1 \\UART_2\:BUART\:sTX\:sCLOCK\:TxBitClkGen\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_1 \\UART_2\:BUART\:tx_bitclk\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_1 \\UART_2\:BUART\:tx_state_0\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_1 \\UART_2\:BUART\:tx_state_1\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_1 \\UART_2\:BUART\:tx_state_2\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_1 \\UART_2\:BUART\:txn\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT PS2_IN\(0\)_PAD PS2_IN\(0\).pad_in (0.000:0.000:0.000))
    (INTERCONNECT Rx_1\(0\)_PAD Rx_1\(0\).pad_in (0.000:0.000:0.000))
    (INTERCONNECT Tx_1\(0\).pad_out Tx_1\(0\)_PAD (0.000:0.000:0.000))
    (INTERCONNECT Tx_1\(0\)_PAD Tx_1\(0\).pad_in (0.000:0.000:0.000))
    (INTERCONNECT Tx_2\(0\).pad_out Tx_2\(0\)_PAD (0.000:0.000:0.000))
    (INTERCONNECT Tx_2\(0\)_PAD Tx_2\(0\).pad_in (0.000:0.000:0.000))
    (INTERCONNECT air_1\(0\)_PAD air_1\(0\).pad_in (0.000:0.000:0.000))
    (INTERCONNECT air_2\(0\)_PAD air_2\(0\).pad_in (0.000:0.000:0.000))
    (INTERCONNECT air_3\(0\)_PAD air_3\(0\).pad_in (0.000:0.000:0.000))
    (INTERCONNECT air_4\(0\)_PAD air_4\(0\).pad_in (0.000:0.000:0.000))
    (INTERCONNECT air_5\(0\)_PAD air_5\(0\).pad_in (0.000:0.000:0.000))
    (INTERCONNECT air_6\(0\)_PAD air_6\(0\).pad_in (0.000:0.000:0.000))
    (INTERCONNECT air_7\(0\)_PAD air_7\(0\).pad_in (0.000:0.000:0.000))
    (INTERCONNECT air_8\(0\)_PAD air_8\(0\).pad_in (0.000:0.000:0.000))
   )
  )
 )
)
