// Seed: 562284928
module module_0 (
    output uwire id_0,
    input wire id_1[1 : ""],
    input supply1 id_2,
    input tri1 id_3,
    output supply1 id_4
);
  assign id_4 = id_1;
endmodule
module module_1 (
    input  tri1 id_0,
    input  wand id_1,
    input  tri  id_2,
    input  tri  id_3,
    output wire id_4
);
  assign id_4 = 1;
  assign id_4 = -1;
  module_0 modCall_1 (
      id_4,
      id_3,
      id_2,
      id_3,
      id_4
  );
  assign modCall_1.id_2 = 0;
endmodule
module module_2 #(
    parameter id_17 = 32'd70,
    parameter id_20 = 32'd67,
    parameter id_29 = 32'd86,
    parameter id_32 = 32'd86
) (
    id_1,
    id_2,
    id_3[-1 : id_32],
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15,
    id_16[-1'd0 : id_20],
    _id_17,
    id_18,
    id_19,
    _id_20,
    id_21,
    id_22,
    id_23,
    id_24,
    id_25,
    id_26,
    id_27,
    id_28,
    _id_29,
    id_30,
    id_31,
    _id_32,
    id_33,
    id_34,
    id_35,
    id_36[-1?id_17 :-1 : id_29],
    id_37,
    id_38,
    id_39,
    id_40
);
  output wire id_40;
  inout wire id_39;
  inout wire id_38;
  output wire id_37;
  inout logic [7:0] id_36;
  inout wire id_35;
  inout wire id_34;
  inout wire id_33;
  output wire _id_32;
  inout wire id_31;
  output wire id_30;
  input wire _id_29;
  output wire id_28;
  output wire id_27;
  input wire id_26;
  inout wire id_25;
  input wire id_24;
  inout wire id_23;
  output wire id_22;
  output wire id_21;
  output wire _id_20;
  inout wire id_19;
  input wire id_18;
  inout wire _id_17;
  output logic [7:0] id_16;
  input wire id_15;
  input wire id_14;
  input wire id_13;
  inout supply0 id_12;
  output wire id_11;
  inout wire id_10;
  output wire id_9;
  inout wire id_8;
  input wire id_7;
  output wire id_6;
  output wire id_5;
  output wire id_4;
  output logic [7:0] id_3;
  output wire id_2;
  inout wire id_1;
  logic id_41, id_42;
  wire [-1 : 1] id_43;
  wire id_44[1 : -1], id_45[1 'b0 *  1 : -1], id_46;
  assign id_30 = id_26;
  assign id_12 = 1'b0 - (id_44) && id_14;
endmodule
module module_3 #(
    parameter id_3 = 32'd1,
    parameter id_7 = 32'd61
) (
    input  logic id_0,
    input  wor   id_1,
    output logic id_2,
    input  tri0  _id_3
);
  bit id_5;
  always id_2.id_0 = id_5;
  initial
    if (1 ? 1 : 1)
      if (1) id_5 <= -1;
      else id_2 = (-1'b0);
  supply0 id_6;
  ;
  assign id_5 = id_5;
  parameter id_7 = 1;
  tri1 ['b0 : 1 'd0] id_8;
  assign id_8 = 1;
  assign id_8 = id_5;
  logic [7:0][id_3 : -1] id_9, id_10, id_11;
  wire id_12, id_13, id_14[id_7 : id_7];
  module_2 modCall_1 (
      id_8,
      id_12,
      id_9,
      id_14,
      id_13,
      id_12,
      id_8,
      id_12,
      id_6,
      id_8,
      id_13,
      id_13,
      id_6,
      id_8,
      id_8,
      id_10,
      id_7,
      id_8,
      id_8,
      id_7,
      id_6,
      id_13,
      id_12,
      id_12,
      id_13,
      id_14,
      id_14,
      id_13,
      id_7,
      id_13,
      id_6,
      id_7,
      id_8,
      id_6,
      id_8,
      id_9,
      id_12,
      id_14,
      id_13,
      id_13
  );
  assign id_6 = -1'd0;
  wire id_15;
endmodule
