{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1735423764824 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 23.1std.1 Build 993 05/14/2024 SC Lite Edition " "Version 23.1std.1 Build 993 05/14/2024 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1735423764825 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Dec 28 14:09:24 2024 " "Processing started: Sat Dec 28 14:09:24 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1735423764825 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1735423764825 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta RISC-V -c RISC-V " "Command: quartus_sta RISC-V -c RISC-V" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1735423764826 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1735423764976 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1735423767330 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature -40 degrees C " "Low junction temperature is -40 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1735423767537 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 125 degrees C " "High junction temperature is 125 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1735423767537 ""}
{ "Info" "ISTA_SDC_FOUND" "RISC-V.out.sdc " "Reading SDC File: 'RISC-V.out.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Timing Analyzer" 0 -1 1735423771935 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Timing Analyzer" 0 -1 1735423772100 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1735423772101 ""}
{ "Warning" "WSTA_VIRTUAL_CLOCK_NOT_REFERENCED" "virt_clk " "Virtual clock virt_clk is never referenced in any input or output delay assignment." {  } {  } 0 332061 "Virtual clock %1!s! is never referenced in any input or output delay assignment." 0 0 "Timing Analyzer" 0 -1 1735423772106 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1735423772108 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 125C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 125C Model" 0 0 "Timing Analyzer" 0 0 1735423772135 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 0.302 " "Worst-case setup slack is 0.302" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1735423772521 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1735423772521 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.302               0.000 clk  " "    0.302               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1735423772521 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1735423772521 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.325 " "Worst-case hold slack is 0.325" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1735423772598 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1735423772598 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.325               0.000 clk  " "    0.325               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1735423772598 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1735423772598 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1735423772601 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1735423772604 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 4.862 " "Worst-case minimum pulse width slack is 4.862" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1735423772614 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1735423772614 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.862               0.000 clk  " "    4.862               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1735423772614 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1735423772614 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 12 synchronizer chains. " "Report Metastability: Found 12 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "The design MTBF is not calculated because there are no specified synchronizers in the design. " "The design MTBF is not calculated because there are no specified synchronizers in the design." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1735423772822 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 12 " "Number of Synchronizer Chains Found: 12" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1735423772822 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1735423772822 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000 " "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1735423772822 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 3.461 ns " "Worst Case Available Settling Time: 3.461 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1735423772822 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1735423772822 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1735423772822 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 0.302 " "Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 0.302" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{clk\}\] " "-to_clock \[get_clocks \{clk\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1735423772903 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-setup " "-setup" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1735423772903 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1735423772903 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1735423772903 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Setup slack is 0.302  " "Path #1: Setup slack is 0.302 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1735423772911 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : ALURS:aluReservationStation\|ALURStationEntry:entry2\|busy " "From Node    : ALURS:aluReservationStation\|ALURStationEntry:entry2\|busy" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1735423772911 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : reorderBuffer:rob\|altsyncram:oldPCBuffer_rtl_0\|altsyncram_n7s1:auto_generated\|ram_block1a6~porta_we_reg " "To Node      : reorderBuffer:rob\|altsyncram:oldPCBuffer_rtl_0\|altsyncram_n7s1:auto_generated\|ram_block1a6~porta_we_reg" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1735423772911 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : clk " "Launch Clock : clk" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1735423772911 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : clk (INVERTED) " "Latch Clock  : clk (INVERTED)" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1735423772911 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1735423772911 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1735423772911 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1735423772911 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1735423772911 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1735423772911 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1735423772911 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.511      4.511  R        clock network delay " "     4.511      4.511  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1735423772911 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.511      0.000     uTco  ALURS:aluReservationStation\|ALURStationEntry:entry2\|busy " "     4.511      0.000     uTco  ALURS:aluReservationStation\|ALURStationEntry:entry2\|busy" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1735423772911 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.511      0.000 RR  CELL  aluReservationStation\|entry2\|busy\|q " "     4.511      0.000 RR  CELL  aluReservationStation\|entry2\|busy\|q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1735423772911 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.867      0.356 RR    IC  instrRenameStage\|arbiter\|ALURequests\[1\]~6\|datac " "     4.867      0.356 RR    IC  instrRenameStage\|arbiter\|ALURequests\[1\]~6\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1735423772911 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.323      0.456 RF  CELL  instrRenameStage\|arbiter\|ALURequests\[1\]~6\|combout " "     5.323      0.456 RF  CELL  instrRenameStage\|arbiter\|ALURequests\[1\]~6\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1735423772911 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.564      0.241 FF    IC  instrRenameStage\|arbiter\|Add1~9\|datad " "     5.564      0.241 FF    IC  instrRenameStage\|arbiter\|Add1~9\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1735423772911 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.473      0.909 FR  CELL  instrRenameStage\|arbiter\|Add1~9\|sumout " "     6.473      0.909 FR  CELL  instrRenameStage\|arbiter\|Add1~9\|sumout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1735423772911 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.015      0.542 RR    IC  decodeStage\|Selector0~3\|dataf " "     7.015      0.542 RR    IC  decodeStage\|Selector0~3\|dataf" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1735423772911 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.103      0.088 RR  CELL  decodeStage\|Selector0~3\|combout " "     7.103      0.088 RR  CELL  decodeStage\|Selector0~3\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1735423772911 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.351      0.248 RR    IC  decodeStage\|Selector0~4\|datac " "     7.351      0.248 RR    IC  decodeStage\|Selector0~4\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1735423772911 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.754      0.403 RR  CELL  decodeStage\|Selector0~4\|combout " "     7.754      0.403 RR  CELL  decodeStage\|Selector0~4\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1735423772911 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     8.003      0.249 RR    IC  rob\|always1~0\|dataf " "     8.003      0.249 RR    IC  rob\|always1~0\|dataf" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1735423772911 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     8.093      0.090 RF  CELL  rob\|always1~0\|combout " "     8.093      0.090 RF  CELL  rob\|always1~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1735423772911 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     9.139      1.046 FF    IC  rob\|oldPCBuffer_rtl_0\|auto_generated\|ram_block1a6\|portawe " "     9.139      1.046 FF    IC  rob\|oldPCBuffer_rtl_0\|auto_generated\|ram_block1a6\|portawe" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1735423772911 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    11.598      2.459 FF  CELL  reorderBuffer:rob\|altsyncram:oldPCBuffer_rtl_0\|altsyncram_n7s1:auto_generated\|ram_block1a6~porta_we_reg " "    11.598      2.459 FF  CELL  reorderBuffer:rob\|altsyncram:oldPCBuffer_rtl_0\|altsyncram_n7s1:auto_generated\|ram_block1a6~porta_we_reg" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1735423772911 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1735423772911 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1735423772911 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1735423772911 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1735423772911 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1735423772911 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.250      6.250           latch edge time " "     6.250      6.250           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1735423772911 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    11.881      5.631  F        clock network delay " "    11.881      5.631  F        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1735423772911 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    12.000      0.119           clock pessimism removed " "    12.000      0.119           clock pessimism removed" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1735423772911 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    11.900     -0.100           clock uncertainty " "    11.900     -0.100           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1735423772911 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    11.900      0.000     uTsu  reorderBuffer:rob\|altsyncram:oldPCBuffer_rtl_0\|altsyncram_n7s1:auto_generated\|ram_block1a6~porta_we_reg " "    11.900      0.000     uTsu  reorderBuffer:rob\|altsyncram:oldPCBuffer_rtl_0\|altsyncram_n7s1:auto_generated\|ram_block1a6~porta_we_reg" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1735423772911 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1735423772911 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :    11.598 " "Data Arrival Time  :    11.598" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1735423772911 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :    11.900 " "Data Required Time :    11.900" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1735423772911 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     0.302  " "Slack              :     0.302 " {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1735423772911 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1735423772911 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1735423772911 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1735423772911 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.325 " "Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.325" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{clk\}\] " "-to_clock \[get_clocks \{clk\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1735423773010 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-hold " "-hold" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1735423773010 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1735423773010 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1735423773010 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Hold slack is 0.325  " "Path #1: Hold slack is 0.325 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1735423773011 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : instrFetchUnit:fetchStage\|GHRIndex\[0\] " "From Node    : instrFetchUnit:fetchStage\|GHRIndex\[0\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1735423773011 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : inputBus.PHTIndex\[0\] " "To Node      : inputBus.PHTIndex\[0\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1735423773011 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : clk " "Launch Clock : clk" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1735423773011 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : clk " "Latch Clock  : clk" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1735423773011 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1735423773011 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1735423773011 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1735423773011 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1735423773011 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1735423773011 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1735423773011 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.259      4.259  R        clock network delay " "     4.259      4.259  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1735423773011 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.259      0.000     uTco  instrFetchUnit:fetchStage\|GHRIndex\[0\] " "     4.259      0.000     uTco  instrFetchUnit:fetchStage\|GHRIndex\[0\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1735423773011 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.259      0.000 FF  CELL  fetchStage\|GHRIndex\[0\]\|q " "     4.259      0.000 FF  CELL  fetchStage\|GHRIndex\[0\]\|q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1735423773011 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.569      0.310 FF    IC  decodeStage\|PHTIndex~0\|dataf " "     4.569      0.310 FF    IC  decodeStage\|PHTIndex~0\|dataf" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1735423773011 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.617      0.048 FF  CELL  decodeStage\|PHTIndex~0\|combout " "     4.617      0.048 FF  CELL  decodeStage\|PHTIndex~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1735423773011 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.617      0.000 FF    IC  inputBus.PHTIndex\[0\]\|d " "     4.617      0.000 FF    IC  inputBus.PHTIndex\[0\]\|d" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1735423773011 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.684      0.067 FF  CELL  inputBus.PHTIndex\[0\] " "     4.684      0.067 FF  CELL  inputBus.PHTIndex\[0\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1735423773011 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1735423773011 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1735423773011 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1735423773011 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1735423773011 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1735423773011 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           latch edge time " "     0.000      0.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1735423773011 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.504      4.504  R        clock network delay " "     4.504      4.504  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1735423773011 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.359     -0.145           clock pessimism removed " "     4.359     -0.145           clock pessimism removed" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1735423773011 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.359      0.000           clock uncertainty " "     4.359      0.000           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1735423773011 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.359      0.000      uTh  inputBus.PHTIndex\[0\] " "     4.359      0.000      uTh  inputBus.PHTIndex\[0\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1735423773011 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1735423773011 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     4.684 " "Data Arrival Time  :     4.684" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1735423773011 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :     4.359 " "Data Required Time :     4.359" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1735423773011 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     0.325  " "Slack              :     0.325 " {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1735423773011 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1735423773011 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1735423773011 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1735423773011 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV -40C Model" {  } {  } 0 0 "Analyzing Slow 1100mV -40C Model" 0 0 "Timing Analyzer" 0 0 1735423773018 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1735423773209 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1735423782701 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1735423783518 ""}
{ "Warning" "WSTA_VIRTUAL_CLOCK_NOT_REFERENCED" "virt_clk " "Virtual clock virt_clk is never referenced in any input or output delay assignment." {  } {  } 0 332061 "Virtual clock %1!s! is never referenced in any input or output delay assignment." 0 0 "Timing Analyzer" 0 -1 1735423783522 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 0.218 " "Worst-case setup slack is 0.218" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1735423783748 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1735423783748 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.218               0.000 clk  " "    0.218               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1735423783748 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1735423783748 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.310 " "Worst-case hold slack is 0.310" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1735423783832 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1735423783832 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.310               0.000 clk  " "    0.310               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1735423783832 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1735423783832 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1735423783835 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1735423783838 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 4.792 " "Worst-case minimum pulse width slack is 4.792" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1735423783848 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1735423783848 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.792               0.000 clk  " "    4.792               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1735423783848 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1735423783848 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 12 synchronizer chains. " "Report Metastability: Found 12 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "The design MTBF is not calculated because there are no specified synchronizers in the design. " "The design MTBF is not calculated because there are no specified synchronizers in the design." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1735423784042 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 12 " "Number of Synchronizer Chains Found: 12" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1735423784042 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1735423784042 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000 " "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1735423784042 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 3.534 ns " "Worst Case Available Settling Time: 3.534 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1735423784042 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1735423784042 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1735423784042 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 0.218 " "Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 0.218" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{clk\}\] " "-to_clock \[get_clocks \{clk\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1735423784126 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-setup " "-setup" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1735423784126 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1735423784126 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1735423784126 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Setup slack is 0.218  " "Path #1: Setup slack is 0.218 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1735423784128 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : instr_decode:decodeStage\|RSstation\[1\] " "From Node    : instr_decode:decodeStage\|RSstation\[1\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1735423784128 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : reorderBuffer:rob\|altsyncram:oldPCBuffer_rtl_0\|altsyncram_n7s1:auto_generated\|ram_block1a6~porta_we_reg " "To Node      : reorderBuffer:rob\|altsyncram:oldPCBuffer_rtl_0\|altsyncram_n7s1:auto_generated\|ram_block1a6~porta_we_reg" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1735423784128 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : clk " "Launch Clock : clk" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1735423784128 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : clk (INVERTED) " "Latch Clock  : clk (INVERTED)" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1735423784128 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1735423784128 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1735423784128 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1735423784128 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1735423784128 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1735423784128 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1735423784128 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.678      4.678  R        clock network delay " "     4.678      4.678  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1735423784128 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.678      0.000     uTco  instr_decode:decodeStage\|RSstation\[1\] " "     4.678      0.000     uTco  instr_decode:decodeStage\|RSstation\[1\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1735423784128 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.678      0.000 RR  CELL  decodeStage\|RSstation\[1\]\|q " "     4.678      0.000 RR  CELL  decodeStage\|RSstation\[1\]\|q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1735423784128 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.262      0.584 RR    IC  instrRenameStage\|arbiter\|Add1~9\|dataa " "     5.262      0.584 RR    IC  instrRenameStage\|arbiter\|Add1~9\|dataa" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1735423784128 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.839      1.577 RR  CELL  instrRenameStage\|arbiter\|Add1~9\|sumout " "     6.839      1.577 RR  CELL  instrRenameStage\|arbiter\|Add1~9\|sumout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1735423784128 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.319      0.480 RR    IC  decodeStage\|Selector0~3\|dataf " "     7.319      0.480 RR    IC  decodeStage\|Selector0~3\|dataf" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1735423784128 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.420      0.101 RR  CELL  decodeStage\|Selector0~3\|combout " "     7.420      0.101 RR  CELL  decodeStage\|Selector0~3\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1735423784128 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.636      0.216 RR    IC  decodeStage\|Selector0~4\|datac " "     7.636      0.216 RR    IC  decodeStage\|Selector0~4\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1735423784128 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     8.112      0.476 RR  CELL  decodeStage\|Selector0~4\|combout " "     8.112      0.476 RR  CELL  decodeStage\|Selector0~4\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1735423784128 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     8.343      0.231 RR    IC  rob\|always1~0\|dataf " "     8.343      0.231 RR    IC  rob\|always1~0\|dataf" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1735423784128 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     8.449      0.106 RF  CELL  rob\|always1~0\|combout " "     8.449      0.106 RF  CELL  rob\|always1~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1735423784128 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     9.398      0.949 FF    IC  rob\|oldPCBuffer_rtl_0\|auto_generated\|ram_block1a6\|portawe " "     9.398      0.949 FF    IC  rob\|oldPCBuffer_rtl_0\|auto_generated\|ram_block1a6\|portawe" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1735423784128 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    11.960      2.562 FF  CELL  reorderBuffer:rob\|altsyncram:oldPCBuffer_rtl_0\|altsyncram_n7s1:auto_generated\|ram_block1a6~porta_we_reg " "    11.960      2.562 FF  CELL  reorderBuffer:rob\|altsyncram:oldPCBuffer_rtl_0\|altsyncram_n7s1:auto_generated\|ram_block1a6~porta_we_reg" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1735423784128 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1735423784128 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1735423784128 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1735423784128 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1735423784128 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1735423784128 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.250      6.250           latch edge time " "     6.250      6.250           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1735423784128 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    12.202      5.952  F        clock network delay " "    12.202      5.952  F        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1735423784128 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    12.278      0.076           clock pessimism removed " "    12.278      0.076           clock pessimism removed" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1735423784128 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    12.178     -0.100           clock uncertainty " "    12.178     -0.100           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1735423784128 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    12.178      0.000     uTsu  reorderBuffer:rob\|altsyncram:oldPCBuffer_rtl_0\|altsyncram_n7s1:auto_generated\|ram_block1a6~porta_we_reg " "    12.178      0.000     uTsu  reorderBuffer:rob\|altsyncram:oldPCBuffer_rtl_0\|altsyncram_n7s1:auto_generated\|ram_block1a6~porta_we_reg" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1735423784128 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1735423784128 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :    11.960 " "Data Arrival Time  :    11.960" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1735423784128 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :    12.178 " "Data Required Time :    12.178" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1735423784128 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     0.218  " "Slack              :     0.218 " {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1735423784128 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1735423784128 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1735423784128 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1735423784128 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.310 " "Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.310" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{clk\}\] " "-to_clock \[get_clocks \{clk\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1735423784205 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-hold " "-hold" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1735423784205 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1735423784205 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1735423784205 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Hold slack is 0.310  " "Path #1: Hold slack is 0.310 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1735423784206 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : instrFetchUnit:fetchStage\|GHRIndex\[0\] " "From Node    : instrFetchUnit:fetchStage\|GHRIndex\[0\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1735423784206 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : inputBus.PHTIndex\[0\] " "To Node      : inputBus.PHTIndex\[0\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1735423784206 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : clk " "Launch Clock : clk" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1735423784206 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : clk " "Latch Clock  : clk" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1735423784206 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1735423784206 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1735423784206 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1735423784206 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1735423784206 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1735423784206 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1735423784206 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.482      4.482  R        clock network delay " "     4.482      4.482  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1735423784206 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.482      0.000     uTco  instrFetchUnit:fetchStage\|GHRIndex\[0\] " "     4.482      0.000     uTco  instrFetchUnit:fetchStage\|GHRIndex\[0\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1735423784206 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.482      0.000 FF  CELL  fetchStage\|GHRIndex\[0\]\|q " "     4.482      0.000 FF  CELL  fetchStage\|GHRIndex\[0\]\|q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1735423784206 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.760      0.278 FF    IC  decodeStage\|PHTIndex~0\|dataf " "     4.760      0.278 FF    IC  decodeStage\|PHTIndex~0\|dataf" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1735423784206 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.814      0.054 FF  CELL  decodeStage\|PHTIndex~0\|combout " "     4.814      0.054 FF  CELL  decodeStage\|PHTIndex~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1735423784206 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.814      0.000 FF    IC  inputBus.PHTIndex\[0\]\|d " "     4.814      0.000 FF    IC  inputBus.PHTIndex\[0\]\|d" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1735423784206 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.885      0.071 FF  CELL  inputBus.PHTIndex\[0\] " "     4.885      0.071 FF  CELL  inputBus.PHTIndex\[0\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1735423784206 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1735423784206 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1735423784206 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1735423784206 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1735423784206 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1735423784206 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           latch edge time " "     0.000      0.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1735423784206 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.682      4.682  R        clock network delay " "     4.682      4.682  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1735423784206 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.575     -0.107           clock pessimism removed " "     4.575     -0.107           clock pessimism removed" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1735423784206 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.575      0.000           clock uncertainty " "     4.575      0.000           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1735423784206 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.575      0.000      uTh  inputBus.PHTIndex\[0\] " "     4.575      0.000      uTh  inputBus.PHTIndex\[0\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1735423784206 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1735423784206 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     4.885 " "Data Arrival Time  :     4.885" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1735423784206 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :     4.575 " "Data Required Time :     4.575" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1735423784206 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     0.310  " "Slack              :     0.310 " {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1735423784206 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1735423784206 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1735423784206 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1735423784206 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 125C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 125C Model" 0 0 "Timing Analyzer" 0 0 1735423784211 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1735423784786 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1735423794564 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1735423795543 ""}
{ "Warning" "WSTA_VIRTUAL_CLOCK_NOT_REFERENCED" "virt_clk " "Virtual clock virt_clk is never referenced in any input or output delay assignment." {  } {  } 0 332061 "Virtual clock %1!s! is never referenced in any input or output delay assignment." 0 0 "Timing Analyzer" 0 -1 1735423795548 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 2.943 " "Worst-case setup slack is 2.943" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1735423795632 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1735423795632 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.943               0.000 clk  " "    2.943               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1735423795632 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1735423795632 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.182 " "Worst-case hold slack is 0.182" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1735423795721 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1735423795721 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.182               0.000 clk  " "    0.182               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1735423795721 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1735423795721 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1735423795724 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1735423795727 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 5.078 " "Worst-case minimum pulse width slack is 5.078" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1735423795740 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1735423795740 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    5.078               0.000 clk  " "    5.078               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1735423795740 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1735423795740 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 12 synchronizer chains. " "Report Metastability: Found 12 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "The design MTBF is not calculated because there are no specified synchronizers in the design. " "The design MTBF is not calculated because there are no specified synchronizers in the design." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1735423795941 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 12 " "Number of Synchronizer Chains Found: 12" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1735423795941 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1735423795941 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000 " "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1735423795941 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 4.824 ns " "Worst Case Available Settling Time: 4.824 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1735423795941 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1735423795941 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1735423795941 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 2.943 " "Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 2.943" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{clk\}\] " "-to_clock \[get_clocks \{clk\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1735423796032 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-setup " "-setup" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1735423796032 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1735423796032 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1735423796032 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Setup slack is 2.943  " "Path #1: Setup slack is 2.943 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1735423796033 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : reorderBuffer:rob\|ROBrenamebuffer:renamebuffer\|ready2 " "From Node    : reorderBuffer:rob\|ROBrenamebuffer:renamebuffer\|ready2" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1735423796033 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : ALURS:aluReservationStation\|src2\[27\] " "To Node      : ALURS:aluReservationStation\|src2\[27\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1735423796033 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : clk (INVERTED) " "Launch Clock : clk (INVERTED)" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1735423796033 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : clk " "Latch Clock  : clk" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1735423796033 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1735423796033 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1735423796033 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1735423796033 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1735423796033 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1735423796033 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.250      6.250           launch edge time " "     6.250      6.250           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1735423796033 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     8.672      2.422  F        clock network delay " "     8.672      2.422  F        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1735423796033 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     8.672      0.000     uTco  reorderBuffer:rob\|ROBrenamebuffer:renamebuffer\|ready2 " "     8.672      0.000     uTco  reorderBuffer:rob\|ROBrenamebuffer:renamebuffer\|ready2" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1735423796033 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     8.672      0.000 RR  CELL  rob\|renamebuffer\|ready2\|q " "     8.672      0.000 RR  CELL  rob\|renamebuffer\|ready2\|q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1735423796033 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     8.812      0.140 RR    IC  instrRenameStage\|valdet2\|ready~0\|dataf " "     8.812      0.140 RR    IC  instrRenameStage\|valdet2\|ready~0\|dataf" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1735423796033 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     8.852      0.040 RR  CELL  instrRenameStage\|valdet2\|ready~0\|combout " "     8.852      0.040 RR  CELL  instrRenameStage\|valdet2\|ready~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1735423796033 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     9.006      0.154 RR    IC  aluReservationStation\|entry1\|selectReq~0\|datae " "     9.006      0.154 RR    IC  aluReservationStation\|entry1\|selectReq~0\|datae" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1735423796033 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     9.135      0.129 RF  CELL  aluReservationStation\|entry1\|selectReq~0\|combout " "     9.135      0.129 RF  CELL  aluReservationStation\|entry1\|selectReq~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1735423796033 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     9.768      0.633 FF    IC  aluReservationStation\|always1~0\|datad " "     9.768      0.633 FF    IC  aluReservationStation\|always1~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1735423796033 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     9.948      0.180 FF  CELL  aluReservationStation\|always1~0\|combout " "     9.948      0.180 FF  CELL  aluReservationStation\|always1~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1735423796033 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    11.259      1.311 FF    IC  aluReservationStation\|src2\[27\]\|sclr " "    11.259      1.311 FF    IC  aluReservationStation\|src2\[27\]\|sclr" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1735423796033 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    11.628      0.369 FR  CELL  ALURS:aluReservationStation\|src2\[27\] " "    11.628      0.369 FR  CELL  ALURS:aluReservationStation\|src2\[27\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1735423796033 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1735423796033 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1735423796033 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1735423796033 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1735423796033 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1735423796033 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    12.500     12.500           latch edge time " "    12.500     12.500           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1735423796033 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    14.657      2.157  R        clock network delay " "    14.657      2.157  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1735423796033 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    14.671      0.014           clock pessimism removed " "    14.671      0.014           clock pessimism removed" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1735423796033 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    14.571     -0.100           clock uncertainty " "    14.571     -0.100           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1735423796033 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    14.571      0.000     uTsu  ALURS:aluReservationStation\|src2\[27\] " "    14.571      0.000     uTsu  ALURS:aluReservationStation\|src2\[27\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1735423796033 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1735423796033 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :    11.628 " "Data Arrival Time  :    11.628" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1735423796033 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :    14.571 " "Data Required Time :    14.571" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1735423796033 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     2.943  " "Slack              :     2.943 " {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1735423796033 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1735423796033 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1735423796033 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1735423796033 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.182 " "Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.182" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{clk\}\] " "-to_clock \[get_clocks \{clk\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1735423796110 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-hold " "-hold" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1735423796110 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1735423796110 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1735423796110 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Hold slack is 0.182  " "Path #1: Hold slack is 0.182 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1735423796111 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : instrFetchUnit:fetchStage\|GHRIndex\[0\] " "From Node    : instrFetchUnit:fetchStage\|GHRIndex\[0\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1735423796111 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : inputBus.PHTIndex\[0\] " "To Node      : inputBus.PHTIndex\[0\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1735423796111 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : clk " "Launch Clock : clk" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1735423796111 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : clk " "Latch Clock  : clk" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1735423796111 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1735423796111 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1735423796111 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1735423796111 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1735423796111 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1735423796111 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1735423796111 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.120      2.120  R        clock network delay " "     2.120      2.120  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1735423796111 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.120      0.000     uTco  instrFetchUnit:fetchStage\|GHRIndex\[0\] " "     2.120      0.000     uTco  instrFetchUnit:fetchStage\|GHRIndex\[0\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1735423796111 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.120      0.000 RR  CELL  fetchStage\|GHRIndex\[0\]\|q " "     2.120      0.000 RR  CELL  fetchStage\|GHRIndex\[0\]\|q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1735423796111 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.288      0.168 RR    IC  decodeStage\|PHTIndex~0\|dataf " "     2.288      0.168 RR    IC  decodeStage\|PHTIndex~0\|dataf" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1735423796111 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.313      0.025 RR  CELL  decodeStage\|PHTIndex~0\|combout " "     2.313      0.025 RR  CELL  decodeStage\|PHTIndex~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1735423796111 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.313      0.000 RR    IC  inputBus.PHTIndex\[0\]\|d " "     2.313      0.000 RR    IC  inputBus.PHTIndex\[0\]\|d" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1735423796111 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.338      0.025 RR  CELL  inputBus.PHTIndex\[0\] " "     2.338      0.025 RR  CELL  inputBus.PHTIndex\[0\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1735423796111 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1735423796111 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1735423796111 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1735423796111 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1735423796111 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1735423796111 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           latch edge time " "     0.000      0.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1735423796111 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.192      2.192  R        clock network delay " "     2.192      2.192  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1735423796111 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.156     -0.036           clock pessimism removed " "     2.156     -0.036           clock pessimism removed" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1735423796111 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.156      0.000           clock uncertainty " "     2.156      0.000           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1735423796111 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.156      0.000      uTh  inputBus.PHTIndex\[0\] " "     2.156      0.000      uTh  inputBus.PHTIndex\[0\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1735423796111 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1735423796111 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     2.338 " "Data Arrival Time  :     2.338" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1735423796111 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :     2.156 " "Data Required Time :     2.156" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1735423796111 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     0.182  " "Slack              :     0.182 " {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1735423796111 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1735423796111 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1735423796111 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1735423796111 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV -40C Model" {  } {  } 0 0 "Analyzing Fast 1100mV -40C Model" 0 0 "Timing Analyzer" 0 0 1735423796116 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1735423797093 ""}
{ "Warning" "WSTA_VIRTUAL_CLOCK_NOT_REFERENCED" "virt_clk " "Virtual clock virt_clk is never referenced in any input or output delay assignment." {  } {  } 0 332061 "Virtual clock %1!s! is never referenced in any input or output delay assignment." 0 0 "Timing Analyzer" 0 -1 1735423797097 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 3.444 " "Worst-case setup slack is 3.444" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1735423797174 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1735423797174 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.444               0.000 clk  " "    3.444               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1735423797174 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1735423797174 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.153 " "Worst-case hold slack is 0.153" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1735423797257 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1735423797257 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.153               0.000 clk  " "    0.153               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1735423797257 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1735423797257 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1735423797260 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1735423797263 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 5.049 " "Worst-case minimum pulse width slack is 5.049" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1735423797274 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1735423797274 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    5.049               0.000 clk  " "    5.049               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1735423797274 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1735423797274 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 12 synchronizer chains. " "Report Metastability: Found 12 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "The design MTBF is not calculated because there are no specified synchronizers in the design. " "The design MTBF is not calculated because there are no specified synchronizers in the design." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1735423797479 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 12 " "Number of Synchronizer Chains Found: 12" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1735423797479 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1735423797479 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000 " "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1735423797479 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 5.218 ns " "Worst Case Available Settling Time: 5.218 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1735423797479 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1735423797479 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1735423797479 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 3.444 " "Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 3.444" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{clk\}\] " "-to_clock \[get_clocks \{clk\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1735423797556 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-setup " "-setup" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1735423797556 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1735423797556 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1735423797556 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Setup slack is 3.444  " "Path #1: Setup slack is 3.444 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1735423797557 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : instrFetchUnit:fetchStage\|BTB:branchTargetBuffer\|altsyncram:targetBuffer_rtl_0\|altsyncram_auq1:auto_generated\|ram_block1a0~PORT_B_WRITE_ENABLE_REG " "From Node    : instrFetchUnit:fetchStage\|BTB:branchTargetBuffer\|altsyncram:targetBuffer_rtl_0\|altsyncram_auq1:auto_generated\|ram_block1a0~PORT_B_WRITE_ENABLE_REG" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1735423797557 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : instrFetchUnit:fetchStage\|redirect " "To Node      : instrFetchUnit:fetchStage\|redirect" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1735423797557 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : clk (INVERTED) " "Launch Clock : clk (INVERTED)" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1735423797557 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : clk " "Latch Clock  : clk" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1735423797557 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1735423797557 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1735423797557 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1735423797557 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1735423797557 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1735423797557 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.250      6.250           launch edge time " "     6.250      6.250           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1735423797557 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     9.538      3.288  F        clock network delay " "     9.538      3.288  F        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1735423797557 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     9.538      0.000     uTco  instrFetchUnit:fetchStage\|BTB:branchTargetBuffer\|altsyncram:targetBuffer_rtl_0\|altsyncram_auq1:auto_generated\|ram_block1a0~PORT_B_WRITE_ENABLE_REG " "     9.538      0.000     uTco  instrFetchUnit:fetchStage\|BTB:branchTargetBuffer\|altsyncram:targetBuffer_rtl_0\|altsyncram_auq1:auto_generated\|ram_block1a0~PORT_B_WRITE_ENABLE_REG" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1735423797557 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     9.599      0.061 RF  CELL  fetchStage\|branchTargetBuffer\|targetBuffer_rtl_0\|auto_generated\|ram_block1a0\|portbdataout\[35\] " "     9.599      0.061 RF  CELL  fetchStage\|branchTargetBuffer\|targetBuffer_rtl_0\|auto_generated\|ram_block1a0\|portbdataout\[35\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1735423797557 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    10.101      0.502 FF    IC  fetchStage\|predictorHit~1\|dataf " "    10.101      0.502 FF    IC  fetchStage\|predictorHit~1\|dataf" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1735423797557 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    10.144      0.043 FF  CELL  fetchStage\|predictorHit~1\|combout " "    10.144      0.043 FF  CELL  fetchStage\|predictorHit~1\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1735423797557 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    10.672      0.528 FF    IC  fetchStage\|redirect~1\|datac " "    10.672      0.528 FF    IC  fetchStage\|redirect~1\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1735423797557 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    10.874      0.202 FF  CELL  fetchStage\|redirect~1\|combout " "    10.874      0.202 FF  CELL  fetchStage\|redirect~1\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1735423797557 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    10.874      0.000 FF    IC  fetchStage\|redirect\|d " "    10.874      0.000 FF    IC  fetchStage\|redirect\|d" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1735423797557 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    10.997      0.123 FF  CELL  instrFetchUnit:fetchStage\|redirect " "    10.997      0.123 FF  CELL  instrFetchUnit:fetchStage\|redirect" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1735423797557 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1735423797557 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1735423797557 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1735423797557 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1735423797557 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1735423797557 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    12.500     12.500           latch edge time " "    12.500     12.500           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1735423797557 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    14.513      2.013  R        clock network delay " "    14.513      2.013  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1735423797557 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    14.541      0.028           clock pessimism removed " "    14.541      0.028           clock pessimism removed" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1735423797557 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    14.441     -0.100           clock uncertainty " "    14.441     -0.100           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1735423797557 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    14.441      0.000     uTsu  instrFetchUnit:fetchStage\|redirect " "    14.441      0.000     uTsu  instrFetchUnit:fetchStage\|redirect" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1735423797557 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1735423797557 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :    10.997 " "Data Arrival Time  :    10.997" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1735423797557 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :    14.441 " "Data Required Time :    14.441" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1735423797557 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     3.444  " "Slack              :     3.444 " {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1735423797557 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1735423797557 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1735423797557 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1735423797557 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.153 " "Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.153" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{clk\}\] " "-to_clock \[get_clocks \{clk\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1735423797637 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-hold " "-hold" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1735423797637 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1735423797637 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1735423797637 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Hold slack is 0.153  " "Path #1: Hold slack is 0.153 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1735423797638 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : instrFetchUnit:fetchStage\|GHRIndex\[0\] " "From Node    : instrFetchUnit:fetchStage\|GHRIndex\[0\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1735423797638 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : inputBus.PHTIndex\[0\] " "To Node      : inputBus.PHTIndex\[0\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1735423797638 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : clk " "Launch Clock : clk" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1735423797638 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : clk " "Latch Clock  : clk" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1735423797638 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1735423797638 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1735423797638 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1735423797638 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1735423797638 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1735423797638 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1735423797638 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.001      2.001  R        clock network delay " "     2.001      2.001  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1735423797638 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.001      0.000     uTco  instrFetchUnit:fetchStage\|GHRIndex\[0\] " "     2.001      0.000     uTco  instrFetchUnit:fetchStage\|GHRIndex\[0\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1735423797638 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.001      0.000 RR  CELL  fetchStage\|GHRIndex\[0\]\|q " "     2.001      0.000 RR  CELL  fetchStage\|GHRIndex\[0\]\|q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1735423797638 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.134      0.133 RR    IC  decodeStage\|PHTIndex~0\|dataf " "     2.134      0.133 RR    IC  decodeStage\|PHTIndex~0\|dataf" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1735423797638 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.161      0.027 RR  CELL  decodeStage\|PHTIndex~0\|combout " "     2.161      0.027 RR  CELL  decodeStage\|PHTIndex~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1735423797638 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.161      0.000 RR    IC  inputBus.PHTIndex\[0\]\|d " "     2.161      0.000 RR    IC  inputBus.PHTIndex\[0\]\|d" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1735423797638 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.184      0.023 RR  CELL  inputBus.PHTIndex\[0\] " "     2.184      0.023 RR  CELL  inputBus.PHTIndex\[0\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1735423797638 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1735423797638 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1735423797638 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1735423797638 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1735423797638 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1735423797638 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           latch edge time " "     0.000      0.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1735423797638 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.068      2.068  R        clock network delay " "     2.068      2.068  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1735423797638 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.031     -0.037           clock pessimism removed " "     2.031     -0.037           clock pessimism removed" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1735423797638 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.031      0.000           clock uncertainty " "     2.031      0.000           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1735423797638 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.031      0.000      uTh  inputBus.PHTIndex\[0\] " "     2.031      0.000      uTh  inputBus.PHTIndex\[0\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1735423797638 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1735423797638 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     2.184 " "Data Arrival Time  :     2.184" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1735423797638 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :     2.031 " "Data Required Time :     2.031" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1735423797638 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     0.153  " "Slack              :     0.153 " {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1735423797638 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1735423797638 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1735423797638 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1735423797638 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1735423806772 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1735423806803 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 4 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 4 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1081 " "Peak virtual memory: 1081 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1735423807155 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Dec 28 14:10:07 2024 " "Processing ended: Sat Dec 28 14:10:07 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1735423807155 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:43 " "Elapsed time: 00:00:43" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1735423807155 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:01:32 " "Total CPU time (on all processors): 00:01:32" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1735423807155 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1735423807155 ""}
