;redcode
;assert 1
	SUB @121, 126
	MOV -17, <-96
	DJN -1, #-16
	SUB @121, 126
	SUB @121, 126
	MOV -17, <-96
	DJN -1, #-16
	SLT @-121, 103
	SLT @-121, 103
	MOV #131, 103
	SUB @121, 126
	MOV #131, 103
	DJN -1, #-16
	MOV #131, 103
	MOV -17, <-96
	MOV #131, 103
	SUB @121, 126
	MOV -17, <-96
	SUB <0, @-1
	MOV #131, 103
	MOV -17, <-96
	SLT @-121, 103
	MOV #131, 103
	SUB <0, @-1
	MOV #131, 103
	SUB @121, 126
	MOV #131, 103
	MOV -17, <-96
	MOV #131, 103
	SUB @121, 126
	MOV -17, <-96
	MOV -17, <-96
	MOV #131, 103
	SUB @121, 126
	MOV -717, <-90
	MOV -17, <-96
	MOV #131, 103
	DJN -1, #-16
	SLT @-121, 103
	SUB @121, 126
	MOV #131, 103
	DJN -1, #-16
	MOV #131, 103
	MOV #131, 103
	SUB @121, 126
	MOV #131, 103
	MOV -17, <-96
	SUB <0, @-1
	MOV #131, 103
	MOV -17, <-96
	MOV #131, 103
	SUB @121, 126
	MOV #131, 103
	MOV -17, <-96
	SUB <0, @-1
	MOV #131, 103
	MOV -17, <-96
	MOV -17, <-96
	SUB <0, @-1
	SLT @-121, 103
	MOV -17, <-96
	SLT @-121, 103
	MOV #131, 103
	SUB @121, 126
	MOV #131, 103
	DJN -1, #-16
	MOV #131, 103
	MOV -17, <-96
	MOV #131, 103
