{ "Info" "0" "" "Successfully restored 'C:/intelFPGA_lite/17.1/Aula_4/Aula_4.qar' into the 'C:/intelFPGA_lite/17.1/Aula_4/Aula_4_restored/' directory" {  } {  } 0 0 "Successfully restored 'C:/intelFPGA_lite/17.1/Aula_4/Aula_4.qar' into the 'C:/intelFPGA_lite/17.1/Aula_4/Aula_4_restored/' directory" 0 0 "Shell" 0 0 1601140119404 ""}
{ "Info" "0" "" "Generated report 'Aula_4.restore.rpt'" {  } {  } 0 0 "Generated report 'Aula_4.restore.rpt'" 0 0 "Shell" 0 0 1601140119405 ""}
{ "Error" "EQEXE_TCL_SCRIPT_STATUS" "c:/intelfpga_lite/17.1/quartus/common/tcl/apps/qpm/qar.tcl " "Evaluation of Tcl script c:/intelfpga_lite/17.1/quartus/common/tcl/apps/qpm/qar.tcl unsuccessful" {  } {  } 0 23031 "Evaluation of Tcl script %1!s! unsuccessful" 0 0 "Shell" 0 -1 1601140119421 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Shell 3 s 0 s Quartus Prime " "Quartus Prime Shell was unsuccessful. 3 errors, 0 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4826 " "Peak virtual memory: 4826 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1601140119421 ""} { "Error" "EQEXE_END_BANNER_TIME" "Sat Sep 26 14:08:39 2020 " "Processing ended: Sat Sep 26 14:08:39 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1601140119421 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1601140119421 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1601140119421 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Shell" 0 -1 1601140119421 ""}
