Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2016.4 (win64) Build 1756540 Mon Jan 23 19:11:23 MST 2017
| Date         : Wed Jun 07 15:10:37 2017
| Host         : DESKTOP-2SMIO6T running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file design1_wrapper_control_sets_placed.rpt
| Design       : design1_wrapper
| Device       : xc7a100t
--------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Flip-Flop Distribution
3. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |   157 |
| Unused register locations in slices containing registers |   409 |
+----------------------------------------------------------+-------+


2. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |             534 |          181 |
| No           | No                    | Yes                    |              82 |           28 |
| No           | Yes                   | No                     |             577 |          210 |
| Yes          | No                    | No                     |             627 |          160 |
| Yes          | No                    | Yes                    |              41 |           18 |
| Yes          | Yes                   | No                     |            1402 |          421 |
+--------------+-----------------------+------------------------+-----------------+--------------+


3. Detailed Control Set Information
-----------------------------------

+----------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+
|                          Clock Signal                          |                                                                                              Enable Signal                                                                                             |                                                                                Set/Reset Signal                                                                               | Slice Load Count | Bel Load Count |
+----------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+
|  design1_i/mdm_1/U0/Ext_JTAG_UPDATE                            | design1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En                                                                                     | design1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.normal_stop_cmd_i_reg_n_0                                 |                1 |              1 |
|  design1_i/mdm_1/U0/Ext_JTAG_UPDATE                            | design1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En                                                                                     | design1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.continue_from_brk_reg_n_0                                 |                1 |              1 |
|  design1_i/mdm_1/U0/Ext_JTAG_UPDATE                            | design1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En                                                                                     | design1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performace_Debug_Control.force_stop_cmd_1_reg_0                           |                1 |              1 |
| ~design1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_31     | design1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/FDC_I/CE                                                                                                                                                 | design1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/FDC_I/D_0                                                                                                                       |                1 |              1 |
|  design1_i/clk_wiz_1/inst/clk_out1                             | design1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/FPU_I/Use_FPU.FPU_DIV_I/mem_start_div                                                                                         | design1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Data_Flow_Logic_I/SR[0]                                                                              |                1 |              1 |
|  design1_i/clk_wiz_1/inst/clk_out1                             | design1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[3].OF_Piperun_Stage/MUXCY_I/mem_R_reg[7]                                                                               | design1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[3].OF_Piperun_Stage/MUXCY_I/mem_R_reg[8]                                                      |                1 |              1 |
| ~design1_i/mdm_1/U0/Ext_JTAG_UPDATE                            |                                                                                                                                                                                                        | design1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/sel_n                                                                                                                           |                1 |              1 |
|  design1_i/clk_wiz_1/inst/clk_out1                             | design1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/R_reg[32][0]                                                                                                                     |                                                                                                                                                                               |                1 |              1 |
|  design1_i/clk_wiz_1/inst/clk_out1                             | design1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[10].OF_Piperun_Stage/MUXCY_I/lopt_1                                                                                    |                                                                                                                                                                               |                1 |              1 |
|  design1_i/clk_wiz_1/inst/clk_out1                             |                                                                                                                                                                                                        | design1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/FPU_I/Use_FPU.FPU_ADDSUB_I/mem_possible_zero_40_out                                                  |                1 |              1 |
|  design1_i/clk_wiz_1/inst/clk_out1                             |                                                                                                                                                                                                        | design1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/capture_1                                                                 |                1 |              1 |
|  design1_i/ClockDivider_0/U0/divided_clock                     |                                                                                                                                                                                                        |                                                                                                                                                                               |                1 |              1 |
|  design1_i/clk_wiz_1/inst/clk_out1                             |                                                                                                                                                                                                        | design1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Using_FPGA.Native_14                                                                                    |                1 |              1 |
|  design1_i/clk_wiz_1/inst/clk_out1                             | design1_i/microblaze_0_axi_periph/s02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_push_r                                                                               |                                                                                                                                                                               |                1 |              1 |
|  design1_i/mdm_1/U0/Ext_JTAG_UPDATE                            | design1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En                                                                                     | design1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/start_single_step_reg_n_0                                                 |                1 |              1 |
|  design1_i/mdm_1/U0/Ext_JTAG_UPDATE                            |                                                                                                                                                                                                        | design1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.execute_i_2_n_0                                                                                                        |                1 |              1 |
|  design1_i/mdm_1/U0/Ext_JTAG_UPDATE                            |                                                                                                                                                                                                        |                                                                                                                                                                               |                2 |              2 |
|  design1_i/clk_wiz_1/inst/clk_out1                             |                                                                                                                                                                                                        | design1_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_arvalid_reg                                                                          |                1 |              2 |
|  design1_i/mdm_1/U0/Ext_JTAG_UPDATE                            | design1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Command_Reg_En                                                                                     | design1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/command_reg_clear                                                         |                1 |              2 |
|  design1_i/mdm_1/U0/Ext_JTAG_UPDATE                            | design1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/FDC_I/Debug_Rst_i0                                                                                                                                       |                                                                                                                                                                               |                1 |              2 |
|  design1_i/clk_wiz_1/inst/clk_out1                             |                                                                                                                                                                                                        | design1_i/mdm_1/U0/MDM_Core_I1/Use_Uart.clear_Ext_BRK_reg_0                                                                                                                   |                1 |              3 |
|  design1_i/clk_wiz_1/inst/clk_out1                             | design1_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/any_grant                                                                                                       | design1_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_arbiter.m_grant_hot_i[2]_i_1_n_0                                                   |                1 |              3 |
|  design1_i/VGA_for_block_0/Clock50In                           | design1_i/VGA_for_block_0/U0/VGA_Synchronization/E[0]                                                                                                                                                  | btnC_IBUF                                                                                                                                                                     |                3 |              4 |
|  design1_i/clk_wiz_1/inst/clk_out1                             | design1_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2_i_1_n_0                                                                                                                              | design1_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_rnw_i_reg_0                                                                                                 |                1 |              4 |
|  design1_i/clk_wiz_1/inst/clk_out1                             | design1_i/axi_gpio_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i[8]_i_1_n_0                                                                                                                    | design1_i/axi_gpio_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR                                                                                                                 |                1 |              4 |
|  design1_i/clk_wiz_1/inst/clk_out1                             | design1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.TX_FIFO_I/Using_FPGA.Native                                                                                                                     | design1_i/mdm_1/U0/MDM_Core_I1/Use_Uart.reset_TX_FIFO_reg_n_0                                                                                                                 |                1 |              4 |
|  design1_i/clk_wiz_1/inst/clk_out1                             | design1_i/mdm_1/U0/Use_AXI_IPIF.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2                                                                                                                              | design1_i/mdm_1/U0/Use_AXI_IPIF.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr                                                                                        |                1 |              4 |
| ~design1_i/clk_wiz_1/inst/clk_out1                             |                                                                                                                                                                                                        |                                                                                                                                                                               |                2 |              4 |
|  design1_i/clk_wiz_1/inst/clk_out1                             | design1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Cache_Interface_I1/p_2_out                                                                                         | design1_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                        |                2 |              4 |
|  design1_i/clk_wiz_1/inst/clk_out1                             | design1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Cache_Interface_I1/Using_FPGA.Native                                                                               | design1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Cache_Interface_I1/update_idle                                                            |                2 |              4 |
|  design1_i/clk_wiz_1/inst/clk_out1                             | design1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Cache_Interface_I1/Using_AXI.r_read_fifo_addr[0]_i_1_n_0                                                           | design1_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                        |                2 |              4 |
|  design1_i/clk_wiz_1/inst/clk_out1                             | design1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.RX_FIFO_I/Using_FPGA.Native                                                                                                                     | design1_i/mdm_1/U0/MDM_Core_I1/Use_Uart.reset_RX_FIFO_reg_n_0                                                                                                                 |                1 |              4 |
|  design1_i/mdm_1/U0/Ext_JTAG_UPDATE                            | design1_i/mdm_1/U0/MDM_Core_I1/MDM_SEL                                                                                                                                                                 | design1_i/mdm_1/U0/Use_E2.BSCAN_I/AR[0]                                                                                                                                       |                1 |              4 |
|  design1_i/mdm_1/U0/Ext_JTAG_UPDATE                            | design1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En                                                                                     |                                                                                                                                                                               |                2 |              4 |
| ~design1_i/mdm_1/U0/Ext_JTAG_UPDATE                            |                                                                                                                                                                                                        | design1_i/mdm_1/U0/Use_E2.BSCAN_I/AR[0]                                                                                                                                       |                1 |              4 |
|  design1_i/ClockDivider_0/U0/divided_clock                     |                                                                                                                                                                                                        | design1_i/Hamming_weight_0/U0/temp[3]                                                                                                                                         |                1 |              4 |
|  design1_i/ClockDivider_0/U0/divided_clock                     | design1_i/Convert_10_8_to_8_10_FSM_0/U0/ready                                                                                                                                                          | btnC_IBUF                                                                                                                                                                     |                2 |              4 |
|  design1_i/clk_wiz_1/inst/clk_out1                             | design1_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/any_grant                                                                                                       | design1_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/SR[0]                                                                                  |                1 |              4 |
|  design1_i/ClockDivider_0/U0/divided_clock                     | design1_i/Hamming_weight_0/U0/v_hamming                                                                                                                                                                |                                                                                                                                                                               |                1 |              4 |
|  design1_i/clk_wiz_1/inst/clk_out1                             |                                                                                                                                                                                                        | design1_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/clear                                                                                                              |                1 |              4 |
|  design1_i/clk_wiz_1/inst/clk_out1                             |                                                                                                                                                                                                        | design1_i/axi_gpio_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/clear                                                                                                              |                1 |              4 |
|  design1_i/clk_wiz_1/inst/clk_out1                             |                                                                                                                                                                                                        | design1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/dbg_stop_i                                                                                              |                2 |              4 |
| ~design1_i/clk_wiz_1/inst/clk_out1                             | design1_i/Unroll_ROM_last_0/U0/addr_in[3]_i_1_n_0                                                                                                                                                      | design1_i/util_vector_logic_0/U0/Res[0]                                                                                                                                       |                1 |              4 |
|  design1_i/clk_wiz_1/inst/clk_out1                             |                                                                                                                                                                                                        | design1_i/rst_clk_wiz_1_100M/U0/bus_struct_reset[0]                                                                                                                           |                2 |              4 |
|  design1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_31     | design1_i/mdm_1/U0/MDM_Core_I1/p_2_out_1                                                                                                                                                               | design1_i/mdm_1/U0/Use_E2.BSCAN_I/AR[0]                                                                                                                                       |                1 |              4 |
|  design1_i/clk_wiz_1/inst/clk_out1                             | design1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/wb_Halted                                                                                                                        | design1_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                        |                2 |              5 |
|  design1_i/clk_wiz_1/inst/clk_out1                             |                                                                                                                                                                                                        | design1_i/rst_clk_wiz_1_100M/U0/EXT_LPF/lpf_int                                                                                                                               |                2 |              5 |
|  design1_i/clk_wiz_1/inst/clk_out1                             | design1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/FPU_I/Use_FPU.FPU_DIV_I/E[0]                                                                                                  | design1_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                        |                2 |              5 |
|  design1_i/clk_wiz_1/inst/clk_out1                             |                                                                                                                                                                                                        | design1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/FPU_I/Use_FPU.FPU_ADDSUB_I/mem_left_shift_4                                                          |                2 |              5 |
|  design1_i/clk_wiz_1/inst/clk_out1                             | design1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/mem_databus_ready_sel_carry_or/MUXCY_I/lopt_4                                                                                             | design1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_FPU.WB_FSR_reg[31][0]                                                                               |                1 |              5 |
|  design1_i/clk_wiz_1/inst/clk_out1                             | design1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Cache_Interface_I1/read_req_granted                                                                                |                                                                                                                                                                               |                2 |              5 |
|  design1_i/clk_wiz_1/inst/clk_out1                             | design1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/wb_MSR_i_reg[30][0]                                                                                                              | design1_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                        |                1 |              5 |
|  design1_i/VGA_for_block_0/Clock50In                           | design1_i/VGA_for_block_0/U0/VGA_Tile_Matrix/MatrixRow                                                                                                                                                 | btnC_IBUF                                                                                                                                                                     |                3 |              6 |
|  design1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_31     | design1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_Serial_Unified_Completion.completion_status_reg[15]_0[0]                                                                                                         |                                                                                                                                                                               |                1 |              6 |
|  design1_i/clk_wiz_1/inst/clk_out1                             | design1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/FPU_I/mem_float_operation_2                                                                                                   |                                                                                                                                                                               |                3 |              6 |
|  design1_i/clk_wiz_1/inst/clk_out1                             | design1_i/rst_clk_wiz_1_100M/U0/SEQ/seq_cnt_en                                                                                                                                                         | design1_i/rst_clk_wiz_1_100M/U0/SEQ/SEQ_COUNTER/clear                                                                                                                         |                1 |              6 |
|  design1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_31     | design1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_Serial_Unified_Completion.count_reg[0]__0[0]                                                                                                                     |                                                                                                                                                                               |                3 |              6 |
|  design1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_31     | design1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/FDC_I/sample_1                                                                                                                                           |                                                                                                                                                                               |                1 |              6 |
|  design1_i/VGA_for_block_0/Clock50In                           | design1_i/VGA_for_block_0/U0/VGA_Tile_Matrix/MatrixCol                                                                                                                                                 | btnC_IBUF                                                                                                                                                                     |                2 |              7 |
|  design1_i/Convert_10_8_to_8_10_FSM_0/U0/converted_words[7][7] |                                                                                                                                                                                                        |                                                                                                                                                                               |                2 |              8 |
|  design1_i/Convert_10_8_to_8_10_FSM_0/U0/converted_words[7][8] |                                                                                                                                                                                                        |                                                                                                                                                                               |                2 |              8 |
| ~design1_i/mdm_1/U0/Ext_JTAG_UPDATE                            | design1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command[0]_i_1_n_0                                                                                                                                       |                                                                                                                                                                               |                2 |              8 |
|  design1_i/clk_wiz_1/inst/clk_out1                             | design1_i/mdm_1/U0/Use_AXI_IPIF.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i                                                                                                                       | design1_i/mdm_1/U0/Use_AXI_IPIF.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                                                                        |                3 |              8 |
| ~design1_i/clk_wiz_1/inst/clk_out1                             | design1_i/Unroll_ROM_last_0/U0/data_tmp[7]_i_1_n_0                                                                                                                                                     | design1_i/util_vector_logic_0/U0/Res[0]                                                                                                                                       |                4 |              8 |
| ~design1_i/clk_wiz_1/inst/clk_out1                             | design1_i/Unroll_ROM_last_0/U0/data_tmp[39]_i_1_n_0                                                                                                                                                    | design1_i/util_vector_logic_0/U0/Res[0]                                                                                                                                       |                3 |              8 |
| ~design1_i/clk_wiz_1/inst/clk_out1                             | design1_i/Unroll_ROM_last_0/U0/data_tmp[55]_i_1_n_0                                                                                                                                                    | design1_i/util_vector_logic_0/U0/Res[0]                                                                                                                                       |                3 |              8 |
| ~design1_i/clk_wiz_1/inst/clk_out1                             | design1_i/Unroll_ROM_last_0/U0/data_tmp[23]_i_1_n_0                                                                                                                                                    | design1_i/util_vector_logic_0/U0/Res[0]                                                                                                                                       |                4 |              8 |
|  design1_i/Convert_10_8_to_8_10_FSM_0/U0/converted_words[7][2] |                                                                                                                                                                                                        |                                                                                                                                                                               |                2 |              8 |
|  design1_i/Convert_10_8_to_8_10_FSM_0/U0/converted_words[7][0] |                                                                                                                                                                                                        |                                                                                                                                                                               |                2 |              8 |
|  design1_i/Convert_10_8_to_8_10_FSM_0/U0/converted_words[7][1] |                                                                                                                                                                                                        |                                                                                                                                                                               |                2 |              8 |
|  design1_i/Convert_10_8_to_8_10_FSM_0/U0/converted_words[7][3] |                                                                                                                                                                                                        |                                                                                                                                                                               |                2 |              8 |
| ~design1_i/clk_wiz_1/inst/clk_out1                             | design1_i/Unroll_ROM_last_0/U0/data_tmp[79]_i_1_n_0                                                                                                                                                    | design1_i/util_vector_logic_0/U0/Res[0]                                                                                                                                       |                4 |              8 |
| ~design1_i/clk_wiz_1/inst/clk_out1                             | design1_i/Unroll_ROM_last_0/U0/data_tmp[71]_i_1_n_0                                                                                                                                                    | design1_i/util_vector_logic_0/U0/Res[0]                                                                                                                                       |                3 |              8 |
| ~design1_i/clk_wiz_1/inst/clk_out1                             | design1_i/Unroll_ROM_last_0/U0/data_tmp[31]_i_1_n_0                                                                                                                                                    | design1_i/util_vector_logic_0/U0/Res[0]                                                                                                                                       |                4 |              8 |
|  design1_i/Convert_10_8_to_8_10_FSM_0/U0/converted_words[7][4] |                                                                                                                                                                                                        |                                                                                                                                                                               |                2 |              8 |
|  design1_i/Convert_10_8_to_8_10_FSM_0/U0/converted_words[7][6] |                                                                                                                                                                                                        |                                                                                                                                                                               |                2 |              8 |
|  design1_i/clk_wiz_1/inst/clk_out1                             |                                                                                                                                                                                                        | design1_i/mdm_1/U0/Use_AXI_IPIF.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                                                                        |                3 |              8 |
| ~design1_i/clk_wiz_1/inst/clk_out1                             | design1_i/Unroll_ROM_last_0/U0/data_tmp[63]_i_1_n_0                                                                                                                                                    | design1_i/util_vector_logic_0/U0/Res[0]                                                                                                                                       |                3 |              8 |
|  design1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_31     | design1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_UART.tdo_reg_reg[7][0]                                                                                                                                           |                                                                                                                                                                               |                2 |              8 |
|  design1_i/mdm_1/U0/Ext_JTAG_UPDATE                            | design1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/FDC_I/command_1_reg[7][0]                                                                                                                                |                                                                                                                                                                               |                1 |              8 |
|  design1_i/clk_wiz_1/inst/clk_out1                             | design1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.RX_FIFO_I/Addr_Counters[2].FDRE_I/CI                                                                                                            |                                                                                                                                                                               |                2 |              8 |
|  design1_i/Convert_10_8_to_8_10_FSM_0/U0/converted_words[7][9] |                                                                                                                                                                                                        |                                                                                                                                                                               |                2 |              8 |
| ~design1_i/clk_wiz_1/inst/clk_out1                             | design1_i/Unroll_ROM_last_0/U0/data_tmp[47]_i_1_n_0                                                                                                                                                    | design1_i/util_vector_logic_0/U0/Res[0]                                                                                                                                       |                4 |              8 |
|  design1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_31     | design1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/FDC_I/E[0]                                                                                                                                               |                                                                                                                                                                               |                1 |              8 |
|  design1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_31     | design1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter0                                                                                                                                             |                                                                                                                                                                               |                2 |              8 |
|  design1_i/Convert_10_8_to_8_10_FSM_0/U0/converted_words[7][5] |                                                                                                                                                                                                        |                                                                                                                                                                               |                2 |              8 |
|  design1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_31     | design1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].SRLC16E_I/which_pc |                                                                                                                                                                               |                7 |              8 |
|  design1_i/clk_wiz_1/inst/clk_out1                             | design1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.TX_FIFO_I/Addr_Counters[2].FDRE_I/CI                                                                                                            |                                                                                                                                                                               |                2 |              8 |
| ~design1_i/clk_wiz_1/inst/clk_out1                             | design1_i/Unroll_ROM_last_0/U0/data_tmp[15]_i_1_n_0                                                                                                                                                    | design1_i/util_vector_logic_0/U0/Res[0]                                                                                                                                       |                3 |              8 |
|  design1_i/VGA_for_block_0/Clock50In                           | design1_i/VGA_for_block_0/U0/VGA_Synchronization/VCount_1                                                                                                                                              | btnC_IBUF                                                                                                                                                                     |                3 |             10 |
|  design1_i/clk_wiz_1/inst/clk_out1                             | design1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[3].OF_Piperun_Stage/MUXCY_I/p_79_in                                                                                    | design1_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                        |                6 |             10 |
|  design1_i/clk_wiz_1/inst/clk_out1                             | design1_i/microblaze_0_axi_periph/s02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/E[0]                                                                     |                                                                                                                                                                               |                3 |             10 |
|  design1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_31     | design1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/FDC_I/Use_Serial_Unified_Completion.completion_status_reg[0][0]                                                                                          |                                                                                                                                                                               |                4 |             10 |
|  design1_i/clk_wiz_1/inst/clk_out1                             |                                                                                                                                                                                                        | design1_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/SR[0]                                                                                  |                3 |             12 |
|  design1_i/Convert_10_8_to_8_10_FSM_0/U0/ready                 |                                                                                                                                                                                                        |                                                                                                                                                                               |               11 |             13 |
|  design1_i/ClockDivider_0/U0/divided_clock                     | design1_i/Hamming_weight_0/U0/final_word[9]_i_1_n_0                                                                                                                                                    |                                                                                                                                                                               |                2 |             14 |
|  design1_i/clk_wiz_1/inst/clk_out1                             | design1_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/E[0]                                                                                                                              | design1_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_rnw_i_reg_0                                                                                                 |                2 |             14 |
|  design1_i/ClockDivider_0/U0/divided_clock                     | design1_i/Hamming_weight_0/U0/s_hamming                                                                                                                                                                |                                                                                                                                                                               |                2 |             15 |
|  design1_i/clk_wiz_1/inst/clk_out1                             | design1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[1].Gen_Instr_DFF/E[0]                                                                | design1_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                        |                6 |             16 |
|  design1_i/clk_wiz_1/inst/clk_out1                             | design1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/mem_databus_ready_sel_carry_or/MUXCY_I/lopt_4                                                                                             | design1_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                        |                7 |             20 |
|  design1_i/clk_wiz_1/inst/clk_out1                             | design1_i/axi_gpio_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Not_Dual.gpio_Data_Out_reg[0][0]                                                                                                  | design1_i/axi_gpio_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR                                                                                                                 |                5 |             21 |
|  design1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_31     |                                                                                                                                                                                                        | design1_i/mdm_1/U0/Use_E2.BSCAN_I/shift_n_reset                                                                                                                               |                6 |             23 |
|  design1_i/clk_wiz_1/inst/clk_out1                             | design1_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/p_0_in                                                                                                          | design1_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/SR[0]                                                                                  |               12 |             23 |
|  design1_i/clk_wiz_1/inst/clk_out1                             | design1_i/microblaze_0_axi_periph/s02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/axlen_cnt_reg[3][0]                                                      |                                                                                                                                                                               |                9 |             24 |
|  design1_i/clk_wiz_1/inst/clk_out1                             | design1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[3].OF_Piperun_Stage/MUXCY_I/mem_R_reg[7]                                                                               |                                                                                                                                                                               |                5 |             24 |
|  design1_i/clk_wiz_1/inst/clk_out1                             | design1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[3].OF_Piperun_Stage/MUXCY_I/p_79_in                                                                                    |                                                                                                                                                                               |                7 |             24 |
|  design1_i/clk_wiz_1/inst/clk_out1                             | design1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/FPU_I/Use_FPU.FPU_DIV_I/mem_Q_reg[8]_0                                                                                        | design1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/FPU_I/Use_FPU.FPU_DIV_I/mem_reset_Q                                                                  |                4 |             24 |
|  design1_i/clk_wiz_1/inst/clk_out1                             |                                                                                                                                                                                                        | design1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Data_Flow_Logic_I/SR[0]                                                                              |               12 |             26 |
|  design1_i/clk_wiz_1/inst/clk_out1                             | design1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Using_FPGA_FSL_1.tag_hit_comparator/Comp_Carry_Chain[6].MUXCY_I/E[0]                                               | design1_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                        |                4 |             26 |
|  design1_i/clk_wiz_1/inst/clk_out1                             | design1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Cache_Interface_I1/update_idle                                                                                     |                                                                                                                                                                               |                6 |             26 |
|  design1_i/clk_wiz_1/inst/clk_out1                             | design1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Using_ICache_Carry_Chain.ib_addr_strobe_i_carry_and/MUXCY_I/valid_addr_strobe_q_reg                                              |                                                                                                                                                                               |               13 |             30 |
|  design1_i/clk_wiz_1/inst/clk_out1                             | design1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Cache_Interface_I1/Read_Req                                                                                        | design1_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                        |               10 |             31 |
|  design1_i/clk_wiz_1/inst/clk_out1                             | design1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Cache_Interface_I1/E[0]                                                                                            | design1_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                        |                8 |             32 |
|  design1_i/clk_wiz_1/inst/clk_out1                             | design1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/mem_databus_ready_sel_carry_or/MUXCY_I/lopt_4                                                                                             |                                                                                                                                                                               |                6 |             32 |
|  design1_i/clk_wiz_1/inst/clk_out1                             | design1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/mem_databus_ready_sel_carry_or/MUXCY_I/lopt_4                                                                                             | design1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Data_Flow_Logic_I/p_24_out                                                                           |                8 |             32 |
|  design1_i/clk_wiz_1/inst/clk_out1                             | design1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/mem_databus_ready_sel_carry_or/MUXCY_I/lopt_4                                                                                             | design1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/MUL_Unit_I/Use_HW_MUL.Using_DSP48_Architectures.Doing_mul64.Virtex_MUL64.wb_mul32_result[15]_i_1_n_0 |                6 |             32 |
|  design1_i/clk_wiz_1/inst/clk_out1                             | design1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/mem_databus_ready_sel_carry_or/MUXCY_I/lopt_4                                                                                             | design1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/WB_MEM_Result_reg[0][0]                                                                                 |                8 |             32 |
|  design1_i/clk_wiz_1/inst/clk_out1                             | design1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY6/if_pc_reg[0]_0[0]                                                                                | design1_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                        |                7 |             32 |
|  design1_i/clk_wiz_1/inst/clk_out1                             | design1_i/axi_gpio_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i[31]_i_1_n_0                                                                                                                   | design1_i/axi_gpio_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR                                                                                                                 |                8 |             32 |
|  design1_i/clk_wiz_1/inst/clk_out1                             |                                                                                                                                                                                                        | design1_i/axi_gpio_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Not_Dual.READ_REG_GEN[0].GPIO_DBus_i_reg[0]_0                                                            |                9 |             32 |
|  design1_i/clk_wiz_1/inst/clk_out1                             | design1_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_rvalid[0]                                                                                                 | design1_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                        |                8 |             32 |
|  design1_i/clk_wiz_1/inst/clk_out1                             | design1_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aa_rready                                                                                                             |                                                                                                                                                                               |                7 |             32 |
|  design1_i/clk_wiz_1/inst/clk_out1                             | design1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[3].OF_Piperun_Stage/MUXCY_I/E[0]                                                                                       | design1_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                        |                6 |             32 |
|  design1_i/clk_wiz_1/inst/clk_out1                             | design1_i/axi_gpio_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/E[0]                                                                                                                              | design1_i/axi_gpio_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR                                                                                                                 |                5 |             32 |
|  design1_i/clk_wiz_1/inst/clk_out1                             | design1_i/microblaze_0_axi_periph/s02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/wr_en0                                                                  |                                                                                                                                                                               |                9 |             32 |
|  design1_i/clk_wiz_1/inst/clk_out1                             | design1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/data_rd_reg[0]_i_1_n_0                                                                             | design1_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                        |                9 |             32 |
|  design1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_31     | design1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/New_Dbg_Instr_TCK                                                                                  |                                                                                                                                                                               |                7 |             32 |
|  design1_i/clk_wiz_1/inst/clk_out1                             |                                                                                                                                                                                                        | design1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/p_1_out                                                                                                          |               16 |             32 |
|  design1_i/clk_wiz_1/inst/clk_out1                             | design1_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Dual.gpio2_OE_reg[0][0]                                                                                                           | design1_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_rnw_i_reg_0                                                                                                 |                8 |             32 |
|  design1_i/clk_wiz_1/inst/clk_out1                             | design1_i/Convert_10_8_to_8_10_FSM_0/U0/current_index[31]_i_2_n_0                                                                                                                                      | design1_i/Convert_10_8_to_8_10_FSM_0/U0/current_index[31]_i_1_n_0                                                                                                             |                9 |             32 |
|  design1_i/clk_wiz_1/inst/clk_out1                             | design1_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i                                                                                                                               | design1_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_rnw_i_reg_0                                                                                                 |                4 |             32 |
|  design1_i/clk_wiz_1/inst/clk_out1                             | design1_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Dual.gpio_OE_reg[0][0]                                                                                                            | design1_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_rnw_i_reg_0                                                                                                 |                5 |             32 |
|  design1_i/clk_wiz_1/inst/clk_out1                             | design1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/ex_start_div                                                                                                                     |                                                                                                                                                                               |                8 |             32 |
|  design1_i/clk_wiz_1/inst/clk_out1                             | design1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[2].OF_Piperun_Stage/MUXCY_I/lopt_1                                                                                     |                                                                                                                                                                               |               13 |             32 |
|  design1_i/clk_wiz_1/inst/clk_out1                             | design1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/R_reg[32][0]                                                                                                                     | design1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/ex_start_div                                                                                            |                8 |             32 |
|  design1_i/clk_wiz_1/inst/clk_out1                             | design1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[2].OF_Piperun_Stage/MUXCY_I/lopt_1                                                                                     | design1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/R                                                                                                       |                9 |             32 |
|  design1_i/clk_wiz_1/inst/clk_out1                             | design1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Q_reg[32]_0[0]                                                                                                                   | design1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Q_reg[32][0]                                                                                            |                9 |             33 |
|  design1_i/clk_wiz_1/inst/clk_out1                             | design1_i/microblaze_0_axi_periph/s02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r_pipe/skid_buffer_reg[0]_0                                                                    |                                                                                                                                                                               |                8 |             33 |
|  design1_i/clk_wiz_1/inst/clk_out1                             | design1_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/E[0]                                                                                                            |                                                                                                                                                                               |                7 |             33 |
|  design1_i/clk_wiz_1/inst/clk_out1                             | design1_i/microblaze_0_axi_periph/s02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r_pipe/p_1_in                                                                                  |                                                                                                                                                                               |               10 |             33 |
|  design1_i/clk_wiz_1/inst/clk_out1                             | design1_i/microblaze_0_axi_periph/s02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar_pipe/skid_buffer_reg[0]_0                                                                   |                                                                                                                                                                               |                5 |             34 |
|  design1_i/clk_wiz_1/inst/clk_out1                             | design1_i/microblaze_0_axi_periph/s02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_payload_i_reg[0]_1[0]                                                  |                                                                                                                                                                               |                6 |             34 |
|  design1_i/clk_wiz_1/inst/clk_out1                             |                                                                                                                                                                                                        | design1_i/microblaze_0_axi_periph/s02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                    |                8 |             35 |
|  design1_i/clk_wiz_1/inst/clk_out1                             | design1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[2].OF_Piperun_Stage/MUXCY_I/lopt_1                                                                                     | design1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/SR[0]                                                                                                   |               12 |             36 |
|  design1_i/clk_wiz_1/inst/clk_out1                             |                                                                                                                                                                                                        | design1_i/axi_gpio_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR                                                                                                                 |                8 |             43 |
|  design1_i/clk_wiz_1/inst/clk_out1                             |                                                                                                                                                                                                        | design1_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_rnw_i_reg_0                                                                                                 |               13 |             43 |
|  design1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_31     | design1_i/mdm_1/U0/Use_E2.BSCAN_I/Serial_Dbg_Intf.capture_1_reg                                                                                                                                        |                                                                                                                                                                               |               10 |             47 |
|  design1_i/VGA_for_block_0/Clock50In                           |                                                                                                                                                                                                        | btnC_IBUF                                                                                                                                                                     |               18 |             52 |
|  design1_i/clk_wiz_1/inst/clk_out1                             | design1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[2].OF_Piperun_Stage/MUXCY_I/lopt_1                                                                                     | design1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_HW_BS.Using_BitField.mem_mask1_reg[30]                                                              |               25 |             63 |
|  design1_i/clk_wiz_1/inst/clk_out1                             |                                                                                                                                                                                                        | design1_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Read_Reg_Rst                                                                                             |               16 |             64 |
|  design1_i/clk_wiz_1/inst/clk_out1                             | design1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Using_ICache_Carry_Chain.Using_Latch_AS_Logic.AND2B1L_I1/if_ready                                                                |                                                                                                                                                                               |               10 |             75 |
|  design1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_31     |                                                                                                                                                                                                        |                                                                                                                                                                               |               28 |             88 |
|  design1_i/clk_wiz_1/inst/clk_out1                             | design1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/mb_halted_1_reg[10]                                                                                                              |                                                                                                                                                                               |               16 |            128 |
|  design1_i/clk_wiz_1/inst/clk_out1                             | design1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[2].OF_Piperun_Stage/MUXCY_I/lopt_1                                                                                     | design1_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                        |               66 |            171 |
|  design1_i/clk_wiz_1/inst/clk_out1                             | design1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[10].OF_Piperun_Stage/MUXCY_I/lopt_1                                                                                    | design1_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                        |               73 |            238 |
|  design1_i/clk_wiz_1/inst/clk_out1                             |                                                                                                                                                                                                        | design1_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                        |              107 |            245 |
|  design1_i/clk_wiz_1/inst/clk_out1                             |                                                                                                                                                                                                        |                                                                                                                                                                               |              129 |            380 |
+----------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+


+--------+-----------------------+
| Fanout | Number of ControlSets |
+--------+-----------------------+
| 1      |                    16 |
| 2      |                     4 |
| 3      |                     2 |
| 4      |                    23 |
| 5      |                     7 |
| 6      |                     6 |
| 7      |                     1 |
| 8      |                    30 |
| 10     |                     4 |
| 12     |                     1 |
| 13     |                     1 |
| 14     |                     2 |
| 15     |                     1 |
| 16+    |                    59 |
+--------+-----------------------+


