#-----------------------------------------------------------
# Vivado v2017.2 (64-bit)
# SW Build 1909853 on Thu Jun 15 18:39:09 MDT 2017
# IP Build 1909766 on Thu Jun 15 19:58:00 MDT 2017
# Start of session at: Tue Oct 24 21:08:12 2017
# Process ID: 8080
# Current directory: D:/BakkArbeit_git/VivadoProject/PicroRV
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent13376 D:\BakkArbeit_git\VivadoProject\PicroRV\PicroRV.xpr
# Log file: D:/BakkArbeit_git/VivadoProject/PicroRV/vivado.log
# Journal file: D:/BakkArbeit_git/VivadoProject/PicroRV\vivado.jou
#-----------------------------------------------------------
start_gui
open_project D:/BakkArbeit_git/VivadoProject/PicroRV/PicroRV.xpr
update_compile_order -fileset sources_1
open_bd_design {D:/Dropbox/Studium/Bakk Arbeit/VivadoProject/PicroRV/PicroRV.srcs/sources_1/bd/design_1/design_1.bd}
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:processing_system7:5.5 processing_system7_0
endgroup
startgroup
set_property -dict [list CONFIG.PCW_UART1_PERIPHERAL_ENABLE {1} CONFIG.PCW_UART1_UART1_IO {MIO 48 .. 49} CONFIG.PCW_USB1_PERIPHERAL_ENABLE {0}] [get_bd_cells processing_system7_0]
endgroup
startgroup
set_property -dict [list CONFIG.PCW_UART1_PERIPHERAL_ENABLE {1} CONFIG.PCW_UART1_UART1_IO {EMIO}] [get_bd_cells processing_system7_0]
endgroup
open_bd_design {D:/Dropbox/Studium/Bakk Arbeit/VivadoProject/PicroRV/PicroRV.srcs/sources_1/bd/design_1/design_1.bd}
file mkdir D:/BakkArbeit_git/VivadoProject/PicroRV/PicroRV.srcs/sources_1/new
close [ open D:/BakkArbeit_git/VivadoProject/PicroRV/PicroRV.srcs/sources_1/new/UART_datagenerator.v w ]
add_files D:/BakkArbeit_git/VivadoProject/PicroRV/PicroRV.srcs/sources_1/new/UART_datagenerator.v
update_compile_order -fileset sources_1
open_bd_design {D:/Dropbox/Studium/Bakk Arbeit/VivadoProject/PicroRV/PicroRV.srcs/sources_1/bd/design_1/design_1.bd}
create_bd_cell -type module -reference UART_datagenerator UART_datagenerator_0
validate_bd_design
open_bd_design {D:/Dropbox/Studium/Bakk Arbeit/VivadoProject/PicroRV/PicroRV.srcs/sources_1/bd/design_1/design_1.bd}
connect_bd_net [get_bd_ports clk] [get_bd_pins processing_system7_0/M_AXI_GP0_ACLK]
validate_bd_design
save_bd_design
reset_run synth_1
launch_runs synth_1 -jobs 4
wait_on_run synth_1
create_bd_cell -type module -reference UART_datagenerator UART_datagenerator_0
connect_bd_net [get_bd_pins UART_datagenerator_0/out] [get_bd_pins processing_system7_0/UART1_RX]
connect_bd_net [get_bd_ports clk] [get_bd_pins UART_datagenerator_0/clk]
save_bd_design
reset_run synth_1
launch_runs synth_1 -jobs 4
wait_on_run synth_1
open_run synth_1 -name synth_1
place_ports trap V14
place_ports resetn W15
save_constraints
launch_runs impl_1 -to_step write_bitstream -jobs 4
wait_on_run impl_1
reset_run synth_1
launch_runs synth_1 -jobs 4
wait_on_run synth_1
launch_runs impl_1 -jobs 4
wait_on_run impl_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
wait_on_run impl_1
refresh_design
set_property IOSTANDARD LVCMOS18 [get_ports [list clk]]
set_property IOSTANDARD LVCMOS18 [get_ports [list resetn]]
set_property IOSTANDARD LVCMOS18 [get_ports [list trap]]
save_constraints
reset_run impl_1
launch_runs impl_1 -jobs 4
wait_on_run impl_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
wait_on_run impl_1
