Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (win64) Build 5239630 Fri Nov 08 22:35:27 MST 2024
| Date         : Wed Apr  9 14:29:01 2025
| Host         : DESKTOP-I99LGQ1 running 64-bit major release  (build 9200)
| Command      : report_utilization -hierarchical -hierarchical_depth 6 -file ./report/flashattn_utilization_hierarchical_routed.rpt
| Design       : bd_0_wrapper
| Device       : xc7z020clg400-1
| Speed File   : -1
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------

Utilization Design Information

Table of Contents
-----------------
1. Utilization by Hierarchy

1. Utilization by Hierarchy
---------------------------

+--------------------------------------------------------------------------+-----------------------------------------------------------------------------+------------+------------+---------+------+-----+--------+--------+------------+
|                                 Instance                                 |                                    Module                                   | Total LUTs | Logic LUTs | LUTRAMs | SRLs | FFs | RAMB36 | RAMB18 | DSP Blocks |
+--------------------------------------------------------------------------+-----------------------------------------------------------------------------+------------+------------+---------+------+-----+--------+--------+------------+
| bd_0_wrapper                                                             |                                                                       (top) |        578 |        566 |       0 |   12 | 635 |     12 |      0 |          4 |
|   bd_0_i                                                                 |                                                                        bd_0 |        578 |        566 |       0 |   12 | 635 |     12 |      0 |          4 |
|     hls_inst                                                             |                                                             bd_0_hls_inst_0 |        578 |        566 |       0 |   12 | 635 |     12 |      0 |          4 |
|       (hls_inst)                                                         |                                                             bd_0_hls_inst_0 |          0 |          0 |       0 |    0 |   0 |      0 |      0 |          0 |
|       inst                                                               |                                                   bd_0_hls_inst_0_flashattn |        578 |        566 |       0 |   12 | 635 |     12 |      0 |          4 |
|         (inst)                                                           |                                                   bd_0_hls_inst_0_flashattn |          0 |          0 |       0 |    0 |  40 |      0 |      0 |          0 |
|         K_tile_U                                                         |                              bd_0_hls_inst_0_flashattn_Q_tile_RAM_AUTO_1R1W |          0 |          0 |       0 |    0 |   0 |      4 |      0 |          0 |
|         Q_tile_U                                                         |                            bd_0_hls_inst_0_flashattn_Q_tile_RAM_AUTO_1R1W_0 |          0 |          0 |       0 |    0 |   0 |      4 |      0 |          0 |
|         V_tile_U                                                         |                            bd_0_hls_inst_0_flashattn_Q_tile_RAM_AUTO_1R1W_1 |          0 |          0 |       0 |    0 |   0 |      4 |      0 |          0 |
|         grp_flashattn_Pipeline_Attention_Loop_VITIS_LOOP_48_3_fu_120     | bd_0_hls_inst_0_flashattn_flashattn_Pipeline_Attention_Loop_VITIS_LOOP_48_3 |        478 |        466 |       0 |   12 | 509 |      0 |      0 |          4 |
|           (grp_flashattn_Pipeline_Attention_Loop_VITIS_LOOP_48_3_fu_120) | bd_0_hls_inst_0_flashattn_flashattn_Pipeline_Attention_Loop_VITIS_LOOP_48_3 |         64 |         52 |       0 |   12 |  96 |      0 |      0 |          0 |
|           fadd_32ns_32ns_32_5_full_dsp_1_U16                             |                    bd_0_hls_inst_0_flashattn_fadd_32ns_32ns_32_5_full_dsp_1 |        189 |        189 |       0 |    0 | 206 |      0 |      0 |          2 |
|             (fadd_32ns_32ns_32_5_full_dsp_1_U16)                         |                    bd_0_hls_inst_0_flashattn_fadd_32ns_32ns_32_5_full_dsp_1 |          1 |          1 |       0 |    0 |  97 |      0 |      0 |          0 |
|             flashattn_fadd_32ns_32ns_32_5_full_dsp_1_ip_u                |              bd_0_hls_inst_0_flashattn_fadd_32ns_32ns_32_5_full_dsp_1_ip_32 |        188 |        188 |       0 |    0 | 109 |      0 |      0 |          2 |
|           fadd_32ns_32ns_32_5_full_dsp_1_U17                             |                  bd_0_hls_inst_0_flashattn_fadd_32ns_32ns_32_5_full_dsp_1_3 |        204 |        204 |       0 |    0 | 205 |      0 |      0 |          2 |
|             (fadd_32ns_32ns_32_5_full_dsp_1_U17)                         |                  bd_0_hls_inst_0_flashattn_fadd_32ns_32ns_32_5_full_dsp_1_3 |          0 |          0 |       0 |    0 |  96 |      0 |      0 |          0 |
|             flashattn_fadd_32ns_32ns_32_5_full_dsp_1_ip_u                |                 bd_0_hls_inst_0_flashattn_fadd_32ns_32ns_32_5_full_dsp_1_ip |        204 |        204 |       0 |    0 | 109 |      0 |      0 |          2 |
|           flow_control_loop_pipe_sequential_init_U                       |          bd_0_hls_inst_0_flashattn_flow_control_loop_pipe_sequential_init_4 |         22 |         22 |       0 |    0 |   2 |      0 |      0 |          0 |
|         grp_flashattn_Pipeline_Read_K_and_V_VITIS_LOOP_35_2_fu_96        |   bd_0_hls_inst_0_flashattn_flashattn_Pipeline_Read_K_and_V_VITIS_LOOP_35_2 |         53 |         53 |       0 |    0 |  43 |      0 |      0 |          0 |
|           (grp_flashattn_Pipeline_Read_K_and_V_VITIS_LOOP_35_2_fu_96)    |   bd_0_hls_inst_0_flashattn_flashattn_Pipeline_Read_K_and_V_VITIS_LOOP_35_2 |         29 |         29 |       0 |    0 |  41 |      0 |      0 |          0 |
|           flow_control_loop_pipe_sequential_init_U                       |          bd_0_hls_inst_0_flashattn_flow_control_loop_pipe_sequential_init_2 |         24 |         24 |       0 |    0 |   2 |      0 |      0 |          0 |
|         grp_flashattn_Pipeline_Read_Q_VITIS_LOOP_25_1_fu_82              |         bd_0_hls_inst_0_flashattn_flashattn_Pipeline_Read_Q_VITIS_LOOP_25_1 |         47 |         47 |       0 |    0 |  43 |      0 |      0 |          0 |
|           (grp_flashattn_Pipeline_Read_Q_VITIS_LOOP_25_1_fu_82)          |         bd_0_hls_inst_0_flashattn_flashattn_Pipeline_Read_Q_VITIS_LOOP_25_1 |         27 |         27 |       0 |    0 |  41 |      0 |      0 |          0 |
|           flow_control_loop_pipe_sequential_init_U                       |            bd_0_hls_inst_0_flashattn_flow_control_loop_pipe_sequential_init |         20 |         20 |       0 |    0 |   2 |      0 |      0 |          0 |
+--------------------------------------------------------------------------+-----------------------------------------------------------------------------+------------+------------+---------+------+-----+--------+--------+------------+
* Note: The sum of lower-level cells may be larger than their parent cells total, due to cross-hierarchy LUT combining


