INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/John/Desktop/Honours_Project/RP-simulation/RP-simulation.sim/sim_1/synth/func/xsim/test_bench_init_func_synth.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Sliding_DFT_Processor
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/John/Desktop/Honours_Project/VHDL_Modules/test_bench_init.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test_bench_init
