<!DOCTYPE html PUBLIC "-//W3C//DTD HTML 4.0 Transitional//EN" "http://www.w3.org/TR/REC-html40/loose.dtd">
<html><body><div id="job">
<h2 id="title-113056408">Design Verification Engineer</h2>
<ul class="sosumi">
<li>Job Number: 113056408</li>
<li title="Santa Clara Valley, California, United States">Santa Clara Valley, California, United States</li>
<li>Posted: Oct. 27, 2017</li>
<li>Weekly Hours: 40.00</li>
</ul>
<h3>Job Summary</h3>
<p class="preline">Do your lifeâ€™s best work here at Apple!

This role is for a DV engineer who will enable bug-free first silicon for the mixed-signal designs. The responsibilities include all phases of pre-silicon verification including but not limited to: establishing DV methodology, test-plan development, verification environment development including stimulus and checkers, test-writing, debug, coverage, sign-off for RTL freeze and tape-out. </p>
<div class="callout">
<h3>Key Qualifications</h3>
<ul class="square">
<li>Required: Advanced knowledge of systemverilog test-bench language and UVM </li>
<li>Required: Experience developing scalable and portable test-benches</li>
<li>Required: Experience with verification methodologies and tools such as simulators, waveform viewers, build/run automation, coverage collection, gate level simulations</li>
<li>Strongly Preferred: Experience with mixed signal verification methodology</li>
<li>Strongly Preferred: In lieu of UVM knowledge, C/C++ expert level knowledge</li>
<li>Strongly Preferred: Experience with DDR PHY or Controller</li>
<li>Preferred: Excellent knowledge of one of the scripting languages: Python, Perl, TCL</li>
<li>Preferred: Knowledge of formal verification methodology</li>
</ul>
</div>
<h3>Description</h3>
<p class="preline">In this role, you will be responsible for ensuring bug-free first silicon for part of the SoC / IP and are expected to: 

Develop detailed test and coverage plans based on the micro-architecture
Develop verification methodology suitable for the IP, ensuring scalable and portable environment
Develop verification environment, including all the respective components such as stimulus, checkers, assertions, trackers, coverage
Develop verification plans for all features under your care
Execute verification plans, including design bring-up, DV environment bring-up, regression enabling for all features under your care, debug of the test failures
Develop block, IP and SoC level test-benches
Track and report DV progress using a variety of metrics, including bugs and coverage
Develop mixed-signal simulation environment, and work closely with analog team to ensure overall bug-free mixed-signal design</p>
<h3>Education</h3>
<p class="preline">MS + 3 years industrial experience
BS + 5 years industrial experience </p>
</div></body></html>
