// Seed: 507736960
module module_0 (
    output tri0 id_0,
    output wire id_1
);
  reg id_3, id_4;
  id_5 :
  assert property (@(posedge 1) id_3)
  else id_4 = -1;
  module_2 modCall_1 (
      id_5,
      id_5,
      id_5,
      id_5,
      id_5,
      id_5,
      id_5
  );
endmodule
module module_1 (
    input tri id_0,
    input supply0 id_1,
    output tri id_2
);
  module_0 modCall_1 (
      id_2,
      id_2
  );
  parameter id_4 = 1;
endmodule
module module_2 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7
);
  inout wire id_7;
  inout wire id_6;
  inout wire id_5;
  inout wire id_4;
  inout wire id_3;
  output wire id_2;
  input wire id_1;
  parameter id_8 = 1;
  logic id_9;
  ;
  assign module_0.id_3 = 0;
endmodule
