#-----------------------------------------------------------
# Vivado v2018.3 (64-bit)
# SW Build 2405991 on Thu Dec  6 23:36:41 MST 2018
# IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
# Start of session at: Wed Feb 26 12:52:37 2020
# Process ID: 4293
# Current directory: /home/gsaied/Desktop/old_rtl/amr
# Command line: vivado -mode tcl -source synth.tcl
# Log file: /home/gsaied/Desktop/old_rtl/amr/vivado.log
# Journal file: /home/gsaied/Desktop/old_rtl/amr/vivado.jou
#-----------------------------------------------------------
source synth.tcl
# read_verilog -sv [ glob *.sv ] 
# synth_design -top  ram_3d -part xc7vx690t -max_bram 0 
Command: synth_design -top ram_3d -part xc7vx690t -max_bram 0
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7vx690t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7vx690t'
INFO: [Vivado_Tcl 4-288] User specified maximum number of block RAM allowed in design is 0
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 4306 
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1442.641 ; gain = 92.000 ; free physical = 3666 ; free virtual = 7489
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'ram_3d' [/home/gsaied/Desktop/old_rtl/amr/ram_3d.sv:1]
	Parameter ram_num bound to: 16 - type: integer 
	Parameter WIDTH bound to: 16 - type: integer 
	Parameter address bound to: 10 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "{registers}" *) [/home/gsaied/Desktop/old_rtl/amr/ram_3d.sv:16]
INFO: [Synth 8-6155] done synthesizing module 'ram_3d' (1#1) [/home/gsaied/Desktop/old_rtl/amr/ram_3d.sv:1]
WARNING: [Synth 8-3331] design ram_3d has unconnected port rst
WARNING: [Synth 8-3331] design ram_3d has unconnected port ena
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1488.391 ; gain = 137.750 ; free physical = 3673 ; free virtual = 7505
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 1488.391 ; gain = 137.750 ; free physical = 3673 ; free virtual = 7504
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7vx690tffg1157-3
INFO: [Device 21-403] Loading part xc7vx690tffg1157-3
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 1496.395 ; gain = 145.754 ; free physical = 3671 ; free virtual = 7503
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 1504.402 ; gain = 153.762 ; free physical = 3660 ; free virtual = 7495
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
+---RAMs : 
	              16K Bit         RAMs := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module ram_3d 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
+---RAMs : 
	              16K Bit         RAMs := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 3600 (col length:200)
BRAMs: 2940 (col length: RAMB18 200 RAMB36 100)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
WARNING: [Synth 8-3331] design ram_3d has unconnected port rst
WARNING: [Synth 8-3331] design ram_3d has unconnected port ena
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:11 ; elapsed = 00:00:13 . Memory (MB): peak = 1776.715 ; gain = 426.074 ; free physical = 3272 ; free virtual = 7185
---------------------------------------------------------------------------------
WARNING: [Synth 8-5835] Resources of type BRAM have been overutilized. Used = 1, Available = 0. Will try to implement using LUT-RAM. 
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Distributed RAM: Preliminary Mapping  Report (see note below)
+------------+------------+-----------+----------------------+------------------+
|Module Name | RTL Object | Inference | Size (Depth x Width) | Primitives       | 
+------------+------------+-----------+----------------------+------------------+
|ram_3d      | ram3d_reg  | Implied   | 1 K x 16             | RAM256X1S x 64   | 
+------------+------------+-----------+----------------------+------------------+

Note: The table above is a preliminary report that shows the Distributed RAMs at the current stage of the synthesis flow. Some Distributed RAMs may be reimplemented as non Distributed RAM primitives later in the synthesis flow. Multiple instantiated RAMs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:11 ; elapsed = 00:00:13 . Memory (MB): peak = 1776.715 ; gain = 426.074 ; free physical = 3272 ; free virtual = 7185
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Distributed RAM: Final Mapping  Report
+------------+------------+-----------+----------------------+------------------+
|Module Name | RTL Object | Inference | Size (Depth x Width) | Primitives       | 
+------------+------------+-----------+----------------------+------------------+
|ram_3d      | ram3d_reg  | Implied   | 1 K x 16             | RAM256X1S x 64   | 
+------------+------------+-----------+----------------------+------------------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:11 ; elapsed = 00:00:13 . Memory (MB): peak = 1784.723 ; gain = 434.082 ; free physical = 3271 ; free virtual = 7184
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:12 ; elapsed = 00:00:14 . Memory (MB): peak = 1784.723 ; gain = 434.082 ; free physical = 3271 ; free virtual = 7185
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:12 ; elapsed = 00:00:14 . Memory (MB): peak = 1784.723 ; gain = 434.082 ; free physical = 3271 ; free virtual = 7185
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:12 ; elapsed = 00:00:14 . Memory (MB): peak = 1784.723 ; gain = 434.082 ; free physical = 3271 ; free virtual = 7185
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:12 ; elapsed = 00:00:14 . Memory (MB): peak = 1784.723 ; gain = 434.082 ; free physical = 3271 ; free virtual = 7185
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:12 ; elapsed = 00:00:14 . Memory (MB): peak = 1784.723 ; gain = 434.082 ; free physical = 3271 ; free virtual = 7185
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:12 ; elapsed = 00:00:14 . Memory (MB): peak = 1784.723 ; gain = 434.082 ; free physical = 3271 ; free virtual = 7185
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+----------+------+
|      |Cell      |Count |
+------+----------+------+
|1     |BUFG      |     1|
|2     |LUT3      |     4|
|3     |LUT6      |    16|
|4     |RAM256X1S |    64|
|5     |FDRE      |    16|
|6     |IBUF      |    28|
|7     |OBUF      |    16|
+------+----------+------+

Report Instance Areas: 
+------+---------+-------+------+
|      |Instance |Module |Cells |
+------+---------+-------+------+
|1     |top      |       |   145|
+------+---------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:12 ; elapsed = 00:00:14 . Memory (MB): peak = 1784.723 ; gain = 434.082 ; free physical = 3271 ; free virtual = 7185
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 5 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:12 ; elapsed = 00:00:14 . Memory (MB): peak = 1784.723 ; gain = 434.082 ; free physical = 3273 ; free virtual = 7186
Synthesis Optimization Complete : Time (s): cpu = 00:00:12 ; elapsed = 00:00:14 . Memory (MB): peak = 1784.730 ; gain = 434.082 ; free physical = 3273 ; free virtual = 7186
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 64 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1885.355 ; gain = 0.000 ; free physical = 3161 ; free virtual = 7082
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 64 instances were transformed.
  RAM256X1S => RAM256X1S (MUXF7, MUXF7, MUXF8, RAMS64E, RAMS64E, RAMS64E, RAMS64E): 64 instances

INFO: [Common 17-83] Releasing license: Synthesis
13 Infos, 5 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:17 ; elapsed = 00:00:19 . Memory (MB): peak = 1885.355 ; gain = 555.172 ; free physical = 3210 ; free virtual = 7140
# report_utilization -file utiliziation.rpt
# report_utilization -hierarchical -file hierarchical_utilization.rpt
# report_timing -max_paths 50 -file timing.rpt
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Delay Type: max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 4 CPUs
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-78] ReportTimingParams: -max_paths 50 -nworst 1 -delay_type max -sort_by slack.
report_timing: Time (s): cpu = 00:00:13 ; elapsed = 00:00:13 . Memory (MB): peak = 2534.688 ; gain = 649.332 ; free physical = 2603 ; free virtual = 6569
# report_design_analysis -file design.rpt
vi utiliziation.rpt 
WARNING: [Common 17-259] Unknown Tcl command 'vi utiliziation.rpt' sending command to the OS shell for execution. It is recommended to use 'exec' to send the command to the OS shell.
vi ram_3d.sv 
WARNING: [Common 17-259] Unknown Tcl command 'vi ram_3d.sv' sending command to the OS shell for execution. It is recommended to use 'exec' to send the command to the OS shell.
check_syntax 
CRITICAL WARNING: [HDL 9-3136] 'ram3d' is not declared [/home/gsaied/Desktop/old_rtl/amr/ram_3d.sv:22]
vi ram_3d.sv 
WARNING: [Common 17-259] Unknown Tcl command 'vi ram_3d.sv' sending command to the OS shell for execution. It is recommended to use 'exec' to send the command to the OS shell.
check_syntax 
INFO: [Vivado 12-4796] No errors or warning reported.
vi synth.tcl 
WARNING: [Common 17-259] Unknown Tcl command 'vi synth.tcl' sending command to the OS shell for execution. It is recommended to use 'exec' to send the command to the OS shell.
source synth.tcl 
# read_verilog -sv [ glob *.sv ] 
WARNING: [filemgmt 56-12] File '/home/gsaied/Desktop/old_rtl/amr/ram_3d.sv' cannot be added to the project because it already exists in the project, skipping this file
WARNING: [filemgmt 56-12] File '/home/gsaied/Desktop/old_rtl/amr/2ndSharedMemory.sv' cannot be added to the project because it already exists in the project, skipping this file
WARNING: [filemgmt 56-12] File '/home/gsaied/Desktop/old_rtl/amr/temp.sv' cannot be added to the project because it already exists in the project, skipping this file
WARNING: [filemgmt 56-12] File '/home/gsaied/Desktop/old_rtl/amr/fire2Squeeze3x3_tb.sv' cannot be added to the project because it already exists in the project, skipping this file
# synth_design -top  ram_3d -part xc7vx690t 
Command: synth_design -top ram_3d -part xc7vx690t
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7vx690t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7vx690t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 4497 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 2633.469 ; gain = 88.996 ; free physical = 2355 ; free virtual = 6310
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'ram_3d' [/home/gsaied/Desktop/old_rtl/amr/ram_3d.sv:1]
	Parameter ram_num bound to: 16 - type: integer 
	Parameter WIDTH bound to: 16 - type: integer 
	Parameter address bound to: 10 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'ram_3d' (1#1) [/home/gsaied/Desktop/old_rtl/amr/ram_3d.sv:1]
WARNING: [Synth 8-3331] design ram_3d has unconnected port rst
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 2670.719 ; gain = 126.246 ; free physical = 2365 ; free virtual = 6328
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 2670.719 ; gain = 126.246 ; free physical = 2376 ; free virtual = 6339
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 2670.719 ; gain = 126.246 ; free physical = 2376 ; free virtual = 6339
---------------------------------------------------------------------------------
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2835.562 ; gain = 0.000 ; free physical = 2285 ; free virtual = 6248
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2835.562 ; gain = 0.000 ; free physical = 2285 ; free virtual = 6248
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
Constraint Validation Runtime : Time (s): cpu = 00:00:00.07 ; elapsed = 00:00:00.10 . Memory (MB): peak = 2837.562 ; gain = 2.000 ; free physical = 2283 ; free virtual = 6246
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 2837.562 ; gain = 293.090 ; free physical = 2370 ; free virtual = 6325
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7vx690tffg1157-3
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 2837.562 ; gain = 293.090 ; free physical = 2370 ; free virtual = 6325
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 2837.562 ; gain = 293.090 ; free physical = 2372 ; free virtual = 6327
---------------------------------------------------------------------------------
INFO: [Synth 8-5546] ROM "douta_reg[0]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "douta_reg[1]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "douta_reg[2]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "douta_reg[3]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "douta_reg[4]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "douta_reg[5]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "douta_reg[6]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "douta_reg[7]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "douta_reg[8]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "douta_reg[9]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "douta_reg[10]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "douta_reg[11]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "douta_reg[12]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "douta_reg[13]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "douta_reg[14]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "douta_reg[15]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "douta_reg[16]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "douta_reg[17]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "douta_reg[18]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "douta_reg[19]" won't be mapped to RAM because it is too sparse
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 2837.562 ; gain = 293.090 ; free physical = 2356 ; free virtual = 6319
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 20    
+---Muxes : 
	   2 Input      1 Bit        Muxes := 20    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module ram_3d 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 20    
+---Muxes : 
	   2 Input      1 Bit        Muxes := 20    
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 3600 (col length:200)
BRAMs: 2940 (col length: RAMB18 200 RAMB36 100)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
INFO: [Synth 8-5546] ROM "douta_reg[0]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "douta_reg[1]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "douta_reg[2]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "douta_reg[3]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "douta_reg[4]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "douta_reg[5]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "douta_reg[6]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "douta_reg[7]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "douta_reg[8]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "douta_reg[9]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "douta_reg[10]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "douta_reg[11]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "douta_reg[12]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "douta_reg[13]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "douta_reg[14]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "douta_reg[15]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "douta_reg[16]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "douta_reg[17]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "douta_reg[18]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "douta_reg[19]" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-3331] design ram_3d has unconnected port rst
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 2837.562 ; gain = 293.090 ; free physical = 2353 ; free virtual = 6318
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:07 ; elapsed = 00:00:09 . Memory (MB): peak = 2837.562 ; gain = 293.090 ; free physical = 2299 ; free virtual = 6264
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:07 ; elapsed = 00:00:09 . Memory (MB): peak = 2837.562 ; gain = 293.090 ; free physical = 2299 ; free virtual = 6263
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:07 ; elapsed = 00:00:09 . Memory (MB): peak = 2837.562 ; gain = 293.090 ; free physical = 2298 ; free virtual = 6262
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 2837.562 ; gain = 293.090 ; free physical = 2298 ; free virtual = 6262
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 2837.562 ; gain = 293.090 ; free physical = 2298 ; free virtual = 6262
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 2837.562 ; gain = 293.090 ; free physical = 2298 ; free virtual = 6262
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 2837.562 ; gain = 293.090 ; free physical = 2298 ; free virtual = 6262
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 2837.562 ; gain = 293.090 ; free physical = 2298 ; free virtual = 6262
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 2837.562 ; gain = 293.090 ; free physical = 2298 ; free virtual = 6262
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----+------+
|      |Cell |Count |
+------+-----+------+
|1     |BUFG |     1|
|2     |LUT6 |    21|
|3     |FDRE |   320|
|4     |IBUF |    28|
|5     |OBUF |   320|
+------+-----+------+

Report Instance Areas: 
+------+---------+-------+------+
|      |Instance |Module |Cells |
+------+---------+-------+------+
|1     |top      |       |   690|
+------+---------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 2837.562 ; gain = 293.090 ; free physical = 2298 ; free virtual = 6262
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 1 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 2837.562 ; gain = 126.246 ; free physical = 2352 ; free virtual = 6317
Synthesis Optimization Complete : Time (s): cpu = 00:00:08 ; elapsed = 00:00:10 . Memory (MB): peak = 2837.570 ; gain = 293.090 ; free physical = 2353 ; free virtual = 6317
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2837.570 ; gain = 0.000 ; free physical = 2414 ; free virtual = 6379
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
50 Infos, 3 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 2837.570 ; gain = 293.102 ; free physical = 2470 ; free virtual = 6434
# report_utilization -file utiliziation.rpt
# report_utilization -hierarchical -file hierarchical_utilization.rpt
# report_timing -max_paths 50 -file timing.rpt
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Delay Type: max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 4 CPUs
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-78] ReportTimingParams: -max_paths 50 -nworst 1 -delay_type max -sort_by slack.
# report_design_analysis -file design.rpt
vi utiliziation.rpt 
WARNING: [Common 17-259] Unknown Tcl command 'vi utiliziation.rpt' sending command to the OS shell for execution. It is recommended to use 'exec' to send the command to the OS shell.
vi ram_3d.sv 
WARNING: [Common 17-259] Unknown Tcl command 'vi ram_3d.sv' sending command to the OS shell for execution. It is recommended to use 'exec' to send the command to the OS shell.
check_syntax 
INFO: [HDL 9-2728] undeclared symbol dout, assumed default net type wire [/home/gsaied/Desktop/old_rtl/amr/ram_3d.sv:21]
CRITICAL WARNING: [HDL 9-3136] 'addr' is not declared [/home/gsaied/Desktop/old_rtl/amr/ram_3d.sv:21]
vi ram_3d.sv 
WARNING: [Common 17-259] Unknown Tcl command 'vi ram_3d.sv' sending command to the OS shell for execution. It is recommended to use 'exec' to send the command to the OS shell.
check_syntax
CRITICAL WARNING: [HDL 9-3136] 'addr' is not declared [/home/gsaied/Desktop/old_rtl/amr/ram_3d.sv:21]
vi ram_3d.sv 
WARNING: [Common 17-259] Unknown Tcl command 'vi ram_3d.sv' sending command to the OS shell for execution. It is recommended to use 'exec' to send the command to the OS shell.
check_syntax 
INFO: [Vivado 12-4796] No errors or warning reported.
source synth.tcl 
# read_verilog -sv [ glob *.sv ] 
WARNING: [filemgmt 56-12] File '/home/gsaied/Desktop/old_rtl/amr/ram_3d.sv' cannot be added to the project because it already exists in the project, skipping this file
WARNING: [filemgmt 56-12] File '/home/gsaied/Desktop/old_rtl/amr/2ndSharedMemory.sv' cannot be added to the project because it already exists in the project, skipping this file
WARNING: [filemgmt 56-12] File '/home/gsaied/Desktop/old_rtl/amr/temp.sv' cannot be added to the project because it already exists in the project, skipping this file
WARNING: [filemgmt 56-12] File '/home/gsaied/Desktop/old_rtl/amr/fire2Squeeze3x3_tb.sv' cannot be added to the project because it already exists in the project, skipping this file
# synth_design -top  ram_3d -part xc7vx690t 
Command: synth_design -top ram_3d -part xc7vx690t
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7vx690t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7vx690t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 4589 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 2837.570 ; gain = 0.000 ; free physical = 2430 ; free virtual = 6387
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'ram_3d' [/home/gsaied/Desktop/old_rtl/amr/ram_3d.sv:1]
	Parameter ram_num bound to: 16 - type: integer 
	Parameter WIDTH bound to: 16 - type: integer 
	Parameter address bound to: 10 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "{registers}" *) [/home/gsaied/Desktop/old_rtl/amr/ram_3d.sv:15]
INFO: [Synth 8-6155] done synthesizing module 'ram_3d' (1#1) [/home/gsaied/Desktop/old_rtl/amr/ram_3d.sv:1]
WARNING: [Synth 8-3331] design ram_3d has unconnected port rst
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 2837.570 ; gain = 0.000 ; free physical = 2438 ; free virtual = 6403
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 2837.570 ; gain = 0.000 ; free physical = 2440 ; free virtual = 6405
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 2837.570 ; gain = 0.000 ; free physical = 2440 ; free virtual = 6405
---------------------------------------------------------------------------------
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2845.566 ; gain = 0.000 ; free physical = 2355 ; free virtual = 6320
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2845.566 ; gain = 0.000 ; free physical = 2355 ; free virtual = 6320
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2845.566 ; gain = 0.000 ; free physical = 2355 ; free virtual = 6320
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 2845.566 ; gain = 7.996 ; free physical = 2441 ; free virtual = 6397
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7vx690tffg1157-3
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 2845.566 ; gain = 7.996 ; free physical = 2440 ; free virtual = 6397
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 2845.566 ; gain = 7.996 ; free physical = 2440 ; free virtual = 6397
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 2845.566 ; gain = 7.996 ; free physical = 2433 ; free virtual = 6397
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 3600 (col length:200)
BRAMs: 2940 (col length: RAMB18 200 RAMB36 100)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
WARNING: [Synth 8-3331] design ram_3d has unconnected port rst
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 2845.566 ; gain = 7.996 ; free physical = 2434 ; free virtual = 6399
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Distributed RAM: Preliminary Mapping  Report (see note below)
+------------+------------+-----------+----------------------+------------------+
|Module Name | RTL Object | Inference | Size (Depth x Width) | Primitives       | 
+------------+------------+-----------+----------------------+------------------+
|ram_3d      | ram3d_reg  | Implied   | 1 K x 16             | RAM256X1S x 64   | 
+------------+------------+-----------+----------------------+------------------+

Note: The table above is a preliminary report that shows the Distributed RAMs at the current stage of the synthesis flow. Some Distributed RAMs may be reimplemented as non Distributed RAM primitives later in the synthesis flow. Multiple instantiated RAMs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 2845.566 ; gain = 7.996 ; free physical = 2380 ; free virtual = 6344
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 2845.566 ; gain = 7.996 ; free physical = 2380 ; free virtual = 6344
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Distributed RAM: Final Mapping  Report
+------------+------------+-----------+----------------------+------------------+
|Module Name | RTL Object | Inference | Size (Depth x Width) | Primitives       | 
+------------+------------+-----------+----------------------+------------------+
|ram_3d      | ram3d_reg  | Implied   | 1 K x 16             | RAM256X1S x 64   | 
+------------+------------+-----------+----------------------+------------------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 2845.566 ; gain = 7.996 ; free physical = 2379 ; free virtual = 6343
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:07 ; elapsed = 00:00:09 . Memory (MB): peak = 2845.566 ; gain = 7.996 ; free physical = 2379 ; free virtual = 6344
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:07 ; elapsed = 00:00:09 . Memory (MB): peak = 2845.566 ; gain = 7.996 ; free physical = 2379 ; free virtual = 6344
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:07 ; elapsed = 00:00:09 . Memory (MB): peak = 2845.566 ; gain = 7.996 ; free physical = 2379 ; free virtual = 6344
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:07 ; elapsed = 00:00:09 . Memory (MB): peak = 2845.566 ; gain = 7.996 ; free physical = 2379 ; free virtual = 6344
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:07 ; elapsed = 00:00:09 . Memory (MB): peak = 2845.566 ; gain = 7.996 ; free physical = 2379 ; free virtual = 6344
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:07 ; elapsed = 00:00:09 . Memory (MB): peak = 2845.566 ; gain = 7.996 ; free physical = 2379 ; free virtual = 6344
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+----------+------+
|      |Cell      |Count |
+------+----------+------+
|1     |BUFG      |     1|
|2     |LUT3      |     4|
|3     |LUT6      |    16|
|4     |RAM256X1S |    64|
|5     |IBUF      |    28|
|6     |OBUF      |    16|
+------+----------+------+

Report Instance Areas: 
+------+---------+-------+------+
|      |Instance |Module |Cells |
+------+---------+-------+------+
|1     |top      |       |   129|
+------+---------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:07 ; elapsed = 00:00:09 . Memory (MB): peak = 2845.566 ; gain = 7.996 ; free physical = 2379 ; free virtual = 6344
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 1 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:06 ; elapsed = 00:00:08 . Memory (MB): peak = 2845.566 ; gain = 0.000 ; free physical = 2436 ; free virtual = 6400
Synthesis Optimization Complete : Time (s): cpu = 00:00:07 ; elapsed = 00:00:09 . Memory (MB): peak = 2845.574 ; gain = 7.996 ; free physical = 2437 ; free virtual = 6401
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 64 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2845.574 ; gain = 0.000 ; free physical = 2498 ; free virtual = 6463
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 64 instances were transformed.
  RAM256X1S => RAM256X1S (MUXF7, MUXF7, MUXF8, RAMS64E, RAMS64E, RAMS64E, RAMS64E): 64 instances

INFO: [Common 17-83] Releasing license: Synthesis
13 Infos, 3 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 2845.574 ; gain = 8.004 ; free physical = 2543 ; free virtual = 6507
# report_utilization -file utiliziation.rpt
# report_utilization -hierarchical -file hierarchical_utilization.rpt
# report_timing -max_paths 50 -file timing.rpt
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Delay Type: max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 4 CPUs
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-78] ReportTimingParams: -max_paths 50 -nworst 1 -delay_type max -sort_by slack.
# report_design_analysis -file design.rpt
vi utiliziation.rpt 
WARNING: [Common 17-259] Unknown Tcl command 'vi utiliziation.rpt' sending command to the OS shell for execution. It is recommended to use 'exec' to send the command to the OS shell.
vi ram_3d.sv 
WARNING: [Common 17-259] Unknown Tcl command 'vi ram_3d.sv' sending command to the OS shell for execution. It is recommended to use 'exec' to send the command to the OS shell.
start_gui 
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/tools/Xilinx/Vivado/2018.3/data/ip'.
close_design
open_hw
INFO: [Device 21-403] Loading part xc7vx485tffg1157-1
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
close_hw
close_project
****** Webtalk v2018.3 (64-bit)
  **** SW Build 2405991 on Thu Dec  6 23:36:41 MST 2018
  **** IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source /home/gsaied/Desktop/old_rtl/amr/.Xil/Vivado-4293-GCS/webtalk/labtool_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Wed Feb 26 13:40:15 2020...
open_project /home/gsaied/Desktop/old_rtl/fire2_3_expand_1/project_1/project_1.xpr
CRITICAL WARNING: [Project 1-19] Could not find the file '/home/gsaied/Desktop/old_rtl/fire2_3_expand_1/biasing_2.sv'.
CRITICAL WARNING: [Project 1-19] Could not find the file '/home/gsaied/Desktop/old_rtl/fire2_3_expand_1/biasing_3.sv'.
CRITICAL WARNING: [Project 1-19] Could not find the file '/home/gsaied/Desktop/old_rtl/fire2_3_expand_1/fire2_expand_1.sv'.
CRITICAL WARNING: [Project 1-19] Could not find the file '/home/gsaied/Desktop/old_rtl/fire2_3_expand_1/rom_2.sv'.
CRITICAL WARNING: [Project 1-19] Could not find the file '/home/gsaied/Desktop/old_rtl/fire2_3_expand_1/rom_3.sv'.
CRITICAL WARNING: [Project 1-19] Could not find the file '/home/gsaied/Desktop/old_rtl/fire2_3_expand_1/fire2_3Expand1x1_tb.sv'.
CRITICAL WARNING: [Project 1-19] Could not find the file '/home/gsaied/Desktop/old_rtl/fire2_3_expand_1/file_19.mem'.
CRITICAL WARNING: [Project 1-19] Could not find the file '/home/gsaied/Desktop/old_rtl/fire2_3_expand_1/file_27.mem'.
CRITICAL WARNING: [Project 1-19] Could not find the file '/home/gsaied/Desktop/old_rtl/fire2_3_expand_1/file_5_2.mem'.
CRITICAL WARNING: [Project 1-19] Could not find the file '/home/gsaied/Desktop/old_rtl/fire2_3_expand_1/file_8_2.mem'.
CRITICAL WARNING: [Project 1-19] Could not find the file '/home/gsaied/Desktop/old_rtl/fire2_3_expand_1/file_10.mem'.
CRITICAL WARNING: [Project 1-19] Could not find the file '/home/gsaied/Desktop/old_rtl/fire2_3_expand_1/file_45.mem'.
CRITICAL WARNING: [Project 1-19] Could not find the file '/home/gsaied/Desktop/old_rtl/fire2_3_expand_1/file_51.mem'.
CRITICAL WARNING: [Project 1-19] Could not find the file '/home/gsaied/Desktop/old_rtl/fire2_3_expand_1/file_29.mem'.
CRITICAL WARNING: [Project 1-19] Could not find the file '/home/gsaied/Desktop/old_rtl/fire2_3_expand_1/file_5.mem'.
CRITICAL WARNING: [Project 1-19] Could not find the file '/home/gsaied/Desktop/old_rtl/fire2_3_expand_1/file_37.mem'.
CRITICAL WARNING: [Project 1-19] Could not find the file '/home/gsaied/Desktop/old_rtl/fire2_3_expand_1/file_25.mem'.
CRITICAL WARNING: [Project 1-19] Could not find the file '/home/gsaied/Desktop/old_rtl/fire2_3_expand_1/file_12_2.mem'.
CRITICAL WARNING: [Project 1-19] Could not find the file '/home/gsaied/Desktop/old_rtl/fire2_3_expand_1/file_63.mem'.
CRITICAL WARNING: [Project 1-19] Could not find the file '/home/gsaied/Desktop/old_rtl/fire2_3_expand_1/file_55.mem'.
CRITICAL WARNING: [Project 1-19] Could not find the file '/home/gsaied/Desktop/old_rtl/fire2_3_expand_1/file_32_2.mem'.
CRITICAL WARNING: [Project 1-19] Could not find the file '/home/gsaied/Desktop/old_rtl/fire2_3_expand_1/file_52_2.mem'.
CRITICAL WARNING: [Project 1-19] Could not find the file '/home/gsaied/Desktop/old_rtl/fire2_3_expand_1/file_12.mem'.
CRITICAL WARNING: [Project 1-19] Could not find the file '/home/gsaied/Desktop/old_rtl/fire2_3_expand_1/file_27_2.mem'.
CRITICAL WARNING: [Project 1-19] Could not find the file '/home/gsaied/Desktop/old_rtl/fire2_3_expand_1/file_47_2.mem'.
CRITICAL WARNING: [Project 1-19] Could not find the file '/home/gsaied/Desktop/old_rtl/fire2_3_expand_1/file_39.mem'.
CRITICAL WARNING: [Project 1-19] Could not find the file '/home/gsaied/Desktop/old_rtl/fire2_3_expand_1/file_15_2.mem'.
CRITICAL WARNING: [Project 1-19] Could not find the file '/home/gsaied/Desktop/old_rtl/fire2_3_expand_1/file_43.mem'.
CRITICAL WARNING: [Project 1-19] Could not find the file '/home/gsaied/Desktop/old_rtl/fire2_3_expand_1/file_3.mem'.
CRITICAL WARNING: [Project 1-19] Could not find the file '/home/gsaied/Desktop/old_rtl/fire2_3_expand_1/file_2_2.mem'.
CRITICAL WARNING: [Project 1-19] Could not find the file '/home/gsaied/Desktop/old_rtl/fire2_3_expand_1/file_55_2.mem'.
CRITICAL WARNING: [Project 1-19] Could not find the file '/home/gsaied/Desktop/old_rtl/fire2_3_expand_1/file_61.mem'.
CRITICAL WARNING: [Project 1-19] Could not find the file '/home/gsaied/Desktop/old_rtl/fire2_3_expand_1/file_31.mem'.
CRITICAL WARNING: [Project 1-19] Could not find the file '/home/gsaied/Desktop/old_rtl/fire2_3_expand_1/file_35_2.mem'.
CRITICAL WARNING: [Project 1-19] Could not find the file '/home/gsaied/Desktop/old_rtl/fire2_3_expand_1/file_21_2.mem'.
CRITICAL WARNING: [Project 1-19] Could not find the file '/home/gsaied/Desktop/old_rtl/fire2_3_expand_1/file_3_2.mem'.
CRITICAL WARNING: [Project 1-19] Could not find the file '/home/gsaied/Desktop/old_rtl/fire2_3_expand_1/file_57.mem'.
CRITICAL WARNING: [Project 1-19] Could not find the file '/home/gsaied/Desktop/old_rtl/fire2_3_expand_1/file_14.mem'.
CRITICAL WARNING: [Project 1-19] Could not find the file '/home/gsaied/Desktop/old_rtl/fire2_3_expand_1/file_18_2.mem'.
CRITICAL WARNING: [Project 1-19] Could not find the file '/home/gsaied/Desktop/old_rtl/fire2_3_expand_1/file_28_2.mem'.
CRITICAL WARNING: [Project 1-19] Could not find the file '/home/gsaied/Desktop/old_rtl/fire2_3_expand_1/file_8.mem'.
CRITICAL WARNING: [Project 1-19] Could not find the file '/home/gsaied/Desktop/old_rtl/fire2_3_expand_1/file_51_2.mem'.
CRITICAL WARNING: [Project 1-19] Could not find the file '/home/gsaied/Desktop/old_rtl/fire2_3_expand_1/file_30.mem'.
CRITICAL WARNING: [Project 1-19] Could not find the file '/home/gsaied/Desktop/old_rtl/fire2_3_expand_1/file_58_2.mem'.
CRITICAL WARNING: [Project 1-19] Could not find the file '/home/gsaied/Desktop/old_rtl/fire2_3_expand_1/file_34_2.mem'.
CRITICAL WARNING: [Project 1-19] Could not find the file '/home/gsaied/Desktop/old_rtl/fire2_3_expand_1/file_44_2.mem'.
CRITICAL WARNING: [Project 1-19] Could not find the file '/home/gsaied/Desktop/old_rtl/fire2_3_expand_1/file_11_2.mem'.
CRITICAL WARNING: [Project 1-19] Could not find the file '/home/gsaied/Desktop/old_rtl/fire2_3_expand_1/file_59.mem'.
CRITICAL WARNING: [Project 1-19] Could not find the file '/home/gsaied/Desktop/old_rtl/fire2_3_expand_1/file_24.mem'.
CRITICAL WARNING: [Project 1-19] Could not find the file '/home/gsaied/Desktop/old_rtl/fire2_3_expand_1/file_61_2.mem'.
CRITICAL WARNING: [Project 1-19] Could not find the file '/home/gsaied/Desktop/old_rtl/fire2_3_expand_1/file_20.mem'.
CRITICAL WARNING: [Project 1-19] Could not find the file '/home/gsaied/Desktop/old_rtl/fire2_3_expand_1/file_22_2.mem'.
CRITICAL WARNING: [Project 1-19] Could not find the file '/home/gsaied/Desktop/old_rtl/fire2_3_expand_1/file_33.mem'.
CRITICAL WARNING: [Project 1-19] Could not find the file '/home/gsaied/Desktop/old_rtl/fire2_3_expand_1/file_50_2.mem'.
CRITICAL WARNING: [Project 1-19] Could not find the file '/home/gsaied/Desktop/old_rtl/fire2_3_expand_1/file_1.mem'.
CRITICAL WARNING: [Project 1-19] Could not find the file '/home/gsaied/Desktop/old_rtl/fire2_3_expand_1/file_6.mem'.
CRITICAL WARNING: [Project 1-19] Could not find the file '/home/gsaied/Desktop/old_rtl/fire2_3_expand_1/file_16.mem'.
CRITICAL WARNING: [Project 1-19] Could not find the file '/home/gsaied/Desktop/old_rtl/fire2_3_expand_1/file_41.mem'.
CRITICAL WARNING: [Project 1-19] Could not find the file '/home/gsaied/Desktop/old_rtl/fire2_3_expand_1/file_62_2.mem'.
CRITICAL WARNING: [Project 1-19] Could not find the file '/home/gsaied/Desktop/old_rtl/fire2_3_expand_1/file_17_2.mem'.
CRITICAL WARNING: [Project 1-19] Could not find the file '/home/gsaied/Desktop/old_rtl/fire2_3_expand_1/file_57_2.mem'.
CRITICAL WARNING: [Project 1-19] Could not find the file '/home/gsaied/Desktop/old_rtl/fire2_3_expand_1/file_4_2.mem'.
CRITICAL WARNING: [Project 1-19] Could not find the file '/home/gsaied/Desktop/old_rtl/fire2_3_expand_1/file_18.mem'.
CRITICAL WARNING: [Project 1-19] Could not find the file '/home/gsaied/Desktop/old_rtl/fire2_3_expand_1/file_10_2.mem'.
CRITICAL WARNING: [Project 1-19] Could not find the file '/home/gsaied/Desktop/old_rtl/fire2_3_expand_1/file_45_2.mem'.
CRITICAL WARNING: [Project 1-19] Could not find the file '/home/gsaied/Desktop/old_rtl/fire2_3_expand_1/file_35.mem'.
CRITICAL WARNING: [Project 1-19] Could not find the file '/home/gsaied/Desktop/old_rtl/fire2_3_expand_1/file_48.mem'.
CRITICAL WARNING: [Project 1-19] Could not find the file '/home/gsaied/Desktop/old_rtl/fire2_3_expand_1/file_22.mem'.
CRITICAL WARNING: [Project 1-19] Could not find the file '/home/gsaied/Desktop/old_rtl/fire2_3_expand_1/file_44.mem'.
CRITICAL WARNING: [Project 1-19] Could not find the file '/home/gsaied/Desktop/old_rtl/fire2_3_expand_1/file_36_2.mem'.
CRITICAL WARNING: [Project 1-19] Could not find the file '/home/gsaied/Desktop/old_rtl/fire2_3_expand_1/file_56_2.mem'.
CRITICAL WARNING: [Project 1-19] Could not find the file '/home/gsaied/Desktop/old_rtl/fire2_3_expand_1/file_52.mem'.
CRITICAL WARNING: [Project 1-19] Could not find the file '/home/gsaied/Desktop/old_rtl/fire2_3_expand_1/file_46_2.mem'.
CRITICAL WARNING: [Project 1-19] Could not find the file '/home/gsaied/Desktop/old_rtl/fire2_3_expand_1/file_13_2.mem'.
CRITICAL WARNING: [Project 1-19] Could not find the file '/home/gsaied/Desktop/old_rtl/fire2_3_expand_1/file_33_2.mem'.
CRITICAL WARNING: [Project 1-19] Could not find the file '/home/gsaied/Desktop/old_rtl/fire2_3_expand_1/file_4.mem'.
CRITICAL WARNING: [Project 1-19] Could not find the file '/home/gsaied/Desktop/old_rtl/fire2_3_expand_1/file_23_2.mem'.
CRITICAL WARNING: [Project 1-19] Could not find the file '/home/gsaied/Desktop/old_rtl/fire2_3_expand_1/file_60.mem'.
CRITICAL WARNING: [Project 1-19] Could not find the file '/home/gsaied/Desktop/old_rtl/fire2_3_expand_1/file_36.mem'.
CRITICAL WARNING: [Project 1-19] Could not find the file '/home/gsaied/Desktop/old_rtl/fire2_3_expand_1/file_43_2.mem'.
CRITICAL WARNING: [Project 1-19] Could not find the file '/home/gsaied/Desktop/old_rtl/fire2_3_expand_1/file_2.mem'.
CRITICAL WARNING: [Project 1-19] Could not find the file '/home/gsaied/Desktop/old_rtl/fire2_3_expand_1/file_16_2.mem'.
CRITICAL WARNING: [Project 1-19] Could not find the file '/home/gsaied/Desktop/old_rtl/fire2_3_expand_1/file_26_2.mem'.
CRITICAL WARNING: [Project 1-19] Could not find the file '/home/gsaied/Desktop/old_rtl/fire2_3_expand_1/file_54.mem'.
CRITICAL WARNING: [Project 1-19] Could not find the file '/home/gsaied/Desktop/old_rtl/fire2_3_expand_1/file_28.mem'.
CRITICAL WARNING: [Project 1-19] Could not find the file '/home/gsaied/Desktop/old_rtl/fire2_3_expand_1/file_1_2.mem'.
CRITICAL WARNING: [Project 1-19] Could not find the file '/home/gsaied/Desktop/old_rtl/fire2_3_expand_1/file_11.mem'.
CRITICAL WARNING: [Project 1-19] Could not find the file '/home/gsaied/Desktop/old_rtl/fire2_3_expand_1/file_29_2.mem'.
CRITICAL WARNING: [Project 1-19] Could not find the file '/home/gsaied/Desktop/old_rtl/fire2_3_expand_1/file_39_2.mem'.
CRITICAL WARNING: [Project 1-19] Could not find the file '/home/gsaied/Desktop/old_rtl/fire2_3_expand_1/file_42.mem'.
CRITICAL WARNING: [Project 1-19] Could not find the file '/home/gsaied/Desktop/old_rtl/fire2_3_expand_1/file_59_2.mem'.
CRITICAL WARNING: [Project 1-19] Could not find the file '/home/gsaied/Desktop/old_rtl/fire2_3_expand_1/file_19_2.mem'.
CRITICAL WARNING: [Project 1-19] Could not find the file '/home/gsaied/Desktop/old_rtl/fire2_3_expand_1/file_46.mem'.
CRITICAL WARNING: [Project 1-19] Could not find the file '/home/gsaied/Desktop/old_rtl/fire2_3_expand_1/file_49_2.mem'.
CRITICAL WARNING: [Project 1-19] Could not find the file '/home/gsaied/Desktop/old_rtl/fire2_3_expand_1/file_50.mem'.
CRITICAL WARNING: [Project 1-19] Could not find the file '/home/gsaied/Desktop/old_rtl/fire2_3_expand_1/file_60_2.mem'.
CRITICAL WARNING: [Project 1-19] Could not find the file '/home/gsaied/Desktop/old_rtl/fire2_3_expand_1/file_38.mem'.
CRITICAL WARNING: [Project 1-19] Could not find the file '/home/gsaied/Desktop/old_rtl/fire2_3_expand_1/file_9_2.mem'.
CRITICAL WARNING: [Project 1-19] Could not find the file '/home/gsaied/Desktop/old_rtl/fire2_3_expand_1/file_62.mem'.
CRITICAL WARNING: [Project 1-19] Could not find the file '/home/gsaied/Desktop/old_rtl/fire2_3_expand_1/file_56.mem'.
INFO: [Common 17-14] Message 'Project 1-19' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/tools/Xilinx/Vivado/2018.3/data/ip'.
update_compile_order -fileset sources_1
WARNING: [IP_Flow 19-3899] Cannot get the environment domain name variable for the component vendor name. Setting the vendor name to 'user.org'.
set_property source_mgmt_mode DisplayOnly [current_project]
WARNING: [IP_Flow 19-3899] Cannot get the environment domain name variable for the component vendor name. Setting the vendor name to 'user.org'.
create_bd_design "design_1"
Wrote  : </home/gsaied/Desktop/old_rtl/fire2_3_expand_1/project_1/project_1.srcs/sources_1/bd/design_1/design_1.bd> 
set_property synth_checkpoint_mode None [get_files  /home/gsaied/Desktop/old_rtl/fire2_3_expand_1/project_1/project_1.srcs/sources_1/bd/design_1/design_1.bd]
generate_target all [get_files  /home/gsaied/Desktop/old_rtl/fire2_3_expand_1/project_1/project_1.srcs/sources_1/bd/design_1/design_1.bd]
Wrote  : </home/gsaied/Desktop/old_rtl/fire2_3_expand_1/project_1/project_1.srcs/sources_1/bd/design_1/design_1.bd> 
Wrote  : </home/gsaied/Desktop/old_rtl/fire2_3_expand_1/project_1/project_1.srcs/sources_1/bd/design_1/ui/bd_1f5defd0.ui> 
VHDL Output written to : /home/gsaied/Desktop/old_rtl/fire2_3_expand_1/project_1/project_1.srcs/sources_1/bd/design_1/synth/design_1.v
VHDL Output written to : /home/gsaied/Desktop/old_rtl/fire2_3_expand_1/project_1/project_1.srcs/sources_1/bd/design_1/sim/design_1.v
VHDL Output written to : /home/gsaied/Desktop/old_rtl/fire2_3_expand_1/project_1/project_1.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v
Exporting to file /home/gsaied/Desktop/old_rtl/fire2_3_expand_1/project_1/project_1.srcs/sources_1/bd/design_1/hw_handoff/design_1.hwh
Generated Block Design Tcl file /home/gsaied/Desktop/old_rtl/fire2_3_expand_1/project_1/project_1.srcs/sources_1/bd/design_1/hw_handoff/design_1_bd.tcl
Generated Hardware Definition File /home/gsaied/Desktop/old_rtl/fire2_3_expand_1/project_1/project_1.srcs/sources_1/bd/design_1/synth/design_1.hwdef
export_ip_user_files -of_objects [get_files /home/gsaied/Desktop/old_rtl/fire2_3_expand_1/project_1/project_1.srcs/sources_1/bd/design_1/design_1.bd] -no_script -sync -force -quiet
export_simulation -of_objects [get_files /home/gsaied/Desktop/old_rtl/fire2_3_expand_1/project_1/project_1.srcs/sources_1/bd/design_1/design_1.bd] -directory /home/gsaied/Desktop/old_rtl/fire2_3_expand_1/project_1/project_1.ip_user_files/sim_scripts -ip_user_files_dir /home/gsaied/Desktop/old_rtl/fire2_3_expand_1/project_1/project_1.ip_user_files -ipstatic_source_dir /home/gsaied/Desktop/old_rtl/fire2_3_expand_1/project_1/project_1.ip_user_files/ipstatic -lib_map_path [list {modelsim=/home/gsaied/Desktop/old_rtl/fire2_3_expand_1/project_1/project_1.cache/compile_simlib/modelsim} {questa=/home/gsaied/Desktop/old_rtl/fire2_3_expand_1/project_1/project_1.cache/compile_simlib/questa} {ies=/home/gsaied/Desktop/old_rtl/fire2_3_expand_1/project_1/project_1.cache/compile_simlib/ies} {xcelium=/home/gsaied/Desktop/old_rtl/fire2_3_expand_1/project_1/project_1.cache/compile_simlib/xcelium} {vcs=/home/gsaied/Desktop/old_rtl/fire2_3_expand_1/project_1/project_1.cache/compile_simlib/vcs} {riviera=/home/gsaied/Desktop/old_rtl/fire2_3_expand_1/project_1/project_1.cache/compile_simlib/riviera}] -use_ip_compiled_libs -force -quiet
exit
INFO: [Common 17-206] Exiting Vivado at Wed Feb 26 13:47:40 2020...
