wb_dma_ch_pri_enc/wire_pri27_out -1.068670 -0.613422 -1.302227 0.005137 2.045463 -2.248452 0.304928 0.235133 -1.600271 -0.500345 -0.563999 3.115854 -0.127373 0.218706 0.844600 -0.240379 -1.539068 -1.855032 1.183141 -0.678268
wb_dma_de/always_23/block_1/case_1/block_7/if_1/block_1/stmt_2 -1.498151 1.939944 -1.878489 -0.720975 1.451126 0.375702 -0.697549 3.260418 1.017014 0.902300 -1.442560 5.124450 -0.534831 -1.448489 0.782638 2.884368 1.419684 0.484743 0.884073 0.965622
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 0.616487 0.619477 -0.097705 0.253326 0.975038 -1.466386 -0.829531 -1.634707 -2.020025 -1.323554 0.788520 -0.147921 -0.320722 1.791976 -0.813274 0.050206 -2.173186 -1.478687 -0.225431 0.073509
wb_dma_ch_sel/always_5/stmt_1/expr_1 -2.148750 4.129281 0.118199 0.269935 0.994224 1.814155 -2.788091 0.630094 0.513074 -3.381064 0.036826 1.594857 -0.369415 2.242476 0.937896 3.074487 1.394096 -3.593220 -2.281435 -2.393433
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/cond 0.557422 0.665748 -0.144106 0.250616 0.881088 -1.456962 -0.806986 -1.622976 -2.014128 -1.305518 0.672073 -0.162602 -0.322206 1.767171 -0.810165 0.027202 -2.063054 -1.450822 -0.279497 0.084812
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1 -0.676343 -0.834984 -0.226531 -1.901131 0.922586 -2.897617 1.649591 -1.857345 -4.579167 -0.607064 2.836827 3.456402 -0.650154 0.473800 0.144215 -0.986441 -0.393296 0.063204 1.255476 2.185556
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -1.925700 -1.791363 -1.077846 -0.897596 -0.196887 -1.387341 2.065340 0.932229 -2.088046 0.341239 0.148209 2.211205 -1.160252 -1.684184 1.803314 0.283253 1.038257 0.112488 1.211555 0.944674
wb_dma_ch_rf/assign_1_ch_adr0 -0.305733 -0.604344 0.278385 -1.396164 -5.227923 -2.172267 3.101637 -0.777083 0.704967 -1.765371 -0.725087 -4.439879 -1.325477 -0.817032 2.735267 -0.928713 0.996584 -2.244438 -2.821683 1.820098
wb_dma_ch_rf/reg_ch_busy 4.320975 2.917323 4.504875 -1.162196 0.670685 -0.717917 -1.266765 0.230647 -2.940001 -2.468515 1.955162 -2.340839 -1.660194 -1.361744 0.274493 -0.859203 1.149089 -2.223411 -2.414586 0.589376
wb_dma_wb_slv/always_5 -4.067198 -0.513517 1.921086 4.449043 -1.163713 3.096184 -1.839801 0.529520 1.527133 3.040026 -3.432641 -2.036926 -1.712090 -1.877286 -2.822171 -1.711572 -0.327058 -1.739632 0.853158 0.943208
wb_dma_wb_slv/always_4 -1.302014 5.103073 -0.433811 -2.413001 -6.634171 3.332666 -3.740574 0.645991 1.186486 1.113007 -4.278416 -2.000412 -1.613134 -1.130354 -0.417966 -1.410833 -1.510049 -0.656025 0.548690 7.856462
wb_dma_wb_slv/always_3 1.546493 2.891752 2.607147 -1.308186 -2.574032 -5.074017 0.688161 -0.145472 -2.433346 0.289030 -0.881639 -0.627059 -2.164149 0.289500 0.441708 -0.021559 1.464270 3.907215 -2.766379 5.426959
wb_dma_wb_slv/always_1 1.820886 6.040756 1.723304 -0.933115 -3.371177 -0.450302 -2.282820 -1.658164 -0.660864 -1.935634 -1.578969 -2.232587 -1.696927 1.258339 -0.595755 -0.291426 -3.897326 -2.944657 -4.229541 6.924195
wb_dma_ch_sel/always_44/case_1/cond -3.195537 -1.620384 1.022385 -1.114443 -4.441219 -2.084063 3.523524 -0.538079 -0.131006 -1.997168 0.181229 -1.593325 -2.647021 -3.311125 2.015630 0.022067 1.906399 -2.502098 -1.307302 5.000340
wb_dma_rf/wire_ch0_csr 4.299914 3.367384 1.047451 0.536830 -0.529113 -1.109215 -0.402201 -0.366207 0.452702 -2.520930 -1.125223 -4.520710 -1.268922 -0.262300 0.198933 1.195602 -0.986521 -0.727187 -5.197169 3.648533
wb_dma_de/wire_done 2.227036 3.605173 -1.795272 -0.418802 2.335832 0.967950 -0.831177 1.181690 -2.371603 0.067920 -2.078004 1.796262 0.088570 0.563836 -0.391832 0.013096 -0.304985 -0.279901 -1.666981 -2.744146
wb_dma_ch_pri_enc/wire_pri11_out -1.171686 -0.631903 -1.276754 -0.032784 1.961503 -2.217706 0.279118 0.243640 -1.508008 -0.500240 -0.558832 3.099074 -0.136937 0.215801 0.860879 -0.271867 -1.580106 -1.928910 1.258081 -0.607316
wb_dma_de/always_6/if_1/if_1/stmt_1/expr_1 3.886949 3.078843 -0.394974 -1.284961 3.634463 1.794286 0.201497 -0.917238 -3.376130 0.749422 1.563324 2.715048 1.275470 1.418702 -2.560210 -1.788429 0.748280 2.326245 -1.551430 -3.106931
wb_dma_ch_rf/assign_27_ptr_inv/expr_1 0.145975 -1.442172 0.251006 -1.143495 2.296510 0.146426 1.961034 -0.247404 -0.674678 1.366576 2.190817 3.943873 1.283669 -0.677619 -0.561013 -1.934547 1.619235 2.155047 1.274802 -1.037184
wb_dma_de/always_13/stmt_1 -0.250001 2.332734 0.786957 0.430796 1.951810 -1.465952 -0.938654 2.278347 0.106469 -2.862334 -1.776510 1.621890 0.042085 0.168962 3.411030 1.958727 1.308008 -2.258351 -2.659129 -2.626105
wb_dma_de/always_4/if_1 0.811096 2.297328 0.151874 0.246388 2.146609 0.182906 0.127880 0.421585 -2.966661 -0.001103 -1.892959 1.251161 0.118944 0.615704 0.773678 -2.780948 -0.302922 -1.911634 -1.757769 -3.566940
wb_dma_ch_arb/input_req 1.328142 -1.357924 -1.060495 -0.186965 1.154722 -2.920753 3.008802 -1.955071 -4.320935 -2.756575 -0.843737 1.797498 -0.915973 -3.884893 -3.572238 0.879569 0.623684 1.831815 -1.200386 3.367331
wb_dma_wb_mast/input_mast_din 2.498324 1.479246 -3.971867 -0.664488 0.626350 0.348978 -1.126247 1.855412 2.231668 1.374643 -2.706809 1.619659 0.994654 -0.523397 -1.680058 2.674716 -2.388973 2.090203 0.753379 1.158792
wb_dma_ch_pri_enc/wire_pri20_out -1.151663 -0.587228 -1.356188 -0.030983 2.022959 -2.289531 0.324127 0.223959 -1.584126 -0.530963 -0.651082 3.147066 -0.159736 0.218065 0.839992 -0.260152 -1.553305 -1.905745 1.184941 -0.666692
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/cond -2.007621 -0.741291 0.488717 2.368823 -0.907311 1.167894 1.674558 0.393686 0.965520 0.407017 -3.358455 -1.557640 -0.940121 -2.306375 -0.604569 -1.814649 1.684813 -1.439655 -1.621807 -1.568967
wb_dma_ch_rf/always_26/if_1/if_1 -1.725598 2.558200 2.793486 1.460688 0.835465 -1.795899 -2.614489 0.771636 -2.386105 -2.445005 -0.710851 1.164675 -0.439495 1.638397 2.482400 3.097715 1.126829 0.094498 -2.924340 0.159602
wb_dma_ch_rf/always_4/if_1/block_1/if_1/stmt_1 2.090033 1.044177 -1.625066 -3.890575 -1.420936 0.446924 -0.561461 -0.421931 -2.282126 -3.041746 1.853912 0.162718 1.213707 1.136022 2.764228 1.290392 0.022673 0.875409 -0.181970 0.265562
wb_dma_ch_sel/assign_145_req_p0/expr_1 -2.534257 0.366711 1.839178 1.583353 -0.794544 2.160517 -0.665637 1.604974 -0.630446 1.415672 -2.699702 -0.315137 -0.677579 -1.833527 0.706430 -1.823359 2.239354 -0.708219 -0.365670 -1.201300
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/cond -0.390794 -1.497907 -0.630782 0.220409 1.947375 0.396401 1.364031 0.938657 -0.074291 0.975981 0.115063 2.229813 0.399075 -1.055212 0.252226 -0.544521 0.941350 0.672019 0.834785 -2.266791
wb_dma_de/always_23/block_1/case_1/block_2/stmt_1 0.028077 0.735553 -0.374583 -1.132880 -0.695697 1.481494 -2.165253 -0.922304 -0.402762 -2.759053 0.649879 -0.330091 0.238246 0.816582 -0.226358 1.116816 -0.699805 -1.578981 0.147686 -0.131971
wb_dma_ch_sel/wire_ch_sel 2.452603 2.651760 3.655833 -0.332458 -0.390798 -2.776937 1.654830 -0.832628 -0.858454 -2.460386 0.561561 -2.068862 -0.826944 -1.085407 0.445078 -1.577182 1.303127 -2.063601 -4.303750 2.239019
wb_dma_rf/inst_u19 -2.761250 -1.129007 -0.696282 2.067299 0.884215 -1.030535 1.884321 0.491514 -0.671133 -0.241873 -3.717125 1.341102 -0.993474 -1.951513 0.203888 -1.944195 0.183482 -3.016050 -0.562414 -1.937386
wb_dma_rf/inst_u18 -2.748398 -1.134006 -0.714718 2.205587 1.116486 -1.177188 1.821846 0.296043 -0.849051 -0.280466 -3.622759 1.329036 -1.020644 -1.714348 0.025126 -2.039394 -0.121269 -3.182589 -0.529942 -2.067156
wb_dma_rf/inst_u17 -2.859736 -1.256720 -0.809205 2.080359 1.071407 -1.191115 1.874154 0.486936 -0.722920 -0.258661 -3.644766 1.490298 -1.012197 -1.855566 0.240294 -1.944223 0.048338 -3.138656 -0.471231 -2.080470
wb_dma_rf/inst_u16 -2.968057 -1.346679 -0.766171 2.182840 1.086709 -1.138831 1.866052 0.524333 -0.626459 -0.227174 -3.734517 1.476322 -1.043323 -1.931913 0.226015 -1.978675 0.010265 -3.264805 -0.347872 -2.091959
wb_dma_rf/inst_u15 -2.878939 -1.207231 -0.805606 2.200493 1.147445 -1.143311 1.826429 0.497891 -0.785162 -0.196093 -3.725498 1.503818 -1.042507 -1.863855 0.163157 -1.982764 -0.075612 -3.249828 -0.420309 -2.123658
wb_dma_rf/inst_u14 -2.891309 -1.207072 -0.784116 2.135197 1.015622 -1.105832 1.967564 0.499843 -0.669461 -0.205156 -3.783948 1.411017 -0.970202 -1.955725 0.229621 -2.001512 0.184764 -3.094915 -0.510605 -2.113678
wb_dma_rf/inst_u13 -2.850294 -1.164159 -0.744091 2.134408 0.911892 -1.131043 1.868051 0.429306 -0.723681 -0.281470 -3.758759 1.317265 -1.059424 -1.919341 0.212760 -1.940368 0.042039 -3.182773 -0.533113 -1.960451
wb_dma_rf/inst_u12 -2.866417 -1.209298 -0.753042 2.113525 0.969841 -1.100108 1.869729 0.525361 -0.634250 -0.231444 -3.720948 1.403324 -1.024210 -1.959487 0.235971 -1.941797 0.154369 -3.086334 -0.492072 -2.017014
wb_dma_rf/inst_u11 -2.871699 -1.219263 -0.748920 2.139339 0.989083 -1.152418 1.984505 0.452788 -0.721947 -0.278559 -3.736752 1.421353 -1.005988 -1.935686 0.205553 -2.030162 0.192980 -3.106341 -0.562907 -2.065627
wb_dma_rf/inst_u10 -2.940287 -1.276995 -0.754948 2.232588 1.083627 -1.078779 1.890642 0.529061 -0.674605 -0.150976 -3.792285 1.475890 -1.053187 -1.934045 0.180343 -1.992187 0.007621 -3.238925 -0.424730 -2.120874
wb_dma_de/always_23/block_1/case_1/block_1/if_1/if_1/block_1/if_1/stmt_2 2.137395 3.037069 0.344894 0.092682 -0.388641 0.799274 0.983706 -1.342193 -0.138819 3.539979 -3.192685 -0.638730 2.618756 2.170779 -0.979531 -7.218073 -2.032722 0.744264 -2.553113 -1.290630
wb_dma_de/always_23/block_1/case_1/block_1/if_1/if_1/block_1/if_1/stmt_1 -2.029319 -3.996433 -2.092857 -2.589790 -3.002319 -1.062241 -1.035049 2.681382 -0.022173 -1.967456 -3.130395 1.089259 0.358340 -3.678852 3.636720 1.609148 3.113917 0.762818 4.212351 -0.206659
wb_dma/input_wb1_ack_i 1.231027 1.212889 -0.247463 -0.389228 -0.436456 -2.122085 -1.408028 -1.640325 -6.280842 -3.747183 -1.459583 0.857222 -1.822885 0.114796 -1.092863 1.307601 -0.497852 -0.303003 -2.277049 0.929081
wb_dma/wire_slv0_we 2.001397 3.482842 3.147191 -1.653943 -2.731382 -4.535473 -0.078135 0.611473 -2.236660 0.686549 -0.705804 -1.201017 -1.968183 0.359061 1.155891 -0.116265 1.798690 3.694710 -2.536937 5.120151
wb_dma_ch_rf/reg_ch_sz_inf 2.283559 1.953978 1.462450 -1.198815 -0.300268 1.212813 -2.122816 0.350598 -0.746547 -0.443383 1.877158 -1.934123 0.134101 1.617051 1.309277 0.254785 -0.180753 -0.419324 -0.543652 -0.960360
wb_dma_ch_rf 3.156070 4.040344 0.558000 -3.384708 -3.334561 -0.982792 -0.955102 -0.672629 -3.166771 -3.151342 0.409576 -2.708549 -0.566182 0.540725 1.246261 1.282297 1.913228 2.412121 -2.762495 4.510688
wb_dma_ch_sel/wire_gnt_p1_d 0.669592 0.703684 -0.118746 0.229456 0.876633 -1.511634 -0.863784 -1.637572 -2.022844 -1.358166 0.796802 -0.198491 -0.338722 1.801740 -0.802797 0.077826 -2.134733 -1.462313 -0.268253 0.142484
wb_dma_ch_rf/assign_13_ch_txsz_we/expr_1 0.906352 4.643793 0.631805 -1.763256 1.827089 2.379530 -0.261815 2.088291 -0.860461 1.649296 -0.248508 4.645525 0.411046 -0.617605 -0.110652 -0.852742 3.183660 1.806951 -1.576640 -0.515512
wb_dma_ch_sel/input_ch1_txsz 0.559838 2.097378 -2.720879 -0.942167 0.358871 -1.933965 -1.907534 0.243678 -0.888915 -1.377517 -0.990395 1.742238 -0.494790 1.131220 -0.359247 3.059664 -2.422476 -0.941823 0.495928 2.192973
wb_dma/wire_ch3_txsz -1.861333 -1.356207 -1.266547 -0.250054 1.102057 -0.820695 1.148500 1.976787 0.487858 0.855094 -1.441024 3.435530 0.189113 -1.682567 1.782252 -0.302322 0.552380 -0.468969 1.547598 -0.729533
wb_dma_ch_sel/assign_7_pri2 -0.369196 -1.504649 -0.625610 0.228321 1.947642 0.455534 1.350356 0.928099 -0.054387 1.028595 0.112012 2.148602 0.404261 -1.018452 0.180719 -0.604550 0.912922 0.622744 0.845480 -2.262549
wb_dma_ch_pri_enc/inst_u30 -1.257728 -0.676219 -1.407898 -0.011634 2.036625 -2.324529 0.296131 0.333720 -1.517484 -0.479718 -0.670051 3.268267 -0.148104 0.165014 0.949890 -0.228570 -1.629914 -2.012523 1.334385 -0.639923
wb_dma/assign_3_dma_nd -0.628158 -0.300077 -0.484038 1.778634 2.464281 1.715864 3.265615 0.613454 -0.851777 1.830632 -3.075174 2.101633 0.449397 -2.131389 -1.216764 -3.508899 2.416807 0.905182 -1.862616 -4.360411
wb_dma_ch_rf/assign_6_pointer 3.378173 -1.109484 -1.671417 -5.917465 -0.130177 -1.592245 0.377314 0.434389 -2.699493 -3.695106 1.898371 3.311460 2.851275 -0.767004 4.739872 0.054430 -0.021387 1.985180 1.370996 0.514386
wb_dma_ch_rf/wire_ch_adr0_dewe -1.754441 -1.898780 0.357413 0.809339 -1.391138 -0.194050 -0.158174 0.614212 1.691151 -0.503739 -0.188444 -1.439475 -1.003891 -1.161472 0.805283 1.035064 0.212683 -1.702259 0.972702 0.511883
wb_dma_ch_pri_enc/always_2/if_1/cond -1.173671 -0.635450 -1.305686 -0.064833 1.848179 -2.208407 0.268349 0.266347 -1.475164 -0.462546 -0.614612 3.052384 -0.168325 0.183292 0.915290 -0.226027 -1.578791 -1.891439 1.245220 -0.500008
wb_dma_ch_rf/always_2/if_1/if_1/block_1/if_1/cond 0.566761 -2.528892 -1.124700 -1.432805 1.072817 -2.635170 0.895645 2.255148 -0.268757 -1.279703 -2.059161 2.770143 0.941760 -2.806058 3.539874 -0.199639 -0.471500 -0.112492 1.384632 -0.488188
wb_dma_ch_sel/input_ch0_txsz 0.548074 4.954161 -0.333585 -0.490996 1.697652 2.769762 -1.094831 3.338450 -0.534007 1.196704 -2.417420 3.188519 -0.420544 -0.793345 0.682568 0.596377 2.482876 0.354544 -2.042883 -1.937230
wb_dma_ch_sel/always_2 -0.609019 -0.237068 -0.446200 1.799334 2.390358 1.797247 3.130143 0.656878 -0.768272 1.887906 -3.107693 1.924688 0.392460 -2.121588 -1.293039 -3.486207 2.331348 0.829221 -1.841854 -4.250023
wb_dma_ch_sel/always_3 -0.038759 1.005832 -2.172499 -0.831679 2.032445 0.979336 2.691010 1.247033 -0.260438 2.012854 -2.436611 5.394355 1.096468 -2.335484 -1.600912 -1.569126 2.558161 2.988089 -0.544058 -0.776953
wb_dma_rf/input_de_txsz_we 1.967634 2.326763 -0.839015 1.312917 2.868930 4.815966 -1.760627 2.934284 0.961469 3.524924 -1.607493 0.752180 -0.099014 -0.750658 -1.683099 -0.180417 -0.189730 0.470038 0.097287 -3.877230
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -1.916736 -1.959603 -1.111502 -0.937283 -0.182144 -1.464939 2.130552 0.839242 -2.109667 0.328170 0.384746 2.280430 -1.156295 -1.633085 1.791937 0.378065 0.981218 0.204892 1.341164 1.020549
wb_dma_ch_sel/assign_145_req_p0 -2.605577 0.370351 1.971309 1.576582 -0.929229 2.254694 -0.761974 1.732028 -0.511836 1.375605 -2.725953 -0.533771 -0.727777 -1.854341 0.789842 -1.805477 2.310954 -0.892151 -0.310194 -1.273342
wb_dma_de/always_3/if_1/if_1/cond -1.416038 0.487861 1.241308 0.986908 -0.724217 0.864810 -1.432526 -0.745204 -1.166319 0.857454 -0.200523 -0.232330 -0.175705 0.281069 -1.657621 -0.147010 0.465899 1.253750 0.372683 1.757846
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -1.939318 -1.944990 -1.073534 -0.861769 -0.109850 -1.386763 2.161622 0.913454 -2.015801 0.371403 0.257549 2.232659 -1.097119 -1.691229 1.821268 0.293307 1.009212 0.104492 1.284224 0.894752
wb_dma_rf/always_1/case_1 3.345253 5.530159 3.216592 -4.626843 -5.154589 1.373337 -2.053863 -3.258405 -4.386001 -4.427650 2.891618 -2.163383 -3.685132 2.146716 1.289079 0.549507 -0.696881 -1.635082 -6.583582 5.261812
wb_dma_rf/always_2/if_1/if_1/stmt_1 -0.553069 1.478278 2.338773 -0.768684 -1.057326 0.841479 -2.799897 -0.246510 -2.230959 -2.080443 0.327996 -0.417180 -1.736262 -0.046120 1.114156 -0.383505 -1.531865 -1.989795 -0.307990 1.654488
wb_dma_ch_sel/assign_99_valid/expr_1 -3.297376 2.575209 1.347087 -1.582064 -5.164554 0.771608 2.282314 -0.733133 0.866463 0.555852 -1.178976 -1.122341 0.581271 0.367480 0.938884 -2.217470 7.080750 1.688498 -2.580376 1.178932
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/cond -2.026376 -0.642786 0.531375 2.455811 -0.822199 1.272762 1.627138 0.381432 0.984021 0.533902 -3.454264 -1.563834 -0.909019 -2.294538 -0.700348 -1.887177 1.673549 -1.446779 -1.671890 -1.660836
wb_dma_wb_slv/reg_slv_adr 1.697221 5.897187 1.813864 -0.883570 -3.518539 -0.299745 -2.407751 -1.663041 -0.511024 -1.803453 -1.516678 -2.407974 -1.650744 1.342370 -0.473972 -0.391944 -3.875209 -2.982037 -4.085387 6.887648
wb_dma_ch_sel/assign_8_pri2 -0.411908 -1.535824 -0.655856 0.233490 2.020888 0.435473 1.359200 0.926118 -0.069847 1.046668 0.117246 2.220756 0.389506 -1.066638 0.211078 -0.561606 0.948453 0.664233 0.858526 -2.296567
wb_dma_ch_rf/always_17/if_1/block_1/if_1/if_1/if_1/cond 2.225114 1.924074 1.416166 -1.215215 -0.302961 1.157052 -2.042653 0.342050 -0.755333 -0.423497 1.823657 -1.852708 0.157889 1.536343 1.295390 0.258279 -0.166479 -0.401523 -0.496456 -0.926530
wb_dma_wb_mast/wire_wb_cyc_o 0.621551 0.633069 -0.122168 0.265158 0.981282 -1.496918 -0.813797 -1.659315 -2.019561 -1.323990 0.715822 -0.125615 -0.297466 1.813814 -0.835112 -0.000251 -2.173602 -1.518395 -0.216206 0.067855
wb_dma_ch_rf/always_5/if_1/block_1/if_1/stmt_1 0.991394 0.861957 0.097469 -1.380859 -1.340516 -1.234235 -0.405715 0.028827 -1.790554 -0.967217 0.648661 -0.928111 -0.378854 0.402835 0.785860 0.952361 0.693119 2.409129 -0.125093 1.942182
wb_dma_ch_pri_enc/assign_1_pri_out_tmp/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1 -1.044423 -0.594178 -1.288126 -0.093290 1.920026 -2.182858 0.265376 0.211148 -1.574152 -0.549428 -0.516497 3.032277 -0.114347 0.216617 0.839524 -0.189661 -1.530560 -1.812874 1.207424 -0.605062
wb_dma/wire_paused -0.122446 0.883117 -0.498248 -1.121929 -0.845173 1.624574 -2.223686 -0.881858 -0.266196 -2.715815 0.507166 -0.290420 0.329663 0.889412 -0.217640 1.225126 -0.646066 -1.471436 0.152858 -0.058084
wb_dma_ch_rf/always_8/stmt_1/expr_1 4.265664 2.955182 4.640369 -1.178302 0.586494 -0.610139 -1.408080 0.163188 -3.077350 -2.618157 1.961763 -2.463937 -1.817474 -1.324938 0.250803 -0.906020 1.092236 -2.414622 -2.495748 0.593772
wb_dma_pri_enc_sub/always_3/if_1/if_1/if_1 0.583969 0.654127 -0.108336 0.260368 1.012345 -1.530789 -0.819607 -1.664675 -2.066006 -1.352058 0.782479 -0.130086 -0.318886 1.821133 -0.813315 0.047528 -2.193030 -1.561214 -0.215375 0.036477
wb_dma/wire_ch1_adr1 0.521051 0.019707 0.831774 -1.336543 0.305218 -0.294125 0.671766 -1.165634 -0.575518 0.357969 2.063472 1.755374 0.896433 0.350033 -0.722910 -1.360309 0.761877 1.550756 0.395773 1.180961
wb_dma_ch_rf/always_6/if_1/if_1/block_1 2.275019 2.146123 -0.977451 -2.749483 -2.454618 -0.499871 -0.404926 -1.662015 0.939218 -4.657795 -1.205128 -1.364718 2.131842 -0.430435 -1.924452 0.697285 3.001748 -0.919023 -1.676449 0.804390
wb_dma_ch_arb/always_2/block_1/case_1/if_3 -1.292248 -1.603928 -0.139316 -2.283706 0.011299 -1.547751 2.570258 -0.336683 -2.704962 0.653645 2.313866 3.732917 -0.292221 -1.258855 0.972868 -1.032748 1.673518 1.585356 1.539413 2.253783
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -2.080056 0.373700 0.536741 4.164681 -0.457107 1.717259 1.650935 -0.930300 1.006736 1.501734 -4.055620 -2.304314 -0.776668 -2.436462 -4.276487 -1.437530 1.492800 0.622293 -2.204973 1.116808
wb_dma_ch_arb/always_2/block_1/case_1/if_1 -3.167734 -1.404209 0.328338 1.831641 -0.410519 0.017222 4.050636 -1.230594 -1.480449 2.182621 -1.510503 1.267377 -1.010401 -3.448214 -3.072669 -2.304096 2.673410 2.087641 -0.326810 3.435685
wb_dma_ch_arb/always_2/block_1/case_1/if_4 -1.851985 -1.842764 -1.076110 -0.981168 -0.226264 -1.424647 2.048161 0.846636 -2.096786 0.317446 0.312270 2.181448 -1.147088 -1.604863 1.815383 0.401563 0.951131 0.181928 1.282618 1.088650
wb_dma_ch_sel/always_39/case_1/stmt_4 -0.386882 -1.557230 -0.623428 0.195288 1.965018 0.427606 1.386174 0.912300 -0.025129 1.032564 0.155871 2.220211 0.383440 -1.050285 0.187961 -0.591043 0.954198 0.670445 0.869036 -2.284528
wb_dma_ch_pri_enc/assign_1_pri_out_tmp/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1 -1.107307 -0.497962 -1.287270 -0.037485 1.825358 -2.317103 0.179308 0.212350 -1.583748 -0.581246 -0.601443 2.992330 -0.156992 0.290929 0.834252 -0.234640 -1.648179 -1.935246 1.152509 -0.465200
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1 -2.241463 0.344113 0.562745 4.342004 -0.417181 1.783641 1.797598 -0.865860 1.154000 1.660504 -4.233925 -2.364175 -0.782740 -2.552434 -4.347198 -1.532880 1.575484 0.583020 -2.267271 1.067491
wb_dma_ch_pri_enc/wire_pri14_out -1.045268 -0.502197 -1.269052 -0.061417 1.909475 -2.276465 0.190162 0.216085 -1.576009 -0.580601 -0.583692 3.006046 -0.141928 0.264239 0.872923 -0.199521 -1.606427 -1.926222 1.178225 -0.503554
wb_dma_ch_sel/always_39/case_1/stmt_1 -0.633280 -0.297192 -0.508269 1.809220 2.484165 1.714099 3.223555 0.644977 -0.798301 1.923959 -3.104333 2.090831 0.462314 -2.124192 -1.294136 -3.478635 2.337835 0.854421 -1.780102 -4.335331
wb_dma_rf/wire_ch6_csr 1.241215 2.489635 -0.987130 -1.981303 -3.040044 -1.030055 0.026350 -0.528602 -2.095428 -1.674239 -1.034199 -2.203284 0.895874 0.970056 1.511412 1.396514 2.049380 2.899720 -2.120266 2.307130
wb_dma_ch_rf/always_11/if_1/if_1/stmt_1 -1.224104 0.765162 0.455854 3.065047 1.021253 2.680501 -0.288138 0.809787 1.173270 2.945314 -3.286155 -0.451393 -0.621567 -1.128220 -2.201234 -2.797730 -1.011507 -1.492564 -0.388263 -1.519407
wb_dma_wb_if/input_wb_we_i -0.736271 0.042118 -1.319476 4.502972 -0.632266 0.506818 -3.052856 0.446948 2.591670 3.659867 -6.583631 -3.063059 0.296297 -0.065379 -3.960449 -2.742913 -5.968258 -2.586728 2.093913 0.175467
wb_dma_ch_sel/assign_141_req_p0 -2.605919 0.234770 1.657404 1.482137 -0.739907 1.985056 -0.493609 1.671509 -0.603044 1.352665 -2.774407 -0.130590 -0.597183 -1.911116 0.811324 -1.846332 2.352998 -0.770590 -0.290037 -1.307243
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/cond -0.900509 -0.047068 -0.585813 3.549625 0.344456 1.094575 3.062186 -0.160035 2.251220 0.904408 -4.110531 -2.144099 -0.613337 -2.795458 -2.884982 -1.397125 1.116144 -0.619768 -2.568807 -0.708014
wb_dma_ch_sel_checker -1.416957 0.141511 -0.616962 -0.454306 -0.828768 -1.188925 -0.252813 0.999598 0.560585 -0.175934 -1.449010 1.137009 -0.226445 -0.595406 1.468830 0.308869 -0.416095 -1.087684 0.667497 1.497231
wb_dma_ch_rf/reg_ch_dis -1.607767 2.708404 1.889471 1.384867 1.452037 -0.564230 -2.353559 1.665890 -0.789158 -1.886325 -1.849300 1.573414 -0.058435 0.425609 1.876285 1.781585 1.633515 -1.089228 -2.149427 -1.061935
wb_dma_ch_rf/always_2/if_1/if_1/block_1/if_1/if_1 0.981865 -2.291016 -0.164504 -2.619194 1.308659 -2.752246 1.382051 1.049482 -0.840473 -0.894511 0.022516 4.246793 1.687556 -2.263598 2.624448 -1.479027 0.130900 1.245154 1.712264 0.753094
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -1.985058 0.502737 0.553788 4.179579 -0.460936 1.678390 1.703074 -0.963270 1.045306 1.498308 -4.142307 -2.443223 -0.729823 -2.356638 -4.265865 -1.555848 1.433728 0.537975 -2.303560 1.073391
wb_dma_ch_rf/wire_pointer_we 0.990818 0.732504 0.113860 -1.448086 -1.321272 -1.245449 -0.416598 0.039071 -1.797474 -0.933315 0.769389 -0.912605 -0.392741 0.476557 0.874788 0.977749 0.581085 2.417709 0.064705 1.961310
wb_dma_ch_sel/always_46/case_1/stmt_1 1.565403 -0.117386 -1.390075 -0.194821 -1.083215 -0.657040 -0.276552 0.624988 1.727144 0.796728 -1.944938 -2.052926 1.512448 0.567244 0.279555 -1.054960 -1.118024 0.157979 0.808501 -1.324785
wb_dma_wb_slv/always_3/stmt_1 1.555938 2.849430 2.358281 -1.442200 -2.741308 -4.917720 0.625356 -0.077826 -2.157546 0.396035 -1.116951 -0.595179 -1.950587 0.294305 0.451861 -0.161667 1.474910 3.870234 -2.618145 5.309951
wb_dma_ch_rf/always_2/if_1/if_1 0.977021 -2.196042 -0.106695 -2.647398 1.240732 -2.720869 1.442699 0.922725 -0.841559 -0.864719 0.096269 4.174635 1.693677 -2.202245 2.581464 -1.520997 0.208067 1.234596 1.699383 0.845434
wb_dma_pri_enc_sub/assign_1_pri_out -1.155632 -0.565817 -1.337581 -0.031138 1.969630 -2.355344 0.270527 0.292062 -1.544258 -0.546471 -0.621196 3.186195 -0.156148 0.189615 0.956701 -0.212081 -1.652145 -1.990503 1.271173 -0.528699
wb_dma_ch_sel/input_ch0_adr0 -4.323915 -0.805264 0.556269 0.979576 -3.319747 -0.126353 1.548844 1.183816 3.592622 0.798054 -2.898189 -1.141510 -1.302078 -2.577458 2.074418 -1.384315 0.741661 -3.028877 -0.153238 3.281931
wb_dma_ch_sel/input_ch0_adr1 -1.347151 0.391548 1.162892 0.916220 -0.698290 0.772729 -1.334052 -0.776259 -1.114899 0.780361 -0.148347 -0.186676 -0.170692 0.260252 -1.566731 -0.131888 0.417528 1.218285 0.339351 1.759201
wb_dma_wb_slv/assign_4 4.905307 0.474422 -0.204397 -1.167167 -2.237503 0.830106 -0.666599 -2.456955 -2.725078 -2.600896 1.317303 -2.872630 -3.011663 -1.391586 -4.365916 2.447546 1.097061 1.223263 -3.259248 3.103765
wb_dma_wb_mast/input_wb_data_i 2.831797 1.224915 0.817425 -2.131464 -3.268287 -1.062513 -1.841682 -0.055064 -2.210922 -2.853192 -1.727267 -1.400147 1.148384 -0.590808 1.352613 2.867847 -0.861594 2.643062 -2.287834 2.676527
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/stmt_1 -1.422733 -1.627791 -0.175542 -2.200470 0.064438 -1.572270 2.660562 -0.205057 -2.602408 0.667950 2.096370 3.872749 -0.271993 -1.352941 0.983956 -1.129151 1.760626 1.579471 1.512593 2.175272
wb_dma_de/wire_adr1_cnt_next1 -0.475956 0.934132 0.566735 1.106927 2.327017 -1.005183 2.984815 -1.707812 2.225463 0.497149 1.599571 1.782992 1.876437 1.210687 -1.874722 -0.660577 1.796849 1.925547 -2.033839 0.331876
wb_dma_ch_sel/inst_u2 0.620351 0.610577 -0.110710 0.279590 0.934275 -1.495398 -0.820286 -1.641801 -2.010085 -1.323592 0.770248 -0.108704 -0.309003 1.769692 -0.778965 0.004495 -2.153158 -1.516314 -0.197234 0.040748
wb_dma_ch_sel/inst_u1 -2.230798 -0.620044 -0.375892 0.860917 -0.007294 -2.849604 5.196760 -0.642773 0.611002 -1.056008 -1.818653 2.057110 0.988628 -3.833236 -1.549331 0.890595 4.208130 3.818194 -2.480283 4.856789
wb_dma_ch_sel/inst_u0 -1.069255 -0.560270 -1.273139 -0.048914 1.932756 -2.308703 0.224435 0.166929 -1.621301 -0.602672 -0.532342 3.003003 -0.185781 0.301160 0.820448 -0.255261 -1.693088 -1.940555 1.220830 -0.529269
wb_dma_ch_pri_enc/assign_1_pri_out_tmp/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1 -1.082842 -0.454531 -1.288717 -0.044454 1.853885 -2.306032 0.248099 0.097110 -1.677229 -0.608777 -0.622136 2.926723 -0.153193 0.339192 0.774501 -0.250891 -1.634670 -1.955172 1.113367 -0.420543
wb_dma/wire_adr0 -3.299761 -1.793746 1.010590 -1.026986 -4.398395 -1.989256 3.581322 -0.487826 -0.053809 -1.914432 0.147479 -1.519762 -2.644729 -3.379620 2.002621 -0.093802 1.953254 -2.546714 -1.261009 4.802539
wb_dma/wire_adr1 -0.976017 0.317722 1.998019 -0.394463 -0.272275 0.480628 -0.612422 -1.806950 -1.678205 1.253852 1.842919 1.685273 0.758068 0.521898 -2.258890 -1.597144 1.115552 2.676078 0.895976 2.858738
wb_dma_ch_sel/assign_131_req_p0/expr_1 -1.310101 0.074069 1.639308 0.890069 -0.500372 1.130927 2.315637 -0.848206 -1.921051 2.087411 0.264985 -0.335583 -0.705517 -1.997131 -1.927143 -2.234428 2.571632 1.880183 -0.612888 2.280919
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -1.922092 -1.767556 -1.114692 -0.941834 -0.336112 -1.459215 1.981163 0.872737 -1.972652 0.309240 0.198408 2.117021 -1.155593 -1.623448 1.867926 0.368506 0.921743 0.076880 1.236863 1.140254
wb_dma_ch_rf/assign_18_pointer_we 0.851005 0.706555 0.106020 -1.361935 -1.372329 -1.388050 -0.223525 -0.005501 -1.736740 -0.818794 0.779274 -0.838796 -0.352722 0.417701 0.830804 0.919613 0.660253 2.548854 0.013910 2.150490
wb_dma_ch_rf/assign_15_ch_am0_we/expr_1 1.503940 -0.194267 -1.387250 -0.148186 -1.050525 -0.656630 -0.269471 0.660010 1.766725 0.839626 -1.959291 -2.071766 1.475884 0.494003 0.221664 -1.086056 -1.127935 0.129847 0.868418 -1.350656
wb_dma_ch_sel/wire_req_p0 0.819773 -1.694439 -0.841707 -0.503908 0.055855 -1.497686 3.652061 -0.595640 -2.420463 -1.445437 -1.435144 1.778734 -0.586234 -5.404440 -2.949327 0.839332 2.568673 3.472090 -1.126085 3.745027
wb_dma_ch_sel/wire_req_p1 0.620520 0.672417 -0.106775 0.209638 0.877189 -1.527367 -0.864307 -1.672187 -2.062750 -1.331803 0.755226 -0.178149 -0.301793 1.849885 -0.849264 0.070564 -2.143052 -1.470362 -0.261201 0.130619
wb_dma/wire_ndnr -0.068052 1.130563 -2.168687 -0.854618 1.976152 0.956587 2.549557 1.252469 -0.290329 1.970436 -2.421335 5.356260 1.087120 -2.281264 -1.522835 -1.485173 2.572376 2.909348 -0.511874 -0.575658
wb_dma_de/reg_mast0_drdy_r -2.012696 -1.742987 -2.822275 -0.214203 -0.037553 -0.136778 0.042497 3.297909 2.662811 0.413134 -1.790544 2.561425 -0.728733 -2.748987 1.393793 3.522814 0.869730 -0.358034 2.405862 0.390285
wb_dma_ch_pri_enc/assign_1_pri_out_tmp/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1 -1.175790 -0.594354 -1.338228 -0.010087 1.934358 -2.199980 0.287625 0.311718 -1.465872 -0.463438 -0.655880 3.140510 -0.151148 0.145587 0.928398 -0.199954 -1.545411 -1.884791 1.270776 -0.593046
wb_dma_ch_rf/always_20/if_1/block_1/if_1/if_1/if_1 -0.210425 -0.703355 0.323509 -1.393058 -5.321468 -2.213539 3.301654 -0.890181 0.843421 -1.866461 -0.706129 -4.576442 -1.306296 -0.835693 2.678757 -1.002961 1.056890 -2.234014 -2.947831 1.715668
wb_dma_ch_sel/assign_137_req_p0 -2.511673 0.354037 1.940873 1.417140 -0.967770 2.081054 -0.746012 1.626724 -0.652633 1.292370 -2.517269 -0.531784 -0.682177 -1.729164 0.873631 -1.713522 2.317217 -0.778057 -0.303227 -1.153312
wb_dma_rf/wire_pointer2 -1.429355 0.161280 -0.587079 -0.452421 -0.832309 -1.204738 -0.237193 1.009380 0.546929 -0.138275 -1.487547 1.180540 -0.184825 -0.574320 1.476481 0.291613 -0.421680 -1.123668 0.710788 1.507443
wb_dma_rf/wire_pointer3 0.444501 -2.436911 -1.144927 -1.395051 1.068521 -2.586729 0.891894 2.206188 -0.198602 -1.179339 -2.030751 2.829488 0.917716 -2.686044 3.396978 -0.138256 -0.472022 -0.125350 1.455055 -0.391909
wb_dma_rf/wire_pointer0 1.240642 -0.329433 -2.101850 -4.984201 -0.087268 0.024400 0.896303 0.144635 -2.043811 -1.966547 2.525243 4.013585 2.257294 0.082585 3.198719 -0.056303 1.062439 1.673654 1.542958 0.057822
wb_dma_rf/wire_pointer1 -1.787092 -1.269433 -1.236658 -0.276844 1.066081 -0.793079 1.036073 1.942829 0.502506 0.803568 -1.414941 3.284708 0.190363 -1.619546 1.696444 -0.280098 0.475696 -0.503020 1.489517 -0.639896
wb_dma_rf/wire_sw_pointer0 -0.208868 0.589590 1.244285 0.071525 -0.441639 -1.373888 -0.355781 -0.619462 -2.101778 -1.066680 0.716847 -0.056877 -0.528597 1.067808 0.935330 1.577108 0.078233 1.107646 -1.603089 1.117721
wb_dma_de/always_21/stmt_1 -1.975942 -1.714673 -2.810271 -0.250321 -0.102195 -0.251774 0.097905 3.189374 2.648048 0.357976 -1.729183 2.455988 -0.754400 -2.691352 1.392685 3.488154 0.789834 -0.394084 2.356291 0.536178
wb_dma_ch_rf/assign_13_ch_txsz_we/expr_1/expr_1 -1.142048 2.948254 -0.668941 -0.645059 2.075723 1.302736 1.582126 1.672024 -0.264988 1.962565 -1.916863 6.397086 0.267615 -1.991286 -1.397294 -1.031569 3.303303 2.205472 -1.096109 0.523651
wb_dma_ch_rf/assign_13_ch_txsz_we/expr_1/expr_2 -0.384156 2.918255 1.293196 1.401233 -0.079003 2.645515 -2.524430 2.157017 0.914427 2.323676 -2.899590 -1.104716 -0.680849 -0.116028 0.595684 -2.276987 -1.556821 -2.906289 -0.312692 -1.065828
wb_dma_ch_arb/input_advance -0.568002 -0.345945 -0.476400 1.748038 2.422799 1.694096 3.197856 0.618287 -0.837017 1.835287 -2.977494 2.030579 0.446391 -2.086223 -1.225571 -3.430084 2.338543 0.936018 -1.740948 -4.306567
wb_dma_de/always_7/stmt_1 2.735882 2.650723 -1.088899 0.124335 2.521690 3.755205 0.234903 1.962383 -0.757186 1.796133 -1.573264 1.004138 0.550309 -0.729302 -1.125867 -0.527780 2.064420 1.978055 -1.983930 -4.635502
wb_dma_ch_rf/assign_22_ch_err_we/expr_1 -2.936282 -1.270352 -0.739389 2.206546 1.038928 -1.121242 1.849761 0.419217 -0.705855 -0.236137 -3.651195 1.420512 -1.029295 -1.900667 0.132680 -1.971875 0.045925 -3.199680 -0.449168 -2.067864
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1/if_1 -1.943822 -1.766250 -1.054590 -0.914868 -0.290028 -1.429478 2.029774 0.857534 -2.037306 0.320727 0.213360 2.084236 -1.184941 -1.621940 1.765558 0.299012 0.936823 0.083804 1.195287 1.111663
wb_dma_de/always_3/if_1/cond -1.279540 0.422011 1.153022 0.855524 -0.747035 0.745643 -1.335106 -0.811770 -1.146330 0.725367 -0.045495 -0.262588 -0.171950 0.307830 -1.533041 -0.114928 0.370685 1.220657 0.380757 1.793517
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/cond -0.808066 -0.003283 -0.627536 3.608813 0.371744 1.091689 3.108956 -0.227741 2.331498 0.983922 -4.121555 -2.214465 -0.617434 -2.725786 -3.044207 -1.481839 1.084162 -0.592876 -2.654716 -0.695517
wb_dma_ch_sel/assign_101_valid -3.556655 2.660536 1.566381 -1.396721 -5.078222 0.808132 2.084120 -0.771837 0.812097 0.626879 -1.137450 -1.049910 0.423293 0.388203 0.764070 -2.174767 6.973064 1.605186 -2.496390 1.521785
wb_dma_ch_sel/assign_98_valid -3.474194 2.813375 1.534722 -1.544805 -5.074661 0.904117 2.050371 -0.711627 0.601761 0.421419 -1.224676 -0.914943 0.350969 0.312161 0.849563 -2.092402 7.223709 1.551346 -2.623870 1.278239
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/cond -1.882796 -0.600116 0.499999 2.258014 -0.835748 1.155634 1.700012 0.334177 0.846067 0.329367 -3.314308 -1.531257 -0.865133 -2.205773 -0.667656 -1.788594 1.715856 -1.286728 -1.709516 -1.612612
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -1.981006 0.470921 0.559079 4.039738 -0.506230 1.737931 1.593182 -0.893726 0.953593 1.478186 -4.019652 -2.306771 -0.813599 -2.421179 -4.204581 -1.398375 1.495049 0.615807 -2.204550 1.190444
wb_dma_ch_pri_enc/always_2/if_1/if_1/cond -1.037018 -0.611854 -1.346225 -0.092842 1.971079 -2.285444 0.274810 0.237756 -1.585347 -0.519087 -0.508477 3.130075 -0.141282 0.195595 0.884412 -0.196581 -1.561763 -1.854478 1.219817 -0.631228
wb_dma_rf/wire_ch7_csr 1.250550 2.556607 -1.098469 -2.132444 -3.178550 -0.961614 0.069753 -0.430335 -1.921618 -1.620165 -1.001875 -2.318657 1.086524 1.115716 1.766686 1.346220 2.498415 3.125661 -2.191068 1.921450
wb_dma_ch_sel/reg_csr 4.906196 1.665903 -2.240717 -0.389038 -0.659860 -1.531220 0.096189 0.969548 -0.416239 -1.435339 -2.441809 -4.738463 0.473488 0.120079 2.790738 1.539478 -3.203186 0.526111 -2.650414 1.088568
wb_dma_de/reg_next_state 2.299743 2.428793 1.204520 -2.185661 -1.731326 -0.592462 -1.469093 -0.766645 1.260101 -3.694631 -1.774970 -0.782712 1.533637 -0.895318 -1.018770 -0.921448 1.989827 -0.940193 -1.638547 0.831315
wb_dma_de/always_23/block_1/case_1/block_1/if_1/if_1/block_1/if_1/cond 1.922016 -0.113824 -1.701334 -1.277708 -1.300316 -1.850620 3.652879 1.215834 3.227148 2.311290 -6.424734 1.141653 3.205609 -1.861535 2.664943 -6.681756 -1.999591 0.513175 -1.884155 -0.203153
wb_dma_de/always_11/stmt_1/expr_1 -1.315045 0.380525 1.183876 0.924266 -0.696869 0.776821 -1.368417 -0.785734 -1.076932 0.778139 -0.114788 -0.271086 -0.134555 0.302504 -1.533127 -0.163620 0.365988 1.142154 0.348163 1.736331
wb_dma_ch_rf/input_ptr_set -1.743357 -1.265728 -1.210314 -0.282466 1.076106 -0.717261 1.077820 1.917457 0.452620 0.813606 -1.374361 3.278001 0.175261 -1.581139 1.668383 -0.277784 0.529415 -0.420710 1.475564 -0.722137
wb_dma_ch_rf/always_23/if_1/block_1/if_1/if_1/if_1 -0.931365 0.421820 2.038233 -0.300724 -0.433553 0.587189 -0.676497 -1.861553 -1.623967 1.231218 1.799515 1.409878 0.726251 0.558849 -2.339094 -1.529343 1.158773 2.737755 0.775904 2.926028
wb_dma_ch_sel/assign_12_pri3 -1.803049 -1.339986 -1.269351 -0.255169 1.142956 -0.827032 1.119411 1.986562 0.509400 0.851875 -1.420211 3.420409 0.192444 -1.639343 1.724542 -0.268994 0.506821 -0.457730 1.536876 -0.756617
wb_dma_de/assign_65_done/expr_1/expr_1 0.946330 2.481115 0.288088 0.367128 2.161397 0.323466 -0.045703 0.276966 -2.996354 -0.018431 -1.818785 1.002189 0.034209 0.753642 0.571981 -2.849544 -0.497666 -2.012126 -1.849870 -3.552921
wb_dma_ch_pri_enc/always_2/if_1/if_1/if_1/stmt_2 -1.775024 -1.355895 -1.221635 -0.258428 1.135623 -0.796814 1.143239 1.928730 0.501885 0.866025 -1.356802 3.389747 0.193409 -1.634809 1.683297 -0.263674 0.509994 -0.439488 1.511170 -0.783409
wb_dma_ch_pri_enc/always_2/if_1/if_1/if_1/stmt_1 0.686289 0.679555 -0.109987 0.212108 0.884228 -1.499946 -0.843748 -1.711386 -2.065633 -1.382401 0.762868 -0.211270 -0.317262 1.835516 -0.819773 0.072291 -2.204316 -1.497955 -0.275411 0.149196
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/cond -0.805023 0.052391 -0.619108 3.548455 0.336849 1.132725 3.150171 -0.179313 2.229468 0.969971 -4.195826 -2.146445 -0.572004 -2.772175 -3.006359 -1.572657 1.190938 -0.537312 -2.686988 -0.757284
assert_wb_dma_ch_sel/input_valid -0.358750 -1.485498 -0.625913 0.166824 1.933758 0.425840 1.373542 0.905752 -0.059953 0.995098 0.145314 2.207916 0.413785 -1.064471 0.225951 -0.566177 0.942828 0.686313 0.818365 -2.240410
wb_dma/input_wb0_stb_i -4.073873 -0.559860 1.956591 4.459687 -1.140956 3.107253 -1.845793 0.589215 1.543811 2.985651 -3.430859 -2.077503 -1.709345 -1.910153 -2.790791 -1.683553 -0.358106 -1.807259 0.888887 0.895285
wb_dma/wire_ch1_csr 0.626718 2.962655 -1.336108 -0.306417 -2.373043 -0.209099 -1.772295 0.577613 -0.119670 -0.863049 -2.740095 -3.007630 1.326960 1.955025 2.181680 2.041780 1.308810 2.535304 -1.811329 0.937141
wb_dma_rf/assign_5_pause_req 3.578590 0.581490 2.712062 -1.359687 0.657917 -1.635891 -1.711723 -0.212067 -3.657049 -5.877147 -0.545894 -1.832466 -1.280901 -2.571596 1.180628 -0.855910 -0.832810 -4.641168 -1.676708 -0.471480
wb_dma_de/always_12/stmt_1 0.996963 2.475100 0.250908 0.172663 2.015121 0.086834 -0.004210 0.188994 -3.066352 -0.161040 -1.712187 0.961961 0.064331 0.825532 0.667195 -2.727329 -0.447111 -1.942400 -1.894807 -3.355732
wb_dma_wb_if/wire_wb_ack_o 1.614137 0.318557 0.207904 -0.632713 -0.624964 0.054009 -2.069018 -0.133237 -3.914835 -2.188966 0.018715 0.325187 -1.421562 -0.726332 -0.880450 2.497012 0.796771 1.386759 -0.813925 0.581895
wb_dma_ch_rf/always_5/if_1/block_1 1.030945 0.723082 0.046111 -1.445473 -1.365105 -1.185274 -0.381946 -0.009693 -1.741876 -0.918107 0.743388 -0.937081 -0.326628 0.396307 0.828213 0.973037 0.571541 2.390984 0.012526 1.933817
wb_dma_de/always_23/block_1/case_1/block_1/if_1/if_1/cond/expr_1 -2.743749 -1.047228 -0.754752 2.131173 1.004484 -1.094311 1.906448 0.421449 -0.766651 -0.239108 -3.776935 1.347280 -0.975267 -1.868515 0.102852 -2.046995 0.100896 -3.043673 -0.629999 -2.073878
wb_dma_ch_arb/assign_1_gnt -2.174777 -0.493103 -0.493957 1.493432 0.961354 -3.976677 4.626350 -2.016055 -0.876393 -1.820695 -1.443313 2.020806 0.737886 -2.350635 -2.318719 0.531156 2.454917 2.315429 -2.441661 4.398571
wb_dma_rf/input_dma_err -2.876939 -1.255838 -0.806513 2.233967 1.185693 -1.119430 1.886787 0.526562 -0.724471 -0.163921 -3.771285 1.551415 -1.050712 -1.921200 0.154854 -1.971672 -0.063666 -3.186844 -0.396676 -2.109390
wb_dma/wire_wb0_addr_o -1.372907 0.440173 1.206021 0.894105 -0.740246 0.762580 -1.311710 -0.800469 -1.160085 0.781101 -0.162727 -0.194278 -0.174878 0.236402 -1.574961 -0.141572 0.469691 1.246163 0.365501 1.834383
wb_dma_de/assign_73_dma_busy/expr_1 3.916881 1.393692 3.954332 -1.024921 2.082830 -0.013229 -0.237742 0.779767 -2.857835 -1.397425 2.485002 -0.721881 -1.430598 -2.016836 0.243156 -1.313780 1.734932 -1.558288 -1.433948 -1.120967
wb_dma/input_dma_nd_i -0.648331 -0.303720 -0.461512 1.812145 2.501143 1.786037 3.215254 0.685478 -0.757509 1.931669 -3.104134 2.106368 0.460524 -2.167011 -1.243472 -3.502049 2.335040 0.881012 -1.788943 -4.389731
wb_dma_ch_rf/always_1/stmt_1/expr_1/expr_2/expr_2 0.378612 -0.035763 1.721205 -0.365295 -1.638646 0.898598 -2.145822 0.972117 0.986036 -0.863318 1.565436 -3.211711 -0.828563 0.340623 2.073980 1.277114 0.013231 -2.078316 0.494977 -0.456212
wb_dma_ch_rf/always_1/stmt_1/expr_1/expr_2/expr_1 0.563520 0.059773 1.777691 -0.433296 -1.666971 0.961888 -2.240728 0.887202 0.866721 -0.968734 1.673487 -3.320160 -0.829405 0.461508 2.036131 1.319509 -0.027648 -2.001217 0.420984 -0.454879
wb_dma_pri_enc_sub/always_3/if_1/if_1/if_1/cond 0.667082 0.694010 -0.106682 0.231203 0.930039 -1.579122 -0.849250 -1.738681 -2.135562 -1.411567 0.852136 -0.176312 -0.309802 1.898758 -0.838251 0.062627 -2.235317 -1.526099 -0.213727 0.117088
wb_dma_de/always_14/stmt_1/expr_1/expr_1 -2.874939 -1.167343 -0.770730 2.169089 0.991515 -1.195315 1.897792 0.440829 -0.836041 -0.315602 -3.831215 1.466273 -1.068072 -1.941744 0.178295 -1.965213 0.068382 -3.212238 -0.558714 -2.053308
wb_dma_ch_sel/assign_3_pri0 -0.621112 -0.334022 -0.456638 1.855190 2.479206 1.811474 3.214574 0.663372 -0.773318 1.952617 -3.063225 2.021352 0.443582 -2.146896 -1.294738 -3.537687 2.327155 0.871211 -1.789110 -4.353735
wb_dma_de/always_23/block_1/stmt_8 -1.463922 0.361981 1.217408 1.009494 -0.715454 0.820174 -1.362340 -0.781472 -1.082004 0.870109 -0.140383 -0.274090 -0.183025 0.253486 -1.607948 -0.210601 0.400555 1.155596 0.426578 1.750783
wb_dma_ch_arb/always_2/block_1/stmt_1 -2.376717 -0.637625 -0.604763 1.525058 1.062590 -4.067334 4.795712 -1.889077 -0.855230 -1.789401 -1.456073 2.196589 0.750728 -2.409024 -2.158186 0.559225 2.498423 2.241589 -2.334835 4.241101
wb_dma_de/always_23/block_1/stmt_1 2.454327 2.451556 1.247347 -2.302905 -1.736911 -0.899269 -1.444143 -0.823325 1.161627 -3.872595 -1.667359 -0.700843 1.613480 -0.838123 -0.991739 -0.731831 1.939482 -0.935009 -1.736418 0.823467
wb_dma_de/always_23/block_1/stmt_2 1.706297 2.948106 -1.713166 -0.657844 1.623484 2.459676 0.049883 2.814327 -0.420831 1.335085 -2.781306 2.075057 0.452316 -1.207208 0.384798 -0.060276 1.768831 1.171720 -1.474246 -3.034444
wb_dma_de/always_23/block_1/stmt_4 1.019695 1.678184 0.029917 -0.784221 0.349192 0.724935 -1.241343 4.022921 0.574820 -1.131426 -3.186132 1.215932 -0.502188 -3.025683 2.972483 1.634868 1.630459 -0.746478 -1.083862 -1.052327
wb_dma_de/always_23/block_1/stmt_5 -0.721503 0.042261 -2.774745 1.308149 1.954375 0.193368 2.562917 2.380130 1.153687 2.859707 -6.409272 3.803242 1.140699 -2.952897 -0.425630 -3.173218 -0.592369 0.336457 -0.495704 -2.146193
wb_dma_de/always_23/block_1/stmt_6 -1.277654 0.795200 0.461575 3.083263 1.036323 2.663028 -0.282026 0.818255 1.187195 2.981166 -3.334315 -0.431012 -0.653022 -1.159498 -2.179098 -2.811593 -1.014619 -1.513372 -0.394968 -1.521799
wb_dma_rf/inst_u25 -2.944231 -1.223125 -0.831618 2.269569 1.189643 -1.109985 1.865605 0.584327 -0.775398 -0.180577 -3.891995 1.610645 -1.016488 -1.960218 0.173611 -2.044640 0.050315 -3.258810 -0.473445 -2.213164
wb_dma_wb_mast/input_mast_go 0.600882 0.632301 -0.127122 0.241404 0.916632 -1.556716 -0.807663 -1.633394 -2.029061 -1.327207 0.773060 -0.111737 -0.299403 1.808673 -0.813660 0.035201 -2.176306 -1.505580 -0.191956 0.076773
wb_dma_ch_rf/assign_20_ch_done_we/expr_1/expr_2/expr_1 1.817232 2.268237 1.937223 0.593670 0.434976 2.713356 -2.266705 0.687547 -0.318936 1.036667 0.439677 -2.305614 -0.404728 1.044059 0.061452 -1.147090 -0.923683 -1.247808 -0.903497 -1.844989
wb_dma_ch_sel/assign_125_de_start/expr_1 -3.350676 4.140489 1.125737 1.004270 0.475034 2.357892 -3.813612 0.057570 -0.514275 -2.616549 -0.104161 1.615304 -0.416821 2.228255 -0.383407 2.904886 1.877864 -2.387128 -1.791112 -0.809605
wb_dma_de/always_23/block_1/case_1/block_2/if_1 2.402328 1.943894 2.655377 -1.297691 0.016137 -0.191015 -1.598443 -1.085442 -2.656298 -4.448002 1.106524 -1.155950 -1.396199 -1.494646 -1.008703 0.208582 0.445984 -2.729432 -1.777307 1.510150
wb_dma_ch_sel/assign_151_req_p0 -2.521613 0.360523 1.850443 1.568633 -0.780813 2.223262 -0.590317 1.633964 -0.614823 1.445944 -2.732281 -0.358289 -0.648377 -1.843000 0.682683 -1.890746 2.372759 -0.718646 -0.381800 -1.327728
wb_dma_ch_rf/always_6/if_1/if_1/block_1/if_1/block_1/if_1/cond -1.401745 0.066422 -2.748049 1.387647 1.312966 -0.413924 1.034461 1.318413 -0.182339 -0.190130 -3.955404 2.181693 -0.969206 -1.944600 -0.869753 0.799674 0.090717 -1.505956 -0.463900 -1.430319
wb_dma_wb_mast/reg_mast_dout 3.069574 1.220001 0.770896 -2.178445 -3.241336 -0.955549 -2.091946 0.244172 -2.152128 -2.952971 -1.918025 -1.567278 1.153795 -0.844258 1.514271 3.124731 -0.824008 2.788382 -2.276016 2.625443
wb_dma_ch_rf/always_20/if_1/block_1/if_1/if_1 -0.307681 -0.720020 0.336389 -1.411440 -5.412443 -2.219437 3.145651 -0.860534 0.724095 -1.852739 -0.633164 -4.556680 -1.373329 -0.822063 2.671873 -0.902246 0.993654 -2.233319 -2.840188 2.001264
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/if_1/if_1/if_1/if_1 0.740929 0.736342 -0.075747 0.197420 0.880497 -1.590366 -0.863480 -1.743852 -2.147179 -1.429778 0.833079 -0.256462 -0.328831 1.928846 -0.862137 0.045981 -2.255009 -1.501285 -0.306481 0.175167
wb_dma_ch_sel/assign_100_valid -3.483046 2.698748 1.360194 -1.332439 -4.942445 1.048003 2.143681 -0.678045 0.955719 0.755176 -1.212241 -0.883271 0.411625 0.362349 0.646391 -2.139692 6.990107 1.568143 -2.496276 1.146699
wb_dma_ch_sel/assign_131_req_p0 -1.306854 -0.000796 1.595578 0.781406 -0.618840 0.908231 2.363154 -0.938793 -1.963779 1.888916 0.225283 -0.310846 -0.749169 -2.075803 -1.939832 -2.181423 2.552681 1.827200 -0.619685 2.526898
wb_dma_ch_sel/assign_135_req_p0/expr_1 -2.624269 0.383115 1.842439 1.641417 -0.769493 2.234302 -0.704008 1.683332 -0.616580 1.479756 -2.725505 -0.293667 -0.679193 -1.834325 0.691124 -1.837539 2.292331 -0.779960 -0.275400 -1.304804
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/cond -1.837342 -0.653761 0.487471 2.235492 -0.807551 1.157095 1.649481 0.343308 0.871677 0.407003 -3.235980 -1.480587 -0.867958 -2.178879 -0.662105 -1.793208 1.672393 -1.274109 -1.665370 -1.629382
wb_dma_ch_rf/input_dma_done_all 1.617440 3.059673 -1.689606 -0.521382 1.619381 2.639827 -0.135835 2.921966 -0.325549 1.462057 -2.954128 1.982944 0.371882 -1.227112 0.320321 -0.029877 1.736801 1.021646 -1.488339 -3.117899
wb_dma_ch_rf/assign_23_ch_csr_dewe/expr_1 2.889093 0.170810 -4.378376 -0.513016 1.905439 -0.817338 1.279970 3.371682 1.003153 0.860119 -7.096829 3.557668 1.826016 -3.935248 0.178653 -0.337698 -1.636202 2.201204 -0.463892 -0.971819
wb_dma_pri_enc_sub/wire_pri_out -1.095870 -0.561705 -1.250617 -0.072092 1.829259 -2.189883 0.298915 0.264736 -1.528691 -0.512949 -0.562538 2.979760 -0.121056 0.181418 0.868153 -0.212410 -1.494517 -1.767782 1.147814 -0.542942
wb_dma_ch_rf/input_wb_rf_din -0.113735 5.741024 -1.179668 -2.541276 -7.121381 3.437131 -3.618185 1.396478 2.509190 2.870050 -4.148473 -3.275530 -0.332081 -0.159772 -0.398831 -0.556780 0.091387 0.934954 0.733728 7.086780
wb_dma_de/always_23/block_1/case_1/block_3/if_1/if_1/cond 2.205478 3.489063 -1.729744 -0.239339 2.625148 1.059908 -0.763067 1.227796 -2.411299 0.145426 -2.018133 1.911762 0.060343 0.552382 -0.459208 -0.090951 -0.354876 -0.387117 -1.626737 -3.095398
wb_dma_ch_sel/assign_157_req_p0/expr_1 -2.445085 0.410511 1.906255 1.504704 -0.830178 2.166874 -0.831449 1.630114 -0.656226 1.357749 -2.576488 -0.434453 -0.699421 -1.712068 0.790160 -1.793677 2.174406 -0.857163 -0.289471 -1.237971
wb_dma_ch_sel/assign_139_req_p0 -2.619399 0.374590 1.805477 1.539647 -0.786944 2.154120 -0.654342 1.774334 -0.552872 1.384859 -2.795135 -0.236201 -0.691567 -1.903151 0.776927 -1.791038 2.322581 -0.800246 -0.313477 -1.314613
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 0.637271 0.622368 -0.134018 0.250525 0.963697 -1.572045 -0.832242 -1.667625 -2.058554 -1.336089 0.748910 -0.129174 -0.340970 1.841875 -0.829037 0.058437 -2.211101 -1.537678 -0.221087 0.058984
wb_dma_ch_sel/always_38/case_1 -3.127320 4.642079 1.430890 0.942298 0.512172 2.513872 -4.232891 -0.018415 -0.726919 -2.667177 0.163823 1.492339 -0.449648 2.640489 -0.341166 3.030392 1.822367 -2.261033 -1.961711 -0.782162
wb_dma_ch_rf/assign_10_ch_enable/expr_1/expr_1 0.479975 1.326152 -1.052171 -2.387228 -2.755335 -0.690848 0.607697 -2.818521 -0.073038 -5.554035 -0.984967 -0.933537 1.472430 -0.628859 -2.425256 0.623934 4.501061 -0.898320 -1.827982 0.872965
wb_dma/constraint_wb0_cyc_o 0.617751 0.592656 -0.111921 0.295705 0.997900 -1.521900 -0.789183 -1.636539 -2.044379 -1.287965 0.798148 -0.080648 -0.330001 1.807070 -0.821611 -0.010024 -2.165460 -1.522212 -0.207711 0.016417
wb_dma/input_wb0_addr_i 2.404737 4.798289 1.749540 -0.916056 -3.632537 -0.515803 -2.852952 -1.669132 -2.173136 -2.439813 -1.522519 -1.846055 -1.805971 0.791110 -1.167184 0.587773 -2.844992 -1.504600 -4.095375 6.101909
wb_dma_de/input_mast1_drdy -0.315958 1.453889 -0.556608 0.080992 0.316168 -2.407707 0.939497 -1.324208 -2.876584 -1.988066 -1.969262 0.924371 -0.302458 0.653200 0.177877 -1.176629 -0.740918 -1.561172 -2.048479 0.128221
wb_dma_ch_rf/always_19/if_1/block_1/if_1 2.337689 1.944704 1.445624 -1.234053 -0.267003 1.203286 -2.082896 0.317877 -0.782634 -0.416822 1.915950 -1.910160 0.156037 1.650789 1.320083 0.230470 -0.201142 -0.359266 -0.553575 -1.036532
wb_dma_wb_if/input_wb_ack_i 3.017407 1.610186 0.313959 -2.537837 -3.878979 -0.502869 -4.426519 -0.502138 -6.216657 -4.385723 -3.207134 -0.206086 -0.419822 -1.042176 -0.792108 3.528255 1.207180 3.501136 -1.681951 1.897121
wb_dma_ch_sel/wire_pri_out -1.047933 -0.585984 -1.293843 -0.130472 1.926900 -2.313805 0.233552 0.221489 -1.630913 -0.612554 -0.546414 3.105100 -0.152787 0.231960 0.894726 -0.125755 -1.582173 -1.862548 1.219187 -0.478727
wb_dma_ch_rf/assign_3_ch_am0 1.540629 -0.137075 -1.381551 -0.165293 -0.989762 -0.713794 -0.231495 0.603687 1.740226 0.793527 -1.865618 -2.015041 1.509138 0.570123 0.232214 -1.039820 -1.120213 0.173842 0.803725 -1.335769
wb_dma_rf/input_ch_sel 4.732859 -0.617942 2.148445 -2.184201 0.740006 -1.973260 -1.573031 3.422355 -0.610676 -3.530917 0.642013 -1.078690 -1.780414 -4.578390 3.020455 2.592023 0.385561 -2.368949 0.250398 0.796608
wb_dma_ch_rf/always_20/if_1/block_1/if_1/if_1/stmt_1 1.423183 -1.302474 0.695052 -2.321698 -4.838489 -1.511642 2.060344 -1.000740 -0.909228 -3.053468 0.787554 -4.520003 -2.209747 -0.488655 2.706817 -0.356263 0.476404 -3.065769 -2.769913 -0.653354
wb_dma_de/always_23/block_1/case_1 2.285236 2.549719 1.227257 -2.246510 -1.927708 -0.452457 -1.803697 -0.818390 1.174826 -4.032290 -1.791735 -0.901512 1.432967 -1.054679 -1.266058 -0.515553 1.954072 -1.042116 -1.608082 1.227451
wb_dma/wire_pause_req 3.576307 0.450379 2.638308 -1.357900 0.739443 -1.756680 -1.433575 -0.240226 -3.607171 -5.873040 -0.577710 -1.709258 -1.268167 -2.778645 1.182254 -0.974194 -0.688843 -4.709806 -1.716363 -0.491994
wb_dma_wb_if/input_mast_go 0.621697 0.657407 -0.083490 0.226218 0.867326 -1.479006 -0.816316 -1.616846 -2.017576 -1.296263 0.751321 -0.162388 -0.340316 1.770073 -0.820262 0.027384 -2.091014 -1.461257 -0.224971 0.135764
wb_dma_ch_rf/input_de_csr 2.111751 -1.130358 -3.079393 -2.249782 1.136057 -1.899750 -0.074794 2.982977 0.231371 -1.329572 -2.256799 3.185593 0.945642 -2.775844 2.391596 2.710084 -0.508376 1.574954 1.406520 0.400927
wb_dma_ch_pri_enc/assign_1_pri_out_tmp/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1 -1.006247 -0.525390 -1.252021 -0.073566 1.861346 -2.248133 0.243167 0.161941 -1.579789 -0.585642 -0.572062 2.940012 -0.143945 0.259141 0.847374 -0.251377 -1.618522 -1.905027 1.119578 -0.517806
wb_dma_de/input_mast0_din 1.416805 -2.697727 -4.117772 -1.177001 0.363309 -2.305501 -0.358406 4.184032 3.260846 -0.448400 -4.311826 2.454298 0.893885 -4.006514 2.401765 3.249011 -2.641176 0.296037 2.728492 1.109926
wb_dma_pri_enc_sub/always_3 -1.049155 -0.541371 -1.278713 -0.061896 1.884644 -2.246874 0.310376 0.201271 -1.608514 -0.565257 -0.537092 3.010627 -0.104307 0.248570 0.841893 -0.241685 -1.500931 -1.824773 1.157375 -0.559172
wb_dma_pri_enc_sub/always_1 -1.026908 -0.497265 -1.262233 -0.097630 1.768092 -2.242053 0.242897 0.195832 -1.565472 -0.569654 -0.543563 2.909271 -0.154279 0.257057 0.835204 -0.188915 -1.528481 -1.806406 1.124057 -0.429803
wb_dma_ch_sel/reg_adr0 -3.236800 -1.742314 1.043365 -1.128729 -4.454863 -2.061946 3.628129 -0.499059 -0.156343 -2.006144 0.169630 -1.555747 -2.714897 -3.430679 2.026782 -0.037451 1.954859 -2.585216 -1.325310 4.904599
wb_dma_ch_sel/reg_adr1 -0.895596 0.380224 2.002976 -0.462460 -0.265717 0.468114 -0.568991 -1.874879 -1.669303 1.178243 1.884584 1.614146 0.808593 0.582122 -2.211926 -1.627880 1.134480 2.674803 0.834829 2.817402
wb_dma_ch_sel/assign_1_pri0 -0.604843 -0.249154 -0.452285 1.878169 2.459224 1.836988 3.186477 0.668154 -0.792086 1.977644 -3.139720 1.974707 0.440523 -2.178166 -1.351010 -3.553763 2.333586 0.896369 -1.832965 -4.373131
wb_dma_ch_pri_enc/wire_pri26_out -0.980379 -0.485914 -1.239063 -0.102252 1.848150 -2.232029 0.255469 0.205336 -1.623382 -0.587918 -0.592588 2.985225 -0.138629 0.222051 0.849990 -0.206126 -1.507885 -1.853216 1.107961 -0.481281
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/cond -1.946041 -0.701138 0.471666 2.277428 -0.772967 1.116110 1.771066 0.387388 0.878670 0.365860 -3.314746 -1.417015 -0.855687 -2.231747 -0.596410 -1.835960 1.755270 -1.320691 -1.695856 -1.704682
wb_dma_de/assign_63_chunk_cnt_is_0_d/expr_1 0.864701 2.312064 0.187718 0.277968 2.185285 0.237486 0.027444 0.357261 -2.963083 -0.015597 -1.761216 1.188297 0.069824 0.710107 0.707402 -2.778576 -0.437399 -1.977595 -1.729769 -3.608574
wb_dma_ch_rf/always_6/if_1/if_1/block_1/if_1/stmt_1 -1.936588 2.814556 -0.813492 3.487272 -3.465913 1.696552 -1.347386 2.990421 6.740410 5.227615 -8.887028 -3.986923 0.230381 -2.605387 -1.128427 -3.421864 -3.820523 -2.980973 0.274706 4.412396
wb_dma/wire_ptr_set -1.861726 -1.326611 -1.248390 -0.223540 1.137466 -0.748566 1.150843 1.987292 0.527649 0.861869 -1.420001 3.367506 0.189706 -1.644727 1.708788 -0.297099 0.532536 -0.515592 1.574656 -0.762434
wb_dma_ch_pri_enc/assign_1_pri_out_tmp/expr_1 -1.083775 -0.527844 -1.288639 -0.085596 1.914600 -2.277224 0.235125 0.255686 -1.598833 -0.560585 -0.615263 3.072015 -0.180311 0.194353 0.907959 -0.260990 -1.569006 -1.940642 1.181273 -0.551442
wb_dma_de/always_23/block_1/case_1/block_4/if_1/if_1/block_1/if_1/cond 2.032642 3.426985 -1.751225 -0.267775 2.463564 0.893672 -0.801582 1.214239 -2.340647 0.153951 -2.088277 1.918674 0.074663 0.571799 -0.341762 -0.126780 -0.457544 -0.534538 -1.524356 -2.943529
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/cond -1.895796 -0.706643 0.518855 2.315947 -0.901792 1.134984 1.714460 0.333588 0.890592 0.356008 -3.350185 -1.607480 -0.892914 -2.281703 -0.642684 -1.805472 1.708817 -1.347403 -1.739542 -1.574672
wb_dma_ch_arb/inst_check_wb_dma_ch_arb -0.230025 1.162059 0.101643 1.600435 0.599000 1.408159 1.842900 -0.218769 -0.703834 0.996590 -3.201094 -0.077001 0.117637 -1.080085 -1.515400 -2.935979 1.405704 0.292452 -2.565892 -2.175422
wb_dma_de/reg_ptr_set -2.894263 2.263329 0.797678 0.022098 0.945920 0.730344 -1.798161 3.869074 3.467908 -0.291596 1.101238 2.661369 -0.487633 0.714672 3.771663 4.463195 3.104724 -1.609461 -0.202332 -1.339818
wb_dma/wire_dma_nd -0.600847 -0.287716 -0.486848 1.815868 2.500228 1.809046 3.137468 0.710173 -0.792019 1.947984 -3.062745 2.046979 0.427032 -2.147085 -1.283281 -3.483504 2.335727 0.869274 -1.753758 -4.338304
wb_dma_rf/assign_3_csr -0.021912 0.740508 -0.542121 -1.232703 -0.941028 1.503539 -2.066975 -0.997503 -0.291284 -2.740894 0.650795 -0.351112 0.327146 0.856802 -0.321514 1.191570 -0.651220 -1.299769 0.187739 0.187146
wb_dma_rf/assign_4_dma_abort -2.953224 -1.257783 -0.743353 2.335886 1.113599 -1.093824 1.743916 0.483029 -0.640964 -0.141468 -3.714812 1.369448 -1.064993 -1.823824 0.120537 -2.012336 -0.142133 -3.358479 -0.387964 -2.099425
wb_dma_ch_sel/assign_123_valid -1.393637 -0.062860 0.741586 0.870515 -0.074927 1.577638 0.666935 2.539339 0.665107 0.817405 -2.743000 -0.235997 -0.591680 -2.225463 2.271631 -1.789186 1.918123 -2.154072 -0.663161 -3.172732
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/cond 0.695124 1.748765 -0.856749 2.929172 1.664479 1.377177 3.236606 -0.791970 0.729314 1.550651 -3.939346 -0.850185 0.310126 -1.663113 -3.889102 -2.542939 0.881388 0.978578 -3.512554 -1.172350
wb_dma_ch_rf/always_1/stmt_1/expr_1/expr_2/expr_2/expr_1 2.321713 1.959507 1.478908 -1.247590 -0.250308 1.202161 -2.107617 0.349613 -0.788761 -0.437234 1.947544 -1.917009 0.140798 1.656515 1.342389 0.225332 -0.214948 -0.416678 -0.525014 -1.040330
wb_dma_rf/wire_ch4_csr 1.113386 2.439600 -1.135124 -2.046037 -3.218001 -1.016356 0.213549 -0.561596 -1.892483 -1.505994 -0.979878 -2.222237 1.119180 1.069284 1.575427 1.416685 2.555109 3.373821 -2.104977 2.243802
wb_dma_ch_rf/always_1/stmt_1/expr_1 0.557049 0.046618 1.785646 -0.463364 -1.626746 0.974358 -2.256641 0.916337 0.887707 -0.959766 1.667121 -3.295105 -0.839440 0.466201 2.116527 1.346580 0.003485 -2.045330 0.440130 -0.473437
wb_dma_ch_rf/assign_14_ch_adr0_we/expr_1/expr_1 -0.309512 -0.746991 0.315856 -1.355153 -5.357446 -2.174436 3.037313 -0.826595 0.847503 -1.745805 -0.747336 -4.605820 -1.301917 -0.754780 2.611672 -0.957271 0.930181 -2.236690 -2.681952 1.834139
wb_dma_ch_pri_enc/wire_pri0_out -1.151599 -0.602534 -1.359331 -0.056540 2.007012 -2.269423 0.291426 0.316189 -1.556407 -0.483217 -0.624482 3.152205 -0.147184 0.185942 0.874395 -0.251356 -1.575372 -1.902769 1.272452 -0.650991
wb_dma_ch_rf/assign_10_ch_enable 0.387406 1.247177 -1.158969 -2.164151 -2.882576 -0.568498 0.703889 -2.776454 0.129892 -5.250505 -1.065759 -1.226661 1.289533 -0.685628 -2.601021 0.587067 4.465559 -1.012130 -1.776931 0.947476
wb_dma_wb_slv/reg_slv_we 1.531904 2.961894 2.683174 -1.347723 -2.579064 -5.045755 0.626792 -0.130580 -2.332494 0.387885 -0.792236 -0.640996 -2.136425 0.409065 0.568630 -0.187593 1.388613 3.813974 -2.691781 5.476221
wb_dma_de/input_txsz 1.571295 5.260447 0.484652 -1.556388 2.629720 1.102057 -1.123183 0.559877 -2.769422 0.432544 0.475230 4.452006 0.140077 1.116973 -0.874070 -0.826298 1.221507 0.482654 -1.703367 -0.460620
wb_dma_wb_if/wire_mast_dout 2.951549 1.250720 0.767620 -2.229958 -3.284241 -1.004051 -2.116734 0.175239 -2.291477 -3.064548 -1.924293 -1.391222 1.100084 -0.835786 1.397975 3.174778 -0.800191 2.720856 -2.262179 2.735521
wb_dma_ch_rf/wire_ch_enable 0.412958 1.045043 -0.917307 -2.218119 -2.527362 -0.890474 0.848907 -2.706883 -0.064312 -5.410840 -0.882792 -0.853527 1.304113 -0.818466 -2.285748 0.508812 4.378101 -1.077232 -1.809349 0.844662
wb_dma_rf/wire_csr_we 1.120428 -0.271235 3.184788 0.156873 0.451500 -2.063242 -1.292032 1.720461 -3.578019 -1.658968 -2.177666 -1.106943 -2.009187 -1.980014 4.251459 -2.752029 -2.324293 -3.411860 -0.866735 -1.038076
wb_dma_de/assign_78_mast0_go/expr_1/expr_1/expr_1 0.613547 0.650556 -0.126165 0.222834 0.863939 -1.481217 -0.800631 -1.612154 -1.975897 -1.304062 0.730564 -0.163184 -0.321724 1.788756 -0.797258 0.040789 -2.061249 -1.430788 -0.240022 0.097126
wb_dma_ch_sel_checker/input_dma_busy -1.437218 0.168976 -0.632549 -0.473624 -0.805066 -1.209270 -0.238651 1.039125 0.530487 -0.147213 -1.479092 1.203720 -0.172678 -0.589317 1.495530 0.277762 -0.399860 -1.060983 0.701918 1.492624
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 0.621666 0.665164 -0.086502 0.262253 0.972933 -1.579252 -0.803262 -1.715087 -2.118567 -1.376340 0.755205 -0.149083 -0.317223 1.880678 -0.845827 -0.035282 -2.209366 -1.557253 -0.256354 0.066929
wb_dma_ch_rf/assign_9_ch_txsz 1.118466 6.451464 2.159225 -2.242422 2.261009 0.642879 -2.714588 0.550202 -4.194014 0.706488 1.923539 5.181104 -0.103916 2.058579 -0.691398 0.221536 1.192477 1.425402 -0.813173 0.846593
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -1.895562 -1.832391 -1.081269 -0.932170 -0.205725 -1.405129 2.017355 0.897273 -2.059808 0.361664 0.205972 2.226913 -1.167846 -1.662318 1.847321 0.330450 0.982271 0.137187 1.250028 1.025880
wb_dma_de/assign_65_done 2.226918 3.545248 -1.772071 -0.430139 2.478562 0.988335 -0.752102 1.226346 -2.379194 0.040359 -1.966393 1.869637 0.143389 0.605910 -0.319082 0.004813 -0.255277 -0.279286 -1.652126 -2.959308
wb_dma_ch_rf/assign_10_ch_enable/expr_1/expr_1/expr_1/expr_1 -3.430505 1.186128 0.592483 2.410484 1.630831 -1.741328 -0.608150 1.094082 -0.358192 -1.723643 -3.443218 3.190517 -0.178109 -0.792564 0.519713 1.769170 1.746221 -0.614918 -1.896201 0.071884
wb_dma_de/always_2/if_1/if_1 -0.188377 0.454338 0.247482 -0.137945 -2.180799 -3.137898 3.626291 -1.776402 0.893485 -1.619380 0.840020 -3.017852 1.313355 2.537186 1.829714 -0.135698 2.264293 0.693111 -3.809172 -0.595652
wb_dma_ch_sel/assign_154_req_p0/expr_1 -2.637374 0.207909 1.810734 1.611561 -0.771884 2.084100 -0.653185 1.649555 -0.513730 1.393688 -2.617201 -0.337292 -0.693812 -1.780512 0.824158 -1.806903 2.203749 -0.901261 -0.217076 -1.361505
wb_dma_ch_sel/assign_156_req_p0/expr_1 -2.320065 0.489540 1.880934 1.320746 -0.988311 2.048900 -0.701992 1.536981 -0.735278 1.197867 -2.520455 -0.514515 -0.668926 -1.718684 0.745553 -1.661117 2.384114 -0.621176 -0.455678 -1.038050
wb_dma_ch_pri_enc/assign_1_pri_out_tmp/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1 -1.114508 -0.566004 -1.292335 -0.010271 1.936414 -2.236807 0.288565 0.278291 -1.527567 -0.517413 -0.617694 3.123778 -0.139896 0.201456 0.840029 -0.225254 -1.521846 -1.877936 1.236711 -0.621486
wb_dma_ch_rf/always_9/stmt_1/expr_1 -2.936348 -1.145080 -0.737240 2.233171 1.012817 -1.134386 1.791268 0.489991 -0.755684 -0.281785 -3.827537 1.394754 -1.091272 -1.927516 0.181481 -1.939683 -0.014066 -3.309091 -0.480294 -1.985947
wb_dma_ch_sel/assign_112_valid -1.325884 0.027417 0.803408 0.750322 -0.229849 1.470672 0.578554 2.511331 0.605808 0.652800 -2.700763 -0.285432 -0.585837 -2.114168 2.362911 -1.704669 1.960667 -2.155843 -0.735835 -3.077410
wb_dma_de/always_23/block_1/case_1/block_8 -3.262458 0.303253 -1.360710 0.068467 0.027965 0.172074 -0.915346 3.757379 2.651925 0.341183 -1.561559 3.660798 -1.577332 -2.489047 1.568669 3.993220 1.710319 -1.222949 1.683483 1.563847
wb_dma_de/always_23/block_1/case_1/block_9 -3.273690 0.265114 -1.408493 0.112033 0.122724 0.280033 -0.885155 3.810629 2.737680 0.476396 -1.608198 3.743492 -1.512445 -2.489233 1.477946 3.899317 1.711232 -1.135229 1.712228 1.468992
wb_dma_ch_rf/assign_28_this_ptr_set 0.642524 -2.366684 -1.057141 -1.500655 1.034227 -2.585469 0.877804 2.120718 -0.400100 -1.376921 -1.921326 2.655606 0.880874 -2.660807 3.371620 -0.133409 -0.457159 -0.066674 1.247033 -0.410130
wb_dma_ch_rf/always_22 1.531751 -0.194316 -1.382290 -0.186851 -1.040554 -0.729278 -0.251253 0.655012 1.693252 0.797549 -1.925253 -2.009909 1.457073 0.525637 0.297246 -1.059708 -1.133838 0.132543 0.855687 -1.353608
wb_dma_de/always_23/block_1/case_1/block_1 0.153232 2.640204 -1.509271 -2.386148 -2.960410 0.379107 -1.298030 -0.897703 2.716417 -2.882372 -3.118423 0.205019 3.010455 0.891794 -0.455869 -0.205473 1.762583 0.264730 -1.415068 0.341906
wb_dma_de/always_23/block_1/case_1/block_2 2.471941 2.039827 2.740824 -1.356125 0.009650 -0.200386 -1.464400 -1.039594 -2.659315 -4.595975 1.097565 -1.142197 -1.428589 -1.631156 -1.023275 0.147128 0.651169 -2.770590 -1.979555 1.431568
wb_dma_de/always_23/block_1/case_1/block_3 2.113092 4.172003 -1.206276 -0.224359 -0.019877 -1.105903 2.341197 -1.372332 1.944321 0.923759 -2.419744 0.359094 2.486151 2.009141 -1.787293 -2.313608 -0.565281 1.218309 -4.410769 0.369923
wb_dma_de/always_23/block_1/case_1/block_4 3.022044 3.942848 -2.210462 -0.598001 0.800456 -1.340893 3.484065 -0.546861 3.095936 0.378271 -2.497468 0.505354 2.379193 1.498349 -0.680776 -1.999418 -0.911922 -0.029352 -4.866304 -1.215728
wb_dma_ch_rf/always_27 -1.563104 2.747457 1.930869 1.373164 1.322694 -0.458656 -2.268701 1.488721 -0.821301 -1.758212 -1.823712 1.439716 -0.069648 0.500962 1.651288 1.647156 1.669118 -0.930920 -2.215951 -0.897394
wb_dma_de/always_23/block_1/case_1/block_7 -1.655047 -0.534535 -2.378923 -2.863592 -2.429209 -0.062778 -2.461230 3.612183 0.322750 -1.862600 -2.957074 2.718815 -0.345236 -3.256241 2.528210 4.207647 4.020219 1.464019 3.119820 1.285965
wb_dma/assign_4_dma_rest 2.205477 -1.309260 -0.036259 -1.230631 0.061187 -1.927147 -0.218240 0.504481 -0.715098 -2.070489 -0.742167 -0.296725 0.751351 -1.236395 1.967445 0.207910 -1.038022 0.276188 0.128081 0.203794
wb_dma_ch_rf/always_23/if_1 -0.818065 0.377633 1.970208 -0.423030 -0.385039 0.467660 -0.655698 -1.892011 -1.664417 1.134968 1.854208 1.421682 0.744554 0.608330 -2.191604 -1.526983 1.064134 2.660890 0.778308 2.861576
wb_dma_ch_sel/reg_ndr_r -0.637781 -0.314869 -0.448055 1.957796 2.552141 1.915499 3.191247 0.757059 -0.754976 2.071213 -3.205238 2.068247 0.421594 -2.230773 -1.388797 -3.623533 2.339774 0.834824 -1.818559 -4.386258
wb_dma_de/assign_66_dma_done/expr_1 -0.416981 2.570765 0.822012 0.703008 2.105762 -1.226131 -1.057339 2.303530 0.199831 -2.608354 -1.779589 1.756493 -0.054605 0.225837 3.124775 1.929809 1.331151 -2.311177 -2.708375 -2.639023
wb_dma_ch_sel/reg_req_r -0.829648 -0.719111 -1.180719 -1.029740 0.023425 -1.479300 -1.136218 3.915599 1.855765 -1.650438 -2.190194 2.908554 -0.826063 -3.484655 3.105221 3.932987 0.734858 -0.810739 1.410927 1.773109
wb_dma_ch_rf/reg_pointer_r 2.616270 2.187359 -1.354587 -4.750411 -2.920573 -0.589811 -0.873642 -0.229636 -3.537462 -3.447702 1.652386 -0.786681 0.793161 1.196666 3.198917 1.810883 0.796953 3.008767 -0.562328 2.454494
wb_dma_ch_sel/assign_105_valid -1.385920 -0.205585 0.694197 0.777112 -0.077524 1.455202 0.710499 2.536006 0.602079 0.712944 -2.670322 -0.134981 -0.578447 -2.169387 2.387015 -1.762005 1.898669 -2.209482 -0.611407 -3.256216
wb_dma_ch_pri_enc/wire_pri5_out -1.223235 -0.633247 -1.379344 -0.019456 1.997904 -2.301561 0.342214 0.316695 -1.514584 -0.479787 -0.677933 3.202361 -0.154966 0.172247 0.903121 -0.244528 -1.593590 -1.948379 1.273434 -0.604498
wb_dma_ch_sel/always_39/case_1 -0.637897 -0.467926 -0.495904 1.804419 2.532895 1.789119 3.239987 0.655090 -0.747474 1.942082 -2.979087 2.110376 0.457076 -2.117864 -1.286687 -3.491273 2.307195 0.916990 -1.722811 -4.433211
wb_dma_ch_sel/always_6 -3.181505 0.284420 -1.330317 0.048084 0.099634 0.202557 -0.880860 3.691109 2.574147 0.323994 -1.456405 3.653916 -1.566395 -2.454514 1.528121 3.952957 1.744001 -1.156433 1.615794 1.470976
wb_dma_ch_sel/always_7 -0.335564 0.019629 -3.331339 -1.043572 1.350343 -0.031248 0.203706 2.841373 1.081056 0.875864 -1.658939 4.067261 0.204004 -1.721420 0.672601 2.586156 0.639139 1.228222 1.572390 -0.027192
wb_dma_ch_sel/always_4 -3.598548 4.210825 1.829181 2.268289 1.081897 1.045215 -2.333971 1.228628 -0.286619 -0.229716 -1.244624 1.840014 -0.891046 1.614288 0.211609 1.911347 2.597695 -1.552692 -2.349592 -0.948543
wb_dma_ch_sel/always_5 -2.183556 3.997694 0.246539 0.337469 1.161083 1.713029 -2.624310 0.652074 0.549485 -3.165240 0.176663 1.799432 -0.343968 2.223989 1.007748 2.978579 1.440203 -3.440968 -2.187547 -2.408438
wb_dma_ch_sel/assign_126_ch_sel/expr_1 2.346361 2.569134 3.805285 -0.362956 -0.138475 -2.763548 1.675010 -0.567357 -0.798648 -2.342591 0.557121 -1.744651 -0.866011 -1.292784 0.658695 -1.642455 1.388742 -2.039885 -4.140548 2.153223
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1 -2.082398 0.423539 0.532794 4.236478 -0.420806 1.721295 1.666173 -0.917197 1.058781 1.594679 -4.109107 -2.359346 -0.802143 -2.454998 -4.361711 -1.441843 1.433032 0.590711 -2.173700 1.190025
wb_dma_ch_sel/always_1 -0.721315 -0.898479 -1.368535 -1.232051 0.069297 -1.590798 -1.057190 3.988160 1.825154 -1.681390 -2.124979 3.076241 -0.731458 -3.524187 3.162781 4.054988 0.633830 -0.630799 1.600290 1.801016
wb_dma_ch_arb/always_2/block_1/case_1/cond -1.822482 -1.334635 -1.279724 -0.208978 1.161582 -0.772784 1.159081 1.976077 0.488388 0.893237 -1.427541 3.444665 0.184868 -1.694905 1.699530 -0.329275 0.532478 -0.448684 1.543203 -0.801519
wb_dma_ch_sel/always_8 0.593264 -2.391180 -1.078017 -1.498419 0.980714 -2.648296 0.766385 2.213736 -0.283857 -1.322485 -1.986676 2.663882 0.907085 -2.703591 3.458836 -0.091693 -0.585183 -0.103138 1.405842 -0.288320
wb_dma_ch_sel/always_9 -1.828322 -1.322836 -1.253547 -0.257173 1.024539 -0.807590 1.147485 1.940567 0.504248 0.824721 -1.409111 3.320149 0.190353 -1.648432 1.751108 -0.303194 0.585378 -0.444292 1.521114 -0.672941
wb_dma_pri_enc_sub/always_1/case_1/stmt_2 -1.087432 -0.572864 -1.252526 -0.016936 1.876661 -2.208481 0.260330 0.210877 -1.533156 -0.491574 -0.559339 2.986001 -0.170827 0.217276 0.843900 -0.283453 -1.580841 -1.919883 1.189108 -0.531522
wb_dma_de/assign_67_dma_done_all 1.654840 3.041617 -1.675019 -0.486926 1.633431 2.592158 -0.023099 2.896945 -0.341556 1.477993 -2.921511 2.016628 0.392369 -1.210223 0.298871 -0.098744 1.722235 1.076105 -1.522269 -3.074433
wb_dma_ch_rf/wire_ch_txsz 1.009440 6.459282 2.133799 -2.171402 2.258535 0.576773 -2.629053 0.513742 -4.228730 0.768250 1.909184 5.205547 -0.093989 2.109487 -0.817370 0.161255 1.244534 1.476009 -0.792637 0.926346
wb_dma_ch_sel/assign_99_valid -3.310507 2.623019 1.353494 -1.553744 -5.255465 0.798050 2.262851 -0.766494 0.837726 0.420181 -1.183142 -1.217550 0.402721 0.358532 0.988439 -2.089267 7.036203 1.499704 -2.707638 1.169075
wb_dma_ch_rf/always_23/if_1/block_1/if_1/cond -0.854965 0.364384 2.001860 -0.393346 -0.330194 0.497118 -0.683051 -1.879162 -1.686455 1.182605 1.878179 1.549698 0.743012 0.566111 -2.254144 -1.585056 1.075281 2.651059 0.819971 2.909407
wb_dma_ch_rf/assign_11_ch_csr_we/expr_1/expr_1 2.969712 2.588615 -0.467582 -1.677869 -2.779469 -2.313220 2.171549 -0.544718 1.213475 -0.322155 -2.243019 -1.775810 -0.143193 -1.228738 -1.795193 -0.616360 3.585636 1.793702 -3.301688 3.378020
wb_dma_ch_rf/assign_11_ch_csr_we/expr_1/expr_2 -2.572474 1.971088 2.601158 3.038172 -1.316078 1.583399 -4.868288 0.283973 -0.614292 1.115148 -2.176043 -2.936657 -2.078827 0.884085 -0.883150 -1.052838 -3.105892 -4.679667 0.923009 1.501301
wb_dma_ch_arb/always_2/block_1/case_1/if_3/block_1/if_1/stmt_1 -1.357753 -1.591938 -0.201820 -2.185172 0.031250 -1.627512 2.614411 -0.274136 -2.594811 0.639104 2.089674 3.750159 -0.267697 -1.307890 0.991414 -1.071422 1.697726 1.603451 1.514058 2.215610
wb_dma/wire_ch2_txsz -0.303015 -0.012556 -3.302783 -0.991309 1.433501 0.046953 0.274154 2.828624 1.053843 0.957304 -1.655043 4.122885 0.243715 -1.696878 0.548537 2.559312 0.630935 1.281457 1.574664 -0.142797
wb_dma_de/always_23/block_1/case_1/block_4/if_1/if_1/block_1 2.923520 3.918010 -2.229762 -0.610321 0.827740 -1.423885 3.497794 -0.524282 3.228520 0.628488 -2.583091 0.679606 2.550219 1.497182 -0.761815 -2.242023 -0.872827 0.056417 -4.601502 -1.131889
wb_dma_de/always_23/block_1 2.453009 2.704307 1.060509 -2.558591 -2.206771 -0.621839 -1.903211 -0.713325 1.085827 -3.984761 -1.874594 -0.959500 1.462240 -0.961556 -1.026693 -0.504465 1.971523 -0.948757 -1.530919 1.241573
wb_dma_ch_rf/always_22/if_1 1.582985 -0.101060 -1.362389 -0.177207 -1.013678 -0.658697 -0.299110 0.640119 1.685371 0.795417 -1.981960 -2.032775 1.512931 0.541065 0.241136 -1.045961 -1.079695 0.206042 0.841804 -1.312647
wb_dma_de/wire_mast1_dout 2.463585 1.358877 -3.896022 -0.594008 0.715081 0.394285 -1.161223 1.823971 2.233704 1.409228 -2.546126 1.564585 0.975441 -0.464659 -1.677789 2.658162 -2.418790 2.063282 0.837015 1.107840
wb_dma_ch_rf/always_4/if_1/block_1/if_1/if_1 1.060897 0.728667 -0.028238 -1.441242 -1.284001 -1.336584 -0.332078 0.005960 -1.785583 -0.925847 0.709472 -0.823966 -0.330136 0.396522 0.855559 1.017234 0.587071 2.458890 0.005828 2.025479
wb_dma_de/always_8/stmt_1 0.961990 2.366137 0.236161 0.271397 2.111373 0.142227 -0.055429 0.253952 -3.027891 -0.110601 -1.732052 1.023784 0.016407 0.799491 0.628422 -2.748182 -0.561970 -1.993112 -1.762468 -3.382856
wb_dma_ch_rf/assign_18_pointer_we/expr_1 0.982880 0.599531 -0.024412 -1.377501 -1.227413 -1.169182 -0.367737 0.015614 -1.682640 -0.888048 0.737924 -0.884491 -0.337453 0.373661 0.797012 0.993980 0.557613 2.350060 0.093167 1.840960
wb_dma_ch_rf/wire_ch_done_we 0.597596 1.744028 -1.480174 0.258678 1.040903 0.715228 -0.958753 1.739214 -0.774556 -0.457567 -2.191411 0.400224 -0.817342 -0.440394 0.445722 1.041616 -0.140577 -1.921160 -0.753597 -2.389980
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/cond -1.902206 -0.684675 0.508033 2.291903 -0.862805 1.169641 1.676867 0.332598 0.901744 0.398146 -3.281836 -1.590284 -0.903536 -2.185105 -0.676018 -1.815130 1.650238 -1.318684 -1.640782 -1.618275
wb_dma_wb_slv/wire_wb_ack_o 1.646679 0.543476 0.251446 -0.757464 -0.768771 0.041304 -2.000543 -0.168762 -3.816962 -2.199674 0.055820 0.199182 -1.346107 -0.586338 -0.825900 2.480868 0.836994 1.387016 -0.968610 0.678311
wb_dma_ch_arb/always_2/block_1/case_1/if_3/block_1/if_1 -1.415816 -1.677231 -0.205685 -2.155095 0.057099 -1.592481 2.581058 -0.208862 -2.595304 0.696508 2.140399 3.787947 -0.292910 -1.293708 1.018642 -1.079770 1.643606 1.502501 1.630121 2.149756
wb_dma_de/reg_ld_desc_sel 3.531922 0.286750 2.300253 -2.439070 -1.683122 1.569836 2.166353 -0.339270 -0.385000 -0.960845 0.813331 -2.251531 0.108658 -0.467935 1.818966 -4.584817 2.053762 -1.804245 -3.553702 -5.319537
wb_dma_wb_mast/assign_2_mast_pt_out 1.586904 0.308624 0.232006 -0.560541 -0.640148 0.063302 -2.050563 -0.179758 -3.742490 -2.113344 0.007624 0.267700 -1.410646 -0.666144 -0.905176 2.379707 0.663471 1.222227 -0.817140 0.588657
wb_dma_de/assign_83_wr_ack 2.185555 3.379038 -1.783643 -0.440337 2.442897 0.811843 -0.722121 1.158267 -2.442675 0.042200 -1.905353 1.903081 0.121931 0.617384 -0.260141 -0.028375 -0.371982 -0.333052 -1.547694 -2.921032
wb_dma/wire_dma_done_all 1.687594 3.059668 -1.715217 -0.677268 1.483889 2.466081 -0.057953 2.909561 -0.356165 1.378254 -2.894053 2.024728 0.437751 -1.190422 0.419240 -0.004109 1.716659 1.173325 -1.453257 -2.875500
assert_wb_dma_rf/input_ch0_am1 -0.263349 0.475743 1.325135 0.119661 -0.302886 -1.473727 -0.323250 -0.626519 -2.163376 -1.029799 0.859980 0.014817 -0.531011 1.102997 0.967810 1.476211 -0.002707 1.022776 -1.509392 1.091427
wb_dma_ch_arb/reg_state -2.091916 -0.450666 -0.522494 1.261986 0.938256 -4.155344 4.642527 -1.997003 -1.358458 -2.055429 -1.437340 2.172095 0.631435 -2.414225 -2.117401 0.650772 2.449488 2.322315 -2.460519 4.427268
wb_dma_ch_sel/input_ch0_csr 1.415566 3.724455 -0.703907 0.507082 -0.543488 -0.031330 -1.994789 0.101702 0.617214 -2.850494 -1.889200 -2.879874 1.340397 2.198975 2.175605 2.536742 -1.834431 -0.142407 -3.584427 1.351642
wb_dma_de/always_23/block_1/case_1/block_10/if_2/block_1 -3.235250 0.202108 -1.403483 0.102897 0.124721 0.200697 -0.884600 3.760408 2.660307 0.427297 -1.548839 3.699090 -1.555776 -2.489617 1.505379 3.933376 1.638052 -1.226065 1.712253 1.479333
wb_dma_de/always_23/block_1/case_1/block_3/if_1/if_1 1.782334 4.072516 -1.205572 0.086043 0.014656 -1.013873 2.346859 -1.300717 2.220670 1.106177 -2.668568 0.407415 2.452522 1.816037 -1.982063 -2.329251 -0.662791 1.113201 -4.321397 0.573114
wb_dma_ch_sel/assign_153_req_p0/expr_1 -2.561957 0.458625 1.868209 1.585122 -0.743707 2.279998 -0.677921 1.761042 -0.575746 1.435417 -2.775178 -0.319022 -0.674807 -1.807547 0.790462 -1.845996 2.358069 -0.792820 -0.374749 -1.419125
wb_dma_wb_mast 2.334800 1.774229 0.728690 -1.172787 -3.472010 -0.143547 -4.450516 -0.869273 -5.763101 -3.787678 -3.759973 -0.740108 0.181587 -1.252066 -2.055974 3.461792 1.401108 4.388889 -1.622564 2.862770
wb_dma_ch_sel/assign_124_valid -1.409622 -0.117963 0.682054 0.787284 -0.125772 1.455426 0.666240 2.503435 0.648635 0.725285 -2.665372 -0.160655 -0.568247 -2.162784 2.311993 -1.719184 1.874395 -2.187728 -0.581357 -3.134226
wb_dma_de/always_18/stmt_1 -2.348463 0.485898 -0.489525 -1.214997 -3.568316 2.297225 -3.122102 -0.518049 -2.401152 0.351730 -1.428641 -0.213131 0.238486 0.057931 -1.764049 0.926385 3.977575 3.648583 2.476529 1.506006
wb_dma_ch_rf/wire_ch_csr_dewe 2.990819 0.059584 -4.380935 -0.638338 2.024276 -0.957288 1.450241 3.241927 0.747847 0.658705 -6.832151 3.621314 1.872572 -3.882874 0.240199 -0.240041 -1.456457 2.412805 -0.552408 -1.077072
wb_dma_ch_pri_enc/input_pri2 -1.762745 -1.301442 -1.241389 -0.300156 1.108428 -0.754515 1.114623 1.965356 0.450503 0.824056 -1.417906 3.354133 0.202843 -1.660639 1.735144 -0.297330 0.575666 -0.410555 1.470392 -0.756568
wb_dma_ch_pri_enc/input_pri3 -1.786037 -1.294274 -1.243362 -0.287246 1.114701 -0.781749 1.124065 1.957611 0.506828 0.869748 -1.445737 3.395510 0.179205 -1.676521 1.712240 -0.303317 0.568892 -0.442251 1.502502 -0.713555
wb_dma_ch_pri_enc/input_pri0 -0.389815 -1.487672 -0.621031 0.236584 1.926428 0.404196 1.353407 0.936485 -0.038328 1.013137 0.091808 2.205352 0.374296 -1.060283 0.209503 -0.596898 0.966424 0.645002 0.849095 -2.249840
wb_dma_ch_pri_enc/input_pri1 -1.112087 -0.524237 -1.320266 -0.057940 1.923717 -2.346719 0.263606 0.183427 -1.616255 -0.620376 -0.612880 3.057674 -0.161572 0.264049 0.860503 -0.244164 -1.629318 -1.945906 1.160918 -0.500036
wb_dma_wb_if/input_slv_pt_in 1.546708 0.357415 0.232801 -0.528437 -0.749569 0.103241 -2.161629 -0.164620 -3.700037 -2.098935 -0.187746 0.179000 -1.479205 -0.796937 -1.022346 2.427914 0.654981 1.184532 -0.792781 0.784525
wb_dma_de/always_23/block_1/case_1/block_9/stmt_3 -1.751533 -1.889600 0.391743 0.810266 -1.376067 -0.172466 -0.187380 0.590574 1.729419 -0.485069 -0.219961 -1.456357 -0.997851 -1.163024 0.803364 1.035714 0.210322 -1.674232 0.976290 0.517600
wb_dma_ch_rf/always_10/if_1/if_1/block_1/if_1 -2.901475 -1.238119 -0.783159 2.140709 1.093607 -1.130714 2.015781 0.543254 -0.733399 -0.213220 -3.766078 1.569240 -0.956285 -1.958967 0.238986 -2.036871 0.212438 -3.080493 -0.523832 -2.224519
wb_dma/wire_de_adr1_we -1.367154 0.415585 1.211944 0.925451 -0.765249 0.795531 -1.376305 -0.800455 -1.108175 0.789705 -0.121583 -0.285462 -0.178089 0.288055 -1.622431 -0.164389 0.426660 1.215629 0.363320 1.804675
wb_dma_ch_sel/assign_6_pri1 -1.092809 -0.575746 -1.280512 -0.047244 1.903603 -2.215476 0.269320 0.237285 -1.523705 -0.533362 -0.568857 3.000728 -0.138425 0.191889 0.837547 -0.247318 -1.539325 -1.865561 1.158413 -0.561620
wb_dma_ch_sel/always_8/stmt_1/expr_1/expr_1 -0.404344 -1.559444 -0.660133 0.239632 1.998792 0.462649 1.389635 0.945709 -0.031401 1.062400 0.120301 2.210698 0.417151 -1.063493 0.201025 -0.575552 0.952483 0.617114 0.880728 -2.301210
wb_dma_ch_sel/assign_129_req_p0/expr_1 1.250821 2.579875 1.045258 2.727115 2.410422 3.547920 1.138232 -0.303002 -1.214383 2.719371 -2.155285 -0.868277 0.664415 -0.825618 -3.762342 -2.913289 1.936090 2.391818 -2.813743 -2.412671
wb_dma_rf/wire_csr -0.100074 0.827136 -0.409966 -1.129987 -0.801365 1.583569 -2.235168 -0.887986 -0.326359 -2.774623 0.533053 -0.334043 0.263621 0.876617 -0.155281 1.173857 -0.677223 -1.604538 0.087400 -0.172641
wb_dma_ch_rf/always_20/if_1/block_1/if_1/if_1/if_1/cond -1.812256 -1.893207 0.379469 0.785058 -1.431435 -0.186006 -0.204679 0.560025 1.751864 -0.492527 -0.185257 -1.520887 -1.014782 -1.178079 0.818767 1.096342 0.232149 -1.710897 0.970906 0.576852
wb_dma_ch_sel/assign_95_valid/expr_1/expr_2 -2.534181 0.955496 -1.495840 0.292365 0.937242 -1.192573 -1.718910 2.032964 0.745981 -0.797500 -0.679730 3.362313 -1.874256 -0.659804 0.547497 3.981138 -0.413010 -2.515635 1.450783 1.675934
wb_dma_ch_sel/always_37/if_1 3.470989 2.258923 2.900808 -0.919180 0.339481 -3.309144 2.742748 -0.327245 -0.214245 -2.876303 0.993848 -1.878394 -1.008878 -1.529865 1.252216 -1.241093 1.111195 -2.645872 -4.327403 1.417950
wb_dma_de/always_6/if_1/cond -0.572438 4.548752 0.095718 1.021170 2.108772 4.042948 -2.950819 4.327473 1.273495 3.209459 -2.662716 2.928374 -1.082607 -0.989521 0.048330 0.434437 0.418066 -1.311972 -0.015198 -1.416894
wb_dma_de/always_23/block_1/case_1/block_3/if_1/if_1/block_1/stmt_2 1.866804 4.169662 -1.183663 0.006144 0.186316 -0.763804 2.285523 -1.101148 2.092738 1.149173 -2.688673 0.595673 2.391429 1.661616 -1.870187 -2.408103 -0.557806 1.071528 -4.406177 0.249895
wb_dma_ch_rf/always_8/stmt_1 4.409002 2.913325 4.410559 -1.214919 0.571146 -0.696511 -1.231058 0.141500 -2.982984 -2.633060 1.934513 -2.424031 -1.660039 -1.341203 0.212577 -0.820072 1.197010 -2.238121 -2.558709 0.599144
wb_dma_ch_sel/assign_108_valid -1.338212 -0.059321 0.817773 0.968867 -0.083093 1.670016 0.639626 2.417205 0.658076 0.848191 -2.683582 -0.369821 -0.618819 -2.122482 2.092148 -1.929543 1.801311 -2.156759 -0.725277 -3.212224
wb_dma_ch_pri_enc/wire_pri9_out -1.126674 -0.541741 -1.269537 -0.068404 1.859094 -2.270175 0.255000 0.216461 -1.532484 -0.525587 -0.599886 3.047327 -0.145495 0.220455 0.839868 -0.244633 -1.563316 -1.896011 1.172273 -0.509698
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -1.894523 -1.808575 -1.055000 -0.947791 -0.275296 -1.404936 2.027066 0.896024 -2.039284 0.343117 0.226021 2.176700 -1.128114 -1.661470 1.826263 0.326495 0.993826 0.161214 1.223019 1.051115
wb_dma_ch_sel/wire_pri2 -1.773364 -1.282423 -1.204848 -0.257611 1.020304 -0.789404 1.111374 1.876140 0.513018 0.802258 -1.343271 3.249218 0.173388 -1.582122 1.685558 -0.243287 0.519930 -0.435938 1.479306 -0.645299
wb_dma_ch_sel/wire_pri3 -1.758448 -1.287650 -1.182230 -0.246385 1.049889 -0.757504 1.102513 1.884310 0.480275 0.820605 -1.370506 3.263064 0.189145 -1.623594 1.668958 -0.273186 0.569128 -0.469720 1.446992 -0.702761
wb_dma_ch_sel/wire_pri0 -0.630351 -0.335286 -0.429497 1.847591 2.518795 1.778581 3.225736 0.639757 -0.788956 1.934716 -3.072557 2.051438 0.442325 -2.140625 -1.287243 -3.547626 2.330572 0.853885 -1.780860 -4.406674
wb_dma_ch_sel/wire_pri1 -1.042325 -0.539047 -1.274668 -0.044266 1.969775 -2.217891 0.218065 0.147588 -1.595512 -0.525307 -0.490440 2.963504 -0.131229 0.264581 0.757695 -0.203117 -1.585886 -1.882058 1.150770 -0.597184
wb_dma_de/always_4/if_1/if_1/cond/expr_1 0.318508 1.802322 0.362940 0.006168 1.201297 1.678796 0.795825 1.903703 -1.027907 1.232970 -2.534238 1.226426 0.352355 -1.060673 1.504161 -2.852712 1.710068 -0.513032 -1.594057 -3.562109
wb_dma_rf/input_ptr_set -1.844851 -1.385973 -1.269667 -0.271196 1.157523 -0.816580 1.138268 1.992212 0.521104 0.857351 -1.431106 3.450982 0.192627 -1.674178 1.764617 -0.263171 0.543327 -0.492669 1.582626 -0.770684
wb_dma_rf/always_2/if_1/if_1 0.883326 0.399793 2.298787 -1.111780 -0.486729 -0.954161 -2.819600 0.687368 -3.614858 -4.075908 -1.730018 -1.075662 -1.479594 -1.232985 3.732451 -1.465174 -2.656582 -4.090241 -0.657316 -0.447607
wb_dma_de/assign_77_read_hold 0.756310 0.794194 -0.065877 0.197749 0.822020 -1.572340 -0.876334 -1.787112 -2.162669 -1.472175 0.823961 -0.317472 -0.333286 1.909298 -0.875972 0.068257 -2.201802 -1.475933 -0.358004 0.206529
wb_dma_pri_enc_sub/input_valid 0.619778 0.608833 -0.088789 0.241667 0.966308 -1.471462 -0.814347 -1.613275 -2.000683 -1.304887 0.829564 -0.120220 -0.334706 1.779485 -0.796957 0.057903 -2.133489 -1.477304 -0.197095 0.052907
wb_dma_ch_pri_enc/assign_1_pri_out_tmp/expr_1/expr_1/expr_1/expr_1 -1.053155 -0.550306 -1.292824 -0.087892 1.879544 -2.226730 0.299105 0.225649 -1.590223 -0.569601 -0.566354 3.044095 -0.130199 0.178627 0.902887 -0.186591 -1.488402 -1.820897 1.144428 -0.517470
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/cond 0.459168 0.255367 -1.518449 3.030662 3.598601 1.694396 4.630028 0.098179 0.602504 2.445019 -3.801661 1.322593 0.706311 -2.665549 -3.568582 -3.139238 1.720290 1.555946 -2.674599 -3.409578
wb_dma_ch_rf/always_27/stmt_1 -1.427971 2.896482 1.877282 1.287885 1.306035 -0.488484 -2.522089 1.595526 -0.773006 -1.879679 -1.650435 1.447301 -0.085837 0.631533 1.765145 1.985064 1.538779 -1.031235 -2.176064 -0.838401
wb_dma_wb_slv/assign_2_pt_sel/expr_1 7.203222 4.724455 -3.012979 -3.181000 -2.044187 -0.340445 0.160321 -3.386019 -5.083788 -4.270399 0.255077 -3.670485 -1.633754 -0.596053 -4.604549 4.297332 0.326772 2.953586 -4.756703 4.635883
wb_dma_de/always_23/block_1/case_1/block_9/if_2/block_1 -3.157026 0.254219 -1.342014 0.020922 0.121104 0.198656 -0.895104 3.651188 2.528185 0.323347 -1.437372 3.629129 -1.551831 -2.401892 1.523709 3.900757 1.676917 -1.153068 1.639105 1.497068
wb_dma_ch_sel/wire_valid 0.139901 0.983152 -1.035007 -2.151912 -2.844255 -0.677408 0.865934 -2.693518 0.278460 -5.234425 -0.978410 -1.023888 1.325472 -0.777654 -2.394222 0.536733 4.494370 -1.063747 -1.771085 0.870526
wb_dma_ch_sel/assign_162_req_p1/expr_1 0.581295 0.678634 -0.097606 0.286656 0.971977 -1.559906 -0.826224 -1.682943 -2.082865 -1.328733 0.741347 -0.125526 -0.353181 1.853724 -0.871148 -0.049103 -2.192376 -1.557427 -0.258130 0.019201
wb_dma_ch_sel/always_9/stmt_1/expr_1/expr_1/expr_1 -0.410759 -1.574234 -0.679045 0.224687 2.001375 0.420219 1.413403 0.941854 -0.024201 1.024112 0.072876 2.279665 0.386232 -1.066843 0.236595 -0.567413 0.939925 0.650328 0.899485 -2.345225
wb_dma_de/wire_chunk_cnt_is_0_d 0.944775 2.391521 0.296876 0.340349 2.107555 0.272680 -0.036286 0.335376 -2.961341 0.028431 -1.792512 0.986732 0.056677 0.704617 0.625621 -2.858549 -0.435398 -1.989132 -1.820089 -3.480698
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1/if_1/if_1 -1.963846 -1.914910 -1.111254 -0.894709 -0.155214 -1.434071 2.125165 0.885120 -2.072658 0.343433 0.256610 2.252675 -1.167031 -1.705711 1.835960 0.310579 0.953741 0.134716 1.284847 1.034377
wb_dma_ch_sel/assign_109_valid -1.253298 -0.014058 0.664429 0.671177 -0.077913 1.365712 0.744569 2.479599 0.507530 0.635581 -2.650461 -0.124701 -0.504526 -2.105653 2.341093 -1.690936 2.002512 -2.002517 -0.783491 -3.103928
wb_dma_pri_enc_sub/always_3/if_1/if_1/cond -1.224457 -0.657455 -1.318869 0.056946 1.993494 -2.292505 0.257472 0.230760 -1.527721 -0.455070 -0.624560 3.136727 -0.185130 0.191339 0.867669 -0.290025 -1.638410 -2.023230 1.289231 -0.570121
wb_dma_wb_slv/always_3/stmt_1/expr_1/expr_1/expr_1/expr_1 -4.213630 0.069872 4.598756 4.693024 -1.127573 2.591010 -2.698086 1.206597 -0.443134 3.510578 -3.191091 -2.147561 -3.556259 -2.384640 -1.317207 -3.001206 -1.423567 -2.401046 0.481438 2.006217
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -1.999806 0.514197 0.527164 4.211309 -0.432606 1.696251 1.792970 -1.003089 1.019706 1.540787 -4.128195 -2.337383 -0.723229 -2.431567 -4.408981 -1.411052 1.561666 0.771125 -2.325297 1.154628
wb_dma_de/assign_75_mast1_dout 2.511877 1.426330 -3.832358 -0.646505 0.660290 0.298999 -1.114705 1.701837 2.094076 1.315346 -2.530411 1.524008 1.035252 -0.443032 -1.651412 2.525256 -2.448981 2.007549 0.689660 1.073965
wb_dma/constraint_csr 2.403638 1.992384 1.473055 -1.258239 -0.337578 1.175914 -2.161581 0.271667 -0.815351 -0.498205 1.971145 -1.942322 0.120311 1.647049 1.268880 0.286272 -0.264016 -0.367352 -0.555474 -0.921301
wb_dma_ch_rf/always_5/if_1 1.066709 0.808670 0.069684 -1.488291 -1.361999 -1.328068 -0.369116 0.046472 -1.910149 -1.009550 0.661070 -0.927609 -0.383714 0.401238 0.870973 1.027316 0.611352 2.505529 -0.044022 2.082570
wb_dma_ch_pri_enc/wire_pri21_out -0.969072 -0.442269 -1.231750 -0.123793 1.768985 -2.272342 0.237763 0.166163 -1.589042 -0.592518 -0.536784 2.874058 -0.157043 0.276728 0.845115 -0.223761 -1.562061 -1.854023 1.094050 -0.397332
wb_dma_ch_sel/assign_157_req_p0 -2.582525 0.329454 1.838652 1.549272 -0.759781 2.173152 -0.717035 1.730897 -0.611273 1.395109 -2.724996 -0.335607 -0.708973 -1.841826 0.785972 -1.807371 2.335294 -0.858424 -0.317169 -1.352956
wb_dma_wb_mast/assign_1/expr_1 2.597224 3.093791 -3.753655 1.729832 1.784208 -0.406661 -1.821690 -1.016094 0.395974 1.323452 -2.916188 0.460532 0.738913 0.840159 -6.095537 2.746897 -4.390588 2.408214 -0.134711 3.796702
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/cond -1.901269 -0.665753 0.490213 2.301239 -0.774929 1.180196 1.761003 0.336111 0.852612 0.428821 -3.330045 -1.418688 -0.849564 -2.229518 -0.655284 -1.842808 1.721617 -1.271914 -1.692443 -1.686049
wb_dma_de/reg_mast1_adr -1.378343 -1.085363 0.589923 1.719120 0.608620 -1.771790 2.872161 -0.697370 2.696496 -2.697820 0.840941 -0.893257 -0.376438 -1.133039 -0.739437 2.519780 2.214550 -1.268473 -2.373045 -0.281037
wb_dma_ch_pri_enc/wire_pri17_out -0.986754 -0.461836 -1.259140 -0.059148 1.838627 -2.274385 0.255913 0.096424 -1.646651 -0.636167 -0.555643 2.884780 -0.149103 0.275497 0.804637 -0.216084 -1.574021 -1.901790 1.073488 -0.467945
wb_dma_ch_sel/assign_141_req_p0/expr_1 -2.561058 0.298134 1.840442 1.491035 -0.857800 2.135526 -0.542561 1.599193 -0.593338 1.411031 -2.700411 -0.373679 -0.691689 -1.868180 0.720626 -1.828264 2.356013 -0.698227 -0.367260 -1.210402
wb_dma_ch_sel/input_ch2_csr 0.986720 3.271427 -1.440659 -0.492136 -2.540054 -0.313072 -1.960269 0.708698 -0.212480 -1.085233 -3.030967 -3.225821 1.420670 1.953384 2.353265 2.310016 1.338500 2.788901 -1.985897 1.173402
wb_dma_ch_rf/assign_13_ch_txsz_we 0.853871 4.692727 0.564025 -1.622588 1.896556 2.488931 -0.271755 2.133681 -0.863723 1.788492 -0.534935 4.758189 0.416310 -0.722605 -0.263316 -0.995119 3.177334 1.843532 -1.535850 -0.535340
wb_dma_ch_sel/assign_130_req_p0 1.471941 2.596919 1.075829 2.559501 2.318028 3.473918 1.081626 -0.494791 -1.329772 2.576639 -1.917680 -0.970105 0.643323 -0.719791 -3.791463 -2.800229 1.868737 2.493521 -2.872377 -2.219435
wb_dma_ch_arb/always_1/if_1/stmt_2 -2.100055 -0.442900 -0.431841 1.443203 1.011591 -3.788203 4.425006 -1.877916 -1.049771 -1.849522 -1.397247 2.057390 0.594297 -2.442135 -2.239108 0.616566 2.451384 2.180685 -2.333326 4.260558
wb_dma_ch_sel/assign_106_valid -1.260198 0.028634 0.792181 0.744955 -0.161000 1.558333 0.604838 2.475699 0.569043 0.745006 -2.644252 -0.251330 -0.580360 -2.108517 2.256773 -1.808229 1.945237 -2.082785 -0.716826 -3.098700
wb_dma_ch_pri_enc/wire_pri28_out -1.075950 -0.559183 -1.280652 -0.005573 1.920046 -2.233963 0.275544 0.226384 -1.541673 -0.511430 -0.610170 3.001737 -0.138099 0.238484 0.815825 -0.234464 -1.587990 -1.885088 1.173500 -0.577627
wb_dma_ch_arb/always_2/block_1/case_1/if_3/block_1/if_1/cond -0.364222 -1.550560 -0.641749 0.189671 2.010004 0.414681 1.391049 0.954222 -0.042211 1.040975 0.093741 2.267429 0.379130 -1.101038 0.233901 -0.556344 0.958917 0.650871 0.878514 -2.289929
wb_dma_ch_rf/always_10/if_1/if_1/block_1 -2.931383 -1.287615 -0.802832 2.323770 1.281673 -0.999132 1.800658 0.541128 -0.716752 -0.055070 -3.778875 1.523547 -1.032748 -1.935005 0.067191 -2.016431 -0.103930 -3.263489 -0.329615 -2.285790
wb_dma_ch_rf/always_11/if_1/if_1 0.066376 0.307703 -0.551129 2.006675 3.346987 0.332295 2.348654 -0.969265 -2.801837 0.549787 -2.221342 1.839497 0.124168 -0.308572 -2.100719 -3.416840 0.225105 -0.535008 -1.996185 -4.186232
wb_dma_wb_if/wire_slv_adr 1.800401 6.061867 1.812808 -1.058155 -3.507752 -0.470412 -2.235938 -1.845655 -0.715405 -2.018853 -1.310782 -2.218405 -1.639615 1.346524 -0.535120 -0.253236 -3.768773 -2.737356 -4.322666 7.221072
wb_dma_ch_rf/assign_15_ch_am0_we/expr_1/expr_1 1.502731 -0.194050 -1.383280 -0.135489 -0.977346 -0.712336 -0.194252 0.600059 1.761234 0.850422 -1.934783 -1.990993 1.511117 0.522613 0.216724 -1.100992 -1.117411 0.171844 0.820235 -1.356046
wb_dma_ch_sel/input_ch1_csr 0.882409 3.148978 -1.262099 -0.284988 -2.398173 -0.292220 -1.849117 0.591223 -0.166008 -0.947189 -2.722275 -3.256031 1.299205 2.013466 2.233893 2.313353 1.193089 2.745358 -2.004513 1.214401
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/if_1 0.630320 0.632728 -0.132200 0.253585 0.959393 -1.591071 -0.776332 -1.688576 -2.066226 -1.344062 0.758099 -0.133996 -0.310387 1.827353 -0.856096 -0.003447 -2.196005 -1.538403 -0.208727 0.067827
wb_dma/wire_pt1_sel_i 3.270500 1.992597 -4.743819 0.757779 1.708757 0.420950 0.318492 1.280092 3.585851 1.930081 -3.372430 0.780040 1.192348 -1.096004 -3.917877 2.898004 -2.757799 2.646611 -0.246819 1.879528
wb_dma_ch_sel/always_47/case_1/stmt_1 -1.941993 0.296648 0.810110 1.091661 0.936732 -0.675593 0.978250 -0.150336 1.511783 -0.413078 0.644509 0.786684 0.876497 1.627711 1.099138 0.347663 1.685493 -0.155174 -1.507852 -1.738210
wb_dma/wire_pt1_sel_o 2.222649 3.524959 -1.478243 -2.277531 -0.531563 -1.494467 0.411857 -2.525816 -4.828530 -3.255839 0.640662 -1.640997 0.553844 1.450612 -0.256783 1.679943 0.213015 1.273651 -2.176957 1.501475
wb_dma_ch_sel/assign_127_req_p0/expr_1 -0.573618 -0.275579 -0.464455 1.727068 2.359232 1.697972 3.219423 0.608233 -0.851683 1.801655 -3.053599 1.991571 0.474276 -2.110018 -1.239232 -3.431558 2.388094 0.925002 -1.856999 -4.208619
wb_dma_ch_pri_enc/inst_u16 -1.168175 -0.592807 -1.354045 0.011240 1.985538 -2.254868 0.257966 0.275734 -1.545418 -0.485656 -0.664521 3.144047 -0.147560 0.161450 0.910152 -0.228429 -1.549998 -1.953523 1.240192 -0.634502
wb_dma_ch_pri_enc/assign_1_pri_out_tmp/expr_1/expr_1/expr_1/expr_1/expr_1 -1.044721 -0.540516 -1.293208 -0.021249 1.987028 -2.291447 0.253730 0.223812 -1.632346 -0.543426 -0.531500 3.073925 -0.125458 0.227820 0.845887 -0.242444 -1.625469 -1.902434 1.199466 -0.586382
wb_dma_ch_rf/assign_16_ch_adr1_we/expr_1/expr_1 -0.750777 0.344879 1.964533 -0.611273 -0.398380 0.302767 -0.602752 -1.966896 -1.752870 1.045039 2.046649 1.598938 0.791855 0.595158 -2.136972 -1.457247 1.069245 2.743916 0.829953 3.010669
wb_dma_ch_sel/always_48/case_1 -2.227998 -0.250586 -0.571034 1.420191 0.970013 -4.045265 4.646995 -1.946944 -0.977407 -1.859589 -1.580915 2.169887 0.712868 -2.327412 -2.250062 0.654749 2.468151 2.263093 -2.555676 4.456652
wb_dma_ch_sel/input_ch7_csr 1.313879 2.527470 -0.984446 -1.962775 -3.332336 -0.947569 -0.009657 -0.482515 -1.907193 -1.692398 -1.203912 -2.569934 1.000070 1.000537 1.694115 1.352454 2.336999 3.046712 -2.322690 2.096961
assert_wb_dma_rf/input_ch0_txsz -0.222785 2.371716 1.837236 -1.064060 -0.127801 -0.329175 -2.020065 0.334477 -1.984030 0.313609 1.169086 1.504695 -0.160928 1.072767 0.265968 1.123282 0.352641 1.245293 0.466390 1.445124
assert_wb_dma_rf -0.020965 2.776300 2.813726 -1.091521 -0.555138 -1.580084 -2.013428 -0.336059 -4.062092 -0.879996 1.680658 1.222033 -0.665807 1.761935 1.048954 2.280468 0.430277 2.152472 -1.243802 2.359086
wb_dma_ch_rf/reg_ch_am0_r 1.572603 -0.147748 -1.411223 -0.188997 -1.063865 -0.732162 -0.228596 0.603222 1.711076 0.761002 -1.906484 -2.064301 1.493647 0.526057 0.271587 -1.038829 -1.108194 0.172715 0.789467 -1.337339
wb_dma_ch_rf/always_4/if_1 2.556129 2.012587 -1.470774 -4.654759 -2.775157 -0.623862 -0.832291 -0.143001 -3.424762 -3.392447 1.587545 -0.719697 0.785319 1.149401 3.178958 1.892045 0.784949 2.940267 -0.439781 2.295325
wb_dma_de/always_4/if_1/if_1/stmt_1 0.350897 1.723634 0.378936 -0.014191 1.337390 1.694744 0.833267 1.920478 -1.105707 1.216830 -2.396693 1.289709 0.433808 -0.957578 1.570689 -2.847142 1.696391 -0.527943 -1.573220 -3.828619
wb_dma_de/always_14/stmt_1/expr_1 -3.030168 -1.274427 -0.826279 2.281447 1.163395 -1.023674 1.856479 0.598727 -0.605471 -0.008557 -3.815593 1.593610 -1.008757 -1.961411 0.192413 -2.060711 -0.008337 -3.221488 -0.352560 -2.177379
wb_dma_de/wire_use_ed 1.717931 -0.008797 -2.581385 -0.088713 -1.467382 -1.632225 3.340966 2.168247 3.611695 1.826040 -8.266834 -0.536340 2.443228 -2.051846 3.316197 -5.425185 -2.428850 -0.642260 -2.673023 -1.627233
wb_dma_de/always_23/block_1/case_1/block_2/if_1/cond 2.487240 2.044579 2.804194 -1.384787 -0.104206 -0.118409 -1.665117 -1.132490 -2.679935 -4.653196 1.148047 -1.269393 -1.517875 -1.550711 -1.006799 0.194440 0.506103 -2.893549 -1.901448 1.537589
wb_dma_ch_pri_enc/assign_1_pri_out_tmp/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1 -1.128411 -0.602349 -1.334105 0.000318 1.936060 -2.259706 0.285073 0.204681 -1.596474 -0.494765 -0.616911 3.115612 -0.153824 0.213367 0.859733 -0.298631 -1.596001 -1.935282 1.212826 -0.582989
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/cond -1.973078 -0.772535 0.505805 2.282189 -0.916905 1.110382 1.724129 0.322447 0.926588 0.306913 -3.297832 -1.563755 -0.918900 -2.259475 -0.574738 -1.793810 1.745350 -1.348098 -1.677444 -1.591221
wb_dma_ch_sel/always_7/stmt_1/expr_1 -0.299365 0.039087 -3.258233 -1.069319 1.326725 -0.025355 0.247445 2.789216 1.018073 0.819231 -1.603967 4.034054 0.248136 -1.702942 0.622137 2.595182 0.668443 1.289434 1.486328 -0.035772
wb_dma_ch_sel/input_nd_i -0.551734 -0.326674 -0.448604 1.793387 2.469962 1.821548 3.130776 0.631007 -0.785750 1.948870 -2.998371 1.986420 0.433527 -2.085612 -1.348072 -3.519944 2.245817 0.890692 -1.722473 -4.296333
assert_wb_dma_ch_sel/input_req_i -0.423967 -1.582548 -0.641400 0.225622 2.038431 0.437365 1.407916 0.926943 -0.070978 1.025180 0.093504 2.270647 0.423424 -1.069421 0.254314 -0.615212 0.959763 0.632392 0.876215 -2.324216
wb_dma_ch_rf/reg_ch_rl 0.519356 -0.055582 1.785815 -0.388772 -1.596968 1.053962 -2.207904 0.945678 0.980536 -0.811838 1.710147 -3.265065 -0.852370 0.475588 2.074261 1.243295 -0.060627 -2.096427 0.517065 -0.614446
wb_dma_de/reg_paused -0.088500 0.774273 -0.513172 -1.163659 -0.843991 1.540184 -2.168476 -0.959349 -0.311612 -2.821963 0.579524 -0.336549 0.278971 0.830341 -0.282670 1.184218 -0.669991 -1.458918 0.188432 0.029492
wb_dma_de/always_23/block_1/case_1/block_4/if_1/if_1/cond 2.225993 3.501930 -1.757430 -0.349786 2.464597 1.059722 -0.844688 1.239523 -2.342971 0.109821 -1.989393 1.792489 0.070427 0.635457 -0.419630 -0.031776 -0.377142 -0.343512 -1.606285 -2.978984
wb_dma_wb_if/wire_mast_drdy -2.530852 -0.225443 -4.026509 -0.662762 -1.672366 1.242416 -0.809974 1.149879 -1.450275 -0.392326 -4.389802 1.824195 -0.607716 -1.807845 -1.343140 1.759290 3.583387 1.113506 2.005597 -1.501286
wb_dma_de/always_23/block_1/case_1/block_11/stmt_2 -2.182884 -3.400781 -0.164527 1.016720 0.409050 0.215446 1.101596 1.465198 1.691327 0.446197 -0.045880 0.594510 -0.643392 -2.170711 1.040344 0.555511 1.092453 -1.127065 1.813430 -1.585228
wb_dma_de/always_23/block_1/case_1/block_11/stmt_3 -0.431814 -0.014596 -3.214027 -1.025654 1.328218 -0.074485 0.260773 2.764305 0.993863 0.865739 -1.639279 4.028459 0.188684 -1.708786 0.664313 2.474867 0.605425 1.153703 1.559729 -0.057218
wb_dma_ch_sel/assign_100_valid/expr_1 -3.674329 2.597795 1.536442 -1.542647 -5.180764 0.752626 2.223485 -0.703616 0.829579 0.436121 -1.091794 -0.882522 0.419201 0.332930 1.006842 -2.126072 7.210120 1.496459 -2.560336 1.444330
wb_dma_wb_if/inst_u1 2.540177 3.379604 -0.640126 -3.313965 -2.824173 -1.395400 -0.511678 -2.152655 -4.112418 -3.586717 0.094926 -1.463984 -0.405340 0.352902 -0.747748 1.744914 1.064428 2.457413 -2.083749 3.803308
wb_dma_wb_if/inst_u0 2.522843 1.533074 0.798265 -1.292925 -3.481134 -0.315893 -4.308348 -0.807454 -5.704304 -3.914909 -3.775874 -0.716519 0.299120 -1.375082 -1.855751 3.392332 1.176381 4.440795 -1.651104 2.826953
wb_dma_ch_sel 2.334556 2.411869 0.619382 -1.984824 -2.160009 -0.612669 -0.866578 -0.880425 -2.410116 -3.852683 -0.540196 -2.869354 0.328154 -0.749375 0.206258 0.681644 2.230121 0.445295 -2.007321 2.104790
wb_dma_rf/input_de_csr_we 2.970648 0.099657 -4.360301 -0.567441 2.014069 -0.908011 1.339609 3.340451 0.900809 0.712597 -6.977569 3.624213 1.824637 -3.932395 0.216451 -0.244970 -1.590001 2.182569 -0.508026 -1.015954
wb_dma_rf/wire_ch0_adr0 -1.328734 0.024295 -0.162141 0.612657 -4.196261 -0.574619 1.439993 0.814346 4.623371 0.751216 -3.681015 -4.129926 0.091529 -0.101321 2.896799 -2.326760 -0.175772 -2.891176 -1.877264 0.091195
wb_dma_rf/wire_ch0_adr1 -1.323651 2.754006 2.789407 -0.166179 -0.769237 0.366359 -3.121772 -0.349627 -3.080829 0.835370 0.719899 1.137631 -0.278381 1.177123 -1.065420 0.937424 0.732866 2.231763 0.584779 2.915646
wb_dma_de/always_9/stmt_1/expr_1 3.349297 4.245746 -0.644149 -0.337819 0.656040 3.351769 -1.187926 1.171443 -0.729054 0.671256 -1.564640 -1.040270 0.282831 0.361269 -1.171934 0.302852 1.174042 1.521621 -2.766962 -2.482530
wb_dma_ch_sel/always_42/case_1/cond 3.364433 -0.113370 -1.308704 -1.895388 0.801287 -2.181786 -0.964697 1.596688 -2.032336 -3.752704 -1.047718 -0.136273 0.035417 -1.034838 3.057693 2.368365 -0.872823 -0.958003 -0.654452 -1.546771
wb_dma_wb_slv/input_wb_cyc_i 3.095507 3.817543 -1.684625 -0.225310 -1.495750 2.078337 -0.699481 -1.063802 -3.213878 0.058544 -1.431099 -3.237241 -1.834076 -1.468294 -3.905616 3.051865 -0.034760 3.341094 -2.638867 3.999337
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1/if_1/if_1/if_1/if_1/if_1 -1.983321 -1.774402 -1.088187 -0.867320 -0.124436 -1.392835 2.064503 0.899801 -2.021298 0.393474 0.156970 2.296985 -1.099121 -1.655698 1.786266 0.319460 0.988369 0.116718 1.236823 0.979267
wb_dma_de/always_23/block_1/case_1/block_1/if_1/if_1/block_1/if_1/cond/expr_1 1.090890 -2.321820 -0.151701 -2.733722 1.214733 -2.813818 1.433959 0.946262 -0.888902 -0.955372 0.114251 4.216702 1.722338 -2.273322 2.614883 -1.473229 0.226186 1.392754 1.735180 0.933994
wb_dma_de/reg_tsz_cnt 1.369757 5.212559 0.306214 -1.394044 2.807455 0.976028 -0.936278 0.539987 -2.786113 0.530516 0.283592 4.751028 0.179420 1.025638 -1.015388 -0.913139 1.209065 0.498007 -1.635432 -0.503577
wb_dma_ch_sel/reg_ndr -0.584537 -0.327495 -0.442704 1.802328 2.412838 1.793252 3.050785 0.665743 -0.768387 1.946893 -2.975502 1.973713 0.415016 -2.087925 -1.302336 -3.390514 2.177950 0.814349 -1.693422 -4.196652
wb_dma_de/assign_83_wr_ack/expr_1 2.277015 3.465579 -1.773448 -0.332508 2.452662 1.021515 -0.801566 1.109438 -2.365737 0.106182 -1.967975 1.738247 0.141022 0.642950 -0.555419 -0.011865 -0.407919 -0.234649 -1.616430 -2.876034
wb_dma_de/reg_de_txsz_we 2.103856 2.609109 -0.896266 1.270214 2.801441 4.986148 -1.985275 2.996210 0.985505 3.521595 -1.654721 0.623859 -0.066434 -0.665723 -1.747240 -0.105177 -0.228977 0.465185 0.024432 -3.852087
wb_dma_ch_rf/reg_pointer_sr 1.045411 0.669501 0.001967 -1.443534 -1.259966 -1.206014 -0.398286 -0.007724 -1.805111 -0.922313 0.796039 -0.908435 -0.340307 0.470533 0.828113 1.028803 0.516795 2.406381 0.104770 1.887040
wb_dma_ch_sel/assign_130_req_p0/expr_1/expr_1 -0.377449 -1.558304 -0.660542 0.218739 1.993447 0.436541 1.420014 0.940201 -0.053396 1.031113 0.107522 2.267853 0.385189 -1.092082 0.217711 -0.603106 0.978716 0.633040 0.863890 -2.334930
wb_dma_rf/input_de_adr1_we -1.360005 0.405996 1.199715 0.900955 -0.706293 0.772133 -1.345743 -0.762497 -1.118996 0.786536 -0.123081 -0.214170 -0.183358 0.279073 -1.569335 -0.140870 0.401399 1.227876 0.365881 1.741128
wb_dma_de/always_23/block_1/case_1/block_4/if_1/if_1/block_1/if_1 2.974321 3.838700 -2.146874 -0.775258 0.726533 -1.526308 3.362248 -0.548046 3.052701 0.391606 -2.431646 0.725883 2.452079 1.524613 -0.603926 -2.147087 -1.023956 -0.033266 -4.568507 -0.979131
wb_dma_ch_pri_enc/assign_1_pri_out_tmp/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1 -1.063797 -0.520674 -1.266882 -0.061431 1.857934 -2.214834 0.240797 0.218883 -1.550641 -0.531856 -0.547188 2.981424 -0.123674 0.232435 0.872728 -0.213877 -1.544563 -1.861305 1.158769 -0.521831
wb_dma_ch_sel/always_43/case_1/cond 1.403082 5.358381 0.378503 -1.435811 2.865706 1.006894 -1.089324 0.577706 -2.844958 0.513825 0.223421 4.794850 0.169038 1.084729 -0.977719 -0.914420 1.102528 0.383902 -1.667007 -0.511003
wb_dma_ch_rf/reg_ch_adr0_r -0.215681 -0.556657 0.396513 -1.396084 -5.221236 -2.214263 3.067489 -0.862665 0.604462 -1.954149 -0.592118 -4.524575 -1.391752 -0.839605 2.580683 -0.759698 1.044678 -2.219858 -2.944979 1.987739
wb_dma_ch_pri_enc/input_valid 0.665933 0.667759 -0.118283 0.237655 0.953290 -1.552259 -0.795457 -1.734142 -2.135052 -1.393228 0.774199 -0.147247 -0.331625 1.879423 -0.874956 -0.005085 -2.187557 -1.512611 -0.281300 0.086773
wb_dma_ch_pri_enc/reg_pri_out1 -1.024252 -0.534963 -1.270971 -0.057880 1.932373 -2.211617 0.213385 0.209676 -1.571932 -0.522591 -0.528981 3.043935 -0.159390 0.258370 0.837364 -0.209139 -1.576731 -1.845281 1.207558 -0.582708
wb_dma_de/always_23/block_1/case_1/block_7/stmt_1 -1.213454 0.050876 -1.511059 -2.037666 -2.964792 1.627803 -1.812262 0.215890 -1.202966 -0.269900 -1.207830 0.014609 0.361917 -0.175715 -0.360546 1.031923 3.621992 2.545523 2.211416 -0.026774
wb_dma_de/always_23/block_1/case_1/block_7/stmt_7 -1.797284 -1.872013 0.364112 0.802329 -1.397297 -0.158841 -0.220975 0.628253 1.693579 -0.498890 -0.209005 -1.440698 -0.998818 -1.153237 0.815596 1.077282 0.195052 -1.711229 0.973707 0.512548
wb_dma_de/always_23/block_1/case_1/block_7/stmt_4 2.234722 -1.358486 -0.055583 -1.212508 0.043828 -1.920772 -0.126846 0.470895 -0.673769 -2.041378 -0.735925 -0.359324 0.778228 -1.196026 1.922984 0.163843 -1.037796 0.352507 0.085042 0.199500
wb_dma_ch_arb/always_2/block_1/case_1/if_2 -0.801206 -0.909276 -0.215728 -1.884200 0.799828 -2.904789 1.711505 -1.877472 -4.486829 -0.594438 2.752200 3.424527 -0.619962 0.470117 0.156242 -1.124924 -0.364990 0.037003 1.270625 2.263240
wb_dma_ch_sel/input_req_i -0.598858 -0.728421 -1.317479 -1.190020 0.029377 -1.640348 -1.059802 3.885633 1.845265 -1.707503 -2.116678 2.888791 -0.763196 -3.489275 3.082600 4.050687 0.623486 -0.648355 1.403275 1.875896
wb_dma_rf/assign_4_dma_abort/expr_1 -2.804575 -1.067937 -0.766776 2.134468 0.976682 -1.081123 1.860500 0.455137 -0.705114 -0.243529 -3.806381 1.324479 -1.026842 -1.890633 0.129414 -1.945526 0.101756 -3.087420 -0.583117 -2.006966
wb_dma_rf/always_1/case_1/stmt_8 0.524813 1.101053 1.293875 -0.931321 -1.869011 1.061277 0.815449 -0.644993 0.120647 -0.480613 0.106797 -1.388572 -1.285719 1.056788 2.131947 -2.043820 -0.187794 -2.416622 -3.370900 -1.473855
wb_dma_ch_rf/wire_ptr_inv 0.180613 -1.349592 0.307850 -1.171581 2.171331 0.134433 1.934278 -0.302971 -0.710207 1.273564 2.214230 3.850974 1.245394 -0.676031 -0.531170 -1.967258 1.681892 2.149230 1.221384 -0.905697
wb_dma_de/always_23/block_1/case_1/block_4/if_1/cond -1.424403 1.410349 -0.691285 1.033695 0.386118 -1.483507 -1.178341 -0.190548 -0.842518 -0.047671 -2.551718 0.920546 -0.640687 0.669294 -0.301374 -1.069469 -2.746992 -3.140100 0.310468 0.920366
wb_dma_ch_sel/assign_138_req_p0 -2.461700 0.267019 1.824393 1.409668 -0.842243 2.028429 -0.637294 1.599794 -0.613007 1.267202 -2.531829 -0.355989 -0.677302 -1.755796 0.873878 -1.769767 2.240769 -0.800216 -0.281465 -1.248703
wb_dma_rf/always_1/case_1/stmt_1 -0.010467 0.804376 -0.382820 -1.148218 -0.781381 1.454818 -2.036527 -0.928725 -0.356647 -2.711790 0.598177 -0.332641 0.281005 0.862008 -0.203795 1.119006 -0.610474 -1.430612 0.091001 -0.045681
wb_dma_rf/always_1/case_1/stmt_6 3.639206 0.806202 2.117051 -0.317456 -1.532541 0.510664 0.423563 -2.245867 -0.926325 -0.346589 1.947241 -3.820778 -3.537659 -0.976936 -2.682182 -1.157589 -0.891128 -0.892945 -3.015442 3.646689
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -1.899277 0.480636 0.525430 4.055997 -0.514134 1.581193 1.748442 -1.012118 0.904982 1.315667 -4.003020 -2.373485 -0.747891 -2.405112 -4.247272 -1.289715 1.593267 0.709055 -2.389975 1.261435
wb_dma_de/always_23/block_1/case_1/block_8/stmt_3 -0.393819 -1.516198 -0.641858 0.239564 1.995484 0.408210 1.390361 0.916923 -0.051322 1.037514 0.117445 2.218351 0.417559 -1.056987 0.253235 -0.570063 0.922336 0.645268 0.862113 -2.302258
wb_dma_ch_sel/always_43/case_1 1.329784 5.256078 0.435216 -1.268431 2.842061 1.201653 -1.046150 0.634737 -2.617790 0.699402 0.142787 4.556198 0.113853 1.000433 -1.025506 -1.082031 1.098661 0.308281 -1.678162 -0.707858
wb_dma_ch_sel/assign_9_pri2 -1.813117 -1.329844 -1.240972 -0.260833 1.144821 -0.761487 1.117108 1.963288 0.523668 0.840506 -1.390205 3.425790 0.188589 -1.646288 1.724856 -0.287009 0.575596 -0.470519 1.551588 -0.722411
wb_dma_pri_enc_sub/always_1/case_1 -1.108355 -0.636498 -1.280038 -0.034119 1.967371 -2.264309 0.290818 0.229510 -1.567720 -0.484823 -0.512394 3.081094 -0.140992 0.218614 0.878341 -0.215745 -1.583889 -1.926110 1.249576 -0.613427
wb_dma_rf/always_2/if_1 0.951571 0.363612 2.529346 -1.036256 -0.432865 -0.771749 -2.831104 0.542064 -3.719114 -4.097283 -1.349021 -1.244572 -1.559643 -1.142125 3.613455 -1.523484 -2.635247 -4.134474 -0.740856 -0.561449
wb_dma/wire_dma_abort -2.910085 -1.241606 -0.720528 2.140840 0.884196 -1.096161 1.872818 0.530025 -0.609519 -0.186750 -3.761900 1.358899 -1.051421 -1.966838 0.260365 -1.959470 0.044898 -3.173330 -0.437810 -1.895563
wb_dma_ch_sel/assign_95_valid/expr_1/expr_2/expr_1 -3.087900 0.223312 -1.578921 -0.003639 0.230845 0.275295 -0.890517 3.849987 2.615819 0.457126 -1.577445 3.786226 -1.510003 -2.541443 1.449002 4.059700 1.656705 -1.030444 1.821522 1.331238
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -1.852795 -1.725169 -1.064914 -0.998864 -0.274680 -1.440512 1.952859 0.890369 -2.071655 0.249009 0.214063 2.160378 -1.170423 -1.622866 1.875077 0.390929 0.924652 0.073668 1.235366 1.149360
wb_dma_wb_if/input_wb_stb_i -4.234894 -0.602510 1.993509 4.568350 -1.127996 3.160080 -1.846062 0.604141 1.604539 3.077584 -3.499798 -2.002017 -1.760681 -1.959228 -2.801736 -1.747917 -0.352130 -1.897538 0.944791 0.790954
wb_dma_rf/input_de_txsz 2.908543 2.686305 -1.097280 -0.166330 2.412137 3.553008 0.339714 1.849457 -0.910858 1.490655 -1.406540 1.000152 0.589285 -0.666019 -0.997200 -0.374932 2.157818 2.135329 -2.109243 -4.562181
wb_dma_ch_pri_enc/wire_pri3_out -1.101416 -0.524923 -1.314813 -0.065506 1.840284 -2.236048 0.255133 0.284348 -1.510830 -0.549939 -0.650386 3.023767 -0.126121 0.160241 0.912464 -0.202008 -1.535386 -1.873101 1.199549 -0.505427
wb_dma_ch_sel/wire_gnt_p1 0.718505 0.748376 -0.045735 0.200612 0.798498 -1.497634 -0.850150 -1.722078 -2.048216 -1.408435 0.818565 -0.290942 -0.305481 1.822914 -0.809319 0.059279 -2.125168 -1.438022 -0.297130 0.192709
wb_dma_ch_sel/wire_gnt_p0 -2.486788 -0.862647 -0.452267 1.048007 0.118386 -2.743090 5.270788 -0.529291 0.846364 -0.823363 -2.002276 2.282777 0.972747 -3.932632 -1.568488 0.804629 4.197151 3.755842 -2.328545 4.606290
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -1.932065 0.427795 0.491148 4.056235 -0.453176 1.644645 1.711689 -0.950402 0.976589 1.435250 -3.950132 -2.341017 -0.734562 -2.402946 -4.238124 -1.338581 1.440878 0.632379 -2.249319 1.179931
wb_dma_ch_sel/always_7/stmt_1/expr_1/expr_1/expr_1 -0.381290 -1.541460 -0.632587 0.227916 1.945956 0.400599 1.380286 0.925809 -0.020186 0.980303 0.107905 2.189525 0.391648 -1.061431 0.219306 -0.583534 0.916685 0.632931 0.880873 -2.238908
wb_dma_de/always_23/block_1/case_1/block_2/if_1/stmt_1 0.048900 0.767574 -0.447208 -1.279058 -0.854654 1.484854 -2.125265 -1.063435 -0.384993 -2.773815 0.823283 -0.349999 0.344249 0.921090 -0.303549 1.246055 -0.671268 -1.307626 0.207599 0.141800
wb_dma/input_wb0_err_i -2.968769 -1.282337 -0.820086 2.159066 1.005166 -1.185070 1.911114 0.476167 -0.719757 -0.229337 -3.720116 1.465993 -1.008240 -1.867046 0.252797 -1.962471 0.005340 -3.163025 -0.432627 -2.014264
wb_dma_ch_sel/always_44/case_1/stmt_4 0.952568 -0.902287 0.555384 -1.979129 -1.206996 -1.826986 1.934552 -1.648149 -3.936412 -3.021846 2.860488 -0.486339 -1.637026 -1.037900 -0.038259 1.476522 1.518215 0.388886 -1.226117 1.615398
wb_dma_ch_sel/always_44/case_1/stmt_1 -4.441581 -0.897745 0.536373 0.982738 -3.330102 -0.182604 1.627503 1.231044 3.710998 0.889609 -2.952105 -1.100833 -1.247545 -2.606388 2.158491 -1.455812 0.669993 -3.124835 -0.115401 3.246899
wb_dma_wb_mast/wire_wb_data_o 2.534730 1.412580 -3.981101 -0.665780 0.691158 0.331891 -1.160589 1.855226 2.192728 1.373141 -2.646808 1.662612 1.049461 -0.462279 -1.644016 2.747210 -2.506392 2.136776 0.811392 1.136033
wb_dma_de/always_6/if_1/if_1/stmt_1 4.010925 3.199161 -0.405736 -1.157581 3.547973 1.844915 0.045347 -0.908441 -3.319182 0.671982 1.496335 2.356354 1.097017 1.490712 -2.626438 -1.614482 0.545878 2.149844 -1.688671 -3.043329
wb_dma_de/assign_78_mast0_go/expr_1/expr_1 0.625279 0.634449 -0.096751 0.253217 0.971697 -1.497720 -0.827955 -1.667152 -2.056863 -1.338839 0.770655 -0.131937 -0.340171 1.800947 -0.815478 0.006447 -2.206379 -1.539010 -0.211826 0.030087
wb_dma_ch_sel/always_6/stmt_1/expr_1/expr_1 -0.386146 -1.554792 -0.651420 0.260854 2.007219 0.427238 1.378563 0.951887 -0.024160 1.021325 0.147126 2.193122 0.406072 -1.066512 0.230779 -0.576259 0.934996 0.670001 0.863516 -2.301830
wb_dma_ch_sel/always_38/case_1/cond -3.479741 4.220415 1.662898 2.286774 1.320457 1.069993 -2.241562 1.220908 -0.372650 -0.180054 -1.211677 2.031432 -0.814822 1.698002 0.138405 1.846276 2.621029 -1.380910 -2.378656 -1.202397
wb_dma_de/always_23/block_1/case_1/block_7/if_1/block_1 -1.486924 2.041772 -1.738314 -0.685158 1.418876 0.388272 -0.751546 3.202288 1.016900 0.863580 -1.344217 5.006290 -0.598192 -1.379066 0.762187 2.922109 1.479899 0.439939 0.810863 1.041282
wb_dma_ch_rf/always_17/if_1/block_1/if_1/if_1/stmt_1 3.023912 2.800428 -1.068182 -0.186856 2.308532 3.608330 0.238166 1.775345 -0.935222 1.472556 -1.376269 0.786226 0.598087 -0.546260 -1.049367 -0.400899 2.181234 2.173177 -2.193017 -4.487016
wb_dma_de/assign_4_use_ed 1.643873 -0.248737 -2.663870 -0.237018 -1.506751 -1.828377 3.461114 2.303075 3.723840 1.810358 -8.297339 -0.346362 2.547423 -2.194911 3.601660 -5.444394 -2.427169 -0.680217 -2.538696 -1.593273
assert_wb_dma_wb_if/assert_a_wb_stb 2.055910 2.960788 -1.551576 -2.520688 -0.975757 -0.267223 0.490114 -1.592808 -3.559957 -2.431451 0.731241 -1.770285 0.682141 0.429860 0.181876 2.244834 0.920677 2.225934 -1.544085 1.739929
wb_dma_de/assign_67_dma_done_all/expr_1/expr_1 1.634133 1.594040 0.930096 0.528681 2.046718 2.888848 1.195747 0.980849 -1.552253 1.413735 -1.222085 0.129016 0.590907 -0.569044 -0.007289 -3.210509 2.195726 0.581162 -2.361513 -5.124723
wb_dma_ch_sel/assign_132_req_p0 -1.248001 0.135767 1.589514 0.740428 -0.550780 1.048047 2.188092 -0.733779 -1.886300 1.829121 0.159420 -0.256652 -0.733025 -2.057868 -1.786324 -2.119305 2.535625 1.686456 -0.588463 2.317500
wb_dma_ch_rf/always_25/if_1 -1.948329 0.724163 1.835500 1.016129 0.431761 -1.880175 0.510378 -0.719303 -0.699504 -1.415442 1.322920 0.692128 0.376087 2.532124 1.941909 1.803640 1.574411 0.965616 -2.748593 -0.582654
wb_dma_de/wire_rd_ack 2.243819 3.493906 -1.652168 -0.406100 2.298044 0.956876 -0.739526 1.062556 -2.370646 0.039701 -1.931311 1.656111 0.086704 0.683105 -0.367715 -0.073634 -0.287556 -0.369887 -1.751813 -2.891182
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/cond -2.015277 -0.834896 0.483398 2.388717 -0.783645 1.178622 1.725557 0.329639 0.966792 0.475935 -3.319976 -1.509512 -0.878845 -2.219351 -0.673833 -1.876022 1.621509 -1.404259 -1.575542 -1.686975
wb_dma/wire_slv0_adr 2.608559 7.198606 2.395981 -1.470780 -3.739462 -0.185125 -2.798600 -1.327011 -0.851392 -2.134363 -1.297493 -2.975869 -1.580242 1.439322 -0.057075 -0.301814 -3.175747 -3.055692 -4.746199 7.002321
wb_dma_rf/input_dma_busy 4.288187 2.944625 4.567610 -1.231777 0.451171 -0.530715 -1.353575 0.103044 -2.973194 -2.551330 2.002634 -2.542687 -1.782341 -1.276628 0.288555 -0.921926 1.076753 -2.335300 -2.510065 0.670188
wb_dma_ch_sel/assign_96_valid/expr_1 -2.684308 2.538703 0.562865 0.732628 -3.219980 -0.324823 -0.360704 0.206143 2.155874 -0.302867 -4.730887 -2.323165 1.633055 1.544839 2.352039 -2.059123 3.465353 -0.404369 -2.409657 -1.019566
wb_dma_ch_sel/always_4/stmt_1 -3.683942 4.004708 1.882761 2.449221 1.484135 1.043010 -2.030950 1.154777 -0.409224 -0.087485 -1.126702 2.076621 -0.858043 1.643830 0.159818 1.586499 2.645479 -1.521449 -2.383114 -1.352143
wb_dma_rf/wire_pointer2_s 1.008075 0.720751 0.029753 -1.395064 -1.301708 -1.250821 -0.369449 -0.021913 -1.788491 -0.900753 0.745660 -0.864996 -0.349257 0.403979 0.796119 1.017735 0.567181 2.439248 0.023863 1.990153
wb_dma_de/reg_chunk_dec 0.860153 2.416303 0.227053 0.386764 2.139846 0.238673 -0.042353 0.310235 -2.940708 0.002143 -1.823643 1.054016 0.028624 0.749021 0.624967 -2.869880 -0.563208 -2.115165 -1.793025 -3.512384
wb_dma_de/reg_chunk_cnt_is_0_r 0.195393 1.648822 0.311246 0.123626 1.311598 1.673731 1.028953 1.955148 -0.992295 1.301721 -2.657367 1.364416 0.379152 -1.145979 1.493872 -3.000376 1.779824 -0.521093 -1.642976 -3.765497
wb_dma_ch_sel/assign_158_req_p1/expr_1 0.562321 0.626482 -0.155672 0.299744 0.977375 -1.505764 -0.790096 -1.631875 -2.029195 -1.257410 0.755511 -0.103094 -0.283971 1.821717 -0.781580 0.026244 -2.161986 -1.514572 -0.155369 0.013753
wb_dma/wire_wb0_cyc_o 0.695394 0.708327 -0.078236 0.205345 0.825598 -1.520139 -0.856004 -1.711172 -2.068310 -1.388760 0.784638 -0.266972 -0.345989 1.813617 -0.813831 0.058864 -2.115875 -1.426710 -0.290465 0.184106
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/stmt_1 -1.971515 -1.814072 -1.112542 -0.857528 -0.177552 -1.402068 2.082846 0.953675 -1.941077 0.375690 0.102530 2.235008 -1.141273 -1.676931 1.828124 0.277097 0.988552 0.009182 1.257569 0.908572
wb_dma_ch_rf/always_6/if_1/if_1/block_1/if_1/cond 1.722500 0.472115 -1.535909 -1.703367 -2.187111 -2.275920 1.686505 -1.720079 0.758258 -2.679976 -2.018616 -0.574709 1.515920 -1.252104 -2.544795 0.036963 3.038977 0.482404 -1.353868 1.397539
wb_dma_ch_sel/always_37/if_1/if_1/stmt_1 2.440696 0.091684 -1.136377 -1.036838 0.719279 -3.233419 3.926613 -0.860546 -1.582924 -2.348983 -0.383085 -0.102800 0.244608 -3.171386 -0.965408 0.523910 0.743279 1.220991 -1.793743 3.561756
wb_dma_ch_rf/always_23/if_1/block_1/if_1 -0.853823 0.295951 1.928883 -0.454238 -0.408300 0.406807 -0.580803 -1.873781 -1.626632 1.099248 1.866105 1.464332 0.714421 0.533920 -2.123521 -1.505248 1.096606 2.631714 0.790322 2.890517
wb_dma_ch_rf/reg_ch_adr1_r -0.788326 0.443422 1.967071 -0.524927 -0.382139 0.413475 -0.704463 -1.868207 -1.761083 1.028508 1.877289 1.523850 0.729400 0.587943 -2.167807 -1.473425 1.088681 2.662755 0.750790 2.958453
wb_dma/input_wb0_cyc_i 2.867935 1.634139 -1.964056 3.144396 -0.391767 2.902216 -1.570409 0.335679 0.544372 2.681897 -3.914398 -1.872920 -2.797582 -2.703117 -7.070137 2.805210 -1.481799 3.064535 -2.212539 3.711180
wb_dma_ch_sel/always_8/stmt_1 0.548457 -2.441091 -1.094966 -1.418419 1.070927 -2.508929 0.907610 2.180694 -0.283515 -1.162717 -1.891211 2.761060 0.923553 -2.702469 3.369553 -0.128766 -0.443452 0.024063 1.406366 -0.444229
wb_dma_ch_rf/always_6/if_1/if_1/block_1/if_1/block_1/if_2/stmt_1 1.903814 -1.188933 -3.105277 -2.118731 1.387514 -1.787764 0.131837 3.044272 0.256313 -1.147435 -2.283879 3.422098 0.965935 -2.790097 2.341033 2.570126 -0.360237 1.580289 1.445899 0.114620
wb_dma_wb_slv 2.602509 3.197411 -0.467206 -3.175292 -2.917522 -1.478985 -0.586040 -2.127692 -4.252491 -3.534353 0.056739 -1.552517 -0.711168 0.240805 -0.826061 1.774018 0.970264 2.522051 -2.119761 4.063236
wb_dma_de/inst_u0 0.017966 0.586537 0.175171 -0.275339 -2.259082 -3.168742 3.574981 -1.802454 0.617069 -1.636765 0.797608 -3.162623 1.292363 2.504721 1.813809 -0.172571 2.293053 0.839307 -3.783785 -0.554249
wb_dma_de/inst_u1 -0.726651 0.898105 0.670696 1.254940 2.433826 -0.876999 3.052783 -1.669835 2.364420 0.668448 1.651970 1.938391 1.962721 1.295531 -1.848054 -0.783168 1.889534 1.916289 -1.990576 0.128303
wb_dma_pri_enc_sub/input_pri_in -1.062920 -0.595058 -1.308869 -0.081931 1.875900 -2.269954 0.273512 0.222080 -1.562552 -0.544853 -0.564343 3.047238 -0.129709 0.209401 0.878262 -0.185433 -1.551110 -1.842228 1.192961 -0.506572
wb_dma_ch_rf/always_17/if_1/block_1/if_1/if_1/cond 2.011605 2.457238 -0.801453 1.264727 2.801339 4.911251 -1.807575 2.925201 0.981292 3.487618 -1.563784 0.626939 -0.079336 -0.701926 -1.694176 -0.101968 -0.101251 0.465842 0.047369 -3.948042
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1 -1.847774 -1.703079 -1.063756 -0.949149 -0.304367 -1.423041 1.931846 0.846653 -2.035485 0.310759 0.227247 2.096838 -1.117660 -1.572172 1.814021 0.362409 0.884875 0.093623 1.189600 1.090832
wb_dma_ch_sel/assign_146_req_p0/expr_1 -2.492363 0.410889 1.877006 1.406407 -0.929664 2.069134 -0.690207 1.693811 -0.615542 1.254591 -2.676692 -0.418713 -0.691759 -1.770590 0.920868 -1.767910 2.358752 -0.875576 -0.372527 -1.292760
wb_dma_ch_sel/assign_101_valid/expr_1 -3.557903 2.630444 1.417155 -1.319841 -5.153218 0.824194 2.230906 -0.807030 0.962049 0.705158 -1.172823 -1.145254 0.449104 0.453680 0.786733 -2.192053 6.779589 1.534112 -2.539317 1.571727
wb_dma_ch_sel/always_8/stmt_1/expr_1/expr_1/expr_1 -0.393776 -1.475286 -0.600727 0.249424 1.902061 0.425818 1.309329 0.895242 -0.066813 0.982032 0.103794 2.154380 0.394035 -1.019404 0.201200 -0.577786 0.900566 0.613982 0.834054 -2.201854
wb_dma_de/reg_de_adr1_we -1.241513 0.441951 1.136647 0.787161 -0.724655 0.715874 -1.359039 -0.796045 -1.172149 0.655811 -0.088285 -0.224809 -0.147077 0.317046 -1.466144 -0.096341 0.389375 1.236656 0.329294 1.797926
wb_dma_ch_rf/assign_10_ch_enable/expr_1/expr_1/expr_1 -3.311574 1.258530 0.697238 2.380440 1.740645 -1.669561 -0.518989 1.002423 -0.316856 -1.654833 -3.297065 3.170992 -0.127746 -0.678294 0.523042 1.530914 1.668405 -0.645622 -1.990269 -0.102476
wb_dma_ch_sel/always_46/case_1 1.499566 -0.177982 -1.377585 -0.131968 -0.998833 -0.669490 -0.255945 0.619070 1.696694 0.820905 -1.946331 -2.026826 1.488486 0.502050 0.261230 -1.067284 -1.096548 0.117462 0.830699 -1.319304
wb_dma_ch_rf/assign_11_ch_csr_we 3.050584 2.641002 -0.453145 -1.661773 -2.590997 -2.591909 2.336398 -0.586628 1.071282 -0.450535 -2.348700 -1.572543 -0.133720 -1.183877 -1.769208 -0.627122 3.537977 1.839096 -3.573663 3.366342
wb_dma_ch_rf/assign_24_ch_txsz_dewe/expr_1/expr_2 3.263922 1.732818 -1.323611 -1.759517 1.781257 2.317227 -1.574145 2.121645 -0.143957 0.634958 1.600252 1.019759 0.561279 0.408796 0.358030 2.602473 0.824257 2.022981 0.383716 -2.362985
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -1.925698 -1.900766 -1.088777 -0.912053 -0.192752 -1.409460 2.057873 0.865643 -2.053434 0.376430 0.350293 2.183552 -1.123162 -1.626395 1.775998 0.300265 0.922186 0.135887 1.320185 0.991719
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1 -2.046269 0.484843 0.573018 4.141745 -0.548198 1.707034 1.640146 -0.942753 0.947203 1.491317 -4.168552 -2.413062 -0.806365 -2.437766 -4.217162 -1.469873 1.488093 0.563037 -2.302744 1.174420
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/cond -1.961058 -0.684273 0.527413 2.345421 -0.867470 1.187374 1.653022 0.340012 0.950742 0.396357 -3.348819 -1.569073 -0.898395 -2.246208 -0.664506 -1.836457 1.657909 -1.383028 -1.654547 -1.580515
wb_dma/wire_de_adr0_we -1.755397 -1.880431 0.372579 0.792524 -1.397361 -0.215376 -0.145971 0.556319 1.683175 -0.499171 -0.186425 -1.440910 -0.963757 -1.144915 0.824207 1.005926 0.190941 -1.652632 0.950564 0.533037
wb_dma_wb_slv/wire_rf_sel -0.212495 -0.742272 3.484151 2.473369 -1.534869 2.972980 -4.102104 -0.484365 -4.339299 -0.606005 -0.744358 -2.662319 -3.969501 -2.714293 -3.270761 0.725309 -0.050637 -0.705470 -0.186192 1.375441
assert_wb_dma_wb_if 2.041230 2.790018 -1.480564 -2.499485 -0.729884 -0.378533 0.634363 -1.543616 -3.424792 -2.395051 0.831420 -1.558890 0.746081 0.541209 0.258571 1.993717 0.918181 2.078734 -1.520804 1.420879
wb_dma_ch_rf/always_2/if_1/if_1/block_1/if_1/stmt_1 -0.404806 -1.472236 -0.615754 0.178051 1.904164 0.384526 1.379085 0.920551 -0.068070 0.969526 0.111631 2.193063 0.371311 -1.036849 0.210524 -0.538852 0.970592 0.639248 0.834531 -2.215573
wb_dma_ch_sel/assign_120_valid -1.303465 -0.027461 0.818362 0.764069 -0.247886 1.537446 0.601897 2.400379 0.611895 0.712345 -2.624151 -0.372213 -0.579724 -2.072340 2.236917 -1.767161 1.876549 -2.118619 -0.695309 -3.021778
wb_dma/wire_wb1s_data_o 2.451178 1.371296 -3.937948 -0.593886 0.707843 0.301513 -1.082172 1.809554 2.213650 1.399697 -2.622403 1.597646 1.010084 -0.511943 -1.653421 2.630818 -2.418501 2.028129 0.785512 1.097034
wb_dma_de/wire_adr0_cnt_next1 -0.060590 0.744967 0.207488 -0.172218 -2.042016 -3.277976 3.571139 -1.807101 0.537858 -1.639601 0.740420 -2.914961 1.334539 2.623407 1.814459 -0.030691 2.305889 0.895182 -3.901904 -0.489678
wb_dma_ch_sel/always_8/stmt_1/expr_1/expr_1/expr_1/expr_1 -0.372163 -1.521841 -0.661361 0.234277 1.990480 0.425529 1.401233 0.943037 -0.056307 1.004202 0.116150 2.243773 0.407036 -1.065591 0.214164 -0.579846 0.940767 0.622105 0.870808 -2.302804
wb_dma/wire_pt0_sel_o 3.183243 1.913799 -4.776675 0.876089 1.757794 0.324345 0.391544 1.304815 3.667228 2.036173 -3.547779 0.819846 1.203066 -1.136824 -3.881020 2.652371 -2.944181 2.508499 -0.167731 1.872276
wb_dma/wire_pt0_sel_i 2.086968 3.606461 -1.306684 -2.393095 -0.627920 -1.444983 0.317830 -2.652278 -5.249969 -3.514797 0.832502 -1.721331 0.438661 1.422219 -0.123644 1.794946 0.489954 1.253150 -2.232100 1.605819
wb_dma_ch_rf/always_11 0.156501 0.392527 -0.537010 1.876508 3.266225 0.201185 2.350422 -1.083279 -2.919016 0.427591 -2.166038 1.802620 0.123730 -0.265195 -2.033796 -3.322968 0.248532 -0.472925 -2.091324 -4.082166
wb_dma_ch_rf/always_10 -2.745715 -1.199012 -0.708729 2.090277 0.953616 -1.145666 1.847235 0.322268 -0.779569 -0.291643 -3.522872 1.271172 -1.019596 -1.790550 0.121313 -1.950337 -0.077946 -3.107077 -0.484338 -1.888316
wb_dma_ch_rf/always_17 1.451827 5.376059 0.514033 -1.535929 2.600537 1.052981 -1.092032 0.478380 -2.805748 0.394040 0.386353 4.503024 0.105082 1.128428 -0.941400 -0.922772 1.224113 0.433323 -1.748430 -0.320346
wb_dma_ch_rf/always_19 2.309397 1.921275 1.378398 -1.241891 -0.351587 1.114891 -2.057248 0.290771 -0.788685 -0.463688 1.852347 -1.879799 0.115287 1.601880 1.261938 0.313029 -0.190660 -0.379594 -0.530967 -0.884893
wb_dma_ch_rf/input_de_csr_we 3.081201 0.013625 -4.392388 -0.545797 2.021030 -0.911627 1.410688 3.299523 0.935490 0.717603 -6.999106 3.529425 1.860898 -3.937078 0.209792 -0.353216 -1.712328 2.255490 -0.519438 -1.121554
wb_dma_ch_sel/assign_147_req_p0 -2.539199 0.422920 1.903392 1.486423 -0.941355 2.121231 -0.739744 1.583982 -0.681084 1.339568 -2.718001 -0.436351 -0.694792 -1.824301 0.751076 -1.781378 2.299314 -0.741684 -0.344954 -1.073174
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -1.904744 0.582836 0.500984 4.142743 -0.403630 1.705418 1.742789 -1.029010 0.994002 1.555108 -4.101160 -2.395531 -0.680635 -2.324571 -4.429385 -1.541591 1.524354 0.771645 -2.394984 1.126902
wb_dma_ch_rf/always_6/if_1/if_1/block_1/if_1/block_1/if_1/stmt_1 -0.508122 0.319688 0.451074 1.821910 0.682181 1.486451 -0.115992 0.363961 0.480016 1.459056 -1.486530 -0.404847 -0.529710 -0.607283 -1.189303 -1.375480 -0.635563 -0.821800 -0.392668 -0.904896
wb_dma_wb_if/wire_slv_dout -1.348644 5.311645 -0.528411 -2.500855 -6.949326 3.196249 -3.938075 0.573280 1.057865 0.868795 -4.501966 -2.157168 -1.598630 -1.028944 -0.383416 -1.172076 -1.363915 -0.570232 0.494430 8.106294
wb_dma_de/always_23/block_1/case_1/block_1/if_1/if_1/cond -0.538300 4.052291 -0.529638 -0.677819 0.313531 2.669073 -3.853484 1.203170 -0.836915 -2.808666 -0.834247 1.134848 -1.261610 0.630065 0.181783 2.697217 0.076998 -3.602855 -0.862776 -1.072030
wb_dma/wire_pointer 1.169342 -2.400667 -0.110519 -2.783603 1.234840 -2.861130 1.473015 1.000274 -0.925972 -1.045588 0.108826 4.178033 1.798417 -2.382200 2.737807 -1.491316 0.174435 1.383443 1.743937 0.801957
wb_dma_de/assign_75_mast1_dout/expr_1 2.571588 1.473031 -3.946687 -0.659969 0.723615 0.348977 -1.142330 1.816275 2.214772 1.373712 -2.578468 1.586007 0.986300 -0.466616 -1.712800 2.730576 -2.442629 2.143466 0.783973 1.194518
wb_dma/wire_ch3_csr 0.829720 3.058153 -1.431573 -0.212322 -2.396013 -0.191839 -1.905130 0.601582 -0.037340 -0.817443 -2.852407 -3.199205 1.304175 2.039152 2.055341 2.228763 1.072454 2.669307 -1.863399 1.049235
wb_dma_ch_rf/assign_27_ptr_inv 0.212201 -1.383370 0.271935 -1.147232 2.172225 0.171219 1.933690 -0.284226 -0.630344 1.299791 2.188726 3.757042 1.271795 -0.632484 -0.519513 -1.913333 1.608788 2.124857 1.210205 -0.985955
wb_dma_de/reg_adr1_inc -1.277555 0.447218 1.168957 0.845515 -0.712404 0.751275 -1.361174 -0.744423 -1.156951 0.682877 -0.139055 -0.167584 -0.185775 0.269993 -1.503823 -0.086341 0.373177 1.151835 0.348269 1.773477
wb_dma_ch_sel/input_ch6_csr 1.243860 2.614604 -1.041941 -1.918002 -3.122391 -0.852859 0.064492 -0.578752 -2.000823 -1.583564 -1.042979 -2.411219 1.112163 1.171009 1.537287 1.409623 2.487430 3.281074 -2.314216 2.012348
wb_dma_de/input_mast0_err -2.833249 -1.189854 -0.777880 2.124378 1.104001 -1.077880 1.806001 0.545106 -0.740617 -0.198602 -3.689508 1.540717 -0.974153 -1.841358 0.244017 -1.908281 0.039570 -3.122864 -0.394343 -2.130017
wb_dma_de/assign_68_de_txsz/expr_1 1.853600 4.717987 0.234547 0.104513 2.563641 3.890063 -0.674060 2.374604 -1.032376 1.450477 -1.299754 2.134432 -0.190185 -0.389198 -0.794940 0.055878 2.970458 1.308143 -2.814456 -3.547153
wb_dma/wire_ch2_csr 1.014127 3.395393 -1.359460 -0.407543 -2.560164 -0.169102 -1.925073 0.475106 -0.254546 -1.053850 -2.816355 -3.297625 1.338121 2.021094 2.019964 2.400948 1.386413 2.977611 -2.155531 1.298216
wb_dma_ch_pri_enc/always_4/case_1/stmt_2 -1.112478 -0.585931 -1.326649 -0.077338 1.992493 -2.351215 0.196306 0.265347 -1.602822 -0.564666 -0.554635 3.174483 -0.168169 0.262454 0.932902 -0.205349 -1.691178 -2.001403 1.314057 -0.544427
wb_dma_ch_arb/always_2/block_1/case_1/if_1/cond/expr_1 -0.434961 -1.544481 -0.678083 0.193022 2.005152 0.402603 1.367752 0.941671 -0.037575 1.021274 0.087416 2.271269 0.400638 -1.080513 0.240414 -0.553041 0.905986 0.619044 0.886141 -2.286997
wb_dma_rf/input_ndnr -0.128973 1.013171 -2.093788 -0.800491 1.980928 0.964818 2.607655 1.202347 -0.249491 2.018928 -2.418014 5.366932 1.057018 -2.327361 -1.562481 -1.627964 2.587284 2.867443 -0.475871 -0.724510
wb_dma_ch_arb/always_2/block_1/case_1/if_3/cond/expr_1 -0.366275 -1.443563 -0.617919 0.225041 1.895901 0.414776 1.348050 0.890259 -0.034416 0.979133 0.092062 2.113491 0.394416 -1.030751 0.200613 -0.563568 0.900682 0.590751 0.822611 -2.215888
wb_dma_de/always_19/stmt_1 -1.542180 -1.085098 0.729627 1.776841 0.669191 -1.777764 2.837795 -0.680981 2.721233 -2.760698 1.000710 -0.779500 -0.398831 -1.070857 -0.648711 2.667868 2.319482 -1.352417 -2.401051 -0.395101
wb_dma_de/always_23/block_1/case_1/block_4/if_1/if_1/block_1/if_1/block_1/stmt_1 0.235419 2.556329 0.844122 -0.451417 -0.831651 1.184604 -2.501506 1.784102 0.442332 0.900491 -1.280491 -0.828155 -0.171438 0.567212 1.788104 -0.826275 -1.003229 -2.084721 0.161937 -0.126593
wb_dma_de/always_23/block_1/case_1/block_4/if_1/if_1/block_1/if_1/block_1/stmt_2 -1.032921 3.595381 -0.510096 -0.329165 -1.436340 -2.221701 -0.485779 1.035917 4.306403 2.632098 -4.097847 0.660011 2.871025 2.289674 2.258025 -4.618785 -3.471657 -2.823593 -0.113717 1.974382
wb_dma_ch_sel/assign_139_req_p0/expr_1 -2.395578 0.435922 1.939790 1.552071 -0.842221 2.305757 -0.814658 1.591597 -0.631336 1.440959 -2.587156 -0.505031 -0.691120 -1.712198 0.636691 -1.843971 2.226156 -0.742408 -0.334000 -1.300726
wb_dma_de/assign_78_mast0_go/expr_1 0.646357 0.667638 -0.145660 0.211876 0.937477 -1.529369 -0.826470 -1.695161 -2.050689 -1.336688 0.760491 -0.149900 -0.327520 1.840027 -0.823431 0.034714 -2.140590 -1.454275 -0.241628 0.133960
wb_dma/assign_6_pt1_sel_i 3.325180 1.949673 -4.832243 0.785072 1.752873 0.353994 0.350162 1.256590 3.581983 1.996453 -3.524914 0.800273 1.230673 -1.080125 -3.931632 2.767831 -2.901744 2.648642 -0.194924 1.865261
wb_dma/wire_mast1_adr -1.574310 -1.133757 0.672770 1.845689 0.746529 -1.727358 2.974561 -0.681743 2.786902 -2.641990 0.950763 -0.720193 -0.368547 -1.134658 -0.732831 2.503971 2.328519 -1.330810 -2.394552 -0.449760
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 0.642316 0.635954 -0.126954 0.217913 0.921039 -1.539920 -0.799667 -1.649825 -2.026439 -1.320825 0.798402 -0.162400 -0.303080 1.808662 -0.794608 0.060344 -2.125220 -1.457857 -0.234264 0.135615
wb_dma_ch_rf/always_10/if_1/if_1/block_1/if_1/cond -2.879213 -1.153266 -0.793850 2.148142 1.092867 -1.078428 1.849523 0.547815 -0.748652 -0.249943 -3.803248 1.522935 -1.024817 -1.983636 0.212120 -1.922701 0.070709 -3.145094 -0.502923 -2.079707
wb_dma_wb_slv/input_wb_stb_i -4.273524 -0.633722 1.970916 4.622542 -1.126934 3.176523 -1.855156 0.653796 1.609615 3.096313 -3.604466 -2.019158 -1.789235 -1.979545 -2.810526 -1.802326 -0.332328 -1.947580 0.931896 0.844070
wb_dma_de/reg_adr1_cnt -1.788884 1.373978 1.759294 1.920969 1.591625 -0.259326 1.659445 -2.396580 1.084286 1.157495 1.377606 1.594101 1.779638 1.467368 -3.205344 -0.941014 2.164311 2.929016 -1.695618 1.857212
wb_dma_ch_sel/always_42/case_1/stmt_4 2.070541 -1.089472 -3.098580 -2.108692 1.270387 -1.760598 -0.013556 3.049448 0.318637 -1.226661 -2.358113 3.271611 0.989517 -2.777675 2.329639 2.653616 -0.477912 1.621317 1.345000 0.206498
wb_dma_ch_sel/always_42/case_1/stmt_2 0.219318 0.764429 -3.281627 -0.725804 2.104138 -1.433725 -0.533532 1.121861 -0.909350 -0.420150 -0.974894 3.703368 -0.108502 0.065031 -0.248489 2.486383 -1.394701 -0.271077 1.211992 0.115647
wb_dma_ch_sel/always_42/case_1/stmt_3 -0.418149 -0.006693 -3.357221 -0.995510 1.396265 0.032798 0.229649 2.877857 1.151704 0.955925 -1.714697 4.132140 0.196133 -1.741522 0.613946 2.626011 0.578935 1.209403 1.654935 -0.054488
wb_dma_ch_sel/always_42/case_1/stmt_1 3.527957 2.293877 -2.174953 -0.255199 -1.340936 0.960990 0.553495 1.723340 1.121492 0.805446 -1.735265 -4.243841 0.009190 -0.184332 1.793189 1.835143 -1.259125 1.565226 -2.420863 1.055070
wb_dma_ch_rf/always_4/if_1/block_1/if_1 2.694168 2.057572 -1.432790 -4.668206 -2.740899 -0.520866 -0.844233 -0.230459 -3.467438 -3.437866 1.606629 -0.804417 0.784338 1.220049 3.089433 1.828332 0.690718 2.862340 -0.514007 2.186151
wb_dma_ch_rf/assign_11_ch_csr_we/expr_1/expr_1/expr_2 -2.868111 2.200132 1.794952 5.413668 -0.874774 3.155231 -0.895244 0.598517 4.236482 4.299228 -4.011196 -4.390275 -0.339754 -1.389271 -3.462794 -1.854150 -0.478330 -0.781922 -0.557552 3.352404
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 0.580539 0.707348 -0.121384 0.307416 0.949118 -1.505410 -0.801000 -1.703158 -2.106576 -1.352668 0.685515 -0.143645 -0.350081 1.817806 -0.861743 -0.030643 -2.184591 -1.531907 -0.261166 0.067193
wb_dma_de/always_23/block_1/case_1/block_4/if_1/if_1/block_1/if_1/block_1 -0.142665 4.180701 -1.468255 0.800341 -0.321656 -2.261117 0.869292 0.463579 5.133822 2.926116 -4.777302 0.120223 2.927354 1.674284 0.070821 -4.067960 -3.726706 -2.063504 -1.044265 2.799052
wb_dma_ch_sel/always_3/stmt_1/expr_1 -0.134370 1.056106 -2.069933 -0.785699 1.957171 0.917328 2.701729 1.173358 -0.267117 1.963387 -2.461650 5.320170 1.065987 -2.354912 -1.531703 -1.681637 2.668070 2.880255 -0.610721 -0.657263
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -1.924707 -1.920451 -1.092631 -0.843687 -0.141318 -1.393600 2.150332 0.857912 -2.029795 0.396945 0.308369 2.167558 -1.150066 -1.635568 1.768581 0.299344 0.998568 0.144056 1.248159 0.905485
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/cond 0.822393 1.861364 -0.874401 2.897916 1.623443 1.379340 3.302148 -0.807988 0.603115 1.490307 -3.976143 -0.899000 0.285320 -1.688969 -3.913179 -2.560339 0.926093 1.068403 -3.606754 -1.178846
wb_dma/wire_txsz 1.314830 5.200277 0.423482 -1.507519 2.557948 0.935338 -1.062598 0.550897 -2.699169 0.473815 0.356152 4.576904 0.132156 1.058419 -0.876613 -0.824281 1.180045 0.426823 -1.604335 -0.298485
wb_dma_de/always_14/stmt_1 -2.775653 -1.231803 -0.779585 2.072829 1.061512 -1.252410 1.882645 0.391676 -0.848890 -0.333497 -3.608790 1.492102 -0.979370 -1.807089 0.210066 -1.939873 -0.038440 -3.107083 -0.478608 -2.023148
wb_dma_wb_slv/reg_rf_ack -4.043900 -0.507378 1.988400 4.440383 -1.138209 3.089480 -1.855141 0.543215 1.448325 3.027093 -3.430013 -2.013319 -1.720369 -1.890536 -2.816379 -1.715084 -0.387802 -1.756718 0.856677 0.983225
wb_dma_ch_sel/assign_125_de_start/expr_1/expr_1/expr_1 -3.791687 4.127540 1.875436 2.588031 1.401462 1.171494 -2.173153 1.249212 -0.115748 -0.009332 -1.316864 1.967559 -0.863747 1.618479 0.080872 1.675727 2.634955 -1.566610 -2.367033 -1.229834
wb_dma/wire_de_csr_we 2.978786 0.053268 -4.431412 -0.467431 2.030287 -0.796449 1.305813 3.332375 1.002271 0.810612 -6.972919 3.533491 1.798037 -3.900107 0.070851 -0.182887 -1.770875 2.166888 -0.448195 -1.063726
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -2.096576 0.453315 0.573327 4.194726 -0.436834 1.781379 1.731218 -0.989047 0.919237 1.574717 -4.034337 -2.335392 -0.707235 -2.424829 -4.375348 -1.456409 1.657715 0.794025 -2.264548 1.144693
wb_dma_wb_slv/assign_1_rf_sel/expr_1 -0.488644 -0.814874 3.578897 2.527345 -1.539643 2.978147 -4.136992 -0.481785 -4.183247 -0.323261 -0.646270 -2.599494 -4.004692 -2.595464 -3.215325 0.600030 -0.336178 -0.803129 0.076653 1.543821
wb_dma/wire_ch1_txsz 0.603953 2.244065 -2.804102 -0.929004 0.332496 -1.975670 -1.948261 0.245626 -0.931906 -1.417881 -1.034629 1.748710 -0.505831 1.197523 -0.449509 3.143475 -2.498777 -0.943890 0.478522 2.308037
wb_dma_rf/inst_u9 -3.020743 -1.289722 -0.794384 2.208114 1.129422 -1.003915 1.929394 0.642376 -0.530297 -0.039591 -3.796161 1.563940 -0.964026 -2.064622 0.230240 -1.978752 0.165184 -3.142003 -0.369917 -2.174054
wb_dma_rf/inst_u8 -2.757239 -1.225539 -0.725042 2.032291 0.927621 -1.154059 1.912124 0.399244 -0.749990 -0.335254 -3.616099 1.319929 -0.979109 -1.828120 0.237300 -1.896355 0.148975 -3.032825 -0.544562 -2.024260
wb_dma_rf/inst_u7 1.339905 2.578173 -1.023565 -1.960562 -3.182180 -0.856840 -0.141390 -0.571573 -2.044466 -1.673245 -1.080606 -2.512922 1.047352 1.063529 1.508249 1.462654 2.368539 3.208916 -2.206660 2.080498
wb_dma_rf/inst_u6 1.349856 2.613223 -1.154056 -2.088943 -3.266546 -0.987335 -0.095266 -0.596558 -2.074218 -1.765947 -1.170983 -2.444022 1.060610 1.142946 1.572957 1.529366 2.310876 3.173548 -2.253757 2.199502
wb_dma_rf/inst_u5 1.237415 2.264405 -1.005073 -1.857148 -2.853501 -0.948559 0.113700 -0.587635 -2.007595 -1.602145 -0.848606 -2.248049 1.035251 1.165386 1.502042 1.357669 2.344230 3.019796 -2.120894 1.625299
wb_dma_rf/inst_u4 1.213139 2.633221 -1.002232 -2.047374 -3.056791 -1.030502 -0.028968 -0.619099 -2.255607 -1.761713 -0.906452 -2.181656 1.001818 1.258713 1.649273 1.413165 2.367124 3.015824 -2.232839 2.033439
wb_dma_rf/inst_u3 1.075136 2.388791 -1.024828 -1.856700 -2.848717 -0.906753 -0.047521 -0.544806 -2.098209 -1.570425 -0.860243 -2.107413 1.045810 1.113757 1.435440 1.462093 2.402748 3.130701 -1.937930 1.955355
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/cond -1.956681 -0.622724 0.490906 2.433000 -0.742181 1.287899 1.688838 0.380026 0.951026 0.575123 -3.429787 -1.456465 -0.912195 -2.225607 -0.771404 -1.961732 1.626374 -1.388983 -1.646870 -1.738552
wb_dma_rf/inst_u1 1.415455 2.532152 -1.133496 -1.888863 -2.994075 -0.926062 0.019492 -0.502622 -1.984663 -1.648469 -1.070967 -2.388171 1.047789 1.079579 1.564568 1.563741 2.183463 3.183891 -2.270465 2.015088
wb_dma_rf/inst_u0 3.206378 3.914006 0.694849 -3.190825 -3.329828 -0.444784 -0.873722 -1.256688 -2.936565 -3.158227 0.369805 -2.522934 -0.315569 0.504312 0.687452 1.226571 1.727515 1.486377 -3.308861 4.092396
wb_dma_de/always_23/block_1/case_1/block_3/if_1/if_1/block_1 1.699050 4.164927 -1.226401 0.143405 0.091385 -0.860497 2.317086 -1.010230 2.248204 1.157547 -2.938336 0.522798 2.390282 1.600194 -1.773554 -2.382905 -0.529137 0.974390 -4.391088 0.279722
wb_dma_inc30r/assign_2_out 0.875566 1.869978 1.178695 0.954839 2.021125 -0.462547 3.086553 -2.694359 2.248143 0.061823 2.576213 0.329412 1.897779 3.400598 -1.167722 -1.049079 1.637968 1.579921 -4.353636 -1.633980
wb_dma/wire_mast1_din 2.455583 1.415581 -3.901946 -0.614876 0.677044 0.290400 -1.091825 1.767607 2.171994 1.303272 -2.555357 1.616232 0.979627 -0.500391 -1.669713 2.702154 -2.429124 2.013201 0.744572 1.198364
wb_dma_ch_sel/assign_2_pri0 -0.617095 -0.312809 -0.437970 1.876626 2.498093 1.806815 3.238999 0.686126 -0.763993 1.976632 -3.101947 2.018524 0.458939 -2.173448 -1.310054 -3.568317 2.341079 0.887230 -1.800570 -4.376348
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -1.927289 0.507198 0.533431 3.998186 -0.493852 1.640436 1.591229 -0.921239 0.933373 1.384584 -4.020127 -2.335265 -0.748666 -2.380684 -4.182544 -1.339284 1.401755 0.625644 -2.218190 1.220653
wb_dma_rf/input_de_adr0_we -1.728519 -1.845544 0.384734 0.804198 -1.383621 -0.173501 -0.145482 0.575525 1.721762 -0.470449 -0.189684 -1.438675 -0.997275 -1.134909 0.798162 1.055147 0.201479 -1.663508 0.964644 0.477200
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1/if_1/if_1/if_1/if_1/if_1/if_1 -1.907217 -1.872051 -1.048273 -0.774076 -0.132761 -1.274427 2.057035 0.879677 -1.979713 0.479320 0.262286 2.162114 -1.116573 -1.615017 1.688397 0.229303 0.931289 0.076731 1.270778 0.822936
wb_dma_wb_mast/always_1/if_1/stmt_1 3.097370 1.177018 0.751976 -2.193419 -3.179750 -0.981215 -2.137127 0.348799 -2.202567 -2.944010 -2.015316 -1.344569 1.132614 -0.958089 1.466182 3.254910 -0.914627 2.901449 -2.216711 2.787763
wb_dma_ch_sel/always_48/case_1/cond -1.092046 -0.587219 -1.322708 -0.053665 1.949812 -2.265708 0.276012 0.222240 -1.611366 -0.536380 -0.577105 3.130770 -0.154973 0.178070 0.899656 -0.218093 -1.555277 -1.871813 1.218713 -0.585705
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -2.037814 0.466204 0.546546 4.221512 -0.478950 1.711107 1.695081 -0.960794 1.043465 1.517599 -4.163130 -2.399972 -0.726545 -2.460773 -4.332680 -1.448614 1.490594 0.643814 -2.319152 1.198599
wb_dma_rf/input_wb_rf_we 2.125840 3.554417 3.202378 -1.811830 -2.873841 -4.632537 0.099414 0.547214 -2.191301 0.530532 -0.624876 -1.374045 -1.893650 0.401313 1.270614 -0.235229 1.998781 3.717954 -2.665550 5.040426
wb_dma_ch_pri_enc/assign_1_pri_out_tmp/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1 -1.072193 -0.608003 -1.279985 -0.043841 1.994194 -2.241690 0.258529 0.172161 -1.602443 -0.526110 -0.527989 3.049159 -0.149382 0.233040 0.827485 -0.246658 -1.589741 -1.906461 1.194932 -0.602102
wb_dma/assign_7_pt0_sel_i 2.052323 3.657492 -1.317207 -2.478558 -0.651088 -1.550135 0.383944 -2.661357 -5.415887 -3.633724 0.839975 -1.638116 0.440443 1.488805 0.101304 1.739589 0.443214 1.227843 -2.238710 1.567576
wb_dma_ch_rf/assign_27_ptr_inv/expr_1/expr_1 0.203235 -1.450853 0.274574 -1.144129 2.206331 0.151267 1.934441 -0.253833 -0.691308 1.283174 2.281858 3.799022 1.235906 -0.663081 -0.499874 -1.858865 1.620893 2.159699 1.261051 -0.999908
wb_dma_wb_mast/wire_mast_pt_out 1.510563 0.435788 0.234030 -0.609163 -0.749834 0.041113 -2.180289 -0.177968 -3.877529 -2.214315 -0.101365 0.245055 -1.531424 -0.699253 -0.956801 2.510919 0.707801 1.220695 -0.905543 0.785118
assert_wb_dma_ch_arb/input_state -0.179507 1.158639 0.173575 1.540846 0.498366 1.368143 1.894553 -0.312805 -0.756237 0.876728 -3.099493 -0.158035 0.084121 -1.035480 -1.473445 -2.926889 1.445679 0.312518 -2.619291 -2.161113
wb_dma_ch_sel/always_7/stmt_1/expr_1/expr_1 -0.402142 -1.492890 -0.651965 0.224169 1.973657 0.405215 1.371716 0.922108 -0.047288 0.984402 0.114783 2.219523 0.388497 -1.058726 0.234553 -0.565993 0.936722 0.654307 0.831205 -2.251779
wb_dma/wire_ch0_csr 2.289351 4.258157 0.251434 0.684745 0.259537 -1.790191 -1.040149 0.784209 0.595722 -3.553808 -2.427709 -2.981758 1.686184 0.846640 2.174781 2.450004 -0.370931 -0.411156 -4.122425 1.636403
wb_dma_de/assign_69_de_adr0/expr_1 -0.241665 -0.594707 0.309712 -1.516728 -5.206867 -2.180660 3.096437 -0.817129 0.628211 -1.920112 -0.637196 -4.235033 -1.311660 -0.872867 2.583122 -0.807737 1.162015 -2.144598 -2.843775 1.847924
wb_dma_wb_slv/wire_pt_sel 7.204756 4.649637 -3.081273 -2.978093 -1.925398 -0.280514 0.126629 -3.212205 -4.933069 -3.997255 0.021759 -3.481920 -1.647910 -0.672553 -4.813784 4.211975 0.163361 3.023880 -4.802251 4.625561
wb_dma_de/always_23/block_1/case_1/block_1/if_1/cond 1.404166 -0.187744 -0.041064 -1.395467 -0.148700 -0.370721 -2.288004 0.013314 -2.202857 -5.060009 -1.532223 -1.114362 0.269752 -0.454219 2.633403 -0.163048 -1.915805 -4.114217 -0.372680 -2.318991
wb_dma_ch_sel/wire_de_start -3.447253 4.399651 1.474054 1.166020 0.479657 2.438736 -3.964019 0.032489 -0.452271 -2.706898 -0.046678 1.464691 -0.479159 2.448631 -0.174252 2.732613 1.851058 -2.742905 -2.001393 -1.057652
wb_dma_wb_mast/assign_3_mast_drdy -2.379978 -0.089809 -4.004194 -0.553822 -1.465562 1.254623 -0.763774 1.195925 -1.365823 -0.363425 -4.453123 1.838707 -0.611580 -1.858132 -1.396551 1.710688 3.426139 1.019017 1.790840 -1.502174
wb_dma_ch_rf/assign_20_ch_done_we/expr_1/expr_1/expr_1 1.741316 3.009868 -1.564039 -0.629730 1.498500 2.502883 -0.053159 2.759046 -0.412340 1.356482 -2.756268 1.850909 0.377435 -1.088571 0.350010 -0.098004 1.641883 1.089426 -1.484263 -2.942098
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/cond -1.949627 -0.726117 0.502151 2.407816 -0.769463 1.224047 1.680177 0.305095 0.956316 0.508060 -3.299269 -1.532348 -0.876754 -2.179939 -0.725659 -1.908067 1.557667 -1.350581 -1.610336 -1.674405
wb_dma_de/always_5/stmt_1 0.231396 1.819430 0.393640 0.089883 1.145255 1.685349 0.916495 1.899388 -1.016812 1.236545 -2.688356 1.155676 0.348549 -1.135664 1.439829 -2.918044 1.743799 -0.554490 -1.701933 -3.540610
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 0.555171 0.607757 -0.156766 0.250794 0.925908 -1.464487 -0.823218 -1.581730 -1.987431 -1.264538 0.769077 -0.078878 -0.328484 1.796621 -0.759236 0.043499 -2.131796 -1.444805 -0.180316 0.042552
wb_dma_de/input_mast1_err -3.013496 -1.304037 -0.793990 2.181458 0.899899 -1.055161 1.934680 0.579403 -0.516668 -0.161030 -3.857297 1.371337 -1.044897 -2.036750 0.264335 -1.925927 0.132552 -3.119455 -0.465411 -2.005247
wb_dma_de/reg_mast0_adr -2.550585 0.469402 -0.549502 -1.070799 -3.617344 2.384036 -3.041696 -0.486358 -2.228847 0.516490 -1.633032 -0.209588 0.280234 -0.008918 -1.837472 0.806496 4.021301 3.603921 2.537418 1.462928
wb_dma_de/always_23/block_1/case_1/block_8/if_3/cond -2.032847 -1.805479 -2.816149 -0.212816 -0.117751 -0.134367 0.030309 3.302493 2.761425 0.364014 -1.761521 2.427735 -0.790300 -2.790714 1.349240 3.671055 0.829296 -0.434223 2.440742 0.530913
wb_dma_ch_rf/assign_15_ch_am0_we 1.553086 -0.079730 -1.314265 -0.213951 -1.018400 -0.669742 -0.250401 0.587422 1.659532 0.755138 -1.865609 -2.005219 1.478299 0.556516 0.234951 -1.011223 -1.085226 0.158530 0.769226 -1.283841
wb_dma_ch_arb/always_2/block_1/case_1/if_3/cond -1.731516 -1.252121 -1.211603 -0.307401 1.034160 -0.779426 1.050623 1.915896 0.493381 0.806781 -1.384185 3.263165 0.187052 -1.577994 1.713653 -0.272111 0.525788 -0.472851 1.479306 -0.637438
wb_dma_ch_arb/always_2/block_1/case_1/if_4/cond/expr_1 -0.398468 -1.526749 -0.641619 0.208885 1.957090 0.334217 1.402665 0.933138 -0.056741 0.979299 0.082604 2.241961 0.402234 -1.054484 0.263444 -0.562077 0.901900 0.616635 0.901555 -2.214941
wb_dma_rf/inst_u2 1.477277 2.813564 -1.227656 -2.502281 -3.541194 -1.963188 0.100774 -0.098963 -2.568143 -1.659728 -0.981577 -2.715590 1.034648 1.537704 2.392289 1.498511 2.563638 4.709501 -1.856473 2.684107
wb_dma_ch_rf/wire_ch_adr1_dewe -1.425499 0.407240 1.227057 0.900429 -0.740607 0.759217 -1.389179 -0.827025 -1.181835 0.768963 -0.090944 -0.187749 -0.167451 0.290843 -1.648422 -0.114888 0.421619 1.257772 0.376617 1.830694
wb_dma_ch_rf/always_17/if_1 1.347706 5.257000 0.523639 -1.364780 2.628183 1.135984 -1.266140 0.602299 -2.719456 0.509027 0.350098 4.423861 0.028502 1.088900 -0.928540 -0.767720 1.149623 0.342850 -1.592617 -0.431174
wb_dma_de/assign_71_de_csr 1.935788 -1.184311 -3.097653 -2.115018 1.324745 -1.848848 0.066648 3.042508 0.262388 -1.211624 -2.233490 3.400892 0.919527 -2.776321 2.344582 2.651424 -0.424694 1.510810 1.436364 0.160030
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/if_1/if_1/if_1 0.650469 0.714707 -0.095762 0.214548 0.848943 -1.490505 -0.843208 -1.689464 -2.058843 -1.351151 0.737866 -0.242620 -0.313003 1.820329 -0.804465 0.029812 -2.119076 -1.433676 -0.274900 0.133476
wb_dma_ch_sel/always_42/case_1 4.771067 1.560334 -2.336106 -0.165038 -0.588568 -1.504832 0.146269 1.004568 -0.294124 -1.298538 -2.666894 -4.757926 0.475826 0.035363 2.682303 1.461397 -3.320355 0.377222 -2.592720 0.875604
wb_dma_ch_sel/always_1/stmt_1/expr_1 -0.752778 -0.694705 -1.147423 -1.035845 0.138498 -1.521964 -1.121986 3.956976 1.714143 -1.673677 -2.162707 2.922410 -0.857081 -3.463529 3.104547 3.901540 0.669700 -0.877551 1.379936 1.617452
wb_dma_ch_sel/always_6/stmt_1 -3.024856 0.285285 -1.439622 -0.038658 0.024347 0.196803 -0.941626 3.680138 2.588454 0.310821 -1.514094 3.549207 -1.516563 -2.415114 1.503125 4.027138 1.629425 -1.061317 1.705646 1.555459
wb_dma_ch_rf/reg_ch_chk_sz_r 0.981140 2.448851 0.202757 0.217344 2.020204 0.120498 0.022864 0.235361 -3.079003 -0.188769 -1.799197 1.025523 0.036009 0.764090 0.626461 -2.729061 -0.424085 -1.963757 -1.871006 -3.351843
wb_dma_ch_sel/always_3/stmt_1 0.044006 1.177644 -2.063508 -0.820792 1.997256 1.043588 2.714149 1.154584 -0.352343 2.018059 -2.427095 5.323310 1.112479 -2.329319 -1.678529 -1.676800 2.652464 3.003361 -0.712164 -0.722478
wb_dma/wire_pointer2_s 0.947313 0.804838 0.089213 -1.391702 -1.358222 -1.316593 -0.324762 0.026450 -1.816027 -0.920642 0.624017 -0.826922 -0.395839 0.363157 0.858455 0.993430 0.725228 2.509127 -0.091268 2.091630
wb_dma_ch_pri_enc/assign_1_pri_out_tmp/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1 -1.111465 -0.591470 -1.310014 -0.047102 1.894027 -2.300829 0.242659 0.209434 -1.587313 -0.577716 -0.586171 3.024308 -0.154903 0.247554 0.873133 -0.201319 -1.596843 -1.917587 1.179352 -0.517748
wb_dma_wb_slv/assign_2_pt_sel/expr_1/expr_1 3.206009 -0.540237 -0.021373 -1.234472 -1.268978 0.816869 -2.154366 -1.682214 -3.455564 -3.654536 1.614192 -1.446983 -1.612511 -0.837085 -2.513582 2.958760 0.644228 0.230682 -0.933046 0.595006
wb_dma_ch_rf/input_de_txsz 2.917326 2.680614 -1.053843 -0.214462 2.399711 3.448710 0.273619 1.832536 -1.011169 1.393062 -1.365435 1.012533 0.616951 -0.623119 -0.845732 -0.362358 2.146232 2.026191 -2.107716 -4.540267
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -2.017097 -1.837764 -1.073444 -0.917787 -0.267271 -1.441293 2.177352 0.875853 -2.088851 0.373630 0.195446 2.216825 -1.211595 -1.727032 1.822537 0.303485 1.075859 0.089180 1.234795 1.036987
wb_dma_wb_if/input_pt_sel_i 3.923223 4.715816 -3.239304 -2.417794 -0.059752 -1.088833 0.718375 -1.585908 -3.304344 -2.507196 -0.506877 -1.547430 0.850970 0.545748 -1.400310 3.183904 -0.758612 2.554613 -2.411837 2.615769
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/cond -1.852972 -0.604567 0.534825 2.261794 -0.867071 1.122520 1.703086 0.281903 0.799111 0.289911 -3.296447 -1.565728 -0.897923 -2.196758 -0.673082 -1.848424 1.745342 -1.277847 -1.791575 -1.592547
wb_dma_pri_enc_sub/always_3/if_1/if_1/stmt_1 -1.842031 -1.274501 -1.246549 -0.291835 1.034929 -0.839459 1.064648 1.979481 0.523775 0.826251 -1.432473 3.328818 0.194248 -1.656062 1.763787 -0.252424 0.505034 -0.489433 1.550683 -0.636626
wb_dma_de/always_23/block_1/case_1/block_7/if_1/cond -1.495754 0.146499 -4.456956 -2.975847 -1.654231 1.581314 -1.530848 2.717634 -0.253045 0.597095 -2.591729 3.751215 0.552946 -1.711420 0.228753 3.308581 4.178486 3.604275 3.526350 -0.082553
wb_dma/wire_mast0_go 0.677502 0.654601 -0.095381 0.227231 0.894829 -1.517548 -0.836065 -1.719783 -2.111241 -1.379413 0.805790 -0.169976 -0.330947 1.865228 -0.813127 0.043859 -2.159397 -1.479515 -0.256955 0.140557
wb_dma_ch_rf/always_1/stmt_1 0.488722 0.003317 1.774819 -0.434480 -1.663075 0.988307 -2.236674 0.988700 0.987190 -0.867110 1.613367 -3.277156 -0.855720 0.435348 2.145181 1.320301 0.057089 -2.068122 0.495585 -0.563473
wb_dma_ch_rf/always_10/if_1 -3.015281 -1.314245 -0.744908 2.261110 1.014340 -1.081147 1.850228 0.537620 -0.607233 -0.160978 -3.778275 1.406290 -1.070667 -1.940163 0.172917 -1.957742 -0.026162 -3.281245 -0.383187 -2.053138
wb_dma_ch_sel/assign_165_req_p1 0.622229 0.673616 -0.127859 0.234387 0.941442 -1.573930 -0.864026 -1.688995 -2.126065 -1.358934 0.834560 -0.135210 -0.325708 1.851205 -0.829990 0.055819 -2.239804 -1.545464 -0.219335 0.063499
wb_dma_de/always_23/block_1/case_1/block_3/if_1/cond 1.081122 2.523481 0.361737 0.240967 2.050907 0.309432 -0.095160 0.251479 -3.090735 -0.111020 -1.659604 0.871638 0.043879 0.841417 0.661608 -2.782168 -0.454747 -1.972616 -1.901661 -3.524689
wb_dma_de/always_23/block_1/case_1/block_8/if_2 1.053164 -0.235429 -2.752673 -0.537747 2.247776 1.220209 0.422901 1.900181 0.544802 1.101755 -0.204203 3.029417 0.437401 -1.136758 -0.826378 2.327467 0.998068 2.331346 0.989491 -1.605571
wb_dma_de/always_23/block_1/case_1/block_8/if_3 -3.164061 0.174794 -1.383255 0.079360 0.211421 0.239703 -0.836814 3.771016 2.632114 0.427440 -1.492445 3.686526 -1.512102 -2.544062 1.484002 3.888558 1.743930 -1.140206 1.686721 1.340635
wb_dma_de/always_23/block_1/case_1/block_8/if_1 -0.350874 0.040700 -3.260637 -1.042676 1.304079 0.004452 0.273604 2.753776 1.018650 0.884459 -1.643419 3.984339 0.202585 -1.725203 0.634359 2.535100 0.664398 1.262062 1.507403 -0.029730
wb_dma_ch_sel/always_2/stmt_1 -0.696740 -0.267932 -0.458177 1.913610 2.496685 1.830014 3.147057 0.724849 -0.696826 2.016221 -3.183549 2.047540 0.407837 -2.139197 -1.310264 -3.520067 2.283797 0.751976 -1.748328 -4.334584
wb_dma_ch_sel/assign_115_valid -1.269072 -0.137627 0.708390 0.673109 -0.123835 1.463247 0.749858 2.423194 0.557522 0.609686 -2.547370 -0.187929 -0.509661 -2.100938 2.294710 -1.700555 2.022382 -1.980689 -0.731660 -3.224344
wb_dma_de/always_23/block_1/case_1/block_5/if_1/stmt_1 5.770775 1.791391 -0.885180 -3.414299 0.291201 -2.429207 1.140760 0.120147 0.186157 -2.631855 -1.403909 0.646990 2.456631 1.495396 2.962835 -2.243044 -1.949701 -0.980628 -4.065729 -4.279483
wb_dma/wire_de_txsz 1.733701 4.745797 0.337469 0.163103 2.472552 3.978683 -0.832093 2.384697 -0.946373 1.456251 -1.171615 1.981893 -0.282179 -0.382190 -0.834036 0.135948 2.972027 1.258164 -2.719670 -3.444005
wb_dma_wb_slv/input_slv_pt_in 1.483090 0.398663 0.274381 -0.529385 -0.696730 0.085026 -2.079813 -0.117170 -3.746629 -2.109605 -0.164108 0.283696 -1.484565 -0.818865 -0.921648 2.431073 0.712609 1.225199 -0.872708 0.689661
assert_wb_dma_ch_sel/input_ch0_csr -0.388827 -1.500078 -0.644576 0.215587 1.950130 0.352941 1.374757 0.952957 -0.053533 0.968498 0.082598 2.272626 0.384269 -1.075667 0.270396 -0.572383 0.943492 0.598518 0.837341 -2.245600
wb_dma_de/always_23/block_1/case_1/block_7/if_1 -2.552665 2.102017 -3.066509 -2.582624 -1.237265 2.009929 -2.360512 3.169867 -0.284874 0.706532 -2.206111 4.964360 -0.263946 -1.412578 0.190861 3.699188 4.918850 2.870293 2.828547 0.849301
wb_dma_ch_sel/assign_149_req_p0 -2.645711 0.406806 1.816844 1.593054 -0.783602 2.219131 -0.688677 1.783230 -0.549261 1.493162 -2.879972 -0.285743 -0.666879 -1.878208 0.791294 -1.915590 2.256490 -0.938872 -0.340509 -1.374365
wb_dma_de/wire_adr0_cnt_next -0.118787 0.673382 0.191740 -0.128319 -2.175880 -3.225530 3.719154 -1.772372 0.781172 -1.586804 0.594822 -3.076184 1.374535 2.562684 1.815324 -0.286214 2.372770 0.777068 -3.973526 -0.723679
wb_dma_de/always_23/block_1/case_1/block_1/if_1/if_1 0.057415 2.961823 -1.333652 -2.390210 -3.063435 0.336355 -1.395899 -0.992945 2.540654 -3.039473 -3.074452 0.108657 2.924112 1.025413 -0.348640 -0.071277 1.838581 0.252265 -1.647123 0.605075
wb_dma_ch_rf/always_23/if_1/block_1 -0.786997 0.435374 1.943072 -0.469498 -0.402307 0.439898 -0.701454 -1.795480 -1.697976 0.996497 1.770899 1.433534 0.729506 0.594262 -2.064474 -1.436336 1.102677 2.582360 0.717829 2.850748
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -1.804867 -1.787715 -1.093405 -0.913016 -0.138172 -1.352870 2.019679 0.867443 -2.022155 0.385453 0.258000 2.183306 -1.068066 -1.594161 1.771158 0.337346 0.943160 0.171886 1.217616 0.940222
wb_dma_rf/wire_ch0_txsz 0.094008 5.906158 1.664402 -1.472429 1.298737 2.196634 -2.826022 2.957055 -1.935742 1.613544 0.160750 3.989340 -0.563608 0.632255 0.795638 1.698801 2.300215 1.555430 -0.711393 -0.084111
wb_dma_ch_sel/assign_134_req_p0/expr_1 -1.331817 0.132071 1.641393 0.820986 -0.680606 1.087869 2.243685 -0.822979 -1.913158 1.957288 0.131405 -0.477620 -0.871881 -2.056626 -1.830099 -2.204077 2.501639 1.662929 -0.650975 2.393004
wb_dma_ch_sel/assign_96_valid/expr_1/expr_2 -2.075208 -2.110017 0.712719 -0.459292 -0.230982 -2.281025 -0.324429 3.162714 1.269837 -1.806151 -1.917223 2.300189 -0.787385 -3.505130 4.258653 1.336586 0.633485 -2.281994 1.516044 1.174135
wb_dma_de/always_6/if_1/if_1 1.321352 5.273969 0.548768 -1.410931 2.723889 1.060763 -1.190260 0.637030 -2.699911 0.486605 0.327139 4.567143 0.070850 1.099607 -0.777864 -0.834379 1.154305 0.201818 -1.641893 -0.532448
wb_dma_ch_sel/assign_128_req_p0 1.591053 2.685342 1.027088 2.422765 2.352940 3.385702 1.199519 -0.428480 -1.383560 2.465645 -1.912341 -0.893632 0.753513 -0.713423 -3.659975 -2.776366 1.988670 2.543658 -2.952449 -2.294506
wb_dma_de/assign_77_read_hold/expr_1 0.640094 0.666840 -0.123380 0.233558 0.916076 -1.511127 -0.827857 -1.674493 -2.073625 -1.333996 0.797437 -0.142758 -0.343891 1.815366 -0.842197 0.075963 -2.143216 -1.461813 -0.236080 0.074336
wb_dma_de/wire_de_adr0 -0.201262 -0.506036 0.304892 -1.300832 -5.148401 -2.151684 3.083213 -0.817964 0.619535 -1.823016 -0.745757 -4.460082 -1.348671 -0.781173 2.484910 -0.861218 1.104113 -2.142762 -2.939800 1.705749
wb_dma_de/wire_de_adr1 0.492563 0.001111 0.917188 -1.360581 0.286508 -0.299999 0.654640 -1.163659 -0.601389 0.333721 2.144881 1.659461 0.854904 0.359068 -0.704600 -1.370864 0.744506 1.506771 0.446114 1.241104
wb_dma_wb_mast/always_4 0.541633 0.579168 -0.179205 0.302340 1.025319 -1.557786 -0.769137 -1.614398 -2.031726 -1.279764 0.727648 -0.046354 -0.319749 1.786756 -0.786193 0.035289 -2.173084 -1.524947 -0.152253 -0.007335
wb_dma_wb_mast/always_1 3.020308 1.194950 0.780719 -2.220742 -3.256796 -0.978537 -2.066988 0.137408 -2.247621 -2.971651 -1.797728 -1.442089 1.163942 -0.777269 1.436296 3.047670 -0.847776 2.793674 -2.241541 2.663566
wb_dma_rf/wire_ch3_csr 0.675582 3.101074 -1.376271 -0.288230 -2.266266 -0.352396 -1.837135 0.575142 -0.197757 -1.069624 -2.637562 -2.971842 1.346854 2.102085 2.310042 2.358033 1.331799 2.554476 -1.951749 1.013498
wb_dma_ch_rf/reg_ptr_valid 1.213417 -2.269351 -0.167312 -2.765345 1.351277 -2.774994 1.455459 0.935281 -0.886438 -0.940511 0.125972 4.226049 1.793306 -2.263566 2.563741 -1.541797 0.163045 1.403528 1.692071 0.779792
wb_dma_ch_pri_enc/assign_1_pri_out_tmp/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1 -1.117808 -0.591940 -1.335341 -0.028467 1.950283 -2.226782 0.303365 0.279096 -1.566460 -0.506824 -0.571848 3.107424 -0.122849 0.183629 0.860316 -0.250363 -1.540383 -1.883225 1.251780 -0.584631
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -1.939997 0.474580 0.581446 4.065969 -0.491457 1.633346 1.655040 -0.969228 0.918381 1.440578 -4.016805 -2.347889 -0.759459 -2.390891 -4.242501 -1.365439 1.494303 0.640858 -2.242433 1.240725
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1 -1.956322 0.469875 0.584806 4.009978 -0.545403 1.608359 1.644875 -0.982438 0.854373 1.351079 -3.977701 -2.378963 -0.750094 -2.378625 -4.252824 -1.336808 1.564698 0.729931 -2.284713 1.248145
wb_dma_ch_sel/always_9/stmt_1 -1.773069 -1.274626 -1.239047 -0.251626 1.040697 -0.796181 1.112956 1.919076 0.516335 0.839066 -1.441805 3.314821 0.155960 -1.620341 1.730632 -0.289353 0.515227 -0.493190 1.480245 -0.669868
wb_dma_rf/assign_6_csr_we/expr_1 0.982484 -0.431726 3.082175 0.138603 0.804952 -2.242245 -1.110441 1.852485 -3.615682 -1.631405 -2.175860 -0.660984 -1.992026 -2.126115 4.307646 -2.759461 -2.186332 -3.537625 -0.725541 -1.310071
wb_dma_ch_sel/assign_154_req_p0 -2.486706 0.341555 1.905800 1.443525 -0.849761 2.177114 -0.650056 1.635906 -0.653792 1.322391 -2.532869 -0.464106 -0.643532 -1.733325 0.866269 -1.785835 2.353011 -0.806738 -0.376983 -1.402346
wb_dma_ch_rf/assign_24_ch_txsz_dewe/expr_1 2.110084 2.538739 -0.626282 1.257328 2.800136 4.891737 -1.812016 2.825605 0.777081 3.349939 -1.486272 0.495305 -0.069442 -0.617701 -1.642361 -0.319440 -0.094455 0.417023 -0.189092 -4.000110
wb_dma/wire_ch5_csr 1.365468 2.529583 -1.126307 -1.967323 -3.215365 -1.028392 0.060624 -0.513836 -1.773147 -1.624433 -1.260687 -2.469024 1.124632 1.103682 1.506070 1.481453 2.356184 3.173448 -2.281689 1.942974
wb_dma_ch_pri_enc/wire_pri10_out -1.134055 -0.622917 -1.318347 -0.070971 1.954585 -2.279100 0.255520 0.240602 -1.578387 -0.568749 -0.588700 3.080926 -0.143704 0.192974 0.897847 -0.226210 -1.578257 -1.909390 1.239952 -0.591781
wb_dma_ch_rf/assign_20_ch_done_we 0.626786 1.748258 -1.389788 0.306540 1.063234 0.804169 -0.964697 1.737218 -0.680146 -0.410288 -2.064686 0.350824 -0.829637 -0.397504 0.430342 1.032013 -0.158522 -1.929817 -0.732753 -2.405141
wb_dma_wb_mast/input_wb_ack_i 3.051451 1.592030 0.188995 -2.628046 -4.152762 -0.561035 -4.553813 -0.455544 -6.252654 -4.486073 -3.349524 -0.383877 -0.428797 -1.086246 -0.744057 3.730005 1.084663 3.651377 -1.605844 2.064125
wb_dma_ch_rf/always_17/if_1/block_1/if_1 1.160227 5.226676 0.484665 -1.338725 2.697994 0.952231 -1.021838 0.612836 -2.751270 0.449979 0.157123 4.615976 0.041694 0.991488 -0.855902 -0.957781 1.168926 0.157864 -1.672153 -0.497848
wb_dma_rf/input_dma_rest 2.262099 -1.290320 -0.027198 -1.240920 0.091483 -1.951224 -0.156914 0.440062 -0.736682 -2.094615 -0.695151 -0.347879 0.743092 -1.162098 1.868594 0.191913 -1.039163 0.342829 0.036838 0.206713
wb_dma_ch_sel/always_5/stmt_1 -2.188871 3.792912 0.186548 0.380491 1.094384 1.647615 -2.661411 0.569676 0.552696 -3.243570 0.186167 1.580057 -0.403666 2.175590 0.865536 2.985982 1.234415 -3.627059 -2.069648 -2.292938
wb_dma_ch_sel/always_40/case_1 0.935418 -2.062121 -0.134929 -2.555097 1.214320 -2.579591 1.246854 1.041741 -0.832775 -0.858863 -0.171780 4.150549 1.633127 -2.250084 2.563451 -1.484385 0.225241 1.242125 1.649812 0.792851
wb_dma_ch_rf/always_23/if_1/block_1/if_1/if_1/stmt_1 0.554351 0.072148 0.855472 -1.351787 0.282524 -0.299005 0.632709 -1.172390 -0.609265 0.303181 2.067976 1.620222 0.859276 0.342395 -0.750280 -1.298888 0.721695 1.520811 0.391022 1.242350
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/cond -2.024983 -0.852662 0.475989 2.348730 -0.838884 1.106103 1.677448 0.406516 0.967542 0.379361 -3.300812 -1.522925 -0.940817 -2.264357 -0.564539 -1.768165 1.648060 -1.426236 -1.576356 -1.653762
wb_dma/wire_de_csr 1.936267 -1.245888 -3.040410 -2.143851 1.350806 -1.905585 0.051957 2.989037 0.176556 -1.248803 -2.171213 3.467093 0.929891 -2.778212 2.395864 2.649800 -0.424183 1.521069 1.435567 0.195533
wb_dma_de/always_23/block_1/case_1/block_1/if_1 0.214408 2.825577 -1.603084 -2.652338 -3.164229 0.238862 -1.354495 -0.878257 2.393434 -3.264319 -3.236507 0.223708 2.822638 0.717383 -0.295499 0.102804 1.956017 0.269959 -1.545692 0.690551
wb_dma_ch_sel/always_37/if_1/if_1 3.466639 2.417965 3.072785 -1.024678 0.312097 -3.385242 2.757800 -0.380537 -0.354337 -3.260595 1.120950 -1.808218 -1.116251 -1.494177 1.400243 -1.197785 1.259979 -2.922560 -4.701867 1.225776
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 0.692929 0.675990 -0.094028 0.233937 0.858780 -1.519646 -0.827694 -1.692518 -2.067923 -1.381445 0.796241 -0.200488 -0.352371 1.821825 -0.832241 0.056687 -2.156786 -1.485548 -0.277445 0.142042
wb_dma_ch_arb/always_2/block_1/case_1/if_1/cond -1.827612 -1.349461 -1.256613 -0.221158 1.119021 -0.761911 1.148079 1.974548 0.511471 0.877468 -1.406248 3.375298 0.202000 -1.654679 1.726455 -0.297521 0.581912 -0.465520 1.522671 -0.778446
wb_dma_de/always_23/block_1/case_1/block_9/if_2 -3.006200 0.254560 -1.404100 -0.041130 0.120394 0.195778 -0.860134 3.706624 2.591208 0.312949 -1.443411 3.624583 -1.536660 -2.465082 1.490958 3.991163 1.700843 -1.076854 1.678180 1.472734
wb_dma_ch_rf/always_10/if_1/if_1 -2.870813 -1.176970 -0.767072 2.188320 1.069150 -0.963995 1.940736 0.593062 -0.629046 -0.073713 -3.832031 1.479207 -0.966317 -2.011217 0.167573 -2.038523 0.197678 -2.994258 -0.542746 -2.114994
wb_dma_ch_pri_enc/assign_1_pri_out_tmp -1.113813 -0.471420 -1.273101 -0.070885 1.789638 -2.314136 0.243108 0.233360 -1.576874 -0.597853 -0.681658 2.980022 -0.135776 0.204425 0.884947 -0.189835 -1.547835 -1.915351 1.138108 -0.415992
wb_dma_ch_sel/input_ch3_adr0 0.849138 -1.114473 0.567349 -2.033054 -1.383973 -1.983901 2.266145 -1.724347 -4.106072 -3.054237 2.974136 -0.533299 -1.698135 -1.168594 0.028861 1.484583 1.664717 0.501582 -1.281536 1.803645
wb_dma_ch_sel/always_1/stmt_1/expr_1/expr_1 -0.940775 -0.793648 -1.125037 -0.990133 -0.072534 -1.455482 -1.090670 3.855982 1.892786 -1.596638 -2.084142 2.816802 -0.897688 -3.452458 3.055649 3.915427 0.680659 -0.862844 1.481921 1.859131
wb_dma_ch_arb/always_2/block_1/case_1/if_4/cond -1.849580 -1.316768 -1.267357 -0.265152 1.079322 -0.793610 1.106335 1.998520 0.528264 0.849888 -1.466557 3.382053 0.183915 -1.656984 1.770962 -0.281251 0.526921 -0.526042 1.543017 -0.690332
wb_dma_de/wire_de_txsz 2.006075 4.626048 0.254795 -0.055720 2.431195 3.759255 -0.678831 2.233632 -1.027128 1.306186 -1.050112 1.920529 -0.163001 -0.380433 -0.819259 0.210222 2.902649 1.483085 -2.803305 -3.271448
wb_dma_rf/input_de_adr1 0.472392 -0.025707 0.848589 -1.330738 0.337530 -0.303155 0.715555 -1.158948 -0.596657 0.381675 2.051631 1.763030 0.871077 0.327241 -0.745837 -1.376727 0.714691 1.504220 0.441442 1.163058
wb_dma_rf/input_de_adr0 1.592539 -1.387671 0.638448 -2.369769 -4.885687 -1.657217 2.114488 -1.043378 -0.939367 -3.017169 0.897790 -4.613652 -2.236357 -0.439694 2.728227 -0.362490 0.325221 -3.036146 -2.755051 -0.612404
wb_dma_de/always_2/if_1 -1.974436 -0.264885 1.044744 -0.543488 -4.428421 -2.642606 3.535459 -0.793540 1.586082 -2.276578 -0.094455 -3.560556 -0.742011 0.543320 3.640622 -0.281001 2.475822 -2.285427 -3.916171 0.404811
wb_dma_ch_sel/assign_102_valid -1.446108 -0.003613 0.704905 0.797310 -0.242523 1.455228 0.728939 2.467177 0.672691 0.700937 -2.880463 -0.263130 -0.598906 -2.189361 2.285604 -1.870264 1.939953 -2.208664 -0.748379 -3.044908
wb_dma_ch_rf/assign_11_ch_csr_we/expr_1 1.945176 1.639974 -1.078387 -1.030885 -2.791483 -3.047294 3.256482 -1.318671 1.587296 -0.511778 -2.879802 -1.142055 -0.270991 -1.453723 -2.553139 -0.778556 3.141566 1.723354 -3.501802 3.925888
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -1.903779 -1.883554 -1.122416 -0.943553 -0.078305 -1.409044 2.179135 0.963738 -1.988689 0.420208 0.209906 2.407728 -1.028228 -1.717540 1.788477 0.272967 1.084252 0.271920 1.318435 0.882241
wb_dma_wb_mast/assign_4_mast_err -2.963614 -1.291472 -0.743944 2.230417 1.039219 -1.032935 1.885940 0.614470 -0.608376 -0.096172 -3.731343 1.476201 -1.016828 -2.009150 0.222341 -1.974106 0.103944 -3.148296 -0.358853 -2.124718
wb_dma_de/always_23/block_1/case_1/block_9/if_2/cond -2.012719 -1.920332 -2.792515 -0.133231 -0.053311 -0.095056 0.092689 3.261057 2.754324 0.421029 -1.712398 2.386371 -0.762653 -2.820873 1.305842 3.542561 0.873929 -0.395983 2.416531 0.317874
wb_dma_ch_rf/always_2/if_1 0.971208 -2.251792 -0.147706 -2.647595 1.306076 -2.708880 1.454403 1.029203 -0.806215 -0.826601 0.041192 4.297881 1.730051 -2.298620 2.546981 -1.571901 0.234243 1.365194 1.701252 0.824692
wb_dma/input_wb1_err_i -2.980369 -1.346236 -0.749358 2.229217 1.051446 -1.096740 1.856738 0.546505 -0.680685 -0.200717 -3.724102 1.460229 -1.042175 -1.980167 0.222289 -1.921192 0.093139 -3.208860 -0.401641 -2.091476
wb_dma_ch_sel/assign_133_req_p0/expr_1 -1.153658 0.073085 1.562890 0.821946 -0.438621 1.159066 2.215898 -0.656267 -1.846395 1.954012 0.120926 -0.285124 -0.706616 -2.085531 -1.794854 -2.159003 2.493773 1.695289 -0.617616 2.072902
wb_dma_ch_sel/assign_136_req_p0/expr_1 -2.681378 0.292706 1.834482 1.548948 -0.861260 2.108922 -0.699922 1.640940 -0.585998 1.351834 -2.669169 -0.288355 -0.679753 -1.843012 0.779941 -1.739030 2.361442 -0.747222 -0.276840 -1.200946
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/cond -1.947683 -0.695427 0.499681 2.384458 -0.798652 1.194784 1.710671 0.360593 0.932679 0.489558 -3.327330 -1.539263 -0.914055 -2.201938 -0.684142 -1.890226 1.600580 -1.394578 -1.654452 -1.678904
wb_dma_ch_sel/assign_121_valid -1.402922 -0.081283 0.750373 0.810187 -0.132477 1.515498 0.716368 2.486145 0.643794 0.803717 -2.664403 -0.205110 -0.548888 -2.123387 2.293344 -1.820915 1.928955 -2.058885 -0.655821 -3.139490
wb_dma_ch_sel/assign_4_pri1 0.331890 -0.771767 -0.720019 0.414657 2.753901 -1.138438 0.514074 -0.789110 -2.134459 -0.403018 0.907736 1.916140 0.075196 0.816139 -0.617827 -0.477670 -1.181463 -0.775497 0.520580 -1.994081
wb_dma_de/always_2/if_1/cond -3.664684 -1.489033 1.222628 1.896979 -0.349798 -0.813191 0.774483 0.418653 3.080537 -0.866419 0.442711 -0.566539 -0.092817 0.484720 1.879768 1.388207 1.937640 -1.778902 -0.612458 -1.264300
wb_dma_ch_rf/reg_ch_csr_r 1.027643 0.735563 -1.938470 -2.268893 -2.414586 -0.950455 0.606477 -2.256799 1.061913 -4.480659 -1.703943 -0.294461 1.871011 -0.854924 -2.642942 0.597947 2.591368 -0.793931 -1.233939 1.128306
wb_dma_ch_pri_enc/assign_1_pri_out_tmp/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1 -1.006890 -0.536794 -1.255052 -0.104207 1.828147 -2.289318 0.199705 0.189085 -1.586599 -0.580445 -0.541015 2.973587 -0.164712 0.301020 0.873931 -0.162267 -1.633420 -1.915287 1.207138 -0.429893
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -2.004351 0.484710 0.602739 4.023133 -0.619871 1.643698 1.534939 -0.916982 0.945815 1.371358 -4.066576 -2.377517 -0.768524 -2.365209 -4.182966 -1.366225 1.435868 0.603576 -2.246697 1.330454
wb_dma_wb_if/wire_slv_we 1.581965 2.826709 2.441856 -1.293089 -2.547289 -4.992043 0.566045 -0.142662 -2.559276 0.314426 -0.983781 -0.588761 -2.111078 0.272692 0.302670 0.085056 1.459498 4.048283 -2.645731 5.363065
wb_dma_de/assign_70_de_adr1 0.462907 -0.094479 0.868696 -1.362317 0.410241 -0.341367 0.832455 -1.195138 -0.555384 0.451819 2.169945 1.894069 0.942469 0.344881 -0.764496 -1.426048 0.780841 1.629849 0.515154 1.214940
wb_dma_ch_sel/always_38/case_1/stmt_4 -0.381418 0.032225 -3.194531 -1.034642 1.314598 -0.117441 0.244307 2.754377 0.979361 0.807313 -1.662987 4.024657 0.213019 -1.689698 0.715522 2.522882 0.609630 1.164296 1.532858 0.005435
wb_dma_ch_sel/reg_ch_sel_r 3.399829 2.335479 3.177267 -0.863735 0.313940 -3.360681 2.644500 -0.359673 -0.153072 -3.007126 1.124267 -1.983956 -1.156507 -1.393006 1.507369 -1.296155 0.969021 -3.010397 -4.595011 1.357446
wb_dma_ch_sel/always_38/case_1/stmt_1 -3.743082 3.617789 1.535234 0.736661 -0.286205 3.494503 -3.035044 1.287950 1.131643 -1.554242 -0.353132 1.698470 -0.125486 0.889884 0.395651 2.797870 3.649230 -1.002959 -1.670970 -0.748353
wb_dma_ch_sel/always_38/case_1/stmt_3 -0.380882 -0.046896 -3.289229 -0.977970 1.397087 0.006794 0.312977 2.798049 1.056954 0.905864 -1.641356 4.110897 0.209537 -1.749775 0.639258 2.511901 0.669556 1.237864 1.588366 -0.123854
wb_dma_ch_sel/always_38/case_1/stmt_2 0.307666 0.676199 -3.375761 -0.711292 2.232221 -1.449762 -0.570357 1.079043 -0.946898 -0.349872 -0.833932 3.788278 -0.077926 0.142803 -0.318375 2.553415 -1.491921 -0.164463 1.296134 0.085267
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 0.649533 0.684482 -0.077638 0.202365 0.897332 -1.558623 -0.860003 -1.700735 -2.085471 -1.403676 0.811479 -0.208093 -0.337496 1.864114 -0.841288 0.042646 -2.196115 -1.477322 -0.257171 0.109469
wb_dma_ch_pri_enc/wire_pri30_out -1.086077 -0.603245 -1.286965 -0.096335 1.905951 -2.294598 0.222826 0.225811 -1.559394 -0.554962 -0.553728 3.051849 -0.147633 0.201266 0.926436 -0.161519 -1.636409 -1.884336 1.262954 -0.502037
wb_dma_ch_sel/reg_ch_sel_d -2.035141 -0.409550 -0.604598 1.410788 1.142689 -4.143959 4.788537 -2.053919 -0.974223 -1.971616 -1.399981 2.227218 0.806535 -2.430255 -2.362931 0.692925 2.477556 2.477800 -2.526073 4.529875
wb_dma_ch_rf/assign_14_ch_adr0_we -0.197761 -0.686455 0.340798 -1.400574 -5.390091 -2.242362 3.147105 -0.916524 0.846502 -1.823448 -0.679493 -4.673940 -1.276822 -0.770899 2.627691 -0.928178 0.920299 -2.212178 -2.814239 1.823537
wb_dma_rf/wire_ch1_csr 0.565847 3.153934 -1.226885 -0.235338 -2.449581 -0.229790 -1.894535 0.643549 -0.115711 -0.945842 -2.787471 -3.177261 1.348992 2.032058 2.298797 2.286774 1.459770 2.608246 -2.002580 1.084685
wb_dma_inc30r/always_1/stmt_1/expr_1 -3.535761 0.753009 1.329466 0.914067 0.613443 -1.509107 2.831249 -1.019373 3.019310 1.310969 0.876302 2.392128 2.549147 1.389391 0.397252 -1.796626 2.940690 1.853188 -1.025105 1.902518
wb_dma_rf/wire_pause_req 3.586243 0.439937 2.686003 -1.418498 0.758420 -1.769530 -1.597962 -0.140420 -3.623108 -5.815069 -0.572992 -1.594122 -1.259722 -2.732700 1.235614 -0.913946 -0.822015 -4.586235 -1.565055 -0.410940
wb_dma_ch_sel/assign_95_valid -3.435921 4.740648 -1.210929 1.033977 -3.590864 1.717980 -0.629217 0.503191 3.280841 1.332797 -4.599085 -1.770070 0.717257 2.295310 0.016613 0.111989 4.349851 0.337630 -2.683805 -0.339518
wb_dma_ch_rf/always_2/if_1/if_1/block_1/if_1/if_1/cond 0.122037 -1.409748 0.263653 -1.166814 2.241566 0.152748 1.923208 -0.250324 -0.666602 1.298718 2.203152 3.847253 1.266513 -0.675242 -0.479347 -1.885743 1.605241 2.094194 1.267811 -1.009007
wb_dma_ch_rf/reg_ch_stop -3.025892 -1.211532 -0.695396 2.250787 0.970006 -1.034059 1.869758 0.578877 -0.567589 -0.133467 -3.886409 1.399037 -1.080304 -2.033299 0.220893 -2.022515 0.145752 -3.256236 -0.509892 -2.069631
wb_dma_ch_sel/assign_146_req_p0 -2.403315 0.402694 1.841996 1.393559 -0.825076 2.078815 -0.660264 1.671987 -0.648950 1.319337 -2.565603 -0.380178 -0.639293 -1.763551 0.885177 -1.739311 2.274775 -0.748177 -0.366681 -1.296989
wb_dma_ch_sel/always_45/case_1/stmt_1 -1.341779 0.409972 1.169957 0.890937 -0.684489 0.818510 -1.372414 -0.735484 -1.093242 0.799701 -0.144785 -0.226591 -0.156450 0.283458 -1.537246 -0.139212 0.394842 1.157215 0.353545 1.740550
wb_dma_de/input_dma_abort -2.895121 -1.290679 -0.712129 2.237351 1.061525 -1.045806 1.833947 0.509848 -0.648874 -0.190232 -3.684444 1.387171 -1.034207 -1.944009 0.188305 -1.957064 0.093803 -3.160849 -0.417668 -2.134636
wb_dma_ch_pri_enc/assign_1_pri_out_tmp/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1 -1.165439 -0.580342 -1.296713 -0.014983 1.905802 -2.248040 0.327522 0.263629 -1.512247 -0.474130 -0.700612 3.096203 -0.123220 0.168823 0.876780 -0.258819 -1.532141 -1.879669 1.194965 -0.568649
wb_dma_de/input_adr1 -1.324719 0.465459 1.186073 0.918240 -0.730169 0.789249 -1.358613 -0.753252 -1.158053 0.743974 -0.182324 -0.280857 -0.142412 0.272440 -1.563375 -0.134666 0.424832 1.189765 0.329507 1.778088
wb_dma_de/input_adr0 -3.135267 -1.733593 1.029466 -1.102035 -4.436907 -1.953004 3.542889 -0.598555 -0.250205 -1.966794 0.285777 -1.669865 -2.709298 -3.319250 1.916453 -0.008288 2.002567 -2.462925 -1.359565 4.784752
wb_dma_ch_arb/reg_next_state -2.209972 -0.459250 -0.523303 1.376716 0.917816 -4.094105 4.823780 -1.908723 -1.030628 -1.988355 -1.484429 2.100688 0.683368 -2.610854 -2.199287 0.731322 2.735233 2.414046 -2.591926 4.564747
wb_dma_wb_mast/input_wb_err_i -2.889564 -1.281947 -0.867804 2.127294 1.082882 -1.184505 1.838908 0.523634 -0.700540 -0.211510 -3.727422 1.549689 -1.035825 -1.896461 0.237972 -1.914154 -0.041373 -3.149500 -0.336454 -1.987951
wb_dma_wb_if/wire_wbs_data_o 2.519765 1.438066 -3.887962 -0.700278 0.654029 0.318810 -1.151096 1.803008 2.165531 1.301230 -2.566690 1.547759 1.015415 -0.479631 -1.635072 2.669359 -2.404200 2.087735 0.733477 1.152392
wb_dma_de/assign_73_dma_busy 4.299417 1.388417 4.015080 -1.036661 2.285967 -0.029638 -0.320540 0.779953 -2.994416 -1.519357 2.656453 -0.881462 -1.381135 -2.008554 0.244189 -1.275143 1.676637 -1.604465 -1.498767 -1.373898
wb_dma_de/always_22/if_1 2.121385 2.533095 1.236690 -2.201651 -1.981178 -0.427675 -1.618250 -0.639265 1.451701 -3.708260 -1.915983 -0.960050 1.507136 -0.920639 -0.919981 -0.862268 2.101795 -1.087263 -1.604840 0.844043
wb_dma_rf/wire_ch2_csr 0.706089 3.115189 -1.287406 -0.208694 -2.343242 -0.127057 -2.008044 0.654722 -0.090823 -0.912893 -2.696373 -3.227894 1.261238 1.943069 2.081666 2.417657 1.323885 2.668003 -1.839811 1.199961
wb_dma_de/input_de_start -3.563763 4.188721 1.192393 1.145412 0.531329 2.454478 -3.759183 0.173359 -0.398447 -2.540920 -0.326437 1.715064 -0.474079 2.152447 -0.308333 2.768476 1.948115 -2.519458 -1.799431 -0.940328
wb_dma_pri_enc_sub/always_3/if_1 -1.028208 -0.545051 -1.282869 -0.028771 1.959475 -2.263150 0.273111 0.189901 -1.613948 -0.544998 -0.550581 3.066816 -0.120080 0.267822 0.790883 -0.220714 -1.561769 -1.865478 1.168514 -0.610294
wb_dma_ch_rf/assign_20_ch_done_we/expr_1/expr_1/expr_1/expr_1/expr_1 1.795810 2.217957 1.911528 0.597084 0.400829 2.651548 -2.206509 0.663567 -0.306153 1.003380 0.393036 -2.286413 -0.400488 1.022595 0.087419 -1.144829 -0.876518 -1.187639 -0.917740 -1.829733
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -1.978122 0.348604 0.527890 4.088347 -0.492399 1.626600 1.722050 -1.019390 1.000696 1.416002 -3.975370 -2.372837 -0.729628 -2.391552 -4.267647 -1.336987 1.522389 0.686183 -2.245549 1.164047
wb_dma_ch_sel/assign_132_req_p0/expr_1 -1.265120 0.071209 1.644430 0.878965 -0.666504 1.122377 2.186388 -0.776544 -1.940572 1.939892 0.153051 -0.511867 -0.802392 -2.071214 -1.783692 -2.144781 2.497868 1.608321 -0.621808 2.280045
wb_dma_ch_rf/always_25/if_1/if_1 -1.809443 0.775907 1.854041 0.881730 0.251615 -1.900407 0.538113 -0.808917 -0.765744 -1.392093 1.297590 0.545197 0.302226 2.379230 1.776199 1.750638 1.503511 0.999448 -2.730113 -0.249462
wb_dma_ch_sel/assign_98_valid/expr_1 -3.558851 2.653878 1.432810 -1.354331 -4.967973 0.731067 2.161704 -0.663203 0.975498 0.538525 -1.278102 -0.898717 0.469282 0.399036 0.907970 -2.102795 6.949369 1.433025 -2.575897 1.192095
wb_dma_ch_rf/always_6/if_1/if_1/block_1/if_1/block_1 2.272178 2.035642 -1.001031 -2.790867 -2.599810 -0.415289 -0.396925 -1.666569 0.885560 -4.589982 -1.328505 -1.544582 2.054333 -0.453829 -1.765513 0.533964 2.962034 -1.003827 -1.651850 0.585311
wb_dma_ch_sel/reg_pointer 1.098682 -2.187313 -0.105793 -2.638218 1.247622 -2.755741 1.484394 0.927053 -0.911882 -0.906246 0.039527 4.138286 1.692476 -2.226170 2.526254 -1.536889 0.220071 1.368649 1.567520 0.824486
wb_dma_wb_if/input_wb_err_i -2.928977 -1.212459 -0.729117 2.182775 1.025170 -1.087769 1.930889 0.526139 -0.699276 -0.205815 -3.772429 1.440271 -1.027800 -1.965131 0.182768 -1.996505 0.112938 -3.141057 -0.509871 -2.095515
wb_dma_rf/input_de_csr 2.010916 -1.089543 -3.093477 -2.133050 1.294486 -1.686726 0.037244 3.040176 0.264906 -1.180444 -2.247700 3.315592 0.911017 -2.772141 2.206125 2.684330 -0.307049 1.635700 1.342822 0.200666
wb_dma_ch_rf/always_26/if_1/if_1/stmt_1 0.648512 0.660517 -0.092201 0.229902 0.901139 -1.529889 -0.883922 -1.691512 -2.045936 -1.364271 0.804550 -0.165189 -0.322633 1.831419 -0.814486 0.085278 -2.162568 -1.474308 -0.213394 0.091691
wb_dma_ch_rf/always_5/if_1/block_1/if_1 0.917095 0.639368 0.033761 -1.351619 -1.226587 -1.302908 -0.369632 0.050252 -1.802769 -0.852256 0.755604 -0.811078 -0.392750 0.403822 0.862580 0.967354 0.568968 2.393388 0.115270 1.908059
wb_dma_ch_pri_enc/assign_1_pri_out_tmp/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1 -1.043863 -0.527063 -1.274231 -0.080311 1.859823 -2.242261 0.216889 0.181493 -1.573062 -0.571075 -0.535691 2.956311 -0.154891 0.297579 0.799035 -0.192452 -1.612793 -1.875633 1.175331 -0.461114
wb_dma_ch_sel/assign_165_req_p1/expr_1 0.648464 0.694267 -0.125500 0.249089 0.909199 -1.522343 -0.825845 -1.677655 -2.038598 -1.358288 0.812808 -0.178880 -0.315266 1.815060 -0.822554 0.056114 -2.154322 -1.469138 -0.224330 0.117178
wb_dma_ch_rf/input_de_adr0_we -1.667507 -1.801295 0.339088 0.731189 -1.358336 -0.152317 -0.179536 0.576213 1.640239 -0.477614 -0.190443 -1.390319 -0.959331 -1.107918 0.812470 1.055147 0.230001 -1.615928 0.945502 0.507119
wb_dma_ch_sel/assign_161_req_p1 0.563368 0.561139 -0.142573 0.283676 1.029559 -1.524949 -0.849508 -1.618659 -2.020050 -1.299587 0.774004 -0.061623 -0.316409 1.817230 -0.817521 0.052087 -2.203384 -1.536469 -0.130087 0.026524
wb_dma_ch_rf/always_6/if_1/if_1/block_1/if_1 1.045594 1.027031 -1.718493 -2.281430 -2.538661 -0.999058 0.743268 -2.391500 0.978682 -4.590201 -1.765507 -0.445560 1.901322 -0.777002 -2.578086 0.388326 2.775702 -0.711117 -1.612506 1.178744
wb_dma_ch_sel/assign_129_req_p0 1.338934 2.492881 0.957895 2.598104 2.397227 3.392184 1.207191 -0.398401 -1.315260 2.665992 -1.962291 -0.742288 0.702982 -0.831466 -3.752320 -2.824765 1.976364 2.552394 -2.732146 -2.287639
wb_dma_de/wire_de_ack -0.827247 -0.810443 -1.311080 -1.108369 0.105462 -1.553031 -1.021801 3.989831 1.882449 -1.602891 -2.144713 3.108800 -0.768528 -3.530623 3.162123 3.962297 0.667917 -0.733379 1.512776 1.735611
wb_dma_ch_arb -0.489193 0.858023 0.541435 0.667346 0.826258 -3.001348 3.074226 -1.365849 -1.341916 -2.093427 -0.346874 0.550773 0.874043 -1.442308 -1.028315 0.750601 2.393631 1.851928 -2.744282 3.281640
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1/if_1/if_1/if_1 -1.894738 -1.863284 -1.075930 -0.944871 -0.206416 -1.452097 2.048987 0.898919 -2.032460 0.320863 0.249662 2.181160 -1.144885 -1.650754 1.817340 0.361355 0.940865 0.136471 1.253089 1.023576
wb_dma_pri_enc_sub/always_3/if_1/cond 0.672111 0.684508 -0.093116 0.176588 0.858666 -1.466918 -0.840054 -1.664097 -2.040189 -1.344529 0.791613 -0.240809 -0.299648 1.827753 -0.802857 0.069310 -2.093899 -1.407223 -0.234722 0.143105
wb_dma_ch_rf/assign_27_ptr_inv/expr_1/expr_1/expr_1 0.142020 -1.472354 0.292062 -1.163424 2.258637 0.167070 2.016039 -0.317700 -0.647769 1.357130 2.264902 3.862769 1.286152 -0.691729 -0.547003 -1.990888 1.666565 2.123846 1.246339 -0.998762
wb_dma/wire_de_txsz_we 2.030335 2.418709 -0.775779 1.363690 2.905498 4.909225 -1.842290 2.888581 0.899847 3.545865 -1.565594 0.691907 -0.115499 -0.681473 -1.736993 -0.251463 -0.219989 0.449324 0.068148 -4.035435
wb_dma_ch_pri_enc/wire_pri16_out -1.017446 -0.496959 -1.259040 -0.048649 1.857470 -2.215659 0.203322 0.183597 -1.560603 -0.559176 -0.574511 2.909714 -0.173714 0.268916 0.806018 -0.222455 -1.566974 -1.866803 1.126163 -0.501097
wb_dma_ch_pri_enc -1.157728 -0.694080 -1.294573 -0.050167 1.956248 -2.258976 0.285978 0.314029 -1.506163 -0.475051 -0.557513 3.129461 -0.142612 0.177679 0.894373 -0.232492 -1.575752 -1.908895 1.302518 -0.592366
wb_dma_ch_sel/always_6/stmt_1/expr_1/expr_1/expr_1 -0.378274 -1.485718 -0.602079 0.245182 1.890505 0.438357 1.347702 0.901258 -0.065728 0.989142 0.101588 2.091699 0.395622 -1.031578 0.207556 -0.554261 0.884692 0.606301 0.837038 -2.226077
wb_dma_ch_rf/always_11/if_1/if_1/cond 0.069355 0.505080 -0.509611 2.033025 3.239996 0.294151 2.326469 -1.013426 -2.811805 0.530180 -2.355335 1.719733 0.101843 -0.293940 -2.121038 -3.394796 0.206620 -0.590071 -2.100522 -4.082349
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -1.815526 0.541682 0.464546 4.010266 -0.473723 1.588280 1.703921 -0.965369 0.923527 1.368676 -4.066543 -2.328534 -0.712976 -2.393948 -4.241457 -1.372855 1.451833 0.657927 -2.307420 1.219525
wb_dma_ch_pri_enc/wire_pri7_out -1.127892 -0.649739 -1.312995 -0.047210 1.915434 -2.244783 0.239197 0.268753 -1.505312 -0.506994 -0.568143 3.114220 -0.121175 0.179954 0.896590 -0.192145 -1.607668 -1.876538 1.296774 -0.568990
wb_dma_ch_sel/always_6/stmt_1/expr_1 -3.225624 0.211499 -1.407346 0.039769 0.170497 0.201746 -0.857955 3.749604 2.607211 0.418914 -1.473169 3.740751 -1.518583 -2.432438 1.550254 3.902308 1.705410 -1.110916 1.717434 1.438126
wb_dma_wb_if/wire_mast_err -2.913534 -1.259532 -0.830926 2.157409 1.077804 -1.116967 1.913668 0.548911 -0.707203 -0.144881 -3.750769 1.553827 -0.990804 -1.918818 0.260756 -2.023947 0.062356 -3.091896 -0.418175 -2.124944
wb_dma_ch_rf/always_17/if_1/block_1/if_1/cond 1.105574 4.937062 0.685815 -1.898182 1.706541 2.448351 -0.447132 2.036170 -0.961469 1.569053 -0.247617 4.521290 0.483534 -0.455631 -0.042042 -0.940574 3.200311 1.795516 -1.657061 -0.487367
wb_dma_wb_if/input_wb_cyc_i 3.266787 3.608702 -1.823983 -0.140942 -1.338886 2.139717 -0.523590 -0.934944 -2.872692 0.215058 -1.572783 -3.225252 -1.719613 -1.535275 -3.859504 2.884632 -0.157317 3.321153 -2.647186 3.711424
wb_dma_ch_sel/assign_97_valid -4.526755 3.737468 0.658669 1.073742 -4.592049 2.503231 0.181241 1.110395 3.829705 2.049906 -5.013661 -2.218072 1.022143 1.004528 1.411211 -2.034495 6.147896 0.532302 -2.730161 -0.908081
wb_dma/wire_mast0_drdy -0.299073 1.181783 -3.298688 -3.196129 -2.507518 0.857841 -2.329665 1.337680 -2.261081 -1.902358 -1.840642 0.694076 0.066360 -0.084330 0.970171 3.053896 4.070147 1.385060 1.887333 -1.577006
wb_dma_ch_pri_enc/wire_pri8_out -1.057609 -0.546011 -1.233746 -0.071899 1.831217 -2.186141 0.234034 0.271205 -1.499849 -0.509774 -0.550758 2.950145 -0.126330 0.179810 0.861538 -0.234616 -1.492744 -1.812954 1.193351 -0.537710
wb_dma_ch_pri_enc/assign_1_pri_out_tmp/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1 -1.026548 -0.542180 -1.287003 -0.093308 1.887335 -2.237508 0.232233 0.256804 -1.570889 -0.555090 -0.563121 3.040785 -0.141742 0.197403 0.859658 -0.185905 -1.505499 -1.806526 1.167669 -0.507911
wb_dma_wb_if/wire_pt_sel_o 3.866039 4.772153 -3.242867 -2.390871 -0.136613 -1.313476 0.576043 -1.576276 -3.406963 -2.658359 -0.635643 -1.534210 0.727477 0.549010 -1.419883 3.308798 -0.835552 2.397040 -2.420843 2.822880
wb_dma_de/assign_77_read_hold/expr_1/expr_1 0.583951 0.613564 -0.138931 0.236311 0.923214 -1.477886 -0.794399 -1.612658 -1.977290 -1.273580 0.749011 -0.092039 -0.325854 1.774009 -0.767431 0.048944 -2.107310 -1.482159 -0.180064 0.068369
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -1.951174 -1.826943 -1.068502 -0.906912 -0.250279 -1.460223 2.095116 0.873288 -1.968961 0.346581 0.242525 2.196283 -1.118747 -1.649498 1.820289 0.342892 0.946449 0.132113 1.275398 1.087927
wb_dma_ch_pri_enc/assign_1_pri_out_tmp/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1 -1.143132 -0.594416 -1.305690 -0.038131 1.890025 -2.278808 0.299790 0.253983 -1.537688 -0.487719 -0.641051 3.052857 -0.162322 0.184945 0.845741 -0.258128 -1.526453 -1.898927 1.202445 -0.569472
wb_dma_ch_rf/assign_16_ch_adr1_we/expr_1 -0.806580 0.459128 1.969401 -0.461109 -0.382943 0.438743 -0.664929 -1.827657 -1.660540 1.128545 1.785503 1.515610 0.753722 0.570296 -2.169021 -1.491069 1.125888 2.668779 0.741596 2.880434
wb_dma_ch_pri_enc/wire_pri22_out -1.135649 -0.621553 -1.325220 -0.011948 2.022803 -2.274328 0.233577 0.231800 -1.605759 -0.512705 -0.569293 3.121011 -0.160616 0.270220 0.822740 -0.240672 -1.706057 -1.953601 1.273415 -0.630553
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -1.872462 -1.779021 -1.090783 -0.970353 -0.253632 -1.477560 2.003299 0.895557 -2.059353 0.288620 0.244442 2.155555 -1.140995 -1.633467 1.862539 0.331726 0.900574 0.103325 1.262610 1.084632
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/cond -1.935405 -0.688505 0.448655 2.269852 -0.829637 1.173482 1.692258 0.369947 0.928130 0.427636 -3.353288 -1.467133 -0.870057 -2.229784 -0.638991 -1.821810 1.690981 -1.298393 -1.664655 -1.645452
wb_dma_ch_sel/assign_143_req_p0/expr_1 -2.696958 0.202945 1.864281 1.622981 -0.857649 2.160996 -0.676149 1.701197 -0.465511 1.486299 -2.702574 -0.411042 -0.682879 -1.862165 0.794613 -1.836187 2.229985 -0.911595 -0.178259 -1.294840
wb_dma_ch_sel/assign_135_req_p0 -2.578248 0.416115 1.888574 1.548944 -0.806755 2.231381 -0.729812 1.798350 -0.551118 1.393813 -2.789522 -0.354871 -0.699633 -1.889934 0.865672 -1.798448 2.335793 -0.933610 -0.339378 -1.377425
wb_dma_ch_sel/wire_gnt_p0_d -2.383023 -0.907082 -0.405309 1.111918 0.198674 -2.908902 5.352194 -0.543516 0.732826 -1.001634 -2.054037 2.139042 1.046096 -3.956599 -1.426793 0.822198 4.216773 3.693375 -2.453224 4.504518
wb_dma_de/assign_20_adr0_cnt_next 1.569486 -0.178378 -1.369192 -0.177655 -1.093907 -0.701463 -0.263083 0.631313 1.722631 0.814460 -1.940900 -2.085324 1.481981 0.545362 0.272960 -1.045460 -1.186304 0.106754 0.831672 -1.302310
wb_dma_wb_if/inst_check_wb_dma_wb_if 1.969621 2.919359 -1.464460 -2.503468 -0.748345 -0.280147 0.642531 -1.588843 -3.568832 -2.435272 0.894674 -1.611914 0.761489 0.506459 0.360488 2.057929 0.963101 2.060067 -1.570075 1.363229
wb_dma_ch_sel/assign_153_req_p0 -2.507071 0.334024 1.843588 1.444392 -0.989093 2.089207 -0.694279 1.533010 -0.643562 1.256010 -2.595681 -0.469822 -0.701693 -1.793108 0.649306 -1.677045 2.317395 -0.577197 -0.376369 -0.943037
wb_dma_de/assign_82_rd_ack/expr_1 2.207543 3.551437 -1.824792 -0.315056 2.417984 1.005266 -0.760027 1.155739 -2.398234 0.069640 -2.064399 1.834841 0.081460 0.594448 -0.515875 0.042127 -0.295780 -0.293763 -1.691195 -2.897065
wb_dma_ch_rf/assign_20_ch_done_we/expr_1 0.503775 1.665238 -1.324375 0.437284 1.030256 0.704778 -1.084792 1.695551 -0.705052 -0.524013 -2.111594 0.261247 -0.924598 -0.372359 0.473639 1.026981 -0.326301 -2.246136 -0.688014 -2.395494
wb_dma_de/reg_de_csr_we 2.780970 0.025552 -4.433279 -0.445736 2.066478 -0.831062 1.387056 3.383814 1.026827 0.837714 -6.976167 3.675021 1.777290 -3.952128 0.122293 -0.203413 -1.655658 2.232617 -0.374622 -1.039275
wb_dma/wire_wb0_ack_o 1.507084 0.345789 0.363399 -0.626996 -0.741404 0.092783 -2.168188 -0.101620 -3.791147 -2.178081 -0.036424 0.235605 -1.505294 -0.733583 -0.832267 2.447740 0.714275 1.130671 -0.762805 0.605571
wb_dma_ch_sel/always_9/stmt_1/expr_1 -1.799309 -1.344194 -1.255506 -0.256951 1.145162 -0.773528 1.149837 1.951699 0.514767 0.854353 -1.427107 3.435547 0.217495 -1.636205 1.737754 -0.298530 0.531841 -0.469023 1.536532 -0.763462
wb_dma_ch_pri_enc/wire_pri23_out -0.962015 -0.513215 -1.244125 -0.115082 1.914904 -2.255628 0.178477 0.157811 -1.673817 -0.644825 -0.459202 2.960915 -0.138617 0.305424 0.837412 -0.180898 -1.625390 -1.869628 1.138651 -0.490754
wb_dma_ch_sel/assign_103_valid -1.394818 -0.122701 0.683141 0.793339 -0.126059 1.404443 0.726962 2.470682 0.606418 0.716431 -2.698998 -0.152508 -0.568992 -2.193632 2.311631 -1.744200 1.911844 -2.117192 -0.680787 -3.059190
wb_dma_ch_rf/always_1/stmt_1/expr_1/expr_2 0.529757 0.087250 1.811401 -0.423330 -1.681121 1.020908 -2.275629 0.952356 0.933639 -0.897527 1.688880 -3.359465 -0.868096 0.476737 2.160473 1.303693 0.050054 -2.054735 0.407818 -0.546031
wb_dma_rf/wire_ch1_txsz 0.485625 2.069644 -2.794215 -0.823814 0.473994 -1.780287 -1.913069 0.321491 -0.816693 -1.291621 -1.100384 1.825965 -0.469635 1.074502 -0.416903 3.052039 -2.385401 -0.939560 0.581476 2.075403
wb_dma_de/always_23/block_1/stmt_13 -2.785506 3.651306 1.164092 -0.138886 -0.899997 0.319981 -3.209304 3.325209 3.581995 -1.159778 0.544484 0.940418 -0.953478 1.411600 3.696099 5.093539 2.266671 -2.371051 -0.786548 0.782793
wb_dma_de/always_23/block_1/stmt_14 4.853819 1.544569 2.245381 -3.051172 -0.775100 1.815916 2.675838 -1.053479 -1.516421 -0.372853 1.257456 -1.359369 0.947499 0.533423 1.161327 -5.863605 1.975919 -0.527700 -4.424975 -5.742078
wb_dma_de/assign_64_tsz_cnt_is_0_d/expr_1 2.618708 3.350017 -0.875546 -1.628977 2.610840 0.892785 -0.209060 0.079872 -2.615338 0.709148 0.135634 3.321234 0.978969 0.924931 -1.181876 -1.439619 0.265778 1.203633 -0.962383 -1.609796
wb_dma_ch_rf/assign_25_ch_adr0_dewe -1.675904 -1.781372 0.398376 0.742056 -1.345519 -0.211880 -0.185147 0.546328 1.606998 -0.479263 -0.184044 -1.449285 -0.954670 -1.075069 0.778189 1.017029 0.230793 -1.616142 0.898650 0.519311
wb_dma_ch_rf/assign_16_ch_adr1_we/expr_1/expr_2 -1.354094 0.396180 1.202044 0.924880 -0.690690 0.776375 -1.290722 -0.770109 -1.102963 0.791372 -0.128425 -0.227512 -0.148368 0.253688 -1.519731 -0.172730 0.388052 1.139468 0.388113 1.708605
wb_dma_de/always_4/if_1/if_1/stmt_1/expr_1 0.342479 1.758695 0.364029 0.068943 1.271526 1.760301 0.856324 1.923638 -1.022496 1.266845 -2.532185 1.224963 0.380274 -1.037378 1.485913 -2.888108 1.722071 -0.479069 -1.653516 -3.689917
wb_dma_ch_rf/input_ch_sel 4.620463 -0.680304 2.079827 -2.102941 0.772106 -1.941876 -1.497798 3.371525 -0.588862 -3.273527 0.555386 -0.993048 -1.750637 -4.555707 2.906104 2.383396 0.391571 -2.285698 0.302469 0.793811
wb_dma_ch_sel/always_45/case_1/stmt_2 0.516747 0.025769 0.871515 -1.385027 0.364455 -0.308866 0.677370 -1.180229 -0.626136 0.367516 2.170251 1.791047 0.900930 0.359052 -0.741146 -1.376343 0.714224 1.559279 0.475310 1.219666
wb_dma_wb_if/wire_wb_addr_o -0.449807 1.087417 0.183757 2.274076 0.380635 0.822646 0.063134 -1.300703 0.230909 1.426454 -1.128278 -0.986721 0.086339 -0.345185 -3.924263 0.066685 -0.039044 1.893094 -0.676966 2.613252
wb_dma_ch_rf/wire_ch_txsz_we 0.897815 4.758708 0.726210 -1.730965 1.756935 2.329595 -0.427958 2.050484 -0.903271 1.624102 -0.243288 4.600411 0.379028 -0.499272 -0.070896 -0.884950 3.039019 1.639415 -1.533972 -0.363329
wb_dma_de/assign_70_de_adr1/expr_1 0.512479 0.086531 0.886310 -1.365648 0.368306 -0.254707 0.660543 -1.151853 -0.577289 0.396406 2.065688 1.813463 0.907279 0.358039 -0.745020 -1.430106 0.727435 1.538829 0.427622 1.194059
wb_dma_ch_sel/assign_116_valid -1.300797 0.044280 0.695999 0.648580 -0.170369 1.411883 0.716584 2.510510 0.475622 0.604334 -2.722723 -0.144153 -0.540994 -2.154585 2.426767 -1.744313 2.063361 -2.083535 -0.821008 -3.152049
wb_dma_ch_sel/assign_97_valid/expr_1/expr_2 -4.594758 -0.971722 0.571584 0.774662 -0.140697 -0.457971 -0.145971 2.958734 2.145509 0.372970 -1.272019 2.987332 -1.593677 -2.411320 2.528727 1.199662 1.589687 -2.837083 1.718499 0.802535
wb_dma_ch_rf/always_22/if_1/if_1/cond 1.523317 -0.178255 -1.346603 -0.147031 -1.105855 -0.692195 -0.226359 0.598233 1.788655 0.842420 -1.935663 -2.137234 1.515056 0.534926 0.249768 -1.074985 -1.151905 0.138370 0.869531 -1.283449
wb_dma_wb_mast/wire_wb_addr_o -0.465088 1.090056 0.138014 2.277987 0.411370 0.753380 0.130385 -1.185598 0.302840 1.396118 -1.203794 -0.945302 0.110114 -0.382752 -3.789978 0.028947 -0.119157 1.781605 -0.692194 2.518948
wb_dma_ch_rf/reg_ch_csr_r2 0.181108 0.435990 -0.515932 2.000324 3.289419 0.295331 2.329699 -1.108939 -2.913354 0.547159 -2.141881 1.719028 0.130481 -0.254085 -2.155444 -3.395755 0.191530 -0.507946 -2.098083 -4.150706
wb_dma_ch_rf/assign_17_ch_am1_we/expr_1/expr_1 -1.980003 0.859937 1.962210 1.032232 0.357590 -1.896694 0.412724 -0.769930 -0.779522 -1.366592 1.318493 0.675191 0.265008 2.564344 1.936230 1.804558 1.506441 0.933956 -2.792384 -0.412482
wb_dma_ch_sel/assign_11_pri3 -0.348899 -1.504457 -0.640869 0.200586 1.992302 0.434266 1.368957 0.951192 -0.030870 1.032660 0.095414 2.227858 0.372743 -1.045332 0.213840 -0.568963 0.915676 0.655736 0.871193 -2.261465
wb_dma_de 2.083925 2.190878 0.970028 -2.525356 -2.372422 -1.162547 -0.637650 -1.147474 -0.537935 -3.930845 -1.157943 -1.323398 0.761942 -1.015356 -0.710288 -0.669423 2.258885 -0.922361 -1.722729 1.548690
wb_dma_wb_slv/wire_wb_data_o 4.100408 -0.119278 -0.293833 -0.568918 -1.412959 1.025759 1.300517 -3.041851 0.935243 -0.643583 2.462575 -3.899018 -1.770690 -0.256653 -4.131181 0.034178 -0.105924 -0.141375 -2.456118 2.490065
wb_dma_inc30r/always_1/stmt_1 -1.149028 2.234225 0.861334 1.938858 1.246423 -0.992476 3.961517 -2.345862 4.119414 1.361264 0.852455 0.159769 2.583540 2.899030 -0.921268 -1.750704 2.046695 1.990632 -4.133915 0.849699
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 0.657973 0.713947 -0.125401 0.228405 0.928562 -1.524241 -0.831371 -1.689949 -2.118207 -1.399680 0.786489 -0.183202 -0.341786 1.834310 -0.834370 0.068140 -2.200391 -1.521943 -0.242556 0.104368
wb_dma_ch_sel/assign_127_req_p0 -0.611654 -0.278572 -0.495181 1.802882 2.528414 1.773373 3.299263 0.624528 -0.874076 1.899639 -3.125729 2.074694 0.471453 -2.114220 -1.300671 -3.549029 2.381772 0.942470 -1.831170 -4.418400
wb_dma_ch_pri_enc/always_2/if_1/if_1/if_1 -1.018547 -0.537384 -1.216924 -0.043451 1.888116 -2.225859 0.258629 0.144167 -1.603260 -0.556316 -0.515478 2.939081 -0.169989 0.278876 0.785762 -0.228023 -1.589344 -1.839317 1.141467 -0.545880
wb_dma_ch_sel/assign_94_valid -3.635143 4.213040 1.261798 1.191046 0.603956 2.333792 -3.766320 0.113023 -0.352042 -2.509581 -0.130040 1.835446 -0.379686 2.371182 -0.238978 2.811558 1.947495 -2.451511 -1.825862 -0.948515
wb_dma_ch_rf/always_17/if_1/block_1/if_1/if_1 1.336342 5.215036 0.424484 -1.414766 2.757095 0.954257 -0.890904 0.571924 -2.786662 0.557924 0.229567 4.771474 0.180777 0.982212 -0.941825 -1.028989 1.230639 0.475610 -1.673260 -0.453372
wb_dma_ch_pri_enc/wire_pri12_out -1.042174 -0.583502 -1.313399 -0.054332 1.889850 -2.243350 0.289695 0.234355 -1.541205 -0.513777 -0.567944 3.045264 -0.135124 0.223129 0.843975 -0.251350 -1.533859 -1.847342 1.180297 -0.566483
wb_dma_ch_rf/always_20/if_1/block_1 -0.382097 -0.746748 0.336999 -1.358678 -5.198779 -2.188808 3.103435 -0.770929 0.706317 -1.868348 -0.677762 -4.379345 -1.354985 -0.890196 2.629907 -0.775888 1.081087 -2.190840 -2.733420 1.841501
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -1.960399 -1.912635 -1.065085 -0.876462 -0.171272 -1.420965 2.111689 0.932522 -1.990477 0.350039 0.216738 2.245660 -1.128023 -1.720648 1.856889 0.286113 1.001619 0.108339 1.324972 0.926518
wb_dma_de/always_23/block_1/case_1/block_5/stmt_1 -1.240783 0.646003 -1.129662 1.413031 2.347964 -0.989949 2.012240 -0.079679 -2.357851 0.220457 -3.648299 2.860214 -0.071528 -0.793954 -0.564703 -2.985425 -0.167347 -1.597623 -1.425585 -2.477848
wb_dma_de/always_23/block_1/case_1/block_5/stmt_2 2.340046 1.996503 1.487186 -1.237815 -0.277936 1.267117 -2.125603 0.372528 -0.758297 -0.421560 1.890505 -1.916377 0.153801 1.660603 1.330158 0.208668 -0.198886 -0.369190 -0.558087 -1.105020
wb_dma_ch_sel/assign_96_valid/expr_1/expr_2/expr_1/expr_1 0.617662 -2.318753 -1.027319 -1.472506 0.935298 -2.617095 0.769271 2.162841 -0.311953 -1.336212 -1.998910 2.571784 0.892928 -2.657734 3.384393 -0.103603 -0.561849 -0.118624 1.305902 -0.298201
wb_dma_wb_if/input_slv_din 4.030803 -0.080639 -0.220533 -0.469973 -1.412753 1.097897 1.155771 -2.992094 0.897642 -0.628202 2.373556 -3.948683 -1.741341 -0.204681 -4.110775 0.065232 -0.143411 -0.123693 -2.368651 2.457640
wb_dma_ch_sel/assign_94_valid/expr_1 -3.653749 4.254597 1.091289 1.332245 0.704102 2.527153 -3.767109 0.117955 -0.427854 -2.434032 -0.384584 1.855851 -0.397839 2.237879 -0.516216 2.713730 1.919525 -2.523431 -1.817494 -1.072494
wb_dma_ch_rf/always_17/if_1/block_1/if_1/stmt_1 -0.473278 2.844913 1.300010 1.505302 -0.122699 2.717242 -2.476737 2.121370 0.949778 2.413961 -2.999893 -1.168848 -0.732966 -0.209661 0.488773 -2.335719 -1.503822 -2.939768 -0.314899 -1.084254
wb_dma_de/always_21 -2.118813 -1.902530 -2.864414 -0.239251 -0.026782 -0.232704 0.068630 3.330277 2.761653 0.351147 -1.742139 2.549839 -0.743354 -2.805498 1.428157 3.620507 0.807956 -0.444991 2.519355 0.426986
wb_dma_de/always_22 2.446634 2.567528 1.102121 -2.365415 -1.916235 -0.884139 -1.611011 -0.799178 1.184373 -4.136309 -1.919559 -0.828275 1.609860 -0.947458 -0.961305 -0.584509 1.928062 -1.012444 -1.697052 1.093109
wb_dma_de/always_23 2.240279 2.303098 1.258969 -2.346416 -1.911344 -0.654130 -1.462880 -0.784510 1.309898 -3.797846 -1.534464 -0.757011 1.498586 -0.939661 -0.959513 -0.666403 2.104156 -0.895268 -1.487718 1.024235
wb_dma_ch_pri_enc/wire_pri1_out -1.071980 -0.592610 -1.280508 -0.012776 1.920018 -2.185478 0.286949 0.224648 -1.544739 -0.503088 -0.584387 2.986103 -0.132517 0.203901 0.771164 -0.273273 -1.517993 -1.849341 1.159901 -0.640636
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 0.597709 0.651988 -0.123543 0.255990 0.945656 -1.523845 -0.806175 -1.663126 -2.040883 -1.304701 0.752888 -0.189757 -0.339289 1.824875 -0.827817 0.037542 -2.143239 -1.510311 -0.244338 0.086042
wb_dma_de/assign_78_mast0_go 0.624822 0.608947 -0.119085 0.209042 0.927885 -1.482954 -0.797011 -1.609642 -2.005117 -1.297036 0.783588 -0.123396 -0.328690 1.771799 -0.763137 0.035620 -2.089093 -1.448346 -0.182793 0.105571
wb_dma_ch_rf/always_23/if_1/block_1/if_1/if_1/cond -1.300801 0.388082 1.162859 0.898499 -0.738883 0.743911 -1.371507 -0.828109 -1.136597 0.784105 -0.094061 -0.268411 -0.158343 0.287788 -1.592507 -0.087286 0.422385 1.262849 0.371315 1.821084
wb_dma_de/wire_dma_done -0.338135 2.452783 0.814290 0.545534 2.133057 -1.307957 -1.025631 2.271047 0.075895 -2.634129 -1.623333 1.755456 0.026189 0.287106 3.238275 1.952392 1.381028 -2.199988 -2.609146 -2.713827
wb_dma_ch_sel/assign_150_req_p0/expr_1 -2.492262 0.480566 1.898341 1.445855 -0.966679 2.083901 -0.754076 1.537109 -0.725749 1.329792 -2.651737 -0.460287 -0.663801 -1.692238 0.753393 -1.797842 2.285331 -0.694707 -0.405246 -1.100637
wb_dma_rf/input_wb_rf_adr 2.541584 6.987971 2.531869 -1.345501 -3.482555 -0.103344 -2.720201 -1.158086 -0.813687 -1.884421 -1.158261 -2.826336 -1.693214 1.378902 0.094780 -0.388799 -3.181139 -2.971537 -4.719535 6.692349
wb_dma_wb_if 3.198065 2.820166 0.171675 -3.163003 -3.563693 -1.108255 -0.977688 -2.211381 -4.470302 -3.627898 -0.675074 -1.844627 0.487451 0.010427 -0.491096 2.340819 0.066180 3.313371 -2.694058 3.845539
wb_dma_ch_rf/always_6/if_1/if_1/block_1/if_1/block_1/if_2/cond 2.877046 0.168246 -4.504494 -0.525022 2.039684 -0.893280 1.459682 3.351486 0.997914 0.759588 -7.055408 3.707622 1.807031 -3.929496 0.160799 -0.220478 -1.564124 2.241144 -0.585605 -1.061656
wb_dma_ch_pri_enc/wire_pri25_out -1.129140 -0.543339 -1.266956 -0.023833 1.875553 -2.301929 0.232407 0.212119 -1.543443 -0.535342 -0.585523 3.020862 -0.166563 0.282103 0.871310 -0.260139 -1.692193 -1.994497 1.230810 -0.490737
wb_dma_wb_mast/reg_mast_cyc 0.630681 0.645302 -0.132066 0.192200 0.884887 -1.512353 -0.839440 -1.634286 -2.039829 -1.321793 0.787678 -0.127779 -0.319553 1.792181 -0.757827 0.058313 -2.126003 -1.442867 -0.219633 0.084333
wb_dma_ch_rf/input_wb_rf_we 2.128251 3.632349 1.668385 -1.800182 -2.751671 -4.262551 0.410026 0.042635 -1.064842 0.136867 -0.793943 -1.056402 -0.677215 0.917995 -0.032198 0.740515 2.794870 3.820101 -2.627316 4.457231
wb_dma_ch_rf/always_20/if_1/block_1/if_1/cond -0.361722 -0.778779 0.339391 -1.397285 -5.425361 -2.392065 3.243452 -0.861166 0.717457 -1.872729 -0.723309 -4.524564 -1.347832 -0.926153 2.705009 -0.906788 1.061939 -2.208788 -2.764433 1.976189
wb_dma_ch_rf/always_20 -0.207383 -0.648847 0.284932 -1.456279 -5.163877 -2.205382 3.063888 -0.789715 0.706261 -1.788728 -0.683914 -4.296329 -1.274099 -0.837872 2.679899 -0.929347 0.900289 -2.238843 -2.715015 1.844097
wb_dma_de/always_6/if_1 1.404788 5.100233 0.477302 -1.392611 2.602459 0.982298 -0.968542 0.438318 -2.714676 0.469630 0.377554 4.385240 0.095302 1.062265 -0.988066 -0.919961 1.117638 0.433664 -1.675769 -0.359565
wb_dma_wb_slv/always_4/stmt_1 -1.122078 5.220007 -0.391137 -2.395484 -6.562942 3.250278 -3.770842 0.660488 1.043141 0.882788 -4.324804 -2.141058 -1.737103 -1.167572 -0.434854 -1.268960 -1.380920 -0.741276 0.332481 7.745098
wb_dma_de/assign_3_ptr_valid 1.144793 -2.130325 -0.035963 -2.703702 1.196278 -2.725177 1.427347 0.853387 -0.881254 -0.986560 0.130865 4.022867 1.706495 -2.235660 2.517181 -1.593916 0.240813 1.339469 1.559474 0.888945
wb_dma_wb_mast/input_pt_sel 3.955685 2.653193 -4.916664 1.022694 2.608831 -1.064122 -0.410785 -0.429327 1.533275 0.616120 -2.715462 0.553746 0.871475 0.612273 -4.835528 2.881618 -4.767036 1.261685 -0.536940 2.017669
wb_dma_ch_pri_enc/wire_pri15_out -1.053832 -0.540699 -1.284067 -0.148660 1.857409 -2.214446 0.233379 0.276799 -1.517908 -0.543188 -0.545060 3.018116 -0.149234 0.193203 0.911062 -0.176469 -1.526852 -1.818742 1.194187 -0.495289
wb_dma_wb_slv/input_wb_we_i -0.472900 0.172096 -1.485674 4.310200 -0.628275 0.391374 -3.040847 0.458158 2.664310 3.570947 -6.621861 -3.087436 0.444235 0.037192 -3.868339 -2.760919 -6.081590 -2.597128 1.987246 0.121278
wb_dma_de/reg_tsz_cnt_is_0_r 3.067567 2.746925 -1.071476 -0.197713 2.378227 3.618920 0.155160 1.828929 -0.930997 1.532673 -1.304603 0.875462 0.631138 -0.567507 -0.995020 -0.384805 2.015852 2.096730 -2.036602 -4.521315
wb_dma_de/always_23/block_1/case_1/block_4/if_1/if_1/block_1/if_1/stmt_1 3.206280 3.749145 -1.740743 -1.533244 0.459082 0.024312 0.733263 0.552898 1.938813 1.298209 -2.470850 1.117220 2.225467 3.440917 1.781308 -3.387567 -1.959776 -1.158115 -3.667560 -4.838191
wb_dma_ch_pri_enc/assign_1_pri_out_tmp/expr_1/expr_1/expr_1 -1.063116 -0.502201 -1.253593 -0.063833 1.831603 -2.252036 0.230409 0.173982 -1.585357 -0.600821 -0.591938 2.958575 -0.148589 0.226891 0.836147 -0.189534 -1.544973 -1.868613 1.117939 -0.436845
wb_dma/wire_mast1_drdy -0.289718 1.398431 -0.576015 0.092869 0.372295 -2.500892 0.858055 -1.322188 -2.883553 -1.961643 -1.952082 0.951613 -0.351972 0.721203 0.167523 -1.168051 -0.953629 -1.670954 -1.977460 0.119314
wb_dma_ch_rf/wire_ch_csr_we 2.567592 2.428964 -0.356284 -1.439485 -2.681737 -2.374809 2.288275 -0.581144 1.415855 -0.131326 -2.166387 -1.729642 -0.123406 -1.017690 -1.682961 -0.822527 3.527247 1.573805 -3.293324 3.228866
wb_dma_ch_pri_enc/inst_u9 -1.015313 -0.540063 -1.274697 -0.076270 1.846423 -2.251165 0.229890 0.148137 -1.581037 -0.581906 -0.478602 2.915081 -0.138015 0.274980 0.856291 -0.204939 -1.564911 -1.814536 1.160884 -0.498328
wb_dma_ch_rf/assign_8_ch_csr 3.761352 2.520141 0.146651 -2.128704 -2.702536 -0.536125 -0.087960 -1.335019 -1.593219 -3.030995 -0.535443 -3.583609 -1.065364 -1.005538 -1.016385 0.467488 2.252859 0.680193 -3.301723 3.425234
wb_dma_ch_rf/wire_this_ptr_set 0.627669 -2.406587 -1.087067 -1.497384 1.019988 -2.651118 0.841649 2.169791 -0.365802 -1.372541 -1.912763 2.688854 0.882926 -2.661487 3.425802 -0.080762 -0.525432 -0.103160 1.332539 -0.390194
wb_dma_ch_pri_enc/inst_u5 -1.059615 -0.598733 -1.248815 -0.045539 1.864034 -2.162574 0.300056 0.239716 -1.502209 -0.497782 -0.549609 2.987590 -0.133881 0.186144 0.831434 -0.253965 -1.503287 -1.831063 1.195280 -0.565972
wb_dma_ch_pri_enc/inst_u4 -1.101130 -0.524386 -1.305330 -0.081719 1.839045 -2.281123 0.265032 0.153140 -1.584125 -0.586748 -0.580646 2.985252 -0.126808 0.237781 0.846830 -0.280048 -1.584576 -1.900493 1.159564 -0.491657
wb_dma_ch_pri_enc/inst_u7 -1.096512 -0.504245 -1.282304 -0.029195 1.948071 -2.216521 0.238351 0.264167 -1.596460 -0.522364 -0.616146 3.080591 -0.181678 0.220618 0.853753 -0.272380 -1.605033 -1.948542 1.170041 -0.587632
wb_dma_ch_pri_enc/inst_u6 -1.109498 -0.610105 -1.323591 0.005690 1.974697 -2.193697 0.273098 0.291941 -1.534337 -0.471001 -0.573676 3.147893 -0.123823 0.180875 0.863063 -0.203517 -1.574225 -1.905507 1.268870 -0.634479
wb_dma_ch_pri_enc/inst_u1 -1.062548 -0.472815 -1.306621 -0.063701 1.904183 -2.245211 0.232093 0.184677 -1.614073 -0.564014 -0.596019 3.024029 -0.123851 0.286731 0.827319 -0.212182 -1.619185 -1.907517 1.147137 -0.520215
wb_dma_ch_pri_enc/inst_u0 -1.113276 -0.625254 -1.307401 -0.017769 1.991064 -2.205248 0.273491 0.295540 -1.546378 -0.474656 -0.551472 3.105620 -0.151657 0.175635 0.876532 -0.242409 -1.569863 -1.889410 1.280438 -0.616729
wb_dma_ch_pri_enc/inst_u3 -1.132897 -0.600336 -1.329049 -0.062048 1.866099 -2.220792 0.326928 0.284508 -1.514008 -0.524868 -0.655174 3.075588 -0.136709 0.122508 0.907112 -0.252295 -1.454520 -1.857152 1.162359 -0.532972
wb_dma_ch_pri_enc/inst_u2 -0.961933 -0.495499 -1.248819 -0.074562 1.936244 -2.285264 0.171126 0.140660 -1.685121 -0.605091 -0.483951 2.993354 -0.119834 0.313057 0.809573 -0.162999 -1.663731 -1.896202 1.174275 -0.529903
wb_dma/wire_de_start -3.570285 4.243235 1.226889 1.158480 0.544952 2.369205 -3.836534 -0.052759 -0.502202 -2.549480 -0.155275 1.724120 -0.442036 2.344262 -0.469954 2.723158 1.776966 -2.518340 -1.816915 -0.792930
wb_dma_ch_sel/assign_130_req_p0/expr_1 1.389562 2.649420 1.113370 2.549836 2.295446 3.441916 1.101732 -0.386161 -1.327805 2.512298 -1.956044 -0.922054 0.680245 -0.759399 -3.709550 -2.745952 2.068799 2.487845 -2.906898 -2.257114
wb_dma_rf/wire_ch_stop -2.945103 -1.334816 -0.733253 2.049129 0.772486 -1.165233 1.772931 0.513737 -0.577667 -0.267247 -3.613099 1.241999 -1.094309 -1.961130 0.308416 -1.779934 0.069474 -3.162250 -0.365203 -1.826281
wb_dma_ch_sel/always_7/stmt_1/expr_1/expr_1/expr_1/expr_1 -0.355455 -1.482803 -0.596745 0.233618 1.927263 0.406968 1.345286 0.905946 -0.026114 0.984786 0.126729 2.141532 0.396719 -1.006081 0.220217 -0.587151 0.908520 0.638944 0.821217 -2.220680
wb_dma_ch_rf/input_de_adr0 1.584982 -1.351584 0.642985 -2.378982 -4.804577 -1.640879 1.997359 -1.024672 -0.984499 -3.090947 0.983796 -4.505953 -2.170697 -0.363885 2.776014 -0.197106 0.342959 -3.022575 -2.689558 -0.647124
wb_dma_ch_rf/input_de_adr1 0.517948 -0.051565 0.895622 -1.383351 0.280749 -0.302526 0.642489 -1.205645 -0.602852 0.329793 2.152365 1.718286 0.897913 0.366477 -0.707478 -1.354082 0.684157 1.524756 0.447403 1.252951
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 0.709264 0.771071 -0.074153 0.177929 0.863804 -1.558562 -0.875206 -1.767004 -2.158540 -1.441855 0.806013 -0.232215 -0.332991 1.865193 -0.838356 0.068460 -2.182836 -1.491498 -0.327554 0.185886
wb_dma_wb_if/input_wbs_data_i 3.116384 1.185895 0.714734 -2.258015 -3.359889 -1.108512 -2.111201 0.234232 -2.267735 -3.090821 -2.014209 -1.475488 1.203637 -0.896457 1.557974 3.131867 -0.996949 2.794323 -2.225929 2.775275
wb_dma_de/reg_tsz_dec 3.256197 4.172741 -0.471824 -0.246433 0.629153 3.313906 -1.060080 1.092439 -0.858475 0.669842 -1.669468 -1.092654 0.256332 0.358864 -1.181403 0.007648 1.237330 1.395474 -2.876166 -2.593664
wb_dma_ch_sel/input_ch0_am0 1.471261 -0.221091 -1.334415 -0.161428 -1.051872 -0.670644 -0.236830 0.612077 1.715092 0.787346 -1.887240 -2.039356 1.431343 0.486437 0.265780 -1.018320 -1.099463 0.088699 0.823887 -1.288664
wb_dma_ch_sel/input_ch0_am1 -2.076129 0.282965 0.889376 1.183453 1.039103 -0.703342 1.053891 -0.156315 1.551879 -0.381207 0.655760 0.863298 0.918232 1.633034 1.116209 0.332429 1.778106 -0.193723 -1.540742 -1.797576
wb_dma_ch_sel/assign_162_req_p1 0.611552 0.604430 -0.145532 0.256695 0.986118 -1.591228 -0.820874 -1.677621 -2.081557 -1.349224 0.824455 -0.065497 -0.300979 1.844128 -0.805855 0.073201 -2.191323 -1.483802 -0.179765 0.038646
wb_dma_de/always_23/block_1/case_1/block_8/if_2/cond 1.092503 -0.198882 -2.705406 -0.571748 2.257219 1.172506 0.507740 1.816506 0.426820 1.065538 -0.165179 3.012773 0.460077 -1.108770 -0.862052 2.253774 1.002632 2.378922 0.916488 -1.621561
wb_dma_rf/wire_ch5_csr 1.121199 2.412791 -0.810924 -2.040836 -3.084468 -1.005640 0.004852 -0.540349 -2.226139 -1.681817 -0.880272 -2.088763 0.942623 1.042842 1.684459 1.395369 2.447016 3.125684 -2.129154 2.064226
wb_dma_ch_rf/wire_ch_am1_we -1.997788 0.718439 1.898308 1.058211 0.454073 -1.892711 0.508772 -0.771780 -0.728939 -1.344129 1.401854 0.687506 0.305959 2.530900 1.867144 1.798961 1.554541 0.929471 -2.687386 -0.498313
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1 0.628519 0.636224 -0.106513 0.275389 0.914675 -1.515023 -0.788434 -1.647939 -2.069060 -1.345201 0.723148 -0.149170 -0.309916 1.802312 -0.820197 0.025010 -2.161962 -1.504719 -0.240446 0.085221
wb_dma_ch_rf/always_2/if_1/if_1/block_1 1.181993 -2.260686 -0.137572 -2.723392 1.277366 -2.798102 1.434706 0.967776 -0.949038 -1.011572 0.039076 4.162330 1.730748 -2.285443 2.630841 -1.465045 0.167242 1.370315 1.633984 0.824493
wb_dma_inc30r/wire_out 1.164088 1.467699 0.002895 -0.136187 -1.030710 -3.059065 5.148709 -2.998232 1.492371 -0.650173 1.274946 -2.229512 2.138445 2.071351 -0.794840 -1.280258 2.417525 2.454960 -4.361814 1.200657
wb_dma_ch_pri_enc/reg_pri_out -1.088945 -0.648069 -1.358749 -0.036855 2.025194 -2.278834 0.267234 0.276610 -1.610827 -0.508990 -0.590247 3.172952 -0.126037 0.188912 0.839108 -0.201649 -1.571206 -1.870978 1.253041 -0.684269
wb_dma/input_wb0_we_i -0.775741 -0.118884 -1.343127 4.397106 -0.652640 0.365680 -3.021145 0.509358 2.735521 3.559236 -6.443003 -3.076557 0.300293 -0.077879 -3.737183 -2.595720 -5.946217 -2.723211 2.213883 0.099278
wb_dma_de/always_2/if_1/if_1/stmt_1 -0.181085 0.636100 0.221558 -0.157069 -2.130324 -3.252162 3.587873 -1.706416 0.706256 -1.648524 0.669238 -2.942937 1.325304 2.445828 1.858309 -0.139057 2.329465 0.766760 -3.802819 -0.550724
wb_dma_ch_rf/wire_ch_txsz_dewe 2.050530 2.440917 -0.820331 1.272846 2.905839 4.912879 -1.891261 2.918145 0.883469 3.506342 -1.519860 0.682783 -0.085863 -0.668412 -1.659049 -0.205518 -0.201554 0.454291 0.068600 -3.958561
wb_dma_de/always_22/if_1/stmt_2 2.442227 2.571922 1.310864 -2.268433 -1.782966 -0.688142 -1.579590 -0.718106 1.074133 -3.920807 -1.832051 -0.818988 1.454290 -1.010533 -1.083734 -0.689529 2.131923 -0.916186 -1.741206 0.883030
wb_dma_ch_rf/always_10/if_1/if_1/block_1/if_1/if_1/stmt_1 -1.253840 0.818411 0.493209 3.108236 1.001447 2.687948 -0.281386 0.797448 1.162577 2.921957 -3.302648 -0.452796 -0.654441 -1.101128 -2.169800 -2.834946 -0.981886 -1.517078 -0.469393 -1.554312
wb_dma_ch_pri_enc/assign_1_pri_out_tmp/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1 -1.169283 -0.643772 -1.367566 -0.010249 1.998939 -2.239987 0.325035 0.326853 -1.504617 -0.451491 -0.660312 3.168307 -0.131756 0.168161 0.869699 -0.283339 -1.523158 -1.876853 1.256101 -0.663493
wb_dma_ch_rf/assign_17_ch_am1_we/expr_1 -1.902972 0.741025 1.857484 0.964544 0.424783 -1.963257 0.464859 -0.789497 -0.824298 -1.323231 1.382332 0.750231 0.324794 2.529999 1.855449 1.844000 1.469091 1.096136 -2.680515 -0.300331
wb_dma_ch_sel/assign_149_req_p0/expr_1 -2.477727 0.416895 1.826691 1.416489 -0.849966 2.085055 -0.636841 1.676529 -0.646525 1.311685 -2.706218 -0.344789 -0.646477 -1.783622 0.864279 -1.780868 2.357640 -0.785344 -0.432082 -1.282310
wb_dma/wire_de_ack -0.745811 -0.901510 -1.189848 -1.099235 -0.008738 -1.507671 -0.999380 3.865304 1.876953 -1.663898 -2.102139 2.798193 -0.764378 -3.525035 3.118618 3.843006 0.713260 -0.728705 1.454611 1.739497
wb_dma_wb_mast/always_1/if_1 3.308479 1.463903 0.635789 -2.414961 -3.320396 -1.113254 -2.132277 0.252623 -2.232368 -3.118770 -1.886196 -1.521104 1.149835 -0.847024 1.565007 3.245002 -0.769098 2.906669 -2.389479 2.860162
wb_dma_wb_if/wire_wb_cyc_o 0.628167 0.652949 -0.078616 0.255990 0.885240 -1.441561 -0.790346 -1.597525 -1.988810 -1.293810 0.773627 -0.175296 -0.314844 1.728681 -0.785522 0.017330 -2.056424 -1.442423 -0.200568 0.068750
wb_dma_ch_sel/assign_143_req_p0 -2.481420 0.286899 1.780795 1.477479 -0.815352 2.140444 -0.549042 1.679243 -0.570268 1.358384 -2.669881 -0.350921 -0.631264 -1.848863 0.850684 -1.841751 2.384748 -0.791634 -0.343246 -1.400867
wb_dma_wb_mast/wire_mast_err -2.922138 -1.197355 -0.792430 2.118631 0.986986 -1.199274 2.026191 0.489792 -0.744750 -0.319705 -3.816458 1.471234 -0.986680 -1.962811 0.216380 -1.970269 0.245756 -3.107982 -0.584246 -2.063542
wb_dma_ch_sel/assign_129_req_p0/expr_1/expr_1 -0.377456 -1.514377 -0.642852 0.211914 1.947769 0.444926 1.347503 0.912737 -0.045162 1.008566 0.082776 2.164838 0.411555 -1.038221 0.216577 -0.593223 0.948125 0.618843 0.828006 -2.254965
wb_dma/wire_slv0_dout -0.316869 6.492884 0.454272 -3.022313 -7.123695 3.340815 -4.349919 1.129751 1.143726 0.985949 -4.014935 -3.062189 -1.414000 -0.750275 0.456156 -1.567357 -0.875699 -0.737871 -0.101896 7.926667
wb_dma_ch_sel/reg_am1 -2.017673 0.303833 0.875576 1.134777 0.989488 -0.678671 1.012470 -0.168081 1.452948 -0.373271 0.602657 0.849890 0.844799 1.582137 1.125881 0.317400 1.732348 -0.163943 -1.504121 -1.800645
wb_dma_ch_sel/input_next_ch -0.042436 2.487454 0.804966 0.466302 1.946553 -1.221387 -1.163959 2.251040 0.177571 -2.797856 -1.754831 1.495981 0.046849 0.228315 3.254915 2.006313 1.207654 -2.212675 -2.719127 -2.620362
wb_dma_de/always_9 3.192572 4.223811 -0.492400 -0.247272 0.579704 3.319941 -1.065558 1.151604 -0.791757 0.697643 -1.705624 -1.095095 0.230651 0.289701 -1.235819 0.104311 1.280348 1.445323 -2.885382 -2.503079
wb_dma_de/always_8 0.916679 2.408345 0.228259 0.268156 2.086525 0.327321 -0.067554 0.371544 -2.870631 0.010959 -1.745939 1.038271 0.036243 0.732555 0.699305 -2.752201 -0.431410 -1.950719 -1.739164 -3.493819
wb_dma_wb_mast/always_1/if_1/cond 2.973489 1.208819 0.604196 -2.276277 -3.148062 -1.142718 -1.922686 0.202405 -2.098863 -2.996704 -1.815863 -1.308731 1.161395 -0.737003 1.622699 3.052078 -0.881684 2.637249 -2.165757 2.598838
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -2.088008 0.426362 0.566608 4.177621 -0.410652 1.815247 1.724679 -0.876519 0.951322 1.578740 -4.184449 -2.268762 -0.767895 -2.464166 -4.291619 -1.590151 1.608608 0.619287 -2.259398 0.982979
wb_dma_rf/always_1/case_1/stmt_12 2.018535 1.218250 -1.705222 -3.855307 -1.553602 0.500666 -0.644328 -0.275411 -2.102488 -2.866605 1.560523 0.208724 1.254999 1.030261 2.713253 1.342764 0.130533 1.030689 -0.190435 0.389606
wb_dma_rf/always_1/case_1/stmt_13 -0.326196 0.599295 1.378762 0.111277 -0.286301 -1.517189 -0.399613 -0.608569 -2.144979 -1.062657 0.933941 0.089502 -0.500611 1.245671 1.025728 1.630459 0.076993 1.138421 -1.575004 1.138638
wb_dma_de/always_3 -1.806504 1.329620 1.673205 1.863347 1.704018 -0.302864 1.812547 -2.356544 1.087591 1.194401 1.389747 1.697836 1.815477 1.466635 -3.127599 -0.927917 2.238035 2.976148 -1.740996 1.806180
wb_dma_de/always_2 -1.983292 -0.115355 1.092089 -0.541121 -4.320941 -2.634706 3.606843 -0.767145 1.595135 -2.219052 -0.194898 -3.358934 -0.725084 0.526525 3.701485 -0.489042 2.454477 -2.401201 -4.061171 0.337060
wb_dma_de/always_5 0.298488 1.765121 0.352854 0.052117 1.308389 1.720462 0.859568 1.992884 -1.033522 1.260477 -2.601363 1.339223 0.394718 -1.080277 1.555897 -2.861626 1.785120 -0.523495 -1.587861 -3.685806
wb_dma_de/always_4 0.948407 2.391386 0.227022 0.280437 2.192060 0.232765 0.032052 0.295763 -3.032819 -0.100666 -1.775263 1.121930 0.078205 0.762815 0.652325 -2.754255 -0.442354 -1.998191 -1.815519 -3.616788
wb_dma_de/always_7 3.121100 2.743128 -1.059617 -0.263621 2.441162 3.618840 0.252330 1.844675 -1.054076 1.430208 -1.265106 0.954075 0.617252 -0.537018 -0.946208 -0.333262 2.199441 2.203909 -2.117742 -4.675148
wb_dma_de/always_6 1.504781 5.429143 0.517167 -1.518685 2.697220 1.076340 -1.220933 0.584038 -2.848186 0.406694 0.361194 4.546768 0.084970 1.135595 -0.857499 -0.822027 1.208514 0.346607 -1.732032 -0.499014
wb_dma_ch_sel/input_ch3_txsz -1.713663 -1.317189 -1.230265 -0.280889 1.155854 -0.742254 1.151263 1.918990 0.436896 0.850848 -1.358552 3.341624 0.201165 -1.669048 1.697279 -0.317658 0.621535 -0.400203 1.463241 -0.789065
wb_dma_ch_rf/always_19/if_1/block_1/if_1/cond 2.300933 1.929446 1.441481 -1.223976 -0.271684 1.198868 -2.075786 0.321812 -0.798955 -0.454117 1.863994 -1.919181 0.136761 1.630755 1.267698 0.203826 -0.225620 -0.398966 -0.563194 -1.037081
wb_dma_pri_enc_sub/always_3/if_1/if_1/if_1/stmt_1 0.674024 0.647325 -0.108709 0.220181 0.913383 -1.515620 -0.848077 -1.641471 -2.025636 -1.321401 0.781192 -0.206495 -0.328397 1.807514 -0.794492 0.061693 -2.134827 -1.477057 -0.248063 0.099801
wb_dma_ch_rf/always_11/if_1 0.159564 0.404478 -0.573277 1.953080 3.315178 0.233323 2.349162 -1.152644 -2.939648 0.450555 -2.145950 1.764482 0.140763 -0.182828 -2.131593 -3.414662 0.191677 -0.537439 -2.061835 -4.197674
wb_dma_ch_sel/assign_147_req_p0/expr_1 -2.587306 0.286852 1.823281 1.558963 -0.871941 2.187030 -0.664514 1.650223 -0.563595 1.392414 -2.673485 -0.391555 -0.687138 -1.880904 0.692537 -1.719225 2.303233 -0.740502 -0.242569 -1.124370
wb_dma_ch_sel/always_45/case_1/cond -0.945553 0.359804 2.042892 -0.392518 -0.412171 0.488056 -0.730195 -1.918161 -1.702638 1.176512 1.857629 1.506880 0.753910 0.606276 -2.231664 -1.506483 1.085510 2.749214 0.873970 2.963074
wb_dma_ch_rf/assign_26_ch_adr1_dewe/expr_1 -1.374771 0.425288 1.194396 0.890319 -0.702310 0.761662 -1.336641 -0.779237 -1.166854 0.759479 -0.157590 -0.221953 -0.161356 0.256531 -1.577312 -0.122903 0.410910 1.212108 0.375973 1.782443
wb_dma_de/assign_68_de_txsz 1.892346 4.756812 0.297397 0.014283 2.468970 3.967666 -0.889206 2.360112 -0.972145 1.447107 -1.088919 1.964399 -0.234257 -0.335989 -0.823402 0.219221 2.875898 1.335581 -2.689200 -3.381437
wb_dma_de/always_23/block_1/case_1/block_10/if_2 -3.239259 0.186649 -1.401646 0.032637 0.119735 0.163056 -0.917578 3.797152 2.609840 0.378592 -1.512897 3.718038 -1.563682 -2.520700 1.598821 3.948792 1.697639 -1.234451 1.763167 1.435571
wb_dma_ch_rf/always_20/if_1 -0.501166 -0.798854 0.380761 -1.214546 -5.131767 -2.141594 3.256611 -0.796011 0.944928 -1.692527 -0.803675 -4.328715 -1.296296 -0.942195 2.603391 -1.063238 1.101619 -2.336442 -2.779815 1.692767
wb_dma/input_wb0s_data_i 2.934577 1.229380 0.934776 -2.129344 -3.181962 -1.021326 -2.002758 0.075176 -2.342203 -2.894452 -1.810067 -1.360642 1.230534 -0.732382 1.446027 2.930754 -0.824662 2.868136 -2.328919 2.700205
wb_dma_de/reg_dma_done_d 1.303728 2.200754 -0.080134 -0.290927 1.421796 -0.515944 -1.946905 2.761994 -1.145883 -2.058988 -2.754752 1.282292 -0.856606 -1.508026 2.210586 1.430791 -0.273713 -2.292239 -1.164488 -1.333707
wb_dma_de/always_23/block_1/case_1/block_9/if_1/stmt_1 -1.840177 -1.954232 0.394791 0.812336 -1.417767 -0.197715 -0.181190 0.614116 1.742356 -0.485265 -0.238840 -1.426610 -1.000926 -1.203219 0.845298 1.081082 0.202679 -1.747682 1.024589 0.540423
wb_dma_wb_slv/assign_1_rf_sel -0.436444 -0.874262 3.507773 2.609329 -1.423644 3.046906 -4.178843 -0.441259 -4.336009 -0.410169 -0.760992 -2.517337 -3.988931 -2.625238 -3.241375 0.569478 -0.249874 -0.817822 0.058780 1.280354
wb_dma_ch_rf/assign_23_ch_csr_dewe 2.823005 0.040410 -4.390444 -0.560813 2.050879 -0.934869 1.378280 3.347308 0.920714 0.789255 -6.845531 3.709382 1.768001 -3.856520 0.232501 -0.225970 -1.588284 2.212638 -0.430255 -1.034575
wb_dma_de/always_4/if_1/if_1/cond 0.910272 2.477971 0.236226 0.246635 2.070984 0.200962 -0.001177 0.320699 -2.995036 -0.105596 -1.865062 1.025185 0.042495 0.697954 0.708219 -2.757844 -0.400740 -2.001858 -1.828571 -3.430107
wb_dma_ch_sel/assign_376_gnt_p1 0.631692 0.654072 -0.124318 0.252299 0.901211 -1.459771 -0.822248 -1.601020 -1.996011 -1.311550 0.727156 -0.175854 -0.332956 1.753047 -0.785634 0.040521 -2.056760 -1.419638 -0.237480 0.105852
wb_dma_de/wire_wr_ack 2.341274 3.681708 -1.846466 -0.536387 2.415319 0.980339 -0.855416 1.234162 -2.440710 -0.051162 -2.060734 1.915321 0.098016 0.620921 -0.335074 0.110245 -0.298760 -0.228567 -1.710792 -2.883502
wb_dma_de/always_23/block_1/case_1/block_8/if_2/stmt_1 0.968043 -0.241337 -2.711242 -0.497002 2.216868 1.182279 0.475902 1.874013 0.589599 1.104843 -0.199487 2.928119 0.438242 -1.188253 -0.828393 2.308999 1.044514 2.315111 0.983924 -1.564090
wb_dma_ch_arb/always_1 -2.101060 -0.339231 -0.453653 1.344061 1.013528 -4.060554 4.607661 -1.955478 -1.018420 -1.982693 -1.359362 2.235766 0.730253 -2.387677 -2.231953 0.706514 2.531073 2.380412 -2.472588 4.471010
wb_dma_ch_arb/always_2 -2.105300 -0.510349 -0.575169 1.413887 1.140612 -3.983244 4.660650 -1.852930 -0.797549 -1.792152 -1.369652 2.319201 0.756913 -2.494247 -2.316020 0.769617 2.520323 2.377146 -2.353771 4.333530
wb_dma/wire_ch0_txsz 0.481511 4.866713 -0.325118 -0.400799 1.753267 2.814568 -0.920159 3.350568 -0.456339 1.366423 -2.524605 3.253069 -0.403746 -0.934593 0.551328 0.475275 2.623199 0.462247 -2.095712 -1.975566
wb_dma_de/always_19 -1.355278 -0.995424 0.600591 1.703065 0.744443 -1.805303 2.814218 -0.691952 2.532492 -2.809891 0.968034 -0.673703 -0.363893 -1.055119 -0.713050 2.669193 2.221051 -1.269749 -2.405211 -0.337556
wb_dma_de/always_18 -2.577953 0.407900 -0.503974 -1.067798 -3.565910 2.415834 -3.120846 -0.465235 -2.216148 0.585626 -1.530982 -0.197121 0.287269 0.102396 -1.849508 0.801823 3.956936 3.586093 2.650910 1.453098
wb_dma_de/always_15 1.638160 2.990999 -1.593080 -0.580879 1.507272 2.448718 -0.102217 2.795281 -0.435095 1.316724 -2.777558 1.936044 0.387823 -1.109411 0.430465 -0.118859 1.631695 0.944495 -1.460072 -3.003762
wb_dma_de/always_14 -2.832226 -1.225205 -0.724153 2.147128 1.002880 -1.180379 1.896747 0.473419 -0.753826 -0.296781 -3.705765 1.412524 -1.043336 -1.920686 0.217062 -1.913720 0.067080 -3.196375 -0.487923 -2.034574
wb_dma_de/always_11 -1.362046 0.495257 1.209421 0.871998 -0.748777 0.774462 -1.395976 -0.791544 -1.225436 0.748009 -0.162591 -0.184668 -0.145804 0.264085 -1.592712 -0.127503 0.407202 1.270905 0.333095 1.884591
wb_dma_de/always_13 -0.399959 2.546824 0.858197 0.698149 2.181927 -1.171243 -1.041119 2.268079 0.175343 -2.604447 -1.735477 1.817189 0.022594 0.336527 3.163770 1.911505 1.401734 -2.184410 -2.782932 -2.827314
wb_dma_de/always_12 0.981466 2.477599 0.276953 0.252698 2.141280 0.308304 -0.055625 0.367186 -3.033865 -0.057404 -1.785084 1.036884 0.042507 0.737205 0.688965 -2.796247 -0.394628 -1.987552 -1.862730 -3.592333
wb_dma_rf/assign_6_csr_we/expr_1/expr_1 -1.693149 2.390006 4.137198 2.468417 -0.855405 0.252789 -4.245716 1.658617 -1.367381 1.065224 -2.156724 -2.741156 -3.873185 -0.173314 1.885699 -2.312190 -4.268764 -6.216137 0.028482 1.406528
wb_dma_ch_sel/assign_155_req_p0/expr_1 -2.650029 0.331206 1.815715 1.560372 -0.748873 2.200734 -0.630812 1.696038 -0.553163 1.481982 -2.717467 -0.266365 -0.635308 -1.822031 0.742179 -1.880661 2.344343 -0.754260 -0.258470 -1.344672
wb_dma_ch_pri_enc/wire_pri13_out -1.078934 -0.570076 -1.281198 0.025266 1.931916 -2.262344 0.294057 0.191394 -1.587275 -0.521908 -0.642576 3.008485 -0.141856 0.226561 0.839767 -0.264472 -1.601584 -1.923342 1.152673 -0.619291
wb_dma_de/reg_read_r 1.721460 2.989660 -1.583604 -0.588898 1.564955 2.544590 -0.088040 2.749655 -0.450126 1.347980 -2.659110 1.822830 0.387387 -1.029615 0.410751 -0.101799 1.682706 1.023806 -1.482831 -3.132360
wb_dma_de/always_23/block_1/case_1/block_3/if_1/if_1/stmt_1 0.163932 1.833645 -3.113362 0.673604 2.640466 -0.251505 1.199645 0.748462 -1.804492 0.288029 -3.804544 3.541866 -0.053281 -0.852153 -1.660822 -0.203841 -0.142534 0.053080 -1.339283 -1.862550
wb_dma/assign_9_slv0_pt_in 1.538090 0.458593 0.340791 -0.519174 -0.817217 0.077071 -2.212732 -0.161134 -3.716516 -2.135109 -0.090186 0.107710 -1.606864 -0.741384 -1.006710 2.417821 0.552192 1.051467 -0.845691 0.886190
wb_dma_ch_sel/assign_94_valid/expr_1/expr_2/expr_1 -3.202473 0.207736 -1.418467 0.089091 0.042637 0.278857 -0.885438 3.711526 2.696110 0.408727 -1.516163 3.527125 -1.560708 -2.500577 1.469468 3.999887 1.689476 -1.167148 1.727008 1.512140
wb_dma_ch_rf/always_17/if_1/block_1 1.417299 5.354554 0.513139 -1.459128 2.727575 1.119732 -1.192635 0.610681 -2.745079 0.466031 0.406182 4.592724 0.048362 1.062702 -0.890622 -0.787612 1.180835 0.306940 -1.650645 -0.507110
wb_dma_ch_rf/assign_10_ch_enable/expr_1 0.214258 0.936133 -0.845646 -2.073036 -2.699120 -0.629570 0.970016 -2.902515 0.354157 -5.287829 -0.802281 -1.046377 1.439617 -0.785523 -2.528698 0.325701 4.578554 -1.091228 -1.879034 0.881749
wb_dma_de/always_23/block_1/case_1/block_5/if_1/cond 0.400746 1.833650 0.475167 -0.017331 1.227856 1.757341 0.778060 1.934863 -1.037279 1.243703 -2.385255 1.118713 0.380857 -0.962936 1.523038 -2.835098 1.668233 -0.572277 -1.609754 -3.707656
wb_dma_de/assign_20_adr0_cnt_next/expr_1 1.576481 -0.193694 -1.380309 -0.191095 -1.082393 -0.725579 -0.252015 0.590391 1.845322 0.849857 -1.906803 -2.158468 1.526325 0.607160 0.279287 -1.082072 -1.183106 0.099926 0.887542 -1.329615
wb_dma_ch_pri_enc/wire_pri2_out -1.189417 -0.618615 -1.332372 0.034002 2.029687 -2.291526 0.299260 0.259469 -1.583872 -0.526910 -0.679924 3.151926 -0.170356 0.182771 0.851074 -0.293073 -1.618715 -2.025995 1.232926 -0.661976
wb_dma_de/always_11/stmt_1 -1.340107 0.344120 1.126329 0.925710 -0.635346 0.761362 -1.288957 -0.700479 -1.072168 0.769292 -0.169096 -0.175281 -0.165461 0.282225 -1.493017 -0.183587 0.354549 1.125381 0.386225 1.627478
wb_dma_ch_rf/wire_ch_adr1_we -0.873696 0.304668 2.054108 -0.496547 -0.421652 0.458874 -0.658383 -1.913569 -1.674370 1.123892 1.995815 1.552071 0.743113 0.603466 -2.234939 -1.500649 1.077763 2.718253 0.916303 3.009073
wb_dma_ch_sel_checker/input_ch_sel -1.428494 0.164329 -0.584200 -0.467007 -0.825630 -1.172371 -0.237069 1.019395 0.530694 -0.182100 -1.473665 1.135246 -0.209876 -0.563920 1.452018 0.275085 -0.379154 -1.082326 0.688949 1.503972
wb_dma_ch_sel/input_ch1_adr1 0.572531 0.139506 0.865867 -1.368454 0.261670 -0.265796 0.631793 -1.187407 -0.583338 0.290976 2.042006 1.596534 0.862159 0.347330 -0.744019 -1.364050 0.714903 1.530787 0.362311 1.223699
wb_dma/wire_slv0_pt_in 1.640035 0.501635 0.349949 -0.682403 -0.905429 0.137067 -2.195468 -0.164823 -3.839172 -2.201311 -0.111612 0.127550 -1.515187 -0.746829 -0.938901 2.507250 0.782622 1.285767 -0.972372 0.870043
wb_dma_rf/always_2/if_1/if_1/cond 1.097631 -0.328092 3.224709 0.171161 0.561886 -2.027106 -1.257692 1.728309 -3.652643 -1.544564 -2.127210 -1.012934 -2.029561 -1.993515 4.223807 -2.766670 -2.285617 -3.336985 -0.823235 -1.141207
wb_dma_pri_enc_sub/reg_pri_out_d -1.107578 -0.560788 -1.287068 -0.024597 1.945671 -2.316070 0.275515 0.188675 -1.580584 -0.532547 -0.586363 3.098481 -0.172678 0.227548 0.828603 -0.290413 -1.621170 -1.947147 1.182690 -0.530621
wb_dma_ch_pri_enc/always_4/case_1 -1.066478 -0.565282 -1.300174 -0.091164 1.860240 -2.257435 0.259953 0.216274 -1.574723 -0.602374 -0.540340 3.046362 -0.126291 0.225479 0.902396 -0.150370 -1.535649 -1.869317 1.209251 -0.537081
wb_dma_ch_pri_enc/wire_pri29_out -1.118918 -0.621731 -1.316447 -0.059994 1.945766 -2.243966 0.247890 0.242758 -1.573084 -0.545794 -0.535954 3.101534 -0.109868 0.241178 0.868436 -0.213921 -1.592444 -1.862966 1.230767 -0.562313
wb_dma_ch_sel/assign_95_valid/expr_1/expr_2/expr_1/expr_1 -0.343428 0.025535 -3.241054 -0.960856 1.358286 0.091891 0.239589 2.811250 1.110203 0.921229 -1.693236 3.982991 0.251777 -1.692928 0.584256 2.508012 0.683294 1.264616 1.517827 -0.103042
wb_dma_ch_rf/always_17/if_1/block_1/if_1/if_1/if_1 1.210014 5.118625 0.339993 -1.325628 2.878420 1.068161 -0.964726 0.714618 -2.724330 0.578579 0.178114 4.782472 0.115263 0.929287 -0.870020 -0.929249 1.214568 0.271019 -1.582234 -0.720582
wb_dma_de/wire_read_hold 0.585017 0.632663 -0.115280 0.255296 0.926333 -1.486910 -0.823610 -1.645441 -1.984004 -1.271927 0.751190 -0.132921 -0.340611 1.798733 -0.799314 0.014700 -2.124740 -1.457100 -0.218527 0.059869
wb_dma_ch_rf/always_23/if_1/block_1/if_1/if_1 -0.770147 0.460639 1.954276 -0.521947 -0.365910 0.447121 -0.668330 -1.844501 -1.704556 1.079478 1.895034 1.569189 0.771755 0.601301 -2.166628 -1.473939 1.090062 2.697317 0.768635 2.875765
wb_dma_ch_sel/always_9/stmt_1/expr_1/expr_1/expr_1/expr_1 -0.331802 -1.482919 -0.622583 0.196778 1.954210 0.430936 1.344894 0.902134 -0.050353 0.978583 0.118943 2.181624 0.383082 -1.062672 0.178642 -0.582448 0.938234 0.675425 0.802146 -2.247765
wb_dma_ch_rf/wire_sw_pointer -1.852517 2.301967 2.560962 1.404503 0.980508 -1.836077 -2.306942 0.810037 -2.242625 -2.326096 -0.776840 1.461011 -0.286024 1.504188 2.388092 3.002337 1.270180 0.295278 -2.814939 0.106680
wb_dma/wire_slv0_din 4.250799 3.512168 0.742033 -4.918154 -5.297144 2.650313 -0.514715 -3.157373 -2.007963 -4.536788 2.045013 -3.503670 -3.213579 0.579935 0.913330 -1.284076 -1.081885 -3.007982 -5.575890 3.855069
wb_dma_ch_rf/input_dma_err -2.844071 -1.092577 -0.776643 2.154596 0.954287 -0.961066 1.872620 0.558961 -0.658936 -0.102491 -3.870615 1.357523 -1.013343 -1.973437 0.156201 -1.991165 0.112922 -3.032319 -0.581959 -2.004119
wb_dma_ch_sel/assign_158_req_p1 0.703535 0.645013 -0.120733 0.176823 0.879150 -1.543961 -0.884157 -1.682913 -2.069533 -1.398550 0.834108 -0.190938 -0.319273 1.847784 -0.773579 0.124556 -2.142518 -1.432254 -0.210957 0.166076
wb_dma_ch_rf/assign_17_ch_am1_we -1.972184 0.771070 1.916962 1.067407 0.237294 -1.765538 0.328032 -0.722742 -0.702871 -1.285875 1.204730 0.505086 0.229049 2.424501 1.794911 1.711214 1.363961 0.861961 -2.684822 -0.332611
wb_dma_ch_rf/assign_7_pointer_s 0.969541 0.700426 0.020927 -1.396279 -1.238381 -1.203243 -0.432176 -0.013113 -1.761660 -0.875530 0.735877 -0.869201 -0.308144 0.458868 0.784311 0.969918 0.561346 2.331897 0.094445 1.870694
wb_dma_ch_pri_enc/assign_1_pri_out_tmp/expr_1/expr_1 -1.074201 -0.536830 -1.259149 -0.002355 1.942594 -2.216002 0.228459 0.215512 -1.576689 -0.520615 -0.610837 3.028377 -0.182133 0.208712 0.851085 -0.233304 -1.543413 -1.937569 1.149940 -0.598762
wb_dma_wb_slv/always_5/stmt_1 -4.124515 -0.497353 1.912741 4.483832 -1.072064 3.076559 -1.844714 0.618896 1.460856 3.062878 -3.514980 -1.901658 -1.719916 -1.949870 -2.782028 -1.709942 -0.343961 -1.785142 0.872021 0.888932
wb_dma_ch_sel/assign_161_req_p1/expr_1 0.682842 0.636492 -0.098168 0.252172 0.933977 -1.507147 -0.831308 -1.663126 -2.043935 -1.328862 0.808480 -0.171490 -0.318199 1.830799 -0.797769 0.038860 -2.174187 -1.474606 -0.221957 0.111110
wb_dma_ch_rf/input_dma_rest 2.172938 -1.311128 -0.075670 -1.235579 0.090234 -1.902294 -0.146651 0.459609 -0.735710 -2.031731 -0.685821 -0.297829 0.737070 -1.166706 1.888587 0.205883 -1.026850 0.303028 0.076486 0.201867
wb_dma_ch_sel/input_de_ack -0.877323 -0.937762 -1.411259 -1.058088 0.192537 -1.487570 -1.047076 4.064517 1.941344 -1.513599 -2.249671 3.118949 -0.766099 -3.578786 3.163735 4.004759 0.683781 -0.716248 1.621529 1.589113
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -2.039849 0.509551 0.573564 4.237767 -0.490943 1.719577 1.664432 -1.005803 0.937912 1.532656 -4.152194 -2.371628 -0.771150 -2.483322 -4.446750 -1.431940 1.555305 0.713579 -2.302175 1.282357
wb_dma_de/assign_67_dma_done_all/expr_1/expr_1/expr_1 -0.512381 -0.305590 -0.467004 1.742277 2.379012 1.698785 3.190722 0.557122 -0.890121 1.796275 -2.947428 1.971456 0.451661 -2.070884 -1.273131 -3.428838 2.352980 0.942207 -1.872698 -4.241137
wb_dma_ch_sel/reg_valid_sel -3.430864 4.110047 1.212759 1.104515 0.679546 2.388724 -3.896082 0.018148 -0.530509 -2.573008 -0.007032 1.701049 -0.420206 2.423302 -0.297568 2.776834 1.655836 -2.592150 -1.700800 -1.015585
wb_dma_de/assign_63_chunk_cnt_is_0_d 1.014523 2.425349 0.212175 0.217614 2.198665 0.182905 -0.042469 0.293931 -3.107584 -0.162561 -1.664821 1.075640 0.088321 0.806933 0.686861 -2.693709 -0.465434 -1.919220 -1.816865 -3.549919
wb_dma_de/assign_64_tsz_cnt_is_0_d 2.619891 3.337043 -0.847239 -1.717831 2.678988 0.823897 -0.206450 0.135238 -2.749112 0.579752 0.234592 3.480414 0.940439 0.887618 -0.994257 -1.452989 0.329114 1.092473 -0.973383 -1.722941
wb_dma_ch_rf/always_4/if_1/block_1/if_1/cond 1.122949 0.702305 -0.062548 -1.477664 -1.268500 -1.257625 -0.452377 0.037494 -1.846030 -0.991312 0.768265 -0.913781 -0.310182 0.469930 0.863705 1.072954 0.522841 2.485607 0.092101 1.932431
wb_dma_wb_mast/always_4/stmt_1 0.565573 0.621347 -0.116023 0.296203 1.017044 -1.551648 -0.772235 -1.663412 -2.067543 -1.339371 0.728369 -0.097945 -0.330891 1.804685 -0.812381 0.012356 -2.198277 -1.546067 -0.226909 0.050211
wb_dma_ch_sel/assign_375_gnt_p0 -2.443372 -0.813284 -0.353086 1.050074 0.018238 -2.671747 5.131740 -0.539212 0.652443 -0.751926 -2.047815 2.153580 0.969519 -3.983676 -1.568678 0.739304 4.166065 3.845188 -2.245606 4.782012
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 0.605708 0.658513 -0.138167 0.270842 0.901254 -1.537005 -0.789109 -1.701631 -2.052591 -1.362043 0.733072 -0.165235 -0.330499 1.804582 -0.839909 0.018318 -2.129930 -1.505673 -0.261351 0.105681
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -2.004174 0.432215 0.540343 4.056191 -0.534936 1.629498 1.695915 -0.936546 0.923360 1.390977 -4.013051 -2.312389 -0.739016 -2.413006 -4.223228 -1.333596 1.610420 0.681727 -2.295156 1.173128
wb_dma/inst_u2 1.811262 2.232086 0.853759 -2.241827 -2.417205 -0.889148 -0.786389 -1.041942 -0.309372 -3.538088 -1.295453 -1.439753 0.636318 -0.841824 -0.712628 -0.601738 1.912678 -0.995875 -1.712075 1.591431
wb_dma/inst_u1 2.628386 2.255086 0.396602 -2.243496 -2.287931 -0.843096 -0.611741 -0.893865 -2.234622 -4.004744 -0.681881 -2.891650 0.517684 -0.807986 0.343440 0.600817 2.175524 0.469456 -2.087301 1.931920
wb_dma/inst_u0 3.410895 4.075924 0.528694 -3.508808 -3.471940 -0.992705 -0.910472 -0.700729 -3.189201 -3.067077 0.416998 -2.860710 -0.544642 0.647446 1.231094 1.098817 1.738380 2.458085 -2.773635 4.454751
wb_dma/inst_u4 1.676195 2.589792 -2.140502 -0.514104 -0.178269 0.106960 -0.253894 -1.378654 -5.582215 -1.892312 -1.501557 -0.820250 -0.544604 -0.964468 -2.383339 2.832233 0.000353 2.626124 -1.635155 1.746861
wb_dma_ch_rf/assign_2_ch_adr1 -0.788099 2.834117 3.447561 -1.360589 -0.399184 -0.012748 -2.308354 -1.221237 -3.528479 1.152441 2.115448 2.909428 0.605999 1.188345 -1.738145 -0.537986 1.500416 3.546695 0.832928 3.881401
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -1.971341 -1.961403 -1.136580 -0.839136 -0.048652 -1.368503 2.159316 0.932944 -2.035021 0.468353 0.270541 2.365281 -1.146027 -1.702486 1.792532 0.247132 0.963484 0.134256 1.354715 0.814252
wb_dma_de/wire_de_csr 1.989041 -1.050834 -3.140184 -2.184202 1.262399 -1.678358 0.022162 3.017835 0.302891 -1.109172 -2.169965 3.346334 0.976586 -2.718368 2.235918 2.668304 -0.309205 1.712347 1.405563 0.248126
wb_dma_ch_sel/always_40/case_1/stmt_1 -1.190036 -1.151352 -0.291667 -1.626196 1.302194 -1.016993 1.696606 0.643872 -0.101602 1.120847 0.763540 4.816653 1.037072 -1.205265 0.882540 -1.659687 1.201170 1.056601 1.838316 0.586750
wb_dma_ch_sel/always_40/case_1/stmt_2 -1.786307 -1.337165 -1.265333 -0.266766 1.138415 -0.808591 1.137123 1.942155 0.473715 0.857112 -1.390391 3.392133 0.200814 -1.630260 1.720916 -0.249205 0.534443 -0.458649 1.535507 -0.727553
wb_dma_ch_sel/always_40/case_1/stmt_3 -1.419401 0.174923 -0.600675 -0.474089 -0.861631 -1.182105 -0.229050 1.036487 0.549540 -0.172253 -1.530690 1.165057 -0.195836 -0.608875 1.504714 0.258108 -0.364410 -1.099629 0.672317 1.528214
wb_dma_ch_sel/always_40/case_1/stmt_4 0.480202 -2.494112 -1.161701 -1.386412 1.173531 -2.525828 0.932665 2.228794 -0.326854 -1.169719 -1.922251 2.900492 0.908594 -2.708130 3.385255 -0.111519 -0.441335 -0.017363 1.475688 -0.531658
wb_dma_pri_enc_sub -1.040599 -0.483091 -1.286205 -0.017439 1.962153 -2.284048 0.306907 0.180550 -1.626067 -0.557267 -0.616328 3.037889 -0.142941 0.263615 0.797367 -0.238689 -1.569541 -1.868356 1.109792 -0.608420
wb_dma_ch_rf/reg_ch_am1_r -2.004714 0.766010 1.938529 1.019163 0.370292 -1.989116 0.524840 -0.821593 -0.788926 -1.375255 1.320499 0.652096 0.254882 2.534034 1.900465 1.768555 1.499082 0.951510 -2.804458 -0.346034
wb_dma_de/assign_72_dma_err -2.887444 -1.270548 -0.750249 2.182530 0.987293 -1.177522 1.883208 0.447211 -0.700832 -0.251898 -3.692260 1.361478 -1.070848 -1.898535 0.171920 -1.973896 -0.009373 -3.195648 -0.460973 -2.033973
wb_dma_de/reg_ptr_adr_low -1.188169 0.039625 -1.712458 -2.085140 -2.932897 1.563386 -1.841860 0.258226 -1.164225 -0.264999 -1.253153 0.084927 0.416937 -0.189314 -0.336669 1.118942 3.557612 2.603323 2.320665 0.010163
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -1.901349 -1.735571 -1.071980 -0.947866 -0.304858 -1.437842 2.067731 0.836564 -2.140995 0.319255 0.278220 2.134681 -1.198871 -1.633165 1.797861 0.355280 1.021694 0.162271 1.201344 1.146755
wb_dma_de/reg_state 2.189936 2.356684 1.188049 -2.209060 -2.025752 -0.668688 -1.531445 -0.753481 1.586035 -3.775212 -1.922918 -0.894673 1.552208 -1.005117 -1.029938 -0.792566 1.912688 -1.052150 -1.608701 1.108814
wb_dma_ch_rf/always_26/if_1 -1.815553 2.535350 2.800242 1.574766 0.925803 -1.722711 -2.614375 0.823427 -2.321325 -2.358855 -0.808390 1.216538 -0.463132 1.563217 2.424649 3.028759 1.131253 0.102091 -2.983903 0.105282
wb_dma_de/always_23/block_1/case_1/block_5/if_1 5.718491 1.709267 -1.104667 -3.458868 0.560230 -2.547291 1.303194 0.142722 0.180805 -2.607152 -1.401341 1.147831 2.547551 1.456803 2.839997 -2.069871 -1.826635 -0.673345 -3.942271 -4.311708
wb_dma_de/always_23/block_1/case_1/block_8/if_3/block_1/stmt_2 -3.015053 0.210682 -1.428750 -0.032158 0.063680 0.104845 -0.935874 3.707177 2.541178 0.274849 -1.453949 3.556318 -1.551603 -2.431652 1.510906 4.047881 1.555164 -1.186555 1.724231 1.527022
wb_dma_ch_sel/assign_113_valid -1.276423 -0.065399 0.745217 0.749706 -0.109757 1.549771 0.600215 2.557224 0.615338 0.702706 -2.646086 -0.253058 -0.567498 -2.122144 2.450539 -1.749584 1.879469 -2.168033 -0.687497 -3.210663
wb_dma_ch_rf/assign_25_ch_adr0_dewe/expr_1/expr_2 -1.738908 -1.860856 0.345579 0.749769 -1.384888 -0.181758 -0.182282 0.589688 1.635437 -0.517002 -0.195369 -1.434402 -0.974793 -1.124890 0.813894 1.072036 0.199140 -1.683886 0.950781 0.506180
wb_dma_inc30r/always_1 -1.157009 2.012001 0.804034 1.867445 1.269954 -1.149805 4.175249 -2.368581 4.133428 1.340352 0.912609 0.247155 2.614137 2.854652 -0.885116 -1.773335 2.018580 2.022433 -4.076150 0.858867
wb_dma_de/always_23/block_1/case_1/cond 2.155632 2.556514 1.268692 -2.262371 -1.887707 -0.541779 -1.744254 -0.704491 1.204532 -3.831368 -1.819968 -0.690040 1.386366 -0.937774 -1.005290 -0.672300 1.878694 -1.000313 -1.582158 1.130160
wb_dma_ch_sel/assign_128_req_p0/expr_1 1.434404 2.596527 0.979570 2.642993 2.450489 3.488227 1.169770 -0.324082 -1.199622 2.679389 -2.086398 -0.875361 0.735668 -0.779854 -3.760816 -2.869002 1.882150 2.443574 -2.823567 -2.394572
wb_dma_de/always_8/stmt_1/expr_1/expr_1 0.456714 1.857454 0.414709 0.061063 1.206432 1.761865 0.738806 1.906129 -1.044715 1.238775 -2.523234 1.125051 0.366121 -0.945680 1.434180 -2.848157 1.629275 -0.508793 -1.670621 -3.656572
wb_dma_ch_arb/always_2/block_1/case_1/if_2/cond -1.749108 -1.308104 -1.186430 -0.301422 1.063803 -0.753440 1.101735 1.888399 0.480773 0.822964 -1.356647 3.249049 0.184177 -1.598833 1.699192 -0.273655 0.564135 -0.438926 1.490314 -0.674629
wb_dma_de/always_9/stmt_1/expr_1/expr_1 4.443954 3.287222 -1.041380 -3.325542 -0.350772 0.616257 -0.774195 0.331233 -1.887688 -2.152937 1.641895 -0.573091 0.925524 1.431420 0.922718 2.903538 2.178016 2.953920 -2.343860 -0.988494
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1 -3.186406 -1.302802 0.375913 1.918031 -0.443476 0.075607 4.035065 -1.286409 -1.561301 2.155993 -1.634782 1.148605 -1.026186 -3.531466 -3.242264 -2.284233 2.766583 2.212469 -0.475811 3.479412
wb_dma_ch_sel/assign_148_req_p0 -2.494355 0.356782 1.772780 1.508677 -0.814174 2.135538 -0.491040 1.607876 -0.626206 1.388825 -2.728363 -0.313270 -0.633328 -1.867947 0.691479 -1.896681 2.380614 -0.637226 -0.411061 -1.269783
wb_dma/wire_ndr -0.625721 -0.288200 -0.477341 1.763849 2.432321 1.740252 3.219064 0.686888 -0.811519 1.877647 -3.109622 2.078083 0.437590 -2.155162 -1.240677 -3.488463 2.364832 0.889457 -1.781254 -4.279109
wb_dma_ch_sel/assign_126_ch_sel/expr_1/expr_1 -1.785717 -1.291766 -1.219214 -0.283298 1.109432 -0.760362 1.134319 1.945772 0.477599 0.839613 -1.408682 3.360220 0.170705 -1.655330 1.704388 -0.257421 0.579178 -0.435999 1.507453 -0.702536
wb_dma_pri_enc_sub/always_3/if_1/if_1 -1.119071 -0.554777 -1.278791 -0.043625 1.862863 -2.244010 0.271444 0.236723 -1.538491 -0.509983 -0.644324 2.988505 -0.137146 0.166662 0.848029 -0.275242 -1.505948 -1.876134 1.137962 -0.539502
wb_dma_ch_sel/always_8/stmt_1/expr_1 0.556782 -2.342886 -0.996302 -1.395968 0.956678 -2.520330 0.877641 2.104043 -0.316839 -1.264292 -1.929695 2.579096 0.878813 -2.602525 3.332194 -0.152358 -0.409935 -0.077280 1.270566 -0.334243
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/stmt_1 -1.346882 -1.525999 -0.135846 -2.263627 -0.092435 -1.525623 2.519294 -0.262097 -2.569067 0.633622 2.166886 3.669216 -0.303829 -1.298080 1.024143 -1.060572 1.723561 1.564781 1.542637 2.322779
wb_dma_rf/input_dma_done_all 1.852554 3.046865 -1.648858 -0.755049 1.467228 2.516170 -0.092123 2.752355 -0.416761 1.294801 -2.591861 1.798250 0.426546 -1.030237 0.340664 0.099824 1.710013 1.248690 -1.493719 -2.905991
wb_dma_ch_rf/assign_18_pointer_we/expr_1/expr_1 0.902181 0.705370 0.089110 -1.366863 -1.305234 -1.248539 -0.399352 0.046671 -1.758400 -0.888384 0.775959 -0.856144 -0.369985 0.453829 0.894035 0.962605 0.629990 2.421032 0.063394 1.933864
wb_dma_de/assign_66_dma_done -0.513731 2.584709 0.845102 0.599596 1.986958 -1.363597 -0.953733 2.159559 0.207393 -2.711267 -1.702611 1.828813 0.093493 0.355609 3.193261 1.978536 1.501877 -2.130460 -2.762901 -2.467761
wb_dma/wire_ch4_csr 1.283502 2.573222 -1.183489 -2.055762 -3.205695 -1.038429 0.049353 -0.518843 -1.956582 -1.716955 -1.041904 -2.457839 1.026563 1.165300 1.689268 1.562547 2.326780 3.094566 -2.225844 2.122831
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 0.670592 0.729979 -0.080306 0.200337 0.794802 -1.441741 -0.812714 -1.669877 -2.020404 -1.335685 0.774055 -0.254013 -0.305192 1.779737 -0.839645 0.095281 -2.025169 -1.372226 -0.312353 0.187878
wb_dma_ch_sel/input_ch3_csr 0.810866 3.228615 -1.407252 -0.205023 -2.461991 -0.196735 -1.990164 0.629498 0.103378 -0.850700 -2.873920 -3.306274 1.432107 2.126639 2.191137 2.268337 1.105235 2.645000 -1.912827 1.091310
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -1.919436 -1.801439 -1.076389 -0.964880 -0.299864 -1.510770 2.114913 0.896113 -2.155029 0.287140 0.223427 2.165076 -1.201968 -1.686916 1.887908 0.353813 1.024090 0.116192 1.218893 1.096458
wb_dma_de/wire_adr1_cnt_next -0.580075 0.910757 0.637725 1.187788 2.332137 -0.930656 3.039327 -1.713238 2.411045 0.598438 1.640152 1.691687 1.960609 1.252431 -1.906498 -0.730220 1.833480 1.936850 -1.991166 0.240995
wb_dma/wire_de_adr0 -0.394423 -0.703163 0.330845 -1.304556 -5.252290 -2.153049 3.207716 -0.824868 0.800256 -1.711987 -0.750399 -4.461149 -1.316013 -0.860427 2.607964 -1.021100 1.004233 -2.176351 -2.784592 1.880432
wb_dma_ch_pri_enc/assign_1_pri_out_tmp/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1 -1.098093 -0.555495 -1.332944 -0.073912 1.898613 -2.315493 0.257912 0.231023 -1.571395 -0.583989 -0.616998 3.041448 -0.132790 0.225593 0.903029 -0.214008 -1.610466 -1.935063 1.219105 -0.509670
wb_dma_de/reg_adr0_cnt -2.235549 -0.475795 1.050572 -0.409834 -4.374675 -2.656859 3.767204 -0.784703 1.654661 -2.196541 -0.229227 -3.363435 -0.771384 0.359695 3.629199 -0.413692 2.685838 -2.355604 -3.915010 0.250934
wb_dma_ch_pri_enc/always_2/if_1/if_1/if_1/cond -1.128040 -0.562484 -1.270122 -0.062217 1.828173 -2.250206 0.241022 0.255401 -1.501711 -0.541651 -0.652459 3.020521 -0.130339 0.209404 0.871320 -0.220171 -1.544494 -1.879819 1.169664 -0.505722
wb_dma/wire_am0 1.567194 -0.081632 -1.358128 -0.217049 -1.015898 -0.688102 -0.237389 0.649019 1.629834 0.775508 -1.950497 -1.957096 1.487359 0.511678 0.240834 -1.069374 -1.041319 0.188297 0.748749 -1.302682
wb_dma/wire_am1 -1.946777 0.300866 0.810050 1.117823 0.942101 -0.623453 0.951941 -0.154630 1.437024 -0.416969 0.608888 0.797564 0.853075 1.547753 1.103250 0.352649 1.711822 -0.196132 -1.484592 -1.735238
wb_dma_ch_sel/assign_137_req_p0/expr_1 -2.467687 0.341777 1.957991 1.413096 -0.952221 2.115970 -0.751702 1.560645 -0.677627 1.311496 -2.525413 -0.495477 -0.654790 -1.726153 0.782598 -1.767583 2.251828 -0.739348 -0.317727 -1.124131
wb_dma_ch_sel/assign_140_req_p0/expr_1 -2.669997 0.353032 1.844208 1.609226 -0.935544 2.168896 -0.694479 1.683027 -0.514818 1.417883 -2.784327 -0.435819 -0.703105 -1.893888 0.687998 -1.765802 2.327123 -0.790965 -0.315362 -1.108917
wb_dma_ch_rf/always_22/if_1/if_1 1.557382 -0.125241 -1.326141 -0.153032 -1.004269 -0.671292 -0.294547 0.631594 1.679497 0.839555 -1.922413 -2.012627 1.492849 0.555229 0.208874 -1.061131 -1.123830 0.148011 0.792056 -1.353614
wb_dma_de/assign_69_de_adr0 -0.312085 -0.687134 0.298922 -1.391595 -5.266651 -2.163784 3.189823 -0.823517 0.672522 -1.700092 -0.646139 -4.397139 -1.360826 -0.871417 2.636244 -0.991676 0.981333 -2.211047 -2.710530 1.858503
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/cond -1.919915 -0.691448 0.472398 2.261885 -0.828193 1.136486 1.717727 0.332969 0.950371 0.357836 -3.269105 -1.560888 -0.906546 -2.199705 -0.623151 -1.805239 1.694494 -1.325189 -1.638696 -1.596856
wb_dma_de/wire_mast0_go 0.564186 0.598903 -0.151648 0.262133 0.984667 -1.511195 -0.772549 -1.606563 -1.982363 -1.254820 0.742230 -0.079541 -0.303020 1.731939 -0.762458 0.040084 -2.117753 -1.474602 -0.149029 0.012745
wb_dma_wb_slv/input_slv_din 4.140303 -0.072939 -0.275080 -0.472611 -1.430030 1.059260 1.317051 -3.028589 0.981194 -0.591546 2.342209 -3.997382 -1.850123 -0.321076 -4.228442 0.024478 -0.110574 -0.191899 -2.544800 2.515368
wb_dma_de/always_3/if_1/if_1 -1.857330 1.335012 1.779222 1.995417 1.679477 -0.161462 1.599455 -2.388207 1.099019 1.305632 1.436938 1.652345 1.824837 1.498975 -3.298745 -0.902399 2.255467 3.082417 -1.629724 1.893762
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -2.007678 -1.955635 -1.136961 -0.914654 -0.186206 -1.469278 2.108961 0.919168 -2.047609 0.340201 0.272043 2.288371 -1.129740 -1.684741 1.868530 0.325554 0.934330 0.137453 1.365191 1.042232
wb_dma_ch_sel/always_47/case_1 -1.997184 0.278162 0.844002 1.136274 0.978932 -0.627139 0.942668 -0.156186 1.472144 -0.374153 0.665211 0.789695 0.865311 1.600917 1.094556 0.382419 1.728068 -0.135516 -1.460444 -1.734762
wb_dma_ch_sel/assign_152_req_p0 -2.475188 0.399644 1.907363 1.444037 -0.845290 2.182480 -0.807549 1.681807 -0.596337 1.389321 -2.553432 -0.371509 -0.635669 -1.686148 0.858005 -1.763460 2.250496 -0.772984 -0.278624 -1.265328
wb_dma_de/always_23/block_1/case_1/block_10/if_2/block_1/stmt_1 -3.253247 0.194575 -1.373089 0.073568 0.090621 0.205986 -0.852483 3.754017 2.652926 0.407235 -1.547781 3.628940 -1.547990 -2.537619 1.514726 3.892159 1.724376 -1.191398 1.737136 1.516345
wb_dma_de/reg_de_adr0_we -1.743492 -1.908877 0.386013 0.814850 -1.414407 -0.203201 -0.184871 0.580561 1.696830 -0.452269 -0.155872 -1.478332 -1.015077 -1.135199 0.815546 1.043139 0.218968 -1.685510 0.960909 0.514668
wb_dma_ch_sel/assign_114_valid -1.393382 -0.012820 0.726591 0.775141 -0.196876 1.538398 0.625053 2.556199 0.638326 0.743702 -2.742771 -0.210880 -0.572370 -2.162338 2.391359 -1.796727 1.952973 -2.137213 -0.697847 -3.113422
wb_dma_ch_rf/assign_4_ch_am1 -2.010046 0.754075 1.897953 1.077165 0.395381 -1.925775 0.508703 -0.723954 -0.709112 -1.368736 1.330580 0.712624 0.326097 2.523666 1.918736 1.839985 1.613809 1.044396 -2.798388 -0.504584
wb_dma_de/wire_dma_done_all 1.489785 2.860033 -1.762715 -0.567267 1.576596 2.381308 0.105491 2.891623 -0.394209 1.339367 -2.929538 2.110497 0.387406 -1.248870 0.455754 -0.049433 1.825776 1.067853 -1.488177 -3.061593
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -2.010882 0.463335 0.570619 4.199162 -0.439699 1.700361 1.668186 -0.872987 1.033416 1.488230 -4.126974 -2.354230 -0.781032 -2.439429 -4.244995 -1.466603 1.447231 0.531085 -2.263061 1.107611
wb_dma_ch_sel/assign_125_de_start/expr_1/expr_1 -3.183339 4.406033 1.299523 0.921045 0.391987 2.405772 -3.944304 -0.046662 -0.644160 -2.761397 0.005025 1.543633 -0.430081 2.396003 -0.381301 2.859754 1.864354 -2.364156 -1.973745 -0.721786
wb_dma_wb_slv/input_wb_data_i -1.021618 5.324012 -0.613499 -2.774644 -7.006096 3.126638 -3.850846 0.500107 0.770266 0.646775 -4.315331 -2.250684 -1.446154 -1.013228 -0.345590 -1.096577 -1.284128 -0.231774 0.432765 8.112947
wb_dma_de/input_nd -0.593872 -0.385429 -0.435592 1.857184 2.555111 1.804003 3.155333 0.656323 -0.784540 1.990707 -2.994842 2.061662 0.451479 -2.127790 -1.314779 -3.473718 2.234308 0.840523 -1.700970 -4.311944
wb_dma_ch_sel/assign_126_ch_sel 2.209224 2.406292 3.688048 -0.170484 -0.148603 -2.785815 1.804696 -0.815016 -0.756336 -2.446435 0.582378 -1.829134 -0.859910 -1.231640 0.387373 -1.622390 1.452839 -2.109141 -4.179169 2.169936
wb_dma/wire_mast1_err -2.814939 -1.263498 -0.725524 2.068664 0.912472 -1.077540 1.833862 0.510963 -0.647911 -0.201175 -3.637136 1.314915 -1.039581 -1.917972 0.193662 -1.864657 0.087276 -3.033528 -0.437725 -1.992343
wb_dma_de/wire_ptr_valid 1.068670 -2.261119 -0.180168 -2.792042 1.313195 -2.755929 1.458550 1.033213 -0.885288 -0.882109 0.089986 4.352365 1.757881 -2.320310 2.642673 -1.535188 0.228703 1.414832 1.734702 0.812408
wb_dma/wire_ch_sel 4.809887 -0.429766 2.083322 -2.297018 0.666010 -2.137011 -1.530853 3.320684 -0.650438 -3.365452 0.670874 -1.003736 -1.762517 -4.433674 2.877454 2.521319 0.336145 -2.135259 0.172858 1.073178
wb_dma_ch_arb/always_2/block_1/case_1/if_3/block_1 -1.359192 -1.645843 -0.168832 -2.249606 -0.080209 -1.658102 2.638885 -0.335249 -2.605987 0.626579 2.233187 3.708161 -0.309909 -1.315613 1.066717 -1.035906 1.699709 1.577918 1.565363 2.311682
wb_dma_de/always_12/stmt_1/expr_1 0.733646 2.340752 0.212457 0.347350 2.128422 0.236702 0.055096 0.413774 -2.873712 0.012926 -1.934554 1.171711 0.035036 0.602284 0.716709 -2.832736 -0.360918 -2.009218 -1.736880 -3.517745
wb_dma/wire_dma_req -0.814675 -0.865000 -1.169389 -1.088537 0.020113 -1.560902 -0.944919 3.836573 1.847462 -1.630543 -2.000609 2.841263 -0.815764 -3.464550 3.102730 3.919904 0.704275 -0.751237 1.460743 1.767332
wb_dma_ch_sel/assign_136_req_p0 -2.634342 0.294685 1.822782 1.596747 -0.837887 2.147670 -0.728075 1.702877 -0.507855 1.480940 -2.709179 -0.336183 -0.705245 -1.865554 0.796975 -1.775296 2.277871 -0.829383 -0.214314 -1.229365
wb_dma_ch_rf/assign_5_sw_pointer -1.764531 2.591291 2.673305 1.356867 0.761144 -1.709589 -2.712169 0.962323 -2.279336 -2.334788 -0.924641 1.331112 -0.486751 1.385663 2.446484 3.087576 1.154882 0.044939 -2.761829 0.438474
wb_dma_de/always_23/block_1/case_1/block_8/if_1/stmt_1 -0.275680 0.074593 -3.309024 -1.072757 1.320434 0.001806 0.211404 2.799547 1.032135 0.857033 -1.691676 4.042335 0.233895 -1.715989 0.598358 2.593416 0.645765 1.301848 1.533013 0.015081
wb_dma_ch_rf/always_25/if_1/if_1/cond -1.982836 0.785848 1.857012 1.065276 0.410058 -1.935129 0.494716 -0.792407 -0.700851 -1.394945 1.283098 0.683034 0.340550 2.539876 1.934115 1.861676 1.538413 0.940343 -2.852291 -0.526738
wb_dma_ch_sel/assign_97_valid/expr_1 -4.419282 3.858161 0.620111 0.999396 -4.548848 2.529740 0.331930 1.102619 3.893633 2.147990 -4.948323 -2.141353 1.006145 1.063138 1.436218 -2.113264 6.150548 0.583501 -2.828823 -0.868838
wb_dma_de/always_9/stmt_1 3.334898 4.118443 -0.532313 -0.413214 0.547036 3.093325 -0.912213 0.923443 -0.991310 0.486091 -1.497775 -1.076074 0.263320 0.389606 -1.158880 0.156574 1.335331 1.609361 -2.974599 -2.416684
wb_dma_de/input_pause_req 3.720064 0.782911 2.720681 -1.429785 0.539877 -1.548504 -1.787050 -0.166661 -3.745722 -5.799770 -0.634357 -1.887498 -1.176931 -2.592426 1.199508 -0.872089 -0.820309 -4.409090 -1.688849 -0.309608
wb_dma_ch_sel/assign_94_valid/expr_1/expr_2/expr_1/expr_1 -3.242029 0.201710 -1.400526 0.045031 0.102825 0.309544 -0.934782 3.859263 2.761240 0.512182 -1.523183 3.731512 -1.581263 -2.557790 1.493771 4.060063 1.786700 -1.064579 1.772428 1.486565
wb_dma_ch_rf/assign_23_ch_csr_dewe/expr_1/expr_2 1.920358 -1.129037 -3.022189 -2.093752 1.258337 -1.829487 0.119537 3.027909 0.251863 -1.245231 -2.288609 3.317115 0.874603 -2.772855 2.375930 2.545880 -0.346794 1.463847 1.321431 0.224661
wb_dma_de/wire_dma_busy 4.144831 1.434615 4.107263 -0.988293 2.195908 -0.047060 -0.348398 0.776815 -2.877776 -1.517799 2.566252 -0.946545 -1.437504 -1.995855 0.279905 -1.309962 1.647069 -1.699650 -1.493870 -1.239548
wb_dma_ch_sel/always_37/if_1/if_1/cond -0.315462 -0.013141 -3.342469 -0.991810 1.471679 0.044754 0.231192 2.828378 1.056178 0.945936 -1.637146 4.144865 0.255871 -1.700696 0.597194 2.589239 0.603570 1.292213 1.620927 -0.160880
wb_dma_ch_pri_enc/always_2/if_1 -1.173454 -0.615989 -1.271221 -0.035832 1.915542 -2.265512 0.256605 0.273988 -1.557533 -0.501629 -0.621238 3.073585 -0.148983 0.202900 0.893277 -0.277425 -1.610732 -1.985023 1.229480 -0.542249
wb_dma_de/always_6/if_1/stmt_1 2.102339 4.462764 1.082646 -1.232802 2.719565 3.600688 -0.057038 1.262997 -1.299102 1.910777 0.884214 3.714031 0.654176 -0.135426 -1.482050 -1.230402 3.577698 2.765002 -2.077174 -2.109444
wb_dma_ch_rf/input_de_txsz_we 2.086785 2.469284 -0.789592 1.193146 2.851071 4.851260 -1.896199 2.874444 0.803947 3.392233 -1.466909 0.648795 -0.091206 -0.613615 -1.662101 -0.155260 -0.178789 0.458749 0.007682 -3.904676
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 0.672159 0.707013 -0.124755 0.209298 0.888098 -1.515672 -0.829175 -1.677260 -2.050062 -1.376924 0.817263 -0.189678 -0.330628 1.839555 -0.809224 0.099808 -2.167117 -1.449831 -0.244712 0.134223
wb_dma_wb_if/input_wb_addr_i 2.327794 4.751298 1.854596 -1.025752 -3.565302 -0.579450 -2.971492 -1.575144 -2.507178 -2.555864 -1.396799 -1.547850 -1.727969 0.839507 -0.973032 0.813964 -2.516366 -1.107284 -4.004476 5.877671
wb_dma_ch_sel/always_7/stmt_1 -0.313780 0.040418 -3.340044 -1.036101 1.383624 0.012673 0.157585 2.829512 1.062035 0.937027 -1.631889 4.059567 0.237507 -1.646983 0.626614 2.577474 0.580749 1.266154 1.571853 -0.066159
wb_dma_ch_rf/always_6/if_1/if_1/block_1/if_1/block_1/if_1 0.598648 1.073887 -1.003937 -2.297749 -2.557001 -0.754829 0.799202 -2.701799 0.157117 -5.356001 -0.846539 -0.924982 1.299578 -0.853607 -2.439282 0.513594 4.352871 -1.200789 -1.711464 0.853839
wb_dma_ch_rf/always_6/if_1/if_1/block_1/if_1/block_1/if_2 3.476731 0.768770 -4.555409 -0.305061 2.776573 -2.242585 0.598374 1.708994 -0.943902 -0.462922 -6.197491 3.306634 1.474105 -2.174479 -0.628452 -0.135795 -3.569309 0.820268 -0.737483 -0.944163
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -2.075392 0.517493 0.621257 4.086294 -0.556474 1.666849 1.686394 -1.044139 0.853349 1.392612 -4.073551 -2.330495 -0.712860 -2.410204 -4.318420 -1.376311 1.687986 0.799869 -2.333732 1.328440
wb_dma_ch_rf/always_4/if_1/block_1 2.739860 2.143235 -1.391865 -4.736295 -2.807775 -0.512982 -0.739141 -0.362362 -3.663253 -3.600108 1.777795 -0.854227 0.766087 1.234492 3.111125 1.903364 0.938345 2.989434 -0.693906 2.183507
wb_dma_de/reg_dma_abort_r -2.965949 -1.247900 -0.787755 2.153629 0.901314 -1.212327 1.840232 0.441272 -0.664815 -0.306135 -3.766098 1.326394 -1.043813 -1.899577 0.245527 -1.929914 -0.056439 -3.322866 -0.423613 -1.954008
wb_dma_ch_sel/input_ch2_txsz -0.351810 -0.026053 -3.274637 -1.011833 1.312299 0.024901 0.252043 2.809581 1.128099 0.906663 -1.651924 4.047645 0.257440 -1.753764 0.599720 2.586682 0.664066 1.310552 1.595205 -0.024806
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 0.638946 0.696507 -0.095429 0.201963 0.846095 -1.531974 -0.859680 -1.691520 -2.051580 -1.353919 0.794122 -0.189979 -0.313720 1.833220 -0.831617 0.083563 -2.145569 -1.463624 -0.258308 0.139246
wb_dma_ch_sel/input_ch5_csr 1.294898 2.511828 -0.804919 -1.909641 -2.772444 -0.889843 0.052552 -0.689854 -2.160522 -1.752380 -0.629158 -2.168524 0.836558 1.129237 1.457016 1.427357 2.277996 2.882576 -2.314173 1.917360
wb_dma_ch_sel/assign_150_req_p0 -2.502023 0.312170 1.862449 1.404534 -0.899991 2.075250 -0.761828 1.693589 -0.659273 1.272185 -2.636822 -0.345766 -0.693037 -1.831314 0.884126 -1.713908 2.261405 -0.838318 -0.290822 -1.250233
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 0.677283 0.648119 -0.072093 0.214514 0.886087 -1.482268 -0.848631 -1.633141 -2.002929 -1.357463 0.798707 -0.176935 -0.311795 1.786763 -0.774459 0.091078 -2.120271 -1.413163 -0.241289 0.139910
wb_dma_ch_rf/always_20/if_1/block_1/if_1/if_1/cond -1.805759 -1.922886 0.355102 0.807321 -1.379355 -0.178948 -0.171606 0.642728 1.718934 -0.433095 -0.266790 -1.368810 -1.001147 -1.202643 0.846863 1.044677 0.187044 -1.692248 0.994603 0.470719
wb_dma_ch_sel/assign_155_req_p0 -2.546807 0.261314 1.815553 1.560359 -0.813680 2.155514 -0.628460 1.662129 -0.478782 1.439945 -2.559194 -0.392778 -0.652636 -1.794760 0.748146 -1.750459 2.295845 -0.746520 -0.236004 -1.283004
wb_dma_ch_sel/always_43/case_1/stmt_4 -1.793071 -1.292386 -1.214153 -0.225712 1.113158 -0.787637 1.112936 1.966639 0.516364 0.835406 -1.397938 3.365615 0.157182 -1.637422 1.737280 -0.279353 0.549616 -0.461230 1.503643 -0.708880
wb_dma_ch_sel/always_43/case_1/stmt_3 -0.306814 0.053970 -3.305541 -0.995844 1.365859 0.036956 0.218506 2.805924 1.092563 0.916941 -1.623065 4.057727 0.226348 -1.700848 0.571954 2.614946 0.605412 1.272177 1.579684 -0.081562
wb_dma_ch_sel/always_43/case_1/stmt_2 0.640814 2.068117 -2.711369 -0.998342 0.344810 -1.909735 -1.900174 0.231357 -0.999395 -1.442624 -0.907600 1.711310 -0.444732 1.166614 -0.335314 3.085275 -2.392509 -0.823783 0.516296 2.181691
wb_dma_ch_sel/always_43/case_1/stmt_1 0.403201 4.888577 -0.279613 -0.366023 1.564298 2.809843 -1.083177 3.320489 -0.384928 1.315979 -2.541898 3.104402 -0.450468 -0.944477 0.535811 0.512030 2.536723 0.355923 -2.098168 -1.784084
wb_dma_de/always_19/stmt_1/expr_1 -1.585363 -1.085938 0.675419 1.916234 0.800740 -1.795232 3.011681 -0.720052 2.729555 -2.731508 0.873455 -0.697801 -0.391882 -1.162250 -0.804169 2.594570 2.374599 -1.329994 -2.498201 -0.367998
wb_dma_ch_rf/wire_ch_err_we -2.909336 -1.280522 -0.784861 2.124281 0.978339 -1.137235 1.886752 0.529676 -0.676193 -0.240008 -3.710302 1.422472 -1.003362 -1.960779 0.247652 -1.883001 0.119469 -3.122689 -0.476363 -2.023267
wb_dma_ch_rf/always_8/stmt_1/expr_1/expr_1 2.985553 0.949593 3.420986 -0.400971 0.848488 -1.277686 -0.046852 -0.404949 -2.658877 -2.445078 1.356807 -1.327095 -1.808388 -2.113343 -0.677103 -0.836115 0.737756 -1.948990 -1.744073 0.985212
wb_dma_rf/wire_ch1_adr1 0.530846 -0.029117 0.872797 -1.409827 0.312819 -0.334867 0.709026 -1.241777 -0.566748 0.376962 2.172589 1.672147 0.889105 0.356329 -0.765341 -1.389433 0.682216 1.559193 0.459898 1.272415
wb_dma_de/always_23/block_1/case_1/block_1/if_1/if_1/block_1/if_1 0.282649 0.373407 -0.925594 -2.502246 -4.846775 -0.485201 -1.435573 0.047902 0.185257 0.780377 -5.354722 -1.520731 2.712239 0.209940 2.082914 -4.616705 0.358122 1.188875 0.978609 0.384266
assert_wb_dma_wb_if/input_pt_sel_i 1.601552 2.555906 -1.388885 -2.398989 -0.613657 -0.363862 0.659445 -1.518092 -3.619540 -2.374058 1.039802 -1.391730 0.655216 0.484100 0.552401 1.936276 0.933677 1.843428 -1.302169 1.133572
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/cond -0.807054 -0.072182 -0.627451 3.415964 0.351999 1.006855 3.194653 -0.285368 2.215578 0.860963 -3.942190 -2.097072 -0.547855 -2.688439 -2.990591 -1.399982 1.191891 -0.422722 -2.625675 -0.683546
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 0.597065 0.596295 -0.177308 0.247112 0.971994 -1.518316 -0.821019 -1.610187 -2.023525 -1.275421 0.721467 -0.081979 -0.284109 1.800510 -0.783535 0.039066 -2.140915 -1.471387 -0.207655 0.071570
wb_dma_ch_sel/assign_97_valid/expr_1/expr_2/expr_1/expr_1 -1.761413 -1.252967 -1.213434 -0.305196 1.013887 -0.790300 1.081124 1.893528 0.476276 0.795716 -1.389978 3.286095 0.192903 -1.626872 1.737184 -0.236063 0.514791 -0.478423 1.484179 -0.591527
wb_dma_rf/input_paused 0.005785 0.812388 -0.407773 -1.152539 -0.823107 1.499053 -2.094550 -0.894802 -0.334177 -2.666773 0.623357 -0.356254 0.253873 0.826984 -0.256093 1.175180 -0.600955 -1.371620 0.133612 0.028014
wb_dma/wire_mast0_adr -2.612331 0.445750 -0.482036 -1.048785 -3.588670 2.488821 -3.136647 -0.426716 -2.227695 0.607473 -1.571618 -0.158941 0.249745 0.000862 -1.830497 0.871292 4.059914 3.715866 2.543898 1.484882
wb_dma_ch_pri_enc/inst_u8 -1.092263 -0.558665 -1.317567 0.032057 2.003426 -2.281598 0.250729 0.185090 -1.618070 -0.522983 -0.592544 3.064388 -0.147081 0.282753 0.794820 -0.267612 -1.659569 -1.970271 1.176929 -0.596754
wb_dma_ch_sel/assign_148_req_p0/expr_1 -2.488639 0.413850 1.917098 1.494057 -0.923429 2.112322 -0.588531 1.551717 -0.620709 1.323751 -2.610489 -0.516623 -0.657691 -1.800665 0.708528 -1.813033 2.379397 -0.689446 -0.484649 -1.139191
wb_dma_ch_rf/assign_20_ch_done_we/expr_1/expr_2 1.680013 2.157142 1.858611 0.635191 0.417999 2.662533 -2.106605 0.661930 -0.284696 1.110976 0.341793 -2.216511 -0.358494 0.973345 -0.006029 -1.183648 -0.850100 -1.168247 -0.888637 -1.843580
wb_dma_ch_arb/always_2/block_1 -2.196586 -0.547938 -0.562168 1.453383 1.095301 -4.072546 4.558233 -1.860665 -1.034137 -1.929613 -1.432859 2.242415 0.665161 -2.604142 -2.332773 0.786406 2.427978 2.341923 -2.283192 4.538019
wb_dma_ch_rf/assign_20_ch_done_we/expr_1/expr_1 1.569592 2.965242 -1.571798 -0.554634 1.484196 2.520884 -0.038564 2.799565 -0.334562 1.390964 -2.848884 1.869809 0.379107 -1.155787 0.427248 -0.148632 1.784387 0.970372 -1.495811 -3.067286
wb_dma_ch_sel/always_40/case_1/cond 1.069912 -2.243964 -0.120469 -2.738067 1.123319 -2.770266 1.397719 0.896727 -0.839920 -0.970756 0.104122 4.097442 1.747504 -2.249207 2.560668 -1.525142 0.147077 1.370543 1.683338 1.025043
wb_dma_ch_rf/assign_22_ch_err_we -2.931604 -1.232289 -0.815982 2.104728 1.048806 -1.090702 1.873761 0.565659 -0.670647 -0.186200 -3.728085 1.517169 -1.007321 -1.927198 0.267985 -1.924536 0.127815 -3.127839 -0.407436 -2.127021
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -1.982863 0.384941 0.560973 4.004094 -0.541816 1.584295 1.729807 -0.945107 0.901924 1.343812 -3.987315 -2.305141 -0.731770 -2.419591 -4.152551 -1.357055 1.595789 0.697112 -2.258745 1.200095
wb_dma_ch_rf/wire_pointer 3.219028 -1.209706 -1.659395 -5.919573 -0.039898 -1.460242 0.474743 0.382674 -2.679717 -3.618611 2.048881 3.466925 2.856047 -0.802039 4.783010 -0.246723 -0.015734 1.803759 1.474823 0.427797
wb_dma_ch_pri_enc/always_2/if_1/if_1 -1.162293 -0.537534 -1.308078 -0.040745 1.900243 -2.297484 0.278754 0.214979 -1.558349 -0.526358 -0.619619 3.058143 -0.119427 0.211686 0.847132 -0.244353 -1.615090 -1.941869 1.184678 -0.526686
wb_dma_ch_pri_enc/wire_pri19_out -1.094525 -0.546403 -1.282691 -0.099239 1.880243 -2.240085 0.230128 0.253243 -1.542402 -0.543429 -0.595000 3.034971 -0.169195 0.192476 0.904025 -0.229669 -1.564979 -1.891471 1.178654 -0.517198
wb_dma_ch_sel/assign_5_pri1 0.328808 -0.743175 -0.696053 0.382517 2.728406 -1.139863 0.438638 -0.794178 -2.139990 -0.430040 0.912043 1.916342 0.072218 0.831891 -0.589309 -0.471914 -1.211085 -0.841242 0.549248 -1.993681
wb_dma_rf/inst_u26 -2.926665 -1.315230 -0.795560 2.214497 1.090953 -1.037800 1.823563 0.574277 -0.604291 -0.110702 -3.689345 1.513030 -1.016147 -1.961061 0.184841 -1.954260 0.004558 -3.178244 -0.358812 -2.037542
wb_dma_rf/inst_u27 -2.877898 -1.208698 -0.777483 2.233475 1.117293 -1.082414 1.873649 0.478553 -0.771242 -0.177168 -3.787259 1.453375 -1.024915 -1.897764 0.133754 -2.038003 -0.028052 -3.224854 -0.489511 -2.131719
wb_dma_de/always_23/block_1/case_1/block_10 -3.049970 0.258857 -1.386261 0.105076 0.200248 0.292828 -0.865710 3.706924 2.608708 0.477000 -1.508828 3.601239 -1.515416 -2.448871 1.403552 3.813719 1.608642 -1.146336 1.664414 1.319269
wb_dma_de/always_23/block_1/case_1/block_11 -2.002602 -1.950500 -2.795754 -0.231843 0.063894 -0.247800 0.151532 3.223931 2.631483 0.404062 -1.673692 2.550618 -0.716550 -2.745857 1.383594 3.450065 0.811823 -0.418906 2.461423 0.325566
wb_dma_rf/inst_u22 -2.718364 -0.982765 -0.756620 2.069964 0.905952 -1.185149 1.749854 0.375607 -0.781394 -0.273344 -3.739040 1.300922 -1.049186 -1.787216 0.125148 -1.927410 -0.074785 -3.191022 -0.575568 -1.816217
wb_dma_rf/inst_u23 -3.000657 -1.403550 -0.777178 2.300897 1.084273 -1.086846 1.867705 0.557405 -0.528863 -0.062063 -3.707595 1.428070 -1.024238 -1.969728 0.168409 -2.006360 -0.092350 -3.225852 -0.286888 -2.059360
wb_dma_rf/inst_u20 -2.781250 -1.116897 -0.789326 2.094990 1.013069 -1.138676 1.752844 0.480835 -0.754144 -0.293641 -3.664772 1.398316 -1.028694 -1.814305 0.213829 -1.879183 0.008464 -3.154806 -0.495680 -1.975335
wb_dma_de/assign_86_de_ack -0.788323 -0.730548 -1.232465 -1.117798 0.085219 -1.540177 -1.040951 3.900852 1.775670 -1.628345 -2.079329 2.989861 -0.811109 -3.429207 3.096820 3.966208 0.700292 -0.763064 1.419926 1.670125
wb_dma_rf/inst_u28 -2.857577 -1.149993 -0.727262 2.126090 0.896737 -1.150255 1.720921 0.489849 -0.724361 -0.361048 -3.692207 1.323025 -1.080338 -1.837199 0.218913 -1.829941 0.000161 -3.249764 -0.504395 -1.926982
wb_dma_rf/inst_u29 -3.103617 -1.389907 -0.723742 2.317883 0.969315 -0.998432 1.860553 0.583096 -0.448668 -0.024761 -3.881213 1.336758 -1.088209 -2.021754 0.166597 -2.033776 0.046103 -3.283865 -0.307363 -2.100448
wb_dma_ch_sel/always_1/stmt_1 -0.662762 -0.726479 -1.202556 -1.097292 0.102692 -1.359722 -1.139277 3.929877 1.772855 -1.624489 -2.088737 2.903579 -0.781490 -3.463443 3.028369 3.936355 0.707276 -0.685814 1.435488 1.627215
wb_dma_de/always_6/if_1/if_1/cond/expr_1 3.468293 3.054274 -0.796582 -1.872988 0.113946 1.946578 -2.897152 1.399255 -0.011857 -0.217104 1.429896 -0.835763 0.189674 1.323578 0.198715 3.149760 -0.114690 1.298167 -0.215111 -0.389237
wb_dma_ch_sel/assign_142_req_p0/expr_1 -2.420516 0.410265 1.882812 1.497075 -0.699482 2.168375 -0.666540 1.719803 -0.595856 1.408371 -2.579762 -0.381969 -0.635819 -1.712651 0.870560 -1.839283 2.286771 -0.874313 -0.360965 -1.497657
wb_dma_rf/inst_check_wb_dma_rf -0.247352 2.741399 2.759247 -0.903636 -0.477247 -1.604226 -1.889242 -0.255414 -3.860155 -0.830720 1.421858 1.355024 -0.630986 1.654923 1.088261 2.325922 0.562858 2.088851 -1.401931 2.202743
wb_dma_rf/reg_wb_rf_dout 3.292356 5.347947 2.936327 -4.640618 -5.031015 1.618570 -2.134926 -3.057386 -4.029398 -4.077057 2.823910 -2.012702 -3.585659 1.961561 1.062117 0.464471 -0.797479 -1.556397 -6.039909 5.301936
wb_dma/input_dma_req_i -0.691221 -0.828177 -1.267066 -1.128997 0.106551 -1.553707 -1.020584 3.922713 1.833475 -1.633020 -2.132890 2.967222 -0.719719 -3.486698 3.096494 3.937919 0.662093 -0.684415 1.479536 1.677904
wb_dma_de/input_am1 -1.977961 0.302835 0.844484 1.141470 0.987327 -0.672230 0.992984 -0.128059 1.404548 -0.384412 0.633443 0.870172 0.845499 1.550320 1.087498 0.324081 1.722709 -0.175600 -1.475590 -1.750298
wb_dma_de/input_am0 1.564694 -0.179959 -1.429935 -0.158935 -1.091531 -0.690640 -0.205348 0.632475 1.811046 0.850778 -1.965579 -2.105371 1.536984 0.522953 0.239595 -1.105095 -1.176563 0.151480 0.832094 -1.341298
wb_dma_ch_sel/reg_next_start -2.139191 3.998825 0.140818 0.342142 1.195486 1.929894 -2.713166 0.775872 0.701431 -3.276538 0.040077 1.703717 -0.289620 2.172697 1.039814 3.053263 1.506669 -3.565051 -2.213319 -2.663569
wb_dma_ch_sel/input_ch4_csr 1.240416 2.404195 -0.967639 -1.874570 -2.837374 -0.990379 0.127345 -0.459762 -1.964784 -1.466789 -0.955966 -2.198112 1.201862 1.088760 1.547172 1.271405 2.487837 3.281350 -2.110983 1.830050
wb_dma/wire_mast0_dout 2.935098 1.349908 0.782168 -2.204164 -3.211952 -1.011387 -2.025424 0.020696 -2.426111 -2.967470 -1.785466 -1.335634 1.144834 -0.701998 1.339689 3.026203 -0.770874 2.812056 -2.310861 2.708377
wb_dma_ch_sel/assign_107_valid -1.384288 -0.103498 0.715113 0.864701 -0.125306 1.481398 0.789131 2.449548 0.620210 0.764715 -2.734151 -0.182616 -0.581160 -2.187014 2.205076 -1.850041 1.973037 -2.102742 -0.744244 -3.122722
wb_dma/wire_next_ch -0.393410 2.633303 0.796288 0.580123 2.017742 -1.216598 -1.011135 2.142734 0.181162 -2.690436 -1.675406 1.658583 0.069249 0.421103 3.113855 2.053393 1.501692 -2.124869 -2.830026 -2.661869
wb_dma_rf/wire_ch2_txsz -0.343139 0.092333 -3.343514 -0.998608 1.370770 0.043083 0.177388 2.838725 1.116951 0.966534 -1.722335 4.070762 0.257011 -1.735575 0.572334 2.613049 0.654848 1.299663 1.552969 -0.079094
wb_dma_ch_rf/wire_ch_am0 1.600349 -0.102752 -1.402350 -0.199208 -1.034260 -0.670808 -0.284998 0.630446 1.701626 0.796320 -1.938719 -2.039451 1.483342 0.518652 0.257566 -1.031419 -1.118375 0.198002 0.792661 -1.316401
wb_dma_ch_rf/wire_ch_am1 -1.923143 0.796128 1.926731 0.979531 0.317576 -1.916724 0.414063 -0.759617 -0.830984 -1.435241 1.401227 0.575838 0.269559 2.562569 1.905327 1.938416 1.568258 1.043594 -2.748458 -0.351904
wb_dma/wire_ch6_csr 1.339110 2.591105 -1.023606 -1.986033 -3.068178 -0.950116 -0.045379 -0.475166 -2.014793 -1.599365 -1.042506 -2.353123 1.121001 1.193602 1.682327 1.442620 2.280297 3.220731 -2.213977 2.016463
wb_dma_ch_pri_enc/assign_1_pri_out_tmp/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1 -1.092705 -0.591294 -1.327459 -0.064733 1.872965 -2.251250 0.264877 0.268611 -1.532963 -0.510956 -0.602866 3.058516 -0.144392 0.160338 0.898036 -0.196619 -1.520407 -1.829256 1.203652 -0.549876
wb_dma_de/input_csr 3.024800 0.680947 -5.138371 1.211748 -0.485335 -2.569532 2.925140 1.352810 4.852527 0.591219 -8.377234 -1.892637 1.514751 -1.874371 0.180193 -1.463778 -4.502506 -1.355151 -2.829648 0.207377
wb_dma_de/reg_read 2.413545 3.781574 -1.756316 -0.467602 2.405587 1.027094 -0.832591 1.180007 -2.499146 -0.007172 -2.106048 1.764346 0.093974 0.625445 -0.473528 -0.002969 -0.249292 -0.224331 -1.841292 -2.891001
wb_dma/input_wb1_cyc_i 1.858748 2.828159 -1.429249 -2.419119 -0.642591 -0.328582 0.698734 -1.537894 -3.567858 -2.383124 0.888433 -1.513865 0.712329 0.474755 0.362575 1.985533 0.967540 2.006804 -1.568655 1.317523
wb_dma_ch_rf/wire_ch_adr0_we -0.175315 -0.538197 0.318410 -1.366528 -5.194742 -2.150521 2.897141 -0.729051 0.747387 -1.739251 -0.818904 -4.416209 -1.258163 -0.833426 2.652750 -0.938573 0.858374 -2.243098 -2.678845 1.873445
wb_dma_ch_sel/assign_140_req_p0 -2.638348 0.310659 1.907728 1.601870 -0.849617 2.268267 -0.738639 1.717204 -0.429181 1.459430 -2.687839 -0.528458 -0.719376 -1.831686 0.796936 -1.819337 2.277349 -0.958684 -0.267434 -1.315989
wb_dma_rf/wire_ch3_txsz -1.802383 -1.342918 -1.259900 -0.196017 1.190163 -0.729444 1.170688 1.988022 0.478927 0.885598 -1.380732 3.400314 0.194842 -1.687397 1.692214 -0.304117 0.585770 -0.428660 1.482837 -0.845705
wb_dma_rf/input_wb_rf_din -0.158423 6.401176 0.247722 -3.129041 -7.222208 3.600732 -4.570782 1.036215 1.036489 0.944407 -4.071861 -3.077099 -1.399463 -0.718419 0.149925 -1.414252 -0.892583 -0.554278 0.042921 7.784900
wb_dma_ch_rf/assign_14_ch_adr0_we/expr_1 -0.371109 -0.808905 0.294199 -1.375870 -5.334189 -2.211983 3.126129 -0.820307 0.658008 -1.782644 -0.681459 -4.469043 -1.397027 -0.950385 2.584365 -0.872826 1.015004 -2.173293 -2.648352 1.966043
wb_dma_de/always_18/stmt_1/expr_1/expr_2 -1.337596 0.456590 1.185477 0.911456 -0.708753 0.811606 -1.375573 -0.798558 -1.167774 0.776529 -0.107368 -0.228777 -0.140026 0.276153 -1.632506 -0.112958 0.409352 1.263135 0.336553 1.818543
wb_dma_pri_enc_sub/reg_pri_out_d1 -1.015385 -0.475928 -1.292503 -0.058245 1.837774 -2.276909 0.197261 0.127547 -1.633917 -0.586940 -0.572991 2.935217 -0.151330 0.345482 0.790263 -0.218071 -1.632478 -1.922125 1.104745 -0.488024
wb_dma_ch_rf/always_19/if_1/block_1 2.249275 1.926725 1.426988 -1.167825 -0.219833 1.176718 -2.040355 0.337629 -0.753976 -0.400102 1.834932 -1.847313 0.146605 1.601274 1.276379 0.173099 -0.196534 -0.387296 -0.538925 -1.046092
wb_dma_ch_rf/always_2 1.068003 -2.277402 -0.152192 -2.718135 1.328663 -2.729610 1.383141 1.052925 -0.841699 -0.905840 -0.044155 4.289138 1.785896 -2.316656 2.672362 -1.541290 0.216579 1.352070 1.721937 0.767324
wb_dma_ch_rf/always_1 0.358473 -0.105430 1.802317 -0.293240 -1.664301 1.017213 -2.207384 0.977419 1.053051 -0.821221 1.561223 -3.284439 -0.903547 0.342235 2.059856 1.272252 0.011465 -2.154471 0.499138 -0.532573
wb_dma_de/input_mast0_drdy -0.208951 1.240890 -3.373284 -3.206385 -2.412673 0.852214 -2.515291 1.439080 -2.296351 -1.964187 -1.861239 0.706030 0.062951 0.005687 1.087742 3.230354 3.891078 1.279958 1.949203 -1.625627
wb_dma_ch_rf/always_6 1.261160 1.123314 -1.709370 -2.388500 -2.692762 -1.030301 0.570993 -2.438632 0.771721 -4.662405 -1.829585 -0.595282 1.836085 -0.897837 -2.825553 0.465648 2.739248 -0.667631 -1.583683 1.510015
wb_dma_ch_rf/always_5 0.916671 0.606424 0.088525 -1.402789 -1.315306 -1.326615 -0.288042 -0.034912 -1.734461 -0.841442 0.808493 -0.893989 -0.358078 0.443714 0.862291 0.912530 0.631836 2.485229 0.083754 2.064728
wb_dma_ch_rf/always_4 2.710450 2.122130 -1.496293 -4.857122 -2.874778 -0.699657 -0.723164 -0.265630 -3.659568 -3.604504 1.590366 -0.724235 0.816261 1.145209 3.244521 1.952466 0.935980 3.142954 -0.612581 2.398269
wb_dma_ch_rf/always_9 -2.984429 -1.340484 -0.753733 2.215761 1.014660 -1.108742 1.957287 0.529426 -0.608983 -0.136191 -3.773185 1.414160 -1.049101 -1.952777 0.180987 -2.008284 0.043580 -3.178860 -0.433040 -2.089081
wb_dma_ch_rf/always_8 4.522347 3.131721 4.584658 -1.257626 0.401832 -0.613052 -1.501793 0.073593 -2.962278 -2.699419 1.994973 -2.733585 -1.732605 -1.260105 0.163472 -0.813907 1.046415 -2.359862 -2.570701 0.808824
assert_wb_dma_rf/input_wb_rf_dout -0.270818 2.852721 2.791148 -0.868335 -0.365714 -1.601042 -1.957227 -0.211560 -3.845074 -0.748565 1.454543 1.384472 -0.566136 1.731583 1.014211 2.253790 0.535084 2.043306 -1.266971 2.172824
wb_dma/wire_wb1_addr_o 0.935748 0.663259 -1.050300 1.342460 1.073056 0.012334 1.417809 -0.501918 1.385934 0.624987 -0.990198 -0.719760 0.206135 -0.635715 -2.303144 0.234775 -0.569712 0.605585 -0.965171 0.870779
wb_dma_ch_pri_enc/assign_1_pri_out_tmp/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1 -1.066852 -0.538036 -1.290924 -0.026746 1.902760 -2.262217 0.221857 0.199703 -1.568963 -0.545908 -0.581184 3.023983 -0.140293 0.267282 0.857949 -0.241004 -1.598878 -1.898892 1.183471 -0.531037
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/cond -2.026251 -0.739804 0.515023 2.370793 -0.883934 1.128809 1.690132 0.395563 1.023888 0.420789 -3.357027 -1.550547 -0.937658 -2.322107 -0.599175 -1.793777 1.657222 -1.414329 -1.603453 -1.545417
wb_dma_wb_slv/always_5/stmt_1/expr_1 -4.153872 -0.488063 2.036907 4.517091 -1.207939 3.136852 -1.819788 0.523610 1.490463 3.058202 -3.525055 -2.062501 -1.736251 -1.907089 -2.890440 -1.792879 -0.283441 -1.779226 0.852809 1.029948
wb_dma_wb_slv/always_3/stmt_1/expr_1/expr_1 1.547609 2.653759 2.613377 -1.276130 -2.547250 -4.904957 0.690258 -0.226263 -2.502124 0.348610 -0.771898 -0.676557 -2.225276 0.320454 0.403832 -0.147040 1.411098 3.876958 -2.722709 5.228430
wb_dma_wb_slv/always_3/stmt_1/expr_1/expr_2 -3.480130 0.084234 1.791672 4.669346 -0.282932 1.629854 -2.729179 -0.998684 -0.459502 1.762909 -2.694927 -2.124015 -2.027410 -0.162455 -3.558579 -1.601596 -2.388981 -3.200073 0.721756 1.047092
wb_dma_ch_sel/inst_check_wb_dma_ch_sel -0.350067 -1.497774 -0.621457 0.219290 1.955118 0.420415 1.346969 0.921497 -0.051440 1.017130 0.097455 2.187316 0.372528 -1.038929 0.198113 -0.568605 0.966276 0.633394 0.850139 -2.267889
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 0.633670 0.649740 -0.112741 0.230243 0.914038 -1.525466 -0.861633 -1.683625 -2.024263 -1.320993 0.805258 -0.167640 -0.324533 1.813446 -0.817960 0.027808 -2.142567 -1.483484 -0.211210 0.100464
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -1.770662 -1.739029 -1.042753 -0.942639 -0.234500 -1.429477 1.977409 0.836624 -1.934113 0.274151 0.255415 2.109375 -1.074184 -1.511764 1.754770 0.341195 0.938872 0.173288 1.184479 1.008434
wb_dma_wb_slv/reg_slv_dout -1.252104 5.181982 -0.444599 -2.351087 -6.790711 3.250187 -3.817526 0.484020 1.111015 1.023028 -4.350900 -2.227938 -1.585254 -1.049965 -0.706951 -1.245925 -1.226506 -0.429651 0.472400 7.968704
wb_dma_ch_pri_enc/always_2 -1.133970 -0.592077 -1.328289 -0.052141 1.914055 -2.293364 0.256810 0.274607 -1.502093 -0.503852 -0.651624 3.085565 -0.140372 0.172539 0.904305 -0.264599 -1.550363 -1.952607 1.196923 -0.523721
wb_dma_ch_pri_enc/always_4 -1.105524 -0.553056 -1.293638 -0.065683 1.901783 -2.215531 0.299497 0.263542 -1.499692 -0.510618 -0.637438 3.067951 -0.121887 0.177796 0.866527 -0.228190 -1.449406 -1.821584 1.162940 -0.543246
wb_dma/inst_u3 3.246266 2.637368 0.048478 -3.443758 -3.600372 -1.224107 -0.868902 -2.131074 -4.516846 -3.889887 -0.581523 -1.647226 0.561414 -0.021500 -0.210059 2.627081 0.216316 3.531080 -2.738076 3.681562
wb_dma_wb_slv/always_1/stmt_1 1.673183 5.965136 1.726804 -0.740152 -3.366805 -0.406816 -2.246586 -1.786047 -0.674241 -1.719814 -1.575176 -2.310643 -1.655975 1.380044 -0.708785 -0.338211 -3.876463 -2.756109 -4.208549 6.935497
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -1.984560 0.517978 0.540980 4.222623 -0.368088 1.742619 1.782540 -0.956089 0.926547 1.535745 -4.171702 -2.284524 -0.695560 -2.437665 -4.343638 -1.513393 1.580149 0.723066 -2.368081 1.059145
wb_dma_rf/wire_ch0_am0 1.497603 -0.218344 -1.378298 -0.147204 -1.035976 -0.681711 -0.191425 0.646170 1.847465 0.877417 -1.955463 -2.072273 1.535188 0.537609 0.262270 -1.096657 -1.130754 0.144772 0.830822 -1.345521
wb_dma_rf/wire_ch0_am1 -2.064332 0.799218 1.989931 1.125504 0.468041 -2.050998 0.508325 -0.755883 -0.760119 -1.410449 1.354437 0.711808 0.288214 2.558045 1.994994 1.838293 1.543908 0.907171 -2.869125 -0.447828
wb_dma_wb_mast/wire_mast_drdy -2.589811 -0.211160 -4.056199 -0.529418 -1.553152 1.286583 -0.857752 1.211801 -1.329730 -0.336270 -4.491329 1.876450 -0.657705 -1.902475 -1.374802 1.752682 3.368871 0.936941 2.041837 -1.484940
wb_dma_wb_if/wire_mast_pt_out 1.539302 0.588450 0.287134 -0.621834 -0.781418 0.072141 -2.164607 -0.155295 -3.805296 -2.153026 -0.132099 0.204283 -1.490187 -0.682298 -0.932417 2.429088 0.713274 1.139025 -0.933632 0.829338
wb_dma_ch_sel/assign_95_valid/expr_1 -3.306740 4.878441 -1.228325 1.066193 -3.395805 1.907113 -0.598206 0.489498 3.196711 1.340153 -4.527401 -1.655936 0.769891 2.383815 -0.081345 0.183619 4.578356 0.634394 -2.801256 -0.536826
wb_dma_ch_pri_enc/assign_1_pri_out_tmp/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1 -1.031443 -0.573272 -1.301678 -0.033047 2.015122 -2.227651 0.286262 0.225888 -1.617657 -0.552325 -0.569454 3.111986 -0.146644 0.196938 0.834419 -0.247388 -1.580221 -1.885775 1.202911 -0.638013
wb_dma_ch_pri_enc/assign_1_pri_out_tmp/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1 -1.044549 -0.487276 -1.295534 -0.073821 1.853761 -2.385675 0.205315 0.119978 -1.706173 -0.687844 -0.549727 2.995186 -0.151442 0.304442 0.851729 -0.200639 -1.689743 -1.957944 1.163276 -0.431673
wb_dma_pri_enc_sub/always_3/if_1/stmt_1 -1.057592 -0.578282 -1.263302 -0.093795 1.851572 -2.243805 0.270993 0.206778 -1.544142 -0.525417 -0.570322 3.010901 -0.126714 0.231047 0.877742 -0.173566 -1.485860 -1.841736 1.187924 -0.519082
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1 -3.317087 -1.306229 0.420323 1.929296 -0.387794 0.072499 3.940032 -1.134286 -1.472895 2.228909 -1.764667 1.323846 -1.022153 -3.563652 -3.140584 -2.420873 2.665181 1.988388 -0.368826 3.422922
wb_dma/constraint_slv0_din -0.547325 1.584170 2.294090 -0.854555 -1.187806 0.716966 -2.639111 -0.234967 -2.199389 -2.111208 0.235096 -0.356801 -1.709765 -0.092963 1.054480 -0.369883 -1.361998 -1.903525 -0.468731 1.836672
wb_dma_de/always_4/if_1/if_1 1.052738 2.468670 0.289169 0.194996 2.062119 0.202379 -0.059511 0.315462 -3.066471 -0.155800 -1.691069 0.985132 0.073484 0.784390 0.719137 -2.736446 -0.371680 -1.912289 -1.837388 -3.456820
wb_dma_rf/always_2 0.815956 0.295038 2.457710 -1.017348 -0.402308 -0.865322 -2.769486 0.675018 -3.633175 -3.942560 -1.546575 -1.069245 -1.545858 -1.201622 3.715501 -1.478316 -2.604735 -4.084975 -0.629850 -0.578490
wb_dma_rf/inst_u24 -2.951699 -1.137242 -0.798182 2.102508 0.991923 -1.257621 1.979445 0.485969 -0.761834 -0.278498 -3.924285 1.565131 -1.024009 -1.925107 0.275427 -2.035219 0.110531 -3.184177 -0.560804 -2.022988
wb_dma_rf/always_1 3.377539 5.130154 2.965712 -4.681024 -5.043331 1.368412 -1.843301 -3.137314 -4.128693 -4.203730 2.915155 -2.056334 -3.520910 1.919291 1.263103 0.392943 -0.787841 -1.503600 -6.163242 5.105861
wb_dma_ch_sel/always_38 -3.394923 4.324666 1.270860 1.084434 0.610800 2.459145 -3.997080 -0.018678 -0.567144 -2.571963 0.085769 1.715884 -0.465886 2.387669 -0.485154 2.961779 1.788988 -2.329062 -1.758046 -0.752197
wb_dma_ch_sel/always_39 -0.562621 -0.226837 -0.472506 1.771232 2.410399 1.764243 3.205904 0.649357 -0.811754 1.874151 -3.076307 2.040159 0.454101 -2.137449 -1.292706 -3.489802 2.377354 0.929200 -1.847940 -4.311620
wb_dma_ch_sel/always_37 3.354166 2.391096 2.914160 -0.925514 0.198737 -3.327123 2.688771 -0.393500 -0.053140 -3.029716 0.814766 -1.827555 -0.954087 -1.385149 1.322971 -1.389752 1.150006 -2.940847 -4.510757 1.213948
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/cond -1.980253 -0.730458 0.498217 2.366642 -0.808439 1.221198 1.653208 0.460288 0.992494 0.448545 -3.403207 -1.522613 -0.903095 -2.306911 -0.646286 -1.813066 1.642557 -1.393579 -1.590417 -1.636779
wb_dma_de/always_23/block_1/case_1/block_4/if_1/if_1 3.059848 3.835868 -2.261513 -0.625059 0.683874 -1.489943 3.394348 -0.573705 3.246186 0.512996 -2.487801 0.474162 2.512985 1.590098 -0.732038 -2.073513 -1.059636 0.069461 -4.646829 -1.107753
wb_dma_ch_sel/assign_10_pri3 -0.331521 -1.472504 -0.612782 0.184716 1.947058 0.387244 1.353394 0.892839 -0.048891 0.956348 0.118135 2.165566 0.405585 -1.030089 0.224748 -0.563568 0.937837 0.634424 0.855623 -2.226268
wb_dma_rf/inst_u21 -2.812359 -1.330598 -0.806029 2.166994 1.119187 -1.110326 1.889272 0.470644 -0.721619 -0.168618 -3.611432 1.507786 -0.996002 -1.880420 0.128185 -1.946938 -0.030261 -3.058776 -0.405136 -2.100784
wb_dma_rf/wire_ch3_adr0 0.722740 -1.164967 0.597791 -1.906675 -1.242561 -1.884647 2.158540 -1.667623 -3.878180 -2.933117 2.875479 -0.464040 -1.680608 -1.151510 0.006372 1.393323 1.561243 0.408980 -1.159547 1.660925
wb_dma_ch_rf/input_dma_busy 4.517574 3.224196 4.562483 -1.278317 0.500737 -0.716603 -1.369581 0.085094 -3.010064 -2.618028 1.940202 -2.577264 -1.720058 -1.228083 0.200971 -0.865692 1.060310 -2.278470 -2.697791 0.776531
wb_dma_ch_sel/assign_134_req_p0 -1.213875 0.134637 1.519612 0.798266 -0.593298 0.982741 2.308605 -0.759438 -1.993594 1.949705 0.040178 -0.290614 -0.731441 -2.122797 -1.884541 -2.120744 2.544594 1.864749 -0.670179 2.462573
wb_dma/wire_wb0m_data_o 4.077625 -0.090463 -0.171623 -0.548503 -1.454726 1.089683 1.229587 -3.028563 0.910663 -0.746558 2.458719 -4.008044 -1.786039 -0.237421 -4.080267 0.105555 -0.035588 -0.191455 -2.466754 2.435054
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/cond -1.918828 -0.739667 0.514452 2.295336 -0.844499 1.148737 1.747346 0.284388 0.898111 0.369685 -3.254522 -1.577113 -0.860429 -2.200809 -0.647885 -1.839951 1.705166 -1.312204 -1.656235 -1.589245
wb_dma_ch_rf/always_6/if_1 1.170465 1.034284 -1.710883 -2.105739 -2.334355 -0.980215 0.522928 -2.223751 0.846860 -4.401564 -1.838215 -0.459516 1.877692 -0.936340 -2.864489 0.512993 2.809772 -0.605728 -1.375170 1.185459
wb_dma 3.692184 3.595154 0.087129 -3.235069 -3.546612 -0.879574 -1.365204 -1.369774 -4.982151 -3.587827 -0.522819 -2.794033 0.258584 -0.145233 0.597879 2.954224 0.298632 3.443784 -2.837113 4.509064
wb_dma_de/assign_64_tsz_cnt_is_0_d/expr_1/expr_1 2.556503 3.483140 -0.785371 -1.601836 2.629741 0.722112 -0.155844 0.067659 -2.807219 0.537106 0.022491 3.423729 0.933678 0.911612 -1.119374 -1.514319 0.263389 0.959774 -1.137151 -1.576144
wb_dma_de/assign_64_tsz_cnt_is_0_d/expr_1/expr_2 2.213158 1.901572 1.449609 -1.169703 -0.310147 1.207236 -2.050566 0.353478 -0.744816 -0.410241 1.786094 -1.873086 0.131113 1.534906 1.262538 0.220589 -0.147299 -0.376980 -0.550151 -1.007642
assert_wb_dma_rf/input_wb_rf_adr -0.143867 2.921209 2.862592 -0.866776 -0.423386 -1.628925 -2.009850 -0.230171 -3.899536 -0.724435 1.470648 1.308795 -0.599322 1.765499 1.020747 2.237350 0.436915 2.082587 -1.347901 2.317126
wb_dma_ch_rf/always_6/if_1/if_1 1.407746 0.927090 -1.712911 -2.250027 -2.711684 -1.026372 0.542423 -2.519633 0.735566 -4.773452 -1.953956 -0.922645 1.924620 -0.997009 -2.987903 0.402268 2.708431 -0.658989 -1.483726 1.399122
wb_dma_ch_pri_enc/assign_1_pri_out_tmp/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1 -1.041067 -0.487765 -1.268406 -0.061235 1.781077 -2.250740 0.249774 0.177955 -1.554261 -0.579148 -0.607589 2.881835 -0.131688 0.268987 0.844955 -0.206815 -1.539105 -1.850724 1.112504 -0.439256
wb_dma_ch_arb/wire_gnt -2.121128 -0.527318 -0.650974 1.342923 0.989150 -4.034234 4.853172 -1.807757 -0.878744 -1.874784 -1.579572 2.222666 0.653649 -2.713471 -2.189182 0.642037 2.558414 2.349167 -2.402915 4.448868
wb_dma_ch_rf/always_10/if_1/if_1/block_1/if_1/if_1 -2.998468 -1.245922 -0.798921 2.292469 1.135160 -1.102034 1.891693 0.490130 -0.684626 -0.128964 -3.819606 1.491175 -1.038522 -1.915272 0.129108 -2.101417 -0.074587 -3.270159 -0.434185 -2.113965
wb_dma_de/always_23/block_1/case_1/block_1/if_1/stmt_1 -0.023310 0.806603 -0.476763 -1.211610 -0.834450 1.556838 -2.165504 -0.953436 -0.322357 -2.738356 0.665434 -0.365953 0.292608 0.915388 -0.286299 1.238109 -0.666675 -1.339883 0.169472 0.031942
wb_dma_ch_sel/assign_127_req_p0/expr_1/expr_1 -0.568558 -0.319663 -0.477985 1.754015 2.403992 1.743836 3.168209 0.646712 -0.795851 1.869675 -2.998723 1.978934 0.441870 -2.071360 -1.278546 -3.445935 2.321514 0.914422 -1.732916 -4.267137
wb_dma_rf/always_1/case_1/cond 3.153478 5.364583 3.032413 -4.490347 -5.041322 1.660928 -2.163977 -3.091137 -3.984222 -4.268857 2.775662 -2.149791 -3.699172 2.011580 1.314637 0.370877 -0.933777 -2.061440 -6.220892 5.078879
wb_dma_ch_pri_enc/assign_1_pri_out_tmp/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1 -1.044374 -0.534318 -1.339166 -0.071099 1.951690 -2.319693 0.209238 0.184792 -1.641456 -0.601178 -0.549076 3.082483 -0.137515 0.246965 0.899279 -0.181355 -1.649132 -1.914561 1.219769 -0.549835
wb_dma_wb_slv/assign_4/expr_1 5.239778 0.494942 -0.236827 -1.228916 -2.383610 0.951353 -0.714232 -2.636494 -2.865686 -2.719295 1.357893 -3.202290 -2.982948 -1.380067 -4.648750 2.529389 1.151291 1.419751 -3.391510 3.099236
wb_dma_de/always_23/block_1/case_1/block_8/if_1/cond -0.404962 -0.054339 -3.211035 -0.965995 1.365958 0.000557 0.260160 2.744920 1.017385 0.905025 -1.609957 4.037700 0.235569 -1.694978 0.655669 2.509745 0.624322 1.192906 1.566977 -0.103041
wb_dma_de/always_3/if_1/stmt_1 -1.368437 0.387872 1.154440 0.970785 -0.724878 0.774304 -1.312092 -0.810083 -1.047759 0.818237 -0.127057 -0.268734 -0.173094 0.274758 -1.596551 -0.183942 0.424207 1.198319 0.345543 1.722551
wb_dma_ch_sel/assign_104_valid -1.391658 -0.045034 0.760667 0.689603 -0.286730 1.446371 0.625622 2.471570 0.656481 0.657372 -2.654945 -0.274398 -0.618545 -2.114206 2.378882 -1.734073 1.894864 -2.153291 -0.683260 -2.969427
wb_dma_ch_rf/always_9/stmt_1 -2.904347 -1.153047 -0.742576 2.239582 1.084134 -1.003543 1.849848 0.505871 -0.667479 -0.136508 -3.802831 1.401104 -1.021981 -1.904755 0.110736 -2.024153 0.046358 -3.195562 -0.504181 -2.118886
wb_dma_wb_if/input_mast_adr -0.307501 1.131427 0.098244 2.201016 0.370306 0.736075 0.100777 -1.319217 0.180232 1.277047 -1.103160 -1.012007 0.070977 -0.356274 -3.913069 0.200118 -0.091002 1.907368 -0.699737 2.670363
assert_wb_dma_ch_arb/input_req -0.234049 1.249926 0.140406 1.627997 0.561286 1.365174 1.931594 -0.221844 -0.773486 0.921670 -3.313238 -0.110928 0.089375 -1.152610 -1.527027 -3.002511 1.502297 0.291909 -2.683381 -2.158448
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -1.861716 -1.817488 -1.045626 -0.901940 -0.144707 -1.371495 2.042447 0.873477 -1.952314 0.346889 0.227328 2.239694 -1.053216 -1.630505 1.780904 0.261610 0.991311 0.144499 1.231157 0.906605
wb_dma_wb_if/input_wbm_data_i -1.202016 5.180394 -0.389502 -2.457171 -6.762951 3.045651 -3.601795 0.430697 1.026756 0.974252 -4.293584 -2.220321 -1.498135 -0.987314 -0.366825 -1.506648 -1.314124 -0.447395 0.261442 7.971394
wb_dma_de/wire_tsz_cnt_is_0_d 2.413611 3.275676 -0.965251 -1.630197 2.624250 0.720223 -0.111983 0.217449 -2.639762 0.660133 -0.027325 3.585506 0.941332 0.752930 -1.057375 -1.364828 0.347833 1.139344 -0.939537 -1.590846
wb_dma/wire_dma_err -3.020580 -1.194239 -0.838642 2.228171 1.084851 -1.103434 1.821318 0.576244 -0.649656 -0.130799 -3.846462 1.542666 -1.019908 -1.943173 0.182513 -1.974773 0.036058 -3.234185 -0.388615 -2.112769
wb_dma_ch_sel_checker/input_ch_sel_r -1.443795 0.176751 -0.612465 -0.469714 -0.840482 -1.199450 -0.243966 1.055604 0.524285 -0.158047 -1.509102 1.172248 -0.211399 -0.616704 1.517441 0.320666 -0.372445 -1.093653 0.663219 1.537026
wb_dma_ch_sel/assign_119_valid -1.292436 -0.051968 0.730466 0.738065 -0.174713 1.487155 0.662310 2.442461 0.596070 0.655423 -2.637917 -0.234502 -0.593730 -2.077494 2.275748 -1.709479 1.870836 -2.102125 -0.707891 -3.078052
wb_dma_inc30r/input_in -2.439223 0.077305 1.764094 -1.046202 -0.664123 -3.130192 4.500113 -2.464052 -0.795977 -1.472424 3.288404 1.733967 0.963638 0.419047 0.457372 -0.517561 4.173838 2.055248 -2.240372 3.309404
wb_dma_ch_pri_enc/inst_u15 -1.066185 -0.572395 -1.311205 -0.095163 1.869587 -2.211563 0.264921 0.293975 -1.510545 -0.517415 -0.580381 3.055990 -0.105534 0.163689 0.919152 -0.198809 -1.538841 -1.794792 1.224272 -0.499149
wb_dma_ch_pri_enc/inst_u14 -1.117884 -0.595379 -1.325993 -0.065044 1.966820 -2.255864 0.298815 0.282766 -1.527622 -0.514389 -0.635496 3.142051 -0.107877 0.180028 0.874356 -0.250565 -1.517497 -1.857127 1.239801 -0.582491
wb_dma_ch_pri_enc/inst_u17 -1.031330 -0.582432 -1.278760 -0.025074 1.972521 -2.266597 0.255429 0.182154 -1.636857 -0.550625 -0.585311 3.067837 -0.134656 0.254253 0.846102 -0.236194 -1.600810 -1.926123 1.173686 -0.610306
wb_dma_de/wire_dma_err -2.808842 -1.267071 -0.748874 2.107731 1.036933 -1.147656 1.785149 0.550336 -0.662472 -0.227717 -3.636507 1.445757 -1.042154 -1.932545 0.217723 -1.858184 -0.012418 -3.165464 -0.356960 -1.993183
wb_dma_ch_pri_enc/inst_u11 -1.099898 -0.523326 -1.271090 0.004564 1.934483 -2.275812 0.265156 0.190002 -1.601233 -0.573920 -0.594722 3.029397 -0.155984 0.230744 0.797668 -0.254249 -1.616051 -1.941705 1.158128 -0.578007
wb_dma_ch_pri_enc/inst_u10 -1.038573 -0.537343 -1.268504 -0.027678 1.867903 -2.185446 0.291956 0.210170 -1.554501 -0.539181 -0.588290 2.959726 -0.110166 0.182730 0.818101 -0.239070 -1.462509 -1.795281 1.118242 -0.547320
wb_dma_ch_pri_enc/inst_u13 -1.027667 -0.502817 -1.276628 -0.074222 1.921513 -2.232269 0.179633 0.176356 -1.574898 -0.551706 -0.502742 2.979659 -0.151161 0.305841 0.826963 -0.157296 -1.591102 -1.879993 1.167696 -0.508181
wb_dma_ch_pri_enc/inst_u12 -1.103901 -0.519149 -1.307125 -0.045901 1.884841 -2.264254 0.276020 0.185495 -1.591342 -0.529052 -0.611665 3.004707 -0.141797 0.201299 0.853010 -0.239809 -1.571568 -1.928357 1.127777 -0.543571
wb_dma_ch_pri_enc/inst_u19 -1.106197 -0.567482 -1.317999 -0.031658 1.971186 -2.294414 0.281183 0.216073 -1.601796 -0.545582 -0.584276 3.069401 -0.130737 0.182382 0.838006 -0.268779 -1.547949 -1.890531 1.182532 -0.583804
wb_dma_ch_pri_enc/inst_u18 -1.094376 -0.500530 -1.290421 -0.060597 1.887818 -2.303338 0.217503 0.204217 -1.575430 -0.562112 -0.609941 3.014911 -0.152518 0.254262 0.880696 -0.220072 -1.606104 -1.944674 1.168303 -0.489222
wb_dma_ch_sel/assign_110_valid -1.328332 -0.076892 0.723986 0.712529 -0.156814 1.449553 0.652498 2.468571 0.580883 0.682288 -2.593415 -0.207523 -0.560017 -2.103615 2.340539 -1.695310 1.913568 -2.090820 -0.695187 -3.122743
wb_dma_rf/inst_u30 -3.033926 -1.331971 -0.736618 2.249829 1.082798 -1.078877 1.929766 0.587678 -0.595352 -0.111900 -3.817244 1.457389 -1.069680 -2.025608 0.200196 -2.002425 0.133428 -3.178312 -0.420163 -2.136475
wb_dma_ch_sel/assign_97_valid/expr_1/expr_2/expr_1 -4.666002 -1.118676 0.565863 0.718986 -0.167055 -0.598374 -0.043123 2.980680 2.098609 0.267725 -1.323573 3.054411 -1.600939 -2.513899 2.662086 1.274015 1.668582 -2.832391 1.720959 0.850423
wb_dma_ch_pri_enc/wire_pri6_out -1.089250 -0.530501 -1.315896 -0.080716 1.897171 -2.285767 0.220194 0.234347 -1.595813 -0.569244 -0.584445 3.059424 -0.168569 0.209963 0.884754 -0.229039 -1.600046 -1.888130 1.217606 -0.509822
wb_dma_rf/assign_6_csr_we 1.183262 -0.219912 3.204886 0.015535 0.500488 -2.216065 -1.252183 1.767954 -3.732253 -1.781937 -2.099550 -0.979996 -2.041877 -2.006348 4.433744 -2.611617 -2.207025 -3.288688 -0.894254 -0.995948
wb_dma_de/assign_82_rd_ack 2.304359 3.511329 -1.619200 -0.402216 2.430794 0.969999 -0.871200 1.085135 -2.479628 -0.034785 -1.799141 1.678427 0.060549 0.750035 -0.301928 -0.062338 -0.390298 -0.455655 -1.650727 -3.014820
wb_dma_ch_rf/assign_28_this_ptr_set/expr_1/expr_2 0.660304 -2.292565 -1.063777 -1.421175 1.086139 -2.567797 0.815836 2.188811 -0.390770 -1.318223 -1.995358 2.641207 0.883024 -2.668369 3.363959 -0.141686 -0.526151 -0.138151 1.296894 -0.418445
wb_dma_ch_sel/assign_96_valid -2.490504 2.565328 0.622687 0.604018 -3.429728 -0.235525 -0.349843 0.152445 2.039376 -0.509646 -4.688601 -2.504734 1.542637 1.510111 2.392290 -1.941021 3.619562 -0.315191 -2.522529 -0.935908
wb_dma_ch_pri_enc/assign_1_pri_out_tmp/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1 -1.132485 -0.603114 -1.274205 -0.048956 1.892105 -2.229409 0.298450 0.302018 -1.481507 -0.482772 -0.642440 3.038910 -0.140084 0.165189 0.919886 -0.216920 -1.505145 -1.858200 1.206375 -0.527925
wb_dma_de/reg_next_ch -0.277971 2.386106 0.708503 0.536987 2.089874 -1.240270 -1.036216 2.301985 0.218500 -2.667247 -1.708485 1.702153 0.026279 0.252143 3.206229 2.000402 1.283332 -2.212652 -2.597364 -2.685969
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/cond 0.720710 0.721822 -0.095496 0.188257 0.912071 -1.585660 -0.849089 -1.763674 -2.110390 -1.431654 0.869373 -0.216905 -0.309658 1.868513 -0.827016 0.082900 -2.187166 -1.492393 -0.275788 0.197166
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/if_1/if_1/if_1/if_1/cond 0.616923 0.670641 -0.143340 0.231726 0.957996 -1.561925 -0.858760 -1.701824 -2.100481 -1.379411 0.767728 -0.170152 -0.312354 1.834325 -0.847684 0.040908 -2.179056 -1.527177 -0.257706 0.107464
wb_dma_ch_rf/assign_28_this_ptr_set/expr_1 0.589545 -2.344486 -1.055090 -1.447223 0.902213 -2.629744 0.790161 2.151431 -0.263193 -1.359955 -2.046368 2.531464 0.884414 -2.635089 3.478030 -0.123605 -0.589166 -0.171537 1.333705 -0.231710
wb_dma_ch_rf/assign_24_ch_txsz_dewe 2.068939 2.453309 -0.760405 1.233456 2.764249 4.896815 -1.868229 2.899179 0.932115 3.457382 -1.496623 0.547089 -0.109244 -0.623878 -1.645459 -0.137140 -0.146507 0.483845 0.018200 -3.839852
assert_wb_dma_ch_arb -0.214618 1.248199 0.122985 1.559662 0.525850 1.366102 1.852911 -0.229746 -0.727633 0.922640 -3.268741 -0.143442 0.093723 -1.116315 -1.499967 -2.921735 1.513625 0.272796 -2.685262 -2.117102
wb_dma/wire_csr 4.904589 1.683384 -2.374946 -0.335908 -0.724359 -1.342271 0.004501 1.154505 0.029457 -1.221087 -2.726983 -4.834244 0.460848 -0.020418 2.750226 1.493762 -3.466699 0.275497 -2.545705 1.011301
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 0.634401 0.647574 -0.118886 0.297482 0.963378 -1.513270 -0.807395 -1.688691 -2.091728 -1.321366 0.754402 -0.171490 -0.306705 1.847265 -0.856452 0.018346 -2.146805 -1.542707 -0.249492 0.069187
wb_dma_wb_if/input_mast_din 2.531437 1.483845 -3.866657 -0.641411 0.647968 0.333479 -1.037147 1.752721 2.215054 1.323777 -2.635453 1.547378 1.008926 -0.509862 -1.660711 2.591268 -2.338862 2.031143 0.640060 1.124425
wb_dma_de/always_23/block_1/case_1/block_9/if_1/cond -1.699271 -1.873593 0.378155 0.791686 -1.339171 -0.201917 -0.135882 0.580214 1.645599 -0.441769 -0.179366 -1.458672 -0.956223 -1.122117 0.773993 1.017637 0.179077 -1.625137 0.942752 0.490682
wb_dma_ch_rf/reg_sw_pointer_r -1.828706 2.433345 2.699255 1.564458 1.002360 -1.648780 -2.596701 0.857772 -2.382927 -2.180711 -0.843436 1.324265 -0.422308 1.519894 2.373647 2.991711 1.155804 0.139216 -2.796102 0.082700
wb_dma_ch_sel/assign_142_req_p0 -2.609868 0.283925 1.876940 1.649948 -0.852042 2.250858 -0.699761 1.688485 -0.479793 1.537048 -2.735299 -0.484047 -0.709969 -1.857871 0.739505 -1.944067 2.221726 -0.900980 -0.281705 -1.313244
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -2.048179 0.310451 0.585598 4.209521 -0.556830 1.724133 1.698071 -0.981203 1.043744 1.539176 -4.048235 -2.455855 -0.768712 -2.429525 -4.318483 -1.433056 1.529894 0.645507 -2.248603 1.100906
wb_dma_ch_sel/assign_128_req_p0/expr_1/expr_1 -0.427818 -1.538982 -0.627047 0.256590 2.002104 0.408473 1.355298 0.941762 -0.054394 1.008915 0.082472 2.204297 0.396456 -1.030708 0.204013 -0.569547 0.918868 0.607707 0.885676 -2.287991
wb_dma_rf 3.299016 4.066844 0.499550 -3.339541 -3.393742 -1.117544 -0.864975 -0.841602 -3.390365 -3.346673 0.391737 -2.884723 -0.536642 0.610122 1.184662 1.312324 1.877843 2.494584 -2.966382 4.542134
wb_dma_de/assign_6_adr0_cnt_next/expr_1 1.332000 0.776616 0.657178 -0.088556 -0.338198 0.353023 0.334572 -1.096232 0.149479 -0.418929 1.098341 -1.602679 0.028574 2.263859 0.751839 -0.459559 -0.080863 -0.292988 -2.453118 -2.007977
wb_dma_de/reg_chunk_cnt 0.978639 2.470414 0.237640 0.258444 2.199055 0.160206 -0.032214 0.264688 -3.137166 -0.133302 -1.725619 1.060401 0.070659 0.774802 0.659080 -2.763189 -0.469679 -2.008144 -1.843250 -3.566636
wb_dma_de/always_23/block_1/case_1/block_4/if_1 2.881075 3.860447 -2.149807 -0.543052 0.707541 -1.474225 3.452281 -0.648694 3.209994 0.458964 -2.496443 0.396107 2.524846 1.727992 -0.607519 -2.174541 -0.879533 0.046214 -4.794711 -1.228545
wb_dma_de/always_23/block_1/case_1/block_3/if_1 1.923448 4.177638 -1.139228 0.035516 0.109017 -0.812940 2.230453 -1.220182 2.133747 1.201026 -2.624557 0.381026 2.454248 1.892393 -1.872996 -2.488907 -0.677965 1.099524 -4.394236 0.272734
wb_dma/input_wb0m_data_i -1.094434 4.984386 -0.648988 -2.581202 -6.787632 3.027791 -3.779957 0.666933 1.064060 0.903045 -4.440389 -2.107514 -1.540361 -1.156774 -0.413407 -1.103525 -1.317141 -0.366537 0.587588 7.901718
wb_dma_de/always_15/stmt_1 1.624063 3.051438 -1.638231 -0.620732 1.526384 2.466923 0.005215 2.848246 -0.386384 1.380000 -2.912996 1.933520 0.409143 -1.172477 0.431505 -0.142910 1.741915 1.094520 -1.515194 -2.956592
wb_dma/wire_ch7_csr 1.370567 2.525310 -1.021268 -1.978261 -3.006967 -1.027044 0.024904 -0.491214 -1.950666 -1.768074 -0.973834 -2.376347 0.960136 1.042827 1.605084 1.549197 2.259256 2.937129 -2.228648 1.980568
wb_dma/input_wb0_ack_i 2.223454 2.172233 -0.494747 -3.480324 -3.901567 -1.420516 -3.130591 -0.579040 -4.672068 -4.302110 -2.933036 0.055929 0.935784 -0.266059 0.497698 3.290242 1.452937 3.259267 -1.331365 2.215123
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -1.985952 0.442272 0.600880 4.150580 -0.472222 1.760011 1.672112 -0.976594 0.987311 1.553169 -4.032500 -2.386083 -0.736055 -2.396071 -4.319218 -1.451797 1.526812 0.674521 -2.221765 1.168778
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1 -2.075290 0.438577 0.560675 4.191502 -0.491521 1.691111 1.628590 -0.930896 1.026040 1.489137 -4.084829 -2.411263 -0.797694 -2.420302 -4.247369 -1.372954 1.467692 0.564015 -2.248729 1.153734
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -1.964452 0.527385 0.632261 4.175584 -0.527310 1.698678 1.565056 -1.019246 0.981629 1.489491 -4.070785 -2.486913 -0.760134 -2.366431 -4.391997 -1.417048 1.393397 0.646996 -2.264668 1.254883
wb_dma_ch_rf/assign_13_ch_txsz_we/expr_1/expr_1/expr_2 -1.266775 0.825385 0.470872 3.181649 1.079710 2.766368 -0.229541 0.864618 1.171728 3.041786 -3.416157 -0.406045 -0.642340 -1.164428 -2.240953 -2.880509 -0.977181 -1.528331 -0.412965 -1.610127
wb_dma_ch_sel/assign_125_de_start -3.453554 4.193800 1.266716 1.235451 0.578395 2.348528 -3.713761 -0.003937 -0.409831 -2.537932 -0.060993 1.596782 -0.487336 2.345013 -0.415326 2.817361 1.866645 -2.496468 -1.869709 -0.931092
wb_dma_ch_rf/always_2/if_1/if_1/block_1/if_1/cond/expr_1 0.633997 -2.409110 -1.034496 -1.437527 0.957634 -2.576469 0.843807 2.164341 -0.263121 -1.306377 -1.953713 2.543850 0.893111 -2.685987 3.389465 -0.146357 -0.522134 -0.093429 1.319099 -0.359881
wb_dma_ch_rf/always_8/stmt_1/expr_1/expr_1/expr_1 2.841363 1.147956 3.451735 -0.360756 0.740034 -1.409505 0.048181 -0.388667 -2.603737 -2.356508 1.124251 -1.264212 -1.830737 -2.227327 -0.751635 -0.869451 0.847859 -1.770663 -1.915042 1.345037
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 0.623444 0.675542 -0.096070 0.229513 0.879416 -1.467932 -0.827803 -1.615079 -2.012234 -1.326898 0.735252 -0.182137 -0.328293 1.746954 -0.784585 0.052065 -2.086253 -1.448564 -0.252870 0.110614
wb_dma_de/always_23/block_1/case_1/block_8/if_3/block_1 -3.240746 0.226594 -1.376724 0.105266 0.006013 0.250349 -0.961603 3.786616 2.731666 0.375875 -1.506968 3.561520 -1.614593 -2.517008 1.540138 4.013236 1.656549 -1.292709 1.721405 1.551167
wb_dma_ch_sel/input_dma_busy -0.353282 -1.497454 -0.607517 0.180662 1.915432 0.410937 1.383332 0.871030 -0.079446 0.999981 0.175514 2.154866 0.404560 -1.054220 0.208462 -0.574581 0.951025 0.701454 0.796529 -2.250101
wb_dma_inc30r 1.051410 1.240027 -0.043131 -0.038531 -0.907925 -3.055870 5.106730 -2.901781 1.502487 -0.533172 1.203545 -2.080017 2.191750 2.033986 -0.825016 -1.276683 2.374073 2.525831 -4.124423 1.057184
wb_dma_ch_sel/always_45/case_1 -0.830419 0.468170 2.035386 -0.514327 -0.425601 0.467093 -0.658687 -1.932911 -1.747715 1.121470 1.909355 1.564896 0.750628 0.574904 -2.253529 -1.565534 1.186965 2.743956 0.754297 2.979373
wb_dma_ch_sel/assign_117_valid -1.297590 -0.057616 0.708116 0.724823 -0.078453 1.471770 0.693530 2.492731 0.560902 0.660981 -2.644200 -0.165376 -0.530171 -2.130238 2.314489 -1.778574 1.939687 -2.121287 -0.697992 -3.209908
wb_dma_de/always_23/block_1/case_1/block_9/if_2/block_1/stmt_2 -3.085514 0.415939 -1.409011 0.046702 0.226854 0.358498 -1.017994 3.771980 2.591208 0.443075 -1.526067 3.710457 -1.534763 -2.437551 1.400314 3.995897 1.688431 -1.110972 1.641636 1.399414
wb_dma/wire_ch3_adr0 1.057492 -0.747919 0.665696 -2.029536 -1.313955 -1.835438 1.978230 -1.741598 -4.005342 -3.082870 2.850847 -0.659808 -1.639231 -0.980140 -0.063735 1.441030 1.549642 0.417746 -1.479112 1.693765
wb_dma_ch_rf/always_23/if_1/block_1/if_1/stmt_1 -1.360756 0.440878 1.178832 0.903441 -0.724984 0.798284 -1.365686 -0.794963 -1.156716 0.777711 -0.131047 -0.250969 -0.159903 0.294354 -1.568168 -0.133845 0.419868 1.185214 0.370554 1.755163
wb_dma_de/always_6/if_1/if_1/cond 3.397705 4.285453 -0.447793 -0.277685 0.558335 3.386784 -1.158040 1.069106 -0.793108 0.717850 -1.554991 -1.245712 0.242888 0.428103 -1.277064 0.178790 1.219376 1.531666 -2.951787 -2.467851
wb_dma/wire_mast1_pt_out 1.608551 0.376229 0.158870 -0.675509 -0.657107 0.005288 -2.134849 -0.100915 -4.102443 -2.337450 -0.104360 0.411821 -1.446410 -0.746591 -0.861308 2.626869 0.863248 1.356484 -0.888950 0.549849
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/cond -1.941833 -0.700315 0.500802 2.365899 -0.802909 1.199435 1.740649 0.365841 0.873856 0.457865 -3.431956 -1.514249 -0.896420 -2.278946 -0.663868 -1.920536 1.707182 -1.339691 -1.716290 -1.734750
wb_dma_de/always_23/block_1/case_1/block_9/if_1 -1.783043 -1.902476 0.359488 0.785017 -1.401336 -0.205666 -0.164438 0.592774 1.713922 -0.500679 -0.175229 -1.487875 -1.012476 -1.151547 0.783010 1.070782 0.219841 -1.677384 1.014288 0.549233
wb_dma_ch_sel/always_48 -1.902359 -0.371280 -0.618806 1.273598 1.100500 -4.190057 4.720595 -2.050342 -1.164571 -1.970791 -1.314720 2.162350 0.769727 -2.309341 -2.262437 0.579133 2.258993 2.350435 -2.491440 4.505138
wb_dma_ch_sel/always_43 1.252687 5.123114 0.382562 -1.362813 2.575659 0.964212 -1.041672 0.573617 -2.545672 0.505616 0.189503 4.455722 0.082511 0.964611 -0.920795 -0.806121 1.063641 0.317115 -1.603860 -0.294385
wb_dma_ch_sel/always_42 4.814193 1.602797 -2.275397 -0.261191 -0.647745 -1.501099 0.037529 1.029035 -0.269015 -1.322355 -2.654120 -4.776025 0.540653 0.113895 2.800214 1.365684 -3.356968 0.356348 -2.498990 0.993387
wb_dma_ch_sel/always_40 1.236370 -2.205035 -0.093666 -2.798305 1.258796 -2.733371 1.481871 0.898751 -0.961828 -0.948680 0.192512 4.212543 1.797801 -2.256917 2.513541 -1.564864 0.242648 1.484504 1.611898 0.879179
wb_dma_ch_sel/always_47 -1.966038 0.230078 0.850898 1.149502 0.977586 -0.658965 1.014589 -0.193911 1.466331 -0.377429 0.699052 0.850761 0.882966 1.595613 1.070766 0.339075 1.681719 -0.125339 -1.471427 -1.757357
wb_dma_ch_sel/always_46 1.556155 -0.187988 -1.408699 -0.185653 -1.073480 -0.750006 -0.184622 0.588284 1.716870 0.822223 -1.911363 -2.008422 1.490869 0.543605 0.302132 -1.065542 -1.120864 0.139383 0.844208 -1.311313
wb_dma_ch_sel/always_45 -0.805214 0.485782 2.021505 -0.501845 -0.377099 0.518624 -0.722053 -1.912979 -1.700243 1.123252 1.926904 1.529550 0.739351 0.630951 -2.233010 -1.541820 1.117839 2.703265 0.770555 2.966072
wb_dma_ch_sel/always_44 -3.263414 -1.705558 0.990894 -1.025490 -4.312398 -2.066257 3.640862 -0.524134 -0.180271 -1.854805 0.116021 -1.493949 -2.603926 -3.382744 1.967243 -0.051358 1.983214 -2.385464 -1.256364 4.904655
wb_dma_ch_sel/assign_152_req_p0/expr_1 -2.567414 0.359932 1.846990 1.568830 -0.834976 2.207928 -0.646126 1.672909 -0.526352 1.502755 -2.744613 -0.373617 -0.680154 -1.812662 0.713924 -1.868782 2.305376 -0.781476 -0.325419 -1.280728
wb_dma_ch_rf/input_ndnr -0.035789 1.052102 -2.094220 -0.842159 2.025760 0.999304 2.620502 1.191780 -0.274356 2.033064 -2.399209 5.396918 1.088387 -2.344390 -1.602006 -1.655502 2.609806 2.922035 -0.522604 -0.739170
wb_dma_de/always_4/if_1/stmt_1 0.361016 1.705307 0.325079 -0.010150 1.332621 1.645360 0.942057 1.924110 -1.069677 1.198691 -2.460216 1.324879 0.409190 -1.056611 1.529049 -2.857083 1.714148 -0.472713 -1.633721 -3.736829
wb_dma_ch_pri_enc/wire_pri4_out -1.019663 -0.474356 -1.263844 -0.121632 1.798589 -2.229713 0.150304 0.175774 -1.619039 -0.572698 -0.497678 2.932182 -0.146217 0.292580 0.853030 -0.198475 -1.582713 -1.849207 1.140318 -0.464734
wb_dma_ch_rf/assign_16_ch_adr1_we/expr_1/expr_1/expr_2 -1.460838 0.376804 1.226695 1.024865 -0.717455 0.835193 -1.378908 -0.771475 -1.131639 0.855556 -0.158223 -0.222277 -0.146519 0.260260 -1.612970 -0.204146 0.404616 1.210487 0.419078 1.788291
wb_dma_ch_sel/assign_111_valid -1.228863 0.116494 0.810694 0.745627 -0.173260 1.601721 0.622099 2.491670 0.534142 0.690472 -2.688785 -0.341155 -0.561964 -2.133265 2.281315 -1.799865 1.939244 -2.125541 -0.856208 -3.138574
wb_dma_wb_slv/assign_2_pt_sel 7.060724 4.624139 -3.054631 -3.026411 -1.890303 -0.344157 0.140890 -3.270894 -4.946895 -4.157153 0.009167 -3.488989 -1.575430 -0.645586 -4.592728 4.130919 0.157192 2.836849 -4.690917 4.478865
wb_dma_ch_sel/assign_94_valid/expr_1/expr_2 -3.928339 3.731251 2.026426 1.914621 0.330920 2.466966 -1.570949 2.721911 1.443414 0.924151 -1.799206 2.038422 -0.526873 0.038453 1.036274 1.832309 4.692938 0.023811 -2.336330 -1.158696
wb_dma_ch_sel/assign_144_req_p0 -2.514514 0.363027 1.910085 1.549295 -0.809322 2.263742 -0.673654 1.653146 -0.557879 1.447567 -2.613082 -0.393248 -0.622909 -1.774204 0.786809 -1.880588 2.340751 -0.757288 -0.327677 -1.435648
wb_dma_de/input_pointer 1.217603 -2.220707 -0.063873 -2.728369 1.266060 -2.711534 1.398537 0.939016 -0.937527 -0.948182 0.134977 4.157344 1.738928 -2.303602 2.559901 -1.554109 0.187580 1.419663 1.641734 0.822533
wb_dma_de/always_23/block_1/case_1/block_10/if_2/cond -1.904217 -1.760159 -2.807402 -0.309062 -0.045726 -0.224334 0.091086 3.225847 2.590742 0.324099 -1.722883 2.487722 -0.711093 -2.722767 1.398992 3.546298 0.844134 -0.334835 2.404727 0.487730
wb_dma_ch_sel/assign_96_valid/expr_1/expr_2/expr_1 -2.170827 -2.132438 0.686250 -0.466384 -0.230577 -2.314052 -0.281935 3.166490 1.352248 -1.726434 -1.864272 2.331022 -0.785929 -3.441225 4.231136 1.329265 0.592708 -2.290350 1.538281 1.212839
wb_dma_ch_rf/input_wb_rf_adr -0.899020 6.298510 2.194064 3.327006 0.433910 -2.303906 -3.257695 2.472405 2.509775 3.339723 -5.524408 -0.717320 0.854961 -0.114064 -1.971248 -1.040047 -3.017918 -1.772955 0.521565 5.268998
wb_dma_ch_sel/input_pointer0 -1.189988 -1.277122 -0.318910 -1.668400 1.348074 -1.045030 1.767704 0.662856 -0.115111 1.133230 0.846296 4.894709 1.067673 -1.252390 0.910324 -1.622167 1.294393 1.140698 1.907329 0.612051
wb_dma_ch_sel/input_pointer1 -1.772177 -1.255188 -1.219366 -0.283147 1.057872 -0.802978 1.068524 1.898667 0.521224 0.808019 -1.391186 3.315035 0.168999 -1.603667 1.719120 -0.248185 0.491018 -0.475092 1.516048 -0.671601
wb_dma_ch_sel/input_pointer2 -1.446527 0.143721 -0.639603 -0.432805 -0.776671 -1.184542 -0.204124 1.049349 0.572820 -0.144396 -1.518141 1.238594 -0.177094 -0.592818 1.515865 0.284845 -0.393277 -1.130148 0.728438 1.459649
wb_dma_ch_sel/input_pointer3 0.620633 -2.513101 -1.108162 -1.456376 1.129963 -2.590020 0.874934 2.231935 -0.289290 -1.298068 -1.980857 2.750926 0.940839 -2.772722 3.430088 -0.177922 -0.542689 -0.061926 1.430627 -0.490011
wb_dma_de/reg_chunk_0 0.978836 2.377288 0.267731 0.176636 2.036537 0.208090 0.011997 0.282271 -2.990831 -0.090245 -1.661533 1.019138 0.075283 0.740254 0.759817 -2.702731 -0.365703 -1.855458 -1.799134 -3.442193
wb_dma_ch_sel/always_9/stmt_1/expr_1/expr_1 -0.399374 -1.529067 -0.638422 0.211709 1.994133 0.406940 1.410953 0.907166 -0.049720 1.025595 0.138280 2.233400 0.367682 -1.076150 0.197491 -0.586575 0.922878 0.627577 0.870335 -2.274822
wb_dma_ch_sel/assign_151_req_p0/expr_1 -2.472571 0.378485 1.860822 1.409906 -0.894161 2.068488 -0.653509 1.649440 -0.686205 1.226190 -2.640873 -0.412667 -0.669801 -1.822318 0.901277 -1.706672 2.362803 -0.749273 -0.388061 -1.247933
wb_dma_ch_sel/assign_138_req_p0/expr_1 -2.621364 0.416949 1.866662 1.521744 -0.997799 2.131035 -0.706331 1.617955 -0.523186 1.368942 -2.742353 -0.464065 -0.693753 -1.794615 0.758796 -1.783751 2.288215 -0.808490 -0.309042 -1.111486
wb_dma_ch_sel/reg_am0 1.654068 -0.068701 -1.385254 -0.229425 -0.989293 -0.697896 -0.355628 0.656845 1.657699 0.776964 -1.985638 -1.993340 1.545690 0.572954 0.255018 -1.056638 -1.158370 0.180493 0.821344 -1.338018
wb_dma/assign_2_dma_req -0.827422 -0.780547 -1.189935 -1.063215 0.019601 -1.541353 -1.150984 3.938216 1.820759 -1.623346 -2.224118 2.928151 -0.776189 -3.475697 3.147062 3.881401 0.585794 -0.823818 1.522725 1.765252
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1 -0.868710 -1.041301 -0.291137 -1.859363 1.000824 -3.006348 1.905635 -1.805483 -4.561050 -0.556500 2.746716 3.628956 -0.592228 0.407347 0.218740 -1.151907 -0.326349 0.071289 1.313518 2.140970
wb_dma_ch_rf/wire_ch_csr 4.095385 2.345235 0.009446 -2.070560 -2.615125 -0.554344 -0.121930 -1.121261 -1.465708 -3.069319 -0.598735 -3.958477 -1.107719 -1.113778 -0.859556 0.509558 2.196408 0.544699 -3.213745 3.027377
wb_dma_ch_rf/always_20/if_1/block_1/if_1/stmt_1 -2.111385 0.330046 -0.464959 1.102159 -0.608429 -0.674439 1.431679 0.234545 2.180197 1.419904 -1.828542 -0.061357 0.939037 -0.501845 0.114924 -0.920339 0.580445 0.591901 -0.003923 2.307019
wb_dma_de/assign_78_mast0_go/expr_1/expr_1/expr_1/expr_1 0.613066 0.648834 -0.136968 0.225242 0.902291 -1.509573 -0.768013 -1.635820 -2.043128 -1.312084 0.727336 -0.137110 -0.311125 1.786011 -0.790455 0.009331 -2.136647 -1.454333 -0.247701 0.118216
wb_dma_ch_sel/assign_118_valid -1.425715 -0.160110 0.610552 0.760653 -0.035163 1.397692 0.770298 2.512038 0.584698 0.721978 -2.805665 0.058284 -0.550237 -2.273172 2.218787 -1.795873 1.944193 -2.066222 -0.690940 -3.133766
wb_dma_ch_rf/input_de_adr1_we -1.374625 0.440373 1.215160 0.938120 -0.710821 0.830943 -1.368365 -0.762766 -1.171768 0.802047 -0.135825 -0.260549 -0.159229 0.267035 -1.598270 -0.157096 0.416715 1.202676 0.331597 1.796690
wb_dma_de/always_8/stmt_1/expr_1 0.900354 2.457845 0.236334 0.350872 2.123427 0.244214 0.059619 0.271950 -3.039995 -0.043029 -1.926245 1.018269 0.044482 0.671811 0.608103 -2.883369 -0.356826 -1.977681 -1.891065 -3.534528
wb_dma_wb_slv/always_3/stmt_1/expr_1/expr_1/expr_1 1.551687 2.376285 3.010720 -1.564828 -3.011904 -3.923680 0.752602 0.764164 -1.179612 0.853505 -0.643170 -0.810975 -1.949552 -0.454132 1.126689 0.140443 2.400880 4.657415 -2.623842 5.092396
wb_dma_de/always_2/if_1/stmt_1 -3.154753 -1.538900 1.039100 -1.165917 -4.431674 -2.048897 3.479959 -0.556850 -0.257743 -2.058996 0.226220 -1.555743 -2.723261 -3.345931 1.970684 0.114262 2.013296 -2.448346 -1.408752 5.042706
wb_dma_de/assign_65_done/expr_1 2.274177 3.662326 -1.689283 -0.496506 2.220424 0.941974 -0.808222 1.122348 -2.397552 -0.042010 -2.008212 1.696657 0.074289 0.578498 -0.320731 0.021525 -0.235834 -0.249379 -1.796949 -2.757718
wb_dma_ch_sel/reg_de_start_r -3.297303 4.404214 1.833495 2.230291 1.213537 1.236980 -2.340142 1.151382 -0.409838 -0.155803 -1.090625 1.785765 -0.823727 1.734617 0.010910 1.919204 2.685664 -1.227327 -2.503538 -0.942261
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 0.660379 0.686902 -0.106816 0.231985 0.936443 -1.570970 -0.856628 -1.722951 -2.136534 -1.396519 0.779375 -0.184409 -0.365088 1.847938 -0.837911 0.004099 -2.202105 -1.506169 -0.262900 0.108785
wb_dma_wb_mast/assign_1 2.375608 2.834776 -3.679489 1.989201 2.002778 -0.390693 -1.664367 -1.067026 0.529040 1.449241 -2.865380 0.448534 0.718263 0.836480 -6.137174 2.481521 -4.459538 2.134912 -0.074035 3.495535
wb_dma_ch_rf/always_2/if_1/if_1/block_1/if_1 1.023738 -2.237756 -0.144136 -2.641830 1.264127 -2.745460 1.475392 0.988266 -0.816206 -0.903110 0.000504 4.142322 1.694619 -2.309321 2.597739 -1.554546 0.250996 1.341748 1.627487 0.815122
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1/if_1/if_1/if_1/if_1 -1.896400 -1.755139 -1.068395 -0.908055 -0.228910 -1.381873 1.945711 0.877294 -2.020000 0.312124 0.208312 2.169624 -1.124486 -1.624437 1.832625 0.352748 0.911511 0.054095 1.259640 1.024988
wb_dma_ch_rf/wire_pointer_s 0.932595 0.721231 0.107071 -1.376170 -1.373355 -1.231931 -0.376875 0.001760 -1.770718 -0.891356 0.726975 -0.952474 -0.399036 0.414043 0.837809 0.926639 0.640743 2.435570 -0.023706 1.980607
wb_dma_ch_sel/reg_ndnr -0.065477 1.083261 -2.028721 -0.687996 2.079056 1.056517 2.672246 1.169211 -0.240501 2.079511 -2.354783 5.244452 1.059502 -2.278408 -1.652817 -1.692816 2.582151 2.910048 -0.574420 -0.782837
wb_dma_ch_rf/assign_26_ch_adr1_dewe -1.313857 0.459234 1.188928 0.854553 -0.732006 0.774657 -1.360569 -0.785215 -1.170177 0.745213 -0.132281 -0.217695 -0.128491 0.270085 -1.520836 -0.109408 0.416028 1.223217 0.337436 1.787752
wb_dma_ch_sel/reg_txsz 1.307127 5.283043 0.468945 -1.366133 2.613998 0.996597 -1.083095 0.537736 -2.695967 0.407087 0.213760 4.398488 0.051465 1.081223 -0.886242 -0.849302 1.144014 0.251040 -1.743375 -0.394812
wb_dma_rf/always_1/case_1/stmt_10 -0.224619 2.153761 1.856657 -1.027126 -0.066737 -0.296399 -1.914361 0.291352 -1.973377 0.276976 1.379098 1.522043 -0.175155 1.102877 0.285383 1.115287 0.294872 1.249391 0.524775 1.411248
wb_dma_ch_pri_enc/inst_u28 -1.002003 -0.524024 -1.304310 -0.047585 1.932182 -2.236776 0.233680 0.204398 -1.644304 -0.565028 -0.541169 3.018529 -0.148574 0.279801 0.804082 -0.226558 -1.590499 -1.843584 1.157145 -0.603560
wb_dma_ch_pri_enc/inst_u29 -1.127876 -0.574887 -1.291482 -0.055567 1.941757 -2.253056 0.289830 0.228236 -1.531986 -0.498274 -0.570531 3.084837 -0.145693 0.188963 0.836912 -0.241139 -1.557554 -1.890481 1.205903 -0.579149
wb_dma/wire_de_adr1 0.539406 0.057114 0.840848 -1.354237 0.314699 -0.268735 0.674444 -1.187645 -0.580005 0.383586 2.089893 1.715927 0.909279 0.340913 -0.716242 -1.406227 0.742468 1.537004 0.408781 1.212999
wb_dma_ch_arb/always_2/block_1/case_1 -2.026212 -0.436077 -0.575702 1.287924 1.012904 -4.084707 4.638365 -2.004960 -1.044557 -1.908367 -1.359335 2.257291 0.796204 -2.417950 -2.344369 0.763233 2.489406 2.581267 -2.408863 4.597936
wb_dma_de/always_18/stmt_1/expr_1 -2.515266 0.427288 -0.432085 -1.065877 -3.626692 2.462875 -3.162651 -0.576010 -2.322184 0.561381 -1.497048 -0.304649 0.225802 0.053367 -1.940887 0.802080 3.988685 3.691632 2.563316 1.574594
wb_dma_ch_arb/always_1/if_1 -2.103811 -0.366592 -0.461644 1.370420 0.862746 -4.157143 4.636733 -2.129161 -1.296426 -2.032166 -1.424589 2.062516 0.769135 -2.296848 -2.241191 0.613151 2.553889 2.485111 -2.558472 4.557615
wb_dma_ch_pri_enc/inst_u20 -1.190184 -0.598266 -1.330464 0.011371 1.973097 -2.280751 0.267898 0.238139 -1.568572 -0.524948 -0.685960 3.143978 -0.133879 0.213409 0.876027 -0.223802 -1.630019 -1.985310 1.229544 -0.587456
wb_dma_ch_pri_enc/inst_u21 -1.127470 -0.652345 -1.303362 0.005189 1.976981 -2.263798 0.300096 0.256269 -1.582301 -0.512125 -0.614328 3.149307 -0.133872 0.209070 0.860251 -0.286860 -1.616172 -1.960681 1.220756 -0.644957
wb_dma_ch_pri_enc/inst_u22 -1.080294 -0.581432 -1.315719 -0.073941 1.909512 -2.263361 0.239763 0.198680 -1.571756 -0.563221 -0.569463 3.061929 -0.144238 0.245026 0.861367 -0.215179 -1.573844 -1.867696 1.196569 -0.586321
wb_dma_ch_pri_enc/inst_u23 -1.067018 -0.521181 -1.311449 -0.033627 1.950089 -2.296086 0.217858 0.177446 -1.629587 -0.562516 -0.571776 3.062680 -0.177702 0.275730 0.804604 -0.241722 -1.663499 -1.977344 1.180925 -0.580633
wb_dma_ch_pri_enc/inst_u24 -1.111876 -0.645387 -1.279139 -0.015254 2.005688 -2.236494 0.308042 0.252816 -1.557809 -0.498813 -0.581658 3.123108 -0.126125 0.183337 0.825704 -0.302985 -1.593303 -1.901456 1.241975 -0.684581
wb_dma_ch_pri_enc/inst_u25 -1.101471 -0.542719 -1.328848 -0.053427 1.823412 -2.274697 0.205826 0.256041 -1.526064 -0.532525 -0.613232 3.014903 -0.158170 0.236990 0.899728 -0.200125 -1.565720 -1.881052 1.178093 -0.447063
wb_dma_ch_pri_enc/inst_u26 -1.111957 -0.554987 -1.276867 -0.017181 1.909957 -2.349596 0.237678 0.198947 -1.584629 -0.554790 -0.638297 3.020450 -0.154383 0.227616 0.828070 -0.257735 -1.682025 -2.005408 1.175414 -0.505263
wb_dma_ch_pri_enc/inst_u27 -1.117657 -0.644099 -1.345399 -0.003643 2.031029 -2.255304 0.344544 0.252347 -1.562995 -0.501850 -0.615107 3.165044 -0.130027 0.175231 0.860399 -0.265962 -1.564809 -1.904327 1.240424 -0.720112
wb_dma/wire_dma_busy 4.125625 1.477079 4.019052 -1.104409 2.214309 -0.180470 -0.237343 0.847049 -2.997880 -1.581846 2.479066 -0.707450 -1.333760 -2.066429 0.377319 -1.268076 1.791075 -1.599314 -1.556764 -1.254367
wb_dma_ch_sel/reg_ack_o -1.038454 -0.791887 -1.159706 -0.939976 0.106030 -1.428994 -1.052990 3.940657 1.897560 -1.508195 -2.180385 3.038574 -0.857680 -3.468212 3.074885 3.847776 0.745522 -0.882392 1.527232 1.677613
wb_dma_ch_arb/always_2/block_1/case_1/if_2/cond/expr_1 -0.379831 -1.535218 -0.659325 0.212174 1.947183 0.402858 1.370793 0.912159 -0.067008 1.017380 0.117783 2.193846 0.364511 -1.072250 0.222168 -0.578434 0.929304 0.629650 0.846371 -2.270322
wb_dma_rf/reg_csr_r 0.894207 0.373513 2.530222 -0.978920 -0.290662 -0.820097 -2.781174 0.743475 -3.710665 -3.853731 -1.549726 -1.041632 -1.603362 -1.258099 3.671433 -1.649026 -2.681434 -4.124581 -0.620583 -0.592914
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/cond -1.962163 -0.732379 0.496984 2.306823 -0.887842 1.110490 1.691123 0.345004 0.913360 0.373931 -3.277414 -1.570373 -0.898745 -2.195074 -0.613771 -1.772812 1.652535 -1.397017 -1.665061 -1.570552
assert_wb_dma_ch_sel -0.375235 -1.510290 -0.651023 0.205128 1.966902 0.412188 1.347197 0.906903 -0.040665 0.976358 0.124321 2.181604 0.397487 -1.027079 0.249854 -0.551867 0.914778 0.654992 0.840611 -2.207901
wb_dma_ch_rf/always_27/stmt_1/expr_1 -1.715952 2.822311 1.822287 1.454940 1.419932 -0.559409 -2.312610 1.571787 -0.730458 -1.782890 -1.869776 1.621715 -0.047641 0.586532 1.761002 1.873994 1.683039 -1.036597 -2.189875 -0.979793
wb_dma_ch_sel/inst_ch2 -1.447408 0.118124 -0.598618 -0.412868 -0.769812 -1.154587 -0.205295 1.037884 0.574008 -0.133389 -1.464836 1.179832 -0.216097 -0.595337 1.486163 0.273461 -0.392699 -1.078285 0.723453 1.405927
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/cond -0.436839 -1.523036 -0.635077 0.253813 1.933278 0.363199 1.355420 0.941950 -0.051578 1.004088 0.101499 2.222992 0.376017 -1.050790 0.247058 -0.576777 0.918187 0.599465 0.850820 -2.220534
wb_dma_ch_sel/assign_122_valid -1.366190 0.015684 0.742188 0.826488 -0.064084 1.486664 0.602904 2.482327 0.587734 0.757145 -2.759281 -0.159940 -0.586440 -2.073029 2.301661 -1.783603 1.809835 -2.187821 -0.716730 -3.121071
wb_dma_rf/wire_dma_abort -2.979894 -1.216424 -0.806906 2.212642 1.064752 -1.148669 1.864765 0.512970 -0.691074 -0.170349 -3.809204 1.521361 -1.006287 -1.943214 0.193240 -1.915190 0.007738 -3.153817 -0.409978 -2.013672
wb_dma_de/assign_67_dma_done_all/expr_1 1.762648 3.015642 -1.657248 -0.728424 1.502840 2.432307 -0.060625 2.848123 -0.404101 1.286867 -2.742586 1.922262 0.426985 -1.139918 0.451373 0.015600 1.733243 1.159484 -1.431803 -2.906054
wb_dma_de/always_4/if_1/cond 0.930375 2.433325 0.246240 0.271782 2.066567 0.193030 0.109020 0.268699 -3.039587 -0.071428 -1.838613 1.011909 0.067647 0.720228 0.647258 -2.854904 -0.378130 -1.966243 -1.902798 -3.476991
wb_dma_de/always_3/if_1/if_1/stmt_1 -0.566010 0.945524 0.654689 1.187922 2.442237 -0.890586 3.099374 -1.796871 2.295430 0.640974 1.655581 1.852929 1.991978 1.251483 -1.997496 -0.826979 1.915449 1.993572 -2.050596 0.289743
wb_dma_wb_slv/always_3/stmt_1/expr_1 1.410870 2.642976 2.492128 -1.295630 -2.507055 -5.126472 0.646888 -0.085874 -2.412688 0.295641 -0.980524 -0.426145 -2.135590 0.183283 0.568765 -0.113405 1.330711 3.762861 -2.514718 5.323912
wb_dma_ch_sel/assign_156_req_p0 -2.491784 0.286667 1.892647 1.553356 -0.850760 2.217767 -0.742341 1.621960 -0.533329 1.434860 -2.509379 -0.490048 -0.668043 -1.784994 0.682777 -1.755968 2.222987 -0.740528 -0.238784 -1.256537
assert_wb_dma_ch_arb/input_advance -0.244781 1.154270 0.127496 1.610382 0.575533 1.398042 1.914044 -0.245709 -0.740971 0.943396 -3.178355 -0.096463 0.069274 -1.079403 -1.539396 -2.960631 1.419874 0.314302 -2.616090 -2.178838
wb_dma_ch_rf/assign_25_ch_adr0_dewe/expr_1 -1.745888 -1.878881 0.408226 0.787461 -1.394648 -0.185568 -0.176227 0.577565 1.653014 -0.486345 -0.200522 -1.434726 -0.956407 -1.130359 0.777599 0.995254 0.209251 -1.640042 0.952438 0.521161
wb_dma_ch_rf/reg_ch_tot_sz_r 2.032694 4.357583 1.066790 -1.057285 2.660402 3.648568 -0.136481 1.363310 -1.225026 1.916420 0.766088 3.624114 0.505411 -0.226069 -1.476442 -1.142674 3.462442 2.605112 -1.994997 -2.152949
wb_dma_ch_rf/wire_ch_adr0 -0.425311 -0.814197 0.323704 -1.381760 -5.318930 -2.109231 3.124068 -0.715702 0.868324 -1.789494 -0.733419 -4.442314 -1.390951 -0.917131 2.782633 -0.928544 1.000988 -2.341659 -2.718948 1.754864
wb_dma_ch_rf/wire_ch_adr1 -0.740351 2.670861 3.375332 -1.311687 -0.352055 0.004608 -2.119109 -1.283601 -3.587971 1.007987 2.204668 2.778485 0.582361 1.147678 -1.740578 -0.466705 1.614393 3.574501 0.640466 3.603726
wb_dma/wire_ch0_adr0 -2.817945 -0.813004 -0.857282 0.757736 -4.064708 -0.872671 1.170898 1.892161 4.955594 1.562127 -4.850378 -2.711049 0.194245 -2.140826 2.299918 -2.281253 -0.357517 -2.777840 0.698092 2.105577
wb_dma/wire_ch0_adr1 -1.323223 0.447262 1.163424 0.900549 -0.668842 0.775339 -1.365134 -0.774201 -1.160990 0.735416 -0.175395 -0.184274 -0.136055 0.297018 -1.534311 -0.107440 0.394024 1.202731 0.342664 1.746016
wb_dma_ch_pri_enc/wire_pri24_out -1.150974 -0.578564 -1.294204 -0.025733 1.912572 -2.269588 0.254647 0.266095 -1.534164 -0.492824 -0.608745 3.094411 -0.171207 0.172645 0.892456 -0.211724 -1.565535 -1.945413 1.220497 -0.520294
wb_dma/input_dma_rest_i 2.196969 -1.337062 -0.039767 -1.221665 0.019927 -1.897852 -0.165554 0.397832 -0.674177 -2.039647 -0.641939 -0.362945 0.761379 -1.176383 1.882089 0.221723 -1.019683 0.333540 0.081313 0.296133
wb_dma_inc30r/assign_1_out 1.514055 -0.216825 -1.352216 -0.180604 -1.096301 -0.650374 -0.274806 0.617683 1.819792 0.807549 -1.826598 -2.109385 1.458092 0.592205 0.345751 -1.060203 -1.206953 0.061058 0.861810 -1.277940
wb_dma_ch_sel/assign_133_req_p0 -1.459694 -0.024036 1.599713 0.923608 -0.614520 1.095167 2.319261 -0.702824 -1.856587 1.970283 0.019546 -0.388397 -0.826796 -2.209935 -1.847288 -2.176192 2.633638 1.710644 -0.613083 2.321946
wb_dma_ch_rf/always_23 -0.917802 0.435072 2.043373 -0.399095 -0.358881 0.492998 -0.679900 -1.860967 -1.776295 1.174807 1.876786 1.584652 0.748452 0.559757 -2.262433 -1.536552 1.176663 2.740738 0.786210 2.969877
wb_dma_inc30r/reg_out_r -1.126394 2.112853 0.846166 1.910579 1.265233 -1.104898 4.285558 -2.442162 4.111827 1.428265 0.920739 0.216718 2.653948 2.740463 -1.113561 -1.960199 2.146085 2.170514 -4.136228 1.005999
wb_dma/wire_pointer2 -1.403569 0.213647 -0.650775 -0.523218 -0.860728 -1.227959 -0.233647 1.012135 0.512891 -0.186002 -1.472645 1.187120 -0.199585 -0.574598 1.541027 0.311080 -0.402142 -1.072126 0.660303 1.537425
wb_dma/wire_pointer3 0.689667 -2.332745 -1.036912 -1.435363 1.025989 -2.564876 0.836934 2.121289 -0.364801 -1.338140 -1.904334 2.622654 0.895213 -2.642292 3.374173 -0.147875 -0.514539 -0.043296 1.273683 -0.391524
wb_dma/wire_pointer0 -1.230582 -1.210099 -0.368938 -1.592070 1.353930 -1.020610 1.656380 0.756900 -0.098891 1.125572 0.654584 4.884538 1.035051 -1.283909 0.974904 -1.581309 1.200391 1.012494 1.890063 0.508040
wb_dma/wire_pointer1 -1.725729 -1.351194 -1.242795 -0.233675 1.137454 -0.705746 1.142146 1.919275 0.468502 0.860513 -1.340621 3.332421 0.210460 -1.618285 1.649015 -0.287530 0.578164 -0.418855 1.504929 -0.829616
wb_dma/wire_mast0_err -2.889896 -1.206919 -0.777194 2.207824 1.179711 -1.153273 1.795362 0.492134 -0.774314 -0.179438 -3.745076 1.571974 -1.058588 -1.877920 0.155174 -2.020323 -0.106157 -3.258315 -0.433066 -2.060563
wb_dma_ch_rf/always_26 -1.862115 2.520985 2.871665 1.698633 1.010922 -1.643435 -2.498214 0.713407 -2.430386 -2.233476 -0.760280 1.147075 -0.418987 1.701732 2.349242 2.932393 1.191474 0.138685 -3.040961 -0.069154
wb_dma_de/always_23/block_1/case_1/block_5 5.464448 1.746349 -1.013538 -3.336009 0.737844 -2.394644 1.238257 0.206517 0.389694 -2.435483 -1.226185 1.255553 2.663074 1.685951 2.882666 -2.121786 -1.700586 -0.760948 -3.892480 -4.590334
wb_dma_ch_sel/assign_144_req_p0/expr_1 -2.701986 0.264911 1.857455 1.585966 -0.869491 2.145734 -0.624285 1.693665 -0.534681 1.390735 -2.751410 -0.372525 -0.712401 -1.902549 0.796528 -1.766523 2.339603 -0.870378 -0.298131 -1.230489
wb_dma_ch_rf/wire_ch_am0_we 1.542003 -0.269395 -1.384534 -0.145045 -1.106227 -0.703167 -0.206928 0.612283 1.837653 0.872282 -1.964975 -2.180316 1.522444 0.503063 0.247687 -1.149083 -1.143509 0.115059 0.892091 -1.363534
wb_dma_ch_rf/always_25 -1.740258 0.778868 1.834414 0.886255 0.230988 -1.868259 0.543231 -0.864052 -0.758521 -1.438868 1.289183 0.530454 0.324744 2.449934 1.791466 1.773432 1.567799 1.040954 -2.829701 -0.331908
wb_dma/wire_dma_rest 2.217597 -1.288375 -0.072421 -1.242765 0.128661 -1.900905 -0.201585 0.440590 -0.711236 -2.021118 -0.681659 -0.234452 0.760860 -1.154991 1.868010 0.221018 -0.999006 0.347706 0.101164 0.207612
wb_dma_wb_mast/input_mast_adr -0.374145 1.096165 0.101408 2.318385 0.458545 0.760070 0.133010 -1.296811 0.251285 1.408182 -1.158978 -0.956936 0.128947 -0.337582 -3.938030 0.089925 -0.141495 1.907443 -0.664906 2.554761
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -1.898780 -1.794164 -1.038148 -0.925645 -0.250682 -1.389954 2.092352 0.884977 -2.082973 0.337997 0.214005 2.125337 -1.149638 -1.677308 1.763216 0.272953 1.025517 0.149703 1.206077 1.014082
wb_dma_ch_sel/always_44/case_1 -3.166364 -1.577578 1.046351 -1.128354 -4.558132 -2.008121 3.601000 -0.540942 -0.217906 -2.018174 0.102597 -1.687000 -2.729496 -3.399767 1.979069 0.015891 2.055632 -2.490902 -1.462699 5.029301
wb_dma/wire_ch0_am0 1.548622 -0.231179 -1.421867 -0.186682 -1.119354 -0.715308 -0.246010 0.644178 1.849232 0.860892 -1.915076 -2.148350 1.537398 0.553778 0.290943 -1.090073 -1.203818 0.121185 0.927663 -1.320610
wb_dma/wire_ch0_am1 -1.955822 0.222067 0.827962 1.086012 0.983802 -0.684907 1.025944 -0.148048 1.458392 -0.358633 0.681656 0.813860 0.863651 1.543675 1.085070 0.337284 1.691903 -0.130805 -1.432316 -1.714540
wb_dma_ch_rf/always_19/if_1 2.286416 1.947483 1.450362 -1.225896 -0.323562 1.172802 -2.090275 0.373374 -0.759696 -0.454644 1.825252 -1.878151 0.122502 1.565343 1.321736 0.245133 -0.142264 -0.386513 -0.566573 -0.948992
wb_dma_ch_rf/always_20/if_1/block_1/if_1 -0.269850 -0.584639 0.275737 -1.442036 -5.395037 -2.270785 3.093493 -0.730726 0.735301 -1.853037 -0.930961 -4.437625 -1.351223 -0.958803 2.727419 -0.848177 1.041625 -2.197419 -2.809272 2.072284
wb_dma_de/always_23/block_1/case_1/block_1/if_1/if_1/block_1 0.569485 0.339967 -0.881116 -2.526248 -4.773115 -0.403233 -1.251290 0.038149 0.402757 0.966385 -5.277644 -1.533264 2.901745 0.289971 2.080296 -4.901592 0.342833 1.275467 0.840630 0.093550
wb_dma_de/always_18/stmt_1/expr_1/expr_1 -1.156337 0.007663 -1.605439 -2.082668 -2.928149 1.648167 -1.801874 0.172284 -1.288161 -0.275442 -1.210503 0.031767 0.405870 -0.186859 -0.354222 1.049217 3.656517 2.554467 2.222967 -0.133830
wb_dma_de/always_3/if_1 -1.831084 1.424425 1.788134 1.983718 1.542050 -0.175792 1.582346 -2.350546 1.125843 1.254531 1.290189 1.501067 1.712539 1.478614 -3.213673 -0.950975 2.148834 2.851089 -1.696169 1.896222
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/if_1/if_1 0.583760 0.677383 -0.159095 0.288879 0.946431 -1.554826 -0.779626 -1.685040 -2.083065 -1.334513 0.678239 -0.102334 -0.341019 1.801517 -0.869820 -0.029579 -2.151713 -1.534134 -0.241241 0.062864
wb_dma_ch_rf/assign_16_ch_adr1_we -0.808761 0.309790 1.975800 -0.465226 -0.399798 0.465036 -0.656589 -1.881252 -1.638743 1.146497 1.947050 1.506649 0.762645 0.585359 -2.190905 -1.524737 1.072806 2.692591 0.849936 2.933201
wb_dma_wb_if/wire_wbm_data_o 4.085822 -0.119945 -0.296708 -0.408539 -1.457078 1.151436 1.313386 -3.078397 1.078982 -0.572184 2.342266 -4.002357 -1.840893 -0.377369 -4.358888 0.020001 -0.055422 -0.160658 -2.500619 2.587310
wb_dma_ch_pri_enc/wire_pri_out_tmp -1.098422 -0.634788 -1.295965 0.034279 2.023984 -2.181685 0.305768 0.238734 -1.528997 -0.447691 -0.521838 3.086931 -0.133077 0.225585 0.797657 -0.295613 -1.540207 -1.868418 1.250208 -0.726019
wb_dma_ch_sel/always_2/stmt_1/expr_1 -0.660281 -0.343485 -0.438849 1.814180 2.453613 1.768021 3.311495 0.670101 -0.806048 1.889395 -3.106161 2.070002 0.432269 -2.161568 -1.255517 -3.560650 2.467670 0.928158 -1.895376 -4.396959
wb_dma_ch_sel/always_48/case_1/stmt_1 -2.475034 -0.881683 -0.324330 1.137747 0.139108 -2.738656 5.326175 -0.667156 0.741321 -0.715119 -1.887843 2.142404 1.006438 -3.907413 -1.705228 0.674645 4.230374 3.842363 -2.336301 4.685966
wb_dma_ch_sel/always_48/case_1/stmt_2 0.674887 0.692032 -0.089242 0.170888 0.822335 -1.464100 -0.860509 -1.671460 -2.027431 -1.363803 0.795557 -0.248707 -0.292583 1.830491 -0.811461 0.076683 -2.069204 -1.421016 -0.286274 0.190138
assert_wb_dma_ch_arb/input_grant0 -0.246956 1.134956 0.112249 1.666614 0.599289 1.391231 1.918095 -0.221373 -0.738925 0.988897 -3.246102 -0.091422 0.068666 -1.121674 -1.538774 -2.991203 1.428630 0.253231 -2.630937 -2.198145
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/if_1/cond 0.666633 0.691574 -0.091726 0.204037 0.860707 -1.459577 -0.861710 -1.647592 -2.006578 -1.369637 0.840318 -0.206712 -0.322303 1.804715 -0.787198 0.085436 -2.105408 -1.433161 -0.248933 0.176130
wb_dma_ch_pri_enc/wire_pri18_out -1.030162 -0.498149 -1.255978 -0.082361 1.798411 -2.236323 0.188606 0.225735 -1.538624 -0.585905 -0.601785 2.967912 -0.172235 0.239912 0.902946 -0.174668 -1.581992 -1.882794 1.167429 -0.461023
wb_dma_de/assign_6_adr0_cnt_next 1.289980 0.766036 0.636762 -0.043024 -0.335554 0.411303 0.327094 -1.076189 0.164343 -0.406929 1.046256 -1.598691 0.005728 2.213547 0.717229 -0.468840 -0.114796 -0.339981 -2.434309 -1.986689
wb_dma_ch_rf/reg_ch_err -2.963517 -1.257697 -0.736830 2.169383 0.927539 -1.164964 1.798813 0.524364 -0.640720 -0.233059 -3.742416 1.330753 -1.032918 -1.894976 0.281564 -1.936982 -0.016076 -3.222747 -0.425371 -1.947119
wb_dma_ch_sel/always_6/stmt_1/expr_1/expr_1/expr_1/expr_1 -0.373642 -1.483714 -0.638207 0.238588 1.926393 0.385784 1.351493 0.911395 -0.036836 0.991531 0.104450 2.183339 0.368972 -1.052415 0.236980 -0.544377 0.916900 0.638129 0.861515 -2.241392
wb_dma_wb_slv/input_wb_addr_i 2.217159 4.665400 1.676068 -0.981174 -3.598664 -0.439172 -2.993851 -1.415896 -2.402128 -2.555866 -1.548897 -1.627176 -1.846541 0.692513 -0.858614 0.930225 -2.680786 -1.299109 -3.979119 5.960262
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 0.675682 0.658075 -0.128264 0.179994 0.859444 -1.505022 -0.834197 -1.653373 -2.012457 -1.353179 0.794668 -0.163608 -0.293192 1.836969 -0.808172 0.100361 -2.133354 -1.429238 -0.201270 0.134416
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 0.600298 0.643013 -0.115914 0.218488 0.949717 -1.533169 -0.811963 -1.618525 -2.032107 -1.310576 0.767433 -0.136666 -0.302764 1.800360 -0.780210 0.029199 -2.152222 -1.466537 -0.218701 0.073716
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 0.624800 0.700159 -0.115687 0.191078 0.864976 -1.469641 -0.845154 -1.644215 -2.011970 -1.296764 0.780750 -0.210361 -0.302310 1.800770 -0.808029 0.061493 -2.051805 -1.431726 -0.260689 0.137913
wb_dma_ch_rf/assign_20_ch_done_we/expr_1/expr_1/expr_1/expr_1 1.649681 2.916055 -1.702846 -0.666639 1.696516 2.443584 0.028226 2.885461 -0.466794 1.340080 -2.743597 2.173395 0.434514 -1.187744 0.508918 -0.020806 1.785186 1.091039 -1.416565 -3.143522
