--- FORMATTED DUMP ---
============================================================
CAPTURE TIMESTAMP: 1770190012.8442023
MODE: Memory was scanned as single diff from the last Memory Dump
============================================================

>> REGISTER FILE
x0: 0x00000000
x1: 0x00000000
x2: 0x00000000
x3: 0x00000000
x4: 0x00000000
x5: 0x00000000
x6: 0x00000000
x7: 0x00000000
x8: 0x00000000
x9: 0x00000000
x10: 0x00000000
x11: 0x00000000
x12: 0x00000000
x13: 0x00000000
x14: 0x00000000
x15: 0x00000000
x16: 0x00000000
x17: 0x00000000
x18: 0x00000000
x19: 0x00000000
x20: 0x00000000
x21: 0x00000000
x22: 0x00000000
x23: 0x00000000
x24: 0x00000000
x25: 0x00000000
x26: 0x00000000
x27: 0x00000000
x28: 0x00000000
x29: 0x00000000
x30: 0x00000000
x31: 0x00000000

>> HAZARD UNIT
HazardStatus(pc_write_en=<schemes.Flag object at 0x000002A4F3068050>, if_id_write_en=<schemes.Flag object at 0x000002A4F2F7E350>, control_hazard=<schemes.Flag object at 0x000002A4F2F7E490>, load_use_hazard=<schemes.Flag object at 0x000002A4F304D0F0>, rs1_data_source=<RSn_Source.REG_FILE_AT_ID: 0>, rs2_data_source=<RSn_Source.REG_FILE_AT_ID: 0>, program_ended=<schemes.Flag object at 0x000002A4F304D220>)

>> IF/ID STAGE
PC @ IF: Inst. N°:0 (0x00000000)
Instruction @ IF: addi    x1, x0, 10
Incremented PC @ IF: Inst. N°:1 (0x00000004)

>> ID/EX STAGE
PC @ ID: Inst. N°:0 (0x00000000)
RS1 Data @ ID: 0x00000000
RS2 Data @ ID: 0x00000000
IMM @ ID: 0x00000000
RS1 Addr @ ID: RS1: 0x0
RS2 Addr @ ID: RS2: 0x0
RD Addr @ ID: RD: 0x0
Funct3 @ ID: 0b000
Funct7 @ ID: 0b0000000
is_halt @ ID: is_halt @ ID: NO
is_jal @ ID: is_jal @ ID: NO
is_jalr @ ID: is_jalr @ ID: NO
is_branch @ ID: is_branch @ ID: NO
RD Source @ ID: RD has Execution Data
ALU Intent @ ID: Add Needed
ALU Src Optn @ ID: Reg2 @ ID
Mem Read @ ID: mem_read @ ID: NO
Mem Write @ ID: mem_write @ ID: NO
Reg Write @ ID: reg_write @ ID: NO

>> EX/MEM STAGE
EX_MEM_Status(reg_write_ex=<schemes.Flag object at 0x000002A4F2E87950>, mem_write_ex=<schemes.Flag object at 0x000002A4F2FE2C30>, mem_read_ex=<schemes.Flag object at 0x000002A4F30609F0>, rd_src_ex=<RD_Source.EXECUTION_DATA: 0>, is_halt_ex=<schemes.Flag object at 0x000002A4F30604B0>, alu_result_ex=0, store_data_ex=0, pc_ex=<schemes.ProgramCounter object at 0x000002A4F304D480>, rd_ex=InUseRegisterAddress(type=<InUseRegisterType.RD: 2>, reg_addr=0), funct3_ex=0)

>> MEM/WB STAGE
PC @ MEM: Inst. N°:0 (0x00000000)
Execution Data @ MEM: 0x00000000
Memory Data @ MEM: 0x00000000
RD Addr @ MEM: RD: 0x0
is_halt @ MEM: is_halt @ MEM: NO
RD Source @ MEM: RD has Execution Data
Reg Write @ MEM: reg_write @ MEM: NO

>> MEMORY UPDATE
No store occurred
============================================================

============================================================
CAPTURE TIMESTAMP: 1770190068.4578834
MODE: Memory was scanned as single diff from the last Memory Dump
============================================================

>> REGISTER FILE
x0: 0x00000000
x1: 0x00000000
x2: 0x00000000
x3: 0x00000000
x4: 0x00000000
x5: 0x00000000
x6: 0x00000000
x7: 0x00000000
x8: 0x00000000
x9: 0x00000000
x10: 0x00000000
x11: 0x00000000
x12: 0x00000000
x13: 0x00000000
x14: 0x00000000
x15: 0x00000000
x16: 0x00000000
x17: 0x00000000
x18: 0x00000000
x19: 0x00000000
x20: 0x00000000
x21: 0x00000000
x22: 0x00000000
x23: 0x00000000
x24: 0x00000000
x25: 0x00000000
x26: 0x00000000
x27: 0x00000000
x28: 0x00000000
x29: 0x00000000
x30: 0x00000000
x31: 0x00000000

>> HAZARD UNIT
HazardStatus(pc_write_en=<schemes.Flag object at 0x000002A4F2F5A8E0>, if_id_write_en=<schemes.Flag object at 0x000002A4F2D7CE10>, control_hazard=<schemes.Flag object at 0x000002A4F30642D0>, load_use_hazard=<schemes.Flag object at 0x000002A4F2F82450>, rs1_data_source=<RSn_Source.REG_FILE_AT_ID: 0>, rs2_data_source=<RSn_Source.REG_FILE_AT_ID: 0>, program_ended=<schemes.Flag object at 0x000002A4F30554D0>)

>> IF/ID STAGE
PC @ IF: Inst. N°:1 (0x00000004)
Instruction @ IF: addi    x2, x0, 5
Incremented PC @ IF: Inst. N°:2 (0x00000008)

>> ID/EX STAGE
PC @ ID: Inst. N°:0 (0x00000000)
RS1 Data @ ID: 0x00000000
RS2 Data @ ID: 0x00000000
IMM @ ID: 0x0000000A
RS1 Addr @ ID: RS1: 0x0
RS2 Addr @ ID: RS2: 0x10
RD Addr @ ID: RD: 0x1
Funct3 @ ID: 0b000
Funct7 @ ID: 0b0000000
is_halt @ ID: is_halt @ ID: NO
is_jal @ ID: is_jal @ ID: NO
is_jalr @ ID: is_jalr @ ID: NO
is_branch @ ID: is_branch @ ID: NO
RD Source @ ID: RD has Execution Data
ALU Intent @ ID: Depends on Imm Type
ALU Src Optn @ ID: Imm @ ID
Mem Read @ ID: mem_read @ ID: NO
Mem Write @ ID: mem_write @ ID: NO
Reg Write @ ID: reg_write @ ID: YES

>> EX/MEM STAGE
EX_MEM_Status(reg_write_ex=<schemes.Flag object at 0x000002A4F306C7D0>, mem_write_ex=<schemes.Flag object at 0x000002A4F306C770>, mem_read_ex=<schemes.Flag object at 0x000002A4F306C710>, rd_src_ex=<RD_Source.EXECUTION_DATA: 0>, is_halt_ex=<schemes.Flag object at 0x000002A4F306C6B0>, alu_result_ex=0, store_data_ex=0, pc_ex=<schemes.ProgramCounter object at 0x000002A4F2F9D650>, rd_ex=InUseRegisterAddress(type=<InUseRegisterType.RD: 2>, reg_addr=0), funct3_ex=0)

>> MEM/WB STAGE
PC @ MEM: Inst. N°:0 (0x00000000)
Execution Data @ MEM: 0x00000000
Memory Data @ MEM: 0x00000000
RD Addr @ MEM: RD: 0x0
is_halt @ MEM: is_halt @ MEM: NO
RD Source @ MEM: RD has Execution Data
Reg Write @ MEM: reg_write @ MEM: NO

>> MEMORY UPDATE
No store occurred
============================================================

============================================================
CAPTURE TIMESTAMP: 1770190069.2578123
MODE: Memory was scanned as single diff from the last Memory Dump
============================================================

>> REGISTER FILE
x0: 0x00000000
x1: 0x00000000
x2: 0x00000000
x3: 0x00000000
x4: 0x00000000
x5: 0x00000000
x6: 0x00000000
x7: 0x00000000
x8: 0x00000000
x9: 0x00000000
x10: 0x00000000
x11: 0x00000000
x12: 0x00000000
x13: 0x00000000
x14: 0x00000000
x15: 0x00000000
x16: 0x00000000
x17: 0x00000000
x18: 0x00000000
x19: 0x00000000
x20: 0x00000000
x21: 0x00000000
x22: 0x00000000
x23: 0x00000000
x24: 0x00000000
x25: 0x00000000
x26: 0x00000000
x27: 0x00000000
x28: 0x00000000
x29: 0x00000000
x30: 0x00000000
x31: 0x00000000

>> HAZARD UNIT
HazardStatus(pc_write_en=<schemes.Flag object at 0x000002A4F306D2B0>, if_id_write_en=<schemes.Flag object at 0x000002A4F306D310>, control_hazard=<schemes.Flag object at 0x000002A4F306D370>, load_use_hazard=<schemes.Flag object at 0x000002A4F306D3D0>, rs1_data_source=<RSn_Source.REG_FILE_AT_ID: 0>, rs2_data_source=<RSn_Source.REG_FILE_AT_ID: 0>, program_ended=<schemes.Flag object at 0x000002A4F306D430>)

>> IF/ID STAGE
PC @ IF: Inst. N°:2 (0x00000008)
Instruction @ IF: addi    x0, x0, 0
Incremented PC @ IF: Inst. N°:3 (0x0000000C)

>> ID/EX STAGE
PC @ ID: Inst. N°:1 (0x00000004)
RS1 Data @ ID: 0x00000000
RS2 Data @ ID: 0x00000000
IMM @ ID: 0x00000005
RS1 Addr @ ID: RS1: 0x0
RS2 Addr @ ID: RS2: 0x5
RD Addr @ ID: RD: 0x2
Funct3 @ ID: 0b000
Funct7 @ ID: 0b0000000
is_halt @ ID: is_halt @ ID: NO
is_jal @ ID: is_jal @ ID: NO
is_jalr @ ID: is_jalr @ ID: NO
is_branch @ ID: is_branch @ ID: NO
RD Source @ ID: RD has Execution Data
ALU Intent @ ID: Depends on Imm Type
ALU Src Optn @ ID: Imm @ ID
Mem Read @ ID: mem_read @ ID: NO
Mem Write @ ID: mem_write @ ID: NO
Reg Write @ ID: reg_write @ ID: YES

>> EX/MEM STAGE
EX_MEM_Status(reg_write_ex=<schemes.Flag object at 0x000002A4F306D850>, mem_write_ex=<schemes.Flag object at 0x000002A4F306D7F0>, mem_read_ex=<schemes.Flag object at 0x000002A4F306D790>, rd_src_ex=<RD_Source.EXECUTION_DATA: 0>, is_halt_ex=<schemes.Flag object at 0x000002A4F306D730>, alu_result_ex=10, store_data_ex=0, pc_ex=<schemes.ProgramCounter object at 0x000002A4F3060750>, rd_ex=InUseRegisterAddress(type=<InUseRegisterType.RD: 2>, reg_addr=1), funct3_ex=0)

>> MEM/WB STAGE
PC @ MEM: Inst. N°:0 (0x00000000)
Execution Data @ MEM: 0x00000000
Memory Data @ MEM: 0x00000000
RD Addr @ MEM: RD: 0x0
is_halt @ MEM: is_halt @ MEM: NO
RD Source @ MEM: RD has Execution Data
Reg Write @ MEM: reg_write @ MEM: NO

>> MEMORY UPDATE
No store occurred
============================================================

============================================================
CAPTURE TIMESTAMP: 1770190069.9298265
MODE: Memory was scanned as single diff from the last Memory Dump
============================================================

>> REGISTER FILE
x0: 0x00000000
x1: 0x0000000A
x2: 0x00000000
x3: 0x00000000
x4: 0x00000000
x5: 0x00000000
x6: 0x00000000
x7: 0x00000000
x8: 0x00000000
x9: 0x00000000
x10: 0x00000000
x11: 0x00000000
x12: 0x00000000
x13: 0x00000000
x14: 0x00000000
x15: 0x00000000
x16: 0x00000000
x17: 0x00000000
x18: 0x00000000
x19: 0x00000000
x20: 0x00000000
x21: 0x00000000
x22: 0x00000000
x23: 0x00000000
x24: 0x00000000
x25: 0x00000000
x26: 0x00000000
x27: 0x00000000
x28: 0x00000000
x29: 0x00000000
x30: 0x00000000
x31: 0x00000000

>> HAZARD UNIT
HazardStatus(pc_write_en=<schemes.Flag object at 0x000002A4F306C170>, if_id_write_en=<schemes.Flag object at 0x000002A4F306C1D0>, control_hazard=<schemes.Flag object at 0x000002A4F306C230>, load_use_hazard=<schemes.Flag object at 0x000002A4F306C290>, rs1_data_source=<RSn_Source.REG_FILE_AT_ID: 0>, rs2_data_source=<RSn_Source.REG_FILE_AT_ID: 0>, program_ended=<schemes.Flag object at 0x000002A4F306C2F0>)

>> IF/ID STAGE
PC @ IF: Inst. N°:3 (0x0000000C)
Instruction @ IF: addi    x0, x0, 0
Incremented PC @ IF: Inst. N°:4 (0x00000010)

>> ID/EX STAGE
PC @ ID: Inst. N°:2 (0x00000008)
RS1 Data @ ID: 0x00000000
RS2 Data @ ID: 0x00000000
IMM @ ID: 0x00000000
RS1 Addr @ ID: RS1: 0x0
RS2 Addr @ ID: RS2: 0x0
RD Addr @ ID: RD: 0x0
Funct3 @ ID: 0b000
Funct7 @ ID: 0b0000000
is_halt @ ID: is_halt @ ID: NO
is_jal @ ID: is_jal @ ID: NO
is_jalr @ ID: is_jalr @ ID: NO
is_branch @ ID: is_branch @ ID: NO
RD Source @ ID: RD has Execution Data
ALU Intent @ ID: Depends on Imm Type
ALU Src Optn @ ID: Imm @ ID
Mem Read @ ID: mem_read @ ID: NO
Mem Write @ ID: mem_write @ ID: NO
Reg Write @ ID: reg_write @ ID: YES

>> EX/MEM STAGE
EX_MEM_Status(reg_write_ex=<schemes.Flag object at 0x000002A4F306DB50>, mem_write_ex=<schemes.Flag object at 0x000002A4F306DAF0>, mem_read_ex=<schemes.Flag object at 0x000002A4F306DA90>, rd_src_ex=<RD_Source.EXECUTION_DATA: 0>, is_halt_ex=<schemes.Flag object at 0x000002A4F306D9D0>, alu_result_ex=5, store_data_ex=0, pc_ex=<schemes.ProgramCounter object at 0x000002A4F2F5A830>, rd_ex=InUseRegisterAddress(type=<InUseRegisterType.RD: 2>, reg_addr=2), funct3_ex=0)

>> MEM/WB STAGE
PC @ MEM: Inst. N°:0 (0x00000000)
Execution Data @ MEM: 0x0000000A
Memory Data @ MEM: 0x00000000
RD Addr @ MEM: RD: 0x1
is_halt @ MEM: is_halt @ MEM: NO
RD Source @ MEM: RD has Execution Data
Reg Write @ MEM: reg_write @ MEM: YES

>> MEMORY UPDATE
No store occurred
============================================================

============================================================
CAPTURE TIMESTAMP: 1770190070.56991
MODE: Memory was scanned as single diff from the last Memory Dump
============================================================

>> REGISTER FILE
x0: 0x00000000
x1: 0x0000000A
x2: 0x00000005
x3: 0x00000000
x4: 0x00000000
x5: 0x00000000
x6: 0x00000000
x7: 0x00000000
x8: 0x00000000
x9: 0x00000000
x10: 0x00000000
x11: 0x00000000
x12: 0x00000000
x13: 0x00000000
x14: 0x00000000
x15: 0x00000000
x16: 0x00000000
x17: 0x00000000
x18: 0x00000000
x19: 0x00000000
x20: 0x00000000
x21: 0x00000000
x22: 0x00000000
x23: 0x00000000
x24: 0x00000000
x25: 0x00000000
x26: 0x00000000
x27: 0x00000000
x28: 0x00000000
x29: 0x00000000
x30: 0x00000000
x31: 0x00000000

>> HAZARD UNIT
HazardStatus(pc_write_en=<schemes.Flag object at 0x000002A4F306CBF0>, if_id_write_en=<schemes.Flag object at 0x000002A4F306CC50>, control_hazard=<schemes.Flag object at 0x000002A4F306CCB0>, load_use_hazard=<schemes.Flag object at 0x000002A4F306CD10>, rs1_data_source=<RSn_Source.REG_FILE_AT_ID: 0>, rs2_data_source=<RSn_Source.REG_FILE_AT_ID: 0>, program_ended=<schemes.Flag object at 0x000002A4F306CD70>)

>> IF/ID STAGE
PC @ IF: Inst. N°:4 (0x00000010)
Instruction @ IF: addi    x0, x0, 0
Incremented PC @ IF: Inst. N°:5 (0x00000014)

>> ID/EX STAGE
PC @ ID: Inst. N°:3 (0x0000000C)
RS1 Data @ ID: 0x00000000
RS2 Data @ ID: 0x00000000
IMM @ ID: 0x00000000
RS1 Addr @ ID: RS1: 0x0
RS2 Addr @ ID: RS2: 0x0
RD Addr @ ID: RD: 0x0
Funct3 @ ID: 0b000
Funct7 @ ID: 0b0000000
is_halt @ ID: is_halt @ ID: NO
is_jal @ ID: is_jal @ ID: NO
is_jalr @ ID: is_jalr @ ID: NO
is_branch @ ID: is_branch @ ID: NO
RD Source @ ID: RD has Execution Data
ALU Intent @ ID: Depends on Imm Type
ALU Src Optn @ ID: Imm @ ID
Mem Read @ ID: mem_read @ ID: NO
Mem Write @ ID: mem_write @ ID: NO
Reg Write @ ID: reg_write @ ID: YES

>> EX/MEM STAGE
EX_MEM_Status(reg_write_ex=<schemes.Flag object at 0x000002A4F306D190>, mem_write_ex=<schemes.Flag object at 0x000002A4F306D130>, mem_read_ex=<schemes.Flag object at 0x000002A4F306D0D0>, rd_src_ex=<RD_Source.EXECUTION_DATA: 0>, is_halt_ex=<schemes.Flag object at 0x000002A4F306D070>, alu_result_ex=0, store_data_ex=0, pc_ex=<schemes.ProgramCounter object at 0x000002A4F3055550>, rd_ex=InUseRegisterAddress(type=<InUseRegisterType.RD: 2>, reg_addr=0), funct3_ex=0)

>> MEM/WB STAGE
PC @ MEM: Inst. N°:1 (0x00000004)
Execution Data @ MEM: 0x00000005
Memory Data @ MEM: 0x00000000
RD Addr @ MEM: RD: 0x2
is_halt @ MEM: is_halt @ MEM: NO
RD Source @ MEM: RD has Execution Data
Reg Write @ MEM: reg_write @ MEM: YES

>> MEMORY UPDATE
No store occurred
============================================================

============================================================
CAPTURE TIMESTAMP: 1770190071.1779034
MODE: Memory was scanned as single diff from the last Memory Dump
============================================================

>> REGISTER FILE
x0: 0x00000000
x1: 0x0000000A
x2: 0x00000005
x3: 0x00000000
x4: 0x00000000
x5: 0x00000000
x6: 0x00000000
x7: 0x00000000
x8: 0x00000000
x9: 0x00000000
x10: 0x00000000
x11: 0x00000000
x12: 0x00000000
x13: 0x00000000
x14: 0x00000000
x15: 0x00000000
x16: 0x00000000
x17: 0x00000000
x18: 0x00000000
x19: 0x00000000
x20: 0x00000000
x21: 0x00000000
x22: 0x00000000
x23: 0x00000000
x24: 0x00000000
x25: 0x00000000
x26: 0x00000000
x27: 0x00000000
x28: 0x00000000
x29: 0x00000000
x30: 0x00000000
x31: 0x00000000

>> HAZARD UNIT
HazardStatus(pc_write_en=<schemes.Flag object at 0x000002A4F306C2F0>, if_id_write_en=<schemes.Flag object at 0x000002A4F306C290>, control_hazard=<schemes.Flag object at 0x000002A4F306C230>, load_use_hazard=<schemes.Flag object at 0x000002A4F306C1D0>, rs1_data_source=<RSn_Source.REG_FILE_AT_ID: 0>, rs2_data_source=<RSn_Source.REG_FILE_AT_ID: 0>, program_ended=<schemes.Flag object at 0x000002A4F306C170>)

>> IF/ID STAGE
PC @ IF: Inst. N°:5 (0x00000014)
Instruction @ IF: add     x3, x1, x2
Incremented PC @ IF: Inst. N°:6 (0x00000018)

>> ID/EX STAGE
PC @ ID: Inst. N°:4 (0x00000010)
RS1 Data @ ID: 0x00000000
RS2 Data @ ID: 0x00000000
IMM @ ID: 0x00000000
RS1 Addr @ ID: RS1: 0x0
RS2 Addr @ ID: RS2: 0x0
RD Addr @ ID: RD: 0x0
Funct3 @ ID: 0b000
Funct7 @ ID: 0b0000000
is_halt @ ID: is_halt @ ID: NO
is_jal @ ID: is_jal @ ID: NO
is_jalr @ ID: is_jalr @ ID: NO
is_branch @ ID: is_branch @ ID: NO
RD Source @ ID: RD has Execution Data
ALU Intent @ ID: Depends on Imm Type
ALU Src Optn @ ID: Imm @ ID
Mem Read @ ID: mem_read @ ID: NO
Mem Write @ ID: mem_write @ ID: NO
Reg Write @ ID: reg_write @ ID: YES

>> EX/MEM STAGE
EX_MEM_Status(reg_write_ex=<schemes.Flag object at 0x000002A4F306DC70>, mem_write_ex=<schemes.Flag object at 0x000002A4F306DD30>, mem_read_ex=<schemes.Flag object at 0x000002A4F306DCD0>, rd_src_ex=<RD_Source.EXECUTION_DATA: 0>, is_halt_ex=<schemes.Flag object at 0x000002A4F306C110>, alu_result_ex=0, store_data_ex=0, pc_ex=<schemes.ProgramCounter object at 0x000002A4F303A2B0>, rd_ex=InUseRegisterAddress(type=<InUseRegisterType.RD: 2>, reg_addr=0), funct3_ex=0)

>> MEM/WB STAGE
PC @ MEM: Inst. N°:2 (0x00000008)
Execution Data @ MEM: 0x00000000
Memory Data @ MEM: 0x00000000
RD Addr @ MEM: RD: 0x0
is_halt @ MEM: is_halt @ MEM: NO
RD Source @ MEM: RD has Execution Data
Reg Write @ MEM: reg_write @ MEM: YES

>> MEMORY UPDATE
No store occurred
============================================================

============================================================
CAPTURE TIMESTAMP: 1770190071.7700782
MODE: Memory was scanned as single diff from the last Memory Dump
============================================================

>> REGISTER FILE
x0: 0x00000000
x1: 0x0000000A
x2: 0x00000005
x3: 0x00000000
x4: 0x00000000
x5: 0x00000000
x6: 0x00000000
x7: 0x00000000
x8: 0x00000000
x9: 0x00000000
x10: 0x00000000
x11: 0x00000000
x12: 0x00000000
x13: 0x00000000
x14: 0x00000000
x15: 0x00000000
x16: 0x00000000
x17: 0x00000000
x18: 0x00000000
x19: 0x00000000
x20: 0x00000000
x21: 0x00000000
x22: 0x00000000
x23: 0x00000000
x24: 0x00000000
x25: 0x00000000
x26: 0x00000000
x27: 0x00000000
x28: 0x00000000
x29: 0x00000000
x30: 0x00000000
x31: 0x00000000

>> HAZARD UNIT
HazardStatus(pc_write_en=<schemes.Flag object at 0x000002A4F306D550>, if_id_write_en=<schemes.Flag object at 0x000002A4F306D5B0>, control_hazard=<schemes.Flag object at 0x000002A4F306D610>, load_use_hazard=<schemes.Flag object at 0x000002A4F306D670>, rs1_data_source=<RSn_Source.REG_FILE_AT_ID: 0>, rs2_data_source=<RSn_Source.REG_FILE_AT_ID: 0>, program_ended=<schemes.Flag object at 0x000002A4F306D6D0>)

>> IF/ID STAGE
PC @ IF: Inst. N°:6 (0x00000018)
Instruction @ IF: sub     x4, x1, x2
Incremented PC @ IF: Inst. N°:7 (0x0000001C)

>> ID/EX STAGE
PC @ ID: Inst. N°:5 (0x00000014)
RS1 Data @ ID: 0x0000000A
RS2 Data @ ID: 0x00000005
IMM @ ID: 0x00000000
RS1 Addr @ ID: RS1: 0x1
RS2 Addr @ ID: RS2: 0x2
RD Addr @ ID: RD: 0x3
Funct3 @ ID: 0b000
Funct7 @ ID: 0b0000000
is_halt @ ID: is_halt @ ID: NO
is_jal @ ID: is_jal @ ID: NO
is_jalr @ ID: is_jalr @ ID: NO
is_branch @ ID: is_branch @ ID: NO
RD Source @ ID: RD has Execution Data
ALU Intent @ ID: Depends on Reg Type
ALU Src Optn @ ID: Reg2 @ ID
Mem Read @ ID: mem_read @ ID: NO
Mem Write @ ID: mem_write @ ID: NO
Reg Write @ ID: reg_write @ ID: YES

>> EX/MEM STAGE
EX_MEM_Status(reg_write_ex=<schemes.Flag object at 0x000002A4F306DEB0>, mem_write_ex=<schemes.Flag object at 0x000002A4F306DF70>, mem_read_ex=<schemes.Flag object at 0x000002A4F306CB90>, rd_src_ex=<RD_Source.EXECUTION_DATA: 0>, is_halt_ex=<schemes.Flag object at 0x000002A4F306CB30>, alu_result_ex=0, store_data_ex=0, pc_ex=<schemes.ProgramCounter object at 0x000002A4F303A9E0>, rd_ex=InUseRegisterAddress(type=<InUseRegisterType.RD: 2>, reg_addr=0), funct3_ex=0)

>> MEM/WB STAGE
PC @ MEM: Inst. N°:3 (0x0000000C)
Execution Data @ MEM: 0x00000000
Memory Data @ MEM: 0x00000000
RD Addr @ MEM: RD: 0x0
is_halt @ MEM: is_halt @ MEM: NO
RD Source @ MEM: RD has Execution Data
Reg Write @ MEM: reg_write @ MEM: YES

>> MEMORY UPDATE
No store occurred
============================================================

============================================================
CAPTURE TIMESTAMP: 1770190072.3297148
MODE: Memory was scanned as single diff from the last Memory Dump
============================================================

>> REGISTER FILE
x0: 0x00000000
x1: 0x0000000A
x2: 0x00000005
x3: 0x00000000
x4: 0x00000000
x5: 0x00000000
x6: 0x00000000
x7: 0x00000000
x8: 0x00000000
x9: 0x00000000
x10: 0x00000000
x11: 0x00000000
x12: 0x00000000
x13: 0x00000000
x14: 0x00000000
x15: 0x00000000
x16: 0x00000000
x17: 0x00000000
x18: 0x00000000
x19: 0x00000000
x20: 0x00000000
x21: 0x00000000
x22: 0x00000000
x23: 0x00000000
x24: 0x00000000
x25: 0x00000000
x26: 0x00000000
x27: 0x00000000
x28: 0x00000000
x29: 0x00000000
x30: 0x00000000
x31: 0x00000000

>> HAZARD UNIT
HazardStatus(pc_write_en=<schemes.Flag object at 0x000002A4F306C710>, if_id_write_en=<schemes.Flag object at 0x000002A4F306C770>, control_hazard=<schemes.Flag object at 0x000002A4F306C7D0>, load_use_hazard=<schemes.Flag object at 0x000002A4F306C530>, rs1_data_source=<RSn_Source.RD_DATA_AT_MEM: 2>, rs2_data_source=<RSn_Source.REG_FILE_AT_ID: 0>, program_ended=<schemes.Flag object at 0x000002A4F306C590>)

>> IF/ID STAGE
PC @ IF: Inst. N°:7 (0x0000001C)
Instruction @ IF: lui     x5, 0x12345000
Incremented PC @ IF: Inst. N°:8 (0x00000020)

>> ID/EX STAGE
PC @ ID: Inst. N°:6 (0x00000018)
RS1 Data @ ID: 0x0000000A
RS2 Data @ ID: 0x00000005
IMM @ ID: 0x00000000
RS1 Addr @ ID: RS1: 0x1
RS2 Addr @ ID: RS2: 0x2
RD Addr @ ID: RD: 0x4
Funct3 @ ID: 0b000
Funct7 @ ID: 0b0100000
is_halt @ ID: is_halt @ ID: NO
is_jal @ ID: is_jal @ ID: NO
is_jalr @ ID: is_jalr @ ID: NO
is_branch @ ID: is_branch @ ID: NO
RD Source @ ID: RD has Execution Data
ALU Intent @ ID: Depends on Reg Type
ALU Src Optn @ ID: Reg2 @ ID
Mem Read @ ID: mem_read @ ID: NO
Mem Write @ ID: mem_write @ ID: NO
Reg Write @ ID: reg_write @ ID: YES

>> EX/MEM STAGE
EX_MEM_Status(reg_write_ex=<schemes.Flag object at 0x000002A4F306C410>, mem_write_ex=<schemes.Flag object at 0x000002A4F306C3B0>, mem_read_ex=<schemes.Flag object at 0x000002A4F306C350>, rd_src_ex=<RD_Source.EXECUTION_DATA: 0>, is_halt_ex=<schemes.Flag object at 0x000002A4F306DB50>, alu_result_ex=15, store_data_ex=5, pc_ex=<schemes.ProgramCounter object at 0x000002A4F303B250>, rd_ex=InUseRegisterAddress(type=<InUseRegisterType.RD: 2>, reg_addr=3), funct3_ex=0)

>> MEM/WB STAGE
PC @ MEM: Inst. N°:4 (0x00000010)
Execution Data @ MEM: 0x00000000
Memory Data @ MEM: 0x00000000
RD Addr @ MEM: RD: 0x0
is_halt @ MEM: is_halt @ MEM: NO
RD Source @ MEM: RD has Execution Data
Reg Write @ MEM: reg_write @ MEM: YES

>> MEMORY UPDATE
No store occurred
============================================================

============================================================
CAPTURE TIMESTAMP: 1770190072.8736749
MODE: Memory was scanned as single diff from the last Memory Dump
============================================================

>> REGISTER FILE
x0: 0x00000000
x1: 0x0000000A
x2: 0x00000005
x3: 0x0000000F
x4: 0x00000000
x5: 0x00000000
x6: 0x00000000
x7: 0x00000000
x8: 0x00000000
x9: 0x00000000
x10: 0x00000000
x11: 0x00000000
x12: 0x00000000
x13: 0x00000000
x14: 0x00000000
x15: 0x00000000
x16: 0x00000000
x17: 0x00000000
x18: 0x00000000
x19: 0x00000000
x20: 0x00000000
x21: 0x00000000
x22: 0x00000000
x23: 0x00000000
x24: 0x00000000
x25: 0x00000000
x26: 0x00000000
x27: 0x00000000
x28: 0x00000000
x29: 0x00000000
x30: 0x00000000
x31: 0x00000000

>> HAZARD UNIT
HazardStatus(pc_write_en=<schemes.Flag object at 0x000002A4F306D0D0>, if_id_write_en=<schemes.Flag object at 0x000002A4F306D130>, control_hazard=<schemes.Flag object at 0x000002A4F306D190>, load_use_hazard=<schemes.Flag object at 0x000002A4F306CDD0>, rs1_data_source=<RSn_Source.REG_FILE_AT_ID: 0>, rs2_data_source=<RSn_Source.REG_FILE_AT_ID: 0>, program_ended=<schemes.Flag object at 0x000002A4F306CE30>)

>> IF/ID STAGE
PC @ IF: Inst. N°:8 (0x00000020)
Instruction @ IF: addi    x0, x0, 0
Incremented PC @ IF: Inst. N°:9 (0x00000024)

>> ID/EX STAGE
PC @ ID: Inst. N°:7 (0x0000001C)
RS1 Data @ ID: 0x00000000
RS2 Data @ ID: 0x00000000
IMM @ ID: 0x12345000
RS1 Addr @ ID: RS1: 0x0
RS2 Addr @ ID: RS2: 0x3
RD Addr @ ID: RD: 0x5
Funct3 @ ID: 0b101
Funct7 @ ID: 0b0001001
is_halt @ ID: is_halt @ ID: NO
is_jal @ ID: is_jal @ ID: NO
is_jalr @ ID: is_jalr @ ID: NO
is_branch @ ID: is_branch @ ID: NO
RD Source @ ID: RD has Execution Data
ALU Intent @ ID: Add Needed
ALU Src Optn @ ID: Imm @ ID
Mem Read @ ID: mem_read @ ID: NO
Mem Write @ ID: mem_write @ ID: NO
Reg Write @ ID: reg_write @ ID: YES

>> EX/MEM STAGE
EX_MEM_Status(reg_write_ex=<schemes.Flag object at 0x000002A4F306D7F0>, mem_write_ex=<schemes.Flag object at 0x000002A4F306D790>, mem_read_ex=<schemes.Flag object at 0x000002A4F306D730>, rd_src_ex=<RD_Source.EXECUTION_DATA: 0>, is_halt_ex=<schemes.Flag object at 0x000002A4F306D910>, alu_result_ex=5, store_data_ex=5, pc_ex=<schemes.ProgramCounter object at 0x000002A4F3039A40>, rd_ex=InUseRegisterAddress(type=<InUseRegisterType.RD: 2>, reg_addr=4), funct3_ex=0)

>> MEM/WB STAGE
PC @ MEM: Inst. N°:5 (0x00000014)
Execution Data @ MEM: 0x0000000F
Memory Data @ MEM: 0x00000000
RD Addr @ MEM: RD: 0x3
is_halt @ MEM: is_halt @ MEM: NO
RD Source @ MEM: RD has Execution Data
Reg Write @ MEM: reg_write @ MEM: YES

>> MEMORY UPDATE
No store occurred
============================================================

============================================================
CAPTURE TIMESTAMP: 1770190073.4336324
MODE: Memory was scanned as single diff from the last Memory Dump
============================================================

>> REGISTER FILE
x0: 0x00000000
x1: 0x0000000A
x2: 0x00000005
x3: 0x0000000F
x4: 0x00000005
x5: 0x00000000
x6: 0x00000000
x7: 0x00000000
x8: 0x00000000
x9: 0x00000000
x10: 0x00000000
x11: 0x00000000
x12: 0x00000000
x13: 0x00000000
x14: 0x00000000
x15: 0x00000000
x16: 0x00000000
x17: 0x00000000
x18: 0x00000000
x19: 0x00000000
x20: 0x00000000
x21: 0x00000000
x22: 0x00000000
x23: 0x00000000
x24: 0x00000000
x25: 0x00000000
x26: 0x00000000
x27: 0x00000000
x28: 0x00000000
x29: 0x00000000
x30: 0x00000000
x31: 0x00000000

>> HAZARD UNIT
HazardStatus(pc_write_en=<schemes.Flag object at 0x000002A4F306C1D0>, if_id_write_en=<schemes.Flag object at 0x000002A4F306C230>, control_hazard=<schemes.Flag object at 0x000002A4F306C290>, load_use_hazard=<schemes.Flag object at 0x000002A4F306C2F0>, rs1_data_source=<RSn_Source.REG_FILE_AT_ID: 0>, rs2_data_source=<RSn_Source.REG_FILE_AT_ID: 0>, program_ended=<schemes.Flag object at 0x000002A4F306DBB0>)

>> IF/ID STAGE
PC @ IF: Inst. N°:9 (0x00000024)
Instruction @ IF: addi    x0, x0, 0
Incremented PC @ IF: Inst. N°:10 (0x00000028)

>> ID/EX STAGE
PC @ ID: Inst. N°:8 (0x00000020)
RS1 Data @ ID: 0x00000000
RS2 Data @ ID: 0x00000000
IMM @ ID: 0x00000000
RS1 Addr @ ID: RS1: 0x0
RS2 Addr @ ID: RS2: 0x0
RD Addr @ ID: RD: 0x0
Funct3 @ ID: 0b000
Funct7 @ ID: 0b0000000
is_halt @ ID: is_halt @ ID: NO
is_jal @ ID: is_jal @ ID: NO
is_jalr @ ID: is_jalr @ ID: NO
is_branch @ ID: is_branch @ ID: NO
RD Source @ ID: RD has Execution Data
ALU Intent @ ID: Depends on Imm Type
ALU Src Optn @ ID: Imm @ ID
Mem Read @ ID: mem_read @ ID: NO
Mem Write @ ID: mem_write @ ID: NO
Reg Write @ ID: reg_write @ ID: YES

>> EX/MEM STAGE
EX_MEM_Status(reg_write_ex=<schemes.Flag object at 0x000002A4F306C050>, mem_write_ex=<schemes.Flag object at 0x000002A4F306C650>, mem_read_ex=<schemes.Flag object at 0x000002A4F306DC70>, rd_src_ex=<RD_Source.EXECUTION_DATA: 0>, is_halt_ex=<schemes.Flag object at 0x000002A4F306DD30>, alu_result_ex=305418240, store_data_ex=0, pc_ex=<schemes.ProgramCounter object at 0x000002A4F3039950>, rd_ex=InUseRegisterAddress(type=<InUseRegisterType.RD: 2>, reg_addr=5), funct3_ex=5)

>> MEM/WB STAGE
PC @ MEM: Inst. N°:6 (0x00000018)
Execution Data @ MEM: 0x00000005
Memory Data @ MEM: 0x00000000
RD Addr @ MEM: RD: 0x4
is_halt @ MEM: is_halt @ MEM: NO
RD Source @ MEM: RD has Execution Data
Reg Write @ MEM: reg_write @ MEM: YES

>> MEMORY UPDATE
No store occurred
============================================================

============================================================
CAPTURE TIMESTAMP: 1770190074.0417168
MODE: Memory was scanned as single diff from the last Memory Dump
============================================================

>> REGISTER FILE
x0: 0x00000000
x1: 0x0000000A
x2: 0x00000005
x3: 0x0000000F
x4: 0x00000005
x5: 0x12345000
x6: 0x00000000
x7: 0x00000000
x8: 0x00000000
x9: 0x00000000
x10: 0x00000000
x11: 0x00000000
x12: 0x00000000
x13: 0x00000000
x14: 0x00000000
x15: 0x00000000
x16: 0x00000000
x17: 0x00000000
x18: 0x00000000
x19: 0x00000000
x20: 0x00000000
x21: 0x00000000
x22: 0x00000000
x23: 0x00000000
x24: 0x00000000
x25: 0x00000000
x26: 0x00000000
x27: 0x00000000
x28: 0x00000000
x29: 0x00000000
x30: 0x00000000
x31: 0x00000000

>> HAZARD UNIT
HazardStatus(pc_write_en=<schemes.Flag object at 0x000002A4F306CAD0>, if_id_write_en=<schemes.Flag object at 0x000002A4F306CB30>, control_hazard=<schemes.Flag object at 0x000002A4F306CB90>, load_use_hazard=<schemes.Flag object at 0x000002A4F306DF70>, rs1_data_source=<RSn_Source.REG_FILE_AT_ID: 0>, rs2_data_source=<RSn_Source.REG_FILE_AT_ID: 0>, program_ended=<schemes.Flag object at 0x000002A4F306DEB0>)

>> IF/ID STAGE
PC @ IF: Inst. N°:10 (0x00000028)
Instruction @ IF: addi    x0, x0, 0
Incremented PC @ IF: Inst. N°:11 (0x0000002C)

>> ID/EX STAGE
PC @ ID: Inst. N°:9 (0x00000024)
RS1 Data @ ID: 0x00000000
RS2 Data @ ID: 0x00000000
IMM @ ID: 0x00000000
RS1 Addr @ ID: RS1: 0x0
RS2 Addr @ ID: RS2: 0x0
RD Addr @ ID: RD: 0x0
Funct3 @ ID: 0b000
Funct7 @ ID: 0b0000000
is_halt @ ID: is_halt @ ID: NO
is_jal @ ID: is_jal @ ID: NO
is_jalr @ ID: is_jalr @ ID: NO
is_branch @ ID: is_branch @ ID: NO
RD Source @ ID: RD has Execution Data
ALU Intent @ ID: Depends on Imm Type
ALU Src Optn @ ID: Imm @ ID
Mem Read @ ID: mem_read @ ID: NO
Mem Write @ ID: mem_write @ ID: NO
Reg Write @ ID: reg_write @ ID: YES

>> EX/MEM STAGE
EX_MEM_Status(reg_write_ex=<schemes.Flag object at 0x000002A4F306D550>, mem_write_ex=<schemes.Flag object at 0x000002A4F306D5B0>, mem_read_ex=<schemes.Flag object at 0x000002A4F306D610>, rd_src_ex=<RD_Source.EXECUTION_DATA: 0>, is_halt_ex=<schemes.Flag object at 0x000002A4F306D670>, alu_result_ex=0, store_data_ex=0, pc_ex=<schemes.ProgramCounter object at 0x000002A4F303AC10>, rd_ex=InUseRegisterAddress(type=<InUseRegisterType.RD: 2>, reg_addr=0), funct3_ex=0)

>> MEM/WB STAGE
PC @ MEM: Inst. N°:7 (0x0000001C)
Execution Data @ MEM: 0x12345000
Memory Data @ MEM: 0x00000000
RD Addr @ MEM: RD: 0x5
is_halt @ MEM: is_halt @ MEM: NO
RD Source @ MEM: RD has Execution Data
Reg Write @ MEM: reg_write @ MEM: YES

>> MEMORY UPDATE
No store occurred
============================================================

============================================================
CAPTURE TIMESTAMP: 1770190074.6970105
MODE: Memory was scanned as single diff from the last Memory Dump
============================================================

>> REGISTER FILE
x0: 0x00000000
x1: 0x0000000A
x2: 0x00000005
x3: 0x0000000F
x4: 0x00000005
x5: 0x12345000
x6: 0x00000000
x7: 0x00000000
x8: 0x00000000
x9: 0x00000000
x10: 0x00000000
x11: 0x00000000
x12: 0x00000000
x13: 0x00000000
x14: 0x00000000
x15: 0x00000000
x16: 0x00000000
x17: 0x00000000
x18: 0x00000000
x19: 0x00000000
x20: 0x00000000
x21: 0x00000000
x22: 0x00000000
x23: 0x00000000
x24: 0x00000000
x25: 0x00000000
x26: 0x00000000
x27: 0x00000000
x28: 0x00000000
x29: 0x00000000
x30: 0x00000000
x31: 0x00000000

>> HAZARD UNIT
HazardStatus(pc_write_en=<schemes.Flag object at 0x000002A4F306C7D0>, if_id_write_en=<schemes.Flag object at 0x000002A4F306C770>, control_hazard=<schemes.Flag object at 0x000002A4F306C710>, load_use_hazard=<schemes.Flag object at 0x000002A4F306DD90>, rs1_data_source=<RSn_Source.REG_FILE_AT_ID: 0>, rs2_data_source=<RSn_Source.REG_FILE_AT_ID: 0>, program_ended=<schemes.Flag object at 0x000002A4F306DDF0>)

>> IF/ID STAGE
PC @ IF: Inst. N°:11 (0x0000002C)
Instruction @ IF: addi    x5, x5, 1656
Incremented PC @ IF: Inst. N°:12 (0x00000030)

>> ID/EX STAGE
PC @ ID: Inst. N°:10 (0x00000028)
RS1 Data @ ID: 0x00000000
RS2 Data @ ID: 0x00000000
IMM @ ID: 0x00000000
RS1 Addr @ ID: RS1: 0x0
RS2 Addr @ ID: RS2: 0x0
RD Addr @ ID: RD: 0x0
Funct3 @ ID: 0b000
Funct7 @ ID: 0b0000000
is_halt @ ID: is_halt @ ID: NO
is_jal @ ID: is_jal @ ID: NO
is_jalr @ ID: is_jalr @ ID: NO
is_branch @ ID: is_branch @ ID: NO
RD Source @ ID: RD has Execution Data
ALU Intent @ ID: Depends on Imm Type
ALU Src Optn @ ID: Imm @ ID
Mem Read @ ID: mem_read @ ID: NO
Mem Write @ ID: mem_write @ ID: NO
Reg Write @ ID: reg_write @ ID: YES

>> EX/MEM STAGE
EX_MEM_Status(reg_write_ex=<schemes.Flag object at 0x000002A4F306D9D0>, mem_write_ex=<schemes.Flag object at 0x000002A4F306DC10>, mem_read_ex=<schemes.Flag object at 0x000002A4F306C410>, rd_src_ex=<RD_Source.EXECUTION_DATA: 0>, is_halt_ex=<schemes.Flag object at 0x000002A4F306C3B0>, alu_result_ex=0, store_data_ex=0, pc_ex=<schemes.ProgramCounter object at 0x000002A4F303A2B0>, rd_ex=InUseRegisterAddress(type=<InUseRegisterType.RD: 2>, reg_addr=0), funct3_ex=0)

>> MEM/WB STAGE
PC @ MEM: Inst. N°:8 (0x00000020)
Execution Data @ MEM: 0x00000000
Memory Data @ MEM: 0x00000000
RD Addr @ MEM: RD: 0x0
is_halt @ MEM: is_halt @ MEM: NO
RD Source @ MEM: RD has Execution Data
Reg Write @ MEM: reg_write @ MEM: YES

>> MEMORY UPDATE
No store occurred
============================================================

============================================================
CAPTURE TIMESTAMP: 1770190075.3057566
MODE: Memory was scanned as single diff from the last Memory Dump
============================================================

>> REGISTER FILE
x0: 0x00000000
x1: 0x0000000A
x2: 0x00000005
x3: 0x0000000F
x4: 0x00000005
x5: 0x12345000
x6: 0x00000000
x7: 0x00000000
x8: 0x00000000
x9: 0x00000000
x10: 0x00000000
x11: 0x00000000
x12: 0x00000000
x13: 0x00000000
x14: 0x00000000
x15: 0x00000000
x16: 0x00000000
x17: 0x00000000
x18: 0x00000000
x19: 0x00000000
x20: 0x00000000
x21: 0x00000000
x22: 0x00000000
x23: 0x00000000
x24: 0x00000000
x25: 0x00000000
x26: 0x00000000
x27: 0x00000000
x28: 0x00000000
x29: 0x00000000
x30: 0x00000000
x31: 0x00000000

>> HAZARD UNIT
HazardStatus(pc_write_en=<schemes.Flag object at 0x000002A4F306D8B0>, if_id_write_en=<schemes.Flag object at 0x000002A4F306D910>, control_hazard=<schemes.Flag object at 0x000002A4F306D730>, load_use_hazard=<schemes.Flag object at 0x000002A4F306D790>, rs1_data_source=<RSn_Source.REG_FILE_AT_ID: 0>, rs2_data_source=<RSn_Source.REG_FILE_AT_ID: 0>, program_ended=<schemes.Flag object at 0x000002A4F306D7F0>)

>> IF/ID STAGE
PC @ IF: Inst. N°:12 (0x00000030)
Instruction @ IF: ecall
Incremented PC @ IF: Inst. N°:13 (0x00000034)

>> ID/EX STAGE
PC @ ID: Inst. N°:11 (0x0000002C)
RS1 Data @ ID: 0x12345000
RS2 Data @ ID: 0x00000000
IMM @ ID: 0x00000678
RS1 Addr @ ID: RS1: 0x5
RS2 Addr @ ID: RS2: 0x24
RD Addr @ ID: RD: 0x5
Funct3 @ ID: 0b000
Funct7 @ ID: 0b0110011
is_halt @ ID: is_halt @ ID: NO
is_jal @ ID: is_jal @ ID: NO
is_jalr @ ID: is_jalr @ ID: NO
is_branch @ ID: is_branch @ ID: NO
RD Source @ ID: RD has Execution Data
ALU Intent @ ID: Depends on Imm Type
ALU Src Optn @ ID: Imm @ ID
Mem Read @ ID: mem_read @ ID: NO
Mem Write @ ID: mem_write @ ID: NO
Reg Write @ ID: reg_write @ ID: YES

>> EX/MEM STAGE
EX_MEM_Status(reg_write_ex=<schemes.Flag object at 0x000002A4F306D0D0>, mem_write_ex=<schemes.Flag object at 0x000002A4F306D130>, mem_read_ex=<schemes.Flag object at 0x000002A4F306D190>, rd_src_ex=<RD_Source.EXECUTION_DATA: 0>, is_halt_ex=<schemes.Flag object at 0x000002A4F306CDD0>, alu_result_ex=0, store_data_ex=0, pc_ex=<schemes.ProgramCounter object at 0x000002A4F303A9E0>, rd_ex=InUseRegisterAddress(type=<InUseRegisterType.RD: 2>, reg_addr=0), funct3_ex=0)

>> MEM/WB STAGE
PC @ MEM: Inst. N°:9 (0x00000024)
Execution Data @ MEM: 0x00000000
Memory Data @ MEM: 0x00000000
RD Addr @ MEM: RD: 0x0
is_halt @ MEM: is_halt @ MEM: NO
RD Source @ MEM: RD has Execution Data
Reg Write @ MEM: reg_write @ MEM: YES

>> MEMORY UPDATE
No store occurred
============================================================

============================================================
CAPTURE TIMESTAMP: 1770190075.9295382
MODE: Memory was scanned as single diff from the last Memory Dump
============================================================

>> REGISTER FILE
x0: 0x00000000
x1: 0x0000000A
x2: 0x00000005
x3: 0x0000000F
x4: 0x00000005
x5: 0x12345000
x6: 0x00000000
x7: 0x00000000
x8: 0x00000000
x9: 0x00000000
x10: 0x00000000
x11: 0x00000000
x12: 0x00000000
x13: 0x00000000
x14: 0x00000000
x15: 0x00000000
x16: 0x00000000
x17: 0x00000000
x18: 0x00000000
x19: 0x00000000
x20: 0x00000000
x21: 0x00000000
x22: 0x00000000
x23: 0x00000000
x24: 0x00000000
x25: 0x00000000
x26: 0x00000000
x27: 0x00000000
x28: 0x00000000
x29: 0x00000000
x30: 0x00000000
x31: 0x00000000

>> HAZARD UNIT
HazardStatus(pc_write_en=<schemes.Flag object at 0x000002A4F306C290>, if_id_write_en=<schemes.Flag object at 0x000002A4F306C230>, control_hazard=<schemes.Flag object at 0x000002A4F306C1D0>, load_use_hazard=<schemes.Flag object at 0x000002A4F306C470>, rs1_data_source=<RSn_Source.REG_FILE_AT_ID: 0>, rs2_data_source=<RSn_Source.REG_FILE_AT_ID: 0>, program_ended=<schemes.Flag object at 0x000002A4F306C4D0>)

>> IF/ID STAGE
PC @ IF: Inst. N°:12 (0x00000030)
Instruction @ IF: ecall
Incremented PC @ IF: Inst. N°:13 (0x00000034)

>> ID/EX STAGE
PC @ ID: Inst. N°:12 (0x00000030)
RS1 Data @ ID: 0x00000000
RS2 Data @ ID: 0x00000000
IMM @ ID: 0x00000000
RS1 Addr @ ID: RS1: 0x0
RS2 Addr @ ID: RS2: 0x0
RD Addr @ ID: RD: 0x0
Funct3 @ ID: 0b000
Funct7 @ ID: 0b0000000
is_halt @ ID: is_halt @ ID: YES
is_jal @ ID: is_jal @ ID: NO
is_jalr @ ID: is_jalr @ ID: NO
is_branch @ ID: is_branch @ ID: NO
RD Source @ ID: RD has Execution Data
ALU Intent @ ID: Add Needed
ALU Src Optn @ ID: Reg2 @ ID
Mem Read @ ID: mem_read @ ID: NO
Mem Write @ ID: mem_write @ ID: NO
Reg Write @ ID: reg_write @ ID: NO

>> EX/MEM STAGE
EX_MEM_Status(reg_write_ex=<schemes.Flag object at 0x000002A4F306C0B0>, mem_write_ex=<schemes.Flag object at 0x000002A4F306DE50>, mem_read_ex=<schemes.Flag object at 0x000002A4F306C050>, rd_src_ex=<RD_Source.EXECUTION_DATA: 0>, is_halt_ex=<schemes.Flag object at 0x000002A4F306C650>, alu_result_ex=305419896, store_data_ex=0, pc_ex=<schemes.ProgramCounter object at 0x000002A4F3039950>, rd_ex=InUseRegisterAddress(type=<InUseRegisterType.RD: 2>, reg_addr=5), funct3_ex=0)

>> MEM/WB STAGE
PC @ MEM: Inst. N°:10 (0x00000028)
Execution Data @ MEM: 0x00000000
Memory Data @ MEM: 0x00000000
RD Addr @ MEM: RD: 0x0
is_halt @ MEM: is_halt @ MEM: NO
RD Source @ MEM: RD has Execution Data
Reg Write @ MEM: reg_write @ MEM: YES

>> MEMORY UPDATE
No store occurred
============================================================

============================================================
CAPTURE TIMESTAMP: 1770190076.5536273
MODE: Memory was scanned as single diff from the last Memory Dump
============================================================

>> REGISTER FILE
x0: 0x00000000
x1: 0x0000000A
x2: 0x00000005
x3: 0x0000000F
x4: 0x00000005
x5: 0x12345678
x6: 0x00000000
x7: 0x00000000
x8: 0x00000000
x9: 0x00000000
x10: 0x00000000
x11: 0x00000000
x12: 0x00000000
x13: 0x00000000
x14: 0x00000000
x15: 0x00000000
x16: 0x00000000
x17: 0x00000000
x18: 0x00000000
x19: 0x00000000
x20: 0x00000000
x21: 0x00000000
x22: 0x00000000
x23: 0x00000000
x24: 0x00000000
x25: 0x00000000
x26: 0x00000000
x27: 0x00000000
x28: 0x00000000
x29: 0x00000000
x30: 0x00000000
x31: 0x00000000

>> HAZARD UNIT
HazardStatus(pc_write_en=<schemes.Flag object at 0x000002A4F306D6D0>, if_id_write_en=<schemes.Flag object at 0x000002A4F306D670>, control_hazard=<schemes.Flag object at 0x000002A4F306D610>, load_use_hazard=<schemes.Flag object at 0x000002A4F306D5B0>, rs1_data_source=<RSn_Source.REG_FILE_AT_ID: 0>, rs2_data_source=<RSn_Source.REG_FILE_AT_ID: 0>, program_ended=<schemes.Flag object at 0x000002A4F306D550>)

>> IF/ID STAGE
PC @ IF: Inst. N°:12 (0x00000030)
Instruction @ IF: ecall
Incremented PC @ IF: Inst. N°:13 (0x00000034)

>> ID/EX STAGE
PC @ ID: Inst. N°:12 (0x00000030)
RS1 Data @ ID: 0x00000000
RS2 Data @ ID: 0x00000000
IMM @ ID: 0x00000000
RS1 Addr @ ID: RS1: 0x0
RS2 Addr @ ID: RS2: 0x0
RD Addr @ ID: RD: 0x0
Funct3 @ ID: 0b000
Funct7 @ ID: 0b0000000
is_halt @ ID: is_halt @ ID: YES
is_jal @ ID: is_jal @ ID: NO
is_jalr @ ID: is_jalr @ ID: NO
is_branch @ ID: is_branch @ ID: NO
RD Source @ ID: RD has Execution Data
ALU Intent @ ID: Add Needed
ALU Src Optn @ ID: Reg2 @ ID
Mem Read @ ID: mem_read @ ID: NO
Mem Write @ ID: mem_write @ ID: NO
Reg Write @ ID: reg_write @ ID: NO

>> EX/MEM STAGE
EX_MEM_Status(reg_write_ex=<schemes.Flag object at 0x000002A4F306CAD0>, mem_write_ex=<schemes.Flag object at 0x000002A4F306CB30>, mem_read_ex=<schemes.Flag object at 0x000002A4F306CB90>, rd_src_ex=<RD_Source.EXECUTION_DATA: 0>, is_halt_ex=<schemes.Flag object at 0x000002A4F306DF70>, alu_result_ex=0, store_data_ex=0, pc_ex=<schemes.ProgramCounter object at 0x000002A4F303A3A0>, rd_ex=InUseRegisterAddress(type=<InUseRegisterType.RD: 2>, reg_addr=0), funct3_ex=0)

>> MEM/WB STAGE
PC @ MEM: Inst. N°:11 (0x0000002C)
Execution Data @ MEM: 0x12345678
Memory Data @ MEM: 0x00000000
RD Addr @ MEM: RD: 0x5
is_halt @ MEM: is_halt @ MEM: NO
RD Source @ MEM: RD has Execution Data
Reg Write @ MEM: reg_write @ MEM: YES

>> MEMORY UPDATE
No store occurred
============================================================

============================================================
CAPTURE TIMESTAMP: 1770190077.2095659
MODE: Memory was scanned as single diff from the last Memory Dump
============================================================

>> REGISTER FILE
x0: 0x00000000
x1: 0x0000000A
x2: 0x00000005
x3: 0x0000000F
x4: 0x00000005
x5: 0x12345678
x6: 0x00000000
x7: 0x00000000
x8: 0x00000000
x9: 0x00000000
x10: 0x00000000
x11: 0x00000000
x12: 0x00000000
x13: 0x00000000
x14: 0x00000000
x15: 0x00000000
x16: 0x00000000
x17: 0x00000000
x18: 0x00000000
x19: 0x00000000
x20: 0x00000000
x21: 0x00000000
x22: 0x00000000
x23: 0x00000000
x24: 0x00000000
x25: 0x00000000
x26: 0x00000000
x27: 0x00000000
x28: 0x00000000
x29: 0x00000000
x30: 0x00000000
x31: 0x00000000

>> HAZARD UNIT
HazardStatus(pc_write_en=<schemes.Flag object at 0x000002A4F306C710>, if_id_write_en=<schemes.Flag object at 0x000002A4F306C770>, control_hazard=<schemes.Flag object at 0x000002A4F306C7D0>, load_use_hazard=<schemes.Flag object at 0x000002A4F306C5F0>, rs1_data_source=<RSn_Source.REG_FILE_AT_ID: 0>, rs2_data_source=<RSn_Source.REG_FILE_AT_ID: 0>, program_ended=<schemes.Flag object at 0x000002A4F306C890>)

>> IF/ID STAGE
PC @ IF: Inst. N°:12 (0x00000030)
Instruction @ IF: ecall
Incremented PC @ IF: Inst. N°:13 (0x00000034)

>> ID/EX STAGE
PC @ ID: Inst. N°:12 (0x00000030)
RS1 Data @ ID: 0x00000000
RS2 Data @ ID: 0x00000000
IMM @ ID: 0x00000000
RS1 Addr @ ID: RS1: 0x0
RS2 Addr @ ID: RS2: 0x0
RD Addr @ ID: RD: 0x0
Funct3 @ ID: 0b000
Funct7 @ ID: 0b0000000
is_halt @ ID: is_halt @ ID: YES
is_jal @ ID: is_jal @ ID: NO
is_jalr @ ID: is_jalr @ ID: NO
is_branch @ ID: is_branch @ ID: NO
RD Source @ ID: RD has Execution Data
ALU Intent @ ID: Add Needed
ALU Src Optn @ ID: Reg2 @ ID
Mem Read @ ID: mem_read @ ID: NO
Mem Write @ ID: mem_write @ ID: NO
Reg Write @ ID: reg_write @ ID: NO

>> EX/MEM STAGE
EX_MEM_Status(reg_write_ex=<schemes.Flag object at 0x000002A4F306DAF0>, mem_write_ex=<schemes.Flag object at 0x000002A4F306DA30>, mem_read_ex=<schemes.Flag object at 0x000002A4F306D9D0>, rd_src_ex=<RD_Source.EXECUTION_DATA: 0>, is_halt_ex=<schemes.Flag object at 0x000002A4F306DC10>, alu_result_ex=0, store_data_ex=0, pc_ex=<schemes.ProgramCounter object at 0x000002A4F303B430>, rd_ex=InUseRegisterAddress(type=<InUseRegisterType.RD: 2>, reg_addr=0), funct3_ex=0)

>> MEM/WB STAGE
PC @ MEM: Inst. N°:12 (0x00000030)
Execution Data @ MEM: 0x00000000
Memory Data @ MEM: 0x00000000
RD Addr @ MEM: RD: 0x0
is_halt @ MEM: is_halt @ MEM: YES
RD Source @ MEM: RD has Execution Data
Reg Write @ MEM: reg_write @ MEM: NO

>> MEMORY UPDATE
No store occurred
============================================================

