Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2021.1 (win64) Build 3247384 Thu Jun 10 19:36:33 MDT 2021
| Date              : Sun Jan  9 20:07:48 2022
| Host              : DESKTOP-OELG8MS running 64-bit major release  (build 9200)
| Command           : report_timing_summary -max_paths 10 -file system_wrapper_timing_summary_routed.rpt -pb system_wrapper_timing_summary_routed.pb -rpx system_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design            : system_wrapper
| Device            : xck26-sfvc784
| Speed File        : -2LV  PRODUCTION 1.29 08-03-2020
| Temperature Grade : C
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                                         Violations  
---------  ----------------  --------------------------------------------------  ----------  
TIMING-2   Critical Warning  Invalid primary clock source pin                    1           
TIMING-4   Critical Warning  Invalid primary clock redefinition on a clock tree  1           
TIMING-17  Critical Warning  Non-clocked sequential cell                         43          
DPIR-2     Warning           Asynchronous driver check                           10          
LUTAR-1    Warning           LUT drives async reset alert                        1           
TIMING-16  Warning           Large setup violation                               26          
CLKC-40    Advisory          Substitute PLLE4 for MMCME4 check                   1           
CLKC-56    Advisory          MMCME4 with global clock driver has no LOC          1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (43)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (69)
5. checking no_input_delay (4)
6. checking no_output_delay (6)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (43)
-------------------------
 There are 13 register/latch pins with no clock driven by root clock pin: system_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio_Data_Out_reg[1]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: system_i/divider_0/inst/clk_out_reg/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: system_i/divider_1/inst/clk_out_reg/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: system_i/system_management_wiz_0/inst/AXI_SYSMON_CORE_I/inst_sysmon/EOS (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (69)
-------------------------------------------------
 There are 69 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (4)
------------------------------
 There are 4 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (6)
-------------------------------
 There are 6 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -1.468      -35.444                     32                 4166        0.020        0.000                      0                 4166        0.900        0.000                       0                  1866  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                            Waveform(ns)         Period(ns)      Frequency(MHz)
-----                            ------------         ----------      --------------
clk_pl_0                         {0.000 5.000}        10.000          100.000         
system_i/clk_wiz_0/inst/clk_in1  {0.000 5.000}        10.000          100.000         
  clk_out1_system_clk_wiz_0_0    {0.000 2.500}        5.000           200.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                                WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                                -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
system_i/clk_wiz_0/inst/clk_in1                                                                                                                                                    2.000        0.000                       0                     1  
  clk_out1_system_clk_wiz_0_0         -1.468      -35.444                     32                 4013        0.020        0.000                      0                 4013        0.900        0.000                       0                  1865  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group                   From Clock                   To Clock                         WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                   ----------                   --------                         -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**            clk_out1_system_clk_wiz_0_0  clk_out1_system_clk_wiz_0_0        1.679        0.000                      0                  153        0.328        0.000                      0                  153  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  system_i/clk_wiz_0/inst/clk_in1
  To Clock:  system_i/clk_wiz_0/inst/clk_in1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        2.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         system_i/clk_wiz_0/inst/clk_in1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { system_i/clk_wiz_0/inst/clk_in1 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location   Pin
Min Period        n/a     MMCME4_ADV/CLKIN1  n/a            1.071         10.000      8.929      MMCM_X0Y3  system_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKIN1
Max Period        n/a     MMCME4_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCM_X0Y3  system_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME4_ADV/CLKIN1  n/a            3.000         5.000       2.000      MMCM_X0Y3  system_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME4_ADV/CLKIN1  n/a            3.000         5.000       2.000      MMCM_X0Y3  system_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME4_ADV/CLKIN1  n/a            3.000         5.000       2.000      MMCM_X0Y3  system_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME4_ADV/CLKIN1  n/a            3.000         5.000       2.000      MMCM_X0Y3  system_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_system_clk_wiz_0_0
  To Clock:  clk_out1_system_clk_wiz_0_0

Setup :           32  Failing Endpoints,  Worst Slack       -1.468ns,  Total Violation      -35.444ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.020ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        0.900ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -1.468ns  (required time - arrival time)
  Source:                 system_i/divider_0/inst/counter_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_system_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            system_i/divider_0/inst/counter_reg[15]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_system_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_system_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_system_clk_wiz_0_0 rise@5.000ns - clk_out1_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        6.347ns  (logic 3.137ns (49.425%)  route 3.210ns (50.575%))
  Logic Levels:           18  (CARRY8=11 LUT2=2 LUT3=2 LUT6=3)
  Clock Path Skew:        -0.103ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.318ns = ( 9.318 - 5.000 ) 
    Source Clock Delay      (SCD):    3.878ns
    Clock Pessimism Removal (CPR):    -0.543ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.978ns (routing 0.677ns, distribution 1.301ns)
  Clock Net Delay (Destination): 1.775ns (routing 0.626ns, distribution 1.149ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y81        BUFG_PS                      0.000     0.000 r  system_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.611     1.611    system_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.103     1.508 r  system_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.348     1.856    system_i/clk_wiz_0/inst/clk_out1_system_clk_wiz_0_0
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     1.900 r  system_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=1863, routed)        1.978     3.878    system_i/divider_0/inst/clk_in
    SLICE_X48Y210        FDCE                                         r  system_i/divider_0/inst/counter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y210        FDCE (Prop_GFF2_SLICEL_C_Q)
                                                      0.116     3.994 r  system_i/divider_0/inst/counter_reg[4]/Q
                         net (fo=2, routed)           0.279     4.273    system_i/divider_0/inst/counter[4]
    SLICE_X48Y211        CARRY8 (Prop_CARRY8_SLICEL_S[3]_CO[7])
                                                      0.220     4.493 r  system_i/divider_0/inst/counter1_carry/CO[7]
                         net (fo=1, routed)           0.030     4.523    system_i/divider_0/inst/counter1_carry_n_0
    SLICE_X48Y212        CARRY8 (Prop_CARRY8_SLICEL_CI_O[3])
                                                      0.114     4.637 r  system_i/divider_0/inst/counter1_carry__0/O[3]
                         net (fo=25, routed)          0.732     5.369    system_i/divider_0/inst/counter1[12]
    SLICE_X49Y205        LUT6 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.224     5.593 r  system_i/divider_0/inst/counter0__0_carry__0_i_11/O
                         net (fo=1, routed)           0.015     5.608    system_i/divider_0/inst/counter0__0_carry__0_i_11_n_0
    SLICE_X49Y205        CARRY8 (Prop_CARRY8_SLICEL_S[5]_CO[7])
                                                      0.232     5.840 r  system_i/divider_0/inst/counter0__0_carry__0/CO[7]
                         net (fo=1, routed)           0.030     5.870    system_i/divider_0/inst/counter0__0_carry__0_n_0
    SLICE_X49Y206        CARRY8 (Prop_CARRY8_SLICEL_CI_O[4])
                                                      0.119     5.989 r  system_i/divider_0/inst/counter0__0_carry__1/O[4]
                         net (fo=5, routed)           0.284     6.273    system_i/divider_0/inst/counter0__0_carry__1_n_11
    SLICE_X49Y206        LUT3 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.083     6.356 r  system_i/divider_0/inst/counter0__171_carry__0_i_18/O
                         net (fo=2, routed)           0.207     6.563    system_i/divider_0/inst/counter0__171_carry__0_i_18_n_0
    SLICE_X50Y206        LUT6 (Prop_F6LUT_SLICEL_I1_O)
                                                      0.187     6.750 r  system_i/divider_0/inst/counter0__171_carry__0_i_11/O
                         net (fo=1, routed)           0.015     6.765    system_i/divider_0/inst/counter0__171_carry__0_i_11_n_0
    SLICE_X50Y206        CARRY8 (Prop_CARRY8_SLICEL_S[5]_CO[7])
                                                      0.232     6.997 r  system_i/divider_0/inst/counter0__171_carry__0/CO[7]
                         net (fo=1, routed)           0.030     7.027    system_i/divider_0/inst/counter0__171_carry__0_n_0
    SLICE_X50Y207        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.065     7.092 r  system_i/divider_0/inst/counter0__171_carry__1/CO[7]
                         net (fo=1, routed)           0.030     7.122    system_i/divider_0/inst/counter0__171_carry__1_n_0
    SLICE_X50Y208        CARRY8 (Prop_CARRY8_SLICEL_CI_O[5])
                                                      0.161     7.283 r  system_i/divider_0/inst/counter0__171_carry__2/O[5]
                         net (fo=12, routed)          0.239     7.522    system_i/divider_0/inst/counter0__171_carry__2_n_10
    SLICE_X50Y210        LUT6 (Prop_F6LUT_SLICEL_I1_O)
                                                      0.224     7.746 r  system_i/divider_0/inst/counter0__248_carry_i_7/O
                         net (fo=1, routed)           0.015     7.761    system_i/divider_0/inst/counter0__248_carry_i_7_n_0
    SLICE_X50Y210        CARRY8 (Prop_CARRY8_SLICEL_S[5]_O[6])
                                                      0.180     7.941 r  system_i/divider_0/inst/counter0__248_carry/O[6]
                         net (fo=1, routed)           0.146     8.087    system_i/divider_0/inst/counter0__248_carry_n_9
    SLICE_X49Y210        LUT2 (Prop_D6LUT_SLICEL_I1_O)
                                                      0.136     8.223 r  system_i/divider_0/inst/counter0__282_carry_i_6/O
                         net (fo=1, routed)           0.013     8.236    system_i/divider_0/inst/counter0__282_carry_i_6_n_0
    SLICE_X49Y210        CARRY8 (Prop_CARRY8_SLICEL_S[3]_O[5])
                                                      0.258     8.494 r  system_i/divider_0/inst/counter0__282_carry/O[5]
                         net (fo=1, routed)           0.506     9.000    system_i/divider_0/inst/counter0__282_carry_n_10
    SLICE_X48Y209        LUT2 (Prop_F6LUT_SLICEL_I1_O)
                                                      0.081     9.081 r  system_i/divider_0/inst/counter0__306_carry__0_i_3/O
                         net (fo=1, routed)           0.015     9.096    system_i/divider_0/inst/counter0__306_carry__0_i_3_n_0
    SLICE_X48Y209        CARRY8 (Prop_CARRY8_SLICEL_S[5]_O[6])
                                                      0.180     9.276 r  system_i/divider_0/inst/counter0__306_carry__0/O[6]
                         net (fo=2, routed)           0.402     9.678    system_i/divider_0/inst/counter0__306_carry__0_n_9
    SLICE_X47Y210        CARRY8 (Prop_CARRY8_SLICEL_S[2]_CO[4])
                                                      0.244     9.922 r  system_i/divider_0/inst/counter0__351_carry__0/CO[4]
                         net (fo=12, routed)          0.153    10.075    system_i/divider_0/inst/counter0__351_carry__0_n_3
    SLICE_X47Y211        LUT3 (Prop_F6LUT_SLICEL_I1_O)
                                                      0.081    10.156 r  system_i/divider_0/inst/counter[15]_i_1/O
                         net (fo=1, routed)           0.069    10.225    system_i/divider_0/inst/p_0_in[15]
    SLICE_X47Y211        FDCE                                         r  system_i/divider_0/inst/counter_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_clk_wiz_0_0 rise edge)
                                                      5.000     5.000 r  
    BUFG_PS_X0Y81        BUFG_PS                      0.000     5.000 r  system_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.458     6.458    system_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.739     7.197 r  system_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.307     7.504    system_i/clk_wiz_0/inst/clk_out1_system_clk_wiz_0_0
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039     7.543 r  system_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=1863, routed)        1.775     9.318    system_i/divider_0/inst/clk_in
    SLICE_X47Y211        FDCE                                         r  system_i/divider_0/inst/counter_reg[15]/C
                         clock pessimism             -0.543     8.775    
                         clock uncertainty           -0.062     8.713    
    SLICE_X47Y211        FDCE (Setup_FFF_SLICEL_C_D)
                                                      0.044     8.757    system_i/divider_0/inst/counter_reg[15]
  -------------------------------------------------------------------
                         required time                          8.757    
                         arrival time                         -10.225    
  -------------------------------------------------------------------
                         slack                                 -1.468    

Slack (VIOLATED) :        -1.458ns  (required time - arrival time)
  Source:                 system_i/divider_0/inst/counter_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_system_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            system_i/divider_0/inst/counter_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_system_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_system_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_system_clk_wiz_0_0 rise@5.000ns - clk_out1_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        6.337ns  (logic 3.114ns (49.140%)  route 3.223ns (50.860%))
  Logic Levels:           18  (CARRY8=11 LUT2=2 LUT3=2 LUT6=3)
  Clock Path Skew:        -0.103ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.318ns = ( 9.318 - 5.000 ) 
    Source Clock Delay      (SCD):    3.878ns
    Clock Pessimism Removal (CPR):    -0.543ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.978ns (routing 0.677ns, distribution 1.301ns)
  Clock Net Delay (Destination): 1.775ns (routing 0.626ns, distribution 1.149ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y81        BUFG_PS                      0.000     0.000 r  system_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.611     1.611    system_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.103     1.508 r  system_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.348     1.856    system_i/clk_wiz_0/inst/clk_out1_system_clk_wiz_0_0
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     1.900 r  system_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=1863, routed)        1.978     3.878    system_i/divider_0/inst/clk_in
    SLICE_X48Y210        FDCE                                         r  system_i/divider_0/inst/counter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y210        FDCE (Prop_GFF2_SLICEL_C_Q)
                                                      0.116     3.994 r  system_i/divider_0/inst/counter_reg[4]/Q
                         net (fo=2, routed)           0.279     4.273    system_i/divider_0/inst/counter[4]
    SLICE_X48Y211        CARRY8 (Prop_CARRY8_SLICEL_S[3]_CO[7])
                                                      0.220     4.493 r  system_i/divider_0/inst/counter1_carry/CO[7]
                         net (fo=1, routed)           0.030     4.523    system_i/divider_0/inst/counter1_carry_n_0
    SLICE_X48Y212        CARRY8 (Prop_CARRY8_SLICEL_CI_O[3])
                                                      0.114     4.637 r  system_i/divider_0/inst/counter1_carry__0/O[3]
                         net (fo=25, routed)          0.732     5.369    system_i/divider_0/inst/counter1[12]
    SLICE_X49Y205        LUT6 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.224     5.593 r  system_i/divider_0/inst/counter0__0_carry__0_i_11/O
                         net (fo=1, routed)           0.015     5.608    system_i/divider_0/inst/counter0__0_carry__0_i_11_n_0
    SLICE_X49Y205        CARRY8 (Prop_CARRY8_SLICEL_S[5]_CO[7])
                                                      0.232     5.840 r  system_i/divider_0/inst/counter0__0_carry__0/CO[7]
                         net (fo=1, routed)           0.030     5.870    system_i/divider_0/inst/counter0__0_carry__0_n_0
    SLICE_X49Y206        CARRY8 (Prop_CARRY8_SLICEL_CI_O[4])
                                                      0.119     5.989 r  system_i/divider_0/inst/counter0__0_carry__1/O[4]
                         net (fo=5, routed)           0.284     6.273    system_i/divider_0/inst/counter0__0_carry__1_n_11
    SLICE_X49Y206        LUT3 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.083     6.356 r  system_i/divider_0/inst/counter0__171_carry__0_i_18/O
                         net (fo=2, routed)           0.207     6.563    system_i/divider_0/inst/counter0__171_carry__0_i_18_n_0
    SLICE_X50Y206        LUT6 (Prop_F6LUT_SLICEL_I1_O)
                                                      0.187     6.750 r  system_i/divider_0/inst/counter0__171_carry__0_i_11/O
                         net (fo=1, routed)           0.015     6.765    system_i/divider_0/inst/counter0__171_carry__0_i_11_n_0
    SLICE_X50Y206        CARRY8 (Prop_CARRY8_SLICEL_S[5]_CO[7])
                                                      0.232     6.997 r  system_i/divider_0/inst/counter0__171_carry__0/CO[7]
                         net (fo=1, routed)           0.030     7.027    system_i/divider_0/inst/counter0__171_carry__0_n_0
    SLICE_X50Y207        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.065     7.092 r  system_i/divider_0/inst/counter0__171_carry__1/CO[7]
                         net (fo=1, routed)           0.030     7.122    system_i/divider_0/inst/counter0__171_carry__1_n_0
    SLICE_X50Y208        CARRY8 (Prop_CARRY8_SLICEL_CI_O[5])
                                                      0.161     7.283 r  system_i/divider_0/inst/counter0__171_carry__2/O[5]
                         net (fo=12, routed)          0.239     7.522    system_i/divider_0/inst/counter0__171_carry__2_n_10
    SLICE_X50Y210        LUT6 (Prop_F6LUT_SLICEL_I1_O)
                                                      0.224     7.746 r  system_i/divider_0/inst/counter0__248_carry_i_7/O
                         net (fo=1, routed)           0.015     7.761    system_i/divider_0/inst/counter0__248_carry_i_7_n_0
    SLICE_X50Y210        CARRY8 (Prop_CARRY8_SLICEL_S[5]_O[6])
                                                      0.180     7.941 r  system_i/divider_0/inst/counter0__248_carry/O[6]
                         net (fo=1, routed)           0.146     8.087    system_i/divider_0/inst/counter0__248_carry_n_9
    SLICE_X49Y210        LUT2 (Prop_D6LUT_SLICEL_I1_O)
                                                      0.136     8.223 r  system_i/divider_0/inst/counter0__282_carry_i_6/O
                         net (fo=1, routed)           0.013     8.236    system_i/divider_0/inst/counter0__282_carry_i_6_n_0
    SLICE_X49Y210        CARRY8 (Prop_CARRY8_SLICEL_S[3]_O[5])
                                                      0.258     8.494 r  system_i/divider_0/inst/counter0__282_carry/O[5]
                         net (fo=1, routed)           0.506     9.000    system_i/divider_0/inst/counter0__282_carry_n_10
    SLICE_X48Y209        LUT2 (Prop_F6LUT_SLICEL_I1_O)
                                                      0.081     9.081 r  system_i/divider_0/inst/counter0__306_carry__0_i_3/O
                         net (fo=1, routed)           0.015     9.096    system_i/divider_0/inst/counter0__306_carry__0_i_3_n_0
    SLICE_X48Y209        CARRY8 (Prop_CARRY8_SLICEL_S[5]_O[6])
                                                      0.180     9.276 r  system_i/divider_0/inst/counter0__306_carry__0/O[6]
                         net (fo=2, routed)           0.402     9.678    system_i/divider_0/inst/counter0__306_carry__0_n_9
    SLICE_X47Y210        CARRY8 (Prop_CARRY8_SLICEL_S[2]_CO[4])
                                                      0.244     9.922 r  system_i/divider_0/inst/counter0__351_carry__0/CO[4]
                         net (fo=12, routed)          0.165    10.087    system_i/divider_0/inst/counter0__351_carry__0_n_3
    SLICE_X47Y211        LUT3 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.058    10.145 r  system_i/divider_0/inst/counter[6]_i_1/O
                         net (fo=1, routed)           0.070    10.215    system_i/divider_0/inst/p_0_in[6]
    SLICE_X47Y211        FDCE                                         r  system_i/divider_0/inst/counter_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_clk_wiz_0_0 rise edge)
                                                      5.000     5.000 r  
    BUFG_PS_X0Y81        BUFG_PS                      0.000     5.000 r  system_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.458     6.458    system_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.739     7.197 r  system_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.307     7.504    system_i/clk_wiz_0/inst/clk_out1_system_clk_wiz_0_0
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039     7.543 r  system_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=1863, routed)        1.775     9.318    system_i/divider_0/inst/clk_in
    SLICE_X47Y211        FDCE                                         r  system_i/divider_0/inst/counter_reg[6]/C
                         clock pessimism             -0.543     8.775    
                         clock uncertainty           -0.062     8.713    
    SLICE_X47Y211        FDCE (Setup_HFF_SLICEL_C_D)
                                                      0.044     8.757    system_i/divider_0/inst/counter_reg[6]
  -------------------------------------------------------------------
                         required time                          8.757    
                         arrival time                         -10.215    
  -------------------------------------------------------------------
                         slack                                 -1.458    

Slack (VIOLATED) :        -1.454ns  (required time - arrival time)
  Source:                 system_i/divider_0/inst/counter_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_system_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            system_i/divider_0/inst/counter_reg[13]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_system_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_system_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_system_clk_wiz_0_0 rise@5.000ns - clk_out1_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        6.357ns  (logic 3.148ns (49.521%)  route 3.209ns (50.479%))
  Logic Levels:           18  (CARRY8=11 LUT2=2 LUT3=2 LUT6=3)
  Clock Path Skew:        -0.079ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.326ns = ( 9.326 - 5.000 ) 
    Source Clock Delay      (SCD):    3.862ns
    Clock Pessimism Removal (CPR):    -0.543ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.962ns (routing 0.677ns, distribution 1.285ns)
  Clock Net Delay (Destination): 1.783ns (routing 0.626ns, distribution 1.157ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y81        BUFG_PS                      0.000     0.000 r  system_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.611     1.611    system_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.103     1.508 r  system_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.348     1.856    system_i/clk_wiz_0/inst/clk_out1_system_clk_wiz_0_0
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     1.900 r  system_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=1863, routed)        1.962     3.862    system_i/divider_0/inst/clk_in
    SLICE_X47Y211        FDCE                                         r  system_i/divider_0/inst/counter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y211        FDCE (Prop_HFF_SLICEL_C_Q)
                                                      0.113     3.975 r  system_i/divider_0/inst/counter_reg[6]/Q
                         net (fo=2, routed)           0.276     4.251    system_i/divider_0/inst/counter[6]
    SLICE_X48Y211        CARRY8 (Prop_CARRY8_SLICEL_S[5]_CO[7])
                                                      0.232     4.483 r  system_i/divider_0/inst/counter1_carry/CO[7]
                         net (fo=1, routed)           0.030     4.513    system_i/divider_0/inst/counter1_carry_n_0
    SLICE_X48Y212        CARRY8 (Prop_CARRY8_SLICEL_CI_O[3])
                                                      0.114     4.627 r  system_i/divider_0/inst/counter1_carry__0/O[3]
                         net (fo=25, routed)          0.732     5.359    system_i/divider_0/inst/counter1[12]
    SLICE_X49Y205        LUT6 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.224     5.583 r  system_i/divider_0/inst/counter0__0_carry__0_i_11/O
                         net (fo=1, routed)           0.015     5.598    system_i/divider_0/inst/counter0__0_carry__0_i_11_n_0
    SLICE_X49Y205        CARRY8 (Prop_CARRY8_SLICEL_S[5]_CO[7])
                                                      0.232     5.830 r  system_i/divider_0/inst/counter0__0_carry__0/CO[7]
                         net (fo=1, routed)           0.030     5.860    system_i/divider_0/inst/counter0__0_carry__0_n_0
    SLICE_X49Y206        CARRY8 (Prop_CARRY8_SLICEL_CI_O[4])
                                                      0.119     5.979 r  system_i/divider_0/inst/counter0__0_carry__1/O[4]
                         net (fo=5, routed)           0.284     6.263    system_i/divider_0/inst/counter0__0_carry__1_n_11
    SLICE_X49Y206        LUT3 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.083     6.346 r  system_i/divider_0/inst/counter0__171_carry__0_i_18/O
                         net (fo=2, routed)           0.207     6.553    system_i/divider_0/inst/counter0__171_carry__0_i_18_n_0
    SLICE_X50Y206        LUT6 (Prop_F6LUT_SLICEL_I1_O)
                                                      0.187     6.740 r  system_i/divider_0/inst/counter0__171_carry__0_i_11/O
                         net (fo=1, routed)           0.015     6.755    system_i/divider_0/inst/counter0__171_carry__0_i_11_n_0
    SLICE_X50Y206        CARRY8 (Prop_CARRY8_SLICEL_S[5]_CO[7])
                                                      0.232     6.987 r  system_i/divider_0/inst/counter0__171_carry__0/CO[7]
                         net (fo=1, routed)           0.030     7.017    system_i/divider_0/inst/counter0__171_carry__0_n_0
    SLICE_X50Y207        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.065     7.082 r  system_i/divider_0/inst/counter0__171_carry__1/CO[7]
                         net (fo=1, routed)           0.030     7.112    system_i/divider_0/inst/counter0__171_carry__1_n_0
    SLICE_X50Y208        CARRY8 (Prop_CARRY8_SLICEL_CI_O[5])
                                                      0.161     7.273 r  system_i/divider_0/inst/counter0__171_carry__2/O[5]
                         net (fo=12, routed)          0.239     7.512    system_i/divider_0/inst/counter0__171_carry__2_n_10
    SLICE_X50Y210        LUT6 (Prop_F6LUT_SLICEL_I1_O)
                                                      0.224     7.736 r  system_i/divider_0/inst/counter0__248_carry_i_7/O
                         net (fo=1, routed)           0.015     7.751    system_i/divider_0/inst/counter0__248_carry_i_7_n_0
    SLICE_X50Y210        CARRY8 (Prop_CARRY8_SLICEL_S[5]_O[6])
                                                      0.180     7.931 r  system_i/divider_0/inst/counter0__248_carry/O[6]
                         net (fo=1, routed)           0.146     8.077    system_i/divider_0/inst/counter0__248_carry_n_9
    SLICE_X49Y210        LUT2 (Prop_D6LUT_SLICEL_I1_O)
                                                      0.136     8.213 r  system_i/divider_0/inst/counter0__282_carry_i_6/O
                         net (fo=1, routed)           0.013     8.226    system_i/divider_0/inst/counter0__282_carry_i_6_n_0
    SLICE_X49Y210        CARRY8 (Prop_CARRY8_SLICEL_S[3]_O[5])
                                                      0.258     8.484 r  system_i/divider_0/inst/counter0__282_carry/O[5]
                         net (fo=1, routed)           0.506     8.990    system_i/divider_0/inst/counter0__282_carry_n_10
    SLICE_X48Y209        LUT2 (Prop_F6LUT_SLICEL_I1_O)
                                                      0.081     9.071 r  system_i/divider_0/inst/counter0__306_carry__0_i_3/O
                         net (fo=1, routed)           0.015     9.086    system_i/divider_0/inst/counter0__306_carry__0_i_3_n_0
    SLICE_X48Y209        CARRY8 (Prop_CARRY8_SLICEL_S[5]_O[6])
                                                      0.180     9.266 r  system_i/divider_0/inst/counter0__306_carry__0/O[6]
                         net (fo=2, routed)           0.402     9.668    system_i/divider_0/inst/counter0__306_carry__0_n_9
    SLICE_X47Y210        CARRY8 (Prop_CARRY8_SLICEL_S[2]_CO[4])
                                                      0.244     9.912 r  system_i/divider_0/inst/counter0__351_carry__0/CO[4]
                         net (fo=12, routed)          0.161    10.073    system_i/divider_0/inst/counter0__351_carry__0_n_3
    SLICE_X48Y210        LUT3 (Prop_E6LUT_SLICEL_I1_O)
                                                      0.083    10.156 r  system_i/divider_0/inst/counter[13]_i_1/O
                         net (fo=1, routed)           0.063    10.219    system_i/divider_0/inst/p_0_in[13]
    SLICE_X48Y210        FDCE                                         r  system_i/divider_0/inst/counter_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_clk_wiz_0_0 rise edge)
                                                      5.000     5.000 r  
    BUFG_PS_X0Y81        BUFG_PS                      0.000     5.000 r  system_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.458     6.458    system_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.739     7.197 r  system_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.307     7.504    system_i/clk_wiz_0/inst/clk_out1_system_clk_wiz_0_0
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039     7.543 r  system_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=1863, routed)        1.783     9.326    system_i/divider_0/inst/clk_in
    SLICE_X48Y210        FDCE                                         r  system_i/divider_0/inst/counter_reg[13]/C
                         clock pessimism             -0.543     8.783    
                         clock uncertainty           -0.062     8.721    
    SLICE_X48Y210        FDCE (Setup_EFF_SLICEL_C_D)
                                                      0.044     8.765    system_i/divider_0/inst/counter_reg[13]
  -------------------------------------------------------------------
                         required time                          8.765    
                         arrival time                         -10.219    
  -------------------------------------------------------------------
                         slack                                 -1.454    

Slack (VIOLATED) :        -1.452ns  (required time - arrival time)
  Source:                 system_i/divider_0/inst/counter_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_system_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            system_i/divider_0/inst/counter_reg[14]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_system_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_system_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_system_clk_wiz_0_0 rise@5.000ns - clk_out1_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        6.331ns  (logic 3.113ns (49.171%)  route 3.218ns (50.829%))
  Logic Levels:           18  (CARRY8=11 LUT2=2 LUT3=2 LUT6=3)
  Clock Path Skew:        -0.103ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.318ns = ( 9.318 - 5.000 ) 
    Source Clock Delay      (SCD):    3.878ns
    Clock Pessimism Removal (CPR):    -0.543ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.978ns (routing 0.677ns, distribution 1.301ns)
  Clock Net Delay (Destination): 1.775ns (routing 0.626ns, distribution 1.149ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y81        BUFG_PS                      0.000     0.000 r  system_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.611     1.611    system_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.103     1.508 r  system_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.348     1.856    system_i/clk_wiz_0/inst/clk_out1_system_clk_wiz_0_0
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     1.900 r  system_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=1863, routed)        1.978     3.878    system_i/divider_0/inst/clk_in
    SLICE_X48Y210        FDCE                                         r  system_i/divider_0/inst/counter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y210        FDCE (Prop_GFF2_SLICEL_C_Q)
                                                      0.116     3.994 r  system_i/divider_0/inst/counter_reg[4]/Q
                         net (fo=2, routed)           0.279     4.273    system_i/divider_0/inst/counter[4]
    SLICE_X48Y211        CARRY8 (Prop_CARRY8_SLICEL_S[3]_CO[7])
                                                      0.220     4.493 r  system_i/divider_0/inst/counter1_carry/CO[7]
                         net (fo=1, routed)           0.030     4.523    system_i/divider_0/inst/counter1_carry_n_0
    SLICE_X48Y212        CARRY8 (Prop_CARRY8_SLICEL_CI_O[3])
                                                      0.114     4.637 r  system_i/divider_0/inst/counter1_carry__0/O[3]
                         net (fo=25, routed)          0.732     5.369    system_i/divider_0/inst/counter1[12]
    SLICE_X49Y205        LUT6 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.224     5.593 r  system_i/divider_0/inst/counter0__0_carry__0_i_11/O
                         net (fo=1, routed)           0.015     5.608    system_i/divider_0/inst/counter0__0_carry__0_i_11_n_0
    SLICE_X49Y205        CARRY8 (Prop_CARRY8_SLICEL_S[5]_CO[7])
                                                      0.232     5.840 r  system_i/divider_0/inst/counter0__0_carry__0/CO[7]
                         net (fo=1, routed)           0.030     5.870    system_i/divider_0/inst/counter0__0_carry__0_n_0
    SLICE_X49Y206        CARRY8 (Prop_CARRY8_SLICEL_CI_O[4])
                                                      0.119     5.989 r  system_i/divider_0/inst/counter0__0_carry__1/O[4]
                         net (fo=5, routed)           0.284     6.273    system_i/divider_0/inst/counter0__0_carry__1_n_11
    SLICE_X49Y206        LUT3 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.083     6.356 r  system_i/divider_0/inst/counter0__171_carry__0_i_18/O
                         net (fo=2, routed)           0.207     6.563    system_i/divider_0/inst/counter0__171_carry__0_i_18_n_0
    SLICE_X50Y206        LUT6 (Prop_F6LUT_SLICEL_I1_O)
                                                      0.187     6.750 r  system_i/divider_0/inst/counter0__171_carry__0_i_11/O
                         net (fo=1, routed)           0.015     6.765    system_i/divider_0/inst/counter0__171_carry__0_i_11_n_0
    SLICE_X50Y206        CARRY8 (Prop_CARRY8_SLICEL_S[5]_CO[7])
                                                      0.232     6.997 r  system_i/divider_0/inst/counter0__171_carry__0/CO[7]
                         net (fo=1, routed)           0.030     7.027    system_i/divider_0/inst/counter0__171_carry__0_n_0
    SLICE_X50Y207        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.065     7.092 r  system_i/divider_0/inst/counter0__171_carry__1/CO[7]
                         net (fo=1, routed)           0.030     7.122    system_i/divider_0/inst/counter0__171_carry__1_n_0
    SLICE_X50Y208        CARRY8 (Prop_CARRY8_SLICEL_CI_O[5])
                                                      0.161     7.283 r  system_i/divider_0/inst/counter0__171_carry__2/O[5]
                         net (fo=12, routed)          0.239     7.522    system_i/divider_0/inst/counter0__171_carry__2_n_10
    SLICE_X50Y210        LUT6 (Prop_F6LUT_SLICEL_I1_O)
                                                      0.224     7.746 r  system_i/divider_0/inst/counter0__248_carry_i_7/O
                         net (fo=1, routed)           0.015     7.761    system_i/divider_0/inst/counter0__248_carry_i_7_n_0
    SLICE_X50Y210        CARRY8 (Prop_CARRY8_SLICEL_S[5]_O[6])
                                                      0.180     7.941 r  system_i/divider_0/inst/counter0__248_carry/O[6]
                         net (fo=1, routed)           0.146     8.087    system_i/divider_0/inst/counter0__248_carry_n_9
    SLICE_X49Y210        LUT2 (Prop_D6LUT_SLICEL_I1_O)
                                                      0.136     8.223 r  system_i/divider_0/inst/counter0__282_carry_i_6/O
                         net (fo=1, routed)           0.013     8.236    system_i/divider_0/inst/counter0__282_carry_i_6_n_0
    SLICE_X49Y210        CARRY8 (Prop_CARRY8_SLICEL_S[3]_O[5])
                                                      0.258     8.494 r  system_i/divider_0/inst/counter0__282_carry/O[5]
                         net (fo=1, routed)           0.506     9.000    system_i/divider_0/inst/counter0__282_carry_n_10
    SLICE_X48Y209        LUT2 (Prop_F6LUT_SLICEL_I1_O)
                                                      0.081     9.081 r  system_i/divider_0/inst/counter0__306_carry__0_i_3/O
                         net (fo=1, routed)           0.015     9.096    system_i/divider_0/inst/counter0__306_carry__0_i_3_n_0
    SLICE_X48Y209        CARRY8 (Prop_CARRY8_SLICEL_S[5]_O[6])
                                                      0.180     9.276 r  system_i/divider_0/inst/counter0__306_carry__0/O[6]
                         net (fo=2, routed)           0.402     9.678    system_i/divider_0/inst/counter0__306_carry__0_n_9
    SLICE_X47Y210        CARRY8 (Prop_CARRY8_SLICEL_S[2]_CO[4])
                                                      0.244     9.922 r  system_i/divider_0/inst/counter0__351_carry__0/CO[4]
                         net (fo=12, routed)          0.164    10.086    system_i/divider_0/inst/counter0__351_carry__0_n_3
    SLICE_X47Y211        LUT3 (Prop_G6LUT_SLICEL_I1_O)
                                                      0.057    10.143 r  system_i/divider_0/inst/counter[14]_i_1/O
                         net (fo=1, routed)           0.066    10.209    system_i/divider_0/inst/p_0_in[14]
    SLICE_X47Y211        FDCE                                         r  system_i/divider_0/inst/counter_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_clk_wiz_0_0 rise edge)
                                                      5.000     5.000 r  
    BUFG_PS_X0Y81        BUFG_PS                      0.000     5.000 r  system_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.458     6.458    system_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.739     7.197 r  system_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.307     7.504    system_i/clk_wiz_0/inst/clk_out1_system_clk_wiz_0_0
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039     7.543 r  system_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=1863, routed)        1.775     9.318    system_i/divider_0/inst/clk_in
    SLICE_X47Y211        FDCE                                         r  system_i/divider_0/inst/counter_reg[14]/C
                         clock pessimism             -0.543     8.775    
                         clock uncertainty           -0.062     8.713    
    SLICE_X47Y211        FDCE (Setup_GFF_SLICEL_C_D)
                                                      0.044     8.757    system_i/divider_0/inst/counter_reg[14]
  -------------------------------------------------------------------
                         required time                          8.757    
                         arrival time                         -10.209    
  -------------------------------------------------------------------
                         slack                                 -1.452    

Slack (VIOLATED) :        -1.450ns  (required time - arrival time)
  Source:                 system_i/divider_0/inst/counter_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_system_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            system_i/divider_0/inst/counter_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_system_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_system_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_system_clk_wiz_0_0 rise@5.000ns - clk_out1_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        6.353ns  (logic 3.147ns (49.536%)  route 3.206ns (50.464%))
  Logic Levels:           18  (CARRY8=11 LUT2=2 LUT3=2 LUT6=3)
  Clock Path Skew:        -0.079ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.326ns = ( 9.326 - 5.000 ) 
    Source Clock Delay      (SCD):    3.862ns
    Clock Pessimism Removal (CPR):    -0.543ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.962ns (routing 0.677ns, distribution 1.285ns)
  Clock Net Delay (Destination): 1.783ns (routing 0.626ns, distribution 1.157ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y81        BUFG_PS                      0.000     0.000 r  system_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.611     1.611    system_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.103     1.508 r  system_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.348     1.856    system_i/clk_wiz_0/inst/clk_out1_system_clk_wiz_0_0
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     1.900 r  system_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=1863, routed)        1.962     3.862    system_i/divider_0/inst/clk_in
    SLICE_X47Y211        FDCE                                         r  system_i/divider_0/inst/counter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y211        FDCE (Prop_HFF_SLICEL_C_Q)
                                                      0.113     3.975 r  system_i/divider_0/inst/counter_reg[6]/Q
                         net (fo=2, routed)           0.276     4.251    system_i/divider_0/inst/counter[6]
    SLICE_X48Y211        CARRY8 (Prop_CARRY8_SLICEL_S[5]_CO[7])
                                                      0.232     4.483 r  system_i/divider_0/inst/counter1_carry/CO[7]
                         net (fo=1, routed)           0.030     4.513    system_i/divider_0/inst/counter1_carry_n_0
    SLICE_X48Y212        CARRY8 (Prop_CARRY8_SLICEL_CI_O[3])
                                                      0.114     4.627 r  system_i/divider_0/inst/counter1_carry__0/O[3]
                         net (fo=25, routed)          0.732     5.359    system_i/divider_0/inst/counter1[12]
    SLICE_X49Y205        LUT6 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.224     5.583 r  system_i/divider_0/inst/counter0__0_carry__0_i_11/O
                         net (fo=1, routed)           0.015     5.598    system_i/divider_0/inst/counter0__0_carry__0_i_11_n_0
    SLICE_X49Y205        CARRY8 (Prop_CARRY8_SLICEL_S[5]_CO[7])
                                                      0.232     5.830 r  system_i/divider_0/inst/counter0__0_carry__0/CO[7]
                         net (fo=1, routed)           0.030     5.860    system_i/divider_0/inst/counter0__0_carry__0_n_0
    SLICE_X49Y206        CARRY8 (Prop_CARRY8_SLICEL_CI_O[4])
                                                      0.119     5.979 r  system_i/divider_0/inst/counter0__0_carry__1/O[4]
                         net (fo=5, routed)           0.284     6.263    system_i/divider_0/inst/counter0__0_carry__1_n_11
    SLICE_X49Y206        LUT3 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.083     6.346 r  system_i/divider_0/inst/counter0__171_carry__0_i_18/O
                         net (fo=2, routed)           0.207     6.553    system_i/divider_0/inst/counter0__171_carry__0_i_18_n_0
    SLICE_X50Y206        LUT6 (Prop_F6LUT_SLICEL_I1_O)
                                                      0.187     6.740 r  system_i/divider_0/inst/counter0__171_carry__0_i_11/O
                         net (fo=1, routed)           0.015     6.755    system_i/divider_0/inst/counter0__171_carry__0_i_11_n_0
    SLICE_X50Y206        CARRY8 (Prop_CARRY8_SLICEL_S[5]_CO[7])
                                                      0.232     6.987 r  system_i/divider_0/inst/counter0__171_carry__0/CO[7]
                         net (fo=1, routed)           0.030     7.017    system_i/divider_0/inst/counter0__171_carry__0_n_0
    SLICE_X50Y207        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.065     7.082 r  system_i/divider_0/inst/counter0__171_carry__1/CO[7]
                         net (fo=1, routed)           0.030     7.112    system_i/divider_0/inst/counter0__171_carry__1_n_0
    SLICE_X50Y208        CARRY8 (Prop_CARRY8_SLICEL_CI_O[5])
                                                      0.161     7.273 r  system_i/divider_0/inst/counter0__171_carry__2/O[5]
                         net (fo=12, routed)          0.239     7.512    system_i/divider_0/inst/counter0__171_carry__2_n_10
    SLICE_X50Y210        LUT6 (Prop_F6LUT_SLICEL_I1_O)
                                                      0.224     7.736 r  system_i/divider_0/inst/counter0__248_carry_i_7/O
                         net (fo=1, routed)           0.015     7.751    system_i/divider_0/inst/counter0__248_carry_i_7_n_0
    SLICE_X50Y210        CARRY8 (Prop_CARRY8_SLICEL_S[5]_O[6])
                                                      0.180     7.931 r  system_i/divider_0/inst/counter0__248_carry/O[6]
                         net (fo=1, routed)           0.146     8.077    system_i/divider_0/inst/counter0__248_carry_n_9
    SLICE_X49Y210        LUT2 (Prop_D6LUT_SLICEL_I1_O)
                                                      0.136     8.213 r  system_i/divider_0/inst/counter0__282_carry_i_6/O
                         net (fo=1, routed)           0.013     8.226    system_i/divider_0/inst/counter0__282_carry_i_6_n_0
    SLICE_X49Y210        CARRY8 (Prop_CARRY8_SLICEL_S[3]_O[5])
                                                      0.258     8.484 r  system_i/divider_0/inst/counter0__282_carry/O[5]
                         net (fo=1, routed)           0.506     8.990    system_i/divider_0/inst/counter0__282_carry_n_10
    SLICE_X48Y209        LUT2 (Prop_F6LUT_SLICEL_I1_O)
                                                      0.081     9.071 r  system_i/divider_0/inst/counter0__306_carry__0_i_3/O
                         net (fo=1, routed)           0.015     9.086    system_i/divider_0/inst/counter0__306_carry__0_i_3_n_0
    SLICE_X48Y209        CARRY8 (Prop_CARRY8_SLICEL_S[5]_O[6])
                                                      0.180     9.266 r  system_i/divider_0/inst/counter0__306_carry__0/O[6]
                         net (fo=2, routed)           0.402     9.668    system_i/divider_0/inst/counter0__306_carry__0_n_9
    SLICE_X47Y210        CARRY8 (Prop_CARRY8_SLICEL_S[2]_CO[4])
                                                      0.244     9.912 r  system_i/divider_0/inst/counter0__351_carry__0/CO[4]
                         net (fo=12, routed)          0.155    10.067    system_i/divider_0/inst/counter0__351_carry__0_n_3
    SLICE_X48Y210        LUT3 (Prop_G6LUT_SLICEL_I1_O)
                                                      0.082    10.149 r  system_i/divider_0/inst/counter[8]_i_1/O
                         net (fo=1, routed)           0.066    10.215    system_i/divider_0/inst/p_0_in[8]
    SLICE_X48Y210        FDCE                                         r  system_i/divider_0/inst/counter_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_clk_wiz_0_0 rise edge)
                                                      5.000     5.000 r  
    BUFG_PS_X0Y81        BUFG_PS                      0.000     5.000 r  system_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.458     6.458    system_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.739     7.197 r  system_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.307     7.504    system_i/clk_wiz_0/inst/clk_out1_system_clk_wiz_0_0
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039     7.543 r  system_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=1863, routed)        1.783     9.326    system_i/divider_0/inst/clk_in
    SLICE_X48Y210        FDCE                                         r  system_i/divider_0/inst/counter_reg[8]/C
                         clock pessimism             -0.543     8.783    
                         clock uncertainty           -0.062     8.721    
    SLICE_X48Y210        FDCE (Setup_GFF_SLICEL_C_D)
                                                      0.044     8.765    system_i/divider_0/inst/counter_reg[8]
  -------------------------------------------------------------------
                         required time                          8.765    
                         arrival time                         -10.215    
  -------------------------------------------------------------------
                         slack                                 -1.450    

Slack (VIOLATED) :        -1.443ns  (required time - arrival time)
  Source:                 system_i/divider_0/inst/counter_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_system_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            system_i/divider_0/inst/counter_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_system_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_system_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_system_clk_wiz_0_0 rise@5.000ns - clk_out1_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        6.322ns  (logic 3.113ns (49.241%)  route 3.209ns (50.759%))
  Logic Levels:           18  (CARRY8=11 LUT2=2 LUT3=2 LUT6=3)
  Clock Path Skew:        -0.103ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.318ns = ( 9.318 - 5.000 ) 
    Source Clock Delay      (SCD):    3.878ns
    Clock Pessimism Removal (CPR):    -0.543ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.978ns (routing 0.677ns, distribution 1.301ns)
  Clock Net Delay (Destination): 1.775ns (routing 0.626ns, distribution 1.149ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y81        BUFG_PS                      0.000     0.000 r  system_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.611     1.611    system_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.103     1.508 r  system_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.348     1.856    system_i/clk_wiz_0/inst/clk_out1_system_clk_wiz_0_0
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     1.900 r  system_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=1863, routed)        1.978     3.878    system_i/divider_0/inst/clk_in
    SLICE_X48Y210        FDCE                                         r  system_i/divider_0/inst/counter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y210        FDCE (Prop_GFF2_SLICEL_C_Q)
                                                      0.116     3.994 r  system_i/divider_0/inst/counter_reg[4]/Q
                         net (fo=2, routed)           0.279     4.273    system_i/divider_0/inst/counter[4]
    SLICE_X48Y211        CARRY8 (Prop_CARRY8_SLICEL_S[3]_CO[7])
                                                      0.220     4.493 r  system_i/divider_0/inst/counter1_carry/CO[7]
                         net (fo=1, routed)           0.030     4.523    system_i/divider_0/inst/counter1_carry_n_0
    SLICE_X48Y212        CARRY8 (Prop_CARRY8_SLICEL_CI_O[3])
                                                      0.114     4.637 r  system_i/divider_0/inst/counter1_carry__0/O[3]
                         net (fo=25, routed)          0.732     5.369    system_i/divider_0/inst/counter1[12]
    SLICE_X49Y205        LUT6 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.224     5.593 r  system_i/divider_0/inst/counter0__0_carry__0_i_11/O
                         net (fo=1, routed)           0.015     5.608    system_i/divider_0/inst/counter0__0_carry__0_i_11_n_0
    SLICE_X49Y205        CARRY8 (Prop_CARRY8_SLICEL_S[5]_CO[7])
                                                      0.232     5.840 r  system_i/divider_0/inst/counter0__0_carry__0/CO[7]
                         net (fo=1, routed)           0.030     5.870    system_i/divider_0/inst/counter0__0_carry__0_n_0
    SLICE_X49Y206        CARRY8 (Prop_CARRY8_SLICEL_CI_O[4])
                                                      0.119     5.989 r  system_i/divider_0/inst/counter0__0_carry__1/O[4]
                         net (fo=5, routed)           0.284     6.273    system_i/divider_0/inst/counter0__0_carry__1_n_11
    SLICE_X49Y206        LUT3 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.083     6.356 r  system_i/divider_0/inst/counter0__171_carry__0_i_18/O
                         net (fo=2, routed)           0.207     6.563    system_i/divider_0/inst/counter0__171_carry__0_i_18_n_0
    SLICE_X50Y206        LUT6 (Prop_F6LUT_SLICEL_I1_O)
                                                      0.187     6.750 r  system_i/divider_0/inst/counter0__171_carry__0_i_11/O
                         net (fo=1, routed)           0.015     6.765    system_i/divider_0/inst/counter0__171_carry__0_i_11_n_0
    SLICE_X50Y206        CARRY8 (Prop_CARRY8_SLICEL_S[5]_CO[7])
                                                      0.232     6.997 r  system_i/divider_0/inst/counter0__171_carry__0/CO[7]
                         net (fo=1, routed)           0.030     7.027    system_i/divider_0/inst/counter0__171_carry__0_n_0
    SLICE_X50Y207        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.065     7.092 r  system_i/divider_0/inst/counter0__171_carry__1/CO[7]
                         net (fo=1, routed)           0.030     7.122    system_i/divider_0/inst/counter0__171_carry__1_n_0
    SLICE_X50Y208        CARRY8 (Prop_CARRY8_SLICEL_CI_O[5])
                                                      0.161     7.283 r  system_i/divider_0/inst/counter0__171_carry__2/O[5]
                         net (fo=12, routed)          0.239     7.522    system_i/divider_0/inst/counter0__171_carry__2_n_10
    SLICE_X50Y210        LUT6 (Prop_F6LUT_SLICEL_I1_O)
                                                      0.224     7.746 r  system_i/divider_0/inst/counter0__248_carry_i_7/O
                         net (fo=1, routed)           0.015     7.761    system_i/divider_0/inst/counter0__248_carry_i_7_n_0
    SLICE_X50Y210        CARRY8 (Prop_CARRY8_SLICEL_S[5]_O[6])
                                                      0.180     7.941 r  system_i/divider_0/inst/counter0__248_carry/O[6]
                         net (fo=1, routed)           0.146     8.087    system_i/divider_0/inst/counter0__248_carry_n_9
    SLICE_X49Y210        LUT2 (Prop_D6LUT_SLICEL_I1_O)
                                                      0.136     8.223 r  system_i/divider_0/inst/counter0__282_carry_i_6/O
                         net (fo=1, routed)           0.013     8.236    system_i/divider_0/inst/counter0__282_carry_i_6_n_0
    SLICE_X49Y210        CARRY8 (Prop_CARRY8_SLICEL_S[3]_O[5])
                                                      0.258     8.494 r  system_i/divider_0/inst/counter0__282_carry/O[5]
                         net (fo=1, routed)           0.506     9.000    system_i/divider_0/inst/counter0__282_carry_n_10
    SLICE_X48Y209        LUT2 (Prop_F6LUT_SLICEL_I1_O)
                                                      0.081     9.081 r  system_i/divider_0/inst/counter0__306_carry__0_i_3/O
                         net (fo=1, routed)           0.015     9.096    system_i/divider_0/inst/counter0__306_carry__0_i_3_n_0
    SLICE_X48Y209        CARRY8 (Prop_CARRY8_SLICEL_S[5]_O[6])
                                                      0.180     9.276 r  system_i/divider_0/inst/counter0__306_carry__0/O[6]
                         net (fo=2, routed)           0.402     9.678    system_i/divider_0/inst/counter0__306_carry__0_n_9
    SLICE_X47Y210        CARRY8 (Prop_CARRY8_SLICEL_S[2]_CO[4])
                                                      0.244     9.922 r  system_i/divider_0/inst/counter0__351_carry__0/CO[4]
                         net (fo=12, routed)          0.158    10.080    system_i/divider_0/inst/counter0__351_carry__0_n_3
    SLICE_X47Y211        LUT3 (Prop_E6LUT_SLICEL_I1_O)
                                                      0.057    10.137 r  system_i/divider_0/inst/counter[7]_i_1/O
                         net (fo=1, routed)           0.063    10.200    system_i/divider_0/inst/p_0_in[7]
    SLICE_X47Y211        FDCE                                         r  system_i/divider_0/inst/counter_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_clk_wiz_0_0 rise edge)
                                                      5.000     5.000 r  
    BUFG_PS_X0Y81        BUFG_PS                      0.000     5.000 r  system_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.458     6.458    system_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.739     7.197 r  system_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.307     7.504    system_i/clk_wiz_0/inst/clk_out1_system_clk_wiz_0_0
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039     7.543 r  system_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=1863, routed)        1.775     9.318    system_i/divider_0/inst/clk_in
    SLICE_X47Y211        FDCE                                         r  system_i/divider_0/inst/counter_reg[7]/C
                         clock pessimism             -0.543     8.775    
                         clock uncertainty           -0.062     8.713    
    SLICE_X47Y211        FDCE (Setup_EFF_SLICEL_C_D)
                                                      0.044     8.757    system_i/divider_0/inst/counter_reg[7]
  -------------------------------------------------------------------
                         required time                          8.757    
                         arrival time                         -10.200    
  -------------------------------------------------------------------
                         slack                                 -1.443    

Slack (VIOLATED) :        -1.441ns  (required time - arrival time)
  Source:                 system_i/divider_0/inst/counter_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_system_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            system_i/divider_0/inst/counter_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_system_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_system_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_system_clk_wiz_0_0 rise@5.000ns - clk_out1_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        6.329ns  (logic 3.149ns (49.755%)  route 3.180ns (50.245%))
  Logic Levels:           18  (CARRY8=11 LUT2=2 LUT3=2 LUT6=3)
  Clock Path Skew:        -0.096ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.325ns = ( 9.325 - 5.000 ) 
    Source Clock Delay      (SCD):    3.878ns
    Clock Pessimism Removal (CPR):    -0.543ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.978ns (routing 0.677ns, distribution 1.301ns)
  Clock Net Delay (Destination): 1.782ns (routing 0.626ns, distribution 1.156ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y81        BUFG_PS                      0.000     0.000 r  system_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.611     1.611    system_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.103     1.508 r  system_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.348     1.856    system_i/clk_wiz_0/inst/clk_out1_system_clk_wiz_0_0
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     1.900 r  system_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=1863, routed)        1.978     3.878    system_i/divider_0/inst/clk_in
    SLICE_X48Y210        FDCE                                         r  system_i/divider_0/inst/counter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y210        FDCE (Prop_GFF2_SLICEL_C_Q)
                                                      0.116     3.994 r  system_i/divider_0/inst/counter_reg[4]/Q
                         net (fo=2, routed)           0.279     4.273    system_i/divider_0/inst/counter[4]
    SLICE_X48Y211        CARRY8 (Prop_CARRY8_SLICEL_S[3]_CO[7])
                                                      0.220     4.493 r  system_i/divider_0/inst/counter1_carry/CO[7]
                         net (fo=1, routed)           0.030     4.523    system_i/divider_0/inst/counter1_carry_n_0
    SLICE_X48Y212        CARRY8 (Prop_CARRY8_SLICEL_CI_O[3])
                                                      0.114     4.637 r  system_i/divider_0/inst/counter1_carry__0/O[3]
                         net (fo=25, routed)          0.732     5.369    system_i/divider_0/inst/counter1[12]
    SLICE_X49Y205        LUT6 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.224     5.593 r  system_i/divider_0/inst/counter0__0_carry__0_i_11/O
                         net (fo=1, routed)           0.015     5.608    system_i/divider_0/inst/counter0__0_carry__0_i_11_n_0
    SLICE_X49Y205        CARRY8 (Prop_CARRY8_SLICEL_S[5]_CO[7])
                                                      0.232     5.840 r  system_i/divider_0/inst/counter0__0_carry__0/CO[7]
                         net (fo=1, routed)           0.030     5.870    system_i/divider_0/inst/counter0__0_carry__0_n_0
    SLICE_X49Y206        CARRY8 (Prop_CARRY8_SLICEL_CI_O[4])
                                                      0.119     5.989 r  system_i/divider_0/inst/counter0__0_carry__1/O[4]
                         net (fo=5, routed)           0.284     6.273    system_i/divider_0/inst/counter0__0_carry__1_n_11
    SLICE_X49Y206        LUT3 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.083     6.356 r  system_i/divider_0/inst/counter0__171_carry__0_i_18/O
                         net (fo=2, routed)           0.207     6.563    system_i/divider_0/inst/counter0__171_carry__0_i_18_n_0
    SLICE_X50Y206        LUT6 (Prop_F6LUT_SLICEL_I1_O)
                                                      0.187     6.750 r  system_i/divider_0/inst/counter0__171_carry__0_i_11/O
                         net (fo=1, routed)           0.015     6.765    system_i/divider_0/inst/counter0__171_carry__0_i_11_n_0
    SLICE_X50Y206        CARRY8 (Prop_CARRY8_SLICEL_S[5]_CO[7])
                                                      0.232     6.997 r  system_i/divider_0/inst/counter0__171_carry__0/CO[7]
                         net (fo=1, routed)           0.030     7.027    system_i/divider_0/inst/counter0__171_carry__0_n_0
    SLICE_X50Y207        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.065     7.092 r  system_i/divider_0/inst/counter0__171_carry__1/CO[7]
                         net (fo=1, routed)           0.030     7.122    system_i/divider_0/inst/counter0__171_carry__1_n_0
    SLICE_X50Y208        CARRY8 (Prop_CARRY8_SLICEL_CI_O[5])
                                                      0.161     7.283 r  system_i/divider_0/inst/counter0__171_carry__2/O[5]
                         net (fo=12, routed)          0.239     7.522    system_i/divider_0/inst/counter0__171_carry__2_n_10
    SLICE_X50Y210        LUT6 (Prop_F6LUT_SLICEL_I1_O)
                                                      0.224     7.746 r  system_i/divider_0/inst/counter0__248_carry_i_7/O
                         net (fo=1, routed)           0.015     7.761    system_i/divider_0/inst/counter0__248_carry_i_7_n_0
    SLICE_X50Y210        CARRY8 (Prop_CARRY8_SLICEL_S[5]_O[6])
                                                      0.180     7.941 r  system_i/divider_0/inst/counter0__248_carry/O[6]
                         net (fo=1, routed)           0.146     8.087    system_i/divider_0/inst/counter0__248_carry_n_9
    SLICE_X49Y210        LUT2 (Prop_D6LUT_SLICEL_I1_O)
                                                      0.136     8.223 r  system_i/divider_0/inst/counter0__282_carry_i_6/O
                         net (fo=1, routed)           0.013     8.236    system_i/divider_0/inst/counter0__282_carry_i_6_n_0
    SLICE_X49Y210        CARRY8 (Prop_CARRY8_SLICEL_S[3]_O[5])
                                                      0.258     8.494 r  system_i/divider_0/inst/counter0__282_carry/O[5]
                         net (fo=1, routed)           0.506     9.000    system_i/divider_0/inst/counter0__282_carry_n_10
    SLICE_X48Y209        LUT2 (Prop_F6LUT_SLICEL_I1_O)
                                                      0.081     9.081 r  system_i/divider_0/inst/counter0__306_carry__0_i_3/O
                         net (fo=1, routed)           0.015     9.096    system_i/divider_0/inst/counter0__306_carry__0_i_3_n_0
    SLICE_X48Y209        CARRY8 (Prop_CARRY8_SLICEL_S[5]_O[6])
                                                      0.180     9.276 r  system_i/divider_0/inst/counter0__306_carry__0/O[6]
                         net (fo=2, routed)           0.402     9.678    system_i/divider_0/inst/counter0__306_carry__0_n_9
    SLICE_X47Y210        CARRY8 (Prop_CARRY8_SLICEL_S[2]_CO[4])
                                                      0.244     9.922 r  system_i/divider_0/inst/counter0__351_carry__0/CO[4]
                         net (fo=12, routed)          0.165    10.087    system_i/divider_0/inst/counter0__351_carry__0_n_3
    SLICE_X47Y212        LUT3 (Prop_E5LUT_SLICEL_I1_O)
                                                      0.093    10.180 r  system_i/divider_0/inst/counter[10]_i_1/O
                         net (fo=1, routed)           0.027    10.207    system_i/divider_0/inst/p_0_in[10]
    SLICE_X47Y212        FDCE                                         r  system_i/divider_0/inst/counter_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_clk_wiz_0_0 rise edge)
                                                      5.000     5.000 r  
    BUFG_PS_X0Y81        BUFG_PS                      0.000     5.000 r  system_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.458     6.458    system_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.739     7.197 r  system_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.307     7.504    system_i/clk_wiz_0/inst/clk_out1_system_clk_wiz_0_0
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039     7.543 r  system_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=1863, routed)        1.782     9.325    system_i/divider_0/inst/clk_in
    SLICE_X47Y212        FDCE                                         r  system_i/divider_0/inst/counter_reg[10]/C
                         clock pessimism             -0.543     8.782    
                         clock uncertainty           -0.062     8.720    
    SLICE_X47Y212        FDCE (Setup_EFF2_SLICEL_C_D)
                                                      0.046     8.766    system_i/divider_0/inst/counter_reg[10]
  -------------------------------------------------------------------
                         required time                          8.766    
                         arrival time                         -10.207    
  -------------------------------------------------------------------
                         slack                                 -1.441    

Slack (VIOLATED) :        -1.440ns  (required time - arrival time)
  Source:                 system_i/divider_0/inst/counter_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_system_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            system_i/divider_0/inst/counter_reg[12]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_system_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_system_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_system_clk_wiz_0_0 rise@5.000ns - clk_out1_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        6.326ns  (logic 3.113ns (49.210%)  route 3.213ns (50.790%))
  Logic Levels:           18  (CARRY8=11 LUT2=2 LUT3=2 LUT6=3)
  Clock Path Skew:        -0.096ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.325ns = ( 9.325 - 5.000 ) 
    Source Clock Delay      (SCD):    3.878ns
    Clock Pessimism Removal (CPR):    -0.543ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.978ns (routing 0.677ns, distribution 1.301ns)
  Clock Net Delay (Destination): 1.782ns (routing 0.626ns, distribution 1.156ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y81        BUFG_PS                      0.000     0.000 r  system_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.611     1.611    system_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.103     1.508 r  system_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.348     1.856    system_i/clk_wiz_0/inst/clk_out1_system_clk_wiz_0_0
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     1.900 r  system_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=1863, routed)        1.978     3.878    system_i/divider_0/inst/clk_in
    SLICE_X48Y210        FDCE                                         r  system_i/divider_0/inst/counter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y210        FDCE (Prop_GFF2_SLICEL_C_Q)
                                                      0.116     3.994 r  system_i/divider_0/inst/counter_reg[4]/Q
                         net (fo=2, routed)           0.279     4.273    system_i/divider_0/inst/counter[4]
    SLICE_X48Y211        CARRY8 (Prop_CARRY8_SLICEL_S[3]_CO[7])
                                                      0.220     4.493 r  system_i/divider_0/inst/counter1_carry/CO[7]
                         net (fo=1, routed)           0.030     4.523    system_i/divider_0/inst/counter1_carry_n_0
    SLICE_X48Y212        CARRY8 (Prop_CARRY8_SLICEL_CI_O[3])
                                                      0.114     4.637 r  system_i/divider_0/inst/counter1_carry__0/O[3]
                         net (fo=25, routed)          0.732     5.369    system_i/divider_0/inst/counter1[12]
    SLICE_X49Y205        LUT6 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.224     5.593 r  system_i/divider_0/inst/counter0__0_carry__0_i_11/O
                         net (fo=1, routed)           0.015     5.608    system_i/divider_0/inst/counter0__0_carry__0_i_11_n_0
    SLICE_X49Y205        CARRY8 (Prop_CARRY8_SLICEL_S[5]_CO[7])
                                                      0.232     5.840 r  system_i/divider_0/inst/counter0__0_carry__0/CO[7]
                         net (fo=1, routed)           0.030     5.870    system_i/divider_0/inst/counter0__0_carry__0_n_0
    SLICE_X49Y206        CARRY8 (Prop_CARRY8_SLICEL_CI_O[4])
                                                      0.119     5.989 r  system_i/divider_0/inst/counter0__0_carry__1/O[4]
                         net (fo=5, routed)           0.284     6.273    system_i/divider_0/inst/counter0__0_carry__1_n_11
    SLICE_X49Y206        LUT3 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.083     6.356 r  system_i/divider_0/inst/counter0__171_carry__0_i_18/O
                         net (fo=2, routed)           0.207     6.563    system_i/divider_0/inst/counter0__171_carry__0_i_18_n_0
    SLICE_X50Y206        LUT6 (Prop_F6LUT_SLICEL_I1_O)
                                                      0.187     6.750 r  system_i/divider_0/inst/counter0__171_carry__0_i_11/O
                         net (fo=1, routed)           0.015     6.765    system_i/divider_0/inst/counter0__171_carry__0_i_11_n_0
    SLICE_X50Y206        CARRY8 (Prop_CARRY8_SLICEL_S[5]_CO[7])
                                                      0.232     6.997 r  system_i/divider_0/inst/counter0__171_carry__0/CO[7]
                         net (fo=1, routed)           0.030     7.027    system_i/divider_0/inst/counter0__171_carry__0_n_0
    SLICE_X50Y207        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.065     7.092 r  system_i/divider_0/inst/counter0__171_carry__1/CO[7]
                         net (fo=1, routed)           0.030     7.122    system_i/divider_0/inst/counter0__171_carry__1_n_0
    SLICE_X50Y208        CARRY8 (Prop_CARRY8_SLICEL_CI_O[5])
                                                      0.161     7.283 r  system_i/divider_0/inst/counter0__171_carry__2/O[5]
                         net (fo=12, routed)          0.239     7.522    system_i/divider_0/inst/counter0__171_carry__2_n_10
    SLICE_X50Y210        LUT6 (Prop_F6LUT_SLICEL_I1_O)
                                                      0.224     7.746 r  system_i/divider_0/inst/counter0__248_carry_i_7/O
                         net (fo=1, routed)           0.015     7.761    system_i/divider_0/inst/counter0__248_carry_i_7_n_0
    SLICE_X50Y210        CARRY8 (Prop_CARRY8_SLICEL_S[5]_O[6])
                                                      0.180     7.941 r  system_i/divider_0/inst/counter0__248_carry/O[6]
                         net (fo=1, routed)           0.146     8.087    system_i/divider_0/inst/counter0__248_carry_n_9
    SLICE_X49Y210        LUT2 (Prop_D6LUT_SLICEL_I1_O)
                                                      0.136     8.223 r  system_i/divider_0/inst/counter0__282_carry_i_6/O
                         net (fo=1, routed)           0.013     8.236    system_i/divider_0/inst/counter0__282_carry_i_6_n_0
    SLICE_X49Y210        CARRY8 (Prop_CARRY8_SLICEL_S[3]_O[5])
                                                      0.258     8.494 r  system_i/divider_0/inst/counter0__282_carry/O[5]
                         net (fo=1, routed)           0.506     9.000    system_i/divider_0/inst/counter0__282_carry_n_10
    SLICE_X48Y209        LUT2 (Prop_F6LUT_SLICEL_I1_O)
                                                      0.081     9.081 r  system_i/divider_0/inst/counter0__306_carry__0_i_3/O
                         net (fo=1, routed)           0.015     9.096    system_i/divider_0/inst/counter0__306_carry__0_i_3_n_0
    SLICE_X48Y209        CARRY8 (Prop_CARRY8_SLICEL_S[5]_O[6])
                                                      0.180     9.276 r  system_i/divider_0/inst/counter0__306_carry__0/O[6]
                         net (fo=2, routed)           0.402     9.678    system_i/divider_0/inst/counter0__306_carry__0_n_9
    SLICE_X47Y210        CARRY8 (Prop_CARRY8_SLICEL_S[2]_CO[4])
                                                      0.244     9.922 r  system_i/divider_0/inst/counter0__351_carry__0/CO[4]
                         net (fo=12, routed)          0.159    10.081    system_i/divider_0/inst/counter0__351_carry__0_n_3
    SLICE_X47Y212        LUT3 (Prop_G6LUT_SLICEL_I1_O)
                                                      0.057    10.138 r  system_i/divider_0/inst/counter[12]_i_1/O
                         net (fo=1, routed)           0.066    10.204    system_i/divider_0/inst/p_0_in[12]
    SLICE_X47Y212        FDCE                                         r  system_i/divider_0/inst/counter_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_clk_wiz_0_0 rise edge)
                                                      5.000     5.000 r  
    BUFG_PS_X0Y81        BUFG_PS                      0.000     5.000 r  system_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.458     6.458    system_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.739     7.197 r  system_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.307     7.504    system_i/clk_wiz_0/inst/clk_out1_system_clk_wiz_0_0
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039     7.543 r  system_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=1863, routed)        1.782     9.325    system_i/divider_0/inst/clk_in
    SLICE_X47Y212        FDCE                                         r  system_i/divider_0/inst/counter_reg[12]/C
                         clock pessimism             -0.543     8.782    
                         clock uncertainty           -0.062     8.720    
    SLICE_X47Y212        FDCE (Setup_GFF_SLICEL_C_D)
                                                      0.044     8.764    system_i/divider_0/inst/counter_reg[12]
  -------------------------------------------------------------------
                         required time                          8.764    
                         arrival time                         -10.204    
  -------------------------------------------------------------------
                         slack                                 -1.440    

Slack (VIOLATED) :        -1.433ns  (required time - arrival time)
  Source:                 system_i/divider_0/inst/counter_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_system_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            system_i/divider_0/inst/counter_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_system_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_system_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_system_clk_wiz_0_0 rise@5.000ns - clk_out1_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        6.336ns  (logic 3.123ns (49.290%)  route 3.213ns (50.710%))
  Logic Levels:           18  (CARRY8=11 LUT2=2 LUT3=2 LUT6=3)
  Clock Path Skew:        -0.079ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.326ns = ( 9.326 - 5.000 ) 
    Source Clock Delay      (SCD):    3.862ns
    Clock Pessimism Removal (CPR):    -0.543ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.962ns (routing 0.677ns, distribution 1.285ns)
  Clock Net Delay (Destination): 1.783ns (routing 0.626ns, distribution 1.157ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y81        BUFG_PS                      0.000     0.000 r  system_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.611     1.611    system_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.103     1.508 r  system_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.348     1.856    system_i/clk_wiz_0/inst/clk_out1_system_clk_wiz_0_0
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     1.900 r  system_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=1863, routed)        1.962     3.862    system_i/divider_0/inst/clk_in
    SLICE_X47Y211        FDCE                                         r  system_i/divider_0/inst/counter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y211        FDCE (Prop_HFF_SLICEL_C_Q)
                                                      0.113     3.975 r  system_i/divider_0/inst/counter_reg[6]/Q
                         net (fo=2, routed)           0.276     4.251    system_i/divider_0/inst/counter[6]
    SLICE_X48Y211        CARRY8 (Prop_CARRY8_SLICEL_S[5]_CO[7])
                                                      0.232     4.483 r  system_i/divider_0/inst/counter1_carry/CO[7]
                         net (fo=1, routed)           0.030     4.513    system_i/divider_0/inst/counter1_carry_n_0
    SLICE_X48Y212        CARRY8 (Prop_CARRY8_SLICEL_CI_O[3])
                                                      0.114     4.627 r  system_i/divider_0/inst/counter1_carry__0/O[3]
                         net (fo=25, routed)          0.732     5.359    system_i/divider_0/inst/counter1[12]
    SLICE_X49Y205        LUT6 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.224     5.583 r  system_i/divider_0/inst/counter0__0_carry__0_i_11/O
                         net (fo=1, routed)           0.015     5.598    system_i/divider_0/inst/counter0__0_carry__0_i_11_n_0
    SLICE_X49Y205        CARRY8 (Prop_CARRY8_SLICEL_S[5]_CO[7])
                                                      0.232     5.830 r  system_i/divider_0/inst/counter0__0_carry__0/CO[7]
                         net (fo=1, routed)           0.030     5.860    system_i/divider_0/inst/counter0__0_carry__0_n_0
    SLICE_X49Y206        CARRY8 (Prop_CARRY8_SLICEL_CI_O[4])
                                                      0.119     5.979 r  system_i/divider_0/inst/counter0__0_carry__1/O[4]
                         net (fo=5, routed)           0.284     6.263    system_i/divider_0/inst/counter0__0_carry__1_n_11
    SLICE_X49Y206        LUT3 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.083     6.346 r  system_i/divider_0/inst/counter0__171_carry__0_i_18/O
                         net (fo=2, routed)           0.207     6.553    system_i/divider_0/inst/counter0__171_carry__0_i_18_n_0
    SLICE_X50Y206        LUT6 (Prop_F6LUT_SLICEL_I1_O)
                                                      0.187     6.740 r  system_i/divider_0/inst/counter0__171_carry__0_i_11/O
                         net (fo=1, routed)           0.015     6.755    system_i/divider_0/inst/counter0__171_carry__0_i_11_n_0
    SLICE_X50Y206        CARRY8 (Prop_CARRY8_SLICEL_S[5]_CO[7])
                                                      0.232     6.987 r  system_i/divider_0/inst/counter0__171_carry__0/CO[7]
                         net (fo=1, routed)           0.030     7.017    system_i/divider_0/inst/counter0__171_carry__0_n_0
    SLICE_X50Y207        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.065     7.082 r  system_i/divider_0/inst/counter0__171_carry__1/CO[7]
                         net (fo=1, routed)           0.030     7.112    system_i/divider_0/inst/counter0__171_carry__1_n_0
    SLICE_X50Y208        CARRY8 (Prop_CARRY8_SLICEL_CI_O[5])
                                                      0.161     7.273 r  system_i/divider_0/inst/counter0__171_carry__2/O[5]
                         net (fo=12, routed)          0.239     7.512    system_i/divider_0/inst/counter0__171_carry__2_n_10
    SLICE_X50Y210        LUT6 (Prop_F6LUT_SLICEL_I1_O)
                                                      0.224     7.736 r  system_i/divider_0/inst/counter0__248_carry_i_7/O
                         net (fo=1, routed)           0.015     7.751    system_i/divider_0/inst/counter0__248_carry_i_7_n_0
    SLICE_X50Y210        CARRY8 (Prop_CARRY8_SLICEL_S[5]_O[6])
                                                      0.180     7.931 r  system_i/divider_0/inst/counter0__248_carry/O[6]
                         net (fo=1, routed)           0.146     8.077    system_i/divider_0/inst/counter0__248_carry_n_9
    SLICE_X49Y210        LUT2 (Prop_D6LUT_SLICEL_I1_O)
                                                      0.136     8.213 r  system_i/divider_0/inst/counter0__282_carry_i_6/O
                         net (fo=1, routed)           0.013     8.226    system_i/divider_0/inst/counter0__282_carry_i_6_n_0
    SLICE_X49Y210        CARRY8 (Prop_CARRY8_SLICEL_S[3]_O[5])
                                                      0.258     8.484 r  system_i/divider_0/inst/counter0__282_carry/O[5]
                         net (fo=1, routed)           0.506     8.990    system_i/divider_0/inst/counter0__282_carry_n_10
    SLICE_X48Y209        LUT2 (Prop_F6LUT_SLICEL_I1_O)
                                                      0.081     9.071 r  system_i/divider_0/inst/counter0__306_carry__0_i_3/O
                         net (fo=1, routed)           0.015     9.086    system_i/divider_0/inst/counter0__306_carry__0_i_3_n_0
    SLICE_X48Y209        CARRY8 (Prop_CARRY8_SLICEL_S[5]_O[6])
                                                      0.180     9.266 r  system_i/divider_0/inst/counter0__306_carry__0/O[6]
                         net (fo=2, routed)           0.402     9.668    system_i/divider_0/inst/counter0__306_carry__0_n_9
    SLICE_X47Y210        CARRY8 (Prop_CARRY8_SLICEL_S[2]_CO[4])
                                                      0.244     9.912 r  system_i/divider_0/inst/counter0__351_carry__0/CO[4]
                         net (fo=12, routed)          0.158    10.070    system_i/divider_0/inst/counter0__351_carry__0_n_3
    SLICE_X48Y210        LUT3 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.058    10.128 r  system_i/divider_0/inst/counter[5]_i_1/O
                         net (fo=1, routed)           0.070    10.198    system_i/divider_0/inst/p_0_in[5]
    SLICE_X48Y210        FDCE                                         r  system_i/divider_0/inst/counter_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_clk_wiz_0_0 rise edge)
                                                      5.000     5.000 r  
    BUFG_PS_X0Y81        BUFG_PS                      0.000     5.000 r  system_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.458     6.458    system_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.739     7.197 r  system_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.307     7.504    system_i/clk_wiz_0/inst/clk_out1_system_clk_wiz_0_0
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039     7.543 r  system_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=1863, routed)        1.783     9.326    system_i/divider_0/inst/clk_in
    SLICE_X48Y210        FDCE                                         r  system_i/divider_0/inst/counter_reg[5]/C
                         clock pessimism             -0.543     8.783    
                         clock uncertainty           -0.062     8.721    
    SLICE_X48Y210        FDCE (Setup_HFF_SLICEL_C_D)
                                                      0.044     8.765    system_i/divider_0/inst/counter_reg[5]
  -------------------------------------------------------------------
                         required time                          8.765    
                         arrival time                         -10.198    
  -------------------------------------------------------------------
                         slack                                 -1.433    

Slack (VIOLATED) :        -1.431ns  (required time - arrival time)
  Source:                 system_i/divider_0/inst/counter_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_system_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            system_i/divider_0/inst/counter_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_system_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_system_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_system_clk_wiz_0_0 rise@5.000ns - clk_out1_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        6.319ns  (logic 3.144ns (49.755%)  route 3.175ns (50.245%))
  Logic Levels:           18  (CARRY8=11 LUT2=2 LUT3=2 LUT6=3)
  Clock Path Skew:        -0.096ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.325ns = ( 9.325 - 5.000 ) 
    Source Clock Delay      (SCD):    3.878ns
    Clock Pessimism Removal (CPR):    -0.543ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.978ns (routing 0.677ns, distribution 1.301ns)
  Clock Net Delay (Destination): 1.782ns (routing 0.626ns, distribution 1.156ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y81        BUFG_PS                      0.000     0.000 r  system_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.611     1.611    system_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.103     1.508 r  system_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.348     1.856    system_i/clk_wiz_0/inst/clk_out1_system_clk_wiz_0_0
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     1.900 r  system_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=1863, routed)        1.978     3.878    system_i/divider_0/inst/clk_in
    SLICE_X48Y210        FDCE                                         r  system_i/divider_0/inst/counter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y210        FDCE (Prop_GFF2_SLICEL_C_Q)
                                                      0.116     3.994 r  system_i/divider_0/inst/counter_reg[4]/Q
                         net (fo=2, routed)           0.279     4.273    system_i/divider_0/inst/counter[4]
    SLICE_X48Y211        CARRY8 (Prop_CARRY8_SLICEL_S[3]_CO[7])
                                                      0.220     4.493 r  system_i/divider_0/inst/counter1_carry/CO[7]
                         net (fo=1, routed)           0.030     4.523    system_i/divider_0/inst/counter1_carry_n_0
    SLICE_X48Y212        CARRY8 (Prop_CARRY8_SLICEL_CI_O[3])
                                                      0.114     4.637 r  system_i/divider_0/inst/counter1_carry__0/O[3]
                         net (fo=25, routed)          0.732     5.369    system_i/divider_0/inst/counter1[12]
    SLICE_X49Y205        LUT6 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.224     5.593 r  system_i/divider_0/inst/counter0__0_carry__0_i_11/O
                         net (fo=1, routed)           0.015     5.608    system_i/divider_0/inst/counter0__0_carry__0_i_11_n_0
    SLICE_X49Y205        CARRY8 (Prop_CARRY8_SLICEL_S[5]_CO[7])
                                                      0.232     5.840 r  system_i/divider_0/inst/counter0__0_carry__0/CO[7]
                         net (fo=1, routed)           0.030     5.870    system_i/divider_0/inst/counter0__0_carry__0_n_0
    SLICE_X49Y206        CARRY8 (Prop_CARRY8_SLICEL_CI_O[4])
                                                      0.119     5.989 r  system_i/divider_0/inst/counter0__0_carry__1/O[4]
                         net (fo=5, routed)           0.284     6.273    system_i/divider_0/inst/counter0__0_carry__1_n_11
    SLICE_X49Y206        LUT3 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.083     6.356 r  system_i/divider_0/inst/counter0__171_carry__0_i_18/O
                         net (fo=2, routed)           0.207     6.563    system_i/divider_0/inst/counter0__171_carry__0_i_18_n_0
    SLICE_X50Y206        LUT6 (Prop_F6LUT_SLICEL_I1_O)
                                                      0.187     6.750 r  system_i/divider_0/inst/counter0__171_carry__0_i_11/O
                         net (fo=1, routed)           0.015     6.765    system_i/divider_0/inst/counter0__171_carry__0_i_11_n_0
    SLICE_X50Y206        CARRY8 (Prop_CARRY8_SLICEL_S[5]_CO[7])
                                                      0.232     6.997 r  system_i/divider_0/inst/counter0__171_carry__0/CO[7]
                         net (fo=1, routed)           0.030     7.027    system_i/divider_0/inst/counter0__171_carry__0_n_0
    SLICE_X50Y207        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.065     7.092 r  system_i/divider_0/inst/counter0__171_carry__1/CO[7]
                         net (fo=1, routed)           0.030     7.122    system_i/divider_0/inst/counter0__171_carry__1_n_0
    SLICE_X50Y208        CARRY8 (Prop_CARRY8_SLICEL_CI_O[5])
                                                      0.161     7.283 r  system_i/divider_0/inst/counter0__171_carry__2/O[5]
                         net (fo=12, routed)          0.239     7.522    system_i/divider_0/inst/counter0__171_carry__2_n_10
    SLICE_X50Y210        LUT6 (Prop_F6LUT_SLICEL_I1_O)
                                                      0.224     7.746 r  system_i/divider_0/inst/counter0__248_carry_i_7/O
                         net (fo=1, routed)           0.015     7.761    system_i/divider_0/inst/counter0__248_carry_i_7_n_0
    SLICE_X50Y210        CARRY8 (Prop_CARRY8_SLICEL_S[5]_O[6])
                                                      0.180     7.941 r  system_i/divider_0/inst/counter0__248_carry/O[6]
                         net (fo=1, routed)           0.146     8.087    system_i/divider_0/inst/counter0__248_carry_n_9
    SLICE_X49Y210        LUT2 (Prop_D6LUT_SLICEL_I1_O)
                                                      0.136     8.223 r  system_i/divider_0/inst/counter0__282_carry_i_6/O
                         net (fo=1, routed)           0.013     8.236    system_i/divider_0/inst/counter0__282_carry_i_6_n_0
    SLICE_X49Y210        CARRY8 (Prop_CARRY8_SLICEL_S[3]_O[5])
                                                      0.258     8.494 r  system_i/divider_0/inst/counter0__282_carry/O[5]
                         net (fo=1, routed)           0.506     9.000    system_i/divider_0/inst/counter0__282_carry_n_10
    SLICE_X48Y209        LUT2 (Prop_F6LUT_SLICEL_I1_O)
                                                      0.081     9.081 r  system_i/divider_0/inst/counter0__306_carry__0_i_3/O
                         net (fo=1, routed)           0.015     9.096    system_i/divider_0/inst/counter0__306_carry__0_i_3_n_0
    SLICE_X48Y209        CARRY8 (Prop_CARRY8_SLICEL_S[5]_O[6])
                                                      0.180     9.276 r  system_i/divider_0/inst/counter0__306_carry__0/O[6]
                         net (fo=2, routed)           0.402     9.678    system_i/divider_0/inst/counter0__306_carry__0_n_9
    SLICE_X47Y210        CARRY8 (Prop_CARRY8_SLICEL_S[2]_CO[4])
                                                      0.244     9.922 r  system_i/divider_0/inst/counter0__351_carry__0/CO[4]
                         net (fo=12, routed)          0.164    10.086    system_i/divider_0/inst/counter0__351_carry__0_n_3
    SLICE_X47Y212        LUT3 (Prop_H5LUT_SLICEL_I1_O)
                                                      0.088    10.174 r  system_i/divider_0/inst/counter[9]_i_1/O
                         net (fo=1, routed)           0.023    10.197    system_i/divider_0/inst/p_0_in[9]
    SLICE_X47Y212        FDCE                                         r  system_i/divider_0/inst/counter_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_clk_wiz_0_0 rise edge)
                                                      5.000     5.000 r  
    BUFG_PS_X0Y81        BUFG_PS                      0.000     5.000 r  system_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.458     6.458    system_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.739     7.197 r  system_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.307     7.504    system_i/clk_wiz_0/inst/clk_out1_system_clk_wiz_0_0
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039     7.543 r  system_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=1863, routed)        1.782     9.325    system_i/divider_0/inst/clk_in
    SLICE_X47Y212        FDCE                                         r  system_i/divider_0/inst/counter_reg[9]/C
                         clock pessimism             -0.543     8.782    
                         clock uncertainty           -0.062     8.720    
    SLICE_X47Y212        FDCE (Setup_HFF2_SLICEL_C_D)
                                                      0.046     8.766    system_i/divider_0/inst/counter_reg[9]
  -------------------------------------------------------------------
                         required time                          8.766    
                         arrival time                         -10.197    
  -------------------------------------------------------------------
                         slack                                 -1.431    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.020ns  (arrival time - required time)
  Source:                 system_i/ps8_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            system_i/axi_intc_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_system_clk_wiz_0_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_out1_system_clk_wiz_0_0 rise@0.000ns - clk_out1_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.259ns  (logic 0.111ns (42.857%)  route 0.148ns (57.143%))
  Logic Levels:           0  
  Clock Path Skew:        0.137ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.242ns
    Source Clock Delay      (SCD):    4.637ns
    Clock Pessimism Removal (CPR):    -0.532ns
  Clock Net Delay (Source):      2.094ns (routing 0.626ns, distribution 1.468ns)
  Clock Net Delay (Destination): 2.342ns (routing 0.677ns, distribution 1.665ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y81        BUFG_PS                      0.000     0.000 r  system_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.458     1.458    system_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.739     2.197 r  system_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.307     2.504    system_i/clk_wiz_0/inst/clk_out1_system_clk_wiz_0_0
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039     2.543 r  system_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=1863, routed)        2.094     4.637    system_i/ps8_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/aclk
    SLICE_X4Y186         FDRE                                         r  system_i/ps8_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y186         FDRE (Prop_BFF_SLICEM_C_Q)
                                                      0.111     4.748 r  system_i/ps8_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[6]/Q
                         net (fo=3, routed)           0.148     4.896    system_i/axi_intc_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_araddr[3]
    SLICE_X5Y185         FDRE                                         r  system_i/axi_intc_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y81        BUFG_PS                      0.000     0.000 r  system_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.611     1.611    system_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.103     1.508 r  system_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.348     1.856    system_i/clk_wiz_0/inst/clk_out1_system_clk_wiz_0_0
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     1.900 r  system_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=1863, routed)        2.342     4.242    system_i/axi_intc_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X5Y185         FDRE                                         r  system_i/axi_intc_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[5]/C
                         clock pessimism              0.532     4.774    
    SLICE_X5Y185         FDRE (Hold_BFF2_SLICEM_C_D)
                                                      0.102     4.876    system_i/axi_intc_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[5]
  -------------------------------------------------------------------
                         required time                         -4.876    
                         arrival time                           4.896    
  -------------------------------------------------------------------
                         slack                                  0.020    

Slack (MET) :             0.027ns  (arrival time - required time)
  Source:                 system_i/axi_iic_0/U0/X_IIC/IIC_CONTROL_I/I2CDATA_REG/data_int_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            system_i/axi_iic_0/U0/X_IIC/IIC_CONTROL_I/data_i2c_i_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_system_clk_wiz_0_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_out1_system_clk_wiz_0_0 rise@0.000ns - clk_out1_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.266ns  (logic 0.115ns (43.233%)  route 0.151ns (56.767%))
  Logic Levels:           0  
  Clock Path Skew:        0.138ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.223ns
    Source Clock Delay      (SCD):    4.617ns
    Clock Pessimism Removal (CPR):    -0.532ns
  Clock Net Delay (Source):      2.074ns (routing 0.626ns, distribution 1.448ns)
  Clock Net Delay (Destination): 2.323ns (routing 0.677ns, distribution 1.646ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y81        BUFG_PS                      0.000     0.000 r  system_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.458     1.458    system_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.739     2.197 r  system_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.307     2.504    system_i/clk_wiz_0/inst/clk_out1_system_clk_wiz_0_0
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039     2.543 r  system_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=1863, routed)        2.074     4.617    system_i/axi_iic_0/U0/X_IIC/IIC_CONTROL_I/I2CDATA_REG/s_axi_aclk
    SLICE_X10Y199        FDRE                                         r  system_i/axi_iic_0/U0/X_IIC/IIC_CONTROL_I/I2CDATA_REG/data_int_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y199        FDRE (Prop_DFF2_SLICEM_C_Q)
                                                      0.115     4.732 r  system_i/axi_iic_0/U0/X_IIC/IIC_CONTROL_I/I2CDATA_REG/data_int_reg[3]/Q
                         net (fo=2, routed)           0.151     4.883    system_i/axi_iic_0/U0/X_IIC/IIC_CONTROL_I/I2CDATA_REG_n_5
    SLICE_X9Y199         FDRE                                         r  system_i/axi_iic_0/U0/X_IIC/IIC_CONTROL_I/data_i2c_i_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y81        BUFG_PS                      0.000     0.000 r  system_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.611     1.611    system_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.103     1.508 r  system_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.348     1.856    system_i/clk_wiz_0/inst/clk_out1_system_clk_wiz_0_0
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     1.900 r  system_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=1863, routed)        2.323     4.223    system_i/axi_iic_0/U0/X_IIC/IIC_CONTROL_I/s_axi_aclk
    SLICE_X9Y199         FDRE                                         r  system_i/axi_iic_0/U0/X_IIC/IIC_CONTROL_I/data_i2c_i_reg[3]/C
                         clock pessimism              0.532     4.755    
    SLICE_X9Y199         FDRE (Hold_EFF_SLICEL_C_D)
                                                      0.101     4.856    system_i/axi_iic_0/U0/X_IIC/IIC_CONTROL_I/data_i2c_i_reg[3]
  -------------------------------------------------------------------
                         required time                         -4.856    
                         arrival time                           4.883    
  -------------------------------------------------------------------
                         slack                                  0.027    

Slack (MET) :             0.028ns  (arrival time - required time)
  Source:                 system_i/axi_iic_0/U0/X_IIC/DYN_MASTER_I/callingReadAccess_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            system_i/axi_iic_0/U0/X_IIC/DYN_MASTER_I/Cr_txModeSelect_set_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_system_clk_wiz_0_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_out1_system_clk_wiz_0_0 rise@0.000ns - clk_out1_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.268ns  (logic 0.165ns (61.567%)  route 0.103ns (38.433%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.137ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.230ns
    Source Clock Delay      (SCD):    4.625ns
    Clock Pessimism Removal (CPR):    -0.532ns
  Clock Net Delay (Source):      2.082ns (routing 0.626ns, distribution 1.456ns)
  Clock Net Delay (Destination): 2.330ns (routing 0.677ns, distribution 1.653ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y81        BUFG_PS                      0.000     0.000 r  system_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.458     1.458    system_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.739     2.197 r  system_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.307     2.504    system_i/clk_wiz_0/inst/clk_out1_system_clk_wiz_0_0
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039     2.543 r  system_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=1863, routed)        2.082     4.625    system_i/axi_iic_0/U0/X_IIC/DYN_MASTER_I/s_axi_aclk
    SLICE_X7Y201         FDRE                                         r  system_i/axi_iic_0/U0/X_IIC/DYN_MASTER_I/callingReadAccess_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y201         FDRE (Prop_DFF2_SLICEM_C_Q)
                                                      0.115     4.740 f  system_i/axi_iic_0/U0/X_IIC/DYN_MASTER_I/callingReadAccess_reg/Q
                         net (fo=5, routed)           0.092     4.832    system_i/axi_iic_0/U0/X_IIC/DYN_MASTER_I/callingReadAccess
    SLICE_X5Y201         LUT1 (Prop_H5LUT_SLICEM_I0_O)
                                                      0.050     4.882 r  system_i/axi_iic_0/U0/X_IIC/DYN_MASTER_I/Cr_txModeSelect_set_i_2/O
                         net (fo=1, routed)           0.011     4.893    system_i/axi_iic_0/U0/X_IIC/DYN_MASTER_I/Cr_txModeSelect_set_i_2_n_0
    SLICE_X5Y201         FDRE                                         r  system_i/axi_iic_0/U0/X_IIC/DYN_MASTER_I/Cr_txModeSelect_set_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y81        BUFG_PS                      0.000     0.000 r  system_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.611     1.611    system_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.103     1.508 r  system_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.348     1.856    system_i/clk_wiz_0/inst/clk_out1_system_clk_wiz_0_0
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     1.900 r  system_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=1863, routed)        2.330     4.230    system_i/axi_iic_0/U0/X_IIC/DYN_MASTER_I/s_axi_aclk
    SLICE_X5Y201         FDRE                                         r  system_i/axi_iic_0/U0/X_IIC/DYN_MASTER_I/Cr_txModeSelect_set_reg/C
                         clock pessimism              0.532     4.762    
    SLICE_X5Y201         FDRE (Hold_HFF2_SLICEM_C_D)
                                                      0.103     4.865    system_i/axi_iic_0/U0/X_IIC/DYN_MASTER_I/Cr_txModeSelect_set_reg
  -------------------------------------------------------------------
                         required time                         -4.865    
                         arrival time                           4.893    
  -------------------------------------------------------------------
                         slack                                  0.028    

Slack (MET) :             0.030ns  (arrival time - required time)
  Source:                 system_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/FSM_sequential_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            system_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/wrap_cmd_0/sel_first_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_system_clk_wiz_0_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_out1_system_clk_wiz_0_0 rise@0.000ns - clk_out1_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.327ns  (logic 0.198ns (60.551%)  route 0.129ns (39.450%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.197ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.239ns
    Source Clock Delay      (SCD):    4.633ns
    Clock Pessimism Removal (CPR):    -0.591ns
  Clock Net Delay (Source):      2.090ns (routing 0.626ns, distribution 1.464ns)
  Clock Net Delay (Destination): 2.339ns (routing 0.677ns, distribution 1.662ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y81        BUFG_PS                      0.000     0.000 r  system_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.458     1.458    system_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.739     2.197 r  system_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.307     2.504    system_i/clk_wiz_0/inst/clk_out1_system_clk_wiz_0_0
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039     2.543 r  system_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=1863, routed)        2.090     4.633    system_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/aclk
    SLICE_X2Y180         FDRE                                         r  system_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/FSM_sequential_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y180         FDRE (Prop_EFF2_SLICEM_C_Q)
                                                      0.114     4.747 f  system_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/FSM_sequential_state_reg[1]/Q
                         net (fo=26, routed)          0.084     4.831    system_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/Q[1]
    SLICE_X2Y179         LUT6 (Prop_C6LUT_SLICEM_I2_O)
                                                      0.084     4.915 r  system_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/sel_first_i_1__2/O
                         net (fo=1, routed)           0.045     4.960    system_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/wrap_cmd_0/sel_first_reg_1
    SLICE_X2Y179         FDRE                                         r  system_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/wrap_cmd_0/sel_first_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y81        BUFG_PS                      0.000     0.000 r  system_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.611     1.611    system_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.103     1.508 r  system_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.348     1.856    system_i/clk_wiz_0/inst/clk_out1_system_clk_wiz_0_0
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     1.900 r  system_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=1863, routed)        2.339     4.239    system_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/wrap_cmd_0/aclk
    SLICE_X2Y179         FDRE                                         r  system_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/wrap_cmd_0/sel_first_reg/C
                         clock pessimism              0.591     4.830    
    SLICE_X2Y179         FDRE (Hold_CFF_SLICEM_C_D)
                                                      0.100     4.930    system_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/wrap_cmd_0/sel_first_reg
  -------------------------------------------------------------------
                         required time                         -4.930    
                         arrival time                           4.960    
  -------------------------------------------------------------------
                         slack                                  0.030    

Slack (MET) :             0.031ns  (arrival time - required time)
  Source:                 system_i/ps8_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            system_i/axi_intc_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_system_clk_wiz_0_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_out1_system_clk_wiz_0_0 rise@0.000ns - clk_out1_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.270ns  (logic 0.112ns (41.481%)  route 0.158ns (58.519%))
  Logic Levels:           0  
  Clock Path Skew:        0.137ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.242ns
    Source Clock Delay      (SCD):    4.637ns
    Clock Pessimism Removal (CPR):    -0.532ns
  Clock Net Delay (Source):      2.094ns (routing 0.626ns, distribution 1.468ns)
  Clock Net Delay (Destination): 2.342ns (routing 0.677ns, distribution 1.665ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y81        BUFG_PS                      0.000     0.000 r  system_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.458     1.458    system_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.739     2.197 r  system_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.307     2.504    system_i/clk_wiz_0/inst/clk_out1_system_clk_wiz_0_0
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039     2.543 r  system_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=1863, routed)        2.094     4.637    system_i/ps8_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/aclk
    SLICE_X4Y187         FDRE                                         r  system_i/ps8_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y187         FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.112     4.749 r  system_i/ps8_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[7]/Q
                         net (fo=3, routed)           0.158     4.907    system_i/axi_intc_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_araddr[4]
    SLICE_X5Y185         FDRE                                         r  system_i/axi_intc_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y81        BUFG_PS                      0.000     0.000 r  system_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.611     1.611    system_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.103     1.508 r  system_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.348     1.856    system_i/clk_wiz_0/inst/clk_out1_system_clk_wiz_0_0
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     1.900 r  system_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=1863, routed)        2.342     4.242    system_i/axi_intc_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X5Y185         FDRE                                         r  system_i/axi_intc_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[6]/C
                         clock pessimism              0.532     4.774    
    SLICE_X5Y185         FDRE (Hold_AFF2_SLICEM_C_D)
                                                      0.102     4.876    system_i/axi_intc_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[6]
  -------------------------------------------------------------------
                         required time                         -4.876    
                         arrival time                           4.907    
  -------------------------------------------------------------------
                         slack                                  0.031    

Slack (MET) :             0.031ns  (arrival time - required time)
  Source:                 system_i/ps8_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            system_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][4]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_out1_system_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_system_clk_wiz_0_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_out1_system_clk_wiz_0_0 rise@0.000ns - clk_out1_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.192ns  (logic 0.112ns (58.333%)  route 0.080ns (41.667%))
  Logic Levels:           0  
  Clock Path Skew:        0.100ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.277ns
    Source Clock Delay      (SCD):    4.638ns
    Clock Pessimism Removal (CPR):    -0.461ns
  Clock Net Delay (Source):      2.095ns (routing 0.626ns, distribution 1.469ns)
  Clock Net Delay (Destination): 2.377ns (routing 0.677ns, distribution 1.700ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y81        BUFG_PS                      0.000     0.000 r  system_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.458     1.458    system_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.739     2.197 r  system_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.307     2.504    system_i/clk_wiz_0/inst/clk_out1_system_clk_wiz_0_0
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039     2.543 r  system_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=1863, routed)        2.095     4.638    system_i/ps8_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aclk
    SLICE_X3Y198         FDRE                                         r  system_i/ps8_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y198         FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.112     4.750 r  system_i/ps8_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[7]/Q
                         net (fo=1, routed)           0.080     4.830    system_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/in[4]
    SLICE_X2Y198         SRLC32E                                      r  system_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][4]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y81        BUFG_PS                      0.000     0.000 r  system_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.611     1.611    system_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.103     1.508 r  system_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.348     1.856    system_i/clk_wiz_0/inst/clk_out1_system_clk_wiz_0_0
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     1.900 r  system_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=1863, routed)        2.377     4.277    system_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X2Y198         SRLC32E                                      r  system_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][4]_srl32/CLK
                         clock pessimism              0.461     4.738    
    SLICE_X2Y198         SRLC32E (Hold_G6LUT_SLICEM_CLK_D)
                                                      0.061     4.799    system_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][4]_srl32
  -------------------------------------------------------------------
                         required time                         -4.799    
                         arrival time                           4.830    
  -------------------------------------------------------------------
                         slack                                  0.031    

Slack (MET) :             0.038ns  (arrival time - required time)
  Source:                 system_i/axi_iic_0/U0/X_IIC/REG_INTERFACE_I/RD_FIFO_CNTRL.Rc_fifo_rd_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            system_i/axi_iic_0/U0/X_IIC/Rc_fifo_rd_d_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_system_clk_wiz_0_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_out1_system_clk_wiz_0_0 rise@0.000ns - clk_out1_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.269ns  (logic 0.112ns (41.636%)  route 0.157ns (58.364%))
  Logic Levels:           0  
  Clock Path Skew:        0.128ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.228ns
    Source Clock Delay      (SCD):    4.632ns
    Clock Pessimism Removal (CPR):    -0.532ns
  Clock Net Delay (Source):      2.089ns (routing 0.626ns, distribution 1.463ns)
  Clock Net Delay (Destination): 2.328ns (routing 0.677ns, distribution 1.651ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y81        BUFG_PS                      0.000     0.000 r  system_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.458     1.458    system_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.739     2.197 r  system_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.307     2.504    system_i/clk_wiz_0/inst/clk_out1_system_clk_wiz_0_0
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039     2.543 r  system_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=1863, routed)        2.089     4.632    system_i/axi_iic_0/U0/X_IIC/REG_INTERFACE_I/s_axi_aclk
    SLICE_X7Y193         FDRE                                         r  system_i/axi_iic_0/U0/X_IIC/REG_INTERFACE_I/RD_FIFO_CNTRL.Rc_fifo_rd_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y193         FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.112     4.744 r  system_i/axi_iic_0/U0/X_IIC/REG_INTERFACE_I/RD_FIFO_CNTRL.Rc_fifo_rd_reg/Q
                         net (fo=7, routed)           0.157     4.901    system_i/axi_iic_0/U0/X_IIC/Rc_fifo_rd
    SLICE_X6Y197         FDRE                                         r  system_i/axi_iic_0/U0/X_IIC/Rc_fifo_rd_d_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y81        BUFG_PS                      0.000     0.000 r  system_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.611     1.611    system_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.103     1.508 r  system_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.348     1.856    system_i/clk_wiz_0/inst/clk_out1_system_clk_wiz_0_0
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     1.900 r  system_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=1863, routed)        2.328     4.228    system_i/axi_iic_0/U0/X_IIC/s_axi_aclk
    SLICE_X6Y197         FDRE                                         r  system_i/axi_iic_0/U0/X_IIC/Rc_fifo_rd_d_reg/C
                         clock pessimism              0.532     4.760    
    SLICE_X6Y197         FDRE (Hold_HFF2_SLICEL_C_D)
                                                      0.103     4.863    system_i/axi_iic_0/U0/X_IIC/Rc_fifo_rd_d_reg
  -------------------------------------------------------------------
                         required time                         -4.863    
                         arrival time                           4.901    
  -------------------------------------------------------------------
                         slack                                  0.038    

Slack (MET) :             0.042ns  (arrival time - required time)
  Source:                 system_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_In_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            system_i/axi_gpio_0/U0/gpio_core_1/Dual.ALLIN0_ND_G2.READ_REG2_GEN[1].reg3_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_system_clk_wiz_0_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_out1_system_clk_wiz_0_0 rise@0.000ns - clk_out1_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.326ns  (logic 0.145ns (44.479%)  route 0.181ns (55.521%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.183ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.226ns
    Source Clock Delay      (SCD):    4.634ns
    Clock Pessimism Removal (CPR):    -0.591ns
  Clock Net Delay (Source):      2.091ns (routing 0.626ns, distribution 1.465ns)
  Clock Net Delay (Destination): 2.326ns (routing 0.677ns, distribution 1.649ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y81        BUFG_PS                      0.000     0.000 r  system_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.458     1.458    system_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.739     2.197 r  system_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.307     2.504    system_i/clk_wiz_0/inst/clk_out1_system_clk_wiz_0_0
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039     2.543 r  system_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=1863, routed)        2.091     4.634    system_i/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X9Y179         FDRE                                         r  system_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_In_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y179         FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.112     4.746 r  system_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_In_reg[1]/Q
                         net (fo=1, routed)           0.152     4.898    system_i/axi_gpio_0/U0/gpio_core_1/gpio2_Data_In[1]
    SLICE_X9Y186         LUT5 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.033     4.931 r  system_i/axi_gpio_0/U0/gpio_core_1/Dual.ALLIN0_ND_G2.READ_REG2_GEN[1].reg3[30]_i_1/O
                         net (fo=1, routed)           0.029     4.960    system_i/axi_gpio_0/U0/gpio_core_1/Read_Reg2_In[1]
    SLICE_X9Y186         FDRE                                         r  system_i/axi_gpio_0/U0/gpio_core_1/Dual.ALLIN0_ND_G2.READ_REG2_GEN[1].reg3_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y81        BUFG_PS                      0.000     0.000 r  system_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.611     1.611    system_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.103     1.508 r  system_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.348     1.856    system_i/clk_wiz_0/inst/clk_out1_system_clk_wiz_0_0
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     1.900 r  system_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=1863, routed)        2.326     4.226    system_i/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X9Y186         FDRE                                         r  system_i/axi_gpio_0/U0/gpio_core_1/Dual.ALLIN0_ND_G2.READ_REG2_GEN[1].reg3_reg[30]/C
                         clock pessimism              0.591     4.817    
    SLICE_X9Y186         FDRE (Hold_DFF_SLICEL_C_D)
                                                      0.101     4.918    system_i/axi_gpio_0/U0/gpio_core_1/Dual.ALLIN0_ND_G2.READ_REG2_GEN[1].reg3_reg[30]
  -------------------------------------------------------------------
                         required time                         -4.918    
                         arrival time                           4.960    
  -------------------------------------------------------------------
                         slack                                  0.042    

Slack (MET) :             0.045ns  (arrival time - required time)
  Source:                 system_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            system_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][9]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_out1_system_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_system_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_system_clk_wiz_0_0 rise@0.000ns - clk_out1_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.166ns  (logic 0.084ns (50.602%)  route 0.082ns (49.398%))
  Logic Levels:           0  
  Clock Path Skew:        0.082ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.521ns
    Source Clock Delay      (SCD):    2.916ns
    Clock Pessimism Removal (CPR):    -0.477ns
  Clock Net Delay (Source):      1.265ns (routing 0.374ns, distribution 0.891ns)
  Clock Net Delay (Destination): 1.406ns (routing 0.404ns, distribution 1.002ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y81        BUFG_PS                      0.000     0.000 r  system_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           0.883     0.883    system_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.566     1.449 r  system_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.179     1.628    system_i/clk_wiz_0/inst/clk_out1_system_clk_wiz_0_0
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.023     1.651 r  system_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=1863, routed)        1.265     2.916    system_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/aclk
    SLICE_X2Y188         FDRE                                         r  system_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y188         FDRE (Prop_EFF2_SLICEM_C_Q)
                                                      0.084     3.000 r  system_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[8]/Q
                         net (fo=1, routed)           0.082     3.082    system_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/in[9]
    SLICE_X1Y186         SRLC32E                                      r  system_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][9]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y81        BUFG_PS                      0.000     0.000 r  system_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           0.964     0.964    system_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.079     0.885 r  system_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.204     1.089    system_i/clk_wiz_0/inst/clk_out1_system_clk_wiz_0_0
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.026     1.115 r  system_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=1863, routed)        1.406     2.521    system_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/aclk
    SLICE_X1Y186         SRLC32E                                      r  system_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][9]_srl32/CLK
                         clock pessimism              0.477     2.998    
    SLICE_X1Y186         SRLC32E (Hold_A6LUT_SLICEM_CLK_D)
                                                      0.039     3.037    system_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][9]_srl32
  -------------------------------------------------------------------
                         required time                         -3.037    
                         arrival time                           3.082    
  -------------------------------------------------------------------
                         slack                                  0.045    

Slack (MET) :             0.046ns  (arrival time - required time)
  Source:                 system_i/axi_gpio_0/U0/ip2bus_data_i_D1_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            system_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_system_clk_wiz_0_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_out1_system_clk_wiz_0_0 rise@0.000ns - clk_out1_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.286ns  (logic 0.112ns (39.161%)  route 0.174ns (60.839%))
  Logic Levels:           0  
  Clock Path Skew:        0.138ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.241ns
    Source Clock Delay      (SCD):    4.635ns
    Clock Pessimism Removal (CPR):    -0.532ns
  Clock Net Delay (Source):      2.092ns (routing 0.626ns, distribution 1.466ns)
  Clock Net Delay (Destination): 2.341ns (routing 0.677ns, distribution 1.664ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y81        BUFG_PS                      0.000     0.000 r  system_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.458     1.458    system_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.739     2.197 r  system_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.307     2.504    system_i/clk_wiz_0/inst/clk_out1_system_clk_wiz_0_0
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039     2.543 r  system_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=1863, routed)        2.092     4.635    system_i/axi_gpio_0/U0/s_axi_aclk
    SLICE_X7Y186         FDRE                                         r  system_i/axi_gpio_0/U0/ip2bus_data_i_D1_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y186         FDRE (Prop_GFF_SLICEM_C_Q)
                                                      0.112     4.747 r  system_i/axi_gpio_0/U0/ip2bus_data_i_D1_reg[24]/Q
                         net (fo=1, routed)           0.174     4.921    system_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[31]_0[7]
    SLICE_X5Y189         FDRE                                         r  system_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y81        BUFG_PS                      0.000     0.000 r  system_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.611     1.611    system_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.103     1.508 r  system_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.348     1.856    system_i/clk_wiz_0/inst/clk_out1_system_clk_wiz_0_0
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     1.900 r  system_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=1863, routed)        2.341     4.241    system_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X5Y189         FDRE                                         r  system_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[7]/C
                         clock pessimism              0.532     4.773    
    SLICE_X5Y189         FDRE (Hold_CFF2_SLICEM_C_D)
                                                      0.102     4.875    system_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[7]
  -------------------------------------------------------------------
                         required time                         -4.875    
                         arrival time                           4.921    
  -------------------------------------------------------------------
                         slack                                  0.046    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_system_clk_wiz_0_0
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { system_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin          Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     SYSMONE4/DCLK    n/a            4.000         5.000       1.000      SYSMONE4_X0Y0  system_i/system_management_wiz_0/inst/AXI_SYSMON_CORE_I/inst_sysmon/DCLK
Min Period        n/a     PS8/MAXIGP2ACLK  n/a            3.000         5.000       2.000      PS8_X0Y0       system_i/zynq_ultra_ps_e_0/inst/PS8_i/MAXIGP2ACLK
Min Period        n/a     SRL16E/CLK       n/a            1.524         5.000       3.476      SLICE_X8Y198   system_i/axi_iic_0/U0/X_IIC/READ_FIFO_I/FIFO_RAM[0].SRL16E_I/CLK
Min Period        n/a     SRL16E/CLK       n/a            1.524         5.000       3.476      SLICE_X8Y198   system_i/axi_iic_0/U0/X_IIC/READ_FIFO_I/FIFO_RAM[1].SRL16E_I/CLK
Min Period        n/a     SRL16E/CLK       n/a            1.524         5.000       3.476      SLICE_X8Y198   system_i/axi_iic_0/U0/X_IIC/READ_FIFO_I/FIFO_RAM[2].SRL16E_I/CLK
Min Period        n/a     SRL16E/CLK       n/a            1.524         5.000       3.476      SLICE_X8Y198   system_i/axi_iic_0/U0/X_IIC/READ_FIFO_I/FIFO_RAM[3].SRL16E_I/CLK
Min Period        n/a     SRL16E/CLK       n/a            1.524         5.000       3.476      SLICE_X8Y198   system_i/axi_iic_0/U0/X_IIC/READ_FIFO_I/FIFO_RAM[4].SRL16E_I/CLK
Min Period        n/a     SRL16E/CLK       n/a            1.524         5.000       3.476      SLICE_X8Y198   system_i/axi_iic_0/U0/X_IIC/READ_FIFO_I/FIFO_RAM[5].SRL16E_I/CLK
Min Period        n/a     SRL16E/CLK       n/a            1.524         5.000       3.476      SLICE_X8Y198   system_i/axi_iic_0/U0/X_IIC/READ_FIFO_I/FIFO_RAM[6].SRL16E_I/CLK
Min Period        n/a     SRL16E/CLK       n/a            1.524         5.000       3.476      SLICE_X8Y198   system_i/axi_iic_0/U0/X_IIC/READ_FIFO_I/FIFO_RAM[7].SRL16E_I/CLK
Low Pulse Width   Slow    SYSMONE4/DCLK    n/a            1.600         2.500       0.900      SYSMONE4_X0Y0  system_i/system_management_wiz_0/inst/AXI_SYSMON_CORE_I/inst_sysmon/DCLK
Low Pulse Width   Fast    SYSMONE4/DCLK    n/a            1.600         2.500       0.900      SYSMONE4_X0Y0  system_i/system_management_wiz_0/inst/AXI_SYSMON_CORE_I/inst_sysmon/DCLK
Low Pulse Width   Slow    PS8/MAXIGP2ACLK  n/a            1.500         2.500       1.000      PS8_X0Y0       system_i/zynq_ultra_ps_e_0/inst/PS8_i/MAXIGP2ACLK
Low Pulse Width   Fast    PS8/MAXIGP2ACLK  n/a            1.500         2.500       1.000      PS8_X0Y0       system_i/zynq_ultra_ps_e_0/inst/PS8_i/MAXIGP2ACLK
Low Pulse Width   Slow    SRL16E/CLK       n/a            0.762         2.500       1.738      SLICE_X8Y198   system_i/axi_iic_0/U0/X_IIC/READ_FIFO_I/FIFO_RAM[0].SRL16E_I/CLK
Low Pulse Width   Fast    SRL16E/CLK       n/a            0.762         2.500       1.738      SLICE_X8Y198   system_i/axi_iic_0/U0/X_IIC/READ_FIFO_I/FIFO_RAM[0].SRL16E_I/CLK
Low Pulse Width   Slow    SRL16E/CLK       n/a            0.762         2.500       1.738      SLICE_X8Y198   system_i/axi_iic_0/U0/X_IIC/READ_FIFO_I/FIFO_RAM[1].SRL16E_I/CLK
Low Pulse Width   Fast    SRL16E/CLK       n/a            0.762         2.500       1.738      SLICE_X8Y198   system_i/axi_iic_0/U0/X_IIC/READ_FIFO_I/FIFO_RAM[1].SRL16E_I/CLK
Low Pulse Width   Slow    SRL16E/CLK       n/a            0.762         2.500       1.738      SLICE_X8Y198   system_i/axi_iic_0/U0/X_IIC/READ_FIFO_I/FIFO_RAM[2].SRL16E_I/CLK
Low Pulse Width   Fast    SRL16E/CLK       n/a            0.762         2.500       1.738      SLICE_X8Y198   system_i/axi_iic_0/U0/X_IIC/READ_FIFO_I/FIFO_RAM[2].SRL16E_I/CLK
High Pulse Width  Slow    SYSMONE4/DCLK    n/a            1.600         2.500       0.900      SYSMONE4_X0Y0  system_i/system_management_wiz_0/inst/AXI_SYSMON_CORE_I/inst_sysmon/DCLK
High Pulse Width  Fast    SYSMONE4/DCLK    n/a            1.600         2.500       0.900      SYSMONE4_X0Y0  system_i/system_management_wiz_0/inst/AXI_SYSMON_CORE_I/inst_sysmon/DCLK
High Pulse Width  Slow    PS8/MAXIGP2ACLK  n/a            1.500         2.500       1.000      PS8_X0Y0       system_i/zynq_ultra_ps_e_0/inst/PS8_i/MAXIGP2ACLK
High Pulse Width  Fast    PS8/MAXIGP2ACLK  n/a            1.500         2.500       1.000      PS8_X0Y0       system_i/zynq_ultra_ps_e_0/inst/PS8_i/MAXIGP2ACLK
High Pulse Width  Slow    SRL16E/CLK       n/a            0.762         2.500       1.738      SLICE_X8Y198   system_i/axi_iic_0/U0/X_IIC/READ_FIFO_I/FIFO_RAM[0].SRL16E_I/CLK
High Pulse Width  Fast    SRL16E/CLK       n/a            0.762         2.500       1.738      SLICE_X8Y198   system_i/axi_iic_0/U0/X_IIC/READ_FIFO_I/FIFO_RAM[0].SRL16E_I/CLK
High Pulse Width  Slow    SRL16E/CLK       n/a            0.762         2.500       1.738      SLICE_X8Y198   system_i/axi_iic_0/U0/X_IIC/READ_FIFO_I/FIFO_RAM[1].SRL16E_I/CLK
High Pulse Width  Fast    SRL16E/CLK       n/a            0.762         2.500       1.738      SLICE_X8Y198   system_i/axi_iic_0/U0/X_IIC/READ_FIFO_I/FIFO_RAM[1].SRL16E_I/CLK
High Pulse Width  Slow    SRL16E/CLK       n/a            0.762         2.500       1.738      SLICE_X8Y198   system_i/axi_iic_0/U0/X_IIC/READ_FIFO_I/FIFO_RAM[2].SRL16E_I/CLK
High Pulse Width  Fast    SRL16E/CLK       n/a            0.762         2.500       1.738      SLICE_X8Y198   system_i/axi_iic_0/U0/X_IIC/READ_FIFO_I/FIFO_RAM[2].SRL16E_I/CLK



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out1_system_clk_wiz_0_0
  To Clock:  clk_out1_system_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack        1.679ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.328ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.679ns  (required time - arrival time)
  Source:                 system_i/system_management_wiz_0/inst/bus2ip_reset_active_high_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            system_i/system_management_wiz_0/inst/AXI_SYSMON_CORE_I/Inst_drp_arbiter/do_B_reg_reg[0]/CLR
                            (recovery check against rising-edge clock clk_out1_system_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_system_clk_wiz_0_0 rise@5.000ns - clk_out1_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.001ns  (logic 0.339ns (11.296%)  route 2.662ns (88.704%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.165ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.328ns = ( 9.328 - 5.000 ) 
    Source Clock Delay      (SCD):    3.953ns
    Clock Pessimism Removal (CPR):    -0.540ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.053ns (routing 0.677ns, distribution 1.376ns)
  Clock Net Delay (Destination): 1.785ns (routing 0.626ns, distribution 1.159ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y81        BUFG_PS                      0.000     0.000 r  system_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.611     1.611    system_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.103     1.508 r  system_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.348     1.856    system_i/clk_wiz_0/inst/clk_out1_system_clk_wiz_0_0
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     1.900 r  system_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=1863, routed)        2.053     3.953    system_i/system_management_wiz_0/inst/s_axi_aclk
    SLICE_X26Y210        FDRE                                         r  system_i/system_management_wiz_0/inst/bus2ip_reset_active_high_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y210        FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.114     4.067 f  system_i/system_management_wiz_0/inst/bus2ip_reset_active_high_reg/Q
                         net (fo=63, routed)          0.680     4.747    system_i/system_management_wiz_0/inst/SOFT_RESET_I/bus2ip_reset_active_high
    SLICE_X43Y208        LUT3 (Prop_A5LUT_SLICEM_I0_O)
                                                      0.225     4.972 f  system_i/system_management_wiz_0/inst/SOFT_RESET_I/inst_sysmon_i_1/O
                         net (fo=117, routed)         1.982     6.954    system_i/system_management_wiz_0/inst/AXI_SYSMON_CORE_I/Inst_drp_arbiter/AR[0]
    SLICE_X48Y214        FDCE                                         f  system_i/system_management_wiz_0/inst/AXI_SYSMON_CORE_I/Inst_drp_arbiter/do_B_reg_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_clk_wiz_0_0 rise edge)
                                                      5.000     5.000 r  
    BUFG_PS_X0Y81        BUFG_PS                      0.000     5.000 r  system_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.458     6.458    system_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.739     7.197 r  system_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.307     7.504    system_i/clk_wiz_0/inst/clk_out1_system_clk_wiz_0_0
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039     7.543 r  system_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=1863, routed)        1.785     9.328    system_i/system_management_wiz_0/inst/AXI_SYSMON_CORE_I/Inst_drp_arbiter/s_axi_aclk
    SLICE_X48Y214        FDCE                                         r  system_i/system_management_wiz_0/inst/AXI_SYSMON_CORE_I/Inst_drp_arbiter/do_B_reg_reg[0]/C
                         clock pessimism             -0.540     8.788    
                         clock uncertainty           -0.062     8.726    
    SLICE_X48Y214        FDCE (Recov_DFF_SLICEL_C_CLR)
                                                     -0.093     8.633    system_i/system_management_wiz_0/inst/AXI_SYSMON_CORE_I/Inst_drp_arbiter/do_B_reg_reg[0]
  -------------------------------------------------------------------
                         required time                          8.633    
                         arrival time                          -6.954    
  -------------------------------------------------------------------
                         slack                                  1.679    

Slack (MET) :             1.679ns  (required time - arrival time)
  Source:                 system_i/system_management_wiz_0/inst/bus2ip_reset_active_high_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            system_i/system_management_wiz_0/inst/AXI_SYSMON_CORE_I/Inst_drp_arbiter/do_B_reg_reg[10]/CLR
                            (recovery check against rising-edge clock clk_out1_system_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_system_clk_wiz_0_0 rise@5.000ns - clk_out1_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.001ns  (logic 0.339ns (11.296%)  route 2.662ns (88.704%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.165ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.328ns = ( 9.328 - 5.000 ) 
    Source Clock Delay      (SCD):    3.953ns
    Clock Pessimism Removal (CPR):    -0.540ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.053ns (routing 0.677ns, distribution 1.376ns)
  Clock Net Delay (Destination): 1.785ns (routing 0.626ns, distribution 1.159ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y81        BUFG_PS                      0.000     0.000 r  system_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.611     1.611    system_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.103     1.508 r  system_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.348     1.856    system_i/clk_wiz_0/inst/clk_out1_system_clk_wiz_0_0
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     1.900 r  system_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=1863, routed)        2.053     3.953    system_i/system_management_wiz_0/inst/s_axi_aclk
    SLICE_X26Y210        FDRE                                         r  system_i/system_management_wiz_0/inst/bus2ip_reset_active_high_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y210        FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.114     4.067 f  system_i/system_management_wiz_0/inst/bus2ip_reset_active_high_reg/Q
                         net (fo=63, routed)          0.680     4.747    system_i/system_management_wiz_0/inst/SOFT_RESET_I/bus2ip_reset_active_high
    SLICE_X43Y208        LUT3 (Prop_A5LUT_SLICEM_I0_O)
                                                      0.225     4.972 f  system_i/system_management_wiz_0/inst/SOFT_RESET_I/inst_sysmon_i_1/O
                         net (fo=117, routed)         1.982     6.954    system_i/system_management_wiz_0/inst/AXI_SYSMON_CORE_I/Inst_drp_arbiter/AR[0]
    SLICE_X48Y214        FDCE                                         f  system_i/system_management_wiz_0/inst/AXI_SYSMON_CORE_I/Inst_drp_arbiter/do_B_reg_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_clk_wiz_0_0 rise edge)
                                                      5.000     5.000 r  
    BUFG_PS_X0Y81        BUFG_PS                      0.000     5.000 r  system_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.458     6.458    system_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.739     7.197 r  system_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.307     7.504    system_i/clk_wiz_0/inst/clk_out1_system_clk_wiz_0_0
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039     7.543 r  system_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=1863, routed)        1.785     9.328    system_i/system_management_wiz_0/inst/AXI_SYSMON_CORE_I/Inst_drp_arbiter/s_axi_aclk
    SLICE_X48Y214        FDCE                                         r  system_i/system_management_wiz_0/inst/AXI_SYSMON_CORE_I/Inst_drp_arbiter/do_B_reg_reg[10]/C
                         clock pessimism             -0.540     8.788    
                         clock uncertainty           -0.062     8.726    
    SLICE_X48Y214        FDCE (Recov_CFF_SLICEL_C_CLR)
                                                     -0.093     8.633    system_i/system_management_wiz_0/inst/AXI_SYSMON_CORE_I/Inst_drp_arbiter/do_B_reg_reg[10]
  -------------------------------------------------------------------
                         required time                          8.633    
                         arrival time                          -6.954    
  -------------------------------------------------------------------
                         slack                                  1.679    

Slack (MET) :             1.679ns  (required time - arrival time)
  Source:                 system_i/system_management_wiz_0/inst/bus2ip_reset_active_high_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            system_i/system_management_wiz_0/inst/AXI_SYSMON_CORE_I/Inst_drp_arbiter/do_B_reg_reg[11]/CLR
                            (recovery check against rising-edge clock clk_out1_system_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_system_clk_wiz_0_0 rise@5.000ns - clk_out1_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.001ns  (logic 0.339ns (11.296%)  route 2.662ns (88.704%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.165ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.328ns = ( 9.328 - 5.000 ) 
    Source Clock Delay      (SCD):    3.953ns
    Clock Pessimism Removal (CPR):    -0.540ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.053ns (routing 0.677ns, distribution 1.376ns)
  Clock Net Delay (Destination): 1.785ns (routing 0.626ns, distribution 1.159ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y81        BUFG_PS                      0.000     0.000 r  system_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.611     1.611    system_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.103     1.508 r  system_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.348     1.856    system_i/clk_wiz_0/inst/clk_out1_system_clk_wiz_0_0
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     1.900 r  system_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=1863, routed)        2.053     3.953    system_i/system_management_wiz_0/inst/s_axi_aclk
    SLICE_X26Y210        FDRE                                         r  system_i/system_management_wiz_0/inst/bus2ip_reset_active_high_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y210        FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.114     4.067 f  system_i/system_management_wiz_0/inst/bus2ip_reset_active_high_reg/Q
                         net (fo=63, routed)          0.680     4.747    system_i/system_management_wiz_0/inst/SOFT_RESET_I/bus2ip_reset_active_high
    SLICE_X43Y208        LUT3 (Prop_A5LUT_SLICEM_I0_O)
                                                      0.225     4.972 f  system_i/system_management_wiz_0/inst/SOFT_RESET_I/inst_sysmon_i_1/O
                         net (fo=117, routed)         1.982     6.954    system_i/system_management_wiz_0/inst/AXI_SYSMON_CORE_I/Inst_drp_arbiter/AR[0]
    SLICE_X48Y214        FDCE                                         f  system_i/system_management_wiz_0/inst/AXI_SYSMON_CORE_I/Inst_drp_arbiter/do_B_reg_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_clk_wiz_0_0 rise edge)
                                                      5.000     5.000 r  
    BUFG_PS_X0Y81        BUFG_PS                      0.000     5.000 r  system_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.458     6.458    system_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.739     7.197 r  system_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.307     7.504    system_i/clk_wiz_0/inst/clk_out1_system_clk_wiz_0_0
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039     7.543 r  system_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=1863, routed)        1.785     9.328    system_i/system_management_wiz_0/inst/AXI_SYSMON_CORE_I/Inst_drp_arbiter/s_axi_aclk
    SLICE_X48Y214        FDCE                                         r  system_i/system_management_wiz_0/inst/AXI_SYSMON_CORE_I/Inst_drp_arbiter/do_B_reg_reg[11]/C
                         clock pessimism             -0.540     8.788    
                         clock uncertainty           -0.062     8.726    
    SLICE_X48Y214        FDCE (Recov_CFF2_SLICEL_C_CLR)
                                                     -0.093     8.633    system_i/system_management_wiz_0/inst/AXI_SYSMON_CORE_I/Inst_drp_arbiter/do_B_reg_reg[11]
  -------------------------------------------------------------------
                         required time                          8.633    
                         arrival time                          -6.954    
  -------------------------------------------------------------------
                         slack                                  1.679    

Slack (MET) :             1.679ns  (required time - arrival time)
  Source:                 system_i/system_management_wiz_0/inst/bus2ip_reset_active_high_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            system_i/system_management_wiz_0/inst/AXI_SYSMON_CORE_I/Inst_drp_arbiter/do_B_reg_reg[12]/CLR
                            (recovery check against rising-edge clock clk_out1_system_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_system_clk_wiz_0_0 rise@5.000ns - clk_out1_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.001ns  (logic 0.339ns (11.296%)  route 2.662ns (88.704%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.165ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.328ns = ( 9.328 - 5.000 ) 
    Source Clock Delay      (SCD):    3.953ns
    Clock Pessimism Removal (CPR):    -0.540ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.053ns (routing 0.677ns, distribution 1.376ns)
  Clock Net Delay (Destination): 1.785ns (routing 0.626ns, distribution 1.159ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y81        BUFG_PS                      0.000     0.000 r  system_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.611     1.611    system_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.103     1.508 r  system_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.348     1.856    system_i/clk_wiz_0/inst/clk_out1_system_clk_wiz_0_0
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     1.900 r  system_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=1863, routed)        2.053     3.953    system_i/system_management_wiz_0/inst/s_axi_aclk
    SLICE_X26Y210        FDRE                                         r  system_i/system_management_wiz_0/inst/bus2ip_reset_active_high_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y210        FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.114     4.067 f  system_i/system_management_wiz_0/inst/bus2ip_reset_active_high_reg/Q
                         net (fo=63, routed)          0.680     4.747    system_i/system_management_wiz_0/inst/SOFT_RESET_I/bus2ip_reset_active_high
    SLICE_X43Y208        LUT3 (Prop_A5LUT_SLICEM_I0_O)
                                                      0.225     4.972 f  system_i/system_management_wiz_0/inst/SOFT_RESET_I/inst_sysmon_i_1/O
                         net (fo=117, routed)         1.982     6.954    system_i/system_management_wiz_0/inst/AXI_SYSMON_CORE_I/Inst_drp_arbiter/AR[0]
    SLICE_X48Y214        FDCE                                         f  system_i/system_management_wiz_0/inst/AXI_SYSMON_CORE_I/Inst_drp_arbiter/do_B_reg_reg[12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_clk_wiz_0_0 rise edge)
                                                      5.000     5.000 r  
    BUFG_PS_X0Y81        BUFG_PS                      0.000     5.000 r  system_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.458     6.458    system_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.739     7.197 r  system_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.307     7.504    system_i/clk_wiz_0/inst/clk_out1_system_clk_wiz_0_0
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039     7.543 r  system_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=1863, routed)        1.785     9.328    system_i/system_management_wiz_0/inst/AXI_SYSMON_CORE_I/Inst_drp_arbiter/s_axi_aclk
    SLICE_X48Y214        FDCE                                         r  system_i/system_management_wiz_0/inst/AXI_SYSMON_CORE_I/Inst_drp_arbiter/do_B_reg_reg[12]/C
                         clock pessimism             -0.540     8.788    
                         clock uncertainty           -0.062     8.726    
    SLICE_X48Y214        FDCE (Recov_BFF_SLICEL_C_CLR)
                                                     -0.093     8.633    system_i/system_management_wiz_0/inst/AXI_SYSMON_CORE_I/Inst_drp_arbiter/do_B_reg_reg[12]
  -------------------------------------------------------------------
                         required time                          8.633    
                         arrival time                          -6.954    
  -------------------------------------------------------------------
                         slack                                  1.679    

Slack (MET) :             1.679ns  (required time - arrival time)
  Source:                 system_i/system_management_wiz_0/inst/bus2ip_reset_active_high_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            system_i/system_management_wiz_0/inst/AXI_SYSMON_CORE_I/Inst_drp_arbiter/do_B_reg_reg[13]/CLR
                            (recovery check against rising-edge clock clk_out1_system_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_system_clk_wiz_0_0 rise@5.000ns - clk_out1_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.001ns  (logic 0.339ns (11.296%)  route 2.662ns (88.704%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.165ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.328ns = ( 9.328 - 5.000 ) 
    Source Clock Delay      (SCD):    3.953ns
    Clock Pessimism Removal (CPR):    -0.540ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.053ns (routing 0.677ns, distribution 1.376ns)
  Clock Net Delay (Destination): 1.785ns (routing 0.626ns, distribution 1.159ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y81        BUFG_PS                      0.000     0.000 r  system_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.611     1.611    system_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.103     1.508 r  system_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.348     1.856    system_i/clk_wiz_0/inst/clk_out1_system_clk_wiz_0_0
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     1.900 r  system_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=1863, routed)        2.053     3.953    system_i/system_management_wiz_0/inst/s_axi_aclk
    SLICE_X26Y210        FDRE                                         r  system_i/system_management_wiz_0/inst/bus2ip_reset_active_high_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y210        FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.114     4.067 f  system_i/system_management_wiz_0/inst/bus2ip_reset_active_high_reg/Q
                         net (fo=63, routed)          0.680     4.747    system_i/system_management_wiz_0/inst/SOFT_RESET_I/bus2ip_reset_active_high
    SLICE_X43Y208        LUT3 (Prop_A5LUT_SLICEM_I0_O)
                                                      0.225     4.972 f  system_i/system_management_wiz_0/inst/SOFT_RESET_I/inst_sysmon_i_1/O
                         net (fo=117, routed)         1.982     6.954    system_i/system_management_wiz_0/inst/AXI_SYSMON_CORE_I/Inst_drp_arbiter/AR[0]
    SLICE_X48Y214        FDCE                                         f  system_i/system_management_wiz_0/inst/AXI_SYSMON_CORE_I/Inst_drp_arbiter/do_B_reg_reg[13]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_clk_wiz_0_0 rise edge)
                                                      5.000     5.000 r  
    BUFG_PS_X0Y81        BUFG_PS                      0.000     5.000 r  system_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.458     6.458    system_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.739     7.197 r  system_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.307     7.504    system_i/clk_wiz_0/inst/clk_out1_system_clk_wiz_0_0
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039     7.543 r  system_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=1863, routed)        1.785     9.328    system_i/system_management_wiz_0/inst/AXI_SYSMON_CORE_I/Inst_drp_arbiter/s_axi_aclk
    SLICE_X48Y214        FDCE                                         r  system_i/system_management_wiz_0/inst/AXI_SYSMON_CORE_I/Inst_drp_arbiter/do_B_reg_reg[13]/C
                         clock pessimism             -0.540     8.788    
                         clock uncertainty           -0.062     8.726    
    SLICE_X48Y214        FDCE (Recov_BFF2_SLICEL_C_CLR)
                                                     -0.093     8.633    system_i/system_management_wiz_0/inst/AXI_SYSMON_CORE_I/Inst_drp_arbiter/do_B_reg_reg[13]
  -------------------------------------------------------------------
                         required time                          8.633    
                         arrival time                          -6.954    
  -------------------------------------------------------------------
                         slack                                  1.679    

Slack (MET) :             1.679ns  (required time - arrival time)
  Source:                 system_i/system_management_wiz_0/inst/bus2ip_reset_active_high_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            system_i/system_management_wiz_0/inst/AXI_SYSMON_CORE_I/Inst_drp_arbiter/do_B_reg_reg[1]/CLR
                            (recovery check against rising-edge clock clk_out1_system_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_system_clk_wiz_0_0 rise@5.000ns - clk_out1_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.001ns  (logic 0.339ns (11.296%)  route 2.662ns (88.704%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.165ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.328ns = ( 9.328 - 5.000 ) 
    Source Clock Delay      (SCD):    3.953ns
    Clock Pessimism Removal (CPR):    -0.540ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.053ns (routing 0.677ns, distribution 1.376ns)
  Clock Net Delay (Destination): 1.785ns (routing 0.626ns, distribution 1.159ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y81        BUFG_PS                      0.000     0.000 r  system_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.611     1.611    system_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.103     1.508 r  system_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.348     1.856    system_i/clk_wiz_0/inst/clk_out1_system_clk_wiz_0_0
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     1.900 r  system_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=1863, routed)        2.053     3.953    system_i/system_management_wiz_0/inst/s_axi_aclk
    SLICE_X26Y210        FDRE                                         r  system_i/system_management_wiz_0/inst/bus2ip_reset_active_high_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y210        FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.114     4.067 f  system_i/system_management_wiz_0/inst/bus2ip_reset_active_high_reg/Q
                         net (fo=63, routed)          0.680     4.747    system_i/system_management_wiz_0/inst/SOFT_RESET_I/bus2ip_reset_active_high
    SLICE_X43Y208        LUT3 (Prop_A5LUT_SLICEM_I0_O)
                                                      0.225     4.972 f  system_i/system_management_wiz_0/inst/SOFT_RESET_I/inst_sysmon_i_1/O
                         net (fo=117, routed)         1.982     6.954    system_i/system_management_wiz_0/inst/AXI_SYSMON_CORE_I/Inst_drp_arbiter/AR[0]
    SLICE_X48Y214        FDCE                                         f  system_i/system_management_wiz_0/inst/AXI_SYSMON_CORE_I/Inst_drp_arbiter/do_B_reg_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_clk_wiz_0_0 rise edge)
                                                      5.000     5.000 r  
    BUFG_PS_X0Y81        BUFG_PS                      0.000     5.000 r  system_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.458     6.458    system_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.739     7.197 r  system_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.307     7.504    system_i/clk_wiz_0/inst/clk_out1_system_clk_wiz_0_0
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039     7.543 r  system_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=1863, routed)        1.785     9.328    system_i/system_management_wiz_0/inst/AXI_SYSMON_CORE_I/Inst_drp_arbiter/s_axi_aclk
    SLICE_X48Y214        FDCE                                         r  system_i/system_management_wiz_0/inst/AXI_SYSMON_CORE_I/Inst_drp_arbiter/do_B_reg_reg[1]/C
                         clock pessimism             -0.540     8.788    
                         clock uncertainty           -0.062     8.726    
    SLICE_X48Y214        FDCE (Recov_DFF2_SLICEL_C_CLR)
                                                     -0.093     8.633    system_i/system_management_wiz_0/inst/AXI_SYSMON_CORE_I/Inst_drp_arbiter/do_B_reg_reg[1]
  -------------------------------------------------------------------
                         required time                          8.633    
                         arrival time                          -6.954    
  -------------------------------------------------------------------
                         slack                                  1.679    

Slack (MET) :             1.679ns  (required time - arrival time)
  Source:                 system_i/system_management_wiz_0/inst/bus2ip_reset_active_high_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            system_i/system_management_wiz_0/inst/AXI_SYSMON_CORE_I/Inst_drp_arbiter/do_B_reg_reg[2]/CLR
                            (recovery check against rising-edge clock clk_out1_system_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_system_clk_wiz_0_0 rise@5.000ns - clk_out1_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.001ns  (logic 0.339ns (11.296%)  route 2.662ns (88.704%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.165ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.328ns = ( 9.328 - 5.000 ) 
    Source Clock Delay      (SCD):    3.953ns
    Clock Pessimism Removal (CPR):    -0.540ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.053ns (routing 0.677ns, distribution 1.376ns)
  Clock Net Delay (Destination): 1.785ns (routing 0.626ns, distribution 1.159ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y81        BUFG_PS                      0.000     0.000 r  system_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.611     1.611    system_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.103     1.508 r  system_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.348     1.856    system_i/clk_wiz_0/inst/clk_out1_system_clk_wiz_0_0
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     1.900 r  system_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=1863, routed)        2.053     3.953    system_i/system_management_wiz_0/inst/s_axi_aclk
    SLICE_X26Y210        FDRE                                         r  system_i/system_management_wiz_0/inst/bus2ip_reset_active_high_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y210        FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.114     4.067 f  system_i/system_management_wiz_0/inst/bus2ip_reset_active_high_reg/Q
                         net (fo=63, routed)          0.680     4.747    system_i/system_management_wiz_0/inst/SOFT_RESET_I/bus2ip_reset_active_high
    SLICE_X43Y208        LUT3 (Prop_A5LUT_SLICEM_I0_O)
                                                      0.225     4.972 f  system_i/system_management_wiz_0/inst/SOFT_RESET_I/inst_sysmon_i_1/O
                         net (fo=117, routed)         1.982     6.954    system_i/system_management_wiz_0/inst/AXI_SYSMON_CORE_I/Inst_drp_arbiter/AR[0]
    SLICE_X48Y214        FDCE                                         f  system_i/system_management_wiz_0/inst/AXI_SYSMON_CORE_I/Inst_drp_arbiter/do_B_reg_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_clk_wiz_0_0 rise edge)
                                                      5.000     5.000 r  
    BUFG_PS_X0Y81        BUFG_PS                      0.000     5.000 r  system_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.458     6.458    system_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.739     7.197 r  system_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.307     7.504    system_i/clk_wiz_0/inst/clk_out1_system_clk_wiz_0_0
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039     7.543 r  system_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=1863, routed)        1.785     9.328    system_i/system_management_wiz_0/inst/AXI_SYSMON_CORE_I/Inst_drp_arbiter/s_axi_aclk
    SLICE_X48Y214        FDCE                                         r  system_i/system_management_wiz_0/inst/AXI_SYSMON_CORE_I/Inst_drp_arbiter/do_B_reg_reg[2]/C
                         clock pessimism             -0.540     8.788    
                         clock uncertainty           -0.062     8.726    
    SLICE_X48Y214        FDCE (Recov_AFF_SLICEL_C_CLR)
                                                     -0.093     8.633    system_i/system_management_wiz_0/inst/AXI_SYSMON_CORE_I/Inst_drp_arbiter/do_B_reg_reg[2]
  -------------------------------------------------------------------
                         required time                          8.633    
                         arrival time                          -6.954    
  -------------------------------------------------------------------
                         slack                                  1.679    

Slack (MET) :             1.679ns  (required time - arrival time)
  Source:                 system_i/system_management_wiz_0/inst/bus2ip_reset_active_high_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            system_i/system_management_wiz_0/inst/AXI_SYSMON_CORE_I/Inst_drp_arbiter/do_B_reg_reg[3]/CLR
                            (recovery check against rising-edge clock clk_out1_system_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_system_clk_wiz_0_0 rise@5.000ns - clk_out1_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.001ns  (logic 0.339ns (11.296%)  route 2.662ns (88.704%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.165ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.328ns = ( 9.328 - 5.000 ) 
    Source Clock Delay      (SCD):    3.953ns
    Clock Pessimism Removal (CPR):    -0.540ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.053ns (routing 0.677ns, distribution 1.376ns)
  Clock Net Delay (Destination): 1.785ns (routing 0.626ns, distribution 1.159ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y81        BUFG_PS                      0.000     0.000 r  system_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.611     1.611    system_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.103     1.508 r  system_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.348     1.856    system_i/clk_wiz_0/inst/clk_out1_system_clk_wiz_0_0
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     1.900 r  system_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=1863, routed)        2.053     3.953    system_i/system_management_wiz_0/inst/s_axi_aclk
    SLICE_X26Y210        FDRE                                         r  system_i/system_management_wiz_0/inst/bus2ip_reset_active_high_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y210        FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.114     4.067 f  system_i/system_management_wiz_0/inst/bus2ip_reset_active_high_reg/Q
                         net (fo=63, routed)          0.680     4.747    system_i/system_management_wiz_0/inst/SOFT_RESET_I/bus2ip_reset_active_high
    SLICE_X43Y208        LUT3 (Prop_A5LUT_SLICEM_I0_O)
                                                      0.225     4.972 f  system_i/system_management_wiz_0/inst/SOFT_RESET_I/inst_sysmon_i_1/O
                         net (fo=117, routed)         1.982     6.954    system_i/system_management_wiz_0/inst/AXI_SYSMON_CORE_I/Inst_drp_arbiter/AR[0]
    SLICE_X48Y214        FDCE                                         f  system_i/system_management_wiz_0/inst/AXI_SYSMON_CORE_I/Inst_drp_arbiter/do_B_reg_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_clk_wiz_0_0 rise edge)
                                                      5.000     5.000 r  
    BUFG_PS_X0Y81        BUFG_PS                      0.000     5.000 r  system_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.458     6.458    system_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.739     7.197 r  system_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.307     7.504    system_i/clk_wiz_0/inst/clk_out1_system_clk_wiz_0_0
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039     7.543 r  system_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=1863, routed)        1.785     9.328    system_i/system_management_wiz_0/inst/AXI_SYSMON_CORE_I/Inst_drp_arbiter/s_axi_aclk
    SLICE_X48Y214        FDCE                                         r  system_i/system_management_wiz_0/inst/AXI_SYSMON_CORE_I/Inst_drp_arbiter/do_B_reg_reg[3]/C
                         clock pessimism             -0.540     8.788    
                         clock uncertainty           -0.062     8.726    
    SLICE_X48Y214        FDCE (Recov_AFF2_SLICEL_C_CLR)
                                                     -0.093     8.633    system_i/system_management_wiz_0/inst/AXI_SYSMON_CORE_I/Inst_drp_arbiter/do_B_reg_reg[3]
  -------------------------------------------------------------------
                         required time                          8.633    
                         arrival time                          -6.954    
  -------------------------------------------------------------------
                         slack                                  1.679    

Slack (MET) :             1.700ns  (required time - arrival time)
  Source:                 system_i/system_management_wiz_0/inst/bus2ip_reset_active_high_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            system_i/system_management_wiz_0/inst/AXI_SYSMON_CORE_I/temperature_update_inst/temp_out_reg[8]/CLR
                            (recovery check against rising-edge clock clk_out1_system_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_system_clk_wiz_0_0 rise@5.000ns - clk_out1_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.001ns  (logic 0.339ns (11.296%)  route 2.662ns (88.704%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.144ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.349ns = ( 9.349 - 5.000 ) 
    Source Clock Delay      (SCD):    3.953ns
    Clock Pessimism Removal (CPR):    -0.540ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.053ns (routing 0.677ns, distribution 1.376ns)
  Clock Net Delay (Destination): 1.806ns (routing 0.626ns, distribution 1.180ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y81        BUFG_PS                      0.000     0.000 r  system_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.611     1.611    system_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.103     1.508 r  system_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.348     1.856    system_i/clk_wiz_0/inst/clk_out1_system_clk_wiz_0_0
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     1.900 r  system_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=1863, routed)        2.053     3.953    system_i/system_management_wiz_0/inst/s_axi_aclk
    SLICE_X26Y210        FDRE                                         r  system_i/system_management_wiz_0/inst/bus2ip_reset_active_high_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y210        FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.114     4.067 f  system_i/system_management_wiz_0/inst/bus2ip_reset_active_high_reg/Q
                         net (fo=63, routed)          0.680     4.747    system_i/system_management_wiz_0/inst/SOFT_RESET_I/bus2ip_reset_active_high
    SLICE_X43Y208        LUT3 (Prop_A5LUT_SLICEM_I0_O)
                                                      0.225     4.972 f  system_i/system_management_wiz_0/inst/SOFT_RESET_I/inst_sysmon_i_1/O
                         net (fo=117, routed)         1.982     6.954    system_i/system_management_wiz_0/inst/AXI_SYSMON_CORE_I/temperature_update_inst/AR[0]
    SLICE_X52Y211        FDCE                                         f  system_i/system_management_wiz_0/inst/AXI_SYSMON_CORE_I/temperature_update_inst/temp_out_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_clk_wiz_0_0 rise edge)
                                                      5.000     5.000 r  
    BUFG_PS_X0Y81        BUFG_PS                      0.000     5.000 r  system_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.458     6.458    system_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.739     7.197 r  system_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.307     7.504    system_i/clk_wiz_0/inst/clk_out1_system_clk_wiz_0_0
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039     7.543 r  system_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=1863, routed)        1.806     9.349    system_i/system_management_wiz_0/inst/AXI_SYSMON_CORE_I/temperature_update_inst/s_axi_aclk
    SLICE_X52Y211        FDCE                                         r  system_i/system_management_wiz_0/inst/AXI_SYSMON_CORE_I/temperature_update_inst/temp_out_reg[8]/C
                         clock pessimism             -0.540     8.809    
                         clock uncertainty           -0.062     8.747    
    SLICE_X52Y211        FDCE (Recov_EFF_SLICEL_C_CLR)
                                                     -0.093     8.654    system_i/system_management_wiz_0/inst/AXI_SYSMON_CORE_I/temperature_update_inst/temp_out_reg[8]
  -------------------------------------------------------------------
                         required time                          8.654    
                         arrival time                          -6.954    
  -------------------------------------------------------------------
                         slack                                  1.700    

Slack (MET) :             1.807ns  (required time - arrival time)
  Source:                 system_i/system_management_wiz_0/inst/bus2ip_reset_active_high_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            system_i/system_management_wiz_0/inst/AXI_SYSMON_CORE_I/temperature_update_inst/temp_out_reg[1]/CLR
                            (recovery check against rising-edge clock clk_out1_system_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_system_clk_wiz_0_0 rise@5.000ns - clk_out1_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.893ns  (logic 0.339ns (11.718%)  route 2.554ns (88.282%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.348ns = ( 9.348 - 5.000 ) 
    Source Clock Delay      (SCD):    3.953ns
    Clock Pessimism Removal (CPR):    -0.540ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.053ns (routing 0.677ns, distribution 1.376ns)
  Clock Net Delay (Destination): 1.805ns (routing 0.626ns, distribution 1.179ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y81        BUFG_PS                      0.000     0.000 r  system_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.611     1.611    system_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.103     1.508 r  system_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.348     1.856    system_i/clk_wiz_0/inst/clk_out1_system_clk_wiz_0_0
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     1.900 r  system_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=1863, routed)        2.053     3.953    system_i/system_management_wiz_0/inst/s_axi_aclk
    SLICE_X26Y210        FDRE                                         r  system_i/system_management_wiz_0/inst/bus2ip_reset_active_high_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y210        FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.114     4.067 f  system_i/system_management_wiz_0/inst/bus2ip_reset_active_high_reg/Q
                         net (fo=63, routed)          0.680     4.747    system_i/system_management_wiz_0/inst/SOFT_RESET_I/bus2ip_reset_active_high
    SLICE_X43Y208        LUT3 (Prop_A5LUT_SLICEM_I0_O)
                                                      0.225     4.972 f  system_i/system_management_wiz_0/inst/SOFT_RESET_I/inst_sysmon_i_1/O
                         net (fo=117, routed)         1.874     6.846    system_i/system_management_wiz_0/inst/AXI_SYSMON_CORE_I/temperature_update_inst/AR[0]
    SLICE_X52Y210        FDCE                                         f  system_i/system_management_wiz_0/inst/AXI_SYSMON_CORE_I/temperature_update_inst/temp_out_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_clk_wiz_0_0 rise edge)
                                                      5.000     5.000 r  
    BUFG_PS_X0Y81        BUFG_PS                      0.000     5.000 r  system_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.458     6.458    system_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.739     7.197 r  system_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.307     7.504    system_i/clk_wiz_0/inst/clk_out1_system_clk_wiz_0_0
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039     7.543 r  system_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=1863, routed)        1.805     9.348    system_i/system_management_wiz_0/inst/AXI_SYSMON_CORE_I/temperature_update_inst/s_axi_aclk
    SLICE_X52Y210        FDCE                                         r  system_i/system_management_wiz_0/inst/AXI_SYSMON_CORE_I/temperature_update_inst/temp_out_reg[1]/C
                         clock pessimism             -0.540     8.808    
                         clock uncertainty           -0.062     8.746    
    SLICE_X52Y210        FDCE (Recov_EFF_SLICEL_C_CLR)
                                                     -0.093     8.653    system_i/system_management_wiz_0/inst/AXI_SYSMON_CORE_I/temperature_update_inst/temp_out_reg[1]
  -------------------------------------------------------------------
                         required time                          8.653    
                         arrival time                          -6.846    
  -------------------------------------------------------------------
                         slack                                  1.807    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.328ns  (arrival time - required time)
  Source:                 system_i/proc_sys_reset_1/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            system_i/divider_1/inst/counter_reg[0]/CLR
                            (removal check against rising-edge clock clk_out1_system_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_system_clk_wiz_0_0 rise@0.000ns - clk_out1_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.386ns  (logic 0.084ns (21.762%)  route 0.302ns (78.238%))
  Logic Levels:           0  
  Clock Path Skew:        0.076ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.476ns
    Source Clock Delay      (SCD):    2.877ns
    Clock Pessimism Removal (CPR):    -0.477ns
  Clock Net Delay (Source):      1.226ns (routing 0.374ns, distribution 0.852ns)
  Clock Net Delay (Destination): 1.361ns (routing 0.404ns, distribution 0.957ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y81        BUFG_PS                      0.000     0.000 r  system_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           0.883     0.883    system_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.566     1.449 r  system_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.179     1.628    system_i/clk_wiz_0/inst/clk_out1_system_clk_wiz_0_0
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.023     1.651 r  system_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=1863, routed)        1.226     2.877    system_i/proc_sys_reset_1/U0/slowest_sync_clk
    SLICE_X16Y211        FDRE                                         r  system_i/proc_sys_reset_1/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y211        FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.084     2.961 r  system_i/proc_sys_reset_1/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=66, routed)          0.302     3.263    system_i/divider_1/inst/rst
    SLICE_X4Y207         FDCE                                         f  system_i/divider_1/inst/counter_reg[0]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y81        BUFG_PS                      0.000     0.000 r  system_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           0.964     0.964    system_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.079     0.885 r  system_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.204     1.089    system_i/clk_wiz_0/inst/clk_out1_system_clk_wiz_0_0
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.026     1.115 r  system_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=1863, routed)        1.361     2.476    system_i/divider_1/inst/clk_in
    SLICE_X4Y207         FDCE                                         r  system_i/divider_1/inst/counter_reg[0]/C
                         clock pessimism              0.477     2.953    
    SLICE_X4Y207         FDCE (Remov_AFF_SLICEM_C_CLR)
                                                     -0.018     2.935    system_i/divider_1/inst/counter_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.935    
                         arrival time                           3.263    
  -------------------------------------------------------------------
                         slack                                  0.328    

Slack (MET) :             0.328ns  (arrival time - required time)
  Source:                 system_i/proc_sys_reset_1/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            system_i/divider_1/inst/counter_reg[1]/CLR
                            (removal check against rising-edge clock clk_out1_system_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_system_clk_wiz_0_0 rise@0.000ns - clk_out1_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.386ns  (logic 0.084ns (21.762%)  route 0.302ns (78.238%))
  Logic Levels:           0  
  Clock Path Skew:        0.076ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.476ns
    Source Clock Delay      (SCD):    2.877ns
    Clock Pessimism Removal (CPR):    -0.477ns
  Clock Net Delay (Source):      1.226ns (routing 0.374ns, distribution 0.852ns)
  Clock Net Delay (Destination): 1.361ns (routing 0.404ns, distribution 0.957ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y81        BUFG_PS                      0.000     0.000 r  system_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           0.883     0.883    system_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.566     1.449 r  system_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.179     1.628    system_i/clk_wiz_0/inst/clk_out1_system_clk_wiz_0_0
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.023     1.651 r  system_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=1863, routed)        1.226     2.877    system_i/proc_sys_reset_1/U0/slowest_sync_clk
    SLICE_X16Y211        FDRE                                         r  system_i/proc_sys_reset_1/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y211        FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.084     2.961 r  system_i/proc_sys_reset_1/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=66, routed)          0.302     3.263    system_i/divider_1/inst/rst
    SLICE_X4Y207         FDCE                                         f  system_i/divider_1/inst/counter_reg[1]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y81        BUFG_PS                      0.000     0.000 r  system_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           0.964     0.964    system_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.079     0.885 r  system_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.204     1.089    system_i/clk_wiz_0/inst/clk_out1_system_clk_wiz_0_0
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.026     1.115 r  system_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=1863, routed)        1.361     2.476    system_i/divider_1/inst/clk_in
    SLICE_X4Y207         FDCE                                         r  system_i/divider_1/inst/counter_reg[1]/C
                         clock pessimism              0.477     2.953    
    SLICE_X4Y207         FDCE (Remov_BFF_SLICEM_C_CLR)
                                                     -0.018     2.935    system_i/divider_1/inst/counter_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.935    
                         arrival time                           3.263    
  -------------------------------------------------------------------
                         slack                                  0.328    

Slack (MET) :             0.328ns  (arrival time - required time)
  Source:                 system_i/proc_sys_reset_1/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            system_i/divider_1/inst/counter_reg[4]/CLR
                            (removal check against rising-edge clock clk_out1_system_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_system_clk_wiz_0_0 rise@0.000ns - clk_out1_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.385ns  (logic 0.084ns (21.818%)  route 0.301ns (78.182%))
  Logic Levels:           0  
  Clock Path Skew:        0.075ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.475ns
    Source Clock Delay      (SCD):    2.877ns
    Clock Pessimism Removal (CPR):    -0.477ns
  Clock Net Delay (Source):      1.226ns (routing 0.374ns, distribution 0.852ns)
  Clock Net Delay (Destination): 1.360ns (routing 0.404ns, distribution 0.956ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y81        BUFG_PS                      0.000     0.000 r  system_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           0.883     0.883    system_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.566     1.449 r  system_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.179     1.628    system_i/clk_wiz_0/inst/clk_out1_system_clk_wiz_0_0
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.023     1.651 r  system_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=1863, routed)        1.226     2.877    system_i/proc_sys_reset_1/U0/slowest_sync_clk
    SLICE_X16Y211        FDRE                                         r  system_i/proc_sys_reset_1/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y211        FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.084     2.961 r  system_i/proc_sys_reset_1/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=66, routed)          0.301     3.262    system_i/divider_1/inst/rst
    SLICE_X4Y207         FDCE                                         f  system_i/divider_1/inst/counter_reg[4]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y81        BUFG_PS                      0.000     0.000 r  system_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           0.964     0.964    system_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.079     0.885 r  system_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.204     1.089    system_i/clk_wiz_0/inst/clk_out1_system_clk_wiz_0_0
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.026     1.115 r  system_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=1863, routed)        1.360     2.475    system_i/divider_1/inst/clk_in
    SLICE_X4Y207         FDCE                                         r  system_i/divider_1/inst/counter_reg[4]/C
                         clock pessimism              0.477     2.952    
    SLICE_X4Y207         FDCE (Remov_EFF_SLICEM_C_CLR)
                                                     -0.018     2.934    system_i/divider_1/inst/counter_reg[4]
  -------------------------------------------------------------------
                         required time                         -2.934    
                         arrival time                           3.262    
  -------------------------------------------------------------------
                         slack                                  0.328    

Slack (MET) :             0.346ns  (arrival time - required time)
  Source:                 system_i/system_management_wiz_0/inst/AXI_SYSMON_CORE_I/hard_macro_rst_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            system_i/system_management_wiz_0/inst/AXI_SYSMON_CORE_I/temperature_update_inst/timer_cntr_reg[10]/CLR
                            (removal check against rising-edge clock clk_out1_system_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_system_clk_wiz_0_0 rise@0.000ns - clk_out1_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.371ns  (logic 0.106ns (28.571%)  route 0.265ns (71.429%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.043ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.276ns
    Source Clock Delay      (SCD):    2.715ns
    Clock Pessimism Removal (CPR):    -0.482ns
  Clock Net Delay (Source):      1.064ns (routing 0.374ns, distribution 0.690ns)
  Clock Net Delay (Destination): 1.161ns (routing 0.404ns, distribution 0.757ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y81        BUFG_PS                      0.000     0.000 r  system_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           0.883     0.883    system_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.566     1.449 r  system_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.179     1.628    system_i/clk_wiz_0/inst/clk_out1_system_clk_wiz_0_0
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.023     1.651 r  system_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=1863, routed)        1.064     2.715    system_i/system_management_wiz_0/inst/AXI_SYSMON_CORE_I/s_axi_aclk
    SLICE_X43Y207        FDRE                                         r  system_i/system_management_wiz_0/inst/AXI_SYSMON_CORE_I/hard_macro_rst_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y207        FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.082     2.797 f  system_i/system_management_wiz_0/inst/AXI_SYSMON_CORE_I/hard_macro_rst_reg_reg/Q
                         net (fo=2, routed)           0.053     2.850    system_i/system_management_wiz_0/inst/SOFT_RESET_I/hard_macro_rst_reg
    SLICE_X43Y208        LUT3 (Prop_A5LUT_SLICEM_I2_O)
                                                      0.024     2.874 f  system_i/system_management_wiz_0/inst/SOFT_RESET_I/inst_sysmon_i_1/O
                         net (fo=117, routed)         0.212     3.086    system_i/system_management_wiz_0/inst/AXI_SYSMON_CORE_I/temperature_update_inst/AR[0]
    SLICE_X44Y206        FDCE                                         f  system_i/system_management_wiz_0/inst/AXI_SYSMON_CORE_I/temperature_update_inst/timer_cntr_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y81        BUFG_PS                      0.000     0.000 r  system_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           0.964     0.964    system_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.079     0.885 r  system_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.204     1.089    system_i/clk_wiz_0/inst/clk_out1_system_clk_wiz_0_0
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.026     1.115 r  system_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=1863, routed)        1.161     2.276    system_i/system_management_wiz_0/inst/AXI_SYSMON_CORE_I/temperature_update_inst/s_axi_aclk
    SLICE_X44Y206        FDCE                                         r  system_i/system_management_wiz_0/inst/AXI_SYSMON_CORE_I/temperature_update_inst/timer_cntr_reg[10]/C
                         clock pessimism              0.482     2.758    
    SLICE_X44Y206        FDCE (Remov_DFF_SLICEL_C_CLR)
                                                     -0.018     2.740    system_i/system_management_wiz_0/inst/AXI_SYSMON_CORE_I/temperature_update_inst/timer_cntr_reg[10]
  -------------------------------------------------------------------
                         required time                         -2.740    
                         arrival time                           3.086    
  -------------------------------------------------------------------
                         slack                                  0.346    

Slack (MET) :             0.346ns  (arrival time - required time)
  Source:                 system_i/system_management_wiz_0/inst/AXI_SYSMON_CORE_I/hard_macro_rst_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            system_i/system_management_wiz_0/inst/AXI_SYSMON_CORE_I/temperature_update_inst/timer_cntr_reg[11]/CLR
                            (removal check against rising-edge clock clk_out1_system_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_system_clk_wiz_0_0 rise@0.000ns - clk_out1_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.371ns  (logic 0.106ns (28.571%)  route 0.265ns (71.429%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.043ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.276ns
    Source Clock Delay      (SCD):    2.715ns
    Clock Pessimism Removal (CPR):    -0.482ns
  Clock Net Delay (Source):      1.064ns (routing 0.374ns, distribution 0.690ns)
  Clock Net Delay (Destination): 1.161ns (routing 0.404ns, distribution 0.757ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y81        BUFG_PS                      0.000     0.000 r  system_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           0.883     0.883    system_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.566     1.449 r  system_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.179     1.628    system_i/clk_wiz_0/inst/clk_out1_system_clk_wiz_0_0
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.023     1.651 r  system_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=1863, routed)        1.064     2.715    system_i/system_management_wiz_0/inst/AXI_SYSMON_CORE_I/s_axi_aclk
    SLICE_X43Y207        FDRE                                         r  system_i/system_management_wiz_0/inst/AXI_SYSMON_CORE_I/hard_macro_rst_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y207        FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.082     2.797 f  system_i/system_management_wiz_0/inst/AXI_SYSMON_CORE_I/hard_macro_rst_reg_reg/Q
                         net (fo=2, routed)           0.053     2.850    system_i/system_management_wiz_0/inst/SOFT_RESET_I/hard_macro_rst_reg
    SLICE_X43Y208        LUT3 (Prop_A5LUT_SLICEM_I2_O)
                                                      0.024     2.874 f  system_i/system_management_wiz_0/inst/SOFT_RESET_I/inst_sysmon_i_1/O
                         net (fo=117, routed)         0.212     3.086    system_i/system_management_wiz_0/inst/AXI_SYSMON_CORE_I/temperature_update_inst/AR[0]
    SLICE_X44Y206        FDCE                                         f  system_i/system_management_wiz_0/inst/AXI_SYSMON_CORE_I/temperature_update_inst/timer_cntr_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y81        BUFG_PS                      0.000     0.000 r  system_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           0.964     0.964    system_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.079     0.885 r  system_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.204     1.089    system_i/clk_wiz_0/inst/clk_out1_system_clk_wiz_0_0
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.026     1.115 r  system_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=1863, routed)        1.161     2.276    system_i/system_management_wiz_0/inst/AXI_SYSMON_CORE_I/temperature_update_inst/s_axi_aclk
    SLICE_X44Y206        FDCE                                         r  system_i/system_management_wiz_0/inst/AXI_SYSMON_CORE_I/temperature_update_inst/timer_cntr_reg[11]/C
                         clock pessimism              0.482     2.758    
    SLICE_X44Y206        FDCE (Remov_CFF_SLICEL_C_CLR)
                                                     -0.018     2.740    system_i/system_management_wiz_0/inst/AXI_SYSMON_CORE_I/temperature_update_inst/timer_cntr_reg[11]
  -------------------------------------------------------------------
                         required time                         -2.740    
                         arrival time                           3.086    
  -------------------------------------------------------------------
                         slack                                  0.346    

Slack (MET) :             0.346ns  (arrival time - required time)
  Source:                 system_i/system_management_wiz_0/inst/AXI_SYSMON_CORE_I/hard_macro_rst_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            system_i/system_management_wiz_0/inst/AXI_SYSMON_CORE_I/temperature_update_inst/timer_cntr_reg[9]/CLR
                            (removal check against rising-edge clock clk_out1_system_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_system_clk_wiz_0_0 rise@0.000ns - clk_out1_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.371ns  (logic 0.106ns (28.571%)  route 0.265ns (71.429%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.043ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.276ns
    Source Clock Delay      (SCD):    2.715ns
    Clock Pessimism Removal (CPR):    -0.482ns
  Clock Net Delay (Source):      1.064ns (routing 0.374ns, distribution 0.690ns)
  Clock Net Delay (Destination): 1.161ns (routing 0.404ns, distribution 0.757ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y81        BUFG_PS                      0.000     0.000 r  system_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           0.883     0.883    system_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.566     1.449 r  system_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.179     1.628    system_i/clk_wiz_0/inst/clk_out1_system_clk_wiz_0_0
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.023     1.651 r  system_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=1863, routed)        1.064     2.715    system_i/system_management_wiz_0/inst/AXI_SYSMON_CORE_I/s_axi_aclk
    SLICE_X43Y207        FDRE                                         r  system_i/system_management_wiz_0/inst/AXI_SYSMON_CORE_I/hard_macro_rst_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y207        FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.082     2.797 f  system_i/system_management_wiz_0/inst/AXI_SYSMON_CORE_I/hard_macro_rst_reg_reg/Q
                         net (fo=2, routed)           0.053     2.850    system_i/system_management_wiz_0/inst/SOFT_RESET_I/hard_macro_rst_reg
    SLICE_X43Y208        LUT3 (Prop_A5LUT_SLICEM_I2_O)
                                                      0.024     2.874 f  system_i/system_management_wiz_0/inst/SOFT_RESET_I/inst_sysmon_i_1/O
                         net (fo=117, routed)         0.212     3.086    system_i/system_management_wiz_0/inst/AXI_SYSMON_CORE_I/temperature_update_inst/AR[0]
    SLICE_X44Y206        FDCE                                         f  system_i/system_management_wiz_0/inst/AXI_SYSMON_CORE_I/temperature_update_inst/timer_cntr_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y81        BUFG_PS                      0.000     0.000 r  system_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           0.964     0.964    system_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.079     0.885 r  system_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.204     1.089    system_i/clk_wiz_0/inst/clk_out1_system_clk_wiz_0_0
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.026     1.115 r  system_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=1863, routed)        1.161     2.276    system_i/system_management_wiz_0/inst/AXI_SYSMON_CORE_I/temperature_update_inst/s_axi_aclk
    SLICE_X44Y206        FDCE                                         r  system_i/system_management_wiz_0/inst/AXI_SYSMON_CORE_I/temperature_update_inst/timer_cntr_reg[9]/C
                         clock pessimism              0.482     2.758    
    SLICE_X44Y206        FDCE (Remov_BFF_SLICEL_C_CLR)
                                                     -0.018     2.740    system_i/system_management_wiz_0/inst/AXI_SYSMON_CORE_I/temperature_update_inst/timer_cntr_reg[9]
  -------------------------------------------------------------------
                         required time                         -2.740    
                         arrival time                           3.086    
  -------------------------------------------------------------------
                         slack                                  0.346    

Slack (MET) :             0.358ns  (arrival time - required time)
  Source:                 system_i/proc_sys_reset_1/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            system_i/divider_1/inst/counter_reg[7]/CLR
                            (removal check against rising-edge clock clk_out1_system_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_system_clk_wiz_0_0 rise@0.000ns - clk_out1_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.407ns  (logic 0.084ns (20.639%)  route 0.323ns (79.361%))
  Logic Levels:           0  
  Clock Path Skew:        0.067ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.467ns
    Source Clock Delay      (SCD):    2.877ns
    Clock Pessimism Removal (CPR):    -0.477ns
  Clock Net Delay (Source):      1.226ns (routing 0.374ns, distribution 0.852ns)
  Clock Net Delay (Destination): 1.352ns (routing 0.404ns, distribution 0.948ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y81        BUFG_PS                      0.000     0.000 r  system_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           0.883     0.883    system_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.566     1.449 r  system_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.179     1.628    system_i/clk_wiz_0/inst/clk_out1_system_clk_wiz_0_0
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.023     1.651 r  system_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=1863, routed)        1.226     2.877    system_i/proc_sys_reset_1/U0/slowest_sync_clk
    SLICE_X16Y211        FDRE                                         r  system_i/proc_sys_reset_1/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y211        FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.084     2.961 r  system_i/proc_sys_reset_1/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=66, routed)          0.323     3.284    system_i/divider_1/inst/rst
    SLICE_X3Y211         FDCE                                         f  system_i/divider_1/inst/counter_reg[7]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y81        BUFG_PS                      0.000     0.000 r  system_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           0.964     0.964    system_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.079     0.885 r  system_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.204     1.089    system_i/clk_wiz_0/inst/clk_out1_system_clk_wiz_0_0
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.026     1.115 r  system_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=1863, routed)        1.352     2.467    system_i/divider_1/inst/clk_in
    SLICE_X3Y211         FDCE                                         r  system_i/divider_1/inst/counter_reg[7]/C
                         clock pessimism              0.477     2.944    
    SLICE_X3Y211         FDCE (Remov_HFF_SLICEL_C_CLR)
                                                     -0.018     2.926    system_i/divider_1/inst/counter_reg[7]
  -------------------------------------------------------------------
                         required time                         -2.926    
                         arrival time                           3.284    
  -------------------------------------------------------------------
                         slack                                  0.358    

Slack (MET) :             0.362ns  (arrival time - required time)
  Source:                 system_i/proc_sys_reset_1/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            system_i/divider_1/inst/counter_reg[10]/CLR
                            (removal check against rising-edge clock clk_out1_system_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_system_clk_wiz_0_0 rise@0.000ns - clk_out1_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.407ns  (logic 0.084ns (20.639%)  route 0.323ns (79.361%))
  Logic Levels:           0  
  Clock Path Skew:        0.063ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.463ns
    Source Clock Delay      (SCD):    2.877ns
    Clock Pessimism Removal (CPR):    -0.477ns
  Clock Net Delay (Source):      1.226ns (routing 0.374ns, distribution 0.852ns)
  Clock Net Delay (Destination): 1.348ns (routing 0.404ns, distribution 0.944ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y81        BUFG_PS                      0.000     0.000 r  system_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           0.883     0.883    system_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.566     1.449 r  system_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.179     1.628    system_i/clk_wiz_0/inst/clk_out1_system_clk_wiz_0_0
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.023     1.651 r  system_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=1863, routed)        1.226     2.877    system_i/proc_sys_reset_1/U0/slowest_sync_clk
    SLICE_X16Y211        FDRE                                         r  system_i/proc_sys_reset_1/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y211        FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.084     2.961 r  system_i/proc_sys_reset_1/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=66, routed)          0.323     3.284    system_i/divider_1/inst/rst
    SLICE_X3Y211         FDCE                                         f  system_i/divider_1/inst/counter_reg[10]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y81        BUFG_PS                      0.000     0.000 r  system_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           0.964     0.964    system_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.079     0.885 r  system_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.204     1.089    system_i/clk_wiz_0/inst/clk_out1_system_clk_wiz_0_0
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.026     1.115 r  system_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=1863, routed)        1.348     2.463    system_i/divider_1/inst/clk_in
    SLICE_X3Y211         FDCE                                         r  system_i/divider_1/inst/counter_reg[10]/C
                         clock pessimism              0.477     2.940    
    SLICE_X3Y211         FDCE (Remov_DFF2_SLICEL_C_CLR)
                                                     -0.018     2.922    system_i/divider_1/inst/counter_reg[10]
  -------------------------------------------------------------------
                         required time                         -2.922    
                         arrival time                           3.284    
  -------------------------------------------------------------------
                         slack                                  0.362    

Slack (MET) :             0.366ns  (arrival time - required time)
  Source:                 system_i/system_management_wiz_0/inst/AXI_SYSMON_CORE_I/hard_macro_rst_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            system_i/system_management_wiz_0/inst/AXI_SYSMON_CORE_I/temperature_update_inst/timer_cntr_reg[6]/CLR
                            (removal check against rising-edge clock clk_out1_system_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_system_clk_wiz_0_0 rise@0.000ns - clk_out1_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.393ns  (logic 0.106ns (26.972%)  route 0.287ns (73.028%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.045ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.278ns
    Source Clock Delay      (SCD):    2.715ns
    Clock Pessimism Removal (CPR):    -0.482ns
  Clock Net Delay (Source):      1.064ns (routing 0.374ns, distribution 0.690ns)
  Clock Net Delay (Destination): 1.163ns (routing 0.404ns, distribution 0.759ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y81        BUFG_PS                      0.000     0.000 r  system_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           0.883     0.883    system_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.566     1.449 r  system_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.179     1.628    system_i/clk_wiz_0/inst/clk_out1_system_clk_wiz_0_0
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.023     1.651 r  system_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=1863, routed)        1.064     2.715    system_i/system_management_wiz_0/inst/AXI_SYSMON_CORE_I/s_axi_aclk
    SLICE_X43Y207        FDRE                                         r  system_i/system_management_wiz_0/inst/AXI_SYSMON_CORE_I/hard_macro_rst_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y207        FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.082     2.797 f  system_i/system_management_wiz_0/inst/AXI_SYSMON_CORE_I/hard_macro_rst_reg_reg/Q
                         net (fo=2, routed)           0.053     2.850    system_i/system_management_wiz_0/inst/SOFT_RESET_I/hard_macro_rst_reg
    SLICE_X43Y208        LUT3 (Prop_A5LUT_SLICEM_I2_O)
                                                      0.024     2.874 f  system_i/system_management_wiz_0/inst/SOFT_RESET_I/inst_sysmon_i_1/O
                         net (fo=117, routed)         0.234     3.108    system_i/system_management_wiz_0/inst/AXI_SYSMON_CORE_I/temperature_update_inst/AR[0]
    SLICE_X44Y204        FDCE                                         f  system_i/system_management_wiz_0/inst/AXI_SYSMON_CORE_I/temperature_update_inst/timer_cntr_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y81        BUFG_PS                      0.000     0.000 r  system_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           0.964     0.964    system_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.079     0.885 r  system_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.204     1.089    system_i/clk_wiz_0/inst/clk_out1_system_clk_wiz_0_0
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.026     1.115 r  system_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=1863, routed)        1.163     2.278    system_i/system_management_wiz_0/inst/AXI_SYSMON_CORE_I/temperature_update_inst/s_axi_aclk
    SLICE_X44Y204        FDCE                                         r  system_i/system_management_wiz_0/inst/AXI_SYSMON_CORE_I/temperature_update_inst/timer_cntr_reg[6]/C
                         clock pessimism              0.482     2.760    
    SLICE_X44Y204        FDCE (Remov_DFF_SLICEL_C_CLR)
                                                     -0.018     2.742    system_i/system_management_wiz_0/inst/AXI_SYSMON_CORE_I/temperature_update_inst/timer_cntr_reg[6]
  -------------------------------------------------------------------
                         required time                         -2.742    
                         arrival time                           3.108    
  -------------------------------------------------------------------
                         slack                                  0.366    

Slack (MET) :             0.366ns  (arrival time - required time)
  Source:                 system_i/system_management_wiz_0/inst/AXI_SYSMON_CORE_I/hard_macro_rst_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            system_i/system_management_wiz_0/inst/AXI_SYSMON_CORE_I/temperature_update_inst/timer_cntr_reg[7]/CLR
                            (removal check against rising-edge clock clk_out1_system_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_system_clk_wiz_0_0 rise@0.000ns - clk_out1_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.393ns  (logic 0.106ns (26.972%)  route 0.287ns (73.028%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.045ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.278ns
    Source Clock Delay      (SCD):    2.715ns
    Clock Pessimism Removal (CPR):    -0.482ns
  Clock Net Delay (Source):      1.064ns (routing 0.374ns, distribution 0.690ns)
  Clock Net Delay (Destination): 1.163ns (routing 0.404ns, distribution 0.759ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y81        BUFG_PS                      0.000     0.000 r  system_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           0.883     0.883    system_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.566     1.449 r  system_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.179     1.628    system_i/clk_wiz_0/inst/clk_out1_system_clk_wiz_0_0
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.023     1.651 r  system_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=1863, routed)        1.064     2.715    system_i/system_management_wiz_0/inst/AXI_SYSMON_CORE_I/s_axi_aclk
    SLICE_X43Y207        FDRE                                         r  system_i/system_management_wiz_0/inst/AXI_SYSMON_CORE_I/hard_macro_rst_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y207        FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.082     2.797 f  system_i/system_management_wiz_0/inst/AXI_SYSMON_CORE_I/hard_macro_rst_reg_reg/Q
                         net (fo=2, routed)           0.053     2.850    system_i/system_management_wiz_0/inst/SOFT_RESET_I/hard_macro_rst_reg
    SLICE_X43Y208        LUT3 (Prop_A5LUT_SLICEM_I2_O)
                                                      0.024     2.874 f  system_i/system_management_wiz_0/inst/SOFT_RESET_I/inst_sysmon_i_1/O
                         net (fo=117, routed)         0.234     3.108    system_i/system_management_wiz_0/inst/AXI_SYSMON_CORE_I/temperature_update_inst/AR[0]
    SLICE_X44Y204        FDCE                                         f  system_i/system_management_wiz_0/inst/AXI_SYSMON_CORE_I/temperature_update_inst/timer_cntr_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y81        BUFG_PS                      0.000     0.000 r  system_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           0.964     0.964    system_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.079     0.885 r  system_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.204     1.089    system_i/clk_wiz_0/inst/clk_out1_system_clk_wiz_0_0
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.026     1.115 r  system_i/clk_wiz_0/inst/clkout1_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=1863, routed)        1.163     2.278    system_i/system_management_wiz_0/inst/AXI_SYSMON_CORE_I/temperature_update_inst/s_axi_aclk
    SLICE_X44Y204        FDCE                                         r  system_i/system_management_wiz_0/inst/AXI_SYSMON_CORE_I/temperature_update_inst/timer_cntr_reg[7]/C
                         clock pessimism              0.482     2.760    
    SLICE_X44Y204        FDCE (Remov_CFF_SLICEL_C_CLR)
                                                     -0.018     2.742    system_i/system_management_wiz_0/inst/AXI_SYSMON_CORE_I/temperature_update_inst/timer_cntr_reg[7]
  -------------------------------------------------------------------
                         required time                         -2.742    
                         arrival time                           3.108    
  -------------------------------------------------------------------
                         slack                                  0.366    





