SET_FLAG DEBUG FALSE
SET_FLAG MODE INTERACTIVE
SET_FLAG STANDALONE_MODE TRUE
SET_PREFERENCE flowvendor Other
SET_PREFERENCE verilogsim false
SET_PREFERENCE vhdlsim true
SET_PREFERENCE formalverification false
SET_PREFERENCE subworkingdirectory ./tmp/_cg/
SET_PREFERENCE speedgrade -4
SET_PREFERENCE asysymbol true
SET_PREFERENCE addpads false
SET_PREFERENCE implementationfiletype Ngc
SET_PREFERENCE device xc3s200
SET_PREFERENCE projectname fir
SET_PREFERENCE foundationsym false
SET_PREFERENCE devicefamily spartan3
SET_PREFERENCE busformat BusFormatAngleBracketNotRipped
SET_PREFERENCE package ft256
SET_PREFERENCE createndf false
SET_PREFERENCE simulationfiles Behavioral
SET_PREFERENCE outputdirectory ./
SET_PREFERENCE designentry VHDL
SET_PREFERENCE workingdirectory ./tmp/
SET_PREFERENCE removerpms false
SET_SIM_PARAMETER ipbuff_memtype 0
SET_SIM_PARAMETER interp_rate 1
SET_SIM_PARAMETER symmetry 1
SET_SIM_PARAMETER filter_type 0
SET_SIM_PARAMETER num_taps 21
SET_SIM_PARAMETER zero_packing_factor 1
SET_SIM_PARAMETER col_pipe_len 4
SET_SIM_PARAMETER allow_approx 0
SET_SIM_PARAMETER clock_freq 50000000
SET_SIM_PARAMETER num_paths 1
SET_SIM_PARAMETER col_mode 0
SET_SIM_PARAMETER c_mem_init_file fir.mif
SET_SIM_PARAMETER c_latency 18
SET_SIM_PARAMETER num_filts 1
SET_SIM_PARAMETER data_width 8
SET_SIM_PARAMETER chan_sel_width 1
SET_SIM_PARAMETER round_mode 1
SET_SIM_PARAMETER c_has_sclr 0
SET_SIM_PARAMETER output_reg 1
SET_SIM_PARAMETER c_has_ce 0
SET_SIM_PARAMETER data_memtype 0
SET_SIM_PARAMETER filter_arch 1
SET_SIM_PARAMETER sample_freq 20000
SET_SIM_PARAMETER datapath_memtype 0
SET_SIM_PARAMETER odd_symmetry 1
SET_SIM_PARAMETER output_width 8
SET_SIM_PARAMETER neg_symmetry 0
SET_SIM_PARAMETER coef_type 0
SET_SIM_PARAMETER coef_reload 0
SET_SIM_PARAMETER rate_change_type 0
SET_SIM_PARAMETER num_channels 1
SET_SIM_PARAMETER c_optimization 1
SET_SIM_PARAMETER c_has_nd 0
SET_SIM_PARAMETER chan_in_adv 0
SET_SIM_PARAMETER decim_rate 1
SET_SIM_PARAMETER accum_width 29
SET_SIM_PARAMETER col_config 1
SET_SIM_PARAMETER coef_memtype 0
SET_SIM_PARAMETER data_type 0
SET_SIM_PARAMETER sclr_deterministic 0
SET_SIM_PARAMETER coef_width 16
SET_SIM_PARAMETER c_has_data_valid 0
SET_SIM_PARAMETER opbuff_memtype 0
SET_SIM_PARAMETER filter_sel_width 1
SET_PARAMETER component_name fir
SET_PARAMETER allow_rounding_approximation false
SET_PARAMETER data_sign Signed
SET_PARAMETER filter_selection 1
SET_PARAMETER filter_type Single_Rate
SET_PARAMETER coefficient_file no_coe_file_loaded
SET_PARAMETER input_buffer_type Automatic
SET_PARAMETER preference_for_other_storage Automatic
SET_PARAMETER gui_behaviour Coregen
SET_PARAMETER has_nd false
SET_PARAMETER coefficient_sets 1
SET_PARAMETER number_paths 1
SET_PARAMETER sample_frequency 0.02
SET_PARAMETER interpolation_rate 1
SET_PARAMETER quantization Quantize_Only
SET_PARAMETER data_width 8
SET_PARAMETER hardwareoversamplingrate 1
SET_PARAMETER coefficient_width 16
SET_PARAMETER clock_frequency 50
SET_PARAMETER coefficient_sign Signed
SET_PARAMETER coefficientsource Vector
SET_PARAMETER coefficient_buffer_type Automatic
SET_PARAMETER filter_architecture Systolic_Multiply_Accumulate
SET_PARAMETER registered_output true
SET_PARAMETER ratespecification Frequency_Specification
SET_PARAMETER displayreloadorder false
SET_PARAMETER output_width 8
SET_PARAMETER coefficientvector 0.017530813051218952,0.033073719295264412,0.025520943431261593,-0.00534012690167054,-0.041970416231012123,-0.056730902734585011,-0.027448471561291907,0.047894666544036034,0.14648457143113139,0.22980712020092667,0.26235616694944108,0.22980712020092667,0.14648457143113139,0.047894666544036034,-0.027448471561291907,-0.056730902734585011,-0.041970416231012123,-0.00534012690167054,0.025520943431261593,0.033073719295264412,0.017530813051218952
SET_PARAMETER passband_max 0.5
SET_PARAMETER stopband_max 1.0
SET_PARAMETER optimization_goal Area
SET_PARAMETER data_buffer_type Automatic
SET_PARAMETER sampleperiod 1
SET_PARAMETER rate_change_type Integer
SET_PARAMETER coefficient_structure Inferred
SET_PARAMETER columnconfig 1
SET_PARAMETER inter_column_pipe_length 4
SET_PARAMETER number_channels 1
SET_PARAMETER has_data_valid false
SET_PARAMETER chan_in_adv 0
SET_PARAMETER passband_min 0.0
SET_PARAMETER output_buffer_type Automatic
SET_PARAMETER stopband_min 0.5
SET_PARAMETER has_sclr false
SET_PARAMETER data_fractional_bits 0
SET_PARAMETER zero_pack_factor 1
SET_PARAMETER coefficient_fractional_bits 16
SET_PARAMETER multi_column_support Disabled
SET_PARAMETER coefficient_reload false
SET_PARAMETER decimation_rate 1
SET_PARAMETER sclr_deterministic false
SET_PARAMETER has_ce false
SET_PARAMETER bestprecision false
SET_PARAMETER output_rounding_mode Truncate_LSBs
SET_PARAMETER usechan_in_adv false
SET_CORE_CLASS com.xilinx.ip.fir_compiler_v5_0.fir_compiler_v5_0
SET_CORE_PATH /opt/Xilinx/14.7/ISE_DS/ISE/coregen/ip/xilinx/dsp/com/xilinx/ip/fir_compiler_v5_0/
SET_CORE_GUIPATH /opt/Xilinx/14.7/ISE_DS/ISE/coregen/ip/xilinx/dsp/com/xilinx/ip/fir_compiler_v5_0/gui/fir_compiler_v5_0.tcl
SET_CORE_NAME FIR Compiler
SET_CORE_VERSION 5.0
SET_CORE_VLNV xilinx.com:ip:fir_compiler:5.0
SET_CORE_DATASHEET /opt/Xilinx/14.7/ISE_DS/ISE/coregen/ip/xilinx/dsp/com/xilinx/ip/fir_compiler_v5_0/doc/fir_compiler_ds534.pdf
ADD_CORE_DOCUMENT </opt/Xilinx/14.7/ISE_DS/ISE/coregen/ip/xilinx/dsp/com/xilinx/ip/fir_compiler_v5_0/doc/fir_compiler_ds534.pdf><Data Sheet>
ADD_CORE_DOCUMENT </opt/Xilinx/14.7/ISE_DS/ISE/coregen/ip/xilinx/dsp/com/xilinx/ip/fir_compiler_v5_0/doc/fir_compiler_v5_0_vinfo.html><Version Information>
