$date
	Wed Feb 24 22:02:30 2021
$end
$version
	Icarus Verilog
$end
$timescale
	100ps
$end
$scope module testbench $end
$var wire 1 ! q $end
$var wire 1 " nq $end
$var reg 1 # clk $end
$var reg 1 $ d $end
$scope module D_flip_flop $end
$var wire 1 $ d $end
$var wire 1 # e $end
$var wire 1 % w $end
$var wire 1 ! q $end
$var wire 1 " nq $end
$scope module master $end
$var wire 1 $ d $end
$var wire 1 & e $end
$var wire 1 ' r $end
$var wire 1 ( s $end
$var wire 1 % q $end
$var wire 1 ) nq $end
$scope module SR_latch $end
$var wire 1 ) nq $end
$var wire 1 % q $end
$var wire 1 ' r $end
$var wire 1 ( s $end
$upscope $end
$upscope $end
$scope module slave $end
$var wire 1 % d $end
$var wire 1 # e $end
$var wire 1 * r $end
$var wire 1 + s $end
$var wire 1 ! q $end
$var wire 1 " nq $end
$scope module SR_latch $end
$var wire 1 " nq $end
$var wire 1 ! q $end
$var wire 1 * r $end
$var wire 1 + s $end
$upscope $end
$upscope $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0+
0*
1)
0(
1'
1&
0%
0$
0#
x"
x!
$end
#10
1"
0!
0'
1*
0&
1#
#20
1'
0*
1&
0#
#30
0'
1*
0&
1#
1$
#40
1%
0)
1(
0*
1&
0#
#50
1!
0"
0(
1+
0&
1#
#60
1(
0+
1&
0#
#70
1+
0(
0&
1#
0$
#80
1)
0%
1'
0+
1&
0#
#90
1"
0!
0'
1*
0&
1#
#100
1'
0*
1&
0#
#110
0'
1*
0&
1#
#120
1'
0*
1&
0#
#130
0'
1*
0&
1#
1$
#140
1%
0)
1(
0*
1&
0#
#150
1!
0"
0(
1+
0&
1#
#160
1(
0+
1&
0#
#170
0(
1+
0&
1#
#180
1(
0+
1&
0#
#190
0(
1+
0&
1#
#200
1(
0+
1&
0#
#210
1+
0(
0&
1#
0$
#220
1)
0%
1'
0+
1&
0#
#230
1"
0!
0'
1*
0&
1#
#240
1'
0*
1&
0#
#250
0'
1*
0&
1#
#260
1'
0*
1&
0#
#270
0'
1*
0&
1#
#280
1'
0*
1&
0#
#290
0'
1*
0&
1#
#300
1'
0*
1&
0#
#310
0'
1*
0&
1#
