{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1 1479536180333 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 32-bit " "Running Quartus II 32-bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 12.0 Build 178 05/31/2012 SJ Full Version " "Version 12.0 Build 178 05/31/2012 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1 1479536180334 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Nov 19 01:16:20 2016 " "Processing started: Sat Nov 19 01:16:20 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1 1479536180334 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1 1479536180334 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off the_project -c the_project " "Command: quartus_map --read_settings_files=on --write_settings_files=off the_project -c the_project" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1 1479536180334 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "8 8 " "Parallel compilation is enabled and will use 8 of the 8 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "" 0 -1 1479536180628 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab4_register.v 1 1 " "Found 1 design units, including 1 entities, in source file lab4_register.v" { { "Info" "ISGN_ENTITY_NAME" "1 lab4_register " "Found entity 1: lab4_register" {  } { { "lab4_register.v" "" { Text "/acct/sagerje/Downloads/master/611work/quartus_work/lab4_register.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1479536180973 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1479536180973 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab4_fetch.v 1 1 " "Found 1 design units, including 1 entities, in source file lab4_fetch.v" { { "Info" "ISGN_ENTITY_NAME" "1 lab4_fetch " "Found entity 1: lab4_fetch" {  } { { "lab4_fetch.v" "" { Text "/acct/sagerje/Downloads/master/611work/quartus_work/lab4_fetch.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1479536180978 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1479536180978 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab4_cpu.v 1 1 " "Found 1 design units, including 1 entities, in source file lab4_cpu.v" { { "Info" "ISGN_ENTITY_NAME" "1 lab4_cpu " "Found entity 1: lab4_cpu" {  } { { "lab4_cpu.v" "" { Text "/acct/sagerje/Downloads/master/611work/quartus_work/lab4_cpu.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1479536180982 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1479536180982 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab4_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file lab4_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 lab4_controller " "Found entity 1: lab4_controller" {  } { { "lab4_controller.v" "" { Text "/acct/sagerje/Downloads/master/611work/quartus_work/lab4_controller.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1479536180985 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1479536180985 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab4_alu.v 1 1 " "Found 1 design units, including 1 entities, in source file lab4_alu.v" { { "Info" "ISGN_ENTITY_NAME" "1 lab4_alu " "Found entity 1: lab4_alu" {  } { { "lab4_alu.v" "" { Text "/acct/sagerje/Downloads/master/611work/quartus_work/lab4_alu.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1479536180988 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1479536180988 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "lab4_cpu " "Elaborating entity \"lab4_cpu\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1 1479536181249 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "64 32 lab4_cpu.v(86) " "Verilog HDL assignment warning at lab4_cpu.v(86): truncated value with size 64 to match size of target (32)" {  } { { "lab4_cpu.v" "" { Text "/acct/sagerje/Downloads/master/611work/quartus_work/lab4_cpu.v" 86 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1479536181252 "|lab4_cpu"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "d2out lab4_cpu.v(5) " "Output port \"d2out\" at lab4_cpu.v(5) has no driver" {  } { { "lab4_cpu.v" "" { Text "/acct/sagerje/Downloads/master/611work/quartus_work/lab4_cpu.v" 5 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 -1 1479536181253 "|lab4_cpu"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab4_fetch lab4_fetch:ftch " "Elaborating entity \"lab4_fetch\" for hierarchy \"lab4_fetch:ftch\"" {  } { { "lab4_cpu.v" "ftch" { Text "/acct/sagerje/Downloads/master/611work/quartus_work/lab4_cpu.v" 34 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1479536181295 ""}
{ "Warning" "WVRFX_VERI_2111_UNCONVERTED" "20 0 1023 lab4_fetch.v(11) " "Verilog HDL warning at lab4_fetch.v(11): number of words (20) in memory file does not match the number of elements in the address range \[0:1023\]" {  } { { "lab4_fetch.v" "" { Text "/acct/sagerje/Downloads/master/611work/quartus_work/lab4_fetch.v" 11 0 0 } }  } 0 10850 "Verilog HDL warning at %4!s!: number of words (%1!d!) in memory file does not match the number of elements in the address range \[%2!d!:%3!d!\]" 0 0 "" 0 -1 1479536181298 "|lab4_cpu|lab4_fetch:ftch"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 lab4_fetch.v(18) " "Verilog HDL assignment warning at lab4_fetch.v(18): truncated value with size 32 to match size of target (10)" {  } { { "lab4_fetch.v" "" { Text "/acct/sagerje/Downloads/master/611work/quartus_work/lab4_fetch.v" 18 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1479536181298 "|lab4_cpu|lab4_fetch:ftch"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "RAM.data_a 0 lab4_fetch.v(7) " "Net \"RAM.data_a\" at lab4_fetch.v(7) has no driver or initial value, using a default initial value '0'" {  } { { "lab4_fetch.v" "" { Text "/acct/sagerje/Downloads/master/611work/quartus_work/lab4_fetch.v" 7 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "" 0 -1 1479536181298 "|lab4_cpu|lab4_fetch:ftch"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "RAM.waddr_a 0 lab4_fetch.v(7) " "Net \"RAM.waddr_a\" at lab4_fetch.v(7) has no driver or initial value, using a default initial value '0'" {  } { { "lab4_fetch.v" "" { Text "/acct/sagerje/Downloads/master/611work/quartus_work/lab4_fetch.v" 7 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "" 0 -1 1479536181298 "|lab4_cpu|lab4_fetch:ftch"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "RAM.we_a 0 lab4_fetch.v(7) " "Net \"RAM.we_a\" at lab4_fetch.v(7) has no driver or initial value, using a default initial value '0'" {  } { { "lab4_fetch.v" "" { Text "/acct/sagerje/Downloads/master/611work/quartus_work/lab4_fetch.v" 7 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "" 0 -1 1479536181298 "|lab4_cpu|lab4_fetch:ftch"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab4_register lab4_register:rgstr " "Elaborating entity \"lab4_register\" for hierarchy \"lab4_register:rgstr\"" {  } { { "lab4_cpu.v" "rgstr" { Text "/acct/sagerje/Downloads/master/611work/quartus_work/lab4_cpu.v" 43 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1479536181300 ""}
{ "Warning" "WVRFX_VERI_2116_UNCONVERTED" "rgstr lab4_register.v(13) " "Verilog HDL warning at lab4_register.v(13): initial value for variable rgstr should be constant" {  } { { "lab4_register.v" "" { Text "/acct/sagerje/Downloads/master/611work/quartus_work/lab4_register.v" 13 0 0 } }  } 0 10855 "Verilog HDL warning at %2!s!: initial value for variable %1!s! should be constant" 0 0 "" 0 -1 1479536181311 "|lab4_cpu|lab4_register:rgstr"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab4_controller lab4_controller:ctrl " "Elaborating entity \"lab4_controller\" for hierarchy \"lab4_controller:ctrl\"" {  } { { "lab4_cpu.v" "ctrl" { Text "/acct/sagerje/Downloads/master/611work/quartus_work/lab4_cpu.v" 55 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1479536181312 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "alu_op lab4_controller.v(16) " "Verilog HDL Always Construct warning at lab4_controller.v(16): inferring latch(es) for variable \"alu_op\", which holds its previous value in one or more paths through the always construct" {  } { { "lab4_controller.v" "" { Text "/acct/sagerje/Downloads/master/611work/quartus_work/lab4_controller.v" 16 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 -1 1479536181315 "|lab4_cpu|lab4_controller:ctrl"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_op\[0\] lab4_controller.v(26) " "Inferred latch for \"alu_op\[0\]\" at lab4_controller.v(26)" {  } { { "lab4_controller.v" "" { Text "/acct/sagerje/Downloads/master/611work/quartus_work/lab4_controller.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1479536181315 "|lab4_cpu|lab4_controller:ctrl"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_op\[1\] lab4_controller.v(26) " "Inferred latch for \"alu_op\[1\]\" at lab4_controller.v(26)" {  } { { "lab4_controller.v" "" { Text "/acct/sagerje/Downloads/master/611work/quartus_work/lab4_controller.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1479536181315 "|lab4_cpu|lab4_controller:ctrl"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_op\[2\] lab4_controller.v(26) " "Inferred latch for \"alu_op\[2\]\" at lab4_controller.v(26)" {  } { { "lab4_controller.v" "" { Text "/acct/sagerje/Downloads/master/611work/quartus_work/lab4_controller.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1479536181315 "|lab4_cpu|lab4_controller:ctrl"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_op\[3\] lab4_controller.v(26) " "Inferred latch for \"alu_op\[3\]\" at lab4_controller.v(26)" {  } { { "lab4_controller.v" "" { Text "/acct/sagerje/Downloads/master/611work/quartus_work/lab4_controller.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1479536181315 "|lab4_cpu|lab4_controller:ctrl"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab4_alu lab4_alu:alu " "Elaborating entity \"lab4_alu\" for hierarchy \"lab4_alu:alu\"" {  } { { "lab4_cpu.v" "alu" { Text "/acct/sagerje/Downloads/master/611work/quartus_work/lab4_cpu.v" 64 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1479536181316 ""}
{ "Warning" "WVRFX_L2_VERI_CASEXZ_ITEM_EXPRS_OVERLAP" "lab4_alu.v(52) " "Verilog HDL Casex/Casez warning at lab4_alu.v(52): casex/casez item expression overlaps with a previous casex/casez item expression" {  } { { "lab4_alu.v" "" { Text "/acct/sagerje/Downloads/master/611work/quartus_work/lab4_alu.v" 52 0 0 } }  } 0 10935 "Verilog HDL Casex/Casez warning at %1!s!: casex/casez item expression overlaps with a previous casex/casez item expression" 0 0 "" 0 -1 1479536181319 "|lab4_cpu|lab4_alu:alu"}
{ "Info" "IOPT_INFERENCING_SUMMARY" "1 " "Inferred 1 megafunctions from design logic" { { "Info" "IINFER_ALTSYNCRAM_INFERRED" "lab4_fetch:ftch\|RAM_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"lab4_fetch:ftch\|RAM_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE ROM " "Parameter OPERATION_MODE set to ROM" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1 1479536181571 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 32 " "Parameter WIDTH_A set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1 1479536181571 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 10 " "Parameter WIDTHAD_A set to 10" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1 1479536181571 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 1024 " "Parameter NUMWORDS_A set to 1024" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1 1479536181571 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1 1479536181571 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1 1479536181571 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_A NONE " "Parameter OUTDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1 1479536181571 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1 1479536181571 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1 1479536181571 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/the_project.ram0_lab4_fetch_86c718ac.hdl.mif " "Parameter INIT_FILE set to db/the_project.ram0_lab4_fetch_86c718ac.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1 1479536181571 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "" 0 -1 1479536181571 ""}  } {  } 0 19000 "Inferred %1!d! megafunctions from design logic" 0 0 "" 0 -1 1479536181571 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lab4_fetch:ftch\|altsyncram:RAM_rtl_0 " "Elaborated megafunction instantiation \"lab4_fetch:ftch\|altsyncram:RAM_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1 1479536181675 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lab4_fetch:ftch\|altsyncram:RAM_rtl_0 " "Instantiated megafunction \"lab4_fetch:ftch\|altsyncram:RAM_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE ROM " "Parameter \"OPERATION_MODE\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1479536181675 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 32 " "Parameter \"WIDTH_A\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1479536181675 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 10 " "Parameter \"WIDTHAD_A\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1479536181675 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 1024 " "Parameter \"NUMWORDS_A\" = \"1024\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1479536181675 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_A UNREGISTERED " "Parameter \"OUTDATA_REG_A\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1479536181675 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1479536181675 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_A NONE " "Parameter \"OUTDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1479536181675 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1479536181675 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1479536181675 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE db/the_project.ram0_lab4_fetch_86c718ac.hdl.mif " "Parameter \"INIT_FILE\" = \"db/the_project.ram0_lab4_fetch_86c718ac.hdl.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1479536181675 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1 1479536181675 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_um71.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_um71.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_um71 " "Found entity 1: altsyncram_um71" {  } { { "db/altsyncram_um71.tdf" "" { Text "/acct/sagerje/Downloads/master/611work/quartus_work/db/altsyncram_um71.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1479536181732 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1479536181732 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "d2out\[0\] GND " "Pin \"d2out\[0\]\" is stuck at GND" {  } { { "lab4_cpu.v" "" { Text "/acct/sagerje/Downloads/master/611work/quartus_work/lab4_cpu.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1479536181977 "|lab4_cpu|d2out[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "d2out\[1\] GND " "Pin \"d2out\[1\]\" is stuck at GND" {  } { { "lab4_cpu.v" "" { Text "/acct/sagerje/Downloads/master/611work/quartus_work/lab4_cpu.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1479536181977 "|lab4_cpu|d2out[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "d2out\[2\] GND " "Pin \"d2out\[2\]\" is stuck at GND" {  } { { "lab4_cpu.v" "" { Text "/acct/sagerje/Downloads/master/611work/quartus_work/lab4_cpu.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1479536181977 "|lab4_cpu|d2out[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "d2out\[3\] GND " "Pin \"d2out\[3\]\" is stuck at GND" {  } { { "lab4_cpu.v" "" { Text "/acct/sagerje/Downloads/master/611work/quartus_work/lab4_cpu.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1479536181977 "|lab4_cpu|d2out[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "d2out\[4\] GND " "Pin \"d2out\[4\]\" is stuck at GND" {  } { { "lab4_cpu.v" "" { Text "/acct/sagerje/Downloads/master/611work/quartus_work/lab4_cpu.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1479536181977 "|lab4_cpu|d2out[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "d2out\[5\] GND " "Pin \"d2out\[5\]\" is stuck at GND" {  } { { "lab4_cpu.v" "" { Text "/acct/sagerje/Downloads/master/611work/quartus_work/lab4_cpu.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1479536181977 "|lab4_cpu|d2out[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "d2out\[6\] GND " "Pin \"d2out\[6\]\" is stuck at GND" {  } { { "lab4_cpu.v" "" { Text "/acct/sagerje/Downloads/master/611work/quartus_work/lab4_cpu.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1479536181977 "|lab4_cpu|d2out[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "d2out\[7\] GND " "Pin \"d2out\[7\]\" is stuck at GND" {  } { { "lab4_cpu.v" "" { Text "/acct/sagerje/Downloads/master/611work/quartus_work/lab4_cpu.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1479536181977 "|lab4_cpu|d2out[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "d2out\[8\] GND " "Pin \"d2out\[8\]\" is stuck at GND" {  } { { "lab4_cpu.v" "" { Text "/acct/sagerje/Downloads/master/611work/quartus_work/lab4_cpu.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1479536181977 "|lab4_cpu|d2out[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "d2out\[9\] GND " "Pin \"d2out\[9\]\" is stuck at GND" {  } { { "lab4_cpu.v" "" { Text "/acct/sagerje/Downloads/master/611work/quartus_work/lab4_cpu.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1479536181977 "|lab4_cpu|d2out[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "d2out\[10\] GND " "Pin \"d2out\[10\]\" is stuck at GND" {  } { { "lab4_cpu.v" "" { Text "/acct/sagerje/Downloads/master/611work/quartus_work/lab4_cpu.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1479536181977 "|lab4_cpu|d2out[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "d2out\[11\] GND " "Pin \"d2out\[11\]\" is stuck at GND" {  } { { "lab4_cpu.v" "" { Text "/acct/sagerje/Downloads/master/611work/quartus_work/lab4_cpu.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1479536181977 "|lab4_cpu|d2out[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "d2out\[12\] GND " "Pin \"d2out\[12\]\" is stuck at GND" {  } { { "lab4_cpu.v" "" { Text "/acct/sagerje/Downloads/master/611work/quartus_work/lab4_cpu.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1479536181977 "|lab4_cpu|d2out[12]"} { "Warning" "WMLS_MLS_STUCK_PIN" "d2out\[13\] GND " "Pin \"d2out\[13\]\" is stuck at GND" {  } { { "lab4_cpu.v" "" { Text "/acct/sagerje/Downloads/master/611work/quartus_work/lab4_cpu.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1479536181977 "|lab4_cpu|d2out[13]"} { "Warning" "WMLS_MLS_STUCK_PIN" "d2out\[14\] GND " "Pin \"d2out\[14\]\" is stuck at GND" {  } { { "lab4_cpu.v" "" { Text "/acct/sagerje/Downloads/master/611work/quartus_work/lab4_cpu.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1479536181977 "|lab4_cpu|d2out[14]"} { "Warning" "WMLS_MLS_STUCK_PIN" "d2out\[15\] GND " "Pin \"d2out\[15\]\" is stuck at GND" {  } { { "lab4_cpu.v" "" { Text "/acct/sagerje/Downloads/master/611work/quartus_work/lab4_cpu.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1479536181977 "|lab4_cpu|d2out[15]"} { "Warning" "WMLS_MLS_STUCK_PIN" "d2out\[16\] GND " "Pin \"d2out\[16\]\" is stuck at GND" {  } { { "lab4_cpu.v" "" { Text "/acct/sagerje/Downloads/master/611work/quartus_work/lab4_cpu.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1479536181977 "|lab4_cpu|d2out[16]"} { "Warning" "WMLS_MLS_STUCK_PIN" "d2out\[17\] GND " "Pin \"d2out\[17\]\" is stuck at GND" {  } { { "lab4_cpu.v" "" { Text "/acct/sagerje/Downloads/master/611work/quartus_work/lab4_cpu.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1479536181977 "|lab4_cpu|d2out[17]"} { "Warning" "WMLS_MLS_STUCK_PIN" "d2out\[18\] GND " "Pin \"d2out\[18\]\" is stuck at GND" {  } { { "lab4_cpu.v" "" { Text "/acct/sagerje/Downloads/master/611work/quartus_work/lab4_cpu.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1479536181977 "|lab4_cpu|d2out[18]"} { "Warning" "WMLS_MLS_STUCK_PIN" "d2out\[19\] GND " "Pin \"d2out\[19\]\" is stuck at GND" {  } { { "lab4_cpu.v" "" { Text "/acct/sagerje/Downloads/master/611work/quartus_work/lab4_cpu.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1479536181977 "|lab4_cpu|d2out[19]"} { "Warning" "WMLS_MLS_STUCK_PIN" "d2out\[20\] GND " "Pin \"d2out\[20\]\" is stuck at GND" {  } { { "lab4_cpu.v" "" { Text "/acct/sagerje/Downloads/master/611work/quartus_work/lab4_cpu.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1479536181977 "|lab4_cpu|d2out[20]"} { "Warning" "WMLS_MLS_STUCK_PIN" "d2out\[21\] GND " "Pin \"d2out\[21\]\" is stuck at GND" {  } { { "lab4_cpu.v" "" { Text "/acct/sagerje/Downloads/master/611work/quartus_work/lab4_cpu.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1479536181977 "|lab4_cpu|d2out[21]"} { "Warning" "WMLS_MLS_STUCK_PIN" "d2out\[22\] GND " "Pin \"d2out\[22\]\" is stuck at GND" {  } { { "lab4_cpu.v" "" { Text "/acct/sagerje/Downloads/master/611work/quartus_work/lab4_cpu.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1479536181977 "|lab4_cpu|d2out[22]"} { "Warning" "WMLS_MLS_STUCK_PIN" "d2out\[23\] GND " "Pin \"d2out\[23\]\" is stuck at GND" {  } { { "lab4_cpu.v" "" { Text "/acct/sagerje/Downloads/master/611work/quartus_work/lab4_cpu.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1479536181977 "|lab4_cpu|d2out[23]"} { "Warning" "WMLS_MLS_STUCK_PIN" "d2out\[24\] GND " "Pin \"d2out\[24\]\" is stuck at GND" {  } { { "lab4_cpu.v" "" { Text "/acct/sagerje/Downloads/master/611work/quartus_work/lab4_cpu.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1479536181977 "|lab4_cpu|d2out[24]"} { "Warning" "WMLS_MLS_STUCK_PIN" "d2out\[25\] GND " "Pin \"d2out\[25\]\" is stuck at GND" {  } { { "lab4_cpu.v" "" { Text "/acct/sagerje/Downloads/master/611work/quartus_work/lab4_cpu.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1479536181977 "|lab4_cpu|d2out[25]"} { "Warning" "WMLS_MLS_STUCK_PIN" "d2out\[26\] GND " "Pin \"d2out\[26\]\" is stuck at GND" {  } { { "lab4_cpu.v" "" { Text "/acct/sagerje/Downloads/master/611work/quartus_work/lab4_cpu.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1479536181977 "|lab4_cpu|d2out[26]"} { "Warning" "WMLS_MLS_STUCK_PIN" "d2out\[27\] GND " "Pin \"d2out\[27\]\" is stuck at GND" {  } { { "lab4_cpu.v" "" { Text "/acct/sagerje/Downloads/master/611work/quartus_work/lab4_cpu.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1479536181977 "|lab4_cpu|d2out[27]"} { "Warning" "WMLS_MLS_STUCK_PIN" "d2out\[28\] GND " "Pin \"d2out\[28\]\" is stuck at GND" {  } { { "lab4_cpu.v" "" { Text "/acct/sagerje/Downloads/master/611work/quartus_work/lab4_cpu.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1479536181977 "|lab4_cpu|d2out[28]"} { "Warning" "WMLS_MLS_STUCK_PIN" "d2out\[29\] GND " "Pin \"d2out\[29\]\" is stuck at GND" {  } { { "lab4_cpu.v" "" { Text "/acct/sagerje/Downloads/master/611work/quartus_work/lab4_cpu.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1479536181977 "|lab4_cpu|d2out[29]"} { "Warning" "WMLS_MLS_STUCK_PIN" "d2out\[30\] GND " "Pin \"d2out\[30\]\" is stuck at GND" {  } { { "lab4_cpu.v" "" { Text "/acct/sagerje/Downloads/master/611work/quartus_work/lab4_cpu.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1479536181977 "|lab4_cpu|d2out[30]"} { "Warning" "WMLS_MLS_STUCK_PIN" "d2out\[31\] GND " "Pin \"d2out\[31\]\" is stuck at GND" {  } { { "lab4_cpu.v" "" { Text "/acct/sagerje/Downloads/master/611work/quartus_work/lab4_cpu.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1479536181977 "|lab4_cpu|d2out[31]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "" 0 -1 1479536181977 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "" 0 -1 1479536182046 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "" 0 -1 1479536182313 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "" 0 -1 1479536182313 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "128 " "Implemented 128 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "2 " "Implemented 2 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "" 0 -1 1479536182365 ""} { "Info" "ICUT_CUT_TM_OPINS" "64 " "Implemented 64 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "" 0 -1 1479536182365 ""} { "Info" "ICUT_CUT_TM_LCELLS" "30 " "Implemented 30 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "" 0 -1 1479536182365 ""} { "Info" "ICUT_CUT_TM_RAMS" "32 " "Implemented 32 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "" 0 -1 1479536182365 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 -1 1479536182365 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 43 s Quartus II 32-bit " "Quartus II 32-bit Analysis & Synthesis was successful. 0 errors, 43 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "379 " "Peak virtual memory: 379 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1 1479536182382 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Nov 19 01:16:22 2016 " "Processing ended: Sat Nov 19 01:16:22 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1 1479536182382 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1 1479536182382 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1 1479536182382 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1 1479536182382 ""}
