A. Agarwal , J. Hennessy , M. Horowitz, An analytical cache model, ACM Transactions on Computer Systems (TOCS), v.7 n.2, p.184-215, May 1989[doi>10.1145/63404.63407]
Kanak Agarwal , Sani Nassif, Statistical analysis of SRAM cell stability, Proceedings of the 43rd annual Design Automation Conference, July 24-28, 2006, San Francisco, CA, USA[doi>10.1145/1146909.1146928]
Amin Ansari , Shantanu Gupta , Shuguang Feng , Scott Mahlke, ZerehCache: armoring cache architectures in high defect density technologies, Proceedings of the 42nd Annual IEEE/ACM International Symposium on Microarchitecture, December 12-16, 2009, New York, New York[doi>10.1145/1669112.1669127]
Christian Bienia , Sanjeev Kumar , Jaswinder Pal Singh , Kai Li, The PARSEC benchmark suite: characterization and architectural implications, Proceedings of the 17th international conference on Parallel architectures and compilation techniques, October 25-29, 2008, Toronto, Ontario, Canada[doi>10.1145/1454115.1454128]
Shekhar Borkar, Design Challenges of Technology Scaling, IEEE Micro, v.19 n.4, p.23-29, July 1999[doi>10.1109/40.782564]
Shekhar Borkar , Tanay Karnik , Siva Narendra , Jim Tschanz , Ali Keshavarzi , Vivek De, Parameter variations and impact on circuits and microarchitecture, Proceedings of the 40th annual Design Automation Conference, June 02-06, 2003, Anaheim, CA, USA[doi>10.1145/775832.775920]
Keith A. Bowman , Alaa R. Alameldeen , Srikanth T. Srinivasan , Chris B. Wilkerson, Impact of die-to-die and within-die parameter variations on the throughput distribution of multi-core processors, Proceedings of the 2007 international symposium on Low power electronics and design, August 27-29, 2007, Portland, OR, USA[doi>10.1145/1283780.1283792]
Bowman, K. A., Duvall, S. G., and Meindl, J. D. 2002. Impact of die-to-die and within-die parameter fluctuations on the maximum clock frequency distribution for gigascale integration. IEEE J. Solid-State Circuits 37, 2, 183--190.
Keith Bowman , James Tschanz , Chris Wilkerson , Shih-Lien Lu , Tanay Karnik , Vivek De , Shekhar Borkar, Circuit techniques for dynamic variation tolerance, Proceedings of the 46th Annual Design Automation Conference, July 26-31, 2009, San Francisco, California[doi>10.1145/1629911.1629915]
Lerong Cheng , P. Gupta , C. J. Spanos , Kun Qian , Lei He, Physically Justifiable Die-Level Modeling of Spatial Variation in View of Systematic Across Wafer Variability, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, v.30 n.3, p.388-401, March 2011[doi>10.1109/TCAD.2010.2089568]
D. J. Frank, Power-constrained CMOS scaling limits, IBM Journal of Research and Development, v.46 n.2-3, p.235-244, March 2002[doi>10.1147/rd.462.0235]
John L. Henning, SPEC CPU2006 benchmark descriptions, ACM SIGARCH Computer Architecture News, v.34 n.4, p.1-17, September 2006[doi>10.1145/1186736.1186737]
M. D. Hill , A. J. Smith, Evaluating Associativity in CPU Caches, IEEE Transactions on Computers, v.38 n.12, p.1612-1630, December 1989[doi>10.1109/12.40842]
T. Ishihara , F. Fallah, A cache-defect-aware code placement algorithm for improving the performance of processors, Proceedings of the 2005 IEEE/ACM International conference on Computer-aided design, p.995-1001, November 06-10, 2005, San Jose, CA
Kim, T.-H., Liu, J., Keane, J., and Kim, C. H. 2008. A 0.2 V, 480 kb subthreshold SRAM with 1 k cells per bitline for ultra-low-voltage computing. IEEE J. Solid-State Circuits 43, 2, 518--529.
Cheng-Kok Koh , Weng-Fai Wong , Yiran Chen , Hai Li, Tolerating process variations in large, set-associative caches: The buddy cache, ACM Transactions on Architecture and Code Optimization (TACO), v.6 n.2, p.1-34, June 2009[doi>10.1145/1543753.1543757]
Israel Koren , Zahava Koren , Charles H. Stapper, A Unified Negative-Binomial Distribution for Yield Analysis of Defect-Tolerant Circuits, IEEE Transactions on Computers, v.42 n.6, p.724-734, June 1993[doi>10.1109/12.277291]
Ladas, N., Sazeides, Y., and Desmet, V. 2010. Performance-effective operation below Vcc-min. In Proceedings of the IEEE International Symposium on Performance Analysis of Systems Software. 223--234.
H. Q. Le , W. J. Starke , J. S. Fields , F. P. O'Connell , D. Q. Nguyen , B. J. Ronchetti , W. M. Sauer , E. M. Schwarz , M. T. Vaden, IBM POWER6 microarchitecture, IBM Journal of Research and Development, v.51 n.6, p.639-662, November 2007[doi>10.1147/rd.516.0639]
Lee, H., Cho, S., and Childers, B. R. 2007a. Exploring the interplay of yield, area, and performance in processor caches. In Proceedings of the 25th International Conference on Computer Design. 216--223.
Hyunjin Lee , Sangyeun Cho , Bruce R. Childers, Performance of Graceful Degradation for Cache Faults, Proceedings of the IEEE Computer Society Annual Symposium on VLSI, p.409-415, March 09-11, 2007[doi>10.1109/ISVLSI.2007.81]
Hyunjin Lee , Sangyeun Cho , Bruce R. Childers, DEFCAM: A design and evaluation framework for defect-tolerant cache memories, ACM Transactions on Architecture and Code Optimization (TACO), v.8 n.3, p.1-29, October 2011[doi>10.1145/2019608.2019616]
Peter S. Magnusson , Magnus Christensson , Jesper Eskilson , Daniel Forsgren , Gustav Hållberg , Johan Högberg , Fredrik Larsson , Andreas Moestedt , Bengt Werner, Simics: A Full System Simulation Platform, Computer, v.35 n.2, p.50-58, February 2002[doi>10.1109/2.982916]
Milo M. K. Martin , Daniel J. Sorin , Bradford M. Beckmann , Michael R. Marty , Min Xu , Alaa R. Alameldeen , Kevin E. Moore , Mark D. Hill , David A. Wood, Multifacet's general execution-driven multiprocessor simulator (GEMS) toolset, ACM SIGARCH Computer Architecture News, v.33 n.4, November 2005[doi>10.1145/1105734.1105747]
McNairy, C. and Mayfield, J. 2005. Montecito error protection and mitigation. In Proceedings of the 1st Workshop on High Performance Computing Reliability Issues, in Conjunction with HPCA'05.
Sani R. Nassif , Nikil Mehta , Yu Cao, A resilience roadmap:(invited paper), Proceedings of the Conference on Design, Automation and Test in Europe, March 08-12, 2010, Dresden, Germany
David A. Patterson , Phil Garrison , Mark Hill , Dimitris Lioupis , Chris Nyberg , Tim Sippel , Korbin Van Dyke, Architecture of a VLSI instruction cache for a RISC, Proceedings of the 10th annual international symposium on Computer architecture, p.108-116, June 13-17, 1983, Stockholm, Sweden[doi>10.1145/800046.801645]
A. F. Pour , M. D. Hill, Performance Implications of Tolerating Cache Faults, IEEE Transactions on Computers, v.42 n.3, p.257-267, March 1993[doi>10.1109/12.210168]
David Roberts , Nam Sung Kim , Trevor Mudge, On-Chip Cache Device Scaling Limits and Effective Fault Repair Techniques in Future Nanoscale Technology, Proceedings of the 10th Euromicro Conference on Digital System Design Architectures, Methods and Tools, p.570-578, August 29-31, 2007[doi>10.1109/DSD.2007.83]
D. Sanchez , Y. Sazeides , J. L. Aragon , J. M. Garcia, An analytical model for the calculation of the Expected Miss Ratio in faulty caches, Proceedings of the 2011 IEEE 17th International On-Line Testing Symposium, p.252-257, July 13-15, 2011[doi>10.1109/IOLTS.2011.5994538]
Philip P. Shirvani , Edward J. McCluskey, PADded Cache: A New Fault-Tolerance Technique for Cache Memories, Proceedings of the 1999 17TH IEEE VLSI Test Symposium, p.440, April 26-30, 1999
G. S. Sohi, Cache Memory Organization to Enhance the Yield of High Performance VLSI Processors, IEEE Transactions on Computers, v.38 n.4, p.484-492, April 1989[doi>10.1109/12.21141]
Fengguang Song , Shirley Moore , Jack Dongarra, L2 Cache Modeling for Scientific Applications on Chip Multi-Processors, Proceedings of the 2007 International Conference on Parallel Processing, p.51, September 10-14, 2007[doi>10.1109/ICPP.2007.52]
Stapper, C. H., Armstrong, F. M., and Saji, K. 1983. Integrated circuit yield statistics. Proc. IEEE 71, 4, 453--470.
Y. Taur, CMOS design near the limit of scaling, IBM Journal of Research and Development, v.46 n.2-3, p.213-222, March 2002[doi>10.1147/rd.462.0213]
Osman S. Unsal , James W. Tschanz , Keith Bowman , Vivek De , Xavier Vera , Antonio Gonzalez , Oguz Ergin, Impact of Parameter Variations on Circuits and Microarchitecture, IEEE Micro, v.26 n.6, p.30-39, November 2006[doi>10.1109/MM.2006.122]
Verma, N. and Chandrakasan, A. P. 2008. A 256 kb 65 nm 8T subthreshold SRAM employing sense-amplifier redundancy. IEEE J. Solid-State Circuits 43, 1, 141--149.
Chris Wilkerson , Hongliang Gao , Alaa R. Alameldeen , Zeshan Chishti , Muhammad Khellah , Shih-Lien Lu, Trading off Cache Capacity for Reliability to Enable Low Voltage Operation, Proceedings of the 35th Annual International Symposium on Computer Architecture, p.203-214, June 21-25, 2008[doi>10.1109/ISCA.2008.22]
Steven Cameron Woo , Moriyoshi Ohara , Evan Torrie , Jaswinder Pal Singh , Anoop Gupta, The SPLASH-2 programs: characterization and methodological considerations, Proceedings of the 22nd annual international symposium on Computer architecture, p.24-36, June 22-24, 1995, S. Margherita Ligure, Italy[doi>10.1145/223982.223990]
Yamaoka, M., Osada, K., Tsuchiya, R., Horiuchi, M., Kimura, S., and Kawahara, T. 2004. Low power SRAM menu for SOC application using Yin-Yang-feedback memory cell technology. In Proceedings of the Symposium on VLSI Circuits. 288--291.
S. B. Yao, Approximating block accesses in database organizations, Communications of the ACM, v.20 n.4, p.260-261, April 1977[doi>10.1145/359461.359475]
Zhang, K., Bhattacharya, U., Chen, Z., Hamzaoglu, F., Murray, D., Vallepalli, N., Wang, Y., Zheng, B., and Bohr, M. 2004. SRAM design on 65nm CMOS technology with integrated leakage reduction scheme. In Proceedings of the Symposium on VLSI Circuits. 294--295.
