## A VHDL implementation of a 5-stage Pipelined Processor
## Mnemonics included in docs
## An Assembler is also included
