TRACE::2024-03-19.15:30:38::SCWPlatform::Trying to open the hw design at /home/daniel/Masterthesis/Petalinux/tses/hw/ModuleTop.xsa
TRACE::2024-03-19.15:30:38::SCWPlatform::DSA given /home/daniel/Masterthesis/Petalinux/tses/hw/ModuleTop.xsa
TRACE::2024-03-19.15:30:38::SCWPlatform::DSA absoulate path /home/daniel/Masterthesis/Petalinux/tses/hw/ModuleTop.xsa
TRACE::2024-03-19.15:30:38::SCWPlatform::DSA directory /home/daniel/Masterthesis/Petalinux/tses/hw
TRACE::2024-03-19.15:30:38::SCWPlatform:: Platform Path /home/daniel/Masterthesis/Petalinux/tses/hw/ModuleTop.xsa
TRACE::2024-03-19.15:30:38::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2024-03-19.15:30:38::SCWPlatform::Do not have an existing db opened. 
TRACE::2024-03-19.15:30:40::SCWPlatform::Opened new HwDB with name ModuleTop_0
TRACE::2024-03-19.15:30:40::SCWWriter::formatted JSON is {
	"platformName":	"tses",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"tses",
	"platHandOff":	"/home/daniel/Masterthesis/GB_MASTER_UNIT/ModuleTop.xsa",
	"platIntHandOff":	"<platformDir>/hw/ModuleTop.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	""
}
TRACE::2024-03-19.15:30:40::SCWWriter::formatted JSON is {
	"platformName":	"tses",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"tses",
	"platHandOff":	"/home/daniel/Masterthesis/GB_MASTER_UNIT/ModuleTop.xsa",
	"platIntHandOff":	"<platformDir>/hw/ModuleTop.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"tses",
	"systems":	[{
			"systemName":	"tses",
			"systemDesc":	"tses",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"tses"
		}]
}
TRACE::2024-03-19.15:30:40::SCWPlatform::Boot application domains not present, creating them
TRACE::2024-03-19.15:30:40::SCWDomain::checking for install qemu data   : 
TRACE::2024-03-19.15:30:40::SCWDomain:: Using the QEMU Data from install at  : /tools/Xilinx/Vitis/2023.1/data/emulation/platforms/zynq/sw/a9_standalone/qemu/
TRACE::2024-03-19.15:30:40::SCWDomain:: Using the QEMU args  from install at  : /tools/Xilinx/Vitis/2023.1/data/emulation/platforms/zynq/sw/a9_standalone/qemu/qemu_args.txt
TRACE::2024-03-19.15:30:40::SCWPlatform::Trying to open the hw design at /home/daniel/Masterthesis/Petalinux/tses/hw/ModuleTop.xsa
TRACE::2024-03-19.15:30:40::SCWPlatform::DSA given /home/daniel/Masterthesis/Petalinux/tses/hw/ModuleTop.xsa
TRACE::2024-03-19.15:30:40::SCWPlatform::DSA absoulate path /home/daniel/Masterthesis/Petalinux/tses/hw/ModuleTop.xsa
TRACE::2024-03-19.15:30:40::SCWPlatform::DSA directory /home/daniel/Masterthesis/Petalinux/tses/hw
TRACE::2024-03-19.15:30:40::SCWPlatform:: Platform Path /home/daniel/Masterthesis/Petalinux/tses/hw/ModuleTop.xsa
TRACE::2024-03-19.15:30:40::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2024-03-19.15:30:40::SCWPlatform::Trying to set the existing hwdb with name ModuleTop_0
TRACE::2024-03-19.15:30:40::SCWPlatform::Opened existing hwdb ModuleTop_0
TRACE::2024-03-19.15:30:40::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-03-19.15:30:40::SCWPlatform::Trying to open the hw design at /home/daniel/Masterthesis/Petalinux/tses/hw/ModuleTop.xsa
TRACE::2024-03-19.15:30:40::SCWPlatform::DSA given /home/daniel/Masterthesis/Petalinux/tses/hw/ModuleTop.xsa
TRACE::2024-03-19.15:30:40::SCWPlatform::DSA absoulate path /home/daniel/Masterthesis/Petalinux/tses/hw/ModuleTop.xsa
TRACE::2024-03-19.15:30:40::SCWPlatform::DSA directory /home/daniel/Masterthesis/Petalinux/tses/hw
TRACE::2024-03-19.15:30:40::SCWPlatform:: Platform Path /home/daniel/Masterthesis/Petalinux/tses/hw/ModuleTop.xsa
TRACE::2024-03-19.15:30:40::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2024-03-19.15:30:40::SCWPlatform::Trying to set the existing hwdb with name ModuleTop_0
TRACE::2024-03-19.15:30:40::SCWPlatform::Opened existing hwdb ModuleTop_0
TRACE::2024-03-19.15:30:40::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-03-19.15:30:40::SCWPlatform::Trying to open the hw design at /home/daniel/Masterthesis/Petalinux/tses/hw/ModuleTop.xsa
TRACE::2024-03-19.15:30:40::SCWPlatform::DSA given /home/daniel/Masterthesis/Petalinux/tses/hw/ModuleTop.xsa
TRACE::2024-03-19.15:30:40::SCWPlatform::DSA absoulate path /home/daniel/Masterthesis/Petalinux/tses/hw/ModuleTop.xsa
TRACE::2024-03-19.15:30:40::SCWPlatform::DSA directory /home/daniel/Masterthesis/Petalinux/tses/hw
TRACE::2024-03-19.15:30:40::SCWPlatform:: Platform Path /home/daniel/Masterthesis/Petalinux/tses/hw/ModuleTop.xsa
TRACE::2024-03-19.15:30:40::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2024-03-19.15:30:40::SCWPlatform::Trying to set the existing hwdb with name ModuleTop_0
TRACE::2024-03-19.15:30:40::SCWPlatform::Opened existing hwdb ModuleTop_0
TRACE::2024-03-19.15:30:40::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-03-19.15:30:40::SCWPlatform::Boot application domain added for zynq_fsbl
TRACE::2024-03-19.15:30:40::SCWPlatform::Generating the sources  .
TRACE::2024-03-19.15:30:40::SCWBDomain::Generating boot domain sources.
TRACE::2024-03-19.15:30:40::SCWBDomain:: Generating the zynq_fsbl Application.
TRACE::2024-03-19.15:30:40::SCWPlatform::Trying to open the hw design at /home/daniel/Masterthesis/Petalinux/tses/hw/ModuleTop.xsa
TRACE::2024-03-19.15:30:40::SCWPlatform::DSA given /home/daniel/Masterthesis/Petalinux/tses/hw/ModuleTop.xsa
TRACE::2024-03-19.15:30:40::SCWPlatform::DSA absoulate path /home/daniel/Masterthesis/Petalinux/tses/hw/ModuleTop.xsa
TRACE::2024-03-19.15:30:40::SCWPlatform::DSA directory /home/daniel/Masterthesis/Petalinux/tses/hw
TRACE::2024-03-19.15:30:40::SCWPlatform:: Platform Path /home/daniel/Masterthesis/Petalinux/tses/hw/ModuleTop.xsa
TRACE::2024-03-19.15:30:40::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2024-03-19.15:30:40::SCWPlatform::Trying to set the existing hwdb with name ModuleTop_0
TRACE::2024-03-19.15:30:40::SCWPlatform::Opened existing hwdb ModuleTop_0
TRACE::2024-03-19.15:30:40::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-03-19.15:30:40::SCWMssOS::Checking the sw design at  /home/daniel/Masterthesis/Petalinux/tses/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-03-19.15:30:40::SCWMssOS::DEBUG:  swdes dump  
TRACE::2024-03-19.15:30:40::SCWMssOS::No sw design opened at  /home/daniel/Masterthesis/Petalinux/tses/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-03-19.15:30:40::SCWMssOS::mss does not exists at /home/daniel/Masterthesis/Petalinux/tses/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-03-19.15:30:40::SCWMssOS::Creating sw design at  /home/daniel/Masterthesis/Petalinux/tses/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-03-19.15:30:40::SCWMssOS::Adding the swdes entry, created swdb /home/daniel/Masterthesis/Petalinux/tses/zynq_fsbl/zynq_fsbl_bsp/system.mss with des name /home/daniel/Masterthesis/Petalinux/tses/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-03-19.15:30:40::SCWMssOS::updating the scw layer changes to swdes at   /home/daniel/Masterthesis/Petalinux/tses/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-03-19.15:30:40::SCWMssOS::Writing mss at /home/daniel/Masterthesis/Petalinux/tses/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-03-19.15:30:40::SCWMssOS::Completed writing the mss file at /home/daniel/Masterthesis/Petalinux/tses/zynq_fsbl/zynq_fsbl_bsp
TRACE::2024-03-19.15:30:40::SCWMssOS::Picking up changes from newly written mss file into SCW Layer. 
TRACE::2024-03-19.15:30:40::SCWMssOS::Updated the changes from newly written mss file into SCW Layer. 
TRACE::2024-03-19.15:30:40::SCWBDomain::Completed writing the mss file at /home/daniel/Masterthesis/Petalinux/tses/zynq_fsbl/zynq_fsbl_bsp
TRACE::2024-03-19.15:30:46::SCWPlatform::Generating sources Done.
TRACE::2024-03-19.15:30:46::SCWPlatform::Trying to open the hw design at /home/daniel/Masterthesis/Petalinux/tses/hw/ModuleTop.xsa
TRACE::2024-03-19.15:30:46::SCWPlatform::DSA given /home/daniel/Masterthesis/Petalinux/tses/hw/ModuleTop.xsa
TRACE::2024-03-19.15:30:46::SCWPlatform::DSA absoulate path /home/daniel/Masterthesis/Petalinux/tses/hw/ModuleTop.xsa
TRACE::2024-03-19.15:30:46::SCWPlatform::DSA directory /home/daniel/Masterthesis/Petalinux/tses/hw
TRACE::2024-03-19.15:30:46::SCWPlatform:: Platform Path /home/daniel/Masterthesis/Petalinux/tses/hw/ModuleTop.xsa
TRACE::2024-03-19.15:30:46::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2024-03-19.15:30:46::SCWPlatform::Trying to set the existing hwdb with name ModuleTop_0
TRACE::2024-03-19.15:30:46::SCWPlatform::Opened existing hwdb ModuleTop_0
TRACE::2024-03-19.15:30:46::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-03-19.15:30:46::SCWMssOS::Checking the sw design at  /home/daniel/Masterthesis/Petalinux/tses/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-03-19.15:30:46::SCWMssOS::DEBUG:  swdes dump  
TRACE::2024-03-19.15:30:46::SCWMssOS::No sw design opened at  /home/daniel/Masterthesis/Petalinux/tses/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-03-19.15:30:46::SCWMssOS::mss exists loading the mss file  /home/daniel/Masterthesis/Petalinux/tses/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-03-19.15:30:46::SCWMssOS::Opened the sw design from mss  /home/daniel/Masterthesis/Petalinux/tses/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-03-19.15:30:46::SCWMssOS::Adding the swdes entry /home/daniel/Masterthesis/Petalinux/tses/zynq_fsbl/zynq_fsbl_bsp/system.mss with des name system
TRACE::2024-03-19.15:30:46::SCWMssOS::updating the scw layer about changes
TRACE::2024-03-19.15:30:46::SCWMssOS::Opened the sw design.  /home/daniel/Masterthesis/Petalinux/tses/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-03-19.15:30:46::SCWMssOS::Saving the mss changes /home/daniel/Masterthesis/Petalinux/tses/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-03-19.15:30:46::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2024-03-19.15:30:46::SCWMssOS::Completed writemss as part of save.
TRACE::2024-03-19.15:30:46::SCWMssOS::Commit changes completed.
TRACE::2024-03-19.15:30:46::SCWPlatform::Trying to open the hw design at /home/daniel/Masterthesis/Petalinux/tses/hw/ModuleTop.xsa
TRACE::2024-03-19.15:30:46::SCWPlatform::DSA given /home/daniel/Masterthesis/Petalinux/tses/hw/ModuleTop.xsa
TRACE::2024-03-19.15:30:46::SCWPlatform::DSA absoulate path /home/daniel/Masterthesis/Petalinux/tses/hw/ModuleTop.xsa
TRACE::2024-03-19.15:30:46::SCWPlatform::DSA directory /home/daniel/Masterthesis/Petalinux/tses/hw
TRACE::2024-03-19.15:30:46::SCWPlatform:: Platform Path /home/daniel/Masterthesis/Petalinux/tses/hw/ModuleTop.xsa
TRACE::2024-03-19.15:30:46::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2024-03-19.15:30:46::SCWPlatform::Trying to set the existing hwdb with name ModuleTop_0
TRACE::2024-03-19.15:30:46::SCWPlatform::Opened existing hwdb ModuleTop_0
TRACE::2024-03-19.15:30:46::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-03-19.15:30:46::SCWMssOS::Checking the sw design at  /home/daniel/Masterthesis/Petalinux/tses/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-03-19.15:30:46::SCWMssOS::DEBUG:  swdes dump  /home/daniel/Masterthesis/Petalinux/tses/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-03-19.15:30:46::SCWMssOS::Sw design exists and opened at  /home/daniel/Masterthesis/Petalinux/tses/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-03-19.15:30:46::SCWPlatform::Trying to open the hw design at /home/daniel/Masterthesis/Petalinux/tses/hw/ModuleTop.xsa
TRACE::2024-03-19.15:30:46::SCWPlatform::DSA given /home/daniel/Masterthesis/Petalinux/tses/hw/ModuleTop.xsa
TRACE::2024-03-19.15:30:46::SCWPlatform::DSA absoulate path /home/daniel/Masterthesis/Petalinux/tses/hw/ModuleTop.xsa
TRACE::2024-03-19.15:30:46::SCWPlatform::DSA directory /home/daniel/Masterthesis/Petalinux/tses/hw
TRACE::2024-03-19.15:30:46::SCWPlatform:: Platform Path /home/daniel/Masterthesis/Petalinux/tses/hw/ModuleTop.xsa
TRACE::2024-03-19.15:30:46::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2024-03-19.15:30:46::SCWPlatform::Trying to set the existing hwdb with name ModuleTop_0
TRACE::2024-03-19.15:30:46::SCWPlatform::Opened existing hwdb ModuleTop_0
TRACE::2024-03-19.15:30:46::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-03-19.15:30:46::SCWMssOS::Checking the sw design at  /home/daniel/Masterthesis/Petalinux/tses/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-03-19.15:30:46::SCWMssOS::DEBUG:  swdes dump  /home/daniel/Masterthesis/Petalinux/tses/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-03-19.15:30:46::SCWMssOS::Sw design exists and opened at  /home/daniel/Masterthesis/Petalinux/tses/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-03-19.15:30:46::SCWPlatform::Trying to open the hw design at /home/daniel/Masterthesis/Petalinux/tses/hw/ModuleTop.xsa
TRACE::2024-03-19.15:30:46::SCWPlatform::DSA given /home/daniel/Masterthesis/Petalinux/tses/hw/ModuleTop.xsa
TRACE::2024-03-19.15:30:46::SCWPlatform::DSA absoulate path /home/daniel/Masterthesis/Petalinux/tses/hw/ModuleTop.xsa
TRACE::2024-03-19.15:30:46::SCWPlatform::DSA directory /home/daniel/Masterthesis/Petalinux/tses/hw
TRACE::2024-03-19.15:30:46::SCWPlatform:: Platform Path /home/daniel/Masterthesis/Petalinux/tses/hw/ModuleTop.xsa
TRACE::2024-03-19.15:30:46::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2024-03-19.15:30:46::SCWPlatform::Trying to set the existing hwdb with name ModuleTop_0
TRACE::2024-03-19.15:30:46::SCWPlatform::Opened existing hwdb ModuleTop_0
TRACE::2024-03-19.15:30:46::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-03-19.15:30:46::SCWMssOS::Checking the sw design at  /home/daniel/Masterthesis/Petalinux/tses/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-03-19.15:30:46::SCWMssOS::DEBUG:  swdes dump  /home/daniel/Masterthesis/Petalinux/tses/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-03-19.15:30:46::SCWMssOS::Sw design exists and opened at  /home/daniel/Masterthesis/Petalinux/tses/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-03-19.15:30:46::SCWWriter::formatted JSON is {
	"platformName":	"tses",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"tses",
	"platHandOff":	"/home/daniel/Masterthesis/GB_MASTER_UNIT/ModuleTop.xsa",
	"platIntHandOff":	"<platformDir>/hw/ModuleTop.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"platFsblTarget":	"ps7_cortexa9_0",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"fsblExtraCompilerFlags":	"-MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard ",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"tses",
	"systems":	[{
			"systemName":	"tses",
			"systemDesc":	"tses",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"tses",
			"sysActiveDom":	"zynq_fsbl",
			"sysDefaultDom":	"",
			"domains":	[{
					"domainName":	"zynq_fsbl",
					"domainDispName":	"zynq_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"8.1",
					"mssFile":	"",
					"md5Digest":	"d371d78c61985e758ecb005c2ed0a439",
					"compatibleApp":	"zynq_fsbl",
					"domType":	"bootDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:5.0", "xilrsa:1.6"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
TRACE::2024-03-19.15:30:46::SCWPlatform::Trying to open the hw design at /home/daniel/Masterthesis/Petalinux/tses/hw/ModuleTop.xsa
TRACE::2024-03-19.15:30:46::SCWPlatform::DSA given /home/daniel/Masterthesis/Petalinux/tses/hw/ModuleTop.xsa
TRACE::2024-03-19.15:30:46::SCWPlatform::DSA absoulate path /home/daniel/Masterthesis/Petalinux/tses/hw/ModuleTop.xsa
TRACE::2024-03-19.15:30:46::SCWPlatform::DSA directory /home/daniel/Masterthesis/Petalinux/tses/hw
TRACE::2024-03-19.15:30:46::SCWPlatform:: Platform Path /home/daniel/Masterthesis/Petalinux/tses/hw/ModuleTop.xsa
TRACE::2024-03-19.15:30:46::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2024-03-19.15:30:46::SCWPlatform::Trying to set the existing hwdb with name ModuleTop_0
TRACE::2024-03-19.15:30:46::SCWPlatform::Opened existing hwdb ModuleTop_0
TRACE::2024-03-19.15:30:46::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-03-19.15:30:46::SCWPlatform::Trying to open the hw design at /home/daniel/Masterthesis/Petalinux/tses/hw/ModuleTop.xsa
TRACE::2024-03-19.15:30:46::SCWPlatform::DSA given /home/daniel/Masterthesis/Petalinux/tses/hw/ModuleTop.xsa
TRACE::2024-03-19.15:30:46::SCWPlatform::DSA absoulate path /home/daniel/Masterthesis/Petalinux/tses/hw/ModuleTop.xsa
TRACE::2024-03-19.15:30:46::SCWPlatform::DSA directory /home/daniel/Masterthesis/Petalinux/tses/hw
TRACE::2024-03-19.15:30:46::SCWPlatform:: Platform Path /home/daniel/Masterthesis/Petalinux/tses/hw/ModuleTop.xsa
TRACE::2024-03-19.15:30:46::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2024-03-19.15:30:46::SCWPlatform::Trying to set the existing hwdb with name ModuleTop_0
TRACE::2024-03-19.15:30:46::SCWPlatform::Opened existing hwdb ModuleTop_0
TRACE::2024-03-19.15:30:46::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-03-19.15:30:46::SCWDomain::checking for install qemu data   : 
TRACE::2024-03-19.15:30:46::SCWDomain:: Using the QEMU Data from install at  : /tools/Xilinx/Vitis/2023.1/data/emulation/platforms/zynq/sw/a9_linux/qemu/
TRACE::2024-03-19.15:30:46::SCWDomain:: Using the QEMU args  from install at  : /tools/Xilinx/Vitis/2023.1/data/emulation/platforms/zynq/sw/a9_linux/qemu/qemu_args.txt
TRACE::2024-03-19.15:30:46::SCWDomain::Qemu Directory name is changed from "" to "qemu"
TRACE::2024-03-19.15:30:46::SCWMssOS::Saving the mss changes /home/daniel/Masterthesis/Petalinux/tses/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-03-19.15:30:46::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2024-03-19.15:30:46::SCWMssOS::Completed writemss as part of save.
TRACE::2024-03-19.15:30:46::SCWMssOS::Commit changes completed.
TRACE::2024-03-19.15:30:46::SCWPlatform::Trying to open the hw design at /home/daniel/Masterthesis/Petalinux/tses/hw/ModuleTop.xsa
TRACE::2024-03-19.15:30:46::SCWPlatform::DSA given /home/daniel/Masterthesis/Petalinux/tses/hw/ModuleTop.xsa
TRACE::2024-03-19.15:30:46::SCWPlatform::DSA absoulate path /home/daniel/Masterthesis/Petalinux/tses/hw/ModuleTop.xsa
TRACE::2024-03-19.15:30:46::SCWPlatform::DSA directory /home/daniel/Masterthesis/Petalinux/tses/hw
TRACE::2024-03-19.15:30:46::SCWPlatform:: Platform Path /home/daniel/Masterthesis/Petalinux/tses/hw/ModuleTop.xsa
TRACE::2024-03-19.15:30:46::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2024-03-19.15:30:46::SCWPlatform::Trying to set the existing hwdb with name ModuleTop_0
TRACE::2024-03-19.15:30:46::SCWPlatform::Opened existing hwdb ModuleTop_0
TRACE::2024-03-19.15:30:46::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-03-19.15:30:46::SCWMssOS::Checking the sw design at  /home/daniel/Masterthesis/Petalinux/tses/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-03-19.15:30:46::SCWMssOS::DEBUG:  swdes dump  /home/daniel/Masterthesis/Petalinux/tses/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-03-19.15:30:46::SCWMssOS::Sw design exists and opened at  /home/daniel/Masterthesis/Petalinux/tses/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-03-19.15:30:46::SCWPlatform::Trying to open the hw design at /home/daniel/Masterthesis/Petalinux/tses/hw/ModuleTop.xsa
TRACE::2024-03-19.15:30:46::SCWPlatform::DSA given /home/daniel/Masterthesis/Petalinux/tses/hw/ModuleTop.xsa
TRACE::2024-03-19.15:30:46::SCWPlatform::DSA absoulate path /home/daniel/Masterthesis/Petalinux/tses/hw/ModuleTop.xsa
TRACE::2024-03-19.15:30:46::SCWPlatform::DSA directory /home/daniel/Masterthesis/Petalinux/tses/hw
TRACE::2024-03-19.15:30:46::SCWPlatform:: Platform Path /home/daniel/Masterthesis/Petalinux/tses/hw/ModuleTop.xsa
TRACE::2024-03-19.15:30:46::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2024-03-19.15:30:46::SCWPlatform::Trying to set the existing hwdb with name ModuleTop_0
TRACE::2024-03-19.15:30:46::SCWPlatform::Opened existing hwdb ModuleTop_0
TRACE::2024-03-19.15:30:46::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-03-19.15:30:46::SCWMssOS::Checking the sw design at  /home/daniel/Masterthesis/Petalinux/tses/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-03-19.15:30:46::SCWMssOS::DEBUG:  swdes dump  /home/daniel/Masterthesis/Petalinux/tses/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-03-19.15:30:46::SCWMssOS::Sw design exists and opened at  /home/daniel/Masterthesis/Petalinux/tses/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-03-19.15:30:46::SCWPlatform::Trying to open the hw design at /home/daniel/Masterthesis/Petalinux/tses/hw/ModuleTop.xsa
TRACE::2024-03-19.15:30:46::SCWPlatform::DSA given /home/daniel/Masterthesis/Petalinux/tses/hw/ModuleTop.xsa
TRACE::2024-03-19.15:30:46::SCWPlatform::DSA absoulate path /home/daniel/Masterthesis/Petalinux/tses/hw/ModuleTop.xsa
TRACE::2024-03-19.15:30:46::SCWPlatform::DSA directory /home/daniel/Masterthesis/Petalinux/tses/hw
TRACE::2024-03-19.15:30:46::SCWPlatform:: Platform Path /home/daniel/Masterthesis/Petalinux/tses/hw/ModuleTop.xsa
TRACE::2024-03-19.15:30:46::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2024-03-19.15:30:46::SCWPlatform::Trying to set the existing hwdb with name ModuleTop_0
TRACE::2024-03-19.15:30:46::SCWPlatform::Opened existing hwdb ModuleTop_0
TRACE::2024-03-19.15:30:46::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-03-19.15:30:46::SCWMssOS::Checking the sw design at  /home/daniel/Masterthesis/Petalinux/tses/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-03-19.15:30:46::SCWMssOS::DEBUG:  swdes dump  /home/daniel/Masterthesis/Petalinux/tses/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-03-19.15:30:46::SCWMssOS::Sw design exists and opened at  /home/daniel/Masterthesis/Petalinux/tses/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-03-19.15:30:46::SCWWriter::formatted JSON is {
	"platformName":	"tses",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"tses",
	"platHandOff":	"/home/daniel/Masterthesis/GB_MASTER_UNIT/ModuleTop.xsa",
	"platIntHandOff":	"<platformDir>/hw/ModuleTop.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"platFsblTarget":	"ps7_cortexa9_0",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"fsblExtraCompilerFlags":	"-MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard ",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"tses",
	"systems":	[{
			"systemName":	"tses",
			"systemDesc":	"tses",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"tses",
			"sysActiveDom":	"linux_domain",
			"sysDefaultDom":	"linux_domain",
			"domains":	[{
					"domainName":	"zynq_fsbl",
					"domainDispName":	"zynq_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"8.1",
					"mssFile":	"",
					"md5Digest":	"d371d78c61985e758ecb005c2ed0a439",
					"compatibleApp":	"zynq_fsbl",
					"domType":	"bootDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:5.0", "xilrsa:1.6"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"linux_domain",
					"domainDispName":	"linux_domain",
					"domainDesc":	"linux_domain",
					"processors":	"ps7_cortexa9",
					"os":	"linux",
					"sdxOs":	"linux",
					"qemuArgs":	"<platformDir>/resources/tses/linux_domain/qemu_args.txt",
					"qemuData":	"<platformDir>/resources/tses/linux_domain/qemu",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"isLinuxConfigured":	"true",
					"isBuildFlow":	"false",
					"sysBootDir":	"",
					"isMicroBlaze":	"false",
					"bootmode":	"sd",
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
TRACE::2024-03-19.15:30:46::SCWMssOS::Saving the mss changes /home/daniel/Masterthesis/Petalinux/tses/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-03-19.15:30:46::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2024-03-19.15:30:46::SCWMssOS::Completed writemss as part of save.
TRACE::2024-03-19.15:30:46::SCWMssOS::Commit changes completed.
TRACE::2024-03-19.15:30:46::SCWPlatform::Trying to open the hw design at /home/daniel/Masterthesis/Petalinux/tses/hw/ModuleTop.xsa
TRACE::2024-03-19.15:30:46::SCWPlatform::DSA given /home/daniel/Masterthesis/Petalinux/tses/hw/ModuleTop.xsa
TRACE::2024-03-19.15:30:46::SCWPlatform::DSA absoulate path /home/daniel/Masterthesis/Petalinux/tses/hw/ModuleTop.xsa
TRACE::2024-03-19.15:30:46::SCWPlatform::DSA directory /home/daniel/Masterthesis/Petalinux/tses/hw
TRACE::2024-03-19.15:30:46::SCWPlatform:: Platform Path /home/daniel/Masterthesis/Petalinux/tses/hw/ModuleTop.xsa
TRACE::2024-03-19.15:30:46::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2024-03-19.15:30:46::SCWPlatform::Trying to set the existing hwdb with name ModuleTop_0
TRACE::2024-03-19.15:30:46::SCWPlatform::Opened existing hwdb ModuleTop_0
TRACE::2024-03-19.15:30:46::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-03-19.15:30:46::SCWMssOS::Checking the sw design at  /home/daniel/Masterthesis/Petalinux/tses/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-03-19.15:30:46::SCWMssOS::DEBUG:  swdes dump  /home/daniel/Masterthesis/Petalinux/tses/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-03-19.15:30:46::SCWMssOS::Sw design exists and opened at  /home/daniel/Masterthesis/Petalinux/tses/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-03-19.15:30:46::SCWPlatform::Trying to open the hw design at /home/daniel/Masterthesis/Petalinux/tses/hw/ModuleTop.xsa
TRACE::2024-03-19.15:30:46::SCWPlatform::DSA given /home/daniel/Masterthesis/Petalinux/tses/hw/ModuleTop.xsa
TRACE::2024-03-19.15:30:46::SCWPlatform::DSA absoulate path /home/daniel/Masterthesis/Petalinux/tses/hw/ModuleTop.xsa
TRACE::2024-03-19.15:30:46::SCWPlatform::DSA directory /home/daniel/Masterthesis/Petalinux/tses/hw
TRACE::2024-03-19.15:30:46::SCWPlatform:: Platform Path /home/daniel/Masterthesis/Petalinux/tses/hw/ModuleTop.xsa
TRACE::2024-03-19.15:30:46::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2024-03-19.15:30:46::SCWPlatform::Trying to set the existing hwdb with name ModuleTop_0
TRACE::2024-03-19.15:30:46::SCWPlatform::Opened existing hwdb ModuleTop_0
TRACE::2024-03-19.15:30:46::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-03-19.15:30:46::SCWMssOS::Checking the sw design at  /home/daniel/Masterthesis/Petalinux/tses/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-03-19.15:30:46::SCWMssOS::DEBUG:  swdes dump  /home/daniel/Masterthesis/Petalinux/tses/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-03-19.15:30:46::SCWMssOS::Sw design exists and opened at  /home/daniel/Masterthesis/Petalinux/tses/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-03-19.15:30:46::SCWPlatform::Trying to open the hw design at /home/daniel/Masterthesis/Petalinux/tses/hw/ModuleTop.xsa
TRACE::2024-03-19.15:30:46::SCWPlatform::DSA given /home/daniel/Masterthesis/Petalinux/tses/hw/ModuleTop.xsa
TRACE::2024-03-19.15:30:46::SCWPlatform::DSA absoulate path /home/daniel/Masterthesis/Petalinux/tses/hw/ModuleTop.xsa
TRACE::2024-03-19.15:30:46::SCWPlatform::DSA directory /home/daniel/Masterthesis/Petalinux/tses/hw
TRACE::2024-03-19.15:30:46::SCWPlatform:: Platform Path /home/daniel/Masterthesis/Petalinux/tses/hw/ModuleTop.xsa
TRACE::2024-03-19.15:30:46::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2024-03-19.15:30:46::SCWPlatform::Trying to set the existing hwdb with name ModuleTop_0
TRACE::2024-03-19.15:30:46::SCWPlatform::Opened existing hwdb ModuleTop_0
TRACE::2024-03-19.15:30:46::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-03-19.15:30:46::SCWMssOS::Checking the sw design at  /home/daniel/Masterthesis/Petalinux/tses/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-03-19.15:30:46::SCWMssOS::DEBUG:  swdes dump  /home/daniel/Masterthesis/Petalinux/tses/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-03-19.15:30:46::SCWMssOS::Sw design exists and opened at  /home/daniel/Masterthesis/Petalinux/tses/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-03-19.15:30:46::SCWWriter::formatted JSON is {
	"platformName":	"tses",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"tses",
	"platHandOff":	"/home/daniel/Masterthesis/GB_MASTER_UNIT/ModuleTop.xsa",
	"platIntHandOff":	"<platformDir>/hw/ModuleTop.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"platFsblTarget":	"ps7_cortexa9_0",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"fsblExtraCompilerFlags":	"-MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard ",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"tses",
	"systems":	[{
			"systemName":	"tses",
			"systemDesc":	"tses",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"tses",
			"sysActiveDom":	"linux_domain",
			"sysDefaultDom":	"linux_domain",
			"domains":	[{
					"domainName":	"zynq_fsbl",
					"domainDispName":	"zynq_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"8.1",
					"mssFile":	"",
					"md5Digest":	"d371d78c61985e758ecb005c2ed0a439",
					"compatibleApp":	"zynq_fsbl",
					"domType":	"bootDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:5.0", "xilrsa:1.6"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"linux_domain",
					"domainDispName":	"linux on ps7_cortexa9",
					"domainDesc":	"linux_domain",
					"processors":	"ps7_cortexa9",
					"os":	"linux",
					"sdxOs":	"linux",
					"qemuArgs":	"<platformDir>/resources/tses/linux_domain/qemu_args.txt",
					"qemuData":	"<platformDir>/resources/tses/linux_domain/qemu",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"isLinuxConfigured":	"true",
					"isBuildFlow":	"false",
					"sysBootDir":	"",
					"isMicroBlaze":	"false",
					"bootmode":	"sd",
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
TRACE::2024-03-19.15:30:46::SCWMssOS::Saving the mss changes /home/daniel/Masterthesis/Petalinux/tses/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-03-19.15:30:46::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2024-03-19.15:30:46::SCWMssOS::Completed writemss as part of save.
TRACE::2024-03-19.15:30:46::SCWMssOS::Commit changes completed.
TRACE::2024-03-19.15:30:46::SCWPlatform::Trying to open the hw design at /home/daniel/Masterthesis/Petalinux/tses/hw/ModuleTop.xsa
TRACE::2024-03-19.15:30:46::SCWPlatform::DSA given /home/daniel/Masterthesis/Petalinux/tses/hw/ModuleTop.xsa
TRACE::2024-03-19.15:30:46::SCWPlatform::DSA absoulate path /home/daniel/Masterthesis/Petalinux/tses/hw/ModuleTop.xsa
TRACE::2024-03-19.15:30:46::SCWPlatform::DSA directory /home/daniel/Masterthesis/Petalinux/tses/hw
TRACE::2024-03-19.15:30:46::SCWPlatform:: Platform Path /home/daniel/Masterthesis/Petalinux/tses/hw/ModuleTop.xsa
TRACE::2024-03-19.15:30:46::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2024-03-19.15:30:46::SCWPlatform::Trying to set the existing hwdb with name ModuleTop_0
TRACE::2024-03-19.15:30:46::SCWPlatform::Opened existing hwdb ModuleTop_0
TRACE::2024-03-19.15:30:46::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-03-19.15:30:46::SCWMssOS::Checking the sw design at  /home/daniel/Masterthesis/Petalinux/tses/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-03-19.15:30:46::SCWMssOS::DEBUG:  swdes dump  /home/daniel/Masterthesis/Petalinux/tses/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-03-19.15:30:46::SCWMssOS::Sw design exists and opened at  /home/daniel/Masterthesis/Petalinux/tses/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-03-19.15:30:46::SCWPlatform::Trying to open the hw design at /home/daniel/Masterthesis/Petalinux/tses/hw/ModuleTop.xsa
TRACE::2024-03-19.15:30:46::SCWPlatform::DSA given /home/daniel/Masterthesis/Petalinux/tses/hw/ModuleTop.xsa
TRACE::2024-03-19.15:30:46::SCWPlatform::DSA absoulate path /home/daniel/Masterthesis/Petalinux/tses/hw/ModuleTop.xsa
TRACE::2024-03-19.15:30:46::SCWPlatform::DSA directory /home/daniel/Masterthesis/Petalinux/tses/hw
TRACE::2024-03-19.15:30:46::SCWPlatform:: Platform Path /home/daniel/Masterthesis/Petalinux/tses/hw/ModuleTop.xsa
TRACE::2024-03-19.15:30:46::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2024-03-19.15:30:46::SCWPlatform::Trying to set the existing hwdb with name ModuleTop_0
TRACE::2024-03-19.15:30:46::SCWPlatform::Opened existing hwdb ModuleTop_0
TRACE::2024-03-19.15:30:46::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-03-19.15:30:46::SCWMssOS::Checking the sw design at  /home/daniel/Masterthesis/Petalinux/tses/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-03-19.15:30:46::SCWMssOS::DEBUG:  swdes dump  /home/daniel/Masterthesis/Petalinux/tses/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-03-19.15:30:46::SCWMssOS::Sw design exists and opened at  /home/daniel/Masterthesis/Petalinux/tses/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-03-19.15:30:46::SCWPlatform::Trying to open the hw design at /home/daniel/Masterthesis/Petalinux/tses/hw/ModuleTop.xsa
TRACE::2024-03-19.15:30:46::SCWPlatform::DSA given /home/daniel/Masterthesis/Petalinux/tses/hw/ModuleTop.xsa
TRACE::2024-03-19.15:30:46::SCWPlatform::DSA absoulate path /home/daniel/Masterthesis/Petalinux/tses/hw/ModuleTop.xsa
TRACE::2024-03-19.15:30:46::SCWPlatform::DSA directory /home/daniel/Masterthesis/Petalinux/tses/hw
TRACE::2024-03-19.15:30:46::SCWPlatform:: Platform Path /home/daniel/Masterthesis/Petalinux/tses/hw/ModuleTop.xsa
TRACE::2024-03-19.15:30:46::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2024-03-19.15:30:46::SCWPlatform::Trying to set the existing hwdb with name ModuleTop_0
TRACE::2024-03-19.15:30:46::SCWPlatform::Opened existing hwdb ModuleTop_0
TRACE::2024-03-19.15:30:46::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-03-19.15:30:46::SCWMssOS::Checking the sw design at  /home/daniel/Masterthesis/Petalinux/tses/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-03-19.15:30:46::SCWMssOS::DEBUG:  swdes dump  /home/daniel/Masterthesis/Petalinux/tses/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-03-19.15:30:46::SCWMssOS::Sw design exists and opened at  /home/daniel/Masterthesis/Petalinux/tses/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-03-19.15:30:46::SCWWriter::formatted JSON is {
	"platformName":	"tses",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"tses",
	"platHandOff":	"/home/daniel/Masterthesis/GB_MASTER_UNIT/ModuleTop.xsa",
	"platIntHandOff":	"<platformDir>/hw/ModuleTop.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"platFsblTarget":	"ps7_cortexa9_0",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"fsblExtraCompilerFlags":	"-MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard ",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"tses",
	"systems":	[{
			"systemName":	"tses",
			"systemDesc":	"tses",
			"sysIsBootAutoGen":	"false",
			"systemDispName":	"tses",
			"sysActiveDom":	"linux_domain",
			"sysDefaultDom":	"linux_domain",
			"domains":	[{
					"domainName":	"zynq_fsbl",
					"domainDispName":	"zynq_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"8.1",
					"mssFile":	"",
					"md5Digest":	"d371d78c61985e758ecb005c2ed0a439",
					"compatibleApp":	"zynq_fsbl",
					"domType":	"bootDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:5.0", "xilrsa:1.6"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"linux_domain",
					"domainDispName":	"linux on ps7_cortexa9",
					"domainDesc":	"linux_domain",
					"processors":	"ps7_cortexa9",
					"os":	"linux",
					"sdxOs":	"linux",
					"qemuArgs":	"<platformDir>/resources/tses/linux_domain/qemu_args.txt",
					"qemuData":	"<platformDir>/resources/tses/linux_domain/qemu",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"isLinuxConfigured":	"true",
					"isBuildFlow":	"false",
					"sysBootDir":	"",
					"isMicroBlaze":	"false",
					"bootmode":	"sd",
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
TRACE::2024-03-19.15:30:46::SCWMssOS::Saving the mss changes /home/daniel/Masterthesis/Petalinux/tses/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-03-19.15:30:46::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2024-03-19.15:30:46::SCWMssOS::Completed writemss as part of save.
TRACE::2024-03-19.15:30:46::SCWMssOS::Commit changes completed.
TRACE::2024-03-19.15:30:46::SCWPlatform::Trying to open the hw design at /home/daniel/Masterthesis/Petalinux/tses/hw/ModuleTop.xsa
TRACE::2024-03-19.15:30:46::SCWPlatform::DSA given /home/daniel/Masterthesis/Petalinux/tses/hw/ModuleTop.xsa
TRACE::2024-03-19.15:30:46::SCWPlatform::DSA absoulate path /home/daniel/Masterthesis/Petalinux/tses/hw/ModuleTop.xsa
TRACE::2024-03-19.15:30:46::SCWPlatform::DSA directory /home/daniel/Masterthesis/Petalinux/tses/hw
TRACE::2024-03-19.15:30:46::SCWPlatform:: Platform Path /home/daniel/Masterthesis/Petalinux/tses/hw/ModuleTop.xsa
TRACE::2024-03-19.15:30:46::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2024-03-19.15:30:46::SCWPlatform::Trying to set the existing hwdb with name ModuleTop_0
TRACE::2024-03-19.15:30:46::SCWPlatform::Opened existing hwdb ModuleTop_0
TRACE::2024-03-19.15:30:46::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-03-19.15:30:46::SCWMssOS::Checking the sw design at  /home/daniel/Masterthesis/Petalinux/tses/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-03-19.15:30:46::SCWMssOS::DEBUG:  swdes dump  /home/daniel/Masterthesis/Petalinux/tses/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-03-19.15:30:46::SCWMssOS::Sw design exists and opened at  /home/daniel/Masterthesis/Petalinux/tses/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-03-19.15:30:46::SCWPlatform::Trying to open the hw design at /home/daniel/Masterthesis/Petalinux/tses/hw/ModuleTop.xsa
TRACE::2024-03-19.15:30:46::SCWPlatform::DSA given /home/daniel/Masterthesis/Petalinux/tses/hw/ModuleTop.xsa
TRACE::2024-03-19.15:30:46::SCWPlatform::DSA absoulate path /home/daniel/Masterthesis/Petalinux/tses/hw/ModuleTop.xsa
TRACE::2024-03-19.15:30:46::SCWPlatform::DSA directory /home/daniel/Masterthesis/Petalinux/tses/hw
TRACE::2024-03-19.15:30:46::SCWPlatform:: Platform Path /home/daniel/Masterthesis/Petalinux/tses/hw/ModuleTop.xsa
TRACE::2024-03-19.15:30:46::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2024-03-19.15:30:46::SCWPlatform::Trying to set the existing hwdb with name ModuleTop_0
TRACE::2024-03-19.15:30:46::SCWPlatform::Opened existing hwdb ModuleTop_0
TRACE::2024-03-19.15:30:46::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-03-19.15:30:46::SCWMssOS::Checking the sw design at  /home/daniel/Masterthesis/Petalinux/tses/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-03-19.15:30:46::SCWMssOS::DEBUG:  swdes dump  /home/daniel/Masterthesis/Petalinux/tses/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-03-19.15:30:46::SCWMssOS::Sw design exists and opened at  /home/daniel/Masterthesis/Petalinux/tses/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-03-19.15:30:46::SCWPlatform::Trying to open the hw design at /home/daniel/Masterthesis/Petalinux/tses/hw/ModuleTop.xsa
TRACE::2024-03-19.15:30:46::SCWPlatform::DSA given /home/daniel/Masterthesis/Petalinux/tses/hw/ModuleTop.xsa
TRACE::2024-03-19.15:30:46::SCWPlatform::DSA absoulate path /home/daniel/Masterthesis/Petalinux/tses/hw/ModuleTop.xsa
TRACE::2024-03-19.15:30:46::SCWPlatform::DSA directory /home/daniel/Masterthesis/Petalinux/tses/hw
TRACE::2024-03-19.15:30:46::SCWPlatform:: Platform Path /home/daniel/Masterthesis/Petalinux/tses/hw/ModuleTop.xsa
TRACE::2024-03-19.15:30:46::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2024-03-19.15:30:46::SCWPlatform::Trying to set the existing hwdb with name ModuleTop_0
TRACE::2024-03-19.15:30:46::SCWPlatform::Opened existing hwdb ModuleTop_0
TRACE::2024-03-19.15:30:46::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-03-19.15:30:46::SCWMssOS::Checking the sw design at  /home/daniel/Masterthesis/Petalinux/tses/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-03-19.15:30:46::SCWMssOS::DEBUG:  swdes dump  /home/daniel/Masterthesis/Petalinux/tses/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-03-19.15:30:46::SCWMssOS::Sw design exists and opened at  /home/daniel/Masterthesis/Petalinux/tses/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-03-19.15:30:46::SCWWriter::formatted JSON is {
	"platformName":	"tses",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"tses",
	"platHandOff":	"/home/daniel/Masterthesis/GB_MASTER_UNIT/ModuleTop.xsa",
	"platIntHandOff":	"<platformDir>/hw/ModuleTop.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"platFsblTarget":	"ps7_cortexa9_0",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"fsblExtraCompilerFlags":	"-MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard ",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"tses",
	"systems":	[{
			"systemName":	"tses",
			"systemDesc":	"tses",
			"sysIsBootAutoGen":	"false",
			"systemDispName":	"tses",
			"sysActiveDom":	"linux_domain",
			"sysDefaultDom":	"linux_domain",
			"domains":	[{
					"domainName":	"zynq_fsbl",
					"domainDispName":	"zynq_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"8.1",
					"mssFile":	"",
					"md5Digest":	"d371d78c61985e758ecb005c2ed0a439",
					"compatibleApp":	"zynq_fsbl",
					"domType":	"bootDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:5.0", "xilrsa:1.6"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"linux_domain",
					"domainDispName":	"linux on ps7_cortexa9",
					"domainDesc":	"linux_domain",
					"processors":	"ps7_cortexa9",
					"os":	"linux",
					"sdxOs":	"linux",
					"qemuArgs":	"<platformDir>/resources/tses/linux_domain/qemu_args.txt",
					"qemuData":	"<platformDir>/resources/tses/linux_domain/qemu",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"isLinuxConfigured":	"true",
					"isBuildFlow":	"false",
					"sysBootDir":	"",
					"isMicroBlaze":	"false",
					"bootmode":	"sd",
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
TRACE::2024-03-19.15:30:47::SCWPlatform::Clearing the existing platform
TRACE::2024-03-19.15:30:47::SCWSystem::Clearing the existing sysconfig
TRACE::2024-03-19.15:30:47::SCWBDomain::clearing the fsbl build
TRACE::2024-03-19.15:30:47::SCWMssOS::Removing the swdes entry for  /home/daniel/Masterthesis/Petalinux/tses/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-03-19.15:30:47::SCWSystem::Clearing the domains completed.
TRACE::2024-03-19.15:30:47::SCWPlatform::Clearing the opened hw db.
TRACE::2024-03-19.15:30:47::SCWPlatform::DSA given /home/daniel/Masterthesis/Petalinux/tses/hw/ModuleTop.xsa
TRACE::2024-03-19.15:30:47::SCWPlatform::DSA absoulate path /home/daniel/Masterthesis/Petalinux/tses/hw/ModuleTop.xsa
TRACE::2024-03-19.15:30:47::SCWPlatform:: Platform location is /home/daniel/Masterthesis/Petalinux/tses/hw
TRACE::2024-03-19.15:30:47::SCWPlatform:: Platform Path /home/daniel/Masterthesis/Petalinux/tses/hw/ModuleTop.xsa
TRACE::2024-03-19.15:30:47::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2024-03-19.15:30:47::SCWPlatform::Removing the HwDB with name /home/daniel/Masterthesis/Petalinux/tses/hw/ModuleTop.xsa
TRACE::2024-03-19.15:30:47::SCWPlatform::Trying to open the hw design at /home/daniel/Masterthesis/Petalinux/tses/hw/ModuleTop.xsa
TRACE::2024-03-19.15:30:47::SCWPlatform::DSA given /home/daniel/Masterthesis/Petalinux/tses/hw/ModuleTop.xsa
TRACE::2024-03-19.15:30:47::SCWPlatform::DSA absoulate path /home/daniel/Masterthesis/Petalinux/tses/hw/ModuleTop.xsa
TRACE::2024-03-19.15:30:47::SCWPlatform::DSA directory /home/daniel/Masterthesis/Petalinux/tses/hw
TRACE::2024-03-19.15:30:47::SCWPlatform:: Platform Path /home/daniel/Masterthesis/Petalinux/tses/hw/ModuleTop.xsa
TRACE::2024-03-19.15:30:47::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2024-03-19.15:30:47::SCWPlatform::Do not have an existing db opened. 
TRACE::2024-03-19.15:30:49::SCWPlatform::Opened new HwDB with name ModuleTop_1
TRACE::2024-03-19.15:30:49::SCWReader::Active system found as  tses
TRACE::2024-03-19.15:30:49::SCWReader::Handling sysconfig tses
TRACE::2024-03-19.15:30:49::SCWDomain::checking for install qemu data   : 
TRACE::2024-03-19.15:30:49::SCWDomain:: Using the QEMU Data from install at  : /tools/Xilinx/Vitis/2023.1/data/emulation/platforms/zynq/sw/a9_standalone/qemu/
TRACE::2024-03-19.15:30:49::SCWDomain:: Using the QEMU args  from install at  : /tools/Xilinx/Vitis/2023.1/data/emulation/platforms/zynq/sw/a9_standalone/qemu/qemu_args.txt
TRACE::2024-03-19.15:30:49::SCWPlatform::Trying to open the hw design at /home/daniel/Masterthesis/Petalinux/tses/hw/ModuleTop.xsa
TRACE::2024-03-19.15:30:49::SCWPlatform::DSA given /home/daniel/Masterthesis/Petalinux/tses/hw/ModuleTop.xsa
TRACE::2024-03-19.15:30:49::SCWPlatform::DSA absoulate path /home/daniel/Masterthesis/Petalinux/tses/hw/ModuleTop.xsa
TRACE::2024-03-19.15:30:49::SCWPlatform::DSA directory /home/daniel/Masterthesis/Petalinux/tses/hw
TRACE::2024-03-19.15:30:49::SCWPlatform:: Platform Path /home/daniel/Masterthesis/Petalinux/tses/hw/ModuleTop.xsa
TRACE::2024-03-19.15:30:49::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2024-03-19.15:30:49::SCWPlatform::Trying to set the existing hwdb with name ModuleTop_1
TRACE::2024-03-19.15:30:49::SCWPlatform::Opened existing hwdb ModuleTop_1
TRACE::2024-03-19.15:30:49::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-03-19.15:30:49::SCWPlatform::Trying to open the hw design at /home/daniel/Masterthesis/Petalinux/tses/hw/ModuleTop.xsa
TRACE::2024-03-19.15:30:49::SCWPlatform::DSA given /home/daniel/Masterthesis/Petalinux/tses/hw/ModuleTop.xsa
TRACE::2024-03-19.15:30:49::SCWPlatform::DSA absoulate path /home/daniel/Masterthesis/Petalinux/tses/hw/ModuleTop.xsa
TRACE::2024-03-19.15:30:49::SCWPlatform::DSA directory /home/daniel/Masterthesis/Petalinux/tses/hw
TRACE::2024-03-19.15:30:49::SCWPlatform:: Platform Path /home/daniel/Masterthesis/Petalinux/tses/hw/ModuleTop.xsa
TRACE::2024-03-19.15:30:49::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2024-03-19.15:30:49::SCWPlatform::Trying to set the existing hwdb with name ModuleTop_1
TRACE::2024-03-19.15:30:49::SCWPlatform::Opened existing hwdb ModuleTop_1
TRACE::2024-03-19.15:30:49::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-03-19.15:30:49::SCWPlatform::Trying to open the hw design at /home/daniel/Masterthesis/Petalinux/tses/hw/ModuleTop.xsa
TRACE::2024-03-19.15:30:49::SCWPlatform::DSA given /home/daniel/Masterthesis/Petalinux/tses/hw/ModuleTop.xsa
TRACE::2024-03-19.15:30:49::SCWPlatform::DSA absoulate path /home/daniel/Masterthesis/Petalinux/tses/hw/ModuleTop.xsa
TRACE::2024-03-19.15:30:49::SCWPlatform::DSA directory /home/daniel/Masterthesis/Petalinux/tses/hw
TRACE::2024-03-19.15:30:49::SCWPlatform:: Platform Path /home/daniel/Masterthesis/Petalinux/tses/hw/ModuleTop.xsa
TRACE::2024-03-19.15:30:49::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2024-03-19.15:30:49::SCWPlatform::Trying to set the existing hwdb with name ModuleTop_1
TRACE::2024-03-19.15:30:49::SCWPlatform::Opened existing hwdb ModuleTop_1
TRACE::2024-03-19.15:30:49::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-03-19.15:30:49::SCWReader::Boot application domain added for zynq_fsbl
TRACE::2024-03-19.15:30:49::SCWPlatform::Trying to open the hw design at /home/daniel/Masterthesis/Petalinux/tses/hw/ModuleTop.xsa
TRACE::2024-03-19.15:30:49::SCWPlatform::DSA given /home/daniel/Masterthesis/Petalinux/tses/hw/ModuleTop.xsa
TRACE::2024-03-19.15:30:49::SCWPlatform::DSA absoulate path /home/daniel/Masterthesis/Petalinux/tses/hw/ModuleTop.xsa
TRACE::2024-03-19.15:30:49::SCWPlatform::DSA directory /home/daniel/Masterthesis/Petalinux/tses/hw
TRACE::2024-03-19.15:30:49::SCWPlatform:: Platform Path /home/daniel/Masterthesis/Petalinux/tses/hw/ModuleTop.xsa
TRACE::2024-03-19.15:30:49::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2024-03-19.15:30:49::SCWPlatform::Trying to set the existing hwdb with name ModuleTop_1
TRACE::2024-03-19.15:30:49::SCWPlatform::Opened existing hwdb ModuleTop_1
TRACE::2024-03-19.15:30:49::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-03-19.15:30:49::SCWMssOS::Checking the sw design at  /home/daniel/Masterthesis/Petalinux/tses/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-03-19.15:30:49::SCWMssOS::DEBUG:  swdes dump  
TRACE::2024-03-19.15:30:49::SCWMssOS::No sw design opened at  /home/daniel/Masterthesis/Petalinux/tses/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-03-19.15:30:49::SCWMssOS::mss exists loading the mss file  /home/daniel/Masterthesis/Petalinux/tses/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-03-19.15:30:49::SCWMssOS::Opened the sw design from mss  /home/daniel/Masterthesis/Petalinux/tses/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-03-19.15:30:49::SCWMssOS::Adding the swdes entry /home/daniel/Masterthesis/Petalinux/tses/zynq_fsbl/zynq_fsbl_bsp/system.mss with des name system
TRACE::2024-03-19.15:30:49::SCWMssOS::updating the scw layer about changes
TRACE::2024-03-19.15:30:49::SCWMssOS::Opened the sw design.  /home/daniel/Masterthesis/Petalinux/tses/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-03-19.15:30:49::SCWPlatform::Trying to open the hw design at /home/daniel/Masterthesis/Petalinux/tses/hw/ModuleTop.xsa
TRACE::2024-03-19.15:30:49::SCWPlatform::DSA given /home/daniel/Masterthesis/Petalinux/tses/hw/ModuleTop.xsa
TRACE::2024-03-19.15:30:49::SCWPlatform::DSA absoulate path /home/daniel/Masterthesis/Petalinux/tses/hw/ModuleTop.xsa
TRACE::2024-03-19.15:30:49::SCWPlatform::DSA directory /home/daniel/Masterthesis/Petalinux/tses/hw
TRACE::2024-03-19.15:30:49::SCWPlatform:: Platform Path /home/daniel/Masterthesis/Petalinux/tses/hw/ModuleTop.xsa
TRACE::2024-03-19.15:30:49::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2024-03-19.15:30:49::SCWPlatform::Trying to set the existing hwdb with name ModuleTop_1
TRACE::2024-03-19.15:30:49::SCWPlatform::Opened existing hwdb ModuleTop_1
TRACE::2024-03-19.15:30:49::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-03-19.15:30:49::SCWMssOS::Checking the sw design at  /home/daniel/Masterthesis/Petalinux/tses/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-03-19.15:30:49::SCWMssOS::DEBUG:  swdes dump  /home/daniel/Masterthesis/Petalinux/tses/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-03-19.15:30:49::SCWMssOS::Sw design exists and opened at  /home/daniel/Masterthesis/Petalinux/tses/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-03-19.15:30:49::SCWMssOS:: library already available in sw design:  xilffs:5.0
TRACE::2024-03-19.15:30:49::SCWPlatform::Trying to open the hw design at /home/daniel/Masterthesis/Petalinux/tses/hw/ModuleTop.xsa
TRACE::2024-03-19.15:30:49::SCWPlatform::DSA given /home/daniel/Masterthesis/Petalinux/tses/hw/ModuleTop.xsa
TRACE::2024-03-19.15:30:49::SCWPlatform::DSA absoulate path /home/daniel/Masterthesis/Petalinux/tses/hw/ModuleTop.xsa
TRACE::2024-03-19.15:30:49::SCWPlatform::DSA directory /home/daniel/Masterthesis/Petalinux/tses/hw
TRACE::2024-03-19.15:30:49::SCWPlatform:: Platform Path /home/daniel/Masterthesis/Petalinux/tses/hw/ModuleTop.xsa
TRACE::2024-03-19.15:30:49::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2024-03-19.15:30:49::SCWPlatform::Trying to set the existing hwdb with name ModuleTop_1
TRACE::2024-03-19.15:30:49::SCWPlatform::Opened existing hwdb ModuleTop_1
TRACE::2024-03-19.15:30:49::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-03-19.15:30:49::SCWMssOS::Checking the sw design at  /home/daniel/Masterthesis/Petalinux/tses/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-03-19.15:30:49::SCWMssOS::DEBUG:  swdes dump  /home/daniel/Masterthesis/Petalinux/tses/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-03-19.15:30:49::SCWMssOS::Sw design exists and opened at  /home/daniel/Masterthesis/Petalinux/tses/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-03-19.15:30:49::SCWMssOS:: library already available in sw design:  xilrsa:1.6
TRACE::2024-03-19.15:30:49::SCWMssOS::Saving the mss changes /home/daniel/Masterthesis/Petalinux/tses/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-03-19.15:30:49::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2024-03-19.15:30:49::SCWMssOS::Completed writemss as part of save.
TRACE::2024-03-19.15:30:49::SCWMssOS::Commit changes completed.
TRACE::2024-03-19.15:30:49::SCWReader::Adding prebuilt librarypaths as   
TRACE::2024-03-19.15:30:49::SCWReader::Adding prebuilt incpaths  as   
TRACE::2024-03-19.15:30:49::SCWPlatform::Trying to open the hw design at /home/daniel/Masterthesis/Petalinux/tses/hw/ModuleTop.xsa
TRACE::2024-03-19.15:30:49::SCWPlatform::DSA given /home/daniel/Masterthesis/Petalinux/tses/hw/ModuleTop.xsa
TRACE::2024-03-19.15:30:49::SCWPlatform::DSA absoulate path /home/daniel/Masterthesis/Petalinux/tses/hw/ModuleTop.xsa
TRACE::2024-03-19.15:30:49::SCWPlatform::DSA directory /home/daniel/Masterthesis/Petalinux/tses/hw
TRACE::2024-03-19.15:30:49::SCWPlatform:: Platform Path /home/daniel/Masterthesis/Petalinux/tses/hw/ModuleTop.xsa
TRACE::2024-03-19.15:30:49::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
TRACE::2024-03-19.15:30:49::SCWPlatform::Trying to set the existing hwdb with name ModuleTop_1
TRACE::2024-03-19.15:30:49::SCWPlatform::Opened existing hwdb ModuleTop_1
TRACE::2024-03-19.15:30:49::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-03-19.15:30:49::SCWMssOS::Checking the sw design at  /home/daniel/Masterthesis/Petalinux/tses/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-03-19.15:30:49::SCWMssOS::DEBUG:  swdes dump  /home/daniel/Masterthesis/Petalinux/tses/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-03-19.15:30:49::SCWMssOS::Sw design exists and opened at  /home/daniel/Masterthesis/Petalinux/tses/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-03-19.15:30:49::SCWReader::No isolation master present  
TRACE::2024-03-19.15:30:49::SCWDomain::checking for install qemu data   : 
TRACE::2024-03-19.15:30:49::SCWDomain:: Using the QEMU Data from install at  : /tools/Xilinx/Vitis/2023.1/data/emulation/platforms/zynq/sw/a9_linux/qemu/
TRACE::2024-03-19.15:30:49::SCWDomain:: Using the QEMU args  from install at  : /tools/Xilinx/Vitis/2023.1/data/emulation/platforms/zynq/sw/a9_linux/qemu/qemu_args.txt
TRACE::2024-03-19.15:30:49::SCWReader::Adding prebuilt librarypaths as   
TRACE::2024-03-19.15:30:49::SCWReader::Adding prebuilt incpaths  as   
TRACE::2024-03-19.15:30:49::SCWReader::No isolation master present  
TRACE::2024-03-19.15:32:06::SCWPlatform::Clearing the existing platform
TRACE::2024-03-19.15:32:06::SCWSystem::Clearing the existing sysconfig
TRACE::2024-03-19.15:32:06::SCWBDomain::clearing the fsbl build
TRACE::2024-03-19.15:32:06::SCWMssOS::Removing the swdes entry for  /home/daniel/Masterthesis/Petalinux/tses/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-03-19.15:32:06::SCWSystem::Clearing the domains completed.
TRACE::2024-03-19.15:32:06::SCWPlatform::Clearing the opened hw db.
TRACE::2024-03-19.15:32:06::SCWPlatform::DSA given /home/daniel/Masterthesis/Petalinux/tses/hw/ModuleTop.xsa
TRACE::2024-03-19.15:32:06::SCWPlatform::DSA absoulate path /home/daniel/Masterthesis/Petalinux/tses/hw/ModuleTop.xsa
TRACE::2024-03-19.15:32:06::SCWPlatform:: Platform location is /home/daniel/Masterthesis/Petalinux/tses/hw
TRACE::2024-03-19.15:32:06::SCWPlatform:: Platform Path /home/daniel/Masterthesis/Petalinux/tses/hw/ModuleTop.xsa
TRACE::2024-03-19.15:32:06::SCWPlatform:: Unique name xilinx:zybo-z7-20::0.0
