===-------------------------------------------------------------------------===
                         ... Execution time report ...
===-------------------------------------------------------------------------===
  Total Execution Time: 2524.2161 seconds

  ----User Time----  ----Wall Time----  ----Name----
   10.3803 (  0.2%)   10.3803 (  0.4%)  FIR Parser
  4997.8186 ( 99.4%)  2501.0063 ( 99.1%)  'firrtl.circuit' Pipeline
    2.6909 (  0.1%)    1.5100 (  0.1%)    'firrtl.module' Pipeline
    2.4192 (  0.0%)    1.3602 (  0.1%)      CSE
    0.0000 (  0.0%)    0.0000 (  0.0%)        (A) DominanceInfo
    0.2717 (  0.0%)    0.1497 (  0.0%)      LowerCHIRRTL
    0.2797 (  0.0%)    0.2797 (  0.0%)    InferWidths
    1.2288 (  0.0%)    1.2288 (  0.0%)    InferResets
    0.0773 (  0.0%)    0.0773 (  0.0%)      (A) circt::firrtl::InstanceGraph
    1.4904 (  0.0%)    1.4904 (  0.1%)    LowerFIRRTLTypes
  3682.6425 ( 73.2%)  2427.4176 ( 96.2%)    'firrtl.module' Pipeline
    3.2509 (  0.1%)    1.8196 (  0.1%)      ExpandWhens
  3679.3916 ( 73.2%)  2425.5980 ( 96.1%)      Canonicalizer
    0.2795 (  0.0%)    0.2795 (  0.0%)    Inliner
    0.9071 (  0.0%)    0.9071 (  0.0%)    IMConstProp
    0.0357 (  0.0%)    0.0357 (  0.0%)      (A) circt::firrtl::InstanceGraph
    0.0000 (  0.0%)    0.0000 (  0.0%)    BlackBoxReader
  103.1926 (  2.1%)   67.8847 (  2.7%)    'firrtl.module' Pipeline
  103.1926 (  2.1%)   67.8847 (  2.7%)      Canonicalizer
    1.3421 (  0.0%)    1.3421 (  0.1%)  LowerFIRRTLToHW
    0.6031 (  0.0%)    0.6031 (  0.0%)  HWMemSimImpl
   15.1190 (  0.3%)    8.4729 (  0.3%)  'hw.module' Pipeline
    0.1289 (  0.0%)    0.0661 (  0.0%)    HWCleanup
    0.9707 (  0.0%)    0.5203 (  0.0%)    CSE
    0.0063 (  0.0%)    0.0034 (  0.0%)      (A) DominanceInfo
   13.9518 (  0.3%)    7.8534 (  0.3%)    Canonicalizer
    0.0118 (  0.0%)    0.0064 (  0.0%)    HWLegalizeModules
    0.5716 (  0.0%)    0.5716 (  0.0%)  HWLegalizeNames
    0.7417 (  0.0%)    0.3926 (  0.0%)  'hw.module' Pipeline
    0.7214 (  0.0%)    0.3823 (  0.0%)    PrettifyVerilog
    1.4244 (  0.0%)    1.4244 (  0.1%)  ExportVerilog emission
    0.0023 (  0.0%)    0.0023 (  0.0%)  Rest
  5029.8504 (100.0%)  2524.2161 (100.0%)  Total

{
  totalTime: 2524.23,
  maxMemory: 945332224
}
