{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1554797427240 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1554797427241 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Apr  9 11:10:27 2019 " "Processing started: Tue Apr  9 11:10:27 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1554797427241 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1554797427241 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Basic_GPIO -c top " "Command: quartus_map --read_settings_files=on --write_settings_files=off Basic_GPIO -c top" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1554797427241 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1554797427431 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1554797427431 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hex_display.v 2 2 " "Found 2 design units, including 2 entities, in source file hex_display.v" { { "Info" "ISGN_ENTITY_NAME" "1 hex_display " "Found entity 1: hex_display" {  } { { "hex_display.v" "" { Text "/home/julius/github/Studies/FPGA/Basic_GPIO/hex_display.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1554797436543 ""} { "Info" "ISGN_ENTITY_NAME" "2 hex_to_seg " "Found entity 2: hex_to_seg" {  } { { "hex_display.v" "" { Text "/home/julius/github/Studies/FPGA/Basic_GPIO/hex_display.v" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1554797436543 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1554797436543 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "counter.v 1 1 " "Found 1 design units, including 1 entities, in source file counter.v" { { "Info" "ISGN_ENTITY_NAME" "1 counter " "Found entity 1: counter" {  } { { "counter.v" "" { Text "/home/julius/github/Studies/FPGA/Basic_GPIO/counter.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1554797436544 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1554797436544 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clk_div.v 1 1 " "Found 1 design units, including 1 entities, in source file clk_div.v" { { "Info" "ISGN_ENTITY_NAME" "1 clk_div " "Found entity 1: clk_div" {  } { { "clk_div.v" "" { Text "/home/julius/github/Studies/FPGA/Basic_GPIO/clk_div.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1554797436544 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1554797436544 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "top.v 1 1 " "Found 1 design units, including 1 entities, in source file top.v" { { "Info" "ISGN_ENTITY_NAME" "1 top " "Found entity 1: top" {  } { { "top.v" "" { Text "/home/julius/github/Studies/FPGA/Basic_GPIO/top.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1554797436544 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1554797436544 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "clicker.v(15) " "Verilog HDL information at clicker.v(15): always construct contains both blocking and non-blocking assignments" {  } { { "clicker.v" "" { Text "/home/julius/github/Studies/FPGA/Basic_GPIO/clicker.v" 15 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1554797436545 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clicker.v 1 1 " "Found 1 design units, including 1 entities, in source file clicker.v" { { "Info" "ISGN_ENTITY_NAME" "1 clicker " "Found entity 1: clicker" {  } { { "clicker.v" "" { Text "/home/julius/github/Studies/FPGA/Basic_GPIO/clicker.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1554797436545 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1554797436545 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "top " "Elaborating entity \"top\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1554797436586 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clk_div clk_div:clk_div1 " "Elaborating entity \"clk_div\" for hierarchy \"clk_div:clk_div1\"" {  } { { "top.v" "clk_div1" { Text "/home/julius/github/Studies/FPGA/Basic_GPIO/top.v" 24 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1554797436588 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 12 clk_div.v(13) " "Verilog HDL assignment warning at clk_div.v(13): truncated value with size 32 to match size of target (12)" {  } { { "clk_div.v" "" { Text "/home/julius/github/Studies/FPGA/Basic_GPIO/clk_div.v" 13 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1554797436588 "|top|clk_div:clk_div1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clk_div clk_div:clk_div2 " "Elaborating entity \"clk_div\" for hierarchy \"clk_div:clk_div2\"" {  } { { "top.v" "clk_div2" { Text "/home/julius/github/Studies/FPGA/Basic_GPIO/top.v" 25 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1554797436589 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 22 clk_div.v(13) " "Verilog HDL assignment warning at clk_div.v(13): truncated value with size 32 to match size of target (22)" {  } { { "clk_div.v" "" { Text "/home/julius/github/Studies/FPGA/Basic_GPIO/clk_div.v" 13 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1554797436589 "|top|clk_div:clk_div2"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "counter counter:counter " "Elaborating entity \"counter\" for hierarchy \"counter:counter\"" {  } { { "top.v" "counter" { Text "/home/julius/github/Studies/FPGA/Basic_GPIO/top.v" 28 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1554797436590 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 counter.v(16) " "Verilog HDL assignment warning at counter.v(16): truncated value with size 32 to match size of target (16)" {  } { { "counter.v" "" { Text "/home/julius/github/Studies/FPGA/Basic_GPIO/counter.v" 16 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1554797436590 "|top|counter:counter"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clicker clicker:clicker " "Elaborating entity \"clicker\" for hierarchy \"clicker:clicker\"" {  } { { "top.v" "clicker" { Text "/home/julius/github/Studies/FPGA/Basic_GPIO/top.v" 30 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1554797436590 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 1 clicker.v(7) " "Verilog HDL assignment warning at clicker.v(7): truncated value with size 16 to match size of target (1)" {  } { { "clicker.v" "" { Text "/home/julius/github/Studies/FPGA/Basic_GPIO/clicker.v" 7 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1554797436591 "|top|clicker:clicker"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 clicker.v(17) " "Verilog HDL assignment warning at clicker.v(17): truncated value with size 32 to match size of target (4)" {  } { { "clicker.v" "" { Text "/home/julius/github/Studies/FPGA/Basic_GPIO/clicker.v" 17 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1554797436591 "|top|clicker:clicker"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 clicker.v(23) " "Verilog HDL assignment warning at clicker.v(23): truncated value with size 32 to match size of target (16)" {  } { { "clicker.v" "" { Text "/home/julius/github/Studies/FPGA/Basic_GPIO/clicker.v" 23 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1554797436591 "|top|clicker:clicker"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hex_display hex_display:hex_display " "Elaborating entity \"hex_display\" for hierarchy \"hex_display:hex_display\"" {  } { { "top.v" "hex_display" { Text "/home/julius/github/Studies/FPGA/Basic_GPIO/top.v" 32 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1554797436591 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hex_to_seg hex_display:hex_display\|hex_to_seg:hex_to_seg " "Elaborating entity \"hex_to_seg\" for hierarchy \"hex_display:hex_display\|hex_to_seg:hex_to_seg\"" {  } { { "hex_display.v" "hex_to_seg" { Text "/home/julius/github/Studies/FPGA/Basic_GPIO/hex_display.v" 29 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1554797436596 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "click_data\[15\] " "Net \"click_data\[15\]\" is missing source, defaulting to GND" {  } { { "top.v" "click_data\[15\]" { Text "/home/julius/github/Studies/FPGA/Basic_GPIO/top.v" 17 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1554797436607 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "click_data\[14\] " "Net \"click_data\[14\]\" is missing source, defaulting to GND" {  } { { "top.v" "click_data\[14\]" { Text "/home/julius/github/Studies/FPGA/Basic_GPIO/top.v" 17 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1554797436607 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "click_data\[13\] " "Net \"click_data\[13\]\" is missing source, defaulting to GND" {  } { { "top.v" "click_data\[13\]" { Text "/home/julius/github/Studies/FPGA/Basic_GPIO/top.v" 17 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1554797436607 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "click_data\[12\] " "Net \"click_data\[12\]\" is missing source, defaulting to GND" {  } { { "top.v" "click_data\[12\]" { Text "/home/julius/github/Studies/FPGA/Basic_GPIO/top.v" 17 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1554797436607 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "click_data\[11\] " "Net \"click_data\[11\]\" is missing source, defaulting to GND" {  } { { "top.v" "click_data\[11\]" { Text "/home/julius/github/Studies/FPGA/Basic_GPIO/top.v" 17 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1554797436607 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "click_data\[10\] " "Net \"click_data\[10\]\" is missing source, defaulting to GND" {  } { { "top.v" "click_data\[10\]" { Text "/home/julius/github/Studies/FPGA/Basic_GPIO/top.v" 17 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1554797436607 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "click_data\[9\] " "Net \"click_data\[9\]\" is missing source, defaulting to GND" {  } { { "top.v" "click_data\[9\]" { Text "/home/julius/github/Studies/FPGA/Basic_GPIO/top.v" 17 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1554797436607 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "click_data\[8\] " "Net \"click_data\[8\]\" is missing source, defaulting to GND" {  } { { "top.v" "click_data\[8\]" { Text "/home/julius/github/Studies/FPGA/Basic_GPIO/top.v" 17 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1554797436607 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "click_data\[7\] " "Net \"click_data\[7\]\" is missing source, defaulting to GND" {  } { { "top.v" "click_data\[7\]" { Text "/home/julius/github/Studies/FPGA/Basic_GPIO/top.v" 17 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1554797436607 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "click_data\[6\] " "Net \"click_data\[6\]\" is missing source, defaulting to GND" {  } { { "top.v" "click_data\[6\]" { Text "/home/julius/github/Studies/FPGA/Basic_GPIO/top.v" 17 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1554797436607 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "click_data\[5\] " "Net \"click_data\[5\]\" is missing source, defaulting to GND" {  } { { "top.v" "click_data\[5\]" { Text "/home/julius/github/Studies/FPGA/Basic_GPIO/top.v" 17 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1554797436607 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "click_data\[4\] " "Net \"click_data\[4\]\" is missing source, defaulting to GND" {  } { { "top.v" "click_data\[4\]" { Text "/home/julius/github/Studies/FPGA/Basic_GPIO/top.v" 17 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1554797436607 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "click_data\[3\] " "Net \"click_data\[3\]\" is missing source, defaulting to GND" {  } { { "top.v" "click_data\[3\]" { Text "/home/julius/github/Studies/FPGA/Basic_GPIO/top.v" 17 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1554797436607 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "click_data\[2\] " "Net \"click_data\[2\]\" is missing source, defaulting to GND" {  } { { "top.v" "click_data\[2\]" { Text "/home/julius/github/Studies/FPGA/Basic_GPIO/top.v" 17 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1554797436607 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "click_data\[1\] " "Net \"click_data\[1\]\" is missing source, defaulting to GND" {  } { { "top.v" "click_data\[1\]" { Text "/home/julius/github/Studies/FPGA/Basic_GPIO/top.v" 17 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1554797436607 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1554797436607 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "click_data\[15\] " "Net \"click_data\[15\]\" is missing source, defaulting to GND" {  } { { "top.v" "click_data\[15\]" { Text "/home/julius/github/Studies/FPGA/Basic_GPIO/top.v" 17 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1554797436607 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "click_data\[14\] " "Net \"click_data\[14\]\" is missing source, defaulting to GND" {  } { { "top.v" "click_data\[14\]" { Text "/home/julius/github/Studies/FPGA/Basic_GPIO/top.v" 17 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1554797436607 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "click_data\[13\] " "Net \"click_data\[13\]\" is missing source, defaulting to GND" {  } { { "top.v" "click_data\[13\]" { Text "/home/julius/github/Studies/FPGA/Basic_GPIO/top.v" 17 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1554797436607 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "click_data\[12\] " "Net \"click_data\[12\]\" is missing source, defaulting to GND" {  } { { "top.v" "click_data\[12\]" { Text "/home/julius/github/Studies/FPGA/Basic_GPIO/top.v" 17 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1554797436607 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "click_data\[11\] " "Net \"click_data\[11\]\" is missing source, defaulting to GND" {  } { { "top.v" "click_data\[11\]" { Text "/home/julius/github/Studies/FPGA/Basic_GPIO/top.v" 17 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1554797436607 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "click_data\[10\] " "Net \"click_data\[10\]\" is missing source, defaulting to GND" {  } { { "top.v" "click_data\[10\]" { Text "/home/julius/github/Studies/FPGA/Basic_GPIO/top.v" 17 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1554797436607 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "click_data\[9\] " "Net \"click_data\[9\]\" is missing source, defaulting to GND" {  } { { "top.v" "click_data\[9\]" { Text "/home/julius/github/Studies/FPGA/Basic_GPIO/top.v" 17 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1554797436607 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "click_data\[8\] " "Net \"click_data\[8\]\" is missing source, defaulting to GND" {  } { { "top.v" "click_data\[8\]" { Text "/home/julius/github/Studies/FPGA/Basic_GPIO/top.v" 17 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1554797436607 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "click_data\[7\] " "Net \"click_data\[7\]\" is missing source, defaulting to GND" {  } { { "top.v" "click_data\[7\]" { Text "/home/julius/github/Studies/FPGA/Basic_GPIO/top.v" 17 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1554797436607 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "click_data\[6\] " "Net \"click_data\[6\]\" is missing source, defaulting to GND" {  } { { "top.v" "click_data\[6\]" { Text "/home/julius/github/Studies/FPGA/Basic_GPIO/top.v" 17 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1554797436607 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "click_data\[5\] " "Net \"click_data\[5\]\" is missing source, defaulting to GND" {  } { { "top.v" "click_data\[5\]" { Text "/home/julius/github/Studies/FPGA/Basic_GPIO/top.v" 17 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1554797436607 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "click_data\[4\] " "Net \"click_data\[4\]\" is missing source, defaulting to GND" {  } { { "top.v" "click_data\[4\]" { Text "/home/julius/github/Studies/FPGA/Basic_GPIO/top.v" 17 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1554797436607 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "click_data\[3\] " "Net \"click_data\[3\]\" is missing source, defaulting to GND" {  } { { "top.v" "click_data\[3\]" { Text "/home/julius/github/Studies/FPGA/Basic_GPIO/top.v" 17 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1554797436607 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "click_data\[2\] " "Net \"click_data\[2\]\" is missing source, defaulting to GND" {  } { { "top.v" "click_data\[2\]" { Text "/home/julius/github/Studies/FPGA/Basic_GPIO/top.v" 17 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1554797436607 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "click_data\[1\] " "Net \"click_data\[1\]\" is missing source, defaulting to GND" {  } { { "top.v" "click_data\[1\]" { Text "/home/julius/github/Studies/FPGA/Basic_GPIO/top.v" 17 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1554797436607 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1554797436607 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "click_data\[15\] " "Net \"click_data\[15\]\" is missing source, defaulting to GND" {  } { { "top.v" "click_data\[15\]" { Text "/home/julius/github/Studies/FPGA/Basic_GPIO/top.v" 17 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1554797436608 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "click_data\[14\] " "Net \"click_data\[14\]\" is missing source, defaulting to GND" {  } { { "top.v" "click_data\[14\]" { Text "/home/julius/github/Studies/FPGA/Basic_GPIO/top.v" 17 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1554797436608 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "click_data\[13\] " "Net \"click_data\[13\]\" is missing source, defaulting to GND" {  } { { "top.v" "click_data\[13\]" { Text "/home/julius/github/Studies/FPGA/Basic_GPIO/top.v" 17 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1554797436608 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "click_data\[12\] " "Net \"click_data\[12\]\" is missing source, defaulting to GND" {  } { { "top.v" "click_data\[12\]" { Text "/home/julius/github/Studies/FPGA/Basic_GPIO/top.v" 17 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1554797436608 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "click_data\[11\] " "Net \"click_data\[11\]\" is missing source, defaulting to GND" {  } { { "top.v" "click_data\[11\]" { Text "/home/julius/github/Studies/FPGA/Basic_GPIO/top.v" 17 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1554797436608 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "click_data\[10\] " "Net \"click_data\[10\]\" is missing source, defaulting to GND" {  } { { "top.v" "click_data\[10\]" { Text "/home/julius/github/Studies/FPGA/Basic_GPIO/top.v" 17 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1554797436608 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "click_data\[9\] " "Net \"click_data\[9\]\" is missing source, defaulting to GND" {  } { { "top.v" "click_data\[9\]" { Text "/home/julius/github/Studies/FPGA/Basic_GPIO/top.v" 17 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1554797436608 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "click_data\[8\] " "Net \"click_data\[8\]\" is missing source, defaulting to GND" {  } { { "top.v" "click_data\[8\]" { Text "/home/julius/github/Studies/FPGA/Basic_GPIO/top.v" 17 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1554797436608 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "click_data\[7\] " "Net \"click_data\[7\]\" is missing source, defaulting to GND" {  } { { "top.v" "click_data\[7\]" { Text "/home/julius/github/Studies/FPGA/Basic_GPIO/top.v" 17 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1554797436608 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "click_data\[6\] " "Net \"click_data\[6\]\" is missing source, defaulting to GND" {  } { { "top.v" "click_data\[6\]" { Text "/home/julius/github/Studies/FPGA/Basic_GPIO/top.v" 17 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1554797436608 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "click_data\[5\] " "Net \"click_data\[5\]\" is missing source, defaulting to GND" {  } { { "top.v" "click_data\[5\]" { Text "/home/julius/github/Studies/FPGA/Basic_GPIO/top.v" 17 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1554797436608 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "click_data\[4\] " "Net \"click_data\[4\]\" is missing source, defaulting to GND" {  } { { "top.v" "click_data\[4\]" { Text "/home/julius/github/Studies/FPGA/Basic_GPIO/top.v" 17 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1554797436608 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "click_data\[3\] " "Net \"click_data\[3\]\" is missing source, defaulting to GND" {  } { { "top.v" "click_data\[3\]" { Text "/home/julius/github/Studies/FPGA/Basic_GPIO/top.v" 17 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1554797436608 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "click_data\[2\] " "Net \"click_data\[2\]\" is missing source, defaulting to GND" {  } { { "top.v" "click_data\[2\]" { Text "/home/julius/github/Studies/FPGA/Basic_GPIO/top.v" 17 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1554797436608 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "click_data\[1\] " "Net \"click_data\[1\]\" is missing source, defaulting to GND" {  } { { "top.v" "click_data\[1\]" { Text "/home/julius/github/Studies/FPGA/Basic_GPIO/top.v" 17 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1554797436608 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1554797436608 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "click_data\[15\] " "Net \"click_data\[15\]\" is missing source, defaulting to GND" {  } { { "top.v" "click_data\[15\]" { Text "/home/julius/github/Studies/FPGA/Basic_GPIO/top.v" 17 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1554797436608 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "click_data\[14\] " "Net \"click_data\[14\]\" is missing source, defaulting to GND" {  } { { "top.v" "click_data\[14\]" { Text "/home/julius/github/Studies/FPGA/Basic_GPIO/top.v" 17 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1554797436608 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "click_data\[13\] " "Net \"click_data\[13\]\" is missing source, defaulting to GND" {  } { { "top.v" "click_data\[13\]" { Text "/home/julius/github/Studies/FPGA/Basic_GPIO/top.v" 17 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1554797436608 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "click_data\[12\] " "Net \"click_data\[12\]\" is missing source, defaulting to GND" {  } { { "top.v" "click_data\[12\]" { Text "/home/julius/github/Studies/FPGA/Basic_GPIO/top.v" 17 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1554797436608 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "click_data\[11\] " "Net \"click_data\[11\]\" is missing source, defaulting to GND" {  } { { "top.v" "click_data\[11\]" { Text "/home/julius/github/Studies/FPGA/Basic_GPIO/top.v" 17 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1554797436608 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "click_data\[10\] " "Net \"click_data\[10\]\" is missing source, defaulting to GND" {  } { { "top.v" "click_data\[10\]" { Text "/home/julius/github/Studies/FPGA/Basic_GPIO/top.v" 17 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1554797436608 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "click_data\[9\] " "Net \"click_data\[9\]\" is missing source, defaulting to GND" {  } { { "top.v" "click_data\[9\]" { Text "/home/julius/github/Studies/FPGA/Basic_GPIO/top.v" 17 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1554797436608 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "click_data\[8\] " "Net \"click_data\[8\]\" is missing source, defaulting to GND" {  } { { "top.v" "click_data\[8\]" { Text "/home/julius/github/Studies/FPGA/Basic_GPIO/top.v" 17 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1554797436608 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "click_data\[7\] " "Net \"click_data\[7\]\" is missing source, defaulting to GND" {  } { { "top.v" "click_data\[7\]" { Text "/home/julius/github/Studies/FPGA/Basic_GPIO/top.v" 17 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1554797436608 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "click_data\[6\] " "Net \"click_data\[6\]\" is missing source, defaulting to GND" {  } { { "top.v" "click_data\[6\]" { Text "/home/julius/github/Studies/FPGA/Basic_GPIO/top.v" 17 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1554797436608 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "click_data\[5\] " "Net \"click_data\[5\]\" is missing source, defaulting to GND" {  } { { "top.v" "click_data\[5\]" { Text "/home/julius/github/Studies/FPGA/Basic_GPIO/top.v" 17 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1554797436608 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "click_data\[4\] " "Net \"click_data\[4\]\" is missing source, defaulting to GND" {  } { { "top.v" "click_data\[4\]" { Text "/home/julius/github/Studies/FPGA/Basic_GPIO/top.v" 17 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1554797436608 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "click_data\[3\] " "Net \"click_data\[3\]\" is missing source, defaulting to GND" {  } { { "top.v" "click_data\[3\]" { Text "/home/julius/github/Studies/FPGA/Basic_GPIO/top.v" 17 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1554797436608 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "click_data\[2\] " "Net \"click_data\[2\]\" is missing source, defaulting to GND" {  } { { "top.v" "click_data\[2\]" { Text "/home/julius/github/Studies/FPGA/Basic_GPIO/top.v" 17 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1554797436608 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "click_data\[1\] " "Net \"click_data\[1\]\" is missing source, defaulting to GND" {  } { { "top.v" "click_data\[1\]" { Text "/home/julius/github/Studies/FPGA/Basic_GPIO/top.v" 17 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1554797436608 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1554797436608 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "click_data\[15\] " "Net \"click_data\[15\]\" is missing source, defaulting to GND" {  } { { "top.v" "click_data\[15\]" { Text "/home/julius/github/Studies/FPGA/Basic_GPIO/top.v" 17 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1554797436609 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "click_data\[14\] " "Net \"click_data\[14\]\" is missing source, defaulting to GND" {  } { { "top.v" "click_data\[14\]" { Text "/home/julius/github/Studies/FPGA/Basic_GPIO/top.v" 17 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1554797436609 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "click_data\[13\] " "Net \"click_data\[13\]\" is missing source, defaulting to GND" {  } { { "top.v" "click_data\[13\]" { Text "/home/julius/github/Studies/FPGA/Basic_GPIO/top.v" 17 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1554797436609 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "click_data\[12\] " "Net \"click_data\[12\]\" is missing source, defaulting to GND" {  } { { "top.v" "click_data\[12\]" { Text "/home/julius/github/Studies/FPGA/Basic_GPIO/top.v" 17 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1554797436609 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "click_data\[11\] " "Net \"click_data\[11\]\" is missing source, defaulting to GND" {  } { { "top.v" "click_data\[11\]" { Text "/home/julius/github/Studies/FPGA/Basic_GPIO/top.v" 17 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1554797436609 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "click_data\[10\] " "Net \"click_data\[10\]\" is missing source, defaulting to GND" {  } { { "top.v" "click_data\[10\]" { Text "/home/julius/github/Studies/FPGA/Basic_GPIO/top.v" 17 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1554797436609 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "click_data\[9\] " "Net \"click_data\[9\]\" is missing source, defaulting to GND" {  } { { "top.v" "click_data\[9\]" { Text "/home/julius/github/Studies/FPGA/Basic_GPIO/top.v" 17 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1554797436609 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "click_data\[8\] " "Net \"click_data\[8\]\" is missing source, defaulting to GND" {  } { { "top.v" "click_data\[8\]" { Text "/home/julius/github/Studies/FPGA/Basic_GPIO/top.v" 17 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1554797436609 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "click_data\[7\] " "Net \"click_data\[7\]\" is missing source, defaulting to GND" {  } { { "top.v" "click_data\[7\]" { Text "/home/julius/github/Studies/FPGA/Basic_GPIO/top.v" 17 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1554797436609 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "click_data\[6\] " "Net \"click_data\[6\]\" is missing source, defaulting to GND" {  } { { "top.v" "click_data\[6\]" { Text "/home/julius/github/Studies/FPGA/Basic_GPIO/top.v" 17 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1554797436609 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "click_data\[5\] " "Net \"click_data\[5\]\" is missing source, defaulting to GND" {  } { { "top.v" "click_data\[5\]" { Text "/home/julius/github/Studies/FPGA/Basic_GPIO/top.v" 17 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1554797436609 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "click_data\[4\] " "Net \"click_data\[4\]\" is missing source, defaulting to GND" {  } { { "top.v" "click_data\[4\]" { Text "/home/julius/github/Studies/FPGA/Basic_GPIO/top.v" 17 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1554797436609 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "click_data\[3\] " "Net \"click_data\[3\]\" is missing source, defaulting to GND" {  } { { "top.v" "click_data\[3\]" { Text "/home/julius/github/Studies/FPGA/Basic_GPIO/top.v" 17 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1554797436609 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "click_data\[2\] " "Net \"click_data\[2\]\" is missing source, defaulting to GND" {  } { { "top.v" "click_data\[2\]" { Text "/home/julius/github/Studies/FPGA/Basic_GPIO/top.v" 17 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1554797436609 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "click_data\[1\] " "Net \"click_data\[1\]\" is missing source, defaulting to GND" {  } { { "top.v" "click_data\[1\]" { Text "/home/julius/github/Studies/FPGA/Basic_GPIO/top.v" 17 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1554797436609 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1554797436609 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "1 " "1 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1554797436988 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1554797437095 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "15 " "15 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1554797437516 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "/home/julius/github/Studies/FPGA/Basic_GPIO/output_files/top.map.smsg " "Generated suppressed messages file /home/julius/github/Studies/FPGA/Basic_GPIO/output_files/top.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1554797437532 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1554797437593 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1554797437593 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "133 " "Implemented 133 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "2 " "Implemented 2 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1554797437628 ""} { "Info" "ICUT_CUT_TM_OPINS" "15 " "Implemented 15 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1554797437628 ""} { "Info" "ICUT_CUT_TM_LCELLS" "116 " "Implemented 116 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1554797437628 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1554797437628 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 88 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 88 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "983 " "Peak virtual memory: 983 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1554797437635 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Apr  9 11:10:37 2019 " "Processing ended: Tue Apr  9 11:10:37 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1554797437635 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:10 " "Elapsed time: 00:00:10" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1554797437635 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:26 " "Total CPU time (on all processors): 00:00:26" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1554797437635 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1554797437635 ""}
