Classic Timing Analyzer report for P_CT
Mon Sep 07 11:20:00 2020
Quartus II Version 9.0 Build 132 02/25/2009 SJ Full Version


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Timing Analyzer Settings
  4. Clock Settings Summary
  5. Parallel Compilation
  6. Clock Setup: 'clk'
  7. tsu
  8. tco
  9. th
 10. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2009 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Summary                                                                                                                                                              ;
+------------------------------+-------+---------------+------------------------------------------------+-----------------+---------------------+------------+----------+--------------+
; Type                         ; Slack ; Required Time ; Actual Time                                    ; From            ; To                  ; From Clock ; To Clock ; Failed Paths ;
+------------------------------+-------+---------------+------------------------------------------------+-----------------+---------------------+------------+----------+--------------+
; Worst-case tsu               ; N/A   ; None          ; -0.567 ns                                      ; rq              ; present.Acknowledge ; --         ; clk      ; 0            ;
; Worst-case tco               ; N/A   ; None          ; 6.575 ns                                       ; present.Attente ; s_out               ; clk        ; --       ; 0            ;
; Worst-case th                ; N/A   ; None          ; 1.003 ns                                       ; rq              ; present.Attente     ; --         ; clk      ; 0            ;
; Clock Setup: 'clk'           ; N/A   ; None          ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; present.Attente ; present.Request     ; clk        ; clk      ; 0            ;
; Total number of failed paths ;       ;               ;                                                ;                 ;                     ;            ;          ; 0            ;
+------------------------------+-------+---------------+------------------------------------------------+-----------------+---------------------+------------+----------+--------------+


+--------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Settings                                                                                           ;
+---------------------------------------------------------------------+--------------------+------+----+-------------+
; Option                                                              ; Setting            ; From ; To ; Entity Name ;
+---------------------------------------------------------------------+--------------------+------+----+-------------+
; Device Name                                                         ; EP2C70F896C6       ;      ;    ;             ;
; Timing Models                                                       ; Final              ;      ;    ;             ;
; Default hold multicycle                                             ; Same as Multicycle ;      ;    ;             ;
; Cut paths between unrelated clock domains                           ; On                 ;      ;    ;             ;
; Cut off read during write signal paths                              ; On                 ;      ;    ;             ;
; Cut off feedback from I/O pins                                      ; On                 ;      ;    ;             ;
; Report Combined Fast/Slow Timing                                    ; Off                ;      ;    ;             ;
; Ignore Clock Settings                                               ; Off                ;      ;    ;             ;
; Analyze latches as synchronous elements                             ; On                 ;      ;    ;             ;
; Enable Recovery/Removal analysis                                    ; Off                ;      ;    ;             ;
; Enable Clock Latency                                                ; Off                ;      ;    ;             ;
; Use TimeQuest Timing Analyzer                                       ; Off                ;      ;    ;             ;
; Minimum Core Junction Temperature                                   ; 0                  ;      ;    ;             ;
; Maximum Core Junction Temperature                                   ; 85                 ;      ;    ;             ;
; Number of source nodes to report per destination node               ; 10                 ;      ;    ;             ;
; Number of destination nodes to report                               ; 10                 ;      ;    ;             ;
; Number of paths to report                                           ; 200                ;      ;    ;             ;
; Report Minimum Timing Checks                                        ; Off                ;      ;    ;             ;
; Use Fast Timing Models                                              ; Off                ;      ;    ;             ;
; Report IO Paths Separately                                          ; Off                ;      ;    ;             ;
; Perform Multicorner Analysis                                        ; On                 ;      ;    ;             ;
; Reports the worst-case path for each clock domain and analysis      ; Off                ;      ;    ;             ;
; Removes common clock path pessimism (CCPP) during slack computation ; Off                ;      ;    ;             ;
; Output I/O Timing Endpoint                                          ; Near End           ;      ;    ;             ;
+---------------------------------------------------------------------+--------------------+------+----+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Settings Summary                                                                                                                                                             ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; Clock Node Name ; Clock Setting Name ; Type     ; Fmax Requirement ; Early Latency ; Late Latency ; Based on ; Multiply Base Fmax by ; Divide Base Fmax by ; Offset ; Phase offset ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; clk             ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 2           ;
; Maximum allowed            ; 2           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 1           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     1 processor            ; 100.0%      ;
;     2 processors           ;   0.0%      ;
+----------------------------+-------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'clk'                                                                                                                                                                                             ;
+-------+------------------------------------------------+---------------------+---------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; Slack ; Actual fmax (period)                           ; From                ; To                  ; From Clock ; To Clock ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-------+------------------------------------------------+---------------------+---------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; present.Request     ; present.Acknowledge ; clk        ; clk      ; None                        ; None                      ; 0.539 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; present.Attente     ; present.Request     ; clk        ; clk      ; None                        ; None                      ; 0.539 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; present.Request     ; present.Attente     ; clk        ; clk      ; None                        ; None                      ; 0.538 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; present.Acknowledge ; present.Acknowledge ; clk        ; clk      ; None                        ; None                      ; 0.407 ns                ;
+-------+------------------------------------------------+---------------------+---------------------+------------+----------+-----------------------------+---------------------------+-------------------------+


+---------------------------------------------------------------------------+
; tsu                                                                       ;
+-------+--------------+------------+------+---------------------+----------+
; Slack ; Required tsu ; Actual tsu ; From ; To                  ; To Clock ;
+-------+--------------+------------+------+---------------------+----------+
; N/A   ; None         ; -0.567 ns  ; rq   ; present.Acknowledge ; clk      ;
; N/A   ; None         ; -0.742 ns  ; rq   ; present.Request     ; clk      ;
; N/A   ; None         ; -0.773 ns  ; rq   ; present.Attente     ; clk      ;
+-------+--------------+------------+------+---------------------+----------+


+------------------------------------------------------------------------------+
; tco                                                                          ;
+-------+--------------+------------+---------------------+-------+------------+
; Slack ; Required tco ; Actual tco ; From                ; To    ; From Clock ;
+-------+--------------+------------+---------------------+-------+------------+
; N/A   ; None         ; 6.575 ns   ; present.Attente     ; s_out ; clk        ;
; N/A   ; None         ; 6.567 ns   ; present.Acknowledge ; ack   ; clk        ;
+-------+--------------+------------+---------------------+-------+------------+


+---------------------------------------------------------------------------------+
; th                                                                              ;
+---------------+-------------+-----------+------+---------------------+----------+
; Minimum Slack ; Required th ; Actual th ; From ; To                  ; To Clock ;
+---------------+-------------+-----------+------+---------------------+----------+
; N/A           ; None        ; 1.003 ns  ; rq   ; present.Attente     ; clk      ;
; N/A           ; None        ; 0.972 ns  ; rq   ; present.Request     ; clk      ;
; N/A           ; None        ; 0.797 ns  ; rq   ; present.Acknowledge ; clk      ;
+---------------+-------------+-----------+------+---------------------+----------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus II Classic Timing Analyzer
    Info: Version 9.0 Build 132 02/25/2009 SJ Full Version
    Info: Processing started: Mon Sep 07 11:19:59 2020
Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off P_CT -c P_CT --timing_analysis_only
Info: Parallel compilation is enabled and will use 2 of the 2 processors detected
Warning: Found pins functioning as undefined clocks and/or memory enables
    Info: Assuming node "clk" is an undefined clock
Info: Clock "clk" Internal fmax is restricted to 420.17 MHz between source register "present.Request" and destination register "present.Acknowledge"
    Info: fmax restricted to clock pin edge rate 2.38 ns. Expand message to see actual delay path.
        Info: + Longest register to register delay is 0.539 ns
            Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X45_Y50_N13; Fanout = 2; REG Node = 'present.Request'
            Info: 2: + IC(0.306 ns) + CELL(0.149 ns) = 0.455 ns; Loc. = LCCOMB_X45_Y50_N16; Fanout = 1; COMB Node = 'Selector1~1'
            Info: 3: + IC(0.000 ns) + CELL(0.084 ns) = 0.539 ns; Loc. = LCFF_X45_Y50_N17; Fanout = 2; REG Node = 'present.Acknowledge'
            Info: Total cell delay = 0.233 ns ( 43.23 % )
            Info: Total interconnect delay = 0.306 ns ( 56.77 % )
        Info: - Smallest clock skew is 0.000 ns
            Info: + Shortest clock path from clock "clk" to destination register is 2.907 ns
                Info: 1: + IC(0.000 ns) + CELL(0.989 ns) = 0.989 ns; Loc. = PIN_T2; Fanout = 1; CLK Node = 'clk'
                Info: 2: + IC(0.114 ns) + CELL(0.000 ns) = 1.103 ns; Loc. = CLKCTRL_G3; Fanout = 3; COMB Node = 'clk~clkctrl'
                Info: 3: + IC(1.267 ns) + CELL(0.537 ns) = 2.907 ns; Loc. = LCFF_X45_Y50_N17; Fanout = 2; REG Node = 'present.Acknowledge'
                Info: Total cell delay = 1.526 ns ( 52.49 % )
                Info: Total interconnect delay = 1.381 ns ( 47.51 % )
            Info: - Longest clock path from clock "clk" to source register is 2.907 ns
                Info: 1: + IC(0.000 ns) + CELL(0.989 ns) = 0.989 ns; Loc. = PIN_T2; Fanout = 1; CLK Node = 'clk'
                Info: 2: + IC(0.114 ns) + CELL(0.000 ns) = 1.103 ns; Loc. = CLKCTRL_G3; Fanout = 3; COMB Node = 'clk~clkctrl'
                Info: 3: + IC(1.267 ns) + CELL(0.537 ns) = 2.907 ns; Loc. = LCFF_X45_Y50_N13; Fanout = 2; REG Node = 'present.Request'
                Info: Total cell delay = 1.526 ns ( 52.49 % )
                Info: Total interconnect delay = 1.381 ns ( 47.51 % )
        Info: + Micro clock to output delay of source is 0.250 ns
        Info: + Micro setup delay of destination is -0.036 ns
Info: tsu for register "present.Acknowledge" (data pin = "rq", clock pin = "clk") is -0.567 ns
    Info: + Longest pin to register delay is 2.376 ns
        Info: 1: + IC(0.000 ns) + CELL(0.959 ns) = 0.959 ns; Loc. = PIN_G15; Fanout = 3; PIN Node = 'rq'
        Info: 2: + IC(0.895 ns) + CELL(0.438 ns) = 2.292 ns; Loc. = LCCOMB_X45_Y50_N16; Fanout = 1; COMB Node = 'Selector1~1'
        Info: 3: + IC(0.000 ns) + CELL(0.084 ns) = 2.376 ns; Loc. = LCFF_X45_Y50_N17; Fanout = 2; REG Node = 'present.Acknowledge'
        Info: Total cell delay = 1.481 ns ( 62.33 % )
        Info: Total interconnect delay = 0.895 ns ( 37.67 % )
    Info: + Micro setup delay of destination is -0.036 ns
    Info: - Shortest clock path from clock "clk" to destination register is 2.907 ns
        Info: 1: + IC(0.000 ns) + CELL(0.989 ns) = 0.989 ns; Loc. = PIN_T2; Fanout = 1; CLK Node = 'clk'
        Info: 2: + IC(0.114 ns) + CELL(0.000 ns) = 1.103 ns; Loc. = CLKCTRL_G3; Fanout = 3; COMB Node = 'clk~clkctrl'
        Info: 3: + IC(1.267 ns) + CELL(0.537 ns) = 2.907 ns; Loc. = LCFF_X45_Y50_N17; Fanout = 2; REG Node = 'present.Acknowledge'
        Info: Total cell delay = 1.526 ns ( 52.49 % )
        Info: Total interconnect delay = 1.381 ns ( 47.51 % )
Info: tco from clock "clk" to destination pin "s_out" through register "present.Attente" is 6.575 ns
    Info: + Longest clock path from clock "clk" to source register is 2.907 ns
        Info: 1: + IC(0.000 ns) + CELL(0.989 ns) = 0.989 ns; Loc. = PIN_T2; Fanout = 1; CLK Node = 'clk'
        Info: 2: + IC(0.114 ns) + CELL(0.000 ns) = 1.103 ns; Loc. = CLKCTRL_G3; Fanout = 3; COMB Node = 'clk~clkctrl'
        Info: 3: + IC(1.267 ns) + CELL(0.537 ns) = 2.907 ns; Loc. = LCFF_X45_Y50_N3; Fanout = 2; REG Node = 'present.Attente'
        Info: Total cell delay = 1.526 ns ( 52.49 % )
        Info: Total interconnect delay = 1.381 ns ( 47.51 % )
    Info: + Micro clock to output delay of source is 0.250 ns
    Info: + Longest register to pin delay is 3.418 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X45_Y50_N3; Fanout = 2; REG Node = 'present.Attente'
        Info: 2: + IC(0.630 ns) + CELL(2.788 ns) = 3.418 ns; Loc. = PIN_B15; Fanout = 0; PIN Node = 's_out'
        Info: Total cell delay = 2.788 ns ( 81.57 % )
        Info: Total interconnect delay = 0.630 ns ( 18.43 % )
Info: th for register "present.Attente" (data pin = "rq", clock pin = "clk") is 1.003 ns
    Info: + Longest clock path from clock "clk" to destination register is 2.907 ns
        Info: 1: + IC(0.000 ns) + CELL(0.989 ns) = 0.989 ns; Loc. = PIN_T2; Fanout = 1; CLK Node = 'clk'
        Info: 2: + IC(0.114 ns) + CELL(0.000 ns) = 1.103 ns; Loc. = CLKCTRL_G3; Fanout = 3; COMB Node = 'clk~clkctrl'
        Info: 3: + IC(1.267 ns) + CELL(0.537 ns) = 2.907 ns; Loc. = LCFF_X45_Y50_N3; Fanout = 2; REG Node = 'present.Attente'
        Info: Total cell delay = 1.526 ns ( 52.49 % )
        Info: Total interconnect delay = 1.381 ns ( 47.51 % )
    Info: + Micro hold delay of destination is 0.266 ns
    Info: - Shortest pin to register delay is 2.170 ns
        Info: 1: + IC(0.000 ns) + CELL(0.959 ns) = 0.959 ns; Loc. = PIN_G15; Fanout = 3; PIN Node = 'rq'
        Info: 2: + IC(0.885 ns) + CELL(0.242 ns) = 2.086 ns; Loc. = LCCOMB_X45_Y50_N2; Fanout = 1; COMB Node = 'Selector0~0'
        Info: 3: + IC(0.000 ns) + CELL(0.084 ns) = 2.170 ns; Loc. = LCFF_X45_Y50_N3; Fanout = 2; REG Node = 'present.Attente'
        Info: Total cell delay = 1.285 ns ( 59.22 % )
        Info: Total interconnect delay = 0.885 ns ( 40.78 % )
Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 1 warning
    Info: Peak virtual memory: 203 megabytes
    Info: Processing ended: Mon Sep 07 11:20:00 2020
    Info: Elapsed time: 00:00:01
    Info: Total CPU time (on all processors): 00:00:00


