m255
K4
z2
!s12c _opt
Z0 !s99 nomlopt
!s11f vlog 2023.3 2023.07, Jul 17 2023
13
!s112 1.1
!i10d 8192
!i10e 25
!i10f 100
cModel Technology
Z1 dC:/Users/wangz/Documents/GitHub/FPGA-Laboratory/Lab4/2_VGA_Display/Quartus_prj/vga_ctrl/simulation/questa
T_opt
!s110 1724154061
VL[Gm<>Y:;IfU5CY?gGQO12
04 11 4 work tb_vga_ctrl fast 0
=1-002b674aeb7f-66c480cc-392-2780
R0
!s12b OEM100
!s124 OEM10U2 
o-quiet -auto_acc_if_foreign -work work -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneive_ver -L rtl_work -L work +acc
Z2 tCvgOpt 0
n@_opt
OL;O;2023.3;77
vtb_vga_ctrl
2C:/Users/wangz/Documents/GitHub/FPGA-Laboratory/Lab4/2_VGA_Display/Quartus_prj/vga_ctrl/../../Sim/tb_vga_ctrl.v
!s110 1724154060
!i10b 1
!s100 GiRbUT5_Rza4LEeob=Cc]2
II_0hXWlXb^n@;f^Z9_YcR2
R1
w1724153763
8C:/Users/wangz/Documents/GitHub/FPGA-Laboratory/Lab4/2_VGA_Display/Quartus_prj/vga_ctrl/../../Sim/tb_vga_ctrl.v
FC:/Users/wangz/Documents/GitHub/FPGA-Laboratory/Lab4/2_VGA_Display/Quartus_prj/vga_ctrl/../../Sim/tb_vga_ctrl.v
!i122 1
L0 2 59
Z3 VDg1SIo80bB@j0V0VzS_@n1
Z4 OL;L;2023.3;77
r1
!s85 0
31
Z5 !s108 1724154059.000000
!s107 C:/Users/wangz/Documents/GitHub/FPGA-Laboratory/Lab4/2_VGA_Display/Quartus_prj/vga_ctrl/../../Sim/tb_vga_ctrl.v|
!s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+C:/Users/wangz/Documents/GitHub/FPGA-Laboratory/Lab4/2_VGA_Display/Quartus_prj/vga_ctrl/../../Sim|C:/Users/wangz/Documents/GitHub/FPGA-Laboratory/Lab4/2_VGA_Display/Quartus_prj/vga_ctrl/../../Sim/tb_vga_ctrl.v|
!i113 0
Z6 o-vlog01compat -work work -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact
!s92 -vlog01compat -work work +incdir+C:/Users/wangz/Documents/GitHub/FPGA-Laboratory/Lab4/2_VGA_Display/Quartus_prj/vga_ctrl/../../Sim -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact
R2
vvga_ctrl
2C:/Users/wangz/Documents/GitHub/FPGA-Laboratory/Lab4/2_VGA_Display/RTL/vga_ctrl.v
!s110 1724154059
!i10b 1
!s100 @GejJBha5G78JQ4i4Y[SZ0
IN;j]YzV^DDzAGBB43XGB;3
R1
w1724149627
8C:/Users/wangz/Documents/GitHub/FPGA-Laboratory/Lab4/2_VGA_Display/RTL/vga_ctrl.v
FC:/Users/wangz/Documents/GitHub/FPGA-Laboratory/Lab4/2_VGA_Display/RTL/vga_ctrl.v
!i122 0
L0 1 97
R3
R4
r1
!s85 0
31
R5
!s107 C:/Users/wangz/Documents/GitHub/FPGA-Laboratory/Lab4/2_VGA_Display/RTL/vga_ctrl.v|
!s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+C:/Users/wangz/Documents/GitHub/FPGA-Laboratory/Lab4/2_VGA_Display/RTL|C:/Users/wangz/Documents/GitHub/FPGA-Laboratory/Lab4/2_VGA_Display/RTL/vga_ctrl.v|
!i113 0
R6
!s92 -vlog01compat -work work +incdir+C:/Users/wangz/Documents/GitHub/FPGA-Laboratory/Lab4/2_VGA_Display/RTL -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact
R2
