{"version":3,"sources":["../../src/cpu/dec.ts"],"names":["createDecR","opCode","register","InstructionDefinition","decrementByteRegisterWithFlags","createDecRr","decrementRegister","internalDelay"],"mappings":";;;;;;;AAAA;;AAGO,IAAMA,UAAU,GAAG,SAAbA,UAAa,CACxBC,MADwB,EAExBC,QAFwB;AAAA,SAIxB,IAAIC,mCAAJ,CACEF,MADF,gBAESC,QAFT,GAGEE,8BAHF,CAGiCF,QAHjC,CAJwB;AAAA,CAAnB;;;;AAWA,IAAMG,WAAW,GAAG,SAAdA,WAAc,CAACJ,MAAD,EAAiBC,QAAjB;AAAA,SACzB,IAAIC,mCAAJ,CAA0BF,MAA1B,gBAAyCC,QAAzC,GACGI,iBADH,CACqBJ,QADrB,EAEGK,aAFH,EADyB;AAAA,CAApB","sourcesContent":["import { Instruction, InstructionDefinition, OpCode } from \"./instructions\";\nimport { ByteRegister } from \"./registers\";\n\nexport const createDecR = (\n  opCode: OpCode,\n  register: ByteRegister\n): Instruction =>\n  new InstructionDefinition(\n    opCode,\n    `DEC ${register}`\n  ).decrementByteRegisterWithFlags(register);\n\nexport type DecRrRegister = 'bc' | 'de' | 'hl' | 'sp';\n\nexport const createDecRr = (opCode: OpCode, register: DecRrRegister): Instruction =>\n  new InstructionDefinition(opCode, `DEC ${register}`)\n    .decrementRegister(register)\n    .internalDelay();\n"],"file":"dec.js"}