module	eatAssembler(	input		logic	beingEating1_1,		beingEating1_2,		beingEating1_3,		beingEating1_4,		beingEating1_5,
													beingEating1_6,		beingEating1_7,		beingEating1_8,		beingEating1_9,		beingEating1_10,
								output	logic	beingEating
							);

	logic	[9:0]	eat;
	always_comb
	begin
	beingEating	=	1'b0;
		att	=	{	attack1,			attack2,			attack3,			attack4,			attack5,
						attack6,			attack7,			attack8,			attack9,			attack10};
		if(att != 20'b0)
			attack	=	1'b1;
	end				
						
						
endmodule 