/*
  * This file is automatically generated by afTable.py from the xml descriptions provided as part of the STM32Cube IDE
*/

#ifndef LOWLEVEL_INCLUDE_DEVICE_ALTERNATE_FUNCTION
#define LOWLEVEL_INCLUDE_DEVICE_ALTERNATE_FUNCTION

#define I2C1_SCL_PB6_ PB6,GPIO_AF4
#define I2C1_SCL_PB8_ PB8,GPIO_AF4
#define _I2C1_SCL_PB6_ 1
#define _I2C1_SCL_PB8_ 1

#define I2C1_SDA_PB7_ PB7,GPIO_AF4
#define I2C1_SDA_PB9_ PB9,GPIO_AF4
#define _I2C1_SDA_PB7_ 1
#define _I2C1_SDA_PB9_ 1

#define I2C1_SMBA_PB5_ PB5,GPIO_AF4
#define _I2C1_SMBA_PB5_ 1

#define I2C2_SCL_PB10_ PB10,GPIO_AF4
#define _I2C2_SCL_PB10_ 1

#define I2C2_SDA_PB11_ PB11,GPIO_AF4
#define I2C2_SDA_PB3_ PB3,GPIO_AF9
#define I2C2_SDA_PB9_ PB9,GPIO_AF9
#define _I2C2_SDA_PB11_ 1
#define _I2C2_SDA_PB3_ 1
#define _I2C2_SDA_PB9_ 1

#define I2C2_SMBA_PB12_ PB12,GPIO_AF4
#define _I2C2_SMBA_PB12_ 1

#define I2C3_SCL_PA8_ PA8,GPIO_AF4
#define _I2C3_SCL_PA8_ 1

#define I2C3_SDA_PB4_ PB4,GPIO_AF9
#define I2C3_SDA_PB8_ PB8,GPIO_AF9
#define I2C3_SDA_PC9_ PC9,GPIO_AF4
#define _I2C3_SDA_PB4_ 1
#define _I2C3_SDA_PB8_ 1
#define _I2C3_SDA_PC9_ 1

#define I2C3_SMBA_PA9_ PA9,GPIO_AF4
#define _I2C3_SMBA_PA9_ 1

#define I2S1_CK_PA5_ PA5,GPIO_AF5
#define I2S1_CK_PB3_ PB3,GPIO_AF5
#define _I2S1_CK_PA5_ 1
#define _I2S1_CK_PB3_ 1

#define I2S1_SD_PA7_ PA7,GPIO_AF5
#define I2S1_SD_PB5_ PB5,GPIO_AF5
#define _I2S1_SD_PA7_ 1
#define _I2S1_SD_PB5_ 1

#define I2S1_WS_PA15_ PA15,GPIO_AF5
#define I2S1_WS_PA4_ PA4,GPIO_AF5
#define _I2S1_WS_PA15_ 1
#define _I2S1_WS_PA4_ 1

#define I2S2_CK_PB10_ PB10,GPIO_AF5
#define I2S2_CK_PB13_ PB13,GPIO_AF5
#define I2S2_CK_PC7_ PC7,GPIO_AF5
#define I2S2_CK_PD3_ PD3,GPIO_AF5
#define _I2S2_CK_PB10_ 1
#define _I2S2_CK_PB13_ 1
#define _I2S2_CK_PC7_ 1
#define _I2S2_CK_PD3_ 1

#define I2S2_MCK_PA3_ PA3,GPIO_AF5
#define I2S2_MCK_PA6_ PA6,GPIO_AF6
#define I2S2_MCK_PC6_ PC6,GPIO_AF5
#define _I2S2_MCK_PA3_ 1
#define _I2S2_MCK_PA6_ 1
#define _I2S2_MCK_PC6_ 1

#define I2S2_SD_PB15_ PB15,GPIO_AF5
#define I2S2_SD_PC3_ PC3,GPIO_AF5
#define _I2S2_SD_PB15_ 1
#define _I2S2_SD_PC3_ 1

#define I2S2_WS_PB12_ PB12,GPIO_AF5
#define I2S2_WS_PB9_ PB9,GPIO_AF5
#define _I2S2_WS_PB12_ 1
#define _I2S2_WS_PB9_ 1

#define I2S2_ext_SD_PB14_ PB14,GPIO_AF6
#define I2S2_ext_SD_PC2_ PC2,GPIO_AF6
#define _I2S2_ext_SD_PB14_ 1
#define _I2S2_ext_SD_PC2_ 1

#define I2S3_CK_PB12_ PB12,GPIO_AF7
#define I2S3_CK_PB3_ PB3,GPIO_AF6
#define I2S3_CK_PC10_ PC10,GPIO_AF6
#define _I2S3_CK_PB12_ 1
#define _I2S3_CK_PB3_ 1
#define _I2S3_CK_PC10_ 1

#define I2S3_MCK_PB10_ PB10,GPIO_AF6
#define I2S3_MCK_PC7_ PC7,GPIO_AF6
#define _I2S3_MCK_PB10_ 1
#define _I2S3_MCK_PC7_ 1

#define I2S3_SD_PB5_ PB5,GPIO_AF6
#define I2S3_SD_PC12_ PC12,GPIO_AF6
#define I2S3_SD_PD6_ PD6,GPIO_AF5
#define _I2S3_SD_PB5_ 1
#define _I2S3_SD_PC12_ 1
#define _I2S3_SD_PD6_ 1

#define I2S3_WS_PA15_ PA15,GPIO_AF6
#define I2S3_WS_PA4_ PA4,GPIO_AF6
#define _I2S3_WS_PA15_ 1
#define _I2S3_WS_PA4_ 1

#define I2S3_ext_SD_PB4_ PB4,GPIO_AF7
#define I2S3_ext_SD_PC11_ PC11,GPIO_AF5
#define _I2S3_ext_SD_PB4_ 1
#define _I2S3_ext_SD_PC11_ 1

#define I2S4_CK_PB13_ PB13,GPIO_AF6
#define I2S4_CK_PE12_ PE12,GPIO_AF5
#define I2S4_CK_PE2_ PE2,GPIO_AF5
#define _I2S4_CK_PB13_ 1
#define _I2S4_CK_PE12_ 1
#define _I2S4_CK_PE2_ 1

#define I2S4_SD_PA1_ PA1,GPIO_AF5
#define I2S4_SD_PE14_ PE14,GPIO_AF5
#define I2S4_SD_PE6_ PE6,GPIO_AF5
#define _I2S4_SD_PA1_ 1
#define _I2S4_SD_PE14_ 1
#define _I2S4_SD_PE6_ 1

#define I2S4_WS_PB12_ PB12,GPIO_AF6
#define I2S4_WS_PE11_ PE11,GPIO_AF5
#define I2S4_WS_PE4_ PE4,GPIO_AF5
#define _I2S4_WS_PB12_ 1
#define _I2S4_WS_PE11_ 1
#define _I2S4_WS_PE4_ 1

#define I2S5_CK_PB0_ PB0,GPIO_AF6
#define I2S5_CK_PE12_ PE12,GPIO_AF6
#define I2S5_CK_PE2_ PE2,GPIO_AF6
#define _I2S5_CK_PB0_ 1
#define _I2S5_CK_PE12_ 1
#define _I2S5_CK_PE2_ 1

#define I2S5_SD_PA10_ PA10,GPIO_AF6
#define I2S5_SD_PB8_ PB8,GPIO_AF6
#define I2S5_SD_PE14_ PE14,GPIO_AF6
#define I2S5_SD_PE6_ PE6,GPIO_AF6
#define _I2S5_SD_PA10_ 1
#define _I2S5_SD_PB8_ 1
#define _I2S5_SD_PE14_ 1
#define _I2S5_SD_PE6_ 1

#define I2S5_WS_PB1_ PB1,GPIO_AF6
#define I2S5_WS_PE11_ PE11,GPIO_AF6
#define I2S5_WS_PE4_ PE4,GPIO_AF6
#define _I2S5_WS_PB1_ 1
#define _I2S5_WS_PE11_ 1
#define _I2S5_WS_PE4_ 1

#define I2S_CKIN_PA2_ PA2,GPIO_AF5
#define I2S_CKIN_PB11_ PB11,GPIO_AF5
#define I2S_CKIN_PC9_ PC9,GPIO_AF5
#define _I2S_CKIN_PA2_ 1
#define _I2S_CKIN_PB11_ 1
#define _I2S_CKIN_PC9_ 1

#define RCC_MCO_1_PA8_ PA8,GPIO_AF0
#define _RCC_MCO_1_PA8_ 1

#define RCC_MCO_2_PC9_ PC9,GPIO_AF0
#define _RCC_MCO_2_PC9_ 1

#define RTC_REFIN_PB15_ PB15,GPIO_AF0
#define _RTC_REFIN_PB15_ 1

#define SDIO_CK_PB15_ PB15,GPIO_AF12
#define SDIO_CK_PC12_ PC12,GPIO_AF12
#define _SDIO_CK_PB15_ 1
#define _SDIO_CK_PC12_ 1

#define SDIO_CMD_PA6_ PA6,GPIO_AF12
#define SDIO_CMD_PD2_ PD2,GPIO_AF12
#define _SDIO_CMD_PA6_ 1
#define _SDIO_CMD_PD2_ 1

#define SDIO_D0_PB4_ PB4,GPIO_AF12
#define SDIO_D0_PB7_ PB7,GPIO_AF12
#define SDIO_D0_PC8_ PC8,GPIO_AF12
#define _SDIO_D0_PB4_ 1
#define _SDIO_D0_PB7_ 1
#define _SDIO_D0_PC8_ 1

#define SDIO_D1_PA8_ PA8,GPIO_AF12
#define SDIO_D1_PC9_ PC9,GPIO_AF12
#define _SDIO_D1_PA8_ 1
#define _SDIO_D1_PC9_ 1

#define SDIO_D2_PA9_ PA9,GPIO_AF12
#define SDIO_D2_PC10_ PC10,GPIO_AF12
#define _SDIO_D2_PA9_ 1
#define _SDIO_D2_PC10_ 1

#define SDIO_D3_PB5_ PB5,GPIO_AF12
#define SDIO_D3_PC11_ PC11,GPIO_AF12
#define _SDIO_D3_PB5_ 1
#define _SDIO_D3_PC11_ 1

#define SDIO_D4_PB8_ PB8,GPIO_AF12
#define _SDIO_D4_PB8_ 1

#define SDIO_D5_PB9_ PB9,GPIO_AF12
#define _SDIO_D5_PB9_ 1

#define SDIO_D6_PB14_ PB14,GPIO_AF12
#define SDIO_D6_PC6_ PC6,GPIO_AF12
#define _SDIO_D6_PB14_ 1
#define _SDIO_D6_PC6_ 1

#define SDIO_D7_PB10_ PB10,GPIO_AF12
#define SDIO_D7_PC7_ PC7,GPIO_AF12
#define _SDIO_D7_PB10_ 1
#define _SDIO_D7_PC7_ 1

#define SPI1_MISO_PA6_ PA6,GPIO_AF5
#define SPI1_MISO_PB4_ PB4,GPIO_AF5
#define _SPI1_MISO_PA6_ 1
#define _SPI1_MISO_PB4_ 1

#define SPI1_MOSI_PA7_ PA7,GPIO_AF5
#define SPI1_MOSI_PB5_ PB5,GPIO_AF5
#define _SPI1_MOSI_PA7_ 1
#define _SPI1_MOSI_PB5_ 1

#define SPI1_NSS_PA15_ PA15,GPIO_AF5
#define SPI1_NSS_PA4_ PA4,GPIO_AF5
#define _SPI1_NSS_PA15_ 1
#define _SPI1_NSS_PA4_ 1

#define SPI1_SCK_PA5_ PA5,GPIO_AF5
#define SPI1_SCK_PB3_ PB3,GPIO_AF5
#define _SPI1_SCK_PA5_ 1
#define _SPI1_SCK_PB3_ 1

#define SPI2_MISO_PB14_ PB14,GPIO_AF5
#define SPI2_MISO_PC2_ PC2,GPIO_AF5
#define _SPI2_MISO_PB14_ 1
#define _SPI2_MISO_PC2_ 1

#define SPI2_MOSI_PB15_ PB15,GPIO_AF5
#define SPI2_MOSI_PC3_ PC3,GPIO_AF5
#define _SPI2_MOSI_PB15_ 1
#define _SPI2_MOSI_PC3_ 1

#define SPI2_NSS_PB12_ PB12,GPIO_AF5
#define SPI2_NSS_PB9_ PB9,GPIO_AF5
#define _SPI2_NSS_PB12_ 1
#define _SPI2_NSS_PB9_ 1

#define SPI2_SCK_PB10_ PB10,GPIO_AF5
#define SPI2_SCK_PB13_ PB13,GPIO_AF5
#define SPI2_SCK_PC7_ PC7,GPIO_AF5
#define SPI2_SCK_PD3_ PD3,GPIO_AF5
#define _SPI2_SCK_PB10_ 1
#define _SPI2_SCK_PB13_ 1
#define _SPI2_SCK_PC7_ 1
#define _SPI2_SCK_PD3_ 1

#define SPI3_MISO_PB4_ PB4,GPIO_AF6
#define SPI3_MISO_PC11_ PC11,GPIO_AF6
#define _SPI3_MISO_PB4_ 1
#define _SPI3_MISO_PC11_ 1

#define SPI3_MOSI_PB5_ PB5,GPIO_AF6
#define SPI3_MOSI_PC12_ PC12,GPIO_AF6
#define SPI3_MOSI_PD6_ PD6,GPIO_AF5
#define _SPI3_MOSI_PB5_ 1
#define _SPI3_MOSI_PC12_ 1
#define _SPI3_MOSI_PD6_ 1

#define SPI3_NSS_PA15_ PA15,GPIO_AF6
#define SPI3_NSS_PA4_ PA4,GPIO_AF6
#define _SPI3_NSS_PA15_ 1
#define _SPI3_NSS_PA4_ 1

#define SPI3_SCK_PB12_ PB12,GPIO_AF7
#define SPI3_SCK_PB3_ PB3,GPIO_AF6
#define SPI3_SCK_PC10_ PC10,GPIO_AF6
#define _SPI3_SCK_PB12_ 1
#define _SPI3_SCK_PB3_ 1
#define _SPI3_SCK_PC10_ 1

#define SPI4_MISO_PA11_ PA11,GPIO_AF6
#define SPI4_MISO_PE13_ PE13,GPIO_AF5
#define SPI4_MISO_PE5_ PE5,GPIO_AF5
#define _SPI4_MISO_PA11_ 1
#define _SPI4_MISO_PE13_ 1
#define _SPI4_MISO_PE5_ 1

#define SPI4_MOSI_PA1_ PA1,GPIO_AF5
#define SPI4_MOSI_PE14_ PE14,GPIO_AF5
#define SPI4_MOSI_PE6_ PE6,GPIO_AF5
#define _SPI4_MOSI_PA1_ 1
#define _SPI4_MOSI_PE14_ 1
#define _SPI4_MOSI_PE6_ 1

#define SPI4_NSS_PB12_ PB12,GPIO_AF6
#define SPI4_NSS_PE11_ PE11,GPIO_AF5
#define SPI4_NSS_PE4_ PE4,GPIO_AF5
#define _SPI4_NSS_PB12_ 1
#define _SPI4_NSS_PE11_ 1
#define _SPI4_NSS_PE4_ 1

#define SPI4_SCK_PB13_ PB13,GPIO_AF6
#define SPI4_SCK_PE12_ PE12,GPIO_AF5
#define SPI4_SCK_PE2_ PE2,GPIO_AF5
#define _SPI4_SCK_PB13_ 1
#define _SPI4_SCK_PE12_ 1
#define _SPI4_SCK_PE2_ 1

#define SPI5_MISO_PA12_ PA12,GPIO_AF6
#define SPI5_MISO_PE13_ PE13,GPIO_AF6
#define SPI5_MISO_PE5_ PE5,GPIO_AF6
#define _SPI5_MISO_PA12_ 1
#define _SPI5_MISO_PE13_ 1
#define _SPI5_MISO_PE5_ 1

#define SPI5_MOSI_PA10_ PA10,GPIO_AF6
#define SPI5_MOSI_PB8_ PB8,GPIO_AF6
#define SPI5_MOSI_PE14_ PE14,GPIO_AF6
#define SPI5_MOSI_PE6_ PE6,GPIO_AF6
#define _SPI5_MOSI_PA10_ 1
#define _SPI5_MOSI_PB8_ 1
#define _SPI5_MOSI_PE14_ 1
#define _SPI5_MOSI_PE6_ 1

#define SPI5_NSS_PB1_ PB1,GPIO_AF6
#define SPI5_NSS_PE11_ PE11,GPIO_AF6
#define SPI5_NSS_PE4_ PE4,GPIO_AF6
#define _SPI5_NSS_PB1_ 1
#define _SPI5_NSS_PE11_ 1
#define _SPI5_NSS_PE4_ 1

#define SPI5_SCK_PB0_ PB0,GPIO_AF6
#define SPI5_SCK_PE12_ PE12,GPIO_AF6
#define SPI5_SCK_PE2_ PE2,GPIO_AF6
#define _SPI5_SCK_PB0_ 1
#define _SPI5_SCK_PE12_ 1
#define _SPI5_SCK_PE2_ 1

#define SYS_JTCK-SWCLK_PA14_ PA14,GPIO_AF0
#define _SYS_JTCK-SWCLK_PA14_ 1

#define SYS_JTDI_PA15_ PA15,GPIO_AF0
#define _SYS_JTDI_PA15_ 1

#define SYS_JTDO-SWO_PB3_ PB3,GPIO_AF0
#define _SYS_JTDO-SWO_PB3_ 1

#define SYS_JTMS-SWDIO_PA13_ PA13,GPIO_AF0
#define _SYS_JTMS-SWDIO_PA13_ 1

#define SYS_JTRST_PB4_ PB4,GPIO_AF0
#define _SYS_JTRST_PB4_ 1

#define SYS_TRACECLK_PE2_ PE2,GPIO_AF0
#define _SYS_TRACECLK_PE2_ 1

#define SYS_TRACED0_PE3_ PE3,GPIO_AF0
#define _SYS_TRACED0_PE3_ 1

#define SYS_TRACED1_PE4_ PE4,GPIO_AF0
#define _SYS_TRACED1_PE4_ 1

#define SYS_TRACED2_PE5_ PE5,GPIO_AF0
#define _SYS_TRACED2_PE5_ 1

#define SYS_TRACED3_PE6_ PE6,GPIO_AF0
#define _SYS_TRACED3_PE6_ 1

#define TIM10_CH1_PB8_ PB8,GPIO_AF3
#define _TIM10_CH1_PB8_ 1

#define TIM11_CH1_PB9_ PB9,GPIO_AF3
#define _TIM11_CH1_PB9_ 1

#define TIM1_BKIN_PA6_ PA6,GPIO_AF1
#define TIM1_BKIN_PB12_ PB12,GPIO_AF1
#define TIM1_BKIN_PE15_ PE15,GPIO_AF1
#define _TIM1_BKIN_PA6_ 1
#define _TIM1_BKIN_PB12_ 1
#define _TIM1_BKIN_PE15_ 1

#define TIM1_CH1_PA8_ PA8,GPIO_AF1
#define TIM1_CH1_PE9_ PE9,GPIO_AF1
#define _TIM1_CH1_PA8_ 1
#define _TIM1_CH1_PE9_ 1

#define TIM1_CH1N_PA7_ PA7,GPIO_AF1
#define TIM1_CH1N_PB13_ PB13,GPIO_AF1
#define TIM1_CH1N_PE8_ PE8,GPIO_AF1
#define _TIM1_CH1N_PA7_ 1
#define _TIM1_CH1N_PB13_ 1
#define _TIM1_CH1N_PE8_ 1

#define TIM1_CH2_PA9_ PA9,GPIO_AF1
#define TIM1_CH2_PE11_ PE11,GPIO_AF1
#define _TIM1_CH2_PA9_ 1
#define _TIM1_CH2_PE11_ 1

#define TIM1_CH2N_PB0_ PB0,GPIO_AF1
#define TIM1_CH2N_PB14_ PB14,GPIO_AF1
#define TIM1_CH2N_PE10_ PE10,GPIO_AF1
#define _TIM1_CH2N_PB0_ 1
#define _TIM1_CH2N_PB14_ 1
#define _TIM1_CH2N_PE10_ 1

#define TIM1_CH3_PA10_ PA10,GPIO_AF1
#define TIM1_CH3_PE13_ PE13,GPIO_AF1
#define _TIM1_CH3_PA10_ 1
#define _TIM1_CH3_PE13_ 1

#define TIM1_CH3N_PB1_ PB1,GPIO_AF1
#define TIM1_CH3N_PB15_ PB15,GPIO_AF1
#define TIM1_CH3N_PE12_ PE12,GPIO_AF1
#define _TIM1_CH3N_PB1_ 1
#define _TIM1_CH3N_PB15_ 1
#define _TIM1_CH3N_PE12_ 1

#define TIM1_CH4_PA11_ PA11,GPIO_AF1
#define TIM1_CH4_PE14_ PE14,GPIO_AF1
#define _TIM1_CH4_PA11_ 1
#define _TIM1_CH4_PE14_ 1

#define TIM1_ETR_PA12_ PA12,GPIO_AF1
#define TIM1_ETR_PE7_ PE7,GPIO_AF1
#define _TIM1_ETR_PA12_ 1
#define _TIM1_ETR_PE7_ 1

#define TIM2_CH1_PA0_ PA0,GPIO_AF1
#define TIM2_CH1_PA15_ PA15,GPIO_AF1
#define TIM2_CH1_PA5_ PA5,GPIO_AF1
#define _TIM2_CH1_PA0_ 1
#define _TIM2_CH1_PA15_ 1
#define _TIM2_CH1_PA5_ 1

#define TIM2_CH2_PA1_ PA1,GPIO_AF1
#define TIM2_CH2_PB3_ PB3,GPIO_AF1
#define _TIM2_CH2_PA1_ 1
#define _TIM2_CH2_PB3_ 1

#define TIM2_CH3_PA2_ PA2,GPIO_AF1
#define TIM2_CH3_PB10_ PB10,GPIO_AF1
#define _TIM2_CH3_PA2_ 1
#define _TIM2_CH3_PB10_ 1

#define TIM2_CH4_PA3_ PA3,GPIO_AF1
#define TIM2_CH4_PB11_ PB11,GPIO_AF1
#define _TIM2_CH4_PA3_ 1
#define _TIM2_CH4_PB11_ 1

#define TIM2_ETR_PA0_ PA0,GPIO_AF1
#define TIM2_ETR_PA15_ PA15,GPIO_AF1
#define TIM2_ETR_PA5_ PA5,GPIO_AF1
#define _TIM2_ETR_PA0_ 1
#define _TIM2_ETR_PA15_ 1
#define _TIM2_ETR_PA5_ 1

#define TIM3_CH1_PA6_ PA6,GPIO_AF2
#define TIM3_CH1_PB4_ PB4,GPIO_AF2
#define TIM3_CH1_PC6_ PC6,GPIO_AF2
#define _TIM3_CH1_PA6_ 1
#define _TIM3_CH1_PB4_ 1
#define _TIM3_CH1_PC6_ 1

#define TIM3_CH2_PA7_ PA7,GPIO_AF2
#define TIM3_CH2_PB5_ PB5,GPIO_AF2
#define TIM3_CH2_PC7_ PC7,GPIO_AF2
#define _TIM3_CH2_PA7_ 1
#define _TIM3_CH2_PB5_ 1
#define _TIM3_CH2_PC7_ 1

#define TIM3_CH3_PB0_ PB0,GPIO_AF2
#define TIM3_CH3_PC8_ PC8,GPIO_AF2
#define _TIM3_CH3_PB0_ 1
#define _TIM3_CH3_PC8_ 1

#define TIM3_CH4_PB1_ PB1,GPIO_AF2
#define TIM3_CH4_PC9_ PC9,GPIO_AF2
#define _TIM3_CH4_PB1_ 1
#define _TIM3_CH4_PC9_ 1

#define TIM3_ETR_PD2_ PD2,GPIO_AF2
#define _TIM3_ETR_PD2_ 1

#define TIM4_CH1_PB6_ PB6,GPIO_AF2
#define TIM4_CH1_PD12_ PD12,GPIO_AF2
#define _TIM4_CH1_PB6_ 1
#define _TIM4_CH1_PD12_ 1

#define TIM4_CH2_PB7_ PB7,GPIO_AF2
#define TIM4_CH2_PD13_ PD13,GPIO_AF2
#define _TIM4_CH2_PB7_ 1
#define _TIM4_CH2_PD13_ 1

#define TIM4_CH3_PB8_ PB8,GPIO_AF2
#define TIM4_CH3_PD14_ PD14,GPIO_AF2
#define _TIM4_CH3_PB8_ 1
#define _TIM4_CH3_PD14_ 1

#define TIM4_CH4_PB9_ PB9,GPIO_AF2
#define TIM4_CH4_PD15_ PD15,GPIO_AF2
#define _TIM4_CH4_PB9_ 1
#define _TIM4_CH4_PD15_ 1

#define TIM4_ETR_PE0_ PE0,GPIO_AF2
#define _TIM4_ETR_PE0_ 1

#define TIM5_CH1_PA0_ PA0,GPIO_AF2
#define _TIM5_CH1_PA0_ 1

#define TIM5_CH2_PA1_ PA1,GPIO_AF2
#define _TIM5_CH2_PA1_ 1

#define TIM5_CH3_PA2_ PA2,GPIO_AF2
#define _TIM5_CH3_PA2_ 1

#define TIM5_CH4_PA3_ PA3,GPIO_AF2
#define _TIM5_CH4_PA3_ 1

#define TIM9_CH1_PA2_ PA2,GPIO_AF3
#define TIM9_CH1_PE5_ PE5,GPIO_AF3
#define _TIM9_CH1_PA2_ 1
#define _TIM9_CH1_PE5_ 1

#define TIM9_CH2_PA3_ PA3,GPIO_AF3
#define TIM9_CH2_PE6_ PE6,GPIO_AF3
#define _TIM9_CH2_PA3_ 1
#define _TIM9_CH2_PE6_ 1

#define UART1_CK_PA8_ PA8,GPIO_AF7
#define _UART1_CK_PA8_ 1

#define UART1_CTS_PA11_ PA11,GPIO_AF7
#define _UART1_CTS_PA11_ 1

#define UART1_RTS_PA12_ PA12,GPIO_AF7
#define _UART1_RTS_PA12_ 1

#define UART1_RX_PA10_ PA10,GPIO_AF7
#define UART1_RX_PB3_ PB3,GPIO_AF7
#define UART1_RX_PB7_ PB7,GPIO_AF7
#define _UART1_RX_PA10_ 1
#define _UART1_RX_PB3_ 1
#define _UART1_RX_PB7_ 1

#define UART1_TX_PA15_ PA15,GPIO_AF7
#define UART1_TX_PA9_ PA9,GPIO_AF7
#define UART1_TX_PB6_ PB6,GPIO_AF7
#define _UART1_TX_PA15_ 1
#define _UART1_TX_PA9_ 1
#define _UART1_TX_PB6_ 1

#define UART2_CK_PA4_ PA4,GPIO_AF7
#define UART2_CK_PD7_ PD7,GPIO_AF7
#define _UART2_CK_PA4_ 1
#define _UART2_CK_PD7_ 1

#define UART2_CTS_PA0_ PA0,GPIO_AF7
#define UART2_CTS_PD3_ PD3,GPIO_AF7
#define _UART2_CTS_PA0_ 1
#define _UART2_CTS_PD3_ 1

#define UART2_RTS_PA1_ PA1,GPIO_AF7
#define UART2_RTS_PD4_ PD4,GPIO_AF7
#define _UART2_RTS_PA1_ 1
#define _UART2_RTS_PD4_ 1

#define UART2_RX_PA3_ PA3,GPIO_AF7
#define UART2_RX_PD6_ PD6,GPIO_AF7
#define _UART2_RX_PA3_ 1
#define _UART2_RX_PD6_ 1

#define UART2_TX_PA2_ PA2,GPIO_AF7
#define UART2_TX_PD5_ PD5,GPIO_AF7
#define _UART2_TX_PA2_ 1
#define _UART2_TX_PD5_ 1

#define UART6_CK_PC8_ PC8,GPIO_AF8
#define _UART6_CK_PC8_ 1

#define UART6_RX_PA12_ PA12,GPIO_AF8
#define UART6_RX_PC7_ PC7,GPIO_AF8
#define _UART6_RX_PA12_ 1
#define _UART6_RX_PC7_ 1

#define UART6_TX_PA11_ PA11,GPIO_AF8
#define UART6_TX_PC6_ PC6,GPIO_AF8
#define _UART6_TX_PA11_ 1
#define _UART6_TX_PC6_ 1

#define USART1_CK_PA8_ PA8,GPIO_AF7
#define _USART1_CK_PA8_ 1

#define USART1_CTS_PA11_ PA11,GPIO_AF7
#define _USART1_CTS_PA11_ 1

#define USART1_RTS_PA12_ PA12,GPIO_AF7
#define _USART1_RTS_PA12_ 1

#define USART1_RX_PA10_ PA10,GPIO_AF7
#define USART1_RX_PB3_ PB3,GPIO_AF7
#define USART1_RX_PB7_ PB7,GPIO_AF7
#define _USART1_RX_PA10_ 1
#define _USART1_RX_PB3_ 1
#define _USART1_RX_PB7_ 1

#define USART1_TX_PA15_ PA15,GPIO_AF7
#define USART1_TX_PA9_ PA9,GPIO_AF7
#define USART1_TX_PB6_ PB6,GPIO_AF7
#define _USART1_TX_PA15_ 1
#define _USART1_TX_PA9_ 1
#define _USART1_TX_PB6_ 1

#define USART2_CK_PA4_ PA4,GPIO_AF7
#define USART2_CK_PD7_ PD7,GPIO_AF7
#define _USART2_CK_PA4_ 1
#define _USART2_CK_PD7_ 1

#define USART2_CTS_PA0_ PA0,GPIO_AF7
#define USART2_CTS_PD3_ PD3,GPIO_AF7
#define _USART2_CTS_PA0_ 1
#define _USART2_CTS_PD3_ 1

#define USART2_RTS_PA1_ PA1,GPIO_AF7
#define USART2_RTS_PD4_ PD4,GPIO_AF7
#define _USART2_RTS_PA1_ 1
#define _USART2_RTS_PD4_ 1

#define USART2_RX_PA3_ PA3,GPIO_AF7
#define USART2_RX_PD6_ PD6,GPIO_AF7
#define _USART2_RX_PA3_ 1
#define _USART2_RX_PD6_ 1

#define USART2_TX_PA2_ PA2,GPIO_AF7
#define USART2_TX_PD5_ PD5,GPIO_AF7
#define _USART2_TX_PA2_ 1
#define _USART2_TX_PD5_ 1

#define USART6_CK_PC8_ PC8,GPIO_AF8
#define _USART6_CK_PC8_ 1

#define USART6_RX_PA12_ PA12,GPIO_AF8
#define USART6_RX_PC7_ PC7,GPIO_AF8
#define _USART6_RX_PA12_ 1
#define _USART6_RX_PC7_ 1

#define USART6_TX_PA11_ PA11,GPIO_AF8
#define USART6_TX_PC6_ PC6,GPIO_AF8
#define _USART6_TX_PA11_ 1
#define _USART6_TX_PC6_ 1

#define USB_OTG_FS_DM_PA11_ PA11,GPIO_AF10
#define _USB_OTG_FS_DM_PA11_ 1

#define USB_OTG_FS_DP_PA12_ PA12,GPIO_AF10
#define _USB_OTG_FS_DP_PA12_ 1

#define USB_OTG_FS_ID_PA10_ PA10,GPIO_AF10
#define _USB_OTG_FS_ID_PA10_ 1

#define USB_OTG_FS_SOF_PA8_ PA8,GPIO_AF10
#define _USB_OTG_FS_SOF_PA8_ 1

#define USB_OTG_FS_VBUS_PA9_ PA9,GPIO_AF10
#define _USB_OTG_FS_VBUS_PA9_ 1

#endif /* LOWLEVEL_INCLUDE_DEVICE_ALTERNATE_FUNCTION */