{
  "module_name": "aspeed_gfx.h",
  "hash_id": "be49112ecb5b0f50f495948026410c50029498b03d315910ab65a9067f169b54",
  "original_prompt": "Ingested from linux-6.6.14/drivers/gpu/drm/aspeed/aspeed_gfx.h",
  "human_readable_source": " \n \n\n#include <drm/drm_device.h>\n#include <drm/drm_simple_kms_helper.h>\n\nstruct aspeed_gfx {\n\tstruct drm_device\t\tdrm;\n\tvoid __iomem\t\t\t*base;\n\tstruct clk\t\t\t*clk;\n\tstruct reset_control\t\t*rst;\n\tstruct regmap\t\t\t*scu;\n\n\tu32\t\t\t\tdac_reg;\n\tu32\t\t\t\tint_clr_reg;\n\tu32\t\t\t\tvga_scratch_reg;\n\tu32\t\t\t\tthrod_val;\n\tu32\t\t\t\tscan_line_max;\n\n\tstruct drm_simple_display_pipe\tpipe;\n\tstruct drm_connector\t\tconnector;\n};\n#define to_aspeed_gfx(x) container_of(x, struct aspeed_gfx, drm)\n\nint aspeed_gfx_create_pipe(struct drm_device *drm);\nint aspeed_gfx_create_output(struct drm_device *drm);\n\n#define CRT_CTRL1\t\t0x60  \n#define CRT_CTRL2\t\t0x64  \n#define CRT_STATUS\t\t0x68  \n#define CRT_MISC\t\t0x6c  \n#define CRT_HORIZ0\t\t0x70  \n#define CRT_HORIZ1\t\t0x74  \n#define CRT_VERT0\t\t0x78  \n#define CRT_VERT1\t\t0x7C  \n#define CRT_ADDR\t\t0x80  \n#define CRT_OFFSET\t\t0x84  \n#define CRT_THROD\t\t0x88  \n#define CRT_XSCALE\t\t0x8C  \n#define CRT_CURSOR0\t\t0x90  \n#define CRT_CURSOR1\t\t0x94  \n#define CRT_CURSOR2\t\t0x98  \n#define CRT_9C\t\t\t0x9C\n#define CRT_OSD_H\t\t0xA0  \n#define CRT_OSD_V\t\t0xA4  \n#define CRT_OSD_ADDR\t\t0xA8  \n#define CRT_OSD_DISP\t\t0xAC  \n#define CRT_OSD_THRESH\t\t0xB0  \n#define CRT_B4\t\t\t0xB4\n#define CRT_STS_V\t\t0xB8  \n#define CRT_SCRATCH\t\t0xBC  \n#define CRT_BB0_ADDR\t\t0xD0  \n#define CRT_BB1_ADDR\t\t0xD4  \n#define CRT_BB_COUNT\t\t0xD8  \n#define OSD_COLOR1\t\t0xE0  \n#define OSD_COLOR2\t\t0xE4  \n#define OSD_COLOR3\t\t0xE8  \n#define OSD_COLOR4\t\t0xEC  \n#define OSD_COLOR5\t\t0xF0  \n#define OSD_COLOR6\t\t0xF4  \n#define OSD_COLOR7\t\t0xF8  \n#define OSD_COLOR8\t\t0xFC  \n\n \n#define CRT_CTRL_EN\t\t\tBIT(0)\n#define CRT_CTRL_HW_CURSOR_EN\t\tBIT(1)\n#define CRT_CTRL_OSD_EN\t\t\tBIT(2)\n#define CRT_CTRL_INTERLACED\t\tBIT(3)\n#define CRT_CTRL_COLOR_RGB565\t\t(0 << 7)\n#define CRT_CTRL_COLOR_YUV444\t\t(1 << 7)\n#define CRT_CTRL_COLOR_XRGB8888\t\t(2 << 7)\n#define CRT_CTRL_COLOR_RGB888\t\t(3 << 7)\n#define CRT_CTRL_COLOR_YUV444_2RGB\t(5 << 7)\n#define CRT_CTRL_COLOR_YUV422\t\t(7 << 7)\n#define CRT_CTRL_COLOR_MASK\t\tGENMASK(9, 7)\n#define CRT_CTRL_HSYNC_NEGATIVE\t\tBIT(16)\n#define CRT_CTRL_VSYNC_NEGATIVE\t\tBIT(17)\n#define CRT_CTRL_VERTICAL_INTR_EN\tBIT(30)\n#define CRT_CTRL_VERTICAL_INTR_STS\tBIT(31)\n\n \n#define CRT_CTRL_DAC_EN\t\t\tBIT(0)\n#define CRT_CTRL_VBLANK_LINE(x)\t\t(((x) << 20) & CRT_CTRL_VBLANK_LINE_MASK)\n#define CRT_CTRL_VBLANK_LINE_MASK\tGENMASK(31, 20)\n\n \n#define CRT_H_TOTAL(x)\t\t\t(x)\n#define CRT_H_DE(x)\t\t\t((x) << 16)\n\n \n#define CRT_H_RS_START(x)\t\t(x)\n#define CRT_H_RS_END(x)\t\t\t((x) << 16)\n\n \n#define CRT_V_TOTAL(x)\t\t\t(x)\n#define CRT_V_DE(x)\t\t\t((x) << 16)\n\n \n#define CRT_V_RS_START(x)\t\t(x)\n#define CRT_V_RS_END(x)\t\t\t((x) << 16)\n\n \n#define CRT_DISP_OFFSET(x)\t\t(x)\n#define CRT_TERM_COUNT(x)\t\t((x) << 16)\n\n \n#define CRT_THROD_LOW(x)\t\t(x)\n#define CRT_THROD_HIGH(x)\t\t((x) << 8)\n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}