{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1645734913140 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition " "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1645734913143 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Feb 24 23:35:13 2022 " "Processing started: Thu Feb 24 23:35:13 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1645734913143 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1645734913143 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off top -c top " "Command: quartus_map --read_settings_files=on --write_settings_files=off top -c top" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1645734913143 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1645734913516 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1645734913517 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux_slave.sv 1 1 " "Found 1 design units, including 1 entities, in source file mux_slave.sv" { { "Info" "ISGN_ENTITY_NAME" "1 mux_slave " "Found entity 1: mux_slave" {  } { { "mux_slave.sv" "" { Text "C:/Users/Alex/Desktop/FPGA/top/mux_slave.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1645734921370 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1645734921370 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux_master.v 1 1 " "Found 1 design units, including 1 entities, in source file mux_master.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux_master " "Found entity 1: mux_master" {  } { { "mux_master.v" "" { Text "C:/Users/Alex/Desktop/FPGA/top/mux_master.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1645734921373 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1645734921373 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "arbiter_v2.v 1 1 " "Found 1 design units, including 1 entities, in source file arbiter_v2.v" { { "Info" "ISGN_ENTITY_NAME" "1 arbiter_v2 " "Found entity 1: arbiter_v2" {  } { { "arbiter_v2.v" "" { Text "C:/Users/Alex/Desktop/FPGA/top/arbiter_v2.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1645734921377 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1645734921377 ""}
{ "Warning" "WSGN_SEARCH_FILE" "top.v 1 1 " "Using design file top.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 top " "Found entity 1: top" {  } { { "top.v" "" { Text "C:/Users/Alex/Desktop/FPGA/top/top.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1645734921414 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1645734921414 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "top " "Elaborating entity \"top\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1645734921415 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_master mux_master:m0 " "Elaborating entity \"mux_master\" for hierarchy \"mux_master:m0\"" {  } { { "top.v" "m0" { Text "C:/Users/Alex/Desktop/FPGA/top/top.v" 71 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1645734921446 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "arbiter_v2 arbiter_v2:a0 " "Elaborating entity \"arbiter_v2\" for hierarchy \"arbiter_v2:a0\"" {  } { { "top.v" "a0" { Text "C:/Users/Alex/Desktop/FPGA/top/top.v" 108 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1645734921455 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_slave mux_slave:ms0 " "Elaborating entity \"mux_slave\" for hierarchy \"mux_slave:ms0\"" {  } { { "top.v" "ms0" { Text "C:/Users/Alex/Desktop/FPGA/top/top.v" 142 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1645734921462 ""}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "mux_slave.sv(40) " "Verilog HDL Case Statement warning at mux_slave.sv(40): incomplete case statement has no default case item" {  } { { "mux_slave.sv" "" { Text "C:/Users/Alex/Desktop/FPGA/top/mux_slave.sv" 40 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Analysis & Synthesis" 0 -1 1645734921463 "|top|mux_slave:ms0"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "mux_slave.sv(40) " "Verilog HDL Case Statement information at mux_slave.sv(40): all case item expressions in this case statement are onehot" {  } { { "mux_slave.sv" "" { Text "C:/Users/Alex/Desktop/FPGA/top/mux_slave.sv" 40 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1645734921463 "|top|mux_slave:ms0"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "req_out mux_slave.sv(29) " "Verilog HDL Always Construct warning at mux_slave.sv(29): inferring latch(es) for variable \"req_out\", which holds its previous value in one or more paths through the always construct" {  } { { "mux_slave.sv" "" { Text "C:/Users/Alex/Desktop/FPGA/top/mux_slave.sv" 29 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1645734921463 "|top|mux_slave:ms0"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "addr_out mux_slave.sv(29) " "Verilog HDL Always Construct warning at mux_slave.sv(29): inferring latch(es) for variable \"addr_out\", which holds its previous value in one or more paths through the always construct" {  } { { "mux_slave.sv" "" { Text "C:/Users/Alex/Desktop/FPGA/top/mux_slave.sv" 29 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1645734921463 "|top|mux_slave:ms0"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "cmd_out mux_slave.sv(29) " "Verilog HDL Always Construct warning at mux_slave.sv(29): inferring latch(es) for variable \"cmd_out\", which holds its previous value in one or more paths through the always construct" {  } { { "mux_slave.sv" "" { Text "C:/Users/Alex/Desktop/FPGA/top/mux_slave.sv" 29 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1645734921463 "|top|mux_slave:ms0"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "wdata_out mux_slave.sv(29) " "Verilog HDL Always Construct warning at mux_slave.sv(29): inferring latch(es) for variable \"wdata_out\", which holds its previous value in one or more paths through the always construct" {  } { { "mux_slave.sv" "" { Text "C:/Users/Alex/Desktop/FPGA/top/mux_slave.sv" 29 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1645734921464 "|top|mux_slave:ms0"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "ack_in_first mux_slave.sv(29) " "Verilog HDL Always Construct warning at mux_slave.sv(29): inferring latch(es) for variable \"ack_in_first\", which holds its previous value in one or more paths through the always construct" {  } { { "mux_slave.sv" "" { Text "C:/Users/Alex/Desktop/FPGA/top/mux_slave.sv" 29 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1645734921464 "|top|mux_slave:ms0"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "rdata_in_first mux_slave.sv(29) " "Verilog HDL Always Construct warning at mux_slave.sv(29): inferring latch(es) for variable \"rdata_in_first\", which holds its previous value in one or more paths through the always construct" {  } { { "mux_slave.sv" "" { Text "C:/Users/Alex/Desktop/FPGA/top/mux_slave.sv" 29 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1645734921464 "|top|mux_slave:ms0"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "ack_in_second mux_slave.sv(29) " "Verilog HDL Always Construct warning at mux_slave.sv(29): inferring latch(es) for variable \"ack_in_second\", which holds its previous value in one or more paths through the always construct" {  } { { "mux_slave.sv" "" { Text "C:/Users/Alex/Desktop/FPGA/top/mux_slave.sv" 29 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1645734921464 "|top|mux_slave:ms0"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "rdata_in_second mux_slave.sv(29) " "Verilog HDL Always Construct warning at mux_slave.sv(29): inferring latch(es) for variable \"rdata_in_second\", which holds its previous value in one or more paths through the always construct" {  } { { "mux_slave.sv" "" { Text "C:/Users/Alex/Desktop/FPGA/top/mux_slave.sv" 29 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1645734921464 "|top|mux_slave:ms0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rdata_in_second\[0\] mux_slave.sv(40) " "Inferred latch for \"rdata_in_second\[0\]\" at mux_slave.sv(40)" {  } { { "mux_slave.sv" "" { Text "C:/Users/Alex/Desktop/FPGA/top/mux_slave.sv" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1645734921465 "|top|mux_slave:ms0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rdata_in_second\[1\] mux_slave.sv(40) " "Inferred latch for \"rdata_in_second\[1\]\" at mux_slave.sv(40)" {  } { { "mux_slave.sv" "" { Text "C:/Users/Alex/Desktop/FPGA/top/mux_slave.sv" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1645734921465 "|top|mux_slave:ms0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rdata_in_second\[2\] mux_slave.sv(40) " "Inferred latch for \"rdata_in_second\[2\]\" at mux_slave.sv(40)" {  } { { "mux_slave.sv" "" { Text "C:/Users/Alex/Desktop/FPGA/top/mux_slave.sv" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1645734921465 "|top|mux_slave:ms0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rdata_in_second\[3\] mux_slave.sv(40) " "Inferred latch for \"rdata_in_second\[3\]\" at mux_slave.sv(40)" {  } { { "mux_slave.sv" "" { Text "C:/Users/Alex/Desktop/FPGA/top/mux_slave.sv" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1645734921465 "|top|mux_slave:ms0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rdata_in_second\[4\] mux_slave.sv(40) " "Inferred latch for \"rdata_in_second\[4\]\" at mux_slave.sv(40)" {  } { { "mux_slave.sv" "" { Text "C:/Users/Alex/Desktop/FPGA/top/mux_slave.sv" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1645734921465 "|top|mux_slave:ms0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rdata_in_second\[5\] mux_slave.sv(40) " "Inferred latch for \"rdata_in_second\[5\]\" at mux_slave.sv(40)" {  } { { "mux_slave.sv" "" { Text "C:/Users/Alex/Desktop/FPGA/top/mux_slave.sv" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1645734921465 "|top|mux_slave:ms0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rdata_in_second\[6\] mux_slave.sv(40) " "Inferred latch for \"rdata_in_second\[6\]\" at mux_slave.sv(40)" {  } { { "mux_slave.sv" "" { Text "C:/Users/Alex/Desktop/FPGA/top/mux_slave.sv" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1645734921465 "|top|mux_slave:ms0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rdata_in_second\[7\] mux_slave.sv(40) " "Inferred latch for \"rdata_in_second\[7\]\" at mux_slave.sv(40)" {  } { { "mux_slave.sv" "" { Text "C:/Users/Alex/Desktop/FPGA/top/mux_slave.sv" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1645734921465 "|top|mux_slave:ms0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rdata_in_second\[8\] mux_slave.sv(40) " "Inferred latch for \"rdata_in_second\[8\]\" at mux_slave.sv(40)" {  } { { "mux_slave.sv" "" { Text "C:/Users/Alex/Desktop/FPGA/top/mux_slave.sv" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1645734921465 "|top|mux_slave:ms0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rdata_in_second\[9\] mux_slave.sv(40) " "Inferred latch for \"rdata_in_second\[9\]\" at mux_slave.sv(40)" {  } { { "mux_slave.sv" "" { Text "C:/Users/Alex/Desktop/FPGA/top/mux_slave.sv" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1645734921465 "|top|mux_slave:ms0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rdata_in_second\[10\] mux_slave.sv(40) " "Inferred latch for \"rdata_in_second\[10\]\" at mux_slave.sv(40)" {  } { { "mux_slave.sv" "" { Text "C:/Users/Alex/Desktop/FPGA/top/mux_slave.sv" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1645734921465 "|top|mux_slave:ms0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rdata_in_second\[11\] mux_slave.sv(40) " "Inferred latch for \"rdata_in_second\[11\]\" at mux_slave.sv(40)" {  } { { "mux_slave.sv" "" { Text "C:/Users/Alex/Desktop/FPGA/top/mux_slave.sv" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1645734921465 "|top|mux_slave:ms0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rdata_in_second\[12\] mux_slave.sv(40) " "Inferred latch for \"rdata_in_second\[12\]\" at mux_slave.sv(40)" {  } { { "mux_slave.sv" "" { Text "C:/Users/Alex/Desktop/FPGA/top/mux_slave.sv" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1645734921465 "|top|mux_slave:ms0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rdata_in_second\[13\] mux_slave.sv(40) " "Inferred latch for \"rdata_in_second\[13\]\" at mux_slave.sv(40)" {  } { { "mux_slave.sv" "" { Text "C:/Users/Alex/Desktop/FPGA/top/mux_slave.sv" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1645734921465 "|top|mux_slave:ms0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rdata_in_second\[14\] mux_slave.sv(40) " "Inferred latch for \"rdata_in_second\[14\]\" at mux_slave.sv(40)" {  } { { "mux_slave.sv" "" { Text "C:/Users/Alex/Desktop/FPGA/top/mux_slave.sv" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1645734921465 "|top|mux_slave:ms0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rdata_in_second\[15\] mux_slave.sv(40) " "Inferred latch for \"rdata_in_second\[15\]\" at mux_slave.sv(40)" {  } { { "mux_slave.sv" "" { Text "C:/Users/Alex/Desktop/FPGA/top/mux_slave.sv" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1645734921466 "|top|mux_slave:ms0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rdata_in_second\[16\] mux_slave.sv(40) " "Inferred latch for \"rdata_in_second\[16\]\" at mux_slave.sv(40)" {  } { { "mux_slave.sv" "" { Text "C:/Users/Alex/Desktop/FPGA/top/mux_slave.sv" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1645734921466 "|top|mux_slave:ms0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rdata_in_second\[17\] mux_slave.sv(40) " "Inferred latch for \"rdata_in_second\[17\]\" at mux_slave.sv(40)" {  } { { "mux_slave.sv" "" { Text "C:/Users/Alex/Desktop/FPGA/top/mux_slave.sv" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1645734921466 "|top|mux_slave:ms0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rdata_in_second\[18\] mux_slave.sv(40) " "Inferred latch for \"rdata_in_second\[18\]\" at mux_slave.sv(40)" {  } { { "mux_slave.sv" "" { Text "C:/Users/Alex/Desktop/FPGA/top/mux_slave.sv" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1645734921466 "|top|mux_slave:ms0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rdata_in_second\[19\] mux_slave.sv(40) " "Inferred latch for \"rdata_in_second\[19\]\" at mux_slave.sv(40)" {  } { { "mux_slave.sv" "" { Text "C:/Users/Alex/Desktop/FPGA/top/mux_slave.sv" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1645734921466 "|top|mux_slave:ms0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rdata_in_second\[20\] mux_slave.sv(40) " "Inferred latch for \"rdata_in_second\[20\]\" at mux_slave.sv(40)" {  } { { "mux_slave.sv" "" { Text "C:/Users/Alex/Desktop/FPGA/top/mux_slave.sv" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1645734921466 "|top|mux_slave:ms0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rdata_in_second\[21\] mux_slave.sv(40) " "Inferred latch for \"rdata_in_second\[21\]\" at mux_slave.sv(40)" {  } { { "mux_slave.sv" "" { Text "C:/Users/Alex/Desktop/FPGA/top/mux_slave.sv" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1645734921466 "|top|mux_slave:ms0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rdata_in_second\[22\] mux_slave.sv(40) " "Inferred latch for \"rdata_in_second\[22\]\" at mux_slave.sv(40)" {  } { { "mux_slave.sv" "" { Text "C:/Users/Alex/Desktop/FPGA/top/mux_slave.sv" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1645734921466 "|top|mux_slave:ms0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rdata_in_second\[23\] mux_slave.sv(40) " "Inferred latch for \"rdata_in_second\[23\]\" at mux_slave.sv(40)" {  } { { "mux_slave.sv" "" { Text "C:/Users/Alex/Desktop/FPGA/top/mux_slave.sv" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1645734921466 "|top|mux_slave:ms0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rdata_in_second\[24\] mux_slave.sv(40) " "Inferred latch for \"rdata_in_second\[24\]\" at mux_slave.sv(40)" {  } { { "mux_slave.sv" "" { Text "C:/Users/Alex/Desktop/FPGA/top/mux_slave.sv" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1645734921466 "|top|mux_slave:ms0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rdata_in_second\[25\] mux_slave.sv(40) " "Inferred latch for \"rdata_in_second\[25\]\" at mux_slave.sv(40)" {  } { { "mux_slave.sv" "" { Text "C:/Users/Alex/Desktop/FPGA/top/mux_slave.sv" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1645734921466 "|top|mux_slave:ms0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rdata_in_second\[26\] mux_slave.sv(40) " "Inferred latch for \"rdata_in_second\[26\]\" at mux_slave.sv(40)" {  } { { "mux_slave.sv" "" { Text "C:/Users/Alex/Desktop/FPGA/top/mux_slave.sv" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1645734921466 "|top|mux_slave:ms0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rdata_in_second\[27\] mux_slave.sv(40) " "Inferred latch for \"rdata_in_second\[27\]\" at mux_slave.sv(40)" {  } { { "mux_slave.sv" "" { Text "C:/Users/Alex/Desktop/FPGA/top/mux_slave.sv" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1645734921466 "|top|mux_slave:ms0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rdata_in_second\[28\] mux_slave.sv(40) " "Inferred latch for \"rdata_in_second\[28\]\" at mux_slave.sv(40)" {  } { { "mux_slave.sv" "" { Text "C:/Users/Alex/Desktop/FPGA/top/mux_slave.sv" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1645734921466 "|top|mux_slave:ms0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rdata_in_second\[29\] mux_slave.sv(40) " "Inferred latch for \"rdata_in_second\[29\]\" at mux_slave.sv(40)" {  } { { "mux_slave.sv" "" { Text "C:/Users/Alex/Desktop/FPGA/top/mux_slave.sv" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1645734921466 "|top|mux_slave:ms0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rdata_in_second\[30\] mux_slave.sv(40) " "Inferred latch for \"rdata_in_second\[30\]\" at mux_slave.sv(40)" {  } { { "mux_slave.sv" "" { Text "C:/Users/Alex/Desktop/FPGA/top/mux_slave.sv" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1645734921466 "|top|mux_slave:ms0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rdata_in_second\[31\] mux_slave.sv(40) " "Inferred latch for \"rdata_in_second\[31\]\" at mux_slave.sv(40)" {  } { { "mux_slave.sv" "" { Text "C:/Users/Alex/Desktop/FPGA/top/mux_slave.sv" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1645734921466 "|top|mux_slave:ms0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ack_in_second mux_slave.sv(40) " "Inferred latch for \"ack_in_second\" at mux_slave.sv(40)" {  } { { "mux_slave.sv" "" { Text "C:/Users/Alex/Desktop/FPGA/top/mux_slave.sv" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1645734921466 "|top|mux_slave:ms0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rdata_in_first\[0\] mux_slave.sv(40) " "Inferred latch for \"rdata_in_first\[0\]\" at mux_slave.sv(40)" {  } { { "mux_slave.sv" "" { Text "C:/Users/Alex/Desktop/FPGA/top/mux_slave.sv" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1645734921466 "|top|mux_slave:ms0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rdata_in_first\[1\] mux_slave.sv(40) " "Inferred latch for \"rdata_in_first\[1\]\" at mux_slave.sv(40)" {  } { { "mux_slave.sv" "" { Text "C:/Users/Alex/Desktop/FPGA/top/mux_slave.sv" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1645734921466 "|top|mux_slave:ms0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rdata_in_first\[2\] mux_slave.sv(40) " "Inferred latch for \"rdata_in_first\[2\]\" at mux_slave.sv(40)" {  } { { "mux_slave.sv" "" { Text "C:/Users/Alex/Desktop/FPGA/top/mux_slave.sv" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1645734921466 "|top|mux_slave:ms0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rdata_in_first\[3\] mux_slave.sv(40) " "Inferred latch for \"rdata_in_first\[3\]\" at mux_slave.sv(40)" {  } { { "mux_slave.sv" "" { Text "C:/Users/Alex/Desktop/FPGA/top/mux_slave.sv" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1645734921466 "|top|mux_slave:ms0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rdata_in_first\[4\] mux_slave.sv(40) " "Inferred latch for \"rdata_in_first\[4\]\" at mux_slave.sv(40)" {  } { { "mux_slave.sv" "" { Text "C:/Users/Alex/Desktop/FPGA/top/mux_slave.sv" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1645734921467 "|top|mux_slave:ms0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rdata_in_first\[5\] mux_slave.sv(40) " "Inferred latch for \"rdata_in_first\[5\]\" at mux_slave.sv(40)" {  } { { "mux_slave.sv" "" { Text "C:/Users/Alex/Desktop/FPGA/top/mux_slave.sv" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1645734921467 "|top|mux_slave:ms0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rdata_in_first\[6\] mux_slave.sv(40) " "Inferred latch for \"rdata_in_first\[6\]\" at mux_slave.sv(40)" {  } { { "mux_slave.sv" "" { Text "C:/Users/Alex/Desktop/FPGA/top/mux_slave.sv" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1645734921467 "|top|mux_slave:ms0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rdata_in_first\[7\] mux_slave.sv(40) " "Inferred latch for \"rdata_in_first\[7\]\" at mux_slave.sv(40)" {  } { { "mux_slave.sv" "" { Text "C:/Users/Alex/Desktop/FPGA/top/mux_slave.sv" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1645734921467 "|top|mux_slave:ms0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rdata_in_first\[8\] mux_slave.sv(40) " "Inferred latch for \"rdata_in_first\[8\]\" at mux_slave.sv(40)" {  } { { "mux_slave.sv" "" { Text "C:/Users/Alex/Desktop/FPGA/top/mux_slave.sv" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1645734921467 "|top|mux_slave:ms0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rdata_in_first\[9\] mux_slave.sv(40) " "Inferred latch for \"rdata_in_first\[9\]\" at mux_slave.sv(40)" {  } { { "mux_slave.sv" "" { Text "C:/Users/Alex/Desktop/FPGA/top/mux_slave.sv" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1645734921467 "|top|mux_slave:ms0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rdata_in_first\[10\] mux_slave.sv(40) " "Inferred latch for \"rdata_in_first\[10\]\" at mux_slave.sv(40)" {  } { { "mux_slave.sv" "" { Text "C:/Users/Alex/Desktop/FPGA/top/mux_slave.sv" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1645734921467 "|top|mux_slave:ms0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rdata_in_first\[11\] mux_slave.sv(40) " "Inferred latch for \"rdata_in_first\[11\]\" at mux_slave.sv(40)" {  } { { "mux_slave.sv" "" { Text "C:/Users/Alex/Desktop/FPGA/top/mux_slave.sv" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1645734921467 "|top|mux_slave:ms0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rdata_in_first\[12\] mux_slave.sv(40) " "Inferred latch for \"rdata_in_first\[12\]\" at mux_slave.sv(40)" {  } { { "mux_slave.sv" "" { Text "C:/Users/Alex/Desktop/FPGA/top/mux_slave.sv" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1645734921467 "|top|mux_slave:ms0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rdata_in_first\[13\] mux_slave.sv(40) " "Inferred latch for \"rdata_in_first\[13\]\" at mux_slave.sv(40)" {  } { { "mux_slave.sv" "" { Text "C:/Users/Alex/Desktop/FPGA/top/mux_slave.sv" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1645734921467 "|top|mux_slave:ms0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rdata_in_first\[14\] mux_slave.sv(40) " "Inferred latch for \"rdata_in_first\[14\]\" at mux_slave.sv(40)" {  } { { "mux_slave.sv" "" { Text "C:/Users/Alex/Desktop/FPGA/top/mux_slave.sv" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1645734921467 "|top|mux_slave:ms0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rdata_in_first\[15\] mux_slave.sv(40) " "Inferred latch for \"rdata_in_first\[15\]\" at mux_slave.sv(40)" {  } { { "mux_slave.sv" "" { Text "C:/Users/Alex/Desktop/FPGA/top/mux_slave.sv" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1645734921467 "|top|mux_slave:ms0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rdata_in_first\[16\] mux_slave.sv(40) " "Inferred latch for \"rdata_in_first\[16\]\" at mux_slave.sv(40)" {  } { { "mux_slave.sv" "" { Text "C:/Users/Alex/Desktop/FPGA/top/mux_slave.sv" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1645734921467 "|top|mux_slave:ms0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rdata_in_first\[17\] mux_slave.sv(40) " "Inferred latch for \"rdata_in_first\[17\]\" at mux_slave.sv(40)" {  } { { "mux_slave.sv" "" { Text "C:/Users/Alex/Desktop/FPGA/top/mux_slave.sv" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1645734921467 "|top|mux_slave:ms0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rdata_in_first\[18\] mux_slave.sv(40) " "Inferred latch for \"rdata_in_first\[18\]\" at mux_slave.sv(40)" {  } { { "mux_slave.sv" "" { Text "C:/Users/Alex/Desktop/FPGA/top/mux_slave.sv" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1645734921467 "|top|mux_slave:ms0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rdata_in_first\[19\] mux_slave.sv(40) " "Inferred latch for \"rdata_in_first\[19\]\" at mux_slave.sv(40)" {  } { { "mux_slave.sv" "" { Text "C:/Users/Alex/Desktop/FPGA/top/mux_slave.sv" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1645734921467 "|top|mux_slave:ms0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rdata_in_first\[20\] mux_slave.sv(40) " "Inferred latch for \"rdata_in_first\[20\]\" at mux_slave.sv(40)" {  } { { "mux_slave.sv" "" { Text "C:/Users/Alex/Desktop/FPGA/top/mux_slave.sv" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1645734921467 "|top|mux_slave:ms0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rdata_in_first\[21\] mux_slave.sv(40) " "Inferred latch for \"rdata_in_first\[21\]\" at mux_slave.sv(40)" {  } { { "mux_slave.sv" "" { Text "C:/Users/Alex/Desktop/FPGA/top/mux_slave.sv" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1645734921467 "|top|mux_slave:ms0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rdata_in_first\[22\] mux_slave.sv(40) " "Inferred latch for \"rdata_in_first\[22\]\" at mux_slave.sv(40)" {  } { { "mux_slave.sv" "" { Text "C:/Users/Alex/Desktop/FPGA/top/mux_slave.sv" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1645734921467 "|top|mux_slave:ms0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rdata_in_first\[23\] mux_slave.sv(40) " "Inferred latch for \"rdata_in_first\[23\]\" at mux_slave.sv(40)" {  } { { "mux_slave.sv" "" { Text "C:/Users/Alex/Desktop/FPGA/top/mux_slave.sv" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1645734921467 "|top|mux_slave:ms0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rdata_in_first\[24\] mux_slave.sv(40) " "Inferred latch for \"rdata_in_first\[24\]\" at mux_slave.sv(40)" {  } { { "mux_slave.sv" "" { Text "C:/Users/Alex/Desktop/FPGA/top/mux_slave.sv" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1645734921467 "|top|mux_slave:ms0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rdata_in_first\[25\] mux_slave.sv(40) " "Inferred latch for \"rdata_in_first\[25\]\" at mux_slave.sv(40)" {  } { { "mux_slave.sv" "" { Text "C:/Users/Alex/Desktop/FPGA/top/mux_slave.sv" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1645734921467 "|top|mux_slave:ms0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rdata_in_first\[26\] mux_slave.sv(40) " "Inferred latch for \"rdata_in_first\[26\]\" at mux_slave.sv(40)" {  } { { "mux_slave.sv" "" { Text "C:/Users/Alex/Desktop/FPGA/top/mux_slave.sv" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1645734921468 "|top|mux_slave:ms0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rdata_in_first\[27\] mux_slave.sv(40) " "Inferred latch for \"rdata_in_first\[27\]\" at mux_slave.sv(40)" {  } { { "mux_slave.sv" "" { Text "C:/Users/Alex/Desktop/FPGA/top/mux_slave.sv" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1645734921468 "|top|mux_slave:ms0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rdata_in_first\[28\] mux_slave.sv(40) " "Inferred latch for \"rdata_in_first\[28\]\" at mux_slave.sv(40)" {  } { { "mux_slave.sv" "" { Text "C:/Users/Alex/Desktop/FPGA/top/mux_slave.sv" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1645734921468 "|top|mux_slave:ms0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rdata_in_first\[29\] mux_slave.sv(40) " "Inferred latch for \"rdata_in_first\[29\]\" at mux_slave.sv(40)" {  } { { "mux_slave.sv" "" { Text "C:/Users/Alex/Desktop/FPGA/top/mux_slave.sv" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1645734921468 "|top|mux_slave:ms0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rdata_in_first\[30\] mux_slave.sv(40) " "Inferred latch for \"rdata_in_first\[30\]\" at mux_slave.sv(40)" {  } { { "mux_slave.sv" "" { Text "C:/Users/Alex/Desktop/FPGA/top/mux_slave.sv" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1645734921468 "|top|mux_slave:ms0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rdata_in_first\[31\] mux_slave.sv(40) " "Inferred latch for \"rdata_in_first\[31\]\" at mux_slave.sv(40)" {  } { { "mux_slave.sv" "" { Text "C:/Users/Alex/Desktop/FPGA/top/mux_slave.sv" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1645734921468 "|top|mux_slave:ms0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ack_in_first mux_slave.sv(40) " "Inferred latch for \"ack_in_first\" at mux_slave.sv(40)" {  } { { "mux_slave.sv" "" { Text "C:/Users/Alex/Desktop/FPGA/top/mux_slave.sv" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1645734921468 "|top|mux_slave:ms0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wdata_out\[0\] mux_slave.sv(40) " "Inferred latch for \"wdata_out\[0\]\" at mux_slave.sv(40)" {  } { { "mux_slave.sv" "" { Text "C:/Users/Alex/Desktop/FPGA/top/mux_slave.sv" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1645734921468 "|top|mux_slave:ms0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wdata_out\[1\] mux_slave.sv(40) " "Inferred latch for \"wdata_out\[1\]\" at mux_slave.sv(40)" {  } { { "mux_slave.sv" "" { Text "C:/Users/Alex/Desktop/FPGA/top/mux_slave.sv" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1645734921468 "|top|mux_slave:ms0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wdata_out\[2\] mux_slave.sv(40) " "Inferred latch for \"wdata_out\[2\]\" at mux_slave.sv(40)" {  } { { "mux_slave.sv" "" { Text "C:/Users/Alex/Desktop/FPGA/top/mux_slave.sv" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1645734921468 "|top|mux_slave:ms0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wdata_out\[3\] mux_slave.sv(40) " "Inferred latch for \"wdata_out\[3\]\" at mux_slave.sv(40)" {  } { { "mux_slave.sv" "" { Text "C:/Users/Alex/Desktop/FPGA/top/mux_slave.sv" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1645734921468 "|top|mux_slave:ms0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wdata_out\[4\] mux_slave.sv(40) " "Inferred latch for \"wdata_out\[4\]\" at mux_slave.sv(40)" {  } { { "mux_slave.sv" "" { Text "C:/Users/Alex/Desktop/FPGA/top/mux_slave.sv" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1645734921468 "|top|mux_slave:ms0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wdata_out\[5\] mux_slave.sv(40) " "Inferred latch for \"wdata_out\[5\]\" at mux_slave.sv(40)" {  } { { "mux_slave.sv" "" { Text "C:/Users/Alex/Desktop/FPGA/top/mux_slave.sv" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1645734921468 "|top|mux_slave:ms0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wdata_out\[6\] mux_slave.sv(40) " "Inferred latch for \"wdata_out\[6\]\" at mux_slave.sv(40)" {  } { { "mux_slave.sv" "" { Text "C:/Users/Alex/Desktop/FPGA/top/mux_slave.sv" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1645734921468 "|top|mux_slave:ms0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wdata_out\[7\] mux_slave.sv(40) " "Inferred latch for \"wdata_out\[7\]\" at mux_slave.sv(40)" {  } { { "mux_slave.sv" "" { Text "C:/Users/Alex/Desktop/FPGA/top/mux_slave.sv" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1645734921468 "|top|mux_slave:ms0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wdata_out\[8\] mux_slave.sv(40) " "Inferred latch for \"wdata_out\[8\]\" at mux_slave.sv(40)" {  } { { "mux_slave.sv" "" { Text "C:/Users/Alex/Desktop/FPGA/top/mux_slave.sv" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1645734921468 "|top|mux_slave:ms0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wdata_out\[9\] mux_slave.sv(40) " "Inferred latch for \"wdata_out\[9\]\" at mux_slave.sv(40)" {  } { { "mux_slave.sv" "" { Text "C:/Users/Alex/Desktop/FPGA/top/mux_slave.sv" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1645734921468 "|top|mux_slave:ms0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wdata_out\[10\] mux_slave.sv(40) " "Inferred latch for \"wdata_out\[10\]\" at mux_slave.sv(40)" {  } { { "mux_slave.sv" "" { Text "C:/Users/Alex/Desktop/FPGA/top/mux_slave.sv" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1645734921468 "|top|mux_slave:ms0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wdata_out\[11\] mux_slave.sv(40) " "Inferred latch for \"wdata_out\[11\]\" at mux_slave.sv(40)" {  } { { "mux_slave.sv" "" { Text "C:/Users/Alex/Desktop/FPGA/top/mux_slave.sv" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1645734921468 "|top|mux_slave:ms0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wdata_out\[12\] mux_slave.sv(40) " "Inferred latch for \"wdata_out\[12\]\" at mux_slave.sv(40)" {  } { { "mux_slave.sv" "" { Text "C:/Users/Alex/Desktop/FPGA/top/mux_slave.sv" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1645734921468 "|top|mux_slave:ms0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wdata_out\[13\] mux_slave.sv(40) " "Inferred latch for \"wdata_out\[13\]\" at mux_slave.sv(40)" {  } { { "mux_slave.sv" "" { Text "C:/Users/Alex/Desktop/FPGA/top/mux_slave.sv" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1645734921469 "|top|mux_slave:ms0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wdata_out\[14\] mux_slave.sv(40) " "Inferred latch for \"wdata_out\[14\]\" at mux_slave.sv(40)" {  } { { "mux_slave.sv" "" { Text "C:/Users/Alex/Desktop/FPGA/top/mux_slave.sv" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1645734921469 "|top|mux_slave:ms0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wdata_out\[15\] mux_slave.sv(40) " "Inferred latch for \"wdata_out\[15\]\" at mux_slave.sv(40)" {  } { { "mux_slave.sv" "" { Text "C:/Users/Alex/Desktop/FPGA/top/mux_slave.sv" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1645734921469 "|top|mux_slave:ms0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wdata_out\[16\] mux_slave.sv(40) " "Inferred latch for \"wdata_out\[16\]\" at mux_slave.sv(40)" {  } { { "mux_slave.sv" "" { Text "C:/Users/Alex/Desktop/FPGA/top/mux_slave.sv" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1645734921469 "|top|mux_slave:ms0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wdata_out\[17\] mux_slave.sv(40) " "Inferred latch for \"wdata_out\[17\]\" at mux_slave.sv(40)" {  } { { "mux_slave.sv" "" { Text "C:/Users/Alex/Desktop/FPGA/top/mux_slave.sv" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1645734921469 "|top|mux_slave:ms0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wdata_out\[18\] mux_slave.sv(40) " "Inferred latch for \"wdata_out\[18\]\" at mux_slave.sv(40)" {  } { { "mux_slave.sv" "" { Text "C:/Users/Alex/Desktop/FPGA/top/mux_slave.sv" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1645734921469 "|top|mux_slave:ms0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wdata_out\[19\] mux_slave.sv(40) " "Inferred latch for \"wdata_out\[19\]\" at mux_slave.sv(40)" {  } { { "mux_slave.sv" "" { Text "C:/Users/Alex/Desktop/FPGA/top/mux_slave.sv" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1645734921469 "|top|mux_slave:ms0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wdata_out\[20\] mux_slave.sv(40) " "Inferred latch for \"wdata_out\[20\]\" at mux_slave.sv(40)" {  } { { "mux_slave.sv" "" { Text "C:/Users/Alex/Desktop/FPGA/top/mux_slave.sv" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1645734921469 "|top|mux_slave:ms0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wdata_out\[21\] mux_slave.sv(40) " "Inferred latch for \"wdata_out\[21\]\" at mux_slave.sv(40)" {  } { { "mux_slave.sv" "" { Text "C:/Users/Alex/Desktop/FPGA/top/mux_slave.sv" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1645734921469 "|top|mux_slave:ms0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wdata_out\[22\] mux_slave.sv(40) " "Inferred latch for \"wdata_out\[22\]\" at mux_slave.sv(40)" {  } { { "mux_slave.sv" "" { Text "C:/Users/Alex/Desktop/FPGA/top/mux_slave.sv" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1645734921469 "|top|mux_slave:ms0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wdata_out\[23\] mux_slave.sv(40) " "Inferred latch for \"wdata_out\[23\]\" at mux_slave.sv(40)" {  } { { "mux_slave.sv" "" { Text "C:/Users/Alex/Desktop/FPGA/top/mux_slave.sv" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1645734921469 "|top|mux_slave:ms0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wdata_out\[24\] mux_slave.sv(40) " "Inferred latch for \"wdata_out\[24\]\" at mux_slave.sv(40)" {  } { { "mux_slave.sv" "" { Text "C:/Users/Alex/Desktop/FPGA/top/mux_slave.sv" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1645734921469 "|top|mux_slave:ms0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wdata_out\[25\] mux_slave.sv(40) " "Inferred latch for \"wdata_out\[25\]\" at mux_slave.sv(40)" {  } { { "mux_slave.sv" "" { Text "C:/Users/Alex/Desktop/FPGA/top/mux_slave.sv" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1645734921469 "|top|mux_slave:ms0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wdata_out\[26\] mux_slave.sv(40) " "Inferred latch for \"wdata_out\[26\]\" at mux_slave.sv(40)" {  } { { "mux_slave.sv" "" { Text "C:/Users/Alex/Desktop/FPGA/top/mux_slave.sv" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1645734921469 "|top|mux_slave:ms0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wdata_out\[27\] mux_slave.sv(40) " "Inferred latch for \"wdata_out\[27\]\" at mux_slave.sv(40)" {  } { { "mux_slave.sv" "" { Text "C:/Users/Alex/Desktop/FPGA/top/mux_slave.sv" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1645734921469 "|top|mux_slave:ms0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wdata_out\[28\] mux_slave.sv(40) " "Inferred latch for \"wdata_out\[28\]\" at mux_slave.sv(40)" {  } { { "mux_slave.sv" "" { Text "C:/Users/Alex/Desktop/FPGA/top/mux_slave.sv" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1645734921469 "|top|mux_slave:ms0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wdata_out\[29\] mux_slave.sv(40) " "Inferred latch for \"wdata_out\[29\]\" at mux_slave.sv(40)" {  } { { "mux_slave.sv" "" { Text "C:/Users/Alex/Desktop/FPGA/top/mux_slave.sv" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1645734921469 "|top|mux_slave:ms0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wdata_out\[30\] mux_slave.sv(40) " "Inferred latch for \"wdata_out\[30\]\" at mux_slave.sv(40)" {  } { { "mux_slave.sv" "" { Text "C:/Users/Alex/Desktop/FPGA/top/mux_slave.sv" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1645734921469 "|top|mux_slave:ms0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wdata_out\[31\] mux_slave.sv(40) " "Inferred latch for \"wdata_out\[31\]\" at mux_slave.sv(40)" {  } { { "mux_slave.sv" "" { Text "C:/Users/Alex/Desktop/FPGA/top/mux_slave.sv" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1645734921469 "|top|mux_slave:ms0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cmd_out mux_slave.sv(40) " "Inferred latch for \"cmd_out\" at mux_slave.sv(40)" {  } { { "mux_slave.sv" "" { Text "C:/Users/Alex/Desktop/FPGA/top/mux_slave.sv" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1645734921469 "|top|mux_slave:ms0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addr_out\[0\] mux_slave.sv(40) " "Inferred latch for \"addr_out\[0\]\" at mux_slave.sv(40)" {  } { { "mux_slave.sv" "" { Text "C:/Users/Alex/Desktop/FPGA/top/mux_slave.sv" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1645734921470 "|top|mux_slave:ms0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addr_out\[1\] mux_slave.sv(40) " "Inferred latch for \"addr_out\[1\]\" at mux_slave.sv(40)" {  } { { "mux_slave.sv" "" { Text "C:/Users/Alex/Desktop/FPGA/top/mux_slave.sv" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1645734921470 "|top|mux_slave:ms0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addr_out\[2\] mux_slave.sv(40) " "Inferred latch for \"addr_out\[2\]\" at mux_slave.sv(40)" {  } { { "mux_slave.sv" "" { Text "C:/Users/Alex/Desktop/FPGA/top/mux_slave.sv" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1645734921470 "|top|mux_slave:ms0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addr_out\[3\] mux_slave.sv(40) " "Inferred latch for \"addr_out\[3\]\" at mux_slave.sv(40)" {  } { { "mux_slave.sv" "" { Text "C:/Users/Alex/Desktop/FPGA/top/mux_slave.sv" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1645734921470 "|top|mux_slave:ms0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addr_out\[4\] mux_slave.sv(40) " "Inferred latch for \"addr_out\[4\]\" at mux_slave.sv(40)" {  } { { "mux_slave.sv" "" { Text "C:/Users/Alex/Desktop/FPGA/top/mux_slave.sv" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1645734921470 "|top|mux_slave:ms0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addr_out\[5\] mux_slave.sv(40) " "Inferred latch for \"addr_out\[5\]\" at mux_slave.sv(40)" {  } { { "mux_slave.sv" "" { Text "C:/Users/Alex/Desktop/FPGA/top/mux_slave.sv" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1645734921470 "|top|mux_slave:ms0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addr_out\[6\] mux_slave.sv(40) " "Inferred latch for \"addr_out\[6\]\" at mux_slave.sv(40)" {  } { { "mux_slave.sv" "" { Text "C:/Users/Alex/Desktop/FPGA/top/mux_slave.sv" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1645734921470 "|top|mux_slave:ms0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addr_out\[7\] mux_slave.sv(40) " "Inferred latch for \"addr_out\[7\]\" at mux_slave.sv(40)" {  } { { "mux_slave.sv" "" { Text "C:/Users/Alex/Desktop/FPGA/top/mux_slave.sv" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1645734921470 "|top|mux_slave:ms0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addr_out\[8\] mux_slave.sv(40) " "Inferred latch for \"addr_out\[8\]\" at mux_slave.sv(40)" {  } { { "mux_slave.sv" "" { Text "C:/Users/Alex/Desktop/FPGA/top/mux_slave.sv" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1645734921470 "|top|mux_slave:ms0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addr_out\[9\] mux_slave.sv(40) " "Inferred latch for \"addr_out\[9\]\" at mux_slave.sv(40)" {  } { { "mux_slave.sv" "" { Text "C:/Users/Alex/Desktop/FPGA/top/mux_slave.sv" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1645734921470 "|top|mux_slave:ms0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addr_out\[10\] mux_slave.sv(40) " "Inferred latch for \"addr_out\[10\]\" at mux_slave.sv(40)" {  } { { "mux_slave.sv" "" { Text "C:/Users/Alex/Desktop/FPGA/top/mux_slave.sv" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1645734921470 "|top|mux_slave:ms0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addr_out\[11\] mux_slave.sv(40) " "Inferred latch for \"addr_out\[11\]\" at mux_slave.sv(40)" {  } { { "mux_slave.sv" "" { Text "C:/Users/Alex/Desktop/FPGA/top/mux_slave.sv" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1645734921470 "|top|mux_slave:ms0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addr_out\[12\] mux_slave.sv(40) " "Inferred latch for \"addr_out\[12\]\" at mux_slave.sv(40)" {  } { { "mux_slave.sv" "" { Text "C:/Users/Alex/Desktop/FPGA/top/mux_slave.sv" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1645734921470 "|top|mux_slave:ms0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addr_out\[13\] mux_slave.sv(40) " "Inferred latch for \"addr_out\[13\]\" at mux_slave.sv(40)" {  } { { "mux_slave.sv" "" { Text "C:/Users/Alex/Desktop/FPGA/top/mux_slave.sv" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1645734921470 "|top|mux_slave:ms0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addr_out\[14\] mux_slave.sv(40) " "Inferred latch for \"addr_out\[14\]\" at mux_slave.sv(40)" {  } { { "mux_slave.sv" "" { Text "C:/Users/Alex/Desktop/FPGA/top/mux_slave.sv" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1645734921470 "|top|mux_slave:ms0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addr_out\[15\] mux_slave.sv(40) " "Inferred latch for \"addr_out\[15\]\" at mux_slave.sv(40)" {  } { { "mux_slave.sv" "" { Text "C:/Users/Alex/Desktop/FPGA/top/mux_slave.sv" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1645734921470 "|top|mux_slave:ms0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addr_out\[16\] mux_slave.sv(40) " "Inferred latch for \"addr_out\[16\]\" at mux_slave.sv(40)" {  } { { "mux_slave.sv" "" { Text "C:/Users/Alex/Desktop/FPGA/top/mux_slave.sv" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1645734921470 "|top|mux_slave:ms0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addr_out\[17\] mux_slave.sv(40) " "Inferred latch for \"addr_out\[17\]\" at mux_slave.sv(40)" {  } { { "mux_slave.sv" "" { Text "C:/Users/Alex/Desktop/FPGA/top/mux_slave.sv" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1645734921470 "|top|mux_slave:ms0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addr_out\[18\] mux_slave.sv(40) " "Inferred latch for \"addr_out\[18\]\" at mux_slave.sv(40)" {  } { { "mux_slave.sv" "" { Text "C:/Users/Alex/Desktop/FPGA/top/mux_slave.sv" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1645734921470 "|top|mux_slave:ms0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addr_out\[19\] mux_slave.sv(40) " "Inferred latch for \"addr_out\[19\]\" at mux_slave.sv(40)" {  } { { "mux_slave.sv" "" { Text "C:/Users/Alex/Desktop/FPGA/top/mux_slave.sv" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1645734921470 "|top|mux_slave:ms0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addr_out\[20\] mux_slave.sv(40) " "Inferred latch for \"addr_out\[20\]\" at mux_slave.sv(40)" {  } { { "mux_slave.sv" "" { Text "C:/Users/Alex/Desktop/FPGA/top/mux_slave.sv" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1645734921471 "|top|mux_slave:ms0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addr_out\[21\] mux_slave.sv(40) " "Inferred latch for \"addr_out\[21\]\" at mux_slave.sv(40)" {  } { { "mux_slave.sv" "" { Text "C:/Users/Alex/Desktop/FPGA/top/mux_slave.sv" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1645734921471 "|top|mux_slave:ms0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addr_out\[22\] mux_slave.sv(40) " "Inferred latch for \"addr_out\[22\]\" at mux_slave.sv(40)" {  } { { "mux_slave.sv" "" { Text "C:/Users/Alex/Desktop/FPGA/top/mux_slave.sv" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1645734921471 "|top|mux_slave:ms0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addr_out\[23\] mux_slave.sv(40) " "Inferred latch for \"addr_out\[23\]\" at mux_slave.sv(40)" {  } { { "mux_slave.sv" "" { Text "C:/Users/Alex/Desktop/FPGA/top/mux_slave.sv" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1645734921471 "|top|mux_slave:ms0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addr_out\[24\] mux_slave.sv(40) " "Inferred latch for \"addr_out\[24\]\" at mux_slave.sv(40)" {  } { { "mux_slave.sv" "" { Text "C:/Users/Alex/Desktop/FPGA/top/mux_slave.sv" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1645734921471 "|top|mux_slave:ms0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addr_out\[25\] mux_slave.sv(40) " "Inferred latch for \"addr_out\[25\]\" at mux_slave.sv(40)" {  } { { "mux_slave.sv" "" { Text "C:/Users/Alex/Desktop/FPGA/top/mux_slave.sv" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1645734921471 "|top|mux_slave:ms0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addr_out\[26\] mux_slave.sv(40) " "Inferred latch for \"addr_out\[26\]\" at mux_slave.sv(40)" {  } { { "mux_slave.sv" "" { Text "C:/Users/Alex/Desktop/FPGA/top/mux_slave.sv" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1645734921471 "|top|mux_slave:ms0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addr_out\[27\] mux_slave.sv(40) " "Inferred latch for \"addr_out\[27\]\" at mux_slave.sv(40)" {  } { { "mux_slave.sv" "" { Text "C:/Users/Alex/Desktop/FPGA/top/mux_slave.sv" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1645734921471 "|top|mux_slave:ms0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addr_out\[28\] mux_slave.sv(40) " "Inferred latch for \"addr_out\[28\]\" at mux_slave.sv(40)" {  } { { "mux_slave.sv" "" { Text "C:/Users/Alex/Desktop/FPGA/top/mux_slave.sv" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1645734921471 "|top|mux_slave:ms0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addr_out\[29\] mux_slave.sv(40) " "Inferred latch for \"addr_out\[29\]\" at mux_slave.sv(40)" {  } { { "mux_slave.sv" "" { Text "C:/Users/Alex/Desktop/FPGA/top/mux_slave.sv" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1645734921471 "|top|mux_slave:ms0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addr_out\[30\] mux_slave.sv(40) " "Inferred latch for \"addr_out\[30\]\" at mux_slave.sv(40)" {  } { { "mux_slave.sv" "" { Text "C:/Users/Alex/Desktop/FPGA/top/mux_slave.sv" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1645734921471 "|top|mux_slave:ms0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addr_out\[31\] mux_slave.sv(40) " "Inferred latch for \"addr_out\[31\]\" at mux_slave.sv(40)" {  } { { "mux_slave.sv" "" { Text "C:/Users/Alex/Desktop/FPGA/top/mux_slave.sv" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1645734921471 "|top|mux_slave:ms0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "req_out mux_slave.sv(40) " "Inferred latch for \"req_out\" at mux_slave.sv(40)" {  } { { "mux_slave.sv" "" { Text "C:/Users/Alex/Desktop/FPGA/top/mux_slave.sv" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1645734921471 "|top|mux_slave:ms0"}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mux_slave:ms0\|req_out " "Latch mux_slave:ms0\|req_out has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA master_0_req " "Ports D and ENA on the latch are fed by the same signal master_0_req" {  } { { "top.v" "" { Text "C:/Users/Alex/Desktop/FPGA/top/top.v" 6 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1645734921941 ""}  } { { "mux_slave.sv" "" { Text "C:/Users/Alex/Desktop/FPGA/top/mux_slave.sv" 3 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1645734921941 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mux_slave:ms0\|addr_out\[0\] " "Latch mux_slave:ms0\|addr_out\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA master_0_addr\[31\] " "Ports D and ENA on the latch are fed by the same signal master_0_addr\[31\]" {  } { { "top.v" "" { Text "C:/Users/Alex/Desktop/FPGA/top/top.v" 7 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1645734921941 ""}  } { { "mux_slave.sv" "" { Text "C:/Users/Alex/Desktop/FPGA/top/mux_slave.sv" 40 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1645734921941 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mux_slave:ms0\|addr_out\[1\] " "Latch mux_slave:ms0\|addr_out\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA master_0_addr\[31\] " "Ports D and ENA on the latch are fed by the same signal master_0_addr\[31\]" {  } { { "top.v" "" { Text "C:/Users/Alex/Desktop/FPGA/top/top.v" 7 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1645734921942 ""}  } { { "mux_slave.sv" "" { Text "C:/Users/Alex/Desktop/FPGA/top/mux_slave.sv" 40 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1645734921942 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mux_slave:ms0\|addr_out\[2\] " "Latch mux_slave:ms0\|addr_out\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA master_0_addr\[31\] " "Ports D and ENA on the latch are fed by the same signal master_0_addr\[31\]" {  } { { "top.v" "" { Text "C:/Users/Alex/Desktop/FPGA/top/top.v" 7 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1645734921942 ""}  } { { "mux_slave.sv" "" { Text "C:/Users/Alex/Desktop/FPGA/top/mux_slave.sv" 40 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1645734921942 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mux_slave:ms0\|addr_out\[3\] " "Latch mux_slave:ms0\|addr_out\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA master_0_addr\[31\] " "Ports D and ENA on the latch are fed by the same signal master_0_addr\[31\]" {  } { { "top.v" "" { Text "C:/Users/Alex/Desktop/FPGA/top/top.v" 7 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1645734921942 ""}  } { { "mux_slave.sv" "" { Text "C:/Users/Alex/Desktop/FPGA/top/mux_slave.sv" 40 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1645734921942 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mux_slave:ms0\|addr_out\[4\] " "Latch mux_slave:ms0\|addr_out\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA master_0_addr\[31\] " "Ports D and ENA on the latch are fed by the same signal master_0_addr\[31\]" {  } { { "top.v" "" { Text "C:/Users/Alex/Desktop/FPGA/top/top.v" 7 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1645734921942 ""}  } { { "mux_slave.sv" "" { Text "C:/Users/Alex/Desktop/FPGA/top/mux_slave.sv" 40 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1645734921942 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mux_slave:ms0\|addr_out\[5\] " "Latch mux_slave:ms0\|addr_out\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA master_0_addr\[31\] " "Ports D and ENA on the latch are fed by the same signal master_0_addr\[31\]" {  } { { "top.v" "" { Text "C:/Users/Alex/Desktop/FPGA/top/top.v" 7 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1645734921942 ""}  } { { "mux_slave.sv" "" { Text "C:/Users/Alex/Desktop/FPGA/top/mux_slave.sv" 40 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1645734921942 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mux_slave:ms0\|addr_out\[6\] " "Latch mux_slave:ms0\|addr_out\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA master_0_addr\[31\] " "Ports D and ENA on the latch are fed by the same signal master_0_addr\[31\]" {  } { { "top.v" "" { Text "C:/Users/Alex/Desktop/FPGA/top/top.v" 7 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1645734921942 ""}  } { { "mux_slave.sv" "" { Text "C:/Users/Alex/Desktop/FPGA/top/mux_slave.sv" 40 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1645734921942 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mux_slave:ms0\|addr_out\[7\] " "Latch mux_slave:ms0\|addr_out\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA master_0_addr\[31\] " "Ports D and ENA on the latch are fed by the same signal master_0_addr\[31\]" {  } { { "top.v" "" { Text "C:/Users/Alex/Desktop/FPGA/top/top.v" 7 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1645734921942 ""}  } { { "mux_slave.sv" "" { Text "C:/Users/Alex/Desktop/FPGA/top/mux_slave.sv" 40 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1645734921942 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mux_slave:ms0\|addr_out\[8\] " "Latch mux_slave:ms0\|addr_out\[8\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA master_0_addr\[31\] " "Ports D and ENA on the latch are fed by the same signal master_0_addr\[31\]" {  } { { "top.v" "" { Text "C:/Users/Alex/Desktop/FPGA/top/top.v" 7 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1645734921942 ""}  } { { "mux_slave.sv" "" { Text "C:/Users/Alex/Desktop/FPGA/top/mux_slave.sv" 40 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1645734921942 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mux_slave:ms0\|addr_out\[9\] " "Latch mux_slave:ms0\|addr_out\[9\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA master_0_addr\[31\] " "Ports D and ENA on the latch are fed by the same signal master_0_addr\[31\]" {  } { { "top.v" "" { Text "C:/Users/Alex/Desktop/FPGA/top/top.v" 7 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1645734921942 ""}  } { { "mux_slave.sv" "" { Text "C:/Users/Alex/Desktop/FPGA/top/mux_slave.sv" 40 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1645734921942 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mux_slave:ms0\|addr_out\[10\] " "Latch mux_slave:ms0\|addr_out\[10\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA master_0_addr\[31\] " "Ports D and ENA on the latch are fed by the same signal master_0_addr\[31\]" {  } { { "top.v" "" { Text "C:/Users/Alex/Desktop/FPGA/top/top.v" 7 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1645734921942 ""}  } { { "mux_slave.sv" "" { Text "C:/Users/Alex/Desktop/FPGA/top/mux_slave.sv" 40 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1645734921942 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mux_slave:ms0\|addr_out\[11\] " "Latch mux_slave:ms0\|addr_out\[11\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA master_0_addr\[31\] " "Ports D and ENA on the latch are fed by the same signal master_0_addr\[31\]" {  } { { "top.v" "" { Text "C:/Users/Alex/Desktop/FPGA/top/top.v" 7 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1645734921942 ""}  } { { "mux_slave.sv" "" { Text "C:/Users/Alex/Desktop/FPGA/top/mux_slave.sv" 40 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1645734921942 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mux_slave:ms0\|addr_out\[12\] " "Latch mux_slave:ms0\|addr_out\[12\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA master_0_addr\[31\] " "Ports D and ENA on the latch are fed by the same signal master_0_addr\[31\]" {  } { { "top.v" "" { Text "C:/Users/Alex/Desktop/FPGA/top/top.v" 7 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1645734921942 ""}  } { { "mux_slave.sv" "" { Text "C:/Users/Alex/Desktop/FPGA/top/mux_slave.sv" 40 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1645734921942 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mux_slave:ms0\|addr_out\[13\] " "Latch mux_slave:ms0\|addr_out\[13\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA master_0_addr\[31\] " "Ports D and ENA on the latch are fed by the same signal master_0_addr\[31\]" {  } { { "top.v" "" { Text "C:/Users/Alex/Desktop/FPGA/top/top.v" 7 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1645734921942 ""}  } { { "mux_slave.sv" "" { Text "C:/Users/Alex/Desktop/FPGA/top/mux_slave.sv" 40 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1645734921942 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mux_slave:ms0\|addr_out\[14\] " "Latch mux_slave:ms0\|addr_out\[14\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA master_0_addr\[31\] " "Ports D and ENA on the latch are fed by the same signal master_0_addr\[31\]" {  } { { "top.v" "" { Text "C:/Users/Alex/Desktop/FPGA/top/top.v" 7 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1645734921942 ""}  } { { "mux_slave.sv" "" { Text "C:/Users/Alex/Desktop/FPGA/top/mux_slave.sv" 40 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1645734921942 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mux_slave:ms0\|addr_out\[15\] " "Latch mux_slave:ms0\|addr_out\[15\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA master_0_addr\[31\] " "Ports D and ENA on the latch are fed by the same signal master_0_addr\[31\]" {  } { { "top.v" "" { Text "C:/Users/Alex/Desktop/FPGA/top/top.v" 7 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1645734921942 ""}  } { { "mux_slave.sv" "" { Text "C:/Users/Alex/Desktop/FPGA/top/mux_slave.sv" 40 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1645734921942 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mux_slave:ms0\|addr_out\[16\] " "Latch mux_slave:ms0\|addr_out\[16\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA master_0_addr\[31\] " "Ports D and ENA on the latch are fed by the same signal master_0_addr\[31\]" {  } { { "top.v" "" { Text "C:/Users/Alex/Desktop/FPGA/top/top.v" 7 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1645734921942 ""}  } { { "mux_slave.sv" "" { Text "C:/Users/Alex/Desktop/FPGA/top/mux_slave.sv" 40 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1645734921942 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mux_slave:ms0\|addr_out\[17\] " "Latch mux_slave:ms0\|addr_out\[17\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA master_0_addr\[31\] " "Ports D and ENA on the latch are fed by the same signal master_0_addr\[31\]" {  } { { "top.v" "" { Text "C:/Users/Alex/Desktop/FPGA/top/top.v" 7 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1645734921943 ""}  } { { "mux_slave.sv" "" { Text "C:/Users/Alex/Desktop/FPGA/top/mux_slave.sv" 40 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1645734921943 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mux_slave:ms0\|addr_out\[18\] " "Latch mux_slave:ms0\|addr_out\[18\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA master_0_addr\[31\] " "Ports D and ENA on the latch are fed by the same signal master_0_addr\[31\]" {  } { { "top.v" "" { Text "C:/Users/Alex/Desktop/FPGA/top/top.v" 7 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1645734921943 ""}  } { { "mux_slave.sv" "" { Text "C:/Users/Alex/Desktop/FPGA/top/mux_slave.sv" 40 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1645734921943 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mux_slave:ms0\|addr_out\[19\] " "Latch mux_slave:ms0\|addr_out\[19\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA master_0_addr\[31\] " "Ports D and ENA on the latch are fed by the same signal master_0_addr\[31\]" {  } { { "top.v" "" { Text "C:/Users/Alex/Desktop/FPGA/top/top.v" 7 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1645734921943 ""}  } { { "mux_slave.sv" "" { Text "C:/Users/Alex/Desktop/FPGA/top/mux_slave.sv" 40 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1645734921943 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mux_slave:ms0\|addr_out\[20\] " "Latch mux_slave:ms0\|addr_out\[20\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA master_0_addr\[31\] " "Ports D and ENA on the latch are fed by the same signal master_0_addr\[31\]" {  } { { "top.v" "" { Text "C:/Users/Alex/Desktop/FPGA/top/top.v" 7 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1645734921943 ""}  } { { "mux_slave.sv" "" { Text "C:/Users/Alex/Desktop/FPGA/top/mux_slave.sv" 40 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1645734921943 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mux_slave:ms0\|addr_out\[21\] " "Latch mux_slave:ms0\|addr_out\[21\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA master_0_addr\[31\] " "Ports D and ENA on the latch are fed by the same signal master_0_addr\[31\]" {  } { { "top.v" "" { Text "C:/Users/Alex/Desktop/FPGA/top/top.v" 7 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1645734921943 ""}  } { { "mux_slave.sv" "" { Text "C:/Users/Alex/Desktop/FPGA/top/mux_slave.sv" 40 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1645734921943 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mux_slave:ms0\|addr_out\[22\] " "Latch mux_slave:ms0\|addr_out\[22\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA master_0_addr\[31\] " "Ports D and ENA on the latch are fed by the same signal master_0_addr\[31\]" {  } { { "top.v" "" { Text "C:/Users/Alex/Desktop/FPGA/top/top.v" 7 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1645734921943 ""}  } { { "mux_slave.sv" "" { Text "C:/Users/Alex/Desktop/FPGA/top/mux_slave.sv" 40 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1645734921943 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mux_slave:ms0\|addr_out\[23\] " "Latch mux_slave:ms0\|addr_out\[23\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA master_0_addr\[31\] " "Ports D and ENA on the latch are fed by the same signal master_0_addr\[31\]" {  } { { "top.v" "" { Text "C:/Users/Alex/Desktop/FPGA/top/top.v" 7 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1645734921943 ""}  } { { "mux_slave.sv" "" { Text "C:/Users/Alex/Desktop/FPGA/top/mux_slave.sv" 40 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1645734921943 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mux_slave:ms0\|addr_out\[24\] " "Latch mux_slave:ms0\|addr_out\[24\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA master_0_addr\[31\] " "Ports D and ENA on the latch are fed by the same signal master_0_addr\[31\]" {  } { { "top.v" "" { Text "C:/Users/Alex/Desktop/FPGA/top/top.v" 7 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1645734921943 ""}  } { { "mux_slave.sv" "" { Text "C:/Users/Alex/Desktop/FPGA/top/mux_slave.sv" 40 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1645734921943 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mux_slave:ms0\|addr_out\[25\] " "Latch mux_slave:ms0\|addr_out\[25\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA master_0_addr\[31\] " "Ports D and ENA on the latch are fed by the same signal master_0_addr\[31\]" {  } { { "top.v" "" { Text "C:/Users/Alex/Desktop/FPGA/top/top.v" 7 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1645734921943 ""}  } { { "mux_slave.sv" "" { Text "C:/Users/Alex/Desktop/FPGA/top/mux_slave.sv" 40 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1645734921943 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mux_slave:ms0\|addr_out\[26\] " "Latch mux_slave:ms0\|addr_out\[26\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA master_0_addr\[31\] " "Ports D and ENA on the latch are fed by the same signal master_0_addr\[31\]" {  } { { "top.v" "" { Text "C:/Users/Alex/Desktop/FPGA/top/top.v" 7 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1645734921943 ""}  } { { "mux_slave.sv" "" { Text "C:/Users/Alex/Desktop/FPGA/top/mux_slave.sv" 40 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1645734921943 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mux_slave:ms0\|addr_out\[27\] " "Latch mux_slave:ms0\|addr_out\[27\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA master_0_addr\[31\] " "Ports D and ENA on the latch are fed by the same signal master_0_addr\[31\]" {  } { { "top.v" "" { Text "C:/Users/Alex/Desktop/FPGA/top/top.v" 7 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1645734921943 ""}  } { { "mux_slave.sv" "" { Text "C:/Users/Alex/Desktop/FPGA/top/mux_slave.sv" 40 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1645734921943 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mux_slave:ms0\|addr_out\[28\] " "Latch mux_slave:ms0\|addr_out\[28\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA master_0_addr\[31\] " "Ports D and ENA on the latch are fed by the same signal master_0_addr\[31\]" {  } { { "top.v" "" { Text "C:/Users/Alex/Desktop/FPGA/top/top.v" 7 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1645734921943 ""}  } { { "mux_slave.sv" "" { Text "C:/Users/Alex/Desktop/FPGA/top/mux_slave.sv" 40 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1645734921943 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mux_slave:ms0\|addr_out\[29\] " "Latch mux_slave:ms0\|addr_out\[29\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA master_0_addr\[31\] " "Ports D and ENA on the latch are fed by the same signal master_0_addr\[31\]" {  } { { "top.v" "" { Text "C:/Users/Alex/Desktop/FPGA/top/top.v" 7 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1645734921943 ""}  } { { "mux_slave.sv" "" { Text "C:/Users/Alex/Desktop/FPGA/top/mux_slave.sv" 40 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1645734921943 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mux_slave:ms0\|addr_out\[30\] " "Latch mux_slave:ms0\|addr_out\[30\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA master_0_addr\[31\] " "Ports D and ENA on the latch are fed by the same signal master_0_addr\[31\]" {  } { { "top.v" "" { Text "C:/Users/Alex/Desktop/FPGA/top/top.v" 7 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1645734921943 ""}  } { { "mux_slave.sv" "" { Text "C:/Users/Alex/Desktop/FPGA/top/mux_slave.sv" 40 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1645734921943 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mux_slave:ms0\|wdata_out\[0\] " "Latch mux_slave:ms0\|wdata_out\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA master_0_addr\[31\] " "Ports D and ENA on the latch are fed by the same signal master_0_addr\[31\]" {  } { { "top.v" "" { Text "C:/Users/Alex/Desktop/FPGA/top/top.v" 7 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1645734921943 ""}  } { { "mux_slave.sv" "" { Text "C:/Users/Alex/Desktop/FPGA/top/mux_slave.sv" 40 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1645734921943 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mux_slave:ms0\|wdata_out\[1\] " "Latch mux_slave:ms0\|wdata_out\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA master_0_addr\[31\] " "Ports D and ENA on the latch are fed by the same signal master_0_addr\[31\]" {  } { { "top.v" "" { Text "C:/Users/Alex/Desktop/FPGA/top/top.v" 7 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1645734921943 ""}  } { { "mux_slave.sv" "" { Text "C:/Users/Alex/Desktop/FPGA/top/mux_slave.sv" 40 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1645734921943 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mux_slave:ms0\|wdata_out\[2\] " "Latch mux_slave:ms0\|wdata_out\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA master_0_addr\[31\] " "Ports D and ENA on the latch are fed by the same signal master_0_addr\[31\]" {  } { { "top.v" "" { Text "C:/Users/Alex/Desktop/FPGA/top/top.v" 7 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1645734921943 ""}  } { { "mux_slave.sv" "" { Text "C:/Users/Alex/Desktop/FPGA/top/mux_slave.sv" 40 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1645734921943 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mux_slave:ms0\|wdata_out\[3\] " "Latch mux_slave:ms0\|wdata_out\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA master_0_addr\[31\] " "Ports D and ENA on the latch are fed by the same signal master_0_addr\[31\]" {  } { { "top.v" "" { Text "C:/Users/Alex/Desktop/FPGA/top/top.v" 7 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1645734921944 ""}  } { { "mux_slave.sv" "" { Text "C:/Users/Alex/Desktop/FPGA/top/mux_slave.sv" 40 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1645734921944 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mux_slave:ms0\|wdata_out\[4\] " "Latch mux_slave:ms0\|wdata_out\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA master_0_addr\[31\] " "Ports D and ENA on the latch are fed by the same signal master_0_addr\[31\]" {  } { { "top.v" "" { Text "C:/Users/Alex/Desktop/FPGA/top/top.v" 7 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1645734921944 ""}  } { { "mux_slave.sv" "" { Text "C:/Users/Alex/Desktop/FPGA/top/mux_slave.sv" 40 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1645734921944 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mux_slave:ms0\|wdata_out\[5\] " "Latch mux_slave:ms0\|wdata_out\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA master_0_addr\[31\] " "Ports D and ENA on the latch are fed by the same signal master_0_addr\[31\]" {  } { { "top.v" "" { Text "C:/Users/Alex/Desktop/FPGA/top/top.v" 7 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1645734921944 ""}  } { { "mux_slave.sv" "" { Text "C:/Users/Alex/Desktop/FPGA/top/mux_slave.sv" 40 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1645734921944 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mux_slave:ms0\|wdata_out\[6\] " "Latch mux_slave:ms0\|wdata_out\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA master_0_addr\[31\] " "Ports D and ENA on the latch are fed by the same signal master_0_addr\[31\]" {  } { { "top.v" "" { Text "C:/Users/Alex/Desktop/FPGA/top/top.v" 7 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1645734921944 ""}  } { { "mux_slave.sv" "" { Text "C:/Users/Alex/Desktop/FPGA/top/mux_slave.sv" 40 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1645734921944 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mux_slave:ms0\|wdata_out\[7\] " "Latch mux_slave:ms0\|wdata_out\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA master_0_addr\[31\] " "Ports D and ENA on the latch are fed by the same signal master_0_addr\[31\]" {  } { { "top.v" "" { Text "C:/Users/Alex/Desktop/FPGA/top/top.v" 7 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1645734921944 ""}  } { { "mux_slave.sv" "" { Text "C:/Users/Alex/Desktop/FPGA/top/mux_slave.sv" 40 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1645734921944 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mux_slave:ms0\|wdata_out\[8\] " "Latch mux_slave:ms0\|wdata_out\[8\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA master_0_addr\[31\] " "Ports D and ENA on the latch are fed by the same signal master_0_addr\[31\]" {  } { { "top.v" "" { Text "C:/Users/Alex/Desktop/FPGA/top/top.v" 7 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1645734921944 ""}  } { { "mux_slave.sv" "" { Text "C:/Users/Alex/Desktop/FPGA/top/mux_slave.sv" 40 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1645734921944 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mux_slave:ms0\|wdata_out\[9\] " "Latch mux_slave:ms0\|wdata_out\[9\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA master_0_addr\[31\] " "Ports D and ENA on the latch are fed by the same signal master_0_addr\[31\]" {  } { { "top.v" "" { Text "C:/Users/Alex/Desktop/FPGA/top/top.v" 7 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1645734921944 ""}  } { { "mux_slave.sv" "" { Text "C:/Users/Alex/Desktop/FPGA/top/mux_slave.sv" 40 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1645734921944 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mux_slave:ms0\|wdata_out\[10\] " "Latch mux_slave:ms0\|wdata_out\[10\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA master_0_addr\[31\] " "Ports D and ENA on the latch are fed by the same signal master_0_addr\[31\]" {  } { { "top.v" "" { Text "C:/Users/Alex/Desktop/FPGA/top/top.v" 7 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1645734921944 ""}  } { { "mux_slave.sv" "" { Text "C:/Users/Alex/Desktop/FPGA/top/mux_slave.sv" 40 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1645734921944 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mux_slave:ms0\|wdata_out\[11\] " "Latch mux_slave:ms0\|wdata_out\[11\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA master_0_addr\[31\] " "Ports D and ENA on the latch are fed by the same signal master_0_addr\[31\]" {  } { { "top.v" "" { Text "C:/Users/Alex/Desktop/FPGA/top/top.v" 7 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1645734921944 ""}  } { { "mux_slave.sv" "" { Text "C:/Users/Alex/Desktop/FPGA/top/mux_slave.sv" 40 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1645734921944 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mux_slave:ms0\|wdata_out\[12\] " "Latch mux_slave:ms0\|wdata_out\[12\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA master_0_addr\[31\] " "Ports D and ENA on the latch are fed by the same signal master_0_addr\[31\]" {  } { { "top.v" "" { Text "C:/Users/Alex/Desktop/FPGA/top/top.v" 7 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1645734921944 ""}  } { { "mux_slave.sv" "" { Text "C:/Users/Alex/Desktop/FPGA/top/mux_slave.sv" 40 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1645734921944 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mux_slave:ms0\|wdata_out\[13\] " "Latch mux_slave:ms0\|wdata_out\[13\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA master_0_addr\[31\] " "Ports D and ENA on the latch are fed by the same signal master_0_addr\[31\]" {  } { { "top.v" "" { Text "C:/Users/Alex/Desktop/FPGA/top/top.v" 7 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1645734921944 ""}  } { { "mux_slave.sv" "" { Text "C:/Users/Alex/Desktop/FPGA/top/mux_slave.sv" 40 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1645734921944 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mux_slave:ms0\|wdata_out\[14\] " "Latch mux_slave:ms0\|wdata_out\[14\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA master_0_addr\[31\] " "Ports D and ENA on the latch are fed by the same signal master_0_addr\[31\]" {  } { { "top.v" "" { Text "C:/Users/Alex/Desktop/FPGA/top/top.v" 7 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1645734921944 ""}  } { { "mux_slave.sv" "" { Text "C:/Users/Alex/Desktop/FPGA/top/mux_slave.sv" 40 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1645734921944 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mux_slave:ms0\|wdata_out\[15\] " "Latch mux_slave:ms0\|wdata_out\[15\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA master_0_addr\[31\] " "Ports D and ENA on the latch are fed by the same signal master_0_addr\[31\]" {  } { { "top.v" "" { Text "C:/Users/Alex/Desktop/FPGA/top/top.v" 7 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1645734921944 ""}  } { { "mux_slave.sv" "" { Text "C:/Users/Alex/Desktop/FPGA/top/mux_slave.sv" 40 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1645734921944 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mux_slave:ms0\|wdata_out\[16\] " "Latch mux_slave:ms0\|wdata_out\[16\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA master_0_addr\[31\] " "Ports D and ENA on the latch are fed by the same signal master_0_addr\[31\]" {  } { { "top.v" "" { Text "C:/Users/Alex/Desktop/FPGA/top/top.v" 7 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1645734921944 ""}  } { { "mux_slave.sv" "" { Text "C:/Users/Alex/Desktop/FPGA/top/mux_slave.sv" 40 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1645734921944 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mux_slave:ms0\|wdata_out\[17\] " "Latch mux_slave:ms0\|wdata_out\[17\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA master_0_addr\[31\] " "Ports D and ENA on the latch are fed by the same signal master_0_addr\[31\]" {  } { { "top.v" "" { Text "C:/Users/Alex/Desktop/FPGA/top/top.v" 7 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1645734921944 ""}  } { { "mux_slave.sv" "" { Text "C:/Users/Alex/Desktop/FPGA/top/mux_slave.sv" 40 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1645734921944 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mux_slave:ms0\|wdata_out\[18\] " "Latch mux_slave:ms0\|wdata_out\[18\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA master_0_addr\[31\] " "Ports D and ENA on the latch are fed by the same signal master_0_addr\[31\]" {  } { { "top.v" "" { Text "C:/Users/Alex/Desktop/FPGA/top/top.v" 7 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1645734921944 ""}  } { { "mux_slave.sv" "" { Text "C:/Users/Alex/Desktop/FPGA/top/mux_slave.sv" 40 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1645734921944 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mux_slave:ms0\|wdata_out\[19\] " "Latch mux_slave:ms0\|wdata_out\[19\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA master_0_addr\[31\] " "Ports D and ENA on the latch are fed by the same signal master_0_addr\[31\]" {  } { { "top.v" "" { Text "C:/Users/Alex/Desktop/FPGA/top/top.v" 7 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1645734921944 ""}  } { { "mux_slave.sv" "" { Text "C:/Users/Alex/Desktop/FPGA/top/mux_slave.sv" 40 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1645734921944 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mux_slave:ms0\|wdata_out\[20\] " "Latch mux_slave:ms0\|wdata_out\[20\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA master_0_addr\[31\] " "Ports D and ENA on the latch are fed by the same signal master_0_addr\[31\]" {  } { { "top.v" "" { Text "C:/Users/Alex/Desktop/FPGA/top/top.v" 7 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1645734921945 ""}  } { { "mux_slave.sv" "" { Text "C:/Users/Alex/Desktop/FPGA/top/mux_slave.sv" 40 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1645734921945 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mux_slave:ms0\|wdata_out\[21\] " "Latch mux_slave:ms0\|wdata_out\[21\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA master_0_addr\[31\] " "Ports D and ENA on the latch are fed by the same signal master_0_addr\[31\]" {  } { { "top.v" "" { Text "C:/Users/Alex/Desktop/FPGA/top/top.v" 7 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1645734921945 ""}  } { { "mux_slave.sv" "" { Text "C:/Users/Alex/Desktop/FPGA/top/mux_slave.sv" 40 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1645734921945 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mux_slave:ms0\|wdata_out\[22\] " "Latch mux_slave:ms0\|wdata_out\[22\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA master_0_addr\[31\] " "Ports D and ENA on the latch are fed by the same signal master_0_addr\[31\]" {  } { { "top.v" "" { Text "C:/Users/Alex/Desktop/FPGA/top/top.v" 7 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1645734921945 ""}  } { { "mux_slave.sv" "" { Text "C:/Users/Alex/Desktop/FPGA/top/mux_slave.sv" 40 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1645734921945 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mux_slave:ms0\|wdata_out\[23\] " "Latch mux_slave:ms0\|wdata_out\[23\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA master_0_addr\[31\] " "Ports D and ENA on the latch are fed by the same signal master_0_addr\[31\]" {  } { { "top.v" "" { Text "C:/Users/Alex/Desktop/FPGA/top/top.v" 7 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1645734921945 ""}  } { { "mux_slave.sv" "" { Text "C:/Users/Alex/Desktop/FPGA/top/mux_slave.sv" 40 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1645734921945 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mux_slave:ms0\|wdata_out\[24\] " "Latch mux_slave:ms0\|wdata_out\[24\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA master_0_addr\[31\] " "Ports D and ENA on the latch are fed by the same signal master_0_addr\[31\]" {  } { { "top.v" "" { Text "C:/Users/Alex/Desktop/FPGA/top/top.v" 7 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1645734921945 ""}  } { { "mux_slave.sv" "" { Text "C:/Users/Alex/Desktop/FPGA/top/mux_slave.sv" 40 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1645734921945 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mux_slave:ms0\|wdata_out\[25\] " "Latch mux_slave:ms0\|wdata_out\[25\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA master_0_addr\[31\] " "Ports D and ENA on the latch are fed by the same signal master_0_addr\[31\]" {  } { { "top.v" "" { Text "C:/Users/Alex/Desktop/FPGA/top/top.v" 7 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1645734921945 ""}  } { { "mux_slave.sv" "" { Text "C:/Users/Alex/Desktop/FPGA/top/mux_slave.sv" 40 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1645734921945 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mux_slave:ms0\|wdata_out\[26\] " "Latch mux_slave:ms0\|wdata_out\[26\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA master_0_addr\[31\] " "Ports D and ENA on the latch are fed by the same signal master_0_addr\[31\]" {  } { { "top.v" "" { Text "C:/Users/Alex/Desktop/FPGA/top/top.v" 7 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1645734921945 ""}  } { { "mux_slave.sv" "" { Text "C:/Users/Alex/Desktop/FPGA/top/mux_slave.sv" 40 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1645734921945 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mux_slave:ms0\|wdata_out\[27\] " "Latch mux_slave:ms0\|wdata_out\[27\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA master_0_addr\[31\] " "Ports D and ENA on the latch are fed by the same signal master_0_addr\[31\]" {  } { { "top.v" "" { Text "C:/Users/Alex/Desktop/FPGA/top/top.v" 7 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1645734921945 ""}  } { { "mux_slave.sv" "" { Text "C:/Users/Alex/Desktop/FPGA/top/mux_slave.sv" 40 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1645734921945 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mux_slave:ms0\|wdata_out\[28\] " "Latch mux_slave:ms0\|wdata_out\[28\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA master_0_addr\[31\] " "Ports D and ENA on the latch are fed by the same signal master_0_addr\[31\]" {  } { { "top.v" "" { Text "C:/Users/Alex/Desktop/FPGA/top/top.v" 7 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1645734921945 ""}  } { { "mux_slave.sv" "" { Text "C:/Users/Alex/Desktop/FPGA/top/mux_slave.sv" 40 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1645734921945 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mux_slave:ms0\|wdata_out\[29\] " "Latch mux_slave:ms0\|wdata_out\[29\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA master_0_addr\[31\] " "Ports D and ENA on the latch are fed by the same signal master_0_addr\[31\]" {  } { { "top.v" "" { Text "C:/Users/Alex/Desktop/FPGA/top/top.v" 7 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1645734921945 ""}  } { { "mux_slave.sv" "" { Text "C:/Users/Alex/Desktop/FPGA/top/mux_slave.sv" 40 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1645734921945 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mux_slave:ms0\|wdata_out\[30\] " "Latch mux_slave:ms0\|wdata_out\[30\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA master_0_addr\[31\] " "Ports D and ENA on the latch are fed by the same signal master_0_addr\[31\]" {  } { { "top.v" "" { Text "C:/Users/Alex/Desktop/FPGA/top/top.v" 7 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1645734921945 ""}  } { { "mux_slave.sv" "" { Text "C:/Users/Alex/Desktop/FPGA/top/mux_slave.sv" 40 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1645734921945 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mux_slave:ms0\|wdata_out\[31\] " "Latch mux_slave:ms0\|wdata_out\[31\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA master_0_addr\[31\] " "Ports D and ENA on the latch are fed by the same signal master_0_addr\[31\]" {  } { { "top.v" "" { Text "C:/Users/Alex/Desktop/FPGA/top/top.v" 7 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1645734921945 ""}  } { { "mux_slave.sv" "" { Text "C:/Users/Alex/Desktop/FPGA/top/mux_slave.sv" 40 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1645734921945 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mux_slave:ms0\|cmd_out " "Latch mux_slave:ms0\|cmd_out has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA master_0_addr\[31\] " "Ports D and ENA on the latch are fed by the same signal master_0_addr\[31\]" {  } { { "top.v" "" { Text "C:/Users/Alex/Desktop/FPGA/top/top.v" 7 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1645734921945 ""}  } { { "mux_slave.sv" "" { Text "C:/Users/Alex/Desktop/FPGA/top/mux_slave.sv" 5 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1645734921945 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mux_slave:ms1\|req_out " "Latch mux_slave:ms1\|req_out has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA master_0_req " "Ports D and ENA on the latch are fed by the same signal master_0_req" {  } { { "top.v" "" { Text "C:/Users/Alex/Desktop/FPGA/top/top.v" 6 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1645734921945 ""}  } { { "mux_slave.sv" "" { Text "C:/Users/Alex/Desktop/FPGA/top/mux_slave.sv" 3 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1645734921945 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mux_slave:ms1\|addr_out\[0\] " "Latch mux_slave:ms1\|addr_out\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA master_0_addr\[31\] " "Ports D and ENA on the latch are fed by the same signal master_0_addr\[31\]" {  } { { "top.v" "" { Text "C:/Users/Alex/Desktop/FPGA/top/top.v" 7 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1645734921945 ""}  } { { "mux_slave.sv" "" { Text "C:/Users/Alex/Desktop/FPGA/top/mux_slave.sv" 40 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1645734921945 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mux_slave:ms1\|addr_out\[1\] " "Latch mux_slave:ms1\|addr_out\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA master_0_addr\[31\] " "Ports D and ENA on the latch are fed by the same signal master_0_addr\[31\]" {  } { { "top.v" "" { Text "C:/Users/Alex/Desktop/FPGA/top/top.v" 7 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1645734921945 ""}  } { { "mux_slave.sv" "" { Text "C:/Users/Alex/Desktop/FPGA/top/mux_slave.sv" 40 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1645734921945 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mux_slave:ms1\|addr_out\[2\] " "Latch mux_slave:ms1\|addr_out\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA master_0_addr\[31\] " "Ports D and ENA on the latch are fed by the same signal master_0_addr\[31\]" {  } { { "top.v" "" { Text "C:/Users/Alex/Desktop/FPGA/top/top.v" 7 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1645734921945 ""}  } { { "mux_slave.sv" "" { Text "C:/Users/Alex/Desktop/FPGA/top/mux_slave.sv" 40 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1645734921945 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mux_slave:ms1\|addr_out\[3\] " "Latch mux_slave:ms1\|addr_out\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA master_0_addr\[31\] " "Ports D and ENA on the latch are fed by the same signal master_0_addr\[31\]" {  } { { "top.v" "" { Text "C:/Users/Alex/Desktop/FPGA/top/top.v" 7 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1645734921946 ""}  } { { "mux_slave.sv" "" { Text "C:/Users/Alex/Desktop/FPGA/top/mux_slave.sv" 40 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1645734921946 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mux_slave:ms1\|addr_out\[4\] " "Latch mux_slave:ms1\|addr_out\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA master_0_addr\[31\] " "Ports D and ENA on the latch are fed by the same signal master_0_addr\[31\]" {  } { { "top.v" "" { Text "C:/Users/Alex/Desktop/FPGA/top/top.v" 7 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1645734921946 ""}  } { { "mux_slave.sv" "" { Text "C:/Users/Alex/Desktop/FPGA/top/mux_slave.sv" 40 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1645734921946 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mux_slave:ms1\|addr_out\[5\] " "Latch mux_slave:ms1\|addr_out\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA master_0_addr\[31\] " "Ports D and ENA on the latch are fed by the same signal master_0_addr\[31\]" {  } { { "top.v" "" { Text "C:/Users/Alex/Desktop/FPGA/top/top.v" 7 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1645734921946 ""}  } { { "mux_slave.sv" "" { Text "C:/Users/Alex/Desktop/FPGA/top/mux_slave.sv" 40 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1645734921946 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mux_slave:ms1\|addr_out\[6\] " "Latch mux_slave:ms1\|addr_out\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA master_0_addr\[31\] " "Ports D and ENA on the latch are fed by the same signal master_0_addr\[31\]" {  } { { "top.v" "" { Text "C:/Users/Alex/Desktop/FPGA/top/top.v" 7 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1645734921946 ""}  } { { "mux_slave.sv" "" { Text "C:/Users/Alex/Desktop/FPGA/top/mux_slave.sv" 40 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1645734921946 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mux_slave:ms1\|addr_out\[7\] " "Latch mux_slave:ms1\|addr_out\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA master_0_addr\[31\] " "Ports D and ENA on the latch are fed by the same signal master_0_addr\[31\]" {  } { { "top.v" "" { Text "C:/Users/Alex/Desktop/FPGA/top/top.v" 7 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1645734921946 ""}  } { { "mux_slave.sv" "" { Text "C:/Users/Alex/Desktop/FPGA/top/mux_slave.sv" 40 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1645734921946 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mux_slave:ms1\|addr_out\[8\] " "Latch mux_slave:ms1\|addr_out\[8\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA master_0_addr\[31\] " "Ports D and ENA on the latch are fed by the same signal master_0_addr\[31\]" {  } { { "top.v" "" { Text "C:/Users/Alex/Desktop/FPGA/top/top.v" 7 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1645734921946 ""}  } { { "mux_slave.sv" "" { Text "C:/Users/Alex/Desktop/FPGA/top/mux_slave.sv" 40 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1645734921946 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mux_slave:ms1\|addr_out\[9\] " "Latch mux_slave:ms1\|addr_out\[9\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA master_0_addr\[31\] " "Ports D and ENA on the latch are fed by the same signal master_0_addr\[31\]" {  } { { "top.v" "" { Text "C:/Users/Alex/Desktop/FPGA/top/top.v" 7 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1645734921946 ""}  } { { "mux_slave.sv" "" { Text "C:/Users/Alex/Desktop/FPGA/top/mux_slave.sv" 40 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1645734921946 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mux_slave:ms1\|addr_out\[10\] " "Latch mux_slave:ms1\|addr_out\[10\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA master_0_addr\[31\] " "Ports D and ENA on the latch are fed by the same signal master_0_addr\[31\]" {  } { { "top.v" "" { Text "C:/Users/Alex/Desktop/FPGA/top/top.v" 7 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1645734921946 ""}  } { { "mux_slave.sv" "" { Text "C:/Users/Alex/Desktop/FPGA/top/mux_slave.sv" 40 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1645734921946 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mux_slave:ms1\|addr_out\[11\] " "Latch mux_slave:ms1\|addr_out\[11\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA master_0_addr\[31\] " "Ports D and ENA on the latch are fed by the same signal master_0_addr\[31\]" {  } { { "top.v" "" { Text "C:/Users/Alex/Desktop/FPGA/top/top.v" 7 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1645734921946 ""}  } { { "mux_slave.sv" "" { Text "C:/Users/Alex/Desktop/FPGA/top/mux_slave.sv" 40 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1645734921946 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mux_slave:ms1\|addr_out\[12\] " "Latch mux_slave:ms1\|addr_out\[12\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA master_0_addr\[31\] " "Ports D and ENA on the latch are fed by the same signal master_0_addr\[31\]" {  } { { "top.v" "" { Text "C:/Users/Alex/Desktop/FPGA/top/top.v" 7 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1645734921946 ""}  } { { "mux_slave.sv" "" { Text "C:/Users/Alex/Desktop/FPGA/top/mux_slave.sv" 40 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1645734921946 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mux_slave:ms1\|addr_out\[13\] " "Latch mux_slave:ms1\|addr_out\[13\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA master_0_addr\[31\] " "Ports D and ENA on the latch are fed by the same signal master_0_addr\[31\]" {  } { { "top.v" "" { Text "C:/Users/Alex/Desktop/FPGA/top/top.v" 7 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1645734921946 ""}  } { { "mux_slave.sv" "" { Text "C:/Users/Alex/Desktop/FPGA/top/mux_slave.sv" 40 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1645734921946 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mux_slave:ms1\|addr_out\[14\] " "Latch mux_slave:ms1\|addr_out\[14\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA master_0_addr\[31\] " "Ports D and ENA on the latch are fed by the same signal master_0_addr\[31\]" {  } { { "top.v" "" { Text "C:/Users/Alex/Desktop/FPGA/top/top.v" 7 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1645734921946 ""}  } { { "mux_slave.sv" "" { Text "C:/Users/Alex/Desktop/FPGA/top/mux_slave.sv" 40 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1645734921946 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mux_slave:ms1\|addr_out\[15\] " "Latch mux_slave:ms1\|addr_out\[15\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA master_0_addr\[31\] " "Ports D and ENA on the latch are fed by the same signal master_0_addr\[31\]" {  } { { "top.v" "" { Text "C:/Users/Alex/Desktop/FPGA/top/top.v" 7 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1645734921946 ""}  } { { "mux_slave.sv" "" { Text "C:/Users/Alex/Desktop/FPGA/top/mux_slave.sv" 40 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1645734921946 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mux_slave:ms1\|addr_out\[16\] " "Latch mux_slave:ms1\|addr_out\[16\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA master_0_addr\[31\] " "Ports D and ENA on the latch are fed by the same signal master_0_addr\[31\]" {  } { { "top.v" "" { Text "C:/Users/Alex/Desktop/FPGA/top/top.v" 7 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1645734921946 ""}  } { { "mux_slave.sv" "" { Text "C:/Users/Alex/Desktop/FPGA/top/mux_slave.sv" 40 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1645734921946 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mux_slave:ms1\|addr_out\[17\] " "Latch mux_slave:ms1\|addr_out\[17\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA master_0_addr\[31\] " "Ports D and ENA on the latch are fed by the same signal master_0_addr\[31\]" {  } { { "top.v" "" { Text "C:/Users/Alex/Desktop/FPGA/top/top.v" 7 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1645734921946 ""}  } { { "mux_slave.sv" "" { Text "C:/Users/Alex/Desktop/FPGA/top/mux_slave.sv" 40 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1645734921946 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mux_slave:ms1\|addr_out\[18\] " "Latch mux_slave:ms1\|addr_out\[18\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA master_0_addr\[31\] " "Ports D and ENA on the latch are fed by the same signal master_0_addr\[31\]" {  } { { "top.v" "" { Text "C:/Users/Alex/Desktop/FPGA/top/top.v" 7 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1645734921946 ""}  } { { "mux_slave.sv" "" { Text "C:/Users/Alex/Desktop/FPGA/top/mux_slave.sv" 40 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1645734921946 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mux_slave:ms1\|addr_out\[19\] " "Latch mux_slave:ms1\|addr_out\[19\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA master_0_addr\[31\] " "Ports D and ENA on the latch are fed by the same signal master_0_addr\[31\]" {  } { { "top.v" "" { Text "C:/Users/Alex/Desktop/FPGA/top/top.v" 7 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1645734921946 ""}  } { { "mux_slave.sv" "" { Text "C:/Users/Alex/Desktop/FPGA/top/mux_slave.sv" 40 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1645734921946 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mux_slave:ms1\|addr_out\[20\] " "Latch mux_slave:ms1\|addr_out\[20\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA master_0_addr\[31\] " "Ports D and ENA on the latch are fed by the same signal master_0_addr\[31\]" {  } { { "top.v" "" { Text "C:/Users/Alex/Desktop/FPGA/top/top.v" 7 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1645734921947 ""}  } { { "mux_slave.sv" "" { Text "C:/Users/Alex/Desktop/FPGA/top/mux_slave.sv" 40 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1645734921947 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mux_slave:ms1\|addr_out\[21\] " "Latch mux_slave:ms1\|addr_out\[21\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA master_0_addr\[31\] " "Ports D and ENA on the latch are fed by the same signal master_0_addr\[31\]" {  } { { "top.v" "" { Text "C:/Users/Alex/Desktop/FPGA/top/top.v" 7 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1645734921947 ""}  } { { "mux_slave.sv" "" { Text "C:/Users/Alex/Desktop/FPGA/top/mux_slave.sv" 40 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1645734921947 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mux_slave:ms1\|addr_out\[22\] " "Latch mux_slave:ms1\|addr_out\[22\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA master_0_addr\[31\] " "Ports D and ENA on the latch are fed by the same signal master_0_addr\[31\]" {  } { { "top.v" "" { Text "C:/Users/Alex/Desktop/FPGA/top/top.v" 7 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1645734921947 ""}  } { { "mux_slave.sv" "" { Text "C:/Users/Alex/Desktop/FPGA/top/mux_slave.sv" 40 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1645734921947 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mux_slave:ms1\|addr_out\[23\] " "Latch mux_slave:ms1\|addr_out\[23\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA master_0_addr\[31\] " "Ports D and ENA on the latch are fed by the same signal master_0_addr\[31\]" {  } { { "top.v" "" { Text "C:/Users/Alex/Desktop/FPGA/top/top.v" 7 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1645734921947 ""}  } { { "mux_slave.sv" "" { Text "C:/Users/Alex/Desktop/FPGA/top/mux_slave.sv" 40 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1645734921947 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mux_slave:ms1\|addr_out\[24\] " "Latch mux_slave:ms1\|addr_out\[24\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA master_0_addr\[31\] " "Ports D and ENA on the latch are fed by the same signal master_0_addr\[31\]" {  } { { "top.v" "" { Text "C:/Users/Alex/Desktop/FPGA/top/top.v" 7 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1645734921947 ""}  } { { "mux_slave.sv" "" { Text "C:/Users/Alex/Desktop/FPGA/top/mux_slave.sv" 40 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1645734921947 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mux_slave:ms1\|addr_out\[25\] " "Latch mux_slave:ms1\|addr_out\[25\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA master_0_addr\[31\] " "Ports D and ENA on the latch are fed by the same signal master_0_addr\[31\]" {  } { { "top.v" "" { Text "C:/Users/Alex/Desktop/FPGA/top/top.v" 7 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1645734921947 ""}  } { { "mux_slave.sv" "" { Text "C:/Users/Alex/Desktop/FPGA/top/mux_slave.sv" 40 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1645734921947 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mux_slave:ms1\|addr_out\[26\] " "Latch mux_slave:ms1\|addr_out\[26\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA master_0_addr\[31\] " "Ports D and ENA on the latch are fed by the same signal master_0_addr\[31\]" {  } { { "top.v" "" { Text "C:/Users/Alex/Desktop/FPGA/top/top.v" 7 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1645734921947 ""}  } { { "mux_slave.sv" "" { Text "C:/Users/Alex/Desktop/FPGA/top/mux_slave.sv" 40 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1645734921947 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mux_slave:ms1\|addr_out\[27\] " "Latch mux_slave:ms1\|addr_out\[27\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA master_0_addr\[31\] " "Ports D and ENA on the latch are fed by the same signal master_0_addr\[31\]" {  } { { "top.v" "" { Text "C:/Users/Alex/Desktop/FPGA/top/top.v" 7 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1645734921947 ""}  } { { "mux_slave.sv" "" { Text "C:/Users/Alex/Desktop/FPGA/top/mux_slave.sv" 40 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1645734921947 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mux_slave:ms1\|addr_out\[28\] " "Latch mux_slave:ms1\|addr_out\[28\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA master_0_addr\[31\] " "Ports D and ENA on the latch are fed by the same signal master_0_addr\[31\]" {  } { { "top.v" "" { Text "C:/Users/Alex/Desktop/FPGA/top/top.v" 7 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1645734921947 ""}  } { { "mux_slave.sv" "" { Text "C:/Users/Alex/Desktop/FPGA/top/mux_slave.sv" 40 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1645734921947 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mux_slave:ms1\|addr_out\[29\] " "Latch mux_slave:ms1\|addr_out\[29\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA master_0_addr\[31\] " "Ports D and ENA on the latch are fed by the same signal master_0_addr\[31\]" {  } { { "top.v" "" { Text "C:/Users/Alex/Desktop/FPGA/top/top.v" 7 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1645734921947 ""}  } { { "mux_slave.sv" "" { Text "C:/Users/Alex/Desktop/FPGA/top/mux_slave.sv" 40 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1645734921947 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mux_slave:ms1\|addr_out\[30\] " "Latch mux_slave:ms1\|addr_out\[30\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA master_0_addr\[31\] " "Ports D and ENA on the latch are fed by the same signal master_0_addr\[31\]" {  } { { "top.v" "" { Text "C:/Users/Alex/Desktop/FPGA/top/top.v" 7 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1645734921947 ""}  } { { "mux_slave.sv" "" { Text "C:/Users/Alex/Desktop/FPGA/top/mux_slave.sv" 40 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1645734921947 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mux_slave:ms1\|addr_out\[31\] " "Latch mux_slave:ms1\|addr_out\[31\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA master_0_addr\[31\] " "Ports D and ENA on the latch are fed by the same signal master_0_addr\[31\]" {  } { { "top.v" "" { Text "C:/Users/Alex/Desktop/FPGA/top/top.v" 7 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1645734921947 ""}  } { { "mux_slave.sv" "" { Text "C:/Users/Alex/Desktop/FPGA/top/mux_slave.sv" 40 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1645734921947 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mux_slave:ms1\|wdata_out\[0\] " "Latch mux_slave:ms1\|wdata_out\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA master_0_addr\[31\] " "Ports D and ENA on the latch are fed by the same signal master_0_addr\[31\]" {  } { { "top.v" "" { Text "C:/Users/Alex/Desktop/FPGA/top/top.v" 7 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1645734921947 ""}  } { { "mux_slave.sv" "" { Text "C:/Users/Alex/Desktop/FPGA/top/mux_slave.sv" 40 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1645734921947 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mux_slave:ms1\|wdata_out\[1\] " "Latch mux_slave:ms1\|wdata_out\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA master_0_addr\[31\] " "Ports D and ENA on the latch are fed by the same signal master_0_addr\[31\]" {  } { { "top.v" "" { Text "C:/Users/Alex/Desktop/FPGA/top/top.v" 7 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1645734921947 ""}  } { { "mux_slave.sv" "" { Text "C:/Users/Alex/Desktop/FPGA/top/mux_slave.sv" 40 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1645734921947 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mux_slave:ms1\|wdata_out\[2\] " "Latch mux_slave:ms1\|wdata_out\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA master_0_addr\[31\] " "Ports D and ENA on the latch are fed by the same signal master_0_addr\[31\]" {  } { { "top.v" "" { Text "C:/Users/Alex/Desktop/FPGA/top/top.v" 7 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1645734921947 ""}  } { { "mux_slave.sv" "" { Text "C:/Users/Alex/Desktop/FPGA/top/mux_slave.sv" 40 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1645734921947 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mux_slave:ms1\|wdata_out\[3\] " "Latch mux_slave:ms1\|wdata_out\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA master_0_addr\[31\] " "Ports D and ENA on the latch are fed by the same signal master_0_addr\[31\]" {  } { { "top.v" "" { Text "C:/Users/Alex/Desktop/FPGA/top/top.v" 7 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1645734921947 ""}  } { { "mux_slave.sv" "" { Text "C:/Users/Alex/Desktop/FPGA/top/mux_slave.sv" 40 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1645734921947 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mux_slave:ms1\|wdata_out\[4\] " "Latch mux_slave:ms1\|wdata_out\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA master_0_addr\[31\] " "Ports D and ENA on the latch are fed by the same signal master_0_addr\[31\]" {  } { { "top.v" "" { Text "C:/Users/Alex/Desktop/FPGA/top/top.v" 7 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1645734921947 ""}  } { { "mux_slave.sv" "" { Text "C:/Users/Alex/Desktop/FPGA/top/mux_slave.sv" 40 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1645734921947 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mux_slave:ms1\|wdata_out\[5\] " "Latch mux_slave:ms1\|wdata_out\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA master_0_addr\[31\] " "Ports D and ENA on the latch are fed by the same signal master_0_addr\[31\]" {  } { { "top.v" "" { Text "C:/Users/Alex/Desktop/FPGA/top/top.v" 7 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1645734921948 ""}  } { { "mux_slave.sv" "" { Text "C:/Users/Alex/Desktop/FPGA/top/mux_slave.sv" 40 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1645734921948 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mux_slave:ms1\|wdata_out\[6\] " "Latch mux_slave:ms1\|wdata_out\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA master_0_addr\[31\] " "Ports D and ENA on the latch are fed by the same signal master_0_addr\[31\]" {  } { { "top.v" "" { Text "C:/Users/Alex/Desktop/FPGA/top/top.v" 7 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1645734921948 ""}  } { { "mux_slave.sv" "" { Text "C:/Users/Alex/Desktop/FPGA/top/mux_slave.sv" 40 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1645734921948 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mux_slave:ms1\|wdata_out\[7\] " "Latch mux_slave:ms1\|wdata_out\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA master_0_addr\[31\] " "Ports D and ENA on the latch are fed by the same signal master_0_addr\[31\]" {  } { { "top.v" "" { Text "C:/Users/Alex/Desktop/FPGA/top/top.v" 7 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1645734921948 ""}  } { { "mux_slave.sv" "" { Text "C:/Users/Alex/Desktop/FPGA/top/mux_slave.sv" 40 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1645734921948 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mux_slave:ms1\|wdata_out\[8\] " "Latch mux_slave:ms1\|wdata_out\[8\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA master_0_addr\[31\] " "Ports D and ENA on the latch are fed by the same signal master_0_addr\[31\]" {  } { { "top.v" "" { Text "C:/Users/Alex/Desktop/FPGA/top/top.v" 7 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1645734921948 ""}  } { { "mux_slave.sv" "" { Text "C:/Users/Alex/Desktop/FPGA/top/mux_slave.sv" 40 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1645734921948 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mux_slave:ms1\|wdata_out\[9\] " "Latch mux_slave:ms1\|wdata_out\[9\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA master_0_addr\[31\] " "Ports D and ENA on the latch are fed by the same signal master_0_addr\[31\]" {  } { { "top.v" "" { Text "C:/Users/Alex/Desktop/FPGA/top/top.v" 7 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1645734921948 ""}  } { { "mux_slave.sv" "" { Text "C:/Users/Alex/Desktop/FPGA/top/mux_slave.sv" 40 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1645734921948 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mux_slave:ms1\|wdata_out\[10\] " "Latch mux_slave:ms1\|wdata_out\[10\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA master_0_addr\[31\] " "Ports D and ENA on the latch are fed by the same signal master_0_addr\[31\]" {  } { { "top.v" "" { Text "C:/Users/Alex/Desktop/FPGA/top/top.v" 7 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1645734921948 ""}  } { { "mux_slave.sv" "" { Text "C:/Users/Alex/Desktop/FPGA/top/mux_slave.sv" 40 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1645734921948 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mux_slave:ms1\|wdata_out\[11\] " "Latch mux_slave:ms1\|wdata_out\[11\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA master_0_addr\[31\] " "Ports D and ENA on the latch are fed by the same signal master_0_addr\[31\]" {  } { { "top.v" "" { Text "C:/Users/Alex/Desktop/FPGA/top/top.v" 7 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1645734921948 ""}  } { { "mux_slave.sv" "" { Text "C:/Users/Alex/Desktop/FPGA/top/mux_slave.sv" 40 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1645734921948 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mux_slave:ms1\|wdata_out\[12\] " "Latch mux_slave:ms1\|wdata_out\[12\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA master_0_addr\[31\] " "Ports D and ENA on the latch are fed by the same signal master_0_addr\[31\]" {  } { { "top.v" "" { Text "C:/Users/Alex/Desktop/FPGA/top/top.v" 7 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1645734921948 ""}  } { { "mux_slave.sv" "" { Text "C:/Users/Alex/Desktop/FPGA/top/mux_slave.sv" 40 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1645734921948 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mux_slave:ms1\|wdata_out\[13\] " "Latch mux_slave:ms1\|wdata_out\[13\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA master_0_addr\[31\] " "Ports D and ENA on the latch are fed by the same signal master_0_addr\[31\]" {  } { { "top.v" "" { Text "C:/Users/Alex/Desktop/FPGA/top/top.v" 7 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1645734921948 ""}  } { { "mux_slave.sv" "" { Text "C:/Users/Alex/Desktop/FPGA/top/mux_slave.sv" 40 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1645734921948 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mux_slave:ms1\|wdata_out\[14\] " "Latch mux_slave:ms1\|wdata_out\[14\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA master_0_addr\[31\] " "Ports D and ENA on the latch are fed by the same signal master_0_addr\[31\]" {  } { { "top.v" "" { Text "C:/Users/Alex/Desktop/FPGA/top/top.v" 7 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1645734921948 ""}  } { { "mux_slave.sv" "" { Text "C:/Users/Alex/Desktop/FPGA/top/mux_slave.sv" 40 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1645734921948 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mux_slave:ms1\|wdata_out\[15\] " "Latch mux_slave:ms1\|wdata_out\[15\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA master_0_addr\[31\] " "Ports D and ENA on the latch are fed by the same signal master_0_addr\[31\]" {  } { { "top.v" "" { Text "C:/Users/Alex/Desktop/FPGA/top/top.v" 7 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1645734921948 ""}  } { { "mux_slave.sv" "" { Text "C:/Users/Alex/Desktop/FPGA/top/mux_slave.sv" 40 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1645734921948 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mux_slave:ms1\|wdata_out\[16\] " "Latch mux_slave:ms1\|wdata_out\[16\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA master_0_addr\[31\] " "Ports D and ENA on the latch are fed by the same signal master_0_addr\[31\]" {  } { { "top.v" "" { Text "C:/Users/Alex/Desktop/FPGA/top/top.v" 7 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1645734921948 ""}  } { { "mux_slave.sv" "" { Text "C:/Users/Alex/Desktop/FPGA/top/mux_slave.sv" 40 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1645734921948 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mux_slave:ms1\|wdata_out\[17\] " "Latch mux_slave:ms1\|wdata_out\[17\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA master_0_addr\[31\] " "Ports D and ENA on the latch are fed by the same signal master_0_addr\[31\]" {  } { { "top.v" "" { Text "C:/Users/Alex/Desktop/FPGA/top/top.v" 7 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1645734921948 ""}  } { { "mux_slave.sv" "" { Text "C:/Users/Alex/Desktop/FPGA/top/mux_slave.sv" 40 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1645734921948 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mux_slave:ms1\|wdata_out\[18\] " "Latch mux_slave:ms1\|wdata_out\[18\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA master_0_addr\[31\] " "Ports D and ENA on the latch are fed by the same signal master_0_addr\[31\]" {  } { { "top.v" "" { Text "C:/Users/Alex/Desktop/FPGA/top/top.v" 7 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1645734921948 ""}  } { { "mux_slave.sv" "" { Text "C:/Users/Alex/Desktop/FPGA/top/mux_slave.sv" 40 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1645734921948 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mux_slave:ms1\|wdata_out\[19\] " "Latch mux_slave:ms1\|wdata_out\[19\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA master_0_addr\[31\] " "Ports D and ENA on the latch are fed by the same signal master_0_addr\[31\]" {  } { { "top.v" "" { Text "C:/Users/Alex/Desktop/FPGA/top/top.v" 7 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1645734921948 ""}  } { { "mux_slave.sv" "" { Text "C:/Users/Alex/Desktop/FPGA/top/mux_slave.sv" 40 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1645734921948 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mux_slave:ms1\|wdata_out\[20\] " "Latch mux_slave:ms1\|wdata_out\[20\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA master_0_addr\[31\] " "Ports D and ENA on the latch are fed by the same signal master_0_addr\[31\]" {  } { { "top.v" "" { Text "C:/Users/Alex/Desktop/FPGA/top/top.v" 7 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1645734921948 ""}  } { { "mux_slave.sv" "" { Text "C:/Users/Alex/Desktop/FPGA/top/mux_slave.sv" 40 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1645734921948 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mux_slave:ms1\|wdata_out\[21\] " "Latch mux_slave:ms1\|wdata_out\[21\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA master_0_addr\[31\] " "Ports D and ENA on the latch are fed by the same signal master_0_addr\[31\]" {  } { { "top.v" "" { Text "C:/Users/Alex/Desktop/FPGA/top/top.v" 7 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1645734921948 ""}  } { { "mux_slave.sv" "" { Text "C:/Users/Alex/Desktop/FPGA/top/mux_slave.sv" 40 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1645734921948 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mux_slave:ms1\|wdata_out\[22\] " "Latch mux_slave:ms1\|wdata_out\[22\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA master_0_addr\[31\] " "Ports D and ENA on the latch are fed by the same signal master_0_addr\[31\]" {  } { { "top.v" "" { Text "C:/Users/Alex/Desktop/FPGA/top/top.v" 7 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1645734921949 ""}  } { { "mux_slave.sv" "" { Text "C:/Users/Alex/Desktop/FPGA/top/mux_slave.sv" 40 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1645734921949 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mux_slave:ms1\|wdata_out\[23\] " "Latch mux_slave:ms1\|wdata_out\[23\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA master_0_addr\[31\] " "Ports D and ENA on the latch are fed by the same signal master_0_addr\[31\]" {  } { { "top.v" "" { Text "C:/Users/Alex/Desktop/FPGA/top/top.v" 7 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1645734921949 ""}  } { { "mux_slave.sv" "" { Text "C:/Users/Alex/Desktop/FPGA/top/mux_slave.sv" 40 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1645734921949 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mux_slave:ms1\|wdata_out\[24\] " "Latch mux_slave:ms1\|wdata_out\[24\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA master_0_addr\[31\] " "Ports D and ENA on the latch are fed by the same signal master_0_addr\[31\]" {  } { { "top.v" "" { Text "C:/Users/Alex/Desktop/FPGA/top/top.v" 7 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1645734921949 ""}  } { { "mux_slave.sv" "" { Text "C:/Users/Alex/Desktop/FPGA/top/mux_slave.sv" 40 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1645734921949 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mux_slave:ms1\|wdata_out\[25\] " "Latch mux_slave:ms1\|wdata_out\[25\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA master_0_addr\[31\] " "Ports D and ENA on the latch are fed by the same signal master_0_addr\[31\]" {  } { { "top.v" "" { Text "C:/Users/Alex/Desktop/FPGA/top/top.v" 7 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1645734921949 ""}  } { { "mux_slave.sv" "" { Text "C:/Users/Alex/Desktop/FPGA/top/mux_slave.sv" 40 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1645734921949 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mux_slave:ms1\|wdata_out\[26\] " "Latch mux_slave:ms1\|wdata_out\[26\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA master_0_addr\[31\] " "Ports D and ENA on the latch are fed by the same signal master_0_addr\[31\]" {  } { { "top.v" "" { Text "C:/Users/Alex/Desktop/FPGA/top/top.v" 7 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1645734921949 ""}  } { { "mux_slave.sv" "" { Text "C:/Users/Alex/Desktop/FPGA/top/mux_slave.sv" 40 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1645734921949 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mux_slave:ms1\|wdata_out\[27\] " "Latch mux_slave:ms1\|wdata_out\[27\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA master_0_addr\[31\] " "Ports D and ENA on the latch are fed by the same signal master_0_addr\[31\]" {  } { { "top.v" "" { Text "C:/Users/Alex/Desktop/FPGA/top/top.v" 7 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1645734921949 ""}  } { { "mux_slave.sv" "" { Text "C:/Users/Alex/Desktop/FPGA/top/mux_slave.sv" 40 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1645734921949 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mux_slave:ms1\|wdata_out\[28\] " "Latch mux_slave:ms1\|wdata_out\[28\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA master_0_addr\[31\] " "Ports D and ENA on the latch are fed by the same signal master_0_addr\[31\]" {  } { { "top.v" "" { Text "C:/Users/Alex/Desktop/FPGA/top/top.v" 7 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1645734921949 ""}  } { { "mux_slave.sv" "" { Text "C:/Users/Alex/Desktop/FPGA/top/mux_slave.sv" 40 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1645734921949 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mux_slave:ms1\|wdata_out\[29\] " "Latch mux_slave:ms1\|wdata_out\[29\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA master_0_addr\[31\] " "Ports D and ENA on the latch are fed by the same signal master_0_addr\[31\]" {  } { { "top.v" "" { Text "C:/Users/Alex/Desktop/FPGA/top/top.v" 7 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1645734921949 ""}  } { { "mux_slave.sv" "" { Text "C:/Users/Alex/Desktop/FPGA/top/mux_slave.sv" 40 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1645734921949 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mux_slave:ms1\|wdata_out\[30\] " "Latch mux_slave:ms1\|wdata_out\[30\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA master_0_addr\[31\] " "Ports D and ENA on the latch are fed by the same signal master_0_addr\[31\]" {  } { { "top.v" "" { Text "C:/Users/Alex/Desktop/FPGA/top/top.v" 7 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1645734921949 ""}  } { { "mux_slave.sv" "" { Text "C:/Users/Alex/Desktop/FPGA/top/mux_slave.sv" 40 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1645734921949 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mux_slave:ms1\|wdata_out\[31\] " "Latch mux_slave:ms1\|wdata_out\[31\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA master_0_addr\[31\] " "Ports D and ENA on the latch are fed by the same signal master_0_addr\[31\]" {  } { { "top.v" "" { Text "C:/Users/Alex/Desktop/FPGA/top/top.v" 7 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1645734921949 ""}  } { { "mux_slave.sv" "" { Text "C:/Users/Alex/Desktop/FPGA/top/mux_slave.sv" 40 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1645734921949 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mux_slave:ms1\|cmd_out " "Latch mux_slave:ms1\|cmd_out has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA master_0_addr\[31\] " "Ports D and ENA on the latch are fed by the same signal master_0_addr\[31\]" {  } { { "top.v" "" { Text "C:/Users/Alex/Desktop/FPGA/top/top.v" 7 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1645734921949 ""}  } { { "mux_slave.sv" "" { Text "C:/Users/Alex/Desktop/FPGA/top/mux_slave.sv" 5 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1645734921949 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "slave_0_addr\[31\] GND " "Pin \"slave_0_addr\[31\]\" is stuck at GND" {  } { { "top.v" "" { Text "C:/Users/Alex/Desktop/FPGA/top/top.v" 22 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1645734922074 "|top|slave_0_addr[31]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1645734922074 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1645734922149 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1645734922578 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1645734922578 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "875 " "Implemented 875 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "199 " "Implemented 199 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1645734922668 ""} { "Info" "ICUT_CUT_TM_OPINS" "198 " "Implemented 198 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1645734922668 ""} { "Info" "ICUT_CUT_TM_LCELLS" "478 " "Implemented 478 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1645734922668 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1645734922668 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 275 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 275 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4785 " "Peak virtual memory: 4785 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1645734922685 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Feb 24 23:35:22 2022 " "Processing ended: Thu Feb 24 23:35:22 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1645734922685 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:09 " "Elapsed time: 00:00:09" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1645734922685 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:20 " "Total CPU time (on all processors): 00:00:20" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1645734922685 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1645734922685 ""}
