(edif or_gate
  (edifVersion 2 0 0)
  (edifLevel 0)
  (keywordMap (keywordLevel 0))
  (status
    (written
      (timestamp 2017 4 19 15 22 13)
      (program "Xilinx ngc2edif" (version "O.76xd"))
      (author "Xilinx. Inc ")
      (comment "This EDIF netlist is to be used within supported synthesis tools")
      (comment "for determining resource/timing estimates of the design component")
      (comment "represented by this netlist.")
      (comment "Command line: -mdp2sp -w -secure or_gate.ngc or_gate.edif ")))
  (external UNISIMS
    (edifLevel 0)
    (technology (numberDefinition))
    (cell LUT2
      (cellType GENERIC)
        (view view_1
          (viewType NETLIST)
          (interface
            (port I0
              (direction INPUT)
            )
            (port I1
              (direction INPUT)
            )
            (port O
              (direction OUTPUT)
            )
          )
      )
    )
    (cell IBUF
      (cellType GENERIC)
        (view view_1
          (viewType NETLIST)
          (interface
            (port I
              (direction INPUT)
            )
            (port O
              (direction OUTPUT)
            )
          )
      )
    )
    (cell OBUF
      (cellType GENERIC)
        (view view_1
          (viewType NETLIST)
          (interface
            (port I
              (direction INPUT)
            )
            (port O
              (direction OUTPUT)
            )
          )
      )
    )
  )

  (library or_gate_lib
    (edifLevel 0)
    (technology (numberDefinition))
    (cell or_gate
      (cellType GENERIC)
        (view view_1
          (viewType NETLIST)
          (interface
            (port INPUT_1
              (direction INPUT)
            )
            (port INPUT_2
              (direction INPUT)
            )
            (port OUTPUT
              (direction OUTPUT)
            )
            (designator "xc3s500efg320-4")
            (property TYPE (string "or_gate") (owner "Xilinx"))
            (property NLW_UNIQUE_ID (integer 0) (owner "Xilinx"))
            (property NLW_MACRO_TAG (integer 0) (owner "Xilinx"))
            (property NLW_MACRO_ALIAS (string "or_gate_or_gate") (owner "Xilinx"))
          )
          (contents
            (instance OUTPUT1
              (viewRef view_1 (cellRef LUT2 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "E") (owner "Xilinx"))
            )
            (instance (rename INPUT_1_IBUF_renamed_0 "INPUT_1_IBUF")
              (viewRef view_1 (cellRef IBUF (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename INPUT_2_IBUF_renamed_1 "INPUT_2_IBUF")
              (viewRef view_1 (cellRef IBUF (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename OUTPUT_OBUF_renamed_2 "OUTPUT_OBUF")
              (viewRef view_1 (cellRef OBUF (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (net INPUT_1
              (joined
                (portRef INPUT_1)
                (portRef I (instanceRef INPUT_1_IBUF_renamed_0))
              )
            )
            (net INPUT_1_IBUF
              (joined
                (portRef I0 (instanceRef OUTPUT1))
                (portRef O (instanceRef INPUT_1_IBUF_renamed_0))
              )
            )
            (net INPUT_2
              (joined
                (portRef INPUT_2)
                (portRef I (instanceRef INPUT_2_IBUF_renamed_1))
              )
            )
            (net INPUT_2_IBUF
              (joined
                (portRef I1 (instanceRef OUTPUT1))
                (portRef O (instanceRef INPUT_2_IBUF_renamed_1))
              )
            )
            (net OUTPUT
              (joined
                (portRef OUTPUT)
                (portRef O (instanceRef OUTPUT_OBUF_renamed_2))
              )
            )
            (net OUTPUT_OBUF
              (joined
                (portRef O (instanceRef OUTPUT1))
                (portRef I (instanceRef OUTPUT_OBUF_renamed_2))
              )
            )
          )
      )
    )
  )

  (design or_gate
    (cellRef or_gate
      (libraryRef or_gate_lib)
    )
    (property PART (string "xc3s500efg320-4") (owner "Xilinx"))
  )
)

