--------------------------------------------------------------------------------
Release 14.7 Trace  (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

/opt/Xilinx/14.7/ISE_DS/ISE/bin/lin64/unwrapped/trce -intstyle ise -v 3 -s 5 -n
3 -fastpaths -xml pong_top.twx pong_top.ncd -o pong_top.twr pong_top.pcf -ucf
Basys2.ucf

Design file:              pong_top.ncd
Physical constraint file: pong_top.pcf
Device,package,speed:     xc3s100e,cp132,-5 (PRODUCTION 1.27 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.
INFO:Timing:3390 - This architecture does not support a default System Jitter 
   value, please add SYSTEM_JITTER constraint to the UCF to modify the Clock 
   Uncertainty calculation.
INFO:Timing:3389 - This architecture does not support 'Discrete Jitter' and 
   'Phase Error' calculations, these terms will be zero in the Clock 
   Uncertainty calculation.  Please make appropriate modification to 
   SYSTEM_JITTER to account for the unsupported Discrete Jitter and Phase 
   Error.

================================================================================
Timing constraint: TS_clk = PERIOD TIMEGRP "clk" 40 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 33319 paths analyzed, 647 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is  11.686ns.
--------------------------------------------------------------------------------

Paths for end point rgb_reg_1 (SLICE_X20Y21.F3), 1421 paths
--------------------------------------------------------------------------------
Slack (setup path):     28.314ns (requirement - (data path - clock path skew + uncertainty))
  Source:               vga_sync_unit/h_count_reg_9 (FF)
  Destination:          rgb_reg_1 (FF)
  Requirement:          40.000ns
  Data Path Delay:      11.685ns (Levels of Logic = 8)
  Clock Path Skew:      -0.001ns (0.037 - 0.038)
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    clk rising at 40.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: vga_sync_unit/h_count_reg_9 to rgb_reg_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X15Y14.XQ      Tcko                  0.514   vga_sync_unit/h_count_reg<9>
                                                       vga_sync_unit/h_count_reg_9
    SLICE_X19Y18.G2      net (fanout=15)       1.265   vga_sync_unit/h_count_reg<9>
    SLICE_X19Y18.Y       Tilo                  0.612   text_on<1>
                                                       text_unit/rule_on_and0000_SW0
    SLICE_X19Y18.F3      net (fanout=2)        0.039   N34
    SLICE_X19Y18.X       Tilo                  0.612   text_on<1>
                                                       text_unit/rule_on_and0000
    SLICE_X2Y14.G1       net (fanout=24)       2.385   text_on<1>
    SLICE_X2Y14.Y        Tilo                  0.660   text_unit/font_word_not0000<2>
                                                       text_unit/font_word_not0000<2>_SW2
    SLICE_X2Y14.F4       net (fanout=1)        0.020   text_unit/font_word_not0000<2>_SW2/O
    SLICE_X2Y14.X        Tilo                  0.660   text_unit/font_word_not0000<2>
                                                       text_unit/font_word_not0000<2>
    SLICE_X3Y14.BY       net (fanout=1)        0.384   text_unit/font_word_not0000<2>
    SLICE_X3Y14.Y        Tbyy                  0.737   text_rgb<0>
                                                       text_unit/Mmux_font_bit_2_f6
    SLICE_X18Y21.F1      net (fanout=6)        1.321   text_rgb<0>
    SLICE_X18Y21.X       Tilo                  0.660   N87
                                                       rgb_next<0>341_SW0
    SLICE_X20Y21.G2      net (fanout=2)        0.360   N87
    SLICE_X20Y21.Y       Tilo                  0.660   rgb_reg<1>
                                                       rgb_next<0>341_SW1
    SLICE_X20Y21.F3      net (fanout=1)        0.020   rgb_next<0>341_SW1/O
    SLICE_X20Y21.CLK     Tfck                  0.776   rgb_reg<1>
                                                       rgb_next<1>
                                                       rgb_reg_1
    -------------------------------------------------  ---------------------------
    Total                                     11.685ns (5.891ns logic, 5.794ns route)
                                                       (50.4% logic, 49.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     28.548ns (requirement - (data path - clock path skew + uncertainty))
  Source:               vga_sync_unit/v_count_reg_6 (FF)
  Destination:          rgb_reg_1 (FF)
  Requirement:          40.000ns
  Data Path Delay:      11.449ns (Levels of Logic = 8)
  Clock Path Skew:      -0.003ns (0.037 - 0.040)
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    clk rising at 40.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: vga_sync_unit/v_count_reg_6 to rgb_reg_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y19.YQ      Tcko                  0.567   vga_sync_unit/v_count_reg<7>
                                                       vga_sync_unit/v_count_reg_6
    SLICE_X19Y18.G3      net (fanout=15)       0.976   vga_sync_unit/v_count_reg<6>
    SLICE_X19Y18.Y       Tilo                  0.612   text_on<1>
                                                       text_unit/rule_on_and0000_SW0
    SLICE_X19Y18.F3      net (fanout=2)        0.039   N34
    SLICE_X19Y18.X       Tilo                  0.612   text_on<1>
                                                       text_unit/rule_on_and0000
    SLICE_X2Y14.G1       net (fanout=24)       2.385   text_on<1>
    SLICE_X2Y14.Y        Tilo                  0.660   text_unit/font_word_not0000<2>
                                                       text_unit/font_word_not0000<2>_SW2
    SLICE_X2Y14.F4       net (fanout=1)        0.020   text_unit/font_word_not0000<2>_SW2/O
    SLICE_X2Y14.X        Tilo                  0.660   text_unit/font_word_not0000<2>
                                                       text_unit/font_word_not0000<2>
    SLICE_X3Y14.BY       net (fanout=1)        0.384   text_unit/font_word_not0000<2>
    SLICE_X3Y14.Y        Tbyy                  0.737   text_rgb<0>
                                                       text_unit/Mmux_font_bit_2_f6
    SLICE_X18Y21.F1      net (fanout=6)        1.321   text_rgb<0>
    SLICE_X18Y21.X       Tilo                  0.660   N87
                                                       rgb_next<0>341_SW0
    SLICE_X20Y21.G2      net (fanout=2)        0.360   N87
    SLICE_X20Y21.Y       Tilo                  0.660   rgb_reg<1>
                                                       rgb_next<0>341_SW1
    SLICE_X20Y21.F3      net (fanout=1)        0.020   rgb_next<0>341_SW1/O
    SLICE_X20Y21.CLK     Tfck                  0.776   rgb_reg<1>
                                                       rgb_next<1>
                                                       rgb_reg_1
    -------------------------------------------------  ---------------------------
    Total                                     11.449ns (5.944ns logic, 5.505ns route)
                                                       (51.9% logic, 48.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     28.696ns (requirement - (data path - clock path skew + uncertainty))
  Source:               vga_sync_unit/h_count_reg_7_1 (FF)
  Destination:          rgb_reg_1 (FF)
  Requirement:          40.000ns
  Data Path Delay:      11.304ns (Levels of Logic = 8)
  Clock Path Skew:      0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    clk rising at 40.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: vga_sync_unit/h_count_reg_7_1 to rgb_reg_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X18Y14.YQ      Tcko                  0.567   vga_sync_unit/h_count_reg_7_1
                                                       vga_sync_unit/h_count_reg_7_1
    SLICE_X19Y18.G4      net (fanout=5)        0.831   vga_sync_unit/h_count_reg_7_1
    SLICE_X19Y18.Y       Tilo                  0.612   text_on<1>
                                                       text_unit/rule_on_and0000_SW0
    SLICE_X19Y18.F3      net (fanout=2)        0.039   N34
    SLICE_X19Y18.X       Tilo                  0.612   text_on<1>
                                                       text_unit/rule_on_and0000
    SLICE_X2Y14.G1       net (fanout=24)       2.385   text_on<1>
    SLICE_X2Y14.Y        Tilo                  0.660   text_unit/font_word_not0000<2>
                                                       text_unit/font_word_not0000<2>_SW2
    SLICE_X2Y14.F4       net (fanout=1)        0.020   text_unit/font_word_not0000<2>_SW2/O
    SLICE_X2Y14.X        Tilo                  0.660   text_unit/font_word_not0000<2>
                                                       text_unit/font_word_not0000<2>
    SLICE_X3Y14.BY       net (fanout=1)        0.384   text_unit/font_word_not0000<2>
    SLICE_X3Y14.Y        Tbyy                  0.737   text_rgb<0>
                                                       text_unit/Mmux_font_bit_2_f6
    SLICE_X18Y21.F1      net (fanout=6)        1.321   text_rgb<0>
    SLICE_X18Y21.X       Tilo                  0.660   N87
                                                       rgb_next<0>341_SW0
    SLICE_X20Y21.G2      net (fanout=2)        0.360   N87
    SLICE_X20Y21.Y       Tilo                  0.660   rgb_reg<1>
                                                       rgb_next<0>341_SW1
    SLICE_X20Y21.F3      net (fanout=1)        0.020   rgb_next<0>341_SW1/O
    SLICE_X20Y21.CLK     Tfck                  0.776   rgb_reg<1>
                                                       rgb_next<1>
                                                       rgb_reg_1
    -------------------------------------------------  ---------------------------
    Total                                     11.304ns (5.944ns logic, 5.360ns route)
                                                       (52.6% logic, 47.4% route)

--------------------------------------------------------------------------------

Paths for end point rgb_reg_2 (SLICE_X20Y20.F4), 2302 paths
--------------------------------------------------------------------------------
Slack (setup path):     28.456ns (requirement - (data path - clock path skew + uncertainty))
  Source:               vga_sync_unit/h_count_reg_9 (FF)
  Destination:          rgb_reg_2 (FF)
  Requirement:          40.000ns
  Data Path Delay:      11.543ns (Levels of Logic = 8)
  Clock Path Skew:      -0.001ns (0.037 - 0.038)
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    clk rising at 40.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: vga_sync_unit/h_count_reg_9 to rgb_reg_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X15Y14.XQ      Tcko                  0.514   vga_sync_unit/h_count_reg<9>
                                                       vga_sync_unit/h_count_reg_9
    SLICE_X19Y18.G2      net (fanout=15)       1.265   vga_sync_unit/h_count_reg<9>
    SLICE_X19Y18.Y       Tilo                  0.612   text_on<1>
                                                       text_unit/rule_on_and0000_SW0
    SLICE_X19Y18.F3      net (fanout=2)        0.039   N34
    SLICE_X19Y18.X       Tilo                  0.612   text_on<1>
                                                       text_unit/rule_on_and0000
    SLICE_X2Y14.G1       net (fanout=24)       2.385   text_on<1>
    SLICE_X2Y14.Y        Tilo                  0.660   text_unit/font_word_not0000<2>
                                                       text_unit/font_word_not0000<2>_SW2
    SLICE_X2Y14.F4       net (fanout=1)        0.020   text_unit/font_word_not0000<2>_SW2/O
    SLICE_X2Y14.X        Tilo                  0.660   text_unit/font_word_not0000<2>
                                                       text_unit/font_word_not0000<2>
    SLICE_X3Y14.BY       net (fanout=1)        0.384   text_unit/font_word_not0000<2>
    SLICE_X3Y14.Y        Tbyy                  0.737   text_rgb<0>
                                                       text_unit/Mmux_font_bit_2_f6
    SLICE_X19Y20.F4      net (fanout=6)        1.238   text_rgb<0>
    SLICE_X19Y20.X       Tilo                  0.612   N107
                                                       rgb_next<2>_SW0_SW1
    SLICE_X20Y20.G4      net (fanout=1)        0.349   N107
    SLICE_X20Y20.Y       Tilo                  0.660   rgb_reg<2>
                                                       rgb_next<0>341_SW3
    SLICE_X20Y20.F4      net (fanout=1)        0.020   rgb_next<0>341_SW3/O
    SLICE_X20Y20.CLK     Tfck                  0.776   rgb_reg<2>
                                                       rgb_next<2>
                                                       rgb_reg_2
    -------------------------------------------------  ---------------------------
    Total                                     11.543ns (5.843ns logic, 5.700ns route)
                                                       (50.6% logic, 49.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     28.690ns (requirement - (data path - clock path skew + uncertainty))
  Source:               vga_sync_unit/v_count_reg_6 (FF)
  Destination:          rgb_reg_2 (FF)
  Requirement:          40.000ns
  Data Path Delay:      11.307ns (Levels of Logic = 8)
  Clock Path Skew:      -0.003ns (0.037 - 0.040)
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    clk rising at 40.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: vga_sync_unit/v_count_reg_6 to rgb_reg_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y19.YQ      Tcko                  0.567   vga_sync_unit/v_count_reg<7>
                                                       vga_sync_unit/v_count_reg_6
    SLICE_X19Y18.G3      net (fanout=15)       0.976   vga_sync_unit/v_count_reg<6>
    SLICE_X19Y18.Y       Tilo                  0.612   text_on<1>
                                                       text_unit/rule_on_and0000_SW0
    SLICE_X19Y18.F3      net (fanout=2)        0.039   N34
    SLICE_X19Y18.X       Tilo                  0.612   text_on<1>
                                                       text_unit/rule_on_and0000
    SLICE_X2Y14.G1       net (fanout=24)       2.385   text_on<1>
    SLICE_X2Y14.Y        Tilo                  0.660   text_unit/font_word_not0000<2>
                                                       text_unit/font_word_not0000<2>_SW2
    SLICE_X2Y14.F4       net (fanout=1)        0.020   text_unit/font_word_not0000<2>_SW2/O
    SLICE_X2Y14.X        Tilo                  0.660   text_unit/font_word_not0000<2>
                                                       text_unit/font_word_not0000<2>
    SLICE_X3Y14.BY       net (fanout=1)        0.384   text_unit/font_word_not0000<2>
    SLICE_X3Y14.Y        Tbyy                  0.737   text_rgb<0>
                                                       text_unit/Mmux_font_bit_2_f6
    SLICE_X19Y20.F4      net (fanout=6)        1.238   text_rgb<0>
    SLICE_X19Y20.X       Tilo                  0.612   N107
                                                       rgb_next<2>_SW0_SW1
    SLICE_X20Y20.G4      net (fanout=1)        0.349   N107
    SLICE_X20Y20.Y       Tilo                  0.660   rgb_reg<2>
                                                       rgb_next<0>341_SW3
    SLICE_X20Y20.F4      net (fanout=1)        0.020   rgb_next<0>341_SW3/O
    SLICE_X20Y20.CLK     Tfck                  0.776   rgb_reg<2>
                                                       rgb_next<2>
                                                       rgb_reg_2
    -------------------------------------------------  ---------------------------
    Total                                     11.307ns (5.896ns logic, 5.411ns route)
                                                       (52.1% logic, 47.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     28.838ns (requirement - (data path - clock path skew + uncertainty))
  Source:               vga_sync_unit/h_count_reg_7_1 (FF)
  Destination:          rgb_reg_2 (FF)
  Requirement:          40.000ns
  Data Path Delay:      11.162ns (Levels of Logic = 8)
  Clock Path Skew:      0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    clk rising at 40.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: vga_sync_unit/h_count_reg_7_1 to rgb_reg_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X18Y14.YQ      Tcko                  0.567   vga_sync_unit/h_count_reg_7_1
                                                       vga_sync_unit/h_count_reg_7_1
    SLICE_X19Y18.G4      net (fanout=5)        0.831   vga_sync_unit/h_count_reg_7_1
    SLICE_X19Y18.Y       Tilo                  0.612   text_on<1>
                                                       text_unit/rule_on_and0000_SW0
    SLICE_X19Y18.F3      net (fanout=2)        0.039   N34
    SLICE_X19Y18.X       Tilo                  0.612   text_on<1>
                                                       text_unit/rule_on_and0000
    SLICE_X2Y14.G1       net (fanout=24)       2.385   text_on<1>
    SLICE_X2Y14.Y        Tilo                  0.660   text_unit/font_word_not0000<2>
                                                       text_unit/font_word_not0000<2>_SW2
    SLICE_X2Y14.F4       net (fanout=1)        0.020   text_unit/font_word_not0000<2>_SW2/O
    SLICE_X2Y14.X        Tilo                  0.660   text_unit/font_word_not0000<2>
                                                       text_unit/font_word_not0000<2>
    SLICE_X3Y14.BY       net (fanout=1)        0.384   text_unit/font_word_not0000<2>
    SLICE_X3Y14.Y        Tbyy                  0.737   text_rgb<0>
                                                       text_unit/Mmux_font_bit_2_f6
    SLICE_X19Y20.F4      net (fanout=6)        1.238   text_rgb<0>
    SLICE_X19Y20.X       Tilo                  0.612   N107
                                                       rgb_next<2>_SW0_SW1
    SLICE_X20Y20.G4      net (fanout=1)        0.349   N107
    SLICE_X20Y20.Y       Tilo                  0.660   rgb_reg<2>
                                                       rgb_next<0>341_SW3
    SLICE_X20Y20.F4      net (fanout=1)        0.020   rgb_next<0>341_SW3/O
    SLICE_X20Y20.CLK     Tfck                  0.776   rgb_reg<2>
                                                       rgb_next<2>
                                                       rgb_reg_2
    -------------------------------------------------  ---------------------------
    Total                                     11.162ns (5.896ns logic, 5.266ns route)
                                                       (52.8% logic, 47.2% route)

--------------------------------------------------------------------------------

Paths for end point graph_unit/heart_y_reg_5 (SLICE_X16Y26.F4), 986 paths
--------------------------------------------------------------------------------
Slack (setup path):     28.858ns (requirement - (data path - clock path skew + uncertainty))
  Source:               graph_unit/heart_y_reg_3 (FF)
  Destination:          graph_unit/heart_y_reg_5 (FF)
  Requirement:          40.000ns
  Data Path Delay:      11.142ns (Levels of Logic = 9)
  Clock Path Skew:      0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    clk rising at 40.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: graph_unit/heart_y_reg_3 to graph_unit/heart_y_reg_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y25.XQ      Tcko                  0.515   graph_unit/heart_y_reg<3>
                                                       graph_unit/heart_y_reg_3
    SLICE_X22Y33.F1      net (fanout=10)       1.622   graph_unit/heart_y_reg<3>
    SLICE_X22Y33.X       Tilo                  0.660   graph_unit/heart_y_b_addsub0000<7>_bdd0
                                                       graph_unit/heart_y_b_addsub0000<7>11
    SLICE_X17Y32.G2      net (fanout=3)        0.594   graph_unit/heart_y_b_addsub0000<7>_bdd0
    SLICE_X17Y32.Y       Topgy                 1.070   graph_unit/heart_y_b<6>
                                                       graph_unit/Msub_heart_y_b_lut<7>
                                                       graph_unit/Msub_heart_y_b_xor<7>
    SLICE_X13Y35.G3      net (fanout=3)        0.535   graph_unit/heart_y_b<7>
    SLICE_X13Y35.Y       Tilo                  0.612   graph_unit/N13
                                                       graph_unit/heart_x_reg_cmp_lt0000213
    SLICE_X13Y34.BX      net (fanout=2)        0.396   graph_unit/heart_x_reg_cmp_lt0000213
    SLICE_X13Y34.X       Tbxx                  0.641   N110
                                                       graph_unit/heart_x_reg_cmp_lt00002158_SW1
    SLICE_X12Y34.F3      net (fanout=1)        0.020   N110
    SLICE_X12Y34.X       Tilo                  0.660   graph_unit/heart_y_reg_mux0001
                                                       graph_unit/heart_y_reg_mux000145
    SLICE_X13Y24.F2      net (fanout=3)        0.897   graph_unit/heart_y_reg_mux0001
    SLICE_X13Y24.COUT    Topcyf                1.011   graph_unit/heart_y_reg_addsub0000<0>
                                                       graph_unit/Maddsub_heart_y_reg_addsub0000_lut<0>
                                                       graph_unit/Maddsub_heart_y_reg_addsub0000_cy<0>
                                                       graph_unit/Maddsub_heart_y_reg_addsub0000_cy<1>
    SLICE_X13Y25.CIN     net (fanout=1)        0.000   graph_unit/Maddsub_heart_y_reg_addsub0000_cy<1>
    SLICE_X13Y25.COUT    Tbyp                  0.103   graph_unit/heart_y_reg_addsub0000<2>
                                                       graph_unit/Maddsub_heart_y_reg_addsub0000_cy<2>
                                                       graph_unit/Maddsub_heart_y_reg_addsub0000_cy<3>
    SLICE_X13Y26.CIN     net (fanout=1)        0.000   graph_unit/Maddsub_heart_y_reg_addsub0000_cy<3>
    SLICE_X13Y26.Y       Tciny                 0.756   graph_unit/heart_y_reg_addsub0000<4>
                                                       graph_unit/Maddsub_heart_y_reg_addsub0000_cy<4>
                                                       graph_unit/Maddsub_heart_y_reg_addsub0000_xor<5>
    SLICE_X16Y26.F4      net (fanout=1)        0.274   graph_unit/heart_y_reg_addsub0000<5>
    SLICE_X16Y26.CLK     Tfck                  0.776   graph_unit/heart_y_reg<5>
                                                       graph_unit/heart_y_reg_mux0000<4>1
                                                       graph_unit/heart_y_reg_5
    -------------------------------------------------  ---------------------------
    Total                                     11.142ns (6.804ns logic, 4.338ns route)
                                                       (61.1% logic, 38.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     28.887ns (requirement - (data path - clock path skew + uncertainty))
  Source:               graph_unit/heart_y_reg_5 (FF)
  Destination:          graph_unit/heart_y_reg_5 (FF)
  Requirement:          40.000ns
  Data Path Delay:      11.113ns (Levels of Logic = 9)
  Clock Path Skew:      0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    clk rising at 40.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: graph_unit/heart_y_reg_5 to graph_unit/heart_y_reg_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y26.XQ      Tcko                  0.515   graph_unit/heart_y_reg<5>
                                                       graph_unit/heart_y_reg_5
    SLICE_X22Y33.F2      net (fanout=10)       1.593   graph_unit/heart_y_reg<5>
    SLICE_X22Y33.X       Tilo                  0.660   graph_unit/heart_y_b_addsub0000<7>_bdd0
                                                       graph_unit/heart_y_b_addsub0000<7>11
    SLICE_X17Y32.G2      net (fanout=3)        0.594   graph_unit/heart_y_b_addsub0000<7>_bdd0
    SLICE_X17Y32.Y       Topgy                 1.070   graph_unit/heart_y_b<6>
                                                       graph_unit/Msub_heart_y_b_lut<7>
                                                       graph_unit/Msub_heart_y_b_xor<7>
    SLICE_X13Y35.G3      net (fanout=3)        0.535   graph_unit/heart_y_b<7>
    SLICE_X13Y35.Y       Tilo                  0.612   graph_unit/N13
                                                       graph_unit/heart_x_reg_cmp_lt0000213
    SLICE_X13Y34.BX      net (fanout=2)        0.396   graph_unit/heart_x_reg_cmp_lt0000213
    SLICE_X13Y34.X       Tbxx                  0.641   N110
                                                       graph_unit/heart_x_reg_cmp_lt00002158_SW1
    SLICE_X12Y34.F3      net (fanout=1)        0.020   N110
    SLICE_X12Y34.X       Tilo                  0.660   graph_unit/heart_y_reg_mux0001
                                                       graph_unit/heart_y_reg_mux000145
    SLICE_X13Y24.F2      net (fanout=3)        0.897   graph_unit/heart_y_reg_mux0001
    SLICE_X13Y24.COUT    Topcyf                1.011   graph_unit/heart_y_reg_addsub0000<0>
                                                       graph_unit/Maddsub_heart_y_reg_addsub0000_lut<0>
                                                       graph_unit/Maddsub_heart_y_reg_addsub0000_cy<0>
                                                       graph_unit/Maddsub_heart_y_reg_addsub0000_cy<1>
    SLICE_X13Y25.CIN     net (fanout=1)        0.000   graph_unit/Maddsub_heart_y_reg_addsub0000_cy<1>
    SLICE_X13Y25.COUT    Tbyp                  0.103   graph_unit/heart_y_reg_addsub0000<2>
                                                       graph_unit/Maddsub_heart_y_reg_addsub0000_cy<2>
                                                       graph_unit/Maddsub_heart_y_reg_addsub0000_cy<3>
    SLICE_X13Y26.CIN     net (fanout=1)        0.000   graph_unit/Maddsub_heart_y_reg_addsub0000_cy<3>
    SLICE_X13Y26.Y       Tciny                 0.756   graph_unit/heart_y_reg_addsub0000<4>
                                                       graph_unit/Maddsub_heart_y_reg_addsub0000_cy<4>
                                                       graph_unit/Maddsub_heart_y_reg_addsub0000_xor<5>
    SLICE_X16Y26.F4      net (fanout=1)        0.274   graph_unit/heart_y_reg_addsub0000<5>
    SLICE_X16Y26.CLK     Tfck                  0.776   graph_unit/heart_y_reg<5>
                                                       graph_unit/heart_y_reg_mux0000<4>1
                                                       graph_unit/heart_y_reg_5
    -------------------------------------------------  ---------------------------
    Total                                     11.113ns (6.804ns logic, 4.309ns route)
                                                       (61.2% logic, 38.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     29.140ns (requirement - (data path - clock path skew + uncertainty))
  Source:               graph_unit/heart_y_reg_4 (FF)
  Destination:          graph_unit/heart_y_reg_5 (FF)
  Requirement:          40.000ns
  Data Path Delay:      10.860ns (Levels of Logic = 9)
  Clock Path Skew:      0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    clk rising at 40.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: graph_unit/heart_y_reg_4 to graph_unit/heart_y_reg_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y26.YQ      Tcko                  0.567   graph_unit/heart_y_reg<5>
                                                       graph_unit/heart_y_reg_4
    SLICE_X22Y33.F4      net (fanout=12)       1.288   graph_unit/heart_y_reg<4>
    SLICE_X22Y33.X       Tilo                  0.660   graph_unit/heart_y_b_addsub0000<7>_bdd0
                                                       graph_unit/heart_y_b_addsub0000<7>11
    SLICE_X17Y32.G2      net (fanout=3)        0.594   graph_unit/heart_y_b_addsub0000<7>_bdd0
    SLICE_X17Y32.Y       Topgy                 1.070   graph_unit/heart_y_b<6>
                                                       graph_unit/Msub_heart_y_b_lut<7>
                                                       graph_unit/Msub_heart_y_b_xor<7>
    SLICE_X13Y35.G3      net (fanout=3)        0.535   graph_unit/heart_y_b<7>
    SLICE_X13Y35.Y       Tilo                  0.612   graph_unit/N13
                                                       graph_unit/heart_x_reg_cmp_lt0000213
    SLICE_X13Y34.BX      net (fanout=2)        0.396   graph_unit/heart_x_reg_cmp_lt0000213
    SLICE_X13Y34.X       Tbxx                  0.641   N110
                                                       graph_unit/heart_x_reg_cmp_lt00002158_SW1
    SLICE_X12Y34.F3      net (fanout=1)        0.020   N110
    SLICE_X12Y34.X       Tilo                  0.660   graph_unit/heart_y_reg_mux0001
                                                       graph_unit/heart_y_reg_mux000145
    SLICE_X13Y24.F2      net (fanout=3)        0.897   graph_unit/heart_y_reg_mux0001
    SLICE_X13Y24.COUT    Topcyf                1.011   graph_unit/heart_y_reg_addsub0000<0>
                                                       graph_unit/Maddsub_heart_y_reg_addsub0000_lut<0>
                                                       graph_unit/Maddsub_heart_y_reg_addsub0000_cy<0>
                                                       graph_unit/Maddsub_heart_y_reg_addsub0000_cy<1>
    SLICE_X13Y25.CIN     net (fanout=1)        0.000   graph_unit/Maddsub_heart_y_reg_addsub0000_cy<1>
    SLICE_X13Y25.COUT    Tbyp                  0.103   graph_unit/heart_y_reg_addsub0000<2>
                                                       graph_unit/Maddsub_heart_y_reg_addsub0000_cy<2>
                                                       graph_unit/Maddsub_heart_y_reg_addsub0000_cy<3>
    SLICE_X13Y26.CIN     net (fanout=1)        0.000   graph_unit/Maddsub_heart_y_reg_addsub0000_cy<3>
    SLICE_X13Y26.Y       Tciny                 0.756   graph_unit/heart_y_reg_addsub0000<4>
                                                       graph_unit/Maddsub_heart_y_reg_addsub0000_cy<4>
                                                       graph_unit/Maddsub_heart_y_reg_addsub0000_xor<5>
    SLICE_X16Y26.F4      net (fanout=1)        0.274   graph_unit/heart_y_reg_addsub0000<5>
    SLICE_X16Y26.CLK     Tfck                  0.776   graph_unit/heart_y_reg<5>
                                                       graph_unit/heart_y_reg_mux0000<4>1
                                                       graph_unit/heart_y_reg_5
    -------------------------------------------------  ---------------------------
    Total                                     10.860ns (6.856ns logic, 4.004ns route)
                                                       (63.1% logic, 36.9% route)

--------------------------------------------------------------------------------

Hold Paths: TS_clk = PERIOD TIMEGRP "clk" 40 ns HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point keyboard_unit/debounce_ps2_clk/flipflops_1 (SLICE_X4Y42.BX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.925ns (requirement - (clock path skew + uncertainty - data path))
  Source:               keyboard_unit/debounce_ps2_clk/flipflops_0 (FF)
  Destination:          keyboard_unit/debounce_ps2_clk/flipflops_1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.925ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         clk rising at 40.000ns
  Destination Clock:    clk rising at 40.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: keyboard_unit/debounce_ps2_clk/flipflops_0 to keyboard_unit/debounce_ps2_clk/flipflops_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X4Y42.YQ       Tcko                  0.454   keyboard_unit/debounce_ps2_clk/flipflops<1>
                                                       keyboard_unit/debounce_ps2_clk/flipflops_0
    SLICE_X4Y42.BX       net (fanout=3)        0.355   keyboard_unit/debounce_ps2_clk/flipflops<0>
    SLICE_X4Y42.CLK      Tckdi       (-Th)    -0.116   keyboard_unit/debounce_ps2_clk/flipflops<1>
                                                       keyboard_unit/debounce_ps2_clk/flipflops_1
    -------------------------------------------------  ---------------------------
    Total                                      0.925ns (0.570ns logic, 0.355ns route)
                                                       (61.6% logic, 38.4% route)

--------------------------------------------------------------------------------

Paths for end point vga_sync_unit/mod2_reg (SLICE_X18Y12.BY), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.954ns (requirement - (clock path skew + uncertainty - data path))
  Source:               vga_sync_unit/mod2_reg (FF)
  Destination:          vga_sync_unit/mod2_reg (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.954ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         clk rising at 40.000ns
  Destination Clock:    clk rising at 40.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: vga_sync_unit/mod2_reg to vga_sync_unit/mod2_reg
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X18Y12.YQ      Tcko                  0.454   vga_sync_unit/mod2_reg
                                                       vga_sync_unit/mod2_reg
    SLICE_X18Y12.BY      net (fanout=13)       0.368   vga_sync_unit/mod2_reg
    SLICE_X18Y12.CLK     Tckdi       (-Th)    -0.132   vga_sync_unit/mod2_reg
                                                       vga_sync_unit/mod2_reg
    -------------------------------------------------  ---------------------------
    Total                                      0.954ns (0.586ns logic, 0.368ns route)
                                                       (61.4% logic, 38.6% route)

--------------------------------------------------------------------------------

Paths for end point keyboard_unit/debounce_ps2_clk/counter_out_2 (SLICE_X1Y40.CE), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.996ns (requirement - (clock path skew + uncertainty - data path))
  Source:               keyboard_unit/debounce_ps2_clk/counter_out_8 (FF)
  Destination:          keyboard_unit/debounce_ps2_clk/counter_out_2 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.995ns (Levels of Logic = 0)
  Clock Path Skew:      -0.001ns (0.015 - 0.016)
  Source Clock:         clk rising at 40.000ns
  Destination Clock:    clk rising at 40.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: keyboard_unit/debounce_ps2_clk/counter_out_8 to keyboard_unit/debounce_ps2_clk/counter_out_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y43.XQ       Tcko                  0.411   keyboard_unit/debounce_ps2_clk/counter_out<8>
                                                       keyboard_unit/debounce_ps2_clk/counter_out_8
    SLICE_X1Y40.CE       net (fanout=7)        0.513   keyboard_unit/debounce_ps2_clk/counter_out<8>
    SLICE_X1Y40.CLK      Tckce       (-Th)    -0.071   keyboard_unit/debounce_ps2_clk/counter_out<2>
                                                       keyboard_unit/debounce_ps2_clk/counter_out_2
    -------------------------------------------------  ---------------------------
    Total                                      0.995ns (0.482ns logic, 0.513ns route)
                                                       (48.4% logic, 51.6% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_clk = PERIOD TIMEGRP "clk" 40 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 37.224ns (period - (min low pulse limit / (low pulse / period)))
  Period: 40.000ns
  Low pulse: 20.000ns
  Low pulse limit: 1.388ns (Trpw)
  Physical resource: graph_unit/proj1_y_reg<0>/SR
  Logical resource: graph_unit/proj1_y_reg_0/SR
  Location pin: SLICE_X23Y31.SR
  Clock network: reset_IBUF
--------------------------------------------------------------------------------
Slack: 37.224ns (period - (min high pulse limit / (high pulse / period)))
  Period: 40.000ns
  High pulse: 20.000ns
  High pulse limit: 1.388ns (Trpw)
  Physical resource: graph_unit/proj1_y_reg<0>/SR
  Logical resource: graph_unit/proj1_y_reg_0/SR
  Location pin: SLICE_X23Y31.SR
  Clock network: reset_IBUF
--------------------------------------------------------------------------------
Slack: 37.224ns (period - (min low pulse limit / (low pulse / period)))
  Period: 40.000ns
  Low pulse: 20.000ns
  Low pulse limit: 1.388ns (Trpw)
  Physical resource: graph_unit/proj1_y_reg<0>/SR
  Logical resource: graph_unit/proj1_y_reg_1/SR
  Location pin: SLICE_X23Y31.SR
  Clock network: reset_IBUF
--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock clock
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clock          |   11.686|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 33319 paths, 0 nets, and 2310 connections

Design statistics:
   Minimum period:  11.686ns{1}   (Maximum frequency:  85.572MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Sun Jan 22 18:35:18 2023 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 348 MB



