Info: Generated by version: 18.0.1 build 261
Info: Starting: Create block symbol file (.bsf)
Info: qsys-generate /nfs/site/disks/psg_board_1/xiaolei/S10_GX_FPGA_Htile/FPGA/pld/qts_qsfp_sdi_v18.0.1b261/sdi_xcvr_test.qsys --block-symbol-file --output-directory=/nfs/site/disks/psg_board_1/xiaolei/S10_GX_FPGA_Htile/FPGA/pld/qts_qsfp_sdi_v18.0.1b261/sdi_xcvr_test_1 --family="Stratix 10" --part=1SG280HU2F50E2VG
Progress: Loading qts_qsfp_sdi_v18.0.1b261/sdi_xcvr_test.qsys
Progress: Reading input file
Progress: Adding clk_100 [altera_generic_component 1.0]
Progress: Parameterizing module clk_100
Progress: Adding clk_50 [altera_generic_component 1.0]
Progress: Parameterizing module clk_50
Progress: Adding default_pma_settings_conf_0 [altera_generic_component 1.0]
Progress: Parameterizing module default_pma_settings_conf_0
Progress: Adding mm_bridge_0 [altera_generic_component 1.0]
Progress: Parameterizing module mm_bridge_0
Progress: Adding nativePHY_loopback_cont_0 [altera_generic_component 1.0]
Progress: Parameterizing module nativePHY_loopback_cont_0
Progress: Adding pll_status_interconnect_0 [altera_generic_component 1.0]
Progress: Parameterizing module pll_status_interconnect_0
Progress: Adding xcvr_native_s10_0 [altera_generic_component 1.0]
Progress: Parameterizing module xcvr_native_s10_0
Progress: Adding xcvr_reset_control_s10_0 [altera_generic_component 1.0]
Progress: Parameterizing module xcvr_reset_control_s10_0
Progress: Adding xcvr_st_converter_0 [altera_generic_component 1.0]
Progress: Parameterizing module xcvr_st_converter_0
Progress: Adding xcvr_test_system_0 [altera_generic_component 1.0]
Progress: Parameterizing module xcvr_test_system_0
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Component Instantiation Warning: sdi_xcvr_test.clk_100: System Information doesn't match requirements of IP.  Double-click to open System Info tab.
Component Instantiation Warning: sdi_xcvr_test.clk_50: System Information doesn't match requirements of IP.  Double-click to open System Info tab.
Warning: sdi_xcvr_test.pll_status_interconnect_0: pll_status_interconnect_0.pll_powerdown_a must be exported, or connected to a matching conduit as it has unconnected inputs.
Warning: sdi_xcvr_test.xcvr_native_s10_0: xcvr_native_s10_0.unused_tx_parallel_data must be exported, or connected to a matching conduit as it has unconnected inputs.
Warning: sdi_xcvr_test.xcvr_reset_control_s10_0: xcvr_reset_control_s10_0.pll_select must be exported, or connected to a matching conduit as it has unconnected inputs.
Warning: sdi_xcvr_test.xcvr_st_converter_0: xcvr_st_converter_0.rx_is_lockedtodata must be exported, or connected to a matching conduit as it has unconnected inputs.
Info: qsys-generate succeeded.
Info: Finished: Create block symbol file (.bsf)
Info: 
Info: Starting: Create HDL design files for synthesis
Info: qsys-generate /nfs/site/disks/psg_board_1/xiaolei/S10_GX_FPGA_Htile/FPGA/pld/qts_qsfp_sdi_v18.0.1b261/sdi_xcvr_test.qsys --synthesis=VERILOG --output-directory=/nfs/site/disks/psg_board_1/xiaolei/S10_GX_FPGA_Htile/FPGA/pld/qts_qsfp_sdi_v18.0.1b261/sdi_xcvr_test_1 --family="Stratix 10" --part=1SG280HU2F50E2VG
Progress: Loading qts_qsfp_sdi_v18.0.1b261/sdi_xcvr_test.qsys
Progress: Reading input file
Progress: Adding clk_100 [altera_generic_component 1.0]
Progress: Parameterizing module clk_100
Progress: Adding clk_50 [altera_generic_component 1.0]
Progress: Parameterizing module clk_50
Progress: Adding default_pma_settings_conf_0 [altera_generic_component 1.0]
Progress: Parameterizing module default_pma_settings_conf_0
Progress: Adding mm_bridge_0 [altera_generic_component 1.0]
Progress: Parameterizing module mm_bridge_0
Progress: Adding nativePHY_loopback_cont_0 [altera_generic_component 1.0]
Progress: Parameterizing module nativePHY_loopback_cont_0
Progress: Adding pll_status_interconnect_0 [altera_generic_component 1.0]
Progress: Parameterizing module pll_status_interconnect_0
Progress: Adding xcvr_native_s10_0 [altera_generic_component 1.0]
Progress: Parameterizing module xcvr_native_s10_0
Progress: Adding xcvr_reset_control_s10_0 [altera_generic_component 1.0]
Progress: Parameterizing module xcvr_reset_control_s10_0
Progress: Adding xcvr_st_converter_0 [altera_generic_component 1.0]
Progress: Parameterizing module xcvr_st_converter_0
Progress: Adding xcvr_test_system_0 [altera_generic_component 1.0]
Progress: Parameterizing module xcvr_test_system_0
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Component Instantiation Warning: sdi_xcvr_test.clk_100: System Information doesn't match requirements of IP.  Double-click to open System Info tab.
Component Instantiation Warning: sdi_xcvr_test.clk_50: System Information doesn't match requirements of IP.  Double-click to open System Info tab.
Warning: sdi_xcvr_test.pll_status_interconnect_0: pll_status_interconnect_0.pll_powerdown_a must be exported, or connected to a matching conduit as it has unconnected inputs.
Warning: sdi_xcvr_test.xcvr_native_s10_0: xcvr_native_s10_0.unused_tx_parallel_data must be exported, or connected to a matching conduit as it has unconnected inputs.
Warning: sdi_xcvr_test.xcvr_reset_control_s10_0: xcvr_reset_control_s10_0.pll_select must be exported, or connected to a matching conduit as it has unconnected inputs.
Warning: sdi_xcvr_test.xcvr_st_converter_0: xcvr_st_converter_0.rx_is_lockedtodata must be exported, or connected to a matching conduit as it has unconnected inputs.
Info: sdi_xcvr_test: "Transforming system: sdi_xcvr_test"
Info: sdi_xcvr_test: Running transform generation_view_transform
Info: sdi_xcvr_test: Running transform generation_view_transform took 0.000s
Info: xcvr_test_system_0: Running transform generation_view_transform
Info: xcvr_test_system_0: Running transform generation_view_transform took 0.000s
Info: sdi_xcvr_test: Running transform interconnect_transform_chooser
Info: Inserting clock-crossing logic between cmd_demux.src0 and cmd_mux.sink0
Info: Inserting clock-crossing logic between cmd_demux_001.src0 and cmd_mux.sink1
Info: Inserting clock-crossing logic between rsp_demux.src0 and rsp_mux.sink0
Info: Inserting clock-crossing logic between rsp_demux.src1 and rsp_mux_001.sink0
Info: sdi_xcvr_test: Running transform interconnect_transform_chooser took 0.564s
Info: mm_interconnect_0: Running transform interconnect_transform_chooser
Info: mm_interconnect_0: Running transform interconnect_transform_chooser took 0.162s
Info: sdi_xcvr_test: "Naming system components in system: sdi_xcvr_test"
Info: sdi_xcvr_test: "Processing generation queue"
Info: sdi_xcvr_test: "Generating: sdi_xcvr_test"
Info: sdi_xcvr_test: "Generating: sdi_xcvr_test_clk_100"
Info: sdi_xcvr_test: "Generating: sdi_xcvr_test_clk_50"
Info: sdi_xcvr_test: "Generating: sdi_xcvr_test_default_pma_settings_conf_0"
Info: sdi_xcvr_test: "Generating: sdi_xcvr_test_mm_bridge_0"
Info: sdi_xcvr_test: "Generating: sdi_xcvr_test_nativePHY_loopback_cont_0"
Info: sdi_xcvr_test: "Generating: sdi_xcvr_test_pll_status_interconnect_0"
Info: sdi_xcvr_test: "Generating: sdi_xcvr_test_xcvr_native_s10_htile_0"
Info: sdi_xcvr_test: "Generating: sdi_xcvr_test_xcvr_reset_control_s10_0"
Info: sdi_xcvr_test: "Generating: sdi_xcvr_test_xcvr_st_converter_0"
Info: sdi_xcvr_test: "Generating: sdi_xcvr_test_altera_mm_interconnect_180_fddvlca"
Info: sdi_xcvr_test: "Generating: altera_reset_controller"
Info: sdi_xcvr_test: "Generating: altera_merlin_master_translator"
Info: sdi_xcvr_test: "Generating: altera_merlin_slave_translator"
Info: sdi_xcvr_test: "Generating: altera_merlin_master_agent"
Info: sdi_xcvr_test: "Generating: altera_merlin_slave_agent"
Info: sdi_xcvr_test: "Generating: altera_avalon_sc_fifo"
Info: sdi_xcvr_test: "Generating: sdi_xcvr_test_altera_merlin_router_180_k72ax6a"
Info: sdi_xcvr_test: "Generating: sdi_xcvr_test_altera_merlin_router_180_3ewsn5q"
Info: sdi_xcvr_test: "Generating: sdi_xcvr_test_altera_merlin_router_180_hz6jpty"
Info: sdi_xcvr_test: "Generating: sdi_xcvr_test_altera_merlin_router_180_wh6irzi"
Info: sdi_xcvr_test: "Generating: altera_merlin_traffic_limiter"
Info: sdi_xcvr_test: "Generating: sdi_xcvr_test_altera_merlin_demultiplexer_180_fhqs4yi"
Info: sdi_xcvr_test: "Generating: sdi_xcvr_test_altera_merlin_demultiplexer_180_2nddb6q"
Info: sdi_xcvr_test: "Generating: sdi_xcvr_test_altera_merlin_multiplexer_180_gv4gl6q"
Info: sdi_xcvr_test: "Generating: sdi_xcvr_test_altera_merlin_multiplexer_180_xcvxsli"
Info: sdi_xcvr_test: "Generating: sdi_xcvr_test_altera_merlin_demultiplexer_180_hfn6ppq"
Info: sdi_xcvr_test: "Generating: sdi_xcvr_test_altera_merlin_multiplexer_180_fx2yc7i"
Info: sdi_xcvr_test: "Generating: sdi_xcvr_test_altera_merlin_multiplexer_180_4ed4hea"
Info: sdi_xcvr_test: "Generating: altera_avalon_st_handshake_clock_crosser"
Info: sdi_xcvr_test: Done "sdi_xcvr_test" with 31 modules, 35 files
Info: qsys-generate succeeded.
Info: Finished: Create HDL design files for synthesis
Info: Starting: Generate IP Core Documentation
Info: No documentation filesets were found for components in sdi_xcvr_test_1. No files generated.
Info: Finished: Generate IP Core Documentation
