Classic Timing Analyzer report for pulsegen
Sat Mar 12 16:03:23 2022
Quartus II 64-Bit Version 9.1 Build 222 10/21/2009 SJ Full Version


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Timing Analyzer Settings
  4. Clock Settings Summary
  5. Parallel Compilation
  6. Clock Setup: 'clk'
  7. tco
  8. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2009 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Summary                                                                                                                                             ;
+------------------------------+-------+---------------+------------------------------------------------+-----------+----------+------------+----------+--------------+
; Type                         ; Slack ; Required Time ; Actual Time                                    ; From      ; To       ; From Clock ; To Clock ; Failed Paths ;
+------------------------------+-------+---------------+------------------------------------------------+-----------+----------+------------+----------+--------------+
; Worst-case tco               ; N/A   ; None          ; 6.427 ns                                       ; step~reg0 ; step     ; clk        ; --       ; 0            ;
; Clock Setup: 'clk'           ; N/A   ; None          ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; timer[0]  ; timer[4] ; clk        ; clk      ; 0            ;
; Total number of failed paths ;       ;               ;                                                ;           ;          ;            ;          ; 0            ;
+------------------------------+-------+---------------+------------------------------------------------+-----------+----------+------------+----------+--------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Settings                                                                                                                            ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+
; Option                                                                                               ; Setting            ; From ; To ; Entity Name ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+
; Device Name                                                                                          ; EP2C70F896C6       ;      ;    ;             ;
; Timing Models                                                                                        ; Final              ;      ;    ;             ;
; Default hold multicycle                                                                              ; Same as Multicycle ;      ;    ;             ;
; Cut paths between unrelated clock domains                                                            ; On                 ;      ;    ;             ;
; Cut off read during write signal paths                                                               ; On                 ;      ;    ;             ;
; Cut off feedback from I/O pins                                                                       ; On                 ;      ;    ;             ;
; Report Combined Fast/Slow Timing                                                                     ; Off                ;      ;    ;             ;
; Ignore Clock Settings                                                                                ; Off                ;      ;    ;             ;
; Analyze latches as synchronous elements                                                              ; On                 ;      ;    ;             ;
; Enable Recovery/Removal analysis                                                                     ; Off                ;      ;    ;             ;
; Enable Clock Latency                                                                                 ; Off                ;      ;    ;             ;
; Use TimeQuest Timing Analyzer                                                                        ; Off                ;      ;    ;             ;
; Minimum Core Junction Temperature                                                                    ; 0                  ;      ;    ;             ;
; Maximum Core Junction Temperature                                                                    ; 85                 ;      ;    ;             ;
; Number of source nodes to report per destination node                                                ; 10                 ;      ;    ;             ;
; Number of destination nodes to report                                                                ; 10                 ;      ;    ;             ;
; Number of paths to report                                                                            ; 200                ;      ;    ;             ;
; Report Minimum Timing Checks                                                                         ; Off                ;      ;    ;             ;
; Use Fast Timing Models                                                                               ; Off                ;      ;    ;             ;
; Report IO Paths Separately                                                                           ; Off                ;      ;    ;             ;
; Perform Multicorner Analysis                                                                         ; On                 ;      ;    ;             ;
; Reports the worst-case path for each clock domain and analysis                                       ; Off                ;      ;    ;             ;
; Reports worst-case timing paths for each clock domain and analysis                                   ; On                 ;      ;    ;             ;
; Specifies the maximum number of worst-case timing paths to report for each clock domain and analysis ; 100                ;      ;    ;             ;
; Removes common clock path pessimism (CCPP) during slack computation                                  ; Off                ;      ;    ;             ;
; Output I/O Timing Endpoint                                                                           ; Near End           ;      ;    ;             ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Settings Summary                                                                                                                                                             ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; Clock Node Name ; Clock Setting Name ; Type     ; Fmax Requirement ; Early Latency ; Late Latency ; Based on ; Multiply Base Fmax by ; Divide Base Fmax by ; Offset ; Phase offset ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; clk             ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 8           ;
; Maximum allowed            ; 8           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 1           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     1 processor            ; 100.0%      ;
;     2-8 processors         ;   0.0%      ;
+----------------------------+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'clk'                                                                                                                                                                       ;
+-------+------------------------------------------------+----------+----------+------------+----------+-----------------------------+---------------------------+-------------------------+
; Slack ; Actual fmax (period)                           ; From     ; To       ; From Clock ; To Clock ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-------+------------------------------------------------+----------+----------+------------+----------+-----------------------------+---------------------------+-------------------------+
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; timer[0] ; timer[4] ; clk        ; clk      ; None                        ; None                      ; 1.560 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; timer[0] ; timer[3] ; clk        ; clk      ; None                        ; None                      ; 1.489 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; timer[1] ; timer[4] ; clk        ; clk      ; None                        ; None                      ; 1.454 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; timer[4] ; timer[3] ; clk        ; clk      ; None                        ; None                      ; 1.429 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; timer[4] ; timer[4] ; clk        ; clk      ; None                        ; None                      ; 1.429 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; timer[4] ; timer[2] ; clk        ; clk      ; None                        ; None                      ; 1.429 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; timer[4] ; timer[1] ; clk        ; clk      ; None                        ; None                      ; 1.429 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; timer[4] ; timer[0] ; clk        ; clk      ; None                        ; None                      ; 1.429 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; timer[0] ; timer[2] ; clk        ; clk      ; None                        ; None                      ; 1.418 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; timer[1] ; timer[3] ; clk        ; clk      ; None                        ; None                      ; 1.383 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; timer[2] ; timer[4] ; clk        ; clk      ; None                        ; None                      ; 1.349 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; timer[1] ; timer[2] ; clk        ; clk      ; None                        ; None                      ; 1.312 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; timer[3] ; timer[3] ; clk        ; clk      ; None                        ; None                      ; 1.301 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; timer[3] ; timer[4] ; clk        ; clk      ; None                        ; None                      ; 1.301 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; timer[3] ; timer[2] ; clk        ; clk      ; None                        ; None                      ; 1.301 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; timer[3] ; timer[1] ; clk        ; clk      ; None                        ; None                      ; 1.301 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; timer[3] ; timer[0] ; clk        ; clk      ; None                        ; None                      ; 1.301 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; timer[2] ; timer[3] ; clk        ; clk      ; None                        ; None                      ; 1.278 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; timer[0] ; timer[1] ; clk        ; clk      ; None                        ; None                      ; 1.259 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; timer[2] ; timer[2] ; clk        ; clk      ; None                        ; None                      ; 0.892 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; timer[0] ; timer[0] ; clk        ; clk      ; None                        ; None                      ; 0.873 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; timer[1] ; timer[1] ; clk        ; clk      ; None                        ; None                      ; 0.837 ns                ;
+-------+------------------------------------------------+----------+----------+------------+----------+-----------------------------+---------------------------+-------------------------+


+-------------------------------------------------------------------+
; tco                                                               ;
+-------+--------------+------------+-----------+------+------------+
; Slack ; Required tco ; Actual tco ; From      ; To   ; From Clock ;
+-------+--------------+------------+-----------+------+------------+
; N/A   ; None         ; 6.427 ns   ; step~reg0 ; step ; clk        ;
; N/A   ; None         ; 6.417 ns   ; t2~reg0   ; t2   ; clk        ;
; N/A   ; None         ; 6.392 ns   ; t1~reg0   ; t1   ; clk        ;
+-------+--------------+------------+-----------+------+------------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit Classic Timing Analyzer
    Info: Version 9.1 Build 222 10/21/2009 SJ Full Version
    Info: Processing started: Sat Mar 12 16:03:23 2022
Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off pulsegen -c pulsegen --timing_analysis_only
Info: Parallel compilation is enabled and will use 8 of the 8 processors detected
Warning: Timing Analysis is analyzing one or more combinational loops as latches
    Warning: Node "STEP_TEMP" is a latch
    Warning: Node "T1_TEMP" is a latch
    Warning: Node "T2_TEMP" is a latch
Warning: Found pins functioning as undefined clocks and/or memory enables
    Info: Assuming node "clk" is an undefined clock
Info: Clock "clk" Internal fmax is restricted to 420.17 MHz between source register "timer[0]" and destination register "timer[4]"
    Info: fmax restricted to clock pin edge rate 2.38 ns. Expand message to see actual delay path.
        Info: + Longest register to register delay is 1.560 ns
            Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X93_Y10_N13; Fanout = 5; REG Node = 'timer[0]'
            Info: 2: + IC(0.351 ns) + CELL(0.414 ns) = 0.765 ns; Loc. = LCCOMB_X93_Y10_N12; Fanout = 2; COMB Node = 'timer[0]~6'
            Info: 3: + IC(0.000 ns) + CELL(0.159 ns) = 0.924 ns; Loc. = LCCOMB_X93_Y10_N14; Fanout = 2; COMB Node = 'timer[1]~8'
            Info: 4: + IC(0.000 ns) + CELL(0.071 ns) = 0.995 ns; Loc. = LCCOMB_X93_Y10_N16; Fanout = 2; COMB Node = 'timer[2]~10'
            Info: 5: + IC(0.000 ns) + CELL(0.071 ns) = 1.066 ns; Loc. = LCCOMB_X93_Y10_N18; Fanout = 1; COMB Node = 'timer[3]~12'
            Info: 6: + IC(0.000 ns) + CELL(0.410 ns) = 1.476 ns; Loc. = LCCOMB_X93_Y10_N20; Fanout = 1; COMB Node = 'timer[4]~13'
            Info: 7: + IC(0.000 ns) + CELL(0.084 ns) = 1.560 ns; Loc. = LCFF_X93_Y10_N21; Fanout = 8; REG Node = 'timer[4]'
            Info: Total cell delay = 1.209 ns ( 77.50 % )
            Info: Total interconnect delay = 0.351 ns ( 22.50 % )
        Info: - Smallest clock skew is 0.000 ns
            Info: + Shortest clock path from clock "clk" to destination register is 2.871 ns
                Info: 1: + IC(0.000 ns) + CELL(0.989 ns) = 0.989 ns; Loc. = PIN_T2; Fanout = 1; CLK Node = 'clk'
                Info: 2: + IC(0.114 ns) + CELL(0.000 ns) = 1.103 ns; Loc. = CLKCTRL_G3; Fanout = 8; COMB Node = 'clk~clkctrl'
                Info: 3: + IC(1.231 ns) + CELL(0.537 ns) = 2.871 ns; Loc. = LCFF_X93_Y10_N21; Fanout = 8; REG Node = 'timer[4]'
                Info: Total cell delay = 1.526 ns ( 53.15 % )
                Info: Total interconnect delay = 1.345 ns ( 46.85 % )
            Info: - Longest clock path from clock "clk" to source register is 2.871 ns
                Info: 1: + IC(0.000 ns) + CELL(0.989 ns) = 0.989 ns; Loc. = PIN_T2; Fanout = 1; CLK Node = 'clk'
                Info: 2: + IC(0.114 ns) + CELL(0.000 ns) = 1.103 ns; Loc. = CLKCTRL_G3; Fanout = 8; COMB Node = 'clk~clkctrl'
                Info: 3: + IC(1.231 ns) + CELL(0.537 ns) = 2.871 ns; Loc. = LCFF_X93_Y10_N13; Fanout = 5; REG Node = 'timer[0]'
                Info: Total cell delay = 1.526 ns ( 53.15 % )
                Info: Total interconnect delay = 1.345 ns ( 46.85 % )
        Info: + Micro clock to output delay of source is 0.250 ns
        Info: + Micro setup delay of destination is -0.036 ns
Info: tco from clock "clk" to destination pin "step" through register "step~reg0" is 6.427 ns
    Info: + Longest clock path from clock "clk" to source register is 2.871 ns
        Info: 1: + IC(0.000 ns) + CELL(0.989 ns) = 0.989 ns; Loc. = PIN_T2; Fanout = 1; CLK Node = 'clk'
        Info: 2: + IC(0.114 ns) + CELL(0.000 ns) = 1.103 ns; Loc. = CLKCTRL_G3; Fanout = 8; COMB Node = 'clk~clkctrl'
        Info: 3: + IC(1.231 ns) + CELL(0.537 ns) = 2.871 ns; Loc. = LCFF_X94_Y10_N1; Fanout = 1; REG Node = 'step~reg0'
        Info: Total cell delay = 1.526 ns ( 53.15 % )
        Info: Total interconnect delay = 1.345 ns ( 46.85 % )
    Info: + Micro clock to output delay of source is 0.250 ns
    Info: + Longest register to pin delay is 3.306 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X94_Y10_N1; Fanout = 1; REG Node = 'step~reg0'
        Info: 2: + IC(0.684 ns) + CELL(2.622 ns) = 3.306 ns; Loc. = PIN_AA25; Fanout = 0; PIN Node = 'step'
        Info: Total cell delay = 2.622 ns ( 79.31 % )
        Info: Total interconnect delay = 0.684 ns ( 20.69 % )
Info: Quartus II 64-Bit Classic Timing Analyzer was successful. 0 errors, 5 warnings
    Info: Peak virtual memory: 4368 megabytes
    Info: Processing ended: Sat Mar 12 16:03:23 2022
    Info: Elapsed time: 00:00:00
    Info: Total CPU time (on all processors): 00:00:00


