{"Source Block": ["hdl/library/spi_engine/axi_spi_engine/axi_spi_engine.v@163:173@HdlIdDef", "wire [31:0]                     up_wdata_s;\nwire [(UP_ADDRESS_WIDTH-1):0]   up_waddr_s;\nwire [(UP_ADDRESS_WIDTH-1):0]   up_raddr_s;\n\n// Scratch register\nreg [31:0] up_scratch = 'h00;\n\nreg  [7:0] sync_id = 'h00;\nreg        sync_id_pending = 1'b0;\n\ngenerate if (MM_IF_TYPE == S_AXI) begin\n"], "Clone Blocks": [["hdl/library/spi_engine/axi_spi_engine/axi_spi_engine.v@159:169", "reg                             up_wack_ff = 1'b0;\nreg                             up_rack_ff = 1'b0;\nwire                            up_wreq_s;\nwire                            up_rreq_s;\nwire [31:0]                     up_wdata_s;\nwire [(UP_ADDRESS_WIDTH-1):0]   up_waddr_s;\nwire [(UP_ADDRESS_WIDTH-1):0]   up_raddr_s;\n\n// Scratch register\nreg [31:0] up_scratch = 'h00;\n\n"], ["hdl/library/spi_engine/axi_spi_engine/axi_spi_engine.v@160:170", "reg                             up_rack_ff = 1'b0;\nwire                            up_wreq_s;\nwire                            up_rreq_s;\nwire [31:0]                     up_wdata_s;\nwire [(UP_ADDRESS_WIDTH-1):0]   up_waddr_s;\nwire [(UP_ADDRESS_WIDTH-1):0]   up_raddr_s;\n\n// Scratch register\nreg [31:0] up_scratch = 'h00;\n\nreg  [7:0] sync_id = 'h00;\n"]], "Diff Content": {"Delete": [[168, "reg [31:0] up_scratch = 'h00;\n"]], "Add": []}}