$date
	Thu Feb  2 19:07:22 2023
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module Test $end
$var reg 1 ! clock $end
$upscope $end
$enddefinitions $end
#6
$dumpvars
x!
$end
