// Seed: 2333578436
module module_0;
  always id_1 <= 1;
endmodule
module module_1 (
    output tri1 id_0,
    output wor id_1,
    output supply1 id_2,
    input tri1 id_3,
    input supply0 id_4,
    input tri1 id_5,
    output wor id_6,
    input supply0 id_7,
    output wor id_8
);
  final id_0 = id_5;
  module_0();
  wire id_10 = id_5;
endmodule
module module_2 (
    id_1
);
  inout wire id_1;
  wire id_2, id_3;
  wire id_4;
  module_0();
endmodule
module module_3 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8
);
  output wire id_8;
  inout wire id_7;
  inout wire id_6;
  input wire id_5;
  inout wire id_4;
  inout wire id_3;
  inout wire id_2;
  inout wire id_1;
  id_9(
      1, 1'b0
  ); module_0();
  wire id_10, id_11, id_12;
  id_13 :
  assert property (@(id_2) id_3 === id_7) begin
    id_3 = 1;
    id_3 = 1 == ~1;
  end
endmodule
