/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  reg [5:0] _00_;
  wire celloutsig_0_0z;
  wire celloutsig_0_10z;
  wire [27:0] celloutsig_0_11z;
  wire celloutsig_0_16z;
  wire [6:0] celloutsig_0_1z;
  wire [5:0] celloutsig_0_21z;
  wire celloutsig_0_22z;
  wire [5:0] celloutsig_0_2z;
  wire celloutsig_0_3z;
  wire celloutsig_0_4z;
  wire celloutsig_0_5z;
  wire celloutsig_0_6z;
  wire celloutsig_0_7z;
  wire celloutsig_0_8z;
  wire celloutsig_0_9z;
  wire [6:0] celloutsig_1_0z;
  wire celloutsig_1_10z;
  wire celloutsig_1_11z;
  wire [6:0] celloutsig_1_13z;
  wire [18:0] celloutsig_1_14z;
  wire [11:0] celloutsig_1_15z;
  wire celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire [20:0] celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire celloutsig_1_5z;
  wire [2:0] celloutsig_1_6z;
  wire [4:0] celloutsig_1_7z;
  wire celloutsig_1_8z;
  wire [8:0] celloutsig_1_9z;
  input [95:0] clkin_data;
  wire [95:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_1_18z = celloutsig_1_15z[7] ^ celloutsig_1_11z;
  assign celloutsig_0_6z = celloutsig_0_5z ^ celloutsig_0_3z;
  assign celloutsig_0_10z = celloutsig_0_2z[0] ^ celloutsig_0_4z;
  assign celloutsig_1_5z = celloutsig_1_0z[3] ^ celloutsig_1_2z[13];
  assign celloutsig_0_8z = ~(in_data[65] ^ celloutsig_0_7z);
  assign celloutsig_1_3z = ~(celloutsig_1_0z[1] ^ celloutsig_1_0z[5]);
  assign celloutsig_1_4z = ~(in_data[178] ^ celloutsig_1_3z);
  assign celloutsig_1_13z = { celloutsig_1_2z[19:14], celloutsig_1_8z } + celloutsig_1_2z[20:14];
  assign celloutsig_1_14z = { celloutsig_1_2z[20:4], celloutsig_1_5z, celloutsig_1_4z } + { celloutsig_1_13z[6:1], celloutsig_1_11z, celloutsig_1_7z, celloutsig_1_0z };
  always_ff @(posedge clkin_data[0], posedge celloutsig_1_18z)
    if (celloutsig_1_18z) _00_ <= 6'h00;
    else _00_ <= { celloutsig_0_4z, celloutsig_0_7z, celloutsig_0_7z, celloutsig_0_10z, celloutsig_0_16z, celloutsig_0_9z };
  assign celloutsig_0_3z = { in_data[83:78], celloutsig_0_2z } && in_data[13:2];
  assign celloutsig_1_8z = { celloutsig_1_0z[6:3], celloutsig_1_1z, celloutsig_1_7z, celloutsig_1_4z, celloutsig_1_3z, celloutsig_1_1z, celloutsig_1_4z, celloutsig_1_3z } && { in_data[188:179], celloutsig_1_5z, celloutsig_1_1z, celloutsig_1_6z };
  assign celloutsig_0_22z = _00_[3] & ~(celloutsig_0_2z[0]);
  assign celloutsig_0_1z = in_data[84:78] % { 1'h1, in_data[40:35] };
  assign celloutsig_0_2z = in_data[25:20] % { 1'h1, in_data[17:13] };
  assign celloutsig_1_6z = celloutsig_1_2z[17:15] % { 1'h1, celloutsig_1_1z, celloutsig_1_3z };
  assign celloutsig_1_9z = celloutsig_1_2z[16:8] % { 1'h1, celloutsig_1_2z[14:7] };
  assign celloutsig_1_7z = celloutsig_1_0z[6:2] % { 1'h1, celloutsig_1_3z, celloutsig_1_6z };
  assign celloutsig_1_15z = - { celloutsig_1_14z[12:5], celloutsig_1_10z, celloutsig_1_6z };
  assign celloutsig_1_0z = - in_data[105:99];
  assign celloutsig_0_4z = | { in_data[76:71], celloutsig_0_3z, celloutsig_0_0z, celloutsig_0_2z, celloutsig_0_3z };
  assign celloutsig_1_19z = | in_data[164:135];
  assign celloutsig_0_0z = | in_data[86:81];
  assign celloutsig_0_9z = | { celloutsig_0_7z, celloutsig_0_6z, celloutsig_0_3z, celloutsig_0_2z, celloutsig_0_1z };
  assign celloutsig_0_16z = | { celloutsig_0_11z[19:7], celloutsig_0_7z, celloutsig_0_6z, celloutsig_0_5z, celloutsig_0_4z, celloutsig_0_3z, celloutsig_0_2z, celloutsig_0_1z };
  assign celloutsig_1_10z = | { celloutsig_1_9z[3:1], celloutsig_1_5z };
  assign celloutsig_1_11z = | in_data[133:125];
  assign celloutsig_0_5z = ~^ { celloutsig_0_1z, celloutsig_0_2z };
  assign celloutsig_0_7z = ~^ { celloutsig_0_1z, celloutsig_0_5z, celloutsig_0_0z, celloutsig_0_5z };
  assign celloutsig_1_1z = ~^ in_data[147:144];
  assign celloutsig_0_11z = { celloutsig_0_1z[5:3], celloutsig_0_7z, celloutsig_0_2z, celloutsig_0_6z, celloutsig_0_7z, celloutsig_0_5z, celloutsig_0_7z, celloutsig_0_3z, celloutsig_0_9z, celloutsig_0_9z, celloutsig_0_10z, celloutsig_0_9z, celloutsig_0_0z, celloutsig_0_6z, celloutsig_0_1z } >> { celloutsig_0_1z[6:1], celloutsig_0_8z, celloutsig_0_0z, celloutsig_0_4z, celloutsig_0_7z, celloutsig_0_8z, celloutsig_0_0z, celloutsig_0_5z, celloutsig_0_1z, celloutsig_0_2z, celloutsig_0_5z, celloutsig_0_4z };
  assign celloutsig_0_21z = celloutsig_0_11z[14:9] - celloutsig_0_2z;
  assign celloutsig_1_2z = { in_data[117:111], celloutsig_1_0z, celloutsig_1_0z } - { in_data[120:107], celloutsig_1_0z };
  assign { out_data[128], out_data[96], out_data[37:32], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_21z, celloutsig_0_22z };
endmodule
