<?xml version="1.0" encoding="UTF-8"?>
<simPackage>
 <file
   path="RCE_link_PLL_sim/altera_xcvr_pll_av/altera_xcvr_functions.sv"
   type="SYSTEM_VERILOG"
   library="RCE_link_PLL" />
 <file
   path="RCE_link_PLL_sim/altera_xcvr_pll_av/mentor/altera_xcvr_functions.sv"
   type="SYSTEM_VERILOG_ENCRYPT"
   library="RCE_link_PLL"
   simulator="modelsim" />
 <file
   path="RCE_link_PLL_sim/altera_xcvr_pll_av/av_xcvr_h.sv"
   type="SYSTEM_VERILOG"
   library="RCE_link_PLL" />
 <file
   path="RCE_link_PLL_sim/altera_xcvr_pll_av/av_xcvr_plls.sv"
   type="SYSTEM_VERILOG"
   library="RCE_link_PLL" />
 <file
   path="RCE_link_PLL_sim/altera_xcvr_pll_av/av_reconfig_bundle_to_xcvr.sv"
   type="SYSTEM_VERILOG"
   library="RCE_link_PLL" />
 <file
   path="RCE_link_PLL_sim/altera_xcvr_pll_av/av_xcvr_avmm_csr.sv"
   type="SYSTEM_VERILOG"
   library="RCE_link_PLL" />
 <file
   path="RCE_link_PLL_sim/altera_xcvr_pll_av/mentor/av_xcvr_h.sv"
   type="SYSTEM_VERILOG_ENCRYPT"
   library="RCE_link_PLL"
   simulator="modelsim" />
 <file
   path="RCE_link_PLL_sim/altera_xcvr_pll_av/mentor/av_xcvr_plls.sv"
   type="SYSTEM_VERILOG_ENCRYPT"
   library="RCE_link_PLL"
   simulator="modelsim" />
 <file
   path="RCE_link_PLL_sim/altera_xcvr_pll_av/mentor/av_reconfig_bundle_to_xcvr.sv"
   type="SYSTEM_VERILOG_ENCRYPT"
   library="RCE_link_PLL"
   simulator="modelsim" />
 <file
   path="RCE_link_PLL_sim/altera_xcvr_pll_av/mentor/av_xcvr_avmm_csr.sv"
   type="SYSTEM_VERILOG_ENCRYPT"
   library="RCE_link_PLL"
   simulator="modelsim" />
 <file
   path="RCE_link_PLL_sim/altera_xcvr_pll_av/alt_xcvr_resync.sv"
   type="SYSTEM_VERILOG"
   library="RCE_link_PLL" />
 <file
   path="RCE_link_PLL_sim/altera_xcvr_pll_av/mentor/alt_xcvr_resync.sv"
   type="SYSTEM_VERILOG_ENCRYPT"
   library="RCE_link_PLL"
   simulator="modelsim" />
 <file
   path="RCE_link_PLL_sim/altera_xcvr_pll_av/plain_files.txt"
   type="OTHER"
   library="RCE_link_PLL" />
 <file
   path="RCE_link_PLL_sim/altera_xcvr_pll_av/mentor_files.txt"
   type="OTHER"
   library="RCE_link_PLL" />
 <file
   path="RCE_link_PLL_sim/altera_xcvr_pll_av/cadence_files.txt"
   type="OTHER"
   library="RCE_link_PLL" />
 <file
   path="RCE_link_PLL_sim/altera_xcvr_pll_av/synopsys_files.txt"
   type="OTHER"
   library="RCE_link_PLL" />
 <file
   path="RCE_link_PLL_sim/altera_xcvr_pll_av/aldec_files.txt"
   type="OTHER"
   library="RCE_link_PLL" />
 <file path="RCE_link_PLL_sim/RCE_link_PLL.vhd" type="VHDL" />
 <topLevel name="RCE_link_PLL" />
 <deviceFamily name="arriav" />
</simPackage>
