TimeQuest Timing Analyzer report for pwm_module
Thu May 11 11:02:35 2023
Quartus II 64-Bit Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. TimeQuest Timing Analyzer Summary
  3. Parallel Compilation
  4. SDC File List
  5. Clocks
  6. Slow Model Fmax Summary
  7. Slow Model Setup Summary
  8. Slow Model Hold Summary
  9. Slow Model Recovery Summary
 10. Slow Model Removal Summary
 11. Slow Model Minimum Pulse Width Summary
 12. Slow Model Setup: 'tc_clock_50'
 13. Slow Model Setup: '\b_gen_pll:i_altera_pll|altpll_component|pll|clk[1]'
 14. Slow Model Hold: 'tc_clock_50'
 15. Slow Model Hold: '\b_gen_pll:i_altera_pll|altpll_component|pll|clk[1]'
 16. Slow Model Recovery: 'tc_clock_50'
 17. Slow Model Removal: 'tc_clock_50'
 18. Slow Model Minimum Pulse Width: '\b_gen_pll:i_altera_pll|altpll_component|pll|clk[1]'
 19. Slow Model Minimum Pulse Width: 'tc_clock_50'
 20. Setup Times
 21. Hold Times
 22. Clock to Output Times
 23. Minimum Clock to Output Times
 24. Fast Model Setup Summary
 25. Fast Model Hold Summary
 26. Fast Model Recovery Summary
 27. Fast Model Removal Summary
 28. Fast Model Minimum Pulse Width Summary
 29. Fast Model Setup: 'tc_clock_50'
 30. Fast Model Setup: '\b_gen_pll:i_altera_pll|altpll_component|pll|clk[1]'
 31. Fast Model Hold: 'tc_clock_50'
 32. Fast Model Hold: '\b_gen_pll:i_altera_pll|altpll_component|pll|clk[1]'
 33. Fast Model Recovery: 'tc_clock_50'
 34. Fast Model Removal: 'tc_clock_50'
 35. Fast Model Minimum Pulse Width: '\b_gen_pll:i_altera_pll|altpll_component|pll|clk[1]'
 36. Fast Model Minimum Pulse Width: 'tc_clock_50'
 37. Setup Times
 38. Hold Times
 39. Clock to Output Times
 40. Minimum Clock to Output Times
 41. Multicorner Timing Analysis Summary
 42. Setup Times
 43. Hold Times
 44. Clock to Output Times
 45. Minimum Clock to Output Times
 46. Setup Transfers
 47. Hold Transfers
 48. Recovery Transfers
 49. Removal Transfers
 50. Report TCCS
 51. Report RSKM
 52. Unconstrained Paths
 53. TimeQuest Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2013 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+----------------------------------------------------------------------------------------+
; TimeQuest Timing Analyzer Summary                                                      ;
+--------------------+-------------------------------------------------------------------+
; Quartus II Version ; Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition ;
; Revision Name      ; pwm_module                                                        ;
; Device Family      ; Cyclone II                                                        ;
; Device Name        ; EP2C15AF484C7                                                     ;
; Timing Models      ; Final                                                             ;
; Delay Model        ; Combined                                                          ;
; Rise/Fall Delays   ; Unavailable                                                       ;
+--------------------+-------------------------------------------------------------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 8      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+---------------------------------------------------------+
; SDC File List                                           ;
+---------------------+--------+--------------------------+
; SDC File Path       ; Status ; Read at                  ;
+---------------------+--------+--------------------------+
; sdc_constraints.sdc ; OK     ; Thu May 11 11:02:35 2023 ;
+---------------------+--------+--------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                                                                                                                                                                            ;
+-----------------------------------------------------+-----------+--------+-----------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+-------------+-------------------------------------------------------+---------------------------------------------------------+
; Clock Name                                          ; Type      ; Period ; Frequency ; Rise  ; Fall   ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master      ; Source                                                ; Targets                                                 ;
+-----------------------------------------------------+-----------+--------+-----------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+-------------+-------------------------------------------------------+---------------------------------------------------------+
; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; Generated ; 20.000 ; 50.0 MHz  ; 0.000 ; 10.000 ; 50.00      ; 1         ; 1           ;       ;        ;           ;            ; false    ; tc_clock_50 ; \b_gen_pll:i_altera_pll|altpll_component|pll|inclk[0] ; { \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] } ;
; tc_clock_50                                         ; Base      ; 20.000 ; 50.0 MHz  ; 0.000 ; 10.000 ;            ;           ;             ;       ;        ;           ;            ;          ;             ;                                                       ; { clock_50 }                                            ;
+-----------------------------------------------------+-----------+--------+-----------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+-------------+-------------------------------------------------------+---------------------------------------------------------+


+-------------------------------------------------------------------------------------------+
; Slow Model Fmax Summary                                                                   ;
+------------+-----------------+-----------------------------------------------------+------+
; Fmax       ; Restricted Fmax ; Clock Name                                          ; Note ;
+------------+-----------------+-----------------------------------------------------+------+
; 74.84 MHz  ; 74.84 MHz       ; tc_clock_50                                         ;      ;
; 327.65 MHz ; 327.65 MHz      ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ;      ;
+------------+-----------------+-----------------------------------------------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+------------------------------------------------------------------------------+
; Slow Model Setup Summary                                                     ;
+-----------------------------------------------------+--------+---------------+
; Clock                                               ; Slack  ; End Point TNS ;
+-----------------------------------------------------+--------+---------------+
; tc_clock_50                                         ; 6.638  ; 0.000         ;
; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; 16.948 ; 0.000         ;
+-----------------------------------------------------+--------+---------------+


+------------------------------------------------------------------------------+
; Slow Model Hold Summary                                                      ;
+-----------------------------------------------------+--------+---------------+
; Clock                                               ; Slack  ; End Point TNS ;
+-----------------------------------------------------+--------+---------------+
; tc_clock_50                                         ; -0.845 ; -1.344        ;
; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; 0.445  ; 0.000         ;
+-----------------------------------------------------+--------+---------------+


+--------------------------------------+
; Slow Model Recovery Summary          ;
+-------------+--------+---------------+
; Clock       ; Slack  ; End Point TNS ;
+-------------+--------+---------------+
; tc_clock_50 ; 19.805 ; 0.000         ;
+-------------+--------+---------------+


+--------------------------------------+
; Slow Model Removal Summary           ;
+-------------+--------+---------------+
; Clock       ; Slack  ; End Point TNS ;
+-------------+--------+---------------+
; tc_clock_50 ; -0.673 ; -16.830       ;
+-------------+--------+---------------+


+-----------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width Summary                                      ;
+-----------------------------------------------------+-------+---------------+
; Clock                                               ; Slack ; End Point TNS ;
+-----------------------------------------------------+-------+---------------+
; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; 8.889 ; 0.000         ;
; tc_clock_50                                         ; 8.889 ; 0.000         ;
+-----------------------------------------------------+-------+---------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Setup: 'tc_clock_50'                                                                                                                            ;
+--------+------------------------------------------+----------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                ; To Node                          ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------+----------------------------------+--------------+-------------+--------------+------------+------------+
; 6.638  ; serial_uart:i_serial_uart|received_error ; ledr[0]                          ; tc_clock_50  ; tc_clock_50 ; 20.000       ; -2.689     ; 2.673      ;
; 6.667  ; pwm_ctrl:i_pwm_ctrl|led                  ; ledg[0]                          ; tc_clock_50  ; tc_clock_50 ; 20.000       ; -2.680     ; 2.653      ;
; 8.893  ; fpga_in_rx                               ; serial_uart:i_serial_uart|rx_r   ; tc_clock_50  ; tc_clock_50 ; 20.000       ; 2.866      ; 6.011      ;
; 9.148  ; key_n[3]                                 ; key_ctrl:i_key_ctrl|key_up_n_r   ; tc_clock_50  ; tc_clock_50 ; 20.000       ; 2.866      ; 5.756      ;
; 9.148  ; key_n[2]                                 ; key_ctrl:i_key_ctrl|key_down_n_r ; tc_clock_50  ; tc_clock_50 ; 20.000       ; 2.866      ; 5.756      ;
; 9.276  ; key_n[1]                                 ; key_ctrl:i_key_ctrl|key_on_n_r   ; tc_clock_50  ; tc_clock_50 ; 20.000       ; 2.866      ; 5.628      ;
; 9.293  ; key_n[0]                                 ; key_ctrl:i_key_ctrl|key_off_n_r  ; tc_clock_50  ; tc_clock_50 ; 20.000       ; 2.866      ; 5.611      ;
; 14.354 ; pwm_ctrl:i_pwm_ctrl|new_dc[4]            ; pwm_ctrl:i_pwm_ctrl|new_dc[1]    ; tc_clock_50  ; tc_clock_50 ; 20.000       ; 0.000      ; 5.684      ;
; 14.354 ; pwm_ctrl:i_pwm_ctrl|new_dc[4]            ; pwm_ctrl:i_pwm_ctrl|new_dc[2]    ; tc_clock_50  ; tc_clock_50 ; 20.000       ; 0.000      ; 5.684      ;
; 14.354 ; pwm_ctrl:i_pwm_ctrl|new_dc[4]            ; pwm_ctrl:i_pwm_ctrl|new_dc[3]    ; tc_clock_50  ; tc_clock_50 ; 20.000       ; 0.000      ; 5.684      ;
; 14.354 ; pwm_ctrl:i_pwm_ctrl|new_dc[4]            ; pwm_ctrl:i_pwm_ctrl|new_dc[4]    ; tc_clock_50  ; tc_clock_50 ; 20.000       ; 0.000      ; 5.684      ;
; 14.354 ; pwm_ctrl:i_pwm_ctrl|new_dc[4]            ; pwm_ctrl:i_pwm_ctrl|new_dc[5]    ; tc_clock_50  ; tc_clock_50 ; 20.000       ; 0.000      ; 5.684      ;
; 14.354 ; pwm_ctrl:i_pwm_ctrl|new_dc[4]            ; pwm_ctrl:i_pwm_ctrl|new_dc[6]    ; tc_clock_50  ; tc_clock_50 ; 20.000       ; 0.000      ; 5.684      ;
; 14.354 ; pwm_ctrl:i_pwm_ctrl|new_dc[4]            ; pwm_ctrl:i_pwm_ctrl|new_dc[7]    ; tc_clock_50  ; tc_clock_50 ; 20.000       ; 0.000      ; 5.684      ;
; 14.392 ; pwm_ctrl:i_pwm_ctrl|new_dc[7]            ; pwm_ctrl:i_pwm_ctrl|new_dc[1]    ; tc_clock_50  ; tc_clock_50 ; 20.000       ; 0.000      ; 5.646      ;
; 14.392 ; pwm_ctrl:i_pwm_ctrl|new_dc[7]            ; pwm_ctrl:i_pwm_ctrl|new_dc[2]    ; tc_clock_50  ; tc_clock_50 ; 20.000       ; 0.000      ; 5.646      ;
; 14.392 ; pwm_ctrl:i_pwm_ctrl|new_dc[7]            ; pwm_ctrl:i_pwm_ctrl|new_dc[3]    ; tc_clock_50  ; tc_clock_50 ; 20.000       ; 0.000      ; 5.646      ;
; 14.392 ; pwm_ctrl:i_pwm_ctrl|new_dc[7]            ; pwm_ctrl:i_pwm_ctrl|new_dc[4]    ; tc_clock_50  ; tc_clock_50 ; 20.000       ; 0.000      ; 5.646      ;
; 14.392 ; pwm_ctrl:i_pwm_ctrl|new_dc[7]            ; pwm_ctrl:i_pwm_ctrl|new_dc[5]    ; tc_clock_50  ; tc_clock_50 ; 20.000       ; 0.000      ; 5.646      ;
; 14.392 ; pwm_ctrl:i_pwm_ctrl|new_dc[7]            ; pwm_ctrl:i_pwm_ctrl|new_dc[6]    ; tc_clock_50  ; tc_clock_50 ; 20.000       ; 0.000      ; 5.646      ;
; 14.392 ; pwm_ctrl:i_pwm_ctrl|new_dc[7]            ; pwm_ctrl:i_pwm_ctrl|new_dc[7]    ; tc_clock_50  ; tc_clock_50 ; 20.000       ; 0.000      ; 5.646      ;
; 14.423 ; pwm_ctrl:i_pwm_ctrl|new_dc[4]            ; pwm_ctrl:i_pwm_ctrl|new_dc[0]    ; tc_clock_50  ; tc_clock_50 ; 20.000       ; 0.000      ; 5.615      ;
; 14.461 ; pwm_ctrl:i_pwm_ctrl|new_dc[7]            ; pwm_ctrl:i_pwm_ctrl|new_dc[0]    ; tc_clock_50  ; tc_clock_50 ; 20.000       ; 0.000      ; 5.577      ;
; 14.502 ; pwm_ctrl:i_pwm_ctrl|new_dc[4]            ; pwm_ctrl:i_pwm_ctrl|dc_cnt[2]    ; tc_clock_50  ; tc_clock_50 ; 20.000       ; 0.002      ; 5.538      ;
; 14.502 ; pwm_ctrl:i_pwm_ctrl|new_dc[4]            ; pwm_ctrl:i_pwm_ctrl|dc_cnt[3]    ; tc_clock_50  ; tc_clock_50 ; 20.000       ; 0.002      ; 5.538      ;
; 14.502 ; pwm_ctrl:i_pwm_ctrl|new_dc[4]            ; pwm_ctrl:i_pwm_ctrl|dc_cnt[4]    ; tc_clock_50  ; tc_clock_50 ; 20.000       ; 0.002      ; 5.538      ;
; 14.502 ; pwm_ctrl:i_pwm_ctrl|new_dc[4]            ; pwm_ctrl:i_pwm_ctrl|dc_cnt[5]    ; tc_clock_50  ; tc_clock_50 ; 20.000       ; 0.002      ; 5.538      ;
; 14.502 ; pwm_ctrl:i_pwm_ctrl|new_dc[4]            ; pwm_ctrl:i_pwm_ctrl|dc_cnt[6]    ; tc_clock_50  ; tc_clock_50 ; 20.000       ; 0.002      ; 5.538      ;
; 14.502 ; pwm_ctrl:i_pwm_ctrl|new_dc[4]            ; pwm_ctrl:i_pwm_ctrl|dc_cnt[7]    ; tc_clock_50  ; tc_clock_50 ; 20.000       ; 0.002      ; 5.538      ;
; 14.502 ; pwm_ctrl:i_pwm_ctrl|new_dc[4]            ; pwm_ctrl:i_pwm_ctrl|dc_cnt[8]    ; tc_clock_50  ; tc_clock_50 ; 20.000       ; 0.002      ; 5.538      ;
; 14.502 ; pwm_ctrl:i_pwm_ctrl|new_dc[4]            ; pwm_ctrl:i_pwm_ctrl|dc_cnt[9]    ; tc_clock_50  ; tc_clock_50 ; 20.000       ; 0.002      ; 5.538      ;
; 14.502 ; pwm_ctrl:i_pwm_ctrl|new_dc[4]            ; pwm_ctrl:i_pwm_ctrl|dc_cnt[10]   ; tc_clock_50  ; tc_clock_50 ; 20.000       ; 0.002      ; 5.538      ;
; 14.502 ; pwm_ctrl:i_pwm_ctrl|new_dc[4]            ; pwm_ctrl:i_pwm_ctrl|dc_cnt[11]   ; tc_clock_50  ; tc_clock_50 ; 20.000       ; 0.002      ; 5.538      ;
; 14.502 ; pwm_ctrl:i_pwm_ctrl|new_dc[4]            ; pwm_ctrl:i_pwm_ctrl|dc_cnt[12]   ; tc_clock_50  ; tc_clock_50 ; 20.000       ; 0.002      ; 5.538      ;
; 14.502 ; pwm_ctrl:i_pwm_ctrl|new_dc[4]            ; pwm_ctrl:i_pwm_ctrl|dc_cnt[13]   ; tc_clock_50  ; tc_clock_50 ; 20.000       ; 0.002      ; 5.538      ;
; 14.502 ; pwm_ctrl:i_pwm_ctrl|new_dc[4]            ; pwm_ctrl:i_pwm_ctrl|dc_cnt[14]   ; tc_clock_50  ; tc_clock_50 ; 20.000       ; 0.002      ; 5.538      ;
; 14.502 ; pwm_ctrl:i_pwm_ctrl|new_dc[4]            ; pwm_ctrl:i_pwm_ctrl|dc_cnt[15]   ; tc_clock_50  ; tc_clock_50 ; 20.000       ; 0.002      ; 5.538      ;
; 14.507 ; pwm_ctrl:i_pwm_ctrl|new_dc[2]            ; pwm_ctrl:i_pwm_ctrl|new_dc[1]    ; tc_clock_50  ; tc_clock_50 ; 20.000       ; 0.000      ; 5.531      ;
; 14.507 ; pwm_ctrl:i_pwm_ctrl|new_dc[2]            ; pwm_ctrl:i_pwm_ctrl|new_dc[2]    ; tc_clock_50  ; tc_clock_50 ; 20.000       ; 0.000      ; 5.531      ;
; 14.507 ; pwm_ctrl:i_pwm_ctrl|new_dc[2]            ; pwm_ctrl:i_pwm_ctrl|new_dc[3]    ; tc_clock_50  ; tc_clock_50 ; 20.000       ; 0.000      ; 5.531      ;
; 14.507 ; pwm_ctrl:i_pwm_ctrl|new_dc[2]            ; pwm_ctrl:i_pwm_ctrl|new_dc[4]    ; tc_clock_50  ; tc_clock_50 ; 20.000       ; 0.000      ; 5.531      ;
; 14.507 ; pwm_ctrl:i_pwm_ctrl|new_dc[2]            ; pwm_ctrl:i_pwm_ctrl|new_dc[5]    ; tc_clock_50  ; tc_clock_50 ; 20.000       ; 0.000      ; 5.531      ;
; 14.507 ; pwm_ctrl:i_pwm_ctrl|new_dc[2]            ; pwm_ctrl:i_pwm_ctrl|new_dc[6]    ; tc_clock_50  ; tc_clock_50 ; 20.000       ; 0.000      ; 5.531      ;
; 14.507 ; pwm_ctrl:i_pwm_ctrl|new_dc[2]            ; pwm_ctrl:i_pwm_ctrl|new_dc[7]    ; tc_clock_50  ; tc_clock_50 ; 20.000       ; 0.000      ; 5.531      ;
; 14.540 ; pwm_ctrl:i_pwm_ctrl|new_dc[7]            ; pwm_ctrl:i_pwm_ctrl|dc_cnt[2]    ; tc_clock_50  ; tc_clock_50 ; 20.000       ; 0.002      ; 5.500      ;
; 14.540 ; pwm_ctrl:i_pwm_ctrl|new_dc[7]            ; pwm_ctrl:i_pwm_ctrl|dc_cnt[3]    ; tc_clock_50  ; tc_clock_50 ; 20.000       ; 0.002      ; 5.500      ;
; 14.540 ; pwm_ctrl:i_pwm_ctrl|new_dc[7]            ; pwm_ctrl:i_pwm_ctrl|dc_cnt[4]    ; tc_clock_50  ; tc_clock_50 ; 20.000       ; 0.002      ; 5.500      ;
; 14.540 ; pwm_ctrl:i_pwm_ctrl|new_dc[7]            ; pwm_ctrl:i_pwm_ctrl|dc_cnt[5]    ; tc_clock_50  ; tc_clock_50 ; 20.000       ; 0.002      ; 5.500      ;
; 14.540 ; pwm_ctrl:i_pwm_ctrl|new_dc[7]            ; pwm_ctrl:i_pwm_ctrl|dc_cnt[6]    ; tc_clock_50  ; tc_clock_50 ; 20.000       ; 0.002      ; 5.500      ;
; 14.540 ; pwm_ctrl:i_pwm_ctrl|new_dc[7]            ; pwm_ctrl:i_pwm_ctrl|dc_cnt[7]    ; tc_clock_50  ; tc_clock_50 ; 20.000       ; 0.002      ; 5.500      ;
; 14.540 ; pwm_ctrl:i_pwm_ctrl|new_dc[7]            ; pwm_ctrl:i_pwm_ctrl|dc_cnt[8]    ; tc_clock_50  ; tc_clock_50 ; 20.000       ; 0.002      ; 5.500      ;
; 14.540 ; pwm_ctrl:i_pwm_ctrl|new_dc[7]            ; pwm_ctrl:i_pwm_ctrl|dc_cnt[9]    ; tc_clock_50  ; tc_clock_50 ; 20.000       ; 0.002      ; 5.500      ;
; 14.540 ; pwm_ctrl:i_pwm_ctrl|new_dc[7]            ; pwm_ctrl:i_pwm_ctrl|dc_cnt[10]   ; tc_clock_50  ; tc_clock_50 ; 20.000       ; 0.002      ; 5.500      ;
; 14.540 ; pwm_ctrl:i_pwm_ctrl|new_dc[7]            ; pwm_ctrl:i_pwm_ctrl|dc_cnt[11]   ; tc_clock_50  ; tc_clock_50 ; 20.000       ; 0.002      ; 5.500      ;
; 14.540 ; pwm_ctrl:i_pwm_ctrl|new_dc[7]            ; pwm_ctrl:i_pwm_ctrl|dc_cnt[12]   ; tc_clock_50  ; tc_clock_50 ; 20.000       ; 0.002      ; 5.500      ;
; 14.540 ; pwm_ctrl:i_pwm_ctrl|new_dc[7]            ; pwm_ctrl:i_pwm_ctrl|dc_cnt[13]   ; tc_clock_50  ; tc_clock_50 ; 20.000       ; 0.002      ; 5.500      ;
; 14.540 ; pwm_ctrl:i_pwm_ctrl|new_dc[7]            ; pwm_ctrl:i_pwm_ctrl|dc_cnt[14]   ; tc_clock_50  ; tc_clock_50 ; 20.000       ; 0.002      ; 5.500      ;
; 14.540 ; pwm_ctrl:i_pwm_ctrl|new_dc[7]            ; pwm_ctrl:i_pwm_ctrl|dc_cnt[15]   ; tc_clock_50  ; tc_clock_50 ; 20.000       ; 0.002      ; 5.500      ;
; 14.576 ; pwm_ctrl:i_pwm_ctrl|new_dc[2]            ; pwm_ctrl:i_pwm_ctrl|new_dc[0]    ; tc_clock_50  ; tc_clock_50 ; 20.000       ; 0.000      ; 5.462      ;
; 14.655 ; pwm_ctrl:i_pwm_ctrl|new_dc[2]            ; pwm_ctrl:i_pwm_ctrl|dc_cnt[2]    ; tc_clock_50  ; tc_clock_50 ; 20.000       ; 0.002      ; 5.385      ;
; 14.655 ; pwm_ctrl:i_pwm_ctrl|new_dc[2]            ; pwm_ctrl:i_pwm_ctrl|dc_cnt[3]    ; tc_clock_50  ; tc_clock_50 ; 20.000       ; 0.002      ; 5.385      ;
; 14.655 ; pwm_ctrl:i_pwm_ctrl|new_dc[2]            ; pwm_ctrl:i_pwm_ctrl|dc_cnt[4]    ; tc_clock_50  ; tc_clock_50 ; 20.000       ; 0.002      ; 5.385      ;
; 14.655 ; pwm_ctrl:i_pwm_ctrl|new_dc[2]            ; pwm_ctrl:i_pwm_ctrl|dc_cnt[5]    ; tc_clock_50  ; tc_clock_50 ; 20.000       ; 0.002      ; 5.385      ;
; 14.655 ; pwm_ctrl:i_pwm_ctrl|new_dc[2]            ; pwm_ctrl:i_pwm_ctrl|dc_cnt[6]    ; tc_clock_50  ; tc_clock_50 ; 20.000       ; 0.002      ; 5.385      ;
; 14.655 ; pwm_ctrl:i_pwm_ctrl|new_dc[2]            ; pwm_ctrl:i_pwm_ctrl|dc_cnt[7]    ; tc_clock_50  ; tc_clock_50 ; 20.000       ; 0.002      ; 5.385      ;
; 14.655 ; pwm_ctrl:i_pwm_ctrl|new_dc[2]            ; pwm_ctrl:i_pwm_ctrl|dc_cnt[8]    ; tc_clock_50  ; tc_clock_50 ; 20.000       ; 0.002      ; 5.385      ;
; 14.655 ; pwm_ctrl:i_pwm_ctrl|new_dc[2]            ; pwm_ctrl:i_pwm_ctrl|dc_cnt[9]    ; tc_clock_50  ; tc_clock_50 ; 20.000       ; 0.002      ; 5.385      ;
; 14.655 ; pwm_ctrl:i_pwm_ctrl|new_dc[2]            ; pwm_ctrl:i_pwm_ctrl|dc_cnt[10]   ; tc_clock_50  ; tc_clock_50 ; 20.000       ; 0.002      ; 5.385      ;
; 14.655 ; pwm_ctrl:i_pwm_ctrl|new_dc[2]            ; pwm_ctrl:i_pwm_ctrl|dc_cnt[11]   ; tc_clock_50  ; tc_clock_50 ; 20.000       ; 0.002      ; 5.385      ;
; 14.655 ; pwm_ctrl:i_pwm_ctrl|new_dc[2]            ; pwm_ctrl:i_pwm_ctrl|dc_cnt[12]   ; tc_clock_50  ; tc_clock_50 ; 20.000       ; 0.002      ; 5.385      ;
; 14.655 ; pwm_ctrl:i_pwm_ctrl|new_dc[2]            ; pwm_ctrl:i_pwm_ctrl|dc_cnt[13]   ; tc_clock_50  ; tc_clock_50 ; 20.000       ; 0.002      ; 5.385      ;
; 14.655 ; pwm_ctrl:i_pwm_ctrl|new_dc[2]            ; pwm_ctrl:i_pwm_ctrl|dc_cnt[14]   ; tc_clock_50  ; tc_clock_50 ; 20.000       ; 0.002      ; 5.385      ;
; 14.655 ; pwm_ctrl:i_pwm_ctrl|new_dc[2]            ; pwm_ctrl:i_pwm_ctrl|dc_cnt[15]   ; tc_clock_50  ; tc_clock_50 ; 20.000       ; 0.002      ; 5.385      ;
; 14.660 ; pwm_ctrl:i_pwm_ctrl|new_dc[3]            ; pwm_ctrl:i_pwm_ctrl|new_dc[1]    ; tc_clock_50  ; tc_clock_50 ; 20.000       ; 0.000      ; 5.378      ;
; 14.660 ; pwm_ctrl:i_pwm_ctrl|new_dc[3]            ; pwm_ctrl:i_pwm_ctrl|new_dc[2]    ; tc_clock_50  ; tc_clock_50 ; 20.000       ; 0.000      ; 5.378      ;
; 14.660 ; pwm_ctrl:i_pwm_ctrl|new_dc[3]            ; pwm_ctrl:i_pwm_ctrl|new_dc[3]    ; tc_clock_50  ; tc_clock_50 ; 20.000       ; 0.000      ; 5.378      ;
; 14.660 ; pwm_ctrl:i_pwm_ctrl|new_dc[3]            ; pwm_ctrl:i_pwm_ctrl|new_dc[4]    ; tc_clock_50  ; tc_clock_50 ; 20.000       ; 0.000      ; 5.378      ;
; 14.660 ; pwm_ctrl:i_pwm_ctrl|new_dc[3]            ; pwm_ctrl:i_pwm_ctrl|new_dc[5]    ; tc_clock_50  ; tc_clock_50 ; 20.000       ; 0.000      ; 5.378      ;
; 14.660 ; pwm_ctrl:i_pwm_ctrl|new_dc[3]            ; pwm_ctrl:i_pwm_ctrl|new_dc[6]    ; tc_clock_50  ; tc_clock_50 ; 20.000       ; 0.000      ; 5.378      ;
; 14.660 ; pwm_ctrl:i_pwm_ctrl|new_dc[3]            ; pwm_ctrl:i_pwm_ctrl|new_dc[7]    ; tc_clock_50  ; tc_clock_50 ; 20.000       ; 0.000      ; 5.378      ;
; 14.729 ; pwm_ctrl:i_pwm_ctrl|new_dc[3]            ; pwm_ctrl:i_pwm_ctrl|new_dc[0]    ; tc_clock_50  ; tc_clock_50 ; 20.000       ; 0.000      ; 5.309      ;
; 14.731 ; pwm_ctrl:i_pwm_ctrl|new_dc[5]            ; pwm_ctrl:i_pwm_ctrl|new_dc[1]    ; tc_clock_50  ; tc_clock_50 ; 20.000       ; 0.000      ; 5.307      ;
; 14.731 ; pwm_ctrl:i_pwm_ctrl|new_dc[5]            ; pwm_ctrl:i_pwm_ctrl|new_dc[2]    ; tc_clock_50  ; tc_clock_50 ; 20.000       ; 0.000      ; 5.307      ;
; 14.731 ; pwm_ctrl:i_pwm_ctrl|new_dc[5]            ; pwm_ctrl:i_pwm_ctrl|new_dc[3]    ; tc_clock_50  ; tc_clock_50 ; 20.000       ; 0.000      ; 5.307      ;
; 14.731 ; pwm_ctrl:i_pwm_ctrl|new_dc[5]            ; pwm_ctrl:i_pwm_ctrl|new_dc[4]    ; tc_clock_50  ; tc_clock_50 ; 20.000       ; 0.000      ; 5.307      ;
; 14.731 ; pwm_ctrl:i_pwm_ctrl|new_dc[5]            ; pwm_ctrl:i_pwm_ctrl|new_dc[5]    ; tc_clock_50  ; tc_clock_50 ; 20.000       ; 0.000      ; 5.307      ;
; 14.731 ; pwm_ctrl:i_pwm_ctrl|new_dc[5]            ; pwm_ctrl:i_pwm_ctrl|new_dc[6]    ; tc_clock_50  ; tc_clock_50 ; 20.000       ; 0.000      ; 5.307      ;
; 14.731 ; pwm_ctrl:i_pwm_ctrl|new_dc[5]            ; pwm_ctrl:i_pwm_ctrl|new_dc[7]    ; tc_clock_50  ; tc_clock_50 ; 20.000       ; 0.000      ; 5.307      ;
; 14.771 ; pwm_ctrl:i_pwm_ctrl|new_dc[0]            ; pwm_ctrl:i_pwm_ctrl|new_dc[1]    ; tc_clock_50  ; tc_clock_50 ; 20.000       ; 0.000      ; 5.267      ;
; 14.771 ; pwm_ctrl:i_pwm_ctrl|new_dc[0]            ; pwm_ctrl:i_pwm_ctrl|new_dc[2]    ; tc_clock_50  ; tc_clock_50 ; 20.000       ; 0.000      ; 5.267      ;
; 14.771 ; pwm_ctrl:i_pwm_ctrl|new_dc[0]            ; pwm_ctrl:i_pwm_ctrl|new_dc[3]    ; tc_clock_50  ; tc_clock_50 ; 20.000       ; 0.000      ; 5.267      ;
; 14.771 ; pwm_ctrl:i_pwm_ctrl|new_dc[0]            ; pwm_ctrl:i_pwm_ctrl|new_dc[4]    ; tc_clock_50  ; tc_clock_50 ; 20.000       ; 0.000      ; 5.267      ;
; 14.771 ; pwm_ctrl:i_pwm_ctrl|new_dc[0]            ; pwm_ctrl:i_pwm_ctrl|new_dc[5]    ; tc_clock_50  ; tc_clock_50 ; 20.000       ; 0.000      ; 5.267      ;
; 14.771 ; pwm_ctrl:i_pwm_ctrl|new_dc[0]            ; pwm_ctrl:i_pwm_ctrl|new_dc[6]    ; tc_clock_50  ; tc_clock_50 ; 20.000       ; 0.000      ; 5.267      ;
; 14.771 ; pwm_ctrl:i_pwm_ctrl|new_dc[0]            ; pwm_ctrl:i_pwm_ctrl|new_dc[7]    ; tc_clock_50  ; tc_clock_50 ; 20.000       ; 0.000      ; 5.267      ;
; 14.800 ; pwm_ctrl:i_pwm_ctrl|new_dc[5]            ; pwm_ctrl:i_pwm_ctrl|new_dc[0]    ; tc_clock_50  ; tc_clock_50 ; 20.000       ; 0.000      ; 5.238      ;
; 14.808 ; pwm_ctrl:i_pwm_ctrl|new_dc[3]            ; pwm_ctrl:i_pwm_ctrl|dc_cnt[2]    ; tc_clock_50  ; tc_clock_50 ; 20.000       ; 0.002      ; 5.232      ;
; 14.808 ; pwm_ctrl:i_pwm_ctrl|new_dc[3]            ; pwm_ctrl:i_pwm_ctrl|dc_cnt[3]    ; tc_clock_50  ; tc_clock_50 ; 20.000       ; 0.002      ; 5.232      ;
; 14.808 ; pwm_ctrl:i_pwm_ctrl|new_dc[3]            ; pwm_ctrl:i_pwm_ctrl|dc_cnt[4]    ; tc_clock_50  ; tc_clock_50 ; 20.000       ; 0.002      ; 5.232      ;
; 14.808 ; pwm_ctrl:i_pwm_ctrl|new_dc[3]            ; pwm_ctrl:i_pwm_ctrl|dc_cnt[5]    ; tc_clock_50  ; tc_clock_50 ; 20.000       ; 0.002      ; 5.232      ;
+--------+------------------------------------------+----------------------------------+--------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Setup: '\b_gen_pll:i_altera_pll|altpll_component|pll|clk[1]'                                                                                                                                                                                         ;
+--------+-------------------------------------------------+-------------------------------------------------+-----------------------------------------------------+-----------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                       ; To Node                                         ; Launch Clock                                        ; Latch Clock                                         ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------------+-------------------------------------------------+-----------------------------------------------------+-----------------------------------------------------+--------------+------------+------------+
; 16.948 ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_cnt[3] ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_cnt[5] ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; 20.000       ; 0.000      ; 3.090      ;
; 16.948 ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_cnt[3] ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_cnt[6] ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; 20.000       ; 0.000      ; 3.090      ;
; 16.948 ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_cnt[3] ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_cnt[1] ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; 20.000       ; 0.000      ; 3.090      ;
; 16.948 ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_cnt[3] ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_cnt[2] ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; 20.000       ; 0.000      ; 3.090      ;
; 16.948 ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_cnt[3] ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_cnt[3] ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; 20.000       ; 0.000      ; 3.090      ;
; 16.948 ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_cnt[3] ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_cnt[4] ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; 20.000       ; 0.000      ; 3.090      ;
; 17.003 ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_cnt[0] ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_cnt[5] ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; 20.000       ; 0.000      ; 3.035      ;
; 17.003 ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_cnt[0] ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_cnt[6] ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; 20.000       ; 0.000      ; 3.035      ;
; 17.003 ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_cnt[0] ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_cnt[1] ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; 20.000       ; 0.000      ; 3.035      ;
; 17.003 ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_cnt[0] ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_cnt[2] ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; 20.000       ; 0.000      ; 3.035      ;
; 17.003 ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_cnt[0] ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_cnt[3] ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; 20.000       ; 0.000      ; 3.035      ;
; 17.003 ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_cnt[0] ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_cnt[4] ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; 20.000       ; 0.000      ; 3.035      ;
; 17.186 ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_cnt[2] ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_cnt[5] ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; 20.000       ; 0.000      ; 2.852      ;
; 17.186 ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_cnt[2] ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_cnt[6] ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; 20.000       ; 0.000      ; 2.852      ;
; 17.186 ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_cnt[2] ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_cnt[1] ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; 20.000       ; 0.000      ; 2.852      ;
; 17.186 ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_cnt[2] ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_cnt[2] ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; 20.000       ; 0.000      ; 2.852      ;
; 17.186 ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_cnt[2] ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_cnt[3] ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; 20.000       ; 0.000      ; 2.852      ;
; 17.186 ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_cnt[2] ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_cnt[4] ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; 20.000       ; 0.000      ; 2.852      ;
; 17.338 ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_cnt[1] ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_cnt[5] ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; 20.000       ; 0.000      ; 2.700      ;
; 17.338 ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_cnt[1] ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_cnt[6] ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; 20.000       ; 0.000      ; 2.700      ;
; 17.338 ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_cnt[1] ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_cnt[1] ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; 20.000       ; 0.000      ; 2.700      ;
; 17.338 ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_cnt[1] ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_cnt[2] ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; 20.000       ; 0.000      ; 2.700      ;
; 17.338 ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_cnt[1] ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_cnt[3] ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; 20.000       ; 0.000      ; 2.700      ;
; 17.338 ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_cnt[1] ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_cnt[4] ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; 20.000       ; 0.000      ; 2.700      ;
; 17.406 ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_cnt[3] ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_out    ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; 20.000       ; 0.000      ; 2.632      ;
; 17.461 ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_cnt[0] ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_out    ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; 20.000       ; 0.000      ; 2.577      ;
; 17.644 ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_cnt[2] ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_out    ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; 20.000       ; 0.000      ; 2.394      ;
; 17.796 ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_cnt[1] ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_out    ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; 20.000       ; 0.000      ; 2.242      ;
; 17.803 ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_cnt[6] ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_cnt[5] ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; 20.000       ; 0.000      ; 2.235      ;
; 17.803 ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_cnt[6] ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_cnt[6] ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; 20.000       ; 0.000      ; 2.235      ;
; 17.803 ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_cnt[6] ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_cnt[1] ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; 20.000       ; 0.000      ; 2.235      ;
; 17.803 ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_cnt[6] ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_cnt[2] ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; 20.000       ; 0.000      ; 2.235      ;
; 17.803 ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_cnt[6] ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_cnt[3] ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; 20.000       ; 0.000      ; 2.235      ;
; 17.803 ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_cnt[6] ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_cnt[4] ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; 20.000       ; 0.000      ; 2.235      ;
; 17.877 ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_cnt[3] ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_cnt[0] ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; 20.000       ; 0.000      ; 2.161      ;
; 17.932 ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_cnt[0] ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_cnt[0] ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; 20.000       ; 0.000      ; 2.106      ;
; 18.023 ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_cnt[5] ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_cnt[5] ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; 20.000       ; 0.000      ; 2.015      ;
; 18.023 ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_cnt[5] ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_cnt[6] ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; 20.000       ; 0.000      ; 2.015      ;
; 18.023 ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_cnt[5] ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_cnt[1] ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; 20.000       ; 0.000      ; 2.015      ;
; 18.023 ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_cnt[5] ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_cnt[2] ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; 20.000       ; 0.000      ; 2.015      ;
; 18.023 ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_cnt[5] ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_cnt[3] ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; 20.000       ; 0.000      ; 2.015      ;
; 18.023 ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_cnt[5] ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_cnt[4] ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; 20.000       ; 0.000      ; 2.015      ;
; 18.114 ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_cnt[4] ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_cnt[6] ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; 20.000       ; 0.000      ; 1.924      ;
; 18.115 ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_cnt[2] ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_cnt[0] ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; 20.000       ; 0.000      ; 1.923      ;
; 18.176 ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_cnt[4] ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_cnt[5] ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; 20.000       ; 0.000      ; 1.862      ;
; 18.176 ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_cnt[4] ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_cnt[1] ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; 20.000       ; 0.000      ; 1.862      ;
; 18.176 ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_cnt[4] ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_cnt[2] ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; 20.000       ; 0.000      ; 1.862      ;
; 18.176 ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_cnt[4] ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_cnt[3] ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; 20.000       ; 0.000      ; 1.862      ;
; 18.176 ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_cnt[4] ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_cnt[4] ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; 20.000       ; 0.000      ; 1.862      ;
; 18.254 ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_cnt[6] ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_cnt[0] ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; 20.000       ; 0.000      ; 1.784      ;
; 18.261 ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_cnt[6] ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_out    ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; 20.000       ; 0.000      ; 1.777      ;
; 18.267 ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_cnt[1] ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_cnt[0] ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; 20.000       ; 0.000      ; 1.771      ;
; 18.477 ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_cnt[5] ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_cnt[0] ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; 20.000       ; 0.000      ; 1.561      ;
; 18.481 ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_cnt[5] ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_out    ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; 20.000       ; 0.000      ; 1.557      ;
; 18.629 ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_cnt[4] ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_cnt[0] ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; 20.000       ; 0.000      ; 1.409      ;
; 18.634 ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_cnt[4] ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_out    ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; 20.000       ; 0.000      ; 1.404      ;
+--------+-------------------------------------------------+-------------------------------------------------+-----------------------------------------------------+-----------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Hold: 'tc_clock_50'                                                                                                                                                                                                      ;
+--------+-------------------------------------------------------+-------------------------------------------------------+-----------------------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                             ; To Node                                               ; Launch Clock                                        ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------------------+-------------------------------------------------------+-----------------------------------------------------+-------------+--------------+------------+------------+
; -0.845 ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_out          ; serial_uart:i_serial_uart|reset_r                     ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; tc_clock_50 ; 0.000        ; 2.759      ; 2.200      ;
; -0.499 ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_out          ; key_ctrl:i_key_ctrl|key_in_states                     ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; tc_clock_50 ; 0.000        ; 2.759      ; 2.546      ;
; 0.029  ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_out          ; pwm_ctrl:i_pwm_ctrl|led                               ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; tc_clock_50 ; 0.000        ; 2.573      ; 2.699      ;
; 0.445  ; serial_uart:i_serial_uart|rx_bit_no[0]                ; serial_uart:i_serial_uart|rx_bit_no[0]                ; tc_clock_50                                         ; tc_clock_50 ; 0.000        ; 0.000      ; 0.731      ;
; 0.445  ; serial_uart:i_serial_uart|rx_bit_no[1]                ; serial_uart:i_serial_uart|rx_bit_no[1]                ; tc_clock_50                                         ; tc_clock_50 ; 0.000        ; 0.000      ; 0.731      ;
; 0.445  ; serial_uart:i_serial_uart|rx_state.s_idle             ; serial_uart:i_serial_uart|rx_state.s_idle             ; tc_clock_50                                         ; tc_clock_50 ; 0.000        ; 0.000      ; 0.731      ;
; 0.445  ; serial_uart:i_serial_uart|received_error~_Duplicate_1 ; serial_uart:i_serial_uart|received_error~_Duplicate_1 ; tc_clock_50                                         ; tc_clock_50 ; 0.000        ; 0.000      ; 0.731      ;
; 0.445  ; key_ctrl:i_key_ctrl|key_in_states                     ; key_ctrl:i_key_ctrl|key_in_states                     ; tc_clock_50                                         ; tc_clock_50 ; 0.000        ; 0.000      ; 0.731      ;
; 0.445  ; key_ctrl:i_key_ctrl|key_on                            ; key_ctrl:i_key_ctrl|key_on                            ; tc_clock_50                                         ; tc_clock_50 ; 0.000        ; 0.000      ; 0.731      ;
; 0.445  ; serial_uart:i_serial_uart|rx_byte_int[6]              ; serial_uart:i_serial_uart|rx_byte_int[6]              ; tc_clock_50                                         ; tc_clock_50 ; 0.000        ; 0.000      ; 0.731      ;
; 0.445  ; serial_uart:i_serial_uart|rx_byte_int[5]              ; serial_uart:i_serial_uart|rx_byte_int[5]              ; tc_clock_50                                         ; tc_clock_50 ; 0.000        ; 0.000      ; 0.731      ;
; 0.445  ; serial_uart:i_serial_uart|rx_byte_int[4]              ; serial_uart:i_serial_uart|rx_byte_int[4]              ; tc_clock_50                                         ; tc_clock_50 ; 0.000        ; 0.000      ; 0.731      ;
; 0.445  ; serial_uart:i_serial_uart|rx_byte_int[3]              ; serial_uart:i_serial_uart|rx_byte_int[3]              ; tc_clock_50                                         ; tc_clock_50 ; 0.000        ; 0.000      ; 0.731      ;
; 0.445  ; serial_uart:i_serial_uart|rx_byte_int[2]              ; serial_uart:i_serial_uart|rx_byte_int[2]              ; tc_clock_50                                         ; tc_clock_50 ; 0.000        ; 0.000      ; 0.731      ;
; 0.445  ; serial_uart:i_serial_uart|rx_byte_int[1]              ; serial_uart:i_serial_uart|rx_byte_int[1]              ; tc_clock_50                                         ; tc_clock_50 ; 0.000        ; 0.000      ; 0.731      ;
; 0.445  ; serial_uart:i_serial_uart|rx_byte_int[0]              ; serial_uart:i_serial_uart|rx_byte_int[0]              ; tc_clock_50                                         ; tc_clock_50 ; 0.000        ; 0.000      ; 0.731      ;
; 0.445  ; serial_ctrl:i_serial_ctrl|serial_down_out             ; serial_ctrl:i_serial_ctrl|serial_down_out             ; tc_clock_50                                         ; tc_clock_50 ; 0.000        ; 0.000      ; 0.731      ;
; 0.445  ; serial_ctrl:i_serial_ctrl|serial_up_out               ; serial_ctrl:i_serial_ctrl|serial_up_out               ; tc_clock_50                                         ; tc_clock_50 ; 0.000        ; 0.000      ; 0.731      ;
; 0.445  ; serial_ctrl:i_serial_ctrl|serial_on_out               ; serial_ctrl:i_serial_ctrl|serial_on_out               ; tc_clock_50                                         ; tc_clock_50 ; 0.000        ; 0.000      ; 0.731      ;
; 0.445  ; key_ctrl:i_key_ctrl|key_up                            ; key_ctrl:i_key_ctrl|key_up                            ; tc_clock_50                                         ; tc_clock_50 ; 0.000        ; 0.000      ; 0.731      ;
; 0.445  ; pwm_ctrl:i_pwm_ctrl|pwm_state.s_off                   ; pwm_ctrl:i_pwm_ctrl|pwm_state.s_off                   ; tc_clock_50                                         ; tc_clock_50 ; 0.000        ; 0.000      ; 0.731      ;
; 0.445  ; serial_ctrl:i_serial_ctrl|serial_off_out              ; serial_ctrl:i_serial_ctrl|serial_off_out              ; tc_clock_50                                         ; tc_clock_50 ; 0.000        ; 0.000      ; 0.731      ;
; 0.445  ; key_ctrl:i_key_ctrl|key_down                          ; key_ctrl:i_key_ctrl|key_down                          ; tc_clock_50                                         ; tc_clock_50 ; 0.000        ; 0.000      ; 0.731      ;
; 0.445  ; pwm_ctrl:i_pwm_ctrl|new_dc[0]                         ; pwm_ctrl:i_pwm_ctrl|new_dc[0]                         ; tc_clock_50                                         ; tc_clock_50 ; 0.000        ; 0.000      ; 0.731      ;
; 0.615  ; serial_uart:i_serial_uart|rx_byte_int[0]              ; serial_uart:i_serial_uart|received_data[0]            ; tc_clock_50                                         ; tc_clock_50 ; 0.000        ; 0.000      ; 0.901      ;
; 0.622  ; key_ctrl:i_key_ctrl|key_on_n_r                        ; key_ctrl:i_key_ctrl|key_on_n_2r                       ; tc_clock_50                                         ; tc_clock_50 ; 0.000        ; 0.000      ; 0.908      ;
; 0.623  ; key_ctrl:i_key_ctrl|key_off_n_r                       ; key_ctrl:i_key_ctrl|key_off_n_2r                      ; tc_clock_50                                         ; tc_clock_50 ; 0.000        ; 0.000      ; 0.909      ;
; 0.625  ; serial_uart:i_serial_uart|rx_r                        ; serial_uart:i_serial_uart|rx_2r                       ; tc_clock_50                                         ; tc_clock_50 ; 0.000        ; 0.000      ; 0.911      ;
; 0.625  ; key_ctrl:i_key_ctrl|key_down                          ; pwm_ctrl:i_pwm_ctrl|pwm_state.s_on                    ; tc_clock_50                                         ; tc_clock_50 ; 0.000        ; 0.000      ; 0.911      ;
; 0.638  ; pwm_ctrl:i_pwm_ctrl|one_ms_cnt[15]                    ; pwm_ctrl:i_pwm_ctrl|one_ms_cnt[15]                    ; tc_clock_50                                         ; tc_clock_50 ; 0.000        ; 0.000      ; 0.924      ;
; 0.639  ; serial_uart:i_serial_uart|rx_state.s_idle             ; serial_uart:i_serial_uart|rx_bit_cnt_en               ; tc_clock_50                                         ; tc_clock_50 ; 0.000        ; 0.000      ; 0.925      ;
; 0.642  ; pwm_ctrl:i_pwm_ctrl|new_dc[7]                         ; pwm_ctrl:i_pwm_ctrl|new_dc[7]                         ; tc_clock_50                                         ; tc_clock_50 ; 0.000        ; 0.000      ; 0.928      ;
; 0.644  ; serial_uart:i_serial_uart|rx_bit_cnt[8]               ; serial_uart:i_serial_uart|rx_bit_cnt[8]               ; tc_clock_50                                         ; tc_clock_50 ; 0.000        ; 0.000      ; 0.930      ;
; 0.647  ; serial_uart:i_serial_uart|rx_bit_no[1]                ; serial_uart:i_serial_uart|rx_bit_no[2]                ; tc_clock_50                                         ; tc_clock_50 ; 0.000        ; 0.000      ; 0.933      ;
; 0.648  ; key_ctrl:i_key_ctrl|key_in_states                     ; key_ctrl:i_key_ctrl|key_on                            ; tc_clock_50                                         ; tc_clock_50 ; 0.000        ; 0.000      ; 0.934      ;
; 0.659  ; serial_uart:i_serial_uart|rx_state.s_rx_data          ; serial_uart:i_serial_uart|rx_bit_no[0]                ; tc_clock_50                                         ; tc_clock_50 ; 0.000        ; 0.000      ; 0.945      ;
; 0.761  ; key_ctrl:i_key_ctrl|key_up_n_r                        ; key_ctrl:i_key_ctrl|key_up_n_2r                       ; tc_clock_50                                         ; tc_clock_50 ; 0.000        ; 0.000      ; 1.047      ;
; 0.764  ; key_ctrl:i_key_ctrl|key_down_n_r                      ; key_ctrl:i_key_ctrl|key_down_n_2r                     ; tc_clock_50                                         ; tc_clock_50 ; 0.000        ; 0.000      ; 1.050      ;
; 0.789  ; serial_uart:i_serial_uart|rx_byte_int[3]              ; serial_uart:i_serial_uart|received_data[3]            ; tc_clock_50                                         ; tc_clock_50 ; 0.000        ; 0.000      ; 1.075      ;
; 0.790  ; serial_uart:i_serial_uart|rx_byte_int[6]              ; serial_uart:i_serial_uart|received_data[6]            ; tc_clock_50                                         ; tc_clock_50 ; 0.000        ; 0.000      ; 1.076      ;
; 0.793  ; serial_uart:i_serial_uart|rx_byte_int[2]              ; serial_uart:i_serial_uart|received_data[2]            ; tc_clock_50                                         ; tc_clock_50 ; 0.000        ; 0.000      ; 1.079      ;
; 0.813  ; serial_uart:i_serial_uart|rx_bit_cnt[6]               ; serial_uart:i_serial_uart|rx_bit_cnt_half             ; tc_clock_50                                         ; tc_clock_50 ; 0.000        ; 0.000      ; 1.099      ;
; 0.893  ; serial_uart:i_serial_uart|rx_state.s_stop_bit         ; serial_uart:i_serial_uart|rx_bit_no[1]                ; tc_clock_50                                         ; tc_clock_50 ; 0.000        ; 0.000      ; 1.179      ;
; 0.903  ; serial_uart:i_serial_uart|rx_bit_cnt_half             ; serial_uart:i_serial_uart|rx_state.s_rx_data          ; tc_clock_50                                         ; tc_clock_50 ; 0.000        ; 0.000      ; 1.189      ;
; 0.905  ; serial_uart:i_serial_uart|rx_bit_cnt_half             ; serial_uart:i_serial_uart|rx_state.s_idle             ; tc_clock_50                                         ; tc_clock_50 ; 0.000        ; 0.000      ; 1.191      ;
; 0.943  ; key_ctrl:i_key_ctrl|key_down                          ; pwm_ctrl:i_pwm_ctrl|pwm_state.s_down                  ; tc_clock_50                                         ; tc_clock_50 ; 0.000        ; 0.000      ; 1.229      ;
; 0.960  ; pwm_ctrl:i_pwm_ctrl|one_ms_cnt[0]                     ; pwm_ctrl:i_pwm_ctrl|one_ms_cnt[0]                     ; tc_clock_50                                         ; tc_clock_50 ; 0.000        ; 0.000      ; 1.246      ;
; 0.960  ; serial_uart:i_serial_uart|rx_2r                       ; serial_uart:i_serial_uart|received_valid              ; tc_clock_50                                         ; tc_clock_50 ; 0.000        ; 0.000      ; 1.246      ;
; 0.963  ; pwm_ctrl:i_pwm_ctrl|dc_cnt[13]                        ; pwm_ctrl:i_pwm_ctrl|dc_cnt[13]                        ; tc_clock_50                                         ; tc_clock_50 ; 0.000        ; 0.000      ; 1.249      ;
; 0.963  ; key_ctrl:i_key_ctrl|key_on_n_2r                       ; key_ctrl:i_key_ctrl|key_on                            ; tc_clock_50                                         ; tc_clock_50 ; 0.000        ; 0.000      ; 1.249      ;
; 0.967  ; pwm_ctrl:i_pwm_ctrl|one_ms_cnt[1]                     ; pwm_ctrl:i_pwm_ctrl|one_ms_cnt[1]                     ; tc_clock_50                                         ; tc_clock_50 ; 0.000        ; 0.000      ; 1.253      ;
; 0.971  ; pwm_ctrl:i_pwm_ctrl|dc_cnt[9]                         ; pwm_ctrl:i_pwm_ctrl|dc_cnt[9]                         ; tc_clock_50                                         ; tc_clock_50 ; 0.000        ; 0.000      ; 1.257      ;
; 0.972  ; serial_uart:i_serial_uart|rx_bit_cnt[1]               ; serial_uart:i_serial_uart|rx_bit_cnt[1]               ; tc_clock_50                                         ; tc_clock_50 ; 0.000        ; 0.000      ; 1.258      ;
; 0.972  ; pwm_ctrl:i_pwm_ctrl|dc_cnt[2]                         ; pwm_ctrl:i_pwm_ctrl|dc_cnt[2]                         ; tc_clock_50                                         ; tc_clock_50 ; 0.000        ; 0.000      ; 1.258      ;
; 0.973  ; serial_uart:i_serial_uart|rx_byte_int[5]              ; serial_uart:i_serial_uart|received_data[5]            ; tc_clock_50                                         ; tc_clock_50 ; 0.000        ; 0.000      ; 1.259      ;
; 0.973  ; serial_uart:i_serial_uart|rx_byte_int[4]              ; serial_uart:i_serial_uart|rx_byte_int[3]              ; tc_clock_50                                         ; tc_clock_50 ; 0.000        ; 0.000      ; 1.259      ;
; 0.974  ; serial_uart:i_serial_uart|rx_byte_int[5]              ; serial_uart:i_serial_uart|rx_byte_int[4]              ; tc_clock_50                                         ; tc_clock_50 ; 0.000        ; 0.000      ; 1.260      ;
; 0.976  ; pwm_ctrl:i_pwm_ctrl|one_ms_cnt[2]                     ; pwm_ctrl:i_pwm_ctrl|one_ms_cnt[2]                     ; tc_clock_50                                         ; tc_clock_50 ; 0.000        ; 0.000      ; 1.262      ;
; 0.976  ; pwm_ctrl:i_pwm_ctrl|one_ms_cnt[9]                     ; pwm_ctrl:i_pwm_ctrl|one_ms_cnt[9]                     ; tc_clock_50                                         ; tc_clock_50 ; 0.000        ; 0.000      ; 1.262      ;
; 0.976  ; serial_uart:i_serial_uart|rx_byte_int[4]              ; serial_uart:i_serial_uart|received_data[4]            ; tc_clock_50                                         ; tc_clock_50 ; 0.000        ; 0.000      ; 1.262      ;
; 0.977  ; pwm_ctrl:i_pwm_ctrl|one_ms_cnt[4]                     ; pwm_ctrl:i_pwm_ctrl|one_ms_cnt[4]                     ; tc_clock_50                                         ; tc_clock_50 ; 0.000        ; 0.000      ; 1.263      ;
; 0.977  ; pwm_ctrl:i_pwm_ctrl|one_ms_cnt[7]                     ; pwm_ctrl:i_pwm_ctrl|one_ms_cnt[7]                     ; tc_clock_50                                         ; tc_clock_50 ; 0.000        ; 0.000      ; 1.263      ;
; 0.977  ; pwm_ctrl:i_pwm_ctrl|one_ms_cnt[11]                    ; pwm_ctrl:i_pwm_ctrl|one_ms_cnt[11]                    ; tc_clock_50                                         ; tc_clock_50 ; 0.000        ; 0.000      ; 1.263      ;
; 0.980  ; serial_uart:i_serial_uart|rx_byte_int[1]              ; serial_uart:i_serial_uart|received_data[1]            ; tc_clock_50                                         ; tc_clock_50 ; 0.000        ; 0.000      ; 1.266      ;
; 0.983  ; serial_uart:i_serial_uart|reset_r                     ; serial_uart:i_serial_uart|reset_2r                    ; tc_clock_50                                         ; tc_clock_50 ; 0.000        ; 0.001      ; 1.270      ;
; 0.984  ; serial_uart:i_serial_uart|rx_byte_int[3]              ; serial_uart:i_serial_uart|rx_byte_int[2]              ; tc_clock_50                                         ; tc_clock_50 ; 0.000        ; 0.000      ; 1.270      ;
; 0.986  ; serial_uart:i_serial_uart|rx_bit_cnt[3]               ; serial_uart:i_serial_uart|rx_bit_cnt[3]               ; tc_clock_50                                         ; tc_clock_50 ; 0.000        ; 0.000      ; 1.272      ;
; 0.986  ; pwm_ctrl:i_pwm_ctrl|one_ms_cnt[13]                    ; pwm_ctrl:i_pwm_ctrl|one_ms_cnt[13]                    ; tc_clock_50                                         ; tc_clock_50 ; 0.000        ; 0.000      ; 1.272      ;
; 0.986  ; pwm_ctrl:i_pwm_ctrl|one_ms_cnt[14]                    ; pwm_ctrl:i_pwm_ctrl|one_ms_cnt[14]                    ; tc_clock_50                                         ; tc_clock_50 ; 0.000        ; 0.000      ; 1.272      ;
; 0.987  ; serial_uart:i_serial_uart|rx_bit_cnt[5]               ; serial_uart:i_serial_uart|rx_bit_cnt[5]               ; tc_clock_50                                         ; tc_clock_50 ; 0.000        ; 0.000      ; 1.273      ;
; 0.987  ; serial_uart:i_serial_uart|rx_byte_int[6]              ; serial_uart:i_serial_uart|rx_byte_int[5]              ; tc_clock_50                                         ; tc_clock_50 ; 0.000        ; 0.000      ; 1.273      ;
; 0.989  ; pwm_ctrl:i_pwm_ctrl|dc_cnt[15]                        ; pwm_ctrl:i_pwm_ctrl|dc_cnt[15]                        ; tc_clock_50                                         ; tc_clock_50 ; 0.000        ; 0.000      ; 1.275      ;
; 0.989  ; serial_uart:i_serial_uart|rx_byte_int[2]              ; serial_uart:i_serial_uart|rx_byte_int[1]              ; tc_clock_50                                         ; tc_clock_50 ; 0.000        ; 0.000      ; 1.275      ;
; 0.989  ; serial_uart:i_serial_uart|rx_state.s_idle             ; serial_uart:i_serial_uart|rx_state.s_rx_data          ; tc_clock_50                                         ; tc_clock_50 ; 0.000        ; 0.000      ; 1.275      ;
; 0.991  ; serial_uart:i_serial_uart|rx_bit_no[0]                ; serial_uart:i_serial_uart|rx_bit_no[2]                ; tc_clock_50                                         ; tc_clock_50 ; 0.000        ; 0.000      ; 1.277      ;
; 0.992  ; serial_uart:i_serial_uart|rx_2r                       ; serial_uart:i_serial_uart|received_error~_Duplicate_1 ; tc_clock_50                                         ; tc_clock_50 ; 0.000        ; 0.000      ; 1.278      ;
; 0.995  ; pwm_ctrl:i_pwm_ctrl|pwm_state.s_off                   ; pwm_ctrl:i_pwm_ctrl|pwm_state.s_on                    ; tc_clock_50                                         ; tc_clock_50 ; 0.000        ; 0.000      ; 1.281      ;
; 0.996  ; serial_uart:i_serial_uart|rx_bit_cnt[7]               ; serial_uart:i_serial_uart|rx_bit_cnt[7]               ; tc_clock_50                                         ; tc_clock_50 ; 0.000        ; 0.000      ; 1.282      ;
; 0.996  ; pwm_ctrl:i_pwm_ctrl|pwm_state.s_off                   ; pwm_ctrl:i_pwm_ctrl|pwm_state.s_up                    ; tc_clock_50                                         ; tc_clock_50 ; 0.000        ; 0.000      ; 1.282      ;
; 0.997  ; serial_uart:i_serial_uart|rx_bit_cnt[8]               ; serial_uart:i_serial_uart|rx_bit_cnt_half             ; tc_clock_50                                         ; tc_clock_50 ; 0.000        ; 0.000      ; 1.283      ;
; 1.001  ; pwm_ctrl:i_pwm_ctrl|new_dc[2]                         ; pwm_ctrl:i_pwm_ctrl|new_dc[2]                         ; tc_clock_50                                         ; tc_clock_50 ; 0.000        ; 0.000      ; 1.287      ;
; 1.004  ; pwm_ctrl:i_pwm_ctrl|new_dc[5]                         ; pwm_ctrl:i_pwm_ctrl|new_dc[5]                         ; tc_clock_50                                         ; tc_clock_50 ; 0.000        ; 0.000      ; 1.290      ;
; 1.005  ; pwm_ctrl:i_pwm_ctrl|new_dc[3]                         ; pwm_ctrl:i_pwm_ctrl|new_dc[3]                         ; tc_clock_50                                         ; tc_clock_50 ; 0.000        ; 0.000      ; 1.291      ;
; 1.008  ; pwm_ctrl:i_pwm_ctrl|dc_cnt[10]                        ; pwm_ctrl:i_pwm_ctrl|dc_cnt[10]                        ; tc_clock_50                                         ; tc_clock_50 ; 0.000        ; 0.000      ; 1.294      ;
; 1.010  ; pwm_ctrl:i_pwm_ctrl|dc_cnt[5]                         ; pwm_ctrl:i_pwm_ctrl|dc_cnt[5]                         ; tc_clock_50                                         ; tc_clock_50 ; 0.000        ; 0.000      ; 1.296      ;
; 1.015  ; pwm_ctrl:i_pwm_ctrl|one_ms_cnt[8]                     ; pwm_ctrl:i_pwm_ctrl|one_ms_cnt[8]                     ; tc_clock_50                                         ; tc_clock_50 ; 0.000        ; 0.000      ; 1.301      ;
; 1.015  ; pwm_ctrl:i_pwm_ctrl|new_dc[1]                         ; pwm_ctrl:i_pwm_ctrl|new_dc[1]                         ; tc_clock_50                                         ; tc_clock_50 ; 0.000        ; 0.000      ; 1.301      ;
; 1.016  ; pwm_ctrl:i_pwm_ctrl|one_ms_cnt[3]                     ; pwm_ctrl:i_pwm_ctrl|one_ms_cnt[3]                     ; tc_clock_50                                         ; tc_clock_50 ; 0.000        ; 0.000      ; 1.302      ;
; 1.016  ; pwm_ctrl:i_pwm_ctrl|one_ms_cnt[5]                     ; pwm_ctrl:i_pwm_ctrl|one_ms_cnt[5]                     ; tc_clock_50                                         ; tc_clock_50 ; 0.000        ; 0.000      ; 1.302      ;
; 1.016  ; pwm_ctrl:i_pwm_ctrl|one_ms_cnt[6]                     ; pwm_ctrl:i_pwm_ctrl|one_ms_cnt[6]                     ; tc_clock_50                                         ; tc_clock_50 ; 0.000        ; 0.000      ; 1.302      ;
; 1.019  ; serial_uart:i_serial_uart|rx_bit_cnt[0]               ; serial_uart:i_serial_uart|rx_bit_cnt[0]               ; tc_clock_50                                         ; tc_clock_50 ; 0.000        ; 0.000      ; 1.305      ;
; 1.025  ; pwm_ctrl:i_pwm_ctrl|one_ms_cnt[10]                    ; pwm_ctrl:i_pwm_ctrl|one_ms_cnt[10]                    ; tc_clock_50                                         ; tc_clock_50 ; 0.000        ; 0.000      ; 1.311      ;
; 1.025  ; pwm_ctrl:i_pwm_ctrl|one_ms_cnt[12]                    ; pwm_ctrl:i_pwm_ctrl|one_ms_cnt[12]                    ; tc_clock_50                                         ; tc_clock_50 ; 0.000        ; 0.000      ; 1.311      ;
; 1.027  ; serial_uart:i_serial_uart|rx_state.s_stop_bit         ; serial_uart:i_serial_uart|received_valid              ; tc_clock_50                                         ; tc_clock_50 ; 0.000        ; -0.001     ; 1.312      ;
; 1.032  ; serial_uart:i_serial_uart|rx_bit_cnt[2]               ; serial_uart:i_serial_uart|rx_bit_cnt[2]               ; tc_clock_50                                         ; tc_clock_50 ; 0.000        ; 0.000      ; 1.318      ;
; 1.032  ; key_ctrl:i_key_ctrl|key_off_n_2r                      ; key_ctrl:i_key_ctrl|key_on                            ; tc_clock_50                                         ; tc_clock_50 ; 0.000        ; 0.000      ; 1.318      ;
; 1.037  ; serial_uart:i_serial_uart|rx_bit_cnt[4]               ; serial_uart:i_serial_uart|rx_bit_cnt[4]               ; tc_clock_50                                         ; tc_clock_50 ; 0.000        ; 0.000      ; 1.323      ;
; 1.042  ; serial_uart:i_serial_uart|reset_2r                    ; serial_uart:i_serial_uart|rx_state.s_rx_data          ; tc_clock_50                                         ; tc_clock_50 ; 0.000        ; 0.000      ; 1.328      ;
; 1.043  ; pwm_ctrl:i_pwm_ctrl|new_dc[6]                         ; pwm_ctrl:i_pwm_ctrl|new_dc[6]                         ; tc_clock_50                                         ; tc_clock_50 ; 0.000        ; 0.000      ; 1.329      ;
; 1.044  ; serial_uart:i_serial_uart|rx_bit_cnt[6]               ; serial_uart:i_serial_uart|rx_bit_cnt[6]               ; tc_clock_50                                         ; tc_clock_50 ; 0.000        ; 0.000      ; 1.330      ;
+--------+-------------------------------------------------------+-------------------------------------------------------+-----------------------------------------------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Hold: '\b_gen_pll:i_altera_pll|altpll_component|pll|clk[1]'                                                                                                                                                                                         ;
+-------+-------------------------------------------------+-------------------------------------------------+-----------------------------------------------------+-----------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                       ; To Node                                         ; Launch Clock                                        ; Latch Clock                                         ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------+-------------------------------------------------+-----------------------------------------------------+-----------------------------------------------------+--------------+------------+------------+
; 0.445 ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_cnt[0] ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_cnt[0] ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.731      ;
; 0.976 ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_cnt[0] ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_cnt[1] ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 1.262      ;
; 0.989 ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_cnt[2] ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_cnt[2] ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 1.275      ;
; 0.993 ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_cnt[5] ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_cnt[5] ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 1.279      ;
; 1.013 ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_cnt[6] ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_cnt[6] ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 1.299      ;
; 1.028 ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_cnt[3] ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_cnt[3] ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 1.314      ;
; 1.030 ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_cnt[1] ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_cnt[1] ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 1.316      ;
; 1.031 ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_cnt[4] ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_cnt[4] ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 1.317      ;
; 1.118 ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_cnt[4] ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_out    ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 1.404      ;
; 1.123 ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_cnt[4] ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_cnt[0] ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 1.409      ;
; 1.271 ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_cnt[5] ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_out    ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 1.557      ;
; 1.275 ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_cnt[5] ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_cnt[0] ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 1.561      ;
; 1.408 ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_cnt[0] ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_cnt[2] ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 1.694      ;
; 1.421 ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_cnt[2] ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_cnt[3] ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 1.707      ;
; 1.461 ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_cnt[3] ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_cnt[4] ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 1.747      ;
; 1.461 ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_cnt[1] ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_cnt[2] ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 1.747      ;
; 1.464 ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_cnt[4] ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_cnt[5] ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 1.750      ;
; 1.485 ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_cnt[1] ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_cnt[0] ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 1.771      ;
; 1.488 ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_cnt[0] ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_cnt[3] ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 1.774      ;
; 1.491 ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_cnt[6] ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_out    ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 1.777      ;
; 1.498 ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_cnt[6] ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_cnt[0] ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 1.784      ;
; 1.501 ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_cnt[2] ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_cnt[4] ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 1.787      ;
; 1.526 ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_cnt[5] ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_cnt[6] ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 1.812      ;
; 1.541 ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_cnt[3] ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_cnt[5] ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 1.827      ;
; 1.541 ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_cnt[1] ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_cnt[3] ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 1.827      ;
; 1.568 ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_cnt[0] ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_cnt[4] ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 1.854      ;
; 1.576 ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_cnt[4] ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_cnt[6] ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 1.862      ;
; 1.576 ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_cnt[4] ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_cnt[1] ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 1.862      ;
; 1.576 ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_cnt[4] ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_cnt[2] ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 1.862      ;
; 1.576 ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_cnt[4] ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_cnt[3] ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 1.862      ;
; 1.581 ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_cnt[2] ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_cnt[5] ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 1.867      ;
; 1.621 ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_cnt[1] ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_cnt[4] ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 1.907      ;
; 1.637 ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_cnt[2] ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_cnt[0] ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 1.923      ;
; 1.648 ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_cnt[0] ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_cnt[5] ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 1.934      ;
; 1.701 ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_cnt[1] ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_cnt[5] ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 1.987      ;
; 1.715 ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_cnt[3] ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_cnt[6] ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 2.001      ;
; 1.729 ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_cnt[5] ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_cnt[1] ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 2.015      ;
; 1.729 ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_cnt[5] ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_cnt[2] ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 2.015      ;
; 1.729 ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_cnt[5] ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_cnt[3] ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 2.015      ;
; 1.729 ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_cnt[5] ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_cnt[4] ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 2.015      ;
; 1.755 ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_cnt[2] ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_cnt[6] ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 2.041      ;
; 1.822 ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_cnt[0] ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_cnt[6] ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 2.108      ;
; 1.875 ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_cnt[3] ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_cnt[0] ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 2.161      ;
; 1.875 ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_cnt[1] ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_cnt[6] ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 2.161      ;
; 1.949 ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_cnt[6] ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_cnt[5] ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 2.235      ;
; 1.949 ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_cnt[6] ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_cnt[1] ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 2.235      ;
; 1.949 ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_cnt[6] ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_cnt[2] ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 2.235      ;
; 1.949 ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_cnt[6] ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_cnt[3] ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 2.235      ;
; 1.949 ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_cnt[6] ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_cnt[4] ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 2.235      ;
; 1.956 ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_cnt[1] ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_out    ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 2.242      ;
; 2.108 ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_cnt[2] ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_out    ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 2.394      ;
; 2.291 ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_cnt[0] ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_out    ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 2.577      ;
; 2.346 ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_cnt[3] ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_out    ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 2.632      ;
; 2.566 ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_cnt[2] ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_cnt[1] ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 2.852      ;
; 2.804 ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_cnt[3] ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_cnt[1] ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 3.090      ;
; 2.804 ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_cnt[3] ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_cnt[2] ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 3.090      ;
+-------+-------------------------------------------------+-------------------------------------------------+-----------------------------------------------------+-----------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Recovery: 'tc_clock_50'                                                                                                                                                                             ;
+--------+----------------------------------------------+-------------------------------------------+-----------------------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                    ; To Node                                   ; Launch Clock                                        ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------+-------------------------------------------+-----------------------------------------------------+-------------+--------------+------------+------------+
; 19.805 ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_out ; pwm_ctrl:i_pwm_ctrl|one_ms_cnt[0]         ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; tc_clock_50 ; 20.000       ; 2.751      ; 2.984      ;
; 19.805 ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_out ; pwm_ctrl:i_pwm_ctrl|one_ms_cnt[1]         ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; tc_clock_50 ; 20.000       ; 2.751      ; 2.984      ;
; 19.805 ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_out ; pwm_ctrl:i_pwm_ctrl|one_ms_cnt[2]         ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; tc_clock_50 ; 20.000       ; 2.751      ; 2.984      ;
; 19.805 ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_out ; pwm_ctrl:i_pwm_ctrl|one_ms_cnt[3]         ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; tc_clock_50 ; 20.000       ; 2.751      ; 2.984      ;
; 19.805 ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_out ; pwm_ctrl:i_pwm_ctrl|one_ms_cnt[4]         ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; tc_clock_50 ; 20.000       ; 2.751      ; 2.984      ;
; 19.805 ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_out ; pwm_ctrl:i_pwm_ctrl|one_ms_cnt[5]         ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; tc_clock_50 ; 20.000       ; 2.751      ; 2.984      ;
; 19.805 ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_out ; pwm_ctrl:i_pwm_ctrl|one_ms_cnt[6]         ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; tc_clock_50 ; 20.000       ; 2.751      ; 2.984      ;
; 19.805 ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_out ; pwm_ctrl:i_pwm_ctrl|one_ms_cnt[7]         ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; tc_clock_50 ; 20.000       ; 2.751      ; 2.984      ;
; 19.805 ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_out ; pwm_ctrl:i_pwm_ctrl|one_ms_cnt[8]         ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; tc_clock_50 ; 20.000       ; 2.751      ; 2.984      ;
; 19.805 ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_out ; pwm_ctrl:i_pwm_ctrl|one_ms_cnt[9]         ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; tc_clock_50 ; 20.000       ; 2.751      ; 2.984      ;
; 19.805 ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_out ; pwm_ctrl:i_pwm_ctrl|one_ms_cnt[10]        ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; tc_clock_50 ; 20.000       ; 2.751      ; 2.984      ;
; 19.805 ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_out ; pwm_ctrl:i_pwm_ctrl|one_ms_cnt[11]        ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; tc_clock_50 ; 20.000       ; 2.751      ; 2.984      ;
; 19.805 ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_out ; pwm_ctrl:i_pwm_ctrl|one_ms_cnt[12]        ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; tc_clock_50 ; 20.000       ; 2.751      ; 2.984      ;
; 19.805 ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_out ; pwm_ctrl:i_pwm_ctrl|one_ms_cnt[13]        ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; tc_clock_50 ; 20.000       ; 2.751      ; 2.984      ;
; 19.805 ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_out ; pwm_ctrl:i_pwm_ctrl|one_ms_cnt[14]        ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; tc_clock_50 ; 20.000       ; 2.751      ; 2.984      ;
; 19.805 ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_out ; pwm_ctrl:i_pwm_ctrl|one_ms_cnt[15]        ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; tc_clock_50 ; 20.000       ; 2.751      ; 2.984      ;
; 20.048 ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_out ; serial_ctrl:i_serial_ctrl|serial_down_out ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; tc_clock_50 ; 20.000       ; 2.759      ; 2.749      ;
; 20.048 ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_out ; serial_ctrl:i_serial_ctrl|serial_up_out   ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; tc_clock_50 ; 20.000       ; 2.759      ; 2.749      ;
; 20.048 ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_out ; serial_ctrl:i_serial_ctrl|serial_on_out   ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; tc_clock_50 ; 20.000       ; 2.759      ; 2.749      ;
; 20.048 ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_out ; serial_ctrl:i_serial_ctrl|serial_off_out  ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; tc_clock_50 ; 20.000       ; 2.759      ; 2.749      ;
; 20.069 ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_out ; pwm_ctrl:i_pwm_ctrl|dc_cnt[2]             ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; tc_clock_50 ; 20.000       ; 2.749      ; 2.718      ;
; 20.069 ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_out ; pwm_ctrl:i_pwm_ctrl|dc_cnt[3]             ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; tc_clock_50 ; 20.000       ; 2.749      ; 2.718      ;
; 20.069 ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_out ; pwm_ctrl:i_pwm_ctrl|dc_cnt[4]             ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; tc_clock_50 ; 20.000       ; 2.749      ; 2.718      ;
; 20.069 ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_out ; pwm_ctrl:i_pwm_ctrl|dc_cnt[5]             ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; tc_clock_50 ; 20.000       ; 2.749      ; 2.718      ;
; 20.069 ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_out ; pwm_ctrl:i_pwm_ctrl|dc_cnt[6]             ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; tc_clock_50 ; 20.000       ; 2.749      ; 2.718      ;
; 20.069 ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_out ; pwm_ctrl:i_pwm_ctrl|dc_cnt[7]             ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; tc_clock_50 ; 20.000       ; 2.749      ; 2.718      ;
; 20.069 ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_out ; pwm_ctrl:i_pwm_ctrl|dc_cnt[8]             ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; tc_clock_50 ; 20.000       ; 2.749      ; 2.718      ;
; 20.069 ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_out ; pwm_ctrl:i_pwm_ctrl|dc_cnt[9]             ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; tc_clock_50 ; 20.000       ; 2.749      ; 2.718      ;
; 20.069 ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_out ; pwm_ctrl:i_pwm_ctrl|dc_cnt[10]            ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; tc_clock_50 ; 20.000       ; 2.749      ; 2.718      ;
; 20.069 ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_out ; pwm_ctrl:i_pwm_ctrl|dc_cnt[11]            ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; tc_clock_50 ; 20.000       ; 2.749      ; 2.718      ;
; 20.069 ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_out ; pwm_ctrl:i_pwm_ctrl|dc_cnt[12]            ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; tc_clock_50 ; 20.000       ; 2.749      ; 2.718      ;
; 20.069 ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_out ; pwm_ctrl:i_pwm_ctrl|dc_cnt[13]            ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; tc_clock_50 ; 20.000       ; 2.749      ; 2.718      ;
; 20.069 ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_out ; pwm_ctrl:i_pwm_ctrl|dc_cnt[14]            ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; tc_clock_50 ; 20.000       ; 2.749      ; 2.718      ;
; 20.069 ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_out ; pwm_ctrl:i_pwm_ctrl|dc_cnt[15]            ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; tc_clock_50 ; 20.000       ; 2.749      ; 2.718      ;
; 20.161 ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_out ; key_ctrl:i_key_ctrl|key_on                ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; tc_clock_50 ; 20.000       ; 2.759      ; 2.636      ;
; 20.407 ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_out ; pwm_ctrl:i_pwm_ctrl|new_dc[0]             ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; tc_clock_50 ; 20.000       ; 2.747      ; 2.378      ;
; 20.407 ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_out ; pwm_ctrl:i_pwm_ctrl|new_dc[1]             ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; tc_clock_50 ; 20.000       ; 2.747      ; 2.378      ;
; 20.407 ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_out ; pwm_ctrl:i_pwm_ctrl|new_dc[2]             ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; tc_clock_50 ; 20.000       ; 2.747      ; 2.378      ;
; 20.407 ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_out ; pwm_ctrl:i_pwm_ctrl|new_dc[3]             ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; tc_clock_50 ; 20.000       ; 2.747      ; 2.378      ;
; 20.407 ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_out ; pwm_ctrl:i_pwm_ctrl|new_dc[4]             ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; tc_clock_50 ; 20.000       ; 2.747      ; 2.378      ;
; 20.407 ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_out ; pwm_ctrl:i_pwm_ctrl|new_dc[5]             ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; tc_clock_50 ; 20.000       ; 2.747      ; 2.378      ;
; 20.407 ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_out ; pwm_ctrl:i_pwm_ctrl|new_dc[6]             ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; tc_clock_50 ; 20.000       ; 2.747      ; 2.378      ;
; 20.407 ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_out ; pwm_ctrl:i_pwm_ctrl|new_dc[7]             ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; tc_clock_50 ; 20.000       ; 2.747      ; 2.378      ;
; 20.425 ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_out ; key_ctrl:i_key_ctrl|key_off               ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; tc_clock_50 ; 20.000       ; 2.757      ; 2.370      ;
; 20.425 ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_out ; key_ctrl:i_key_ctrl|key_up                ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; tc_clock_50 ; 20.000       ; 2.757      ; 2.370      ;
; 20.425 ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_out ; pwm_ctrl:i_pwm_ctrl|pwm_state.s_off       ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; tc_clock_50 ; 20.000       ; 2.757      ; 2.370      ;
; 20.425 ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_out ; key_ctrl:i_key_ctrl|key_down              ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; tc_clock_50 ; 20.000       ; 2.757      ; 2.370      ;
; 20.425 ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_out ; pwm_ctrl:i_pwm_ctrl|pwm_state.s_down      ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; tc_clock_50 ; 20.000       ; 2.757      ; 2.370      ;
; 20.425 ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_out ; pwm_ctrl:i_pwm_ctrl|pwm_state.s_up        ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; tc_clock_50 ; 20.000       ; 2.757      ; 2.370      ;
; 20.425 ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_out ; pwm_ctrl:i_pwm_ctrl|pwm_state.s_on        ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; tc_clock_50 ; 20.000       ; 2.757      ; 2.370      ;
+--------+----------------------------------------------+-------------------------------------------+-----------------------------------------------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Removal: 'tc_clock_50'                                                                                                                                                                              ;
+--------+----------------------------------------------+-------------------------------------------+-----------------------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                    ; To Node                                   ; Launch Clock                                        ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------+-------------------------------------------+-----------------------------------------------------+-------------+--------------+------------+------------+
; -0.673 ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_out ; key_ctrl:i_key_ctrl|key_off               ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; tc_clock_50 ; 0.000        ; 2.757      ; 2.370      ;
; -0.673 ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_out ; key_ctrl:i_key_ctrl|key_up                ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; tc_clock_50 ; 0.000        ; 2.757      ; 2.370      ;
; -0.673 ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_out ; pwm_ctrl:i_pwm_ctrl|pwm_state.s_off       ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; tc_clock_50 ; 0.000        ; 2.757      ; 2.370      ;
; -0.673 ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_out ; key_ctrl:i_key_ctrl|key_down              ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; tc_clock_50 ; 0.000        ; 2.757      ; 2.370      ;
; -0.673 ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_out ; pwm_ctrl:i_pwm_ctrl|pwm_state.s_down      ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; tc_clock_50 ; 0.000        ; 2.757      ; 2.370      ;
; -0.673 ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_out ; pwm_ctrl:i_pwm_ctrl|pwm_state.s_up        ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; tc_clock_50 ; 0.000        ; 2.757      ; 2.370      ;
; -0.673 ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_out ; pwm_ctrl:i_pwm_ctrl|pwm_state.s_on        ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; tc_clock_50 ; 0.000        ; 2.757      ; 2.370      ;
; -0.655 ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_out ; pwm_ctrl:i_pwm_ctrl|new_dc[0]             ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; tc_clock_50 ; 0.000        ; 2.747      ; 2.378      ;
; -0.655 ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_out ; pwm_ctrl:i_pwm_ctrl|new_dc[1]             ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; tc_clock_50 ; 0.000        ; 2.747      ; 2.378      ;
; -0.655 ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_out ; pwm_ctrl:i_pwm_ctrl|new_dc[2]             ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; tc_clock_50 ; 0.000        ; 2.747      ; 2.378      ;
; -0.655 ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_out ; pwm_ctrl:i_pwm_ctrl|new_dc[3]             ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; tc_clock_50 ; 0.000        ; 2.747      ; 2.378      ;
; -0.655 ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_out ; pwm_ctrl:i_pwm_ctrl|new_dc[4]             ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; tc_clock_50 ; 0.000        ; 2.747      ; 2.378      ;
; -0.655 ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_out ; pwm_ctrl:i_pwm_ctrl|new_dc[5]             ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; tc_clock_50 ; 0.000        ; 2.747      ; 2.378      ;
; -0.655 ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_out ; pwm_ctrl:i_pwm_ctrl|new_dc[6]             ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; tc_clock_50 ; 0.000        ; 2.747      ; 2.378      ;
; -0.655 ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_out ; pwm_ctrl:i_pwm_ctrl|new_dc[7]             ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; tc_clock_50 ; 0.000        ; 2.747      ; 2.378      ;
; -0.409 ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_out ; key_ctrl:i_key_ctrl|key_on                ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; tc_clock_50 ; 0.000        ; 2.759      ; 2.636      ;
; -0.317 ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_out ; pwm_ctrl:i_pwm_ctrl|dc_cnt[2]             ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; tc_clock_50 ; 0.000        ; 2.749      ; 2.718      ;
; -0.317 ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_out ; pwm_ctrl:i_pwm_ctrl|dc_cnt[3]             ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; tc_clock_50 ; 0.000        ; 2.749      ; 2.718      ;
; -0.317 ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_out ; pwm_ctrl:i_pwm_ctrl|dc_cnt[4]             ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; tc_clock_50 ; 0.000        ; 2.749      ; 2.718      ;
; -0.317 ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_out ; pwm_ctrl:i_pwm_ctrl|dc_cnt[5]             ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; tc_clock_50 ; 0.000        ; 2.749      ; 2.718      ;
; -0.317 ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_out ; pwm_ctrl:i_pwm_ctrl|dc_cnt[6]             ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; tc_clock_50 ; 0.000        ; 2.749      ; 2.718      ;
; -0.317 ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_out ; pwm_ctrl:i_pwm_ctrl|dc_cnt[7]             ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; tc_clock_50 ; 0.000        ; 2.749      ; 2.718      ;
; -0.317 ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_out ; pwm_ctrl:i_pwm_ctrl|dc_cnt[8]             ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; tc_clock_50 ; 0.000        ; 2.749      ; 2.718      ;
; -0.317 ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_out ; pwm_ctrl:i_pwm_ctrl|dc_cnt[9]             ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; tc_clock_50 ; 0.000        ; 2.749      ; 2.718      ;
; -0.317 ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_out ; pwm_ctrl:i_pwm_ctrl|dc_cnt[10]            ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; tc_clock_50 ; 0.000        ; 2.749      ; 2.718      ;
; -0.317 ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_out ; pwm_ctrl:i_pwm_ctrl|dc_cnt[11]            ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; tc_clock_50 ; 0.000        ; 2.749      ; 2.718      ;
; -0.317 ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_out ; pwm_ctrl:i_pwm_ctrl|dc_cnt[12]            ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; tc_clock_50 ; 0.000        ; 2.749      ; 2.718      ;
; -0.317 ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_out ; pwm_ctrl:i_pwm_ctrl|dc_cnt[13]            ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; tc_clock_50 ; 0.000        ; 2.749      ; 2.718      ;
; -0.317 ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_out ; pwm_ctrl:i_pwm_ctrl|dc_cnt[14]            ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; tc_clock_50 ; 0.000        ; 2.749      ; 2.718      ;
; -0.317 ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_out ; pwm_ctrl:i_pwm_ctrl|dc_cnt[15]            ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; tc_clock_50 ; 0.000        ; 2.749      ; 2.718      ;
; -0.296 ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_out ; serial_ctrl:i_serial_ctrl|serial_down_out ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; tc_clock_50 ; 0.000        ; 2.759      ; 2.749      ;
; -0.296 ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_out ; serial_ctrl:i_serial_ctrl|serial_up_out   ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; tc_clock_50 ; 0.000        ; 2.759      ; 2.749      ;
; -0.296 ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_out ; serial_ctrl:i_serial_ctrl|serial_on_out   ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; tc_clock_50 ; 0.000        ; 2.759      ; 2.749      ;
; -0.296 ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_out ; serial_ctrl:i_serial_ctrl|serial_off_out  ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; tc_clock_50 ; 0.000        ; 2.759      ; 2.749      ;
; -0.053 ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_out ; pwm_ctrl:i_pwm_ctrl|one_ms_cnt[0]         ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; tc_clock_50 ; 0.000        ; 2.751      ; 2.984      ;
; -0.053 ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_out ; pwm_ctrl:i_pwm_ctrl|one_ms_cnt[1]         ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; tc_clock_50 ; 0.000        ; 2.751      ; 2.984      ;
; -0.053 ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_out ; pwm_ctrl:i_pwm_ctrl|one_ms_cnt[2]         ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; tc_clock_50 ; 0.000        ; 2.751      ; 2.984      ;
; -0.053 ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_out ; pwm_ctrl:i_pwm_ctrl|one_ms_cnt[3]         ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; tc_clock_50 ; 0.000        ; 2.751      ; 2.984      ;
; -0.053 ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_out ; pwm_ctrl:i_pwm_ctrl|one_ms_cnt[4]         ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; tc_clock_50 ; 0.000        ; 2.751      ; 2.984      ;
; -0.053 ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_out ; pwm_ctrl:i_pwm_ctrl|one_ms_cnt[5]         ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; tc_clock_50 ; 0.000        ; 2.751      ; 2.984      ;
; -0.053 ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_out ; pwm_ctrl:i_pwm_ctrl|one_ms_cnt[6]         ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; tc_clock_50 ; 0.000        ; 2.751      ; 2.984      ;
; -0.053 ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_out ; pwm_ctrl:i_pwm_ctrl|one_ms_cnt[7]         ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; tc_clock_50 ; 0.000        ; 2.751      ; 2.984      ;
; -0.053 ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_out ; pwm_ctrl:i_pwm_ctrl|one_ms_cnt[8]         ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; tc_clock_50 ; 0.000        ; 2.751      ; 2.984      ;
; -0.053 ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_out ; pwm_ctrl:i_pwm_ctrl|one_ms_cnt[9]         ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; tc_clock_50 ; 0.000        ; 2.751      ; 2.984      ;
; -0.053 ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_out ; pwm_ctrl:i_pwm_ctrl|one_ms_cnt[10]        ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; tc_clock_50 ; 0.000        ; 2.751      ; 2.984      ;
; -0.053 ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_out ; pwm_ctrl:i_pwm_ctrl|one_ms_cnt[11]        ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; tc_clock_50 ; 0.000        ; 2.751      ; 2.984      ;
; -0.053 ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_out ; pwm_ctrl:i_pwm_ctrl|one_ms_cnt[12]        ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; tc_clock_50 ; 0.000        ; 2.751      ; 2.984      ;
; -0.053 ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_out ; pwm_ctrl:i_pwm_ctrl|one_ms_cnt[13]        ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; tc_clock_50 ; 0.000        ; 2.751      ; 2.984      ;
; -0.053 ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_out ; pwm_ctrl:i_pwm_ctrl|one_ms_cnt[14]        ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; tc_clock_50 ; 0.000        ; 2.751      ; 2.984      ;
; -0.053 ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_out ; pwm_ctrl:i_pwm_ctrl|one_ms_cnt[15]        ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; tc_clock_50 ; 0.000        ; 2.751      ; 2.984      ;
+--------+----------------------------------------------+-------------------------------------------+-----------------------------------------------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: '\b_gen_pll:i_altera_pll|altpll_component|pll|clk[1]'                                                                                                          ;
+--------+--------------+----------------+------------------+-----------------------------------------------------+------------+-----------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                                               ; Clock Edge ; Target                                                          ;
+--------+--------------+----------------+------------------+-----------------------------------------------------+------------+-----------------------------------------------------------------+
; 8.889  ; 10.000       ; 1.111          ; High Pulse Width ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; Rise       ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_cnt[0]                 ;
; 8.889  ; 10.000       ; 1.111          ; Low Pulse Width  ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; Rise       ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_cnt[0]                 ;
; 8.889  ; 10.000       ; 1.111          ; High Pulse Width ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; Rise       ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_cnt[1]                 ;
; 8.889  ; 10.000       ; 1.111          ; Low Pulse Width  ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; Rise       ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_cnt[1]                 ;
; 8.889  ; 10.000       ; 1.111          ; High Pulse Width ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; Rise       ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_cnt[2]                 ;
; 8.889  ; 10.000       ; 1.111          ; Low Pulse Width  ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; Rise       ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_cnt[2]                 ;
; 8.889  ; 10.000       ; 1.111          ; High Pulse Width ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; Rise       ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_cnt[3]                 ;
; 8.889  ; 10.000       ; 1.111          ; Low Pulse Width  ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; Rise       ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_cnt[3]                 ;
; 8.889  ; 10.000       ; 1.111          ; High Pulse Width ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; Rise       ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_cnt[4]                 ;
; 8.889  ; 10.000       ; 1.111          ; Low Pulse Width  ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; Rise       ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_cnt[4]                 ;
; 8.889  ; 10.000       ; 1.111          ; High Pulse Width ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; Rise       ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_cnt[5]                 ;
; 8.889  ; 10.000       ; 1.111          ; Low Pulse Width  ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; Rise       ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_cnt[5]                 ;
; 8.889  ; 10.000       ; 1.111          ; High Pulse Width ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; Rise       ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_cnt[6]                 ;
; 8.889  ; 10.000       ; 1.111          ; Low Pulse Width  ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; Rise       ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_cnt[6]                 ;
; 8.889  ; 10.000       ; 1.111          ; High Pulse Width ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; Rise       ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_out                    ;
; 8.889  ; 10.000       ; 1.111          ; Low Pulse Width  ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; Rise       ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_out                    ;
; 10.000 ; 10.000       ; 0.000          ; High Pulse Width ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; Rise       ; \b_gen_pll:i_altera_pll|altpll_component|_clk1~clkctrl|inclk[0] ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; Rise       ; \b_gen_pll:i_altera_pll|altpll_component|_clk1~clkctrl|inclk[0] ;
; 10.000 ; 10.000       ; 0.000          ; High Pulse Width ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; Rise       ; \b_gen_pll:i_altera_pll|altpll_component|_clk1~clkctrl|outclk   ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; Rise       ; \b_gen_pll:i_altera_pll|altpll_component|_clk1~clkctrl|outclk   ;
; 10.000 ; 10.000       ; 0.000          ; High Pulse Width ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; Rise       ; \b_gen_pll:i_reset_ctrl|reset_cnt[0]|clk                        ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; Rise       ; \b_gen_pll:i_reset_ctrl|reset_cnt[0]|clk                        ;
; 10.000 ; 10.000       ; 0.000          ; High Pulse Width ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; Rise       ; \b_gen_pll:i_reset_ctrl|reset_cnt[1]|clk                        ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; Rise       ; \b_gen_pll:i_reset_ctrl|reset_cnt[1]|clk                        ;
; 10.000 ; 10.000       ; 0.000          ; High Pulse Width ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; Rise       ; \b_gen_pll:i_reset_ctrl|reset_cnt[2]|clk                        ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; Rise       ; \b_gen_pll:i_reset_ctrl|reset_cnt[2]|clk                        ;
; 10.000 ; 10.000       ; 0.000          ; High Pulse Width ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; Rise       ; \b_gen_pll:i_reset_ctrl|reset_cnt[3]|clk                        ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; Rise       ; \b_gen_pll:i_reset_ctrl|reset_cnt[3]|clk                        ;
; 10.000 ; 10.000       ; 0.000          ; High Pulse Width ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; Rise       ; \b_gen_pll:i_reset_ctrl|reset_cnt[4]|clk                        ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; Rise       ; \b_gen_pll:i_reset_ctrl|reset_cnt[4]|clk                        ;
; 10.000 ; 10.000       ; 0.000          ; High Pulse Width ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; Rise       ; \b_gen_pll:i_reset_ctrl|reset_cnt[5]|clk                        ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; Rise       ; \b_gen_pll:i_reset_ctrl|reset_cnt[5]|clk                        ;
; 10.000 ; 10.000       ; 0.000          ; High Pulse Width ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; Rise       ; \b_gen_pll:i_reset_ctrl|reset_cnt[6]|clk                        ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; Rise       ; \b_gen_pll:i_reset_ctrl|reset_cnt[6]|clk                        ;
; 10.000 ; 10.000       ; 0.000          ; High Pulse Width ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; Rise       ; \b_gen_pll:i_reset_ctrl|reset_out|clk                           ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; Rise       ; \b_gen_pll:i_reset_ctrl|reset_out|clk                           ;
+--------+--------------+----------------+------------------+-----------------------------------------------------+------------+-----------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: 'tc_clock_50'                                                                            ;
+-------+--------------+----------------+------------------+-------------+------------+------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock       ; Clock Edge ; Target                             ;
+-------+--------------+----------------+------------------+-------------+------------+------------------------------------+
; 8.889 ; 10.000       ; 1.111          ; High Pulse Width ; tc_clock_50 ; Rise       ; key_ctrl:i_key_ctrl|key_down       ;
; 8.889 ; 10.000       ; 1.111          ; Low Pulse Width  ; tc_clock_50 ; Rise       ; key_ctrl:i_key_ctrl|key_down       ;
; 8.889 ; 10.000       ; 1.111          ; High Pulse Width ; tc_clock_50 ; Rise       ; key_ctrl:i_key_ctrl|key_down_n_2r  ;
; 8.889 ; 10.000       ; 1.111          ; Low Pulse Width  ; tc_clock_50 ; Rise       ; key_ctrl:i_key_ctrl|key_down_n_2r  ;
; 8.889 ; 10.000       ; 1.111          ; High Pulse Width ; tc_clock_50 ; Rise       ; key_ctrl:i_key_ctrl|key_down_n_r   ;
; 8.889 ; 10.000       ; 1.111          ; Low Pulse Width  ; tc_clock_50 ; Rise       ; key_ctrl:i_key_ctrl|key_down_n_r   ;
; 8.889 ; 10.000       ; 1.111          ; High Pulse Width ; tc_clock_50 ; Rise       ; key_ctrl:i_key_ctrl|key_in_states  ;
; 8.889 ; 10.000       ; 1.111          ; Low Pulse Width  ; tc_clock_50 ; Rise       ; key_ctrl:i_key_ctrl|key_in_states  ;
; 8.889 ; 10.000       ; 1.111          ; High Pulse Width ; tc_clock_50 ; Rise       ; key_ctrl:i_key_ctrl|key_off        ;
; 8.889 ; 10.000       ; 1.111          ; Low Pulse Width  ; tc_clock_50 ; Rise       ; key_ctrl:i_key_ctrl|key_off        ;
; 8.889 ; 10.000       ; 1.111          ; High Pulse Width ; tc_clock_50 ; Rise       ; key_ctrl:i_key_ctrl|key_off_n_2r   ;
; 8.889 ; 10.000       ; 1.111          ; Low Pulse Width  ; tc_clock_50 ; Rise       ; key_ctrl:i_key_ctrl|key_off_n_2r   ;
; 8.889 ; 10.000       ; 1.111          ; High Pulse Width ; tc_clock_50 ; Rise       ; key_ctrl:i_key_ctrl|key_off_n_r    ;
; 8.889 ; 10.000       ; 1.111          ; Low Pulse Width  ; tc_clock_50 ; Rise       ; key_ctrl:i_key_ctrl|key_off_n_r    ;
; 8.889 ; 10.000       ; 1.111          ; High Pulse Width ; tc_clock_50 ; Rise       ; key_ctrl:i_key_ctrl|key_on         ;
; 8.889 ; 10.000       ; 1.111          ; Low Pulse Width  ; tc_clock_50 ; Rise       ; key_ctrl:i_key_ctrl|key_on         ;
; 8.889 ; 10.000       ; 1.111          ; High Pulse Width ; tc_clock_50 ; Rise       ; key_ctrl:i_key_ctrl|key_on_n_2r    ;
; 8.889 ; 10.000       ; 1.111          ; Low Pulse Width  ; tc_clock_50 ; Rise       ; key_ctrl:i_key_ctrl|key_on_n_2r    ;
; 8.889 ; 10.000       ; 1.111          ; High Pulse Width ; tc_clock_50 ; Rise       ; key_ctrl:i_key_ctrl|key_on_n_r     ;
; 8.889 ; 10.000       ; 1.111          ; Low Pulse Width  ; tc_clock_50 ; Rise       ; key_ctrl:i_key_ctrl|key_on_n_r     ;
; 8.889 ; 10.000       ; 1.111          ; High Pulse Width ; tc_clock_50 ; Rise       ; key_ctrl:i_key_ctrl|key_up         ;
; 8.889 ; 10.000       ; 1.111          ; Low Pulse Width  ; tc_clock_50 ; Rise       ; key_ctrl:i_key_ctrl|key_up         ;
; 8.889 ; 10.000       ; 1.111          ; High Pulse Width ; tc_clock_50 ; Rise       ; key_ctrl:i_key_ctrl|key_up_n_2r    ;
; 8.889 ; 10.000       ; 1.111          ; Low Pulse Width  ; tc_clock_50 ; Rise       ; key_ctrl:i_key_ctrl|key_up_n_2r    ;
; 8.889 ; 10.000       ; 1.111          ; High Pulse Width ; tc_clock_50 ; Rise       ; key_ctrl:i_key_ctrl|key_up_n_r     ;
; 8.889 ; 10.000       ; 1.111          ; Low Pulse Width  ; tc_clock_50 ; Rise       ; key_ctrl:i_key_ctrl|key_up_n_r     ;
; 8.889 ; 10.000       ; 1.111          ; High Pulse Width ; tc_clock_50 ; Rise       ; pwm_ctrl:i_pwm_ctrl|dc_cnt[10]     ;
; 8.889 ; 10.000       ; 1.111          ; Low Pulse Width  ; tc_clock_50 ; Rise       ; pwm_ctrl:i_pwm_ctrl|dc_cnt[10]     ;
; 8.889 ; 10.000       ; 1.111          ; High Pulse Width ; tc_clock_50 ; Rise       ; pwm_ctrl:i_pwm_ctrl|dc_cnt[11]     ;
; 8.889 ; 10.000       ; 1.111          ; Low Pulse Width  ; tc_clock_50 ; Rise       ; pwm_ctrl:i_pwm_ctrl|dc_cnt[11]     ;
; 8.889 ; 10.000       ; 1.111          ; High Pulse Width ; tc_clock_50 ; Rise       ; pwm_ctrl:i_pwm_ctrl|dc_cnt[12]     ;
; 8.889 ; 10.000       ; 1.111          ; Low Pulse Width  ; tc_clock_50 ; Rise       ; pwm_ctrl:i_pwm_ctrl|dc_cnt[12]     ;
; 8.889 ; 10.000       ; 1.111          ; High Pulse Width ; tc_clock_50 ; Rise       ; pwm_ctrl:i_pwm_ctrl|dc_cnt[13]     ;
; 8.889 ; 10.000       ; 1.111          ; Low Pulse Width  ; tc_clock_50 ; Rise       ; pwm_ctrl:i_pwm_ctrl|dc_cnt[13]     ;
; 8.889 ; 10.000       ; 1.111          ; High Pulse Width ; tc_clock_50 ; Rise       ; pwm_ctrl:i_pwm_ctrl|dc_cnt[14]     ;
; 8.889 ; 10.000       ; 1.111          ; Low Pulse Width  ; tc_clock_50 ; Rise       ; pwm_ctrl:i_pwm_ctrl|dc_cnt[14]     ;
; 8.889 ; 10.000       ; 1.111          ; High Pulse Width ; tc_clock_50 ; Rise       ; pwm_ctrl:i_pwm_ctrl|dc_cnt[15]     ;
; 8.889 ; 10.000       ; 1.111          ; Low Pulse Width  ; tc_clock_50 ; Rise       ; pwm_ctrl:i_pwm_ctrl|dc_cnt[15]     ;
; 8.889 ; 10.000       ; 1.111          ; High Pulse Width ; tc_clock_50 ; Rise       ; pwm_ctrl:i_pwm_ctrl|dc_cnt[2]      ;
; 8.889 ; 10.000       ; 1.111          ; Low Pulse Width  ; tc_clock_50 ; Rise       ; pwm_ctrl:i_pwm_ctrl|dc_cnt[2]      ;
; 8.889 ; 10.000       ; 1.111          ; High Pulse Width ; tc_clock_50 ; Rise       ; pwm_ctrl:i_pwm_ctrl|dc_cnt[3]      ;
; 8.889 ; 10.000       ; 1.111          ; Low Pulse Width  ; tc_clock_50 ; Rise       ; pwm_ctrl:i_pwm_ctrl|dc_cnt[3]      ;
; 8.889 ; 10.000       ; 1.111          ; High Pulse Width ; tc_clock_50 ; Rise       ; pwm_ctrl:i_pwm_ctrl|dc_cnt[4]      ;
; 8.889 ; 10.000       ; 1.111          ; Low Pulse Width  ; tc_clock_50 ; Rise       ; pwm_ctrl:i_pwm_ctrl|dc_cnt[4]      ;
; 8.889 ; 10.000       ; 1.111          ; High Pulse Width ; tc_clock_50 ; Rise       ; pwm_ctrl:i_pwm_ctrl|dc_cnt[5]      ;
; 8.889 ; 10.000       ; 1.111          ; Low Pulse Width  ; tc_clock_50 ; Rise       ; pwm_ctrl:i_pwm_ctrl|dc_cnt[5]      ;
; 8.889 ; 10.000       ; 1.111          ; High Pulse Width ; tc_clock_50 ; Rise       ; pwm_ctrl:i_pwm_ctrl|dc_cnt[6]      ;
; 8.889 ; 10.000       ; 1.111          ; Low Pulse Width  ; tc_clock_50 ; Rise       ; pwm_ctrl:i_pwm_ctrl|dc_cnt[6]      ;
; 8.889 ; 10.000       ; 1.111          ; High Pulse Width ; tc_clock_50 ; Rise       ; pwm_ctrl:i_pwm_ctrl|dc_cnt[7]      ;
; 8.889 ; 10.000       ; 1.111          ; Low Pulse Width  ; tc_clock_50 ; Rise       ; pwm_ctrl:i_pwm_ctrl|dc_cnt[7]      ;
; 8.889 ; 10.000       ; 1.111          ; High Pulse Width ; tc_clock_50 ; Rise       ; pwm_ctrl:i_pwm_ctrl|dc_cnt[8]      ;
; 8.889 ; 10.000       ; 1.111          ; Low Pulse Width  ; tc_clock_50 ; Rise       ; pwm_ctrl:i_pwm_ctrl|dc_cnt[8]      ;
; 8.889 ; 10.000       ; 1.111          ; High Pulse Width ; tc_clock_50 ; Rise       ; pwm_ctrl:i_pwm_ctrl|dc_cnt[9]      ;
; 8.889 ; 10.000       ; 1.111          ; Low Pulse Width  ; tc_clock_50 ; Rise       ; pwm_ctrl:i_pwm_ctrl|dc_cnt[9]      ;
; 8.889 ; 10.000       ; 1.111          ; High Pulse Width ; tc_clock_50 ; Rise       ; pwm_ctrl:i_pwm_ctrl|led            ;
; 8.889 ; 10.000       ; 1.111          ; Low Pulse Width  ; tc_clock_50 ; Rise       ; pwm_ctrl:i_pwm_ctrl|led            ;
; 8.889 ; 10.000       ; 1.111          ; High Pulse Width ; tc_clock_50 ; Rise       ; pwm_ctrl:i_pwm_ctrl|new_dc[0]      ;
; 8.889 ; 10.000       ; 1.111          ; Low Pulse Width  ; tc_clock_50 ; Rise       ; pwm_ctrl:i_pwm_ctrl|new_dc[0]      ;
; 8.889 ; 10.000       ; 1.111          ; High Pulse Width ; tc_clock_50 ; Rise       ; pwm_ctrl:i_pwm_ctrl|new_dc[1]      ;
; 8.889 ; 10.000       ; 1.111          ; Low Pulse Width  ; tc_clock_50 ; Rise       ; pwm_ctrl:i_pwm_ctrl|new_dc[1]      ;
; 8.889 ; 10.000       ; 1.111          ; High Pulse Width ; tc_clock_50 ; Rise       ; pwm_ctrl:i_pwm_ctrl|new_dc[2]      ;
; 8.889 ; 10.000       ; 1.111          ; Low Pulse Width  ; tc_clock_50 ; Rise       ; pwm_ctrl:i_pwm_ctrl|new_dc[2]      ;
; 8.889 ; 10.000       ; 1.111          ; High Pulse Width ; tc_clock_50 ; Rise       ; pwm_ctrl:i_pwm_ctrl|new_dc[3]      ;
; 8.889 ; 10.000       ; 1.111          ; Low Pulse Width  ; tc_clock_50 ; Rise       ; pwm_ctrl:i_pwm_ctrl|new_dc[3]      ;
; 8.889 ; 10.000       ; 1.111          ; High Pulse Width ; tc_clock_50 ; Rise       ; pwm_ctrl:i_pwm_ctrl|new_dc[4]      ;
; 8.889 ; 10.000       ; 1.111          ; Low Pulse Width  ; tc_clock_50 ; Rise       ; pwm_ctrl:i_pwm_ctrl|new_dc[4]      ;
; 8.889 ; 10.000       ; 1.111          ; High Pulse Width ; tc_clock_50 ; Rise       ; pwm_ctrl:i_pwm_ctrl|new_dc[5]      ;
; 8.889 ; 10.000       ; 1.111          ; Low Pulse Width  ; tc_clock_50 ; Rise       ; pwm_ctrl:i_pwm_ctrl|new_dc[5]      ;
; 8.889 ; 10.000       ; 1.111          ; High Pulse Width ; tc_clock_50 ; Rise       ; pwm_ctrl:i_pwm_ctrl|new_dc[6]      ;
; 8.889 ; 10.000       ; 1.111          ; Low Pulse Width  ; tc_clock_50 ; Rise       ; pwm_ctrl:i_pwm_ctrl|new_dc[6]      ;
; 8.889 ; 10.000       ; 1.111          ; High Pulse Width ; tc_clock_50 ; Rise       ; pwm_ctrl:i_pwm_ctrl|new_dc[7]      ;
; 8.889 ; 10.000       ; 1.111          ; Low Pulse Width  ; tc_clock_50 ; Rise       ; pwm_ctrl:i_pwm_ctrl|new_dc[7]      ;
; 8.889 ; 10.000       ; 1.111          ; High Pulse Width ; tc_clock_50 ; Rise       ; pwm_ctrl:i_pwm_ctrl|one_ms_cnt[0]  ;
; 8.889 ; 10.000       ; 1.111          ; Low Pulse Width  ; tc_clock_50 ; Rise       ; pwm_ctrl:i_pwm_ctrl|one_ms_cnt[0]  ;
; 8.889 ; 10.000       ; 1.111          ; High Pulse Width ; tc_clock_50 ; Rise       ; pwm_ctrl:i_pwm_ctrl|one_ms_cnt[10] ;
; 8.889 ; 10.000       ; 1.111          ; Low Pulse Width  ; tc_clock_50 ; Rise       ; pwm_ctrl:i_pwm_ctrl|one_ms_cnt[10] ;
; 8.889 ; 10.000       ; 1.111          ; High Pulse Width ; tc_clock_50 ; Rise       ; pwm_ctrl:i_pwm_ctrl|one_ms_cnt[11] ;
; 8.889 ; 10.000       ; 1.111          ; Low Pulse Width  ; tc_clock_50 ; Rise       ; pwm_ctrl:i_pwm_ctrl|one_ms_cnt[11] ;
; 8.889 ; 10.000       ; 1.111          ; High Pulse Width ; tc_clock_50 ; Rise       ; pwm_ctrl:i_pwm_ctrl|one_ms_cnt[12] ;
; 8.889 ; 10.000       ; 1.111          ; Low Pulse Width  ; tc_clock_50 ; Rise       ; pwm_ctrl:i_pwm_ctrl|one_ms_cnt[12] ;
; 8.889 ; 10.000       ; 1.111          ; High Pulse Width ; tc_clock_50 ; Rise       ; pwm_ctrl:i_pwm_ctrl|one_ms_cnt[13] ;
; 8.889 ; 10.000       ; 1.111          ; Low Pulse Width  ; tc_clock_50 ; Rise       ; pwm_ctrl:i_pwm_ctrl|one_ms_cnt[13] ;
; 8.889 ; 10.000       ; 1.111          ; High Pulse Width ; tc_clock_50 ; Rise       ; pwm_ctrl:i_pwm_ctrl|one_ms_cnt[14] ;
; 8.889 ; 10.000       ; 1.111          ; Low Pulse Width  ; tc_clock_50 ; Rise       ; pwm_ctrl:i_pwm_ctrl|one_ms_cnt[14] ;
; 8.889 ; 10.000       ; 1.111          ; High Pulse Width ; tc_clock_50 ; Rise       ; pwm_ctrl:i_pwm_ctrl|one_ms_cnt[15] ;
; 8.889 ; 10.000       ; 1.111          ; Low Pulse Width  ; tc_clock_50 ; Rise       ; pwm_ctrl:i_pwm_ctrl|one_ms_cnt[15] ;
; 8.889 ; 10.000       ; 1.111          ; High Pulse Width ; tc_clock_50 ; Rise       ; pwm_ctrl:i_pwm_ctrl|one_ms_cnt[1]  ;
; 8.889 ; 10.000       ; 1.111          ; Low Pulse Width  ; tc_clock_50 ; Rise       ; pwm_ctrl:i_pwm_ctrl|one_ms_cnt[1]  ;
; 8.889 ; 10.000       ; 1.111          ; High Pulse Width ; tc_clock_50 ; Rise       ; pwm_ctrl:i_pwm_ctrl|one_ms_cnt[2]  ;
; 8.889 ; 10.000       ; 1.111          ; Low Pulse Width  ; tc_clock_50 ; Rise       ; pwm_ctrl:i_pwm_ctrl|one_ms_cnt[2]  ;
; 8.889 ; 10.000       ; 1.111          ; High Pulse Width ; tc_clock_50 ; Rise       ; pwm_ctrl:i_pwm_ctrl|one_ms_cnt[3]  ;
; 8.889 ; 10.000       ; 1.111          ; Low Pulse Width  ; tc_clock_50 ; Rise       ; pwm_ctrl:i_pwm_ctrl|one_ms_cnt[3]  ;
; 8.889 ; 10.000       ; 1.111          ; High Pulse Width ; tc_clock_50 ; Rise       ; pwm_ctrl:i_pwm_ctrl|one_ms_cnt[4]  ;
; 8.889 ; 10.000       ; 1.111          ; Low Pulse Width  ; tc_clock_50 ; Rise       ; pwm_ctrl:i_pwm_ctrl|one_ms_cnt[4]  ;
; 8.889 ; 10.000       ; 1.111          ; High Pulse Width ; tc_clock_50 ; Rise       ; pwm_ctrl:i_pwm_ctrl|one_ms_cnt[5]  ;
; 8.889 ; 10.000       ; 1.111          ; Low Pulse Width  ; tc_clock_50 ; Rise       ; pwm_ctrl:i_pwm_ctrl|one_ms_cnt[5]  ;
; 8.889 ; 10.000       ; 1.111          ; High Pulse Width ; tc_clock_50 ; Rise       ; pwm_ctrl:i_pwm_ctrl|one_ms_cnt[6]  ;
; 8.889 ; 10.000       ; 1.111          ; Low Pulse Width  ; tc_clock_50 ; Rise       ; pwm_ctrl:i_pwm_ctrl|one_ms_cnt[6]  ;
; 8.889 ; 10.000       ; 1.111          ; High Pulse Width ; tc_clock_50 ; Rise       ; pwm_ctrl:i_pwm_ctrl|one_ms_cnt[7]  ;
; 8.889 ; 10.000       ; 1.111          ; Low Pulse Width  ; tc_clock_50 ; Rise       ; pwm_ctrl:i_pwm_ctrl|one_ms_cnt[7]  ;
+-------+--------------+----------------+------------------+-------------+------------+------------------------------------+


+-------------------------------------------------------------------------+
; Setup Times                                                             ;
+------------+-------------+-------+-------+------------+-----------------+
; Data Port  ; Clock Port  ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+------------+-------------+-------+-------+------------+-----------------+
; fpga_in_rx ; tc_clock_50 ; 3.107 ; 3.107 ; Rise       ; tc_clock_50     ;
; key_n[*]   ; tc_clock_50 ; 2.852 ; 2.852 ; Rise       ; tc_clock_50     ;
;  key_n[0]  ; tc_clock_50 ; 2.707 ; 2.707 ; Rise       ; tc_clock_50     ;
;  key_n[1]  ; tc_clock_50 ; 2.724 ; 2.724 ; Rise       ; tc_clock_50     ;
;  key_n[2]  ; tc_clock_50 ; 2.852 ; 2.852 ; Rise       ; tc_clock_50     ;
;  key_n[3]  ; tc_clock_50 ; 2.852 ; 2.852 ; Rise       ; tc_clock_50     ;
+------------+-------------+-------+-------+------------+-----------------+


+---------------------------------------------------------------------------+
; Hold Times                                                                ;
+------------+-------------+--------+--------+------------+-----------------+
; Data Port  ; Clock Port  ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+------------+-------------+--------+--------+------------+-----------------+
; fpga_in_rx ; tc_clock_50 ; -2.859 ; -2.859 ; Rise       ; tc_clock_50     ;
; key_n[*]   ; tc_clock_50 ; -2.459 ; -2.459 ; Rise       ; tc_clock_50     ;
;  key_n[0]  ; tc_clock_50 ; -2.459 ; -2.459 ; Rise       ; tc_clock_50     ;
;  key_n[1]  ; tc_clock_50 ; -2.476 ; -2.476 ; Rise       ; tc_clock_50     ;
;  key_n[2]  ; tc_clock_50 ; -2.604 ; -2.604 ; Rise       ; tc_clock_50     ;
;  key_n[3]  ; tc_clock_50 ; -2.604 ; -2.604 ; Rise       ; tc_clock_50     ;
+------------+-------------+--------+--------+------------+-----------------+


+------------------------------------------------------------------------+
; Clock to Output Times                                                  ;
+-----------+-------------+-------+-------+------------+-----------------+
; Data Port ; Clock Port  ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-----------+-------------+-------+-------+------------+-----------------+
; ledg[*]   ; tc_clock_50 ; 5.333 ; 5.333 ; Rise       ; tc_clock_50     ;
;  ledg[0]  ; tc_clock_50 ; 5.333 ; 5.333 ; Rise       ; tc_clock_50     ;
; ledr[*]   ; tc_clock_50 ; 5.362 ; 5.362 ; Rise       ; tc_clock_50     ;
;  ledr[0]  ; tc_clock_50 ; 5.362 ; 5.362 ; Rise       ; tc_clock_50     ;
+-----------+-------------+-------+-------+------------+-----------------+


+------------------------------------------------------------------------+
; Minimum Clock to Output Times                                          ;
+-----------+-------------+-------+-------+------------+-----------------+
; Data Port ; Clock Port  ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-----------+-------------+-------+-------+------------+-----------------+
; ledg[*]   ; tc_clock_50 ; 5.333 ; 5.333 ; Rise       ; tc_clock_50     ;
;  ledg[0]  ; tc_clock_50 ; 5.333 ; 5.333 ; Rise       ; tc_clock_50     ;
; ledr[*]   ; tc_clock_50 ; 5.362 ; 5.362 ; Rise       ; tc_clock_50     ;
;  ledr[0]  ; tc_clock_50 ; 5.362 ; 5.362 ; Rise       ; tc_clock_50     ;
+-----------+-------------+-------+-------+------------+-----------------+


+------------------------------------------------------------------------------+
; Fast Model Setup Summary                                                     ;
+-----------------------------------------------------+--------+---------------+
; Clock                                               ; Slack  ; End Point TNS ;
+-----------------------------------------------------+--------+---------------+
; tc_clock_50                                         ; 9.002  ; 0.000         ;
; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; 18.766 ; 0.000         ;
+-----------------------------------------------------+--------+---------------+


+------------------------------------------------------------------------------+
; Fast Model Hold Summary                                                      ;
+-----------------------------------------------------+--------+---------------+
; Clock                                               ; Slack  ; End Point TNS ;
+-----------------------------------------------------+--------+---------------+
; tc_clock_50                                         ; -1.279 ; -3.196        ;
; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; 0.215  ; 0.000         ;
+-----------------------------------------------------+--------+---------------+


+--------------------------------------+
; Fast Model Recovery Summary          ;
+-------------+--------+---------------+
; Clock       ; Slack  ; End Point TNS ;
+-------------+--------+---------------+
; tc_clock_50 ; 20.754 ; 0.000         ;
+-------------+--------+---------------+


+--------------------------------------+
; Fast Model Removal Summary           ;
+-------------+--------+---------------+
; Clock       ; Slack  ; End Point TNS ;
+-------------+--------+---------------+
; tc_clock_50 ; -1.115 ; -49.146       ;
+-------------+--------+---------------+


+-----------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width Summary                                      ;
+-----------------------------------------------------+-------+---------------+
; Clock                                               ; Slack ; End Point TNS ;
+-----------------------------------------------------+-------+---------------+
; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; 9.000 ; 0.000         ;
; tc_clock_50                                         ; 9.000 ; 0.000         ;
+-----------------------------------------------------+-------+---------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Setup: 'tc_clock_50'                                                                                                                            ;
+--------+------------------------------------------+----------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                ; To Node                          ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------+----------------------------------+--------------+-------------+--------------+------------+------------+
; 9.002  ; serial_uart:i_serial_uart|received_error ; ledr[0]                          ; tc_clock_50  ; tc_clock_50 ; 20.000       ; -1.661     ; 1.337      ;
; 9.030  ; pwm_ctrl:i_pwm_ctrl|led                  ; ledg[0]                          ; tc_clock_50  ; tc_clock_50 ; 20.000       ; -1.653     ; 1.317      ;
; 10.655 ; fpga_in_rx                               ; serial_uart:i_serial_uart|rx_r   ; tc_clock_50  ; tc_clock_50 ; 20.000       ; 1.800      ; 3.177      ;
; 10.754 ; key_n[3]                                 ; key_ctrl:i_key_ctrl|key_up_n_r   ; tc_clock_50  ; tc_clock_50 ; 20.000       ; 1.800      ; 3.078      ;
; 10.761 ; key_n[2]                                 ; key_ctrl:i_key_ctrl|key_down_n_r ; tc_clock_50  ; tc_clock_50 ; 20.000       ; 1.800      ; 3.071      ;
; 10.831 ; key_n[1]                                 ; key_ctrl:i_key_ctrl|key_on_n_r   ; tc_clock_50  ; tc_clock_50 ; 20.000       ; 1.800      ; 3.001      ;
; 10.848 ; key_n[0]                                 ; key_ctrl:i_key_ctrl|key_off_n_r  ; tc_clock_50  ; tc_clock_50 ; 20.000       ; 1.800      ; 2.984      ;
; 17.775 ; pwm_ctrl:i_pwm_ctrl|new_dc[4]            ; pwm_ctrl:i_pwm_ctrl|new_dc[1]    ; tc_clock_50  ; tc_clock_50 ; 20.000       ; 0.000      ; 2.257      ;
; 17.775 ; pwm_ctrl:i_pwm_ctrl|new_dc[4]            ; pwm_ctrl:i_pwm_ctrl|new_dc[2]    ; tc_clock_50  ; tc_clock_50 ; 20.000       ; 0.000      ; 2.257      ;
; 17.775 ; pwm_ctrl:i_pwm_ctrl|new_dc[4]            ; pwm_ctrl:i_pwm_ctrl|new_dc[3]    ; tc_clock_50  ; tc_clock_50 ; 20.000       ; 0.000      ; 2.257      ;
; 17.775 ; pwm_ctrl:i_pwm_ctrl|new_dc[4]            ; pwm_ctrl:i_pwm_ctrl|new_dc[4]    ; tc_clock_50  ; tc_clock_50 ; 20.000       ; 0.000      ; 2.257      ;
; 17.775 ; pwm_ctrl:i_pwm_ctrl|new_dc[4]            ; pwm_ctrl:i_pwm_ctrl|new_dc[5]    ; tc_clock_50  ; tc_clock_50 ; 20.000       ; 0.000      ; 2.257      ;
; 17.775 ; pwm_ctrl:i_pwm_ctrl|new_dc[4]            ; pwm_ctrl:i_pwm_ctrl|new_dc[6]    ; tc_clock_50  ; tc_clock_50 ; 20.000       ; 0.000      ; 2.257      ;
; 17.775 ; pwm_ctrl:i_pwm_ctrl|new_dc[4]            ; pwm_ctrl:i_pwm_ctrl|new_dc[7]    ; tc_clock_50  ; tc_clock_50 ; 20.000       ; 0.000      ; 2.257      ;
; 17.795 ; pwm_ctrl:i_pwm_ctrl|new_dc[7]            ; pwm_ctrl:i_pwm_ctrl|new_dc[1]    ; tc_clock_50  ; tc_clock_50 ; 20.000       ; 0.000      ; 2.237      ;
; 17.795 ; pwm_ctrl:i_pwm_ctrl|new_dc[7]            ; pwm_ctrl:i_pwm_ctrl|new_dc[2]    ; tc_clock_50  ; tc_clock_50 ; 20.000       ; 0.000      ; 2.237      ;
; 17.795 ; pwm_ctrl:i_pwm_ctrl|new_dc[7]            ; pwm_ctrl:i_pwm_ctrl|new_dc[3]    ; tc_clock_50  ; tc_clock_50 ; 20.000       ; 0.000      ; 2.237      ;
; 17.795 ; pwm_ctrl:i_pwm_ctrl|new_dc[7]            ; pwm_ctrl:i_pwm_ctrl|new_dc[4]    ; tc_clock_50  ; tc_clock_50 ; 20.000       ; 0.000      ; 2.237      ;
; 17.795 ; pwm_ctrl:i_pwm_ctrl|new_dc[7]            ; pwm_ctrl:i_pwm_ctrl|new_dc[5]    ; tc_clock_50  ; tc_clock_50 ; 20.000       ; 0.000      ; 2.237      ;
; 17.795 ; pwm_ctrl:i_pwm_ctrl|new_dc[7]            ; pwm_ctrl:i_pwm_ctrl|new_dc[6]    ; tc_clock_50  ; tc_clock_50 ; 20.000       ; 0.000      ; 2.237      ;
; 17.795 ; pwm_ctrl:i_pwm_ctrl|new_dc[7]            ; pwm_ctrl:i_pwm_ctrl|new_dc[7]    ; tc_clock_50  ; tc_clock_50 ; 20.000       ; 0.000      ; 2.237      ;
; 17.833 ; pwm_ctrl:i_pwm_ctrl|new_dc[2]            ; pwm_ctrl:i_pwm_ctrl|new_dc[1]    ; tc_clock_50  ; tc_clock_50 ; 20.000       ; 0.000      ; 2.199      ;
; 17.833 ; pwm_ctrl:i_pwm_ctrl|new_dc[2]            ; pwm_ctrl:i_pwm_ctrl|new_dc[2]    ; tc_clock_50  ; tc_clock_50 ; 20.000       ; 0.000      ; 2.199      ;
; 17.833 ; pwm_ctrl:i_pwm_ctrl|new_dc[2]            ; pwm_ctrl:i_pwm_ctrl|new_dc[3]    ; tc_clock_50  ; tc_clock_50 ; 20.000       ; 0.000      ; 2.199      ;
; 17.833 ; pwm_ctrl:i_pwm_ctrl|new_dc[2]            ; pwm_ctrl:i_pwm_ctrl|new_dc[4]    ; tc_clock_50  ; tc_clock_50 ; 20.000       ; 0.000      ; 2.199      ;
; 17.833 ; pwm_ctrl:i_pwm_ctrl|new_dc[2]            ; pwm_ctrl:i_pwm_ctrl|new_dc[5]    ; tc_clock_50  ; tc_clock_50 ; 20.000       ; 0.000      ; 2.199      ;
; 17.833 ; pwm_ctrl:i_pwm_ctrl|new_dc[2]            ; pwm_ctrl:i_pwm_ctrl|new_dc[6]    ; tc_clock_50  ; tc_clock_50 ; 20.000       ; 0.000      ; 2.199      ;
; 17.833 ; pwm_ctrl:i_pwm_ctrl|new_dc[2]            ; pwm_ctrl:i_pwm_ctrl|new_dc[7]    ; tc_clock_50  ; tc_clock_50 ; 20.000       ; 0.000      ; 2.199      ;
; 17.853 ; pwm_ctrl:i_pwm_ctrl|new_dc[4]            ; pwm_ctrl:i_pwm_ctrl|dc_cnt[2]    ; tc_clock_50  ; tc_clock_50 ; 20.000       ; 0.002      ; 2.181      ;
; 17.853 ; pwm_ctrl:i_pwm_ctrl|new_dc[4]            ; pwm_ctrl:i_pwm_ctrl|dc_cnt[3]    ; tc_clock_50  ; tc_clock_50 ; 20.000       ; 0.002      ; 2.181      ;
; 17.853 ; pwm_ctrl:i_pwm_ctrl|new_dc[4]            ; pwm_ctrl:i_pwm_ctrl|dc_cnt[4]    ; tc_clock_50  ; tc_clock_50 ; 20.000       ; 0.002      ; 2.181      ;
; 17.853 ; pwm_ctrl:i_pwm_ctrl|new_dc[4]            ; pwm_ctrl:i_pwm_ctrl|dc_cnt[5]    ; tc_clock_50  ; tc_clock_50 ; 20.000       ; 0.002      ; 2.181      ;
; 17.853 ; pwm_ctrl:i_pwm_ctrl|new_dc[4]            ; pwm_ctrl:i_pwm_ctrl|dc_cnt[6]    ; tc_clock_50  ; tc_clock_50 ; 20.000       ; 0.002      ; 2.181      ;
; 17.853 ; pwm_ctrl:i_pwm_ctrl|new_dc[4]            ; pwm_ctrl:i_pwm_ctrl|dc_cnt[7]    ; tc_clock_50  ; tc_clock_50 ; 20.000       ; 0.002      ; 2.181      ;
; 17.853 ; pwm_ctrl:i_pwm_ctrl|new_dc[4]            ; pwm_ctrl:i_pwm_ctrl|dc_cnt[8]    ; tc_clock_50  ; tc_clock_50 ; 20.000       ; 0.002      ; 2.181      ;
; 17.853 ; pwm_ctrl:i_pwm_ctrl|new_dc[4]            ; pwm_ctrl:i_pwm_ctrl|dc_cnt[9]    ; tc_clock_50  ; tc_clock_50 ; 20.000       ; 0.002      ; 2.181      ;
; 17.853 ; pwm_ctrl:i_pwm_ctrl|new_dc[4]            ; pwm_ctrl:i_pwm_ctrl|dc_cnt[10]   ; tc_clock_50  ; tc_clock_50 ; 20.000       ; 0.002      ; 2.181      ;
; 17.853 ; pwm_ctrl:i_pwm_ctrl|new_dc[4]            ; pwm_ctrl:i_pwm_ctrl|dc_cnt[11]   ; tc_clock_50  ; tc_clock_50 ; 20.000       ; 0.002      ; 2.181      ;
; 17.853 ; pwm_ctrl:i_pwm_ctrl|new_dc[4]            ; pwm_ctrl:i_pwm_ctrl|dc_cnt[12]   ; tc_clock_50  ; tc_clock_50 ; 20.000       ; 0.002      ; 2.181      ;
; 17.853 ; pwm_ctrl:i_pwm_ctrl|new_dc[4]            ; pwm_ctrl:i_pwm_ctrl|dc_cnt[13]   ; tc_clock_50  ; tc_clock_50 ; 20.000       ; 0.002      ; 2.181      ;
; 17.853 ; pwm_ctrl:i_pwm_ctrl|new_dc[4]            ; pwm_ctrl:i_pwm_ctrl|dc_cnt[14]   ; tc_clock_50  ; tc_clock_50 ; 20.000       ; 0.002      ; 2.181      ;
; 17.853 ; pwm_ctrl:i_pwm_ctrl|new_dc[4]            ; pwm_ctrl:i_pwm_ctrl|dc_cnt[15]   ; tc_clock_50  ; tc_clock_50 ; 20.000       ; 0.002      ; 2.181      ;
; 17.873 ; pwm_ctrl:i_pwm_ctrl|new_dc[7]            ; pwm_ctrl:i_pwm_ctrl|dc_cnt[2]    ; tc_clock_50  ; tc_clock_50 ; 20.000       ; 0.002      ; 2.161      ;
; 17.873 ; pwm_ctrl:i_pwm_ctrl|new_dc[7]            ; pwm_ctrl:i_pwm_ctrl|dc_cnt[3]    ; tc_clock_50  ; tc_clock_50 ; 20.000       ; 0.002      ; 2.161      ;
; 17.873 ; pwm_ctrl:i_pwm_ctrl|new_dc[7]            ; pwm_ctrl:i_pwm_ctrl|dc_cnt[4]    ; tc_clock_50  ; tc_clock_50 ; 20.000       ; 0.002      ; 2.161      ;
; 17.873 ; pwm_ctrl:i_pwm_ctrl|new_dc[7]            ; pwm_ctrl:i_pwm_ctrl|dc_cnt[5]    ; tc_clock_50  ; tc_clock_50 ; 20.000       ; 0.002      ; 2.161      ;
; 17.873 ; pwm_ctrl:i_pwm_ctrl|new_dc[7]            ; pwm_ctrl:i_pwm_ctrl|dc_cnt[6]    ; tc_clock_50  ; tc_clock_50 ; 20.000       ; 0.002      ; 2.161      ;
; 17.873 ; pwm_ctrl:i_pwm_ctrl|new_dc[7]            ; pwm_ctrl:i_pwm_ctrl|dc_cnt[7]    ; tc_clock_50  ; tc_clock_50 ; 20.000       ; 0.002      ; 2.161      ;
; 17.873 ; pwm_ctrl:i_pwm_ctrl|new_dc[7]            ; pwm_ctrl:i_pwm_ctrl|dc_cnt[8]    ; tc_clock_50  ; tc_clock_50 ; 20.000       ; 0.002      ; 2.161      ;
; 17.873 ; pwm_ctrl:i_pwm_ctrl|new_dc[7]            ; pwm_ctrl:i_pwm_ctrl|dc_cnt[9]    ; tc_clock_50  ; tc_clock_50 ; 20.000       ; 0.002      ; 2.161      ;
; 17.873 ; pwm_ctrl:i_pwm_ctrl|new_dc[7]            ; pwm_ctrl:i_pwm_ctrl|dc_cnt[10]   ; tc_clock_50  ; tc_clock_50 ; 20.000       ; 0.002      ; 2.161      ;
; 17.873 ; pwm_ctrl:i_pwm_ctrl|new_dc[7]            ; pwm_ctrl:i_pwm_ctrl|dc_cnt[11]   ; tc_clock_50  ; tc_clock_50 ; 20.000       ; 0.002      ; 2.161      ;
; 17.873 ; pwm_ctrl:i_pwm_ctrl|new_dc[7]            ; pwm_ctrl:i_pwm_ctrl|dc_cnt[12]   ; tc_clock_50  ; tc_clock_50 ; 20.000       ; 0.002      ; 2.161      ;
; 17.873 ; pwm_ctrl:i_pwm_ctrl|new_dc[7]            ; pwm_ctrl:i_pwm_ctrl|dc_cnt[13]   ; tc_clock_50  ; tc_clock_50 ; 20.000       ; 0.002      ; 2.161      ;
; 17.873 ; pwm_ctrl:i_pwm_ctrl|new_dc[7]            ; pwm_ctrl:i_pwm_ctrl|dc_cnt[14]   ; tc_clock_50  ; tc_clock_50 ; 20.000       ; 0.002      ; 2.161      ;
; 17.873 ; pwm_ctrl:i_pwm_ctrl|new_dc[7]            ; pwm_ctrl:i_pwm_ctrl|dc_cnt[15]   ; tc_clock_50  ; tc_clock_50 ; 20.000       ; 0.002      ; 2.161      ;
; 17.877 ; pwm_ctrl:i_pwm_ctrl|new_dc[3]            ; pwm_ctrl:i_pwm_ctrl|new_dc[1]    ; tc_clock_50  ; tc_clock_50 ; 20.000       ; 0.000      ; 2.155      ;
; 17.877 ; pwm_ctrl:i_pwm_ctrl|new_dc[3]            ; pwm_ctrl:i_pwm_ctrl|new_dc[2]    ; tc_clock_50  ; tc_clock_50 ; 20.000       ; 0.000      ; 2.155      ;
; 17.877 ; pwm_ctrl:i_pwm_ctrl|new_dc[3]            ; pwm_ctrl:i_pwm_ctrl|new_dc[3]    ; tc_clock_50  ; tc_clock_50 ; 20.000       ; 0.000      ; 2.155      ;
; 17.877 ; pwm_ctrl:i_pwm_ctrl|new_dc[3]            ; pwm_ctrl:i_pwm_ctrl|new_dc[4]    ; tc_clock_50  ; tc_clock_50 ; 20.000       ; 0.000      ; 2.155      ;
; 17.877 ; pwm_ctrl:i_pwm_ctrl|new_dc[3]            ; pwm_ctrl:i_pwm_ctrl|new_dc[5]    ; tc_clock_50  ; tc_clock_50 ; 20.000       ; 0.000      ; 2.155      ;
; 17.877 ; pwm_ctrl:i_pwm_ctrl|new_dc[3]            ; pwm_ctrl:i_pwm_ctrl|new_dc[6]    ; tc_clock_50  ; tc_clock_50 ; 20.000       ; 0.000      ; 2.155      ;
; 17.877 ; pwm_ctrl:i_pwm_ctrl|new_dc[3]            ; pwm_ctrl:i_pwm_ctrl|new_dc[7]    ; tc_clock_50  ; tc_clock_50 ; 20.000       ; 0.000      ; 2.155      ;
; 17.911 ; pwm_ctrl:i_pwm_ctrl|new_dc[2]            ; pwm_ctrl:i_pwm_ctrl|dc_cnt[2]    ; tc_clock_50  ; tc_clock_50 ; 20.000       ; 0.002      ; 2.123      ;
; 17.911 ; pwm_ctrl:i_pwm_ctrl|new_dc[2]            ; pwm_ctrl:i_pwm_ctrl|dc_cnt[3]    ; tc_clock_50  ; tc_clock_50 ; 20.000       ; 0.002      ; 2.123      ;
; 17.911 ; pwm_ctrl:i_pwm_ctrl|new_dc[2]            ; pwm_ctrl:i_pwm_ctrl|dc_cnt[4]    ; tc_clock_50  ; tc_clock_50 ; 20.000       ; 0.002      ; 2.123      ;
; 17.911 ; pwm_ctrl:i_pwm_ctrl|new_dc[2]            ; pwm_ctrl:i_pwm_ctrl|dc_cnt[5]    ; tc_clock_50  ; tc_clock_50 ; 20.000       ; 0.002      ; 2.123      ;
; 17.911 ; pwm_ctrl:i_pwm_ctrl|new_dc[2]            ; pwm_ctrl:i_pwm_ctrl|dc_cnt[6]    ; tc_clock_50  ; tc_clock_50 ; 20.000       ; 0.002      ; 2.123      ;
; 17.911 ; pwm_ctrl:i_pwm_ctrl|new_dc[2]            ; pwm_ctrl:i_pwm_ctrl|dc_cnt[7]    ; tc_clock_50  ; tc_clock_50 ; 20.000       ; 0.002      ; 2.123      ;
; 17.911 ; pwm_ctrl:i_pwm_ctrl|new_dc[2]            ; pwm_ctrl:i_pwm_ctrl|dc_cnt[8]    ; tc_clock_50  ; tc_clock_50 ; 20.000       ; 0.002      ; 2.123      ;
; 17.911 ; pwm_ctrl:i_pwm_ctrl|new_dc[2]            ; pwm_ctrl:i_pwm_ctrl|dc_cnt[9]    ; tc_clock_50  ; tc_clock_50 ; 20.000       ; 0.002      ; 2.123      ;
; 17.911 ; pwm_ctrl:i_pwm_ctrl|new_dc[2]            ; pwm_ctrl:i_pwm_ctrl|dc_cnt[10]   ; tc_clock_50  ; tc_clock_50 ; 20.000       ; 0.002      ; 2.123      ;
; 17.911 ; pwm_ctrl:i_pwm_ctrl|new_dc[2]            ; pwm_ctrl:i_pwm_ctrl|dc_cnt[11]   ; tc_clock_50  ; tc_clock_50 ; 20.000       ; 0.002      ; 2.123      ;
; 17.911 ; pwm_ctrl:i_pwm_ctrl|new_dc[2]            ; pwm_ctrl:i_pwm_ctrl|dc_cnt[12]   ; tc_clock_50  ; tc_clock_50 ; 20.000       ; 0.002      ; 2.123      ;
; 17.911 ; pwm_ctrl:i_pwm_ctrl|new_dc[2]            ; pwm_ctrl:i_pwm_ctrl|dc_cnt[13]   ; tc_clock_50  ; tc_clock_50 ; 20.000       ; 0.002      ; 2.123      ;
; 17.911 ; pwm_ctrl:i_pwm_ctrl|new_dc[2]            ; pwm_ctrl:i_pwm_ctrl|dc_cnt[14]   ; tc_clock_50  ; tc_clock_50 ; 20.000       ; 0.002      ; 2.123      ;
; 17.911 ; pwm_ctrl:i_pwm_ctrl|new_dc[2]            ; pwm_ctrl:i_pwm_ctrl|dc_cnt[15]   ; tc_clock_50  ; tc_clock_50 ; 20.000       ; 0.002      ; 2.123      ;
; 17.915 ; pwm_ctrl:i_pwm_ctrl|new_dc[4]            ; pwm_ctrl:i_pwm_ctrl|new_dc[0]    ; tc_clock_50  ; tc_clock_50 ; 20.000       ; 0.000      ; 2.117      ;
; 17.927 ; pwm_ctrl:i_pwm_ctrl|new_dc[0]            ; pwm_ctrl:i_pwm_ctrl|new_dc[1]    ; tc_clock_50  ; tc_clock_50 ; 20.000       ; 0.000      ; 2.105      ;
; 17.927 ; pwm_ctrl:i_pwm_ctrl|new_dc[0]            ; pwm_ctrl:i_pwm_ctrl|new_dc[2]    ; tc_clock_50  ; tc_clock_50 ; 20.000       ; 0.000      ; 2.105      ;
; 17.927 ; pwm_ctrl:i_pwm_ctrl|new_dc[0]            ; pwm_ctrl:i_pwm_ctrl|new_dc[3]    ; tc_clock_50  ; tc_clock_50 ; 20.000       ; 0.000      ; 2.105      ;
; 17.927 ; pwm_ctrl:i_pwm_ctrl|new_dc[0]            ; pwm_ctrl:i_pwm_ctrl|new_dc[4]    ; tc_clock_50  ; tc_clock_50 ; 20.000       ; 0.000      ; 2.105      ;
; 17.927 ; pwm_ctrl:i_pwm_ctrl|new_dc[0]            ; pwm_ctrl:i_pwm_ctrl|new_dc[5]    ; tc_clock_50  ; tc_clock_50 ; 20.000       ; 0.000      ; 2.105      ;
; 17.927 ; pwm_ctrl:i_pwm_ctrl|new_dc[0]            ; pwm_ctrl:i_pwm_ctrl|new_dc[6]    ; tc_clock_50  ; tc_clock_50 ; 20.000       ; 0.000      ; 2.105      ;
; 17.927 ; pwm_ctrl:i_pwm_ctrl|new_dc[0]            ; pwm_ctrl:i_pwm_ctrl|new_dc[7]    ; tc_clock_50  ; tc_clock_50 ; 20.000       ; 0.000      ; 2.105      ;
; 17.935 ; pwm_ctrl:i_pwm_ctrl|new_dc[7]            ; pwm_ctrl:i_pwm_ctrl|new_dc[0]    ; tc_clock_50  ; tc_clock_50 ; 20.000       ; 0.000      ; 2.097      ;
; 17.944 ; pwm_ctrl:i_pwm_ctrl|new_dc[5]            ; pwm_ctrl:i_pwm_ctrl|new_dc[1]    ; tc_clock_50  ; tc_clock_50 ; 20.000       ; 0.000      ; 2.088      ;
; 17.944 ; pwm_ctrl:i_pwm_ctrl|new_dc[5]            ; pwm_ctrl:i_pwm_ctrl|new_dc[2]    ; tc_clock_50  ; tc_clock_50 ; 20.000       ; 0.000      ; 2.088      ;
; 17.944 ; pwm_ctrl:i_pwm_ctrl|new_dc[5]            ; pwm_ctrl:i_pwm_ctrl|new_dc[3]    ; tc_clock_50  ; tc_clock_50 ; 20.000       ; 0.000      ; 2.088      ;
; 17.944 ; pwm_ctrl:i_pwm_ctrl|new_dc[5]            ; pwm_ctrl:i_pwm_ctrl|new_dc[4]    ; tc_clock_50  ; tc_clock_50 ; 20.000       ; 0.000      ; 2.088      ;
; 17.944 ; pwm_ctrl:i_pwm_ctrl|new_dc[5]            ; pwm_ctrl:i_pwm_ctrl|new_dc[5]    ; tc_clock_50  ; tc_clock_50 ; 20.000       ; 0.000      ; 2.088      ;
; 17.944 ; pwm_ctrl:i_pwm_ctrl|new_dc[5]            ; pwm_ctrl:i_pwm_ctrl|new_dc[6]    ; tc_clock_50  ; tc_clock_50 ; 20.000       ; 0.000      ; 2.088      ;
; 17.944 ; pwm_ctrl:i_pwm_ctrl|new_dc[5]            ; pwm_ctrl:i_pwm_ctrl|new_dc[7]    ; tc_clock_50  ; tc_clock_50 ; 20.000       ; 0.000      ; 2.088      ;
; 17.973 ; pwm_ctrl:i_pwm_ctrl|new_dc[2]            ; pwm_ctrl:i_pwm_ctrl|new_dc[0]    ; tc_clock_50  ; tc_clock_50 ; 20.000       ; 0.000      ; 2.059      ;
; 17.982 ; pwm_ctrl:i_pwm_ctrl|new_dc[6]            ; pwm_ctrl:i_pwm_ctrl|new_dc[1]    ; tc_clock_50  ; tc_clock_50 ; 20.000       ; 0.000      ; 2.050      ;
; 17.982 ; pwm_ctrl:i_pwm_ctrl|new_dc[6]            ; pwm_ctrl:i_pwm_ctrl|new_dc[2]    ; tc_clock_50  ; tc_clock_50 ; 20.000       ; 0.000      ; 2.050      ;
; 17.982 ; pwm_ctrl:i_pwm_ctrl|new_dc[6]            ; pwm_ctrl:i_pwm_ctrl|new_dc[3]    ; tc_clock_50  ; tc_clock_50 ; 20.000       ; 0.000      ; 2.050      ;
; 17.982 ; pwm_ctrl:i_pwm_ctrl|new_dc[6]            ; pwm_ctrl:i_pwm_ctrl|new_dc[4]    ; tc_clock_50  ; tc_clock_50 ; 20.000       ; 0.000      ; 2.050      ;
; 17.982 ; pwm_ctrl:i_pwm_ctrl|new_dc[6]            ; pwm_ctrl:i_pwm_ctrl|new_dc[5]    ; tc_clock_50  ; tc_clock_50 ; 20.000       ; 0.000      ; 2.050      ;
; 17.982 ; pwm_ctrl:i_pwm_ctrl|new_dc[6]            ; pwm_ctrl:i_pwm_ctrl|new_dc[6]    ; tc_clock_50  ; tc_clock_50 ; 20.000       ; 0.000      ; 2.050      ;
+--------+------------------------------------------+----------------------------------+--------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Setup: '\b_gen_pll:i_altera_pll|altpll_component|pll|clk[1]'                                                                                                                                                                                         ;
+--------+-------------------------------------------------+-------------------------------------------------+-----------------------------------------------------+-----------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                       ; To Node                                         ; Launch Clock                                        ; Latch Clock                                         ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------------+-------------------------------------------------+-----------------------------------------------------+-----------------------------------------------------+--------------+------------+------------+
; 18.766 ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_cnt[3] ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_cnt[5] ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; 20.000       ; 0.000      ; 1.266      ;
; 18.766 ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_cnt[3] ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_cnt[6] ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; 20.000       ; 0.000      ; 1.266      ;
; 18.766 ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_cnt[3] ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_cnt[1] ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; 20.000       ; 0.000      ; 1.266      ;
; 18.766 ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_cnt[3] ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_cnt[2] ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; 20.000       ; 0.000      ; 1.266      ;
; 18.766 ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_cnt[3] ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_cnt[3] ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; 20.000       ; 0.000      ; 1.266      ;
; 18.766 ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_cnt[3] ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_cnt[4] ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; 20.000       ; 0.000      ; 1.266      ;
; 18.783 ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_cnt[0] ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_cnt[5] ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; 20.000       ; 0.000      ; 1.249      ;
; 18.783 ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_cnt[0] ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_cnt[6] ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; 20.000       ; 0.000      ; 1.249      ;
; 18.783 ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_cnt[0] ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_cnt[1] ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; 20.000       ; 0.000      ; 1.249      ;
; 18.783 ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_cnt[0] ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_cnt[2] ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; 20.000       ; 0.000      ; 1.249      ;
; 18.783 ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_cnt[0] ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_cnt[3] ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; 20.000       ; 0.000      ; 1.249      ;
; 18.783 ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_cnt[0] ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_cnt[4] ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; 20.000       ; 0.000      ; 1.249      ;
; 18.846 ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_cnt[2] ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_cnt[5] ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; 20.000       ; 0.000      ; 1.186      ;
; 18.846 ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_cnt[2] ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_cnt[6] ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; 20.000       ; 0.000      ; 1.186      ;
; 18.846 ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_cnt[2] ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_cnt[1] ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; 20.000       ; 0.000      ; 1.186      ;
; 18.846 ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_cnt[2] ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_cnt[2] ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; 20.000       ; 0.000      ; 1.186      ;
; 18.846 ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_cnt[2] ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_cnt[3] ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; 20.000       ; 0.000      ; 1.186      ;
; 18.846 ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_cnt[2] ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_cnt[4] ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; 20.000       ; 0.000      ; 1.186      ;
; 18.876 ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_cnt[1] ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_cnt[5] ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; 20.000       ; 0.000      ; 1.156      ;
; 18.876 ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_cnt[1] ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_cnt[6] ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; 20.000       ; 0.000      ; 1.156      ;
; 18.876 ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_cnt[1] ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_cnt[1] ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; 20.000       ; 0.000      ; 1.156      ;
; 18.876 ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_cnt[1] ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_cnt[2] ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; 20.000       ; 0.000      ; 1.156      ;
; 18.876 ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_cnt[1] ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_cnt[3] ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; 20.000       ; 0.000      ; 1.156      ;
; 18.876 ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_cnt[1] ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_cnt[4] ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; 20.000       ; 0.000      ; 1.156      ;
; 19.013 ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_cnt[3] ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_out    ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; 20.000       ; 0.000      ; 1.019      ;
; 19.030 ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_cnt[0] ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_out    ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; 20.000       ; 0.000      ; 1.002      ;
; 19.071 ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_cnt[6] ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_cnt[5] ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; 20.000       ; 0.000      ; 0.961      ;
; 19.071 ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_cnt[6] ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_cnt[6] ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; 20.000       ; 0.000      ; 0.961      ;
; 19.071 ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_cnt[6] ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_cnt[1] ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; 20.000       ; 0.000      ; 0.961      ;
; 19.071 ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_cnt[6] ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_cnt[2] ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; 20.000       ; 0.000      ; 0.961      ;
; 19.071 ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_cnt[6] ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_cnt[3] ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; 20.000       ; 0.000      ; 0.961      ;
; 19.071 ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_cnt[6] ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_cnt[4] ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; 20.000       ; 0.000      ; 0.961      ;
; 19.093 ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_cnt[2] ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_out    ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; 20.000       ; 0.000      ; 0.939      ;
; 19.123 ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_cnt[1] ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_out    ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; 20.000       ; 0.000      ; 0.909      ;
; 19.140 ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_cnt[5] ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_cnt[5] ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; 20.000       ; 0.000      ; 0.892      ;
; 19.140 ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_cnt[5] ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_cnt[6] ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; 20.000       ; 0.000      ; 0.892      ;
; 19.140 ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_cnt[5] ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_cnt[1] ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; 20.000       ; 0.000      ; 0.892      ;
; 19.140 ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_cnt[5] ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_cnt[2] ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; 20.000       ; 0.000      ; 0.892      ;
; 19.140 ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_cnt[5] ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_cnt[3] ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; 20.000       ; 0.000      ; 0.892      ;
; 19.140 ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_cnt[5] ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_cnt[4] ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; 20.000       ; 0.000      ; 0.892      ;
; 19.171 ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_cnt[4] ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_cnt[5] ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; 20.000       ; 0.000      ; 0.861      ;
; 19.171 ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_cnt[4] ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_cnt[6] ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; 20.000       ; 0.000      ; 0.861      ;
; 19.171 ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_cnt[4] ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_cnt[1] ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; 20.000       ; 0.000      ; 0.861      ;
; 19.171 ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_cnt[4] ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_cnt[2] ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; 20.000       ; 0.000      ; 0.861      ;
; 19.171 ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_cnt[4] ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_cnt[3] ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; 20.000       ; 0.000      ; 0.861      ;
; 19.171 ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_cnt[4] ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_cnt[4] ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; 20.000       ; 0.000      ; 0.861      ;
; 19.199 ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_cnt[3] ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_cnt[0] ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; 20.000       ; 0.000      ; 0.833      ;
; 19.216 ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_cnt[0] ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_cnt[0] ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; 20.000       ; 0.000      ; 0.816      ;
; 19.279 ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_cnt[2] ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_cnt[0] ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; 20.000       ; 0.000      ; 0.753      ;
; 19.309 ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_cnt[1] ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_cnt[0] ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; 20.000       ; 0.000      ; 0.723      ;
; 19.318 ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_cnt[6] ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_out    ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; 20.000       ; 0.000      ; 0.714      ;
; 19.331 ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_cnt[6] ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_cnt[0] ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; 20.000       ; 0.000      ; 0.701      ;
; 19.387 ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_cnt[5] ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_out    ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; 20.000       ; 0.000      ; 0.645      ;
; 19.404 ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_cnt[5] ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_cnt[0] ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; 20.000       ; 0.000      ; 0.628      ;
; 19.418 ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_cnt[4] ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_out    ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; 20.000       ; 0.000      ; 0.614      ;
; 19.434 ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_cnt[4] ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_cnt[0] ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; 20.000       ; 0.000      ; 0.598      ;
+--------+-------------------------------------------------+-------------------------------------------------+-----------------------------------------------------+-----------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Hold: 'tc_clock_50'                                                                                                                                                                                                      ;
+--------+-------------------------------------------------------+-------------------------------------------------------+-----------------------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                             ; To Node                                               ; Launch Clock                                        ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------------------+-------------------------------------------------------+-----------------------------------------------------+-------------+--------------+------------+------------+
; -1.279 ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_out          ; serial_uart:i_serial_uart|reset_r                     ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; tc_clock_50 ; 0.000        ; 2.063      ; 0.936      ;
; -1.089 ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_out          ; key_ctrl:i_key_ctrl|key_in_states                     ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; tc_clock_50 ; 0.000        ; 2.063      ; 1.126      ;
; -0.828 ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_out          ; pwm_ctrl:i_pwm_ctrl|led                               ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; tc_clock_50 ; 0.000        ; 1.916      ; 1.139      ;
; 0.215  ; serial_uart:i_serial_uart|rx_bit_no[0]                ; serial_uart:i_serial_uart|rx_bit_no[0]                ; tc_clock_50                                         ; tc_clock_50 ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; serial_uart:i_serial_uart|rx_bit_no[1]                ; serial_uart:i_serial_uart|rx_bit_no[1]                ; tc_clock_50                                         ; tc_clock_50 ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; serial_uart:i_serial_uart|rx_state.s_idle             ; serial_uart:i_serial_uart|rx_state.s_idle             ; tc_clock_50                                         ; tc_clock_50 ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; serial_uart:i_serial_uart|received_error~_Duplicate_1 ; serial_uart:i_serial_uart|received_error~_Duplicate_1 ; tc_clock_50                                         ; tc_clock_50 ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; key_ctrl:i_key_ctrl|key_in_states                     ; key_ctrl:i_key_ctrl|key_in_states                     ; tc_clock_50                                         ; tc_clock_50 ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; key_ctrl:i_key_ctrl|key_on                            ; key_ctrl:i_key_ctrl|key_on                            ; tc_clock_50                                         ; tc_clock_50 ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; serial_uart:i_serial_uart|rx_byte_int[6]              ; serial_uart:i_serial_uart|rx_byte_int[6]              ; tc_clock_50                                         ; tc_clock_50 ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; serial_uart:i_serial_uart|rx_byte_int[5]              ; serial_uart:i_serial_uart|rx_byte_int[5]              ; tc_clock_50                                         ; tc_clock_50 ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; serial_uart:i_serial_uart|rx_byte_int[4]              ; serial_uart:i_serial_uart|rx_byte_int[4]              ; tc_clock_50                                         ; tc_clock_50 ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; serial_uart:i_serial_uart|rx_byte_int[3]              ; serial_uart:i_serial_uart|rx_byte_int[3]              ; tc_clock_50                                         ; tc_clock_50 ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; serial_uart:i_serial_uart|rx_byte_int[2]              ; serial_uart:i_serial_uart|rx_byte_int[2]              ; tc_clock_50                                         ; tc_clock_50 ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; serial_uart:i_serial_uart|rx_byte_int[1]              ; serial_uart:i_serial_uart|rx_byte_int[1]              ; tc_clock_50                                         ; tc_clock_50 ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; serial_uart:i_serial_uart|rx_byte_int[0]              ; serial_uart:i_serial_uart|rx_byte_int[0]              ; tc_clock_50                                         ; tc_clock_50 ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; serial_ctrl:i_serial_ctrl|serial_down_out             ; serial_ctrl:i_serial_ctrl|serial_down_out             ; tc_clock_50                                         ; tc_clock_50 ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; serial_ctrl:i_serial_ctrl|serial_up_out               ; serial_ctrl:i_serial_ctrl|serial_up_out               ; tc_clock_50                                         ; tc_clock_50 ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; serial_ctrl:i_serial_ctrl|serial_on_out               ; serial_ctrl:i_serial_ctrl|serial_on_out               ; tc_clock_50                                         ; tc_clock_50 ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; key_ctrl:i_key_ctrl|key_up                            ; key_ctrl:i_key_ctrl|key_up                            ; tc_clock_50                                         ; tc_clock_50 ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; pwm_ctrl:i_pwm_ctrl|pwm_state.s_off                   ; pwm_ctrl:i_pwm_ctrl|pwm_state.s_off                   ; tc_clock_50                                         ; tc_clock_50 ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; serial_ctrl:i_serial_ctrl|serial_off_out              ; serial_ctrl:i_serial_ctrl|serial_off_out              ; tc_clock_50                                         ; tc_clock_50 ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; key_ctrl:i_key_ctrl|key_down                          ; key_ctrl:i_key_ctrl|key_down                          ; tc_clock_50                                         ; tc_clock_50 ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; pwm_ctrl:i_pwm_ctrl|new_dc[0]                         ; pwm_ctrl:i_pwm_ctrl|new_dc[0]                         ; tc_clock_50                                         ; tc_clock_50 ; 0.000        ; 0.000      ; 0.367      ;
; 0.239  ; serial_uart:i_serial_uart|rx_byte_int[0]              ; serial_uart:i_serial_uart|received_data[0]            ; tc_clock_50                                         ; tc_clock_50 ; 0.000        ; 0.000      ; 0.391      ;
; 0.241  ; key_ctrl:i_key_ctrl|key_on_n_r                        ; key_ctrl:i_key_ctrl|key_on_n_2r                       ; tc_clock_50                                         ; tc_clock_50 ; 0.000        ; 0.000      ; 0.393      ;
; 0.242  ; key_ctrl:i_key_ctrl|key_off_n_r                       ; key_ctrl:i_key_ctrl|key_off_n_2r                      ; tc_clock_50                                         ; tc_clock_50 ; 0.000        ; 0.000      ; 0.394      ;
; 0.243  ; key_ctrl:i_key_ctrl|key_down                          ; pwm_ctrl:i_pwm_ctrl|pwm_state.s_on                    ; tc_clock_50                                         ; tc_clock_50 ; 0.000        ; 0.000      ; 0.395      ;
; 0.244  ; serial_uart:i_serial_uart|rx_r                        ; serial_uart:i_serial_uart|rx_2r                       ; tc_clock_50                                         ; tc_clock_50 ; 0.000        ; 0.000      ; 0.396      ;
; 0.246  ; pwm_ctrl:i_pwm_ctrl|one_ms_cnt[15]                    ; pwm_ctrl:i_pwm_ctrl|one_ms_cnt[15]                    ; tc_clock_50                                         ; tc_clock_50 ; 0.000        ; 0.000      ; 0.398      ;
; 0.250  ; pwm_ctrl:i_pwm_ctrl|new_dc[7]                         ; pwm_ctrl:i_pwm_ctrl|new_dc[7]                         ; tc_clock_50                                         ; tc_clock_50 ; 0.000        ; 0.000      ; 0.402      ;
; 0.252  ; serial_uart:i_serial_uart|rx_state.s_idle             ; serial_uart:i_serial_uart|rx_bit_cnt_en               ; tc_clock_50                                         ; tc_clock_50 ; 0.000        ; 0.000      ; 0.404      ;
; 0.253  ; serial_uart:i_serial_uart|rx_bit_cnt[8]               ; serial_uart:i_serial_uart|rx_bit_cnt[8]               ; tc_clock_50                                         ; tc_clock_50 ; 0.000        ; 0.000      ; 0.405      ;
; 0.255  ; key_ctrl:i_key_ctrl|key_in_states                     ; key_ctrl:i_key_ctrl|key_on                            ; tc_clock_50                                         ; tc_clock_50 ; 0.000        ; 0.000      ; 0.407      ;
; 0.256  ; serial_uart:i_serial_uart|rx_bit_no[1]                ; serial_uart:i_serial_uart|rx_bit_no[2]                ; tc_clock_50                                         ; tc_clock_50 ; 0.000        ; 0.000      ; 0.408      ;
; 0.259  ; serial_uart:i_serial_uart|rx_state.s_rx_data          ; serial_uart:i_serial_uart|rx_bit_no[0]                ; tc_clock_50                                         ; tc_clock_50 ; 0.000        ; 0.000      ; 0.411      ;
; 0.317  ; serial_uart:i_serial_uart|rx_bit_cnt[6]               ; serial_uart:i_serial_uart|rx_bit_cnt_half             ; tc_clock_50                                         ; tc_clock_50 ; 0.000        ; 0.000      ; 0.469      ;
; 0.324  ; key_ctrl:i_key_ctrl|key_up_n_r                        ; key_ctrl:i_key_ctrl|key_up_n_2r                       ; tc_clock_50                                         ; tc_clock_50 ; 0.000        ; 0.000      ; 0.476      ;
; 0.325  ; key_ctrl:i_key_ctrl|key_down_n_r                      ; key_ctrl:i_key_ctrl|key_down_n_2r                     ; tc_clock_50                                         ; tc_clock_50 ; 0.000        ; 0.000      ; 0.477      ;
; 0.328  ; serial_uart:i_serial_uart|rx_byte_int[3]              ; serial_uart:i_serial_uart|received_data[3]            ; tc_clock_50                                         ; tc_clock_50 ; 0.000        ; 0.000      ; 0.480      ;
; 0.329  ; serial_uart:i_serial_uart|rx_byte_int[6]              ; serial_uart:i_serial_uart|received_data[6]            ; tc_clock_50                                         ; tc_clock_50 ; 0.000        ; 0.000      ; 0.481      ;
; 0.332  ; serial_uart:i_serial_uart|rx_byte_int[2]              ; serial_uart:i_serial_uart|received_data[2]            ; tc_clock_50                                         ; tc_clock_50 ; 0.000        ; 0.000      ; 0.484      ;
; 0.344  ; serial_uart:i_serial_uart|rx_state.s_stop_bit         ; serial_uart:i_serial_uart|rx_bit_no[1]                ; tc_clock_50                                         ; tc_clock_50 ; 0.000        ; 0.000      ; 0.496      ;
; 0.347  ; serial_uart:i_serial_uart|rx_bit_cnt_half             ; serial_uart:i_serial_uart|rx_state.s_rx_data          ; tc_clock_50                                         ; tc_clock_50 ; 0.000        ; 0.000      ; 0.499      ;
; 0.353  ; pwm_ctrl:i_pwm_ctrl|one_ms_cnt[0]                     ; pwm_ctrl:i_pwm_ctrl|one_ms_cnt[0]                     ; tc_clock_50                                         ; tc_clock_50 ; 0.000        ; 0.000      ; 0.505      ;
; 0.354  ; serial_uart:i_serial_uart|rx_bit_cnt_half             ; serial_uart:i_serial_uart|rx_state.s_idle             ; tc_clock_50                                         ; tc_clock_50 ; 0.000        ; 0.000      ; 0.506      ;
; 0.356  ; pwm_ctrl:i_pwm_ctrl|dc_cnt[13]                        ; pwm_ctrl:i_pwm_ctrl|dc_cnt[13]                        ; tc_clock_50                                         ; tc_clock_50 ; 0.000        ; 0.000      ; 0.508      ;
; 0.357  ; pwm_ctrl:i_pwm_ctrl|one_ms_cnt[1]                     ; pwm_ctrl:i_pwm_ctrl|one_ms_cnt[1]                     ; tc_clock_50                                         ; tc_clock_50 ; 0.000        ; 0.000      ; 0.509      ;
; 0.358  ; pwm_ctrl:i_pwm_ctrl|dc_cnt[2]                         ; pwm_ctrl:i_pwm_ctrl|dc_cnt[2]                         ; tc_clock_50                                         ; tc_clock_50 ; 0.000        ; 0.000      ; 0.510      ;
; 0.360  ; pwm_ctrl:i_pwm_ctrl|one_ms_cnt[2]                     ; pwm_ctrl:i_pwm_ctrl|one_ms_cnt[2]                     ; tc_clock_50                                         ; tc_clock_50 ; 0.000        ; 0.000      ; 0.512      ;
; 0.360  ; pwm_ctrl:i_pwm_ctrl|one_ms_cnt[9]                     ; pwm_ctrl:i_pwm_ctrl|one_ms_cnt[9]                     ; tc_clock_50                                         ; tc_clock_50 ; 0.000        ; 0.000      ; 0.512      ;
; 0.360  ; pwm_ctrl:i_pwm_ctrl|one_ms_cnt[11]                    ; pwm_ctrl:i_pwm_ctrl|one_ms_cnt[11]                    ; tc_clock_50                                         ; tc_clock_50 ; 0.000        ; 0.000      ; 0.512      ;
; 0.361  ; serial_uart:i_serial_uart|rx_bit_cnt[1]               ; serial_uart:i_serial_uart|rx_bit_cnt[1]               ; tc_clock_50                                         ; tc_clock_50 ; 0.000        ; 0.000      ; 0.513      ;
; 0.361  ; pwm_ctrl:i_pwm_ctrl|one_ms_cnt[4]                     ; pwm_ctrl:i_pwm_ctrl|one_ms_cnt[4]                     ; tc_clock_50                                         ; tc_clock_50 ; 0.000        ; 0.000      ; 0.513      ;
; 0.361  ; pwm_ctrl:i_pwm_ctrl|one_ms_cnt[7]                     ; pwm_ctrl:i_pwm_ctrl|one_ms_cnt[7]                     ; tc_clock_50                                         ; tc_clock_50 ; 0.000        ; 0.000      ; 0.513      ;
; 0.361  ; pwm_ctrl:i_pwm_ctrl|dc_cnt[9]                         ; pwm_ctrl:i_pwm_ctrl|dc_cnt[9]                         ; tc_clock_50                                         ; tc_clock_50 ; 0.000        ; 0.000      ; 0.513      ;
; 0.361  ; serial_uart:i_serial_uart|rx_byte_int[4]              ; serial_uart:i_serial_uart|rx_byte_int[3]              ; tc_clock_50                                         ; tc_clock_50 ; 0.000        ; 0.000      ; 0.513      ;
; 0.362  ; key_ctrl:i_key_ctrl|key_down                          ; pwm_ctrl:i_pwm_ctrl|pwm_state.s_down                  ; tc_clock_50                                         ; tc_clock_50 ; 0.000        ; 0.000      ; 0.514      ;
; 0.362  ; key_ctrl:i_key_ctrl|key_on_n_2r                       ; key_ctrl:i_key_ctrl|key_on                            ; tc_clock_50                                         ; tc_clock_50 ; 0.000        ; 0.000      ; 0.514      ;
; 0.363  ; serial_uart:i_serial_uart|rx_byte_int[5]              ; serial_uart:i_serial_uart|rx_byte_int[4]              ; tc_clock_50                                         ; tc_clock_50 ; 0.000        ; 0.000      ; 0.515      ;
; 0.364  ; pwm_ctrl:i_pwm_ctrl|one_ms_cnt[13]                    ; pwm_ctrl:i_pwm_ctrl|one_ms_cnt[13]                    ; tc_clock_50                                         ; tc_clock_50 ; 0.000        ; 0.000      ; 0.516      ;
; 0.364  ; pwm_ctrl:i_pwm_ctrl|one_ms_cnt[14]                    ; pwm_ctrl:i_pwm_ctrl|one_ms_cnt[14]                    ; tc_clock_50                                         ; tc_clock_50 ; 0.000        ; 0.000      ; 0.516      ;
; 0.366  ; serial_uart:i_serial_uart|rx_byte_int[5]              ; serial_uart:i_serial_uart|received_data[5]            ; tc_clock_50                                         ; tc_clock_50 ; 0.000        ; 0.000      ; 0.518      ;
; 0.366  ; pwm_ctrl:i_pwm_ctrl|dc_cnt[10]                        ; pwm_ctrl:i_pwm_ctrl|dc_cnt[10]                        ; tc_clock_50                                         ; tc_clock_50 ; 0.000        ; 0.000      ; 0.518      ;
; 0.366  ; pwm_ctrl:i_pwm_ctrl|dc_cnt[15]                        ; pwm_ctrl:i_pwm_ctrl|dc_cnt[15]                        ; tc_clock_50                                         ; tc_clock_50 ; 0.000        ; 0.000      ; 0.518      ;
; 0.367  ; serial_uart:i_serial_uart|rx_bit_cnt[3]               ; serial_uart:i_serial_uart|rx_bit_cnt[3]               ; tc_clock_50                                         ; tc_clock_50 ; 0.000        ; 0.000      ; 0.519      ;
; 0.368  ; serial_uart:i_serial_uart|rx_bit_cnt[5]               ; serial_uart:i_serial_uart|rx_bit_cnt[5]               ; tc_clock_50                                         ; tc_clock_50 ; 0.000        ; 0.000      ; 0.520      ;
; 0.368  ; serial_uart:i_serial_uart|rx_byte_int[1]              ; serial_uart:i_serial_uart|received_data[1]            ; tc_clock_50                                         ; tc_clock_50 ; 0.000        ; 0.000      ; 0.520      ;
; 0.368  ; serial_uart:i_serial_uart|rx_byte_int[3]              ; serial_uart:i_serial_uart|rx_byte_int[2]              ; tc_clock_50                                         ; tc_clock_50 ; 0.000        ; 0.000      ; 0.520      ;
; 0.369  ; serial_uart:i_serial_uart|rx_byte_int[4]              ; serial_uart:i_serial_uart|received_data[4]            ; tc_clock_50                                         ; tc_clock_50 ; 0.000        ; 0.000      ; 0.521      ;
; 0.369  ; pwm_ctrl:i_pwm_ctrl|dc_cnt[5]                         ; pwm_ctrl:i_pwm_ctrl|dc_cnt[5]                         ; tc_clock_50                                         ; tc_clock_50 ; 0.000        ; 0.000      ; 0.521      ;
; 0.369  ; serial_uart:i_serial_uart|rx_2r                       ; serial_uart:i_serial_uart|received_error~_Duplicate_1 ; tc_clock_50                                         ; tc_clock_50 ; 0.000        ; 0.000      ; 0.521      ;
; 0.371  ; serial_uart:i_serial_uart|rx_bit_cnt[7]               ; serial_uart:i_serial_uart|rx_bit_cnt[7]               ; tc_clock_50                                         ; tc_clock_50 ; 0.000        ; 0.000      ; 0.523      ;
; 0.371  ; pwm_ctrl:i_pwm_ctrl|one_ms_cnt[3]                     ; pwm_ctrl:i_pwm_ctrl|one_ms_cnt[3]                     ; tc_clock_50                                         ; tc_clock_50 ; 0.000        ; 0.000      ; 0.523      ;
; 0.371  ; pwm_ctrl:i_pwm_ctrl|one_ms_cnt[8]                     ; pwm_ctrl:i_pwm_ctrl|one_ms_cnt[8]                     ; tc_clock_50                                         ; tc_clock_50 ; 0.000        ; 0.000      ; 0.523      ;
; 0.371  ; serial_uart:i_serial_uart|rx_2r                       ; serial_uart:i_serial_uart|received_valid              ; tc_clock_50                                         ; tc_clock_50 ; 0.000        ; 0.000      ; 0.523      ;
; 0.371  ; serial_uart:i_serial_uart|rx_byte_int[6]              ; serial_uart:i_serial_uart|rx_byte_int[5]              ; tc_clock_50                                         ; tc_clock_50 ; 0.000        ; 0.000      ; 0.523      ;
; 0.371  ; serial_uart:i_serial_uart|rx_state.s_idle             ; serial_uart:i_serial_uart|rx_state.s_rx_data          ; tc_clock_50                                         ; tc_clock_50 ; 0.000        ; 0.000      ; 0.523      ;
; 0.372  ; pwm_ctrl:i_pwm_ctrl|one_ms_cnt[5]                     ; pwm_ctrl:i_pwm_ctrl|one_ms_cnt[5]                     ; tc_clock_50                                         ; tc_clock_50 ; 0.000        ; 0.000      ; 0.524      ;
; 0.372  ; pwm_ctrl:i_pwm_ctrl|one_ms_cnt[6]                     ; pwm_ctrl:i_pwm_ctrl|one_ms_cnt[6]                     ; tc_clock_50                                         ; tc_clock_50 ; 0.000        ; 0.000      ; 0.524      ;
; 0.372  ; serial_uart:i_serial_uart|rx_bit_no[0]                ; serial_uart:i_serial_uart|rx_bit_no[2]                ; tc_clock_50                                         ; tc_clock_50 ; 0.000        ; 0.000      ; 0.524      ;
; 0.373  ; serial_uart:i_serial_uart|rx_byte_int[2]              ; serial_uart:i_serial_uart|rx_byte_int[1]              ; tc_clock_50                                         ; tc_clock_50 ; 0.000        ; 0.000      ; 0.525      ;
; 0.374  ; serial_uart:i_serial_uart|rx_bit_cnt[0]               ; serial_uart:i_serial_uart|rx_bit_cnt[0]               ; tc_clock_50                                         ; tc_clock_50 ; 0.000        ; 0.000      ; 0.526      ;
; 0.374  ; pwm_ctrl:i_pwm_ctrl|one_ms_cnt[10]                    ; pwm_ctrl:i_pwm_ctrl|one_ms_cnt[10]                    ; tc_clock_50                                         ; tc_clock_50 ; 0.000        ; 0.000      ; 0.526      ;
; 0.375  ; pwm_ctrl:i_pwm_ctrl|one_ms_cnt[12]                    ; pwm_ctrl:i_pwm_ctrl|one_ms_cnt[12]                    ; tc_clock_50                                         ; tc_clock_50 ; 0.000        ; 0.000      ; 0.527      ;
; 0.375  ; pwm_ctrl:i_pwm_ctrl|new_dc[2]                         ; pwm_ctrl:i_pwm_ctrl|new_dc[2]                         ; tc_clock_50                                         ; tc_clock_50 ; 0.000        ; 0.000      ; 0.527      ;
; 0.376  ; pwm_ctrl:i_pwm_ctrl|new_dc[5]                         ; pwm_ctrl:i_pwm_ctrl|new_dc[5]                         ; tc_clock_50                                         ; tc_clock_50 ; 0.000        ; 0.000      ; 0.528      ;
; 0.376  ; pwm_ctrl:i_pwm_ctrl|pwm_state.s_off                   ; pwm_ctrl:i_pwm_ctrl|pwm_state.s_on                    ; tc_clock_50                                         ; tc_clock_50 ; 0.000        ; 0.000      ; 0.528      ;
; 0.378  ; pwm_ctrl:i_pwm_ctrl|pwm_state.s_off                   ; pwm_ctrl:i_pwm_ctrl|pwm_state.s_up                    ; tc_clock_50                                         ; tc_clock_50 ; 0.000        ; 0.000      ; 0.530      ;
; 0.379  ; serial_uart:i_serial_uart|rx_bit_cnt[8]               ; serial_uart:i_serial_uart|rx_bit_cnt_half             ; tc_clock_50                                         ; tc_clock_50 ; 0.000        ; 0.000      ; 0.531      ;
; 0.383  ; serial_uart:i_serial_uart|rx_bit_cnt[2]               ; serial_uart:i_serial_uart|rx_bit_cnt[2]               ; tc_clock_50                                         ; tc_clock_50 ; 0.000        ; 0.000      ; 0.535      ;
; 0.385  ; pwm_ctrl:i_pwm_ctrl|new_dc[3]                         ; pwm_ctrl:i_pwm_ctrl|new_dc[3]                         ; tc_clock_50                                         ; tc_clock_50 ; 0.000        ; 0.000      ; 0.537      ;
; 0.386  ; serial_uart:i_serial_uart|rx_bit_cnt[4]               ; serial_uart:i_serial_uart|rx_bit_cnt[4]               ; tc_clock_50                                         ; tc_clock_50 ; 0.000        ; 0.000      ; 0.538      ;
; 0.387  ; pwm_ctrl:i_pwm_ctrl|new_dc[4]                         ; pwm_ctrl:i_pwm_ctrl|new_dc[4]                         ; tc_clock_50                                         ; tc_clock_50 ; 0.000        ; 0.000      ; 0.539      ;
; 0.387  ; pwm_ctrl:i_pwm_ctrl|new_dc[6]                         ; pwm_ctrl:i_pwm_ctrl|new_dc[6]                         ; tc_clock_50                                         ; tc_clock_50 ; 0.000        ; 0.000      ; 0.539      ;
; 0.388  ; serial_uart:i_serial_uart|rx_bit_cnt[6]               ; serial_uart:i_serial_uart|rx_bit_cnt[6]               ; tc_clock_50                                         ; tc_clock_50 ; 0.000        ; 0.000      ; 0.540      ;
; 0.389  ; key_ctrl:i_key_ctrl|key_off_n_2r                      ; key_ctrl:i_key_ctrl|key_on                            ; tc_clock_50                                         ; tc_clock_50 ; 0.000        ; 0.000      ; 0.541      ;
; 0.390  ; serial_uart:i_serial_uart|rx_state.s_stop_bit         ; serial_uart:i_serial_uart|rx_bit_no[0]                ; tc_clock_50                                         ; tc_clock_50 ; 0.000        ; 0.000      ; 0.542      ;
; 0.394  ; pwm_ctrl:i_pwm_ctrl|new_dc[1]                         ; pwm_ctrl:i_pwm_ctrl|new_dc[1]                         ; tc_clock_50                                         ; tc_clock_50 ; 0.000        ; 0.000      ; 0.546      ;
; 0.395  ; serial_uart:i_serial_uart|reset_2r                    ; serial_uart:i_serial_uart|rx_state.s_rx_data          ; tc_clock_50                                         ; tc_clock_50 ; 0.000        ; 0.000      ; 0.547      ;
+--------+-------------------------------------------------------+-------------------------------------------------------+-----------------------------------------------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Hold: '\b_gen_pll:i_altera_pll|altpll_component|pll|clk[1]'                                                                                                                                                                                         ;
+-------+-------------------------------------------------+-------------------------------------------------+-----------------------------------------------------+-----------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                       ; To Node                                         ; Launch Clock                                        ; Latch Clock                                         ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------+-------------------------------------------------+-----------------------------------------------------+-----------------------------------------------------+--------------+------------+------------+
; 0.215 ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_cnt[0] ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_cnt[0] ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.368 ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_cnt[0] ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_cnt[1] ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.520      ;
; 0.371 ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_cnt[2] ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_cnt[2] ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.523      ;
; 0.372 ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_cnt[6] ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_cnt[6] ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.524      ;
; 0.373 ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_cnt[5] ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_cnt[5] ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.525      ;
; 0.381 ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_cnt[3] ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_cnt[3] ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.533      ;
; 0.381 ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_cnt[1] ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_cnt[1] ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.533      ;
; 0.383 ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_cnt[4] ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_cnt[4] ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.535      ;
; 0.446 ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_cnt[4] ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_cnt[0] ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.598      ;
; 0.462 ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_cnt[4] ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_out    ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.614      ;
; 0.476 ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_cnt[5] ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_cnt[0] ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.628      ;
; 0.493 ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_cnt[5] ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_out    ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.645      ;
; 0.503 ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_cnt[0] ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_cnt[2] ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.655      ;
; 0.509 ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_cnt[2] ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_cnt[3] ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.661      ;
; 0.521 ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_cnt[3] ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_cnt[4] ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.673      ;
; 0.521 ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_cnt[1] ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_cnt[2] ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.673      ;
; 0.523 ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_cnt[4] ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_cnt[5] ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.675      ;
; 0.538 ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_cnt[0] ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_cnt[3] ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.690      ;
; 0.544 ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_cnt[2] ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_cnt[4] ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.696      ;
; 0.549 ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_cnt[6] ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_cnt[0] ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.701      ;
; 0.556 ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_cnt[3] ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_cnt[5] ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.708      ;
; 0.556 ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_cnt[1] ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_cnt[3] ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.708      ;
; 0.562 ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_cnt[6] ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_out    ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.714      ;
; 0.566 ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_cnt[5] ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_cnt[6] ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.718      ;
; 0.571 ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_cnt[1] ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_cnt[0] ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.723      ;
; 0.573 ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_cnt[0] ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_cnt[4] ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.725      ;
; 0.579 ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_cnt[2] ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_cnt[5] ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.731      ;
; 0.591 ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_cnt[1] ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_cnt[4] ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.743      ;
; 0.601 ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_cnt[2] ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_cnt[0] ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.753      ;
; 0.608 ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_cnt[0] ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_cnt[5] ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.760      ;
; 0.617 ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_cnt[4] ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_cnt[6] ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.769      ;
; 0.626 ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_cnt[1] ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_cnt[5] ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.778      ;
; 0.650 ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_cnt[3] ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_cnt[6] ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.802      ;
; 0.673 ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_cnt[2] ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_cnt[6] ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.825      ;
; 0.681 ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_cnt[3] ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_cnt[0] ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.833      ;
; 0.702 ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_cnt[0] ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_cnt[6] ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.854      ;
; 0.709 ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_cnt[4] ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_cnt[1] ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.861      ;
; 0.709 ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_cnt[4] ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_cnt[2] ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.861      ;
; 0.709 ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_cnt[4] ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_cnt[3] ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.861      ;
; 0.720 ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_cnt[1] ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_cnt[6] ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.872      ;
; 0.740 ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_cnt[5] ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_cnt[1] ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.892      ;
; 0.740 ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_cnt[5] ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_cnt[2] ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.892      ;
; 0.740 ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_cnt[5] ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_cnt[3] ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.892      ;
; 0.740 ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_cnt[5] ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_cnt[4] ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.892      ;
; 0.757 ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_cnt[1] ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_out    ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.909      ;
; 0.787 ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_cnt[2] ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_out    ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.939      ;
; 0.809 ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_cnt[6] ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_cnt[5] ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.961      ;
; 0.809 ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_cnt[6] ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_cnt[1] ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.961      ;
; 0.809 ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_cnt[6] ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_cnt[2] ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.961      ;
; 0.809 ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_cnt[6] ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_cnt[3] ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.961      ;
; 0.809 ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_cnt[6] ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_cnt[4] ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.961      ;
; 0.850 ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_cnt[0] ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_out    ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 1.002      ;
; 0.867 ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_cnt[3] ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_out    ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 1.019      ;
; 1.034 ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_cnt[2] ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_cnt[1] ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 1.186      ;
; 1.114 ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_cnt[3] ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_cnt[1] ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 1.266      ;
; 1.114 ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_cnt[3] ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_cnt[2] ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 1.266      ;
+-------+-------------------------------------------------+-------------------------------------------------+-----------------------------------------------------+-----------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Recovery: 'tc_clock_50'                                                                                                                                                                             ;
+--------+----------------------------------------------+-------------------------------------------+-----------------------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                    ; To Node                                   ; Launch Clock                                        ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------+-------------------------------------------+-----------------------------------------------------+-------------+--------------+------------+------------+
; 20.754 ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_out ; pwm_ctrl:i_pwm_ctrl|one_ms_cnt[0]         ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; tc_clock_50 ; 20.000       ; 2.056      ; 1.334      ;
; 20.754 ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_out ; pwm_ctrl:i_pwm_ctrl|one_ms_cnt[1]         ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; tc_clock_50 ; 20.000       ; 2.056      ; 1.334      ;
; 20.754 ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_out ; pwm_ctrl:i_pwm_ctrl|one_ms_cnt[2]         ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; tc_clock_50 ; 20.000       ; 2.056      ; 1.334      ;
; 20.754 ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_out ; pwm_ctrl:i_pwm_ctrl|one_ms_cnt[3]         ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; tc_clock_50 ; 20.000       ; 2.056      ; 1.334      ;
; 20.754 ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_out ; pwm_ctrl:i_pwm_ctrl|one_ms_cnt[4]         ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; tc_clock_50 ; 20.000       ; 2.056      ; 1.334      ;
; 20.754 ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_out ; pwm_ctrl:i_pwm_ctrl|one_ms_cnt[5]         ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; tc_clock_50 ; 20.000       ; 2.056      ; 1.334      ;
; 20.754 ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_out ; pwm_ctrl:i_pwm_ctrl|one_ms_cnt[6]         ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; tc_clock_50 ; 20.000       ; 2.056      ; 1.334      ;
; 20.754 ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_out ; pwm_ctrl:i_pwm_ctrl|one_ms_cnt[7]         ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; tc_clock_50 ; 20.000       ; 2.056      ; 1.334      ;
; 20.754 ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_out ; pwm_ctrl:i_pwm_ctrl|one_ms_cnt[8]         ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; tc_clock_50 ; 20.000       ; 2.056      ; 1.334      ;
; 20.754 ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_out ; pwm_ctrl:i_pwm_ctrl|one_ms_cnt[9]         ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; tc_clock_50 ; 20.000       ; 2.056      ; 1.334      ;
; 20.754 ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_out ; pwm_ctrl:i_pwm_ctrl|one_ms_cnt[10]        ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; tc_clock_50 ; 20.000       ; 2.056      ; 1.334      ;
; 20.754 ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_out ; pwm_ctrl:i_pwm_ctrl|one_ms_cnt[11]        ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; tc_clock_50 ; 20.000       ; 2.056      ; 1.334      ;
; 20.754 ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_out ; pwm_ctrl:i_pwm_ctrl|one_ms_cnt[12]        ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; tc_clock_50 ; 20.000       ; 2.056      ; 1.334      ;
; 20.754 ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_out ; pwm_ctrl:i_pwm_ctrl|one_ms_cnt[13]        ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; tc_clock_50 ; 20.000       ; 2.056      ; 1.334      ;
; 20.754 ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_out ; pwm_ctrl:i_pwm_ctrl|one_ms_cnt[14]        ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; tc_clock_50 ; 20.000       ; 2.056      ; 1.334      ;
; 20.754 ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_out ; pwm_ctrl:i_pwm_ctrl|one_ms_cnt[15]        ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; tc_clock_50 ; 20.000       ; 2.056      ; 1.334      ;
; 20.837 ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_out ; serial_ctrl:i_serial_ctrl|serial_down_out ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; tc_clock_50 ; 20.000       ; 2.063      ; 1.258      ;
; 20.837 ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_out ; serial_ctrl:i_serial_ctrl|serial_up_out   ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; tc_clock_50 ; 20.000       ; 2.063      ; 1.258      ;
; 20.837 ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_out ; serial_ctrl:i_serial_ctrl|serial_on_out   ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; tc_clock_50 ; 20.000       ; 2.063      ; 1.258      ;
; 20.837 ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_out ; serial_ctrl:i_serial_ctrl|serial_off_out  ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; tc_clock_50 ; 20.000       ; 2.063      ; 1.258      ;
; 20.852 ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_out ; pwm_ctrl:i_pwm_ctrl|dc_cnt[2]             ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; tc_clock_50 ; 20.000       ; 2.054      ; 1.234      ;
; 20.852 ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_out ; pwm_ctrl:i_pwm_ctrl|dc_cnt[3]             ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; tc_clock_50 ; 20.000       ; 2.054      ; 1.234      ;
; 20.852 ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_out ; pwm_ctrl:i_pwm_ctrl|dc_cnt[4]             ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; tc_clock_50 ; 20.000       ; 2.054      ; 1.234      ;
; 20.852 ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_out ; pwm_ctrl:i_pwm_ctrl|dc_cnt[5]             ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; tc_clock_50 ; 20.000       ; 2.054      ; 1.234      ;
; 20.852 ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_out ; pwm_ctrl:i_pwm_ctrl|dc_cnt[6]             ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; tc_clock_50 ; 20.000       ; 2.054      ; 1.234      ;
; 20.852 ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_out ; pwm_ctrl:i_pwm_ctrl|dc_cnt[7]             ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; tc_clock_50 ; 20.000       ; 2.054      ; 1.234      ;
; 20.852 ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_out ; pwm_ctrl:i_pwm_ctrl|dc_cnt[8]             ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; tc_clock_50 ; 20.000       ; 2.054      ; 1.234      ;
; 20.852 ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_out ; pwm_ctrl:i_pwm_ctrl|dc_cnt[9]             ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; tc_clock_50 ; 20.000       ; 2.054      ; 1.234      ;
; 20.852 ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_out ; pwm_ctrl:i_pwm_ctrl|dc_cnt[10]            ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; tc_clock_50 ; 20.000       ; 2.054      ; 1.234      ;
; 20.852 ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_out ; pwm_ctrl:i_pwm_ctrl|dc_cnt[11]            ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; tc_clock_50 ; 20.000       ; 2.054      ; 1.234      ;
; 20.852 ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_out ; pwm_ctrl:i_pwm_ctrl|dc_cnt[12]            ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; tc_clock_50 ; 20.000       ; 2.054      ; 1.234      ;
; 20.852 ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_out ; pwm_ctrl:i_pwm_ctrl|dc_cnt[13]            ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; tc_clock_50 ; 20.000       ; 2.054      ; 1.234      ;
; 20.852 ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_out ; pwm_ctrl:i_pwm_ctrl|dc_cnt[14]            ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; tc_clock_50 ; 20.000       ; 2.054      ; 1.234      ;
; 20.852 ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_out ; pwm_ctrl:i_pwm_ctrl|dc_cnt[15]            ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; tc_clock_50 ; 20.000       ; 2.054      ; 1.234      ;
; 20.897 ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_out ; key_ctrl:i_key_ctrl|key_on                ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; tc_clock_50 ; 20.000       ; 2.063      ; 1.198      ;
; 20.993 ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_out ; pwm_ctrl:i_pwm_ctrl|new_dc[0]             ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; tc_clock_50 ; 20.000       ; 2.052      ; 1.091      ;
; 20.993 ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_out ; pwm_ctrl:i_pwm_ctrl|new_dc[1]             ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; tc_clock_50 ; 20.000       ; 2.052      ; 1.091      ;
; 20.993 ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_out ; pwm_ctrl:i_pwm_ctrl|new_dc[2]             ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; tc_clock_50 ; 20.000       ; 2.052      ; 1.091      ;
; 20.993 ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_out ; pwm_ctrl:i_pwm_ctrl|new_dc[3]             ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; tc_clock_50 ; 20.000       ; 2.052      ; 1.091      ;
; 20.993 ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_out ; pwm_ctrl:i_pwm_ctrl|new_dc[4]             ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; tc_clock_50 ; 20.000       ; 2.052      ; 1.091      ;
; 20.993 ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_out ; pwm_ctrl:i_pwm_ctrl|new_dc[5]             ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; tc_clock_50 ; 20.000       ; 2.052      ; 1.091      ;
; 20.993 ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_out ; pwm_ctrl:i_pwm_ctrl|new_dc[6]             ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; tc_clock_50 ; 20.000       ; 2.052      ; 1.091      ;
; 20.993 ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_out ; pwm_ctrl:i_pwm_ctrl|new_dc[7]             ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; tc_clock_50 ; 20.000       ; 2.052      ; 1.091      ;
; 20.995 ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_out ; key_ctrl:i_key_ctrl|key_off               ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; tc_clock_50 ; 20.000       ; 2.061      ; 1.098      ;
; 20.995 ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_out ; key_ctrl:i_key_ctrl|key_up                ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; tc_clock_50 ; 20.000       ; 2.061      ; 1.098      ;
; 20.995 ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_out ; pwm_ctrl:i_pwm_ctrl|pwm_state.s_off       ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; tc_clock_50 ; 20.000       ; 2.061      ; 1.098      ;
; 20.995 ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_out ; key_ctrl:i_key_ctrl|key_down              ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; tc_clock_50 ; 20.000       ; 2.061      ; 1.098      ;
; 20.995 ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_out ; pwm_ctrl:i_pwm_ctrl|pwm_state.s_down      ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; tc_clock_50 ; 20.000       ; 2.061      ; 1.098      ;
; 20.995 ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_out ; pwm_ctrl:i_pwm_ctrl|pwm_state.s_up        ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; tc_clock_50 ; 20.000       ; 2.061      ; 1.098      ;
; 20.995 ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_out ; pwm_ctrl:i_pwm_ctrl|pwm_state.s_on        ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; tc_clock_50 ; 20.000       ; 2.061      ; 1.098      ;
+--------+----------------------------------------------+-------------------------------------------+-----------------------------------------------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Removal: 'tc_clock_50'                                                                                                                                                                              ;
+--------+----------------------------------------------+-------------------------------------------+-----------------------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                    ; To Node                                   ; Launch Clock                                        ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------+-------------------------------------------+-----------------------------------------------------+-------------+--------------+------------+------------+
; -1.115 ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_out ; key_ctrl:i_key_ctrl|key_off               ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; tc_clock_50 ; 0.000        ; 2.061      ; 1.098      ;
; -1.115 ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_out ; key_ctrl:i_key_ctrl|key_up                ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; tc_clock_50 ; 0.000        ; 2.061      ; 1.098      ;
; -1.115 ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_out ; pwm_ctrl:i_pwm_ctrl|pwm_state.s_off       ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; tc_clock_50 ; 0.000        ; 2.061      ; 1.098      ;
; -1.115 ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_out ; key_ctrl:i_key_ctrl|key_down              ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; tc_clock_50 ; 0.000        ; 2.061      ; 1.098      ;
; -1.115 ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_out ; pwm_ctrl:i_pwm_ctrl|pwm_state.s_down      ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; tc_clock_50 ; 0.000        ; 2.061      ; 1.098      ;
; -1.115 ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_out ; pwm_ctrl:i_pwm_ctrl|pwm_state.s_up        ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; tc_clock_50 ; 0.000        ; 2.061      ; 1.098      ;
; -1.115 ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_out ; pwm_ctrl:i_pwm_ctrl|pwm_state.s_on        ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; tc_clock_50 ; 0.000        ; 2.061      ; 1.098      ;
; -1.113 ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_out ; pwm_ctrl:i_pwm_ctrl|new_dc[0]             ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; tc_clock_50 ; 0.000        ; 2.052      ; 1.091      ;
; -1.113 ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_out ; pwm_ctrl:i_pwm_ctrl|new_dc[1]             ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; tc_clock_50 ; 0.000        ; 2.052      ; 1.091      ;
; -1.113 ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_out ; pwm_ctrl:i_pwm_ctrl|new_dc[2]             ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; tc_clock_50 ; 0.000        ; 2.052      ; 1.091      ;
; -1.113 ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_out ; pwm_ctrl:i_pwm_ctrl|new_dc[3]             ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; tc_clock_50 ; 0.000        ; 2.052      ; 1.091      ;
; -1.113 ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_out ; pwm_ctrl:i_pwm_ctrl|new_dc[4]             ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; tc_clock_50 ; 0.000        ; 2.052      ; 1.091      ;
; -1.113 ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_out ; pwm_ctrl:i_pwm_ctrl|new_dc[5]             ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; tc_clock_50 ; 0.000        ; 2.052      ; 1.091      ;
; -1.113 ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_out ; pwm_ctrl:i_pwm_ctrl|new_dc[6]             ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; tc_clock_50 ; 0.000        ; 2.052      ; 1.091      ;
; -1.113 ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_out ; pwm_ctrl:i_pwm_ctrl|new_dc[7]             ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; tc_clock_50 ; 0.000        ; 2.052      ; 1.091      ;
; -1.017 ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_out ; key_ctrl:i_key_ctrl|key_on                ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; tc_clock_50 ; 0.000        ; 2.063      ; 1.198      ;
; -0.972 ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_out ; pwm_ctrl:i_pwm_ctrl|dc_cnt[2]             ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; tc_clock_50 ; 0.000        ; 2.054      ; 1.234      ;
; -0.972 ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_out ; pwm_ctrl:i_pwm_ctrl|dc_cnt[3]             ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; tc_clock_50 ; 0.000        ; 2.054      ; 1.234      ;
; -0.972 ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_out ; pwm_ctrl:i_pwm_ctrl|dc_cnt[4]             ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; tc_clock_50 ; 0.000        ; 2.054      ; 1.234      ;
; -0.972 ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_out ; pwm_ctrl:i_pwm_ctrl|dc_cnt[5]             ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; tc_clock_50 ; 0.000        ; 2.054      ; 1.234      ;
; -0.972 ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_out ; pwm_ctrl:i_pwm_ctrl|dc_cnt[6]             ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; tc_clock_50 ; 0.000        ; 2.054      ; 1.234      ;
; -0.972 ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_out ; pwm_ctrl:i_pwm_ctrl|dc_cnt[7]             ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; tc_clock_50 ; 0.000        ; 2.054      ; 1.234      ;
; -0.972 ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_out ; pwm_ctrl:i_pwm_ctrl|dc_cnt[8]             ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; tc_clock_50 ; 0.000        ; 2.054      ; 1.234      ;
; -0.972 ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_out ; pwm_ctrl:i_pwm_ctrl|dc_cnt[9]             ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; tc_clock_50 ; 0.000        ; 2.054      ; 1.234      ;
; -0.972 ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_out ; pwm_ctrl:i_pwm_ctrl|dc_cnt[10]            ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; tc_clock_50 ; 0.000        ; 2.054      ; 1.234      ;
; -0.972 ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_out ; pwm_ctrl:i_pwm_ctrl|dc_cnt[11]            ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; tc_clock_50 ; 0.000        ; 2.054      ; 1.234      ;
; -0.972 ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_out ; pwm_ctrl:i_pwm_ctrl|dc_cnt[12]            ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; tc_clock_50 ; 0.000        ; 2.054      ; 1.234      ;
; -0.972 ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_out ; pwm_ctrl:i_pwm_ctrl|dc_cnt[13]            ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; tc_clock_50 ; 0.000        ; 2.054      ; 1.234      ;
; -0.972 ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_out ; pwm_ctrl:i_pwm_ctrl|dc_cnt[14]            ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; tc_clock_50 ; 0.000        ; 2.054      ; 1.234      ;
; -0.972 ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_out ; pwm_ctrl:i_pwm_ctrl|dc_cnt[15]            ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; tc_clock_50 ; 0.000        ; 2.054      ; 1.234      ;
; -0.957 ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_out ; serial_ctrl:i_serial_ctrl|serial_down_out ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; tc_clock_50 ; 0.000        ; 2.063      ; 1.258      ;
; -0.957 ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_out ; serial_ctrl:i_serial_ctrl|serial_up_out   ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; tc_clock_50 ; 0.000        ; 2.063      ; 1.258      ;
; -0.957 ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_out ; serial_ctrl:i_serial_ctrl|serial_on_out   ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; tc_clock_50 ; 0.000        ; 2.063      ; 1.258      ;
; -0.957 ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_out ; serial_ctrl:i_serial_ctrl|serial_off_out  ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; tc_clock_50 ; 0.000        ; 2.063      ; 1.258      ;
; -0.874 ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_out ; pwm_ctrl:i_pwm_ctrl|one_ms_cnt[0]         ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; tc_clock_50 ; 0.000        ; 2.056      ; 1.334      ;
; -0.874 ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_out ; pwm_ctrl:i_pwm_ctrl|one_ms_cnt[1]         ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; tc_clock_50 ; 0.000        ; 2.056      ; 1.334      ;
; -0.874 ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_out ; pwm_ctrl:i_pwm_ctrl|one_ms_cnt[2]         ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; tc_clock_50 ; 0.000        ; 2.056      ; 1.334      ;
; -0.874 ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_out ; pwm_ctrl:i_pwm_ctrl|one_ms_cnt[3]         ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; tc_clock_50 ; 0.000        ; 2.056      ; 1.334      ;
; -0.874 ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_out ; pwm_ctrl:i_pwm_ctrl|one_ms_cnt[4]         ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; tc_clock_50 ; 0.000        ; 2.056      ; 1.334      ;
; -0.874 ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_out ; pwm_ctrl:i_pwm_ctrl|one_ms_cnt[5]         ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; tc_clock_50 ; 0.000        ; 2.056      ; 1.334      ;
; -0.874 ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_out ; pwm_ctrl:i_pwm_ctrl|one_ms_cnt[6]         ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; tc_clock_50 ; 0.000        ; 2.056      ; 1.334      ;
; -0.874 ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_out ; pwm_ctrl:i_pwm_ctrl|one_ms_cnt[7]         ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; tc_clock_50 ; 0.000        ; 2.056      ; 1.334      ;
; -0.874 ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_out ; pwm_ctrl:i_pwm_ctrl|one_ms_cnt[8]         ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; tc_clock_50 ; 0.000        ; 2.056      ; 1.334      ;
; -0.874 ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_out ; pwm_ctrl:i_pwm_ctrl|one_ms_cnt[9]         ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; tc_clock_50 ; 0.000        ; 2.056      ; 1.334      ;
; -0.874 ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_out ; pwm_ctrl:i_pwm_ctrl|one_ms_cnt[10]        ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; tc_clock_50 ; 0.000        ; 2.056      ; 1.334      ;
; -0.874 ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_out ; pwm_ctrl:i_pwm_ctrl|one_ms_cnt[11]        ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; tc_clock_50 ; 0.000        ; 2.056      ; 1.334      ;
; -0.874 ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_out ; pwm_ctrl:i_pwm_ctrl|one_ms_cnt[12]        ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; tc_clock_50 ; 0.000        ; 2.056      ; 1.334      ;
; -0.874 ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_out ; pwm_ctrl:i_pwm_ctrl|one_ms_cnt[13]        ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; tc_clock_50 ; 0.000        ; 2.056      ; 1.334      ;
; -0.874 ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_out ; pwm_ctrl:i_pwm_ctrl|one_ms_cnt[14]        ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; tc_clock_50 ; 0.000        ; 2.056      ; 1.334      ;
; -0.874 ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_out ; pwm_ctrl:i_pwm_ctrl|one_ms_cnt[15]        ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; tc_clock_50 ; 0.000        ; 2.056      ; 1.334      ;
+--------+----------------------------------------------+-------------------------------------------+-----------------------------------------------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: '\b_gen_pll:i_altera_pll|altpll_component|pll|clk[1]'                                                                                                          ;
+--------+--------------+----------------+------------------+-----------------------------------------------------+------------+-----------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                                               ; Clock Edge ; Target                                                          ;
+--------+--------------+----------------+------------------+-----------------------------------------------------+------------+-----------------------------------------------------------------+
; 9.000  ; 10.000       ; 1.000          ; High Pulse Width ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; Rise       ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_cnt[0]                 ;
; 9.000  ; 10.000       ; 1.000          ; Low Pulse Width  ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; Rise       ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_cnt[0]                 ;
; 9.000  ; 10.000       ; 1.000          ; High Pulse Width ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; Rise       ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_cnt[1]                 ;
; 9.000  ; 10.000       ; 1.000          ; Low Pulse Width  ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; Rise       ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_cnt[1]                 ;
; 9.000  ; 10.000       ; 1.000          ; High Pulse Width ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; Rise       ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_cnt[2]                 ;
; 9.000  ; 10.000       ; 1.000          ; Low Pulse Width  ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; Rise       ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_cnt[2]                 ;
; 9.000  ; 10.000       ; 1.000          ; High Pulse Width ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; Rise       ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_cnt[3]                 ;
; 9.000  ; 10.000       ; 1.000          ; Low Pulse Width  ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; Rise       ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_cnt[3]                 ;
; 9.000  ; 10.000       ; 1.000          ; High Pulse Width ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; Rise       ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_cnt[4]                 ;
; 9.000  ; 10.000       ; 1.000          ; Low Pulse Width  ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; Rise       ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_cnt[4]                 ;
; 9.000  ; 10.000       ; 1.000          ; High Pulse Width ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; Rise       ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_cnt[5]                 ;
; 9.000  ; 10.000       ; 1.000          ; Low Pulse Width  ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; Rise       ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_cnt[5]                 ;
; 9.000  ; 10.000       ; 1.000          ; High Pulse Width ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; Rise       ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_cnt[6]                 ;
; 9.000  ; 10.000       ; 1.000          ; Low Pulse Width  ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; Rise       ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_cnt[6]                 ;
; 9.000  ; 10.000       ; 1.000          ; High Pulse Width ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; Rise       ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_out                    ;
; 9.000  ; 10.000       ; 1.000          ; Low Pulse Width  ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; Rise       ; reset_ctrl:\b_gen_pll:i_reset_ctrl|reset_out                    ;
; 10.000 ; 10.000       ; 0.000          ; High Pulse Width ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; Rise       ; \b_gen_pll:i_altera_pll|altpll_component|_clk1~clkctrl|inclk[0] ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; Rise       ; \b_gen_pll:i_altera_pll|altpll_component|_clk1~clkctrl|inclk[0] ;
; 10.000 ; 10.000       ; 0.000          ; High Pulse Width ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; Rise       ; \b_gen_pll:i_altera_pll|altpll_component|_clk1~clkctrl|outclk   ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; Rise       ; \b_gen_pll:i_altera_pll|altpll_component|_clk1~clkctrl|outclk   ;
; 10.000 ; 10.000       ; 0.000          ; High Pulse Width ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; Rise       ; \b_gen_pll:i_reset_ctrl|reset_cnt[0]|clk                        ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; Rise       ; \b_gen_pll:i_reset_ctrl|reset_cnt[0]|clk                        ;
; 10.000 ; 10.000       ; 0.000          ; High Pulse Width ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; Rise       ; \b_gen_pll:i_reset_ctrl|reset_cnt[1]|clk                        ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; Rise       ; \b_gen_pll:i_reset_ctrl|reset_cnt[1]|clk                        ;
; 10.000 ; 10.000       ; 0.000          ; High Pulse Width ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; Rise       ; \b_gen_pll:i_reset_ctrl|reset_cnt[2]|clk                        ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; Rise       ; \b_gen_pll:i_reset_ctrl|reset_cnt[2]|clk                        ;
; 10.000 ; 10.000       ; 0.000          ; High Pulse Width ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; Rise       ; \b_gen_pll:i_reset_ctrl|reset_cnt[3]|clk                        ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; Rise       ; \b_gen_pll:i_reset_ctrl|reset_cnt[3]|clk                        ;
; 10.000 ; 10.000       ; 0.000          ; High Pulse Width ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; Rise       ; \b_gen_pll:i_reset_ctrl|reset_cnt[4]|clk                        ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; Rise       ; \b_gen_pll:i_reset_ctrl|reset_cnt[4]|clk                        ;
; 10.000 ; 10.000       ; 0.000          ; High Pulse Width ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; Rise       ; \b_gen_pll:i_reset_ctrl|reset_cnt[5]|clk                        ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; Rise       ; \b_gen_pll:i_reset_ctrl|reset_cnt[5]|clk                        ;
; 10.000 ; 10.000       ; 0.000          ; High Pulse Width ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; Rise       ; \b_gen_pll:i_reset_ctrl|reset_cnt[6]|clk                        ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; Rise       ; \b_gen_pll:i_reset_ctrl|reset_cnt[6]|clk                        ;
; 10.000 ; 10.000       ; 0.000          ; High Pulse Width ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; Rise       ; \b_gen_pll:i_reset_ctrl|reset_out|clk                           ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; Rise       ; \b_gen_pll:i_reset_ctrl|reset_out|clk                           ;
+--------+--------------+----------------+------------------+-----------------------------------------------------+------------+-----------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: 'tc_clock_50'                                                                            ;
+-------+--------------+----------------+------------------+-------------+------------+------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock       ; Clock Edge ; Target                             ;
+-------+--------------+----------------+------------------+-------------+------------+------------------------------------+
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; tc_clock_50 ; Rise       ; key_ctrl:i_key_ctrl|key_down       ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; tc_clock_50 ; Rise       ; key_ctrl:i_key_ctrl|key_down       ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; tc_clock_50 ; Rise       ; key_ctrl:i_key_ctrl|key_down_n_2r  ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; tc_clock_50 ; Rise       ; key_ctrl:i_key_ctrl|key_down_n_2r  ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; tc_clock_50 ; Rise       ; key_ctrl:i_key_ctrl|key_down_n_r   ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; tc_clock_50 ; Rise       ; key_ctrl:i_key_ctrl|key_down_n_r   ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; tc_clock_50 ; Rise       ; key_ctrl:i_key_ctrl|key_in_states  ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; tc_clock_50 ; Rise       ; key_ctrl:i_key_ctrl|key_in_states  ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; tc_clock_50 ; Rise       ; key_ctrl:i_key_ctrl|key_off        ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; tc_clock_50 ; Rise       ; key_ctrl:i_key_ctrl|key_off        ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; tc_clock_50 ; Rise       ; key_ctrl:i_key_ctrl|key_off_n_2r   ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; tc_clock_50 ; Rise       ; key_ctrl:i_key_ctrl|key_off_n_2r   ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; tc_clock_50 ; Rise       ; key_ctrl:i_key_ctrl|key_off_n_r    ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; tc_clock_50 ; Rise       ; key_ctrl:i_key_ctrl|key_off_n_r    ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; tc_clock_50 ; Rise       ; key_ctrl:i_key_ctrl|key_on         ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; tc_clock_50 ; Rise       ; key_ctrl:i_key_ctrl|key_on         ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; tc_clock_50 ; Rise       ; key_ctrl:i_key_ctrl|key_on_n_2r    ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; tc_clock_50 ; Rise       ; key_ctrl:i_key_ctrl|key_on_n_2r    ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; tc_clock_50 ; Rise       ; key_ctrl:i_key_ctrl|key_on_n_r     ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; tc_clock_50 ; Rise       ; key_ctrl:i_key_ctrl|key_on_n_r     ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; tc_clock_50 ; Rise       ; key_ctrl:i_key_ctrl|key_up         ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; tc_clock_50 ; Rise       ; key_ctrl:i_key_ctrl|key_up         ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; tc_clock_50 ; Rise       ; key_ctrl:i_key_ctrl|key_up_n_2r    ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; tc_clock_50 ; Rise       ; key_ctrl:i_key_ctrl|key_up_n_2r    ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; tc_clock_50 ; Rise       ; key_ctrl:i_key_ctrl|key_up_n_r     ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; tc_clock_50 ; Rise       ; key_ctrl:i_key_ctrl|key_up_n_r     ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; tc_clock_50 ; Rise       ; pwm_ctrl:i_pwm_ctrl|dc_cnt[10]     ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; tc_clock_50 ; Rise       ; pwm_ctrl:i_pwm_ctrl|dc_cnt[10]     ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; tc_clock_50 ; Rise       ; pwm_ctrl:i_pwm_ctrl|dc_cnt[11]     ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; tc_clock_50 ; Rise       ; pwm_ctrl:i_pwm_ctrl|dc_cnt[11]     ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; tc_clock_50 ; Rise       ; pwm_ctrl:i_pwm_ctrl|dc_cnt[12]     ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; tc_clock_50 ; Rise       ; pwm_ctrl:i_pwm_ctrl|dc_cnt[12]     ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; tc_clock_50 ; Rise       ; pwm_ctrl:i_pwm_ctrl|dc_cnt[13]     ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; tc_clock_50 ; Rise       ; pwm_ctrl:i_pwm_ctrl|dc_cnt[13]     ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; tc_clock_50 ; Rise       ; pwm_ctrl:i_pwm_ctrl|dc_cnt[14]     ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; tc_clock_50 ; Rise       ; pwm_ctrl:i_pwm_ctrl|dc_cnt[14]     ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; tc_clock_50 ; Rise       ; pwm_ctrl:i_pwm_ctrl|dc_cnt[15]     ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; tc_clock_50 ; Rise       ; pwm_ctrl:i_pwm_ctrl|dc_cnt[15]     ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; tc_clock_50 ; Rise       ; pwm_ctrl:i_pwm_ctrl|dc_cnt[2]      ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; tc_clock_50 ; Rise       ; pwm_ctrl:i_pwm_ctrl|dc_cnt[2]      ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; tc_clock_50 ; Rise       ; pwm_ctrl:i_pwm_ctrl|dc_cnt[3]      ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; tc_clock_50 ; Rise       ; pwm_ctrl:i_pwm_ctrl|dc_cnt[3]      ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; tc_clock_50 ; Rise       ; pwm_ctrl:i_pwm_ctrl|dc_cnt[4]      ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; tc_clock_50 ; Rise       ; pwm_ctrl:i_pwm_ctrl|dc_cnt[4]      ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; tc_clock_50 ; Rise       ; pwm_ctrl:i_pwm_ctrl|dc_cnt[5]      ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; tc_clock_50 ; Rise       ; pwm_ctrl:i_pwm_ctrl|dc_cnt[5]      ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; tc_clock_50 ; Rise       ; pwm_ctrl:i_pwm_ctrl|dc_cnt[6]      ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; tc_clock_50 ; Rise       ; pwm_ctrl:i_pwm_ctrl|dc_cnt[6]      ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; tc_clock_50 ; Rise       ; pwm_ctrl:i_pwm_ctrl|dc_cnt[7]      ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; tc_clock_50 ; Rise       ; pwm_ctrl:i_pwm_ctrl|dc_cnt[7]      ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; tc_clock_50 ; Rise       ; pwm_ctrl:i_pwm_ctrl|dc_cnt[8]      ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; tc_clock_50 ; Rise       ; pwm_ctrl:i_pwm_ctrl|dc_cnt[8]      ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; tc_clock_50 ; Rise       ; pwm_ctrl:i_pwm_ctrl|dc_cnt[9]      ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; tc_clock_50 ; Rise       ; pwm_ctrl:i_pwm_ctrl|dc_cnt[9]      ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; tc_clock_50 ; Rise       ; pwm_ctrl:i_pwm_ctrl|led            ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; tc_clock_50 ; Rise       ; pwm_ctrl:i_pwm_ctrl|led            ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; tc_clock_50 ; Rise       ; pwm_ctrl:i_pwm_ctrl|new_dc[0]      ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; tc_clock_50 ; Rise       ; pwm_ctrl:i_pwm_ctrl|new_dc[0]      ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; tc_clock_50 ; Rise       ; pwm_ctrl:i_pwm_ctrl|new_dc[1]      ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; tc_clock_50 ; Rise       ; pwm_ctrl:i_pwm_ctrl|new_dc[1]      ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; tc_clock_50 ; Rise       ; pwm_ctrl:i_pwm_ctrl|new_dc[2]      ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; tc_clock_50 ; Rise       ; pwm_ctrl:i_pwm_ctrl|new_dc[2]      ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; tc_clock_50 ; Rise       ; pwm_ctrl:i_pwm_ctrl|new_dc[3]      ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; tc_clock_50 ; Rise       ; pwm_ctrl:i_pwm_ctrl|new_dc[3]      ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; tc_clock_50 ; Rise       ; pwm_ctrl:i_pwm_ctrl|new_dc[4]      ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; tc_clock_50 ; Rise       ; pwm_ctrl:i_pwm_ctrl|new_dc[4]      ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; tc_clock_50 ; Rise       ; pwm_ctrl:i_pwm_ctrl|new_dc[5]      ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; tc_clock_50 ; Rise       ; pwm_ctrl:i_pwm_ctrl|new_dc[5]      ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; tc_clock_50 ; Rise       ; pwm_ctrl:i_pwm_ctrl|new_dc[6]      ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; tc_clock_50 ; Rise       ; pwm_ctrl:i_pwm_ctrl|new_dc[6]      ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; tc_clock_50 ; Rise       ; pwm_ctrl:i_pwm_ctrl|new_dc[7]      ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; tc_clock_50 ; Rise       ; pwm_ctrl:i_pwm_ctrl|new_dc[7]      ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; tc_clock_50 ; Rise       ; pwm_ctrl:i_pwm_ctrl|one_ms_cnt[0]  ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; tc_clock_50 ; Rise       ; pwm_ctrl:i_pwm_ctrl|one_ms_cnt[0]  ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; tc_clock_50 ; Rise       ; pwm_ctrl:i_pwm_ctrl|one_ms_cnt[10] ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; tc_clock_50 ; Rise       ; pwm_ctrl:i_pwm_ctrl|one_ms_cnt[10] ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; tc_clock_50 ; Rise       ; pwm_ctrl:i_pwm_ctrl|one_ms_cnt[11] ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; tc_clock_50 ; Rise       ; pwm_ctrl:i_pwm_ctrl|one_ms_cnt[11] ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; tc_clock_50 ; Rise       ; pwm_ctrl:i_pwm_ctrl|one_ms_cnt[12] ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; tc_clock_50 ; Rise       ; pwm_ctrl:i_pwm_ctrl|one_ms_cnt[12] ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; tc_clock_50 ; Rise       ; pwm_ctrl:i_pwm_ctrl|one_ms_cnt[13] ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; tc_clock_50 ; Rise       ; pwm_ctrl:i_pwm_ctrl|one_ms_cnt[13] ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; tc_clock_50 ; Rise       ; pwm_ctrl:i_pwm_ctrl|one_ms_cnt[14] ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; tc_clock_50 ; Rise       ; pwm_ctrl:i_pwm_ctrl|one_ms_cnt[14] ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; tc_clock_50 ; Rise       ; pwm_ctrl:i_pwm_ctrl|one_ms_cnt[15] ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; tc_clock_50 ; Rise       ; pwm_ctrl:i_pwm_ctrl|one_ms_cnt[15] ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; tc_clock_50 ; Rise       ; pwm_ctrl:i_pwm_ctrl|one_ms_cnt[1]  ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; tc_clock_50 ; Rise       ; pwm_ctrl:i_pwm_ctrl|one_ms_cnt[1]  ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; tc_clock_50 ; Rise       ; pwm_ctrl:i_pwm_ctrl|one_ms_cnt[2]  ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; tc_clock_50 ; Rise       ; pwm_ctrl:i_pwm_ctrl|one_ms_cnt[2]  ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; tc_clock_50 ; Rise       ; pwm_ctrl:i_pwm_ctrl|one_ms_cnt[3]  ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; tc_clock_50 ; Rise       ; pwm_ctrl:i_pwm_ctrl|one_ms_cnt[3]  ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; tc_clock_50 ; Rise       ; pwm_ctrl:i_pwm_ctrl|one_ms_cnt[4]  ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; tc_clock_50 ; Rise       ; pwm_ctrl:i_pwm_ctrl|one_ms_cnt[4]  ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; tc_clock_50 ; Rise       ; pwm_ctrl:i_pwm_ctrl|one_ms_cnt[5]  ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; tc_clock_50 ; Rise       ; pwm_ctrl:i_pwm_ctrl|one_ms_cnt[5]  ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; tc_clock_50 ; Rise       ; pwm_ctrl:i_pwm_ctrl|one_ms_cnt[6]  ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; tc_clock_50 ; Rise       ; pwm_ctrl:i_pwm_ctrl|one_ms_cnt[6]  ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; tc_clock_50 ; Rise       ; pwm_ctrl:i_pwm_ctrl|one_ms_cnt[7]  ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; tc_clock_50 ; Rise       ; pwm_ctrl:i_pwm_ctrl|one_ms_cnt[7]  ;
+-------+--------------+----------------+------------------+-------------+------------+------------------------------------+


+-------------------------------------------------------------------------+
; Setup Times                                                             ;
+------------+-------------+-------+-------+------------+-----------------+
; Data Port  ; Clock Port  ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+------------+-------------+-------+-------+------------+-----------------+
; fpga_in_rx ; tc_clock_50 ; 1.345 ; 1.345 ; Rise       ; tc_clock_50     ;
; key_n[*]   ; tc_clock_50 ; 1.246 ; 1.246 ; Rise       ; tc_clock_50     ;
;  key_n[0]  ; tc_clock_50 ; 1.152 ; 1.152 ; Rise       ; tc_clock_50     ;
;  key_n[1]  ; tc_clock_50 ; 1.169 ; 1.169 ; Rise       ; tc_clock_50     ;
;  key_n[2]  ; tc_clock_50 ; 1.239 ; 1.239 ; Rise       ; tc_clock_50     ;
;  key_n[3]  ; tc_clock_50 ; 1.246 ; 1.246 ; Rise       ; tc_clock_50     ;
+------------+-------------+-------+-------+------------+-----------------+


+---------------------------------------------------------------------------+
; Hold Times                                                                ;
+------------+-------------+--------+--------+------------+-----------------+
; Data Port  ; Clock Port  ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+------------+-------------+--------+--------+------------+-----------------+
; fpga_in_rx ; tc_clock_50 ; -1.225 ; -1.225 ; Rise       ; tc_clock_50     ;
; key_n[*]   ; tc_clock_50 ; -1.032 ; -1.032 ; Rise       ; tc_clock_50     ;
;  key_n[0]  ; tc_clock_50 ; -1.032 ; -1.032 ; Rise       ; tc_clock_50     ;
;  key_n[1]  ; tc_clock_50 ; -1.049 ; -1.049 ; Rise       ; tc_clock_50     ;
;  key_n[2]  ; tc_clock_50 ; -1.119 ; -1.119 ; Rise       ; tc_clock_50     ;
;  key_n[3]  ; tc_clock_50 ; -1.126 ; -1.126 ; Rise       ; tc_clock_50     ;
+------------+-------------+--------+--------+------------+-----------------+


+------------------------------------------------------------------------+
; Clock to Output Times                                                  ;
+-----------+-------------+-------+-------+------------+-----------------+
; Data Port ; Clock Port  ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-----------+-------------+-------+-------+------------+-----------------+
; ledg[*]   ; tc_clock_50 ; 2.970 ; 2.970 ; Rise       ; tc_clock_50     ;
;  ledg[0]  ; tc_clock_50 ; 2.970 ; 2.970 ; Rise       ; tc_clock_50     ;
; ledr[*]   ; tc_clock_50 ; 2.998 ; 2.998 ; Rise       ; tc_clock_50     ;
;  ledr[0]  ; tc_clock_50 ; 2.998 ; 2.998 ; Rise       ; tc_clock_50     ;
+-----------+-------------+-------+-------+------------+-----------------+


+------------------------------------------------------------------------+
; Minimum Clock to Output Times                                          ;
+-----------+-------------+-------+-------+------------+-----------------+
; Data Port ; Clock Port  ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-----------+-------------+-------+-------+------------+-----------------+
; ledg[*]   ; tc_clock_50 ; 2.970 ; 2.970 ; Rise       ; tc_clock_50     ;
;  ledg[0]  ; tc_clock_50 ; 2.970 ; 2.970 ; Rise       ; tc_clock_50     ;
; ledr[*]   ; tc_clock_50 ; 2.998 ; 2.998 ; Rise       ; tc_clock_50     ;
;  ledr[0]  ; tc_clock_50 ; 2.998 ; 2.998 ; Rise       ; tc_clock_50     ;
+-----------+-------------+-------+-------+------------+-----------------+


+-------------------------------------------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                                                               ;
+------------------------------------------------------+--------+--------+----------+---------+---------------------+
; Clock                                                ; Setup  ; Hold   ; Recovery ; Removal ; Minimum Pulse Width ;
+------------------------------------------------------+--------+--------+----------+---------+---------------------+
; Worst-case Slack                                     ; 6.638  ; -1.279 ; 19.805   ; -1.115  ; 8.889               ;
;  \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; 16.948 ; 0.215  ; N/A      ; N/A     ; 8.889               ;
;  tc_clock_50                                         ; 6.638  ; -1.279 ; 19.805   ; -1.115  ; 8.889               ;
; Design-wide TNS                                      ; 0.0    ; -3.196 ; 0.0      ; -49.146 ; 0.0                 ;
;  \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; 0.000  ; 0.000  ; N/A      ; N/A     ; 0.000               ;
;  tc_clock_50                                         ; 0.000  ; -3.196 ; 0.000    ; -49.146 ; 0.000               ;
+------------------------------------------------------+--------+--------+----------+---------+---------------------+


+-------------------------------------------------------------------------+
; Setup Times                                                             ;
+------------+-------------+-------+-------+------------+-----------------+
; Data Port  ; Clock Port  ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+------------+-------------+-------+-------+------------+-----------------+
; fpga_in_rx ; tc_clock_50 ; 3.107 ; 3.107 ; Rise       ; tc_clock_50     ;
; key_n[*]   ; tc_clock_50 ; 2.852 ; 2.852 ; Rise       ; tc_clock_50     ;
;  key_n[0]  ; tc_clock_50 ; 2.707 ; 2.707 ; Rise       ; tc_clock_50     ;
;  key_n[1]  ; tc_clock_50 ; 2.724 ; 2.724 ; Rise       ; tc_clock_50     ;
;  key_n[2]  ; tc_clock_50 ; 2.852 ; 2.852 ; Rise       ; tc_clock_50     ;
;  key_n[3]  ; tc_clock_50 ; 2.852 ; 2.852 ; Rise       ; tc_clock_50     ;
+------------+-------------+-------+-------+------------+-----------------+


+---------------------------------------------------------------------------+
; Hold Times                                                                ;
+------------+-------------+--------+--------+------------+-----------------+
; Data Port  ; Clock Port  ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+------------+-------------+--------+--------+------------+-----------------+
; fpga_in_rx ; tc_clock_50 ; -1.225 ; -1.225 ; Rise       ; tc_clock_50     ;
; key_n[*]   ; tc_clock_50 ; -1.032 ; -1.032 ; Rise       ; tc_clock_50     ;
;  key_n[0]  ; tc_clock_50 ; -1.032 ; -1.032 ; Rise       ; tc_clock_50     ;
;  key_n[1]  ; tc_clock_50 ; -1.049 ; -1.049 ; Rise       ; tc_clock_50     ;
;  key_n[2]  ; tc_clock_50 ; -1.119 ; -1.119 ; Rise       ; tc_clock_50     ;
;  key_n[3]  ; tc_clock_50 ; -1.126 ; -1.126 ; Rise       ; tc_clock_50     ;
+------------+-------------+--------+--------+------------+-----------------+


+------------------------------------------------------------------------+
; Clock to Output Times                                                  ;
+-----------+-------------+-------+-------+------------+-----------------+
; Data Port ; Clock Port  ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-----------+-------------+-------+-------+------------+-----------------+
; ledg[*]   ; tc_clock_50 ; 5.333 ; 5.333 ; Rise       ; tc_clock_50     ;
;  ledg[0]  ; tc_clock_50 ; 5.333 ; 5.333 ; Rise       ; tc_clock_50     ;
; ledr[*]   ; tc_clock_50 ; 5.362 ; 5.362 ; Rise       ; tc_clock_50     ;
;  ledr[0]  ; tc_clock_50 ; 5.362 ; 5.362 ; Rise       ; tc_clock_50     ;
+-----------+-------------+-------+-------+------------+-----------------+


+------------------------------------------------------------------------+
; Minimum Clock to Output Times                                          ;
+-----------+-------------+-------+-------+------------+-----------------+
; Data Port ; Clock Port  ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-----------+-------------+-------+-------+------------+-----------------+
; ledg[*]   ; tc_clock_50 ; 2.970 ; 2.970 ; Rise       ; tc_clock_50     ;
;  ledg[0]  ; tc_clock_50 ; 2.970 ; 2.970 ; Rise       ; tc_clock_50     ;
; ledr[*]   ; tc_clock_50 ; 2.998 ; 2.998 ; Rise       ; tc_clock_50     ;
;  ledr[0]  ; tc_clock_50 ; 2.998 ; 2.998 ; Rise       ; tc_clock_50     ;
+-----------+-------------+-------+-------+------------+-----------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Setup Transfers                                                                                                                                       ;
+-----------------------------------------------------+-----------------------------------------------------+----------+----------+----------+----------+
; From Clock                                          ; To Clock                                            ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+-----------------------------------------------------+-----------------------------------------------------+----------+----------+----------+----------+
; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; 84       ; 0        ; 0        ; 0        ;
; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; tc_clock_50                                         ; 3        ; 0        ; 0        ; 0        ;
; tc_clock_50                                         ; tc_clock_50                                         ; 1946     ; 0        ; 0        ; 0        ;
+-----------------------------------------------------+-----------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Hold Transfers                                                                                                                                        ;
+-----------------------------------------------------+-----------------------------------------------------+----------+----------+----------+----------+
; From Clock                                          ; To Clock                                            ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+-----------------------------------------------------+-----------------------------------------------------+----------+----------+----------+----------+
; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; 84       ; 0        ; 0        ; 0        ;
; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; tc_clock_50                                         ; 3        ; 0        ; 0        ; 0        ;
; tc_clock_50                                         ; tc_clock_50                                         ; 1946     ; 0        ; 0        ; 0        ;
+-----------------------------------------------------+-----------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+---------------------------------------------------------------------------------------------------------------+
; Recovery Transfers                                                                                            ;
+-----------------------------------------------------+-------------+----------+----------+----------+----------+
; From Clock                                          ; To Clock    ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+-----------------------------------------------------+-------------+----------+----------+----------+----------+
; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; tc_clock_50 ; 50       ; 0        ; 0        ; 0        ;
+-----------------------------------------------------+-------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+---------------------------------------------------------------------------------------------------------------+
; Removal Transfers                                                                                             ;
+-----------------------------------------------------+-------------+----------+----------+----------+----------+
; From Clock                                          ; To Clock    ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+-----------------------------------------------------+-------------+----------+----------+----------+----------+
; \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] ; tc_clock_50 ; 50       ; 0        ; 0        ; 0        ;
+-----------------------------------------------------+-------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths                            ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 0     ; 0    ;
; Unconstrained Input Port Paths  ; 0     ; 0    ;
; Unconstrained Output Ports      ; 0     ; 0    ;
; Unconstrained Output Port Paths ; 0     ; 0    ;
+---------------------------------+-------+------+


+------------------------------------+
; TimeQuest Timing Analyzer Messages ;
+------------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit TimeQuest Timing Analyzer
    Info: Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition
    Info: Processing started: Thu May 11 11:02:34 2023
Info: Command: quartus_sta pwm_module -c pwm_module
Info: qsta_default_script.tcl version: #1
Warning (20028): Parallel compilation is not licensed and has been disabled
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Info (332104): Reading SDC File: 'sdc_constraints.sdc'
Info (332110): Deriving PLL clocks
    Info (332110): create_generated_clock -source {\b_gen_pll:i_altera_pll|altpll_component|pll|inclk[0]} -duty_cycle 50.00 -name {\b_gen_pll:i_altera_pll|altpll_component|pll|clk[1]} {\b_gen_pll:i_altera_pll|altpll_component|pll|clk[1]}
Warning (332070): Port "clock_50" relative to the rising edge of clock "tc_clock_50" does not specify a min-fall input delay
Warning (332070): Port "clock_50" relative to the rising edge of clock "tc_clock_50" does not specify a min-rise input delay
Warning (332070): Port "fpga_in_rx" relative to the rising edge of clock "tc_clock_50" does not specify a min-fall input delay
Warning (332070): Port "fpga_in_rx" relative to the rising edge of clock "tc_clock_50" does not specify a min-rise input delay
Warning (332070): Port "key_n[0]" relative to the rising edge of clock "tc_clock_50" does not specify a min-fall input delay
Warning (332070): Port "key_n[0]" relative to the rising edge of clock "tc_clock_50" does not specify a min-rise input delay
Warning (332070): Port "key_n[1]" relative to the rising edge of clock "tc_clock_50" does not specify a min-fall input delay
Warning (332070): Port "key_n[1]" relative to the rising edge of clock "tc_clock_50" does not specify a min-rise input delay
Warning (332070): Port "key_n[2]" relative to the rising edge of clock "tc_clock_50" does not specify a min-fall input delay
Warning (332070): Port "key_n[2]" relative to the rising edge of clock "tc_clock_50" does not specify a min-rise input delay
Warning (332070): Port "key_n[3]" relative to the rising edge of clock "tc_clock_50" does not specify a min-fall input delay
Warning (332070): Port "key_n[3]" relative to the rising edge of clock "tc_clock_50" does not specify a min-rise input delay
Warning (332070): Port "fpga_out_tx" relative to the rising edge of clock "tc_clock_50" does not specify a min-fall output delay
Warning (332070): Port "fpga_out_tx" relative to the rising edge of clock "tc_clock_50" does not specify a min-rise output delay
Warning (332070): Port "hex0_n[0]" relative to the rising edge of clock "tc_clock_50" does not specify a min-fall output delay
Warning (332070): Port "hex0_n[0]" relative to the rising edge of clock "tc_clock_50" does not specify a min-rise output delay
Warning (332070): Port "hex0_n[1]" relative to the rising edge of clock "tc_clock_50" does not specify a min-fall output delay
Warning (332070): Port "hex0_n[1]" relative to the rising edge of clock "tc_clock_50" does not specify a min-rise output delay
Warning (332070): Port "hex0_n[2]" relative to the rising edge of clock "tc_clock_50" does not specify a min-fall output delay
Warning (332070): Port "hex0_n[2]" relative to the rising edge of clock "tc_clock_50" does not specify a min-rise output delay
Warning (332070): Port "hex0_n[3]" relative to the rising edge of clock "tc_clock_50" does not specify a min-fall output delay
Warning (332070): Port "hex0_n[3]" relative to the rising edge of clock "tc_clock_50" does not specify a min-rise output delay
Warning (332070): Port "hex0_n[4]" relative to the rising edge of clock "tc_clock_50" does not specify a min-fall output delay
Warning (332070): Port "hex0_n[4]" relative to the rising edge of clock "tc_clock_50" does not specify a min-rise output delay
Warning (332070): Port "hex0_n[5]" relative to the rising edge of clock "tc_clock_50" does not specify a min-fall output delay
Warning (332070): Port "hex0_n[5]" relative to the rising edge of clock "tc_clock_50" does not specify a min-rise output delay
Warning (332070): Port "hex0_n[6]" relative to the rising edge of clock "tc_clock_50" does not specify a min-fall output delay
Warning (332070): Port "hex0_n[6]" relative to the rising edge of clock "tc_clock_50" does not specify a min-rise output delay
Warning (332070): Port "hex1_n[0]" relative to the rising edge of clock "tc_clock_50" does not specify a min-fall output delay
Warning (332070): Port "hex1_n[0]" relative to the rising edge of clock "tc_clock_50" does not specify a min-rise output delay
Warning (332070): Port "hex1_n[1]" relative to the rising edge of clock "tc_clock_50" does not specify a min-fall output delay
Warning (332070): Port "hex1_n[1]" relative to the rising edge of clock "tc_clock_50" does not specify a min-rise output delay
Warning (332070): Port "hex1_n[2]" relative to the rising edge of clock "tc_clock_50" does not specify a min-fall output delay
Warning (332070): Port "hex1_n[2]" relative to the rising edge of clock "tc_clock_50" does not specify a min-rise output delay
Warning (332070): Port "hex1_n[3]" relative to the rising edge of clock "tc_clock_50" does not specify a min-fall output delay
Warning (332070): Port "hex1_n[3]" relative to the rising edge of clock "tc_clock_50" does not specify a min-rise output delay
Warning (332070): Port "hex1_n[4]" relative to the rising edge of clock "tc_clock_50" does not specify a min-fall output delay
Warning (332070): Port "hex1_n[4]" relative to the rising edge of clock "tc_clock_50" does not specify a min-rise output delay
Warning (332070): Port "hex1_n[5]" relative to the rising edge of clock "tc_clock_50" does not specify a min-fall output delay
Warning (332070): Port "hex1_n[5]" relative to the rising edge of clock "tc_clock_50" does not specify a min-rise output delay
Warning (332070): Port "hex1_n[6]" relative to the rising edge of clock "tc_clock_50" does not specify a min-fall output delay
Warning (332070): Port "hex1_n[6]" relative to the rising edge of clock "tc_clock_50" does not specify a min-rise output delay
Warning (332070): Port "hex2_n[0]" relative to the rising edge of clock "tc_clock_50" does not specify a min-fall output delay
Warning (332070): Port "hex2_n[0]" relative to the rising edge of clock "tc_clock_50" does not specify a min-rise output delay
Warning (332070): Port "hex2_n[1]" relative to the rising edge of clock "tc_clock_50" does not specify a min-fall output delay
Warning (332070): Port "hex2_n[1]" relative to the rising edge of clock "tc_clock_50" does not specify a min-rise output delay
Warning (332070): Port "hex2_n[2]" relative to the rising edge of clock "tc_clock_50" does not specify a min-fall output delay
Warning (332070): Port "hex2_n[2]" relative to the rising edge of clock "tc_clock_50" does not specify a min-rise output delay
Warning (332070): Port "hex2_n[3]" relative to the rising edge of clock "tc_clock_50" does not specify a min-fall output delay
Warning (332070): Port "hex2_n[3]" relative to the rising edge of clock "tc_clock_50" does not specify a min-rise output delay
Warning (332070): Port "hex2_n[4]" relative to the rising edge of clock "tc_clock_50" does not specify a min-fall output delay
Warning (332070): Port "hex2_n[4]" relative to the rising edge of clock "tc_clock_50" does not specify a min-rise output delay
Warning (332070): Port "hex2_n[5]" relative to the rising edge of clock "tc_clock_50" does not specify a min-fall output delay
Warning (332070): Port "hex2_n[5]" relative to the rising edge of clock "tc_clock_50" does not specify a min-rise output delay
Warning (332070): Port "hex2_n[6]" relative to the rising edge of clock "tc_clock_50" does not specify a min-fall output delay
Warning (332070): Port "hex2_n[6]" relative to the rising edge of clock "tc_clock_50" does not specify a min-rise output delay
Warning (332070): Port "hex3_n[0]" relative to the rising edge of clock "tc_clock_50" does not specify a min-fall output delay
Warning (332070): Port "hex3_n[0]" relative to the rising edge of clock "tc_clock_50" does not specify a min-rise output delay
Warning (332070): Port "hex3_n[1]" relative to the rising edge of clock "tc_clock_50" does not specify a min-fall output delay
Warning (332070): Port "hex3_n[1]" relative to the rising edge of clock "tc_clock_50" does not specify a min-rise output delay
Warning (332070): Port "hex3_n[2]" relative to the rising edge of clock "tc_clock_50" does not specify a min-fall output delay
Warning (332070): Port "hex3_n[2]" relative to the rising edge of clock "tc_clock_50" does not specify a min-rise output delay
Warning (332070): Port "hex3_n[3]" relative to the rising edge of clock "tc_clock_50" does not specify a min-fall output delay
Warning (332070): Port "hex3_n[3]" relative to the rising edge of clock "tc_clock_50" does not specify a min-rise output delay
Warning (332070): Port "hex3_n[4]" relative to the rising edge of clock "tc_clock_50" does not specify a min-fall output delay
Warning (332070): Port "hex3_n[4]" relative to the rising edge of clock "tc_clock_50" does not specify a min-rise output delay
Warning (332070): Port "hex3_n[5]" relative to the rising edge of clock "tc_clock_50" does not specify a min-fall output delay
Warning (332070): Port "hex3_n[5]" relative to the rising edge of clock "tc_clock_50" does not specify a min-rise output delay
Warning (332070): Port "hex3_n[6]" relative to the rising edge of clock "tc_clock_50" does not specify a min-fall output delay
Warning (332070): Port "hex3_n[6]" relative to the rising edge of clock "tc_clock_50" does not specify a min-rise output delay
Warning (332070): Port "ledg[0]" relative to the rising edge of clock "tc_clock_50" does not specify a min-fall output delay
Warning (332070): Port "ledg[0]" relative to the rising edge of clock "tc_clock_50" does not specify a min-rise output delay
Warning (332070): Port "ledg[1]" relative to the rising edge of clock "tc_clock_50" does not specify a min-fall output delay
Warning (332070): Port "ledg[1]" relative to the rising edge of clock "tc_clock_50" does not specify a min-rise output delay
Warning (332070): Port "ledg[2]" relative to the rising edge of clock "tc_clock_50" does not specify a min-fall output delay
Warning (332070): Port "ledg[2]" relative to the rising edge of clock "tc_clock_50" does not specify a min-rise output delay
Warning (332070): Port "ledg[3]" relative to the rising edge of clock "tc_clock_50" does not specify a min-fall output delay
Warning (332070): Port "ledg[3]" relative to the rising edge of clock "tc_clock_50" does not specify a min-rise output delay
Warning (332070): Port "ledg[4]" relative to the rising edge of clock "tc_clock_50" does not specify a min-fall output delay
Warning (332070): Port "ledg[4]" relative to the rising edge of clock "tc_clock_50" does not specify a min-rise output delay
Warning (332070): Port "ledg[5]" relative to the rising edge of clock "tc_clock_50" does not specify a min-fall output delay
Warning (332070): Port "ledg[5]" relative to the rising edge of clock "tc_clock_50" does not specify a min-rise output delay
Warning (332070): Port "ledg[6]" relative to the rising edge of clock "tc_clock_50" does not specify a min-fall output delay
Warning (332070): Port "ledg[6]" relative to the rising edge of clock "tc_clock_50" does not specify a min-rise output delay
Warning (332070): Port "ledg[7]" relative to the rising edge of clock "tc_clock_50" does not specify a min-fall output delay
Warning (332070): Port "ledg[7]" relative to the rising edge of clock "tc_clock_50" does not specify a min-rise output delay
Warning (332070): Port "ledr[0]" relative to the rising edge of clock "tc_clock_50" does not specify a min-fall output delay
Warning (332070): Port "ledr[0]" relative to the rising edge of clock "tc_clock_50" does not specify a min-rise output delay
Warning (332070): Port "ledr[1]" relative to the rising edge of clock "tc_clock_50" does not specify a min-fall output delay
Warning (332070): Port "ledr[1]" relative to the rising edge of clock "tc_clock_50" does not specify a min-rise output delay
Warning (332070): Port "ledr[2]" relative to the rising edge of clock "tc_clock_50" does not specify a min-fall output delay
Warning (332070): Port "ledr[2]" relative to the rising edge of clock "tc_clock_50" does not specify a min-rise output delay
Warning (332070): Port "ledr[3]" relative to the rising edge of clock "tc_clock_50" does not specify a min-fall output delay
Warning (332070): Port "ledr[3]" relative to the rising edge of clock "tc_clock_50" does not specify a min-rise output delay
Warning (332070): Port "ledr[4]" relative to the rising edge of clock "tc_clock_50" does not specify a min-fall output delay
Warning (332070): Port "ledr[4]" relative to the rising edge of clock "tc_clock_50" does not specify a min-rise output delay
Warning (332070): Port "ledr[5]" relative to the rising edge of clock "tc_clock_50" does not specify a min-fall output delay
Warning (332070): Port "ledr[5]" relative to the rising edge of clock "tc_clock_50" does not specify a min-rise output delay
Warning (332070): Port "ledr[6]" relative to the rising edge of clock "tc_clock_50" does not specify a min-fall output delay
Warning (332070): Port "ledr[6]" relative to the rising edge of clock "tc_clock_50" does not specify a min-rise output delay
Warning (332070): Port "ledr[7]" relative to the rising edge of clock "tc_clock_50" does not specify a min-fall output delay
Warning (332070): Port "ledr[7]" relative to the rising edge of clock "tc_clock_50" does not specify a min-rise output delay
Warning (332070): Port "ledr[8]" relative to the rising edge of clock "tc_clock_50" does not specify a min-fall output delay
Warning (332070): Port "ledr[8]" relative to the rising edge of clock "tc_clock_50" does not specify a min-rise output delay
Warning (332070): Port "ledr[9]" relative to the rising edge of clock "tc_clock_50" does not specify a min-fall output delay
Warning (332070): Port "ledr[9]" relative to the rising edge of clock "tc_clock_50" does not specify a min-rise output delay
Warning (332070): Port "~LVDS91p/nCEO~" relative to the rising edge of clock "tc_clock_50" does not specify a min-fall output delay
Warning (332070): Port "~LVDS91p/nCEO~" relative to the rising edge of clock "tc_clock_50" does not specify a min-rise output delay
Info: Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow Model
Info (332146): Worst-case setup slack is 6.638
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     6.638         0.000 tc_clock_50 
    Info (332119):    16.948         0.000 \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] 
Critical Warning (332148): Timing requirements not met
Info (332146): Worst-case hold slack is -0.845
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -0.845        -1.344 tc_clock_50 
    Info (332119):     0.445         0.000 \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] 
Info (332146): Worst-case recovery slack is 19.805
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    19.805         0.000 tc_clock_50 
Info (332146): Worst-case removal slack is -0.673
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -0.673       -16.830 tc_clock_50 
Info (332146): Worst-case minimum pulse width slack is 8.889
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     8.889         0.000 \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] 
    Info (332119):     8.889         0.000 tc_clock_50 
Info (332001): The selected device family is not supported by the report_metastability command.
Info: Analyzing Fast Model
Info (332146): Worst-case setup slack is 9.002
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     9.002         0.000 tc_clock_50 
    Info (332119):    18.766         0.000 \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] 
Critical Warning (332148): Timing requirements not met
Info (332146): Worst-case hold slack is -1.279
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -1.279        -3.196 tc_clock_50 
    Info (332119):     0.215         0.000 \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] 
Info (332146): Worst-case recovery slack is 20.754
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    20.754         0.000 tc_clock_50 
Info (332146): Worst-case removal slack is -1.115
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -1.115       -49.146 tc_clock_50 
Info (332146): Worst-case minimum pulse width slack is 9.000
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     9.000         0.000 \b_gen_pll:i_altera_pll|altpll_component|pll|clk[1] 
    Info (332119):     9.000         0.000 tc_clock_50 
Info (332001): The selected device family is not supported by the report_metastability command.
Info (332101): Design is fully constrained for setup requirements
Info (332101): Design is fully constrained for hold requirements
Info: Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 111 warnings
    Info: Peak virtual memory: 4542 megabytes
    Info: Processing ended: Thu May 11 11:02:35 2023
    Info: Elapsed time: 00:00:01
    Info: Total CPU time (on all processors): 00:00:00


