Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.2 (lin64) Build 3671981 Fri Oct 14 04:59:54 MDT 2022
| Date         : Fri Nov  8 14:44:30 2024
| Host         : GU603VV running 64-bit Ubuntu 22.04.5 LTS
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file design_1_wrapper_timing_summary_routed.rpt -pb design_1_wrapper_timing_summary_routed.pb -rpx design_1_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : design_1_wrapper
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                    Violations  
---------  --------  -----------------------------  ----------  
TIMING-18  Warning   Missing input or output delay  68          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (35)
6. checking no_output_delay (33)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (35)
-------------------------------
 There are 35 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (33)
--------------------------------
 There are 33 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      2.801        0.000                      0                 2533        0.065        0.000                      0                 2533        4.020        0.000                       0                  2392  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)       Period(ns)      Frequency(MHz)
-----  ------------       ----------      --------------
clk    {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk                 2.801        0.000                      0                 2533        0.065        0.000                      0                 2533        4.020        0.000                       0                  2392  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)        clk                         
(none)                      clk           


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :            0  Failing Endpoints,  Worst Slack        2.801ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.065ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.020ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.801ns  (required time - arrival time)
  Source:                 design_1_i/c_addsub_0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/pipelining.stages[2].slices[1].laststage.belowdiagonal.piperegister/i_no_async_controls.output_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/div_0/inst/sitofp_32ns_32_6_no_dsp_1_U2/din0_buf1_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        7.092ns  (logic 2.890ns (40.748%)  route 4.202ns (59.252%))
  Logic Levels:           8  (CARRY4=5 LUT1=1 LUT3=2)
  Clock Path Skew:        -0.013ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.792ns = ( 14.792 - 10.000 ) 
    Source Clock Delay      (SCD):    5.079ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=2391, routed)        1.558     5.079    design_1_i/c_addsub_0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/pipelining.stages[2].slices[1].laststage.belowdiagonal.piperegister/CLK
    SLICE_X14Y31         FDRE                                         r  design_1_i/c_addsub_0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/pipelining.stages[2].slices[1].laststage.belowdiagonal.piperegister/i_no_async_controls.output_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y31         FDRE (Prop_fdre_C_Q)         0.478     5.557 f  design_1_i/c_addsub_0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/pipelining.stages[2].slices[1].laststage.belowdiagonal.piperegister/i_no_async_controls.output_reg[4]/Q
                         net (fo=3, routed)           0.960     6.517    design_1_i/TwoOneMux_1/inst/in2[3]
    SLICE_X14Y34         LUT3 (Prop_lut3_I0_O)        0.327     6.844 r  design_1_i/TwoOneMux_1/inst/val[3]_INST_0/O
                         net (fo=2, routed)           0.658     7.502    design_1_i/BitShift_1/inst/shifted2_carry_i_1_n_0
    SLICE_X14Y34         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.707     8.209 r  design_1_i/BitShift_1/inst/shifted2_carry/CO[3]
                         net (fo=1, routed)           0.000     8.209    design_1_i/BitShift_1/inst/shifted2_carry_n_0
    SLICE_X14Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.326 r  design_1_i/BitShift_1/inst/shifted2_carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.326    design_1_i/BitShift_1/inst/shifted2_carry__0_n_0
    SLICE_X14Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.443 r  design_1_i/BitShift_1/inst/shifted2_carry__1/CO[3]
                         net (fo=1, routed)           0.000     8.443    design_1_i/BitShift_1/inst/shifted2_carry__1_n_0
    SLICE_X14Y37         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     8.758 f  design_1_i/BitShift_1/inst/shifted2_carry__2/O[3]
                         net (fo=1, routed)           0.644     9.402    design_1_i/BitShift_1/inst/shifted2_carry__2_n_4
    SLICE_X15Y37         LUT1 (Prop_lut1_I0_O)        0.307     9.709 r  design_1_i/BitShift_1/inst/_carry__2_i_1/O
                         net (fo=1, routed)           0.000     9.709    design_1_i/BitShift_1/inst/p_0_in[15]
    SLICE_X15Y37         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    10.107 f  design_1_i/BitShift_1/inst/_carry__2/CO[3]
                         net (fo=1, routed)           0.876    10.983    design_1_i/BitShift_1/inst/_carry__2_n_0
    SLICE_X14Y39         LUT3 (Prop_lut3_I0_O)        0.124    11.107 r  design_1_i/BitShift_1/inst/shifted[16]_INST_0/O
                         net (fo=16, routed)          1.064    12.172    design_1_i/div_0/inst/sitofp_32ns_32_6_no_dsp_1_U2/a[31]
    SLICE_X13Y49         FDRE                                         r  design_1_i/div_0/inst/sitofp_32ns_32_6_no_dsp_1_U2/din0_buf1_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=2391, routed)        1.451    14.792    design_1_i/div_0/inst/sitofp_32ns_32_6_no_dsp_1_U2/ap_clk
    SLICE_X13Y49         FDRE                                         r  design_1_i/div_0/inst/sitofp_32ns_32_6_no_dsp_1_U2/din0_buf1_reg[31]/C
                         clock pessimism              0.274    15.066    
                         clock uncertainty           -0.035    15.031    
    SLICE_X13Y49         FDRE (Setup_fdre_C_D)       -0.058    14.973    design_1_i/div_0/inst/sitofp_32ns_32_6_no_dsp_1_U2/din0_buf1_reg[31]
  -------------------------------------------------------------------
                         required time                         14.973    
                         arrival time                         -12.172    
  -------------------------------------------------------------------
                         slack                                  2.801    

Slack (MET) :             2.954ns  (required time - arrival time)
  Source:                 design_1_i/c_addsub_0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/pipelining.stages[2].slices[1].laststage.belowdiagonal.piperegister/i_no_async_controls.output_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/div_0/inst/sitofp_32ns_32_6_no_dsp_1_U2/din0_buf1_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        6.940ns  (logic 2.890ns (41.644%)  route 4.050ns (58.356%))
  Logic Levels:           8  (CARRY4=5 LUT1=1 LUT3=2)
  Clock Path Skew:        -0.013ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.792ns = ( 14.792 - 10.000 ) 
    Source Clock Delay      (SCD):    5.079ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=2391, routed)        1.558     5.079    design_1_i/c_addsub_0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/pipelining.stages[2].slices[1].laststage.belowdiagonal.piperegister/CLK
    SLICE_X14Y31         FDRE                                         r  design_1_i/c_addsub_0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/pipelining.stages[2].slices[1].laststage.belowdiagonal.piperegister/i_no_async_controls.output_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y31         FDRE (Prop_fdre_C_Q)         0.478     5.557 f  design_1_i/c_addsub_0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/pipelining.stages[2].slices[1].laststage.belowdiagonal.piperegister/i_no_async_controls.output_reg[4]/Q
                         net (fo=3, routed)           0.960     6.517    design_1_i/TwoOneMux_1/inst/in2[3]
    SLICE_X14Y34         LUT3 (Prop_lut3_I0_O)        0.327     6.844 r  design_1_i/TwoOneMux_1/inst/val[3]_INST_0/O
                         net (fo=2, routed)           0.658     7.502    design_1_i/BitShift_1/inst/shifted2_carry_i_1_n_0
    SLICE_X14Y34         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.707     8.209 r  design_1_i/BitShift_1/inst/shifted2_carry/CO[3]
                         net (fo=1, routed)           0.000     8.209    design_1_i/BitShift_1/inst/shifted2_carry_n_0
    SLICE_X14Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.326 r  design_1_i/BitShift_1/inst/shifted2_carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.326    design_1_i/BitShift_1/inst/shifted2_carry__0_n_0
    SLICE_X14Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.443 r  design_1_i/BitShift_1/inst/shifted2_carry__1/CO[3]
                         net (fo=1, routed)           0.000     8.443    design_1_i/BitShift_1/inst/shifted2_carry__1_n_0
    SLICE_X14Y37         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     8.758 f  design_1_i/BitShift_1/inst/shifted2_carry__2/O[3]
                         net (fo=1, routed)           0.644     9.402    design_1_i/BitShift_1/inst/shifted2_carry__2_n_4
    SLICE_X15Y37         LUT1 (Prop_lut1_I0_O)        0.307     9.709 r  design_1_i/BitShift_1/inst/_carry__2_i_1/O
                         net (fo=1, routed)           0.000     9.709    design_1_i/BitShift_1/inst/p_0_in[15]
    SLICE_X15Y37         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    10.107 f  design_1_i/BitShift_1/inst/_carry__2/CO[3]
                         net (fo=1, routed)           0.876    10.983    design_1_i/BitShift_1/inst/_carry__2_n_0
    SLICE_X14Y39         LUT3 (Prop_lut3_I0_O)        0.124    11.107 r  design_1_i/BitShift_1/inst/shifted[16]_INST_0/O
                         net (fo=16, routed)          0.912    12.019    design_1_i/div_0/inst/sitofp_32ns_32_6_no_dsp_1_U2/a[23]
    SLICE_X13Y47         FDRE                                         r  design_1_i/div_0/inst/sitofp_32ns_32_6_no_dsp_1_U2/din0_buf1_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=2391, routed)        1.451    14.792    design_1_i/div_0/inst/sitofp_32ns_32_6_no_dsp_1_U2/ap_clk
    SLICE_X13Y47         FDRE                                         r  design_1_i/div_0/inst/sitofp_32ns_32_6_no_dsp_1_U2/din0_buf1_reg[23]/C
                         clock pessimism              0.274    15.066    
                         clock uncertainty           -0.035    15.031    
    SLICE_X13Y47         FDRE (Setup_fdre_C_D)       -0.058    14.973    design_1_i/div_0/inst/sitofp_32ns_32_6_no_dsp_1_U2/din0_buf1_reg[23]
  -------------------------------------------------------------------
                         required time                         14.973    
                         arrival time                         -12.019    
  -------------------------------------------------------------------
                         slack                                  2.954    

Slack (MET) :             2.969ns  (required time - arrival time)
  Source:                 design_1_i/c_addsub_0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/pipelining.stages[2].slices[1].laststage.belowdiagonal.piperegister/i_no_async_controls.output_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/div_0/inst/sitofp_32ns_32_6_no_dsp_1_U2/din0_buf1_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        6.902ns  (logic 2.890ns (41.874%)  route 4.012ns (58.126%))
  Logic Levels:           8  (CARRY4=5 LUT1=1 LUT3=2)
  Clock Path Skew:        -0.013ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.792ns = ( 14.792 - 10.000 ) 
    Source Clock Delay      (SCD):    5.079ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=2391, routed)        1.558     5.079    design_1_i/c_addsub_0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/pipelining.stages[2].slices[1].laststage.belowdiagonal.piperegister/CLK
    SLICE_X14Y31         FDRE                                         r  design_1_i/c_addsub_0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/pipelining.stages[2].slices[1].laststage.belowdiagonal.piperegister/i_no_async_controls.output_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y31         FDRE (Prop_fdre_C_Q)         0.478     5.557 f  design_1_i/c_addsub_0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/pipelining.stages[2].slices[1].laststage.belowdiagonal.piperegister/i_no_async_controls.output_reg[4]/Q
                         net (fo=3, routed)           0.960     6.517    design_1_i/TwoOneMux_1/inst/in2[3]
    SLICE_X14Y34         LUT3 (Prop_lut3_I0_O)        0.327     6.844 r  design_1_i/TwoOneMux_1/inst/val[3]_INST_0/O
                         net (fo=2, routed)           0.658     7.502    design_1_i/BitShift_1/inst/shifted2_carry_i_1_n_0
    SLICE_X14Y34         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.707     8.209 r  design_1_i/BitShift_1/inst/shifted2_carry/CO[3]
                         net (fo=1, routed)           0.000     8.209    design_1_i/BitShift_1/inst/shifted2_carry_n_0
    SLICE_X14Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.326 r  design_1_i/BitShift_1/inst/shifted2_carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.326    design_1_i/BitShift_1/inst/shifted2_carry__0_n_0
    SLICE_X14Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.443 r  design_1_i/BitShift_1/inst/shifted2_carry__1/CO[3]
                         net (fo=1, routed)           0.000     8.443    design_1_i/BitShift_1/inst/shifted2_carry__1_n_0
    SLICE_X14Y37         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     8.758 f  design_1_i/BitShift_1/inst/shifted2_carry__2/O[3]
                         net (fo=1, routed)           0.644     9.402    design_1_i/BitShift_1/inst/shifted2_carry__2_n_4
    SLICE_X15Y37         LUT1 (Prop_lut1_I0_O)        0.307     9.709 r  design_1_i/BitShift_1/inst/_carry__2_i_1/O
                         net (fo=1, routed)           0.000     9.709    design_1_i/BitShift_1/inst/p_0_in[15]
    SLICE_X15Y37         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    10.107 f  design_1_i/BitShift_1/inst/_carry__2/CO[3]
                         net (fo=1, routed)           0.876    10.983    design_1_i/BitShift_1/inst/_carry__2_n_0
    SLICE_X14Y39         LUT3 (Prop_lut3_I0_O)        0.124    11.107 r  design_1_i/BitShift_1/inst/shifted[16]_INST_0/O
                         net (fo=16, routed)          0.873    11.981    design_1_i/div_0/inst/sitofp_32ns_32_6_no_dsp_1_U2/a[29]
    SLICE_X13Y49         FDRE                                         r  design_1_i/div_0/inst/sitofp_32ns_32_6_no_dsp_1_U2/din0_buf1_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=2391, routed)        1.451    14.792    design_1_i/div_0/inst/sitofp_32ns_32_6_no_dsp_1_U2/ap_clk
    SLICE_X13Y49         FDRE                                         r  design_1_i/div_0/inst/sitofp_32ns_32_6_no_dsp_1_U2/din0_buf1_reg[29]/C
                         clock pessimism              0.274    15.066    
                         clock uncertainty           -0.035    15.031    
    SLICE_X13Y49         FDRE (Setup_fdre_C_D)       -0.081    14.950    design_1_i/div_0/inst/sitofp_32ns_32_6_no_dsp_1_U2/din0_buf1_reg[29]
  -------------------------------------------------------------------
                         required time                         14.950    
                         arrival time                         -11.981    
  -------------------------------------------------------------------
                         slack                                  2.969    

Slack (MET) :             2.969ns  (required time - arrival time)
  Source:                 design_1_i/c_addsub_0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/pipelining.stages[2].slices[1].laststage.belowdiagonal.piperegister/i_no_async_controls.output_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/div_0/inst/sitofp_32ns_32_6_no_dsp_1_U2/din0_buf1_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        6.901ns  (logic 2.890ns (41.876%)  route 4.011ns (58.124%))
  Logic Levels:           8  (CARRY4=5 LUT1=1 LUT3=2)
  Clock Path Skew:        -0.013ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.792ns = ( 14.792 - 10.000 ) 
    Source Clock Delay      (SCD):    5.079ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=2391, routed)        1.558     5.079    design_1_i/c_addsub_0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/pipelining.stages[2].slices[1].laststage.belowdiagonal.piperegister/CLK
    SLICE_X14Y31         FDRE                                         r  design_1_i/c_addsub_0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/pipelining.stages[2].slices[1].laststage.belowdiagonal.piperegister/i_no_async_controls.output_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y31         FDRE (Prop_fdre_C_Q)         0.478     5.557 f  design_1_i/c_addsub_0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/pipelining.stages[2].slices[1].laststage.belowdiagonal.piperegister/i_no_async_controls.output_reg[4]/Q
                         net (fo=3, routed)           0.960     6.517    design_1_i/TwoOneMux_1/inst/in2[3]
    SLICE_X14Y34         LUT3 (Prop_lut3_I0_O)        0.327     6.844 r  design_1_i/TwoOneMux_1/inst/val[3]_INST_0/O
                         net (fo=2, routed)           0.658     7.502    design_1_i/BitShift_1/inst/shifted2_carry_i_1_n_0
    SLICE_X14Y34         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.707     8.209 r  design_1_i/BitShift_1/inst/shifted2_carry/CO[3]
                         net (fo=1, routed)           0.000     8.209    design_1_i/BitShift_1/inst/shifted2_carry_n_0
    SLICE_X14Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.326 r  design_1_i/BitShift_1/inst/shifted2_carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.326    design_1_i/BitShift_1/inst/shifted2_carry__0_n_0
    SLICE_X14Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.443 r  design_1_i/BitShift_1/inst/shifted2_carry__1/CO[3]
                         net (fo=1, routed)           0.000     8.443    design_1_i/BitShift_1/inst/shifted2_carry__1_n_0
    SLICE_X14Y37         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     8.758 f  design_1_i/BitShift_1/inst/shifted2_carry__2/O[3]
                         net (fo=1, routed)           0.644     9.402    design_1_i/BitShift_1/inst/shifted2_carry__2_n_4
    SLICE_X15Y37         LUT1 (Prop_lut1_I0_O)        0.307     9.709 r  design_1_i/BitShift_1/inst/_carry__2_i_1/O
                         net (fo=1, routed)           0.000     9.709    design_1_i/BitShift_1/inst/p_0_in[15]
    SLICE_X15Y37         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    10.107 f  design_1_i/BitShift_1/inst/_carry__2/CO[3]
                         net (fo=1, routed)           0.876    10.983    design_1_i/BitShift_1/inst/_carry__2_n_0
    SLICE_X14Y39         LUT3 (Prop_lut3_I0_O)        0.124    11.107 r  design_1_i/BitShift_1/inst/shifted[16]_INST_0/O
                         net (fo=16, routed)          0.873    11.981    design_1_i/div_0/inst/sitofp_32ns_32_6_no_dsp_1_U2/a[25]
    SLICE_X13Y48         FDRE                                         r  design_1_i/div_0/inst/sitofp_32ns_32_6_no_dsp_1_U2/din0_buf1_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=2391, routed)        1.451    14.792    design_1_i/div_0/inst/sitofp_32ns_32_6_no_dsp_1_U2/ap_clk
    SLICE_X13Y48         FDRE                                         r  design_1_i/div_0/inst/sitofp_32ns_32_6_no_dsp_1_U2/din0_buf1_reg[25]/C
                         clock pessimism              0.274    15.066    
                         clock uncertainty           -0.035    15.031    
    SLICE_X13Y48         FDRE (Setup_fdre_C_D)       -0.081    14.950    design_1_i/div_0/inst/sitofp_32ns_32_6_no_dsp_1_U2/din0_buf1_reg[25]
  -------------------------------------------------------------------
                         required time                         14.950    
                         arrival time                         -11.981    
  -------------------------------------------------------------------
                         slack                                  2.969    

Slack (MET) :             2.972ns  (required time - arrival time)
  Source:                 design_1_i/c_addsub_0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/pipelining.stages[2].slices[1].laststage.belowdiagonal.piperegister/i_no_async_controls.output_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/div_0/inst/sitofp_32ns_32_6_no_dsp_1_U2/din0_buf1_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        6.912ns  (logic 2.890ns (41.809%)  route 4.022ns (58.191%))
  Logic Levels:           8  (CARRY4=5 LUT1=1 LUT3=2)
  Clock Path Skew:        -0.013ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.792ns = ( 14.792 - 10.000 ) 
    Source Clock Delay      (SCD):    5.079ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=2391, routed)        1.558     5.079    design_1_i/c_addsub_0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/pipelining.stages[2].slices[1].laststage.belowdiagonal.piperegister/CLK
    SLICE_X14Y31         FDRE                                         r  design_1_i/c_addsub_0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/pipelining.stages[2].slices[1].laststage.belowdiagonal.piperegister/i_no_async_controls.output_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y31         FDRE (Prop_fdre_C_Q)         0.478     5.557 f  design_1_i/c_addsub_0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/pipelining.stages[2].slices[1].laststage.belowdiagonal.piperegister/i_no_async_controls.output_reg[4]/Q
                         net (fo=3, routed)           0.960     6.517    design_1_i/TwoOneMux_1/inst/in2[3]
    SLICE_X14Y34         LUT3 (Prop_lut3_I0_O)        0.327     6.844 r  design_1_i/TwoOneMux_1/inst/val[3]_INST_0/O
                         net (fo=2, routed)           0.658     7.502    design_1_i/BitShift_1/inst/shifted2_carry_i_1_n_0
    SLICE_X14Y34         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.707     8.209 r  design_1_i/BitShift_1/inst/shifted2_carry/CO[3]
                         net (fo=1, routed)           0.000     8.209    design_1_i/BitShift_1/inst/shifted2_carry_n_0
    SLICE_X14Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.326 r  design_1_i/BitShift_1/inst/shifted2_carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.326    design_1_i/BitShift_1/inst/shifted2_carry__0_n_0
    SLICE_X14Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.443 r  design_1_i/BitShift_1/inst/shifted2_carry__1/CO[3]
                         net (fo=1, routed)           0.000     8.443    design_1_i/BitShift_1/inst/shifted2_carry__1_n_0
    SLICE_X14Y37         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     8.758 f  design_1_i/BitShift_1/inst/shifted2_carry__2/O[3]
                         net (fo=1, routed)           0.644     9.402    design_1_i/BitShift_1/inst/shifted2_carry__2_n_4
    SLICE_X15Y37         LUT1 (Prop_lut1_I0_O)        0.307     9.709 r  design_1_i/BitShift_1/inst/_carry__2_i_1/O
                         net (fo=1, routed)           0.000     9.709    design_1_i/BitShift_1/inst/p_0_in[15]
    SLICE_X15Y37         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    10.107 f  design_1_i/BitShift_1/inst/_carry__2/CO[3]
                         net (fo=1, routed)           0.876    10.983    design_1_i/BitShift_1/inst/_carry__2_n_0
    SLICE_X14Y39         LUT3 (Prop_lut3_I0_O)        0.124    11.107 r  design_1_i/BitShift_1/inst/shifted[16]_INST_0/O
                         net (fo=16, routed)          0.884    11.992    design_1_i/div_0/inst/sitofp_32ns_32_6_no_dsp_1_U2/a[24]
    SLICE_X13Y48         FDRE                                         r  design_1_i/div_0/inst/sitofp_32ns_32_6_no_dsp_1_U2/din0_buf1_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=2391, routed)        1.451    14.792    design_1_i/div_0/inst/sitofp_32ns_32_6_no_dsp_1_U2/ap_clk
    SLICE_X13Y48         FDRE                                         r  design_1_i/div_0/inst/sitofp_32ns_32_6_no_dsp_1_U2/din0_buf1_reg[24]/C
                         clock pessimism              0.274    15.066    
                         clock uncertainty           -0.035    15.031    
    SLICE_X13Y48         FDRE (Setup_fdre_C_D)       -0.067    14.964    design_1_i/div_0/inst/sitofp_32ns_32_6_no_dsp_1_U2/din0_buf1_reg[24]
  -------------------------------------------------------------------
                         required time                         14.964    
                         arrival time                         -11.992    
  -------------------------------------------------------------------
                         slack                                  2.972    

Slack (MET) :             2.989ns  (required time - arrival time)
  Source:                 design_1_i/c_addsub_0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/pipelining.stages[2].slices[1].laststage.belowdiagonal.piperegister/i_no_async_controls.output_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/div_0/inst/sitofp_32ns_32_6_no_dsp_1_U2/din0_buf1_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        6.902ns  (logic 2.890ns (41.874%)  route 4.012ns (58.126%))
  Logic Levels:           8  (CARRY4=5 LUT1=1 LUT3=2)
  Clock Path Skew:        -0.013ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.792ns = ( 14.792 - 10.000 ) 
    Source Clock Delay      (SCD):    5.079ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=2391, routed)        1.558     5.079    design_1_i/c_addsub_0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/pipelining.stages[2].slices[1].laststage.belowdiagonal.piperegister/CLK
    SLICE_X14Y31         FDRE                                         r  design_1_i/c_addsub_0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/pipelining.stages[2].slices[1].laststage.belowdiagonal.piperegister/i_no_async_controls.output_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y31         FDRE (Prop_fdre_C_Q)         0.478     5.557 f  design_1_i/c_addsub_0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/pipelining.stages[2].slices[1].laststage.belowdiagonal.piperegister/i_no_async_controls.output_reg[4]/Q
                         net (fo=3, routed)           0.960     6.517    design_1_i/TwoOneMux_1/inst/in2[3]
    SLICE_X14Y34         LUT3 (Prop_lut3_I0_O)        0.327     6.844 r  design_1_i/TwoOneMux_1/inst/val[3]_INST_0/O
                         net (fo=2, routed)           0.658     7.502    design_1_i/BitShift_1/inst/shifted2_carry_i_1_n_0
    SLICE_X14Y34         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.707     8.209 r  design_1_i/BitShift_1/inst/shifted2_carry/CO[3]
                         net (fo=1, routed)           0.000     8.209    design_1_i/BitShift_1/inst/shifted2_carry_n_0
    SLICE_X14Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.326 r  design_1_i/BitShift_1/inst/shifted2_carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.326    design_1_i/BitShift_1/inst/shifted2_carry__0_n_0
    SLICE_X14Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.443 r  design_1_i/BitShift_1/inst/shifted2_carry__1/CO[3]
                         net (fo=1, routed)           0.000     8.443    design_1_i/BitShift_1/inst/shifted2_carry__1_n_0
    SLICE_X14Y37         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     8.758 f  design_1_i/BitShift_1/inst/shifted2_carry__2/O[3]
                         net (fo=1, routed)           0.644     9.402    design_1_i/BitShift_1/inst/shifted2_carry__2_n_4
    SLICE_X15Y37         LUT1 (Prop_lut1_I0_O)        0.307     9.709 r  design_1_i/BitShift_1/inst/_carry__2_i_1/O
                         net (fo=1, routed)           0.000     9.709    design_1_i/BitShift_1/inst/p_0_in[15]
    SLICE_X15Y37         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    10.107 f  design_1_i/BitShift_1/inst/_carry__2/CO[3]
                         net (fo=1, routed)           0.876    10.983    design_1_i/BitShift_1/inst/_carry__2_n_0
    SLICE_X14Y39         LUT3 (Prop_lut3_I0_O)        0.124    11.107 r  design_1_i/BitShift_1/inst/shifted[16]_INST_0/O
                         net (fo=16, routed)          0.873    11.981    design_1_i/div_0/inst/sitofp_32ns_32_6_no_dsp_1_U2/a[30]
    SLICE_X13Y49         FDRE                                         r  design_1_i/div_0/inst/sitofp_32ns_32_6_no_dsp_1_U2/din0_buf1_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=2391, routed)        1.451    14.792    design_1_i/div_0/inst/sitofp_32ns_32_6_no_dsp_1_U2/ap_clk
    SLICE_X13Y49         FDRE                                         r  design_1_i/div_0/inst/sitofp_32ns_32_6_no_dsp_1_U2/din0_buf1_reg[30]/C
                         clock pessimism              0.274    15.066    
                         clock uncertainty           -0.035    15.031    
    SLICE_X13Y49         FDRE (Setup_fdre_C_D)       -0.061    14.970    design_1_i/div_0/inst/sitofp_32ns_32_6_no_dsp_1_U2/din0_buf1_reg[30]
  -------------------------------------------------------------------
                         required time                         14.970    
                         arrival time                         -11.981    
  -------------------------------------------------------------------
                         slack                                  2.989    

Slack (MET) :             2.989ns  (required time - arrival time)
  Source:                 design_1_i/c_addsub_0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/pipelining.stages[2].slices[1].laststage.belowdiagonal.piperegister/i_no_async_controls.output_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/div_0/inst/sitofp_32ns_32_6_no_dsp_1_U2/din0_buf1_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        6.901ns  (logic 2.890ns (41.876%)  route 4.011ns (58.124%))
  Logic Levels:           8  (CARRY4=5 LUT1=1 LUT3=2)
  Clock Path Skew:        -0.013ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.792ns = ( 14.792 - 10.000 ) 
    Source Clock Delay      (SCD):    5.079ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=2391, routed)        1.558     5.079    design_1_i/c_addsub_0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/pipelining.stages[2].slices[1].laststage.belowdiagonal.piperegister/CLK
    SLICE_X14Y31         FDRE                                         r  design_1_i/c_addsub_0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/pipelining.stages[2].slices[1].laststage.belowdiagonal.piperegister/i_no_async_controls.output_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y31         FDRE (Prop_fdre_C_Q)         0.478     5.557 f  design_1_i/c_addsub_0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/pipelining.stages[2].slices[1].laststage.belowdiagonal.piperegister/i_no_async_controls.output_reg[4]/Q
                         net (fo=3, routed)           0.960     6.517    design_1_i/TwoOneMux_1/inst/in2[3]
    SLICE_X14Y34         LUT3 (Prop_lut3_I0_O)        0.327     6.844 r  design_1_i/TwoOneMux_1/inst/val[3]_INST_0/O
                         net (fo=2, routed)           0.658     7.502    design_1_i/BitShift_1/inst/shifted2_carry_i_1_n_0
    SLICE_X14Y34         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.707     8.209 r  design_1_i/BitShift_1/inst/shifted2_carry/CO[3]
                         net (fo=1, routed)           0.000     8.209    design_1_i/BitShift_1/inst/shifted2_carry_n_0
    SLICE_X14Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.326 r  design_1_i/BitShift_1/inst/shifted2_carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.326    design_1_i/BitShift_1/inst/shifted2_carry__0_n_0
    SLICE_X14Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.443 r  design_1_i/BitShift_1/inst/shifted2_carry__1/CO[3]
                         net (fo=1, routed)           0.000     8.443    design_1_i/BitShift_1/inst/shifted2_carry__1_n_0
    SLICE_X14Y37         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     8.758 f  design_1_i/BitShift_1/inst/shifted2_carry__2/O[3]
                         net (fo=1, routed)           0.644     9.402    design_1_i/BitShift_1/inst/shifted2_carry__2_n_4
    SLICE_X15Y37         LUT1 (Prop_lut1_I0_O)        0.307     9.709 r  design_1_i/BitShift_1/inst/_carry__2_i_1/O
                         net (fo=1, routed)           0.000     9.709    design_1_i/BitShift_1/inst/p_0_in[15]
    SLICE_X15Y37         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    10.107 f  design_1_i/BitShift_1/inst/_carry__2/CO[3]
                         net (fo=1, routed)           0.876    10.983    design_1_i/BitShift_1/inst/_carry__2_n_0
    SLICE_X14Y39         LUT3 (Prop_lut3_I0_O)        0.124    11.107 r  design_1_i/BitShift_1/inst/shifted[16]_INST_0/O
                         net (fo=16, routed)          0.873    11.981    design_1_i/div_0/inst/sitofp_32ns_32_6_no_dsp_1_U2/a[26]
    SLICE_X13Y48         FDRE                                         r  design_1_i/div_0/inst/sitofp_32ns_32_6_no_dsp_1_U2/din0_buf1_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=2391, routed)        1.451    14.792    design_1_i/div_0/inst/sitofp_32ns_32_6_no_dsp_1_U2/ap_clk
    SLICE_X13Y48         FDRE                                         r  design_1_i/div_0/inst/sitofp_32ns_32_6_no_dsp_1_U2/din0_buf1_reg[26]/C
                         clock pessimism              0.274    15.066    
                         clock uncertainty           -0.035    15.031    
    SLICE_X13Y48         FDRE (Setup_fdre_C_D)       -0.061    14.970    design_1_i/div_0/inst/sitofp_32ns_32_6_no_dsp_1_U2/din0_buf1_reg[26]
  -------------------------------------------------------------------
                         required time                         14.970    
                         arrival time                         -11.981    
  -------------------------------------------------------------------
                         slack                                  2.989    

Slack (MET) :             3.009ns  (required time - arrival time)
  Source:                 design_1_i/c_addsub_1/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/div_0/inst/sitofp_32ns_32_6_no_dsp_1_U3/din0_buf1_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        6.693ns  (logic 2.709ns (40.476%)  route 3.984ns (59.524%))
  Logic Levels:           7  (CARRY4=4 LUT1=1 LUT3=2)
  Clock Path Skew:        -0.014ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.791ns = ( 14.791 - 10.000 ) 
    Source Clock Delay      (SCD):    5.079ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=2391, routed)        1.558     5.079    design_1_i/c_addsub_1/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
    SLICE_X13Y31         FDRE                                         r  design_1_i/c_addsub_1/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y31         FDRE (Prop_fdre_C_Q)         0.456     5.535 f  design_1_i/c_addsub_1/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[8]/Q
                         net (fo=1, routed)           0.660     6.196    design_1_i/TwoOneMux_0/inst/in2[7]
    SLICE_X12Y33         LUT3 (Prop_lut3_I0_O)        0.153     6.349 r  design_1_i/TwoOneMux_0/inst/val[7]_INST_0/O
                         net (fo=2, routed)           0.707     7.055    design_1_i/BitShift_0/inst/shifted2_carry__0_i_1_n_0
    SLICE_X12Y33         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.707     7.762 r  design_1_i/BitShift_0/inst/shifted2_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.762    design_1_i/BitShift_0/inst/shifted2_carry__0_n_0
    SLICE_X12Y34         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     8.085 f  design_1_i/BitShift_0/inst/shifted2_carry__1/O[1]
                         net (fo=1, routed)           0.548     8.634    design_1_i/BitShift_0/inst/shifted2_carry__1_n_6
    SLICE_X13Y36         LUT1 (Prop_lut1_I0_O)        0.306     8.940 r  design_1_i/BitShift_0/inst/_carry__1_i_4/O
                         net (fo=1, routed)           0.000     8.940    design_1_i/BitShift_0/inst/p_0_in[9]
    SLICE_X13Y36         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     9.472 r  design_1_i/BitShift_0/inst/_carry__1/CO[3]
                         net (fo=1, routed)           0.000     9.472    design_1_i/BitShift_0/inst/_carry__1_n_0
    SLICE_X13Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.586 f  design_1_i/BitShift_0/inst/_carry__2/CO[3]
                         net (fo=1, routed)           0.992    10.578    design_1_i/BitShift_0/inst/_carry__2_n_0
    SLICE_X15Y33         LUT3 (Prop_lut3_I0_O)        0.118    10.696 r  design_1_i/BitShift_0/inst/shifted[16]_INST_0/O
                         net (fo=16, routed)          1.077    11.772    design_1_i/div_0/inst/sitofp_32ns_32_6_no_dsp_1_U3/b[20]
    SLICE_X13Y43         FDRE                                         r  design_1_i/div_0/inst/sitofp_32ns_32_6_no_dsp_1_U3/din0_buf1_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=2391, routed)        1.450    14.791    design_1_i/div_0/inst/sitofp_32ns_32_6_no_dsp_1_U3/ap_clk
    SLICE_X13Y43         FDRE                                         r  design_1_i/div_0/inst/sitofp_32ns_32_6_no_dsp_1_U3/din0_buf1_reg[20]/C
                         clock pessimism              0.274    15.065    
                         clock uncertainty           -0.035    15.030    
    SLICE_X13Y43         FDRE (Setup_fdre_C_D)       -0.249    14.781    design_1_i/div_0/inst/sitofp_32ns_32_6_no_dsp_1_U3/din0_buf1_reg[20]
  -------------------------------------------------------------------
                         required time                         14.781    
                         arrival time                         -11.772    
  -------------------------------------------------------------------
                         slack                                  3.009    

Slack (MET) :             3.053ns  (required time - arrival time)
  Source:                 design_1_i/c_addsub_0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/pipelining.stages[2].slices[1].laststage.belowdiagonal.piperegister/i_no_async_controls.output_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/div_0/inst/sitofp_32ns_32_6_no_dsp_1_U2/din0_buf1_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        6.832ns  (logic 2.890ns (42.301%)  route 3.942ns (57.699%))
  Logic Levels:           8  (CARRY4=5 LUT1=1 LUT3=2)
  Clock Path Skew:        -0.013ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.792ns = ( 14.792 - 10.000 ) 
    Source Clock Delay      (SCD):    5.079ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=2391, routed)        1.558     5.079    design_1_i/c_addsub_0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/pipelining.stages[2].slices[1].laststage.belowdiagonal.piperegister/CLK
    SLICE_X14Y31         FDRE                                         r  design_1_i/c_addsub_0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/pipelining.stages[2].slices[1].laststage.belowdiagonal.piperegister/i_no_async_controls.output_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y31         FDRE (Prop_fdre_C_Q)         0.478     5.557 f  design_1_i/c_addsub_0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/pipelining.stages[2].slices[1].laststage.belowdiagonal.piperegister/i_no_async_controls.output_reg[4]/Q
                         net (fo=3, routed)           0.960     6.517    design_1_i/TwoOneMux_1/inst/in2[3]
    SLICE_X14Y34         LUT3 (Prop_lut3_I0_O)        0.327     6.844 r  design_1_i/TwoOneMux_1/inst/val[3]_INST_0/O
                         net (fo=2, routed)           0.658     7.502    design_1_i/BitShift_1/inst/shifted2_carry_i_1_n_0
    SLICE_X14Y34         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.707     8.209 r  design_1_i/BitShift_1/inst/shifted2_carry/CO[3]
                         net (fo=1, routed)           0.000     8.209    design_1_i/BitShift_1/inst/shifted2_carry_n_0
    SLICE_X14Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.326 r  design_1_i/BitShift_1/inst/shifted2_carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.326    design_1_i/BitShift_1/inst/shifted2_carry__0_n_0
    SLICE_X14Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.443 r  design_1_i/BitShift_1/inst/shifted2_carry__1/CO[3]
                         net (fo=1, routed)           0.000     8.443    design_1_i/BitShift_1/inst/shifted2_carry__1_n_0
    SLICE_X14Y37         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     8.758 f  design_1_i/BitShift_1/inst/shifted2_carry__2/O[3]
                         net (fo=1, routed)           0.644     9.402    design_1_i/BitShift_1/inst/shifted2_carry__2_n_4
    SLICE_X15Y37         LUT1 (Prop_lut1_I0_O)        0.307     9.709 r  design_1_i/BitShift_1/inst/_carry__2_i_1/O
                         net (fo=1, routed)           0.000     9.709    design_1_i/BitShift_1/inst/p_0_in[15]
    SLICE_X15Y37         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    10.107 f  design_1_i/BitShift_1/inst/_carry__2/CO[3]
                         net (fo=1, routed)           0.876    10.983    design_1_i/BitShift_1/inst/_carry__2_n_0
    SLICE_X14Y39         LUT3 (Prop_lut3_I0_O)        0.124    11.107 r  design_1_i/BitShift_1/inst/shifted[16]_INST_0/O
                         net (fo=16, routed)          0.804    11.911    design_1_i/div_0/inst/sitofp_32ns_32_6_no_dsp_1_U2/a[28]
    SLICE_X13Y49         FDRE                                         r  design_1_i/div_0/inst/sitofp_32ns_32_6_no_dsp_1_U2/din0_buf1_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=2391, routed)        1.451    14.792    design_1_i/div_0/inst/sitofp_32ns_32_6_no_dsp_1_U2/ap_clk
    SLICE_X13Y49         FDRE                                         r  design_1_i/div_0/inst/sitofp_32ns_32_6_no_dsp_1_U2/din0_buf1_reg[28]/C
                         clock pessimism              0.274    15.066    
                         clock uncertainty           -0.035    15.031    
    SLICE_X13Y49         FDRE (Setup_fdre_C_D)       -0.067    14.964    design_1_i/div_0/inst/sitofp_32ns_32_6_no_dsp_1_U2/din0_buf1_reg[28]
  -------------------------------------------------------------------
                         required time                         14.964    
                         arrival time                         -11.911    
  -------------------------------------------------------------------
                         slack                                  3.053    

Slack (MET) :             3.057ns  (required time - arrival time)
  Source:                 design_1_i/c_addsub_1/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/div_0/inst/sitofp_32ns_32_6_no_dsp_1_U3/din0_buf1_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        6.651ns  (logic 2.709ns (40.729%)  route 3.942ns (59.271%))
  Logic Levels:           7  (CARRY4=4 LUT1=1 LUT3=2)
  Clock Path Skew:        -0.014ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.791ns = ( 14.791 - 10.000 ) 
    Source Clock Delay      (SCD):    5.079ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=2391, routed)        1.558     5.079    design_1_i/c_addsub_1/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
    SLICE_X13Y31         FDRE                                         r  design_1_i/c_addsub_1/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y31         FDRE (Prop_fdre_C_Q)         0.456     5.535 f  design_1_i/c_addsub_1/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[8]/Q
                         net (fo=1, routed)           0.660     6.196    design_1_i/TwoOneMux_0/inst/in2[7]
    SLICE_X12Y33         LUT3 (Prop_lut3_I0_O)        0.153     6.349 r  design_1_i/TwoOneMux_0/inst/val[7]_INST_0/O
                         net (fo=2, routed)           0.707     7.055    design_1_i/BitShift_0/inst/shifted2_carry__0_i_1_n_0
    SLICE_X12Y33         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.707     7.762 r  design_1_i/BitShift_0/inst/shifted2_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.762    design_1_i/BitShift_0/inst/shifted2_carry__0_n_0
    SLICE_X12Y34         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     8.085 f  design_1_i/BitShift_0/inst/shifted2_carry__1/O[1]
                         net (fo=1, routed)           0.548     8.634    design_1_i/BitShift_0/inst/shifted2_carry__1_n_6
    SLICE_X13Y36         LUT1 (Prop_lut1_I0_O)        0.306     8.940 r  design_1_i/BitShift_0/inst/_carry__1_i_4/O
                         net (fo=1, routed)           0.000     8.940    design_1_i/BitShift_0/inst/p_0_in[9]
    SLICE_X13Y36         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     9.472 r  design_1_i/BitShift_0/inst/_carry__1/CO[3]
                         net (fo=1, routed)           0.000     9.472    design_1_i/BitShift_0/inst/_carry__1_n_0
    SLICE_X13Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.586 f  design_1_i/BitShift_0/inst/_carry__2/CO[3]
                         net (fo=1, routed)           0.992    10.578    design_1_i/BitShift_0/inst/_carry__2_n_0
    SLICE_X15Y33         LUT3 (Prop_lut3_I0_O)        0.118    10.696 r  design_1_i/BitShift_0/inst/shifted[16]_INST_0/O
                         net (fo=16, routed)          1.035    11.731    design_1_i/div_0/inst/sitofp_32ns_32_6_no_dsp_1_U3/b[23]
    SLICE_X13Y43         FDRE                                         r  design_1_i/div_0/inst/sitofp_32ns_32_6_no_dsp_1_U3/din0_buf1_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=2391, routed)        1.450    14.791    design_1_i/div_0/inst/sitofp_32ns_32_6_no_dsp_1_U3/ap_clk
    SLICE_X13Y43         FDRE                                         r  design_1_i/div_0/inst/sitofp_32ns_32_6_no_dsp_1_U3/din0_buf1_reg[23]/C
                         clock pessimism              0.274    15.065    
                         clock uncertainty           -0.035    15.030    
    SLICE_X13Y43         FDRE (Setup_fdre_C_D)       -0.242    14.788    design_1_i/div_0/inst/sitofp_32ns_32_6_no_dsp_1_U3/din0_buf1_reg[23]
  -------------------------------------------------------------------
                         required time                         14.788    
                         arrival time                         -11.731    
  -------------------------------------------------------------------
                         slack                                  3.057    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.065ns  (arrival time - required time)
  Source:                 design_1_i/div_0/inst/fdiv_32ns_32ns_32_16_no_dsp_1_U1/div_fdiv_32ns_32ns_32_16_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/EXP/EXP_SIG_DEL/i_pipe/opt_has_pipe.first_q_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/div_0/inst/fdiv_32ns_32ns_32_16_no_dsp_1_U1/div_fdiv_32ns_32ns_32_16_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/EXP/EXP_PRE_RND_DEL/i_pipe/opt_has_pipe.i_pipe[11].pipe_reg[11][7]_srl11/D
                            (rising edge-triggered cell SRL16E clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.263ns  (logic 0.141ns (53.571%)  route 0.122ns (46.429%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.993ns
    Source Clock Delay      (SCD):    1.479ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=2391, routed)        0.596     1.479    design_1_i/div_0/inst/fdiv_32ns_32ns_32_16_no_dsp_1_U1/div_fdiv_32ns_32ns_32_16_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/EXP/EXP_SIG_DEL/i_pipe/aclk
    SLICE_X3Y47          FDRE                                         r  design_1_i/div_0/inst/fdiv_32ns_32ns_32_16_no_dsp_1_U1/div_fdiv_32ns_32ns_32_16_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/EXP/EXP_SIG_DEL/i_pipe/opt_has_pipe.first_q_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y47          FDRE (Prop_fdre_C_Q)         0.141     1.620 r  design_1_i/div_0/inst/fdiv_32ns_32ns_32_16_no_dsp_1_U1/div_fdiv_32ns_32ns_32_16_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/EXP/EXP_SIG_DEL/i_pipe/opt_has_pipe.first_q_reg[7]/Q
                         net (fo=5, routed)           0.122     1.742    design_1_i/div_0/inst/fdiv_32ns_32ns_32_16_no_dsp_1_U1/div_fdiv_32ns_32ns_32_16_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/EXP/EXP_PRE_RND_DEL/i_pipe/out[7]
    SLICE_X2Y46          SRL16E                                       r  design_1_i/div_0/inst/fdiv_32ns_32ns_32_16_no_dsp_1_U1/div_fdiv_32ns_32ns_32_16_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/EXP/EXP_PRE_RND_DEL/i_pipe/opt_has_pipe.i_pipe[11].pipe_reg[11][7]_srl11/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=2391, routed)        0.866     1.993    design_1_i/div_0/inst/fdiv_32ns_32ns_32_16_no_dsp_1_U1/div_fdiv_32ns_32ns_32_16_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/EXP/EXP_PRE_RND_DEL/i_pipe/aclk
    SLICE_X2Y46          SRL16E                                       r  design_1_i/div_0/inst/fdiv_32ns_32ns_32_16_no_dsp_1_U1/div_fdiv_32ns_32ns_32_16_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/EXP/EXP_PRE_RND_DEL/i_pipe/opt_has_pipe.i_pipe[11].pipe_reg[11][7]_srl11/CLK
                         clock pessimism             -0.499     1.494    
    SLICE_X2Y46          SRL16E (Hold_srl16e_CLK_D)
                                                      0.183     1.677    design_1_i/div_0/inst/fdiv_32ns_32ns_32_16_no_dsp_1_U1/div_fdiv_32ns_32ns_32_16_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/EXP/EXP_PRE_RND_DEL/i_pipe/opt_has_pipe.i_pipe[11].pipe_reg[11][7]_srl11
  -------------------------------------------------------------------
                         required time                         -1.677    
                         arrival time                           1.742    
  -------------------------------------------------------------------
                         slack                                  0.065    

Slack (MET) :             0.079ns  (arrival time - required time)
  Source:                 design_1_i/cordic_0/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[8].eng/data_slice/y_plus_x_shift/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/cordic_0/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[9].eng/data_slice/x_plus_y_shift/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.474ns  (logic 0.279ns (58.834%)  route 0.195ns (41.166%))
  Logic Levels:           2  (CARRY4=1 LUT3=1)
  Clock Path Skew:        0.261ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.948ns
    Source Clock Delay      (SCD):    1.438ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=2391, routed)        0.555     1.438    design_1_i/cordic_0/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[8].eng/data_slice/y_plus_x_shift/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
    SLICE_X38Y30         FDRE                                         r  design_1_i/cordic_0/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[8].eng/data_slice/y_plus_x_shift/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y30         FDRE (Prop_fdre_C_Q)         0.164     1.602 r  design_1_i/cordic_0/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[8].eng/data_slice/y_plus_x_shift/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[21]/Q
                         net (fo=11, routed)          0.195     1.797    design_1_i/cordic_0/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[9].eng/data_slice/x_plus_y_shift/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/B[11]
    SLICE_X34Y30         LUT3 (Prop_lut3_I0_O)        0.045     1.842 r  design_1_i/cordic_0/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[9].eng/data_slice/x_plus_y_shift/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[20].carryxor_i_1/O
                         net (fo=1, routed)           0.000     1.842    design_1_i/cordic_0/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[9].eng/data_slice/x_plus_y_shift/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[20].carryxor_i_1_n_0
    SLICE_X34Y30         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     1.912 r  design_1_i/cordic_0/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[9].eng/data_slice/x_plus_y_shift/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[20].carryxor_CARRY4/O[0]
                         net (fo=1, routed)           0.000     1.912    design_1_i/cordic_0/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[9].eng/data_slice/x_plus_y_shift/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/D[20]
    SLICE_X34Y30         FDRE                                         r  design_1_i/cordic_0/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[9].eng/data_slice/x_plus_y_shift/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=2391, routed)        0.821     1.948    design_1_i/cordic_0/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[9].eng/data_slice/x_plus_y_shift/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
    SLICE_X34Y30         FDRE                                         r  design_1_i/cordic_0/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[9].eng/data_slice/x_plus_y_shift/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[21]/C
                         clock pessimism             -0.249     1.699    
    SLICE_X34Y30         FDRE (Hold_fdre_C_D)         0.134     1.833    design_1_i/cordic_0/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[9].eng/data_slice/x_plus_y_shift/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[21]
  -------------------------------------------------------------------
                         required time                         -1.833    
                         arrival time                           1.912    
  -------------------------------------------------------------------
                         slack                                  0.079    

Slack (MET) :             0.083ns  (arrival time - required time)
  Source:                 design_1_i/cordic_0/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[8].eng/data_slice/x_plus_y_shift/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/cordic_0/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[9].eng/data_slice/x_plus_y_shift/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.472ns  (logic 0.270ns (57.154%)  route 0.202ns (42.846%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.255ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.942ns
    Source Clock Delay      (SCD):    1.438ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=2391, routed)        0.555     1.438    design_1_i/cordic_0/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[8].eng/data_slice/x_plus_y_shift/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
    SLICE_X37Y30         FDRE                                         r  design_1_i/cordic_0/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[8].eng/data_slice/x_plus_y_shift/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y30         FDRE (Prop_fdre_C_Q)         0.141     1.579 r  design_1_i/cordic_0/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[8].eng/data_slice/x_plus_y_shift/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[3]/Q
                         net (fo=2, routed)           0.202     1.782    design_1_i/cordic_0/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[9].eng/data_slice/x_plus_y_shift/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/A[2]
    SLICE_X34Y25         CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.129     1.911 r  design_1_i/cordic_0/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[9].eng/data_slice/x_plus_y_shift/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.carrymux0_CARRY4/O[3]
                         net (fo=1, routed)           0.000     1.911    design_1_i/cordic_0/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[9].eng/data_slice/x_plus_y_shift/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/D[3]
    SLICE_X34Y25         FDRE                                         r  design_1_i/cordic_0/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[9].eng/data_slice/x_plus_y_shift/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=2391, routed)        0.815     1.942    design_1_i/cordic_0/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[9].eng/data_slice/x_plus_y_shift/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
    SLICE_X34Y25         FDRE                                         r  design_1_i/cordic_0/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[9].eng/data_slice/x_plus_y_shift/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[4]/C
                         clock pessimism             -0.249     1.693    
    SLICE_X34Y25         FDRE (Hold_fdre_C_D)         0.134     1.827    design_1_i/cordic_0/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[9].eng/data_slice/x_plus_y_shift/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.827    
                         arrival time                           1.911    
  -------------------------------------------------------------------
                         slack                                  0.083    

Slack (MET) :             0.091ns  (arrival time - required time)
  Source:                 design_1_i/cordic_0/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[8].eng/data_slice/x_plus_y_shift/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/cordic_0/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[9].eng/data_slice/x_plus_y_shift/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.481ns  (logic 0.270ns (56.094%)  route 0.211ns (43.906%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.256ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.946ns
    Source Clock Delay      (SCD):    1.441ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=2391, routed)        0.558     1.441    design_1_i/cordic_0/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[8].eng/data_slice/x_plus_y_shift/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
    SLICE_X37Y33         FDRE                                         r  design_1_i/cordic_0/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[8].eng/data_slice/x_plus_y_shift/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y33         FDRE (Prop_fdre_C_Q)         0.141     1.582 r  design_1_i/cordic_0/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[8].eng/data_slice/x_plus_y_shift/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[13]/Q
                         net (fo=3, routed)           0.211     1.793    design_1_i/cordic_0/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[9].eng/data_slice/x_plus_y_shift/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/A[12]
    SLICE_X34Y28         CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.129     1.922 r  design_1_i/cordic_0/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[9].eng/data_slice/x_plus_y_shift/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[12].carrymux_CARRY4/O[1]
                         net (fo=1, routed)           0.000     1.922    design_1_i/cordic_0/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[9].eng/data_slice/x_plus_y_shift/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/D[13]
    SLICE_X34Y28         FDRE                                         r  design_1_i/cordic_0/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[9].eng/data_slice/x_plus_y_shift/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=2391, routed)        0.819     1.946    design_1_i/cordic_0/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[9].eng/data_slice/x_plus_y_shift/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
    SLICE_X34Y28         FDRE                                         r  design_1_i/cordic_0/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[9].eng/data_slice/x_plus_y_shift/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[14]/C
                         clock pessimism             -0.249     1.697    
    SLICE_X34Y28         FDRE (Hold_fdre_C_D)         0.134     1.831    design_1_i/cordic_0/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[9].eng/data_slice/x_plus_y_shift/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.831    
                         arrival time                           1.922    
  -------------------------------------------------------------------
                         slack                                  0.091    

Slack (MET) :             0.091ns  (arrival time - required time)
  Source:                 design_1_i/cordic_0/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[8].eng/data_slice/x_plus_y_shift/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/cordic_0/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[9].eng/data_slice/x_plus_y_shift/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.481ns  (logic 0.270ns (56.094%)  route 0.211ns (43.906%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.256ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.947ns
    Source Clock Delay      (SCD):    1.442ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=2391, routed)        0.559     1.442    design_1_i/cordic_0/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[8].eng/data_slice/x_plus_y_shift/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
    SLICE_X37Y34         FDRE                                         r  design_1_i/cordic_0/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[8].eng/data_slice/x_plus_y_shift/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y34         FDRE (Prop_fdre_C_Q)         0.141     1.583 r  design_1_i/cordic_0/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[8].eng/data_slice/x_plus_y_shift/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[17]/Q
                         net (fo=3, routed)           0.211     1.794    design_1_i/cordic_0/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[9].eng/data_slice/x_plus_y_shift/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/A[16]
    SLICE_X34Y29         CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.129     1.923 r  design_1_i/cordic_0/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[9].eng/data_slice/x_plus_y_shift/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[16].carrymux_CARRY4/O[1]
                         net (fo=1, routed)           0.000     1.923    design_1_i/cordic_0/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[9].eng/data_slice/x_plus_y_shift/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/D[17]
    SLICE_X34Y29         FDRE                                         r  design_1_i/cordic_0/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[9].eng/data_slice/x_plus_y_shift/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=2391, routed)        0.820     1.947    design_1_i/cordic_0/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[9].eng/data_slice/x_plus_y_shift/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
    SLICE_X34Y29         FDRE                                         r  design_1_i/cordic_0/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[9].eng/data_slice/x_plus_y_shift/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[18]/C
                         clock pessimism             -0.249     1.698    
    SLICE_X34Y29         FDRE (Hold_fdre_C_D)         0.134     1.832    design_1_i/cordic_0/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[9].eng/data_slice/x_plus_y_shift/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[18]
  -------------------------------------------------------------------
                         required time                         -1.832    
                         arrival time                           1.923    
  -------------------------------------------------------------------
                         slack                                  0.091    

Slack (MET) :             0.096ns  (arrival time - required time)
  Source:                 design_1_i/cordic_0/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[8].eng/data_slice/x_plus_y_shift/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/cordic_0/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[9].eng/data_slice/x_plus_y_shift/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.486ns  (logic 0.270ns (55.554%)  route 0.216ns (44.446%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.256ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.946ns
    Source Clock Delay      (SCD):    1.441ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=2391, routed)        0.558     1.441    design_1_i/cordic_0/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[8].eng/data_slice/x_plus_y_shift/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
    SLICE_X37Y33         FDRE                                         r  design_1_i/cordic_0/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[8].eng/data_slice/x_plus_y_shift/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y33         FDRE (Prop_fdre_C_Q)         0.141     1.582 r  design_1_i/cordic_0/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[8].eng/data_slice/x_plus_y_shift/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[15]/Q
                         net (fo=3, routed)           0.216     1.798    design_1_i/cordic_0/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[9].eng/data_slice/x_plus_y_shift/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/A[14]
    SLICE_X34Y28         CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.129     1.927 r  design_1_i/cordic_0/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[9].eng/data_slice/x_plus_y_shift/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[12].carrymux_CARRY4/O[3]
                         net (fo=1, routed)           0.000     1.927    design_1_i/cordic_0/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[9].eng/data_slice/x_plus_y_shift/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/D[15]
    SLICE_X34Y28         FDRE                                         r  design_1_i/cordic_0/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[9].eng/data_slice/x_plus_y_shift/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=2391, routed)        0.819     1.946    design_1_i/cordic_0/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[9].eng/data_slice/x_plus_y_shift/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
    SLICE_X34Y28         FDRE                                         r  design_1_i/cordic_0/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[9].eng/data_slice/x_plus_y_shift/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[16]/C
                         clock pessimism             -0.249     1.697    
    SLICE_X34Y28         FDRE (Hold_fdre_C_D)         0.134     1.831    design_1_i/cordic_0/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[9].eng/data_slice/x_plus_y_shift/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[16]
  -------------------------------------------------------------------
                         required time                         -1.831    
                         arrival time                           1.927    
  -------------------------------------------------------------------
                         slack                                  0.096    

Slack (MET) :             0.096ns  (arrival time - required time)
  Source:                 design_1_i/cordic_0/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[8].eng/data_slice/x_plus_y_shift/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/cordic_0/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[9].eng/data_slice/x_plus_y_shift/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.486ns  (logic 0.270ns (55.554%)  route 0.216ns (44.446%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.256ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.947ns
    Source Clock Delay      (SCD):    1.442ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=2391, routed)        0.559     1.442    design_1_i/cordic_0/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[8].eng/data_slice/x_plus_y_shift/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
    SLICE_X37Y34         FDRE                                         r  design_1_i/cordic_0/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[8].eng/data_slice/x_plus_y_shift/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y34         FDRE (Prop_fdre_C_Q)         0.141     1.583 r  design_1_i/cordic_0/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[8].eng/data_slice/x_plus_y_shift/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[19]/Q
                         net (fo=3, routed)           0.216     1.799    design_1_i/cordic_0/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[9].eng/data_slice/x_plus_y_shift/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/A[18]
    SLICE_X34Y29         CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.129     1.928 r  design_1_i/cordic_0/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[9].eng/data_slice/x_plus_y_shift/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[16].carrymux_CARRY4/O[3]
                         net (fo=1, routed)           0.000     1.928    design_1_i/cordic_0/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[9].eng/data_slice/x_plus_y_shift/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/D[19]
    SLICE_X34Y29         FDRE                                         r  design_1_i/cordic_0/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[9].eng/data_slice/x_plus_y_shift/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=2391, routed)        0.820     1.947    design_1_i/cordic_0/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[9].eng/data_slice/x_plus_y_shift/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
    SLICE_X34Y29         FDRE                                         r  design_1_i/cordic_0/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[9].eng/data_slice/x_plus_y_shift/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[20]/C
                         clock pessimism             -0.249     1.698    
    SLICE_X34Y29         FDRE (Hold_fdre_C_D)         0.134     1.832    design_1_i/cordic_0/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[9].eng/data_slice/x_plus_y_shift/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[20]
  -------------------------------------------------------------------
                         required time                         -1.832    
                         arrival time                           1.928    
  -------------------------------------------------------------------
                         slack                                  0.096    

Slack (MET) :             0.100ns  (arrival time - required time)
  Source:                 design_1_i/cordic_0/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[8].eng/data_slice/x_plus_y_shift/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/cordic_0/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[9].eng/data_slice/x_plus_y_shift/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.489ns  (logic 0.251ns (51.287%)  route 0.238ns (48.713%))
  Logic Levels:           2  (CARRY4=1 LUT3=1)
  Clock Path Skew:        0.255ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.943ns
    Source Clock Delay      (SCD):    1.439ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=2391, routed)        0.556     1.439    design_1_i/cordic_0/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[8].eng/data_slice/x_plus_y_shift/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
    SLICE_X37Y31         FDRE                                         r  design_1_i/cordic_0/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[8].eng/data_slice/x_plus_y_shift/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y31         FDRE (Prop_fdre_C_Q)         0.141     1.580 r  design_1_i/cordic_0/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[8].eng/data_slice/x_plus_y_shift/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[7]/Q
                         net (fo=2, routed)           0.238     1.819    design_1_i/cordic_0/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[9].eng/data_slice/x_plus_y_shift/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/A[6]
    SLICE_X34Y26         LUT3 (Prop_lut3_I2_O)        0.045     1.864 r  design_1_i/cordic_0/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[9].eng/data_slice/x_plus_y_shift/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[6].carrymux_i_1/O
                         net (fo=1, routed)           0.000     1.864    design_1_i/cordic_0/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[9].eng/data_slice/x_plus_y_shift/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[6].carrymux_i_1_n_0
    SLICE_X34Y26         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.065     1.929 r  design_1_i/cordic_0/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[9].eng/data_slice/x_plus_y_shift/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[4].carrymux_CARRY4/O[2]
                         net (fo=1, routed)           0.000     1.929    design_1_i/cordic_0/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[9].eng/data_slice/x_plus_y_shift/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/D[6]
    SLICE_X34Y26         FDRE                                         r  design_1_i/cordic_0/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[9].eng/data_slice/x_plus_y_shift/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=2391, routed)        0.816     1.943    design_1_i/cordic_0/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[9].eng/data_slice/x_plus_y_shift/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
    SLICE_X34Y26         FDRE                                         r  design_1_i/cordic_0/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[9].eng/data_slice/x_plus_y_shift/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[7]/C
                         clock pessimism             -0.249     1.694    
    SLICE_X34Y26         FDRE (Hold_fdre_C_D)         0.134     1.828    design_1_i/cordic_0/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[9].eng/data_slice/x_plus_y_shift/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.828    
                         arrival time                           1.929    
  -------------------------------------------------------------------
                         slack                                  0.100    

Slack (MET) :             0.102ns  (arrival time - required time)
  Source:                 design_1_i/cordic_0/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[8].eng/data_slice/x_plus_y_shift/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/cordic_0/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[9].eng/data_slice/x_plus_y_shift/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.491ns  (logic 0.290ns (59.014%)  route 0.201ns (40.986%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.255ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.942ns
    Source Clock Delay      (SCD):    1.438ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=2391, routed)        0.555     1.438    design_1_i/cordic_0/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[8].eng/data_slice/x_plus_y_shift/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
    SLICE_X37Y30         FDRE                                         r  design_1_i/cordic_0/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[8].eng/data_slice/x_plus_y_shift/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y30         FDRE (Prop_fdre_C_Q)         0.141     1.579 r  design_1_i/cordic_0/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[8].eng/data_slice/x_plus_y_shift/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[2]/Q
                         net (fo=2, routed)           0.201     1.781    design_1_i/cordic_0/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[9].eng/data_slice/x_plus_y_shift/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/A[1]
    SLICE_X34Y25         CARRY4 (Prop_carry4_DI[1]_O[2])
                                                      0.149     1.930 r  design_1_i/cordic_0/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[9].eng/data_slice/x_plus_y_shift/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.carrymux0_CARRY4/O[2]
                         net (fo=1, routed)           0.000     1.930    design_1_i/cordic_0/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[9].eng/data_slice/x_plus_y_shift/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/D[2]
    SLICE_X34Y25         FDRE                                         r  design_1_i/cordic_0/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[9].eng/data_slice/x_plus_y_shift/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=2391, routed)        0.815     1.942    design_1_i/cordic_0/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[9].eng/data_slice/x_plus_y_shift/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
    SLICE_X34Y25         FDRE                                         r  design_1_i/cordic_0/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[9].eng/data_slice/x_plus_y_shift/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[3]/C
                         clock pessimism             -0.249     1.693    
    SLICE_X34Y25         FDRE (Hold_fdre_C_D)         0.134     1.827    design_1_i/cordic_0/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[9].eng/data_slice/x_plus_y_shift/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.827    
                         arrival time                           1.930    
  -------------------------------------------------------------------
                         slack                                  0.102    

Slack (MET) :             0.111ns  (arrival time - required time)
  Source:                 design_1_i/cordic_0/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[8].eng/data_slice/x_plus_y_shift/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/cordic_0/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[9].eng/data_slice/x_plus_y_shift/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.501ns  (logic 0.290ns (57.846%)  route 0.211ns (42.154%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.256ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.945ns
    Source Clock Delay      (SCD):    1.440ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=2391, routed)        0.557     1.440    design_1_i/cordic_0/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[8].eng/data_slice/x_plus_y_shift/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
    SLICE_X37Y32         FDRE                                         r  design_1_i/cordic_0/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[8].eng/data_slice/x_plus_y_shift/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y32         FDRE (Prop_fdre_C_Q)         0.141     1.581 r  design_1_i/cordic_0/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[8].eng/data_slice/x_plus_y_shift/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[10]/Q
                         net (fo=3, routed)           0.211     1.792    design_1_i/cordic_0/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[9].eng/data_slice/x_plus_y_shift/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/A[9]
    SLICE_X34Y27         CARRY4 (Prop_carry4_DI[1]_O[2])
                                                      0.149     1.941 r  design_1_i/cordic_0/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[9].eng/data_slice/x_plus_y_shift/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[8].carrymux_CARRY4/O[2]
                         net (fo=1, routed)           0.000     1.941    design_1_i/cordic_0/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[9].eng/data_slice/x_plus_y_shift/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/D[10]
    SLICE_X34Y27         FDRE                                         r  design_1_i/cordic_0/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[9].eng/data_slice/x_plus_y_shift/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=2391, routed)        0.818     1.945    design_1_i/cordic_0/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[9].eng/data_slice/x_plus_y_shift/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
    SLICE_X34Y27         FDRE                                         r  design_1_i/cordic_0/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[9].eng/data_slice/x_plus_y_shift/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[11]/C
                         clock pessimism             -0.249     1.696    
    SLICE_X34Y27         FDRE (Hold_fdre_C_D)         0.134     1.830    design_1_i/cordic_0/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[9].eng/data_slice/x_plus_y_shift/inst/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.830    
                         arrival time                           1.941    
  -------------------------------------------------------------------
                         slack                                  0.111    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin      Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I       n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     DSP48E1/CLK  n/a            2.154         10.000      7.846      DSP48_X0Y10    design_1_i/xbip_multadd_0/U0/i_synth/device_supports_dsp.use_multadd_dsp/dsp48_multadd.multadd_usecase_inst/i_synth_option.i_synth_model/opt_vx7.i_uniwrap/i_primitive/CLK
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X14Y31   design_1_i/c_addsub_0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/pipelining.stages[1].slices[1].first.first_stage_adder/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[1]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X14Y31   design_1_i/c_addsub_0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/pipelining.stages[1].slices[1].first.first_stage_adder/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[2]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X14Y31   design_1_i/c_addsub_0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/pipelining.stages[1].slices[1].first.first_stage_adder/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[3]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X14Y31   design_1_i/c_addsub_0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/pipelining.stages[1].slices[1].first.first_stage_adder/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[4]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X14Y32   design_1_i/c_addsub_0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/pipelining.stages[1].slices[1].first.first_stage_adder/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[5]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X14Y32   design_1_i/c_addsub_0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/pipelining.stages[1].slices[1].first.first_stage_adder/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[6]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X14Y32   design_1_i/c_addsub_0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/pipelining.stages[1].slices[1].first.first_stage_adder/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[7]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X14Y32   design_1_i/c_addsub_0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/pipelining.stages[1].slices[1].first.first_stage_adder/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[8]/C
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X14Y28   design_1_i/cordic_0/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[16].eng/cntrl/cntrl_vect_dly/gen_rtl.gen_reg.d_reg_reg[0]_srl17/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X14Y28   design_1_i/cordic_0/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[16].eng/cntrl/cntrl_vect_dly/gen_rtl.gen_reg.d_reg_reg[0]_srl17/CLK
Low Pulse Width   Slow    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X2Y46    design_1_i/div_0/inst/fdiv_32ns_32ns_32_16_no_dsp_1_U1/div_fdiv_32ns_32ns_32_16_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/EXP/EXP_PRE_RND_DEL/i_pipe/opt_has_pipe.i_pipe[11].pipe_reg[11][0]_srl11/CLK
Low Pulse Width   Fast    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X2Y46    design_1_i/div_0/inst/fdiv_32ns_32ns_32_16_no_dsp_1_U1/div_fdiv_32ns_32ns_32_16_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/EXP/EXP_PRE_RND_DEL/i_pipe/opt_has_pipe.i_pipe[11].pipe_reg[11][0]_srl11/CLK
Low Pulse Width   Slow    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X2Y46    design_1_i/div_0/inst/fdiv_32ns_32ns_32_16_no_dsp_1_U1/div_fdiv_32ns_32ns_32_16_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/EXP/EXP_PRE_RND_DEL/i_pipe/opt_has_pipe.i_pipe[11].pipe_reg[11][1]_srl11/CLK
Low Pulse Width   Fast    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X2Y46    design_1_i/div_0/inst/fdiv_32ns_32ns_32_16_no_dsp_1_U1/div_fdiv_32ns_32ns_32_16_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/EXP/EXP_PRE_RND_DEL/i_pipe/opt_has_pipe.i_pipe[11].pipe_reg[11][1]_srl11/CLK
Low Pulse Width   Slow    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X2Y46    design_1_i/div_0/inst/fdiv_32ns_32ns_32_16_no_dsp_1_U1/div_fdiv_32ns_32ns_32_16_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/EXP/EXP_PRE_RND_DEL/i_pipe/opt_has_pipe.i_pipe[11].pipe_reg[11][2]_srl11/CLK
Low Pulse Width   Fast    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X2Y46    design_1_i/div_0/inst/fdiv_32ns_32ns_32_16_no_dsp_1_U1/div_fdiv_32ns_32ns_32_16_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/EXP/EXP_PRE_RND_DEL/i_pipe/opt_has_pipe.i_pipe[11].pipe_reg[11][2]_srl11/CLK
Low Pulse Width   Slow    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X2Y46    design_1_i/div_0/inst/fdiv_32ns_32ns_32_16_no_dsp_1_U1/div_fdiv_32ns_32ns_32_16_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/EXP/EXP_PRE_RND_DEL/i_pipe/opt_has_pipe.i_pipe[11].pipe_reg[11][3]_srl11/CLK
Low Pulse Width   Fast    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X2Y46    design_1_i/div_0/inst/fdiv_32ns_32ns_32_16_no_dsp_1_U1/div_fdiv_32ns_32ns_32_16_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/EXP/EXP_PRE_RND_DEL/i_pipe/opt_has_pipe.i_pipe[11].pipe_reg[11][3]_srl11/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X14Y28   design_1_i/cordic_0/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[16].eng/cntrl/cntrl_vect_dly/gen_rtl.gen_reg.d_reg_reg[0]_srl17/CLK
High Pulse Width  Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X14Y28   design_1_i/cordic_0/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[16].eng/cntrl/cntrl_vect_dly/gen_rtl.gen_reg.d_reg_reg[0]_srl17/CLK
High Pulse Width  Slow    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X2Y46    design_1_i/div_0/inst/fdiv_32ns_32ns_32_16_no_dsp_1_U1/div_fdiv_32ns_32ns_32_16_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/EXP/EXP_PRE_RND_DEL/i_pipe/opt_has_pipe.i_pipe[11].pipe_reg[11][0]_srl11/CLK
High Pulse Width  Fast    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X2Y46    design_1_i/div_0/inst/fdiv_32ns_32ns_32_16_no_dsp_1_U1/div_fdiv_32ns_32ns_32_16_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/EXP/EXP_PRE_RND_DEL/i_pipe/opt_has_pipe.i_pipe[11].pipe_reg[11][0]_srl11/CLK
High Pulse Width  Slow    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X2Y46    design_1_i/div_0/inst/fdiv_32ns_32ns_32_16_no_dsp_1_U1/div_fdiv_32ns_32ns_32_16_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/EXP/EXP_PRE_RND_DEL/i_pipe/opt_has_pipe.i_pipe[11].pipe_reg[11][1]_srl11/CLK
High Pulse Width  Fast    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X2Y46    design_1_i/div_0/inst/fdiv_32ns_32ns_32_16_no_dsp_1_U1/div_fdiv_32ns_32ns_32_16_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/EXP/EXP_PRE_RND_DEL/i_pipe/opt_has_pipe.i_pipe[11].pipe_reg[11][1]_srl11/CLK
High Pulse Width  Slow    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X2Y46    design_1_i/div_0/inst/fdiv_32ns_32ns_32_16_no_dsp_1_U1/div_fdiv_32ns_32ns_32_16_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/EXP/EXP_PRE_RND_DEL/i_pipe/opt_has_pipe.i_pipe[11].pipe_reg[11][2]_srl11/CLK
High Pulse Width  Fast    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X2Y46    design_1_i/div_0/inst/fdiv_32ns_32ns_32_16_no_dsp_1_U1/div_fdiv_32ns_32ns_32_16_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/EXP/EXP_PRE_RND_DEL/i_pipe/opt_has_pipe.i_pipe[11].pipe_reg[11][2]_srl11/CLK
High Pulse Width  Slow    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X2Y46    design_1_i/div_0/inst/fdiv_32ns_32ns_32_16_no_dsp_1_U1/div_fdiv_32ns_32ns_32_16_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/EXP/EXP_PRE_RND_DEL/i_pipe/opt_has_pipe.i_pipe[11].pipe_reg[11][3]_srl11/CLK
High Pulse Width  Fast    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X2Y46    design_1_i/div_0/inst/fdiv_32ns_32ns_32_16_no_dsp_1_U1/div_fdiv_32ns_32ns_32_16_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/EXP/EXP_PRE_RND_DEL/i_pipe/opt_has_pipe.i_pipe[11].pipe_reg[11][3]_srl11/CLK



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk
  To Clock:  

Max Delay            33 Endpoints
Min Delay            33 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_1_i/div_0/inst/fdiv_32ns_32ns_32_16_no_dsp_1_U1/div_fdiv_32ns_32ns_32_16_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/OP/RESULT_REG.NORMAL.mant_op_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tanh[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.238ns  (logic 3.184ns (60.800%)  route 2.053ns (39.200%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=2391, routed)        1.625     5.146    design_1_i/div_0/inst/fdiv_32ns_32ns_32_16_no_dsp_1_U1/div_fdiv_32ns_32ns_32_16_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/OP/aclk
    SLICE_X0Y29          FDRE                                         r  design_1_i/div_0/inst/fdiv_32ns_32ns_32_16_no_dsp_1_U1/div_fdiv_32ns_32ns_32_16_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/OP/RESULT_REG.NORMAL.mant_op_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y29          FDRE (Prop_fdre_C_Q)         0.419     5.565 r  design_1_i/div_0/inst/fdiv_32ns_32ns_32_16_no_dsp_1_U1/div_fdiv_32ns_32ns_32_16_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/OP/RESULT_REG.NORMAL.mant_op_reg[4]/Q
                         net (fo=1, routed)           2.053     7.618    tanh_OBUF[4]
    R18                  OBUF (Prop_obuf_I_O)         2.765    10.384 r  tanh_OBUF[4]_inst/O
                         net (fo=0)                   0.000    10.384    tanh[4]
    R18                                                               r  tanh[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/div_0/inst/fdiv_32ns_32ns_32_16_no_dsp_1_U1/div_fdiv_32ns_32ns_32_16_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/OP/RESULT_REG.NORMAL.mant_op_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tanh[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.182ns  (logic 3.058ns (59.001%)  route 2.125ns (40.999%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=2391, routed)        1.625     5.146    design_1_i/div_0/inst/fdiv_32ns_32ns_32_16_no_dsp_1_U1/div_fdiv_32ns_32ns_32_16_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/OP/aclk
    SLICE_X0Y29          FDRE                                         r  design_1_i/div_0/inst/fdiv_32ns_32ns_32_16_no_dsp_1_U1/div_fdiv_32ns_32ns_32_16_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/OP/RESULT_REG.NORMAL.mant_op_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y29          FDRE (Prop_fdre_C_Q)         0.456     5.602 r  design_1_i/div_0/inst/fdiv_32ns_32ns_32_16_no_dsp_1_U1/div_fdiv_32ns_32ns_32_16_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/OP/RESULT_REG.NORMAL.mant_op_reg[1]/Q
                         net (fo=1, routed)           2.125     7.727    tanh_OBUF[1]
    W18                  OBUF (Prop_obuf_I_O)         2.602    10.328 r  tanh_OBUF[1]_inst/O
                         net (fo=0)                   0.000    10.328    tanh[1]
    W18                                                               r  tanh[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/div_0/inst/fdiv_32ns_32ns_32_16_no_dsp_1_U1/div_fdiv_32ns_32ns_32_16_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/OP/RESULT_REG.NORMAL.mant_op_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tanh[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.167ns  (logic 3.055ns (59.126%)  route 2.112ns (40.874%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=2391, routed)        1.625     5.146    design_1_i/div_0/inst/fdiv_32ns_32ns_32_16_no_dsp_1_U1/div_fdiv_32ns_32ns_32_16_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/OP/aclk
    SLICE_X0Y29          FDRE                                         r  design_1_i/div_0/inst/fdiv_32ns_32ns_32_16_no_dsp_1_U1/div_fdiv_32ns_32ns_32_16_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/OP/RESULT_REG.NORMAL.mant_op_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y29          FDRE (Prop_fdre_C_Q)         0.456     5.602 r  design_1_i/div_0/inst/fdiv_32ns_32ns_32_16_no_dsp_1_U1/div_fdiv_32ns_32ns_32_16_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/OP/RESULT_REG.NORMAL.mant_op_reg[0]/Q
                         net (fo=1, routed)           2.112     7.714    tanh_OBUF[0]
    W19                  OBUF (Prop_obuf_I_O)         2.599    10.313 r  tanh_OBUF[0]_inst/O
                         net (fo=0)                   0.000    10.313    tanh[0]
    W19                                                               r  tanh[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/div_0/inst/fdiv_32ns_32ns_32_16_no_dsp_1_U1/div_fdiv_32ns_32ns_32_16_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/OP/RESULT_REG.NORMAL.mant_op_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tanh[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.148ns  (logic 3.196ns (62.081%)  route 1.952ns (37.919%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=2391, routed)        1.625     5.146    design_1_i/div_0/inst/fdiv_32ns_32ns_32_16_no_dsp_1_U1/div_fdiv_32ns_32ns_32_16_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/OP/aclk
    SLICE_X0Y29          FDRE                                         r  design_1_i/div_0/inst/fdiv_32ns_32ns_32_16_no_dsp_1_U1/div_fdiv_32ns_32ns_32_16_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/OP/RESULT_REG.NORMAL.mant_op_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y29          FDRE (Prop_fdre_C_Q)         0.419     5.565 r  design_1_i/div_0/inst/fdiv_32ns_32ns_32_16_no_dsp_1_U1/div_fdiv_32ns_32ns_32_16_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/OP/RESULT_REG.NORMAL.mant_op_reg[2]/Q
                         net (fo=1, routed)           1.952     7.517    tanh_OBUF[2]
    V19                  OBUF (Prop_obuf_I_O)         2.777    10.294 r  tanh_OBUF[2]_inst/O
                         net (fo=0)                   0.000    10.294    tanh[2]
    V19                                                               r  tanh[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/div_0/inst/fdiv_32ns_32ns_32_16_no_dsp_1_U1/div_fdiv_32ns_32ns_32_16_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/OP/RESULT_REG.NORMAL.mant_op_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tanh[8]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.092ns  (logic 3.222ns (63.269%)  route 1.870ns (36.731%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=2391, routed)        1.625     5.146    design_1_i/div_0/inst/fdiv_32ns_32ns_32_16_no_dsp_1_U1/div_fdiv_32ns_32ns_32_16_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/OP/aclk
    SLICE_X0Y29          FDRE                                         r  design_1_i/div_0/inst/fdiv_32ns_32ns_32_16_no_dsp_1_U1/div_fdiv_32ns_32ns_32_16_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/OP/RESULT_REG.NORMAL.mant_op_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y29          FDRE (Prop_fdre_C_Q)         0.419     5.565 r  design_1_i/div_0/inst/fdiv_32ns_32ns_32_16_no_dsp_1_U1/div_fdiv_32ns_32ns_32_16_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/OP/RESULT_REG.NORMAL.mant_op_reg[8]/Q
                         net (fo=1, routed)           1.870     7.436    tanh_OBUF[8]
    K17                  OBUF (Prop_obuf_I_O)         2.803    10.239 r  tanh_OBUF[8]_inst/O
                         net (fo=0)                   0.000    10.239    tanh[8]
    K17                                                               r  tanh[8] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/div_0/inst/fdiv_32ns_32ns_32_16_no_dsp_1_U1/div_fdiv_32ns_32ns_32_16_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/OP/RESULT_REG.NORMAL.mant_op_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tanh[22]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.084ns  (logic 3.216ns (63.261%)  route 1.868ns (36.739%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=2391, routed)        1.633     5.154    design_1_i/div_0/inst/fdiv_32ns_32ns_32_16_no_dsp_1_U1/div_fdiv_32ns_32ns_32_16_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/OP/aclk
    SLICE_X0Y35          FDRE                                         r  design_1_i/div_0/inst/fdiv_32ns_32ns_32_16_no_dsp_1_U1/div_fdiv_32ns_32ns_32_16_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/OP/RESULT_REG.NORMAL.mant_op_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y35          FDRE (Prop_fdre_C_Q)         0.419     5.573 r  design_1_i/div_0/inst/fdiv_32ns_32ns_32_16_no_dsp_1_U1/div_fdiv_32ns_32ns_32_16_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/OP/RESULT_REG.NORMAL.mant_op_reg[22]/Q
                         net (fo=1, routed)           1.868     7.441    tanh_OBUF[22]
    G17                  OBUF (Prop_obuf_I_O)         2.797    10.238 r  tanh_OBUF[22]_inst/O
                         net (fo=0)                   0.000    10.238    tanh[22]
    G17                                                               r  tanh[22] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/div_0/inst/fdiv_32ns_32ns_32_16_no_dsp_1_U1/div_fdiv_32ns_32ns_32_16_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/OP/RESULT_REG.NORMAL.mant_op_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tanh[9]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.090ns  (logic 3.218ns (63.224%)  route 1.872ns (36.776%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=2391, routed)        1.627     5.148    design_1_i/div_0/inst/fdiv_32ns_32ns_32_16_no_dsp_1_U1/div_fdiv_32ns_32ns_32_16_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/OP/aclk
    SLICE_X0Y31          FDRE                                         r  design_1_i/div_0/inst/fdiv_32ns_32ns_32_16_no_dsp_1_U1/div_fdiv_32ns_32ns_32_16_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/OP/RESULT_REG.NORMAL.mant_op_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y31          FDRE (Prop_fdre_C_Q)         0.419     5.567 r  design_1_i/div_0/inst/fdiv_32ns_32ns_32_16_no_dsp_1_U1/div_fdiv_32ns_32ns_32_16_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/OP/RESULT_REG.NORMAL.mant_op_reg[9]/Q
                         net (fo=1, routed)           1.872     7.439    tanh_OBUF[9]
    L17                  OBUF (Prop_obuf_I_O)         2.799    10.238 r  tanh_OBUF[9]_inst/O
                         net (fo=0)                   0.000    10.238    tanh[9]
    L17                                                               r  tanh[9] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/div_0/inst/fdiv_32ns_32ns_32_16_no_dsp_1_U1/div_fdiv_32ns_32ns_32_16_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/OP/RESULT_REG.NORMAL.mant_op_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tanh[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.090ns  (logic 3.184ns (62.544%)  route 1.907ns (37.456%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=2391, routed)        1.626     5.147    design_1_i/div_0/inst/fdiv_32ns_32ns_32_16_no_dsp_1_U1/div_fdiv_32ns_32ns_32_16_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/OP/aclk
    SLICE_X0Y30          FDRE                                         r  design_1_i/div_0/inst/fdiv_32ns_32ns_32_16_no_dsp_1_U1/div_fdiv_32ns_32ns_32_16_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/OP/RESULT_REG.NORMAL.mant_op_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y30          FDRE (Prop_fdre_C_Q)         0.419     5.566 r  design_1_i/div_0/inst/fdiv_32ns_32ns_32_16_no_dsp_1_U1/div_fdiv_32ns_32ns_32_16_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/OP/RESULT_REG.NORMAL.mant_op_reg[6]/Q
                         net (fo=1, routed)           1.907     7.473    tanh_OBUF[6]
    P17                  OBUF (Prop_obuf_I_O)         2.765    10.237 r  tanh_OBUF[6]_inst/O
                         net (fo=0)                   0.000    10.237    tanh[6]
    P17                                                               r  tanh[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/div_0/inst/fdiv_32ns_32ns_32_16_no_dsp_1_U1/div_fdiv_32ns_32ns_32_16_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/OP/RESULT_REG.NORMAL.mant_op_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tanh[18]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.025ns  (logic 3.212ns (63.915%)  route 1.813ns (36.085%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=2391, routed)        1.630     5.151    design_1_i/div_0/inst/fdiv_32ns_32ns_32_16_no_dsp_1_U1/div_fdiv_32ns_32ns_32_16_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/OP/aclk
    SLICE_X0Y33          FDRE                                         r  design_1_i/div_0/inst/fdiv_32ns_32ns_32_16_no_dsp_1_U1/div_fdiv_32ns_32ns_32_16_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/OP/RESULT_REG.NORMAL.mant_op_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y33          FDRE (Prop_fdre_C_Q)         0.419     5.570 r  design_1_i/div_0/inst/fdiv_32ns_32ns_32_16_no_dsp_1_U1/div_fdiv_32ns_32ns_32_16_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/OP/RESULT_REG.NORMAL.mant_op_reg[18]/Q
                         net (fo=1, routed)           1.813     7.384    tanh_OBUF[18]
    J18                  OBUF (Prop_obuf_I_O)         2.793    10.176 r  tanh_OBUF[18]_inst/O
                         net (fo=0)                   0.000    10.176    tanh[18]
    J18                                                               r  tanh[18] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/div_0/inst/fdiv_32ns_32ns_32_16_no_dsp_1_U1/div_fdiv_32ns_32ns_32_16_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/OP/RESULT_REG.NORMAL.mant_op_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tanh[12]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.008ns  (logic 3.187ns (63.651%)  route 1.820ns (36.349%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=2391, routed)        1.627     5.148    design_1_i/div_0/inst/fdiv_32ns_32ns_32_16_no_dsp_1_U1/div_fdiv_32ns_32ns_32_16_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/OP/aclk
    SLICE_X0Y31          FDRE                                         r  design_1_i/div_0/inst/fdiv_32ns_32ns_32_16_no_dsp_1_U1/div_fdiv_32ns_32ns_32_16_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/OP/RESULT_REG.NORMAL.mant_op_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y31          FDRE (Prop_fdre_C_Q)         0.419     5.567 r  design_1_i/div_0/inst/fdiv_32ns_32ns_32_16_no_dsp_1_U1/div_fdiv_32ns_32ns_32_16_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/OP/RESULT_REG.NORMAL.mant_op_reg[12]/Q
                         net (fo=1, routed)           1.820     7.387    tanh_OBUF[12]
    R19                  OBUF (Prop_obuf_I_O)         2.768    10.156 r  tanh_OBUF[12]_inst/O
                         net (fo=0)                   0.000    10.156    tanh[12]
    R19                                                               r  tanh[12] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_1_i/div_0/inst/fdiv_32ns_32ns_32_16_no_dsp_1_U1/div_fdiv_32ns_32ns_32_16_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/OP/RESULT_REG.NORMAL.mant_op_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tanh[17]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.578ns  (logic 1.255ns (79.525%)  route 0.323ns (20.475%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=2391, routed)        0.590     1.473    design_1_i/div_0/inst/fdiv_32ns_32ns_32_16_no_dsp_1_U1/div_fdiv_32ns_32ns_32_16_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/OP/aclk
    SLICE_X0Y33          FDRE                                         r  design_1_i/div_0/inst/fdiv_32ns_32ns_32_16_no_dsp_1_U1/div_fdiv_32ns_32ns_32_16_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/OP/RESULT_REG.NORMAL.mant_op_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y33          FDRE (Prop_fdre_C_Q)         0.141     1.614 r  design_1_i/div_0/inst/fdiv_32ns_32ns_32_16_no_dsp_1_U1/div_fdiv_32ns_32ns_32_16_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/OP/RESULT_REG.NORMAL.mant_op_reg[17]/Q
                         net (fo=1, routed)           0.323     1.937    tanh_OBUF[17]
    L18                  OBUF (Prop_obuf_I_O)         1.114     3.051 r  tanh_OBUF[17]_inst/O
                         net (fo=0)                   0.000     3.051    tanh[17]
    L18                                                               r  tanh[17] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/div_0/inst/fdiv_32ns_32ns_32_16_no_dsp_1_U1/div_fdiv_32ns_32ns_32_16_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/OP/RESULT_REG.NORMAL.mant_op_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tanh[13]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.594ns  (logic 1.248ns (78.279%)  route 0.346ns (21.721%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=2391, routed)        0.589     1.472    design_1_i/div_0/inst/fdiv_32ns_32ns_32_16_no_dsp_1_U1/div_fdiv_32ns_32ns_32_16_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/OP/aclk
    SLICE_X0Y32          FDRE                                         r  design_1_i/div_0/inst/fdiv_32ns_32ns_32_16_no_dsp_1_U1/div_fdiv_32ns_32ns_32_16_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/OP/RESULT_REG.NORMAL.mant_op_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y32          FDRE (Prop_fdre_C_Q)         0.141     1.613 r  design_1_i/div_0/inst/fdiv_32ns_32ns_32_16_no_dsp_1_U1/div_fdiv_32ns_32ns_32_16_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/OP/RESULT_REG.NORMAL.mant_op_reg[13]/Q
                         net (fo=1, routed)           0.346     1.959    tanh_OBUF[13]
    P19                  OBUF (Prop_obuf_I_O)         1.107     3.066 r  tanh_OBUF[13]_inst/O
                         net (fo=0)                   0.000     3.066    tanh[13]
    P19                                                               r  tanh[13] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/div_0/inst/fdiv_32ns_32ns_32_16_no_dsp_1_U1/div_fdiv_32ns_32ns_32_16_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/OP/RESULT_REG.NORMAL.mant_op_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tanh[15]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.600ns  (logic 1.247ns (77.908%)  route 0.353ns (22.092%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=2391, routed)        0.589     1.472    design_1_i/div_0/inst/fdiv_32ns_32ns_32_16_no_dsp_1_U1/div_fdiv_32ns_32ns_32_16_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/OP/aclk
    SLICE_X0Y32          FDRE                                         r  design_1_i/div_0/inst/fdiv_32ns_32ns_32_16_no_dsp_1_U1/div_fdiv_32ns_32ns_32_16_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/OP/RESULT_REG.NORMAL.mant_op_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y32          FDRE (Prop_fdre_C_Q)         0.141     1.613 r  design_1_i/div_0/inst/fdiv_32ns_32ns_32_16_no_dsp_1_U1/div_fdiv_32ns_32ns_32_16_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/OP/RESULT_REG.NORMAL.mant_op_reg[15]/Q
                         net (fo=1, routed)           0.353     1.967    tanh_OBUF[15]
    N18                  OBUF (Prop_obuf_I_O)         1.106     3.072 r  tanh_OBUF[15]_inst/O
                         net (fo=0)                   0.000     3.072    tanh[15]
    N18                                                               r  tanh[15] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/div_0/inst/fdiv_32ns_32ns_32_16_no_dsp_1_U1/div_fdiv_32ns_32ns_32_16_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/OP/RESULT_REG.NORMAL.mant_op_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tanh[11]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.618ns  (logic 1.259ns (77.790%)  route 0.359ns (22.210%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=2391, routed)        0.588     1.471    design_1_i/div_0/inst/fdiv_32ns_32ns_32_16_no_dsp_1_U1/div_fdiv_32ns_32ns_32_16_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/OP/aclk
    SLICE_X0Y31          FDRE                                         r  design_1_i/div_0/inst/fdiv_32ns_32ns_32_16_no_dsp_1_U1/div_fdiv_32ns_32ns_32_16_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/OP/RESULT_REG.NORMAL.mant_op_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y31          FDRE (Prop_fdre_C_Q)         0.141     1.612 r  design_1_i/div_0/inst/fdiv_32ns_32ns_32_16_no_dsp_1_U1/div_fdiv_32ns_32ns_32_16_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/OP/RESULT_REG.NORMAL.mant_op_reg[11]/Q
                         net (fo=1, routed)           0.359     1.972    tanh_OBUF[11]
    M18                  OBUF (Prop_obuf_I_O)         1.118     3.090 r  tanh_OBUF[11]_inst/O
                         net (fo=0)                   0.000     3.090    tanh[11]
    M18                                                               r  tanh[11] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/div_0/inst/fdiv_32ns_32ns_32_16_no_dsp_1_U1/div_fdiv_32ns_32ns_32_16_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/OP/RESULT_REG.NORMAL.exp_op_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tanh[24]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.618ns  (logic 1.275ns (78.762%)  route 0.344ns (21.238%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=2391, routed)        0.591     1.474    design_1_i/div_0/inst/fdiv_32ns_32ns_32_16_no_dsp_1_U1/div_fdiv_32ns_32ns_32_16_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/OP/aclk
    SLICE_X4Y39          FDRE                                         r  design_1_i/div_0/inst/fdiv_32ns_32ns_32_16_no_dsp_1_U1/div_fdiv_32ns_32ns_32_16_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/OP/RESULT_REG.NORMAL.exp_op_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y39          FDRE (Prop_fdre_C_Q)         0.141     1.615 r  design_1_i/div_0/inst/fdiv_32ns_32ns_32_16_no_dsp_1_U1/div_fdiv_32ns_32ns_32_16_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/OP/RESULT_REG.NORMAL.exp_op_reg[1]/Q
                         net (fo=1, routed)           0.344     1.959    tanh_OBUF[24]
    G19                  OBUF (Prop_obuf_I_O)         1.134     3.093 r  tanh_OBUF[24]_inst/O
                         net (fo=0)                   0.000     3.093    tanh[24]
    G19                                                               r  tanh[24] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/div_0/inst/fdiv_32ns_32ns_32_16_no_dsp_1_U1/div_fdiv_32ns_32ns_32_16_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/OP/RESULT_REG.NORMAL.mant_op_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tanh[14]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.623ns  (logic 1.295ns (79.757%)  route 0.329ns (20.243%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=2391, routed)        0.589     1.472    design_1_i/div_0/inst/fdiv_32ns_32ns_32_16_no_dsp_1_U1/div_fdiv_32ns_32ns_32_16_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/OP/aclk
    SLICE_X0Y32          FDRE                                         r  design_1_i/div_0/inst/fdiv_32ns_32ns_32_16_no_dsp_1_U1/div_fdiv_32ns_32ns_32_16_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/OP/RESULT_REG.NORMAL.mant_op_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y32          FDRE (Prop_fdre_C_Q)         0.128     1.600 r  design_1_i/div_0/inst/fdiv_32ns_32ns_32_16_no_dsp_1_U1/div_fdiv_32ns_32ns_32_16_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/OP/RESULT_REG.NORMAL.mant_op_reg[14]/Q
                         net (fo=1, routed)           0.329     1.929    tanh_OBUF[14]
    N19                  OBUF (Prop_obuf_I_O)         1.167     3.095 r  tanh_OBUF[14]_inst/O
                         net (fo=0)                   0.000     3.095    tanh[14]
    N19                                                               r  tanh[14] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/div_0/inst/ap_CS_fsm_reg[21]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ap_done
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.617ns  (logic 1.281ns (79.267%)  route 0.335ns (20.733%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=2391, routed)        0.596     1.479    design_1_i/div_0/inst/ap_clk
    SLICE_X0Y49          FDRE                                         r  design_1_i/div_0/inst/ap_CS_fsm_reg[21]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y49          FDRE (Prop_fdre_C_Q)         0.141     1.620 r  design_1_i/div_0/inst/ap_CS_fsm_reg[21]_lopt_replica/Q
                         net (fo=1, routed)           0.335     1.955    lopt
    D17                  OBUF (Prop_obuf_I_O)         1.140     3.096 r  ap_done_OBUF_inst/O
                         net (fo=0)                   0.000     3.096    ap_done
    D17                                                               r  ap_done (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/div_0/inst/fdiv_32ns_32ns_32_16_no_dsp_1_U1/div_fdiv_32ns_32ns_32_16_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/OP/RESULT_REG.NORMAL.mant_op_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tanh[21]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.622ns  (logic 1.261ns (77.733%)  route 0.361ns (22.267%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=2391, routed)        0.591     1.474    design_1_i/div_0/inst/fdiv_32ns_32ns_32_16_no_dsp_1_U1/div_fdiv_32ns_32ns_32_16_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/OP/aclk
    SLICE_X0Y35          FDRE                                         r  design_1_i/div_0/inst/fdiv_32ns_32ns_32_16_no_dsp_1_U1/div_fdiv_32ns_32ns_32_16_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/OP/RESULT_REG.NORMAL.mant_op_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y35          FDRE (Prop_fdre_C_Q)         0.141     1.615 r  design_1_i/div_0/inst/fdiv_32ns_32ns_32_16_no_dsp_1_U1/div_fdiv_32ns_32ns_32_16_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/OP/RESULT_REG.NORMAL.mant_op_reg[21]/Q
                         net (fo=1, routed)           0.361     1.976    tanh_OBUF[21]
    K19                  OBUF (Prop_obuf_I_O)         1.120     3.096 r  tanh_OBUF[21]_inst/O
                         net (fo=0)                   0.000     3.096    tanh[21]
    K19                                                               r  tanh[21] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/div_0/inst/fdiv_32ns_32ns_32_16_no_dsp_1_U1/div_fdiv_32ns_32ns_32_16_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/OP/RESULT_REG.NORMAL.exp_op_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tanh[23]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.641ns  (logic 1.257ns (76.567%)  route 0.385ns (23.433%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=2391, routed)        0.591     1.474    design_1_i/div_0/inst/fdiv_32ns_32ns_32_16_no_dsp_1_U1/div_fdiv_32ns_32ns_32_16_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/OP/aclk
    SLICE_X4Y39          FDRE                                         r  design_1_i/div_0/inst/fdiv_32ns_32ns_32_16_no_dsp_1_U1/div_fdiv_32ns_32ns_32_16_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/OP/RESULT_REG.NORMAL.exp_op_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y39          FDRE (Prop_fdre_C_Q)         0.141     1.615 r  design_1_i/div_0/inst/fdiv_32ns_32ns_32_16_no_dsp_1_U1/div_fdiv_32ns_32ns_32_16_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/OP/RESULT_REG.NORMAL.exp_op_reg[0]/Q
                         net (fo=1, routed)           0.385     2.000    tanh_OBUF[23]
    H17                  OBUF (Prop_obuf_I_O)         1.116     3.115 r  tanh_OBUF[23]_inst/O
                         net (fo=0)                   0.000     3.115    tanh[23]
    H17                                                               r  tanh[23] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/div_0/inst/fdiv_32ns_32ns_32_16_no_dsp_1_U1/div_fdiv_32ns_32ns_32_16_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/OP/RESULT_REG.NORMAL.mant_op_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tanh[16]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.647ns  (logic 1.310ns (79.534%)  route 0.337ns (20.466%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=2391, routed)        0.589     1.472    design_1_i/div_0/inst/fdiv_32ns_32ns_32_16_no_dsp_1_U1/div_fdiv_32ns_32ns_32_16_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/OP/aclk
    SLICE_X0Y32          FDRE                                         r  design_1_i/div_0/inst/fdiv_32ns_32ns_32_16_no_dsp_1_U1/div_fdiv_32ns_32ns_32_16_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/OP/RESULT_REG.NORMAL.mant_op_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y32          FDRE (Prop_fdre_C_Q)         0.128     1.600 r  design_1_i/div_0/inst/fdiv_32ns_32ns_32_16_no_dsp_1_U1/div_fdiv_32ns_32ns_32_16_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/OP/RESULT_REG.NORMAL.mant_op_reg[16]/Q
                         net (fo=1, routed)           0.337     1.937    tanh_OBUF[16]
    K18                  OBUF (Prop_obuf_I_O)         1.182     3.119 r  tanh_OBUF[16]_inst/O
                         net (fo=0)                   0.000     3.119    tanh[16]
    K18                                                               r  tanh[16] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk

Max Delay           160 Endpoints
Min Delay           160 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 sel
                            (input port)
  Destination:            design_1_i/div_0/inst/sitofp_32ns_32_6_no_dsp_1_U2/din0_buf1_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        10.077ns  (logic 3.208ns (31.836%)  route 6.869ns (68.164%))
  Logic Levels:           8  (CARRY4=4 IBUF=1 LUT1=1 LUT3=2)
  Clock Path Skew:        4.792ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.792ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T17                                               0.000     0.000 r  sel (IN)
                         net (fo=0)                   0.000     0.000    sel
    T17                  IBUF (Prop_ibuf_I_O)         0.936     0.936 r  sel_IBUF_inst/O
                         net (fo=66, routed)          4.101     5.037    design_1_i/TwoOneMux_1/inst/sel
    SLICE_X14Y35         LUT3 (Prop_lut3_I2_O)        0.150     5.187 r  design_1_i/TwoOneMux_1/inst/val[5]_INST_0/O
                         net (fo=2, routed)           0.184     5.371    design_1_i/BitShift_1/inst/shifted2_carry__0_i_3_n_0
    SLICE_X14Y35         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.861     6.232 r  design_1_i/BitShift_1/inst/shifted2_carry__0/CO[3]
                         net (fo=1, routed)           0.000     6.232    design_1_i/BitShift_1/inst/shifted2_carry__0_n_0
    SLICE_X14Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.349 r  design_1_i/BitShift_1/inst/shifted2_carry__1/CO[3]
                         net (fo=1, routed)           0.000     6.349    design_1_i/BitShift_1/inst/shifted2_carry__1_n_0
    SLICE_X14Y37         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     6.664 f  design_1_i/BitShift_1/inst/shifted2_carry__2/O[3]
                         net (fo=1, routed)           0.644     7.307    design_1_i/BitShift_1/inst/shifted2_carry__2_n_4
    SLICE_X15Y37         LUT1 (Prop_lut1_I0_O)        0.307     7.614 r  design_1_i/BitShift_1/inst/_carry__2_i_1/O
                         net (fo=1, routed)           0.000     7.614    design_1_i/BitShift_1/inst/p_0_in[15]
    SLICE_X15Y37         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     8.012 f  design_1_i/BitShift_1/inst/_carry__2/CO[3]
                         net (fo=1, routed)           0.876     8.889    design_1_i/BitShift_1/inst/_carry__2_n_0
    SLICE_X14Y39         LUT3 (Prop_lut3_I0_O)        0.124     9.013 r  design_1_i/BitShift_1/inst/shifted[16]_INST_0/O
                         net (fo=16, routed)          1.064    10.077    design_1_i/div_0/inst/sitofp_32ns_32_6_no_dsp_1_U2/a[31]
    SLICE_X13Y49         FDRE                                         r  design_1_i/div_0/inst/sitofp_32ns_32_6_no_dsp_1_U2/din0_buf1_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=2391, routed)        1.451     4.792    design_1_i/div_0/inst/sitofp_32ns_32_6_no_dsp_1_U2/ap_clk
    SLICE_X13Y49         FDRE                                         r  design_1_i/div_0/inst/sitofp_32ns_32_6_no_dsp_1_U2/din0_buf1_reg[31]/C

Slack:                    inf
  Source:                 sel
                            (input port)
  Destination:            design_1_i/div_0/inst/sitofp_32ns_32_6_no_dsp_1_U2/din0_buf1_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        9.925ns  (logic 3.208ns (32.325%)  route 6.716ns (67.675%))
  Logic Levels:           8  (CARRY4=4 IBUF=1 LUT1=1 LUT3=2)
  Clock Path Skew:        4.792ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.792ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T17                                               0.000     0.000 r  sel (IN)
                         net (fo=0)                   0.000     0.000    sel
    T17                  IBUF (Prop_ibuf_I_O)         0.936     0.936 r  sel_IBUF_inst/O
                         net (fo=66, routed)          4.101     5.037    design_1_i/TwoOneMux_1/inst/sel
    SLICE_X14Y35         LUT3 (Prop_lut3_I2_O)        0.150     5.187 r  design_1_i/TwoOneMux_1/inst/val[5]_INST_0/O
                         net (fo=2, routed)           0.184     5.371    design_1_i/BitShift_1/inst/shifted2_carry__0_i_3_n_0
    SLICE_X14Y35         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.861     6.232 r  design_1_i/BitShift_1/inst/shifted2_carry__0/CO[3]
                         net (fo=1, routed)           0.000     6.232    design_1_i/BitShift_1/inst/shifted2_carry__0_n_0
    SLICE_X14Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.349 r  design_1_i/BitShift_1/inst/shifted2_carry__1/CO[3]
                         net (fo=1, routed)           0.000     6.349    design_1_i/BitShift_1/inst/shifted2_carry__1_n_0
    SLICE_X14Y37         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     6.664 f  design_1_i/BitShift_1/inst/shifted2_carry__2/O[3]
                         net (fo=1, routed)           0.644     7.307    design_1_i/BitShift_1/inst/shifted2_carry__2_n_4
    SLICE_X15Y37         LUT1 (Prop_lut1_I0_O)        0.307     7.614 r  design_1_i/BitShift_1/inst/_carry__2_i_1/O
                         net (fo=1, routed)           0.000     7.614    design_1_i/BitShift_1/inst/p_0_in[15]
    SLICE_X15Y37         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     8.012 f  design_1_i/BitShift_1/inst/_carry__2/CO[3]
                         net (fo=1, routed)           0.876     8.889    design_1_i/BitShift_1/inst/_carry__2_n_0
    SLICE_X14Y39         LUT3 (Prop_lut3_I0_O)        0.124     9.013 r  design_1_i/BitShift_1/inst/shifted[16]_INST_0/O
                         net (fo=16, routed)          0.912     9.925    design_1_i/div_0/inst/sitofp_32ns_32_6_no_dsp_1_U2/a[23]
    SLICE_X13Y47         FDRE                                         r  design_1_i/div_0/inst/sitofp_32ns_32_6_no_dsp_1_U2/din0_buf1_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=2391, routed)        1.451     4.792    design_1_i/div_0/inst/sitofp_32ns_32_6_no_dsp_1_U2/ap_clk
    SLICE_X13Y47         FDRE                                         r  design_1_i/div_0/inst/sitofp_32ns_32_6_no_dsp_1_U2/din0_buf1_reg[23]/C

Slack:                    inf
  Source:                 sel
                            (input port)
  Destination:            design_1_i/div_0/inst/sitofp_32ns_32_6_no_dsp_1_U2/din0_buf1_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        9.897ns  (logic 3.208ns (32.415%)  route 6.689ns (67.585%))
  Logic Levels:           8  (CARRY4=4 IBUF=1 LUT1=1 LUT3=2)
  Clock Path Skew:        4.792ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.792ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T17                                               0.000     0.000 r  sel (IN)
                         net (fo=0)                   0.000     0.000    sel
    T17                  IBUF (Prop_ibuf_I_O)         0.936     0.936 r  sel_IBUF_inst/O
                         net (fo=66, routed)          4.101     5.037    design_1_i/TwoOneMux_1/inst/sel
    SLICE_X14Y35         LUT3 (Prop_lut3_I2_O)        0.150     5.187 r  design_1_i/TwoOneMux_1/inst/val[5]_INST_0/O
                         net (fo=2, routed)           0.184     5.371    design_1_i/BitShift_1/inst/shifted2_carry__0_i_3_n_0
    SLICE_X14Y35         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.861     6.232 r  design_1_i/BitShift_1/inst/shifted2_carry__0/CO[3]
                         net (fo=1, routed)           0.000     6.232    design_1_i/BitShift_1/inst/shifted2_carry__0_n_0
    SLICE_X14Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.349 r  design_1_i/BitShift_1/inst/shifted2_carry__1/CO[3]
                         net (fo=1, routed)           0.000     6.349    design_1_i/BitShift_1/inst/shifted2_carry__1_n_0
    SLICE_X14Y37         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     6.664 f  design_1_i/BitShift_1/inst/shifted2_carry__2/O[3]
                         net (fo=1, routed)           0.644     7.307    design_1_i/BitShift_1/inst/shifted2_carry__2_n_4
    SLICE_X15Y37         LUT1 (Prop_lut1_I0_O)        0.307     7.614 r  design_1_i/BitShift_1/inst/_carry__2_i_1/O
                         net (fo=1, routed)           0.000     7.614    design_1_i/BitShift_1/inst/p_0_in[15]
    SLICE_X15Y37         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     8.012 f  design_1_i/BitShift_1/inst/_carry__2/CO[3]
                         net (fo=1, routed)           0.876     8.889    design_1_i/BitShift_1/inst/_carry__2_n_0
    SLICE_X14Y39         LUT3 (Prop_lut3_I0_O)        0.124     9.013 r  design_1_i/BitShift_1/inst/shifted[16]_INST_0/O
                         net (fo=16, routed)          0.884     9.897    design_1_i/div_0/inst/sitofp_32ns_32_6_no_dsp_1_U2/a[24]
    SLICE_X13Y48         FDRE                                         r  design_1_i/div_0/inst/sitofp_32ns_32_6_no_dsp_1_U2/din0_buf1_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=2391, routed)        1.451     4.792    design_1_i/div_0/inst/sitofp_32ns_32_6_no_dsp_1_U2/ap_clk
    SLICE_X13Y48         FDRE                                         r  design_1_i/div_0/inst/sitofp_32ns_32_6_no_dsp_1_U2/din0_buf1_reg[24]/C

Slack:                    inf
  Source:                 sel
                            (input port)
  Destination:            design_1_i/div_0/inst/sitofp_32ns_32_6_no_dsp_1_U2/din0_buf1_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        9.886ns  (logic 3.208ns (32.450%)  route 6.678ns (67.550%))
  Logic Levels:           8  (CARRY4=4 IBUF=1 LUT1=1 LUT3=2)
  Clock Path Skew:        4.792ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.792ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T17                                               0.000     0.000 r  sel (IN)
                         net (fo=0)                   0.000     0.000    sel
    T17                  IBUF (Prop_ibuf_I_O)         0.936     0.936 r  sel_IBUF_inst/O
                         net (fo=66, routed)          4.101     5.037    design_1_i/TwoOneMux_1/inst/sel
    SLICE_X14Y35         LUT3 (Prop_lut3_I2_O)        0.150     5.187 r  design_1_i/TwoOneMux_1/inst/val[5]_INST_0/O
                         net (fo=2, routed)           0.184     5.371    design_1_i/BitShift_1/inst/shifted2_carry__0_i_3_n_0
    SLICE_X14Y35         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.861     6.232 r  design_1_i/BitShift_1/inst/shifted2_carry__0/CO[3]
                         net (fo=1, routed)           0.000     6.232    design_1_i/BitShift_1/inst/shifted2_carry__0_n_0
    SLICE_X14Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.349 r  design_1_i/BitShift_1/inst/shifted2_carry__1/CO[3]
                         net (fo=1, routed)           0.000     6.349    design_1_i/BitShift_1/inst/shifted2_carry__1_n_0
    SLICE_X14Y37         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     6.664 f  design_1_i/BitShift_1/inst/shifted2_carry__2/O[3]
                         net (fo=1, routed)           0.644     7.307    design_1_i/BitShift_1/inst/shifted2_carry__2_n_4
    SLICE_X15Y37         LUT1 (Prop_lut1_I0_O)        0.307     7.614 r  design_1_i/BitShift_1/inst/_carry__2_i_1/O
                         net (fo=1, routed)           0.000     7.614    design_1_i/BitShift_1/inst/p_0_in[15]
    SLICE_X15Y37         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     8.012 f  design_1_i/BitShift_1/inst/_carry__2/CO[3]
                         net (fo=1, routed)           0.876     8.889    design_1_i/BitShift_1/inst/_carry__2_n_0
    SLICE_X14Y39         LUT3 (Prop_lut3_I0_O)        0.124     9.013 r  design_1_i/BitShift_1/inst/shifted[16]_INST_0/O
                         net (fo=16, routed)          0.873     9.886    design_1_i/div_0/inst/sitofp_32ns_32_6_no_dsp_1_U2/a[29]
    SLICE_X13Y49         FDRE                                         r  design_1_i/div_0/inst/sitofp_32ns_32_6_no_dsp_1_U2/din0_buf1_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=2391, routed)        1.451     4.792    design_1_i/div_0/inst/sitofp_32ns_32_6_no_dsp_1_U2/ap_clk
    SLICE_X13Y49         FDRE                                         r  design_1_i/div_0/inst/sitofp_32ns_32_6_no_dsp_1_U2/din0_buf1_reg[29]/C

Slack:                    inf
  Source:                 sel
                            (input port)
  Destination:            design_1_i/div_0/inst/sitofp_32ns_32_6_no_dsp_1_U2/din0_buf1_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        9.886ns  (logic 3.208ns (32.450%)  route 6.678ns (67.550%))
  Logic Levels:           8  (CARRY4=4 IBUF=1 LUT1=1 LUT3=2)
  Clock Path Skew:        4.792ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.792ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T17                                               0.000     0.000 r  sel (IN)
                         net (fo=0)                   0.000     0.000    sel
    T17                  IBUF (Prop_ibuf_I_O)         0.936     0.936 r  sel_IBUF_inst/O
                         net (fo=66, routed)          4.101     5.037    design_1_i/TwoOneMux_1/inst/sel
    SLICE_X14Y35         LUT3 (Prop_lut3_I2_O)        0.150     5.187 r  design_1_i/TwoOneMux_1/inst/val[5]_INST_0/O
                         net (fo=2, routed)           0.184     5.371    design_1_i/BitShift_1/inst/shifted2_carry__0_i_3_n_0
    SLICE_X14Y35         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.861     6.232 r  design_1_i/BitShift_1/inst/shifted2_carry__0/CO[3]
                         net (fo=1, routed)           0.000     6.232    design_1_i/BitShift_1/inst/shifted2_carry__0_n_0
    SLICE_X14Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.349 r  design_1_i/BitShift_1/inst/shifted2_carry__1/CO[3]
                         net (fo=1, routed)           0.000     6.349    design_1_i/BitShift_1/inst/shifted2_carry__1_n_0
    SLICE_X14Y37         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     6.664 f  design_1_i/BitShift_1/inst/shifted2_carry__2/O[3]
                         net (fo=1, routed)           0.644     7.307    design_1_i/BitShift_1/inst/shifted2_carry__2_n_4
    SLICE_X15Y37         LUT1 (Prop_lut1_I0_O)        0.307     7.614 r  design_1_i/BitShift_1/inst/_carry__2_i_1/O
                         net (fo=1, routed)           0.000     7.614    design_1_i/BitShift_1/inst/p_0_in[15]
    SLICE_X15Y37         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     8.012 f  design_1_i/BitShift_1/inst/_carry__2/CO[3]
                         net (fo=1, routed)           0.876     8.889    design_1_i/BitShift_1/inst/_carry__2_n_0
    SLICE_X14Y39         LUT3 (Prop_lut3_I0_O)        0.124     9.013 r  design_1_i/BitShift_1/inst/shifted[16]_INST_0/O
                         net (fo=16, routed)          0.873     9.886    design_1_i/div_0/inst/sitofp_32ns_32_6_no_dsp_1_U2/a[30]
    SLICE_X13Y49         FDRE                                         r  design_1_i/div_0/inst/sitofp_32ns_32_6_no_dsp_1_U2/din0_buf1_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=2391, routed)        1.451     4.792    design_1_i/div_0/inst/sitofp_32ns_32_6_no_dsp_1_U2/ap_clk
    SLICE_X13Y49         FDRE                                         r  design_1_i/div_0/inst/sitofp_32ns_32_6_no_dsp_1_U2/din0_buf1_reg[30]/C

Slack:                    inf
  Source:                 sel
                            (input port)
  Destination:            design_1_i/div_0/inst/sitofp_32ns_32_6_no_dsp_1_U2/din0_buf1_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        9.886ns  (logic 3.208ns (32.451%)  route 6.678ns (67.549%))
  Logic Levels:           8  (CARRY4=4 IBUF=1 LUT1=1 LUT3=2)
  Clock Path Skew:        4.792ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.792ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T17                                               0.000     0.000 r  sel (IN)
                         net (fo=0)                   0.000     0.000    sel
    T17                  IBUF (Prop_ibuf_I_O)         0.936     0.936 r  sel_IBUF_inst/O
                         net (fo=66, routed)          4.101     5.037    design_1_i/TwoOneMux_1/inst/sel
    SLICE_X14Y35         LUT3 (Prop_lut3_I2_O)        0.150     5.187 r  design_1_i/TwoOneMux_1/inst/val[5]_INST_0/O
                         net (fo=2, routed)           0.184     5.371    design_1_i/BitShift_1/inst/shifted2_carry__0_i_3_n_0
    SLICE_X14Y35         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.861     6.232 r  design_1_i/BitShift_1/inst/shifted2_carry__0/CO[3]
                         net (fo=1, routed)           0.000     6.232    design_1_i/BitShift_1/inst/shifted2_carry__0_n_0
    SLICE_X14Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.349 r  design_1_i/BitShift_1/inst/shifted2_carry__1/CO[3]
                         net (fo=1, routed)           0.000     6.349    design_1_i/BitShift_1/inst/shifted2_carry__1_n_0
    SLICE_X14Y37         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     6.664 f  design_1_i/BitShift_1/inst/shifted2_carry__2/O[3]
                         net (fo=1, routed)           0.644     7.307    design_1_i/BitShift_1/inst/shifted2_carry__2_n_4
    SLICE_X15Y37         LUT1 (Prop_lut1_I0_O)        0.307     7.614 r  design_1_i/BitShift_1/inst/_carry__2_i_1/O
                         net (fo=1, routed)           0.000     7.614    design_1_i/BitShift_1/inst/p_0_in[15]
    SLICE_X15Y37         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     8.012 f  design_1_i/BitShift_1/inst/_carry__2/CO[3]
                         net (fo=1, routed)           0.876     8.889    design_1_i/BitShift_1/inst/_carry__2_n_0
    SLICE_X14Y39         LUT3 (Prop_lut3_I0_O)        0.124     9.013 r  design_1_i/BitShift_1/inst/shifted[16]_INST_0/O
                         net (fo=16, routed)          0.873     9.886    design_1_i/div_0/inst/sitofp_32ns_32_6_no_dsp_1_U2/a[25]
    SLICE_X13Y48         FDRE                                         r  design_1_i/div_0/inst/sitofp_32ns_32_6_no_dsp_1_U2/din0_buf1_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=2391, routed)        1.451     4.792    design_1_i/div_0/inst/sitofp_32ns_32_6_no_dsp_1_U2/ap_clk
    SLICE_X13Y48         FDRE                                         r  design_1_i/div_0/inst/sitofp_32ns_32_6_no_dsp_1_U2/din0_buf1_reg[25]/C

Slack:                    inf
  Source:                 sel
                            (input port)
  Destination:            design_1_i/div_0/inst/sitofp_32ns_32_6_no_dsp_1_U2/din0_buf1_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        9.886ns  (logic 3.208ns (32.451%)  route 6.678ns (67.549%))
  Logic Levels:           8  (CARRY4=4 IBUF=1 LUT1=1 LUT3=2)
  Clock Path Skew:        4.792ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.792ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T17                                               0.000     0.000 r  sel (IN)
                         net (fo=0)                   0.000     0.000    sel
    T17                  IBUF (Prop_ibuf_I_O)         0.936     0.936 r  sel_IBUF_inst/O
                         net (fo=66, routed)          4.101     5.037    design_1_i/TwoOneMux_1/inst/sel
    SLICE_X14Y35         LUT3 (Prop_lut3_I2_O)        0.150     5.187 r  design_1_i/TwoOneMux_1/inst/val[5]_INST_0/O
                         net (fo=2, routed)           0.184     5.371    design_1_i/BitShift_1/inst/shifted2_carry__0_i_3_n_0
    SLICE_X14Y35         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.861     6.232 r  design_1_i/BitShift_1/inst/shifted2_carry__0/CO[3]
                         net (fo=1, routed)           0.000     6.232    design_1_i/BitShift_1/inst/shifted2_carry__0_n_0
    SLICE_X14Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.349 r  design_1_i/BitShift_1/inst/shifted2_carry__1/CO[3]
                         net (fo=1, routed)           0.000     6.349    design_1_i/BitShift_1/inst/shifted2_carry__1_n_0
    SLICE_X14Y37         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     6.664 f  design_1_i/BitShift_1/inst/shifted2_carry__2/O[3]
                         net (fo=1, routed)           0.644     7.307    design_1_i/BitShift_1/inst/shifted2_carry__2_n_4
    SLICE_X15Y37         LUT1 (Prop_lut1_I0_O)        0.307     7.614 r  design_1_i/BitShift_1/inst/_carry__2_i_1/O
                         net (fo=1, routed)           0.000     7.614    design_1_i/BitShift_1/inst/p_0_in[15]
    SLICE_X15Y37         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     8.012 f  design_1_i/BitShift_1/inst/_carry__2/CO[3]
                         net (fo=1, routed)           0.876     8.889    design_1_i/BitShift_1/inst/_carry__2_n_0
    SLICE_X14Y39         LUT3 (Prop_lut3_I0_O)        0.124     9.013 r  design_1_i/BitShift_1/inst/shifted[16]_INST_0/O
                         net (fo=16, routed)          0.873     9.886    design_1_i/div_0/inst/sitofp_32ns_32_6_no_dsp_1_U2/a[26]
    SLICE_X13Y48         FDRE                                         r  design_1_i/div_0/inst/sitofp_32ns_32_6_no_dsp_1_U2/din0_buf1_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=2391, routed)        1.451     4.792    design_1_i/div_0/inst/sitofp_32ns_32_6_no_dsp_1_U2/ap_clk
    SLICE_X13Y48         FDRE                                         r  design_1_i/div_0/inst/sitofp_32ns_32_6_no_dsp_1_U2/din0_buf1_reg[26]/C

Slack:                    inf
  Source:                 sel
                            (input port)
  Destination:            design_1_i/div_0/inst/sitofp_32ns_32_6_no_dsp_1_U2/din0_buf1_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        9.817ns  (logic 3.208ns (32.680%)  route 6.609ns (67.320%))
  Logic Levels:           8  (CARRY4=4 IBUF=1 LUT1=1 LUT3=2)
  Clock Path Skew:        4.792ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.792ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T17                                               0.000     0.000 r  sel (IN)
                         net (fo=0)                   0.000     0.000    sel
    T17                  IBUF (Prop_ibuf_I_O)         0.936     0.936 r  sel_IBUF_inst/O
                         net (fo=66, routed)          4.101     5.037    design_1_i/TwoOneMux_1/inst/sel
    SLICE_X14Y35         LUT3 (Prop_lut3_I2_O)        0.150     5.187 r  design_1_i/TwoOneMux_1/inst/val[5]_INST_0/O
                         net (fo=2, routed)           0.184     5.371    design_1_i/BitShift_1/inst/shifted2_carry__0_i_3_n_0
    SLICE_X14Y35         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.861     6.232 r  design_1_i/BitShift_1/inst/shifted2_carry__0/CO[3]
                         net (fo=1, routed)           0.000     6.232    design_1_i/BitShift_1/inst/shifted2_carry__0_n_0
    SLICE_X14Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.349 r  design_1_i/BitShift_1/inst/shifted2_carry__1/CO[3]
                         net (fo=1, routed)           0.000     6.349    design_1_i/BitShift_1/inst/shifted2_carry__1_n_0
    SLICE_X14Y37         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     6.664 f  design_1_i/BitShift_1/inst/shifted2_carry__2/O[3]
                         net (fo=1, routed)           0.644     7.307    design_1_i/BitShift_1/inst/shifted2_carry__2_n_4
    SLICE_X15Y37         LUT1 (Prop_lut1_I0_O)        0.307     7.614 r  design_1_i/BitShift_1/inst/_carry__2_i_1/O
                         net (fo=1, routed)           0.000     7.614    design_1_i/BitShift_1/inst/p_0_in[15]
    SLICE_X15Y37         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     8.012 f  design_1_i/BitShift_1/inst/_carry__2/CO[3]
                         net (fo=1, routed)           0.876     8.889    design_1_i/BitShift_1/inst/_carry__2_n_0
    SLICE_X14Y39         LUT3 (Prop_lut3_I0_O)        0.124     9.013 r  design_1_i/BitShift_1/inst/shifted[16]_INST_0/O
                         net (fo=16, routed)          0.804     9.817    design_1_i/div_0/inst/sitofp_32ns_32_6_no_dsp_1_U2/a[27]
    SLICE_X13Y48         FDRE                                         r  design_1_i/div_0/inst/sitofp_32ns_32_6_no_dsp_1_U2/din0_buf1_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=2391, routed)        1.451     4.792    design_1_i/div_0/inst/sitofp_32ns_32_6_no_dsp_1_U2/ap_clk
    SLICE_X13Y48         FDRE                                         r  design_1_i/div_0/inst/sitofp_32ns_32_6_no_dsp_1_U2/din0_buf1_reg[27]/C

Slack:                    inf
  Source:                 sel
                            (input port)
  Destination:            design_1_i/div_0/inst/sitofp_32ns_32_6_no_dsp_1_U2/din0_buf1_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        9.817ns  (logic 3.208ns (32.680%)  route 6.609ns (67.320%))
  Logic Levels:           8  (CARRY4=4 IBUF=1 LUT1=1 LUT3=2)
  Clock Path Skew:        4.792ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.792ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T17                                               0.000     0.000 r  sel (IN)
                         net (fo=0)                   0.000     0.000    sel
    T17                  IBUF (Prop_ibuf_I_O)         0.936     0.936 r  sel_IBUF_inst/O
                         net (fo=66, routed)          4.101     5.037    design_1_i/TwoOneMux_1/inst/sel
    SLICE_X14Y35         LUT3 (Prop_lut3_I2_O)        0.150     5.187 r  design_1_i/TwoOneMux_1/inst/val[5]_INST_0/O
                         net (fo=2, routed)           0.184     5.371    design_1_i/BitShift_1/inst/shifted2_carry__0_i_3_n_0
    SLICE_X14Y35         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.861     6.232 r  design_1_i/BitShift_1/inst/shifted2_carry__0/CO[3]
                         net (fo=1, routed)           0.000     6.232    design_1_i/BitShift_1/inst/shifted2_carry__0_n_0
    SLICE_X14Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.349 r  design_1_i/BitShift_1/inst/shifted2_carry__1/CO[3]
                         net (fo=1, routed)           0.000     6.349    design_1_i/BitShift_1/inst/shifted2_carry__1_n_0
    SLICE_X14Y37         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     6.664 f  design_1_i/BitShift_1/inst/shifted2_carry__2/O[3]
                         net (fo=1, routed)           0.644     7.307    design_1_i/BitShift_1/inst/shifted2_carry__2_n_4
    SLICE_X15Y37         LUT1 (Prop_lut1_I0_O)        0.307     7.614 r  design_1_i/BitShift_1/inst/_carry__2_i_1/O
                         net (fo=1, routed)           0.000     7.614    design_1_i/BitShift_1/inst/p_0_in[15]
    SLICE_X15Y37         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     8.012 f  design_1_i/BitShift_1/inst/_carry__2/CO[3]
                         net (fo=1, routed)           0.876     8.889    design_1_i/BitShift_1/inst/_carry__2_n_0
    SLICE_X14Y39         LUT3 (Prop_lut3_I0_O)        0.124     9.013 r  design_1_i/BitShift_1/inst/shifted[16]_INST_0/O
                         net (fo=16, routed)          0.804     9.817    design_1_i/div_0/inst/sitofp_32ns_32_6_no_dsp_1_U2/a[28]
    SLICE_X13Y49         FDRE                                         r  design_1_i/div_0/inst/sitofp_32ns_32_6_no_dsp_1_U2/din0_buf1_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=2391, routed)        1.451     4.792    design_1_i/div_0/inst/sitofp_32ns_32_6_no_dsp_1_U2/ap_clk
    SLICE_X13Y49         FDRE                                         r  design_1_i/div_0/inst/sitofp_32ns_32_6_no_dsp_1_U2/din0_buf1_reg[28]/C

Slack:                    inf
  Source:                 sel
                            (input port)
  Destination:            design_1_i/div_0/inst/sitofp_32ns_32_6_no_dsp_1_U2/din0_buf1_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        9.788ns  (logic 3.208ns (32.776%)  route 6.580ns (67.224%))
  Logic Levels:           8  (CARRY4=4 IBUF=1 LUT1=1 LUT3=2)
  Clock Path Skew:        4.791ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.791ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T17                                               0.000     0.000 r  sel (IN)
                         net (fo=0)                   0.000     0.000    sel
    T17                  IBUF (Prop_ibuf_I_O)         0.936     0.936 r  sel_IBUF_inst/O
                         net (fo=66, routed)          4.101     5.037    design_1_i/TwoOneMux_1/inst/sel
    SLICE_X14Y35         LUT3 (Prop_lut3_I2_O)        0.150     5.187 r  design_1_i/TwoOneMux_1/inst/val[5]_INST_0/O
                         net (fo=2, routed)           0.184     5.371    design_1_i/BitShift_1/inst/shifted2_carry__0_i_3_n_0
    SLICE_X14Y35         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.861     6.232 r  design_1_i/BitShift_1/inst/shifted2_carry__0/CO[3]
                         net (fo=1, routed)           0.000     6.232    design_1_i/BitShift_1/inst/shifted2_carry__0_n_0
    SLICE_X14Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.349 r  design_1_i/BitShift_1/inst/shifted2_carry__1/CO[3]
                         net (fo=1, routed)           0.000     6.349    design_1_i/BitShift_1/inst/shifted2_carry__1_n_0
    SLICE_X14Y37         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     6.664 f  design_1_i/BitShift_1/inst/shifted2_carry__2/O[3]
                         net (fo=1, routed)           0.644     7.307    design_1_i/BitShift_1/inst/shifted2_carry__2_n_4
    SLICE_X15Y37         LUT1 (Prop_lut1_I0_O)        0.307     7.614 r  design_1_i/BitShift_1/inst/_carry__2_i_1/O
                         net (fo=1, routed)           0.000     7.614    design_1_i/BitShift_1/inst/p_0_in[15]
    SLICE_X15Y37         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     8.012 f  design_1_i/BitShift_1/inst/_carry__2/CO[3]
                         net (fo=1, routed)           0.876     8.889    design_1_i/BitShift_1/inst/_carry__2_n_0
    SLICE_X14Y39         LUT3 (Prop_lut3_I0_O)        0.124     9.013 r  design_1_i/BitShift_1/inst/shifted[16]_INST_0/O
                         net (fo=16, routed)          0.775     9.788    design_1_i/div_0/inst/sitofp_32ns_32_6_no_dsp_1_U2/a[16]
    SLICE_X13Y46         FDRE                                         r  design_1_i/div_0/inst/sitofp_32ns_32_6_no_dsp_1_U2/din0_buf1_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=2391, routed)        1.450     4.791    design_1_i/div_0/inst/sitofp_32ns_32_6_no_dsp_1_U2/ap_clk
    SLICE_X13Y46         FDRE                                         r  design_1_i/div_0/inst/sitofp_32ns_32_6_no_dsp_1_U2/din0_buf1_reg[16]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 c[15]
                            (input port)
  Destination:            design_1_i/xbip_multadd_0/U0/i_synth/device_supports_dsp.use_multadd_dsp/dsp48_multadd.multadd_usecase_inst/i_synth_option.i_synth_model/opt_vx7.i_uniwrap/i_primitive/C[27]
                            (rising edge-triggered cell DSP48E1 clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.991ns  (logic 0.168ns (16.941%)  route 0.823ns (83.059%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.038ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 r  c[15] (IN)
                         net (fo=0)                   0.000     0.000    c[15]
    T18                  IBUF (Prop_ibuf_I_O)         0.168     0.168 r  c_IBUF[15]_inst/O
                         net (fo=33, routed)          0.823     0.991    design_1_i/xbip_multadd_0/U0/i_synth/device_supports_dsp.use_multadd_dsp/dsp48_multadd.multadd_usecase_inst/i_synth_option.i_synth_model/opt_vx7.i_uniwrap/C[15]
    DSP48_X0Y10          DSP48E1                                      r  design_1_i/xbip_multadd_0/U0/i_synth/device_supports_dsp.use_multadd_dsp/dsp48_multadd.multadd_usecase_inst/i_synth_option.i_synth_model/opt_vx7.i_uniwrap/i_primitive/C[27]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=2391, routed)        0.910     2.038    design_1_i/xbip_multadd_0/U0/i_synth/device_supports_dsp.use_multadd_dsp/dsp48_multadd.multadd_usecase_inst/i_synth_option.i_synth_model/opt_vx7.i_uniwrap/CLK
    DSP48_X0Y10          DSP48E1                                      r  design_1_i/xbip_multadd_0/U0/i_synth/device_supports_dsp.use_multadd_dsp/dsp48_multadd.multadd_usecase_inst/i_synth_option.i_synth_model/opt_vx7.i_uniwrap/i_primitive/CLK

Slack:                    inf
  Source:                 c[11]
                            (input port)
  Destination:            design_1_i/xbip_multadd_0/U0/i_synth/device_supports_dsp.use_multadd_dsp/dsp48_multadd.multadd_usecase_inst/i_synth_option.i_synth_model/opt_vx7.i_uniwrap/i_primitive/C[11]
                            (rising edge-triggered cell DSP48E1 clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.005ns  (logic 0.167ns (16.619%)  route 0.838ns (83.381%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.038ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 r  c[11] (IN)
                         net (fo=0)                   0.000     0.000    c[11]
    V17                  IBUF (Prop_ibuf_I_O)         0.167     0.167 r  c_IBUF[11]_inst/O
                         net (fo=1, routed)           0.838     1.005    design_1_i/xbip_multadd_0/U0/i_synth/device_supports_dsp.use_multadd_dsp/dsp48_multadd.multadd_usecase_inst/i_synth_option.i_synth_model/opt_vx7.i_uniwrap/C[11]
    DSP48_X0Y10          DSP48E1                                      r  design_1_i/xbip_multadd_0/U0/i_synth/device_supports_dsp.use_multadd_dsp/dsp48_multadd.multadd_usecase_inst/i_synth_option.i_synth_model/opt_vx7.i_uniwrap/i_primitive/C[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=2391, routed)        0.910     2.038    design_1_i/xbip_multadd_0/U0/i_synth/device_supports_dsp.use_multadd_dsp/dsp48_multadd.multadd_usecase_inst/i_synth_option.i_synth_model/opt_vx7.i_uniwrap/CLK
    DSP48_X0Y10          DSP48E1                                      r  design_1_i/xbip_multadd_0/U0/i_synth/device_supports_dsp.use_multadd_dsp/dsp48_multadd.multadd_usecase_inst/i_synth_option.i_synth_model/opt_vx7.i_uniwrap/i_primitive/CLK

Slack:                    inf
  Source:                 c[14]
                            (input port)
  Destination:            design_1_i/xbip_multadd_0/U0/i_synth/device_supports_dsp.use_multadd_dsp/dsp48_multadd.multadd_usecase_inst/i_synth_option.i_synth_model/opt_vx7.i_uniwrap/i_primitive/C[14]
                            (rising edge-triggered cell DSP48E1 clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.016ns  (logic 0.167ns (16.396%)  route 0.849ns (83.604%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.038ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U17                                               0.000     0.000 r  c[14] (IN)
                         net (fo=0)                   0.000     0.000    c[14]
    U17                  IBUF (Prop_ibuf_I_O)         0.167     0.167 r  c_IBUF[14]_inst/O
                         net (fo=1, routed)           0.849     1.016    design_1_i/xbip_multadd_0/U0/i_synth/device_supports_dsp.use_multadd_dsp/dsp48_multadd.multadd_usecase_inst/i_synth_option.i_synth_model/opt_vx7.i_uniwrap/C[14]
    DSP48_X0Y10          DSP48E1                                      r  design_1_i/xbip_multadd_0/U0/i_synth/device_supports_dsp.use_multadd_dsp/dsp48_multadd.multadd_usecase_inst/i_synth_option.i_synth_model/opt_vx7.i_uniwrap/i_primitive/C[14]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=2391, routed)        0.910     2.038    design_1_i/xbip_multadd_0/U0/i_synth/device_supports_dsp.use_multadd_dsp/dsp48_multadd.multadd_usecase_inst/i_synth_option.i_synth_model/opt_vx7.i_uniwrap/CLK
    DSP48_X0Y10          DSP48E1                                      r  design_1_i/xbip_multadd_0/U0/i_synth/device_supports_dsp.use_multadd_dsp/dsp48_multadd.multadd_usecase_inst/i_synth_option.i_synth_model/opt_vx7.i_uniwrap/i_primitive/CLK

Slack:                    inf
  Source:                 c[12]
                            (input port)
  Destination:            design_1_i/xbip_multadd_0/U0/i_synth/device_supports_dsp.use_multadd_dsp/dsp48_multadd.multadd_usecase_inst/i_synth_option.i_synth_model/opt_vx7.i_uniwrap/i_primitive/C[12]
                            (rising edge-triggered cell DSP48E1 clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.020ns  (logic 0.175ns (17.196%)  route 0.844ns (82.804%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.038ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V16                                               0.000     0.000 r  c[12] (IN)
                         net (fo=0)                   0.000     0.000    c[12]
    V16                  IBUF (Prop_ibuf_I_O)         0.175     0.175 r  c_IBUF[12]_inst/O
                         net (fo=1, routed)           0.844     1.020    design_1_i/xbip_multadd_0/U0/i_synth/device_supports_dsp.use_multadd_dsp/dsp48_multadd.multadd_usecase_inst/i_synth_option.i_synth_model/opt_vx7.i_uniwrap/C[12]
    DSP48_X0Y10          DSP48E1                                      r  design_1_i/xbip_multadd_0/U0/i_synth/device_supports_dsp.use_multadd_dsp/dsp48_multadd.multadd_usecase_inst/i_synth_option.i_synth_model/opt_vx7.i_uniwrap/i_primitive/C[12]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=2391, routed)        0.910     2.038    design_1_i/xbip_multadd_0/U0/i_synth/device_supports_dsp.use_multadd_dsp/dsp48_multadd.multadd_usecase_inst/i_synth_option.i_synth_model/opt_vx7.i_uniwrap/CLK
    DSP48_X0Y10          DSP48E1                                      r  design_1_i/xbip_multadd_0/U0/i_synth/device_supports_dsp.use_multadd_dsp/dsp48_multadd.multadd_usecase_inst/i_synth_option.i_synth_model/opt_vx7.i_uniwrap/i_primitive/CLK

Slack:                    inf
  Source:                 c[15]
                            (input port)
  Destination:            design_1_i/xbip_multadd_0/U0/i_synth/device_supports_dsp.use_multadd_dsp/dsp48_multadd.multadd_usecase_inst/i_synth_option.i_synth_model/opt_vx7.i_uniwrap/i_primitive/C[22]
                            (rising edge-triggered cell DSP48E1 clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.029ns  (logic 0.168ns (16.311%)  route 0.861ns (83.689%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.038ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 r  c[15] (IN)
                         net (fo=0)                   0.000     0.000    c[15]
    T18                  IBUF (Prop_ibuf_I_O)         0.168     0.168 r  c_IBUF[15]_inst/O
                         net (fo=33, routed)          0.861     1.029    design_1_i/xbip_multadd_0/U0/i_synth/device_supports_dsp.use_multadd_dsp/dsp48_multadd.multadd_usecase_inst/i_synth_option.i_synth_model/opt_vx7.i_uniwrap/C[15]
    DSP48_X0Y10          DSP48E1                                      r  design_1_i/xbip_multadd_0/U0/i_synth/device_supports_dsp.use_multadd_dsp/dsp48_multadd.multadd_usecase_inst/i_synth_option.i_synth_model/opt_vx7.i_uniwrap/i_primitive/C[22]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=2391, routed)        0.910     2.038    design_1_i/xbip_multadd_0/U0/i_synth/device_supports_dsp.use_multadd_dsp/dsp48_multadd.multadd_usecase_inst/i_synth_option.i_synth_model/opt_vx7.i_uniwrap/CLK
    DSP48_X0Y10          DSP48E1                                      r  design_1_i/xbip_multadd_0/U0/i_synth/device_supports_dsp.use_multadd_dsp/dsp48_multadd.multadd_usecase_inst/i_synth_option.i_synth_model/opt_vx7.i_uniwrap/i_primitive/CLK

Slack:                    inf
  Source:                 c[15]
                            (input port)
  Destination:            design_1_i/xbip_multadd_0/U0/i_synth/device_supports_dsp.use_multadd_dsp/dsp48_multadd.multadd_usecase_inst/i_synth_option.i_synth_model/opt_vx7.i_uniwrap/i_primitive/C[40]
                            (rising edge-triggered cell DSP48E1 clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.029ns  (logic 0.168ns (16.311%)  route 0.861ns (83.689%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.038ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 r  c[15] (IN)
                         net (fo=0)                   0.000     0.000    c[15]
    T18                  IBUF (Prop_ibuf_I_O)         0.168     0.168 r  c_IBUF[15]_inst/O
                         net (fo=33, routed)          0.861     1.029    design_1_i/xbip_multadd_0/U0/i_synth/device_supports_dsp.use_multadd_dsp/dsp48_multadd.multadd_usecase_inst/i_synth_option.i_synth_model/opt_vx7.i_uniwrap/C[15]
    DSP48_X0Y10          DSP48E1                                      r  design_1_i/xbip_multadd_0/U0/i_synth/device_supports_dsp.use_multadd_dsp/dsp48_multadd.multadd_usecase_inst/i_synth_option.i_synth_model/opt_vx7.i_uniwrap/i_primitive/C[40]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=2391, routed)        0.910     2.038    design_1_i/xbip_multadd_0/U0/i_synth/device_supports_dsp.use_multadd_dsp/dsp48_multadd.multadd_usecase_inst/i_synth_option.i_synth_model/opt_vx7.i_uniwrap/CLK
    DSP48_X0Y10          DSP48E1                                      r  design_1_i/xbip_multadd_0/U0/i_synth/device_supports_dsp.use_multadd_dsp/dsp48_multadd.multadd_usecase_inst/i_synth_option.i_synth_model/opt_vx7.i_uniwrap/i_primitive/CLK

Slack:                    inf
  Source:                 c[15]
                            (input port)
  Destination:            design_1_i/xbip_multadd_0/U0/i_synth/device_supports_dsp.use_multadd_dsp/dsp48_multadd.multadd_usecase_inst/i_synth_option.i_synth_model/opt_vx7.i_uniwrap/i_primitive/C[42]
                            (rising edge-triggered cell DSP48E1 clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.029ns  (logic 0.168ns (16.311%)  route 0.861ns (83.689%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.038ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 r  c[15] (IN)
                         net (fo=0)                   0.000     0.000    c[15]
    T18                  IBUF (Prop_ibuf_I_O)         0.168     0.168 r  c_IBUF[15]_inst/O
                         net (fo=33, routed)          0.861     1.029    design_1_i/xbip_multadd_0/U0/i_synth/device_supports_dsp.use_multadd_dsp/dsp48_multadd.multadd_usecase_inst/i_synth_option.i_synth_model/opt_vx7.i_uniwrap/C[15]
    DSP48_X0Y10          DSP48E1                                      r  design_1_i/xbip_multadd_0/U0/i_synth/device_supports_dsp.use_multadd_dsp/dsp48_multadd.multadd_usecase_inst/i_synth_option.i_synth_model/opt_vx7.i_uniwrap/i_primitive/C[42]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=2391, routed)        0.910     2.038    design_1_i/xbip_multadd_0/U0/i_synth/device_supports_dsp.use_multadd_dsp/dsp48_multadd.multadd_usecase_inst/i_synth_option.i_synth_model/opt_vx7.i_uniwrap/CLK
    DSP48_X0Y10          DSP48E1                                      r  design_1_i/xbip_multadd_0/U0/i_synth/device_supports_dsp.use_multadd_dsp/dsp48_multadd.multadd_usecase_inst/i_synth_option.i_synth_model/opt_vx7.i_uniwrap/i_primitive/CLK

Slack:                    inf
  Source:                 c[13]
                            (input port)
  Destination:            design_1_i/xbip_multadd_0/U0/i_synth/device_supports_dsp.use_multadd_dsp/dsp48_multadd.multadd_usecase_inst/i_synth_option.i_synth_model/opt_vx7.i_uniwrap/i_primitive/C[13]
                            (rising edge-triggered cell DSP48E1 clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.032ns  (logic 0.156ns (15.072%)  route 0.876ns (84.928%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.038ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  c[13] (IN)
                         net (fo=0)                   0.000     0.000    c[13]
    U18                  IBUF (Prop_ibuf_I_O)         0.156     0.156 r  c_IBUF[13]_inst/O
                         net (fo=1, routed)           0.876     1.032    design_1_i/xbip_multadd_0/U0/i_synth/device_supports_dsp.use_multadd_dsp/dsp48_multadd.multadd_usecase_inst/i_synth_option.i_synth_model/opt_vx7.i_uniwrap/C[13]
    DSP48_X0Y10          DSP48E1                                      r  design_1_i/xbip_multadd_0/U0/i_synth/device_supports_dsp.use_multadd_dsp/dsp48_multadd.multadd_usecase_inst/i_synth_option.i_synth_model/opt_vx7.i_uniwrap/i_primitive/C[13]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=2391, routed)        0.910     2.038    design_1_i/xbip_multadd_0/U0/i_synth/device_supports_dsp.use_multadd_dsp/dsp48_multadd.multadd_usecase_inst/i_synth_option.i_synth_model/opt_vx7.i_uniwrap/CLK
    DSP48_X0Y10          DSP48E1                                      r  design_1_i/xbip_multadd_0/U0/i_synth/device_supports_dsp.use_multadd_dsp/dsp48_multadd.multadd_usecase_inst/i_synth_option.i_synth_model/opt_vx7.i_uniwrap/i_primitive/CLK

Slack:                    inf
  Source:                 c[7]
                            (input port)
  Destination:            design_1_i/xbip_multadd_0/U0/i_synth/device_supports_dsp.use_multadd_dsp/dsp48_multadd.multadd_usecase_inst/i_synth_option.i_synth_model/opt_vx7.i_uniwrap/i_primitive/C[7]
                            (rising edge-triggered cell DSP48E1 clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.039ns  (logic 0.165ns (15.871%)  route 0.874ns (84.129%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.038ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W15                                               0.000     0.000 r  c[7] (IN)
                         net (fo=0)                   0.000     0.000    c[7]
    W15                  IBUF (Prop_ibuf_I_O)         0.165     0.165 r  c_IBUF[7]_inst/O
                         net (fo=1, routed)           0.874     1.039    design_1_i/xbip_multadd_0/U0/i_synth/device_supports_dsp.use_multadd_dsp/dsp48_multadd.multadd_usecase_inst/i_synth_option.i_synth_model/opt_vx7.i_uniwrap/C[7]
    DSP48_X0Y10          DSP48E1                                      r  design_1_i/xbip_multadd_0/U0/i_synth/device_supports_dsp.use_multadd_dsp/dsp48_multadd.multadd_usecase_inst/i_synth_option.i_synth_model/opt_vx7.i_uniwrap/i_primitive/C[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=2391, routed)        0.910     2.038    design_1_i/xbip_multadd_0/U0/i_synth/device_supports_dsp.use_multadd_dsp/dsp48_multadd.multadd_usecase_inst/i_synth_option.i_synth_model/opt_vx7.i_uniwrap/CLK
    DSP48_X0Y10          DSP48E1                                      r  design_1_i/xbip_multadd_0/U0/i_synth/device_supports_dsp.use_multadd_dsp/dsp48_multadd.multadd_usecase_inst/i_synth_option.i_synth_model/opt_vx7.i_uniwrap/i_primitive/CLK

Slack:                    inf
  Source:                 c[15]
                            (input port)
  Destination:            design_1_i/xbip_multadd_0/U0/i_synth/device_supports_dsp.use_multadd_dsp/dsp48_multadd.multadd_usecase_inst/i_synth_option.i_synth_model/opt_vx7.i_uniwrap/i_primitive/C[24]
                            (rising edge-triggered cell DSP48E1 clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.044ns  (logic 0.168ns (16.080%)  route 0.876ns (83.920%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.038ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 r  c[15] (IN)
                         net (fo=0)                   0.000     0.000    c[15]
    T18                  IBUF (Prop_ibuf_I_O)         0.168     0.168 r  c_IBUF[15]_inst/O
                         net (fo=33, routed)          0.876     1.044    design_1_i/xbip_multadd_0/U0/i_synth/device_supports_dsp.use_multadd_dsp/dsp48_multadd.multadd_usecase_inst/i_synth_option.i_synth_model/opt_vx7.i_uniwrap/C[15]
    DSP48_X0Y10          DSP48E1                                      r  design_1_i/xbip_multadd_0/U0/i_synth/device_supports_dsp.use_multadd_dsp/dsp48_multadd.multadd_usecase_inst/i_synth_option.i_synth_model/opt_vx7.i_uniwrap/i_primitive/C[24]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=2391, routed)        0.910     2.038    design_1_i/xbip_multadd_0/U0/i_synth/device_supports_dsp.use_multadd_dsp/dsp48_multadd.multadd_usecase_inst/i_synth_option.i_synth_model/opt_vx7.i_uniwrap/CLK
    DSP48_X0Y10          DSP48E1                                      r  design_1_i/xbip_multadd_0/U0/i_synth/device_supports_dsp.use_multadd_dsp/dsp48_multadd.multadd_usecase_inst/i_synth_option.i_synth_model/opt_vx7.i_uniwrap/i_primitive/CLK





