Analysis & Synthesis report for entrega4
Tue Oct 22 11:10:51 2019
Quartus Prime Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Parameter Settings for User Entity Instance: registradorGenerico:PC
  6. Parameter Settings for User Entity Instance: somadorGenerico:ADDER
  7. Parameter Settings for User Entity Instance: ROM:ROM1
  8. Parameter Settings for User Entity Instance: bancoRegistradores:BR1
  9. Parameter Settings for User Entity Instance: ula:ULA1
 10. Port Connectivity Checks: "ROM:ROM1"
 11. Port Connectivity Checks: "somadorGenerico:ADDER"
 12. Elapsed Time Per Partition
 13. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2017  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details.



+---------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                              ;
+-----------------------------+---------------------------------------------+
; Analysis & Synthesis Status ; Failed - Tue Oct 22 11:10:51 2019           ;
; Quartus Prime Version       ; 17.1.0 Build 590 10/25/2017 SJ Lite Edition ;
; Revision Name               ; entrega4                                    ;
; Top-level Entity Name       ; topLevel                                    ;
; Family                      ; Cyclone V                                   ;
; Logic utilization (in ALMs) ; N/A until Partition Merge                   ;
; Total registers             ; N/A until Partition Merge                   ;
; Total pins                  ; N/A until Partition Merge                   ;
; Total virtual pins          ; N/A until Partition Merge                   ;
; Total block memory bits     ; N/A until Partition Merge                   ;
; Total PLLs                  ; N/A until Partition Merge                   ;
; Total DLLs                  ; N/A until Partition Merge                   ;
+-----------------------------+---------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                             ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                          ; Setting            ; Default Value      ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                          ; 5CGXFC7C6U19C7     ;                    ;
; Top-level entity name                                                           ; topLevel           ; entrega4           ;
; Family name                                                                     ; Cyclone V          ; Cyclone V          ;
; VHDL Show LMF Mapping Messages                                                  ; Off                ;                    ;
; VHDL Version                                                                    ; VHDL_2008          ; VHDL_1993          ;
; Use smart compilation                                                           ; Off                ; Off                ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation      ; On                 ; On                 ;
; Enable compact report table                                                     ; Off                ; Off                ;
; Restructure Multiplexers                                                        ; Auto               ; Auto               ;
; MLAB Add Timing Constraints For Mixed-Port Feed-Through Mode Setting Don't Care ; Off                ; Off                ;
; Create Debugging Nodes for IP Cores                                             ; Off                ; Off                ;
; Preserve fewer node names                                                       ; On                 ; On                 ;
; Intel FPGA IP Evaluation Mode                                                   ; Enable             ; Enable             ;
; Verilog Version                                                                 ; Verilog_2001       ; Verilog_2001       ;
; State Machine Processing                                                        ; Auto               ; Auto               ;
; Safe State Machine                                                              ; Off                ; Off                ;
; Extract Verilog State Machines                                                  ; On                 ; On                 ;
; Extract VHDL State Machines                                                     ; On                 ; On                 ;
; Ignore Verilog initial constructs                                               ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                      ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                                  ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                         ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                       ; On                 ; On                 ;
; Parallel Synthesis                                                              ; On                 ; On                 ;
; DSP Block Balancing                                                             ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                              ; On                 ; On                 ;
; Power-Up Don't Care                                                             ; On                 ; On                 ;
; Remove Redundant Logic Cells                                                    ; Off                ; Off                ;
; Remove Duplicate Registers                                                      ; On                 ; On                 ;
; Ignore CARRY Buffers                                                            ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                          ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                           ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                       ; Off                ; Off                ;
; Ignore LCELL Buffers                                                            ; Off                ; Off                ;
; Ignore SOFT Buffers                                                             ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                                  ; Off                ; Off                ;
; Optimization Technique                                                          ; Balanced           ; Balanced           ;
; Carry Chain Length                                                              ; 70                 ; 70                 ;
; Auto Carry Chains                                                               ; On                 ; On                 ;
; Auto Open-Drain Pins                                                            ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                           ; Off                ; Off                ;
; Auto ROM Replacement                                                            ; On                 ; On                 ;
; Auto RAM Replacement                                                            ; On                 ; On                 ;
; Auto DSP Block Replacement                                                      ; On                 ; On                 ;
; Auto Shift Register Replacement                                                 ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                                 ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                                   ; On                 ; On                 ;
; Strict RAM Replacement                                                          ; Off                ; Off                ;
; Allow Synchronous Control Signals                                               ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                           ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                                   ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                             ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                               ; Off                ; Off                ;
; Timing-Driven Synthesis                                                         ; On                 ; On                 ;
; Report Parameter Settings                                                       ; On                 ; On                 ;
; Report Source Assignments                                                       ; On                 ; On                 ;
; Report Connectivity Checks                                                      ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                              ; Off                ; Off                ;
; Synchronization Register Chain Length                                           ; 3                  ; 3                  ;
; Power Optimization During Synthesis                                             ; Normal compilation ; Normal compilation ;
; HDL message level                                                               ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                                 ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                        ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                              ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                       ; 100                ; 100                ;
; Clock MUX Protection                                                            ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                     ; Off                ; Off                ;
; Block Design Naming                                                             ; Auto               ; Auto               ;
; SDC constraint protection                                                       ; Off                ; Off                ;
; Synthesis Effort                                                                ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal                    ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                            ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                              ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                     ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                          ; On                 ; On                 ;
; Automatic Parallel Synthesis                                                    ; On                 ; On                 ;
; Partial Reconfiguration Bitstream ID                                            ; Off                ; Off                ;
+---------------------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 8           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 1           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
+----------------------------+-------------+


+---------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: registradorGenerico:PC ;
+----------------+-------+--------------------------------------------+
; Parameter Name ; Value ; Type                                       ;
+----------------+-------+--------------------------------------------+
; larguradados   ; 32    ; Signed Integer                             ;
+----------------+-------+--------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: somadorGenerico:ADDER ;
+----------------+-------+-------------------------------------------+
; Parameter Name ; Value ; Type                                      ;
+----------------+-------+-------------------------------------------+
; larguradados   ; 32    ; Signed Integer                            ;
+----------------+-------+-------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------+
; Parameter Settings for User Entity Instance: ROM:ROM1 ;
+-----------------+-------+-----------------------------+
; Parameter Name  ; Value ; Type                        ;
+-----------------+-------+-----------------------------+
; datawidth       ; 32    ; Signed Integer              ;
; addrwidth       ; 32    ; Signed Integer              ;
; memoryaddrwidth ; 6     ; Signed Integer              ;
+-----------------+-------+-----------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: bancoRegistradores:BR1 ;
+---------------------+-------+---------------------------------------+
; Parameter Name      ; Value ; Type                                  ;
+---------------------+-------+---------------------------------------+
; larguradados        ; 32    ; Signed Integer                        ;
; larguraendbancoregs ; 5     ; Signed Integer                        ;
+---------------------+-------+---------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------+
; Parameter Settings for User Entity Instance: ula:ULA1 ;
+----------------+-------+------------------------------+
; Parameter Name ; Value ; Type                         ;
+----------------+-------+------------------------------+
; data_width     ; 32    ; Signed Integer               ;
+----------------+-------+------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "ROM:ROM1"                                                                                   ;
+--------------+--------+----------+-------------------------------------------------------------------------------------+
; Port         ; Type   ; Severity ; Details                                                                             ;
+--------------+--------+----------+-------------------------------------------------------------------------------------+
; dado[31..26] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; dado[10..6]  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+--------------+--------+----------+-------------------------------------------------------------------------------------+


+---------------------------------------------------+
; Port Connectivity Checks: "somadorGenerico:ADDER" ;
+-----------------+-------+----------+--------------+
; Port            ; Type  ; Severity ; Details      ;
+-----------------+-------+----------+--------------+
; entradaa[31..1] ; Input ; Info     ; Stuck at GND ;
; entradaa[0]     ; Input ; Info     ; Stuck at VCC ;
+-----------------+-------+----------+--------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:01     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition
    Info: Processing started: Tue Oct 22 11:10:36 2019
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off entrega4 -c entrega4
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 4 of the 4 processors detected
Info (12021): Found 2 design units, including 1 entities, in source file ula.vhd
    Info (12022): Found design unit 1: ula-ulaula File: C:/Users/jorge/Desktop/Insper/Design de Computadores/Entrega 4/ULA.vhd Line: 21
    Info (12023): Found entity 1: ula File: C:/Users/jorge/Desktop/Insper/Design de Computadores/Entrega 4/ULA.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file rom.vhd
    Info (12022): Found design unit 1: ROM-assincrona File: C:/Users/jorge/Desktop/Insper/Design de Computadores/Entrega 4/ROM.vhd Line: 15
    Info (12023): Found entity 1: ROM File: C:/Users/jorge/Desktop/Insper/Design de Computadores/Entrega 4/ROM.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file registradorgenerico.vhd
    Info (12022): Found design unit 1: registradorGenerico-comportamento File: C:/Users/jorge/Desktop/Insper/Design de Computadores/Entrega 4/registradorGenerico.vhd Line: 15
    Info (12023): Found entity 1: registradorGenerico File: C:/Users/jorge/Desktop/Insper/Design de Computadores/Entrega 4/registradorGenerico.vhd Line: 4
Info (12021): Found 2 design units, including 1 entities, in source file somadorgenerico.vhd
    Info (12022): Found design unit 1: somadorGenerico-comportamento File: C:/Users/jorge/Desktop/Insper/Design de Computadores/Entrega 4/somadorGenerico.vhd Line: 17
    Info (12023): Found entity 1: somadorGenerico File: C:/Users/jorge/Desktop/Insper/Design de Computadores/Entrega 4/somadorGenerico.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file bancoregistradores.vhd
    Info (12022): Found design unit 1: bancoRegistradores-comportamento File: C:/Users/jorge/Desktop/Insper/Design de Computadores/Entrega 4/bancoRegistradores.vhd Line: 30
    Info (12023): Found entity 1: bancoRegistradores File: C:/Users/jorge/Desktop/Insper/Design de Computadores/Entrega 4/bancoRegistradores.vhd Line: 7
Info (12021): Found 2 design units, including 1 entities, in source file toplevel.vhd
    Info (12022): Found design unit 1: topLevel-arch File: C:/Users/jorge/Desktop/Insper/Design de Computadores/Entrega 4/topLevel.vhd Line: 16
    Info (12023): Found entity 1: topLevel File: C:/Users/jorge/Desktop/Insper/Design de Computadores/Entrega 4/topLevel.vhd Line: 5
Info (12127): Elaborating entity "topLevel" for the top level hierarchy
Warning (10873): Using initial value X (don't care) for net "LEDR[17..6]" at topLevel.vhd(12) File: C:/Users/jorge/Desktop/Insper/Design de Computadores/Entrega 4/topLevel.vhd Line: 12
Info (12128): Elaborating entity "registradorGenerico" for hierarchy "registradorGenerico:PC" File: C:/Users/jorge/Desktop/Insper/Design de Computadores/Entrega 4/topLevel.vhd Line: 31
Info (12128): Elaborating entity "somadorGenerico" for hierarchy "somadorGenerico:ADDER" File: C:/Users/jorge/Desktop/Insper/Design de Computadores/Entrega 4/topLevel.vhd Line: 40
Info (12128): Elaborating entity "ROM" for hierarchy "ROM:ROM1" File: C:/Users/jorge/Desktop/Insper/Design de Computadores/Entrega 4/topLevel.vhd Line: 47
Warning (10541): VHDL Signal Declaration warning at ROM.vhd(18): used implicit default value for signal "memROM" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations. File: C:/Users/jorge/Desktop/Insper/Design de Computadores/Entrega 4/ROM.vhd Line: 18
Info (12128): Elaborating entity "bancoRegistradores" for hierarchy "bancoRegistradores:BR1" File: C:/Users/jorge/Desktop/Insper/Design de Computadores/Entrega 4/topLevel.vhd Line: 54
Info (12128): Elaborating entity "ula" for hierarchy "ula:ULA1" File: C:/Users/jorge/Desktop/Insper/Design de Computadores/Entrega 4/topLevel.vhd Line: 66
Info (276014): Found 1 instances of uninferred RAM logic
    Info (276004): RAM logic "ROM:ROM1|memROM" is uninferred due to inappropriate RAM size File: C:/Users/jorge/Desktop/Insper/Design de Computadores/Entrega 4/ROM.vhd Line: 18
Critical Warning (127003): Can't find Memory Initialization File or Hexadecimal (Intel-Format) File C:/Users/jorge/Desktop/Insper/Design de Computadores/Entrega 4/ROMcontent.mif -- setting all initial values to 0
Error (286034): Cannot find Memory Initialization File or Hexadecimal (Intel-Format) File ROMcontent.mif for ROM instance ROM:ROM1|memROM File: C:/Users/jorge/Desktop/Insper/Design de Computadores/Entrega 4/ROM.vhd Line: 18
Error: Quartus Prime Analysis & Synthesis was unsuccessful. 1 error, 4 warnings
    Error: Peak virtual memory: 4855 megabytes
    Error: Processing ended: Tue Oct 22 11:10:51 2019
    Error: Elapsed time: 00:00:15
    Error: Total CPU time (on all processors): 00:00:25


