<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<generated_project xmlns="http://www.xilinx.com/XMLSchema" xmlns:xil_pn="http://www.xilinx.com/XMLSchema">

  <!--                                                          -->

  <!--             For tool use only. Do not edit.              -->

  <!--                                                          -->

  <!-- ProjectNavigator created generated project file.         -->

  <!-- For use in tracking generated file and other information -->

  <!-- allowing preservation of process status.                 -->

  <!--                                                          -->

  <!-- Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved. -->

  <version xmlns="http://www.xilinx.com/XMLSchema">11.1</version>

  <sourceproject xmlns="http://www.xilinx.com/XMLSchema" xil_pn:fileType="FILE_XISE" xil_pn:name="lab1plz.xise"/>

  <files xmlns="http://www.xilinx.com/XMLSchema">
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="_ngo"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/map.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/ngdbuild.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/par.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/trce.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/xst.xmsgs"/>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="fuse.log"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="isim"/>
    <file xil_pn:branch="PostRouteSimulation" xil_pn:fileType="FILE_CMD" xil_pn:name="isim.cmd"/>
    <file xil_pn:branch="PostRouteSimulation" xil_pn:fileType="FILE_LOG" xil_pn:name="isim.log"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="lab1tb.prj"/>
    <file xil_pn:fileType="FILE_XST_STX" xil_pn:name="lab1tb.stx"/>
    <file xil_pn:fileType="FILE_XST" xil_pn:name="lab1tb.xst"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="lab1tb_stx_beh.prj"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGDBUILD_LOG" xil_pn:name="lab1top.bld"/>
    <file xil_pn:fileType="FILE_CMD_LOG" xil_pn:name="lab1top.cmd_log"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name="lab1top.lso"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NCD" xil_pn:name="lab1top.ncd" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGC" xil_pn:name="lab1top.ngc"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGD" xil_pn:name="lab1top.ngd"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGR" xil_pn:name="lab1top.ngr"/>
    <file xil_pn:fileType="FILE_PAD_MISC" xil_pn:name="lab1top.pad"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAR_REPORT" xil_pn:name="lab1top.par" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PCF" xil_pn:name="lab1top.pcf" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="lab1top.prj"/>
    <file xil_pn:fileType="FILE_TRCE_MISC" xil_pn:name="lab1top.ptwx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_STX" xil_pn:name="lab1top.stx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_REPORT" xil_pn:name="lab1top.syr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_TIMING_TXT_REPORT" xil_pn:name="lab1top.twr" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_TIMING_XML_REPORT" xil_pn:name="lab1top.twx" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_UNROUTES" xil_pn:name="lab1top.unroutes" xil_pn:subbranch="Par"/>
    <file xil_pn:fileType="FILE_XPI" xil_pn:name="lab1top.xpi"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST" xil_pn:name="lab1top.xst"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="lab1top_envsettings.html"/>
    <file xil_pn:fileType="FILE_NCD" xil_pn:name="lab1top_guide.ncd" xil_pn:origination="imported"/>
    <file xil_pn:branch="PostRouteSimulation" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="lab1top_isim_par.exe"/>
    <file xil_pn:fileType="FILE_ISIM_MISC" xil_pn:name="lab1top_isim_par.wdb"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_MAP_REPORT" xil_pn:name="lab1top_map.map" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_MAP_REPORT" xil_pn:name="lab1top_map.mrp" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NCD" xil_pn:name="lab1top_map.ncd" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGM" xil_pn:name="lab1top_map.ngm" xil_pn:subbranch="Map"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="lab1top_map.xrpt"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="lab1top_ngdbuild.xrpt"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAD_EXCEL_REPORT" xil_pn:name="lab1top_pad.csv" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAD_TXT_REPORT" xil_pn:name="lab1top_pad.txt" xil_pn:subbranch="Par"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="lab1top_par.prj"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="lab1top_par.xrpt"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="lab1top_stx_par.prj"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="lab1top_summary.html"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="lab1top_summary.xml"/>
    <file xil_pn:fileType="FILE_WEBTALK" xil_pn:name="lab1top_usage.xml"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="lab1top_xst.xrpt"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="netgen"/>
    <file xil_pn:branch="PostRouteSimulation" xil_pn:fileType="FILE_NETGEN_REPORT" xil_pn:name="netgen/par/lab1top_timesim.nlf"/>
    <file xil_pn:branch="PostRouteSimulation" xil_pn:fileType="FILE_SDF" xil_pn:name="netgen/par/lab1top_timesim.sdf"/>
    <file xil_pn:branch="PostRouteSimulation" xil_pn:fileType="FILE_VHDL" xil_pn:name="netgen/par/lab1top_timesim.vhd"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="webtalk_pn.xml"/>
    <file xil_pn:branch="PostRouteSimulation" xil_pn:fileType="FILE_INI" xil_pn:name="xilinxsim.ini"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xlnx_auto_0_xdb"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xst"/>
  </files>

  <transforms xmlns="http://www.xilinx.com/XMLSchema">
    <transform xil_pn:end_ts="1517872633" xil_pn:name="TRANEXT_compLibraries_FPGA" xil_pn:prop_ck="1321705353062746806" xil_pn:start_ts="1517872633">
      <status xil_pn:value="FailedRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1517872799" xil_pn:in_ck="-1336482988671772744" xil_pn:name="TRAN_copyAbstractToPostAbstractSimulation" xil_pn:start_ts="1517872799">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="lab1tb.vhd"/>
      <outfile xil_pn:name="lab1top.vhd"/>
      <outfile xil_pn:name="nBitAnd.vhd"/>
      <outfile xil_pn:name="nBitLeftShift.vhd"/>
      <outfile xil_pn:name="nBitNot.vhd"/>
      <outfile xil_pn:name="nBitOr.vhd"/>
      <outfile xil_pn:name="nBitRightShift.vhd"/>
      <outfile xil_pn:name="nBitXor.vhd"/>
      <outfile xil_pn:name="so_eddgy.vhd"/>
    </transform>
    <transform xil_pn:end_ts="1517873582" xil_pn:name="TRAN_copyInitialToXSTAbstractSynthesis" xil_pn:start_ts="1517873582">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1517873582" xil_pn:name="TRAN_schematicsToHdl" xil_pn:prop_ck="2071915748249332144" xil_pn:start_ts="1517873582">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1517873582" xil_pn:name="TRAN_regenerateCores" xil_pn:prop_ck="4201985719871291583" xil_pn:start_ts="1517873582">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1517873582" xil_pn:name="TRAN_SubProjectAbstractToPreProxy" xil_pn:start_ts="1517873582">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1517873582" xil_pn:name="TRAN_xawsTohdl" xil_pn:prop_ck="-1752428688215310606" xil_pn:start_ts="1517873582">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1517873582" xil_pn:name="TRAN_SubProjectPreToStructuralProxy" xil_pn:prop_ck="1106364426758808884" xil_pn:start_ts="1517873582">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1517873582" xil_pn:name="TRAN_platgen" xil_pn:prop_ck="-12478501466882551" xil_pn:start_ts="1517873582">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1517873589" xil_pn:in_ck="-1336482988671772744" xil_pn:name="TRANEXT_xstsynthesize_spartan6" xil_pn:prop_ck="7968535052941908120" xil_pn:start_ts="1517873582">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="WarningsGenerated"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="_xmsgs/xst.xmsgs"/>
      <outfile xil_pn:name="lab1top.lso"/>
      <outfile xil_pn:name="lab1top.ngc"/>
      <outfile xil_pn:name="lab1top.ngr"/>
      <outfile xil_pn:name="lab1top.prj"/>
      <outfile xil_pn:name="lab1top.stx"/>
      <outfile xil_pn:name="lab1top.syr"/>
      <outfile xil_pn:name="lab1top.xst"/>
      <outfile xil_pn:name="lab1top_xst.xrpt"/>
      <outfile xil_pn:name="webtalk_pn.xml"/>
      <outfile xil_pn:name="xst"/>
    </transform>
    <transform xil_pn:end_ts="1517873589" xil_pn:name="TRAN_compileBCD2" xil_pn:prop_ck="4276140992530309863" xil_pn:start_ts="1517873589">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1517873593" xil_pn:in_ck="170052515032755993" xil_pn:name="TRANEXT_ngdbuild_FPGA" xil_pn:prop_ck="-6918783609570430518" xil_pn:start_ts="1517873589">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="_ngo"/>
      <outfile xil_pn:name="_xmsgs/ngdbuild.xmsgs"/>
      <outfile xil_pn:name="lab1top.bld"/>
      <outfile xil_pn:name="lab1top.ngd"/>
      <outfile xil_pn:name="lab1top_ngdbuild.xrpt"/>
    </transform>
    <transform xil_pn:end_ts="1517873602" xil_pn:in_ck="170052515032755994" xil_pn:name="TRANEXT_map_spartan6" xil_pn:prop_ck="1463976855095865663" xil_pn:start_ts="1517873593">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="_xmsgs/map.xmsgs"/>
      <outfile xil_pn:name="lab1top.pcf"/>
      <outfile xil_pn:name="lab1top_map.map"/>
      <outfile xil_pn:name="lab1top_map.mrp"/>
      <outfile xil_pn:name="lab1top_map.ncd"/>
      <outfile xil_pn:name="lab1top_map.ngm"/>
      <outfile xil_pn:name="lab1top_map.xrpt"/>
      <outfile xil_pn:name="lab1top_summary.xml"/>
      <outfile xil_pn:name="lab1top_usage.xml"/>
    </transform>
    <transform xil_pn:end_ts="1517873613" xil_pn:in_ck="9042468454996327219" xil_pn:name="TRANEXT_par_spartan6" xil_pn:prop_ck="-1178055513630676559" xil_pn:start_ts="1517873602">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="_xmsgs/par.xmsgs"/>
      <outfile xil_pn:name="lab1top.ncd"/>
      <outfile xil_pn:name="lab1top.pad"/>
      <outfile xil_pn:name="lab1top.par"/>
      <outfile xil_pn:name="lab1top.ptwx"/>
      <outfile xil_pn:name="lab1top.unroutes"/>
      <outfile xil_pn:name="lab1top.xpi"/>
      <outfile xil_pn:name="lab1top_pad.csv"/>
      <outfile xil_pn:name="lab1top_pad.txt"/>
      <outfile xil_pn:name="lab1top_par.xrpt"/>
    </transform>
    <transform xil_pn:end_ts="1517873618" xil_pn:in_ck="170052515032755862" xil_pn:name="TRAN_postParSimModel" xil_pn:prop_ck="8981738629667839655" xil_pn:start_ts="1517873613">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="netgen"/>
      <outfile xil_pn:name="netgen/par/lab1top_timesim.nlf"/>
      <outfile xil_pn:name="netgen/par/lab1top_timesim.sdf"/>
      <outfile xil_pn:name="netgen/par/lab1top_timesim.vhd"/>
    </transform>
    <transform xil_pn:end_ts="1517873650" xil_pn:in_ck="7012373977972550771" xil_pn:name="TRAN_copyPost-ParAbstractToPreSimulation" xil_pn:start_ts="1517873650">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="netgen/par/lab1top_timesim.sdf"/>
      <outfile xil_pn:name="netgen/par/lab1top_timesim.vhd"/>
    </transform>
    <transform xil_pn:end_ts="1517873675" xil_pn:in_ck="-2534613626011905092" xil_pn:name="TRAN_ISimulatePostPlace&amp;RouteModelRunFuse" xil_pn:prop_ck="-8640082777010267725" xil_pn:start_ts="1517873671">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="fuse.log"/>
      <outfile xil_pn:name="isim"/>
      <outfile xil_pn:name="lab1top_isim_par.exe"/>
      <outfile xil_pn:name="lab1top_par.prj"/>
      <outfile xil_pn:name="xilinxsim.ini"/>
    </transform>
    <transform xil_pn:end_ts="1517873747" xil_pn:in_ck="7525678287461308054" xil_pn:name="TRAN_ISimulatePostPlace&amp;RouteModel" xil_pn:prop_ck="-2146501212506679001" xil_pn:start_ts="1517873747">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="isim.cmd"/>
      <outfile xil_pn:name="isim.log"/>
      <outfile xil_pn:name="lab1top_isim_par.wdb"/>
    </transform>
    <transform xil_pn:end_ts="1517873613" xil_pn:in_ck="170052515032755862" xil_pn:name="TRAN_postRouteTrce" xil_pn:prop_ck="445577401284416185" xil_pn:start_ts="1517873609">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="_xmsgs/trce.xmsgs"/>
      <outfile xil_pn:name="lab1top.twr"/>
      <outfile xil_pn:name="lab1top.twx"/>
    </transform>
  </transforms>

</generated_project>
