-- ==============================================================
-- RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and OpenCL
-- Version: 2019.2.1
-- Copyright (C) 1986-2019 Xilinx, Inc. All Rights Reserved.
-- 
-- ===========================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity find_max_bin is
port (
    ap_clk : IN STD_LOGIC;
    ap_rst : IN STD_LOGIC;
    ap_start : IN STD_LOGIC;
    ap_done : OUT STD_LOGIC;
    ap_idle : OUT STD_LOGIC;
    ap_ready : OUT STD_LOGIC;
    slcvec_angle_polar_offset_mrad_V : IN STD_LOGIC_VECTOR (17 downto 0);
    roi_seed_r_V : IN STD_LOGIC_VECTOR (21 downto 0);
    max_bin_count_0_V : IN STD_LOGIC_VECTOR (3 downto 0);
    max_bin_count_1_V : IN STD_LOGIC_VECTOR (3 downto 0);
    max_bin_count_2_V : IN STD_LOGIC_VECTOR (3 downto 0);
    max_bin_count_3_V : IN STD_LOGIC_VECTOR (3 downto 0);
    max_bin_count_4_V : IN STD_LOGIC_VECTOR (3 downto 0);
    max_bin_count_5_V : IN STD_LOGIC_VECTOR (3 downto 0);
    max_bin_count_6_V : IN STD_LOGIC_VECTOR (3 downto 0);
    max_bin_count_7_V : IN STD_LOGIC_VECTOR (3 downto 0);
    max_bin_count_8_V : IN STD_LOGIC_VECTOR (3 downto 0);
    max_bin_count_9_V : IN STD_LOGIC_VECTOR (3 downto 0);
    max_bin_count_10_V : IN STD_LOGIC_VECTOR (3 downto 0);
    max_bin_count_11_V : IN STD_LOGIC_VECTOR (3 downto 0);
    max_bin_count_12_V : IN STD_LOGIC_VECTOR (3 downto 0);
    max_bin_count_13_V : IN STD_LOGIC_VECTOR (3 downto 0);
    max_bin_count_14_V : IN STD_LOGIC_VECTOR (3 downto 0);
    max_bin_count_15_V : IN STD_LOGIC_VECTOR (3 downto 0);
    max_bin_count_16_V : IN STD_LOGIC_VECTOR (3 downto 0);
    max_bin_count_17_V : IN STD_LOGIC_VECTOR (3 downto 0);
    max_bin_count_18_V : IN STD_LOGIC_VECTOR (3 downto 0);
    max_bin_count_19_V : IN STD_LOGIC_VECTOR (3 downto 0);
    max_bin_count_20_V : IN STD_LOGIC_VECTOR (3 downto 0);
    max_bin_count_21_V : IN STD_LOGIC_VECTOR (3 downto 0);
    max_bin_count_22_V : IN STD_LOGIC_VECTOR (3 downto 0);
    max_bin_count_23_V : IN STD_LOGIC_VECTOR (3 downto 0);
    max_bin_count_24_V : IN STD_LOGIC_VECTOR (3 downto 0);
    max_bin_count_25_V : IN STD_LOGIC_VECTOR (3 downto 0);
    max_bin_count_26_V : IN STD_LOGIC_VECTOR (3 downto 0);
    max_bin_count_27_V : IN STD_LOGIC_VECTOR (3 downto 0);
    max_bin_count_28_V : IN STD_LOGIC_VECTOR (3 downto 0);
    max_bin_count_29_V : IN STD_LOGIC_VECTOR (3 downto 0);
    max_bin_count_30_V : IN STD_LOGIC_VECTOR (3 downto 0);
    max_bin_count_31_V : IN STD_LOGIC_VECTOR (3 downto 0);
    max_bin_count_32_V : IN STD_LOGIC_VECTOR (3 downto 0);
    max_bin_count_33_V : IN STD_LOGIC_VECTOR (3 downto 0);
    max_bin_count_34_V : IN STD_LOGIC_VECTOR (3 downto 0);
    max_bin_count_35_V : IN STD_LOGIC_VECTOR (3 downto 0);
    max_bin_count_36_V : IN STD_LOGIC_VECTOR (3 downto 0);
    max_bin_count_37_V : IN STD_LOGIC_VECTOR (3 downto 0);
    max_bin_count_38_V : IN STD_LOGIC_VECTOR (3 downto 0);
    max_bin_count_39_V : IN STD_LOGIC_VECTOR (3 downto 0);
    max_bin_count_40_V : IN STD_LOGIC_VECTOR (3 downto 0);
    max_bin_count_41_V : IN STD_LOGIC_VECTOR (3 downto 0);
    max_bin_count_42_V : IN STD_LOGIC_VECTOR (3 downto 0);
    max_bin_count_43_V : IN STD_LOGIC_VECTOR (3 downto 0);
    max_bin_count_44_V : IN STD_LOGIC_VECTOR (3 downto 0);
    max_bin_count_45_V : IN STD_LOGIC_VECTOR (3 downto 0);
    max_bin_count_46_V : IN STD_LOGIC_VECTOR (3 downto 0);
    max_bin_count_47_V : IN STD_LOGIC_VECTOR (3 downto 0);
    max_bin_count_48_V : IN STD_LOGIC_VECTOR (3 downto 0);
    max_bin_count_49_V : IN STD_LOGIC_VECTOR (3 downto 0);
    max_bin_count_50_V : IN STD_LOGIC_VECTOR (3 downto 0);
    max_bin_count_51_V : IN STD_LOGIC_VECTOR (3 downto 0);
    max_bin_count_52_V : IN STD_LOGIC_VECTOR (3 downto 0);
    max_bin_count_53_V : IN STD_LOGIC_VECTOR (3 downto 0);
    max_bin_count_54_V : IN STD_LOGIC_VECTOR (3 downto 0);
    max_bin_count_55_V : IN STD_LOGIC_VECTOR (3 downto 0);
    max_bin_count_56_V : IN STD_LOGIC_VECTOR (3 downto 0);
    max_bin_count_57_V : IN STD_LOGIC_VECTOR (3 downto 0);
    max_bin_count_58_V : IN STD_LOGIC_VECTOR (3 downto 0);
    max_bin_count_59_V : IN STD_LOGIC_VECTOR (3 downto 0);
    max_bin_count_60_V : IN STD_LOGIC_VECTOR (3 downto 0);
    max_bin_count_61_V : IN STD_LOGIC_VECTOR (3 downto 0);
    max_bin_count_62_V : IN STD_LOGIC_VECTOR (3 downto 0);
    max_bin_count_63_V : IN STD_LOGIC_VECTOR (3 downto 0);
    max_bin_count_64_V : IN STD_LOGIC_VECTOR (3 downto 0);
    max_bin_count_65_V : IN STD_LOGIC_VECTOR (3 downto 0);
    max_bin_count_66_V : IN STD_LOGIC_VECTOR (3 downto 0);
    max_bin_count_67_V : IN STD_LOGIC_VECTOR (3 downto 0);
    max_bin_count_68_V : IN STD_LOGIC_VECTOR (3 downto 0);
    max_bin_count_69_V : IN STD_LOGIC_VECTOR (3 downto 0);
    max_bin_count_70_V : IN STD_LOGIC_VECTOR (3 downto 0);
    max_bin_count_71_V : IN STD_LOGIC_VECTOR (3 downto 0);
    max_bin_count_72_V : IN STD_LOGIC_VECTOR (3 downto 0);
    max_bin_count_73_V : IN STD_LOGIC_VECTOR (3 downto 0);
    max_bin_count_74_V : IN STD_LOGIC_VECTOR (3 downto 0);
    max_bin_count_75_V : IN STD_LOGIC_VECTOR (3 downto 0);
    max_bin_count_76_V : IN STD_LOGIC_VECTOR (3 downto 0);
    max_bin_count_77_V : IN STD_LOGIC_VECTOR (3 downto 0);
    max_bin_count_78_V : IN STD_LOGIC_VECTOR (3 downto 0);
    max_bin_count_79_V : IN STD_LOGIC_VECTOR (3 downto 0);
    max_bin_count_80_V : IN STD_LOGIC_VECTOR (3 downto 0);
    max_bin_count_81_V : IN STD_LOGIC_VECTOR (3 downto 0);
    max_bin_count_82_V : IN STD_LOGIC_VECTOR (3 downto 0);
    max_bin_count_83_V : IN STD_LOGIC_VECTOR (3 downto 0);
    max_bin_count_84_V : IN STD_LOGIC_VECTOR (3 downto 0);
    max_bin_count_85_V : IN STD_LOGIC_VECTOR (3 downto 0);
    max_bin_count_86_V : IN STD_LOGIC_VECTOR (3 downto 0);
    max_bin_count_87_V : IN STD_LOGIC_VECTOR (3 downto 0);
    max_bin_count_88_V : IN STD_LOGIC_VECTOR (3 downto 0);
    max_bin_count_89_V : IN STD_LOGIC_VECTOR (3 downto 0);
    max_bin_count_90_V : IN STD_LOGIC_VECTOR (3 downto 0);
    max_bin_count_91_V : IN STD_LOGIC_VECTOR (3 downto 0);
    max_bin_count_92_V : IN STD_LOGIC_VECTOR (3 downto 0);
    max_bin_count_93_V : IN STD_LOGIC_VECTOR (3 downto 0);
    max_bin_count_94_V : IN STD_LOGIC_VECTOR (3 downto 0);
    max_bin_count_95_V : IN STD_LOGIC_VECTOR (3 downto 0);
    max_bin_count_96_V : IN STD_LOGIC_VECTOR (3 downto 0);
    max_bin_count_97_V : IN STD_LOGIC_VECTOR (3 downto 0);
    max_bin_count_98_V : IN STD_LOGIC_VECTOR (3 downto 0);
    max_bin_count_99_V : IN STD_LOGIC_VECTOR (3 downto 0);
    max_bin_count_100_V : IN STD_LOGIC_VECTOR (3 downto 0);
    max_bin_count_101_V : IN STD_LOGIC_VECTOR (3 downto 0);
    max_bin_count_102_V : IN STD_LOGIC_VECTOR (3 downto 0);
    max_bin_count_103_V : IN STD_LOGIC_VECTOR (3 downto 0);
    max_bin_count_104_V : IN STD_LOGIC_VECTOR (3 downto 0);
    max_bin_count_105_V : IN STD_LOGIC_VECTOR (3 downto 0);
    max_bin_count_106_V : IN STD_LOGIC_VECTOR (3 downto 0);
    max_bin_count_107_V : IN STD_LOGIC_VECTOR (3 downto 0);
    max_bin_count_108_V : IN STD_LOGIC_VECTOR (3 downto 0);
    max_bin_count_109_V : IN STD_LOGIC_VECTOR (3 downto 0);
    max_bin_count_110_V : IN STD_LOGIC_VECTOR (3 downto 0);
    max_bin_count_111_V : IN STD_LOGIC_VECTOR (3 downto 0);
    max_bin_count_112_V : IN STD_LOGIC_VECTOR (3 downto 0);
    max_bin_count_113_V : IN STD_LOGIC_VECTOR (3 downto 0);
    max_bin_count_114_V : IN STD_LOGIC_VECTOR (3 downto 0);
    max_bin_count_115_V : IN STD_LOGIC_VECTOR (3 downto 0);
    max_bin_count_116_V : IN STD_LOGIC_VECTOR (3 downto 0);
    max_bin_count_117_V : IN STD_LOGIC_VECTOR (3 downto 0);
    max_bin_count_118_V : IN STD_LOGIC_VECTOR (3 downto 0);
    max_bin_count_119_V : IN STD_LOGIC_VECTOR (3 downto 0);
    max_bin_count_120_V : IN STD_LOGIC_VECTOR (3 downto 0);
    max_bin_count_121_V : IN STD_LOGIC_VECTOR (3 downto 0);
    max_bin_count_122_V : IN STD_LOGIC_VECTOR (3 downto 0);
    max_bin_count_123_V : IN STD_LOGIC_VECTOR (3 downto 0);
    max_bin_count_124_V : IN STD_LOGIC_VECTOR (3 downto 0);
    max_bin_count_125_V : IN STD_LOGIC_VECTOR (3 downto 0);
    max_bin_count_126_V : IN STD_LOGIC_VECTOR (3 downto 0);
    max_bin_count_127_V : IN STD_LOGIC_VECTOR (3 downto 0);
    max_bin_r_0_V : IN STD_LOGIC_VECTOR (6 downto 0);
    max_bin_r_1_V : IN STD_LOGIC_VECTOR (6 downto 0);
    max_bin_r_2_V : IN STD_LOGIC_VECTOR (6 downto 0);
    max_bin_r_3_V : IN STD_LOGIC_VECTOR (6 downto 0);
    max_bin_r_4_V : IN STD_LOGIC_VECTOR (6 downto 0);
    max_bin_r_5_V : IN STD_LOGIC_VECTOR (6 downto 0);
    max_bin_r_6_V : IN STD_LOGIC_VECTOR (6 downto 0);
    max_bin_r_7_V : IN STD_LOGIC_VECTOR (6 downto 0);
    max_bin_r_8_V : IN STD_LOGIC_VECTOR (6 downto 0);
    max_bin_r_9_V : IN STD_LOGIC_VECTOR (6 downto 0);
    max_bin_r_10_V : IN STD_LOGIC_VECTOR (6 downto 0);
    max_bin_r_11_V : IN STD_LOGIC_VECTOR (6 downto 0);
    max_bin_r_12_V : IN STD_LOGIC_VECTOR (6 downto 0);
    max_bin_r_13_V : IN STD_LOGIC_VECTOR (6 downto 0);
    max_bin_r_14_V : IN STD_LOGIC_VECTOR (6 downto 0);
    max_bin_r_15_V : IN STD_LOGIC_VECTOR (6 downto 0);
    max_bin_r_16_V : IN STD_LOGIC_VECTOR (6 downto 0);
    max_bin_r_17_V : IN STD_LOGIC_VECTOR (6 downto 0);
    max_bin_r_18_V : IN STD_LOGIC_VECTOR (6 downto 0);
    max_bin_r_19_V : IN STD_LOGIC_VECTOR (6 downto 0);
    max_bin_r_20_V : IN STD_LOGIC_VECTOR (6 downto 0);
    max_bin_r_21_V : IN STD_LOGIC_VECTOR (6 downto 0);
    max_bin_r_22_V : IN STD_LOGIC_VECTOR (6 downto 0);
    max_bin_r_23_V : IN STD_LOGIC_VECTOR (6 downto 0);
    max_bin_r_24_V : IN STD_LOGIC_VECTOR (6 downto 0);
    max_bin_r_25_V : IN STD_LOGIC_VECTOR (6 downto 0);
    max_bin_r_26_V : IN STD_LOGIC_VECTOR (6 downto 0);
    max_bin_r_27_V : IN STD_LOGIC_VECTOR (6 downto 0);
    max_bin_r_28_V : IN STD_LOGIC_VECTOR (6 downto 0);
    max_bin_r_29_V : IN STD_LOGIC_VECTOR (6 downto 0);
    max_bin_r_30_V : IN STD_LOGIC_VECTOR (6 downto 0);
    max_bin_r_31_V : IN STD_LOGIC_VECTOR (6 downto 0);
    max_bin_r_32_V : IN STD_LOGIC_VECTOR (6 downto 0);
    max_bin_r_33_V : IN STD_LOGIC_VECTOR (6 downto 0);
    max_bin_r_34_V : IN STD_LOGIC_VECTOR (6 downto 0);
    max_bin_r_35_V : IN STD_LOGIC_VECTOR (6 downto 0);
    max_bin_r_36_V : IN STD_LOGIC_VECTOR (6 downto 0);
    max_bin_r_37_V : IN STD_LOGIC_VECTOR (6 downto 0);
    max_bin_r_38_V : IN STD_LOGIC_VECTOR (6 downto 0);
    max_bin_r_39_V : IN STD_LOGIC_VECTOR (6 downto 0);
    max_bin_r_40_V : IN STD_LOGIC_VECTOR (6 downto 0);
    max_bin_r_41_V : IN STD_LOGIC_VECTOR (6 downto 0);
    max_bin_r_42_V : IN STD_LOGIC_VECTOR (6 downto 0);
    max_bin_r_43_V : IN STD_LOGIC_VECTOR (6 downto 0);
    max_bin_r_44_V : IN STD_LOGIC_VECTOR (6 downto 0);
    max_bin_r_45_V : IN STD_LOGIC_VECTOR (6 downto 0);
    max_bin_r_46_V : IN STD_LOGIC_VECTOR (6 downto 0);
    max_bin_r_47_V : IN STD_LOGIC_VECTOR (6 downto 0);
    max_bin_r_48_V : IN STD_LOGIC_VECTOR (6 downto 0);
    max_bin_r_49_V : IN STD_LOGIC_VECTOR (6 downto 0);
    max_bin_r_50_V : IN STD_LOGIC_VECTOR (6 downto 0);
    max_bin_r_51_V : IN STD_LOGIC_VECTOR (6 downto 0);
    max_bin_r_52_V : IN STD_LOGIC_VECTOR (6 downto 0);
    max_bin_r_53_V : IN STD_LOGIC_VECTOR (6 downto 0);
    max_bin_r_54_V : IN STD_LOGIC_VECTOR (6 downto 0);
    max_bin_r_55_V : IN STD_LOGIC_VECTOR (6 downto 0);
    max_bin_r_56_V : IN STD_LOGIC_VECTOR (6 downto 0);
    max_bin_r_57_V : IN STD_LOGIC_VECTOR (6 downto 0);
    max_bin_r_58_V : IN STD_LOGIC_VECTOR (6 downto 0);
    max_bin_r_59_V : IN STD_LOGIC_VECTOR (6 downto 0);
    max_bin_r_60_V : IN STD_LOGIC_VECTOR (6 downto 0);
    max_bin_r_61_V : IN STD_LOGIC_VECTOR (6 downto 0);
    max_bin_r_62_V : IN STD_LOGIC_VECTOR (6 downto 0);
    max_bin_r_63_V : IN STD_LOGIC_VECTOR (6 downto 0);
    max_bin_r_64_V : IN STD_LOGIC_VECTOR (6 downto 0);
    max_bin_r_65_V : IN STD_LOGIC_VECTOR (6 downto 0);
    max_bin_r_66_V : IN STD_LOGIC_VECTOR (6 downto 0);
    max_bin_r_67_V : IN STD_LOGIC_VECTOR (6 downto 0);
    max_bin_r_68_V : IN STD_LOGIC_VECTOR (6 downto 0);
    max_bin_r_69_V : IN STD_LOGIC_VECTOR (6 downto 0);
    max_bin_r_70_V : IN STD_LOGIC_VECTOR (6 downto 0);
    max_bin_r_71_V : IN STD_LOGIC_VECTOR (6 downto 0);
    max_bin_r_72_V : IN STD_LOGIC_VECTOR (6 downto 0);
    max_bin_r_73_V : IN STD_LOGIC_VECTOR (6 downto 0);
    max_bin_r_74_V : IN STD_LOGIC_VECTOR (6 downto 0);
    max_bin_r_75_V : IN STD_LOGIC_VECTOR (6 downto 0);
    max_bin_r_76_V : IN STD_LOGIC_VECTOR (6 downto 0);
    max_bin_r_77_V : IN STD_LOGIC_VECTOR (6 downto 0);
    max_bin_r_78_V : IN STD_LOGIC_VECTOR (6 downto 0);
    max_bin_r_79_V : IN STD_LOGIC_VECTOR (6 downto 0);
    max_bin_r_80_V : IN STD_LOGIC_VECTOR (6 downto 0);
    max_bin_r_81_V : IN STD_LOGIC_VECTOR (6 downto 0);
    max_bin_r_82_V : IN STD_LOGIC_VECTOR (6 downto 0);
    max_bin_r_83_V : IN STD_LOGIC_VECTOR (6 downto 0);
    max_bin_r_84_V : IN STD_LOGIC_VECTOR (6 downto 0);
    max_bin_r_85_V : IN STD_LOGIC_VECTOR (6 downto 0);
    max_bin_r_86_V : IN STD_LOGIC_VECTOR (6 downto 0);
    max_bin_r_87_V : IN STD_LOGIC_VECTOR (6 downto 0);
    max_bin_r_88_V : IN STD_LOGIC_VECTOR (6 downto 0);
    max_bin_r_89_V : IN STD_LOGIC_VECTOR (6 downto 0);
    max_bin_r_90_V : IN STD_LOGIC_VECTOR (6 downto 0);
    max_bin_r_91_V : IN STD_LOGIC_VECTOR (6 downto 0);
    max_bin_r_92_V : IN STD_LOGIC_VECTOR (6 downto 0);
    max_bin_r_93_V : IN STD_LOGIC_VECTOR (6 downto 0);
    max_bin_r_94_V : IN STD_LOGIC_VECTOR (6 downto 0);
    max_bin_r_95_V : IN STD_LOGIC_VECTOR (6 downto 0);
    max_bin_r_96_V : IN STD_LOGIC_VECTOR (6 downto 0);
    max_bin_r_97_V : IN STD_LOGIC_VECTOR (6 downto 0);
    max_bin_r_98_V : IN STD_LOGIC_VECTOR (6 downto 0);
    max_bin_r_99_V : IN STD_LOGIC_VECTOR (6 downto 0);
    max_bin_r_100_V : IN STD_LOGIC_VECTOR (6 downto 0);
    max_bin_r_101_V : IN STD_LOGIC_VECTOR (6 downto 0);
    max_bin_r_102_V : IN STD_LOGIC_VECTOR (6 downto 0);
    max_bin_r_103_V : IN STD_LOGIC_VECTOR (6 downto 0);
    max_bin_r_104_V : IN STD_LOGIC_VECTOR (6 downto 0);
    max_bin_r_105_V : IN STD_LOGIC_VECTOR (6 downto 0);
    max_bin_r_106_V : IN STD_LOGIC_VECTOR (6 downto 0);
    max_bin_r_107_V : IN STD_LOGIC_VECTOR (6 downto 0);
    max_bin_r_108_V : IN STD_LOGIC_VECTOR (6 downto 0);
    max_bin_r_109_V : IN STD_LOGIC_VECTOR (6 downto 0);
    max_bin_r_110_V : IN STD_LOGIC_VECTOR (6 downto 0);
    max_bin_r_111_V : IN STD_LOGIC_VECTOR (6 downto 0);
    max_bin_r_112_V : IN STD_LOGIC_VECTOR (6 downto 0);
    max_bin_r_113_V : IN STD_LOGIC_VECTOR (6 downto 0);
    max_bin_r_114_V : IN STD_LOGIC_VECTOR (6 downto 0);
    max_bin_r_115_V : IN STD_LOGIC_VECTOR (6 downto 0);
    max_bin_r_116_V : IN STD_LOGIC_VECTOR (6 downto 0);
    max_bin_r_117_V : IN STD_LOGIC_VECTOR (6 downto 0);
    max_bin_r_118_V : IN STD_LOGIC_VECTOR (6 downto 0);
    max_bin_r_119_V : IN STD_LOGIC_VECTOR (6 downto 0);
    max_bin_r_120_V : IN STD_LOGIC_VECTOR (6 downto 0);
    max_bin_r_121_V : IN STD_LOGIC_VECTOR (6 downto 0);
    max_bin_r_122_V : IN STD_LOGIC_VECTOR (6 downto 0);
    max_bin_r_123_V : IN STD_LOGIC_VECTOR (6 downto 0);
    max_bin_r_124_V : IN STD_LOGIC_VECTOR (6 downto 0);
    max_bin_r_125_V : IN STD_LOGIC_VECTOR (6 downto 0);
    max_bin_r_126_V : IN STD_LOGIC_VECTOR (6 downto 0);
    max_bin_r_127_V : IN STD_LOGIC_VECTOR (6 downto 0);
    hls_LT_theta_global_V : OUT STD_LOGIC_VECTOR (17 downto 0);
    hls_LT_theta_global_V_ap_vld : OUT STD_LOGIC;
    hls_LT_r_global_V : OUT STD_LOGIC_VECTOR (21 downto 0);
    hls_LT_r_global_V_ap_vld : OUT STD_LOGIC;
    hls_LT_theta_V : OUT STD_LOGIC_VECTOR (17 downto 0);
    hls_LT_theta_V_ap_vld : OUT STD_LOGIC;
    hls_LT_r_V : OUT STD_LOGIC_VECTOR (21 downto 0);
    hls_LT_r_V_ap_vld : OUT STD_LOGIC;
    res_max_bin_count_V : OUT STD_LOGIC_VECTOR (3 downto 0);
    res_max_bin_count_V_ap_vld : OUT STD_LOGIC;
    res_max_bin_theta_V : OUT STD_LOGIC_VECTOR (6 downto 0);
    res_max_bin_theta_V_ap_vld : OUT STD_LOGIC;
    res_max_bin_r_V : OUT STD_LOGIC_VECTOR (6 downto 0);
    res_max_bin_r_V_ap_vld : OUT STD_LOGIC );
end;


architecture behav of find_max_bin is 
    attribute CORE_GENERATION_INFO : STRING;
    attribute CORE_GENERATION_INFO of behav : architecture is
    "find_max_bin,hls_ip_2019_2_1,{HLS_INPUT_TYPE=cxx,HLS_INPUT_FLOAT=0,HLS_INPUT_FIXED=1,HLS_INPUT_PART=xcku15p-ffva1760-2-e,HLS_INPUT_CLOCK=3.125000,HLS_INPUT_ARCH=pipeline,HLS_SYN_CLOCK=2.727000,HLS_SYN_LAT=3,HLS_SYN_TPT=1,HLS_SYN_MEM=0,HLS_SYN_DSP=0,HLS_SYN_FF=734,HLS_SYN_LUT=3566,HLS_VERSION=2019_2_1}";
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant ap_const_logic_0 : STD_LOGIC := '0';
    constant ap_ST_fsm_pp0_stage0 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_const_lv32_0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    constant ap_const_boolean_1 : BOOLEAN := true;
    constant ap_const_boolean_0 : BOOLEAN := false;
    constant ap_const_lv7_0 : STD_LOGIC_VECTOR (6 downto 0) := "0000000";
    constant ap_const_lv7_40 : STD_LOGIC_VECTOR (6 downto 0) := "1000000";
    constant ap_const_lv7_1 : STD_LOGIC_VECTOR (6 downto 0) := "0000001";
    constant ap_const_lv7_41 : STD_LOGIC_VECTOR (6 downto 0) := "1000001";
    constant ap_const_lv7_2 : STD_LOGIC_VECTOR (6 downto 0) := "0000010";
    constant ap_const_lv7_42 : STD_LOGIC_VECTOR (6 downto 0) := "1000010";
    constant ap_const_lv7_3 : STD_LOGIC_VECTOR (6 downto 0) := "0000011";
    constant ap_const_lv7_43 : STD_LOGIC_VECTOR (6 downto 0) := "1000011";
    constant ap_const_lv7_4 : STD_LOGIC_VECTOR (6 downto 0) := "0000100";
    constant ap_const_lv7_44 : STD_LOGIC_VECTOR (6 downto 0) := "1000100";
    constant ap_const_lv7_5 : STD_LOGIC_VECTOR (6 downto 0) := "0000101";
    constant ap_const_lv7_45 : STD_LOGIC_VECTOR (6 downto 0) := "1000101";
    constant ap_const_lv7_6 : STD_LOGIC_VECTOR (6 downto 0) := "0000110";
    constant ap_const_lv7_46 : STD_LOGIC_VECTOR (6 downto 0) := "1000110";
    constant ap_const_lv7_7 : STD_LOGIC_VECTOR (6 downto 0) := "0000111";
    constant ap_const_lv7_47 : STD_LOGIC_VECTOR (6 downto 0) := "1000111";
    constant ap_const_lv7_8 : STD_LOGIC_VECTOR (6 downto 0) := "0001000";
    constant ap_const_lv7_48 : STD_LOGIC_VECTOR (6 downto 0) := "1001000";
    constant ap_const_lv7_9 : STD_LOGIC_VECTOR (6 downto 0) := "0001001";
    constant ap_const_lv7_49 : STD_LOGIC_VECTOR (6 downto 0) := "1001001";
    constant ap_const_lv7_A : STD_LOGIC_VECTOR (6 downto 0) := "0001010";
    constant ap_const_lv7_4A : STD_LOGIC_VECTOR (6 downto 0) := "1001010";
    constant ap_const_lv7_B : STD_LOGIC_VECTOR (6 downto 0) := "0001011";
    constant ap_const_lv7_4B : STD_LOGIC_VECTOR (6 downto 0) := "1001011";
    constant ap_const_lv7_C : STD_LOGIC_VECTOR (6 downto 0) := "0001100";
    constant ap_const_lv7_4C : STD_LOGIC_VECTOR (6 downto 0) := "1001100";
    constant ap_const_lv7_D : STD_LOGIC_VECTOR (6 downto 0) := "0001101";
    constant ap_const_lv7_4D : STD_LOGIC_VECTOR (6 downto 0) := "1001101";
    constant ap_const_lv7_E : STD_LOGIC_VECTOR (6 downto 0) := "0001110";
    constant ap_const_lv7_4E : STD_LOGIC_VECTOR (6 downto 0) := "1001110";
    constant ap_const_lv7_F : STD_LOGIC_VECTOR (6 downto 0) := "0001111";
    constant ap_const_lv7_4F : STD_LOGIC_VECTOR (6 downto 0) := "1001111";
    constant ap_const_lv7_10 : STD_LOGIC_VECTOR (6 downto 0) := "0010000";
    constant ap_const_lv7_50 : STD_LOGIC_VECTOR (6 downto 0) := "1010000";
    constant ap_const_lv7_11 : STD_LOGIC_VECTOR (6 downto 0) := "0010001";
    constant ap_const_lv7_51 : STD_LOGIC_VECTOR (6 downto 0) := "1010001";
    constant ap_const_lv7_12 : STD_LOGIC_VECTOR (6 downto 0) := "0010010";
    constant ap_const_lv7_52 : STD_LOGIC_VECTOR (6 downto 0) := "1010010";
    constant ap_const_lv7_13 : STD_LOGIC_VECTOR (6 downto 0) := "0010011";
    constant ap_const_lv7_53 : STD_LOGIC_VECTOR (6 downto 0) := "1010011";
    constant ap_const_lv7_14 : STD_LOGIC_VECTOR (6 downto 0) := "0010100";
    constant ap_const_lv7_54 : STD_LOGIC_VECTOR (6 downto 0) := "1010100";
    constant ap_const_lv7_15 : STD_LOGIC_VECTOR (6 downto 0) := "0010101";
    constant ap_const_lv7_55 : STD_LOGIC_VECTOR (6 downto 0) := "1010101";
    constant ap_const_lv7_16 : STD_LOGIC_VECTOR (6 downto 0) := "0010110";
    constant ap_const_lv7_56 : STD_LOGIC_VECTOR (6 downto 0) := "1010110";
    constant ap_const_lv7_17 : STD_LOGIC_VECTOR (6 downto 0) := "0010111";
    constant ap_const_lv7_57 : STD_LOGIC_VECTOR (6 downto 0) := "1010111";
    constant ap_const_lv7_18 : STD_LOGIC_VECTOR (6 downto 0) := "0011000";
    constant ap_const_lv7_58 : STD_LOGIC_VECTOR (6 downto 0) := "1011000";
    constant ap_const_lv7_19 : STD_LOGIC_VECTOR (6 downto 0) := "0011001";
    constant ap_const_lv7_59 : STD_LOGIC_VECTOR (6 downto 0) := "1011001";
    constant ap_const_lv7_1A : STD_LOGIC_VECTOR (6 downto 0) := "0011010";
    constant ap_const_lv7_5A : STD_LOGIC_VECTOR (6 downto 0) := "1011010";
    constant ap_const_lv7_1B : STD_LOGIC_VECTOR (6 downto 0) := "0011011";
    constant ap_const_lv7_5B : STD_LOGIC_VECTOR (6 downto 0) := "1011011";
    constant ap_const_lv7_1C : STD_LOGIC_VECTOR (6 downto 0) := "0011100";
    constant ap_const_lv7_5C : STD_LOGIC_VECTOR (6 downto 0) := "1011100";
    constant ap_const_lv7_1D : STD_LOGIC_VECTOR (6 downto 0) := "0011101";
    constant ap_const_lv7_5D : STD_LOGIC_VECTOR (6 downto 0) := "1011101";
    constant ap_const_lv7_1E : STD_LOGIC_VECTOR (6 downto 0) := "0011110";
    constant ap_const_lv7_5E : STD_LOGIC_VECTOR (6 downto 0) := "1011110";
    constant ap_const_lv7_1F : STD_LOGIC_VECTOR (6 downto 0) := "0011111";
    constant ap_const_lv7_5F : STD_LOGIC_VECTOR (6 downto 0) := "1011111";
    constant ap_const_lv7_20 : STD_LOGIC_VECTOR (6 downto 0) := "0100000";
    constant ap_const_lv7_60 : STD_LOGIC_VECTOR (6 downto 0) := "1100000";
    constant ap_const_lv7_21 : STD_LOGIC_VECTOR (6 downto 0) := "0100001";
    constant ap_const_lv7_61 : STD_LOGIC_VECTOR (6 downto 0) := "1100001";
    constant ap_const_lv7_22 : STD_LOGIC_VECTOR (6 downto 0) := "0100010";
    constant ap_const_lv7_62 : STD_LOGIC_VECTOR (6 downto 0) := "1100010";
    constant ap_const_lv7_23 : STD_LOGIC_VECTOR (6 downto 0) := "0100011";
    constant ap_const_lv7_63 : STD_LOGIC_VECTOR (6 downto 0) := "1100011";
    constant ap_const_lv7_24 : STD_LOGIC_VECTOR (6 downto 0) := "0100100";
    constant ap_const_lv7_64 : STD_LOGIC_VECTOR (6 downto 0) := "1100100";
    constant ap_const_lv7_25 : STD_LOGIC_VECTOR (6 downto 0) := "0100101";
    constant ap_const_lv7_65 : STD_LOGIC_VECTOR (6 downto 0) := "1100101";
    constant ap_const_lv7_26 : STD_LOGIC_VECTOR (6 downto 0) := "0100110";
    constant ap_const_lv7_66 : STD_LOGIC_VECTOR (6 downto 0) := "1100110";
    constant ap_const_lv7_27 : STD_LOGIC_VECTOR (6 downto 0) := "0100111";
    constant ap_const_lv7_67 : STD_LOGIC_VECTOR (6 downto 0) := "1100111";
    constant ap_const_lv7_28 : STD_LOGIC_VECTOR (6 downto 0) := "0101000";
    constant ap_const_lv7_68 : STD_LOGIC_VECTOR (6 downto 0) := "1101000";
    constant ap_const_lv7_29 : STD_LOGIC_VECTOR (6 downto 0) := "0101001";
    constant ap_const_lv7_69 : STD_LOGIC_VECTOR (6 downto 0) := "1101001";
    constant ap_const_lv7_2A : STD_LOGIC_VECTOR (6 downto 0) := "0101010";
    constant ap_const_lv7_6A : STD_LOGIC_VECTOR (6 downto 0) := "1101010";
    constant ap_const_lv7_2B : STD_LOGIC_VECTOR (6 downto 0) := "0101011";
    constant ap_const_lv7_6B : STD_LOGIC_VECTOR (6 downto 0) := "1101011";
    constant ap_const_lv7_2C : STD_LOGIC_VECTOR (6 downto 0) := "0101100";
    constant ap_const_lv7_6C : STD_LOGIC_VECTOR (6 downto 0) := "1101100";
    constant ap_const_lv7_2D : STD_LOGIC_VECTOR (6 downto 0) := "0101101";
    constant ap_const_lv7_6D : STD_LOGIC_VECTOR (6 downto 0) := "1101101";
    constant ap_const_lv7_2E : STD_LOGIC_VECTOR (6 downto 0) := "0101110";
    constant ap_const_lv7_6E : STD_LOGIC_VECTOR (6 downto 0) := "1101110";
    constant ap_const_lv7_2F : STD_LOGIC_VECTOR (6 downto 0) := "0101111";
    constant ap_const_lv7_6F : STD_LOGIC_VECTOR (6 downto 0) := "1101111";
    constant ap_const_lv7_30 : STD_LOGIC_VECTOR (6 downto 0) := "0110000";
    constant ap_const_lv7_70 : STD_LOGIC_VECTOR (6 downto 0) := "1110000";
    constant ap_const_lv7_31 : STD_LOGIC_VECTOR (6 downto 0) := "0110001";
    constant ap_const_lv7_71 : STD_LOGIC_VECTOR (6 downto 0) := "1110001";
    constant ap_const_lv7_32 : STD_LOGIC_VECTOR (6 downto 0) := "0110010";
    constant ap_const_lv7_72 : STD_LOGIC_VECTOR (6 downto 0) := "1110010";
    constant ap_const_lv7_33 : STD_LOGIC_VECTOR (6 downto 0) := "0110011";
    constant ap_const_lv7_73 : STD_LOGIC_VECTOR (6 downto 0) := "1110011";
    constant ap_const_lv7_34 : STD_LOGIC_VECTOR (6 downto 0) := "0110100";
    constant ap_const_lv7_74 : STD_LOGIC_VECTOR (6 downto 0) := "1110100";
    constant ap_const_lv7_35 : STD_LOGIC_VECTOR (6 downto 0) := "0110101";
    constant ap_const_lv7_75 : STD_LOGIC_VECTOR (6 downto 0) := "1110101";
    constant ap_const_lv7_36 : STD_LOGIC_VECTOR (6 downto 0) := "0110110";
    constant ap_const_lv7_76 : STD_LOGIC_VECTOR (6 downto 0) := "1110110";
    constant ap_const_lv7_37 : STD_LOGIC_VECTOR (6 downto 0) := "0110111";
    constant ap_const_lv7_77 : STD_LOGIC_VECTOR (6 downto 0) := "1110111";
    constant ap_const_lv7_38 : STD_LOGIC_VECTOR (6 downto 0) := "0111000";
    constant ap_const_lv7_78 : STD_LOGIC_VECTOR (6 downto 0) := "1111000";
    constant ap_const_lv7_39 : STD_LOGIC_VECTOR (6 downto 0) := "0111001";
    constant ap_const_lv7_79 : STD_LOGIC_VECTOR (6 downto 0) := "1111001";
    constant ap_const_lv7_3A : STD_LOGIC_VECTOR (6 downto 0) := "0111010";
    constant ap_const_lv7_7A : STD_LOGIC_VECTOR (6 downto 0) := "1111010";
    constant ap_const_lv7_3B : STD_LOGIC_VECTOR (6 downto 0) := "0111011";
    constant ap_const_lv7_7B : STD_LOGIC_VECTOR (6 downto 0) := "1111011";
    constant ap_const_lv7_3C : STD_LOGIC_VECTOR (6 downto 0) := "0111100";
    constant ap_const_lv7_7C : STD_LOGIC_VECTOR (6 downto 0) := "1111100";
    constant ap_const_lv7_3D : STD_LOGIC_VECTOR (6 downto 0) := "0111101";
    constant ap_const_lv7_7D : STD_LOGIC_VECTOR (6 downto 0) := "1111101";
    constant ap_const_lv7_3E : STD_LOGIC_VECTOR (6 downto 0) := "0111110";
    constant ap_const_lv7_7E : STD_LOGIC_VECTOR (6 downto 0) := "1111110";
    constant ap_const_lv7_3F : STD_LOGIC_VECTOR (6 downto 0) := "0111111";
    constant ap_const_lv7_7F : STD_LOGIC_VECTOR (6 downto 0) := "1111111";
    constant ap_const_lv4_0 : STD_LOGIC_VECTOR (3 downto 0) := "0000";
    constant ap_const_lv11_7 : STD_LOGIC_VECTOR (10 downto 0) := "00000000111";
    constant ap_const_lv5_0 : STD_LOGIC_VECTOR (4 downto 0) := "00000";
    constant ap_const_lv12_10 : STD_LOGIC_VECTOR (11 downto 0) := "000000010000";
    constant ap_const_lv15_4459 : STD_LOGIC_VECTOR (14 downto 0) := "100010001011001";

    signal ap_CS_fsm : STD_LOGIC_VECTOR (0 downto 0) := "1";
    attribute fsm_encoding : string;
    attribute fsm_encoding of ap_CS_fsm : signal is "none";
    signal ap_CS_fsm_pp0_stage0 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage0 : signal is "none";
    signal ap_enable_reg_pp0_iter0 : STD_LOGIC;
    signal ap_enable_reg_pp0_iter1 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter2 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter3 : STD_LOGIC := '0';
    signal ap_idle_pp0 : STD_LOGIC;
    signal ap_block_state1_pp0_stage0_iter0 : BOOLEAN;
    signal ap_block_state2_pp0_stage0_iter1 : BOOLEAN;
    signal ap_block_state3_pp0_stage0_iter2 : BOOLEAN;
    signal ap_block_state4_pp0_stage0_iter3 : BOOLEAN;
    signal ap_block_pp0_stage0_11001 : BOOLEAN;
    signal roi_seed_r_V_read_reg_6216 : STD_LOGIC_VECTOR (21 downto 0);
    signal roi_seed_r_V_read_reg_6216_pp0_iter1_reg : STD_LOGIC_VECTOR (21 downto 0);
    signal roi_seed_r_V_read_reg_6216_pp0_iter2_reg : STD_LOGIC_VECTOR (21 downto 0);
    signal slcvec_angle_polar_o_reg_6221 : STD_LOGIC_VECTOR (17 downto 0);
    signal slcvec_angle_polar_o_reg_6221_pp0_iter1_reg : STD_LOGIC_VECTOR (17 downto 0);
    signal slcvec_angle_polar_o_reg_6221_pp0_iter2_reg : STD_LOGIC_VECTOR (17 downto 0);
    signal icmp_ln895_fu_2568_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln895_reg_6226 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln895_1_fu_2574_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln895_1_reg_6231 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln895_2_fu_2580_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln895_2_reg_6236 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln895_3_fu_2586_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln895_3_reg_6241 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln895_4_fu_2592_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln895_4_reg_6246 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln895_6_fu_2598_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln895_6_reg_6251 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln895_15_fu_2604_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln895_15_reg_6256 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln895_7_fu_2610_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln895_7_reg_6261 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln895_8_fu_2616_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln895_8_reg_6266 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln895_9_fu_2622_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln895_9_reg_6271 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln895_10_fu_2628_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln895_10_reg_6276 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln895_11_fu_2634_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln895_11_reg_6281 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln895_12_fu_2640_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln895_12_reg_6286 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln895_13_fu_2646_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln895_13_reg_6291 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln895_14_fu_2652_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln895_14_reg_6296 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln895_27_fu_2658_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln895_27_reg_6301 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln895_16_fu_2664_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln895_16_reg_6306 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln895_17_fu_2670_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln895_17_reg_6311 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln895_18_fu_2676_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln895_18_reg_6316 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln895_19_fu_2682_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln895_19_reg_6321 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln895_20_fu_2688_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln895_20_reg_6326 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln895_21_fu_2694_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln895_21_reg_6331 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln895_22_fu_2700_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln895_22_reg_6336 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln895_23_fu_2706_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln895_23_reg_6341 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln895_24_fu_2712_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln895_24_reg_6346 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln895_25_fu_2718_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln895_25_reg_6351 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln895_26_fu_2724_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln895_26_reg_6356 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln895_39_fu_2730_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln895_39_reg_6361 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln895_28_fu_2736_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln895_28_reg_6366 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln895_29_fu_2742_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln895_29_reg_6371 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln895_30_fu_2748_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln895_30_reg_6376 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln895_31_fu_2754_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln895_31_reg_6381 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln895_32_fu_2760_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln895_32_reg_6386 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln895_33_fu_2766_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln895_33_reg_6391 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln895_34_fu_2772_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln895_34_reg_6396 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln895_35_fu_2778_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln895_35_reg_6401 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln895_36_fu_2784_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln895_36_reg_6406 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln895_37_fu_2790_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln895_37_reg_6411 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln895_38_fu_2796_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln895_38_reg_6416 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln895_64_fu_2802_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln895_64_reg_6421 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln895_40_fu_2808_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln895_40_reg_6426 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln895_41_fu_2814_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln895_41_reg_6431 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln895_42_fu_2820_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln895_42_reg_6436 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln895_43_fu_2826_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln895_43_reg_6441 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln895_44_fu_2832_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln895_44_reg_6446 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln895_45_fu_2838_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln895_45_reg_6451 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln895_46_fu_2844_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln895_46_reg_6456 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln895_47_fu_2850_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln895_47_reg_6461 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln895_48_fu_2856_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln895_48_reg_6466 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln895_49_fu_2862_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln895_49_reg_6471 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln895_50_fu_2868_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln895_50_reg_6476 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln895_51_fu_2874_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln895_51_reg_6481 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln895_52_fu_2880_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln895_52_reg_6486 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln895_53_fu_2886_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln895_53_reg_6491 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln895_54_fu_2892_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln895_54_reg_6496 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln895_55_fu_2898_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln895_55_reg_6501 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln895_56_fu_2904_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln895_56_reg_6506 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln895_57_fu_2910_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln895_57_reg_6511 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln895_58_fu_2916_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln895_58_reg_6516 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln895_59_fu_2922_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln895_59_reg_6521 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln895_60_fu_2928_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln895_60_reg_6526 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln895_61_fu_2934_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln895_61_reg_6531 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln895_62_fu_2940_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln895_62_reg_6536 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln895_63_fu_2946_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln895_63_reg_6541 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln895_65_fu_2952_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln895_65_reg_6546 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln303_1_fu_4292_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal select_ln303_1_reg_6551 : STD_LOGIC_VECTOR (6 downto 0);
    signal select_ln303_2_fu_4300_p3 : STD_LOGIC_VECTOR (3 downto 0);
    signal select_ln303_2_reg_6556 : STD_LOGIC_VECTOR (3 downto 0);
    signal icmp_ln895_66_fu_2956_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln895_66_reg_6561 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln303_4_fu_4309_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal select_ln303_4_reg_6566 : STD_LOGIC_VECTOR (6 downto 0);
    signal select_ln303_5_fu_4317_p3 : STD_LOGIC_VECTOR (3 downto 0);
    signal select_ln303_5_reg_6571 : STD_LOGIC_VECTOR (3 downto 0);
    signal icmp_ln895_67_fu_2960_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln895_67_reg_6576 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln303_7_fu_4326_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal select_ln303_7_reg_6581 : STD_LOGIC_VECTOR (6 downto 0);
    signal select_ln303_8_fu_4334_p3 : STD_LOGIC_VECTOR (3 downto 0);
    signal select_ln303_8_reg_6586 : STD_LOGIC_VECTOR (3 downto 0);
    signal icmp_ln895_68_fu_2964_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln895_68_reg_6591 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln303_10_fu_4343_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal select_ln303_10_reg_6596 : STD_LOGIC_VECTOR (6 downto 0);
    signal select_ln303_11_fu_4351_p3 : STD_LOGIC_VECTOR (3 downto 0);
    signal select_ln303_11_reg_6601 : STD_LOGIC_VECTOR (3 downto 0);
    signal icmp_ln895_69_fu_2968_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln895_69_reg_6606 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln303_13_fu_4360_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal select_ln303_13_reg_6611 : STD_LOGIC_VECTOR (6 downto 0);
    signal select_ln303_14_fu_4368_p3 : STD_LOGIC_VECTOR (3 downto 0);
    signal select_ln303_14_reg_6616 : STD_LOGIC_VECTOR (3 downto 0);
    signal icmp_ln895_70_fu_2972_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln895_70_reg_6621 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln303_16_fu_4377_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal select_ln303_16_reg_6626 : STD_LOGIC_VECTOR (6 downto 0);
    signal select_ln303_17_fu_4385_p3 : STD_LOGIC_VECTOR (3 downto 0);
    signal select_ln303_17_reg_6631 : STD_LOGIC_VECTOR (3 downto 0);
    signal icmp_ln895_71_fu_2976_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln895_71_reg_6636 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln303_19_fu_4394_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal select_ln303_19_reg_6641 : STD_LOGIC_VECTOR (6 downto 0);
    signal select_ln303_20_fu_4402_p3 : STD_LOGIC_VECTOR (3 downto 0);
    signal select_ln303_20_reg_6646 : STD_LOGIC_VECTOR (3 downto 0);
    signal icmp_ln895_72_fu_2980_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln895_72_reg_6651 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln303_22_fu_4411_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal select_ln303_22_reg_6656 : STD_LOGIC_VECTOR (6 downto 0);
    signal select_ln303_23_fu_4419_p3 : STD_LOGIC_VECTOR (3 downto 0);
    signal select_ln303_23_reg_6661 : STD_LOGIC_VECTOR (3 downto 0);
    signal icmp_ln895_73_fu_2984_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln895_73_reg_6666 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln303_25_fu_4428_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal select_ln303_25_reg_6671 : STD_LOGIC_VECTOR (6 downto 0);
    signal select_ln303_26_fu_4436_p3 : STD_LOGIC_VECTOR (3 downto 0);
    signal select_ln303_26_reg_6676 : STD_LOGIC_VECTOR (3 downto 0);
    signal icmp_ln895_74_fu_2988_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln895_74_reg_6681 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln303_28_fu_4445_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal select_ln303_28_reg_6686 : STD_LOGIC_VECTOR (6 downto 0);
    signal select_ln303_29_fu_4453_p3 : STD_LOGIC_VECTOR (3 downto 0);
    signal select_ln303_29_reg_6691 : STD_LOGIC_VECTOR (3 downto 0);
    signal icmp_ln895_75_fu_2992_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln895_75_reg_6696 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln303_31_fu_4462_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal select_ln303_31_reg_6701 : STD_LOGIC_VECTOR (6 downto 0);
    signal select_ln303_32_fu_4470_p3 : STD_LOGIC_VECTOR (3 downto 0);
    signal select_ln303_32_reg_6706 : STD_LOGIC_VECTOR (3 downto 0);
    signal icmp_ln895_76_fu_2996_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln895_76_reg_6711 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln303_34_fu_4479_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal select_ln303_34_reg_6716 : STD_LOGIC_VECTOR (6 downto 0);
    signal select_ln303_35_fu_4487_p3 : STD_LOGIC_VECTOR (3 downto 0);
    signal select_ln303_35_reg_6721 : STD_LOGIC_VECTOR (3 downto 0);
    signal icmp_ln895_77_fu_3000_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln895_77_reg_6726 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln303_37_fu_4496_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal select_ln303_37_reg_6731 : STD_LOGIC_VECTOR (6 downto 0);
    signal select_ln303_38_fu_4504_p3 : STD_LOGIC_VECTOR (3 downto 0);
    signal select_ln303_38_reg_6736 : STD_LOGIC_VECTOR (3 downto 0);
    signal icmp_ln895_78_fu_3004_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln895_78_reg_6741 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln303_40_fu_4513_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal select_ln303_40_reg_6746 : STD_LOGIC_VECTOR (6 downto 0);
    signal select_ln303_41_fu_4521_p3 : STD_LOGIC_VECTOR (3 downto 0);
    signal select_ln303_41_reg_6751 : STD_LOGIC_VECTOR (3 downto 0);
    signal icmp_ln895_79_fu_3008_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln895_79_reg_6756 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln303_43_fu_4530_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal select_ln303_43_reg_6761 : STD_LOGIC_VECTOR (6 downto 0);
    signal select_ln303_44_fu_4538_p3 : STD_LOGIC_VECTOR (3 downto 0);
    signal select_ln303_44_reg_6766 : STD_LOGIC_VECTOR (3 downto 0);
    signal icmp_ln895_80_fu_3012_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln895_80_reg_6771 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln303_46_fu_4547_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal select_ln303_46_reg_6776 : STD_LOGIC_VECTOR (6 downto 0);
    signal select_ln303_47_fu_4555_p3 : STD_LOGIC_VECTOR (3 downto 0);
    signal select_ln303_47_reg_6781 : STD_LOGIC_VECTOR (3 downto 0);
    signal icmp_ln895_81_fu_3016_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln895_81_reg_6786 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln303_49_fu_4564_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal select_ln303_49_reg_6791 : STD_LOGIC_VECTOR (6 downto 0);
    signal select_ln303_50_fu_4572_p3 : STD_LOGIC_VECTOR (3 downto 0);
    signal select_ln303_50_reg_6796 : STD_LOGIC_VECTOR (3 downto 0);
    signal icmp_ln895_82_fu_3020_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln895_82_reg_6801 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln303_52_fu_4581_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal select_ln303_52_reg_6806 : STD_LOGIC_VECTOR (6 downto 0);
    signal select_ln303_53_fu_4589_p3 : STD_LOGIC_VECTOR (3 downto 0);
    signal select_ln303_53_reg_6811 : STD_LOGIC_VECTOR (3 downto 0);
    signal icmp_ln895_83_fu_3024_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln895_83_reg_6816 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln303_55_fu_4598_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal select_ln303_55_reg_6821 : STD_LOGIC_VECTOR (6 downto 0);
    signal select_ln303_56_fu_4606_p3 : STD_LOGIC_VECTOR (3 downto 0);
    signal select_ln303_56_reg_6826 : STD_LOGIC_VECTOR (3 downto 0);
    signal icmp_ln895_84_fu_3028_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln895_84_reg_6831 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln303_58_fu_4615_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal select_ln303_58_reg_6836 : STD_LOGIC_VECTOR (6 downto 0);
    signal select_ln303_59_fu_4623_p3 : STD_LOGIC_VECTOR (3 downto 0);
    signal select_ln303_59_reg_6841 : STD_LOGIC_VECTOR (3 downto 0);
    signal icmp_ln895_85_fu_3032_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln895_85_reg_6846 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln303_61_fu_4632_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal select_ln303_61_reg_6851 : STD_LOGIC_VECTOR (6 downto 0);
    signal select_ln303_62_fu_4640_p3 : STD_LOGIC_VECTOR (3 downto 0);
    signal select_ln303_62_reg_6856 : STD_LOGIC_VECTOR (3 downto 0);
    signal icmp_ln895_86_fu_3036_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln895_86_reg_6861 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln303_64_fu_4649_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal select_ln303_64_reg_6866 : STD_LOGIC_VECTOR (6 downto 0);
    signal select_ln303_65_fu_4657_p3 : STD_LOGIC_VECTOR (3 downto 0);
    signal select_ln303_65_reg_6871 : STD_LOGIC_VECTOR (3 downto 0);
    signal icmp_ln895_87_fu_3040_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln895_87_reg_6876 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln303_67_fu_4666_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal select_ln303_67_reg_6881 : STD_LOGIC_VECTOR (6 downto 0);
    signal select_ln303_68_fu_4674_p3 : STD_LOGIC_VECTOR (3 downto 0);
    signal select_ln303_68_reg_6886 : STD_LOGIC_VECTOR (3 downto 0);
    signal icmp_ln895_88_fu_3044_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln895_88_reg_6891 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln303_70_fu_4683_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal select_ln303_70_reg_6896 : STD_LOGIC_VECTOR (6 downto 0);
    signal select_ln303_71_fu_4691_p3 : STD_LOGIC_VECTOR (3 downto 0);
    signal select_ln303_71_reg_6901 : STD_LOGIC_VECTOR (3 downto 0);
    signal icmp_ln895_89_fu_3048_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln895_89_reg_6906 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln303_73_fu_4700_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal select_ln303_73_reg_6911 : STD_LOGIC_VECTOR (6 downto 0);
    signal select_ln303_74_fu_4708_p3 : STD_LOGIC_VECTOR (3 downto 0);
    signal select_ln303_74_reg_6916 : STD_LOGIC_VECTOR (3 downto 0);
    signal icmp_ln895_90_fu_3052_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln895_90_reg_6921 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln303_76_fu_4717_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal select_ln303_76_reg_6926 : STD_LOGIC_VECTOR (6 downto 0);
    signal select_ln303_77_fu_4725_p3 : STD_LOGIC_VECTOR (3 downto 0);
    signal select_ln303_77_reg_6931 : STD_LOGIC_VECTOR (3 downto 0);
    signal icmp_ln895_91_fu_3056_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln895_91_reg_6936 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln303_79_fu_4734_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal select_ln303_79_reg_6941 : STD_LOGIC_VECTOR (6 downto 0);
    signal select_ln303_80_fu_4742_p3 : STD_LOGIC_VECTOR (3 downto 0);
    signal select_ln303_80_reg_6946 : STD_LOGIC_VECTOR (3 downto 0);
    signal icmp_ln895_92_fu_3060_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln895_92_reg_6951 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln303_82_fu_4751_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal select_ln303_82_reg_6956 : STD_LOGIC_VECTOR (6 downto 0);
    signal select_ln303_83_fu_4759_p3 : STD_LOGIC_VECTOR (3 downto 0);
    signal select_ln303_83_reg_6961 : STD_LOGIC_VECTOR (3 downto 0);
    signal icmp_ln895_93_fu_3064_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln895_93_reg_6966 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln303_85_fu_4768_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal select_ln303_85_reg_6971 : STD_LOGIC_VECTOR (6 downto 0);
    signal select_ln303_86_fu_4776_p3 : STD_LOGIC_VECTOR (3 downto 0);
    signal select_ln303_86_reg_6976 : STD_LOGIC_VECTOR (3 downto 0);
    signal icmp_ln895_94_fu_3068_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln895_94_reg_6981 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln303_88_fu_4785_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal select_ln303_88_reg_6986 : STD_LOGIC_VECTOR (6 downto 0);
    signal select_ln303_89_fu_4793_p3 : STD_LOGIC_VECTOR (3 downto 0);
    signal select_ln303_89_reg_6991 : STD_LOGIC_VECTOR (3 downto 0);
    signal icmp_ln895_95_fu_3072_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln895_95_reg_6996 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln303_91_fu_4802_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal select_ln303_91_reg_7001 : STD_LOGIC_VECTOR (6 downto 0);
    signal select_ln303_92_fu_4810_p3 : STD_LOGIC_VECTOR (3 downto 0);
    signal select_ln303_92_reg_7006 : STD_LOGIC_VECTOR (3 downto 0);
    signal icmp_ln895_96_fu_3076_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln895_96_reg_7011 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln303_94_fu_4819_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal select_ln303_94_reg_7016 : STD_LOGIC_VECTOR (6 downto 0);
    signal select_ln303_95_fu_4827_p3 : STD_LOGIC_VECTOR (3 downto 0);
    signal select_ln303_95_reg_7021 : STD_LOGIC_VECTOR (3 downto 0);
    signal icmp_ln895_97_fu_3080_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln895_97_reg_7026 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln895_98_fu_3084_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln895_98_reg_7033 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln895_99_fu_3088_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln895_99_reg_7040 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln895_100_fu_3092_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln895_100_reg_7047 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln895_101_fu_3096_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln895_101_reg_7054 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln895_102_fu_3100_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln895_102_reg_7061 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln895_103_fu_3104_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln895_103_reg_7068 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln895_104_fu_3108_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln895_104_reg_7075 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln895_105_fu_3112_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln895_105_reg_7082 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln895_106_fu_3116_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln895_106_reg_7089 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln895_107_fu_3120_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln895_107_reg_7096 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln895_108_fu_3124_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln895_108_reg_7103 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln895_109_fu_3128_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln895_109_reg_7110 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln895_110_fu_3132_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln895_110_reg_7117 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln895_111_fu_3136_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln895_111_reg_7124 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln895_112_fu_3140_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln895_112_reg_7131 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln333_1_fu_5804_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal select_ln333_1_reg_7138 : STD_LOGIC_VECTOR (6 downto 0);
    signal select_ln333_4_fu_5829_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal select_ln333_4_reg_7143 : STD_LOGIC_VECTOR (6 downto 0);
    signal select_ln333_13_fu_5904_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal select_ln333_13_reg_7148 : STD_LOGIC_VECTOR (6 downto 0);
    signal select_ln333_16_fu_5929_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal select_ln333_16_reg_7153 : STD_LOGIC_VECTOR (6 downto 0);
    signal icmp_ln895_121_fu_3176_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln895_121_reg_7158 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln348_fu_5996_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal select_ln348_reg_7163 : STD_LOGIC_VECTOR (6 downto 0);
    signal select_ln348_2_fu_6004_p3 : STD_LOGIC_VECTOR (3 downto 0);
    signal select_ln348_2_reg_7168 : STD_LOGIC_VECTOR (3 downto 0);
    signal icmp_ln895_122_fu_3180_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln895_122_reg_7174 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln348_3_fu_6012_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal select_ln348_3_reg_7179 : STD_LOGIC_VECTOR (6 downto 0);
    signal select_ln348_5_fu_6020_p3 : STD_LOGIC_VECTOR (3 downto 0);
    signal select_ln348_5_reg_7184 : STD_LOGIC_VECTOR (3 downto 0);
    signal select_ln348_6_fu_6028_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal select_ln348_6_reg_7190 : STD_LOGIC_VECTOR (6 downto 0);
    signal select_ln348_7_fu_6036_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal select_ln348_7_reg_7195 : STD_LOGIC_VECTOR (6 downto 0);
    signal select_ln348_8_fu_6044_p3 : STD_LOGIC_VECTOR (3 downto 0);
    signal select_ln348_8_reg_7200 : STD_LOGIC_VECTOR (3 downto 0);
    signal select_ln348_9_fu_6052_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal select_ln348_9_reg_7206 : STD_LOGIC_VECTOR (6 downto 0);
    signal select_ln348_10_fu_6060_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal select_ln348_10_reg_7211 : STD_LOGIC_VECTOR (6 downto 0);
    signal select_ln348_11_fu_6068_p3 : STD_LOGIC_VECTOR (3 downto 0);
    signal select_ln348_11_reg_7216 : STD_LOGIC_VECTOR (3 downto 0);
    signal res_max_bin_theta_t_2_fu_6126_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal res_max_bin_theta_t_2_reg_7222 : STD_LOGIC_VECTOR (6 downto 0);
    signal res_max_bin_count_t_2_fu_6134_p3 : STD_LOGIC_VECTOR (3 downto 0);
    signal res_max_bin_count_t_2_reg_7228 : STD_LOGIC_VECTOR (3 downto 0);
    signal res_max_bin_r_t_V_3_fu_6142_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal res_max_bin_r_t_V_3_reg_7233 : STD_LOGIC_VECTOR (6 downto 0);
    signal ap_block_pp0_stage0_subdone : BOOLEAN;
    signal ap_block_pp0_stage0_01001 : BOOLEAN;
    signal zext_ln708_fu_6185_p1 : STD_LOGIC_VECTOR (21 downto 0);
    signal ap_block_pp0_stage0 : BOOLEAN;
    signal select_ln895_2_fu_3212_p3 : STD_LOGIC_VECTOR (3 downto 0);
    signal select_ln895_98_fu_3756_p3 : STD_LOGIC_VECTOR (3 downto 0);
    signal select_ln895_5_fu_3229_p3 : STD_LOGIC_VECTOR (3 downto 0);
    signal select_ln895_101_fu_3773_p3 : STD_LOGIC_VECTOR (3 downto 0);
    signal select_ln895_8_fu_3246_p3 : STD_LOGIC_VECTOR (3 downto 0);
    signal select_ln895_104_fu_3790_p3 : STD_LOGIC_VECTOR (3 downto 0);
    signal select_ln895_11_fu_3263_p3 : STD_LOGIC_VECTOR (3 downto 0);
    signal select_ln895_107_fu_3807_p3 : STD_LOGIC_VECTOR (3 downto 0);
    signal select_ln895_14_fu_3280_p3 : STD_LOGIC_VECTOR (3 downto 0);
    signal select_ln895_110_fu_3824_p3 : STD_LOGIC_VECTOR (3 downto 0);
    signal select_ln895_17_fu_3297_p3 : STD_LOGIC_VECTOR (3 downto 0);
    signal select_ln895_113_fu_3841_p3 : STD_LOGIC_VECTOR (3 downto 0);
    signal select_ln895_20_fu_3314_p3 : STD_LOGIC_VECTOR (3 downto 0);
    signal select_ln895_116_fu_3858_p3 : STD_LOGIC_VECTOR (3 downto 0);
    signal select_ln895_23_fu_3331_p3 : STD_LOGIC_VECTOR (3 downto 0);
    signal select_ln895_119_fu_3875_p3 : STD_LOGIC_VECTOR (3 downto 0);
    signal select_ln895_26_fu_3348_p3 : STD_LOGIC_VECTOR (3 downto 0);
    signal select_ln895_122_fu_3892_p3 : STD_LOGIC_VECTOR (3 downto 0);
    signal select_ln895_29_fu_3365_p3 : STD_LOGIC_VECTOR (3 downto 0);
    signal select_ln895_125_fu_3909_p3 : STD_LOGIC_VECTOR (3 downto 0);
    signal select_ln895_32_fu_3382_p3 : STD_LOGIC_VECTOR (3 downto 0);
    signal select_ln895_128_fu_3926_p3 : STD_LOGIC_VECTOR (3 downto 0);
    signal select_ln895_35_fu_3399_p3 : STD_LOGIC_VECTOR (3 downto 0);
    signal select_ln895_131_fu_3943_p3 : STD_LOGIC_VECTOR (3 downto 0);
    signal select_ln895_38_fu_3416_p3 : STD_LOGIC_VECTOR (3 downto 0);
    signal select_ln895_134_fu_3960_p3 : STD_LOGIC_VECTOR (3 downto 0);
    signal select_ln895_41_fu_3433_p3 : STD_LOGIC_VECTOR (3 downto 0);
    signal select_ln895_137_fu_3977_p3 : STD_LOGIC_VECTOR (3 downto 0);
    signal select_ln895_44_fu_3450_p3 : STD_LOGIC_VECTOR (3 downto 0);
    signal select_ln895_140_fu_3994_p3 : STD_LOGIC_VECTOR (3 downto 0);
    signal select_ln895_47_fu_3467_p3 : STD_LOGIC_VECTOR (3 downto 0);
    signal select_ln895_143_fu_4011_p3 : STD_LOGIC_VECTOR (3 downto 0);
    signal select_ln895_50_fu_3484_p3 : STD_LOGIC_VECTOR (3 downto 0);
    signal select_ln895_146_fu_4028_p3 : STD_LOGIC_VECTOR (3 downto 0);
    signal select_ln895_53_fu_3501_p3 : STD_LOGIC_VECTOR (3 downto 0);
    signal select_ln895_149_fu_4045_p3 : STD_LOGIC_VECTOR (3 downto 0);
    signal select_ln895_56_fu_3518_p3 : STD_LOGIC_VECTOR (3 downto 0);
    signal select_ln895_152_fu_4062_p3 : STD_LOGIC_VECTOR (3 downto 0);
    signal select_ln895_59_fu_3535_p3 : STD_LOGIC_VECTOR (3 downto 0);
    signal select_ln895_155_fu_4079_p3 : STD_LOGIC_VECTOR (3 downto 0);
    signal select_ln895_62_fu_3552_p3 : STD_LOGIC_VECTOR (3 downto 0);
    signal select_ln895_158_fu_4096_p3 : STD_LOGIC_VECTOR (3 downto 0);
    signal select_ln895_65_fu_3569_p3 : STD_LOGIC_VECTOR (3 downto 0);
    signal select_ln895_161_fu_4113_p3 : STD_LOGIC_VECTOR (3 downto 0);
    signal select_ln895_68_fu_3586_p3 : STD_LOGIC_VECTOR (3 downto 0);
    signal select_ln895_164_fu_4130_p3 : STD_LOGIC_VECTOR (3 downto 0);
    signal select_ln895_71_fu_3603_p3 : STD_LOGIC_VECTOR (3 downto 0);
    signal select_ln895_167_fu_4147_p3 : STD_LOGIC_VECTOR (3 downto 0);
    signal select_ln895_74_fu_3620_p3 : STD_LOGIC_VECTOR (3 downto 0);
    signal select_ln895_170_fu_4164_p3 : STD_LOGIC_VECTOR (3 downto 0);
    signal select_ln895_77_fu_3637_p3 : STD_LOGIC_VECTOR (3 downto 0);
    signal select_ln895_173_fu_4181_p3 : STD_LOGIC_VECTOR (3 downto 0);
    signal select_ln895_80_fu_3654_p3 : STD_LOGIC_VECTOR (3 downto 0);
    signal select_ln895_176_fu_4198_p3 : STD_LOGIC_VECTOR (3 downto 0);
    signal select_ln895_83_fu_3671_p3 : STD_LOGIC_VECTOR (3 downto 0);
    signal select_ln895_179_fu_4215_p3 : STD_LOGIC_VECTOR (3 downto 0);
    signal select_ln895_86_fu_3688_p3 : STD_LOGIC_VECTOR (3 downto 0);
    signal select_ln895_182_fu_4232_p3 : STD_LOGIC_VECTOR (3 downto 0);
    signal select_ln895_89_fu_3705_p3 : STD_LOGIC_VECTOR (3 downto 0);
    signal select_ln895_185_fu_4249_p3 : STD_LOGIC_VECTOR (3 downto 0);
    signal select_ln895_92_fu_3722_p3 : STD_LOGIC_VECTOR (3 downto 0);
    signal select_ln895_188_fu_4266_p3 : STD_LOGIC_VECTOR (3 downto 0);
    signal select_ln895_95_fu_3739_p3 : STD_LOGIC_VECTOR (3 downto 0);
    signal select_ln895_191_fu_4283_p3 : STD_LOGIC_VECTOR (3 downto 0);
    signal select_ln318_2_fu_5520_p3 : STD_LOGIC_VECTOR (3 downto 0);
    signal select_ln318_26_fu_5664_p3 : STD_LOGIC_VECTOR (3 downto 0);
    signal select_ln318_5_fu_5538_p3 : STD_LOGIC_VECTOR (3 downto 0);
    signal select_ln318_29_fu_5682_p3 : STD_LOGIC_VECTOR (3 downto 0);
    signal select_ln318_8_fu_5556_p3 : STD_LOGIC_VECTOR (3 downto 0);
    signal select_ln318_32_fu_5700_p3 : STD_LOGIC_VECTOR (3 downto 0);
    signal select_ln318_11_fu_5574_p3 : STD_LOGIC_VECTOR (3 downto 0);
    signal select_ln318_35_fu_5718_p3 : STD_LOGIC_VECTOR (3 downto 0);
    signal select_ln318_14_fu_5592_p3 : STD_LOGIC_VECTOR (3 downto 0);
    signal select_ln318_38_fu_5736_p3 : STD_LOGIC_VECTOR (3 downto 0);
    signal select_ln318_17_fu_5610_p3 : STD_LOGIC_VECTOR (3 downto 0);
    signal select_ln318_41_fu_5754_p3 : STD_LOGIC_VECTOR (3 downto 0);
    signal select_ln318_20_fu_5628_p3 : STD_LOGIC_VECTOR (3 downto 0);
    signal select_ln318_44_fu_5772_p3 : STD_LOGIC_VECTOR (3 downto 0);
    signal select_ln318_23_fu_5646_p3 : STD_LOGIC_VECTOR (3 downto 0);
    signal select_ln318_47_fu_5790_p3 : STD_LOGIC_VECTOR (3 downto 0);
    signal select_ln333_2_fu_5812_p3 : STD_LOGIC_VECTOR (3 downto 0);
    signal select_ln333_14_fu_5912_p3 : STD_LOGIC_VECTOR (3 downto 0);
    signal select_ln333_5_fu_5837_p3 : STD_LOGIC_VECTOR (3 downto 0);
    signal select_ln333_17_fu_5937_p3 : STD_LOGIC_VECTOR (3 downto 0);
    signal select_ln333_8_fu_5862_p3 : STD_LOGIC_VECTOR (3 downto 0);
    signal select_ln333_20_fu_5962_p3 : STD_LOGIC_VECTOR (3 downto 0);
    signal select_ln333_11_fu_5887_p3 : STD_LOGIC_VECTOR (3 downto 0);
    signal select_ln333_23_fu_5987_p3 : STD_LOGIC_VECTOR (3 downto 0);
    signal res_max_bin_count_t_s_fu_6099_p3 : STD_LOGIC_VECTOR (3 downto 0);
    signal res_max_bin_count_t_1_fu_6119_p3 : STD_LOGIC_VECTOR (3 downto 0);
    signal select_ln895_1_fu_3204_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal select_ln895_97_fu_3748_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal select_ln895_4_fu_3221_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal select_ln895_100_fu_3765_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal select_ln895_7_fu_3238_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal select_ln895_103_fu_3782_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal select_ln895_10_fu_3255_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal select_ln895_106_fu_3799_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal select_ln895_13_fu_3272_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal select_ln895_109_fu_3816_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal select_ln895_16_fu_3289_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal select_ln895_112_fu_3833_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal select_ln895_19_fu_3306_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal select_ln895_115_fu_3850_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal select_ln895_22_fu_3323_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal select_ln895_118_fu_3867_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal select_ln895_25_fu_3340_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal select_ln895_121_fu_3884_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal select_ln895_28_fu_3357_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal select_ln895_124_fu_3901_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal select_ln895_31_fu_3374_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal select_ln895_127_fu_3918_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal select_ln895_34_fu_3391_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal select_ln895_130_fu_3935_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal select_ln895_37_fu_3408_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal select_ln895_133_fu_3952_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal select_ln895_40_fu_3425_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal select_ln895_136_fu_3969_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal select_ln895_43_fu_3442_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal select_ln895_139_fu_3986_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal select_ln895_46_fu_3459_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal select_ln895_142_fu_4003_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal select_ln895_49_fu_3476_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal select_ln895_145_fu_4020_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal select_ln895_52_fu_3493_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal select_ln895_148_fu_4037_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal select_ln895_55_fu_3510_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal select_ln895_151_fu_4054_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal select_ln895_58_fu_3527_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal select_ln895_154_fu_4071_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal select_ln895_61_fu_3544_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal select_ln895_157_fu_4088_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal select_ln895_64_fu_3561_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal select_ln895_160_fu_4105_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal select_ln895_67_fu_3578_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal select_ln895_163_fu_4122_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal select_ln895_70_fu_3595_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal select_ln895_166_fu_4139_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal select_ln895_73_fu_3612_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal select_ln895_169_fu_4156_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal select_ln895_76_fu_3629_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal select_ln895_172_fu_4173_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal select_ln895_79_fu_3646_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal select_ln895_175_fu_4190_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal select_ln895_82_fu_3663_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal select_ln895_178_fu_4207_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal select_ln895_85_fu_3680_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal select_ln895_181_fu_4224_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal select_ln895_88_fu_3697_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal select_ln895_184_fu_4241_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal select_ln895_91_fu_3714_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal select_ln895_187_fu_4258_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal select_ln895_94_fu_3731_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal select_ln895_190_fu_4275_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal select_ln895_fu_4836_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal select_ln895_96_fu_5060_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal select_ln895_3_fu_4843_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal select_ln895_99_fu_5067_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal select_ln895_6_fu_4850_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal select_ln895_102_fu_5074_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal select_ln895_9_fu_4857_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal select_ln895_105_fu_5081_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal select_ln895_12_fu_4864_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal select_ln895_108_fu_5088_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal select_ln895_15_fu_4871_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal select_ln895_111_fu_5095_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal select_ln895_18_fu_4878_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal select_ln895_114_fu_5102_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal select_ln895_21_fu_4885_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal select_ln895_117_fu_5109_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal select_ln895_24_fu_4892_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal select_ln895_120_fu_5116_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal select_ln895_27_fu_4899_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal select_ln895_123_fu_5123_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal select_ln895_30_fu_4906_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal select_ln895_126_fu_5130_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal select_ln895_33_fu_4913_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal select_ln895_129_fu_5137_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal select_ln895_36_fu_4920_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal select_ln895_132_fu_5144_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal select_ln895_39_fu_4927_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal select_ln895_135_fu_5151_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal select_ln895_42_fu_4934_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal select_ln895_138_fu_5158_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal select_ln895_45_fu_4941_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal select_ln895_141_fu_5165_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal select_ln895_48_fu_4948_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal select_ln895_144_fu_5172_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal select_ln895_51_fu_4955_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal select_ln895_147_fu_5179_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal select_ln895_54_fu_4962_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal select_ln895_150_fu_5186_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal select_ln895_57_fu_4969_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal select_ln895_153_fu_5193_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal select_ln895_60_fu_4976_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal select_ln895_156_fu_5200_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal select_ln895_63_fu_4983_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal select_ln895_159_fu_5207_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal select_ln895_66_fu_4990_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal select_ln895_162_fu_5214_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal select_ln895_69_fu_4997_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal select_ln895_165_fu_5221_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal select_ln895_72_fu_5004_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal select_ln895_168_fu_5228_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal select_ln895_75_fu_5011_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal select_ln895_171_fu_5235_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal select_ln895_78_fu_5018_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal select_ln895_174_fu_5242_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal select_ln895_81_fu_5025_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal select_ln895_177_fu_5249_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal select_ln895_84_fu_5032_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal select_ln895_180_fu_5256_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal select_ln895_87_fu_5039_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal select_ln895_183_fu_5263_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal select_ln895_90_fu_5046_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal select_ln895_186_fu_5270_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal select_ln895_93_fu_5053_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal select_ln895_189_fu_5277_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal select_ln303_fu_5284_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal select_ln303_48_fu_5396_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal select_ln303_3_fu_5291_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal select_ln303_51_fu_5403_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal select_ln303_6_fu_5298_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal select_ln303_54_fu_5410_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal select_ln303_9_fu_5305_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal select_ln303_57_fu_5417_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal select_ln303_12_fu_5312_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal select_ln303_60_fu_5424_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal select_ln303_15_fu_5319_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal select_ln303_63_fu_5431_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal select_ln303_18_fu_5326_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal select_ln303_66_fu_5438_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal select_ln303_21_fu_5333_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal select_ln303_69_fu_5445_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal select_ln303_24_fu_5340_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal select_ln303_72_fu_5452_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal select_ln303_27_fu_5347_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal select_ln303_75_fu_5459_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal select_ln303_30_fu_5354_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal select_ln303_78_fu_5466_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal select_ln303_33_fu_5361_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal select_ln303_81_fu_5473_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal select_ln303_36_fu_5368_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal select_ln303_84_fu_5480_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal select_ln303_39_fu_5375_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal select_ln303_87_fu_5487_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal select_ln303_42_fu_5382_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal select_ln303_90_fu_5494_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal select_ln303_45_fu_5389_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal select_ln303_93_fu_5501_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal icmp_ln895_113_fu_3144_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln318_fu_5508_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal select_ln318_24_fu_5652_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal select_ln318_1_fu_5515_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal select_ln318_25_fu_5659_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal icmp_ln895_114_fu_3148_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln318_3_fu_5526_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal select_ln318_27_fu_5670_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal select_ln318_4_fu_5533_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal select_ln318_28_fu_5677_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal icmp_ln895_115_fu_3152_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln318_6_fu_5544_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal select_ln318_30_fu_5688_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal select_ln318_7_fu_5551_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal select_ln318_31_fu_5695_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal icmp_ln895_116_fu_3156_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln318_9_fu_5562_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal select_ln318_33_fu_5706_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal select_ln318_10_fu_5569_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal select_ln318_34_fu_5713_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal icmp_ln895_117_fu_3160_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln318_12_fu_5580_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal select_ln318_36_fu_5724_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal select_ln318_13_fu_5587_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal select_ln318_37_fu_5731_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal icmp_ln895_118_fu_3164_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln318_15_fu_5598_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal select_ln318_39_fu_5742_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal select_ln318_16_fu_5605_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal select_ln318_40_fu_5749_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal icmp_ln895_119_fu_3168_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln318_18_fu_5616_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal select_ln318_42_fu_5760_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal select_ln318_19_fu_5623_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal select_ln318_43_fu_5767_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal icmp_ln895_120_fu_3172_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln318_21_fu_5634_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal select_ln318_45_fu_5778_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal select_ln318_22_fu_5641_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal select_ln318_46_fu_5785_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal select_ln333_fu_5796_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal select_ln333_12_fu_5896_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal select_ln333_3_fu_5821_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal select_ln333_15_fu_5921_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal icmp_ln895_123_fu_3184_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln333_6_fu_5846_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal select_ln333_18_fu_5946_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal select_ln333_7_fu_5854_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal select_ln333_19_fu_5954_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal icmp_ln895_124_fu_3188_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln333_9_fu_5871_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal select_ln333_21_fu_5971_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal select_ln333_10_fu_5879_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal select_ln333_22_fu_5979_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal icmp_ln895_125_fu_3192_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln348_1_fu_6076_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal icmp_ln895_126_fu_3196_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln348_4_fu_6081_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal icmp_ln895_5_fu_3200_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal res_max_bin_theta_t_s_fu_6086_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal res_max_bin_theta_t_1_fu_6106_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal res_max_bin_r_t_V_fu_6092_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal res_max_bin_r_t_V_1_fu_6112_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal t0_V_fu_6150_p3 : STD_LOGIC_VECTOR (10 downto 0);
    signal p_Val2_3_fu_6157_p2 : STD_LOGIC_VECTOR (10 downto 0);
    signal shl_ln_fu_6172_p3 : STD_LOGIC_VECTOR (11 downto 0);
    signal p_Val2_4_fu_6179_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal zext_ln703_fu_6163_p1 : STD_LOGIC_VECTOR (14 downto 0);
    signal add_ln703_fu_6190_p2 : STD_LOGIC_VECTOR (14 downto 0);
    signal sext_ln703_fu_6196_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal zext_ln703_2_fu_6200_p1 : STD_LOGIC_VECTOR (17 downto 0);
    signal ap_NS_fsm : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_idle_pp0_0to2 : STD_LOGIC;
    signal ap_reset_idle_pp0 : STD_LOGIC;
    signal ap_enable_pp0 : STD_LOGIC;


begin




    ap_CS_fsm_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_CS_fsm <= ap_ST_fsm_pp0_stage0;
            else
                ap_CS_fsm <= ap_NS_fsm;
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter1_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter1 <= ap_const_logic_0;
            else
                if (((ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                    ap_enable_reg_pp0_iter1 <= ap_start;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter2_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter2 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter2 <= ap_enable_reg_pp0_iter1;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter3_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter3 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter3 <= ap_enable_reg_pp0_iter2;
                end if; 
            end if;
        end if;
    end process;

    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                icmp_ln895_100_reg_7047 <= icmp_ln895_100_fu_3092_p2;
                icmp_ln895_101_reg_7054 <= icmp_ln895_101_fu_3096_p2;
                icmp_ln895_102_reg_7061 <= icmp_ln895_102_fu_3100_p2;
                icmp_ln895_103_reg_7068 <= icmp_ln895_103_fu_3104_p2;
                icmp_ln895_104_reg_7075 <= icmp_ln895_104_fu_3108_p2;
                icmp_ln895_105_reg_7082 <= icmp_ln895_105_fu_3112_p2;
                icmp_ln895_106_reg_7089 <= icmp_ln895_106_fu_3116_p2;
                icmp_ln895_107_reg_7096 <= icmp_ln895_107_fu_3120_p2;
                icmp_ln895_108_reg_7103 <= icmp_ln895_108_fu_3124_p2;
                icmp_ln895_109_reg_7110 <= icmp_ln895_109_fu_3128_p2;
                icmp_ln895_10_reg_6276 <= icmp_ln895_10_fu_2628_p2;
                icmp_ln895_110_reg_7117 <= icmp_ln895_110_fu_3132_p2;
                icmp_ln895_111_reg_7124 <= icmp_ln895_111_fu_3136_p2;
                icmp_ln895_112_reg_7131 <= icmp_ln895_112_fu_3140_p2;
                icmp_ln895_11_reg_6281 <= icmp_ln895_11_fu_2634_p2;
                icmp_ln895_121_reg_7158 <= icmp_ln895_121_fu_3176_p2;
                icmp_ln895_122_reg_7174 <= icmp_ln895_122_fu_3180_p2;
                icmp_ln895_12_reg_6286 <= icmp_ln895_12_fu_2640_p2;
                icmp_ln895_13_reg_6291 <= icmp_ln895_13_fu_2646_p2;
                icmp_ln895_14_reg_6296 <= icmp_ln895_14_fu_2652_p2;
                icmp_ln895_15_reg_6256 <= icmp_ln895_15_fu_2604_p2;
                icmp_ln895_16_reg_6306 <= icmp_ln895_16_fu_2664_p2;
                icmp_ln895_17_reg_6311 <= icmp_ln895_17_fu_2670_p2;
                icmp_ln895_18_reg_6316 <= icmp_ln895_18_fu_2676_p2;
                icmp_ln895_19_reg_6321 <= icmp_ln895_19_fu_2682_p2;
                icmp_ln895_1_reg_6231 <= icmp_ln895_1_fu_2574_p2;
                icmp_ln895_20_reg_6326 <= icmp_ln895_20_fu_2688_p2;
                icmp_ln895_21_reg_6331 <= icmp_ln895_21_fu_2694_p2;
                icmp_ln895_22_reg_6336 <= icmp_ln895_22_fu_2700_p2;
                icmp_ln895_23_reg_6341 <= icmp_ln895_23_fu_2706_p2;
                icmp_ln895_24_reg_6346 <= icmp_ln895_24_fu_2712_p2;
                icmp_ln895_25_reg_6351 <= icmp_ln895_25_fu_2718_p2;
                icmp_ln895_26_reg_6356 <= icmp_ln895_26_fu_2724_p2;
                icmp_ln895_27_reg_6301 <= icmp_ln895_27_fu_2658_p2;
                icmp_ln895_28_reg_6366 <= icmp_ln895_28_fu_2736_p2;
                icmp_ln895_29_reg_6371 <= icmp_ln895_29_fu_2742_p2;
                icmp_ln895_2_reg_6236 <= icmp_ln895_2_fu_2580_p2;
                icmp_ln895_30_reg_6376 <= icmp_ln895_30_fu_2748_p2;
                icmp_ln895_31_reg_6381 <= icmp_ln895_31_fu_2754_p2;
                icmp_ln895_32_reg_6386 <= icmp_ln895_32_fu_2760_p2;
                icmp_ln895_33_reg_6391 <= icmp_ln895_33_fu_2766_p2;
                icmp_ln895_34_reg_6396 <= icmp_ln895_34_fu_2772_p2;
                icmp_ln895_35_reg_6401 <= icmp_ln895_35_fu_2778_p2;
                icmp_ln895_36_reg_6406 <= icmp_ln895_36_fu_2784_p2;
                icmp_ln895_37_reg_6411 <= icmp_ln895_37_fu_2790_p2;
                icmp_ln895_38_reg_6416 <= icmp_ln895_38_fu_2796_p2;
                icmp_ln895_39_reg_6361 <= icmp_ln895_39_fu_2730_p2;
                icmp_ln895_3_reg_6241 <= icmp_ln895_3_fu_2586_p2;
                icmp_ln895_40_reg_6426 <= icmp_ln895_40_fu_2808_p2;
                icmp_ln895_41_reg_6431 <= icmp_ln895_41_fu_2814_p2;
                icmp_ln895_42_reg_6436 <= icmp_ln895_42_fu_2820_p2;
                icmp_ln895_43_reg_6441 <= icmp_ln895_43_fu_2826_p2;
                icmp_ln895_44_reg_6446 <= icmp_ln895_44_fu_2832_p2;
                icmp_ln895_45_reg_6451 <= icmp_ln895_45_fu_2838_p2;
                icmp_ln895_46_reg_6456 <= icmp_ln895_46_fu_2844_p2;
                icmp_ln895_47_reg_6461 <= icmp_ln895_47_fu_2850_p2;
                icmp_ln895_48_reg_6466 <= icmp_ln895_48_fu_2856_p2;
                icmp_ln895_49_reg_6471 <= icmp_ln895_49_fu_2862_p2;
                icmp_ln895_4_reg_6246 <= icmp_ln895_4_fu_2592_p2;
                icmp_ln895_50_reg_6476 <= icmp_ln895_50_fu_2868_p2;
                icmp_ln895_51_reg_6481 <= icmp_ln895_51_fu_2874_p2;
                icmp_ln895_52_reg_6486 <= icmp_ln895_52_fu_2880_p2;
                icmp_ln895_53_reg_6491 <= icmp_ln895_53_fu_2886_p2;
                icmp_ln895_54_reg_6496 <= icmp_ln895_54_fu_2892_p2;
                icmp_ln895_55_reg_6501 <= icmp_ln895_55_fu_2898_p2;
                icmp_ln895_56_reg_6506 <= icmp_ln895_56_fu_2904_p2;
                icmp_ln895_57_reg_6511 <= icmp_ln895_57_fu_2910_p2;
                icmp_ln895_58_reg_6516 <= icmp_ln895_58_fu_2916_p2;
                icmp_ln895_59_reg_6521 <= icmp_ln895_59_fu_2922_p2;
                icmp_ln895_60_reg_6526 <= icmp_ln895_60_fu_2928_p2;
                icmp_ln895_61_reg_6531 <= icmp_ln895_61_fu_2934_p2;
                icmp_ln895_62_reg_6536 <= icmp_ln895_62_fu_2940_p2;
                icmp_ln895_63_reg_6541 <= icmp_ln895_63_fu_2946_p2;
                icmp_ln895_64_reg_6421 <= icmp_ln895_64_fu_2802_p2;
                icmp_ln895_65_reg_6546 <= icmp_ln895_65_fu_2952_p2;
                icmp_ln895_66_reg_6561 <= icmp_ln895_66_fu_2956_p2;
                icmp_ln895_67_reg_6576 <= icmp_ln895_67_fu_2960_p2;
                icmp_ln895_68_reg_6591 <= icmp_ln895_68_fu_2964_p2;
                icmp_ln895_69_reg_6606 <= icmp_ln895_69_fu_2968_p2;
                icmp_ln895_6_reg_6251 <= icmp_ln895_6_fu_2598_p2;
                icmp_ln895_70_reg_6621 <= icmp_ln895_70_fu_2972_p2;
                icmp_ln895_71_reg_6636 <= icmp_ln895_71_fu_2976_p2;
                icmp_ln895_72_reg_6651 <= icmp_ln895_72_fu_2980_p2;
                icmp_ln895_73_reg_6666 <= icmp_ln895_73_fu_2984_p2;
                icmp_ln895_74_reg_6681 <= icmp_ln895_74_fu_2988_p2;
                icmp_ln895_75_reg_6696 <= icmp_ln895_75_fu_2992_p2;
                icmp_ln895_76_reg_6711 <= icmp_ln895_76_fu_2996_p2;
                icmp_ln895_77_reg_6726 <= icmp_ln895_77_fu_3000_p2;
                icmp_ln895_78_reg_6741 <= icmp_ln895_78_fu_3004_p2;
                icmp_ln895_79_reg_6756 <= icmp_ln895_79_fu_3008_p2;
                icmp_ln895_7_reg_6261 <= icmp_ln895_7_fu_2610_p2;
                icmp_ln895_80_reg_6771 <= icmp_ln895_80_fu_3012_p2;
                icmp_ln895_81_reg_6786 <= icmp_ln895_81_fu_3016_p2;
                icmp_ln895_82_reg_6801 <= icmp_ln895_82_fu_3020_p2;
                icmp_ln895_83_reg_6816 <= icmp_ln895_83_fu_3024_p2;
                icmp_ln895_84_reg_6831 <= icmp_ln895_84_fu_3028_p2;
                icmp_ln895_85_reg_6846 <= icmp_ln895_85_fu_3032_p2;
                icmp_ln895_86_reg_6861 <= icmp_ln895_86_fu_3036_p2;
                icmp_ln895_87_reg_6876 <= icmp_ln895_87_fu_3040_p2;
                icmp_ln895_88_reg_6891 <= icmp_ln895_88_fu_3044_p2;
                icmp_ln895_89_reg_6906 <= icmp_ln895_89_fu_3048_p2;
                icmp_ln895_8_reg_6266 <= icmp_ln895_8_fu_2616_p2;
                icmp_ln895_90_reg_6921 <= icmp_ln895_90_fu_3052_p2;
                icmp_ln895_91_reg_6936 <= icmp_ln895_91_fu_3056_p2;
                icmp_ln895_92_reg_6951 <= icmp_ln895_92_fu_3060_p2;
                icmp_ln895_93_reg_6966 <= icmp_ln895_93_fu_3064_p2;
                icmp_ln895_94_reg_6981 <= icmp_ln895_94_fu_3068_p2;
                icmp_ln895_95_reg_6996 <= icmp_ln895_95_fu_3072_p2;
                icmp_ln895_96_reg_7011 <= icmp_ln895_96_fu_3076_p2;
                icmp_ln895_97_reg_7026 <= icmp_ln895_97_fu_3080_p2;
                icmp_ln895_98_reg_7033 <= icmp_ln895_98_fu_3084_p2;
                icmp_ln895_99_reg_7040 <= icmp_ln895_99_fu_3088_p2;
                icmp_ln895_9_reg_6271 <= icmp_ln895_9_fu_2622_p2;
                icmp_ln895_reg_6226 <= icmp_ln895_fu_2568_p2;
                roi_seed_r_V_read_reg_6216 <= roi_seed_r_V;
                roi_seed_r_V_read_reg_6216_pp0_iter1_reg <= roi_seed_r_V_read_reg_6216;
                select_ln303_10_reg_6596 <= select_ln303_10_fu_4343_p3;
                select_ln303_11_reg_6601 <= select_ln303_11_fu_4351_p3;
                select_ln303_13_reg_6611 <= select_ln303_13_fu_4360_p3;
                select_ln303_14_reg_6616 <= select_ln303_14_fu_4368_p3;
                select_ln303_16_reg_6626 <= select_ln303_16_fu_4377_p3;
                select_ln303_17_reg_6631 <= select_ln303_17_fu_4385_p3;
                select_ln303_19_reg_6641 <= select_ln303_19_fu_4394_p3;
                select_ln303_1_reg_6551 <= select_ln303_1_fu_4292_p3;
                select_ln303_20_reg_6646 <= select_ln303_20_fu_4402_p3;
                select_ln303_22_reg_6656 <= select_ln303_22_fu_4411_p3;
                select_ln303_23_reg_6661 <= select_ln303_23_fu_4419_p3;
                select_ln303_25_reg_6671 <= select_ln303_25_fu_4428_p3;
                select_ln303_26_reg_6676 <= select_ln303_26_fu_4436_p3;
                select_ln303_28_reg_6686 <= select_ln303_28_fu_4445_p3;
                select_ln303_29_reg_6691 <= select_ln303_29_fu_4453_p3;
                select_ln303_2_reg_6556 <= select_ln303_2_fu_4300_p3;
                select_ln303_31_reg_6701 <= select_ln303_31_fu_4462_p3;
                select_ln303_32_reg_6706 <= select_ln303_32_fu_4470_p3;
                select_ln303_34_reg_6716 <= select_ln303_34_fu_4479_p3;
                select_ln303_35_reg_6721 <= select_ln303_35_fu_4487_p3;
                select_ln303_37_reg_6731 <= select_ln303_37_fu_4496_p3;
                select_ln303_38_reg_6736 <= select_ln303_38_fu_4504_p3;
                select_ln303_40_reg_6746 <= select_ln303_40_fu_4513_p3;
                select_ln303_41_reg_6751 <= select_ln303_41_fu_4521_p3;
                select_ln303_43_reg_6761 <= select_ln303_43_fu_4530_p3;
                select_ln303_44_reg_6766 <= select_ln303_44_fu_4538_p3;
                select_ln303_46_reg_6776 <= select_ln303_46_fu_4547_p3;
                select_ln303_47_reg_6781 <= select_ln303_47_fu_4555_p3;
                select_ln303_49_reg_6791 <= select_ln303_49_fu_4564_p3;
                select_ln303_4_reg_6566 <= select_ln303_4_fu_4309_p3;
                select_ln303_50_reg_6796 <= select_ln303_50_fu_4572_p3;
                select_ln303_52_reg_6806 <= select_ln303_52_fu_4581_p3;
                select_ln303_53_reg_6811 <= select_ln303_53_fu_4589_p3;
                select_ln303_55_reg_6821 <= select_ln303_55_fu_4598_p3;
                select_ln303_56_reg_6826 <= select_ln303_56_fu_4606_p3;
                select_ln303_58_reg_6836 <= select_ln303_58_fu_4615_p3;
                select_ln303_59_reg_6841 <= select_ln303_59_fu_4623_p3;
                select_ln303_5_reg_6571 <= select_ln303_5_fu_4317_p3;
                select_ln303_61_reg_6851 <= select_ln303_61_fu_4632_p3;
                select_ln303_62_reg_6856 <= select_ln303_62_fu_4640_p3;
                select_ln303_64_reg_6866 <= select_ln303_64_fu_4649_p3;
                select_ln303_65_reg_6871 <= select_ln303_65_fu_4657_p3;
                select_ln303_67_reg_6881 <= select_ln303_67_fu_4666_p3;
                select_ln303_68_reg_6886 <= select_ln303_68_fu_4674_p3;
                select_ln303_70_reg_6896 <= select_ln303_70_fu_4683_p3;
                select_ln303_71_reg_6901 <= select_ln303_71_fu_4691_p3;
                select_ln303_73_reg_6911 <= select_ln303_73_fu_4700_p3;
                select_ln303_74_reg_6916 <= select_ln303_74_fu_4708_p3;
                select_ln303_76_reg_6926 <= select_ln303_76_fu_4717_p3;
                select_ln303_77_reg_6931 <= select_ln303_77_fu_4725_p3;
                select_ln303_79_reg_6941 <= select_ln303_79_fu_4734_p3;
                select_ln303_7_reg_6581 <= select_ln303_7_fu_4326_p3;
                select_ln303_80_reg_6946 <= select_ln303_80_fu_4742_p3;
                select_ln303_82_reg_6956 <= select_ln303_82_fu_4751_p3;
                select_ln303_83_reg_6961 <= select_ln303_83_fu_4759_p3;
                select_ln303_85_reg_6971 <= select_ln303_85_fu_4768_p3;
                select_ln303_86_reg_6976 <= select_ln303_86_fu_4776_p3;
                select_ln303_88_reg_6986 <= select_ln303_88_fu_4785_p3;
                select_ln303_89_reg_6991 <= select_ln303_89_fu_4793_p3;
                select_ln303_8_reg_6586 <= select_ln303_8_fu_4334_p3;
                select_ln303_91_reg_7001 <= select_ln303_91_fu_4802_p3;
                select_ln303_92_reg_7006 <= select_ln303_92_fu_4810_p3;
                select_ln303_94_reg_7016 <= select_ln303_94_fu_4819_p3;
                select_ln303_95_reg_7021 <= select_ln303_95_fu_4827_p3;
                select_ln333_13_reg_7148 <= select_ln333_13_fu_5904_p3;
                select_ln333_16_reg_7153 <= select_ln333_16_fu_5929_p3;
                select_ln333_1_reg_7138 <= select_ln333_1_fu_5804_p3;
                select_ln333_4_reg_7143 <= select_ln333_4_fu_5829_p3;
                select_ln348_10_reg_7211 <= select_ln348_10_fu_6060_p3;
                select_ln348_11_reg_7216 <= select_ln348_11_fu_6068_p3;
                select_ln348_2_reg_7168 <= select_ln348_2_fu_6004_p3;
                    select_ln348_3_reg_7179(6 downto 2) <= select_ln348_3_fu_6012_p3(6 downto 2);
                select_ln348_5_reg_7184 <= select_ln348_5_fu_6020_p3;
                    select_ln348_6_reg_7190(6 downto 2) <= select_ln348_6_fu_6028_p3(6 downto 2);
                select_ln348_7_reg_7195 <= select_ln348_7_fu_6036_p3;
                select_ln348_8_reg_7200 <= select_ln348_8_fu_6044_p3;
                    select_ln348_9_reg_7206(6 downto 2) <= select_ln348_9_fu_6052_p3(6 downto 2);
                    select_ln348_reg_7163(6 downto 2) <= select_ln348_fu_5996_p3(6 downto 2);
                slcvec_angle_polar_o_reg_6221 <= slcvec_angle_polar_offset_mrad_V;
                slcvec_angle_polar_o_reg_6221_pp0_iter1_reg <= slcvec_angle_polar_o_reg_6221;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_0 = ap_block_pp0_stage0_11001)) then
                res_max_bin_count_t_2_reg_7228 <= res_max_bin_count_t_2_fu_6134_p3;
                res_max_bin_r_t_V_3_reg_7233 <= res_max_bin_r_t_V_3_fu_6142_p3;
                res_max_bin_theta_t_2_reg_7222 <= res_max_bin_theta_t_2_fu_6126_p3;
                roi_seed_r_V_read_reg_6216_pp0_iter2_reg <= roi_seed_r_V_read_reg_6216_pp0_iter1_reg;
                slcvec_angle_polar_o_reg_6221_pp0_iter2_reg <= slcvec_angle_polar_o_reg_6221_pp0_iter1_reg;
            end if;
        end if;
    end process;
    select_ln348_reg_7163(1 downto 0) <= "00";
    select_ln348_3_reg_7179(1 downto 0) <= "01";
    select_ln348_6_reg_7190(1 downto 0) <= "10";
    select_ln348_9_reg_7206(1 downto 0) <= "11";

    ap_NS_fsm_assign_proc : process (ap_CS_fsm, ap_block_pp0_stage0_subdone, ap_reset_idle_pp0)
    begin
        case ap_CS_fsm is
            when ap_ST_fsm_pp0_stage0 => 
                ap_NS_fsm <= ap_ST_fsm_pp0_stage0;
            when others =>  
                ap_NS_fsm <= "X";
        end case;
    end process;
    add_ln703_fu_6190_p2 <= std_logic_vector(unsigned(zext_ln703_fu_6163_p1) + unsigned(ap_const_lv15_4459));
    ap_CS_fsm_pp0_stage0 <= ap_CS_fsm(0);
        ap_block_pp0_stage0 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_pp0_stage0_01001_assign_proc : process(ap_start)
    begin
                ap_block_pp0_stage0_01001 <= ((ap_start = ap_const_logic_0) and (ap_start = ap_const_logic_1));
    end process;


    ap_block_pp0_stage0_11001_assign_proc : process(ap_start)
    begin
                ap_block_pp0_stage0_11001 <= ((ap_start = ap_const_logic_0) and (ap_start = ap_const_logic_1));
    end process;


    ap_block_pp0_stage0_subdone_assign_proc : process(ap_start)
    begin
                ap_block_pp0_stage0_subdone <= ((ap_start = ap_const_logic_0) and (ap_start = ap_const_logic_1));
    end process;


    ap_block_state1_pp0_stage0_iter0_assign_proc : process(ap_start)
    begin
                ap_block_state1_pp0_stage0_iter0 <= (ap_start = ap_const_logic_0);
    end process;

        ap_block_state2_pp0_stage0_iter1 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state3_pp0_stage0_iter2 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state4_pp0_stage0_iter3 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_done_assign_proc : process(ap_enable_reg_pp0_iter3, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1))) then 
            ap_done <= ap_const_logic_1;
        else 
            ap_done <= ap_const_logic_0;
        end if; 
    end process;

    ap_enable_pp0 <= (ap_idle_pp0 xor ap_const_logic_1);
    ap_enable_reg_pp0_iter0 <= ap_start;

    ap_idle_assign_proc : process(ap_start, ap_CS_fsm_pp0_stage0, ap_idle_pp0)
    begin
        if (((ap_start = ap_const_logic_0) and (ap_idle_pp0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            ap_idle <= ap_const_logic_1;
        else 
            ap_idle <= ap_const_logic_0;
        end if; 
    end process;


    ap_idle_pp0_assign_proc : process(ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter1, ap_enable_reg_pp0_iter2, ap_enable_reg_pp0_iter3)
    begin
        if (((ap_enable_reg_pp0_iter3 = ap_const_logic_0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_0))) then 
            ap_idle_pp0 <= ap_const_logic_1;
        else 
            ap_idle_pp0 <= ap_const_logic_0;
        end if; 
    end process;


    ap_idle_pp0_0to2_assign_proc : process(ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter1, ap_enable_reg_pp0_iter2)
    begin
        if (((ap_enable_reg_pp0_iter2 = ap_const_logic_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_0))) then 
            ap_idle_pp0_0to2 <= ap_const_logic_1;
        else 
            ap_idle_pp0_0to2 <= ap_const_logic_0;
        end if; 
    end process;


    ap_ready_assign_proc : process(ap_start, ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            ap_ready <= ap_const_logic_1;
        else 
            ap_ready <= ap_const_logic_0;
        end if; 
    end process;


    ap_reset_idle_pp0_assign_proc : process(ap_start, ap_idle_pp0_0to2)
    begin
        if (((ap_start = ap_const_logic_0) and (ap_idle_pp0_0to2 = ap_const_logic_1))) then 
            ap_reset_idle_pp0 <= ap_const_logic_1;
        else 
            ap_reset_idle_pp0 <= ap_const_logic_0;
        end if; 
    end process;

    hls_LT_r_V <= zext_ln708_fu_6185_p1;

    hls_LT_r_V_ap_vld_assign_proc : process(ap_enable_reg_pp0_iter3, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1))) then 
            hls_LT_r_V_ap_vld <= ap_const_logic_1;
        else 
            hls_LT_r_V_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    hls_LT_r_global_V <= std_logic_vector(unsigned(zext_ln708_fu_6185_p1) + unsigned(roi_seed_r_V_read_reg_6216_pp0_iter2_reg));

    hls_LT_r_global_V_ap_vld_assign_proc : process(ap_enable_reg_pp0_iter3, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1))) then 
            hls_LT_r_global_V_ap_vld <= ap_const_logic_1;
        else 
            hls_LT_r_global_V_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    hls_LT_theta_V <= std_logic_vector(IEEE.numeric_std.resize(unsigned(p_Val2_3_fu_6157_p2),18));

    hls_LT_theta_V_ap_vld_assign_proc : process(ap_enable_reg_pp0_iter3, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1))) then 
            hls_LT_theta_V_ap_vld <= ap_const_logic_1;
        else 
            hls_LT_theta_V_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    hls_LT_theta_global_V <= std_logic_vector(unsigned(zext_ln703_2_fu_6200_p1) + unsigned(slcvec_angle_polar_o_reg_6221_pp0_iter2_reg));

    hls_LT_theta_global_V_ap_vld_assign_proc : process(ap_enable_reg_pp0_iter3, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1))) then 
            hls_LT_theta_global_V_ap_vld <= ap_const_logic_1;
        else 
            hls_LT_theta_global_V_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    icmp_ln895_100_fu_3092_p2 <= "1" when (unsigned(select_ln303_11_fu_4351_p3) > unsigned(select_ln303_59_fu_4623_p3)) else "0";
    icmp_ln895_101_fu_3096_p2 <= "1" when (unsigned(select_ln303_14_fu_4368_p3) > unsigned(select_ln303_62_fu_4640_p3)) else "0";
    icmp_ln895_102_fu_3100_p2 <= "1" when (unsigned(select_ln303_17_fu_4385_p3) > unsigned(select_ln303_65_fu_4657_p3)) else "0";
    icmp_ln895_103_fu_3104_p2 <= "1" when (unsigned(select_ln303_20_fu_4402_p3) > unsigned(select_ln303_68_fu_4674_p3)) else "0";
    icmp_ln895_104_fu_3108_p2 <= "1" when (unsigned(select_ln303_23_fu_4419_p3) > unsigned(select_ln303_71_fu_4691_p3)) else "0";
    icmp_ln895_105_fu_3112_p2 <= "1" when (unsigned(select_ln303_26_fu_4436_p3) > unsigned(select_ln303_74_fu_4708_p3)) else "0";
    icmp_ln895_106_fu_3116_p2 <= "1" when (unsigned(select_ln303_29_fu_4453_p3) > unsigned(select_ln303_77_fu_4725_p3)) else "0";
    icmp_ln895_107_fu_3120_p2 <= "1" when (unsigned(select_ln303_32_fu_4470_p3) > unsigned(select_ln303_80_fu_4742_p3)) else "0";
    icmp_ln895_108_fu_3124_p2 <= "1" when (unsigned(select_ln303_35_fu_4487_p3) > unsigned(select_ln303_83_fu_4759_p3)) else "0";
    icmp_ln895_109_fu_3128_p2 <= "1" when (unsigned(select_ln303_38_fu_4504_p3) > unsigned(select_ln303_86_fu_4776_p3)) else "0";
    icmp_ln895_10_fu_2628_p2 <= "1" when (unsigned(max_bin_count_10_V) > unsigned(max_bin_count_74_V)) else "0";
    icmp_ln895_110_fu_3132_p2 <= "1" when (unsigned(select_ln303_41_fu_4521_p3) > unsigned(select_ln303_89_fu_4793_p3)) else "0";
    icmp_ln895_111_fu_3136_p2 <= "1" when (unsigned(select_ln303_44_fu_4538_p3) > unsigned(select_ln303_92_fu_4810_p3)) else "0";
    icmp_ln895_112_fu_3140_p2 <= "1" when (unsigned(select_ln303_47_fu_4555_p3) > unsigned(select_ln303_95_fu_4827_p3)) else "0";
    icmp_ln895_113_fu_3144_p2 <= "1" when (unsigned(select_ln318_2_fu_5520_p3) > unsigned(select_ln318_26_fu_5664_p3)) else "0";
    icmp_ln895_114_fu_3148_p2 <= "1" when (unsigned(select_ln318_5_fu_5538_p3) > unsigned(select_ln318_29_fu_5682_p3)) else "0";
    icmp_ln895_115_fu_3152_p2 <= "1" when (unsigned(select_ln318_8_fu_5556_p3) > unsigned(select_ln318_32_fu_5700_p3)) else "0";
    icmp_ln895_116_fu_3156_p2 <= "1" when (unsigned(select_ln318_11_fu_5574_p3) > unsigned(select_ln318_35_fu_5718_p3)) else "0";
    icmp_ln895_117_fu_3160_p2 <= "1" when (unsigned(select_ln318_14_fu_5592_p3) > unsigned(select_ln318_38_fu_5736_p3)) else "0";
    icmp_ln895_118_fu_3164_p2 <= "1" when (unsigned(select_ln318_17_fu_5610_p3) > unsigned(select_ln318_41_fu_5754_p3)) else "0";
    icmp_ln895_119_fu_3168_p2 <= "1" when (unsigned(select_ln318_20_fu_5628_p3) > unsigned(select_ln318_44_fu_5772_p3)) else "0";
    icmp_ln895_11_fu_2634_p2 <= "1" when (unsigned(max_bin_count_11_V) > unsigned(max_bin_count_75_V)) else "0";
    icmp_ln895_120_fu_3172_p2 <= "1" when (unsigned(select_ln318_23_fu_5646_p3) > unsigned(select_ln318_47_fu_5790_p3)) else "0";
    icmp_ln895_121_fu_3176_p2 <= "1" when (unsigned(select_ln333_2_fu_5812_p3) > unsigned(select_ln333_14_fu_5912_p3)) else "0";
    icmp_ln895_122_fu_3180_p2 <= "1" when (unsigned(select_ln333_5_fu_5837_p3) > unsigned(select_ln333_17_fu_5937_p3)) else "0";
    icmp_ln895_123_fu_3184_p2 <= "1" when (unsigned(select_ln333_8_fu_5862_p3) > unsigned(select_ln333_20_fu_5962_p3)) else "0";
    icmp_ln895_124_fu_3188_p2 <= "1" when (unsigned(select_ln333_11_fu_5887_p3) > unsigned(select_ln333_23_fu_5987_p3)) else "0";
    icmp_ln895_125_fu_3192_p2 <= "1" when (unsigned(select_ln348_2_reg_7168) > unsigned(select_ln348_8_reg_7200)) else "0";
    icmp_ln895_126_fu_3196_p2 <= "1" when (unsigned(select_ln348_5_reg_7184) > unsigned(select_ln348_11_reg_7216)) else "0";
    icmp_ln895_12_fu_2640_p2 <= "1" when (unsigned(max_bin_count_12_V) > unsigned(max_bin_count_76_V)) else "0";
    icmp_ln895_13_fu_2646_p2 <= "1" when (unsigned(max_bin_count_13_V) > unsigned(max_bin_count_77_V)) else "0";
    icmp_ln895_14_fu_2652_p2 <= "1" when (unsigned(max_bin_count_14_V) > unsigned(max_bin_count_78_V)) else "0";
    icmp_ln895_15_fu_2604_p2 <= "1" when (unsigned(max_bin_count_6_V) > unsigned(max_bin_count_70_V)) else "0";
    icmp_ln895_16_fu_2664_p2 <= "1" when (unsigned(max_bin_count_16_V) > unsigned(max_bin_count_80_V)) else "0";
    icmp_ln895_17_fu_2670_p2 <= "1" when (unsigned(max_bin_count_17_V) > unsigned(max_bin_count_81_V)) else "0";
    icmp_ln895_18_fu_2676_p2 <= "1" when (unsigned(max_bin_count_18_V) > unsigned(max_bin_count_82_V)) else "0";
    icmp_ln895_19_fu_2682_p2 <= "1" when (unsigned(max_bin_count_19_V) > unsigned(max_bin_count_83_V)) else "0";
    icmp_ln895_1_fu_2574_p2 <= "1" when (unsigned(max_bin_count_1_V) > unsigned(max_bin_count_65_V)) else "0";
    icmp_ln895_20_fu_2688_p2 <= "1" when (unsigned(max_bin_count_20_V) > unsigned(max_bin_count_84_V)) else "0";
    icmp_ln895_21_fu_2694_p2 <= "1" when (unsigned(max_bin_count_21_V) > unsigned(max_bin_count_85_V)) else "0";
    icmp_ln895_22_fu_2700_p2 <= "1" when (unsigned(max_bin_count_22_V) > unsigned(max_bin_count_86_V)) else "0";
    icmp_ln895_23_fu_2706_p2 <= "1" when (unsigned(max_bin_count_23_V) > unsigned(max_bin_count_87_V)) else "0";
    icmp_ln895_24_fu_2712_p2 <= "1" when (unsigned(max_bin_count_24_V) > unsigned(max_bin_count_88_V)) else "0";
    icmp_ln895_25_fu_2718_p2 <= "1" when (unsigned(max_bin_count_25_V) > unsigned(max_bin_count_89_V)) else "0";
    icmp_ln895_26_fu_2724_p2 <= "1" when (unsigned(max_bin_count_26_V) > unsigned(max_bin_count_90_V)) else "0";
    icmp_ln895_27_fu_2658_p2 <= "1" when (unsigned(max_bin_count_15_V) > unsigned(max_bin_count_79_V)) else "0";
    icmp_ln895_28_fu_2736_p2 <= "1" when (unsigned(max_bin_count_28_V) > unsigned(max_bin_count_92_V)) else "0";
    icmp_ln895_29_fu_2742_p2 <= "1" when (unsigned(max_bin_count_29_V) > unsigned(max_bin_count_93_V)) else "0";
    icmp_ln895_2_fu_2580_p2 <= "1" when (unsigned(max_bin_count_2_V) > unsigned(max_bin_count_66_V)) else "0";
    icmp_ln895_30_fu_2748_p2 <= "1" when (unsigned(max_bin_count_30_V) > unsigned(max_bin_count_94_V)) else "0";
    icmp_ln895_31_fu_2754_p2 <= "1" when (unsigned(max_bin_count_31_V) > unsigned(max_bin_count_95_V)) else "0";
    icmp_ln895_32_fu_2760_p2 <= "1" when (unsigned(max_bin_count_32_V) > unsigned(max_bin_count_96_V)) else "0";
    icmp_ln895_33_fu_2766_p2 <= "1" when (unsigned(max_bin_count_33_V) > unsigned(max_bin_count_97_V)) else "0";
    icmp_ln895_34_fu_2772_p2 <= "1" when (unsigned(max_bin_count_34_V) > unsigned(max_bin_count_98_V)) else "0";
    icmp_ln895_35_fu_2778_p2 <= "1" when (unsigned(max_bin_count_35_V) > unsigned(max_bin_count_99_V)) else "0";
    icmp_ln895_36_fu_2784_p2 <= "1" when (unsigned(max_bin_count_36_V) > unsigned(max_bin_count_100_V)) else "0";
    icmp_ln895_37_fu_2790_p2 <= "1" when (unsigned(max_bin_count_37_V) > unsigned(max_bin_count_101_V)) else "0";
    icmp_ln895_38_fu_2796_p2 <= "1" when (unsigned(max_bin_count_38_V) > unsigned(max_bin_count_102_V)) else "0";
    icmp_ln895_39_fu_2730_p2 <= "1" when (unsigned(max_bin_count_27_V) > unsigned(max_bin_count_91_V)) else "0";
    icmp_ln895_3_fu_2586_p2 <= "1" when (unsigned(max_bin_count_3_V) > unsigned(max_bin_count_67_V)) else "0";
    icmp_ln895_40_fu_2808_p2 <= "1" when (unsigned(max_bin_count_40_V) > unsigned(max_bin_count_104_V)) else "0";
    icmp_ln895_41_fu_2814_p2 <= "1" when (unsigned(max_bin_count_41_V) > unsigned(max_bin_count_105_V)) else "0";
    icmp_ln895_42_fu_2820_p2 <= "1" when (unsigned(max_bin_count_42_V) > unsigned(max_bin_count_106_V)) else "0";
    icmp_ln895_43_fu_2826_p2 <= "1" when (unsigned(max_bin_count_43_V) > unsigned(max_bin_count_107_V)) else "0";
    icmp_ln895_44_fu_2832_p2 <= "1" when (unsigned(max_bin_count_44_V) > unsigned(max_bin_count_108_V)) else "0";
    icmp_ln895_45_fu_2838_p2 <= "1" when (unsigned(max_bin_count_45_V) > unsigned(max_bin_count_109_V)) else "0";
    icmp_ln895_46_fu_2844_p2 <= "1" when (unsigned(max_bin_count_46_V) > unsigned(max_bin_count_110_V)) else "0";
    icmp_ln895_47_fu_2850_p2 <= "1" when (unsigned(max_bin_count_47_V) > unsigned(max_bin_count_111_V)) else "0";
    icmp_ln895_48_fu_2856_p2 <= "1" when (unsigned(max_bin_count_48_V) > unsigned(max_bin_count_112_V)) else "0";
    icmp_ln895_49_fu_2862_p2 <= "1" when (unsigned(max_bin_count_49_V) > unsigned(max_bin_count_113_V)) else "0";
    icmp_ln895_4_fu_2592_p2 <= "1" when (unsigned(max_bin_count_4_V) > unsigned(max_bin_count_68_V)) else "0";
    icmp_ln895_50_fu_2868_p2 <= "1" when (unsigned(max_bin_count_50_V) > unsigned(max_bin_count_114_V)) else "0";
    icmp_ln895_51_fu_2874_p2 <= "1" when (unsigned(max_bin_count_51_V) > unsigned(max_bin_count_115_V)) else "0";
    icmp_ln895_52_fu_2880_p2 <= "1" when (unsigned(max_bin_count_52_V) > unsigned(max_bin_count_116_V)) else "0";
    icmp_ln895_53_fu_2886_p2 <= "1" when (unsigned(max_bin_count_53_V) > unsigned(max_bin_count_117_V)) else "0";
    icmp_ln895_54_fu_2892_p2 <= "1" when (unsigned(max_bin_count_54_V) > unsigned(max_bin_count_118_V)) else "0";
    icmp_ln895_55_fu_2898_p2 <= "1" when (unsigned(max_bin_count_55_V) > unsigned(max_bin_count_119_V)) else "0";
    icmp_ln895_56_fu_2904_p2 <= "1" when (unsigned(max_bin_count_56_V) > unsigned(max_bin_count_120_V)) else "0";
    icmp_ln895_57_fu_2910_p2 <= "1" when (unsigned(max_bin_count_57_V) > unsigned(max_bin_count_121_V)) else "0";
    icmp_ln895_58_fu_2916_p2 <= "1" when (unsigned(max_bin_count_58_V) > unsigned(max_bin_count_122_V)) else "0";
    icmp_ln895_59_fu_2922_p2 <= "1" when (unsigned(max_bin_count_59_V) > unsigned(max_bin_count_123_V)) else "0";
    icmp_ln895_5_fu_3200_p2 <= "1" when (unsigned(res_max_bin_count_t_s_fu_6099_p3) > unsigned(res_max_bin_count_t_1_fu_6119_p3)) else "0";
    icmp_ln895_60_fu_2928_p2 <= "1" when (unsigned(max_bin_count_60_V) > unsigned(max_bin_count_124_V)) else "0";
    icmp_ln895_61_fu_2934_p2 <= "1" when (unsigned(max_bin_count_61_V) > unsigned(max_bin_count_125_V)) else "0";
    icmp_ln895_62_fu_2940_p2 <= "1" when (unsigned(max_bin_count_62_V) > unsigned(max_bin_count_126_V)) else "0";
    icmp_ln895_63_fu_2946_p2 <= "1" when (unsigned(max_bin_count_63_V) > unsigned(max_bin_count_127_V)) else "0";
    icmp_ln895_64_fu_2802_p2 <= "1" when (unsigned(max_bin_count_39_V) > unsigned(max_bin_count_103_V)) else "0";
    icmp_ln895_65_fu_2952_p2 <= "1" when (unsigned(select_ln895_2_fu_3212_p3) > unsigned(select_ln895_98_fu_3756_p3)) else "0";
    icmp_ln895_66_fu_2956_p2 <= "1" when (unsigned(select_ln895_5_fu_3229_p3) > unsigned(select_ln895_101_fu_3773_p3)) else "0";
    icmp_ln895_67_fu_2960_p2 <= "1" when (unsigned(select_ln895_8_fu_3246_p3) > unsigned(select_ln895_104_fu_3790_p3)) else "0";
    icmp_ln895_68_fu_2964_p2 <= "1" when (unsigned(select_ln895_11_fu_3263_p3) > unsigned(select_ln895_107_fu_3807_p3)) else "0";
    icmp_ln895_69_fu_2968_p2 <= "1" when (unsigned(select_ln895_14_fu_3280_p3) > unsigned(select_ln895_110_fu_3824_p3)) else "0";
    icmp_ln895_6_fu_2598_p2 <= "1" when (unsigned(max_bin_count_5_V) > unsigned(max_bin_count_69_V)) else "0";
    icmp_ln895_70_fu_2972_p2 <= "1" when (unsigned(select_ln895_17_fu_3297_p3) > unsigned(select_ln895_113_fu_3841_p3)) else "0";
    icmp_ln895_71_fu_2976_p2 <= "1" when (unsigned(select_ln895_20_fu_3314_p3) > unsigned(select_ln895_116_fu_3858_p3)) else "0";
    icmp_ln895_72_fu_2980_p2 <= "1" when (unsigned(select_ln895_23_fu_3331_p3) > unsigned(select_ln895_119_fu_3875_p3)) else "0";
    icmp_ln895_73_fu_2984_p2 <= "1" when (unsigned(select_ln895_26_fu_3348_p3) > unsigned(select_ln895_122_fu_3892_p3)) else "0";
    icmp_ln895_74_fu_2988_p2 <= "1" when (unsigned(select_ln895_29_fu_3365_p3) > unsigned(select_ln895_125_fu_3909_p3)) else "0";
    icmp_ln895_75_fu_2992_p2 <= "1" when (unsigned(select_ln895_32_fu_3382_p3) > unsigned(select_ln895_128_fu_3926_p3)) else "0";
    icmp_ln895_76_fu_2996_p2 <= "1" when (unsigned(select_ln895_35_fu_3399_p3) > unsigned(select_ln895_131_fu_3943_p3)) else "0";
    icmp_ln895_77_fu_3000_p2 <= "1" when (unsigned(select_ln895_38_fu_3416_p3) > unsigned(select_ln895_134_fu_3960_p3)) else "0";
    icmp_ln895_78_fu_3004_p2 <= "1" when (unsigned(select_ln895_41_fu_3433_p3) > unsigned(select_ln895_137_fu_3977_p3)) else "0";
    icmp_ln895_79_fu_3008_p2 <= "1" when (unsigned(select_ln895_44_fu_3450_p3) > unsigned(select_ln895_140_fu_3994_p3)) else "0";
    icmp_ln895_7_fu_2610_p2 <= "1" when (unsigned(max_bin_count_7_V) > unsigned(max_bin_count_71_V)) else "0";
    icmp_ln895_80_fu_3012_p2 <= "1" when (unsigned(select_ln895_47_fu_3467_p3) > unsigned(select_ln895_143_fu_4011_p3)) else "0";
    icmp_ln895_81_fu_3016_p2 <= "1" when (unsigned(select_ln895_50_fu_3484_p3) > unsigned(select_ln895_146_fu_4028_p3)) else "0";
    icmp_ln895_82_fu_3020_p2 <= "1" when (unsigned(select_ln895_53_fu_3501_p3) > unsigned(select_ln895_149_fu_4045_p3)) else "0";
    icmp_ln895_83_fu_3024_p2 <= "1" when (unsigned(select_ln895_56_fu_3518_p3) > unsigned(select_ln895_152_fu_4062_p3)) else "0";
    icmp_ln895_84_fu_3028_p2 <= "1" when (unsigned(select_ln895_59_fu_3535_p3) > unsigned(select_ln895_155_fu_4079_p3)) else "0";
    icmp_ln895_85_fu_3032_p2 <= "1" when (unsigned(select_ln895_62_fu_3552_p3) > unsigned(select_ln895_158_fu_4096_p3)) else "0";
    icmp_ln895_86_fu_3036_p2 <= "1" when (unsigned(select_ln895_65_fu_3569_p3) > unsigned(select_ln895_161_fu_4113_p3)) else "0";
    icmp_ln895_87_fu_3040_p2 <= "1" when (unsigned(select_ln895_68_fu_3586_p3) > unsigned(select_ln895_164_fu_4130_p3)) else "0";
    icmp_ln895_88_fu_3044_p2 <= "1" when (unsigned(select_ln895_71_fu_3603_p3) > unsigned(select_ln895_167_fu_4147_p3)) else "0";
    icmp_ln895_89_fu_3048_p2 <= "1" when (unsigned(select_ln895_74_fu_3620_p3) > unsigned(select_ln895_170_fu_4164_p3)) else "0";
    icmp_ln895_8_fu_2616_p2 <= "1" when (unsigned(max_bin_count_8_V) > unsigned(max_bin_count_72_V)) else "0";
    icmp_ln895_90_fu_3052_p2 <= "1" when (unsigned(select_ln895_77_fu_3637_p3) > unsigned(select_ln895_173_fu_4181_p3)) else "0";
    icmp_ln895_91_fu_3056_p2 <= "1" when (unsigned(select_ln895_80_fu_3654_p3) > unsigned(select_ln895_176_fu_4198_p3)) else "0";
    icmp_ln895_92_fu_3060_p2 <= "1" when (unsigned(select_ln895_83_fu_3671_p3) > unsigned(select_ln895_179_fu_4215_p3)) else "0";
    icmp_ln895_93_fu_3064_p2 <= "1" when (unsigned(select_ln895_86_fu_3688_p3) > unsigned(select_ln895_182_fu_4232_p3)) else "0";
    icmp_ln895_94_fu_3068_p2 <= "1" when (unsigned(select_ln895_89_fu_3705_p3) > unsigned(select_ln895_185_fu_4249_p3)) else "0";
    icmp_ln895_95_fu_3072_p2 <= "1" when (unsigned(select_ln895_92_fu_3722_p3) > unsigned(select_ln895_188_fu_4266_p3)) else "0";
    icmp_ln895_96_fu_3076_p2 <= "1" when (unsigned(select_ln895_95_fu_3739_p3) > unsigned(select_ln895_191_fu_4283_p3)) else "0";
    icmp_ln895_97_fu_3080_p2 <= "1" when (unsigned(select_ln303_2_fu_4300_p3) > unsigned(select_ln303_50_fu_4572_p3)) else "0";
    icmp_ln895_98_fu_3084_p2 <= "1" when (unsigned(select_ln303_5_fu_4317_p3) > unsigned(select_ln303_53_fu_4589_p3)) else "0";
    icmp_ln895_99_fu_3088_p2 <= "1" when (unsigned(select_ln303_8_fu_4334_p3) > unsigned(select_ln303_56_fu_4606_p3)) else "0";
    icmp_ln895_9_fu_2622_p2 <= "1" when (unsigned(max_bin_count_9_V) > unsigned(max_bin_count_73_V)) else "0";
    icmp_ln895_fu_2568_p2 <= "1" when (unsigned(max_bin_count_0_V) > unsigned(max_bin_count_64_V)) else "0";
    p_Val2_3_fu_6157_p2 <= (t0_V_fu_6150_p3 or ap_const_lv11_7);
    p_Val2_4_fu_6179_p2 <= (shl_ln_fu_6172_p3 or ap_const_lv12_10);
    res_max_bin_count_V <= res_max_bin_count_t_2_reg_7228;

    res_max_bin_count_V_ap_vld_assign_proc : process(ap_enable_reg_pp0_iter3, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1))) then 
            res_max_bin_count_V_ap_vld <= ap_const_logic_1;
        else 
            res_max_bin_count_V_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    res_max_bin_count_t_1_fu_6119_p3 <= 
        select_ln348_5_reg_7184 when (icmp_ln895_126_fu_3196_p2(0) = '1') else 
        select_ln348_11_reg_7216;
    res_max_bin_count_t_2_fu_6134_p3 <= 
        res_max_bin_count_t_s_fu_6099_p3 when (icmp_ln895_5_fu_3200_p2(0) = '1') else 
        res_max_bin_count_t_1_fu_6119_p3;
    res_max_bin_count_t_s_fu_6099_p3 <= 
        select_ln348_2_reg_7168 when (icmp_ln895_125_fu_3192_p2(0) = '1') else 
        select_ln348_8_reg_7200;
    res_max_bin_r_V <= res_max_bin_r_t_V_3_reg_7233;

    res_max_bin_r_V_ap_vld_assign_proc : process(ap_enable_reg_pp0_iter3, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1))) then 
            res_max_bin_r_V_ap_vld <= ap_const_logic_1;
        else 
            res_max_bin_r_V_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    res_max_bin_r_t_V_1_fu_6112_p3 <= 
        select_ln348_4_fu_6081_p3 when (icmp_ln895_126_fu_3196_p2(0) = '1') else 
        select_ln348_10_reg_7211;
    res_max_bin_r_t_V_3_fu_6142_p3 <= 
        res_max_bin_r_t_V_fu_6092_p3 when (icmp_ln895_5_fu_3200_p2(0) = '1') else 
        res_max_bin_r_t_V_1_fu_6112_p3;
    res_max_bin_r_t_V_fu_6092_p3 <= 
        select_ln348_1_fu_6076_p3 when (icmp_ln895_125_fu_3192_p2(0) = '1') else 
        select_ln348_7_reg_7195;
    res_max_bin_theta_V <= res_max_bin_theta_t_2_reg_7222;

    res_max_bin_theta_V_ap_vld_assign_proc : process(ap_enable_reg_pp0_iter3, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1))) then 
            res_max_bin_theta_V_ap_vld <= ap_const_logic_1;
        else 
            res_max_bin_theta_V_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    res_max_bin_theta_t_1_fu_6106_p3 <= 
        select_ln348_3_reg_7179 when (icmp_ln895_126_fu_3196_p2(0) = '1') else 
        select_ln348_9_reg_7206;
    res_max_bin_theta_t_2_fu_6126_p3 <= 
        res_max_bin_theta_t_s_fu_6086_p3 when (icmp_ln895_5_fu_3200_p2(0) = '1') else 
        res_max_bin_theta_t_1_fu_6106_p3;
    res_max_bin_theta_t_s_fu_6086_p3 <= 
        select_ln348_reg_7163 when (icmp_ln895_125_fu_3192_p2(0) = '1') else 
        select_ln348_6_reg_7190;
    select_ln303_10_fu_4343_p3 <= 
        select_ln895_10_fu_3255_p3 when (icmp_ln895_68_fu_2964_p2(0) = '1') else 
        select_ln895_106_fu_3799_p3;
    select_ln303_11_fu_4351_p3 <= 
        select_ln895_11_fu_3263_p3 when (icmp_ln895_68_fu_2964_p2(0) = '1') else 
        select_ln895_107_fu_3807_p3;
    select_ln303_12_fu_5312_p3 <= 
        select_ln895_12_fu_4864_p3 when (icmp_ln895_69_reg_6606(0) = '1') else 
        select_ln895_108_fu_5088_p3;
    select_ln303_13_fu_4360_p3 <= 
        select_ln895_13_fu_3272_p3 when (icmp_ln895_69_fu_2968_p2(0) = '1') else 
        select_ln895_109_fu_3816_p3;
    select_ln303_14_fu_4368_p3 <= 
        select_ln895_14_fu_3280_p3 when (icmp_ln895_69_fu_2968_p2(0) = '1') else 
        select_ln895_110_fu_3824_p3;
    select_ln303_15_fu_5319_p3 <= 
        select_ln895_15_fu_4871_p3 when (icmp_ln895_70_reg_6621(0) = '1') else 
        select_ln895_111_fu_5095_p3;
    select_ln303_16_fu_4377_p3 <= 
        select_ln895_16_fu_3289_p3 when (icmp_ln895_70_fu_2972_p2(0) = '1') else 
        select_ln895_112_fu_3833_p3;
    select_ln303_17_fu_4385_p3 <= 
        select_ln895_17_fu_3297_p3 when (icmp_ln895_70_fu_2972_p2(0) = '1') else 
        select_ln895_113_fu_3841_p3;
    select_ln303_18_fu_5326_p3 <= 
        select_ln895_18_fu_4878_p3 when (icmp_ln895_71_reg_6636(0) = '1') else 
        select_ln895_114_fu_5102_p3;
    select_ln303_19_fu_4394_p3 <= 
        select_ln895_19_fu_3306_p3 when (icmp_ln895_71_fu_2976_p2(0) = '1') else 
        select_ln895_115_fu_3850_p3;
    select_ln303_1_fu_4292_p3 <= 
        select_ln895_1_fu_3204_p3 when (icmp_ln895_65_fu_2952_p2(0) = '1') else 
        select_ln895_97_fu_3748_p3;
    select_ln303_20_fu_4402_p3 <= 
        select_ln895_20_fu_3314_p3 when (icmp_ln895_71_fu_2976_p2(0) = '1') else 
        select_ln895_116_fu_3858_p3;
    select_ln303_21_fu_5333_p3 <= 
        select_ln895_21_fu_4885_p3 when (icmp_ln895_72_reg_6651(0) = '1') else 
        select_ln895_117_fu_5109_p3;
    select_ln303_22_fu_4411_p3 <= 
        select_ln895_22_fu_3323_p3 when (icmp_ln895_72_fu_2980_p2(0) = '1') else 
        select_ln895_118_fu_3867_p3;
    select_ln303_23_fu_4419_p3 <= 
        select_ln895_23_fu_3331_p3 when (icmp_ln895_72_fu_2980_p2(0) = '1') else 
        select_ln895_119_fu_3875_p3;
    select_ln303_24_fu_5340_p3 <= 
        select_ln895_24_fu_4892_p3 when (icmp_ln895_73_reg_6666(0) = '1') else 
        select_ln895_120_fu_5116_p3;
    select_ln303_25_fu_4428_p3 <= 
        select_ln895_25_fu_3340_p3 when (icmp_ln895_73_fu_2984_p2(0) = '1') else 
        select_ln895_121_fu_3884_p3;
    select_ln303_26_fu_4436_p3 <= 
        select_ln895_26_fu_3348_p3 when (icmp_ln895_73_fu_2984_p2(0) = '1') else 
        select_ln895_122_fu_3892_p3;
    select_ln303_27_fu_5347_p3 <= 
        select_ln895_27_fu_4899_p3 when (icmp_ln895_74_reg_6681(0) = '1') else 
        select_ln895_123_fu_5123_p3;
    select_ln303_28_fu_4445_p3 <= 
        select_ln895_28_fu_3357_p3 when (icmp_ln895_74_fu_2988_p2(0) = '1') else 
        select_ln895_124_fu_3901_p3;
    select_ln303_29_fu_4453_p3 <= 
        select_ln895_29_fu_3365_p3 when (icmp_ln895_74_fu_2988_p2(0) = '1') else 
        select_ln895_125_fu_3909_p3;
    select_ln303_2_fu_4300_p3 <= 
        select_ln895_2_fu_3212_p3 when (icmp_ln895_65_fu_2952_p2(0) = '1') else 
        select_ln895_98_fu_3756_p3;
    select_ln303_30_fu_5354_p3 <= 
        select_ln895_30_fu_4906_p3 when (icmp_ln895_75_reg_6696(0) = '1') else 
        select_ln895_126_fu_5130_p3;
    select_ln303_31_fu_4462_p3 <= 
        select_ln895_31_fu_3374_p3 when (icmp_ln895_75_fu_2992_p2(0) = '1') else 
        select_ln895_127_fu_3918_p3;
    select_ln303_32_fu_4470_p3 <= 
        select_ln895_32_fu_3382_p3 when (icmp_ln895_75_fu_2992_p2(0) = '1') else 
        select_ln895_128_fu_3926_p3;
    select_ln303_33_fu_5361_p3 <= 
        select_ln895_33_fu_4913_p3 when (icmp_ln895_76_reg_6711(0) = '1') else 
        select_ln895_129_fu_5137_p3;
    select_ln303_34_fu_4479_p3 <= 
        select_ln895_34_fu_3391_p3 when (icmp_ln895_76_fu_2996_p2(0) = '1') else 
        select_ln895_130_fu_3935_p3;
    select_ln303_35_fu_4487_p3 <= 
        select_ln895_35_fu_3399_p3 when (icmp_ln895_76_fu_2996_p2(0) = '1') else 
        select_ln895_131_fu_3943_p3;
    select_ln303_36_fu_5368_p3 <= 
        select_ln895_36_fu_4920_p3 when (icmp_ln895_77_reg_6726(0) = '1') else 
        select_ln895_132_fu_5144_p3;
    select_ln303_37_fu_4496_p3 <= 
        select_ln895_37_fu_3408_p3 when (icmp_ln895_77_fu_3000_p2(0) = '1') else 
        select_ln895_133_fu_3952_p3;
    select_ln303_38_fu_4504_p3 <= 
        select_ln895_38_fu_3416_p3 when (icmp_ln895_77_fu_3000_p2(0) = '1') else 
        select_ln895_134_fu_3960_p3;
    select_ln303_39_fu_5375_p3 <= 
        select_ln895_39_fu_4927_p3 when (icmp_ln895_78_reg_6741(0) = '1') else 
        select_ln895_135_fu_5151_p3;
    select_ln303_3_fu_5291_p3 <= 
        select_ln895_3_fu_4843_p3 when (icmp_ln895_66_reg_6561(0) = '1') else 
        select_ln895_99_fu_5067_p3;
    select_ln303_40_fu_4513_p3 <= 
        select_ln895_40_fu_3425_p3 when (icmp_ln895_78_fu_3004_p2(0) = '1') else 
        select_ln895_136_fu_3969_p3;
    select_ln303_41_fu_4521_p3 <= 
        select_ln895_41_fu_3433_p3 when (icmp_ln895_78_fu_3004_p2(0) = '1') else 
        select_ln895_137_fu_3977_p3;
    select_ln303_42_fu_5382_p3 <= 
        select_ln895_42_fu_4934_p3 when (icmp_ln895_79_reg_6756(0) = '1') else 
        select_ln895_138_fu_5158_p3;
    select_ln303_43_fu_4530_p3 <= 
        select_ln895_43_fu_3442_p3 when (icmp_ln895_79_fu_3008_p2(0) = '1') else 
        select_ln895_139_fu_3986_p3;
    select_ln303_44_fu_4538_p3 <= 
        select_ln895_44_fu_3450_p3 when (icmp_ln895_79_fu_3008_p2(0) = '1') else 
        select_ln895_140_fu_3994_p3;
    select_ln303_45_fu_5389_p3 <= 
        select_ln895_45_fu_4941_p3 when (icmp_ln895_80_reg_6771(0) = '1') else 
        select_ln895_141_fu_5165_p3;
    select_ln303_46_fu_4547_p3 <= 
        select_ln895_46_fu_3459_p3 when (icmp_ln895_80_fu_3012_p2(0) = '1') else 
        select_ln895_142_fu_4003_p3;
    select_ln303_47_fu_4555_p3 <= 
        select_ln895_47_fu_3467_p3 when (icmp_ln895_80_fu_3012_p2(0) = '1') else 
        select_ln895_143_fu_4011_p3;
    select_ln303_48_fu_5396_p3 <= 
        select_ln895_48_fu_4948_p3 when (icmp_ln895_81_reg_6786(0) = '1') else 
        select_ln895_144_fu_5172_p3;
    select_ln303_49_fu_4564_p3 <= 
        select_ln895_49_fu_3476_p3 when (icmp_ln895_81_fu_3016_p2(0) = '1') else 
        select_ln895_145_fu_4020_p3;
    select_ln303_4_fu_4309_p3 <= 
        select_ln895_4_fu_3221_p3 when (icmp_ln895_66_fu_2956_p2(0) = '1') else 
        select_ln895_100_fu_3765_p3;
    select_ln303_50_fu_4572_p3 <= 
        select_ln895_50_fu_3484_p3 when (icmp_ln895_81_fu_3016_p2(0) = '1') else 
        select_ln895_146_fu_4028_p3;
    select_ln303_51_fu_5403_p3 <= 
        select_ln895_51_fu_4955_p3 when (icmp_ln895_82_reg_6801(0) = '1') else 
        select_ln895_147_fu_5179_p3;
    select_ln303_52_fu_4581_p3 <= 
        select_ln895_52_fu_3493_p3 when (icmp_ln895_82_fu_3020_p2(0) = '1') else 
        select_ln895_148_fu_4037_p3;
    select_ln303_53_fu_4589_p3 <= 
        select_ln895_53_fu_3501_p3 when (icmp_ln895_82_fu_3020_p2(0) = '1') else 
        select_ln895_149_fu_4045_p3;
    select_ln303_54_fu_5410_p3 <= 
        select_ln895_54_fu_4962_p3 when (icmp_ln895_83_reg_6816(0) = '1') else 
        select_ln895_150_fu_5186_p3;
    select_ln303_55_fu_4598_p3 <= 
        select_ln895_55_fu_3510_p3 when (icmp_ln895_83_fu_3024_p2(0) = '1') else 
        select_ln895_151_fu_4054_p3;
    select_ln303_56_fu_4606_p3 <= 
        select_ln895_56_fu_3518_p3 when (icmp_ln895_83_fu_3024_p2(0) = '1') else 
        select_ln895_152_fu_4062_p3;
    select_ln303_57_fu_5417_p3 <= 
        select_ln895_57_fu_4969_p3 when (icmp_ln895_84_reg_6831(0) = '1') else 
        select_ln895_153_fu_5193_p3;
    select_ln303_58_fu_4615_p3 <= 
        select_ln895_58_fu_3527_p3 when (icmp_ln895_84_fu_3028_p2(0) = '1') else 
        select_ln895_154_fu_4071_p3;
    select_ln303_59_fu_4623_p3 <= 
        select_ln895_59_fu_3535_p3 when (icmp_ln895_84_fu_3028_p2(0) = '1') else 
        select_ln895_155_fu_4079_p3;
    select_ln303_5_fu_4317_p3 <= 
        select_ln895_5_fu_3229_p3 when (icmp_ln895_66_fu_2956_p2(0) = '1') else 
        select_ln895_101_fu_3773_p3;
    select_ln303_60_fu_5424_p3 <= 
        select_ln895_60_fu_4976_p3 when (icmp_ln895_85_reg_6846(0) = '1') else 
        select_ln895_156_fu_5200_p3;
    select_ln303_61_fu_4632_p3 <= 
        select_ln895_61_fu_3544_p3 when (icmp_ln895_85_fu_3032_p2(0) = '1') else 
        select_ln895_157_fu_4088_p3;
    select_ln303_62_fu_4640_p3 <= 
        select_ln895_62_fu_3552_p3 when (icmp_ln895_85_fu_3032_p2(0) = '1') else 
        select_ln895_158_fu_4096_p3;
    select_ln303_63_fu_5431_p3 <= 
        select_ln895_63_fu_4983_p3 when (icmp_ln895_86_reg_6861(0) = '1') else 
        select_ln895_159_fu_5207_p3;
    select_ln303_64_fu_4649_p3 <= 
        select_ln895_64_fu_3561_p3 when (icmp_ln895_86_fu_3036_p2(0) = '1') else 
        select_ln895_160_fu_4105_p3;
    select_ln303_65_fu_4657_p3 <= 
        select_ln895_65_fu_3569_p3 when (icmp_ln895_86_fu_3036_p2(0) = '1') else 
        select_ln895_161_fu_4113_p3;
    select_ln303_66_fu_5438_p3 <= 
        select_ln895_66_fu_4990_p3 when (icmp_ln895_87_reg_6876(0) = '1') else 
        select_ln895_162_fu_5214_p3;
    select_ln303_67_fu_4666_p3 <= 
        select_ln895_67_fu_3578_p3 when (icmp_ln895_87_fu_3040_p2(0) = '1') else 
        select_ln895_163_fu_4122_p3;
    select_ln303_68_fu_4674_p3 <= 
        select_ln895_68_fu_3586_p3 when (icmp_ln895_87_fu_3040_p2(0) = '1') else 
        select_ln895_164_fu_4130_p3;
    select_ln303_69_fu_5445_p3 <= 
        select_ln895_69_fu_4997_p3 when (icmp_ln895_88_reg_6891(0) = '1') else 
        select_ln895_165_fu_5221_p3;
    select_ln303_6_fu_5298_p3 <= 
        select_ln895_6_fu_4850_p3 when (icmp_ln895_67_reg_6576(0) = '1') else 
        select_ln895_102_fu_5074_p3;
    select_ln303_70_fu_4683_p3 <= 
        select_ln895_70_fu_3595_p3 when (icmp_ln895_88_fu_3044_p2(0) = '1') else 
        select_ln895_166_fu_4139_p3;
    select_ln303_71_fu_4691_p3 <= 
        select_ln895_71_fu_3603_p3 when (icmp_ln895_88_fu_3044_p2(0) = '1') else 
        select_ln895_167_fu_4147_p3;
    select_ln303_72_fu_5452_p3 <= 
        select_ln895_72_fu_5004_p3 when (icmp_ln895_89_reg_6906(0) = '1') else 
        select_ln895_168_fu_5228_p3;
    select_ln303_73_fu_4700_p3 <= 
        select_ln895_73_fu_3612_p3 when (icmp_ln895_89_fu_3048_p2(0) = '1') else 
        select_ln895_169_fu_4156_p3;
    select_ln303_74_fu_4708_p3 <= 
        select_ln895_74_fu_3620_p3 when (icmp_ln895_89_fu_3048_p2(0) = '1') else 
        select_ln895_170_fu_4164_p3;
    select_ln303_75_fu_5459_p3 <= 
        select_ln895_75_fu_5011_p3 when (icmp_ln895_90_reg_6921(0) = '1') else 
        select_ln895_171_fu_5235_p3;
    select_ln303_76_fu_4717_p3 <= 
        select_ln895_76_fu_3629_p3 when (icmp_ln895_90_fu_3052_p2(0) = '1') else 
        select_ln895_172_fu_4173_p3;
    select_ln303_77_fu_4725_p3 <= 
        select_ln895_77_fu_3637_p3 when (icmp_ln895_90_fu_3052_p2(0) = '1') else 
        select_ln895_173_fu_4181_p3;
    select_ln303_78_fu_5466_p3 <= 
        select_ln895_78_fu_5018_p3 when (icmp_ln895_91_reg_6936(0) = '1') else 
        select_ln895_174_fu_5242_p3;
    select_ln303_79_fu_4734_p3 <= 
        select_ln895_79_fu_3646_p3 when (icmp_ln895_91_fu_3056_p2(0) = '1') else 
        select_ln895_175_fu_4190_p3;
    select_ln303_7_fu_4326_p3 <= 
        select_ln895_7_fu_3238_p3 when (icmp_ln895_67_fu_2960_p2(0) = '1') else 
        select_ln895_103_fu_3782_p3;
    select_ln303_80_fu_4742_p3 <= 
        select_ln895_80_fu_3654_p3 when (icmp_ln895_91_fu_3056_p2(0) = '1') else 
        select_ln895_176_fu_4198_p3;
    select_ln303_81_fu_5473_p3 <= 
        select_ln895_81_fu_5025_p3 when (icmp_ln895_92_reg_6951(0) = '1') else 
        select_ln895_177_fu_5249_p3;
    select_ln303_82_fu_4751_p3 <= 
        select_ln895_82_fu_3663_p3 when (icmp_ln895_92_fu_3060_p2(0) = '1') else 
        select_ln895_178_fu_4207_p3;
    select_ln303_83_fu_4759_p3 <= 
        select_ln895_83_fu_3671_p3 when (icmp_ln895_92_fu_3060_p2(0) = '1') else 
        select_ln895_179_fu_4215_p3;
    select_ln303_84_fu_5480_p3 <= 
        select_ln895_84_fu_5032_p3 when (icmp_ln895_93_reg_6966(0) = '1') else 
        select_ln895_180_fu_5256_p3;
    select_ln303_85_fu_4768_p3 <= 
        select_ln895_85_fu_3680_p3 when (icmp_ln895_93_fu_3064_p2(0) = '1') else 
        select_ln895_181_fu_4224_p3;
    select_ln303_86_fu_4776_p3 <= 
        select_ln895_86_fu_3688_p3 when (icmp_ln895_93_fu_3064_p2(0) = '1') else 
        select_ln895_182_fu_4232_p3;
    select_ln303_87_fu_5487_p3 <= 
        select_ln895_87_fu_5039_p3 when (icmp_ln895_94_reg_6981(0) = '1') else 
        select_ln895_183_fu_5263_p3;
    select_ln303_88_fu_4785_p3 <= 
        select_ln895_88_fu_3697_p3 when (icmp_ln895_94_fu_3068_p2(0) = '1') else 
        select_ln895_184_fu_4241_p3;
    select_ln303_89_fu_4793_p3 <= 
        select_ln895_89_fu_3705_p3 when (icmp_ln895_94_fu_3068_p2(0) = '1') else 
        select_ln895_185_fu_4249_p3;
    select_ln303_8_fu_4334_p3 <= 
        select_ln895_8_fu_3246_p3 when (icmp_ln895_67_fu_2960_p2(0) = '1') else 
        select_ln895_104_fu_3790_p3;
    select_ln303_90_fu_5494_p3 <= 
        select_ln895_90_fu_5046_p3 when (icmp_ln895_95_reg_6996(0) = '1') else 
        select_ln895_186_fu_5270_p3;
    select_ln303_91_fu_4802_p3 <= 
        select_ln895_91_fu_3714_p3 when (icmp_ln895_95_fu_3072_p2(0) = '1') else 
        select_ln895_187_fu_4258_p3;
    select_ln303_92_fu_4810_p3 <= 
        select_ln895_92_fu_3722_p3 when (icmp_ln895_95_fu_3072_p2(0) = '1') else 
        select_ln895_188_fu_4266_p3;
    select_ln303_93_fu_5501_p3 <= 
        select_ln895_93_fu_5053_p3 when (icmp_ln895_96_reg_7011(0) = '1') else 
        select_ln895_189_fu_5277_p3;
    select_ln303_94_fu_4819_p3 <= 
        select_ln895_94_fu_3731_p3 when (icmp_ln895_96_fu_3076_p2(0) = '1') else 
        select_ln895_190_fu_4275_p3;
    select_ln303_95_fu_4827_p3 <= 
        select_ln895_95_fu_3739_p3 when (icmp_ln895_96_fu_3076_p2(0) = '1') else 
        select_ln895_191_fu_4283_p3;
    select_ln303_9_fu_5305_p3 <= 
        select_ln895_9_fu_4857_p3 when (icmp_ln895_68_reg_6591(0) = '1') else 
        select_ln895_105_fu_5081_p3;
    select_ln303_fu_5284_p3 <= 
        select_ln895_fu_4836_p3 when (icmp_ln895_65_reg_6546(0) = '1') else 
        select_ln895_96_fu_5060_p3;
    select_ln318_10_fu_5569_p3 <= 
        select_ln303_10_reg_6596 when (icmp_ln895_100_reg_7047(0) = '1') else 
        select_ln303_58_reg_6836;
    select_ln318_11_fu_5574_p3 <= 
        select_ln303_11_reg_6601 when (icmp_ln895_100_reg_7047(0) = '1') else 
        select_ln303_59_reg_6841;
    select_ln318_12_fu_5580_p3 <= 
        select_ln303_12_fu_5312_p3 when (icmp_ln895_101_reg_7054(0) = '1') else 
        select_ln303_60_fu_5424_p3;
    select_ln318_13_fu_5587_p3 <= 
        select_ln303_13_reg_6611 when (icmp_ln895_101_reg_7054(0) = '1') else 
        select_ln303_61_reg_6851;
    select_ln318_14_fu_5592_p3 <= 
        select_ln303_14_reg_6616 when (icmp_ln895_101_reg_7054(0) = '1') else 
        select_ln303_62_reg_6856;
    select_ln318_15_fu_5598_p3 <= 
        select_ln303_15_fu_5319_p3 when (icmp_ln895_102_reg_7061(0) = '1') else 
        select_ln303_63_fu_5431_p3;
    select_ln318_16_fu_5605_p3 <= 
        select_ln303_16_reg_6626 when (icmp_ln895_102_reg_7061(0) = '1') else 
        select_ln303_64_reg_6866;
    select_ln318_17_fu_5610_p3 <= 
        select_ln303_17_reg_6631 when (icmp_ln895_102_reg_7061(0) = '1') else 
        select_ln303_65_reg_6871;
    select_ln318_18_fu_5616_p3 <= 
        select_ln303_18_fu_5326_p3 when (icmp_ln895_103_reg_7068(0) = '1') else 
        select_ln303_66_fu_5438_p3;
    select_ln318_19_fu_5623_p3 <= 
        select_ln303_19_reg_6641 when (icmp_ln895_103_reg_7068(0) = '1') else 
        select_ln303_67_reg_6881;
    select_ln318_1_fu_5515_p3 <= 
        select_ln303_1_reg_6551 when (icmp_ln895_97_reg_7026(0) = '1') else 
        select_ln303_49_reg_6791;
    select_ln318_20_fu_5628_p3 <= 
        select_ln303_20_reg_6646 when (icmp_ln895_103_reg_7068(0) = '1') else 
        select_ln303_68_reg_6886;
    select_ln318_21_fu_5634_p3 <= 
        select_ln303_21_fu_5333_p3 when (icmp_ln895_104_reg_7075(0) = '1') else 
        select_ln303_69_fu_5445_p3;
    select_ln318_22_fu_5641_p3 <= 
        select_ln303_22_reg_6656 when (icmp_ln895_104_reg_7075(0) = '1') else 
        select_ln303_70_reg_6896;
    select_ln318_23_fu_5646_p3 <= 
        select_ln303_23_reg_6661 when (icmp_ln895_104_reg_7075(0) = '1') else 
        select_ln303_71_reg_6901;
    select_ln318_24_fu_5652_p3 <= 
        select_ln303_24_fu_5340_p3 when (icmp_ln895_105_reg_7082(0) = '1') else 
        select_ln303_72_fu_5452_p3;
    select_ln318_25_fu_5659_p3 <= 
        select_ln303_25_reg_6671 when (icmp_ln895_105_reg_7082(0) = '1') else 
        select_ln303_73_reg_6911;
    select_ln318_26_fu_5664_p3 <= 
        select_ln303_26_reg_6676 when (icmp_ln895_105_reg_7082(0) = '1') else 
        select_ln303_74_reg_6916;
    select_ln318_27_fu_5670_p3 <= 
        select_ln303_27_fu_5347_p3 when (icmp_ln895_106_reg_7089(0) = '1') else 
        select_ln303_75_fu_5459_p3;
    select_ln318_28_fu_5677_p3 <= 
        select_ln303_28_reg_6686 when (icmp_ln895_106_reg_7089(0) = '1') else 
        select_ln303_76_reg_6926;
    select_ln318_29_fu_5682_p3 <= 
        select_ln303_29_reg_6691 when (icmp_ln895_106_reg_7089(0) = '1') else 
        select_ln303_77_reg_6931;
    select_ln318_2_fu_5520_p3 <= 
        select_ln303_2_reg_6556 when (icmp_ln895_97_reg_7026(0) = '1') else 
        select_ln303_50_reg_6796;
    select_ln318_30_fu_5688_p3 <= 
        select_ln303_30_fu_5354_p3 when (icmp_ln895_107_reg_7096(0) = '1') else 
        select_ln303_78_fu_5466_p3;
    select_ln318_31_fu_5695_p3 <= 
        select_ln303_31_reg_6701 when (icmp_ln895_107_reg_7096(0) = '1') else 
        select_ln303_79_reg_6941;
    select_ln318_32_fu_5700_p3 <= 
        select_ln303_32_reg_6706 when (icmp_ln895_107_reg_7096(0) = '1') else 
        select_ln303_80_reg_6946;
    select_ln318_33_fu_5706_p3 <= 
        select_ln303_33_fu_5361_p3 when (icmp_ln895_108_reg_7103(0) = '1') else 
        select_ln303_81_fu_5473_p3;
    select_ln318_34_fu_5713_p3 <= 
        select_ln303_34_reg_6716 when (icmp_ln895_108_reg_7103(0) = '1') else 
        select_ln303_82_reg_6956;
    select_ln318_35_fu_5718_p3 <= 
        select_ln303_35_reg_6721 when (icmp_ln895_108_reg_7103(0) = '1') else 
        select_ln303_83_reg_6961;
    select_ln318_36_fu_5724_p3 <= 
        select_ln303_36_fu_5368_p3 when (icmp_ln895_109_reg_7110(0) = '1') else 
        select_ln303_84_fu_5480_p3;
    select_ln318_37_fu_5731_p3 <= 
        select_ln303_37_reg_6731 when (icmp_ln895_109_reg_7110(0) = '1') else 
        select_ln303_85_reg_6971;
    select_ln318_38_fu_5736_p3 <= 
        select_ln303_38_reg_6736 when (icmp_ln895_109_reg_7110(0) = '1') else 
        select_ln303_86_reg_6976;
    select_ln318_39_fu_5742_p3 <= 
        select_ln303_39_fu_5375_p3 when (icmp_ln895_110_reg_7117(0) = '1') else 
        select_ln303_87_fu_5487_p3;
    select_ln318_3_fu_5526_p3 <= 
        select_ln303_3_fu_5291_p3 when (icmp_ln895_98_reg_7033(0) = '1') else 
        select_ln303_51_fu_5403_p3;
    select_ln318_40_fu_5749_p3 <= 
        select_ln303_40_reg_6746 when (icmp_ln895_110_reg_7117(0) = '1') else 
        select_ln303_88_reg_6986;
    select_ln318_41_fu_5754_p3 <= 
        select_ln303_41_reg_6751 when (icmp_ln895_110_reg_7117(0) = '1') else 
        select_ln303_89_reg_6991;
    select_ln318_42_fu_5760_p3 <= 
        select_ln303_42_fu_5382_p3 when (icmp_ln895_111_reg_7124(0) = '1') else 
        select_ln303_90_fu_5494_p3;
    select_ln318_43_fu_5767_p3 <= 
        select_ln303_43_reg_6761 when (icmp_ln895_111_reg_7124(0) = '1') else 
        select_ln303_91_reg_7001;
    select_ln318_44_fu_5772_p3 <= 
        select_ln303_44_reg_6766 when (icmp_ln895_111_reg_7124(0) = '1') else 
        select_ln303_92_reg_7006;
    select_ln318_45_fu_5778_p3 <= 
        select_ln303_45_fu_5389_p3 when (icmp_ln895_112_reg_7131(0) = '1') else 
        select_ln303_93_fu_5501_p3;
    select_ln318_46_fu_5785_p3 <= 
        select_ln303_46_reg_6776 when (icmp_ln895_112_reg_7131(0) = '1') else 
        select_ln303_94_reg_7016;
    select_ln318_47_fu_5790_p3 <= 
        select_ln303_47_reg_6781 when (icmp_ln895_112_reg_7131(0) = '1') else 
        select_ln303_95_reg_7021;
    select_ln318_4_fu_5533_p3 <= 
        select_ln303_4_reg_6566 when (icmp_ln895_98_reg_7033(0) = '1') else 
        select_ln303_52_reg_6806;
    select_ln318_5_fu_5538_p3 <= 
        select_ln303_5_reg_6571 when (icmp_ln895_98_reg_7033(0) = '1') else 
        select_ln303_53_reg_6811;
    select_ln318_6_fu_5544_p3 <= 
        select_ln303_6_fu_5298_p3 when (icmp_ln895_99_reg_7040(0) = '1') else 
        select_ln303_54_fu_5410_p3;
    select_ln318_7_fu_5551_p3 <= 
        select_ln303_7_reg_6581 when (icmp_ln895_99_reg_7040(0) = '1') else 
        select_ln303_55_reg_6821;
    select_ln318_8_fu_5556_p3 <= 
        select_ln303_8_reg_6586 when (icmp_ln895_99_reg_7040(0) = '1') else 
        select_ln303_56_reg_6826;
    select_ln318_9_fu_5562_p3 <= 
        select_ln303_9_fu_5305_p3 when (icmp_ln895_100_reg_7047(0) = '1') else 
        select_ln303_57_fu_5417_p3;
    select_ln318_fu_5508_p3 <= 
        select_ln303_fu_5284_p3 when (icmp_ln895_97_reg_7026(0) = '1') else 
        select_ln303_48_fu_5396_p3;
    select_ln333_10_fu_5879_p3 <= 
        select_ln318_10_fu_5569_p3 when (icmp_ln895_116_fu_3156_p2(0) = '1') else 
        select_ln318_34_fu_5713_p3;
    select_ln333_11_fu_5887_p3 <= 
        select_ln318_11_fu_5574_p3 when (icmp_ln895_116_fu_3156_p2(0) = '1') else 
        select_ln318_35_fu_5718_p3;
    select_ln333_12_fu_5896_p3 <= 
        select_ln318_12_fu_5580_p3 when (icmp_ln895_117_fu_3160_p2(0) = '1') else 
        select_ln318_36_fu_5724_p3;
    select_ln333_13_fu_5904_p3 <= 
        select_ln318_13_fu_5587_p3 when (icmp_ln895_117_fu_3160_p2(0) = '1') else 
        select_ln318_37_fu_5731_p3;
    select_ln333_14_fu_5912_p3 <= 
        select_ln318_14_fu_5592_p3 when (icmp_ln895_117_fu_3160_p2(0) = '1') else 
        select_ln318_38_fu_5736_p3;
    select_ln333_15_fu_5921_p3 <= 
        select_ln318_15_fu_5598_p3 when (icmp_ln895_118_fu_3164_p2(0) = '1') else 
        select_ln318_39_fu_5742_p3;
    select_ln333_16_fu_5929_p3 <= 
        select_ln318_16_fu_5605_p3 when (icmp_ln895_118_fu_3164_p2(0) = '1') else 
        select_ln318_40_fu_5749_p3;
    select_ln333_17_fu_5937_p3 <= 
        select_ln318_17_fu_5610_p3 when (icmp_ln895_118_fu_3164_p2(0) = '1') else 
        select_ln318_41_fu_5754_p3;
    select_ln333_18_fu_5946_p3 <= 
        select_ln318_18_fu_5616_p3 when (icmp_ln895_119_fu_3168_p2(0) = '1') else 
        select_ln318_42_fu_5760_p3;
    select_ln333_19_fu_5954_p3 <= 
        select_ln318_19_fu_5623_p3 when (icmp_ln895_119_fu_3168_p2(0) = '1') else 
        select_ln318_43_fu_5767_p3;
    select_ln333_1_fu_5804_p3 <= 
        select_ln318_1_fu_5515_p3 when (icmp_ln895_113_fu_3144_p2(0) = '1') else 
        select_ln318_25_fu_5659_p3;
    select_ln333_20_fu_5962_p3 <= 
        select_ln318_20_fu_5628_p3 when (icmp_ln895_119_fu_3168_p2(0) = '1') else 
        select_ln318_44_fu_5772_p3;
    select_ln333_21_fu_5971_p3 <= 
        select_ln318_21_fu_5634_p3 when (icmp_ln895_120_fu_3172_p2(0) = '1') else 
        select_ln318_45_fu_5778_p3;
    select_ln333_22_fu_5979_p3 <= 
        select_ln318_22_fu_5641_p3 when (icmp_ln895_120_fu_3172_p2(0) = '1') else 
        select_ln318_46_fu_5785_p3;
    select_ln333_23_fu_5987_p3 <= 
        select_ln318_23_fu_5646_p3 when (icmp_ln895_120_fu_3172_p2(0) = '1') else 
        select_ln318_47_fu_5790_p3;
    select_ln333_2_fu_5812_p3 <= 
        select_ln318_2_fu_5520_p3 when (icmp_ln895_113_fu_3144_p2(0) = '1') else 
        select_ln318_26_fu_5664_p3;
    select_ln333_3_fu_5821_p3 <= 
        select_ln318_3_fu_5526_p3 when (icmp_ln895_114_fu_3148_p2(0) = '1') else 
        select_ln318_27_fu_5670_p3;
    select_ln333_4_fu_5829_p3 <= 
        select_ln318_4_fu_5533_p3 when (icmp_ln895_114_fu_3148_p2(0) = '1') else 
        select_ln318_28_fu_5677_p3;
    select_ln333_5_fu_5837_p3 <= 
        select_ln318_5_fu_5538_p3 when (icmp_ln895_114_fu_3148_p2(0) = '1') else 
        select_ln318_29_fu_5682_p3;
    select_ln333_6_fu_5846_p3 <= 
        select_ln318_6_fu_5544_p3 when (icmp_ln895_115_fu_3152_p2(0) = '1') else 
        select_ln318_30_fu_5688_p3;
    select_ln333_7_fu_5854_p3 <= 
        select_ln318_7_fu_5551_p3 when (icmp_ln895_115_fu_3152_p2(0) = '1') else 
        select_ln318_31_fu_5695_p3;
    select_ln333_8_fu_5862_p3 <= 
        select_ln318_8_fu_5556_p3 when (icmp_ln895_115_fu_3152_p2(0) = '1') else 
        select_ln318_32_fu_5700_p3;
    select_ln333_9_fu_5871_p3 <= 
        select_ln318_9_fu_5562_p3 when (icmp_ln895_116_fu_3156_p2(0) = '1') else 
        select_ln318_33_fu_5706_p3;
    select_ln333_fu_5796_p3 <= 
        select_ln318_fu_5508_p3 when (icmp_ln895_113_fu_3144_p2(0) = '1') else 
        select_ln318_24_fu_5652_p3;
    select_ln348_10_fu_6060_p3 <= 
        select_ln333_10_fu_5879_p3 when (icmp_ln895_124_fu_3188_p2(0) = '1') else 
        select_ln333_22_fu_5979_p3;
    select_ln348_11_fu_6068_p3 <= 
        select_ln333_11_fu_5887_p3 when (icmp_ln895_124_fu_3188_p2(0) = '1') else 
        select_ln333_23_fu_5987_p3;
    select_ln348_1_fu_6076_p3 <= 
        select_ln333_1_reg_7138 when (icmp_ln895_121_reg_7158(0) = '1') else 
        select_ln333_13_reg_7148;
    select_ln348_2_fu_6004_p3 <= 
        select_ln333_2_fu_5812_p3 when (icmp_ln895_121_fu_3176_p2(0) = '1') else 
        select_ln333_14_fu_5912_p3;
    select_ln348_3_fu_6012_p3 <= 
        select_ln333_3_fu_5821_p3 when (icmp_ln895_122_fu_3180_p2(0) = '1') else 
        select_ln333_15_fu_5921_p3;
    select_ln348_4_fu_6081_p3 <= 
        select_ln333_4_reg_7143 when (icmp_ln895_122_reg_7174(0) = '1') else 
        select_ln333_16_reg_7153;
    select_ln348_5_fu_6020_p3 <= 
        select_ln333_5_fu_5837_p3 when (icmp_ln895_122_fu_3180_p2(0) = '1') else 
        select_ln333_17_fu_5937_p3;
    select_ln348_6_fu_6028_p3 <= 
        select_ln333_6_fu_5846_p3 when (icmp_ln895_123_fu_3184_p2(0) = '1') else 
        select_ln333_18_fu_5946_p3;
    select_ln348_7_fu_6036_p3 <= 
        select_ln333_7_fu_5854_p3 when (icmp_ln895_123_fu_3184_p2(0) = '1') else 
        select_ln333_19_fu_5954_p3;
    select_ln348_8_fu_6044_p3 <= 
        select_ln333_8_fu_5862_p3 when (icmp_ln895_123_fu_3184_p2(0) = '1') else 
        select_ln333_20_fu_5962_p3;
    select_ln348_9_fu_6052_p3 <= 
        select_ln333_9_fu_5871_p3 when (icmp_ln895_124_fu_3188_p2(0) = '1') else 
        select_ln333_21_fu_5971_p3;
    select_ln348_fu_5996_p3 <= 
        select_ln333_fu_5796_p3 when (icmp_ln895_121_fu_3176_p2(0) = '1') else 
        select_ln333_12_fu_5896_p3;
    select_ln895_100_fu_3765_p3 <= 
        max_bin_r_33_V when (icmp_ln895_33_fu_2766_p2(0) = '1') else 
        max_bin_r_97_V;
    select_ln895_101_fu_3773_p3 <= 
        max_bin_count_33_V when (icmp_ln895_33_fu_2766_p2(0) = '1') else 
        max_bin_count_97_V;
    select_ln895_102_fu_5074_p3 <= 
        ap_const_lv7_22 when (icmp_ln895_34_reg_6396(0) = '1') else 
        ap_const_lv7_62;
    select_ln895_103_fu_3782_p3 <= 
        max_bin_r_34_V when (icmp_ln895_34_fu_2772_p2(0) = '1') else 
        max_bin_r_98_V;
    select_ln895_104_fu_3790_p3 <= 
        max_bin_count_34_V when (icmp_ln895_34_fu_2772_p2(0) = '1') else 
        max_bin_count_98_V;
    select_ln895_105_fu_5081_p3 <= 
        ap_const_lv7_23 when (icmp_ln895_35_reg_6401(0) = '1') else 
        ap_const_lv7_63;
    select_ln895_106_fu_3799_p3 <= 
        max_bin_r_35_V when (icmp_ln895_35_fu_2778_p2(0) = '1') else 
        max_bin_r_99_V;
    select_ln895_107_fu_3807_p3 <= 
        max_bin_count_35_V when (icmp_ln895_35_fu_2778_p2(0) = '1') else 
        max_bin_count_99_V;
    select_ln895_108_fu_5088_p3 <= 
        ap_const_lv7_24 when (icmp_ln895_36_reg_6406(0) = '1') else 
        ap_const_lv7_64;
    select_ln895_109_fu_3816_p3 <= 
        max_bin_r_36_V when (icmp_ln895_36_fu_2784_p2(0) = '1') else 
        max_bin_r_100_V;
    select_ln895_10_fu_3255_p3 <= 
        max_bin_r_3_V when (icmp_ln895_3_fu_2586_p2(0) = '1') else 
        max_bin_r_67_V;
    select_ln895_110_fu_3824_p3 <= 
        max_bin_count_36_V when (icmp_ln895_36_fu_2784_p2(0) = '1') else 
        max_bin_count_100_V;
    select_ln895_111_fu_5095_p3 <= 
        ap_const_lv7_25 when (icmp_ln895_37_reg_6411(0) = '1') else 
        ap_const_lv7_65;
    select_ln895_112_fu_3833_p3 <= 
        max_bin_r_37_V when (icmp_ln895_37_fu_2790_p2(0) = '1') else 
        max_bin_r_101_V;
    select_ln895_113_fu_3841_p3 <= 
        max_bin_count_37_V when (icmp_ln895_37_fu_2790_p2(0) = '1') else 
        max_bin_count_101_V;
    select_ln895_114_fu_5102_p3 <= 
        ap_const_lv7_26 when (icmp_ln895_38_reg_6416(0) = '1') else 
        ap_const_lv7_66;
    select_ln895_115_fu_3850_p3 <= 
        max_bin_r_38_V when (icmp_ln895_38_fu_2796_p2(0) = '1') else 
        max_bin_r_102_V;
    select_ln895_116_fu_3858_p3 <= 
        max_bin_count_38_V when (icmp_ln895_38_fu_2796_p2(0) = '1') else 
        max_bin_count_102_V;
    select_ln895_117_fu_5109_p3 <= 
        ap_const_lv7_27 when (icmp_ln895_64_reg_6421(0) = '1') else 
        ap_const_lv7_67;
    select_ln895_118_fu_3867_p3 <= 
        max_bin_r_39_V when (icmp_ln895_64_fu_2802_p2(0) = '1') else 
        max_bin_r_103_V;
    select_ln895_119_fu_3875_p3 <= 
        max_bin_count_39_V when (icmp_ln895_64_fu_2802_p2(0) = '1') else 
        max_bin_count_103_V;
    select_ln895_11_fu_3263_p3 <= 
        max_bin_count_3_V when (icmp_ln895_3_fu_2586_p2(0) = '1') else 
        max_bin_count_67_V;
    select_ln895_120_fu_5116_p3 <= 
        ap_const_lv7_28 when (icmp_ln895_40_reg_6426(0) = '1') else 
        ap_const_lv7_68;
    select_ln895_121_fu_3884_p3 <= 
        max_bin_r_40_V when (icmp_ln895_40_fu_2808_p2(0) = '1') else 
        max_bin_r_104_V;
    select_ln895_122_fu_3892_p3 <= 
        max_bin_count_40_V when (icmp_ln895_40_fu_2808_p2(0) = '1') else 
        max_bin_count_104_V;
    select_ln895_123_fu_5123_p3 <= 
        ap_const_lv7_29 when (icmp_ln895_41_reg_6431(0) = '1') else 
        ap_const_lv7_69;
    select_ln895_124_fu_3901_p3 <= 
        max_bin_r_41_V when (icmp_ln895_41_fu_2814_p2(0) = '1') else 
        max_bin_r_105_V;
    select_ln895_125_fu_3909_p3 <= 
        max_bin_count_41_V when (icmp_ln895_41_fu_2814_p2(0) = '1') else 
        max_bin_count_105_V;
    select_ln895_126_fu_5130_p3 <= 
        ap_const_lv7_2A when (icmp_ln895_42_reg_6436(0) = '1') else 
        ap_const_lv7_6A;
    select_ln895_127_fu_3918_p3 <= 
        max_bin_r_42_V when (icmp_ln895_42_fu_2820_p2(0) = '1') else 
        max_bin_r_106_V;
    select_ln895_128_fu_3926_p3 <= 
        max_bin_count_42_V when (icmp_ln895_42_fu_2820_p2(0) = '1') else 
        max_bin_count_106_V;
    select_ln895_129_fu_5137_p3 <= 
        ap_const_lv7_2B when (icmp_ln895_43_reg_6441(0) = '1') else 
        ap_const_lv7_6B;
    select_ln895_12_fu_4864_p3 <= 
        ap_const_lv7_4 when (icmp_ln895_4_reg_6246(0) = '1') else 
        ap_const_lv7_44;
    select_ln895_130_fu_3935_p3 <= 
        max_bin_r_43_V when (icmp_ln895_43_fu_2826_p2(0) = '1') else 
        max_bin_r_107_V;
    select_ln895_131_fu_3943_p3 <= 
        max_bin_count_43_V when (icmp_ln895_43_fu_2826_p2(0) = '1') else 
        max_bin_count_107_V;
    select_ln895_132_fu_5144_p3 <= 
        ap_const_lv7_2C when (icmp_ln895_44_reg_6446(0) = '1') else 
        ap_const_lv7_6C;
    select_ln895_133_fu_3952_p3 <= 
        max_bin_r_44_V when (icmp_ln895_44_fu_2832_p2(0) = '1') else 
        max_bin_r_108_V;
    select_ln895_134_fu_3960_p3 <= 
        max_bin_count_44_V when (icmp_ln895_44_fu_2832_p2(0) = '1') else 
        max_bin_count_108_V;
    select_ln895_135_fu_5151_p3 <= 
        ap_const_lv7_2D when (icmp_ln895_45_reg_6451(0) = '1') else 
        ap_const_lv7_6D;
    select_ln895_136_fu_3969_p3 <= 
        max_bin_r_45_V when (icmp_ln895_45_fu_2838_p2(0) = '1') else 
        max_bin_r_109_V;
    select_ln895_137_fu_3977_p3 <= 
        max_bin_count_45_V when (icmp_ln895_45_fu_2838_p2(0) = '1') else 
        max_bin_count_109_V;
    select_ln895_138_fu_5158_p3 <= 
        ap_const_lv7_2E when (icmp_ln895_46_reg_6456(0) = '1') else 
        ap_const_lv7_6E;
    select_ln895_139_fu_3986_p3 <= 
        max_bin_r_46_V when (icmp_ln895_46_fu_2844_p2(0) = '1') else 
        max_bin_r_110_V;
    select_ln895_13_fu_3272_p3 <= 
        max_bin_r_4_V when (icmp_ln895_4_fu_2592_p2(0) = '1') else 
        max_bin_r_68_V;
    select_ln895_140_fu_3994_p3 <= 
        max_bin_count_46_V when (icmp_ln895_46_fu_2844_p2(0) = '1') else 
        max_bin_count_110_V;
    select_ln895_141_fu_5165_p3 <= 
        ap_const_lv7_2F when (icmp_ln895_47_reg_6461(0) = '1') else 
        ap_const_lv7_6F;
    select_ln895_142_fu_4003_p3 <= 
        max_bin_r_47_V when (icmp_ln895_47_fu_2850_p2(0) = '1') else 
        max_bin_r_111_V;
    select_ln895_143_fu_4011_p3 <= 
        max_bin_count_47_V when (icmp_ln895_47_fu_2850_p2(0) = '1') else 
        max_bin_count_111_V;
    select_ln895_144_fu_5172_p3 <= 
        ap_const_lv7_30 when (icmp_ln895_48_reg_6466(0) = '1') else 
        ap_const_lv7_70;
    select_ln895_145_fu_4020_p3 <= 
        max_bin_r_48_V when (icmp_ln895_48_fu_2856_p2(0) = '1') else 
        max_bin_r_112_V;
    select_ln895_146_fu_4028_p3 <= 
        max_bin_count_48_V when (icmp_ln895_48_fu_2856_p2(0) = '1') else 
        max_bin_count_112_V;
    select_ln895_147_fu_5179_p3 <= 
        ap_const_lv7_31 when (icmp_ln895_49_reg_6471(0) = '1') else 
        ap_const_lv7_71;
    select_ln895_148_fu_4037_p3 <= 
        max_bin_r_49_V when (icmp_ln895_49_fu_2862_p2(0) = '1') else 
        max_bin_r_113_V;
    select_ln895_149_fu_4045_p3 <= 
        max_bin_count_49_V when (icmp_ln895_49_fu_2862_p2(0) = '1') else 
        max_bin_count_113_V;
    select_ln895_14_fu_3280_p3 <= 
        max_bin_count_4_V when (icmp_ln895_4_fu_2592_p2(0) = '1') else 
        max_bin_count_68_V;
    select_ln895_150_fu_5186_p3 <= 
        ap_const_lv7_32 when (icmp_ln895_50_reg_6476(0) = '1') else 
        ap_const_lv7_72;
    select_ln895_151_fu_4054_p3 <= 
        max_bin_r_50_V when (icmp_ln895_50_fu_2868_p2(0) = '1') else 
        max_bin_r_114_V;
    select_ln895_152_fu_4062_p3 <= 
        max_bin_count_50_V when (icmp_ln895_50_fu_2868_p2(0) = '1') else 
        max_bin_count_114_V;
    select_ln895_153_fu_5193_p3 <= 
        ap_const_lv7_33 when (icmp_ln895_51_reg_6481(0) = '1') else 
        ap_const_lv7_73;
    select_ln895_154_fu_4071_p3 <= 
        max_bin_r_51_V when (icmp_ln895_51_fu_2874_p2(0) = '1') else 
        max_bin_r_115_V;
    select_ln895_155_fu_4079_p3 <= 
        max_bin_count_51_V when (icmp_ln895_51_fu_2874_p2(0) = '1') else 
        max_bin_count_115_V;
    select_ln895_156_fu_5200_p3 <= 
        ap_const_lv7_34 when (icmp_ln895_52_reg_6486(0) = '1') else 
        ap_const_lv7_74;
    select_ln895_157_fu_4088_p3 <= 
        max_bin_r_52_V when (icmp_ln895_52_fu_2880_p2(0) = '1') else 
        max_bin_r_116_V;
    select_ln895_158_fu_4096_p3 <= 
        max_bin_count_52_V when (icmp_ln895_52_fu_2880_p2(0) = '1') else 
        max_bin_count_116_V;
    select_ln895_159_fu_5207_p3 <= 
        ap_const_lv7_35 when (icmp_ln895_53_reg_6491(0) = '1') else 
        ap_const_lv7_75;
    select_ln895_15_fu_4871_p3 <= 
        ap_const_lv7_5 when (icmp_ln895_6_reg_6251(0) = '1') else 
        ap_const_lv7_45;
    select_ln895_160_fu_4105_p3 <= 
        max_bin_r_53_V when (icmp_ln895_53_fu_2886_p2(0) = '1') else 
        max_bin_r_117_V;
    select_ln895_161_fu_4113_p3 <= 
        max_bin_count_53_V when (icmp_ln895_53_fu_2886_p2(0) = '1') else 
        max_bin_count_117_V;
    select_ln895_162_fu_5214_p3 <= 
        ap_const_lv7_36 when (icmp_ln895_54_reg_6496(0) = '1') else 
        ap_const_lv7_76;
    select_ln895_163_fu_4122_p3 <= 
        max_bin_r_54_V when (icmp_ln895_54_fu_2892_p2(0) = '1') else 
        max_bin_r_118_V;
    select_ln895_164_fu_4130_p3 <= 
        max_bin_count_54_V when (icmp_ln895_54_fu_2892_p2(0) = '1') else 
        max_bin_count_118_V;
    select_ln895_165_fu_5221_p3 <= 
        ap_const_lv7_37 when (icmp_ln895_55_reg_6501(0) = '1') else 
        ap_const_lv7_77;
    select_ln895_166_fu_4139_p3 <= 
        max_bin_r_55_V when (icmp_ln895_55_fu_2898_p2(0) = '1') else 
        max_bin_r_119_V;
    select_ln895_167_fu_4147_p3 <= 
        max_bin_count_55_V when (icmp_ln895_55_fu_2898_p2(0) = '1') else 
        max_bin_count_119_V;
    select_ln895_168_fu_5228_p3 <= 
        ap_const_lv7_38 when (icmp_ln895_56_reg_6506(0) = '1') else 
        ap_const_lv7_78;
    select_ln895_169_fu_4156_p3 <= 
        max_bin_r_56_V when (icmp_ln895_56_fu_2904_p2(0) = '1') else 
        max_bin_r_120_V;
    select_ln895_16_fu_3289_p3 <= 
        max_bin_r_5_V when (icmp_ln895_6_fu_2598_p2(0) = '1') else 
        max_bin_r_69_V;
    select_ln895_170_fu_4164_p3 <= 
        max_bin_count_56_V when (icmp_ln895_56_fu_2904_p2(0) = '1') else 
        max_bin_count_120_V;
    select_ln895_171_fu_5235_p3 <= 
        ap_const_lv7_39 when (icmp_ln895_57_reg_6511(0) = '1') else 
        ap_const_lv7_79;
    select_ln895_172_fu_4173_p3 <= 
        max_bin_r_57_V when (icmp_ln895_57_fu_2910_p2(0) = '1') else 
        max_bin_r_121_V;
    select_ln895_173_fu_4181_p3 <= 
        max_bin_count_57_V when (icmp_ln895_57_fu_2910_p2(0) = '1') else 
        max_bin_count_121_V;
    select_ln895_174_fu_5242_p3 <= 
        ap_const_lv7_3A when (icmp_ln895_58_reg_6516(0) = '1') else 
        ap_const_lv7_7A;
    select_ln895_175_fu_4190_p3 <= 
        max_bin_r_58_V when (icmp_ln895_58_fu_2916_p2(0) = '1') else 
        max_bin_r_122_V;
    select_ln895_176_fu_4198_p3 <= 
        max_bin_count_58_V when (icmp_ln895_58_fu_2916_p2(0) = '1') else 
        max_bin_count_122_V;
    select_ln895_177_fu_5249_p3 <= 
        ap_const_lv7_3B when (icmp_ln895_59_reg_6521(0) = '1') else 
        ap_const_lv7_7B;
    select_ln895_178_fu_4207_p3 <= 
        max_bin_r_59_V when (icmp_ln895_59_fu_2922_p2(0) = '1') else 
        max_bin_r_123_V;
    select_ln895_179_fu_4215_p3 <= 
        max_bin_count_59_V when (icmp_ln895_59_fu_2922_p2(0) = '1') else 
        max_bin_count_123_V;
    select_ln895_17_fu_3297_p3 <= 
        max_bin_count_5_V when (icmp_ln895_6_fu_2598_p2(0) = '1') else 
        max_bin_count_69_V;
    select_ln895_180_fu_5256_p3 <= 
        ap_const_lv7_3C when (icmp_ln895_60_reg_6526(0) = '1') else 
        ap_const_lv7_7C;
    select_ln895_181_fu_4224_p3 <= 
        max_bin_r_60_V when (icmp_ln895_60_fu_2928_p2(0) = '1') else 
        max_bin_r_124_V;
    select_ln895_182_fu_4232_p3 <= 
        max_bin_count_60_V when (icmp_ln895_60_fu_2928_p2(0) = '1') else 
        max_bin_count_124_V;
    select_ln895_183_fu_5263_p3 <= 
        ap_const_lv7_3D when (icmp_ln895_61_reg_6531(0) = '1') else 
        ap_const_lv7_7D;
    select_ln895_184_fu_4241_p3 <= 
        max_bin_r_61_V when (icmp_ln895_61_fu_2934_p2(0) = '1') else 
        max_bin_r_125_V;
    select_ln895_185_fu_4249_p3 <= 
        max_bin_count_61_V when (icmp_ln895_61_fu_2934_p2(0) = '1') else 
        max_bin_count_125_V;
    select_ln895_186_fu_5270_p3 <= 
        ap_const_lv7_3E when (icmp_ln895_62_reg_6536(0) = '1') else 
        ap_const_lv7_7E;
    select_ln895_187_fu_4258_p3 <= 
        max_bin_r_62_V when (icmp_ln895_62_fu_2940_p2(0) = '1') else 
        max_bin_r_126_V;
    select_ln895_188_fu_4266_p3 <= 
        max_bin_count_62_V when (icmp_ln895_62_fu_2940_p2(0) = '1') else 
        max_bin_count_126_V;
    select_ln895_189_fu_5277_p3 <= 
        ap_const_lv7_3F when (icmp_ln895_63_reg_6541(0) = '1') else 
        ap_const_lv7_7F;
    select_ln895_18_fu_4878_p3 <= 
        ap_const_lv7_6 when (icmp_ln895_15_reg_6256(0) = '1') else 
        ap_const_lv7_46;
    select_ln895_190_fu_4275_p3 <= 
        max_bin_r_63_V when (icmp_ln895_63_fu_2946_p2(0) = '1') else 
        max_bin_r_127_V;
    select_ln895_191_fu_4283_p3 <= 
        max_bin_count_63_V when (icmp_ln895_63_fu_2946_p2(0) = '1') else 
        max_bin_count_127_V;
    select_ln895_19_fu_3306_p3 <= 
        max_bin_r_6_V when (icmp_ln895_15_fu_2604_p2(0) = '1') else 
        max_bin_r_70_V;
    select_ln895_1_fu_3204_p3 <= 
        max_bin_r_0_V when (icmp_ln895_fu_2568_p2(0) = '1') else 
        max_bin_r_64_V;
    select_ln895_20_fu_3314_p3 <= 
        max_bin_count_6_V when (icmp_ln895_15_fu_2604_p2(0) = '1') else 
        max_bin_count_70_V;
    select_ln895_21_fu_4885_p3 <= 
        ap_const_lv7_7 when (icmp_ln895_7_reg_6261(0) = '1') else 
        ap_const_lv7_47;
    select_ln895_22_fu_3323_p3 <= 
        max_bin_r_7_V when (icmp_ln895_7_fu_2610_p2(0) = '1') else 
        max_bin_r_71_V;
    select_ln895_23_fu_3331_p3 <= 
        max_bin_count_7_V when (icmp_ln895_7_fu_2610_p2(0) = '1') else 
        max_bin_count_71_V;
    select_ln895_24_fu_4892_p3 <= 
        ap_const_lv7_8 when (icmp_ln895_8_reg_6266(0) = '1') else 
        ap_const_lv7_48;
    select_ln895_25_fu_3340_p3 <= 
        max_bin_r_8_V when (icmp_ln895_8_fu_2616_p2(0) = '1') else 
        max_bin_r_72_V;
    select_ln895_26_fu_3348_p3 <= 
        max_bin_count_8_V when (icmp_ln895_8_fu_2616_p2(0) = '1') else 
        max_bin_count_72_V;
    select_ln895_27_fu_4899_p3 <= 
        ap_const_lv7_9 when (icmp_ln895_9_reg_6271(0) = '1') else 
        ap_const_lv7_49;
    select_ln895_28_fu_3357_p3 <= 
        max_bin_r_9_V when (icmp_ln895_9_fu_2622_p2(0) = '1') else 
        max_bin_r_73_V;
    select_ln895_29_fu_3365_p3 <= 
        max_bin_count_9_V when (icmp_ln895_9_fu_2622_p2(0) = '1') else 
        max_bin_count_73_V;
    select_ln895_2_fu_3212_p3 <= 
        max_bin_count_0_V when (icmp_ln895_fu_2568_p2(0) = '1') else 
        max_bin_count_64_V;
    select_ln895_30_fu_4906_p3 <= 
        ap_const_lv7_A when (icmp_ln895_10_reg_6276(0) = '1') else 
        ap_const_lv7_4A;
    select_ln895_31_fu_3374_p3 <= 
        max_bin_r_10_V when (icmp_ln895_10_fu_2628_p2(0) = '1') else 
        max_bin_r_74_V;
    select_ln895_32_fu_3382_p3 <= 
        max_bin_count_10_V when (icmp_ln895_10_fu_2628_p2(0) = '1') else 
        max_bin_count_74_V;
    select_ln895_33_fu_4913_p3 <= 
        ap_const_lv7_B when (icmp_ln895_11_reg_6281(0) = '1') else 
        ap_const_lv7_4B;
    select_ln895_34_fu_3391_p3 <= 
        max_bin_r_11_V when (icmp_ln895_11_fu_2634_p2(0) = '1') else 
        max_bin_r_75_V;
    select_ln895_35_fu_3399_p3 <= 
        max_bin_count_11_V when (icmp_ln895_11_fu_2634_p2(0) = '1') else 
        max_bin_count_75_V;
    select_ln895_36_fu_4920_p3 <= 
        ap_const_lv7_C when (icmp_ln895_12_reg_6286(0) = '1') else 
        ap_const_lv7_4C;
    select_ln895_37_fu_3408_p3 <= 
        max_bin_r_12_V when (icmp_ln895_12_fu_2640_p2(0) = '1') else 
        max_bin_r_76_V;
    select_ln895_38_fu_3416_p3 <= 
        max_bin_count_12_V when (icmp_ln895_12_fu_2640_p2(0) = '1') else 
        max_bin_count_76_V;
    select_ln895_39_fu_4927_p3 <= 
        ap_const_lv7_D when (icmp_ln895_13_reg_6291(0) = '1') else 
        ap_const_lv7_4D;
    select_ln895_3_fu_4843_p3 <= 
        ap_const_lv7_1 when (icmp_ln895_1_reg_6231(0) = '1') else 
        ap_const_lv7_41;
    select_ln895_40_fu_3425_p3 <= 
        max_bin_r_13_V when (icmp_ln895_13_fu_2646_p2(0) = '1') else 
        max_bin_r_77_V;
    select_ln895_41_fu_3433_p3 <= 
        max_bin_count_13_V when (icmp_ln895_13_fu_2646_p2(0) = '1') else 
        max_bin_count_77_V;
    select_ln895_42_fu_4934_p3 <= 
        ap_const_lv7_E when (icmp_ln895_14_reg_6296(0) = '1') else 
        ap_const_lv7_4E;
    select_ln895_43_fu_3442_p3 <= 
        max_bin_r_14_V when (icmp_ln895_14_fu_2652_p2(0) = '1') else 
        max_bin_r_78_V;
    select_ln895_44_fu_3450_p3 <= 
        max_bin_count_14_V when (icmp_ln895_14_fu_2652_p2(0) = '1') else 
        max_bin_count_78_V;
    select_ln895_45_fu_4941_p3 <= 
        ap_const_lv7_F when (icmp_ln895_27_reg_6301(0) = '1') else 
        ap_const_lv7_4F;
    select_ln895_46_fu_3459_p3 <= 
        max_bin_r_15_V when (icmp_ln895_27_fu_2658_p2(0) = '1') else 
        max_bin_r_79_V;
    select_ln895_47_fu_3467_p3 <= 
        max_bin_count_15_V when (icmp_ln895_27_fu_2658_p2(0) = '1') else 
        max_bin_count_79_V;
    select_ln895_48_fu_4948_p3 <= 
        ap_const_lv7_10 when (icmp_ln895_16_reg_6306(0) = '1') else 
        ap_const_lv7_50;
    select_ln895_49_fu_3476_p3 <= 
        max_bin_r_16_V when (icmp_ln895_16_fu_2664_p2(0) = '1') else 
        max_bin_r_80_V;
    select_ln895_4_fu_3221_p3 <= 
        max_bin_r_1_V when (icmp_ln895_1_fu_2574_p2(0) = '1') else 
        max_bin_r_65_V;
    select_ln895_50_fu_3484_p3 <= 
        max_bin_count_16_V when (icmp_ln895_16_fu_2664_p2(0) = '1') else 
        max_bin_count_80_V;
    select_ln895_51_fu_4955_p3 <= 
        ap_const_lv7_11 when (icmp_ln895_17_reg_6311(0) = '1') else 
        ap_const_lv7_51;
    select_ln895_52_fu_3493_p3 <= 
        max_bin_r_17_V when (icmp_ln895_17_fu_2670_p2(0) = '1') else 
        max_bin_r_81_V;
    select_ln895_53_fu_3501_p3 <= 
        max_bin_count_17_V when (icmp_ln895_17_fu_2670_p2(0) = '1') else 
        max_bin_count_81_V;
    select_ln895_54_fu_4962_p3 <= 
        ap_const_lv7_12 when (icmp_ln895_18_reg_6316(0) = '1') else 
        ap_const_lv7_52;
    select_ln895_55_fu_3510_p3 <= 
        max_bin_r_18_V when (icmp_ln895_18_fu_2676_p2(0) = '1') else 
        max_bin_r_82_V;
    select_ln895_56_fu_3518_p3 <= 
        max_bin_count_18_V when (icmp_ln895_18_fu_2676_p2(0) = '1') else 
        max_bin_count_82_V;
    select_ln895_57_fu_4969_p3 <= 
        ap_const_lv7_13 when (icmp_ln895_19_reg_6321(0) = '1') else 
        ap_const_lv7_53;
    select_ln895_58_fu_3527_p3 <= 
        max_bin_r_19_V when (icmp_ln895_19_fu_2682_p2(0) = '1') else 
        max_bin_r_83_V;
    select_ln895_59_fu_3535_p3 <= 
        max_bin_count_19_V when (icmp_ln895_19_fu_2682_p2(0) = '1') else 
        max_bin_count_83_V;
    select_ln895_5_fu_3229_p3 <= 
        max_bin_count_1_V when (icmp_ln895_1_fu_2574_p2(0) = '1') else 
        max_bin_count_65_V;
    select_ln895_60_fu_4976_p3 <= 
        ap_const_lv7_14 when (icmp_ln895_20_reg_6326(0) = '1') else 
        ap_const_lv7_54;
    select_ln895_61_fu_3544_p3 <= 
        max_bin_r_20_V when (icmp_ln895_20_fu_2688_p2(0) = '1') else 
        max_bin_r_84_V;
    select_ln895_62_fu_3552_p3 <= 
        max_bin_count_20_V when (icmp_ln895_20_fu_2688_p2(0) = '1') else 
        max_bin_count_84_V;
    select_ln895_63_fu_4983_p3 <= 
        ap_const_lv7_15 when (icmp_ln895_21_reg_6331(0) = '1') else 
        ap_const_lv7_55;
    select_ln895_64_fu_3561_p3 <= 
        max_bin_r_21_V when (icmp_ln895_21_fu_2694_p2(0) = '1') else 
        max_bin_r_85_V;
    select_ln895_65_fu_3569_p3 <= 
        max_bin_count_21_V when (icmp_ln895_21_fu_2694_p2(0) = '1') else 
        max_bin_count_85_V;
    select_ln895_66_fu_4990_p3 <= 
        ap_const_lv7_16 when (icmp_ln895_22_reg_6336(0) = '1') else 
        ap_const_lv7_56;
    select_ln895_67_fu_3578_p3 <= 
        max_bin_r_22_V when (icmp_ln895_22_fu_2700_p2(0) = '1') else 
        max_bin_r_86_V;
    select_ln895_68_fu_3586_p3 <= 
        max_bin_count_22_V when (icmp_ln895_22_fu_2700_p2(0) = '1') else 
        max_bin_count_86_V;
    select_ln895_69_fu_4997_p3 <= 
        ap_const_lv7_17 when (icmp_ln895_23_reg_6341(0) = '1') else 
        ap_const_lv7_57;
    select_ln895_6_fu_4850_p3 <= 
        ap_const_lv7_2 when (icmp_ln895_2_reg_6236(0) = '1') else 
        ap_const_lv7_42;
    select_ln895_70_fu_3595_p3 <= 
        max_bin_r_23_V when (icmp_ln895_23_fu_2706_p2(0) = '1') else 
        max_bin_r_87_V;
    select_ln895_71_fu_3603_p3 <= 
        max_bin_count_23_V when (icmp_ln895_23_fu_2706_p2(0) = '1') else 
        max_bin_count_87_V;
    select_ln895_72_fu_5004_p3 <= 
        ap_const_lv7_18 when (icmp_ln895_24_reg_6346(0) = '1') else 
        ap_const_lv7_58;
    select_ln895_73_fu_3612_p3 <= 
        max_bin_r_24_V when (icmp_ln895_24_fu_2712_p2(0) = '1') else 
        max_bin_r_88_V;
    select_ln895_74_fu_3620_p3 <= 
        max_bin_count_24_V when (icmp_ln895_24_fu_2712_p2(0) = '1') else 
        max_bin_count_88_V;
    select_ln895_75_fu_5011_p3 <= 
        ap_const_lv7_19 when (icmp_ln895_25_reg_6351(0) = '1') else 
        ap_const_lv7_59;
    select_ln895_76_fu_3629_p3 <= 
        max_bin_r_25_V when (icmp_ln895_25_fu_2718_p2(0) = '1') else 
        max_bin_r_89_V;
    select_ln895_77_fu_3637_p3 <= 
        max_bin_count_25_V when (icmp_ln895_25_fu_2718_p2(0) = '1') else 
        max_bin_count_89_V;
    select_ln895_78_fu_5018_p3 <= 
        ap_const_lv7_1A when (icmp_ln895_26_reg_6356(0) = '1') else 
        ap_const_lv7_5A;
    select_ln895_79_fu_3646_p3 <= 
        max_bin_r_26_V when (icmp_ln895_26_fu_2724_p2(0) = '1') else 
        max_bin_r_90_V;
    select_ln895_7_fu_3238_p3 <= 
        max_bin_r_2_V when (icmp_ln895_2_fu_2580_p2(0) = '1') else 
        max_bin_r_66_V;
    select_ln895_80_fu_3654_p3 <= 
        max_bin_count_26_V when (icmp_ln895_26_fu_2724_p2(0) = '1') else 
        max_bin_count_90_V;
    select_ln895_81_fu_5025_p3 <= 
        ap_const_lv7_1B when (icmp_ln895_39_reg_6361(0) = '1') else 
        ap_const_lv7_5B;
    select_ln895_82_fu_3663_p3 <= 
        max_bin_r_27_V when (icmp_ln895_39_fu_2730_p2(0) = '1') else 
        max_bin_r_91_V;
    select_ln895_83_fu_3671_p3 <= 
        max_bin_count_27_V when (icmp_ln895_39_fu_2730_p2(0) = '1') else 
        max_bin_count_91_V;
    select_ln895_84_fu_5032_p3 <= 
        ap_const_lv7_1C when (icmp_ln895_28_reg_6366(0) = '1') else 
        ap_const_lv7_5C;
    select_ln895_85_fu_3680_p3 <= 
        max_bin_r_28_V when (icmp_ln895_28_fu_2736_p2(0) = '1') else 
        max_bin_r_92_V;
    select_ln895_86_fu_3688_p3 <= 
        max_bin_count_28_V when (icmp_ln895_28_fu_2736_p2(0) = '1') else 
        max_bin_count_92_V;
    select_ln895_87_fu_5039_p3 <= 
        ap_const_lv7_1D when (icmp_ln895_29_reg_6371(0) = '1') else 
        ap_const_lv7_5D;
    select_ln895_88_fu_3697_p3 <= 
        max_bin_r_29_V when (icmp_ln895_29_fu_2742_p2(0) = '1') else 
        max_bin_r_93_V;
    select_ln895_89_fu_3705_p3 <= 
        max_bin_count_29_V when (icmp_ln895_29_fu_2742_p2(0) = '1') else 
        max_bin_count_93_V;
    select_ln895_8_fu_3246_p3 <= 
        max_bin_count_2_V when (icmp_ln895_2_fu_2580_p2(0) = '1') else 
        max_bin_count_66_V;
    select_ln895_90_fu_5046_p3 <= 
        ap_const_lv7_1E when (icmp_ln895_30_reg_6376(0) = '1') else 
        ap_const_lv7_5E;
    select_ln895_91_fu_3714_p3 <= 
        max_bin_r_30_V when (icmp_ln895_30_fu_2748_p2(0) = '1') else 
        max_bin_r_94_V;
    select_ln895_92_fu_3722_p3 <= 
        max_bin_count_30_V when (icmp_ln895_30_fu_2748_p2(0) = '1') else 
        max_bin_count_94_V;
    select_ln895_93_fu_5053_p3 <= 
        ap_const_lv7_1F when (icmp_ln895_31_reg_6381(0) = '1') else 
        ap_const_lv7_5F;
    select_ln895_94_fu_3731_p3 <= 
        max_bin_r_31_V when (icmp_ln895_31_fu_2754_p2(0) = '1') else 
        max_bin_r_95_V;
    select_ln895_95_fu_3739_p3 <= 
        max_bin_count_31_V when (icmp_ln895_31_fu_2754_p2(0) = '1') else 
        max_bin_count_95_V;
    select_ln895_96_fu_5060_p3 <= 
        ap_const_lv7_20 when (icmp_ln895_32_reg_6386(0) = '1') else 
        ap_const_lv7_60;
    select_ln895_97_fu_3748_p3 <= 
        max_bin_r_32_V when (icmp_ln895_32_fu_2760_p2(0) = '1') else 
        max_bin_r_96_V;
    select_ln895_98_fu_3756_p3 <= 
        max_bin_count_32_V when (icmp_ln895_32_fu_2760_p2(0) = '1') else 
        max_bin_count_96_V;
    select_ln895_99_fu_5067_p3 <= 
        ap_const_lv7_21 when (icmp_ln895_33_reg_6391(0) = '1') else 
        ap_const_lv7_61;
    select_ln895_9_fu_4857_p3 <= 
        ap_const_lv7_3 when (icmp_ln895_3_reg_6241(0) = '1') else 
        ap_const_lv7_43;
    select_ln895_fu_4836_p3 <= 
        ap_const_lv7_0 when (icmp_ln895_reg_6226(0) = '1') else 
        ap_const_lv7_40;
        sext_ln703_fu_6196_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(add_ln703_fu_6190_p2),16));

    shl_ln_fu_6172_p3 <= (res_max_bin_r_t_V_3_reg_7233 & ap_const_lv5_0);
    t0_V_fu_6150_p3 <= (res_max_bin_theta_t_2_reg_7222 & ap_const_lv4_0);
    zext_ln703_2_fu_6200_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(sext_ln703_fu_6196_p1),18));
    zext_ln703_fu_6163_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(p_Val2_3_fu_6157_p2),15));
    zext_ln708_fu_6185_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(p_Val2_4_fu_6179_p2),22));
end behav;
