Warning (10268): Verilog HDL information at hellosoc_top.sv(55): always construct contains both blocking and non-blocking assignments File: C:/intelFPGA_lite/17.1/project_imp/lcd/hellosoc_top.sv Line: 55
