<!doctype html>
<html lang="en">
<head>
  <meta charset="utf-8">
  <meta name="author" content="Vishal Canumalla">
  <meta name="viewport" content="width=device-width, initial-scale=1.0">
  <title>Generate Compilers from Hardware Models!</title>
  <link rel="icon" href="img/favicon.png">
  <link rel="stylesheet" href="style.css">
  <link rel="canonical" href="https://ztatlock.net/pub-2023-plarch-lakeroad.html">
  <script async src="https://analytics.umami.is/script.js" data-website-id="e9f6fa87-a4bb-48ac-84df-b2d190867eb9" data-domains="vcanumalla.github.io"></script>
</head>
<body>
<section id="Generate-Compilers-from-Hardware-Models">
<h1>Generate Compilers from Hardware Models!</h1>
<p><a href="https://justg.us/">Gus Henry Smith</a>,
&nbsp;<a href="https://bkushigian.github.io/">Ben Kushigian</a>,
&nbsp;<a href="https://vcanumalla.github.io/">Vishal Canumalla</a>,
&nbsp;<a href="https://ninehusky.github.io/">Andrew Cheung</a>,
&nbsp;<a href="https://homes.cs.washington.edu/~rjust/">Ren√© Just</a>,
&nbsp;<a href="https://ztatlock.net/">Zachary Tatlock</a></p>
<p>Workshop on Programming Languages and Computer Architecture (PLARCH) 2023</p>
<div class="photo">
<p><a href="pubs/2023-plarch-lakeroad/2023-plarch-lakeroad.pdf"><img alt="Generate Compilers from Hardware Models!" src="pubs/2023-plarch-lakeroad/2023-plarch-lakeroad-absimg.png"></a></p>
</div>
<ul class="columns columns-8rem">
<li>
<a href="pubs/2023-plarch-lakeroad/2023-plarch-lakeroad.pdf">paper</a>
</li>
<li>
<a href="https://www.youtube.com/watch?v=IkdRtgnJMU0">talk</a>
</li>
<li>
<a href="pubs/2023-plarch-lakeroad/2023-plarch-lakeroad-slides.pdf">slides</a>
</li>
<li>
<a href="https://arxiv.org/abs/2305.09580">arXiv</a>
</li>
<li>
<a href="https://pldi23.sigplan.org/home/plarch-2023">event</a>
</li>
<li>
<a href="pubs/2023-plarch-lakeroad/2023-plarch-lakeroad.bib">bib</a>
</li>
</ul>
<section id="Abstract">
<h2>Abstract</h2>
<p>Compiler backends should be automatically generated from hardware design
language (HDL) models of the hardware they target. Generating compiler
components directly from HDL can provide stronger correctness guarantees, ease
development effort, and encourage hardware exploration. Past work has already
championed this idea; here we argue that advances in program synthesis make the
approach more feasible. We present a concrete example by demonstrating how FPGA
technology mappers can be automatically generated from SystemVerilog models of
an FPGA‚Äôs primitives using program synthesis.</p>
</section>
<section id="Talk">
<h2>Talk</h2>
<p>PLARCH 2023 talk by <a href="https://justg.us/">Gus Smith</a>.</p>
<div class="photo">
<iframe src="https://www.youtube.com/embed/IkdRtgnJMU0" title="YouTube video player" frameborder="0" allow="accelerometer; autoplay; clipboard-write; encrypted-media; gyroscope; picture-in-picture; web-share" allowfullscreen></iframe>
</div>
</section>
<section id="BibTeX">
<h2>BibTeX</h2>
<pre class="bib"><code>@inproceedings{2023-plarch-lakeroad,
  title     = {Generate Compilers from Hardware Models!},
  author    = {Gus Henry Smith and Ben Kushigian and Vishal Canumalla and Andrew Cheung and Ren√© Just and Zachary Tatlock},
  series    = {PLARCH 2023},
  booktitle = {Workshop on Programming Languages and Computer Architecture (PLARCH) 2023},
  publisher = {Association for Computing Machinery},
}
</code></pre>
<p><a href="publications.html">üìù publications index</a></p>
</section>
</section>
</body>
</html>
