<!DOCTYPE HTML PUBLIC "-//W3C//DTD HTML 4.01 Transitional//EN">
<HTML>
 <HEAD>
   <TITLE> [Haiku-commits] r32960 -	haiku/trunk/src/add-ons/accelerants/nvidia/engine
   </TITLE>
   <LINK REL="Index" HREF="http://lists.berlios.de/pipermail/haiku-commits/2009-September/index.html" >
   <LINK REL="made" HREF="mailto:haiku-commits%40lists.berlios.de?Subject=Re%3A%20%5BHaiku-commits%5D%20r32960%20-%0A%09haiku/trunk/src/add-ons/accelerants/nvidia/engine&In-Reply-To=%3C200909061155.n86BtjIG000529%40sheep.berlios.de%3E">
   <META NAME="robots" CONTENT="index,nofollow">
   <style type="text/css">
       pre {
           white-space: pre-wrap;       /* css-2.1, curent FF, Opera, Safari */
           }
   </style>
   <META http-equiv="Content-Type" content="text/html; charset=us-ascii">
   <LINK REL="Previous"  HREF="020400.html">
   <LINK REL="Next"  HREF="020402.html">
 </HEAD>
 <BODY BGCOLOR="#ffffff">
   <H1>[Haiku-commits] r32960 -	haiku/trunk/src/add-ons/accelerants/nvidia/engine</H1>
    <B>rudolfc at mail.berlios.de</B> 
    <A HREF="mailto:haiku-commits%40lists.berlios.de?Subject=Re%3A%20%5BHaiku-commits%5D%20r32960%20-%0A%09haiku/trunk/src/add-ons/accelerants/nvidia/engine&In-Reply-To=%3C200909061155.n86BtjIG000529%40sheep.berlios.de%3E"
       TITLE="[Haiku-commits] r32960 -	haiku/trunk/src/add-ons/accelerants/nvidia/engine">rudolfc at mail.berlios.de
       </A><BR>
    <I>Sun Sep  6 13:55:45 CEST 2009</I>
    <P><UL>
        <LI>Previous message: <A HREF="020400.html">[Haiku-commits] r32959 - haiku/trunk/src/apps/installer
</A></li>
        <LI>Next message: <A HREF="020402.html">[Haiku-commits] r32961 - haiku/trunk/build/jam
</A></li>
         <LI> <B>Messages sorted by:</B> 
              <a href="date.html#20401">[ date ]</a>
              <a href="thread.html#20401">[ thread ]</a>
              <a href="subject.html#20401">[ subject ]</a>
              <a href="author.html#20401">[ author ]</a>
         </LI>
       </UL>
    <HR>  
<!--beginarticle-->
<PRE>Author: rudolfc
Date: 2009-09-06 13:55:42 +0200 (Sun, 06 Sep 2009)
New Revision: 32960
ViewCVS: <A HREF="http://svn.berlios.de/viewcvs/haiku?rev=32960&amp;view=rev">http://svn.berlios.de/viewcvs/haiku?rev=32960&amp;view=rev</A>

Modified:
   haiku/trunk/src/add-ons/accelerants/nvidia/engine/nv_dac.c
   haiku/trunk/src/add-ons/accelerants/nvidia/engine/nv_dac2.c
   haiku/trunk/src/add-ons/accelerants/nvidia/engine/nv_general.c
Log:
oops. fixed singlehead DVI/laptop panel modes: pllsel needs to be set even if we don't program the pll itself. +alphabranch

Modified: haiku/trunk/src/add-ons/accelerants/nvidia/engine/nv_dac.c
===================================================================
--- haiku/trunk/src/add-ons/accelerants/nvidia/engine/nv_dac.c	2009-09-06 10:26:51 UTC (rev 32959)
+++ haiku/trunk/src/add-ons/accelerants/nvidia/engine/nv_dac.c	2009-09-06 11:55:42 UTC (rev 32960)
@@ -153,21 +153,6 @@
 	float pix_setting, req_pclk;
 	status_t result;
 
-	/* we offer this option because some panels have very tight restrictions,
-	 * and there's no overlapping settings range that makes them all work.
-	 * note:
-	 * this assumes the cards BIOS correctly programmed the panel (is likely) */
-	//fixme: when VESA DDC EDID stuff is implemented, this option can be deleted...
-	if ((si-&gt;ps.monitors &amp; CRTC1_TMDS) &amp;&amp; !si-&gt;settings.pgm_panel)
-	{
-		LOG(4,(&quot;DAC: Not programming DFP refresh (specified in nvidia.settings)\n&quot;));
-
-		/* dump current setup for learning purposes */
-		nv_dac_dump_pix_pll();
-
-		return B_OK;
-	}
-
 	/* fix a DVI or laptop flatpanel to 60Hz refresh! */
 	/* Note:
 	 * The pixelclock drives the flatpanel modeline, not the CRTC modeline. */
@@ -180,7 +165,6 @@
 	}
 
 	req_pclk = (target.timing.pixel_clock)/1000.0;
-	LOG(4,(&quot;DAC: Setting PIX PLL for pixelclock %f\n&quot;, req_pclk));
 
 	/* signal that we actually want to set the mode */
 	result = nv_dac_pix_pll_find(target,&amp;pix_setting,&amp;m,&amp;n,&amp;p, 1);
@@ -192,15 +176,28 @@
 	/* dump old setup for learning purposes */
 	nv_dac_dump_pix_pll();
 
-	/* program new frequency */
-	DACW(PIXPLLC, ((p &lt;&lt; 16) | (n &lt;&lt; 8) | m));
+	/* we offer this option because some panels have very tight restrictions,
+	 * and there's no overlapping settings range that makes them all work.
+	 * note:
+	 * this assumes the cards BIOS correctly programmed the panel (is likely) */
+	//fixme: when VESA DDC EDID stuff is implemented, this option can be deleted...
+	if ((si-&gt;ps.monitors &amp; CRTC1_TMDS) &amp;&amp; !si-&gt;settings.pgm_panel) {
+		LOG(4,(&quot;DAC: Not programming DFP refresh (specified in nvidia.settings)\n&quot;));
+	} else {
+		LOG(4,(&quot;DAC: Setting PIX PLL for pixelclock %f\n&quot;, req_pclk));
 
-	/* program 2nd set N and M scalers if they exist (b31=1 enables them) */
-	if (si-&gt;ps.ext_pll) DACW(PIXPLLC2, 0x80000401);
+		/* program new frequency */
+		DACW(PIXPLLC, ((p &lt;&lt; 16) | (n &lt;&lt; 8) | m));
 
-	/* Give the PIXPLL frequency some time to lock... (there's no indication bit available) */
-	snooze(1000);
+		/* program 2nd set N and M scalers if they exist (b31=1 enables them) */
+		if (si-&gt;ps.ext_pll) DACW(PIXPLLC2, 0x80000401);
 
+		/* Give the PIXPLL frequency some time to lock... (there's no indication bit available) */
+		snooze(1000);
+
+		LOG(2,(&quot;DAC: PIX PLL frequency should be locked now...\n&quot;));
+	}
+
 	/* enable programmable PLLs */
 	/* (confirmed PLLSEL to be a write-only register on NV04 and NV11!) */
 	/* note:
@@ -216,8 +213,6 @@
 		DACW(PLLSEL, 0x10000700);
 	}
 
-	LOG(2,(&quot;DAC: PIX PLL frequency should be locked now...\n&quot;));
-
 	return B_OK;
 }
 

Modified: haiku/trunk/src/add-ons/accelerants/nvidia/engine/nv_dac2.c
===================================================================
--- haiku/trunk/src/add-ons/accelerants/nvidia/engine/nv_dac2.c	2009-09-06 10:26:51 UTC (rev 32959)
+++ haiku/trunk/src/add-ons/accelerants/nvidia/engine/nv_dac2.c	2009-09-06 11:55:42 UTC (rev 32960)
@@ -156,21 +156,6 @@
 	float pix_setting, req_pclk;
 	status_t result;
 
-	/* we offer this option because some panels have very tight restrictions,
-	 * and there's no overlapping settings range that makes them all work.
-	 * note:
-	 * this assumes the cards BIOS correctly programmed the panel (is likely) */
-	//fixme: when VESA DDC EDID stuff is implemented, this option can be deleted...
-	if ((si-&gt;ps.monitors &amp; CRTC2_TMDS) &amp;&amp; !si-&gt;settings.pgm_panel)
-	{
-		LOG(4,(&quot;DAC2: Not programming DFP refresh (specified in nvidia.settings)\n&quot;));
-
-		/* dump current setup for learning purposes */
-		nv_dac2_dump_pix_pll();
-
-		return B_OK;
-	}
-
 	/* fix a DVI or laptop flatpanel to 60Hz refresh! */
 	/* Note:
 	 * The pixelclock drives the flatpanel modeline, not the CRTC modeline. */
@@ -183,7 +168,6 @@
 	}
 
 	req_pclk = (target.timing.pixel_clock)/1000.0;
-	LOG(4,(&quot;DAC2: Setting PIX PLL for pixelclock %f\n&quot;, req_pclk));
 
 	/* signal that we actually want to set the mode */
 	result = nv_dac2_pix_pll_find(target,&amp;pix_setting,&amp;m,&amp;n,&amp;p, 1);
@@ -195,15 +179,28 @@
 	/* dump old setup for learning purposes */
 	nv_dac2_dump_pix_pll();
 
-	/* program new frequency */
-	DAC2W(PIXPLLC, ((p &lt;&lt; 16) | (n &lt;&lt; 8) | m));
+	/* we offer this option because some panels have very tight restrictions,
+	 * and there's no overlapping settings range that makes them all work.
+	 * note:
+	 * this assumes the cards BIOS correctly programmed the panel (is likely) */
+	//fixme: when VESA DDC EDID stuff is implemented, this option can be deleted...
+	if ((si-&gt;ps.monitors &amp; CRTC2_TMDS) &amp;&amp; !si-&gt;settings.pgm_panel) {
+		LOG(4,(&quot;DAC2: Not programming DFP refresh (specified in nvidia.settings)\n&quot;));
+	} else {
+		LOG(4,(&quot;DAC2: Setting PIX PLL for pixelclock %f\n&quot;, req_pclk));
 
-	/* program 2nd set N and M scalers if they exist (b31=1 enables them) */
-	if (si-&gt;ps.ext_pll) DAC2W(PIXPLLC2, 0x80000401);
+		/* program new frequency */
+		DAC2W(PIXPLLC, ((p &lt;&lt; 16) | (n &lt;&lt; 8) | m));
 
-	/* Give the PIXPLL frequency some time to lock... (there's no indication bit available) */
-	snooze(1000);
+		/* program 2nd set N and M scalers if they exist (b31=1 enables them) */
+		if (si-&gt;ps.ext_pll) DAC2W(PIXPLLC2, 0x80000401);
 
+		/* Give the PIXPLL frequency some time to lock... (there's no indication bit available) */
+		snooze(1000);
+
+		LOG(2,(&quot;DAC2: PIX PLL frequency should be locked now...\n&quot;));
+	}
+
 	/* enable programmable PLLs */
 	/* (confirmed PLLSEL to be a write-only register on NV04 and NV11!) */
 	/* note:
@@ -215,8 +212,6 @@
 		DACW(PLLSEL, 0x30000f04);
 	}
 
-	LOG(2,(&quot;DAC2: PIX PLL frequency should be locked now...\n&quot;));
-
 	return B_OK;
 }
 

Modified: haiku/trunk/src/add-ons/accelerants/nvidia/engine/nv_general.c
===================================================================
--- haiku/trunk/src/add-ons/accelerants/nvidia/engine/nv_general.c	2009-09-06 10:26:51 UTC (rev 32959)
+++ haiku/trunk/src/add-ons/accelerants/nvidia/engine/nv_general.c	2009-09-06 11:55:42 UTC (rev 32960)
@@ -92,7 +92,7 @@
 {
 	status_t status;
 
-	LOG(1,(&quot;POWERUP: Haiku nVidia Accelerant 1.01 running.\n&quot;));
+	LOG(1,(&quot;POWERUP: Haiku nVidia Accelerant 1.02 running.\n&quot;));
 
 	/* log VBLANK INT usability status */
 	if (si-&gt;ps.int_assigned)


</PRE>

<!--endarticle-->
    <HR>
    <P><UL>
        <!--threads-->
	<LI>Previous message: <A HREF="020400.html">[Haiku-commits] r32959 - haiku/trunk/src/apps/installer
</A></li>
	<LI>Next message: <A HREF="020402.html">[Haiku-commits] r32961 - haiku/trunk/build/jam
</A></li>
         <LI> <B>Messages sorted by:</B> 
              <a href="date.html#20401">[ date ]</a>
              <a href="thread.html#20401">[ thread ]</a>
              <a href="subject.html#20401">[ subject ]</a>
              <a href="author.html#20401">[ author ]</a>
         </LI>
       </UL>

<hr>
<a href="https://lists.berlios.de/mailman/listinfo/haiku-commits">More information about the Haiku-commits
mailing list</a><br>
</body></html>
