# biRISC-V Wrapper

This wraps up the biRISC-V 32-bit dual issue RISC-V CPU
 (https://github.com/ultraembedded/biriscv) into a Rocket Chip based tile to be used in Chipyard.

For more information on how to use this wrapper, refer to (https://github.com/ucb-bar/chipyard).
