EESchema Schematic File Version 2
LIBS:tcxo
LIBS:power
LIBS:device
LIBS:transistors
LIBS:conn
LIBS:linear
LIBS:regul
LIBS:74xx
LIBS:cmos4000
LIBS:adc-dac
LIBS:memory
LIBS:xilinx
LIBS:microcontrollers
LIBS:dsp
LIBS:microchip
LIBS:analog_switches
LIBS:motorola
LIBS:texas
LIBS:intel
LIBS:audio
LIBS:interface
LIBS:digital-audio
LIBS:philips
LIBS:display
LIBS:cypress
LIBS:siliconi
LIBS:opto
LIBS:atmel
LIBS:contrib
LIBS:valves
LIBS:ad1955
LIBS:max811
LIBS:ne5534
LIBS:jack_3p
LIBS:TX0RX0
LIBS:SparkFun
LIBS:ad1955-cache
EELAYER 25 0
EELAYER END
$Descr A4 11693 8268
encoding utf-8
Sheet 1 6
Title ""
Date ""
Rev ""
Comp ""
Comment1 ""
Comment2 ""
Comment3 ""
Comment4 ""
$EndDescr
$Sheet
S 4740 3120 1600 2340
U 5687A25E
F0 "AD1955" 60
F1 "ad1955_core.sch" 60
F2 "IOUTL+" O R 6340 3430 60 
F3 "IOUTL-" O R 6340 3520 60 
F4 "IOUTR+" O R 6340 3610 60 
F5 "IOUTR-" O R 6340 3700 60 
F6 "FILTR" O R 6340 3790 60 
F7 "MCLK" I L 4740 3430 60 
F8 "LRCLK" I L 4740 3520 60 
F9 "BCLK" I L 4740 3610 60 
F10 "SDATA" I L 4740 3700 60 
F11 "EF_RDATA" I L 4740 3790 60 
F12 "DSD_SCLK" I L 4740 4000 60 
F13 "DSD_LDATA" I L 4740 4090 60 
F14 "DSD_RDATA" I L 4740 4180 60 
F15 "DSD_PHASE" I L 4740 4270 60 
F16 "CDATA" I L 4740 4570 60 
F17 "CLATCH" I L 4740 4660 60 
F18 "CCLK" I L 4740 4750 60 
F19 "MUTE" I L 4740 5050 60 
F20 "DSD_MCLK" I L 4740 4360 60 
$EndSheet
$Sheet
S 7190 3290 1280 630 
U 568ED3EA
F0 "I_V_Converter" 79
F1 "I_V_Converter.sch" 79
F2 "IOUTR+" I L 7190 3610 60 
F3 "IOUTR-" I L 7190 3700 60 
F4 "ROUT" O R 8470 3780 60 
F5 "IOUTL+" I L 7190 3430 60 
F6 "IOUTL-" I L 7190 3520 60 
F7 "LOUT" O R 8470 3480 60 
F8 "FILTR" I L 7190 3790 60 
$EndSheet
$Sheet
S 7200 4730 1270 730 
U 569859A7
F0 "power" 79
F1 "power.sch" 79
$EndSheet
$Comp
L JACK_3P J101
U 1 1 5698A851
P 9570 3630
F 0 "J101" H 9420 3880 60  0000 C CNN
F 1 "JACK_3P" H 9470 3330 60  0000 C CNN
F 2 "" H 9570 3630 60  0000 C CNN
F 3 "" H 9570 3630 60  0000 C CNN
	1    9570 3630
	-1   0    0    -1  
$EndComp
$Comp
L GNDA #PWR01
U 1 1 5698E480
P 8960 4000
F 0 "#PWR01" H 8960 3750 50  0001 C CNN
F 1 "GNDA" H 8960 3850 50  0000 C CNN
F 2 "" H 8960 4000 50  0000 C CNN
F 3 "" H 8960 4000 50  0000 C CNN
	1    8960 4000
	1    0    0    -1  
$EndComp
$Sheet
S 1870 1780 1430 1070
U 569BABEC
F0 "SPDIF_Receiver" 79
F1 "SPDIF_Receiver.sch" 79
F2 "8416_CS" I L 1870 2030 60 
F3 "8416_CDIN" I L 1870 2130 60 
F4 "8416_CCLK" I L 1870 2220 60 
F5 "8416_CDOUT" O L 1870 2310 60 
F6 "8416_SDATA" O R 3300 2330 60 
F7 "8416_LRCLK" O R 3300 2130 60 
F8 "8416_BCLK" O R 3300 2230 60 
F9 "8416_MCLK" O R 3300 2030 60 
$EndSheet
$Comp
L CONN_01X04 P101
U 1 1 56A151B6
P 3620 2180
F 0 "P101" H 3620 2430 50  0000 C CNN
F 1 "CONN_01X04" V 3720 2180 50  0000 C CNN
F 2 "" H 3620 2180 50  0000 C CNN
F 3 "" H 3620 2180 50  0000 C CNN
	1    3620 2180
	1    0    0    -1  
$EndComp
Wire Wire Line
	3300 5050 4740 5050
Wire Wire Line
	3300 3790 4740 3790
Wire Wire Line
	4740 4000 3300 4000
Wire Wire Line
	3300 4090 4740 4090
Wire Wire Line
	4740 4180 3300 4180
Wire Wire Line
	3300 4270 4740 4270
Wire Wire Line
	3300 4360 4740 4360
Wire Wire Line
	4740 4570 3300 4570
Wire Wire Line
	3300 4660 4740 4660
Wire Wire Line
	4740 4750 3300 4750
Wire Wire Line
	6340 3430 7190 3430
Wire Wire Line
	7190 3520 6340 3520
Wire Wire Line
	6340 3610 7190 3610
Wire Wire Line
	7190 3700 6340 3700
Wire Wire Line
	6340 3790 7190 3790
Wire Wire Line
	9070 3780 8470 3780
Wire Wire Line
	8470 3480 9070 3480
Wire Wire Line
	9070 3880 8960 3880
Wire Wire Line
	8960 3880 8960 4000
$Comp
L CONN_01X04 P102
U 1 1 56A4C888
P 3690 2910
F 0 "P102" H 3690 3160 50  0000 C CNN
F 1 "CONN_01X04" V 3790 2910 50  0000 C CNN
F 2 "" H 3690 2910 50  0000 C CNN
F 3 "" H 3690 2910 50  0000 C CNN
	1    3690 2910
	0    -1   -1   0   
$EndComp
Wire Wire Line
	3300 2030 3420 2030
Wire Wire Line
	3300 2130 3420 2130
Wire Wire Line
	3300 2230 3420 2230
Wire Wire Line
	3300 2330 3420 2330
Wire Wire Line
	3540 3110 3540 3430
Wire Wire Line
	3540 3430 3300 3430
Wire Wire Line
	3300 3520 3640 3520
Wire Wire Line
	3640 3520 3640 3110
Wire Wire Line
	3740 3110 3740 3610
Wire Wire Line
	3740 3610 3300 3610
Wire Wire Line
	3300 3700 3840 3700
Wire Wire Line
	3840 3700 3840 3110
$Comp
L CONN_01X04 P103
U 1 1 56A5CA57
P 4240 2910
F 0 "P103" H 4240 3160 50  0000 C CNN
F 1 "CONN_01X04" V 4340 2910 50  0000 C CNN
F 2 "" H 4240 2910 50  0000 C CNN
F 3 "" H 4240 2910 50  0000 C CNN
	1    4240 2910
	0    1    -1   0   
$EndComp
Wire Wire Line
	4390 3110 4390 3430
Wire Wire Line
	4390 3430 4740 3430
Wire Wire Line
	4290 3110 4290 3520
Wire Wire Line
	4290 3520 4740 3520
Wire Wire Line
	4190 3110 4190 3610
Wire Wire Line
	4190 3610 4740 3610
Wire Wire Line
	4740 3700 4090 3700
Wire Wire Line
	4090 3700 4090 3110
Wire Notes Line
	3380 3170 4580 3170
Wire Notes Line
	4580 3170 4580 1840
Wire Notes Line
	4580 1840 3380 1840
Wire Notes Line
	3380 1840 3380 3170
Text Notes 3510 2620 0    118  ~ 0
I2S Switch
Wire Wire Line
	1870 2030 1570 2030
Wire Wire Line
	1570 2030 1570 3700
Wire Wire Line
	1570 3700 1870 3700
Wire Wire Line
	1620 3610 1870 3610
Wire Wire Line
	1620 3610 1620 2130
Wire Wire Line
	1620 2130 1870 2130
Wire Wire Line
	1870 3520 1670 3520
Wire Wire Line
	1670 3520 1670 2220
Wire Wire Line
	1670 2220 1870 2220
Wire Wire Line
	1870 2310 1720 2310
Wire Wire Line
	1720 2310 1720 3430
Wire Wire Line
	1720 3430 1870 3430
$Sheet
S 1870 3120 1430 2340
U 568A942F
F0 "interface" 60
F1 "interface.sch" 60
F2 "RDATA_INTF" O R 3300 3790 60 
F3 "SDATA_INTF" O R 3300 3700 60 
F4 "BCLK_INTF" O R 3300 3610 60 
F5 "LRCLK_INTF" O R 3300 3520 60 
F6 "MCLK_INTF" O R 3300 3430 60 
F7 "DSD_RDATA_INTF" O R 3300 4180 60 
F8 "DSD_LDATA_INTF" O R 3300 4090 60 
F9 "DSD_SCLK_INTF" O R 3300 4000 60 
F10 "DSD_PHASE_INTF" O R 3300 4270 60 
F11 "DSD_MCLK_INTF" O R 3300 4360 60 
F12 "CDATA_INTF" O R 3300 4570 60 
F13 "CLATCH_INTF" O R 3300 4660 60 
F14 "CCLK_INTF" O R 3300 4750 60 
F15 "MUTE_INTF" O R 3300 5050 60 
F16 "8416_CS_INTF" O L 1870 3700 60 
F17 "8416_CDIN_INTF" O L 1870 3610 60 
F18 "8416_CCLK_INTF" O L 1870 3520 60 
F19 "8416_CDOUT_INTF" O L 1870 3430 60 
$EndSheet
$EndSCHEMATC
