library IEEE;
use IEEE.STD_LOGIC_1164.ALL;

entity JK_FlipFlop is
    Port (
        CLK : in STD_LOGIC;
        RESET : in STD_LOGIC;
        J : in STD_LOGIC;
        K : in STD_LOGIC;
        Q : out STD_LOGIC
    );
end JK_FlipFlop;

architecture Behavioral of JK_FlipFlop is
    signal Q_internal : STD_LOGIC := '0';
begin
    process(CLK, RESET)
    begin
        if RESET = '1' then
            Q_internal <= '0'; -- Reset output
        elsif rising_edge(CLK) then
            if J = '0' and K = '0' then
                Q_internal <= Q_internal; -- Hold
            elsif J = '0' and K = '1' then
                Q_internal <= '0'; -- Reset
            elsif J = '1' and K = '0' then
                Q_internal <= '1'; -- Set
            elsif J = '1' and K = '1' then
                Q_internal <= not Q_internal; -- Toggle
            end if;
        end if;
    end process;

    Q <= Q_internal;
end Behavioral;
