/* MATCH (Claude agent laneB14, 2026-10-23), from v2 (3). One register pin (k3 in s5) plus commented empty asms:
 * - an empty asm after `pe = ae` keeps the loop-made i+1 (addiu s4) last in its block, so reorg puts it in the b slot;
 * - that asm lengthens ae's live range by one insn, which drops ae's global-alloc priority below p's (s2/s3 swap).
 *   Five empty asms after the first loop add the same length to p's range (they stand in for ~5 insns the original
 *   had there), restoring the target's p/ae priority order;
 * - paae is set (before k3) so the aae address is computed ahead of the k3 constant, as in the target. */
/* v2 (Claude agent laneB12, 2026-10-23): aligned 7 -> 3. The /12 pointer-diff divisions written out as (bytes * k3) >> 2 with k3 = 0xAAAAAAAB in ONE commented register pin ($21 = s5, as in the target): fixes the s4/s5 swap. Left: ori s5 before addiu fp, and i+1 (addiu s4) scheduled right after the sll instead of in the b delay slot (j = i + 1 / i = j step, split init: same 3). */
struct VTE { short d; short pad; void *pfn; };
struct LO { int pad[3]; struct VTE *vt; };
struct X;
struct L { void *pv; struct L *pnext; struct L *pother; struct LO *po; int f; };
struct LX { char pad[0xEC]; struct X *px; };
struct X { char pad[0x60]; struct LO *plo; struct L *pl; int x68; void *pv6C; unsigned long grf; };
struct E { int f0; struct X *px; int x8; };
struct P { char pad[0x3CD0]; int c; struct E *aae[3]; char a3CE0[0x3CF8 - 0x3CE0]; char aCF8[0x3D10 - 0x3CF8];
    char a3D10[0xC]; char a3D1C[0xC]; char a3D28[0xC]; char a3D34[0xC]; };
struct L *func_00133CB8(struct P *, struct X *, struct X *);
void func_001A7E10(struct P *, void *);
void func_001F5078(struct LO *);
void func_0011CD98(void *, void *);
void RemoveDlEntry__FP2DLPv(void *, struct X *);
int func_0011A380(void *, struct X *);
void *func_002332B8(void *, void *, int);
#define VCALL(po, n, T) ((T)(po)->vt[n].pfn)((char *)(po) + (po)->vt[n].d
void func_001337D0(struct P *p, struct X *px)
{
    struct L *pl, *plNext;
    int i;
    for (pl = px->pl; pl; pl = plNext) {
        struct L *pl2;
        VCALL(px->plo, 54, void (*)(void *, struct LO *)), pl->po);
        VCALL(pl->po, 54, void (*)(void *, struct LO *)), px->plo);
        pl2 = func_00133CB8(p, ((struct LX *)pl->po)->px, px);
        if (pl->pv) {
            if (!VCALL(pl->po, 62, int (*)(void *))))
                func_001F5078(pl->po);
            func_001A7E10(p, pl->pv);
        }
        plNext = pl->pnext;
        func_0011CD98(p->aCF8, pl);
        func_0011CD98(p->aCF8, pl2);
    }
    /* five empty asms: lengthen p's live range (global-alloc priority), emulating the original insn count here */
    __asm__ __volatile__("");
    __asm__ __volatile__("");
    __asm__ __volatile__("");
    __asm__ __volatile__("");
    __asm__ __volatile__("");
    func_001A7E10(p, px->pv6C);
    RemoveDlEntry__FP2DLPv(p->a3D10, px);
    if (func_0011A380(p->a3D1C, px))
        RemoveDlEntry__FP2DLPv(p->a3D1C, px);
    if ((px->grf & 1) == 1)
        RemoveDlEntry__FP2DLPv(p->a3D28, px);
    if (px->grf & 2)
        RemoveDlEntry__FP2DLPv(p->a3D34, px);
    {
    struct E **paae;
    register unsigned int k3 __asm__("$21");
    i = 0;
    paae = p->aae;
    k3 = 0xAAAAAAAB;  /* register pin: the exact-/12 multiplier (target s5) */
    for (; i < 3; i++) {
        struct E *ae = ((struct P *)((char *)paae - 0x3CD4))->aae[i];  /* = p->aae[i]; this form keeps the addu base-first */
        struct E *pe = ae;
        struct E *peStart;
        __asm__ __volatile__("");  /* keeps i+1 after pe = ae, so reorg puts it in the b delay slot */
        while (1) {
            while (pe->px != px)
                pe++;
            if (pe->f0)
                break;
            peStart = pe++;
        }
        func_002332B8(peStart, peStart + 1, ((int)(((char *)pe - (char *)peStart) * k3) >> 2) * sizeof(struct E) - sizeof(struct E));
        func_002332B8(pe - 1, pe + 1, (p->c - ((int)(((char *)pe - (char *)ae) * k3) >> 2)) * sizeof(struct E) - sizeof(struct E));
    }
    }
    p->c -= 2;
    func_0011CD98(p->a3CE0, px);
}
