{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1565149999541 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1565149999557 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Aug 07 05:53:19 2019 " "Processing started: Wed Aug 07 05:53:19 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1565149999557 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1565149999557 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off fpgabrain -c fpgabrain " "Command: quartus_map --read_settings_files=on --write_settings_files=off fpgabrain -c fpgabrain" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1565149999557 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1565150000574 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1565150000574 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fpgabrain.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file fpgabrain.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 fpgabrain-bhv " "Found design unit 1: fpgabrain-bhv" {  } { { "fpgabrain.vhdl" "" { Text "G:/fpga-brain/fpgabrain.vhdl" 31 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1565150009619 ""} { "Info" "ISGN_ENTITY_NAME" "1 fpgabrain " "Found entity 1: fpgabrain" {  } { { "fpgabrain.vhdl" "" { Text "G:/fpga-brain/fpgabrain.vhdl" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1565150009619 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1565150009619 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vga.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 VGA-MAIN " "Found design unit 1: VGA-MAIN" {  } { { "VGA.vhd" "" { Text "G:/fpga-brain/VGA.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1565150009649 ""} { "Info" "ISGN_ENTITY_NAME" "1 VGA " "Found entity 1: VGA" {  } { { "VGA.vhd" "" { Text "G:/fpga-brain/VGA.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1565150009649 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1565150009649 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sync.vhd 2 1 " "Found 2 design units, including 1 entities, in source file sync.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 SYNC-MAIN " "Found design unit 1: SYNC-MAIN" {  } { { "SYNC.vhd" "" { Text "G:/fpga-brain/SYNC.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1565150009665 ""} { "Info" "ISGN_ENTITY_NAME" "1 SYNC " "Found entity 1: SYNC" {  } { { "SYNC.vhd" "" { Text "G:/fpga-brain/SYNC.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1565150009665 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1565150009665 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pll.vhd 2 1 " "Found 2 design units, including 1 entities, in source file pll.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 pll-SYN " "Found design unit 1: pll-SYN" {  } { { "pll.vhd" "" { Text "G:/fpga-brain/pll.vhd" 54 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1565150009696 ""} { "Info" "ISGN_ENTITY_NAME" "1 pll " "Found entity 1: pll" {  } { { "pll.vhd" "" { Text "G:/fpga-brain/pll.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1565150009696 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1565150009696 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fulladder.bdf 1 1 " "Found 1 design units, including 1 entities, in source file fulladder.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 fulladder " "Found entity 1: fulladder" {  } { { "fulladder.bdf" "" { Schematic "G:/fpga-brain/fulladder.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1565150009712 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1565150009712 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sum8.bdf 1 1 " "Found 1 design units, including 1 entities, in source file sum8.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 sum8 " "Found entity 1: sum8" {  } { { "sum8.bdf" "" { Schematic "G:/fpga-brain/sum8.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1565150009727 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1565150009727 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "net.vhd 2 1 " "Found 2 design units, including 1 entities, in source file net.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 net-bhv " "Found design unit 1: net-bhv" {  } { { "net.vhd" "" { Text "G:/fpga-brain/net.vhd" 98 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1565150009759 ""} { "Info" "ISGN_ENTITY_NAME" "1 net " "Found entity 1: net" {  } { { "net.vhd" "" { Text "G:/fpga-brain/net.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1565150009759 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1565150009759 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "neuron.vhd 2 1 " "Found 2 design units, including 1 entities, in source file neuron.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 neuron-bdf_type " "Found design unit 1: neuron-bdf_type" {  } { { "neuron.vhd" "" { Text "G:/fpga-brain/neuron.vhd" 25 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1565150009774 ""} { "Info" "ISGN_ENTITY_NAME" "1 neuron " "Found entity 1: neuron" {  } { { "neuron.vhd" "" { Text "G:/fpga-brain/neuron.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1565150009774 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1565150009774 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "altfp_mul.vhd 4 2 " "Found 4 design units, including 2 entities, in source file altfp_mul.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 altfp_mul_altfp_mult_atn-RTL " "Found design unit 1: altfp_mul_altfp_mult_atn-RTL" {  } { { "altfp_mul.vhd" "" { Text "G:/fpga-brain/altfp_mul.vhd" 56 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1565150009837 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 altfp_mul-RTL " "Found design unit 2: altfp_mul-RTL" {  } { { "altfp_mul.vhd" "" { Text "G:/fpga-brain/altfp_mul.vhd" 1921 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1565150009837 ""} { "Info" "ISGN_ENTITY_NAME" "1 altfp_mul_altfp_mult_atn " "Found entity 1: altfp_mul_altfp_mult_atn" {  } { { "altfp_mul.vhd" "" { Text "G:/fpga-brain/altfp_mul.vhd" 46 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1565150009837 ""} { "Info" "ISGN_ENTITY_NAME" "2 altfp_mul " "Found entity 2: altfp_mul" {  } { { "altfp_mul.vhd" "" { Text "G:/fpga-brain/altfp_mul.vhd" 1910 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1565150009837 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1565150009837 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "altfp_addsub.vhd 44 22 " "Found 44 design units, including 22 entities, in source file altfp_addsub.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 altfp_addsub_altbarrel_shift_35e-RTL " "Found design unit 1: altfp_addsub_altbarrel_shift_35e-RTL" {  } { { "altfp_addsub.vhd" "" { Text "G:/fpga-brain/altfp_addsub.vhd" 59 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1565150009899 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 altfp_addsub_altbarrel_shift_98g-RTL " "Found design unit 2: altfp_addsub_altbarrel_shift_98g-RTL" {  } { { "altfp_addsub.vhd" "" { Text "G:/fpga-brain/altfp_addsub.vhd" 317 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1565150009899 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "3 altfp_addsub_altpriority_encoder_3e8-RTL " "Found design unit 3: altfp_addsub_altpriority_encoder_3e8-RTL" {  } { { "altfp_addsub.vhd" "" { Text "G:/fpga-brain/altfp_addsub.vhd" 614 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1565150009899 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "4 altfp_addsub_altpriority_encoder_6e8-RTL " "Found design unit 4: altfp_addsub_altpriority_encoder_6e8-RTL" {  } { { "altfp_addsub.vhd" "" { Text "G:/fpga-brain/altfp_addsub.vhd" 636 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1565150009899 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "5 altfp_addsub_altpriority_encoder_be8-RTL " "Found design unit 5: altfp_addsub_altpriority_encoder_be8-RTL" {  } { { "altfp_addsub.vhd" "" { Text "G:/fpga-brain/altfp_addsub.vhd" 690 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1565150009899 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "6 altfp_addsub_altpriority_encoder_3v7-RTL " "Found design unit 6: altfp_addsub_altpriority_encoder_3v7-RTL" {  } { { "altfp_addsub.vhd" "" { Text "G:/fpga-brain/altfp_addsub.vhd" 761 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1565150009899 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "7 altfp_addsub_altpriority_encoder_6v7-RTL " "Found design unit 7: altfp_addsub_altpriority_encoder_6v7-RTL" {  } { { "altfp_addsub.vhd" "" { Text "G:/fpga-brain/altfp_addsub.vhd" 781 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1565150009899 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "8 altfp_addsub_altpriority_encoder_bv7-RTL " "Found design unit 8: altfp_addsub_altpriority_encoder_bv7-RTL" {  } { { "altfp_addsub.vhd" "" { Text "G:/fpga-brain/altfp_addsub.vhd" 838 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1565150009899 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "9 altfp_addsub_altpriority_encoder_uv8-RTL " "Found design unit 9: altfp_addsub_altpriority_encoder_uv8-RTL" {  } { { "altfp_addsub.vhd" "" { Text "G:/fpga-brain/altfp_addsub.vhd" 901 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1565150009899 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "10 altfp_addsub_altpriority_encoder_ue9-RTL " "Found design unit 10: altfp_addsub_altpriority_encoder_ue9-RTL" {  } { { "altfp_addsub.vhd" "" { Text "G:/fpga-brain/altfp_addsub.vhd" 969 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1565150009899 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "11 altfp_addsub_altpriority_encoder_ou8-RTL " "Found design unit 11: altfp_addsub_altpriority_encoder_ou8-RTL" {  } { { "altfp_addsub.vhd" "" { Text "G:/fpga-brain/altfp_addsub.vhd" 1031 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1565150009899 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "12 altfp_addsub_altpriority_encoder_nh8-RTL " "Found design unit 12: altfp_addsub_altpriority_encoder_nh8-RTL" {  } { { "altfp_addsub.vhd" "" { Text "G:/fpga-brain/altfp_addsub.vhd" 1130 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1565150009899 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "13 altfp_addsub_altpriority_encoder_qh8-RTL " "Found design unit 13: altfp_addsub_altpriority_encoder_qh8-RTL" {  } { { "altfp_addsub.vhd" "" { Text "G:/fpga-brain/altfp_addsub.vhd" 1156 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1565150009899 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "14 altfp_addsub_altpriority_encoder_vh8-RTL " "Found design unit 14: altfp_addsub_altpriority_encoder_vh8-RTL" {  } { { "altfp_addsub.vhd" "" { Text "G:/fpga-brain/altfp_addsub.vhd" 1210 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1565150009899 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "15 altfp_addsub_altpriority_encoder_ii9-RTL " "Found design unit 15: altfp_addsub_altpriority_encoder_ii9-RTL" {  } { { "altfp_addsub.vhd" "" { Text "G:/fpga-brain/altfp_addsub.vhd" 1270 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1565150009899 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "16 altfp_addsub_altpriority_encoder_n28-RTL " "Found design unit 16: altfp_addsub_altpriority_encoder_n28-RTL" {  } { { "altfp_addsub.vhd" "" { Text "G:/fpga-brain/altfp_addsub.vhd" 1345 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1565150009899 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "17 altfp_addsub_altpriority_encoder_q28-RTL " "Found design unit 17: altfp_addsub_altpriority_encoder_q28-RTL" {  } { { "altfp_addsub.vhd" "" { Text "G:/fpga-brain/altfp_addsub.vhd" 1369 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1565150009899 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "18 altfp_addsub_altpriority_encoder_v28-RTL " "Found design unit 18: altfp_addsub_altpriority_encoder_v28-RTL" {  } { { "altfp_addsub.vhd" "" { Text "G:/fpga-brain/altfp_addsub.vhd" 1426 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1565150009899 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "19 altfp_addsub_altpriority_encoder_i39-RTL " "Found design unit 19: altfp_addsub_altpriority_encoder_i39-RTL" {  } { { "altfp_addsub.vhd" "" { Text "G:/fpga-brain/altfp_addsub.vhd" 1489 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1565150009899 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "20 altfp_addsub_altpriority_encoder_cna-RTL " "Found design unit 20: altfp_addsub_altpriority_encoder_cna-RTL" {  } { { "altfp_addsub.vhd" "" { Text "G:/fpga-brain/altfp_addsub.vhd" 1555 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1565150009899 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "21 altfp_addsub_altfp_add_sub_j6j-RTL " "Found design unit 21: altfp_addsub_altfp_add_sub_j6j-RTL" {  } { { "altfp_addsub.vhd" "" { Text "G:/fpga-brain/altfp_addsub.vhd" 1642 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1565150009899 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "22 altfp_addsub-RTL " "Found design unit 22: altfp_addsub-RTL" {  } { { "altfp_addsub.vhd" "" { Text "G:/fpga-brain/altfp_addsub.vhd" 5833 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1565150009899 ""} { "Info" "ISGN_ENTITY_NAME" "1 altfp_addsub_altbarrel_shift_35e " "Found entity 1: altfp_addsub_altbarrel_shift_35e" {  } { { "altfp_addsub.vhd" "" { Text "G:/fpga-brain/altfp_addsub.vhd" 47 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1565150009899 ""} { "Info" "ISGN_ENTITY_NAME" "2 altfp_addsub_altbarrel_shift_98g " "Found entity 2: altfp_addsub_altbarrel_shift_98g" {  } { { "altfp_addsub.vhd" "" { Text "G:/fpga-brain/altfp_addsub.vhd" 305 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1565150009899 ""} { "Info" "ISGN_ENTITY_NAME" "3 altfp_addsub_altpriority_encoder_3e8 " "Found entity 3: altfp_addsub_altpriority_encoder_3e8" {  } { { "altfp_addsub.vhd" "" { Text "G:/fpga-brain/altfp_addsub.vhd" 605 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1565150009899 ""} { "Info" "ISGN_ENTITY_NAME" "4 altfp_addsub_altpriority_encoder_6e8 " "Found entity 4: altfp_addsub_altpriority_encoder_6e8" {  } { { "altfp_addsub.vhd" "" { Text "G:/fpga-brain/altfp_addsub.vhd" 627 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1565150009899 ""} { "Info" "ISGN_ENTITY_NAME" "5 altfp_addsub_altpriority_encoder_be8 " "Found entity 5: altfp_addsub_altpriority_encoder_be8" {  } { { "altfp_addsub.vhd" "" { Text "G:/fpga-brain/altfp_addsub.vhd" 681 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1565150009899 ""} { "Info" "ISGN_ENTITY_NAME" "6 altfp_addsub_altpriority_encoder_3v7 " "Found entity 6: altfp_addsub_altpriority_encoder_3v7" {  } { { "altfp_addsub.vhd" "" { Text "G:/fpga-brain/altfp_addsub.vhd" 753 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1565150009899 ""} { "Info" "ISGN_ENTITY_NAME" "7 altfp_addsub_altpriority_encoder_6v7 " "Found entity 7: altfp_addsub_altpriority_encoder_6v7" {  } { { "altfp_addsub.vhd" "" { Text "G:/fpga-brain/altfp_addsub.vhd" 773 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1565150009899 ""} { "Info" "ISGN_ENTITY_NAME" "8 altfp_addsub_altpriority_encoder_bv7 " "Found entity 8: altfp_addsub_altpriority_encoder_bv7" {  } { { "altfp_addsub.vhd" "" { Text "G:/fpga-brain/altfp_addsub.vhd" 830 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1565150009899 ""} { "Info" "ISGN_ENTITY_NAME" "9 altfp_addsub_altpriority_encoder_uv8 " "Found entity 9: altfp_addsub_altpriority_encoder_uv8" {  } { { "altfp_addsub.vhd" "" { Text "G:/fpga-brain/altfp_addsub.vhd" 893 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1565150009899 ""} { "Info" "ISGN_ENTITY_NAME" "10 altfp_addsub_altpriority_encoder_ue9 " "Found entity 10: altfp_addsub_altpriority_encoder_ue9" {  } { { "altfp_addsub.vhd" "" { Text "G:/fpga-brain/altfp_addsub.vhd" 960 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1565150009899 ""} { "Info" "ISGN_ENTITY_NAME" "11 altfp_addsub_altpriority_encoder_ou8 " "Found entity 11: altfp_addsub_altpriority_encoder_ou8" {  } { { "altfp_addsub.vhd" "" { Text "G:/fpga-brain/altfp_addsub.vhd" 1020 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1565150009899 ""} { "Info" "ISGN_ENTITY_NAME" "12 altfp_addsub_altpriority_encoder_nh8 " "Found entity 12: altfp_addsub_altpriority_encoder_nh8" {  } { { "altfp_addsub.vhd" "" { Text "G:/fpga-brain/altfp_addsub.vhd" 1121 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1565150009899 ""} { "Info" "ISGN_ENTITY_NAME" "13 altfp_addsub_altpriority_encoder_qh8 " "Found entity 13: altfp_addsub_altpriority_encoder_qh8" {  } { { "altfp_addsub.vhd" "" { Text "G:/fpga-brain/altfp_addsub.vhd" 1147 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1565150009899 ""} { "Info" "ISGN_ENTITY_NAME" "14 altfp_addsub_altpriority_encoder_vh8 " "Found entity 14: altfp_addsub_altpriority_encoder_vh8" {  } { { "altfp_addsub.vhd" "" { Text "G:/fpga-brain/altfp_addsub.vhd" 1201 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1565150009899 ""} { "Info" "ISGN_ENTITY_NAME" "15 altfp_addsub_altpriority_encoder_ii9 " "Found entity 15: altfp_addsub_altpriority_encoder_ii9" {  } { { "altfp_addsub.vhd" "" { Text "G:/fpga-brain/altfp_addsub.vhd" 1261 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1565150009899 ""} { "Info" "ISGN_ENTITY_NAME" "16 altfp_addsub_altpriority_encoder_n28 " "Found entity 16: altfp_addsub_altpriority_encoder_n28" {  } { { "altfp_addsub.vhd" "" { Text "G:/fpga-brain/altfp_addsub.vhd" 1337 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1565150009899 ""} { "Info" "ISGN_ENTITY_NAME" "17 altfp_addsub_altpriority_encoder_q28 " "Found entity 17: altfp_addsub_altpriority_encoder_q28" {  } { { "altfp_addsub.vhd" "" { Text "G:/fpga-brain/altfp_addsub.vhd" 1361 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1565150009899 ""} { "Info" "ISGN_ENTITY_NAME" "18 altfp_addsub_altpriority_encoder_v28 " "Found entity 18: altfp_addsub_altpriority_encoder_v28" {  } { { "altfp_addsub.vhd" "" { Text "G:/fpga-brain/altfp_addsub.vhd" 1418 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1565150009899 ""} { "Info" "ISGN_ENTITY_NAME" "19 altfp_addsub_altpriority_encoder_i39 " "Found entity 19: altfp_addsub_altpriority_encoder_i39" {  } { { "altfp_addsub.vhd" "" { Text "G:/fpga-brain/altfp_addsub.vhd" 1481 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1565150009899 ""} { "Info" "ISGN_ENTITY_NAME" "20 altfp_addsub_altpriority_encoder_cna " "Found entity 20: altfp_addsub_altpriority_encoder_cna" {  } { { "altfp_addsub.vhd" "" { Text "G:/fpga-brain/altfp_addsub.vhd" 1544 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1565150009899 ""} { "Info" "ISGN_ENTITY_NAME" "21 altfp_addsub_altfp_add_sub_j6j " "Found entity 21: altfp_addsub_altfp_add_sub_j6j" {  } { { "altfp_addsub.vhd" "" { Text "G:/fpga-brain/altfp_addsub.vhd" 1632 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1565150009899 ""} { "Info" "ISGN_ENTITY_NAME" "22 altfp_addsub " "Found entity 22: altfp_addsub" {  } { { "altfp_addsub.vhd" "" { Text "G:/fpga-brain/altfp_addsub.vhd" 5822 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1565150009899 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1565150009899 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "altfpcompm.vhd 4 2 " "Found 4 design units, including 2 entities, in source file altfpcompm.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 altfpcompM_altfp_compare_58b-RTL " "Found design unit 1: altfpcompM_altfp_compare_58b-RTL" {  } { { "altfpcompM.vhd" "" { Text "G:/fpga-brain/altfpcompM.vhd" 56 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1565150009962 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 altfpcompm-RTL " "Found design unit 2: altfpcompm-RTL" {  } { { "altfpcompM.vhd" "" { Text "G:/fpga-brain/altfpcompM.vhd" 1021 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1565150009962 ""} { "Info" "ISGN_ENTITY_NAME" "1 altfpcompM_altfp_compare_58b " "Found entity 1: altfpcompM_altfp_compare_58b" {  } { { "altfpcompM.vhd" "" { Text "G:/fpga-brain/altfpcompM.vhd" 46 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1565150009962 ""} { "Info" "ISGN_ENTITY_NAME" "2 altfpcompM " "Found entity 2: altfpcompM" {  } { { "altfpcompM.vhd" "" { Text "G:/fpga-brain/altfpcompM.vhd" 1010 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1565150009962 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1565150009962 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ram1port.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ram1port.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ram1port-SYN " "Found design unit 1: ram1port-SYN" {  } { { "ram1port.vhd" "" { Text "G:/fpga-brain/ram1port.vhd" 54 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1565150009977 ""} { "Info" "ISGN_ENTITY_NAME" "1 ram1port " "Found entity 1: ram1port" {  } { { "ram1port.vhd" "" { Text "G:/fpga-brain/ram1port.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1565150009977 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1565150009977 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ram16.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ram16.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ram16-bhv " "Found design unit 1: ram16-bhv" {  } { { "ram16.vhd" "" { Text "G:/fpga-brain/ram16.vhd" 36 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1565150009993 ""} { "Info" "ISGN_ENTITY_NAME" "1 ram16 " "Found entity 1: ram16" {  } { { "ram16.vhd" "" { Text "G:/fpga-brain/ram16.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1565150009993 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1565150009993 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "fpgabrain " "Elaborating entity \"fpgabrain\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1565150011667 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "areset fpgabrain.vhdl(178) " "VHDL Signal Declaration warning at fpgabrain.vhdl(178): used implicit default value for signal \"areset\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "fpgabrain.vhdl" "" { Text "G:/fpga-brain/fpgabrain.vhdl" 178 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1565150011667 "|fpgabrain"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "locked fpgabrain.vhdl(179) " "Verilog HDL or VHDL warning at fpgabrain.vhdl(179): object \"locked\" assigned a value but never read" {  } { { "fpgabrain.vhdl" "" { Text "G:/fpga-brain/fpgabrain.vhdl" 179 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1565150011667 "|fpgabrain"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "i0 fpgabrain.vhdl(182) " "VHDL Signal Declaration warning at fpgabrain.vhdl(182): used explicit default value for signal \"i0\" because signal was never assigned a value" {  } { { "fpgabrain.vhdl" "" { Text "G:/fpga-brain/fpgabrain.vhdl" 182 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1565150011667 "|fpgabrain"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "i1 fpgabrain.vhdl(183) " "VHDL Signal Declaration warning at fpgabrain.vhdl(183): used explicit default value for signal \"i1\" because signal was never assigned a value" {  } { { "fpgabrain.vhdl" "" { Text "G:/fpga-brain/fpgabrain.vhdl" 183 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1565150011667 "|fpgabrain"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "i2 fpgabrain.vhdl(184) " "VHDL Signal Declaration warning at fpgabrain.vhdl(184): used explicit default value for signal \"i2\" because signal was never assigned a value" {  } { { "fpgabrain.vhdl" "" { Text "G:/fpga-brain/fpgabrain.vhdl" 184 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1565150011667 "|fpgabrain"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "i3 fpgabrain.vhdl(185) " "VHDL Signal Declaration warning at fpgabrain.vhdl(185): used explicit default value for signal \"i3\" because signal was never assigned a value" {  } { { "fpgabrain.vhdl" "" { Text "G:/fpga-brain/fpgabrain.vhdl" 185 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1565150011667 "|fpgabrain"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "i4 fpgabrain.vhdl(186) " "VHDL Signal Declaration warning at fpgabrain.vhdl(186): used explicit default value for signal \"i4\" because signal was never assigned a value" {  } { { "fpgabrain.vhdl" "" { Text "G:/fpga-brain/fpgabrain.vhdl" 186 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1565150011667 "|fpgabrain"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "wi0_h0 fpgabrain.vhdl(187) " "VHDL Signal Declaration warning at fpgabrain.vhdl(187): used explicit default value for signal \"wi0_h0\" because signal was never assigned a value" {  } { { "fpgabrain.vhdl" "" { Text "G:/fpga-brain/fpgabrain.vhdl" 187 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1565150011667 "|fpgabrain"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "wi0_h1 fpgabrain.vhdl(188) " "VHDL Signal Declaration warning at fpgabrain.vhdl(188): used explicit default value for signal \"wi0_h1\" because signal was never assigned a value" {  } { { "fpgabrain.vhdl" "" { Text "G:/fpga-brain/fpgabrain.vhdl" 188 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1565150011667 "|fpgabrain"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "wi0_h2 fpgabrain.vhdl(189) " "VHDL Signal Declaration warning at fpgabrain.vhdl(189): used explicit default value for signal \"wi0_h2\" because signal was never assigned a value" {  } { { "fpgabrain.vhdl" "" { Text "G:/fpga-brain/fpgabrain.vhdl" 189 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1565150011667 "|fpgabrain"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "wi0_h3 fpgabrain.vhdl(190) " "VHDL Signal Declaration warning at fpgabrain.vhdl(190): used explicit default value for signal \"wi0_h3\" because signal was never assigned a value" {  } { { "fpgabrain.vhdl" "" { Text "G:/fpga-brain/fpgabrain.vhdl" 190 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1565150011667 "|fpgabrain"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "wi0_h4 fpgabrain.vhdl(191) " "VHDL Signal Declaration warning at fpgabrain.vhdl(191): used explicit default value for signal \"wi0_h4\" because signal was never assigned a value" {  } { { "fpgabrain.vhdl" "" { Text "G:/fpga-brain/fpgabrain.vhdl" 191 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1565150011667 "|fpgabrain"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "wi1_h0 fpgabrain.vhdl(192) " "VHDL Signal Declaration warning at fpgabrain.vhdl(192): used explicit default value for signal \"wi1_h0\" because signal was never assigned a value" {  } { { "fpgabrain.vhdl" "" { Text "G:/fpga-brain/fpgabrain.vhdl" 192 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1565150011667 "|fpgabrain"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "wi1_h1 fpgabrain.vhdl(193) " "VHDL Signal Declaration warning at fpgabrain.vhdl(193): used explicit default value for signal \"wi1_h1\" because signal was never assigned a value" {  } { { "fpgabrain.vhdl" "" { Text "G:/fpga-brain/fpgabrain.vhdl" 193 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1565150011667 "|fpgabrain"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "wi1_h2 fpgabrain.vhdl(194) " "VHDL Signal Declaration warning at fpgabrain.vhdl(194): used explicit default value for signal \"wi1_h2\" because signal was never assigned a value" {  } { { "fpgabrain.vhdl" "" { Text "G:/fpga-brain/fpgabrain.vhdl" 194 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1565150011667 "|fpgabrain"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "wi1_h3 fpgabrain.vhdl(195) " "VHDL Signal Declaration warning at fpgabrain.vhdl(195): used explicit default value for signal \"wi1_h3\" because signal was never assigned a value" {  } { { "fpgabrain.vhdl" "" { Text "G:/fpga-brain/fpgabrain.vhdl" 195 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1565150011667 "|fpgabrain"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "wi1_h4 fpgabrain.vhdl(196) " "VHDL Signal Declaration warning at fpgabrain.vhdl(196): used explicit default value for signal \"wi1_h4\" because signal was never assigned a value" {  } { { "fpgabrain.vhdl" "" { Text "G:/fpga-brain/fpgabrain.vhdl" 196 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1565150011667 "|fpgabrain"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "wi2_h0 fpgabrain.vhdl(197) " "VHDL Signal Declaration warning at fpgabrain.vhdl(197): used explicit default value for signal \"wi2_h0\" because signal was never assigned a value" {  } { { "fpgabrain.vhdl" "" { Text "G:/fpga-brain/fpgabrain.vhdl" 197 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1565150011667 "|fpgabrain"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "wi2_h1 fpgabrain.vhdl(198) " "VHDL Signal Declaration warning at fpgabrain.vhdl(198): used explicit default value for signal \"wi2_h1\" because signal was never assigned a value" {  } { { "fpgabrain.vhdl" "" { Text "G:/fpga-brain/fpgabrain.vhdl" 198 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1565150011667 "|fpgabrain"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "wi2_h2 fpgabrain.vhdl(199) " "VHDL Signal Declaration warning at fpgabrain.vhdl(199): used explicit default value for signal \"wi2_h2\" because signal was never assigned a value" {  } { { "fpgabrain.vhdl" "" { Text "G:/fpga-brain/fpgabrain.vhdl" 199 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1565150011667 "|fpgabrain"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "wi2_h3 fpgabrain.vhdl(200) " "VHDL Signal Declaration warning at fpgabrain.vhdl(200): used explicit default value for signal \"wi2_h3\" because signal was never assigned a value" {  } { { "fpgabrain.vhdl" "" { Text "G:/fpga-brain/fpgabrain.vhdl" 200 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1565150011667 "|fpgabrain"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "wi2_h4 fpgabrain.vhdl(201) " "VHDL Signal Declaration warning at fpgabrain.vhdl(201): used explicit default value for signal \"wi2_h4\" because signal was never assigned a value" {  } { { "fpgabrain.vhdl" "" { Text "G:/fpga-brain/fpgabrain.vhdl" 201 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1565150011667 "|fpgabrain"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "wi3_h0 fpgabrain.vhdl(202) " "VHDL Signal Declaration warning at fpgabrain.vhdl(202): used explicit default value for signal \"wi3_h0\" because signal was never assigned a value" {  } { { "fpgabrain.vhdl" "" { Text "G:/fpga-brain/fpgabrain.vhdl" 202 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1565150011667 "|fpgabrain"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "wi3_h1 fpgabrain.vhdl(203) " "VHDL Signal Declaration warning at fpgabrain.vhdl(203): used explicit default value for signal \"wi3_h1\" because signal was never assigned a value" {  } { { "fpgabrain.vhdl" "" { Text "G:/fpga-brain/fpgabrain.vhdl" 203 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1565150011667 "|fpgabrain"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "wi3_h2 fpgabrain.vhdl(204) " "VHDL Signal Declaration warning at fpgabrain.vhdl(204): used explicit default value for signal \"wi3_h2\" because signal was never assigned a value" {  } { { "fpgabrain.vhdl" "" { Text "G:/fpga-brain/fpgabrain.vhdl" 204 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1565150011667 "|fpgabrain"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "wi3_h3 fpgabrain.vhdl(205) " "VHDL Signal Declaration warning at fpgabrain.vhdl(205): used explicit default value for signal \"wi3_h3\" because signal was never assigned a value" {  } { { "fpgabrain.vhdl" "" { Text "G:/fpga-brain/fpgabrain.vhdl" 205 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1565150011667 "|fpgabrain"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "wi3_h4 fpgabrain.vhdl(206) " "VHDL Signal Declaration warning at fpgabrain.vhdl(206): used explicit default value for signal \"wi3_h4\" because signal was never assigned a value" {  } { { "fpgabrain.vhdl" "" { Text "G:/fpga-brain/fpgabrain.vhdl" 206 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1565150011667 "|fpgabrain"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "wi4_h0 fpgabrain.vhdl(207) " "VHDL Signal Declaration warning at fpgabrain.vhdl(207): used explicit default value for signal \"wi4_h0\" because signal was never assigned a value" {  } { { "fpgabrain.vhdl" "" { Text "G:/fpga-brain/fpgabrain.vhdl" 207 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1565150011667 "|fpgabrain"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "wi4_h1 fpgabrain.vhdl(208) " "VHDL Signal Declaration warning at fpgabrain.vhdl(208): used explicit default value for signal \"wi4_h1\" because signal was never assigned a value" {  } { { "fpgabrain.vhdl" "" { Text "G:/fpga-brain/fpgabrain.vhdl" 208 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1565150011667 "|fpgabrain"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "wi4_h2 fpgabrain.vhdl(209) " "VHDL Signal Declaration warning at fpgabrain.vhdl(209): used explicit default value for signal \"wi4_h2\" because signal was never assigned a value" {  } { { "fpgabrain.vhdl" "" { Text "G:/fpga-brain/fpgabrain.vhdl" 209 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1565150011667 "|fpgabrain"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "wi4_h3 fpgabrain.vhdl(210) " "VHDL Signal Declaration warning at fpgabrain.vhdl(210): used explicit default value for signal \"wi4_h3\" because signal was never assigned a value" {  } { { "fpgabrain.vhdl" "" { Text "G:/fpga-brain/fpgabrain.vhdl" 210 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1565150011667 "|fpgabrain"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "wi4_h4 fpgabrain.vhdl(211) " "VHDL Signal Declaration warning at fpgabrain.vhdl(211): used explicit default value for signal \"wi4_h4\" because signal was never assigned a value" {  } { { "fpgabrain.vhdl" "" { Text "G:/fpga-brain/fpgabrain.vhdl" 211 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1565150011667 "|fpgabrain"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "wh0_h5 fpgabrain.vhdl(213) " "VHDL Signal Declaration warning at fpgabrain.vhdl(213): used explicit default value for signal \"wh0_h5\" because signal was never assigned a value" {  } { { "fpgabrain.vhdl" "" { Text "G:/fpga-brain/fpgabrain.vhdl" 213 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1565150011667 "|fpgabrain"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "wh0_h6 fpgabrain.vhdl(214) " "VHDL Signal Declaration warning at fpgabrain.vhdl(214): used explicit default value for signal \"wh0_h6\" because signal was never assigned a value" {  } { { "fpgabrain.vhdl" "" { Text "G:/fpga-brain/fpgabrain.vhdl" 214 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1565150011667 "|fpgabrain"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "wh0_h7 fpgabrain.vhdl(215) " "VHDL Signal Declaration warning at fpgabrain.vhdl(215): used explicit default value for signal \"wh0_h7\" because signal was never assigned a value" {  } { { "fpgabrain.vhdl" "" { Text "G:/fpga-brain/fpgabrain.vhdl" 215 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1565150011667 "|fpgabrain"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "wh0_h8 fpgabrain.vhdl(216) " "VHDL Signal Declaration warning at fpgabrain.vhdl(216): used explicit default value for signal \"wh0_h8\" because signal was never assigned a value" {  } { { "fpgabrain.vhdl" "" { Text "G:/fpga-brain/fpgabrain.vhdl" 216 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1565150011667 "|fpgabrain"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "wh0_h9 fpgabrain.vhdl(217) " "VHDL Signal Declaration warning at fpgabrain.vhdl(217): used explicit default value for signal \"wh0_h9\" because signal was never assigned a value" {  } { { "fpgabrain.vhdl" "" { Text "G:/fpga-brain/fpgabrain.vhdl" 217 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1565150011667 "|fpgabrain"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "wh1_h5 fpgabrain.vhdl(218) " "VHDL Signal Declaration warning at fpgabrain.vhdl(218): used explicit default value for signal \"wh1_h5\" because signal was never assigned a value" {  } { { "fpgabrain.vhdl" "" { Text "G:/fpga-brain/fpgabrain.vhdl" 218 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1565150011667 "|fpgabrain"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "wh1_h6 fpgabrain.vhdl(219) " "VHDL Signal Declaration warning at fpgabrain.vhdl(219): used explicit default value for signal \"wh1_h6\" because signal was never assigned a value" {  } { { "fpgabrain.vhdl" "" { Text "G:/fpga-brain/fpgabrain.vhdl" 219 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1565150011667 "|fpgabrain"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "wh1_h7 fpgabrain.vhdl(220) " "VHDL Signal Declaration warning at fpgabrain.vhdl(220): used explicit default value for signal \"wh1_h7\" because signal was never assigned a value" {  } { { "fpgabrain.vhdl" "" { Text "G:/fpga-brain/fpgabrain.vhdl" 220 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1565150011667 "|fpgabrain"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "wh1_h8 fpgabrain.vhdl(221) " "VHDL Signal Declaration warning at fpgabrain.vhdl(221): used explicit default value for signal \"wh1_h8\" because signal was never assigned a value" {  } { { "fpgabrain.vhdl" "" { Text "G:/fpga-brain/fpgabrain.vhdl" 221 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1565150011667 "|fpgabrain"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "wh1_h9 fpgabrain.vhdl(222) " "VHDL Signal Declaration warning at fpgabrain.vhdl(222): used explicit default value for signal \"wh1_h9\" because signal was never assigned a value" {  } { { "fpgabrain.vhdl" "" { Text "G:/fpga-brain/fpgabrain.vhdl" 222 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1565150011667 "|fpgabrain"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "wh2_h5 fpgabrain.vhdl(223) " "VHDL Signal Declaration warning at fpgabrain.vhdl(223): used explicit default value for signal \"wh2_h5\" because signal was never assigned a value" {  } { { "fpgabrain.vhdl" "" { Text "G:/fpga-brain/fpgabrain.vhdl" 223 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1565150011667 "|fpgabrain"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "wh2_h6 fpgabrain.vhdl(224) " "VHDL Signal Declaration warning at fpgabrain.vhdl(224): used explicit default value for signal \"wh2_h6\" because signal was never assigned a value" {  } { { "fpgabrain.vhdl" "" { Text "G:/fpga-brain/fpgabrain.vhdl" 224 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1565150011667 "|fpgabrain"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "wh2_h7 fpgabrain.vhdl(225) " "VHDL Signal Declaration warning at fpgabrain.vhdl(225): used explicit default value for signal \"wh2_h7\" because signal was never assigned a value" {  } { { "fpgabrain.vhdl" "" { Text "G:/fpga-brain/fpgabrain.vhdl" 225 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1565150011667 "|fpgabrain"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "wh2_h8 fpgabrain.vhdl(226) " "VHDL Signal Declaration warning at fpgabrain.vhdl(226): used explicit default value for signal \"wh2_h8\" because signal was never assigned a value" {  } { { "fpgabrain.vhdl" "" { Text "G:/fpga-brain/fpgabrain.vhdl" 226 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1565150011667 "|fpgabrain"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "wh2_h9 fpgabrain.vhdl(227) " "VHDL Signal Declaration warning at fpgabrain.vhdl(227): used explicit default value for signal \"wh2_h9\" because signal was never assigned a value" {  } { { "fpgabrain.vhdl" "" { Text "G:/fpga-brain/fpgabrain.vhdl" 227 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1565150011667 "|fpgabrain"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "wh3_h5 fpgabrain.vhdl(228) " "VHDL Signal Declaration warning at fpgabrain.vhdl(228): used explicit default value for signal \"wh3_h5\" because signal was never assigned a value" {  } { { "fpgabrain.vhdl" "" { Text "G:/fpga-brain/fpgabrain.vhdl" 228 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1565150011667 "|fpgabrain"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "wh3_h6 fpgabrain.vhdl(229) " "VHDL Signal Declaration warning at fpgabrain.vhdl(229): used explicit default value for signal \"wh3_h6\" because signal was never assigned a value" {  } { { "fpgabrain.vhdl" "" { Text "G:/fpga-brain/fpgabrain.vhdl" 229 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1565150011667 "|fpgabrain"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "wh3_h7 fpgabrain.vhdl(230) " "VHDL Signal Declaration warning at fpgabrain.vhdl(230): used explicit default value for signal \"wh3_h7\" because signal was never assigned a value" {  } { { "fpgabrain.vhdl" "" { Text "G:/fpga-brain/fpgabrain.vhdl" 230 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1565150011667 "|fpgabrain"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "wh3_h8 fpgabrain.vhdl(231) " "VHDL Signal Declaration warning at fpgabrain.vhdl(231): used explicit default value for signal \"wh3_h8\" because signal was never assigned a value" {  } { { "fpgabrain.vhdl" "" { Text "G:/fpga-brain/fpgabrain.vhdl" 231 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1565150011667 "|fpgabrain"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "wh3_h9 fpgabrain.vhdl(232) " "VHDL Signal Declaration warning at fpgabrain.vhdl(232): used explicit default value for signal \"wh3_h9\" because signal was never assigned a value" {  } { { "fpgabrain.vhdl" "" { Text "G:/fpga-brain/fpgabrain.vhdl" 232 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1565150011667 "|fpgabrain"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "wh4_h5 fpgabrain.vhdl(233) " "VHDL Signal Declaration warning at fpgabrain.vhdl(233): used explicit default value for signal \"wh4_h5\" because signal was never assigned a value" {  } { { "fpgabrain.vhdl" "" { Text "G:/fpga-brain/fpgabrain.vhdl" 233 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1565150011667 "|fpgabrain"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "wh4_h6 fpgabrain.vhdl(234) " "VHDL Signal Declaration warning at fpgabrain.vhdl(234): used explicit default value for signal \"wh4_h6\" because signal was never assigned a value" {  } { { "fpgabrain.vhdl" "" { Text "G:/fpga-brain/fpgabrain.vhdl" 234 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1565150011667 "|fpgabrain"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "wh4_h7 fpgabrain.vhdl(235) " "VHDL Signal Declaration warning at fpgabrain.vhdl(235): used explicit default value for signal \"wh4_h7\" because signal was never assigned a value" {  } { { "fpgabrain.vhdl" "" { Text "G:/fpga-brain/fpgabrain.vhdl" 235 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1565150011667 "|fpgabrain"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "wh4_h8 fpgabrain.vhdl(236) " "VHDL Signal Declaration warning at fpgabrain.vhdl(236): used explicit default value for signal \"wh4_h8\" because signal was never assigned a value" {  } { { "fpgabrain.vhdl" "" { Text "G:/fpga-brain/fpgabrain.vhdl" 236 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1565150011667 "|fpgabrain"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "wh4_h9 fpgabrain.vhdl(237) " "VHDL Signal Declaration warning at fpgabrain.vhdl(237): used explicit default value for signal \"wh4_h9\" because signal was never assigned a value" {  } { { "fpgabrain.vhdl" "" { Text "G:/fpga-brain/fpgabrain.vhdl" 237 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1565150011667 "|fpgabrain"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "wh5_out0 fpgabrain.vhdl(239) " "VHDL Signal Declaration warning at fpgabrain.vhdl(239): used explicit default value for signal \"wh5_out0\" because signal was never assigned a value" {  } { { "fpgabrain.vhdl" "" { Text "G:/fpga-brain/fpgabrain.vhdl" 239 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1565150011667 "|fpgabrain"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "wh5_out1 fpgabrain.vhdl(240) " "VHDL Signal Declaration warning at fpgabrain.vhdl(240): used explicit default value for signal \"wh5_out1\" because signal was never assigned a value" {  } { { "fpgabrain.vhdl" "" { Text "G:/fpga-brain/fpgabrain.vhdl" 240 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1565150011667 "|fpgabrain"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "wh5_out2 fpgabrain.vhdl(241) " "VHDL Signal Declaration warning at fpgabrain.vhdl(241): used explicit default value for signal \"wh5_out2\" because signal was never assigned a value" {  } { { "fpgabrain.vhdl" "" { Text "G:/fpga-brain/fpgabrain.vhdl" 241 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1565150011667 "|fpgabrain"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "wh6_out0 fpgabrain.vhdl(242) " "VHDL Signal Declaration warning at fpgabrain.vhdl(242): used explicit default value for signal \"wh6_out0\" because signal was never assigned a value" {  } { { "fpgabrain.vhdl" "" { Text "G:/fpga-brain/fpgabrain.vhdl" 242 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1565150011667 "|fpgabrain"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "wh6_out1 fpgabrain.vhdl(243) " "VHDL Signal Declaration warning at fpgabrain.vhdl(243): used explicit default value for signal \"wh6_out1\" because signal was never assigned a value" {  } { { "fpgabrain.vhdl" "" { Text "G:/fpga-brain/fpgabrain.vhdl" 243 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1565150011667 "|fpgabrain"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "wh6_out2 fpgabrain.vhdl(244) " "VHDL Signal Declaration warning at fpgabrain.vhdl(244): used explicit default value for signal \"wh6_out2\" because signal was never assigned a value" {  } { { "fpgabrain.vhdl" "" { Text "G:/fpga-brain/fpgabrain.vhdl" 244 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1565150011667 "|fpgabrain"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "wh7_out0 fpgabrain.vhdl(245) " "VHDL Signal Declaration warning at fpgabrain.vhdl(245): used explicit default value for signal \"wh7_out0\" because signal was never assigned a value" {  } { { "fpgabrain.vhdl" "" { Text "G:/fpga-brain/fpgabrain.vhdl" 245 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1565150011667 "|fpgabrain"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "wh7_out1 fpgabrain.vhdl(246) " "VHDL Signal Declaration warning at fpgabrain.vhdl(246): used explicit default value for signal \"wh7_out1\" because signal was never assigned a value" {  } { { "fpgabrain.vhdl" "" { Text "G:/fpga-brain/fpgabrain.vhdl" 246 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1565150011667 "|fpgabrain"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "wh7_out2 fpgabrain.vhdl(247) " "VHDL Signal Declaration warning at fpgabrain.vhdl(247): used explicit default value for signal \"wh7_out2\" because signal was never assigned a value" {  } { { "fpgabrain.vhdl" "" { Text "G:/fpga-brain/fpgabrain.vhdl" 247 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1565150011667 "|fpgabrain"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "wh8_out0 fpgabrain.vhdl(248) " "VHDL Signal Declaration warning at fpgabrain.vhdl(248): used explicit default value for signal \"wh8_out0\" because signal was never assigned a value" {  } { { "fpgabrain.vhdl" "" { Text "G:/fpga-brain/fpgabrain.vhdl" 248 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1565150011667 "|fpgabrain"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "wh8_out1 fpgabrain.vhdl(249) " "VHDL Signal Declaration warning at fpgabrain.vhdl(249): used explicit default value for signal \"wh8_out1\" because signal was never assigned a value" {  } { { "fpgabrain.vhdl" "" { Text "G:/fpga-brain/fpgabrain.vhdl" 249 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1565150011667 "|fpgabrain"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "wh8_out2 fpgabrain.vhdl(250) " "VHDL Signal Declaration warning at fpgabrain.vhdl(250): used explicit default value for signal \"wh8_out2\" because signal was never assigned a value" {  } { { "fpgabrain.vhdl" "" { Text "G:/fpga-brain/fpgabrain.vhdl" 250 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1565150011667 "|fpgabrain"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "wh9_out0 fpgabrain.vhdl(251) " "VHDL Signal Declaration warning at fpgabrain.vhdl(251): used explicit default value for signal \"wh9_out0\" because signal was never assigned a value" {  } { { "fpgabrain.vhdl" "" { Text "G:/fpga-brain/fpgabrain.vhdl" 251 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1565150011667 "|fpgabrain"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "wh9_out1 fpgabrain.vhdl(252) " "VHDL Signal Declaration warning at fpgabrain.vhdl(252): used explicit default value for signal \"wh9_out1\" because signal was never assigned a value" {  } { { "fpgabrain.vhdl" "" { Text "G:/fpga-brain/fpgabrain.vhdl" 252 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1565150011667 "|fpgabrain"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "wh9_out2 fpgabrain.vhdl(253) " "VHDL Signal Declaration warning at fpgabrain.vhdl(253): used explicit default value for signal \"wh9_out2\" because signal was never assigned a value" {  } { { "fpgabrain.vhdl" "" { Text "G:/fpga-brain/fpgabrain.vhdl" 253 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1565150011667 "|fpgabrain"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pll pll:c1 " "Elaborating entity \"pll\" for hierarchy \"pll:c1\"" {  } { { "fpgabrain.vhdl" "c1" { Text "G:/fpga-brain/fpgabrain.vhdl" 277 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1565150011743 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll pll:c1\|altpll:altpll_component " "Elaborating entity \"altpll\" for hierarchy \"pll:c1\|altpll:altpll_component\"" {  } { { "pll.vhd" "altpll_component" { Text "G:/fpga-brain/pll.vhd" 148 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1565150011931 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "pll:c1\|altpll:altpll_component " "Elaborated megafunction instantiation \"pll:c1\|altpll:altpll_component\"" {  } { { "pll.vhd" "" { Text "G:/fpga-brain/pll.vhd" 148 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1565150011947 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "pll:c1\|altpll:altpll_component " "Instantiated megafunction \"pll:c1\|altpll:altpll_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "bandwidth_type AUTO " "Parameter \"bandwidth_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1565150011947 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_divide_by 147 " "Parameter \"clk0_divide_by\" = \"147\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1565150011947 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_duty_cycle 50 " "Parameter \"clk0_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1565150011947 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_multiply_by 74 " "Parameter \"clk0_multiply_by\" = \"74\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1565150011947 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_phase_shift 0 " "Parameter \"clk0_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1565150011947 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_divide_by 56 " "Parameter \"clk1_divide_by\" = \"56\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1565150011947 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_duty_cycle 50 " "Parameter \"clk1_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1565150011947 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_multiply_by 149 " "Parameter \"clk1_multiply_by\" = \"149\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1565150011947 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_phase_shift 0 " "Parameter \"clk1_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1565150011947 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "compensate_clock CLK0 " "Parameter \"compensate_clock\" = \"CLK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1565150011947 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclk0_input_frequency 20000 " "Parameter \"inclk0_input_frequency\" = \"20000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1565150011947 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1565150011947 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint CBX_MODULE_PREFIX=pll " "Parameter \"lpm_hint\" = \"CBX_MODULE_PREFIX=pll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1565150011947 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altpll " "Parameter \"lpm_type\" = \"altpll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1565150011947 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode NORMAL " "Parameter \"operation_mode\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1565150011947 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type AUTO " "Parameter \"pll_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1565150011947 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_activeclock PORT_UNUSED " "Parameter \"port_activeclock\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1565150011947 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_areset PORT_USED " "Parameter \"port_areset\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1565150011947 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad0 PORT_UNUSED " "Parameter \"port_clkbad0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1565150011947 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad1 PORT_UNUSED " "Parameter \"port_clkbad1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1565150011947 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkloss PORT_UNUSED " "Parameter \"port_clkloss\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1565150011947 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkswitch PORT_UNUSED " "Parameter \"port_clkswitch\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1565150011947 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_configupdate PORT_UNUSED " "Parameter \"port_configupdate\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1565150011947 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_fbin PORT_UNUSED " "Parameter \"port_fbin\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1565150011947 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk0 PORT_USED " "Parameter \"port_inclk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1565150011947 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk1 PORT_UNUSED " "Parameter \"port_inclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1565150011947 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_locked PORT_USED " "Parameter \"port_locked\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1565150011947 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pfdena PORT_UNUSED " "Parameter \"port_pfdena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1565150011947 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasecounterselect PORT_UNUSED " "Parameter \"port_phasecounterselect\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1565150011947 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasedone PORT_UNUSED " "Parameter \"port_phasedone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1565150011947 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasestep PORT_UNUSED " "Parameter \"port_phasestep\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1565150011947 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phaseupdown PORT_UNUSED " "Parameter \"port_phaseupdown\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1565150011947 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pllena PORT_UNUSED " "Parameter \"port_pllena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1565150011947 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanaclr PORT_UNUSED " "Parameter \"port_scanaclr\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1565150011947 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclk PORT_UNUSED " "Parameter \"port_scanclk\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1565150011947 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclkena PORT_UNUSED " "Parameter \"port_scanclkena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1565150011947 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandata PORT_UNUSED " "Parameter \"port_scandata\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1565150011947 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandataout PORT_UNUSED " "Parameter \"port_scandataout\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1565150011947 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandone PORT_UNUSED " "Parameter \"port_scandone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1565150011947 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanread PORT_UNUSED " "Parameter \"port_scanread\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1565150011947 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanwrite PORT_UNUSED " "Parameter \"port_scanwrite\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1565150011947 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk0 PORT_USED " "Parameter \"port_clk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1565150011947 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk1 PORT_USED " "Parameter \"port_clk1\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1565150011947 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk2 PORT_UNUSED " "Parameter \"port_clk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1565150011947 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk3 PORT_UNUSED " "Parameter \"port_clk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1565150011947 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk4 PORT_UNUSED " "Parameter \"port_clk4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1565150011947 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk5 PORT_UNUSED " "Parameter \"port_clk5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1565150011947 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena0 PORT_UNUSED " "Parameter \"port_clkena0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1565150011947 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena1 PORT_UNUSED " "Parameter \"port_clkena1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1565150011947 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena2 PORT_UNUSED " "Parameter \"port_clkena2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1565150011947 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena3 PORT_UNUSED " "Parameter \"port_clkena3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1565150011947 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena4 PORT_UNUSED " "Parameter \"port_clkena4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1565150011947 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena5 PORT_UNUSED " "Parameter \"port_clkena5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1565150011947 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk0 PORT_UNUSED " "Parameter \"port_extclk0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1565150011947 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk1 PORT_UNUSED " "Parameter \"port_extclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1565150011947 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk2 PORT_UNUSED " "Parameter \"port_extclk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1565150011947 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk3 PORT_UNUSED " "Parameter \"port_extclk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1565150011947 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "self_reset_on_loss_lock OFF " "Parameter \"self_reset_on_loss_lock\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1565150011947 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_clock 5 " "Parameter \"width_clock\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1565150011947 ""}  } { { "pll.vhd" "" { Text "G:/fpga-brain/pll.vhd" 148 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1565150011947 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/pll_altpll1.v 1 1 " "Found 1 design units, including 1 entities, in source file db/pll_altpll1.v" { { "Info" "ISGN_ENTITY_NAME" "1 pll_altpll1 " "Found entity 1: pll_altpll1" {  } { { "db/pll_altpll1.v" "" { Text "G:/fpga-brain/db/pll_altpll1.v" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1565150012040 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1565150012040 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pll_altpll1 pll:c1\|altpll:altpll_component\|pll_altpll1:auto_generated " "Elaborating entity \"pll_altpll1\" for hierarchy \"pll:c1\|altpll:altpll_component\|pll_altpll1:auto_generated\"" {  } { { "altpll.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altpll.tdf" 897 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1565150012057 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ram16 ram16:c2 " "Elaborating entity \"ram16\" for hierarchy \"ram16:c2\"" {  } { { "fpgabrain.vhdl" "c2" { Text "G:/fpga-brain/fpgabrain.vhdl" 281 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1565150012087 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "DQ ram16.vhd(12) " "VHDL Signal Declaration warning at ram16.vhd(12): used implicit default value for signal \"DQ\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "ram16.vhd" "" { Text "G:/fpga-brain/ram16.vhd" 12 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1565150012087 "|fpgabrain|ram16:c2"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "UMQM ram16.vhd(13) " "VHDL Signal Declaration warning at ram16.vhd(13): used implicit default value for signal \"UMQM\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "ram16.vhd" "" { Text "G:/fpga-brain/ram16.vhd" 13 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1565150012087 "|fpgabrain|ram16:c2"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "LDQM ram16.vhd(14) " "VHDL Signal Declaration warning at ram16.vhd(14): used implicit default value for signal \"LDQM\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "ram16.vhd" "" { Text "G:/fpga-brain/ram16.vhd" 14 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1565150012087 "|fpgabrain|ram16:c2"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "ram_data_read ram16.vhd(30) " "VHDL Signal Declaration warning at ram16.vhd(30): used implicit default value for signal \"ram_data_read\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "ram16.vhd" "" { Text "G:/fpga-brain/ram16.vhd" 30 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1565150012087 "|fpgabrain|ram16:c2"}
{ "Error" "EVRFX_VHDL_VALUE_OUTSIDE_CONSTRAINT" "7 0 to 6 ram16.vhd(148) " "VHDL error at ram16.vhd(148): value \"7\" is outside the target constraint range (0 to 6)" {  } { { "ram16.vhd" "" { Text "G:/fpga-brain/ram16.vhd" 148 0 0 } }  } 0 10528 "VHDL error at %3!s!: value \"%1!s!\" is outside the target constraint range (%2!s!)" 0 0 "Analysis & Synthesis" 0 -1 1565150012087 ""}
{ "Error" "ESGN_USER_HIER_ELABORATION_FAILURE" "ram16:c2 " "Can't elaborate user hierarchy \"ram16:c2\"" {  } { { "fpgabrain.vhdl" "c2" { Text "G:/fpga-brain/fpgabrain.vhdl" 281 0 0 } }  } 0 12152 "Can't elaborate user hierarchy \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1565150012087 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 2 s 77 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 2 errors, 77 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4826 " "Peak virtual memory: 4826 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1565150012446 ""} { "Error" "EQEXE_END_BANNER_TIME" "Wed Aug 07 05:53:32 2019 " "Processing ended: Wed Aug 07 05:53:32 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1565150012446 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:13 " "Elapsed time: 00:00:13" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1565150012446 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:18 " "Total CPU time (on all processors): 00:00:18" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1565150012446 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1565150012446 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 4 s 77 s " "Quartus Prime Full Compilation was unsuccessful. 4 errors, 77 warnings" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1565150013211 ""}
