
==============================================================================
XRT Build Version: 2.14.354 (2022.2)
       Build Date: 2022-10-08 09:51:53
          Hash ID: 43926231f7183688add2dccfd391b36a1f000bea
==============================================================================
xclbin Information
------------------
   Generated by:           v++ (2023.2) on 2023-10-11-15:42:10
   Version:                2.14.354
   Kernels:                SpMV
   Signature:              
   Content:                Bitstream
   UUID (xclbin):          f28df284-aa79-747a-bfe8-064d3ebfd866
   UUID (IINTF):           16e2362f82d2feab35529da27134b76d
   Sections:               BITSTREAM, MEM_TOPOLOGY, IP_LAYOUT, CONNECTIVITY, 
                           CLOCK_FREQ_TOPOLOGY, BUILD_METADATA, 
                           EMBEDDED_METADATA, SYSTEM_METADATA, 
                           PARTITION_METADATA, GROUP_CONNECTIVITY, GROUP_TOPOLOGY
==============================================================================
Hardware Platform (Shell) Information
-------------------------------------
   Vendor:                 xilinx
   Board:                  u50
   Name:                   gen3x16_xdma_5
   Version:                202210.1
   Generated Version:      Vivado 2022.1 (SW Build: 3481164)
   Created:
               Thu Mar  3 20:48:35 2022   FPGA Device:            xcu50
   Board Vendor:           xilinx.com
   Board Name:             xilinx.com:au50:1.1
   Board Part:             xilinx.com:au50:part0:1.1
   Platform VBNV:          xilinx_u50_gen3x16_xdma_5_202210_1
   Static UUID:            00000000-0000-0000-0000-000000000000
   Feature ROM TimeStamp:  0

Scalable Clocks
---------------
   Name:      hbm_aclk
   Index:     0
   Type:      SYSTEM
   Frequency: 413 MHz

   Name:      KERNEL_CLK
   Index:     1
   Type:      KERNEL
   Frequency: 500 MHz

   Name:      DATA_CLK
   Index:     2
   Type:      DATA
   Frequency: 235 MHz

System Clocks
------
   Name:           ulp_ucs_aclk_kernel_00 
   Type:           SCALABLE 
   Default Freq:   300 MHz
   Requested Freq: 235 MHz
   Achieved Freq:  235 MHz

   Name:           ulp_ucs_aclk_kernel_01 
   Type:           SCALABLE 
   Default Freq:   500 MHz
   Requested Freq: 500 MHz
   Achieved Freq:  500 MHz

   Name:           _bd_top_blp_s_aclk_freerun_ref_00 
   Type:           FIXED 
   Default Freq:   100 MHz

Memory Configuration
--------------------
   Name:         HBM[0]
   Index:        0
   Type:         MEM_HBM
   Base Address: 0x0
   Address Size: 0x10000000
   Bank Used:    Yes

   Name:         HBM[1]
   Index:        1
   Type:         MEM_DRAM
   Base Address: 0x10000000
   Address Size: 0x10000000
   Bank Used:    Yes

   Name:         HBM[2]
   Index:        2
   Type:         MEM_DRAM
   Base Address: 0x20000000
   Address Size: 0x10000000
   Bank Used:    Yes

   Name:         HBM[3]
   Index:        3
   Type:         MEM_DRAM
   Base Address: 0x30000000
   Address Size: 0x10000000
   Bank Used:    Yes

   Name:         HBM[4]
   Index:        4
   Type:         MEM_DRAM
   Base Address: 0x40000000
   Address Size: 0x10000000
   Bank Used:    Yes

   Name:         HBM[5]
   Index:        5
   Type:         MEM_DRAM
   Base Address: 0x50000000
   Address Size: 0x10000000
   Bank Used:    Yes

   Name:         HBM[6]
   Index:        6
   Type:         MEM_DRAM
   Base Address: 0x60000000
   Address Size: 0x10000000
   Bank Used:    Yes

   Name:         HBM[7]
   Index:        7
   Type:         MEM_DRAM
   Base Address: 0x70000000
   Address Size: 0x10000000
   Bank Used:    Yes

   Name:         HBM[8]
   Index:        8
   Type:         MEM_DRAM
   Base Address: 0x80000000
   Address Size: 0x10000000
   Bank Used:    Yes

   Name:         HBM[9]
   Index:        9
   Type:         MEM_DRAM
   Base Address: 0x90000000
   Address Size: 0x10000000
   Bank Used:    Yes

   Name:         HBM[10]
   Index:        10
   Type:         MEM_DRAM
   Base Address: 0xa0000000
   Address Size: 0x10000000
   Bank Used:    Yes

   Name:         HBM[11]
   Index:        11
   Type:         MEM_DRAM
   Base Address: 0xb0000000
   Address Size: 0x10000000
   Bank Used:    Yes

   Name:         HBM[12]
   Index:        12
   Type:         MEM_DRAM
   Base Address: 0xc0000000
   Address Size: 0x10000000
   Bank Used:    Yes

   Name:         HBM[13]
   Index:        13
   Type:         MEM_DRAM
   Base Address: 0xd0000000
   Address Size: 0x10000000
   Bank Used:    Yes

   Name:         HBM[14]
   Index:        14
   Type:         MEM_DRAM
   Base Address: 0xe0000000
   Address Size: 0x10000000
   Bank Used:    No

   Name:         HBM[15]
   Index:        15
   Type:         MEM_DRAM
   Base Address: 0xf0000000
   Address Size: 0x10000000
   Bank Used:    No

   Name:         HBM[16]
   Index:        16
   Type:         MEM_DRAM
   Base Address: 0x100000000
   Address Size: 0x10000000
   Bank Used:    Yes

   Name:         HBM[17]
   Index:        17
   Type:         MEM_DRAM
   Base Address: 0x110000000
   Address Size: 0x10000000
   Bank Used:    Yes

   Name:         HBM[18]
   Index:        18
   Type:         MEM_DRAM
   Base Address: 0x120000000
   Address Size: 0x10000000
   Bank Used:    Yes

   Name:         HBM[19]
   Index:        19
   Type:         MEM_DRAM
   Base Address: 0x130000000
   Address Size: 0x10000000
   Bank Used:    Yes

   Name:         HBM[20]
   Index:        20
   Type:         MEM_DRAM
   Base Address: 0x140000000
   Address Size: 0x10000000
   Bank Used:    No

   Name:         HBM[21]
   Index:        21
   Type:         MEM_DRAM
   Base Address: 0x150000000
   Address Size: 0x10000000
   Bank Used:    No

   Name:         HBM[22]
   Index:        22
   Type:         MEM_DRAM
   Base Address: 0x160000000
   Address Size: 0x10000000
   Bank Used:    No

   Name:         HBM[23]
   Index:        23
   Type:         MEM_DRAM
   Base Address: 0x170000000
   Address Size: 0x10000000
   Bank Used:    No

   Name:         HBM[24]
   Index:        24
   Type:         MEM_DRAM
   Base Address: 0x180000000
   Address Size: 0x10000000
   Bank Used:    No

   Name:         HBM[25]
   Index:        25
   Type:         MEM_DRAM
   Base Address: 0x190000000
   Address Size: 0x10000000
   Bank Used:    No

   Name:         HBM[26]
   Index:        26
   Type:         MEM_DRAM
   Base Address: 0x1a0000000
   Address Size: 0x10000000
   Bank Used:    No

   Name:         HBM[27]
   Index:        27
   Type:         MEM_DRAM
   Base Address: 0x1b0000000
   Address Size: 0x10000000
   Bank Used:    No

   Name:         HBM[28]
   Index:        28
   Type:         MEM_DRAM
   Base Address: 0x1c0000000
   Address Size: 0x10000000
   Bank Used:    No

   Name:         HBM[29]
   Index:        29
   Type:         MEM_DRAM
   Base Address: 0x1d0000000
   Address Size: 0x10000000
   Bank Used:    No

   Name:         HBM[30]
   Index:        30
   Type:         MEM_DRAM
   Base Address: 0x1e0000000
   Address Size: 0x10000000
   Bank Used:    No

   Name:         HBM[31]
   Index:        31
   Type:         MEM_DRAM
   Base Address: 0x1f0000000
   Address Size: 0x10000000
   Bank Used:    No

   Name:         PLRAM[0]
   Index:        32
   Type:         MEM_DRAM
   Base Address: 0x0
   Address Size: 0x0
   Bank Used:    No

   Name:         PLRAM[1]
   Index:        33
   Type:         MEM_DRAM
   Base Address: 0x0
   Address Size: 0x0
   Bank Used:    No

   Name:         PLRAM[2]
   Index:        34
   Type:         MEM_DRAM
   Base Address: 0x0
   Address Size: 0x0
   Bank Used:    No

   Name:         PLRAM[3]
   Index:        35
   Type:         MEM_DRAM
   Base Address: 0x0
   Address Size: 0x0
   Bank Used:    No

   Name:         HOST[0]
   Index:        36
   Type:         MEM_DRAM
   Base Address: 0x0
   Address Size: 0x0
   Bank Used:    No
==============================================================================
Kernel: SpMV

Definition
----------
   Signature: SpMV (channelA_t* A_0, channelA_t* A_1, channelA_t* A_2, channelA_t* A_3, channelA_t* A_4, channelA_t* A_5, channelA_t* A_6, channelA_t* A_7, channelB_t* b_0, channelB_t* b_1, channelC_t* c_in_0, channelC_t* c_in_1, channelC_t* c_in_2, channelC_t* c_in_3, channelC_t* c_out_0, channelC_t* c_out_1, channelC_t* c_out_2, channelC_t* c_out_3, const float alpha, const float beta, const uint32_t A_off, const uint32_t A_len, const uint32_t num_rows_per_pe, const uint32_t B_len, const uint16_t num_tiles_r, const uint16_t num_tiles_c, const uint32_t num_tiles_rp_time, const uint16_t rp_time, const _Bool DENSE_MODE)

Ports
-----
   Port:          m_axi_A_0
   Mode:          master
   Range (bytes): 0xFFFFFFFFFFFFFFFF
   Data Width:    512 bits
   Port Type:     addressable

   Port:          m_axi_A_1
   Mode:          master
   Range (bytes): 0xFFFFFFFFFFFFFFFF
   Data Width:    512 bits
   Port Type:     addressable

   Port:          m_axi_A_2
   Mode:          master
   Range (bytes): 0xFFFFFFFFFFFFFFFF
   Data Width:    512 bits
   Port Type:     addressable

   Port:          m_axi_A_3
   Mode:          master
   Range (bytes): 0xFFFFFFFFFFFFFFFF
   Data Width:    512 bits
   Port Type:     addressable

   Port:          m_axi_A_4
   Mode:          master
   Range (bytes): 0xFFFFFFFFFFFFFFFF
   Data Width:    512 bits
   Port Type:     addressable

   Port:          m_axi_A_5
   Mode:          master
   Range (bytes): 0xFFFFFFFFFFFFFFFF
   Data Width:    512 bits
   Port Type:     addressable

   Port:          m_axi_A_6
   Mode:          master
   Range (bytes): 0xFFFFFFFFFFFFFFFF
   Data Width:    512 bits
   Port Type:     addressable

   Port:          m_axi_A_7
   Mode:          master
   Range (bytes): 0xFFFFFFFFFFFFFFFF
   Data Width:    512 bits
   Port Type:     addressable

   Port:          m_axi_b_0
   Mode:          master
   Range (bytes): 0xFFFFFFFFFFFFFFFF
   Data Width:    512 bits
   Port Type:     addressable

   Port:          m_axi_b_1
   Mode:          master
   Range (bytes): 0xFFFFFFFFFFFFFFFF
   Data Width:    512 bits
   Port Type:     addressable

   Port:          m_axi_c_in_0
   Mode:          master
   Range (bytes): 0xFFFFFFFFFFFFFFFF
   Data Width:    512 bits
   Port Type:     addressable

   Port:          m_axi_c_in_1
   Mode:          master
   Range (bytes): 0xFFFFFFFFFFFFFFFF
   Data Width:    512 bits
   Port Type:     addressable

   Port:          m_axi_c_in_2
   Mode:          master
   Range (bytes): 0xFFFFFFFFFFFFFFFF
   Data Width:    512 bits
   Port Type:     addressable

   Port:          m_axi_c_in_3
   Mode:          master
   Range (bytes): 0xFFFFFFFFFFFFFFFF
   Data Width:    512 bits
   Port Type:     addressable

   Port:          m_axi_c_out_0
   Mode:          master
   Range (bytes): 0xFFFFFFFFFFFFFFFF
   Data Width:    512 bits
   Port Type:     addressable

   Port:          m_axi_c_out_1
   Mode:          master
   Range (bytes): 0xFFFFFFFFFFFFFFFF
   Data Width:    512 bits
   Port Type:     addressable

   Port:          m_axi_c_out_2
   Mode:          master
   Range (bytes): 0xFFFFFFFFFFFFFFFF
   Data Width:    512 bits
   Port Type:     addressable

   Port:          m_axi_c_out_3
   Mode:          master
   Range (bytes): 0xFFFFFFFFFFFFFFFF
   Data Width:    512 bits
   Port Type:     addressable

   Port:          s_axi_control
   Mode:          slave
   Range (bytes): 0x1000
   Data Width:    32 bits
   Port Type:     addressable

--------------------------
Instance:        SpMV
   Base Address: 0x1400000

   Argument:          A_0
   Register Offset:   0x10
   Port:              m_axi_A_0
   Memory:            HBM[18] (MEM_DRAM)

   Argument:          A_1
   Register Offset:   0x1c
   Port:              m_axi_A_1
   Memory:            HBM[19] (MEM_DRAM)

   Argument:          A_2
   Register Offset:   0x28
   Port:              m_axi_A_2
   Memory:            HBM[0] (MEM_HBM)

   Argument:          A_3
   Register Offset:   0x34
   Port:              m_axi_A_3
   Memory:            HBM[1] (MEM_DRAM)

   Argument:          A_4
   Register Offset:   0x40
   Port:              m_axi_A_4
   Memory:            HBM[2] (MEM_DRAM)

   Argument:          A_5
   Register Offset:   0x4c
   Port:              m_axi_A_5
   Memory:            HBM[3] (MEM_DRAM)

   Argument:          A_6
   Register Offset:   0x58
   Port:              m_axi_A_6
   Memory:            HBM[4] (MEM_DRAM)

   Argument:          A_7
   Register Offset:   0x64
   Port:              m_axi_A_7
   Memory:            HBM[5] (MEM_DRAM)

   Argument:          b_0
   Register Offset:   0x70
   Port:              m_axi_b_0
   Memory:            HBM[16] (MEM_DRAM)

   Argument:          b_1
   Register Offset:   0x7c
   Port:              m_axi_b_1
   Memory:            HBM[17] (MEM_DRAM)

   Argument:          c_in_0
   Register Offset:   0x88
   Port:              m_axi_c_in_0
   Memory:            HBM[6] (MEM_DRAM)

   Argument:          c_in_1
   Register Offset:   0x94
   Port:              m_axi_c_in_1
   Memory:            HBM[7] (MEM_DRAM)

   Argument:          c_in_2
   Register Offset:   0xa0
   Port:              m_axi_c_in_2
   Memory:            HBM[8] (MEM_DRAM)

   Argument:          c_in_3
   Register Offset:   0xac
   Port:              m_axi_c_in_3
   Memory:            HBM[9] (MEM_DRAM)

   Argument:          c_out_0
   Register Offset:   0xb8
   Port:              m_axi_c_out_0
   Memory:            HBM[10] (MEM_DRAM)

   Argument:          c_out_1
   Register Offset:   0xc4
   Port:              m_axi_c_out_1
   Memory:            HBM[11] (MEM_DRAM)

   Argument:          c_out_2
   Register Offset:   0xd0
   Port:              m_axi_c_out_2
   Memory:            HBM[12] (MEM_DRAM)

   Argument:          c_out_3
   Register Offset:   0xdc
   Port:              m_axi_c_out_3
   Memory:            HBM[13] (MEM_DRAM)

   Argument:          alpha
   Register Offset:   0xe8
   Port:              s_axi_control
   Memory:            <not applicable>

   Argument:          beta
   Register Offset:   0xf0
   Port:              s_axi_control
   Memory:            <not applicable>

   Argument:          A_off
   Register Offset:   0xf8
   Port:              s_axi_control
   Memory:            <not applicable>

   Argument:          A_len
   Register Offset:   0x100
   Port:              s_axi_control
   Memory:            <not applicable>

   Argument:          num_rows_per_pe
   Register Offset:   0x108
   Port:              s_axi_control
   Memory:            <not applicable>

   Argument:          B_len
   Register Offset:   0x110
   Port:              s_axi_control
   Memory:            <not applicable>

   Argument:          num_tiles_r
   Register Offset:   0x118
   Port:              s_axi_control
   Memory:            <not applicable>

   Argument:          num_tiles_c
   Register Offset:   0x120
   Port:              s_axi_control
   Memory:            <not applicable>

   Argument:          num_tiles_rp_time
   Register Offset:   0x128
   Port:              s_axi_control
   Memory:            <not applicable>

   Argument:          rp_time
   Register Offset:   0x130
   Port:              s_axi_control
   Memory:            <not applicable>

   Argument:          DENSE_MODE
   Register Offset:   0x138
   Port:              s_axi_control
   Memory:            <not applicable>
==============================================================================
Generated By
------------
   Command:       v++
   Version:       2023.2 - 2023-10-11-15:42:10 (SW BUILD: 4026344)
   Command Line:  v++ --config /localhdd/mba151/u50_builds/PA-HI-SpMV-8-2-4/spmv.xilinx_u50_gen3x16_xdma_5_202210_1.hw.xo.tapa/link_config.ini --connectivity.nk SpMV:1:SpMV --connectivity.sp SpMV.b_0:HBM[16] --connectivity.sp SpMV.b_1:HBM[17] --connectivity.sp SpMV.A_0:HBM[18] --connectivity.sp SpMV.A_1:HBM[19] --connectivity.sp SpMV.A_2:HBM[0] --connectivity.sp SpMV.A_3:HBM[1] --connectivity.sp SpMV.A_4:HBM[2] --connectivity.sp SpMV.A_5:HBM[3] --connectivity.sp SpMV.A_6:HBM[4] --connectivity.sp SpMV.A_7:HBM[5] --connectivity.sp SpMV.c_in_0:HBM[6] --connectivity.sp SpMV.c_in_1:HBM[7] --connectivity.sp SpMV.c_in_2:HBM[8] --connectivity.sp SpMV.c_in_3:HBM[9] --connectivity.sp SpMV.c_out_0:HBM[10] --connectivity.sp SpMV.c_out_1:HBM[11] --connectivity.sp SpMV.c_out_2:HBM[12] --connectivity.sp SpMV.c_out_3:HBM[13] --input_files /localhdd/mba151/u50_builds/PA-HI-SpMV-8-2-4/spmv.xilinx_u50_gen3x16_xdma_5_202210_1.hw.xo --kernel SpMV --kernel_frequency 235 --link --optimize 3 --output /localhdd/mba151/u50_builds/PA-HI-SpMV-8-2-4/vitis_run_hw/SpMV_xilinx_u50_gen3x16_xdma_5_202210_1.xclbin --platform xilinx_u50_gen3x16_xdma_5_202210_1 --report_level 2 --save-temps --target hw --temp_dir /localhdd/mba151/u50_builds/PA-HI-SpMV-8-2-4/vitis_run_hw/SpMV_xilinx_u50_gen3x16_xdma_5_202210_1.temp --vivado.prop run.impl_1.STEPS.PHYS_OPT_DESIGN.IS_ENABLED=1 --vivado.prop run.impl_1.STEPS.OPT_DESIGN.ARGS.DIRECTIVE=Explore --vivado.prop run.impl_1.STEPS.PLACE_DESIGN.ARGS.DIRECTIVE=EarlyBlockPlacement --vivado.prop run.impl_1.STEPS.PHYS_OPT_DESIGN.ARGS.DIRECTIVE=Explore --vivado.prop run.impl_1.STEPS.ROUTE_DESIGN.ARGS.DIRECTIVE=Explore --vivado.prop run.impl_1.STEPS.OPT_DESIGN.TCL.PRE=/localhdd/mba151/u50_builds/PA-HI-SpMV-8-2-4/constraint.tcl --vivado.synth.jobs 16 
   Options:       --config /localhdd/mba151/u50_builds/PA-HI-SpMV-8-2-4/spmv.xilinx_u50_gen3x16_xdma_5_202210_1.hw.xo.tapa/link_config.ini
                  --connectivity.nk SpMV:1:SpMV
                  --connectivity.sp SpMV.b_0:HBM[16]
                  --connectivity.sp SpMV.b_1:HBM[17]
                  --connectivity.sp SpMV.A_0:HBM[18]
                  --connectivity.sp SpMV.A_1:HBM[19]
                  --connectivity.sp SpMV.A_2:HBM[0]
                  --connectivity.sp SpMV.A_3:HBM[1]
                  --connectivity.sp SpMV.A_4:HBM[2]
                  --connectivity.sp SpMV.A_5:HBM[3]
                  --connectivity.sp SpMV.A_6:HBM[4]
                  --connectivity.sp SpMV.A_7:HBM[5]
                  --connectivity.sp SpMV.c_in_0:HBM[6]
                  --connectivity.sp SpMV.c_in_1:HBM[7]
                  --connectivity.sp SpMV.c_in_2:HBM[8]
                  --connectivity.sp SpMV.c_in_3:HBM[9]
                  --connectivity.sp SpMV.c_out_0:HBM[10]
                  --connectivity.sp SpMV.c_out_1:HBM[11]
                  --connectivity.sp SpMV.c_out_2:HBM[12]
                  --connectivity.sp SpMV.c_out_3:HBM[13]
                  --input_files /localhdd/mba151/u50_builds/PA-HI-SpMV-8-2-4/spmv.xilinx_u50_gen3x16_xdma_5_202210_1.hw.xo
                  --kernel SpMV
                  --kernel_frequency 235
                  --link
                  --optimize 3
                  --output /localhdd/mba151/u50_builds/PA-HI-SpMV-8-2-4/vitis_run_hw/SpMV_xilinx_u50_gen3x16_xdma_5_202210_1.xclbin
                  --platform xilinx_u50_gen3x16_xdma_5_202210_1
                  --report_level 2
                  --save-temps
                  --target hw
                  --temp_dir /localhdd/mba151/u50_builds/PA-HI-SpMV-8-2-4/vitis_run_hw/SpMV_xilinx_u50_gen3x16_xdma_5_202210_1.temp
                  --vivado.prop run.impl_1.STEPS.PHYS_OPT_DESIGN.IS_ENABLED=1
                  --vivado.prop run.impl_1.STEPS.OPT_DESIGN.ARGS.DIRECTIVE=Explore
                  --vivado.prop run.impl_1.STEPS.PLACE_DESIGN.ARGS.DIRECTIVE=EarlyBlockPlacement
                  --vivado.prop run.impl_1.STEPS.PHYS_OPT_DESIGN.ARGS.DIRECTIVE=Explore
                  --vivado.prop run.impl_1.STEPS.ROUTE_DESIGN.ARGS.DIRECTIVE=Explore
                  --vivado.prop run.impl_1.STEPS.OPT_DESIGN.TCL.PRE=/localhdd/mba151/u50_builds/PA-HI-SpMV-8-2-4/constraint.tcl
                  --vivado.synth.jobs 16 
==============================================================================
User Added Key Value Pairs
--------------------------
   <empty>
==============================================================================
