`timescale 1ns / 1ps
// ï¿½ï¿½ï¿½Ð´æ´¢ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½Ð´ï¿½ë£¬ï¿½Â½ï¿½ï¿½Ø¶ï¿½È¡
// Ò²ï¿½ï¿½ï¿½ï¿½Ëµï¿½ï¿½ï¿½Â½ï¿½ï¿½ï¿½Ö®ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½Åºï¿½ï¿½Ç¿ï¿½ï¿½Ãµï¿½
// ï¿½Ä´ï¿½ï¿½ï¿½ï¿½Ñµï¿½ï¿½ï¿½ï¿½Î?ï¿½ï¿½ï¿½ï¿½ß¼ï¿½ï¿½ï¿½ï¿½ï¿½Ê±ï¿½ï¿½ï¿½ï¿?
// ï¿½Ä´ï¿½ï¿½ï¿½ï¿½Ñ½ï¿½ï¿½ï¿½Ê±ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½Ê±ï¿½ï¿½Ð´ï¿½ï¿½
// ï¿½Â½ï¿½ï¿½Ø»ï¿½ï¿½Ö¸ï¿½ï¿½ó£¬½ï¿½ï¿½ï¿½Ò»ï¿½ï¿½Ö¸ï¿½ï¿½ï¿½Î»ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½Ð´ï¿½ï¿½pcï¿½ï¿½Í¬Ê±ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½Ê±ï¿½ï¿½Ö¸ï¿½î±¾ï¿½ï¿½Ð´ï¿½ï¿½Ö¸ï¿½ï¿½Ä´ï¿½ï¿½ï¿?
// Í¬Ê±ï¿½Ú´ï¿½ï¿½Â½ï¿½ï¿½Øµï¿½ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½Ú¼ï¿½ï¿½Ö?ï¿½ä£¬Ê¹ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½ß¼ï¿½ï¿½ï¿½Â·Ñ¡ï¿½ï¿½ï¿½ï¿½ï¿½Ý´æ´?ï¿½ï¿½ï¿½Äµï¿½Ö·ï¿½ï¿½È»ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½Øºï¿½ï¿½ï¿½ï¿½Ý´æ´¢ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½È·ï¿½ï¿½Ö?
// ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½Ð´ï¿½ï¿½Ö¸ï¿½ï¿½Ä´ï¿½ï¿½ï¿½ï¿½ï¿½Ö¸ï¿½ï¿½Ä´ï¿½ï¿½ï¿½ï¿½ï¿½È»ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½Ò»ï¿½ï¿½Ö¸ï¿½î£?
// ï¿½ï¿½Ê±Ê¹ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½ß¼ï¿½ï¿½ï¿½Â·ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½Øºï¿½ï¿½ï¿½ï¿½Ý´æ´?ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½È·ï¿½ï¿½Öµï¿½ï¿½ï¿½ï¿½ï¿½ï¿½Ò»ï¿½ï¿½Ö¸ï¿½ï¿½Ä½ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½Ò»ï¿½ï¿½ï¿½Â½ï¿½ï¿½ï¿½Ð´ï¿½ï¿½ï¿½ï¿½ï¿½Ý´æ´?ï¿½ï¿½
module SingleCycleCPU(
	input 	      clock,
	input 	      reset,
	output [31:0] InstrMemaddr,        // Ö¸ï¿½ï¿½æ´?ï¿½ï¿½ï¿½ï¿½Ö·
	input  [31:0] InstrMemdataout,     // Ö¸ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½
	output        InstrMemclk,         // Ö¸ï¿½ï¿½æ´?ï¿½ï¿½ï¿½ï¿½È¡Ê±ï¿½Ó£ï¿½Îªï¿½ï¿½Êµï¿½ï¿½ï¿½ì²½ï¿½ï¿½È¡ï¿½ï¿½ï¿½ï¿½ï¿½Ã¶ï¿½È¡Ê±ï¿½Óºï¿½Ð´ï¿½ï¿½Ê±ï¿½Ó·ï¿½ï¿½ï¿½
	output [31:0] DataMemaddr,         // ï¿½ï¿½ï¿½Ý´æ´¢ï¿½ï¿½ï¿½ï¿½Ö·
	input  [31:0] DataMemdataout,      // ï¿½ï¿½ï¿½Ý´æ´¢ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½ï¿?
	output [31:0] DataMemdatain,       // ï¿½ï¿½ï¿½Ý´æ´¢ï¿½ï¿½Ð´ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½
	output 	      DataMemrdclk,        // ï¿½ï¿½ï¿½Ý´æ´¢ï¿½ï¿½ï¿½ï¿½È¡Ê±ï¿½Ó£ï¿½Îªï¿½ï¿½Êµï¿½ï¿½ï¿½ì²½ï¿½ï¿½È¡ï¿½ï¿½ï¿½ï¿½ï¿½Ã¶ï¿½È¡Ê±ï¿½Óºï¿½Ð´ï¿½ï¿½Ê±ï¿½Ó·ï¿½ï¿½ï¿½
	output	      DataMemwrclk,        // ï¿½ï¿½ï¿½Ý´æ´¢ï¿½ï¿½Ð´ï¿½ï¿½Ê±ï¿½ï¿½
	output [2:0]  DataMemop,           // ï¿½ï¿½ï¿½Ý¶ï¿½Ð´ï¿½Ö½ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½Åºï¿½
	output        DataMemwe,           // ï¿½ï¿½ï¿½Ý´æ´¢ï¿½ï¿½Ð´ï¿½ï¿½Ê¹ï¿½ï¿½ï¿½Åºï¿½
	output [15:0] dbgdata              // debugï¿½ï¿½ï¿½ï¿½ï¿½ÅºÅ£ï¿½ï¿½ï¿½ï¿?16Î»Ö¸ï¿½ï¿½æ´?ï¿½ï¿½ï¿½ï¿½Ö·ï¿½ï¿½Ð§ï¿½ï¿½Ö·
);
	reg [31:0] pc = 2**32 - 4;                     // ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½ï¿?
	wire [31:0] instr_W;               // Ö¸ï¿½ï¿½ï¿½ï¿½
	reg [31:0] pcnext;                 // ï¿½ï¿½Ò»ï¿½ï¿½Ö¸ï¿½ï¿½ï¿½Ö?
	reg [31:0] pcbranch;               // ï¿½ï¿½Ö§Ö¸ï¿½ï¿½ï¿½Ö?
	reg [31:0] pcjump;                 // ï¿½ï¿½×ªÖ¸ï¿½ï¿½ï¿½Ö?
	reg [31:0] pcjal;                  // jalÖ¸ï¿½ï¿½ï¿½Ö?
	assign InstrMemaddr = pc;
	assign dbgdata = pc [15:0];
	reg [31:0] instr_R;
	assign instr_W = instr_R;
	always @(negedge clock) begin
		instr_R <= InstrMemdataout;
	end
	assign InstrMemclk = clock;
	assign DataMemrdclk = ~clock;
	assign DataMemwrclk = clock;
	always @(posedge clock) begin
		$display("PC : 0x%h, instr : 0x%h", pc, instr_W);
		//$display("a3 : 0x%h, a4 : 0x%h, a5 : 0x%h", myregfile.regfiles[13], myregfile.regfiles[14], myregfile.regfiles[15]);
		//$display("PC : %d, ALUctr : %h", pc, ALUctr_W);
		//$display("ALUin_A : 0x%h, ALUin_B : 0x%h, ALUout : 0x%h", aluA_W, aluB_W, aluresult_W);
		//$display("RS1 : 0x%h, RS2 : 0x%h", rs1_W, rs2_W);
		//$display("buswa : 0x%h, buswa : 0x%h", busa_W, busb_W);
		pc <= (reset == 1) ? 0 : nextPC_W;
	end

	wire [6:0] opcode_W;      //Ö¸ï¿½ï¿½ï¿½ï¿½ï¿?7Î»
	wire [4:0] rd_W;          //Ä¿ï¿½Ä¼Ä´ï¿½ï¿½ï¿½ï¿½ï¿½ï¿?5Î»
	wire [2:0] funct3_W;      //3Î»ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½
	wire [4:0] rs1_W;         //Ô´ï¿½Ä´ï¿½ï¿½ï¿½1ï¿½ï¿½ï¿?5Î»
	wire [4:0] rs2_W;         //Ô´ï¿½Ä´ï¿½ï¿½ï¿½2ï¿½ï¿½ï¿?5Î»
	wire [6:0] funct7_W;      //7Î»ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½
	InstrParse MyInstrDec(
		.opcode(opcode_W),     //Ö¸ï¿½ï¿½ï¿½ï¿½ï¿?7Î»
		.rd(rd_W),             //Ä¿ï¿½Ä¼Ä´ï¿½ï¿½ï¿½ï¿½ï¿½ï¿?5Î»
		.funct3(funct3_W),     //3Î»ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½
		.rs1(rs1_W),           //Ô´ï¿½Ä´ï¿½ï¿½ï¿½1ï¿½ï¿½ï¿?5Î»
		.rs2(rs2_W),           //Ô´ï¿½Ä´ï¿½ï¿½ï¿½2ï¿½ï¿½ï¿?5Î»
		.funct7(funct7_W),     //7Î»ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½
		.instr(instr_W)        //Ö¸ï¿½ï¿½   
	);
	wire [2:0] ExtOp_W;
	wire RegWr_W;
	wire ALUASrc_W;
	wire [1:0] ALUBSrc_W;
	wire [3:0] ALUctr_W;
	wire [2:0] Branch_W;
	wire MemtoReg_W;
	always @(clock)begin
		if(MemtoReg_W == 1 && RegWr_W == 1) $display("load 0x%h from 0x%h to reg %d", busw_W, DataMemaddr, rd_W);
		if(MemWr_W)	$display("store 0x%h to 0x%h from reg %d", busb_W, DataMemaddr, rs2_W);
	end
	wire MemWr_W;
	wire [2:0] MemOp_W;
	Control MyCtrler(
		.ExtOp(ExtOp_W),
		.RegWr(RegWr_W),
		.ALUASrc(ALUASrc_W),
		.ALUBSrc(ALUBSrc_W),
		.ALUctr(ALUctr_W),
		.Branch(Branch_W),
		.MemtoReg(MemtoReg_W),
		.MemWr(MemWr_W),
		.MemOp(MemOp_W),
		.opcode(opcode_W),
		.funct3(funct3_W),
		.funct7(funct7_W)    
	);
	wire [31:0] busa_W;
	wire [31:0] busb_W;
	wire [31:0] busw_W;
	regfile32 myregfile(
		.busa(busa_W),   		//ï¿½Ä´ï¿½ï¿½ï¿½raï¿½ï¿½ï¿½ï¿½ï¿½ï¿½ï¿?
		.busb(busb_W),   		//ï¿½Ä´ï¿½ï¿½ï¿½rbï¿½ï¿½ï¿½ï¿½ï¿½ï¿½ï¿?
		.clk(clock),
		.ra(rs1_W),           	//ï¿½ï¿½ï¿½Ä´ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½ra
		.rb(rs2_W),          	//ï¿½ï¿½ï¿½Ä´ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½rb
		.rw(rd_W),          		//Ð´ï¿½Ä´ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½rw
		.busw(busw_W),       	//Ð´ï¿½ï¿½ï¿½ï¿½ï¿½Ý¶Ë¿ï¿½
		.we(RegWr_W)	            //Ð´Ê¹ï¿½Ü¶Ë£ï¿½Îª1Ê±ï¿½ï¿½ï¿½ï¿½Ð´ï¿½ï¿½
	);
	wire [31:0] IMM_W;
	InstrToImm MyImm(
		.instr(instr_W),   		//32Î»Ö¸ï¿½ï¿½
		.ExtOp(ExtOp_W),    		//ï¿½ï¿½Õ¹ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½
		.imm(IMM_W)
	);
	wire [31:0] aluA_W;
	wire [31:0] aluB_W;
	assign aluA_W = (ALUASrc_W == 0) ? busa_W : pc;
	assign aluB_W = (ALUBSrc_W == 0) ? busb_W : 
					(ALUBSrc_W == 2'b01) ? 32'd4 : IMM_W;
	wire [31:0] aluresult_W;
    wire zero_W;
    ALU32 MyALU32(
        .result(aluresult_W),      //32Î»ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½
        .zero(zero_W),             //ï¿½ï¿½ï¿½Î?0ï¿½ï¿½Ö¾Î»
        .dataa(aluA_W),      //32Î»ï¿½ï¿½ï¿½ï¿½A
        .datab(aluB_W),      //32Î»ï¿½ï¿½ï¿½ï¿½B
        .aluctr(ALUctr_W)    //4Î»ALUï¿½ï¿½ï¿½ï¿½ï¿½ï¿½
    );
	assign DataMemaddr = aluresult_W;
	assign DataMemdatain = busb_W;
	assign DataMemop = MemOp_W;
    assign DataMemwe = MemWr_W;
	assign busw_W = (MemtoReg_W == 1) ? DataMemdataout : aluresult_W;
	wire NxtASrc_W;
	wire NxtBSrc_W;
	BranchControl MyBranchControl(
		.NxtASrc(NxtASrc_W), 
		.NxtBSrc(NxtBSrc_W),
		.zero(zero_W), 
		.result0(aluresult_W[0]),
		.Branch(Branch_W)
	);
	wire [31:0] nextPC_W;
	wire emptyOF;
    wire emptySF;
    wire emptyZF;
    wire emptyCF;
    wire emptycout;
	Adder32 NextPC_adder(
		.f(nextPC_W),
		.OF(emptyOF), 
		.SF(emptySF), 
		.ZF(emptyZF), 
		.CF(emptyCF),
		.cout(emptycout),
		.x((NxtASrc_W == 0) ? pc : busa_W), 
		.y((NxtBSrc_W == 0) ? 32'd4 : IMM_W & 32'hfffffffe),
		.sub(1'b0)
	);

endmodule
