# svinst
Determines the modules declared and instantiated in a SystemVerilog file
