// Seed: 2694011547
macromodule module_0 (
    output tri0 void id_0,
    input wor id_1,
    input tri id_2,
    input tri1 id_3,
    output wire id_4,
    input wor id_5,
    input wor id_6,
    output supply0 id_7,
    output tri1 id_8,
    input tri id_9,
    input uwire id_10,
    output tri1 id_11,
    input wor id_12,
    input tri id_13,
    input tri1 id_14,
    output uwire id_15,
    output wor id_16,
    input supply1 id_17,
    output tri id_18,
    input wand id_19,
    input wor id_20,
    input tri1 id_21
);
  event id_23;
endmodule
module module_1 (
    input tri1 id_0,
    output wor id_1,
    output wand id_2,
    output supply1 id_3,
    input uwire id_4,
    input wand id_5,
    output tri0 id_6
);
  wire id_8;
  module_0(
      id_2,
      id_5,
      id_5,
      id_0,
      id_6,
      id_4,
      id_5,
      id_6,
      id_3,
      id_0,
      id_0,
      id_6,
      id_5,
      id_0,
      id_4,
      id_2,
      id_3,
      id_0,
      id_3,
      id_0,
      id_4,
      id_0
  );
  wire id_9, id_10;
  assign id_2 = id_4;
endmodule
